{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 11 10:23:41 2017 " "Info: Processing started: Mon Dec 11 10:23:41 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off finalproject1 -c finalproject1 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off finalproject1 -c finalproject1 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "LED_R\[0\]\$latch " "Warning: Node \"LED_R\[0\]\$latch\" is a latch" {  } { { "finalproject1.vhd" "" { Text "C:/altera/91sp2/quartus/finalproject1.vhd" 106 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "lcdclk " "Info: Assuming node \"lcdclk\" is an undefined clock" {  } { { "finalproject1.vhd" "" { Text "C:/altera/91sp2/quartus/finalproject1.vhd" 14 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "lcdclk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "switches\[0\] " "Info: Assuming node \"switches\[0\]\" is a latch enable. Will not compute fmax for this pin." {  } { { "finalproject1.vhd" "" { Text "C:/altera/91sp2/quartus/finalproject1.vhd" 8 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "key1 " "Info: Assuming node \"key1\" is a latch enable. Will not compute fmax for this pin." {  } { { "finalproject1.vhd" "" { Text "C:/altera/91sp2/quartus/finalproject1.vhd" 10 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "switches\[2\] " "Info: Assuming node \"switches\[2\]\" is a latch enable. Will not compute fmax for this pin." {  } { { "finalproject1.vhd" "" { Text "C:/altera/91sp2/quartus/finalproject1.vhd" 8 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "switches\[1\] " "Info: Assuming node \"switches\[1\]\" is a latch enable. Will not compute fmax for this pin." {  } { { "finalproject1.vhd" "" { Text "C:/altera/91sp2/quartus/finalproject1.vhd" 8 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "1 " "Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "Mux0~0 " "Info: Detected gated clock \"Mux0~0\" as buffer" {  } { { "finalproject1.vhd" "" { Text "C:/altera/91sp2/quartus/finalproject1.vhd" 109 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Mux0~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "lcdclk register char_count\[4\] register input_data_bus\[0\] 203.92 MHz 4.904 ns Internal " "Info: Clock \"lcdclk\" has Internal fmax of 203.92 MHz between source register \"char_count\[4\]\" and destination register \"input_data_bus\[0\]\" (period= 4.904 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.702 ns + Longest register register " "Info: + Longest register to register delay is 4.702 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns char_count\[4\] 1 REG LCFF_X53_Y16_N29 49 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X53_Y16_N29; Fanout = 49; REG Node = 'char_count\[4\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { char_count[4] } "NODE_NAME" } } { "finalproject1.vhd" "" { Text "C:/altera/91sp2/quartus/finalproject1.vhd" 191 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.891 ns) + CELL(0.438 ns) 1.329 ns Mux5~1 2 COMB LCCOMB_X54_Y17_N4 1 " "Info: 2: + IC(0.891 ns) + CELL(0.438 ns) = 1.329 ns; Loc. = LCCOMB_X54_Y17_N4; Fanout = 1; COMB Node = 'Mux5~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.329 ns" { char_count[4] Mux5~1 } "NODE_NAME" } } { "finalproject1.vhd" "" { Text "C:/altera/91sp2/quartus/finalproject1.vhd" 138 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.249 ns) + CELL(0.416 ns) 1.994 ns next_char~7 3 COMB LCCOMB_X54_Y17_N14 2 " "Info: 3: + IC(0.249 ns) + CELL(0.416 ns) = 1.994 ns; Loc. = LCCOMB_X54_Y17_N14; Fanout = 2; COMB Node = 'next_char~7'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.665 ns" { Mux5~1 next_char~7 } "NODE_NAME" } } { "finalproject1.vhd" "" { Text "C:/altera/91sp2/quartus/finalproject1.vhd" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.411 ns) + CELL(0.242 ns) 2.647 ns next_char~10 4 COMB LCCOMB_X53_Y17_N0 1 " "Info: 4: + IC(0.411 ns) + CELL(0.242 ns) = 2.647 ns; Loc. = LCCOMB_X53_Y17_N0; Fanout = 1; COMB Node = 'next_char~10'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.653 ns" { next_char~7 next_char~10 } "NODE_NAME" } } { "finalproject1.vhd" "" { Text "C:/altera/91sp2/quartus/finalproject1.vhd" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.463 ns) + CELL(0.437 ns) 3.547 ns Mux39~1 5 COMB LCCOMB_X54_Y17_N12 1 " "Info: 5: + IC(0.463 ns) + CELL(0.437 ns) = 3.547 ns; Loc. = LCCOMB_X54_Y17_N12; Fanout = 1; COMB Node = 'Mux39~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.900 ns" { next_char~10 Mux39~1 } "NODE_NAME" } } { "finalproject1.vhd" "" { Text "C:/altera/91sp2/quartus/finalproject1.vhd" 109 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.247 ns) + CELL(0.150 ns) 3.944 ns Selector8~20 6 COMB LCCOMB_X54_Y17_N22 1 " "Info: 6: + IC(0.247 ns) + CELL(0.150 ns) = 3.944 ns; Loc. = LCCOMB_X54_Y17_N22; Fanout = 1; COMB Node = 'Selector8~20'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.397 ns" { Mux39~1 Selector8~20 } "NODE_NAME" } } { "finalproject1.vhd" "" { Text "C:/altera/91sp2/quartus/finalproject1.vhd" 200 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.254 ns) + CELL(0.420 ns) 4.618 ns Selector8~17 7 COMB LCCOMB_X54_Y17_N8 1 " "Info: 7: + IC(0.254 ns) + CELL(0.420 ns) = 4.618 ns; Loc. = LCCOMB_X54_Y17_N8; Fanout = 1; COMB Node = 'Selector8~17'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.674 ns" { Selector8~20 Selector8~17 } "NODE_NAME" } } { "finalproject1.vhd" "" { Text "C:/altera/91sp2/quartus/finalproject1.vhd" 200 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 4.702 ns input_data_bus\[0\] 8 REG LCFF_X54_Y17_N9 2 " "Info: 8: + IC(0.000 ns) + CELL(0.084 ns) = 4.702 ns; Loc. = LCFF_X54_Y17_N9; Fanout = 2; REG Node = 'input_data_bus\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { Selector8~17 input_data_bus[0] } "NODE_NAME" } } { "finalproject1.vhd" "" { Text "C:/altera/91sp2/quartus/finalproject1.vhd" 191 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.187 ns ( 46.51 % ) " "Info: Total cell delay = 2.187 ns ( 46.51 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.515 ns ( 53.49 % ) " "Info: Total interconnect delay = 2.515 ns ( 53.49 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.702 ns" { char_count[4] Mux5~1 next_char~7 next_char~10 Mux39~1 Selector8~20 Selector8~17 input_data_bus[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.702 ns" { char_count[4] {} Mux5~1 {} next_char~7 {} next_char~10 {} Mux39~1 {} Selector8~20 {} Selector8~17 {} input_data_bus[0] {} } { 0.000ns 0.891ns 0.249ns 0.411ns 0.463ns 0.247ns 0.254ns 0.000ns } { 0.000ns 0.438ns 0.416ns 0.242ns 0.437ns 0.150ns 0.420ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.012 ns - Smallest " "Info: - Smallest clock skew is 0.012 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "lcdclk destination 2.783 ns + Shortest register " "Info: + Shortest clock path from clock \"lcdclk\" to destination register is 2.783 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.959 ns) 0.959 ns lcdclk 1 CLK PIN_AD15 1 " "Info: 1: + IC(0.000 ns) + CELL(0.959 ns) = 0.959 ns; Loc. = PIN_AD15; Fanout = 1; CLK Node = 'lcdclk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { lcdclk } "NODE_NAME" } } { "finalproject1.vhd" "" { Text "C:/altera/91sp2/quartus/finalproject1.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.112 ns) + CELL(0.000 ns) 1.071 ns lcdclk~clkctrl 2 COMB CLKCTRL_G14 62 " "Info: 2: + IC(0.112 ns) + CELL(0.000 ns) = 1.071 ns; Loc. = CLKCTRL_G14; Fanout = 62; COMB Node = 'lcdclk~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.112 ns" { lcdclk lcdclk~clkctrl } "NODE_NAME" } } { "finalproject1.vhd" "" { Text "C:/altera/91sp2/quartus/finalproject1.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.175 ns) + CELL(0.537 ns) 2.783 ns input_data_bus\[0\] 3 REG LCFF_X54_Y17_N9 2 " "Info: 3: + IC(1.175 ns) + CELL(0.537 ns) = 2.783 ns; Loc. = LCFF_X54_Y17_N9; Fanout = 2; REG Node = 'input_data_bus\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.712 ns" { lcdclk~clkctrl input_data_bus[0] } "NODE_NAME" } } { "finalproject1.vhd" "" { Text "C:/altera/91sp2/quartus/finalproject1.vhd" 191 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.496 ns ( 53.75 % ) " "Info: Total cell delay = 1.496 ns ( 53.75 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.287 ns ( 46.25 % ) " "Info: Total interconnect delay = 1.287 ns ( 46.25 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.783 ns" { lcdclk lcdclk~clkctrl input_data_bus[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.783 ns" { lcdclk {} lcdclk~combout {} lcdclk~clkctrl {} input_data_bus[0] {} } { 0.000ns 0.000ns 0.112ns 1.175ns } { 0.000ns 0.959ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "lcdclk source 2.771 ns - Longest register " "Info: - Longest clock path from clock \"lcdclk\" to source register is 2.771 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.959 ns) 0.959 ns lcdclk 1 CLK PIN_AD15 1 " "Info: 1: + IC(0.000 ns) + CELL(0.959 ns) = 0.959 ns; Loc. = PIN_AD15; Fanout = 1; CLK Node = 'lcdclk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { lcdclk } "NODE_NAME" } } { "finalproject1.vhd" "" { Text "C:/altera/91sp2/quartus/finalproject1.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.112 ns) + CELL(0.000 ns) 1.071 ns lcdclk~clkctrl 2 COMB CLKCTRL_G14 62 " "Info: 2: + IC(0.112 ns) + CELL(0.000 ns) = 1.071 ns; Loc. = CLKCTRL_G14; Fanout = 62; COMB Node = 'lcdclk~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.112 ns" { lcdclk lcdclk~clkctrl } "NODE_NAME" } } { "finalproject1.vhd" "" { Text "C:/altera/91sp2/quartus/finalproject1.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.163 ns) + CELL(0.537 ns) 2.771 ns char_count\[4\] 3 REG LCFF_X53_Y16_N29 49 " "Info: 3: + IC(1.163 ns) + CELL(0.537 ns) = 2.771 ns; Loc. = LCFF_X53_Y16_N29; Fanout = 49; REG Node = 'char_count\[4\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.700 ns" { lcdclk~clkctrl char_count[4] } "NODE_NAME" } } { "finalproject1.vhd" "" { Text "C:/altera/91sp2/quartus/finalproject1.vhd" 191 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.496 ns ( 53.99 % ) " "Info: Total cell delay = 1.496 ns ( 53.99 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.275 ns ( 46.01 % ) " "Info: Total interconnect delay = 1.275 ns ( 46.01 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.771 ns" { lcdclk lcdclk~clkctrl char_count[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.771 ns" { lcdclk {} lcdclk~combout {} lcdclk~clkctrl {} char_count[4] {} } { 0.000ns 0.000ns 0.112ns 1.163ns } { 0.000ns 0.959ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.783 ns" { lcdclk lcdclk~clkctrl input_data_bus[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.783 ns" { lcdclk {} lcdclk~combout {} lcdclk~clkctrl {} input_data_bus[0] {} } { 0.000ns 0.000ns 0.112ns 1.175ns } { 0.000ns 0.959ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.771 ns" { lcdclk lcdclk~clkctrl char_count[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.771 ns" { lcdclk {} lcdclk~combout {} lcdclk~clkctrl {} char_count[4] {} } { 0.000ns 0.000ns 0.112ns 1.163ns } { 0.000ns 0.959ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "finalproject1.vhd" "" { Text "C:/altera/91sp2/quartus/finalproject1.vhd" 191 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "finalproject1.vhd" "" { Text "C:/altera/91sp2/quartus/finalproject1.vhd" 191 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.702 ns" { char_count[4] Mux5~1 next_char~7 next_char~10 Mux39~1 Selector8~20 Selector8~17 input_data_bus[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.702 ns" { char_count[4] {} Mux5~1 {} next_char~7 {} next_char~10 {} Mux39~1 {} Selector8~20 {} Selector8~17 {} input_data_bus[0] {} } { 0.000ns 0.891ns 0.249ns 0.411ns 0.463ns 0.247ns 0.254ns 0.000ns } { 0.000ns 0.438ns 0.416ns 0.242ns 0.437ns 0.150ns 0.420ns 0.084ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.783 ns" { lcdclk lcdclk~clkctrl input_data_bus[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.783 ns" { lcdclk {} lcdclk~combout {} lcdclk~clkctrl {} input_data_bus[0] {} } { 0.000ns 0.000ns 0.112ns 1.175ns } { 0.000ns 0.959ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.771 ns" { lcdclk lcdclk~clkctrl char_count[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.771 ns" { lcdclk {} lcdclk~combout {} lcdclk~clkctrl {} char_count[4] {} } { 0.000ns 0.000ns 0.112ns 1.163ns } { 0.000ns 0.959ns 0.000ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "input_data_bus\[0\] key\[3\] lcdclk 10.424 ns register " "Info: tsu for register \"input_data_bus\[0\]\" (data pin = \"key\[3\]\", clock pin = \"lcdclk\") is 10.424 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "13.243 ns + Longest pin register " "Info: + Longest pin to register delay is 13.243 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.812 ns) 0.812 ns key\[3\] 1 PIN PIN_L8 4 " "Info: 1: + IC(0.000 ns) + CELL(0.812 ns) = 0.812 ns; Loc. = PIN_L8; Fanout = 4; PIN Node = 'key\[3\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { key[3] } "NODE_NAME" } } { "finalproject1.vhd" "" { Text "C:/altera/91sp2/quartus/finalproject1.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.893 ns) + CELL(0.398 ns) 8.103 ns Equal3~0 2 COMB LCCOMB_X50_Y16_N12 5 " "Info: 2: + IC(6.893 ns) + CELL(0.398 ns) = 8.103 ns; Loc. = LCCOMB_X50_Y16_N12; Fanout = 5; COMB Node = 'Equal3~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.291 ns" { key[3] Equal3~0 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.953 ns) + CELL(0.150 ns) 9.206 ns next_char~0 3 COMB LCCOMB_X53_Y15_N26 5 " "Info: 3: + IC(0.953 ns) + CELL(0.150 ns) = 9.206 ns; Loc. = LCCOMB_X53_Y15_N26; Fanout = 5; COMB Node = 'next_char~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.103 ns" { Equal3~0 next_char~0 } "NODE_NAME" } } { "finalproject1.vhd" "" { Text "C:/altera/91sp2/quartus/finalproject1.vhd" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.190 ns) + CELL(0.275 ns) 10.671 ns Selector8~9 4 COMB LCCOMB_X53_Y16_N12 3 " "Info: 4: + IC(1.190 ns) + CELL(0.275 ns) = 10.671 ns; Loc. = LCCOMB_X53_Y16_N12; Fanout = 3; COMB Node = 'Selector8~9'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.465 ns" { next_char~0 Selector8~9 } "NODE_NAME" } } { "finalproject1.vhd" "" { Text "C:/altera/91sp2/quartus/finalproject1.vhd" 200 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.270 ns) + CELL(0.150 ns) 11.091 ns Selector8~10 5 COMB LCCOMB_X53_Y16_N6 2 " "Info: 5: + IC(0.270 ns) + CELL(0.150 ns) = 11.091 ns; Loc. = LCCOMB_X53_Y16_N6; Fanout = 2; COMB Node = 'Selector8~10'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.420 ns" { Selector8~9 Selector8~10 } "NODE_NAME" } } { "finalproject1.vhd" "" { Text "C:/altera/91sp2/quartus/finalproject1.vhd" 200 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.725 ns) + CELL(0.419 ns) 12.235 ns Selector8~14 6 COMB LCCOMB_X54_Y17_N20 1 " "Info: 6: + IC(0.725 ns) + CELL(0.419 ns) = 12.235 ns; Loc. = LCCOMB_X54_Y17_N20; Fanout = 1; COMB Node = 'Selector8~14'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.144 ns" { Selector8~10 Selector8~14 } "NODE_NAME" } } { "finalproject1.vhd" "" { Text "C:/altera/91sp2/quartus/finalproject1.vhd" 200 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.258 ns) + CELL(0.271 ns) 12.764 ns Selector8~15 7 COMB LCCOMB_X54_Y17_N6 1 " "Info: 7: + IC(0.258 ns) + CELL(0.271 ns) = 12.764 ns; Loc. = LCCOMB_X54_Y17_N6; Fanout = 1; COMB Node = 'Selector8~15'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.529 ns" { Selector8~14 Selector8~15 } "NODE_NAME" } } { "finalproject1.vhd" "" { Text "C:/altera/91sp2/quartus/finalproject1.vhd" 200 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.246 ns) + CELL(0.149 ns) 13.159 ns Selector8~17 8 COMB LCCOMB_X54_Y17_N8 1 " "Info: 8: + IC(0.246 ns) + CELL(0.149 ns) = 13.159 ns; Loc. = LCCOMB_X54_Y17_N8; Fanout = 1; COMB Node = 'Selector8~17'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.395 ns" { Selector8~15 Selector8~17 } "NODE_NAME" } } { "finalproject1.vhd" "" { Text "C:/altera/91sp2/quartus/finalproject1.vhd" 200 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 13.243 ns input_data_bus\[0\] 9 REG LCFF_X54_Y17_N9 2 " "Info: 9: + IC(0.000 ns) + CELL(0.084 ns) = 13.243 ns; Loc. = LCFF_X54_Y17_N9; Fanout = 2; REG Node = 'input_data_bus\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { Selector8~17 input_data_bus[0] } "NODE_NAME" } } { "finalproject1.vhd" "" { Text "C:/altera/91sp2/quartus/finalproject1.vhd" 191 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.708 ns ( 20.45 % ) " "Info: Total cell delay = 2.708 ns ( 20.45 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "10.535 ns ( 79.55 % ) " "Info: Total interconnect delay = 10.535 ns ( 79.55 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "13.243 ns" { key[3] Equal3~0 next_char~0 Selector8~9 Selector8~10 Selector8~14 Selector8~15 Selector8~17 input_data_bus[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "13.243 ns" { key[3] {} key[3]~combout {} Equal3~0 {} next_char~0 {} Selector8~9 {} Selector8~10 {} Selector8~14 {} Selector8~15 {} Selector8~17 {} input_data_bus[0] {} } { 0.000ns 0.000ns 6.893ns 0.953ns 1.190ns 0.270ns 0.725ns 0.258ns 0.246ns 0.000ns } { 0.000ns 0.812ns 0.398ns 0.150ns 0.275ns 0.150ns 0.419ns 0.271ns 0.149ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "finalproject1.vhd" "" { Text "C:/altera/91sp2/quartus/finalproject1.vhd" 191 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "lcdclk destination 2.783 ns - Shortest register " "Info: - Shortest clock path from clock \"lcdclk\" to destination register is 2.783 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.959 ns) 0.959 ns lcdclk 1 CLK PIN_AD15 1 " "Info: 1: + IC(0.000 ns) + CELL(0.959 ns) = 0.959 ns; Loc. = PIN_AD15; Fanout = 1; CLK Node = 'lcdclk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { lcdclk } "NODE_NAME" } } { "finalproject1.vhd" "" { Text "C:/altera/91sp2/quartus/finalproject1.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.112 ns) + CELL(0.000 ns) 1.071 ns lcdclk~clkctrl 2 COMB CLKCTRL_G14 62 " "Info: 2: + IC(0.112 ns) + CELL(0.000 ns) = 1.071 ns; Loc. = CLKCTRL_G14; Fanout = 62; COMB Node = 'lcdclk~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.112 ns" { lcdclk lcdclk~clkctrl } "NODE_NAME" } } { "finalproject1.vhd" "" { Text "C:/altera/91sp2/quartus/finalproject1.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.175 ns) + CELL(0.537 ns) 2.783 ns input_data_bus\[0\] 3 REG LCFF_X54_Y17_N9 2 " "Info: 3: + IC(1.175 ns) + CELL(0.537 ns) = 2.783 ns; Loc. = LCFF_X54_Y17_N9; Fanout = 2; REG Node = 'input_data_bus\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.712 ns" { lcdclk~clkctrl input_data_bus[0] } "NODE_NAME" } } { "finalproject1.vhd" "" { Text "C:/altera/91sp2/quartus/finalproject1.vhd" 191 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.496 ns ( 53.75 % ) " "Info: Total cell delay = 1.496 ns ( 53.75 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.287 ns ( 46.25 % ) " "Info: Total interconnect delay = 1.287 ns ( 46.25 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.783 ns" { lcdclk lcdclk~clkctrl input_data_bus[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.783 ns" { lcdclk {} lcdclk~combout {} lcdclk~clkctrl {} input_data_bus[0] {} } { 0.000ns 0.000ns 0.112ns 1.175ns } { 0.000ns 0.959ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "13.243 ns" { key[3] Equal3~0 next_char~0 Selector8~9 Selector8~10 Selector8~14 Selector8~15 Selector8~17 input_data_bus[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "13.243 ns" { key[3] {} key[3]~combout {} Equal3~0 {} next_char~0 {} Selector8~9 {} Selector8~10 {} Selector8~14 {} Selector8~15 {} Selector8~17 {} input_data_bus[0] {} } { 0.000ns 0.000ns 6.893ns 0.953ns 1.190ns 0.270ns 0.725ns 0.258ns 0.246ns 0.000ns } { 0.000ns 0.812ns 0.398ns 0.150ns 0.275ns 0.150ns 0.419ns 0.271ns 0.149ns 0.084ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.783 ns" { lcdclk lcdclk~clkctrl input_data_bus[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.783 ns" { lcdclk {} lcdclk~combout {} lcdclk~clkctrl {} input_data_bus[0] {} } { 0.000ns 0.000ns 0.112ns 1.175ns } { 0.000ns 0.959ns 0.000ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "lcdclk Databus\[0\] input_data_bus\[0\] 11.573 ns register " "Info: tco from clock \"lcdclk\" to destination pin \"Databus\[0\]\" through register \"input_data_bus\[0\]\" is 11.573 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "lcdclk source 2.783 ns + Longest register " "Info: + Longest clock path from clock \"lcdclk\" to source register is 2.783 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.959 ns) 0.959 ns lcdclk 1 CLK PIN_AD15 1 " "Info: 1: + IC(0.000 ns) + CELL(0.959 ns) = 0.959 ns; Loc. = PIN_AD15; Fanout = 1; CLK Node = 'lcdclk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { lcdclk } "NODE_NAME" } } { "finalproject1.vhd" "" { Text "C:/altera/91sp2/quartus/finalproject1.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.112 ns) + CELL(0.000 ns) 1.071 ns lcdclk~clkctrl 2 COMB CLKCTRL_G14 62 " "Info: 2: + IC(0.112 ns) + CELL(0.000 ns) = 1.071 ns; Loc. = CLKCTRL_G14; Fanout = 62; COMB Node = 'lcdclk~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.112 ns" { lcdclk lcdclk~clkctrl } "NODE_NAME" } } { "finalproject1.vhd" "" { Text "C:/altera/91sp2/quartus/finalproject1.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.175 ns) + CELL(0.537 ns) 2.783 ns input_data_bus\[0\] 3 REG LCFF_X54_Y17_N9 2 " "Info: 3: + IC(1.175 ns) + CELL(0.537 ns) = 2.783 ns; Loc. = LCFF_X54_Y17_N9; Fanout = 2; REG Node = 'input_data_bus\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.712 ns" { lcdclk~clkctrl input_data_bus[0] } "NODE_NAME" } } { "finalproject1.vhd" "" { Text "C:/altera/91sp2/quartus/finalproject1.vhd" 191 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.496 ns ( 53.75 % ) " "Info: Total cell delay = 1.496 ns ( 53.75 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.287 ns ( 46.25 % ) " "Info: Total interconnect delay = 1.287 ns ( 46.25 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.783 ns" { lcdclk lcdclk~clkctrl input_data_bus[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.783 ns" { lcdclk {} lcdclk~combout {} lcdclk~clkctrl {} input_data_bus[0] {} } { 0.000ns 0.000ns 0.112ns 1.175ns } { 0.000ns 0.959ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "finalproject1.vhd" "" { Text "C:/altera/91sp2/quartus/finalproject1.vhd" 191 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.540 ns + Longest register pin " "Info: + Longest register to pin delay is 8.540 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns input_data_bus\[0\] 1 REG LCFF_X54_Y17_N9 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X54_Y17_N9; Fanout = 2; REG Node = 'input_data_bus\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { input_data_bus[0] } "NODE_NAME" } } { "finalproject1.vhd" "" { Text "C:/altera/91sp2/quartus/finalproject1.vhd" 191 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.868 ns) + CELL(2.672 ns) 8.540 ns Databus\[0\] 2 PIN PIN_E1 0 " "Info: 2: + IC(5.868 ns) + CELL(2.672 ns) = 8.540 ns; Loc. = PIN_E1; Fanout = 0; PIN Node = 'Databus\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.540 ns" { input_data_bus[0] Databus[0] } "NODE_NAME" } } { "finalproject1.vhd" "" { Text "C:/altera/91sp2/quartus/finalproject1.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.672 ns ( 31.29 % ) " "Info: Total cell delay = 2.672 ns ( 31.29 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.868 ns ( 68.71 % ) " "Info: Total interconnect delay = 5.868 ns ( 68.71 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.540 ns" { input_data_bus[0] Databus[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.540 ns" { input_data_bus[0] {} Databus[0] {} } { 0.000ns 5.868ns } { 0.000ns 2.672ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.783 ns" { lcdclk lcdclk~clkctrl input_data_bus[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.783 ns" { lcdclk {} lcdclk~combout {} lcdclk~clkctrl {} input_data_bus[0] {} } { 0.000ns 0.000ns 0.112ns 1.175ns } { 0.000ns 0.959ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.540 ns" { input_data_bus[0] Databus[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.540 ns" { input_data_bus[0] {} Databus[0] {} } { 0.000ns 5.868ns } { 0.000ns 2.672ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "key\[3\] LEDs\[1\] 16.436 ns Longest " "Info: Longest tpd from source pin \"key\[3\]\" to destination pin \"LEDs\[1\]\" is 16.436 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.812 ns) 0.812 ns key\[3\] 1 PIN PIN_L8 4 " "Info: 1: + IC(0.000 ns) + CELL(0.812 ns) = 0.812 ns; Loc. = PIN_L8; Fanout = 4; PIN Node = 'key\[3\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { key[3] } "NODE_NAME" } } { "finalproject1.vhd" "" { Text "C:/altera/91sp2/quartus/finalproject1.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.895 ns) + CELL(0.436 ns) 8.143 ns Equal0~0 2 COMB LCCOMB_X50_Y16_N24 10 " "Info: 2: + IC(6.895 ns) + CELL(0.436 ns) = 8.143 ns; Loc. = LCCOMB_X50_Y16_N24; Fanout = 10; COMB Node = 'Equal0~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.331 ns" { key[3] Equal0~0 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.820 ns) + CELL(0.437 ns) 9.400 ns Mux42~1 3 COMB LCCOMB_X51_Y12_N0 2 " "Info: 3: + IC(0.820 ns) + CELL(0.437 ns) = 9.400 ns; Loc. = LCCOMB_X51_Y12_N0; Fanout = 2; COMB Node = 'Mux42~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.257 ns" { Equal0~0 Mux42~1 } "NODE_NAME" } } { "finalproject1.vhd" "" { Text "C:/altera/91sp2/quartus/finalproject1.vhd" 109 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.996 ns) + CELL(0.420 ns) 10.816 ns Mux42~2 4 COMB LCCOMB_X53_Y15_N12 1 " "Info: 4: + IC(0.996 ns) + CELL(0.420 ns) = 10.816 ns; Loc. = LCCOMB_X53_Y15_N12; Fanout = 1; COMB Node = 'Mux42~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.416 ns" { Mux42~1 Mux42~2 } "NODE_NAME" } } { "finalproject1.vhd" "" { Text "C:/altera/91sp2/quartus/finalproject1.vhd" 109 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.008 ns) + CELL(2.612 ns) 16.436 ns LEDs\[1\] 5 PIN PIN_W25 0 " "Info: 5: + IC(3.008 ns) + CELL(2.612 ns) = 16.436 ns; Loc. = PIN_W25; Fanout = 0; PIN Node = 'LEDs\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.620 ns" { Mux42~2 LEDs[1] } "NODE_NAME" } } { "finalproject1.vhd" "" { Text "C:/altera/91sp2/quartus/finalproject1.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.717 ns ( 28.70 % ) " "Info: Total cell delay = 4.717 ns ( 28.70 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "11.719 ns ( 71.30 % ) " "Info: Total interconnect delay = 11.719 ns ( 71.30 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "16.436 ns" { key[3] Equal0~0 Mux42~1 Mux42~2 LEDs[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "16.436 ns" { key[3] {} key[3]~combout {} Equal0~0 {} Mux42~1 {} Mux42~2 {} LEDs[1] {} } { 0.000ns 0.000ns 6.895ns 0.820ns 0.996ns 3.008ns } { 0.000ns 0.812ns 0.436ns 0.437ns 0.420ns 2.612ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "LED_R\[0\]\$latch switches\[2\] key1 -3.958 ns register " "Info: th for register \"LED_R\[0\]\$latch\" (data pin = \"switches\[2\]\", clock pin = \"key1\") is -3.958 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "key1 destination 4.190 ns + Longest register " "Info: + Longest clock path from clock \"key1\" to destination register is 4.190 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.822 ns) 0.822 ns key1 1 CLK PIN_U9 33 " "Info: 1: + IC(0.000 ns) + CELL(0.822 ns) = 0.822 ns; Loc. = PIN_U9; Fanout = 33; CLK Node = 'key1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { key1 } "NODE_NAME" } } { "finalproject1.vhd" "" { Text "C:/altera/91sp2/quartus/finalproject1.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.729 ns) + CELL(0.245 ns) 3.796 ns Mux0~0 2 COMB LCCOMB_X51_Y12_N12 1 " "Info: 2: + IC(2.729 ns) + CELL(0.245 ns) = 3.796 ns; Loc. = LCCOMB_X51_Y12_N12; Fanout = 1; COMB Node = 'Mux0~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.974 ns" { key1 Mux0~0 } "NODE_NAME" } } { "finalproject1.vhd" "" { Text "C:/altera/91sp2/quartus/finalproject1.vhd" 109 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.244 ns) + CELL(0.150 ns) 4.190 ns LED_R\[0\]\$latch 3 REG LCCOMB_X51_Y12_N24 4 " "Info: 3: + IC(0.244 ns) + CELL(0.150 ns) = 4.190 ns; Loc. = LCCOMB_X51_Y12_N24; Fanout = 4; REG Node = 'LED_R\[0\]\$latch'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.394 ns" { Mux0~0 LED_R[0]$latch } "NODE_NAME" } } { "finalproject1.vhd" "" { Text "C:/altera/91sp2/quartus/finalproject1.vhd" 106 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.217 ns ( 29.05 % ) " "Info: Total cell delay = 1.217 ns ( 29.05 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.973 ns ( 70.95 % ) " "Info: Total interconnect delay = 2.973 ns ( 70.95 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.190 ns" { key1 Mux0~0 LED_R[0]$latch } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.190 ns" { key1 {} key1~combout {} Mux0~0 {} LED_R[0]$latch {} } { 0.000ns 0.000ns 2.729ns 0.244ns } { 0.000ns 0.822ns 0.245ns 0.150ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "finalproject1.vhd" "" { Text "C:/altera/91sp2/quartus/finalproject1.vhd" 106 0 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.148 ns - Shortest pin register " "Info: - Shortest pin to register delay is 8.148 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.832 ns) 0.832 ns switches\[2\] 1 CLK PIN_AB25 20 " "Info: 1: + IC(0.000 ns) + CELL(0.832 ns) = 0.832 ns; Loc. = PIN_AB25; Fanout = 20; CLK Node = 'switches\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { switches[2] } "NODE_NAME" } } { "finalproject1.vhd" "" { Text "C:/altera/91sp2/quartus/finalproject1.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.495 ns) + CELL(0.150 ns) 7.477 ns Mux44~3 2 COMB LCCOMB_X51_Y12_N26 1 " "Info: 2: + IC(6.495 ns) + CELL(0.150 ns) = 7.477 ns; Loc. = LCCOMB_X51_Y12_N26; Fanout = 1; COMB Node = 'Mux44~3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.645 ns" { switches[2] Mux44~3 } "NODE_NAME" } } { "finalproject1.vhd" "" { Text "C:/altera/91sp2/quartus/finalproject1.vhd" 109 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.252 ns) + CELL(0.419 ns) 8.148 ns LED_R\[0\]\$latch 3 REG LCCOMB_X51_Y12_N24 4 " "Info: 3: + IC(0.252 ns) + CELL(0.419 ns) = 8.148 ns; Loc. = LCCOMB_X51_Y12_N24; Fanout = 4; REG Node = 'LED_R\[0\]\$latch'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.671 ns" { Mux44~3 LED_R[0]$latch } "NODE_NAME" } } { "finalproject1.vhd" "" { Text "C:/altera/91sp2/quartus/finalproject1.vhd" 106 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.401 ns ( 17.19 % ) " "Info: Total cell delay = 1.401 ns ( 17.19 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.747 ns ( 82.81 % ) " "Info: Total interconnect delay = 6.747 ns ( 82.81 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.148 ns" { switches[2] Mux44~3 LED_R[0]$latch } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.148 ns" { switches[2] {} switches[2]~combout {} Mux44~3 {} LED_R[0]$latch {} } { 0.000ns 0.000ns 6.495ns 0.252ns } { 0.000ns 0.832ns 0.150ns 0.419ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.190 ns" { key1 Mux0~0 LED_R[0]$latch } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.190 ns" { key1 {} key1~combout {} Mux0~0 {} LED_R[0]$latch {} } { 0.000ns 0.000ns 2.729ns 0.244ns } { 0.000ns 0.822ns 0.245ns 0.150ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.148 ns" { switches[2] Mux44~3 LED_R[0]$latch } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.148 ns" { switches[2] {} switches[2]~combout {} Mux44~3 {} LED_R[0]$latch {} } { 0.000ns 0.000ns 6.495ns 0.252ns } { 0.000ns 0.832ns 0.150ns 0.419ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 4 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "248 " "Info: Peak virtual memory: 248 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 11 10:23:42 2017 " "Info: Processing ended: Mon Dec 11 10:23:42 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
