Model Technology ModelSim DE vlog 10.7c Compiler 2018.08 Aug 17 2018
Start time: 16:47:22 on Nov 14,2024
vlog "+define+RANDSEED=3" -work __work alu.v alu_op_decode.v branch_conditional.v cla_16b.v cla_4b.v clkrst.v control_unit.v d2x_ff.v decode.v dff.v dff_high_rst.v execute.v f2d_ff.v fetch.v fullAdder_1b.v hazard_det.v m2w_ff.v memory.v memory2c.v mux2_1.v nand2.v nor2.v not1.v proc.v proc_hier.v proc_hier_bench.v proc_hier_pbench.v quadmux4_1.v reg16.v regFile.v regFile_bypass.v rotatel.v rotater.v shifter.v shiftl.v shiftrarithmetic.v shiftrlogical.v wb.v x2m_ff.v xor2.v 
-- Compiling module alu
-- Compiling module alu_op_decode
-- Compiling module branch_conditional
-- Compiling module cla_16b
-- Compiling module cla_4b
-- Compiling module clkrst
-- Compiling module control_unit
-- Compiling module d2x_ff
-- Compiling module decode
-- Compiling module dff
-- Compiling module dff_high_rst
-- Compiling module execute
-- Compiling module f2d_ff
-- Compiling module fetch
-- Compiling module fullAdder_1b
-- Compiling module hazard_det
-- Compiling module m2w_ff
-- Compiling module memory
-- Compiling module memory2c
-- Compiling module mux2_1
-- Compiling module nand2
-- Compiling module nor2
-- Compiling module not1
-- Compiling module proc
-- Compiling module proc_hier
-- Compiling module proc_hier_bench
-- Compiling module proc_hier_pbench
-- Compiling module quadmux4_1
-- Compiling module reg16
-- Compiling module regFile
-- Compiling module regFile_bypass
-- Compiling module rotatel
-- Compiling module rotater
-- Compiling module shifter
-- Compiling module shiftl
-- Compiling module shiftrarithmetic
-- Compiling module shiftrlogical
-- Compiling module wb
-- Compiling module x2m_ff
-- Compiling module xor2

Top level modules:
	dff_high_rst
	proc_hier_bench
	proc_hier_pbench
	regFile_bypass
End time: 16:47:23 on Nov 14,2024, Elapsed time: 0:00:01
Errors: 0, Warnings: 0
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 16:47:23 on Nov 14,2024
# //  ModelSim DE 10.7c Aug 17 2018Linux 5.15.0-125-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.fetch
# Loading __work.cla_16b
# Loading __work.cla_4b
# Loading __work.fullAdder_1b
# Loading __work.xor2
# Loading __work.nand2
# Loading __work.reg16
# Loading __work.memory2c
# Loading __work.hazard_det
# Loading __work.f2d_ff
# Loading __work.dff
# Loading __work.decode
# Loading __work.alu_op_decode
# Loading __work.regFile
# Loading __work.control_unit
# Loading __work.d2x_ff
# Loading __work.execute
# Loading __work.alu
# Loading __work.shifter
# Loading __work.rotatel
# Loading __work.quadmux4_1
# Loading __work.mux2_1
# Loading __work.not1
# Loading __work.nor2
# Loading __work.shiftl
# Loading __work.shiftrarithmetic
# Loading __work.shiftrlogical
# Loading __work.rotater
# Loading __work.branch_conditional
# Loading __work.x2m_ff
# Loading __work.memory
# Loading __work.m2w_ff
# Loading __work.wb
# log -howmany -rec /* 
# 36428
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(116)
#    Time: 2105 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 16:47:24 on Nov 14,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2022/handouts/testprograms/public/complex_demo2/perf-test-dep-all.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 16:47:24 on Nov 14,2024
# //  ModelSim DE 10.7c Aug 17 2018Linux 5.15.0-125-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.fetch
# Loading __work.cla_16b
# Loading __work.cla_4b
# Loading __work.fullAdder_1b
# Loading __work.xor2
# Loading __work.nand2
# Loading __work.reg16
# Loading __work.memory2c
# Loading __work.hazard_det
# Loading __work.f2d_ff
# Loading __work.dff
# Loading __work.decode
# Loading __work.alu_op_decode
# Loading __work.regFile
# Loading __work.control_unit
# Loading __work.d2x_ff
# Loading __work.execute
# Loading __work.alu
# Loading __work.shifter
# Loading __work.rotatel
# Loading __work.quadmux4_1
# Loading __work.mux2_1
# Loading __work.not1
# Loading __work.nor2
# Loading __work.shiftl
# Loading __work.shiftrarithmetic
# Loading __work.shiftrlogical
# Loading __work.rotater
# Loading __work.branch_conditional
# Loading __work.x2m_ff
# Loading __work.memory
# Loading __work.m2w_ff
# Loading __work.wb
# log -howmany -rec /* 
# 36428
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(116)
#    Time: 3505 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 16:47:25 on Nov 14,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2022/handouts/testprograms/public/complex_demo2/perf-test-dep-ld.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 16:47:26 on Nov 14,2024
# //  ModelSim DE 10.7c Aug 17 2018Linux 5.15.0-125-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.fetch
# Loading __work.cla_16b
# Loading __work.cla_4b
# Loading __work.fullAdder_1b
# Loading __work.xor2
# Loading __work.nand2
# Loading __work.reg16
# Loading __work.memory2c
# Loading __work.hazard_det
# Loading __work.f2d_ff
# Loading __work.dff
# Loading __work.decode
# Loading __work.alu_op_decode
# Loading __work.regFile
# Loading __work.control_unit
# Loading __work.d2x_ff
# Loading __work.execute
# Loading __work.alu
# Loading __work.shifter
# Loading __work.rotatel
# Loading __work.quadmux4_1
# Loading __work.mux2_1
# Loading __work.not1
# Loading __work.nor2
# Loading __work.shiftl
# Loading __work.shiftrarithmetic
# Loading __work.shiftrlogical
# Loading __work.rotater
# Loading __work.branch_conditional
# Loading __work.x2m_ff
# Loading __work.memory
# Loading __work.m2w_ff
# Loading __work.wb
# log -howmany -rec /* 
# 36428
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(116)
#    Time: 2505 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 16:47:26 on Nov 14,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2022/handouts/testprograms/public/complex_demo2/perf-test-dep-ldst.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 16:47:27 on Nov 14,2024
# //  ModelSim DE 10.7c Aug 17 2018Linux 5.15.0-125-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.fetch
# Loading __work.cla_16b
# Loading __work.cla_4b
# Loading __work.fullAdder_1b
# Loading __work.xor2
# Loading __work.nand2
# Loading __work.reg16
# Loading __work.memory2c
# Loading __work.hazard_det
# Loading __work.f2d_ff
# Loading __work.dff
# Loading __work.decode
# Loading __work.alu_op_decode
# Loading __work.regFile
# Loading __work.control_unit
# Loading __work.d2x_ff
# Loading __work.execute
# Loading __work.alu
# Loading __work.shifter
# Loading __work.rotatel
# Loading __work.quadmux4_1
# Loading __work.mux2_1
# Loading __work.not1
# Loading __work.nor2
# Loading __work.shiftl
# Loading __work.shiftrarithmetic
# Loading __work.shiftrlogical
# Loading __work.rotater
# Loading __work.branch_conditional
# Loading __work.x2m_ff
# Loading __work.memory
# Loading __work.m2w_ff
# Loading __work.wb
# log -howmany -rec /* 
# 36428
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(116)
#    Time: 2505 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 16:47:27 on Nov 14,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2022/handouts/testprograms/public/complex_demo2/perf-test-dep-waw.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 16:47:28 on Nov 14,2024
# //  ModelSim DE 10.7c Aug 17 2018Linux 5.15.0-125-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.fetch
# Loading __work.cla_16b
# Loading __work.cla_4b
# Loading __work.fullAdder_1b
# Loading __work.xor2
# Loading __work.nand2
# Loading __work.reg16
# Loading __work.memory2c
# Loading __work.hazard_det
# Loading __work.f2d_ff
# Loading __work.dff
# Loading __work.decode
# Loading __work.alu_op_decode
# Loading __work.regFile
# Loading __work.control_unit
# Loading __work.d2x_ff
# Loading __work.execute
# Loading __work.alu
# Loading __work.shifter
# Loading __work.rotatel
# Loading __work.quadmux4_1
# Loading __work.mux2_1
# Loading __work.not1
# Loading __work.nor2
# Loading __work.shiftl
# Loading __work.shiftrarithmetic
# Loading __work.shiftrlogical
# Loading __work.rotater
# Loading __work.branch_conditional
# Loading __work.x2m_ff
# Loading __work.memory
# Loading __work.m2w_ff
# Loading __work.wb
# log -howmany -rec /* 
# 36428
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(116)
#    Time: 3505 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 16:47:29 on Nov 14,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2022/handouts/testprograms/public/complex_demo2/perf-test-dep-zero.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 16:47:30 on Nov 14,2024
# //  ModelSim DE 10.7c Aug 17 2018Linux 5.15.0-125-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.fetch
# Loading __work.cla_16b
# Loading __work.cla_4b
# Loading __work.fullAdder_1b
# Loading __work.xor2
# Loading __work.nand2
# Loading __work.reg16
# Loading __work.memory2c
# Loading __work.hazard_det
# Loading __work.f2d_ff
# Loading __work.dff
# Loading __work.decode
# Loading __work.alu_op_decode
# Loading __work.regFile
# Loading __work.control_unit
# Loading __work.d2x_ff
# Loading __work.execute
# Loading __work.alu
# Loading __work.shifter
# Loading __work.rotatel
# Loading __work.quadmux4_1
# Loading __work.mux2_1
# Loading __work.not1
# Loading __work.nor2
# Loading __work.shiftl
# Loading __work.shiftrarithmetic
# Loading __work.shiftrlogical
# Loading __work.rotater
# Loading __work.branch_conditional
# Loading __work.x2m_ff
# Loading __work.memory
# Loading __work.m2w_ff
# Loading __work.wb
# log -howmany -rec /* 
# 36428
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(116)
#    Time: 2405 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 16:47:30 on Nov 14,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2022/handouts/testprograms/public/complex_demo2/pipeTest.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 16:47:31 on Nov 14,2024
# //  ModelSim DE 10.7c Aug 17 2018Linux 5.15.0-125-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.fetch
# Loading __work.cla_16b
# Loading __work.cla_4b
# Loading __work.fullAdder_1b
# Loading __work.xor2
# Loading __work.nand2
# Loading __work.reg16
# Loading __work.memory2c
# Loading __work.hazard_det
# Loading __work.f2d_ff
# Loading __work.dff
# Loading __work.decode
# Loading __work.alu_op_decode
# Loading __work.regFile
# Loading __work.control_unit
# Loading __work.d2x_ff
# Loading __work.execute
# Loading __work.alu
# Loading __work.shifter
# Loading __work.rotatel
# Loading __work.quadmux4_1
# Loading __work.mux2_1
# Loading __work.not1
# Loading __work.nor2
# Loading __work.shiftl
# Loading __work.shiftrarithmetic
# Loading __work.shiftrlogical
# Loading __work.rotater
# Loading __work.branch_conditional
# Loading __work.x2m_ff
# Loading __work.memory
# Loading __work.m2w_ff
# Loading __work.wb
# log -howmany -rec /* 
# 36428
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(116)
#    Time: 9505 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 16:47:31 on Nov 14,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2022/handouts/testprograms/public/complex_demo2/stallTest.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 16:47:32 on Nov 14,2024
# //  ModelSim DE 10.7c Aug 17 2018Linux 5.15.0-125-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.fetch
# Loading __work.cla_16b
# Loading __work.cla_4b
# Loading __work.fullAdder_1b
# Loading __work.xor2
# Loading __work.nand2
# Loading __work.reg16
# Loading __work.memory2c
# Loading __work.hazard_det
# Loading __work.f2d_ff
# Loading __work.dff
# Loading __work.decode
# Loading __work.alu_op_decode
# Loading __work.regFile
# Loading __work.control_unit
# Loading __work.d2x_ff
# Loading __work.execute
# Loading __work.alu
# Loading __work.shifter
# Loading __work.rotatel
# Loading __work.quadmux4_1
# Loading __work.mux2_1
# Loading __work.not1
# Loading __work.nor2
# Loading __work.shiftl
# Loading __work.shiftrarithmetic
# Loading __work.shiftrlogical
# Loading __work.rotater
# Loading __work.branch_conditional
# Loading __work.x2m_ff
# Loading __work.memory
# Loading __work.m2w_ff
# Loading __work.wb
# log -howmany -rec /* 
# 36428
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(116)
#    Time: 22105 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 16:47:33 on Nov 14,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
