Vivado Simulator v2025.1.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/2025.1/Vivado/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot all_mod_tb_behav xil_defaultlib.all_mod_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'rx_fifo_threshold' [C:/Users/ASUS/OneDrive/Documents/UART_16550_com/UART_16550_com.srcs/sources_1/new/all_mod.sv:1120]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'rx_fifo_in' [C:/Users/ASUS/OneDrive/Documents/UART_16550_com/UART_16550_com.srcs/sources_1/new/all_mod.sv:1123]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'dout' [C:/Users/ASUS/OneDrive/Documents/UART_16550_com/UART_16550_com.srcs/sources_1/new/all_mod.sv:1176]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'din' [C:/Users/ASUS/OneDrive/Documents/UART_16550_com/UART_16550_com.srcs/sources_1/new/all_mod.sv:1188]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'dout' [C:/Users/ASUS/OneDrive/Documents/UART_16550_com/UART_16550_com.srcs/sources_1/new/all_mod.sv:1189]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'threshold' [C:/Users/ASUS/OneDrive/Documents/UART_16550_com/UART_16550_com.srcs/sources_1/new/all_mod.sv:1194]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
