#-----------------------------------------------------------
# Vivado v2021.2 (64-bit)
# SW Build 3367213 on Tue Oct 19 02:48:09 MDT 2021
# IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
# Start of session at: Tue Mar  7 16:11:19 2023
# Process ID: 7856
# Current directory: C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/lab1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent6132 C:\Users\sany0\OneDrive\Desktop\CSED311-Computer-Architecture\Labs\Lab1\lab1\lab1.xpr
# Log file: C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/lab1/vivado.log
# Journal file: C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/lab1\vivado.jou
# Running On: DESKTOP-S0MPN1A, OS: Windows, CPU Frequency: 1997 MHz, CPU Physical cores: 4, Host memory: 16972 MB
#-----------------------------------------------------------
start_gui
open_project C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/lab1/lab1.xpr
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26c:part0:1.2 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26c/1.2/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26c:part0:1.3 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26c/1.3/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26i:part0:1.2 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26i/1.2/board.xml as part xck26-sfvc784-2lvi-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26i:part0:1.3 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26i/1.3/board.xml as part xck26-sfvc784-2lvi-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.6 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kc705/1.6/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.4 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.4/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.5 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.5/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kv260_som:part0:1.2 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kv260_som/1.2/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:sp701:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/sp701/1.0/board.xml as part xc7s100fgga676-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:sp701:part0:1.1 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/sp701/1.1/board.xml as part xc7s100fgga676-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.4 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc707/1.4/board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.8 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc709/1.8/board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_es:part0:1.3 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/es/1.3/board.xml as part xcvc1902-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu128/production/1.0/board.xml as part xcvu37p-fsvh2892-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_mpsoc/1.0/board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_es:part0:1.3 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/es/1.3/board.xml as part xcvm1802-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc702:part0:1.4 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc702/1.4/board.xml as part xc7z020clg484-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.4 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc706/1.4/board.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.3 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.3/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.4 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.4/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu104:part0:1.1 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu104/1.1/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.4 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.4/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.5 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.5/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.6 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.6/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.0/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.1 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.1/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.2 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.2/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld_es:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/es/1.0/board.xml as part xczu58dr-fsvg1517-2-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/production/2.0/board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/es/1.0/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.1 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/es/1.1/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.2 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/es/1.2/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld_es:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/es/1.0/board.xml as part xczu59dr-ffvf1760-2-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/1.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/lab1/lab1.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2021.2/data/ip'.
open_project: Time (s): cpu = 00:00:20 ; elapsed = 00:00:08 . Memory (MB): peak = 1605.395 ; gain = 0.000
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'vending_machine_tb'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/lab1/lab1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'vending_machine_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/lab1/lab1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj vending_machine_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/lab1/lab1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot vending_machine_tb_behav xil_defaultlib.vending_machine_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot vending_machine_tb_behav xil_defaultlib.vending_machine_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/lab1/lab1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "vending_machine_tb_behav -key {Behavioral:sim_1:Functional:vending_machine_tb} -tclbatch {vending_machine_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source vending_machine_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
TEST                    WaitReturnTest :
Current        2400
current_total:       2400 | wait_time:          0
Current        1400
Current         400
FAILED
       -600
Passed = 0, Failed = 1
$finish called at time : 119500 ps
INFO: [USF-XSim-96] XSim completed. Design snapshot 'vending_machine_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 1605.395 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'vending_machine_tb'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/lab1/lab1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'vending_machine_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/lab1/lab1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj vending_machine_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/lab1/lab1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot vending_machine_tb_behav xil_defaultlib.vending_machine_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot vending_machine_tb_behav xil_defaultlib.vending_machine_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/lab1/lab1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "vending_machine_tb_behav -key {Behavioral:sim_1:Functional:vending_machine_tb} -tclbatch {vending_machine_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source vending_machine_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
TEST                    WaitReturnTest :
Current        2400
current_total:       2400 | wait_time:          0
Current        1400
Current         400
FAILED
       -600
Passed = 0, Failed = 1
$finish called at time : 119500 ps
INFO: [USF-XSim-96] XSim completed. Design snapshot 'vending_machine_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1605.395 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'vending_machine_tb'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/lab1/lab1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'vending_machine_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/lab1/lab1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj vending_machine_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/lab1/lab1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot vending_machine_tb_behav xil_defaultlib.vending_machine_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot vending_machine_tb_behav xil_defaultlib.vending_machine_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/lab1/lab1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "vending_machine_tb_behav -key {Behavioral:sim_1:Functional:vending_machine_tb} -tclbatch {vending_machine_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source vending_machine_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
TEST                    WaitReturnTest :
Current        2400
current_total:       2400 | wait_time:          0
Current        1400
Current         400
FAILED
       -600
Passed = 0, Failed = 1
$finish called at time : 119500 ps
INFO: [USF-XSim-96] XSim completed. Design snapshot 'vending_machine_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1605.395 ; gain = 0.000
update_compile_order -fileset sources_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'vending_machine_tb'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/lab1/lab1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'vending_machine_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/lab1/lab1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj vending_machine_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/vending_machine/calculate_current_state.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module calculate_current_state
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/vending_machine/change_state.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module change_state
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/vending_machine/check_time_and_coin.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module check_time_and_coin
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/vending_machine/vending_machine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vending_machine
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/vending_machine/vending_machine_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vending_machine_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/lab1/lab1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot vending_machine_tb_behav xil_defaultlib.vending_machine_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot vending_machine_tb_behav xil_defaultlib.vending_machine_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/vending_machine/vending_machine.v" Line 9. Module vending_machine doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/vending_machine/check_time_and_coin.v" Line 3. Module check_time_and_coin doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/vending_machine/calculate_current_state.v" Line 4. Module calculate_current_state doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/vending_machine/change_state.v" Line 4. Module change_state doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/vending_machine/vending_machine.v" Line 9. Module vending_machine doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/vending_machine/check_time_and_coin.v" Line 3. Module check_time_and_coin doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/vending_machine/calculate_current_state.v" Line 4. Module calculate_current_state doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/vending_machine/change_state.v" Line 4. Module change_state doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.check_time_and_coin
Compiling module xil_defaultlib.calculate_current_state
Compiling module xil_defaultlib.change_state
Compiling module xil_defaultlib.vending_machine
Compiling module xil_defaultlib.vending_machine_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot vending_machine_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/lab1/lab1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "vending_machine_tb_behav -key {Behavioral:sim_1:Functional:vending_machine_tb} -tclbatch {vending_machine_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source vending_machine_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Im here!
Im here! 2
Im here!
Im here!
Im here!
Im here!
Im here! 2
Im here!
Im here!
Im here! 2
Im here!
Im here! 2
Im here!
Im here!
Im here!
Im here! 2
Im here!
Im here! 2
Im here!
Im here!
Im here!
Im here! 2
Im here!
Im here! 2
Im here!
Im here!
Im here!
Im here! 2
Im here!
Im here! 2
Im here!
Im here!
Im here! 2
Im here!
Im here! 2
Im here!
Im here!
Im here! 2
Im here!
Im here! 2
Im here!
Im here!
Im here!
TEST                    WaitReturnTest :
Current        2400
Im here! 2
Im here!
Im here!
Im here!
Im here!
Im here!
Im here!
Im here!
Im here!
Im here!
Im here!
Im here!
Im here!
Im here!
Im here!
Im here!
Im here!
Im here!
Im here!
Im here!
Im here!
Im here!
Im here!
Im here!
Im here!
Im here!
Im here!
Im here!
Im here!
Im here!
Im here!
Im here!
Im here!
Im here!
Im here!
Im here!
Im here!
Im here!
Im here!
Im here!
Im here!
Im here!
Im here!
Im here!
Im here!
Im here!
Im here!
Im here!
Im here!
Im here!
Im here!
Im here!
Im here!
Im here!
Im here!
Im here!
Im here!
Im here!
Im here!
Im here!
Im here!
Im here!
Im here!
Im here!
Im here!
Im here!
Im here!
Im here!
Im here!
Im here!
Im here!
Im here!
Im here!
Im here!
Im here!
Im here!
Im here!
Im here!
Im here!
Im here!
Im here!
Im here!
Im here!
Im here!
Im here!
Im here!
Im here!
Im here!
Im here!
Im here!
Im here!
Im here!
Im here!
Im here!
Im here!
Im here!
Im here!
Im here!
Im here!
Im here!
current_total:     244200 | wait_time:          0
current_total:     246600 | wait_time:          0
Im here!
Current        1400
current_total:     248000 | wait_time:          0
Current         400
FAILED
       -600
Passed = 0, Failed = 1
$finish called at time : 119500 ps
INFO: [USF-XSim-96] XSim completed. Design snapshot 'vending_machine_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1605.395 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'vending_machine_tb'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/lab1/lab1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'vending_machine_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/lab1/lab1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj vending_machine_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/vending_machine/calculate_current_state.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module calculate_current_state
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/vending_machine/change_state.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module change_state
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/vending_machine/check_time_and_coin.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module check_time_and_coin
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/vending_machine/vending_machine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vending_machine
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/vending_machine/vending_machine_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vending_machine_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/lab1/lab1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot vending_machine_tb_behav xil_defaultlib.vending_machine_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot vending_machine_tb_behav xil_defaultlib.vending_machine_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/vending_machine/vending_machine.v" Line 9. Module vending_machine doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/vending_machine/check_time_and_coin.v" Line 3. Module check_time_and_coin doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/vending_machine/calculate_current_state.v" Line 4. Module calculate_current_state doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/vending_machine/change_state.v" Line 4. Module change_state doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/vending_machine/vending_machine.v" Line 9. Module vending_machine doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/vending_machine/check_time_and_coin.v" Line 3. Module check_time_and_coin doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/vending_machine/calculate_current_state.v" Line 4. Module calculate_current_state doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/vending_machine/change_state.v" Line 4. Module change_state doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.check_time_and_coin
Compiling module xil_defaultlib.calculate_current_state
Compiling module xil_defaultlib.change_state
Compiling module xil_defaultlib.vending_machine
Compiling module xil_defaultlib.vending_machine_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot vending_machine_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/lab1/lab1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "vending_machine_tb_behav -key {Behavioral:sim_1:Functional:vending_machine_tb} -tclbatch {vending_machine_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source vending_machine_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
TEST                    WaitReturnTest :
Current        2400
current_total:     244200 | wait_time:          0
current_total:     246600 | wait_time:          0
Current        1400
current_total:     248000 | wait_time:          0
Current         400
FAILED
       -600
Passed = 0, Failed = 1
$finish called at time : 119500 ps
INFO: [USF-XSim-96] XSim completed. Design snapshot 'vending_machine_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1605.395 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'vending_machine_tb'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/lab1/lab1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'vending_machine_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/lab1/lab1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj vending_machine_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/vending_machine/calculate_current_state.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module calculate_current_state
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/vending_machine/change_state.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module change_state
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/vending_machine/check_time_and_coin.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module check_time_and_coin
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/vending_machine/vending_machine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vending_machine
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/vending_machine/vending_machine_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vending_machine_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/lab1/lab1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot vending_machine_tb_behav xil_defaultlib.vending_machine_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot vending_machine_tb_behav xil_defaultlib.vending_machine_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/vending_machine/vending_machine.v" Line 9. Module vending_machine doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/vending_machine/check_time_and_coin.v" Line 3. Module check_time_and_coin doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/vending_machine/calculate_current_state.v" Line 4. Module calculate_current_state doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/vending_machine/change_state.v" Line 4. Module change_state doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/vending_machine/vending_machine.v" Line 9. Module vending_machine doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/vending_machine/check_time_and_coin.v" Line 3. Module check_time_and_coin doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/vending_machine/calculate_current_state.v" Line 4. Module calculate_current_state doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/vending_machine/change_state.v" Line 4. Module change_state doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.check_time_and_coin
Compiling module xil_defaultlib.calculate_current_state
Compiling module xil_defaultlib.change_state
Compiling module xil_defaultlib.vending_machine
Compiling module xil_defaultlib.vending_machine_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot vending_machine_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/lab1/lab1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "vending_machine_tb_behav -key {Behavioral:sim_1:Functional:vending_machine_tb} -tclbatch {vending_machine_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source vending_machine_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
current_total_nxt:          x
current_total_nxt:          0
current_total_nxt:          0
current_total_nxt:          0
current_total_nxt:          0
current_total_nxt:        100
current_total_nxt:        200
current_total_nxt:        300
current_total_nxt:        400
current_total_nxt:        400
current_total_nxt:        600
current_total_nxt:        800
current_total_nxt:        900
current_total_nxt:        900
current_total_nxt:       1200
current_total_nxt:       1500
current_total_nxt:       1600
current_total_nxt:       1600
current_total_nxt:       2000
current_total_nxt:       2400
current_total_nxt:       2900
current_total_nxt:       3800
current_total_nxt:       4700
current_total_nxt:       5200
current_total_nxt:       6600
current_total_nxt:       8000
current_total_nxt:       9000
current_total_nxt:       9000
current_total_nxt:      11400
TEST                    WaitReturnTest :
Current        2400
current_total_nxt:      11400
current_total_nxt:      13800
current_total_nxt:      16200
current_total_nxt:      18600
current_total_nxt:      21000
current_total_nxt:      23400
current_total_nxt:      25800
current_total_nxt:      28200
current_total_nxt:      30600
current_total_nxt:      33000
current_total_nxt:      35400
current_total_nxt:      37800
current_total_nxt:      40200
current_total_nxt:      42600
current_total_nxt:      45000
current_total_nxt:      47400
current_total_nxt:      49800
current_total_nxt:      52200
current_total_nxt:      54600
current_total_nxt:      57000
current_total_nxt:      59400
current_total_nxt:      61800
current_total_nxt:      64200
current_total_nxt:      66600
current_total_nxt:      69000
current_total_nxt:      71400
current_total_nxt:      73800
current_total_nxt:      76200
current_total_nxt:      78600
current_total_nxt:      81000
current_total_nxt:      83400
current_total_nxt:      85800
current_total_nxt:      88200
current_total_nxt:      90600
current_total_nxt:      93000
current_total_nxt:      95400
current_total_nxt:      97800
current_total_nxt:     100200
current_total_nxt:     102600
current_total_nxt:     105000
current_total_nxt:     107400
current_total_nxt:     109800
current_total_nxt:     112200
current_total_nxt:     114600
current_total_nxt:     117000
current_total_nxt:     119400
current_total_nxt:     121800
current_total_nxt:     124200
current_total_nxt:     126600
current_total_nxt:     129000
current_total_nxt:     131400
current_total_nxt:     133800
current_total_nxt:     136200
current_total_nxt:     138600
current_total_nxt:     141000
current_total_nxt:     143400
current_total_nxt:     145800
current_total_nxt:     148200
current_total_nxt:     150600
current_total_nxt:     153000
current_total_nxt:     155400
current_total_nxt:     157800
current_total_nxt:     160200
current_total_nxt:     162600
current_total_nxt:     165000
current_total_nxt:     167400
current_total_nxt:     169800
current_total_nxt:     172200
current_total_nxt:     174600
current_total_nxt:     177000
current_total_nxt:     179400
current_total_nxt:     181800
current_total_nxt:     184200
current_total_nxt:     186600
current_total_nxt:     189000
current_total_nxt:     191400
current_total_nxt:     193800
current_total_nxt:     196200
current_total_nxt:     198600
current_total_nxt:     201000
current_total_nxt:     203400
current_total_nxt:     205800
current_total_nxt:     208200
current_total_nxt:     210600
current_total_nxt:     213000
current_total_nxt:     215400
current_total_nxt:     217800
current_total_nxt:     220200
current_total_nxt:     222600
current_total_nxt:     225000
current_total_nxt:     227400
current_total_nxt:     229800
current_total_nxt:     232200
current_total_nxt:     234600
current_total_nxt:     237000
current_total_nxt:     239400
current_total_nxt:     241800
current_total_nxt:     244200
current_total_nxt:     246600
current_total:     244200 | wait_time:          0
current_total:     246600 | wait_time:          0
current_total_nxt:     248000
Current        1400
current_total:     248000 | wait_time:          0
Current         400
FAILED
       -600
Passed = 0, Failed = 1
$finish called at time : 119500 ps
INFO: [USF-XSim-96] XSim completed. Design snapshot 'vending_machine_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1605.395 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'vending_machine_tb'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/lab1/lab1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'vending_machine_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/lab1/lab1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj vending_machine_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/vending_machine/calculate_current_state.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module calculate_current_state
ERROR: [VRFC 10-4982] syntax error near '=' [C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/vending_machine/calculate_current_state.v:59]
ERROR: [VRFC 10-4982] syntax error near '=' [C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/vending_machine/calculate_current_state.v:62]
ERROR: [VRFC 10-4982] syntax error near '$display' [C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/vending_machine/calculate_current_state.v:63]
ERROR: [VRFC 10-4982] syntax error near 'end' [C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/vending_machine/calculate_current_state.v:64]
ERROR: [VRFC 10-2790] SystemVerilog keyword end used in incorrect context [C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/vending_machine/calculate_current_state.v:64]
ERROR: [VRFC 10-2951] 'i_input_coin' is not a constant [C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/vending_machine/calculate_current_state.v:62]
ERROR: [VRFC 10-2969] 'current_total_nxt' is not a type [C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/vending_machine/calculate_current_state.v:62]
ERROR: [VRFC 10-2865] module 'calculate_current_state' ignored due to previous errors [C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/vending_machine/calculate_current_state.v:4]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/lab1/lab1.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/lab1/lab1.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'vending_machine_tb'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/lab1/lab1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'vending_machine_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/lab1/lab1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj vending_machine_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/vending_machine/calculate_current_state.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module calculate_current_state
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/vending_machine/change_state.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module change_state
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/vending_machine/check_time_and_coin.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module check_time_and_coin
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/vending_machine/vending_machine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vending_machine
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/vending_machine/vending_machine_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vending_machine_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/lab1/lab1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot vending_machine_tb_behav xil_defaultlib.vending_machine_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot vending_machine_tb_behav xil_defaultlib.vending_machine_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/vending_machine/vending_machine.v" Line 9. Module vending_machine doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/vending_machine/check_time_and_coin.v" Line 3. Module check_time_and_coin doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/vending_machine/calculate_current_state.v" Line 4. Module calculate_current_state doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/vending_machine/change_state.v" Line 4. Module change_state doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/vending_machine/vending_machine.v" Line 9. Module vending_machine doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/vending_machine/check_time_and_coin.v" Line 3. Module check_time_and_coin doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/vending_machine/calculate_current_state.v" Line 4. Module calculate_current_state doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/vending_machine/change_state.v" Line 4. Module change_state doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.check_time_and_coin
Compiling module xil_defaultlib.calculate_current_state
Compiling module xil_defaultlib.change_state
Compiling module xil_defaultlib.vending_machine
Compiling module xil_defaultlib.vending_machine_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot vending_machine_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/lab1/lab1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "vending_machine_tb_behav -key {Behavioral:sim_1:Functional:vending_machine_tb} -tclbatch {vending_machine_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source vending_machine_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
current_total_nxt:          x
current_total_nxt:          x
current_total_nxt:          x
current_total_nxt:          x
current_total_nxt:          x
current_total_nxt:          x
current_total_nxt:          x
current_total_nxt:          x
current_total_nxt:          x
current_total_nxt:          x
current_total_nxt:          x
current_total_nxt:          x
current_total_nxt:          x
current_total_nxt:          x
current_total_nxt:          x
current_total_nxt:          x
current_total_nxt:          x
current_total_nxt:          x
current_total_nxt:          x
current_total_nxt:          x
current_total_nxt:          x
current_total_nxt:          x
current_total_nxt:          x
current_total_nxt:          x
current_total_nxt:          x
current_total_nxt:          x
current_total_nxt:          x
current_total_nxt:          x
current_total_nxt:          x
current_total_nxt:          x
current_total_nxt:          x
current_total_nxt:          x
current_total_nxt:          x
current_total_nxt:          x
current_total_nxt:          x
current_total_nxt:          x
current_total_nxt:          x
current_total_nxt:          x
current_total_nxt:          x
current_total_nxt:          x
current_total_nxt:          x
current_total_nxt:          x
current_total_nxt:          x
current_total_nxt:          x
current_total_nxt:          x
current_total_nxt:          x
current_total_nxt:          x
TEST                    WaitReturnTest :
Current        2400
current_total_nxt:          x
current_total_nxt:          x
current_total_nxt:          x
current_total_nxt:          x
current_total_nxt:          x
current_total_nxt:          x
current_total_nxt:          x
current_total_nxt:          x
current_total_nxt:          x
current_total_nxt:          x
current_total_nxt:          x
current_total_nxt:          x
current_total_nxt:          x
current_total_nxt:          x
current_total_nxt:          x
current_total_nxt:          x
current_total_nxt:          x
current_total_nxt:          x
current_total_nxt:          x
current_total_nxt:          x
current_total_nxt:          x
current_total_nxt:          x
current_total_nxt:          x
current_total_nxt:          x
current_total_nxt:          x
current_total_nxt:          x
current_total_nxt:          x
current_total_nxt:          x
current_total_nxt:          x
current_total_nxt:          x
current_total_nxt:          x
current_total_nxt:          x
current_total_nxt:          x
current_total_nxt:          x
current_total_nxt:          x
current_total_nxt:          x
current_total_nxt:          x
current_total_nxt:          x
current_total_nxt:          x
current_total_nxt:          x
current_total_nxt:          x
current_total_nxt:          x
current_total_nxt:          x
current_total_nxt:          x
current_total_nxt:          x
current_total_nxt:          x
current_total_nxt:          x
current_total_nxt:          x
current_total_nxt:          x
current_total_nxt:          x
current_total_nxt:          x
current_total_nxt:          x
current_total_nxt:          x
current_total_nxt:          x
current_total_nxt:          x
current_total_nxt:          x
current_total_nxt:          x
current_total_nxt:          x
current_total_nxt:          x
current_total_nxt:          x
current_total_nxt:          x
current_total_nxt:          x
current_total_nxt:          x
current_total_nxt:          x
current_total_nxt:          x
current_total_nxt:          x
current_total_nxt:          x
current_total_nxt:          x
current_total_nxt:          x
current_total_nxt:          x
current_total_nxt:          x
current_total_nxt:          x
current_total_nxt:          x
current_total_nxt:          x
current_total_nxt:          x
current_total_nxt:          x
current_total_nxt:          x
current_total_nxt:          x
current_total_nxt:          x
current_total_nxt:          x
current_total_nxt:          x
current_total_nxt:          x
current_total_nxt:          x
current_total_nxt:          x
current_total_nxt:          x
current_total_nxt:          x
current_total_nxt:          x
current_total_nxt:          x
current_total_nxt:          x
current_total_nxt:          x
current_total_nxt:          x
current_total_nxt:          x
current_total_nxt:          x
current_total_nxt:          x
current_total_nxt:          x
current_total_nxt:          x
current_total_nxt:          x
current_total_nxt:          x
current_total_nxt:          x
current_total:          x | wait_time:          0
current_total_nxt:          x
Current        2300
Current        2200
Current        2100
Current        2000
Current        1900
Current        1800
Current        1700
Current        1600
Current        1500
Current        1400
Current        1300
Current        1200
Current        1100
Current        1000
Current         900
Current         800
Current         700
Current         600
Current         500
Current         400
Current         300
Current         200
Current         100
PASSED
Passed = 1, Failed = 0
$finish called at time : 140500 ps
INFO: [USF-XSim-96] XSim completed. Design snapshot 'vending_machine_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1605.395 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'vending_machine_tb'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/lab1/lab1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'vending_machine_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/lab1/lab1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj vending_machine_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/vending_machine/calculate_current_state.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module calculate_current_state
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/vending_machine/change_state.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module change_state
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/vending_machine/check_time_and_coin.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module check_time_and_coin
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/vending_machine/vending_machine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vending_machine
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/vending_machine/vending_machine_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vending_machine_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/lab1/lab1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot vending_machine_tb_behav xil_defaultlib.vending_machine_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot vending_machine_tb_behav xil_defaultlib.vending_machine_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/vending_machine/vending_machine.v" Line 9. Module vending_machine doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/vending_machine/check_time_and_coin.v" Line 3. Module check_time_and_coin doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/vending_machine/calculate_current_state.v" Line 4. Module calculate_current_state doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/vending_machine/change_state.v" Line 4. Module change_state doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/vending_machine/vending_machine.v" Line 9. Module vending_machine doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/vending_machine/check_time_and_coin.v" Line 3. Module check_time_and_coin doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/vending_machine/calculate_current_state.v" Line 4. Module calculate_current_state doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/vending_machine/change_state.v" Line 4. Module change_state doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.check_time_and_coin
Compiling module xil_defaultlib.calculate_current_state
Compiling module xil_defaultlib.change_state
Compiling module xil_defaultlib.vending_machine
Compiling module xil_defaultlib.vending_machine_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot vending_machine_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/lab1/lab1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "vending_machine_tb_behav -key {Behavioral:sim_1:Functional:vending_machine_tb} -tclbatch {vending_machine_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source vending_machine_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
TEST                    WaitReturnTest :
Current        2400
current_total:      11400 | wait_time:          0
Current        1400
current_total:      12800 | wait_time:          0
Current         400
current_total:      14200 | wait_time:          0
FAILED
       -600
Passed = 0, Failed = 1
current_total:      15600 | wait_time:          0
$finish called at time : 119500 ps
INFO: [USF-XSim-96] XSim completed. Design snapshot 'vending_machine_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1605.395 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'vending_machine_tb'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/lab1/lab1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'vending_machine_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/lab1/lab1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj vending_machine_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/vending_machine/calculate_current_state.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module calculate_current_state
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/vending_machine/change_state.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module change_state
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/vending_machine/check_time_and_coin.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module check_time_and_coin
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/vending_machine/vending_machine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vending_machine
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/vending_machine/vending_machine_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vending_machine_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/lab1/lab1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot vending_machine_tb_behav xil_defaultlib.vending_machine_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot vending_machine_tb_behav xil_defaultlib.vending_machine_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/vending_machine/vending_machine.v" Line 9. Module vending_machine doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/vending_machine/check_time_and_coin.v" Line 3. Module check_time_and_coin doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/vending_machine/calculate_current_state.v" Line 4. Module calculate_current_state doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/vending_machine/change_state.v" Line 4. Module change_state doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/vending_machine/vending_machine.v" Line 9. Module vending_machine doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/vending_machine/check_time_and_coin.v" Line 3. Module check_time_and_coin doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/vending_machine/calculate_current_state.v" Line 4. Module calculate_current_state doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/vending_machine/change_state.v" Line 4. Module change_state doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.check_time_and_coin
Compiling module xil_defaultlib.calculate_current_state
Compiling module xil_defaultlib.change_state
Compiling module xil_defaultlib.vending_machine
Compiling module xil_defaultlib.vending_machine_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot vending_machine_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/lab1/lab1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "vending_machine_tb_behav -key {Behavioral:sim_1:Functional:vending_machine_tb} -tclbatch {vending_machine_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source vending_machine_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
TEST                    WaitReturnTest :
Current        2400
current_total:          0 | wait_time:          0
Current        2300
current_total: 2147483548 | wait_time:          0
Current        1300
current_total: 2147482548 | wait_time:          0
Current         300
current_total: 2147481548 | wait_time:          0
FAILED
       -700
Passed = 0, Failed = 1
current_total: 2147480548 | wait_time:          0
$finish called at time : 120500 ps
INFO: [USF-XSim-96] XSim completed. Design snapshot 'vending_machine_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1605.395 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'vending_machine_tb'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/lab1/lab1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'vending_machine_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/lab1/lab1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj vending_machine_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/vending_machine/calculate_current_state.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module calculate_current_state
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/vending_machine/change_state.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module change_state
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/vending_machine/check_time_and_coin.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module check_time_and_coin
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/vending_machine/vending_machine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vending_machine
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/vending_machine/vending_machine_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vending_machine_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/lab1/lab1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot vending_machine_tb_behav xil_defaultlib.vending_machine_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot vending_machine_tb_behav xil_defaultlib.vending_machine_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/vending_machine/vending_machine.v" Line 9. Module vending_machine doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/vending_machine/check_time_and_coin.v" Line 3. Module check_time_and_coin doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/vending_machine/calculate_current_state.v" Line 4. Module calculate_current_state doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/vending_machine/change_state.v" Line 4. Module change_state doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/vending_machine/vending_machine.v" Line 9. Module vending_machine doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/vending_machine/check_time_and_coin.v" Line 3. Module check_time_and_coin doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/vending_machine/calculate_current_state.v" Line 4. Module calculate_current_state doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/vending_machine/change_state.v" Line 4. Module change_state doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.check_time_and_coin
Compiling module xil_defaultlib.calculate_current_state
Compiling module xil_defaultlib.change_state
Compiling module xil_defaultlib.vending_machine
Compiling module xil_defaultlib.vending_machine_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot vending_machine_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/lab1/lab1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "vending_machine_tb_behav -key {Behavioral:sim_1:Functional:vending_machine_tb} -tclbatch {vending_machine_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source vending_machine_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
TEST                    WaitReturnTest :
Current        2400
current_total:          0 | wait_time:          0
Current        2300
current_total: 2147483548 | wait_time:          0
Current        1300
current_total: 2147482548 | wait_time:          0
Current         300
current_total: 2147481548 | wait_time:          0
FAILED
       -700
Passed = 0, Failed = 1
current_total: 2147480548 | wait_time:          0
$finish called at time : 120500 ps
INFO: [USF-XSim-96] XSim completed. Design snapshot 'vending_machine_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1605.395 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'vending_machine_tb'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/lab1/lab1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'vending_machine_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/lab1/lab1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj vending_machine_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/vending_machine/calculate_current_state.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module calculate_current_state
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/vending_machine/change_state.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module change_state
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/vending_machine/check_time_and_coin.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module check_time_and_coin
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/vending_machine/vending_machine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vending_machine
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/vending_machine/vending_machine_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vending_machine_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/lab1/lab1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot vending_machine_tb_behav xil_defaultlib.vending_machine_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot vending_machine_tb_behav xil_defaultlib.vending_machine_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/vending_machine/vending_machine.v" Line 9. Module vending_machine doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/vending_machine/check_time_and_coin.v" Line 3. Module check_time_and_coin doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/vending_machine/calculate_current_state.v" Line 4. Module calculate_current_state doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/vending_machine/change_state.v" Line 4. Module change_state doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/vending_machine/vending_machine.v" Line 9. Module vending_machine doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/vending_machine/check_time_and_coin.v" Line 3. Module check_time_and_coin doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/vending_machine/calculate_current_state.v" Line 4. Module calculate_current_state doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/vending_machine/change_state.v" Line 4. Module change_state doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.check_time_and_coin
Compiling module xil_defaultlib.calculate_current_state
Compiling module xil_defaultlib.change_state
Compiling module xil_defaultlib.vending_machine
Compiling module xil_defaultlib.vending_machine_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot vending_machine_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/lab1/lab1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "vending_machine_tb_behav -key {Behavioral:sim_1:Functional:vending_machine_tb} -tclbatch {vending_machine_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source vending_machine_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
current_total_nxt:          0
current_total_nxt:        100
current_total_nxt:          0
current_total_nxt:          0
current_total_nxt:          0
current_total_nxt:          0
current_total_nxt:        100
current_total_nxt:          0
current_total_nxt:          0
current_total_nxt:          0
current_total_nxt:          0
current_total_nxt:        100
current_total_nxt:          0
current_total_nxt:          0
current_total_nxt:          0
current_total_nxt:          0
current_total_nxt:        100
current_total_nxt:          0
current_total_nxt:          0
current_total_nxt:          0
current_total_nxt:          0
current_total_nxt:        500
current_total_nxt:          0
current_total_nxt:          0
current_total_nxt:          0
current_total_nxt:          0
current_total_nxt:        500
current_total_nxt:          0
current_total_nxt:          0
current_total_nxt:          0
current_total_nxt:          0
current_total_nxt:       1000
current_total_nxt:          0
current_total_nxt:          0
current_total_nxt:          0
TEST                    WaitReturnTest :
Current        2400
current_total:          0 | wait_time:          0
current_total_nxt: 2147483548
Current        2300
current_total: 2147483548 | wait_time:          0
current_total_nxt: 2147482548
current_total_nxt: 2147482548
Current        1300
current_total: 2147482548 | wait_time:          0
current_total_nxt: 2147481548
Current         300
current_total: 2147481548 | wait_time:          0
current_total_nxt: 2147480548
FAILED
       -700
Passed = 0, Failed = 1
current_total: 2147480548 | wait_time:          0
current_total_nxt: 2147479548
$finish called at time : 120500 ps
INFO: [USF-XSim-96] XSim completed. Design snapshot 'vending_machine_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1605.395 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'vending_machine_tb'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/lab1/lab1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'vending_machine_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/lab1/lab1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj vending_machine_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/vending_machine/calculate_current_state.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module calculate_current_state
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/vending_machine/change_state.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module change_state
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/vending_machine/check_time_and_coin.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module check_time_and_coin
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/vending_machine/vending_machine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vending_machine
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/vending_machine/vending_machine_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vending_machine_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/lab1/lab1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot vending_machine_tb_behav xil_defaultlib.vending_machine_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot vending_machine_tb_behav xil_defaultlib.vending_machine_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/vending_machine/vending_machine.v" Line 9. Module vending_machine doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/vending_machine/check_time_and_coin.v" Line 3. Module check_time_and_coin doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/vending_machine/calculate_current_state.v" Line 4. Module calculate_current_state doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/vending_machine/change_state.v" Line 4. Module change_state doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/vending_machine/vending_machine.v" Line 9. Module vending_machine doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/vending_machine/check_time_and_coin.v" Line 3. Module check_time_and_coin doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/vending_machine/calculate_current_state.v" Line 4. Module calculate_current_state doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/vending_machine/change_state.v" Line 4. Module change_state doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.check_time_and_coin
Compiling module xil_defaultlib.calculate_current_state
Compiling module xil_defaultlib.change_state
Compiling module xil_defaultlib.vending_machine
Compiling module xil_defaultlib.vending_machine_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot vending_machine_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/lab1/lab1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "vending_machine_tb_behav -key {Behavioral:sim_1:Functional:vending_machine_tb} -tclbatch {vending_machine_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source vending_machine_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
current_total_nxt:          0
current_total_nxt:        100
current_total_nxt:          0
current_total_nxt:          0
current_total_nxt:          0
current_total_nxt:          0
current_total_nxt:        100
current_total_nxt:          0
current_total_nxt:          0
current_total_nxt:          0
current_total_nxt:          0
current_total_nxt:        100
current_total_nxt:          0
current_total_nxt:          0
current_total_nxt:          0
current_total_nxt:          0
current_total_nxt:        100
current_total_nxt:          0
current_total_nxt:          0
current_total_nxt:          0
current_total_nxt:          0
current_total_nxt:        500
current_total_nxt:          0
current_total_nxt:          0
current_total_nxt:          0
current_total_nxt:          0
current_total_nxt:        500
current_total_nxt:          0
current_total_nxt:          0
current_total_nxt:          0
current_total_nxt:          0
current_total_nxt:       1000
current_total_nxt:          0
current_total_nxt:          0
current_total_nxt:          0
TEST                    WaitReturnTest :
Current        2400
current_total:          0 | wait_time:          0
current_total_nxt: 2147483548
Current        2300
current_total: 2147483548 | wait_time:          0
current_total_nxt: 2147482548
current_total_nxt: 2147482548
Current        1300
current_total: 2147482548 | wait_time:          0
current_total_nxt: 2147481548
Current         300
current_total: 2147481548 | wait_time:          0
current_total_nxt: 2147480548
FAILED
       -700
Passed = 0, Failed = 1
current_total: 2147480548 | wait_time:          0
current_total_nxt: 2147479548
$finish called at time : 120500 ps
INFO: [USF-XSim-96] XSim completed. Design snapshot 'vending_machine_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1605.395 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'vending_machine_tb'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/lab1/lab1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'vending_machine_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/lab1/lab1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj vending_machine_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/vending_machine/calculate_current_state.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module calculate_current_state
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/vending_machine/change_state.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module change_state
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/vending_machine/check_time_and_coin.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module check_time_and_coin
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/vending_machine/vending_machine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vending_machine
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/vending_machine/vending_machine_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vending_machine_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/lab1/lab1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot vending_machine_tb_behav xil_defaultlib.vending_machine_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot vending_machine_tb_behav xil_defaultlib.vending_machine_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/vending_machine/vending_machine.v" Line 9. Module vending_machine doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/vending_machine/check_time_and_coin.v" Line 3. Module check_time_and_coin doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/vending_machine/calculate_current_state.v" Line 4. Module calculate_current_state doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/vending_machine/change_state.v" Line 4. Module change_state doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/vending_machine/vending_machine.v" Line 9. Module vending_machine doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/vending_machine/check_time_and_coin.v" Line 3. Module check_time_and_coin doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/vending_machine/calculate_current_state.v" Line 4. Module calculate_current_state doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/vending_machine/change_state.v" Line 4. Module change_state doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.check_time_and_coin
Compiling module xil_defaultlib.calculate_current_state
Compiling module xil_defaultlib.change_state
Compiling module xil_defaultlib.vending_machine
Compiling module xil_defaultlib.vending_machine_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot vending_machine_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/lab1/lab1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "vending_machine_tb_behav -key {Behavioral:sim_1:Functional:vending_machine_tb} -tclbatch {vending_machine_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source vending_machine_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
current_total_nxt (constant):          x
current_total_nxt (constant):          x
current_total_nxt (constant):          0
current_total_nxt (constant):          0
current_total_nxt (constant):          0
current_total_nxt (constant):          0
current_total_nxt (constant):          0
current_total_nxt (constant):          0
current_total_nxt (update):          0
current_total_nxt (update):        100
current_total_nxt (update):          0
current_total_nxt (update):          0
current_total_nxt (update):          0
current_total_nxt (constant):          0
current_total_nxt (constant):          0
current_total_nxt (constant):          0
current_total_nxt (update):          0
current_total_nxt (update):        100
current_total_nxt (update):          0
current_total_nxt (update):          0
current_total_nxt (update):          0
current_total_nxt (constant):          0
current_total_nxt (constant):          0
current_total_nxt (constant):          0
current_total_nxt (update):          0
current_total_nxt (update):        100
current_total_nxt (update):          0
current_total_nxt (update):          0
current_total_nxt (update):          0
current_total_nxt (constant):          0
current_total_nxt (constant):          0
current_total_nxt (constant):          0
current_total_nxt (update):          0
current_total_nxt (update):        100
current_total_nxt (update):          0
current_total_nxt (update):          0
current_total_nxt (update):          0
current_total_nxt (constant):          0
current_total_nxt (constant):          0
current_total_nxt (constant):          0
current_total_nxt (update):          0
current_total_nxt (update):        500
current_total_nxt (update):          0
current_total_nxt (update):          0
current_total_nxt (update):          0
current_total_nxt (constant):          0
current_total_nxt (constant):          0
current_total_nxt (constant):          0
current_total_nxt (update):          0
current_total_nxt (update):        500
current_total_nxt (update):          0
current_total_nxt (update):          0
current_total_nxt (update):          0
current_total_nxt (constant):          0
current_total_nxt (constant):          0
current_total_nxt (constant):          0
current_total_nxt (update):          0
current_total_nxt (update):       1000
current_total_nxt (update):          0
current_total_nxt (update):          0
current_total_nxt (update):          0
TEST                    WaitReturnTest :
Current        2400
current_total_nxt (constant):          0
current_total_nxt (constant):          0
current_total_nxt (constant):          0
current_total_nxt (constant):          0
current_total_nxt (constant):          0
current_total_nxt (constant):          0
current_total_nxt (constant):          0
current_total_nxt (constant):          0
current_total_nxt (constant):          0
current_total_nxt (constant):          0
current_total_nxt (constant):          0
current_total_nxt (constant):          0
current_total_nxt (constant):          0
current_total_nxt (constant):          0
current_total_nxt (constant):          0
current_total_nxt (constant):          0
current_total_nxt (constant):          0
current_total_nxt (constant):          0
current_total_nxt (constant):          0
current_total_nxt (constant):          0
current_total_nxt (constant):          0
current_total_nxt (constant):          0
current_total_nxt (constant):          0
current_total_nxt (constant):          0
current_total_nxt (constant):          0
current_total_nxt (constant):          0
current_total_nxt (constant):          0
current_total_nxt (constant):          0
current_total_nxt (constant):          0
current_total_nxt (constant):          0
current_total_nxt (constant):          0
current_total_nxt (constant):          0
current_total_nxt (constant):          0
current_total_nxt (constant):          0
current_total_nxt (constant):          0
current_total_nxt (constant):          0
current_total_nxt (constant):          0
current_total_nxt (constant):          0
current_total_nxt (constant):          0
current_total_nxt (constant):          0
current_total_nxt (constant):          0
current_total_nxt (constant):          0
current_total_nxt (constant):          0
current_total_nxt (constant):          0
current_total_nxt (constant):          0
current_total_nxt (constant):          0
current_total_nxt (constant):          0
current_total_nxt (constant):          0
current_total_nxt (constant):          0
current_total_nxt (constant):          0
current_total_nxt (constant):          0
current_total_nxt (constant):          0
current_total_nxt (constant):          0
current_total_nxt (constant):          0
current_total_nxt (constant):          0
current_total_nxt (constant):          0
current_total_nxt (constant):          0
current_total_nxt (constant):          0
current_total_nxt (constant):          0
current_total_nxt (constant):          0
current_total_nxt (constant):          0
current_total_nxt (constant):          0
current_total_nxt (constant):          0
current_total_nxt (constant):          0
current_total_nxt (constant):          0
current_total_nxt (constant):          0
current_total_nxt (constant):          0
current_total_nxt (constant):          0
current_total_nxt (constant):          0
current_total_nxt (constant):          0
current_total_nxt (constant):          0
current_total_nxt (constant):          0
current_total_nxt (constant):          0
current_total_nxt (constant):          0
current_total_nxt (constant):          0
current_total_nxt (constant):          0
current_total_nxt (constant):          0
current_total_nxt (constant):          0
current_total_nxt (constant):          0
current_total_nxt (constant):          0
current_total_nxt (constant):          0
current_total_nxt (constant):          0
current_total_nxt (constant):          0
current_total_nxt (constant):          0
current_total_nxt (constant):          0
current_total_nxt (constant):          0
current_total_nxt (constant):          0
current_total_nxt (constant):          0
current_total_nxt (constant):          0
current_total_nxt (constant):          0
current_total_nxt (constant):          0
current_total_nxt (constant):          0
current_total_nxt (constant):          0
current_total_nxt (constant):          0
current_total_nxt (constant):          0
current_total_nxt (constant):          0
current_total_nxt (constant):          0
current_total_nxt (constant):          0
current_total_nxt (constant):          0
current_total_nxt (constant):          0
current_total:          0 | wait_time:          0
current_total_nxt (update): 2147483548
Current        2300
current_total: 2147483548 | wait_time:          0
current_total_nxt (update): 2147482548
current_total_nxt (update): 2147482548
Current        1300
current_total: 2147482548 | wait_time:          0
current_total_nxt (update): 2147481548
Current         300
current_total: 2147481548 | wait_time:          0
current_total_nxt (update): 2147480548
FAILED
       -700
Passed = 0, Failed = 1
current_total: 2147480548 | wait_time:          0
current_total_nxt (update): 2147479548
$finish called at time : 120500 ps
INFO: [USF-XSim-96] XSim completed. Design snapshot 'vending_machine_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1605.395 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'vending_machine_tb'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/lab1/lab1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'vending_machine_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/lab1/lab1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj vending_machine_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/vending_machine/calculate_current_state.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module calculate_current_state
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/vending_machine/change_state.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module change_state
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/vending_machine/check_time_and_coin.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module check_time_and_coin
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/vending_machine/vending_machine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vending_machine
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/vending_machine/vending_machine_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vending_machine_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/lab1/lab1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot vending_machine_tb_behav xil_defaultlib.vending_machine_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot vending_machine_tb_behav xil_defaultlib.vending_machine_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/vending_machine/vending_machine.v" Line 9. Module vending_machine doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/vending_machine/check_time_and_coin.v" Line 3. Module check_time_and_coin doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/vending_machine/calculate_current_state.v" Line 4. Module calculate_current_state doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/vending_machine/change_state.v" Line 4. Module change_state doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/vending_machine/vending_machine.v" Line 9. Module vending_machine doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/vending_machine/check_time_and_coin.v" Line 3. Module check_time_and_coin doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/vending_machine/calculate_current_state.v" Line 4. Module calculate_current_state doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/vending_machine/change_state.v" Line 4. Module change_state doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.check_time_and_coin
Compiling module xil_defaultlib.calculate_current_state
Compiling module xil_defaultlib.change_state
Compiling module xil_defaultlib.vending_machine
Compiling module xil_defaultlib.vending_machine_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot vending_machine_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/lab1/lab1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "vending_machine_tb_behav -key {Behavioral:sim_1:Functional:vending_machine_tb} -tclbatch {vending_machine_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source vending_machine_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
current_total_nxt (constant):          x
current_total_nxt (constant):          x
current_total_nxt (constant):          0
current_total_nxt (constant):          0
current_total_nxt (constant):          0
current_total_nxt (constant):          0
current_total_nxt (constant):          0
current_total_nxt (constant):          0
current_total_nxt (update):          0
current_total_nxt (update):        100
current_total_nxt (update):          0
current_total_nxt (update):          0
current_total_nxt (update):          0
current_total_nxt (constant):          0
current_total_nxt (constant):          0
current_total_nxt (constant):          0
current_total_nxt (update):          0
current_total_nxt (update):        100
current_total_nxt (update):          0
current_total_nxt (update):          0
current_total_nxt (update):          0
current_total_nxt (constant):          0
current_total_nxt (constant):          0
current_total_nxt (constant):          0
current_total_nxt (update):          0
current_total_nxt (update):        100
current_total_nxt (update):          0
current_total_nxt (update):          0
current_total_nxt (update):          0
current_total_nxt (constant):          0
current_total_nxt (constant):          0
current_total_nxt (constant):          0
current_total_nxt (update):          0
current_total_nxt (update):        100
current_total_nxt (update):          0
current_total_nxt (update):          0
current_total_nxt (update):          0
current_total_nxt (constant):          0
current_total_nxt (constant):          0
current_total_nxt (constant):          0
current_total_nxt (update):          0
current_total_nxt (update):        500
current_total_nxt (update):          0
current_total_nxt (update):          0
current_total_nxt (update):          0
current_total_nxt (constant):          0
current_total_nxt (constant):          0
current_total_nxt (constant):          0
current_total_nxt (update):          0
current_total_nxt (update):        500
current_total_nxt (update):          0
current_total_nxt (update):          0
current_total_nxt (update):          0
current_total_nxt (constant):          0
current_total_nxt (constant):          0
current_total_nxt (constant):          0
current_total_nxt (update):          0
current_total_nxt (update):       1000
current_total_nxt (update):          0
current_total_nxt (update):          0
current_total_nxt (update):          0
TEST                    WaitReturnTest :
Current        2400
current_total_nxt (constant):          0
current_total_nxt (constant):          0
current_total_nxt (constant):          0
current_total_nxt (constant):          0
current_total_nxt (constant):          0
current_total_nxt (constant):          0
current_total_nxt (constant):          0
current_total_nxt (constant):          0
current_total_nxt (constant):          0
current_total_nxt (constant):          0
current_total_nxt (constant):          0
current_total_nxt (constant):          0
current_total_nxt (constant):          0
current_total_nxt (constant):          0
current_total_nxt (constant):          0
current_total_nxt (constant):          0
current_total_nxt (constant):          0
current_total_nxt (constant):          0
current_total_nxt (constant):          0
current_total_nxt (constant):          0
current_total_nxt (constant):          0
current_total_nxt (constant):          0
current_total_nxt (constant):          0
current_total_nxt (constant):          0
current_total_nxt (constant):          0
current_total_nxt (constant):          0
current_total_nxt (constant):          0
current_total_nxt (constant):          0
current_total_nxt (constant):          0
current_total_nxt (constant):          0
current_total_nxt (constant):          0
current_total_nxt (constant):          0
current_total_nxt (constant):          0
current_total_nxt (constant):          0
current_total_nxt (constant):          0
current_total_nxt (constant):          0
current_total_nxt (constant):          0
current_total_nxt (constant):          0
current_total_nxt (constant):          0
current_total_nxt (constant):          0
current_total_nxt (constant):          0
current_total_nxt (constant):          0
current_total_nxt (constant):          0
current_total_nxt (constant):          0
current_total_nxt (constant):          0
current_total_nxt (constant):          0
current_total_nxt (constant):          0
current_total_nxt (constant):          0
current_total_nxt (constant):          0
current_total_nxt (constant):          0
current_total_nxt (constant):          0
current_total_nxt (constant):          0
current_total_nxt (constant):          0
current_total_nxt (constant):          0
current_total_nxt (constant):          0
current_total_nxt (constant):          0
current_total_nxt (constant):          0
current_total_nxt (constant):          0
current_total_nxt (constant):          0
current_total_nxt (constant):          0
current_total_nxt (constant):          0
current_total_nxt (constant):          0
current_total_nxt (constant):          0
current_total_nxt (constant):          0
current_total_nxt (constant):          0
current_total_nxt (constant):          0
current_total_nxt (constant):          0
current_total_nxt (constant):          0
current_total_nxt (constant):          0
current_total_nxt (constant):          0
current_total_nxt (constant):          0
current_total_nxt (constant):          0
current_total_nxt (constant):          0
current_total_nxt (constant):          0
current_total_nxt (constant):          0
current_total_nxt (constant):          0
current_total_nxt (constant):          0
current_total_nxt (constant):          0
current_total_nxt (constant):          0
current_total_nxt (constant):          0
current_total_nxt (constant):          0
current_total_nxt (constant):          0
current_total_nxt (constant):          0
current_total_nxt (constant):          0
current_total_nxt (constant):          0
current_total_nxt (constant):          0
current_total_nxt (constant):          0
current_total_nxt (constant):          0
current_total_nxt (constant):          0
current_total_nxt (constant):          0
current_total_nxt (constant):          0
current_total_nxt (constant):          0
current_total_nxt (constant):          0
current_total_nxt (constant):          0
current_total_nxt (constant):          0
current_total_nxt (constant):          0
current_total_nxt (constant):          0
current_total_nxt (constant):          0
current_total_nxt (constant):          0
current_total_nxt (constant):          0
current_total:          0 | wait_time:          0
current_total_nxt (update): 2147483548
Current        2300
current_total: 2147483548 | wait_time:          0
current_total_nxt (update): 2147482548
current_total_nxt (update): 2147482548
Current        1300
current_total: 2147482548 | wait_time:          0
current_total_nxt (update): 2147481548
Current         300
current_total: 2147481548 | wait_time:          0
current_total_nxt (update): 2147480548
FAILED
       -700
Passed = 0, Failed = 1
current_total: 2147480548 | wait_time:          0
current_total_nxt (update): 2147479548
$finish called at time : 120500 ps
INFO: [USF-XSim-96] XSim completed. Design snapshot 'vending_machine_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 1605.395 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'vending_machine_tb'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/lab1/lab1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'vending_machine_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/lab1/lab1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj vending_machine_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/vending_machine/calculate_current_state.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module calculate_current_state
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/vending_machine/change_state.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module change_state
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/vending_machine/check_time_and_coin.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module check_time_and_coin
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/vending_machine/vending_machine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vending_machine
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/vending_machine/vending_machine_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vending_machine_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/lab1/lab1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot vending_machine_tb_behav xil_defaultlib.vending_machine_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot vending_machine_tb_behav xil_defaultlib.vending_machine_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/vending_machine/vending_machine.v" Line 9. Module vending_machine doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/vending_machine/check_time_and_coin.v" Line 3. Module check_time_and_coin doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/vending_machine/calculate_current_state.v" Line 4. Module calculate_current_state doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/vending_machine/change_state.v" Line 4. Module change_state doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/vending_machine/vending_machine.v" Line 9. Module vending_machine doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/vending_machine/check_time_and_coin.v" Line 3. Module check_time_and_coin doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/vending_machine/calculate_current_state.v" Line 4. Module calculate_current_state doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/vending_machine/change_state.v" Line 4. Module change_state doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.check_time_and_coin
Compiling module xil_defaultlib.calculate_current_state
Compiling module xil_defaultlib.change_state
Compiling module xil_defaultlib.vending_machine
Compiling module xil_defaultlib.vending_machine_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot vending_machine_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/lab1/lab1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "vending_machine_tb_behav -key {Behavioral:sim_1:Functional:vending_machine_tb} -tclbatch {vending_machine_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source vending_machine_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
current_total_nxt (constant):          x
current_total_nxt (constant):          x
current_total_nxt (constant):          0
current_total_nxt (constant):          0
current_total_nxt (constant):          0
update current_total
current_total_nxt (constant):          0
update current_total
current_total_nxt (constant):          0
update current_total
current_total_nxt (constant):          0
current_total_nxt (update):          0
current_total_nxt (update):        100
current_total_nxt (update):          0
current_total_nxt (update):          0
update current_total
current_total_nxt (update):          0
current_total_nxt (constant):          0
current_total_nxt (constant):          0
update current_total
current_total_nxt (constant):          0
current_total_nxt (update):          0
current_total_nxt (update):        100
current_total_nxt (update):          0
current_total_nxt (update):          0
update current_total
current_total_nxt (update):          0
current_total_nxt (constant):          0
current_total_nxt (constant):          0
update current_total
current_total_nxt (constant):          0
current_total_nxt (update):          0
current_total_nxt (update):        100
current_total_nxt (update):          0
current_total_nxt (update):          0
update current_total
current_total_nxt (update):          0
current_total_nxt (constant):          0
current_total_nxt (constant):          0
update current_total
current_total_nxt (constant):          0
current_total_nxt (update):          0
current_total_nxt (update):        100
current_total_nxt (update):          0
current_total_nxt (update):          0
update current_total
current_total_nxt (update):          0
current_total_nxt (constant):          0
current_total_nxt (constant):          0
update current_total
current_total_nxt (constant):          0
current_total_nxt (update):          0
current_total_nxt (update):        500
current_total_nxt (update):          0
current_total_nxt (update):          0
update current_total
current_total_nxt (update):          0
current_total_nxt (constant):          0
current_total_nxt (constant):          0
update current_total
current_total_nxt (constant):          0
current_total_nxt (update):          0
current_total_nxt (update):        500
current_total_nxt (update):          0
current_total_nxt (update):          0
update current_total
current_total_nxt (update):          0
current_total_nxt (constant):          0
current_total_nxt (constant):          0
update current_total
current_total_nxt (constant):          0
current_total_nxt (update):          0
current_total_nxt (update):       1000
current_total_nxt (update):          0
current_total_nxt (update):          0
update current_total
current_total_nxt (update):          0
TEST                    WaitReturnTest :
Current        2400
current_total_nxt (constant):          0
current_total_nxt (constant):          0
update current_total
current_total_nxt (constant):          0
update current_total
current_total_nxt (constant):          0
update current_total
current_total_nxt (constant):          0
update current_total
current_total_nxt (constant):          0
update current_total
current_total_nxt (constant):          0
update current_total
current_total_nxt (constant):          0
update current_total
current_total_nxt (constant):          0
update current_total
current_total_nxt (constant):          0
update current_total
current_total_nxt (constant):          0
update current_total
current_total_nxt (constant):          0
update current_total
current_total_nxt (constant):          0
update current_total
current_total_nxt (constant):          0
update current_total
current_total_nxt (constant):          0
update current_total
current_total_nxt (constant):          0
update current_total
current_total_nxt (constant):          0
update current_total
current_total_nxt (constant):          0
update current_total
current_total_nxt (constant):          0
update current_total
current_total_nxt (constant):          0
update current_total
current_total_nxt (constant):          0
update current_total
current_total_nxt (constant):          0
update current_total
current_total_nxt (constant):          0
update current_total
current_total_nxt (constant):          0
update current_total
current_total_nxt (constant):          0
update current_total
current_total_nxt (constant):          0
update current_total
current_total_nxt (constant):          0
update current_total
current_total_nxt (constant):          0
update current_total
current_total_nxt (constant):          0
update current_total
current_total_nxt (constant):          0
update current_total
current_total_nxt (constant):          0
update current_total
current_total_nxt (constant):          0
update current_total
current_total_nxt (constant):          0
update current_total
current_total_nxt (constant):          0
update current_total
current_total_nxt (constant):          0
update current_total
current_total_nxt (constant):          0
update current_total
current_total_nxt (constant):          0
update current_total
current_total_nxt (constant):          0
update current_total
current_total_nxt (constant):          0
update current_total
current_total_nxt (constant):          0
update current_total
current_total_nxt (constant):          0
update current_total
current_total_nxt (constant):          0
update current_total
current_total_nxt (constant):          0
update current_total
current_total_nxt (constant):          0
update current_total
current_total_nxt (constant):          0
update current_total
current_total_nxt (constant):          0
update current_total
current_total_nxt (constant):          0
update current_total
current_total_nxt (constant):          0
update current_total
current_total_nxt (constant):          0
update current_total
current_total_nxt (constant):          0
update current_total
current_total_nxt (constant):          0
update current_total
current_total_nxt (constant):          0
update current_total
current_total_nxt (constant):          0
update current_total
current_total_nxt (constant):          0
update current_total
current_total_nxt (constant):          0
update current_total
current_total_nxt (constant):          0
update current_total
current_total_nxt (constant):          0
update current_total
current_total_nxt (constant):          0
update current_total
current_total_nxt (constant):          0
update current_total
current_total_nxt (constant):          0
update current_total
current_total_nxt (constant):          0
update current_total
current_total_nxt (constant):          0
update current_total
current_total_nxt (constant):          0
update current_total
current_total_nxt (constant):          0
update current_total
current_total_nxt (constant):          0
update current_total
current_total_nxt (constant):          0
update current_total
current_total_nxt (constant):          0
update current_total
current_total_nxt (constant):          0
update current_total
current_total_nxt (constant):          0
update current_total
current_total_nxt (constant):          0
update current_total
current_total_nxt (constant):          0
update current_total
current_total_nxt (constant):          0
update current_total
current_total_nxt (constant):          0
update current_total
current_total_nxt (constant):          0
update current_total
current_total_nxt (constant):          0
update current_total
current_total_nxt (constant):          0
update current_total
current_total_nxt (constant):          0
update current_total
current_total_nxt (constant):          0
update current_total
current_total_nxt (constant):          0
update current_total
current_total_nxt (constant):          0
update current_total
current_total_nxt (constant):          0
update current_total
current_total_nxt (constant):          0
update current_total
current_total_nxt (constant):          0
update current_total
current_total_nxt (constant):          0
update current_total
current_total_nxt (constant):          0
update current_total
current_total_nxt (constant):          0
update current_total
current_total_nxt (constant):          0
update current_total
current_total_nxt (constant):          0
update current_total
current_total_nxt (constant):          0
update current_total
current_total_nxt (constant):          0
update current_total
current_total_nxt (constant):          0
update current_total
current_total_nxt (constant):          0
update current_total
current_total_nxt (constant):          0
update current_total
current_total_nxt (constant):          0
update current_total
current_total_nxt (constant):          0
update current_total
current_total_nxt (constant):          0
update current_total
current_total_nxt (constant):          0
update current_total
current_total_nxt (constant):          0
update current_total
current_total_nxt (constant):          0
update current_total
current_total_nxt (constant):          0
update current_total
current_total:          0 | wait_time:          0
current_total_nxt (update): 2147483548
Current        2300
update current_total
current_total: 2147483548 | wait_time:          0
current_total_nxt (update): 2147482548
current_total_nxt (update): 2147482548
Current        1300
update current_total
current_total: 2147482548 | wait_time:          0
current_total_nxt (update): 2147481548
Current         300
update current_total
current_total: 2147481548 | wait_time:          0
current_total_nxt (update): 2147480548
FAILED
       -700
Passed = 0, Failed = 1
update current_total
current_total: 2147480548 | wait_time:          0
current_total_nxt (update): 2147479548
$finish called at time : 120500 ps
INFO: [USF-XSim-96] XSim completed. Design snapshot 'vending_machine_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1605.395 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'vending_machine_tb'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/lab1/lab1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'vending_machine_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/lab1/lab1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj vending_machine_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/vending_machine/calculate_current_state.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module calculate_current_state
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/vending_machine/change_state.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module change_state
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/vending_machine/check_time_and_coin.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module check_time_and_coin
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/vending_machine/vending_machine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vending_machine
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/vending_machine/vending_machine_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vending_machine_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/lab1/lab1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot vending_machine_tb_behav xil_defaultlib.vending_machine_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot vending_machine_tb_behav xil_defaultlib.vending_machine_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/vending_machine/vending_machine.v" Line 9. Module vending_machine doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/vending_machine/check_time_and_coin.v" Line 3. Module check_time_and_coin doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/vending_machine/calculate_current_state.v" Line 4. Module calculate_current_state doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/vending_machine/change_state.v" Line 4. Module change_state doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/vending_machine/vending_machine.v" Line 9. Module vending_machine doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/vending_machine/check_time_and_coin.v" Line 3. Module check_time_and_coin doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/vending_machine/calculate_current_state.v" Line 4. Module calculate_current_state doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/vending_machine/change_state.v" Line 4. Module change_state doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.check_time_and_coin
Compiling module xil_defaultlib.calculate_current_state
Compiling module xil_defaultlib.change_state
Compiling module xil_defaultlib.vending_machine
Compiling module xil_defaultlib.vending_machine_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot vending_machine_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/lab1/lab1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "vending_machine_tb_behav -key {Behavioral:sim_1:Functional:vending_machine_tb} -tclbatch {vending_machine_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source vending_machine_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
current_total_nxt (constant):          x
current_total_nxt (constant):          x
current_total_nxt (constant):          0
current_total_nxt (constant):          0
current_total_nxt (constant):          0
update current_total
current_total_nxt (constant):          0
update current_total
current_total_nxt (constant):          0
update current_total
current_total_nxt (constant):          0
current_total_nxt (update):          0
current_total_nxt (update):        100
current_total_nxt (update):          0
current_total_nxt (update):          0
update current_total
current_total_nxt (update):          0
current_total_nxt (constant):          0
current_total_nxt (constant):          0
update current_total
current_total_nxt (constant):          0
current_total_nxt (update):          0
current_total_nxt (update):        100
current_total_nxt (update):          0
current_total_nxt (update):          0
update current_total
current_total_nxt (update):          0
current_total_nxt (constant):          0
current_total_nxt (constant):          0
update current_total
current_total_nxt (constant):          0
current_total_nxt (update):          0
current_total_nxt (update):        100
current_total_nxt (update):          0
current_total_nxt (update):          0
update current_total
current_total_nxt (update):          0
current_total_nxt (constant):          0
current_total_nxt (constant):          0
update current_total
current_total_nxt (constant):          0
current_total_nxt (update):          0
current_total_nxt (update):        100
current_total_nxt (update):          0
current_total_nxt (update):          0
update current_total
current_total_nxt (update):          0
current_total_nxt (constant):          0
current_total_nxt (constant):          0
update current_total
current_total_nxt (constant):          0
current_total_nxt (update):          0
current_total_nxt (update):        500
current_total_nxt (update):          0
current_total_nxt (update):          0
update current_total
current_total_nxt (update):          0
current_total_nxt (constant):          0
current_total_nxt (constant):          0
update current_total
current_total_nxt (constant):          0
current_total_nxt (update):          0
current_total_nxt (update):        500
current_total_nxt (update):          0
current_total_nxt (update):          0
update current_total
current_total_nxt (update):          0
current_total_nxt (constant):          0
current_total_nxt (constant):          0
update current_total
current_total_nxt (constant):          0
current_total_nxt (update):          0
current_total_nxt (update):       1000
current_total_nxt (update):          0
current_total_nxt (update):          0
update current_total
current_total_nxt (update):          0
TEST                    WaitReturnTest :
Current        2400
current_total_nxt (constant):          0
current_total_nxt (constant):          0
update current_total
current_total_nxt (constant):          0
update current_total
current_total_nxt (constant):          0
update current_total
current_total_nxt (constant):          0
update current_total
current_total_nxt (constant):          0
update current_total
current_total_nxt (constant):          0
update current_total
current_total_nxt (constant):          0
update current_total
current_total_nxt (constant):          0
update current_total
current_total_nxt (constant):          0
update current_total
current_total_nxt (constant):          0
update current_total
current_total_nxt (constant):          0
update current_total
current_total_nxt (constant):          0
update current_total
current_total_nxt (constant):          0
update current_total
current_total_nxt (constant):          0
update current_total
current_total_nxt (constant):          0
update current_total
current_total_nxt (constant):          0
update current_total
current_total_nxt (constant):          0
update current_total
current_total_nxt (constant):          0
update current_total
current_total_nxt (constant):          0
update current_total
current_total_nxt (constant):          0
update current_total
current_total_nxt (constant):          0
update current_total
current_total_nxt (constant):          0
update current_total
current_total_nxt (constant):          0
update current_total
current_total_nxt (constant):          0
update current_total
current_total_nxt (constant):          0
update current_total
current_total_nxt (constant):          0
update current_total
current_total_nxt (constant):          0
update current_total
current_total_nxt (constant):          0
update current_total
current_total_nxt (constant):          0
update current_total
current_total_nxt (constant):          0
update current_total
current_total_nxt (constant):          0
update current_total
current_total_nxt (constant):          0
update current_total
current_total_nxt (constant):          0
update current_total
current_total_nxt (constant):          0
update current_total
current_total_nxt (constant):          0
update current_total
current_total_nxt (constant):          0
update current_total
current_total_nxt (constant):          0
update current_total
current_total_nxt (constant):          0
update current_total
current_total_nxt (constant):          0
update current_total
current_total_nxt (constant):          0
update current_total
current_total_nxt (constant):          0
update current_total
current_total_nxt (constant):          0
update current_total
current_total_nxt (constant):          0
update current_total
current_total_nxt (constant):          0
update current_total
current_total_nxt (constant):          0
update current_total
current_total_nxt (constant):          0
update current_total
current_total_nxt (constant):          0
update current_total
current_total_nxt (constant):          0
update current_total
current_total_nxt (constant):          0
update current_total
current_total_nxt (constant):          0
update current_total
current_total_nxt (constant):          0
update current_total
current_total_nxt (constant):          0
update current_total
current_total_nxt (constant):          0
update current_total
current_total_nxt (constant):          0
update current_total
current_total_nxt (constant):          0
update current_total
current_total_nxt (constant):          0
update current_total
current_total_nxt (constant):          0
update current_total
current_total_nxt (constant):          0
update current_total
current_total_nxt (constant):          0
update current_total
current_total_nxt (constant):          0
update current_total
current_total_nxt (constant):          0
update current_total
current_total_nxt (constant):          0
update current_total
current_total_nxt (constant):          0
update current_total
current_total_nxt (constant):          0
update current_total
current_total_nxt (constant):          0
update current_total
current_total_nxt (constant):          0
update current_total
current_total_nxt (constant):          0
update current_total
current_total_nxt (constant):          0
update current_total
current_total_nxt (constant):          0
update current_total
current_total_nxt (constant):          0
update current_total
current_total_nxt (constant):          0
update current_total
current_total_nxt (constant):          0
update current_total
current_total_nxt (constant):          0
update current_total
current_total_nxt (constant):          0
update current_total
current_total_nxt (constant):          0
update current_total
current_total_nxt (constant):          0
update current_total
current_total_nxt (constant):          0
update current_total
current_total_nxt (constant):          0
update current_total
current_total_nxt (constant):          0
update current_total
current_total_nxt (constant):          0
update current_total
current_total_nxt (constant):          0
update current_total
current_total_nxt (constant):          0
update current_total
current_total_nxt (constant):          0
update current_total
current_total_nxt (constant):          0
update current_total
current_total_nxt (constant):          0
update current_total
current_total_nxt (constant):          0
update current_total
current_total_nxt (constant):          0
update current_total
current_total_nxt (constant):          0
update current_total
current_total_nxt (constant):          0
update current_total
current_total_nxt (constant):          0
update current_total
current_total_nxt (constant):          0
update current_total
current_total_nxt (constant):          0
update current_total
current_total_nxt (constant):          0
update current_total
current_total_nxt (constant):          0
update current_total
current_total_nxt (constant):          0
update current_total
current_total_nxt (constant):          0
update current_total
current_total_nxt (constant):          0
update current_total
current_total_nxt (constant):          0
update current_total
current_total_nxt (constant):          0
update current_total
current_total:          0 | wait_time:          0
current_total_nxt (update): 2147483548
Current        2300
update current_total
current_total: 2147483548 | wait_time:          0
current_total_nxt (update): 2147482548
current_total_nxt (update): 2147482548
Current        1300
update current_total
current_total: 2147482548 | wait_time:          0
current_total_nxt (update): 2147481548
Current         300
update current_total
current_total: 2147481548 | wait_time:          0
current_total_nxt (update): 2147480548
FAILED
       -700
Passed = 0, Failed = 1
update current_total
current_total: 2147480548 | wait_time:          0
current_total_nxt (update): 2147479548
$finish called at time : 120500 ps
INFO: [USF-XSim-96] XSim completed. Design snapshot 'vending_machine_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1605.395 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'vending_machine_tb'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/lab1/lab1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'vending_machine_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/lab1/lab1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj vending_machine_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/vending_machine/calculate_current_state.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module calculate_current_state
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/vending_machine/change_state.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module change_state
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/vending_machine/check_time_and_coin.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module check_time_and_coin
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/vending_machine/vending_machine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vending_machine
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/vending_machine/vending_machine_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vending_machine_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/lab1/lab1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot vending_machine_tb_behav xil_defaultlib.vending_machine_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot vending_machine_tb_behav xil_defaultlib.vending_machine_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/vending_machine/vending_machine.v" Line 9. Module vending_machine doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/vending_machine/check_time_and_coin.v" Line 3. Module check_time_and_coin doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/vending_machine/calculate_current_state.v" Line 4. Module calculate_current_state doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/vending_machine/change_state.v" Line 4. Module change_state doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/vending_machine/vending_machine.v" Line 9. Module vending_machine doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/vending_machine/check_time_and_coin.v" Line 3. Module check_time_and_coin doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/vending_machine/calculate_current_state.v" Line 4. Module calculate_current_state doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/vending_machine/change_state.v" Line 4. Module change_state doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.check_time_and_coin
Compiling module xil_defaultlib.calculate_current_state
Compiling module xil_defaultlib.change_state
Compiling module xil_defaultlib.vending_machine
Compiling module xil_defaultlib.vending_machine_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot vending_machine_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/lab1/lab1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "vending_machine_tb_behav -key {Behavioral:sim_1:Functional:vending_machine_tb} -tclbatch {vending_machine_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source vending_machine_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
current_total_nxt (constant):          x
current_total_nxt (constant):          x
current_total_nxt (constant):          0
current_total_nxt (constant):          0
update current_total
current_total_nxt (constant):          0
update current_total
current_total_nxt (constant):          0
update current_total
current_total_nxt (constant):          0
current_total_nxt (update):          0
current_total_nxt (update):        100
current_total_nxt (update):        100
update current_total
current_total_nxt (update):        200
current_total_nxt (constant):        100
current_total_nxt (constant):        100
update current_total
current_total_nxt (constant):        100
current_total_nxt (update):        100
current_total_nxt (update):        200
current_total_nxt (update):        200
update current_total
current_total_nxt (update):        300
current_total_nxt (constant):        200
current_total_nxt (constant):        200
update current_total
current_total_nxt (constant):        200
current_total_nxt (update):        200
current_total_nxt (update):        300
current_total_nxt (update):        300
update current_total
current_total_nxt (update):        400
current_total_nxt (constant):        300
current_total_nxt (constant):        300
update current_total
current_total_nxt (constant):        300
current_total_nxt (update):        300
current_total_nxt (update):        400
current_total_nxt (update):        400
update current_total
current_total_nxt (update):        500
current_total_nxt (constant):        400
current_total_nxt (constant):        400
update current_total
current_total_nxt (constant):        400
current_total_nxt (update):        400
current_total_nxt (update):        900
current_total_nxt (update):        900
update current_total
current_total_nxt (update):       1400
current_total_nxt (constant):        900
current_total_nxt (constant):        900
update current_total
current_total_nxt (constant):        900
current_total_nxt (update):        900
current_total_nxt (update):       1400
current_total_nxt (update):       1400
update current_total
current_total_nxt (update):       1900
current_total_nxt (constant):       1400
current_total_nxt (constant):       1400
update current_total
current_total_nxt (constant):       1400
current_total_nxt (update):       1400
current_total_nxt (update):       2400
current_total_nxt (update):       2400
update current_total
current_total_nxt (update):       3400
TEST                    WaitReturnTest :
Current        2400
current_total_nxt (constant):       2400
current_total_nxt (constant):       2400
update current_total
current_total_nxt (constant):       2400
update current_total
current_total_nxt (constant):       2400
update current_total
current_total_nxt (constant):       2400
update current_total
current_total_nxt (constant):       2400
update current_total
current_total_nxt (constant):       2400
update current_total
current_total_nxt (constant):       2400
update current_total
current_total_nxt (constant):       2400
update current_total
current_total_nxt (constant):       2400
update current_total
current_total_nxt (constant):       2400
update current_total
current_total_nxt (constant):       2400
update current_total
current_total_nxt (constant):       2400
update current_total
current_total_nxt (constant):       2400
update current_total
current_total_nxt (constant):       2400
update current_total
current_total_nxt (constant):       2400
update current_total
current_total_nxt (constant):       2400
update current_total
current_total_nxt (constant):       2400
update current_total
current_total_nxt (constant):       2400
update current_total
current_total_nxt (constant):       2400
update current_total
current_total_nxt (constant):       2400
update current_total
current_total_nxt (constant):       2400
update current_total
current_total_nxt (constant):       2400
update current_total
current_total_nxt (constant):       2400
update current_total
current_total_nxt (constant):       2400
update current_total
current_total_nxt (constant):       2400
update current_total
current_total_nxt (constant):       2400
update current_total
current_total_nxt (constant):       2400
update current_total
current_total_nxt (constant):       2400
update current_total
current_total_nxt (constant):       2400
update current_total
current_total_nxt (constant):       2400
update current_total
current_total_nxt (constant):       2400
update current_total
current_total_nxt (constant):       2400
update current_total
current_total_nxt (constant):       2400
update current_total
current_total_nxt (constant):       2400
update current_total
current_total_nxt (constant):       2400
update current_total
current_total_nxt (constant):       2400
update current_total
current_total_nxt (constant):       2400
update current_total
current_total_nxt (constant):       2400
update current_total
current_total_nxt (constant):       2400
update current_total
current_total_nxt (constant):       2400
update current_total
current_total_nxt (constant):       2400
update current_total
current_total_nxt (constant):       2400
update current_total
current_total_nxt (constant):       2400
update current_total
current_total_nxt (constant):       2400
update current_total
current_total_nxt (constant):       2400
update current_total
current_total_nxt (constant):       2400
update current_total
current_total_nxt (constant):       2400
update current_total
current_total_nxt (constant):       2400
update current_total
current_total_nxt (constant):       2400
update current_total
current_total_nxt (constant):       2400
update current_total
current_total_nxt (constant):       2400
update current_total
current_total_nxt (constant):       2400
update current_total
current_total_nxt (constant):       2400
update current_total
current_total_nxt (constant):       2400
update current_total
current_total_nxt (constant):       2400
update current_total
current_total_nxt (constant):       2400
update current_total
current_total_nxt (constant):       2400
update current_total
current_total_nxt (constant):       2400
update current_total
current_total_nxt (constant):       2400
update current_total
current_total_nxt (constant):       2400
update current_total
current_total_nxt (constant):       2400
update current_total
current_total_nxt (constant):       2400
update current_total
current_total_nxt (constant):       2400
update current_total
current_total_nxt (constant):       2400
update current_total
current_total_nxt (constant):       2400
update current_total
current_total_nxt (constant):       2400
update current_total
current_total_nxt (constant):       2400
update current_total
current_total_nxt (constant):       2400
update current_total
current_total_nxt (constant):       2400
update current_total
current_total_nxt (constant):       2400
update current_total
current_total_nxt (constant):       2400
update current_total
current_total_nxt (constant):       2400
update current_total
current_total_nxt (constant):       2400
update current_total
current_total_nxt (constant):       2400
update current_total
current_total_nxt (constant):       2400
update current_total
current_total_nxt (constant):       2400
update current_total
current_total_nxt (constant):       2400
update current_total
current_total_nxt (constant):       2400
update current_total
current_total_nxt (constant):       2400
update current_total
current_total_nxt (constant):       2400
update current_total
current_total_nxt (constant):       2400
update current_total
current_total_nxt (constant):       2400
update current_total
current_total_nxt (constant):       2400
update current_total
current_total_nxt (constant):       2400
update current_total
current_total_nxt (constant):       2400
update current_total
current_total_nxt (constant):       2400
update current_total
current_total_nxt (constant):       2400
update current_total
current_total_nxt (constant):       2400
update current_total
current_total_nxt (constant):       2400
update current_total
current_total_nxt (constant):       2400
update current_total
current_total_nxt (constant):       2400
update current_total
current_total_nxt (constant):       2400
update current_total
current_total_nxt (constant):       2400
update current_total
current_total_nxt (constant):       2400
update current_total
current_total_nxt (constant):       2400
update current_total
current_total_nxt (constant):       2400
update current_total
current_total_nxt (constant):       2400
update current_total
current_total_nxt (constant):       2400
update current_total
current_total_nxt (constant):       2400
update current_total
current_total:       2400 | wait_time:          0
current_total_nxt (update):       1400
Current        1400
update current_total
current_total:       1400 | wait_time:          0
current_total_nxt (update):        400
Current         400
update current_total
current_total:        400 | wait_time:          0
current_total_nxt (update):        300
current_total_nxt (update):        300
Current         300
update current_total
current_total:        300 | wait_time:          0
current_total_nxt (update):        200
Current         200
update current_total
current_total:        200 | wait_time:          0
current_total_nxt (update):        100
Current         100
update current_total
current_total:        100 | wait_time:          0
current_total_nxt (update):          0
PASSED
Passed = 1, Failed = 0
update current_total
current_total:          0 | wait_time:          0
current_total_nxt (update): 2147483548
$finish called at time : 122500 ps
INFO: [USF-XSim-96] XSim completed. Design snapshot 'vending_machine_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 1605.395 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'vending_machine_tb'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/lab1/lab1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'vending_machine_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/lab1/lab1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj vending_machine_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/vending_machine/calculate_current_state.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module calculate_current_state
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/vending_machine/change_state.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module change_state
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/vending_machine/check_time_and_coin.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module check_time_and_coin
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/vending_machine/vending_machine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vending_machine
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/vending_machine/vending_machine_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vending_machine_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/lab1/lab1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot vending_machine_tb_behav xil_defaultlib.vending_machine_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot vending_machine_tb_behav xil_defaultlib.vending_machine_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/vending_machine/vending_machine.v" Line 9. Module vending_machine doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/vending_machine/check_time_and_coin.v" Line 3. Module check_time_and_coin doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/vending_machine/calculate_current_state.v" Line 4. Module calculate_current_state doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/vending_machine/change_state.v" Line 4. Module change_state doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/vending_machine/vending_machine.v" Line 9. Module vending_machine doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/vending_machine/check_time_and_coin.v" Line 3. Module check_time_and_coin doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/vending_machine/calculate_current_state.v" Line 4. Module calculate_current_state doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/vending_machine/change_state.v" Line 4. Module change_state doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.check_time_and_coin
Compiling module xil_defaultlib.calculate_current_state
Compiling module xil_defaultlib.change_state
Compiling module xil_defaultlib.vending_machine
Compiling module xil_defaultlib.vending_machine_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot vending_machine_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/lab1/lab1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "vending_machine_tb_behav -key {Behavioral:sim_1:Functional:vending_machine_tb} -tclbatch {vending_machine_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source vending_machine_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
TEST                    WaitReturnTest :
Current        2400
current_total:       2400 | wait_time:          0
Current        1400
current_total:       1400 | wait_time:          0
Current         400
current_total:        400 | wait_time:          0
Current         300
current_total:        300 | wait_time:          0
Current         200
current_total:        200 | wait_time:          0
Current         100
current_total:        100 | wait_time:          0
PASSED
Passed = 1, Failed = 0
current_total:          0 | wait_time:          0
$finish called at time : 122500 ps
INFO: [USF-XSim-96] XSim completed. Design snapshot 'vending_machine_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1605.395 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'vending_machine_tb'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/lab1/lab1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'vending_machine_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/lab1/lab1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj vending_machine_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/vending_machine/calculate_current_state.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module calculate_current_state
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/vending_machine/change_state.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module change_state
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/vending_machine/check_time_and_coin.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module check_time_and_coin
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/vending_machine/vending_machine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vending_machine
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/vending_machine/vending_machine_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vending_machine_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/lab1/lab1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot vending_machine_tb_behav xil_defaultlib.vending_machine_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot vending_machine_tb_behav xil_defaultlib.vending_machine_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/vending_machine/vending_machine.v" Line 9. Module vending_machine doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/vending_machine/check_time_and_coin.v" Line 3. Module check_time_and_coin doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/vending_machine/calculate_current_state.v" Line 4. Module calculate_current_state doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/vending_machine/change_state.v" Line 4. Module change_state doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/vending_machine/vending_machine.v" Line 9. Module vending_machine doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/vending_machine/check_time_and_coin.v" Line 3. Module check_time_and_coin doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/vending_machine/calculate_current_state.v" Line 4. Module calculate_current_state doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/vending_machine/change_state.v" Line 4. Module change_state doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.check_time_and_coin
Compiling module xil_defaultlib.calculate_current_state
Compiling module xil_defaultlib.change_state
Compiling module xil_defaultlib.vending_machine
Compiling module xil_defaultlib.vending_machine_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot vending_machine_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/lab1/lab1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "vending_machine_tb_behav -key {Behavioral:sim_1:Functional:vending_machine_tb} -tclbatch {vending_machine_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source vending_machine_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
TEST                 TriggerReturnTest :
Current        4800
current_total:       4800 | wait_time:         98
current_total:       4800 | wait_time:         97
Current        3800
current_total:       4800 | wait_time:         96
Current        2800
current_total:       4800 | wait_time:         95
Current        1800
current_total:       4800 | wait_time:         94
Current         800
current_total:       4800 | wait_time:         93
FAILED
       -200
Passed = 0, Failed = 1
current_total:       4800 | wait_time:         92
$finish called at time : 28500 ps
INFO: [USF-XSim-96] XSim completed. Design snapshot 'vending_machine_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 1605.395 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'vending_machine_tb'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/lab1/lab1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'vending_machine_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/lab1/lab1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj vending_machine_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/vending_machine/calculate_current_state.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module calculate_current_state
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/vending_machine/change_state.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module change_state
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/vending_machine/check_time_and_coin.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module check_time_and_coin
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/vending_machine/vending_machine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vending_machine
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/vending_machine/vending_machine_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vending_machine_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/lab1/lab1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot vending_machine_tb_behav xil_defaultlib.vending_machine_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot vending_machine_tb_behav xil_defaultlib.vending_machine_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/vending_machine/vending_machine.v" Line 9. Module vending_machine doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/vending_machine/check_time_and_coin.v" Line 3. Module check_time_and_coin doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/vending_machine/calculate_current_state.v" Line 4. Module calculate_current_state doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/vending_machine/change_state.v" Line 4. Module change_state doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/vending_machine/vending_machine.v" Line 9. Module vending_machine doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/vending_machine/check_time_and_coin.v" Line 3. Module check_time_and_coin doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/vending_machine/calculate_current_state.v" Line 4. Module calculate_current_state doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/vending_machine/change_state.v" Line 4. Module change_state doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.check_time_and_coin
Compiling module xil_defaultlib.calculate_current_state
Compiling module xil_defaultlib.change_state
Compiling module xil_defaultlib.vending_machine
Compiling module xil_defaultlib.vending_machine_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot vending_machine_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/lab1/lab1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "vending_machine_tb_behav -key {Behavioral:sim_1:Functional:vending_machine_tb} -tclbatch {vending_machine_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source vending_machine_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
TEST                 TriggerReturnTest :
Current        4800
current_total:       4800 | wait_time:         98
current_total:       4800 | wait_time:         97
Current        3800
current_total:       4800 | wait_time:         96
Current        2800
current_total:       4800 | wait_time:         95
Current        1800
current_total:       4800 | wait_time:         94
Current         800
current_total:       4800 | wait_time:         93
FAILED
       -200
Passed = 0, Failed = 1
current_total:       4800 | wait_time:         92
$finish called at time : 28500 ps
INFO: [USF-XSim-96] XSim completed. Design snapshot 'vending_machine_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 1605.395 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'vending_machine_tb'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/lab1/lab1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'vending_machine_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/lab1/lab1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj vending_machine_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/vending_machine/calculate_current_state.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module calculate_current_state
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/vending_machine/change_state.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module change_state
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/vending_machine/check_time_and_coin.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module check_time_and_coin
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/vending_machine/vending_machine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vending_machine
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/vending_machine/vending_machine_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vending_machine_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/lab1/lab1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot vending_machine_tb_behav xil_defaultlib.vending_machine_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot vending_machine_tb_behav xil_defaultlib.vending_machine_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/vending_machine/vending_machine.v" Line 9. Module vending_machine doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/vending_machine/check_time_and_coin.v" Line 3. Module check_time_and_coin doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/vending_machine/calculate_current_state.v" Line 4. Module calculate_current_state doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/vending_machine/change_state.v" Line 4. Module change_state doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/vending_machine/vending_machine.v" Line 9. Module vending_machine doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/vending_machine/check_time_and_coin.v" Line 3. Module check_time_and_coin doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/vending_machine/calculate_current_state.v" Line 4. Module calculate_current_state doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/vending_machine/change_state.v" Line 4. Module change_state doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.check_time_and_coin
Compiling module xil_defaultlib.calculate_current_state
Compiling module xil_defaultlib.change_state
Compiling module xil_defaultlib.vending_machine
Compiling module xil_defaultlib.vending_machine_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot vending_machine_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/lab1/lab1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "vending_machine_tb_behav -key {Behavioral:sim_1:Functional:vending_machine_tb} -tclbatch {vending_machine_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source vending_machine_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
TEST                 TriggerReturnTest :
Current        4800
current_total:       4800 | wait_time:         98
current_total:       4800 | wait_time:         97
Current        3800
current_total:       4800 | wait_time:         96
Current        2800
current_total:       4800 | wait_time:         95
Current        1800
current_total:       4800 | wait_time:         94
Current         800
current_total:       4800 | wait_time:         93
FAILED
       -200
Passed = 0, Failed = 1
current_total:       4800 | wait_time:         92
$finish called at time : 28500 ps
INFO: [USF-XSim-96] XSim completed. Design snapshot 'vending_machine_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 2004.602 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'vending_machine_tb'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/lab1/lab1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'vending_machine_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/lab1/lab1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj vending_machine_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/vending_machine/calculate_current_state.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module calculate_current_state
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/vending_machine/change_state.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module change_state
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/vending_machine/check_time_and_coin.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module check_time_and_coin
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/vending_machine/vending_machine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vending_machine
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/vending_machine/vending_machine_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vending_machine_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/lab1/lab1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot vending_machine_tb_behav xil_defaultlib.vending_machine_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot vending_machine_tb_behav xil_defaultlib.vending_machine_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/vending_machine/vending_machine.v" Line 9. Module vending_machine doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/vending_machine/check_time_and_coin.v" Line 3. Module check_time_and_coin doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/vending_machine/calculate_current_state.v" Line 4. Module calculate_current_state doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/vending_machine/change_state.v" Line 4. Module change_state doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/vending_machine/vending_machine.v" Line 9. Module vending_machine doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/vending_machine/check_time_and_coin.v" Line 3. Module check_time_and_coin doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/vending_machine/calculate_current_state.v" Line 4. Module calculate_current_state doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/vending_machine/change_state.v" Line 4. Module change_state doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.check_time_and_coin
Compiling module xil_defaultlib.calculate_current_state
Compiling module xil_defaultlib.change_state
Compiling module xil_defaultlib.vending_machine
Compiling module xil_defaultlib.vending_machine_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot vending_machine_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/lab1/lab1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "vending_machine_tb_behav -key {Behavioral:sim_1:Functional:vending_machine_tb} -tclbatch {vending_machine_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source vending_machine_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
TEST                 TriggerReturnTest :
Current        4800
current_total:       4800 | wait_time:         98
current_total:       4800 | wait_time:         97
Current        3800
current_total:       4800 | wait_time:         96
Current        2800
current_total:       4800 | wait_time:         95
Current        1800
current_total:       4800 | wait_time:         94
Current         800
current_total:       4800 | wait_time:         93
FAILED
       -200
Passed = 0, Failed = 1
current_total:       4800 | wait_time:         92
$finish called at time : 28500 ps
INFO: [USF-XSim-96] XSim completed. Design snapshot 'vending_machine_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 2004.602 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'vending_machine_tb'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/lab1/lab1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'vending_machine_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/lab1/lab1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj vending_machine_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/vending_machine/calculate_current_state.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module calculate_current_state
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/vending_machine/change_state.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module change_state
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/vending_machine/check_time_and_coin.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module check_time_and_coin
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/vending_machine/vending_machine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vending_machine
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/vending_machine/vending_machine_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vending_machine_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/lab1/lab1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot vending_machine_tb_behav xil_defaultlib.vending_machine_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot vending_machine_tb_behav xil_defaultlib.vending_machine_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/vending_machine/vending_machine.v" Line 9. Module vending_machine doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/vending_machine/check_time_and_coin.v" Line 3. Module check_time_and_coin doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/vending_machine/calculate_current_state.v" Line 4. Module calculate_current_state doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/vending_machine/change_state.v" Line 4. Module change_state doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/vending_machine/vending_machine.v" Line 9. Module vending_machine doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/vending_machine/check_time_and_coin.v" Line 3. Module check_time_and_coin doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/vending_machine/calculate_current_state.v" Line 4. Module calculate_current_state doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/vending_machine/change_state.v" Line 4. Module change_state doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.check_time_and_coin
Compiling module xil_defaultlib.calculate_current_state
Compiling module xil_defaultlib.change_state
Compiling module xil_defaultlib.vending_machine
Compiling module xil_defaultlib.vending_machine_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot vending_machine_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/lab1/lab1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "vending_machine_tb_behav -key {Behavioral:sim_1:Functional:vending_machine_tb} -tclbatch {vending_machine_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source vending_machine_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
TEST                 TriggerReturnTest :
Current        4800
current_total:       4800 | wait_time:         98
current_total:       4800 | wait_time:         97
Current        3800
current_total:       4800 | wait_time:         96
Current        2800
current_total:       4800 | wait_time:         95
Current        1800
current_total:       4800 | wait_time:         94
Current         800
current_total:       4800 | wait_time:         93
FAILED
       -200
Passed = 0, Failed = 1
current_total:       4800 | wait_time:         92
$finish called at time : 28500 ps
INFO: [USF-XSim-96] XSim completed. Design snapshot 'vending_machine_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 2004.602 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'vending_machine_tb'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/lab1/lab1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'vending_machine_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/lab1/lab1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj vending_machine_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/vending_machine/calculate_current_state.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module calculate_current_state
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/vending_machine/change_state.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module change_state
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/vending_machine/check_time_and_coin.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module check_time_and_coin
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/vending_machine/vending_machine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vending_machine
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/vending_machine/vending_machine_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vending_machine_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/lab1/lab1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot vending_machine_tb_behav xil_defaultlib.vending_machine_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot vending_machine_tb_behav xil_defaultlib.vending_machine_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/vending_machine/vending_machine.v" Line 9. Module vending_machine doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/vending_machine/check_time_and_coin.v" Line 3. Module check_time_and_coin doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/vending_machine/calculate_current_state.v" Line 4. Module calculate_current_state doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/vending_machine/change_state.v" Line 4. Module change_state doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/vending_machine/vending_machine.v" Line 9. Module vending_machine doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/vending_machine/check_time_and_coin.v" Line 3. Module check_time_and_coin doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/vending_machine/calculate_current_state.v" Line 4. Module calculate_current_state doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/vending_machine/change_state.v" Line 4. Module change_state doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.check_time_and_coin
Compiling module xil_defaultlib.calculate_current_state
Compiling module xil_defaultlib.change_state
Compiling module xil_defaultlib.vending_machine
Compiling module xil_defaultlib.vending_machine_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot vending_machine_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/lab1/lab1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "vending_machine_tb_behav -key {Behavioral:sim_1:Functional:vending_machine_tb} -tclbatch {vending_machine_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source vending_machine_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
TEST                 TriggerReturnTest :
Current        4800
i_trigger_return: 1
current_total:       4800 | wait_time:         98
i_trigger_return: 1
current_total:       4800 | wait_time:         97
Current        3800
i_trigger_return: 1
current_total:       4800 | wait_time:         96
Current        2800
i_trigger_return: 1
current_total:       4800 | wait_time:         95
Current        1800
i_trigger_return: 1
current_total:       4800 | wait_time:         94
Current         800
i_trigger_return: 1
current_total:       4800 | wait_time:         93
FAILED
       -200
Passed = 0, Failed = 1
i_trigger_return: 1
current_total:       4800 | wait_time:         92
$finish called at time : 28500 ps
INFO: [USF-XSim-96] XSim completed. Design snapshot 'vending_machine_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 2004.602 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'vending_machine_tb'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/lab1/lab1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'vending_machine_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/lab1/lab1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj vending_machine_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/vending_machine/calculate_current_state.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module calculate_current_state
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/vending_machine/change_state.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module change_state
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/vending_machine/check_time_and_coin.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module check_time_and_coin
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/vending_machine/vending_machine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vending_machine
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/vending_machine/vending_machine_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vending_machine_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/lab1/lab1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot vending_machine_tb_behav xil_defaultlib.vending_machine_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot vending_machine_tb_behav xil_defaultlib.vending_machine_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/vending_machine/vending_machine.v" Line 9. Module vending_machine doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/vending_machine/check_time_and_coin.v" Line 3. Module check_time_and_coin doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/vending_machine/calculate_current_state.v" Line 4. Module calculate_current_state doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/vending_machine/change_state.v" Line 4. Module change_state doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/vending_machine/vending_machine.v" Line 9. Module vending_machine doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/vending_machine/check_time_and_coin.v" Line 3. Module check_time_and_coin doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/vending_machine/calculate_current_state.v" Line 4. Module calculate_current_state doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/vending_machine/change_state.v" Line 4. Module change_state doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.check_time_and_coin
Compiling module xil_defaultlib.calculate_current_state
Compiling module xil_defaultlib.change_state
Compiling module xil_defaultlib.vending_machine
Compiling module xil_defaultlib.vending_machine_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot vending_machine_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/lab1/lab1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "vending_machine_tb_behav -key {Behavioral:sim_1:Functional:vending_machine_tb} -tclbatch {vending_machine_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source vending_machine_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
I'm here
I'm here
I'm here
I'm here
I'm here
I'm here
I'm here
I'm here
I'm here
I'm here
I'm here
I'm here
I'm here
I'm here
I'm here
I'm here
I'm here
I'm here
I'm here
I'm here
I'm here
I'm here
I'm here
I'm here
I'm here
I'm here
I'm here
I'm here
I'm here
I'm here
I'm here
I'm here
I'm here
I'm here
I'm here
I'm here
I'm here
I'm here
I'm here
I'm here
I'm here
I'm here
I'm here
I'm here
I'm here
I'm here
I'm here
I'm here
I'm here
I'm here
I'm here
I'm here
I'm here
I'm here
I'm here
I'm here
I'm here
I'm here
I'm here
I'm here
I'm here
I'm here
I'm here
I'm here
I'm here
I'm here
I'm here
I'm here
I'm here
I'm here
TEST                 TriggerReturnTest :
Current        4800
current_total:       4800 | wait_time:         98
I'm here
current_total:       4800 | wait_time:         97
I'm here
Current        3800
current_total:       4800 | wait_time:         96
I'm here
Current        2800
current_total:       4800 | wait_time:         95
I'm here
Current        1800
current_total:       4800 | wait_time:         94
I'm here
Current         800
current_total:       4800 | wait_time:         93
I'm here
FAILED
       -200
Passed = 0, Failed = 1
current_total:       4800 | wait_time:         92
I'm here
$finish called at time : 28500 ps
INFO: [USF-XSim-96] XSim completed. Design snapshot 'vending_machine_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 2004.602 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'vending_machine_tb'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/lab1/lab1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'vending_machine_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/lab1/lab1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj vending_machine_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/vending_machine/calculate_current_state.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module calculate_current_state
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/vending_machine/change_state.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module change_state
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/vending_machine/check_time_and_coin.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module check_time_and_coin
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/vending_machine/vending_machine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vending_machine
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/vending_machine/vending_machine_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vending_machine_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/lab1/lab1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot vending_machine_tb_behav xil_defaultlib.vending_machine_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot vending_machine_tb_behav xil_defaultlib.vending_machine_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/vending_machine/vending_machine.v" Line 9. Module vending_machine doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/vending_machine/check_time_and_coin.v" Line 3. Module check_time_and_coin doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/vending_machine/calculate_current_state.v" Line 4. Module calculate_current_state doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/vending_machine/change_state.v" Line 4. Module change_state doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/vending_machine/vending_machine.v" Line 9. Module vending_machine doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/vending_machine/check_time_and_coin.v" Line 3. Module check_time_and_coin doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/vending_machine/calculate_current_state.v" Line 4. Module calculate_current_state doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/vending_machine/change_state.v" Line 4. Module change_state doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.check_time_and_coin
Compiling module xil_defaultlib.calculate_current_state
Compiling module xil_defaultlib.change_state
Compiling module xil_defaultlib.vending_machine
Compiling module xil_defaultlib.vending_machine_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot vending_machine_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/sany0/OneDrive/Desktop/CSED311-Computer-Architecture/Labs/Lab1/lab1/lab1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "vending_machine_tb_behav -key {Behavioral:sim_1:Functional:vending_machine_tb} -tclbatch {vending_machine_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source vending_machine_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
TEST                 TriggerReturnTest :
Current        4800
current_total:       4800 | wait_time:         98
current_total:       4800 | wait_time:         97
Current        3800
current_total:       4800 | wait_time:         96
Current        2800
current_total:       4800 | wait_time:         95
Current        1800
current_total:       4800 | wait_time:         94
Current         800
current_total:       4800 | wait_time:         93
FAILED
       -200
Passed = 0, Failed = 1
current_total:       4800 | wait_time:         92
$finish called at time : 28500 ps
INFO: [USF-XSim-96] XSim completed. Design snapshot 'vending_machine_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 2004.602 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Tue Mar  7 16:47:20 2023...
