{:input (genetic.mutation/change-names-remove-clause 863070123 (genetic.mutation/change-constant-value 1226247311 (genetic.mutation/change-names-remove-clause 416303718 (genetic.mutation/change-constant-value 838568977 (genetic.representation/genetic-representation "examples/58451.D939260B.blif"))))), :error {:type :equiv-fail, :pre-synth-verilog "/* Generated by Yosys 0.15+89 (git sha1 8ca973718, gcc 10.0.0 -Og -fPIC) */\n\nmodule presynth(wire0_11_16, wire1_11, wire2_15_19, wire3_13_14, wire4_23, wire5_22, wire6_21);\n  wire \\:missing_edge ;\n  input wire0_11_16;\n  wire wire0_11_16;\n  wire wire10_12_15_18;\n  wire wire10_16;\n  wire wire11_18;\n  wire wire12_19;\n  wire wire12_20;\n  wire wire13_14_20;\n  wire wire13_21;\n  wire wire14_22;\n  wire wire15_17;\n  wire wire16_17;\n  wire wire17_23;\n  input wire1_11;\n  wire wire1_11;\n  input wire2_15_19;\n  wire wire2_15_19;\n  input wire3_13_14;\n  wire wire3_13_14;\n  output wire4_23;\n  wire wire4_23;\n  output wire5_22;\n  wire wire5_22;\n  output wire6_21;\n  wire wire6_21;\n  wire wire7;\n  wire wire8;\n  wire wire9;\n  assign wire10_16 = 2'h1 >> wire10_12_15_18;\n  assign wire13_14_20 = 2'hx >> wire12_20;\n  assign wire11_18 = 4'h2 >> { wire1_11, wire0_11_16 };\n  assign wire12_20 = 4'h6 >> { wire12_19, wire10_12_15_18 };\n  assign wire13_21 = 4'h6 >> { wire3_13_14, wire13_14_20 };\n  assign wire14_22 = 4'h8 >> { wire3_13_14, wire13_14_20 };\n  assign wire15_17 = 4'h8 >> { wire2_15_19, wire10_12_15_18 };\n  assign wire16_17 = 4'h8 >> { wire0_11_16, wire10_16 };\n  assign wire17_23 = 4'he >> { wire16_17, wire15_17 };\n  assign wire7 = 1'h0;\n  assign wire8 = 1'h0;\n  assign wire9 = 1'h1;\n  assign \\:missing_edge  = 1'h0;\n  assign wire4_23 = wire17_23;\n  assign wire5_22 = wire14_22;\n  assign wire6_21 = wire13_21;\n  assign wire12_19 = wire2_15_19;\n  assign wire10_12_15_18 = wire11_18;\nendmodule\n", :post-synth-verilog "/* Generated by Yosys 0.15+89 (git sha1 8ca973718, gcc 10.0.0 -Og -fPIC) */\n\n(* src = \"/tmp/fuzzmount2DDF5D8C/152223DA.v:3.1-51.10\" *)\nmodule postsynth(wire0_11_16, wire1_11, wire2_15_19, wire3_13_14, wire4_23, wire5_22, wire6_21);\n  wire _0_;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/152223DA.v:4.8-4.22\" *)\n  wire \\:missing_edge ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/152223DA.v:5.9-5.20\" *)\n  input wire0_11_16;\n  wire wire0_11_16;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/152223DA.v:10.8-10.17\" *)\n  wire wire12_19;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/152223DA.v:12.8-12.20\" *)\n  wire wire13_14_20;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/152223DA.v:13.8-13.17\" *)\n  wire wire13_21;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/152223DA.v:14.8-14.17\" *)\n  wire wire14_22;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/152223DA.v:17.8-17.17\" *)\n  wire wire17_23;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/152223DA.v:18.9-18.17\" *)\n  input wire1_11;\n  wire wire1_11;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/152223DA.v:20.9-20.20\" *)\n  input wire2_15_19;\n  wire wire2_15_19;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/152223DA.v:22.9-22.20\" *)\n  input wire3_13_14;\n  wire wire3_13_14;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/152223DA.v:24.10-24.18\" *)\n  output wire4_23;\n  wire wire4_23;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/152223DA.v:26.10-26.18\" *)\n  output wire5_22;\n  wire wire5_22;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/152223DA.v:28.10-28.18\" *)\n  output wire6_21;\n  wire wire6_21;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/152223DA.v:30.8-30.13\" *)\n  wire wire7;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/152223DA.v:31.8-31.13\" *)\n  wire wire8;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/152223DA.v:32.8-32.13\" *)\n  wire wire9;\n  assign _0_ = wire1_11 | ~(wire0_11_16);\n  assign wire4_23 = _0_ ? wire0_11_16 : wire2_15_19;\n  assign \\:missing_edge  = 1'h0;\n  assign wire12_19 = wire2_15_19;\n  assign wire13_14_20 = 1'hx;\n  assign wire13_21 = 1'hx;\n  assign wire14_22 = 1'h0;\n  assign wire17_23 = wire4_23;\n  assign wire5_22 = 1'h0;\n  assign wire6_21 = 1'hx;\n  assign wire7 = 1'h0;\n  assign wire8 = 1'h0;\n  assign wire9 = 1'h1;\nendmodule\n", :proof {:exit 2, :out "SBY  1:16:32 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp901zoh53] Copy '/tmp/fuzzmount2DDF5D8C/top.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp901zoh53/src/top.v'.\nSBY  1:16:32 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp901zoh53] Copy '/tmp/fuzzmount2DDF5D8C/152223DA.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp901zoh53/src/152223DA.v'.\nSBY  1:16:32 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp901zoh53] Copy '/tmp/fuzzmount2DDF5D8C/152223DA.post.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp901zoh53/src/152223DA.post.v'.\nSBY  1:16:32 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp901zoh53] engine_0: abc pdr\nSBY  1:16:32 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp901zoh53] base: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp901zoh53/src; /Users/archie/yosys/yosys -ql ../model/design.log ../model/design.ys\"\nSBY  1:16:36 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp901zoh53] base: finished (returncode=0)\nSBY  1:16:36 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp901zoh53] aig: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp901zoh53/model; /Users/archie/yosys/yosys -ql design_aiger.log design_aiger.ys\"\nSBY  1:16:41 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp901zoh53] aig: finished (returncode=0)\nSBY  1:16:41 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp901zoh53] engine_0: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp901zoh53; /Users/archie/yosys/yosys-abc -c 'read_aiger model/design_aiger.aig; fold; strash; pdr; write_cex -a engine_0/trace.aiw'\"\nSBY  1:16:41 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp901zoh53] engine_0: ABC command line: \"read_aiger model/design_aiger.aig; fold; strash; pdr; write_cex -a engine_0/trace.aiw\".\nSBY  1:16:41 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp901zoh53] engine_0: Warning: The network has no constraints.\nSBY  1:16:41 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp901zoh53] engine_0: Output 1 of miter \"model/design_aiger\" was asserted in frame 1.  Time =     0.02 sec\nSBY  1:16:41 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp901zoh53] engine_0: finished (returncode=0)\nSBY  1:16:41 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp901zoh53] engine_0: Status returned by engine: FAIL\nSBY  1:16:41 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp901zoh53] summary: Elapsed clock time [H:MM:SS (secs)]: 0:00:08 (8)\nSBY  1:16:41 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp901zoh53] summary: Elapsed process time [H:MM:SS (secs)]: 0:00:03 (3)\nSBY  1:16:41 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp901zoh53] summary: engine_0 (abc pdr) returned FAIL\nSBY  1:16:41 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp901zoh53] Removing directory '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp901zoh53'.\nSBY  1:16:41 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp901zoh53] DONE (FAIL, rc=2)\n", :err ""}}}