Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Mon Mar  2 01:50:54 2020
| Host         : Pine-Ripper running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file nexys4fpga_v1_timing_summary_routed.rpt -pb nexys4fpga_v1_timing_summary_routed.pb -rpx nexys4fpga_v1_timing_summary_routed.rpx
| Design       : nexys4fpga_v1
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 22 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 35 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 1274 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.875        0.000                      0                 2527        0.039        0.000                      0                 2527        3.000        0.000                       0                  1280  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)         Period(ns)      Frequency(MHz)
-----                   ------------         ----------      --------------
clk                     {0.000 5.000}        10.000          100.000         
  clk_110_clk_wiz_0     {0.000 4.545}        9.091           110.000         
  clkfbout_clk_wiz_0    {0.000 5.000}        10.000          100.000         
sys_clk_pin             {0.000 5.000}        10.000          100.000         
  clk_110_clk_wiz_0_1   {0.000 4.545}        9.091           110.000         
  clkfbout_clk_wiz_0_1  {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                       3.000        0.000                       0                     1  
  clk_110_clk_wiz_0           2.875        0.000                      0                 2527        0.109        0.000                      0                 2527        4.045        0.000                       0                  1276  
  clkfbout_clk_wiz_0                                                                                                                                                      7.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                               3.000        0.000                       0                     1  
  clk_110_clk_wiz_0_1         2.876        0.000                      0                 2527        0.109        0.000                      0                 2527        4.045        0.000                       0                  1276  
  clkfbout_clk_wiz_0_1                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock           To Clock                 WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------           --------                 -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_110_clk_wiz_0_1  clk_110_clk_wiz_0          2.875        0.000                      0                 2527        0.039        0.000                      0                 2527  
clk_110_clk_wiz_0    clk_110_clk_wiz_0_1        2.875        0.000                      0                 2527        0.039        0.000                      0                 2527  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  generated_clock/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  generated_clock/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  generated_clock/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  generated_clock/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  generated_clock/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  generated_clock/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_110_clk_wiz_0
  To Clock:  clk_110_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        2.875ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.109ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.045ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.875ns  (required time - arrival time)
  Source:                 u_mean/sums_reg[0][13]/C
                            (rising edge-triggered cell FDRE clocked by clk_110_clk_wiz_0  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            u_mean/result_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_110_clk_wiz_0  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             clk_110_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.091ns  (clk_110_clk_wiz_0 rise@9.091ns - clk_110_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.054ns  (logic 1.598ns (26.397%)  route 4.456ns (73.603%))
  Logic Levels:           5  (LUT3=2 LUT6=3)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.513ns = ( 7.578 - 9.091 ) 
    Source Clock Delay      (SCD):    -0.833ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_110_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_110_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout2_buf/O
                         net (fo=1275, routed)        1.707    -0.833    u_mean/clk_110
    SLICE_X6Y72          FDRE                                         r  u_mean/sums_reg[0][13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y72          FDRE (Prop_fdre_C_Q)         0.518    -0.315 r  u_mean/sums_reg[0][13]/Q
                         net (fo=10, routed)          1.278     0.963    u_mean/sums_reg[0]_12[13]
    SLICE_X12Y74         LUT6 (Prop_lut6_I2_O)        0.124     1.087 r  u_mean/result[13]_i_1/O
                         net (fo=7, routed)           1.022     2.109    u_mean/result[13]_i_1_n_0
    SLICE_X15Y74         LUT3 (Prop_lut3_I2_O)        0.152     2.261 r  u_mean/result[11]_i_2/O
                         net (fo=2, routed)           0.791     3.052    u_mean/result[11]_i_2_n_0
    SLICE_X15Y74         LUT6 (Prop_lut6_I0_O)        0.326     3.378 r  u_mean/result[11]_i_1/O
                         net (fo=7, routed)           0.664     4.042    u_mean/result[11]_i_1_n_0
    SLICE_X14Y75         LUT3 (Prop_lut3_I2_O)        0.150     4.192 r  u_mean/result[0]_bret_bret_bret_bret_bret_bret_bret__13_i_1/O
                         net (fo=2, routed)           0.701     4.893    u_mean/result[0]_bret_bret_bret_bret_bret_bret_bret__13_i_1_n_0
    SLICE_X15Y75         LUT6 (Prop_lut6_I0_O)        0.328     5.221 r  u_mean/result[9]_i_1/O
                         net (fo=1, routed)           0.000     5.221    u_mean/result[9]_i_1_n_0
    SLICE_X15Y75         FDRE                                         r  u_mean/result_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_110_clk_wiz_0 rise edge)
                                                      9.091     9.091 r  
    E3                                                0.000     9.091 r  clk (IN)
                         net (fo=0)                   0.000     9.091    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.502 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.664    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     4.340 r  generated_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     5.979    generated_clock/inst/clk_110_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.070 r  generated_clock/inst/clkout2_buf/O
                         net (fo=1275, routed)        1.507     7.578    u_mean/clk_110
    SLICE_X15Y75         FDRE                                         r  u_mean/result_reg[9]/C
                         clock pessimism              0.559     8.137    
                         clock uncertainty           -0.070     8.067    
    SLICE_X15Y75         FDRE (Setup_fdre_C_D)        0.029     8.096    u_mean/result_reg[9]
  -------------------------------------------------------------------
                         required time                          8.096    
                         arrival time                          -5.221    
  -------------------------------------------------------------------
                         slack                                  2.875    

Slack (MET) :             2.918ns  (required time - arrival time)
  Source:                 u_mean/sums_reg[0][13]/C
                            (rising edge-triggered cell FDRE clocked by clk_110_clk_wiz_0  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            u_mean/result_reg[0]_bret_bret_bret_bret_bret_bret_bret__13/D
                            (rising edge-triggered cell FDRE clocked by clk_110_clk_wiz_0  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             clk_110_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.091ns  (clk_110_clk_wiz_0 rise@9.091ns - clk_110_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.733ns  (logic 1.270ns (22.151%)  route 4.463ns (77.849%))
  Logic Levels:           4  (LUT3=2 LUT6=2)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.510ns = ( 7.581 - 9.091 ) 
    Source Clock Delay      (SCD):    -0.833ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_110_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_110_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout2_buf/O
                         net (fo=1275, routed)        1.707    -0.833    u_mean/clk_110
    SLICE_X6Y72          FDRE                                         r  u_mean/sums_reg[0][13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y72          FDRE (Prop_fdre_C_Q)         0.518    -0.315 r  u_mean/sums_reg[0][13]/Q
                         net (fo=10, routed)          1.278     0.963    u_mean/sums_reg[0]_12[13]
    SLICE_X12Y74         LUT6 (Prop_lut6_I2_O)        0.124     1.087 r  u_mean/result[13]_i_1/O
                         net (fo=7, routed)           1.022     2.109    u_mean/result[13]_i_1_n_0
    SLICE_X15Y74         LUT3 (Prop_lut3_I2_O)        0.152     2.261 r  u_mean/result[11]_i_2/O
                         net (fo=2, routed)           0.791     3.052    u_mean/result[11]_i_2_n_0
    SLICE_X15Y74         LUT6 (Prop_lut6_I0_O)        0.326     3.378 r  u_mean/result[11]_i_1/O
                         net (fo=7, routed)           0.664     4.042    u_mean/result[11]_i_1_n_0
    SLICE_X14Y75         LUT3 (Prop_lut3_I2_O)        0.150     4.192 r  u_mean/result[0]_bret_bret_bret_bret_bret_bret_bret__13_i_1/O
                         net (fo=2, routed)           0.709     4.901    u_mean/result[0]_bret_bret_bret_bret_bret_bret_bret__13_i_1_n_0
    SLICE_X15Y72         FDRE                                         r  u_mean/result_reg[0]_bret_bret_bret_bret_bret_bret_bret__13/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_110_clk_wiz_0 rise edge)
                                                      9.091     9.091 r  
    E3                                                0.000     9.091 r  clk (IN)
                         net (fo=0)                   0.000     9.091    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.502 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.664    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     4.340 r  generated_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     5.979    generated_clock/inst/clk_110_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.070 r  generated_clock/inst/clkout2_buf/O
                         net (fo=1275, routed)        1.510     7.581    u_mean/clk_110
    SLICE_X15Y72         FDRE                                         r  u_mean/result_reg[0]_bret_bret_bret_bret_bret_bret_bret__13/C
                         clock pessimism              0.559     8.140    
                         clock uncertainty           -0.070     8.070    
    SLICE_X15Y72         FDRE (Setup_fdre_C_D)       -0.251     7.819    u_mean/result_reg[0]_bret_bret_bret_bret_bret_bret_bret__13
  -------------------------------------------------------------------
                         required time                          7.819    
                         arrival time                          -4.901    
  -------------------------------------------------------------------
                         slack                                  2.918    

Slack (MET) :             3.026ns  (required time - arrival time)
  Source:                 u_mean/result_reg[0]_bret_bret_bret_bret_bret_bret_bret__3/C
                            (rising edge-triggered cell FDRE clocked by clk_110_clk_wiz_0  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            result_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_110_clk_wiz_0  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             clk_110_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.091ns  (clk_110_clk_wiz_0 rise@9.091ns - clk_110_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.057ns  (logic 1.735ns (28.647%)  route 4.322ns (71.353%))
  Logic Levels:           5  (LUT3=2 LUT6=3)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns = ( 7.584 - 9.091 ) 
    Source Clock Delay      (SCD):    -0.911ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_110_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_110_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout2_buf/O
                         net (fo=1275, routed)        1.629    -0.911    u_mean/clk_110
    SLICE_X14Y72         FDRE                                         r  u_mean/result_reg[0]_bret_bret_bret_bret_bret_bret_bret__3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y72         FDRE (Prop_fdre_C_Q)         0.478    -0.433 f  u_mean/result_reg[0]_bret_bret_bret_bret_bret_bret_bret__3/Q
                         net (fo=6, routed)           0.866     0.433    u_mean/result_reg[0]_bret_bret_bret_bret_bret_bret_bret__3_n_0
    SLICE_X15Y72         LUT6 (Prop_lut6_I1_O)        0.301     0.734 r  u_mean/result[8]_i_1/O
                         net (fo=7, routed)           0.856     1.590    u_mean/result_reg[8]
    SLICE_X14Y71         LUT3 (Prop_lut3_I2_O)        0.150     1.740 r  u_mean/result[6]_i_2/O
                         net (fo=2, routed)           0.818     2.558    u_mean/result[6]_i_2_n_0
    SLICE_X14Y70         LUT6 (Prop_lut6_I0_O)        0.328     2.886 r  u_mean/result[6]_i_1/O
                         net (fo=7, routed)           0.828     3.714    u_mean/result_reg[6]
    SLICE_X14Y69         LUT3 (Prop_lut3_I2_O)        0.150     3.864 r  u_mean/result[2]_bret_bret__7_i_1/O
                         net (fo=2, routed)           0.954     4.818    u_mean/result_reg[2]_bret_bret__7
    SLICE_X14Y69         LUT6 (Prop_lut6_I0_O)        0.328     5.146 r  u_mean/result[4]_i_1/O
                         net (fo=1, routed)           0.000     5.146    u_mean_n_4
    SLICE_X14Y69         FDRE                                         r  result_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_110_clk_wiz_0 rise edge)
                                                      9.091     9.091 r  
    E3                                                0.000     9.091 r  clk (IN)
                         net (fo=0)                   0.000     9.091    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.502 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.664    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     4.340 r  generated_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     5.979    generated_clock/inst/clk_110_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.070 r  generated_clock/inst/clkout2_buf/O
                         net (fo=1275, routed)        1.513     7.584    JA_OBUF[4]
    SLICE_X14Y69         FDRE                                         r  result_reg[4]/C
                         clock pessimism              0.577     8.161    
                         clock uncertainty           -0.070     8.091    
    SLICE_X14Y69         FDRE (Setup_fdre_C_D)        0.081     8.172    result_reg[4]
  -------------------------------------------------------------------
                         required time                          8.172    
                         arrival time                          -5.146    
  -------------------------------------------------------------------
                         slack                                  3.026    

Slack (MET) :             3.198ns  (required time - arrival time)
  Source:                 u_mean/sums_reg[0][14]/C
                            (rising edge-triggered cell FDRE clocked by clk_110_clk_wiz_0  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            u_mean/result_reg[0]_bret_bret_bret_bret_bret_bret_bret__1/D
                            (rising edge-triggered cell FDRE clocked by clk_110_clk_wiz_0  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             clk_110_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.091ns  (clk_110_clk_wiz_0 rise@9.091ns - clk_110_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.654ns  (logic 1.608ns (28.439%)  route 4.046ns (71.561%))
  Logic Levels:           5  (LUT3=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.513ns = ( 7.578 - 9.091 ) 
    Source Clock Delay      (SCD):    -0.833ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_110_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_110_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout2_buf/O
                         net (fo=1275, routed)        1.707    -0.833    u_mean/clk_110
    SLICE_X6Y72          FDRE                                         r  u_mean/sums_reg[0][14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y72          FDRE (Prop_fdre_C_Q)         0.518    -0.315 r  u_mean/sums_reg[0][14]/Q
                         net (fo=6, routed)           1.083     0.768    u_mean/sums_reg[0]_12[14]
    SLICE_X15Y74         LUT3 (Prop_lut3_I0_O)        0.152     0.920 r  u_mean/result[12]_i_2/O
                         net (fo=2, routed)           0.773     1.693    u_mean/result[12]_i_2_n_0
    SLICE_X13Y74         LUT6 (Prop_lut6_I0_O)        0.332     2.025 r  u_mean/result[12]_i_1/O
                         net (fo=7, routed)           0.629     2.654    u_mean/result[12]_i_1_n_0
    SLICE_X15Y75         LUT3 (Prop_lut3_I2_O)        0.150     2.804 r  u_mean/result[0]_bret_bret_bret_bret_bret_bret_bret__0_i_2/O
                         net (fo=2, routed)           0.865     3.669    u_mean/result[0]_bret_bret_bret_bret_bret_bret_bret__0_i_2_n_0
    SLICE_X15Y75         LUT6 (Prop_lut6_I0_O)        0.332     4.001 r  u_mean/result[10]_i_1/O
                         net (fo=5, routed)           0.507     4.507    u_mean/result[10]_i_1_n_0
    SLICE_X14Y75         LUT5 (Prop_lut5_I3_O)        0.124     4.631 r  u_mean/result[0]_bret_bret_bret_bret_bret_bret_bret__1_i_1/O
                         net (fo=1, routed)           0.190     4.822    u_mean/result[0]_bret_bret_bret_bret_bret_bret_bret__1_i_1_n_0
    SLICE_X15Y75         FDRE                                         r  u_mean/result_reg[0]_bret_bret_bret_bret_bret_bret_bret__1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_110_clk_wiz_0 rise edge)
                                                      9.091     9.091 r  
    E3                                                0.000     9.091 r  clk (IN)
                         net (fo=0)                   0.000     9.091    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.502 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.664    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     4.340 r  generated_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     5.979    generated_clock/inst/clk_110_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.070 r  generated_clock/inst/clkout2_buf/O
                         net (fo=1275, routed)        1.507     7.578    u_mean/clk_110
    SLICE_X15Y75         FDRE                                         r  u_mean/result_reg[0]_bret_bret_bret_bret_bret_bret_bret__1/C
                         clock pessimism              0.559     8.137    
                         clock uncertainty           -0.070     8.067    
    SLICE_X15Y75         FDRE (Setup_fdre_C_D)       -0.047     8.020    u_mean/result_reg[0]_bret_bret_bret_bret_bret_bret_bret__1
  -------------------------------------------------------------------
                         required time                          8.020    
                         arrival time                          -4.822    
  -------------------------------------------------------------------
                         slack                                  3.198    

Slack (MET) :             3.342ns  (required time - arrival time)
  Source:                 result_reg[2]_bret_bret/C
                            (rising edge-triggered cell FDRE clocked by clk_110_clk_wiz_0  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            OUTMUX/cnvt_ff_reg_bret_bret_bret__20_fret/D
                            (rising edge-triggered cell FDRE clocked by clk_110_clk_wiz_0  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             clk_110_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.091ns  (clk_110_clk_wiz_0 rise@9.091ns - clk_110_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.743ns  (logic 2.341ns (40.762%)  route 3.402ns (59.238%))
  Logic Levels:           7  (CARRY4=2 LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.513ns = ( 7.578 - 9.091 ) 
    Source Clock Delay      (SCD):    -0.906ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_110_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_110_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout2_buf/O
                         net (fo=1275, routed)        1.634    -0.906    JA_OBUF[4]
    SLICE_X15Y69         FDRE                                         r  result_reg[2]_bret_bret/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y69         FDRE (Prop_fdre_C_Q)         0.419    -0.487 r  result_reg[2]_bret_bret/Q
                         net (fo=6, routed)           0.864     0.378    u_mean/result_reg[2]_bret_bret_0
    SLICE_X14Y68         LUT3 (Prop_lut3_I0_O)        0.322     0.700 r  u_mean/result_dly[2]_i_2/O
                         net (fo=2, routed)           0.815     1.515    u_mean/result_dly[2]_i_2_n_0
    SLICE_X14Y69         LUT6 (Prop_lut6_I0_O)        0.328     1.843 r  u_mean/result_dly[2]_i_1/O
                         net (fo=7, routed)           1.042     2.884    u_mean/D[2]
    SLICE_X15Y68         LUT5 (Prop_lut5_I3_O)        0.152     3.036 r  u_mean/result_dly[0]_i_2/O
                         net (fo=1, routed)           0.154     3.191    u_mean/result_dly[0]_i_2_n_0
    SLICE_X15Y68         LUT6 (Prop_lut6_I0_O)        0.326     3.517 r  u_mean/result_dly[0]_i_1/O
                         net (fo=3, routed)           0.527     4.043    u_mean/D[0]
    SLICE_X14Y73         LUT6 (Prop_lut6_I0_O)        0.124     4.167 r  u_mean/i__carry_i_4/O
                         net (fo=1, routed)           0.000     4.167    OUTMUX/S[0]
    SLICE_X14Y73         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     4.680 r  OUTMUX/cnvt_ff15_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     4.680    OUTMUX/cnvt_ff15_inferred__0/i__carry_n_0
    SLICE_X14Y74         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     4.837 r  OUTMUX/cnvt_ff15_inferred__0/i__carry__0/CO[1]
                         net (fo=1, routed)           0.000     4.837    OUTMUX/cnvt_ff15_inferred__0/i__carry__0_n_2
    SLICE_X14Y74         FDRE                                         r  OUTMUX/cnvt_ff_reg_bret_bret_bret__20_fret/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_110_clk_wiz_0 rise edge)
                                                      9.091     9.091 r  
    E3                                                0.000     9.091 r  clk (IN)
                         net (fo=0)                   0.000     9.091    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.502 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.664    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     4.340 r  generated_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     5.979    generated_clock/inst/clk_110_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.070 r  generated_clock/inst/clkout2_buf/O
                         net (fo=1275, routed)        1.507     7.578    OUTMUX/JA_OBUF[0]
    SLICE_X14Y74         FDRE                                         r  OUTMUX/cnvt_ff_reg_bret_bret_bret__20_fret/C
                         clock pessimism              0.577     8.155    
                         clock uncertainty           -0.070     8.085    
    SLICE_X14Y74         FDRE (Setup_fdre_C_D)        0.094     8.179    OUTMUX/cnvt_ff_reg_bret_bret_bret__20_fret
  -------------------------------------------------------------------
                         required time                          8.179    
                         arrival time                          -4.837    
  -------------------------------------------------------------------
                         slack                                  3.342    

Slack (MET) :             3.368ns  (required time - arrival time)
  Source:                 u_mean/result_reg[0]_bret_bret_bret_bret_bret_bret_bret__3/C
                            (rising edge-triggered cell FDRE clocked by clk_110_clk_wiz_0  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            result_reg[2]_bret_bret__7/D
                            (rising edge-triggered cell FDRE clocked by clk_110_clk_wiz_0  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             clk_110_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.091ns  (clk_110_clk_wiz_0 rise@9.091ns - clk_110_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.400ns  (logic 1.407ns (26.058%)  route 3.993ns (73.942%))
  Logic Levels:           4  (LUT3=2 LUT6=2)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns = ( 7.584 - 9.091 ) 
    Source Clock Delay      (SCD):    -0.911ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_110_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_110_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout2_buf/O
                         net (fo=1275, routed)        1.629    -0.911    u_mean/clk_110
    SLICE_X14Y72         FDRE                                         r  u_mean/result_reg[0]_bret_bret_bret_bret_bret_bret_bret__3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y72         FDRE (Prop_fdre_C_Q)         0.478    -0.433 f  u_mean/result_reg[0]_bret_bret_bret_bret_bret_bret_bret__3/Q
                         net (fo=6, routed)           0.866     0.433    u_mean/result_reg[0]_bret_bret_bret_bret_bret_bret_bret__3_n_0
    SLICE_X15Y72         LUT6 (Prop_lut6_I1_O)        0.301     0.734 r  u_mean/result[8]_i_1/O
                         net (fo=7, routed)           0.856     1.590    u_mean/result_reg[8]
    SLICE_X14Y71         LUT3 (Prop_lut3_I2_O)        0.150     1.740 r  u_mean/result[6]_i_2/O
                         net (fo=2, routed)           0.818     2.558    u_mean/result[6]_i_2_n_0
    SLICE_X14Y70         LUT6 (Prop_lut6_I0_O)        0.328     2.886 r  u_mean/result[6]_i_1/O
                         net (fo=7, routed)           0.828     3.714    u_mean/result_reg[6]
    SLICE_X14Y69         LUT3 (Prop_lut3_I2_O)        0.150     3.864 r  u_mean/result[2]_bret_bret__7_i_1/O
                         net (fo=2, routed)           0.625     4.489    u_mean_n_5
    SLICE_X14Y69         FDRE                                         r  result_reg[2]_bret_bret__7/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_110_clk_wiz_0 rise edge)
                                                      9.091     9.091 r  
    E3                                                0.000     9.091 r  clk (IN)
                         net (fo=0)                   0.000     9.091    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.502 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.664    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     4.340 r  generated_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     5.979    generated_clock/inst/clk_110_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.070 r  generated_clock/inst/clkout2_buf/O
                         net (fo=1275, routed)        1.513     7.584    JA_OBUF[4]
    SLICE_X14Y69         FDRE                                         r  result_reg[2]_bret_bret__7/C
                         clock pessimism              0.577     8.161    
                         clock uncertainty           -0.070     8.091    
    SLICE_X14Y69         FDRE (Setup_fdre_C_D)       -0.234     7.857    result_reg[2]_bret_bret__7
  -------------------------------------------------------------------
                         required time                          7.857    
                         arrival time                          -4.489    
  -------------------------------------------------------------------
                         slack                                  3.368    

Slack (MET) :             3.468ns  (required time - arrival time)
  Source:                 u_mean/sums_reg[0][14]/C
                            (rising edge-triggered cell FDRE clocked by clk_110_clk_wiz_0  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            u_mean/result_reg[0]_bret_bret_bret_bret_bret_bret_bret__4/D
                            (rising edge-triggered cell FDRE clocked by clk_110_clk_wiz_0  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             clk_110_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.091ns  (clk_110_clk_wiz_0 rise@9.091ns - clk_110_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.463ns  (logic 1.608ns (29.432%)  route 3.855ns (70.568%))
  Logic Levels:           5  (LUT3=3 LUT6=2)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.510ns = ( 7.581 - 9.091 ) 
    Source Clock Delay      (SCD):    -0.833ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_110_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_110_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout2_buf/O
                         net (fo=1275, routed)        1.707    -0.833    u_mean/clk_110
    SLICE_X6Y72          FDRE                                         r  u_mean/sums_reg[0][14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y72          FDRE (Prop_fdre_C_Q)         0.518    -0.315 r  u_mean/sums_reg[0][14]/Q
                         net (fo=6, routed)           1.083     0.768    u_mean/sums_reg[0]_12[14]
    SLICE_X15Y74         LUT3 (Prop_lut3_I0_O)        0.152     0.920 r  u_mean/result[12]_i_2/O
                         net (fo=2, routed)           0.773     1.693    u_mean/result[12]_i_2_n_0
    SLICE_X13Y74         LUT6 (Prop_lut6_I0_O)        0.332     2.025 r  u_mean/result[12]_i_1/O
                         net (fo=7, routed)           0.629     2.654    u_mean/result[12]_i_1_n_0
    SLICE_X15Y75         LUT3 (Prop_lut3_I2_O)        0.150     2.804 r  u_mean/result[0]_bret_bret_bret_bret_bret_bret_bret__0_i_2/O
                         net (fo=2, routed)           0.865     3.669    u_mean/result[0]_bret_bret_bret_bret_bret_bret_bret__0_i_2_n_0
    SLICE_X15Y75         LUT6 (Prop_lut6_I0_O)        0.332     4.001 r  u_mean/result[10]_i_1/O
                         net (fo=5, routed)           0.506     4.507    u_mean/result[10]_i_1_n_0
    SLICE_X15Y72         LUT3 (Prop_lut3_I2_O)        0.124     4.631 r  u_mean/result[0]_bret_bret_bret_bret_bret_bret_bret__4_i_1/O
                         net (fo=1, routed)           0.000     4.631    u_mean/result[0]_bret_bret_bret_bret_bret_bret_bret__4_i_1_n_0
    SLICE_X15Y72         FDRE                                         r  u_mean/result_reg[0]_bret_bret_bret_bret_bret_bret_bret__4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_110_clk_wiz_0 rise edge)
                                                      9.091     9.091 r  
    E3                                                0.000     9.091 r  clk (IN)
                         net (fo=0)                   0.000     9.091    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.502 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.664    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     4.340 r  generated_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     5.979    generated_clock/inst/clk_110_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.070 r  generated_clock/inst/clkout2_buf/O
                         net (fo=1275, routed)        1.510     7.581    u_mean/clk_110
    SLICE_X15Y72         FDRE                                         r  u_mean/result_reg[0]_bret_bret_bret_bret_bret_bret_bret__4/C
                         clock pessimism              0.559     8.140    
                         clock uncertainty           -0.070     8.070    
    SLICE_X15Y72         FDRE (Setup_fdre_C_D)        0.029     8.099    u_mean/result_reg[0]_bret_bret_bret_bret_bret_bret_bret__4
  -------------------------------------------------------------------
                         required time                          8.099    
                         arrival time                          -4.631    
  -------------------------------------------------------------------
                         slack                                  3.468    

Slack (MET) :             3.472ns  (required time - arrival time)
  Source:                 DB/db_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_110_clk_wiz_0  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            DB/shift_swtch11_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_110_clk_wiz_0  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             clk_110_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.091ns  (clk_110_clk_wiz_0 rise@9.091ns - clk_110_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.301ns  (logic 1.086ns (20.485%)  route 4.215ns (79.515%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.418ns = ( 7.673 - 9.091 ) 
    Source Clock Delay      (SCD):    -0.817ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_110_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_110_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout2_buf/O
                         net (fo=1275, routed)        1.723    -0.817    DB/clk_110
    SLICE_X2Y89          FDRE                                         r  DB/db_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y89          FDRE (Prop_fdre_C_Q)         0.518    -0.299 r  DB/db_count_reg[4]/Q
                         net (fo=2, routed)           0.809     0.511    DB/db_count_reg_n_0_[4]
    SLICE_X3Y90          LUT4 (Prop_lut4_I1_O)        0.124     0.635 f  DB/db_count[31]_i_8/O
                         net (fo=1, routed)           0.401     1.036    DB/db_count[31]_i_8_n_0
    SLICE_X3Y89          LUT5 (Prop_lut5_I4_O)        0.118     1.154 f  DB/db_count[31]_i_4/O
                         net (fo=1, routed)           0.719     1.873    DB/db_count[31]_i_4_n_0
    SLICE_X3Y92          LUT4 (Prop_lut4_I1_O)        0.326     2.199 r  DB/db_count[31]_i_1/O
                         net (fo=119, routed)         2.286     4.485    DB/db_count[31]_i_1_n_0
    SLICE_X0Y61          FDRE                                         r  DB/shift_swtch11_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_110_clk_wiz_0 rise edge)
                                                      9.091     9.091 r  
    E3                                                0.000     9.091 r  clk (IN)
                         net (fo=0)                   0.000     9.091    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.502 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.664    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     4.340 r  generated_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     5.979    generated_clock/inst/clk_110_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.070 r  generated_clock/inst/clkout2_buf/O
                         net (fo=1275, routed)        1.602     7.673    DB/clk_110
    SLICE_X0Y61          FDRE                                         r  DB/shift_swtch11_reg[0]/C
                         clock pessimism              0.559     8.232    
                         clock uncertainty           -0.070     8.162    
    SLICE_X0Y61          FDRE (Setup_fdre_C_CE)      -0.205     7.957    DB/shift_swtch11_reg[0]
  -------------------------------------------------------------------
                         required time                          7.957    
                         arrival time                          -4.485    
  -------------------------------------------------------------------
                         slack                                  3.472    

Slack (MET) :             3.472ns  (required time - arrival time)
  Source:                 DB/db_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_110_clk_wiz_0  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            DB/shift_swtch14_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_110_clk_wiz_0  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             clk_110_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.091ns  (clk_110_clk_wiz_0 rise@9.091ns - clk_110_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.301ns  (logic 1.086ns (20.485%)  route 4.215ns (79.515%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.418ns = ( 7.673 - 9.091 ) 
    Source Clock Delay      (SCD):    -0.817ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_110_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_110_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout2_buf/O
                         net (fo=1275, routed)        1.723    -0.817    DB/clk_110
    SLICE_X2Y89          FDRE                                         r  DB/db_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y89          FDRE (Prop_fdre_C_Q)         0.518    -0.299 r  DB/db_count_reg[4]/Q
                         net (fo=2, routed)           0.809     0.511    DB/db_count_reg_n_0_[4]
    SLICE_X3Y90          LUT4 (Prop_lut4_I1_O)        0.124     0.635 f  DB/db_count[31]_i_8/O
                         net (fo=1, routed)           0.401     1.036    DB/db_count[31]_i_8_n_0
    SLICE_X3Y89          LUT5 (Prop_lut5_I4_O)        0.118     1.154 f  DB/db_count[31]_i_4/O
                         net (fo=1, routed)           0.719     1.873    DB/db_count[31]_i_4_n_0
    SLICE_X3Y92          LUT4 (Prop_lut4_I1_O)        0.326     2.199 r  DB/db_count[31]_i_1/O
                         net (fo=119, routed)         2.286     4.485    DB/db_count[31]_i_1_n_0
    SLICE_X0Y61          FDRE                                         r  DB/shift_swtch14_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_110_clk_wiz_0 rise edge)
                                                      9.091     9.091 r  
    E3                                                0.000     9.091 r  clk (IN)
                         net (fo=0)                   0.000     9.091    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.502 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.664    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     4.340 r  generated_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     5.979    generated_clock/inst/clk_110_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.070 r  generated_clock/inst/clkout2_buf/O
                         net (fo=1275, routed)        1.602     7.673    DB/clk_110
    SLICE_X0Y61          FDRE                                         r  DB/shift_swtch14_reg[0]/C
                         clock pessimism              0.559     8.232    
                         clock uncertainty           -0.070     8.162    
    SLICE_X0Y61          FDRE (Setup_fdre_C_CE)      -0.205     7.957    DB/shift_swtch14_reg[0]
  -------------------------------------------------------------------
                         required time                          7.957    
                         arrival time                          -4.485    
  -------------------------------------------------------------------
                         slack                                  3.472    

Slack (MET) :             3.472ns  (required time - arrival time)
  Source:                 DB/db_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_110_clk_wiz_0  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            DB/shift_swtch14_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_110_clk_wiz_0  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             clk_110_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.091ns  (clk_110_clk_wiz_0 rise@9.091ns - clk_110_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.301ns  (logic 1.086ns (20.485%)  route 4.215ns (79.515%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.418ns = ( 7.673 - 9.091 ) 
    Source Clock Delay      (SCD):    -0.817ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_110_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_110_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout2_buf/O
                         net (fo=1275, routed)        1.723    -0.817    DB/clk_110
    SLICE_X2Y89          FDRE                                         r  DB/db_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y89          FDRE (Prop_fdre_C_Q)         0.518    -0.299 r  DB/db_count_reg[4]/Q
                         net (fo=2, routed)           0.809     0.511    DB/db_count_reg_n_0_[4]
    SLICE_X3Y90          LUT4 (Prop_lut4_I1_O)        0.124     0.635 f  DB/db_count[31]_i_8/O
                         net (fo=1, routed)           0.401     1.036    DB/db_count[31]_i_8_n_0
    SLICE_X3Y89          LUT5 (Prop_lut5_I4_O)        0.118     1.154 f  DB/db_count[31]_i_4/O
                         net (fo=1, routed)           0.719     1.873    DB/db_count[31]_i_4_n_0
    SLICE_X3Y92          LUT4 (Prop_lut4_I1_O)        0.326     2.199 r  DB/db_count[31]_i_1/O
                         net (fo=119, routed)         2.286     4.485    DB/db_count[31]_i_1_n_0
    SLICE_X0Y61          FDRE                                         r  DB/shift_swtch14_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_110_clk_wiz_0 rise edge)
                                                      9.091     9.091 r  
    E3                                                0.000     9.091 r  clk (IN)
                         net (fo=0)                   0.000     9.091    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.502 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.664    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     4.340 r  generated_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     5.979    generated_clock/inst/clk_110_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.070 r  generated_clock/inst/clkout2_buf/O
                         net (fo=1275, routed)        1.602     7.673    DB/clk_110
    SLICE_X0Y61          FDRE                                         r  DB/shift_swtch14_reg[1]/C
                         clock pessimism              0.559     8.232    
                         clock uncertainty           -0.070     8.162    
    SLICE_X0Y61          FDRE (Setup_fdre_C_CE)      -0.205     7.957    DB/shift_swtch14_reg[1]
  -------------------------------------------------------------------
                         required time                          7.957    
                         arrival time                          -4.485    
  -------------------------------------------------------------------
                         slack                                  3.472    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 OUTMUX/BINBCD/dat_bcd_o_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_110_clk_wiz_0  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            OUTMUX/dig5_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by clk_110_clk_wiz_0  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             clk_110_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_110_clk_wiz_0 rise@0.000ns - clk_110_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.186ns (76.827%)  route 0.056ns (23.173%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_110_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_110_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout2_buf/O
                         net (fo=1275, routed)        0.599    -0.565    OUTMUX/BINBCD/JA_OBUF[0]
    SLICE_X7Y84          FDRE                                         r  OUTMUX/BINBCD/dat_bcd_o_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y84          FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  OUTMUX/BINBCD/dat_bcd_o_reg[23]/Q
                         net (fo=1, routed)           0.056    -0.368    OUTMUX/BINBCD/bcd_converter_out[23]
    SLICE_X6Y84          LUT2 (Prop_lut2_I1_O)        0.045    -0.323 r  OUTMUX/BINBCD/binary_to_bcd_LUT2_3/O
                         net (fo=1, routed)           0.000    -0.323    OUTMUX/BINBCD_n_27
    SLICE_X6Y84          FDSE                                         r  OUTMUX/dig5_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_110_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_110_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout2_buf/O
                         net (fo=1275, routed)        0.868    -0.805    OUTMUX/JA_OBUF[0]
    SLICE_X6Y84          FDSE                                         r  OUTMUX/dig5_reg[3]/C
                         clock pessimism              0.253    -0.552    
    SLICE_X6Y84          FDSE (Hold_fdse_C_D)         0.120    -0.432    OUTMUX/dig5_reg[3]
  -------------------------------------------------------------------
                         required time                          0.432    
                         arrival time                          -0.323    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 inputs_reg[14][12]/C
                            (rising edge-triggered cell FDRE clocked by clk_110_clk_wiz_0  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            OUTMUX/operands_dly_reg[14][12]/D
                            (rising edge-triggered cell FDRE clocked by clk_110_clk_wiz_0  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             clk_110_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_110_clk_wiz_0 rise@0.000ns - clk_110_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.207ns  (logic 0.141ns (68.017%)  route 0.066ns (31.983%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_110_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_110_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout2_buf/O
                         net (fo=1275, routed)        0.594    -0.570    JA_OBUF[4]
    SLICE_X3Y77          FDRE                                         r  inputs_reg[14][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y77          FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  inputs_reg[14][12]/Q
                         net (fo=3, routed)           0.066    -0.363    OUTMUX/inputs_reg[14][15]_0[12]
    SLICE_X2Y77          FDRE                                         r  OUTMUX/operands_dly_reg[14][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_110_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_110_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout2_buf/O
                         net (fo=1275, routed)        0.864    -0.809    OUTMUX/JA_OBUF[0]
    SLICE_X2Y77          FDRE                                         r  OUTMUX/operands_dly_reg[14][12]/C
                         clock pessimism              0.252    -0.557    
    SLICE_X2Y77          FDRE (Hold_fdre_C_D)         0.076    -0.481    OUTMUX/operands_dly_reg[14][12]
  -------------------------------------------------------------------
                         required time                          0.481    
                         arrival time                          -0.363    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 DB/shift_pb3_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_110_clk_wiz_0  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            DB/pbtn_db_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_110_clk_wiz_0  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             clk_110_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_110_clk_wiz_0 rise@0.000ns - clk_110_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.515%)  route 0.054ns (22.485%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_110_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_110_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout2_buf/O
                         net (fo=1275, routed)        0.597    -0.567    DB/clk_110
    SLICE_X0Y81          FDRE                                         r  DB/shift_pb3_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y81          FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  DB/shift_pb3_reg[3]/Q
                         net (fo=1, routed)           0.054    -0.372    DB/shift_pb3[3]
    SLICE_X1Y81          LUT5 (Prop_lut5_I0_O)        0.045    -0.327 r  DB/pbtn_db[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.327    DB/pbtn_db[3]_i_1_n_0
    SLICE_X1Y81          FDRE                                         r  DB/pbtn_db_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_110_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_110_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout2_buf/O
                         net (fo=1275, routed)        0.868    -0.805    DB/clk_110
    SLICE_X1Y81          FDRE                                         r  DB/pbtn_db_reg[3]/C
                         clock pessimism              0.251    -0.554    
    SLICE_X1Y81          FDRE (Hold_fdre_C_D)         0.091    -0.463    DB/pbtn_db_reg[3]
  -------------------------------------------------------------------
                         required time                          0.463    
                         arrival time                          -0.327    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 OUTMUX/BINBCD/dat_bcd_o_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_110_clk_wiz_0  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            OUTMUX/dig6_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by clk_110_clk_wiz_0  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             clk_110_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_110_clk_wiz_0 rise@0.000ns - clk_110_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_110_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_110_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout2_buf/O
                         net (fo=1275, routed)        0.571    -0.593    OUTMUX/BINBCD/JA_OBUF[0]
    SLICE_X9Y84          FDRE                                         r  OUTMUX/BINBCD/dat_bcd_o_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y84          FDRE (Prop_fdre_C_Q)         0.141    -0.452 r  OUTMUX/BINBCD/dat_bcd_o_reg[25]/Q
                         net (fo=1, routed)           0.087    -0.365    OUTMUX/BINBCD/bcd_converter_out[25]
    SLICE_X8Y84          LUT2 (Prop_lut2_I1_O)        0.045    -0.320 r  OUTMUX/BINBCD/binary_to_bcd_LUT2_5/O
                         net (fo=1, routed)           0.000    -0.320    OUTMUX/BINBCD_n_33
    SLICE_X8Y84          FDSE                                         r  OUTMUX/dig6_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_110_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_110_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout2_buf/O
                         net (fo=1275, routed)        0.840    -0.833    OUTMUX/JA_OBUF[0]
    SLICE_X8Y84          FDSE                                         r  OUTMUX/dig6_reg[1]/C
                         clock pessimism              0.253    -0.580    
    SLICE_X8Y84          FDSE (Hold_fdse_C_D)         0.120    -0.460    OUTMUX/dig6_reg[1]
  -------------------------------------------------------------------
                         required time                          0.460    
                         arrival time                          -0.320    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 DB/shift_swtch3_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_110_clk_wiz_0  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            DB/swtch_db_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_110_clk_wiz_0  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             clk_110_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_110_clk_wiz_0 rise@0.000ns - clk_110_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.186ns (74.661%)  route 0.063ns (25.339%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_110_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_110_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout2_buf/O
                         net (fo=1275, routed)        0.600    -0.564    DB/clk_110
    SLICE_X0Y63          FDRE                                         r  DB/shift_swtch3_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y63          FDRE (Prop_fdre_C_Q)         0.141    -0.423 r  DB/shift_swtch3_reg[1]/Q
                         net (fo=2, routed)           0.063    -0.360    DB/shift_swtch3[1]
    SLICE_X1Y63          LUT5 (Prop_lut5_I2_O)        0.045    -0.315 r  DB/swtch_db[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.315    DB/swtch_db[3]_i_1_n_0
    SLICE_X1Y63          FDRE                                         r  DB/swtch_db_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_110_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_110_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout2_buf/O
                         net (fo=1275, routed)        0.872    -0.801    DB/clk_110
    SLICE_X1Y63          FDRE                                         r  DB/swtch_db_reg[3]/C
                         clock pessimism              0.250    -0.551    
    SLICE_X1Y63          FDRE (Hold_fdre_C_D)         0.092    -0.459    DB/swtch_db_reg[3]
  -------------------------------------------------------------------
                         required time                          0.459    
                         arrival time                          -0.315    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 DB/shift_pb1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_110_clk_wiz_0  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            DB/pbtn_db_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_110_clk_wiz_0  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             clk_110_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_110_clk_wiz_0 rise@0.000ns - clk_110_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.186ns (74.147%)  route 0.065ns (25.853%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_110_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_110_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout2_buf/O
                         net (fo=1275, routed)        0.596    -0.568    DB/clk_110
    SLICE_X0Y80          FDRE                                         r  DB/shift_pb1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y80          FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  DB/shift_pb1_reg[2]/Q
                         net (fo=2, routed)           0.065    -0.362    DB/shift_pb1[2]
    SLICE_X1Y80          LUT5 (Prop_lut5_I1_O)        0.045    -0.317 r  DB/pbtn_db[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.317    DB/pbtn_db[1]_i_1_n_0
    SLICE_X1Y80          FDRE                                         r  DB/pbtn_db_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_110_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_110_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout2_buf/O
                         net (fo=1275, routed)        0.867    -0.806    DB/clk_110
    SLICE_X1Y80          FDRE                                         r  DB/pbtn_db_reg[1]/C
                         clock pessimism              0.251    -0.555    
    SLICE_X1Y80          FDRE (Hold_fdre_C_D)         0.091    -0.464    DB/pbtn_db_reg[1]
  -------------------------------------------------------------------
                         required time                          0.464    
                         arrival time                          -0.317    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 DB/shift_swtch13_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_110_clk_wiz_0  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            DB/swtch_db_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_110_clk_wiz_0  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             clk_110_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_110_clk_wiz_0 rise@0.000ns - clk_110_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.186ns (74.147%)  route 0.065ns (25.853%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_110_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_110_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout2_buf/O
                         net (fo=1275, routed)        0.602    -0.562    DB/clk_110
    SLICE_X0Y60          FDRE                                         r  DB/shift_swtch13_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y60          FDRE (Prop_fdre_C_Q)         0.141    -0.421 r  DB/shift_swtch13_reg[2]/Q
                         net (fo=2, routed)           0.065    -0.356    DB/shift_swtch13[2]
    SLICE_X1Y60          LUT5 (Prop_lut5_I1_O)        0.045    -0.311 r  DB/swtch_db[13]_i_1/O
                         net (fo=1, routed)           0.000    -0.311    DB/swtch_db[13]_i_1_n_0
    SLICE_X1Y60          FDRE                                         r  DB/swtch_db_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_110_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_110_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout2_buf/O
                         net (fo=1275, routed)        0.875    -0.798    DB/clk_110
    SLICE_X1Y60          FDRE                                         r  DB/swtch_db_reg[13]/C
                         clock pessimism              0.249    -0.549    
    SLICE_X1Y60          FDRE (Hold_fdre_C_D)         0.091    -0.458    DB/swtch_db_reg[13]
  -------------------------------------------------------------------
                         required time                          0.458    
                         arrival time                          -0.311    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 DB/shift_swtch14_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_110_clk_wiz_0  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            DB/swtch_db_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_110_clk_wiz_0  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             clk_110_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_110_clk_wiz_0 rise@0.000ns - clk_110_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.186ns (74.147%)  route 0.065ns (25.853%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_110_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_110_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout2_buf/O
                         net (fo=1275, routed)        0.602    -0.562    DB/clk_110
    SLICE_X0Y61          FDRE                                         r  DB/shift_swtch14_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y61          FDRE (Prop_fdre_C_Q)         0.141    -0.421 r  DB/shift_swtch14_reg[1]/Q
                         net (fo=2, routed)           0.065    -0.356    DB/shift_swtch14[1]
    SLICE_X1Y61          LUT5 (Prop_lut5_I2_O)        0.045    -0.311 r  DB/swtch_db[14]_i_1/O
                         net (fo=1, routed)           0.000    -0.311    DB/swtch_db[14]_i_1_n_0
    SLICE_X1Y61          FDRE                                         r  DB/swtch_db_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_110_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_110_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout2_buf/O
                         net (fo=1275, routed)        0.875    -0.798    DB/clk_110
    SLICE_X1Y61          FDRE                                         r  DB/swtch_db_reg[14]/C
                         clock pessimism              0.249    -0.549    
    SLICE_X1Y61          FDRE (Hold_fdre_C_D)         0.091    -0.458    DB/swtch_db_reg[14]
  -------------------------------------------------------------------
                         required time                          0.458    
                         arrival time                          -0.311    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 DB/shift_swtch1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_110_clk_wiz_0  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            DB/swtch_db_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_110_clk_wiz_0  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             clk_110_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_110_clk_wiz_0 rise@0.000ns - clk_110_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.186ns (74.147%)  route 0.065ns (25.853%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_110_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_110_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout2_buf/O
                         net (fo=1275, routed)        0.602    -0.562    DB/clk_110
    SLICE_X0Y88          FDRE                                         r  DB/shift_swtch1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y88          FDRE (Prop_fdre_C_Q)         0.141    -0.421 r  DB/shift_swtch1_reg[1]/Q
                         net (fo=2, routed)           0.065    -0.356    DB/shift_swtch1[1]
    SLICE_X1Y88          LUT5 (Prop_lut5_I2_O)        0.045    -0.311 r  DB/swtch_db[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.311    DB/swtch_db[1]_i_1_n_0
    SLICE_X1Y88          FDRE                                         r  DB/swtch_db_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_110_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_110_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout2_buf/O
                         net (fo=1275, routed)        0.875    -0.798    DB/clk_110
    SLICE_X1Y88          FDRE                                         r  DB/swtch_db_reg[1]/C
                         clock pessimism              0.249    -0.549    
    SLICE_X1Y88          FDRE (Hold_fdre_C_D)         0.091    -0.458    DB/swtch_db_reg[1]
  -------------------------------------------------------------------
                         required time                          0.458    
                         arrival time                          -0.311    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 DB/shift_pb5_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_110_clk_wiz_0  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            DB/pbtn_db_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_110_clk_wiz_0  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             clk_110_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_110_clk_wiz_0 rise@0.000ns - clk_110_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.186ns (73.783%)  route 0.066ns (26.217%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_110_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_110_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout2_buf/O
                         net (fo=1275, routed)        0.598    -0.566    DB/clk_110
    SLICE_X0Y82          FDRE                                         r  DB/shift_pb5_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y82          FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  DB/shift_pb5_reg[2]/Q
                         net (fo=2, routed)           0.066    -0.359    DB/shift_pb5[2]
    SLICE_X1Y82          LUT5 (Prop_lut5_I1_O)        0.045    -0.314 r  DB/pbtn_db[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.314    DB/pbtn_db[5]_i_1_n_0
    SLICE_X1Y82          FDRE                                         r  DB/pbtn_db_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_110_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_110_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout2_buf/O
                         net (fo=1275, routed)        0.869    -0.804    DB/clk_110
    SLICE_X1Y82          FDRE                                         r  DB/pbtn_db_reg[5]/C
                         clock pessimism              0.251    -0.553    
    SLICE_X1Y82          FDRE (Hold_fdre_C_D)         0.091    -0.462    DB/pbtn_db_reg[5]
  -------------------------------------------------------------------
                         required time                          0.462    
                         arrival time                          -0.314    
  -------------------------------------------------------------------
                         slack                                  0.148    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_110_clk_wiz_0
Waveform(ns):       { 0.000 4.545 }
Period(ns):         9.091
Sources:            { generated_clock/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         9.091       6.936      BUFGCTRL_X0Y16   generated_clock/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         9.091       7.842      MMCME2_ADV_X1Y2  generated_clock/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         9.091       8.091      SLICE_X2Y95      DB/db_count_reg[28]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.091       8.091      SLICE_X2Y96      DB/db_count_reg[29]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.091       8.091      SLICE_X2Y89      DB/db_count_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.091       8.091      SLICE_X2Y96      DB/db_count_reg[30]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.091       8.091      SLICE_X2Y96      DB/db_count_reg[31]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.091       8.091      SLICE_X2Y89      DB/db_count_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.091       8.091      SLICE_X2Y89      DB/db_count_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.091       8.091      SLICE_X2Y90      DB/db_count_reg[5]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       9.091       204.269    MMCME2_ADV_X1Y2  generated_clock/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.545       4.045      SLICE_X9Y86      DB/swtch_db_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.545       4.045      SLICE_X1Y81      DB/swtch_db_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.545       4.045      SLICE_X1Y81      DB/swtch_db_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.545       4.045      SLICE_X9Y86      DB/swtch_db_reg[7]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.545       4.045      SLICE_X14Y63     DB/swtch_db_reg[8]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.545       4.045      SLICE_X14Y63     DB/swtch_db_reg[9]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.545       4.045      SLICE_X6Y87      OUTMUX/BINBCD/bcd_reg_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.545       4.045      SLICE_X6Y87      OUTMUX/BINBCD/bcd_reg_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.545       4.045      SLICE_X6Y87      OUTMUX/BINBCD/bcd_reg_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.545       4.045      SLICE_X6Y87      OUTMUX/BINBCD/bcd_reg_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.545       4.045      SLICE_X2Y89      DB/db_count_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.545       4.045      SLICE_X2Y89      DB/db_count_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.545       4.045      SLICE_X2Y89      DB/db_count_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.545       4.045      SLICE_X1Y60      DB/swtch_db_reg[15]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.545       4.045      SLICE_X1Y88      DB/swtch_db_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.545       4.045      SLICE_X0Y78      DB/swtch_db_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.545       4.045      SLICE_X6Y83      OUTMUX/BINBCD/bcd_reg_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.545       4.045      SLICE_X5Y67      OUTMUX/operands_dly_reg[11][4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.545       4.045      SLICE_X5Y67      OUTMUX/operands_dly_reg[11][6]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.545       4.045      SLICE_X6Y67      OUTMUX/operands_dly_reg[11][8]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { generated_clock/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17   generated_clock/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  generated_clock/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  generated_clock/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  generated_clock/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  generated_clock/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  generated_clock/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  generated_clock/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  generated_clock/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  generated_clock/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  generated_clock/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  generated_clock/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_110_clk_wiz_0_1
  To Clock:  clk_110_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        2.876ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.109ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.045ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.876ns  (required time - arrival time)
  Source:                 u_mean/sums_reg[0][13]/C
                            (rising edge-triggered cell FDRE clocked by clk_110_clk_wiz_0_1  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            u_mean/result_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_110_clk_wiz_0_1  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             clk_110_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.091ns  (clk_110_clk_wiz_0_1 rise@9.091ns - clk_110_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.054ns  (logic 1.598ns (26.397%)  route 4.456ns (73.603%))
  Logic Levels:           5  (LUT3=2 LUT6=3)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.513ns = ( 7.578 - 9.091 ) 
    Source Clock Delay      (SCD):    -0.833ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_110_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_110_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout2_buf/O
                         net (fo=1275, routed)        1.707    -0.833    u_mean/clk_110
    SLICE_X6Y72          FDRE                                         r  u_mean/sums_reg[0][13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y72          FDRE (Prop_fdre_C_Q)         0.518    -0.315 r  u_mean/sums_reg[0][13]/Q
                         net (fo=10, routed)          1.278     0.963    u_mean/sums_reg[0]_12[13]
    SLICE_X12Y74         LUT6 (Prop_lut6_I2_O)        0.124     1.087 r  u_mean/result[13]_i_1/O
                         net (fo=7, routed)           1.022     2.109    u_mean/result[13]_i_1_n_0
    SLICE_X15Y74         LUT3 (Prop_lut3_I2_O)        0.152     2.261 r  u_mean/result[11]_i_2/O
                         net (fo=2, routed)           0.791     3.052    u_mean/result[11]_i_2_n_0
    SLICE_X15Y74         LUT6 (Prop_lut6_I0_O)        0.326     3.378 r  u_mean/result[11]_i_1/O
                         net (fo=7, routed)           0.664     4.042    u_mean/result[11]_i_1_n_0
    SLICE_X14Y75         LUT3 (Prop_lut3_I2_O)        0.150     4.192 r  u_mean/result[0]_bret_bret_bret_bret_bret_bret_bret__13_i_1/O
                         net (fo=2, routed)           0.701     4.893    u_mean/result[0]_bret_bret_bret_bret_bret_bret_bret__13_i_1_n_0
    SLICE_X15Y75         LUT6 (Prop_lut6_I0_O)        0.328     5.221 r  u_mean/result[9]_i_1/O
                         net (fo=1, routed)           0.000     5.221    u_mean/result[9]_i_1_n_0
    SLICE_X15Y75         FDRE                                         r  u_mean/result_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_110_clk_wiz_0_1 rise edge)
                                                      9.091     9.091 r  
    E3                                                0.000     9.091 r  clk (IN)
                         net (fo=0)                   0.000     9.091    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.502 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.664    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     4.340 r  generated_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     5.979    generated_clock/inst/clk_110_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.070 r  generated_clock/inst/clkout2_buf/O
                         net (fo=1275, routed)        1.507     7.578    u_mean/clk_110
    SLICE_X15Y75         FDRE                                         r  u_mean/result_reg[9]/C
                         clock pessimism              0.559     8.137    
                         clock uncertainty           -0.070     8.068    
    SLICE_X15Y75         FDRE (Setup_fdre_C_D)        0.029     8.097    u_mean/result_reg[9]
  -------------------------------------------------------------------
                         required time                          8.097    
                         arrival time                          -5.221    
  -------------------------------------------------------------------
                         slack                                  2.876    

Slack (MET) :             2.919ns  (required time - arrival time)
  Source:                 u_mean/sums_reg[0][13]/C
                            (rising edge-triggered cell FDRE clocked by clk_110_clk_wiz_0_1  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            u_mean/result_reg[0]_bret_bret_bret_bret_bret_bret_bret__13/D
                            (rising edge-triggered cell FDRE clocked by clk_110_clk_wiz_0_1  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             clk_110_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.091ns  (clk_110_clk_wiz_0_1 rise@9.091ns - clk_110_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.733ns  (logic 1.270ns (22.151%)  route 4.463ns (77.849%))
  Logic Levels:           4  (LUT3=2 LUT6=2)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.510ns = ( 7.581 - 9.091 ) 
    Source Clock Delay      (SCD):    -0.833ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_110_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_110_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout2_buf/O
                         net (fo=1275, routed)        1.707    -0.833    u_mean/clk_110
    SLICE_X6Y72          FDRE                                         r  u_mean/sums_reg[0][13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y72          FDRE (Prop_fdre_C_Q)         0.518    -0.315 r  u_mean/sums_reg[0][13]/Q
                         net (fo=10, routed)          1.278     0.963    u_mean/sums_reg[0]_12[13]
    SLICE_X12Y74         LUT6 (Prop_lut6_I2_O)        0.124     1.087 r  u_mean/result[13]_i_1/O
                         net (fo=7, routed)           1.022     2.109    u_mean/result[13]_i_1_n_0
    SLICE_X15Y74         LUT3 (Prop_lut3_I2_O)        0.152     2.261 r  u_mean/result[11]_i_2/O
                         net (fo=2, routed)           0.791     3.052    u_mean/result[11]_i_2_n_0
    SLICE_X15Y74         LUT6 (Prop_lut6_I0_O)        0.326     3.378 r  u_mean/result[11]_i_1/O
                         net (fo=7, routed)           0.664     4.042    u_mean/result[11]_i_1_n_0
    SLICE_X14Y75         LUT3 (Prop_lut3_I2_O)        0.150     4.192 r  u_mean/result[0]_bret_bret_bret_bret_bret_bret_bret__13_i_1/O
                         net (fo=2, routed)           0.709     4.901    u_mean/result[0]_bret_bret_bret_bret_bret_bret_bret__13_i_1_n_0
    SLICE_X15Y72         FDRE                                         r  u_mean/result_reg[0]_bret_bret_bret_bret_bret_bret_bret__13/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_110_clk_wiz_0_1 rise edge)
                                                      9.091     9.091 r  
    E3                                                0.000     9.091 r  clk (IN)
                         net (fo=0)                   0.000     9.091    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.502 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.664    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     4.340 r  generated_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     5.979    generated_clock/inst/clk_110_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.070 r  generated_clock/inst/clkout2_buf/O
                         net (fo=1275, routed)        1.510     7.581    u_mean/clk_110
    SLICE_X15Y72         FDRE                                         r  u_mean/result_reg[0]_bret_bret_bret_bret_bret_bret_bret__13/C
                         clock pessimism              0.559     8.140    
                         clock uncertainty           -0.070     8.071    
    SLICE_X15Y72         FDRE (Setup_fdre_C_D)       -0.251     7.820    u_mean/result_reg[0]_bret_bret_bret_bret_bret_bret_bret__13
  -------------------------------------------------------------------
                         required time                          7.820    
                         arrival time                          -4.901    
  -------------------------------------------------------------------
                         slack                                  2.919    

Slack (MET) :             3.027ns  (required time - arrival time)
  Source:                 u_mean/result_reg[0]_bret_bret_bret_bret_bret_bret_bret__3/C
                            (rising edge-triggered cell FDRE clocked by clk_110_clk_wiz_0_1  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            result_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_110_clk_wiz_0_1  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             clk_110_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.091ns  (clk_110_clk_wiz_0_1 rise@9.091ns - clk_110_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.057ns  (logic 1.735ns (28.647%)  route 4.322ns (71.353%))
  Logic Levels:           5  (LUT3=2 LUT6=3)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns = ( 7.584 - 9.091 ) 
    Source Clock Delay      (SCD):    -0.911ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_110_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_110_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout2_buf/O
                         net (fo=1275, routed)        1.629    -0.911    u_mean/clk_110
    SLICE_X14Y72         FDRE                                         r  u_mean/result_reg[0]_bret_bret_bret_bret_bret_bret_bret__3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y72         FDRE (Prop_fdre_C_Q)         0.478    -0.433 f  u_mean/result_reg[0]_bret_bret_bret_bret_bret_bret_bret__3/Q
                         net (fo=6, routed)           0.866     0.433    u_mean/result_reg[0]_bret_bret_bret_bret_bret_bret_bret__3_n_0
    SLICE_X15Y72         LUT6 (Prop_lut6_I1_O)        0.301     0.734 r  u_mean/result[8]_i_1/O
                         net (fo=7, routed)           0.856     1.590    u_mean/result_reg[8]
    SLICE_X14Y71         LUT3 (Prop_lut3_I2_O)        0.150     1.740 r  u_mean/result[6]_i_2/O
                         net (fo=2, routed)           0.818     2.558    u_mean/result[6]_i_2_n_0
    SLICE_X14Y70         LUT6 (Prop_lut6_I0_O)        0.328     2.886 r  u_mean/result[6]_i_1/O
                         net (fo=7, routed)           0.828     3.714    u_mean/result_reg[6]
    SLICE_X14Y69         LUT3 (Prop_lut3_I2_O)        0.150     3.864 r  u_mean/result[2]_bret_bret__7_i_1/O
                         net (fo=2, routed)           0.954     4.818    u_mean/result_reg[2]_bret_bret__7
    SLICE_X14Y69         LUT6 (Prop_lut6_I0_O)        0.328     5.146 r  u_mean/result[4]_i_1/O
                         net (fo=1, routed)           0.000     5.146    u_mean_n_4
    SLICE_X14Y69         FDRE                                         r  result_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_110_clk_wiz_0_1 rise edge)
                                                      9.091     9.091 r  
    E3                                                0.000     9.091 r  clk (IN)
                         net (fo=0)                   0.000     9.091    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.502 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.664    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     4.340 r  generated_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     5.979    generated_clock/inst/clk_110_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.070 r  generated_clock/inst/clkout2_buf/O
                         net (fo=1275, routed)        1.513     7.584    JA_OBUF[4]
    SLICE_X14Y69         FDRE                                         r  result_reg[4]/C
                         clock pessimism              0.577     8.161    
                         clock uncertainty           -0.070     8.092    
    SLICE_X14Y69         FDRE (Setup_fdre_C_D)        0.081     8.173    result_reg[4]
  -------------------------------------------------------------------
                         required time                          8.173    
                         arrival time                          -5.146    
  -------------------------------------------------------------------
                         slack                                  3.027    

Slack (MET) :             3.199ns  (required time - arrival time)
  Source:                 u_mean/sums_reg[0][14]/C
                            (rising edge-triggered cell FDRE clocked by clk_110_clk_wiz_0_1  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            u_mean/result_reg[0]_bret_bret_bret_bret_bret_bret_bret__1/D
                            (rising edge-triggered cell FDRE clocked by clk_110_clk_wiz_0_1  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             clk_110_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.091ns  (clk_110_clk_wiz_0_1 rise@9.091ns - clk_110_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.654ns  (logic 1.608ns (28.439%)  route 4.046ns (71.561%))
  Logic Levels:           5  (LUT3=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.513ns = ( 7.578 - 9.091 ) 
    Source Clock Delay      (SCD):    -0.833ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_110_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_110_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout2_buf/O
                         net (fo=1275, routed)        1.707    -0.833    u_mean/clk_110
    SLICE_X6Y72          FDRE                                         r  u_mean/sums_reg[0][14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y72          FDRE (Prop_fdre_C_Q)         0.518    -0.315 r  u_mean/sums_reg[0][14]/Q
                         net (fo=6, routed)           1.083     0.768    u_mean/sums_reg[0]_12[14]
    SLICE_X15Y74         LUT3 (Prop_lut3_I0_O)        0.152     0.920 r  u_mean/result[12]_i_2/O
                         net (fo=2, routed)           0.773     1.693    u_mean/result[12]_i_2_n_0
    SLICE_X13Y74         LUT6 (Prop_lut6_I0_O)        0.332     2.025 r  u_mean/result[12]_i_1/O
                         net (fo=7, routed)           0.629     2.654    u_mean/result[12]_i_1_n_0
    SLICE_X15Y75         LUT3 (Prop_lut3_I2_O)        0.150     2.804 r  u_mean/result[0]_bret_bret_bret_bret_bret_bret_bret__0_i_2/O
                         net (fo=2, routed)           0.865     3.669    u_mean/result[0]_bret_bret_bret_bret_bret_bret_bret__0_i_2_n_0
    SLICE_X15Y75         LUT6 (Prop_lut6_I0_O)        0.332     4.001 r  u_mean/result[10]_i_1/O
                         net (fo=5, routed)           0.507     4.507    u_mean/result[10]_i_1_n_0
    SLICE_X14Y75         LUT5 (Prop_lut5_I3_O)        0.124     4.631 r  u_mean/result[0]_bret_bret_bret_bret_bret_bret_bret__1_i_1/O
                         net (fo=1, routed)           0.190     4.822    u_mean/result[0]_bret_bret_bret_bret_bret_bret_bret__1_i_1_n_0
    SLICE_X15Y75         FDRE                                         r  u_mean/result_reg[0]_bret_bret_bret_bret_bret_bret_bret__1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_110_clk_wiz_0_1 rise edge)
                                                      9.091     9.091 r  
    E3                                                0.000     9.091 r  clk (IN)
                         net (fo=0)                   0.000     9.091    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.502 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.664    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     4.340 r  generated_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     5.979    generated_clock/inst/clk_110_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.070 r  generated_clock/inst/clkout2_buf/O
                         net (fo=1275, routed)        1.507     7.578    u_mean/clk_110
    SLICE_X15Y75         FDRE                                         r  u_mean/result_reg[0]_bret_bret_bret_bret_bret_bret_bret__1/C
                         clock pessimism              0.559     8.137    
                         clock uncertainty           -0.070     8.068    
    SLICE_X15Y75         FDRE (Setup_fdre_C_D)       -0.047     8.021    u_mean/result_reg[0]_bret_bret_bret_bret_bret_bret_bret__1
  -------------------------------------------------------------------
                         required time                          8.021    
                         arrival time                          -4.822    
  -------------------------------------------------------------------
                         slack                                  3.199    

Slack (MET) :             3.342ns  (required time - arrival time)
  Source:                 result_reg[2]_bret_bret/C
                            (rising edge-triggered cell FDRE clocked by clk_110_clk_wiz_0_1  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            OUTMUX/cnvt_ff_reg_bret_bret_bret__20_fret/D
                            (rising edge-triggered cell FDRE clocked by clk_110_clk_wiz_0_1  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             clk_110_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.091ns  (clk_110_clk_wiz_0_1 rise@9.091ns - clk_110_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.743ns  (logic 2.341ns (40.762%)  route 3.402ns (59.238%))
  Logic Levels:           7  (CARRY4=2 LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.513ns = ( 7.578 - 9.091 ) 
    Source Clock Delay      (SCD):    -0.906ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_110_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_110_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout2_buf/O
                         net (fo=1275, routed)        1.634    -0.906    JA_OBUF[4]
    SLICE_X15Y69         FDRE                                         r  result_reg[2]_bret_bret/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y69         FDRE (Prop_fdre_C_Q)         0.419    -0.487 r  result_reg[2]_bret_bret/Q
                         net (fo=6, routed)           0.864     0.378    u_mean/result_reg[2]_bret_bret_0
    SLICE_X14Y68         LUT3 (Prop_lut3_I0_O)        0.322     0.700 r  u_mean/result_dly[2]_i_2/O
                         net (fo=2, routed)           0.815     1.515    u_mean/result_dly[2]_i_2_n_0
    SLICE_X14Y69         LUT6 (Prop_lut6_I0_O)        0.328     1.843 r  u_mean/result_dly[2]_i_1/O
                         net (fo=7, routed)           1.042     2.884    u_mean/D[2]
    SLICE_X15Y68         LUT5 (Prop_lut5_I3_O)        0.152     3.036 r  u_mean/result_dly[0]_i_2/O
                         net (fo=1, routed)           0.154     3.191    u_mean/result_dly[0]_i_2_n_0
    SLICE_X15Y68         LUT6 (Prop_lut6_I0_O)        0.326     3.517 r  u_mean/result_dly[0]_i_1/O
                         net (fo=3, routed)           0.527     4.043    u_mean/D[0]
    SLICE_X14Y73         LUT6 (Prop_lut6_I0_O)        0.124     4.167 r  u_mean/i__carry_i_4/O
                         net (fo=1, routed)           0.000     4.167    OUTMUX/S[0]
    SLICE_X14Y73         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     4.680 r  OUTMUX/cnvt_ff15_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     4.680    OUTMUX/cnvt_ff15_inferred__0/i__carry_n_0
    SLICE_X14Y74         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     4.837 r  OUTMUX/cnvt_ff15_inferred__0/i__carry__0/CO[1]
                         net (fo=1, routed)           0.000     4.837    OUTMUX/cnvt_ff15_inferred__0/i__carry__0_n_2
    SLICE_X14Y74         FDRE                                         r  OUTMUX/cnvt_ff_reg_bret_bret_bret__20_fret/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_110_clk_wiz_0_1 rise edge)
                                                      9.091     9.091 r  
    E3                                                0.000     9.091 r  clk (IN)
                         net (fo=0)                   0.000     9.091    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.502 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.664    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     4.340 r  generated_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     5.979    generated_clock/inst/clk_110_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.070 r  generated_clock/inst/clkout2_buf/O
                         net (fo=1275, routed)        1.507     7.578    OUTMUX/JA_OBUF[0]
    SLICE_X14Y74         FDRE                                         r  OUTMUX/cnvt_ff_reg_bret_bret_bret__20_fret/C
                         clock pessimism              0.577     8.155    
                         clock uncertainty           -0.070     8.086    
    SLICE_X14Y74         FDRE (Setup_fdre_C_D)        0.094     8.180    OUTMUX/cnvt_ff_reg_bret_bret_bret__20_fret
  -------------------------------------------------------------------
                         required time                          8.180    
                         arrival time                          -4.837    
  -------------------------------------------------------------------
                         slack                                  3.342    

Slack (MET) :             3.369ns  (required time - arrival time)
  Source:                 u_mean/result_reg[0]_bret_bret_bret_bret_bret_bret_bret__3/C
                            (rising edge-triggered cell FDRE clocked by clk_110_clk_wiz_0_1  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            result_reg[2]_bret_bret__7/D
                            (rising edge-triggered cell FDRE clocked by clk_110_clk_wiz_0_1  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             clk_110_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.091ns  (clk_110_clk_wiz_0_1 rise@9.091ns - clk_110_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.400ns  (logic 1.407ns (26.058%)  route 3.993ns (73.942%))
  Logic Levels:           4  (LUT3=2 LUT6=2)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns = ( 7.584 - 9.091 ) 
    Source Clock Delay      (SCD):    -0.911ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_110_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_110_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout2_buf/O
                         net (fo=1275, routed)        1.629    -0.911    u_mean/clk_110
    SLICE_X14Y72         FDRE                                         r  u_mean/result_reg[0]_bret_bret_bret_bret_bret_bret_bret__3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y72         FDRE (Prop_fdre_C_Q)         0.478    -0.433 f  u_mean/result_reg[0]_bret_bret_bret_bret_bret_bret_bret__3/Q
                         net (fo=6, routed)           0.866     0.433    u_mean/result_reg[0]_bret_bret_bret_bret_bret_bret_bret__3_n_0
    SLICE_X15Y72         LUT6 (Prop_lut6_I1_O)        0.301     0.734 r  u_mean/result[8]_i_1/O
                         net (fo=7, routed)           0.856     1.590    u_mean/result_reg[8]
    SLICE_X14Y71         LUT3 (Prop_lut3_I2_O)        0.150     1.740 r  u_mean/result[6]_i_2/O
                         net (fo=2, routed)           0.818     2.558    u_mean/result[6]_i_2_n_0
    SLICE_X14Y70         LUT6 (Prop_lut6_I0_O)        0.328     2.886 r  u_mean/result[6]_i_1/O
                         net (fo=7, routed)           0.828     3.714    u_mean/result_reg[6]
    SLICE_X14Y69         LUT3 (Prop_lut3_I2_O)        0.150     3.864 r  u_mean/result[2]_bret_bret__7_i_1/O
                         net (fo=2, routed)           0.625     4.489    u_mean_n_5
    SLICE_X14Y69         FDRE                                         r  result_reg[2]_bret_bret__7/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_110_clk_wiz_0_1 rise edge)
                                                      9.091     9.091 r  
    E3                                                0.000     9.091 r  clk (IN)
                         net (fo=0)                   0.000     9.091    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.502 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.664    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     4.340 r  generated_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     5.979    generated_clock/inst/clk_110_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.070 r  generated_clock/inst/clkout2_buf/O
                         net (fo=1275, routed)        1.513     7.584    JA_OBUF[4]
    SLICE_X14Y69         FDRE                                         r  result_reg[2]_bret_bret__7/C
                         clock pessimism              0.577     8.161    
                         clock uncertainty           -0.070     8.092    
    SLICE_X14Y69         FDRE (Setup_fdre_C_D)       -0.234     7.858    result_reg[2]_bret_bret__7
  -------------------------------------------------------------------
                         required time                          7.858    
                         arrival time                          -4.489    
  -------------------------------------------------------------------
                         slack                                  3.369    

Slack (MET) :             3.469ns  (required time - arrival time)
  Source:                 u_mean/sums_reg[0][14]/C
                            (rising edge-triggered cell FDRE clocked by clk_110_clk_wiz_0_1  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            u_mean/result_reg[0]_bret_bret_bret_bret_bret_bret_bret__4/D
                            (rising edge-triggered cell FDRE clocked by clk_110_clk_wiz_0_1  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             clk_110_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.091ns  (clk_110_clk_wiz_0_1 rise@9.091ns - clk_110_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.463ns  (logic 1.608ns (29.432%)  route 3.855ns (70.568%))
  Logic Levels:           5  (LUT3=3 LUT6=2)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.510ns = ( 7.581 - 9.091 ) 
    Source Clock Delay      (SCD):    -0.833ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_110_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_110_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout2_buf/O
                         net (fo=1275, routed)        1.707    -0.833    u_mean/clk_110
    SLICE_X6Y72          FDRE                                         r  u_mean/sums_reg[0][14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y72          FDRE (Prop_fdre_C_Q)         0.518    -0.315 r  u_mean/sums_reg[0][14]/Q
                         net (fo=6, routed)           1.083     0.768    u_mean/sums_reg[0]_12[14]
    SLICE_X15Y74         LUT3 (Prop_lut3_I0_O)        0.152     0.920 r  u_mean/result[12]_i_2/O
                         net (fo=2, routed)           0.773     1.693    u_mean/result[12]_i_2_n_0
    SLICE_X13Y74         LUT6 (Prop_lut6_I0_O)        0.332     2.025 r  u_mean/result[12]_i_1/O
                         net (fo=7, routed)           0.629     2.654    u_mean/result[12]_i_1_n_0
    SLICE_X15Y75         LUT3 (Prop_lut3_I2_O)        0.150     2.804 r  u_mean/result[0]_bret_bret_bret_bret_bret_bret_bret__0_i_2/O
                         net (fo=2, routed)           0.865     3.669    u_mean/result[0]_bret_bret_bret_bret_bret_bret_bret__0_i_2_n_0
    SLICE_X15Y75         LUT6 (Prop_lut6_I0_O)        0.332     4.001 r  u_mean/result[10]_i_1/O
                         net (fo=5, routed)           0.506     4.507    u_mean/result[10]_i_1_n_0
    SLICE_X15Y72         LUT3 (Prop_lut3_I2_O)        0.124     4.631 r  u_mean/result[0]_bret_bret_bret_bret_bret_bret_bret__4_i_1/O
                         net (fo=1, routed)           0.000     4.631    u_mean/result[0]_bret_bret_bret_bret_bret_bret_bret__4_i_1_n_0
    SLICE_X15Y72         FDRE                                         r  u_mean/result_reg[0]_bret_bret_bret_bret_bret_bret_bret__4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_110_clk_wiz_0_1 rise edge)
                                                      9.091     9.091 r  
    E3                                                0.000     9.091 r  clk (IN)
                         net (fo=0)                   0.000     9.091    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.502 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.664    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     4.340 r  generated_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     5.979    generated_clock/inst/clk_110_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.070 r  generated_clock/inst/clkout2_buf/O
                         net (fo=1275, routed)        1.510     7.581    u_mean/clk_110
    SLICE_X15Y72         FDRE                                         r  u_mean/result_reg[0]_bret_bret_bret_bret_bret_bret_bret__4/C
                         clock pessimism              0.559     8.140    
                         clock uncertainty           -0.070     8.071    
    SLICE_X15Y72         FDRE (Setup_fdre_C_D)        0.029     8.100    u_mean/result_reg[0]_bret_bret_bret_bret_bret_bret_bret__4
  -------------------------------------------------------------------
                         required time                          8.100    
                         arrival time                          -4.631    
  -------------------------------------------------------------------
                         slack                                  3.469    

Slack (MET) :             3.473ns  (required time - arrival time)
  Source:                 DB/db_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_110_clk_wiz_0_1  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            DB/shift_swtch11_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_110_clk_wiz_0_1  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             clk_110_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.091ns  (clk_110_clk_wiz_0_1 rise@9.091ns - clk_110_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.301ns  (logic 1.086ns (20.485%)  route 4.215ns (79.515%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.418ns = ( 7.673 - 9.091 ) 
    Source Clock Delay      (SCD):    -0.817ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_110_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_110_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout2_buf/O
                         net (fo=1275, routed)        1.723    -0.817    DB/clk_110
    SLICE_X2Y89          FDRE                                         r  DB/db_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y89          FDRE (Prop_fdre_C_Q)         0.518    -0.299 r  DB/db_count_reg[4]/Q
                         net (fo=2, routed)           0.809     0.511    DB/db_count_reg_n_0_[4]
    SLICE_X3Y90          LUT4 (Prop_lut4_I1_O)        0.124     0.635 f  DB/db_count[31]_i_8/O
                         net (fo=1, routed)           0.401     1.036    DB/db_count[31]_i_8_n_0
    SLICE_X3Y89          LUT5 (Prop_lut5_I4_O)        0.118     1.154 f  DB/db_count[31]_i_4/O
                         net (fo=1, routed)           0.719     1.873    DB/db_count[31]_i_4_n_0
    SLICE_X3Y92          LUT4 (Prop_lut4_I1_O)        0.326     2.199 r  DB/db_count[31]_i_1/O
                         net (fo=119, routed)         2.286     4.485    DB/db_count[31]_i_1_n_0
    SLICE_X0Y61          FDRE                                         r  DB/shift_swtch11_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_110_clk_wiz_0_1 rise edge)
                                                      9.091     9.091 r  
    E3                                                0.000     9.091 r  clk (IN)
                         net (fo=0)                   0.000     9.091    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.502 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.664    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     4.340 r  generated_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     5.979    generated_clock/inst/clk_110_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.070 r  generated_clock/inst/clkout2_buf/O
                         net (fo=1275, routed)        1.602     7.673    DB/clk_110
    SLICE_X0Y61          FDRE                                         r  DB/shift_swtch11_reg[0]/C
                         clock pessimism              0.559     8.232    
                         clock uncertainty           -0.070     8.163    
    SLICE_X0Y61          FDRE (Setup_fdre_C_CE)      -0.205     7.958    DB/shift_swtch11_reg[0]
  -------------------------------------------------------------------
                         required time                          7.958    
                         arrival time                          -4.485    
  -------------------------------------------------------------------
                         slack                                  3.473    

Slack (MET) :             3.473ns  (required time - arrival time)
  Source:                 DB/db_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_110_clk_wiz_0_1  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            DB/shift_swtch14_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_110_clk_wiz_0_1  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             clk_110_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.091ns  (clk_110_clk_wiz_0_1 rise@9.091ns - clk_110_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.301ns  (logic 1.086ns (20.485%)  route 4.215ns (79.515%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.418ns = ( 7.673 - 9.091 ) 
    Source Clock Delay      (SCD):    -0.817ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_110_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_110_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout2_buf/O
                         net (fo=1275, routed)        1.723    -0.817    DB/clk_110
    SLICE_X2Y89          FDRE                                         r  DB/db_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y89          FDRE (Prop_fdre_C_Q)         0.518    -0.299 r  DB/db_count_reg[4]/Q
                         net (fo=2, routed)           0.809     0.511    DB/db_count_reg_n_0_[4]
    SLICE_X3Y90          LUT4 (Prop_lut4_I1_O)        0.124     0.635 f  DB/db_count[31]_i_8/O
                         net (fo=1, routed)           0.401     1.036    DB/db_count[31]_i_8_n_0
    SLICE_X3Y89          LUT5 (Prop_lut5_I4_O)        0.118     1.154 f  DB/db_count[31]_i_4/O
                         net (fo=1, routed)           0.719     1.873    DB/db_count[31]_i_4_n_0
    SLICE_X3Y92          LUT4 (Prop_lut4_I1_O)        0.326     2.199 r  DB/db_count[31]_i_1/O
                         net (fo=119, routed)         2.286     4.485    DB/db_count[31]_i_1_n_0
    SLICE_X0Y61          FDRE                                         r  DB/shift_swtch14_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_110_clk_wiz_0_1 rise edge)
                                                      9.091     9.091 r  
    E3                                                0.000     9.091 r  clk (IN)
                         net (fo=0)                   0.000     9.091    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.502 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.664    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     4.340 r  generated_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     5.979    generated_clock/inst/clk_110_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.070 r  generated_clock/inst/clkout2_buf/O
                         net (fo=1275, routed)        1.602     7.673    DB/clk_110
    SLICE_X0Y61          FDRE                                         r  DB/shift_swtch14_reg[0]/C
                         clock pessimism              0.559     8.232    
                         clock uncertainty           -0.070     8.163    
    SLICE_X0Y61          FDRE (Setup_fdre_C_CE)      -0.205     7.958    DB/shift_swtch14_reg[0]
  -------------------------------------------------------------------
                         required time                          7.958    
                         arrival time                          -4.485    
  -------------------------------------------------------------------
                         slack                                  3.473    

Slack (MET) :             3.473ns  (required time - arrival time)
  Source:                 DB/db_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_110_clk_wiz_0_1  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            DB/shift_swtch14_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_110_clk_wiz_0_1  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             clk_110_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.091ns  (clk_110_clk_wiz_0_1 rise@9.091ns - clk_110_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.301ns  (logic 1.086ns (20.485%)  route 4.215ns (79.515%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.418ns = ( 7.673 - 9.091 ) 
    Source Clock Delay      (SCD):    -0.817ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_110_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_110_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout2_buf/O
                         net (fo=1275, routed)        1.723    -0.817    DB/clk_110
    SLICE_X2Y89          FDRE                                         r  DB/db_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y89          FDRE (Prop_fdre_C_Q)         0.518    -0.299 r  DB/db_count_reg[4]/Q
                         net (fo=2, routed)           0.809     0.511    DB/db_count_reg_n_0_[4]
    SLICE_X3Y90          LUT4 (Prop_lut4_I1_O)        0.124     0.635 f  DB/db_count[31]_i_8/O
                         net (fo=1, routed)           0.401     1.036    DB/db_count[31]_i_8_n_0
    SLICE_X3Y89          LUT5 (Prop_lut5_I4_O)        0.118     1.154 f  DB/db_count[31]_i_4/O
                         net (fo=1, routed)           0.719     1.873    DB/db_count[31]_i_4_n_0
    SLICE_X3Y92          LUT4 (Prop_lut4_I1_O)        0.326     2.199 r  DB/db_count[31]_i_1/O
                         net (fo=119, routed)         2.286     4.485    DB/db_count[31]_i_1_n_0
    SLICE_X0Y61          FDRE                                         r  DB/shift_swtch14_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_110_clk_wiz_0_1 rise edge)
                                                      9.091     9.091 r  
    E3                                                0.000     9.091 r  clk (IN)
                         net (fo=0)                   0.000     9.091    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.502 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.664    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     4.340 r  generated_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     5.979    generated_clock/inst/clk_110_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.070 r  generated_clock/inst/clkout2_buf/O
                         net (fo=1275, routed)        1.602     7.673    DB/clk_110
    SLICE_X0Y61          FDRE                                         r  DB/shift_swtch14_reg[1]/C
                         clock pessimism              0.559     8.232    
                         clock uncertainty           -0.070     8.163    
    SLICE_X0Y61          FDRE (Setup_fdre_C_CE)      -0.205     7.958    DB/shift_swtch14_reg[1]
  -------------------------------------------------------------------
                         required time                          7.958    
                         arrival time                          -4.485    
  -------------------------------------------------------------------
                         slack                                  3.473    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 OUTMUX/BINBCD/dat_bcd_o_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_110_clk_wiz_0_1  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            OUTMUX/dig5_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by clk_110_clk_wiz_0_1  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             clk_110_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_110_clk_wiz_0_1 rise@0.000ns - clk_110_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.186ns (76.827%)  route 0.056ns (23.173%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_110_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_110_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout2_buf/O
                         net (fo=1275, routed)        0.599    -0.565    OUTMUX/BINBCD/JA_OBUF[0]
    SLICE_X7Y84          FDRE                                         r  OUTMUX/BINBCD/dat_bcd_o_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y84          FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  OUTMUX/BINBCD/dat_bcd_o_reg[23]/Q
                         net (fo=1, routed)           0.056    -0.368    OUTMUX/BINBCD/bcd_converter_out[23]
    SLICE_X6Y84          LUT2 (Prop_lut2_I1_O)        0.045    -0.323 r  OUTMUX/BINBCD/binary_to_bcd_LUT2_3/O
                         net (fo=1, routed)           0.000    -0.323    OUTMUX/BINBCD_n_27
    SLICE_X6Y84          FDSE                                         r  OUTMUX/dig5_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_110_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_110_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout2_buf/O
                         net (fo=1275, routed)        0.868    -0.805    OUTMUX/JA_OBUF[0]
    SLICE_X6Y84          FDSE                                         r  OUTMUX/dig5_reg[3]/C
                         clock pessimism              0.253    -0.552    
    SLICE_X6Y84          FDSE (Hold_fdse_C_D)         0.120    -0.432    OUTMUX/dig5_reg[3]
  -------------------------------------------------------------------
                         required time                          0.432    
                         arrival time                          -0.323    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 inputs_reg[14][12]/C
                            (rising edge-triggered cell FDRE clocked by clk_110_clk_wiz_0_1  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            OUTMUX/operands_dly_reg[14][12]/D
                            (rising edge-triggered cell FDRE clocked by clk_110_clk_wiz_0_1  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             clk_110_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_110_clk_wiz_0_1 rise@0.000ns - clk_110_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.207ns  (logic 0.141ns (68.017%)  route 0.066ns (31.983%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_110_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_110_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout2_buf/O
                         net (fo=1275, routed)        0.594    -0.570    JA_OBUF[4]
    SLICE_X3Y77          FDRE                                         r  inputs_reg[14][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y77          FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  inputs_reg[14][12]/Q
                         net (fo=3, routed)           0.066    -0.363    OUTMUX/inputs_reg[14][15]_0[12]
    SLICE_X2Y77          FDRE                                         r  OUTMUX/operands_dly_reg[14][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_110_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_110_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout2_buf/O
                         net (fo=1275, routed)        0.864    -0.809    OUTMUX/JA_OBUF[0]
    SLICE_X2Y77          FDRE                                         r  OUTMUX/operands_dly_reg[14][12]/C
                         clock pessimism              0.252    -0.557    
    SLICE_X2Y77          FDRE (Hold_fdre_C_D)         0.076    -0.481    OUTMUX/operands_dly_reg[14][12]
  -------------------------------------------------------------------
                         required time                          0.481    
                         arrival time                          -0.363    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 DB/shift_pb3_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_110_clk_wiz_0_1  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            DB/pbtn_db_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_110_clk_wiz_0_1  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             clk_110_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_110_clk_wiz_0_1 rise@0.000ns - clk_110_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.515%)  route 0.054ns (22.485%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_110_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_110_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout2_buf/O
                         net (fo=1275, routed)        0.597    -0.567    DB/clk_110
    SLICE_X0Y81          FDRE                                         r  DB/shift_pb3_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y81          FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  DB/shift_pb3_reg[3]/Q
                         net (fo=1, routed)           0.054    -0.372    DB/shift_pb3[3]
    SLICE_X1Y81          LUT5 (Prop_lut5_I0_O)        0.045    -0.327 r  DB/pbtn_db[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.327    DB/pbtn_db[3]_i_1_n_0
    SLICE_X1Y81          FDRE                                         r  DB/pbtn_db_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_110_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_110_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout2_buf/O
                         net (fo=1275, routed)        0.868    -0.805    DB/clk_110
    SLICE_X1Y81          FDRE                                         r  DB/pbtn_db_reg[3]/C
                         clock pessimism              0.251    -0.554    
    SLICE_X1Y81          FDRE (Hold_fdre_C_D)         0.091    -0.463    DB/pbtn_db_reg[3]
  -------------------------------------------------------------------
                         required time                          0.463    
                         arrival time                          -0.327    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 OUTMUX/BINBCD/dat_bcd_o_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_110_clk_wiz_0_1  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            OUTMUX/dig6_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by clk_110_clk_wiz_0_1  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             clk_110_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_110_clk_wiz_0_1 rise@0.000ns - clk_110_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_110_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_110_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout2_buf/O
                         net (fo=1275, routed)        0.571    -0.593    OUTMUX/BINBCD/JA_OBUF[0]
    SLICE_X9Y84          FDRE                                         r  OUTMUX/BINBCD/dat_bcd_o_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y84          FDRE (Prop_fdre_C_Q)         0.141    -0.452 r  OUTMUX/BINBCD/dat_bcd_o_reg[25]/Q
                         net (fo=1, routed)           0.087    -0.365    OUTMUX/BINBCD/bcd_converter_out[25]
    SLICE_X8Y84          LUT2 (Prop_lut2_I1_O)        0.045    -0.320 r  OUTMUX/BINBCD/binary_to_bcd_LUT2_5/O
                         net (fo=1, routed)           0.000    -0.320    OUTMUX/BINBCD_n_33
    SLICE_X8Y84          FDSE                                         r  OUTMUX/dig6_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_110_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_110_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout2_buf/O
                         net (fo=1275, routed)        0.840    -0.833    OUTMUX/JA_OBUF[0]
    SLICE_X8Y84          FDSE                                         r  OUTMUX/dig6_reg[1]/C
                         clock pessimism              0.253    -0.580    
    SLICE_X8Y84          FDSE (Hold_fdse_C_D)         0.120    -0.460    OUTMUX/dig6_reg[1]
  -------------------------------------------------------------------
                         required time                          0.460    
                         arrival time                          -0.320    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 DB/shift_swtch3_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_110_clk_wiz_0_1  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            DB/swtch_db_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_110_clk_wiz_0_1  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             clk_110_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_110_clk_wiz_0_1 rise@0.000ns - clk_110_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.186ns (74.661%)  route 0.063ns (25.339%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_110_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_110_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout2_buf/O
                         net (fo=1275, routed)        0.600    -0.564    DB/clk_110
    SLICE_X0Y63          FDRE                                         r  DB/shift_swtch3_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y63          FDRE (Prop_fdre_C_Q)         0.141    -0.423 r  DB/shift_swtch3_reg[1]/Q
                         net (fo=2, routed)           0.063    -0.360    DB/shift_swtch3[1]
    SLICE_X1Y63          LUT5 (Prop_lut5_I2_O)        0.045    -0.315 r  DB/swtch_db[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.315    DB/swtch_db[3]_i_1_n_0
    SLICE_X1Y63          FDRE                                         r  DB/swtch_db_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_110_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_110_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout2_buf/O
                         net (fo=1275, routed)        0.872    -0.801    DB/clk_110
    SLICE_X1Y63          FDRE                                         r  DB/swtch_db_reg[3]/C
                         clock pessimism              0.250    -0.551    
    SLICE_X1Y63          FDRE (Hold_fdre_C_D)         0.092    -0.459    DB/swtch_db_reg[3]
  -------------------------------------------------------------------
                         required time                          0.459    
                         arrival time                          -0.315    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 DB/shift_pb1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_110_clk_wiz_0_1  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            DB/pbtn_db_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_110_clk_wiz_0_1  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             clk_110_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_110_clk_wiz_0_1 rise@0.000ns - clk_110_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.186ns (74.147%)  route 0.065ns (25.853%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_110_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_110_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout2_buf/O
                         net (fo=1275, routed)        0.596    -0.568    DB/clk_110
    SLICE_X0Y80          FDRE                                         r  DB/shift_pb1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y80          FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  DB/shift_pb1_reg[2]/Q
                         net (fo=2, routed)           0.065    -0.362    DB/shift_pb1[2]
    SLICE_X1Y80          LUT5 (Prop_lut5_I1_O)        0.045    -0.317 r  DB/pbtn_db[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.317    DB/pbtn_db[1]_i_1_n_0
    SLICE_X1Y80          FDRE                                         r  DB/pbtn_db_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_110_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_110_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout2_buf/O
                         net (fo=1275, routed)        0.867    -0.806    DB/clk_110
    SLICE_X1Y80          FDRE                                         r  DB/pbtn_db_reg[1]/C
                         clock pessimism              0.251    -0.555    
    SLICE_X1Y80          FDRE (Hold_fdre_C_D)         0.091    -0.464    DB/pbtn_db_reg[1]
  -------------------------------------------------------------------
                         required time                          0.464    
                         arrival time                          -0.317    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 DB/shift_swtch13_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_110_clk_wiz_0_1  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            DB/swtch_db_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_110_clk_wiz_0_1  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             clk_110_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_110_clk_wiz_0_1 rise@0.000ns - clk_110_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.186ns (74.147%)  route 0.065ns (25.853%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_110_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_110_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout2_buf/O
                         net (fo=1275, routed)        0.602    -0.562    DB/clk_110
    SLICE_X0Y60          FDRE                                         r  DB/shift_swtch13_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y60          FDRE (Prop_fdre_C_Q)         0.141    -0.421 r  DB/shift_swtch13_reg[2]/Q
                         net (fo=2, routed)           0.065    -0.356    DB/shift_swtch13[2]
    SLICE_X1Y60          LUT5 (Prop_lut5_I1_O)        0.045    -0.311 r  DB/swtch_db[13]_i_1/O
                         net (fo=1, routed)           0.000    -0.311    DB/swtch_db[13]_i_1_n_0
    SLICE_X1Y60          FDRE                                         r  DB/swtch_db_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_110_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_110_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout2_buf/O
                         net (fo=1275, routed)        0.875    -0.798    DB/clk_110
    SLICE_X1Y60          FDRE                                         r  DB/swtch_db_reg[13]/C
                         clock pessimism              0.249    -0.549    
    SLICE_X1Y60          FDRE (Hold_fdre_C_D)         0.091    -0.458    DB/swtch_db_reg[13]
  -------------------------------------------------------------------
                         required time                          0.458    
                         arrival time                          -0.311    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 DB/shift_swtch14_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_110_clk_wiz_0_1  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            DB/swtch_db_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_110_clk_wiz_0_1  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             clk_110_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_110_clk_wiz_0_1 rise@0.000ns - clk_110_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.186ns (74.147%)  route 0.065ns (25.853%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_110_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_110_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout2_buf/O
                         net (fo=1275, routed)        0.602    -0.562    DB/clk_110
    SLICE_X0Y61          FDRE                                         r  DB/shift_swtch14_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y61          FDRE (Prop_fdre_C_Q)         0.141    -0.421 r  DB/shift_swtch14_reg[1]/Q
                         net (fo=2, routed)           0.065    -0.356    DB/shift_swtch14[1]
    SLICE_X1Y61          LUT5 (Prop_lut5_I2_O)        0.045    -0.311 r  DB/swtch_db[14]_i_1/O
                         net (fo=1, routed)           0.000    -0.311    DB/swtch_db[14]_i_1_n_0
    SLICE_X1Y61          FDRE                                         r  DB/swtch_db_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_110_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_110_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout2_buf/O
                         net (fo=1275, routed)        0.875    -0.798    DB/clk_110
    SLICE_X1Y61          FDRE                                         r  DB/swtch_db_reg[14]/C
                         clock pessimism              0.249    -0.549    
    SLICE_X1Y61          FDRE (Hold_fdre_C_D)         0.091    -0.458    DB/swtch_db_reg[14]
  -------------------------------------------------------------------
                         required time                          0.458    
                         arrival time                          -0.311    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 DB/shift_swtch1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_110_clk_wiz_0_1  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            DB/swtch_db_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_110_clk_wiz_0_1  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             clk_110_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_110_clk_wiz_0_1 rise@0.000ns - clk_110_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.186ns (74.147%)  route 0.065ns (25.853%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_110_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_110_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout2_buf/O
                         net (fo=1275, routed)        0.602    -0.562    DB/clk_110
    SLICE_X0Y88          FDRE                                         r  DB/shift_swtch1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y88          FDRE (Prop_fdre_C_Q)         0.141    -0.421 r  DB/shift_swtch1_reg[1]/Q
                         net (fo=2, routed)           0.065    -0.356    DB/shift_swtch1[1]
    SLICE_X1Y88          LUT5 (Prop_lut5_I2_O)        0.045    -0.311 r  DB/swtch_db[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.311    DB/swtch_db[1]_i_1_n_0
    SLICE_X1Y88          FDRE                                         r  DB/swtch_db_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_110_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_110_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout2_buf/O
                         net (fo=1275, routed)        0.875    -0.798    DB/clk_110
    SLICE_X1Y88          FDRE                                         r  DB/swtch_db_reg[1]/C
                         clock pessimism              0.249    -0.549    
    SLICE_X1Y88          FDRE (Hold_fdre_C_D)         0.091    -0.458    DB/swtch_db_reg[1]
  -------------------------------------------------------------------
                         required time                          0.458    
                         arrival time                          -0.311    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 DB/shift_pb5_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_110_clk_wiz_0_1  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            DB/pbtn_db_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_110_clk_wiz_0_1  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             clk_110_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_110_clk_wiz_0_1 rise@0.000ns - clk_110_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.186ns (73.783%)  route 0.066ns (26.217%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_110_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_110_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout2_buf/O
                         net (fo=1275, routed)        0.598    -0.566    DB/clk_110
    SLICE_X0Y82          FDRE                                         r  DB/shift_pb5_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y82          FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  DB/shift_pb5_reg[2]/Q
                         net (fo=2, routed)           0.066    -0.359    DB/shift_pb5[2]
    SLICE_X1Y82          LUT5 (Prop_lut5_I1_O)        0.045    -0.314 r  DB/pbtn_db[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.314    DB/pbtn_db[5]_i_1_n_0
    SLICE_X1Y82          FDRE                                         r  DB/pbtn_db_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_110_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_110_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout2_buf/O
                         net (fo=1275, routed)        0.869    -0.804    DB/clk_110
    SLICE_X1Y82          FDRE                                         r  DB/pbtn_db_reg[5]/C
                         clock pessimism              0.251    -0.553    
    SLICE_X1Y82          FDRE (Hold_fdre_C_D)         0.091    -0.462    DB/pbtn_db_reg[5]
  -------------------------------------------------------------------
                         required time                          0.462    
                         arrival time                          -0.314    
  -------------------------------------------------------------------
                         slack                                  0.148    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_110_clk_wiz_0_1
Waveform(ns):       { 0.000 4.545 }
Period(ns):         9.091
Sources:            { generated_clock/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         9.091       6.936      BUFGCTRL_X0Y16   generated_clock/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         9.091       7.842      MMCME2_ADV_X1Y2  generated_clock/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         9.091       8.091      SLICE_X2Y95      DB/db_count_reg[28]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.091       8.091      SLICE_X2Y96      DB/db_count_reg[29]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.091       8.091      SLICE_X2Y89      DB/db_count_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.091       8.091      SLICE_X2Y96      DB/db_count_reg[30]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.091       8.091      SLICE_X2Y96      DB/db_count_reg[31]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.091       8.091      SLICE_X2Y89      DB/db_count_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.091       8.091      SLICE_X2Y89      DB/db_count_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.091       8.091      SLICE_X2Y90      DB/db_count_reg[5]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       9.091       204.269    MMCME2_ADV_X1Y2  generated_clock/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.545       4.045      SLICE_X9Y86      DB/swtch_db_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.545       4.045      SLICE_X1Y81      DB/swtch_db_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.545       4.045      SLICE_X1Y81      DB/swtch_db_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.545       4.045      SLICE_X9Y86      DB/swtch_db_reg[7]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.545       4.045      SLICE_X14Y63     DB/swtch_db_reg[8]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.545       4.045      SLICE_X14Y63     DB/swtch_db_reg[9]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.545       4.045      SLICE_X6Y87      OUTMUX/BINBCD/bcd_reg_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.545       4.045      SLICE_X6Y87      OUTMUX/BINBCD/bcd_reg_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.545       4.045      SLICE_X6Y87      OUTMUX/BINBCD/bcd_reg_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.545       4.045      SLICE_X6Y87      OUTMUX/BINBCD/bcd_reg_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.545       4.045      SLICE_X2Y89      DB/db_count_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.545       4.045      SLICE_X2Y89      DB/db_count_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.545       4.045      SLICE_X2Y89      DB/db_count_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.545       4.045      SLICE_X1Y60      DB/swtch_db_reg[15]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.545       4.045      SLICE_X1Y88      DB/swtch_db_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.545       4.045      SLICE_X0Y78      DB/swtch_db_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.545       4.045      SLICE_X6Y83      OUTMUX/BINBCD/bcd_reg_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.545       4.045      SLICE_X5Y67      OUTMUX/operands_dly_reg[11][4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.545       4.045      SLICE_X5Y67      OUTMUX/operands_dly_reg[11][6]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.545       4.045      SLICE_X6Y67      OUTMUX/operands_dly_reg[11][8]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { generated_clock/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17   generated_clock/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  generated_clock/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  generated_clock/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  generated_clock/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  generated_clock/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_110_clk_wiz_0_1
  To Clock:  clk_110_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        2.875ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.039ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.875ns  (required time - arrival time)
  Source:                 u_mean/sums_reg[0][13]/C
                            (rising edge-triggered cell FDRE clocked by clk_110_clk_wiz_0_1  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            u_mean/result_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_110_clk_wiz_0  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             clk_110_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.091ns  (clk_110_clk_wiz_0 rise@9.091ns - clk_110_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.054ns  (logic 1.598ns (26.397%)  route 4.456ns (73.603%))
  Logic Levels:           5  (LUT3=2 LUT6=3)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.513ns = ( 7.578 - 9.091 ) 
    Source Clock Delay      (SCD):    -0.833ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_110_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_110_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout2_buf/O
                         net (fo=1275, routed)        1.707    -0.833    u_mean/clk_110
    SLICE_X6Y72          FDRE                                         r  u_mean/sums_reg[0][13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y72          FDRE (Prop_fdre_C_Q)         0.518    -0.315 r  u_mean/sums_reg[0][13]/Q
                         net (fo=10, routed)          1.278     0.963    u_mean/sums_reg[0]_12[13]
    SLICE_X12Y74         LUT6 (Prop_lut6_I2_O)        0.124     1.087 r  u_mean/result[13]_i_1/O
                         net (fo=7, routed)           1.022     2.109    u_mean/result[13]_i_1_n_0
    SLICE_X15Y74         LUT3 (Prop_lut3_I2_O)        0.152     2.261 r  u_mean/result[11]_i_2/O
                         net (fo=2, routed)           0.791     3.052    u_mean/result[11]_i_2_n_0
    SLICE_X15Y74         LUT6 (Prop_lut6_I0_O)        0.326     3.378 r  u_mean/result[11]_i_1/O
                         net (fo=7, routed)           0.664     4.042    u_mean/result[11]_i_1_n_0
    SLICE_X14Y75         LUT3 (Prop_lut3_I2_O)        0.150     4.192 r  u_mean/result[0]_bret_bret_bret_bret_bret_bret_bret__13_i_1/O
                         net (fo=2, routed)           0.701     4.893    u_mean/result[0]_bret_bret_bret_bret_bret_bret_bret__13_i_1_n_0
    SLICE_X15Y75         LUT6 (Prop_lut6_I0_O)        0.328     5.221 r  u_mean/result[9]_i_1/O
                         net (fo=1, routed)           0.000     5.221    u_mean/result[9]_i_1_n_0
    SLICE_X15Y75         FDRE                                         r  u_mean/result_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_110_clk_wiz_0 rise edge)
                                                      9.091     9.091 r  
    E3                                                0.000     9.091 r  clk (IN)
                         net (fo=0)                   0.000     9.091    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.502 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.664    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     4.340 r  generated_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     5.979    generated_clock/inst/clk_110_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.070 r  generated_clock/inst/clkout2_buf/O
                         net (fo=1275, routed)        1.507     7.578    u_mean/clk_110
    SLICE_X15Y75         FDRE                                         r  u_mean/result_reg[9]/C
                         clock pessimism              0.559     8.137    
                         clock uncertainty           -0.070     8.067    
    SLICE_X15Y75         FDRE (Setup_fdre_C_D)        0.029     8.096    u_mean/result_reg[9]
  -------------------------------------------------------------------
                         required time                          8.096    
                         arrival time                          -5.221    
  -------------------------------------------------------------------
                         slack                                  2.875    

Slack (MET) :             2.918ns  (required time - arrival time)
  Source:                 u_mean/sums_reg[0][13]/C
                            (rising edge-triggered cell FDRE clocked by clk_110_clk_wiz_0_1  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            u_mean/result_reg[0]_bret_bret_bret_bret_bret_bret_bret__13/D
                            (rising edge-triggered cell FDRE clocked by clk_110_clk_wiz_0  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             clk_110_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.091ns  (clk_110_clk_wiz_0 rise@9.091ns - clk_110_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.733ns  (logic 1.270ns (22.151%)  route 4.463ns (77.849%))
  Logic Levels:           4  (LUT3=2 LUT6=2)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.510ns = ( 7.581 - 9.091 ) 
    Source Clock Delay      (SCD):    -0.833ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_110_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_110_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout2_buf/O
                         net (fo=1275, routed)        1.707    -0.833    u_mean/clk_110
    SLICE_X6Y72          FDRE                                         r  u_mean/sums_reg[0][13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y72          FDRE (Prop_fdre_C_Q)         0.518    -0.315 r  u_mean/sums_reg[0][13]/Q
                         net (fo=10, routed)          1.278     0.963    u_mean/sums_reg[0]_12[13]
    SLICE_X12Y74         LUT6 (Prop_lut6_I2_O)        0.124     1.087 r  u_mean/result[13]_i_1/O
                         net (fo=7, routed)           1.022     2.109    u_mean/result[13]_i_1_n_0
    SLICE_X15Y74         LUT3 (Prop_lut3_I2_O)        0.152     2.261 r  u_mean/result[11]_i_2/O
                         net (fo=2, routed)           0.791     3.052    u_mean/result[11]_i_2_n_0
    SLICE_X15Y74         LUT6 (Prop_lut6_I0_O)        0.326     3.378 r  u_mean/result[11]_i_1/O
                         net (fo=7, routed)           0.664     4.042    u_mean/result[11]_i_1_n_0
    SLICE_X14Y75         LUT3 (Prop_lut3_I2_O)        0.150     4.192 r  u_mean/result[0]_bret_bret_bret_bret_bret_bret_bret__13_i_1/O
                         net (fo=2, routed)           0.709     4.901    u_mean/result[0]_bret_bret_bret_bret_bret_bret_bret__13_i_1_n_0
    SLICE_X15Y72         FDRE                                         r  u_mean/result_reg[0]_bret_bret_bret_bret_bret_bret_bret__13/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_110_clk_wiz_0 rise edge)
                                                      9.091     9.091 r  
    E3                                                0.000     9.091 r  clk (IN)
                         net (fo=0)                   0.000     9.091    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.502 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.664    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     4.340 r  generated_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     5.979    generated_clock/inst/clk_110_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.070 r  generated_clock/inst/clkout2_buf/O
                         net (fo=1275, routed)        1.510     7.581    u_mean/clk_110
    SLICE_X15Y72         FDRE                                         r  u_mean/result_reg[0]_bret_bret_bret_bret_bret_bret_bret__13/C
                         clock pessimism              0.559     8.140    
                         clock uncertainty           -0.070     8.070    
    SLICE_X15Y72         FDRE (Setup_fdre_C_D)       -0.251     7.819    u_mean/result_reg[0]_bret_bret_bret_bret_bret_bret_bret__13
  -------------------------------------------------------------------
                         required time                          7.819    
                         arrival time                          -4.901    
  -------------------------------------------------------------------
                         slack                                  2.918    

Slack (MET) :             3.026ns  (required time - arrival time)
  Source:                 u_mean/result_reg[0]_bret_bret_bret_bret_bret_bret_bret__3/C
                            (rising edge-triggered cell FDRE clocked by clk_110_clk_wiz_0_1  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            result_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_110_clk_wiz_0  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             clk_110_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.091ns  (clk_110_clk_wiz_0 rise@9.091ns - clk_110_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.057ns  (logic 1.735ns (28.647%)  route 4.322ns (71.353%))
  Logic Levels:           5  (LUT3=2 LUT6=3)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns = ( 7.584 - 9.091 ) 
    Source Clock Delay      (SCD):    -0.911ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_110_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_110_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout2_buf/O
                         net (fo=1275, routed)        1.629    -0.911    u_mean/clk_110
    SLICE_X14Y72         FDRE                                         r  u_mean/result_reg[0]_bret_bret_bret_bret_bret_bret_bret__3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y72         FDRE (Prop_fdre_C_Q)         0.478    -0.433 f  u_mean/result_reg[0]_bret_bret_bret_bret_bret_bret_bret__3/Q
                         net (fo=6, routed)           0.866     0.433    u_mean/result_reg[0]_bret_bret_bret_bret_bret_bret_bret__3_n_0
    SLICE_X15Y72         LUT6 (Prop_lut6_I1_O)        0.301     0.734 r  u_mean/result[8]_i_1/O
                         net (fo=7, routed)           0.856     1.590    u_mean/result_reg[8]
    SLICE_X14Y71         LUT3 (Prop_lut3_I2_O)        0.150     1.740 r  u_mean/result[6]_i_2/O
                         net (fo=2, routed)           0.818     2.558    u_mean/result[6]_i_2_n_0
    SLICE_X14Y70         LUT6 (Prop_lut6_I0_O)        0.328     2.886 r  u_mean/result[6]_i_1/O
                         net (fo=7, routed)           0.828     3.714    u_mean/result_reg[6]
    SLICE_X14Y69         LUT3 (Prop_lut3_I2_O)        0.150     3.864 r  u_mean/result[2]_bret_bret__7_i_1/O
                         net (fo=2, routed)           0.954     4.818    u_mean/result_reg[2]_bret_bret__7
    SLICE_X14Y69         LUT6 (Prop_lut6_I0_O)        0.328     5.146 r  u_mean/result[4]_i_1/O
                         net (fo=1, routed)           0.000     5.146    u_mean_n_4
    SLICE_X14Y69         FDRE                                         r  result_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_110_clk_wiz_0 rise edge)
                                                      9.091     9.091 r  
    E3                                                0.000     9.091 r  clk (IN)
                         net (fo=0)                   0.000     9.091    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.502 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.664    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     4.340 r  generated_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     5.979    generated_clock/inst/clk_110_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.070 r  generated_clock/inst/clkout2_buf/O
                         net (fo=1275, routed)        1.513     7.584    JA_OBUF[4]
    SLICE_X14Y69         FDRE                                         r  result_reg[4]/C
                         clock pessimism              0.577     8.161    
                         clock uncertainty           -0.070     8.091    
    SLICE_X14Y69         FDRE (Setup_fdre_C_D)        0.081     8.172    result_reg[4]
  -------------------------------------------------------------------
                         required time                          8.172    
                         arrival time                          -5.146    
  -------------------------------------------------------------------
                         slack                                  3.026    

Slack (MET) :             3.198ns  (required time - arrival time)
  Source:                 u_mean/sums_reg[0][14]/C
                            (rising edge-triggered cell FDRE clocked by clk_110_clk_wiz_0_1  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            u_mean/result_reg[0]_bret_bret_bret_bret_bret_bret_bret__1/D
                            (rising edge-triggered cell FDRE clocked by clk_110_clk_wiz_0  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             clk_110_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.091ns  (clk_110_clk_wiz_0 rise@9.091ns - clk_110_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.654ns  (logic 1.608ns (28.439%)  route 4.046ns (71.561%))
  Logic Levels:           5  (LUT3=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.513ns = ( 7.578 - 9.091 ) 
    Source Clock Delay      (SCD):    -0.833ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_110_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_110_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout2_buf/O
                         net (fo=1275, routed)        1.707    -0.833    u_mean/clk_110
    SLICE_X6Y72          FDRE                                         r  u_mean/sums_reg[0][14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y72          FDRE (Prop_fdre_C_Q)         0.518    -0.315 r  u_mean/sums_reg[0][14]/Q
                         net (fo=6, routed)           1.083     0.768    u_mean/sums_reg[0]_12[14]
    SLICE_X15Y74         LUT3 (Prop_lut3_I0_O)        0.152     0.920 r  u_mean/result[12]_i_2/O
                         net (fo=2, routed)           0.773     1.693    u_mean/result[12]_i_2_n_0
    SLICE_X13Y74         LUT6 (Prop_lut6_I0_O)        0.332     2.025 r  u_mean/result[12]_i_1/O
                         net (fo=7, routed)           0.629     2.654    u_mean/result[12]_i_1_n_0
    SLICE_X15Y75         LUT3 (Prop_lut3_I2_O)        0.150     2.804 r  u_mean/result[0]_bret_bret_bret_bret_bret_bret_bret__0_i_2/O
                         net (fo=2, routed)           0.865     3.669    u_mean/result[0]_bret_bret_bret_bret_bret_bret_bret__0_i_2_n_0
    SLICE_X15Y75         LUT6 (Prop_lut6_I0_O)        0.332     4.001 r  u_mean/result[10]_i_1/O
                         net (fo=5, routed)           0.507     4.507    u_mean/result[10]_i_1_n_0
    SLICE_X14Y75         LUT5 (Prop_lut5_I3_O)        0.124     4.631 r  u_mean/result[0]_bret_bret_bret_bret_bret_bret_bret__1_i_1/O
                         net (fo=1, routed)           0.190     4.822    u_mean/result[0]_bret_bret_bret_bret_bret_bret_bret__1_i_1_n_0
    SLICE_X15Y75         FDRE                                         r  u_mean/result_reg[0]_bret_bret_bret_bret_bret_bret_bret__1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_110_clk_wiz_0 rise edge)
                                                      9.091     9.091 r  
    E3                                                0.000     9.091 r  clk (IN)
                         net (fo=0)                   0.000     9.091    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.502 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.664    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     4.340 r  generated_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     5.979    generated_clock/inst/clk_110_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.070 r  generated_clock/inst/clkout2_buf/O
                         net (fo=1275, routed)        1.507     7.578    u_mean/clk_110
    SLICE_X15Y75         FDRE                                         r  u_mean/result_reg[0]_bret_bret_bret_bret_bret_bret_bret__1/C
                         clock pessimism              0.559     8.137    
                         clock uncertainty           -0.070     8.067    
    SLICE_X15Y75         FDRE (Setup_fdre_C_D)       -0.047     8.020    u_mean/result_reg[0]_bret_bret_bret_bret_bret_bret_bret__1
  -------------------------------------------------------------------
                         required time                          8.020    
                         arrival time                          -4.822    
  -------------------------------------------------------------------
                         slack                                  3.198    

Slack (MET) :             3.342ns  (required time - arrival time)
  Source:                 result_reg[2]_bret_bret/C
                            (rising edge-triggered cell FDRE clocked by clk_110_clk_wiz_0_1  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            OUTMUX/cnvt_ff_reg_bret_bret_bret__20_fret/D
                            (rising edge-triggered cell FDRE clocked by clk_110_clk_wiz_0  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             clk_110_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.091ns  (clk_110_clk_wiz_0 rise@9.091ns - clk_110_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.743ns  (logic 2.341ns (40.762%)  route 3.402ns (59.238%))
  Logic Levels:           7  (CARRY4=2 LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.513ns = ( 7.578 - 9.091 ) 
    Source Clock Delay      (SCD):    -0.906ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_110_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_110_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout2_buf/O
                         net (fo=1275, routed)        1.634    -0.906    JA_OBUF[4]
    SLICE_X15Y69         FDRE                                         r  result_reg[2]_bret_bret/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y69         FDRE (Prop_fdre_C_Q)         0.419    -0.487 r  result_reg[2]_bret_bret/Q
                         net (fo=6, routed)           0.864     0.378    u_mean/result_reg[2]_bret_bret_0
    SLICE_X14Y68         LUT3 (Prop_lut3_I0_O)        0.322     0.700 r  u_mean/result_dly[2]_i_2/O
                         net (fo=2, routed)           0.815     1.515    u_mean/result_dly[2]_i_2_n_0
    SLICE_X14Y69         LUT6 (Prop_lut6_I0_O)        0.328     1.843 r  u_mean/result_dly[2]_i_1/O
                         net (fo=7, routed)           1.042     2.884    u_mean/D[2]
    SLICE_X15Y68         LUT5 (Prop_lut5_I3_O)        0.152     3.036 r  u_mean/result_dly[0]_i_2/O
                         net (fo=1, routed)           0.154     3.191    u_mean/result_dly[0]_i_2_n_0
    SLICE_X15Y68         LUT6 (Prop_lut6_I0_O)        0.326     3.517 r  u_mean/result_dly[0]_i_1/O
                         net (fo=3, routed)           0.527     4.043    u_mean/D[0]
    SLICE_X14Y73         LUT6 (Prop_lut6_I0_O)        0.124     4.167 r  u_mean/i__carry_i_4/O
                         net (fo=1, routed)           0.000     4.167    OUTMUX/S[0]
    SLICE_X14Y73         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     4.680 r  OUTMUX/cnvt_ff15_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     4.680    OUTMUX/cnvt_ff15_inferred__0/i__carry_n_0
    SLICE_X14Y74         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     4.837 r  OUTMUX/cnvt_ff15_inferred__0/i__carry__0/CO[1]
                         net (fo=1, routed)           0.000     4.837    OUTMUX/cnvt_ff15_inferred__0/i__carry__0_n_2
    SLICE_X14Y74         FDRE                                         r  OUTMUX/cnvt_ff_reg_bret_bret_bret__20_fret/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_110_clk_wiz_0 rise edge)
                                                      9.091     9.091 r  
    E3                                                0.000     9.091 r  clk (IN)
                         net (fo=0)                   0.000     9.091    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.502 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.664    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     4.340 r  generated_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     5.979    generated_clock/inst/clk_110_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.070 r  generated_clock/inst/clkout2_buf/O
                         net (fo=1275, routed)        1.507     7.578    OUTMUX/JA_OBUF[0]
    SLICE_X14Y74         FDRE                                         r  OUTMUX/cnvt_ff_reg_bret_bret_bret__20_fret/C
                         clock pessimism              0.577     8.155    
                         clock uncertainty           -0.070     8.085    
    SLICE_X14Y74         FDRE (Setup_fdre_C_D)        0.094     8.179    OUTMUX/cnvt_ff_reg_bret_bret_bret__20_fret
  -------------------------------------------------------------------
                         required time                          8.179    
                         arrival time                          -4.837    
  -------------------------------------------------------------------
                         slack                                  3.342    

Slack (MET) :             3.368ns  (required time - arrival time)
  Source:                 u_mean/result_reg[0]_bret_bret_bret_bret_bret_bret_bret__3/C
                            (rising edge-triggered cell FDRE clocked by clk_110_clk_wiz_0_1  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            result_reg[2]_bret_bret__7/D
                            (rising edge-triggered cell FDRE clocked by clk_110_clk_wiz_0  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             clk_110_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.091ns  (clk_110_clk_wiz_0 rise@9.091ns - clk_110_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.400ns  (logic 1.407ns (26.058%)  route 3.993ns (73.942%))
  Logic Levels:           4  (LUT3=2 LUT6=2)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns = ( 7.584 - 9.091 ) 
    Source Clock Delay      (SCD):    -0.911ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_110_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_110_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout2_buf/O
                         net (fo=1275, routed)        1.629    -0.911    u_mean/clk_110
    SLICE_X14Y72         FDRE                                         r  u_mean/result_reg[0]_bret_bret_bret_bret_bret_bret_bret__3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y72         FDRE (Prop_fdre_C_Q)         0.478    -0.433 f  u_mean/result_reg[0]_bret_bret_bret_bret_bret_bret_bret__3/Q
                         net (fo=6, routed)           0.866     0.433    u_mean/result_reg[0]_bret_bret_bret_bret_bret_bret_bret__3_n_0
    SLICE_X15Y72         LUT6 (Prop_lut6_I1_O)        0.301     0.734 r  u_mean/result[8]_i_1/O
                         net (fo=7, routed)           0.856     1.590    u_mean/result_reg[8]
    SLICE_X14Y71         LUT3 (Prop_lut3_I2_O)        0.150     1.740 r  u_mean/result[6]_i_2/O
                         net (fo=2, routed)           0.818     2.558    u_mean/result[6]_i_2_n_0
    SLICE_X14Y70         LUT6 (Prop_lut6_I0_O)        0.328     2.886 r  u_mean/result[6]_i_1/O
                         net (fo=7, routed)           0.828     3.714    u_mean/result_reg[6]
    SLICE_X14Y69         LUT3 (Prop_lut3_I2_O)        0.150     3.864 r  u_mean/result[2]_bret_bret__7_i_1/O
                         net (fo=2, routed)           0.625     4.489    u_mean_n_5
    SLICE_X14Y69         FDRE                                         r  result_reg[2]_bret_bret__7/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_110_clk_wiz_0 rise edge)
                                                      9.091     9.091 r  
    E3                                                0.000     9.091 r  clk (IN)
                         net (fo=0)                   0.000     9.091    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.502 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.664    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     4.340 r  generated_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     5.979    generated_clock/inst/clk_110_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.070 r  generated_clock/inst/clkout2_buf/O
                         net (fo=1275, routed)        1.513     7.584    JA_OBUF[4]
    SLICE_X14Y69         FDRE                                         r  result_reg[2]_bret_bret__7/C
                         clock pessimism              0.577     8.161    
                         clock uncertainty           -0.070     8.091    
    SLICE_X14Y69         FDRE (Setup_fdre_C_D)       -0.234     7.857    result_reg[2]_bret_bret__7
  -------------------------------------------------------------------
                         required time                          7.857    
                         arrival time                          -4.489    
  -------------------------------------------------------------------
                         slack                                  3.368    

Slack (MET) :             3.468ns  (required time - arrival time)
  Source:                 u_mean/sums_reg[0][14]/C
                            (rising edge-triggered cell FDRE clocked by clk_110_clk_wiz_0_1  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            u_mean/result_reg[0]_bret_bret_bret_bret_bret_bret_bret__4/D
                            (rising edge-triggered cell FDRE clocked by clk_110_clk_wiz_0  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             clk_110_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.091ns  (clk_110_clk_wiz_0 rise@9.091ns - clk_110_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.463ns  (logic 1.608ns (29.432%)  route 3.855ns (70.568%))
  Logic Levels:           5  (LUT3=3 LUT6=2)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.510ns = ( 7.581 - 9.091 ) 
    Source Clock Delay      (SCD):    -0.833ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_110_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_110_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout2_buf/O
                         net (fo=1275, routed)        1.707    -0.833    u_mean/clk_110
    SLICE_X6Y72          FDRE                                         r  u_mean/sums_reg[0][14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y72          FDRE (Prop_fdre_C_Q)         0.518    -0.315 r  u_mean/sums_reg[0][14]/Q
                         net (fo=6, routed)           1.083     0.768    u_mean/sums_reg[0]_12[14]
    SLICE_X15Y74         LUT3 (Prop_lut3_I0_O)        0.152     0.920 r  u_mean/result[12]_i_2/O
                         net (fo=2, routed)           0.773     1.693    u_mean/result[12]_i_2_n_0
    SLICE_X13Y74         LUT6 (Prop_lut6_I0_O)        0.332     2.025 r  u_mean/result[12]_i_1/O
                         net (fo=7, routed)           0.629     2.654    u_mean/result[12]_i_1_n_0
    SLICE_X15Y75         LUT3 (Prop_lut3_I2_O)        0.150     2.804 r  u_mean/result[0]_bret_bret_bret_bret_bret_bret_bret__0_i_2/O
                         net (fo=2, routed)           0.865     3.669    u_mean/result[0]_bret_bret_bret_bret_bret_bret_bret__0_i_2_n_0
    SLICE_X15Y75         LUT6 (Prop_lut6_I0_O)        0.332     4.001 r  u_mean/result[10]_i_1/O
                         net (fo=5, routed)           0.506     4.507    u_mean/result[10]_i_1_n_0
    SLICE_X15Y72         LUT3 (Prop_lut3_I2_O)        0.124     4.631 r  u_mean/result[0]_bret_bret_bret_bret_bret_bret_bret__4_i_1/O
                         net (fo=1, routed)           0.000     4.631    u_mean/result[0]_bret_bret_bret_bret_bret_bret_bret__4_i_1_n_0
    SLICE_X15Y72         FDRE                                         r  u_mean/result_reg[0]_bret_bret_bret_bret_bret_bret_bret__4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_110_clk_wiz_0 rise edge)
                                                      9.091     9.091 r  
    E3                                                0.000     9.091 r  clk (IN)
                         net (fo=0)                   0.000     9.091    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.502 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.664    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     4.340 r  generated_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     5.979    generated_clock/inst/clk_110_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.070 r  generated_clock/inst/clkout2_buf/O
                         net (fo=1275, routed)        1.510     7.581    u_mean/clk_110
    SLICE_X15Y72         FDRE                                         r  u_mean/result_reg[0]_bret_bret_bret_bret_bret_bret_bret__4/C
                         clock pessimism              0.559     8.140    
                         clock uncertainty           -0.070     8.070    
    SLICE_X15Y72         FDRE (Setup_fdre_C_D)        0.029     8.099    u_mean/result_reg[0]_bret_bret_bret_bret_bret_bret_bret__4
  -------------------------------------------------------------------
                         required time                          8.099    
                         arrival time                          -4.631    
  -------------------------------------------------------------------
                         slack                                  3.468    

Slack (MET) :             3.472ns  (required time - arrival time)
  Source:                 DB/db_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_110_clk_wiz_0_1  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            DB/shift_swtch11_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_110_clk_wiz_0  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             clk_110_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.091ns  (clk_110_clk_wiz_0 rise@9.091ns - clk_110_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.301ns  (logic 1.086ns (20.485%)  route 4.215ns (79.515%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.418ns = ( 7.673 - 9.091 ) 
    Source Clock Delay      (SCD):    -0.817ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_110_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_110_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout2_buf/O
                         net (fo=1275, routed)        1.723    -0.817    DB/clk_110
    SLICE_X2Y89          FDRE                                         r  DB/db_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y89          FDRE (Prop_fdre_C_Q)         0.518    -0.299 r  DB/db_count_reg[4]/Q
                         net (fo=2, routed)           0.809     0.511    DB/db_count_reg_n_0_[4]
    SLICE_X3Y90          LUT4 (Prop_lut4_I1_O)        0.124     0.635 f  DB/db_count[31]_i_8/O
                         net (fo=1, routed)           0.401     1.036    DB/db_count[31]_i_8_n_0
    SLICE_X3Y89          LUT5 (Prop_lut5_I4_O)        0.118     1.154 f  DB/db_count[31]_i_4/O
                         net (fo=1, routed)           0.719     1.873    DB/db_count[31]_i_4_n_0
    SLICE_X3Y92          LUT4 (Prop_lut4_I1_O)        0.326     2.199 r  DB/db_count[31]_i_1/O
                         net (fo=119, routed)         2.286     4.485    DB/db_count[31]_i_1_n_0
    SLICE_X0Y61          FDRE                                         r  DB/shift_swtch11_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_110_clk_wiz_0 rise edge)
                                                      9.091     9.091 r  
    E3                                                0.000     9.091 r  clk (IN)
                         net (fo=0)                   0.000     9.091    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.502 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.664    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     4.340 r  generated_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     5.979    generated_clock/inst/clk_110_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.070 r  generated_clock/inst/clkout2_buf/O
                         net (fo=1275, routed)        1.602     7.673    DB/clk_110
    SLICE_X0Y61          FDRE                                         r  DB/shift_swtch11_reg[0]/C
                         clock pessimism              0.559     8.232    
                         clock uncertainty           -0.070     8.162    
    SLICE_X0Y61          FDRE (Setup_fdre_C_CE)      -0.205     7.957    DB/shift_swtch11_reg[0]
  -------------------------------------------------------------------
                         required time                          7.957    
                         arrival time                          -4.485    
  -------------------------------------------------------------------
                         slack                                  3.472    

Slack (MET) :             3.472ns  (required time - arrival time)
  Source:                 DB/db_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_110_clk_wiz_0_1  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            DB/shift_swtch14_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_110_clk_wiz_0  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             clk_110_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.091ns  (clk_110_clk_wiz_0 rise@9.091ns - clk_110_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.301ns  (logic 1.086ns (20.485%)  route 4.215ns (79.515%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.418ns = ( 7.673 - 9.091 ) 
    Source Clock Delay      (SCD):    -0.817ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_110_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_110_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout2_buf/O
                         net (fo=1275, routed)        1.723    -0.817    DB/clk_110
    SLICE_X2Y89          FDRE                                         r  DB/db_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y89          FDRE (Prop_fdre_C_Q)         0.518    -0.299 r  DB/db_count_reg[4]/Q
                         net (fo=2, routed)           0.809     0.511    DB/db_count_reg_n_0_[4]
    SLICE_X3Y90          LUT4 (Prop_lut4_I1_O)        0.124     0.635 f  DB/db_count[31]_i_8/O
                         net (fo=1, routed)           0.401     1.036    DB/db_count[31]_i_8_n_0
    SLICE_X3Y89          LUT5 (Prop_lut5_I4_O)        0.118     1.154 f  DB/db_count[31]_i_4/O
                         net (fo=1, routed)           0.719     1.873    DB/db_count[31]_i_4_n_0
    SLICE_X3Y92          LUT4 (Prop_lut4_I1_O)        0.326     2.199 r  DB/db_count[31]_i_1/O
                         net (fo=119, routed)         2.286     4.485    DB/db_count[31]_i_1_n_0
    SLICE_X0Y61          FDRE                                         r  DB/shift_swtch14_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_110_clk_wiz_0 rise edge)
                                                      9.091     9.091 r  
    E3                                                0.000     9.091 r  clk (IN)
                         net (fo=0)                   0.000     9.091    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.502 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.664    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     4.340 r  generated_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     5.979    generated_clock/inst/clk_110_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.070 r  generated_clock/inst/clkout2_buf/O
                         net (fo=1275, routed)        1.602     7.673    DB/clk_110
    SLICE_X0Y61          FDRE                                         r  DB/shift_swtch14_reg[0]/C
                         clock pessimism              0.559     8.232    
                         clock uncertainty           -0.070     8.162    
    SLICE_X0Y61          FDRE (Setup_fdre_C_CE)      -0.205     7.957    DB/shift_swtch14_reg[0]
  -------------------------------------------------------------------
                         required time                          7.957    
                         arrival time                          -4.485    
  -------------------------------------------------------------------
                         slack                                  3.472    

Slack (MET) :             3.472ns  (required time - arrival time)
  Source:                 DB/db_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_110_clk_wiz_0_1  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            DB/shift_swtch14_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_110_clk_wiz_0  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             clk_110_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.091ns  (clk_110_clk_wiz_0 rise@9.091ns - clk_110_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.301ns  (logic 1.086ns (20.485%)  route 4.215ns (79.515%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.418ns = ( 7.673 - 9.091 ) 
    Source Clock Delay      (SCD):    -0.817ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_110_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_110_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout2_buf/O
                         net (fo=1275, routed)        1.723    -0.817    DB/clk_110
    SLICE_X2Y89          FDRE                                         r  DB/db_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y89          FDRE (Prop_fdre_C_Q)         0.518    -0.299 r  DB/db_count_reg[4]/Q
                         net (fo=2, routed)           0.809     0.511    DB/db_count_reg_n_0_[4]
    SLICE_X3Y90          LUT4 (Prop_lut4_I1_O)        0.124     0.635 f  DB/db_count[31]_i_8/O
                         net (fo=1, routed)           0.401     1.036    DB/db_count[31]_i_8_n_0
    SLICE_X3Y89          LUT5 (Prop_lut5_I4_O)        0.118     1.154 f  DB/db_count[31]_i_4/O
                         net (fo=1, routed)           0.719     1.873    DB/db_count[31]_i_4_n_0
    SLICE_X3Y92          LUT4 (Prop_lut4_I1_O)        0.326     2.199 r  DB/db_count[31]_i_1/O
                         net (fo=119, routed)         2.286     4.485    DB/db_count[31]_i_1_n_0
    SLICE_X0Y61          FDRE                                         r  DB/shift_swtch14_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_110_clk_wiz_0 rise edge)
                                                      9.091     9.091 r  
    E3                                                0.000     9.091 r  clk (IN)
                         net (fo=0)                   0.000     9.091    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.502 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.664    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     4.340 r  generated_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     5.979    generated_clock/inst/clk_110_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.070 r  generated_clock/inst/clkout2_buf/O
                         net (fo=1275, routed)        1.602     7.673    DB/clk_110
    SLICE_X0Y61          FDRE                                         r  DB/shift_swtch14_reg[1]/C
                         clock pessimism              0.559     8.232    
                         clock uncertainty           -0.070     8.162    
    SLICE_X0Y61          FDRE (Setup_fdre_C_CE)      -0.205     7.957    DB/shift_swtch14_reg[1]
  -------------------------------------------------------------------
                         required time                          7.957    
                         arrival time                          -4.485    
  -------------------------------------------------------------------
                         slack                                  3.472    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 OUTMUX/BINBCD/dat_bcd_o_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_110_clk_wiz_0_1  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            OUTMUX/dig5_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by clk_110_clk_wiz_0  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             clk_110_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_110_clk_wiz_0 rise@0.000ns - clk_110_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.186ns (76.827%)  route 0.056ns (23.173%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_110_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_110_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout2_buf/O
                         net (fo=1275, routed)        0.599    -0.565    OUTMUX/BINBCD/JA_OBUF[0]
    SLICE_X7Y84          FDRE                                         r  OUTMUX/BINBCD/dat_bcd_o_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y84          FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  OUTMUX/BINBCD/dat_bcd_o_reg[23]/Q
                         net (fo=1, routed)           0.056    -0.368    OUTMUX/BINBCD/bcd_converter_out[23]
    SLICE_X6Y84          LUT2 (Prop_lut2_I1_O)        0.045    -0.323 r  OUTMUX/BINBCD/binary_to_bcd_LUT2_3/O
                         net (fo=1, routed)           0.000    -0.323    OUTMUX/BINBCD_n_27
    SLICE_X6Y84          FDSE                                         r  OUTMUX/dig5_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_110_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_110_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout2_buf/O
                         net (fo=1275, routed)        0.868    -0.805    OUTMUX/JA_OBUF[0]
    SLICE_X6Y84          FDSE                                         r  OUTMUX/dig5_reg[3]/C
                         clock pessimism              0.253    -0.552    
                         clock uncertainty            0.070    -0.482    
    SLICE_X6Y84          FDSE (Hold_fdse_C_D)         0.120    -0.362    OUTMUX/dig5_reg[3]
  -------------------------------------------------------------------
                         required time                          0.362    
                         arrival time                          -0.323    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 inputs_reg[14][12]/C
                            (rising edge-triggered cell FDRE clocked by clk_110_clk_wiz_0_1  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            OUTMUX/operands_dly_reg[14][12]/D
                            (rising edge-triggered cell FDRE clocked by clk_110_clk_wiz_0  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             clk_110_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_110_clk_wiz_0 rise@0.000ns - clk_110_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.207ns  (logic 0.141ns (68.017%)  route 0.066ns (31.983%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_110_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_110_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout2_buf/O
                         net (fo=1275, routed)        0.594    -0.570    JA_OBUF[4]
    SLICE_X3Y77          FDRE                                         r  inputs_reg[14][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y77          FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  inputs_reg[14][12]/Q
                         net (fo=3, routed)           0.066    -0.363    OUTMUX/inputs_reg[14][15]_0[12]
    SLICE_X2Y77          FDRE                                         r  OUTMUX/operands_dly_reg[14][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_110_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_110_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout2_buf/O
                         net (fo=1275, routed)        0.864    -0.809    OUTMUX/JA_OBUF[0]
    SLICE_X2Y77          FDRE                                         r  OUTMUX/operands_dly_reg[14][12]/C
                         clock pessimism              0.252    -0.557    
                         clock uncertainty            0.070    -0.487    
    SLICE_X2Y77          FDRE (Hold_fdre_C_D)         0.076    -0.411    OUTMUX/operands_dly_reg[14][12]
  -------------------------------------------------------------------
                         required time                          0.411    
                         arrival time                          -0.363    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 DB/shift_pb3_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_110_clk_wiz_0_1  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            DB/pbtn_db_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_110_clk_wiz_0  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             clk_110_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_110_clk_wiz_0 rise@0.000ns - clk_110_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.515%)  route 0.054ns (22.485%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_110_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_110_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout2_buf/O
                         net (fo=1275, routed)        0.597    -0.567    DB/clk_110
    SLICE_X0Y81          FDRE                                         r  DB/shift_pb3_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y81          FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  DB/shift_pb3_reg[3]/Q
                         net (fo=1, routed)           0.054    -0.372    DB/shift_pb3[3]
    SLICE_X1Y81          LUT5 (Prop_lut5_I0_O)        0.045    -0.327 r  DB/pbtn_db[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.327    DB/pbtn_db[3]_i_1_n_0
    SLICE_X1Y81          FDRE                                         r  DB/pbtn_db_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_110_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_110_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout2_buf/O
                         net (fo=1275, routed)        0.868    -0.805    DB/clk_110
    SLICE_X1Y81          FDRE                                         r  DB/pbtn_db_reg[3]/C
                         clock pessimism              0.251    -0.554    
                         clock uncertainty            0.070    -0.484    
    SLICE_X1Y81          FDRE (Hold_fdre_C_D)         0.091    -0.393    DB/pbtn_db_reg[3]
  -------------------------------------------------------------------
                         required time                          0.393    
                         arrival time                          -0.327    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 OUTMUX/BINBCD/dat_bcd_o_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_110_clk_wiz_0_1  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            OUTMUX/dig6_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by clk_110_clk_wiz_0  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             clk_110_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_110_clk_wiz_0 rise@0.000ns - clk_110_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_110_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_110_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout2_buf/O
                         net (fo=1275, routed)        0.571    -0.593    OUTMUX/BINBCD/JA_OBUF[0]
    SLICE_X9Y84          FDRE                                         r  OUTMUX/BINBCD/dat_bcd_o_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y84          FDRE (Prop_fdre_C_Q)         0.141    -0.452 r  OUTMUX/BINBCD/dat_bcd_o_reg[25]/Q
                         net (fo=1, routed)           0.087    -0.365    OUTMUX/BINBCD/bcd_converter_out[25]
    SLICE_X8Y84          LUT2 (Prop_lut2_I1_O)        0.045    -0.320 r  OUTMUX/BINBCD/binary_to_bcd_LUT2_5/O
                         net (fo=1, routed)           0.000    -0.320    OUTMUX/BINBCD_n_33
    SLICE_X8Y84          FDSE                                         r  OUTMUX/dig6_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_110_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_110_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout2_buf/O
                         net (fo=1275, routed)        0.840    -0.833    OUTMUX/JA_OBUF[0]
    SLICE_X8Y84          FDSE                                         r  OUTMUX/dig6_reg[1]/C
                         clock pessimism              0.253    -0.580    
                         clock uncertainty            0.070    -0.510    
    SLICE_X8Y84          FDSE (Hold_fdse_C_D)         0.120    -0.390    OUTMUX/dig6_reg[1]
  -------------------------------------------------------------------
                         required time                          0.390    
                         arrival time                          -0.320    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 DB/shift_swtch3_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_110_clk_wiz_0_1  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            DB/swtch_db_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_110_clk_wiz_0  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             clk_110_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_110_clk_wiz_0 rise@0.000ns - clk_110_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.186ns (74.661%)  route 0.063ns (25.339%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_110_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_110_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout2_buf/O
                         net (fo=1275, routed)        0.600    -0.564    DB/clk_110
    SLICE_X0Y63          FDRE                                         r  DB/shift_swtch3_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y63          FDRE (Prop_fdre_C_Q)         0.141    -0.423 r  DB/shift_swtch3_reg[1]/Q
                         net (fo=2, routed)           0.063    -0.360    DB/shift_swtch3[1]
    SLICE_X1Y63          LUT5 (Prop_lut5_I2_O)        0.045    -0.315 r  DB/swtch_db[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.315    DB/swtch_db[3]_i_1_n_0
    SLICE_X1Y63          FDRE                                         r  DB/swtch_db_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_110_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_110_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout2_buf/O
                         net (fo=1275, routed)        0.872    -0.801    DB/clk_110
    SLICE_X1Y63          FDRE                                         r  DB/swtch_db_reg[3]/C
                         clock pessimism              0.250    -0.551    
                         clock uncertainty            0.070    -0.481    
    SLICE_X1Y63          FDRE (Hold_fdre_C_D)         0.092    -0.389    DB/swtch_db_reg[3]
  -------------------------------------------------------------------
                         required time                          0.389    
                         arrival time                          -0.315    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 DB/shift_pb1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_110_clk_wiz_0_1  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            DB/pbtn_db_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_110_clk_wiz_0  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             clk_110_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_110_clk_wiz_0 rise@0.000ns - clk_110_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.186ns (74.147%)  route 0.065ns (25.853%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_110_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_110_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout2_buf/O
                         net (fo=1275, routed)        0.596    -0.568    DB/clk_110
    SLICE_X0Y80          FDRE                                         r  DB/shift_pb1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y80          FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  DB/shift_pb1_reg[2]/Q
                         net (fo=2, routed)           0.065    -0.362    DB/shift_pb1[2]
    SLICE_X1Y80          LUT5 (Prop_lut5_I1_O)        0.045    -0.317 r  DB/pbtn_db[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.317    DB/pbtn_db[1]_i_1_n_0
    SLICE_X1Y80          FDRE                                         r  DB/pbtn_db_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_110_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_110_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout2_buf/O
                         net (fo=1275, routed)        0.867    -0.806    DB/clk_110
    SLICE_X1Y80          FDRE                                         r  DB/pbtn_db_reg[1]/C
                         clock pessimism              0.251    -0.555    
                         clock uncertainty            0.070    -0.485    
    SLICE_X1Y80          FDRE (Hold_fdre_C_D)         0.091    -0.394    DB/pbtn_db_reg[1]
  -------------------------------------------------------------------
                         required time                          0.394    
                         arrival time                          -0.317    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 DB/shift_swtch13_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_110_clk_wiz_0_1  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            DB/swtch_db_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_110_clk_wiz_0  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             clk_110_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_110_clk_wiz_0 rise@0.000ns - clk_110_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.186ns (74.147%)  route 0.065ns (25.853%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_110_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_110_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout2_buf/O
                         net (fo=1275, routed)        0.602    -0.562    DB/clk_110
    SLICE_X0Y60          FDRE                                         r  DB/shift_swtch13_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y60          FDRE (Prop_fdre_C_Q)         0.141    -0.421 r  DB/shift_swtch13_reg[2]/Q
                         net (fo=2, routed)           0.065    -0.356    DB/shift_swtch13[2]
    SLICE_X1Y60          LUT5 (Prop_lut5_I1_O)        0.045    -0.311 r  DB/swtch_db[13]_i_1/O
                         net (fo=1, routed)           0.000    -0.311    DB/swtch_db[13]_i_1_n_0
    SLICE_X1Y60          FDRE                                         r  DB/swtch_db_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_110_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_110_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout2_buf/O
                         net (fo=1275, routed)        0.875    -0.798    DB/clk_110
    SLICE_X1Y60          FDRE                                         r  DB/swtch_db_reg[13]/C
                         clock pessimism              0.249    -0.549    
                         clock uncertainty            0.070    -0.479    
    SLICE_X1Y60          FDRE (Hold_fdre_C_D)         0.091    -0.388    DB/swtch_db_reg[13]
  -------------------------------------------------------------------
                         required time                          0.388    
                         arrival time                          -0.311    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 DB/shift_swtch14_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_110_clk_wiz_0_1  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            DB/swtch_db_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_110_clk_wiz_0  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             clk_110_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_110_clk_wiz_0 rise@0.000ns - clk_110_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.186ns (74.147%)  route 0.065ns (25.853%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_110_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_110_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout2_buf/O
                         net (fo=1275, routed)        0.602    -0.562    DB/clk_110
    SLICE_X0Y61          FDRE                                         r  DB/shift_swtch14_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y61          FDRE (Prop_fdre_C_Q)         0.141    -0.421 r  DB/shift_swtch14_reg[1]/Q
                         net (fo=2, routed)           0.065    -0.356    DB/shift_swtch14[1]
    SLICE_X1Y61          LUT5 (Prop_lut5_I2_O)        0.045    -0.311 r  DB/swtch_db[14]_i_1/O
                         net (fo=1, routed)           0.000    -0.311    DB/swtch_db[14]_i_1_n_0
    SLICE_X1Y61          FDRE                                         r  DB/swtch_db_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_110_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_110_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout2_buf/O
                         net (fo=1275, routed)        0.875    -0.798    DB/clk_110
    SLICE_X1Y61          FDRE                                         r  DB/swtch_db_reg[14]/C
                         clock pessimism              0.249    -0.549    
                         clock uncertainty            0.070    -0.479    
    SLICE_X1Y61          FDRE (Hold_fdre_C_D)         0.091    -0.388    DB/swtch_db_reg[14]
  -------------------------------------------------------------------
                         required time                          0.388    
                         arrival time                          -0.311    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 DB/shift_swtch1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_110_clk_wiz_0_1  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            DB/swtch_db_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_110_clk_wiz_0  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             clk_110_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_110_clk_wiz_0 rise@0.000ns - clk_110_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.186ns (74.147%)  route 0.065ns (25.853%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_110_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_110_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout2_buf/O
                         net (fo=1275, routed)        0.602    -0.562    DB/clk_110
    SLICE_X0Y88          FDRE                                         r  DB/shift_swtch1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y88          FDRE (Prop_fdre_C_Q)         0.141    -0.421 r  DB/shift_swtch1_reg[1]/Q
                         net (fo=2, routed)           0.065    -0.356    DB/shift_swtch1[1]
    SLICE_X1Y88          LUT5 (Prop_lut5_I2_O)        0.045    -0.311 r  DB/swtch_db[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.311    DB/swtch_db[1]_i_1_n_0
    SLICE_X1Y88          FDRE                                         r  DB/swtch_db_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_110_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_110_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout2_buf/O
                         net (fo=1275, routed)        0.875    -0.798    DB/clk_110
    SLICE_X1Y88          FDRE                                         r  DB/swtch_db_reg[1]/C
                         clock pessimism              0.249    -0.549    
                         clock uncertainty            0.070    -0.479    
    SLICE_X1Y88          FDRE (Hold_fdre_C_D)         0.091    -0.388    DB/swtch_db_reg[1]
  -------------------------------------------------------------------
                         required time                          0.388    
                         arrival time                          -0.311    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 DB/shift_pb5_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_110_clk_wiz_0_1  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            DB/pbtn_db_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_110_clk_wiz_0  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             clk_110_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_110_clk_wiz_0 rise@0.000ns - clk_110_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.186ns (73.783%)  route 0.066ns (26.217%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_110_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_110_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout2_buf/O
                         net (fo=1275, routed)        0.598    -0.566    DB/clk_110
    SLICE_X0Y82          FDRE                                         r  DB/shift_pb5_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y82          FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  DB/shift_pb5_reg[2]/Q
                         net (fo=2, routed)           0.066    -0.359    DB/shift_pb5[2]
    SLICE_X1Y82          LUT5 (Prop_lut5_I1_O)        0.045    -0.314 r  DB/pbtn_db[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.314    DB/pbtn_db[5]_i_1_n_0
    SLICE_X1Y82          FDRE                                         r  DB/pbtn_db_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_110_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_110_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout2_buf/O
                         net (fo=1275, routed)        0.869    -0.804    DB/clk_110
    SLICE_X1Y82          FDRE                                         r  DB/pbtn_db_reg[5]/C
                         clock pessimism              0.251    -0.553    
                         clock uncertainty            0.070    -0.483    
    SLICE_X1Y82          FDRE (Hold_fdre_C_D)         0.091    -0.392    DB/pbtn_db_reg[5]
  -------------------------------------------------------------------
                         required time                          0.392    
                         arrival time                          -0.314    
  -------------------------------------------------------------------
                         slack                                  0.078    





---------------------------------------------------------------------------------------------------
From Clock:  clk_110_clk_wiz_0
  To Clock:  clk_110_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        2.875ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.039ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.875ns  (required time - arrival time)
  Source:                 u_mean/sums_reg[0][13]/C
                            (rising edge-triggered cell FDRE clocked by clk_110_clk_wiz_0  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            u_mean/result_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_110_clk_wiz_0_1  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             clk_110_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.091ns  (clk_110_clk_wiz_0_1 rise@9.091ns - clk_110_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.054ns  (logic 1.598ns (26.397%)  route 4.456ns (73.603%))
  Logic Levels:           5  (LUT3=2 LUT6=3)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.513ns = ( 7.578 - 9.091 ) 
    Source Clock Delay      (SCD):    -0.833ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_110_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_110_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout2_buf/O
                         net (fo=1275, routed)        1.707    -0.833    u_mean/clk_110
    SLICE_X6Y72          FDRE                                         r  u_mean/sums_reg[0][13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y72          FDRE (Prop_fdre_C_Q)         0.518    -0.315 r  u_mean/sums_reg[0][13]/Q
                         net (fo=10, routed)          1.278     0.963    u_mean/sums_reg[0]_12[13]
    SLICE_X12Y74         LUT6 (Prop_lut6_I2_O)        0.124     1.087 r  u_mean/result[13]_i_1/O
                         net (fo=7, routed)           1.022     2.109    u_mean/result[13]_i_1_n_0
    SLICE_X15Y74         LUT3 (Prop_lut3_I2_O)        0.152     2.261 r  u_mean/result[11]_i_2/O
                         net (fo=2, routed)           0.791     3.052    u_mean/result[11]_i_2_n_0
    SLICE_X15Y74         LUT6 (Prop_lut6_I0_O)        0.326     3.378 r  u_mean/result[11]_i_1/O
                         net (fo=7, routed)           0.664     4.042    u_mean/result[11]_i_1_n_0
    SLICE_X14Y75         LUT3 (Prop_lut3_I2_O)        0.150     4.192 r  u_mean/result[0]_bret_bret_bret_bret_bret_bret_bret__13_i_1/O
                         net (fo=2, routed)           0.701     4.893    u_mean/result[0]_bret_bret_bret_bret_bret_bret_bret__13_i_1_n_0
    SLICE_X15Y75         LUT6 (Prop_lut6_I0_O)        0.328     5.221 r  u_mean/result[9]_i_1/O
                         net (fo=1, routed)           0.000     5.221    u_mean/result[9]_i_1_n_0
    SLICE_X15Y75         FDRE                                         r  u_mean/result_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_110_clk_wiz_0_1 rise edge)
                                                      9.091     9.091 r  
    E3                                                0.000     9.091 r  clk (IN)
                         net (fo=0)                   0.000     9.091    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.502 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.664    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     4.340 r  generated_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     5.979    generated_clock/inst/clk_110_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.070 r  generated_clock/inst/clkout2_buf/O
                         net (fo=1275, routed)        1.507     7.578    u_mean/clk_110
    SLICE_X15Y75         FDRE                                         r  u_mean/result_reg[9]/C
                         clock pessimism              0.559     8.137    
                         clock uncertainty           -0.070     8.067    
    SLICE_X15Y75         FDRE (Setup_fdre_C_D)        0.029     8.096    u_mean/result_reg[9]
  -------------------------------------------------------------------
                         required time                          8.096    
                         arrival time                          -5.221    
  -------------------------------------------------------------------
                         slack                                  2.875    

Slack (MET) :             2.918ns  (required time - arrival time)
  Source:                 u_mean/sums_reg[0][13]/C
                            (rising edge-triggered cell FDRE clocked by clk_110_clk_wiz_0  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            u_mean/result_reg[0]_bret_bret_bret_bret_bret_bret_bret__13/D
                            (rising edge-triggered cell FDRE clocked by clk_110_clk_wiz_0_1  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             clk_110_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.091ns  (clk_110_clk_wiz_0_1 rise@9.091ns - clk_110_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.733ns  (logic 1.270ns (22.151%)  route 4.463ns (77.849%))
  Logic Levels:           4  (LUT3=2 LUT6=2)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.510ns = ( 7.581 - 9.091 ) 
    Source Clock Delay      (SCD):    -0.833ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_110_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_110_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout2_buf/O
                         net (fo=1275, routed)        1.707    -0.833    u_mean/clk_110
    SLICE_X6Y72          FDRE                                         r  u_mean/sums_reg[0][13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y72          FDRE (Prop_fdre_C_Q)         0.518    -0.315 r  u_mean/sums_reg[0][13]/Q
                         net (fo=10, routed)          1.278     0.963    u_mean/sums_reg[0]_12[13]
    SLICE_X12Y74         LUT6 (Prop_lut6_I2_O)        0.124     1.087 r  u_mean/result[13]_i_1/O
                         net (fo=7, routed)           1.022     2.109    u_mean/result[13]_i_1_n_0
    SLICE_X15Y74         LUT3 (Prop_lut3_I2_O)        0.152     2.261 r  u_mean/result[11]_i_2/O
                         net (fo=2, routed)           0.791     3.052    u_mean/result[11]_i_2_n_0
    SLICE_X15Y74         LUT6 (Prop_lut6_I0_O)        0.326     3.378 r  u_mean/result[11]_i_1/O
                         net (fo=7, routed)           0.664     4.042    u_mean/result[11]_i_1_n_0
    SLICE_X14Y75         LUT3 (Prop_lut3_I2_O)        0.150     4.192 r  u_mean/result[0]_bret_bret_bret_bret_bret_bret_bret__13_i_1/O
                         net (fo=2, routed)           0.709     4.901    u_mean/result[0]_bret_bret_bret_bret_bret_bret_bret__13_i_1_n_0
    SLICE_X15Y72         FDRE                                         r  u_mean/result_reg[0]_bret_bret_bret_bret_bret_bret_bret__13/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_110_clk_wiz_0_1 rise edge)
                                                      9.091     9.091 r  
    E3                                                0.000     9.091 r  clk (IN)
                         net (fo=0)                   0.000     9.091    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.502 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.664    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     4.340 r  generated_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     5.979    generated_clock/inst/clk_110_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.070 r  generated_clock/inst/clkout2_buf/O
                         net (fo=1275, routed)        1.510     7.581    u_mean/clk_110
    SLICE_X15Y72         FDRE                                         r  u_mean/result_reg[0]_bret_bret_bret_bret_bret_bret_bret__13/C
                         clock pessimism              0.559     8.140    
                         clock uncertainty           -0.070     8.070    
    SLICE_X15Y72         FDRE (Setup_fdre_C_D)       -0.251     7.819    u_mean/result_reg[0]_bret_bret_bret_bret_bret_bret_bret__13
  -------------------------------------------------------------------
                         required time                          7.819    
                         arrival time                          -4.901    
  -------------------------------------------------------------------
                         slack                                  2.918    

Slack (MET) :             3.026ns  (required time - arrival time)
  Source:                 u_mean/result_reg[0]_bret_bret_bret_bret_bret_bret_bret__3/C
                            (rising edge-triggered cell FDRE clocked by clk_110_clk_wiz_0  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            result_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_110_clk_wiz_0_1  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             clk_110_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.091ns  (clk_110_clk_wiz_0_1 rise@9.091ns - clk_110_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.057ns  (logic 1.735ns (28.647%)  route 4.322ns (71.353%))
  Logic Levels:           5  (LUT3=2 LUT6=3)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns = ( 7.584 - 9.091 ) 
    Source Clock Delay      (SCD):    -0.911ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_110_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_110_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout2_buf/O
                         net (fo=1275, routed)        1.629    -0.911    u_mean/clk_110
    SLICE_X14Y72         FDRE                                         r  u_mean/result_reg[0]_bret_bret_bret_bret_bret_bret_bret__3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y72         FDRE (Prop_fdre_C_Q)         0.478    -0.433 f  u_mean/result_reg[0]_bret_bret_bret_bret_bret_bret_bret__3/Q
                         net (fo=6, routed)           0.866     0.433    u_mean/result_reg[0]_bret_bret_bret_bret_bret_bret_bret__3_n_0
    SLICE_X15Y72         LUT6 (Prop_lut6_I1_O)        0.301     0.734 r  u_mean/result[8]_i_1/O
                         net (fo=7, routed)           0.856     1.590    u_mean/result_reg[8]
    SLICE_X14Y71         LUT3 (Prop_lut3_I2_O)        0.150     1.740 r  u_mean/result[6]_i_2/O
                         net (fo=2, routed)           0.818     2.558    u_mean/result[6]_i_2_n_0
    SLICE_X14Y70         LUT6 (Prop_lut6_I0_O)        0.328     2.886 r  u_mean/result[6]_i_1/O
                         net (fo=7, routed)           0.828     3.714    u_mean/result_reg[6]
    SLICE_X14Y69         LUT3 (Prop_lut3_I2_O)        0.150     3.864 r  u_mean/result[2]_bret_bret__7_i_1/O
                         net (fo=2, routed)           0.954     4.818    u_mean/result_reg[2]_bret_bret__7
    SLICE_X14Y69         LUT6 (Prop_lut6_I0_O)        0.328     5.146 r  u_mean/result[4]_i_1/O
                         net (fo=1, routed)           0.000     5.146    u_mean_n_4
    SLICE_X14Y69         FDRE                                         r  result_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_110_clk_wiz_0_1 rise edge)
                                                      9.091     9.091 r  
    E3                                                0.000     9.091 r  clk (IN)
                         net (fo=0)                   0.000     9.091    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.502 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.664    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     4.340 r  generated_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     5.979    generated_clock/inst/clk_110_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.070 r  generated_clock/inst/clkout2_buf/O
                         net (fo=1275, routed)        1.513     7.584    JA_OBUF[4]
    SLICE_X14Y69         FDRE                                         r  result_reg[4]/C
                         clock pessimism              0.577     8.161    
                         clock uncertainty           -0.070     8.091    
    SLICE_X14Y69         FDRE (Setup_fdre_C_D)        0.081     8.172    result_reg[4]
  -------------------------------------------------------------------
                         required time                          8.172    
                         arrival time                          -5.146    
  -------------------------------------------------------------------
                         slack                                  3.026    

Slack (MET) :             3.198ns  (required time - arrival time)
  Source:                 u_mean/sums_reg[0][14]/C
                            (rising edge-triggered cell FDRE clocked by clk_110_clk_wiz_0  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            u_mean/result_reg[0]_bret_bret_bret_bret_bret_bret_bret__1/D
                            (rising edge-triggered cell FDRE clocked by clk_110_clk_wiz_0_1  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             clk_110_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.091ns  (clk_110_clk_wiz_0_1 rise@9.091ns - clk_110_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.654ns  (logic 1.608ns (28.439%)  route 4.046ns (71.561%))
  Logic Levels:           5  (LUT3=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.513ns = ( 7.578 - 9.091 ) 
    Source Clock Delay      (SCD):    -0.833ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_110_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_110_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout2_buf/O
                         net (fo=1275, routed)        1.707    -0.833    u_mean/clk_110
    SLICE_X6Y72          FDRE                                         r  u_mean/sums_reg[0][14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y72          FDRE (Prop_fdre_C_Q)         0.518    -0.315 r  u_mean/sums_reg[0][14]/Q
                         net (fo=6, routed)           1.083     0.768    u_mean/sums_reg[0]_12[14]
    SLICE_X15Y74         LUT3 (Prop_lut3_I0_O)        0.152     0.920 r  u_mean/result[12]_i_2/O
                         net (fo=2, routed)           0.773     1.693    u_mean/result[12]_i_2_n_0
    SLICE_X13Y74         LUT6 (Prop_lut6_I0_O)        0.332     2.025 r  u_mean/result[12]_i_1/O
                         net (fo=7, routed)           0.629     2.654    u_mean/result[12]_i_1_n_0
    SLICE_X15Y75         LUT3 (Prop_lut3_I2_O)        0.150     2.804 r  u_mean/result[0]_bret_bret_bret_bret_bret_bret_bret__0_i_2/O
                         net (fo=2, routed)           0.865     3.669    u_mean/result[0]_bret_bret_bret_bret_bret_bret_bret__0_i_2_n_0
    SLICE_X15Y75         LUT6 (Prop_lut6_I0_O)        0.332     4.001 r  u_mean/result[10]_i_1/O
                         net (fo=5, routed)           0.507     4.507    u_mean/result[10]_i_1_n_0
    SLICE_X14Y75         LUT5 (Prop_lut5_I3_O)        0.124     4.631 r  u_mean/result[0]_bret_bret_bret_bret_bret_bret_bret__1_i_1/O
                         net (fo=1, routed)           0.190     4.822    u_mean/result[0]_bret_bret_bret_bret_bret_bret_bret__1_i_1_n_0
    SLICE_X15Y75         FDRE                                         r  u_mean/result_reg[0]_bret_bret_bret_bret_bret_bret_bret__1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_110_clk_wiz_0_1 rise edge)
                                                      9.091     9.091 r  
    E3                                                0.000     9.091 r  clk (IN)
                         net (fo=0)                   0.000     9.091    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.502 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.664    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     4.340 r  generated_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     5.979    generated_clock/inst/clk_110_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.070 r  generated_clock/inst/clkout2_buf/O
                         net (fo=1275, routed)        1.507     7.578    u_mean/clk_110
    SLICE_X15Y75         FDRE                                         r  u_mean/result_reg[0]_bret_bret_bret_bret_bret_bret_bret__1/C
                         clock pessimism              0.559     8.137    
                         clock uncertainty           -0.070     8.067    
    SLICE_X15Y75         FDRE (Setup_fdre_C_D)       -0.047     8.020    u_mean/result_reg[0]_bret_bret_bret_bret_bret_bret_bret__1
  -------------------------------------------------------------------
                         required time                          8.020    
                         arrival time                          -4.822    
  -------------------------------------------------------------------
                         slack                                  3.198    

Slack (MET) :             3.342ns  (required time - arrival time)
  Source:                 result_reg[2]_bret_bret/C
                            (rising edge-triggered cell FDRE clocked by clk_110_clk_wiz_0  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            OUTMUX/cnvt_ff_reg_bret_bret_bret__20_fret/D
                            (rising edge-triggered cell FDRE clocked by clk_110_clk_wiz_0_1  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             clk_110_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.091ns  (clk_110_clk_wiz_0_1 rise@9.091ns - clk_110_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.743ns  (logic 2.341ns (40.762%)  route 3.402ns (59.238%))
  Logic Levels:           7  (CARRY4=2 LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.513ns = ( 7.578 - 9.091 ) 
    Source Clock Delay      (SCD):    -0.906ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_110_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_110_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout2_buf/O
                         net (fo=1275, routed)        1.634    -0.906    JA_OBUF[4]
    SLICE_X15Y69         FDRE                                         r  result_reg[2]_bret_bret/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y69         FDRE (Prop_fdre_C_Q)         0.419    -0.487 r  result_reg[2]_bret_bret/Q
                         net (fo=6, routed)           0.864     0.378    u_mean/result_reg[2]_bret_bret_0
    SLICE_X14Y68         LUT3 (Prop_lut3_I0_O)        0.322     0.700 r  u_mean/result_dly[2]_i_2/O
                         net (fo=2, routed)           0.815     1.515    u_mean/result_dly[2]_i_2_n_0
    SLICE_X14Y69         LUT6 (Prop_lut6_I0_O)        0.328     1.843 r  u_mean/result_dly[2]_i_1/O
                         net (fo=7, routed)           1.042     2.884    u_mean/D[2]
    SLICE_X15Y68         LUT5 (Prop_lut5_I3_O)        0.152     3.036 r  u_mean/result_dly[0]_i_2/O
                         net (fo=1, routed)           0.154     3.191    u_mean/result_dly[0]_i_2_n_0
    SLICE_X15Y68         LUT6 (Prop_lut6_I0_O)        0.326     3.517 r  u_mean/result_dly[0]_i_1/O
                         net (fo=3, routed)           0.527     4.043    u_mean/D[0]
    SLICE_X14Y73         LUT6 (Prop_lut6_I0_O)        0.124     4.167 r  u_mean/i__carry_i_4/O
                         net (fo=1, routed)           0.000     4.167    OUTMUX/S[0]
    SLICE_X14Y73         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     4.680 r  OUTMUX/cnvt_ff15_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     4.680    OUTMUX/cnvt_ff15_inferred__0/i__carry_n_0
    SLICE_X14Y74         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     4.837 r  OUTMUX/cnvt_ff15_inferred__0/i__carry__0/CO[1]
                         net (fo=1, routed)           0.000     4.837    OUTMUX/cnvt_ff15_inferred__0/i__carry__0_n_2
    SLICE_X14Y74         FDRE                                         r  OUTMUX/cnvt_ff_reg_bret_bret_bret__20_fret/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_110_clk_wiz_0_1 rise edge)
                                                      9.091     9.091 r  
    E3                                                0.000     9.091 r  clk (IN)
                         net (fo=0)                   0.000     9.091    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.502 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.664    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     4.340 r  generated_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     5.979    generated_clock/inst/clk_110_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.070 r  generated_clock/inst/clkout2_buf/O
                         net (fo=1275, routed)        1.507     7.578    OUTMUX/JA_OBUF[0]
    SLICE_X14Y74         FDRE                                         r  OUTMUX/cnvt_ff_reg_bret_bret_bret__20_fret/C
                         clock pessimism              0.577     8.155    
                         clock uncertainty           -0.070     8.085    
    SLICE_X14Y74         FDRE (Setup_fdre_C_D)        0.094     8.179    OUTMUX/cnvt_ff_reg_bret_bret_bret__20_fret
  -------------------------------------------------------------------
                         required time                          8.179    
                         arrival time                          -4.837    
  -------------------------------------------------------------------
                         slack                                  3.342    

Slack (MET) :             3.368ns  (required time - arrival time)
  Source:                 u_mean/result_reg[0]_bret_bret_bret_bret_bret_bret_bret__3/C
                            (rising edge-triggered cell FDRE clocked by clk_110_clk_wiz_0  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            result_reg[2]_bret_bret__7/D
                            (rising edge-triggered cell FDRE clocked by clk_110_clk_wiz_0_1  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             clk_110_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.091ns  (clk_110_clk_wiz_0_1 rise@9.091ns - clk_110_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.400ns  (logic 1.407ns (26.058%)  route 3.993ns (73.942%))
  Logic Levels:           4  (LUT3=2 LUT6=2)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns = ( 7.584 - 9.091 ) 
    Source Clock Delay      (SCD):    -0.911ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_110_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_110_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout2_buf/O
                         net (fo=1275, routed)        1.629    -0.911    u_mean/clk_110
    SLICE_X14Y72         FDRE                                         r  u_mean/result_reg[0]_bret_bret_bret_bret_bret_bret_bret__3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y72         FDRE (Prop_fdre_C_Q)         0.478    -0.433 f  u_mean/result_reg[0]_bret_bret_bret_bret_bret_bret_bret__3/Q
                         net (fo=6, routed)           0.866     0.433    u_mean/result_reg[0]_bret_bret_bret_bret_bret_bret_bret__3_n_0
    SLICE_X15Y72         LUT6 (Prop_lut6_I1_O)        0.301     0.734 r  u_mean/result[8]_i_1/O
                         net (fo=7, routed)           0.856     1.590    u_mean/result_reg[8]
    SLICE_X14Y71         LUT3 (Prop_lut3_I2_O)        0.150     1.740 r  u_mean/result[6]_i_2/O
                         net (fo=2, routed)           0.818     2.558    u_mean/result[6]_i_2_n_0
    SLICE_X14Y70         LUT6 (Prop_lut6_I0_O)        0.328     2.886 r  u_mean/result[6]_i_1/O
                         net (fo=7, routed)           0.828     3.714    u_mean/result_reg[6]
    SLICE_X14Y69         LUT3 (Prop_lut3_I2_O)        0.150     3.864 r  u_mean/result[2]_bret_bret__7_i_1/O
                         net (fo=2, routed)           0.625     4.489    u_mean_n_5
    SLICE_X14Y69         FDRE                                         r  result_reg[2]_bret_bret__7/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_110_clk_wiz_0_1 rise edge)
                                                      9.091     9.091 r  
    E3                                                0.000     9.091 r  clk (IN)
                         net (fo=0)                   0.000     9.091    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.502 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.664    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     4.340 r  generated_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     5.979    generated_clock/inst/clk_110_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.070 r  generated_clock/inst/clkout2_buf/O
                         net (fo=1275, routed)        1.513     7.584    JA_OBUF[4]
    SLICE_X14Y69         FDRE                                         r  result_reg[2]_bret_bret__7/C
                         clock pessimism              0.577     8.161    
                         clock uncertainty           -0.070     8.091    
    SLICE_X14Y69         FDRE (Setup_fdre_C_D)       -0.234     7.857    result_reg[2]_bret_bret__7
  -------------------------------------------------------------------
                         required time                          7.857    
                         arrival time                          -4.489    
  -------------------------------------------------------------------
                         slack                                  3.368    

Slack (MET) :             3.468ns  (required time - arrival time)
  Source:                 u_mean/sums_reg[0][14]/C
                            (rising edge-triggered cell FDRE clocked by clk_110_clk_wiz_0  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            u_mean/result_reg[0]_bret_bret_bret_bret_bret_bret_bret__4/D
                            (rising edge-triggered cell FDRE clocked by clk_110_clk_wiz_0_1  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             clk_110_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.091ns  (clk_110_clk_wiz_0_1 rise@9.091ns - clk_110_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.463ns  (logic 1.608ns (29.432%)  route 3.855ns (70.568%))
  Logic Levels:           5  (LUT3=3 LUT6=2)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.510ns = ( 7.581 - 9.091 ) 
    Source Clock Delay      (SCD):    -0.833ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_110_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_110_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout2_buf/O
                         net (fo=1275, routed)        1.707    -0.833    u_mean/clk_110
    SLICE_X6Y72          FDRE                                         r  u_mean/sums_reg[0][14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y72          FDRE (Prop_fdre_C_Q)         0.518    -0.315 r  u_mean/sums_reg[0][14]/Q
                         net (fo=6, routed)           1.083     0.768    u_mean/sums_reg[0]_12[14]
    SLICE_X15Y74         LUT3 (Prop_lut3_I0_O)        0.152     0.920 r  u_mean/result[12]_i_2/O
                         net (fo=2, routed)           0.773     1.693    u_mean/result[12]_i_2_n_0
    SLICE_X13Y74         LUT6 (Prop_lut6_I0_O)        0.332     2.025 r  u_mean/result[12]_i_1/O
                         net (fo=7, routed)           0.629     2.654    u_mean/result[12]_i_1_n_0
    SLICE_X15Y75         LUT3 (Prop_lut3_I2_O)        0.150     2.804 r  u_mean/result[0]_bret_bret_bret_bret_bret_bret_bret__0_i_2/O
                         net (fo=2, routed)           0.865     3.669    u_mean/result[0]_bret_bret_bret_bret_bret_bret_bret__0_i_2_n_0
    SLICE_X15Y75         LUT6 (Prop_lut6_I0_O)        0.332     4.001 r  u_mean/result[10]_i_1/O
                         net (fo=5, routed)           0.506     4.507    u_mean/result[10]_i_1_n_0
    SLICE_X15Y72         LUT3 (Prop_lut3_I2_O)        0.124     4.631 r  u_mean/result[0]_bret_bret_bret_bret_bret_bret_bret__4_i_1/O
                         net (fo=1, routed)           0.000     4.631    u_mean/result[0]_bret_bret_bret_bret_bret_bret_bret__4_i_1_n_0
    SLICE_X15Y72         FDRE                                         r  u_mean/result_reg[0]_bret_bret_bret_bret_bret_bret_bret__4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_110_clk_wiz_0_1 rise edge)
                                                      9.091     9.091 r  
    E3                                                0.000     9.091 r  clk (IN)
                         net (fo=0)                   0.000     9.091    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.502 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.664    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     4.340 r  generated_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     5.979    generated_clock/inst/clk_110_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.070 r  generated_clock/inst/clkout2_buf/O
                         net (fo=1275, routed)        1.510     7.581    u_mean/clk_110
    SLICE_X15Y72         FDRE                                         r  u_mean/result_reg[0]_bret_bret_bret_bret_bret_bret_bret__4/C
                         clock pessimism              0.559     8.140    
                         clock uncertainty           -0.070     8.070    
    SLICE_X15Y72         FDRE (Setup_fdre_C_D)        0.029     8.099    u_mean/result_reg[0]_bret_bret_bret_bret_bret_bret_bret__4
  -------------------------------------------------------------------
                         required time                          8.099    
                         arrival time                          -4.631    
  -------------------------------------------------------------------
                         slack                                  3.468    

Slack (MET) :             3.472ns  (required time - arrival time)
  Source:                 DB/db_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_110_clk_wiz_0  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            DB/shift_swtch11_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_110_clk_wiz_0_1  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             clk_110_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.091ns  (clk_110_clk_wiz_0_1 rise@9.091ns - clk_110_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.301ns  (logic 1.086ns (20.485%)  route 4.215ns (79.515%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.418ns = ( 7.673 - 9.091 ) 
    Source Clock Delay      (SCD):    -0.817ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_110_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_110_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout2_buf/O
                         net (fo=1275, routed)        1.723    -0.817    DB/clk_110
    SLICE_X2Y89          FDRE                                         r  DB/db_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y89          FDRE (Prop_fdre_C_Q)         0.518    -0.299 r  DB/db_count_reg[4]/Q
                         net (fo=2, routed)           0.809     0.511    DB/db_count_reg_n_0_[4]
    SLICE_X3Y90          LUT4 (Prop_lut4_I1_O)        0.124     0.635 f  DB/db_count[31]_i_8/O
                         net (fo=1, routed)           0.401     1.036    DB/db_count[31]_i_8_n_0
    SLICE_X3Y89          LUT5 (Prop_lut5_I4_O)        0.118     1.154 f  DB/db_count[31]_i_4/O
                         net (fo=1, routed)           0.719     1.873    DB/db_count[31]_i_4_n_0
    SLICE_X3Y92          LUT4 (Prop_lut4_I1_O)        0.326     2.199 r  DB/db_count[31]_i_1/O
                         net (fo=119, routed)         2.286     4.485    DB/db_count[31]_i_1_n_0
    SLICE_X0Y61          FDRE                                         r  DB/shift_swtch11_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_110_clk_wiz_0_1 rise edge)
                                                      9.091     9.091 r  
    E3                                                0.000     9.091 r  clk (IN)
                         net (fo=0)                   0.000     9.091    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.502 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.664    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     4.340 r  generated_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     5.979    generated_clock/inst/clk_110_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.070 r  generated_clock/inst/clkout2_buf/O
                         net (fo=1275, routed)        1.602     7.673    DB/clk_110
    SLICE_X0Y61          FDRE                                         r  DB/shift_swtch11_reg[0]/C
                         clock pessimism              0.559     8.232    
                         clock uncertainty           -0.070     8.162    
    SLICE_X0Y61          FDRE (Setup_fdre_C_CE)      -0.205     7.957    DB/shift_swtch11_reg[0]
  -------------------------------------------------------------------
                         required time                          7.957    
                         arrival time                          -4.485    
  -------------------------------------------------------------------
                         slack                                  3.472    

Slack (MET) :             3.472ns  (required time - arrival time)
  Source:                 DB/db_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_110_clk_wiz_0  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            DB/shift_swtch14_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_110_clk_wiz_0_1  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             clk_110_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.091ns  (clk_110_clk_wiz_0_1 rise@9.091ns - clk_110_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.301ns  (logic 1.086ns (20.485%)  route 4.215ns (79.515%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.418ns = ( 7.673 - 9.091 ) 
    Source Clock Delay      (SCD):    -0.817ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_110_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_110_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout2_buf/O
                         net (fo=1275, routed)        1.723    -0.817    DB/clk_110
    SLICE_X2Y89          FDRE                                         r  DB/db_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y89          FDRE (Prop_fdre_C_Q)         0.518    -0.299 r  DB/db_count_reg[4]/Q
                         net (fo=2, routed)           0.809     0.511    DB/db_count_reg_n_0_[4]
    SLICE_X3Y90          LUT4 (Prop_lut4_I1_O)        0.124     0.635 f  DB/db_count[31]_i_8/O
                         net (fo=1, routed)           0.401     1.036    DB/db_count[31]_i_8_n_0
    SLICE_X3Y89          LUT5 (Prop_lut5_I4_O)        0.118     1.154 f  DB/db_count[31]_i_4/O
                         net (fo=1, routed)           0.719     1.873    DB/db_count[31]_i_4_n_0
    SLICE_X3Y92          LUT4 (Prop_lut4_I1_O)        0.326     2.199 r  DB/db_count[31]_i_1/O
                         net (fo=119, routed)         2.286     4.485    DB/db_count[31]_i_1_n_0
    SLICE_X0Y61          FDRE                                         r  DB/shift_swtch14_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_110_clk_wiz_0_1 rise edge)
                                                      9.091     9.091 r  
    E3                                                0.000     9.091 r  clk (IN)
                         net (fo=0)                   0.000     9.091    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.502 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.664    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     4.340 r  generated_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     5.979    generated_clock/inst/clk_110_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.070 r  generated_clock/inst/clkout2_buf/O
                         net (fo=1275, routed)        1.602     7.673    DB/clk_110
    SLICE_X0Y61          FDRE                                         r  DB/shift_swtch14_reg[0]/C
                         clock pessimism              0.559     8.232    
                         clock uncertainty           -0.070     8.162    
    SLICE_X0Y61          FDRE (Setup_fdre_C_CE)      -0.205     7.957    DB/shift_swtch14_reg[0]
  -------------------------------------------------------------------
                         required time                          7.957    
                         arrival time                          -4.485    
  -------------------------------------------------------------------
                         slack                                  3.472    

Slack (MET) :             3.472ns  (required time - arrival time)
  Source:                 DB/db_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_110_clk_wiz_0  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            DB/shift_swtch14_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_110_clk_wiz_0_1  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             clk_110_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.091ns  (clk_110_clk_wiz_0_1 rise@9.091ns - clk_110_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.301ns  (logic 1.086ns (20.485%)  route 4.215ns (79.515%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.418ns = ( 7.673 - 9.091 ) 
    Source Clock Delay      (SCD):    -0.817ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_110_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_110_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout2_buf/O
                         net (fo=1275, routed)        1.723    -0.817    DB/clk_110
    SLICE_X2Y89          FDRE                                         r  DB/db_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y89          FDRE (Prop_fdre_C_Q)         0.518    -0.299 r  DB/db_count_reg[4]/Q
                         net (fo=2, routed)           0.809     0.511    DB/db_count_reg_n_0_[4]
    SLICE_X3Y90          LUT4 (Prop_lut4_I1_O)        0.124     0.635 f  DB/db_count[31]_i_8/O
                         net (fo=1, routed)           0.401     1.036    DB/db_count[31]_i_8_n_0
    SLICE_X3Y89          LUT5 (Prop_lut5_I4_O)        0.118     1.154 f  DB/db_count[31]_i_4/O
                         net (fo=1, routed)           0.719     1.873    DB/db_count[31]_i_4_n_0
    SLICE_X3Y92          LUT4 (Prop_lut4_I1_O)        0.326     2.199 r  DB/db_count[31]_i_1/O
                         net (fo=119, routed)         2.286     4.485    DB/db_count[31]_i_1_n_0
    SLICE_X0Y61          FDRE                                         r  DB/shift_swtch14_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_110_clk_wiz_0_1 rise edge)
                                                      9.091     9.091 r  
    E3                                                0.000     9.091 r  clk (IN)
                         net (fo=0)                   0.000     9.091    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.502 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.664    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     4.340 r  generated_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     5.979    generated_clock/inst/clk_110_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.070 r  generated_clock/inst/clkout2_buf/O
                         net (fo=1275, routed)        1.602     7.673    DB/clk_110
    SLICE_X0Y61          FDRE                                         r  DB/shift_swtch14_reg[1]/C
                         clock pessimism              0.559     8.232    
                         clock uncertainty           -0.070     8.162    
    SLICE_X0Y61          FDRE (Setup_fdre_C_CE)      -0.205     7.957    DB/shift_swtch14_reg[1]
  -------------------------------------------------------------------
                         required time                          7.957    
                         arrival time                          -4.485    
  -------------------------------------------------------------------
                         slack                                  3.472    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 OUTMUX/BINBCD/dat_bcd_o_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_110_clk_wiz_0  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            OUTMUX/dig5_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by clk_110_clk_wiz_0_1  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             clk_110_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_110_clk_wiz_0_1 rise@0.000ns - clk_110_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.186ns (76.827%)  route 0.056ns (23.173%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_110_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_110_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout2_buf/O
                         net (fo=1275, routed)        0.599    -0.565    OUTMUX/BINBCD/JA_OBUF[0]
    SLICE_X7Y84          FDRE                                         r  OUTMUX/BINBCD/dat_bcd_o_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y84          FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  OUTMUX/BINBCD/dat_bcd_o_reg[23]/Q
                         net (fo=1, routed)           0.056    -0.368    OUTMUX/BINBCD/bcd_converter_out[23]
    SLICE_X6Y84          LUT2 (Prop_lut2_I1_O)        0.045    -0.323 r  OUTMUX/BINBCD/binary_to_bcd_LUT2_3/O
                         net (fo=1, routed)           0.000    -0.323    OUTMUX/BINBCD_n_27
    SLICE_X6Y84          FDSE                                         r  OUTMUX/dig5_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_110_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_110_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout2_buf/O
                         net (fo=1275, routed)        0.868    -0.805    OUTMUX/JA_OBUF[0]
    SLICE_X6Y84          FDSE                                         r  OUTMUX/dig5_reg[3]/C
                         clock pessimism              0.253    -0.552    
                         clock uncertainty            0.070    -0.482    
    SLICE_X6Y84          FDSE (Hold_fdse_C_D)         0.120    -0.362    OUTMUX/dig5_reg[3]
  -------------------------------------------------------------------
                         required time                          0.362    
                         arrival time                          -0.323    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 inputs_reg[14][12]/C
                            (rising edge-triggered cell FDRE clocked by clk_110_clk_wiz_0  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            OUTMUX/operands_dly_reg[14][12]/D
                            (rising edge-triggered cell FDRE clocked by clk_110_clk_wiz_0_1  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             clk_110_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_110_clk_wiz_0_1 rise@0.000ns - clk_110_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.207ns  (logic 0.141ns (68.017%)  route 0.066ns (31.983%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_110_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_110_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout2_buf/O
                         net (fo=1275, routed)        0.594    -0.570    JA_OBUF[4]
    SLICE_X3Y77          FDRE                                         r  inputs_reg[14][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y77          FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  inputs_reg[14][12]/Q
                         net (fo=3, routed)           0.066    -0.363    OUTMUX/inputs_reg[14][15]_0[12]
    SLICE_X2Y77          FDRE                                         r  OUTMUX/operands_dly_reg[14][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_110_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_110_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout2_buf/O
                         net (fo=1275, routed)        0.864    -0.809    OUTMUX/JA_OBUF[0]
    SLICE_X2Y77          FDRE                                         r  OUTMUX/operands_dly_reg[14][12]/C
                         clock pessimism              0.252    -0.557    
                         clock uncertainty            0.070    -0.487    
    SLICE_X2Y77          FDRE (Hold_fdre_C_D)         0.076    -0.411    OUTMUX/operands_dly_reg[14][12]
  -------------------------------------------------------------------
                         required time                          0.411    
                         arrival time                          -0.363    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 DB/shift_pb3_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_110_clk_wiz_0  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            DB/pbtn_db_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_110_clk_wiz_0_1  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             clk_110_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_110_clk_wiz_0_1 rise@0.000ns - clk_110_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.515%)  route 0.054ns (22.485%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_110_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_110_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout2_buf/O
                         net (fo=1275, routed)        0.597    -0.567    DB/clk_110
    SLICE_X0Y81          FDRE                                         r  DB/shift_pb3_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y81          FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  DB/shift_pb3_reg[3]/Q
                         net (fo=1, routed)           0.054    -0.372    DB/shift_pb3[3]
    SLICE_X1Y81          LUT5 (Prop_lut5_I0_O)        0.045    -0.327 r  DB/pbtn_db[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.327    DB/pbtn_db[3]_i_1_n_0
    SLICE_X1Y81          FDRE                                         r  DB/pbtn_db_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_110_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_110_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout2_buf/O
                         net (fo=1275, routed)        0.868    -0.805    DB/clk_110
    SLICE_X1Y81          FDRE                                         r  DB/pbtn_db_reg[3]/C
                         clock pessimism              0.251    -0.554    
                         clock uncertainty            0.070    -0.484    
    SLICE_X1Y81          FDRE (Hold_fdre_C_D)         0.091    -0.393    DB/pbtn_db_reg[3]
  -------------------------------------------------------------------
                         required time                          0.393    
                         arrival time                          -0.327    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 OUTMUX/BINBCD/dat_bcd_o_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_110_clk_wiz_0  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            OUTMUX/dig6_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by clk_110_clk_wiz_0_1  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             clk_110_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_110_clk_wiz_0_1 rise@0.000ns - clk_110_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_110_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_110_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout2_buf/O
                         net (fo=1275, routed)        0.571    -0.593    OUTMUX/BINBCD/JA_OBUF[0]
    SLICE_X9Y84          FDRE                                         r  OUTMUX/BINBCD/dat_bcd_o_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y84          FDRE (Prop_fdre_C_Q)         0.141    -0.452 r  OUTMUX/BINBCD/dat_bcd_o_reg[25]/Q
                         net (fo=1, routed)           0.087    -0.365    OUTMUX/BINBCD/bcd_converter_out[25]
    SLICE_X8Y84          LUT2 (Prop_lut2_I1_O)        0.045    -0.320 r  OUTMUX/BINBCD/binary_to_bcd_LUT2_5/O
                         net (fo=1, routed)           0.000    -0.320    OUTMUX/BINBCD_n_33
    SLICE_X8Y84          FDSE                                         r  OUTMUX/dig6_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_110_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_110_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout2_buf/O
                         net (fo=1275, routed)        0.840    -0.833    OUTMUX/JA_OBUF[0]
    SLICE_X8Y84          FDSE                                         r  OUTMUX/dig6_reg[1]/C
                         clock pessimism              0.253    -0.580    
                         clock uncertainty            0.070    -0.510    
    SLICE_X8Y84          FDSE (Hold_fdse_C_D)         0.120    -0.390    OUTMUX/dig6_reg[1]
  -------------------------------------------------------------------
                         required time                          0.390    
                         arrival time                          -0.320    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 DB/shift_swtch3_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_110_clk_wiz_0  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            DB/swtch_db_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_110_clk_wiz_0_1  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             clk_110_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_110_clk_wiz_0_1 rise@0.000ns - clk_110_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.186ns (74.661%)  route 0.063ns (25.339%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_110_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_110_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout2_buf/O
                         net (fo=1275, routed)        0.600    -0.564    DB/clk_110
    SLICE_X0Y63          FDRE                                         r  DB/shift_swtch3_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y63          FDRE (Prop_fdre_C_Q)         0.141    -0.423 r  DB/shift_swtch3_reg[1]/Q
                         net (fo=2, routed)           0.063    -0.360    DB/shift_swtch3[1]
    SLICE_X1Y63          LUT5 (Prop_lut5_I2_O)        0.045    -0.315 r  DB/swtch_db[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.315    DB/swtch_db[3]_i_1_n_0
    SLICE_X1Y63          FDRE                                         r  DB/swtch_db_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_110_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_110_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout2_buf/O
                         net (fo=1275, routed)        0.872    -0.801    DB/clk_110
    SLICE_X1Y63          FDRE                                         r  DB/swtch_db_reg[3]/C
                         clock pessimism              0.250    -0.551    
                         clock uncertainty            0.070    -0.481    
    SLICE_X1Y63          FDRE (Hold_fdre_C_D)         0.092    -0.389    DB/swtch_db_reg[3]
  -------------------------------------------------------------------
                         required time                          0.389    
                         arrival time                          -0.315    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 DB/shift_pb1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_110_clk_wiz_0  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            DB/pbtn_db_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_110_clk_wiz_0_1  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             clk_110_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_110_clk_wiz_0_1 rise@0.000ns - clk_110_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.186ns (74.147%)  route 0.065ns (25.853%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_110_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_110_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout2_buf/O
                         net (fo=1275, routed)        0.596    -0.568    DB/clk_110
    SLICE_X0Y80          FDRE                                         r  DB/shift_pb1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y80          FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  DB/shift_pb1_reg[2]/Q
                         net (fo=2, routed)           0.065    -0.362    DB/shift_pb1[2]
    SLICE_X1Y80          LUT5 (Prop_lut5_I1_O)        0.045    -0.317 r  DB/pbtn_db[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.317    DB/pbtn_db[1]_i_1_n_0
    SLICE_X1Y80          FDRE                                         r  DB/pbtn_db_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_110_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_110_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout2_buf/O
                         net (fo=1275, routed)        0.867    -0.806    DB/clk_110
    SLICE_X1Y80          FDRE                                         r  DB/pbtn_db_reg[1]/C
                         clock pessimism              0.251    -0.555    
                         clock uncertainty            0.070    -0.485    
    SLICE_X1Y80          FDRE (Hold_fdre_C_D)         0.091    -0.394    DB/pbtn_db_reg[1]
  -------------------------------------------------------------------
                         required time                          0.394    
                         arrival time                          -0.317    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 DB/shift_swtch13_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_110_clk_wiz_0  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            DB/swtch_db_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_110_clk_wiz_0_1  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             clk_110_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_110_clk_wiz_0_1 rise@0.000ns - clk_110_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.186ns (74.147%)  route 0.065ns (25.853%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_110_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_110_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout2_buf/O
                         net (fo=1275, routed)        0.602    -0.562    DB/clk_110
    SLICE_X0Y60          FDRE                                         r  DB/shift_swtch13_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y60          FDRE (Prop_fdre_C_Q)         0.141    -0.421 r  DB/shift_swtch13_reg[2]/Q
                         net (fo=2, routed)           0.065    -0.356    DB/shift_swtch13[2]
    SLICE_X1Y60          LUT5 (Prop_lut5_I1_O)        0.045    -0.311 r  DB/swtch_db[13]_i_1/O
                         net (fo=1, routed)           0.000    -0.311    DB/swtch_db[13]_i_1_n_0
    SLICE_X1Y60          FDRE                                         r  DB/swtch_db_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_110_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_110_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout2_buf/O
                         net (fo=1275, routed)        0.875    -0.798    DB/clk_110
    SLICE_X1Y60          FDRE                                         r  DB/swtch_db_reg[13]/C
                         clock pessimism              0.249    -0.549    
                         clock uncertainty            0.070    -0.479    
    SLICE_X1Y60          FDRE (Hold_fdre_C_D)         0.091    -0.388    DB/swtch_db_reg[13]
  -------------------------------------------------------------------
                         required time                          0.388    
                         arrival time                          -0.311    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 DB/shift_swtch14_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_110_clk_wiz_0  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            DB/swtch_db_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_110_clk_wiz_0_1  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             clk_110_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_110_clk_wiz_0_1 rise@0.000ns - clk_110_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.186ns (74.147%)  route 0.065ns (25.853%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_110_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_110_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout2_buf/O
                         net (fo=1275, routed)        0.602    -0.562    DB/clk_110
    SLICE_X0Y61          FDRE                                         r  DB/shift_swtch14_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y61          FDRE (Prop_fdre_C_Q)         0.141    -0.421 r  DB/shift_swtch14_reg[1]/Q
                         net (fo=2, routed)           0.065    -0.356    DB/shift_swtch14[1]
    SLICE_X1Y61          LUT5 (Prop_lut5_I2_O)        0.045    -0.311 r  DB/swtch_db[14]_i_1/O
                         net (fo=1, routed)           0.000    -0.311    DB/swtch_db[14]_i_1_n_0
    SLICE_X1Y61          FDRE                                         r  DB/swtch_db_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_110_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_110_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout2_buf/O
                         net (fo=1275, routed)        0.875    -0.798    DB/clk_110
    SLICE_X1Y61          FDRE                                         r  DB/swtch_db_reg[14]/C
                         clock pessimism              0.249    -0.549    
                         clock uncertainty            0.070    -0.479    
    SLICE_X1Y61          FDRE (Hold_fdre_C_D)         0.091    -0.388    DB/swtch_db_reg[14]
  -------------------------------------------------------------------
                         required time                          0.388    
                         arrival time                          -0.311    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 DB/shift_swtch1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_110_clk_wiz_0  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            DB/swtch_db_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_110_clk_wiz_0_1  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             clk_110_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_110_clk_wiz_0_1 rise@0.000ns - clk_110_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.186ns (74.147%)  route 0.065ns (25.853%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_110_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_110_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout2_buf/O
                         net (fo=1275, routed)        0.602    -0.562    DB/clk_110
    SLICE_X0Y88          FDRE                                         r  DB/shift_swtch1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y88          FDRE (Prop_fdre_C_Q)         0.141    -0.421 r  DB/shift_swtch1_reg[1]/Q
                         net (fo=2, routed)           0.065    -0.356    DB/shift_swtch1[1]
    SLICE_X1Y88          LUT5 (Prop_lut5_I2_O)        0.045    -0.311 r  DB/swtch_db[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.311    DB/swtch_db[1]_i_1_n_0
    SLICE_X1Y88          FDRE                                         r  DB/swtch_db_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_110_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_110_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout2_buf/O
                         net (fo=1275, routed)        0.875    -0.798    DB/clk_110
    SLICE_X1Y88          FDRE                                         r  DB/swtch_db_reg[1]/C
                         clock pessimism              0.249    -0.549    
                         clock uncertainty            0.070    -0.479    
    SLICE_X1Y88          FDRE (Hold_fdre_C_D)         0.091    -0.388    DB/swtch_db_reg[1]
  -------------------------------------------------------------------
                         required time                          0.388    
                         arrival time                          -0.311    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 DB/shift_pb5_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_110_clk_wiz_0  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            DB/pbtn_db_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_110_clk_wiz_0_1  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             clk_110_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_110_clk_wiz_0_1 rise@0.000ns - clk_110_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.186ns (73.783%)  route 0.066ns (26.217%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_110_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_110_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout2_buf/O
                         net (fo=1275, routed)        0.598    -0.566    DB/clk_110
    SLICE_X0Y82          FDRE                                         r  DB/shift_pb5_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y82          FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  DB/shift_pb5_reg[2]/Q
                         net (fo=2, routed)           0.066    -0.359    DB/shift_pb5[2]
    SLICE_X1Y82          LUT5 (Prop_lut5_I1_O)        0.045    -0.314 r  DB/pbtn_db[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.314    DB/pbtn_db[5]_i_1_n_0
    SLICE_X1Y82          FDRE                                         r  DB/pbtn_db_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_110_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_110_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout2_buf/O
                         net (fo=1275, routed)        0.869    -0.804    DB/clk_110
    SLICE_X1Y82          FDRE                                         r  DB/pbtn_db_reg[5]/C
                         clock pessimism              0.251    -0.553    
                         clock uncertainty            0.070    -0.483    
    SLICE_X1Y82          FDRE (Hold_fdre_C_D)         0.091    -0.392    DB/pbtn_db_reg[5]
  -------------------------------------------------------------------
                         required time                          0.392    
                         arrival time                          -0.314    
  -------------------------------------------------------------------
                         slack                                  0.078    





