// Seed: 2165093298
module module_0;
  id_2(
      .id_0(id_1 - id_1), .id_1(1), .id_2(id_3), .id_3(1'b0)
  );
  wire id_4;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input wire id_6;
  inout wire id_5;
  output wire id_4;
  input wire id_3;
  inout wire id_2;
  input wire id_1;
  final $display;
  tri0 id_7 = 1;
  wire id_8;
  reg  id_9;
  assign id_9 = id_2;
  assign id_9 = id_1;
  module_0();
  assign id_4 = id_7;
  always_latch @(1 or negedge 1) id_9 <= id_5;
endmodule
