// conv1/Conv2D
// Cycles per IFM: 451584.0
#define L0_K 3
#define L0_S 2
#define L0_Din_W 224
#define L0_Din_H 224
#define L0_Cin 3
#define L0_Cout 32
#define L0_Ibit 8
#define L0_Wbit 20
#define L0_Mbit 32
#define L0_Abit 5
#define L0_SWU_OutP 1
#define L0_MVTU_InP 3
#define L0_MVTU_OutP 8

// squeeze_conv_fire1/Conv2D
// Cycles per IFM: 100352.0
#define L1_K 1
#define L1_S 1
#define L1_Din_W 56
#define L1_Din_H 56
#define L1_Cin 32
#define L1_Cout 32
#define L1_Ibit 5
#define L1_Wbit 1
#define L1_Mbit 32
#define L1_Abit 5
#define L1_SWU_OutP 1
#define L1_MVTU_InP 8
#define L1_MVTU_OutP 4

// expand_3x3_conv_fire1/Conv2D
// Cycles per IFM: 338688.0
#define L2_K 3
#define L2_S 1
#define L2_Din_W 56
#define L2_Din_H 56
#define L2_Cin 32
#define L2_Cout 96
#define L2_Ibit 5
#define L2_Wbit 1
#define L2_Mbit 32
#define L2_Abit 5
#define L2_SWU_OutP 1
#define L2_MVTU_InP 32
#define L2_MVTU_OutP 8

// squeeze_conv_fire2/Conv2D
// Cycles per IFM: 75264.0
#define L3_K 1
#define L3_S 1
#define L3_Din_W 28
#define L3_Din_H 28
#define L3_Cin 96
#define L3_Cout 32
#define L3_Ibit 5
#define L3_Wbit 1
#define L3_Mbit 32
#define L3_Abit 5
#define L3_SWU_OutP 1
#define L3_MVTU_InP 8
#define L3_MVTU_OutP 4

// expand_3x3_conv_fire2/Conv2D
// Cycles per IFM: 84672.0
#define L4_K 3
#define L4_S 1
#define L4_Din_W 28
#define L4_Din_H 28
#define L4_Cin 32
#define L4_Cout 96
#define L4_Ibit 5
#define L4_Wbit 1
#define L4_Mbit 32
#define L4_Abit 5
#define L4_SWU_OutP 1
#define L4_MVTU_InP 32
#define L4_MVTU_OutP 8

// squeeze_conv_fire3/Conv2D
// Cycles per IFM: 18816.0
#define L5_K 1
#define L5_S 1
#define L5_Din_W 14
#define L5_Din_H 14
#define L5_Cin 96
#define L5_Cout 32
#define L5_Ibit 5
#define L5_Wbit 1
#define L5_Mbit 32
#define L5_Abit 5
#define L5_SWU_OutP 1
#define L5_MVTU_InP 8
#define L5_MVTU_OutP 4

// expand_3x3_conv_fire3/Conv2D
// Cycles per IFM: 21168.0
#define L6_K 3
#define L6_S 1
#define L6_Din_W 14
#define L6_Din_H 14
#define L6_Cin 32
#define L6_Cout 96
#define L6_Ibit 5
#define L6_Wbit 1
#define L6_Mbit 32
#define L6_Abit 5
#define L6_SWU_OutP 1
#define L6_MVTU_InP 32
#define L6_MVTU_OutP 8

// squeeze_conv_fire4/Conv2D
// Cycles per IFM: 18816.0
#define L7_K 1
#define L7_S 1
#define L7_Din_W 14
#define L7_Din_H 14
#define L7_Cin 96
#define L7_Cout 32
#define L7_Ibit 5
#define L7_Wbit 1
#define L7_Mbit 32
#define L7_Abit 5
#define L7_SWU_OutP 1
#define L7_MVTU_InP 8
#define L7_MVTU_OutP 4

// expand_3x3_conv_fire4/Conv2D
// Cycles per IFM: 21168.0
#define L8_K 3
#define L8_S 1
#define L8_Din_W 14
#define L8_Din_H 14
#define L8_Cin 32
#define L8_Cout 96
#define L8_Ibit 5
#define L8_Wbit 1
#define L8_Mbit 32
#define L8_Abit 5
#define L8_SWU_OutP 1
#define L8_MVTU_InP 32
#define L8_MVTU_OutP 8

// squeeze_conv_fire5/Conv2D
// Cycles per IFM: 18816.0
#define L9_K 1
#define L9_S 1
#define L9_Din_W 14
#define L9_Din_H 14
#define L9_Cin 96
#define L9_Cout 32
#define L9_Ibit 5
#define L9_Wbit 1
#define L9_Mbit 32
#define L9_Abit 5
#define L9_SWU_OutP 1
#define L9_MVTU_InP 8
#define L9_MVTU_OutP 4

// expand_3x3_conv_fire5/Conv2D
// Cycles per IFM: 21168.0
#define L10_K 3
#define L10_S 1
#define L10_Din_W 14
#define L10_Din_H 14
#define L10_Cin 32
#define L10_Cout 96
#define L10_Ibit 5
#define L10_Wbit 1
#define L10_Mbit 32
#define L10_Abit 5
#define L10_SWU_OutP 1
#define L10_MVTU_InP 32
#define L10_MVTU_OutP 8

// squeeze_conv_fire6/Conv2D
// Cycles per IFM: 18816.0
#define L11_K 1
#define L11_S 1
#define L11_Din_W 14
#define L11_Din_H 14
#define L11_Cin 96
#define L11_Cout 32
#define L11_Ibit 5
#define L11_Wbit 1
#define L11_Mbit 32
#define L11_Abit 5
#define L11_SWU_OutP 1
#define L11_MVTU_InP 8
#define L11_MVTU_OutP 4

// expand_3x3_conv_fire6/Conv2D
// Cycles per IFM: 21168.0
#define L12_K 3
#define L12_S 1
#define L12_Din_W 14
#define L12_Din_H 14
#define L12_Cin 32
#define L12_Cout 96
#define L12_Ibit 5
#define L12_Wbit 1
#define L12_Mbit 32
#define L12_Abit 5
#define L12_SWU_OutP 1
#define L12_MVTU_InP 32
#define L12_MVTU_OutP 8

// squeeze_conv_fire7/Conv2D
// Cycles per IFM: 18816.0
#define L13_K 1
#define L13_S 1
#define L13_Din_W 14
#define L13_Din_H 14
#define L13_Cin 96
#define L13_Cout 32
#define L13_Ibit 5
#define L13_Wbit 1
#define L13_Mbit 32
#define L13_Abit 5
#define L13_SWU_OutP 1
#define L13_MVTU_InP 8
#define L13_MVTU_OutP 4

// expand_3x3_conv_fire7/Conv2D
// Cycles per IFM: 21168.0
#define L14_K 3
#define L14_S 1
#define L14_Din_W 14
#define L14_Din_H 14
#define L14_Cin 32
#define L14_Cout 96
#define L14_Ibit 5
#define L14_Wbit 1
#define L14_Mbit 32
#define L14_Abit 5
#define L14_SWU_OutP 1
#define L14_MVTU_InP 32
#define L14_MVTU_OutP 8

// conv_class/Conv2D
// Cycles per IFM: 2352.0
#define L15_K 1
#define L15_S 1
#define L15_Din_W 14
#define L15_Din_H 14
#define L15_Cin 96
#define L15_Cout 12
#define L15_Ibit 5
#define L15_Wbit 1
#define L15_Mbit 32
#define L15_Abit 5
#define L15_SWU_OutP 1
#define L15_MVTU_InP 8
#define L15_MVTU_OutP 12

// conv_obj/Conv2D
// Cycles per IFM: 21168.0
#define L16_K 1
#define L16_S 1
#define L16_Din_W 14
#define L16_Din_H 14
#define L16_Cin 108
#define L16_Cout 1
#define L16_Ibit 5
#define L16_Wbit 24
#define L16_Mbit 32
#define L16_Abit 5
#define L16_SWU_OutP 1
#define L16_MVTU_InP 1
#define L16_MVTU_OutP 1

// conv_box/Conv2D
// Cycles per IFM: 21168.0
#define L17_K 1
#define L17_S 1
#define L17_Din_W 14
#define L17_Din_H 14
#define L17_Cin 108
#define L17_Cout 4
#define L17_Ibit 5
#define L17_Wbit 24
#define L17_Mbit 32
#define L17_Abit 5
#define L17_SWU_OutP 1
#define L17_MVTU_InP 1
#define L17_MVTU_OutP 4

// pool1/max_pooling2d/MaxPool
// Cycles per IFM: 34832.0
#define L18_K 3
#define L18_S 2
#define L18_Din_W 112
#define L18_Din_H 112
#define L18_Cin 32
#define L18_Ibit 5
#define L18_SWU_OutP 1

// pool2/max_pooling2d/MaxPool
// Cycles per IFM: 8792.0
#define L19_K 3
#define L19_S 2
#define L19_Din_W 56
#define L19_Din_H 56
#define L19_Cin 96
#define L19_Ibit 5
#define L19_SWU_OutP 1

// pool3/max_pooling2d/MaxPool
// Cycles per IFM: 2240.0
#define L20_K 3
#define L20_S 2
#define L20_Din_W 28
#define L20_Din_H 28
#define L20_Cin 96
#define L20_Ibit 5
#define L20_SWU_OutP 1

#define SCALE_BITS 18
#define FACTOR_SCALE_BITS 22
#define HIGH_PREC_SCALE_BITS 22

// #pragma HLS RESOURCE variable=weights0 core=RAM_1P_BRAM
// #pragma HLS ARRAY_PARTITION variable=weights0 complete dim=1
// #pragma HLS ARRAY_PARTITION variable=factorA0 complete dim=1
// #pragma HLS ARRAY_PARTITION variable=factorB0 complete dim=1
// #pragma HLS RESOURCE variable=weights1 core=RAM_1P_BRAM
// #pragma HLS ARRAY_PARTITION variable=weights1 complete dim=1
// #pragma HLS ARRAY_PARTITION variable=factorA1 complete dim=1
// #pragma HLS ARRAY_PARTITION variable=factorB1 complete dim=1
// #pragma HLS RESOURCE variable=weights2 core=RAM_1P_BRAM
// #pragma HLS ARRAY_PARTITION variable=weights2 complete dim=1
// #pragma HLS ARRAY_PARTITION variable=factorA2 complete dim=1
// #pragma HLS ARRAY_PARTITION variable=factorB2 complete dim=1
// #pragma HLS RESOURCE variable=weights3 core=RAM_1P_BRAM
// #pragma HLS ARRAY_PARTITION variable=weights3 complete dim=1
// #pragma HLS ARRAY_PARTITION variable=factorA3 complete dim=1
// #pragma HLS ARRAY_PARTITION variable=factorB3 complete dim=1
// #pragma HLS RESOURCE variable=weights4 core=RAM_1P_BRAM
// #pragma HLS ARRAY_PARTITION variable=weights4 complete dim=1
// #pragma HLS ARRAY_PARTITION variable=factorA4 complete dim=1
// #pragma HLS ARRAY_PARTITION variable=factorB4 complete dim=1
// #pragma HLS RESOURCE variable=weights5 core=RAM_1P_BRAM
// #pragma HLS ARRAY_PARTITION variable=weights5 complete dim=1
// #pragma HLS ARRAY_PARTITION variable=factorA5 complete dim=1
// #pragma HLS ARRAY_PARTITION variable=factorB5 complete dim=1
// #pragma HLS RESOURCE variable=weights6 core=RAM_1P_BRAM
// #pragma HLS ARRAY_PARTITION variable=weights6 complete dim=1
// #pragma HLS ARRAY_PARTITION variable=factorA6 complete dim=1
// #pragma HLS ARRAY_PARTITION variable=factorB6 complete dim=1
// #pragma HLS RESOURCE variable=weights7 core=RAM_1P_BRAM
// #pragma HLS ARRAY_PARTITION variable=weights7 complete dim=1
// #pragma HLS ARRAY_PARTITION variable=factorA7 complete dim=1
// #pragma HLS ARRAY_PARTITION variable=factorB7 complete dim=1
// #pragma HLS RESOURCE variable=weights8 core=RAM_1P_BRAM
// #pragma HLS ARRAY_PARTITION variable=weights8 complete dim=1
// #pragma HLS ARRAY_PARTITION variable=factorA8 complete dim=1
// #pragma HLS ARRAY_PARTITION variable=factorB8 complete dim=1
// #pragma HLS RESOURCE variable=weights9 core=RAM_1P_BRAM
// #pragma HLS ARRAY_PARTITION variable=weights9 complete dim=1
// #pragma HLS ARRAY_PARTITION variable=factorA9 complete dim=1
// #pragma HLS ARRAY_PARTITION variable=factorB9 complete dim=1
// #pragma HLS RESOURCE variable=weights10 core=RAM_1P_BRAM
// #pragma HLS ARRAY_PARTITION variable=weights10 complete dim=1
// #pragma HLS ARRAY_PARTITION variable=factorA10 complete dim=1
// #pragma HLS ARRAY_PARTITION variable=factorB10 complete dim=1
// #pragma HLS RESOURCE variable=weights11 core=RAM_1P_BRAM
// #pragma HLS ARRAY_PARTITION variable=weights11 complete dim=1
// #pragma HLS ARRAY_PARTITION variable=factorA11 complete dim=1
// #pragma HLS ARRAY_PARTITION variable=factorB11 complete dim=1
// #pragma HLS RESOURCE variable=weights12 core=RAM_1P_BRAM
// #pragma HLS ARRAY_PARTITION variable=weights12 complete dim=1
// #pragma HLS ARRAY_PARTITION variable=factorA12 complete dim=1
// #pragma HLS ARRAY_PARTITION variable=factorB12 complete dim=1
// #pragma HLS RESOURCE variable=weights13 core=RAM_1P_BRAM
// #pragma HLS ARRAY_PARTITION variable=weights13 complete dim=1
// #pragma HLS ARRAY_PARTITION variable=factorA13 complete dim=1
// #pragma HLS ARRAY_PARTITION variable=factorB13 complete dim=1
// #pragma HLS RESOURCE variable=weights14 core=RAM_1P_BRAM
// #pragma HLS ARRAY_PARTITION variable=weights14 complete dim=1
// #pragma HLS ARRAY_PARTITION variable=factorA14 complete dim=1
// #pragma HLS ARRAY_PARTITION variable=factorB14 complete dim=1
// #pragma HLS RESOURCE variable=weights15 core=RAM_1P_BRAM
// #pragma HLS ARRAY_PARTITION variable=weights15 complete dim=1
// #pragma HLS ARRAY_PARTITION variable=factorA15 complete dim=1
// #pragma HLS ARRAY_PARTITION variable=factorB15 complete dim=1
// #pragma HLS RESOURCE variable=weights16 core=RAM_1P_BRAM
// #pragma HLS ARRAY_PARTITION variable=weights16 complete dim=1
// #pragma HLS ARRAY_PARTITION variable=factorA16 complete dim=1
// #pragma HLS ARRAY_PARTITION variable=factorB16 complete dim=1
// #pragma HLS RESOURCE variable=weights17 core=RAM_1P_BRAM
// #pragma HLS ARRAY_PARTITION variable=weights17 complete dim=1
// #pragma HLS ARRAY_PARTITION variable=factorA17 complete dim=1
// #pragma HLS ARRAY_PARTITION variable=factorB17 complete dim=1

