Timing Analyzer report for Janus
Tue Nov 28 15:47:49 2006
Version 6.0 Build 202 06/20/2006 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Clock Setup: 'CLK_12MHZ'
  6. Clock Setup: 'ref_in'
  7. tco
  8. tpd
  9. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2006 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                                                                                         ;
+------------------------------+-------+---------------+----------------------------------+---------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+------------+-----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                      ; From                                                                                  ; To                                                                                    ; From Clock ; To Clock  ; Failed Paths ;
+------------------------------+-------+---------------+----------------------------------+---------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+------------+-----------+--------------+
; Worst-case tco               ; N/A   ; None          ; 24.688 ns                        ; pfd:Janus_pfd|inst5                                                                   ; TUNE                                                                                  ; ref_in     ; --        ; 0            ;
; Worst-case tpd               ; N/A   ; None          ; 7.004 ns                         ; C3                                                                                    ; QPWM                                                                                  ; --         ; --        ; 0            ;
; Clock Setup: 'CLK_12MHZ'     ; N/A   ; None          ; 121.94 MHz ( period = 8.201 ns ) ; counter2:counter2|lpm_counter:lpm_counter_component|cntr_c5j:auto_generated|safe_q[1] ; counter2:counter2|lpm_counter:lpm_counter_component|cntr_c5j:auto_generated|safe_q[3] ; CLK_12MHZ  ; CLK_12MHZ ; 0            ;
; Clock Setup: 'ref_in'        ; N/A   ; None          ; 122.52 MHz ( period = 8.162 ns ) ; counter1:counter1|lpm_counter:lpm_counter_component|cntr_45j:auto_generated|safe_q[1] ; counter1:counter1|lpm_counter:lpm_counter_component|cntr_45j:auto_generated|safe_q[3] ; ref_in     ; ref_in    ; 0            ;
; Total number of failed paths ;       ;               ;                                  ;                                                                                       ;                                                                                       ;            ;           ; 0            ;
+------------------------------+-------+---------------+----------------------------------+---------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+------------+-----------+--------------+


+------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                             ;
+-------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                ; Setting            ; From ; To ; Entity Name ;
+-------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                           ; EPM240T100C5       ;      ;    ;             ;
; Timing Models                                         ; Final              ;      ;    ;             ;
; Number of source nodes to report per destination node ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                 ; 10                 ;      ;    ;             ;
; Number of paths to report                             ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                          ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                ; Off                ;      ;    ;             ;
; Report IO Paths Separately                            ; Off                ;      ;    ;             ;
; Default hold multicycle                               ; Same As Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains             ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                        ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                      ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                 ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements               ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                      ; Off                ;      ;    ;             ;
; Enable Clock Latency                                  ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                         ; Off                ;      ;    ;             ;
+-------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; CLK_12MHZ       ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; ref_in          ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'CLK_12MHZ'                                                                                                                                                                                                                                                                                                              ;
+-------+----------------------------------+---------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+------------+-----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)             ; From                                                                                  ; To                                                                                    ; From Clock ; To Clock  ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+----------------------------------+---------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+------------+-----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 121.94 MHz ( period = 8.201 ns ) ; counter2:counter2|lpm_counter:lpm_counter_component|cntr_c5j:auto_generated|safe_q[1] ; counter2:counter2|lpm_counter:lpm_counter_component|cntr_c5j:auto_generated|safe_q[4] ; CLK_12MHZ  ; CLK_12MHZ ; None                        ; None                      ; 7.492 ns                ;
; N/A   ; 121.94 MHz ( period = 8.201 ns ) ; counter2:counter2|lpm_counter:lpm_counter_component|cntr_c5j:auto_generated|safe_q[1] ; counter2:counter2|lpm_counter:lpm_counter_component|cntr_c5j:auto_generated|safe_q[0] ; CLK_12MHZ  ; CLK_12MHZ ; None                        ; None                      ; 7.492 ns                ;
; N/A   ; 121.94 MHz ( period = 8.201 ns ) ; counter2:counter2|lpm_counter:lpm_counter_component|cntr_c5j:auto_generated|safe_q[1] ; counter2:counter2|lpm_counter:lpm_counter_component|cntr_c5j:auto_generated|safe_q[1] ; CLK_12MHZ  ; CLK_12MHZ ; None                        ; None                      ; 7.492 ns                ;
; N/A   ; 121.94 MHz ( period = 8.201 ns ) ; counter2:counter2|lpm_counter:lpm_counter_component|cntr_c5j:auto_generated|safe_q[1] ; counter2:counter2|lpm_counter:lpm_counter_component|cntr_c5j:auto_generated|safe_q[2] ; CLK_12MHZ  ; CLK_12MHZ ; None                        ; None                      ; 7.492 ns                ;
; N/A   ; 121.94 MHz ( period = 8.201 ns ) ; counter2:counter2|lpm_counter:lpm_counter_component|cntr_c5j:auto_generated|safe_q[1] ; counter2:counter2|lpm_counter:lpm_counter_component|cntr_c5j:auto_generated|safe_q[3] ; CLK_12MHZ  ; CLK_12MHZ ; None                        ; None                      ; 7.492 ns                ;
; N/A   ; 124.12 MHz ( period = 8.057 ns ) ; counter2:counter2|lpm_counter:lpm_counter_component|cntr_c5j:auto_generated|safe_q[2] ; counter2:counter2|lpm_counter:lpm_counter_component|cntr_c5j:auto_generated|safe_q[4] ; CLK_12MHZ  ; CLK_12MHZ ; None                        ; None                      ; 7.348 ns                ;
; N/A   ; 124.12 MHz ( period = 8.057 ns ) ; counter2:counter2|lpm_counter:lpm_counter_component|cntr_c5j:auto_generated|safe_q[2] ; counter2:counter2|lpm_counter:lpm_counter_component|cntr_c5j:auto_generated|safe_q[0] ; CLK_12MHZ  ; CLK_12MHZ ; None                        ; None                      ; 7.348 ns                ;
; N/A   ; 124.12 MHz ( period = 8.057 ns ) ; counter2:counter2|lpm_counter:lpm_counter_component|cntr_c5j:auto_generated|safe_q[2] ; counter2:counter2|lpm_counter:lpm_counter_component|cntr_c5j:auto_generated|safe_q[1] ; CLK_12MHZ  ; CLK_12MHZ ; None                        ; None                      ; 7.348 ns                ;
; N/A   ; 124.12 MHz ( period = 8.057 ns ) ; counter2:counter2|lpm_counter:lpm_counter_component|cntr_c5j:auto_generated|safe_q[2] ; counter2:counter2|lpm_counter:lpm_counter_component|cntr_c5j:auto_generated|safe_q[2] ; CLK_12MHZ  ; CLK_12MHZ ; None                        ; None                      ; 7.348 ns                ;
; N/A   ; 124.12 MHz ( period = 8.057 ns ) ; counter2:counter2|lpm_counter:lpm_counter_component|cntr_c5j:auto_generated|safe_q[2] ; counter2:counter2|lpm_counter:lpm_counter_component|cntr_c5j:auto_generated|safe_q[3] ; CLK_12MHZ  ; CLK_12MHZ ; None                        ; None                      ; 7.348 ns                ;
; N/A   ; 127.18 MHz ( period = 7.863 ns ) ; counter2:counter2|lpm_counter:lpm_counter_component|cntr_c5j:auto_generated|safe_q[0] ; counter2:counter2|lpm_counter:lpm_counter_component|cntr_c5j:auto_generated|safe_q[4] ; CLK_12MHZ  ; CLK_12MHZ ; None                        ; None                      ; 7.154 ns                ;
; N/A   ; 127.18 MHz ( period = 7.863 ns ) ; counter2:counter2|lpm_counter:lpm_counter_component|cntr_c5j:auto_generated|safe_q[0] ; counter2:counter2|lpm_counter:lpm_counter_component|cntr_c5j:auto_generated|safe_q[0] ; CLK_12MHZ  ; CLK_12MHZ ; None                        ; None                      ; 7.154 ns                ;
; N/A   ; 127.18 MHz ( period = 7.863 ns ) ; counter2:counter2|lpm_counter:lpm_counter_component|cntr_c5j:auto_generated|safe_q[0] ; counter2:counter2|lpm_counter:lpm_counter_component|cntr_c5j:auto_generated|safe_q[1] ; CLK_12MHZ  ; CLK_12MHZ ; None                        ; None                      ; 7.154 ns                ;
; N/A   ; 127.18 MHz ( period = 7.863 ns ) ; counter2:counter2|lpm_counter:lpm_counter_component|cntr_c5j:auto_generated|safe_q[0] ; counter2:counter2|lpm_counter:lpm_counter_component|cntr_c5j:auto_generated|safe_q[2] ; CLK_12MHZ  ; CLK_12MHZ ; None                        ; None                      ; 7.154 ns                ;
; N/A   ; 127.18 MHz ( period = 7.863 ns ) ; counter2:counter2|lpm_counter:lpm_counter_component|cntr_c5j:auto_generated|safe_q[0] ; counter2:counter2|lpm_counter:lpm_counter_component|cntr_c5j:auto_generated|safe_q[3] ; CLK_12MHZ  ; CLK_12MHZ ; None                        ; None                      ; 7.154 ns                ;
; N/A   ; 128.53 MHz ( period = 7.780 ns ) ; counter2:counter2|lpm_counter:lpm_counter_component|cntr_c5j:auto_generated|safe_q[1] ; counter2:counter2|lpm_counter:lpm_counter_component|cntr_c5j:auto_generated|safe_q[9] ; CLK_12MHZ  ; CLK_12MHZ ; None                        ; None                      ; 7.071 ns                ;
; N/A   ; 128.53 MHz ( period = 7.780 ns ) ; counter2:counter2|lpm_counter:lpm_counter_component|cntr_c5j:auto_generated|safe_q[1] ; counter2:counter2|lpm_counter:lpm_counter_component|cntr_c5j:auto_generated|safe_q[8] ; CLK_12MHZ  ; CLK_12MHZ ; None                        ; None                      ; 7.071 ns                ;
; N/A   ; 128.53 MHz ( period = 7.780 ns ) ; counter2:counter2|lpm_counter:lpm_counter_component|cntr_c5j:auto_generated|safe_q[1] ; counter2:counter2|lpm_counter:lpm_counter_component|cntr_c5j:auto_generated|safe_q[7] ; CLK_12MHZ  ; CLK_12MHZ ; None                        ; None                      ; 7.071 ns                ;
; N/A   ; 128.53 MHz ( period = 7.780 ns ) ; counter2:counter2|lpm_counter:lpm_counter_component|cntr_c5j:auto_generated|safe_q[1] ; counter2:counter2|lpm_counter:lpm_counter_component|cntr_c5j:auto_generated|safe_q[6] ; CLK_12MHZ  ; CLK_12MHZ ; None                        ; None                      ; 7.071 ns                ;
; N/A   ; 128.53 MHz ( period = 7.780 ns ) ; counter2:counter2|lpm_counter:lpm_counter_component|cntr_c5j:auto_generated|safe_q[1] ; counter2:counter2|lpm_counter:lpm_counter_component|cntr_c5j:auto_generated|safe_q[5] ; CLK_12MHZ  ; CLK_12MHZ ; None                        ; None                      ; 7.071 ns                ;
; N/A   ; 128.78 MHz ( period = 7.765 ns ) ; counter2:counter2|lpm_counter:lpm_counter_component|cntr_c5j:auto_generated|safe_q[5] ; counter2:counter2|lpm_counter:lpm_counter_component|cntr_c5j:auto_generated|safe_q[4] ; CLK_12MHZ  ; CLK_12MHZ ; None                        ; None                      ; 7.056 ns                ;
; N/A   ; 128.78 MHz ( period = 7.765 ns ) ; counter2:counter2|lpm_counter:lpm_counter_component|cntr_c5j:auto_generated|safe_q[5] ; counter2:counter2|lpm_counter:lpm_counter_component|cntr_c5j:auto_generated|safe_q[0] ; CLK_12MHZ  ; CLK_12MHZ ; None                        ; None                      ; 7.056 ns                ;
; N/A   ; 128.78 MHz ( period = 7.765 ns ) ; counter2:counter2|lpm_counter:lpm_counter_component|cntr_c5j:auto_generated|safe_q[5] ; counter2:counter2|lpm_counter:lpm_counter_component|cntr_c5j:auto_generated|safe_q[1] ; CLK_12MHZ  ; CLK_12MHZ ; None                        ; None                      ; 7.056 ns                ;
; N/A   ; 128.78 MHz ( period = 7.765 ns ) ; counter2:counter2|lpm_counter:lpm_counter_component|cntr_c5j:auto_generated|safe_q[5] ; counter2:counter2|lpm_counter:lpm_counter_component|cntr_c5j:auto_generated|safe_q[2] ; CLK_12MHZ  ; CLK_12MHZ ; None                        ; None                      ; 7.056 ns                ;
; N/A   ; 128.78 MHz ( period = 7.765 ns ) ; counter2:counter2|lpm_counter:lpm_counter_component|cntr_c5j:auto_generated|safe_q[5] ; counter2:counter2|lpm_counter:lpm_counter_component|cntr_c5j:auto_generated|safe_q[3] ; CLK_12MHZ  ; CLK_12MHZ ; None                        ; None                      ; 7.056 ns                ;
; N/A   ; 130.96 MHz ( period = 7.636 ns ) ; counter2:counter2|lpm_counter:lpm_counter_component|cntr_c5j:auto_generated|safe_q[2] ; counter2:counter2|lpm_counter:lpm_counter_component|cntr_c5j:auto_generated|safe_q[9] ; CLK_12MHZ  ; CLK_12MHZ ; None                        ; None                      ; 6.927 ns                ;
; N/A   ; 130.96 MHz ( period = 7.636 ns ) ; counter2:counter2|lpm_counter:lpm_counter_component|cntr_c5j:auto_generated|safe_q[2] ; counter2:counter2|lpm_counter:lpm_counter_component|cntr_c5j:auto_generated|safe_q[8] ; CLK_12MHZ  ; CLK_12MHZ ; None                        ; None                      ; 6.927 ns                ;
; N/A   ; 130.96 MHz ( period = 7.636 ns ) ; counter2:counter2|lpm_counter:lpm_counter_component|cntr_c5j:auto_generated|safe_q[2] ; counter2:counter2|lpm_counter:lpm_counter_component|cntr_c5j:auto_generated|safe_q[7] ; CLK_12MHZ  ; CLK_12MHZ ; None                        ; None                      ; 6.927 ns                ;
; N/A   ; 130.96 MHz ( period = 7.636 ns ) ; counter2:counter2|lpm_counter:lpm_counter_component|cntr_c5j:auto_generated|safe_q[2] ; counter2:counter2|lpm_counter:lpm_counter_component|cntr_c5j:auto_generated|safe_q[6] ; CLK_12MHZ  ; CLK_12MHZ ; None                        ; None                      ; 6.927 ns                ;
; N/A   ; 130.96 MHz ( period = 7.636 ns ) ; counter2:counter2|lpm_counter:lpm_counter_component|cntr_c5j:auto_generated|safe_q[2] ; counter2:counter2|lpm_counter:lpm_counter_component|cntr_c5j:auto_generated|safe_q[5] ; CLK_12MHZ  ; CLK_12MHZ ; None                        ; None                      ; 6.927 ns                ;
; N/A   ; 133.78 MHz ( period = 7.475 ns ) ; counter2:counter2|lpm_counter:lpm_counter_component|cntr_c5j:auto_generated|safe_q[3] ; counter2:counter2|lpm_counter:lpm_counter_component|cntr_c5j:auto_generated|safe_q[4] ; CLK_12MHZ  ; CLK_12MHZ ; None                        ; None                      ; 6.766 ns                ;
; N/A   ; 133.78 MHz ( period = 7.475 ns ) ; counter2:counter2|lpm_counter:lpm_counter_component|cntr_c5j:auto_generated|safe_q[3] ; counter2:counter2|lpm_counter:lpm_counter_component|cntr_c5j:auto_generated|safe_q[0] ; CLK_12MHZ  ; CLK_12MHZ ; None                        ; None                      ; 6.766 ns                ;
; N/A   ; 133.78 MHz ( period = 7.475 ns ) ; counter2:counter2|lpm_counter:lpm_counter_component|cntr_c5j:auto_generated|safe_q[3] ; counter2:counter2|lpm_counter:lpm_counter_component|cntr_c5j:auto_generated|safe_q[1] ; CLK_12MHZ  ; CLK_12MHZ ; None                        ; None                      ; 6.766 ns                ;
; N/A   ; 133.78 MHz ( period = 7.475 ns ) ; counter2:counter2|lpm_counter:lpm_counter_component|cntr_c5j:auto_generated|safe_q[3] ; counter2:counter2|lpm_counter:lpm_counter_component|cntr_c5j:auto_generated|safe_q[2] ; CLK_12MHZ  ; CLK_12MHZ ; None                        ; None                      ; 6.766 ns                ;
; N/A   ; 133.78 MHz ( period = 7.475 ns ) ; counter2:counter2|lpm_counter:lpm_counter_component|cntr_c5j:auto_generated|safe_q[3] ; counter2:counter2|lpm_counter:lpm_counter_component|cntr_c5j:auto_generated|safe_q[3] ; CLK_12MHZ  ; CLK_12MHZ ; None                        ; None                      ; 6.766 ns                ;
; N/A   ; 134.37 MHz ( period = 7.442 ns ) ; counter2:counter2|lpm_counter:lpm_counter_component|cntr_c5j:auto_generated|safe_q[0] ; counter2:counter2|lpm_counter:lpm_counter_component|cntr_c5j:auto_generated|safe_q[9] ; CLK_12MHZ  ; CLK_12MHZ ; None                        ; None                      ; 6.733 ns                ;
; N/A   ; 134.37 MHz ( period = 7.442 ns ) ; counter2:counter2|lpm_counter:lpm_counter_component|cntr_c5j:auto_generated|safe_q[0] ; counter2:counter2|lpm_counter:lpm_counter_component|cntr_c5j:auto_generated|safe_q[8] ; CLK_12MHZ  ; CLK_12MHZ ; None                        ; None                      ; 6.733 ns                ;
; N/A   ; 134.37 MHz ( period = 7.442 ns ) ; counter2:counter2|lpm_counter:lpm_counter_component|cntr_c5j:auto_generated|safe_q[0] ; counter2:counter2|lpm_counter:lpm_counter_component|cntr_c5j:auto_generated|safe_q[7] ; CLK_12MHZ  ; CLK_12MHZ ; None                        ; None                      ; 6.733 ns                ;
; N/A   ; 134.37 MHz ( period = 7.442 ns ) ; counter2:counter2|lpm_counter:lpm_counter_component|cntr_c5j:auto_generated|safe_q[0] ; counter2:counter2|lpm_counter:lpm_counter_component|cntr_c5j:auto_generated|safe_q[6] ; CLK_12MHZ  ; CLK_12MHZ ; None                        ; None                      ; 6.733 ns                ;
; N/A   ; 134.37 MHz ( period = 7.442 ns ) ; counter2:counter2|lpm_counter:lpm_counter_component|cntr_c5j:auto_generated|safe_q[0] ; counter2:counter2|lpm_counter:lpm_counter_component|cntr_c5j:auto_generated|safe_q[5] ; CLK_12MHZ  ; CLK_12MHZ ; None                        ; None                      ; 6.733 ns                ;
; N/A   ; 135.08 MHz ( period = 7.403 ns ) ; counter2:counter2|lpm_counter:lpm_counter_component|cntr_c5j:auto_generated|safe_q[7] ; counter2:counter2|lpm_counter:lpm_counter_component|cntr_c5j:auto_generated|safe_q[4] ; CLK_12MHZ  ; CLK_12MHZ ; None                        ; None                      ; 6.694 ns                ;
; N/A   ; 135.08 MHz ( period = 7.403 ns ) ; counter2:counter2|lpm_counter:lpm_counter_component|cntr_c5j:auto_generated|safe_q[7] ; counter2:counter2|lpm_counter:lpm_counter_component|cntr_c5j:auto_generated|safe_q[0] ; CLK_12MHZ  ; CLK_12MHZ ; None                        ; None                      ; 6.694 ns                ;
; N/A   ; 135.08 MHz ( period = 7.403 ns ) ; counter2:counter2|lpm_counter:lpm_counter_component|cntr_c5j:auto_generated|safe_q[7] ; counter2:counter2|lpm_counter:lpm_counter_component|cntr_c5j:auto_generated|safe_q[1] ; CLK_12MHZ  ; CLK_12MHZ ; None                        ; None                      ; 6.694 ns                ;
; N/A   ; 135.08 MHz ( period = 7.403 ns ) ; counter2:counter2|lpm_counter:lpm_counter_component|cntr_c5j:auto_generated|safe_q[7] ; counter2:counter2|lpm_counter:lpm_counter_component|cntr_c5j:auto_generated|safe_q[2] ; CLK_12MHZ  ; CLK_12MHZ ; None                        ; None                      ; 6.694 ns                ;
; N/A   ; 135.08 MHz ( period = 7.403 ns ) ; counter2:counter2|lpm_counter:lpm_counter_component|cntr_c5j:auto_generated|safe_q[7] ; counter2:counter2|lpm_counter:lpm_counter_component|cntr_c5j:auto_generated|safe_q[3] ; CLK_12MHZ  ; CLK_12MHZ ; None                        ; None                      ; 6.694 ns                ;
; N/A   ; 136.17 MHz ( period = 7.344 ns ) ; counter2:counter2|lpm_counter:lpm_counter_component|cntr_c5j:auto_generated|safe_q[5] ; counter2:counter2|lpm_counter:lpm_counter_component|cntr_c5j:auto_generated|safe_q[9] ; CLK_12MHZ  ; CLK_12MHZ ; None                        ; None                      ; 6.635 ns                ;
; N/A   ; 136.17 MHz ( period = 7.344 ns ) ; counter2:counter2|lpm_counter:lpm_counter_component|cntr_c5j:auto_generated|safe_q[5] ; counter2:counter2|lpm_counter:lpm_counter_component|cntr_c5j:auto_generated|safe_q[8] ; CLK_12MHZ  ; CLK_12MHZ ; None                        ; None                      ; 6.635 ns                ;
; N/A   ; 136.17 MHz ( period = 7.344 ns ) ; counter2:counter2|lpm_counter:lpm_counter_component|cntr_c5j:auto_generated|safe_q[5] ; counter2:counter2|lpm_counter:lpm_counter_component|cntr_c5j:auto_generated|safe_q[7] ; CLK_12MHZ  ; CLK_12MHZ ; None                        ; None                      ; 6.635 ns                ;
; N/A   ; 136.17 MHz ( period = 7.344 ns ) ; counter2:counter2|lpm_counter:lpm_counter_component|cntr_c5j:auto_generated|safe_q[5] ; counter2:counter2|lpm_counter:lpm_counter_component|cntr_c5j:auto_generated|safe_q[6] ; CLK_12MHZ  ; CLK_12MHZ ; None                        ; None                      ; 6.635 ns                ;
; N/A   ; 136.17 MHz ( period = 7.344 ns ) ; counter2:counter2|lpm_counter:lpm_counter_component|cntr_c5j:auto_generated|safe_q[5] ; counter2:counter2|lpm_counter:lpm_counter_component|cntr_c5j:auto_generated|safe_q[5] ; CLK_12MHZ  ; CLK_12MHZ ; None                        ; None                      ; 6.635 ns                ;
; N/A   ; 137.95 MHz ( period = 7.249 ns ) ; counter2:counter2|lpm_counter:lpm_counter_component|cntr_c5j:auto_generated|safe_q[8] ; counter2:counter2|lpm_counter:lpm_counter_component|cntr_c5j:auto_generated|safe_q[4] ; CLK_12MHZ  ; CLK_12MHZ ; None                        ; None                      ; 6.540 ns                ;
; N/A   ; 137.95 MHz ( period = 7.249 ns ) ; counter2:counter2|lpm_counter:lpm_counter_component|cntr_c5j:auto_generated|safe_q[8] ; counter2:counter2|lpm_counter:lpm_counter_component|cntr_c5j:auto_generated|safe_q[0] ; CLK_12MHZ  ; CLK_12MHZ ; None                        ; None                      ; 6.540 ns                ;
; N/A   ; 137.95 MHz ( period = 7.249 ns ) ; counter2:counter2|lpm_counter:lpm_counter_component|cntr_c5j:auto_generated|safe_q[8] ; counter2:counter2|lpm_counter:lpm_counter_component|cntr_c5j:auto_generated|safe_q[1] ; CLK_12MHZ  ; CLK_12MHZ ; None                        ; None                      ; 6.540 ns                ;
; N/A   ; 137.95 MHz ( period = 7.249 ns ) ; counter2:counter2|lpm_counter:lpm_counter_component|cntr_c5j:auto_generated|safe_q[8] ; counter2:counter2|lpm_counter:lpm_counter_component|cntr_c5j:auto_generated|safe_q[2] ; CLK_12MHZ  ; CLK_12MHZ ; None                        ; None                      ; 6.540 ns                ;
; N/A   ; 137.95 MHz ( period = 7.249 ns ) ; counter2:counter2|lpm_counter:lpm_counter_component|cntr_c5j:auto_generated|safe_q[8] ; counter2:counter2|lpm_counter:lpm_counter_component|cntr_c5j:auto_generated|safe_q[3] ; CLK_12MHZ  ; CLK_12MHZ ; None                        ; None                      ; 6.540 ns                ;
; N/A   ; 138.47 MHz ( period = 7.222 ns ) ; counter2:counter2|lpm_counter:lpm_counter_component|cntr_c5j:auto_generated|safe_q[4] ; counter2:counter2|lpm_counter:lpm_counter_component|cntr_c5j:auto_generated|safe_q[4] ; CLK_12MHZ  ; CLK_12MHZ ; None                        ; None                      ; 6.513 ns                ;
; N/A   ; 138.47 MHz ( period = 7.222 ns ) ; counter2:counter2|lpm_counter:lpm_counter_component|cntr_c5j:auto_generated|safe_q[4] ; counter2:counter2|lpm_counter:lpm_counter_component|cntr_c5j:auto_generated|safe_q[0] ; CLK_12MHZ  ; CLK_12MHZ ; None                        ; None                      ; 6.513 ns                ;
; N/A   ; 138.47 MHz ( period = 7.222 ns ) ; counter2:counter2|lpm_counter:lpm_counter_component|cntr_c5j:auto_generated|safe_q[4] ; counter2:counter2|lpm_counter:lpm_counter_component|cntr_c5j:auto_generated|safe_q[1] ; CLK_12MHZ  ; CLK_12MHZ ; None                        ; None                      ; 6.513 ns                ;
; N/A   ; 138.47 MHz ( period = 7.222 ns ) ; counter2:counter2|lpm_counter:lpm_counter_component|cntr_c5j:auto_generated|safe_q[4] ; counter2:counter2|lpm_counter:lpm_counter_component|cntr_c5j:auto_generated|safe_q[2] ; CLK_12MHZ  ; CLK_12MHZ ; None                        ; None                      ; 6.513 ns                ;
; N/A   ; 138.47 MHz ( period = 7.222 ns ) ; counter2:counter2|lpm_counter:lpm_counter_component|cntr_c5j:auto_generated|safe_q[4] ; counter2:counter2|lpm_counter:lpm_counter_component|cntr_c5j:auto_generated|safe_q[3] ; CLK_12MHZ  ; CLK_12MHZ ; None                        ; None                      ; 6.513 ns                ;
; N/A   ; 141.38 MHz ( period = 7.073 ns ) ; counter2:counter2|lpm_counter:lpm_counter_component|cntr_c5j:auto_generated|safe_q[9] ; counter2:counter2|lpm_counter:lpm_counter_component|cntr_c5j:auto_generated|safe_q[4] ; CLK_12MHZ  ; CLK_12MHZ ; None                        ; None                      ; 6.364 ns                ;
; N/A   ; 141.38 MHz ( period = 7.073 ns ) ; counter2:counter2|lpm_counter:lpm_counter_component|cntr_c5j:auto_generated|safe_q[9] ; counter2:counter2|lpm_counter:lpm_counter_component|cntr_c5j:auto_generated|safe_q[0] ; CLK_12MHZ  ; CLK_12MHZ ; None                        ; None                      ; 6.364 ns                ;
; N/A   ; 141.38 MHz ( period = 7.073 ns ) ; counter2:counter2|lpm_counter:lpm_counter_component|cntr_c5j:auto_generated|safe_q[9] ; counter2:counter2|lpm_counter:lpm_counter_component|cntr_c5j:auto_generated|safe_q[1] ; CLK_12MHZ  ; CLK_12MHZ ; None                        ; None                      ; 6.364 ns                ;
; N/A   ; 141.38 MHz ( period = 7.073 ns ) ; counter2:counter2|lpm_counter:lpm_counter_component|cntr_c5j:auto_generated|safe_q[9] ; counter2:counter2|lpm_counter:lpm_counter_component|cntr_c5j:auto_generated|safe_q[2] ; CLK_12MHZ  ; CLK_12MHZ ; None                        ; None                      ; 6.364 ns                ;
; N/A   ; 141.38 MHz ( period = 7.073 ns ) ; counter2:counter2|lpm_counter:lpm_counter_component|cntr_c5j:auto_generated|safe_q[9] ; counter2:counter2|lpm_counter:lpm_counter_component|cntr_c5j:auto_generated|safe_q[3] ; CLK_12MHZ  ; CLK_12MHZ ; None                        ; None                      ; 6.364 ns                ;
; N/A   ; 141.76 MHz ( period = 7.054 ns ) ; counter2:counter2|lpm_counter:lpm_counter_component|cntr_c5j:auto_generated|safe_q[3] ; counter2:counter2|lpm_counter:lpm_counter_component|cntr_c5j:auto_generated|safe_q[9] ; CLK_12MHZ  ; CLK_12MHZ ; None                        ; None                      ; 6.345 ns                ;
; N/A   ; 141.76 MHz ( period = 7.054 ns ) ; counter2:counter2|lpm_counter:lpm_counter_component|cntr_c5j:auto_generated|safe_q[3] ; counter2:counter2|lpm_counter:lpm_counter_component|cntr_c5j:auto_generated|safe_q[8] ; CLK_12MHZ  ; CLK_12MHZ ; None                        ; None                      ; 6.345 ns                ;
; N/A   ; 141.76 MHz ( period = 7.054 ns ) ; counter2:counter2|lpm_counter:lpm_counter_component|cntr_c5j:auto_generated|safe_q[3] ; counter2:counter2|lpm_counter:lpm_counter_component|cntr_c5j:auto_generated|safe_q[7] ; CLK_12MHZ  ; CLK_12MHZ ; None                        ; None                      ; 6.345 ns                ;
; N/A   ; 141.76 MHz ( period = 7.054 ns ) ; counter2:counter2|lpm_counter:lpm_counter_component|cntr_c5j:auto_generated|safe_q[3] ; counter2:counter2|lpm_counter:lpm_counter_component|cntr_c5j:auto_generated|safe_q[6] ; CLK_12MHZ  ; CLK_12MHZ ; None                        ; None                      ; 6.345 ns                ;
; N/A   ; 141.76 MHz ( period = 7.054 ns ) ; counter2:counter2|lpm_counter:lpm_counter_component|cntr_c5j:auto_generated|safe_q[3] ; counter2:counter2|lpm_counter:lpm_counter_component|cntr_c5j:auto_generated|safe_q[5] ; CLK_12MHZ  ; CLK_12MHZ ; None                        ; None                      ; 6.345 ns                ;
; N/A   ; 141.94 MHz ( period = 7.045 ns ) ; counter2:counter2|lpm_counter:lpm_counter_component|cntr_c5j:auto_generated|safe_q[6] ; counter2:counter2|lpm_counter:lpm_counter_component|cntr_c5j:auto_generated|safe_q[4] ; CLK_12MHZ  ; CLK_12MHZ ; None                        ; None                      ; 6.336 ns                ;
; N/A   ; 141.94 MHz ( period = 7.045 ns ) ; counter2:counter2|lpm_counter:lpm_counter_component|cntr_c5j:auto_generated|safe_q[6] ; counter2:counter2|lpm_counter:lpm_counter_component|cntr_c5j:auto_generated|safe_q[0] ; CLK_12MHZ  ; CLK_12MHZ ; None                        ; None                      ; 6.336 ns                ;
; N/A   ; 141.94 MHz ( period = 7.045 ns ) ; counter2:counter2|lpm_counter:lpm_counter_component|cntr_c5j:auto_generated|safe_q[6] ; counter2:counter2|lpm_counter:lpm_counter_component|cntr_c5j:auto_generated|safe_q[1] ; CLK_12MHZ  ; CLK_12MHZ ; None                        ; None                      ; 6.336 ns                ;
; N/A   ; 141.94 MHz ( period = 7.045 ns ) ; counter2:counter2|lpm_counter:lpm_counter_component|cntr_c5j:auto_generated|safe_q[6] ; counter2:counter2|lpm_counter:lpm_counter_component|cntr_c5j:auto_generated|safe_q[2] ; CLK_12MHZ  ; CLK_12MHZ ; None                        ; None                      ; 6.336 ns                ;
; N/A   ; 141.94 MHz ( period = 7.045 ns ) ; counter2:counter2|lpm_counter:lpm_counter_component|cntr_c5j:auto_generated|safe_q[6] ; counter2:counter2|lpm_counter:lpm_counter_component|cntr_c5j:auto_generated|safe_q[3] ; CLK_12MHZ  ; CLK_12MHZ ; None                        ; None                      ; 6.336 ns                ;
; N/A   ; 143.23 MHz ( period = 6.982 ns ) ; counter2:counter2|lpm_counter:lpm_counter_component|cntr_c5j:auto_generated|safe_q[7] ; counter2:counter2|lpm_counter:lpm_counter_component|cntr_c5j:auto_generated|safe_q[9] ; CLK_12MHZ  ; CLK_12MHZ ; None                        ; None                      ; 6.273 ns                ;
; N/A   ; 143.23 MHz ( period = 6.982 ns ) ; counter2:counter2|lpm_counter:lpm_counter_component|cntr_c5j:auto_generated|safe_q[7] ; counter2:counter2|lpm_counter:lpm_counter_component|cntr_c5j:auto_generated|safe_q[8] ; CLK_12MHZ  ; CLK_12MHZ ; None                        ; None                      ; 6.273 ns                ;
; N/A   ; 143.23 MHz ( period = 6.982 ns ) ; counter2:counter2|lpm_counter:lpm_counter_component|cntr_c5j:auto_generated|safe_q[7] ; counter2:counter2|lpm_counter:lpm_counter_component|cntr_c5j:auto_generated|safe_q[7] ; CLK_12MHZ  ; CLK_12MHZ ; None                        ; None                      ; 6.273 ns                ;
; N/A   ; 143.23 MHz ( period = 6.982 ns ) ; counter2:counter2|lpm_counter:lpm_counter_component|cntr_c5j:auto_generated|safe_q[7] ; counter2:counter2|lpm_counter:lpm_counter_component|cntr_c5j:auto_generated|safe_q[6] ; CLK_12MHZ  ; CLK_12MHZ ; None                        ; None                      ; 6.273 ns                ;
; N/A   ; 143.23 MHz ( period = 6.982 ns ) ; counter2:counter2|lpm_counter:lpm_counter_component|cntr_c5j:auto_generated|safe_q[7] ; counter2:counter2|lpm_counter:lpm_counter_component|cntr_c5j:auto_generated|safe_q[5] ; CLK_12MHZ  ; CLK_12MHZ ; None                        ; None                      ; 6.273 ns                ;
; N/A   ; 146.46 MHz ( period = 6.828 ns ) ; counter2:counter2|lpm_counter:lpm_counter_component|cntr_c5j:auto_generated|safe_q[8] ; counter2:counter2|lpm_counter:lpm_counter_component|cntr_c5j:auto_generated|safe_q[9] ; CLK_12MHZ  ; CLK_12MHZ ; None                        ; None                      ; 6.119 ns                ;
; N/A   ; 146.46 MHz ( period = 6.828 ns ) ; counter2:counter2|lpm_counter:lpm_counter_component|cntr_c5j:auto_generated|safe_q[8] ; counter2:counter2|lpm_counter:lpm_counter_component|cntr_c5j:auto_generated|safe_q[8] ; CLK_12MHZ  ; CLK_12MHZ ; None                        ; None                      ; 6.119 ns                ;
; N/A   ; 146.46 MHz ( period = 6.828 ns ) ; counter2:counter2|lpm_counter:lpm_counter_component|cntr_c5j:auto_generated|safe_q[8] ; counter2:counter2|lpm_counter:lpm_counter_component|cntr_c5j:auto_generated|safe_q[7] ; CLK_12MHZ  ; CLK_12MHZ ; None                        ; None                      ; 6.119 ns                ;
; N/A   ; 146.46 MHz ( period = 6.828 ns ) ; counter2:counter2|lpm_counter:lpm_counter_component|cntr_c5j:auto_generated|safe_q[8] ; counter2:counter2|lpm_counter:lpm_counter_component|cntr_c5j:auto_generated|safe_q[6] ; CLK_12MHZ  ; CLK_12MHZ ; None                        ; None                      ; 6.119 ns                ;
; N/A   ; 146.46 MHz ( period = 6.828 ns ) ; counter2:counter2|lpm_counter:lpm_counter_component|cntr_c5j:auto_generated|safe_q[8] ; counter2:counter2|lpm_counter:lpm_counter_component|cntr_c5j:auto_generated|safe_q[5] ; CLK_12MHZ  ; CLK_12MHZ ; None                        ; None                      ; 6.119 ns                ;
; N/A   ; 147.04 MHz ( period = 6.801 ns ) ; counter2:counter2|lpm_counter:lpm_counter_component|cntr_c5j:auto_generated|safe_q[4] ; counter2:counter2|lpm_counter:lpm_counter_component|cntr_c5j:auto_generated|safe_q[9] ; CLK_12MHZ  ; CLK_12MHZ ; None                        ; None                      ; 6.092 ns                ;
; N/A   ; 147.04 MHz ( period = 6.801 ns ) ; counter2:counter2|lpm_counter:lpm_counter_component|cntr_c5j:auto_generated|safe_q[4] ; counter2:counter2|lpm_counter:lpm_counter_component|cntr_c5j:auto_generated|safe_q[8] ; CLK_12MHZ  ; CLK_12MHZ ; None                        ; None                      ; 6.092 ns                ;
; N/A   ; 147.04 MHz ( period = 6.801 ns ) ; counter2:counter2|lpm_counter:lpm_counter_component|cntr_c5j:auto_generated|safe_q[4] ; counter2:counter2|lpm_counter:lpm_counter_component|cntr_c5j:auto_generated|safe_q[7] ; CLK_12MHZ  ; CLK_12MHZ ; None                        ; None                      ; 6.092 ns                ;
; N/A   ; 147.04 MHz ( period = 6.801 ns ) ; counter2:counter2|lpm_counter:lpm_counter_component|cntr_c5j:auto_generated|safe_q[4] ; counter2:counter2|lpm_counter:lpm_counter_component|cntr_c5j:auto_generated|safe_q[6] ; CLK_12MHZ  ; CLK_12MHZ ; None                        ; None                      ; 6.092 ns                ;
; N/A   ; 147.04 MHz ( period = 6.801 ns ) ; counter2:counter2|lpm_counter:lpm_counter_component|cntr_c5j:auto_generated|safe_q[4] ; counter2:counter2|lpm_counter:lpm_counter_component|cntr_c5j:auto_generated|safe_q[5] ; CLK_12MHZ  ; CLK_12MHZ ; None                        ; None                      ; 6.092 ns                ;
; N/A   ; 150.33 MHz ( period = 6.652 ns ) ; counter2:counter2|lpm_counter:lpm_counter_component|cntr_c5j:auto_generated|safe_q[9] ; counter2:counter2|lpm_counter:lpm_counter_component|cntr_c5j:auto_generated|safe_q[9] ; CLK_12MHZ  ; CLK_12MHZ ; None                        ; None                      ; 5.943 ns                ;
; N/A   ; 150.33 MHz ( period = 6.652 ns ) ; counter2:counter2|lpm_counter:lpm_counter_component|cntr_c5j:auto_generated|safe_q[9] ; counter2:counter2|lpm_counter:lpm_counter_component|cntr_c5j:auto_generated|safe_q[8] ; CLK_12MHZ  ; CLK_12MHZ ; None                        ; None                      ; 5.943 ns                ;
; N/A   ; 150.33 MHz ( period = 6.652 ns ) ; counter2:counter2|lpm_counter:lpm_counter_component|cntr_c5j:auto_generated|safe_q[9] ; counter2:counter2|lpm_counter:lpm_counter_component|cntr_c5j:auto_generated|safe_q[7] ; CLK_12MHZ  ; CLK_12MHZ ; None                        ; None                      ; 5.943 ns                ;
; N/A   ; 150.33 MHz ( period = 6.652 ns ) ; counter2:counter2|lpm_counter:lpm_counter_component|cntr_c5j:auto_generated|safe_q[9] ; counter2:counter2|lpm_counter:lpm_counter_component|cntr_c5j:auto_generated|safe_q[6] ; CLK_12MHZ  ; CLK_12MHZ ; None                        ; None                      ; 5.943 ns                ;
; N/A   ; 150.33 MHz ( period = 6.652 ns ) ; counter2:counter2|lpm_counter:lpm_counter_component|cntr_c5j:auto_generated|safe_q[9] ; counter2:counter2|lpm_counter:lpm_counter_component|cntr_c5j:auto_generated|safe_q[5] ; CLK_12MHZ  ; CLK_12MHZ ; None                        ; None                      ; 5.943 ns                ;
; N/A   ; 150.97 MHz ( period = 6.624 ns ) ; counter2:counter2|lpm_counter:lpm_counter_component|cntr_c5j:auto_generated|safe_q[6] ; counter2:counter2|lpm_counter:lpm_counter_component|cntr_c5j:auto_generated|safe_q[9] ; CLK_12MHZ  ; CLK_12MHZ ; None                        ; None                      ; 5.915 ns                ;
; N/A   ; 150.97 MHz ( period = 6.624 ns ) ; counter2:counter2|lpm_counter:lpm_counter_component|cntr_c5j:auto_generated|safe_q[6] ; counter2:counter2|lpm_counter:lpm_counter_component|cntr_c5j:auto_generated|safe_q[8] ; CLK_12MHZ  ; CLK_12MHZ ; None                        ; None                      ; 5.915 ns                ;
; N/A   ; 150.97 MHz ( period = 6.624 ns ) ; counter2:counter2|lpm_counter:lpm_counter_component|cntr_c5j:auto_generated|safe_q[6] ; counter2:counter2|lpm_counter:lpm_counter_component|cntr_c5j:auto_generated|safe_q[7] ; CLK_12MHZ  ; CLK_12MHZ ; None                        ; None                      ; 5.915 ns                ;
; N/A   ; 150.97 MHz ( period = 6.624 ns ) ; counter2:counter2|lpm_counter:lpm_counter_component|cntr_c5j:auto_generated|safe_q[6] ; counter2:counter2|lpm_counter:lpm_counter_component|cntr_c5j:auto_generated|safe_q[6] ; CLK_12MHZ  ; CLK_12MHZ ; None                        ; None                      ; 5.915 ns                ;
; N/A   ; 150.97 MHz ( period = 6.624 ns ) ; counter2:counter2|lpm_counter:lpm_counter_component|cntr_c5j:auto_generated|safe_q[6] ; counter2:counter2|lpm_counter:lpm_counter_component|cntr_c5j:auto_generated|safe_q[5] ; CLK_12MHZ  ; CLK_12MHZ ; None                        ; None                      ; 5.915 ns                ;
; N/A   ; 154.23 MHz ( period = 6.484 ns ) ; pfd:Janus_pfd|inst6                                                                   ; pfd:Janus_pfd|inst4                                                                   ; CLK_12MHZ  ; CLK_12MHZ ; None                        ; None                      ; 4.223 ns                ;
; N/A   ; 249.75 MHz ( period = 4.004 ns ) ; pfd:Janus_pfd|inst6                                                                   ; pfd:Janus_pfd|inst6                                                                   ; CLK_12MHZ  ; CLK_12MHZ ; None                        ; None                      ; 1.743 ns                ;
; N/A   ; 265.67 MHz ( period = 3.764 ns ) ; osc_8k                                                                                ; osc_8k                                                                                ; CLK_12MHZ  ; CLK_12MHZ ; None                        ; None                      ; 1.503 ns                ;
+-------+----------------------------------+---------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+------------+-----------+-----------------------------+---------------------------+-------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'ref_in'                                                                                                                                                                                                                                                                                                                ;
+-------+----------------------------------+---------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)             ; From                                                                                  ; To                                                                                    ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+----------------------------------+---------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 122.52 MHz ( period = 8.162 ns ) ; counter1:counter1|lpm_counter:lpm_counter_component|cntr_45j:auto_generated|safe_q[1] ; counter1:counter1|lpm_counter:lpm_counter_component|cntr_45j:auto_generated|safe_q[4] ; ref_in     ; ref_in   ; None                        ; None                      ; 7.453 ns                ;
; N/A   ; 122.52 MHz ( period = 8.162 ns ) ; counter1:counter1|lpm_counter:lpm_counter_component|cntr_45j:auto_generated|safe_q[1] ; counter1:counter1|lpm_counter:lpm_counter_component|cntr_45j:auto_generated|safe_q[0] ; ref_in     ; ref_in   ; None                        ; None                      ; 7.453 ns                ;
; N/A   ; 122.52 MHz ( period = 8.162 ns ) ; counter1:counter1|lpm_counter:lpm_counter_component|cntr_45j:auto_generated|safe_q[1] ; counter1:counter1|lpm_counter:lpm_counter_component|cntr_45j:auto_generated|safe_q[1] ; ref_in     ; ref_in   ; None                        ; None                      ; 7.453 ns                ;
; N/A   ; 122.52 MHz ( period = 8.162 ns ) ; counter1:counter1|lpm_counter:lpm_counter_component|cntr_45j:auto_generated|safe_q[1] ; counter1:counter1|lpm_counter:lpm_counter_component|cntr_45j:auto_generated|safe_q[2] ; ref_in     ; ref_in   ; None                        ; None                      ; 7.453 ns                ;
; N/A   ; 122.52 MHz ( period = 8.162 ns ) ; counter1:counter1|lpm_counter:lpm_counter_component|cntr_45j:auto_generated|safe_q[1] ; counter1:counter1|lpm_counter:lpm_counter_component|cntr_45j:auto_generated|safe_q[3] ; ref_in     ; ref_in   ; None                        ; None                      ; 7.453 ns                ;
; N/A   ; 125.11 MHz ( period = 7.993 ns ) ; counter1:counter1|lpm_counter:lpm_counter_component|cntr_45j:auto_generated|safe_q[2] ; counter1:counter1|lpm_counter:lpm_counter_component|cntr_45j:auto_generated|safe_q[4] ; ref_in     ; ref_in   ; None                        ; None                      ; 7.284 ns                ;
; N/A   ; 125.11 MHz ( period = 7.993 ns ) ; counter1:counter1|lpm_counter:lpm_counter_component|cntr_45j:auto_generated|safe_q[2] ; counter1:counter1|lpm_counter:lpm_counter_component|cntr_45j:auto_generated|safe_q[0] ; ref_in     ; ref_in   ; None                        ; None                      ; 7.284 ns                ;
; N/A   ; 125.11 MHz ( period = 7.993 ns ) ; counter1:counter1|lpm_counter:lpm_counter_component|cntr_45j:auto_generated|safe_q[2] ; counter1:counter1|lpm_counter:lpm_counter_component|cntr_45j:auto_generated|safe_q[1] ; ref_in     ; ref_in   ; None                        ; None                      ; 7.284 ns                ;
; N/A   ; 125.11 MHz ( period = 7.993 ns ) ; counter1:counter1|lpm_counter:lpm_counter_component|cntr_45j:auto_generated|safe_q[2] ; counter1:counter1|lpm_counter:lpm_counter_component|cntr_45j:auto_generated|safe_q[2] ; ref_in     ; ref_in   ; None                        ; None                      ; 7.284 ns                ;
; N/A   ; 125.11 MHz ( period = 7.993 ns ) ; counter1:counter1|lpm_counter:lpm_counter_component|cntr_45j:auto_generated|safe_q[2] ; counter1:counter1|lpm_counter:lpm_counter_component|cntr_45j:auto_generated|safe_q[3] ; ref_in     ; ref_in   ; None                        ; None                      ; 7.284 ns                ;
; N/A   ; 127.78 MHz ( period = 7.826 ns ) ; counter1:counter1|lpm_counter:lpm_counter_component|cntr_45j:auto_generated|safe_q[0] ; counter1:counter1|lpm_counter:lpm_counter_component|cntr_45j:auto_generated|safe_q[4] ; ref_in     ; ref_in   ; None                        ; None                      ; 7.117 ns                ;
; N/A   ; 127.78 MHz ( period = 7.826 ns ) ; counter1:counter1|lpm_counter:lpm_counter_component|cntr_45j:auto_generated|safe_q[0] ; counter1:counter1|lpm_counter:lpm_counter_component|cntr_45j:auto_generated|safe_q[0] ; ref_in     ; ref_in   ; None                        ; None                      ; 7.117 ns                ;
; N/A   ; 127.78 MHz ( period = 7.826 ns ) ; counter1:counter1|lpm_counter:lpm_counter_component|cntr_45j:auto_generated|safe_q[0] ; counter1:counter1|lpm_counter:lpm_counter_component|cntr_45j:auto_generated|safe_q[1] ; ref_in     ; ref_in   ; None                        ; None                      ; 7.117 ns                ;
; N/A   ; 127.78 MHz ( period = 7.826 ns ) ; counter1:counter1|lpm_counter:lpm_counter_component|cntr_45j:auto_generated|safe_q[0] ; counter1:counter1|lpm_counter:lpm_counter_component|cntr_45j:auto_generated|safe_q[2] ; ref_in     ; ref_in   ; None                        ; None                      ; 7.117 ns                ;
; N/A   ; 127.78 MHz ( period = 7.826 ns ) ; counter1:counter1|lpm_counter:lpm_counter_component|cntr_45j:auto_generated|safe_q[0] ; counter1:counter1|lpm_counter:lpm_counter_component|cntr_45j:auto_generated|safe_q[3] ; ref_in     ; ref_in   ; None                        ; None                      ; 7.117 ns                ;
; N/A   ; 128.98 MHz ( period = 7.753 ns ) ; counter1:counter1|lpm_counter:lpm_counter_component|cntr_45j:auto_generated|safe_q[1] ; counter1:counter1|lpm_counter:lpm_counter_component|cntr_45j:auto_generated|safe_q[9] ; ref_in     ; ref_in   ; None                        ; None                      ; 7.044 ns                ;
; N/A   ; 128.98 MHz ( period = 7.753 ns ) ; counter1:counter1|lpm_counter:lpm_counter_component|cntr_45j:auto_generated|safe_q[1] ; counter1:counter1|lpm_counter:lpm_counter_component|cntr_45j:auto_generated|safe_q[8] ; ref_in     ; ref_in   ; None                        ; None                      ; 7.044 ns                ;
; N/A   ; 128.98 MHz ( period = 7.753 ns ) ; counter1:counter1|lpm_counter:lpm_counter_component|cntr_45j:auto_generated|safe_q[1] ; counter1:counter1|lpm_counter:lpm_counter_component|cntr_45j:auto_generated|safe_q[7] ; ref_in     ; ref_in   ; None                        ; None                      ; 7.044 ns                ;
; N/A   ; 128.98 MHz ( period = 7.753 ns ) ; counter1:counter1|lpm_counter:lpm_counter_component|cntr_45j:auto_generated|safe_q[1] ; counter1:counter1|lpm_counter:lpm_counter_component|cntr_45j:auto_generated|safe_q[6] ; ref_in     ; ref_in   ; None                        ; None                      ; 7.044 ns                ;
; N/A   ; 128.98 MHz ( period = 7.753 ns ) ; counter1:counter1|lpm_counter:lpm_counter_component|cntr_45j:auto_generated|safe_q[1] ; counter1:counter1|lpm_counter:lpm_counter_component|cntr_45j:auto_generated|safe_q[5] ; ref_in     ; ref_in   ; None                        ; None                      ; 7.044 ns                ;
; N/A   ; 129.07 MHz ( period = 7.748 ns ) ; counter1:counter1|lpm_counter:lpm_counter_component|cntr_45j:auto_generated|safe_q[5] ; counter1:counter1|lpm_counter:lpm_counter_component|cntr_45j:auto_generated|safe_q[4] ; ref_in     ; ref_in   ; None                        ; None                      ; 7.039 ns                ;
; N/A   ; 129.07 MHz ( period = 7.748 ns ) ; counter1:counter1|lpm_counter:lpm_counter_component|cntr_45j:auto_generated|safe_q[5] ; counter1:counter1|lpm_counter:lpm_counter_component|cntr_45j:auto_generated|safe_q[0] ; ref_in     ; ref_in   ; None                        ; None                      ; 7.039 ns                ;
; N/A   ; 129.07 MHz ( period = 7.748 ns ) ; counter1:counter1|lpm_counter:lpm_counter_component|cntr_45j:auto_generated|safe_q[5] ; counter1:counter1|lpm_counter:lpm_counter_component|cntr_45j:auto_generated|safe_q[1] ; ref_in     ; ref_in   ; None                        ; None                      ; 7.039 ns                ;
; N/A   ; 129.07 MHz ( period = 7.748 ns ) ; counter1:counter1|lpm_counter:lpm_counter_component|cntr_45j:auto_generated|safe_q[5] ; counter1:counter1|lpm_counter:lpm_counter_component|cntr_45j:auto_generated|safe_q[2] ; ref_in     ; ref_in   ; None                        ; None                      ; 7.039 ns                ;
; N/A   ; 129.07 MHz ( period = 7.748 ns ) ; counter1:counter1|lpm_counter:lpm_counter_component|cntr_45j:auto_generated|safe_q[5] ; counter1:counter1|lpm_counter:lpm_counter_component|cntr_45j:auto_generated|safe_q[3] ; ref_in     ; ref_in   ; None                        ; None                      ; 7.039 ns                ;
; N/A   ; 131.86 MHz ( period = 7.584 ns ) ; counter1:counter1|lpm_counter:lpm_counter_component|cntr_45j:auto_generated|safe_q[2] ; counter1:counter1|lpm_counter:lpm_counter_component|cntr_45j:auto_generated|safe_q[9] ; ref_in     ; ref_in   ; None                        ; None                      ; 6.875 ns                ;
; N/A   ; 131.86 MHz ( period = 7.584 ns ) ; counter1:counter1|lpm_counter:lpm_counter_component|cntr_45j:auto_generated|safe_q[2] ; counter1:counter1|lpm_counter:lpm_counter_component|cntr_45j:auto_generated|safe_q[8] ; ref_in     ; ref_in   ; None                        ; None                      ; 6.875 ns                ;
; N/A   ; 131.86 MHz ( period = 7.584 ns ) ; counter1:counter1|lpm_counter:lpm_counter_component|cntr_45j:auto_generated|safe_q[2] ; counter1:counter1|lpm_counter:lpm_counter_component|cntr_45j:auto_generated|safe_q[7] ; ref_in     ; ref_in   ; None                        ; None                      ; 6.875 ns                ;
; N/A   ; 131.86 MHz ( period = 7.584 ns ) ; counter1:counter1|lpm_counter:lpm_counter_component|cntr_45j:auto_generated|safe_q[2] ; counter1:counter1|lpm_counter:lpm_counter_component|cntr_45j:auto_generated|safe_q[6] ; ref_in     ; ref_in   ; None                        ; None                      ; 6.875 ns                ;
; N/A   ; 131.86 MHz ( period = 7.584 ns ) ; counter1:counter1|lpm_counter:lpm_counter_component|cntr_45j:auto_generated|safe_q[2] ; counter1:counter1|lpm_counter:lpm_counter_component|cntr_45j:auto_generated|safe_q[5] ; ref_in     ; ref_in   ; None                        ; None                      ; 6.875 ns                ;
; N/A   ; 134.30 MHz ( period = 7.446 ns ) ; counter1:counter1|lpm_counter:lpm_counter_component|cntr_45j:auto_generated|safe_q[3] ; counter1:counter1|lpm_counter:lpm_counter_component|cntr_45j:auto_generated|safe_q[4] ; ref_in     ; ref_in   ; None                        ; None                      ; 6.737 ns                ;
; N/A   ; 134.30 MHz ( period = 7.446 ns ) ; counter1:counter1|lpm_counter:lpm_counter_component|cntr_45j:auto_generated|safe_q[3] ; counter1:counter1|lpm_counter:lpm_counter_component|cntr_45j:auto_generated|safe_q[0] ; ref_in     ; ref_in   ; None                        ; None                      ; 6.737 ns                ;
; N/A   ; 134.30 MHz ( period = 7.446 ns ) ; counter1:counter1|lpm_counter:lpm_counter_component|cntr_45j:auto_generated|safe_q[3] ; counter1:counter1|lpm_counter:lpm_counter_component|cntr_45j:auto_generated|safe_q[1] ; ref_in     ; ref_in   ; None                        ; None                      ; 6.737 ns                ;
; N/A   ; 134.30 MHz ( period = 7.446 ns ) ; counter1:counter1|lpm_counter:lpm_counter_component|cntr_45j:auto_generated|safe_q[3] ; counter1:counter1|lpm_counter:lpm_counter_component|cntr_45j:auto_generated|safe_q[2] ; ref_in     ; ref_in   ; None                        ; None                      ; 6.737 ns                ;
; N/A   ; 134.30 MHz ( period = 7.446 ns ) ; counter1:counter1|lpm_counter:lpm_counter_component|cntr_45j:auto_generated|safe_q[3] ; counter1:counter1|lpm_counter:lpm_counter_component|cntr_45j:auto_generated|safe_q[3] ; ref_in     ; ref_in   ; None                        ; None                      ; 6.737 ns                ;
; N/A   ; 134.83 MHz ( period = 7.417 ns ) ; counter1:counter1|lpm_counter:lpm_counter_component|cntr_45j:auto_generated|safe_q[0] ; counter1:counter1|lpm_counter:lpm_counter_component|cntr_45j:auto_generated|safe_q[9] ; ref_in     ; ref_in   ; None                        ; None                      ; 6.708 ns                ;
; N/A   ; 134.83 MHz ( period = 7.417 ns ) ; counter1:counter1|lpm_counter:lpm_counter_component|cntr_45j:auto_generated|safe_q[0] ; counter1:counter1|lpm_counter:lpm_counter_component|cntr_45j:auto_generated|safe_q[8] ; ref_in     ; ref_in   ; None                        ; None                      ; 6.708 ns                ;
; N/A   ; 134.83 MHz ( period = 7.417 ns ) ; counter1:counter1|lpm_counter:lpm_counter_component|cntr_45j:auto_generated|safe_q[0] ; counter1:counter1|lpm_counter:lpm_counter_component|cntr_45j:auto_generated|safe_q[7] ; ref_in     ; ref_in   ; None                        ; None                      ; 6.708 ns                ;
; N/A   ; 134.83 MHz ( period = 7.417 ns ) ; counter1:counter1|lpm_counter:lpm_counter_component|cntr_45j:auto_generated|safe_q[0] ; counter1:counter1|lpm_counter:lpm_counter_component|cntr_45j:auto_generated|safe_q[6] ; ref_in     ; ref_in   ; None                        ; None                      ; 6.708 ns                ;
; N/A   ; 134.83 MHz ( period = 7.417 ns ) ; counter1:counter1|lpm_counter:lpm_counter_component|cntr_45j:auto_generated|safe_q[0] ; counter1:counter1|lpm_counter:lpm_counter_component|cntr_45j:auto_generated|safe_q[5] ; ref_in     ; ref_in   ; None                        ; None                      ; 6.708 ns                ;
; N/A   ; 135.41 MHz ( period = 7.385 ns ) ; counter1:counter1|lpm_counter:lpm_counter_component|cntr_45j:auto_generated|safe_q[7] ; counter1:counter1|lpm_counter:lpm_counter_component|cntr_45j:auto_generated|safe_q[4] ; ref_in     ; ref_in   ; None                        ; None                      ; 6.676 ns                ;
; N/A   ; 135.41 MHz ( period = 7.385 ns ) ; counter1:counter1|lpm_counter:lpm_counter_component|cntr_45j:auto_generated|safe_q[7] ; counter1:counter1|lpm_counter:lpm_counter_component|cntr_45j:auto_generated|safe_q[0] ; ref_in     ; ref_in   ; None                        ; None                      ; 6.676 ns                ;
; N/A   ; 135.41 MHz ( period = 7.385 ns ) ; counter1:counter1|lpm_counter:lpm_counter_component|cntr_45j:auto_generated|safe_q[7] ; counter1:counter1|lpm_counter:lpm_counter_component|cntr_45j:auto_generated|safe_q[1] ; ref_in     ; ref_in   ; None                        ; None                      ; 6.676 ns                ;
; N/A   ; 135.41 MHz ( period = 7.385 ns ) ; counter1:counter1|lpm_counter:lpm_counter_component|cntr_45j:auto_generated|safe_q[7] ; counter1:counter1|lpm_counter:lpm_counter_component|cntr_45j:auto_generated|safe_q[2] ; ref_in     ; ref_in   ; None                        ; None                      ; 6.676 ns                ;
; N/A   ; 135.41 MHz ( period = 7.385 ns ) ; counter1:counter1|lpm_counter:lpm_counter_component|cntr_45j:auto_generated|safe_q[7] ; counter1:counter1|lpm_counter:lpm_counter_component|cntr_45j:auto_generated|safe_q[3] ; ref_in     ; ref_in   ; None                        ; None                      ; 6.676 ns                ;
; N/A   ; 136.26 MHz ( period = 7.339 ns ) ; counter1:counter1|lpm_counter:lpm_counter_component|cntr_45j:auto_generated|safe_q[5] ; counter1:counter1|lpm_counter:lpm_counter_component|cntr_45j:auto_generated|safe_q[9] ; ref_in     ; ref_in   ; None                        ; None                      ; 6.630 ns                ;
; N/A   ; 136.26 MHz ( period = 7.339 ns ) ; counter1:counter1|lpm_counter:lpm_counter_component|cntr_45j:auto_generated|safe_q[5] ; counter1:counter1|lpm_counter:lpm_counter_component|cntr_45j:auto_generated|safe_q[8] ; ref_in     ; ref_in   ; None                        ; None                      ; 6.630 ns                ;
; N/A   ; 136.26 MHz ( period = 7.339 ns ) ; counter1:counter1|lpm_counter:lpm_counter_component|cntr_45j:auto_generated|safe_q[5] ; counter1:counter1|lpm_counter:lpm_counter_component|cntr_45j:auto_generated|safe_q[7] ; ref_in     ; ref_in   ; None                        ; None                      ; 6.630 ns                ;
; N/A   ; 136.26 MHz ( period = 7.339 ns ) ; counter1:counter1|lpm_counter:lpm_counter_component|cntr_45j:auto_generated|safe_q[5] ; counter1:counter1|lpm_counter:lpm_counter_component|cntr_45j:auto_generated|safe_q[6] ; ref_in     ; ref_in   ; None                        ; None                      ; 6.630 ns                ;
; N/A   ; 136.26 MHz ( period = 7.339 ns ) ; counter1:counter1|lpm_counter:lpm_counter_component|cntr_45j:auto_generated|safe_q[5] ; counter1:counter1|lpm_counter:lpm_counter_component|cntr_45j:auto_generated|safe_q[5] ; ref_in     ; ref_in   ; None                        ; None                      ; 6.630 ns                ;
; N/A   ; 138.27 MHz ( period = 7.232 ns ) ; counter1:counter1|lpm_counter:lpm_counter_component|cntr_45j:auto_generated|safe_q[8] ; counter1:counter1|lpm_counter:lpm_counter_component|cntr_45j:auto_generated|safe_q[4] ; ref_in     ; ref_in   ; None                        ; None                      ; 6.523 ns                ;
; N/A   ; 138.27 MHz ( period = 7.232 ns ) ; counter1:counter1|lpm_counter:lpm_counter_component|cntr_45j:auto_generated|safe_q[8] ; counter1:counter1|lpm_counter:lpm_counter_component|cntr_45j:auto_generated|safe_q[0] ; ref_in     ; ref_in   ; None                        ; None                      ; 6.523 ns                ;
; N/A   ; 138.27 MHz ( period = 7.232 ns ) ; counter1:counter1|lpm_counter:lpm_counter_component|cntr_45j:auto_generated|safe_q[8] ; counter1:counter1|lpm_counter:lpm_counter_component|cntr_45j:auto_generated|safe_q[1] ; ref_in     ; ref_in   ; None                        ; None                      ; 6.523 ns                ;
; N/A   ; 138.27 MHz ( period = 7.232 ns ) ; counter1:counter1|lpm_counter:lpm_counter_component|cntr_45j:auto_generated|safe_q[8] ; counter1:counter1|lpm_counter:lpm_counter_component|cntr_45j:auto_generated|safe_q[2] ; ref_in     ; ref_in   ; None                        ; None                      ; 6.523 ns                ;
; N/A   ; 138.27 MHz ( period = 7.232 ns ) ; counter1:counter1|lpm_counter:lpm_counter_component|cntr_45j:auto_generated|safe_q[8] ; counter1:counter1|lpm_counter:lpm_counter_component|cntr_45j:auto_generated|safe_q[3] ; ref_in     ; ref_in   ; None                        ; None                      ; 6.523 ns                ;
; N/A   ; 138.83 MHz ( period = 7.203 ns ) ; counter1:counter1|lpm_counter:lpm_counter_component|cntr_45j:auto_generated|safe_q[4] ; counter1:counter1|lpm_counter:lpm_counter_component|cntr_45j:auto_generated|safe_q[4] ; ref_in     ; ref_in   ; None                        ; None                      ; 6.494 ns                ;
; N/A   ; 138.83 MHz ( period = 7.203 ns ) ; counter1:counter1|lpm_counter:lpm_counter_component|cntr_45j:auto_generated|safe_q[4] ; counter1:counter1|lpm_counter:lpm_counter_component|cntr_45j:auto_generated|safe_q[0] ; ref_in     ; ref_in   ; None                        ; None                      ; 6.494 ns                ;
; N/A   ; 138.83 MHz ( period = 7.203 ns ) ; counter1:counter1|lpm_counter:lpm_counter_component|cntr_45j:auto_generated|safe_q[4] ; counter1:counter1|lpm_counter:lpm_counter_component|cntr_45j:auto_generated|safe_q[1] ; ref_in     ; ref_in   ; None                        ; None                      ; 6.494 ns                ;
; N/A   ; 138.83 MHz ( period = 7.203 ns ) ; counter1:counter1|lpm_counter:lpm_counter_component|cntr_45j:auto_generated|safe_q[4] ; counter1:counter1|lpm_counter:lpm_counter_component|cntr_45j:auto_generated|safe_q[2] ; ref_in     ; ref_in   ; None                        ; None                      ; 6.494 ns                ;
; N/A   ; 138.83 MHz ( period = 7.203 ns ) ; counter1:counter1|lpm_counter:lpm_counter_component|cntr_45j:auto_generated|safe_q[4] ; counter1:counter1|lpm_counter:lpm_counter_component|cntr_45j:auto_generated|safe_q[3] ; ref_in     ; ref_in   ; None                        ; None                      ; 6.494 ns                ;
; N/A   ; 141.74 MHz ( period = 7.055 ns ) ; counter1:counter1|lpm_counter:lpm_counter_component|cntr_45j:auto_generated|safe_q[9] ; counter1:counter1|lpm_counter:lpm_counter_component|cntr_45j:auto_generated|safe_q[4] ; ref_in     ; ref_in   ; None                        ; None                      ; 6.346 ns                ;
; N/A   ; 141.74 MHz ( period = 7.055 ns ) ; counter1:counter1|lpm_counter:lpm_counter_component|cntr_45j:auto_generated|safe_q[9] ; counter1:counter1|lpm_counter:lpm_counter_component|cntr_45j:auto_generated|safe_q[0] ; ref_in     ; ref_in   ; None                        ; None                      ; 6.346 ns                ;
; N/A   ; 141.74 MHz ( period = 7.055 ns ) ; counter1:counter1|lpm_counter:lpm_counter_component|cntr_45j:auto_generated|safe_q[9] ; counter1:counter1|lpm_counter:lpm_counter_component|cntr_45j:auto_generated|safe_q[1] ; ref_in     ; ref_in   ; None                        ; None                      ; 6.346 ns                ;
; N/A   ; 141.74 MHz ( period = 7.055 ns ) ; counter1:counter1|lpm_counter:lpm_counter_component|cntr_45j:auto_generated|safe_q[9] ; counter1:counter1|lpm_counter:lpm_counter_component|cntr_45j:auto_generated|safe_q[2] ; ref_in     ; ref_in   ; None                        ; None                      ; 6.346 ns                ;
; N/A   ; 141.74 MHz ( period = 7.055 ns ) ; counter1:counter1|lpm_counter:lpm_counter_component|cntr_45j:auto_generated|safe_q[9] ; counter1:counter1|lpm_counter:lpm_counter_component|cntr_45j:auto_generated|safe_q[3] ; ref_in     ; ref_in   ; None                        ; None                      ; 6.346 ns                ;
; N/A   ; 142.11 MHz ( period = 7.037 ns ) ; counter1:counter1|lpm_counter:lpm_counter_component|cntr_45j:auto_generated|safe_q[3] ; counter1:counter1|lpm_counter:lpm_counter_component|cntr_45j:auto_generated|safe_q[9] ; ref_in     ; ref_in   ; None                        ; None                      ; 6.328 ns                ;
; N/A   ; 142.11 MHz ( period = 7.037 ns ) ; counter1:counter1|lpm_counter:lpm_counter_component|cntr_45j:auto_generated|safe_q[3] ; counter1:counter1|lpm_counter:lpm_counter_component|cntr_45j:auto_generated|safe_q[8] ; ref_in     ; ref_in   ; None                        ; None                      ; 6.328 ns                ;
; N/A   ; 142.11 MHz ( period = 7.037 ns ) ; counter1:counter1|lpm_counter:lpm_counter_component|cntr_45j:auto_generated|safe_q[3] ; counter1:counter1|lpm_counter:lpm_counter_component|cntr_45j:auto_generated|safe_q[7] ; ref_in     ; ref_in   ; None                        ; None                      ; 6.328 ns                ;
; N/A   ; 142.11 MHz ( period = 7.037 ns ) ; counter1:counter1|lpm_counter:lpm_counter_component|cntr_45j:auto_generated|safe_q[3] ; counter1:counter1|lpm_counter:lpm_counter_component|cntr_45j:auto_generated|safe_q[6] ; ref_in     ; ref_in   ; None                        ; None                      ; 6.328 ns                ;
; N/A   ; 142.11 MHz ( period = 7.037 ns ) ; counter1:counter1|lpm_counter:lpm_counter_component|cntr_45j:auto_generated|safe_q[3] ; counter1:counter1|lpm_counter:lpm_counter_component|cntr_45j:auto_generated|safe_q[5] ; ref_in     ; ref_in   ; None                        ; None                      ; 6.328 ns                ;
; N/A   ; 142.29 MHz ( period = 7.028 ns ) ; counter1:counter1|lpm_counter:lpm_counter_component|cntr_45j:auto_generated|safe_q[6] ; counter1:counter1|lpm_counter:lpm_counter_component|cntr_45j:auto_generated|safe_q[4] ; ref_in     ; ref_in   ; None                        ; None                      ; 6.319 ns                ;
; N/A   ; 142.29 MHz ( period = 7.028 ns ) ; counter1:counter1|lpm_counter:lpm_counter_component|cntr_45j:auto_generated|safe_q[6] ; counter1:counter1|lpm_counter:lpm_counter_component|cntr_45j:auto_generated|safe_q[0] ; ref_in     ; ref_in   ; None                        ; None                      ; 6.319 ns                ;
; N/A   ; 142.29 MHz ( period = 7.028 ns ) ; counter1:counter1|lpm_counter:lpm_counter_component|cntr_45j:auto_generated|safe_q[6] ; counter1:counter1|lpm_counter:lpm_counter_component|cntr_45j:auto_generated|safe_q[1] ; ref_in     ; ref_in   ; None                        ; None                      ; 6.319 ns                ;
; N/A   ; 142.29 MHz ( period = 7.028 ns ) ; counter1:counter1|lpm_counter:lpm_counter_component|cntr_45j:auto_generated|safe_q[6] ; counter1:counter1|lpm_counter:lpm_counter_component|cntr_45j:auto_generated|safe_q[2] ; ref_in     ; ref_in   ; None                        ; None                      ; 6.319 ns                ;
; N/A   ; 142.29 MHz ( period = 7.028 ns ) ; counter1:counter1|lpm_counter:lpm_counter_component|cntr_45j:auto_generated|safe_q[6] ; counter1:counter1|lpm_counter:lpm_counter_component|cntr_45j:auto_generated|safe_q[3] ; ref_in     ; ref_in   ; None                        ; None                      ; 6.319 ns                ;
; N/A   ; 143.35 MHz ( period = 6.976 ns ) ; counter1:counter1|lpm_counter:lpm_counter_component|cntr_45j:auto_generated|safe_q[7] ; counter1:counter1|lpm_counter:lpm_counter_component|cntr_45j:auto_generated|safe_q[9] ; ref_in     ; ref_in   ; None                        ; None                      ; 6.267 ns                ;
; N/A   ; 143.35 MHz ( period = 6.976 ns ) ; counter1:counter1|lpm_counter:lpm_counter_component|cntr_45j:auto_generated|safe_q[7] ; counter1:counter1|lpm_counter:lpm_counter_component|cntr_45j:auto_generated|safe_q[8] ; ref_in     ; ref_in   ; None                        ; None                      ; 6.267 ns                ;
; N/A   ; 143.35 MHz ( period = 6.976 ns ) ; counter1:counter1|lpm_counter:lpm_counter_component|cntr_45j:auto_generated|safe_q[7] ; counter1:counter1|lpm_counter:lpm_counter_component|cntr_45j:auto_generated|safe_q[7] ; ref_in     ; ref_in   ; None                        ; None                      ; 6.267 ns                ;
; N/A   ; 143.35 MHz ( period = 6.976 ns ) ; counter1:counter1|lpm_counter:lpm_counter_component|cntr_45j:auto_generated|safe_q[7] ; counter1:counter1|lpm_counter:lpm_counter_component|cntr_45j:auto_generated|safe_q[6] ; ref_in     ; ref_in   ; None                        ; None                      ; 6.267 ns                ;
; N/A   ; 143.35 MHz ( period = 6.976 ns ) ; counter1:counter1|lpm_counter:lpm_counter_component|cntr_45j:auto_generated|safe_q[7] ; counter1:counter1|lpm_counter:lpm_counter_component|cntr_45j:auto_generated|safe_q[5] ; ref_in     ; ref_in   ; None                        ; None                      ; 6.267 ns                ;
; N/A   ; 146.56 MHz ( period = 6.823 ns ) ; counter1:counter1|lpm_counter:lpm_counter_component|cntr_45j:auto_generated|safe_q[8] ; counter1:counter1|lpm_counter:lpm_counter_component|cntr_45j:auto_generated|safe_q[9] ; ref_in     ; ref_in   ; None                        ; None                      ; 6.114 ns                ;
; N/A   ; 146.56 MHz ( period = 6.823 ns ) ; counter1:counter1|lpm_counter:lpm_counter_component|cntr_45j:auto_generated|safe_q[8] ; counter1:counter1|lpm_counter:lpm_counter_component|cntr_45j:auto_generated|safe_q[8] ; ref_in     ; ref_in   ; None                        ; None                      ; 6.114 ns                ;
; N/A   ; 146.56 MHz ( period = 6.823 ns ) ; counter1:counter1|lpm_counter:lpm_counter_component|cntr_45j:auto_generated|safe_q[8] ; counter1:counter1|lpm_counter:lpm_counter_component|cntr_45j:auto_generated|safe_q[7] ; ref_in     ; ref_in   ; None                        ; None                      ; 6.114 ns                ;
; N/A   ; 146.56 MHz ( period = 6.823 ns ) ; counter1:counter1|lpm_counter:lpm_counter_component|cntr_45j:auto_generated|safe_q[8] ; counter1:counter1|lpm_counter:lpm_counter_component|cntr_45j:auto_generated|safe_q[6] ; ref_in     ; ref_in   ; None                        ; None                      ; 6.114 ns                ;
; N/A   ; 146.56 MHz ( period = 6.823 ns ) ; counter1:counter1|lpm_counter:lpm_counter_component|cntr_45j:auto_generated|safe_q[8] ; counter1:counter1|lpm_counter:lpm_counter_component|cntr_45j:auto_generated|safe_q[5] ; ref_in     ; ref_in   ; None                        ; None                      ; 6.114 ns                ;
; N/A   ; 147.19 MHz ( period = 6.794 ns ) ; counter1:counter1|lpm_counter:lpm_counter_component|cntr_45j:auto_generated|safe_q[4] ; counter1:counter1|lpm_counter:lpm_counter_component|cntr_45j:auto_generated|safe_q[9] ; ref_in     ; ref_in   ; None                        ; None                      ; 6.085 ns                ;
; N/A   ; 147.19 MHz ( period = 6.794 ns ) ; counter1:counter1|lpm_counter:lpm_counter_component|cntr_45j:auto_generated|safe_q[4] ; counter1:counter1|lpm_counter:lpm_counter_component|cntr_45j:auto_generated|safe_q[8] ; ref_in     ; ref_in   ; None                        ; None                      ; 6.085 ns                ;
; N/A   ; 147.19 MHz ( period = 6.794 ns ) ; counter1:counter1|lpm_counter:lpm_counter_component|cntr_45j:auto_generated|safe_q[4] ; counter1:counter1|lpm_counter:lpm_counter_component|cntr_45j:auto_generated|safe_q[7] ; ref_in     ; ref_in   ; None                        ; None                      ; 6.085 ns                ;
; N/A   ; 147.19 MHz ( period = 6.794 ns ) ; counter1:counter1|lpm_counter:lpm_counter_component|cntr_45j:auto_generated|safe_q[4] ; counter1:counter1|lpm_counter:lpm_counter_component|cntr_45j:auto_generated|safe_q[6] ; ref_in     ; ref_in   ; None                        ; None                      ; 6.085 ns                ;
; N/A   ; 147.19 MHz ( period = 6.794 ns ) ; counter1:counter1|lpm_counter:lpm_counter_component|cntr_45j:auto_generated|safe_q[4] ; counter1:counter1|lpm_counter:lpm_counter_component|cntr_45j:auto_generated|safe_q[5] ; ref_in     ; ref_in   ; None                        ; None                      ; 6.085 ns                ;
; N/A   ; 150.47 MHz ( period = 6.646 ns ) ; counter1:counter1|lpm_counter:lpm_counter_component|cntr_45j:auto_generated|safe_q[9] ; counter1:counter1|lpm_counter:lpm_counter_component|cntr_45j:auto_generated|safe_q[9] ; ref_in     ; ref_in   ; None                        ; None                      ; 5.937 ns                ;
; N/A   ; 150.47 MHz ( period = 6.646 ns ) ; counter1:counter1|lpm_counter:lpm_counter_component|cntr_45j:auto_generated|safe_q[9] ; counter1:counter1|lpm_counter:lpm_counter_component|cntr_45j:auto_generated|safe_q[8] ; ref_in     ; ref_in   ; None                        ; None                      ; 5.937 ns                ;
; N/A   ; 150.47 MHz ( period = 6.646 ns ) ; counter1:counter1|lpm_counter:lpm_counter_component|cntr_45j:auto_generated|safe_q[9] ; counter1:counter1|lpm_counter:lpm_counter_component|cntr_45j:auto_generated|safe_q[7] ; ref_in     ; ref_in   ; None                        ; None                      ; 5.937 ns                ;
; N/A   ; 150.47 MHz ( period = 6.646 ns ) ; counter1:counter1|lpm_counter:lpm_counter_component|cntr_45j:auto_generated|safe_q[9] ; counter1:counter1|lpm_counter:lpm_counter_component|cntr_45j:auto_generated|safe_q[6] ; ref_in     ; ref_in   ; None                        ; None                      ; 5.937 ns                ;
; N/A   ; 150.47 MHz ( period = 6.646 ns ) ; counter1:counter1|lpm_counter:lpm_counter_component|cntr_45j:auto_generated|safe_q[9] ; counter1:counter1|lpm_counter:lpm_counter_component|cntr_45j:auto_generated|safe_q[5] ; ref_in     ; ref_in   ; None                        ; None                      ; 5.937 ns                ;
; N/A   ; 151.08 MHz ( period = 6.619 ns ) ; counter1:counter1|lpm_counter:lpm_counter_component|cntr_45j:auto_generated|safe_q[6] ; counter1:counter1|lpm_counter:lpm_counter_component|cntr_45j:auto_generated|safe_q[9] ; ref_in     ; ref_in   ; None                        ; None                      ; 5.910 ns                ;
; N/A   ; 151.08 MHz ( period = 6.619 ns ) ; counter1:counter1|lpm_counter:lpm_counter_component|cntr_45j:auto_generated|safe_q[6] ; counter1:counter1|lpm_counter:lpm_counter_component|cntr_45j:auto_generated|safe_q[8] ; ref_in     ; ref_in   ; None                        ; None                      ; 5.910 ns                ;
; N/A   ; 151.08 MHz ( period = 6.619 ns ) ; counter1:counter1|lpm_counter:lpm_counter_component|cntr_45j:auto_generated|safe_q[6] ; counter1:counter1|lpm_counter:lpm_counter_component|cntr_45j:auto_generated|safe_q[7] ; ref_in     ; ref_in   ; None                        ; None                      ; 5.910 ns                ;
; N/A   ; 151.08 MHz ( period = 6.619 ns ) ; counter1:counter1|lpm_counter:lpm_counter_component|cntr_45j:auto_generated|safe_q[6] ; counter1:counter1|lpm_counter:lpm_counter_component|cntr_45j:auto_generated|safe_q[6] ; ref_in     ; ref_in   ; None                        ; None                      ; 5.910 ns                ;
; N/A   ; 151.08 MHz ( period = 6.619 ns ) ; counter1:counter1|lpm_counter:lpm_counter_component|cntr_45j:auto_generated|safe_q[6] ; counter1:counter1|lpm_counter:lpm_counter_component|cntr_45j:auto_generated|safe_q[5] ; ref_in     ; ref_in   ; None                        ; None                      ; 5.910 ns                ;
; N/A   ; 192.86 MHz ( period = 5.185 ns ) ; pfd:Janus_pfd|inst5                                                                   ; pfd:Janus_pfd|inst3                                                                   ; ref_in     ; ref_in   ; None                        ; None                      ; 2.951 ns                ;
; N/A   ; 267.59 MHz ( period = 3.737 ns ) ; ref_8k                                                                                ; ref_8k                                                                                ; ref_in     ; ref_in   ; None                        ; None                      ; 1.503 ns                ;
; N/A   ; 268.89 MHz ( period = 3.719 ns ) ; pfd:Janus_pfd|inst5                                                                   ; pfd:Janus_pfd|inst5                                                                   ; ref_in     ; ref_in   ; None                        ; None                      ; 1.485 ns                ;
+-------+----------------------------------+---------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+-----------------------------------------------------------------------------+
; tco                                                                         ;
+-------+--------------+------------+---------------------+------+------------+
; Slack ; Required tco ; Actual tco ; From                ; To   ; From Clock ;
+-------+--------------+------------+---------------------+------+------------+
; N/A   ; None         ; 24.688 ns  ; pfd:Janus_pfd|inst5 ; TUNE ; ref_in     ;
; N/A   ; None         ; 24.569 ns  ; pfd:Janus_pfd|inst3 ; LED2 ; ref_in     ;
; N/A   ; None         ; 24.561 ns  ; pfd:Janus_pfd|inst3 ; TUNE ; ref_in     ;
; N/A   ; None         ; 23.916 ns  ; pfd:Janus_pfd|inst4 ; TUNE ; CLK_12MHZ  ;
; N/A   ; None         ; 23.889 ns  ; ref_OK              ; TUNE ; CLK_12MHZ  ;
; N/A   ; None         ; 23.410 ns  ; pfd:Janus_pfd|inst6 ; TUNE ; CLK_12MHZ  ;
; N/A   ; None         ; 23.222 ns  ; pfd:Janus_pfd|inst4 ; LED2 ; CLK_12MHZ  ;
; N/A   ; None         ; 23.176 ns  ; ref_OK              ; LED2 ; CLK_12MHZ  ;
; N/A   ; None         ; 21.357 ns  ; ref_OK              ; LED1 ; CLK_12MHZ  ;
; N/A   ; None         ; 20.881 ns  ; osc_8k              ; TUNE ; CLK_12MHZ  ;
+-------+--------------+------------+---------------------+------+------------+


+-------------------------------------------------------------------+
; tpd                                                               ;
+-------+-------------------+-----------------+-----------+---------+
; Slack ; Required P2P Time ; Actual P2P Time ; From      ; To      ;
+-------+-------------------+-----------------+-----------+---------+
; N/A   ; None              ; 7.004 ns        ; C3        ; QPWM    ;
; N/A   ; None              ; 6.853 ns        ; C4        ; IPWM    ;
; N/A   ; None              ; 6.817 ns        ; LRCLK     ; C7      ;
; N/A   ; None              ; 6.800 ns        ; SCLK      ; C6      ;
; N/A   ; None              ; 6.791 ns        ; C14       ; DFS1    ;
; N/A   ; None              ; 6.699 ns        ; CDOUT     ; C11     ;
; N/A   ; None              ; 6.699 ns        ; SDOUT     ; C10     ;
; N/A   ; None              ; 6.671 ns        ; C13       ; DFS0    ;
; N/A   ; None              ; 6.624 ns        ; PTT       ; C15     ;
; N/A   ; None              ; 6.442 ns        ; CLK_12MHZ ; C5      ;
; N/A   ; None              ; 6.312 ns        ; C2        ; nRST    ;
; N/A   ; None              ; 6.022 ns        ; C12       ; CDIN    ;
; N/A   ; None              ; 6.021 ns        ; C9        ; CLRCIN  ;
; N/A   ; None              ; 5.970 ns        ; C9        ; CLRCOUT ;
; N/A   ; None              ; 5.837 ns        ; C8        ; CBCLK   ;
; N/A   ; None              ; 5.771 ns        ; CLK_12MHZ ; MCLK    ;
; N/A   ; None              ; 4.922 ns        ; CLK_12MHZ ; CMCLK   ;
+-------+-------------------+-----------------+-----------+---------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Timing Analyzer
    Info: Version 6.0 Build 202 06/20/2006 Service Pack 1 SJ Web Edition
    Info: Processing started: Tue Nov 28 15:47:49 2006
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Janus -c Janus
Info: Started post-fitting delay annotation
Info: Delay annotation completed successfully
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "CLK_12MHZ" is an undefined clock
    Info: Assuming node "ref_in" is an undefined clock
Warning: Found 56 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected gated clock "counter1:counter1|lpm_counter:lpm_counter_component|cntr_45j:auto_generated|cmpr1_aeb_int~68" as buffer
    Info: Detected gated clock "counter1:counter1|lpm_counter:lpm_counter_component|cntr_45j:auto_generated|cmpr1_aeb_int~67" as buffer
    Info: Detected ripple clock "counter1:counter1|lpm_counter:lpm_counter_component|cntr_45j:auto_generated|safe_q[3]" as buffer
    Info: Detected gated clock "counter1:counter1|lpm_counter:lpm_counter_component|cntr_45j:auto_generated|counter_cella2~COUTCOUT1_2" as buffer
    Info: Detected gated clock "counter1:counter1|lpm_counter:lpm_counter_component|cntr_45j:auto_generated|counter_cella2~COUT" as buffer
    Info: Detected ripple clock "counter1:counter1|lpm_counter:lpm_counter_component|cntr_45j:auto_generated|safe_q[2]" as buffer
    Info: Detected gated clock "counter1:counter1|lpm_counter:lpm_counter_component|cntr_45j:auto_generated|counter_cella1~COUTCOUT1_2" as buffer
    Info: Detected gated clock "counter1:counter1|lpm_counter:lpm_counter_component|cntr_45j:auto_generated|counter_cella1~COUT" as buffer
    Info: Detected ripple clock "counter1:counter1|lpm_counter:lpm_counter_component|cntr_45j:auto_generated|safe_q[1]" as buffer
    Info: Detected ripple clock "counter1:counter1|lpm_counter:lpm_counter_component|cntr_45j:auto_generated|safe_q[0]" as buffer
    Info: Detected ripple clock "counter1:counter1|lpm_counter:lpm_counter_component|cntr_45j:auto_generated|safe_q[5]" as buffer
    Info: Detected gated clock "counter1:counter1|lpm_counter:lpm_counter_component|cntr_45j:auto_generated|counter_cella6~COUTCOUT1_2" as buffer
    Info: Detected ripple clock "counter1:counter1|lpm_counter:lpm_counter_component|cntr_45j:auto_generated|safe_q[6]" as buffer
    Info: Detected gated clock "counter1:counter1|lpm_counter:lpm_counter_component|cntr_45j:auto_generated|counter_cella7~COUTCOUT1_2" as buffer
    Info: Detected gated clock "counter1:counter1|lpm_counter:lpm_counter_component|cntr_45j:auto_generated|counter_cella6~COUT" as buffer
    Info: Detected ripple clock "counter1:counter1|lpm_counter:lpm_counter_component|cntr_45j:auto_generated|safe_q[7]" as buffer
    Info: Detected gated clock "counter1:counter1|lpm_counter:lpm_counter_component|cntr_45j:auto_generated|counter_cella7~COUT" as buffer
    Info: Detected ripple clock "counter1:counter1|lpm_counter:lpm_counter_component|cntr_45j:auto_generated|safe_q[8]" as buffer
    Info: Detected gated clock "counter1:counter1|lpm_counter:lpm_counter_component|cntr_45j:auto_generated|counter_cella3~COUTCOUT1_2" as buffer
    Info: Detected gated clock "counter1:counter1|lpm_counter:lpm_counter_component|cntr_45j:auto_generated|counter_cella3~COUT" as buffer
    Info: Detected ripple clock "counter1:counter1|lpm_counter:lpm_counter_component|cntr_45j:auto_generated|safe_q[4]" as buffer
    Info: Detected gated clock "counter1:counter1|lpm_counter:lpm_counter_component|cntr_45j:auto_generated|counter_cella8~COUTCOUT1_2" as buffer
    Info: Detected gated clock "counter1:counter1|lpm_counter:lpm_counter_component|cntr_45j:auto_generated|counter_cella8~COUT" as buffer
    Info: Detected gated clock "counter1:counter1|lpm_counter:lpm_counter_component|cntr_45j:auto_generated|counter_cella4~COUT" as buffer
    Info: Detected ripple clock "counter1:counter1|lpm_counter:lpm_counter_component|cntr_45j:auto_generated|safe_q[9]" as buffer
    Info: Detected gated clock "counter1:counter1|lpm_counter:lpm_counter_component|cntr_45j:auto_generated|counter_cella9~COUT" as buffer
    Info: Detected gated clock "counter1:counter1|lpm_counter:lpm_counter_component|cntr_45j:auto_generated|cmpr1_aeb_int~69" as buffer
    Info: Detected gated clock "counter2:counter2|lpm_counter:lpm_counter_component|cntr_c5j:auto_generated|cmpr1_aeb_int~68" as buffer
    Info: Detected gated clock "counter2:counter2|lpm_counter:lpm_counter_component|cntr_c5j:auto_generated|cmpr1_aeb_int~67" as buffer
    Info: Detected ripple clock "counter2:counter2|lpm_counter:lpm_counter_component|cntr_c5j:auto_generated|safe_q[3]" as buffer
    Info: Detected gated clock "counter2:counter2|lpm_counter:lpm_counter_component|cntr_c5j:auto_generated|counter_cella2~COUTCOUT1_2" as buffer
    Info: Detected gated clock "counter2:counter2|lpm_counter:lpm_counter_component|cntr_c5j:auto_generated|counter_cella2~COUT" as buffer
    Info: Detected ripple clock "counter2:counter2|lpm_counter:lpm_counter_component|cntr_c5j:auto_generated|safe_q[2]" as buffer
    Info: Detected gated clock "counter2:counter2|lpm_counter:lpm_counter_component|cntr_c5j:auto_generated|counter_cella1~COUTCOUT1_2" as buffer
    Info: Detected gated clock "counter2:counter2|lpm_counter:lpm_counter_component|cntr_c5j:auto_generated|counter_cella1~COUT" as buffer
    Info: Detected ripple clock "counter2:counter2|lpm_counter:lpm_counter_component|cntr_c5j:auto_generated|safe_q[1]" as buffer
    Info: Detected ripple clock "counter2:counter2|lpm_counter:lpm_counter_component|cntr_c5j:auto_generated|safe_q[0]" as buffer
    Info: Detected ripple clock "counter2:counter2|lpm_counter:lpm_counter_component|cntr_c5j:auto_generated|safe_q[5]" as buffer
    Info: Detected gated clock "counter2:counter2|lpm_counter:lpm_counter_component|cntr_c5j:auto_generated|counter_cella6~COUTCOUT1_2" as buffer
    Info: Detected ripple clock "counter2:counter2|lpm_counter:lpm_counter_component|cntr_c5j:auto_generated|safe_q[6]" as buffer
    Info: Detected gated clock "counter2:counter2|lpm_counter:lpm_counter_component|cntr_c5j:auto_generated|counter_cella7~COUTCOUT1_2" as buffer
    Info: Detected gated clock "counter2:counter2|lpm_counter:lpm_counter_component|cntr_c5j:auto_generated|counter_cella6~COUT" as buffer
    Info: Detected ripple clock "counter2:counter2|lpm_counter:lpm_counter_component|cntr_c5j:auto_generated|safe_q[7]" as buffer
    Info: Detected gated clock "counter2:counter2|lpm_counter:lpm_counter_component|cntr_c5j:auto_generated|counter_cella7~COUT" as buffer
    Info: Detected ripple clock "counter2:counter2|lpm_counter:lpm_counter_component|cntr_c5j:auto_generated|safe_q[8]" as buffer
    Info: Detected gated clock "counter2:counter2|lpm_counter:lpm_counter_component|cntr_c5j:auto_generated|counter_cella3~COUTCOUT1_2" as buffer
    Info: Detected gated clock "counter2:counter2|lpm_counter:lpm_counter_component|cntr_c5j:auto_generated|counter_cella3~COUT" as buffer
    Info: Detected ripple clock "counter2:counter2|lpm_counter:lpm_counter_component|cntr_c5j:auto_generated|safe_q[4]" as buffer
    Info: Detected gated clock "counter2:counter2|lpm_counter:lpm_counter_component|cntr_c5j:auto_generated|counter_cella8~COUTCOUT1_2" as buffer
    Info: Detected gated clock "counter2:counter2|lpm_counter:lpm_counter_component|cntr_c5j:auto_generated|counter_cella8~COUT" as buffer
    Info: Detected gated clock "counter2:counter2|lpm_counter:lpm_counter_component|cntr_c5j:auto_generated|counter_cella4~COUT" as buffer
    Info: Detected ripple clock "counter2:counter2|lpm_counter:lpm_counter_component|cntr_c5j:auto_generated|safe_q[9]" as buffer
    Info: Detected gated clock "counter2:counter2|lpm_counter:lpm_counter_component|cntr_c5j:auto_generated|counter_cella9~COUT" as buffer
    Info: Detected gated clock "counter2:counter2|lpm_counter:lpm_counter_component|cntr_c5j:auto_generated|cmpr1_aeb_int~69" as buffer
    Info: Detected ripple clock "ref_8k" as buffer
    Info: Detected ripple clock "osc_8k" as buffer
Info: Clock "CLK_12MHZ" has Internal fmax of 121.94 MHz between source register "counter2:counter2|lpm_counter:lpm_counter_component|cntr_c5j:auto_generated|safe_q[1]" and destination register "counter2:counter2|lpm_counter:lpm_counter_component|cntr_c5j:auto_generated|safe_q[4]" (period= 8.201 ns)
    Info: + Longest register to register delay is 7.492 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X2_Y3_N6; Fanout = 4; REG Node = 'counter2:counter2|lpm_counter:lpm_counter_component|cntr_c5j:auto_generated|safe_q[1]'
        Info: 2: + IC(0.930 ns) + CELL(0.914 ns) = 1.844 ns; Loc. = LC_X2_Y3_N4; Fanout = 1; COMB Node = 'counter2:counter2|lpm_counter:lpm_counter_component|cntr_c5j:auto_generated|cmpr1_aeb_int~67'
        Info: 3: + IC(0.793 ns) + CELL(0.511 ns) = 3.148 ns; Loc. = LC_X2_Y3_N3; Fanout = 1; COMB Node = 'counter2:counter2|lpm_counter:lpm_counter_component|cntr_c5j:auto_generated|cmpr1_aeb_int~69'
        Info: 4: + IC(1.141 ns) + CELL(0.200 ns) = 4.489 ns; Loc. = LC_X3_Y3_N5; Fanout = 11; COMB Node = 'counter2:counter2|lpm_counter:lpm_counter_component|cntr_c5j:auto_generated|modulus_trigger'
        Info: 5: + IC(1.095 ns) + CELL(1.908 ns) = 7.492 ns; Loc. = LC_X2_Y3_N9; Fanout = 3; REG Node = 'counter2:counter2|lpm_counter:lpm_counter_component|cntr_c5j:auto_generated|safe_q[4]'
        Info: Total cell delay = 3.533 ns ( 47.16 % )
        Info: Total interconnect delay = 3.959 ns ( 52.84 % )
    Info: - Smallest clock skew is 0.000 ns
        Info: + Shortest clock path from clock "CLK_12MHZ" to destination register is 5.667 ns
            Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_4; Fanout = 13; CLK Node = 'CLK_12MHZ'
            Info: 2: + IC(3.617 ns) + CELL(0.918 ns) = 5.667 ns; Loc. = LC_X2_Y3_N9; Fanout = 3; REG Node = 'counter2:counter2|lpm_counter:lpm_counter_component|cntr_c5j:auto_generated|safe_q[4]'
            Info: Total cell delay = 2.050 ns ( 36.17 % )
            Info: Total interconnect delay = 3.617 ns ( 63.83 % )
        Info: - Longest clock path from clock "CLK_12MHZ" to source register is 5.667 ns
            Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_4; Fanout = 13; CLK Node = 'CLK_12MHZ'
            Info: 2: + IC(3.617 ns) + CELL(0.918 ns) = 5.667 ns; Loc. = LC_X2_Y3_N6; Fanout = 4; REG Node = 'counter2:counter2|lpm_counter:lpm_counter_component|cntr_c5j:auto_generated|safe_q[1]'
            Info: Total cell delay = 2.050 ns ( 36.17 % )
            Info: Total interconnect delay = 3.617 ns ( 63.83 % )
    Info: + Micro clock to output delay of source is 0.376 ns
    Info: + Micro setup delay of destination is 0.333 ns
Info: Clock "ref_in" has Internal fmax of 122.52 MHz between source register "counter1:counter1|lpm_counter:lpm_counter_component|cntr_45j:auto_generated|safe_q[1]" and destination register "counter1:counter1|lpm_counter:lpm_counter_component|cntr_45j:auto_generated|safe_q[4]" (period= 8.162 ns)
    Info: + Longest register to register delay is 7.453 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X2_Y2_N6; Fanout = 4; REG Node = 'counter1:counter1|lpm_counter:lpm_counter_component|cntr_45j:auto_generated|safe_q[1]'
        Info: 2: + IC(0.923 ns) + CELL(0.914 ns) = 1.837 ns; Loc. = LC_X2_Y2_N0; Fanout = 1; COMB Node = 'counter1:counter1|lpm_counter:lpm_counter_component|cntr_45j:auto_generated|cmpr1_aeb_int~67'
        Info: 3: + IC(0.779 ns) + CELL(0.511 ns) = 3.127 ns; Loc. = LC_X2_Y2_N4; Fanout = 1; COMB Node = 'counter1:counter1|lpm_counter:lpm_counter_component|cntr_45j:auto_generated|cmpr1_aeb_int~69'
        Info: 4: + IC(1.135 ns) + CELL(0.200 ns) = 4.462 ns; Loc. = LC_X3_Y2_N5; Fanout = 11; COMB Node = 'counter1:counter1|lpm_counter:lpm_counter_component|cntr_45j:auto_generated|modulus_trigger'
        Info: 5: + IC(1.083 ns) + CELL(1.908 ns) = 7.453 ns; Loc. = LC_X2_Y2_N9; Fanout = 3; REG Node = 'counter1:counter1|lpm_counter:lpm_counter_component|cntr_45j:auto_generated|safe_q[4]'
        Info: Total cell delay = 3.533 ns ( 47.40 % )
        Info: Total interconnect delay = 3.920 ns ( 52.60 % )
    Info: - Smallest clock skew is 0.000 ns
        Info: + Shortest clock path from clock "ref_in" to destination register is 6.643 ns
            Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_50; Fanout = 11; CLK Node = 'ref_in'
            Info: 2: + IC(4.593 ns) + CELL(0.918 ns) = 6.643 ns; Loc. = LC_X2_Y2_N9; Fanout = 3; REG Node = 'counter1:counter1|lpm_counter:lpm_counter_component|cntr_45j:auto_generated|safe_q[4]'
            Info: Total cell delay = 2.050 ns ( 30.86 % )
            Info: Total interconnect delay = 4.593 ns ( 69.14 % )
        Info: - Longest clock path from clock "ref_in" to source register is 6.643 ns
            Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_50; Fanout = 11; CLK Node = 'ref_in'
            Info: 2: + IC(4.593 ns) + CELL(0.918 ns) = 6.643 ns; Loc. = LC_X2_Y2_N6; Fanout = 4; REG Node = 'counter1:counter1|lpm_counter:lpm_counter_component|cntr_45j:auto_generated|safe_q[1]'
            Info: Total cell delay = 2.050 ns ( 30.86 % )
            Info: Total interconnect delay = 4.593 ns ( 69.14 % )
    Info: + Micro clock to output delay of source is 0.376 ns
    Info: + Micro setup delay of destination is 0.333 ns
Info: tco from clock "ref_in" to destination pin "TUNE" through register "pfd:Janus_pfd|inst5" is 24.688 ns
    Info: + Longest clock path from clock "ref_in" to source register is 18.225 ns
        Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_50; Fanout = 11; CLK Node = 'ref_in'
        Info: 2: + IC(4.593 ns) + CELL(1.294 ns) = 7.019 ns; Loc. = LC_X2_Y2_N6; Fanout = 4; REG Node = 'counter1:counter1|lpm_counter:lpm_counter_component|cntr_45j:auto_generated|safe_q[1]'
        Info: 3: + IC(0.923 ns) + CELL(0.914 ns) = 8.856 ns; Loc. = LC_X2_Y2_N0; Fanout = 1; COMB Node = 'counter1:counter1|lpm_counter:lpm_counter_component|cntr_45j:auto_generated|cmpr1_aeb_int~67'
        Info: 4: + IC(0.779 ns) + CELL(0.511 ns) = 10.146 ns; Loc. = LC_X2_Y2_N4; Fanout = 1; COMB Node = 'counter1:counter1|lpm_counter:lpm_counter_component|cntr_45j:auto_generated|cmpr1_aeb_int~69'
        Info: 5: + IC(1.135 ns) + CELL(0.200 ns) = 11.481 ns; Loc. = LC_X3_Y2_N5; Fanout = 11; COMB Node = 'counter1:counter1|lpm_counter:lpm_counter_component|cntr_45j:auto_generated|modulus_trigger'
        Info: 6: + IC(1.083 ns) + CELL(1.294 ns) = 13.858 ns; Loc. = LC_X2_Y2_N1; Fanout = 3; REG Node = 'ref_8k'
        Info: 7: + IC(3.449 ns) + CELL(0.918 ns) = 18.225 ns; Loc. = LC_X5_Y3_N2; Fanout = 2; REG Node = 'pfd:Janus_pfd|inst5'
        Info: Total cell delay = 6.263 ns ( 34.36 % )
        Info: Total interconnect delay = 11.962 ns ( 65.64 % )
    Info: + Micro clock to output delay of source is 0.376 ns
    Info: + Longest register to pin delay is 6.087 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X5_Y3_N2; Fanout = 2; REG Node = 'pfd:Janus_pfd|inst5'
        Info: 2: + IC(1.287 ns) + CELL(0.200 ns) = 1.487 ns; Loc. = LC_X6_Y3_N3; Fanout = 3; COMB Node = 'pfd:Janus_pfd|inst2'
        Info: 3: + IC(0.305 ns) + CELL(0.200 ns) = 1.992 ns; Loc. = LC_X6_Y3_N4; Fanout = 1; COMB Node = 'TUNE~72'
        Info: 4: + IC(1.773 ns) + CELL(2.322 ns) = 6.087 ns; Loc. = PIN_85; Fanout = 0; PIN Node = 'TUNE'
        Info: Total cell delay = 2.722 ns ( 44.72 % )
        Info: Total interconnect delay = 3.365 ns ( 55.28 % )
Info: Longest tpd from source pin "C3" to destination pin "QPWM" is 7.004 ns
    Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_82; Fanout = 1; PIN Node = 'C3'
    Info: 2: + IC(3.550 ns) + CELL(2.322 ns) = 7.004 ns; Loc. = PIN_89; Fanout = 0; PIN Node = 'QPWM'
    Info: Total cell delay = 3.454 ns ( 49.31 % )
    Info: Total interconnect delay = 3.550 ns ( 50.69 % )
Info: Quartus II Timing Analyzer was successful. 0 errors, 2 warnings
    Info: Processing ended: Tue Nov 28 15:47:49 2006
    Info: Elapsed time: 00:00:01


