/// Auto-generated bit field definitions for SCnSCB
/// Device: ATSAMV71N20B
/// Vendor: Microchip Technology
///
/// DO NOT EDIT - Generated by Alloy Code Generator from CMSIS-SVD

#pragma once

#include <cstdint>
#include "hal/utils/bitfield.hpp"

namespace alloy::hal::atmel::samv71::atsamv71n20b::scnscb {

using namespace alloy::hal::bitfields;

// ============================================================================
// SCnSCB Bit Field Definitions
// ============================================================================

/// ICTR - Interrupt Controller Type Register
namespace ictr {
    /// Total number of interrupt lines supported by an implementation, defined in groups of 32
    /// Position: 0, Width: 4
    using INTLINESNUM = BitField<0, 4>;
    constexpr uint32_t INTLINESNUM_Pos = 0;
    constexpr uint32_t INTLINESNUM_Msk = INTLINESNUM::mask;

}  // namespace ictr

/// ACTLR - Auxiliary Control Register
namespace actlr {
    /// Disables folding of IT instructions
    /// Position: 2, Width: 1
    using DISFOLD = BitField<2, 1>;
    constexpr uint32_t DISFOLD_Pos = 2;
    constexpr uint32_t DISFOLD_Msk = DISFOLD::mask;

    /// Disables FPU exception outputs
    /// Position: 10, Width: 1
    using FPEXCODIS = BitField<10, 1>;
    constexpr uint32_t FPEXCODIS_Pos = 10;
    constexpr uint32_t FPEXCODIS_Msk = FPEXCODIS::mask;

    /// Disables dynamic read allocate mode for Write-Back Write-Allocate memory regions
    /// Position: 11, Width: 1
    using DISRAMODE = BitField<11, 1>;
    constexpr uint32_t DISRAMODE_Pos = 11;
    constexpr uint32_t DISRAMODE_Msk = DISRAMODE::mask;

    /// Disables ITM and DWT ATB flush
    /// Position: 12, Width: 1
    using DISITMATBFLUSH = BitField<12, 1>;
    constexpr uint32_t DISITMATBFLUSH_Pos = 12;
    constexpr uint32_t DISITMATBFLUSH_Msk = DISITMATBFLUSH::mask;

    /// Position: 13, Width: 1
    using DISBTACREAD = BitField<13, 1>;
    constexpr uint32_t DISBTACREAD_Pos = 13;
    constexpr uint32_t DISBTACREAD_Msk = DISBTACREAD::mask;

    /// Position: 14, Width: 1
    using DISBTACALLOC = BitField<14, 1>;
    constexpr uint32_t DISBTACALLOC_Pos = 14;
    constexpr uint32_t DISBTACALLOC_Msk = DISBTACALLOC::mask;

    /// Position: 15, Width: 1
    using DISCRITAXIRUR = BitField<15, 1>;
    constexpr uint32_t DISCRITAXIRUR_Pos = 15;
    constexpr uint32_t DISCRITAXIRUR_Msk = DISCRITAXIRUR::mask;

    /// Position: 16, Width: 5
    using DISDI = BitField<16, 5>;
    constexpr uint32_t DISDI_Pos = 16;
    constexpr uint32_t DISDI_Msk = DISDI::mask;

    /// Position: 21, Width: 5
    using DISISSCH1 = BitField<21, 5>;
    constexpr uint32_t DISISSCH1_Pos = 21;
    constexpr uint32_t DISISSCH1_Msk = DISISSCH1::mask;

    /// Disables dynamic allocation of ADD and SUB instructions
    /// Position: 26, Width: 1
    using DISDYNADD = BitField<26, 1>;
    constexpr uint32_t DISDYNADD_Pos = 26;
    constexpr uint32_t DISDYNADD_Msk = DISDYNADD::mask;

    /// Disable critical AXI read-under-write
    /// Position: 27, Width: 1
    using DISCRITAXIRUW = BitField<27, 1>;
    constexpr uint32_t DISCRITAXIRUW_Pos = 27;
    constexpr uint32_t DISCRITAXIRUW_Msk = DISCRITAXIRUW::mask;

    /// Disables dynamic allocation of ADD and SUB instructions
    /// Position: 28, Width: 1
    using DISFPUISSOPT = BitField<28, 1>;
    constexpr uint32_t DISFPUISSOPT_Pos = 28;
    constexpr uint32_t DISFPUISSOPT_Msk = DISFPUISSOPT::mask;

}  // namespace actlr

}  // namespace alloy::hal::atmel::samv71::atsamv71n20b::scnscb
