Version 3.2 HI-TECH Software Intermediate Code
"9993 C:\Program Files (x86)\Microchip\xc8\v1.42\include\pic18f46j13.h
[s S464 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S464 . TMR1IF TMR2IF CCP1IF SSP1IF TX1IF RC1IF ADIF PMPIF ]
"10003
[s S465 :3 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S465 . . SSPIF TXIF RCIF ]
"10009
[s S466 :7 `uc 1 :1 `uc 1 ]
[n S466 . . PSPIF ]
"9992
[u S463 `S464 1 `S465 1 `S466 1 ]
[n S463 . . . . ]
"10014
[v _PIR1bits `VS463 ~T0 @X0 0 e@3998 ]
"19 mastercomms.h
[v _masterCommsTimeoutUSG `us ~T0 @X0 0 e ]
"15
[v _ForceFiringMode `(v ~T0 @X0 0 ef1`uc ]
"14 boostercomms.h
[v _BoosterDataCommandComms `(v ~T0 @X0 0 ef ]
"18
[v _BoosterCommsDispatcher `(v ~T0 @X0 0 ef ]
"10530 C:\Program Files (x86)\Microchip\xc8\v1.42\include\pic18f46j13.h
[s S488 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S488 . RTCCIF TMR3GIF CTMUIF TMR4IF TX2IF RC2IF BCL2IF SSP2IF ]
"10540
[s S489 :1 `uc 1 :1 `uc 1 :2 `uc 1 :1 `uc 1 ]
[n S489 . . RXBNIF . TXBNIF ]
"10529
[u S487 `S488 1 `S489 1 ]
[n S487 . . . ]
"10547
[v _PIR3bits `VS487 ~T0 @X0 0 e@4004 ]
"14 ST7540.h
[v _SPIISRHandlerST7540 `(v ~T0 @X0 0 ef ]
"16916 C:\Program Files (x86)\Microchip\xc8\v1.42\include\pic18f46j13.h
[s S804 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S804 . RBIF INT0IF TMR0IF RBIE INT0IE TMR0IE PEIE_GIEL GIE_GIEH ]
"16926
[s S805 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S805 . . INT0F T0IF . INT0E T0IE PEIE GIE ]
"16936
[s S806 :6 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S806 . . GIEL GIEH ]
"16915
[u S803 `S804 1 `S805 1 `S806 1 ]
[n S803 . . . . ]
"16942
[v _INTCONbits `VS803 ~T0 @X0 0 e@4082 ]
"7214
[s S359 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S359 . RB0 RB1 RB2 RB3 RB4 RB5 RB6 RB7 ]
"7224
[s S360 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S360 . AN12 AN10 AN8 AN9 PMA1 PMA0 KBI2 KBI3 ]
"7234
[s S361 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S361 . INT0 PMPBE CTED1 CTED2 KBI0 KBI1 PGC PGD ]
"7244
[s S362 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :2 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S362 . RP3 RTCC PMA3 PMA2 . RP9 RP10 ]
"7253
[s S363 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S363 . . PMBE REFO ]
"7258
[s S364 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S364 . . RP4 RP5 RP6 RP7 RP8 ]
"7266
[s S365 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S365 . C3IND C3INC C2INC C3INA ]
"7272
[s S366 :4 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S366 . . CCP4 CCP5 CCP6 CCP7 ]
"7279
[s S367 :3 `uc 1 :1 `uc 1 ]
[n S367 . . CCP2_PA2 ]
"7213
[u S358 `S359 1 `S360 1 `S361 1 `S362 1 `S363 1 `S364 1 `S365 1 `S366 1 `S367 1 ]
[n S358 . . . . . . . . . . ]
"7284
[v _PORTBbits `VS358 ~T0 @X0 0 e@3969 ]
"15 ST7540.h
[v _RXReadyISRHandlerST7540 `(v ~T0 @X0 0 ef ]
[p mainexit ]
"27 main.c
[v _InitStates `(v ~T0 @X0 0 ef ]
"26
[v _InitSystem `(v ~T0 @X0 0 ef ]
"28
[v _InitST7540Wrapper `(v ~T0 @X0 0 ef ]
[v F7317 `(v ~T0 @X0 1 tf ]
"21 boostercomms.h
[v _SetCommsHigh `TF7317 ~T0 @X0 0 e ]
"11 mastercomms.h
[v _ProcessMasterComms `(v ~T0 @X0 0 ef ]
"9695 C:\Program Files (x86)\Microchip\xc8\v1.42\include\pic18f46j13.h
[s S452 :6 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S452 . TUN PLLEN INTSRC ]
"9700
[s S453 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S453 . TUN0 TUN1 TUN2 TUN3 TUN4 TUN5 ]
"9694
[u S451 `S452 1 `S453 1 ]
[n S451 . . . ]
"9709
[v _OSCTUNEbits `VS451 ~T0 @X0 0 e@3995 ]
"16022
[s S746 :2 `uc 1 :1 `uc 1 :1 `uc 1 :3 `uc 1 :1 `uc 1 ]
[n S746 . SCS . OSTS IRCF IDLEN ]
"16029
[s S747 :1 `uc 1 :1 `uc 1 :2 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S747 . SCS0 SCS1 . IRCF0 IRCF1 IRCF2 ]
"16021
[u S745 `S746 1 `S747 1 ]
[n S745 . . . ]
"16038
[v _OSCCONbits `VS745 ~T0 @X0 0 e@4051 ]
"15041
[v _PR2 `Vuc ~T0 @X0 0 e@4043 ]
"14976
[s S691 :2 `uc 1 :1 `uc 1 :4 `uc 1 ]
[n S691 . T2CKPS TMR2ON T2OUTPS ]
"14981
[s S692 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S692 . T2CKPS0 T2CKPS1 . T2OUTPS0 T2OUTPS1 T2OUTPS2 T2OUTPS3 ]
"14975
[u S690 `S691 1 `S692 1 ]
[n S690 . . . ]
"14991
[v _T2CONbits `VS690 ~T0 @X0 0 e@4042 ]
"9901
[s S460 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S460 . TMR1IE TMR2IE CCP1IE SSP1IE TX1IE RC1IE ADIE PMPIE ]
"9911
[s S461 :3 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S461 . . SSPIE TXIE RCIE ]
"9917
[s S462 :7 `uc 1 :1 `uc 1 ]
[n S462 . . PSPIE ]
"9900
[u S459 `S460 1 `S461 1 `S462 1 ]
[n S459 . . . . ]
"9922
[v _PIE1bits `VS459 ~T0 @X0 0 e@3997 ]
"13160
[s S610 :3 `uc 1 :3 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S610 . ADCS ACQT ADCAL ADFM ]
"13166
[s S611 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S611 . ADCS0 ADCS1 ADCS2 ACQT0 ACQT1 ACQT2 ]
"13174
[s S612 :3 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S612 . . CHSN3 VCFG01 VCFG11 ]
"13159
[u S609 `S610 1 `S611 1 `S612 1 ]
[n S609 . . . . ]
"13181
[v _ADCON1bits `VS609 ~T0 @X0 0 e@4033 ]
"13257
[s S614 :1 `uc 1 :1 `uc 1 ]
[n S614 . . GO_NOT_DONE ]
"13261
[s S615 :1 `uc 1 :1 `uc 1 :4 `uc 1 :2 `uc 1 ]
[n S615 . ADON GO_nDONE CHS VCFG ]
"13267
[s S616 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S616 . . GO_DONE CHS0 CHS1 CHS2 CHS3 VCFG0 VCFG1 ]
"13277
[s S617 :1 `uc 1 :1 `uc 1 ]
[n S617 . . DONE ]
"13281
[s S618 :1 `uc 1 :1 `uc 1 ]
[n S618 . . GO ]
"13285
[s S619 :1 `uc 1 :1 `uc 1 ]
[n S619 . . NOT_DONE ]
"13289
[s S620 :1 `uc 1 :1 `uc 1 ]
[n S620 . . nDONE ]
"13293
[s S621 :1 `uc 1 :1 `uc 1 :5 `uc 1 :1 `uc 1 ]
[n S621 . . GODONE . ADCAL ]
"13256
[u S613 `S614 1 `S615 1 `S616 1 `S617 1 `S618 1 `S619 1 `S620 1 `S621 1 ]
[n S613 . . . . . . . . . ]
"13300
[v _ADCON0bits `VS613 ~T0 @X0 0 e@4034 ]
"9093
[s S426 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S426 . TRISA0 TRISA1 TRISA2 TRISA3 . TRISA5 TRISA6 TRISA7 ]
"9092
[u S425 `S426 1 ]
[n S425 . . ]
"9104
[v _TRISAbits `VS425 ~T0 @X0 0 e@3986 ]
"9150
[s S428 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S428 . TRISB0 TRISB1 TRISB2 TRISB3 TRISB4 TRISB5 TRISB6 TRISB7 ]
"9149
[u S427 `S428 1 ]
[n S427 . . ]
"9161
[v _TRISBbits `VS427 ~T0 @X0 0 e@3987 ]
"8461
[s S405 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S405 . LATB0 LATB1 LATB2 LATB3 LATB4 LATB5 LATB6 LATB7 ]
"8471
[s S406 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S406 . LB0 LB1 LB2 LB3 LB4 LB5 LB6 LB7 ]
"8460
[u S404 `S405 1 `S406 1 ]
[n S404 . . . ]
"8482
[v _LATBbits `VS404 ~T0 @X0 0 e@3978 ]
"9212
[s S430 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S430 . TRISC0 TRISC1 TRISC2 TRISC3 TRISC4 TRISC5 TRISC6 TRISC7 ]
"9211
[u S429 `S430 1 ]
[n S429 . . ]
"9223
[v _TRISCbits `VS429 ~T0 @X0 0 e@3988 ]
"8359
[s S402 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S402 . LATA0 LATA1 LATA2 LATA3 . LATA5 LATA6 LATA7 ]
"8369
[s S403 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S403 . LA0 LA1 LA2 LA3 . LA5 LA6 LA7 ]
"8358
[u S401 `S402 1 `S403 1 ]
[n S401 . . . ]
"8380
[v _LATAbits `VS401 ~T0 @X0 0 e@3977 ]
"8573
[s S408 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S408 . LATC0 LATC1 LATC2 LATC3 LATC4 LATC5 LATC6 LATC7 ]
"8583
[s S409 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S409 . LC0 LC1 LC2 LC3 LC4 LC5 LC6 LC7 ]
"8572
[u S407 `S408 1 `S409 1 ]
[n S407 . . . ]
"8594
[v _LATCbits `VS407 ~T0 @X0 0 e@3979 ]
"9274
[s S432 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S432 . TRISD0 TRISD1 TRISD2 TRISD3 TRISD4 TRISD5 TRISD6 TRISD7 ]
"9273
[u S431 `S432 1 ]
[n S431 . . ]
"9285
[v _TRISDbits `VS431 ~T0 @X0 0 e@3989 ]
"8685
[s S411 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S411 . LATD0 LATD1 LATD2 LATD3 LATD4 LATD5 LATD6 LATD7 ]
"8695
[s S412 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S412 . LD0 LD1 LD2 LD3 LD4 LD5 LD6 LD7 ]
"8684
[u S410 `S411 1 `S412 1 ]
[n S410 . . . ]
"8706
[v _LATDbits `VS410 ~T0 @X0 0 e@3980 ]
"3837
[s S182 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :2 `uc 1 :1 `uc 1 ]
[n S182 . PCFG8 PCFG9 PCFG10 PCFG11 PCFG12 . VBGEN ]
"3846
[s S183 :7 `uc 1 :1 `uc 1 ]
[n S183 . . PCFG15 ]
"3836
[u S181 `S182 1 `S183 1 ]
[n S181 . . . ]
"3851
[v _ANCON1bits `VS181 ~T0 @X0 0 e@3913 ]
"3775
[s S180 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S180 . PCFG0 PCFG1 PCFG2 PCFG3 PCFG4 PCFG5 PCFG6 PCFG7 ]
"3774
[u S179 `S180 1 ]
[n S179 . . ]
"3786
[v _ANCON0bits `VS179 ~T0 @X0 0 e@3912 ]
"9336
[s S434 :1 `uc 1 :1 `uc 1 :1 `uc 1 :3 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S434 . TRISE0 TRISE1 TRISE2 . REPU RDPU ]
"9335
[u S433 `S434 1 ]
[n S433 . . ]
"9345
[v _TRISEbits `VS433 ~T0 @X0 0 e@3990 ]
"8797
[s S414 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S414 . LATE0 LATE1 LATE2 ]
"8802
[s S415 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S415 . LE0 LE1 LE2 ]
"8796
[u S413 `S414 1 `S415 1 ]
[n S413 . . . ]
"8808
[v _LATEbits `VS413 ~T0 @X0 0 e@3981 ]
"19 boostercomms.h
[v _ResetBoosterStates `(v ~T0 @X0 0 ef ]
"23 peripherals.h
[v _ReadFlashValues `(v ~T0 @X0 0 ef ]
"14 mastercomms.h
[v _ClearPacketNumbers `(v ~T0 @X0 0 ef ]
"13 ST7540.h
[v _InitST7540 `(uc ~T0 @X0 0 ef ]
[; ;htc.h: 26: extern const char __xc8_OPTIM_SPEED;
[; ;htc.h: 28: extern double __fpnormalize(double);
[; ;xc8debug.h: 14: extern void __builtin_software_breakpoint(void);
[; ;pic18f46j13.h: 50: extern volatile unsigned char ADCTRIG @ 0xEB8;
"52 C:\Program Files (x86)\Microchip\xc8\v1.42\include\pic18f46j13.h
[; ;pic18f46j13.h: 52: asm("ADCTRIG equ 0EB8h");
[; <" ADCTRIG equ 0EB8h ;# ">
[; ;pic18f46j13.h: 55: typedef union {
[; ;pic18f46j13.h: 56: struct {
[; ;pic18f46j13.h: 57: unsigned TRIGSEL :2;
[; ;pic18f46j13.h: 58: };
[; ;pic18f46j13.h: 59: struct {
[; ;pic18f46j13.h: 60: unsigned SRC0 :1;
[; ;pic18f46j13.h: 61: unsigned SRC1 :1;
[; ;pic18f46j13.h: 62: };
[; ;pic18f46j13.h: 63: struct {
[; ;pic18f46j13.h: 64: unsigned TRIGSEL0 :1;
[; ;pic18f46j13.h: 65: unsigned TRIGSEL1 :1;
[; ;pic18f46j13.h: 66: };
[; ;pic18f46j13.h: 67: struct {
[; ;pic18f46j13.h: 68: unsigned SRC :2;
[; ;pic18f46j13.h: 69: };
[; ;pic18f46j13.h: 70: } ADCTRIGbits_t;
[; ;pic18f46j13.h: 71: extern volatile ADCTRIGbits_t ADCTRIGbits @ 0xEB8;
[; ;pic18f46j13.h: 106: extern volatile unsigned char PMDIS0 @ 0xEB9;
"108
[; ;pic18f46j13.h: 108: asm("PMDIS0 equ 0EB9h");
[; <" PMDIS0 equ 0EB9h ;# ">
[; ;pic18f46j13.h: 111: extern volatile unsigned char PD0 @ 0xEB9;
"113
[; ;pic18f46j13.h: 113: asm("PD0 equ 0EB9h");
[; <" PD0 equ 0EB9h ;# ">
[; ;pic18f46j13.h: 116: typedef union {
[; ;pic18f46j13.h: 117: struct {
[; ;pic18f46j13.h: 118: unsigned ADCMD :1;
[; ;pic18f46j13.h: 119: unsigned SPI1MD :1;
[; ;pic18f46j13.h: 120: unsigned SPI2MD :1;
[; ;pic18f46j13.h: 121: unsigned UART1MD :1;
[; ;pic18f46j13.h: 122: unsigned UART2MD :1;
[; ;pic18f46j13.h: 123: unsigned ECCP1MD :1;
[; ;pic18f46j13.h: 124: unsigned ECCP2MD :1;
[; ;pic18f46j13.h: 125: unsigned ECCP3MD :1;
[; ;pic18f46j13.h: 126: };
[; ;pic18f46j13.h: 127: struct {
[; ;pic18f46j13.h: 128: unsigned :1;
[; ;pic18f46j13.h: 129: unsigned PMDMSSP1 :1;
[; ;pic18f46j13.h: 130: unsigned PMDMSSP2 :1;
[; ;pic18f46j13.h: 131: unsigned PMDUART1 :1;
[; ;pic18f46j13.h: 132: unsigned PMDUART2 :1;
[; ;pic18f46j13.h: 133: unsigned PMDECCP1 :1;
[; ;pic18f46j13.h: 134: unsigned PMDECCP2 :1;
[; ;pic18f46j13.h: 135: unsigned PMDECCP3 :1;
[; ;pic18f46j13.h: 136: };
[; ;pic18f46j13.h: 137: struct {
[; ;pic18f46j13.h: 138: unsigned PMDADC :1;
[; ;pic18f46j13.h: 139: unsigned PMDMSSP :2;
[; ;pic18f46j13.h: 140: unsigned PMDUART :2;
[; ;pic18f46j13.h: 141: unsigned PMDECCP :3;
[; ;pic18f46j13.h: 142: };
[; ;pic18f46j13.h: 143: struct {
[; ;pic18f46j13.h: 144: unsigned :1;
[; ;pic18f46j13.h: 145: unsigned SPIMD :2;
[; ;pic18f46j13.h: 146: unsigned UARTMD :2;
[; ;pic18f46j13.h: 147: unsigned ECCPMD :3;
[; ;pic18f46j13.h: 148: };
[; ;pic18f46j13.h: 149: } PMDIS0bits_t;
[; ;pic18f46j13.h: 150: extern volatile PMDIS0bits_t PMDIS0bits @ 0xEB9;
[; ;pic18f46j13.h: 263: typedef union {
[; ;pic18f46j13.h: 264: struct {
[; ;pic18f46j13.h: 265: unsigned ADCMD :1;
[; ;pic18f46j13.h: 266: unsigned SPI1MD :1;
[; ;pic18f46j13.h: 267: unsigned SPI2MD :1;
[; ;pic18f46j13.h: 268: unsigned UART1MD :1;
[; ;pic18f46j13.h: 269: unsigned UART2MD :1;
[; ;pic18f46j13.h: 270: unsigned ECCP1MD :1;
[; ;pic18f46j13.h: 271: unsigned ECCP2MD :1;
[; ;pic18f46j13.h: 272: unsigned ECCP3MD :1;
[; ;pic18f46j13.h: 273: };
[; ;pic18f46j13.h: 274: struct {
[; ;pic18f46j13.h: 275: unsigned :1;
[; ;pic18f46j13.h: 276: unsigned PMDMSSP1 :1;
[; ;pic18f46j13.h: 277: unsigned PMDMSSP2 :1;
[; ;pic18f46j13.h: 278: unsigned PMDUART1 :1;
[; ;pic18f46j13.h: 279: unsigned PMDUART2 :1;
[; ;pic18f46j13.h: 280: unsigned PMDECCP1 :1;
[; ;pic18f46j13.h: 281: unsigned PMDECCP2 :1;
[; ;pic18f46j13.h: 282: unsigned PMDECCP3 :1;
[; ;pic18f46j13.h: 283: };
[; ;pic18f46j13.h: 284: struct {
[; ;pic18f46j13.h: 285: unsigned PMDADC :1;
[; ;pic18f46j13.h: 286: unsigned PMDMSSP :2;
[; ;pic18f46j13.h: 287: unsigned PMDUART :2;
[; ;pic18f46j13.h: 288: unsigned PMDECCP :3;
[; ;pic18f46j13.h: 289: };
[; ;pic18f46j13.h: 290: struct {
[; ;pic18f46j13.h: 291: unsigned :1;
[; ;pic18f46j13.h: 292: unsigned SPIMD :2;
[; ;pic18f46j13.h: 293: unsigned UARTMD :2;
[; ;pic18f46j13.h: 294: unsigned ECCPMD :3;
[; ;pic18f46j13.h: 295: };
[; ;pic18f46j13.h: 296: } PD0bits_t;
[; ;pic18f46j13.h: 297: extern volatile PD0bits_t PD0bits @ 0xEB9;
[; ;pic18f46j13.h: 412: extern volatile unsigned char PMDIS1 @ 0xEBA;
"414
[; ;pic18f46j13.h: 414: asm("PMDIS1 equ 0EBAh");
[; <" PMDIS1 equ 0EBAh ;# ">
[; ;pic18f46j13.h: 417: extern volatile unsigned char PD1 @ 0xEBA;
"419
[; ;pic18f46j13.h: 419: asm("PD1 equ 0EBAh");
[; <" PD1 equ 0EBAh ;# ">
[; ;pic18f46j13.h: 422: typedef union {
[; ;pic18f46j13.h: 423: struct {
[; ;pic18f46j13.h: 424: unsigned :1;
[; ;pic18f46j13.h: 425: unsigned TMR1MD :1;
[; ;pic18f46j13.h: 426: unsigned TMR2MD :1;
[; ;pic18f46j13.h: 427: unsigned TMR3MD :1;
[; ;pic18f46j13.h: 428: unsigned TMR4MD :1;
[; ;pic18f46j13.h: 429: unsigned RTCCMD :1;
[; ;pic18f46j13.h: 430: unsigned CTMUMD :1;
[; ;pic18f46j13.h: 431: unsigned PSPMD :1;
[; ;pic18f46j13.h: 432: };
[; ;pic18f46j13.h: 433: struct {
[; ;pic18f46j13.h: 434: unsigned :1;
[; ;pic18f46j13.h: 435: unsigned PMDTMR1 :1;
[; ;pic18f46j13.h: 436: unsigned PMDTMR2 :1;
[; ;pic18f46j13.h: 437: unsigned PMDTMR3 :1;
[; ;pic18f46j13.h: 438: unsigned PMDTMR4 :1;
[; ;pic18f46j13.h: 439: };
[; ;pic18f46j13.h: 440: struct {
[; ;pic18f46j13.h: 441: unsigned :1;
[; ;pic18f46j13.h: 442: unsigned PMDTMR :4;
[; ;pic18f46j13.h: 443: unsigned PMDRTCC :1;
[; ;pic18f46j13.h: 444: unsigned PMDCTMU :1;
[; ;pic18f46j13.h: 445: unsigned PMDPSP :1;
[; ;pic18f46j13.h: 446: };
[; ;pic18f46j13.h: 447: struct {
[; ;pic18f46j13.h: 448: unsigned :1;
[; ;pic18f46j13.h: 449: unsigned TMRMD :4;
[; ;pic18f46j13.h: 450: };
[; ;pic18f46j13.h: 451: } PMDIS1bits_t;
[; ;pic18f46j13.h: 452: extern volatile PMDIS1bits_t PMDIS1bits @ 0xEBA;
[; ;pic18f46j13.h: 535: typedef union {
[; ;pic18f46j13.h: 536: struct {
[; ;pic18f46j13.h: 537: unsigned :1;
[; ;pic18f46j13.h: 538: unsigned TMR1MD :1;
[; ;pic18f46j13.h: 539: unsigned TMR2MD :1;
[; ;pic18f46j13.h: 540: unsigned TMR3MD :1;
[; ;pic18f46j13.h: 541: unsigned TMR4MD :1;
[; ;pic18f46j13.h: 542: unsigned RTCCMD :1;
[; ;pic18f46j13.h: 543: unsigned CTMUMD :1;
[; ;pic18f46j13.h: 544: unsigned PSPMD :1;
[; ;pic18f46j13.h: 545: };
[; ;pic18f46j13.h: 546: struct {
[; ;pic18f46j13.h: 547: unsigned :1;
[; ;pic18f46j13.h: 548: unsigned PMDTMR1 :1;
[; ;pic18f46j13.h: 549: unsigned PMDTMR2 :1;
[; ;pic18f46j13.h: 550: unsigned PMDTMR3 :1;
[; ;pic18f46j13.h: 551: unsigned PMDTMR4 :1;
[; ;pic18f46j13.h: 552: };
[; ;pic18f46j13.h: 553: struct {
[; ;pic18f46j13.h: 554: unsigned :1;
[; ;pic18f46j13.h: 555: unsigned PMDTMR :4;
[; ;pic18f46j13.h: 556: unsigned PMDRTCC :1;
[; ;pic18f46j13.h: 557: unsigned PMDCTMU :1;
[; ;pic18f46j13.h: 558: unsigned PMDPSP :1;
[; ;pic18f46j13.h: 559: };
[; ;pic18f46j13.h: 560: struct {
[; ;pic18f46j13.h: 561: unsigned :1;
[; ;pic18f46j13.h: 562: unsigned TMRMD :4;
[; ;pic18f46j13.h: 563: };
[; ;pic18f46j13.h: 564: } PD1bits_t;
[; ;pic18f46j13.h: 565: extern volatile PD1bits_t PD1bits @ 0xEBA;
[; ;pic18f46j13.h: 650: extern volatile unsigned char PMDIS2 @ 0xEBB;
"652
[; ;pic18f46j13.h: 652: asm("PMDIS2 equ 0EBBh");
[; <" PMDIS2 equ 0EBBh ;# ">
[; ;pic18f46j13.h: 655: extern volatile unsigned char PD2 @ 0xEBB;
"657
[; ;pic18f46j13.h: 657: asm("PD2 equ 0EBBh");
[; <" PD2 equ 0EBBh ;# ">
[; ;pic18f46j13.h: 660: typedef union {
[; ;pic18f46j13.h: 661: struct {
[; ;pic18f46j13.h: 662: unsigned CMP1MD :1;
[; ;pic18f46j13.h: 663: unsigned CMP2MD :1;
[; ;pic18f46j13.h: 664: unsigned CMP3MD :1;
[; ;pic18f46j13.h: 665: unsigned TMR5MD :1;
[; ;pic18f46j13.h: 666: unsigned TMR6MD :1;
[; ;pic18f46j13.h: 667: unsigned :1;
[; ;pic18f46j13.h: 668: unsigned TMR8MD :1;
[; ;pic18f46j13.h: 669: };
[; ;pic18f46j13.h: 670: struct {
[; ;pic18f46j13.h: 671: unsigned PMDCMP1 :1;
[; ;pic18f46j13.h: 672: unsigned PMDCMP2 :1;
[; ;pic18f46j13.h: 673: unsigned PMDCMP3 :1;
[; ;pic18f46j13.h: 674: };
[; ;pic18f46j13.h: 675: struct {
[; ;pic18f46j13.h: 676: unsigned PMDCMP :3;
[; ;pic18f46j13.h: 677: unsigned PMDTMR5 :1;
[; ;pic18f46j13.h: 678: unsigned PMDTMR6 :1;
[; ;pic18f46j13.h: 679: unsigned :1;
[; ;pic18f46j13.h: 680: unsigned PMDTMR8 :1;
[; ;pic18f46j13.h: 681: };
[; ;pic18f46j13.h: 682: struct {
[; ;pic18f46j13.h: 683: unsigned CMPMD :3;
[; ;pic18f46j13.h: 684: };
[; ;pic18f46j13.h: 685: } PMDIS2bits_t;
[; ;pic18f46j13.h: 686: extern volatile PMDIS2bits_t PMDIS2bits @ 0xEBB;
[; ;pic18f46j13.h: 759: typedef union {
[; ;pic18f46j13.h: 760: struct {
[; ;pic18f46j13.h: 761: unsigned CMP1MD :1;
[; ;pic18f46j13.h: 762: unsigned CMP2MD :1;
[; ;pic18f46j13.h: 763: unsigned CMP3MD :1;
[; ;pic18f46j13.h: 764: unsigned TMR5MD :1;
[; ;pic18f46j13.h: 765: unsigned TMR6MD :1;
[; ;pic18f46j13.h: 766: unsigned :1;
[; ;pic18f46j13.h: 767: unsigned TMR8MD :1;
[; ;pic18f46j13.h: 768: };
[; ;pic18f46j13.h: 769: struct {
[; ;pic18f46j13.h: 770: unsigned PMDCMP1 :1;
[; ;pic18f46j13.h: 771: unsigned PMDCMP2 :1;
[; ;pic18f46j13.h: 772: unsigned PMDCMP3 :1;
[; ;pic18f46j13.h: 773: };
[; ;pic18f46j13.h: 774: struct {
[; ;pic18f46j13.h: 775: unsigned PMDCMP :3;
[; ;pic18f46j13.h: 776: unsigned PMDTMR5 :1;
[; ;pic18f46j13.h: 777: unsigned PMDTMR6 :1;
[; ;pic18f46j13.h: 778: unsigned :1;
[; ;pic18f46j13.h: 779: unsigned PMDTMR8 :1;
[; ;pic18f46j13.h: 780: };
[; ;pic18f46j13.h: 781: struct {
[; ;pic18f46j13.h: 782: unsigned CMPMD :3;
[; ;pic18f46j13.h: 783: };
[; ;pic18f46j13.h: 784: } PD2bits_t;
[; ;pic18f46j13.h: 785: extern volatile PD2bits_t PD2bits @ 0xEBB;
[; ;pic18f46j13.h: 860: extern volatile unsigned char PMDIS3 @ 0xEBC;
"862
[; ;pic18f46j13.h: 862: asm("PMDIS3 equ 0EBCh");
[; <" PMDIS3 equ 0EBCh ;# ">
[; ;pic18f46j13.h: 865: extern volatile unsigned char PD3 @ 0xEBC;
"867
[; ;pic18f46j13.h: 867: asm("PD3 equ 0EBCh");
[; <" PD3 equ 0EBCh ;# ">
[; ;pic18f46j13.h: 870: typedef union {
[; ;pic18f46j13.h: 871: struct {
[; ;pic18f46j13.h: 872: unsigned :1;
[; ;pic18f46j13.h: 873: unsigned CCP4MD :1;
[; ;pic18f46j13.h: 874: unsigned CCP5MD :1;
[; ;pic18f46j13.h: 875: unsigned CCP6MD :1;
[; ;pic18f46j13.h: 876: unsigned CCP7MD :1;
[; ;pic18f46j13.h: 877: unsigned CCP8MD :1;
[; ;pic18f46j13.h: 878: unsigned CCP9MD :1;
[; ;pic18f46j13.h: 879: unsigned CCP10MD :1;
[; ;pic18f46j13.h: 880: };
[; ;pic18f46j13.h: 881: struct {
[; ;pic18f46j13.h: 882: unsigned :1;
[; ;pic18f46j13.h: 883: unsigned PMDCCP4 :1;
[; ;pic18f46j13.h: 884: unsigned PMDCCP5 :1;
[; ;pic18f46j13.h: 885: unsigned PMDCCP6 :1;
[; ;pic18f46j13.h: 886: unsigned PMDCCP7 :1;
[; ;pic18f46j13.h: 887: unsigned PMDCCP8 :1;
[; ;pic18f46j13.h: 888: unsigned PMDCCP9 :1;
[; ;pic18f46j13.h: 889: unsigned PMDCCP10 :1;
[; ;pic18f46j13.h: 890: };
[; ;pic18f46j13.h: 891: struct {
[; ;pic18f46j13.h: 892: unsigned :1;
[; ;pic18f46j13.h: 893: unsigned PMDCCP :7;
[; ;pic18f46j13.h: 894: };
[; ;pic18f46j13.h: 895: struct {
[; ;pic18f46j13.h: 896: unsigned :1;
[; ;pic18f46j13.h: 897: unsigned CCPMD :7;
[; ;pic18f46j13.h: 898: };
[; ;pic18f46j13.h: 899: } PMDIS3bits_t;
[; ;pic18f46j13.h: 900: extern volatile PMDIS3bits_t PMDIS3bits @ 0xEBC;
[; ;pic18f46j13.h: 983: typedef union {
[; ;pic18f46j13.h: 984: struct {
[; ;pic18f46j13.h: 985: unsigned :1;
[; ;pic18f46j13.h: 986: unsigned CCP4MD :1;
[; ;pic18f46j13.h: 987: unsigned CCP5MD :1;
[; ;pic18f46j13.h: 988: unsigned CCP6MD :1;
[; ;pic18f46j13.h: 989: unsigned CCP7MD :1;
[; ;pic18f46j13.h: 990: unsigned CCP8MD :1;
[; ;pic18f46j13.h: 991: unsigned CCP9MD :1;
[; ;pic18f46j13.h: 992: unsigned CCP10MD :1;
[; ;pic18f46j13.h: 993: };
[; ;pic18f46j13.h: 994: struct {
[; ;pic18f46j13.h: 995: unsigned :1;
[; ;pic18f46j13.h: 996: unsigned PMDCCP4 :1;
[; ;pic18f46j13.h: 997: unsigned PMDCCP5 :1;
[; ;pic18f46j13.h: 998: unsigned PMDCCP6 :1;
[; ;pic18f46j13.h: 999: unsigned PMDCCP7 :1;
[; ;pic18f46j13.h: 1000: unsigned PMDCCP8 :1;
[; ;pic18f46j13.h: 1001: unsigned PMDCCP9 :1;
[; ;pic18f46j13.h: 1002: unsigned PMDCCP10 :1;
[; ;pic18f46j13.h: 1003: };
[; ;pic18f46j13.h: 1004: struct {
[; ;pic18f46j13.h: 1005: unsigned :1;
[; ;pic18f46j13.h: 1006: unsigned PMDCCP :7;
[; ;pic18f46j13.h: 1007: };
[; ;pic18f46j13.h: 1008: struct {
[; ;pic18f46j13.h: 1009: unsigned :1;
[; ;pic18f46j13.h: 1010: unsigned CCPMD :7;
[; ;pic18f46j13.h: 1011: };
[; ;pic18f46j13.h: 1012: } PD3bits_t;
[; ;pic18f46j13.h: 1013: extern volatile PD3bits_t PD3bits @ 0xEBC;
[; ;pic18f46j13.h: 1098: extern volatile unsigned char PPSCON @ 0xEBF;
"1100
[; ;pic18f46j13.h: 1100: asm("PPSCON equ 0EBFh");
[; <" PPSCON equ 0EBFh ;# ">
[; ;pic18f46j13.h: 1103: typedef union {
[; ;pic18f46j13.h: 1104: struct {
[; ;pic18f46j13.h: 1105: unsigned IOLOCK :1;
[; ;pic18f46j13.h: 1106: };
[; ;pic18f46j13.h: 1107: } PPSCONbits_t;
[; ;pic18f46j13.h: 1108: extern volatile PPSCONbits_t PPSCONbits @ 0xEBF;
[; ;pic18f46j13.h: 1118: extern volatile unsigned char RPOR0 @ 0xEC0;
"1120
[; ;pic18f46j13.h: 1120: asm("RPOR0 equ 0EC0h");
[; <" RPOR0 equ 0EC0h ;# ">
[; ;pic18f46j13.h: 1125: extern volatile unsigned char RPOR1 @ 0xEC1;
"1127
[; ;pic18f46j13.h: 1127: asm("RPOR1 equ 0EC1h");
[; <" RPOR1 equ 0EC1h ;# ">
[; ;pic18f46j13.h: 1132: extern volatile unsigned char RPOR2 @ 0xEC2;
"1134
[; ;pic18f46j13.h: 1134: asm("RPOR2 equ 0EC2h");
[; <" RPOR2 equ 0EC2h ;# ">
[; ;pic18f46j13.h: 1139: extern volatile unsigned char RPOR3 @ 0xEC3;
"1141
[; ;pic18f46j13.h: 1141: asm("RPOR3 equ 0EC3h");
[; <" RPOR3 equ 0EC3h ;# ">
[; ;pic18f46j13.h: 1146: extern volatile unsigned char RPOR4 @ 0xEC4;
"1148
[; ;pic18f46j13.h: 1148: asm("RPOR4 equ 0EC4h");
[; <" RPOR4 equ 0EC4h ;# ">
[; ;pic18f46j13.h: 1153: extern volatile unsigned char RPOR5 @ 0xEC5;
"1155
[; ;pic18f46j13.h: 1155: asm("RPOR5 equ 0EC5h");
[; <" RPOR5 equ 0EC5h ;# ">
[; ;pic18f46j13.h: 1160: extern volatile unsigned char RPOR6 @ 0xEC6;
"1162
[; ;pic18f46j13.h: 1162: asm("RPOR6 equ 0EC6h");
[; <" RPOR6 equ 0EC6h ;# ">
[; ;pic18f46j13.h: 1167: extern volatile unsigned char RPOR7 @ 0xEC7;
"1169
[; ;pic18f46j13.h: 1169: asm("RPOR7 equ 0EC7h");
[; <" RPOR7 equ 0EC7h ;# ">
[; ;pic18f46j13.h: 1174: extern volatile unsigned char RPOR8 @ 0xEC8;
"1176
[; ;pic18f46j13.h: 1176: asm("RPOR8 equ 0EC8h");
[; <" RPOR8 equ 0EC8h ;# ">
[; ;pic18f46j13.h: 1181: extern volatile unsigned char RPOR9 @ 0xEC9;
"1183
[; ;pic18f46j13.h: 1183: asm("RPOR9 equ 0EC9h");
[; <" RPOR9 equ 0EC9h ;# ">
[; ;pic18f46j13.h: 1188: extern volatile unsigned char RPOR10 @ 0xECA;
"1190
[; ;pic18f46j13.h: 1190: asm("RPOR10 equ 0ECAh");
[; <" RPOR10 equ 0ECAh ;# ">
[; ;pic18f46j13.h: 1195: extern volatile unsigned char RPOR11 @ 0xECB;
"1197
[; ;pic18f46j13.h: 1197: asm("RPOR11 equ 0ECBh");
[; <" RPOR11 equ 0ECBh ;# ">
[; ;pic18f46j13.h: 1202: extern volatile unsigned char RPOR12 @ 0xECC;
"1204
[; ;pic18f46j13.h: 1204: asm("RPOR12 equ 0ECCh");
[; <" RPOR12 equ 0ECCh ;# ">
[; ;pic18f46j13.h: 1209: extern volatile unsigned char RPOR13 @ 0xECD;
"1211
[; ;pic18f46j13.h: 1211: asm("RPOR13 equ 0ECDh");
[; <" RPOR13 equ 0ECDh ;# ">
[; ;pic18f46j13.h: 1216: extern volatile unsigned char RPOR14 @ 0xECE;
"1218
[; ;pic18f46j13.h: 1218: asm("RPOR14 equ 0ECEh");
[; <" RPOR14 equ 0ECEh ;# ">
[; ;pic18f46j13.h: 1223: extern volatile unsigned char RPOR15 @ 0xECF;
"1225
[; ;pic18f46j13.h: 1225: asm("RPOR15 equ 0ECFh");
[; <" RPOR15 equ 0ECFh ;# ">
[; ;pic18f46j13.h: 1230: extern volatile unsigned char RPOR16 @ 0xED0;
"1232
[; ;pic18f46j13.h: 1232: asm("RPOR16 equ 0ED0h");
[; <" RPOR16 equ 0ED0h ;# ">
[; ;pic18f46j13.h: 1237: extern volatile unsigned char RPOR17 @ 0xED1;
"1239
[; ;pic18f46j13.h: 1239: asm("RPOR17 equ 0ED1h");
[; <" RPOR17 equ 0ED1h ;# ">
[; ;pic18f46j13.h: 1244: extern volatile unsigned char RPOR18 @ 0xED2;
"1246
[; ;pic18f46j13.h: 1246: asm("RPOR18 equ 0ED2h");
[; <" RPOR18 equ 0ED2h ;# ">
[; ;pic18f46j13.h: 1251: extern volatile unsigned char RPOR19 @ 0xED3;
"1253
[; ;pic18f46j13.h: 1253: asm("RPOR19 equ 0ED3h");
[; <" RPOR19 equ 0ED3h ;# ">
[; ;pic18f46j13.h: 1258: extern volatile unsigned char RPOR20 @ 0xED4;
"1260
[; ;pic18f46j13.h: 1260: asm("RPOR20 equ 0ED4h");
[; <" RPOR20 equ 0ED4h ;# ">
[; ;pic18f46j13.h: 1265: extern volatile unsigned char RPOR21 @ 0xED5;
"1267
[; ;pic18f46j13.h: 1267: asm("RPOR21 equ 0ED5h");
[; <" RPOR21 equ 0ED5h ;# ">
[; ;pic18f46j13.h: 1272: extern volatile unsigned char RPOR22 @ 0xED6;
"1274
[; ;pic18f46j13.h: 1274: asm("RPOR22 equ 0ED6h");
[; <" RPOR22 equ 0ED6h ;# ">
[; ;pic18f46j13.h: 1279: extern volatile unsigned char RPOR23 @ 0xED7;
"1281
[; ;pic18f46j13.h: 1281: asm("RPOR23 equ 0ED7h");
[; <" RPOR23 equ 0ED7h ;# ">
[; ;pic18f46j13.h: 1286: extern volatile unsigned char RPOR24 @ 0xED8;
"1288
[; ;pic18f46j13.h: 1288: asm("RPOR24 equ 0ED8h");
[; <" RPOR24 equ 0ED8h ;# ">
[; ;pic18f46j13.h: 1293: extern volatile unsigned char RPINR1 @ 0xEE1;
"1295
[; ;pic18f46j13.h: 1295: asm("RPINR1 equ 0EE1h");
[; <" RPINR1 equ 0EE1h ;# ">
[; ;pic18f46j13.h: 1300: extern volatile unsigned char RPINR2 @ 0xEE2;
"1302
[; ;pic18f46j13.h: 1302: asm("RPINR2 equ 0EE2h");
[; <" RPINR2 equ 0EE2h ;# ">
[; ;pic18f46j13.h: 1307: extern volatile unsigned char RPINR3 @ 0xEE3;
"1309
[; ;pic18f46j13.h: 1309: asm("RPINR3 equ 0EE3h");
[; <" RPINR3 equ 0EE3h ;# ">
[; ;pic18f46j13.h: 1314: extern volatile unsigned char RPINR4 @ 0xEE4;
"1316
[; ;pic18f46j13.h: 1316: asm("RPINR4 equ 0EE4h");
[; <" RPINR4 equ 0EE4h ;# ">
[; ;pic18f46j13.h: 1321: extern volatile unsigned char RPINR6 @ 0xEE6;
"1323
[; ;pic18f46j13.h: 1323: asm("RPINR6 equ 0EE6h");
[; <" RPINR6 equ 0EE6h ;# ">
[; ;pic18f46j13.h: 1328: extern volatile unsigned char RPINR15 @ 0xEE7;
"1330
[; ;pic18f46j13.h: 1330: asm("RPINR15 equ 0EE7h");
[; <" RPINR15 equ 0EE7h ;# ">
[; ;pic18f46j13.h: 1335: extern volatile unsigned char RPINR7 @ 0xEE8;
"1337
[; ;pic18f46j13.h: 1337: asm("RPINR7 equ 0EE8h");
[; <" RPINR7 equ 0EE8h ;# ">
[; ;pic18f46j13.h: 1342: extern volatile unsigned char RPINR8 @ 0xEE9;
"1344
[; ;pic18f46j13.h: 1344: asm("RPINR8 equ 0EE9h");
[; <" RPINR8 equ 0EE9h ;# ">
[; ;pic18f46j13.h: 1349: extern volatile unsigned char RPINR9 @ 0xEEA;
"1351
[; ;pic18f46j13.h: 1351: asm("RPINR9 equ 0EEAh");
[; <" RPINR9 equ 0EEAh ;# ">
[; ;pic18f46j13.h: 1356: extern volatile unsigned char RPINR12 @ 0xEF2;
"1358
[; ;pic18f46j13.h: 1358: asm("RPINR12 equ 0EF2h");
[; <" RPINR12 equ 0EF2h ;# ">
[; ;pic18f46j13.h: 1363: extern volatile unsigned char RPINR13 @ 0xEF3;
"1365
[; ;pic18f46j13.h: 1365: asm("RPINR13 equ 0EF3h");
[; <" RPINR13 equ 0EF3h ;# ">
[; ;pic18f46j13.h: 1370: extern volatile unsigned char RPINR14 @ 0xEF4;
"1372
[; ;pic18f46j13.h: 1372: asm("RPINR14 equ 0EF4h");
[; <" RPINR14 equ 0EF4h ;# ">
[; ;pic18f46j13.h: 1377: extern volatile unsigned char RPINR16 @ 0xEF7;
"1379
[; ;pic18f46j13.h: 1379: asm("RPINR16 equ 0EF7h");
[; <" RPINR16 equ 0EF7h ;# ">
[; ;pic18f46j13.h: 1384: extern volatile unsigned char RPINR17 @ 0xEF8;
"1386
[; ;pic18f46j13.h: 1386: asm("RPINR17 equ 0EF8h");
[; <" RPINR17 equ 0EF8h ;# ">
[; ;pic18f46j13.h: 1391: extern volatile unsigned char RPINR21 @ 0xEFC;
"1393
[; ;pic18f46j13.h: 1393: asm("RPINR21 equ 0EFCh");
[; <" RPINR21 equ 0EFCh ;# ">
[; ;pic18f46j13.h: 1398: extern volatile unsigned char RPINR22 @ 0xEFD;
"1400
[; ;pic18f46j13.h: 1400: asm("RPINR22 equ 0EFDh");
[; <" RPINR22 equ 0EFDh ;# ">
[; ;pic18f46j13.h: 1405: extern volatile unsigned char RPINR23 @ 0xEFE;
"1407
[; ;pic18f46j13.h: 1407: asm("RPINR23 equ 0EFEh");
[; <" RPINR23 equ 0EFEh ;# ">
[; ;pic18f46j13.h: 1412: extern volatile unsigned char RPINR24 @ 0xEFF;
"1414
[; ;pic18f46j13.h: 1414: asm("RPINR24 equ 0EFFh");
[; <" RPINR24 equ 0EFFh ;# ">
[; ;pic18f46j13.h: 1419: extern volatile unsigned char CCP10CON @ 0xF00;
"1421
[; ;pic18f46j13.h: 1421: asm("CCP10CON equ 0F00h");
[; <" CCP10CON equ 0F00h ;# ">
[; ;pic18f46j13.h: 1424: typedef union {
[; ;pic18f46j13.h: 1425: struct {
[; ;pic18f46j13.h: 1426: unsigned CCP10M :4;
[; ;pic18f46j13.h: 1427: unsigned DC10B :2;
[; ;pic18f46j13.h: 1428: };
[; ;pic18f46j13.h: 1429: struct {
[; ;pic18f46j13.h: 1430: unsigned CCP10M0 :1;
[; ;pic18f46j13.h: 1431: unsigned CCP10M1 :1;
[; ;pic18f46j13.h: 1432: unsigned CCP10M2 :1;
[; ;pic18f46j13.h: 1433: unsigned CCP10M3 :1;
[; ;pic18f46j13.h: 1434: unsigned DC10B0 :1;
[; ;pic18f46j13.h: 1435: unsigned DC10B1 :1;
[; ;pic18f46j13.h: 1436: };
[; ;pic18f46j13.h: 1437: } CCP10CONbits_t;
[; ;pic18f46j13.h: 1438: extern volatile CCP10CONbits_t CCP10CONbits @ 0xF00;
[; ;pic18f46j13.h: 1483: extern volatile unsigned char CCPR10L @ 0xF01;
"1485
[; ;pic18f46j13.h: 1485: asm("CCPR10L equ 0F01h");
[; <" CCPR10L equ 0F01h ;# ">
[; ;pic18f46j13.h: 1488: typedef union {
[; ;pic18f46j13.h: 1489: struct {
[; ;pic18f46j13.h: 1490: unsigned CCPR10L :8;
[; ;pic18f46j13.h: 1491: };
[; ;pic18f46j13.h: 1492: } CCPR10Lbits_t;
[; ;pic18f46j13.h: 1493: extern volatile CCPR10Lbits_t CCPR10Lbits @ 0xF01;
[; ;pic18f46j13.h: 1503: extern volatile unsigned char CCPR10H @ 0xF02;
"1505
[; ;pic18f46j13.h: 1505: asm("CCPR10H equ 0F02h");
[; <" CCPR10H equ 0F02h ;# ">
[; ;pic18f46j13.h: 1508: typedef union {
[; ;pic18f46j13.h: 1509: struct {
[; ;pic18f46j13.h: 1510: unsigned CCPR10H :8;
[; ;pic18f46j13.h: 1511: };
[; ;pic18f46j13.h: 1512: } CCPR10Hbits_t;
[; ;pic18f46j13.h: 1513: extern volatile CCPR10Hbits_t CCPR10Hbits @ 0xF02;
[; ;pic18f46j13.h: 1523: extern volatile unsigned char CCP9CON @ 0xF03;
"1525
[; ;pic18f46j13.h: 1525: asm("CCP9CON equ 0F03h");
[; <" CCP9CON equ 0F03h ;# ">
[; ;pic18f46j13.h: 1528: typedef union {
[; ;pic18f46j13.h: 1529: struct {
[; ;pic18f46j13.h: 1530: unsigned CCP9M :4;
[; ;pic18f46j13.h: 1531: unsigned DC9B :2;
[; ;pic18f46j13.h: 1532: };
[; ;pic18f46j13.h: 1533: struct {
[; ;pic18f46j13.h: 1534: unsigned CCP9M0 :1;
[; ;pic18f46j13.h: 1535: unsigned CCP9M1 :1;
[; ;pic18f46j13.h: 1536: unsigned CCP9M2 :1;
[; ;pic18f46j13.h: 1537: unsigned CCP9M3 :1;
[; ;pic18f46j13.h: 1538: unsigned DC9B0 :1;
[; ;pic18f46j13.h: 1539: unsigned DC9B1 :1;
[; ;pic18f46j13.h: 1540: };
[; ;pic18f46j13.h: 1541: } CCP9CONbits_t;
[; ;pic18f46j13.h: 1542: extern volatile CCP9CONbits_t CCP9CONbits @ 0xF03;
[; ;pic18f46j13.h: 1587: extern volatile unsigned char CCPR9L @ 0xF04;
"1589
[; ;pic18f46j13.h: 1589: asm("CCPR9L equ 0F04h");
[; <" CCPR9L equ 0F04h ;# ">
[; ;pic18f46j13.h: 1592: typedef union {
[; ;pic18f46j13.h: 1593: struct {
[; ;pic18f46j13.h: 1594: unsigned CCPR9L :8;
[; ;pic18f46j13.h: 1595: };
[; ;pic18f46j13.h: 1596: } CCPR9Lbits_t;
[; ;pic18f46j13.h: 1597: extern volatile CCPR9Lbits_t CCPR9Lbits @ 0xF04;
[; ;pic18f46j13.h: 1607: extern volatile unsigned char CCPR9H @ 0xF05;
"1609
[; ;pic18f46j13.h: 1609: asm("CCPR9H equ 0F05h");
[; <" CCPR9H equ 0F05h ;# ">
[; ;pic18f46j13.h: 1612: typedef union {
[; ;pic18f46j13.h: 1613: struct {
[; ;pic18f46j13.h: 1614: unsigned CCPR9H :8;
[; ;pic18f46j13.h: 1615: };
[; ;pic18f46j13.h: 1616: } CCPR9Hbits_t;
[; ;pic18f46j13.h: 1617: extern volatile CCPR9Hbits_t CCPR9Hbits @ 0xF05;
[; ;pic18f46j13.h: 1627: extern volatile unsigned char CCP8CON @ 0xF06;
"1629
[; ;pic18f46j13.h: 1629: asm("CCP8CON equ 0F06h");
[; <" CCP8CON equ 0F06h ;# ">
[; ;pic18f46j13.h: 1632: typedef union {
[; ;pic18f46j13.h: 1633: struct {
[; ;pic18f46j13.h: 1634: unsigned CCP8M :4;
[; ;pic18f46j13.h: 1635: unsigned DC8B :2;
[; ;pic18f46j13.h: 1636: };
[; ;pic18f46j13.h: 1637: struct {
[; ;pic18f46j13.h: 1638: unsigned CCP8M0 :1;
[; ;pic18f46j13.h: 1639: unsigned CCP8M1 :1;
[; ;pic18f46j13.h: 1640: unsigned CCP8M2 :1;
[; ;pic18f46j13.h: 1641: unsigned CCP8M3 :1;
[; ;pic18f46j13.h: 1642: unsigned DC8B0 :1;
[; ;pic18f46j13.h: 1643: unsigned DC8B1 :1;
[; ;pic18f46j13.h: 1644: };
[; ;pic18f46j13.h: 1645: } CCP8CONbits_t;
[; ;pic18f46j13.h: 1646: extern volatile CCP8CONbits_t CCP8CONbits @ 0xF06;
[; ;pic18f46j13.h: 1691: extern volatile unsigned char CCPR8L @ 0xF07;
"1693
[; ;pic18f46j13.h: 1693: asm("CCPR8L equ 0F07h");
[; <" CCPR8L equ 0F07h ;# ">
[; ;pic18f46j13.h: 1696: typedef union {
[; ;pic18f46j13.h: 1697: struct {
[; ;pic18f46j13.h: 1698: unsigned CCPR8L :8;
[; ;pic18f46j13.h: 1699: };
[; ;pic18f46j13.h: 1700: } CCPR8Lbits_t;
[; ;pic18f46j13.h: 1701: extern volatile CCPR8Lbits_t CCPR8Lbits @ 0xF07;
[; ;pic18f46j13.h: 1711: extern volatile unsigned char CCPR8H @ 0xF08;
"1713
[; ;pic18f46j13.h: 1713: asm("CCPR8H equ 0F08h");
[; <" CCPR8H equ 0F08h ;# ">
[; ;pic18f46j13.h: 1716: typedef union {
[; ;pic18f46j13.h: 1717: struct {
[; ;pic18f46j13.h: 1718: unsigned CCPR8H :8;
[; ;pic18f46j13.h: 1719: };
[; ;pic18f46j13.h: 1720: } CCPR8Hbits_t;
[; ;pic18f46j13.h: 1721: extern volatile CCPR8Hbits_t CCPR8Hbits @ 0xF08;
[; ;pic18f46j13.h: 1731: extern volatile unsigned char CCP7CON @ 0xF09;
"1733
[; ;pic18f46j13.h: 1733: asm("CCP7CON equ 0F09h");
[; <" CCP7CON equ 0F09h ;# ">
[; ;pic18f46j13.h: 1736: typedef union {
[; ;pic18f46j13.h: 1737: struct {
[; ;pic18f46j13.h: 1738: unsigned CCP7M :4;
[; ;pic18f46j13.h: 1739: unsigned DC7B :2;
[; ;pic18f46j13.h: 1740: };
[; ;pic18f46j13.h: 1741: struct {
[; ;pic18f46j13.h: 1742: unsigned CCP7M0 :1;
[; ;pic18f46j13.h: 1743: unsigned CCP7M1 :1;
[; ;pic18f46j13.h: 1744: unsigned CCP7M2 :1;
[; ;pic18f46j13.h: 1745: unsigned CCP7M3 :1;
[; ;pic18f46j13.h: 1746: unsigned DC7B0 :1;
[; ;pic18f46j13.h: 1747: unsigned DC7B1 :1;
[; ;pic18f46j13.h: 1748: };
[; ;pic18f46j13.h: 1749: } CCP7CONbits_t;
[; ;pic18f46j13.h: 1750: extern volatile CCP7CONbits_t CCP7CONbits @ 0xF09;
[; ;pic18f46j13.h: 1795: extern volatile unsigned char CCPR7L @ 0xF0A;
"1797
[; ;pic18f46j13.h: 1797: asm("CCPR7L equ 0F0Ah");
[; <" CCPR7L equ 0F0Ah ;# ">
[; ;pic18f46j13.h: 1800: typedef union {
[; ;pic18f46j13.h: 1801: struct {
[; ;pic18f46j13.h: 1802: unsigned CCPR7L :8;
[; ;pic18f46j13.h: 1803: };
[; ;pic18f46j13.h: 1804: } CCPR7Lbits_t;
[; ;pic18f46j13.h: 1805: extern volatile CCPR7Lbits_t CCPR7Lbits @ 0xF0A;
[; ;pic18f46j13.h: 1815: extern volatile unsigned char CCPR7H @ 0xF0B;
"1817
[; ;pic18f46j13.h: 1817: asm("CCPR7H equ 0F0Bh");
[; <" CCPR7H equ 0F0Bh ;# ">
[; ;pic18f46j13.h: 1820: typedef union {
[; ;pic18f46j13.h: 1821: struct {
[; ;pic18f46j13.h: 1822: unsigned CCPR7H :8;
[; ;pic18f46j13.h: 1823: };
[; ;pic18f46j13.h: 1824: } CCPR7Hbits_t;
[; ;pic18f46j13.h: 1825: extern volatile CCPR7Hbits_t CCPR7Hbits @ 0xF0B;
[; ;pic18f46j13.h: 1835: extern volatile unsigned char CCP6CON @ 0xF0C;
"1837
[; ;pic18f46j13.h: 1837: asm("CCP6CON equ 0F0Ch");
[; <" CCP6CON equ 0F0Ch ;# ">
[; ;pic18f46j13.h: 1840: typedef union {
[; ;pic18f46j13.h: 1841: struct {
[; ;pic18f46j13.h: 1842: unsigned CCP6M :4;
[; ;pic18f46j13.h: 1843: unsigned DC6B :2;
[; ;pic18f46j13.h: 1844: };
[; ;pic18f46j13.h: 1845: struct {
[; ;pic18f46j13.h: 1846: unsigned CCP6M0 :1;
[; ;pic18f46j13.h: 1847: unsigned CCP6M1 :1;
[; ;pic18f46j13.h: 1848: unsigned CCP6M2 :1;
[; ;pic18f46j13.h: 1849: unsigned CCP6M3 :1;
[; ;pic18f46j13.h: 1850: unsigned DC6B0 :1;
[; ;pic18f46j13.h: 1851: unsigned DC6B1 :1;
[; ;pic18f46j13.h: 1852: };
[; ;pic18f46j13.h: 1853: } CCP6CONbits_t;
[; ;pic18f46j13.h: 1854: extern volatile CCP6CONbits_t CCP6CONbits @ 0xF0C;
[; ;pic18f46j13.h: 1899: extern volatile unsigned char CCPR6L @ 0xF0D;
"1901
[; ;pic18f46j13.h: 1901: asm("CCPR6L equ 0F0Dh");
[; <" CCPR6L equ 0F0Dh ;# ">
[; ;pic18f46j13.h: 1904: typedef union {
[; ;pic18f46j13.h: 1905: struct {
[; ;pic18f46j13.h: 1906: unsigned CCPR6L :8;
[; ;pic18f46j13.h: 1907: };
[; ;pic18f46j13.h: 1908: } CCPR6Lbits_t;
[; ;pic18f46j13.h: 1909: extern volatile CCPR6Lbits_t CCPR6Lbits @ 0xF0D;
[; ;pic18f46j13.h: 1919: extern volatile unsigned char CCPR6H @ 0xF0E;
"1921
[; ;pic18f46j13.h: 1921: asm("CCPR6H equ 0F0Eh");
[; <" CCPR6H equ 0F0Eh ;# ">
[; ;pic18f46j13.h: 1924: typedef union {
[; ;pic18f46j13.h: 1925: struct {
[; ;pic18f46j13.h: 1926: unsigned CCPR6H :8;
[; ;pic18f46j13.h: 1927: };
[; ;pic18f46j13.h: 1928: } CCPR6Hbits_t;
[; ;pic18f46j13.h: 1929: extern volatile CCPR6Hbits_t CCPR6Hbits @ 0xF0E;
[; ;pic18f46j13.h: 1939: extern volatile unsigned char CCP5CON @ 0xF0F;
"1941
[; ;pic18f46j13.h: 1941: asm("CCP5CON equ 0F0Fh");
[; <" CCP5CON equ 0F0Fh ;# ">
[; ;pic18f46j13.h: 1944: typedef union {
[; ;pic18f46j13.h: 1945: struct {
[; ;pic18f46j13.h: 1946: unsigned CCP5M :4;
[; ;pic18f46j13.h: 1947: unsigned DC5B :2;
[; ;pic18f46j13.h: 1948: };
[; ;pic18f46j13.h: 1949: struct {
[; ;pic18f46j13.h: 1950: unsigned CCP5M0 :1;
[; ;pic18f46j13.h: 1951: unsigned CCP5M1 :1;
[; ;pic18f46j13.h: 1952: unsigned CCP5M2 :1;
[; ;pic18f46j13.h: 1953: unsigned CCP5M3 :1;
[; ;pic18f46j13.h: 1954: unsigned DC5B0 :1;
[; ;pic18f46j13.h: 1955: unsigned DC5B1 :1;
[; ;pic18f46j13.h: 1956: };
[; ;pic18f46j13.h: 1957: } CCP5CONbits_t;
[; ;pic18f46j13.h: 1958: extern volatile CCP5CONbits_t CCP5CONbits @ 0xF0F;
[; ;pic18f46j13.h: 2003: extern volatile unsigned char CCPR5L @ 0xF10;
"2005
[; ;pic18f46j13.h: 2005: asm("CCPR5L equ 0F10h");
[; <" CCPR5L equ 0F10h ;# ">
[; ;pic18f46j13.h: 2008: typedef union {
[; ;pic18f46j13.h: 2009: struct {
[; ;pic18f46j13.h: 2010: unsigned CCPR5L :8;
[; ;pic18f46j13.h: 2011: };
[; ;pic18f46j13.h: 2012: } CCPR5Lbits_t;
[; ;pic18f46j13.h: 2013: extern volatile CCPR5Lbits_t CCPR5Lbits @ 0xF10;
[; ;pic18f46j13.h: 2023: extern volatile unsigned char CCPR5H @ 0xF11;
"2025
[; ;pic18f46j13.h: 2025: asm("CCPR5H equ 0F11h");
[; <" CCPR5H equ 0F11h ;# ">
[; ;pic18f46j13.h: 2028: typedef union {
[; ;pic18f46j13.h: 2029: struct {
[; ;pic18f46j13.h: 2030: unsigned CCPR5H :8;
[; ;pic18f46j13.h: 2031: };
[; ;pic18f46j13.h: 2032: } CCPR5Hbits_t;
[; ;pic18f46j13.h: 2033: extern volatile CCPR5Hbits_t CCPR5Hbits @ 0xF11;
[; ;pic18f46j13.h: 2043: extern volatile unsigned char CCP4CON @ 0xF12;
"2045
[; ;pic18f46j13.h: 2045: asm("CCP4CON equ 0F12h");
[; <" CCP4CON equ 0F12h ;# ">
[; ;pic18f46j13.h: 2048: typedef union {
[; ;pic18f46j13.h: 2049: struct {
[; ;pic18f46j13.h: 2050: unsigned CCP4M :4;
[; ;pic18f46j13.h: 2051: unsigned DC4B :2;
[; ;pic18f46j13.h: 2052: };
[; ;pic18f46j13.h: 2053: struct {
[; ;pic18f46j13.h: 2054: unsigned CCP4M0 :1;
[; ;pic18f46j13.h: 2055: unsigned CCP4M1 :1;
[; ;pic18f46j13.h: 2056: unsigned CCP4M2 :1;
[; ;pic18f46j13.h: 2057: unsigned CCP4M3 :1;
[; ;pic18f46j13.h: 2058: unsigned DC4B0 :1;
[; ;pic18f46j13.h: 2059: unsigned DC4B1 :1;
[; ;pic18f46j13.h: 2060: };
[; ;pic18f46j13.h: 2061: } CCP4CONbits_t;
[; ;pic18f46j13.h: 2062: extern volatile CCP4CONbits_t CCP4CONbits @ 0xF12;
[; ;pic18f46j13.h: 2107: extern volatile unsigned char CCPR4L @ 0xF13;
"2109
[; ;pic18f46j13.h: 2109: asm("CCPR4L equ 0F13h");
[; <" CCPR4L equ 0F13h ;# ">
[; ;pic18f46j13.h: 2112: typedef union {
[; ;pic18f46j13.h: 2113: struct {
[; ;pic18f46j13.h: 2114: unsigned CCPR4L :8;
[; ;pic18f46j13.h: 2115: };
[; ;pic18f46j13.h: 2116: } CCPR4Lbits_t;
[; ;pic18f46j13.h: 2117: extern volatile CCPR4Lbits_t CCPR4Lbits @ 0xF13;
[; ;pic18f46j13.h: 2127: extern volatile unsigned char CCPR4H @ 0xF14;
"2129
[; ;pic18f46j13.h: 2129: asm("CCPR4H equ 0F14h");
[; <" CCPR4H equ 0F14h ;# ">
[; ;pic18f46j13.h: 2132: typedef union {
[; ;pic18f46j13.h: 2133: struct {
[; ;pic18f46j13.h: 2134: unsigned CCPR4H :8;
[; ;pic18f46j13.h: 2135: };
[; ;pic18f46j13.h: 2136: } CCPR4Hbits_t;
[; ;pic18f46j13.h: 2137: extern volatile CCPR4Hbits_t CCPR4Hbits @ 0xF14;
[; ;pic18f46j13.h: 2147: extern volatile unsigned char CCP3CON @ 0xF15;
"2149
[; ;pic18f46j13.h: 2149: asm("CCP3CON equ 0F15h");
[; <" CCP3CON equ 0F15h ;# ">
[; ;pic18f46j13.h: 2152: typedef union {
[; ;pic18f46j13.h: 2153: struct {
[; ;pic18f46j13.h: 2154: unsigned CCP3M :4;
[; ;pic18f46j13.h: 2155: unsigned DC3B :2;
[; ;pic18f46j13.h: 2156: unsigned P3M :2;
[; ;pic18f46j13.h: 2157: };
[; ;pic18f46j13.h: 2158: struct {
[; ;pic18f46j13.h: 2159: unsigned CCP3M0 :1;
[; ;pic18f46j13.h: 2160: unsigned CCP3M1 :1;
[; ;pic18f46j13.h: 2161: unsigned CCP3M2 :1;
[; ;pic18f46j13.h: 2162: unsigned CCP3M3 :1;
[; ;pic18f46j13.h: 2163: unsigned DC3B0 :1;
[; ;pic18f46j13.h: 2164: unsigned DC3B1 :1;
[; ;pic18f46j13.h: 2165: unsigned P3M0 :1;
[; ;pic18f46j13.h: 2166: unsigned P3M1 :1;
[; ;pic18f46j13.h: 2167: };
[; ;pic18f46j13.h: 2168: } CCP3CONbits_t;
[; ;pic18f46j13.h: 2169: extern volatile CCP3CONbits_t CCP3CONbits @ 0xF15;
[; ;pic18f46j13.h: 2229: extern volatile unsigned char CCPR3L @ 0xF16;
"2231
[; ;pic18f46j13.h: 2231: asm("CCPR3L equ 0F16h");
[; <" CCPR3L equ 0F16h ;# ">
[; ;pic18f46j13.h: 2234: typedef union {
[; ;pic18f46j13.h: 2235: struct {
[; ;pic18f46j13.h: 2236: unsigned CCPR3L :8;
[; ;pic18f46j13.h: 2237: };
[; ;pic18f46j13.h: 2238: } CCPR3Lbits_t;
[; ;pic18f46j13.h: 2239: extern volatile CCPR3Lbits_t CCPR3Lbits @ 0xF16;
[; ;pic18f46j13.h: 2249: extern volatile unsigned char CCPR3H @ 0xF17;
"2251
[; ;pic18f46j13.h: 2251: asm("CCPR3H equ 0F17h");
[; <" CCPR3H equ 0F17h ;# ">
[; ;pic18f46j13.h: 2254: typedef union {
[; ;pic18f46j13.h: 2255: struct {
[; ;pic18f46j13.h: 2256: unsigned CCPR3H :8;
[; ;pic18f46j13.h: 2257: };
[; ;pic18f46j13.h: 2258: } CCPR3Hbits_t;
[; ;pic18f46j13.h: 2259: extern volatile CCPR3Hbits_t CCPR3Hbits @ 0xF17;
[; ;pic18f46j13.h: 2269: extern volatile unsigned char ECCP3DEL @ 0xF18;
"2271
[; ;pic18f46j13.h: 2271: asm("ECCP3DEL equ 0F18h");
[; <" ECCP3DEL equ 0F18h ;# ">
[; ;pic18f46j13.h: 2274: typedef union {
[; ;pic18f46j13.h: 2275: struct {
[; ;pic18f46j13.h: 2276: unsigned P3DC :7;
[; ;pic18f46j13.h: 2277: unsigned P3RSEN :1;
[; ;pic18f46j13.h: 2278: };
[; ;pic18f46j13.h: 2279: struct {
[; ;pic18f46j13.h: 2280: unsigned P3DC0 :1;
[; ;pic18f46j13.h: 2281: unsigned P3DC1 :1;
[; ;pic18f46j13.h: 2282: unsigned P3DC2 :1;
[; ;pic18f46j13.h: 2283: unsigned P3DC3 :1;
[; ;pic18f46j13.h: 2284: unsigned P3DC4 :1;
[; ;pic18f46j13.h: 2285: unsigned P3DC5 :1;
[; ;pic18f46j13.h: 2286: unsigned P3DC6 :1;
[; ;pic18f46j13.h: 2287: };
[; ;pic18f46j13.h: 2288: } ECCP3DELbits_t;
[; ;pic18f46j13.h: 2289: extern volatile ECCP3DELbits_t ECCP3DELbits @ 0xF18;
[; ;pic18f46j13.h: 2339: extern volatile unsigned char ECCP3AS @ 0xF19;
"2341
[; ;pic18f46j13.h: 2341: asm("ECCP3AS equ 0F19h");
[; <" ECCP3AS equ 0F19h ;# ">
[; ;pic18f46j13.h: 2344: typedef union {
[; ;pic18f46j13.h: 2345: struct {
[; ;pic18f46j13.h: 2346: unsigned PSS3BD :2;
[; ;pic18f46j13.h: 2347: unsigned PSS3AC :2;
[; ;pic18f46j13.h: 2348: unsigned ECCP3AS :3;
[; ;pic18f46j13.h: 2349: unsigned ECCP3ASE :1;
[; ;pic18f46j13.h: 2350: };
[; ;pic18f46j13.h: 2351: struct {
[; ;pic18f46j13.h: 2352: unsigned PSS3BD0 :1;
[; ;pic18f46j13.h: 2353: unsigned PSS3BD1 :1;
[; ;pic18f46j13.h: 2354: unsigned PSS3AC0 :1;
[; ;pic18f46j13.h: 2355: unsigned PSS3AC1 :1;
[; ;pic18f46j13.h: 2356: unsigned ECCP3AS0 :1;
[; ;pic18f46j13.h: 2357: unsigned ECCP3AS1 :1;
[; ;pic18f46j13.h: 2358: unsigned ECCP3AS2 :1;
[; ;pic18f46j13.h: 2359: };
[; ;pic18f46j13.h: 2360: } ECCP3ASbits_t;
[; ;pic18f46j13.h: 2361: extern volatile ECCP3ASbits_t ECCP3ASbits @ 0xF19;
[; ;pic18f46j13.h: 2421: extern volatile unsigned char PSTR3CON @ 0xF1A;
"2423
[; ;pic18f46j13.h: 2423: asm("PSTR3CON equ 0F1Ah");
[; <" PSTR3CON equ 0F1Ah ;# ">
[; ;pic18f46j13.h: 2426: typedef union {
[; ;pic18f46j13.h: 2427: struct {
[; ;pic18f46j13.h: 2428: unsigned STRA :1;
[; ;pic18f46j13.h: 2429: unsigned STRB :1;
[; ;pic18f46j13.h: 2430: unsigned STRC :1;
[; ;pic18f46j13.h: 2431: unsigned STRD :1;
[; ;pic18f46j13.h: 2432: unsigned STRSYNC :1;
[; ;pic18f46j13.h: 2433: unsigned :1;
[; ;pic18f46j13.h: 2434: unsigned CMPL :2;
[; ;pic18f46j13.h: 2435: };
[; ;pic18f46j13.h: 2436: struct {
[; ;pic18f46j13.h: 2437: unsigned :6;
[; ;pic18f46j13.h: 2438: unsigned CMPL0 :1;
[; ;pic18f46j13.h: 2439: unsigned CMPL1 :1;
[; ;pic18f46j13.h: 2440: };
[; ;pic18f46j13.h: 2441: struct {
[; ;pic18f46j13.h: 2442: unsigned STRA3 :1;
[; ;pic18f46j13.h: 2443: unsigned STRB3 :1;
[; ;pic18f46j13.h: 2444: unsigned STRC3 :1;
[; ;pic18f46j13.h: 2445: unsigned STRD3 :1;
[; ;pic18f46j13.h: 2446: unsigned STRSYNC3 :1;
[; ;pic18f46j13.h: 2447: unsigned :1;
[; ;pic18f46j13.h: 2448: unsigned CMPL03 :1;
[; ;pic18f46j13.h: 2449: unsigned CMPL13 :1;
[; ;pic18f46j13.h: 2450: };
[; ;pic18f46j13.h: 2451: } PSTR3CONbits_t;
[; ;pic18f46j13.h: 2452: extern volatile PSTR3CONbits_t PSTR3CONbits @ 0xF1A;
[; ;pic18f46j13.h: 2532: extern volatile unsigned char T8CON @ 0xF1B;
"2534
[; ;pic18f46j13.h: 2534: asm("T8CON equ 0F1Bh");
[; <" T8CON equ 0F1Bh ;# ">
[; ;pic18f46j13.h: 2537: typedef union {
[; ;pic18f46j13.h: 2538: struct {
[; ;pic18f46j13.h: 2539: unsigned T8CKPS :2;
[; ;pic18f46j13.h: 2540: unsigned TMR8ON :1;
[; ;pic18f46j13.h: 2541: unsigned T8OUTPS :4;
[; ;pic18f46j13.h: 2542: };
[; ;pic18f46j13.h: 2543: struct {
[; ;pic18f46j13.h: 2544: unsigned T8CKPS0 :1;
[; ;pic18f46j13.h: 2545: unsigned T8CKPS1 :1;
[; ;pic18f46j13.h: 2546: unsigned :1;
[; ;pic18f46j13.h: 2547: unsigned T8OUTPS0 :1;
[; ;pic18f46j13.h: 2548: unsigned T8OUTPS1 :1;
[; ;pic18f46j13.h: 2549: unsigned T8OUTPS2 :1;
[; ;pic18f46j13.h: 2550: unsigned T8OUTPS3 :1;
[; ;pic18f46j13.h: 2551: };
[; ;pic18f46j13.h: 2552: } T8CONbits_t;
[; ;pic18f46j13.h: 2553: extern volatile T8CONbits_t T8CONbits @ 0xF1B;
[; ;pic18f46j13.h: 2603: extern volatile unsigned char PR8 @ 0xF1C;
"2605
[; ;pic18f46j13.h: 2605: asm("PR8 equ 0F1Ch");
[; <" PR8 equ 0F1Ch ;# ">
[; ;pic18f46j13.h: 2608: typedef union {
[; ;pic18f46j13.h: 2609: struct {
[; ;pic18f46j13.h: 2610: unsigned PR8 :8;
[; ;pic18f46j13.h: 2611: };
[; ;pic18f46j13.h: 2612: } PR8bits_t;
[; ;pic18f46j13.h: 2613: extern volatile PR8bits_t PR8bits @ 0xF1C;
[; ;pic18f46j13.h: 2623: extern volatile unsigned char TMR8 @ 0xF1D;
"2625
[; ;pic18f46j13.h: 2625: asm("TMR8 equ 0F1Dh");
[; <" TMR8 equ 0F1Dh ;# ">
[; ;pic18f46j13.h: 2628: typedef union {
[; ;pic18f46j13.h: 2629: struct {
[; ;pic18f46j13.h: 2630: unsigned TMR8 :8;
[; ;pic18f46j13.h: 2631: };
[; ;pic18f46j13.h: 2632: } TMR8bits_t;
[; ;pic18f46j13.h: 2633: extern volatile TMR8bits_t TMR8bits @ 0xF1D;
[; ;pic18f46j13.h: 2643: extern volatile unsigned char T6CON @ 0xF1E;
"2645
[; ;pic18f46j13.h: 2645: asm("T6CON equ 0F1Eh");
[; <" T6CON equ 0F1Eh ;# ">
[; ;pic18f46j13.h: 2648: typedef union {
[; ;pic18f46j13.h: 2649: struct {
[; ;pic18f46j13.h: 2650: unsigned T6CKPS :2;
[; ;pic18f46j13.h: 2651: unsigned TMR6ON :1;
[; ;pic18f46j13.h: 2652: unsigned T6OUTPS :4;
[; ;pic18f46j13.h: 2653: };
[; ;pic18f46j13.h: 2654: struct {
[; ;pic18f46j13.h: 2655: unsigned T6CKPS0 :1;
[; ;pic18f46j13.h: 2656: unsigned T6CKPS1 :1;
[; ;pic18f46j13.h: 2657: unsigned :1;
[; ;pic18f46j13.h: 2658: unsigned T6OUTPS0 :1;
[; ;pic18f46j13.h: 2659: unsigned T6OUTPS1 :1;
[; ;pic18f46j13.h: 2660: unsigned T6OUTPS2 :1;
[; ;pic18f46j13.h: 2661: unsigned T6OUTPS3 :1;
[; ;pic18f46j13.h: 2662: };
[; ;pic18f46j13.h: 2663: } T6CONbits_t;
[; ;pic18f46j13.h: 2664: extern volatile T6CONbits_t T6CONbits @ 0xF1E;
[; ;pic18f46j13.h: 2714: extern volatile unsigned char PR6 @ 0xF1F;
"2716
[; ;pic18f46j13.h: 2716: asm("PR6 equ 0F1Fh");
[; <" PR6 equ 0F1Fh ;# ">
[; ;pic18f46j13.h: 2719: typedef union {
[; ;pic18f46j13.h: 2720: struct {
[; ;pic18f46j13.h: 2721: unsigned PR6 :8;
[; ;pic18f46j13.h: 2722: };
[; ;pic18f46j13.h: 2723: } PR6bits_t;
[; ;pic18f46j13.h: 2724: extern volatile PR6bits_t PR6bits @ 0xF1F;
[; ;pic18f46j13.h: 2734: extern volatile unsigned char TMR6 @ 0xF20;
"2736
[; ;pic18f46j13.h: 2736: asm("TMR6 equ 0F20h");
[; <" TMR6 equ 0F20h ;# ">
[; ;pic18f46j13.h: 2739: typedef union {
[; ;pic18f46j13.h: 2740: struct {
[; ;pic18f46j13.h: 2741: unsigned TMR6 :8;
[; ;pic18f46j13.h: 2742: };
[; ;pic18f46j13.h: 2743: } TMR6bits_t;
[; ;pic18f46j13.h: 2744: extern volatile TMR6bits_t TMR6bits @ 0xF20;
[; ;pic18f46j13.h: 2754: extern volatile unsigned char T5GCON @ 0xF21;
"2756
[; ;pic18f46j13.h: 2756: asm("T5GCON equ 0F21h");
[; <" T5GCON equ 0F21h ;# ">
[; ;pic18f46j13.h: 2759: typedef union {
[; ;pic18f46j13.h: 2760: struct {
[; ;pic18f46j13.h: 2761: unsigned :3;
[; ;pic18f46j13.h: 2762: unsigned T5GGO_NOT_T5DONE :1;
[; ;pic18f46j13.h: 2763: };
[; ;pic18f46j13.h: 2764: struct {
[; ;pic18f46j13.h: 2765: unsigned T5GSS :2;
[; ;pic18f46j13.h: 2766: unsigned T5GVAL :1;
[; ;pic18f46j13.h: 2767: unsigned T5GGO_nT5DONE :1;
[; ;pic18f46j13.h: 2768: unsigned T5GSPM :1;
[; ;pic18f46j13.h: 2769: unsigned T5GTM :1;
[; ;pic18f46j13.h: 2770: unsigned T5GPOL :1;
[; ;pic18f46j13.h: 2771: unsigned TMR5GE :1;
[; ;pic18f46j13.h: 2772: };
[; ;pic18f46j13.h: 2773: struct {
[; ;pic18f46j13.h: 2774: unsigned T5GSS0 :1;
[; ;pic18f46j13.h: 2775: unsigned T5GSS1 :1;
[; ;pic18f46j13.h: 2776: unsigned :1;
[; ;pic18f46j13.h: 2777: unsigned T5GGO :1;
[; ;pic18f46j13.h: 2778: };
[; ;pic18f46j13.h: 2779: struct {
[; ;pic18f46j13.h: 2780: unsigned :3;
[; ;pic18f46j13.h: 2781: unsigned NOT_T5DONE :1;
[; ;pic18f46j13.h: 2782: };
[; ;pic18f46j13.h: 2783: struct {
[; ;pic18f46j13.h: 2784: unsigned :3;
[; ;pic18f46j13.h: 2785: unsigned nT5DONE :1;
[; ;pic18f46j13.h: 2786: };
[; ;pic18f46j13.h: 2787: struct {
[; ;pic18f46j13.h: 2788: unsigned :3;
[; ;pic18f46j13.h: 2789: unsigned T5DONE :1;
[; ;pic18f46j13.h: 2790: };
[; ;pic18f46j13.h: 2791: } T5GCONbits_t;
[; ;pic18f46j13.h: 2792: extern volatile T5GCONbits_t T5GCONbits @ 0xF21;
[; ;pic18f46j13.h: 2867: extern volatile unsigned char T5CON @ 0xF22;
"2869
[; ;pic18f46j13.h: 2869: asm("T5CON equ 0F22h");
[; <" T5CON equ 0F22h ;# ">
[; ;pic18f46j13.h: 2872: typedef union {
[; ;pic18f46j13.h: 2873: struct {
[; ;pic18f46j13.h: 2874: unsigned :2;
[; ;pic18f46j13.h: 2875: unsigned NOT_T5SYNC :1;
[; ;pic18f46j13.h: 2876: };
[; ;pic18f46j13.h: 2877: struct {
[; ;pic18f46j13.h: 2878: unsigned TMR5ON :1;
[; ;pic18f46j13.h: 2879: unsigned RD16 :1;
[; ;pic18f46j13.h: 2880: unsigned nT5SYNC :1;
[; ;pic18f46j13.h: 2881: unsigned T5OSCEN :1;
[; ;pic18f46j13.h: 2882: unsigned T5CKPS :2;
[; ;pic18f46j13.h: 2883: unsigned TMR5CS :2;
[; ;pic18f46j13.h: 2884: };
[; ;pic18f46j13.h: 2885: struct {
[; ;pic18f46j13.h: 2886: unsigned :4;
[; ;pic18f46j13.h: 2887: unsigned T5CKPS0 :1;
[; ;pic18f46j13.h: 2888: unsigned T5CKPS1 :1;
[; ;pic18f46j13.h: 2889: unsigned TMR5CS0 :1;
[; ;pic18f46j13.h: 2890: unsigned TMR5CS1 :1;
[; ;pic18f46j13.h: 2891: };
[; ;pic18f46j13.h: 2892: struct {
[; ;pic18f46j13.h: 2893: unsigned :1;
[; ;pic18f46j13.h: 2894: unsigned RD165 :1;
[; ;pic18f46j13.h: 2895: unsigned :1;
[; ;pic18f46j13.h: 2896: unsigned SOSCEN5 :1;
[; ;pic18f46j13.h: 2897: };
[; ;pic18f46j13.h: 2898: } T5CONbits_t;
[; ;pic18f46j13.h: 2899: extern volatile T5CONbits_t T5CONbits @ 0xF22;
[; ;pic18f46j13.h: 2969: extern volatile unsigned char TMR5L @ 0xF23;
"2971
[; ;pic18f46j13.h: 2971: asm("TMR5L equ 0F23h");
[; <" TMR5L equ 0F23h ;# ">
[; ;pic18f46j13.h: 2974: typedef union {
[; ;pic18f46j13.h: 2975: struct {
[; ;pic18f46j13.h: 2976: unsigned TMR5L :8;
[; ;pic18f46j13.h: 2977: };
[; ;pic18f46j13.h: 2978: } TMR5Lbits_t;
[; ;pic18f46j13.h: 2979: extern volatile TMR5Lbits_t TMR5Lbits @ 0xF23;
[; ;pic18f46j13.h: 2989: extern volatile unsigned char TMR5H @ 0xF24;
"2991
[; ;pic18f46j13.h: 2991: asm("TMR5H equ 0F24h");
[; <" TMR5H equ 0F24h ;# ">
[; ;pic18f46j13.h: 2994: typedef union {
[; ;pic18f46j13.h: 2995: struct {
[; ;pic18f46j13.h: 2996: unsigned TMR5H :8;
[; ;pic18f46j13.h: 2997: };
[; ;pic18f46j13.h: 2998: } TMR5Hbits_t;
[; ;pic18f46j13.h: 2999: extern volatile TMR5Hbits_t TMR5Hbits @ 0xF24;
[; ;pic18f46j13.h: 3009: extern volatile unsigned char CM3CON @ 0xF25;
"3011
[; ;pic18f46j13.h: 3011: asm("CM3CON equ 0F25h");
[; <" CM3CON equ 0F25h ;# ">
[; ;pic18f46j13.h: 3014: typedef union {
[; ;pic18f46j13.h: 3015: struct {
[; ;pic18f46j13.h: 3016: unsigned CCH :2;
[; ;pic18f46j13.h: 3017: unsigned CREF :1;
[; ;pic18f46j13.h: 3018: unsigned EVPOL :2;
[; ;pic18f46j13.h: 3019: unsigned CPOL :1;
[; ;pic18f46j13.h: 3020: unsigned COE :1;
[; ;pic18f46j13.h: 3021: unsigned CON :1;
[; ;pic18f46j13.h: 3022: };
[; ;pic18f46j13.h: 3023: struct {
[; ;pic18f46j13.h: 3024: unsigned CCH0 :1;
[; ;pic18f46j13.h: 3025: unsigned CCH1 :1;
[; ;pic18f46j13.h: 3026: unsigned :1;
[; ;pic18f46j13.h: 3027: unsigned EVPOL0 :1;
[; ;pic18f46j13.h: 3028: unsigned EVPOL1 :1;
[; ;pic18f46j13.h: 3029: };
[; ;pic18f46j13.h: 3030: struct {
[; ;pic18f46j13.h: 3031: unsigned CCH03 :1;
[; ;pic18f46j13.h: 3032: unsigned CCH13 :1;
[; ;pic18f46j13.h: 3033: unsigned CREF3 :1;
[; ;pic18f46j13.h: 3034: unsigned EVPOL03 :1;
[; ;pic18f46j13.h: 3035: unsigned EVPOL13 :1;
[; ;pic18f46j13.h: 3036: unsigned CPOL3 :1;
[; ;pic18f46j13.h: 3037: unsigned COE3 :1;
[; ;pic18f46j13.h: 3038: unsigned CON3 :1;
[; ;pic18f46j13.h: 3039: };
[; ;pic18f46j13.h: 3040: } CM3CONbits_t;
[; ;pic18f46j13.h: 3041: extern volatile CM3CONbits_t CM3CONbits @ 0xF25;
[; ;pic18f46j13.h: 3136: extern volatile unsigned char RTCVALL @ 0xF3A;
"3138
[; ;pic18f46j13.h: 3138: asm("RTCVALL equ 0F3Ah");
[; <" RTCVALL equ 0F3Ah ;# ">
[; ;pic18f46j13.h: 3141: typedef union {
[; ;pic18f46j13.h: 3142: struct {
[; ;pic18f46j13.h: 3143: unsigned RTCVALL :8;
[; ;pic18f46j13.h: 3144: };
[; ;pic18f46j13.h: 3145: } RTCVALLbits_t;
[; ;pic18f46j13.h: 3146: extern volatile RTCVALLbits_t RTCVALLbits @ 0xF3A;
[; ;pic18f46j13.h: 3156: extern volatile unsigned char RTCVALH @ 0xF3B;
"3158
[; ;pic18f46j13.h: 3158: asm("RTCVALH equ 0F3Bh");
[; <" RTCVALH equ 0F3Bh ;# ">
[; ;pic18f46j13.h: 3161: typedef union {
[; ;pic18f46j13.h: 3162: struct {
[; ;pic18f46j13.h: 3163: unsigned RTCVALH :8;
[; ;pic18f46j13.h: 3164: };
[; ;pic18f46j13.h: 3165: struct {
[; ;pic18f46j13.h: 3166: unsigned WAITE0 :1;
[; ;pic18f46j13.h: 3167: unsigned WAITE1 :1;
[; ;pic18f46j13.h: 3168: unsigned WAITM0 :1;
[; ;pic18f46j13.h: 3169: unsigned WAITM1 :1;
[; ;pic18f46j13.h: 3170: unsigned WAITM2 :1;
[; ;pic18f46j13.h: 3171: unsigned WAITM3 :1;
[; ;pic18f46j13.h: 3172: unsigned WAITB0 :1;
[; ;pic18f46j13.h: 3173: unsigned WAITB1 :1;
[; ;pic18f46j13.h: 3174: };
[; ;pic18f46j13.h: 3175: } RTCVALHbits_t;
[; ;pic18f46j13.h: 3176: extern volatile RTCVALHbits_t RTCVALHbits @ 0xF3B;
[; ;pic18f46j13.h: 3226: extern volatile unsigned char PADCFG1 @ 0xF3C;
"3228
[; ;pic18f46j13.h: 3228: asm("PADCFG1 equ 0F3Ch");
[; <" PADCFG1 equ 0F3Ch ;# ">
[; ;pic18f46j13.h: 3231: typedef union {
[; ;pic18f46j13.h: 3232: struct {
[; ;pic18f46j13.h: 3233: unsigned PMPTTL :1;
[; ;pic18f46j13.h: 3234: unsigned RTSECSEL0 :1;
[; ;pic18f46j13.h: 3235: unsigned RTSECSEL1 :1;
[; ;pic18f46j13.h: 3236: };
[; ;pic18f46j13.h: 3237: } PADCFG1bits_t;
[; ;pic18f46j13.h: 3238: extern volatile PADCFG1bits_t PADCFG1bits @ 0xF3C;
[; ;pic18f46j13.h: 3258: extern volatile unsigned char REFOCON @ 0xF3D;
"3260
[; ;pic18f46j13.h: 3260: asm("REFOCON equ 0F3Dh");
[; <" REFOCON equ 0F3Dh ;# ">
[; ;pic18f46j13.h: 3263: typedef union {
[; ;pic18f46j13.h: 3264: struct {
[; ;pic18f46j13.h: 3265: unsigned RODIV :4;
[; ;pic18f46j13.h: 3266: unsigned ROSEL :1;
[; ;pic18f46j13.h: 3267: unsigned ROSSLP :1;
[; ;pic18f46j13.h: 3268: unsigned :1;
[; ;pic18f46j13.h: 3269: unsigned ROON :1;
[; ;pic18f46j13.h: 3270: };
[; ;pic18f46j13.h: 3271: struct {
[; ;pic18f46j13.h: 3272: unsigned RODIV0 :1;
[; ;pic18f46j13.h: 3273: unsigned RODIV1 :1;
[; ;pic18f46j13.h: 3274: unsigned RODIV2 :1;
[; ;pic18f46j13.h: 3275: unsigned RODIV3 :1;
[; ;pic18f46j13.h: 3276: };
[; ;pic18f46j13.h: 3277: } REFOCONbits_t;
[; ;pic18f46j13.h: 3278: extern volatile REFOCONbits_t REFOCONbits @ 0xF3D;
[; ;pic18f46j13.h: 3323: extern volatile unsigned char RTCCAL @ 0xF3E;
"3325
[; ;pic18f46j13.h: 3325: asm("RTCCAL equ 0F3Eh");
[; <" RTCCAL equ 0F3Eh ;# ">
[; ;pic18f46j13.h: 3328: typedef union {
[; ;pic18f46j13.h: 3329: struct {
[; ;pic18f46j13.h: 3330: unsigned CAL :8;
[; ;pic18f46j13.h: 3331: };
[; ;pic18f46j13.h: 3332: struct {
[; ;pic18f46j13.h: 3333: unsigned CAL0 :1;
[; ;pic18f46j13.h: 3334: unsigned CAL1 :1;
[; ;pic18f46j13.h: 3335: unsigned CAL2 :1;
[; ;pic18f46j13.h: 3336: unsigned CAL3 :1;
[; ;pic18f46j13.h: 3337: unsigned CAL4 :1;
[; ;pic18f46j13.h: 3338: unsigned CAL5 :1;
[; ;pic18f46j13.h: 3339: unsigned CAL6 :1;
[; ;pic18f46j13.h: 3340: unsigned CAL7 :1;
[; ;pic18f46j13.h: 3341: };
[; ;pic18f46j13.h: 3342: } RTCCALbits_t;
[; ;pic18f46j13.h: 3343: extern volatile RTCCALbits_t RTCCALbits @ 0xF3E;
[; ;pic18f46j13.h: 3393: extern volatile unsigned char RTCCFG @ 0xF3F;
"3395
[; ;pic18f46j13.h: 3395: asm("RTCCFG equ 0F3Fh");
[; <" RTCCFG equ 0F3Fh ;# ">
[; ;pic18f46j13.h: 3398: typedef union {
[; ;pic18f46j13.h: 3399: struct {
[; ;pic18f46j13.h: 3400: unsigned RTCPTR0 :1;
[; ;pic18f46j13.h: 3401: unsigned RTCPTR1 :1;
[; ;pic18f46j13.h: 3402: unsigned RTCOE :1;
[; ;pic18f46j13.h: 3403: unsigned HALFSEC :1;
[; ;pic18f46j13.h: 3404: unsigned RTCSYNC :1;
[; ;pic18f46j13.h: 3405: unsigned RTCWREN :1;
[; ;pic18f46j13.h: 3406: unsigned :1;
[; ;pic18f46j13.h: 3407: unsigned RTCEN :1;
[; ;pic18f46j13.h: 3408: };
[; ;pic18f46j13.h: 3409: } RTCCFGbits_t;
[; ;pic18f46j13.h: 3410: extern volatile RTCCFGbits_t RTCCFGbits @ 0xF3F;
[; ;pic18f46j13.h: 3450: extern volatile unsigned char ODCON3 @ 0xF40;
"3452
[; ;pic18f46j13.h: 3452: asm("ODCON3 equ 0F40h");
[; <" ODCON3 equ 0F40h ;# ">
[; ;pic18f46j13.h: 3455: typedef union {
[; ;pic18f46j13.h: 3456: struct {
[; ;pic18f46j13.h: 3457: unsigned SPI1OD :1;
[; ;pic18f46j13.h: 3458: unsigned SPI2OD :1;
[; ;pic18f46j13.h: 3459: unsigned :5;
[; ;pic18f46j13.h: 3460: unsigned CTMUDS :1;
[; ;pic18f46j13.h: 3461: };
[; ;pic18f46j13.h: 3462: } ODCON3bits_t;
[; ;pic18f46j13.h: 3463: extern volatile ODCON3bits_t ODCON3bits @ 0xF40;
[; ;pic18f46j13.h: 3483: extern volatile unsigned char ODCON2 @ 0xF41;
"3485
[; ;pic18f46j13.h: 3485: asm("ODCON2 equ 0F41h");
[; <" ODCON2 equ 0F41h ;# ">
[; ;pic18f46j13.h: 3488: typedef union {
[; ;pic18f46j13.h: 3489: struct {
[; ;pic18f46j13.h: 3490: unsigned U1OD :1;
[; ;pic18f46j13.h: 3491: unsigned U2OD :1;
[; ;pic18f46j13.h: 3492: unsigned CCP9OD :1;
[; ;pic18f46j13.h: 3493: unsigned CCP10OD :1;
[; ;pic18f46j13.h: 3494: };
[; ;pic18f46j13.h: 3495: } ODCON2bits_t;
[; ;pic18f46j13.h: 3496: extern volatile ODCON2bits_t ODCON2bits @ 0xF41;
[; ;pic18f46j13.h: 3521: extern volatile unsigned char ODCON1 @ 0xF42;
"3523
[; ;pic18f46j13.h: 3523: asm("ODCON1 equ 0F42h");
[; <" ODCON1 equ 0F42h ;# ">
[; ;pic18f46j13.h: 3526: typedef union {
[; ;pic18f46j13.h: 3527: struct {
[; ;pic18f46j13.h: 3528: unsigned ECCP1OD :1;
[; ;pic18f46j13.h: 3529: unsigned ECCP2OD :1;
[; ;pic18f46j13.h: 3530: unsigned ECCP3OD :1;
[; ;pic18f46j13.h: 3531: unsigned CCP4OD :1;
[; ;pic18f46j13.h: 3532: unsigned CCP5OD :1;
[; ;pic18f46j13.h: 3533: unsigned CCP6OD :1;
[; ;pic18f46j13.h: 3534: unsigned CCP7OD :1;
[; ;pic18f46j13.h: 3535: unsigned CCP8OD :1;
[; ;pic18f46j13.h: 3536: };
[; ;pic18f46j13.h: 3537: } ODCON1bits_t;
[; ;pic18f46j13.h: 3538: extern volatile ODCON1bits_t ODCON1bits @ 0xF42;
[; ;pic18f46j13.h: 3583: extern volatile unsigned char ALRMVALL @ 0xF44;
"3585
[; ;pic18f46j13.h: 3585: asm("ALRMVALL equ 0F44h");
[; <" ALRMVALL equ 0F44h ;# ">
[; ;pic18f46j13.h: 3588: typedef union {
[; ;pic18f46j13.h: 3589: struct {
[; ;pic18f46j13.h: 3590: unsigned ALRMVALL :8;
[; ;pic18f46j13.h: 3591: };
[; ;pic18f46j13.h: 3592: } ALRMVALLbits_t;
[; ;pic18f46j13.h: 3593: extern volatile ALRMVALLbits_t ALRMVALLbits @ 0xF44;
[; ;pic18f46j13.h: 3603: extern volatile unsigned char ALRMVALH @ 0xF45;
"3605
[; ;pic18f46j13.h: 3605: asm("ALRMVALH equ 0F45h");
[; <" ALRMVALH equ 0F45h ;# ">
[; ;pic18f46j13.h: 3608: typedef union {
[; ;pic18f46j13.h: 3609: struct {
[; ;pic18f46j13.h: 3610: unsigned ALRMVALH :8;
[; ;pic18f46j13.h: 3611: };
[; ;pic18f46j13.h: 3612: } ALRMVALHbits_t;
[; ;pic18f46j13.h: 3613: extern volatile ALRMVALHbits_t ALRMVALHbits @ 0xF45;
[; ;pic18f46j13.h: 3623: extern volatile unsigned char ALRMRPT @ 0xF46;
"3625
[; ;pic18f46j13.h: 3625: asm("ALRMRPT equ 0F46h");
[; <" ALRMRPT equ 0F46h ;# ">
[; ;pic18f46j13.h: 3628: typedef union {
[; ;pic18f46j13.h: 3629: struct {
[; ;pic18f46j13.h: 3630: unsigned ARPT :8;
[; ;pic18f46j13.h: 3631: };
[; ;pic18f46j13.h: 3632: struct {
[; ;pic18f46j13.h: 3633: unsigned ARPT0 :1;
[; ;pic18f46j13.h: 3634: unsigned ARPT1 :1;
[; ;pic18f46j13.h: 3635: unsigned ARPT2 :1;
[; ;pic18f46j13.h: 3636: unsigned ARPT3 :1;
[; ;pic18f46j13.h: 3637: unsigned ARPT4 :1;
[; ;pic18f46j13.h: 3638: unsigned ARPT5 :1;
[; ;pic18f46j13.h: 3639: unsigned ARPT6 :1;
[; ;pic18f46j13.h: 3640: unsigned ARPT7 :1;
[; ;pic18f46j13.h: 3641: };
[; ;pic18f46j13.h: 3642: } ALRMRPTbits_t;
[; ;pic18f46j13.h: 3643: extern volatile ALRMRPTbits_t ALRMRPTbits @ 0xF46;
[; ;pic18f46j13.h: 3693: extern volatile unsigned char ALRMCFG @ 0xF47;
"3695
[; ;pic18f46j13.h: 3695: asm("ALRMCFG equ 0F47h");
[; <" ALRMCFG equ 0F47h ;# ">
[; ;pic18f46j13.h: 3698: typedef union {
[; ;pic18f46j13.h: 3699: struct {
[; ;pic18f46j13.h: 3700: unsigned ALRMPTR :2;
[; ;pic18f46j13.h: 3701: unsigned AMASK :4;
[; ;pic18f46j13.h: 3702: unsigned CHIME :1;
[; ;pic18f46j13.h: 3703: unsigned ALRMEN :1;
[; ;pic18f46j13.h: 3704: };
[; ;pic18f46j13.h: 3705: struct {
[; ;pic18f46j13.h: 3706: unsigned ALRMPTR0 :1;
[; ;pic18f46j13.h: 3707: unsigned ALRMPTR1 :1;
[; ;pic18f46j13.h: 3708: unsigned AMASK0 :1;
[; ;pic18f46j13.h: 3709: unsigned AMASK1 :1;
[; ;pic18f46j13.h: 3710: unsigned AMASK2 :1;
[; ;pic18f46j13.h: 3711: unsigned AMASK3 :1;
[; ;pic18f46j13.h: 3712: };
[; ;pic18f46j13.h: 3713: } ALRMCFGbits_t;
[; ;pic18f46j13.h: 3714: extern volatile ALRMCFGbits_t ALRMCFGbits @ 0xF47;
[; ;pic18f46j13.h: 3769: extern volatile unsigned char ANCON0 @ 0xF48;
"3771
[; ;pic18f46j13.h: 3771: asm("ANCON0 equ 0F48h");
[; <" ANCON0 equ 0F48h ;# ">
[; ;pic18f46j13.h: 3774: typedef union {
[; ;pic18f46j13.h: 3775: struct {
[; ;pic18f46j13.h: 3776: unsigned PCFG0 :1;
[; ;pic18f46j13.h: 3777: unsigned PCFG1 :1;
[; ;pic18f46j13.h: 3778: unsigned PCFG2 :1;
[; ;pic18f46j13.h: 3779: unsigned PCFG3 :1;
[; ;pic18f46j13.h: 3780: unsigned PCFG4 :1;
[; ;pic18f46j13.h: 3781: unsigned PCFG5 :1;
[; ;pic18f46j13.h: 3782: unsigned PCFG6 :1;
[; ;pic18f46j13.h: 3783: unsigned PCFG7 :1;
[; ;pic18f46j13.h: 3784: };
[; ;pic18f46j13.h: 3785: } ANCON0bits_t;
[; ;pic18f46j13.h: 3786: extern volatile ANCON0bits_t ANCON0bits @ 0xF48;
[; ;pic18f46j13.h: 3831: extern volatile unsigned char ANCON1 @ 0xF49;
"3833
[; ;pic18f46j13.h: 3833: asm("ANCON1 equ 0F49h");
[; <" ANCON1 equ 0F49h ;# ">
[; ;pic18f46j13.h: 3836: typedef union {
[; ;pic18f46j13.h: 3837: struct {
[; ;pic18f46j13.h: 3838: unsigned PCFG8 :1;
[; ;pic18f46j13.h: 3839: unsigned PCFG9 :1;
[; ;pic18f46j13.h: 3840: unsigned PCFG10 :1;
[; ;pic18f46j13.h: 3841: unsigned PCFG11 :1;
[; ;pic18f46j13.h: 3842: unsigned PCFG12 :1;
[; ;pic18f46j13.h: 3843: unsigned :2;
[; ;pic18f46j13.h: 3844: unsigned VBGEN :1;
[; ;pic18f46j13.h: 3845: };
[; ;pic18f46j13.h: 3846: struct {
[; ;pic18f46j13.h: 3847: unsigned :7;
[; ;pic18f46j13.h: 3848: unsigned PCFG15 :1;
[; ;pic18f46j13.h: 3849: };
[; ;pic18f46j13.h: 3850: } ANCON1bits_t;
[; ;pic18f46j13.h: 3851: extern volatile ANCON1bits_t ANCON1bits @ 0xF49;
[; ;pic18f46j13.h: 3891: extern volatile unsigned char DSWAKEL @ 0xF4A;
"3893
[; ;pic18f46j13.h: 3893: asm("DSWAKEL equ 0F4Ah");
[; <" DSWAKEL equ 0F4Ah ;# ">
[; ;pic18f46j13.h: 3896: typedef union {
[; ;pic18f46j13.h: 3897: struct {
[; ;pic18f46j13.h: 3898: unsigned DSPOR :1;
[; ;pic18f46j13.h: 3899: unsigned :1;
[; ;pic18f46j13.h: 3900: unsigned DSMCLR :1;
[; ;pic18f46j13.h: 3901: unsigned DSRTC :1;
[; ;pic18f46j13.h: 3902: unsigned DSWDT :1;
[; ;pic18f46j13.h: 3903: unsigned DSULP :1;
[; ;pic18f46j13.h: 3904: unsigned :1;
[; ;pic18f46j13.h: 3905: unsigned DSFLT :1;
[; ;pic18f46j13.h: 3906: };
[; ;pic18f46j13.h: 3907: } DSWAKELbits_t;
[; ;pic18f46j13.h: 3908: extern volatile DSWAKELbits_t DSWAKELbits @ 0xF4A;
[; ;pic18f46j13.h: 3943: extern volatile unsigned char DSWAKEH @ 0xF4B;
"3945
[; ;pic18f46j13.h: 3945: asm("DSWAKEH equ 0F4Bh");
[; <" DSWAKEH equ 0F4Bh ;# ">
[; ;pic18f46j13.h: 3948: typedef union {
[; ;pic18f46j13.h: 3949: struct {
[; ;pic18f46j13.h: 3950: unsigned DSINT0 :1;
[; ;pic18f46j13.h: 3951: };
[; ;pic18f46j13.h: 3952: } DSWAKEHbits_t;
[; ;pic18f46j13.h: 3953: extern volatile DSWAKEHbits_t DSWAKEHbits @ 0xF4B;
[; ;pic18f46j13.h: 3963: extern volatile unsigned char DSCONL @ 0xF4C;
"3965
[; ;pic18f46j13.h: 3965: asm("DSCONL equ 0F4Ch");
[; <" DSCONL equ 0F4Ch ;# ">
[; ;pic18f46j13.h: 3968: typedef union {
[; ;pic18f46j13.h: 3969: struct {
[; ;pic18f46j13.h: 3970: unsigned RELEASE :1;
[; ;pic18f46j13.h: 3971: unsigned DSBOR :1;
[; ;pic18f46j13.h: 3972: unsigned ULPWDIS :1;
[; ;pic18f46j13.h: 3973: };
[; ;pic18f46j13.h: 3974: } DSCONLbits_t;
[; ;pic18f46j13.h: 3975: extern volatile DSCONLbits_t DSCONLbits @ 0xF4C;
[; ;pic18f46j13.h: 3995: extern volatile unsigned char DSCONH @ 0xF4D;
"3997
[; ;pic18f46j13.h: 3997: asm("DSCONH equ 0F4Dh");
[; <" DSCONH equ 0F4Dh ;# ">
[; ;pic18f46j13.h: 4000: typedef union {
[; ;pic18f46j13.h: 4001: struct {
[; ;pic18f46j13.h: 4002: unsigned RTCWDIS :1;
[; ;pic18f46j13.h: 4003: unsigned DSULPEN :1;
[; ;pic18f46j13.h: 4004: unsigned :5;
[; ;pic18f46j13.h: 4005: unsigned DSEN :1;
[; ;pic18f46j13.h: 4006: };
[; ;pic18f46j13.h: 4007: } DSCONHbits_t;
[; ;pic18f46j13.h: 4008: extern volatile DSCONHbits_t DSCONHbits @ 0xF4D;
[; ;pic18f46j13.h: 4028: extern volatile unsigned char DSGPR0 @ 0xF4E;
"4030
[; ;pic18f46j13.h: 4030: asm("DSGPR0 equ 0F4Eh");
[; <" DSGPR0 equ 0F4Eh ;# ">
[; ;pic18f46j13.h: 4033: typedef union {
[; ;pic18f46j13.h: 4034: struct {
[; ;pic18f46j13.h: 4035: unsigned DSGPR0 :8;
[; ;pic18f46j13.h: 4036: };
[; ;pic18f46j13.h: 4037: } DSGPR0bits_t;
[; ;pic18f46j13.h: 4038: extern volatile DSGPR0bits_t DSGPR0bits @ 0xF4E;
[; ;pic18f46j13.h: 4048: extern volatile unsigned char DSGPR1 @ 0xF4F;
"4050
[; ;pic18f46j13.h: 4050: asm("DSGPR1 equ 0F4Fh");
[; <" DSGPR1 equ 0F4Fh ;# ">
[; ;pic18f46j13.h: 4053: typedef union {
[; ;pic18f46j13.h: 4054: struct {
[; ;pic18f46j13.h: 4055: unsigned DSGPR1 :8;
[; ;pic18f46j13.h: 4056: };
[; ;pic18f46j13.h: 4057: } DSGPR1bits_t;
[; ;pic18f46j13.h: 4058: extern volatile DSGPR1bits_t DSGPR1bits @ 0xF4F;
[; ;pic18f46j13.h: 4068: extern volatile unsigned char CCPTMRS2 @ 0xF50;
"4070
[; ;pic18f46j13.h: 4070: asm("CCPTMRS2 equ 0F50h");
[; <" CCPTMRS2 equ 0F50h ;# ">
[; ;pic18f46j13.h: 4073: typedef union {
[; ;pic18f46j13.h: 4074: struct {
[; ;pic18f46j13.h: 4075: unsigned C8TSEL :2;
[; ;pic18f46j13.h: 4076: unsigned C9TSEL0 :1;
[; ;pic18f46j13.h: 4077: unsigned :1;
[; ;pic18f46j13.h: 4078: unsigned C10TSEL0 :1;
[; ;pic18f46j13.h: 4079: };
[; ;pic18f46j13.h: 4080: struct {
[; ;pic18f46j13.h: 4081: unsigned C8TSEL0 :1;
[; ;pic18f46j13.h: 4082: unsigned C8TSEL1 :1;
[; ;pic18f46j13.h: 4083: };
[; ;pic18f46j13.h: 4084: } CCPTMRS2bits_t;
[; ;pic18f46j13.h: 4085: extern volatile CCPTMRS2bits_t CCPTMRS2bits @ 0xF50;
[; ;pic18f46j13.h: 4115: extern volatile unsigned char CCPTMRS1 @ 0xF51;
"4117
[; ;pic18f46j13.h: 4117: asm("CCPTMRS1 equ 0F51h");
[; <" CCPTMRS1 equ 0F51h ;# ">
[; ;pic18f46j13.h: 4120: typedef union {
[; ;pic18f46j13.h: 4121: struct {
[; ;pic18f46j13.h: 4122: unsigned C4TSEL :2;
[; ;pic18f46j13.h: 4123: unsigned C5TSEL0 :1;
[; ;pic18f46j13.h: 4124: unsigned :1;
[; ;pic18f46j13.h: 4125: unsigned C6TSEL0 :1;
[; ;pic18f46j13.h: 4126: unsigned :1;
[; ;pic18f46j13.h: 4127: unsigned C7TSEL :2;
[; ;pic18f46j13.h: 4128: };
[; ;pic18f46j13.h: 4129: struct {
[; ;pic18f46j13.h: 4130: unsigned C4TSEL0 :1;
[; ;pic18f46j13.h: 4131: unsigned C4TSEL1 :1;
[; ;pic18f46j13.h: 4132: unsigned :4;
[; ;pic18f46j13.h: 4133: unsigned C7TSEL0 :1;
[; ;pic18f46j13.h: 4134: unsigned C7TSEL1 :1;
[; ;pic18f46j13.h: 4135: };
[; ;pic18f46j13.h: 4136: } CCPTMRS1bits_t;
[; ;pic18f46j13.h: 4137: extern volatile CCPTMRS1bits_t CCPTMRS1bits @ 0xF51;
[; ;pic18f46j13.h: 4182: extern volatile unsigned char CCPTMRS0 @ 0xF52;
"4184
[; ;pic18f46j13.h: 4184: asm("CCPTMRS0 equ 0F52h");
[; <" CCPTMRS0 equ 0F52h ;# ">
[; ;pic18f46j13.h: 4187: typedef union {
[; ;pic18f46j13.h: 4188: struct {
[; ;pic18f46j13.h: 4189: unsigned C1TSEL :3;
[; ;pic18f46j13.h: 4190: unsigned C2TSEL :3;
[; ;pic18f46j13.h: 4191: unsigned C3TSEL :2;
[; ;pic18f46j13.h: 4192: };
[; ;pic18f46j13.h: 4193: struct {
[; ;pic18f46j13.h: 4194: unsigned C1TSEL0 :1;
[; ;pic18f46j13.h: 4195: unsigned C1TSEL1 :1;
[; ;pic18f46j13.h: 4196: unsigned C1TSEL2 :1;
[; ;pic18f46j13.h: 4197: unsigned C2TSEL0 :1;
[; ;pic18f46j13.h: 4198: unsigned C2TSEL1 :1;
[; ;pic18f46j13.h: 4199: unsigned C2TSEL2 :1;
[; ;pic18f46j13.h: 4200: unsigned C3TSEL0 :1;
[; ;pic18f46j13.h: 4201: unsigned C3TSEL1 :1;
[; ;pic18f46j13.h: 4202: };
[; ;pic18f46j13.h: 4203: } CCPTMRS0bits_t;
[; ;pic18f46j13.h: 4204: extern volatile CCPTMRS0bits_t CCPTMRS0bits @ 0xF52;
[; ;pic18f46j13.h: 4264: extern volatile unsigned char CVRCON @ 0xF53;
"4266
[; ;pic18f46j13.h: 4266: asm("CVRCON equ 0F53h");
[; <" CVRCON equ 0F53h ;# ">
[; ;pic18f46j13.h: 4269: typedef union {
[; ;pic18f46j13.h: 4270: struct {
[; ;pic18f46j13.h: 4271: unsigned CVR :4;
[; ;pic18f46j13.h: 4272: unsigned CVRSS :1;
[; ;pic18f46j13.h: 4273: unsigned CVRR :1;
[; ;pic18f46j13.h: 4274: unsigned CVROE :1;
[; ;pic18f46j13.h: 4275: unsigned CVREN :1;
[; ;pic18f46j13.h: 4276: };
[; ;pic18f46j13.h: 4277: struct {
[; ;pic18f46j13.h: 4278: unsigned CVR0 :1;
[; ;pic18f46j13.h: 4279: unsigned CVR1 :1;
[; ;pic18f46j13.h: 4280: unsigned CVR2 :1;
[; ;pic18f46j13.h: 4281: unsigned CVR3 :1;
[; ;pic18f46j13.h: 4282: };
[; ;pic18f46j13.h: 4283: struct {
[; ;pic18f46j13.h: 4284: unsigned :6;
[; ;pic18f46j13.h: 4285: unsigned CVROEN :1;
[; ;pic18f46j13.h: 4286: };
[; ;pic18f46j13.h: 4287: } CVRCONbits_t;
[; ;pic18f46j13.h: 4288: extern volatile CVRCONbits_t CVRCONbits @ 0xF53;
[; ;pic18f46j13.h: 4343: extern volatile unsigned char PMSTATL @ 0xF54;
"4345
[; ;pic18f46j13.h: 4345: asm("PMSTATL equ 0F54h");
[; <" PMSTATL equ 0F54h ;# ">
[; ;pic18f46j13.h: 4348: typedef union {
[; ;pic18f46j13.h: 4349: struct {
[; ;pic18f46j13.h: 4350: unsigned OB0E :1;
[; ;pic18f46j13.h: 4351: unsigned OB1E :1;
[; ;pic18f46j13.h: 4352: unsigned OB2E :1;
[; ;pic18f46j13.h: 4353: unsigned OB3E :1;
[; ;pic18f46j13.h: 4354: unsigned :2;
[; ;pic18f46j13.h: 4355: unsigned OBUF :1;
[; ;pic18f46j13.h: 4356: unsigned OBE :1;
[; ;pic18f46j13.h: 4357: };
[; ;pic18f46j13.h: 4358: } PMSTATLbits_t;
[; ;pic18f46j13.h: 4359: extern volatile PMSTATLbits_t PMSTATLbits @ 0xF54;
[; ;pic18f46j13.h: 4394: extern volatile unsigned char PMSTATH @ 0xF55;
"4396
[; ;pic18f46j13.h: 4396: asm("PMSTATH equ 0F55h");
[; <" PMSTATH equ 0F55h ;# ">
[; ;pic18f46j13.h: 4399: typedef union {
[; ;pic18f46j13.h: 4400: struct {
[; ;pic18f46j13.h: 4401: unsigned IB0F :1;
[; ;pic18f46j13.h: 4402: unsigned IB1F :1;
[; ;pic18f46j13.h: 4403: unsigned IB2F :1;
[; ;pic18f46j13.h: 4404: unsigned IB3F :1;
[; ;pic18f46j13.h: 4405: unsigned :2;
[; ;pic18f46j13.h: 4406: unsigned IBOV :1;
[; ;pic18f46j13.h: 4407: unsigned IBF :1;
[; ;pic18f46j13.h: 4408: };
[; ;pic18f46j13.h: 4409: } PMSTATHbits_t;
[; ;pic18f46j13.h: 4410: extern volatile PMSTATHbits_t PMSTATHbits @ 0xF55;
[; ;pic18f46j13.h: 4445: extern volatile unsigned char PMEL @ 0xF56;
"4447
[; ;pic18f46j13.h: 4447: asm("PMEL equ 0F56h");
[; <" PMEL equ 0F56h ;# ">
[; ;pic18f46j13.h: 4450: typedef union {
[; ;pic18f46j13.h: 4451: struct {
[; ;pic18f46j13.h: 4452: unsigned PTENL :8;
[; ;pic18f46j13.h: 4453: };
[; ;pic18f46j13.h: 4454: struct {
[; ;pic18f46j13.h: 4455: unsigned PTEN0 :1;
[; ;pic18f46j13.h: 4456: unsigned PTEN1 :1;
[; ;pic18f46j13.h: 4457: unsigned PTEN2 :1;
[; ;pic18f46j13.h: 4458: unsigned PTEN3 :1;
[; ;pic18f46j13.h: 4459: unsigned PTEN4 :1;
[; ;pic18f46j13.h: 4460: unsigned PTEN5 :1;
[; ;pic18f46j13.h: 4461: unsigned PTEN6 :1;
[; ;pic18f46j13.h: 4462: unsigned PTEN7 :1;
[; ;pic18f46j13.h: 4463: };
[; ;pic18f46j13.h: 4464: } PMELbits_t;
[; ;pic18f46j13.h: 4465: extern volatile PMELbits_t PMELbits @ 0xF56;
[; ;pic18f46j13.h: 4515: extern volatile unsigned char PMEH @ 0xF57;
"4517
[; ;pic18f46j13.h: 4517: asm("PMEH equ 0F57h");
[; <" PMEH equ 0F57h ;# ">
[; ;pic18f46j13.h: 4520: typedef union {
[; ;pic18f46j13.h: 4521: struct {
[; ;pic18f46j13.h: 4522: unsigned PTENH :8;
[; ;pic18f46j13.h: 4523: };
[; ;pic18f46j13.h: 4524: struct {
[; ;pic18f46j13.h: 4525: unsigned PTEN8 :1;
[; ;pic18f46j13.h: 4526: unsigned PTEN9 :1;
[; ;pic18f46j13.h: 4527: unsigned PTEN10 :1;
[; ;pic18f46j13.h: 4528: unsigned PTEN11 :1;
[; ;pic18f46j13.h: 4529: unsigned PTEN12 :1;
[; ;pic18f46j13.h: 4530: unsigned PTEN13 :1;
[; ;pic18f46j13.h: 4531: unsigned PTEN14 :1;
[; ;pic18f46j13.h: 4532: unsigned PTEN15 :1;
[; ;pic18f46j13.h: 4533: };
[; ;pic18f46j13.h: 4534: } PMEHbits_t;
[; ;pic18f46j13.h: 4535: extern volatile PMEHbits_t PMEHbits @ 0xF57;
[; ;pic18f46j13.h: 4585: extern volatile unsigned char PMDIN2L @ 0xF58;
"4587
[; ;pic18f46j13.h: 4587: asm("PMDIN2L equ 0F58h");
[; <" PMDIN2L equ 0F58h ;# ">
[; ;pic18f46j13.h: 4590: typedef union {
[; ;pic18f46j13.h: 4591: struct {
[; ;pic18f46j13.h: 4592: unsigned DATAL :8;
[; ;pic18f46j13.h: 4593: };
[; ;pic18f46j13.h: 4594: } PMDIN2Lbits_t;
[; ;pic18f46j13.h: 4595: extern volatile PMDIN2Lbits_t PMDIN2Lbits @ 0xF58;
[; ;pic18f46j13.h: 4605: extern volatile unsigned char PMDIN2H @ 0xF59;
"4607
[; ;pic18f46j13.h: 4607: asm("PMDIN2H equ 0F59h");
[; <" PMDIN2H equ 0F59h ;# ">
[; ;pic18f46j13.h: 4610: typedef union {
[; ;pic18f46j13.h: 4611: struct {
[; ;pic18f46j13.h: 4612: unsigned DATAH :8;
[; ;pic18f46j13.h: 4613: };
[; ;pic18f46j13.h: 4614: } PMDIN2Hbits_t;
[; ;pic18f46j13.h: 4615: extern volatile PMDIN2Hbits_t PMDIN2Hbits @ 0xF59;
[; ;pic18f46j13.h: 4625: extern volatile unsigned char PMDOUT2L @ 0xF5A;
"4627
[; ;pic18f46j13.h: 4627: asm("PMDOUT2L equ 0F5Ah");
[; <" PMDOUT2L equ 0F5Ah ;# ">
[; ;pic18f46j13.h: 4630: typedef union {
[; ;pic18f46j13.h: 4631: struct {
[; ;pic18f46j13.h: 4632: unsigned DATAL :8;
[; ;pic18f46j13.h: 4633: };
[; ;pic18f46j13.h: 4634: } PMDOUT2Lbits_t;
[; ;pic18f46j13.h: 4635: extern volatile PMDOUT2Lbits_t PMDOUT2Lbits @ 0xF5A;
[; ;pic18f46j13.h: 4645: extern volatile unsigned char PMDOUT2H @ 0xF5B;
"4647
[; ;pic18f46j13.h: 4647: asm("PMDOUT2H equ 0F5Bh");
[; <" PMDOUT2H equ 0F5Bh ;# ">
[; ;pic18f46j13.h: 4650: typedef union {
[; ;pic18f46j13.h: 4651: struct {
[; ;pic18f46j13.h: 4652: unsigned DATAH :8;
[; ;pic18f46j13.h: 4653: };
[; ;pic18f46j13.h: 4654: } PMDOUT2Hbits_t;
[; ;pic18f46j13.h: 4655: extern volatile PMDOUT2Hbits_t PMDOUT2Hbits @ 0xF5B;
[; ;pic18f46j13.h: 4665: extern volatile unsigned char PMMODEL @ 0xF5C;
"4667
[; ;pic18f46j13.h: 4667: asm("PMMODEL equ 0F5Ch");
[; <" PMMODEL equ 0F5Ch ;# ">
[; ;pic18f46j13.h: 4670: typedef union {
[; ;pic18f46j13.h: 4671: struct {
[; ;pic18f46j13.h: 4672: unsigned WAITE :2;
[; ;pic18f46j13.h: 4673: unsigned WAITM :4;
[; ;pic18f46j13.h: 4674: unsigned WAITB :2;
[; ;pic18f46j13.h: 4675: };
[; ;pic18f46j13.h: 4676: struct {
[; ;pic18f46j13.h: 4677: unsigned WAITE0 :1;
[; ;pic18f46j13.h: 4678: unsigned WAITE1 :1;
[; ;pic18f46j13.h: 4679: unsigned WAITM0 :1;
[; ;pic18f46j13.h: 4680: unsigned WAITM1 :1;
[; ;pic18f46j13.h: 4681: unsigned WAITM2 :1;
[; ;pic18f46j13.h: 4682: unsigned WAITM3 :1;
[; ;pic18f46j13.h: 4683: unsigned WAITB0 :1;
[; ;pic18f46j13.h: 4684: unsigned WAITB1 :1;
[; ;pic18f46j13.h: 4685: };
[; ;pic18f46j13.h: 4686: } PMMODELbits_t;
[; ;pic18f46j13.h: 4687: extern volatile PMMODELbits_t PMMODELbits @ 0xF5C;
[; ;pic18f46j13.h: 4747: extern volatile unsigned char PMMODEH @ 0xF5D;
"4749
[; ;pic18f46j13.h: 4749: asm("PMMODEH equ 0F5Dh");
[; <" PMMODEH equ 0F5Dh ;# ">
[; ;pic18f46j13.h: 4752: typedef union {
[; ;pic18f46j13.h: 4753: struct {
[; ;pic18f46j13.h: 4754: unsigned MODE0 :1;
[; ;pic18f46j13.h: 4755: unsigned MODE1 :1;
[; ;pic18f46j13.h: 4756: unsigned MODE16 :1;
[; ;pic18f46j13.h: 4757: unsigned INCM0 :1;
[; ;pic18f46j13.h: 4758: unsigned INCM1 :1;
[; ;pic18f46j13.h: 4759: unsigned IRQM0 :1;
[; ;pic18f46j13.h: 4760: unsigned IRQM1 :1;
[; ;pic18f46j13.h: 4761: unsigned BUSY :1;
[; ;pic18f46j13.h: 4762: };
[; ;pic18f46j13.h: 4763: } PMMODEHbits_t;
[; ;pic18f46j13.h: 4764: extern volatile PMMODEHbits_t PMMODEHbits @ 0xF5D;
[; ;pic18f46j13.h: 4809: extern volatile unsigned char PMCONL @ 0xF5E;
"4811
[; ;pic18f46j13.h: 4811: asm("PMCONL equ 0F5Eh");
[; <" PMCONL equ 0F5Eh ;# ">
[; ;pic18f46j13.h: 4814: typedef union {
[; ;pic18f46j13.h: 4815: struct {
[; ;pic18f46j13.h: 4816: unsigned RDSP :1;
[; ;pic18f46j13.h: 4817: unsigned WRSP :1;
[; ;pic18f46j13.h: 4818: unsigned BEP :1;
[; ;pic18f46j13.h: 4819: unsigned CS1P :1;
[; ;pic18f46j13.h: 4820: unsigned :1;
[; ;pic18f46j13.h: 4821: unsigned ALP :1;
[; ;pic18f46j13.h: 4822: unsigned CSF0 :1;
[; ;pic18f46j13.h: 4823: unsigned CSF1 :1;
[; ;pic18f46j13.h: 4824: };
[; ;pic18f46j13.h: 4825: } PMCONLbits_t;
[; ;pic18f46j13.h: 4826: extern volatile PMCONLbits_t PMCONLbits @ 0xF5E;
[; ;pic18f46j13.h: 4866: extern volatile unsigned char PMCONH @ 0xF5F;
"4868
[; ;pic18f46j13.h: 4868: asm("PMCONH equ 0F5Fh");
[; <" PMCONH equ 0F5Fh ;# ">
[; ;pic18f46j13.h: 4871: typedef union {
[; ;pic18f46j13.h: 4872: struct {
[; ;pic18f46j13.h: 4873: unsigned PTRDEN :1;
[; ;pic18f46j13.h: 4874: unsigned PTWREN :1;
[; ;pic18f46j13.h: 4875: unsigned PTBEEN :1;
[; ;pic18f46j13.h: 4876: unsigned ADRMUX0 :1;
[; ;pic18f46j13.h: 4877: unsigned ADRMUX1 :1;
[; ;pic18f46j13.h: 4878: unsigned :2;
[; ;pic18f46j13.h: 4879: unsigned PMPEN :1;
[; ;pic18f46j13.h: 4880: };
[; ;pic18f46j13.h: 4881: } PMCONHbits_t;
[; ;pic18f46j13.h: 4882: extern volatile PMCONHbits_t PMCONHbits @ 0xF5F;
[; ;pic18f46j13.h: 4917: extern volatile unsigned char DMABCH @ 0xF66;
"4919
[; ;pic18f46j13.h: 4919: asm("DMABCH equ 0F66h");
[; <" DMABCH equ 0F66h ;# ">
[; ;pic18f46j13.h: 4922: typedef union {
[; ;pic18f46j13.h: 4923: struct {
[; ;pic18f46j13.h: 4924: unsigned DMACNTHB :2;
[; ;pic18f46j13.h: 4925: };
[; ;pic18f46j13.h: 4926: } DMABCHbits_t;
[; ;pic18f46j13.h: 4927: extern volatile DMABCHbits_t DMABCHbits @ 0xF66;
[; ;pic18f46j13.h: 4937: extern volatile unsigned char DMABCL @ 0xF67;
"4939
[; ;pic18f46j13.h: 4939: asm("DMABCL equ 0F67h");
[; <" DMABCL equ 0F67h ;# ">
[; ;pic18f46j13.h: 4942: typedef union {
[; ;pic18f46j13.h: 4943: struct {
[; ;pic18f46j13.h: 4944: unsigned DMACNTLB :8;
[; ;pic18f46j13.h: 4945: };
[; ;pic18f46j13.h: 4946: } DMABCLbits_t;
[; ;pic18f46j13.h: 4947: extern volatile DMABCLbits_t DMABCLbits @ 0xF67;
[; ;pic18f46j13.h: 4957: extern volatile unsigned char RXADDRH @ 0xF68;
"4959
[; ;pic18f46j13.h: 4959: asm("RXADDRH equ 0F68h");
[; <" RXADDRH equ 0F68h ;# ">
[; ;pic18f46j13.h: 4962: typedef union {
[; ;pic18f46j13.h: 4963: struct {
[; ;pic18f46j13.h: 4964: unsigned DMARCVPTRHB :4;
[; ;pic18f46j13.h: 4965: };
[; ;pic18f46j13.h: 4966: } RXADDRHbits_t;
[; ;pic18f46j13.h: 4967: extern volatile RXADDRHbits_t RXADDRHbits @ 0xF68;
[; ;pic18f46j13.h: 4977: extern volatile unsigned char RXADDRL @ 0xF69;
"4979
[; ;pic18f46j13.h: 4979: asm("RXADDRL equ 0F69h");
[; <" RXADDRL equ 0F69h ;# ">
[; ;pic18f46j13.h: 4982: typedef union {
[; ;pic18f46j13.h: 4983: struct {
[; ;pic18f46j13.h: 4984: unsigned DMARCVPTRLB :8;
[; ;pic18f46j13.h: 4985: };
[; ;pic18f46j13.h: 4986: } RXADDRLbits_t;
[; ;pic18f46j13.h: 4987: extern volatile RXADDRLbits_t RXADDRLbits @ 0xF69;
[; ;pic18f46j13.h: 4997: extern volatile unsigned char TXADDRH @ 0xF6A;
"4999
[; ;pic18f46j13.h: 4999: asm("TXADDRH equ 0F6Ah");
[; <" TXADDRH equ 0F6Ah ;# ">
[; ;pic18f46j13.h: 5002: typedef union {
[; ;pic18f46j13.h: 5003: struct {
[; ;pic18f46j13.h: 5004: unsigned DMATXPTRHB :4;
[; ;pic18f46j13.h: 5005: };
[; ;pic18f46j13.h: 5006: } TXADDRHbits_t;
[; ;pic18f46j13.h: 5007: extern volatile TXADDRHbits_t TXADDRHbits @ 0xF6A;
[; ;pic18f46j13.h: 5017: extern volatile unsigned char TXADDRL @ 0xF6B;
"5019
[; ;pic18f46j13.h: 5019: asm("TXADDRL equ 0F6Bh");
[; <" TXADDRL equ 0F6Bh ;# ">
[; ;pic18f46j13.h: 5022: typedef union {
[; ;pic18f46j13.h: 5023: struct {
[; ;pic18f46j13.h: 5024: unsigned DMATXPTRLB :8;
[; ;pic18f46j13.h: 5025: };
[; ;pic18f46j13.h: 5026: } TXADDRLbits_t;
[; ;pic18f46j13.h: 5027: extern volatile TXADDRLbits_t TXADDRLbits @ 0xF6B;
[; ;pic18f46j13.h: 5037: extern volatile unsigned char PMDIN1L @ 0xF6C;
"5039
[; ;pic18f46j13.h: 5039: asm("PMDIN1L equ 0F6Ch");
[; <" PMDIN1L equ 0F6Ch ;# ">
[; ;pic18f46j13.h: 5042: typedef union {
[; ;pic18f46j13.h: 5043: struct {
[; ;pic18f46j13.h: 5044: unsigned DATAL :8;
[; ;pic18f46j13.h: 5045: };
[; ;pic18f46j13.h: 5046: } PMDIN1Lbits_t;
[; ;pic18f46j13.h: 5047: extern volatile PMDIN1Lbits_t PMDIN1Lbits @ 0xF6C;
[; ;pic18f46j13.h: 5057: extern volatile unsigned char PMDIN1H @ 0xF6D;
"5059
[; ;pic18f46j13.h: 5059: asm("PMDIN1H equ 0F6Dh");
[; <" PMDIN1H equ 0F6Dh ;# ">
[; ;pic18f46j13.h: 5062: typedef union {
[; ;pic18f46j13.h: 5063: struct {
[; ;pic18f46j13.h: 5064: unsigned DATAH :8;
[; ;pic18f46j13.h: 5065: };
[; ;pic18f46j13.h: 5066: } PMDIN1Hbits_t;
[; ;pic18f46j13.h: 5067: extern volatile PMDIN1Hbits_t PMDIN1Hbits @ 0xF6D;
[; ;pic18f46j13.h: 5077: extern volatile unsigned char PMADDRL @ 0xF6E;
"5079
[; ;pic18f46j13.h: 5079: asm("PMADDRL equ 0F6Eh");
[; <" PMADDRL equ 0F6Eh ;# ">
[; ;pic18f46j13.h: 5082: typedef union {
[; ;pic18f46j13.h: 5083: struct {
[; ;pic18f46j13.h: 5084: unsigned ADDRL :8;
[; ;pic18f46j13.h: 5085: };
[; ;pic18f46j13.h: 5086: } PMADDRLbits_t;
[; ;pic18f46j13.h: 5087: extern volatile PMADDRLbits_t PMADDRLbits @ 0xF6E;
[; ;pic18f46j13.h: 5097: extern volatile unsigned char PMDOUT1L @ 0xF6E;
"5099
[; ;pic18f46j13.h: 5099: asm("PMDOUT1L equ 0F6Eh");
[; <" PMDOUT1L equ 0F6Eh ;# ">
[; ;pic18f46j13.h: 5102: typedef union {
[; ;pic18f46j13.h: 5103: struct {
[; ;pic18f46j13.h: 5104: unsigned PMDOUT1L :8;
[; ;pic18f46j13.h: 5105: };
[; ;pic18f46j13.h: 5106: } PMDOUT1Lbits_t;
[; ;pic18f46j13.h: 5107: extern volatile PMDOUT1Lbits_t PMDOUT1Lbits @ 0xF6E;
[; ;pic18f46j13.h: 5117: extern volatile unsigned char PMADDRH @ 0xF6F;
"5119
[; ;pic18f46j13.h: 5119: asm("PMADDRH equ 0F6Fh");
[; <" PMADDRH equ 0F6Fh ;# ">
[; ;pic18f46j13.h: 5122: typedef union {
[; ;pic18f46j13.h: 5123: struct {
[; ;pic18f46j13.h: 5124: unsigned ADDRH :6;
[; ;pic18f46j13.h: 5125: unsigned CS1 :1;
[; ;pic18f46j13.h: 5126: };
[; ;pic18f46j13.h: 5127: } PMADDRHbits_t;
[; ;pic18f46j13.h: 5128: extern volatile PMADDRHbits_t PMADDRHbits @ 0xF6F;
[; ;pic18f46j13.h: 5143: extern volatile unsigned char PMDOUT1H @ 0xF6F;
"5145
[; ;pic18f46j13.h: 5145: asm("PMDOUT1H equ 0F6Fh");
[; <" PMDOUT1H equ 0F6Fh ;# ">
[; ;pic18f46j13.h: 5148: typedef union {
[; ;pic18f46j13.h: 5149: struct {
[; ;pic18f46j13.h: 5150: unsigned PMDOUT1H :8;
[; ;pic18f46j13.h: 5151: };
[; ;pic18f46j13.h: 5152: } PMDOUT1Hbits_t;
[; ;pic18f46j13.h: 5153: extern volatile PMDOUT1Hbits_t PMDOUT1Hbits @ 0xF6F;
[; ;pic18f46j13.h: 5163: extern volatile unsigned char CMSTAT @ 0xF70;
"5165
[; ;pic18f46j13.h: 5165: asm("CMSTAT equ 0F70h");
[; <" CMSTAT equ 0F70h ;# ">
[; ;pic18f46j13.h: 5168: extern volatile unsigned char CMSTATUS @ 0xF70;
"5170
[; ;pic18f46j13.h: 5170: asm("CMSTATUS equ 0F70h");
[; <" CMSTATUS equ 0F70h ;# ">
[; ;pic18f46j13.h: 5173: typedef union {
[; ;pic18f46j13.h: 5174: struct {
[; ;pic18f46j13.h: 5175: unsigned COUT1 :1;
[; ;pic18f46j13.h: 5176: unsigned COUT2 :1;
[; ;pic18f46j13.h: 5177: unsigned COUT3 :1;
[; ;pic18f46j13.h: 5178: };
[; ;pic18f46j13.h: 5179: } CMSTATbits_t;
[; ;pic18f46j13.h: 5180: extern volatile CMSTATbits_t CMSTATbits @ 0xF70;
[; ;pic18f46j13.h: 5198: typedef union {
[; ;pic18f46j13.h: 5199: struct {
[; ;pic18f46j13.h: 5200: unsigned COUT1 :1;
[; ;pic18f46j13.h: 5201: unsigned COUT2 :1;
[; ;pic18f46j13.h: 5202: unsigned COUT3 :1;
[; ;pic18f46j13.h: 5203: };
[; ;pic18f46j13.h: 5204: } CMSTATUSbits_t;
[; ;pic18f46j13.h: 5205: extern volatile CMSTATUSbits_t CMSTATUSbits @ 0xF70;
[; ;pic18f46j13.h: 5225: extern volatile unsigned char SSP2CON2 @ 0xF71;
"5227
[; ;pic18f46j13.h: 5227: asm("SSP2CON2 equ 0F71h");
[; <" SSP2CON2 equ 0F71h ;# ">
[; ;pic18f46j13.h: 5230: typedef union {
[; ;pic18f46j13.h: 5231: struct {
[; ;pic18f46j13.h: 5232: unsigned SEN :1;
[; ;pic18f46j13.h: 5233: unsigned RSEN :1;
[; ;pic18f46j13.h: 5234: unsigned PEN :1;
[; ;pic18f46j13.h: 5235: unsigned RCEN :1;
[; ;pic18f46j13.h: 5236: unsigned ACKEN :1;
[; ;pic18f46j13.h: 5237: unsigned ACKDT :1;
[; ;pic18f46j13.h: 5238: unsigned ACKSTAT :1;
[; ;pic18f46j13.h: 5239: unsigned GCEN :1;
[; ;pic18f46j13.h: 5240: };
[; ;pic18f46j13.h: 5241: struct {
[; ;pic18f46j13.h: 5242: unsigned :1;
[; ;pic18f46j13.h: 5243: unsigned ADMSK1 :1;
[; ;pic18f46j13.h: 5244: unsigned ADMSK2 :1;
[; ;pic18f46j13.h: 5245: unsigned ADMSK3 :1;
[; ;pic18f46j13.h: 5246: unsigned ADMSK4 :1;
[; ;pic18f46j13.h: 5247: unsigned ADMSK5 :1;
[; ;pic18f46j13.h: 5248: };
[; ;pic18f46j13.h: 5249: struct {
[; ;pic18f46j13.h: 5250: unsigned SEN2 :1;
[; ;pic18f46j13.h: 5251: unsigned ADMSK12 :1;
[; ;pic18f46j13.h: 5252: unsigned ADMSK22 :1;
[; ;pic18f46j13.h: 5253: unsigned ADMSK32 :1;
[; ;pic18f46j13.h: 5254: unsigned ACKEN2 :1;
[; ;pic18f46j13.h: 5255: unsigned ACKDT2 :1;
[; ;pic18f46j13.h: 5256: unsigned ACKSTAT2 :1;
[; ;pic18f46j13.h: 5257: unsigned GCEN2 :1;
[; ;pic18f46j13.h: 5258: };
[; ;pic18f46j13.h: 5259: struct {
[; ;pic18f46j13.h: 5260: unsigned :1;
[; ;pic18f46j13.h: 5261: unsigned RSEN2 :1;
[; ;pic18f46j13.h: 5262: unsigned PEN2 :1;
[; ;pic18f46j13.h: 5263: unsigned RCEN2 :1;
[; ;pic18f46j13.h: 5264: unsigned ADMSK42 :1;
[; ;pic18f46j13.h: 5265: unsigned ADMSK52 :1;
[; ;pic18f46j13.h: 5266: };
[; ;pic18f46j13.h: 5267: } SSP2CON2bits_t;
[; ;pic18f46j13.h: 5268: extern volatile SSP2CON2bits_t SSP2CON2bits @ 0xF71;
[; ;pic18f46j13.h: 5403: extern volatile unsigned char SSP2CON1 @ 0xF72;
"5405
[; ;pic18f46j13.h: 5405: asm("SSP2CON1 equ 0F72h");
[; <" SSP2CON1 equ 0F72h ;# ">
[; ;pic18f46j13.h: 5408: typedef union {
[; ;pic18f46j13.h: 5409: struct {
[; ;pic18f46j13.h: 5410: unsigned SSPM :4;
[; ;pic18f46j13.h: 5411: unsigned CKP :1;
[; ;pic18f46j13.h: 5412: unsigned SSPEN :1;
[; ;pic18f46j13.h: 5413: unsigned SSPOV :1;
[; ;pic18f46j13.h: 5414: unsigned WCOL :1;
[; ;pic18f46j13.h: 5415: };
[; ;pic18f46j13.h: 5416: struct {
[; ;pic18f46j13.h: 5417: unsigned SSPM0 :1;
[; ;pic18f46j13.h: 5418: unsigned SSPM1 :1;
[; ;pic18f46j13.h: 5419: unsigned SSPM2 :1;
[; ;pic18f46j13.h: 5420: unsigned SSPM3 :1;
[; ;pic18f46j13.h: 5421: };
[; ;pic18f46j13.h: 5422: struct {
[; ;pic18f46j13.h: 5423: unsigned SSPM02 :1;
[; ;pic18f46j13.h: 5424: unsigned SSPM12 :1;
[; ;pic18f46j13.h: 5425: unsigned SSPM22 :1;
[; ;pic18f46j13.h: 5426: unsigned SSPM32 :1;
[; ;pic18f46j13.h: 5427: unsigned CKP2 :1;
[; ;pic18f46j13.h: 5428: unsigned SSPEN2 :1;
[; ;pic18f46j13.h: 5429: unsigned SSPOV2 :1;
[; ;pic18f46j13.h: 5430: unsigned WCOL2 :1;
[; ;pic18f46j13.h: 5431: };
[; ;pic18f46j13.h: 5432: } SSP2CON1bits_t;
[; ;pic18f46j13.h: 5433: extern volatile SSP2CON1bits_t SSP2CON1bits @ 0xF72;
[; ;pic18f46j13.h: 5523: extern volatile unsigned char SSP2STAT @ 0xF73;
"5525
[; ;pic18f46j13.h: 5525: asm("SSP2STAT equ 0F73h");
[; <" SSP2STAT equ 0F73h ;# ">
[; ;pic18f46j13.h: 5528: typedef union {
[; ;pic18f46j13.h: 5529: struct {
[; ;pic18f46j13.h: 5530: unsigned :2;
[; ;pic18f46j13.h: 5531: unsigned R_NOT_W :1;
[; ;pic18f46j13.h: 5532: };
[; ;pic18f46j13.h: 5533: struct {
[; ;pic18f46j13.h: 5534: unsigned :5;
[; ;pic18f46j13.h: 5535: unsigned D_NOT_A :1;
[; ;pic18f46j13.h: 5536: };
[; ;pic18f46j13.h: 5537: struct {
[; ;pic18f46j13.h: 5538: unsigned BF :1;
[; ;pic18f46j13.h: 5539: unsigned UA :1;
[; ;pic18f46j13.h: 5540: unsigned R_nW :1;
[; ;pic18f46j13.h: 5541: unsigned S :1;
[; ;pic18f46j13.h: 5542: unsigned P :1;
[; ;pic18f46j13.h: 5543: unsigned D_nA :1;
[; ;pic18f46j13.h: 5544: unsigned CKE :1;
[; ;pic18f46j13.h: 5545: unsigned SMP :1;
[; ;pic18f46j13.h: 5546: };
[; ;pic18f46j13.h: 5547: struct {
[; ;pic18f46j13.h: 5548: unsigned BF2 :1;
[; ;pic18f46j13.h: 5549: unsigned UA2 :1;
[; ;pic18f46j13.h: 5550: unsigned I2C_READ2 :1;
[; ;pic18f46j13.h: 5551: unsigned I2C_START2 :1;
[; ;pic18f46j13.h: 5552: unsigned I2C_STOP2 :1;
[; ;pic18f46j13.h: 5553: unsigned DA2 :1;
[; ;pic18f46j13.h: 5554: unsigned CKE2 :1;
[; ;pic18f46j13.h: 5555: unsigned SMP2 :1;
[; ;pic18f46j13.h: 5556: };
[; ;pic18f46j13.h: 5557: struct {
[; ;pic18f46j13.h: 5558: unsigned :2;
[; ;pic18f46j13.h: 5559: unsigned READ_WRITE2 :1;
[; ;pic18f46j13.h: 5560: unsigned S2 :1;
[; ;pic18f46j13.h: 5561: unsigned P2 :1;
[; ;pic18f46j13.h: 5562: unsigned DATA_ADDRESS2 :1;
[; ;pic18f46j13.h: 5563: };
[; ;pic18f46j13.h: 5564: struct {
[; ;pic18f46j13.h: 5565: unsigned :2;
[; ;pic18f46j13.h: 5566: unsigned RW2 :1;
[; ;pic18f46j13.h: 5567: unsigned START2 :1;
[; ;pic18f46j13.h: 5568: unsigned STOP2 :1;
[; ;pic18f46j13.h: 5569: unsigned D_A2 :1;
[; ;pic18f46j13.h: 5570: };
[; ;pic18f46j13.h: 5571: struct {
[; ;pic18f46j13.h: 5572: unsigned :5;
[; ;pic18f46j13.h: 5573: unsigned D_NOT_A2 :1;
[; ;pic18f46j13.h: 5574: };
[; ;pic18f46j13.h: 5575: struct {
[; ;pic18f46j13.h: 5576: unsigned :2;
[; ;pic18f46j13.h: 5577: unsigned R_W2 :1;
[; ;pic18f46j13.h: 5578: unsigned :2;
[; ;pic18f46j13.h: 5579: unsigned D_nA2 :1;
[; ;pic18f46j13.h: 5580: };
[; ;pic18f46j13.h: 5581: struct {
[; ;pic18f46j13.h: 5582: unsigned :2;
[; ;pic18f46j13.h: 5583: unsigned R_NOT_W2 :1;
[; ;pic18f46j13.h: 5584: };
[; ;pic18f46j13.h: 5585: struct {
[; ;pic18f46j13.h: 5586: unsigned :2;
[; ;pic18f46j13.h: 5587: unsigned R_nW2 :1;
[; ;pic18f46j13.h: 5588: unsigned :2;
[; ;pic18f46j13.h: 5589: unsigned I2C_DAT2 :1;
[; ;pic18f46j13.h: 5590: };
[; ;pic18f46j13.h: 5591: struct {
[; ;pic18f46j13.h: 5592: unsigned :2;
[; ;pic18f46j13.h: 5593: unsigned NOT_W2 :1;
[; ;pic18f46j13.h: 5594: };
[; ;pic18f46j13.h: 5595: struct {
[; ;pic18f46j13.h: 5596: unsigned :5;
[; ;pic18f46j13.h: 5597: unsigned NOT_A2 :1;
[; ;pic18f46j13.h: 5598: };
[; ;pic18f46j13.h: 5599: struct {
[; ;pic18f46j13.h: 5600: unsigned :2;
[; ;pic18f46j13.h: 5601: unsigned nW2 :1;
[; ;pic18f46j13.h: 5602: unsigned :2;
[; ;pic18f46j13.h: 5603: unsigned nA2 :1;
[; ;pic18f46j13.h: 5604: };
[; ;pic18f46j13.h: 5605: struct {
[; ;pic18f46j13.h: 5606: unsigned :2;
[; ;pic18f46j13.h: 5607: unsigned NOT_WRITE2 :1;
[; ;pic18f46j13.h: 5608: };
[; ;pic18f46j13.h: 5609: struct {
[; ;pic18f46j13.h: 5610: unsigned :5;
[; ;pic18f46j13.h: 5611: unsigned NOT_ADDRESS2 :1;
[; ;pic18f46j13.h: 5612: };
[; ;pic18f46j13.h: 5613: struct {
[; ;pic18f46j13.h: 5614: unsigned :2;
[; ;pic18f46j13.h: 5615: unsigned nWRITE2 :1;
[; ;pic18f46j13.h: 5616: unsigned :2;
[; ;pic18f46j13.h: 5617: unsigned nADDRESS2 :1;
[; ;pic18f46j13.h: 5618: };
[; ;pic18f46j13.h: 5619: } SSP2STATbits_t;
[; ;pic18f46j13.h: 5620: extern volatile SSP2STATbits_t SSP2STATbits @ 0xF73;
[; ;pic18f46j13.h: 5825: extern volatile unsigned char SSP2ADD @ 0xF74;
"5827
[; ;pic18f46j13.h: 5827: asm("SSP2ADD equ 0F74h");
[; <" SSP2ADD equ 0F74h ;# ">
[; ;pic18f46j13.h: 5830: typedef union {
[; ;pic18f46j13.h: 5831: struct {
[; ;pic18f46j13.h: 5832: unsigned SSPADD :8;
[; ;pic18f46j13.h: 5833: };
[; ;pic18f46j13.h: 5834: struct {
[; ;pic18f46j13.h: 5835: unsigned MSK02 :1;
[; ;pic18f46j13.h: 5836: unsigned MSK12 :1;
[; ;pic18f46j13.h: 5837: unsigned MSK22 :1;
[; ;pic18f46j13.h: 5838: unsigned MSK32 :1;
[; ;pic18f46j13.h: 5839: unsigned MSK42 :1;
[; ;pic18f46j13.h: 5840: unsigned MSK52 :1;
[; ;pic18f46j13.h: 5841: unsigned MSK62 :1;
[; ;pic18f46j13.h: 5842: unsigned MSK72 :1;
[; ;pic18f46j13.h: 5843: };
[; ;pic18f46j13.h: 5844: } SSP2ADDbits_t;
[; ;pic18f46j13.h: 5845: extern volatile SSP2ADDbits_t SSP2ADDbits @ 0xF74;
[; ;pic18f46j13.h: 5895: extern volatile unsigned char SSP2MSK @ 0xF74;
"5897
[; ;pic18f46j13.h: 5897: asm("SSP2MSK equ 0F74h");
[; <" SSP2MSK equ 0F74h ;# ">
[; ;pic18f46j13.h: 5900: typedef union {
[; ;pic18f46j13.h: 5901: struct {
[; ;pic18f46j13.h: 5902: unsigned MSK0 :1;
[; ;pic18f46j13.h: 5903: unsigned MSK1 :1;
[; ;pic18f46j13.h: 5904: unsigned MSK2 :1;
[; ;pic18f46j13.h: 5905: unsigned MSK3 :1;
[; ;pic18f46j13.h: 5906: unsigned MSK4 :1;
[; ;pic18f46j13.h: 5907: unsigned MSK5 :1;
[; ;pic18f46j13.h: 5908: unsigned MSK6 :1;
[; ;pic18f46j13.h: 5909: unsigned MSK7 :1;
[; ;pic18f46j13.h: 5910: };
[; ;pic18f46j13.h: 5911: } SSP2MSKbits_t;
[; ;pic18f46j13.h: 5912: extern volatile SSP2MSKbits_t SSP2MSKbits @ 0xF74;
[; ;pic18f46j13.h: 5957: extern volatile unsigned char SSP2BUF @ 0xF75;
"5959
[; ;pic18f46j13.h: 5959: asm("SSP2BUF equ 0F75h");
[; <" SSP2BUF equ 0F75h ;# ">
[; ;pic18f46j13.h: 5962: typedef union {
[; ;pic18f46j13.h: 5963: struct {
[; ;pic18f46j13.h: 5964: unsigned SSPBUF :8;
[; ;pic18f46j13.h: 5965: };
[; ;pic18f46j13.h: 5966: } SSP2BUFbits_t;
[; ;pic18f46j13.h: 5967: extern volatile SSP2BUFbits_t SSP2BUFbits @ 0xF75;
[; ;pic18f46j13.h: 5977: extern volatile unsigned char T4CON @ 0xF76;
"5979
[; ;pic18f46j13.h: 5979: asm("T4CON equ 0F76h");
[; <" T4CON equ 0F76h ;# ">
[; ;pic18f46j13.h: 5982: typedef union {
[; ;pic18f46j13.h: 5983: struct {
[; ;pic18f46j13.h: 5984: unsigned T4CKPS :2;
[; ;pic18f46j13.h: 5985: unsigned TMR4ON :1;
[; ;pic18f46j13.h: 5986: unsigned T4OUTPS :4;
[; ;pic18f46j13.h: 5987: };
[; ;pic18f46j13.h: 5988: struct {
[; ;pic18f46j13.h: 5989: unsigned T4CKPS0 :1;
[; ;pic18f46j13.h: 5990: unsigned T4CKPS1 :1;
[; ;pic18f46j13.h: 5991: unsigned :1;
[; ;pic18f46j13.h: 5992: unsigned T4OUTPS0 :1;
[; ;pic18f46j13.h: 5993: unsigned T4OUTPS1 :1;
[; ;pic18f46j13.h: 5994: unsigned T4OUTPS2 :1;
[; ;pic18f46j13.h: 5995: unsigned T4OUTPS3 :1;
[; ;pic18f46j13.h: 5996: };
[; ;pic18f46j13.h: 5997: } T4CONbits_t;
[; ;pic18f46j13.h: 5998: extern volatile T4CONbits_t T4CONbits @ 0xF76;
[; ;pic18f46j13.h: 6048: extern volatile unsigned char PR4 @ 0xF77;
"6050
[; ;pic18f46j13.h: 6050: asm("PR4 equ 0F77h");
[; <" PR4 equ 0F77h ;# ">
[; ;pic18f46j13.h: 6053: typedef union {
[; ;pic18f46j13.h: 6054: struct {
[; ;pic18f46j13.h: 6055: unsigned PR4 :8;
[; ;pic18f46j13.h: 6056: };
[; ;pic18f46j13.h: 6057: } PR4bits_t;
[; ;pic18f46j13.h: 6058: extern volatile PR4bits_t PR4bits @ 0xF77;
[; ;pic18f46j13.h: 6068: extern volatile unsigned char TMR4 @ 0xF78;
"6070
[; ;pic18f46j13.h: 6070: asm("TMR4 equ 0F78h");
[; <" TMR4 equ 0F78h ;# ">
[; ;pic18f46j13.h: 6073: typedef union {
[; ;pic18f46j13.h: 6074: struct {
[; ;pic18f46j13.h: 6075: unsigned TMR4 :8;
[; ;pic18f46j13.h: 6076: };
[; ;pic18f46j13.h: 6077: } TMR4bits_t;
[; ;pic18f46j13.h: 6078: extern volatile TMR4bits_t TMR4bits @ 0xF78;
[; ;pic18f46j13.h: 6088: extern volatile unsigned char T3CON @ 0xF79;
"6090
[; ;pic18f46j13.h: 6090: asm("T3CON equ 0F79h");
[; <" T3CON equ 0F79h ;# ">
[; ;pic18f46j13.h: 6093: typedef union {
[; ;pic18f46j13.h: 6094: struct {
[; ;pic18f46j13.h: 6095: unsigned :2;
[; ;pic18f46j13.h: 6096: unsigned NOT_T3SYNC :1;
[; ;pic18f46j13.h: 6097: };
[; ;pic18f46j13.h: 6098: struct {
[; ;pic18f46j13.h: 6099: unsigned TMR3ON :1;
[; ;pic18f46j13.h: 6100: unsigned RD16 :1;
[; ;pic18f46j13.h: 6101: unsigned nT3SYNC :1;
[; ;pic18f46j13.h: 6102: unsigned T3OSCEN :1;
[; ;pic18f46j13.h: 6103: unsigned T3CKPS :2;
[; ;pic18f46j13.h: 6104: unsigned TMR3CS :2;
[; ;pic18f46j13.h: 6105: };
[; ;pic18f46j13.h: 6106: struct {
[; ;pic18f46j13.h: 6107: unsigned :4;
[; ;pic18f46j13.h: 6108: unsigned T3CKPS0 :1;
[; ;pic18f46j13.h: 6109: unsigned T3CKPS1 :1;
[; ;pic18f46j13.h: 6110: unsigned TMR3CS0 :1;
[; ;pic18f46j13.h: 6111: unsigned TMR3CS1 :1;
[; ;pic18f46j13.h: 6112: };
[; ;pic18f46j13.h: 6113: struct {
[; ;pic18f46j13.h: 6114: unsigned :3;
[; ;pic18f46j13.h: 6115: unsigned SOSCEN3 :1;
[; ;pic18f46j13.h: 6116: unsigned :3;
[; ;pic18f46j13.h: 6117: unsigned RD163 :1;
[; ;pic18f46j13.h: 6118: };
[; ;pic18f46j13.h: 6119: struct {
[; ;pic18f46j13.h: 6120: unsigned :7;
[; ;pic18f46j13.h: 6121: unsigned T3RD16 :1;
[; ;pic18f46j13.h: 6122: };
[; ;pic18f46j13.h: 6123: } T3CONbits_t;
[; ;pic18f46j13.h: 6124: extern volatile T3CONbits_t T3CONbits @ 0xF79;
[; ;pic18f46j13.h: 6199: extern volatile unsigned short TMR3 @ 0xF7A;
"6201
[; ;pic18f46j13.h: 6201: asm("TMR3 equ 0F7Ah");
[; <" TMR3 equ 0F7Ah ;# ">
[; ;pic18f46j13.h: 6206: extern volatile unsigned char TMR3L @ 0xF7A;
"6208
[; ;pic18f46j13.h: 6208: asm("TMR3L equ 0F7Ah");
[; <" TMR3L equ 0F7Ah ;# ">
[; ;pic18f46j13.h: 6211: typedef union {
[; ;pic18f46j13.h: 6212: struct {
[; ;pic18f46j13.h: 6213: unsigned TMR3L :8;
[; ;pic18f46j13.h: 6214: };
[; ;pic18f46j13.h: 6215: } TMR3Lbits_t;
[; ;pic18f46j13.h: 6216: extern volatile TMR3Lbits_t TMR3Lbits @ 0xF7A;
[; ;pic18f46j13.h: 6226: extern volatile unsigned char TMR3H @ 0xF7B;
"6228
[; ;pic18f46j13.h: 6228: asm("TMR3H equ 0F7Bh");
[; <" TMR3H equ 0F7Bh ;# ">
[; ;pic18f46j13.h: 6231: typedef union {
[; ;pic18f46j13.h: 6232: struct {
[; ;pic18f46j13.h: 6233: unsigned TMR3H :8;
[; ;pic18f46j13.h: 6234: };
[; ;pic18f46j13.h: 6235: } TMR3Hbits_t;
[; ;pic18f46j13.h: 6236: extern volatile TMR3Hbits_t TMR3Hbits @ 0xF7B;
[; ;pic18f46j13.h: 6246: extern volatile unsigned char BAUDCON2 @ 0xF7C;
"6248
[; ;pic18f46j13.h: 6248: asm("BAUDCON2 equ 0F7Ch");
[; <" BAUDCON2 equ 0F7Ch ;# ">
[; ;pic18f46j13.h: 6251: typedef union {
[; ;pic18f46j13.h: 6252: struct {
[; ;pic18f46j13.h: 6253: unsigned ABDEN :1;
[; ;pic18f46j13.h: 6254: unsigned WUE :1;
[; ;pic18f46j13.h: 6255: unsigned :1;
[; ;pic18f46j13.h: 6256: unsigned BRG16 :1;
[; ;pic18f46j13.h: 6257: unsigned TXCKP :1;
[; ;pic18f46j13.h: 6258: unsigned RXDTP :1;
[; ;pic18f46j13.h: 6259: unsigned RCIDL :1;
[; ;pic18f46j13.h: 6260: unsigned ABDOVF :1;
[; ;pic18f46j13.h: 6261: };
[; ;pic18f46j13.h: 6262: struct {
[; ;pic18f46j13.h: 6263: unsigned ABDEN2 :1;
[; ;pic18f46j13.h: 6264: unsigned WUE2 :1;
[; ;pic18f46j13.h: 6265: unsigned :1;
[; ;pic18f46j13.h: 6266: unsigned BRG162 :1;
[; ;pic18f46j13.h: 6267: unsigned SCKP2 :1;
[; ;pic18f46j13.h: 6268: unsigned DTRXP2 :1;
[; ;pic18f46j13.h: 6269: unsigned RCIDL2 :1;
[; ;pic18f46j13.h: 6270: unsigned ABDOVF2 :1;
[; ;pic18f46j13.h: 6271: };
[; ;pic18f46j13.h: 6272: struct {
[; ;pic18f46j13.h: 6273: unsigned :4;
[; ;pic18f46j13.h: 6274: unsigned TXCKP2 :1;
[; ;pic18f46j13.h: 6275: unsigned RXDTP2 :1;
[; ;pic18f46j13.h: 6276: unsigned RCMT2 :1;
[; ;pic18f46j13.h: 6277: };
[; ;pic18f46j13.h: 6278: } BAUDCON2bits_t;
[; ;pic18f46j13.h: 6279: extern volatile BAUDCON2bits_t BAUDCON2bits @ 0xF7C;
[; ;pic18f46j13.h: 6369: extern volatile unsigned char SPBRGH2 @ 0xF7D;
"6371
[; ;pic18f46j13.h: 6371: asm("SPBRGH2 equ 0F7Dh");
[; <" SPBRGH2 equ 0F7Dh ;# ">
[; ;pic18f46j13.h: 6374: typedef union {
[; ;pic18f46j13.h: 6375: struct {
[; ;pic18f46j13.h: 6376: unsigned SPBRGH2 :8;
[; ;pic18f46j13.h: 6377: };
[; ;pic18f46j13.h: 6378: } SPBRGH2bits_t;
[; ;pic18f46j13.h: 6379: extern volatile SPBRGH2bits_t SPBRGH2bits @ 0xF7D;
[; ;pic18f46j13.h: 6389: extern volatile unsigned char BAUDCON1 @ 0xF7E;
"6391
[; ;pic18f46j13.h: 6391: asm("BAUDCON1 equ 0F7Eh");
[; <" BAUDCON1 equ 0F7Eh ;# ">
[; ;pic18f46j13.h: 6394: extern volatile unsigned char BAUDCON @ 0xF7E;
"6396
[; ;pic18f46j13.h: 6396: asm("BAUDCON equ 0F7Eh");
[; <" BAUDCON equ 0F7Eh ;# ">
[; ;pic18f46j13.h: 6398: extern volatile unsigned char BAUDCTL @ 0xF7E;
"6400
[; ;pic18f46j13.h: 6400: asm("BAUDCTL equ 0F7Eh");
[; <" BAUDCTL equ 0F7Eh ;# ">
[; ;pic18f46j13.h: 6403: typedef union {
[; ;pic18f46j13.h: 6404: struct {
[; ;pic18f46j13.h: 6405: unsigned ABDEN :1;
[; ;pic18f46j13.h: 6406: unsigned WUE :1;
[; ;pic18f46j13.h: 6407: unsigned :1;
[; ;pic18f46j13.h: 6408: unsigned BRG16 :1;
[; ;pic18f46j13.h: 6409: unsigned TXCKP :1;
[; ;pic18f46j13.h: 6410: unsigned RXDTP :1;
[; ;pic18f46j13.h: 6411: unsigned RCIDL :1;
[; ;pic18f46j13.h: 6412: unsigned ABDOVF :1;
[; ;pic18f46j13.h: 6413: };
[; ;pic18f46j13.h: 6414: struct {
[; ;pic18f46j13.h: 6415: unsigned ABDEN1 :1;
[; ;pic18f46j13.h: 6416: unsigned WUE1 :1;
[; ;pic18f46j13.h: 6417: unsigned :1;
[; ;pic18f46j13.h: 6418: unsigned BRG161 :1;
[; ;pic18f46j13.h: 6419: unsigned CKTXP :1;
[; ;pic18f46j13.h: 6420: unsigned DTRXP :1;
[; ;pic18f46j13.h: 6421: unsigned RCIDL1 :1;
[; ;pic18f46j13.h: 6422: unsigned ABDOVF1 :1;
[; ;pic18f46j13.h: 6423: };
[; ;pic18f46j13.h: 6424: struct {
[; ;pic18f46j13.h: 6425: unsigned :4;
[; ;pic18f46j13.h: 6426: unsigned SCKP :1;
[; ;pic18f46j13.h: 6427: unsigned DTRXP1 :1;
[; ;pic18f46j13.h: 6428: unsigned RCMT :1;
[; ;pic18f46j13.h: 6429: };
[; ;pic18f46j13.h: 6430: struct {
[; ;pic18f46j13.h: 6431: unsigned :4;
[; ;pic18f46j13.h: 6432: unsigned SCKP1 :1;
[; ;pic18f46j13.h: 6433: unsigned RXDTP1 :1;
[; ;pic18f46j13.h: 6434: unsigned RCMT1 :1;
[; ;pic18f46j13.h: 6435: };
[; ;pic18f46j13.h: 6436: struct {
[; ;pic18f46j13.h: 6437: unsigned :4;
[; ;pic18f46j13.h: 6438: unsigned TXCKP1 :1;
[; ;pic18f46j13.h: 6439: };
[; ;pic18f46j13.h: 6440: struct {
[; ;pic18f46j13.h: 6441: unsigned :5;
[; ;pic18f46j13.h: 6442: unsigned RXCKP :1;
[; ;pic18f46j13.h: 6443: };
[; ;pic18f46j13.h: 6444: struct {
[; ;pic18f46j13.h: 6445: unsigned :1;
[; ;pic18f46j13.h: 6446: unsigned W4E :1;
[; ;pic18f46j13.h: 6447: };
[; ;pic18f46j13.h: 6448: } BAUDCON1bits_t;
[; ;pic18f46j13.h: 6449: extern volatile BAUDCON1bits_t BAUDCON1bits @ 0xF7E;
[; ;pic18f46j13.h: 6567: typedef union {
[; ;pic18f46j13.h: 6568: struct {
[; ;pic18f46j13.h: 6569: unsigned ABDEN :1;
[; ;pic18f46j13.h: 6570: unsigned WUE :1;
[; ;pic18f46j13.h: 6571: unsigned :1;
[; ;pic18f46j13.h: 6572: unsigned BRG16 :1;
[; ;pic18f46j13.h: 6573: unsigned TXCKP :1;
[; ;pic18f46j13.h: 6574: unsigned RXDTP :1;
[; ;pic18f46j13.h: 6575: unsigned RCIDL :1;
[; ;pic18f46j13.h: 6576: unsigned ABDOVF :1;
[; ;pic18f46j13.h: 6577: };
[; ;pic18f46j13.h: 6578: struct {
[; ;pic18f46j13.h: 6579: unsigned ABDEN1 :1;
[; ;pic18f46j13.h: 6580: unsigned WUE1 :1;
[; ;pic18f46j13.h: 6581: unsigned :1;
[; ;pic18f46j13.h: 6582: unsigned BRG161 :1;
[; ;pic18f46j13.h: 6583: unsigned CKTXP :1;
[; ;pic18f46j13.h: 6584: unsigned DTRXP :1;
[; ;pic18f46j13.h: 6585: unsigned RCIDL1 :1;
[; ;pic18f46j13.h: 6586: unsigned ABDOVF1 :1;
[; ;pic18f46j13.h: 6587: };
[; ;pic18f46j13.h: 6588: struct {
[; ;pic18f46j13.h: 6589: unsigned :4;
[; ;pic18f46j13.h: 6590: unsigned SCKP :1;
[; ;pic18f46j13.h: 6591: unsigned DTRXP1 :1;
[; ;pic18f46j13.h: 6592: unsigned RCMT :1;
[; ;pic18f46j13.h: 6593: };
[; ;pic18f46j13.h: 6594: struct {
[; ;pic18f46j13.h: 6595: unsigned :4;
[; ;pic18f46j13.h: 6596: unsigned SCKP1 :1;
[; ;pic18f46j13.h: 6597: unsigned RXDTP1 :1;
[; ;pic18f46j13.h: 6598: unsigned RCMT1 :1;
[; ;pic18f46j13.h: 6599: };
[; ;pic18f46j13.h: 6600: struct {
[; ;pic18f46j13.h: 6601: unsigned :4;
[; ;pic18f46j13.h: 6602: unsigned TXCKP1 :1;
[; ;pic18f46j13.h: 6603: };
[; ;pic18f46j13.h: 6604: struct {
[; ;pic18f46j13.h: 6605: unsigned :5;
[; ;pic18f46j13.h: 6606: unsigned RXCKP :1;
[; ;pic18f46j13.h: 6607: };
[; ;pic18f46j13.h: 6608: struct {
[; ;pic18f46j13.h: 6609: unsigned :1;
[; ;pic18f46j13.h: 6610: unsigned W4E :1;
[; ;pic18f46j13.h: 6611: };
[; ;pic18f46j13.h: 6612: } BAUDCONbits_t;
[; ;pic18f46j13.h: 6613: extern volatile BAUDCONbits_t BAUDCONbits @ 0xF7E;
[; ;pic18f46j13.h: 6730: typedef union {
[; ;pic18f46j13.h: 6731: struct {
[; ;pic18f46j13.h: 6732: unsigned ABDEN :1;
[; ;pic18f46j13.h: 6733: unsigned WUE :1;
[; ;pic18f46j13.h: 6734: unsigned :1;
[; ;pic18f46j13.h: 6735: unsigned BRG16 :1;
[; ;pic18f46j13.h: 6736: unsigned TXCKP :1;
[; ;pic18f46j13.h: 6737: unsigned RXDTP :1;
[; ;pic18f46j13.h: 6738: unsigned RCIDL :1;
[; ;pic18f46j13.h: 6739: unsigned ABDOVF :1;
[; ;pic18f46j13.h: 6740: };
[; ;pic18f46j13.h: 6741: struct {
[; ;pic18f46j13.h: 6742: unsigned ABDEN1 :1;
[; ;pic18f46j13.h: 6743: unsigned WUE1 :1;
[; ;pic18f46j13.h: 6744: unsigned :1;
[; ;pic18f46j13.h: 6745: unsigned BRG161 :1;
[; ;pic18f46j13.h: 6746: unsigned CKTXP :1;
[; ;pic18f46j13.h: 6747: unsigned DTRXP :1;
[; ;pic18f46j13.h: 6748: unsigned RCIDL1 :1;
[; ;pic18f46j13.h: 6749: unsigned ABDOVF1 :1;
[; ;pic18f46j13.h: 6750: };
[; ;pic18f46j13.h: 6751: struct {
[; ;pic18f46j13.h: 6752: unsigned :4;
[; ;pic18f46j13.h: 6753: unsigned SCKP :1;
[; ;pic18f46j13.h: 6754: unsigned DTRXP1 :1;
[; ;pic18f46j13.h: 6755: unsigned RCMT :1;
[; ;pic18f46j13.h: 6756: };
[; ;pic18f46j13.h: 6757: struct {
[; ;pic18f46j13.h: 6758: unsigned :4;
[; ;pic18f46j13.h: 6759: unsigned SCKP1 :1;
[; ;pic18f46j13.h: 6760: unsigned RXDTP1 :1;
[; ;pic18f46j13.h: 6761: unsigned RCMT1 :1;
[; ;pic18f46j13.h: 6762: };
[; ;pic18f46j13.h: 6763: struct {
[; ;pic18f46j13.h: 6764: unsigned :4;
[; ;pic18f46j13.h: 6765: unsigned TXCKP1 :1;
[; ;pic18f46j13.h: 6766: };
[; ;pic18f46j13.h: 6767: struct {
[; ;pic18f46j13.h: 6768: unsigned :5;
[; ;pic18f46j13.h: 6769: unsigned RXCKP :1;
[; ;pic18f46j13.h: 6770: };
[; ;pic18f46j13.h: 6771: struct {
[; ;pic18f46j13.h: 6772: unsigned :1;
[; ;pic18f46j13.h: 6773: unsigned W4E :1;
[; ;pic18f46j13.h: 6774: };
[; ;pic18f46j13.h: 6775: } BAUDCTLbits_t;
[; ;pic18f46j13.h: 6776: extern volatile BAUDCTLbits_t BAUDCTLbits @ 0xF7E;
[; ;pic18f46j13.h: 6896: extern volatile unsigned char SPBRGH1 @ 0xF7F;
"6898
[; ;pic18f46j13.h: 6898: asm("SPBRGH1 equ 0F7Fh");
[; <" SPBRGH1 equ 0F7Fh ;# ">
[; ;pic18f46j13.h: 6901: extern volatile unsigned char SPBRGH @ 0xF7F;
"6903
[; ;pic18f46j13.h: 6903: asm("SPBRGH equ 0F7Fh");
[; <" SPBRGH equ 0F7Fh ;# ">
[; ;pic18f46j13.h: 6906: typedef union {
[; ;pic18f46j13.h: 6907: struct {
[; ;pic18f46j13.h: 6908: unsigned SPBRGH1 :8;
[; ;pic18f46j13.h: 6909: };
[; ;pic18f46j13.h: 6910: } SPBRGH1bits_t;
[; ;pic18f46j13.h: 6911: extern volatile SPBRGH1bits_t SPBRGH1bits @ 0xF7F;
[; ;pic18f46j13.h: 6919: typedef union {
[; ;pic18f46j13.h: 6920: struct {
[; ;pic18f46j13.h: 6921: unsigned SPBRGH1 :8;
[; ;pic18f46j13.h: 6922: };
[; ;pic18f46j13.h: 6923: } SPBRGHbits_t;
[; ;pic18f46j13.h: 6924: extern volatile SPBRGHbits_t SPBRGHbits @ 0xF7F;
[; ;pic18f46j13.h: 6934: extern volatile unsigned char PORTA @ 0xF80;
"6936
[; ;pic18f46j13.h: 6936: asm("PORTA equ 0F80h");
[; <" PORTA equ 0F80h ;# ">
[; ;pic18f46j13.h: 6939: typedef union {
[; ;pic18f46j13.h: 6940: struct {
[; ;pic18f46j13.h: 6941: unsigned RA0 :1;
[; ;pic18f46j13.h: 6942: unsigned RA1 :1;
[; ;pic18f46j13.h: 6943: unsigned RA2 :1;
[; ;pic18f46j13.h: 6944: unsigned RA3 :1;
[; ;pic18f46j13.h: 6945: unsigned :1;
[; ;pic18f46j13.h: 6946: unsigned RA5 :1;
[; ;pic18f46j13.h: 6947: unsigned RA6 :1;
[; ;pic18f46j13.h: 6948: unsigned RA7 :1;
[; ;pic18f46j13.h: 6949: };
[; ;pic18f46j13.h: 6950: struct {
[; ;pic18f46j13.h: 6951: unsigned AN0 :1;
[; ;pic18f46j13.h: 6952: unsigned AN1 :1;
[; ;pic18f46j13.h: 6953: unsigned AN2 :1;
[; ;pic18f46j13.h: 6954: unsigned AN3 :1;
[; ;pic18f46j13.h: 6955: unsigned :1;
[; ;pic18f46j13.h: 6956: unsigned AN4 :1;
[; ;pic18f46j13.h: 6957: unsigned OSC2 :1;
[; ;pic18f46j13.h: 6958: unsigned OSC1 :1;
[; ;pic18f46j13.h: 6959: };
[; ;pic18f46j13.h: 6960: struct {
[; ;pic18f46j13.h: 6961: unsigned :5;
[; ;pic18f46j13.h: 6962: unsigned NOT_SS1 :1;
[; ;pic18f46j13.h: 6963: };
[; ;pic18f46j13.h: 6964: struct {
[; ;pic18f46j13.h: 6965: unsigned C1INA :1;
[; ;pic18f46j13.h: 6966: unsigned C2INA :1;
[; ;pic18f46j13.h: 6967: unsigned VREF_MINUS :1;
[; ;pic18f46j13.h: 6968: unsigned VREF_PLUS :1;
[; ;pic18f46j13.h: 6969: unsigned :1;
[; ;pic18f46j13.h: 6970: unsigned nSS1 :1;
[; ;pic18f46j13.h: 6971: unsigned CLKO :1;
[; ;pic18f46j13.h: 6972: unsigned CLKI :1;
[; ;pic18f46j13.h: 6973: };
[; ;pic18f46j13.h: 6974: struct {
[; ;pic18f46j13.h: 6975: unsigned PMA6 :1;
[; ;pic18f46j13.h: 6976: unsigned PMA7 :1;
[; ;pic18f46j13.h: 6977: unsigned CVREF :1;
[; ;pic18f46j13.h: 6978: unsigned C1INB :1;
[; ;pic18f46j13.h: 6979: unsigned :1;
[; ;pic18f46j13.h: 6980: unsigned HLVDIN :1;
[; ;pic18f46j13.h: 6981: };
[; ;pic18f46j13.h: 6982: struct {
[; ;pic18f46j13.h: 6983: unsigned RP0 :1;
[; ;pic18f46j13.h: 6984: unsigned RP1 :1;
[; ;pic18f46j13.h: 6985: unsigned C2INB :1;
[; ;pic18f46j13.h: 6986: unsigned :2;
[; ;pic18f46j13.h: 6987: unsigned C1INC :1;
[; ;pic18f46j13.h: 6988: };
[; ;pic18f46j13.h: 6989: struct {
[; ;pic18f46j13.h: 6990: unsigned ULPWU :1;
[; ;pic18f46j13.h: 6991: unsigned VBG :1;
[; ;pic18f46j13.h: 6992: unsigned C1IND :1;
[; ;pic18f46j13.h: 6993: unsigned :2;
[; ;pic18f46j13.h: 6994: unsigned RP2 :1;
[; ;pic18f46j13.h: 6995: };
[; ;pic18f46j13.h: 6996: struct {
[; ;pic18f46j13.h: 6997: unsigned :2;
[; ;pic18f46j13.h: 6998: unsigned C3INB :1;
[; ;pic18f46j13.h: 6999: };
[; ;pic18f46j13.h: 7000: struct {
[; ;pic18f46j13.h: 7001: unsigned ULPWUIN :1;
[; ;pic18f46j13.h: 7002: unsigned :4;
[; ;pic18f46j13.h: 7003: unsigned LVDIN :1;
[; ;pic18f46j13.h: 7004: unsigned :1;
[; ;pic18f46j13.h: 7005: unsigned RJPU :1;
[; ;pic18f46j13.h: 7006: };
[; ;pic18f46j13.h: 7007: } PORTAbits_t;
[; ;pic18f46j13.h: 7008: extern volatile PORTAbits_t PORTAbits @ 0xF80;
[; ;pic18f46j13.h: 7208: extern volatile unsigned char PORTB @ 0xF81;
"7210
[; ;pic18f46j13.h: 7210: asm("PORTB equ 0F81h");
[; <" PORTB equ 0F81h ;# ">
[; ;pic18f46j13.h: 7213: typedef union {
[; ;pic18f46j13.h: 7214: struct {
[; ;pic18f46j13.h: 7215: unsigned RB0 :1;
[; ;pic18f46j13.h: 7216: unsigned RB1 :1;
[; ;pic18f46j13.h: 7217: unsigned RB2 :1;
[; ;pic18f46j13.h: 7218: unsigned RB3 :1;
[; ;pic18f46j13.h: 7219: unsigned RB4 :1;
[; ;pic18f46j13.h: 7220: unsigned RB5 :1;
[; ;pic18f46j13.h: 7221: unsigned RB6 :1;
[; ;pic18f46j13.h: 7222: unsigned RB7 :1;
[; ;pic18f46j13.h: 7223: };
[; ;pic18f46j13.h: 7224: struct {
[; ;pic18f46j13.h: 7225: unsigned AN12 :1;
[; ;pic18f46j13.h: 7226: unsigned AN10 :1;
[; ;pic18f46j13.h: 7227: unsigned AN8 :1;
[; ;pic18f46j13.h: 7228: unsigned AN9 :1;
[; ;pic18f46j13.h: 7229: unsigned PMA1 :1;
[; ;pic18f46j13.h: 7230: unsigned PMA0 :1;
[; ;pic18f46j13.h: 7231: unsigned KBI2 :1;
[; ;pic18f46j13.h: 7232: unsigned KBI3 :1;
[; ;pic18f46j13.h: 7233: };
[; ;pic18f46j13.h: 7234: struct {
[; ;pic18f46j13.h: 7235: unsigned INT0 :1;
[; ;pic18f46j13.h: 7236: unsigned PMPBE :1;
[; ;pic18f46j13.h: 7237: unsigned CTED1 :1;
[; ;pic18f46j13.h: 7238: unsigned CTED2 :1;
[; ;pic18f46j13.h: 7239: unsigned KBI0 :1;
[; ;pic18f46j13.h: 7240: unsigned KBI1 :1;
[; ;pic18f46j13.h: 7241: unsigned PGC :1;
[; ;pic18f46j13.h: 7242: unsigned PGD :1;
[; ;pic18f46j13.h: 7243: };
[; ;pic18f46j13.h: 7244: struct {
[; ;pic18f46j13.h: 7245: unsigned RP3 :1;
[; ;pic18f46j13.h: 7246: unsigned RTCC :1;
[; ;pic18f46j13.h: 7247: unsigned PMA3 :1;
[; ;pic18f46j13.h: 7248: unsigned PMA2 :1;
[; ;pic18f46j13.h: 7249: unsigned :2;
[; ;pic18f46j13.h: 7250: unsigned RP9 :1;
[; ;pic18f46j13.h: 7251: unsigned RP10 :1;
[; ;pic18f46j13.h: 7252: };
[; ;pic18f46j13.h: 7253: struct {
[; ;pic18f46j13.h: 7254: unsigned :1;
[; ;pic18f46j13.h: 7255: unsigned PMBE :1;
[; ;pic18f46j13.h: 7256: unsigned REFO :1;
[; ;pic18f46j13.h: 7257: };
[; ;pic18f46j13.h: 7258: struct {
[; ;pic18f46j13.h: 7259: unsigned :1;
[; ;pic18f46j13.h: 7260: unsigned RP4 :1;
[; ;pic18f46j13.h: 7261: unsigned RP5 :1;
[; ;pic18f46j13.h: 7262: unsigned RP6 :1;
[; ;pic18f46j13.h: 7263: unsigned RP7 :1;
[; ;pic18f46j13.h: 7264: unsigned RP8 :1;
[; ;pic18f46j13.h: 7265: };
[; ;pic18f46j13.h: 7266: struct {
[; ;pic18f46j13.h: 7267: unsigned C3IND :1;
[; ;pic18f46j13.h: 7268: unsigned C3INC :1;
[; ;pic18f46j13.h: 7269: unsigned C2INC :1;
[; ;pic18f46j13.h: 7270: unsigned C3INA :1;
[; ;pic18f46j13.h: 7271: };
[; ;pic18f46j13.h: 7272: struct {
[; ;pic18f46j13.h: 7273: unsigned :4;
[; ;pic18f46j13.h: 7274: unsigned CCP4 :1;
[; ;pic18f46j13.h: 7275: unsigned CCP5 :1;
[; ;pic18f46j13.h: 7276: unsigned CCP6 :1;
[; ;pic18f46j13.h: 7277: unsigned CCP7 :1;
[; ;pic18f46j13.h: 7278: };
[; ;pic18f46j13.h: 7279: struct {
[; ;pic18f46j13.h: 7280: unsigned :3;
[; ;pic18f46j13.h: 7281: unsigned CCP2_PA2 :1;
[; ;pic18f46j13.h: 7282: };
[; ;pic18f46j13.h: 7283: } PORTBbits_t;
[; ;pic18f46j13.h: 7284: extern volatile PORTBbits_t PORTBbits @ 0xF81;
[; ;pic18f46j13.h: 7519: extern volatile unsigned char PORTC @ 0xF82;
"7521
[; ;pic18f46j13.h: 7521: asm("PORTC equ 0F82h");
[; <" PORTC equ 0F82h ;# ">
[; ;pic18f46j13.h: 7524: typedef union {
[; ;pic18f46j13.h: 7525: struct {
[; ;pic18f46j13.h: 7526: unsigned RC0 :1;
[; ;pic18f46j13.h: 7527: unsigned RC1 :1;
[; ;pic18f46j13.h: 7528: unsigned RC2 :1;
[; ;pic18f46j13.h: 7529: unsigned RC3 :1;
[; ;pic18f46j13.h: 7530: unsigned RC4 :1;
[; ;pic18f46j13.h: 7531: unsigned RC5 :1;
[; ;pic18f46j13.h: 7532: unsigned RC6 :1;
[; ;pic18f46j13.h: 7533: unsigned RC7 :1;
[; ;pic18f46j13.h: 7534: };
[; ;pic18f46j13.h: 7535: struct {
[; ;pic18f46j13.h: 7536: unsigned T1OSO :1;
[; ;pic18f46j13.h: 7537: unsigned T1OSI :1;
[; ;pic18f46j13.h: 7538: unsigned AN11 :1;
[; ;pic18f46j13.h: 7539: unsigned :3;
[; ;pic18f46j13.h: 7540: unsigned PMA5 :1;
[; ;pic18f46j13.h: 7541: unsigned PMA4 :1;
[; ;pic18f46j13.h: 7542: };
[; ;pic18f46j13.h: 7543: struct {
[; ;pic18f46j13.h: 7544: unsigned T1CKI :1;
[; ;pic18f46j13.h: 7545: unsigned :1;
[; ;pic18f46j13.h: 7546: unsigned CTPLS :1;
[; ;pic18f46j13.h: 7547: unsigned :3;
[; ;pic18f46j13.h: 7548: unsigned TX1 :1;
[; ;pic18f46j13.h: 7549: unsigned RX1 :1;
[; ;pic18f46j13.h: 7550: };
[; ;pic18f46j13.h: 7551: struct {
[; ;pic18f46j13.h: 7552: unsigned RP11 :1;
[; ;pic18f46j13.h: 7553: unsigned RP12 :1;
[; ;pic18f46j13.h: 7554: unsigned RP13 :1;
[; ;pic18f46j13.h: 7555: unsigned SCL1 :1;
[; ;pic18f46j13.h: 7556: unsigned SDA1 :1;
[; ;pic18f46j13.h: 7557: unsigned :1;
[; ;pic18f46j13.h: 7558: unsigned CK1 :1;
[; ;pic18f46j13.h: 7559: unsigned DT1 :1;
[; ;pic18f46j13.h: 7560: };
[; ;pic18f46j13.h: 7561: struct {
[; ;pic18f46j13.h: 7562: unsigned :2;
[; ;pic18f46j13.h: 7563: unsigned C2IND :1;
[; ;pic18f46j13.h: 7564: };
[; ;pic18f46j13.h: 7565: struct {
[; ;pic18f46j13.h: 7566: unsigned :3;
[; ;pic18f46j13.h: 7567: unsigned RP14 :1;
[; ;pic18f46j13.h: 7568: unsigned RP15 :1;
[; ;pic18f46j13.h: 7569: unsigned RP16 :1;
[; ;pic18f46j13.h: 7570: unsigned RP17 :1;
[; ;pic18f46j13.h: 7571: unsigned RP18 :1;
[; ;pic18f46j13.h: 7572: };
[; ;pic18f46j13.h: 7573: struct {
[; ;pic18f46j13.h: 7574: unsigned :1;
[; ;pic18f46j13.h: 7575: unsigned CCP8 :1;
[; ;pic18f46j13.h: 7576: unsigned :1;
[; ;pic18f46j13.h: 7577: unsigned SCK1 :1;
[; ;pic18f46j13.h: 7578: unsigned SDI1 :1;
[; ;pic18f46j13.h: 7579: unsigned SDO1 :1;
[; ;pic18f46j13.h: 7580: unsigned CCP9 :1;
[; ;pic18f46j13.h: 7581: unsigned CCP10 :1;
[; ;pic18f46j13.h: 7582: };
[; ;pic18f46j13.h: 7583: struct {
[; ;pic18f46j13.h: 7584: unsigned :1;
[; ;pic18f46j13.h: 7585: unsigned CCP2 :1;
[; ;pic18f46j13.h: 7586: unsigned PA1 :1;
[; ;pic18f46j13.h: 7587: };
[; ;pic18f46j13.h: 7588: struct {
[; ;pic18f46j13.h: 7589: unsigned :1;
[; ;pic18f46j13.h: 7590: unsigned PA2 :1;
[; ;pic18f46j13.h: 7591: };
[; ;pic18f46j13.h: 7592: } PORTCbits_t;
[; ;pic18f46j13.h: 7593: extern volatile PORTCbits_t PORTCbits @ 0xF82;
[; ;pic18f46j13.h: 7793: extern volatile unsigned char PORTD @ 0xF83;
"7795
[; ;pic18f46j13.h: 7795: asm("PORTD equ 0F83h");
[; <" PORTD equ 0F83h ;# ">
[; ;pic18f46j13.h: 7798: typedef union {
[; ;pic18f46j13.h: 7799: struct {
[; ;pic18f46j13.h: 7800: unsigned RD0 :1;
[; ;pic18f46j13.h: 7801: unsigned RD1 :1;
[; ;pic18f46j13.h: 7802: unsigned RD2 :1;
[; ;pic18f46j13.h: 7803: unsigned RD3 :1;
[; ;pic18f46j13.h: 7804: unsigned RD4 :1;
[; ;pic18f46j13.h: 7805: unsigned RD5 :1;
[; ;pic18f46j13.h: 7806: unsigned RD6 :1;
[; ;pic18f46j13.h: 7807: unsigned RD7 :1;
[; ;pic18f46j13.h: 7808: };
[; ;pic18f46j13.h: 7809: struct {
[; ;pic18f46j13.h: 7810: unsigned PMD0 :1;
[; ;pic18f46j13.h: 7811: unsigned PMD1 :1;
[; ;pic18f46j13.h: 7812: unsigned PMD2 :1;
[; ;pic18f46j13.h: 7813: unsigned PMD3 :1;
[; ;pic18f46j13.h: 7814: unsigned PMD4 :1;
[; ;pic18f46j13.h: 7815: unsigned PMD5 :1;
[; ;pic18f46j13.h: 7816: unsigned PMD6 :1;
[; ;pic18f46j13.h: 7817: unsigned PMD7 :1;
[; ;pic18f46j13.h: 7818: };
[; ;pic18f46j13.h: 7819: struct {
[; ;pic18f46j13.h: 7820: unsigned SCL2 :1;
[; ;pic18f46j13.h: 7821: unsigned SDA2 :1;
[; ;pic18f46j13.h: 7822: unsigned RP19 :1;
[; ;pic18f46j13.h: 7823: unsigned RP20 :1;
[; ;pic18f46j13.h: 7824: unsigned RP21 :1;
[; ;pic18f46j13.h: 7825: unsigned RP22 :1;
[; ;pic18f46j13.h: 7826: unsigned RP23 :1;
[; ;pic18f46j13.h: 7827: unsigned RP24 :1;
[; ;pic18f46j13.h: 7828: };
[; ;pic18f46j13.h: 7829: struct {
[; ;pic18f46j13.h: 7830: unsigned :7;
[; ;pic18f46j13.h: 7831: unsigned SS2 :1;
[; ;pic18f46j13.h: 7832: };
[; ;pic18f46j13.h: 7833: } PORTDbits_t;
[; ;pic18f46j13.h: 7834: extern volatile PORTDbits_t PORTDbits @ 0xF83;
[; ;pic18f46j13.h: 7964: extern volatile unsigned char PORTE @ 0xF84;
"7966
[; ;pic18f46j13.h: 7966: asm("PORTE equ 0F84h");
[; <" PORTE equ 0F84h ;# ">
[; ;pic18f46j13.h: 7969: typedef union {
[; ;pic18f46j13.h: 7970: struct {
[; ;pic18f46j13.h: 7971: unsigned RE0 :1;
[; ;pic18f46j13.h: 7972: unsigned RE1 :1;
[; ;pic18f46j13.h: 7973: unsigned RE2 :1;
[; ;pic18f46j13.h: 7974: };
[; ;pic18f46j13.h: 7975: struct {
[; ;pic18f46j13.h: 7976: unsigned AN5 :1;
[; ;pic18f46j13.h: 7977: unsigned AN6 :1;
[; ;pic18f46j13.h: 7978: unsigned AN7 :1;
[; ;pic18f46j13.h: 7979: };
[; ;pic18f46j13.h: 7980: struct {
[; ;pic18f46j13.h: 7981: unsigned PMPRD :1;
[; ;pic18f46j13.h: 7982: unsigned PMPWR :1;
[; ;pic18f46j13.h: 7983: unsigned PMPCS :1;
[; ;pic18f46j13.h: 7984: };
[; ;pic18f46j13.h: 7985: struct {
[; ;pic18f46j13.h: 7986: unsigned PMRD :1;
[; ;pic18f46j13.h: 7987: unsigned PMWR :1;
[; ;pic18f46j13.h: 7988: unsigned PMCS :1;
[; ;pic18f46j13.h: 7989: };
[; ;pic18f46j13.h: 7990: struct {
[; ;pic18f46j13.h: 7991: unsigned PD2 :1;
[; ;pic18f46j13.h: 7992: unsigned PC2 :1;
[; ;pic18f46j13.h: 7993: unsigned CCP10 :1;
[; ;pic18f46j13.h: 7994: };
[; ;pic18f46j13.h: 7995: struct {
[; ;pic18f46j13.h: 7996: unsigned RDE :1;
[; ;pic18f46j13.h: 7997: unsigned WRE :1;
[; ;pic18f46j13.h: 7998: unsigned CS :1;
[; ;pic18f46j13.h: 7999: };
[; ;pic18f46j13.h: 8000: struct {
[; ;pic18f46j13.h: 8001: unsigned :2;
[; ;pic18f46j13.h: 8002: unsigned PB2 :1;
[; ;pic18f46j13.h: 8003: };
[; ;pic18f46j13.h: 8004: } PORTEbits_t;
[; ;pic18f46j13.h: 8005: extern volatile PORTEbits_t PORTEbits @ 0xF84;
[; ;pic18f46j13.h: 8105: extern volatile unsigned char HLVDCON @ 0xF85;
"8107
[; ;pic18f46j13.h: 8107: asm("HLVDCON equ 0F85h");
[; <" HLVDCON equ 0F85h ;# ">
[; ;pic18f46j13.h: 8110: typedef union {
[; ;pic18f46j13.h: 8111: struct {
[; ;pic18f46j13.h: 8112: unsigned HLVDL :4;
[; ;pic18f46j13.h: 8113: unsigned HLVDEN :1;
[; ;pic18f46j13.h: 8114: unsigned IRVST :1;
[; ;pic18f46j13.h: 8115: unsigned BGVST :1;
[; ;pic18f46j13.h: 8116: unsigned VDIRMAG :1;
[; ;pic18f46j13.h: 8117: };
[; ;pic18f46j13.h: 8118: struct {
[; ;pic18f46j13.h: 8119: unsigned HLVDL0 :1;
[; ;pic18f46j13.h: 8120: unsigned HLVDL1 :1;
[; ;pic18f46j13.h: 8121: unsigned HLVDL2 :1;
[; ;pic18f46j13.h: 8122: unsigned HLVDL3 :1;
[; ;pic18f46j13.h: 8123: };
[; ;pic18f46j13.h: 8124: } HLVDCONbits_t;
[; ;pic18f46j13.h: 8125: extern volatile HLVDCONbits_t HLVDCONbits @ 0xF85;
[; ;pic18f46j13.h: 8175: extern volatile unsigned char DMACON2 @ 0xF86;
"8177
[; ;pic18f46j13.h: 8177: asm("DMACON2 equ 0F86h");
[; <" DMACON2 equ 0F86h ;# ">
[; ;pic18f46j13.h: 8180: typedef union {
[; ;pic18f46j13.h: 8181: struct {
[; ;pic18f46j13.h: 8182: unsigned INTLVL :4;
[; ;pic18f46j13.h: 8183: unsigned DLYCYC :4;
[; ;pic18f46j13.h: 8184: };
[; ;pic18f46j13.h: 8185: struct {
[; ;pic18f46j13.h: 8186: unsigned INTLVL0 :1;
[; ;pic18f46j13.h: 8187: unsigned INTLVL1 :1;
[; ;pic18f46j13.h: 8188: unsigned INTLVL2 :1;
[; ;pic18f46j13.h: 8189: unsigned INTLVL3 :1;
[; ;pic18f46j13.h: 8190: unsigned DLYCYC0 :1;
[; ;pic18f46j13.h: 8191: unsigned DLYCYC1 :1;
[; ;pic18f46j13.h: 8192: unsigned DLYCYC2 :1;
[; ;pic18f46j13.h: 8193: unsigned DLYCYC3 :1;
[; ;pic18f46j13.h: 8194: };
[; ;pic18f46j13.h: 8195: } DMACON2bits_t;
[; ;pic18f46j13.h: 8196: extern volatile DMACON2bits_t DMACON2bits @ 0xF86;
[; ;pic18f46j13.h: 8251: extern volatile unsigned char OSCCON2 @ 0xF87;
"8253
[; ;pic18f46j13.h: 8253: asm("OSCCON2 equ 0F87h");
[; <" OSCCON2 equ 0F87h ;# ">
[; ;pic18f46j13.h: 8256: typedef union {
[; ;pic18f46j13.h: 8257: struct {
[; ;pic18f46j13.h: 8258: unsigned :2;
[; ;pic18f46j13.h: 8259: unsigned PRISD :1;
[; ;pic18f46j13.h: 8260: unsigned SOSCGO :1;
[; ;pic18f46j13.h: 8261: unsigned SOSCDRV :1;
[; ;pic18f46j13.h: 8262: unsigned :1;
[; ;pic18f46j13.h: 8263: unsigned SOSCRUN :1;
[; ;pic18f46j13.h: 8264: };
[; ;pic18f46j13.h: 8265: } OSCCON2bits_t;
[; ;pic18f46j13.h: 8266: extern volatile OSCCON2bits_t OSCCON2bits @ 0xF87;
[; ;pic18f46j13.h: 8291: extern volatile unsigned char DMACON1 @ 0xF88;
"8293
[; ;pic18f46j13.h: 8293: asm("DMACON1 equ 0F88h");
[; <" DMACON1 equ 0F88h ;# ">
[; ;pic18f46j13.h: 8296: typedef union {
[; ;pic18f46j13.h: 8297: struct {
[; ;pic18f46j13.h: 8298: unsigned DMAEN :1;
[; ;pic18f46j13.h: 8299: unsigned DLYINTEN :1;
[; ;pic18f46j13.h: 8300: unsigned DUPLEX0 :1;
[; ;pic18f46j13.h: 8301: unsigned DUPLEX1 :1;
[; ;pic18f46j13.h: 8302: unsigned RXINC :1;
[; ;pic18f46j13.h: 8303: unsigned TXINC :1;
[; ;pic18f46j13.h: 8304: unsigned SSCON0 :1;
[; ;pic18f46j13.h: 8305: unsigned SSCON1 :1;
[; ;pic18f46j13.h: 8306: };
[; ;pic18f46j13.h: 8307: } DMACON1bits_t;
[; ;pic18f46j13.h: 8308: extern volatile DMACON1bits_t DMACON1bits @ 0xF88;
[; ;pic18f46j13.h: 8353: extern volatile unsigned char LATA @ 0xF89;
"8355
[; ;pic18f46j13.h: 8355: asm("LATA equ 0F89h");
[; <" LATA equ 0F89h ;# ">
[; ;pic18f46j13.h: 8358: typedef union {
[; ;pic18f46j13.h: 8359: struct {
[; ;pic18f46j13.h: 8360: unsigned LATA0 :1;
[; ;pic18f46j13.h: 8361: unsigned LATA1 :1;
[; ;pic18f46j13.h: 8362: unsigned LATA2 :1;
[; ;pic18f46j13.h: 8363: unsigned LATA3 :1;
[; ;pic18f46j13.h: 8364: unsigned :1;
[; ;pic18f46j13.h: 8365: unsigned LATA5 :1;
[; ;pic18f46j13.h: 8366: unsigned LATA6 :1;
[; ;pic18f46j13.h: 8367: unsigned LATA7 :1;
[; ;pic18f46j13.h: 8368: };
[; ;pic18f46j13.h: 8369: struct {
[; ;pic18f46j13.h: 8370: unsigned LA0 :1;
[; ;pic18f46j13.h: 8371: unsigned LA1 :1;
[; ;pic18f46j13.h: 8372: unsigned LA2 :1;
[; ;pic18f46j13.h: 8373: unsigned LA3 :1;
[; ;pic18f46j13.h: 8374: unsigned :1;
[; ;pic18f46j13.h: 8375: unsigned LA5 :1;
[; ;pic18f46j13.h: 8376: unsigned LA6 :1;
[; ;pic18f46j13.h: 8377: unsigned LA7 :1;
[; ;pic18f46j13.h: 8378: };
[; ;pic18f46j13.h: 8379: } LATAbits_t;
[; ;pic18f46j13.h: 8380: extern volatile LATAbits_t LATAbits @ 0xF89;
[; ;pic18f46j13.h: 8455: extern volatile unsigned char LATB @ 0xF8A;
"8457
[; ;pic18f46j13.h: 8457: asm("LATB equ 0F8Ah");
[; <" LATB equ 0F8Ah ;# ">
[; ;pic18f46j13.h: 8460: typedef union {
[; ;pic18f46j13.h: 8461: struct {
[; ;pic18f46j13.h: 8462: unsigned LATB0 :1;
[; ;pic18f46j13.h: 8463: unsigned LATB1 :1;
[; ;pic18f46j13.h: 8464: unsigned LATB2 :1;
[; ;pic18f46j13.h: 8465: unsigned LATB3 :1;
[; ;pic18f46j13.h: 8466: unsigned LATB4 :1;
[; ;pic18f46j13.h: 8467: unsigned LATB5 :1;
[; ;pic18f46j13.h: 8468: unsigned LATB6 :1;
[; ;pic18f46j13.h: 8469: unsigned LATB7 :1;
[; ;pic18f46j13.h: 8470: };
[; ;pic18f46j13.h: 8471: struct {
[; ;pic18f46j13.h: 8472: unsigned LB0 :1;
[; ;pic18f46j13.h: 8473: unsigned LB1 :1;
[; ;pic18f46j13.h: 8474: unsigned LB2 :1;
[; ;pic18f46j13.h: 8475: unsigned LB3 :1;
[; ;pic18f46j13.h: 8476: unsigned LB4 :1;
[; ;pic18f46j13.h: 8477: unsigned LB5 :1;
[; ;pic18f46j13.h: 8478: unsigned LB6 :1;
[; ;pic18f46j13.h: 8479: unsigned LB7 :1;
[; ;pic18f46j13.h: 8480: };
[; ;pic18f46j13.h: 8481: } LATBbits_t;
[; ;pic18f46j13.h: 8482: extern volatile LATBbits_t LATBbits @ 0xF8A;
[; ;pic18f46j13.h: 8567: extern volatile unsigned char LATC @ 0xF8B;
"8569
[; ;pic18f46j13.h: 8569: asm("LATC equ 0F8Bh");
[; <" LATC equ 0F8Bh ;# ">
[; ;pic18f46j13.h: 8572: typedef union {
[; ;pic18f46j13.h: 8573: struct {
[; ;pic18f46j13.h: 8574: unsigned LATC0 :1;
[; ;pic18f46j13.h: 8575: unsigned LATC1 :1;
[; ;pic18f46j13.h: 8576: unsigned LATC2 :1;
[; ;pic18f46j13.h: 8577: unsigned LATC3 :1;
[; ;pic18f46j13.h: 8578: unsigned LATC4 :1;
[; ;pic18f46j13.h: 8579: unsigned LATC5 :1;
[; ;pic18f46j13.h: 8580: unsigned LATC6 :1;
[; ;pic18f46j13.h: 8581: unsigned LATC7 :1;
[; ;pic18f46j13.h: 8582: };
[; ;pic18f46j13.h: 8583: struct {
[; ;pic18f46j13.h: 8584: unsigned LC0 :1;
[; ;pic18f46j13.h: 8585: unsigned LC1 :1;
[; ;pic18f46j13.h: 8586: unsigned LC2 :1;
[; ;pic18f46j13.h: 8587: unsigned LC3 :1;
[; ;pic18f46j13.h: 8588: unsigned LC4 :1;
[; ;pic18f46j13.h: 8589: unsigned LC5 :1;
[; ;pic18f46j13.h: 8590: unsigned LC6 :1;
[; ;pic18f46j13.h: 8591: unsigned LC7 :1;
[; ;pic18f46j13.h: 8592: };
[; ;pic18f46j13.h: 8593: } LATCbits_t;
[; ;pic18f46j13.h: 8594: extern volatile LATCbits_t LATCbits @ 0xF8B;
[; ;pic18f46j13.h: 8679: extern volatile unsigned char LATD @ 0xF8C;
"8681
[; ;pic18f46j13.h: 8681: asm("LATD equ 0F8Ch");
[; <" LATD equ 0F8Ch ;# ">
[; ;pic18f46j13.h: 8684: typedef union {
[; ;pic18f46j13.h: 8685: struct {
[; ;pic18f46j13.h: 8686: unsigned LATD0 :1;
[; ;pic18f46j13.h: 8687: unsigned LATD1 :1;
[; ;pic18f46j13.h: 8688: unsigned LATD2 :1;
[; ;pic18f46j13.h: 8689: unsigned LATD3 :1;
[; ;pic18f46j13.h: 8690: unsigned LATD4 :1;
[; ;pic18f46j13.h: 8691: unsigned LATD5 :1;
[; ;pic18f46j13.h: 8692: unsigned LATD6 :1;
[; ;pic18f46j13.h: 8693: unsigned LATD7 :1;
[; ;pic18f46j13.h: 8694: };
[; ;pic18f46j13.h: 8695: struct {
[; ;pic18f46j13.h: 8696: unsigned LD0 :1;
[; ;pic18f46j13.h: 8697: unsigned LD1 :1;
[; ;pic18f46j13.h: 8698: unsigned LD2 :1;
[; ;pic18f46j13.h: 8699: unsigned LD3 :1;
[; ;pic18f46j13.h: 8700: unsigned LD4 :1;
[; ;pic18f46j13.h: 8701: unsigned LD5 :1;
[; ;pic18f46j13.h: 8702: unsigned LD6 :1;
[; ;pic18f46j13.h: 8703: unsigned LD7 :1;
[; ;pic18f46j13.h: 8704: };
[; ;pic18f46j13.h: 8705: } LATDbits_t;
[; ;pic18f46j13.h: 8706: extern volatile LATDbits_t LATDbits @ 0xF8C;
[; ;pic18f46j13.h: 8791: extern volatile unsigned char LATE @ 0xF8D;
"8793
[; ;pic18f46j13.h: 8793: asm("LATE equ 0F8Dh");
[; <" LATE equ 0F8Dh ;# ">
[; ;pic18f46j13.h: 8796: typedef union {
[; ;pic18f46j13.h: 8797: struct {
[; ;pic18f46j13.h: 8798: unsigned LATE0 :1;
[; ;pic18f46j13.h: 8799: unsigned LATE1 :1;
[; ;pic18f46j13.h: 8800: unsigned LATE2 :1;
[; ;pic18f46j13.h: 8801: };
[; ;pic18f46j13.h: 8802: struct {
[; ;pic18f46j13.h: 8803: unsigned LE0 :1;
[; ;pic18f46j13.h: 8804: unsigned LE1 :1;
[; ;pic18f46j13.h: 8805: unsigned LE2 :1;
[; ;pic18f46j13.h: 8806: };
[; ;pic18f46j13.h: 8807: } LATEbits_t;
[; ;pic18f46j13.h: 8808: extern volatile LATEbits_t LATEbits @ 0xF8D;
[; ;pic18f46j13.h: 8843: extern volatile unsigned char PIE4 @ 0xF8E;
"8845
[; ;pic18f46j13.h: 8845: asm("PIE4 equ 0F8Eh");
[; <" PIE4 equ 0F8Eh ;# ">
[; ;pic18f46j13.h: 8848: typedef union {
[; ;pic18f46j13.h: 8849: struct {
[; ;pic18f46j13.h: 8850: unsigned CCP3IE :1;
[; ;pic18f46j13.h: 8851: unsigned CCP4IE :1;
[; ;pic18f46j13.h: 8852: unsigned CCP5IE :1;
[; ;pic18f46j13.h: 8853: unsigned CCP6IE :1;
[; ;pic18f46j13.h: 8854: unsigned CCP7IE :1;
[; ;pic18f46j13.h: 8855: unsigned CCP8IE :1;
[; ;pic18f46j13.h: 8856: unsigned CCP9IE :1;
[; ;pic18f46j13.h: 8857: unsigned CCP10IE :1;
[; ;pic18f46j13.h: 8858: };
[; ;pic18f46j13.h: 8859: } PIE4bits_t;
[; ;pic18f46j13.h: 8860: extern volatile PIE4bits_t PIE4bits @ 0xF8E;
[; ;pic18f46j13.h: 8905: extern volatile unsigned char PIR4 @ 0xF8F;
"8907
[; ;pic18f46j13.h: 8907: asm("PIR4 equ 0F8Fh");
[; <" PIR4 equ 0F8Fh ;# ">
[; ;pic18f46j13.h: 8910: typedef union {
[; ;pic18f46j13.h: 8911: struct {
[; ;pic18f46j13.h: 8912: unsigned CCP3IF :1;
[; ;pic18f46j13.h: 8913: unsigned CCP4IF :1;
[; ;pic18f46j13.h: 8914: unsigned CCP5IF :1;
[; ;pic18f46j13.h: 8915: unsigned CCP6IF :1;
[; ;pic18f46j13.h: 8916: unsigned CCP7IF :1;
[; ;pic18f46j13.h: 8917: unsigned CCP8IF :1;
[; ;pic18f46j13.h: 8918: unsigned CCP9IF :1;
[; ;pic18f46j13.h: 8919: unsigned CCP10IF :1;
[; ;pic18f46j13.h: 8920: };
[; ;pic18f46j13.h: 8921: } PIR4bits_t;
[; ;pic18f46j13.h: 8922: extern volatile PIR4bits_t PIR4bits @ 0xF8F;
[; ;pic18f46j13.h: 8967: extern volatile unsigned char IPR4 @ 0xF90;
"8969
[; ;pic18f46j13.h: 8969: asm("IPR4 equ 0F90h");
[; <" IPR4 equ 0F90h ;# ">
[; ;pic18f46j13.h: 8972: typedef union {
[; ;pic18f46j13.h: 8973: struct {
[; ;pic18f46j13.h: 8974: unsigned CCP3IP :1;
[; ;pic18f46j13.h: 8975: unsigned CCP4IP :1;
[; ;pic18f46j13.h: 8976: unsigned CCP5IP :1;
[; ;pic18f46j13.h: 8977: unsigned CCP6IP :1;
[; ;pic18f46j13.h: 8978: unsigned CCP7IP :1;
[; ;pic18f46j13.h: 8979: unsigned CCP8IP :1;
[; ;pic18f46j13.h: 8980: unsigned CCP9IP :1;
[; ;pic18f46j13.h: 8981: unsigned CCP10IP :1;
[; ;pic18f46j13.h: 8982: };
[; ;pic18f46j13.h: 8983: struct {
[; ;pic18f46j13.h: 8984: unsigned CCIP3IP :1;
[; ;pic18f46j13.h: 8985: };
[; ;pic18f46j13.h: 8986: } IPR4bits_t;
[; ;pic18f46j13.h: 8987: extern volatile IPR4bits_t IPR4bits @ 0xF90;
[; ;pic18f46j13.h: 9037: extern volatile unsigned char PIE5 @ 0xF91;
"9039
[; ;pic18f46j13.h: 9039: asm("PIE5 equ 0F91h");
[; <" PIE5 equ 0F91h ;# ">
[; ;pic18f46j13.h: 9042: typedef union {
[; ;pic18f46j13.h: 9043: struct {
[; ;pic18f46j13.h: 9044: unsigned TMR1GIE :1;
[; ;pic18f46j13.h: 9045: unsigned TMR5GIE :1;
[; ;pic18f46j13.h: 9046: unsigned TMR5IE :1;
[; ;pic18f46j13.h: 9047: unsigned TMR6IE :1;
[; ;pic18f46j13.h: 9048: unsigned TMR8IE :1;
[; ;pic18f46j13.h: 9049: unsigned CM3IE :1;
[; ;pic18f46j13.h: 9050: };
[; ;pic18f46j13.h: 9051: } PIE5bits_t;
[; ;pic18f46j13.h: 9052: extern volatile PIE5bits_t PIE5bits @ 0xF91;
[; ;pic18f46j13.h: 9087: extern volatile unsigned char TRISA @ 0xF92;
"9089
[; ;pic18f46j13.h: 9089: asm("TRISA equ 0F92h");
[; <" TRISA equ 0F92h ;# ">
[; ;pic18f46j13.h: 9092: typedef union {
[; ;pic18f46j13.h: 9093: struct {
[; ;pic18f46j13.h: 9094: unsigned TRISA0 :1;
[; ;pic18f46j13.h: 9095: unsigned TRISA1 :1;
[; ;pic18f46j13.h: 9096: unsigned TRISA2 :1;
[; ;pic18f46j13.h: 9097: unsigned TRISA3 :1;
[; ;pic18f46j13.h: 9098: unsigned :1;
[; ;pic18f46j13.h: 9099: unsigned TRISA5 :1;
[; ;pic18f46j13.h: 9100: unsigned TRISA6 :1;
[; ;pic18f46j13.h: 9101: unsigned TRISA7 :1;
[; ;pic18f46j13.h: 9102: };
[; ;pic18f46j13.h: 9103: } TRISAbits_t;
[; ;pic18f46j13.h: 9104: extern volatile TRISAbits_t TRISAbits @ 0xF92;
[; ;pic18f46j13.h: 9144: extern volatile unsigned char TRISB @ 0xF93;
"9146
[; ;pic18f46j13.h: 9146: asm("TRISB equ 0F93h");
[; <" TRISB equ 0F93h ;# ">
[; ;pic18f46j13.h: 9149: typedef union {
[; ;pic18f46j13.h: 9150: struct {
[; ;pic18f46j13.h: 9151: unsigned TRISB0 :1;
[; ;pic18f46j13.h: 9152: unsigned TRISB1 :1;
[; ;pic18f46j13.h: 9153: unsigned TRISB2 :1;
[; ;pic18f46j13.h: 9154: unsigned TRISB3 :1;
[; ;pic18f46j13.h: 9155: unsigned TRISB4 :1;
[; ;pic18f46j13.h: 9156: unsigned TRISB5 :1;
[; ;pic18f46j13.h: 9157: unsigned TRISB6 :1;
[; ;pic18f46j13.h: 9158: unsigned TRISB7 :1;
[; ;pic18f46j13.h: 9159: };
[; ;pic18f46j13.h: 9160: } TRISBbits_t;
[; ;pic18f46j13.h: 9161: extern volatile TRISBbits_t TRISBbits @ 0xF93;
[; ;pic18f46j13.h: 9206: extern volatile unsigned char TRISC @ 0xF94;
"9208
[; ;pic18f46j13.h: 9208: asm("TRISC equ 0F94h");
[; <" TRISC equ 0F94h ;# ">
[; ;pic18f46j13.h: 9211: typedef union {
[; ;pic18f46j13.h: 9212: struct {
[; ;pic18f46j13.h: 9213: unsigned TRISC0 :1;
[; ;pic18f46j13.h: 9214: unsigned TRISC1 :1;
[; ;pic18f46j13.h: 9215: unsigned TRISC2 :1;
[; ;pic18f46j13.h: 9216: unsigned TRISC3 :1;
[; ;pic18f46j13.h: 9217: unsigned TRISC4 :1;
[; ;pic18f46j13.h: 9218: unsigned TRISC5 :1;
[; ;pic18f46j13.h: 9219: unsigned TRISC6 :1;
[; ;pic18f46j13.h: 9220: unsigned TRISC7 :1;
[; ;pic18f46j13.h: 9221: };
[; ;pic18f46j13.h: 9222: } TRISCbits_t;
[; ;pic18f46j13.h: 9223: extern volatile TRISCbits_t TRISCbits @ 0xF94;
[; ;pic18f46j13.h: 9268: extern volatile unsigned char TRISD @ 0xF95;
"9270
[; ;pic18f46j13.h: 9270: asm("TRISD equ 0F95h");
[; <" TRISD equ 0F95h ;# ">
[; ;pic18f46j13.h: 9273: typedef union {
[; ;pic18f46j13.h: 9274: struct {
[; ;pic18f46j13.h: 9275: unsigned TRISD0 :1;
[; ;pic18f46j13.h: 9276: unsigned TRISD1 :1;
[; ;pic18f46j13.h: 9277: unsigned TRISD2 :1;
[; ;pic18f46j13.h: 9278: unsigned TRISD3 :1;
[; ;pic18f46j13.h: 9279: unsigned TRISD4 :1;
[; ;pic18f46j13.h: 9280: unsigned TRISD5 :1;
[; ;pic18f46j13.h: 9281: unsigned TRISD6 :1;
[; ;pic18f46j13.h: 9282: unsigned TRISD7 :1;
[; ;pic18f46j13.h: 9283: };
[; ;pic18f46j13.h: 9284: } TRISDbits_t;
[; ;pic18f46j13.h: 9285: extern volatile TRISDbits_t TRISDbits @ 0xF95;
[; ;pic18f46j13.h: 9330: extern volatile unsigned char TRISE @ 0xF96;
"9332
[; ;pic18f46j13.h: 9332: asm("TRISE equ 0F96h");
[; <" TRISE equ 0F96h ;# ">
[; ;pic18f46j13.h: 9335: typedef union {
[; ;pic18f46j13.h: 9336: struct {
[; ;pic18f46j13.h: 9337: unsigned TRISE0 :1;
[; ;pic18f46j13.h: 9338: unsigned TRISE1 :1;
[; ;pic18f46j13.h: 9339: unsigned TRISE2 :1;
[; ;pic18f46j13.h: 9340: unsigned :3;
[; ;pic18f46j13.h: 9341: unsigned REPU :1;
[; ;pic18f46j13.h: 9342: unsigned RDPU :1;
[; ;pic18f46j13.h: 9343: };
[; ;pic18f46j13.h: 9344: } TRISEbits_t;
[; ;pic18f46j13.h: 9345: extern volatile TRISEbits_t TRISEbits @ 0xF96;
[; ;pic18f46j13.h: 9375: extern volatile unsigned char T3GCON @ 0xF97;
"9377
[; ;pic18f46j13.h: 9377: asm("T3GCON equ 0F97h");
[; <" T3GCON equ 0F97h ;# ">
[; ;pic18f46j13.h: 9380: typedef union {
[; ;pic18f46j13.h: 9381: struct {
[; ;pic18f46j13.h: 9382: unsigned T3GSS0 :1;
[; ;pic18f46j13.h: 9383: unsigned T3GSS1 :1;
[; ;pic18f46j13.h: 9384: unsigned T3GVAL :1;
[; ;pic18f46j13.h: 9385: unsigned T3GGO_T3DONE :1;
[; ;pic18f46j13.h: 9386: unsigned T3GSPM :1;
[; ;pic18f46j13.h: 9387: unsigned T3GTM :1;
[; ;pic18f46j13.h: 9388: unsigned T3GPOL :1;
[; ;pic18f46j13.h: 9389: unsigned TMR3GE :1;
[; ;pic18f46j13.h: 9390: };
[; ;pic18f46j13.h: 9391: struct {
[; ;pic18f46j13.h: 9392: unsigned :3;
[; ;pic18f46j13.h: 9393: unsigned T3GGO :1;
[; ;pic18f46j13.h: 9394: };
[; ;pic18f46j13.h: 9395: struct {
[; ;pic18f46j13.h: 9396: unsigned :3;
[; ;pic18f46j13.h: 9397: unsigned T3DONE :1;
[; ;pic18f46j13.h: 9398: };
[; ;pic18f46j13.h: 9399: } T3GCONbits_t;
[; ;pic18f46j13.h: 9400: extern volatile T3GCONbits_t T3GCONbits @ 0xF97;
[; ;pic18f46j13.h: 9455: extern volatile unsigned char PIR5 @ 0xF98;
"9457
[; ;pic18f46j13.h: 9457: asm("PIR5 equ 0F98h");
[; <" PIR5 equ 0F98h ;# ">
[; ;pic18f46j13.h: 9460: typedef union {
[; ;pic18f46j13.h: 9461: struct {
[; ;pic18f46j13.h: 9462: unsigned TMR1GIF :1;
[; ;pic18f46j13.h: 9463: unsigned TMR5GIF :1;
[; ;pic18f46j13.h: 9464: unsigned TMR5IF :1;
[; ;pic18f46j13.h: 9465: unsigned TMR6IF :1;
[; ;pic18f46j13.h: 9466: unsigned TMR8IF :1;
[; ;pic18f46j13.h: 9467: unsigned CM3IF :1;
[; ;pic18f46j13.h: 9468: };
[; ;pic18f46j13.h: 9469: } PIR5bits_t;
[; ;pic18f46j13.h: 9470: extern volatile PIR5bits_t PIR5bits @ 0xF98;
[; ;pic18f46j13.h: 9505: extern volatile unsigned char IPR5 @ 0xF99;
"9507
[; ;pic18f46j13.h: 9507: asm("IPR5 equ 0F99h");
[; <" IPR5 equ 0F99h ;# ">
[; ;pic18f46j13.h: 9510: typedef union {
[; ;pic18f46j13.h: 9511: struct {
[; ;pic18f46j13.h: 9512: unsigned TMR1GIP :1;
[; ;pic18f46j13.h: 9513: unsigned TMR5GIP :1;
[; ;pic18f46j13.h: 9514: unsigned TMR5IP :1;
[; ;pic18f46j13.h: 9515: unsigned TMR6IP :1;
[; ;pic18f46j13.h: 9516: unsigned TMR8IP :1;
[; ;pic18f46j13.h: 9517: unsigned CM3IP :1;
[; ;pic18f46j13.h: 9518: };
[; ;pic18f46j13.h: 9519: struct {
[; ;pic18f46j13.h: 9520: unsigned CCH05 :1;
[; ;pic18f46j13.h: 9521: unsigned CCH15 :1;
[; ;pic18f46j13.h: 9522: unsigned :1;
[; ;pic18f46j13.h: 9523: unsigned EVPOL05 :1;
[; ;pic18f46j13.h: 9524: unsigned EVPOL15 :1;
[; ;pic18f46j13.h: 9525: };
[; ;pic18f46j13.h: 9526: } IPR5bits_t;
[; ;pic18f46j13.h: 9527: extern volatile IPR5bits_t IPR5bits @ 0xF99;
[; ;pic18f46j13.h: 9582: extern volatile unsigned char T1GCON @ 0xF9A;
"9584
[; ;pic18f46j13.h: 9584: asm("T1GCON equ 0F9Ah");
[; <" T1GCON equ 0F9Ah ;# ">
[; ;pic18f46j13.h: 9587: typedef union {
[; ;pic18f46j13.h: 9588: struct {
[; ;pic18f46j13.h: 9589: unsigned :3;
[; ;pic18f46j13.h: 9590: unsigned T1GGO_NOT_T1DONE :1;
[; ;pic18f46j13.h: 9591: };
[; ;pic18f46j13.h: 9592: struct {
[; ;pic18f46j13.h: 9593: unsigned T1GSS0 :1;
[; ;pic18f46j13.h: 9594: unsigned T1GSS1 :1;
[; ;pic18f46j13.h: 9595: unsigned T1GVAL :1;
[; ;pic18f46j13.h: 9596: unsigned T1GGO_nT1DONE :1;
[; ;pic18f46j13.h: 9597: unsigned T1GSPM :1;
[; ;pic18f46j13.h: 9598: unsigned T1GTM :1;
[; ;pic18f46j13.h: 9599: unsigned T1GPOL :1;
[; ;pic18f46j13.h: 9600: unsigned TMR1GE :1;
[; ;pic18f46j13.h: 9601: };
[; ;pic18f46j13.h: 9602: struct {
[; ;pic18f46j13.h: 9603: unsigned :3;
[; ;pic18f46j13.h: 9604: unsigned T1GGO :1;
[; ;pic18f46j13.h: 9605: };
[; ;pic18f46j13.h: 9606: struct {
[; ;pic18f46j13.h: 9607: unsigned :3;
[; ;pic18f46j13.h: 9608: unsigned NOT_T1DONE :1;
[; ;pic18f46j13.h: 9609: };
[; ;pic18f46j13.h: 9610: struct {
[; ;pic18f46j13.h: 9611: unsigned :3;
[; ;pic18f46j13.h: 9612: unsigned nT1DONE :1;
[; ;pic18f46j13.h: 9613: };
[; ;pic18f46j13.h: 9614: struct {
[; ;pic18f46j13.h: 9615: unsigned :3;
[; ;pic18f46j13.h: 9616: unsigned T1DONE :1;
[; ;pic18f46j13.h: 9617: };
[; ;pic18f46j13.h: 9618: } T1GCONbits_t;
[; ;pic18f46j13.h: 9619: extern volatile T1GCONbits_t T1GCONbits @ 0xF9A;
[; ;pic18f46j13.h: 9689: extern volatile unsigned char OSCTUNE @ 0xF9B;
"9691
[; ;pic18f46j13.h: 9691: asm("OSCTUNE equ 0F9Bh");
[; <" OSCTUNE equ 0F9Bh ;# ">
[; ;pic18f46j13.h: 9694: typedef union {
[; ;pic18f46j13.h: 9695: struct {
[; ;pic18f46j13.h: 9696: unsigned TUN :6;
[; ;pic18f46j13.h: 9697: unsigned PLLEN :1;
[; ;pic18f46j13.h: 9698: unsigned INTSRC :1;
[; ;pic18f46j13.h: 9699: };
[; ;pic18f46j13.h: 9700: struct {
[; ;pic18f46j13.h: 9701: unsigned TUN0 :1;
[; ;pic18f46j13.h: 9702: unsigned TUN1 :1;
[; ;pic18f46j13.h: 9703: unsigned TUN2 :1;
[; ;pic18f46j13.h: 9704: unsigned TUN3 :1;
[; ;pic18f46j13.h: 9705: unsigned TUN4 :1;
[; ;pic18f46j13.h: 9706: unsigned TUN5 :1;
[; ;pic18f46j13.h: 9707: };
[; ;pic18f46j13.h: 9708: } OSCTUNEbits_t;
[; ;pic18f46j13.h: 9709: extern volatile OSCTUNEbits_t OSCTUNEbits @ 0xF9B;
[; ;pic18f46j13.h: 9759: extern volatile unsigned char RCSTA2 @ 0xF9C;
"9761
[; ;pic18f46j13.h: 9761: asm("RCSTA2 equ 0F9Ch");
[; <" RCSTA2 equ 0F9Ch ;# ">
[; ;pic18f46j13.h: 9764: typedef union {
[; ;pic18f46j13.h: 9765: struct {
[; ;pic18f46j13.h: 9766: unsigned RX9D :1;
[; ;pic18f46j13.h: 9767: unsigned OERR :1;
[; ;pic18f46j13.h: 9768: unsigned FERR :1;
[; ;pic18f46j13.h: 9769: unsigned ADDEN :1;
[; ;pic18f46j13.h: 9770: unsigned CREN :1;
[; ;pic18f46j13.h: 9771: unsigned SREN :1;
[; ;pic18f46j13.h: 9772: unsigned RX9 :1;
[; ;pic18f46j13.h: 9773: unsigned SPEN :1;
[; ;pic18f46j13.h: 9774: };
[; ;pic18f46j13.h: 9775: struct {
[; ;pic18f46j13.h: 9776: unsigned RX9D2 :1;
[; ;pic18f46j13.h: 9777: unsigned OERR2 :1;
[; ;pic18f46j13.h: 9778: unsigned FERR2 :1;
[; ;pic18f46j13.h: 9779: unsigned ADDEN2 :1;
[; ;pic18f46j13.h: 9780: unsigned CREN2 :1;
[; ;pic18f46j13.h: 9781: unsigned SREN2 :1;
[; ;pic18f46j13.h: 9782: unsigned RX92 :1;
[; ;pic18f46j13.h: 9783: unsigned SPEN2 :1;
[; ;pic18f46j13.h: 9784: };
[; ;pic18f46j13.h: 9785: struct {
[; ;pic18f46j13.h: 9786: unsigned RCD82 :1;
[; ;pic18f46j13.h: 9787: unsigned :5;
[; ;pic18f46j13.h: 9788: unsigned RC8_92 :1;
[; ;pic18f46j13.h: 9789: };
[; ;pic18f46j13.h: 9790: struct {
[; ;pic18f46j13.h: 9791: unsigned :6;
[; ;pic18f46j13.h: 9792: unsigned RC92 :1;
[; ;pic18f46j13.h: 9793: };
[; ;pic18f46j13.h: 9794: } RCSTA2bits_t;
[; ;pic18f46j13.h: 9795: extern volatile RCSTA2bits_t RCSTA2bits @ 0xF9C;
[; ;pic18f46j13.h: 9895: extern volatile unsigned char PIE1 @ 0xF9D;
"9897
[; ;pic18f46j13.h: 9897: asm("PIE1 equ 0F9Dh");
[; <" PIE1 equ 0F9Dh ;# ">
[; ;pic18f46j13.h: 9900: typedef union {
[; ;pic18f46j13.h: 9901: struct {
[; ;pic18f46j13.h: 9902: unsigned TMR1IE :1;
[; ;pic18f46j13.h: 9903: unsigned TMR2IE :1;
[; ;pic18f46j13.h: 9904: unsigned CCP1IE :1;
[; ;pic18f46j13.h: 9905: unsigned SSP1IE :1;
[; ;pic18f46j13.h: 9906: unsigned TX1IE :1;
[; ;pic18f46j13.h: 9907: unsigned RC1IE :1;
[; ;pic18f46j13.h: 9908: unsigned ADIE :1;
[; ;pic18f46j13.h: 9909: unsigned PMPIE :1;
[; ;pic18f46j13.h: 9910: };
[; ;pic18f46j13.h: 9911: struct {
[; ;pic18f46j13.h: 9912: unsigned :3;
[; ;pic18f46j13.h: 9913: unsigned SSPIE :1;
[; ;pic18f46j13.h: 9914: unsigned TXIE :1;
[; ;pic18f46j13.h: 9915: unsigned RCIE :1;
[; ;pic18f46j13.h: 9916: };
[; ;pic18f46j13.h: 9917: struct {
[; ;pic18f46j13.h: 9918: unsigned :7;
[; ;pic18f46j13.h: 9919: unsigned PSPIE :1;
[; ;pic18f46j13.h: 9920: };
[; ;pic18f46j13.h: 9921: } PIE1bits_t;
[; ;pic18f46j13.h: 9922: extern volatile PIE1bits_t PIE1bits @ 0xF9D;
[; ;pic18f46j13.h: 9987: extern volatile unsigned char PIR1 @ 0xF9E;
"9989
[; ;pic18f46j13.h: 9989: asm("PIR1 equ 0F9Eh");
[; <" PIR1 equ 0F9Eh ;# ">
[; ;pic18f46j13.h: 9992: typedef union {
[; ;pic18f46j13.h: 9993: struct {
[; ;pic18f46j13.h: 9994: unsigned TMR1IF :1;
[; ;pic18f46j13.h: 9995: unsigned TMR2IF :1;
[; ;pic18f46j13.h: 9996: unsigned CCP1IF :1;
[; ;pic18f46j13.h: 9997: unsigned SSP1IF :1;
[; ;pic18f46j13.h: 9998: unsigned TX1IF :1;
[; ;pic18f46j13.h: 9999: unsigned RC1IF :1;
[; ;pic18f46j13.h: 10000: unsigned ADIF :1;
[; ;pic18f46j13.h: 10001: unsigned PMPIF :1;
[; ;pic18f46j13.h: 10002: };
[; ;pic18f46j13.h: 10003: struct {
[; ;pic18f46j13.h: 10004: unsigned :3;
[; ;pic18f46j13.h: 10005: unsigned SSPIF :1;
[; ;pic18f46j13.h: 10006: unsigned TXIF :1;
[; ;pic18f46j13.h: 10007: unsigned RCIF :1;
[; ;pic18f46j13.h: 10008: };
[; ;pic18f46j13.h: 10009: struct {
[; ;pic18f46j13.h: 10010: unsigned :7;
[; ;pic18f46j13.h: 10011: unsigned PSPIF :1;
[; ;pic18f46j13.h: 10012: };
[; ;pic18f46j13.h: 10013: } PIR1bits_t;
[; ;pic18f46j13.h: 10014: extern volatile PIR1bits_t PIR1bits @ 0xF9E;
[; ;pic18f46j13.h: 10079: extern volatile unsigned char IPR1 @ 0xF9F;
"10081
[; ;pic18f46j13.h: 10081: asm("IPR1 equ 0F9Fh");
[; <" IPR1 equ 0F9Fh ;# ">
[; ;pic18f46j13.h: 10084: typedef union {
[; ;pic18f46j13.h: 10085: struct {
[; ;pic18f46j13.h: 10086: unsigned TMR1IP :1;
[; ;pic18f46j13.h: 10087: unsigned TMR2IP :1;
[; ;pic18f46j13.h: 10088: unsigned CCP1IP :1;
[; ;pic18f46j13.h: 10089: unsigned SSP1IP :1;
[; ;pic18f46j13.h: 10090: unsigned TX1IP :1;
[; ;pic18f46j13.h: 10091: unsigned RC1IP :1;
[; ;pic18f46j13.h: 10092: unsigned ADIP :1;
[; ;pic18f46j13.h: 10093: unsigned PMPIP :1;
[; ;pic18f46j13.h: 10094: };
[; ;pic18f46j13.h: 10095: struct {
[; ;pic18f46j13.h: 10096: unsigned :3;
[; ;pic18f46j13.h: 10097: unsigned SSPIP :1;
[; ;pic18f46j13.h: 10098: unsigned TXIP :1;
[; ;pic18f46j13.h: 10099: unsigned RCIP :1;
[; ;pic18f46j13.h: 10100: };
[; ;pic18f46j13.h: 10101: struct {
[; ;pic18f46j13.h: 10102: unsigned :7;
[; ;pic18f46j13.h: 10103: unsigned PSPIP :1;
[; ;pic18f46j13.h: 10104: };
[; ;pic18f46j13.h: 10105: } IPR1bits_t;
[; ;pic18f46j13.h: 10106: extern volatile IPR1bits_t IPR1bits @ 0xF9F;
[; ;pic18f46j13.h: 10171: extern volatile unsigned char PIE2 @ 0xFA0;
"10173
[; ;pic18f46j13.h: 10173: asm("PIE2 equ 0FA0h");
[; <" PIE2 equ 0FA0h ;# ">
[; ;pic18f46j13.h: 10176: typedef union {
[; ;pic18f46j13.h: 10177: struct {
[; ;pic18f46j13.h: 10178: unsigned CCP2IE :1;
[; ;pic18f46j13.h: 10179: unsigned TMR3IE :1;
[; ;pic18f46j13.h: 10180: unsigned LVDIE :1;
[; ;pic18f46j13.h: 10181: unsigned BCL1IE :1;
[; ;pic18f46j13.h: 10182: unsigned :1;
[; ;pic18f46j13.h: 10183: unsigned CM1IE :1;
[; ;pic18f46j13.h: 10184: unsigned CM2IE :1;
[; ;pic18f46j13.h: 10185: unsigned OSCFIE :1;
[; ;pic18f46j13.h: 10186: };
[; ;pic18f46j13.h: 10187: struct {
[; ;pic18f46j13.h: 10188: unsigned :2;
[; ;pic18f46j13.h: 10189: unsigned HLVDIE :1;
[; ;pic18f46j13.h: 10190: unsigned BCLIE :1;
[; ;pic18f46j13.h: 10191: };
[; ;pic18f46j13.h: 10192: struct {
[; ;pic18f46j13.h: 10193: unsigned :6;
[; ;pic18f46j13.h: 10194: unsigned CMIE :1;
[; ;pic18f46j13.h: 10195: };
[; ;pic18f46j13.h: 10196: } PIE2bits_t;
[; ;pic18f46j13.h: 10197: extern volatile PIE2bits_t PIE2bits @ 0xFA0;
[; ;pic18f46j13.h: 10252: extern volatile unsigned char PIR2 @ 0xFA1;
"10254
[; ;pic18f46j13.h: 10254: asm("PIR2 equ 0FA1h");
[; <" PIR2 equ 0FA1h ;# ">
[; ;pic18f46j13.h: 10257: typedef union {
[; ;pic18f46j13.h: 10258: struct {
[; ;pic18f46j13.h: 10259: unsigned CCP2IF :1;
[; ;pic18f46j13.h: 10260: unsigned TMR3IF :1;
[; ;pic18f46j13.h: 10261: unsigned LVDIF :1;
[; ;pic18f46j13.h: 10262: unsigned BCL1IF :1;
[; ;pic18f46j13.h: 10263: unsigned :1;
[; ;pic18f46j13.h: 10264: unsigned CM1IF :1;
[; ;pic18f46j13.h: 10265: unsigned CM2IF :1;
[; ;pic18f46j13.h: 10266: unsigned OSCFIF :1;
[; ;pic18f46j13.h: 10267: };
[; ;pic18f46j13.h: 10268: struct {
[; ;pic18f46j13.h: 10269: unsigned :2;
[; ;pic18f46j13.h: 10270: unsigned HLVDIF :1;
[; ;pic18f46j13.h: 10271: unsigned BCLIF :1;
[; ;pic18f46j13.h: 10272: };
[; ;pic18f46j13.h: 10273: struct {
[; ;pic18f46j13.h: 10274: unsigned :6;
[; ;pic18f46j13.h: 10275: unsigned CMIF :1;
[; ;pic18f46j13.h: 10276: };
[; ;pic18f46j13.h: 10277: } PIR2bits_t;
[; ;pic18f46j13.h: 10278: extern volatile PIR2bits_t PIR2bits @ 0xFA1;
[; ;pic18f46j13.h: 10333: extern volatile unsigned char IPR2 @ 0xFA2;
"10335
[; ;pic18f46j13.h: 10335: asm("IPR2 equ 0FA2h");
[; <" IPR2 equ 0FA2h ;# ">
[; ;pic18f46j13.h: 10338: typedef union {
[; ;pic18f46j13.h: 10339: struct {
[; ;pic18f46j13.h: 10340: unsigned CCP2IP :1;
[; ;pic18f46j13.h: 10341: unsigned TMR3IP :1;
[; ;pic18f46j13.h: 10342: unsigned LVDIP :1;
[; ;pic18f46j13.h: 10343: unsigned BCL1IP :1;
[; ;pic18f46j13.h: 10344: unsigned :1;
[; ;pic18f46j13.h: 10345: unsigned CM1IP :1;
[; ;pic18f46j13.h: 10346: unsigned CM2IP :1;
[; ;pic18f46j13.h: 10347: unsigned OSCFIP :1;
[; ;pic18f46j13.h: 10348: };
[; ;pic18f46j13.h: 10349: struct {
[; ;pic18f46j13.h: 10350: unsigned :2;
[; ;pic18f46j13.h: 10351: unsigned HLVDIP :1;
[; ;pic18f46j13.h: 10352: unsigned BCLIP :1;
[; ;pic18f46j13.h: 10353: };
[; ;pic18f46j13.h: 10354: struct {
[; ;pic18f46j13.h: 10355: unsigned :6;
[; ;pic18f46j13.h: 10356: unsigned CMIP :1;
[; ;pic18f46j13.h: 10357: };
[; ;pic18f46j13.h: 10358: } IPR2bits_t;
[; ;pic18f46j13.h: 10359: extern volatile IPR2bits_t IPR2bits @ 0xFA2;
[; ;pic18f46j13.h: 10414: extern volatile unsigned char PIE3 @ 0xFA3;
"10416
[; ;pic18f46j13.h: 10416: asm("PIE3 equ 0FA3h");
[; <" PIE3 equ 0FA3h ;# ">
[; ;pic18f46j13.h: 10419: typedef union {
[; ;pic18f46j13.h: 10420: struct {
[; ;pic18f46j13.h: 10421: unsigned RTCCIE :1;
[; ;pic18f46j13.h: 10422: unsigned TMR3GIE :1;
[; ;pic18f46j13.h: 10423: unsigned CTMUIE :1;
[; ;pic18f46j13.h: 10424: unsigned TMR4IE :1;
[; ;pic18f46j13.h: 10425: unsigned TX2IE :1;
[; ;pic18f46j13.h: 10426: unsigned RC2IE :1;
[; ;pic18f46j13.h: 10427: unsigned BCL2IE :1;
[; ;pic18f46j13.h: 10428: unsigned SSP2IE :1;
[; ;pic18f46j13.h: 10429: };
[; ;pic18f46j13.h: 10430: struct {
[; ;pic18f46j13.h: 10431: unsigned RXB0IE :1;
[; ;pic18f46j13.h: 10432: unsigned RXB1IE :1;
[; ;pic18f46j13.h: 10433: unsigned TXB0IE :1;
[; ;pic18f46j13.h: 10434: unsigned TXB1IE :1;
[; ;pic18f46j13.h: 10435: unsigned TXB2IE :1;
[; ;pic18f46j13.h: 10436: };
[; ;pic18f46j13.h: 10437: struct {
[; ;pic18f46j13.h: 10438: unsigned :1;
[; ;pic18f46j13.h: 10439: unsigned RXBNIE :1;
[; ;pic18f46j13.h: 10440: unsigned :2;
[; ;pic18f46j13.h: 10441: unsigned TXBNIE :1;
[; ;pic18f46j13.h: 10442: };
[; ;pic18f46j13.h: 10443: } PIE3bits_t;
[; ;pic18f46j13.h: 10444: extern volatile PIE3bits_t PIE3bits @ 0xFA3;
[; ;pic18f46j13.h: 10524: extern volatile unsigned char PIR3 @ 0xFA4;
"10526
[; ;pic18f46j13.h: 10526: asm("PIR3 equ 0FA4h");
[; <" PIR3 equ 0FA4h ;# ">
[; ;pic18f46j13.h: 10529: typedef union {
[; ;pic18f46j13.h: 10530: struct {
[; ;pic18f46j13.h: 10531: unsigned RTCCIF :1;
[; ;pic18f46j13.h: 10532: unsigned TMR3GIF :1;
[; ;pic18f46j13.h: 10533: unsigned CTMUIF :1;
[; ;pic18f46j13.h: 10534: unsigned TMR4IF :1;
[; ;pic18f46j13.h: 10535: unsigned TX2IF :1;
[; ;pic18f46j13.h: 10536: unsigned RC2IF :1;
[; ;pic18f46j13.h: 10537: unsigned BCL2IF :1;
[; ;pic18f46j13.h: 10538: unsigned SSP2IF :1;
[; ;pic18f46j13.h: 10539: };
[; ;pic18f46j13.h: 10540: struct {
[; ;pic18f46j13.h: 10541: unsigned :1;
[; ;pic18f46j13.h: 10542: unsigned RXBNIF :1;
[; ;pic18f46j13.h: 10543: unsigned :2;
[; ;pic18f46j13.h: 10544: unsigned TXBNIF :1;
[; ;pic18f46j13.h: 10545: };
[; ;pic18f46j13.h: 10546: } PIR3bits_t;
[; ;pic18f46j13.h: 10547: extern volatile PIR3bits_t PIR3bits @ 0xFA4;
[; ;pic18f46j13.h: 10602: extern volatile unsigned char IPR3 @ 0xFA5;
"10604
[; ;pic18f46j13.h: 10604: asm("IPR3 equ 0FA5h");
[; <" IPR3 equ 0FA5h ;# ">
[; ;pic18f46j13.h: 10607: typedef union {
[; ;pic18f46j13.h: 10608: struct {
[; ;pic18f46j13.h: 10609: unsigned RTCCIP :1;
[; ;pic18f46j13.h: 10610: unsigned TMR3GIP :1;
[; ;pic18f46j13.h: 10611: unsigned CTMUIP :1;
[; ;pic18f46j13.h: 10612: unsigned TMR4IP :1;
[; ;pic18f46j13.h: 10613: unsigned TX2IP :1;
[; ;pic18f46j13.h: 10614: unsigned RC2IP :1;
[; ;pic18f46j13.h: 10615: unsigned BCL2IP :1;
[; ;pic18f46j13.h: 10616: unsigned SSP2IP :1;
[; ;pic18f46j13.h: 10617: };
[; ;pic18f46j13.h: 10618: struct {
[; ;pic18f46j13.h: 10619: unsigned :1;
[; ;pic18f46j13.h: 10620: unsigned RXBNIP :1;
[; ;pic18f46j13.h: 10621: unsigned :2;
[; ;pic18f46j13.h: 10622: unsigned TXBNIP :1;
[; ;pic18f46j13.h: 10623: };
[; ;pic18f46j13.h: 10624: } IPR3bits_t;
[; ;pic18f46j13.h: 10625: extern volatile IPR3bits_t IPR3bits @ 0xFA5;
[; ;pic18f46j13.h: 10680: extern volatile unsigned char EECON1 @ 0xFA6;
"10682
[; ;pic18f46j13.h: 10682: asm("EECON1 equ 0FA6h");
[; <" EECON1 equ 0FA6h ;# ">
[; ;pic18f46j13.h: 10685: typedef union {
[; ;pic18f46j13.h: 10686: struct {
[; ;pic18f46j13.h: 10687: unsigned :1;
[; ;pic18f46j13.h: 10688: unsigned WR :1;
[; ;pic18f46j13.h: 10689: unsigned WREN :1;
[; ;pic18f46j13.h: 10690: unsigned WRERR :1;
[; ;pic18f46j13.h: 10691: unsigned FREE :1;
[; ;pic18f46j13.h: 10692: unsigned WPROG :1;
[; ;pic18f46j13.h: 10693: };
[; ;pic18f46j13.h: 10694: } EECON1bits_t;
[; ;pic18f46j13.h: 10695: extern volatile EECON1bits_t EECON1bits @ 0xFA6;
[; ;pic18f46j13.h: 10725: extern volatile unsigned char EECON2 @ 0xFA7;
"10727
[; ;pic18f46j13.h: 10727: asm("EECON2 equ 0FA7h");
[; <" EECON2 equ 0FA7h ;# ">
[; ;pic18f46j13.h: 10730: typedef union {
[; ;pic18f46j13.h: 10731: struct {
[; ;pic18f46j13.h: 10732: unsigned EECON2 :8;
[; ;pic18f46j13.h: 10733: };
[; ;pic18f46j13.h: 10734: } EECON2bits_t;
[; ;pic18f46j13.h: 10735: extern volatile EECON2bits_t EECON2bits @ 0xFA7;
[; ;pic18f46j13.h: 10745: extern volatile unsigned char TXSTA2 @ 0xFA8;
"10747
[; ;pic18f46j13.h: 10747: asm("TXSTA2 equ 0FA8h");
[; <" TXSTA2 equ 0FA8h ;# ">
[; ;pic18f46j13.h: 10750: typedef union {
[; ;pic18f46j13.h: 10751: struct {
[; ;pic18f46j13.h: 10752: unsigned TX9D :1;
[; ;pic18f46j13.h: 10753: unsigned TRMT :1;
[; ;pic18f46j13.h: 10754: unsigned BRGH :1;
[; ;pic18f46j13.h: 10755: unsigned SENDB :1;
[; ;pic18f46j13.h: 10756: unsigned SYNC :1;
[; ;pic18f46j13.h: 10757: unsigned TXEN :1;
[; ;pic18f46j13.h: 10758: unsigned TX9 :1;
[; ;pic18f46j13.h: 10759: unsigned CSRC :1;
[; ;pic18f46j13.h: 10760: };
[; ;pic18f46j13.h: 10761: struct {
[; ;pic18f46j13.h: 10762: unsigned TX9D2 :1;
[; ;pic18f46j13.h: 10763: unsigned TRMT2 :1;
[; ;pic18f46j13.h: 10764: unsigned BRGH2 :1;
[; ;pic18f46j13.h: 10765: unsigned SENDB2 :1;
[; ;pic18f46j13.h: 10766: unsigned SYNC2 :1;
[; ;pic18f46j13.h: 10767: unsigned TXEN2 :1;
[; ;pic18f46j13.h: 10768: unsigned TX92 :1;
[; ;pic18f46j13.h: 10769: unsigned CSRC2 :1;
[; ;pic18f46j13.h: 10770: };
[; ;pic18f46j13.h: 10771: struct {
[; ;pic18f46j13.h: 10772: unsigned TXD82 :1;
[; ;pic18f46j13.h: 10773: unsigned :5;
[; ;pic18f46j13.h: 10774: unsigned TX8_92 :1;
[; ;pic18f46j13.h: 10775: };
[; ;pic18f46j13.h: 10776: } TXSTA2bits_t;
[; ;pic18f46j13.h: 10777: extern volatile TXSTA2bits_t TXSTA2bits @ 0xFA8;
[; ;pic18f46j13.h: 10872: extern volatile unsigned char TXREG2 @ 0xFA9;
"10874
[; ;pic18f46j13.h: 10874: asm("TXREG2 equ 0FA9h");
[; <" TXREG2 equ 0FA9h ;# ">
[; ;pic18f46j13.h: 10877: typedef union {
[; ;pic18f46j13.h: 10878: struct {
[; ;pic18f46j13.h: 10879: unsigned TXREG2 :8;
[; ;pic18f46j13.h: 10880: };
[; ;pic18f46j13.h: 10881: } TXREG2bits_t;
[; ;pic18f46j13.h: 10882: extern volatile TXREG2bits_t TXREG2bits @ 0xFA9;
[; ;pic18f46j13.h: 10892: extern volatile unsigned char RCREG2 @ 0xFAA;
"10894
[; ;pic18f46j13.h: 10894: asm("RCREG2 equ 0FAAh");
[; <" RCREG2 equ 0FAAh ;# ">
[; ;pic18f46j13.h: 10897: typedef union {
[; ;pic18f46j13.h: 10898: struct {
[; ;pic18f46j13.h: 10899: unsigned RCREG2 :8;
[; ;pic18f46j13.h: 10900: };
[; ;pic18f46j13.h: 10901: } RCREG2bits_t;
[; ;pic18f46j13.h: 10902: extern volatile RCREG2bits_t RCREG2bits @ 0xFAA;
[; ;pic18f46j13.h: 10912: extern volatile unsigned char SPBRG2 @ 0xFAB;
"10914
[; ;pic18f46j13.h: 10914: asm("SPBRG2 equ 0FABh");
[; <" SPBRG2 equ 0FABh ;# ">
[; ;pic18f46j13.h: 10917: typedef union {
[; ;pic18f46j13.h: 10918: struct {
[; ;pic18f46j13.h: 10919: unsigned SPBRG2 :8;
[; ;pic18f46j13.h: 10920: };
[; ;pic18f46j13.h: 10921: } SPBRG2bits_t;
[; ;pic18f46j13.h: 10922: extern volatile SPBRG2bits_t SPBRG2bits @ 0xFAB;
[; ;pic18f46j13.h: 10932: extern volatile unsigned char RCSTA1 @ 0xFAC;
"10934
[; ;pic18f46j13.h: 10934: asm("RCSTA1 equ 0FACh");
[; <" RCSTA1 equ 0FACh ;# ">
[; ;pic18f46j13.h: 10937: extern volatile unsigned char RCSTA @ 0xFAC;
"10939
[; ;pic18f46j13.h: 10939: asm("RCSTA equ 0FACh");
[; <" RCSTA equ 0FACh ;# ">
[; ;pic18f46j13.h: 10942: typedef union {
[; ;pic18f46j13.h: 10943: struct {
[; ;pic18f46j13.h: 10944: unsigned RX9D :1;
[; ;pic18f46j13.h: 10945: unsigned OERR :1;
[; ;pic18f46j13.h: 10946: unsigned FERR :1;
[; ;pic18f46j13.h: 10947: unsigned ADDEN :1;
[; ;pic18f46j13.h: 10948: unsigned CREN :1;
[; ;pic18f46j13.h: 10949: unsigned SREN :1;
[; ;pic18f46j13.h: 10950: unsigned RX9 :1;
[; ;pic18f46j13.h: 10951: unsigned SPEN :1;
[; ;pic18f46j13.h: 10952: };
[; ;pic18f46j13.h: 10953: struct {
[; ;pic18f46j13.h: 10954: unsigned RCD8 :1;
[; ;pic18f46j13.h: 10955: unsigned :2;
[; ;pic18f46j13.h: 10956: unsigned ADEN :1;
[; ;pic18f46j13.h: 10957: unsigned :2;
[; ;pic18f46j13.h: 10958: unsigned RC9 :1;
[; ;pic18f46j13.h: 10959: };
[; ;pic18f46j13.h: 10960: struct {
[; ;pic18f46j13.h: 10961: unsigned :6;
[; ;pic18f46j13.h: 10962: unsigned NOT_RC8 :1;
[; ;pic18f46j13.h: 10963: };
[; ;pic18f46j13.h: 10964: struct {
[; ;pic18f46j13.h: 10965: unsigned :6;
[; ;pic18f46j13.h: 10966: unsigned nRC8 :1;
[; ;pic18f46j13.h: 10967: };
[; ;pic18f46j13.h: 10968: struct {
[; ;pic18f46j13.h: 10969: unsigned :6;
[; ;pic18f46j13.h: 10970: unsigned RC8_9 :1;
[; ;pic18f46j13.h: 10971: };
[; ;pic18f46j13.h: 10972: struct {
[; ;pic18f46j13.h: 10973: unsigned RX9D1 :1;
[; ;pic18f46j13.h: 10974: unsigned OERR1 :1;
[; ;pic18f46j13.h: 10975: unsigned FERR1 :1;
[; ;pic18f46j13.h: 10976: unsigned ADDEN1 :1;
[; ;pic18f46j13.h: 10977: unsigned CREN1 :1;
[; ;pic18f46j13.h: 10978: unsigned SREN1 :1;
[; ;pic18f46j13.h: 10979: unsigned RX91 :1;
[; ;pic18f46j13.h: 10980: unsigned SPEN1 :1;
[; ;pic18f46j13.h: 10981: };
[; ;pic18f46j13.h: 10982: struct {
[; ;pic18f46j13.h: 10983: unsigned :5;
[; ;pic18f46j13.h: 10984: unsigned SRENA :1;
[; ;pic18f46j13.h: 10985: };
[; ;pic18f46j13.h: 10986: } RCSTA1bits_t;
[; ;pic18f46j13.h: 10987: extern volatile RCSTA1bits_t RCSTA1bits @ 0xFAC;
[; ;pic18f46j13.h: 11105: typedef union {
[; ;pic18f46j13.h: 11106: struct {
[; ;pic18f46j13.h: 11107: unsigned RX9D :1;
[; ;pic18f46j13.h: 11108: unsigned OERR :1;
[; ;pic18f46j13.h: 11109: unsigned FERR :1;
[; ;pic18f46j13.h: 11110: unsigned ADDEN :1;
[; ;pic18f46j13.h: 11111: unsigned CREN :1;
[; ;pic18f46j13.h: 11112: unsigned SREN :1;
[; ;pic18f46j13.h: 11113: unsigned RX9 :1;
[; ;pic18f46j13.h: 11114: unsigned SPEN :1;
[; ;pic18f46j13.h: 11115: };
[; ;pic18f46j13.h: 11116: struct {
[; ;pic18f46j13.h: 11117: unsigned RCD8 :1;
[; ;pic18f46j13.h: 11118: unsigned :2;
[; ;pic18f46j13.h: 11119: unsigned ADEN :1;
[; ;pic18f46j13.h: 11120: unsigned :2;
[; ;pic18f46j13.h: 11121: unsigned RC9 :1;
[; ;pic18f46j13.h: 11122: };
[; ;pic18f46j13.h: 11123: struct {
[; ;pic18f46j13.h: 11124: unsigned :6;
[; ;pic18f46j13.h: 11125: unsigned NOT_RC8 :1;
[; ;pic18f46j13.h: 11126: };
[; ;pic18f46j13.h: 11127: struct {
[; ;pic18f46j13.h: 11128: unsigned :6;
[; ;pic18f46j13.h: 11129: unsigned nRC8 :1;
[; ;pic18f46j13.h: 11130: };
[; ;pic18f46j13.h: 11131: struct {
[; ;pic18f46j13.h: 11132: unsigned :6;
[; ;pic18f46j13.h: 11133: unsigned RC8_9 :1;
[; ;pic18f46j13.h: 11134: };
[; ;pic18f46j13.h: 11135: struct {
[; ;pic18f46j13.h: 11136: unsigned RX9D1 :1;
[; ;pic18f46j13.h: 11137: unsigned OERR1 :1;
[; ;pic18f46j13.h: 11138: unsigned FERR1 :1;
[; ;pic18f46j13.h: 11139: unsigned ADDEN1 :1;
[; ;pic18f46j13.h: 11140: unsigned CREN1 :1;
[; ;pic18f46j13.h: 11141: unsigned SREN1 :1;
[; ;pic18f46j13.h: 11142: unsigned RX91 :1;
[; ;pic18f46j13.h: 11143: unsigned SPEN1 :1;
[; ;pic18f46j13.h: 11144: };
[; ;pic18f46j13.h: 11145: struct {
[; ;pic18f46j13.h: 11146: unsigned :5;
[; ;pic18f46j13.h: 11147: unsigned SRENA :1;
[; ;pic18f46j13.h: 11148: };
[; ;pic18f46j13.h: 11149: } RCSTAbits_t;
[; ;pic18f46j13.h: 11150: extern volatile RCSTAbits_t RCSTAbits @ 0xFAC;
[; ;pic18f46j13.h: 11270: extern volatile unsigned char TXSTA1 @ 0xFAD;
"11272
[; ;pic18f46j13.h: 11272: asm("TXSTA1 equ 0FADh");
[; <" TXSTA1 equ 0FADh ;# ">
[; ;pic18f46j13.h: 11275: extern volatile unsigned char TXSTA @ 0xFAD;
"11277
[; ;pic18f46j13.h: 11277: asm("TXSTA equ 0FADh");
[; <" TXSTA equ 0FADh ;# ">
[; ;pic18f46j13.h: 11280: typedef union {
[; ;pic18f46j13.h: 11281: struct {
[; ;pic18f46j13.h: 11282: unsigned TX9D :1;
[; ;pic18f46j13.h: 11283: unsigned TRMT :1;
[; ;pic18f46j13.h: 11284: unsigned BRGH :1;
[; ;pic18f46j13.h: 11285: unsigned SENDB :1;
[; ;pic18f46j13.h: 11286: unsigned SYNC :1;
[; ;pic18f46j13.h: 11287: unsigned TXEN :1;
[; ;pic18f46j13.h: 11288: unsigned TX9 :1;
[; ;pic18f46j13.h: 11289: unsigned CSRC :1;
[; ;pic18f46j13.h: 11290: };
[; ;pic18f46j13.h: 11291: struct {
[; ;pic18f46j13.h: 11292: unsigned TXD8 :1;
[; ;pic18f46j13.h: 11293: unsigned :5;
[; ;pic18f46j13.h: 11294: unsigned TX8_9 :1;
[; ;pic18f46j13.h: 11295: };
[; ;pic18f46j13.h: 11296: struct {
[; ;pic18f46j13.h: 11297: unsigned :6;
[; ;pic18f46j13.h: 11298: unsigned NOT_TX8 :1;
[; ;pic18f46j13.h: 11299: };
[; ;pic18f46j13.h: 11300: struct {
[; ;pic18f46j13.h: 11301: unsigned :6;
[; ;pic18f46j13.h: 11302: unsigned nTX8 :1;
[; ;pic18f46j13.h: 11303: };
[; ;pic18f46j13.h: 11304: struct {
[; ;pic18f46j13.h: 11305: unsigned TX9D1 :1;
[; ;pic18f46j13.h: 11306: unsigned TRMT1 :1;
[; ;pic18f46j13.h: 11307: unsigned BRGH1 :1;
[; ;pic18f46j13.h: 11308: unsigned SENDB1 :1;
[; ;pic18f46j13.h: 11309: unsigned SYNC1 :1;
[; ;pic18f46j13.h: 11310: unsigned TXEN1 :1;
[; ;pic18f46j13.h: 11311: unsigned TX91 :1;
[; ;pic18f46j13.h: 11312: unsigned CSRC1 :1;
[; ;pic18f46j13.h: 11313: };
[; ;pic18f46j13.h: 11314: } TXSTA1bits_t;
[; ;pic18f46j13.h: 11315: extern volatile TXSTA1bits_t TXSTA1bits @ 0xFAD;
[; ;pic18f46j13.h: 11418: typedef union {
[; ;pic18f46j13.h: 11419: struct {
[; ;pic18f46j13.h: 11420: unsigned TX9D :1;
[; ;pic18f46j13.h: 11421: unsigned TRMT :1;
[; ;pic18f46j13.h: 11422: unsigned BRGH :1;
[; ;pic18f46j13.h: 11423: unsigned SENDB :1;
[; ;pic18f46j13.h: 11424: unsigned SYNC :1;
[; ;pic18f46j13.h: 11425: unsigned TXEN :1;
[; ;pic18f46j13.h: 11426: unsigned TX9 :1;
[; ;pic18f46j13.h: 11427: unsigned CSRC :1;
[; ;pic18f46j13.h: 11428: };
[; ;pic18f46j13.h: 11429: struct {
[; ;pic18f46j13.h: 11430: unsigned TXD8 :1;
[; ;pic18f46j13.h: 11431: unsigned :5;
[; ;pic18f46j13.h: 11432: unsigned TX8_9 :1;
[; ;pic18f46j13.h: 11433: };
[; ;pic18f46j13.h: 11434: struct {
[; ;pic18f46j13.h: 11435: unsigned :6;
[; ;pic18f46j13.h: 11436: unsigned NOT_TX8 :1;
[; ;pic18f46j13.h: 11437: };
[; ;pic18f46j13.h: 11438: struct {
[; ;pic18f46j13.h: 11439: unsigned :6;
[; ;pic18f46j13.h: 11440: unsigned nTX8 :1;
[; ;pic18f46j13.h: 11441: };
[; ;pic18f46j13.h: 11442: struct {
[; ;pic18f46j13.h: 11443: unsigned TX9D1 :1;
[; ;pic18f46j13.h: 11444: unsigned TRMT1 :1;
[; ;pic18f46j13.h: 11445: unsigned BRGH1 :1;
[; ;pic18f46j13.h: 11446: unsigned SENDB1 :1;
[; ;pic18f46j13.h: 11447: unsigned SYNC1 :1;
[; ;pic18f46j13.h: 11448: unsigned TXEN1 :1;
[; ;pic18f46j13.h: 11449: unsigned TX91 :1;
[; ;pic18f46j13.h: 11450: unsigned CSRC1 :1;
[; ;pic18f46j13.h: 11451: };
[; ;pic18f46j13.h: 11452: } TXSTAbits_t;
[; ;pic18f46j13.h: 11453: extern volatile TXSTAbits_t TXSTAbits @ 0xFAD;
[; ;pic18f46j13.h: 11558: extern volatile unsigned char TXREG1 @ 0xFAE;
"11560
[; ;pic18f46j13.h: 11560: asm("TXREG1 equ 0FAEh");
[; <" TXREG1 equ 0FAEh ;# ">
[; ;pic18f46j13.h: 11563: extern volatile unsigned char TXREG @ 0xFAE;
"11565
[; ;pic18f46j13.h: 11565: asm("TXREG equ 0FAEh");
[; <" TXREG equ 0FAEh ;# ">
[; ;pic18f46j13.h: 11568: typedef union {
[; ;pic18f46j13.h: 11569: struct {
[; ;pic18f46j13.h: 11570: unsigned TXREG1 :8;
[; ;pic18f46j13.h: 11571: };
[; ;pic18f46j13.h: 11572: } TXREG1bits_t;
[; ;pic18f46j13.h: 11573: extern volatile TXREG1bits_t TXREG1bits @ 0xFAE;
[; ;pic18f46j13.h: 11581: typedef union {
[; ;pic18f46j13.h: 11582: struct {
[; ;pic18f46j13.h: 11583: unsigned TXREG1 :8;
[; ;pic18f46j13.h: 11584: };
[; ;pic18f46j13.h: 11585: } TXREGbits_t;
[; ;pic18f46j13.h: 11586: extern volatile TXREGbits_t TXREGbits @ 0xFAE;
[; ;pic18f46j13.h: 11596: extern volatile unsigned char RCREG1 @ 0xFAF;
"11598
[; ;pic18f46j13.h: 11598: asm("RCREG1 equ 0FAFh");
[; <" RCREG1 equ 0FAFh ;# ">
[; ;pic18f46j13.h: 11601: extern volatile unsigned char RCREG @ 0xFAF;
"11603
[; ;pic18f46j13.h: 11603: asm("RCREG equ 0FAFh");
[; <" RCREG equ 0FAFh ;# ">
[; ;pic18f46j13.h: 11606: typedef union {
[; ;pic18f46j13.h: 11607: struct {
[; ;pic18f46j13.h: 11608: unsigned RCREG1 :8;
[; ;pic18f46j13.h: 11609: };
[; ;pic18f46j13.h: 11610: } RCREG1bits_t;
[; ;pic18f46j13.h: 11611: extern volatile RCREG1bits_t RCREG1bits @ 0xFAF;
[; ;pic18f46j13.h: 11619: typedef union {
[; ;pic18f46j13.h: 11620: struct {
[; ;pic18f46j13.h: 11621: unsigned RCREG1 :8;
[; ;pic18f46j13.h: 11622: };
[; ;pic18f46j13.h: 11623: } RCREGbits_t;
[; ;pic18f46j13.h: 11624: extern volatile RCREGbits_t RCREGbits @ 0xFAF;
[; ;pic18f46j13.h: 11634: extern volatile unsigned char SPBRG1 @ 0xFB0;
"11636
[; ;pic18f46j13.h: 11636: asm("SPBRG1 equ 0FB0h");
[; <" SPBRG1 equ 0FB0h ;# ">
[; ;pic18f46j13.h: 11639: extern volatile unsigned char SPBRG @ 0xFB0;
"11641
[; ;pic18f46j13.h: 11641: asm("SPBRG equ 0FB0h");
[; <" SPBRG equ 0FB0h ;# ">
[; ;pic18f46j13.h: 11644: typedef union {
[; ;pic18f46j13.h: 11645: struct {
[; ;pic18f46j13.h: 11646: unsigned SPBRG1 :8;
[; ;pic18f46j13.h: 11647: };
[; ;pic18f46j13.h: 11648: } SPBRG1bits_t;
[; ;pic18f46j13.h: 11649: extern volatile SPBRG1bits_t SPBRG1bits @ 0xFB0;
[; ;pic18f46j13.h: 11657: typedef union {
[; ;pic18f46j13.h: 11658: struct {
[; ;pic18f46j13.h: 11659: unsigned SPBRG1 :8;
[; ;pic18f46j13.h: 11660: };
[; ;pic18f46j13.h: 11661: } SPBRGbits_t;
[; ;pic18f46j13.h: 11662: extern volatile SPBRGbits_t SPBRGbits @ 0xFB0;
[; ;pic18f46j13.h: 11672: extern volatile unsigned char CTMUICON @ 0xFB1;
"11674
[; ;pic18f46j13.h: 11674: asm("CTMUICON equ 0FB1h");
[; <" CTMUICON equ 0FB1h ;# ">
[; ;pic18f46j13.h: 11677: typedef union {
[; ;pic18f46j13.h: 11678: struct {
[; ;pic18f46j13.h: 11679: unsigned IRNG :2;
[; ;pic18f46j13.h: 11680: unsigned ITRIM :6;
[; ;pic18f46j13.h: 11681: };
[; ;pic18f46j13.h: 11682: struct {
[; ;pic18f46j13.h: 11683: unsigned IRNG0 :1;
[; ;pic18f46j13.h: 11684: unsigned IRNG1 :1;
[; ;pic18f46j13.h: 11685: unsigned ITRIM0 :1;
[; ;pic18f46j13.h: 11686: unsigned ITRIM1 :1;
[; ;pic18f46j13.h: 11687: unsigned ITRIM2 :1;
[; ;pic18f46j13.h: 11688: unsigned ITRIM3 :1;
[; ;pic18f46j13.h: 11689: unsigned ITRIM4 :1;
[; ;pic18f46j13.h: 11690: unsigned ITRIM5 :1;
[; ;pic18f46j13.h: 11691: };
[; ;pic18f46j13.h: 11692: } CTMUICONbits_t;
[; ;pic18f46j13.h: 11693: extern volatile CTMUICONbits_t CTMUICONbits @ 0xFB1;
[; ;pic18f46j13.h: 11748: extern volatile unsigned char CTMUCONL @ 0xFB2;
"11750
[; ;pic18f46j13.h: 11750: asm("CTMUCONL equ 0FB2h");
[; <" CTMUCONL equ 0FB2h ;# ">
[; ;pic18f46j13.h: 11753: typedef union {
[; ;pic18f46j13.h: 11754: struct {
[; ;pic18f46j13.h: 11755: unsigned EDG1STAT :1;
[; ;pic18f46j13.h: 11756: unsigned EDG2STAT :1;
[; ;pic18f46j13.h: 11757: unsigned EDG1SEL0 :1;
[; ;pic18f46j13.h: 11758: unsigned EDG1SEL1 :1;
[; ;pic18f46j13.h: 11759: unsigned EDG1POL :1;
[; ;pic18f46j13.h: 11760: unsigned EDG2SEL0 :1;
[; ;pic18f46j13.h: 11761: unsigned EDG2SEL1 :1;
[; ;pic18f46j13.h: 11762: unsigned EDG2POL :1;
[; ;pic18f46j13.h: 11763: };
[; ;pic18f46j13.h: 11764: } CTMUCONLbits_t;
[; ;pic18f46j13.h: 11765: extern volatile CTMUCONLbits_t CTMUCONLbits @ 0xFB2;
[; ;pic18f46j13.h: 11810: extern volatile unsigned char CTMUCONH @ 0xFB3;
"11812
[; ;pic18f46j13.h: 11812: asm("CTMUCONH equ 0FB3h");
[; <" CTMUCONH equ 0FB3h ;# ">
[; ;pic18f46j13.h: 11815: typedef union {
[; ;pic18f46j13.h: 11816: struct {
[; ;pic18f46j13.h: 11817: unsigned CTTRIG :1;
[; ;pic18f46j13.h: 11818: unsigned IDISSEN :1;
[; ;pic18f46j13.h: 11819: unsigned EDGSEQEN :1;
[; ;pic18f46j13.h: 11820: unsigned EDGEN :1;
[; ;pic18f46j13.h: 11821: unsigned TGEN :1;
[; ;pic18f46j13.h: 11822: unsigned CTMUSIDL :1;
[; ;pic18f46j13.h: 11823: unsigned :1;
[; ;pic18f46j13.h: 11824: unsigned CTMUEN :1;
[; ;pic18f46j13.h: 11825: };
[; ;pic18f46j13.h: 11826: } CTMUCONHbits_t;
[; ;pic18f46j13.h: 11827: extern volatile CTMUCONHbits_t CTMUCONHbits @ 0xFB3;
[; ;pic18f46j13.h: 11867: extern volatile unsigned char CCP2CON @ 0xFB4;
"11869
[; ;pic18f46j13.h: 11869: asm("CCP2CON equ 0FB4h");
[; <" CCP2CON equ 0FB4h ;# ">
[; ;pic18f46j13.h: 11872: extern volatile unsigned char ECCP2CON @ 0xFB4;
"11874
[; ;pic18f46j13.h: 11874: asm("ECCP2CON equ 0FB4h");
[; <" ECCP2CON equ 0FB4h ;# ">
[; ;pic18f46j13.h: 11877: typedef union {
[; ;pic18f46j13.h: 11878: struct {
[; ;pic18f46j13.h: 11879: unsigned CCP2M :4;
[; ;pic18f46j13.h: 11880: unsigned DC2B :2;
[; ;pic18f46j13.h: 11881: unsigned P2M :2;
[; ;pic18f46j13.h: 11882: };
[; ;pic18f46j13.h: 11883: struct {
[; ;pic18f46j13.h: 11884: unsigned CCP2M0 :1;
[; ;pic18f46j13.h: 11885: unsigned CCP2M1 :1;
[; ;pic18f46j13.h: 11886: unsigned CCP2M2 :1;
[; ;pic18f46j13.h: 11887: unsigned CCP2M3 :1;
[; ;pic18f46j13.h: 11888: unsigned DC2B0 :1;
[; ;pic18f46j13.h: 11889: unsigned DC2B1 :1;
[; ;pic18f46j13.h: 11890: unsigned P2M0 :1;
[; ;pic18f46j13.h: 11891: unsigned P2M1 :1;
[; ;pic18f46j13.h: 11892: };
[; ;pic18f46j13.h: 11893: struct {
[; ;pic18f46j13.h: 11894: unsigned :4;
[; ;pic18f46j13.h: 11895: unsigned CCP2Y :1;
[; ;pic18f46j13.h: 11896: unsigned CCP2X :1;
[; ;pic18f46j13.h: 11897: };
[; ;pic18f46j13.h: 11898: } CCP2CONbits_t;
[; ;pic18f46j13.h: 11899: extern volatile CCP2CONbits_t CCP2CONbits @ 0xFB4;
[; ;pic18f46j13.h: 11967: typedef union {
[; ;pic18f46j13.h: 11968: struct {
[; ;pic18f46j13.h: 11969: unsigned CCP2M :4;
[; ;pic18f46j13.h: 11970: unsigned DC2B :2;
[; ;pic18f46j13.h: 11971: unsigned P2M :2;
[; ;pic18f46j13.h: 11972: };
[; ;pic18f46j13.h: 11973: struct {
[; ;pic18f46j13.h: 11974: unsigned CCP2M0 :1;
[; ;pic18f46j13.h: 11975: unsigned CCP2M1 :1;
[; ;pic18f46j13.h: 11976: unsigned CCP2M2 :1;
[; ;pic18f46j13.h: 11977: unsigned CCP2M3 :1;
[; ;pic18f46j13.h: 11978: unsigned DC2B0 :1;
[; ;pic18f46j13.h: 11979: unsigned DC2B1 :1;
[; ;pic18f46j13.h: 11980: unsigned P2M0 :1;
[; ;pic18f46j13.h: 11981: unsigned P2M1 :1;
[; ;pic18f46j13.h: 11982: };
[; ;pic18f46j13.h: 11983: struct {
[; ;pic18f46j13.h: 11984: unsigned :4;
[; ;pic18f46j13.h: 11985: unsigned CCP2Y :1;
[; ;pic18f46j13.h: 11986: unsigned CCP2X :1;
[; ;pic18f46j13.h: 11987: };
[; ;pic18f46j13.h: 11988: } ECCP2CONbits_t;
[; ;pic18f46j13.h: 11989: extern volatile ECCP2CONbits_t ECCP2CONbits @ 0xFB4;
[; ;pic18f46j13.h: 12059: extern volatile unsigned short CCPR2 @ 0xFB5;
"12061
[; ;pic18f46j13.h: 12061: asm("CCPR2 equ 0FB5h");
[; <" CCPR2 equ 0FB5h ;# ">
[; ;pic18f46j13.h: 12066: extern volatile unsigned char CCPR2L @ 0xFB5;
"12068
[; ;pic18f46j13.h: 12068: asm("CCPR2L equ 0FB5h");
[; <" CCPR2L equ 0FB5h ;# ">
[; ;pic18f46j13.h: 12071: typedef union {
[; ;pic18f46j13.h: 12072: struct {
[; ;pic18f46j13.h: 12073: unsigned CCPR2L :8;
[; ;pic18f46j13.h: 12074: };
[; ;pic18f46j13.h: 12075: } CCPR2Lbits_t;
[; ;pic18f46j13.h: 12076: extern volatile CCPR2Lbits_t CCPR2Lbits @ 0xFB5;
[; ;pic18f46j13.h: 12086: extern volatile unsigned char CCPR2H @ 0xFB6;
"12088
[; ;pic18f46j13.h: 12088: asm("CCPR2H equ 0FB6h");
[; <" CCPR2H equ 0FB6h ;# ">
[; ;pic18f46j13.h: 12091: typedef union {
[; ;pic18f46j13.h: 12092: struct {
[; ;pic18f46j13.h: 12093: unsigned CCPR2H :8;
[; ;pic18f46j13.h: 12094: };
[; ;pic18f46j13.h: 12095: } CCPR2Hbits_t;
[; ;pic18f46j13.h: 12096: extern volatile CCPR2Hbits_t CCPR2Hbits @ 0xFB6;
[; ;pic18f46j13.h: 12106: extern volatile unsigned char ECCP2DEL @ 0xFB7;
"12108
[; ;pic18f46j13.h: 12108: asm("ECCP2DEL equ 0FB7h");
[; <" ECCP2DEL equ 0FB7h ;# ">
[; ;pic18f46j13.h: 12111: extern volatile unsigned char PWM2CON @ 0xFB7;
"12113
[; ;pic18f46j13.h: 12113: asm("PWM2CON equ 0FB7h");
[; <" PWM2CON equ 0FB7h ;# ">
[; ;pic18f46j13.h: 12116: typedef union {
[; ;pic18f46j13.h: 12117: struct {
[; ;pic18f46j13.h: 12118: unsigned P2DC :7;
[; ;pic18f46j13.h: 12119: unsigned P2RSEN :1;
[; ;pic18f46j13.h: 12120: };
[; ;pic18f46j13.h: 12121: struct {
[; ;pic18f46j13.h: 12122: unsigned P2DC0 :1;
[; ;pic18f46j13.h: 12123: unsigned P2DC1 :1;
[; ;pic18f46j13.h: 12124: unsigned P2DC2 :1;
[; ;pic18f46j13.h: 12125: unsigned P2DC3 :1;
[; ;pic18f46j13.h: 12126: unsigned P2DC4 :1;
[; ;pic18f46j13.h: 12127: unsigned P2DC5 :1;
[; ;pic18f46j13.h: 12128: unsigned P2DC6 :1;
[; ;pic18f46j13.h: 12129: };
[; ;pic18f46j13.h: 12130: } ECCP2DELbits_t;
[; ;pic18f46j13.h: 12131: extern volatile ECCP2DELbits_t ECCP2DELbits @ 0xFB7;
[; ;pic18f46j13.h: 12179: typedef union {
[; ;pic18f46j13.h: 12180: struct {
[; ;pic18f46j13.h: 12181: unsigned P2DC :7;
[; ;pic18f46j13.h: 12182: unsigned P2RSEN :1;
[; ;pic18f46j13.h: 12183: };
[; ;pic18f46j13.h: 12184: struct {
[; ;pic18f46j13.h: 12185: unsigned P2DC0 :1;
[; ;pic18f46j13.h: 12186: unsigned P2DC1 :1;
[; ;pic18f46j13.h: 12187: unsigned P2DC2 :1;
[; ;pic18f46j13.h: 12188: unsigned P2DC3 :1;
[; ;pic18f46j13.h: 12189: unsigned P2DC4 :1;
[; ;pic18f46j13.h: 12190: unsigned P2DC5 :1;
[; ;pic18f46j13.h: 12191: unsigned P2DC6 :1;
[; ;pic18f46j13.h: 12192: };
[; ;pic18f46j13.h: 12193: } PWM2CONbits_t;
[; ;pic18f46j13.h: 12194: extern volatile PWM2CONbits_t PWM2CONbits @ 0xFB7;
[; ;pic18f46j13.h: 12244: extern volatile unsigned char ECCP2AS @ 0xFB8;
"12246
[; ;pic18f46j13.h: 12246: asm("ECCP2AS equ 0FB8h");
[; <" ECCP2AS equ 0FB8h ;# ">
[; ;pic18f46j13.h: 12249: typedef union {
[; ;pic18f46j13.h: 12250: struct {
[; ;pic18f46j13.h: 12251: unsigned PSS2BD :2;
[; ;pic18f46j13.h: 12252: unsigned PSS2AC :2;
[; ;pic18f46j13.h: 12253: unsigned ECCP2AS :3;
[; ;pic18f46j13.h: 12254: unsigned ECCP2ASE :1;
[; ;pic18f46j13.h: 12255: };
[; ;pic18f46j13.h: 12256: struct {
[; ;pic18f46j13.h: 12257: unsigned PSS2BD0 :1;
[; ;pic18f46j13.h: 12258: unsigned PSS2BD1 :1;
[; ;pic18f46j13.h: 12259: unsigned PSS2AC0 :1;
[; ;pic18f46j13.h: 12260: unsigned PSS2AC1 :1;
[; ;pic18f46j13.h: 12261: unsigned ECCP2AS0 :1;
[; ;pic18f46j13.h: 12262: unsigned ECCP2AS1 :1;
[; ;pic18f46j13.h: 12263: unsigned ECCP2AS2 :1;
[; ;pic18f46j13.h: 12264: };
[; ;pic18f46j13.h: 12265: } ECCP2ASbits_t;
[; ;pic18f46j13.h: 12266: extern volatile ECCP2ASbits_t ECCP2ASbits @ 0xFB8;
[; ;pic18f46j13.h: 12326: extern volatile unsigned char PSTR2CON @ 0xFB9;
"12328
[; ;pic18f46j13.h: 12328: asm("PSTR2CON equ 0FB9h");
[; <" PSTR2CON equ 0FB9h ;# ">
[; ;pic18f46j13.h: 12331: typedef union {
[; ;pic18f46j13.h: 12332: struct {
[; ;pic18f46j13.h: 12333: unsigned STRA :1;
[; ;pic18f46j13.h: 12334: unsigned STRB :1;
[; ;pic18f46j13.h: 12335: unsigned STRC :1;
[; ;pic18f46j13.h: 12336: unsigned STRD :1;
[; ;pic18f46j13.h: 12337: unsigned STRSYNC :1;
[; ;pic18f46j13.h: 12338: unsigned :1;
[; ;pic18f46j13.h: 12339: unsigned CMPL0 :1;
[; ;pic18f46j13.h: 12340: unsigned CMPL1 :1;
[; ;pic18f46j13.h: 12341: };
[; ;pic18f46j13.h: 12342: struct {
[; ;pic18f46j13.h: 12343: unsigned P2DC0 :1;
[; ;pic18f46j13.h: 12344: unsigned P2DC1 :1;
[; ;pic18f46j13.h: 12345: unsigned P2DC2 :1;
[; ;pic18f46j13.h: 12346: unsigned P2DC3 :1;
[; ;pic18f46j13.h: 12347: unsigned P2DC4 :1;
[; ;pic18f46j13.h: 12348: unsigned P2DC5 :1;
[; ;pic18f46j13.h: 12349: unsigned P2DC6 :1;
[; ;pic18f46j13.h: 12350: };
[; ;pic18f46j13.h: 12351: struct {
[; ;pic18f46j13.h: 12352: unsigned P2DC02 :1;
[; ;pic18f46j13.h: 12353: unsigned P2DC12 :1;
[; ;pic18f46j13.h: 12354: unsigned P2DC22 :1;
[; ;pic18f46j13.h: 12355: unsigned P2DC32 :1;
[; ;pic18f46j13.h: 12356: unsigned P2DC42 :1;
[; ;pic18f46j13.h: 12357: unsigned :1;
[; ;pic18f46j13.h: 12358: unsigned CMPL02 :1;
[; ;pic18f46j13.h: 12359: unsigned CMPL12 :1;
[; ;pic18f46j13.h: 12360: };
[; ;pic18f46j13.h: 12361: struct {
[; ;pic18f46j13.h: 12362: unsigned P2DC0CON :1;
[; ;pic18f46j13.h: 12363: unsigned P2DC1CON :1;
[; ;pic18f46j13.h: 12364: unsigned P2DC2CON :1;
[; ;pic18f46j13.h: 12365: unsigned P2DC3CON :1;
[; ;pic18f46j13.h: 12366: unsigned P2DC4CON :1;
[; ;pic18f46j13.h: 12367: unsigned :1;
[; ;pic18f46j13.h: 12368: unsigned P2DC62 :1;
[; ;pic18f46j13.h: 12369: };
[; ;pic18f46j13.h: 12370: struct {
[; ;pic18f46j13.h: 12371: unsigned STRA2 :1;
[; ;pic18f46j13.h: 12372: unsigned STRB2 :1;
[; ;pic18f46j13.h: 12373: unsigned STRC2 :1;
[; ;pic18f46j13.h: 12374: unsigned STRD2 :1;
[; ;pic18f46j13.h: 12375: unsigned STRSYNC2 :1;
[; ;pic18f46j13.h: 12376: unsigned :1;
[; ;pic18f46j13.h: 12377: unsigned P2DC6CON :1;
[; ;pic18f46j13.h: 12378: };
[; ;pic18f46j13.h: 12379: struct {
[; ;pic18f46j13.h: 12380: unsigned :5;
[; ;pic18f46j13.h: 12381: unsigned P2DC52 :1;
[; ;pic18f46j13.h: 12382: };
[; ;pic18f46j13.h: 12383: struct {
[; ;pic18f46j13.h: 12384: unsigned :5;
[; ;pic18f46j13.h: 12385: unsigned P2DC5CON :1;
[; ;pic18f46j13.h: 12386: };
[; ;pic18f46j13.h: 12387: } PSTR2CONbits_t;
[; ;pic18f46j13.h: 12388: extern volatile PSTR2CONbits_t PSTR2CONbits @ 0xFB9;
[; ;pic18f46j13.h: 12568: extern volatile unsigned char CCP1CON @ 0xFBA;
"12570
[; ;pic18f46j13.h: 12570: asm("CCP1CON equ 0FBAh");
[; <" CCP1CON equ 0FBAh ;# ">
[; ;pic18f46j13.h: 12573: extern volatile unsigned char ECCP1CON @ 0xFBA;
"12575
[; ;pic18f46j13.h: 12575: asm("ECCP1CON equ 0FBAh");
[; <" ECCP1CON equ 0FBAh ;# ">
[; ;pic18f46j13.h: 12578: typedef union {
[; ;pic18f46j13.h: 12579: struct {
[; ;pic18f46j13.h: 12580: unsigned CCP1M :4;
[; ;pic18f46j13.h: 12581: unsigned DC1B :2;
[; ;pic18f46j13.h: 12582: unsigned P1M :2;
[; ;pic18f46j13.h: 12583: };
[; ;pic18f46j13.h: 12584: struct {
[; ;pic18f46j13.h: 12585: unsigned CCP1M0 :1;
[; ;pic18f46j13.h: 12586: unsigned CCP1M1 :1;
[; ;pic18f46j13.h: 12587: unsigned CCP1M2 :1;
[; ;pic18f46j13.h: 12588: unsigned CCP1M3 :1;
[; ;pic18f46j13.h: 12589: unsigned DC1B0 :1;
[; ;pic18f46j13.h: 12590: unsigned DC1B1 :1;
[; ;pic18f46j13.h: 12591: unsigned P1M0 :1;
[; ;pic18f46j13.h: 12592: unsigned P1M1 :1;
[; ;pic18f46j13.h: 12593: };
[; ;pic18f46j13.h: 12594: struct {
[; ;pic18f46j13.h: 12595: unsigned :4;
[; ;pic18f46j13.h: 12596: unsigned CCP1Y :1;
[; ;pic18f46j13.h: 12597: unsigned CCP1X :1;
[; ;pic18f46j13.h: 12598: };
[; ;pic18f46j13.h: 12599: } CCP1CONbits_t;
[; ;pic18f46j13.h: 12600: extern volatile CCP1CONbits_t CCP1CONbits @ 0xFBA;
[; ;pic18f46j13.h: 12668: typedef union {
[; ;pic18f46j13.h: 12669: struct {
[; ;pic18f46j13.h: 12670: unsigned CCP1M :4;
[; ;pic18f46j13.h: 12671: unsigned DC1B :2;
[; ;pic18f46j13.h: 12672: unsigned P1M :2;
[; ;pic18f46j13.h: 12673: };
[; ;pic18f46j13.h: 12674: struct {
[; ;pic18f46j13.h: 12675: unsigned CCP1M0 :1;
[; ;pic18f46j13.h: 12676: unsigned CCP1M1 :1;
[; ;pic18f46j13.h: 12677: unsigned CCP1M2 :1;
[; ;pic18f46j13.h: 12678: unsigned CCP1M3 :1;
[; ;pic18f46j13.h: 12679: unsigned DC1B0 :1;
[; ;pic18f46j13.h: 12680: unsigned DC1B1 :1;
[; ;pic18f46j13.h: 12681: unsigned P1M0 :1;
[; ;pic18f46j13.h: 12682: unsigned P1M1 :1;
[; ;pic18f46j13.h: 12683: };
[; ;pic18f46j13.h: 12684: struct {
[; ;pic18f46j13.h: 12685: unsigned :4;
[; ;pic18f46j13.h: 12686: unsigned CCP1Y :1;
[; ;pic18f46j13.h: 12687: unsigned CCP1X :1;
[; ;pic18f46j13.h: 12688: };
[; ;pic18f46j13.h: 12689: } ECCP1CONbits_t;
[; ;pic18f46j13.h: 12690: extern volatile ECCP1CONbits_t ECCP1CONbits @ 0xFBA;
[; ;pic18f46j13.h: 12760: extern volatile unsigned short CCPR1 @ 0xFBB;
"12762
[; ;pic18f46j13.h: 12762: asm("CCPR1 equ 0FBBh");
[; <" CCPR1 equ 0FBBh ;# ">
[; ;pic18f46j13.h: 12767: extern volatile unsigned char CCPR1L @ 0xFBB;
"12769
[; ;pic18f46j13.h: 12769: asm("CCPR1L equ 0FBBh");
[; <" CCPR1L equ 0FBBh ;# ">
[; ;pic18f46j13.h: 12772: typedef union {
[; ;pic18f46j13.h: 12773: struct {
[; ;pic18f46j13.h: 12774: unsigned CCPR1L :8;
[; ;pic18f46j13.h: 12775: };
[; ;pic18f46j13.h: 12776: } CCPR1Lbits_t;
[; ;pic18f46j13.h: 12777: extern volatile CCPR1Lbits_t CCPR1Lbits @ 0xFBB;
[; ;pic18f46j13.h: 12787: extern volatile unsigned char CCPR1H @ 0xFBC;
"12789
[; ;pic18f46j13.h: 12789: asm("CCPR1H equ 0FBCh");
[; <" CCPR1H equ 0FBCh ;# ">
[; ;pic18f46j13.h: 12792: typedef union {
[; ;pic18f46j13.h: 12793: struct {
[; ;pic18f46j13.h: 12794: unsigned CCPR1H :8;
[; ;pic18f46j13.h: 12795: };
[; ;pic18f46j13.h: 12796: } CCPR1Hbits_t;
[; ;pic18f46j13.h: 12797: extern volatile CCPR1Hbits_t CCPR1Hbits @ 0xFBC;
[; ;pic18f46j13.h: 12807: extern volatile unsigned char ECCP1DEL @ 0xFBD;
"12809
[; ;pic18f46j13.h: 12809: asm("ECCP1DEL equ 0FBDh");
[; <" ECCP1DEL equ 0FBDh ;# ">
[; ;pic18f46j13.h: 12812: extern volatile unsigned char PWM1CON @ 0xFBD;
"12814
[; ;pic18f46j13.h: 12814: asm("PWM1CON equ 0FBDh");
[; <" PWM1CON equ 0FBDh ;# ">
[; ;pic18f46j13.h: 12817: typedef union {
[; ;pic18f46j13.h: 12818: struct {
[; ;pic18f46j13.h: 12819: unsigned P1DC :7;
[; ;pic18f46j13.h: 12820: unsigned P1RSEN :1;
[; ;pic18f46j13.h: 12821: };
[; ;pic18f46j13.h: 12822: struct {
[; ;pic18f46j13.h: 12823: unsigned P1DC0 :1;
[; ;pic18f46j13.h: 12824: unsigned P1DC1 :1;
[; ;pic18f46j13.h: 12825: unsigned P1DC2 :1;
[; ;pic18f46j13.h: 12826: unsigned P1DC3 :1;
[; ;pic18f46j13.h: 12827: unsigned P1DC4 :1;
[; ;pic18f46j13.h: 12828: unsigned P1DC5 :1;
[; ;pic18f46j13.h: 12829: unsigned P1DC6 :1;
[; ;pic18f46j13.h: 12830: };
[; ;pic18f46j13.h: 12831: } ECCP1DELbits_t;
[; ;pic18f46j13.h: 12832: extern volatile ECCP1DELbits_t ECCP1DELbits @ 0xFBD;
[; ;pic18f46j13.h: 12880: typedef union {
[; ;pic18f46j13.h: 12881: struct {
[; ;pic18f46j13.h: 12882: unsigned P1DC :7;
[; ;pic18f46j13.h: 12883: unsigned P1RSEN :1;
[; ;pic18f46j13.h: 12884: };
[; ;pic18f46j13.h: 12885: struct {
[; ;pic18f46j13.h: 12886: unsigned P1DC0 :1;
[; ;pic18f46j13.h: 12887: unsigned P1DC1 :1;
[; ;pic18f46j13.h: 12888: unsigned P1DC2 :1;
[; ;pic18f46j13.h: 12889: unsigned P1DC3 :1;
[; ;pic18f46j13.h: 12890: unsigned P1DC4 :1;
[; ;pic18f46j13.h: 12891: unsigned P1DC5 :1;
[; ;pic18f46j13.h: 12892: unsigned P1DC6 :1;
[; ;pic18f46j13.h: 12893: };
[; ;pic18f46j13.h: 12894: } PWM1CONbits_t;
[; ;pic18f46j13.h: 12895: extern volatile PWM1CONbits_t PWM1CONbits @ 0xFBD;
[; ;pic18f46j13.h: 12945: extern volatile unsigned char ECCP1AS @ 0xFBE;
"12947
[; ;pic18f46j13.h: 12947: asm("ECCP1AS equ 0FBEh");
[; <" ECCP1AS equ 0FBEh ;# ">
[; ;pic18f46j13.h: 12950: typedef union {
[; ;pic18f46j13.h: 12951: struct {
[; ;pic18f46j13.h: 12952: unsigned PSS1BD :2;
[; ;pic18f46j13.h: 12953: unsigned PSS1AC :2;
[; ;pic18f46j13.h: 12954: unsigned ECCP1AS :3;
[; ;pic18f46j13.h: 12955: unsigned ECCP1ASE :1;
[; ;pic18f46j13.h: 12956: };
[; ;pic18f46j13.h: 12957: struct {
[; ;pic18f46j13.h: 12958: unsigned PSS1BD0 :1;
[; ;pic18f46j13.h: 12959: unsigned PSS1BD1 :1;
[; ;pic18f46j13.h: 12960: unsigned PSS1AC0 :1;
[; ;pic18f46j13.h: 12961: unsigned PSS1AC1 :1;
[; ;pic18f46j13.h: 12962: unsigned ECCP1AS0 :1;
[; ;pic18f46j13.h: 12963: unsigned ECCP1AS1 :1;
[; ;pic18f46j13.h: 12964: unsigned ECCP1AS2 :1;
[; ;pic18f46j13.h: 12965: };
[; ;pic18f46j13.h: 12966: } ECCP1ASbits_t;
[; ;pic18f46j13.h: 12967: extern volatile ECCP1ASbits_t ECCP1ASbits @ 0xFBE;
[; ;pic18f46j13.h: 13027: extern volatile unsigned char PSTR1CON @ 0xFBF;
"13029
[; ;pic18f46j13.h: 13029: asm("PSTR1CON equ 0FBFh");
[; <" PSTR1CON equ 0FBFh ;# ">
[; ;pic18f46j13.h: 13032: typedef union {
[; ;pic18f46j13.h: 13033: struct {
[; ;pic18f46j13.h: 13034: unsigned STRA :1;
[; ;pic18f46j13.h: 13035: unsigned STRB :1;
[; ;pic18f46j13.h: 13036: unsigned STRC :1;
[; ;pic18f46j13.h: 13037: unsigned STRD :1;
[; ;pic18f46j13.h: 13038: unsigned STRSYNC :1;
[; ;pic18f46j13.h: 13039: unsigned :1;
[; ;pic18f46j13.h: 13040: unsigned CMPL0 :1;
[; ;pic18f46j13.h: 13041: unsigned CMPL1 :1;
[; ;pic18f46j13.h: 13042: };
[; ;pic18f46j13.h: 13043: } PSTR1CONbits_t;
[; ;pic18f46j13.h: 13044: extern volatile PSTR1CONbits_t PSTR1CONbits @ 0xFBF;
[; ;pic18f46j13.h: 13084: extern volatile unsigned char WDTCON @ 0xFC0;
"13086
[; ;pic18f46j13.h: 13086: asm("WDTCON equ 0FC0h");
[; <" WDTCON equ 0FC0h ;# ">
[; ;pic18f46j13.h: 13089: typedef union {
[; ;pic18f46j13.h: 13090: struct {
[; ;pic18f46j13.h: 13091: unsigned SWDTEN :1;
[; ;pic18f46j13.h: 13092: unsigned ULPSINK :1;
[; ;pic18f46j13.h: 13093: unsigned ULPEN :1;
[; ;pic18f46j13.h: 13094: unsigned DS :1;
[; ;pic18f46j13.h: 13095: unsigned VBGOE :1;
[; ;pic18f46j13.h: 13096: unsigned ULPLVL :1;
[; ;pic18f46j13.h: 13097: unsigned LVDSTAT :1;
[; ;pic18f46j13.h: 13098: unsigned REGSLP :1;
[; ;pic18f46j13.h: 13099: };
[; ;pic18f46j13.h: 13100: struct {
[; ;pic18f46j13.h: 13101: unsigned SWDTE :1;
[; ;pic18f46j13.h: 13102: };
[; ;pic18f46j13.h: 13103: } WDTCONbits_t;
[; ;pic18f46j13.h: 13104: extern volatile WDTCONbits_t WDTCONbits @ 0xFC0;
[; ;pic18f46j13.h: 13154: extern volatile unsigned char ADCON1 @ 0xFC1;
"13156
[; ;pic18f46j13.h: 13156: asm("ADCON1 equ 0FC1h");
[; <" ADCON1 equ 0FC1h ;# ">
[; ;pic18f46j13.h: 13159: typedef union {
[; ;pic18f46j13.h: 13160: struct {
[; ;pic18f46j13.h: 13161: unsigned ADCS :3;
[; ;pic18f46j13.h: 13162: unsigned ACQT :3;
[; ;pic18f46j13.h: 13163: unsigned ADCAL :1;
[; ;pic18f46j13.h: 13164: unsigned ADFM :1;
[; ;pic18f46j13.h: 13165: };
[; ;pic18f46j13.h: 13166: struct {
[; ;pic18f46j13.h: 13167: unsigned ADCS0 :1;
[; ;pic18f46j13.h: 13168: unsigned ADCS1 :1;
[; ;pic18f46j13.h: 13169: unsigned ADCS2 :1;
[; ;pic18f46j13.h: 13170: unsigned ACQT0 :1;
[; ;pic18f46j13.h: 13171: unsigned ACQT1 :1;
[; ;pic18f46j13.h: 13172: unsigned ACQT2 :1;
[; ;pic18f46j13.h: 13173: };
[; ;pic18f46j13.h: 13174: struct {
[; ;pic18f46j13.h: 13175: unsigned :3;
[; ;pic18f46j13.h: 13176: unsigned CHSN3 :1;
[; ;pic18f46j13.h: 13177: unsigned VCFG01 :1;
[; ;pic18f46j13.h: 13178: unsigned VCFG11 :1;
[; ;pic18f46j13.h: 13179: };
[; ;pic18f46j13.h: 13180: } ADCON1bits_t;
[; ;pic18f46j13.h: 13181: extern volatile ADCON1bits_t ADCON1bits @ 0xFC1;
[; ;pic18f46j13.h: 13251: extern volatile unsigned char ADCON0 @ 0xFC2;
"13253
[; ;pic18f46j13.h: 13253: asm("ADCON0 equ 0FC2h");
[; <" ADCON0 equ 0FC2h ;# ">
[; ;pic18f46j13.h: 13256: typedef union {
[; ;pic18f46j13.h: 13257: struct {
[; ;pic18f46j13.h: 13258: unsigned :1;
[; ;pic18f46j13.h: 13259: unsigned GO_NOT_DONE :1;
[; ;pic18f46j13.h: 13260: };
[; ;pic18f46j13.h: 13261: struct {
[; ;pic18f46j13.h: 13262: unsigned ADON :1;
[; ;pic18f46j13.h: 13263: unsigned GO_nDONE :1;
[; ;pic18f46j13.h: 13264: unsigned CHS :4;
[; ;pic18f46j13.h: 13265: unsigned VCFG :2;
[; ;pic18f46j13.h: 13266: };
[; ;pic18f46j13.h: 13267: struct {
[; ;pic18f46j13.h: 13268: unsigned :1;
[; ;pic18f46j13.h: 13269: unsigned GO_DONE :1;
[; ;pic18f46j13.h: 13270: unsigned CHS0 :1;
[; ;pic18f46j13.h: 13271: unsigned CHS1 :1;
[; ;pic18f46j13.h: 13272: unsigned CHS2 :1;
[; ;pic18f46j13.h: 13273: unsigned CHS3 :1;
[; ;pic18f46j13.h: 13274: unsigned VCFG0 :1;
[; ;pic18f46j13.h: 13275: unsigned VCFG1 :1;
[; ;pic18f46j13.h: 13276: };
[; ;pic18f46j13.h: 13277: struct {
[; ;pic18f46j13.h: 13278: unsigned :1;
[; ;pic18f46j13.h: 13279: unsigned DONE :1;
[; ;pic18f46j13.h: 13280: };
[; ;pic18f46j13.h: 13281: struct {
[; ;pic18f46j13.h: 13282: unsigned :1;
[; ;pic18f46j13.h: 13283: unsigned GO :1;
[; ;pic18f46j13.h: 13284: };
[; ;pic18f46j13.h: 13285: struct {
[; ;pic18f46j13.h: 13286: unsigned :1;
[; ;pic18f46j13.h: 13287: unsigned NOT_DONE :1;
[; ;pic18f46j13.h: 13288: };
[; ;pic18f46j13.h: 13289: struct {
[; ;pic18f46j13.h: 13290: unsigned :1;
[; ;pic18f46j13.h: 13291: unsigned nDONE :1;
[; ;pic18f46j13.h: 13292: };
[; ;pic18f46j13.h: 13293: struct {
[; ;pic18f46j13.h: 13294: unsigned :1;
[; ;pic18f46j13.h: 13295: unsigned GODONE :1;
[; ;pic18f46j13.h: 13296: unsigned :5;
[; ;pic18f46j13.h: 13297: unsigned ADCAL :1;
[; ;pic18f46j13.h: 13298: };
[; ;pic18f46j13.h: 13299: } ADCON0bits_t;
[; ;pic18f46j13.h: 13300: extern volatile ADCON0bits_t ADCON0bits @ 0xFC2;
[; ;pic18f46j13.h: 13395: extern volatile unsigned short ADRES @ 0xFC3;
"13397
[; ;pic18f46j13.h: 13397: asm("ADRES equ 0FC3h");
[; <" ADRES equ 0FC3h ;# ">
[; ;pic18f46j13.h: 13402: extern volatile unsigned char ADRESL @ 0xFC3;
"13404
[; ;pic18f46j13.h: 13404: asm("ADRESL equ 0FC3h");
[; <" ADRESL equ 0FC3h ;# ">
[; ;pic18f46j13.h: 13407: typedef union {
[; ;pic18f46j13.h: 13408: struct {
[; ;pic18f46j13.h: 13409: unsigned ADRESL :8;
[; ;pic18f46j13.h: 13410: };
[; ;pic18f46j13.h: 13411: } ADRESLbits_t;
[; ;pic18f46j13.h: 13412: extern volatile ADRESLbits_t ADRESLbits @ 0xFC3;
[; ;pic18f46j13.h: 13422: extern volatile unsigned char ADRESH @ 0xFC4;
"13424
[; ;pic18f46j13.h: 13424: asm("ADRESH equ 0FC4h");
[; <" ADRESH equ 0FC4h ;# ">
[; ;pic18f46j13.h: 13427: typedef union {
[; ;pic18f46j13.h: 13428: struct {
[; ;pic18f46j13.h: 13429: unsigned ADRESH :8;
[; ;pic18f46j13.h: 13430: };
[; ;pic18f46j13.h: 13431: } ADRESHbits_t;
[; ;pic18f46j13.h: 13432: extern volatile ADRESHbits_t ADRESHbits @ 0xFC4;
[; ;pic18f46j13.h: 13442: extern volatile unsigned char SSP1CON2 @ 0xFC5;
"13444
[; ;pic18f46j13.h: 13444: asm("SSP1CON2 equ 0FC5h");
[; <" SSP1CON2 equ 0FC5h ;# ">
[; ;pic18f46j13.h: 13447: extern volatile unsigned char SSPCON2 @ 0xFC5;
"13449
[; ;pic18f46j13.h: 13449: asm("SSPCON2 equ 0FC5h");
[; <" SSPCON2 equ 0FC5h ;# ">
[; ;pic18f46j13.h: 13452: typedef union {
[; ;pic18f46j13.h: 13453: struct {
[; ;pic18f46j13.h: 13454: unsigned SEN :1;
[; ;pic18f46j13.h: 13455: unsigned RSEN :1;
[; ;pic18f46j13.h: 13456: unsigned PEN :1;
[; ;pic18f46j13.h: 13457: unsigned RCEN :1;
[; ;pic18f46j13.h: 13458: unsigned ACKEN :1;
[; ;pic18f46j13.h: 13459: unsigned ACKDT :1;
[; ;pic18f46j13.h: 13460: unsigned ACKSTAT :1;
[; ;pic18f46j13.h: 13461: unsigned GCEN :1;
[; ;pic18f46j13.h: 13462: };
[; ;pic18f46j13.h: 13463: struct {
[; ;pic18f46j13.h: 13464: unsigned :1;
[; ;pic18f46j13.h: 13465: unsigned ADMSK1 :1;
[; ;pic18f46j13.h: 13466: unsigned ADMSK2 :1;
[; ;pic18f46j13.h: 13467: unsigned ADMSK3 :1;
[; ;pic18f46j13.h: 13468: unsigned ADMSK4 :1;
[; ;pic18f46j13.h: 13469: unsigned ADMSK5 :1;
[; ;pic18f46j13.h: 13470: };
[; ;pic18f46j13.h: 13471: struct {
[; ;pic18f46j13.h: 13472: unsigned SEN1 :1;
[; ;pic18f46j13.h: 13473: unsigned ADMSK11 :1;
[; ;pic18f46j13.h: 13474: unsigned ADMSK21 :1;
[; ;pic18f46j13.h: 13475: unsigned ADMSK31 :1;
[; ;pic18f46j13.h: 13476: unsigned ACKEN1 :1;
[; ;pic18f46j13.h: 13477: unsigned ACKDT1 :1;
[; ;pic18f46j13.h: 13478: unsigned ACKSTAT1 :1;
[; ;pic18f46j13.h: 13479: unsigned GCEN1 :1;
[; ;pic18f46j13.h: 13480: };
[; ;pic18f46j13.h: 13481: struct {
[; ;pic18f46j13.h: 13482: unsigned :1;
[; ;pic18f46j13.h: 13483: unsigned RSEN1 :1;
[; ;pic18f46j13.h: 13484: unsigned PEN1 :1;
[; ;pic18f46j13.h: 13485: unsigned RCEN1 :1;
[; ;pic18f46j13.h: 13486: unsigned ADMSK41 :1;
[; ;pic18f46j13.h: 13487: unsigned ADMSK51 :1;
[; ;pic18f46j13.h: 13488: };
[; ;pic18f46j13.h: 13489: } SSP1CON2bits_t;
[; ;pic18f46j13.h: 13490: extern volatile SSP1CON2bits_t SSP1CON2bits @ 0xFC5;
[; ;pic18f46j13.h: 13623: typedef union {
[; ;pic18f46j13.h: 13624: struct {
[; ;pic18f46j13.h: 13625: unsigned SEN :1;
[; ;pic18f46j13.h: 13626: unsigned RSEN :1;
[; ;pic18f46j13.h: 13627: unsigned PEN :1;
[; ;pic18f46j13.h: 13628: unsigned RCEN :1;
[; ;pic18f46j13.h: 13629: unsigned ACKEN :1;
[; ;pic18f46j13.h: 13630: unsigned ACKDT :1;
[; ;pic18f46j13.h: 13631: unsigned ACKSTAT :1;
[; ;pic18f46j13.h: 13632: unsigned GCEN :1;
[; ;pic18f46j13.h: 13633: };
[; ;pic18f46j13.h: 13634: struct {
[; ;pic18f46j13.h: 13635: unsigned :1;
[; ;pic18f46j13.h: 13636: unsigned ADMSK1 :1;
[; ;pic18f46j13.h: 13637: unsigned ADMSK2 :1;
[; ;pic18f46j13.h: 13638: unsigned ADMSK3 :1;
[; ;pic18f46j13.h: 13639: unsigned ADMSK4 :1;
[; ;pic18f46j13.h: 13640: unsigned ADMSK5 :1;
[; ;pic18f46j13.h: 13641: };
[; ;pic18f46j13.h: 13642: struct {
[; ;pic18f46j13.h: 13643: unsigned SEN1 :1;
[; ;pic18f46j13.h: 13644: unsigned ADMSK11 :1;
[; ;pic18f46j13.h: 13645: unsigned ADMSK21 :1;
[; ;pic18f46j13.h: 13646: unsigned ADMSK31 :1;
[; ;pic18f46j13.h: 13647: unsigned ACKEN1 :1;
[; ;pic18f46j13.h: 13648: unsigned ACKDT1 :1;
[; ;pic18f46j13.h: 13649: unsigned ACKSTAT1 :1;
[; ;pic18f46j13.h: 13650: unsigned GCEN1 :1;
[; ;pic18f46j13.h: 13651: };
[; ;pic18f46j13.h: 13652: struct {
[; ;pic18f46j13.h: 13653: unsigned :1;
[; ;pic18f46j13.h: 13654: unsigned RSEN1 :1;
[; ;pic18f46j13.h: 13655: unsigned PEN1 :1;
[; ;pic18f46j13.h: 13656: unsigned RCEN1 :1;
[; ;pic18f46j13.h: 13657: unsigned ADMSK41 :1;
[; ;pic18f46j13.h: 13658: unsigned ADMSK51 :1;
[; ;pic18f46j13.h: 13659: };
[; ;pic18f46j13.h: 13660: } SSPCON2bits_t;
[; ;pic18f46j13.h: 13661: extern volatile SSPCON2bits_t SSPCON2bits @ 0xFC5;
[; ;pic18f46j13.h: 13796: extern volatile unsigned char SSP1CON1 @ 0xFC6;
"13798
[; ;pic18f46j13.h: 13798: asm("SSP1CON1 equ 0FC6h");
[; <" SSP1CON1 equ 0FC6h ;# ">
[; ;pic18f46j13.h: 13801: extern volatile unsigned char SSPCON1 @ 0xFC6;
"13803
[; ;pic18f46j13.h: 13803: asm("SSPCON1 equ 0FC6h");
[; <" SSPCON1 equ 0FC6h ;# ">
[; ;pic18f46j13.h: 13806: typedef union {
[; ;pic18f46j13.h: 13807: struct {
[; ;pic18f46j13.h: 13808: unsigned SSPM :4;
[; ;pic18f46j13.h: 13809: unsigned CKP :1;
[; ;pic18f46j13.h: 13810: unsigned SSPEN :1;
[; ;pic18f46j13.h: 13811: unsigned SSPOV :1;
[; ;pic18f46j13.h: 13812: unsigned WCOL :1;
[; ;pic18f46j13.h: 13813: };
[; ;pic18f46j13.h: 13814: struct {
[; ;pic18f46j13.h: 13815: unsigned SSPM0 :1;
[; ;pic18f46j13.h: 13816: unsigned SSPM1 :1;
[; ;pic18f46j13.h: 13817: unsigned SSPM2 :1;
[; ;pic18f46j13.h: 13818: unsigned SSPM3 :1;
[; ;pic18f46j13.h: 13819: };
[; ;pic18f46j13.h: 13820: struct {
[; ;pic18f46j13.h: 13821: unsigned SSPM01 :1;
[; ;pic18f46j13.h: 13822: unsigned SSPM11 :1;
[; ;pic18f46j13.h: 13823: unsigned SSPM21 :1;
[; ;pic18f46j13.h: 13824: unsigned SSPM31 :1;
[; ;pic18f46j13.h: 13825: unsigned CKP1 :1;
[; ;pic18f46j13.h: 13826: unsigned SSPEN1 :1;
[; ;pic18f46j13.h: 13827: unsigned SSPOV1 :1;
[; ;pic18f46j13.h: 13828: unsigned WCOL1 :1;
[; ;pic18f46j13.h: 13829: };
[; ;pic18f46j13.h: 13830: } SSP1CON1bits_t;
[; ;pic18f46j13.h: 13831: extern volatile SSP1CON1bits_t SSP1CON1bits @ 0xFC6;
[; ;pic18f46j13.h: 13919: typedef union {
[; ;pic18f46j13.h: 13920: struct {
[; ;pic18f46j13.h: 13921: unsigned SSPM :4;
[; ;pic18f46j13.h: 13922: unsigned CKP :1;
[; ;pic18f46j13.h: 13923: unsigned SSPEN :1;
[; ;pic18f46j13.h: 13924: unsigned SSPOV :1;
[; ;pic18f46j13.h: 13925: unsigned WCOL :1;
[; ;pic18f46j13.h: 13926: };
[; ;pic18f46j13.h: 13927: struct {
[; ;pic18f46j13.h: 13928: unsigned SSPM0 :1;
[; ;pic18f46j13.h: 13929: unsigned SSPM1 :1;
[; ;pic18f46j13.h: 13930: unsigned SSPM2 :1;
[; ;pic18f46j13.h: 13931: unsigned SSPM3 :1;
[; ;pic18f46j13.h: 13932: };
[; ;pic18f46j13.h: 13933: struct {
[; ;pic18f46j13.h: 13934: unsigned SSPM01 :1;
[; ;pic18f46j13.h: 13935: unsigned SSPM11 :1;
[; ;pic18f46j13.h: 13936: unsigned SSPM21 :1;
[; ;pic18f46j13.h: 13937: unsigned SSPM31 :1;
[; ;pic18f46j13.h: 13938: unsigned CKP1 :1;
[; ;pic18f46j13.h: 13939: unsigned SSPEN1 :1;
[; ;pic18f46j13.h: 13940: unsigned SSPOV1 :1;
[; ;pic18f46j13.h: 13941: unsigned WCOL1 :1;
[; ;pic18f46j13.h: 13942: };
[; ;pic18f46j13.h: 13943: } SSPCON1bits_t;
[; ;pic18f46j13.h: 13944: extern volatile SSPCON1bits_t SSPCON1bits @ 0xFC6;
[; ;pic18f46j13.h: 14034: extern volatile unsigned char SSP1STAT @ 0xFC7;
"14036
[; ;pic18f46j13.h: 14036: asm("SSP1STAT equ 0FC7h");
[; <" SSP1STAT equ 0FC7h ;# ">
[; ;pic18f46j13.h: 14039: extern volatile unsigned char SSPSTAT @ 0xFC7;
"14041
[; ;pic18f46j13.h: 14041: asm("SSPSTAT equ 0FC7h");
[; <" SSPSTAT equ 0FC7h ;# ">
[; ;pic18f46j13.h: 14044: typedef union {
[; ;pic18f46j13.h: 14045: struct {
[; ;pic18f46j13.h: 14046: unsigned :2;
[; ;pic18f46j13.h: 14047: unsigned R_NOT_W :1;
[; ;pic18f46j13.h: 14048: };
[; ;pic18f46j13.h: 14049: struct {
[; ;pic18f46j13.h: 14050: unsigned :5;
[; ;pic18f46j13.h: 14051: unsigned D_NOT_A :1;
[; ;pic18f46j13.h: 14052: };
[; ;pic18f46j13.h: 14053: struct {
[; ;pic18f46j13.h: 14054: unsigned BF :1;
[; ;pic18f46j13.h: 14055: unsigned UA :1;
[; ;pic18f46j13.h: 14056: unsigned R_nW :1;
[; ;pic18f46j13.h: 14057: unsigned S :1;
[; ;pic18f46j13.h: 14058: unsigned P :1;
[; ;pic18f46j13.h: 14059: unsigned D_nA :1;
[; ;pic18f46j13.h: 14060: unsigned CKE :1;
[; ;pic18f46j13.h: 14061: unsigned SMP :1;
[; ;pic18f46j13.h: 14062: };
[; ;pic18f46j13.h: 14063: struct {
[; ;pic18f46j13.h: 14064: unsigned :2;
[; ;pic18f46j13.h: 14065: unsigned R :1;
[; ;pic18f46j13.h: 14066: unsigned :2;
[; ;pic18f46j13.h: 14067: unsigned D :1;
[; ;pic18f46j13.h: 14068: };
[; ;pic18f46j13.h: 14069: struct {
[; ;pic18f46j13.h: 14070: unsigned :2;
[; ;pic18f46j13.h: 14071: unsigned R_W :1;
[; ;pic18f46j13.h: 14072: unsigned :2;
[; ;pic18f46j13.h: 14073: unsigned D_A :1;
[; ;pic18f46j13.h: 14074: };
[; ;pic18f46j13.h: 14075: struct {
[; ;pic18f46j13.h: 14076: unsigned :2;
[; ;pic18f46j13.h: 14077: unsigned nW :1;
[; ;pic18f46j13.h: 14078: unsigned :2;
[; ;pic18f46j13.h: 14079: unsigned nA :1;
[; ;pic18f46j13.h: 14080: };
[; ;pic18f46j13.h: 14081: struct {
[; ;pic18f46j13.h: 14082: unsigned :2;
[; ;pic18f46j13.h: 14083: unsigned NOT_WRITE :1;
[; ;pic18f46j13.h: 14084: };
[; ;pic18f46j13.h: 14085: struct {
[; ;pic18f46j13.h: 14086: unsigned :5;
[; ;pic18f46j13.h: 14087: unsigned NOT_ADDRESS :1;
[; ;pic18f46j13.h: 14088: };
[; ;pic18f46j13.h: 14089: struct {
[; ;pic18f46j13.h: 14090: unsigned :2;
[; ;pic18f46j13.h: 14091: unsigned nWRITE :1;
[; ;pic18f46j13.h: 14092: unsigned :2;
[; ;pic18f46j13.h: 14093: unsigned nADDRESS :1;
[; ;pic18f46j13.h: 14094: };
[; ;pic18f46j13.h: 14095: struct {
[; ;pic18f46j13.h: 14096: unsigned :2;
[; ;pic18f46j13.h: 14097: unsigned READ_WRITE :1;
[; ;pic18f46j13.h: 14098: unsigned :2;
[; ;pic18f46j13.h: 14099: unsigned DATA_ADDRESS :1;
[; ;pic18f46j13.h: 14100: };
[; ;pic18f46j13.h: 14101: struct {
[; ;pic18f46j13.h: 14102: unsigned :2;
[; ;pic18f46j13.h: 14103: unsigned I2C_READ :1;
[; ;pic18f46j13.h: 14104: unsigned I2C_START :1;
[; ;pic18f46j13.h: 14105: unsigned I2C_STOP :1;
[; ;pic18f46j13.h: 14106: unsigned I2C_DAT :1;
[; ;pic18f46j13.h: 14107: };
[; ;pic18f46j13.h: 14108: struct {
[; ;pic18f46j13.h: 14109: unsigned BF1 :1;
[; ;pic18f46j13.h: 14110: unsigned UA1 :1;
[; ;pic18f46j13.h: 14111: unsigned RW :1;
[; ;pic18f46j13.h: 14112: unsigned START :1;
[; ;pic18f46j13.h: 14113: unsigned STOP :1;
[; ;pic18f46j13.h: 14114: unsigned DA :1;
[; ;pic18f46j13.h: 14115: unsigned CKE1 :1;
[; ;pic18f46j13.h: 14116: unsigned SMP1 :1;
[; ;pic18f46j13.h: 14117: };
[; ;pic18f46j13.h: 14118: struct {
[; ;pic18f46j13.h: 14119: unsigned :2;
[; ;pic18f46j13.h: 14120: unsigned RW1 :1;
[; ;pic18f46j13.h: 14121: unsigned START1 :1;
[; ;pic18f46j13.h: 14122: unsigned STOP1 :1;
[; ;pic18f46j13.h: 14123: unsigned DA1 :1;
[; ;pic18f46j13.h: 14124: };
[; ;pic18f46j13.h: 14125: struct {
[; ;pic18f46j13.h: 14126: unsigned :2;
[; ;pic18f46j13.h: 14127: unsigned NOT_W :1;
[; ;pic18f46j13.h: 14128: };
[; ;pic18f46j13.h: 14129: struct {
[; ;pic18f46j13.h: 14130: unsigned :5;
[; ;pic18f46j13.h: 14131: unsigned NOT_A :1;
[; ;pic18f46j13.h: 14132: };
[; ;pic18f46j13.h: 14133: } SSP1STATbits_t;
[; ;pic18f46j13.h: 14134: extern volatile SSP1STATbits_t SSP1STATbits @ 0xFC7;
[; ;pic18f46j13.h: 14337: typedef union {
[; ;pic18f46j13.h: 14338: struct {
[; ;pic18f46j13.h: 14339: unsigned :2;
[; ;pic18f46j13.h: 14340: unsigned R_NOT_W :1;
[; ;pic18f46j13.h: 14341: };
[; ;pic18f46j13.h: 14342: struct {
[; ;pic18f46j13.h: 14343: unsigned :5;
[; ;pic18f46j13.h: 14344: unsigned D_NOT_A :1;
[; ;pic18f46j13.h: 14345: };
[; ;pic18f46j13.h: 14346: struct {
[; ;pic18f46j13.h: 14347: unsigned BF :1;
[; ;pic18f46j13.h: 14348: unsigned UA :1;
[; ;pic18f46j13.h: 14349: unsigned R_nW :1;
[; ;pic18f46j13.h: 14350: unsigned S :1;
[; ;pic18f46j13.h: 14351: unsigned P :1;
[; ;pic18f46j13.h: 14352: unsigned D_nA :1;
[; ;pic18f46j13.h: 14353: unsigned CKE :1;
[; ;pic18f46j13.h: 14354: unsigned SMP :1;
[; ;pic18f46j13.h: 14355: };
[; ;pic18f46j13.h: 14356: struct {
[; ;pic18f46j13.h: 14357: unsigned :2;
[; ;pic18f46j13.h: 14358: unsigned R :1;
[; ;pic18f46j13.h: 14359: unsigned :2;
[; ;pic18f46j13.h: 14360: unsigned D :1;
[; ;pic18f46j13.h: 14361: };
[; ;pic18f46j13.h: 14362: struct {
[; ;pic18f46j13.h: 14363: unsigned :2;
[; ;pic18f46j13.h: 14364: unsigned R_W :1;
[; ;pic18f46j13.h: 14365: unsigned :2;
[; ;pic18f46j13.h: 14366: unsigned D_A :1;
[; ;pic18f46j13.h: 14367: };
[; ;pic18f46j13.h: 14368: struct {
[; ;pic18f46j13.h: 14369: unsigned :2;
[; ;pic18f46j13.h: 14370: unsigned nW :1;
[; ;pic18f46j13.h: 14371: unsigned :2;
[; ;pic18f46j13.h: 14372: unsigned nA :1;
[; ;pic18f46j13.h: 14373: };
[; ;pic18f46j13.h: 14374: struct {
[; ;pic18f46j13.h: 14375: unsigned :2;
[; ;pic18f46j13.h: 14376: unsigned NOT_WRITE :1;
[; ;pic18f46j13.h: 14377: };
[; ;pic18f46j13.h: 14378: struct {
[; ;pic18f46j13.h: 14379: unsigned :5;
[; ;pic18f46j13.h: 14380: unsigned NOT_ADDRESS :1;
[; ;pic18f46j13.h: 14381: };
[; ;pic18f46j13.h: 14382: struct {
[; ;pic18f46j13.h: 14383: unsigned :2;
[; ;pic18f46j13.h: 14384: unsigned nWRITE :1;
[; ;pic18f46j13.h: 14385: unsigned :2;
[; ;pic18f46j13.h: 14386: unsigned nADDRESS :1;
[; ;pic18f46j13.h: 14387: };
[; ;pic18f46j13.h: 14388: struct {
[; ;pic18f46j13.h: 14389: unsigned :2;
[; ;pic18f46j13.h: 14390: unsigned READ_WRITE :1;
[; ;pic18f46j13.h: 14391: unsigned :2;
[; ;pic18f46j13.h: 14392: unsigned DATA_ADDRESS :1;
[; ;pic18f46j13.h: 14393: };
[; ;pic18f46j13.h: 14394: struct {
[; ;pic18f46j13.h: 14395: unsigned :2;
[; ;pic18f46j13.h: 14396: unsigned I2C_READ :1;
[; ;pic18f46j13.h: 14397: unsigned I2C_START :1;
[; ;pic18f46j13.h: 14398: unsigned I2C_STOP :1;
[; ;pic18f46j13.h: 14399: unsigned I2C_DAT :1;
[; ;pic18f46j13.h: 14400: };
[; ;pic18f46j13.h: 14401: struct {
[; ;pic18f46j13.h: 14402: unsigned BF1 :1;
[; ;pic18f46j13.h: 14403: unsigned UA1 :1;
[; ;pic18f46j13.h: 14404: unsigned RW :1;
[; ;pic18f46j13.h: 14405: unsigned START :1;
[; ;pic18f46j13.h: 14406: unsigned STOP :1;
[; ;pic18f46j13.h: 14407: unsigned DA :1;
[; ;pic18f46j13.h: 14408: unsigned CKE1 :1;
[; ;pic18f46j13.h: 14409: unsigned SMP1 :1;
[; ;pic18f46j13.h: 14410: };
[; ;pic18f46j13.h: 14411: struct {
[; ;pic18f46j13.h: 14412: unsigned :2;
[; ;pic18f46j13.h: 14413: unsigned RW1 :1;
[; ;pic18f46j13.h: 14414: unsigned START1 :1;
[; ;pic18f46j13.h: 14415: unsigned STOP1 :1;
[; ;pic18f46j13.h: 14416: unsigned DA1 :1;
[; ;pic18f46j13.h: 14417: };
[; ;pic18f46j13.h: 14418: struct {
[; ;pic18f46j13.h: 14419: unsigned :2;
[; ;pic18f46j13.h: 14420: unsigned NOT_W :1;
[; ;pic18f46j13.h: 14421: };
[; ;pic18f46j13.h: 14422: struct {
[; ;pic18f46j13.h: 14423: unsigned :5;
[; ;pic18f46j13.h: 14424: unsigned NOT_A :1;
[; ;pic18f46j13.h: 14425: };
[; ;pic18f46j13.h: 14426: } SSPSTATbits_t;
[; ;pic18f46j13.h: 14427: extern volatile SSPSTATbits_t SSPSTATbits @ 0xFC7;
[; ;pic18f46j13.h: 14632: extern volatile unsigned char SSP1ADD @ 0xFC8;
"14634
[; ;pic18f46j13.h: 14634: asm("SSP1ADD equ 0FC8h");
[; <" SSP1ADD equ 0FC8h ;# ">
[; ;pic18f46j13.h: 14637: extern volatile unsigned char SSPADD @ 0xFC8;
"14639
[; ;pic18f46j13.h: 14639: asm("SSPADD equ 0FC8h");
[; <" SSPADD equ 0FC8h ;# ">
[; ;pic18f46j13.h: 14642: typedef union {
[; ;pic18f46j13.h: 14643: struct {
[; ;pic18f46j13.h: 14644: unsigned SSPADD :8;
[; ;pic18f46j13.h: 14645: };
[; ;pic18f46j13.h: 14646: struct {
[; ;pic18f46j13.h: 14647: unsigned MSK0 :1;
[; ;pic18f46j13.h: 14648: unsigned MSK1 :1;
[; ;pic18f46j13.h: 14649: unsigned MSK2 :1;
[; ;pic18f46j13.h: 14650: unsigned MSK3 :1;
[; ;pic18f46j13.h: 14651: unsigned MSK4 :1;
[; ;pic18f46j13.h: 14652: unsigned MSK5 :1;
[; ;pic18f46j13.h: 14653: unsigned MSK6 :1;
[; ;pic18f46j13.h: 14654: unsigned MSK7 :1;
[; ;pic18f46j13.h: 14655: };
[; ;pic18f46j13.h: 14656: struct {
[; ;pic18f46j13.h: 14657: unsigned MSK01 :1;
[; ;pic18f46j13.h: 14658: unsigned MSK11 :1;
[; ;pic18f46j13.h: 14659: unsigned MSK21 :1;
[; ;pic18f46j13.h: 14660: unsigned MSK31 :1;
[; ;pic18f46j13.h: 14661: unsigned MSK41 :1;
[; ;pic18f46j13.h: 14662: unsigned MSK51 :1;
[; ;pic18f46j13.h: 14663: unsigned MSK61 :1;
[; ;pic18f46j13.h: 14664: unsigned MSK71 :1;
[; ;pic18f46j13.h: 14665: };
[; ;pic18f46j13.h: 14666: } SSP1ADDbits_t;
[; ;pic18f46j13.h: 14667: extern volatile SSP1ADDbits_t SSP1ADDbits @ 0xFC8;
[; ;pic18f46j13.h: 14755: typedef union {
[; ;pic18f46j13.h: 14756: struct {
[; ;pic18f46j13.h: 14757: unsigned SSPADD :8;
[; ;pic18f46j13.h: 14758: };
[; ;pic18f46j13.h: 14759: struct {
[; ;pic18f46j13.h: 14760: unsigned MSK0 :1;
[; ;pic18f46j13.h: 14761: unsigned MSK1 :1;
[; ;pic18f46j13.h: 14762: unsigned MSK2 :1;
[; ;pic18f46j13.h: 14763: unsigned MSK3 :1;
[; ;pic18f46j13.h: 14764: unsigned MSK4 :1;
[; ;pic18f46j13.h: 14765: unsigned MSK5 :1;
[; ;pic18f46j13.h: 14766: unsigned MSK6 :1;
[; ;pic18f46j13.h: 14767: unsigned MSK7 :1;
[; ;pic18f46j13.h: 14768: };
[; ;pic18f46j13.h: 14769: struct {
[; ;pic18f46j13.h: 14770: unsigned MSK01 :1;
[; ;pic18f46j13.h: 14771: unsigned MSK11 :1;
[; ;pic18f46j13.h: 14772: unsigned MSK21 :1;
[; ;pic18f46j13.h: 14773: unsigned MSK31 :1;
[; ;pic18f46j13.h: 14774: unsigned MSK41 :1;
[; ;pic18f46j13.h: 14775: unsigned MSK51 :1;
[; ;pic18f46j13.h: 14776: unsigned MSK61 :1;
[; ;pic18f46j13.h: 14777: unsigned MSK71 :1;
[; ;pic18f46j13.h: 14778: };
[; ;pic18f46j13.h: 14779: } SSPADDbits_t;
[; ;pic18f46j13.h: 14780: extern volatile SSPADDbits_t SSPADDbits @ 0xFC8;
[; ;pic18f46j13.h: 14870: extern volatile unsigned char SSP1MSK @ 0xFC8;
"14872
[; ;pic18f46j13.h: 14872: asm("SSP1MSK equ 0FC8h");
[; <" SSP1MSK equ 0FC8h ;# ">
[; ;pic18f46j13.h: 14875: typedef union {
[; ;pic18f46j13.h: 14876: struct {
[; ;pic18f46j13.h: 14877: unsigned MSK0 :1;
[; ;pic18f46j13.h: 14878: unsigned MSK1 :1;
[; ;pic18f46j13.h: 14879: unsigned MSK2 :1;
[; ;pic18f46j13.h: 14880: unsigned MSK3 :1;
[; ;pic18f46j13.h: 14881: unsigned MSK4 :1;
[; ;pic18f46j13.h: 14882: unsigned MSK5 :1;
[; ;pic18f46j13.h: 14883: unsigned MSK6 :1;
[; ;pic18f46j13.h: 14884: unsigned MSK7 :1;
[; ;pic18f46j13.h: 14885: };
[; ;pic18f46j13.h: 14886: } SSP1MSKbits_t;
[; ;pic18f46j13.h: 14887: extern volatile SSP1MSKbits_t SSP1MSKbits @ 0xFC8;
[; ;pic18f46j13.h: 14932: extern volatile unsigned char SSP1BUF @ 0xFC9;
"14934
[; ;pic18f46j13.h: 14934: asm("SSP1BUF equ 0FC9h");
[; <" SSP1BUF equ 0FC9h ;# ">
[; ;pic18f46j13.h: 14937: extern volatile unsigned char SSPBUF @ 0xFC9;
"14939
[; ;pic18f46j13.h: 14939: asm("SSPBUF equ 0FC9h");
[; <" SSPBUF equ 0FC9h ;# ">
[; ;pic18f46j13.h: 14942: typedef union {
[; ;pic18f46j13.h: 14943: struct {
[; ;pic18f46j13.h: 14944: unsigned SSPBUF :8;
[; ;pic18f46j13.h: 14945: };
[; ;pic18f46j13.h: 14946: } SSP1BUFbits_t;
[; ;pic18f46j13.h: 14947: extern volatile SSP1BUFbits_t SSP1BUFbits @ 0xFC9;
[; ;pic18f46j13.h: 14955: typedef union {
[; ;pic18f46j13.h: 14956: struct {
[; ;pic18f46j13.h: 14957: unsigned SSPBUF :8;
[; ;pic18f46j13.h: 14958: };
[; ;pic18f46j13.h: 14959: } SSPBUFbits_t;
[; ;pic18f46j13.h: 14960: extern volatile SSPBUFbits_t SSPBUFbits @ 0xFC9;
[; ;pic18f46j13.h: 14970: extern volatile unsigned char T2CON @ 0xFCA;
"14972
[; ;pic18f46j13.h: 14972: asm("T2CON equ 0FCAh");
[; <" T2CON equ 0FCAh ;# ">
[; ;pic18f46j13.h: 14975: typedef union {
[; ;pic18f46j13.h: 14976: struct {
[; ;pic18f46j13.h: 14977: unsigned T2CKPS :2;
[; ;pic18f46j13.h: 14978: unsigned TMR2ON :1;
[; ;pic18f46j13.h: 14979: unsigned T2OUTPS :4;
[; ;pic18f46j13.h: 14980: };
[; ;pic18f46j13.h: 14981: struct {
[; ;pic18f46j13.h: 14982: unsigned T2CKPS0 :1;
[; ;pic18f46j13.h: 14983: unsigned T2CKPS1 :1;
[; ;pic18f46j13.h: 14984: unsigned :1;
[; ;pic18f46j13.h: 14985: unsigned T2OUTPS0 :1;
[; ;pic18f46j13.h: 14986: unsigned T2OUTPS1 :1;
[; ;pic18f46j13.h: 14987: unsigned T2OUTPS2 :1;
[; ;pic18f46j13.h: 14988: unsigned T2OUTPS3 :1;
[; ;pic18f46j13.h: 14989: };
[; ;pic18f46j13.h: 14990: } T2CONbits_t;
[; ;pic18f46j13.h: 14991: extern volatile T2CONbits_t T2CONbits @ 0xFCA;
[; ;pic18f46j13.h: 15041: extern volatile unsigned char PR2 @ 0xFCB;
"15043
[; ;pic18f46j13.h: 15043: asm("PR2 equ 0FCBh");
[; <" PR2 equ 0FCBh ;# ">
[; ;pic18f46j13.h: 15046: extern volatile unsigned char MEMCON @ 0xFCB;
"15048
[; ;pic18f46j13.h: 15048: asm("MEMCON equ 0FCBh");
[; <" MEMCON equ 0FCBh ;# ">
[; ;pic18f46j13.h: 15051: typedef union {
[; ;pic18f46j13.h: 15052: struct {
[; ;pic18f46j13.h: 15053: unsigned PR2 :8;
[; ;pic18f46j13.h: 15054: };
[; ;pic18f46j13.h: 15055: struct {
[; ;pic18f46j13.h: 15056: unsigned :7;
[; ;pic18f46j13.h: 15057: unsigned EBDIS :1;
[; ;pic18f46j13.h: 15058: };
[; ;pic18f46j13.h: 15059: struct {
[; ;pic18f46j13.h: 15060: unsigned :4;
[; ;pic18f46j13.h: 15061: unsigned WAIT0 :1;
[; ;pic18f46j13.h: 15062: };
[; ;pic18f46j13.h: 15063: struct {
[; ;pic18f46j13.h: 15064: unsigned :5;
[; ;pic18f46j13.h: 15065: unsigned WAIT1 :1;
[; ;pic18f46j13.h: 15066: };
[; ;pic18f46j13.h: 15067: struct {
[; ;pic18f46j13.h: 15068: unsigned WM0 :1;
[; ;pic18f46j13.h: 15069: };
[; ;pic18f46j13.h: 15070: struct {
[; ;pic18f46j13.h: 15071: unsigned :1;
[; ;pic18f46j13.h: 15072: unsigned WM1 :1;
[; ;pic18f46j13.h: 15073: };
[; ;pic18f46j13.h: 15074: } PR2bits_t;
[; ;pic18f46j13.h: 15075: extern volatile PR2bits_t PR2bits @ 0xFCB;
[; ;pic18f46j13.h: 15108: typedef union {
[; ;pic18f46j13.h: 15109: struct {
[; ;pic18f46j13.h: 15110: unsigned PR2 :8;
[; ;pic18f46j13.h: 15111: };
[; ;pic18f46j13.h: 15112: struct {
[; ;pic18f46j13.h: 15113: unsigned :7;
[; ;pic18f46j13.h: 15114: unsigned EBDIS :1;
[; ;pic18f46j13.h: 15115: };
[; ;pic18f46j13.h: 15116: struct {
[; ;pic18f46j13.h: 15117: unsigned :4;
[; ;pic18f46j13.h: 15118: unsigned WAIT0 :1;
[; ;pic18f46j13.h: 15119: };
[; ;pic18f46j13.h: 15120: struct {
[; ;pic18f46j13.h: 15121: unsigned :5;
[; ;pic18f46j13.h: 15122: unsigned WAIT1 :1;
[; ;pic18f46j13.h: 15123: };
[; ;pic18f46j13.h: 15124: struct {
[; ;pic18f46j13.h: 15125: unsigned WM0 :1;
[; ;pic18f46j13.h: 15126: };
[; ;pic18f46j13.h: 15127: struct {
[; ;pic18f46j13.h: 15128: unsigned :1;
[; ;pic18f46j13.h: 15129: unsigned WM1 :1;
[; ;pic18f46j13.h: 15130: };
[; ;pic18f46j13.h: 15131: } MEMCONbits_t;
[; ;pic18f46j13.h: 15132: extern volatile MEMCONbits_t MEMCONbits @ 0xFCB;
[; ;pic18f46j13.h: 15167: extern volatile unsigned char TMR2 @ 0xFCC;
"15169
[; ;pic18f46j13.h: 15169: asm("TMR2 equ 0FCCh");
[; <" TMR2 equ 0FCCh ;# ">
[; ;pic18f46j13.h: 15172: typedef union {
[; ;pic18f46j13.h: 15173: struct {
[; ;pic18f46j13.h: 15174: unsigned TMR2 :8;
[; ;pic18f46j13.h: 15175: };
[; ;pic18f46j13.h: 15176: } TMR2bits_t;
[; ;pic18f46j13.h: 15177: extern volatile TMR2bits_t TMR2bits @ 0xFCC;
[; ;pic18f46j13.h: 15187: extern volatile unsigned char T1CON @ 0xFCD;
"15189
[; ;pic18f46j13.h: 15189: asm("T1CON equ 0FCDh");
[; <" T1CON equ 0FCDh ;# ">
[; ;pic18f46j13.h: 15192: typedef union {
[; ;pic18f46j13.h: 15193: struct {
[; ;pic18f46j13.h: 15194: unsigned :2;
[; ;pic18f46j13.h: 15195: unsigned NOT_T1SYNC :1;
[; ;pic18f46j13.h: 15196: };
[; ;pic18f46j13.h: 15197: struct {
[; ;pic18f46j13.h: 15198: unsigned TMR1ON :1;
[; ;pic18f46j13.h: 15199: unsigned RD16 :1;
[; ;pic18f46j13.h: 15200: unsigned nT1SYNC :1;
[; ;pic18f46j13.h: 15201: unsigned T1OSCEN :1;
[; ;pic18f46j13.h: 15202: unsigned T1CKPS :2;
[; ;pic18f46j13.h: 15203: unsigned TMR1CS :2;
[; ;pic18f46j13.h: 15204: };
[; ;pic18f46j13.h: 15205: struct {
[; ;pic18f46j13.h: 15206: unsigned :4;
[; ;pic18f46j13.h: 15207: unsigned T1CKPS0 :1;
[; ;pic18f46j13.h: 15208: unsigned T1CKPS1 :1;
[; ;pic18f46j13.h: 15209: unsigned TMR1CS0 :1;
[; ;pic18f46j13.h: 15210: unsigned TMR1CS1 :1;
[; ;pic18f46j13.h: 15211: };
[; ;pic18f46j13.h: 15212: struct {
[; ;pic18f46j13.h: 15213: unsigned :3;
[; ;pic18f46j13.h: 15214: unsigned SOSCEN :1;
[; ;pic18f46j13.h: 15215: unsigned :3;
[; ;pic18f46j13.h: 15216: unsigned T1RD16 :1;
[; ;pic18f46j13.h: 15217: };
[; ;pic18f46j13.h: 15218: } T1CONbits_t;
[; ;pic18f46j13.h: 15219: extern volatile T1CONbits_t T1CONbits @ 0xFCD;
[; ;pic18f46j13.h: 15289: extern volatile unsigned short TMR1 @ 0xFCE;
"15291
[; ;pic18f46j13.h: 15291: asm("TMR1 equ 0FCEh");
[; <" TMR1 equ 0FCEh ;# ">
[; ;pic18f46j13.h: 15296: extern volatile unsigned char TMR1L @ 0xFCE;
"15298
[; ;pic18f46j13.h: 15298: asm("TMR1L equ 0FCEh");
[; <" TMR1L equ 0FCEh ;# ">
[; ;pic18f46j13.h: 15301: typedef union {
[; ;pic18f46j13.h: 15302: struct {
[; ;pic18f46j13.h: 15303: unsigned TMR1L :8;
[; ;pic18f46j13.h: 15304: };
[; ;pic18f46j13.h: 15305: } TMR1Lbits_t;
[; ;pic18f46j13.h: 15306: extern volatile TMR1Lbits_t TMR1Lbits @ 0xFCE;
[; ;pic18f46j13.h: 15316: extern volatile unsigned char TMR1H @ 0xFCF;
"15318
[; ;pic18f46j13.h: 15318: asm("TMR1H equ 0FCFh");
[; <" TMR1H equ 0FCFh ;# ">
[; ;pic18f46j13.h: 15321: typedef union {
[; ;pic18f46j13.h: 15322: struct {
[; ;pic18f46j13.h: 15323: unsigned TMR1H :8;
[; ;pic18f46j13.h: 15324: };
[; ;pic18f46j13.h: 15325: } TMR1Hbits_t;
[; ;pic18f46j13.h: 15326: extern volatile TMR1Hbits_t TMR1Hbits @ 0xFCF;
[; ;pic18f46j13.h: 15336: extern volatile unsigned char RCON @ 0xFD0;
"15338
[; ;pic18f46j13.h: 15338: asm("RCON equ 0FD0h");
[; <" RCON equ 0FD0h ;# ">
[; ;pic18f46j13.h: 15341: typedef union {
[; ;pic18f46j13.h: 15342: struct {
[; ;pic18f46j13.h: 15343: unsigned NOT_BOR :1;
[; ;pic18f46j13.h: 15344: };
[; ;pic18f46j13.h: 15345: struct {
[; ;pic18f46j13.h: 15346: unsigned :1;
[; ;pic18f46j13.h: 15347: unsigned NOT_POR :1;
[; ;pic18f46j13.h: 15348: };
[; ;pic18f46j13.h: 15349: struct {
[; ;pic18f46j13.h: 15350: unsigned :2;
[; ;pic18f46j13.h: 15351: unsigned NOT_PD :1;
[; ;pic18f46j13.h: 15352: };
[; ;pic18f46j13.h: 15353: struct {
[; ;pic18f46j13.h: 15354: unsigned :3;
[; ;pic18f46j13.h: 15355: unsigned NOT_TO :1;
[; ;pic18f46j13.h: 15356: };
[; ;pic18f46j13.h: 15357: struct {
[; ;pic18f46j13.h: 15358: unsigned :4;
[; ;pic18f46j13.h: 15359: unsigned NOT_RI :1;
[; ;pic18f46j13.h: 15360: };
[; ;pic18f46j13.h: 15361: struct {
[; ;pic18f46j13.h: 15362: unsigned :5;
[; ;pic18f46j13.h: 15363: unsigned NOT_CM :1;
[; ;pic18f46j13.h: 15364: };
[; ;pic18f46j13.h: 15365: struct {
[; ;pic18f46j13.h: 15366: unsigned nBOR :1;
[; ;pic18f46j13.h: 15367: unsigned nPOR :1;
[; ;pic18f46j13.h: 15368: unsigned nPD :1;
[; ;pic18f46j13.h: 15369: unsigned nTO :1;
[; ;pic18f46j13.h: 15370: unsigned nRI :1;
[; ;pic18f46j13.h: 15371: unsigned nCM :1;
[; ;pic18f46j13.h: 15372: unsigned :1;
[; ;pic18f46j13.h: 15373: unsigned IPEN :1;
[; ;pic18f46j13.h: 15374: };
[; ;pic18f46j13.h: 15375: struct {
[; ;pic18f46j13.h: 15376: unsigned BOR :1;
[; ;pic18f46j13.h: 15377: unsigned POR :1;
[; ;pic18f46j13.h: 15378: unsigned PD :1;
[; ;pic18f46j13.h: 15379: unsigned TO :1;
[; ;pic18f46j13.h: 15380: unsigned RI :1;
[; ;pic18f46j13.h: 15381: unsigned CM :1;
[; ;pic18f46j13.h: 15382: };
[; ;pic18f46j13.h: 15383: } RCONbits_t;
[; ;pic18f46j13.h: 15384: extern volatile RCONbits_t RCONbits @ 0xFD0;
[; ;pic18f46j13.h: 15484: extern volatile unsigned char CM2CON @ 0xFD1;
"15486
[; ;pic18f46j13.h: 15486: asm("CM2CON equ 0FD1h");
[; <" CM2CON equ 0FD1h ;# ">
[; ;pic18f46j13.h: 15489: extern volatile unsigned char CM2CON1 @ 0xFD1;
"15491
[; ;pic18f46j13.h: 15491: asm("CM2CON1 equ 0FD1h");
[; <" CM2CON1 equ 0FD1h ;# ">
[; ;pic18f46j13.h: 15494: typedef union {
[; ;pic18f46j13.h: 15495: struct {
[; ;pic18f46j13.h: 15496: unsigned CCH :2;
[; ;pic18f46j13.h: 15497: unsigned CREF :1;
[; ;pic18f46j13.h: 15498: unsigned EVPOL :2;
[; ;pic18f46j13.h: 15499: unsigned CPOL :1;
[; ;pic18f46j13.h: 15500: unsigned COE :1;
[; ;pic18f46j13.h: 15501: unsigned CON :1;
[; ;pic18f46j13.h: 15502: };
[; ;pic18f46j13.h: 15503: struct {
[; ;pic18f46j13.h: 15504: unsigned CCH0 :1;
[; ;pic18f46j13.h: 15505: unsigned CCH1 :1;
[; ;pic18f46j13.h: 15506: unsigned :1;
[; ;pic18f46j13.h: 15507: unsigned EVPOL0 :1;
[; ;pic18f46j13.h: 15508: unsigned EVPOL1 :1;
[; ;pic18f46j13.h: 15509: };
[; ;pic18f46j13.h: 15510: struct {
[; ;pic18f46j13.h: 15511: unsigned CCH02 :1;
[; ;pic18f46j13.h: 15512: unsigned CCH12 :1;
[; ;pic18f46j13.h: 15513: unsigned CREF2 :1;
[; ;pic18f46j13.h: 15514: unsigned EVPOL02 :1;
[; ;pic18f46j13.h: 15515: unsigned EVPOL12 :1;
[; ;pic18f46j13.h: 15516: unsigned CPOL2 :1;
[; ;pic18f46j13.h: 15517: unsigned COE2 :1;
[; ;pic18f46j13.h: 15518: unsigned CON2 :1;
[; ;pic18f46j13.h: 15519: };
[; ;pic18f46j13.h: 15520: } CM2CONbits_t;
[; ;pic18f46j13.h: 15521: extern volatile CM2CONbits_t CM2CONbits @ 0xFD1;
[; ;pic18f46j13.h: 15614: typedef union {
[; ;pic18f46j13.h: 15615: struct {
[; ;pic18f46j13.h: 15616: unsigned CCH :2;
[; ;pic18f46j13.h: 15617: unsigned CREF :1;
[; ;pic18f46j13.h: 15618: unsigned EVPOL :2;
[; ;pic18f46j13.h: 15619: unsigned CPOL :1;
[; ;pic18f46j13.h: 15620: unsigned COE :1;
[; ;pic18f46j13.h: 15621: unsigned CON :1;
[; ;pic18f46j13.h: 15622: };
[; ;pic18f46j13.h: 15623: struct {
[; ;pic18f46j13.h: 15624: unsigned CCH0 :1;
[; ;pic18f46j13.h: 15625: unsigned CCH1 :1;
[; ;pic18f46j13.h: 15626: unsigned :1;
[; ;pic18f46j13.h: 15627: unsigned EVPOL0 :1;
[; ;pic18f46j13.h: 15628: unsigned EVPOL1 :1;
[; ;pic18f46j13.h: 15629: };
[; ;pic18f46j13.h: 15630: struct {
[; ;pic18f46j13.h: 15631: unsigned CCH02 :1;
[; ;pic18f46j13.h: 15632: unsigned CCH12 :1;
[; ;pic18f46j13.h: 15633: unsigned CREF2 :1;
[; ;pic18f46j13.h: 15634: unsigned EVPOL02 :1;
[; ;pic18f46j13.h: 15635: unsigned EVPOL12 :1;
[; ;pic18f46j13.h: 15636: unsigned CPOL2 :1;
[; ;pic18f46j13.h: 15637: unsigned COE2 :1;
[; ;pic18f46j13.h: 15638: unsigned CON2 :1;
[; ;pic18f46j13.h: 15639: };
[; ;pic18f46j13.h: 15640: } CM2CON1bits_t;
[; ;pic18f46j13.h: 15641: extern volatile CM2CON1bits_t CM2CON1bits @ 0xFD1;
[; ;pic18f46j13.h: 15736: extern volatile unsigned char CM1CON @ 0xFD2;
"15738
[; ;pic18f46j13.h: 15738: asm("CM1CON equ 0FD2h");
[; <" CM1CON equ 0FD2h ;# ">
[; ;pic18f46j13.h: 15741: extern volatile unsigned char CM1CON1 @ 0xFD2;
"15743
[; ;pic18f46j13.h: 15743: asm("CM1CON1 equ 0FD2h");
[; <" CM1CON1 equ 0FD2h ;# ">
[; ;pic18f46j13.h: 15746: typedef union {
[; ;pic18f46j13.h: 15747: struct {
[; ;pic18f46j13.h: 15748: unsigned CCH :2;
[; ;pic18f46j13.h: 15749: unsigned CREF :1;
[; ;pic18f46j13.h: 15750: unsigned EVPOL :2;
[; ;pic18f46j13.h: 15751: unsigned CPOL :1;
[; ;pic18f46j13.h: 15752: unsigned COE :1;
[; ;pic18f46j13.h: 15753: unsigned CON :1;
[; ;pic18f46j13.h: 15754: };
[; ;pic18f46j13.h: 15755: struct {
[; ;pic18f46j13.h: 15756: unsigned CCH0 :1;
[; ;pic18f46j13.h: 15757: unsigned CCH1 :1;
[; ;pic18f46j13.h: 15758: unsigned :1;
[; ;pic18f46j13.h: 15759: unsigned EVPOL0 :1;
[; ;pic18f46j13.h: 15760: unsigned EVPOL1 :1;
[; ;pic18f46j13.h: 15761: };
[; ;pic18f46j13.h: 15762: struct {
[; ;pic18f46j13.h: 15763: unsigned C1CH0 :1;
[; ;pic18f46j13.h: 15764: unsigned C1CH1 :1;
[; ;pic18f46j13.h: 15765: unsigned CREF1 :1;
[; ;pic18f46j13.h: 15766: unsigned EVPOL01 :1;
[; ;pic18f46j13.h: 15767: unsigned EVPOL11 :1;
[; ;pic18f46j13.h: 15768: unsigned CPOL1 :1;
[; ;pic18f46j13.h: 15769: unsigned COE1 :1;
[; ;pic18f46j13.h: 15770: unsigned CON1 :1;
[; ;pic18f46j13.h: 15771: };
[; ;pic18f46j13.h: 15772: struct {
[; ;pic18f46j13.h: 15773: unsigned CCH01 :1;
[; ;pic18f46j13.h: 15774: unsigned CCH11 :1;
[; ;pic18f46j13.h: 15775: };
[; ;pic18f46j13.h: 15776: } CM1CONbits_t;
[; ;pic18f46j13.h: 15777: extern volatile CM1CONbits_t CM1CONbits @ 0xFD2;
[; ;pic18f46j13.h: 15880: typedef union {
[; ;pic18f46j13.h: 15881: struct {
[; ;pic18f46j13.h: 15882: unsigned CCH :2;
[; ;pic18f46j13.h: 15883: unsigned CREF :1;
[; ;pic18f46j13.h: 15884: unsigned EVPOL :2;
[; ;pic18f46j13.h: 15885: unsigned CPOL :1;
[; ;pic18f46j13.h: 15886: unsigned COE :1;
[; ;pic18f46j13.h: 15887: unsigned CON :1;
[; ;pic18f46j13.h: 15888: };
[; ;pic18f46j13.h: 15889: struct {
[; ;pic18f46j13.h: 15890: unsigned CCH0 :1;
[; ;pic18f46j13.h: 15891: unsigned CCH1 :1;
[; ;pic18f46j13.h: 15892: unsigned :1;
[; ;pic18f46j13.h: 15893: unsigned EVPOL0 :1;
[; ;pic18f46j13.h: 15894: unsigned EVPOL1 :1;
[; ;pic18f46j13.h: 15895: };
[; ;pic18f46j13.h: 15896: struct {
[; ;pic18f46j13.h: 15897: unsigned C1CH0 :1;
[; ;pic18f46j13.h: 15898: unsigned C1CH1 :1;
[; ;pic18f46j13.h: 15899: unsigned CREF1 :1;
[; ;pic18f46j13.h: 15900: unsigned EVPOL01 :1;
[; ;pic18f46j13.h: 15901: unsigned EVPOL11 :1;
[; ;pic18f46j13.h: 15902: unsigned CPOL1 :1;
[; ;pic18f46j13.h: 15903: unsigned COE1 :1;
[; ;pic18f46j13.h: 15904: unsigned CON1 :1;
[; ;pic18f46j13.h: 15905: };
[; ;pic18f46j13.h: 15906: struct {
[; ;pic18f46j13.h: 15907: unsigned CCH01 :1;
[; ;pic18f46j13.h: 15908: unsigned CCH11 :1;
[; ;pic18f46j13.h: 15909: };
[; ;pic18f46j13.h: 15910: } CM1CON1bits_t;
[; ;pic18f46j13.h: 15911: extern volatile CM1CON1bits_t CM1CON1bits @ 0xFD2;
[; ;pic18f46j13.h: 16016: extern volatile unsigned char OSCCON @ 0xFD3;
"16018
[; ;pic18f46j13.h: 16018: asm("OSCCON equ 0FD3h");
[; <" OSCCON equ 0FD3h ;# ">
[; ;pic18f46j13.h: 16021: typedef union {
[; ;pic18f46j13.h: 16022: struct {
[; ;pic18f46j13.h: 16023: unsigned SCS :2;
[; ;pic18f46j13.h: 16024: unsigned :1;
[; ;pic18f46j13.h: 16025: unsigned OSTS :1;
[; ;pic18f46j13.h: 16026: unsigned IRCF :3;
[; ;pic18f46j13.h: 16027: unsigned IDLEN :1;
[; ;pic18f46j13.h: 16028: };
[; ;pic18f46j13.h: 16029: struct {
[; ;pic18f46j13.h: 16030: unsigned SCS0 :1;
[; ;pic18f46j13.h: 16031: unsigned SCS1 :1;
[; ;pic18f46j13.h: 16032: unsigned :2;
[; ;pic18f46j13.h: 16033: unsigned IRCF0 :1;
[; ;pic18f46j13.h: 16034: unsigned IRCF1 :1;
[; ;pic18f46j13.h: 16035: unsigned IRCF2 :1;
[; ;pic18f46j13.h: 16036: };
[; ;pic18f46j13.h: 16037: } OSCCONbits_t;
[; ;pic18f46j13.h: 16038: extern volatile OSCCONbits_t OSCCONbits @ 0xFD3;
[; ;pic18f46j13.h: 16088: extern volatile unsigned char T0CON @ 0xFD5;
"16090
[; ;pic18f46j13.h: 16090: asm("T0CON equ 0FD5h");
[; <" T0CON equ 0FD5h ;# ">
[; ;pic18f46j13.h: 16093: typedef union {
[; ;pic18f46j13.h: 16094: struct {
[; ;pic18f46j13.h: 16095: unsigned T0PS :3;
[; ;pic18f46j13.h: 16096: unsigned PSA :1;
[; ;pic18f46j13.h: 16097: unsigned T0SE :1;
[; ;pic18f46j13.h: 16098: unsigned T0CS :1;
[; ;pic18f46j13.h: 16099: unsigned T08BIT :1;
[; ;pic18f46j13.h: 16100: unsigned TMR0ON :1;
[; ;pic18f46j13.h: 16101: };
[; ;pic18f46j13.h: 16102: struct {
[; ;pic18f46j13.h: 16103: unsigned T0PS0 :1;
[; ;pic18f46j13.h: 16104: unsigned T0PS1 :1;
[; ;pic18f46j13.h: 16105: unsigned T0PS2 :1;
[; ;pic18f46j13.h: 16106: };
[; ;pic18f46j13.h: 16107: } T0CONbits_t;
[; ;pic18f46j13.h: 16108: extern volatile T0CONbits_t T0CONbits @ 0xFD5;
[; ;pic18f46j13.h: 16158: extern volatile unsigned short TMR0 @ 0xFD6;
"16160
[; ;pic18f46j13.h: 16160: asm("TMR0 equ 0FD6h");
[; <" TMR0 equ 0FD6h ;# ">
[; ;pic18f46j13.h: 16165: extern volatile unsigned char TMR0L @ 0xFD6;
"16167
[; ;pic18f46j13.h: 16167: asm("TMR0L equ 0FD6h");
[; <" TMR0L equ 0FD6h ;# ">
[; ;pic18f46j13.h: 16170: typedef union {
[; ;pic18f46j13.h: 16171: struct {
[; ;pic18f46j13.h: 16172: unsigned TMR0L :8;
[; ;pic18f46j13.h: 16173: };
[; ;pic18f46j13.h: 16174: } TMR0Lbits_t;
[; ;pic18f46j13.h: 16175: extern volatile TMR0Lbits_t TMR0Lbits @ 0xFD6;
[; ;pic18f46j13.h: 16185: extern volatile unsigned char TMR0H @ 0xFD7;
"16187
[; ;pic18f46j13.h: 16187: asm("TMR0H equ 0FD7h");
[; <" TMR0H equ 0FD7h ;# ">
[; ;pic18f46j13.h: 16190: typedef union {
[; ;pic18f46j13.h: 16191: struct {
[; ;pic18f46j13.h: 16192: unsigned TMR0H :8;
[; ;pic18f46j13.h: 16193: };
[; ;pic18f46j13.h: 16194: } TMR0Hbits_t;
[; ;pic18f46j13.h: 16195: extern volatile TMR0Hbits_t TMR0Hbits @ 0xFD7;
[; ;pic18f46j13.h: 16205: extern volatile unsigned char STATUS @ 0xFD8;
"16207
[; ;pic18f46j13.h: 16207: asm("STATUS equ 0FD8h");
[; <" STATUS equ 0FD8h ;# ">
[; ;pic18f46j13.h: 16210: typedef union {
[; ;pic18f46j13.h: 16211: struct {
[; ;pic18f46j13.h: 16212: unsigned C :1;
[; ;pic18f46j13.h: 16213: unsigned DC :1;
[; ;pic18f46j13.h: 16214: unsigned Z :1;
[; ;pic18f46j13.h: 16215: unsigned OV :1;
[; ;pic18f46j13.h: 16216: unsigned N :1;
[; ;pic18f46j13.h: 16217: };
[; ;pic18f46j13.h: 16218: struct {
[; ;pic18f46j13.h: 16219: unsigned CARRY :1;
[; ;pic18f46j13.h: 16220: unsigned :1;
[; ;pic18f46j13.h: 16221: unsigned ZERO :1;
[; ;pic18f46j13.h: 16222: unsigned OVERFLOW :1;
[; ;pic18f46j13.h: 16223: unsigned NEGATIVE :1;
[; ;pic18f46j13.h: 16224: };
[; ;pic18f46j13.h: 16225: } STATUSbits_t;
[; ;pic18f46j13.h: 16226: extern volatile STATUSbits_t STATUSbits @ 0xFD8;
[; ;pic18f46j13.h: 16276: extern volatile unsigned short FSR2 @ 0xFD9;
"16278
[; ;pic18f46j13.h: 16278: asm("FSR2 equ 0FD9h");
[; <" FSR2 equ 0FD9h ;# ">
[; ;pic18f46j13.h: 16283: extern volatile unsigned char FSR2L @ 0xFD9;
"16285
[; ;pic18f46j13.h: 16285: asm("FSR2L equ 0FD9h");
[; <" FSR2L equ 0FD9h ;# ">
[; ;pic18f46j13.h: 16288: typedef union {
[; ;pic18f46j13.h: 16289: struct {
[; ;pic18f46j13.h: 16290: unsigned FSR2L :8;
[; ;pic18f46j13.h: 16291: };
[; ;pic18f46j13.h: 16292: } FSR2Lbits_t;
[; ;pic18f46j13.h: 16293: extern volatile FSR2Lbits_t FSR2Lbits @ 0xFD9;
[; ;pic18f46j13.h: 16303: extern volatile unsigned char FSR2H @ 0xFDA;
"16305
[; ;pic18f46j13.h: 16305: asm("FSR2H equ 0FDAh");
[; <" FSR2H equ 0FDAh ;# ">
[; ;pic18f46j13.h: 16310: extern volatile unsigned char PLUSW2 @ 0xFDB;
"16312
[; ;pic18f46j13.h: 16312: asm("PLUSW2 equ 0FDBh");
[; <" PLUSW2 equ 0FDBh ;# ">
[; ;pic18f46j13.h: 16315: typedef union {
[; ;pic18f46j13.h: 16316: struct {
[; ;pic18f46j13.h: 16317: unsigned PLUSW2 :8;
[; ;pic18f46j13.h: 16318: };
[; ;pic18f46j13.h: 16319: } PLUSW2bits_t;
[; ;pic18f46j13.h: 16320: extern volatile PLUSW2bits_t PLUSW2bits @ 0xFDB;
[; ;pic18f46j13.h: 16330: extern volatile unsigned char PREINC2 @ 0xFDC;
"16332
[; ;pic18f46j13.h: 16332: asm("PREINC2 equ 0FDCh");
[; <" PREINC2 equ 0FDCh ;# ">
[; ;pic18f46j13.h: 16335: typedef union {
[; ;pic18f46j13.h: 16336: struct {
[; ;pic18f46j13.h: 16337: unsigned PREINC2 :8;
[; ;pic18f46j13.h: 16338: };
[; ;pic18f46j13.h: 16339: } PREINC2bits_t;
[; ;pic18f46j13.h: 16340: extern volatile PREINC2bits_t PREINC2bits @ 0xFDC;
[; ;pic18f46j13.h: 16350: extern volatile unsigned char POSTDEC2 @ 0xFDD;
"16352
[; ;pic18f46j13.h: 16352: asm("POSTDEC2 equ 0FDDh");
[; <" POSTDEC2 equ 0FDDh ;# ">
[; ;pic18f46j13.h: 16355: typedef union {
[; ;pic18f46j13.h: 16356: struct {
[; ;pic18f46j13.h: 16357: unsigned POSTDEC2 :8;
[; ;pic18f46j13.h: 16358: };
[; ;pic18f46j13.h: 16359: } POSTDEC2bits_t;
[; ;pic18f46j13.h: 16360: extern volatile POSTDEC2bits_t POSTDEC2bits @ 0xFDD;
[; ;pic18f46j13.h: 16370: extern volatile unsigned char POSTINC2 @ 0xFDE;
"16372
[; ;pic18f46j13.h: 16372: asm("POSTINC2 equ 0FDEh");
[; <" POSTINC2 equ 0FDEh ;# ">
[; ;pic18f46j13.h: 16375: typedef union {
[; ;pic18f46j13.h: 16376: struct {
[; ;pic18f46j13.h: 16377: unsigned POSTINC2 :8;
[; ;pic18f46j13.h: 16378: };
[; ;pic18f46j13.h: 16379: } POSTINC2bits_t;
[; ;pic18f46j13.h: 16380: extern volatile POSTINC2bits_t POSTINC2bits @ 0xFDE;
[; ;pic18f46j13.h: 16390: extern volatile unsigned char INDF2 @ 0xFDF;
"16392
[; ;pic18f46j13.h: 16392: asm("INDF2 equ 0FDFh");
[; <" INDF2 equ 0FDFh ;# ">
[; ;pic18f46j13.h: 16395: typedef union {
[; ;pic18f46j13.h: 16396: struct {
[; ;pic18f46j13.h: 16397: unsigned INDF2 :8;
[; ;pic18f46j13.h: 16398: };
[; ;pic18f46j13.h: 16399: } INDF2bits_t;
[; ;pic18f46j13.h: 16400: extern volatile INDF2bits_t INDF2bits @ 0xFDF;
[; ;pic18f46j13.h: 16410: extern volatile unsigned char BSR @ 0xFE0;
"16412
[; ;pic18f46j13.h: 16412: asm("BSR equ 0FE0h");
[; <" BSR equ 0FE0h ;# ">
[; ;pic18f46j13.h: 16417: extern volatile unsigned short FSR1 @ 0xFE1;
"16419
[; ;pic18f46j13.h: 16419: asm("FSR1 equ 0FE1h");
[; <" FSR1 equ 0FE1h ;# ">
[; ;pic18f46j13.h: 16424: extern volatile unsigned char FSR1L @ 0xFE1;
"16426
[; ;pic18f46j13.h: 16426: asm("FSR1L equ 0FE1h");
[; <" FSR1L equ 0FE1h ;# ">
[; ;pic18f46j13.h: 16429: typedef union {
[; ;pic18f46j13.h: 16430: struct {
[; ;pic18f46j13.h: 16431: unsigned FSR1L :8;
[; ;pic18f46j13.h: 16432: };
[; ;pic18f46j13.h: 16433: } FSR1Lbits_t;
[; ;pic18f46j13.h: 16434: extern volatile FSR1Lbits_t FSR1Lbits @ 0xFE1;
[; ;pic18f46j13.h: 16444: extern volatile unsigned char FSR1H @ 0xFE2;
"16446
[; ;pic18f46j13.h: 16446: asm("FSR1H equ 0FE2h");
[; <" FSR1H equ 0FE2h ;# ">
[; ;pic18f46j13.h: 16451: extern volatile unsigned char PLUSW1 @ 0xFE3;
"16453
[; ;pic18f46j13.h: 16453: asm("PLUSW1 equ 0FE3h");
[; <" PLUSW1 equ 0FE3h ;# ">
[; ;pic18f46j13.h: 16456: typedef union {
[; ;pic18f46j13.h: 16457: struct {
[; ;pic18f46j13.h: 16458: unsigned PLUSW1 :8;
[; ;pic18f46j13.h: 16459: };
[; ;pic18f46j13.h: 16460: } PLUSW1bits_t;
[; ;pic18f46j13.h: 16461: extern volatile PLUSW1bits_t PLUSW1bits @ 0xFE3;
[; ;pic18f46j13.h: 16471: extern volatile unsigned char PREINC1 @ 0xFE4;
"16473
[; ;pic18f46j13.h: 16473: asm("PREINC1 equ 0FE4h");
[; <" PREINC1 equ 0FE4h ;# ">
[; ;pic18f46j13.h: 16476: typedef union {
[; ;pic18f46j13.h: 16477: struct {
[; ;pic18f46j13.h: 16478: unsigned PREINC1 :8;
[; ;pic18f46j13.h: 16479: };
[; ;pic18f46j13.h: 16480: } PREINC1bits_t;
[; ;pic18f46j13.h: 16481: extern volatile PREINC1bits_t PREINC1bits @ 0xFE4;
[; ;pic18f46j13.h: 16491: extern volatile unsigned char POSTDEC1 @ 0xFE5;
"16493
[; ;pic18f46j13.h: 16493: asm("POSTDEC1 equ 0FE5h");
[; <" POSTDEC1 equ 0FE5h ;# ">
[; ;pic18f46j13.h: 16496: typedef union {
[; ;pic18f46j13.h: 16497: struct {
[; ;pic18f46j13.h: 16498: unsigned POSTDEC1 :8;
[; ;pic18f46j13.h: 16499: };
[; ;pic18f46j13.h: 16500: } POSTDEC1bits_t;
[; ;pic18f46j13.h: 16501: extern volatile POSTDEC1bits_t POSTDEC1bits @ 0xFE5;
[; ;pic18f46j13.h: 16511: extern volatile unsigned char POSTINC1 @ 0xFE6;
"16513
[; ;pic18f46j13.h: 16513: asm("POSTINC1 equ 0FE6h");
[; <" POSTINC1 equ 0FE6h ;# ">
[; ;pic18f46j13.h: 16516: typedef union {
[; ;pic18f46j13.h: 16517: struct {
[; ;pic18f46j13.h: 16518: unsigned POSTINC1 :8;
[; ;pic18f46j13.h: 16519: };
[; ;pic18f46j13.h: 16520: } POSTINC1bits_t;
[; ;pic18f46j13.h: 16521: extern volatile POSTINC1bits_t POSTINC1bits @ 0xFE6;
[; ;pic18f46j13.h: 16531: extern volatile unsigned char INDF1 @ 0xFE7;
"16533
[; ;pic18f46j13.h: 16533: asm("INDF1 equ 0FE7h");
[; <" INDF1 equ 0FE7h ;# ">
[; ;pic18f46j13.h: 16536: typedef union {
[; ;pic18f46j13.h: 16537: struct {
[; ;pic18f46j13.h: 16538: unsigned INDF1 :8;
[; ;pic18f46j13.h: 16539: };
[; ;pic18f46j13.h: 16540: } INDF1bits_t;
[; ;pic18f46j13.h: 16541: extern volatile INDF1bits_t INDF1bits @ 0xFE7;
[; ;pic18f46j13.h: 16551: extern volatile unsigned char WREG @ 0xFE8;
"16553
[; ;pic18f46j13.h: 16553: asm("WREG equ 0FE8h");
[; <" WREG equ 0FE8h ;# ">
[; ;pic18f46j13.h: 16556: typedef union {
[; ;pic18f46j13.h: 16557: struct {
[; ;pic18f46j13.h: 16558: unsigned WREG :8;
[; ;pic18f46j13.h: 16559: };
[; ;pic18f46j13.h: 16560: } WREGbits_t;
[; ;pic18f46j13.h: 16561: extern volatile WREGbits_t WREGbits @ 0xFE8;
[; ;pic18f46j13.h: 16571: extern volatile unsigned short FSR0 @ 0xFE9;
"16573
[; ;pic18f46j13.h: 16573: asm("FSR0 equ 0FE9h");
[; <" FSR0 equ 0FE9h ;# ">
[; ;pic18f46j13.h: 16578: extern volatile unsigned char FSR0L @ 0xFE9;
"16580
[; ;pic18f46j13.h: 16580: asm("FSR0L equ 0FE9h");
[; <" FSR0L equ 0FE9h ;# ">
[; ;pic18f46j13.h: 16583: typedef union {
[; ;pic18f46j13.h: 16584: struct {
[; ;pic18f46j13.h: 16585: unsigned FSR0L :8;
[; ;pic18f46j13.h: 16586: };
[; ;pic18f46j13.h: 16587: } FSR0Lbits_t;
[; ;pic18f46j13.h: 16588: extern volatile FSR0Lbits_t FSR0Lbits @ 0xFE9;
[; ;pic18f46j13.h: 16598: extern volatile unsigned char FSR0H @ 0xFEA;
"16600
[; ;pic18f46j13.h: 16600: asm("FSR0H equ 0FEAh");
[; <" FSR0H equ 0FEAh ;# ">
[; ;pic18f46j13.h: 16605: extern volatile unsigned char PLUSW0 @ 0xFEB;
"16607
[; ;pic18f46j13.h: 16607: asm("PLUSW0 equ 0FEBh");
[; <" PLUSW0 equ 0FEBh ;# ">
[; ;pic18f46j13.h: 16610: typedef union {
[; ;pic18f46j13.h: 16611: struct {
[; ;pic18f46j13.h: 16612: unsigned PLUSW0 :8;
[; ;pic18f46j13.h: 16613: };
[; ;pic18f46j13.h: 16614: } PLUSW0bits_t;
[; ;pic18f46j13.h: 16615: extern volatile PLUSW0bits_t PLUSW0bits @ 0xFEB;
[; ;pic18f46j13.h: 16625: extern volatile unsigned char PREINC0 @ 0xFEC;
"16627
[; ;pic18f46j13.h: 16627: asm("PREINC0 equ 0FECh");
[; <" PREINC0 equ 0FECh ;# ">
[; ;pic18f46j13.h: 16630: typedef union {
[; ;pic18f46j13.h: 16631: struct {
[; ;pic18f46j13.h: 16632: unsigned PREINC0 :8;
[; ;pic18f46j13.h: 16633: };
[; ;pic18f46j13.h: 16634: } PREINC0bits_t;
[; ;pic18f46j13.h: 16635: extern volatile PREINC0bits_t PREINC0bits @ 0xFEC;
[; ;pic18f46j13.h: 16645: extern volatile unsigned char POSTDEC0 @ 0xFED;
"16647
[; ;pic18f46j13.h: 16647: asm("POSTDEC0 equ 0FEDh");
[; <" POSTDEC0 equ 0FEDh ;# ">
[; ;pic18f46j13.h: 16650: typedef union {
[; ;pic18f46j13.h: 16651: struct {
[; ;pic18f46j13.h: 16652: unsigned POSTDEC0 :8;
[; ;pic18f46j13.h: 16653: };
[; ;pic18f46j13.h: 16654: } POSTDEC0bits_t;
[; ;pic18f46j13.h: 16655: extern volatile POSTDEC0bits_t POSTDEC0bits @ 0xFED;
[; ;pic18f46j13.h: 16665: extern volatile unsigned char POSTINC0 @ 0xFEE;
"16667
[; ;pic18f46j13.h: 16667: asm("POSTINC0 equ 0FEEh");
[; <" POSTINC0 equ 0FEEh ;# ">
[; ;pic18f46j13.h: 16670: typedef union {
[; ;pic18f46j13.h: 16671: struct {
[; ;pic18f46j13.h: 16672: unsigned POSTINC0 :8;
[; ;pic18f46j13.h: 16673: };
[; ;pic18f46j13.h: 16674: } POSTINC0bits_t;
[; ;pic18f46j13.h: 16675: extern volatile POSTINC0bits_t POSTINC0bits @ 0xFEE;
[; ;pic18f46j13.h: 16685: extern volatile unsigned char INDF0 @ 0xFEF;
"16687
[; ;pic18f46j13.h: 16687: asm("INDF0 equ 0FEFh");
[; <" INDF0 equ 0FEFh ;# ">
[; ;pic18f46j13.h: 16690: typedef union {
[; ;pic18f46j13.h: 16691: struct {
[; ;pic18f46j13.h: 16692: unsigned INDF0 :8;
[; ;pic18f46j13.h: 16693: };
[; ;pic18f46j13.h: 16694: } INDF0bits_t;
[; ;pic18f46j13.h: 16695: extern volatile INDF0bits_t INDF0bits @ 0xFEF;
[; ;pic18f46j13.h: 16705: extern volatile unsigned char INTCON3 @ 0xFF0;
"16707
[; ;pic18f46j13.h: 16707: asm("INTCON3 equ 0FF0h");
[; <" INTCON3 equ 0FF0h ;# ">
[; ;pic18f46j13.h: 16710: typedef union {
[; ;pic18f46j13.h: 16711: struct {
[; ;pic18f46j13.h: 16712: unsigned INT1IF :1;
[; ;pic18f46j13.h: 16713: unsigned INT2IF :1;
[; ;pic18f46j13.h: 16714: unsigned INT3IF :1;
[; ;pic18f46j13.h: 16715: unsigned INT1IE :1;
[; ;pic18f46j13.h: 16716: unsigned INT2IE :1;
[; ;pic18f46j13.h: 16717: unsigned INT3IE :1;
[; ;pic18f46j13.h: 16718: unsigned INT1IP :1;
[; ;pic18f46j13.h: 16719: unsigned INT2IP :1;
[; ;pic18f46j13.h: 16720: };
[; ;pic18f46j13.h: 16721: struct {
[; ;pic18f46j13.h: 16722: unsigned INT1F :1;
[; ;pic18f46j13.h: 16723: unsigned INT2F :1;
[; ;pic18f46j13.h: 16724: unsigned INT3F :1;
[; ;pic18f46j13.h: 16725: unsigned INT1E :1;
[; ;pic18f46j13.h: 16726: unsigned INT2E :1;
[; ;pic18f46j13.h: 16727: unsigned INT3E :1;
[; ;pic18f46j13.h: 16728: unsigned INT1P :1;
[; ;pic18f46j13.h: 16729: unsigned INT2P :1;
[; ;pic18f46j13.h: 16730: };
[; ;pic18f46j13.h: 16731: } INTCON3bits_t;
[; ;pic18f46j13.h: 16732: extern volatile INTCON3bits_t INTCON3bits @ 0xFF0;
[; ;pic18f46j13.h: 16817: extern volatile unsigned char INTCON2 @ 0xFF1;
"16819
[; ;pic18f46j13.h: 16819: asm("INTCON2 equ 0FF1h");
[; <" INTCON2 equ 0FF1h ;# ">
[; ;pic18f46j13.h: 16822: typedef union {
[; ;pic18f46j13.h: 16823: struct {
[; ;pic18f46j13.h: 16824: unsigned :7;
[; ;pic18f46j13.h: 16825: unsigned NOT_RBPU :1;
[; ;pic18f46j13.h: 16826: };
[; ;pic18f46j13.h: 16827: struct {
[; ;pic18f46j13.h: 16828: unsigned RBIP :1;
[; ;pic18f46j13.h: 16829: unsigned INT3IP :1;
[; ;pic18f46j13.h: 16830: unsigned TMR0IP :1;
[; ;pic18f46j13.h: 16831: unsigned INTEDG3 :1;
[; ;pic18f46j13.h: 16832: unsigned INTEDG2 :1;
[; ;pic18f46j13.h: 16833: unsigned INTEDG1 :1;
[; ;pic18f46j13.h: 16834: unsigned INTEDG0 :1;
[; ;pic18f46j13.h: 16835: unsigned nRBPU :1;
[; ;pic18f46j13.h: 16836: };
[; ;pic18f46j13.h: 16837: struct {
[; ;pic18f46j13.h: 16838: unsigned :1;
[; ;pic18f46j13.h: 16839: unsigned INT3P :1;
[; ;pic18f46j13.h: 16840: unsigned T0IP :1;
[; ;pic18f46j13.h: 16841: unsigned :4;
[; ;pic18f46j13.h: 16842: unsigned RBPU :1;
[; ;pic18f46j13.h: 16843: };
[; ;pic18f46j13.h: 16844: } INTCON2bits_t;
[; ;pic18f46j13.h: 16845: extern volatile INTCON2bits_t INTCON2bits @ 0xFF1;
[; ;pic18f46j13.h: 16910: extern volatile unsigned char INTCON @ 0xFF2;
"16912
[; ;pic18f46j13.h: 16912: asm("INTCON equ 0FF2h");
[; <" INTCON equ 0FF2h ;# ">
[; ;pic18f46j13.h: 16915: typedef union {
[; ;pic18f46j13.h: 16916: struct {
[; ;pic18f46j13.h: 16917: unsigned RBIF :1;
[; ;pic18f46j13.h: 16918: unsigned INT0IF :1;
[; ;pic18f46j13.h: 16919: unsigned TMR0IF :1;
[; ;pic18f46j13.h: 16920: unsigned RBIE :1;
[; ;pic18f46j13.h: 16921: unsigned INT0IE :1;
[; ;pic18f46j13.h: 16922: unsigned TMR0IE :1;
[; ;pic18f46j13.h: 16923: unsigned PEIE_GIEL :1;
[; ;pic18f46j13.h: 16924: unsigned GIE_GIEH :1;
[; ;pic18f46j13.h: 16925: };
[; ;pic18f46j13.h: 16926: struct {
[; ;pic18f46j13.h: 16927: unsigned :1;
[; ;pic18f46j13.h: 16928: unsigned INT0F :1;
[; ;pic18f46j13.h: 16929: unsigned T0IF :1;
[; ;pic18f46j13.h: 16930: unsigned :1;
[; ;pic18f46j13.h: 16931: unsigned INT0E :1;
[; ;pic18f46j13.h: 16932: unsigned T0IE :1;
[; ;pic18f46j13.h: 16933: unsigned PEIE :1;
[; ;pic18f46j13.h: 16934: unsigned GIE :1;
[; ;pic18f46j13.h: 16935: };
[; ;pic18f46j13.h: 16936: struct {
[; ;pic18f46j13.h: 16937: unsigned :6;
[; ;pic18f46j13.h: 16938: unsigned GIEL :1;
[; ;pic18f46j13.h: 16939: unsigned GIEH :1;
[; ;pic18f46j13.h: 16940: };
[; ;pic18f46j13.h: 16941: } INTCONbits_t;
[; ;pic18f46j13.h: 16942: extern volatile INTCONbits_t INTCONbits @ 0xFF2;
[; ;pic18f46j13.h: 17027: extern volatile unsigned short PROD @ 0xFF3;
"17029
[; ;pic18f46j13.h: 17029: asm("PROD equ 0FF3h");
[; <" PROD equ 0FF3h ;# ">
[; ;pic18f46j13.h: 17034: extern volatile unsigned char PRODL @ 0xFF3;
"17036
[; ;pic18f46j13.h: 17036: asm("PRODL equ 0FF3h");
[; <" PRODL equ 0FF3h ;# ">
[; ;pic18f46j13.h: 17039: typedef union {
[; ;pic18f46j13.h: 17040: struct {
[; ;pic18f46j13.h: 17041: unsigned PRODL :8;
[; ;pic18f46j13.h: 17042: };
[; ;pic18f46j13.h: 17043: } PRODLbits_t;
[; ;pic18f46j13.h: 17044: extern volatile PRODLbits_t PRODLbits @ 0xFF3;
[; ;pic18f46j13.h: 17054: extern volatile unsigned char PRODH @ 0xFF4;
"17056
[; ;pic18f46j13.h: 17056: asm("PRODH equ 0FF4h");
[; <" PRODH equ 0FF4h ;# ">
[; ;pic18f46j13.h: 17059: typedef union {
[; ;pic18f46j13.h: 17060: struct {
[; ;pic18f46j13.h: 17061: unsigned PRODH :8;
[; ;pic18f46j13.h: 17062: };
[; ;pic18f46j13.h: 17063: } PRODHbits_t;
[; ;pic18f46j13.h: 17064: extern volatile PRODHbits_t PRODHbits @ 0xFF4;
[; ;pic18f46j13.h: 17074: extern volatile unsigned char TABLAT @ 0xFF5;
"17076
[; ;pic18f46j13.h: 17076: asm("TABLAT equ 0FF5h");
[; <" TABLAT equ 0FF5h ;# ">
[; ;pic18f46j13.h: 17079: typedef union {
[; ;pic18f46j13.h: 17080: struct {
[; ;pic18f46j13.h: 17081: unsigned TABLAT :8;
[; ;pic18f46j13.h: 17082: };
[; ;pic18f46j13.h: 17083: } TABLATbits_t;
[; ;pic18f46j13.h: 17084: extern volatile TABLATbits_t TABLATbits @ 0xFF5;
[; ;pic18f46j13.h: 17095: extern volatile unsigned short long TBLPTR @ 0xFF6;
"17098
[; ;pic18f46j13.h: 17098: asm("TBLPTR equ 0FF6h");
[; <" TBLPTR equ 0FF6h ;# ">
[; ;pic18f46j13.h: 17103: extern volatile unsigned char TBLPTRL @ 0xFF6;
"17105
[; ;pic18f46j13.h: 17105: asm("TBLPTRL equ 0FF6h");
[; <" TBLPTRL equ 0FF6h ;# ">
[; ;pic18f46j13.h: 17108: typedef union {
[; ;pic18f46j13.h: 17109: struct {
[; ;pic18f46j13.h: 17110: unsigned TBLPTRL :8;
[; ;pic18f46j13.h: 17111: };
[; ;pic18f46j13.h: 17112: } TBLPTRLbits_t;
[; ;pic18f46j13.h: 17113: extern volatile TBLPTRLbits_t TBLPTRLbits @ 0xFF6;
[; ;pic18f46j13.h: 17123: extern volatile unsigned char TBLPTRH @ 0xFF7;
"17125
[; ;pic18f46j13.h: 17125: asm("TBLPTRH equ 0FF7h");
[; <" TBLPTRH equ 0FF7h ;# ">
[; ;pic18f46j13.h: 17128: typedef union {
[; ;pic18f46j13.h: 17129: struct {
[; ;pic18f46j13.h: 17130: unsigned TBLPTRH :8;
[; ;pic18f46j13.h: 17131: };
[; ;pic18f46j13.h: 17132: } TBLPTRHbits_t;
[; ;pic18f46j13.h: 17133: extern volatile TBLPTRHbits_t TBLPTRHbits @ 0xFF7;
[; ;pic18f46j13.h: 17143: extern volatile unsigned char TBLPTRU @ 0xFF8;
"17145
[; ;pic18f46j13.h: 17145: asm("TBLPTRU equ 0FF8h");
[; <" TBLPTRU equ 0FF8h ;# ">
[; ;pic18f46j13.h: 17151: extern volatile unsigned short long PCLAT @ 0xFF9;
"17154
[; ;pic18f46j13.h: 17154: asm("PCLAT equ 0FF9h");
[; <" PCLAT equ 0FF9h ;# ">
[; ;pic18f46j13.h: 17158: extern volatile unsigned short long PC @ 0xFF9;
"17161
[; ;pic18f46j13.h: 17161: asm("PC equ 0FF9h");
[; <" PC equ 0FF9h ;# ">
[; ;pic18f46j13.h: 17166: extern volatile unsigned char PCL @ 0xFF9;
"17168
[; ;pic18f46j13.h: 17168: asm("PCL equ 0FF9h");
[; <" PCL equ 0FF9h ;# ">
[; ;pic18f46j13.h: 17171: typedef union {
[; ;pic18f46j13.h: 17172: struct {
[; ;pic18f46j13.h: 17173: unsigned PCL :8;
[; ;pic18f46j13.h: 17174: };
[; ;pic18f46j13.h: 17175: } PCLbits_t;
[; ;pic18f46j13.h: 17176: extern volatile PCLbits_t PCLbits @ 0xFF9;
[; ;pic18f46j13.h: 17186: extern volatile unsigned char PCLATH @ 0xFFA;
"17188
[; ;pic18f46j13.h: 17188: asm("PCLATH equ 0FFAh");
[; <" PCLATH equ 0FFAh ;# ">
[; ;pic18f46j13.h: 17191: typedef union {
[; ;pic18f46j13.h: 17192: struct {
[; ;pic18f46j13.h: 17193: unsigned PCH :8;
[; ;pic18f46j13.h: 17194: };
[; ;pic18f46j13.h: 17195: } PCLATHbits_t;
[; ;pic18f46j13.h: 17196: extern volatile PCLATHbits_t PCLATHbits @ 0xFFA;
[; ;pic18f46j13.h: 17206: extern volatile unsigned char PCLATU @ 0xFFB;
"17208
[; ;pic18f46j13.h: 17208: asm("PCLATU equ 0FFBh");
[; <" PCLATU equ 0FFBh ;# ">
[; ;pic18f46j13.h: 17213: extern volatile unsigned char STKPTR @ 0xFFC;
"17215
[; ;pic18f46j13.h: 17215: asm("STKPTR equ 0FFCh");
[; <" STKPTR equ 0FFCh ;# ">
[; ;pic18f46j13.h: 17218: typedef union {
[; ;pic18f46j13.h: 17219: struct {
[; ;pic18f46j13.h: 17220: unsigned STKPTR :5;
[; ;pic18f46j13.h: 17221: unsigned :1;
[; ;pic18f46j13.h: 17222: unsigned STKUNF :1;
[; ;pic18f46j13.h: 17223: unsigned STKFUL :1;
[; ;pic18f46j13.h: 17224: };
[; ;pic18f46j13.h: 17225: struct {
[; ;pic18f46j13.h: 17226: unsigned SP0 :1;
[; ;pic18f46j13.h: 17227: unsigned SP1 :1;
[; ;pic18f46j13.h: 17228: unsigned SP2 :1;
[; ;pic18f46j13.h: 17229: unsigned SP3 :1;
[; ;pic18f46j13.h: 17230: unsigned SP4 :1;
[; ;pic18f46j13.h: 17231: unsigned :2;
[; ;pic18f46j13.h: 17232: unsigned STKOVF :1;
[; ;pic18f46j13.h: 17233: };
[; ;pic18f46j13.h: 17234: } STKPTRbits_t;
[; ;pic18f46j13.h: 17235: extern volatile STKPTRbits_t STKPTRbits @ 0xFFC;
[; ;pic18f46j13.h: 17286: extern volatile unsigned short long TOS @ 0xFFD;
"17289
[; ;pic18f46j13.h: 17289: asm("TOS equ 0FFDh");
[; <" TOS equ 0FFDh ;# ">
[; ;pic18f46j13.h: 17294: extern volatile unsigned char TOSL @ 0xFFD;
"17296
[; ;pic18f46j13.h: 17296: asm("TOSL equ 0FFDh");
[; <" TOSL equ 0FFDh ;# ">
[; ;pic18f46j13.h: 17299: typedef union {
[; ;pic18f46j13.h: 17300: struct {
[; ;pic18f46j13.h: 17301: unsigned TOSL :8;
[; ;pic18f46j13.h: 17302: };
[; ;pic18f46j13.h: 17303: } TOSLbits_t;
[; ;pic18f46j13.h: 17304: extern volatile TOSLbits_t TOSLbits @ 0xFFD;
[; ;pic18f46j13.h: 17314: extern volatile unsigned char TOSH @ 0xFFE;
"17316
[; ;pic18f46j13.h: 17316: asm("TOSH equ 0FFEh");
[; <" TOSH equ 0FFEh ;# ">
[; ;pic18f46j13.h: 17319: typedef union {
[; ;pic18f46j13.h: 17320: struct {
[; ;pic18f46j13.h: 17321: unsigned TOSH :8;
[; ;pic18f46j13.h: 17322: };
[; ;pic18f46j13.h: 17323: } TOSHbits_t;
[; ;pic18f46j13.h: 17324: extern volatile TOSHbits_t TOSHbits @ 0xFFE;
[; ;pic18f46j13.h: 17334: extern volatile unsigned char TOSU @ 0xFFF;
"17336
[; ;pic18f46j13.h: 17336: asm("TOSU equ 0FFFh");
[; <" TOSU equ 0FFFh ;# ">
[; ;pic18f46j13.h: 17346: extern volatile __bit ABDEN1 @ (((unsigned) &BAUDCON1)*8) + 0;
[; ;pic18f46j13.h: 17348: extern volatile __bit ABDEN2 @ (((unsigned) &BAUDCON2)*8) + 0;
[; ;pic18f46j13.h: 17350: extern volatile __bit ABDOVF1 @ (((unsigned) &BAUDCON1)*8) + 7;
[; ;pic18f46j13.h: 17352: extern volatile __bit ABDOVF2 @ (((unsigned) &BAUDCON2)*8) + 7;
[; ;pic18f46j13.h: 17354: extern volatile __bit ACKDT1 @ (((unsigned) &SSP1CON2)*8) + 5;
[; ;pic18f46j13.h: 17356: extern volatile __bit ACKDT2 @ (((unsigned) &SSP2CON2)*8) + 5;
[; ;pic18f46j13.h: 17358: extern volatile __bit ACKEN1 @ (((unsigned) &SSP1CON2)*8) + 4;
[; ;pic18f46j13.h: 17360: extern volatile __bit ACKEN2 @ (((unsigned) &SSP2CON2)*8) + 4;
[; ;pic18f46j13.h: 17362: extern volatile __bit ACKSTAT1 @ (((unsigned) &SSP1CON2)*8) + 6;
[; ;pic18f46j13.h: 17364: extern volatile __bit ACKSTAT2 @ (((unsigned) &SSP2CON2)*8) + 6;
[; ;pic18f46j13.h: 17366: extern volatile __bit ACQT0 @ (((unsigned) &ADCON1)*8) + 3;
[; ;pic18f46j13.h: 17368: extern volatile __bit ACQT1 @ (((unsigned) &ADCON1)*8) + 4;
[; ;pic18f46j13.h: 17370: extern volatile __bit ACQT2 @ (((unsigned) &ADCON1)*8) + 5;
[; ;pic18f46j13.h: 17372: extern volatile __bit __attribute__((__deprecated__)) ADCAL @ (((unsigned) &ADCON1)*8) + 6;
[; ;pic18f46j13.h: 17374: extern volatile __bit ADCMD @ (((unsigned) &PMDIS0)*8) + 0;
[; ;pic18f46j13.h: 17376: extern volatile __bit ADCS0 @ (((unsigned) &ADCON1)*8) + 0;
[; ;pic18f46j13.h: 17378: extern volatile __bit ADCS1 @ (((unsigned) &ADCON1)*8) + 1;
[; ;pic18f46j13.h: 17380: extern volatile __bit ADCS2 @ (((unsigned) &ADCON1)*8) + 2;
[; ;pic18f46j13.h: 17382: extern volatile __bit ADDEN1 @ (((unsigned) &RCSTA1)*8) + 3;
[; ;pic18f46j13.h: 17384: extern volatile __bit ADDEN2 @ (((unsigned) &RCSTA2)*8) + 3;
[; ;pic18f46j13.h: 17386: extern volatile __bit ADEN @ (((unsigned) &RCSTA1)*8) + 3;
[; ;pic18f46j13.h: 17388: extern volatile __bit ADFM @ (((unsigned) &ADCON1)*8) + 7;
[; ;pic18f46j13.h: 17390: extern volatile __bit ADIE @ (((unsigned) &PIE1)*8) + 6;
[; ;pic18f46j13.h: 17392: extern volatile __bit ADIF @ (((unsigned) &PIR1)*8) + 6;
[; ;pic18f46j13.h: 17394: extern volatile __bit ADIP @ (((unsigned) &IPR1)*8) + 6;
[; ;pic18f46j13.h: 17396: extern volatile __bit ADMSK11 @ (((unsigned) &SSP1CON2)*8) + 1;
[; ;pic18f46j13.h: 17398: extern volatile __bit ADMSK12 @ (((unsigned) &SSP2CON2)*8) + 1;
[; ;pic18f46j13.h: 17400: extern volatile __bit ADMSK21 @ (((unsigned) &SSP1CON2)*8) + 2;
[; ;pic18f46j13.h: 17402: extern volatile __bit ADMSK22 @ (((unsigned) &SSP2CON2)*8) + 2;
[; ;pic18f46j13.h: 17404: extern volatile __bit ADMSK31 @ (((unsigned) &SSP1CON2)*8) + 3;
[; ;pic18f46j13.h: 17406: extern volatile __bit ADMSK32 @ (((unsigned) &SSP2CON2)*8) + 3;
[; ;pic18f46j13.h: 17408: extern volatile __bit ADMSK41 @ (((unsigned) &SSP1CON2)*8) + 4;
[; ;pic18f46j13.h: 17410: extern volatile __bit ADMSK42 @ (((unsigned) &SSP2CON2)*8) + 4;
[; ;pic18f46j13.h: 17412: extern volatile __bit ADMSK51 @ (((unsigned) &SSP1CON2)*8) + 5;
[; ;pic18f46j13.h: 17414: extern volatile __bit ADMSK52 @ (((unsigned) &SSP2CON2)*8) + 5;
[; ;pic18f46j13.h: 17416: extern volatile __bit ADON @ (((unsigned) &ADCON0)*8) + 0;
[; ;pic18f46j13.h: 17418: extern volatile __bit ADRMUX0 @ (((unsigned) &PMCONH)*8) + 3;
[; ;pic18f46j13.h: 17420: extern volatile __bit ADRMUX1 @ (((unsigned) &PMCONH)*8) + 4;
[; ;pic18f46j13.h: 17422: extern volatile __bit ALP @ (((unsigned) &PMCONL)*8) + 5;
[; ;pic18f46j13.h: 17424: extern volatile __bit ALRMEN @ (((unsigned) &ALRMCFG)*8) + 7;
[; ;pic18f46j13.h: 17426: extern volatile __bit ALRMPTR0 @ (((unsigned) &ALRMCFG)*8) + 0;
[; ;pic18f46j13.h: 17428: extern volatile __bit ALRMPTR1 @ (((unsigned) &ALRMCFG)*8) + 1;
[; ;pic18f46j13.h: 17430: extern volatile __bit AMASK0 @ (((unsigned) &ALRMCFG)*8) + 2;
[; ;pic18f46j13.h: 17432: extern volatile __bit AMASK1 @ (((unsigned) &ALRMCFG)*8) + 3;
[; ;pic18f46j13.h: 17434: extern volatile __bit AMASK2 @ (((unsigned) &ALRMCFG)*8) + 4;
[; ;pic18f46j13.h: 17436: extern volatile __bit AMASK3 @ (((unsigned) &ALRMCFG)*8) + 5;
[; ;pic18f46j13.h: 17438: extern volatile __bit AN0 @ (((unsigned) &PORTA)*8) + 0;
[; ;pic18f46j13.h: 17440: extern volatile __bit AN1 @ (((unsigned) &PORTA)*8) + 1;
[; ;pic18f46j13.h: 17442: extern volatile __bit AN10 @ (((unsigned) &PORTB)*8) + 1;
[; ;pic18f46j13.h: 17444: extern volatile __bit AN11 @ (((unsigned) &PORTC)*8) + 2;
[; ;pic18f46j13.h: 17446: extern volatile __bit AN12 @ (((unsigned) &PORTB)*8) + 0;
[; ;pic18f46j13.h: 17448: extern volatile __bit AN2 @ (((unsigned) &PORTA)*8) + 2;
[; ;pic18f46j13.h: 17450: extern volatile __bit AN3 @ (((unsigned) &PORTA)*8) + 3;
[; ;pic18f46j13.h: 17452: extern volatile __bit AN4 @ (((unsigned) &PORTA)*8) + 5;
[; ;pic18f46j13.h: 17454: extern volatile __bit AN5 @ (((unsigned) &PORTE)*8) + 0;
[; ;pic18f46j13.h: 17456: extern volatile __bit AN6 @ (((unsigned) &PORTE)*8) + 1;
[; ;pic18f46j13.h: 17458: extern volatile __bit AN7 @ (((unsigned) &PORTE)*8) + 2;
[; ;pic18f46j13.h: 17460: extern volatile __bit AN8 @ (((unsigned) &PORTB)*8) + 2;
[; ;pic18f46j13.h: 17462: extern volatile __bit AN9 @ (((unsigned) &PORTB)*8) + 3;
[; ;pic18f46j13.h: 17464: extern volatile __bit ARPT0 @ (((unsigned) &ALRMRPT)*8) + 0;
[; ;pic18f46j13.h: 17466: extern volatile __bit ARPT1 @ (((unsigned) &ALRMRPT)*8) + 1;
[; ;pic18f46j13.h: 17468: extern volatile __bit ARPT2 @ (((unsigned) &ALRMRPT)*8) + 2;
[; ;pic18f46j13.h: 17470: extern volatile __bit ARPT3 @ (((unsigned) &ALRMRPT)*8) + 3;
[; ;pic18f46j13.h: 17472: extern volatile __bit ARPT4 @ (((unsigned) &ALRMRPT)*8) + 4;
[; ;pic18f46j13.h: 17474: extern volatile __bit ARPT5 @ (((unsigned) &ALRMRPT)*8) + 5;
[; ;pic18f46j13.h: 17476: extern volatile __bit ARPT6 @ (((unsigned) &ALRMRPT)*8) + 6;
[; ;pic18f46j13.h: 17478: extern volatile __bit ARPT7 @ (((unsigned) &ALRMRPT)*8) + 7;
[; ;pic18f46j13.h: 17480: extern volatile __bit BCL1IE @ (((unsigned) &PIE2)*8) + 3;
[; ;pic18f46j13.h: 17482: extern volatile __bit BCL1IF @ (((unsigned) &PIR2)*8) + 3;
[; ;pic18f46j13.h: 17484: extern volatile __bit BCL1IP @ (((unsigned) &IPR2)*8) + 3;
[; ;pic18f46j13.h: 17486: extern volatile __bit BCL2IE @ (((unsigned) &PIE3)*8) + 6;
[; ;pic18f46j13.h: 17488: extern volatile __bit BCL2IF @ (((unsigned) &PIR3)*8) + 6;
[; ;pic18f46j13.h: 17490: extern volatile __bit BCL2IP @ (((unsigned) &IPR3)*8) + 6;
[; ;pic18f46j13.h: 17492: extern volatile __bit BCLIE @ (((unsigned) &PIE2)*8) + 3;
[; ;pic18f46j13.h: 17494: extern volatile __bit BCLIF @ (((unsigned) &PIR2)*8) + 3;
[; ;pic18f46j13.h: 17496: extern volatile __bit BCLIP @ (((unsigned) &IPR2)*8) + 3;
[; ;pic18f46j13.h: 17498: extern volatile __bit BEP @ (((unsigned) &PMCONL)*8) + 2;
[; ;pic18f46j13.h: 17500: extern volatile __bit BF1 @ (((unsigned) &SSP1STAT)*8) + 0;
[; ;pic18f46j13.h: 17502: extern volatile __bit BF2 @ (((unsigned) &SSP2STAT)*8) + 0;
[; ;pic18f46j13.h: 17504: extern volatile __bit BGVST @ (((unsigned) &HLVDCON)*8) + 6;
[; ;pic18f46j13.h: 17506: extern volatile __bit BOR @ (((unsigned) &RCON)*8) + 0;
[; ;pic18f46j13.h: 17508: extern volatile __bit BRG161 @ (((unsigned) &BAUDCON1)*8) + 3;
[; ;pic18f46j13.h: 17510: extern volatile __bit BRG162 @ (((unsigned) &BAUDCON2)*8) + 3;
[; ;pic18f46j13.h: 17512: extern volatile __bit BRGH1 @ (((unsigned) &TXSTA1)*8) + 2;
[; ;pic18f46j13.h: 17514: extern volatile __bit BRGH2 @ (((unsigned) &TXSTA2)*8) + 2;
[; ;pic18f46j13.h: 17516: extern volatile __bit BUSY @ (((unsigned) &PMMODEH)*8) + 7;
[; ;pic18f46j13.h: 17518: extern volatile __bit C10TSEL0 @ (((unsigned) &CCPTMRS2)*8) + 4;
[; ;pic18f46j13.h: 17520: extern volatile __bit C1CH0 @ (((unsigned) &CM1CON)*8) + 0;
[; ;pic18f46j13.h: 17522: extern volatile __bit C1CH1 @ (((unsigned) &CM1CON)*8) + 1;
[; ;pic18f46j13.h: 17524: extern volatile __bit C1INA @ (((unsigned) &PORTA)*8) + 0;
[; ;pic18f46j13.h: 17526: extern volatile __bit C1INB @ (((unsigned) &PORTA)*8) + 3;
[; ;pic18f46j13.h: 17528: extern volatile __bit C1INC @ (((unsigned) &PORTA)*8) + 5;
[; ;pic18f46j13.h: 17530: extern volatile __bit C1IND @ (((unsigned) &PORTA)*8) + 2;
[; ;pic18f46j13.h: 17532: extern volatile __bit C1TSEL0 @ (((unsigned) &CCPTMRS0)*8) + 0;
[; ;pic18f46j13.h: 17534: extern volatile __bit C1TSEL1 @ (((unsigned) &CCPTMRS0)*8) + 1;
[; ;pic18f46j13.h: 17536: extern volatile __bit C1TSEL2 @ (((unsigned) &CCPTMRS0)*8) + 2;
[; ;pic18f46j13.h: 17538: extern volatile __bit C2INA @ (((unsigned) &PORTA)*8) + 1;
[; ;pic18f46j13.h: 17540: extern volatile __bit C2INB @ (((unsigned) &PORTA)*8) + 2;
[; ;pic18f46j13.h: 17542: extern volatile __bit C2INC @ (((unsigned) &PORTB)*8) + 2;
[; ;pic18f46j13.h: 17544: extern volatile __bit C2IND @ (((unsigned) &PORTC)*8) + 2;
[; ;pic18f46j13.h: 17546: extern volatile __bit C2TSEL0 @ (((unsigned) &CCPTMRS0)*8) + 3;
[; ;pic18f46j13.h: 17548: extern volatile __bit C2TSEL1 @ (((unsigned) &CCPTMRS0)*8) + 4;
[; ;pic18f46j13.h: 17550: extern volatile __bit C2TSEL2 @ (((unsigned) &CCPTMRS0)*8) + 5;
[; ;pic18f46j13.h: 17552: extern volatile __bit C3INA @ (((unsigned) &PORTB)*8) + 3;
[; ;pic18f46j13.h: 17554: extern volatile __bit C3INB @ (((unsigned) &PORTA)*8) + 2;
[; ;pic18f46j13.h: 17556: extern volatile __bit C3INC @ (((unsigned) &PORTB)*8) + 1;
[; ;pic18f46j13.h: 17558: extern volatile __bit C3IND @ (((unsigned) &PORTB)*8) + 0;
[; ;pic18f46j13.h: 17560: extern volatile __bit C3TSEL0 @ (((unsigned) &CCPTMRS0)*8) + 6;
[; ;pic18f46j13.h: 17562: extern volatile __bit C3TSEL1 @ (((unsigned) &CCPTMRS0)*8) + 7;
[; ;pic18f46j13.h: 17564: extern volatile __bit C4TSEL0 @ (((unsigned) &CCPTMRS1)*8) + 0;
[; ;pic18f46j13.h: 17566: extern volatile __bit C4TSEL1 @ (((unsigned) &CCPTMRS1)*8) + 1;
[; ;pic18f46j13.h: 17568: extern volatile __bit C5TSEL0 @ (((unsigned) &CCPTMRS1)*8) + 2;
[; ;pic18f46j13.h: 17570: extern volatile __bit C6TSEL0 @ (((unsigned) &CCPTMRS1)*8) + 4;
[; ;pic18f46j13.h: 17572: extern volatile __bit C7TSEL0 @ (((unsigned) &CCPTMRS1)*8) + 6;
[; ;pic18f46j13.h: 17574: extern volatile __bit C7TSEL1 @ (((unsigned) &CCPTMRS1)*8) + 7;
[; ;pic18f46j13.h: 17576: extern volatile __bit C8TSEL0 @ (((unsigned) &CCPTMRS2)*8) + 0;
[; ;pic18f46j13.h: 17578: extern volatile __bit C8TSEL1 @ (((unsigned) &CCPTMRS2)*8) + 1;
[; ;pic18f46j13.h: 17580: extern volatile __bit C9TSEL0 @ (((unsigned) &CCPTMRS2)*8) + 2;
[; ;pic18f46j13.h: 17582: extern volatile __bit CAL0 @ (((unsigned) &RTCCAL)*8) + 0;
[; ;pic18f46j13.h: 17584: extern volatile __bit CAL1 @ (((unsigned) &RTCCAL)*8) + 1;
[; ;pic18f46j13.h: 17586: extern volatile __bit CAL2 @ (((unsigned) &RTCCAL)*8) + 2;
[; ;pic18f46j13.h: 17588: extern volatile __bit CAL3 @ (((unsigned) &RTCCAL)*8) + 3;
[; ;pic18f46j13.h: 17590: extern volatile __bit CAL4 @ (((unsigned) &RTCCAL)*8) + 4;
[; ;pic18f46j13.h: 17592: extern volatile __bit CAL5 @ (((unsigned) &RTCCAL)*8) + 5;
[; ;pic18f46j13.h: 17594: extern volatile __bit CAL6 @ (((unsigned) &RTCCAL)*8) + 6;
[; ;pic18f46j13.h: 17596: extern volatile __bit CAL7 @ (((unsigned) &RTCCAL)*8) + 7;
[; ;pic18f46j13.h: 17598: extern volatile __bit CARRY @ (((unsigned) &STATUS)*8) + 0;
[; ;pic18f46j13.h: 17600: extern volatile __bit CCH01 @ (((unsigned) &CM1CON)*8) + 0;
[; ;pic18f46j13.h: 17602: extern volatile __bit CCH02 @ (((unsigned) &CM2CON)*8) + 0;
[; ;pic18f46j13.h: 17604: extern volatile __bit CCH03 @ (((unsigned) &CM3CON)*8) + 0;
[; ;pic18f46j13.h: 17606: extern volatile __bit CCH05 @ (((unsigned) &IPR5)*8) + 0;
[; ;pic18f46j13.h: 17608: extern volatile __bit CCH11 @ (((unsigned) &CM1CON)*8) + 1;
[; ;pic18f46j13.h: 17610: extern volatile __bit CCH12 @ (((unsigned) &CM2CON)*8) + 1;
[; ;pic18f46j13.h: 17612: extern volatile __bit CCH13 @ (((unsigned) &CM3CON)*8) + 1;
[; ;pic18f46j13.h: 17614: extern volatile __bit CCH15 @ (((unsigned) &IPR5)*8) + 1;
[; ;pic18f46j13.h: 17616: extern volatile __bit CCIP3IP @ (((unsigned) &IPR4)*8) + 0;
[; ;pic18f46j13.h: 17618: extern volatile __bit __attribute__((__deprecated__)) CCP10 @ (((unsigned) &PORTC)*8) + 7;
[; ;pic18f46j13.h: 17620: extern volatile __bit CCP10IE @ (((unsigned) &PIE4)*8) + 7;
[; ;pic18f46j13.h: 17622: extern volatile __bit CCP10IF @ (((unsigned) &PIR4)*8) + 7;
[; ;pic18f46j13.h: 17624: extern volatile __bit CCP10IP @ (((unsigned) &IPR4)*8) + 7;
[; ;pic18f46j13.h: 17626: extern volatile __bit CCP10M0 @ (((unsigned) &CCP10CON)*8) + 0;
[; ;pic18f46j13.h: 17628: extern volatile __bit CCP10M1 @ (((unsigned) &CCP10CON)*8) + 1;
[; ;pic18f46j13.h: 17630: extern volatile __bit CCP10M2 @ (((unsigned) &CCP10CON)*8) + 2;
[; ;pic18f46j13.h: 17632: extern volatile __bit CCP10M3 @ (((unsigned) &CCP10CON)*8) + 3;
[; ;pic18f46j13.h: 17634: extern volatile __bit CCP10MD @ (((unsigned) &PMDIS3)*8) + 7;
[; ;pic18f46j13.h: 17636: extern volatile __bit CCP10OD @ (((unsigned) &ODCON2)*8) + 3;
[; ;pic18f46j13.h: 17638: extern volatile __bit CCP1IE @ (((unsigned) &PIE1)*8) + 2;
[; ;pic18f46j13.h: 17640: extern volatile __bit CCP1IF @ (((unsigned) &PIR1)*8) + 2;
[; ;pic18f46j13.h: 17642: extern volatile __bit CCP1IP @ (((unsigned) &IPR1)*8) + 2;
[; ;pic18f46j13.h: 17644: extern volatile __bit CCP1M0 @ (((unsigned) &CCP1CON)*8) + 0;
[; ;pic18f46j13.h: 17646: extern volatile __bit CCP1M1 @ (((unsigned) &CCP1CON)*8) + 1;
[; ;pic18f46j13.h: 17648: extern volatile __bit CCP1M2 @ (((unsigned) &CCP1CON)*8) + 2;
[; ;pic18f46j13.h: 17650: extern volatile __bit CCP1M3 @ (((unsigned) &CCP1CON)*8) + 3;
[; ;pic18f46j13.h: 17652: extern volatile __bit CCP1X @ (((unsigned) &CCP1CON)*8) + 5;
[; ;pic18f46j13.h: 17654: extern volatile __bit CCP1Y @ (((unsigned) &CCP1CON)*8) + 4;
[; ;pic18f46j13.h: 17656: extern volatile __bit CCP2 @ (((unsigned) &PORTC)*8) + 1;
[; ;pic18f46j13.h: 17658: extern volatile __bit CCP2IE @ (((unsigned) &PIE2)*8) + 0;
[; ;pic18f46j13.h: 17660: extern volatile __bit CCP2IF @ (((unsigned) &PIR2)*8) + 0;
[; ;pic18f46j13.h: 17662: extern volatile __bit CCP2IP @ (((unsigned) &IPR2)*8) + 0;
[; ;pic18f46j13.h: 17664: extern volatile __bit CCP2M0 @ (((unsigned) &CCP2CON)*8) + 0;
[; ;pic18f46j13.h: 17666: extern volatile __bit CCP2M1 @ (((unsigned) &CCP2CON)*8) + 1;
[; ;pic18f46j13.h: 17668: extern volatile __bit CCP2M2 @ (((unsigned) &CCP2CON)*8) + 2;
[; ;pic18f46j13.h: 17670: extern volatile __bit CCP2M3 @ (((unsigned) &CCP2CON)*8) + 3;
[; ;pic18f46j13.h: 17672: extern volatile __bit CCP2X @ (((unsigned) &CCP2CON)*8) + 5;
[; ;pic18f46j13.h: 17674: extern volatile __bit CCP2Y @ (((unsigned) &CCP2CON)*8) + 4;
[; ;pic18f46j13.h: 17676: extern volatile __bit CCP2_PA2 @ (((unsigned) &PORTB)*8) + 3;
[; ;pic18f46j13.h: 17678: extern volatile __bit CCP3IE @ (((unsigned) &PIE4)*8) + 0;
[; ;pic18f46j13.h: 17680: extern volatile __bit CCP3IF @ (((unsigned) &PIR4)*8) + 0;
[; ;pic18f46j13.h: 17682: extern volatile __bit CCP3IP @ (((unsigned) &IPR4)*8) + 0;
[; ;pic18f46j13.h: 17684: extern volatile __bit CCP3M0 @ (((unsigned) &CCP3CON)*8) + 0;
[; ;pic18f46j13.h: 17686: extern volatile __bit CCP3M1 @ (((unsigned) &CCP3CON)*8) + 1;
[; ;pic18f46j13.h: 17688: extern volatile __bit CCP3M2 @ (((unsigned) &CCP3CON)*8) + 2;
[; ;pic18f46j13.h: 17690: extern volatile __bit CCP3M3 @ (((unsigned) &CCP3CON)*8) + 3;
[; ;pic18f46j13.h: 17692: extern volatile __bit CCP4 @ (((unsigned) &PORTB)*8) + 4;
[; ;pic18f46j13.h: 17694: extern volatile __bit CCP4IE @ (((unsigned) &PIE4)*8) + 1;
[; ;pic18f46j13.h: 17696: extern volatile __bit CCP4IF @ (((unsigned) &PIR4)*8) + 1;
[; ;pic18f46j13.h: 17698: extern volatile __bit CCP4IP @ (((unsigned) &IPR4)*8) + 1;
[; ;pic18f46j13.h: 17700: extern volatile __bit CCP4M0 @ (((unsigned) &CCP4CON)*8) + 0;
[; ;pic18f46j13.h: 17702: extern volatile __bit CCP4M1 @ (((unsigned) &CCP4CON)*8) + 1;
[; ;pic18f46j13.h: 17704: extern volatile __bit CCP4M2 @ (((unsigned) &CCP4CON)*8) + 2;
[; ;pic18f46j13.h: 17706: extern volatile __bit CCP4M3 @ (((unsigned) &CCP4CON)*8) + 3;
[; ;pic18f46j13.h: 17708: extern volatile __bit CCP4MD @ (((unsigned) &PMDIS3)*8) + 1;
[; ;pic18f46j13.h: 17710: extern volatile __bit CCP4OD @ (((unsigned) &ODCON1)*8) + 3;
[; ;pic18f46j13.h: 17712: extern volatile __bit CCP5 @ (((unsigned) &PORTB)*8) + 5;
[; ;pic18f46j13.h: 17714: extern volatile __bit CCP5IE @ (((unsigned) &PIE4)*8) + 2;
[; ;pic18f46j13.h: 17716: extern volatile __bit CCP5IF @ (((unsigned) &PIR4)*8) + 2;
[; ;pic18f46j13.h: 17718: extern volatile __bit CCP5IP @ (((unsigned) &IPR4)*8) + 2;
[; ;pic18f46j13.h: 17720: extern volatile __bit CCP5M0 @ (((unsigned) &CCP5CON)*8) + 0;
[; ;pic18f46j13.h: 17722: extern volatile __bit CCP5M1 @ (((unsigned) &CCP5CON)*8) + 1;
[; ;pic18f46j13.h: 17724: extern volatile __bit CCP5M2 @ (((unsigned) &CCP5CON)*8) + 2;
[; ;pic18f46j13.h: 17726: extern volatile __bit CCP5M3 @ (((unsigned) &CCP5CON)*8) + 3;
[; ;pic18f46j13.h: 17728: extern volatile __bit CCP5MD @ (((unsigned) &PMDIS3)*8) + 2;
[; ;pic18f46j13.h: 17730: extern volatile __bit CCP5OD @ (((unsigned) &ODCON1)*8) + 4;
[; ;pic18f46j13.h: 17732: extern volatile __bit CCP6 @ (((unsigned) &PORTB)*8) + 6;
[; ;pic18f46j13.h: 17734: extern volatile __bit CCP6IE @ (((unsigned) &PIE4)*8) + 3;
[; ;pic18f46j13.h: 17736: extern volatile __bit CCP6IF @ (((unsigned) &PIR4)*8) + 3;
[; ;pic18f46j13.h: 17738: extern volatile __bit CCP6IP @ (((unsigned) &IPR4)*8) + 3;
[; ;pic18f46j13.h: 17740: extern volatile __bit CCP6M0 @ (((unsigned) &CCP6CON)*8) + 0;
[; ;pic18f46j13.h: 17742: extern volatile __bit CCP6M1 @ (((unsigned) &CCP6CON)*8) + 1;
[; ;pic18f46j13.h: 17744: extern volatile __bit CCP6M2 @ (((unsigned) &CCP6CON)*8) + 2;
[; ;pic18f46j13.h: 17746: extern volatile __bit CCP6M3 @ (((unsigned) &CCP6CON)*8) + 3;
[; ;pic18f46j13.h: 17748: extern volatile __bit CCP6MD @ (((unsigned) &PMDIS3)*8) + 3;
[; ;pic18f46j13.h: 17750: extern volatile __bit CCP6OD @ (((unsigned) &ODCON1)*8) + 5;
[; ;pic18f46j13.h: 17752: extern volatile __bit CCP7 @ (((unsigned) &PORTB)*8) + 7;
[; ;pic18f46j13.h: 17754: extern volatile __bit CCP7IE @ (((unsigned) &PIE4)*8) + 4;
[; ;pic18f46j13.h: 17756: extern volatile __bit CCP7IF @ (((unsigned) &PIR4)*8) + 4;
[; ;pic18f46j13.h: 17758: extern volatile __bit CCP7IP @ (((unsigned) &IPR4)*8) + 4;
[; ;pic18f46j13.h: 17760: extern volatile __bit CCP7M0 @ (((unsigned) &CCP7CON)*8) + 0;
[; ;pic18f46j13.h: 17762: extern volatile __bit CCP7M1 @ (((unsigned) &CCP7CON)*8) + 1;
[; ;pic18f46j13.h: 17764: extern volatile __bit CCP7M2 @ (((unsigned) &CCP7CON)*8) + 2;
[; ;pic18f46j13.h: 17766: extern volatile __bit CCP7M3 @ (((unsigned) &CCP7CON)*8) + 3;
[; ;pic18f46j13.h: 17768: extern volatile __bit CCP7MD @ (((unsigned) &PMDIS3)*8) + 4;
[; ;pic18f46j13.h: 17770: extern volatile __bit CCP7OD @ (((unsigned) &ODCON1)*8) + 6;
[; ;pic18f46j13.h: 17772: extern volatile __bit CCP8 @ (((unsigned) &PORTC)*8) + 1;
[; ;pic18f46j13.h: 17774: extern volatile __bit CCP8IE @ (((unsigned) &PIE4)*8) + 5;
[; ;pic18f46j13.h: 17776: extern volatile __bit CCP8IF @ (((unsigned) &PIR4)*8) + 5;
[; ;pic18f46j13.h: 17778: extern volatile __bit CCP8IP @ (((unsigned) &IPR4)*8) + 5;
[; ;pic18f46j13.h: 17780: extern volatile __bit CCP8M0 @ (((unsigned) &CCP8CON)*8) + 0;
[; ;pic18f46j13.h: 17782: extern volatile __bit CCP8M1 @ (((unsigned) &CCP8CON)*8) + 1;
[; ;pic18f46j13.h: 17784: extern volatile __bit CCP8M2 @ (((unsigned) &CCP8CON)*8) + 2;
[; ;pic18f46j13.h: 17786: extern volatile __bit CCP8M3 @ (((unsigned) &CCP8CON)*8) + 3;
[; ;pic18f46j13.h: 17788: extern volatile __bit CCP8MD @ (((unsigned) &PMDIS3)*8) + 5;
[; ;pic18f46j13.h: 17790: extern volatile __bit CCP8OD @ (((unsigned) &ODCON1)*8) + 7;
[; ;pic18f46j13.h: 17792: extern volatile __bit CCP9 @ (((unsigned) &PORTC)*8) + 6;
[; ;pic18f46j13.h: 17794: extern volatile __bit CCP9IE @ (((unsigned) &PIE4)*8) + 6;
[; ;pic18f46j13.h: 17796: extern volatile __bit CCP9IF @ (((unsigned) &PIR4)*8) + 6;
[; ;pic18f46j13.h: 17798: extern volatile __bit CCP9IP @ (((unsigned) &IPR4)*8) + 6;
[; ;pic18f46j13.h: 17800: extern volatile __bit CCP9M0 @ (((unsigned) &CCP9CON)*8) + 0;
[; ;pic18f46j13.h: 17802: extern volatile __bit CCP9M1 @ (((unsigned) &CCP9CON)*8) + 1;
[; ;pic18f46j13.h: 17804: extern volatile __bit CCP9M2 @ (((unsigned) &CCP9CON)*8) + 2;
[; ;pic18f46j13.h: 17806: extern volatile __bit CCP9M3 @ (((unsigned) &CCP9CON)*8) + 3;
[; ;pic18f46j13.h: 17808: extern volatile __bit CCP9MD @ (((unsigned) &PMDIS3)*8) + 6;
[; ;pic18f46j13.h: 17810: extern volatile __bit CCP9OD @ (((unsigned) &ODCON2)*8) + 2;
[; ;pic18f46j13.h: 17812: extern volatile __bit CHIME @ (((unsigned) &ALRMCFG)*8) + 6;
[; ;pic18f46j13.h: 17814: extern volatile __bit CHS0 @ (((unsigned) &ADCON0)*8) + 2;
[; ;pic18f46j13.h: 17816: extern volatile __bit CHS1 @ (((unsigned) &ADCON0)*8) + 3;
[; ;pic18f46j13.h: 17818: extern volatile __bit CHS2 @ (((unsigned) &ADCON0)*8) + 4;
[; ;pic18f46j13.h: 17820: extern volatile __bit CHS3 @ (((unsigned) &ADCON0)*8) + 5;
[; ;pic18f46j13.h: 17822: extern volatile __bit CHSN3 @ (((unsigned) &ADCON1)*8) + 3;
[; ;pic18f46j13.h: 17824: extern volatile __bit CK1 @ (((unsigned) &PORTC)*8) + 6;
[; ;pic18f46j13.h: 17826: extern volatile __bit CKE1 @ (((unsigned) &SSP1STAT)*8) + 6;
[; ;pic18f46j13.h: 17828: extern volatile __bit CKE2 @ (((unsigned) &SSP2STAT)*8) + 6;
[; ;pic18f46j13.h: 17830: extern volatile __bit CKP1 @ (((unsigned) &SSP1CON1)*8) + 4;
[; ;pic18f46j13.h: 17832: extern volatile __bit CKP2 @ (((unsigned) &SSP2CON1)*8) + 4;
[; ;pic18f46j13.h: 17834: extern volatile __bit CKTXP @ (((unsigned) &BAUDCON1)*8) + 4;
[; ;pic18f46j13.h: 17836: extern volatile __bit CLKI @ (((unsigned) &PORTA)*8) + 7;
[; ;pic18f46j13.h: 17838: extern volatile __bit CLKO @ (((unsigned) &PORTA)*8) + 6;
[; ;pic18f46j13.h: 17840: extern volatile __bit CM @ (((unsigned) &RCON)*8) + 5;
[; ;pic18f46j13.h: 17842: extern volatile __bit CM1IE @ (((unsigned) &PIE2)*8) + 5;
[; ;pic18f46j13.h: 17844: extern volatile __bit CM1IF @ (((unsigned) &PIR2)*8) + 5;
[; ;pic18f46j13.h: 17846: extern volatile __bit CM1IP @ (((unsigned) &IPR2)*8) + 5;
[; ;pic18f46j13.h: 17848: extern volatile __bit CM2IE @ (((unsigned) &PIE2)*8) + 6;
[; ;pic18f46j13.h: 17850: extern volatile __bit CM2IF @ (((unsigned) &PIR2)*8) + 6;
[; ;pic18f46j13.h: 17852: extern volatile __bit CM2IP @ (((unsigned) &IPR2)*8) + 6;
[; ;pic18f46j13.h: 17854: extern volatile __bit CM3IE @ (((unsigned) &PIE5)*8) + 5;
[; ;pic18f46j13.h: 17856: extern volatile __bit CM3IF @ (((unsigned) &PIR5)*8) + 5;
[; ;pic18f46j13.h: 17858: extern volatile __bit CM3IP @ (((unsigned) &IPR5)*8) + 5;
[; ;pic18f46j13.h: 17860: extern volatile __bit CMIE @ (((unsigned) &PIE2)*8) + 6;
[; ;pic18f46j13.h: 17862: extern volatile __bit CMIF @ (((unsigned) &PIR2)*8) + 6;
[; ;pic18f46j13.h: 17864: extern volatile __bit CMIP @ (((unsigned) &IPR2)*8) + 6;
[; ;pic18f46j13.h: 17866: extern volatile __bit CMP1MD @ (((unsigned) &PMDIS2)*8) + 0;
[; ;pic18f46j13.h: 17868: extern volatile __bit CMP2MD @ (((unsigned) &PMDIS2)*8) + 1;
[; ;pic18f46j13.h: 17870: extern volatile __bit CMP3MD @ (((unsigned) &PMDIS2)*8) + 2;
[; ;pic18f46j13.h: 17872: extern volatile __bit CMPL02 @ (((unsigned) &PSTR2CON)*8) + 6;
[; ;pic18f46j13.h: 17874: extern volatile __bit CMPL03 @ (((unsigned) &PSTR3CON)*8) + 6;
[; ;pic18f46j13.h: 17876: extern volatile __bit CMPL12 @ (((unsigned) &PSTR2CON)*8) + 7;
[; ;pic18f46j13.h: 17878: extern volatile __bit CMPL13 @ (((unsigned) &PSTR3CON)*8) + 7;
[; ;pic18f46j13.h: 17880: extern volatile __bit COE1 @ (((unsigned) &CM1CON)*8) + 6;
[; ;pic18f46j13.h: 17882: extern volatile __bit COE2 @ (((unsigned) &CM2CON)*8) + 6;
[; ;pic18f46j13.h: 17884: extern volatile __bit COE3 @ (((unsigned) &CM3CON)*8) + 6;
[; ;pic18f46j13.h: 17886: extern volatile __bit CON1 @ (((unsigned) &CM1CON)*8) + 7;
[; ;pic18f46j13.h: 17888: extern volatile __bit CON2 @ (((unsigned) &CM2CON)*8) + 7;
[; ;pic18f46j13.h: 17890: extern volatile __bit CON3 @ (((unsigned) &CM3CON)*8) + 7;
[; ;pic18f46j13.h: 17892: extern volatile __bit COUT1 @ (((unsigned) &CMSTAT)*8) + 0;
[; ;pic18f46j13.h: 17894: extern volatile __bit COUT2 @ (((unsigned) &CMSTAT)*8) + 1;
[; ;pic18f46j13.h: 17896: extern volatile __bit COUT3 @ (((unsigned) &CMSTAT)*8) + 2;
[; ;pic18f46j13.h: 17898: extern volatile __bit CPOL1 @ (((unsigned) &CM1CON)*8) + 5;
[; ;pic18f46j13.h: 17900: extern volatile __bit CPOL2 @ (((unsigned) &CM2CON)*8) + 5;
[; ;pic18f46j13.h: 17902: extern volatile __bit CPOL3 @ (((unsigned) &CM3CON)*8) + 5;
[; ;pic18f46j13.h: 17904: extern volatile __bit CREF1 @ (((unsigned) &CM1CON)*8) + 2;
[; ;pic18f46j13.h: 17906: extern volatile __bit CREF2 @ (((unsigned) &CM2CON)*8) + 2;
[; ;pic18f46j13.h: 17908: extern volatile __bit CREF3 @ (((unsigned) &CM3CON)*8) + 2;
[; ;pic18f46j13.h: 17910: extern volatile __bit CREN1 @ (((unsigned) &RCSTA1)*8) + 4;
[; ;pic18f46j13.h: 17912: extern volatile __bit CREN2 @ (((unsigned) &RCSTA2)*8) + 4;
[; ;pic18f46j13.h: 17914: extern volatile __bit CS @ (((unsigned) &PORTE)*8) + 2;
[; ;pic18f46j13.h: 17916: extern volatile __bit CS1 @ (((unsigned) &PMADDRH)*8) + 6;
[; ;pic18f46j13.h: 17918: extern volatile __bit CS1P @ (((unsigned) &PMCONL)*8) + 3;
[; ;pic18f46j13.h: 17920: extern volatile __bit CSF0 @ (((unsigned) &PMCONL)*8) + 6;
[; ;pic18f46j13.h: 17922: extern volatile __bit CSF1 @ (((unsigned) &PMCONL)*8) + 7;
[; ;pic18f46j13.h: 17924: extern volatile __bit CSRC1 @ (((unsigned) &TXSTA1)*8) + 7;
[; ;pic18f46j13.h: 17926: extern volatile __bit CSRC2 @ (((unsigned) &TXSTA2)*8) + 7;
[; ;pic18f46j13.h: 17928: extern volatile __bit CTED1 @ (((unsigned) &PORTB)*8) + 2;
[; ;pic18f46j13.h: 17930: extern volatile __bit CTED2 @ (((unsigned) &PORTB)*8) + 3;
[; ;pic18f46j13.h: 17932: extern volatile __bit CTMUDS @ (((unsigned) &ODCON3)*8) + 7;
[; ;pic18f46j13.h: 17934: extern volatile __bit CTMUEN @ (((unsigned) &CTMUCONH)*8) + 7;
[; ;pic18f46j13.h: 17936: extern volatile __bit CTMUIE @ (((unsigned) &PIE3)*8) + 2;
[; ;pic18f46j13.h: 17938: extern volatile __bit CTMUIF @ (((unsigned) &PIR3)*8) + 2;
[; ;pic18f46j13.h: 17940: extern volatile __bit CTMUIP @ (((unsigned) &IPR3)*8) + 2;
[; ;pic18f46j13.h: 17942: extern volatile __bit CTMUMD @ (((unsigned) &PMDIS1)*8) + 6;
[; ;pic18f46j13.h: 17944: extern volatile __bit CTMUSIDL @ (((unsigned) &CTMUCONH)*8) + 5;
[; ;pic18f46j13.h: 17946: extern volatile __bit CTPLS @ (((unsigned) &PORTC)*8) + 2;
[; ;pic18f46j13.h: 17948: extern volatile __bit CTTRIG @ (((unsigned) &CTMUCONH)*8) + 0;
[; ;pic18f46j13.h: 17950: extern volatile __bit CVR0 @ (((unsigned) &CVRCON)*8) + 0;
[; ;pic18f46j13.h: 17952: extern volatile __bit CVR1 @ (((unsigned) &CVRCON)*8) + 1;
[; ;pic18f46j13.h: 17954: extern volatile __bit CVR2 @ (((unsigned) &CVRCON)*8) + 2;
[; ;pic18f46j13.h: 17956: extern volatile __bit CVR3 @ (((unsigned) &CVRCON)*8) + 3;
[; ;pic18f46j13.h: 17958: extern volatile __bit CVREF @ (((unsigned) &PORTA)*8) + 2;
[; ;pic18f46j13.h: 17960: extern volatile __bit CVREN @ (((unsigned) &CVRCON)*8) + 7;
[; ;pic18f46j13.h: 17962: extern volatile __bit CVROE @ (((unsigned) &CVRCON)*8) + 6;
[; ;pic18f46j13.h: 17964: extern volatile __bit CVROEN @ (((unsigned) &CVRCON)*8) + 6;
[; ;pic18f46j13.h: 17966: extern volatile __bit CVRR @ (((unsigned) &CVRCON)*8) + 5;
[; ;pic18f46j13.h: 17968: extern volatile __bit CVRSS @ (((unsigned) &CVRCON)*8) + 4;
[; ;pic18f46j13.h: 17970: extern volatile __bit DA @ (((unsigned) &SSP1STAT)*8) + 5;
[; ;pic18f46j13.h: 17972: extern volatile __bit DA1 @ (((unsigned) &SSP1STAT)*8) + 5;
[; ;pic18f46j13.h: 17974: extern volatile __bit DA2 @ (((unsigned) &SSP2STAT)*8) + 5;
[; ;pic18f46j13.h: 17976: extern volatile __bit DATA_ADDRESS @ (((unsigned) &SSP1STAT)*8) + 5;
[; ;pic18f46j13.h: 17978: extern volatile __bit DATA_ADDRESS2 @ (((unsigned) &SSP2STAT)*8) + 5;
[; ;pic18f46j13.h: 17980: extern volatile __bit DC @ (((unsigned) &STATUS)*8) + 1;
[; ;pic18f46j13.h: 17982: extern volatile __bit DC10B0 @ (((unsigned) &CCP10CON)*8) + 4;
[; ;pic18f46j13.h: 17984: extern volatile __bit DC10B1 @ (((unsigned) &CCP10CON)*8) + 5;
[; ;pic18f46j13.h: 17986: extern volatile __bit DC1B0 @ (((unsigned) &CCP1CON)*8) + 4;
[; ;pic18f46j13.h: 17988: extern volatile __bit DC1B1 @ (((unsigned) &CCP1CON)*8) + 5;
[; ;pic18f46j13.h: 17990: extern volatile __bit DC2B0 @ (((unsigned) &CCP2CON)*8) + 4;
[; ;pic18f46j13.h: 17992: extern volatile __bit DC2B1 @ (((unsigned) &CCP2CON)*8) + 5;
[; ;pic18f46j13.h: 17994: extern volatile __bit DC3B0 @ (((unsigned) &CCP3CON)*8) + 4;
[; ;pic18f46j13.h: 17996: extern volatile __bit DC3B1 @ (((unsigned) &CCP3CON)*8) + 5;
[; ;pic18f46j13.h: 17998: extern volatile __bit DC4B0 @ (((unsigned) &CCP4CON)*8) + 4;
[; ;pic18f46j13.h: 18000: extern volatile __bit DC4B1 @ (((unsigned) &CCP4CON)*8) + 5;
[; ;pic18f46j13.h: 18002: extern volatile __bit DC5B0 @ (((unsigned) &CCP5CON)*8) + 4;
[; ;pic18f46j13.h: 18004: extern volatile __bit DC5B1 @ (((unsigned) &CCP5CON)*8) + 5;
[; ;pic18f46j13.h: 18006: extern volatile __bit DC6B0 @ (((unsigned) &CCP6CON)*8) + 4;
[; ;pic18f46j13.h: 18008: extern volatile __bit DC6B1 @ (((unsigned) &CCP6CON)*8) + 5;
[; ;pic18f46j13.h: 18010: extern volatile __bit DC7B0 @ (((unsigned) &CCP7CON)*8) + 4;
[; ;pic18f46j13.h: 18012: extern volatile __bit DC7B1 @ (((unsigned) &CCP7CON)*8) + 5;
[; ;pic18f46j13.h: 18014: extern volatile __bit DC8B0 @ (((unsigned) &CCP8CON)*8) + 4;
[; ;pic18f46j13.h: 18016: extern volatile __bit DC8B1 @ (((unsigned) &CCP8CON)*8) + 5;
[; ;pic18f46j13.h: 18018: extern volatile __bit DC9B0 @ (((unsigned) &CCP9CON)*8) + 4;
[; ;pic18f46j13.h: 18020: extern volatile __bit DC9B1 @ (((unsigned) &CCP9CON)*8) + 5;
[; ;pic18f46j13.h: 18022: extern volatile __bit DLYCYC0 @ (((unsigned) &DMACON2)*8) + 4;
[; ;pic18f46j13.h: 18024: extern volatile __bit DLYCYC1 @ (((unsigned) &DMACON2)*8) + 5;
[; ;pic18f46j13.h: 18026: extern volatile __bit DLYCYC2 @ (((unsigned) &DMACON2)*8) + 6;
[; ;pic18f46j13.h: 18028: extern volatile __bit DLYCYC3 @ (((unsigned) &DMACON2)*8) + 7;
[; ;pic18f46j13.h: 18030: extern volatile __bit DLYINTEN @ (((unsigned) &DMACON1)*8) + 1;
[; ;pic18f46j13.h: 18032: extern volatile __bit DMAEN @ (((unsigned) &DMACON1)*8) + 0;
[; ;pic18f46j13.h: 18034: extern volatile __bit DONE @ (((unsigned) &ADCON0)*8) + 1;
[; ;pic18f46j13.h: 18036: extern volatile __bit DS @ (((unsigned) &WDTCON)*8) + 3;
[; ;pic18f46j13.h: 18038: extern volatile __bit DSBOR @ (((unsigned) &DSCONL)*8) + 1;
[; ;pic18f46j13.h: 18040: extern volatile __bit DSEN @ (((unsigned) &DSCONH)*8) + 7;
[; ;pic18f46j13.h: 18042: extern volatile __bit DSFLT @ (((unsigned) &DSWAKEL)*8) + 7;
[; ;pic18f46j13.h: 18044: extern volatile __bit DSINT0 @ (((unsigned) &DSWAKEH)*8) + 0;
[; ;pic18f46j13.h: 18046: extern volatile __bit DSMCLR @ (((unsigned) &DSWAKEL)*8) + 2;
[; ;pic18f46j13.h: 18048: extern volatile __bit DSPOR @ (((unsigned) &DSWAKEL)*8) + 0;
[; ;pic18f46j13.h: 18050: extern volatile __bit DSRTC @ (((unsigned) &DSWAKEL)*8) + 3;
[; ;pic18f46j13.h: 18052: extern volatile __bit DSULP @ (((unsigned) &DSWAKEL)*8) + 5;
[; ;pic18f46j13.h: 18054: extern volatile __bit DSULPEN @ (((unsigned) &DSCONH)*8) + 1;
[; ;pic18f46j13.h: 18056: extern volatile __bit DSWDT @ (((unsigned) &DSWAKEL)*8) + 4;
[; ;pic18f46j13.h: 18058: extern volatile __bit DT1 @ (((unsigned) &PORTC)*8) + 7;
[; ;pic18f46j13.h: 18060: extern volatile __bit DTRXP @ (((unsigned) &BAUDCON1)*8) + 5;
[; ;pic18f46j13.h: 18062: extern volatile __bit DTRXP1 @ (((unsigned) &BAUDCON1)*8) + 5;
[; ;pic18f46j13.h: 18064: extern volatile __bit DTRXP2 @ (((unsigned) &BAUDCON2)*8) + 5;
[; ;pic18f46j13.h: 18066: extern volatile __bit DUPLEX0 @ (((unsigned) &DMACON1)*8) + 2;
[; ;pic18f46j13.h: 18068: extern volatile __bit DUPLEX1 @ (((unsigned) &DMACON1)*8) + 3;
[; ;pic18f46j13.h: 18070: extern volatile __bit D_A @ (((unsigned) &SSP1STAT)*8) + 5;
[; ;pic18f46j13.h: 18072: extern volatile __bit D_A2 @ (((unsigned) &SSP2STAT)*8) + 5;
[; ;pic18f46j13.h: 18074: extern volatile __bit D_NOT_A2 @ (((unsigned) &SSP2STAT)*8) + 5;
[; ;pic18f46j13.h: 18076: extern volatile __bit D_nA2 @ (((unsigned) &SSP2STAT)*8) + 5;
[; ;pic18f46j13.h: 18078: extern volatile __bit EBDIS @ (((unsigned) &PR2)*8) + 7;
[; ;pic18f46j13.h: 18080: extern volatile __bit ECCP1AS0 @ (((unsigned) &ECCP1AS)*8) + 4;
[; ;pic18f46j13.h: 18082: extern volatile __bit ECCP1AS1 @ (((unsigned) &ECCP1AS)*8) + 5;
[; ;pic18f46j13.h: 18084: extern volatile __bit ECCP1AS2 @ (((unsigned) &ECCP1AS)*8) + 6;
[; ;pic18f46j13.h: 18086: extern volatile __bit ECCP1ASE @ (((unsigned) &ECCP1AS)*8) + 7;
[; ;pic18f46j13.h: 18088: extern volatile __bit ECCP1MD @ (((unsigned) &PMDIS0)*8) + 5;
[; ;pic18f46j13.h: 18090: extern volatile __bit ECCP1OD @ (((unsigned) &ODCON1)*8) + 0;
[; ;pic18f46j13.h: 18092: extern volatile __bit ECCP2AS0 @ (((unsigned) &ECCP2AS)*8) + 4;
[; ;pic18f46j13.h: 18094: extern volatile __bit ECCP2AS1 @ (((unsigned) &ECCP2AS)*8) + 5;
[; ;pic18f46j13.h: 18096: extern volatile __bit ECCP2AS2 @ (((unsigned) &ECCP2AS)*8) + 6;
[; ;pic18f46j13.h: 18098: extern volatile __bit ECCP2ASE @ (((unsigned) &ECCP2AS)*8) + 7;
[; ;pic18f46j13.h: 18100: extern volatile __bit ECCP2MD @ (((unsigned) &PMDIS0)*8) + 6;
[; ;pic18f46j13.h: 18102: extern volatile __bit ECCP2OD @ (((unsigned) &ODCON1)*8) + 1;
[; ;pic18f46j13.h: 18104: extern volatile __bit ECCP3AS0 @ (((unsigned) &ECCP3AS)*8) + 4;
[; ;pic18f46j13.h: 18106: extern volatile __bit ECCP3AS1 @ (((unsigned) &ECCP3AS)*8) + 5;
[; ;pic18f46j13.h: 18108: extern volatile __bit ECCP3AS2 @ (((unsigned) &ECCP3AS)*8) + 6;
[; ;pic18f46j13.h: 18110: extern volatile __bit ECCP3ASE @ (((unsigned) &ECCP3AS)*8) + 7;
[; ;pic18f46j13.h: 18112: extern volatile __bit ECCP3MD @ (((unsigned) &PMDIS0)*8) + 7;
[; ;pic18f46j13.h: 18114: extern volatile __bit ECCP3OD @ (((unsigned) &ODCON1)*8) + 2;
[; ;pic18f46j13.h: 18116: extern volatile __bit EDG1POL @ (((unsigned) &CTMUCONL)*8) + 4;
[; ;pic18f46j13.h: 18118: extern volatile __bit EDG1SEL0 @ (((unsigned) &CTMUCONL)*8) + 2;
[; ;pic18f46j13.h: 18120: extern volatile __bit EDG1SEL1 @ (((unsigned) &CTMUCONL)*8) + 3;
[; ;pic18f46j13.h: 18122: extern volatile __bit EDG1STAT @ (((unsigned) &CTMUCONL)*8) + 0;
[; ;pic18f46j13.h: 18124: extern volatile __bit EDG2POL @ (((unsigned) &CTMUCONL)*8) + 7;
[; ;pic18f46j13.h: 18126: extern volatile __bit EDG2SEL0 @ (((unsigned) &CTMUCONL)*8) + 5;
[; ;pic18f46j13.h: 18128: extern volatile __bit EDG2SEL1 @ (((unsigned) &CTMUCONL)*8) + 6;
[; ;pic18f46j13.h: 18130: extern volatile __bit EDG2STAT @ (((unsigned) &CTMUCONL)*8) + 1;
[; ;pic18f46j13.h: 18132: extern volatile __bit EDGEN @ (((unsigned) &CTMUCONH)*8) + 3;
[; ;pic18f46j13.h: 18134: extern volatile __bit EDGSEQEN @ (((unsigned) &CTMUCONH)*8) + 2;
[; ;pic18f46j13.h: 18136: extern volatile __bit EVPOL01 @ (((unsigned) &CM1CON)*8) + 3;
[; ;pic18f46j13.h: 18138: extern volatile __bit EVPOL02 @ (((unsigned) &CM2CON)*8) + 3;
[; ;pic18f46j13.h: 18140: extern volatile __bit EVPOL03 @ (((unsigned) &CM3CON)*8) + 3;
[; ;pic18f46j13.h: 18142: extern volatile __bit EVPOL05 @ (((unsigned) &IPR5)*8) + 3;
[; ;pic18f46j13.h: 18144: extern volatile __bit EVPOL11 @ (((unsigned) &CM1CON)*8) + 4;
[; ;pic18f46j13.h: 18146: extern volatile __bit EVPOL12 @ (((unsigned) &CM2CON)*8) + 4;
[; ;pic18f46j13.h: 18148: extern volatile __bit EVPOL13 @ (((unsigned) &CM3CON)*8) + 4;
[; ;pic18f46j13.h: 18150: extern volatile __bit EVPOL15 @ (((unsigned) &IPR5)*8) + 4;
[; ;pic18f46j13.h: 18152: extern volatile __bit FERR1 @ (((unsigned) &RCSTA1)*8) + 2;
[; ;pic18f46j13.h: 18154: extern volatile __bit FERR2 @ (((unsigned) &RCSTA2)*8) + 2;
[; ;pic18f46j13.h: 18156: extern volatile __bit FREE @ (((unsigned) &EECON1)*8) + 4;
[; ;pic18f46j13.h: 18158: extern volatile __bit GCEN1 @ (((unsigned) &SSP1CON2)*8) + 7;
[; ;pic18f46j13.h: 18160: extern volatile __bit GCEN2 @ (((unsigned) &SSP2CON2)*8) + 7;
[; ;pic18f46j13.h: 18162: extern volatile __bit GIE @ (((unsigned) &INTCON)*8) + 7;
[; ;pic18f46j13.h: 18164: extern volatile __bit GIEH @ (((unsigned) &INTCON)*8) + 7;
[; ;pic18f46j13.h: 18166: extern volatile __bit GIEL @ (((unsigned) &INTCON)*8) + 6;
[; ;pic18f46j13.h: 18168: extern volatile __bit GIE_GIEH @ (((unsigned) &INTCON)*8) + 7;
[; ;pic18f46j13.h: 18170: extern volatile __bit GO @ (((unsigned) &ADCON0)*8) + 1;
[; ;pic18f46j13.h: 18172: extern volatile __bit GODONE @ (((unsigned) &ADCON0)*8) + 1;
[; ;pic18f46j13.h: 18174: extern volatile __bit GO_DONE @ (((unsigned) &ADCON0)*8) + 1;
[; ;pic18f46j13.h: 18176: extern volatile __bit GO_NOT_DONE @ (((unsigned) &ADCON0)*8) + 1;
[; ;pic18f46j13.h: 18178: extern volatile __bit GO_nDONE @ (((unsigned) &ADCON0)*8) + 1;
[; ;pic18f46j13.h: 18180: extern volatile __bit HALFSEC @ (((unsigned) &RTCCFG)*8) + 3;
[; ;pic18f46j13.h: 18182: extern volatile __bit HLVDEN @ (((unsigned) &HLVDCON)*8) + 4;
[; ;pic18f46j13.h: 18184: extern volatile __bit HLVDIE @ (((unsigned) &PIE2)*8) + 2;
[; ;pic18f46j13.h: 18186: extern volatile __bit HLVDIF @ (((unsigned) &PIR2)*8) + 2;
[; ;pic18f46j13.h: 18188: extern volatile __bit HLVDIN @ (((unsigned) &PORTA)*8) + 5;
[; ;pic18f46j13.h: 18190: extern volatile __bit HLVDIP @ (((unsigned) &IPR2)*8) + 2;
[; ;pic18f46j13.h: 18192: extern volatile __bit HLVDL0 @ (((unsigned) &HLVDCON)*8) + 0;
[; ;pic18f46j13.h: 18194: extern volatile __bit HLVDL1 @ (((unsigned) &HLVDCON)*8) + 1;
[; ;pic18f46j13.h: 18196: extern volatile __bit HLVDL2 @ (((unsigned) &HLVDCON)*8) + 2;
[; ;pic18f46j13.h: 18198: extern volatile __bit HLVDL3 @ (((unsigned) &HLVDCON)*8) + 3;
[; ;pic18f46j13.h: 18200: extern volatile __bit I2C_DAT @ (((unsigned) &SSP1STAT)*8) + 5;
[; ;pic18f46j13.h: 18202: extern volatile __bit I2C_DAT2 @ (((unsigned) &SSP2STAT)*8) + 5;
[; ;pic18f46j13.h: 18204: extern volatile __bit I2C_READ @ (((unsigned) &SSP1STAT)*8) + 2;
[; ;pic18f46j13.h: 18206: extern volatile __bit I2C_READ2 @ (((unsigned) &SSP2STAT)*8) + 2;
[; ;pic18f46j13.h: 18208: extern volatile __bit I2C_START @ (((unsigned) &SSP1STAT)*8) + 3;
[; ;pic18f46j13.h: 18210: extern volatile __bit I2C_START2 @ (((unsigned) &SSP2STAT)*8) + 3;
[; ;pic18f46j13.h: 18212: extern volatile __bit I2C_STOP @ (((unsigned) &SSP1STAT)*8) + 4;
[; ;pic18f46j13.h: 18214: extern volatile __bit I2C_STOP2 @ (((unsigned) &SSP2STAT)*8) + 4;
[; ;pic18f46j13.h: 18216: extern volatile __bit IB0F @ (((unsigned) &PMSTATH)*8) + 0;
[; ;pic18f46j13.h: 18218: extern volatile __bit IB1F @ (((unsigned) &PMSTATH)*8) + 1;
[; ;pic18f46j13.h: 18220: extern volatile __bit IB2F @ (((unsigned) &PMSTATH)*8) + 2;
[; ;pic18f46j13.h: 18222: extern volatile __bit IB3F @ (((unsigned) &PMSTATH)*8) + 3;
[; ;pic18f46j13.h: 18224: extern volatile __bit IBF @ (((unsigned) &PMSTATH)*8) + 7;
[; ;pic18f46j13.h: 18226: extern volatile __bit IBOV @ (((unsigned) &PMSTATH)*8) + 6;
[; ;pic18f46j13.h: 18228: extern volatile __bit IDISSEN @ (((unsigned) &CTMUCONH)*8) + 1;
[; ;pic18f46j13.h: 18230: extern volatile __bit IDLEN @ (((unsigned) &OSCCON)*8) + 7;
[; ;pic18f46j13.h: 18232: extern volatile __bit INCM0 @ (((unsigned) &PMMODEH)*8) + 3;
[; ;pic18f46j13.h: 18234: extern volatile __bit INCM1 @ (((unsigned) &PMMODEH)*8) + 4;
[; ;pic18f46j13.h: 18236: extern volatile __bit INT0 @ (((unsigned) &PORTB)*8) + 0;
[; ;pic18f46j13.h: 18238: extern volatile __bit INT0E @ (((unsigned) &INTCON)*8) + 4;
[; ;pic18f46j13.h: 18240: extern volatile __bit INT0F @ (((unsigned) &INTCON)*8) + 1;
[; ;pic18f46j13.h: 18242: extern volatile __bit INT0IE @ (((unsigned) &INTCON)*8) + 4;
[; ;pic18f46j13.h: 18244: extern volatile __bit INT0IF @ (((unsigned) &INTCON)*8) + 1;
[; ;pic18f46j13.h: 18246: extern volatile __bit INT1E @ (((unsigned) &INTCON3)*8) + 3;
[; ;pic18f46j13.h: 18248: extern volatile __bit INT1F @ (((unsigned) &INTCON3)*8) + 0;
[; ;pic18f46j13.h: 18250: extern volatile __bit INT1IE @ (((unsigned) &INTCON3)*8) + 3;
[; ;pic18f46j13.h: 18252: extern volatile __bit INT1IF @ (((unsigned) &INTCON3)*8) + 0;
[; ;pic18f46j13.h: 18254: extern volatile __bit INT1IP @ (((unsigned) &INTCON3)*8) + 6;
[; ;pic18f46j13.h: 18256: extern volatile __bit INT1P @ (((unsigned) &INTCON3)*8) + 6;
[; ;pic18f46j13.h: 18258: extern volatile __bit INT2E @ (((unsigned) &INTCON3)*8) + 4;
[; ;pic18f46j13.h: 18260: extern volatile __bit INT2F @ (((unsigned) &INTCON3)*8) + 1;
[; ;pic18f46j13.h: 18262: extern volatile __bit INT2IE @ (((unsigned) &INTCON3)*8) + 4;
[; ;pic18f46j13.h: 18264: extern volatile __bit INT2IF @ (((unsigned) &INTCON3)*8) + 1;
[; ;pic18f46j13.h: 18266: extern volatile __bit INT2IP @ (((unsigned) &INTCON3)*8) + 7;
[; ;pic18f46j13.h: 18268: extern volatile __bit INT2P @ (((unsigned) &INTCON3)*8) + 7;
[; ;pic18f46j13.h: 18270: extern volatile __bit INT3E @ (((unsigned) &INTCON3)*8) + 5;
[; ;pic18f46j13.h: 18272: extern volatile __bit INT3F @ (((unsigned) &INTCON3)*8) + 2;
[; ;pic18f46j13.h: 18274: extern volatile __bit INT3IE @ (((unsigned) &INTCON3)*8) + 5;
[; ;pic18f46j13.h: 18276: extern volatile __bit INT3IF @ (((unsigned) &INTCON3)*8) + 2;
[; ;pic18f46j13.h: 18278: extern volatile __bit INT3IP @ (((unsigned) &INTCON2)*8) + 1;
[; ;pic18f46j13.h: 18280: extern volatile __bit INT3P @ (((unsigned) &INTCON2)*8) + 1;
[; ;pic18f46j13.h: 18282: extern volatile __bit INTEDG0 @ (((unsigned) &INTCON2)*8) + 6;
[; ;pic18f46j13.h: 18284: extern volatile __bit INTEDG1 @ (((unsigned) &INTCON2)*8) + 5;
[; ;pic18f46j13.h: 18286: extern volatile __bit INTEDG2 @ (((unsigned) &INTCON2)*8) + 4;
[; ;pic18f46j13.h: 18288: extern volatile __bit INTEDG3 @ (((unsigned) &INTCON2)*8) + 3;
[; ;pic18f46j13.h: 18290: extern volatile __bit INTLVL0 @ (((unsigned) &DMACON2)*8) + 0;
[; ;pic18f46j13.h: 18292: extern volatile __bit INTLVL1 @ (((unsigned) &DMACON2)*8) + 1;
[; ;pic18f46j13.h: 18294: extern volatile __bit INTLVL2 @ (((unsigned) &DMACON2)*8) + 2;
[; ;pic18f46j13.h: 18296: extern volatile __bit INTLVL3 @ (((unsigned) &DMACON2)*8) + 3;
[; ;pic18f46j13.h: 18298: extern volatile __bit INTSRC @ (((unsigned) &OSCTUNE)*8) + 7;
[; ;pic18f46j13.h: 18300: extern volatile __bit IOLOCK @ (((unsigned) &PPSCON)*8) + 0;
[; ;pic18f46j13.h: 18302: extern volatile __bit IPEN @ (((unsigned) &RCON)*8) + 7;
[; ;pic18f46j13.h: 18304: extern volatile __bit IRCF0 @ (((unsigned) &OSCCON)*8) + 4;
[; ;pic18f46j13.h: 18306: extern volatile __bit IRCF1 @ (((unsigned) &OSCCON)*8) + 5;
[; ;pic18f46j13.h: 18308: extern volatile __bit IRCF2 @ (((unsigned) &OSCCON)*8) + 6;
[; ;pic18f46j13.h: 18310: extern volatile __bit IRNG0 @ (((unsigned) &CTMUICON)*8) + 0;
[; ;pic18f46j13.h: 18312: extern volatile __bit IRNG1 @ (((unsigned) &CTMUICON)*8) + 1;
[; ;pic18f46j13.h: 18314: extern volatile __bit IRQM0 @ (((unsigned) &PMMODEH)*8) + 5;
[; ;pic18f46j13.h: 18316: extern volatile __bit IRQM1 @ (((unsigned) &PMMODEH)*8) + 6;
[; ;pic18f46j13.h: 18318: extern volatile __bit IRVST @ (((unsigned) &HLVDCON)*8) + 5;
[; ;pic18f46j13.h: 18320: extern volatile __bit ITRIM0 @ (((unsigned) &CTMUICON)*8) + 2;
[; ;pic18f46j13.h: 18322: extern volatile __bit ITRIM1 @ (((unsigned) &CTMUICON)*8) + 3;
[; ;pic18f46j13.h: 18324: extern volatile __bit ITRIM2 @ (((unsigned) &CTMUICON)*8) + 4;
[; ;pic18f46j13.h: 18326: extern volatile __bit ITRIM3 @ (((unsigned) &CTMUICON)*8) + 5;
[; ;pic18f46j13.h: 18328: extern volatile __bit ITRIM4 @ (((unsigned) &CTMUICON)*8) + 6;
[; ;pic18f46j13.h: 18330: extern volatile __bit ITRIM5 @ (((unsigned) &CTMUICON)*8) + 7;
[; ;pic18f46j13.h: 18332: extern volatile __bit KBI0 @ (((unsigned) &PORTB)*8) + 4;
[; ;pic18f46j13.h: 18334: extern volatile __bit KBI1 @ (((unsigned) &PORTB)*8) + 5;
[; ;pic18f46j13.h: 18336: extern volatile __bit KBI2 @ (((unsigned) &PORTB)*8) + 6;
[; ;pic18f46j13.h: 18338: extern volatile __bit KBI3 @ (((unsigned) &PORTB)*8) + 7;
[; ;pic18f46j13.h: 18340: extern volatile __bit LA0 @ (((unsigned) &LATA)*8) + 0;
[; ;pic18f46j13.h: 18342: extern volatile __bit LA1 @ (((unsigned) &LATA)*8) + 1;
[; ;pic18f46j13.h: 18344: extern volatile __bit LA2 @ (((unsigned) &LATA)*8) + 2;
[; ;pic18f46j13.h: 18346: extern volatile __bit LA3 @ (((unsigned) &LATA)*8) + 3;
[; ;pic18f46j13.h: 18348: extern volatile __bit LA5 @ (((unsigned) &LATA)*8) + 5;
[; ;pic18f46j13.h: 18350: extern volatile __bit LA6 @ (((unsigned) &LATA)*8) + 6;
[; ;pic18f46j13.h: 18352: extern volatile __bit LA7 @ (((unsigned) &LATA)*8) + 7;
[; ;pic18f46j13.h: 18354: extern volatile __bit LATA0 @ (((unsigned) &LATA)*8) + 0;
[; ;pic18f46j13.h: 18356: extern volatile __bit LATA1 @ (((unsigned) &LATA)*8) + 1;
[; ;pic18f46j13.h: 18358: extern volatile __bit LATA2 @ (((unsigned) &LATA)*8) + 2;
[; ;pic18f46j13.h: 18360: extern volatile __bit LATA3 @ (((unsigned) &LATA)*8) + 3;
[; ;pic18f46j13.h: 18362: extern volatile __bit LATA5 @ (((unsigned) &LATA)*8) + 5;
[; ;pic18f46j13.h: 18364: extern volatile __bit LATA6 @ (((unsigned) &LATA)*8) + 6;
[; ;pic18f46j13.h: 18366: extern volatile __bit LATA7 @ (((unsigned) &LATA)*8) + 7;
[; ;pic18f46j13.h: 18368: extern volatile __bit LATB0 @ (((unsigned) &LATB)*8) + 0;
[; ;pic18f46j13.h: 18370: extern volatile __bit LATB1 @ (((unsigned) &LATB)*8) + 1;
[; ;pic18f46j13.h: 18372: extern volatile __bit LATB2 @ (((unsigned) &LATB)*8) + 2;
[; ;pic18f46j13.h: 18374: extern volatile __bit LATB3 @ (((unsigned) &LATB)*8) + 3;
[; ;pic18f46j13.h: 18376: extern volatile __bit LATB4 @ (((unsigned) &LATB)*8) + 4;
[; ;pic18f46j13.h: 18378: extern volatile __bit LATB5 @ (((unsigned) &LATB)*8) + 5;
[; ;pic18f46j13.h: 18380: extern volatile __bit LATB6 @ (((unsigned) &LATB)*8) + 6;
[; ;pic18f46j13.h: 18382: extern volatile __bit LATB7 @ (((unsigned) &LATB)*8) + 7;
[; ;pic18f46j13.h: 18384: extern volatile __bit LATC0 @ (((unsigned) &LATC)*8) + 0;
[; ;pic18f46j13.h: 18386: extern volatile __bit LATC1 @ (((unsigned) &LATC)*8) + 1;
[; ;pic18f46j13.h: 18388: extern volatile __bit LATC2 @ (((unsigned) &LATC)*8) + 2;
[; ;pic18f46j13.h: 18390: extern volatile __bit LATC3 @ (((unsigned) &LATC)*8) + 3;
[; ;pic18f46j13.h: 18392: extern volatile __bit LATC4 @ (((unsigned) &LATC)*8) + 4;
[; ;pic18f46j13.h: 18394: extern volatile __bit LATC5 @ (((unsigned) &LATC)*8) + 5;
[; ;pic18f46j13.h: 18396: extern volatile __bit LATC6 @ (((unsigned) &LATC)*8) + 6;
[; ;pic18f46j13.h: 18398: extern volatile __bit LATC7 @ (((unsigned) &LATC)*8) + 7;
[; ;pic18f46j13.h: 18400: extern volatile __bit LATD0 @ (((unsigned) &LATD)*8) + 0;
[; ;pic18f46j13.h: 18402: extern volatile __bit LATD1 @ (((unsigned) &LATD)*8) + 1;
[; ;pic18f46j13.h: 18404: extern volatile __bit LATD2 @ (((unsigned) &LATD)*8) + 2;
[; ;pic18f46j13.h: 18406: extern volatile __bit LATD3 @ (((unsigned) &LATD)*8) + 3;
[; ;pic18f46j13.h: 18408: extern volatile __bit LATD4 @ (((unsigned) &LATD)*8) + 4;
[; ;pic18f46j13.h: 18410: extern volatile __bit LATD5 @ (((unsigned) &LATD)*8) + 5;
[; ;pic18f46j13.h: 18412: extern volatile __bit LATD6 @ (((unsigned) &LATD)*8) + 6;
[; ;pic18f46j13.h: 18414: extern volatile __bit LATD7 @ (((unsigned) &LATD)*8) + 7;
[; ;pic18f46j13.h: 18416: extern volatile __bit LATE0 @ (((unsigned) &LATE)*8) + 0;
[; ;pic18f46j13.h: 18418: extern volatile __bit LATE1 @ (((unsigned) &LATE)*8) + 1;
[; ;pic18f46j13.h: 18420: extern volatile __bit LATE2 @ (((unsigned) &LATE)*8) + 2;
[; ;pic18f46j13.h: 18422: extern volatile __bit LB0 @ (((unsigned) &LATB)*8) + 0;
[; ;pic18f46j13.h: 18424: extern volatile __bit LB1 @ (((unsigned) &LATB)*8) + 1;
[; ;pic18f46j13.h: 18426: extern volatile __bit LB2 @ (((unsigned) &LATB)*8) + 2;
[; ;pic18f46j13.h: 18428: extern volatile __bit LB3 @ (((unsigned) &LATB)*8) + 3;
[; ;pic18f46j13.h: 18430: extern volatile __bit LB4 @ (((unsigned) &LATB)*8) + 4;
[; ;pic18f46j13.h: 18432: extern volatile __bit LB5 @ (((unsigned) &LATB)*8) + 5;
[; ;pic18f46j13.h: 18434: extern volatile __bit LB6 @ (((unsigned) &LATB)*8) + 6;
[; ;pic18f46j13.h: 18436: extern volatile __bit LB7 @ (((unsigned) &LATB)*8) + 7;
[; ;pic18f46j13.h: 18438: extern volatile __bit LC0 @ (((unsigned) &LATC)*8) + 0;
[; ;pic18f46j13.h: 18440: extern volatile __bit LC1 @ (((unsigned) &LATC)*8) + 1;
[; ;pic18f46j13.h: 18442: extern volatile __bit LC2 @ (((unsigned) &LATC)*8) + 2;
[; ;pic18f46j13.h: 18444: extern volatile __bit LC3 @ (((unsigned) &LATC)*8) + 3;
[; ;pic18f46j13.h: 18446: extern volatile __bit LC4 @ (((unsigned) &LATC)*8) + 4;
[; ;pic18f46j13.h: 18448: extern volatile __bit LC5 @ (((unsigned) &LATC)*8) + 5;
[; ;pic18f46j13.h: 18450: extern volatile __bit LC6 @ (((unsigned) &LATC)*8) + 6;
[; ;pic18f46j13.h: 18452: extern volatile __bit LC7 @ (((unsigned) &LATC)*8) + 7;
[; ;pic18f46j13.h: 18454: extern volatile __bit LD0 @ (((unsigned) &LATD)*8) + 0;
[; ;pic18f46j13.h: 18456: extern volatile __bit LD1 @ (((unsigned) &LATD)*8) + 1;
[; ;pic18f46j13.h: 18458: extern volatile __bit LD2 @ (((unsigned) &LATD)*8) + 2;
[; ;pic18f46j13.h: 18460: extern volatile __bit LD3 @ (((unsigned) &LATD)*8) + 3;
[; ;pic18f46j13.h: 18462: extern volatile __bit LD4 @ (((unsigned) &LATD)*8) + 4;
[; ;pic18f46j13.h: 18464: extern volatile __bit LD5 @ (((unsigned) &LATD)*8) + 5;
[; ;pic18f46j13.h: 18466: extern volatile __bit LD6 @ (((unsigned) &LATD)*8) + 6;
[; ;pic18f46j13.h: 18468: extern volatile __bit LD7 @ (((unsigned) &LATD)*8) + 7;
[; ;pic18f46j13.h: 18470: extern volatile __bit LE0 @ (((unsigned) &LATE)*8) + 0;
[; ;pic18f46j13.h: 18472: extern volatile __bit LE1 @ (((unsigned) &LATE)*8) + 1;
[; ;pic18f46j13.h: 18474: extern volatile __bit LE2 @ (((unsigned) &LATE)*8) + 2;
[; ;pic18f46j13.h: 18476: extern volatile __bit LVDIE @ (((unsigned) &PIE2)*8) + 2;
[; ;pic18f46j13.h: 18478: extern volatile __bit LVDIF @ (((unsigned) &PIR2)*8) + 2;
[; ;pic18f46j13.h: 18480: extern volatile __bit LVDIN @ (((unsigned) &PORTA)*8) + 5;
[; ;pic18f46j13.h: 18482: extern volatile __bit LVDIP @ (((unsigned) &IPR2)*8) + 2;
[; ;pic18f46j13.h: 18484: extern volatile __bit LVDSTAT @ (((unsigned) &WDTCON)*8) + 6;
[; ;pic18f46j13.h: 18486: extern volatile __bit MODE0 @ (((unsigned) &PMMODEH)*8) + 0;
[; ;pic18f46j13.h: 18488: extern volatile __bit MODE1 @ (((unsigned) &PMMODEH)*8) + 1;
[; ;pic18f46j13.h: 18490: extern volatile __bit MODE16 @ (((unsigned) &PMMODEH)*8) + 2;
[; ;pic18f46j13.h: 18492: extern volatile __bit MSK01 @ (((unsigned) &SSP1ADD)*8) + 0;
[; ;pic18f46j13.h: 18494: extern volatile __bit MSK02 @ (((unsigned) &SSP2ADD)*8) + 0;
[; ;pic18f46j13.h: 18496: extern volatile __bit MSK11 @ (((unsigned) &SSP1ADD)*8) + 1;
[; ;pic18f46j13.h: 18498: extern volatile __bit MSK12 @ (((unsigned) &SSP2ADD)*8) + 1;
[; ;pic18f46j13.h: 18500: extern volatile __bit MSK21 @ (((unsigned) &SSP1ADD)*8) + 2;
[; ;pic18f46j13.h: 18502: extern volatile __bit MSK22 @ (((unsigned) &SSP2ADD)*8) + 2;
[; ;pic18f46j13.h: 18504: extern volatile __bit MSK31 @ (((unsigned) &SSP1ADD)*8) + 3;
[; ;pic18f46j13.h: 18506: extern volatile __bit MSK32 @ (((unsigned) &SSP2ADD)*8) + 3;
[; ;pic18f46j13.h: 18508: extern volatile __bit MSK41 @ (((unsigned) &SSP1ADD)*8) + 4;
[; ;pic18f46j13.h: 18510: extern volatile __bit MSK42 @ (((unsigned) &SSP2ADD)*8) + 4;
[; ;pic18f46j13.h: 18512: extern volatile __bit MSK51 @ (((unsigned) &SSP1ADD)*8) + 5;
[; ;pic18f46j13.h: 18514: extern volatile __bit MSK52 @ (((unsigned) &SSP2ADD)*8) + 5;
[; ;pic18f46j13.h: 18516: extern volatile __bit MSK61 @ (((unsigned) &SSP1ADD)*8) + 6;
[; ;pic18f46j13.h: 18518: extern volatile __bit MSK62 @ (((unsigned) &SSP2ADD)*8) + 6;
[; ;pic18f46j13.h: 18520: extern volatile __bit MSK71 @ (((unsigned) &SSP1ADD)*8) + 7;
[; ;pic18f46j13.h: 18522: extern volatile __bit MSK72 @ (((unsigned) &SSP2ADD)*8) + 7;
[; ;pic18f46j13.h: 18524: extern volatile __bit NEGATIVE @ (((unsigned) &STATUS)*8) + 4;
[; ;pic18f46j13.h: 18526: extern volatile __bit NOT_A @ (((unsigned) &SSP1STAT)*8) + 5;
[; ;pic18f46j13.h: 18528: extern volatile __bit NOT_A2 @ (((unsigned) &SSP2STAT)*8) + 5;
[; ;pic18f46j13.h: 18530: extern volatile __bit NOT_ADDRESS @ (((unsigned) &SSP1STAT)*8) + 5;
[; ;pic18f46j13.h: 18532: extern volatile __bit NOT_ADDRESS2 @ (((unsigned) &SSP2STAT)*8) + 5;
[; ;pic18f46j13.h: 18534: extern volatile __bit NOT_BOR @ (((unsigned) &RCON)*8) + 0;
[; ;pic18f46j13.h: 18536: extern volatile __bit NOT_CM @ (((unsigned) &RCON)*8) + 5;
[; ;pic18f46j13.h: 18538: extern volatile __bit NOT_DONE @ (((unsigned) &ADCON0)*8) + 1;
[; ;pic18f46j13.h: 18540: extern volatile __bit NOT_PD @ (((unsigned) &RCON)*8) + 2;
[; ;pic18f46j13.h: 18542: extern volatile __bit NOT_POR @ (((unsigned) &RCON)*8) + 1;
[; ;pic18f46j13.h: 18544: extern volatile __bit NOT_RBPU @ (((unsigned) &INTCON2)*8) + 7;
[; ;pic18f46j13.h: 18546: extern volatile __bit NOT_RC8 @ (((unsigned) &RCSTA1)*8) + 6;
[; ;pic18f46j13.h: 18548: extern volatile __bit NOT_RI @ (((unsigned) &RCON)*8) + 4;
[; ;pic18f46j13.h: 18550: extern volatile __bit NOT_SS1 @ (((unsigned) &PORTA)*8) + 5;
[; ;pic18f46j13.h: 18552: extern volatile __bit NOT_T1DONE @ (((unsigned) &T1GCON)*8) + 3;
[; ;pic18f46j13.h: 18554: extern volatile __bit NOT_T1SYNC @ (((unsigned) &T1CON)*8) + 2;
[; ;pic18f46j13.h: 18556: extern volatile __bit NOT_T3SYNC @ (((unsigned) &T3CON)*8) + 2;
[; ;pic18f46j13.h: 18558: extern volatile __bit NOT_T5DONE @ (((unsigned) &T5GCON)*8) + 3;
[; ;pic18f46j13.h: 18560: extern volatile __bit NOT_T5SYNC @ (((unsigned) &T5CON)*8) + 2;
[; ;pic18f46j13.h: 18562: extern volatile __bit NOT_TO @ (((unsigned) &RCON)*8) + 3;
[; ;pic18f46j13.h: 18564: extern volatile __bit NOT_TX8 @ (((unsigned) &TXSTA1)*8) + 6;
[; ;pic18f46j13.h: 18566: extern volatile __bit NOT_W @ (((unsigned) &SSP1STAT)*8) + 2;
[; ;pic18f46j13.h: 18568: extern volatile __bit NOT_W2 @ (((unsigned) &SSP2STAT)*8) + 2;
[; ;pic18f46j13.h: 18570: extern volatile __bit NOT_WRITE @ (((unsigned) &SSP1STAT)*8) + 2;
[; ;pic18f46j13.h: 18572: extern volatile __bit NOT_WRITE2 @ (((unsigned) &SSP2STAT)*8) + 2;
[; ;pic18f46j13.h: 18574: extern volatile __bit OB0E @ (((unsigned) &PMSTATL)*8) + 0;
[; ;pic18f46j13.h: 18576: extern volatile __bit OB1E @ (((unsigned) &PMSTATL)*8) + 1;
[; ;pic18f46j13.h: 18578: extern volatile __bit OB2E @ (((unsigned) &PMSTATL)*8) + 2;
[; ;pic18f46j13.h: 18580: extern volatile __bit OB3E @ (((unsigned) &PMSTATL)*8) + 3;
[; ;pic18f46j13.h: 18582: extern volatile __bit OBE @ (((unsigned) &PMSTATL)*8) + 7;
[; ;pic18f46j13.h: 18584: extern volatile __bit OBUF @ (((unsigned) &PMSTATL)*8) + 6;
[; ;pic18f46j13.h: 18586: extern volatile __bit OERR1 @ (((unsigned) &RCSTA1)*8) + 1;
[; ;pic18f46j13.h: 18588: extern volatile __bit OERR2 @ (((unsigned) &RCSTA2)*8) + 1;
[; ;pic18f46j13.h: 18590: extern volatile __bit OSC1 @ (((unsigned) &PORTA)*8) + 7;
[; ;pic18f46j13.h: 18592: extern volatile __bit OSC2 @ (((unsigned) &PORTA)*8) + 6;
[; ;pic18f46j13.h: 18594: extern volatile __bit OSCFIE @ (((unsigned) &PIE2)*8) + 7;
[; ;pic18f46j13.h: 18596: extern volatile __bit OSCFIF @ (((unsigned) &PIR2)*8) + 7;
[; ;pic18f46j13.h: 18598: extern volatile __bit OSCFIP @ (((unsigned) &IPR2)*8) + 7;
[; ;pic18f46j13.h: 18600: extern volatile __bit OSTS @ (((unsigned) &OSCCON)*8) + 3;
[; ;pic18f46j13.h: 18602: extern volatile __bit OV @ (((unsigned) &STATUS)*8) + 3;
[; ;pic18f46j13.h: 18604: extern volatile __bit OVERFLOW @ (((unsigned) &STATUS)*8) + 3;
[; ;pic18f46j13.h: 18606: extern volatile __bit P1DC0 @ (((unsigned) &ECCP1DEL)*8) + 0;
[; ;pic18f46j13.h: 18608: extern volatile __bit P1DC1 @ (((unsigned) &ECCP1DEL)*8) + 1;
[; ;pic18f46j13.h: 18610: extern volatile __bit P1DC2 @ (((unsigned) &ECCP1DEL)*8) + 2;
[; ;pic18f46j13.h: 18612: extern volatile __bit P1DC3 @ (((unsigned) &ECCP1DEL)*8) + 3;
[; ;pic18f46j13.h: 18614: extern volatile __bit P1DC4 @ (((unsigned) &ECCP1DEL)*8) + 4;
[; ;pic18f46j13.h: 18616: extern volatile __bit P1DC5 @ (((unsigned) &ECCP1DEL)*8) + 5;
[; ;pic18f46j13.h: 18618: extern volatile __bit P1DC6 @ (((unsigned) &ECCP1DEL)*8) + 6;
[; ;pic18f46j13.h: 18620: extern volatile __bit P1M0 @ (((unsigned) &CCP1CON)*8) + 6;
[; ;pic18f46j13.h: 18622: extern volatile __bit P1M1 @ (((unsigned) &CCP1CON)*8) + 7;
[; ;pic18f46j13.h: 18624: extern volatile __bit P1RSEN @ (((unsigned) &ECCP1DEL)*8) + 7;
[; ;pic18f46j13.h: 18626: extern volatile __bit P2 @ (((unsigned) &SSP2STAT)*8) + 4;
[; ;pic18f46j13.h: 18628: extern volatile __bit P2DC02 @ (((unsigned) &PSTR2CON)*8) + 0;
[; ;pic18f46j13.h: 18630: extern volatile __bit P2DC0CON @ (((unsigned) &PSTR2CON)*8) + 0;
[; ;pic18f46j13.h: 18632: extern volatile __bit P2DC12 @ (((unsigned) &PSTR2CON)*8) + 1;
[; ;pic18f46j13.h: 18634: extern volatile __bit P2DC1CON @ (((unsigned) &PSTR2CON)*8) + 1;
[; ;pic18f46j13.h: 18636: extern volatile __bit P2DC22 @ (((unsigned) &PSTR2CON)*8) + 2;
[; ;pic18f46j13.h: 18638: extern volatile __bit P2DC2CON @ (((unsigned) &PSTR2CON)*8) + 2;
[; ;pic18f46j13.h: 18640: extern volatile __bit P2DC32 @ (((unsigned) &PSTR2CON)*8) + 3;
[; ;pic18f46j13.h: 18642: extern volatile __bit P2DC3CON @ (((unsigned) &PSTR2CON)*8) + 3;
[; ;pic18f46j13.h: 18644: extern volatile __bit P2DC42 @ (((unsigned) &PSTR2CON)*8) + 4;
[; ;pic18f46j13.h: 18646: extern volatile __bit P2DC4CON @ (((unsigned) &PSTR2CON)*8) + 4;
[; ;pic18f46j13.h: 18648: extern volatile __bit P2DC52 @ (((unsigned) &PSTR2CON)*8) + 5;
[; ;pic18f46j13.h: 18650: extern volatile __bit P2DC5CON @ (((unsigned) &PSTR2CON)*8) + 5;
[; ;pic18f46j13.h: 18652: extern volatile __bit P2DC62 @ (((unsigned) &PSTR2CON)*8) + 6;
[; ;pic18f46j13.h: 18654: extern volatile __bit P2DC6CON @ (((unsigned) &PSTR2CON)*8) + 6;
[; ;pic18f46j13.h: 18656: extern volatile __bit P2M0 @ (((unsigned) &CCP2CON)*8) + 6;
[; ;pic18f46j13.h: 18658: extern volatile __bit P2M1 @ (((unsigned) &CCP2CON)*8) + 7;
[; ;pic18f46j13.h: 18660: extern volatile __bit P2RSEN @ (((unsigned) &ECCP2DEL)*8) + 7;
[; ;pic18f46j13.h: 18662: extern volatile __bit P3DC0 @ (((unsigned) &ECCP3DEL)*8) + 0;
[; ;pic18f46j13.h: 18664: extern volatile __bit P3DC1 @ (((unsigned) &ECCP3DEL)*8) + 1;
[; ;pic18f46j13.h: 18666: extern volatile __bit P3DC2 @ (((unsigned) &ECCP3DEL)*8) + 2;
[; ;pic18f46j13.h: 18668: extern volatile __bit P3DC3 @ (((unsigned) &ECCP3DEL)*8) + 3;
[; ;pic18f46j13.h: 18670: extern volatile __bit P3DC4 @ (((unsigned) &ECCP3DEL)*8) + 4;
[; ;pic18f46j13.h: 18672: extern volatile __bit P3DC5 @ (((unsigned) &ECCP3DEL)*8) + 5;
[; ;pic18f46j13.h: 18674: extern volatile __bit P3DC6 @ (((unsigned) &ECCP3DEL)*8) + 6;
[; ;pic18f46j13.h: 18676: extern volatile __bit P3M0 @ (((unsigned) &CCP3CON)*8) + 6;
[; ;pic18f46j13.h: 18678: extern volatile __bit P3M1 @ (((unsigned) &CCP3CON)*8) + 7;
[; ;pic18f46j13.h: 18680: extern volatile __bit P3RSEN @ (((unsigned) &ECCP3DEL)*8) + 7;
[; ;pic18f46j13.h: 18682: extern volatile __bit PA1 @ (((unsigned) &PORTC)*8) + 2;
[; ;pic18f46j13.h: 18684: extern volatile __bit PA2 @ (((unsigned) &PORTC)*8) + 1;
[; ;pic18f46j13.h: 18686: extern volatile __bit PB2 @ (((unsigned) &PORTE)*8) + 2;
[; ;pic18f46j13.h: 18688: extern volatile __bit PC2 @ (((unsigned) &PORTE)*8) + 1;
[; ;pic18f46j13.h: 18690: extern volatile __bit PCFG0 @ (((unsigned) &ANCON0)*8) + 0;
[; ;pic18f46j13.h: 18692: extern volatile __bit PCFG1 @ (((unsigned) &ANCON0)*8) + 1;
[; ;pic18f46j13.h: 18694: extern volatile __bit PCFG10 @ (((unsigned) &ANCON1)*8) + 2;
[; ;pic18f46j13.h: 18696: extern volatile __bit PCFG11 @ (((unsigned) &ANCON1)*8) + 3;
[; ;pic18f46j13.h: 18698: extern volatile __bit PCFG12 @ (((unsigned) &ANCON1)*8) + 4;
[; ;pic18f46j13.h: 18700: extern volatile __bit PCFG15 @ (((unsigned) &ANCON1)*8) + 7;
[; ;pic18f46j13.h: 18702: extern volatile __bit PCFG2 @ (((unsigned) &ANCON0)*8) + 2;
[; ;pic18f46j13.h: 18704: extern volatile __bit PCFG3 @ (((unsigned) &ANCON0)*8) + 3;
[; ;pic18f46j13.h: 18706: extern volatile __bit PCFG4 @ (((unsigned) &ANCON0)*8) + 4;
[; ;pic18f46j13.h: 18708: extern volatile __bit PCFG5 @ (((unsigned) &ANCON0)*8) + 5;
[; ;pic18f46j13.h: 18710: extern volatile __bit PCFG6 @ (((unsigned) &ANCON0)*8) + 6;
[; ;pic18f46j13.h: 18712: extern volatile __bit PCFG7 @ (((unsigned) &ANCON0)*8) + 7;
[; ;pic18f46j13.h: 18714: extern volatile __bit PCFG8 @ (((unsigned) &ANCON1)*8) + 0;
[; ;pic18f46j13.h: 18716: extern volatile __bit PCFG9 @ (((unsigned) &ANCON1)*8) + 1;
[; ;pic18f46j13.h: 18718: extern volatile __bit PD @ (((unsigned) &RCON)*8) + 2;
[; ;pic18f46j13.h: 18720: extern volatile __bit PEIE @ (((unsigned) &INTCON)*8) + 6;
[; ;pic18f46j13.h: 18722: extern volatile __bit PEIE_GIEL @ (((unsigned) &INTCON)*8) + 6;
[; ;pic18f46j13.h: 18724: extern volatile __bit PEN1 @ (((unsigned) &SSP1CON2)*8) + 2;
[; ;pic18f46j13.h: 18726: extern volatile __bit PEN2 @ (((unsigned) &SSP2CON2)*8) + 2;
[; ;pic18f46j13.h: 18728: extern volatile __bit PGC @ (((unsigned) &PORTB)*8) + 6;
[; ;pic18f46j13.h: 18730: extern volatile __bit PGD @ (((unsigned) &PORTB)*8) + 7;
[; ;pic18f46j13.h: 18732: extern volatile __bit PLLEN @ (((unsigned) &OSCTUNE)*8) + 6;
[; ;pic18f46j13.h: 18734: extern volatile __bit PMA0 @ (((unsigned) &PORTB)*8) + 5;
[; ;pic18f46j13.h: 18736: extern volatile __bit PMA1 @ (((unsigned) &PORTB)*8) + 4;
[; ;pic18f46j13.h: 18738: extern volatile __bit PMA2 @ (((unsigned) &PORTB)*8) + 3;
[; ;pic18f46j13.h: 18740: extern volatile __bit PMA3 @ (((unsigned) &PORTB)*8) + 2;
[; ;pic18f46j13.h: 18742: extern volatile __bit PMA4 @ (((unsigned) &PORTC)*8) + 7;
[; ;pic18f46j13.h: 18744: extern volatile __bit PMA5 @ (((unsigned) &PORTC)*8) + 6;
[; ;pic18f46j13.h: 18746: extern volatile __bit PMA6 @ (((unsigned) &PORTA)*8) + 0;
[; ;pic18f46j13.h: 18748: extern volatile __bit PMA7 @ (((unsigned) &PORTA)*8) + 1;
[; ;pic18f46j13.h: 18750: extern volatile __bit PMBE @ (((unsigned) &PORTB)*8) + 1;
[; ;pic18f46j13.h: 18752: extern volatile __bit PMCS @ (((unsigned) &PORTE)*8) + 2;
[; ;pic18f46j13.h: 18754: extern volatile __bit PMD0 @ (((unsigned) &PORTD)*8) + 0;
[; ;pic18f46j13.h: 18756: extern volatile __bit PMD1 @ (((unsigned) &PORTD)*8) + 1;
[; ;pic18f46j13.h: 18758: extern volatile __bit PMD2 @ (((unsigned) &PORTD)*8) + 2;
[; ;pic18f46j13.h: 18760: extern volatile __bit PMD3 @ (((unsigned) &PORTD)*8) + 3;
[; ;pic18f46j13.h: 18762: extern volatile __bit PMD4 @ (((unsigned) &PORTD)*8) + 4;
[; ;pic18f46j13.h: 18764: extern volatile __bit PMD5 @ (((unsigned) &PORTD)*8) + 5;
[; ;pic18f46j13.h: 18766: extern volatile __bit PMD6 @ (((unsigned) &PORTD)*8) + 6;
[; ;pic18f46j13.h: 18768: extern volatile __bit PMD7 @ (((unsigned) &PORTD)*8) + 7;
[; ;pic18f46j13.h: 18770: extern volatile __bit PMDADC @ (((unsigned) &PMDIS0)*8) + 0;
[; ;pic18f46j13.h: 18772: extern volatile __bit PMDCCP10 @ (((unsigned) &PMDIS3)*8) + 7;
[; ;pic18f46j13.h: 18774: extern volatile __bit PMDCCP4 @ (((unsigned) &PMDIS3)*8) + 1;
[; ;pic18f46j13.h: 18776: extern volatile __bit PMDCCP5 @ (((unsigned) &PMDIS3)*8) + 2;
[; ;pic18f46j13.h: 18778: extern volatile __bit PMDCCP6 @ (((unsigned) &PMDIS3)*8) + 3;
[; ;pic18f46j13.h: 18780: extern volatile __bit PMDCCP7 @ (((unsigned) &PMDIS3)*8) + 4;
[; ;pic18f46j13.h: 18782: extern volatile __bit PMDCCP8 @ (((unsigned) &PMDIS3)*8) + 5;
[; ;pic18f46j13.h: 18784: extern volatile __bit PMDCCP9 @ (((unsigned) &PMDIS3)*8) + 6;
[; ;pic18f46j13.h: 18786: extern volatile __bit PMDCMP1 @ (((unsigned) &PMDIS2)*8) + 0;
[; ;pic18f46j13.h: 18788: extern volatile __bit PMDCMP2 @ (((unsigned) &PMDIS2)*8) + 1;
[; ;pic18f46j13.h: 18790: extern volatile __bit PMDCMP3 @ (((unsigned) &PMDIS2)*8) + 2;
[; ;pic18f46j13.h: 18792: extern volatile __bit PMDCTMU @ (((unsigned) &PMDIS1)*8) + 6;
[; ;pic18f46j13.h: 18794: extern volatile __bit PMDECCP1 @ (((unsigned) &PMDIS0)*8) + 5;
[; ;pic18f46j13.h: 18796: extern volatile __bit PMDECCP2 @ (((unsigned) &PMDIS0)*8) + 6;
[; ;pic18f46j13.h: 18798: extern volatile __bit PMDECCP3 @ (((unsigned) &PMDIS0)*8) + 7;
[; ;pic18f46j13.h: 18800: extern volatile __bit PMDMSSP1 @ (((unsigned) &PMDIS0)*8) + 1;
[; ;pic18f46j13.h: 18802: extern volatile __bit PMDMSSP2 @ (((unsigned) &PMDIS0)*8) + 2;
[; ;pic18f46j13.h: 18804: extern volatile __bit PMDPSP @ (((unsigned) &PMDIS1)*8) + 7;
[; ;pic18f46j13.h: 18806: extern volatile __bit PMDRTCC @ (((unsigned) &PMDIS1)*8) + 5;
[; ;pic18f46j13.h: 18808: extern volatile __bit PMDTMR1 @ (((unsigned) &PMDIS1)*8) + 1;
[; ;pic18f46j13.h: 18810: extern volatile __bit PMDTMR2 @ (((unsigned) &PMDIS1)*8) + 2;
[; ;pic18f46j13.h: 18812: extern volatile __bit PMDTMR3 @ (((unsigned) &PMDIS1)*8) + 3;
[; ;pic18f46j13.h: 18814: extern volatile __bit PMDTMR4 @ (((unsigned) &PMDIS1)*8) + 4;
[; ;pic18f46j13.h: 18816: extern volatile __bit PMDTMR5 @ (((unsigned) &PMDIS2)*8) + 3;
[; ;pic18f46j13.h: 18818: extern volatile __bit PMDTMR6 @ (((unsigned) &PMDIS2)*8) + 4;
[; ;pic18f46j13.h: 18820: extern volatile __bit PMDTMR8 @ (((unsigned) &PMDIS2)*8) + 6;
[; ;pic18f46j13.h: 18822: extern volatile __bit PMDUART1 @ (((unsigned) &PMDIS0)*8) + 3;
[; ;pic18f46j13.h: 18824: extern volatile __bit PMDUART2 @ (((unsigned) &PMDIS0)*8) + 4;
[; ;pic18f46j13.h: 18826: extern volatile __bit PMPBE @ (((unsigned) &PORTB)*8) + 1;
[; ;pic18f46j13.h: 18828: extern volatile __bit PMPCS @ (((unsigned) &PORTE)*8) + 2;
[; ;pic18f46j13.h: 18830: extern volatile __bit PMPEN @ (((unsigned) &PMCONH)*8) + 7;
[; ;pic18f46j13.h: 18832: extern volatile __bit PMPIE @ (((unsigned) &PIE1)*8) + 7;
[; ;pic18f46j13.h: 18834: extern volatile __bit PMPIF @ (((unsigned) &PIR1)*8) + 7;
[; ;pic18f46j13.h: 18836: extern volatile __bit PMPIP @ (((unsigned) &IPR1)*8) + 7;
[; ;pic18f46j13.h: 18838: extern volatile __bit PMPRD @ (((unsigned) &PORTE)*8) + 0;
[; ;pic18f46j13.h: 18840: extern volatile __bit PMPTTL @ (((unsigned) &PADCFG1)*8) + 0;
[; ;pic18f46j13.h: 18842: extern volatile __bit PMPWR @ (((unsigned) &PORTE)*8) + 1;
[; ;pic18f46j13.h: 18844: extern volatile __bit PMRD @ (((unsigned) &PORTE)*8) + 0;
[; ;pic18f46j13.h: 18846: extern volatile __bit PMWR @ (((unsigned) &PORTE)*8) + 1;
[; ;pic18f46j13.h: 18848: extern volatile __bit POR @ (((unsigned) &RCON)*8) + 1;
[; ;pic18f46j13.h: 18850: extern volatile __bit PRISD @ (((unsigned) &OSCCON2)*8) + 2;
[; ;pic18f46j13.h: 18852: extern volatile __bit PSA @ (((unsigned) &T0CON)*8) + 3;
[; ;pic18f46j13.h: 18854: extern volatile __bit PSPIE @ (((unsigned) &PIE1)*8) + 7;
[; ;pic18f46j13.h: 18856: extern volatile __bit PSPIF @ (((unsigned) &PIR1)*8) + 7;
[; ;pic18f46j13.h: 18858: extern volatile __bit PSPIP @ (((unsigned) &IPR1)*8) + 7;
[; ;pic18f46j13.h: 18860: extern volatile __bit PSPMD @ (((unsigned) &PMDIS1)*8) + 7;
[; ;pic18f46j13.h: 18862: extern volatile __bit PSS1AC0 @ (((unsigned) &ECCP1AS)*8) + 2;
[; ;pic18f46j13.h: 18864: extern volatile __bit PSS1AC1 @ (((unsigned) &ECCP1AS)*8) + 3;
[; ;pic18f46j13.h: 18866: extern volatile __bit PSS1BD0 @ (((unsigned) &ECCP1AS)*8) + 0;
[; ;pic18f46j13.h: 18868: extern volatile __bit PSS1BD1 @ (((unsigned) &ECCP1AS)*8) + 1;
[; ;pic18f46j13.h: 18870: extern volatile __bit PSS2AC0 @ (((unsigned) &ECCP2AS)*8) + 2;
[; ;pic18f46j13.h: 18872: extern volatile __bit PSS2AC1 @ (((unsigned) &ECCP2AS)*8) + 3;
[; ;pic18f46j13.h: 18874: extern volatile __bit PSS2BD0 @ (((unsigned) &ECCP2AS)*8) + 0;
[; ;pic18f46j13.h: 18876: extern volatile __bit PSS2BD1 @ (((unsigned) &ECCP2AS)*8) + 1;
[; ;pic18f46j13.h: 18878: extern volatile __bit PSS3AC0 @ (((unsigned) &ECCP3AS)*8) + 2;
[; ;pic18f46j13.h: 18880: extern volatile __bit PSS3AC1 @ (((unsigned) &ECCP3AS)*8) + 3;
[; ;pic18f46j13.h: 18882: extern volatile __bit PSS3BD0 @ (((unsigned) &ECCP3AS)*8) + 0;
[; ;pic18f46j13.h: 18884: extern volatile __bit PSS3BD1 @ (((unsigned) &ECCP3AS)*8) + 1;
[; ;pic18f46j13.h: 18886: extern volatile __bit PTBEEN @ (((unsigned) &PMCONH)*8) + 2;
[; ;pic18f46j13.h: 18888: extern volatile __bit PTEN0 @ (((unsigned) &PMEL)*8) + 0;
[; ;pic18f46j13.h: 18890: extern volatile __bit PTEN1 @ (((unsigned) &PMEL)*8) + 1;
[; ;pic18f46j13.h: 18892: extern volatile __bit PTEN10 @ (((unsigned) &PMEH)*8) + 2;
[; ;pic18f46j13.h: 18894: extern volatile __bit PTEN11 @ (((unsigned) &PMEH)*8) + 3;
[; ;pic18f46j13.h: 18896: extern volatile __bit PTEN12 @ (((unsigned) &PMEH)*8) + 4;
[; ;pic18f46j13.h: 18898: extern volatile __bit PTEN13 @ (((unsigned) &PMEH)*8) + 5;
[; ;pic18f46j13.h: 18900: extern volatile __bit PTEN14 @ (((unsigned) &PMEH)*8) + 6;
[; ;pic18f46j13.h: 18902: extern volatile __bit PTEN15 @ (((unsigned) &PMEH)*8) + 7;
[; ;pic18f46j13.h: 18904: extern volatile __bit PTEN2 @ (((unsigned) &PMEL)*8) + 2;
[; ;pic18f46j13.h: 18906: extern volatile __bit PTEN3 @ (((unsigned) &PMEL)*8) + 3;
[; ;pic18f46j13.h: 18908: extern volatile __bit PTEN4 @ (((unsigned) &PMEL)*8) + 4;
[; ;pic18f46j13.h: 18910: extern volatile __bit PTEN5 @ (((unsigned) &PMEL)*8) + 5;
[; ;pic18f46j13.h: 18912: extern volatile __bit PTEN6 @ (((unsigned) &PMEL)*8) + 6;
[; ;pic18f46j13.h: 18914: extern volatile __bit PTEN7 @ (((unsigned) &PMEL)*8) + 7;
[; ;pic18f46j13.h: 18916: extern volatile __bit PTEN8 @ (((unsigned) &PMEH)*8) + 0;
[; ;pic18f46j13.h: 18918: extern volatile __bit PTEN9 @ (((unsigned) &PMEH)*8) + 1;
[; ;pic18f46j13.h: 18920: extern volatile __bit PTRDEN @ (((unsigned) &PMCONH)*8) + 0;
[; ;pic18f46j13.h: 18922: extern volatile __bit PTWREN @ (((unsigned) &PMCONH)*8) + 1;
[; ;pic18f46j13.h: 18924: extern volatile __bit RA0 @ (((unsigned) &PORTA)*8) + 0;
[; ;pic18f46j13.h: 18926: extern volatile __bit RA1 @ (((unsigned) &PORTA)*8) + 1;
[; ;pic18f46j13.h: 18928: extern volatile __bit RA2 @ (((unsigned) &PORTA)*8) + 2;
[; ;pic18f46j13.h: 18930: extern volatile __bit RA3 @ (((unsigned) &PORTA)*8) + 3;
[; ;pic18f46j13.h: 18932: extern volatile __bit RA5 @ (((unsigned) &PORTA)*8) + 5;
[; ;pic18f46j13.h: 18934: extern volatile __bit RA6 @ (((unsigned) &PORTA)*8) + 6;
[; ;pic18f46j13.h: 18936: extern volatile __bit RA7 @ (((unsigned) &PORTA)*8) + 7;
[; ;pic18f46j13.h: 18938: extern volatile __bit RB0 @ (((unsigned) &PORTB)*8) + 0;
[; ;pic18f46j13.h: 18940: extern volatile __bit RB1 @ (((unsigned) &PORTB)*8) + 1;
[; ;pic18f46j13.h: 18942: extern volatile __bit RB2 @ (((unsigned) &PORTB)*8) + 2;
[; ;pic18f46j13.h: 18944: extern volatile __bit RB3 @ (((unsigned) &PORTB)*8) + 3;
[; ;pic18f46j13.h: 18946: extern volatile __bit RB4 @ (((unsigned) &PORTB)*8) + 4;
[; ;pic18f46j13.h: 18948: extern volatile __bit RB5 @ (((unsigned) &PORTB)*8) + 5;
[; ;pic18f46j13.h: 18950: extern volatile __bit RB6 @ (((unsigned) &PORTB)*8) + 6;
[; ;pic18f46j13.h: 18952: extern volatile __bit RB7 @ (((unsigned) &PORTB)*8) + 7;
[; ;pic18f46j13.h: 18954: extern volatile __bit RBIE @ (((unsigned) &INTCON)*8) + 3;
[; ;pic18f46j13.h: 18956: extern volatile __bit RBIF @ (((unsigned) &INTCON)*8) + 0;
[; ;pic18f46j13.h: 18958: extern volatile __bit RBIP @ (((unsigned) &INTCON2)*8) + 0;
[; ;pic18f46j13.h: 18960: extern volatile __bit RBPU @ (((unsigned) &INTCON2)*8) + 7;
[; ;pic18f46j13.h: 18962: extern volatile __bit RC0 @ (((unsigned) &PORTC)*8) + 0;
[; ;pic18f46j13.h: 18964: extern volatile __bit RC1 @ (((unsigned) &PORTC)*8) + 1;
[; ;pic18f46j13.h: 18966: extern volatile __bit RC1IE @ (((unsigned) &PIE1)*8) + 5;
[; ;pic18f46j13.h: 18968: extern volatile __bit RC1IF @ (((unsigned) &PIR1)*8) + 5;
[; ;pic18f46j13.h: 18970: extern volatile __bit RC1IP @ (((unsigned) &IPR1)*8) + 5;
[; ;pic18f46j13.h: 18972: extern volatile __bit RC2 @ (((unsigned) &PORTC)*8) + 2;
[; ;pic18f46j13.h: 18974: extern volatile __bit RC2IE @ (((unsigned) &PIE3)*8) + 5;
[; ;pic18f46j13.h: 18976: extern volatile __bit RC2IF @ (((unsigned) &PIR3)*8) + 5;
[; ;pic18f46j13.h: 18978: extern volatile __bit RC2IP @ (((unsigned) &IPR3)*8) + 5;
[; ;pic18f46j13.h: 18980: extern volatile __bit RC3 @ (((unsigned) &PORTC)*8) + 3;
[; ;pic18f46j13.h: 18982: extern volatile __bit RC4 @ (((unsigned) &PORTC)*8) + 4;
[; ;pic18f46j13.h: 18984: extern volatile __bit RC5 @ (((unsigned) &PORTC)*8) + 5;
[; ;pic18f46j13.h: 18986: extern volatile __bit RC6 @ (((unsigned) &PORTC)*8) + 6;
[; ;pic18f46j13.h: 18988: extern volatile __bit RC7 @ (((unsigned) &PORTC)*8) + 7;
[; ;pic18f46j13.h: 18990: extern volatile __bit RC8_9 @ (((unsigned) &RCSTA1)*8) + 6;
[; ;pic18f46j13.h: 18992: extern volatile __bit RC8_92 @ (((unsigned) &RCSTA2)*8) + 6;
[; ;pic18f46j13.h: 18994: extern volatile __bit RC9 @ (((unsigned) &RCSTA1)*8) + 6;
[; ;pic18f46j13.h: 18996: extern volatile __bit RC92 @ (((unsigned) &RCSTA2)*8) + 6;
[; ;pic18f46j13.h: 18998: extern volatile __bit RCD8 @ (((unsigned) &RCSTA1)*8) + 0;
[; ;pic18f46j13.h: 19000: extern volatile __bit RCD82 @ (((unsigned) &RCSTA2)*8) + 0;
[; ;pic18f46j13.h: 19002: extern volatile __bit RCEN1 @ (((unsigned) &SSP1CON2)*8) + 3;
[; ;pic18f46j13.h: 19004: extern volatile __bit RCEN2 @ (((unsigned) &SSP2CON2)*8) + 3;
[; ;pic18f46j13.h: 19006: extern volatile __bit RCIDL1 @ (((unsigned) &BAUDCON1)*8) + 6;
[; ;pic18f46j13.h: 19008: extern volatile __bit RCIDL2 @ (((unsigned) &BAUDCON2)*8) + 6;
[; ;pic18f46j13.h: 19010: extern volatile __bit RCIE @ (((unsigned) &PIE1)*8) + 5;
[; ;pic18f46j13.h: 19012: extern volatile __bit RCIF @ (((unsigned) &PIR1)*8) + 5;
[; ;pic18f46j13.h: 19014: extern volatile __bit RCIP @ (((unsigned) &IPR1)*8) + 5;
[; ;pic18f46j13.h: 19016: extern volatile __bit RCMT @ (((unsigned) &BAUDCON1)*8) + 6;
[; ;pic18f46j13.h: 19018: extern volatile __bit RCMT1 @ (((unsigned) &BAUDCON1)*8) + 6;
[; ;pic18f46j13.h: 19020: extern volatile __bit RCMT2 @ (((unsigned) &BAUDCON2)*8) + 6;
[; ;pic18f46j13.h: 19022: extern volatile __bit RD0 @ (((unsigned) &PORTD)*8) + 0;
[; ;pic18f46j13.h: 19024: extern volatile __bit RD1 @ (((unsigned) &PORTD)*8) + 1;
[; ;pic18f46j13.h: 19026: extern volatile __bit RD163 @ (((unsigned) &T3CON)*8) + 7;
[; ;pic18f46j13.h: 19028: extern volatile __bit RD165 @ (((unsigned) &T5CON)*8) + 1;
[; ;pic18f46j13.h: 19030: extern volatile __bit RD2 @ (((unsigned) &PORTD)*8) + 2;
[; ;pic18f46j13.h: 19032: extern volatile __bit RD3 @ (((unsigned) &PORTD)*8) + 3;
[; ;pic18f46j13.h: 19034: extern volatile __bit RD4 @ (((unsigned) &PORTD)*8) + 4;
[; ;pic18f46j13.h: 19036: extern volatile __bit RD5 @ (((unsigned) &PORTD)*8) + 5;
[; ;pic18f46j13.h: 19038: extern volatile __bit RD6 @ (((unsigned) &PORTD)*8) + 6;
[; ;pic18f46j13.h: 19040: extern volatile __bit RD7 @ (((unsigned) &PORTD)*8) + 7;
[; ;pic18f46j13.h: 19042: extern volatile __bit RDE @ (((unsigned) &PORTE)*8) + 0;
[; ;pic18f46j13.h: 19044: extern volatile __bit RDPU @ (((unsigned) &TRISE)*8) + 7;
[; ;pic18f46j13.h: 19046: extern volatile __bit RDSP @ (((unsigned) &PMCONL)*8) + 0;
[; ;pic18f46j13.h: 19048: extern volatile __bit RE0 @ (((unsigned) &PORTE)*8) + 0;
[; ;pic18f46j13.h: 19050: extern volatile __bit RE1 @ (((unsigned) &PORTE)*8) + 1;
[; ;pic18f46j13.h: 19052: extern volatile __bit RE2 @ (((unsigned) &PORTE)*8) + 2;
[; ;pic18f46j13.h: 19054: extern volatile __bit READ_WRITE @ (((unsigned) &SSP1STAT)*8) + 2;
[; ;pic18f46j13.h: 19056: extern volatile __bit READ_WRITE2 @ (((unsigned) &SSP2STAT)*8) + 2;
[; ;pic18f46j13.h: 19058: extern volatile __bit REFO @ (((unsigned) &PORTB)*8) + 2;
[; ;pic18f46j13.h: 19060: extern volatile __bit REGSLP @ (((unsigned) &WDTCON)*8) + 7;
[; ;pic18f46j13.h: 19062: extern volatile __bit RELEASE @ (((unsigned) &DSCONL)*8) + 0;
[; ;pic18f46j13.h: 19064: extern volatile __bit REPU @ (((unsigned) &TRISE)*8) + 6;
[; ;pic18f46j13.h: 19066: extern volatile __bit RI @ (((unsigned) &RCON)*8) + 4;
[; ;pic18f46j13.h: 19068: extern volatile __bit RJPU @ (((unsigned) &PORTA)*8) + 7;
[; ;pic18f46j13.h: 19070: extern volatile __bit RODIV0 @ (((unsigned) &REFOCON)*8) + 0;
[; ;pic18f46j13.h: 19072: extern volatile __bit RODIV1 @ (((unsigned) &REFOCON)*8) + 1;
[; ;pic18f46j13.h: 19074: extern volatile __bit RODIV2 @ (((unsigned) &REFOCON)*8) + 2;
[; ;pic18f46j13.h: 19076: extern volatile __bit RODIV3 @ (((unsigned) &REFOCON)*8) + 3;
[; ;pic18f46j13.h: 19078: extern volatile __bit ROON @ (((unsigned) &REFOCON)*8) + 7;
[; ;pic18f46j13.h: 19080: extern volatile __bit ROSEL @ (((unsigned) &REFOCON)*8) + 4;
[; ;pic18f46j13.h: 19082: extern volatile __bit ROSSLP @ (((unsigned) &REFOCON)*8) + 5;
[; ;pic18f46j13.h: 19084: extern volatile __bit RP0 @ (((unsigned) &PORTA)*8) + 0;
[; ;pic18f46j13.h: 19086: extern volatile __bit RP1 @ (((unsigned) &PORTA)*8) + 1;
[; ;pic18f46j13.h: 19088: extern volatile __bit RP10 @ (((unsigned) &PORTB)*8) + 7;
[; ;pic18f46j13.h: 19090: extern volatile __bit RP11 @ (((unsigned) &PORTC)*8) + 0;
[; ;pic18f46j13.h: 19092: extern volatile __bit RP12 @ (((unsigned) &PORTC)*8) + 1;
[; ;pic18f46j13.h: 19094: extern volatile __bit RP13 @ (((unsigned) &PORTC)*8) + 2;
[; ;pic18f46j13.h: 19096: extern volatile __bit RP14 @ (((unsigned) &PORTC)*8) + 3;
[; ;pic18f46j13.h: 19098: extern volatile __bit RP15 @ (((unsigned) &PORTC)*8) + 4;
[; ;pic18f46j13.h: 19100: extern volatile __bit RP16 @ (((unsigned) &PORTC)*8) + 5;
[; ;pic18f46j13.h: 19102: extern volatile __bit RP17 @ (((unsigned) &PORTC)*8) + 6;
[; ;pic18f46j13.h: 19104: extern volatile __bit RP18 @ (((unsigned) &PORTC)*8) + 7;
[; ;pic18f46j13.h: 19106: extern volatile __bit RP19 @ (((unsigned) &PORTD)*8) + 2;
[; ;pic18f46j13.h: 19108: extern volatile __bit RP2 @ (((unsigned) &PORTA)*8) + 5;
[; ;pic18f46j13.h: 19110: extern volatile __bit RP20 @ (((unsigned) &PORTD)*8) + 3;
[; ;pic18f46j13.h: 19112: extern volatile __bit RP21 @ (((unsigned) &PORTD)*8) + 4;
[; ;pic18f46j13.h: 19114: extern volatile __bit RP22 @ (((unsigned) &PORTD)*8) + 5;
[; ;pic18f46j13.h: 19116: extern volatile __bit RP23 @ (((unsigned) &PORTD)*8) + 6;
[; ;pic18f46j13.h: 19118: extern volatile __bit RP24 @ (((unsigned) &PORTD)*8) + 7;
[; ;pic18f46j13.h: 19120: extern volatile __bit RP3 @ (((unsigned) &PORTB)*8) + 0;
[; ;pic18f46j13.h: 19122: extern volatile __bit RP4 @ (((unsigned) &PORTB)*8) + 1;
[; ;pic18f46j13.h: 19124: extern volatile __bit RP5 @ (((unsigned) &PORTB)*8) + 2;
[; ;pic18f46j13.h: 19126: extern volatile __bit RP6 @ (((unsigned) &PORTB)*8) + 3;
[; ;pic18f46j13.h: 19128: extern volatile __bit RP7 @ (((unsigned) &PORTB)*8) + 4;
[; ;pic18f46j13.h: 19130: extern volatile __bit RP8 @ (((unsigned) &PORTB)*8) + 5;
[; ;pic18f46j13.h: 19132: extern volatile __bit RP9 @ (((unsigned) &PORTB)*8) + 6;
[; ;pic18f46j13.h: 19134: extern volatile __bit RSEN1 @ (((unsigned) &SSP1CON2)*8) + 1;
[; ;pic18f46j13.h: 19136: extern volatile __bit RSEN2 @ (((unsigned) &SSP2CON2)*8) + 1;
[; ;pic18f46j13.h: 19138: extern volatile __bit RTCC @ (((unsigned) &PORTB)*8) + 1;
[; ;pic18f46j13.h: 19140: extern volatile __bit RTCCIE @ (((unsigned) &PIE3)*8) + 0;
[; ;pic18f46j13.h: 19142: extern volatile __bit RTCCIF @ (((unsigned) &PIR3)*8) + 0;
[; ;pic18f46j13.h: 19144: extern volatile __bit RTCCIP @ (((unsigned) &IPR3)*8) + 0;
[; ;pic18f46j13.h: 19146: extern volatile __bit RTCCMD @ (((unsigned) &PMDIS1)*8) + 5;
[; ;pic18f46j13.h: 19148: extern volatile __bit RTCEN @ (((unsigned) &RTCCFG)*8) + 7;
[; ;pic18f46j13.h: 19150: extern volatile __bit RTCOE @ (((unsigned) &RTCCFG)*8) + 2;
[; ;pic18f46j13.h: 19152: extern volatile __bit RTCPTR0 @ (((unsigned) &RTCCFG)*8) + 0;
[; ;pic18f46j13.h: 19154: extern volatile __bit RTCPTR1 @ (((unsigned) &RTCCFG)*8) + 1;
[; ;pic18f46j13.h: 19156: extern volatile __bit RTCSYNC @ (((unsigned) &RTCCFG)*8) + 4;
[; ;pic18f46j13.h: 19158: extern volatile __bit RTCWDIS @ (((unsigned) &DSCONH)*8) + 0;
[; ;pic18f46j13.h: 19160: extern volatile __bit RTCWREN @ (((unsigned) &RTCCFG)*8) + 5;
[; ;pic18f46j13.h: 19162: extern volatile __bit RTSECSEL0 @ (((unsigned) &PADCFG1)*8) + 1;
[; ;pic18f46j13.h: 19164: extern volatile __bit RTSECSEL1 @ (((unsigned) &PADCFG1)*8) + 2;
[; ;pic18f46j13.h: 19166: extern volatile __bit RW @ (((unsigned) &SSP1STAT)*8) + 2;
[; ;pic18f46j13.h: 19168: extern volatile __bit RW1 @ (((unsigned) &SSP1STAT)*8) + 2;
[; ;pic18f46j13.h: 19170: extern volatile __bit RW2 @ (((unsigned) &SSP2STAT)*8) + 2;
[; ;pic18f46j13.h: 19172: extern volatile __bit RX1 @ (((unsigned) &PORTC)*8) + 7;
[; ;pic18f46j13.h: 19174: extern volatile __bit RX91 @ (((unsigned) &RCSTA1)*8) + 6;
[; ;pic18f46j13.h: 19176: extern volatile __bit RX92 @ (((unsigned) &RCSTA2)*8) + 6;
[; ;pic18f46j13.h: 19178: extern volatile __bit RX9D1 @ (((unsigned) &RCSTA1)*8) + 0;
[; ;pic18f46j13.h: 19180: extern volatile __bit RX9D2 @ (((unsigned) &RCSTA2)*8) + 0;
[; ;pic18f46j13.h: 19182: extern volatile __bit RXB0IE @ (((unsigned) &PIE3)*8) + 0;
[; ;pic18f46j13.h: 19184: extern volatile __bit RXB1IE @ (((unsigned) &PIE3)*8) + 1;
[; ;pic18f46j13.h: 19186: extern volatile __bit RXBNIE @ (((unsigned) &PIE3)*8) + 1;
[; ;pic18f46j13.h: 19188: extern volatile __bit RXBNIF @ (((unsigned) &PIR3)*8) + 1;
[; ;pic18f46j13.h: 19190: extern volatile __bit RXBNIP @ (((unsigned) &IPR3)*8) + 1;
[; ;pic18f46j13.h: 19192: extern volatile __bit RXCKP @ (((unsigned) &BAUDCON1)*8) + 5;
[; ;pic18f46j13.h: 19194: extern volatile __bit RXDTP1 @ (((unsigned) &BAUDCON1)*8) + 5;
[; ;pic18f46j13.h: 19196: extern volatile __bit RXDTP2 @ (((unsigned) &BAUDCON2)*8) + 5;
[; ;pic18f46j13.h: 19198: extern volatile __bit RXINC @ (((unsigned) &DMACON1)*8) + 4;
[; ;pic18f46j13.h: 19200: extern volatile __bit R_NOT_W2 @ (((unsigned) &SSP2STAT)*8) + 2;
[; ;pic18f46j13.h: 19202: extern volatile __bit R_W @ (((unsigned) &SSP1STAT)*8) + 2;
[; ;pic18f46j13.h: 19204: extern volatile __bit R_W2 @ (((unsigned) &SSP2STAT)*8) + 2;
[; ;pic18f46j13.h: 19206: extern volatile __bit R_nW2 @ (((unsigned) &SSP2STAT)*8) + 2;
[; ;pic18f46j13.h: 19208: extern volatile __bit S2 @ (((unsigned) &SSP2STAT)*8) + 3;
[; ;pic18f46j13.h: 19210: extern volatile __bit SCK1 @ (((unsigned) &PORTC)*8) + 3;
[; ;pic18f46j13.h: 19212: extern volatile __bit SCKP @ (((unsigned) &BAUDCON1)*8) + 4;
[; ;pic18f46j13.h: 19214: extern volatile __bit SCKP1 @ (((unsigned) &BAUDCON1)*8) + 4;
[; ;pic18f46j13.h: 19216: extern volatile __bit SCKP2 @ (((unsigned) &BAUDCON2)*8) + 4;
[; ;pic18f46j13.h: 19218: extern volatile __bit SCL1 @ (((unsigned) &PORTC)*8) + 3;
[; ;pic18f46j13.h: 19220: extern volatile __bit SCL2 @ (((unsigned) &PORTD)*8) + 0;
[; ;pic18f46j13.h: 19222: extern volatile __bit SCS0 @ (((unsigned) &OSCCON)*8) + 0;
[; ;pic18f46j13.h: 19224: extern volatile __bit SCS1 @ (((unsigned) &OSCCON)*8) + 1;
[; ;pic18f46j13.h: 19226: extern volatile __bit SDA1 @ (((unsigned) &PORTC)*8) + 4;
[; ;pic18f46j13.h: 19228: extern volatile __bit SDA2 @ (((unsigned) &PORTD)*8) + 1;
[; ;pic18f46j13.h: 19230: extern volatile __bit SDI1 @ (((unsigned) &PORTC)*8) + 4;
[; ;pic18f46j13.h: 19232: extern volatile __bit SDO1 @ (((unsigned) &PORTC)*8) + 5;
[; ;pic18f46j13.h: 19234: extern volatile __bit SEN1 @ (((unsigned) &SSP1CON2)*8) + 0;
[; ;pic18f46j13.h: 19236: extern volatile __bit SEN2 @ (((unsigned) &SSP2CON2)*8) + 0;
[; ;pic18f46j13.h: 19238: extern volatile __bit SENDB1 @ (((unsigned) &TXSTA1)*8) + 3;
[; ;pic18f46j13.h: 19240: extern volatile __bit SENDB2 @ (((unsigned) &TXSTA2)*8) + 3;
[; ;pic18f46j13.h: 19242: extern volatile __bit SMP1 @ (((unsigned) &SSP1STAT)*8) + 7;
[; ;pic18f46j13.h: 19244: extern volatile __bit SMP2 @ (((unsigned) &SSP2STAT)*8) + 7;
[; ;pic18f46j13.h: 19246: extern volatile __bit SOSCDRV @ (((unsigned) &OSCCON2)*8) + 4;
[; ;pic18f46j13.h: 19248: extern volatile __bit SOSCEN @ (((unsigned) &T1CON)*8) + 3;
[; ;pic18f46j13.h: 19250: extern volatile __bit SOSCEN3 @ (((unsigned) &T3CON)*8) + 3;
[; ;pic18f46j13.h: 19252: extern volatile __bit SOSCEN5 @ (((unsigned) &T5CON)*8) + 3;
[; ;pic18f46j13.h: 19254: extern volatile __bit SOSCGO @ (((unsigned) &OSCCON2)*8) + 3;
[; ;pic18f46j13.h: 19256: extern volatile __bit SOSCRUN @ (((unsigned) &OSCCON2)*8) + 6;
[; ;pic18f46j13.h: 19258: extern volatile __bit SP0 @ (((unsigned) &STKPTR)*8) + 0;
[; ;pic18f46j13.h: 19260: extern volatile __bit SP1 @ (((unsigned) &STKPTR)*8) + 1;
[; ;pic18f46j13.h: 19262: extern volatile __bit SP2 @ (((unsigned) &STKPTR)*8) + 2;
[; ;pic18f46j13.h: 19264: extern volatile __bit SP3 @ (((unsigned) &STKPTR)*8) + 3;
[; ;pic18f46j13.h: 19266: extern volatile __bit SP4 @ (((unsigned) &STKPTR)*8) + 4;
[; ;pic18f46j13.h: 19268: extern volatile __bit SPEN1 @ (((unsigned) &RCSTA1)*8) + 7;
[; ;pic18f46j13.h: 19270: extern volatile __bit SPEN2 @ (((unsigned) &RCSTA2)*8) + 7;
[; ;pic18f46j13.h: 19272: extern volatile __bit SPI1MD @ (((unsigned) &PMDIS0)*8) + 1;
[; ;pic18f46j13.h: 19274: extern volatile __bit SPI1OD @ (((unsigned) &ODCON3)*8) + 0;
[; ;pic18f46j13.h: 19276: extern volatile __bit SPI2MD @ (((unsigned) &PMDIS0)*8) + 2;
[; ;pic18f46j13.h: 19278: extern volatile __bit SPI2OD @ (((unsigned) &ODCON3)*8) + 1;
[; ;pic18f46j13.h: 19280: extern volatile __bit SRC0 @ (((unsigned) &ADCTRIG)*8) + 0;
[; ;pic18f46j13.h: 19282: extern volatile __bit SRC1 @ (((unsigned) &ADCTRIG)*8) + 1;
[; ;pic18f46j13.h: 19284: extern volatile __bit SREN1 @ (((unsigned) &RCSTA1)*8) + 5;
[; ;pic18f46j13.h: 19286: extern volatile __bit SREN2 @ (((unsigned) &RCSTA2)*8) + 5;
[; ;pic18f46j13.h: 19288: extern volatile __bit SRENA @ (((unsigned) &RCSTA1)*8) + 5;
[; ;pic18f46j13.h: 19290: extern volatile __bit SS2 @ (((unsigned) &PORTD)*8) + 7;
[; ;pic18f46j13.h: 19292: extern volatile __bit SSCON0 @ (((unsigned) &DMACON1)*8) + 6;
[; ;pic18f46j13.h: 19294: extern volatile __bit SSCON1 @ (((unsigned) &DMACON1)*8) + 7;
[; ;pic18f46j13.h: 19296: extern volatile __bit SSP1IE @ (((unsigned) &PIE1)*8) + 3;
[; ;pic18f46j13.h: 19298: extern volatile __bit SSP1IF @ (((unsigned) &PIR1)*8) + 3;
[; ;pic18f46j13.h: 19300: extern volatile __bit SSP1IP @ (((unsigned) &IPR1)*8) + 3;
[; ;pic18f46j13.h: 19302: extern volatile __bit SSP2IE @ (((unsigned) &PIE3)*8) + 7;
[; ;pic18f46j13.h: 19304: extern volatile __bit SSP2IF @ (((unsigned) &PIR3)*8) + 7;
[; ;pic18f46j13.h: 19306: extern volatile __bit SSP2IP @ (((unsigned) &IPR3)*8) + 7;
[; ;pic18f46j13.h: 19308: extern volatile __bit SSPEN1 @ (((unsigned) &SSP1CON1)*8) + 5;
[; ;pic18f46j13.h: 19310: extern volatile __bit SSPEN2 @ (((unsigned) &SSP2CON1)*8) + 5;
[; ;pic18f46j13.h: 19312: extern volatile __bit SSPIE @ (((unsigned) &PIE1)*8) + 3;
[; ;pic18f46j13.h: 19314: extern volatile __bit SSPIF @ (((unsigned) &PIR1)*8) + 3;
[; ;pic18f46j13.h: 19316: extern volatile __bit SSPIP @ (((unsigned) &IPR1)*8) + 3;
[; ;pic18f46j13.h: 19318: extern volatile __bit SSPM01 @ (((unsigned) &SSP1CON1)*8) + 0;
[; ;pic18f46j13.h: 19320: extern volatile __bit SSPM02 @ (((unsigned) &SSP2CON1)*8) + 0;
[; ;pic18f46j13.h: 19322: extern volatile __bit SSPM11 @ (((unsigned) &SSP1CON1)*8) + 1;
[; ;pic18f46j13.h: 19324: extern volatile __bit SSPM12 @ (((unsigned) &SSP2CON1)*8) + 1;
[; ;pic18f46j13.h: 19326: extern volatile __bit SSPM21 @ (((unsigned) &SSP1CON1)*8) + 2;
[; ;pic18f46j13.h: 19328: extern volatile __bit SSPM22 @ (((unsigned) &SSP2CON1)*8) + 2;
[; ;pic18f46j13.h: 19330: extern volatile __bit SSPM31 @ (((unsigned) &SSP1CON1)*8) + 3;
[; ;pic18f46j13.h: 19332: extern volatile __bit SSPM32 @ (((unsigned) &SSP2CON1)*8) + 3;
[; ;pic18f46j13.h: 19334: extern volatile __bit SSPOV1 @ (((unsigned) &SSP1CON1)*8) + 6;
[; ;pic18f46j13.h: 19336: extern volatile __bit SSPOV2 @ (((unsigned) &SSP2CON1)*8) + 6;
[; ;pic18f46j13.h: 19338: extern volatile __bit START @ (((unsigned) &SSP1STAT)*8) + 3;
[; ;pic18f46j13.h: 19340: extern volatile __bit START1 @ (((unsigned) &SSP1STAT)*8) + 3;
[; ;pic18f46j13.h: 19342: extern volatile __bit START2 @ (((unsigned) &SSP2STAT)*8) + 3;
[; ;pic18f46j13.h: 19344: extern volatile __bit STKFUL @ (((unsigned) &STKPTR)*8) + 7;
[; ;pic18f46j13.h: 19346: extern volatile __bit STKOVF @ (((unsigned) &STKPTR)*8) + 7;
[; ;pic18f46j13.h: 19348: extern volatile __bit STKUNF @ (((unsigned) &STKPTR)*8) + 6;
[; ;pic18f46j13.h: 19350: extern volatile __bit STOP @ (((unsigned) &SSP1STAT)*8) + 4;
[; ;pic18f46j13.h: 19352: extern volatile __bit STOP1 @ (((unsigned) &SSP1STAT)*8) + 4;
[; ;pic18f46j13.h: 19354: extern volatile __bit STOP2 @ (((unsigned) &SSP2STAT)*8) + 4;
[; ;pic18f46j13.h: 19356: extern volatile __bit STRA2 @ (((unsigned) &PSTR2CON)*8) + 0;
[; ;pic18f46j13.h: 19358: extern volatile __bit STRA3 @ (((unsigned) &PSTR3CON)*8) + 0;
[; ;pic18f46j13.h: 19360: extern volatile __bit STRB2 @ (((unsigned) &PSTR2CON)*8) + 1;
[; ;pic18f46j13.h: 19362: extern volatile __bit STRB3 @ (((unsigned) &PSTR3CON)*8) + 1;
[; ;pic18f46j13.h: 19364: extern volatile __bit STRC2 @ (((unsigned) &PSTR2CON)*8) + 2;
[; ;pic18f46j13.h: 19366: extern volatile __bit STRC3 @ (((unsigned) &PSTR3CON)*8) + 2;
[; ;pic18f46j13.h: 19368: extern volatile __bit STRD2 @ (((unsigned) &PSTR2CON)*8) + 3;
[; ;pic18f46j13.h: 19370: extern volatile __bit STRD3 @ (((unsigned) &PSTR3CON)*8) + 3;
[; ;pic18f46j13.h: 19372: extern volatile __bit STRSYNC2 @ (((unsigned) &PSTR2CON)*8) + 4;
[; ;pic18f46j13.h: 19374: extern volatile __bit STRSYNC3 @ (((unsigned) &PSTR3CON)*8) + 4;
[; ;pic18f46j13.h: 19376: extern volatile __bit SWDTE @ (((unsigned) &WDTCON)*8) + 0;
[; ;pic18f46j13.h: 19378: extern volatile __bit SWDTEN @ (((unsigned) &WDTCON)*8) + 0;
[; ;pic18f46j13.h: 19380: extern volatile __bit SYNC1 @ (((unsigned) &TXSTA1)*8) + 4;
[; ;pic18f46j13.h: 19382: extern volatile __bit SYNC2 @ (((unsigned) &TXSTA2)*8) + 4;
[; ;pic18f46j13.h: 19384: extern volatile __bit T08BIT @ (((unsigned) &T0CON)*8) + 6;
[; ;pic18f46j13.h: 19386: extern volatile __bit T0CS @ (((unsigned) &T0CON)*8) + 5;
[; ;pic18f46j13.h: 19388: extern volatile __bit T0IE @ (((unsigned) &INTCON)*8) + 5;
[; ;pic18f46j13.h: 19390: extern volatile __bit T0IF @ (((unsigned) &INTCON)*8) + 2;
[; ;pic18f46j13.h: 19392: extern volatile __bit T0IP @ (((unsigned) &INTCON2)*8) + 2;
[; ;pic18f46j13.h: 19394: extern volatile __bit T0PS0 @ (((unsigned) &T0CON)*8) + 0;
[; ;pic18f46j13.h: 19396: extern volatile __bit T0PS1 @ (((unsigned) &T0CON)*8) + 1;
[; ;pic18f46j13.h: 19398: extern volatile __bit T0PS2 @ (((unsigned) &T0CON)*8) + 2;
[; ;pic18f46j13.h: 19400: extern volatile __bit T0SE @ (((unsigned) &T0CON)*8) + 4;
[; ;pic18f46j13.h: 19402: extern volatile __bit T1CKI @ (((unsigned) &PORTC)*8) + 0;
[; ;pic18f46j13.h: 19404: extern volatile __bit T1CKPS0 @ (((unsigned) &T1CON)*8) + 4;
[; ;pic18f46j13.h: 19406: extern volatile __bit T1CKPS1 @ (((unsigned) &T1CON)*8) + 5;
[; ;pic18f46j13.h: 19408: extern volatile __bit T1DONE @ (((unsigned) &T1GCON)*8) + 3;
[; ;pic18f46j13.h: 19410: extern volatile __bit T1GGO @ (((unsigned) &T1GCON)*8) + 3;
[; ;pic18f46j13.h: 19412: extern volatile __bit T1GGO_NOT_T1DONE @ (((unsigned) &T1GCON)*8) + 3;
[; ;pic18f46j13.h: 19414: extern volatile __bit T1GGO_nT1DONE @ (((unsigned) &T1GCON)*8) + 3;
[; ;pic18f46j13.h: 19416: extern volatile __bit T1GPOL @ (((unsigned) &T1GCON)*8) + 6;
[; ;pic18f46j13.h: 19418: extern volatile __bit T1GSPM @ (((unsigned) &T1GCON)*8) + 4;
[; ;pic18f46j13.h: 19420: extern volatile __bit T1GSS0 @ (((unsigned) &T1GCON)*8) + 0;
[; ;pic18f46j13.h: 19422: extern volatile __bit T1GSS1 @ (((unsigned) &T1GCON)*8) + 1;
[; ;pic18f46j13.h: 19424: extern volatile __bit T1GTM @ (((unsigned) &T1GCON)*8) + 5;
[; ;pic18f46j13.h: 19426: extern volatile __bit T1GVAL @ (((unsigned) &T1GCON)*8) + 2;
[; ;pic18f46j13.h: 19428: extern volatile __bit T1OSCEN @ (((unsigned) &T1CON)*8) + 3;
[; ;pic18f46j13.h: 19430: extern volatile __bit T1OSI @ (((unsigned) &PORTC)*8) + 1;
[; ;pic18f46j13.h: 19432: extern volatile __bit T1OSO @ (((unsigned) &PORTC)*8) + 0;
[; ;pic18f46j13.h: 19434: extern volatile __bit T1RD16 @ (((unsigned) &T1CON)*8) + 7;
[; ;pic18f46j13.h: 19436: extern volatile __bit T2CKPS0 @ (((unsigned) &T2CON)*8) + 0;
[; ;pic18f46j13.h: 19438: extern volatile __bit T2CKPS1 @ (((unsigned) &T2CON)*8) + 1;
[; ;pic18f46j13.h: 19440: extern volatile __bit T2OUTPS0 @ (((unsigned) &T2CON)*8) + 3;
[; ;pic18f46j13.h: 19442: extern volatile __bit T2OUTPS1 @ (((unsigned) &T2CON)*8) + 4;
[; ;pic18f46j13.h: 19444: extern volatile __bit T2OUTPS2 @ (((unsigned) &T2CON)*8) + 5;
[; ;pic18f46j13.h: 19446: extern volatile __bit T2OUTPS3 @ (((unsigned) &T2CON)*8) + 6;
[; ;pic18f46j13.h: 19448: extern volatile __bit T3CKPS0 @ (((unsigned) &T3CON)*8) + 4;
[; ;pic18f46j13.h: 19450: extern volatile __bit T3CKPS1 @ (((unsigned) &T3CON)*8) + 5;
[; ;pic18f46j13.h: 19452: extern volatile __bit T3DONE @ (((unsigned) &T3GCON)*8) + 3;
[; ;pic18f46j13.h: 19454: extern volatile __bit T3GGO @ (((unsigned) &T3GCON)*8) + 3;
[; ;pic18f46j13.h: 19456: extern volatile __bit T3GGO_T3DONE @ (((unsigned) &T3GCON)*8) + 3;
[; ;pic18f46j13.h: 19458: extern volatile __bit T3GPOL @ (((unsigned) &T3GCON)*8) + 6;
[; ;pic18f46j13.h: 19460: extern volatile __bit T3GSPM @ (((unsigned) &T3GCON)*8) + 4;
[; ;pic18f46j13.h: 19462: extern volatile __bit T3GSS0 @ (((unsigned) &T3GCON)*8) + 0;
[; ;pic18f46j13.h: 19464: extern volatile __bit T3GSS1 @ (((unsigned) &T3GCON)*8) + 1;
[; ;pic18f46j13.h: 19466: extern volatile __bit T3GTM @ (((unsigned) &T3GCON)*8) + 5;
[; ;pic18f46j13.h: 19468: extern volatile __bit T3GVAL @ (((unsigned) &T3GCON)*8) + 2;
[; ;pic18f46j13.h: 19470: extern volatile __bit T3OSCEN @ (((unsigned) &T3CON)*8) + 3;
[; ;pic18f46j13.h: 19472: extern volatile __bit T3RD16 @ (((unsigned) &T3CON)*8) + 7;
[; ;pic18f46j13.h: 19474: extern volatile __bit T4CKPS0 @ (((unsigned) &T4CON)*8) + 0;
[; ;pic18f46j13.h: 19476: extern volatile __bit T4CKPS1 @ (((unsigned) &T4CON)*8) + 1;
[; ;pic18f46j13.h: 19478: extern volatile __bit T4OUTPS0 @ (((unsigned) &T4CON)*8) + 3;
[; ;pic18f46j13.h: 19480: extern volatile __bit T4OUTPS1 @ (((unsigned) &T4CON)*8) + 4;
[; ;pic18f46j13.h: 19482: extern volatile __bit T4OUTPS2 @ (((unsigned) &T4CON)*8) + 5;
[; ;pic18f46j13.h: 19484: extern volatile __bit T4OUTPS3 @ (((unsigned) &T4CON)*8) + 6;
[; ;pic18f46j13.h: 19486: extern volatile __bit T5CKPS0 @ (((unsigned) &T5CON)*8) + 4;
[; ;pic18f46j13.h: 19488: extern volatile __bit T5CKPS1 @ (((unsigned) &T5CON)*8) + 5;
[; ;pic18f46j13.h: 19490: extern volatile __bit T5DONE @ (((unsigned) &T5GCON)*8) + 3;
[; ;pic18f46j13.h: 19492: extern volatile __bit T5GGO @ (((unsigned) &T5GCON)*8) + 3;
[; ;pic18f46j13.h: 19494: extern volatile __bit T5GGO_NOT_T5DONE @ (((unsigned) &T5GCON)*8) + 3;
[; ;pic18f46j13.h: 19496: extern volatile __bit T5GGO_nT5DONE @ (((unsigned) &T5GCON)*8) + 3;
[; ;pic18f46j13.h: 19498: extern volatile __bit T5GPOL @ (((unsigned) &T5GCON)*8) + 6;
[; ;pic18f46j13.h: 19500: extern volatile __bit T5GSPM @ (((unsigned) &T5GCON)*8) + 4;
[; ;pic18f46j13.h: 19502: extern volatile __bit T5GSS0 @ (((unsigned) &T5GCON)*8) + 0;
[; ;pic18f46j13.h: 19504: extern volatile __bit T5GSS1 @ (((unsigned) &T5GCON)*8) + 1;
[; ;pic18f46j13.h: 19506: extern volatile __bit T5GTM @ (((unsigned) &T5GCON)*8) + 5;
[; ;pic18f46j13.h: 19508: extern volatile __bit T5GVAL @ (((unsigned) &T5GCON)*8) + 2;
[; ;pic18f46j13.h: 19510: extern volatile __bit T5OSCEN @ (((unsigned) &T5CON)*8) + 3;
[; ;pic18f46j13.h: 19512: extern volatile __bit T6CKPS0 @ (((unsigned) &T6CON)*8) + 0;
[; ;pic18f46j13.h: 19514: extern volatile __bit T6CKPS1 @ (((unsigned) &T6CON)*8) + 1;
[; ;pic18f46j13.h: 19516: extern volatile __bit T6OUTPS0 @ (((unsigned) &T6CON)*8) + 3;
[; ;pic18f46j13.h: 19518: extern volatile __bit T6OUTPS1 @ (((unsigned) &T6CON)*8) + 4;
[; ;pic18f46j13.h: 19520: extern volatile __bit T6OUTPS2 @ (((unsigned) &T6CON)*8) + 5;
[; ;pic18f46j13.h: 19522: extern volatile __bit T6OUTPS3 @ (((unsigned) &T6CON)*8) + 6;
[; ;pic18f46j13.h: 19524: extern volatile __bit T8CKPS0 @ (((unsigned) &T8CON)*8) + 0;
[; ;pic18f46j13.h: 19526: extern volatile __bit T8CKPS1 @ (((unsigned) &T8CON)*8) + 1;
[; ;pic18f46j13.h: 19528: extern volatile __bit T8OUTPS0 @ (((unsigned) &T8CON)*8) + 3;
[; ;pic18f46j13.h: 19530: extern volatile __bit T8OUTPS1 @ (((unsigned) &T8CON)*8) + 4;
[; ;pic18f46j13.h: 19532: extern volatile __bit T8OUTPS2 @ (((unsigned) &T8CON)*8) + 5;
[; ;pic18f46j13.h: 19534: extern volatile __bit T8OUTPS3 @ (((unsigned) &T8CON)*8) + 6;
[; ;pic18f46j13.h: 19536: extern volatile __bit TGEN @ (((unsigned) &CTMUCONH)*8) + 4;
[; ;pic18f46j13.h: 19538: extern volatile __bit TMR0IE @ (((unsigned) &INTCON)*8) + 5;
[; ;pic18f46j13.h: 19540: extern volatile __bit TMR0IF @ (((unsigned) &INTCON)*8) + 2;
[; ;pic18f46j13.h: 19542: extern volatile __bit TMR0IP @ (((unsigned) &INTCON2)*8) + 2;
[; ;pic18f46j13.h: 19544: extern volatile __bit TMR0ON @ (((unsigned) &T0CON)*8) + 7;
[; ;pic18f46j13.h: 19546: extern volatile __bit TMR1CS0 @ (((unsigned) &T1CON)*8) + 6;
[; ;pic18f46j13.h: 19548: extern volatile __bit TMR1CS1 @ (((unsigned) &T1CON)*8) + 7;
[; ;pic18f46j13.h: 19550: extern volatile __bit TMR1GE @ (((unsigned) &T1GCON)*8) + 7;
[; ;pic18f46j13.h: 19552: extern volatile __bit TMR1GIE @ (((unsigned) &PIE5)*8) + 0;
[; ;pic18f46j13.h: 19554: extern volatile __bit TMR1GIF @ (((unsigned) &PIR5)*8) + 0;
[; ;pic18f46j13.h: 19556: extern volatile __bit TMR1GIP @ (((unsigned) &IPR5)*8) + 0;
[; ;pic18f46j13.h: 19558: extern volatile __bit TMR1IE @ (((unsigned) &PIE1)*8) + 0;
[; ;pic18f46j13.h: 19560: extern volatile __bit TMR1IF @ (((unsigned) &PIR1)*8) + 0;
[; ;pic18f46j13.h: 19562: extern volatile __bit TMR1IP @ (((unsigned) &IPR1)*8) + 0;
[; ;pic18f46j13.h: 19564: extern volatile __bit TMR1MD @ (((unsigned) &PMDIS1)*8) + 1;
[; ;pic18f46j13.h: 19566: extern volatile __bit TMR1ON @ (((unsigned) &T1CON)*8) + 0;
[; ;pic18f46j13.h: 19568: extern volatile __bit TMR2IE @ (((unsigned) &PIE1)*8) + 1;
[; ;pic18f46j13.h: 19570: extern volatile __bit TMR2IF @ (((unsigned) &PIR1)*8) + 1;
[; ;pic18f46j13.h: 19572: extern volatile __bit TMR2IP @ (((unsigned) &IPR1)*8) + 1;
[; ;pic18f46j13.h: 19574: extern volatile __bit TMR2MD @ (((unsigned) &PMDIS1)*8) + 2;
[; ;pic18f46j13.h: 19576: extern volatile __bit TMR2ON @ (((unsigned) &T2CON)*8) + 2;
[; ;pic18f46j13.h: 19578: extern volatile __bit TMR3CS0 @ (((unsigned) &T3CON)*8) + 6;
[; ;pic18f46j13.h: 19580: extern volatile __bit TMR3CS1 @ (((unsigned) &T3CON)*8) + 7;
[; ;pic18f46j13.h: 19582: extern volatile __bit TMR3GE @ (((unsigned) &T3GCON)*8) + 7;
[; ;pic18f46j13.h: 19584: extern volatile __bit TMR3GIE @ (((unsigned) &PIE3)*8) + 1;
[; ;pic18f46j13.h: 19586: extern volatile __bit TMR3GIF @ (((unsigned) &PIR3)*8) + 1;
[; ;pic18f46j13.h: 19588: extern volatile __bit TMR3GIP @ (((unsigned) &IPR3)*8) + 1;
[; ;pic18f46j13.h: 19590: extern volatile __bit TMR3IE @ (((unsigned) &PIE2)*8) + 1;
[; ;pic18f46j13.h: 19592: extern volatile __bit TMR3IF @ (((unsigned) &PIR2)*8) + 1;
[; ;pic18f46j13.h: 19594: extern volatile __bit TMR3IP @ (((unsigned) &IPR2)*8) + 1;
[; ;pic18f46j13.h: 19596: extern volatile __bit TMR3MD @ (((unsigned) &PMDIS1)*8) + 3;
[; ;pic18f46j13.h: 19598: extern volatile __bit TMR3ON @ (((unsigned) &T3CON)*8) + 0;
[; ;pic18f46j13.h: 19600: extern volatile __bit TMR4IE @ (((unsigned) &PIE3)*8) + 3;
[; ;pic18f46j13.h: 19602: extern volatile __bit TMR4IF @ (((unsigned) &PIR3)*8) + 3;
[; ;pic18f46j13.h: 19604: extern volatile __bit TMR4IP @ (((unsigned) &IPR3)*8) + 3;
[; ;pic18f46j13.h: 19606: extern volatile __bit TMR4MD @ (((unsigned) &PMDIS1)*8) + 4;
[; ;pic18f46j13.h: 19608: extern volatile __bit TMR4ON @ (((unsigned) &T4CON)*8) + 2;
[; ;pic18f46j13.h: 19610: extern volatile __bit TMR5CS0 @ (((unsigned) &T5CON)*8) + 6;
[; ;pic18f46j13.h: 19612: extern volatile __bit TMR5CS1 @ (((unsigned) &T5CON)*8) + 7;
[; ;pic18f46j13.h: 19614: extern volatile __bit TMR5GE @ (((unsigned) &T5GCON)*8) + 7;
[; ;pic18f46j13.h: 19616: extern volatile __bit TMR5GIE @ (((unsigned) &PIE5)*8) + 1;
[; ;pic18f46j13.h: 19618: extern volatile __bit TMR5GIF @ (((unsigned) &PIR5)*8) + 1;
[; ;pic18f46j13.h: 19620: extern volatile __bit TMR5GIP @ (((unsigned) &IPR5)*8) + 1;
[; ;pic18f46j13.h: 19622: extern volatile __bit TMR5IE @ (((unsigned) &PIE5)*8) + 2;
[; ;pic18f46j13.h: 19624: extern volatile __bit TMR5IF @ (((unsigned) &PIR5)*8) + 2;
[; ;pic18f46j13.h: 19626: extern volatile __bit TMR5IP @ (((unsigned) &IPR5)*8) + 2;
[; ;pic18f46j13.h: 19628: extern volatile __bit TMR5MD @ (((unsigned) &PMDIS2)*8) + 3;
[; ;pic18f46j13.h: 19630: extern volatile __bit TMR5ON @ (((unsigned) &T5CON)*8) + 0;
[; ;pic18f46j13.h: 19632: extern volatile __bit TMR6IE @ (((unsigned) &PIE5)*8) + 3;
[; ;pic18f46j13.h: 19634: extern volatile __bit TMR6IF @ (((unsigned) &PIR5)*8) + 3;
[; ;pic18f46j13.h: 19636: extern volatile __bit TMR6IP @ (((unsigned) &IPR5)*8) + 3;
[; ;pic18f46j13.h: 19638: extern volatile __bit TMR6MD @ (((unsigned) &PMDIS2)*8) + 4;
[; ;pic18f46j13.h: 19640: extern volatile __bit TMR6ON @ (((unsigned) &T6CON)*8) + 2;
[; ;pic18f46j13.h: 19642: extern volatile __bit TMR8IE @ (((unsigned) &PIE5)*8) + 4;
[; ;pic18f46j13.h: 19644: extern volatile __bit TMR8IF @ (((unsigned) &PIR5)*8) + 4;
[; ;pic18f46j13.h: 19646: extern volatile __bit TMR8IP @ (((unsigned) &IPR5)*8) + 4;
[; ;pic18f46j13.h: 19648: extern volatile __bit TMR8MD @ (((unsigned) &PMDIS2)*8) + 6;
[; ;pic18f46j13.h: 19650: extern volatile __bit TMR8ON @ (((unsigned) &T8CON)*8) + 2;
[; ;pic18f46j13.h: 19652: extern volatile __bit TO @ (((unsigned) &RCON)*8) + 3;
[; ;pic18f46j13.h: 19654: extern volatile __bit TRIGSEL0 @ (((unsigned) &ADCTRIG)*8) + 0;
[; ;pic18f46j13.h: 19656: extern volatile __bit TRIGSEL1 @ (((unsigned) &ADCTRIG)*8) + 1;
[; ;pic18f46j13.h: 19658: extern volatile __bit TRISA0 @ (((unsigned) &TRISA)*8) + 0;
[; ;pic18f46j13.h: 19660: extern volatile __bit TRISA1 @ (((unsigned) &TRISA)*8) + 1;
[; ;pic18f46j13.h: 19662: extern volatile __bit TRISA2 @ (((unsigned) &TRISA)*8) + 2;
[; ;pic18f46j13.h: 19664: extern volatile __bit TRISA3 @ (((unsigned) &TRISA)*8) + 3;
[; ;pic18f46j13.h: 19666: extern volatile __bit TRISA5 @ (((unsigned) &TRISA)*8) + 5;
[; ;pic18f46j13.h: 19668: extern volatile __bit TRISA6 @ (((unsigned) &TRISA)*8) + 6;
[; ;pic18f46j13.h: 19670: extern volatile __bit TRISA7 @ (((unsigned) &TRISA)*8) + 7;
[; ;pic18f46j13.h: 19672: extern volatile __bit TRISB0 @ (((unsigned) &TRISB)*8) + 0;
[; ;pic18f46j13.h: 19674: extern volatile __bit TRISB1 @ (((unsigned) &TRISB)*8) + 1;
[; ;pic18f46j13.h: 19676: extern volatile __bit TRISB2 @ (((unsigned) &TRISB)*8) + 2;
[; ;pic18f46j13.h: 19678: extern volatile __bit TRISB3 @ (((unsigned) &TRISB)*8) + 3;
[; ;pic18f46j13.h: 19680: extern volatile __bit TRISB4 @ (((unsigned) &TRISB)*8) + 4;
[; ;pic18f46j13.h: 19682: extern volatile __bit TRISB5 @ (((unsigned) &TRISB)*8) + 5;
[; ;pic18f46j13.h: 19684: extern volatile __bit TRISB6 @ (((unsigned) &TRISB)*8) + 6;
[; ;pic18f46j13.h: 19686: extern volatile __bit TRISB7 @ (((unsigned) &TRISB)*8) + 7;
[; ;pic18f46j13.h: 19688: extern volatile __bit TRISC0 @ (((unsigned) &TRISC)*8) + 0;
[; ;pic18f46j13.h: 19690: extern volatile __bit TRISC1 @ (((unsigned) &TRISC)*8) + 1;
[; ;pic18f46j13.h: 19692: extern volatile __bit TRISC2 @ (((unsigned) &TRISC)*8) + 2;
[; ;pic18f46j13.h: 19694: extern volatile __bit TRISC3 @ (((unsigned) &TRISC)*8) + 3;
[; ;pic18f46j13.h: 19696: extern volatile __bit TRISC4 @ (((unsigned) &TRISC)*8) + 4;
[; ;pic18f46j13.h: 19698: extern volatile __bit TRISC5 @ (((unsigned) &TRISC)*8) + 5;
[; ;pic18f46j13.h: 19700: extern volatile __bit TRISC6 @ (((unsigned) &TRISC)*8) + 6;
[; ;pic18f46j13.h: 19702: extern volatile __bit TRISC7 @ (((unsigned) &TRISC)*8) + 7;
[; ;pic18f46j13.h: 19704: extern volatile __bit TRISD0 @ (((unsigned) &TRISD)*8) + 0;
[; ;pic18f46j13.h: 19706: extern volatile __bit TRISD1 @ (((unsigned) &TRISD)*8) + 1;
[; ;pic18f46j13.h: 19708: extern volatile __bit TRISD2 @ (((unsigned) &TRISD)*8) + 2;
[; ;pic18f46j13.h: 19710: extern volatile __bit TRISD3 @ (((unsigned) &TRISD)*8) + 3;
[; ;pic18f46j13.h: 19712: extern volatile __bit TRISD4 @ (((unsigned) &TRISD)*8) + 4;
[; ;pic18f46j13.h: 19714: extern volatile __bit TRISD5 @ (((unsigned) &TRISD)*8) + 5;
[; ;pic18f46j13.h: 19716: extern volatile __bit TRISD6 @ (((unsigned) &TRISD)*8) + 6;
[; ;pic18f46j13.h: 19718: extern volatile __bit TRISD7 @ (((unsigned) &TRISD)*8) + 7;
[; ;pic18f46j13.h: 19720: extern volatile __bit TRISE0 @ (((unsigned) &TRISE)*8) + 0;
[; ;pic18f46j13.h: 19722: extern volatile __bit TRISE1 @ (((unsigned) &TRISE)*8) + 1;
[; ;pic18f46j13.h: 19724: extern volatile __bit TRISE2 @ (((unsigned) &TRISE)*8) + 2;
[; ;pic18f46j13.h: 19726: extern volatile __bit TRMT1 @ (((unsigned) &TXSTA1)*8) + 1;
[; ;pic18f46j13.h: 19728: extern volatile __bit TRMT2 @ (((unsigned) &TXSTA2)*8) + 1;
[; ;pic18f46j13.h: 19730: extern volatile __bit TUN0 @ (((unsigned) &OSCTUNE)*8) + 0;
[; ;pic18f46j13.h: 19732: extern volatile __bit TUN1 @ (((unsigned) &OSCTUNE)*8) + 1;
[; ;pic18f46j13.h: 19734: extern volatile __bit TUN2 @ (((unsigned) &OSCTUNE)*8) + 2;
[; ;pic18f46j13.h: 19736: extern volatile __bit TUN3 @ (((unsigned) &OSCTUNE)*8) + 3;
[; ;pic18f46j13.h: 19738: extern volatile __bit TUN4 @ (((unsigned) &OSCTUNE)*8) + 4;
[; ;pic18f46j13.h: 19740: extern volatile __bit TUN5 @ (((unsigned) &OSCTUNE)*8) + 5;
[; ;pic18f46j13.h: 19742: extern volatile __bit TX1 @ (((unsigned) &PORTC)*8) + 6;
[; ;pic18f46j13.h: 19744: extern volatile __bit TX1IE @ (((unsigned) &PIE1)*8) + 4;
[; ;pic18f46j13.h: 19746: extern volatile __bit TX1IF @ (((unsigned) &PIR1)*8) + 4;
[; ;pic18f46j13.h: 19748: extern volatile __bit TX1IP @ (((unsigned) &IPR1)*8) + 4;
[; ;pic18f46j13.h: 19750: extern volatile __bit TX2IE @ (((unsigned) &PIE3)*8) + 4;
[; ;pic18f46j13.h: 19752: extern volatile __bit TX2IF @ (((unsigned) &PIR3)*8) + 4;
[; ;pic18f46j13.h: 19754: extern volatile __bit TX2IP @ (((unsigned) &IPR3)*8) + 4;
[; ;pic18f46j13.h: 19756: extern volatile __bit TX8_9 @ (((unsigned) &TXSTA1)*8) + 6;
[; ;pic18f46j13.h: 19758: extern volatile __bit TX8_92 @ (((unsigned) &TXSTA2)*8) + 6;
[; ;pic18f46j13.h: 19760: extern volatile __bit TX91 @ (((unsigned) &TXSTA1)*8) + 6;
[; ;pic18f46j13.h: 19762: extern volatile __bit TX92 @ (((unsigned) &TXSTA2)*8) + 6;
[; ;pic18f46j13.h: 19764: extern volatile __bit TX9D1 @ (((unsigned) &TXSTA1)*8) + 0;
[; ;pic18f46j13.h: 19766: extern volatile __bit TX9D2 @ (((unsigned) &TXSTA2)*8) + 0;
[; ;pic18f46j13.h: 19768: extern volatile __bit TXB0IE @ (((unsigned) &PIE3)*8) + 2;
[; ;pic18f46j13.h: 19770: extern volatile __bit TXB1IE @ (((unsigned) &PIE3)*8) + 3;
[; ;pic18f46j13.h: 19772: extern volatile __bit TXB2IE @ (((unsigned) &PIE3)*8) + 4;
[; ;pic18f46j13.h: 19774: extern volatile __bit TXBNIE @ (((unsigned) &PIE3)*8) + 4;
[; ;pic18f46j13.h: 19776: extern volatile __bit TXBNIF @ (((unsigned) &PIR3)*8) + 4;
[; ;pic18f46j13.h: 19778: extern volatile __bit TXBNIP @ (((unsigned) &IPR3)*8) + 4;
[; ;pic18f46j13.h: 19780: extern volatile __bit TXCKP1 @ (((unsigned) &BAUDCON1)*8) + 4;
[; ;pic18f46j13.h: 19782: extern volatile __bit TXCKP2 @ (((unsigned) &BAUDCON2)*8) + 4;
[; ;pic18f46j13.h: 19784: extern volatile __bit TXD8 @ (((unsigned) &TXSTA1)*8) + 0;
[; ;pic18f46j13.h: 19786: extern volatile __bit TXD82 @ (((unsigned) &TXSTA2)*8) + 0;
[; ;pic18f46j13.h: 19788: extern volatile __bit TXEN1 @ (((unsigned) &TXSTA1)*8) + 5;
[; ;pic18f46j13.h: 19790: extern volatile __bit TXEN2 @ (((unsigned) &TXSTA2)*8) + 5;
[; ;pic18f46j13.h: 19792: extern volatile __bit TXIE @ (((unsigned) &PIE1)*8) + 4;
[; ;pic18f46j13.h: 19794: extern volatile __bit TXIF @ (((unsigned) &PIR1)*8) + 4;
[; ;pic18f46j13.h: 19796: extern volatile __bit TXINC @ (((unsigned) &DMACON1)*8) + 5;
[; ;pic18f46j13.h: 19798: extern volatile __bit TXIP @ (((unsigned) &IPR1)*8) + 4;
[; ;pic18f46j13.h: 19800: extern volatile __bit U1OD @ (((unsigned) &ODCON2)*8) + 0;
[; ;pic18f46j13.h: 19802: extern volatile __bit U2OD @ (((unsigned) &ODCON2)*8) + 1;
[; ;pic18f46j13.h: 19804: extern volatile __bit UA1 @ (((unsigned) &SSP1STAT)*8) + 1;
[; ;pic18f46j13.h: 19806: extern volatile __bit UA2 @ (((unsigned) &SSP2STAT)*8) + 1;
[; ;pic18f46j13.h: 19808: extern volatile __bit UART1MD @ (((unsigned) &PMDIS0)*8) + 3;
[; ;pic18f46j13.h: 19810: extern volatile __bit UART2MD @ (((unsigned) &PMDIS0)*8) + 4;
[; ;pic18f46j13.h: 19812: extern volatile __bit ULPEN @ (((unsigned) &WDTCON)*8) + 2;
[; ;pic18f46j13.h: 19814: extern volatile __bit ULPLVL @ (((unsigned) &WDTCON)*8) + 5;
[; ;pic18f46j13.h: 19816: extern volatile __bit ULPSINK @ (((unsigned) &WDTCON)*8) + 1;
[; ;pic18f46j13.h: 19818: extern volatile __bit ULPWDIS @ (((unsigned) &DSCONL)*8) + 2;
[; ;pic18f46j13.h: 19820: extern volatile __bit ULPWU @ (((unsigned) &PORTA)*8) + 0;
[; ;pic18f46j13.h: 19822: extern volatile __bit ULPWUIN @ (((unsigned) &PORTA)*8) + 0;
[; ;pic18f46j13.h: 19824: extern volatile __bit VBG @ (((unsigned) &PORTA)*8) + 1;
[; ;pic18f46j13.h: 19826: extern volatile __bit VBGEN @ (((unsigned) &ANCON1)*8) + 7;
[; ;pic18f46j13.h: 19828: extern volatile __bit VBGOE @ (((unsigned) &WDTCON)*8) + 4;
[; ;pic18f46j13.h: 19830: extern volatile __bit VCFG0 @ (((unsigned) &ADCON0)*8) + 6;
[; ;pic18f46j13.h: 19832: extern volatile __bit VCFG01 @ (((unsigned) &ADCON1)*8) + 4;
[; ;pic18f46j13.h: 19834: extern volatile __bit VCFG1 @ (((unsigned) &ADCON0)*8) + 7;
[; ;pic18f46j13.h: 19836: extern volatile __bit VCFG11 @ (((unsigned) &ADCON1)*8) + 5;
[; ;pic18f46j13.h: 19838: extern volatile __bit VDIRMAG @ (((unsigned) &HLVDCON)*8) + 7;
[; ;pic18f46j13.h: 19840: extern volatile __bit VREF_MINUS @ (((unsigned) &PORTA)*8) + 2;
[; ;pic18f46j13.h: 19842: extern volatile __bit VREF_PLUS @ (((unsigned) &PORTA)*8) + 3;
[; ;pic18f46j13.h: 19844: extern volatile __bit W4E @ (((unsigned) &BAUDCON1)*8) + 1;
[; ;pic18f46j13.h: 19846: extern volatile __bit WAIT0 @ (((unsigned) &PR2)*8) + 4;
[; ;pic18f46j13.h: 19848: extern volatile __bit WAIT1 @ (((unsigned) &PR2)*8) + 5;
[; ;pic18f46j13.h: 19850: extern volatile __bit __attribute__((__deprecated__)) WAITB0 @ (((unsigned) &PMMODEL)*8) + 6;
[; ;pic18f46j13.h: 19852: extern volatile __bit __attribute__((__deprecated__)) WAITB1 @ (((unsigned) &PMMODEL)*8) + 7;
[; ;pic18f46j13.h: 19854: extern volatile __bit __attribute__((__deprecated__)) WAITE0 @ (((unsigned) &PMMODEL)*8) + 0;
[; ;pic18f46j13.h: 19856: extern volatile __bit __attribute__((__deprecated__)) WAITE1 @ (((unsigned) &PMMODEL)*8) + 1;
[; ;pic18f46j13.h: 19858: extern volatile __bit __attribute__((__deprecated__)) WAITM0 @ (((unsigned) &PMMODEL)*8) + 2;
[; ;pic18f46j13.h: 19860: extern volatile __bit __attribute__((__deprecated__)) WAITM1 @ (((unsigned) &PMMODEL)*8) + 3;
[; ;pic18f46j13.h: 19862: extern volatile __bit __attribute__((__deprecated__)) WAITM2 @ (((unsigned) &PMMODEL)*8) + 4;
[; ;pic18f46j13.h: 19864: extern volatile __bit __attribute__((__deprecated__)) WAITM3 @ (((unsigned) &PMMODEL)*8) + 5;
[; ;pic18f46j13.h: 19866: extern volatile __bit WCOL1 @ (((unsigned) &SSP1CON1)*8) + 7;
[; ;pic18f46j13.h: 19868: extern volatile __bit WCOL2 @ (((unsigned) &SSP2CON1)*8) + 7;
[; ;pic18f46j13.h: 19870: extern volatile __bit WM0 @ (((unsigned) &PR2)*8) + 0;
[; ;pic18f46j13.h: 19872: extern volatile __bit WM1 @ (((unsigned) &PR2)*8) + 1;
[; ;pic18f46j13.h: 19874: extern volatile __bit WPROG @ (((unsigned) &EECON1)*8) + 5;
[; ;pic18f46j13.h: 19876: extern volatile __bit WR @ (((unsigned) &EECON1)*8) + 1;
[; ;pic18f46j13.h: 19878: extern volatile __bit WRE @ (((unsigned) &PORTE)*8) + 1;
[; ;pic18f46j13.h: 19880: extern volatile __bit WREN @ (((unsigned) &EECON1)*8) + 2;
[; ;pic18f46j13.h: 19882: extern volatile __bit WRERR @ (((unsigned) &EECON1)*8) + 3;
[; ;pic18f46j13.h: 19884: extern volatile __bit WRSP @ (((unsigned) &PMCONL)*8) + 1;
[; ;pic18f46j13.h: 19886: extern volatile __bit WUE1 @ (((unsigned) &BAUDCON1)*8) + 1;
[; ;pic18f46j13.h: 19888: extern volatile __bit WUE2 @ (((unsigned) &BAUDCON2)*8) + 1;
[; ;pic18f46j13.h: 19890: extern volatile __bit ZERO @ (((unsigned) &STATUS)*8) + 2;
[; ;pic18f46j13.h: 19892: extern volatile __bit nA @ (((unsigned) &SSP1STAT)*8) + 5;
[; ;pic18f46j13.h: 19894: extern volatile __bit nA2 @ (((unsigned) &SSP2STAT)*8) + 5;
[; ;pic18f46j13.h: 19896: extern volatile __bit nADDRESS @ (((unsigned) &SSP1STAT)*8) + 5;
[; ;pic18f46j13.h: 19898: extern volatile __bit nADDRESS2 @ (((unsigned) &SSP2STAT)*8) + 5;
[; ;pic18f46j13.h: 19900: extern volatile __bit nBOR @ (((unsigned) &RCON)*8) + 0;
[; ;pic18f46j13.h: 19902: extern volatile __bit nCM @ (((unsigned) &RCON)*8) + 5;
[; ;pic18f46j13.h: 19904: extern volatile __bit nDONE @ (((unsigned) &ADCON0)*8) + 1;
[; ;pic18f46j13.h: 19906: extern volatile __bit nPD @ (((unsigned) &RCON)*8) + 2;
[; ;pic18f46j13.h: 19908: extern volatile __bit nPOR @ (((unsigned) &RCON)*8) + 1;
[; ;pic18f46j13.h: 19910: extern volatile __bit nRBPU @ (((unsigned) &INTCON2)*8) + 7;
[; ;pic18f46j13.h: 19912: extern volatile __bit nRC8 @ (((unsigned) &RCSTA1)*8) + 6;
[; ;pic18f46j13.h: 19914: extern volatile __bit nRI @ (((unsigned) &RCON)*8) + 4;
[; ;pic18f46j13.h: 19916: extern volatile __bit nSS1 @ (((unsigned) &PORTA)*8) + 5;
[; ;pic18f46j13.h: 19918: extern volatile __bit nT1DONE @ (((unsigned) &T1GCON)*8) + 3;
[; ;pic18f46j13.h: 19920: extern volatile __bit nT1SYNC @ (((unsigned) &T1CON)*8) + 2;
[; ;pic18f46j13.h: 19922: extern volatile __bit nT3SYNC @ (((unsigned) &T3CON)*8) + 2;
[; ;pic18f46j13.h: 19924: extern volatile __bit nT5DONE @ (((unsigned) &T5GCON)*8) + 3;
[; ;pic18f46j13.h: 19926: extern volatile __bit nT5SYNC @ (((unsigned) &T5CON)*8) + 2;
[; ;pic18f46j13.h: 19928: extern volatile __bit nTO @ (((unsigned) &RCON)*8) + 3;
[; ;pic18f46j13.h: 19930: extern volatile __bit nTX8 @ (((unsigned) &TXSTA1)*8) + 6;
[; ;pic18f46j13.h: 19932: extern volatile __bit nW @ (((unsigned) &SSP1STAT)*8) + 2;
[; ;pic18f46j13.h: 19934: extern volatile __bit nW2 @ (((unsigned) &SSP2STAT)*8) + 2;
[; ;pic18f46j13.h: 19936: extern volatile __bit nWRITE @ (((unsigned) &SSP1STAT)*8) + 2;
[; ;pic18f46j13.h: 19938: extern volatile __bit nWRITE2 @ (((unsigned) &SSP2STAT)*8) + 2;
[; ;pic18.h: 18: __attribute__((__unsupported__("The " "flash_write" " routine is no longer supported. Please use the MPLAB X MCC."))) void flash_write(const unsigned char *, unsigned int, __far unsigned char *);
[; ;pic18.h: 19: __attribute__((__unsupported__("The " "EraseFlash" " routine is no longer supported. Please use the MPLAB X MCC."))) void EraseFlash(unsigned long startaddr, unsigned long endaddr);
[; ;pic18.h: 43: extern void __nop(void);
[; ;pic18.h: 135: __attribute__((__unsupported__("The " "Read_b_eep" " routine is no longer supported. Please use the MPLAB X MCC."))) unsigned char Read_b_eep(unsigned int badd);
[; ;pic18.h: 136: __attribute__((__unsupported__("The " "Busy_eep" " routine is no longer supported. Please use the MPLAB X MCC."))) void Busy_eep(void);
[; ;pic18.h: 137: __attribute__((__unsupported__("The " "Write_b_eep" " routine is no longer supported. Please use the MPLAB X MCC."))) void Write_b_eep(unsigned int badd, unsigned char bdat);
[; ;pic18.h: 155: unsigned char __t1rd16on(void);
[; ;pic18.h: 156: unsigned char __t3rd16on(void);
[; ;pic18.h: 164: extern __nonreentrant void _delay(unsigned long);
[; ;pic18.h: 166: extern __nonreentrant void _delaywdt(unsigned long);
[; ;pic18.h: 168: extern __nonreentrant void _delay3(unsigned char);
"21 main.h
[p x WDTEN=OFF ]
"22
[p x PLLDIV=2 ]
"23
[p x CFGPLLEN=OFF ]
"24
[p x STVREN=ON ]
"25
[p x XINST=OFF ]
"28
[p x CP0=OFF ]
"31
[p x OSC=INTOSCPLL ]
"32
[p x SOSCSEL=HIGH ]
"33
[p x CLKOEC=OFF ]
"34
[p x FCMEN=ON ]
"35
[p x IESO=ON ]
"38
[p x WDTPS=32768 ]
"41
[p x DSWDTOSC=INTOSCREF ]
"42
[p x RTCOSC=INTOSCREF ]
"43
[p x DSBOREN=ON ]
"44
[p x DSWDTEN=ON ]
"45
[p x DSWDTPS=G2 ]
"48
[p x IOL1WAY=OFF ]
"49
[p x ADCSEL=BIT10 ]
"50
[p x PLLSEL=PLL96 ]
"51
[p x MSSP7B_EN=MSK7 ]
"54
[p x WPFP=PAGE_63 ]
"55
[p x WPCFG=OFF ]
"58
[p x WPDIS=OFF ]
"59
[p x WPEND=PAGE_WPFP ]
[; ;main.h: 63: extern volatile unsigned short long statusFlagsUSLG;
[; ;ST7540.h: 13: unsigned char InitST7540(void);
[; ;ST7540.h: 14: void SPIISRHandlerST7540(void);
[; ;ST7540.h: 15: void RXReadyISRHandlerST7540(void);
[; ;ST7540.h: 16: unsigned char LineIdleST7540(void);
[; ;ST7540.h: 17: void CreateMessageST7540(unsigned short, unsigned short, unsigned char, unsigned char, char *);
[; ;ST7540.h: 18: void StartTransmitST7540(void);
[; ;ST7540.h: 19: unsigned char TransmitBusyST7540(void);
[; ;ST7540.h: 20: void ReceiveNewDataST7540(void);
[; ;ST7540.h: 21: unsigned char DataReadyST7540(void);
[; ;ST7540.h: 22: unsigned short PacketReadParamST7540(unsigned char);
[; ;ST7540.h: 23: void RetransmitMessageSt7540(void);
[; ;ST7540.h: 24: char *PacketDataST7540(void);
[; ;mastercomms.h: 11: void ProcessMasterComms(void);
[; ;mastercomms.h: 12: void ClearPastValues(void);
[; ;mastercomms.h: 13: void ClearPastValue(unsigned char);
[; ;mastercomms.h: 14: void ClearPacketNumbers(void);
[; ;mastercomms.h: 15: void ForceFiringMode(unsigned char);
[; ;mastercomms.h: 16: void SetIsolationRelay(unsigned char);
[; ;mastercomms.h: 18: extern unsigned short iscSerialUSG;
[; ;mastercomms.h: 19: extern unsigned short masterCommsTimeoutUSG;
[; ;peripherals.h: 11: inline void WaitNewTick(void);
[; ;peripherals.h: 12: void WaitTickCount(unsigned short);
[; ;peripherals.h: 13: inline void PPSUnlockFunc(void);
[; ;peripherals.h: 14: inline void PPSLockFunc(void);
[; ;peripherals.h: 15: unsigned short ReadAnalogVoltage(unsigned char);
[; ;peripherals.h: 16: void writeBootloaderState(void);
[; ;peripherals.h: 17: void writeExecutableState(void);
[; ;peripherals.h: 18: void writeStateToMemory(unsigned char data);
[; ;peripherals.h: 19: unsigned char FlashReadAddress(unsigned short);
[; ;peripherals.h: 20: void FlashUnlockSequence(void);
[; ;peripherals.h: 21: void FlashWriteWord(unsigned short, unsigned char, unsigned char);
[; ;peripherals.h: 22: void WriteFlashValues(void);
[; ;peripherals.h: 23: void ReadFlashValues(void);
[; ;peripherals.h: 24: void InitEarthLeakage(void);
[; ;peripherals.h: 25: void ReadEarthLeakage(void);
[; ;peripherals.h: 26: void ReadKeySwitch(void);
[; ;peripherals.h: 27: void readRegisterFromProgram(unsigned short address, unsigned char buffer[]);
[; ;peripherals.h: 28: void getSerialFromMemory(void);
[; ;peripherals.h: 29: extern unsigned short nextSerialUSG;
[; ;boostercomms.h: 11: extern unsigned char boosterCommsData[8][30];
[; ;boostercomms.h: 12: extern unsigned short boosterCommsDataSerial[30];
[; ;boostercomms.h: 14: void BoosterDataCommandComms(void);
[; ;boostercomms.h: 15: unsigned char BoosterCommsActive(void);
[; ;boostercomms.h: 16: void BoosterQueryStart(unsigned char);
[; ;boostercomms.h: 17: void BoosterCommandStart(unsigned short, unsigned char, unsigned char);
[; ;boostercomms.h: 18: void BoosterCommsDispatcher(void);
[; ;boostercomms.h: 19: void ResetBoosterStates(void);
[; ;boostercomms.h: 20: inline void SetCommsLow(void);
[; ;boostercomms.h: 21: inline void SetCommsHigh(void);
"22 main.c
[v _statusFlagsUSLG `Vum ~T0 @X0 1 e ]
[; ;main.c: 22: volatile unsigned short long statusFlagsUSLG;
[; ;main.c: 26: void InitSystem(void);
[; ;main.c: 27: void InitStates(void);
[; ;main.c: 28: void InitST7540Wrapper(void);
[v $root$_isr `(v ~T0 @X0 0 e ]
[v F7326 `(v ~T0 @X0 1 tf ]
"30
[v _isr `IF7326 ~T0 @X0 1 e ]
{
[; ;main.c: 30: void interrupt isr(void){
[e :U _isr ]
[f ]
"31
[v _discardUC `uc ~T0 @X0 1 a ]
[; ;main.c: 31: unsigned char discardUC;
[; ;main.c: 33: if(PIR1bits.TMR2IF){
"33
[e $ ! != -> . . _PIR1bits 0 1 `i -> -> -> 0 `i `Vuc `i 829  ]
{
[; ;main.c: 34: PIR1bits.TMR2IF = 0;
"34
[e = . . _PIR1bits 0 1 -> -> 0 `i `uc ]
[; ;main.c: 37: if(++masterCommsTimeoutUSG == 40000){
"37
[e $ ! == -> =+ _masterCommsTimeoutUSG -> -> 1 `i `us `l -> 40000 `l 830  ]
{
[; ;main.c: 38: ForceFiringMode(0);
"38
[e ( _ForceFiringMode (1 -> -> 0 `i `uc ]
[; ;main.c: 41: statusFlagsUSLG &= ~0b000000000000000000000010;
"41
[e =& _statusFlagsUSLG -> -> ~ -> 2 `i `m `um ]
[; ;main.c: 42: masterCommsTimeoutUSG = 0;
"42
[e = _masterCommsTimeoutUSG -> -> 0 `i `us ]
"43
}
[e :U 830 ]
[; ;main.c: 43: }
[; ;main.c: 49: statusFlagsUSLG |= 0b000000000000000000000001;
"49
[e =| _statusFlagsUSLG -> -> -> 1 `i `m `um ]
[; ;main.c: 50: BoosterDataCommandComms();
"50
[e ( _BoosterDataCommandComms ..  ]
[; ;main.c: 51: BoosterCommsDispatcher();
"51
[e ( _BoosterCommsDispatcher ..  ]
"53
}
[e :U 829 ]
[; ;main.c: 53: }
[; ;main.c: 55: if(PIR3bits.SSP2IF){
"55
[e $ ! != -> . . _PIR3bits 0 7 `i -> -> -> 0 `i `Vuc `i 831  ]
{
[; ;main.c: 56: SPIISRHandlerST7540();
"56
[e ( _SPIISRHandlerST7540 ..  ]
"57
}
[e :U 831 ]
[; ;main.c: 57: }
[; ;main.c: 59: if(INTCONbits.RBIF){
"59
[e $ ! != -> . . _INTCONbits 0 0 `i -> -> -> 0 `i `Vuc `i 832  ]
{
[; ;main.c: 60: discardUC = PORTBbits.RP4;
"60
[e = _discardUC . . _PORTBbits 5 1 ]
[; ;main.c: 61: RXReadyISRHandlerST7540();
"61
[e ( _RXReadyISRHandlerST7540 ..  ]
[; ;main.c: 62: INTCONbits.RBIF = 0;
"62
[e = . . _INTCONbits 0 0 -> -> 0 `i `uc ]
"63
}
[e :U 832 ]
[; ;main.c: 63: }
[; ;main.c: 64: }
"64
[e :UE 828 ]
}
[v $root$_main `(v ~T0 @X0 0 e ]
"68
[v _main `(v ~T0 @X0 1 ef ]
{
[; ;main.c: 68: void main(void){
[e :U _main ]
[f ]
[; ;main.c: 69: InitStates();
"69
[e ( _InitStates ..  ]
[; ;main.c: 70: InitSystem();
"70
[e ( _InitSystem ..  ]
[; ;main.c: 72: InitST7540Wrapper();
"72
[e ( _InitST7540Wrapper ..  ]
[; ;main.c: 74: SetCommsHigh();
"74
[e ( _SetCommsHigh ..  ]
[; ;main.c: 76: statusFlagsUSLG |= 0b000000001000000000000000;
"76
[e =| _statusFlagsUSLG -> -> 32768 `ui `um ]
[; ;main.c: 78: while(1){
"78
[e :U 835 ]
{
[; ;main.c: 79: ProcessMasterComms();
"79
[e ( _ProcessMasterComms ..  ]
"86
}
[e :U 834 ]
"78
[e $U 835  ]
[e :U 836 ]
[; ;main.c: 86: }
[; ;main.c: 87: }
"87
[e :UE 833 ]
}
"89
[v _InitSystem `(v ~T0 @X0 1 ef ]
{
[; ;main.c: 89: void InitSystem(void){
[e :U _InitSystem ]
[f ]
[; ;main.c: 94: OSCTUNEbits.PLLEN = 1;
"94
[e = . . _OSCTUNEbits 0 1 -> -> 1 `i `uc ]
[; ;main.c: 95: OSCCONbits.IRCF = 0b110;
"95
[e = . . _OSCCONbits 0 3 -> -> 6 `i `uc ]
[; ;main.c: 98: PR2 = 150;
"98
[e = _PR2 -> -> 150 `i `uc ]
[; ;main.c: 99: T2CONbits.T2OUTPS = 0b0111;
"99
[e = . . _T2CONbits 0 2 -> -> 7 `i `uc ]
[; ;main.c: 100: PIR1bits.TMR2IF = 0;
"100
[e = . . _PIR1bits 0 1 -> -> 0 `i `uc ]
[; ;main.c: 101: PIE1bits.TMR2IE = 1;
"101
[e = . . _PIE1bits 0 1 -> -> 1 `i `uc ]
[; ;main.c: 102: T2CONbits.TMR2ON = 1;
"102
[e = . . _T2CONbits 0 1 -> -> 1 `i `uc ]
[; ;main.c: 103: INTCONbits.PEIE = 1;
"103
[e = . . _INTCONbits 1 6 -> -> 1 `i `uc ]
[; ;main.c: 104: INTCONbits.GIE = 1;
"104
[e = . . _INTCONbits 1 7 -> -> 1 `i `uc ]
[; ;main.c: 107: ADCON1bits.ACQT = 0b001;
"107
[e = . . _ADCON1bits 0 1 -> -> 1 `i `uc ]
[; ;main.c: 108: ADCON1bits.ADCS = 0b110;
"108
[e = . . _ADCON1bits 0 0 -> -> 6 `i `uc ]
[; ;main.c: 109: ADCON1bits.ADFM = 1;
"109
[e = . . _ADCON1bits 0 3 -> -> 1 `i `uc ]
[; ;main.c: 110: ADCON0bits.ADON = 1;
"110
[e = . . _ADCON0bits 1 0 -> -> 1 `i `uc ]
[; ;main.c: 112: TRISAbits.TRISA5 = 1;
"112
[e = . . _TRISAbits 0 5 -> -> 1 `i `uc ]
[; ;main.c: 115: TRISBbits.TRISB7 =0;
"115
[e = . . _TRISBbits 0 7 -> -> 0 `i `uc ]
[; ;main.c: 116: TRISBbits.TRISB6 =0;
"116
[e = . . _TRISBbits 0 6 -> -> 0 `i `uc ]
[; ;main.c: 117: LATBbits.LATB7 =0;
"117
[e = . . _LATBbits 0 7 -> -> 0 `i `uc ]
[; ;main.c: 118: LATBbits.LATB6 =0;
"118
[e = . . _LATBbits 0 6 -> -> 0 `i `uc ]
[; ;main.c: 121: TRISAbits.TRISA6 = 0;
"121
[e = . . _TRISAbits 0 6 -> -> 0 `i `uc ]
[; ;main.c: 122: TRISBbits.TRISB3 = 0;
"122
[e = . . _TRISBbits 0 3 -> -> 0 `i `uc ]
[; ;main.c: 123: TRISCbits.TRISC0 = 0;
"123
[e = . . _TRISCbits 0 0 -> -> 0 `i `uc ]
[; ;main.c: 124: LATAbits.LATA6 = 0;
"124
[e = . . _LATAbits 0 6 -> -> 0 `i `uc ]
[; ;main.c: 125: LATBbits.LATB3 = 0;
"125
[e = . . _LATBbits 0 3 -> -> 0 `i `uc ]
[; ;main.c: 126: LATCbits.LATC0 = 0;
"126
[e = . . _LATCbits 0 0 -> -> 0 `i `uc ]
[; ;main.c: 130: TRISCbits.TRISC4 = 0;
"130
[e = . . _TRISCbits 0 4 -> -> 0 `i `uc ]
[; ;main.c: 131: LATCbits.LATC4 = 0;
"131
[e = . . _LATCbits 0 4 -> -> 0 `i `uc ]
[; ;main.c: 134: TRISDbits.TRISD7 = 0;
"134
[e = . . _TRISDbits 0 7 -> -> 0 `i `uc ]
[; ;main.c: 135: LATDbits.LATD7 = 0;
"135
[e = . . _LATDbits 0 7 -> -> 0 `i `uc ]
[; ;main.c: 137: TRISAbits.TRISA5 = 0;
"137
[e = . . _TRISAbits 0 5 -> -> 0 `i `uc ]
[; ;main.c: 138: LATAbits.LATA5 = 0;
"138
[e = . . _LATAbits 0 5 -> -> 0 `i `uc ]
[; ;main.c: 139: statusFlagsUSLG |= 0b000000010000000000000000;
"139
[e =| _statusFlagsUSLG -> -> 65536 `l `um ]
[; ;main.c: 142: TRISAbits.TRISA2 = 0;
"142
[e = . . _TRISAbits 0 2 -> -> 0 `i `uc ]
[; ;main.c: 143: LATAbits.LATA2 = 0;
"143
[e = . . _LATAbits 0 2 -> -> 0 `i `uc ]
[; ;main.c: 145: TRISBbits.TRISB2 = 0;
"145
[e = . . _TRISBbits 0 2 -> -> 0 `i `uc ]
[; ;main.c: 146: LATBbits.LATB2 = 1;
"146
[e = . . _LATBbits 0 2 -> -> 1 `i `uc ]
[; ;main.c: 148: TRISDbits.TRISD1 = 0;
"148
[e = . . _TRISDbits 0 1 -> -> 0 `i `uc ]
[; ;main.c: 149: LATDbits.LATD1 = 1;
"149
[e = . . _LATDbits 0 1 -> -> 1 `i `uc ]
[; ;main.c: 151: TRISBbits.TRISB1 = 1;
"151
[e = . . _TRISBbits 0 1 -> -> 1 `i `uc ]
[; ;main.c: 152: ANCON1bits.PCFG10 = 0;
"152
[e = . . _ANCON1bits 0 2 -> -> 0 `i `uc ]
[; ;main.c: 155: TRISAbits.TRISA1 = 1;
"155
[e = . . _TRISAbits 0 1 -> -> 1 `i `uc ]
[; ;main.c: 156: ANCON0bits.PCFG1 = 0;
"156
[e = . . _ANCON0bits 0 1 -> -> 0 `i `uc ]
[; ;main.c: 158: TRISEbits.TRISE1 = 1;
"158
[e = . . _TRISEbits 0 1 -> -> 1 `i `uc ]
[; ;main.c: 159: ANCON0bits.PCFG6 = 0;
"159
[e = . . _ANCON0bits 0 6 -> -> 0 `i `uc ]
[; ;main.c: 162: TRISEbits.TRISE0 = 0;
"162
[e = . . _TRISEbits 0 0 -> -> 0 `i `uc ]
[; ;main.c: 163: LATEbits.LATE0 = 0;
"163
[e = . . _LATEbits 0 0 -> -> 0 `i `uc ]
[; ;main.c: 166: LATDbits.LATD7 = 1;
"166
[e = . . _LATDbits 0 7 -> -> 1 `i `uc ]
[; ;main.c: 167: }
"167
[e :UE 837 ]
}
"169
[v _InitStates `(v ~T0 @X0 1 ef ]
{
[; ;main.c: 169: void InitStates(void){
[e :U _InitStates ]
[f ]
[; ;main.c: 171: ResetBoosterStates();
"171
[e ( _ResetBoosterStates ..  ]
[; ;main.c: 172: ReadFlashValues();
"172
[e ( _ReadFlashValues ..  ]
[; ;main.c: 173: ClearPacketNumbers();
"173
[e ( _ClearPacketNumbers ..  ]
[; ;main.c: 174: }
"174
[e :UE 838 ]
}
"176
[v _InitST7540Wrapper `(v ~T0 @X0 1 ef ]
{
[; ;main.c: 176: void InitST7540Wrapper(void){
[e :U _InitST7540Wrapper ]
[f ]
"177
[v _initCountUC `uc ~T0 @X0 1 a ]
[; ;main.c: 177: unsigned char initCountUC;
[; ;main.c: 179: for(initCountUC = 0; initCountUC < 5; initCountUC++){
"179
{
[e = _initCountUC -> -> 0 `i `uc ]
[e $ < -> _initCountUC `i -> 5 `i 840  ]
[e $U 841  ]
[e :U 840 ]
{
[; ;main.c: 180: if(InitST7540()){
"180
[e $ ! != -> ( _InitST7540 ..  `i -> -> -> 0 `i `uc `i 843  ]
{
[; ;main.c: 182: statusFlagsUSLG |= 0b000000000000000000000010;
"182
[e =| _statusFlagsUSLG -> -> -> 2 `i `m `um ]
[; ;main.c: 183: break;
"183
[e $U 841  ]
"184
}
[e :U 843 ]
"185
}
"179
[e ++ _initCountUC -> -> 1 `i `uc ]
[e $ < -> _initCountUC `i -> 5 `i 840  ]
[e :U 841 ]
"185
}
[; ;main.c: 184: }
[; ;main.c: 185: }
[; ;main.c: 186: }
"186
[e :UE 839 ]
}
