.nh
.TH "INS (general) -- A64" "7" " "  "instruction" "advsimd"
.SS INS (general)
 Insert vector element from general-purpose register

 Insert vector element from general-purpose register. This instruction copies
 the contents of the source general-purpose register to the specified vector
 element in the destination SIMD&FP register.

 This instruction can insert data into individual elements within a SIMD&FP
 register without clearing the remaining bits to zero.

 Depending on the settings in the CPACR_EL1, CPTR_EL2, and CPTR_EL3 registers,
 and the current Security state and Exception level, an attempt to execute the
 instruction might be trapped.



.SS Advanced SIMD - A64 - INS_asimdins_IR_r
 
                                                                   
       29                                                          
     30 |                          15        10                    
   31 | |              21        16 |      11 |         5         0
    | | |               |         | |       | |         |         |
   0|1|0|0 1 1 1 0 0 0 0|. . . . .|0|0 0 1 1|1|. . . . .|. . . . .|
    | |                 |           |         |         |
    | `-op              `-imm5      `-imm4    `-Rn      `-Rd
    `-Q
  
  
 
.SS Advanced SIMD
 
 INS  <Vd>.<Ts>[<index>], <R><n>
 
 integer d = UInt(Rd);
 integer n = UInt(Rn);
 
 integer size = LowestSetBit(imm5);
 
 if size > 3 then UNDEFINED;
 integer index = UInt(imm5<4:size+1>);
 
 integer esize = 8 << size;
 integer datasize = 128;
 
 CheckFPAdvSIMDEnabled64();
 bits(esize) element = X[n];
 bits(datasize) result;
 
 result = V[d];
 Elem[result, index, esize] = element;
 V[d] = result;
 

.SS Assembler Symbols

 <Vd>
  Encoded in Rd
  Is the name of the SIMD&FP destination register, encoded in the "Rd" field.

 <Ts>
  Encoded in imm5
  Is an element size specifier,

  imm5  <Ts>     
  x0000 RESERVED 
  xxxx1 B        
  xxx10 H        
  xx100 S        
  x1000 D        

 <index>
  Encoded in imm5
  Is the element index

  imm5  <index>   
  x0000 RESERVED  
  xxxx1 imm5<4:1> 
  xxx10 imm5<4:2> 
  xx100 imm5<4:3> 
  x1000 imm5<4>   

 <R>
  Encoded in imm5
  Is the width specifier for the general-purpose source register,

  imm5  <R>      
  x0000 RESERVED 
  xxxx1 W        
  xxx10 W        
  xx100 W        
  x1000 X        

 <n>
  Encoded in Rn
  Is the number [0-30] of the general-purpose source register or ZR (31),
  encoded in the "Rn" field.



.SS Operation

 CheckFPAdvSIMDEnabled64();
 bits(esize) element = X[n];
 bits(datasize) result;
 
 result = V[d];
 Elem[result, index, esize] = element;
 V[d] = result;


.SS Operational Notes

 
 If PSTATE.DIT is 1: 
 
 The execution time of this instruction is independent of: 
 The values of the data supplied in any of its registers.
 The values of the NZCV flags.
 The response of this instruction to asynchronous exceptions does not vary based on: 
 The values of the data supplied in any of its registers.
 The values of the NZCV flags.
