<profile>

<section name = "Vivado HLS Report for 'myproject'" level="0">
<item name = "Date">Tue Jul 18 15:59:08 2023
</item>
<item name = "Version">2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)</item>
<item name = "Project">myproject_prj</item>
<item name = "Solution">solution1</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg400-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">5.00 ns, 4.375 ns, 0.62 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">287, 287, 1.435 us, 1.435 us, 258, 258, dataflow</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
<column name="myproject_Block_preheader_i_i_033_proc45_U0">myproject_Block_preheader_i_i_033_proc45, 31, 31, 0.155 us, 0.155 us, 31, 31, none</column>
<column name="myproject_Loop_1_proc_U0">myproject_Loop_1_proc, 257, 257, 1.285 us, 1.285 us, 257, 257, none</column>
<column name="myproject_Block_dot_product_array_array_ap_fixed_1u_config2_exit_proc_U0">myproject_Block_dot_product_array_array_ap_fixed_1u_config2_exit_proc, 0, 0, 0 ns, 0 ns, 0, 0, none</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 2, -</column>
<column name="FIFO">2, -, 55, 88, -</column>
<column name="Instance">0, 2, 1406, 812, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, -, -</column>
<column name="Register">-, -, -, -, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">~0, ~0, 1, 1, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
<column name="myproject_Block_dot_product_array_array_ap_fixed_1u_config2_exit_proc_U0">myproject_Block_dot_product_array_array_ap_fixed_1u_config2_exit_proc, 0, 0, 2, 20, 0</column>
<column name="myproject_Block_preheader_i_i_033_proc45_U0">myproject_Block_preheader_i_i_033_proc45, 0, 0, 1026, 617, 0</column>
<column name="myproject_Loop_1_proc_U0">myproject_Loop_1_proc, 0, 2, 378, 175, 0</column>
</table>
</item>
<item name = "DSP48E"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
<column name="p_Val2_loc_channel_U">0, 5, 0, -, 2, 32, 64</column>
<column name="tmpdata1_data_V_channel_U">2, 50, 0, -, 32, 32, 1024</column>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="ap_idle">and, 0, 0, 2, 1, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="input_1_V_data_0_V_dout">in, 32, ap_fifo, input_1_V_data_0_V, pointer</column>
<column name="input_1_V_data_0_V_empty_n">in, 1, ap_fifo, input_1_V_data_0_V, pointer</column>
<column name="input_1_V_data_0_V_read">out, 1, ap_fifo, input_1_V_data_0_V, pointer</column>
<column name="input_1_V_data_1_V_dout">in, 32, ap_fifo, input_1_V_data_1_V, pointer</column>
<column name="input_1_V_data_1_V_empty_n">in, 1, ap_fifo, input_1_V_data_1_V, pointer</column>
<column name="input_1_V_data_1_V_read">out, 1, ap_fifo, input_1_V_data_1_V, pointer</column>
<column name="input_1_V_data_2_V_dout">in, 32, ap_fifo, input_1_V_data_2_V, pointer</column>
<column name="input_1_V_data_2_V_empty_n">in, 1, ap_fifo, input_1_V_data_2_V, pointer</column>
<column name="input_1_V_data_2_V_read">out, 1, ap_fifo, input_1_V_data_2_V, pointer</column>
<column name="input_1_V_data_3_V_dout">in, 32, ap_fifo, input_1_V_data_3_V, pointer</column>
<column name="input_1_V_data_3_V_empty_n">in, 1, ap_fifo, input_1_V_data_3_V, pointer</column>
<column name="input_1_V_data_3_V_read">out, 1, ap_fifo, input_1_V_data_3_V, pointer</column>
<column name="input_1_V_data_4_V_dout">in, 32, ap_fifo, input_1_V_data_4_V, pointer</column>
<column name="input_1_V_data_4_V_empty_n">in, 1, ap_fifo, input_1_V_data_4_V, pointer</column>
<column name="input_1_V_data_4_V_read">out, 1, ap_fifo, input_1_V_data_4_V, pointer</column>
<column name="input_1_V_data_5_V_dout">in, 32, ap_fifo, input_1_V_data_5_V, pointer</column>
<column name="input_1_V_data_5_V_empty_n">in, 1, ap_fifo, input_1_V_data_5_V, pointer</column>
<column name="input_1_V_data_5_V_read">out, 1, ap_fifo, input_1_V_data_5_V, pointer</column>
<column name="input_1_V_data_6_V_dout">in, 32, ap_fifo, input_1_V_data_6_V, pointer</column>
<column name="input_1_V_data_6_V_empty_n">in, 1, ap_fifo, input_1_V_data_6_V, pointer</column>
<column name="input_1_V_data_6_V_read">out, 1, ap_fifo, input_1_V_data_6_V, pointer</column>
<column name="input_1_V_data_7_V_dout">in, 32, ap_fifo, input_1_V_data_7_V, pointer</column>
<column name="input_1_V_data_7_V_empty_n">in, 1, ap_fifo, input_1_V_data_7_V, pointer</column>
<column name="input_1_V_data_7_V_read">out, 1, ap_fifo, input_1_V_data_7_V, pointer</column>
<column name="input_1_V_data_8_V_dout">in, 32, ap_fifo, input_1_V_data_8_V, pointer</column>
<column name="input_1_V_data_8_V_empty_n">in, 1, ap_fifo, input_1_V_data_8_V, pointer</column>
<column name="input_1_V_data_8_V_read">out, 1, ap_fifo, input_1_V_data_8_V, pointer</column>
<column name="input_1_V_data_9_V_dout">in, 32, ap_fifo, input_1_V_data_9_V, pointer</column>
<column name="input_1_V_data_9_V_empty_n">in, 1, ap_fifo, input_1_V_data_9_V, pointer</column>
<column name="input_1_V_data_9_V_read">out, 1, ap_fifo, input_1_V_data_9_V, pointer</column>
<column name="input_1_V_data_10_V_dout">in, 32, ap_fifo, input_1_V_data_10_V, pointer</column>
<column name="input_1_V_data_10_V_empty_n">in, 1, ap_fifo, input_1_V_data_10_V, pointer</column>
<column name="input_1_V_data_10_V_read">out, 1, ap_fifo, input_1_V_data_10_V, pointer</column>
<column name="input_1_V_data_11_V_dout">in, 32, ap_fifo, input_1_V_data_11_V, pointer</column>
<column name="input_1_V_data_11_V_empty_n">in, 1, ap_fifo, input_1_V_data_11_V, pointer</column>
<column name="input_1_V_data_11_V_read">out, 1, ap_fifo, input_1_V_data_11_V, pointer</column>
<column name="input_1_V_data_12_V_dout">in, 32, ap_fifo, input_1_V_data_12_V, pointer</column>
<column name="input_1_V_data_12_V_empty_n">in, 1, ap_fifo, input_1_V_data_12_V, pointer</column>
<column name="input_1_V_data_12_V_read">out, 1, ap_fifo, input_1_V_data_12_V, pointer</column>
<column name="input_1_V_data_13_V_dout">in, 32, ap_fifo, input_1_V_data_13_V, pointer</column>
<column name="input_1_V_data_13_V_empty_n">in, 1, ap_fifo, input_1_V_data_13_V, pointer</column>
<column name="input_1_V_data_13_V_read">out, 1, ap_fifo, input_1_V_data_13_V, pointer</column>
<column name="input_1_V_data_14_V_dout">in, 32, ap_fifo, input_1_V_data_14_V, pointer</column>
<column name="input_1_V_data_14_V_empty_n">in, 1, ap_fifo, input_1_V_data_14_V, pointer</column>
<column name="input_1_V_data_14_V_read">out, 1, ap_fifo, input_1_V_data_14_V, pointer</column>
<column name="input_1_V_data_15_V_dout">in, 32, ap_fifo, input_1_V_data_15_V, pointer</column>
<column name="input_1_V_data_15_V_empty_n">in, 1, ap_fifo, input_1_V_data_15_V, pointer</column>
<column name="input_1_V_data_15_V_read">out, 1, ap_fifo, input_1_V_data_15_V, pointer</column>
<column name="input_1_V_data_16_V_dout">in, 32, ap_fifo, input_1_V_data_16_V, pointer</column>
<column name="input_1_V_data_16_V_empty_n">in, 1, ap_fifo, input_1_V_data_16_V, pointer</column>
<column name="input_1_V_data_16_V_read">out, 1, ap_fifo, input_1_V_data_16_V, pointer</column>
<column name="input_1_V_data_17_V_dout">in, 32, ap_fifo, input_1_V_data_17_V, pointer</column>
<column name="input_1_V_data_17_V_empty_n">in, 1, ap_fifo, input_1_V_data_17_V, pointer</column>
<column name="input_1_V_data_17_V_read">out, 1, ap_fifo, input_1_V_data_17_V, pointer</column>
<column name="input_1_V_data_18_V_dout">in, 32, ap_fifo, input_1_V_data_18_V, pointer</column>
<column name="input_1_V_data_18_V_empty_n">in, 1, ap_fifo, input_1_V_data_18_V, pointer</column>
<column name="input_1_V_data_18_V_read">out, 1, ap_fifo, input_1_V_data_18_V, pointer</column>
<column name="input_1_V_data_19_V_dout">in, 32, ap_fifo, input_1_V_data_19_V, pointer</column>
<column name="input_1_V_data_19_V_empty_n">in, 1, ap_fifo, input_1_V_data_19_V, pointer</column>
<column name="input_1_V_data_19_V_read">out, 1, ap_fifo, input_1_V_data_19_V, pointer</column>
<column name="input_1_V_data_20_V_dout">in, 32, ap_fifo, input_1_V_data_20_V, pointer</column>
<column name="input_1_V_data_20_V_empty_n">in, 1, ap_fifo, input_1_V_data_20_V, pointer</column>
<column name="input_1_V_data_20_V_read">out, 1, ap_fifo, input_1_V_data_20_V, pointer</column>
<column name="input_1_V_data_21_V_dout">in, 32, ap_fifo, input_1_V_data_21_V, pointer</column>
<column name="input_1_V_data_21_V_empty_n">in, 1, ap_fifo, input_1_V_data_21_V, pointer</column>
<column name="input_1_V_data_21_V_read">out, 1, ap_fifo, input_1_V_data_21_V, pointer</column>
<column name="input_1_V_data_22_V_dout">in, 32, ap_fifo, input_1_V_data_22_V, pointer</column>
<column name="input_1_V_data_22_V_empty_n">in, 1, ap_fifo, input_1_V_data_22_V, pointer</column>
<column name="input_1_V_data_22_V_read">out, 1, ap_fifo, input_1_V_data_22_V, pointer</column>
<column name="input_1_V_data_23_V_dout">in, 32, ap_fifo, input_1_V_data_23_V, pointer</column>
<column name="input_1_V_data_23_V_empty_n">in, 1, ap_fifo, input_1_V_data_23_V, pointer</column>
<column name="input_1_V_data_23_V_read">out, 1, ap_fifo, input_1_V_data_23_V, pointer</column>
<column name="input_1_V_data_24_V_dout">in, 32, ap_fifo, input_1_V_data_24_V, pointer</column>
<column name="input_1_V_data_24_V_empty_n">in, 1, ap_fifo, input_1_V_data_24_V, pointer</column>
<column name="input_1_V_data_24_V_read">out, 1, ap_fifo, input_1_V_data_24_V, pointer</column>
<column name="input_1_V_data_25_V_dout">in, 32, ap_fifo, input_1_V_data_25_V, pointer</column>
<column name="input_1_V_data_25_V_empty_n">in, 1, ap_fifo, input_1_V_data_25_V, pointer</column>
<column name="input_1_V_data_25_V_read">out, 1, ap_fifo, input_1_V_data_25_V, pointer</column>
<column name="input_1_V_data_26_V_dout">in, 32, ap_fifo, input_1_V_data_26_V, pointer</column>
<column name="input_1_V_data_26_V_empty_n">in, 1, ap_fifo, input_1_V_data_26_V, pointer</column>
<column name="input_1_V_data_26_V_read">out, 1, ap_fifo, input_1_V_data_26_V, pointer</column>
<column name="input_1_V_data_27_V_dout">in, 32, ap_fifo, input_1_V_data_27_V, pointer</column>
<column name="input_1_V_data_27_V_empty_n">in, 1, ap_fifo, input_1_V_data_27_V, pointer</column>
<column name="input_1_V_data_27_V_read">out, 1, ap_fifo, input_1_V_data_27_V, pointer</column>
<column name="input_1_V_data_28_V_dout">in, 32, ap_fifo, input_1_V_data_28_V, pointer</column>
<column name="input_1_V_data_28_V_empty_n">in, 1, ap_fifo, input_1_V_data_28_V, pointer</column>
<column name="input_1_V_data_28_V_read">out, 1, ap_fifo, input_1_V_data_28_V, pointer</column>
<column name="input_1_V_data_29_V_dout">in, 32, ap_fifo, input_1_V_data_29_V, pointer</column>
<column name="input_1_V_data_29_V_empty_n">in, 1, ap_fifo, input_1_V_data_29_V, pointer</column>
<column name="input_1_V_data_29_V_read">out, 1, ap_fifo, input_1_V_data_29_V, pointer</column>
<column name="input_1_V_data_30_V_dout">in, 32, ap_fifo, input_1_V_data_30_V, pointer</column>
<column name="input_1_V_data_30_V_empty_n">in, 1, ap_fifo, input_1_V_data_30_V, pointer</column>
<column name="input_1_V_data_30_V_read">out, 1, ap_fifo, input_1_V_data_30_V, pointer</column>
<column name="input_1_V_data_31_V_dout">in, 32, ap_fifo, input_1_V_data_31_V, pointer</column>
<column name="input_1_V_data_31_V_empty_n">in, 1, ap_fifo, input_1_V_data_31_V, pointer</column>
<column name="input_1_V_data_31_V_read">out, 1, ap_fifo, input_1_V_data_31_V, pointer</column>
<column name="layer2_out_V_data_V_din">out, 32, ap_fifo, layer2_out_V_data_V, pointer</column>
<column name="layer2_out_V_data_V_full_n">in, 1, ap_fifo, layer2_out_V_data_V, pointer</column>
<column name="layer2_out_V_data_V_write">out, 1, ap_fifo, layer2_out_V_data_V, pointer</column>
<column name="ap_clk">in, 1, ap_ctrl_hs, myproject, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, myproject, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, myproject, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, myproject, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, myproject, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, myproject, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, myproject, return value</column>
</table>
</item>
</section>
</profile>
