#-----------------------------------------------------------
# Vivado v2016.4 (64-bit)
# SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
# IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
# Start of session at: Wed Jun 20 20:51:41 2018
# Process ID: 15368
# Current directory: C:/Users/will131/Documents/workspace/MIPS_V3.2
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent15848 C:\Users\will131\Documents\workspace\MIPS_V3.2\MIPS_V3.2.xpr
# Log file: C:/Users/will131/Documents/workspace/MIPS_V3.2/vivado.log
# Journal file: C:/Users/will131/Documents/workspace/MIPS_V3.2\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2016.4/data/ip'.
open_project: Time (s): cpu = 00:00:14 ; elapsed = 00:00:08 . Memory (MB): peak = 786.160 ; gain = 127.949
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'onboard' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav'
"xvlog -m64 --relax -prj onboard_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/zeroext.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zeroext
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/sl2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/signext.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/datapath/regfile.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/mux5.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux5
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/mux4.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/mux3.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/mux2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/controller/maindec.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/datapath/hazardunit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazardunit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/flopr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/flopenr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/flopencr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopencr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/flopcr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopcr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/controller/aludec.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/datapath/alu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/adder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/datapath/datapath.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/controller/controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/uart/bps_module.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bps_module
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/mem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/uart/tx_control_module.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tx_control_module
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/uart/test_module.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_module
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/uart/rx_control_module.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rx_control_module
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/mips.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/uart/uart_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/clkdiv.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkdiv
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/onboard.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module onboard
INFO: [VRFC 10-2458] undeclared symbol CLK0_4, assumed default net type wire [C:/Users/will131/Documents/workspace/MIPS_V3.2/source/onboard.sv:40]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto 8f400eb2585d4136bb1294319facdfaf --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot onboard_behav xil_defaultlib.onboard xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 33 for port rx_check [C:/Users/will131/Documents/workspace/MIPS_V3.2/source/onboard.sv:100]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clkdiv
Compiling module xil_defaultlib.hazardunit
Compiling module xil_defaultlib.flopenr(WIDTH=32)
Compiling module xil_defaultlib.adder(N=32)
Compiling module xil_defaultlib.mux3(WIDTH=32)
Compiling module xil_defaultlib.flopencr(WIDTH=64)
Compiling module xil_defaultlib.regfile(N=64)
Compiling module xil_defaultlib.signext(PART=16,ALL=64)
Compiling module xil_defaultlib.zeroext(PART=16,ALL=64)
Compiling module xil_defaultlib.sl2(N=32)
Compiling module xil_defaultlib.mux2(WIDTH=64)
Compiling module xil_defaultlib.flopcr(WIDTH=271)
Compiling module xil_defaultlib.mux3(WIDTH=64)
Compiling module xil_defaultlib.mux2(WIDTH=5)
Compiling module xil_defaultlib.alu(N=64)
Compiling module xil_defaultlib.flopr(WIDTH=133)
Compiling module xil_defaultlib.mux4(WIDTH=8)
Compiling module xil_defaultlib.zeroext(PART=8,ALL=64)
Compiling module xil_defaultlib.signext(PART=8,ALL=64)
Compiling module xil_defaultlib.zeroext(PART=32,ALL=64)
Compiling module xil_defaultlib.signext(PART=32,ALL=64)
Compiling module xil_defaultlib.mux5(WIDTH=64)
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.aludec
Compiling module xil_defaultlib.flopcr(WIDTH=14)
Compiling module xil_defaultlib.flopr(WIDTH=7)
Compiling module xil_defaultlib.flopr(WIDTH=2)
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.mem
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.test_module
Compiling module xil_defaultlib.bps_module
Compiling module xil_defaultlib.rx_control_module
Compiling module xil_defaultlib.tx_control_module
Compiling module xil_defaultlib.uart_top
Compiling module xil_defaultlib.onboard
Compiling module xil_defaultlib.glbl
Built simulation snapshot onboard_behav

****** Webtalk v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav/xsim.dir/onboard_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav/xsim.dir/onboard_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Wed Jun 20 20:58:11 2018. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2016.4/doc/webtalk_introduction.html.
webtalk_transmit: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 49.293 ; gain = 0.020
INFO: [Common 17-206] Exiting Webtalk at Wed Jun 20 20:58:11 2018...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 850.938 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '11' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "onboard_behav -key {Behavioral:sim_1:Functional:onboard} -tclbatch {onboard.tcl} -view {C:/Users/will131/Documents/workspace/MIPS_V3.2/simulation_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.4
Time resolution is 1 ps
open_wave_config C:/Users/will131/Documents/workspace/MIPS_V3.2/simulation_behav.wcfg
WARNING: Simulation object /simulation/clk was not found in the design.
WARNING: Simulation object /simulation/reset was not found in the design.
WARNING: Simulation object /simulation/we was not found in the design.
WARNING: Simulation object /simulation/top/mips/datapath/instrF was not found in the design.
WARNING: Simulation object /simulation/dataadr was not found in the design.
WARNING: Simulation object /simulation/writedata was not found in the design.
WARNING: Simulation object /simulation/top/mips/datapath/readdataM was not found in the design.
WARNING: Simulation object /simulation/top/mips/datapath/readdataW was not found in the design.
WARNING: Simulation object /simulation/dataadr was not found in the design.
WARNING: Simulation object /simulation/top/mips/datapath/aluoutE was not found in the design.
WARNING: Simulation object /simulation/top/mips/datapath/aluoutM was not found in the design.
WARNING: Simulation object /simulation/top/mips/clk was not found in the design.
WARNING: Simulation object /simulation/top/mips/datapath/readdataM was not found in the design.
WARNING: Simulation object /simulation/top/mips/datapath/writeregE was not found in the design.
WARNING: Simulation object /simulation/top/mips/datapath/writeregM was not found in the design.
WARNING: Simulation object /simulation/top/mips/datapath/writeregW was not found in the design.
WARNING: Simulation object /simulation/top/mips/datapath/regfile/wd3 was not found in the design.
WARNING: Simulation object /simulation/top/mips/datapath/regfile/wa3 was not found in the design.
WARNING: Simulation object /simulation/top/mips/datapath/memtoregM was not found in the design.
WARNING: Simulation object /simulation/top/mips/datapath/regfile/we3 was not found in the design.
WARNING: Simulation object /simulation/top/mips/controller/memreadM was not found in the design.
WARNING: Simulation object /simulation/top/mips/controller/memreadE was not found in the design.
WARNING: Simulation object /simulation/top/mips/controller/memreadD was not found in the design.
WARNING: Simulation object /simulation/top/cache/readdata was not found in the design.
WARNING: Simulation object /simulation/top/cache/ready was not found in the design.
WARNING: Simulation object /simulation/top/cache/memready was not found in the design.
WARNING: Simulation object /simulation/top/cache/blockread was not found in the design.
WARNING: Simulation object /simulation/top/cache/blockaddr was not found in the design.
WARNING: Simulation object /simulation/top/cache/cacheid was not found in the design.
WARNING: Simulation object /simulation/top/cache/readdata64 was not found in the design.
WARNING: Simulation object /simulation/top/cache/readdata was not found in the design.
WARNING: Simulation object /simulation/top/cache/dword was not found in the design.
WARNING: Simulation object /simulation/top/cache/word was not found in the design.
WARNING: Simulation object /simulation/top/cache/dataadr was not found in the design.
WARNING: Simulation object /simulation/top/cache/mem/RAM was not found in the design.
WARNING: Simulation object /simulation/top/cache/dirty was not found in the design.
WARNING: Simulation object /simulation/top/cache/RAM was not found in the design.
WARNING: Simulation object /simulation/top/cache/memwrite was not found in the design.
WARNING: Simulation object /simulation/top/cache/instr was not found in the design.
WARNING: Simulation object /simulation/top/cache/mem/cnt was not found in the design.
WARNING: Simulation object /simulation/top/cache/cnt was not found in the design.
WARNING: Simulation object /simulation/top/cache/datainblock was not found in the design.
WARNING: Simulation object /simulation/top/cache/datablockmod was not found in the design.
WARNING: Simulation object /simulation/top/cache/cacheused was not found in the design.
WARNING: Simulation object /simulation/top/cache/blockmod was not found in the design.
WARNING: Simulation object /simulation/top/cache/readblock was not found in the design.
WARNING: Simulation object /simulation/top/cache/datablockaddr was not found in the design.
WARNING: Simulation object /simulation/top/cache/mem/blockaddr was not found in the design.
source onboard.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
x
INFO: [USF-XSim-96] XSim completed. Design snapshot 'onboard_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:19 . Memory (MB): peak = 850.938 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 862.297 ; gain = 0.000
set_property top simulation [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'simulation' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav'
"xvlog -m64 --relax -prj simulation_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/zeroext.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zeroext
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/sl2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/signext.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/datapath/regfile.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/mux5.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux5
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/mux4.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/mux3.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/mux2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/controller/maindec.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/datapath/hazardunit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazardunit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/flopr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/flopenr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/flopencr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopencr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/flopcr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopcr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/controller/aludec.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/datapath/alu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/adder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/datapath/datapath.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/controller/controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/mem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/mips.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/simulation.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simulation
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto 8f400eb2585d4136bb1294319facdfaf --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot simulation_behav xil_defaultlib.simulation xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 33 differs from formal bit length 32 for port rx_check [C:/Users/will131/Documents/workspace/MIPS_V3.2/source/simulation.sv:24]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.hazardunit
Compiling module xil_defaultlib.flopenr(WIDTH=32)
Compiling module xil_defaultlib.adder(N=32)
Compiling module xil_defaultlib.mux3(WIDTH=32)
Compiling module xil_defaultlib.flopencr(WIDTH=64)
Compiling module xil_defaultlib.regfile(N=64)
Compiling module xil_defaultlib.signext(PART=16,ALL=64)
Compiling module xil_defaultlib.zeroext(PART=16,ALL=64)
Compiling module xil_defaultlib.sl2(N=32)
Compiling module xil_defaultlib.mux2(WIDTH=64)
Compiling module xil_defaultlib.flopcr(WIDTH=271)
Compiling module xil_defaultlib.mux3(WIDTH=64)
Compiling module xil_defaultlib.mux2(WIDTH=5)
Compiling module xil_defaultlib.alu(N=64)
Compiling module xil_defaultlib.flopr(WIDTH=133)
Compiling module xil_defaultlib.mux4(WIDTH=8)
Compiling module xil_defaultlib.zeroext(PART=8,ALL=64)
Compiling module xil_defaultlib.signext(PART=8,ALL=64)
Compiling module xil_defaultlib.zeroext(PART=32,ALL=64)
Compiling module xil_defaultlib.signext(PART=32,ALL=64)
Compiling module xil_defaultlib.mux5(WIDTH=64)
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.aludec
Compiling module xil_defaultlib.flopcr(WIDTH=14)
Compiling module xil_defaultlib.flopr(WIDTH=7)
Compiling module xil_defaultlib.flopr(WIDTH=2)
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.mem
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.simulation
Compiling module xil_defaultlib.glbl
Built simulation snapshot simulation_behav

****** Webtalk v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav/xsim.dir/simulation_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav/xsim.dir/simulation_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Wed Jun 20 20:59:13 2018. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2016.4/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Wed Jun 20 20:59:13 2018...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 862.297 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "simulation_behav -key {Behavioral:sim_1:Functional:simulation} -tclbatch {simulation.tcl} -view {C:/Users/will131/Documents/workspace/MIPS_V3.2/simulation_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.4
Time resolution is 1 ps
open_wave_config C:/Users/will131/Documents/workspace/MIPS_V3.2/simulation_behav.wcfg
WARNING: Simulation object /simulation/top/mips/controller/memreadM was not found in the design.
WARNING: Simulation object /simulation/top/mips/controller/memreadE was not found in the design.
WARNING: Simulation object /simulation/top/mips/controller/memreadD was not found in the design.
WARNING: Simulation object /simulation/top/cache/readdata was not found in the design.
WARNING: Simulation object /simulation/top/cache/ready was not found in the design.
WARNING: Simulation object /simulation/top/cache/memready was not found in the design.
WARNING: Simulation object /simulation/top/cache/blockread was not found in the design.
WARNING: Simulation object /simulation/top/cache/blockaddr was not found in the design.
WARNING: Simulation object /simulation/top/cache/cacheid was not found in the design.
WARNING: Simulation object /simulation/top/cache/readdata64 was not found in the design.
WARNING: Simulation object /simulation/top/cache/readdata was not found in the design.
WARNING: Simulation object /simulation/top/cache/dword was not found in the design.
WARNING: Simulation object /simulation/top/cache/word was not found in the design.
WARNING: Simulation object /simulation/top/cache/dataadr was not found in the design.
WARNING: Simulation object /simulation/top/cache/mem/RAM was not found in the design.
WARNING: Simulation object /simulation/top/cache/dirty was not found in the design.
WARNING: Simulation object /simulation/top/cache/RAM was not found in the design.
WARNING: Simulation object /simulation/top/cache/memwrite was not found in the design.
WARNING: Simulation object /simulation/top/cache/instr was not found in the design.
WARNING: Simulation object /simulation/top/cache/mem/cnt was not found in the design.
WARNING: Simulation object /simulation/top/cache/cnt was not found in the design.
WARNING: Simulation object /simulation/top/cache/datainblock was not found in the design.
WARNING: Simulation object /simulation/top/cache/datablockmod was not found in the design.
WARNING: Simulation object /simulation/top/cache/cacheused was not found in the design.
WARNING: Simulation object /simulation/top/cache/blockmod was not found in the design.
WARNING: Simulation object /simulation/top/cache/readblock was not found in the design.
WARNING: Simulation object /simulation/top/cache/datablockaddr was not found in the design.
WARNING: Simulation object /simulation/top/cache/mem/blockaddr was not found in the design.
source simulation.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
REG 0=                   0
REG 2=                  99
REG 6=                   0
REG 3=                 164
REG 4=                 328
Write                   99 in                  328
REG 5=                 492
REG 4=                  99
REG 6=                  99
Write                   99 in                  422
REG 2=                  98
REG 3=                  98
REG 0=                   0
REG 3=                 164
REG 4=                 328
Write                   98 in                  328
REG 5=                 492
REG 4=                  98
REG 6=                 197
Write                  197 in                  421
REG 2=                  97
REG 3=                  97
REG 0=                   0
REG 3=                 164
REG 4=                 328
Write                   97 in                  328
REG 5=                 492
REG 4=                  97
REG 6=                 294
Write                  294 in                  420
REG 2=                  96
REG 3=                  96
REG 0=                   0
REG 3=                 164
REG 4=                 328
Write                   96 in                  328
REG 5=                 492
REG 4=                  96
REG 6=                 390
Write                  390 in                  419
REG 2=                  95
REG 3=                  95
REG 0=                   0
REG 3=                 164
REG 4=                 328
Write                   95 in                  328
REG 5=                 492
REG 4=                  95
REG 6=                 485
Write                  485 in                  418
REG 2=                  94
REG 3=                  94
REG 0=                   0
REG 3=                 164
REG 4=                 328
Write                   94 in                  328
REG 5=                 492
REG 4=                  94
REG 6=                 579
Write                  579 in                  417
REG 2=                  93
REG 3=                  93
REG 0=                   0
REG 3=                 164
REG 4=                 328
Write                   93 in                  328
REG 5=                 492
REG 4=                  93
REG 6=                 672
Write                  672 in                  416
REG 2=                  92
INFO: [USF-XSim-96] XSim completed. Design snapshot 'simulation_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:12 . Memory (MB): peak = 862.297 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 862.297 ; gain = 0.000
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'simulation' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav'
"xvlog -m64 --relax -prj simulation_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/zeroext.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zeroext
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/sl2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/signext.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/datapath/regfile.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/mux5.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux5
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/mux4.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/mux3.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/mux2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/controller/maindec.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/datapath/hazardunit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazardunit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/flopr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/flopenr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/flopencr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopencr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/flopcr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopcr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/controller/aludec.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/datapath/alu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/adder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/datapath/datapath.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/controller/controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/mem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/mips.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/simulation.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simulation
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto 8f400eb2585d4136bb1294319facdfaf --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot simulation_behav xil_defaultlib.simulation xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 33 differs from formal bit length 32 for port rx_check [C:/Users/will131/Documents/workspace/MIPS_V3.2/source/simulation.sv:24]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.hazardunit
Compiling module xil_defaultlib.flopenr(WIDTH=32)
Compiling module xil_defaultlib.adder(N=32)
Compiling module xil_defaultlib.mux3(WIDTH=32)
Compiling module xil_defaultlib.flopencr(WIDTH=64)
Compiling module xil_defaultlib.regfile(N=64)
Compiling module xil_defaultlib.signext(PART=16,ALL=64)
Compiling module xil_defaultlib.zeroext(PART=16,ALL=64)
Compiling module xil_defaultlib.sl2(N=32)
Compiling module xil_defaultlib.mux2(WIDTH=64)
Compiling module xil_defaultlib.flopcr(WIDTH=271)
Compiling module xil_defaultlib.mux3(WIDTH=64)
Compiling module xil_defaultlib.mux2(WIDTH=5)
Compiling module xil_defaultlib.alu(N=64)
Compiling module xil_defaultlib.flopr(WIDTH=133)
Compiling module xil_defaultlib.mux4(WIDTH=8)
Compiling module xil_defaultlib.zeroext(PART=8,ALL=64)
Compiling module xil_defaultlib.signext(PART=8,ALL=64)
Compiling module xil_defaultlib.zeroext(PART=32,ALL=64)
Compiling module xil_defaultlib.signext(PART=32,ALL=64)
Compiling module xil_defaultlib.mux5(WIDTH=64)
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.aludec
Compiling module xil_defaultlib.flopcr(WIDTH=14)
Compiling module xil_defaultlib.flopr(WIDTH=7)
Compiling module xil_defaultlib.flopr(WIDTH=2)
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.mem
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.simulation
Compiling module xil_defaultlib.glbl
Built simulation snapshot simulation_behav

****** Webtalk v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav/xsim.dir/simulation_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav/xsim.dir/simulation_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Wed Jun 20 21:00:12 2018. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2016.4/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Wed Jun 20 21:00:12 2018...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 862.297 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "simulation_behav -key {Behavioral:sim_1:Functional:simulation} -tclbatch {simulation.tcl} -view {C:/Users/will131/Documents/workspace/MIPS_V3.2/simulation_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.4
Time resolution is 1 ps
open_wave_config C:/Users/will131/Documents/workspace/MIPS_V3.2/simulation_behav.wcfg
WARNING: Simulation object /simulation/top/mips/controller/memreadM was not found in the design.
WARNING: Simulation object /simulation/top/mips/controller/memreadE was not found in the design.
WARNING: Simulation object /simulation/top/mips/controller/memreadD was not found in the design.
WARNING: Simulation object /simulation/top/cache/readdata was not found in the design.
WARNING: Simulation object /simulation/top/cache/ready was not found in the design.
WARNING: Simulation object /simulation/top/cache/memready was not found in the design.
WARNING: Simulation object /simulation/top/cache/blockread was not found in the design.
WARNING: Simulation object /simulation/top/cache/blockaddr was not found in the design.
WARNING: Simulation object /simulation/top/cache/cacheid was not found in the design.
WARNING: Simulation object /simulation/top/cache/readdata64 was not found in the design.
WARNING: Simulation object /simulation/top/cache/readdata was not found in the design.
WARNING: Simulation object /simulation/top/cache/dword was not found in the design.
WARNING: Simulation object /simulation/top/cache/word was not found in the design.
WARNING: Simulation object /simulation/top/cache/dataadr was not found in the design.
WARNING: Simulation object /simulation/top/cache/mem/RAM was not found in the design.
WARNING: Simulation object /simulation/top/cache/dirty was not found in the design.
WARNING: Simulation object /simulation/top/cache/RAM was not found in the design.
WARNING: Simulation object /simulation/top/cache/memwrite was not found in the design.
WARNING: Simulation object /simulation/top/cache/instr was not found in the design.
WARNING: Simulation object /simulation/top/cache/mem/cnt was not found in the design.
WARNING: Simulation object /simulation/top/cache/cnt was not found in the design.
WARNING: Simulation object /simulation/top/cache/datainblock was not found in the design.
WARNING: Simulation object /simulation/top/cache/datablockmod was not found in the design.
WARNING: Simulation object /simulation/top/cache/cacheused was not found in the design.
WARNING: Simulation object /simulation/top/cache/blockmod was not found in the design.
WARNING: Simulation object /simulation/top/cache/readblock was not found in the design.
WARNING: Simulation object /simulation/top/cache/datablockaddr was not found in the design.
WARNING: Simulation object /simulation/top/cache/mem/blockaddr was not found in the design.
source simulation.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
REG 0=                   0
REG 2=                  64
REG 3=                   1
REG 4=                   4
REG 5=                   5
Write                    6 in                   64
REG 6=                   6
REG 7=                   8
REG 8=                 532
REG 9=                   6
Write                    6 in                  100
Test-Cache ends!
        16
REG 0=                   0
REG 0=                   0
REG 0=                   0
REG 0=                   0
REG 0=                   0
REG 0=                   0
REG 0=                   0
REG 0=                   0
INFO: [USF-XSim-96] XSim completed. Design snapshot 'simulation_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:11 . Memory (MB): peak = 862.297 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 868.723 ; gain = 0.000
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'simulation' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav'
"xvlog -m64 --relax -prj simulation_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/zeroext.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zeroext
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/sl2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/signext.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/datapath/regfile.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/mux5.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux5
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/mux4.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/mux3.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/mux2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/controller/maindec.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/datapath/hazardunit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazardunit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/flopr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/flopenr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/flopencr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopencr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/flopcr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopcr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/controller/aludec.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/datapath/alu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/adder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/datapath/datapath.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/controller/controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/mem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/mips.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/simulation.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simulation
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto 8f400eb2585d4136bb1294319facdfaf --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot simulation_behav xil_defaultlib.simulation xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 33 differs from formal bit length 32 for port rx_check [C:/Users/will131/Documents/workspace/MIPS_V3.2/source/simulation.sv:24]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.hazardunit
Compiling module xil_defaultlib.flopenr(WIDTH=32)
Compiling module xil_defaultlib.adder(N=32)
Compiling module xil_defaultlib.mux3(WIDTH=32)
Compiling module xil_defaultlib.flopencr(WIDTH=64)
Compiling module xil_defaultlib.regfile(N=64)
Compiling module xil_defaultlib.signext(PART=16,ALL=64)
Compiling module xil_defaultlib.zeroext(PART=16,ALL=64)
Compiling module xil_defaultlib.sl2(N=32)
Compiling module xil_defaultlib.mux2(WIDTH=64)
Compiling module xil_defaultlib.flopcr(WIDTH=271)
Compiling module xil_defaultlib.mux3(WIDTH=64)
Compiling module xil_defaultlib.mux2(WIDTH=5)
Compiling module xil_defaultlib.alu(N=64)
Compiling module xil_defaultlib.flopr(WIDTH=133)
Compiling module xil_defaultlib.mux4(WIDTH=8)
Compiling module xil_defaultlib.zeroext(PART=8,ALL=64)
Compiling module xil_defaultlib.signext(PART=8,ALL=64)
Compiling module xil_defaultlib.zeroext(PART=32,ALL=64)
Compiling module xil_defaultlib.signext(PART=32,ALL=64)
Compiling module xil_defaultlib.mux5(WIDTH=64)
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.aludec
Compiling module xil_defaultlib.flopcr(WIDTH=14)
Compiling module xil_defaultlib.flopr(WIDTH=7)
Compiling module xil_defaultlib.flopr(WIDTH=2)
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.mem
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.simulation
Compiling module xil_defaultlib.glbl
Built simulation snapshot simulation_behav

****** Webtalk v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav/xsim.dir/simulation_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav/xsim.dir/simulation_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Wed Jun 20 21:01:17 2018. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2016.4/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Wed Jun 20 21:01:17 2018...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 868.723 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "simulation_behav -key {Behavioral:sim_1:Functional:simulation} -tclbatch {simulation.tcl} -view {C:/Users/will131/Documents/workspace/MIPS_V3.2/simulation_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.4
Time resolution is 1 ps
open_wave_config C:/Users/will131/Documents/workspace/MIPS_V3.2/simulation_behav.wcfg
WARNING: Simulation object /simulation/top/mips/controller/memreadM was not found in the design.
WARNING: Simulation object /simulation/top/mips/controller/memreadE was not found in the design.
WARNING: Simulation object /simulation/top/mips/controller/memreadD was not found in the design.
WARNING: Simulation object /simulation/top/cache/readdata was not found in the design.
WARNING: Simulation object /simulation/top/cache/ready was not found in the design.
WARNING: Simulation object /simulation/top/cache/memready was not found in the design.
WARNING: Simulation object /simulation/top/cache/blockread was not found in the design.
WARNING: Simulation object /simulation/top/cache/blockaddr was not found in the design.
WARNING: Simulation object /simulation/top/cache/cacheid was not found in the design.
WARNING: Simulation object /simulation/top/cache/readdata64 was not found in the design.
WARNING: Simulation object /simulation/top/cache/readdata was not found in the design.
WARNING: Simulation object /simulation/top/cache/dword was not found in the design.
WARNING: Simulation object /simulation/top/cache/word was not found in the design.
WARNING: Simulation object /simulation/top/cache/dataadr was not found in the design.
WARNING: Simulation object /simulation/top/cache/mem/RAM was not found in the design.
WARNING: Simulation object /simulation/top/cache/dirty was not found in the design.
WARNING: Simulation object /simulation/top/cache/RAM was not found in the design.
WARNING: Simulation object /simulation/top/cache/memwrite was not found in the design.
WARNING: Simulation object /simulation/top/cache/instr was not found in the design.
WARNING: Simulation object /simulation/top/cache/mem/cnt was not found in the design.
WARNING: Simulation object /simulation/top/cache/cnt was not found in the design.
WARNING: Simulation object /simulation/top/cache/datainblock was not found in the design.
WARNING: Simulation object /simulation/top/cache/datablockmod was not found in the design.
WARNING: Simulation object /simulation/top/cache/cacheused was not found in the design.
WARNING: Simulation object /simulation/top/cache/blockmod was not found in the design.
WARNING: Simulation object /simulation/top/cache/readblock was not found in the design.
WARNING: Simulation object /simulation/top/cache/datablockaddr was not found in the design.
WARNING: Simulation object /simulation/top/cache/mem/blockaddr was not found in the design.
source simulation.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
REG 2=                  64
REG 3=                   1
REG 4=                   4
REG 5=                   5
Write                    6 in                   64
REG 6=                   6
REG 7=                   8
REG 8=                 532
REG 9=                   6
Write                    6 in                  100
Test-Cache ends!
        16
INFO: [USF-XSim-96] XSim completed. Design snapshot 'simulation_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:10 . Memory (MB): peak = 868.723 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 870.410 ; gain = 0.000
remove_files  C:/Users/will131/Documents/workspace/MIPS_V3.2/source/cache/cache.sv
remove_files  C:/Users/will131/Documents/workspace/MIPS_V3.2/source/cache/memblock.sv
add_files -norecurse {C:/Users/will131/Documents/workspace/MIPS_V3.2/source/cache/icache.sv C:/Users/will131/Documents/workspace/MIPS_V3.2/source/cache/mem.sv}
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'simulation' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav'
"xvlog -m64 --relax -prj simulation_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/zeroext.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zeroext
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/sl2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/signext.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/datapath/regfile.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/mux5.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux5
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/mux4.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/mux3.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/mux2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/controller/maindec.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/datapath/hazardunit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazardunit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/flopr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/flopenr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/flopencr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopencr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/flopcr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopcr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/controller/aludec.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/datapath/alu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/adder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/datapath/datapath.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/controller/controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/mips.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/cache/mem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memn
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/simulation.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simulation
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto 8f400eb2585d4136bb1294319facdfaf --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot simulation_behav xil_defaultlib.simulation xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 33 differs from formal bit length 32 for port rx_check [C:/Users/will131/Documents/workspace/MIPS_V3.2/source/simulation.sv:24]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 64 for port readdata [C:/Users/will131/Documents/workspace/MIPS_V3.2/source/top.sv:23]
ERROR: [VRFC 10-1546] variable instrreq might have multiple concurrent drivers [C:/Users/will131/Documents/workspace/MIPS_V3.2/source/top.sv:23]
ERROR: [VRFC 10-29] memn expects 9 arguments [C:/Users/will131/Documents/workspace/MIPS_V3.2/source/top.sv:23]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 880.746 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'simulation' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav'
"xvlog -m64 --relax -prj simulation_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/zeroext.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zeroext
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/sl2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/signext.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/datapath/regfile.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/mux5.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux5
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/mux4.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/mux3.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/mux2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/controller/maindec.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/datapath/hazardunit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazardunit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/flopr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/flopenr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/flopencr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopencr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/flopcr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopcr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/controller/aludec.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/datapath/alu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/adder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/datapath/datapath.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/controller/controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/mips.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/cache/mem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memn
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/simulation.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simulation
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto 8f400eb2585d4136bb1294319facdfaf --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot simulation_behav xil_defaultlib.simulation xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 33 differs from formal bit length 32 for port rx_check [C:/Users/will131/Documents/workspace/MIPS_V3.2/source/simulation.sv:24]
ERROR: [VRFC 10-1546] variable hit might have multiple concurrent drivers [C:/Users/will131/Documents/workspace/MIPS_V3.2/source/top.sv:23]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 880.746 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'simulation' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav'
"xvlog -m64 --relax -prj simulation_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/zeroext.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zeroext
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/sl2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/signext.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/datapath/regfile.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/mux5.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux5
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/mux4.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/mux3.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/mux2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/controller/maindec.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/datapath/hazardunit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazardunit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/flopr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/flopenr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/flopencr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopencr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/flopcr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopcr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/controller/aludec.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/datapath/alu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/adder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/datapath/datapath.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/controller/controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/mips.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
ERROR: [VRFC 10-91] loigc is not declared [C:/Users/will131/Documents/workspace/MIPS_V3.2/source/mips.sv:10]
ERROR: [VRFC 10-1040] module mips ignored due to previous errors [C:/Users/will131/Documents/workspace/MIPS_V3.2/source/mips.sv:3]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'simulation' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav'
"xvlog -m64 --relax -prj simulation_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/zeroext.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zeroext
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/sl2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/signext.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/datapath/regfile.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/mux5.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux5
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/mux4.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/mux3.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/mux2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/controller/maindec.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/datapath/hazardunit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazardunit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/flopr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/flopenr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/flopencr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopencr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/flopcr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopcr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/controller/aludec.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/datapath/alu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/adder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/datapath/datapath.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/controller/controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/mips.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/cache/mem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memn
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/simulation.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simulation
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto 8f400eb2585d4136bb1294319facdfaf --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot simulation_behav xil_defaultlib.simulation xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 33 differs from formal bit length 32 for port rx_check [C:/Users/will131/Documents/workspace/MIPS_V3.2/source/simulation.sv:24]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.hazardunit
Compiling module xil_defaultlib.flopenr(WIDTH=32)
Compiling module xil_defaultlib.adder(N=32)
Compiling module xil_defaultlib.mux3(WIDTH=32)
Compiling module xil_defaultlib.flopencr(WIDTH=64)
Compiling module xil_defaultlib.regfile(N=64)
Compiling module xil_defaultlib.signext(PART=16,ALL=64)
Compiling module xil_defaultlib.zeroext(PART=16,ALL=64)
Compiling module xil_defaultlib.sl2(N=32)
Compiling module xil_defaultlib.mux2(WIDTH=64)
Compiling module xil_defaultlib.flopcr(WIDTH=271)
Compiling module xil_defaultlib.mux3(WIDTH=64)
Compiling module xil_defaultlib.mux2(WIDTH=5)
Compiling module xil_defaultlib.alu(N=64)
Compiling module xil_defaultlib.flopr(WIDTH=133)
Compiling module xil_defaultlib.mux4(WIDTH=8)
Compiling module xil_defaultlib.zeroext(PART=8,ALL=64)
Compiling module xil_defaultlib.signext(PART=8,ALL=64)
Compiling module xil_defaultlib.zeroext(PART=32,ALL=64)
Compiling module xil_defaultlib.signext(PART=32,ALL=64)
Compiling module xil_defaultlib.mux5(WIDTH=64)
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.aludec
Compiling module xil_defaultlib.flopcr(WIDTH=14)
Compiling module xil_defaultlib.flopr(WIDTH=7)
Compiling module xil_defaultlib.flopr(WIDTH=2)
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.memn
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.simulation
Compiling module xil_defaultlib.glbl
Built simulation snapshot simulation_behav

****** Webtalk v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav/xsim.dir/simulation_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav/xsim.dir/simulation_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Wed Jun 20 22:04:38 2018. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2016.4/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Wed Jun 20 22:04:38 2018...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 880.746 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "simulation_behav -key {Behavioral:sim_1:Functional:simulation} -tclbatch {simulation.tcl} -view {C:/Users/will131/Documents/workspace/MIPS_V3.2/simulation_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.4
Time resolution is 1 ps
open_wave_config C:/Users/will131/Documents/workspace/MIPS_V3.2/simulation_behav.wcfg
WARNING: Simulation object /simulation/top/mips/controller/memreadM was not found in the design.
WARNING: Simulation object /simulation/top/mips/controller/memreadE was not found in the design.
WARNING: Simulation object /simulation/top/mips/controller/memreadD was not found in the design.
WARNING: Simulation object /simulation/top/cache/readdata was not found in the design.
WARNING: Simulation object /simulation/top/cache/ready was not found in the design.
WARNING: Simulation object /simulation/top/cache/memready was not found in the design.
WARNING: Simulation object /simulation/top/cache/blockread was not found in the design.
WARNING: Simulation object /simulation/top/cache/blockaddr was not found in the design.
WARNING: Simulation object /simulation/top/cache/cacheid was not found in the design.
WARNING: Simulation object /simulation/top/cache/readdata64 was not found in the design.
WARNING: Simulation object /simulation/top/cache/readdata was not found in the design.
WARNING: Simulation object /simulation/top/cache/dword was not found in the design.
WARNING: Simulation object /simulation/top/cache/word was not found in the design.
WARNING: Simulation object /simulation/top/cache/dataadr was not found in the design.
WARNING: Simulation object /simulation/top/cache/mem/RAM was not found in the design.
WARNING: Simulation object /simulation/top/cache/dirty was not found in the design.
WARNING: Simulation object /simulation/top/cache/RAM was not found in the design.
WARNING: Simulation object /simulation/top/cache/memwrite was not found in the design.
WARNING: Simulation object /simulation/top/cache/instr was not found in the design.
WARNING: Simulation object /simulation/top/cache/mem/cnt was not found in the design.
WARNING: Simulation object /simulation/top/cache/cnt was not found in the design.
WARNING: Simulation object /simulation/top/cache/datainblock was not found in the design.
WARNING: Simulation object /simulation/top/cache/datablockmod was not found in the design.
WARNING: Simulation object /simulation/top/cache/cacheused was not found in the design.
WARNING: Simulation object /simulation/top/cache/blockmod was not found in the design.
WARNING: Simulation object /simulation/top/cache/readblock was not found in the design.
WARNING: Simulation object /simulation/top/cache/datablockaddr was not found in the design.
WARNING: Simulation object /simulation/top/cache/mem/blockaddr was not found in the design.
source simulation.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
REG 2=                  64
REG 3=                   1
REG 4=                   4
REG 5=                   5
Write                    6 in                   64
REG 6=                   6
REG 7=                   8
REG 8=                 532
REG 9=                   6
Write                    6 in                  100
Test-Cache ends!
        16
INFO: [USF-XSim-96] XSim completed. Design snapshot 'simulation_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 880.746 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 880.746 ; gain = 0.000
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'simulation' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav'
"xvlog -m64 --relax -prj simulation_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/controller/maindec.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/flopr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/flopcr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopcr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/controller/aludec.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/controller/controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/mips.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/cache/mem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memn
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/simulation.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simulation
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto 8f400eb2585d4136bb1294319facdfaf --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot simulation_behav xil_defaultlib.simulation xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-2063] Module <datapath> not found while processing module instance <datapath> [C:/Users/will131/Documents/workspace/MIPS_V3.2/source/mips.sv:28]
ERROR: [VRFC 10-2063] Module <controller> not found while processing module instance <controller> [C:/Users/will131/Documents/workspace/MIPS_V3.2/source/mips.sv:36]
ERROR: [VRFC 10-2063] Module <memn> not found while processing module instance <memn> [C:/Users/will131/Documents/workspace/MIPS_V3.2/source/top.sv:23]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
remove_files  C:/Users/will131/Documents/workspace/MIPS_V3.2/source/cache/icache.sv
remove_files  C:/Users/will131/Documents/workspace/MIPS_V3.2/source/mem.sv
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'simulation' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav'
"xvlog -m64 --relax -prj simulation_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/zeroext.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zeroext
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/sl2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/signext.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/datapath/regfile.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/mux5.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux5
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/mux4.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/mux3.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/mux2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/datapath/hazardunit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazardunit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/flopencr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopencr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/datapath/alu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/adder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/controller/maindec.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/flopr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/flopcr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopcr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/controller/aludec.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/datapath/datapath.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/controller/controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/cache/mem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/mips.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/simulation.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simulation
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto 8f400eb2585d4136bb1294319facdfaf --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot simulation_behav xil_defaultlib.simulation xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 33 differs from formal bit length 32 for port rx_check [C:/Users/will131/Documents/workspace/MIPS_V3.2/source/simulation.sv:24]
ERROR: [VRFC 10-1658] variable instrstate is driven by invalid combination of procedural drivers [C:/Users/will131/Documents/workspace/MIPS_V3.2/source/datapath/datapath.sv:47]
WARNING: [VRFC 10-2066] instrstate driven by this always_ff block should not be driven by any other process [C:/Users/will131/Documents/workspace/MIPS_V3.2/source/datapath/datapath.sv:56]
ERROR: [VRFC 10-1546] variable StallF might have multiple concurrent drivers [C:/Users/will131/Documents/workspace/MIPS_V3.2/source/datapath/datapath.sv:56]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'simulation' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav'
"xvlog -m64 --relax -prj simulation_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/zeroext.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zeroext
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/sl2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/signext.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/datapath/regfile.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/mux5.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux5
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/mux4.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/mux3.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/mux2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/datapath/hazardunit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazardunit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/flopencr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopencr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/datapath/alu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/adder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/controller/maindec.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/flopr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/flopcr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopcr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/controller/aludec.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/datapath/datapath.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
ERROR: [VRFC 10-1412] syntax error near < [C:/Users/will131/Documents/workspace/MIPS_V3.2/source/datapath/datapath.sv:63]
ERROR: [VRFC 10-1412] syntax error near endcase [C:/Users/will131/Documents/workspace/MIPS_V3.2/source/datapath/datapath.sv:73]
ERROR: [VRFC 10-1040] module datapath ignored due to previous errors [C:/Users/will131/Documents/workspace/MIPS_V3.2/source/datapath/datapath.sv:3]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'simulation' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav'
"xvlog -m64 --relax -prj simulation_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/zeroext.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zeroext
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/sl2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/signext.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/datapath/regfile.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/mux5.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux5
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/mux4.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/mux3.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/mux2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/datapath/hazardunit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazardunit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/flopencr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopencr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/datapath/alu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/adder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/controller/maindec.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/flopr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/flopcr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopcr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/controller/aludec.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/datapath/datapath.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/controller/controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/cache/mem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/mips.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/simulation.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simulation
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto 8f400eb2585d4136bb1294319facdfaf --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot simulation_behav xil_defaultlib.simulation xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 33 differs from formal bit length 32 for port rx_check [C:/Users/will131/Documents/workspace/MIPS_V3.2/source/simulation.sv:24]
ERROR: [VRFC 10-1658] variable instrstate is driven by invalid combination of procedural drivers [C:/Users/will131/Documents/workspace/MIPS_V3.2/source/datapath/datapath.sv:47]
WARNING: [VRFC 10-2066] instrstate driven by this always_ff block should not be driven by any other process [C:/Users/will131/Documents/workspace/MIPS_V3.2/source/datapath/datapath.sv:56]
ERROR: [VRFC 10-1546] variable StallF might have multiple concurrent drivers [C:/Users/will131/Documents/workspace/MIPS_V3.2/source/datapath/datapath.sv:56]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'simulation' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav'
"xvlog -m64 --relax -prj simulation_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/zeroext.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zeroext
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/sl2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/signext.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/datapath/regfile.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/mux5.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux5
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/mux4.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/mux3.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/mux2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/datapath/hazardunit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazardunit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/flopencr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopencr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/datapath/alu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/adder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/controller/maindec.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/flopr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/flopcr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopcr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/controller/aludec.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/datapath/datapath.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/controller/controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/cache/mem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/mips.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/simulation.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simulation
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto 8f400eb2585d4136bb1294319facdfaf --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot simulation_behav xil_defaultlib.simulation xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 33 differs from formal bit length 32 for port rx_check [C:/Users/will131/Documents/workspace/MIPS_V3.2/source/simulation.sv:24]
ERROR: [VRFC 10-1658] variable instrstate is driven by invalid combination of procedural drivers [C:/Users/will131/Documents/workspace/MIPS_V3.2/source/datapath/datapath.sv:47]
WARNING: [VRFC 10-2066] instrstate driven by this always_ff block should not be driven by any other process [C:/Users/will131/Documents/workspace/MIPS_V3.2/source/datapath/datapath.sv:56]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'simulation' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav'
"xvlog -m64 --relax -prj simulation_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/zeroext.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zeroext
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/sl2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/signext.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/datapath/regfile.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/mux5.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux5
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/mux4.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/mux3.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/mux2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/datapath/hazardunit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazardunit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/flopencr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopencr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/datapath/alu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/adder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/controller/maindec.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/flopr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/flopcr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopcr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/controller/aludec.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/datapath/datapath.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/controller/controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/cache/mem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/mips.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/simulation.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simulation
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto 8f400eb2585d4136bb1294319facdfaf --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot simulation_behav xil_defaultlib.simulation xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 33 differs from formal bit length 32 for port rx_check [C:/Users/will131/Documents/workspace/MIPS_V3.2/source/simulation.sv:24]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.hazardunit
Compiling module xil_defaultlib.flopencr(WIDTH=32)
Compiling module xil_defaultlib.adder(N=32)
Compiling module xil_defaultlib.mux3(WIDTH=32)
Compiling module xil_defaultlib.flopencr(WIDTH=64)
Compiling module xil_defaultlib.regfile(N=64)
Compiling module xil_defaultlib.signext(PART=16,ALL=64)
Compiling module xil_defaultlib.zeroext(PART=16,ALL=64)
Compiling module xil_defaultlib.sl2(N=32)
Compiling module xil_defaultlib.mux2(WIDTH=64)
Compiling module xil_defaultlib.flopcr(WIDTH=271)
Compiling module xil_defaultlib.mux3(WIDTH=64)
Compiling module xil_defaultlib.mux2(WIDTH=5)
Compiling module xil_defaultlib.alu(N=64)
Compiling module xil_defaultlib.flopr(WIDTH=133)
Compiling module xil_defaultlib.mux4(WIDTH=8)
Compiling module xil_defaultlib.zeroext(PART=8,ALL=64)
Compiling module xil_defaultlib.signext(PART=8,ALL=64)
Compiling module xil_defaultlib.zeroext(PART=32,ALL=64)
Compiling module xil_defaultlib.signext(PART=32,ALL=64)
Compiling module xil_defaultlib.mux5(WIDTH=64)
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.aludec
Compiling module xil_defaultlib.flopcr(WIDTH=14)
Compiling module xil_defaultlib.flopr(WIDTH=7)
Compiling module xil_defaultlib.flopr(WIDTH=2)
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.mem
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.simulation
Compiling module xil_defaultlib.glbl
Built simulation snapshot simulation_behav

****** Webtalk v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav/xsim.dir/simulation_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav/xsim.dir/simulation_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Wed Jun 20 22:21:07 2018. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2016.4/doc/webtalk_introduction.html.
webtalk_transmit: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 49.574 ; gain = 0.059
INFO: [Common 17-206] Exiting Webtalk at Wed Jun 20 22:21:07 2018...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 880.746 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '11' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "simulation_behav -key {Behavioral:sim_1:Functional:simulation} -tclbatch {simulation.tcl} -view {C:/Users/will131/Documents/workspace/MIPS_V3.2/simulation_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.4
Time resolution is 1 ps
open_wave_config C:/Users/will131/Documents/workspace/MIPS_V3.2/simulation_behav.wcfg
WARNING: Simulation object /simulation/top/mips/controller/memreadM was not found in the design.
WARNING: Simulation object /simulation/top/mips/controller/memreadE was not found in the design.
WARNING: Simulation object /simulation/top/mips/controller/memreadD was not found in the design.
WARNING: Simulation object /simulation/top/cache/readdata was not found in the design.
WARNING: Simulation object /simulation/top/cache/ready was not found in the design.
WARNING: Simulation object /simulation/top/cache/memready was not found in the design.
WARNING: Simulation object /simulation/top/cache/blockread was not found in the design.
WARNING: Simulation object /simulation/top/cache/blockaddr was not found in the design.
WARNING: Simulation object /simulation/top/cache/cacheid was not found in the design.
WARNING: Simulation object /simulation/top/cache/readdata64 was not found in the design.
WARNING: Simulation object /simulation/top/cache/readdata was not found in the design.
WARNING: Simulation object /simulation/top/cache/dword was not found in the design.
WARNING: Simulation object /simulation/top/cache/word was not found in the design.
WARNING: Simulation object /simulation/top/cache/dataadr was not found in the design.
WARNING: Simulation object /simulation/top/cache/mem/RAM was not found in the design.
WARNING: Simulation object /simulation/top/cache/dirty was not found in the design.
WARNING: Simulation object /simulation/top/cache/RAM was not found in the design.
WARNING: Simulation object /simulation/top/cache/memwrite was not found in the design.
WARNING: Simulation object /simulation/top/cache/instr was not found in the design.
WARNING: Simulation object /simulation/top/cache/mem/cnt was not found in the design.
WARNING: Simulation object /simulation/top/cache/cnt was not found in the design.
WARNING: Simulation object /simulation/top/cache/datainblock was not found in the design.
WARNING: Simulation object /simulation/top/cache/datablockmod was not found in the design.
WARNING: Simulation object /simulation/top/cache/cacheused was not found in the design.
WARNING: Simulation object /simulation/top/cache/blockmod was not found in the design.
WARNING: Simulation object /simulation/top/cache/readblock was not found in the design.
WARNING: Simulation object /simulation/top/cache/datablockaddr was not found in the design.
WARNING: Simulation object /simulation/top/cache/mem/blockaddr was not found in the design.
source simulation.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
REG 2=                  64
REG 2=                  64
REG 2=                  64
REG 3=                   1
REG 4=                   4
REG 5=                   5
Write                    6 in                   64
REG 6=                   6
REG 7=                   8
REG 8=                 532
REG 9=                   6
Write                    6 in                  100
Test-Cache ends!
        18
INFO: [USF-XSim-96] XSim completed. Design snapshot 'simulation_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 880.746 ; gain = 0.000
add_wave {{/simulation/top/mips/datapath/regF2D/en}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 15000 ns
REG 2=                  64
REG 2=                  64
REG 2=                  64
REG 3=                   1
REG 4=                   4
REG 5=                   5
Write                    6 in                   64
REG 6=                   6
REG 7=                   8
REG 8=                 532
REG 9=                   6
Write                    6 in                  100
Test-Cache ends!
        18
add_wave {{/simulation/top/mips/datapath/abort}} 
add_wave {{/simulation/top/mips/datapath/StallF}} 
add_wave {{/simulation/top/mips/datapath/StallSF}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 15000 ns
REG 2=                  64
REG 2=                  64
REG 2=                  64
REG 3=                   1
REG 4=                   4
REG 5=                   5
Write                    6 in                   64
REG 6=                   6
REG 7=                   8
REG 8=                 532
REG 9=                   6
Write                    6 in                  100
Test-Cache ends!
        18
save_wave_config {C:/Users/will131/Documents/workspace/MIPS_V3.2/simulation_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 896.949 ; gain = 0.000
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'simulation' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav'
"xvlog -m64 --relax -prj simulation_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/flopenr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/zeroext.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zeroext
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/sl2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/signext.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/datapath/regfile.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/mux5.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux5
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/mux4.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/mux3.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/mux2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/datapath/hazardunit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazardunit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/flopencr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopencr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/datapath/alu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/adder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/controller/maindec.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/flopr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/flopcr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopcr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/controller/aludec.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/datapath/datapath.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/controller/controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/cache/mem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/mips.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/simulation.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simulation
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto 8f400eb2585d4136bb1294319facdfaf --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot simulation_behav xil_defaultlib.simulation xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.hazardunit
Compiling module xil_defaultlib.flopenr(WIDTH=32)
Compiling module xil_defaultlib.adder(N=32)
Compiling module xil_defaultlib.mux3(WIDTH=32)
Compiling module xil_defaultlib.flopencr(WIDTH=64)
Compiling module xil_defaultlib.regfile(N=64)
Compiling module xil_defaultlib.signext(PART=16,ALL=64)
Compiling module xil_defaultlib.zeroext(PART=16,ALL=64)
Compiling module xil_defaultlib.sl2(N=32)
Compiling module xil_defaultlib.mux2(WIDTH=64)
Compiling module xil_defaultlib.flopcr(WIDTH=271)
Compiling module xil_defaultlib.mux3(WIDTH=64)
Compiling module xil_defaultlib.mux2(WIDTH=5)
Compiling module xil_defaultlib.alu(N=64)
Compiling module xil_defaultlib.flopr(WIDTH=133)
Compiling module xil_defaultlib.mux4(WIDTH=8)
Compiling module xil_defaultlib.zeroext(PART=8,ALL=64)
Compiling module xil_defaultlib.signext(PART=8,ALL=64)
Compiling module xil_defaultlib.zeroext(PART=32,ALL=64)
Compiling module xil_defaultlib.signext(PART=32,ALL=64)
Compiling module xil_defaultlib.mux5(WIDTH=64)
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.aludec
Compiling module xil_defaultlib.flopcr(WIDTH=14)
Compiling module xil_defaultlib.flopr(WIDTH=7)
Compiling module xil_defaultlib.flopr(WIDTH=2)
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.mem
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.simulation
Compiling module xil_defaultlib.glbl
Built simulation snapshot simulation_behav

****** Webtalk v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav/xsim.dir/simulation_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav/xsim.dir/simulation_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Wed Jun 20 22:24:49 2018. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2016.4/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Wed Jun 20 22:24:49 2018...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 896.949 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "simulation_behav -key {Behavioral:sim_1:Functional:simulation} -tclbatch {simulation.tcl} -view {C:/Users/will131/Documents/workspace/MIPS_V3.2/simulation_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.4
Time resolution is 1 ps
open_wave_config C:/Users/will131/Documents/workspace/MIPS_V3.2/simulation_behav.wcfg
source simulation.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
REG 2=                  64
REG 3=                   1
REG 4=                   4
REG 5=                   5
Write                    6 in                   64
REG 6=                   6
REG 7=                   8
REG 8=                 532
REG 9=                   6
Write                    6 in                  100
Test-Cache ends!
        16
INFO: [USF-XSim-96] XSim completed. Design snapshot 'simulation_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 896.949 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 896.949 ; gain = 0.000
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'simulation' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav'
"xvlog -m64 --relax -prj simulation_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/flopenr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/zeroext.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zeroext
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/sl2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/signext.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/datapath/regfile.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/mux5.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux5
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/mux4.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/mux3.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/mux2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/datapath/hazardunit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazardunit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/flopencr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopencr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/datapath/alu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/adder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/controller/maindec.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/flopr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/flopcr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopcr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/controller/aludec.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/datapath/datapath.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/controller/controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/cache/mem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/mips.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/simulation.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simulation
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto 8f400eb2585d4136bb1294319facdfaf --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot simulation_behav xil_defaultlib.simulation xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.hazardunit
Compiling module xil_defaultlib.flopenr(WIDTH=32)
Compiling module xil_defaultlib.adder(N=32)
Compiling module xil_defaultlib.mux3(WIDTH=32)
Compiling module xil_defaultlib.flopencr(WIDTH=64)
Compiling module xil_defaultlib.regfile(N=64)
Compiling module xil_defaultlib.signext(PART=16,ALL=64)
Compiling module xil_defaultlib.zeroext(PART=16,ALL=64)
Compiling module xil_defaultlib.sl2(N=32)
Compiling module xil_defaultlib.mux2(WIDTH=64)
Compiling module xil_defaultlib.flopcr(WIDTH=271)
Compiling module xil_defaultlib.mux3(WIDTH=64)
Compiling module xil_defaultlib.mux2(WIDTH=5)
Compiling module xil_defaultlib.alu(N=64)
Compiling module xil_defaultlib.flopr(WIDTH=133)
Compiling module xil_defaultlib.mux4(WIDTH=8)
Compiling module xil_defaultlib.zeroext(PART=8,ALL=64)
Compiling module xil_defaultlib.signext(PART=8,ALL=64)
Compiling module xil_defaultlib.zeroext(PART=32,ALL=64)
Compiling module xil_defaultlib.signext(PART=32,ALL=64)
Compiling module xil_defaultlib.mux5(WIDTH=64)
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.aludec
Compiling module xil_defaultlib.flopcr(WIDTH=14)
Compiling module xil_defaultlib.flopr(WIDTH=7)
Compiling module xil_defaultlib.flopr(WIDTH=2)
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.mem
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.simulation
Compiling module xil_defaultlib.glbl
Built simulation snapshot simulation_behav

****** Webtalk v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav/xsim.dir/simulation_behav/webtalk/xsim_webtalk.tcl -notrace
webtalk_transmit: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 49.973 ; gain = 0.023
INFO: [Common 17-206] Exiting Webtalk at Wed Jun 20 22:25:38 2018...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 896.949 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '10' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "simulation_behav -key {Behavioral:sim_1:Functional:simulation} -tclbatch {simulation.tcl} -view {C:/Users/will131/Documents/workspace/MIPS_V3.2/simulation_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.4
Time resolution is 1 ps
open_wave_config C:/Users/will131/Documents/workspace/MIPS_V3.2/simulation_behav.wcfg
source simulation.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
REG 2=                  64
REG 3=                   1
REG 4=                   4
REG 5=                   5
Write                    6 in                   64
REG 6=                   6
REG 7=                   8
REG 8=                 532
REG 9=                   6
Write                    6 in                  100
Test-Cache ends!
        16
INFO: [USF-XSim-96] XSim completed. Design snapshot 'simulation_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:16 . Memory (MB): peak = 896.949 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 896.949 ; gain = 0.000
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'simulation' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav'
"xvlog -m64 --relax -prj simulation_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/flopenr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/zeroext.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zeroext
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/sl2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/signext.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/datapath/regfile.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/mux5.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux5
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/mux4.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/mux3.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/mux2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/datapath/hazardunit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazardunit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/flopencr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopencr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/datapath/alu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/adder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/controller/maindec.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/flopr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/flopcr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopcr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/controller/aludec.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/datapath/datapath.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/controller/controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/mips.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/simulation.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simulation
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto 8f400eb2585d4136bb1294319facdfaf --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot simulation_behav xil_defaultlib.simulation xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-2063] Module <mem> not found while processing module instance <mem> [C:/Users/will131/Documents/workspace/MIPS_V3.2/source/top.sv:23]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'simulation' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav'
"xvlog -m64 --relax -prj simulation_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/flopenr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/zeroext.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zeroext
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/sl2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/signext.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/datapath/regfile.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/mux5.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux5
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/mux4.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/mux3.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/mux2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/datapath/hazardunit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazardunit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/flopencr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopencr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/datapath/alu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/adder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/controller/maindec.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/flopr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/flopcr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopcr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/controller/aludec.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/datapath/datapath.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/controller/controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/cache/mem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/mips.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/simulation.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simulation
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto 8f400eb2585d4136bb1294319facdfaf --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot simulation_behav xil_defaultlib.simulation xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.hazardunit
Compiling module xil_defaultlib.flopenr(WIDTH=32)
Compiling module xil_defaultlib.adder(N=32)
Compiling module xil_defaultlib.mux3(WIDTH=32)
Compiling module xil_defaultlib.flopencr(WIDTH=64)
Compiling module xil_defaultlib.regfile(N=64)
Compiling module xil_defaultlib.signext(PART=16,ALL=64)
Compiling module xil_defaultlib.zeroext(PART=16,ALL=64)
Compiling module xil_defaultlib.sl2(N=32)
Compiling module xil_defaultlib.mux2(WIDTH=64)
Compiling module xil_defaultlib.flopcr(WIDTH=271)
Compiling module xil_defaultlib.mux3(WIDTH=64)
Compiling module xil_defaultlib.mux2(WIDTH=5)
Compiling module xil_defaultlib.alu(N=64)
Compiling module xil_defaultlib.flopr(WIDTH=133)
Compiling module xil_defaultlib.mux4(WIDTH=8)
Compiling module xil_defaultlib.zeroext(PART=8,ALL=64)
Compiling module xil_defaultlib.signext(PART=8,ALL=64)
Compiling module xil_defaultlib.zeroext(PART=32,ALL=64)
Compiling module xil_defaultlib.signext(PART=32,ALL=64)
Compiling module xil_defaultlib.mux5(WIDTH=64)
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.aludec
Compiling module xil_defaultlib.flopcr(WIDTH=14)
Compiling module xil_defaultlib.flopr(WIDTH=7)
Compiling module xil_defaultlib.flopr(WIDTH=2)
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.mem
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.simulation
Compiling module xil_defaultlib.glbl
Built simulation snapshot simulation_behav

****** Webtalk v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav/xsim.dir/simulation_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav/xsim.dir/simulation_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Wed Jun 20 22:28:36 2018. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2016.4/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Wed Jun 20 22:28:36 2018...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 896.949 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "simulation_behav -key {Behavioral:sim_1:Functional:simulation} -tclbatch {simulation.tcl} -view {C:/Users/will131/Documents/workspace/MIPS_V3.2/simulation_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.4
Time resolution is 1 ps
open_wave_config C:/Users/will131/Documents/workspace/MIPS_V3.2/simulation_behav.wcfg
source simulation.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
REG 2=                  64
REG 3=                   1
REG 4=                   4
REG 5=                   5
Write                    6 in                   64
REG 6=                   6
REG 7=                   8
REG 8=                 532
REG 9=                   6
Write                    6 in                  100
Test-Cache ends!
        16
INFO: [USF-XSim-96] XSim completed. Design snapshot 'simulation_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 896.949 ; gain = 0.000
add_wave {{/simulation/top/mem/abort}} 
add_wave {{/simulation/top/mem/instrcnt}} 
add_wave {{/simulation/top/mem/instrreq}} 
save_wave_config {C:/Users/will131/Documents/workspace/MIPS_V3.2/simulation_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 896.949 ; gain = 0.000
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'simulation' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav'
"xvlog -m64 --relax -prj simulation_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/flopenr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/zeroext.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zeroext
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/sl2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/signext.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/datapath/regfile.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/mux5.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux5
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/mux4.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/mux3.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/mux2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/datapath/hazardunit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazardunit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/flopencr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopencr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/datapath/alu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/adder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/controller/maindec.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/flopr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/flopcr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopcr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/controller/aludec.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/datapath/datapath.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/controller/controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/cache/mem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/mips.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/simulation.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simulation
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto 8f400eb2585d4136bb1294319facdfaf --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot simulation_behav xil_defaultlib.simulation xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.hazardunit
Compiling module xil_defaultlib.flopenr(WIDTH=32)
Compiling module xil_defaultlib.adder(N=32)
Compiling module xil_defaultlib.mux3(WIDTH=32)
Compiling module xil_defaultlib.flopencr(WIDTH=64)
Compiling module xil_defaultlib.regfile(N=64)
Compiling module xil_defaultlib.signext(PART=16,ALL=64)
Compiling module xil_defaultlib.zeroext(PART=16,ALL=64)
Compiling module xil_defaultlib.sl2(N=32)
Compiling module xil_defaultlib.mux2(WIDTH=64)
Compiling module xil_defaultlib.flopcr(WIDTH=271)
Compiling module xil_defaultlib.mux3(WIDTH=64)
Compiling module xil_defaultlib.mux2(WIDTH=5)
Compiling module xil_defaultlib.alu(N=64)
Compiling module xil_defaultlib.flopr(WIDTH=133)
Compiling module xil_defaultlib.mux4(WIDTH=8)
Compiling module xil_defaultlib.zeroext(PART=8,ALL=64)
Compiling module xil_defaultlib.signext(PART=8,ALL=64)
Compiling module xil_defaultlib.zeroext(PART=32,ALL=64)
Compiling module xil_defaultlib.signext(PART=32,ALL=64)
Compiling module xil_defaultlib.mux5(WIDTH=64)
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.aludec
Compiling module xil_defaultlib.flopcr(WIDTH=14)
Compiling module xil_defaultlib.flopr(WIDTH=7)
Compiling module xil_defaultlib.flopr(WIDTH=2)
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.mem
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.simulation
Compiling module xil_defaultlib.glbl
Built simulation snapshot simulation_behav

****** Webtalk v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav/xsim.dir/simulation_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav/xsim.dir/simulation_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Wed Jun 20 22:29:57 2018. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2016.4/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Wed Jun 20 22:29:57 2018...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 896.949 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "simulation_behav -key {Behavioral:sim_1:Functional:simulation} -tclbatch {simulation.tcl} -view {C:/Users/will131/Documents/workspace/MIPS_V3.2/simulation_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.4
Time resolution is 1 ps
open_wave_config C:/Users/will131/Documents/workspace/MIPS_V3.2/simulation_behav.wcfg
source simulation.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
REG 2=                  64
REG 3=                   1
REG 4=                   4
REG 5=                   5
Write                    6 in                   64
REG 6=                   6
REG 7=                   8
REG 8=                 532
REG 9=                   6
Write                    6 in                  100
Test-Cache ends!
        16
INFO: [USF-XSim-96] XSim completed. Design snapshot 'simulation_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 896.949 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 896.949 ; gain = 0.000
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'simulation' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav'
"xvlog -m64 --relax -prj simulation_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/flopenr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/zeroext.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zeroext
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/sl2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/signext.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/datapath/regfile.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/mux5.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux5
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/mux4.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/mux3.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/mux2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/datapath/hazardunit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazardunit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/flopencr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopencr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/datapath/alu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/adder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/controller/maindec.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/flopr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/flopcr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopcr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/controller/aludec.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/datapath/datapath.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/controller/controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/cache/mem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/mips.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/simulation.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simulation
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto 8f400eb2585d4136bb1294319facdfaf --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot simulation_behav xil_defaultlib.simulation xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.hazardunit
Compiling module xil_defaultlib.flopenr(WIDTH=32)
Compiling module xil_defaultlib.adder(N=32)
Compiling module xil_defaultlib.mux3(WIDTH=32)
Compiling module xil_defaultlib.flopencr(WIDTH=64)
Compiling module xil_defaultlib.regfile(N=64)
Compiling module xil_defaultlib.signext(PART=16,ALL=64)
Compiling module xil_defaultlib.zeroext(PART=16,ALL=64)
Compiling module xil_defaultlib.sl2(N=32)
Compiling module xil_defaultlib.mux2(WIDTH=64)
Compiling module xil_defaultlib.flopcr(WIDTH=271)
Compiling module xil_defaultlib.mux3(WIDTH=64)
Compiling module xil_defaultlib.mux2(WIDTH=5)
Compiling module xil_defaultlib.alu(N=64)
Compiling module xil_defaultlib.flopr(WIDTH=133)
Compiling module xil_defaultlib.mux4(WIDTH=8)
Compiling module xil_defaultlib.zeroext(PART=8,ALL=64)
Compiling module xil_defaultlib.signext(PART=8,ALL=64)
Compiling module xil_defaultlib.zeroext(PART=32,ALL=64)
Compiling module xil_defaultlib.signext(PART=32,ALL=64)
Compiling module xil_defaultlib.mux5(WIDTH=64)
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.aludec
Compiling module xil_defaultlib.flopcr(WIDTH=14)
Compiling module xil_defaultlib.flopr(WIDTH=7)
Compiling module xil_defaultlib.flopr(WIDTH=2)
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.mem
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.simulation
Compiling module xil_defaultlib.glbl
Built simulation snapshot simulation_behav

****** Webtalk v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav/xsim.dir/simulation_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav/xsim.dir/simulation_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Wed Jun 20 22:32:20 2018. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2016.4/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Wed Jun 20 22:32:20 2018...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 896.949 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "simulation_behav -key {Behavioral:sim_1:Functional:simulation} -tclbatch {simulation.tcl} -view {C:/Users/will131/Documents/workspace/MIPS_V3.2/simulation_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.4
Time resolution is 1 ps
open_wave_config C:/Users/will131/Documents/workspace/MIPS_V3.2/simulation_behav.wcfg
source simulation.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
REG 2=                  64
REG 2=                  64
REG 2=                  64
REG 3=                   1
REG 4=                   4
REG 4=                   4
REG 4=                   4
REG 4=                   4
REG 5=                   5
Write                    6 in                   64
REG 6=                   6
Write                    6 in                   64
Write                    6 in                   64
Write                    6 in                   64
Write                    6 in                   64
REG 7=                   8
REG 8=                 532
REG 9=                   6
Write                    6 in                  100
Test-Cache ends!
        28
INFO: [USF-XSim-96] XSim completed. Design snapshot 'simulation_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 896.949 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 897.594 ; gain = 0.000
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'simulation' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav'
"xvlog -m64 --relax -prj simulation_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/zeroext.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zeroext
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/sl2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/signext.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/datapath/regfile.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/mux5.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux5
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/mux4.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/mux3.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/mux2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/datapath/hazardunit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazardunit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/flopencr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopencr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/datapath/alu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/adder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/controller/maindec.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/flopr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/flopcr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopcr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/controller/aludec.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/datapath/datapath.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/controller/controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/cache/mem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/mips.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/simulation.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simulation
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto 8f400eb2585d4136bb1294319facdfaf --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot simulation_behav xil_defaultlib.simulation xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.hazardunit
Compiling module xil_defaultlib.flopencr(WIDTH=32)
Compiling module xil_defaultlib.adder(N=32)
Compiling module xil_defaultlib.mux3(WIDTH=32)
Compiling module xil_defaultlib.flopencr(WIDTH=64)
Compiling module xil_defaultlib.regfile(N=64)
Compiling module xil_defaultlib.signext(PART=16,ALL=64)
Compiling module xil_defaultlib.zeroext(PART=16,ALL=64)
Compiling module xil_defaultlib.sl2(N=32)
Compiling module xil_defaultlib.mux2(WIDTH=64)
Compiling module xil_defaultlib.flopcr(WIDTH=271)
Compiling module xil_defaultlib.mux3(WIDTH=64)
Compiling module xil_defaultlib.mux2(WIDTH=5)
Compiling module xil_defaultlib.alu(N=64)
Compiling module xil_defaultlib.flopr(WIDTH=133)
Compiling module xil_defaultlib.mux4(WIDTH=8)
Compiling module xil_defaultlib.zeroext(PART=8,ALL=64)
Compiling module xil_defaultlib.signext(PART=8,ALL=64)
Compiling module xil_defaultlib.zeroext(PART=32,ALL=64)
Compiling module xil_defaultlib.signext(PART=32,ALL=64)
Compiling module xil_defaultlib.mux5(WIDTH=64)
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.aludec
Compiling module xil_defaultlib.flopcr(WIDTH=14)
Compiling module xil_defaultlib.flopr(WIDTH=7)
Compiling module xil_defaultlib.flopr(WIDTH=2)
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.mem
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.simulation
Compiling module xil_defaultlib.glbl
Built simulation snapshot simulation_behav

****** Webtalk v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav/xsim.dir/simulation_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav/xsim.dir/simulation_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Wed Jun 20 22:33:37 2018. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2016.4/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Wed Jun 20 22:33:37 2018...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 897.594 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "simulation_behav -key {Behavioral:sim_1:Functional:simulation} -tclbatch {simulation.tcl} -view {C:/Users/will131/Documents/workspace/MIPS_V3.2/simulation_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.4
Time resolution is 1 ps
open_wave_config C:/Users/will131/Documents/workspace/MIPS_V3.2/simulation_behav.wcfg
source simulation.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
REG 2=                  64
REG 2=                  64
REG 2=                  64
REG 3=                   1
REG 4=                   4
REG 2=                  64
REG 2=                  64
REG 2=                  64
REG 2=                  64
REG 2=                  64
REG 3=                   1
REG 4=                   4
REG 5=                   5
REG 6=                   6
REG 2=                  64
REG 2=                  64
REG 2=                  64
REG 2=                  64
REG 3=                   1
REG 4=                   4
REG 5=                   5
REG 6=                   6
REG 2=                  64
REG 2=                  64
REG 2=                  64
REG 2=                  64
REG 3=                   1
REG 4=                   4
REG 5=                   5
REG 6=                   6
REG 2=                  64
REG 2=                  64
REG 2=                  64
REG 2=                  64
REG 3=                   1
REG 4=                   4
REG 5=                   5
REG 6=                   6
REG 2=                  64
REG 2=                  64
REG 2=                  64
REG 2=                  64
REG 3=                   1
REG 4=                   4
REG 5=                   5
REG 6=                   6
REG 2=                  64
REG 2=                  64
REG 2=                  64
REG 2=                  64
REG 3=                   1
REG 4=                   4
REG 5=                   5
REG 6=                   6
REG 2=                  64
REG 2=                  64
REG 2=                  64
REG 2=                  64
REG 3=                   1
REG 4=                   4
REG 5=                   5
REG 6=                   6
REG 2=                  64
REG 2=                  64
REG 2=                  64
REG 2=                  64
REG 3=                   1
REG 4=                   4
REG 5=                   5
REG 6=                   6
REG 2=                  64
REG 2=                  64
REG 2=                  64
REG 2=                  64
REG 3=                   1
REG 4=                   4
REG 5=                   5
REG 6=                   6
REG 2=                  64
REG 2=                  64
REG 2=                  64
REG 2=                  64
REG 3=                   1
REG 4=                   4
REG 5=                   5
INFO: [USF-XSim-96] XSim completed. Design snapshot 'simulation_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 897.594 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 897.594 ; gain = 0.000
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'simulation' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav'
"xvlog -m64 --relax -prj simulation_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/flopenr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/zeroext.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zeroext
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/sl2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/signext.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/datapath/regfile.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/mux5.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux5
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/mux4.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/mux3.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/mux2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/datapath/hazardunit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazardunit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/flopencr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopencr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/datapath/alu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/adder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/controller/maindec.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/flopr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/flopcr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopcr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/controller/aludec.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/datapath/datapath.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/controller/controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/cache/mem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/mips.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/simulation.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simulation
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto 8f400eb2585d4136bb1294319facdfaf --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot simulation_behav xil_defaultlib.simulation xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.hazardunit
Compiling module xil_defaultlib.flopenr(WIDTH=32)
Compiling module xil_defaultlib.adder(N=32)
Compiling module xil_defaultlib.mux3(WIDTH=32)
Compiling module xil_defaultlib.flopencr(WIDTH=64)
Compiling module xil_defaultlib.regfile(N=64)
Compiling module xil_defaultlib.signext(PART=16,ALL=64)
Compiling module xil_defaultlib.zeroext(PART=16,ALL=64)
Compiling module xil_defaultlib.sl2(N=32)
Compiling module xil_defaultlib.mux2(WIDTH=64)
Compiling module xil_defaultlib.flopcr(WIDTH=271)
Compiling module xil_defaultlib.mux3(WIDTH=64)
Compiling module xil_defaultlib.mux2(WIDTH=5)
Compiling module xil_defaultlib.alu(N=64)
Compiling module xil_defaultlib.flopr(WIDTH=133)
Compiling module xil_defaultlib.mux4(WIDTH=8)
Compiling module xil_defaultlib.zeroext(PART=8,ALL=64)
Compiling module xil_defaultlib.signext(PART=8,ALL=64)
Compiling module xil_defaultlib.zeroext(PART=32,ALL=64)
Compiling module xil_defaultlib.signext(PART=32,ALL=64)
Compiling module xil_defaultlib.mux5(WIDTH=64)
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.aludec
Compiling module xil_defaultlib.flopcr(WIDTH=14)
Compiling module xil_defaultlib.flopr(WIDTH=7)
Compiling module xil_defaultlib.flopr(WIDTH=2)
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.mem
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.simulation
Compiling module xil_defaultlib.glbl
Built simulation snapshot simulation_behav

****** Webtalk v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav/xsim.dir/simulation_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav/xsim.dir/simulation_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Wed Jun 20 22:34:35 2018. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2016.4/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Wed Jun 20 22:34:35 2018...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 897.594 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "simulation_behav -key {Behavioral:sim_1:Functional:simulation} -tclbatch {simulation.tcl} -view {C:/Users/will131/Documents/workspace/MIPS_V3.2/simulation_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.4
Time resolution is 1 ps
open_wave_config C:/Users/will131/Documents/workspace/MIPS_V3.2/simulation_behav.wcfg
source simulation.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
REG 2=                  64
REG 2=                  64
REG 2=                  64
REG 3=                   1
REG 4=                   4
REG 4=                   4
REG 4=                   4
REG 4=                   4
REG 5=                   5
Write                    6 in                   64
REG 6=                   6
Write                    6 in                   64
Write                    6 in                   64
Write                    6 in                   64
Write                    6 in                   64
REG 7=                   8
REG 8=                 532
REG 9=                   6
Write                    6 in                  100
Test-Cache ends!
        28
INFO: [USF-XSim-96] XSim completed. Design snapshot 'simulation_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 897.594 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 897.594 ; gain = 0.000
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'simulation' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav'
"xvlog -m64 --relax -prj simulation_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/flopenr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/zeroext.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zeroext
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/sl2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/signext.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/datapath/regfile.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/mux5.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux5
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/mux4.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/mux3.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/mux2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/datapath/hazardunit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazardunit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/flopencr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopencr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/datapath/alu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/adder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/controller/maindec.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/flopr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/flopcr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopcr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/controller/aludec.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/datapath/datapath.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/controller/controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/cache/mem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/mips.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/simulation.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simulation
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto 8f400eb2585d4136bb1294319facdfaf --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot simulation_behav xil_defaultlib.simulation xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.hazardunit
Compiling module xil_defaultlib.flopenr(WIDTH=32)
Compiling module xil_defaultlib.adder(N=32)
Compiling module xil_defaultlib.mux3(WIDTH=32)
Compiling module xil_defaultlib.flopencr(WIDTH=64)
Compiling module xil_defaultlib.regfile(N=64)
Compiling module xil_defaultlib.signext(PART=16,ALL=64)
Compiling module xil_defaultlib.zeroext(PART=16,ALL=64)
Compiling module xil_defaultlib.sl2(N=32)
Compiling module xil_defaultlib.mux2(WIDTH=64)
Compiling module xil_defaultlib.flopcr(WIDTH=271)
Compiling module xil_defaultlib.mux3(WIDTH=64)
Compiling module xil_defaultlib.mux2(WIDTH=5)
Compiling module xil_defaultlib.alu(N=64)
Compiling module xil_defaultlib.flopr(WIDTH=133)
Compiling module xil_defaultlib.mux4(WIDTH=8)
Compiling module xil_defaultlib.zeroext(PART=8,ALL=64)
Compiling module xil_defaultlib.signext(PART=8,ALL=64)
Compiling module xil_defaultlib.zeroext(PART=32,ALL=64)
Compiling module xil_defaultlib.signext(PART=32,ALL=64)
Compiling module xil_defaultlib.mux5(WIDTH=64)
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.aludec
Compiling module xil_defaultlib.flopcr(WIDTH=14)
Compiling module xil_defaultlib.flopr(WIDTH=7)
Compiling module xil_defaultlib.flopr(WIDTH=2)
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.mem
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.simulation
Compiling module xil_defaultlib.glbl
Built simulation snapshot simulation_behav

****** Webtalk v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav/xsim.dir/simulation_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav/xsim.dir/simulation_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Wed Jun 20 22:35:09 2018. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2016.4/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Wed Jun 20 22:35:09 2018...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 897.594 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "simulation_behav -key {Behavioral:sim_1:Functional:simulation} -tclbatch {simulation.tcl} -view {C:/Users/will131/Documents/workspace/MIPS_V3.2/simulation_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.4
Time resolution is 1 ps
open_wave_config C:/Users/will131/Documents/workspace/MIPS_V3.2/simulation_behav.wcfg
source simulation.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
REG 2=                  64
REG 2=                  64
REG 2=                  64
REG 3=                   1
REG 4=                   4
REG 5=                   5
REG 6=                   6
Write                    6 in                   64
REG 7=                   8
REG 8=                 532
REG 9=                   6
Write                    6 in                  100
Test-Cache ends!
        32
INFO: [USF-XSim-96] XSim completed. Design snapshot 'simulation_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 897.594 ; gain = 0.000
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 4
[Wed Jun 20 22:37:45 2018] Launched synth_1...
Run output will be captured here: C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.runs/synth_1/runme.log
[Wed Jun 20 22:37:45 2018] Launched impl_1...
Run output will be captured here: C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.runs/impl_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 4
[Wed Jun 20 22:39:01 2018] Launched synth_1...
Run output will be captured here: C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.runs/synth_1/runme.log
[Wed Jun 20 22:39:02 2018] Launched impl_1...
Run output will be captured here: C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.runs/impl_1/runme.log
save_wave_config {C:/Users/will131/Documents/workspace/MIPS_V3.2/simulation_behav.wcfg}
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 4
[Wed Jun 20 22:44:42 2018] Launched synth_1...
Run output will be captured here: C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.runs/synth_1/runme.log
[Wed Jun 20 22:44:42 2018] Launched impl_1...
Run output will be captured here: C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2016.4
  **** Build date : Jan 23 2017-19:37:29
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292710305A
set_property PROGRAM.FILE {C:/Users/will131/Documents/workspace/MIPS_V3.2/bit/nocache.bit} [lindex [get_hw_devices xc7a100t_0] 0]
current_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
set_property PROBES.FILE {} [lindex [get_hw_devices xc7a100t_0] 0]
set_property PROGRAM.FILE {C:/Users/will131/Documents/workspace/MIPS_V3.2/bit/nocache.bit} [lindex [get_hw_devices xc7a100t_0] 0]
program_hw_devices [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
WARNING: [Labtoolstcl 44-130] No matching hw_ilas were found.
WARNING: [Labtoolstcl 44-130] No matching hw_ilas were found.
WARNING: [Labtoolstcl 44-130] No matching hw_ilas were found.
WARNING: [Labtoolstcl 44-130] No matching hw_ilas were found.
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 4
[Wed Jun 20 22:52:57 2018] Launched synth_1...
Run output will be captured here: C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.runs/synth_1/runme.log
[Wed Jun 20 22:52:57 2018] Launched impl_1...
Run output will be captured here: C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.runs/impl_1/runme.log
set_property PROBES.FILE {} [lindex [get_hw_devices xc7a100t_0] 0]
set_property PROGRAM.FILE {C:/Users/will131/Documents/workspace/MIPS_V3.2/bit/nocache.bit} [lindex [get_hw_devices xc7a100t_0] 0]
program_hw_devices [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
WARNING: [Labtoolstcl 44-130] No matching hw_ilas were found.
WARNING: [Labtoolstcl 44-130] No matching hw_ilas were found.
WARNING: [Labtoolstcl 44-130] No matching hw_ilas were found.
WARNING: [Labtoolstcl 44-130] No matching hw_ilas were found.
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.runs/synth_1

launch_runs synth_1 -jobs 4
INFO: [HDL 9-2216] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/onboard.sv" into library work [C:/Users/will131/Documents/workspace/MIPS_V3.2/source/onboard.sv:1]
[Wed Jun 20 23:01:35 2018] Launched synth_1...
Run output will be captured here: C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.runs/synth_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Wed Jun 20 23:03:43 2018] Launched impl_1...
Run output will be captured here: C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.runs/impl_1/runme.log
set_property PROBES.FILE {} [lindex [get_hw_devices xc7a100t_0] 0]
set_property PROGRAM.FILE {C:/Users/will131/Documents/workspace/MIPS_V3.2/bit/nocache.bit} [lindex [get_hw_devices xc7a100t_0] 0]
program_hw_devices [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
WARNING: [Labtoolstcl 44-130] No matching hw_ilas were found.
WARNING: [Labtoolstcl 44-130] No matching hw_ilas were found.
WARNING: [Labtoolstcl 44-130] No matching hw_ilas were found.
WARNING: [Labtoolstcl 44-130] No matching hw_ilas were found.
close_hw
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 1061.172 ; gain = 0.000
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Wed Jun 20 23:09:20 2018] Launched synth_1...
Run output will be captured here: C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.runs/synth_1/runme.log
[Wed Jun 20 23:09:20 2018] Launched impl_1...
Run output will be captured here: C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2016.4
  **** Build date : Jan 23 2017-19:37:29
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.


connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1061.172 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292710305A
set_property PROGRAM.FILE {C:/Users/will131/Documents/workspace/MIPS_V3.2/bit/nocache.bit} [lindex [get_hw_devices xc7a100t_0] 0]
current_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
set_property PROBES.FILE {} [lindex [get_hw_devices xc7a100t_0] 0]
set_property PROGRAM.FILE {C:/Users/will131/Documents/workspace/MIPS_V3.2/bit/nocache.bit} [lindex [get_hw_devices xc7a100t_0] 0]
program_hw_devices [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
WARNING: [Labtoolstcl 44-130] No matching hw_ilas were found.
WARNING: [Labtoolstcl 44-130] No matching hw_ilas were found.
WARNING: [Labtoolstcl 44-130] No matching hw_ilas were found.
WARNING: [Labtoolstcl 44-130] No matching hw_ilas were found.
close_hw
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2016.4
  **** Build date : Jan 23 2017-19:37:29
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.


connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1061.172 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292710305A
set_property PROGRAM.FILE {C:/Users/will131/Documents/workspace/MIPS_V3.2/bit/nocache.bit} [lindex [get_hw_devices xc7a100t_0] 0]
current_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
set_property PROBES.FILE {} [lindex [get_hw_devices xc7a100t_0] 0]
set_property PROGRAM.FILE {C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.runs/impl_1/onboard.bit} [lindex [get_hw_devices xc7a100t_0] 0]
program_hw_devices [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
WARNING: [Labtoolstcl 44-130] No matching hw_ilas were found.
WARNING: [Labtoolstcl 44-130] No matching hw_ilas were found.
WARNING: [Labtoolstcl 44-130] No matching hw_ilas were found.
WARNING: [Labtoolstcl 44-130] No matching hw_ilas were found.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Wed Jun 20 23:17:10 2018] Launched synth_1...
Run output will be captured here: C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.runs/synth_1/runme.log
[Wed Jun 20 23:17:10 2018] Launched impl_1...
Run output will be captured here: C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.runs/impl_1/runme.log
set_property PROBES.FILE {} [lindex [get_hw_devices xc7a100t_0] 0]
set_property PROGRAM.FILE {C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.runs/impl_1/onboard.bit} [lindex [get_hw_devices xc7a100t_0] 0]
program_hw_devices [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
WARNING: [Labtoolstcl 44-130] No matching hw_ilas were found.
WARNING: [Labtoolstcl 44-130] No matching hw_ilas were found.
WARNING: [Labtoolstcl 44-130] No matching hw_ilas were found.
WARNING: [Labtoolstcl 44-130] No matching hw_ilas were found.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Wed Jun 20 23:24:29 2018] Launched synth_1...
Run output will be captured here: C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.runs/synth_1/runme.log
[Wed Jun 20 23:24:29 2018] Launched impl_1...
Run output will be captured here: C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Wed Jun 20 23:25:45 2018] Launched synth_1...
Run output will be captured here: C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.runs/synth_1/runme.log
[Wed Jun 20 23:25:45 2018] Launched impl_1...
Run output will be captured here: C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Wed Jun 20 23:27:10 2018] Launched synth_1...
Run output will be captured here: C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.runs/synth_1/runme.log
[Wed Jun 20 23:27:11 2018] Launched impl_1...
Run output will be captured here: C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.runs/impl_1/runme.log
set_property PROBES.FILE {} [lindex [get_hw_devices xc7a100t_0] 0]
set_property PROGRAM.FILE {C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.runs/impl_1/onboard.bit} [lindex [get_hw_devices xc7a100t_0] 0]
program_hw_devices [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
WARNING: [Labtoolstcl 44-130] No matching hw_ilas were found.
WARNING: [Labtoolstcl 44-130] No matching hw_ilas were found.
WARNING: [Labtoolstcl 44-130] No matching hw_ilas were found.
WARNING: [Labtoolstcl 44-130] No matching hw_ilas were found.
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'simulation' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav'
"xvlog -m64 --relax -prj simulation_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/flopenr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/zeroext.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zeroext
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/sl2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/signext.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/datapath/regfile.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/mux5.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux5
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/mux4.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/mux3.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/mux2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/datapath/hazardunit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazardunit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/flopencr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopencr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/datapath/alu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/adder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/controller/maindec.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/flopr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/flopcr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopcr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/controller/aludec.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/datapath/datapath.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/controller/controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/cache/mem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/mips.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/simulation.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simulation
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto 8f400eb2585d4136bb1294319facdfaf --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot simulation_behav xil_defaultlib.simulation xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-1658] variable instrstate is driven by invalid combination of procedural drivers [C:/Users/will131/Documents/workspace/MIPS_V3.2/source/datapath/datapath.sv:47]
WARNING: [VRFC 10-2066] instrstate driven by this always_ff block should not be driven by any other process [C:/Users/will131/Documents/workspace/MIPS_V3.2/source/datapath/datapath.sv:59]
ERROR: [VRFC 10-1658] variable WaitInstr is driven by invalid combination of procedural drivers [C:/Users/will131/Documents/workspace/MIPS_V3.2/source/datapath/datapath.sv:46]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'simulation' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav'
"xvlog -m64 --relax -prj simulation_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/flopenr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/zeroext.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zeroext
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/sl2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/signext.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/datapath/regfile.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/mux5.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux5
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/mux4.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/mux3.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/mux2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/datapath/hazardunit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazardunit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/flopencr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopencr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/datapath/alu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/adder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/controller/maindec.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/flopr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/flopcr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopcr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/controller/aludec.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/datapath/datapath.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/controller/controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/cache/mem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/mips.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/simulation.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simulation
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto 8f400eb2585d4136bb1294319facdfaf --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot simulation_behav xil_defaultlib.simulation xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.hazardunit
Compiling module xil_defaultlib.flopenr(WIDTH=32)
Compiling module xil_defaultlib.adder(N=32)
Compiling module xil_defaultlib.mux3(WIDTH=32)
Compiling module xil_defaultlib.flopencr(WIDTH=64)
Compiling module xil_defaultlib.regfile(N=64)
Compiling module xil_defaultlib.signext(PART=16,ALL=64)
Compiling module xil_defaultlib.zeroext(PART=16,ALL=64)
Compiling module xil_defaultlib.sl2(N=32)
Compiling module xil_defaultlib.mux2(WIDTH=64)
Compiling module xil_defaultlib.flopcr(WIDTH=271)
Compiling module xil_defaultlib.mux3(WIDTH=64)
Compiling module xil_defaultlib.mux2(WIDTH=5)
Compiling module xil_defaultlib.alu(N=64)
Compiling module xil_defaultlib.flopr(WIDTH=133)
Compiling module xil_defaultlib.mux4(WIDTH=8)
Compiling module xil_defaultlib.zeroext(PART=8,ALL=64)
Compiling module xil_defaultlib.signext(PART=8,ALL=64)
Compiling module xil_defaultlib.zeroext(PART=32,ALL=64)
Compiling module xil_defaultlib.signext(PART=32,ALL=64)
Compiling module xil_defaultlib.mux5(WIDTH=64)
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.aludec
Compiling module xil_defaultlib.flopcr(WIDTH=14)
Compiling module xil_defaultlib.flopr(WIDTH=7)
Compiling module xil_defaultlib.flopr(WIDTH=2)
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.mem
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.simulation
Compiling module xil_defaultlib.glbl
Built simulation snapshot simulation_behav

****** Webtalk v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav/xsim.dir/simulation_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav/xsim.dir/simulation_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Wed Jun 20 23:35:43 2018. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2016.4/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Wed Jun 20 23:35:43 2018...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1061.172 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "simulation_behav -key {Behavioral:sim_1:Functional:simulation} -tclbatch {simulation.tcl} -view {C:/Users/will131/Documents/workspace/MIPS_V3.2/simulation_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.4
Time resolution is 1 ps
open_wave_config C:/Users/will131/Documents/workspace/MIPS_V3.2/simulation_behav.wcfg
WARNING: Simulation object /simulation/top/mips/datapath/StallSF was not found in the design.
source simulation.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
REG 2=                  64
REG 2=                  64
REG 2=                  64
REG 3=                   1
REG 4=                   4
REG 5=                   5
Write                    6 in                   64
REG 6=                   6
REG 7=                   8
REG 8=                 532
REG 9=                   6
REG 4=                   0
INFO: [USF-XSim-96] XSim completed. Design snapshot 'simulation_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 1061.172 ; gain = 0.000
run 15000 ns
REG 4=                   0
Some error occurs!
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1061.172 ; gain = 0.000
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'simulation' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav'
"xvlog -m64 --relax -prj simulation_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/flopenr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/zeroext.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zeroext
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/sl2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/signext.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/datapath/regfile.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/mux5.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux5
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/mux4.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/mux3.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/mux2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/datapath/hazardunit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazardunit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/flopencr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopencr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/datapath/alu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/adder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/controller/maindec.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/flopr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/flopcr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopcr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/controller/aludec.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/datapath/datapath.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/controller/controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/cache/mem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/mips.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/simulation.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simulation
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto 8f400eb2585d4136bb1294319facdfaf --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot simulation_behav xil_defaultlib.simulation xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.hazardunit
Compiling module xil_defaultlib.flopenr(WIDTH=32)
Compiling module xil_defaultlib.adder(N=32)
Compiling module xil_defaultlib.mux3(WIDTH=32)
Compiling module xil_defaultlib.flopencr(WIDTH=64)
Compiling module xil_defaultlib.regfile(N=64)
Compiling module xil_defaultlib.signext(PART=16,ALL=64)
Compiling module xil_defaultlib.zeroext(PART=16,ALL=64)
Compiling module xil_defaultlib.sl2(N=32)
Compiling module xil_defaultlib.mux2(WIDTH=64)
Compiling module xil_defaultlib.flopcr(WIDTH=271)
Compiling module xil_defaultlib.mux3(WIDTH=64)
Compiling module xil_defaultlib.mux2(WIDTH=5)
Compiling module xil_defaultlib.alu(N=64)
Compiling module xil_defaultlib.flopr(WIDTH=133)
Compiling module xil_defaultlib.mux4(WIDTH=8)
Compiling module xil_defaultlib.zeroext(PART=8,ALL=64)
Compiling module xil_defaultlib.signext(PART=8,ALL=64)
Compiling module xil_defaultlib.zeroext(PART=32,ALL=64)
Compiling module xil_defaultlib.signext(PART=32,ALL=64)
Compiling module xil_defaultlib.mux5(WIDTH=64)
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.aludec
Compiling module xil_defaultlib.flopcr(WIDTH=14)
Compiling module xil_defaultlib.flopr(WIDTH=7)
Compiling module xil_defaultlib.flopr(WIDTH=2)
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.mem
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.simulation
Compiling module xil_defaultlib.glbl
Built simulation snapshot simulation_behav

****** Webtalk v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav/xsim.dir/simulation_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav/xsim.dir/simulation_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Wed Jun 20 23:36:52 2018. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2016.4/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Wed Jun 20 23:36:52 2018...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1061.172 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "simulation_behav -key {Behavioral:sim_1:Functional:simulation} -tclbatch {simulation.tcl} -view {C:/Users/will131/Documents/workspace/MIPS_V3.2/simulation_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.4
Time resolution is 1 ps
open_wave_config C:/Users/will131/Documents/workspace/MIPS_V3.2/simulation_behav.wcfg
WARNING: Simulation object /simulation/top/mips/datapath/StallSF was not found in the design.
source simulation.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
REG 2=                  64
REG 2=                  64
REG 2=                  64
REG 3=                   1
REG 4=                   4
REG 5=                   5
REG 6=                   6
Write                    6 in                   64
REG 7=                   8
REG 8=                 532
REG 9=                   6
Write                    6 in                  100
Test-Cache ends!
        32
INFO: [USF-XSim-96] XSim completed. Design snapshot 'simulation_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 1061.172 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 1061.172 ; gain = 0.000
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'simulation' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav'
"xvlog -m64 --relax -prj simulation_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/flopenr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/zeroext.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zeroext
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/sl2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/signext.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/datapath/regfile.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/mux5.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux5
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/mux4.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/mux3.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/mux2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/datapath/hazardunit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazardunit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/flopencr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopencr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/datapath/alu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/adder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/controller/maindec.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/flopr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/flopcr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopcr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/controller/aludec.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/datapath/datapath.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/controller/controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/cache/mem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/mips.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/simulation.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simulation
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto 8f400eb2585d4136bb1294319facdfaf --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot simulation_behav xil_defaultlib.simulation xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.hazardunit
Compiling module xil_defaultlib.flopenr(WIDTH=32)
Compiling module xil_defaultlib.adder(N=32)
Compiling module xil_defaultlib.mux3(WIDTH=32)
Compiling module xil_defaultlib.flopencr(WIDTH=64)
Compiling module xil_defaultlib.regfile(N=64)
Compiling module xil_defaultlib.signext(PART=16,ALL=64)
Compiling module xil_defaultlib.zeroext(PART=16,ALL=64)
Compiling module xil_defaultlib.sl2(N=32)
Compiling module xil_defaultlib.mux2(WIDTH=64)
Compiling module xil_defaultlib.flopcr(WIDTH=271)
Compiling module xil_defaultlib.mux3(WIDTH=64)
Compiling module xil_defaultlib.mux2(WIDTH=5)
Compiling module xil_defaultlib.alu(N=64)
Compiling module xil_defaultlib.flopr(WIDTH=133)
Compiling module xil_defaultlib.mux4(WIDTH=8)
Compiling module xil_defaultlib.zeroext(PART=8,ALL=64)
Compiling module xil_defaultlib.signext(PART=8,ALL=64)
Compiling module xil_defaultlib.zeroext(PART=32,ALL=64)
Compiling module xil_defaultlib.signext(PART=32,ALL=64)
Compiling module xil_defaultlib.mux5(WIDTH=64)
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.aludec
Compiling module xil_defaultlib.flopcr(WIDTH=14)
Compiling module xil_defaultlib.flopr(WIDTH=7)
Compiling module xil_defaultlib.flopr(WIDTH=2)
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.mem
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.simulation
Compiling module xil_defaultlib.glbl
Built simulation snapshot simulation_behav

****** Webtalk v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav/xsim.dir/simulation_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav/xsim.dir/simulation_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Wed Jun 20 23:37:41 2018. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2016.4/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Wed Jun 20 23:37:41 2018...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1061.172 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "simulation_behav -key {Behavioral:sim_1:Functional:simulation} -tclbatch {simulation.tcl} -view {C:/Users/will131/Documents/workspace/MIPS_V3.2/simulation_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.4
Time resolution is 1 ps
open_wave_config C:/Users/will131/Documents/workspace/MIPS_V3.2/simulation_behav.wcfg
WARNING: Simulation object /simulation/top/mips/datapath/StallSF was not found in the design.
source simulation.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
REG 2=                  64
REG 2=                  64
REG 2=                  64
REG 3=                   1
REG 4=                   4
REG 5=                   5
Write                    6 in                   64
REG 6=                   6
REG 7=                   8
REG 8=                 532
REG 9=                   6
REG 4=                   0
INFO: [USF-XSim-96] XSim completed. Design snapshot 'simulation_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 1061.172 ; gain = 0.000
add_wave {{/simulation/top/mips/memwriteM}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 15000 ns
REG 2=                  64
REG 2=                  64
REG 2=                  64
REG 3=                   1
REG 4=                   4
REG 5=                   5
Write                    6 in                   64
REG 6=                   6
REG 7=                   8
REG 8=                 532
REG 9=                   6
REG 4=                   0
REG 4=                   0
Some error occurs!
save_wave_config {C:/Users/will131/Documents/workspace/MIPS_V3.2/simulation_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 1107.340 ; gain = 0.000
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'simulation' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav'
"xvlog -m64 --relax -prj simulation_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/flopenr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/zeroext.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zeroext
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/sl2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/signext.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/datapath/regfile.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/mux5.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux5
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/mux4.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/mux3.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/mux2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/datapath/hazardunit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazardunit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/flopencr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopencr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/datapath/alu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/adder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/controller/maindec.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/flopr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/flopcr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopcr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/controller/aludec.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/datapath/datapath.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/controller/controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/cache/mem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/mips.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/simulation.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simulation
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto 8f400eb2585d4136bb1294319facdfaf --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot simulation_behav xil_defaultlib.simulation xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.hazardunit
Compiling module xil_defaultlib.flopenr(WIDTH=32)
Compiling module xil_defaultlib.adder(N=32)
Compiling module xil_defaultlib.mux3(WIDTH=32)
Compiling module xil_defaultlib.flopencr(WIDTH=64)
Compiling module xil_defaultlib.regfile(N=64)
Compiling module xil_defaultlib.signext(PART=16,ALL=64)
Compiling module xil_defaultlib.zeroext(PART=16,ALL=64)
Compiling module xil_defaultlib.sl2(N=32)
Compiling module xil_defaultlib.mux2(WIDTH=64)
Compiling module xil_defaultlib.flopcr(WIDTH=271)
Compiling module xil_defaultlib.mux3(WIDTH=64)
Compiling module xil_defaultlib.mux2(WIDTH=5)
Compiling module xil_defaultlib.alu(N=64)
Compiling module xil_defaultlib.flopr(WIDTH=133)
Compiling module xil_defaultlib.mux4(WIDTH=8)
Compiling module xil_defaultlib.zeroext(PART=8,ALL=64)
Compiling module xil_defaultlib.signext(PART=8,ALL=64)
Compiling module xil_defaultlib.zeroext(PART=32,ALL=64)
Compiling module xil_defaultlib.signext(PART=32,ALL=64)
Compiling module xil_defaultlib.mux5(WIDTH=64)
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.aludec
Compiling module xil_defaultlib.flopcr(WIDTH=14)
Compiling module xil_defaultlib.flopr(WIDTH=7)
Compiling module xil_defaultlib.flopr(WIDTH=2)
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.mem
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.simulation
Compiling module xil_defaultlib.glbl
Built simulation snapshot simulation_behav

****** Webtalk v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav/xsim.dir/simulation_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav/xsim.dir/simulation_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Wed Jun 20 23:42:43 2018. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2016.4/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Wed Jun 20 23:42:43 2018...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1107.340 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "simulation_behav -key {Behavioral:sim_1:Functional:simulation} -tclbatch {simulation.tcl} -view {C:/Users/will131/Documents/workspace/MIPS_V3.2/simulation_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.4
Time resolution is 1 ps
open_wave_config C:/Users/will131/Documents/workspace/MIPS_V3.2/simulation_behav.wcfg
source simulation.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
REG 2=                  64
REG 2=                  64
REG 3=                   1
REG 4=                   4
REG 5=                   5
Write                    6 in                   64
REG 6=                   6
REG 7=                   8
REG 8=                 532
REG 9=                   6
REG 4=                   0
INFO: [USF-XSim-96] XSim completed. Design snapshot 'simulation_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 1107.340 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1107.340 ; gain = 0.000
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'simulation' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav'
"xvlog -m64 --relax -prj simulation_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/flopenr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/zeroext.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zeroext
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/sl2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/signext.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/datapath/regfile.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/mux5.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux5
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/mux4.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/mux3.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/mux2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/datapath/hazardunit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazardunit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/flopencr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopencr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/datapath/alu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/adder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/controller/maindec.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/flopr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/flopcr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopcr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/controller/aludec.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/datapath/datapath.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/controller/controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/cache/mem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/mips.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/simulation.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simulation
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto 8f400eb2585d4136bb1294319facdfaf --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot simulation_behav xil_defaultlib.simulation xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.hazardunit
Compiling module xil_defaultlib.flopenr(WIDTH=32)
Compiling module xil_defaultlib.adder(N=32)
Compiling module xil_defaultlib.mux3(WIDTH=32)
Compiling module xil_defaultlib.flopencr(WIDTH=64)
Compiling module xil_defaultlib.regfile(N=64)
Compiling module xil_defaultlib.signext(PART=16,ALL=64)
Compiling module xil_defaultlib.zeroext(PART=16,ALL=64)
Compiling module xil_defaultlib.sl2(N=32)
Compiling module xil_defaultlib.mux2(WIDTH=64)
Compiling module xil_defaultlib.flopcr(WIDTH=271)
Compiling module xil_defaultlib.mux3(WIDTH=64)
Compiling module xil_defaultlib.mux2(WIDTH=5)
Compiling module xil_defaultlib.alu(N=64)
Compiling module xil_defaultlib.flopr(WIDTH=133)
Compiling module xil_defaultlib.mux4(WIDTH=8)
Compiling module xil_defaultlib.zeroext(PART=8,ALL=64)
Compiling module xil_defaultlib.signext(PART=8,ALL=64)
Compiling module xil_defaultlib.zeroext(PART=32,ALL=64)
Compiling module xil_defaultlib.signext(PART=32,ALL=64)
Compiling module xil_defaultlib.mux5(WIDTH=64)
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.aludec
Compiling module xil_defaultlib.flopcr(WIDTH=14)
Compiling module xil_defaultlib.flopr(WIDTH=7)
Compiling module xil_defaultlib.flopr(WIDTH=2)
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.mem
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.simulation
Compiling module xil_defaultlib.glbl
Built simulation snapshot simulation_behav

****** Webtalk v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav/xsim.dir/simulation_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav/xsim.dir/simulation_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Wed Jun 20 23:46:01 2018. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2016.4/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Wed Jun 20 23:46:01 2018...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1107.340 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "simulation_behav -key {Behavioral:sim_1:Functional:simulation} -tclbatch {simulation.tcl} -view {C:/Users/will131/Documents/workspace/MIPS_V3.2/simulation_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.4
Time resolution is 1 ps
open_wave_config C:/Users/will131/Documents/workspace/MIPS_V3.2/simulation_behav.wcfg
source simulation.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
REG 2=                  64
REG 3=                   1
REG 4=                   4
REG 5=                   5
REG 6=                   6
Write                    6 in                   64
REG 7=                   8
REG 8=                 532
REG 9=                   6
Write                    6 in                  100
Test-Cache ends!
        59
INFO: [USF-XSim-96] XSim completed. Design snapshot 'simulation_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 1107.340 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1107.340 ; gain = 0.000
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'simulation' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav'
"xvlog -m64 --relax -prj simulation_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/flopenr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/zeroext.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zeroext
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/sl2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/signext.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/datapath/regfile.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/mux5.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux5
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/mux4.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/mux3.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/mux2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/datapath/hazardunit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazardunit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/flopencr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopencr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/datapath/alu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/adder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/controller/maindec.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/flopr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/flopcr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopcr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/controller/aludec.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/datapath/datapath.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/controller/controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/cache/mem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/mips.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/simulation.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simulation
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto 8f400eb2585d4136bb1294319facdfaf --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot simulation_behav xil_defaultlib.simulation xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.hazardunit
Compiling module xil_defaultlib.flopenr(WIDTH=32)
Compiling module xil_defaultlib.adder(N=32)
Compiling module xil_defaultlib.mux3(WIDTH=32)
Compiling module xil_defaultlib.flopencr(WIDTH=64)
Compiling module xil_defaultlib.regfile(N=64)
Compiling module xil_defaultlib.signext(PART=16,ALL=64)
Compiling module xil_defaultlib.zeroext(PART=16,ALL=64)
Compiling module xil_defaultlib.sl2(N=32)
Compiling module xil_defaultlib.mux2(WIDTH=64)
Compiling module xil_defaultlib.flopcr(WIDTH=271)
Compiling module xil_defaultlib.mux3(WIDTH=64)
Compiling module xil_defaultlib.mux2(WIDTH=5)
Compiling module xil_defaultlib.alu(N=64)
Compiling module xil_defaultlib.flopr(WIDTH=133)
Compiling module xil_defaultlib.mux4(WIDTH=8)
Compiling module xil_defaultlib.zeroext(PART=8,ALL=64)
Compiling module xil_defaultlib.signext(PART=8,ALL=64)
Compiling module xil_defaultlib.zeroext(PART=32,ALL=64)
Compiling module xil_defaultlib.signext(PART=32,ALL=64)
Compiling module xil_defaultlib.mux5(WIDTH=64)
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.aludec
Compiling module xil_defaultlib.flopcr(WIDTH=14)
Compiling module xil_defaultlib.flopr(WIDTH=7)
Compiling module xil_defaultlib.flopr(WIDTH=2)
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.mem
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.simulation
Compiling module xil_defaultlib.glbl
Built simulation snapshot simulation_behav

****** Webtalk v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav/xsim.dir/simulation_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav/xsim.dir/simulation_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Wed Jun 20 23:51:43 2018. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2016.4/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Wed Jun 20 23:51:43 2018...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1107.340 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "simulation_behav -key {Behavioral:sim_1:Functional:simulation} -tclbatch {simulation.tcl} -view {C:/Users/will131/Documents/workspace/MIPS_V3.2/simulation_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.4
Time resolution is 1 ps
open_wave_config C:/Users/will131/Documents/workspace/MIPS_V3.2/simulation_behav.wcfg
source simulation.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
REG 2=                  64
REG 3=                   1
REG 4=                   4
REG 5=                   5
REG 6=                   6
Write                    6 in                   64
REG 7=                   8
REG 8=                 532
REG 9=                   6
Write                    6 in                  100
Test-Cache ends!
        59
INFO: [USF-XSim-96] XSim completed. Design snapshot 'simulation_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 1107.340 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1107.340 ; gain = 0.000
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'simulation' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav'
"xvlog -m64 --relax -prj simulation_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/flopenr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/zeroext.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zeroext
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/sl2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/signext.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/datapath/regfile.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/mux5.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux5
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/mux4.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/mux3.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/mux2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/datapath/hazardunit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazardunit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/flopencr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopencr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/datapath/alu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/adder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/controller/maindec.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/flopr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/flopcr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopcr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/controller/aludec.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/datapath/datapath.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/controller/controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/cache/mem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/mips.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/simulation.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simulation
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto 8f400eb2585d4136bb1294319facdfaf --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot simulation_behav xil_defaultlib.simulation xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.hazardunit
Compiling module xil_defaultlib.flopenr(WIDTH=32)
Compiling module xil_defaultlib.adder(N=32)
Compiling module xil_defaultlib.mux3(WIDTH=32)
Compiling module xil_defaultlib.flopencr(WIDTH=64)
Compiling module xil_defaultlib.regfile(N=64)
Compiling module xil_defaultlib.signext(PART=16,ALL=64)
Compiling module xil_defaultlib.zeroext(PART=16,ALL=64)
Compiling module xil_defaultlib.sl2(N=32)
Compiling module xil_defaultlib.mux2(WIDTH=64)
Compiling module xil_defaultlib.flopcr(WIDTH=271)
Compiling module xil_defaultlib.mux3(WIDTH=64)
Compiling module xil_defaultlib.mux2(WIDTH=5)
Compiling module xil_defaultlib.alu(N=64)
Compiling module xil_defaultlib.flopr(WIDTH=133)
Compiling module xil_defaultlib.mux4(WIDTH=8)
Compiling module xil_defaultlib.zeroext(PART=8,ALL=64)
Compiling module xil_defaultlib.signext(PART=8,ALL=64)
Compiling module xil_defaultlib.zeroext(PART=32,ALL=64)
Compiling module xil_defaultlib.signext(PART=32,ALL=64)
Compiling module xil_defaultlib.mux5(WIDTH=64)
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.aludec
Compiling module xil_defaultlib.flopcr(WIDTH=14)
Compiling module xil_defaultlib.flopr(WIDTH=7)
Compiling module xil_defaultlib.flopr(WIDTH=2)
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.mem
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.simulation
Compiling module xil_defaultlib.glbl
Built simulation snapshot simulation_behav

****** Webtalk v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav/xsim.dir/simulation_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav/xsim.dir/simulation_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Wed Jun 20 23:52:43 2018. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2016.4/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Wed Jun 20 23:52:43 2018...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1107.340 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "simulation_behav -key {Behavioral:sim_1:Functional:simulation} -tclbatch {simulation.tcl} -view {C:/Users/will131/Documents/workspace/MIPS_V3.2/simulation_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.4
Time resolution is 1 ps
open_wave_config C:/Users/will131/Documents/workspace/MIPS_V3.2/simulation_behav.wcfg
source simulation.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
REG 2=                  64
REG 3=                   1
REG 4=                   4
REG 5=                   5
REG 6=                   6
Write                    6 in                   64
REG 7=                   8
REG 8=                 532
REG 9=                   6
Write                    6 in                  100
Test-Cache ends!
        59
INFO: [USF-XSim-96] XSim completed. Design snapshot 'simulation_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 1107.340 ; gain = 0.000
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 4
[Wed Jun 20 23:57:46 2018] Launched synth_1...
Run output will be captured here: C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.runs/synth_1/runme.log
[Wed Jun 20 23:57:46 2018] Launched impl_1...
Run output will be captured here: C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.runs/impl_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.runs/synth_1

launch_runs synth_1 -jobs 4
INFO: [HDL 9-2216] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/cache/mem.sv" into library work [C:/Users/will131/Documents/workspace/MIPS_V3.2/source/cache/mem.sv:1]
[Wed Jun 20 23:58:43 2018] Launched synth_1...
Run output will be captured here: C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.runs/synth_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1122.992 ; gain = 0.000
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'simulation' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav'
"xvlog -m64 --relax -prj simulation_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/flopenr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/zeroext.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zeroext
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/sl2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/signext.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/datapath/regfile.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/mux5.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux5
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/mux4.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/mux3.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/mux2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/datapath/hazardunit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazardunit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/flopencr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopencr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/datapath/alu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/adder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/controller/maindec.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/flopr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/flopcr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopcr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/controller/aludec.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/datapath/datapath.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/controller/controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/cache/mem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/mips.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/simulation.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simulation
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto 8f400eb2585d4136bb1294319facdfaf --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot simulation_behav xil_defaultlib.simulation xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.hazardunit
Compiling module xil_defaultlib.flopenr(WIDTH=32)
Compiling module xil_defaultlib.adder(N=32)
Compiling module xil_defaultlib.mux3(WIDTH=32)
Compiling module xil_defaultlib.flopencr(WIDTH=64)
Compiling module xil_defaultlib.regfile(N=64)
Compiling module xil_defaultlib.signext(PART=16,ALL=64)
Compiling module xil_defaultlib.zeroext(PART=16,ALL=64)
Compiling module xil_defaultlib.sl2(N=32)
Compiling module xil_defaultlib.mux2(WIDTH=64)
Compiling module xil_defaultlib.flopcr(WIDTH=271)
Compiling module xil_defaultlib.mux3(WIDTH=64)
Compiling module xil_defaultlib.mux2(WIDTH=5)
Compiling module xil_defaultlib.alu(N=64)
Compiling module xil_defaultlib.flopr(WIDTH=133)
Compiling module xil_defaultlib.mux4(WIDTH=8)
Compiling module xil_defaultlib.zeroext(PART=8,ALL=64)
Compiling module xil_defaultlib.signext(PART=8,ALL=64)
Compiling module xil_defaultlib.zeroext(PART=32,ALL=64)
Compiling module xil_defaultlib.signext(PART=32,ALL=64)
Compiling module xil_defaultlib.mux5(WIDTH=64)
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.aludec
Compiling module xil_defaultlib.flopcr(WIDTH=14)
Compiling module xil_defaultlib.flopr(WIDTH=7)
Compiling module xil_defaultlib.flopr(WIDTH=2)
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.mem
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.simulation
Compiling module xil_defaultlib.glbl
Built simulation snapshot simulation_behav

****** Webtalk v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav/xsim.dir/simulation_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav/xsim.dir/simulation_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Thu Jun 21 00:01:36 2018. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2016.4/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Thu Jun 21 00:01:36 2018...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1122.992 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "simulation_behav -key {Behavioral:sim_1:Functional:simulation} -tclbatch {simulation.tcl} -view {C:/Users/will131/Documents/workspace/MIPS_V3.2/simulation_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.4
Time resolution is 1 ps
open_wave_config C:/Users/will131/Documents/workspace/MIPS_V3.2/simulation_behav.wcfg
source simulation.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
REG 3=                   x
REG 4=                   x
REG 5=                   x
REG 6=                   x
Write                    x in                    x
REG 7=                   x
REG 8=                 532
REG 9=                   x
Write                    x in                    x
INFO: [USF-XSim-96] XSim completed. Design snapshot 'simulation_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:13 . Memory (MB): peak = 1122.992 ; gain = 0.000
add_wave {{/simulation/top/mem/instr}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 15000 ns
REG 3=                   x
REG 4=                   x
REG 5=                   x
REG 6=                   x
Write                    x in                    x
REG 7=                   x
REG 8=                 532
REG 9=                   x
Write                    x in                    x
REG 4=                   0
REG 4=                   0
Some error occurs!
add_wave {{/simulation/instradr}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 15000 ns
REG 3=                   x
REG 4=                   x
REG 5=                   x
REG 6=                   x
Write                    x in                    x
REG 7=                   x
REG 8=                 532
REG 9=                   x
Write                    x in                    x
REG 4=                   0
REG 4=                   0
Some error occurs!
add_wave {{/simulation/top/mem/instradr}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 15000 ns
REG 3=                   x
REG 4=                   x
REG 5=                   x
REG 6=                   x
Write                    x in                    x
REG 7=                   x
REG 8=                 532
REG 9=                   x
Write                    x in                    x
REG 4=                   0
REG 4=                   0
Some error occurs!
add_wave {{/simulation/instradr}} 
add_wave {{/simulation/top/mips/datapath/pcF}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 15000 ns
REG 3=                   x
REG 4=                   x
REG 5=                   x
REG 6=                   x
Write                    x in                    x
REG 7=                   x
REG 8=                 532
REG 9=                   x
Write                    x in                    x
REG 4=                   0
REG 4=                   0
Some error occurs!
add_wave {{/simulation/top/mips/datapath/instrstate}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 15000 ns
REG 3=                   x
REG 4=                   x
REG 5=                   x
REG 6=                   x
Write                    x in                    x
REG 7=                   x
REG 8=                 532
REG 9=                   x
Write                    x in                    x
REG 4=                   0
REG 4=                   0
Some error occurs!
save_wave_config {C:/Users/will131/Documents/workspace/MIPS_V3.2/simulation_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 1171.586 ; gain = 0.000
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'simulation' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav'
"xvlog -m64 --relax -prj simulation_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/flopenr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/zeroext.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zeroext
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/sl2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/signext.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/datapath/regfile.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/mux5.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux5
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/mux4.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/mux3.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/mux2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/datapath/hazardunit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazardunit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/flopencr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopencr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/datapath/alu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/adder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/controller/maindec.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/flopr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/flopcr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopcr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/controller/aludec.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/datapath/datapath.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/controller/controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/cache/mem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/mips.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/simulation.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simulation
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto 8f400eb2585d4136bb1294319facdfaf --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot simulation_behav xil_defaultlib.simulation xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.hazardunit
Compiling module xil_defaultlib.flopenr(WIDTH=32)
Compiling module xil_defaultlib.adder(N=32)
Compiling module xil_defaultlib.mux3(WIDTH=32)
Compiling module xil_defaultlib.flopencr(WIDTH=64)
Compiling module xil_defaultlib.regfile(N=64)
Compiling module xil_defaultlib.signext(PART=16,ALL=64)
Compiling module xil_defaultlib.zeroext(PART=16,ALL=64)
Compiling module xil_defaultlib.sl2(N=32)
Compiling module xil_defaultlib.mux2(WIDTH=64)
Compiling module xil_defaultlib.flopcr(WIDTH=271)
Compiling module xil_defaultlib.mux3(WIDTH=64)
Compiling module xil_defaultlib.mux2(WIDTH=5)
Compiling module xil_defaultlib.alu(N=64)
Compiling module xil_defaultlib.flopr(WIDTH=133)
Compiling module xil_defaultlib.mux4(WIDTH=8)
Compiling module xil_defaultlib.zeroext(PART=8,ALL=64)
Compiling module xil_defaultlib.signext(PART=8,ALL=64)
Compiling module xil_defaultlib.zeroext(PART=32,ALL=64)
Compiling module xil_defaultlib.signext(PART=32,ALL=64)
Compiling module xil_defaultlib.mux5(WIDTH=64)
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.aludec
Compiling module xil_defaultlib.flopcr(WIDTH=14)
Compiling module xil_defaultlib.flopr(WIDTH=7)
Compiling module xil_defaultlib.flopr(WIDTH=2)
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.mem
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.simulation
Compiling module xil_defaultlib.glbl
Built simulation snapshot simulation_behav

****** Webtalk v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav/xsim.dir/simulation_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav/xsim.dir/simulation_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Thu Jun 21 00:09:03 2018. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2016.4/doc/webtalk_introduction.html.
webtalk_transmit: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 49.902 ; gain = 0.020
INFO: [Common 17-206] Exiting Webtalk at Thu Jun 21 00:09:03 2018...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1171.586 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '9' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "simulation_behav -key {Behavioral:sim_1:Functional:simulation} -tclbatch {simulation.tcl} -view {C:/Users/will131/Documents/workspace/MIPS_V3.2/simulation_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.4
Time resolution is 1 ps
open_wave_config C:/Users/will131/Documents/workspace/MIPS_V3.2/simulation_behav.wcfg
source simulation.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
REG 2=                  64
REG 3=                   1
REG 4=                   4
REG 5=                   5
REG 6=                   6
Write                    6 in                   64
REG 7=                   8
REG 8=                 532
REG 9=                   6
Write                    6 in                  100
Test-Cache ends!
        61
INFO: [USF-XSim-96] XSim completed. Design snapshot 'simulation_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:13 . Memory (MB): peak = 1174.527 ; gain = 2.941
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 4
[Thu Jun 21 00:10:58 2018] Launched synth_1...
Run output will be captured here: C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.runs/synth_1/runme.log
[Thu Jun 21 00:10:58 2018] Launched impl_1...
Run output will be captured here: C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.runs/impl_1/runme.log
set_property PROBES.FILE {} [lindex [get_hw_devices xc7a100t_0] 0]
set_property PROGRAM.FILE {C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.runs/impl_1/onboard.bit} [lindex [get_hw_devices xc7a100t_0] 0]
program_hw_devices [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
WARNING: [Labtoolstcl 44-130] No matching hw_ilas were found.
WARNING: [Labtoolstcl 44-130] No matching hw_ilas were found.
WARNING: [Labtoolstcl 44-130] No matching hw_ilas were found.
WARNING: [Labtoolstcl 44-130] No matching hw_ilas were found.
close_hw
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1175.266 ; gain = 0.000
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'simulation' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav'
"xvlog -m64 --relax -prj simulation_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/flopenr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/zeroext.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zeroext
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/sl2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl2
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/signext.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/datapath/regfile.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/mux5.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux5
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/mux4.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/mux3.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/mux2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/datapath/hazardunit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazardunit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/flopencr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopencr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/datapath/alu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/adder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/controller/maindec.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/flopr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/flopcr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopcr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/controller/aludec.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/datapath/datapath.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/controller/controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/cache/mem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/mips.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2458] undeclared symbol hit0, assumed default net type wire [C:/Users/will131/Documents/workspace/MIPS_V3.2/source/top.sv:24]
INFO: [VRFC 10-2458] undeclared symbol abort0, assumed default net type wire [C:/Users/will131/Documents/workspace/MIPS_V3.2/source/top.sv:24]
INFO: [Common 17-344] 'run_program' was cancelled
INFO: [Vivado 12-4703] 'compile' step aborted
INFO: [Common 17-344] 'launch_simulation' was cancelled
add_files -norecurse C:/Users/will131/Documents/workspace/MIPS_V3.2/source/cache/icache.sv
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'simulation' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav'
"xvlog -m64 --relax -prj simulation_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/flopenr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/zeroext.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zeroext
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/sl2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/signext.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/datapath/regfile.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/mux5.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux5
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/mux4.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/mux3.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/mux2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/datapath/hazardunit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazardunit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/flopencr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopencr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/datapath/alu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/adder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/controller/maindec.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/flopr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/flopcr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopcr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/controller/aludec.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/datapath/datapath.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/controller/controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/cache/mem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/mips.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/cache/icache.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module icache
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2458] undeclared symbol hit0, assumed default net type wire [C:/Users/will131/Documents/workspace/MIPS_V3.2/source/top.sv:24]
INFO: [VRFC 10-2458] undeclared symbol abort0, assumed default net type wire [C:/Users/will131/Documents/workspace/MIPS_V3.2/source/top.sv:24]
INFO: [VRFC 10-2458] undeclared symbol get, assumed default net type wire [C:/Users/will131/Documents/workspace/MIPS_V3.2/source/top.sv:25]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/simulation.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simulation
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto 8f400eb2585d4136bb1294319facdfaf --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot simulation_behav xil_defaultlib.simulation xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.hazardunit
Compiling module xil_defaultlib.flopenr(WIDTH=32)
Compiling module xil_defaultlib.adder(N=32)
Compiling module xil_defaultlib.mux3(WIDTH=32)
Compiling module xil_defaultlib.flopencr(WIDTH=64)
Compiling module xil_defaultlib.regfile(N=64)
Compiling module xil_defaultlib.signext(PART=16,ALL=64)
Compiling module xil_defaultlib.zeroext(PART=16,ALL=64)
Compiling module xil_defaultlib.sl2(N=32)
Compiling module xil_defaultlib.mux2(WIDTH=64)
Compiling module xil_defaultlib.flopcr(WIDTH=271)
Compiling module xil_defaultlib.mux3(WIDTH=64)
Compiling module xil_defaultlib.mux2(WIDTH=5)
Compiling module xil_defaultlib.alu(N=64)
Compiling module xil_defaultlib.flopr(WIDTH=133)
Compiling module xil_defaultlib.mux4(WIDTH=8)
Compiling module xil_defaultlib.zeroext(PART=8,ALL=64)
Compiling module xil_defaultlib.signext(PART=8,ALL=64)
Compiling module xil_defaultlib.zeroext(PART=32,ALL=64)
Compiling module xil_defaultlib.signext(PART=32,ALL=64)
Compiling module xil_defaultlib.mux5(WIDTH=64)
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.aludec
Compiling module xil_defaultlib.flopcr(WIDTH=14)
Compiling module xil_defaultlib.flopr(WIDTH=7)
Compiling module xil_defaultlib.flopr(WIDTH=2)
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.mem
Compiling module xil_defaultlib.icache
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.simulation
Compiling module xil_defaultlib.glbl
Built simulation snapshot simulation_behav

****** Webtalk v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav/xsim.dir/simulation_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav/xsim.dir/simulation_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Thu Jun 21 00:23:43 2018. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2016.4/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Thu Jun 21 00:23:43 2018...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1175.266 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "simulation_behav -key {Behavioral:sim_1:Functional:simulation} -tclbatch {simulation.tcl} -view {C:/Users/will131/Documents/workspace/MIPS_V3.2/simulation_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.4
Time resolution is 1 ps
open_wave_config C:/Users/will131/Documents/workspace/MIPS_V3.2/simulation_behav.wcfg
source simulation.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'simulation_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 1175.266 ; gain = 0.000
add_wave {{/simulation/top/icache/wr_cache_data}} 
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1175.266 ; gain = 0.000
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'simulation' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav'
"xvlog -m64 --relax -prj simulation_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/flopenr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/zeroext.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zeroext
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/sl2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/signext.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/datapath/regfile.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/mux5.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux5
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/mux4.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/mux3.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/mux2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/datapath/hazardunit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazardunit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/flopencr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopencr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/datapath/alu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/adder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/controller/maindec.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/flopr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/flopcr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopcr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/controller/aludec.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/datapath/datapath.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/controller/controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/cache/mem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/mips.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/cache/icache.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module icache
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2458] undeclared symbol hit0, assumed default net type wire [C:/Users/will131/Documents/workspace/MIPS_V3.2/source/top.sv:24]
INFO: [VRFC 10-2458] undeclared symbol abort0, assumed default net type wire [C:/Users/will131/Documents/workspace/MIPS_V3.2/source/top.sv:24]
INFO: [VRFC 10-2458] undeclared symbol get, assumed default net type wire [C:/Users/will131/Documents/workspace/MIPS_V3.2/source/top.sv:25]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/simulation.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simulation
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto 8f400eb2585d4136bb1294319facdfaf --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot simulation_behav xil_defaultlib.simulation xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.hazardunit
Compiling module xil_defaultlib.flopenr(WIDTH=32)
Compiling module xil_defaultlib.adder(N=32)
Compiling module xil_defaultlib.mux3(WIDTH=32)
Compiling module xil_defaultlib.flopencr(WIDTH=64)
Compiling module xil_defaultlib.regfile(N=64)
Compiling module xil_defaultlib.signext(PART=16,ALL=64)
Compiling module xil_defaultlib.zeroext(PART=16,ALL=64)
Compiling module xil_defaultlib.sl2(N=32)
Compiling module xil_defaultlib.mux2(WIDTH=64)
Compiling module xil_defaultlib.flopcr(WIDTH=271)
Compiling module xil_defaultlib.mux3(WIDTH=64)
Compiling module xil_defaultlib.mux2(WIDTH=5)
Compiling module xil_defaultlib.alu(N=64)
Compiling module xil_defaultlib.flopr(WIDTH=133)
Compiling module xil_defaultlib.mux4(WIDTH=8)
Compiling module xil_defaultlib.zeroext(PART=8,ALL=64)
Compiling module xil_defaultlib.signext(PART=8,ALL=64)
Compiling module xil_defaultlib.zeroext(PART=32,ALL=64)
Compiling module xil_defaultlib.signext(PART=32,ALL=64)
Compiling module xil_defaultlib.mux5(WIDTH=64)
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.aludec
Compiling module xil_defaultlib.flopcr(WIDTH=14)
Compiling module xil_defaultlib.flopr(WIDTH=7)
Compiling module xil_defaultlib.flopr(WIDTH=2)
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.mem
Compiling module xil_defaultlib.icache
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.simulation
Compiling module xil_defaultlib.glbl
Built simulation snapshot simulation_behav

****** Webtalk v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav/xsim.dir/simulation_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav/xsim.dir/simulation_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Thu Jun 21 00:24:42 2018. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2016.4/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Thu Jun 21 00:24:42 2018...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1175.266 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "simulation_behav -key {Behavioral:sim_1:Functional:simulation} -tclbatch {simulation.tcl} -view {C:/Users/will131/Documents/workspace/MIPS_V3.2/simulation_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.4
Time resolution is 1 ps
open_wave_config C:/Users/will131/Documents/workspace/MIPS_V3.2/simulation_behav.wcfg
source simulation.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'simulation_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 1177.121 ; gain = 1.855
add_wave {{/simulation/top/icache/dram_data_shift}} 
add_wave {{/simulation/top/icache/wr_cache_data}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 15000 ns
Some error occurs!
save_wave_config {C:/Users/will131/Documents/workspace/MIPS_V3.2/simulation_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1183.840 ; gain = 0.000
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'simulation' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav'
"xvlog -m64 --relax -prj simulation_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/flopenr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/zeroext.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zeroext
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/sl2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/signext.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/datapath/regfile.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/mux5.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux5
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/mux4.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/mux3.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/mux2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/datapath/hazardunit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazardunit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/flopencr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopencr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/datapath/alu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/adder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/controller/maindec.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/flopr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/flopcr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopcr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/controller/aludec.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/datapath/datapath.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/controller/controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/cache/mem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/mips.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/cache/icache.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module icache
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2458] undeclared symbol hit0, assumed default net type wire [C:/Users/will131/Documents/workspace/MIPS_V3.2/source/top.sv:24]
INFO: [VRFC 10-2458] undeclared symbol abort0, assumed default net type wire [C:/Users/will131/Documents/workspace/MIPS_V3.2/source/top.sv:24]
INFO: [VRFC 10-2458] undeclared symbol get, assumed default net type wire [C:/Users/will131/Documents/workspace/MIPS_V3.2/source/top.sv:25]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/simulation.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simulation
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto 8f400eb2585d4136bb1294319facdfaf --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot simulation_behav xil_defaultlib.simulation xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.hazardunit
Compiling module xil_defaultlib.flopenr(WIDTH=32)
Compiling module xil_defaultlib.adder(N=32)
Compiling module xil_defaultlib.mux3(WIDTH=32)
Compiling module xil_defaultlib.flopencr(WIDTH=64)
Compiling module xil_defaultlib.regfile(N=64)
Compiling module xil_defaultlib.signext(PART=16,ALL=64)
Compiling module xil_defaultlib.zeroext(PART=16,ALL=64)
Compiling module xil_defaultlib.sl2(N=32)
Compiling module xil_defaultlib.mux2(WIDTH=64)
Compiling module xil_defaultlib.flopcr(WIDTH=271)
Compiling module xil_defaultlib.mux3(WIDTH=64)
Compiling module xil_defaultlib.mux2(WIDTH=5)
Compiling module xil_defaultlib.alu(N=64)
Compiling module xil_defaultlib.flopr(WIDTH=133)
Compiling module xil_defaultlib.mux4(WIDTH=8)
Compiling module xil_defaultlib.zeroext(PART=8,ALL=64)
Compiling module xil_defaultlib.signext(PART=8,ALL=64)
Compiling module xil_defaultlib.zeroext(PART=32,ALL=64)
Compiling module xil_defaultlib.signext(PART=32,ALL=64)
Compiling module xil_defaultlib.mux5(WIDTH=64)
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.aludec
Compiling module xil_defaultlib.flopcr(WIDTH=14)
Compiling module xil_defaultlib.flopr(WIDTH=7)
Compiling module xil_defaultlib.flopr(WIDTH=2)
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.mem
Compiling module xil_defaultlib.icache
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.simulation
Compiling module xil_defaultlib.glbl
Built simulation snapshot simulation_behav

****** Webtalk v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav/xsim.dir/simulation_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav/xsim.dir/simulation_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Thu Jun 21 00:26:33 2018. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2016.4/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Thu Jun 21 00:26:33 2018...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1183.840 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "simulation_behav -key {Behavioral:sim_1:Functional:simulation} -tclbatch {simulation.tcl} -view {C:/Users/will131/Documents/workspace/MIPS_V3.2/simulation_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.4
Time resolution is 1 ps
open_wave_config C:/Users/will131/Documents/workspace/MIPS_V3.2/simulation_behav.wcfg
source simulation.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
REG 2=                  64
REG 2=                  64
REG 2=                  64
REG 2=                  64
REG 2=                  64
REG 2=                  64
REG 2=                  64
REG 2=                  64
REG 2=                  64
REG 2=                  64
REG 2=                  64
REG 4=                   4
REG 4=                   4
REG 4=                   4
REG 4=                   4
REG 4=                   4
REG 4=                   4
REG 6=                   x
REG 6=                   x
REG 6=                   x
REG 6=                   x
REG 6=                   x
REG 6=                   x
REG 6=                   x
REG 6=                   x
REG 6=                   x
REG 7=                   8
REG 7=                   8
REG 7=                   8
REG 7=                   8
REG 7=                   8
REG 7=                   8
REG 9=                   6
INFO: [USF-XSim-96] XSim completed. Design snapshot 'simulation_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 1183.840 ; gain = 0.000
save_wave_config {C:/Users/will131/Documents/workspace/MIPS_V3.2/simulation_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 1229.395 ; gain = 0.000
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'simulation' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav'
"xvlog -m64 --relax -prj simulation_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/flopenr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/zeroext.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zeroext
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/sl2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/signext.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/datapath/regfile.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/mux5.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux5
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/mux4.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/mux3.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/mux2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/datapath/hazardunit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazardunit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/flopencr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopencr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/datapath/alu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/adder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/controller/maindec.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/flopr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/flopcr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopcr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/controller/aludec.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/datapath/datapath.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/controller/controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/cache/mem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem
ERROR: [VRFC 10-1412] syntax error near assign [C:/Users/will131/Documents/workspace/MIPS_V3.2/source/cache/mem.sv:19]
ERROR: [VRFC 10-1040] module mem ignored due to previous errors [C:/Users/will131/Documents/workspace/MIPS_V3.2/source/cache/mem.sv:3]
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'simulation' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav'
"xvlog -m64 --relax -prj simulation_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/flopenr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/zeroext.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zeroext
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/sl2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/signext.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/datapath/regfile.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/mux5.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux5
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/mux4.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/mux3.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/mux2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/datapath/hazardunit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazardunit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/flopencr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopencr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/datapath/alu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/adder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/controller/maindec.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/flopr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/flopcr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopcr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/controller/aludec.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/datapath/datapath.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/controller/controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/cache/mem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/mips.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/cache/icache.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module icache
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2458] undeclared symbol hit0, assumed default net type wire [C:/Users/will131/Documents/workspace/MIPS_V3.2/source/top.sv:24]
INFO: [VRFC 10-2458] undeclared symbol abort0, assumed default net type wire [C:/Users/will131/Documents/workspace/MIPS_V3.2/source/top.sv:24]
INFO: [VRFC 10-2458] undeclared symbol get, assumed default net type wire [C:/Users/will131/Documents/workspace/MIPS_V3.2/source/top.sv:25]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/simulation.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simulation
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto 8f400eb2585d4136bb1294319facdfaf --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot simulation_behav xil_defaultlib.simulation xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.hazardunit
Compiling module xil_defaultlib.flopenr(WIDTH=32)
Compiling module xil_defaultlib.adder(N=32)
Compiling module xil_defaultlib.mux3(WIDTH=32)
Compiling module xil_defaultlib.flopencr(WIDTH=64)
Compiling module xil_defaultlib.regfile(N=64)
Compiling module xil_defaultlib.signext(PART=16,ALL=64)
Compiling module xil_defaultlib.zeroext(PART=16,ALL=64)
Compiling module xil_defaultlib.sl2(N=32)
Compiling module xil_defaultlib.mux2(WIDTH=64)
Compiling module xil_defaultlib.flopcr(WIDTH=271)
Compiling module xil_defaultlib.mux3(WIDTH=64)
Compiling module xil_defaultlib.mux2(WIDTH=5)
Compiling module xil_defaultlib.alu(N=64)
Compiling module xil_defaultlib.flopr(WIDTH=133)
Compiling module xil_defaultlib.mux4(WIDTH=8)
Compiling module xil_defaultlib.zeroext(PART=8,ALL=64)
Compiling module xil_defaultlib.signext(PART=8,ALL=64)
Compiling module xil_defaultlib.zeroext(PART=32,ALL=64)
Compiling module xil_defaultlib.signext(PART=32,ALL=64)
Compiling module xil_defaultlib.mux5(WIDTH=64)
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.aludec
Compiling module xil_defaultlib.flopcr(WIDTH=14)
Compiling module xil_defaultlib.flopr(WIDTH=7)
Compiling module xil_defaultlib.flopr(WIDTH=2)
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.mem
Compiling module xil_defaultlib.icache
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.simulation
Compiling module xil_defaultlib.glbl
Built simulation snapshot simulation_behav

****** Webtalk v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav/xsim.dir/simulation_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav/xsim.dir/simulation_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Thu Jun 21 00:30:07 2018. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2016.4/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Thu Jun 21 00:30:07 2018...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1229.395 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "simulation_behav -key {Behavioral:sim_1:Functional:simulation} -tclbatch {simulation.tcl} -view {C:/Users/will131/Documents/workspace/MIPS_V3.2/simulation_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.4
Time resolution is 1 ps
open_wave_config C:/Users/will131/Documents/workspace/MIPS_V3.2/simulation_behav.wcfg
source simulation.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'simulation_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 1229.395 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 1229.395 ; gain = 0.000
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'simulation' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav'
"xvlog -m64 --relax -prj simulation_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/flopenr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/zeroext.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zeroext
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/sl2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/signext.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/datapath/regfile.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/mux5.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux5
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/mux4.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/mux3.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/mux2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/datapath/hazardunit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazardunit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/flopencr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopencr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/datapath/alu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/adder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/controller/maindec.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/flopr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/flopcr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopcr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/controller/aludec.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/datapath/datapath.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/controller/controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/cache/mem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/mips.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/cache/icache.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module icache
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2458] undeclared symbol hit0, assumed default net type wire [C:/Users/will131/Documents/workspace/MIPS_V3.2/source/top.sv:24]
INFO: [VRFC 10-2458] undeclared symbol abort0, assumed default net type wire [C:/Users/will131/Documents/workspace/MIPS_V3.2/source/top.sv:24]
INFO: [VRFC 10-2458] undeclared symbol get, assumed default net type wire [C:/Users/will131/Documents/workspace/MIPS_V3.2/source/top.sv:25]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/simulation.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simulation
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto 8f400eb2585d4136bb1294319facdfaf --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot simulation_behav xil_defaultlib.simulation xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.hazardunit
Compiling module xil_defaultlib.flopenr(WIDTH=32)
Compiling module xil_defaultlib.adder(N=32)
Compiling module xil_defaultlib.mux3(WIDTH=32)
Compiling module xil_defaultlib.flopencr(WIDTH=64)
Compiling module xil_defaultlib.regfile(N=64)
Compiling module xil_defaultlib.signext(PART=16,ALL=64)
Compiling module xil_defaultlib.zeroext(PART=16,ALL=64)
Compiling module xil_defaultlib.sl2(N=32)
Compiling module xil_defaultlib.mux2(WIDTH=64)
Compiling module xil_defaultlib.flopcr(WIDTH=271)
Compiling module xil_defaultlib.mux3(WIDTH=64)
Compiling module xil_defaultlib.mux2(WIDTH=5)
Compiling module xil_defaultlib.alu(N=64)
Compiling module xil_defaultlib.flopr(WIDTH=133)
Compiling module xil_defaultlib.mux4(WIDTH=8)
Compiling module xil_defaultlib.zeroext(PART=8,ALL=64)
Compiling module xil_defaultlib.signext(PART=8,ALL=64)
Compiling module xil_defaultlib.zeroext(PART=32,ALL=64)
Compiling module xil_defaultlib.signext(PART=32,ALL=64)
Compiling module xil_defaultlib.mux5(WIDTH=64)
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.aludec
Compiling module xil_defaultlib.flopcr(WIDTH=14)
Compiling module xil_defaultlib.flopr(WIDTH=7)
Compiling module xil_defaultlib.flopr(WIDTH=2)
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.mem
Compiling module xil_defaultlib.icache
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.simulation
Compiling module xil_defaultlib.glbl
Built simulation snapshot simulation_behav

****** Webtalk v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav/xsim.dir/simulation_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav/xsim.dir/simulation_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Thu Jun 21 00:31:24 2018. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2016.4/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Thu Jun 21 00:31:24 2018...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1229.395 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "simulation_behav -key {Behavioral:sim_1:Functional:simulation} -tclbatch {simulation.tcl} -view {C:/Users/will131/Documents/workspace/MIPS_V3.2/simulation_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.4
Time resolution is 1 ps
open_wave_config C:/Users/will131/Documents/workspace/MIPS_V3.2/simulation_behav.wcfg
source simulation.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'simulation_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 1229.395 ; gain = 0.000
add_wave {{/simulation/top/icache/abort}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 15000 ns
Some error occurs!
save_wave_config {C:/Users/will131/Documents/workspace/MIPS_V3.2/simulation_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 1229.395 ; gain = 0.000
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'simulation' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav'
"xvlog -m64 --relax -prj simulation_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/flopenr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/zeroext.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zeroext
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/sl2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/signext.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/datapath/regfile.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/mux5.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux5
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/mux4.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/mux3.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/mux2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/datapath/hazardunit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazardunit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/flopencr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopencr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/datapath/alu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/adder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/controller/maindec.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/flopr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/flopcr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopcr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/controller/aludec.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/datapath/datapath.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/controller/controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/cache/mem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/mips.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/cache/icache.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module icache
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2458] undeclared symbol hit0, assumed default net type wire [C:/Users/will131/Documents/workspace/MIPS_V3.2/source/top.sv:24]
INFO: [VRFC 10-2458] undeclared symbol abort0, assumed default net type wire [C:/Users/will131/Documents/workspace/MIPS_V3.2/source/top.sv:24]
INFO: [VRFC 10-2458] undeclared symbol get, assumed default net type wire [C:/Users/will131/Documents/workspace/MIPS_V3.2/source/top.sv:25]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/simulation.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simulation
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto 8f400eb2585d4136bb1294319facdfaf --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot simulation_behav xil_defaultlib.simulation xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-1546] variable instr might have multiple concurrent drivers [C:/Users/will131/Documents/workspace/MIPS_V3.2/source/cache/mem.sv:19]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'simulation' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav'
"xvlog -m64 --relax -prj simulation_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/flopenr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/zeroext.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zeroext
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/sl2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/signext.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/datapath/regfile.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/mux5.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux5
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/mux4.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/mux3.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/mux2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/datapath/hazardunit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazardunit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/flopencr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopencr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/datapath/alu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/adder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/controller/maindec.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/flopr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/flopcr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopcr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/controller/aludec.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/datapath/datapath.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/controller/controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/cache/mem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/mips.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/cache/icache.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module icache
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2458] undeclared symbol hit0, assumed default net type wire [C:/Users/will131/Documents/workspace/MIPS_V3.2/source/top.sv:24]
INFO: [VRFC 10-2458] undeclared symbol abort0, assumed default net type wire [C:/Users/will131/Documents/workspace/MIPS_V3.2/source/top.sv:24]
INFO: [VRFC 10-2458] undeclared symbol get, assumed default net type wire [C:/Users/will131/Documents/workspace/MIPS_V3.2/source/top.sv:25]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/simulation.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simulation
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto 8f400eb2585d4136bb1294319facdfaf --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot simulation_behav xil_defaultlib.simulation xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.hazardunit
Compiling module xil_defaultlib.flopenr(WIDTH=32)
Compiling module xil_defaultlib.adder(N=32)
Compiling module xil_defaultlib.mux3(WIDTH=32)
Compiling module xil_defaultlib.flopencr(WIDTH=64)
Compiling module xil_defaultlib.regfile(N=64)
Compiling module xil_defaultlib.signext(PART=16,ALL=64)
Compiling module xil_defaultlib.zeroext(PART=16,ALL=64)
Compiling module xil_defaultlib.sl2(N=32)
Compiling module xil_defaultlib.mux2(WIDTH=64)
Compiling module xil_defaultlib.flopcr(WIDTH=271)
Compiling module xil_defaultlib.mux3(WIDTH=64)
Compiling module xil_defaultlib.mux2(WIDTH=5)
Compiling module xil_defaultlib.alu(N=64)
Compiling module xil_defaultlib.flopr(WIDTH=133)
Compiling module xil_defaultlib.mux4(WIDTH=8)
Compiling module xil_defaultlib.zeroext(PART=8,ALL=64)
Compiling module xil_defaultlib.signext(PART=8,ALL=64)
Compiling module xil_defaultlib.zeroext(PART=32,ALL=64)
Compiling module xil_defaultlib.signext(PART=32,ALL=64)
Compiling module xil_defaultlib.mux5(WIDTH=64)
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.aludec
Compiling module xil_defaultlib.flopcr(WIDTH=14)
Compiling module xil_defaultlib.flopr(WIDTH=7)
Compiling module xil_defaultlib.flopr(WIDTH=2)
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.mem
Compiling module xil_defaultlib.icache
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.simulation
Compiling module xil_defaultlib.glbl
Built simulation snapshot simulation_behav

****** Webtalk v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav/xsim.dir/simulation_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav/xsim.dir/simulation_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Thu Jun 21 00:34:04 2018. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2016.4/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Thu Jun 21 00:34:04 2018...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1229.395 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "simulation_behav -key {Behavioral:sim_1:Functional:simulation} -tclbatch {simulation.tcl} -view {C:/Users/will131/Documents/workspace/MIPS_V3.2/simulation_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.4
Time resolution is 1 ps
open_wave_config C:/Users/will131/Documents/workspace/MIPS_V3.2/simulation_behav.wcfg
source simulation.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'simulation_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 1229.395 ; gain = 0.000
add_wave {{/simulation/top/icache/counter}} 
run 15000 ns
Some error occurs!
run 15000 ns
restart
INFO: [Simtcl 6-17] Simulation restarted
run 15000 ns
Some error occurs!
save_wave_config {C:/Users/will131/Documents/workspace/MIPS_V3.2/simulation_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1229.395 ; gain = 0.000
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'simulation' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav'
"xvlog -m64 --relax -prj simulation_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/flopenr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/zeroext.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zeroext
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/sl2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/signext.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/datapath/regfile.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/mux5.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux5
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/mux4.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/mux3.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/mux2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/datapath/hazardunit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazardunit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/flopencr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopencr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/datapath/alu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/adder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/controller/maindec.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/flopr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/flopcr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopcr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/controller/aludec.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/datapath/datapath.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/controller/controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/cache/mem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/mips.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/cache/icache.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module icache
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2458] undeclared symbol hit0, assumed default net type wire [C:/Users/will131/Documents/workspace/MIPS_V3.2/source/top.sv:24]
INFO: [VRFC 10-2458] undeclared symbol abort0, assumed default net type wire [C:/Users/will131/Documents/workspace/MIPS_V3.2/source/top.sv:24]
INFO: [VRFC 10-2458] undeclared symbol get, assumed default net type wire [C:/Users/will131/Documents/workspace/MIPS_V3.2/source/top.sv:25]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/simulation.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simulation
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto 8f400eb2585d4136bb1294319facdfaf --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot simulation_behav xil_defaultlib.simulation xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.hazardunit
Compiling module xil_defaultlib.flopenr(WIDTH=32)
Compiling module xil_defaultlib.adder(N=32)
Compiling module xil_defaultlib.mux3(WIDTH=32)
Compiling module xil_defaultlib.flopencr(WIDTH=64)
Compiling module xil_defaultlib.regfile(N=64)
Compiling module xil_defaultlib.signext(PART=16,ALL=64)
Compiling module xil_defaultlib.zeroext(PART=16,ALL=64)
Compiling module xil_defaultlib.sl2(N=32)
Compiling module xil_defaultlib.mux2(WIDTH=64)
Compiling module xil_defaultlib.flopcr(WIDTH=271)
Compiling module xil_defaultlib.mux3(WIDTH=64)
Compiling module xil_defaultlib.mux2(WIDTH=5)
Compiling module xil_defaultlib.alu(N=64)
Compiling module xil_defaultlib.flopr(WIDTH=133)
Compiling module xil_defaultlib.mux4(WIDTH=8)
Compiling module xil_defaultlib.zeroext(PART=8,ALL=64)
Compiling module xil_defaultlib.signext(PART=8,ALL=64)
Compiling module xil_defaultlib.zeroext(PART=32,ALL=64)
Compiling module xil_defaultlib.signext(PART=32,ALL=64)
Compiling module xil_defaultlib.mux5(WIDTH=64)
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.aludec
Compiling module xil_defaultlib.flopcr(WIDTH=14)
Compiling module xil_defaultlib.flopr(WIDTH=7)
Compiling module xil_defaultlib.flopr(WIDTH=2)
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.mem
Compiling module xil_defaultlib.icache
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.simulation
Compiling module xil_defaultlib.glbl
Built simulation snapshot simulation_behav

****** Webtalk v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav/xsim.dir/simulation_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav/xsim.dir/simulation_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Thu Jun 21 00:37:01 2018. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2016.4/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Thu Jun 21 00:37:01 2018...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1229.395 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "simulation_behav -key {Behavioral:sim_1:Functional:simulation} -tclbatch {simulation.tcl} -view {C:/Users/will131/Documents/workspace/MIPS_V3.2/simulation_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.4
Time resolution is 1 ps
open_wave_config C:/Users/will131/Documents/workspace/MIPS_V3.2/simulation_behav.wcfg
source simulation.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
REG 2=                  64
REG 2=                  64
REG 2=                  64
REG 2=                  64
REG 2=                  64
REG 2=                  64
REG 2=                  64
REG 2=                  64
REG 2=                  64
REG 2=                  64
REG 4=                   4
REG 4=                   4
REG 4=                   4
REG 4=                   4
REG 4=                   4
REG 4=                   4
REG 4=                   4
REG 4=                   4
REG 6=                   x
REG 6=                   x
REG 6=                   x
REG 6=                   x
REG 6=                   x
REG 6=                   x
REG 6=                   x
REG 6=                   x
REG 6=                   x
REG 7=                   8
REG 7=                   8
REG 7=                   8
REG 7=                   8
REG 7=                   8
REG 9=                   6
REG 9=                   6
REG 9=                   6
REG 9=                   6
INFO: [USF-XSim-96] XSim completed. Design snapshot 'simulation_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 1229.395 ; gain = 0.000
add_wave {{/simulation/top/icache/dram_req_addr}} 
add_wave {{/simulation/top/icache/dram_data}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 15000 ns
REG 2=                  64
REG 2=                  64
REG 2=                  64
REG 2=                  64
REG 2=                  64
REG 2=                  64
REG 2=                  64
REG 2=                  64
REG 2=                  64
REG 2=                  64
REG 4=                   4
REG 4=                   4
REG 4=                   4
REG 4=                   4
REG 4=                   4
REG 4=                   4
REG 4=                   4
REG 4=                   4
REG 6=                   x
REG 6=                   x
REG 6=                   x
REG 6=                   x
REG 6=                   x
REG 6=                   x
REG 6=                   x
REG 6=                   x
REG 6=                   x
REG 7=                   8
REG 7=                   8
REG 7=                   8
REG 7=                   8
REG 7=                   8
REG 9=                   6
REG 9=                   6
REG 9=                   6
REG 9=                   6
REG 9=                   6
REG 9=                   6
REG 9=                   6
REG 9=                   6
REG 9=                   6
REG 9=                   6
save_wave_config {C:/Users/will131/Documents/workspace/MIPS_V3.2/simulation_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1229.395 ; gain = 0.000
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'simulation' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav'
"xvlog -m64 --relax -prj simulation_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/flopenr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/zeroext.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zeroext
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/sl2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/signext.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/datapath/regfile.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/mux5.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux5
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/mux4.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/mux3.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/mux2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/datapath/hazardunit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazardunit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/flopencr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopencr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/datapath/alu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/adder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/controller/maindec.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/flopr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/flopcr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopcr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/controller/aludec.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/datapath/datapath.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/controller/controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/cache/mem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/mips.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/cache/icache.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module icache
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2458] undeclared symbol hit0, assumed default net type wire [C:/Users/will131/Documents/workspace/MIPS_V3.2/source/top.sv:24]
INFO: [VRFC 10-2458] undeclared symbol abort0, assumed default net type wire [C:/Users/will131/Documents/workspace/MIPS_V3.2/source/top.sv:24]
INFO: [VRFC 10-2458] undeclared symbol get, assumed default net type wire [C:/Users/will131/Documents/workspace/MIPS_V3.2/source/top.sv:25]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/simulation.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simulation
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto 8f400eb2585d4136bb1294319facdfaf --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot simulation_behav xil_defaultlib.simulation xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.hazardunit
Compiling module xil_defaultlib.flopenr(WIDTH=32)
Compiling module xil_defaultlib.adder(N=32)
Compiling module xil_defaultlib.mux3(WIDTH=32)
Compiling module xil_defaultlib.flopencr(WIDTH=64)
Compiling module xil_defaultlib.regfile(N=64)
Compiling module xil_defaultlib.signext(PART=16,ALL=64)
Compiling module xil_defaultlib.zeroext(PART=16,ALL=64)
Compiling module xil_defaultlib.sl2(N=32)
Compiling module xil_defaultlib.mux2(WIDTH=64)
Compiling module xil_defaultlib.flopcr(WIDTH=271)
Compiling module xil_defaultlib.mux3(WIDTH=64)
Compiling module xil_defaultlib.mux2(WIDTH=5)
Compiling module xil_defaultlib.alu(N=64)
Compiling module xil_defaultlib.flopr(WIDTH=133)
Compiling module xil_defaultlib.mux4(WIDTH=8)
Compiling module xil_defaultlib.zeroext(PART=8,ALL=64)
Compiling module xil_defaultlib.signext(PART=8,ALL=64)
Compiling module xil_defaultlib.zeroext(PART=32,ALL=64)
Compiling module xil_defaultlib.signext(PART=32,ALL=64)
Compiling module xil_defaultlib.mux5(WIDTH=64)
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.aludec
Compiling module xil_defaultlib.flopcr(WIDTH=14)
Compiling module xil_defaultlib.flopr(WIDTH=7)
Compiling module xil_defaultlib.flopr(WIDTH=2)
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.mem
Compiling module xil_defaultlib.icache
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.simulation
Compiling module xil_defaultlib.glbl
Built simulation snapshot simulation_behav

****** Webtalk v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav/xsim.dir/simulation_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav/xsim.dir/simulation_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Thu Jun 21 00:40:15 2018. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2016.4/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Thu Jun 21 00:40:15 2018...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1229.395 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "simulation_behav -key {Behavioral:sim_1:Functional:simulation} -tclbatch {simulation.tcl} -view {C:/Users/will131/Documents/workspace/MIPS_V3.2/simulation_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.4
Time resolution is 1 ps
open_wave_config C:/Users/will131/Documents/workspace/MIPS_V3.2/simulation_behav.wcfg
source simulation.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
REG 2=                  64
REG 2=                  64
REG 2=                  64
REG 2=                  64
REG 2=                  64
REG 2=                  64
REG 2=                  64
REG 2=                  64
REG 2=                  64
REG 2=                  64
REG 3=                   1
REG 3=                   1
REG 3=                   1
REG 3=                   1
REG 3=                   1
REG 3=                   1
REG 3=                   1
REG 3=                   1
REG 4=                   4
REG 4=                   4
REG 4=                   4
REG 4=                   4
REG 4=                   4
REG 4=                   4
REG 4=                   4
REG 4=                   4
REG 4=                   4
REG 5=                   5
REG 5=                   5
REG 5=                   5
REG 5=                   5
REG 5=                   5
REG 5=                   5
REG 5=                   5
REG 6=                   6
INFO: [USF-XSim-96] XSim completed. Design snapshot 'simulation_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 1229.395 ; gain = 0.000
run 15000 ns
REG 6=                   6
REG 6=                   6
REG 6=                   6
REG 6=                   6
REG 6=                   6
REG 6=                   6
REG 6=                   6
REG 6=                   6
Write                    6 in                   64
REG 6=                   6
Write                    6 in                   64
Write                    6 in                   64
REG 7=                   8
REG 7=                   8
REG 7=                   8
REG 7=                   8
REG 7=                   8
REG 7=                   8
REG 7=                   8
REG 7=                   8
REG 8=                 532
REG 8=                 532
REG 8=                 532
REG 8=                 532
REG 8=                 532
REG 8=                 532
REG 8=                 532
REG 8=                 532
REG 8=                 532
REG 9=                   6
REG 9=                   6
REG 9=                   6
REG 9=                   6
REG 9=                   6
REG 9=                   6
REG 9=                   6
Write                    6 in                  100
Test-Cache ends!
       188
add_wave {{/simulation/top/icache/abort}} 
save_wave_config {C:/Users/will131/Documents/workspace/MIPS_V3.2/simulation_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1229.395 ; gain = 0.000
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'simulation' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav'
"xvlog -m64 --relax -prj simulation_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/flopenr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/zeroext.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zeroext
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/sl2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/signext.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/datapath/regfile.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/mux5.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux5
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/mux4.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/mux3.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/mux2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/datapath/hazardunit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazardunit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/flopencr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopencr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/datapath/alu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/adder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/controller/maindec.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/flopr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/flopcr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopcr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/controller/aludec.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/datapath/datapath.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/controller/controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/cache/mem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/mips.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2458] undeclared symbol hit0, assumed default net type wire [C:/Users/will131/Documents/workspace/MIPS_V3.2/source/top.sv:24]
INFO: [VRFC 10-2458] undeclared symbol abort0, assumed default net type wire [C:/Users/will131/Documents/workspace/MIPS_V3.2/source/top.sv:24]
INFO: [VRFC 10-2458] undeclared symbol t11, assumed default net type wire [C:/Users/will131/Documents/workspace/MIPS_V3.2/source/top.sv:27]
INFO: [VRFC 10-2458] undeclared symbol t322, assumed default net type wire [C:/Users/will131/Documents/workspace/MIPS_V3.2/source/top.sv:27]
INFO: [VRFC 10-2458] undeclared symbol t323, assumed default net type wire [C:/Users/will131/Documents/workspace/MIPS_V3.2/source/top.sv:27]
INFO: [VRFC 10-2458] undeclared symbol t14, assumed default net type wire [C:/Users/will131/Documents/workspace/MIPS_V3.2/source/top.sv:27]
INFO: [VRFC 10-2458] undeclared symbol get, assumed default net type wire [C:/Users/will131/Documents/workspace/MIPS_V3.2/source/top.sv:27]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/simulation.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simulation
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto 8f400eb2585d4136bb1294319facdfaf --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot simulation_behav xil_defaultlib.simulation xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-2063] Module <dcache> not found while processing module instance <dcache> [C:/Users/will131/Documents/workspace/MIPS_V3.2/source/top.sv:27]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
add_files -norecurse C:/Users/will131/Documents/workspace/MIPS_V3.2/source/cache/dcache.sv
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'simulation' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav'
"xvlog -m64 --relax -prj simulation_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/flopenr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/zeroext.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zeroext
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/sl2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/signext.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/datapath/regfile.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/mux5.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux5
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/mux4.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/mux3.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/mux2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/datapath/hazardunit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazardunit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/flopencr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopencr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/datapath/alu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/adder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/controller/maindec.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/flopr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/flopcr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopcr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/controller/aludec.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/datapath/datapath.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/controller/controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/cache/mem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/mips.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/cache/dcache.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dcache
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2458] undeclared symbol hit0, assumed default net type wire [C:/Users/will131/Documents/workspace/MIPS_V3.2/source/top.sv:24]
INFO: [VRFC 10-2458] undeclared symbol abort0, assumed default net type wire [C:/Users/will131/Documents/workspace/MIPS_V3.2/source/top.sv:24]
INFO: [VRFC 10-2458] undeclared symbol t11, assumed default net type wire [C:/Users/will131/Documents/workspace/MIPS_V3.2/source/top.sv:27]
INFO: [VRFC 10-2458] undeclared symbol t322, assumed default net type wire [C:/Users/will131/Documents/workspace/MIPS_V3.2/source/top.sv:27]
INFO: [VRFC 10-2458] undeclared symbol t323, assumed default net type wire [C:/Users/will131/Documents/workspace/MIPS_V3.2/source/top.sv:27]
INFO: [VRFC 10-2458] undeclared symbol t14, assumed default net type wire [C:/Users/will131/Documents/workspace/MIPS_V3.2/source/top.sv:27]
INFO: [VRFC 10-2458] undeclared symbol get, assumed default net type wire [C:/Users/will131/Documents/workspace/MIPS_V3.2/source/top.sv:27]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/simulation.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simulation
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto 8f400eb2585d4136bb1294319facdfaf --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot simulation_behav xil_defaultlib.simulation xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port dram_wr_addr [C:/Users/will131/Documents/workspace/MIPS_V3.2/source/top.sv:27]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.hazardunit
Compiling module xil_defaultlib.flopenr(WIDTH=32)
Compiling module xil_defaultlib.adder(N=32)
Compiling module xil_defaultlib.mux3(WIDTH=32)
Compiling module xil_defaultlib.flopencr(WIDTH=64)
Compiling module xil_defaultlib.regfile(N=64)
Compiling module xil_defaultlib.signext(PART=16,ALL=64)
Compiling module xil_defaultlib.zeroext(PART=16,ALL=64)
Compiling module xil_defaultlib.sl2(N=32)
Compiling module xil_defaultlib.mux2(WIDTH=64)
Compiling module xil_defaultlib.flopcr(WIDTH=271)
Compiling module xil_defaultlib.mux3(WIDTH=64)
Compiling module xil_defaultlib.mux2(WIDTH=5)
Compiling module xil_defaultlib.alu(N=64)
Compiling module xil_defaultlib.flopr(WIDTH=133)
Compiling module xil_defaultlib.mux4(WIDTH=8)
Compiling module xil_defaultlib.zeroext(PART=8,ALL=64)
Compiling module xil_defaultlib.signext(PART=8,ALL=64)
Compiling module xil_defaultlib.zeroext(PART=32,ALL=64)
Compiling module xil_defaultlib.signext(PART=32,ALL=64)
Compiling module xil_defaultlib.mux5(WIDTH=64)
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.aludec
Compiling module xil_defaultlib.flopcr(WIDTH=14)
Compiling module xil_defaultlib.flopr(WIDTH=7)
Compiling module xil_defaultlib.flopr(WIDTH=2)
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.mem
Compiling module xil_defaultlib.dcache
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.simulation
Compiling module xil_defaultlib.glbl
Built simulation snapshot simulation_behav

****** Webtalk v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav/xsim.dir/simulation_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav/xsim.dir/simulation_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Thu Jun 21 00:56:35 2018. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2016.4/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Thu Jun 21 00:56:35 2018...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1229.395 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "simulation_behav -key {Behavioral:sim_1:Functional:simulation} -tclbatch {simulation.tcl} -view {C:/Users/will131/Documents/workspace/MIPS_V3.2/simulation_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.4
Time resolution is 1 ps
open_wave_config C:/Users/will131/Documents/workspace/MIPS_V3.2/simulation_behav.wcfg
WARNING: Simulation object /simulation/top/icache/dram_data_shift was not found in the design.
WARNING: Simulation object /simulation/top/icache/counter was not found in the design.
WARNING: Simulation object /simulation/top/icache/dram_req_addr was not found in the design.
WARNING: Simulation object /simulation/top/icache/dram_data was not found in the design.
WARNING: Simulation object /simulation/top/icache/abort was not found in the design.
source simulation.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'simulation_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 1229.395 ; gain = 0.000
save_wave_config {C:/Users/will131/Documents/workspace/MIPS_V3.2/simulation_behav.wcfg}
add_wave {{/simulation/top/dcache/ram_abort}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 15000 ns
add_wave {{/simulation/top/dcache/cpu_addr}} 
add_wave {{/simulation/top/dcache/cpu_rd_data}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 15000 ns
run 15000 ns
add_wave {{/simulation/top/dcache/hit}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 15000 ns
launch_simulation -mode post-synthesis -type functional
INFO: [SIM-utils-51] Simulation object is 'sim_1'
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a100tcsg324-1
INFO: [Netlist 29-17] Analyzing 261 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.4
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
open_run: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1373.801 ; gain = 135.711
INFO: [Common 17-344] 'open_run' was cancelled
INFO: [Vivado 12-4706] 'setup' step aborted
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1373.801 ; gain = 135.711
INFO: [Common 17-344] 'launch_simulation' was cancelled
save_wave_config {C:/Users/will131/Documents/workspace/MIPS_V3.2/simulation_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1373.801 ; gain = 0.000
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'simulation' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav'
"xvlog -m64 --relax -prj simulation_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/flopenr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/zeroext.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zeroext
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/sl2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/signext.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/datapath/regfile.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/mux5.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux5
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/mux4.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/mux3.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/mux2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/datapath/hazardunit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazardunit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/flopencr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopencr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/datapath/alu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/adder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/controller/maindec.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/flopr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/flopcr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopcr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/controller/aludec.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/datapath/datapath.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/controller/controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/cache/icache.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module icache
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/cache/mem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/mips.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2458] undeclared symbol hit0, assumed default net type wire [C:/Users/will131/Documents/workspace/MIPS_V3.2/source/top.sv:24]
INFO: [VRFC 10-2458] undeclared symbol abort0, assumed default net type wire [C:/Users/will131/Documents/workspace/MIPS_V3.2/source/top.sv:24]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/simulation.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simulation
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto 8f400eb2585d4136bb1294319facdfaf --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot simulation_behav xil_defaultlib.simulation xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port dram_val [C:/Users/will131/Documents/workspace/MIPS_V3.2/source/top.sv:26]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.hazardunit
Compiling module xil_defaultlib.flopenr(WIDTH=32)
Compiling module xil_defaultlib.adder(N=32)
Compiling module xil_defaultlib.mux3(WIDTH=32)
Compiling module xil_defaultlib.flopencr(WIDTH=64)
Compiling module xil_defaultlib.regfile(N=64)
Compiling module xil_defaultlib.signext(PART=16,ALL=64)
Compiling module xil_defaultlib.zeroext(PART=16,ALL=64)
Compiling module xil_defaultlib.sl2(N=32)
Compiling module xil_defaultlib.mux2(WIDTH=64)
Compiling module xil_defaultlib.flopcr(WIDTH=271)
Compiling module xil_defaultlib.mux3(WIDTH=64)
Compiling module xil_defaultlib.mux2(WIDTH=5)
Compiling module xil_defaultlib.alu(N=64)
Compiling module xil_defaultlib.flopr(WIDTH=133)
Compiling module xil_defaultlib.mux4(WIDTH=8)
Compiling module xil_defaultlib.zeroext(PART=8,ALL=64)
Compiling module xil_defaultlib.signext(PART=8,ALL=64)
Compiling module xil_defaultlib.zeroext(PART=32,ALL=64)
Compiling module xil_defaultlib.signext(PART=32,ALL=64)
Compiling module xil_defaultlib.mux5(WIDTH=64)
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.aludec
Compiling module xil_defaultlib.flopcr(WIDTH=14)
Compiling module xil_defaultlib.flopr(WIDTH=7)
Compiling module xil_defaultlib.flopr(WIDTH=2)
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.mem
Compiling module xil_defaultlib.icache
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.simulation
Compiling module xil_defaultlib.glbl
Built simulation snapshot simulation_behav

****** Webtalk v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav/xsim.dir/simulation_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav/xsim.dir/simulation_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Thu Jun 21 01:00:54 2018. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2016.4/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Thu Jun 21 01:00:54 2018...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 1373.801 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "simulation_behav -key {Behavioral:sim_1:Functional:simulation} -tclbatch {simulation.tcl} -view {C:/Users/will131/Documents/workspace/MIPS_V3.2/simulation_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.4
Time resolution is 1 ps
open_wave_config C:/Users/will131/Documents/workspace/MIPS_V3.2/simulation_behav.wcfg
WARNING: Simulation object /simulation/top/dcache/ram_abort was not found in the design.
WARNING: Simulation object /simulation/top/dcache/cpu_addr was not found in the design.
WARNING: Simulation object /simulation/top/dcache/cpu_rd_data was not found in the design.
WARNING: Simulation object /simulation/top/dcache/hit was not found in the design.
source simulation.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
REG 2=                  64
REG 2=                  64
REG 2=                  64
REG 2=                  64
REG 2=                  64
REG 2=                  64
REG 2=                  64
REG 2=                  64
REG 2=                  64
REG 2=                  64
REG 3=                   1
REG 3=                   1
REG 3=                   1
REG 3=                   1
REG 3=                   1
REG 3=                   1
REG 3=                   1
REG 3=                   1
REG 4=                   4
REG 4=                   4
REG 4=                   4
REG 4=                   4
REG 4=                   4
REG 4=                   4
REG 4=                   4
REG 4=                   4
REG 4=                   4
REG 5=                   5
REG 5=                   5
REG 5=                   5
REG 5=                   5
REG 5=                   5
REG 5=                   5
REG 5=                   5
REG 6=                   6
INFO: [USF-XSim-96] XSim completed. Design snapshot 'simulation_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 1373.801 ; gain = 0.000
run 15000 ns
REG 6=                   6
REG 6=                   6
REG 6=                   6
REG 6=                   6
REG 6=                   6
REG 6=                   6
REG 6=                   6
REG 6=                   6
Write                    6 in                   64
REG 6=                   6
Write                    6 in                   64
Write                    6 in                   64
REG 7=                   8
REG 7=                   8
REG 7=                   8
REG 7=                   8
REG 7=                   8
REG 7=                   8
REG 7=                   8
REG 7=                   8
REG 8=                 532
REG 8=                 532
REG 8=                 532
REG 8=                 532
REG 8=                 532
REG 8=                 532
REG 8=                 532
REG 8=                 532
REG 8=                 532
REG 9=                   6
REG 9=                   6
REG 9=                   6
REG 9=                   6
REG 9=                   6
REG 9=                   6
REG 9=                   6
Write                    6 in                  100
Test-Cache ends!
       188
add_wave {{/simulation/top/icache/cpu_addr_dly}} 
save_wave_config {C:/Users/will131/Documents/workspace/MIPS_V3.2/simulation_behav.wcfg}
restart
INFO: [Simtcl 6-17] Simulation restarted
run 15000 ns
REG 2=                  64
REG 2=                  64
REG 2=                  64
REG 2=                  64
REG 2=                  64
REG 2=                  64
REG 2=                  64
REG 2=                  64
REG 2=                  64
REG 2=                  64
REG 3=                   1
REG 3=                   1
REG 3=                   1
REG 3=                   1
REG 3=                   1
REG 3=                   1
REG 3=                   1
REG 3=                   1
REG 4=                   4
REG 4=                   4
REG 4=                   4
REG 4=                   4
REG 4=                   4
REG 4=                   4
REG 4=                   4
REG 4=                   4
REG 4=                   4
REG 5=                   5
REG 5=                   5
REG 5=                   5
REG 5=                   5
REG 5=                   5
REG 5=                   5
REG 5=                   5
REG 6=                   6
REG 6=                   6
REG 6=                   6
REG 6=                   6
REG 6=                   6
REG 6=                   6
REG 6=                   6
REG 6=                   6
REG 6=                   6
Write                    6 in                   64
REG 6=                   6
Write                    6 in                   64
Write                    6 in                   64
REG 7=                   8
REG 7=                   8
REG 7=                   8
REG 7=                   8
REG 7=                   8
REG 7=                   8
REG 7=                   8
REG 7=                   8
REG 8=                 532
REG 8=                 532
REG 8=                 532
REG 8=                 532
REG 8=                 532
REG 8=                 532
REG 8=                 532
REG 8=                 532
REG 8=                 532
REG 9=                   6
REG 9=                   6
REG 9=                   6
REG 9=                   6
REG 9=                   6
REG 9=                   6
REG 9=                   6
Write                    6 in                  100
Test-Cache ends!
       188
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 1393.805 ; gain = 0.000
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'simulation' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav'
"xvlog -m64 --relax -prj simulation_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/flopenr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/zeroext.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zeroext
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/sl2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/signext.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/datapath/regfile.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/mux5.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux5
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/mux4.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/mux3.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/mux2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/datapath/hazardunit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazardunit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/flopencr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopencr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/datapath/alu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/adder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/controller/maindec.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/flopr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/flopcr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopcr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/controller/aludec.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/datapath/datapath.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/controller/controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/cache/mem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem
ERROR: [VRFC 10-1412] syntax error near initial [C:/Users/will131/Documents/workspace/MIPS_V3.2/source/cache/mem.sv:21]
ERROR: [VRFC 10-1412] syntax error near $readmemh [C:/Users/will131/Documents/workspace/MIPS_V3.2/source/cache/mem.sv:25]
ERROR: [VRFC 10-1412] syntax error near end [C:/Users/will131/Documents/workspace/MIPS_V3.2/source/cache/mem.sv:26]
ERROR: [VRFC 10-1412] syntax error near val [C:/Users/will131/Documents/workspace/MIPS_V3.2/source/cache/mem.sv:31]
ERROR: [VRFC 10-1040] module mem ignored due to previous errors [C:/Users/will131/Documents/workspace/MIPS_V3.2/source/cache/mem.sv:3]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'simulation' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav'
"xvlog -m64 --relax -prj simulation_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/flopenr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/zeroext.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zeroext
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/sl2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/signext.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/datapath/regfile.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/mux5.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux5
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/mux4.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/mux3.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/mux2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/datapath/hazardunit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazardunit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/flopencr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopencr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/datapath/alu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/adder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/controller/maindec.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/flopr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/flopcr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopcr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/controller/aludec.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/datapath/datapath.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/controller/controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/cache/mem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/cache/icache.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module icache
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/mips.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2458] undeclared symbol abort0, assumed default net type wire [C:/Users/will131/Documents/workspace/MIPS_V3.2/source/top.sv:24]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/simulation.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simulation
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto 8f400eb2585d4136bb1294319facdfaf --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot simulation_behav xil_defaultlib.simulation xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.hazardunit
Compiling module xil_defaultlib.flopenr(WIDTH=32)
Compiling module xil_defaultlib.adder(N=32)
Compiling module xil_defaultlib.mux3(WIDTH=32)
Compiling module xil_defaultlib.flopencr(WIDTH=64)
Compiling module xil_defaultlib.regfile(N=64)
Compiling module xil_defaultlib.signext(PART=16,ALL=64)
Compiling module xil_defaultlib.zeroext(PART=16,ALL=64)
Compiling module xil_defaultlib.sl2(N=32)
Compiling module xil_defaultlib.mux2(WIDTH=64)
Compiling module xil_defaultlib.flopcr(WIDTH=271)
Compiling module xil_defaultlib.mux3(WIDTH=64)
Compiling module xil_defaultlib.mux2(WIDTH=5)
Compiling module xil_defaultlib.alu(N=64)
Compiling module xil_defaultlib.flopr(WIDTH=133)
Compiling module xil_defaultlib.mux4(WIDTH=8)
Compiling module xil_defaultlib.zeroext(PART=8,ALL=64)
Compiling module xil_defaultlib.signext(PART=8,ALL=64)
Compiling module xil_defaultlib.zeroext(PART=32,ALL=64)
Compiling module xil_defaultlib.signext(PART=32,ALL=64)
Compiling module xil_defaultlib.mux5(WIDTH=64)
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.aludec
Compiling module xil_defaultlib.flopcr(WIDTH=14)
Compiling module xil_defaultlib.flopr(WIDTH=7)
Compiling module xil_defaultlib.flopr(WIDTH=2)
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.mem
Compiling module xil_defaultlib.icache
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.simulation
Compiling module xil_defaultlib.glbl
Built simulation snapshot simulation_behav

****** Webtalk v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav/xsim.dir/simulation_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav/xsim.dir/simulation_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Thu Jun 21 01:20:04 2018. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2016.4/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Thu Jun 21 01:20:04 2018...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1393.805 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "simulation_behav -key {Behavioral:sim_1:Functional:simulation} -tclbatch {simulation.tcl} -view {C:/Users/will131/Documents/workspace/MIPS_V3.2/simulation_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.4
Time resolution is 1 ps
open_wave_config C:/Users/will131/Documents/workspace/MIPS_V3.2/simulation_behav.wcfg
source simulation.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'simulation_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 1393.805 ; gain = 0.000
add_wave {{/simulation/top/icache/dram_data_shift}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 15000 ns
add_wave {{/simulation/top/mem/instrcnt}} 
save_wave_config {C:/Users/will131/Documents/workspace/MIPS_V3.2/simulation_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1393.805 ; gain = 0.000
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'simulation' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav'
"xvlog -m64 --relax -prj simulation_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/flopenr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/zeroext.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zeroext
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/sl2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/signext.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/datapath/regfile.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/mux5.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux5
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/mux4.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/mux3.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/mux2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/datapath/hazardunit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazardunit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/flopencr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopencr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/datapath/alu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/adder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/controller/maindec.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/flopr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/flopcr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopcr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/controller/aludec.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/datapath/datapath.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/controller/controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/cache/mem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/cache/icache.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module icache
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/mips.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2458] undeclared symbol abort0, assumed default net type wire [C:/Users/will131/Documents/workspace/MIPS_V3.2/source/top.sv:24]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/simulation.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simulation
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto 8f400eb2585d4136bb1294319facdfaf --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot simulation_behav xil_defaultlib.simulation xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.hazardunit
Compiling module xil_defaultlib.flopenr(WIDTH=32)
Compiling module xil_defaultlib.adder(N=32)
Compiling module xil_defaultlib.mux3(WIDTH=32)
Compiling module xil_defaultlib.flopencr(WIDTH=64)
Compiling module xil_defaultlib.regfile(N=64)
Compiling module xil_defaultlib.signext(PART=16,ALL=64)
Compiling module xil_defaultlib.zeroext(PART=16,ALL=64)
Compiling module xil_defaultlib.sl2(N=32)
Compiling module xil_defaultlib.mux2(WIDTH=64)
Compiling module xil_defaultlib.flopcr(WIDTH=271)
Compiling module xil_defaultlib.mux3(WIDTH=64)
Compiling module xil_defaultlib.mux2(WIDTH=5)
Compiling module xil_defaultlib.alu(N=64)
Compiling module xil_defaultlib.flopr(WIDTH=133)
Compiling module xil_defaultlib.mux4(WIDTH=8)
Compiling module xil_defaultlib.zeroext(PART=8,ALL=64)
Compiling module xil_defaultlib.signext(PART=8,ALL=64)
Compiling module xil_defaultlib.zeroext(PART=32,ALL=64)
Compiling module xil_defaultlib.signext(PART=32,ALL=64)
Compiling module xil_defaultlib.mux5(WIDTH=64)
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.aludec
Compiling module xil_defaultlib.flopcr(WIDTH=14)
Compiling module xil_defaultlib.flopr(WIDTH=7)
Compiling module xil_defaultlib.flopr(WIDTH=2)
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.mem
Compiling module xil_defaultlib.icache
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.simulation
Compiling module xil_defaultlib.glbl
Built simulation snapshot simulation_behav

****** Webtalk v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav/xsim.dir/simulation_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav/xsim.dir/simulation_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Thu Jun 21 01:21:39 2018. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2016.4/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Thu Jun 21 01:21:39 2018...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1393.805 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "simulation_behav -key {Behavioral:sim_1:Functional:simulation} -tclbatch {simulation.tcl} -view {C:/Users/will131/Documents/workspace/MIPS_V3.2/simulation_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.4
Time resolution is 1 ps
open_wave_config C:/Users/will131/Documents/workspace/MIPS_V3.2/simulation_behav.wcfg
source simulation.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
REG 2=                  64
REG 2=                  64
REG 4=                   4
REG 4=                   4
Write                    x in                   64
REG 6=                   x
Write                    x in                   64
REG 8=                 532
REG 4=                   0
REG 4=                   0
INFO: [USF-XSim-96] XSim completed. Design snapshot 'simulation_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:12 . Memory (MB): peak = 1440.797 ; gain = 46.992
add_wave {{/simulation/top/mem/instr}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 15000 ns
REG 2=                  64
REG 2=                  64
REG 4=                   4
REG 4=                   4
Write                    x in                   64
REG 6=                   x
Write                    x in                   64
REG 8=                 532
REG 4=                   0
REG 4=                   0
save_wave_config {C:/Users/will131/Documents/workspace/MIPS_V3.2/simulation_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1445.383 ; gain = 0.000
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'simulation' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav'
"xvlog -m64 --relax -prj simulation_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/flopenr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/zeroext.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zeroext
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/sl2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/signext.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/datapath/regfile.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/mux5.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux5
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/mux4.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/mux3.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/mux2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/datapath/hazardunit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazardunit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/flopencr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopencr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/datapath/alu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/adder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/controller/maindec.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/flopr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/flopcr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopcr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/controller/aludec.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/datapath/datapath.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/controller/controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/cache/mem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/cache/icache.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module icache
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/mips.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2458] undeclared symbol abort0, assumed default net type wire [C:/Users/will131/Documents/workspace/MIPS_V3.2/source/top.sv:24]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/simulation.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simulation
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto 8f400eb2585d4136bb1294319facdfaf --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot simulation_behav xil_defaultlib.simulation xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.hazardunit
Compiling module xil_defaultlib.flopenr(WIDTH=32)
Compiling module xil_defaultlib.adder(N=32)
Compiling module xil_defaultlib.mux3(WIDTH=32)
Compiling module xil_defaultlib.flopencr(WIDTH=64)
Compiling module xil_defaultlib.regfile(N=64)
Compiling module xil_defaultlib.signext(PART=16,ALL=64)
Compiling module xil_defaultlib.zeroext(PART=16,ALL=64)
Compiling module xil_defaultlib.sl2(N=32)
Compiling module xil_defaultlib.mux2(WIDTH=64)
Compiling module xil_defaultlib.flopcr(WIDTH=271)
Compiling module xil_defaultlib.mux3(WIDTH=64)
Compiling module xil_defaultlib.mux2(WIDTH=5)
Compiling module xil_defaultlib.alu(N=64)
Compiling module xil_defaultlib.flopr(WIDTH=133)
Compiling module xil_defaultlib.mux4(WIDTH=8)
Compiling module xil_defaultlib.zeroext(PART=8,ALL=64)
Compiling module xil_defaultlib.signext(PART=8,ALL=64)
Compiling module xil_defaultlib.zeroext(PART=32,ALL=64)
Compiling module xil_defaultlib.signext(PART=32,ALL=64)
Compiling module xil_defaultlib.mux5(WIDTH=64)
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.aludec
Compiling module xil_defaultlib.flopcr(WIDTH=14)
Compiling module xil_defaultlib.flopr(WIDTH=7)
Compiling module xil_defaultlib.flopr(WIDTH=2)
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.mem
Compiling module xil_defaultlib.icache
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.simulation
Compiling module xil_defaultlib.glbl
Built simulation snapshot simulation_behav

****** Webtalk v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav/xsim.dir/simulation_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav/xsim.dir/simulation_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Thu Jun 21 01:23:56 2018. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2016.4/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Thu Jun 21 01:23:56 2018...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1445.383 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "simulation_behav -key {Behavioral:sim_1:Functional:simulation} -tclbatch {simulation.tcl} -view {C:/Users/will131/Documents/workspace/MIPS_V3.2/simulation_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.4
Time resolution is 1 ps
open_wave_config C:/Users/will131/Documents/workspace/MIPS_V3.2/simulation_behav.wcfg
source simulation.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
REG 2=                  64
REG 3=                   1
REG 3=                   1
REG 5=                   5
REG 6=                   6
REG 7=                   8
REG 7=                   8
REG 8=                 532
INFO: [USF-XSim-96] XSim completed. Design snapshot 'simulation_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 1445.383 ; gain = 0.000
run all
Some error occurs!
run 15000 ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1445.383 ; gain = 0.000
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'simulation' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav'
"xvlog -m64 --relax -prj simulation_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/flopenr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/zeroext.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zeroext
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/sl2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/signext.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/datapath/regfile.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/mux5.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux5
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/mux4.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/mux3.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/mux2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/datapath/hazardunit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazardunit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/flopencr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopencr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/datapath/alu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/adder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/controller/maindec.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/flopr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/flopcr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopcr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/controller/aludec.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/datapath/datapath.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/controller/controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/cache/mem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/cache/icache.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module icache
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/mips.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2458] undeclared symbol abort0, assumed default net type wire [C:/Users/will131/Documents/workspace/MIPS_V3.2/source/top.sv:24]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/simulation.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simulation
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto 8f400eb2585d4136bb1294319facdfaf --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot simulation_behav xil_defaultlib.simulation xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.hazardunit
Compiling module xil_defaultlib.flopenr(WIDTH=32)
Compiling module xil_defaultlib.adder(N=32)
Compiling module xil_defaultlib.mux3(WIDTH=32)
Compiling module xil_defaultlib.flopencr(WIDTH=64)
Compiling module xil_defaultlib.regfile(N=64)
Compiling module xil_defaultlib.signext(PART=16,ALL=64)
Compiling module xil_defaultlib.zeroext(PART=16,ALL=64)
Compiling module xil_defaultlib.sl2(N=32)
Compiling module xil_defaultlib.mux2(WIDTH=64)
Compiling module xil_defaultlib.flopcr(WIDTH=271)
Compiling module xil_defaultlib.mux3(WIDTH=64)
Compiling module xil_defaultlib.mux2(WIDTH=5)
Compiling module xil_defaultlib.alu(N=64)
Compiling module xil_defaultlib.flopr(WIDTH=133)
Compiling module xil_defaultlib.mux4(WIDTH=8)
Compiling module xil_defaultlib.zeroext(PART=8,ALL=64)
Compiling module xil_defaultlib.signext(PART=8,ALL=64)
Compiling module xil_defaultlib.zeroext(PART=32,ALL=64)
Compiling module xil_defaultlib.signext(PART=32,ALL=64)
Compiling module xil_defaultlib.mux5(WIDTH=64)
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.aludec
Compiling module xil_defaultlib.flopcr(WIDTH=14)
Compiling module xil_defaultlib.flopr(WIDTH=7)
Compiling module xil_defaultlib.flopr(WIDTH=2)
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.mem
Compiling module xil_defaultlib.icache
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.simulation
Compiling module xil_defaultlib.glbl
Built simulation snapshot simulation_behav

****** Webtalk v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav/xsim.dir/simulation_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav/xsim.dir/simulation_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Thu Jun 21 01:27:37 2018. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2016.4/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Thu Jun 21 01:27:37 2018...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1445.383 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "simulation_behav -key {Behavioral:sim_1:Functional:simulation} -tclbatch {simulation.tcl} -view {C:/Users/will131/Documents/workspace/MIPS_V3.2/simulation_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.4
Time resolution is 1 ps
open_wave_config C:/Users/will131/Documents/workspace/MIPS_V3.2/simulation_behav.wcfg
source simulation.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
REG 2=                  64
REG 3=                   1
REG 3=                   1
REG 5=                   5
REG 6=                   6
REG 7=                   8
REG 7=                   8
REG 8=                 532
REG 9=                   6
Write                    6 in                  100
Test-Cache ends!
        47
INFO: [USF-XSim-96] XSim completed. Design snapshot 'simulation_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 1445.383 ; gain = 0.000
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 4
[Thu Jun 21 01:28:43 2018] Launched synth_1...
Run output will be captured here: C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.runs/synth_1/runme.log
[Thu Jun 21 01:28:43 2018] Launched impl_1...
Run output will be captured here: C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.runs/impl_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 1445.383 ; gain = 0.000
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'simulation' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav'
"xvlog -m64 --relax -prj simulation_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/flopenr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/zeroext.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zeroext
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/sl2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/signext.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/datapath/regfile.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/mux5.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux5
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/mux4.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/mux3.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/mux2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/datapath/hazardunit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazardunit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/flopencr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopencr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/datapath/alu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/adder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/controller/maindec.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/flopr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/flopcr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopcr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/controller/aludec.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/datapath/datapath.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/controller/controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/cache/mem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/cache/icache.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module icache
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/mips.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2458] undeclared symbol abort0, assumed default net type wire [C:/Users/will131/Documents/workspace/MIPS_V3.2/source/top.sv:24]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/simulation.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simulation
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto 8f400eb2585d4136bb1294319facdfaf --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot simulation_behav xil_defaultlib.simulation xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.hazardunit
Compiling module xil_defaultlib.flopenr(WIDTH=32)
Compiling module xil_defaultlib.adder(N=32)
Compiling module xil_defaultlib.mux3(WIDTH=32)
Compiling module xil_defaultlib.flopencr(WIDTH=64)
Compiling module xil_defaultlib.regfile(N=64)
Compiling module xil_defaultlib.signext(PART=16,ALL=64)
Compiling module xil_defaultlib.zeroext(PART=16,ALL=64)
Compiling module xil_defaultlib.sl2(N=32)
Compiling module xil_defaultlib.mux2(WIDTH=64)
Compiling module xil_defaultlib.flopcr(WIDTH=271)
Compiling module xil_defaultlib.mux3(WIDTH=64)
Compiling module xil_defaultlib.mux2(WIDTH=5)
Compiling module xil_defaultlib.alu(N=64)
Compiling module xil_defaultlib.flopr(WIDTH=133)
Compiling module xil_defaultlib.mux4(WIDTH=8)
Compiling module xil_defaultlib.zeroext(PART=8,ALL=64)
Compiling module xil_defaultlib.signext(PART=8,ALL=64)
Compiling module xil_defaultlib.zeroext(PART=32,ALL=64)
Compiling module xil_defaultlib.signext(PART=32,ALL=64)
Compiling module xil_defaultlib.mux5(WIDTH=64)
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.aludec
Compiling module xil_defaultlib.flopcr(WIDTH=14)
Compiling module xil_defaultlib.flopr(WIDTH=7)
Compiling module xil_defaultlib.flopr(WIDTH=2)
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.mem
Compiling module xil_defaultlib.icache
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.simulation
Compiling module xil_defaultlib.glbl
Built simulation snapshot simulation_behav

****** Webtalk v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav/xsim.dir/simulation_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav/xsim.dir/simulation_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Thu Jun 21 01:52:12 2018. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2016.4/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Thu Jun 21 01:52:12 2018...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1458.305 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "simulation_behav -key {Behavioral:sim_1:Functional:simulation} -tclbatch {simulation.tcl} -view {C:/Users/will131/Documents/workspace/MIPS_V3.2/simulation_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.4
Time resolution is 1 ps
open_wave_config C:/Users/will131/Documents/workspace/MIPS_V3.2/simulation_behav.wcfg
source simulation.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
REG 2=                  64
REG 3=                   1
REG 3=                   1
REG 5=                   5
REG 6=                   6
REG 7=                   8
REG 7=                   8
REG 8=                 532
REG 9=                   6
Write                    6 in                  100
Test-Cache ends!
        47
INFO: [USF-XSim-96] XSim completed. Design snapshot 'simulation_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:13 . Memory (MB): peak = 1458.305 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1467.133 ; gain = 0.000
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'simulation' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav'
"xvlog -m64 --relax -prj simulation_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/flopenr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/zeroext.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zeroext
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/sl2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/signext.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/datapath/regfile.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/mux5.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux5
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/mux4.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/mux3.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/mux2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/datapath/hazardunit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazardunit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/flopencr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopencr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/datapath/alu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/adder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/controller/maindec.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/flopr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/flopcr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopcr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/controller/aludec.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/datapath/datapath.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/controller/controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/cache/mem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/cache/icache.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module icache
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/mips.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2458] undeclared symbol abort0, assumed default net type wire [C:/Users/will131/Documents/workspace/MIPS_V3.2/source/top.sv:24]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/simulation.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simulation
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto 8f400eb2585d4136bb1294319facdfaf --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot simulation_behav xil_defaultlib.simulation xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.hazardunit
Compiling module xil_defaultlib.flopenr(WIDTH=32)
Compiling module xil_defaultlib.adder(N=32)
Compiling module xil_defaultlib.mux3(WIDTH=32)
Compiling module xil_defaultlib.flopencr(WIDTH=64)
Compiling module xil_defaultlib.regfile(N=64)
Compiling module xil_defaultlib.signext(PART=16,ALL=64)
Compiling module xil_defaultlib.zeroext(PART=16,ALL=64)
Compiling module xil_defaultlib.sl2(N=32)
Compiling module xil_defaultlib.mux2(WIDTH=64)
Compiling module xil_defaultlib.flopcr(WIDTH=271)
Compiling module xil_defaultlib.mux3(WIDTH=64)
Compiling module xil_defaultlib.mux2(WIDTH=5)
Compiling module xil_defaultlib.alu(N=64)
Compiling module xil_defaultlib.flopr(WIDTH=133)
Compiling module xil_defaultlib.mux4(WIDTH=8)
Compiling module xil_defaultlib.zeroext(PART=8,ALL=64)
Compiling module xil_defaultlib.signext(PART=8,ALL=64)
Compiling module xil_defaultlib.zeroext(PART=32,ALL=64)
Compiling module xil_defaultlib.signext(PART=32,ALL=64)
Compiling module xil_defaultlib.mux5(WIDTH=64)
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.aludec
Compiling module xil_defaultlib.flopcr(WIDTH=14)
Compiling module xil_defaultlib.flopr(WIDTH=7)
Compiling module xil_defaultlib.flopr(WIDTH=2)
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.mem
Compiling module xil_defaultlib.icache
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.simulation
Compiling module xil_defaultlib.glbl
Built simulation snapshot simulation_behav

****** Webtalk v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav/xsim.dir/simulation_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav/xsim.dir/simulation_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Thu Jun 21 01:53:57 2018. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2016.4/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Thu Jun 21 01:53:57 2018...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1467.133 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "simulation_behav -key {Behavioral:sim_1:Functional:simulation} -tclbatch {simulation.tcl} -view {C:/Users/will131/Documents/workspace/MIPS_V3.2/simulation_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.4
Time resolution is 1 ps
open_wave_config C:/Users/will131/Documents/workspace/MIPS_V3.2/simulation_behav.wcfg
source simulation.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
REG 2=                   5
REG 3=                  12
REG 3=                  12
REG 7=                   X
REG 7=                   X
REG 5=                   X
REG 5=                   X
REG 5=                   0
REG 4=                   X
REG 4=                   X
REG 7=                   x
REG 7=                   x
REG 2=                   x
Write                    x in                   92
Write                    x in                  100
Write                    x in                  100
REG 7=                   7
REG 7=                   7
INFO: [USF-XSim-96] XSim completed. Design snapshot 'simulation_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 1467.133 ; gain = 0.000
run 15000 ns
add_wave {{/simulation/top/mem/dataadr}} 
add_wave {{/simulation/top/mem/readdata}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 15000 ns
REG 2=                   5
REG 3=                  12
REG 3=                  12
REG 7=                   X
REG 7=                   X
REG 5=                   X
REG 5=                   X
REG 5=                   0
REG 4=                   X
REG 4=                   X
REG 7=                   x
REG 7=                   x
REG 2=                   x
Write                    x in                   92
Write                    x in                  100
Write                    x in                  100
REG 7=                   7
REG 7=                   7
add_wave {{/simulation/top/mips/datapath/srcaE}} {{/simulation/top/mips/datapath/srcbE}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 15000 ns
REG 2=                   5
REG 3=                  12
REG 3=                  12
REG 7=                   X
REG 7=                   X
REG 5=                   X
REG 5=                   X
REG 5=                   0
REG 4=                   X
REG 4=                   X
REG 7=                   x
REG 7=                   x
REG 2=                   x
Write                    x in                   92
Write                    x in                  100
Write                    x in                  100
REG 7=                   7
REG 7=                   7
run 15000 ns
run 15000 ns
run 15000 ns
add_wave {{/simulation/top/mips/datapath/srca1D}} {{/simulation/top/mips/datapath/srcb1D}} {{/simulation/top/mips/datapath/srca1E}} {{/simulation/top/mips/datapath/srcb1E}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 15000 ns
REG 2=                   5
REG 3=                  12
REG 3=                  12
REG 7=                   X
REG 7=                   X
REG 5=                   X
REG 5=                   X
REG 5=                   0
REG 4=                   X
REG 4=                   X
REG 7=                   x
REG 7=                   x
REG 2=                   x
Write                    x in                   92
Write                    x in                  100
Write                    x in                  100
REG 7=                   7
REG 7=                   7
restart
INFO: [Simtcl 6-17] Simulation restarted
run 15000 ns
REG 2=                   5
REG 3=                  12
REG 3=                  12
REG 7=                   X
REG 7=                   X
REG 5=                   X
REG 5=                   X
REG 5=                   0
REG 4=                   X
REG 4=                   X
REG 7=                   x
REG 7=                   x
REG 2=                   x
Write                    x in                   92
Write                    x in                  100
Write                    x in                  100
REG 7=                   7
REG 7=                   7
add_wave {{/simulation/top/mips/datapath/instrD}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 15000 ns
REG 2=                   5
REG 3=                  12
REG 3=                  12
REG 7=                   X
REG 7=                   X
REG 5=                   X
REG 5=                   X
REG 5=                   0
REG 4=                   X
REG 4=                   X
REG 7=                   x
REG 7=                   x
REG 2=                   x
Write                    x in                   92
Write                    x in                  100
Write                    x in                  100
REG 7=                   7
REG 7=                   7
add_wave {{/simulation/top/mips/datapath/signimmD}} {{/simulation/top/mips/datapath/zeroimmD}} {{/simulation/top/mips/datapath/signimmE}} {{/simulation/top/mips/datapath/zeroimmE}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 15000 ns
REG 2=                   5
REG 3=                  12
REG 3=                  12
REG 7=                   X
REG 7=                   X
REG 5=                   X
REG 5=                   X
REG 5=                   0
REG 4=                   X
REG 4=                   X
REG 7=                   x
REG 7=                   x
REG 2=                   x
Write                    x in                   92
Write                    x in                  100
Write                    x in                  100
REG 7=                   7
REG 7=                   7
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
REG 2=                   5
REG 3=                  12
REG 3=                  12
REG 7=                   X
REG 7=                   X
REG 5=                   X
REG 5=                   X
REG 5=                   0
REG 4=                   X
REG 4=                   X
REG 7=                   x
REG 7=                   x
REG 2=                   x
Write                    x in                   92
Write                    x in                  100
Write                    x in                  100
REG 7=                   7
REG 7=                   7
Some error occurs!
restart
INFO: [Simtcl 6-17] Simulation restarted
run 3000 ns
REG 2=                   5
REG 3=                  12
REG 3=                  12
REG 7=                   X
REG 7=                   X
REG 5=                   X
REG 5=                   X
REG 5=                   0
REG 4=                   X
REG 4=                   X
REG 7=                   x
REG 7=                   x
REG 2=                   x
Write                    x in                   92
Write                    x in                  100
Write                    x in                  100
REG 7=                   7
REG 7=                   7
add_wave {{/simulation/top/icache/I_SRAM_data}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 3000 ns
REG 2=                   5
REG 3=                  12
REG 3=                  12
REG 7=                   X
REG 7=                   X
REG 5=                   X
REG 5=                   X
REG 5=                   0
REG 4=                   X
REG 4=                   X
REG 7=                   x
REG 7=                   x
REG 2=                   x
Write                    x in                   92
Write                    x in                  100
Write                    x in                  100
REG 7=                   7
REG 7=                   7
add_wave {{/simulation/top/mips/instr}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 3000 ns
REG 2=                   5
REG 3=                  12
REG 3=                  12
REG 7=                   X
REG 7=                   X
REG 5=                   X
REG 5=                   X
REG 5=                   0
REG 4=                   X
REG 4=                   X
REG 7=                   x
REG 7=                   x
REG 2=                   x
Write                    x in                   92
Write                    x in                  100
Write                    x in                  100
REG 7=                   7
REG 7=                   7
add_wave {{/simulation/top/icache/instr}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 3000 ns
REG 2=                   5
REG 3=                  12
REG 3=                  12
REG 7=                   X
REG 7=                   X
REG 5=                   X
REG 5=                   X
REG 5=                   0
REG 4=                   X
REG 4=                   X
REG 7=                   x
REG 7=                   x
REG 2=                   x
Write                    x in                   92
Write                    x in                  100
Write                    x in                  100
REG 7=                   7
REG 7=                   7
add_wave {{/simulation/top/icache/cpu_addr_dly}} 
add_wave {{/simulation/top/icache/hit}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 3000 ns
REG 2=                   5
REG 3=                  12
REG 3=                  12
REG 7=                   X
REG 7=                   X
REG 5=                   X
REG 5=                   X
REG 5=                   0
REG 4=                   X
REG 4=                   X
REG 7=                   x
REG 7=                   x
REG 2=                   x
Write                    x in                   92
Write                    x in                  100
Write                    x in                  100
REG 7=                   7
REG 7=                   7
add_wave {{/simulation/top/icache/cpu_addr}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 3000 ns
REG 2=                   5
REG 3=                  12
REG 3=                  12
REG 7=                   X
REG 7=                   X
REG 5=                   X
REG 5=                   X
REG 5=                   0
REG 4=                   X
REG 4=                   X
REG 7=                   x
REG 7=                   x
REG 2=                   x
Write                    x in                   92
Write                    x in                  100
Write                    x in                  100
REG 7=                   7
REG 7=                   7
save_wave_config {C:/Users/will131/Documents/workspace/MIPS_V3.2/simulation_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 2175.188 ; gain = 0.000
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'simulation' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav'
"xvlog -m64 --relax -prj simulation_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/flopenr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/zeroext.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zeroext
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/sl2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/signext.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/datapath/regfile.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/mux5.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux5
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/mux4.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/mux3.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/mux2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/datapath/hazardunit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazardunit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/flopencr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopencr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/datapath/alu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/adder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/controller/maindec.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/flopr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/flopcr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopcr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/controller/aludec.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/datapath/datapath.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/controller/controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/cache/mem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/cache/icache.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module icache
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/mips.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2458] undeclared symbol abort0, assumed default net type wire [C:/Users/will131/Documents/workspace/MIPS_V3.2/source/top.sv:24]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/simulation.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simulation
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto 8f400eb2585d4136bb1294319facdfaf --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot simulation_behav xil_defaultlib.simulation xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.hazardunit
Compiling module xil_defaultlib.flopenr(WIDTH=32)
Compiling module xil_defaultlib.adder(N=32)
Compiling module xil_defaultlib.mux3(WIDTH=32)
Compiling module xil_defaultlib.flopencr(WIDTH=64)
Compiling module xil_defaultlib.regfile(N=64)
Compiling module xil_defaultlib.signext(PART=16,ALL=64)
Compiling module xil_defaultlib.zeroext(PART=16,ALL=64)
Compiling module xil_defaultlib.sl2(N=32)
Compiling module xil_defaultlib.mux2(WIDTH=64)
Compiling module xil_defaultlib.flopcr(WIDTH=271)
Compiling module xil_defaultlib.mux3(WIDTH=64)
Compiling module xil_defaultlib.mux2(WIDTH=5)
Compiling module xil_defaultlib.alu(N=64)
Compiling module xil_defaultlib.flopr(WIDTH=133)
Compiling module xil_defaultlib.mux4(WIDTH=8)
Compiling module xil_defaultlib.zeroext(PART=8,ALL=64)
Compiling module xil_defaultlib.signext(PART=8,ALL=64)
Compiling module xil_defaultlib.zeroext(PART=32,ALL=64)
Compiling module xil_defaultlib.signext(PART=32,ALL=64)
Compiling module xil_defaultlib.mux5(WIDTH=64)
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.aludec
Compiling module xil_defaultlib.flopcr(WIDTH=14)
Compiling module xil_defaultlib.flopr(WIDTH=7)
Compiling module xil_defaultlib.flopr(WIDTH=2)
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.mem
Compiling module xil_defaultlib.icache
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.simulation
Compiling module xil_defaultlib.glbl
Built simulation snapshot simulation_behav

****** Webtalk v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav/xsim.dir/simulation_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav/xsim.dir/simulation_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Thu Jun 21 02:17:39 2018. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2016.4/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Thu Jun 21 02:17:39 2018...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 2175.188 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "simulation_behav -key {Behavioral:sim_1:Functional:simulation} -tclbatch {simulation.tcl} -view {C:/Users/will131/Documents/workspace/MIPS_V3.2/simulation_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.4
Time resolution is 1 ps
open_wave_config C:/Users/will131/Documents/workspace/MIPS_V3.2/simulation_behav.wcfg
source simulation.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
REG 2=                  64
REG 3=                   1
REG 3=                   1
REG 5=                   5
REG 6=                   6
REG 7=                   8
REG 7=                   8
REG 8=                 532
REG 9=                   6
Write                    6 in                  100
Test-Cache ends!
        47
INFO: [USF-XSim-96] XSim completed. Design snapshot 'simulation_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 2175.188 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 2175.188 ; gain = 0.000
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'simulation' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav'
"xvlog -m64 --relax -prj simulation_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/flopenr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/zeroext.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zeroext
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/sl2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/signext.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/datapath/regfile.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/mux5.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux5
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/mux4.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/mux3.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/mux2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/datapath/hazardunit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazardunit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/flopencr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopencr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/datapath/alu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/adder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/controller/maindec.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/flopr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/flopcr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopcr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/controller/aludec.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/datapath/datapath.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/controller/controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/cache/mem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/cache/icache.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module icache
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/mips.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2458] undeclared symbol abort0, assumed default net type wire [C:/Users/will131/Documents/workspace/MIPS_V3.2/source/top.sv:24]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/simulation.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simulation
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto 8f400eb2585d4136bb1294319facdfaf --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot simulation_behav xil_defaultlib.simulation xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.hazardunit
Compiling module xil_defaultlib.flopenr(WIDTH=32)
Compiling module xil_defaultlib.adder(N=32)
Compiling module xil_defaultlib.mux3(WIDTH=32)
Compiling module xil_defaultlib.flopencr(WIDTH=64)
Compiling module xil_defaultlib.regfile(N=64)
Compiling module xil_defaultlib.signext(PART=16,ALL=64)
Compiling module xil_defaultlib.zeroext(PART=16,ALL=64)
Compiling module xil_defaultlib.sl2(N=32)
Compiling module xil_defaultlib.mux2(WIDTH=64)
Compiling module xil_defaultlib.flopcr(WIDTH=271)
Compiling module xil_defaultlib.mux3(WIDTH=64)
Compiling module xil_defaultlib.mux2(WIDTH=5)
Compiling module xil_defaultlib.alu(N=64)
Compiling module xil_defaultlib.flopr(WIDTH=133)
Compiling module xil_defaultlib.mux4(WIDTH=8)
Compiling module xil_defaultlib.zeroext(PART=8,ALL=64)
Compiling module xil_defaultlib.signext(PART=8,ALL=64)
Compiling module xil_defaultlib.zeroext(PART=32,ALL=64)
Compiling module xil_defaultlib.signext(PART=32,ALL=64)
Compiling module xil_defaultlib.mux5(WIDTH=64)
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.aludec
Compiling module xil_defaultlib.flopcr(WIDTH=14)
Compiling module xil_defaultlib.flopr(WIDTH=7)
Compiling module xil_defaultlib.flopr(WIDTH=2)
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.mem
Compiling module xil_defaultlib.icache
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.simulation
Compiling module xil_defaultlib.glbl
Built simulation snapshot simulation_behav

****** Webtalk v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav/xsim.dir/simulation_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav/xsim.dir/simulation_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Thu Jun 21 02:20:24 2018. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2016.4/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Thu Jun 21 02:20:24 2018...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 2175.188 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "simulation_behav -key {Behavioral:sim_1:Functional:simulation} -tclbatch {simulation.tcl} -view {C:/Users/will131/Documents/workspace/MIPS_V3.2/simulation_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.4
Time resolution is 1 ps
open_wave_config C:/Users/will131/Documents/workspace/MIPS_V3.2/simulation_behav.wcfg
source simulation.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
REG 3=                   x
REG 3=                   x
REG 5=                   x
REG 5=                   x
Write                    x in                    x
REG 6=                   x
REG 7=                   x
Write                    x in                    x
Write                    x in                    x
Write                    x in                    x
INFO: [USF-XSim-96] XSim completed. Design snapshot 'simulation_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 2175.188 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 2175.188 ; gain = 0.000
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'simulation' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav'
"xvlog -m64 --relax -prj simulation_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/flopenr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/zeroext.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zeroext
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/sl2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/signext.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/datapath/regfile.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/mux5.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux5
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/mux4.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/mux3.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/mux2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/datapath/hazardunit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazardunit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/flopencr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopencr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/datapath/alu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/adder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/controller/maindec.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/flopr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/flopcr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopcr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/controller/aludec.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/datapath/datapath.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/controller/controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/cache/mem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/cache/icache.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module icache
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/mips.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2458] undeclared symbol abort0, assumed default net type wire [C:/Users/will131/Documents/workspace/MIPS_V3.2/source/top.sv:24]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/simulation.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simulation
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto 8f400eb2585d4136bb1294319facdfaf --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot simulation_behav xil_defaultlib.simulation xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.hazardunit
Compiling module xil_defaultlib.flopenr(WIDTH=32)
Compiling module xil_defaultlib.adder(N=32)
Compiling module xil_defaultlib.mux3(WIDTH=32)
Compiling module xil_defaultlib.flopencr(WIDTH=64)
Compiling module xil_defaultlib.regfile(N=64)
Compiling module xil_defaultlib.signext(PART=16,ALL=64)
Compiling module xil_defaultlib.zeroext(PART=16,ALL=64)
Compiling module xil_defaultlib.sl2(N=32)
Compiling module xil_defaultlib.mux2(WIDTH=64)
Compiling module xil_defaultlib.flopcr(WIDTH=271)
Compiling module xil_defaultlib.mux3(WIDTH=64)
Compiling module xil_defaultlib.mux2(WIDTH=5)
Compiling module xil_defaultlib.alu(N=64)
Compiling module xil_defaultlib.flopr(WIDTH=133)
Compiling module xil_defaultlib.mux4(WIDTH=8)
Compiling module xil_defaultlib.zeroext(PART=8,ALL=64)
Compiling module xil_defaultlib.signext(PART=8,ALL=64)
Compiling module xil_defaultlib.zeroext(PART=32,ALL=64)
Compiling module xil_defaultlib.signext(PART=32,ALL=64)
Compiling module xil_defaultlib.mux5(WIDTH=64)
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.aludec
Compiling module xil_defaultlib.flopcr(WIDTH=14)
Compiling module xil_defaultlib.flopr(WIDTH=7)
Compiling module xil_defaultlib.flopr(WIDTH=2)
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.mem
Compiling module xil_defaultlib.icache
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.simulation
Compiling module xil_defaultlib.glbl
Built simulation snapshot simulation_behav

****** Webtalk v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav/xsim.dir/simulation_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav/xsim.dir/simulation_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Thu Jun 21 02:21:38 2018. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2016.4/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Thu Jun 21 02:21:38 2018...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 2175.188 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "simulation_behav -key {Behavioral:sim_1:Functional:simulation} -tclbatch {simulation.tcl} -view {C:/Users/will131/Documents/workspace/MIPS_V3.2/simulation_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.4
Time resolution is 1 ps
open_wave_config C:/Users/will131/Documents/workspace/MIPS_V3.2/simulation_behav.wcfg
source simulation.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
REG 3=                   x
REG 3=                   x
REG 5=                   x
REG 5=                   x
Write                    x in                    x
REG 6=                   x
REG 7=                   x
Write                    x in                    x
Write                    x in                    x
Write                    x in                    x
INFO: [USF-XSim-96] XSim completed. Design snapshot 'simulation_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:13 . Memory (MB): peak = 2175.188 ; gain = 0.000
add_wave {{/simulation/top/mips/datapath/abort}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 2000 ns
REG 3=                   x
REG 3=                   x
REG 5=                   x
REG 5=                   x
Write                    x in                    x
REG 6=                   x
REG 7=                   x
Write                    x in                    x
Write                    x in                    x
Write                    x in                    x
add_wave {{/simulation/top/mips/datapath/instrreq}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 2000 ns
REG 3=                   x
REG 3=                   x
REG 5=                   x
REG 5=                   x
Write                    x in                    x
REG 6=                   x
REG 7=                   x
Write                    x in                    x
Write                    x in                    x
Write                    x in                    x
save_wave_config {C:/Users/will131/Documents/workspace/MIPS_V3.2/simulation_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 2214.867 ; gain = 6.184
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'simulation' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav'
"xvlog -m64 --relax -prj simulation_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/flopenr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/zeroext.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zeroext
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/sl2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/signext.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/datapath/regfile.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/mux5.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux5
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/mux4.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/mux3.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/mux2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/datapath/hazardunit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazardunit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/flopencr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopencr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/datapath/alu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/adder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/controller/maindec.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/flopr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/flopcr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopcr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/controller/aludec.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/datapath/datapath.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/controller/controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/cache/mem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/cache/icache.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module icache
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/mips.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2458] undeclared symbol abort0, assumed default net type wire [C:/Users/will131/Documents/workspace/MIPS_V3.2/source/top.sv:24]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/simulation.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simulation
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto 8f400eb2585d4136bb1294319facdfaf --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot simulation_behav xil_defaultlib.simulation xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-1658] variable instrstate is driven by invalid combination of procedural drivers [C:/Users/will131/Documents/workspace/MIPS_V3.2/source/datapath/datapath.sv:47]
WARNING: [VRFC 10-2066] instrstate driven by this always_ff block should not be driven by any other process [C:/Users/will131/Documents/workspace/MIPS_V3.2/source/datapath/datapath.sv:56]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'simulation' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav'
"xvlog -m64 --relax -prj simulation_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/flopenr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/zeroext.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zeroext
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/sl2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/signext.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/datapath/regfile.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/mux5.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux5
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/mux4.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/mux3.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/mux2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/datapath/hazardunit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazardunit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/flopencr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopencr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/datapath/alu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/adder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/controller/maindec.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/flopr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/flopcr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopcr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/controller/aludec.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/datapath/datapath.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/controller/controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/cache/mem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/cache/icache.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module icache
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/mips.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2458] undeclared symbol abort0, assumed default net type wire [C:/Users/will131/Documents/workspace/MIPS_V3.2/source/top.sv:24]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/simulation.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simulation
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto 8f400eb2585d4136bb1294319facdfaf --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot simulation_behav xil_defaultlib.simulation xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-1658] variable instrreq is driven by invalid combination of procedural drivers [C:/Users/will131/Documents/workspace/MIPS_V3.2/source/datapath/datapath.sv:23]
WARNING: [VRFC 10-2066] instrreq driven by this always_ff block should not be driven by any other process [C:/Users/will131/Documents/workspace/MIPS_V3.2/source/datapath/datapath.sv:56]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'simulation' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav'
"xvlog -m64 --relax -prj simulation_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/datapath/hazardunit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazardunit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/flopenr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/zeroext.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zeroext
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/sl2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/signext.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/datapath/regfile.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/mux5.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux5
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/mux4.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/mux3.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/mux2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/flopencr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopencr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/datapath/alu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/adder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/controller/maindec.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/flopr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/flopcr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopcr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/controller/aludec.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/datapath/datapath.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/controller/controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/cache/mem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/cache/icache.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module icache
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/mips.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2458] undeclared symbol abort0, assumed default net type wire [C:/Users/will131/Documents/workspace/MIPS_V3.2/source/top.sv:24]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/simulation.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simulation
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto 8f400eb2585d4136bb1294319facdfaf --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot simulation_behav xil_defaultlib.simulation xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.hazardunit
Compiling module xil_defaultlib.flopenr(WIDTH=32)
Compiling module xil_defaultlib.adder(N=32)
Compiling module xil_defaultlib.mux3(WIDTH=32)
Compiling module xil_defaultlib.flopencr(WIDTH=64)
Compiling module xil_defaultlib.regfile(N=64)
Compiling module xil_defaultlib.signext(PART=16,ALL=64)
Compiling module xil_defaultlib.zeroext(PART=16,ALL=64)
Compiling module xil_defaultlib.sl2(N=32)
Compiling module xil_defaultlib.mux2(WIDTH=64)
Compiling module xil_defaultlib.flopcr(WIDTH=271)
Compiling module xil_defaultlib.mux3(WIDTH=64)
Compiling module xil_defaultlib.mux2(WIDTH=5)
Compiling module xil_defaultlib.alu(N=64)
Compiling module xil_defaultlib.flopr(WIDTH=133)
Compiling module xil_defaultlib.mux4(WIDTH=8)
Compiling module xil_defaultlib.zeroext(PART=8,ALL=64)
Compiling module xil_defaultlib.signext(PART=8,ALL=64)
Compiling module xil_defaultlib.zeroext(PART=32,ALL=64)
Compiling module xil_defaultlib.signext(PART=32,ALL=64)
Compiling module xil_defaultlib.mux5(WIDTH=64)
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.aludec
Compiling module xil_defaultlib.flopcr(WIDTH=14)
Compiling module xil_defaultlib.flopr(WIDTH=7)
Compiling module xil_defaultlib.flopr(WIDTH=2)
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.mem
Compiling module xil_defaultlib.icache
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.simulation
Compiling module xil_defaultlib.glbl
Built simulation snapshot simulation_behav

****** Webtalk v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav/xsim.dir/simulation_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav/xsim.dir/simulation_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Thu Jun 21 02:30:29 2018. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2016.4/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Thu Jun 21 02:30:29 2018...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 2214.867 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "simulation_behav -key {Behavioral:sim_1:Functional:simulation} -tclbatch {simulation.tcl} -view {C:/Users/will131/Documents/workspace/MIPS_V3.2/simulation_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.4
Time resolution is 1 ps
open_wave_config C:/Users/will131/Documents/workspace/MIPS_V3.2/simulation_behav.wcfg
source simulation.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
REG 4=                   x
REG 4=                   x
REG 6=                   x
Write                    x in                    x
REG 6=                   x
REG 7=                   x
REG 8=                 532
INFO: [USF-XSim-96] XSim completed. Design snapshot 'simulation_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 2214.867 ; gain = 0.000
add_wave {{/simulation/top/mips/datapath/WaitInstr}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 2000 ns
REG 4=                   x
REG 4=                   x
REG 6=                   x
Write                    x in                    x
REG 6=                   x
REG 7=                   x
REG 8=                 532
save_wave_config {C:/Users/will131/Documents/workspace/MIPS_V3.2/simulation_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 2273.199 ; gain = 0.000
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'simulation' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav'
"xvlog -m64 --relax -prj simulation_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/datapath/hazardunit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazardunit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/flopenr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/zeroext.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zeroext
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/sl2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/signext.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/datapath/regfile.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/mux5.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux5
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/mux4.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/mux3.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/mux2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/flopencr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopencr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/datapath/alu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/adder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/controller/maindec.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/flopr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/flopcr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopcr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/controller/aludec.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/datapath/datapath.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/controller/controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/cache/mem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/cache/icache.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module icache
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/mips.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2458] undeclared symbol abort0, assumed default net type wire [C:/Users/will131/Documents/workspace/MIPS_V3.2/source/top.sv:24]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/simulation.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simulation
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto 8f400eb2585d4136bb1294319facdfaf --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot simulation_behav xil_defaultlib.simulation xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.hazardunit
Compiling module xil_defaultlib.flopenr(WIDTH=32)
Compiling module xil_defaultlib.adder(N=32)
Compiling module xil_defaultlib.mux3(WIDTH=32)
Compiling module xil_defaultlib.flopencr(WIDTH=64)
Compiling module xil_defaultlib.regfile(N=64)
Compiling module xil_defaultlib.signext(PART=16,ALL=64)
Compiling module xil_defaultlib.zeroext(PART=16,ALL=64)
Compiling module xil_defaultlib.sl2(N=32)
Compiling module xil_defaultlib.mux2(WIDTH=64)
Compiling module xil_defaultlib.flopcr(WIDTH=271)
Compiling module xil_defaultlib.mux3(WIDTH=64)
Compiling module xil_defaultlib.mux2(WIDTH=5)
Compiling module xil_defaultlib.alu(N=64)
Compiling module xil_defaultlib.flopr(WIDTH=133)
Compiling module xil_defaultlib.mux4(WIDTH=8)
Compiling module xil_defaultlib.zeroext(PART=8,ALL=64)
Compiling module xil_defaultlib.signext(PART=8,ALL=64)
Compiling module xil_defaultlib.zeroext(PART=32,ALL=64)
Compiling module xil_defaultlib.signext(PART=32,ALL=64)
Compiling module xil_defaultlib.mux5(WIDTH=64)
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.aludec
Compiling module xil_defaultlib.flopcr(WIDTH=14)
Compiling module xil_defaultlib.flopr(WIDTH=7)
Compiling module xil_defaultlib.flopr(WIDTH=2)
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.mem
Compiling module xil_defaultlib.icache
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.simulation
Compiling module xil_defaultlib.glbl
Built simulation snapshot simulation_behav

****** Webtalk v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav/xsim.dir/simulation_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav/xsim.dir/simulation_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Thu Jun 21 02:33:22 2018. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2016.4/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Thu Jun 21 02:33:22 2018...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 2273.199 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "simulation_behav -key {Behavioral:sim_1:Functional:simulation} -tclbatch {simulation.tcl} -view {C:/Users/will131/Documents/workspace/MIPS_V3.2/simulation_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.4
Time resolution is 1 ps
open_wave_config C:/Users/will131/Documents/workspace/MIPS_V3.2/simulation_behav.wcfg
source simulation.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
REG 3=                   x
REG 5=                   x
REG 6=                   x
Write                    x in                    x
REG 7=                   x
REG 8=                 532
REG 9=                   x
REG 4=                   0
INFO: [USF-XSim-96] XSim completed. Design snapshot 'simulation_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 2273.199 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 2273.199 ; gain = 0.000
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'simulation' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav'
"xvlog -m64 --relax -prj simulation_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/datapath/hazardunit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazardunit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/flopenr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/zeroext.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zeroext
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/sl2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/signext.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/datapath/regfile.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/mux5.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux5
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/mux4.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/mux3.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/mux2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/flopencr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopencr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/datapath/alu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/adder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/controller/maindec.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/flopr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/flopcr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopcr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/controller/aludec.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/datapath/datapath.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/controller/controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/cache/mem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/cache/icache.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module icache
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/mips.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2458] undeclared symbol abort0, assumed default net type wire [C:/Users/will131/Documents/workspace/MIPS_V3.2/source/top.sv:24]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/simulation.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simulation
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto 8f400eb2585d4136bb1294319facdfaf --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot simulation_behav xil_defaultlib.simulation xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.hazardunit
Compiling module xil_defaultlib.flopenr(WIDTH=32)
Compiling module xil_defaultlib.adder(N=32)
Compiling module xil_defaultlib.mux3(WIDTH=32)
Compiling module xil_defaultlib.flopencr(WIDTH=64)
Compiling module xil_defaultlib.regfile(N=64)
Compiling module xil_defaultlib.signext(PART=16,ALL=64)
Compiling module xil_defaultlib.zeroext(PART=16,ALL=64)
Compiling module xil_defaultlib.sl2(N=32)
Compiling module xil_defaultlib.mux2(WIDTH=64)
Compiling module xil_defaultlib.flopcr(WIDTH=271)
Compiling module xil_defaultlib.mux3(WIDTH=64)
Compiling module xil_defaultlib.mux2(WIDTH=5)
Compiling module xil_defaultlib.alu(N=64)
Compiling module xil_defaultlib.flopr(WIDTH=133)
Compiling module xil_defaultlib.mux4(WIDTH=8)
Compiling module xil_defaultlib.zeroext(PART=8,ALL=64)
Compiling module xil_defaultlib.signext(PART=8,ALL=64)
Compiling module xil_defaultlib.zeroext(PART=32,ALL=64)
Compiling module xil_defaultlib.signext(PART=32,ALL=64)
Compiling module xil_defaultlib.mux5(WIDTH=64)
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.aludec
Compiling module xil_defaultlib.flopcr(WIDTH=14)
Compiling module xil_defaultlib.flopr(WIDTH=7)
Compiling module xil_defaultlib.flopr(WIDTH=2)
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.mem
Compiling module xil_defaultlib.icache
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.simulation
Compiling module xil_defaultlib.glbl
Built simulation snapshot simulation_behav

****** Webtalk v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav/xsim.dir/simulation_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav/xsim.dir/simulation_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Thu Jun 21 02:34:39 2018. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2016.4/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Thu Jun 21 02:34:39 2018...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 2273.199 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "simulation_behav -key {Behavioral:sim_1:Functional:simulation} -tclbatch {simulation.tcl} -view {C:/Users/will131/Documents/workspace/MIPS_V3.2/simulation_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.4
Time resolution is 1 ps
open_wave_config C:/Users/will131/Documents/workspace/MIPS_V3.2/simulation_behav.wcfg
source simulation.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
REG 3=                   x
REG 4=                   x
REG 5=                   x
REG 6=                   x
Write                    x in                    x
REG 7=                   x
REG 8=                 532
Write                    x in                    x
INFO: [USF-XSim-96] XSim completed. Design snapshot 'simulation_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 2273.199 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 2273.199 ; gain = 0.000
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'simulation' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav'
"xvlog -m64 --relax -prj simulation_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/datapath/hazardunit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazardunit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/flopenr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/zeroext.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zeroext
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/sl2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/signext.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/datapath/regfile.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/mux5.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux5
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/mux4.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/mux3.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/mux2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/flopencr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopencr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/datapath/alu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/adder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/controller/maindec.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/flopr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/flopcr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopcr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/controller/aludec.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/datapath/datapath.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/controller/controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/cache/mem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/cache/icache.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module icache
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/mips.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2458] undeclared symbol abort0, assumed default net type wire [C:/Users/will131/Documents/workspace/MIPS_V3.2/source/top.sv:24]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/simulation.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simulation
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto 8f400eb2585d4136bb1294319facdfaf --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot simulation_behav xil_defaultlib.simulation xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.hazardunit
Compiling module xil_defaultlib.flopenr(WIDTH=32)
Compiling module xil_defaultlib.adder(N=32)
Compiling module xil_defaultlib.mux3(WIDTH=32)
Compiling module xil_defaultlib.flopencr(WIDTH=64)
Compiling module xil_defaultlib.regfile(N=64)
Compiling module xil_defaultlib.signext(PART=16,ALL=64)
Compiling module xil_defaultlib.zeroext(PART=16,ALL=64)
Compiling module xil_defaultlib.sl2(N=32)
Compiling module xil_defaultlib.mux2(WIDTH=64)
Compiling module xil_defaultlib.flopcr(WIDTH=271)
Compiling module xil_defaultlib.mux3(WIDTH=64)
Compiling module xil_defaultlib.mux2(WIDTH=5)
Compiling module xil_defaultlib.alu(N=64)
Compiling module xil_defaultlib.flopr(WIDTH=133)
Compiling module xil_defaultlib.mux4(WIDTH=8)
Compiling module xil_defaultlib.zeroext(PART=8,ALL=64)
Compiling module xil_defaultlib.signext(PART=8,ALL=64)
Compiling module xil_defaultlib.zeroext(PART=32,ALL=64)
Compiling module xil_defaultlib.signext(PART=32,ALL=64)
Compiling module xil_defaultlib.mux5(WIDTH=64)
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.aludec
Compiling module xil_defaultlib.flopcr(WIDTH=14)
Compiling module xil_defaultlib.flopr(WIDTH=7)
Compiling module xil_defaultlib.flopr(WIDTH=2)
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.mem
Compiling module xil_defaultlib.icache
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.simulation
Compiling module xil_defaultlib.glbl
Built simulation snapshot simulation_behav

****** Webtalk v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav/xsim.dir/simulation_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav/xsim.dir/simulation_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Thu Jun 21 02:36:17 2018. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2016.4/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Thu Jun 21 02:36:17 2018...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 2273.199 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "simulation_behav -key {Behavioral:sim_1:Functional:simulation} -tclbatch {simulation.tcl} -view {C:/Users/will131/Documents/workspace/MIPS_V3.2/simulation_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.4
Time resolution is 1 ps
open_wave_config C:/Users/will131/Documents/workspace/MIPS_V3.2/simulation_behav.wcfg
source simulation.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
REG 3=                   x
REG 4=                   x
REG 5=                   x
REG 6=                   x
Write                    x in                    x
REG 7=                   x
REG 8=                 532
Write                    x in                    x
INFO: [USF-XSim-96] XSim completed. Design snapshot 'simulation_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 2273.199 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 2273.199 ; gain = 0.000
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'simulation' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav'
"xvlog -m64 --relax -prj simulation_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/datapath/hazardunit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazardunit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/flopenr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/zeroext.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zeroext
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/sl2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/signext.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/datapath/regfile.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/mux5.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux5
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/mux4.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/mux3.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/mux2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/flopencr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopencr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/datapath/alu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/adder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/controller/maindec.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/flopr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/flopcr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopcr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/controller/aludec.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/datapath/datapath.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/controller/controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/cache/mem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/cache/icache.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module icache
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/mips.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2458] undeclared symbol abort0, assumed default net type wire [C:/Users/will131/Documents/workspace/MIPS_V3.2/source/top.sv:24]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/simulation.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simulation
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto 8f400eb2585d4136bb1294319facdfaf --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot simulation_behav xil_defaultlib.simulation xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.hazardunit
Compiling module xil_defaultlib.flopenr(WIDTH=32)
Compiling module xil_defaultlib.adder(N=32)
Compiling module xil_defaultlib.mux3(WIDTH=32)
Compiling module xil_defaultlib.flopencr(WIDTH=64)
Compiling module xil_defaultlib.regfile(N=64)
Compiling module xil_defaultlib.signext(PART=16,ALL=64)
Compiling module xil_defaultlib.zeroext(PART=16,ALL=64)
Compiling module xil_defaultlib.sl2(N=32)
Compiling module xil_defaultlib.mux2(WIDTH=64)
Compiling module xil_defaultlib.flopcr(WIDTH=271)
Compiling module xil_defaultlib.mux3(WIDTH=64)
Compiling module xil_defaultlib.mux2(WIDTH=5)
Compiling module xil_defaultlib.alu(N=64)
Compiling module xil_defaultlib.flopr(WIDTH=133)
Compiling module xil_defaultlib.mux4(WIDTH=8)
Compiling module xil_defaultlib.zeroext(PART=8,ALL=64)
Compiling module xil_defaultlib.signext(PART=8,ALL=64)
Compiling module xil_defaultlib.zeroext(PART=32,ALL=64)
Compiling module xil_defaultlib.signext(PART=32,ALL=64)
Compiling module xil_defaultlib.mux5(WIDTH=64)
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.aludec
Compiling module xil_defaultlib.flopcr(WIDTH=14)
Compiling module xil_defaultlib.flopr(WIDTH=7)
Compiling module xil_defaultlib.flopr(WIDTH=2)
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.mem
Compiling module xil_defaultlib.icache
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.simulation
Compiling module xil_defaultlib.glbl
Built simulation snapshot simulation_behav

****** Webtalk v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav/xsim.dir/simulation_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav/xsim.dir/simulation_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Thu Jun 21 02:40:21 2018. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2016.4/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Thu Jun 21 02:40:21 2018...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 2273.199 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "simulation_behav -key {Behavioral:sim_1:Functional:simulation} -tclbatch {simulation.tcl} -view {C:/Users/will131/Documents/workspace/MIPS_V3.2/simulation_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.4
Time resolution is 1 ps
open_wave_config C:/Users/will131/Documents/workspace/MIPS_V3.2/simulation_behav.wcfg
source simulation.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
REG 3=                   x
REG 4=                   x
REG 5=                   x
REG 6=                   x
Write                    x in                    x
REG 7=                   x
REG 8=                 532
REG 9=                   x
Write                    x in                    x
INFO: [USF-XSim-96] XSim completed. Design snapshot 'simulation_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 2273.199 ; gain = 0.000
add_wave {{/simulation/top/mips/datapath/instrcnt}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 2000 ns
REG 3=                   x
REG 4=                   x
REG 5=                   x
REG 6=                   x
Write                    x in                    x
REG 7=                   x
REG 8=                 532
REG 9=                   x
Write                    x in                    x
REG 4=                   0
save_wave_config {C:/Users/will131/Documents/workspace/MIPS_V3.2/simulation_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 2292.488 ; gain = 0.000
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'simulation' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav'
"xvlog -m64 --relax -prj simulation_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/datapath/hazardunit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazardunit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/flopenr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/zeroext.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zeroext
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/sl2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/signext.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/datapath/regfile.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/mux5.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux5
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/mux4.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/mux3.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/mux2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/flopencr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopencr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/datapath/alu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/adder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/controller/maindec.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/flopr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/flopcr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopcr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/controller/aludec.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/datapath/datapath.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/controller/controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/cache/mem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/cache/icache.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module icache
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/mips.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2458] undeclared symbol abort0, assumed default net type wire [C:/Users/will131/Documents/workspace/MIPS_V3.2/source/top.sv:24]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/simulation.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simulation
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto 8f400eb2585d4136bb1294319facdfaf --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot simulation_behav xil_defaultlib.simulation xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.hazardunit
Compiling module xil_defaultlib.flopenr(WIDTH=32)
Compiling module xil_defaultlib.adder(N=32)
Compiling module xil_defaultlib.mux3(WIDTH=32)
Compiling module xil_defaultlib.flopencr(WIDTH=64)
Compiling module xil_defaultlib.regfile(N=64)
Compiling module xil_defaultlib.signext(PART=16,ALL=64)
Compiling module xil_defaultlib.zeroext(PART=16,ALL=64)
Compiling module xil_defaultlib.sl2(N=32)
Compiling module xil_defaultlib.mux2(WIDTH=64)
Compiling module xil_defaultlib.flopcr(WIDTH=271)
Compiling module xil_defaultlib.mux3(WIDTH=64)
Compiling module xil_defaultlib.mux2(WIDTH=5)
Compiling module xil_defaultlib.alu(N=64)
Compiling module xil_defaultlib.flopr(WIDTH=133)
Compiling module xil_defaultlib.mux4(WIDTH=8)
Compiling module xil_defaultlib.zeroext(PART=8,ALL=64)
Compiling module xil_defaultlib.signext(PART=8,ALL=64)
Compiling module xil_defaultlib.zeroext(PART=32,ALL=64)
Compiling module xil_defaultlib.signext(PART=32,ALL=64)
Compiling module xil_defaultlib.mux5(WIDTH=64)
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.aludec
Compiling module xil_defaultlib.flopcr(WIDTH=14)
Compiling module xil_defaultlib.flopr(WIDTH=7)
Compiling module xil_defaultlib.flopr(WIDTH=2)
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.mem
Compiling module xil_defaultlib.icache
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.simulation
Compiling module xil_defaultlib.glbl
Built simulation snapshot simulation_behav

****** Webtalk v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav/xsim.dir/simulation_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav/xsim.dir/simulation_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Thu Jun 21 02:42:13 2018. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2016.4/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Thu Jun 21 02:42:13 2018...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 2292.488 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "simulation_behav -key {Behavioral:sim_1:Functional:simulation} -tclbatch {simulation.tcl} -view {C:/Users/will131/Documents/workspace/MIPS_V3.2/simulation_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.4
Time resolution is 1 ps
open_wave_config C:/Users/will131/Documents/workspace/MIPS_V3.2/simulation_behav.wcfg
source simulation.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
REG 2=                  64
REG 3=                   1
REG 4=                   4
REG 5=                   5
REG 6=                   6
Write                    6 in                   64
REG 7=                   8
REG 8=                 532
INFO: [USF-XSim-96] XSim completed. Design snapshot 'simulation_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 2292.488 ; gain = 0.000
run 2000 ns
REG 9=                   6
Write                    6 in                  100
Test-Cache ends!
       113
add_wave {{/simulation/top/icache/hit}} 
add_wave {{/simulation/top/icache/ins_req_dly}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 2000 ns
REG 2=                  64
REG 3=                   1
REG 4=                   4
REG 5=                   5
REG 6=                   6
Write                    6 in                   64
REG 7=                   8
REG 8=                 532
REG 9=                   6
Write                    6 in                  100
Test-Cache ends!
       113
save_wave_config {C:/Users/will131/Documents/workspace/MIPS_V3.2/simulation_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 2324.242 ; gain = 0.000
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'simulation' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav'
"xvlog -m64 --relax -prj simulation_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/datapath/hazardunit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazardunit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/flopenr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/zeroext.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zeroext
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/sl2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/signext.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/datapath/regfile.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/mux5.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux5
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/mux4.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/mux3.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/mux2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/flopencr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopencr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/datapath/alu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/adder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/controller/maindec.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/flopr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/flopcr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopcr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/controller/aludec.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/datapath/datapath.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/controller/controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/cache/mem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/cache/icache.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module icache
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/mips.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2458] undeclared symbol abort0, assumed default net type wire [C:/Users/will131/Documents/workspace/MIPS_V3.2/source/top.sv:24]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/simulation.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simulation
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto 8f400eb2585d4136bb1294319facdfaf --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot simulation_behav xil_defaultlib.simulation xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.hazardunit
Compiling module xil_defaultlib.flopenr(WIDTH=32)
Compiling module xil_defaultlib.adder(N=32)
Compiling module xil_defaultlib.mux3(WIDTH=32)
Compiling module xil_defaultlib.flopencr(WIDTH=64)
Compiling module xil_defaultlib.regfile(N=64)
Compiling module xil_defaultlib.signext(PART=16,ALL=64)
Compiling module xil_defaultlib.zeroext(PART=16,ALL=64)
Compiling module xil_defaultlib.sl2(N=32)
Compiling module xil_defaultlib.mux2(WIDTH=64)
Compiling module xil_defaultlib.flopcr(WIDTH=271)
Compiling module xil_defaultlib.mux3(WIDTH=64)
Compiling module xil_defaultlib.mux2(WIDTH=5)
Compiling module xil_defaultlib.alu(N=64)
Compiling module xil_defaultlib.flopr(WIDTH=133)
Compiling module xil_defaultlib.mux4(WIDTH=8)
Compiling module xil_defaultlib.zeroext(PART=8,ALL=64)
Compiling module xil_defaultlib.signext(PART=8,ALL=64)
Compiling module xil_defaultlib.zeroext(PART=32,ALL=64)
Compiling module xil_defaultlib.signext(PART=32,ALL=64)
Compiling module xil_defaultlib.mux5(WIDTH=64)
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.aludec
Compiling module xil_defaultlib.flopcr(WIDTH=14)
Compiling module xil_defaultlib.flopr(WIDTH=7)
Compiling module xil_defaultlib.flopr(WIDTH=2)
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.mem
Compiling module xil_defaultlib.icache
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.simulation
Compiling module xil_defaultlib.glbl
Built simulation snapshot simulation_behav

****** Webtalk v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav/xsim.dir/simulation_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav/xsim.dir/simulation_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Thu Jun 21 02:46:40 2018. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2016.4/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Thu Jun 21 02:46:40 2018...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 2324.242 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "simulation_behav -key {Behavioral:sim_1:Functional:simulation} -tclbatch {simulation.tcl} -view {C:/Users/will131/Documents/workspace/MIPS_V3.2/simulation_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.4
Time resolution is 1 ps
open_wave_config C:/Users/will131/Documents/workspace/MIPS_V3.2/simulation_behav.wcfg
source simulation.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
REG 3=                   x
REG 4=                   x
REG 5=                   x
REG 6=                   x
Write                    x in                    x
REG 7=                   x
REG 8=                 532
REG 9=                   x
Write                    x in                    x
INFO: [USF-XSim-96] XSim completed. Design snapshot 'simulation_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 2324.242 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 2324.242 ; gain = 0.000
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'simulation' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav'
"xvlog -m64 --relax -prj simulation_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/datapath/hazardunit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazardunit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/flopenr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/zeroext.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zeroext
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/sl2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/signext.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/datapath/regfile.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/mux5.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux5
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/mux4.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/mux3.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/mux2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/flopencr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopencr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/datapath/alu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/adder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/controller/maindec.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/flopr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/flopcr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopcr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/controller/aludec.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/datapath/datapath.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/controller/controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/cache/mem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/cache/icache.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module icache
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/mips.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2458] undeclared symbol abort0, assumed default net type wire [C:/Users/will131/Documents/workspace/MIPS_V3.2/source/top.sv:24]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/simulation.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simulation
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto 8f400eb2585d4136bb1294319facdfaf --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot simulation_behav xil_defaultlib.simulation xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.hazardunit
Compiling module xil_defaultlib.flopenr(WIDTH=32)
Compiling module xil_defaultlib.adder(N=32)
Compiling module xil_defaultlib.mux3(WIDTH=32)
Compiling module xil_defaultlib.flopencr(WIDTH=64)
Compiling module xil_defaultlib.regfile(N=64)
Compiling module xil_defaultlib.signext(PART=16,ALL=64)
Compiling module xil_defaultlib.zeroext(PART=16,ALL=64)
Compiling module xil_defaultlib.sl2(N=32)
Compiling module xil_defaultlib.mux2(WIDTH=64)
Compiling module xil_defaultlib.flopcr(WIDTH=271)
Compiling module xil_defaultlib.mux3(WIDTH=64)
Compiling module xil_defaultlib.mux2(WIDTH=5)
Compiling module xil_defaultlib.alu(N=64)
Compiling module xil_defaultlib.flopr(WIDTH=133)
Compiling module xil_defaultlib.mux4(WIDTH=8)
Compiling module xil_defaultlib.zeroext(PART=8,ALL=64)
Compiling module xil_defaultlib.signext(PART=8,ALL=64)
Compiling module xil_defaultlib.zeroext(PART=32,ALL=64)
Compiling module xil_defaultlib.signext(PART=32,ALL=64)
Compiling module xil_defaultlib.mux5(WIDTH=64)
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.aludec
Compiling module xil_defaultlib.flopcr(WIDTH=14)
Compiling module xil_defaultlib.flopr(WIDTH=7)
Compiling module xil_defaultlib.flopr(WIDTH=2)
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.mem
Compiling module xil_defaultlib.icache
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.simulation
Compiling module xil_defaultlib.glbl
Built simulation snapshot simulation_behav

****** Webtalk v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav/xsim.dir/simulation_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav/xsim.dir/simulation_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Thu Jun 21 02:47:30 2018. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2016.4/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Thu Jun 21 02:47:30 2018...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 2324.242 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "simulation_behav -key {Behavioral:sim_1:Functional:simulation} -tclbatch {simulation.tcl} -view {C:/Users/will131/Documents/workspace/MIPS_V3.2/simulation_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.4
Time resolution is 1 ps
open_wave_config C:/Users/will131/Documents/workspace/MIPS_V3.2/simulation_behav.wcfg
source simulation.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
REG 2=                  64
REG 3=                   1
REG 4=                   4
REG 5=                   5
REG 6=                   6
Write                    6 in                   64
REG 7=                   8
REG 8=                 532
REG 9=                   6
INFO: [USF-XSim-96] XSim completed. Design snapshot 'simulation_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 2324.242 ; gain = 0.000
run 2000 ns
Write                    6 in                  100
Test-Cache ends!
       103
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 2324.242 ; gain = 0.000
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'simulation' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav'
"xvlog -m64 --relax -prj simulation_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/datapath/hazardunit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazardunit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/flopenr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/zeroext.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zeroext
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/sl2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/signext.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/datapath/regfile.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/mux5.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux5
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/mux4.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/mux3.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/mux2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/flopencr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopencr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/datapath/alu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/adder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/controller/maindec.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/flopr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/flopcr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopcr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/controller/aludec.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/datapath/datapath.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/controller/controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/cache/mem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/cache/icache.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module icache
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/mips.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2458] undeclared symbol abort0, assumed default net type wire [C:/Users/will131/Documents/workspace/MIPS_V3.2/source/top.sv:24]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/simulation.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simulation
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto 8f400eb2585d4136bb1294319facdfaf --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot simulation_behav xil_defaultlib.simulation xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.hazardunit
Compiling module xil_defaultlib.flopenr(WIDTH=32)
Compiling module xil_defaultlib.adder(N=32)
Compiling module xil_defaultlib.mux3(WIDTH=32)
Compiling module xil_defaultlib.flopencr(WIDTH=64)
Compiling module xil_defaultlib.regfile(N=64)
Compiling module xil_defaultlib.signext(PART=16,ALL=64)
Compiling module xil_defaultlib.zeroext(PART=16,ALL=64)
Compiling module xil_defaultlib.sl2(N=32)
Compiling module xil_defaultlib.mux2(WIDTH=64)
Compiling module xil_defaultlib.flopcr(WIDTH=271)
Compiling module xil_defaultlib.mux3(WIDTH=64)
Compiling module xil_defaultlib.mux2(WIDTH=5)
Compiling module xil_defaultlib.alu(N=64)
Compiling module xil_defaultlib.flopr(WIDTH=133)
Compiling module xil_defaultlib.mux4(WIDTH=8)
Compiling module xil_defaultlib.zeroext(PART=8,ALL=64)
Compiling module xil_defaultlib.signext(PART=8,ALL=64)
Compiling module xil_defaultlib.zeroext(PART=32,ALL=64)
Compiling module xil_defaultlib.signext(PART=32,ALL=64)
Compiling module xil_defaultlib.mux5(WIDTH=64)
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.aludec
Compiling module xil_defaultlib.flopcr(WIDTH=14)
Compiling module xil_defaultlib.flopr(WIDTH=7)
Compiling module xil_defaultlib.flopr(WIDTH=2)
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.mem
Compiling module xil_defaultlib.icache
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.simulation
Compiling module xil_defaultlib.glbl
Built simulation snapshot simulation_behav

****** Webtalk v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav/xsim.dir/simulation_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav/xsim.dir/simulation_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Thu Jun 21 02:48:45 2018. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2016.4/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Thu Jun 21 02:48:45 2018...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 2324.242 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "simulation_behav -key {Behavioral:sim_1:Functional:simulation} -tclbatch {simulation.tcl} -view {C:/Users/will131/Documents/workspace/MIPS_V3.2/simulation_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.4
Time resolution is 1 ps
open_wave_config C:/Users/will131/Documents/workspace/MIPS_V3.2/simulation_behav.wcfg
source simulation.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
REG 2=                   5
REG 3=                  12
REG 7=                   7
REG 7=                   3
REG 4=                   7
REG 5=                   4
REG 5=                  11
REG 4=                   0
INFO: [USF-XSim-96] XSim completed. Design snapshot 'simulation_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 2324.242 ; gain = 0.000
run 2000 ns
REG 5=                   0
REG 4=                   1
REG 7=                   1
REG 7=          4294967292
Write           4294967292 in                   96
REG 2=18446744073709551612
Write           4294967292 in                   92
Write 18446744073709551612 in                  100
REG 7=                   7
REG 7=                   3
Write                    x in                    x
Write                    x in                    x
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 2324.242 ; gain = 0.000
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'simulation' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav'
"xvlog -m64 --relax -prj simulation_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/datapath/hazardunit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazardunit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/flopenr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/zeroext.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zeroext
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/sl2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/signext.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/datapath/regfile.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/mux5.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux5
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/mux4.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/mux3.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/mux2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/flopencr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopencr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/datapath/alu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/adder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/controller/maindec.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/flopr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/flopcr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopcr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/controller/aludec.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/datapath/datapath.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/controller/controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/cache/mem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/cache/icache.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module icache
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/mips.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2458] undeclared symbol abort0, assumed default net type wire [C:/Users/will131/Documents/workspace/MIPS_V3.2/source/top.sv:24]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/simulation.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simulation
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto 8f400eb2585d4136bb1294319facdfaf --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot simulation_behav xil_defaultlib.simulation xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.hazardunit
Compiling module xil_defaultlib.flopenr(WIDTH=32)
Compiling module xil_defaultlib.adder(N=32)
Compiling module xil_defaultlib.mux3(WIDTH=32)
Compiling module xil_defaultlib.flopencr(WIDTH=64)
Compiling module xil_defaultlib.regfile(N=64)
Compiling module xil_defaultlib.signext(PART=16,ALL=64)
Compiling module xil_defaultlib.zeroext(PART=16,ALL=64)
Compiling module xil_defaultlib.sl2(N=32)
Compiling module xil_defaultlib.mux2(WIDTH=64)
Compiling module xil_defaultlib.flopcr(WIDTH=271)
Compiling module xil_defaultlib.mux3(WIDTH=64)
Compiling module xil_defaultlib.mux2(WIDTH=5)
Compiling module xil_defaultlib.alu(N=64)
Compiling module xil_defaultlib.flopr(WIDTH=133)
Compiling module xil_defaultlib.mux4(WIDTH=8)
Compiling module xil_defaultlib.zeroext(PART=8,ALL=64)
Compiling module xil_defaultlib.signext(PART=8,ALL=64)
Compiling module xil_defaultlib.zeroext(PART=32,ALL=64)
Compiling module xil_defaultlib.signext(PART=32,ALL=64)
Compiling module xil_defaultlib.mux5(WIDTH=64)
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.aludec
Compiling module xil_defaultlib.flopcr(WIDTH=14)
Compiling module xil_defaultlib.flopr(WIDTH=7)
Compiling module xil_defaultlib.flopr(WIDTH=2)
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.mem
Compiling module xil_defaultlib.icache
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.simulation
Compiling module xil_defaultlib.glbl
Built simulation snapshot simulation_behav

****** Webtalk v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav/xsim.dir/simulation_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav/xsim.dir/simulation_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Thu Jun 21 02:51:42 2018. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2016.4/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Thu Jun 21 02:51:42 2018...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 2324.242 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "simulation_behav -key {Behavioral:sim_1:Functional:simulation} -tclbatch {simulation.tcl} -view {C:/Users/will131/Documents/workspace/MIPS_V3.2/simulation_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.4
Time resolution is 1 ps
open_wave_config C:/Users/will131/Documents/workspace/MIPS_V3.2/simulation_behav.wcfg
source simulation.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
REG 2=                   5
REG 3=                  12
REG 7=                   7
REG 7=                   3
REG 4=                   7
REG 5=                   4
REG 5=                  11
REG 4=                   0
INFO: [USF-XSim-96] XSim completed. Design snapshot 'simulation_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 2324.242 ; gain = 0.000
run all
REG 5=                   0
REG 4=                   1
REG 7=                   1
REG 7=          4294967292
Write           4294967292 in                   96
REG 2=18446744073709551612
Write           4294967292 in                   92
Write 18446744073709551612 in                  100
REG 7=                   7
REG 7=                   3
Write                    x in                    x
Write                    x in                    x
Some error occurs!
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 2329.012 ; gain = 0.000
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'simulation' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav'
"xvlog -m64 --relax -prj simulation_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/datapath/hazardunit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazardunit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/flopenr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/zeroext.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zeroext
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/sl2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/signext.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/datapath/regfile.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/mux5.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux5
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/mux4.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/mux3.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/mux2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/flopencr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopencr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/datapath/alu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/adder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/controller/maindec.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/flopr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/flopcr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopcr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/controller/aludec.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/datapath/datapath.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/controller/controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/cache/mem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/cache/icache.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module icache
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/mips.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2458] undeclared symbol abort0, assumed default net type wire [C:/Users/will131/Documents/workspace/MIPS_V3.2/source/top.sv:24]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/simulation.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simulation
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto 8f400eb2585d4136bb1294319facdfaf --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot simulation_behav xil_defaultlib.simulation xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.hazardunit
Compiling module xil_defaultlib.flopenr(WIDTH=32)
Compiling module xil_defaultlib.adder(N=32)
Compiling module xil_defaultlib.mux3(WIDTH=32)
Compiling module xil_defaultlib.flopencr(WIDTH=64)
Compiling module xil_defaultlib.regfile(N=64)
Compiling module xil_defaultlib.signext(PART=16,ALL=64)
Compiling module xil_defaultlib.zeroext(PART=16,ALL=64)
Compiling module xil_defaultlib.sl2(N=32)
Compiling module xil_defaultlib.mux2(WIDTH=64)
Compiling module xil_defaultlib.flopcr(WIDTH=271)
Compiling module xil_defaultlib.mux3(WIDTH=64)
Compiling module xil_defaultlib.mux2(WIDTH=5)
Compiling module xil_defaultlib.alu(N=64)
Compiling module xil_defaultlib.flopr(WIDTH=133)
Compiling module xil_defaultlib.mux4(WIDTH=8)
Compiling module xil_defaultlib.zeroext(PART=8,ALL=64)
Compiling module xil_defaultlib.signext(PART=8,ALL=64)
Compiling module xil_defaultlib.zeroext(PART=32,ALL=64)
Compiling module xil_defaultlib.signext(PART=32,ALL=64)
Compiling module xil_defaultlib.mux5(WIDTH=64)
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.aludec
Compiling module xil_defaultlib.flopcr(WIDTH=14)
Compiling module xil_defaultlib.flopr(WIDTH=7)
Compiling module xil_defaultlib.flopr(WIDTH=2)
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.mem
Compiling module xil_defaultlib.icache
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.simulation
Compiling module xil_defaultlib.glbl
Built simulation snapshot simulation_behav

****** Webtalk v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav/xsim.dir/simulation_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav/xsim.dir/simulation_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Thu Jun 21 02:53:32 2018. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2016.4/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Thu Jun 21 02:53:32 2018...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 2329.012 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "simulation_behav -key {Behavioral:sim_1:Functional:simulation} -tclbatch {simulation.tcl} -view {C:/Users/will131/Documents/workspace/MIPS_V3.2/simulation_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.4
Time resolution is 1 ps
open_wave_config C:/Users/will131/Documents/workspace/MIPS_V3.2/simulation_behav.wcfg
source simulation.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
REG 2=                  64
REG 3=                   1
REG 4=                   4
REG 5=                   5
REG 6=                   6
Write                    6 in                   64
REG 7=                   8
REG 8=                 532
REG 9=                   6
INFO: [USF-XSim-96] XSim completed. Design snapshot 'simulation_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 2329.012 ; gain = 0.000
run 2000 ns
Write                    6 in                  100
Test-Cache ends!
       103
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 4
[Thu Jun 21 02:53:47 2018] Launched synth_1...
Run output will be captured here: C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.runs/synth_1/runme.log
[Thu Jun 21 02:53:47 2018] Launched impl_1...
Run output will be captured here: C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.runs/impl_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 2337.055 ; gain = 0.000
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2016.4
  **** Build date : Jan 23 2017-19:37:29
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292710305A
set_property PROGRAM.FILE {C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.runs/impl_1/onboard.bit} [lindex [get_hw_devices xc7a100t_0] 0]
current_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
set_property PROBES.FILE {} [lindex [get_hw_devices xc7a100t_0] 0]
set_property PROGRAM.FILE {C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.runs/impl_1/onboard.bit} [lindex [get_hw_devices xc7a100t_0] 0]
program_hw_devices [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
WARNING: [Labtoolstcl 44-130] No matching hw_ilas were found.
WARNING: [Labtoolstcl 44-130] No matching hw_ilas were found.
WARNING: [Labtoolstcl 44-130] No matching hw_ilas were found.
WARNING: [Labtoolstcl 44-130] No matching hw_ilas were found.
close_hw
add_files -norecurse {C:/Users/will131/Documents/workspace/MIPS_V3.2/source/mem.sv C:/Users/will131/Documents/workspace/MIPS_V3.2/source/topno.sv}
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'simulation' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav'
"xvlog -m64 --relax -prj simulation_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/datapath/hazardunit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazardunit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/flopenr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/zeroext.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zeroext
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/sl2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/signext.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/datapath/regfile.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/mux5.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux5
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/mux4.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/mux3.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/mux2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/flopencr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopencr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/datapath/alu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/adder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/controller/maindec.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/flopr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/flopcr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopcr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/controller/aludec.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/datapath/datapath.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/controller/controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/cache/mem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/mips.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/topno.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module topno
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/simulation.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simulation
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto 8f400eb2585d4136bb1294319facdfaf --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot simulation_behav xil_defaultlib.simulation xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.hazardunit
Compiling module xil_defaultlib.flopenr(WIDTH=32)
Compiling module xil_defaultlib.adder(N=32)
Compiling module xil_defaultlib.mux3(WIDTH=32)
Compiling module xil_defaultlib.flopencr(WIDTH=64)
Compiling module xil_defaultlib.regfile(N=64)
Compiling module xil_defaultlib.signext(PART=16,ALL=64)
Compiling module xil_defaultlib.zeroext(PART=16,ALL=64)
Compiling module xil_defaultlib.sl2(N=32)
Compiling module xil_defaultlib.mux2(WIDTH=64)
Compiling module xil_defaultlib.flopcr(WIDTH=271)
Compiling module xil_defaultlib.mux3(WIDTH=64)
Compiling module xil_defaultlib.mux2(WIDTH=5)
Compiling module xil_defaultlib.alu(N=64)
Compiling module xil_defaultlib.flopr(WIDTH=133)
Compiling module xil_defaultlib.mux4(WIDTH=8)
Compiling module xil_defaultlib.zeroext(PART=8,ALL=64)
Compiling module xil_defaultlib.signext(PART=8,ALL=64)
Compiling module xil_defaultlib.zeroext(PART=32,ALL=64)
Compiling module xil_defaultlib.signext(PART=32,ALL=64)
Compiling module xil_defaultlib.mux5(WIDTH=64)
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.aludec
Compiling module xil_defaultlib.flopcr(WIDTH=14)
Compiling module xil_defaultlib.flopr(WIDTH=7)
Compiling module xil_defaultlib.flopr(WIDTH=2)
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.mem
Compiling module xil_defaultlib.topno
Compiling module xil_defaultlib.simulation
Compiling module xil_defaultlib.glbl
Built simulation snapshot simulation_behav

****** Webtalk v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav/xsim.dir/simulation_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav/xsim.dir/simulation_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Thu Jun 21 08:59:23 2018. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2016.4/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Thu Jun 21 08:59:23 2018...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 2337.055 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "simulation_behav -key {Behavioral:sim_1:Functional:simulation} -tclbatch {simulation.tcl} -view {C:/Users/will131/Documents/workspace/MIPS_V3.2/simulation_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.4
Time resolution is 1 ps
open_wave_config C:/Users/will131/Documents/workspace/MIPS_V3.2/simulation_behav.wcfg
WARNING: Simulation object /simulation/top/mem/instrcnt was not found in the design.
WARNING: Simulation object /simulation/top/mem/instrreq was not found in the design.
WARNING: Simulation object /simulation/top/icache/I_SRAM_data was not found in the design.
WARNING: Simulation object /simulation/top/icache/cpu_addr_dly was not found in the design.
WARNING: Simulation object /simulation/top/icache/hit was not found in the design.
WARNING: Simulation object /simulation/top/icache/cpu_addr was not found in the design.
WARNING: Simulation object /simulation/top/icache/hit was not found in the design.
WARNING: Simulation object /simulation/top/icache/ins_req_dly was not found in the design.
source simulation.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'simulation_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:14 . Memory (MB): peak = 2337.055 ; gain = 0.000
add_wave {{/simulation/top/memno/instrcnt}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 2000 ns
save_wave_config {C:/Users/will131/Documents/workspace/MIPS_V3.2/simulation_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 2337.055 ; gain = 0.000
reset_property NAME [get_files C:/Users/will131/Documents/workspace/MIPS_V3.2/source/topno.sv]
ERROR: [Common 17-107] Cannot change read-only property 'NAME'.
Resolution: Please refer to Vivado Properties Reference Guide (UG912) for more information on setting properties.
remove_files  C:/Users/will131/Documents/workspace/MIPS_V3.2/source/mem.sv
remove_files  C:/Users/will131/Documents/workspace/MIPS_V3.2/source/topno.sv
add_files -norecurse {C:/Users/will131/Documents/workspace/MIPS_V3.2/source/cache/memno.sv C:/Users/will131/Documents/workspace/MIPS_V3.2/source/cache/topno.sv}
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'simulation' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav'
"xvlog -m64 --relax -prj simulation_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/datapath/hazardunit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazardunit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/flopenr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/zeroext.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zeroext
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/sl2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/signext.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/datapath/regfile.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/mux5.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux5
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/mux4.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/mux3.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/mux2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/flopencr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopencr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/datapath/alu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/adder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/controller/maindec.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/flopr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/flopcr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopcr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/controller/aludec.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/datapath/datapath.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/controller/controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/cache/memno.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memno
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/mips.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/cache/topno.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module topno
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/simulation.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simulation
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto 8f400eb2585d4136bb1294319facdfaf --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot simulation_behav xil_defaultlib.simulation xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.hazardunit
Compiling module xil_defaultlib.flopenr(WIDTH=32)
Compiling module xil_defaultlib.adder(N=32)
Compiling module xil_defaultlib.mux3(WIDTH=32)
Compiling module xil_defaultlib.flopencr(WIDTH=64)
Compiling module xil_defaultlib.regfile(N=64)
Compiling module xil_defaultlib.signext(PART=16,ALL=64)
Compiling module xil_defaultlib.zeroext(PART=16,ALL=64)
Compiling module xil_defaultlib.sl2(N=32)
Compiling module xil_defaultlib.mux2(WIDTH=64)
Compiling module xil_defaultlib.flopcr(WIDTH=271)
Compiling module xil_defaultlib.mux3(WIDTH=64)
Compiling module xil_defaultlib.mux2(WIDTH=5)
Compiling module xil_defaultlib.alu(N=64)
Compiling module xil_defaultlib.flopr(WIDTH=133)
Compiling module xil_defaultlib.mux4(WIDTH=8)
Compiling module xil_defaultlib.zeroext(PART=8,ALL=64)
Compiling module xil_defaultlib.signext(PART=8,ALL=64)
Compiling module xil_defaultlib.zeroext(PART=32,ALL=64)
Compiling module xil_defaultlib.signext(PART=32,ALL=64)
Compiling module xil_defaultlib.mux5(WIDTH=64)
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.aludec
Compiling module xil_defaultlib.flopcr(WIDTH=14)
Compiling module xil_defaultlib.flopr(WIDTH=7)
Compiling module xil_defaultlib.flopr(WIDTH=2)
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.memno
Compiling module xil_defaultlib.topno
Compiling module xil_defaultlib.simulation
Compiling module xil_defaultlib.glbl
Built simulation snapshot simulation_behav

****** Webtalk v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav/xsim.dir/simulation_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav/xsim.dir/simulation_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Thu Jun 21 09:05:01 2018. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2016.4/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Thu Jun 21 09:05:01 2018...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 2344.934 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "simulation_behav -key {Behavioral:sim_1:Functional:simulation} -tclbatch {simulation.tcl} -view {C:/Users/will131/Documents/workspace/MIPS_V3.2/simulation_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.4
Time resolution is 1 ps
open_wave_config C:/Users/will131/Documents/workspace/MIPS_V3.2/simulation_behav.wcfg
source simulation.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'simulation_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 2344.934 ; gain = 0.000
add_wave {{/simulation/top/memno/instrcnt}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 2000 ns
save_wave_config {C:/Users/will131/Documents/workspace/MIPS_V3.2/simulation_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 2344.934 ; gain = 0.000
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'simulation' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav'
"xvlog -m64 --relax -prj simulation_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/datapath/hazardunit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazardunit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/flopenr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/zeroext.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zeroext
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/sl2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/signext.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/datapath/regfile.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/mux5.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux5
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/mux4.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/mux3.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/mux2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/flopencr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopencr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/datapath/alu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/adder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/controller/maindec.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/flopr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/flopcr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopcr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/controller/aludec.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/datapath/datapath.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/controller/controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/cache/memno.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memno
ERROR: [VRFC 10-91] instrad2 is not declared [C:/Users/will131/Documents/workspace/MIPS_V3.2/source/cache/memno.sv:32]
ERROR: [VRFC 10-91] val is not declared [C:/Users/will131/Documents/workspace/MIPS_V3.2/source/cache/memno.sv:33]
ERROR: [VRFC 10-91] val is not declared [C:/Users/will131/Documents/workspace/MIPS_V3.2/source/cache/memno.sv:37]
ERROR: [VRFC 10-1040] module memno ignored due to previous errors [C:/Users/will131/Documents/workspace/MIPS_V3.2/source/cache/memno.sv:3]
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'simulation' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav'
"xvlog -m64 --relax -prj simulation_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/datapath/hazardunit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazardunit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/flopenr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/zeroext.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zeroext
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/sl2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/signext.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/datapath/regfile.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/mux5.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux5
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/mux4.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/mux3.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/mux2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/flopencr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopencr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/datapath/alu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/adder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/controller/maindec.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/flopr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/flopcr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopcr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/controller/aludec.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/datapath/datapath.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/controller/controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/cache/memno.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memno
ERROR: [VRFC 10-91] instrad2 is not declared [C:/Users/will131/Documents/workspace/MIPS_V3.2/source/cache/memno.sv:32]
ERROR: [VRFC 10-1040] module memno ignored due to previous errors [C:/Users/will131/Documents/workspace/MIPS_V3.2/source/cache/memno.sv:3]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'simulation' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav'
"xvlog -m64 --relax -prj simulation_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/datapath/hazardunit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazardunit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/flopenr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/zeroext.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zeroext
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/sl2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/signext.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/datapath/regfile.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/mux5.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux5
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/mux4.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/mux3.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/mux2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/flopencr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopencr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/datapath/alu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/adder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/controller/maindec.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/flopr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/flopcr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopcr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/controller/aludec.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/datapath/datapath.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/controller/controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/cache/memno.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memno
ERROR: [VRFC 10-91] instrad is not declared [C:/Users/will131/Documents/workspace/MIPS_V3.2/source/cache/memno.sv:32]
ERROR: [VRFC 10-1040] module memno ignored due to previous errors [C:/Users/will131/Documents/workspace/MIPS_V3.2/source/cache/memno.sv:3]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'simulation' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav'
"xvlog -m64 --relax -prj simulation_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/datapath/hazardunit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazardunit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/flopenr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/zeroext.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zeroext
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/sl2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/signext.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/datapath/regfile.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/mux5.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux5
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/mux4.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/mux3.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/mux2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/flopencr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopencr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/datapath/alu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/adder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/controller/maindec.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/flopr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/flopcr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopcr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/controller/aludec.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/datapath/datapath.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/controller/controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/cache/memno.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memno
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/mips.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/cache/topno.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module topno
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/simulation.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simulation
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto 8f400eb2585d4136bb1294319facdfaf --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot simulation_behav xil_defaultlib.simulation xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.hazardunit
Compiling module xil_defaultlib.flopenr(WIDTH=32)
Compiling module xil_defaultlib.adder(N=32)
Compiling module xil_defaultlib.mux3(WIDTH=32)
Compiling module xil_defaultlib.flopencr(WIDTH=64)
Compiling module xil_defaultlib.regfile(N=64)
Compiling module xil_defaultlib.signext(PART=16,ALL=64)
Compiling module xil_defaultlib.zeroext(PART=16,ALL=64)
Compiling module xil_defaultlib.sl2(N=32)
Compiling module xil_defaultlib.mux2(WIDTH=64)
Compiling module xil_defaultlib.flopcr(WIDTH=271)
Compiling module xil_defaultlib.mux3(WIDTH=64)
Compiling module xil_defaultlib.mux2(WIDTH=5)
Compiling module xil_defaultlib.alu(N=64)
Compiling module xil_defaultlib.flopr(WIDTH=133)
Compiling module xil_defaultlib.mux4(WIDTH=8)
Compiling module xil_defaultlib.zeroext(PART=8,ALL=64)
Compiling module xil_defaultlib.signext(PART=8,ALL=64)
Compiling module xil_defaultlib.zeroext(PART=32,ALL=64)
Compiling module xil_defaultlib.signext(PART=32,ALL=64)
Compiling module xil_defaultlib.mux5(WIDTH=64)
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.aludec
Compiling module xil_defaultlib.flopcr(WIDTH=14)
Compiling module xil_defaultlib.flopr(WIDTH=7)
Compiling module xil_defaultlib.flopr(WIDTH=2)
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.memno
Compiling module xil_defaultlib.topno
Compiling module xil_defaultlib.simulation
Compiling module xil_defaultlib.glbl
Built simulation snapshot simulation_behav

****** Webtalk v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav/xsim.dir/simulation_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav/xsim.dir/simulation_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Thu Jun 21 09:08:58 2018. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2016.4/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Thu Jun 21 09:08:58 2018...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 2344.934 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "simulation_behav -key {Behavioral:sim_1:Functional:simulation} -tclbatch {simulation.tcl} -view {C:/Users/will131/Documents/workspace/MIPS_V3.2/simulation_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.4
Time resolution is 1 ps
open_wave_config C:/Users/will131/Documents/workspace/MIPS_V3.2/simulation_behav.wcfg
source simulation.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
REG 2=                  64
REG 6=                   x
REG 9=                   6
INFO: [USF-XSim-96] XSim completed. Design snapshot 'simulation_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 2344.934 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 2344.934 ; gain = 0.000
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'simulation' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav'
"xvlog -m64 --relax -prj simulation_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/datapath/hazardunit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazardunit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/flopenr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/zeroext.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zeroext
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/sl2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/signext.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/datapath/regfile.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/mux5.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux5
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/mux4.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/mux3.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/mux2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/flopencr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopencr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/datapath/alu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/adder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/controller/maindec.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/flopr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/flopcr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopcr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/controller/aludec.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/datapath/datapath.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/controller/controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/cache/memno.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memno
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/mips.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/cache/topno.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module topno
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/simulation.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simulation
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto 8f400eb2585d4136bb1294319facdfaf --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot simulation_behav xil_defaultlib.simulation xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.hazardunit
Compiling module xil_defaultlib.flopenr(WIDTH=32)
Compiling module xil_defaultlib.adder(N=32)
Compiling module xil_defaultlib.mux3(WIDTH=32)
Compiling module xil_defaultlib.flopencr(WIDTH=64)
Compiling module xil_defaultlib.regfile(N=64)
Compiling module xil_defaultlib.signext(PART=16,ALL=64)
Compiling module xil_defaultlib.zeroext(PART=16,ALL=64)
Compiling module xil_defaultlib.sl2(N=32)
Compiling module xil_defaultlib.mux2(WIDTH=64)
Compiling module xil_defaultlib.flopcr(WIDTH=271)
Compiling module xil_defaultlib.mux3(WIDTH=64)
Compiling module xil_defaultlib.mux2(WIDTH=5)
Compiling module xil_defaultlib.alu(N=64)
Compiling module xil_defaultlib.flopr(WIDTH=133)
Compiling module xil_defaultlib.mux4(WIDTH=8)
Compiling module xil_defaultlib.zeroext(PART=8,ALL=64)
Compiling module xil_defaultlib.signext(PART=8,ALL=64)
Compiling module xil_defaultlib.zeroext(PART=32,ALL=64)
Compiling module xil_defaultlib.signext(PART=32,ALL=64)
Compiling module xil_defaultlib.mux5(WIDTH=64)
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.aludec
Compiling module xil_defaultlib.flopcr(WIDTH=14)
Compiling module xil_defaultlib.flopr(WIDTH=7)
Compiling module xil_defaultlib.flopr(WIDTH=2)
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.memno
Compiling module xil_defaultlib.topno
Compiling module xil_defaultlib.simulation
Compiling module xil_defaultlib.glbl
Built simulation snapshot simulation_behav

****** Webtalk v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav/xsim.dir/simulation_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav/xsim.dir/simulation_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Thu Jun 21 09:09:55 2018. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2016.4/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Thu Jun 21 09:09:55 2018...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 2344.934 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "simulation_behav -key {Behavioral:sim_1:Functional:simulation} -tclbatch {simulation.tcl} -view {C:/Users/will131/Documents/workspace/MIPS_V3.2/simulation_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.4
Time resolution is 1 ps
open_wave_config C:/Users/will131/Documents/workspace/MIPS_V3.2/simulation_behav.wcfg
source simulation.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
REG 2=                  64
REG 6=                   x
REG 9=                   6
INFO: [USF-XSim-96] XSim completed. Design snapshot 'simulation_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:13 . Memory (MB): peak = 2344.934 ; gain = 0.000
add_wave {{/simulation/top/mips/datapath/instrcnt}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 2000 ns
REG 2=                  64
REG 6=                   x
REG 9=                   6
save_wave_config {C:/Users/will131/Documents/workspace/MIPS_V3.2/simulation_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 2454.141 ; gain = 0.000
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'simulation' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav'
"xvlog -m64 --relax -prj simulation_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/datapath/hazardunit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazardunit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/flopenr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/zeroext.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zeroext
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/sl2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/signext.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/datapath/regfile.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/mux5.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux5
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/mux4.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/mux3.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/mux2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/flopencr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopencr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/datapath/alu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/adder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/controller/maindec.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/flopr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/flopcr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopcr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/controller/aludec.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/datapath/datapath.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/controller/controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/cache/memno.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memno
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/mips.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/cache/topno.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module topno
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/simulation.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simulation
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto 8f400eb2585d4136bb1294319facdfaf --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot simulation_behav xil_defaultlib.simulation xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.hazardunit
Compiling module xil_defaultlib.flopenr(WIDTH=32)
Compiling module xil_defaultlib.adder(N=32)
Compiling module xil_defaultlib.mux3(WIDTH=32)
Compiling module xil_defaultlib.flopencr(WIDTH=64)
Compiling module xil_defaultlib.regfile(N=64)
Compiling module xil_defaultlib.signext(PART=16,ALL=64)
Compiling module xil_defaultlib.zeroext(PART=16,ALL=64)
Compiling module xil_defaultlib.sl2(N=32)
Compiling module xil_defaultlib.mux2(WIDTH=64)
Compiling module xil_defaultlib.flopcr(WIDTH=271)
Compiling module xil_defaultlib.mux3(WIDTH=64)
Compiling module xil_defaultlib.mux2(WIDTH=5)
Compiling module xil_defaultlib.alu(N=64)
Compiling module xil_defaultlib.flopr(WIDTH=133)
Compiling module xil_defaultlib.mux4(WIDTH=8)
Compiling module xil_defaultlib.zeroext(PART=8,ALL=64)
Compiling module xil_defaultlib.signext(PART=8,ALL=64)
Compiling module xil_defaultlib.zeroext(PART=32,ALL=64)
Compiling module xil_defaultlib.signext(PART=32,ALL=64)
Compiling module xil_defaultlib.mux5(WIDTH=64)
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.aludec
Compiling module xil_defaultlib.flopcr(WIDTH=14)
Compiling module xil_defaultlib.flopr(WIDTH=7)
Compiling module xil_defaultlib.flopr(WIDTH=2)
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.memno
Compiling module xil_defaultlib.topno
Compiling module xil_defaultlib.simulation
Compiling module xil_defaultlib.glbl
Built simulation snapshot simulation_behav

****** Webtalk v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav/xsim.dir/simulation_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav/xsim.dir/simulation_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Thu Jun 21 09:15:28 2018. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2016.4/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Thu Jun 21 09:15:28 2018...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 2454.141 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "simulation_behav -key {Behavioral:sim_1:Functional:simulation} -tclbatch {simulation.tcl} -view {C:/Users/will131/Documents/workspace/MIPS_V3.2/simulation_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.4
Time resolution is 1 ps
open_wave_config C:/Users/will131/Documents/workspace/MIPS_V3.2/simulation_behav.wcfg
source simulation.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
REG 2=                  64
REG 6=                   x
REG 9=                   6
INFO: [USF-XSim-96] XSim completed. Design snapshot 'simulation_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:13 . Memory (MB): peak = 2455.207 ; gain = 1.066
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 2458.297 ; gain = 0.000
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'simulation' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav'
"xvlog -m64 --relax -prj simulation_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/datapath/hazardunit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazardunit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/flopenr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/zeroext.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zeroext
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/sl2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/signext.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/datapath/regfile.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/mux5.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux5
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/mux4.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/mux3.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/mux2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/flopencr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopencr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/datapath/alu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/adder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/controller/maindec.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/flopr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/flopcr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopcr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/controller/aludec.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/datapath/datapath.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/controller/controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/cache/mem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/cache/icache.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module icache
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/mips.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2458] undeclared symbol abort0, assumed default net type wire [C:/Users/will131/Documents/workspace/MIPS_V3.2/source/top.sv:24]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/simulation.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simulation
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto 8f400eb2585d4136bb1294319facdfaf --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot simulation_behav xil_defaultlib.simulation xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.hazardunit
Compiling module xil_defaultlib.flopenr(WIDTH=32)
Compiling module xil_defaultlib.adder(N=32)
Compiling module xil_defaultlib.mux3(WIDTH=32)
Compiling module xil_defaultlib.flopencr(WIDTH=64)
Compiling module xil_defaultlib.regfile(N=64)
Compiling module xil_defaultlib.signext(PART=16,ALL=64)
Compiling module xil_defaultlib.zeroext(PART=16,ALL=64)
Compiling module xil_defaultlib.sl2(N=32)
Compiling module xil_defaultlib.mux2(WIDTH=64)
Compiling module xil_defaultlib.flopcr(WIDTH=271)
Compiling module xil_defaultlib.mux3(WIDTH=64)
Compiling module xil_defaultlib.mux2(WIDTH=5)
Compiling module xil_defaultlib.alu(N=64)
Compiling module xil_defaultlib.flopr(WIDTH=133)
Compiling module xil_defaultlib.mux4(WIDTH=8)
Compiling module xil_defaultlib.zeroext(PART=8,ALL=64)
Compiling module xil_defaultlib.signext(PART=8,ALL=64)
Compiling module xil_defaultlib.zeroext(PART=32,ALL=64)
Compiling module xil_defaultlib.signext(PART=32,ALL=64)
Compiling module xil_defaultlib.mux5(WIDTH=64)
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.aludec
Compiling module xil_defaultlib.flopcr(WIDTH=14)
Compiling module xil_defaultlib.flopr(WIDTH=7)
Compiling module xil_defaultlib.flopr(WIDTH=2)
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.mem
Compiling module xil_defaultlib.icache
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.simulation
Compiling module xil_defaultlib.glbl
Built simulation snapshot simulation_behav

****** Webtalk v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav/xsim.dir/simulation_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav/xsim.dir/simulation_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Thu Jun 21 09:16:48 2018. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2016.4/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Thu Jun 21 09:16:48 2018...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 2458.297 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "simulation_behav -key {Behavioral:sim_1:Functional:simulation} -tclbatch {simulation.tcl} -view {C:/Users/will131/Documents/workspace/MIPS_V3.2/simulation_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.4
Time resolution is 1 ps
open_wave_config C:/Users/will131/Documents/workspace/MIPS_V3.2/simulation_behav.wcfg
WARNING: Simulation object /simulation/top/memno/instrcnt was not found in the design.
source simulation.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
REG 2=                  64
REG 3=                   1
REG 4=                   4
REG 5=                   5
REG 6=                   6
Write                    6 in                   64
REG 7=                   8
REG 8=                 532
REG 9=                   6
INFO: [USF-XSim-96] XSim completed. Design snapshot 'simulation_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 2458.297 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 2458.297 ; gain = 0.000
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'simulation' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav'
"xvlog -m64 --relax -prj simulation_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/datapath/hazardunit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazardunit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/flopenr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/zeroext.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zeroext
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/sl2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/signext.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/datapath/regfile.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/mux5.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux5
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/mux4.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/mux3.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/mux2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/flopencr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopencr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/datapath/alu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/adder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/controller/maindec.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/flopr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/flopcr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopcr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/controller/aludec.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/datapath/datapath.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/controller/controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/cache/memno.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memno
ERROR: [VRFC 10-1412] syntax error near else [C:/Users/will131/Documents/workspace/MIPS_V3.2/source/cache/memno.sv:47]
ERROR: [VRFC 10-1040] module memno ignored due to previous errors [C:/Users/will131/Documents/workspace/MIPS_V3.2/source/cache/memno.sv:3]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'simulation' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav'
"xvlog -m64 --relax -prj simulation_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/datapath/hazardunit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazardunit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/flopenr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/zeroext.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zeroext
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/sl2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/signext.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/datapath/regfile.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/mux5.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux5
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/mux4.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/mux3.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/mux2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/flopencr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopencr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/datapath/alu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/adder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/controller/maindec.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/flopr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/flopcr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopcr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/controller/aludec.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/datapath/datapath.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/controller/controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/cache/memno.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memno
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/mips.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/cache/topno.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module topno
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/simulation.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simulation
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto 8f400eb2585d4136bb1294319facdfaf --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot simulation_behav xil_defaultlib.simulation xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.hazardunit
Compiling module xil_defaultlib.flopenr(WIDTH=32)
Compiling module xil_defaultlib.adder(N=32)
Compiling module xil_defaultlib.mux3(WIDTH=32)
Compiling module xil_defaultlib.flopencr(WIDTH=64)
Compiling module xil_defaultlib.regfile(N=64)
Compiling module xil_defaultlib.signext(PART=16,ALL=64)
Compiling module xil_defaultlib.zeroext(PART=16,ALL=64)
Compiling module xil_defaultlib.sl2(N=32)
Compiling module xil_defaultlib.mux2(WIDTH=64)
Compiling module xil_defaultlib.flopcr(WIDTH=271)
Compiling module xil_defaultlib.mux3(WIDTH=64)
Compiling module xil_defaultlib.mux2(WIDTH=5)
Compiling module xil_defaultlib.alu(N=64)
Compiling module xil_defaultlib.flopr(WIDTH=133)
Compiling module xil_defaultlib.mux4(WIDTH=8)
Compiling module xil_defaultlib.zeroext(PART=8,ALL=64)
Compiling module xil_defaultlib.signext(PART=8,ALL=64)
Compiling module xil_defaultlib.zeroext(PART=32,ALL=64)
Compiling module xil_defaultlib.signext(PART=32,ALL=64)
Compiling module xil_defaultlib.mux5(WIDTH=64)
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.aludec
Compiling module xil_defaultlib.flopcr(WIDTH=14)
Compiling module xil_defaultlib.flopr(WIDTH=7)
Compiling module xil_defaultlib.flopr(WIDTH=2)
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.memno
Compiling module xil_defaultlib.topno
Compiling module xil_defaultlib.simulation
Compiling module xil_defaultlib.glbl
Built simulation snapshot simulation_behav

****** Webtalk v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav/xsim.dir/simulation_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav/xsim.dir/simulation_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Thu Jun 21 09:21:59 2018. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2016.4/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Thu Jun 21 09:21:59 2018...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 2458.297 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "simulation_behav -key {Behavioral:sim_1:Functional:simulation} -tclbatch {simulation.tcl} -view {C:/Users/will131/Documents/workspace/MIPS_V3.2/simulation_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.4
Time resolution is 1 ps
open_wave_config C:/Users/will131/Documents/workspace/MIPS_V3.2/simulation_behav.wcfg
source simulation.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
REG 2=                  64
REG 6=                   x
REG 9=                   6
INFO: [USF-XSim-96] XSim completed. Design snapshot 'simulation_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 2465.664 ; gain = 7.367
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 2483.066 ; gain = 0.000
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'simulation' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav'
"xvlog -m64 --relax -prj simulation_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/datapath/hazardunit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazardunit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/flopenr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/zeroext.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zeroext
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/sl2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/signext.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/datapath/regfile.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/mux5.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux5
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/mux4.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/mux3.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/mux2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/flopencr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopencr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/datapath/alu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/adder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/controller/maindec.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/flopr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/flopcr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopcr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/controller/aludec.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/datapath/datapath.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/controller/controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/cache/memno.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memno
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/mips.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/cache/topno.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module topno
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/simulation.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simulation
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto 8f400eb2585d4136bb1294319facdfaf --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot simulation_behav xil_defaultlib.simulation xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.hazardunit
Compiling module xil_defaultlib.flopenr(WIDTH=32)
Compiling module xil_defaultlib.adder(N=32)
Compiling module xil_defaultlib.mux3(WIDTH=32)
Compiling module xil_defaultlib.flopencr(WIDTH=64)
Compiling module xil_defaultlib.regfile(N=64)
Compiling module xil_defaultlib.signext(PART=16,ALL=64)
Compiling module xil_defaultlib.zeroext(PART=16,ALL=64)
Compiling module xil_defaultlib.sl2(N=32)
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
Compiling module xil_defaultlib.mux2(WIDTH=64)
Compiling module xil_defaultlib.flopcr(WIDTH=271)
Compiling module xil_defaultlib.mux3(WIDTH=64)
Compiling module xil_defaultlib.mux2(WIDTH=5)
Compiling module xil_defaultlib.alu(N=64)
Compiling module xil_defaultlib.flopr(WIDTH=133)
Compiling module xil_defaultlib.mux4(WIDTH=8)
Compiling module xil_defaultlib.zeroext(PART=8,ALL=64)
Compiling module xil_defaultlib.signext(PART=8,ALL=64)
Compiling module xil_defaultlib.zeroext(PART=32,ALL=64)
Compiling module xil_defaultlib.signext(PART=32,ALL=64)
Compiling module xil_defaultlib.mux5(WIDTH=64)
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.aludec
Compiling module xil_defaultlib.flopcr(WIDTH=14)
Compiling module xil_defaultlib.flopr(WIDTH=7)
Compiling module xil_defaultlib.flopr(WIDTH=2)
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.memno
Compiling module xil_defaultlib.topno
Compiling module xil_defaultlib.simulation
Compiling module xil_defaultlib.glbl
Built simulation snapshot simulation_behav

****** Webtalk v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav/xsim.dir/simulation_behav/webtalk/xsim_webtalk.tcl -notrace
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 2483.066 ; gain = 0.000
INFO: [Common 17-344] 'run_program' was cancelled
INFO: [Vivado 12-4704] 'elaborate' step aborted
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 2483.066 ; gain = 0.000
INFO: [Common 17-344] 'launch_simulation' was cancelled
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'simulation' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav'
"xvlog -m64 --relax -prj simulation_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/datapath/hazardunit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazardunit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/flopenr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/zeroext.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zeroext
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/sl2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/signext.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/datapath/regfile.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/mux5.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux5
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/mux4.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/mux3.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/mux2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/flopencr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopencr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/datapath/alu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/adder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/controller/maindec.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/flopr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/flopcr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopcr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/controller/aludec.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/datapath/datapath.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/controller/controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/cache/memno.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memno
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/mips.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/cache/topno.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module topno
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/simulation.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simulation
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto 8f400eb2585d4136bb1294319facdfaf --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot simulation_behav xil_defaultlib.simulation xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.hazardunit
Compiling module xil_defaultlib.flopenr(WIDTH=32)
Compiling module xil_defaultlib.adder(N=32)
Compiling module xil_defaultlib.mux3(WIDTH=32)
Compiling module xil_defaultlib.flopencr(WIDTH=64)
Compiling module xil_defaultlib.regfile(N=64)
Compiling module xil_defaultlib.signext(PART=16,ALL=64)
Compiling module xil_defaultlib.zeroext(PART=16,ALL=64)
Compiling module xil_defaultlib.sl2(N=32)
Compiling module xil_defaultlib.mux2(WIDTH=64)
Compiling module xil_defaultlib.flopcr(WIDTH=271)
Compiling module xil_defaultlib.mux3(WIDTH=64)
Compiling module xil_defaultlib.mux2(WIDTH=5)
Compiling module xil_defaultlib.alu(N=64)
Compiling module xil_defaultlib.flopr(WIDTH=133)
Compiling module xil_defaultlib.mux4(WIDTH=8)
Compiling module xil_defaultlib.zeroext(PART=8,ALL=64)
Compiling module xil_defaultlib.signext(PART=8,ALL=64)
Compiling module xil_defaultlib.zeroext(PART=32,ALL=64)
Compiling module xil_defaultlib.signext(PART=32,ALL=64)
Compiling module xil_defaultlib.mux5(WIDTH=64)
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.aludec
Compiling module xil_defaultlib.flopcr(WIDTH=14)
Compiling module xil_defaultlib.flopr(WIDTH=7)
Compiling module xil_defaultlib.flopr(WIDTH=2)
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.memno
Compiling module xil_defaultlib.topno
Compiling module xil_defaultlib.simulation
Compiling module xil_defaultlib.glbl
Built simulation snapshot simulation_behav

****** Webtalk v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav/xsim.dir/simulation_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav/xsim.dir/simulation_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Thu Jun 21 09:24:52 2018. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2016.4/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Thu Jun 21 09:24:52 2018...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 2483.066 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "simulation_behav -key {Behavioral:sim_1:Functional:simulation} -tclbatch {simulation.tcl} -view {C:/Users/will131/Documents/workspace/MIPS_V3.2/simulation_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.4
Time resolution is 1 ps
open_wave_config C:/Users/will131/Documents/workspace/MIPS_V3.2/simulation_behav.wcfg
source simulation.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
REG 2=                  64
REG 3=                   1
REG 4=                   4
REG 5=                   5
INFO: [USF-XSim-96] XSim completed. Design snapshot 'simulation_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 2483.066 ; gain = 0.000
run 2000 ns
REG 6=                   6
Write                    6 in                   64
REG 7=                   8
REG 8=                 532
REG 9=                   6
Write                    6 in                  100
Test-Cache ends!
       220
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 2483.066 ; gain = 0.000
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'simulation' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav'
"xvlog -m64 --relax -prj simulation_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/datapath/hazardunit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazardunit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/flopenr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/zeroext.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zeroext
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/sl2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/signext.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/datapath/regfile.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/mux5.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux5
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/mux4.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/mux3.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/mux2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/flopencr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopencr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/datapath/alu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/adder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/controller/maindec.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/flopr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/flopcr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopcr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/controller/aludec.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/datapath/datapath.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/controller/controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/cache/mem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/cache/icache.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module icache
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/mips.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2458] undeclared symbol abort0, assumed default net type wire [C:/Users/will131/Documents/workspace/MIPS_V3.2/source/top.sv:24]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/simulation.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simulation
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto 8f400eb2585d4136bb1294319facdfaf --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot simulation_behav xil_defaultlib.simulation xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.hazardunit
Compiling module xil_defaultlib.flopenr(WIDTH=32)
Compiling module xil_defaultlib.adder(N=32)
Compiling module xil_defaultlib.mux3(WIDTH=32)
Compiling module xil_defaultlib.flopencr(WIDTH=64)
Compiling module xil_defaultlib.regfile(N=64)
Compiling module xil_defaultlib.signext(PART=16,ALL=64)
Compiling module xil_defaultlib.zeroext(PART=16,ALL=64)
Compiling module xil_defaultlib.sl2(N=32)
Compiling module xil_defaultlib.mux2(WIDTH=64)
Compiling module xil_defaultlib.flopcr(WIDTH=271)
Compiling module xil_defaultlib.mux3(WIDTH=64)
Compiling module xil_defaultlib.mux2(WIDTH=5)
Compiling module xil_defaultlib.alu(N=64)
Compiling module xil_defaultlib.flopr(WIDTH=133)
Compiling module xil_defaultlib.mux4(WIDTH=8)
Compiling module xil_defaultlib.zeroext(PART=8,ALL=64)
Compiling module xil_defaultlib.signext(PART=8,ALL=64)
Compiling module xil_defaultlib.zeroext(PART=32,ALL=64)
Compiling module xil_defaultlib.signext(PART=32,ALL=64)
Compiling module xil_defaultlib.mux5(WIDTH=64)
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.aludec
Compiling module xil_defaultlib.flopcr(WIDTH=14)
Compiling module xil_defaultlib.flopr(WIDTH=7)
Compiling module xil_defaultlib.flopr(WIDTH=2)
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.mem
Compiling module xil_defaultlib.icache
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.simulation
Compiling module xil_defaultlib.glbl
Built simulation snapshot simulation_behav

****** Webtalk v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav/xsim.dir/simulation_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav/xsim.dir/simulation_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Thu Jun 21 10:24:50 2018. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2016.4/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Thu Jun 21 10:24:50 2018...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 2483.066 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "simulation_behav -key {Behavioral:sim_1:Functional:simulation} -tclbatch {simulation.tcl} -view {C:/Users/will131/Documents/workspace/MIPS_V3.2/simulation_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.4
Time resolution is 1 ps
open_wave_config C:/Users/will131/Documents/workspace/MIPS_V3.2/simulation_behav.wcfg
WARNING: Simulation object /simulation/top/memno/instrcnt was not found in the design.
source simulation.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
REG 2=                  64
REG 3=                   1
REG 4=                   4
REG 5=                   5
REG 6=                   6
Write                    6 in                   64
REG 7=                   8
REG 8=                 532
REG 9=                   6
INFO: [USF-XSim-96] XSim completed. Design snapshot 'simulation_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 2483.066 ; gain = 0.000
run all
Write                    6 in                  100
Test-Cache ends!
       103
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 2483.066 ; gain = 0.000
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'simulation' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav'
"xvlog -m64 --relax -prj simulation_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/datapath/hazardunit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazardunit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/flopenr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/zeroext.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zeroext
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/sl2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/signext.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/datapath/regfile.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/mux5.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux5
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/mux4.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/mux3.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/mux2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/flopencr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopencr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/datapath/alu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/adder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/controller/maindec.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/flopr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/flopcr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopcr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/controller/aludec.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/datapath/datapath.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/controller/controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/cache/mem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/cache/icache.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module icache
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/mips.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2458] undeclared symbol abort0, assumed default net type wire [C:/Users/will131/Documents/workspace/MIPS_V3.2/source/top.sv:24]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/simulation.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simulation
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto 8f400eb2585d4136bb1294319facdfaf --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot simulation_behav xil_defaultlib.simulation xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.hazardunit
Compiling module xil_defaultlib.flopenr(WIDTH=32)
Compiling module xil_defaultlib.adder(N=32)
Compiling module xil_defaultlib.mux3(WIDTH=32)
Compiling module xil_defaultlib.flopencr(WIDTH=64)
Compiling module xil_defaultlib.regfile(N=64)
Compiling module xil_defaultlib.signext(PART=16,ALL=64)
Compiling module xil_defaultlib.zeroext(PART=16,ALL=64)
Compiling module xil_defaultlib.sl2(N=32)
Compiling module xil_defaultlib.mux2(WIDTH=64)
Compiling module xil_defaultlib.flopcr(WIDTH=271)
Compiling module xil_defaultlib.mux3(WIDTH=64)
Compiling module xil_defaultlib.mux2(WIDTH=5)
Compiling module xil_defaultlib.alu(N=64)
Compiling module xil_defaultlib.flopr(WIDTH=133)
Compiling module xil_defaultlib.mux4(WIDTH=8)
Compiling module xil_defaultlib.zeroext(PART=8,ALL=64)
Compiling module xil_defaultlib.signext(PART=8,ALL=64)
Compiling module xil_defaultlib.zeroext(PART=32,ALL=64)
Compiling module xil_defaultlib.signext(PART=32,ALL=64)
Compiling module xil_defaultlib.mux5(WIDTH=64)
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.aludec
Compiling module xil_defaultlib.flopcr(WIDTH=14)
Compiling module xil_defaultlib.flopr(WIDTH=7)
Compiling module xil_defaultlib.flopr(WIDTH=2)
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.mem
Compiling module xil_defaultlib.icache
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.simulation
Compiling module xil_defaultlib.glbl
Built simulation snapshot simulation_behav

****** Webtalk v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav/xsim.dir/simulation_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav/xsim.dir/simulation_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Thu Jun 21 10:41:35 2018. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2016.4/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Thu Jun 21 10:41:35 2018...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 2483.066 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "simulation_behav -key {Behavioral:sim_1:Functional:simulation} -tclbatch {simulation.tcl} -view {C:/Users/will131/Documents/workspace/MIPS_V3.2/simulation_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.4
Time resolution is 1 ps
open_wave_config C:/Users/will131/Documents/workspace/MIPS_V3.2/simulation_behav.wcfg
WARNING: Simulation object /simulation/top/memno/instrcnt was not found in the design.
source simulation.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
REG 2=                  64
REG 3=                   1
REG 4=                   4
REG 5=                   5
REG 6=                   6
Write                    6 in                   64
REG 7=                   8
REG 8=                 532
REG 9=                   6
INFO: [USF-XSim-96] XSim completed. Design snapshot 'simulation_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 2483.066 ; gain = 0.000
run 2000 ns
Write                    6 in                  100
Test-Cache ends!
       103
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 2483.066 ; gain = 0.000
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'simulation' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav'
"xvlog -m64 --relax -prj simulation_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/datapath/hazardunit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazardunit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/flopenr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/zeroext.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zeroext
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/sl2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/signext.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/datapath/regfile.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/mux5.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux5
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/mux4.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/mux3.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/mux2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/flopencr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopencr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/datapath/alu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/adder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/controller/maindec.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/flopr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/flopcr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopcr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/controller/aludec.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/datapath/datapath.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/controller/controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/cache/mem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/cache/icache.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module icache
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/mips.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2458] undeclared symbol abort0, assumed default net type wire [C:/Users/will131/Documents/workspace/MIPS_V3.2/source/top.sv:24]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/simulation.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simulation
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto 8f400eb2585d4136bb1294319facdfaf --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot simulation_behav xil_defaultlib.simulation xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.hazardunit
Compiling module xil_defaultlib.flopenr(WIDTH=32)
Compiling module xil_defaultlib.adder(N=32)
Compiling module xil_defaultlib.mux3(WIDTH=32)
Compiling module xil_defaultlib.flopencr(WIDTH=64)
Compiling module xil_defaultlib.regfile(N=64)
Compiling module xil_defaultlib.signext(PART=16,ALL=64)
Compiling module xil_defaultlib.zeroext(PART=16,ALL=64)
Compiling module xil_defaultlib.sl2(N=32)
Compiling module xil_defaultlib.mux2(WIDTH=64)
Compiling module xil_defaultlib.flopcr(WIDTH=271)
Compiling module xil_defaultlib.mux3(WIDTH=64)
Compiling module xil_defaultlib.mux2(WIDTH=5)
Compiling module xil_defaultlib.alu(N=64)
Compiling module xil_defaultlib.flopr(WIDTH=133)
Compiling module xil_defaultlib.mux4(WIDTH=8)
Compiling module xil_defaultlib.zeroext(PART=8,ALL=64)
Compiling module xil_defaultlib.signext(PART=8,ALL=64)
Compiling module xil_defaultlib.zeroext(PART=32,ALL=64)
Compiling module xil_defaultlib.signext(PART=32,ALL=64)
Compiling module xil_defaultlib.mux5(WIDTH=64)
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.aludec
Compiling module xil_defaultlib.flopcr(WIDTH=14)
Compiling module xil_defaultlib.flopr(WIDTH=7)
Compiling module xil_defaultlib.flopr(WIDTH=2)
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.mem
Compiling module xil_defaultlib.icache
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.simulation
Compiling module xil_defaultlib.glbl
Built simulation snapshot simulation_behav

****** Webtalk v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav/xsim.dir/simulation_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav/xsim.dir/simulation_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Thu Jun 21 10:50:35 2018. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2016.4/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Thu Jun 21 10:50:35 2018...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 2483.066 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "simulation_behav -key {Behavioral:sim_1:Functional:simulation} -tclbatch {simulation.tcl} -view {C:/Users/will131/Documents/workspace/MIPS_V3.2/simulation_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.4
Time resolution is 1 ps
open_wave_config C:/Users/will131/Documents/workspace/MIPS_V3.2/simulation_behav.wcfg
WARNING: Simulation object /simulation/top/memno/instrcnt was not found in the design.
source simulation.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
REG 2=                  64
REG 3=                   1
REG 4=                   4
REG 5=                   5
REG 6=                   6
Write                    6 in                   64
REG 7=                   8
REG 8=                 532
REG 9=                   6
INFO: [USF-XSim-96] XSim completed. Design snapshot 'simulation_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 2483.066 ; gain = 0.000
run 2000 ns
Write                    6 in                  100
Test-Cache ends!
       103
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 2483.066 ; gain = 0.000
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'simulation' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav'
"xvlog -m64 --relax -prj simulation_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/datapath/hazardunit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazardunit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/flopenr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/zeroext.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zeroext
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/sl2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/signext.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/datapath/regfile.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/mux5.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux5
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/mux4.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/mux3.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/mux2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/flopencr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopencr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/datapath/alu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/adder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/controller/maindec.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/flopr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/flopcr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopcr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/controller/aludec.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/datapath/datapath.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/controller/controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/cache/mem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/cache/icache.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module icache
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/mips.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2458] undeclared symbol abort0, assumed default net type wire [C:/Users/will131/Documents/workspace/MIPS_V3.2/source/top.sv:24]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/simulation.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simulation
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto 8f400eb2585d4136bb1294319facdfaf --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot simulation_behav xil_defaultlib.simulation xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.hazardunit
Compiling module xil_defaultlib.flopenr(WIDTH=32)
Compiling module xil_defaultlib.adder(N=32)
Compiling module xil_defaultlib.mux3(WIDTH=32)
Compiling module xil_defaultlib.flopencr(WIDTH=64)
Compiling module xil_defaultlib.regfile(N=64)
Compiling module xil_defaultlib.signext(PART=16,ALL=64)
Compiling module xil_defaultlib.zeroext(PART=16,ALL=64)
Compiling module xil_defaultlib.sl2(N=32)
Compiling module xil_defaultlib.mux2(WIDTH=64)
Compiling module xil_defaultlib.flopcr(WIDTH=271)
Compiling module xil_defaultlib.mux3(WIDTH=64)
Compiling module xil_defaultlib.mux2(WIDTH=5)
Compiling module xil_defaultlib.alu(N=64)
Compiling module xil_defaultlib.flopr(WIDTH=133)
Compiling module xil_defaultlib.mux4(WIDTH=8)
Compiling module xil_defaultlib.zeroext(PART=8,ALL=64)
Compiling module xil_defaultlib.signext(PART=8,ALL=64)
Compiling module xil_defaultlib.zeroext(PART=32,ALL=64)
Compiling module xil_defaultlib.signext(PART=32,ALL=64)
Compiling module xil_defaultlib.mux5(WIDTH=64)
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.aludec
Compiling module xil_defaultlib.flopcr(WIDTH=14)
Compiling module xil_defaultlib.flopr(WIDTH=7)
Compiling module xil_defaultlib.flopr(WIDTH=2)
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.mem
Compiling module xil_defaultlib.icache
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.simulation
Compiling module xil_defaultlib.glbl
Built simulation snapshot simulation_behav

****** Webtalk v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav/xsim.dir/simulation_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav/xsim.dir/simulation_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Thu Jun 21 10:54:33 2018. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2016.4/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Thu Jun 21 10:54:33 2018...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 2483.066 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "simulation_behav -key {Behavioral:sim_1:Functional:simulation} -tclbatch {simulation.tcl} -view {C:/Users/will131/Documents/workspace/MIPS_V3.2/simulation_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.4
Time resolution is 1 ps
open_wave_config C:/Users/will131/Documents/workspace/MIPS_V3.2/simulation_behav.wcfg
WARNING: Simulation object /simulation/top/memno/instrcnt was not found in the design.
source simulation.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
REG 2=                  64
REG 3=                   1
REG 4=                   4
REG 5=                   5
REG 6=                   6
Write                    6 in                   64
REG 7=                   8
REG 8=                 532
REG 9=                   6
INFO: [USF-XSim-96] XSim completed. Design snapshot 'simulation_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 2483.066 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 2483.066 ; gain = 0.000
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'simulation' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav'
"xvlog -m64 --relax -prj simulation_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/datapath/hazardunit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazardunit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/flopenr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/zeroext.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zeroext
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/sl2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/signext.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/datapath/regfile.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/mux5.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux5
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/mux4.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/mux3.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/mux2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/flopencr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopencr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/datapath/alu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/adder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/controller/maindec.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/flopr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/flopcr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopcr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/controller/aludec.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/datapath/datapath.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/controller/controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/cache/mem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/cache/icache.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module icache
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/mips.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2458] undeclared symbol abort0, assumed default net type wire [C:/Users/will131/Documents/workspace/MIPS_V3.2/source/top.sv:24]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/simulation.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simulation
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto 8f400eb2585d4136bb1294319facdfaf --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot simulation_behav xil_defaultlib.simulation xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.hazardunit
Compiling module xil_defaultlib.flopenr(WIDTH=32)
Compiling module xil_defaultlib.adder(N=32)
Compiling module xil_defaultlib.mux3(WIDTH=32)
Compiling module xil_defaultlib.flopencr(WIDTH=64)
Compiling module xil_defaultlib.regfile(N=64)
Compiling module xil_defaultlib.signext(PART=16,ALL=64)
Compiling module xil_defaultlib.zeroext(PART=16,ALL=64)
Compiling module xil_defaultlib.sl2(N=32)
Compiling module xil_defaultlib.mux2(WIDTH=64)
Compiling module xil_defaultlib.flopcr(WIDTH=271)
Compiling module xil_defaultlib.mux3(WIDTH=64)
Compiling module xil_defaultlib.mux2(WIDTH=5)
Compiling module xil_defaultlib.alu(N=64)
Compiling module xil_defaultlib.flopr(WIDTH=133)
Compiling module xil_defaultlib.mux4(WIDTH=8)
Compiling module xil_defaultlib.zeroext(PART=8,ALL=64)
Compiling module xil_defaultlib.signext(PART=8,ALL=64)
Compiling module xil_defaultlib.zeroext(PART=32,ALL=64)
Compiling module xil_defaultlib.signext(PART=32,ALL=64)
Compiling module xil_defaultlib.mux5(WIDTH=64)
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.aludec
Compiling module xil_defaultlib.flopcr(WIDTH=14)
Compiling module xil_defaultlib.flopr(WIDTH=7)
Compiling module xil_defaultlib.flopr(WIDTH=2)
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.mem
Compiling module xil_defaultlib.icache
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.simulation
Compiling module xil_defaultlib.glbl
Built simulation snapshot simulation_behav

****** Webtalk v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav/xsim.dir/simulation_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav/xsim.dir/simulation_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Thu Jun 21 10:56:30 2018. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2016.4/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Thu Jun 21 10:56:30 2018...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 2483.066 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "simulation_behav -key {Behavioral:sim_1:Functional:simulation} -tclbatch {simulation.tcl} -view {C:/Users/will131/Documents/workspace/MIPS_V3.2/simulation_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.4
Time resolution is 1 ps
open_wave_config C:/Users/will131/Documents/workspace/MIPS_V3.2/simulation_behav.wcfg
WARNING: Simulation object /simulation/top/memno/instrcnt was not found in the design.
source simulation.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
REG 2=                  64
REG 3=                   1
REG 4=                   4
REG 5=                   5
REG 6=                   6
Write                    6 in                   64
REG 7=                   8
REG 8=                 532
REG 9=                   6
INFO: [USF-XSim-96] XSim completed. Design snapshot 'simulation_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 2483.066 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 2483.066 ; gain = 0.000
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'simulation' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav'
"xvlog -m64 --relax -prj simulation_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/datapath/hazardunit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazardunit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/flopenr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/zeroext.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zeroext
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/sl2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/signext.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/datapath/regfile.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/mux5.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux5
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/mux4.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/mux3.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/mux2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/flopencr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopencr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/datapath/alu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/adder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/controller/maindec.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/flopr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/flopcr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopcr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/controller/aludec.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/datapath/datapath.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/controller/controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/cache/mem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/cache/icache.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module icache
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/mips.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2458] undeclared symbol abort0, assumed default net type wire [C:/Users/will131/Documents/workspace/MIPS_V3.2/source/top.sv:24]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/simulation.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simulation
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto 8f400eb2585d4136bb1294319facdfaf --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot simulation_behav xil_defaultlib.simulation xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-1546] variable icache_data might have multiple concurrent drivers [C:/Users/will131/Documents/workspace/MIPS_V3.2/source/cache/icache.sv:192]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'simulation' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav'
"xvlog -m64 --relax -prj simulation_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/datapath/hazardunit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazardunit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/flopenr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/zeroext.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zeroext
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/sl2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/signext.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/datapath/regfile.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/mux5.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux5
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/mux4.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/mux3.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/mux2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/flopencr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopencr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/datapath/alu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/adder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/controller/maindec.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/flopr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/flopcr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopcr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/controller/aludec.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/datapath/datapath.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/controller/controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/cache/mem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/cache/icache.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module icache
ERROR: [VRFC 10-91] icache_data is not declared [C:/Users/will131/Documents/workspace/MIPS_V3.2/source/cache/icache.sv:180]
ERROR: [VRFC 10-91] icache_data is not declared [C:/Users/will131/Documents/workspace/MIPS_V3.2/source/cache/icache.sv:182]
ERROR: [VRFC 10-91] icache_data is not declared [C:/Users/will131/Documents/workspace/MIPS_V3.2/source/cache/icache.sv:187]
ERROR: [VRFC 10-91] icache_data is not declared [C:/Users/will131/Documents/workspace/MIPS_V3.2/source/cache/icache.sv:193]
ERROR: [VRFC 10-1040] module icache ignored due to previous errors [C:/Users/will131/Documents/workspace/MIPS_V3.2/source/cache/icache.sv:2]
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'simulation' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav'
"xvlog -m64 --relax -prj simulation_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/datapath/hazardunit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazardunit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/flopenr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/zeroext.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zeroext
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/sl2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/signext.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/datapath/regfile.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/mux5.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux5
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/mux4.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/mux3.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/mux2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/flopencr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopencr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/datapath/alu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/adder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/controller/maindec.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/flopr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/flopcr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopcr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/controller/aludec.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/datapath/datapath.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/controller/controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/cache/mem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/cache/icache.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module icache
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/mips.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2458] undeclared symbol abort0, assumed default net type wire [C:/Users/will131/Documents/workspace/MIPS_V3.2/source/top.sv:24]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/simulation.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simulation
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto 8f400eb2585d4136bb1294319facdfaf --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot simulation_behav xil_defaultlib.simulation xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.hazardunit
Compiling module xil_defaultlib.flopenr(WIDTH=32)
Compiling module xil_defaultlib.adder(N=32)
Compiling module xil_defaultlib.mux3(WIDTH=32)
Compiling module xil_defaultlib.flopencr(WIDTH=64)
Compiling module xil_defaultlib.regfile(N=64)
Compiling module xil_defaultlib.signext(PART=16,ALL=64)
Compiling module xil_defaultlib.zeroext(PART=16,ALL=64)
Compiling module xil_defaultlib.sl2(N=32)
Compiling module xil_defaultlib.mux2(WIDTH=64)
Compiling module xil_defaultlib.flopcr(WIDTH=271)
Compiling module xil_defaultlib.mux3(WIDTH=64)
Compiling module xil_defaultlib.mux2(WIDTH=5)
Compiling module xil_defaultlib.alu(N=64)
Compiling module xil_defaultlib.flopr(WIDTH=133)
Compiling module xil_defaultlib.mux4(WIDTH=8)
Compiling module xil_defaultlib.zeroext(PART=8,ALL=64)
Compiling module xil_defaultlib.signext(PART=8,ALL=64)
Compiling module xil_defaultlib.zeroext(PART=32,ALL=64)
Compiling module xil_defaultlib.signext(PART=32,ALL=64)
Compiling module xil_defaultlib.mux5(WIDTH=64)
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.aludec
Compiling module xil_defaultlib.flopcr(WIDTH=14)
Compiling module xil_defaultlib.flopr(WIDTH=7)
Compiling module xil_defaultlib.flopr(WIDTH=2)
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.mem
Compiling module xil_defaultlib.icache
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.simulation
Compiling module xil_defaultlib.glbl
Built simulation snapshot simulation_behav

****** Webtalk v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav/xsim.dir/simulation_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav/xsim.dir/simulation_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Thu Jun 21 10:59:19 2018. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2016.4/doc/webtalk_introduction.html.
webtalk_transmit: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 49.949 ; gain = 0.008
INFO: [Common 17-206] Exiting Webtalk at Thu Jun 21 10:59:19 2018...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 2483.066 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '11' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "simulation_behav -key {Behavioral:sim_1:Functional:simulation} -tclbatch {simulation.tcl} -view {C:/Users/will131/Documents/workspace/MIPS_V3.2/simulation_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.4
Time resolution is 1 ps
open_wave_config C:/Users/will131/Documents/workspace/MIPS_V3.2/simulation_behav.wcfg
WARNING: Simulation object /simulation/top/memno/instrcnt was not found in the design.
source simulation.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
REG 2=                  64
REG 3=                   1
REG 4=                   4
REG 5=                   5
REG 6=                   6
Write                    6 in                   64
REG 7=                   8
REG 8=                 532
REG 9=                   6
INFO: [USF-XSim-96] XSim completed. Design snapshot 'simulation_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:15 . Memory (MB): peak = 2483.066 ; gain = 0.000
run 2000 ns
Write                    6 in                  100
Test-Cache ends!
       103
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 4
[Thu Jun 21 11:51:56 2018] Launched synth_1...
Run output will be captured here: C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.runs/synth_1/runme.log
[Thu Jun 21 11:51:56 2018] Launched impl_1...
Run output will be captured here: C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.runs/impl_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 2483.066 ; gain = 0.000
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2016.4
  **** Build date : Jan 23 2017-19:37:29
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.


connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 2483.066 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292710305A
set_property PROGRAM.FILE {C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.runs/impl_1/onboard.bit} [lindex [get_hw_devices xc7a100t_0] 0]
current_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
set_property PROBES.FILE {} [lindex [get_hw_devices xc7a100t_0] 0]
set_property PROGRAM.FILE {C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.runs/impl_1/onboard.bit} [lindex [get_hw_devices xc7a100t_0] 0]
program_hw_devices [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
WARNING: [Labtoolstcl 44-130] No matching hw_ilas were found.
WARNING: [Labtoolstcl 44-130] No matching hw_ilas were found.
WARNING: [Labtoolstcl 44-130] No matching hw_ilas were found.
WARNING: [Labtoolstcl 44-130] No matching hw_ilas were found.
exit
INFO: [Common 17-206] Exiting Vivado at Thu Jun 21 12:02:01 2018...
