{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1715132694456 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1715132694458 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May  7 21:44:54 2024 " "Processing started: Tue May  7 21:44:54 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1715132694458 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1715132694458 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=on --write_settings_files=off fft_sim -c fft_sim " "Command: quartus_eda --read_settings_files=on --write_settings_files=off fft_sim -c fft_sim" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1715132694458 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1715132695499 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "/homes/user/stud/fall21/mhr2154/Documents/fft_sim/fft/synthesis/submodules/auk_dspip_r22sdf_lib_pkg.vhd " "Can't generate netlist output files because the file \"/homes/user/stud/fall21/mhr2154/Documents/fft_sim/fft/synthesis/submodules/auk_dspip_r22sdf_lib_pkg.vhd\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1715132697261 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "/homes/user/stud/fall21/mhr2154/Documents/fft_sim/nco/synthesis/submodules/asj_dxx_g.v " "Can't generate netlist output files because the file \"/homes/user/stud/fall21/mhr2154/Documents/fft_sim/nco/synthesis/submodules/asj_dxx_g.v\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1715132697262 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "/homes/user/stud/fall21/mhr2154/Documents/fft_sim/nco/synthesis/submodules/asj_gal.v " "Can't generate netlist output files because the file \"/homes/user/stud/fall21/mhr2154/Documents/fft_sim/nco/synthesis/submodules/asj_gal.v\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1715132697262 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "/homes/user/stud/fall21/mhr2154/Documents/fft_sim/nco/synthesis/submodules/asj_altqmcpipe.v " "Can't generate netlist output files because the file \"/homes/user/stud/fall21/mhr2154/Documents/fft_sim/nco/synthesis/submodules/asj_altqmcpipe.v\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1715132697262 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "/homes/user/stud/fall21/mhr2154/Documents/fft_sim/fft/synthesis/submodules/auk_dspip_r22sdf_core.vhd " "Can't generate netlist output files because the file \"/homes/user/stud/fall21/mhr2154/Documents/fft_sim/fft/synthesis/submodules/auk_dspip_r22sdf_core.vhd\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1715132697262 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "/homes/user/stud/fall21/mhr2154/Documents/fft_sim/fft/synthesis/submodules/auk_dspip_r22sdf_stg_pipe.vhd " "Can't generate netlist output files because the file \"/homes/user/stud/fall21/mhr2154/Documents/fft_sim/fft/synthesis/submodules/auk_dspip_r22sdf_stg_pipe.vhd\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1715132697262 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "/homes/user/stud/fall21/mhr2154/Documents/fft_sim/fft/synthesis/submodules/altera_fft_dual_port_ram.vhd " "Can't generate netlist output files because the file \"/homes/user/stud/fall21/mhr2154/Documents/fft_sim/fft/synthesis/submodules/altera_fft_dual_port_ram.vhd\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1715132697262 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "/homes/user/stud/fall21/mhr2154/Documents/fft_sim/fft/synthesis/submodules/auk_dspip_r22sdf_enable_control.vhd " "Can't generate netlist output files because the file \"/homes/user/stud/fall21/mhr2154/Documents/fft_sim/fft/synthesis/submodules/auk_dspip_r22sdf_enable_control.vhd\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1715132697262 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "/homes/user/stud/fall21/mhr2154/Documents/fft_sim/nco/synthesis/submodules/asj_dxx.v " "Can't generate netlist output files because the file \"/homes/user/stud/fall21/mhr2154/Documents/fft_sim/nco/synthesis/submodules/asj_dxx.v\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1715132697262 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "/homes/user/stud/fall21/mhr2154/Documents/fft_sim/fft/synthesis/submodules/auk_dspip_r22sdf_cma.vhd " "Can't generate netlist output files because the file \"/homes/user/stud/fall21/mhr2154/Documents/fft_sim/fft/synthesis/submodules/auk_dspip_r22sdf_cma.vhd\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1715132697262 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "/homes/user/stud/fall21/mhr2154/Documents/fft_sim/nco/synthesis/submodules/asj_nco_mob_rw.v " "Can't generate netlist output files because the file \"/homes/user/stud/fall21/mhr2154/Documents/fft_sim/nco/synthesis/submodules/asj_nco_mob_rw.v\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1715132697262 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "/homes/user/stud/fall21/mhr2154/Documents/fft_sim/fft/synthesis/submodules/hyper_opt_OFF_pkg.vhd " "Can't generate netlist output files because the file \"/homes/user/stud/fall21/mhr2154/Documents/fft_sim/fft/synthesis/submodules/hyper_opt_OFF_pkg.vhd\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1715132697262 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "/homes/user/stud/fall21/mhr2154/Documents/fft_sim/fft/synthesis/submodules/auk_dspip_r22sdf_delay.vhd " "Can't generate netlist output files because the file \"/homes/user/stud/fall21/mhr2154/Documents/fft_sim/fft/synthesis/submodules/auk_dspip_r22sdf_delay.vhd\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1715132697262 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "/homes/user/stud/fall21/mhr2154/Documents/fft_sim/fft/synthesis/submodules/auk_dspip_r22sdf_bf_control.vhd " "Can't generate netlist output files because the file \"/homes/user/stud/fall21/mhr2154/Documents/fft_sim/fft/synthesis/submodules/auk_dspip_r22sdf_bf_control.vhd\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1715132697262 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "/homes/user/stud/fall21/mhr2154/Documents/fft_sim/fft/synthesis/submodules/auk_dspip_r22sdf_stage.vhd " "Can't generate netlist output files because the file \"/homes/user/stud/fall21/mhr2154/Documents/fft_sim/fft/synthesis/submodules/auk_dspip_r22sdf_stage.vhd\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1715132697262 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "/homes/user/stud/fall21/mhr2154/Documents/fft_sim/fft/synthesis/submodules/counter_module.sv " "Can't generate netlist output files because the file \"/homes/user/stud/fall21/mhr2154/Documents/fft_sim/fft/synthesis/submodules/counter_module.sv\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1715132697262 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "/homes/user/stud/fall21/mhr2154/Documents/fft_sim/fft/synthesis/submodules/auk_dspip_r22sdf_top.vhd " "Can't generate netlist output files because the file \"/homes/user/stud/fall21/mhr2154/Documents/fft_sim/fft/synthesis/submodules/auk_dspip_r22sdf_top.vhd\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1715132697262 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "/homes/user/stud/fall21/mhr2154/Documents/fft_sim/fft/synthesis/submodules/auk_dspip_r22sdf_counter.vhd " "Can't generate netlist output files because the file \"/homes/user/stud/fall21/mhr2154/Documents/fft_sim/fft/synthesis/submodules/auk_dspip_r22sdf_counter.vhd\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1715132697262 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "/homes/user/stud/fall21/mhr2154/Documents/fft_sim/fft/synthesis/submodules/auk_dspip_bit_reverse_reverse_carry_adder.vhd " "Can't generate netlist output files because the file \"/homes/user/stud/fall21/mhr2154/Documents/fft_sim/fft/synthesis/submodules/auk_dspip_bit_reverse_reverse_carry_adder.vhd\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1715132697262 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "/homes/user/stud/fall21/mhr2154/Documents/fft_sim/fft/synthesis/submodules/auk_dspip_r22sdf_addsub.vhd " "Can't generate netlist output files because the file \"/homes/user/stud/fall21/mhr2154/Documents/fft_sim/fft/synthesis/submodules/auk_dspip_r22sdf_addsub.vhd\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1715132697262 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "/homes/user/stud/fall21/mhr2154/Documents/fft_sim/fft/synthesis/submodules/apn_fft_mult_can.vhd " "Can't generate netlist output files because the file \"/homes/user/stud/fall21/mhr2154/Documents/fft_sim/fft/synthesis/submodules/apn_fft_mult_can.vhd\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1715132697262 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "/homes/user/stud/fall21/mhr2154/Documents/fft_sim/fft/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd " "Can't generate netlist output files because the file \"/homes/user/stud/fall21/mhr2154/Documents/fft_sim/fft/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1715132697262 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "/homes/user/stud/fall21/mhr2154/Documents/fft_sim/fft/synthesis/submodules/auk_dspip_r22sdf_bfii.vhd " "Can't generate netlist output files because the file \"/homes/user/stud/fall21/mhr2154/Documents/fft_sim/fft/synthesis/submodules/auk_dspip_r22sdf_bfii.vhd\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1715132697262 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "/homes/user/stud/fall21/mhr2154/Documents/fft_sim/nco/synthesis/submodules/asj_nco_isdr.v " "Can't generate netlist output files because the file \"/homes/user/stud/fall21/mhr2154/Documents/fft_sim/nco/synthesis/submodules/asj_nco_isdr.v\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1715132697263 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "/homes/user/stud/fall21/mhr2154/Documents/fft_sim/fft/synthesis/submodules/auk_dspip_r22sdf_bfi.vhd " "Can't generate netlist output files because the file \"/homes/user/stud/fall21/mhr2154/Documents/fft_sim/fft/synthesis/submodules/auk_dspip_r22sdf_bfi.vhd\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1715132697263 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "/homes/user/stud/fall21/mhr2154/Documents/fft_sim/nco/synthesis/submodules/asj_nco_as_m_cen.v " "Can't generate netlist output files because the file \"/homes/user/stud/fall21/mhr2154/Documents/fft_sim/nco/synthesis/submodules/asj_nco_as_m_cen.v\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1715132697263 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "/homes/user/stud/fall21/mhr2154/Documents/fft_sim/nco/synthesis/submodules/asj_nco_apr_dxx.v " "Can't generate netlist output files because the file \"/homes/user/stud/fall21/mhr2154/Documents/fft_sim/nco/synthesis/submodules/asj_nco_apr_dxx.v\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1715132697263 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "/homes/user/stud/fall21/mhr2154/Documents/fft_sim/fft/synthesis/submodules/altera_fft_single_port_rom.vhd " "Can't generate netlist output files because the file \"/homes/user/stud/fall21/mhr2154/Documents/fft_sim/fft/synthesis/submodules/altera_fft_single_port_rom.vhd\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1715132697263 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "/homes/user/stud/fall21/mhr2154/Documents/fft_sim/fft/synthesis/submodules/auk_dspip_bit_reverse_addr_control.vhd " "Can't generate netlist output files because the file \"/homes/user/stud/fall21/mhr2154/Documents/fft_sim/fft/synthesis/submodules/auk_dspip_bit_reverse_addr_control.vhd\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1715132697263 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "/homes/user/stud/fall21/mhr2154/Documents/fft_sim/fft/synthesis/submodules/auk_dspip_avalon_streaming_block_sink.vhd " "Can't generate netlist output files because the file \"/homes/user/stud/fall21/mhr2154/Documents/fft_sim/fft/synthesis/submodules/auk_dspip_avalon_streaming_block_sink.vhd\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1715132697263 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "/homes/user/stud/fall21/mhr2154/Documents/fft_sim/fft/synthesis/submodules/auk_dspip_r22sdf_lib_pkg.vhd " "Can't generate netlist output files because the license for encrypted file \"/homes/user/stud/fall21/mhr2154/Documents/fft_sim/fft/synthesis/submodules/auk_dspip_r22sdf_lib_pkg.vhd\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1715132697263 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "/homes/user/stud/fall21/mhr2154/Documents/fft_sim/nco/synthesis/submodules/asj_dxx_g.v " "Can't generate netlist output files because the license for encrypted file \"/homes/user/stud/fall21/mhr2154/Documents/fft_sim/nco/synthesis/submodules/asj_dxx_g.v\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1715132697263 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "/homes/user/stud/fall21/mhr2154/Documents/fft_sim/nco/synthesis/submodules/asj_gal.v " "Can't generate netlist output files because the license for encrypted file \"/homes/user/stud/fall21/mhr2154/Documents/fft_sim/nco/synthesis/submodules/asj_gal.v\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1715132697263 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "/homes/user/stud/fall21/mhr2154/Documents/fft_sim/nco/synthesis/submodules/asj_altqmcpipe.v " "Can't generate netlist output files because the license for encrypted file \"/homes/user/stud/fall21/mhr2154/Documents/fft_sim/nco/synthesis/submodules/asj_altqmcpipe.v\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1715132697263 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "/homes/user/stud/fall21/mhr2154/Documents/fft_sim/fft/synthesis/submodules/auk_dspip_r22sdf_core.vhd " "Can't generate netlist output files because the license for encrypted file \"/homes/user/stud/fall21/mhr2154/Documents/fft_sim/fft/synthesis/submodules/auk_dspip_r22sdf_core.vhd\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1715132697263 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "/homes/user/stud/fall21/mhr2154/Documents/fft_sim/fft/synthesis/submodules/auk_dspip_r22sdf_stg_pipe.vhd " "Can't generate netlist output files because the license for encrypted file \"/homes/user/stud/fall21/mhr2154/Documents/fft_sim/fft/synthesis/submodules/auk_dspip_r22sdf_stg_pipe.vhd\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1715132697263 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "/homes/user/stud/fall21/mhr2154/Documents/fft_sim/fft/synthesis/submodules/altera_fft_dual_port_ram.vhd " "Can't generate netlist output files because the license for encrypted file \"/homes/user/stud/fall21/mhr2154/Documents/fft_sim/fft/synthesis/submodules/altera_fft_dual_port_ram.vhd\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1715132697263 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "/homes/user/stud/fall21/mhr2154/Documents/fft_sim/fft/synthesis/submodules/auk_dspip_r22sdf_enable_control.vhd " "Can't generate netlist output files because the license for encrypted file \"/homes/user/stud/fall21/mhr2154/Documents/fft_sim/fft/synthesis/submodules/auk_dspip_r22sdf_enable_control.vhd\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1715132697263 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "/homes/user/stud/fall21/mhr2154/Documents/fft_sim/nco/synthesis/submodules/asj_dxx.v " "Can't generate netlist output files because the license for encrypted file \"/homes/user/stud/fall21/mhr2154/Documents/fft_sim/nco/synthesis/submodules/asj_dxx.v\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1715132697263 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "/homes/user/stud/fall21/mhr2154/Documents/fft_sim/fft/synthesis/submodules/auk_dspip_r22sdf_cma.vhd " "Can't generate netlist output files because the license for encrypted file \"/homes/user/stud/fall21/mhr2154/Documents/fft_sim/fft/synthesis/submodules/auk_dspip_r22sdf_cma.vhd\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1715132697263 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "/homes/user/stud/fall21/mhr2154/Documents/fft_sim/nco/synthesis/submodules/asj_nco_mob_rw.v " "Can't generate netlist output files because the license for encrypted file \"/homes/user/stud/fall21/mhr2154/Documents/fft_sim/nco/synthesis/submodules/asj_nco_mob_rw.v\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1715132697263 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "/homes/user/stud/fall21/mhr2154/Documents/fft_sim/fft/synthesis/submodules/hyper_opt_OFF_pkg.vhd " "Can't generate netlist output files because the license for encrypted file \"/homes/user/stud/fall21/mhr2154/Documents/fft_sim/fft/synthesis/submodules/hyper_opt_OFF_pkg.vhd\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1715132697263 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "/homes/user/stud/fall21/mhr2154/Documents/fft_sim/fft/synthesis/submodules/auk_dspip_r22sdf_delay.vhd " "Can't generate netlist output files because the license for encrypted file \"/homes/user/stud/fall21/mhr2154/Documents/fft_sim/fft/synthesis/submodules/auk_dspip_r22sdf_delay.vhd\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1715132697263 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "/homes/user/stud/fall21/mhr2154/Documents/fft_sim/fft/synthesis/submodules/auk_dspip_r22sdf_bf_control.vhd " "Can't generate netlist output files because the license for encrypted file \"/homes/user/stud/fall21/mhr2154/Documents/fft_sim/fft/synthesis/submodules/auk_dspip_r22sdf_bf_control.vhd\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1715132697263 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "/homes/user/stud/fall21/mhr2154/Documents/fft_sim/fft/synthesis/submodules/auk_dspip_r22sdf_stage.vhd " "Can't generate netlist output files because the license for encrypted file \"/homes/user/stud/fall21/mhr2154/Documents/fft_sim/fft/synthesis/submodules/auk_dspip_r22sdf_stage.vhd\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1715132697263 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "/homes/user/stud/fall21/mhr2154/Documents/fft_sim/fft/synthesis/submodules/counter_module.sv " "Can't generate netlist output files because the license for encrypted file \"/homes/user/stud/fall21/mhr2154/Documents/fft_sim/fft/synthesis/submodules/counter_module.sv\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1715132697263 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "/homes/user/stud/fall21/mhr2154/Documents/fft_sim/fft/synthesis/submodules/auk_dspip_r22sdf_top.vhd " "Can't generate netlist output files because the license for encrypted file \"/homes/user/stud/fall21/mhr2154/Documents/fft_sim/fft/synthesis/submodules/auk_dspip_r22sdf_top.vhd\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1715132697263 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "/homes/user/stud/fall21/mhr2154/Documents/fft_sim/fft/synthesis/submodules/auk_dspip_r22sdf_counter.vhd " "Can't generate netlist output files because the license for encrypted file \"/homes/user/stud/fall21/mhr2154/Documents/fft_sim/fft/synthesis/submodules/auk_dspip_r22sdf_counter.vhd\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1715132697263 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "/homes/user/stud/fall21/mhr2154/Documents/fft_sim/fft/synthesis/submodules/auk_dspip_bit_reverse_reverse_carry_adder.vhd " "Can't generate netlist output files because the license for encrypted file \"/homes/user/stud/fall21/mhr2154/Documents/fft_sim/fft/synthesis/submodules/auk_dspip_bit_reverse_reverse_carry_adder.vhd\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1715132697263 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "/homes/user/stud/fall21/mhr2154/Documents/fft_sim/fft/synthesis/submodules/auk_dspip_r22sdf_addsub.vhd " "Can't generate netlist output files because the license for encrypted file \"/homes/user/stud/fall21/mhr2154/Documents/fft_sim/fft/synthesis/submodules/auk_dspip_r22sdf_addsub.vhd\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1715132697263 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "/homes/user/stud/fall21/mhr2154/Documents/fft_sim/fft/synthesis/submodules/apn_fft_mult_can.vhd " "Can't generate netlist output files because the license for encrypted file \"/homes/user/stud/fall21/mhr2154/Documents/fft_sim/fft/synthesis/submodules/apn_fft_mult_can.vhd\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1715132697263 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "/homes/user/stud/fall21/mhr2154/Documents/fft_sim/fft/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd " "Can't generate netlist output files because the license for encrypted file \"/homes/user/stud/fall21/mhr2154/Documents/fft_sim/fft/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1715132697263 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "/homes/user/stud/fall21/mhr2154/Documents/fft_sim/fft/synthesis/submodules/auk_dspip_r22sdf_bfii.vhd " "Can't generate netlist output files because the license for encrypted file \"/homes/user/stud/fall21/mhr2154/Documents/fft_sim/fft/synthesis/submodules/auk_dspip_r22sdf_bfii.vhd\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1715132697263 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "/homes/user/stud/fall21/mhr2154/Documents/fft_sim/nco/synthesis/submodules/asj_nco_isdr.v " "Can't generate netlist output files because the license for encrypted file \"/homes/user/stud/fall21/mhr2154/Documents/fft_sim/nco/synthesis/submodules/asj_nco_isdr.v\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1715132697263 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "/homes/user/stud/fall21/mhr2154/Documents/fft_sim/fft/synthesis/submodules/auk_dspip_r22sdf_bfi.vhd " "Can't generate netlist output files because the license for encrypted file \"/homes/user/stud/fall21/mhr2154/Documents/fft_sim/fft/synthesis/submodules/auk_dspip_r22sdf_bfi.vhd\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1715132697264 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "/homes/user/stud/fall21/mhr2154/Documents/fft_sim/nco/synthesis/submodules/asj_nco_as_m_cen.v " "Can't generate netlist output files because the license for encrypted file \"/homes/user/stud/fall21/mhr2154/Documents/fft_sim/nco/synthesis/submodules/asj_nco_as_m_cen.v\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1715132697264 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "/homes/user/stud/fall21/mhr2154/Documents/fft_sim/nco/synthesis/submodules/asj_nco_apr_dxx.v " "Can't generate netlist output files because the license for encrypted file \"/homes/user/stud/fall21/mhr2154/Documents/fft_sim/nco/synthesis/submodules/asj_nco_apr_dxx.v\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1715132697264 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "/homes/user/stud/fall21/mhr2154/Documents/fft_sim/fft/synthesis/submodules/altera_fft_single_port_rom.vhd " "Can't generate netlist output files because the license for encrypted file \"/homes/user/stud/fall21/mhr2154/Documents/fft_sim/fft/synthesis/submodules/altera_fft_single_port_rom.vhd\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1715132697264 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "/homes/user/stud/fall21/mhr2154/Documents/fft_sim/fft/synthesis/submodules/auk_dspip_bit_reverse_addr_control.vhd " "Can't generate netlist output files because the license for encrypted file \"/homes/user/stud/fall21/mhr2154/Documents/fft_sim/fft/synthesis/submodules/auk_dspip_bit_reverse_addr_control.vhd\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1715132697264 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "/homes/user/stud/fall21/mhr2154/Documents/fft_sim/fft/synthesis/submodules/auk_dspip_avalon_streaming_block_sink.vhd " "Can't generate netlist output files because the license for encrypted file \"/homes/user/stud/fall21/mhr2154/Documents/fft_sim/fft/synthesis/submodules/auk_dspip_avalon_streaming_block_sink.vhd\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1715132697264 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "/homes/user/stud/fall21/mhr2154/Documents/fft_sim/fft/synthesis/submodules/auk_dspip_r22sdf_lib_pkg.vhd " "Can't generate netlist output files because the file \"/homes/user/stud/fall21/mhr2154/Documents/fft_sim/fft/synthesis/submodules/auk_dspip_r22sdf_lib_pkg.vhd\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1715132699003 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "/homes/user/stud/fall21/mhr2154/Documents/fft_sim/nco/synthesis/submodules/asj_dxx_g.v " "Can't generate netlist output files because the file \"/homes/user/stud/fall21/mhr2154/Documents/fft_sim/nco/synthesis/submodules/asj_dxx_g.v\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1715132699004 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "/homes/user/stud/fall21/mhr2154/Documents/fft_sim/nco/synthesis/submodules/asj_gal.v " "Can't generate netlist output files because the file \"/homes/user/stud/fall21/mhr2154/Documents/fft_sim/nco/synthesis/submodules/asj_gal.v\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1715132699004 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "/homes/user/stud/fall21/mhr2154/Documents/fft_sim/nco/synthesis/submodules/asj_altqmcpipe.v " "Can't generate netlist output files because the file \"/homes/user/stud/fall21/mhr2154/Documents/fft_sim/nco/synthesis/submodules/asj_altqmcpipe.v\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1715132699004 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "/homes/user/stud/fall21/mhr2154/Documents/fft_sim/fft/synthesis/submodules/auk_dspip_r22sdf_core.vhd " "Can't generate netlist output files because the file \"/homes/user/stud/fall21/mhr2154/Documents/fft_sim/fft/synthesis/submodules/auk_dspip_r22sdf_core.vhd\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1715132699004 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "/homes/user/stud/fall21/mhr2154/Documents/fft_sim/fft/synthesis/submodules/auk_dspip_r22sdf_stg_pipe.vhd " "Can't generate netlist output files because the file \"/homes/user/stud/fall21/mhr2154/Documents/fft_sim/fft/synthesis/submodules/auk_dspip_r22sdf_stg_pipe.vhd\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1715132699004 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "/homes/user/stud/fall21/mhr2154/Documents/fft_sim/fft/synthesis/submodules/altera_fft_dual_port_ram.vhd " "Can't generate netlist output files because the file \"/homes/user/stud/fall21/mhr2154/Documents/fft_sim/fft/synthesis/submodules/altera_fft_dual_port_ram.vhd\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1715132699004 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "/homes/user/stud/fall21/mhr2154/Documents/fft_sim/fft/synthesis/submodules/auk_dspip_r22sdf_enable_control.vhd " "Can't generate netlist output files because the file \"/homes/user/stud/fall21/mhr2154/Documents/fft_sim/fft/synthesis/submodules/auk_dspip_r22sdf_enable_control.vhd\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1715132699004 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "/homes/user/stud/fall21/mhr2154/Documents/fft_sim/nco/synthesis/submodules/asj_dxx.v " "Can't generate netlist output files because the file \"/homes/user/stud/fall21/mhr2154/Documents/fft_sim/nco/synthesis/submodules/asj_dxx.v\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1715132699004 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "/homes/user/stud/fall21/mhr2154/Documents/fft_sim/fft/synthesis/submodules/auk_dspip_r22sdf_cma.vhd " "Can't generate netlist output files because the file \"/homes/user/stud/fall21/mhr2154/Documents/fft_sim/fft/synthesis/submodules/auk_dspip_r22sdf_cma.vhd\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1715132699004 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "/homes/user/stud/fall21/mhr2154/Documents/fft_sim/nco/synthesis/submodules/asj_nco_mob_rw.v " "Can't generate netlist output files because the file \"/homes/user/stud/fall21/mhr2154/Documents/fft_sim/nco/synthesis/submodules/asj_nco_mob_rw.v\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1715132699004 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "/homes/user/stud/fall21/mhr2154/Documents/fft_sim/fft/synthesis/submodules/hyper_opt_OFF_pkg.vhd " "Can't generate netlist output files because the file \"/homes/user/stud/fall21/mhr2154/Documents/fft_sim/fft/synthesis/submodules/hyper_opt_OFF_pkg.vhd\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1715132699004 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "/homes/user/stud/fall21/mhr2154/Documents/fft_sim/fft/synthesis/submodules/auk_dspip_r22sdf_delay.vhd " "Can't generate netlist output files because the file \"/homes/user/stud/fall21/mhr2154/Documents/fft_sim/fft/synthesis/submodules/auk_dspip_r22sdf_delay.vhd\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1715132699004 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "/homes/user/stud/fall21/mhr2154/Documents/fft_sim/fft/synthesis/submodules/auk_dspip_r22sdf_bf_control.vhd " "Can't generate netlist output files because the file \"/homes/user/stud/fall21/mhr2154/Documents/fft_sim/fft/synthesis/submodules/auk_dspip_r22sdf_bf_control.vhd\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1715132699004 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "/homes/user/stud/fall21/mhr2154/Documents/fft_sim/fft/synthesis/submodules/auk_dspip_r22sdf_stage.vhd " "Can't generate netlist output files because the file \"/homes/user/stud/fall21/mhr2154/Documents/fft_sim/fft/synthesis/submodules/auk_dspip_r22sdf_stage.vhd\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1715132699004 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "/homes/user/stud/fall21/mhr2154/Documents/fft_sim/fft/synthesis/submodules/counter_module.sv " "Can't generate netlist output files because the file \"/homes/user/stud/fall21/mhr2154/Documents/fft_sim/fft/synthesis/submodules/counter_module.sv\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1715132699005 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "/homes/user/stud/fall21/mhr2154/Documents/fft_sim/fft/synthesis/submodules/auk_dspip_r22sdf_top.vhd " "Can't generate netlist output files because the file \"/homes/user/stud/fall21/mhr2154/Documents/fft_sim/fft/synthesis/submodules/auk_dspip_r22sdf_top.vhd\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1715132699005 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "/homes/user/stud/fall21/mhr2154/Documents/fft_sim/fft/synthesis/submodules/auk_dspip_r22sdf_counter.vhd " "Can't generate netlist output files because the file \"/homes/user/stud/fall21/mhr2154/Documents/fft_sim/fft/synthesis/submodules/auk_dspip_r22sdf_counter.vhd\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1715132699005 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "/homes/user/stud/fall21/mhr2154/Documents/fft_sim/fft/synthesis/submodules/auk_dspip_bit_reverse_reverse_carry_adder.vhd " "Can't generate netlist output files because the file \"/homes/user/stud/fall21/mhr2154/Documents/fft_sim/fft/synthesis/submodules/auk_dspip_bit_reverse_reverse_carry_adder.vhd\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1715132699005 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "/homes/user/stud/fall21/mhr2154/Documents/fft_sim/fft/synthesis/submodules/auk_dspip_r22sdf_addsub.vhd " "Can't generate netlist output files because the file \"/homes/user/stud/fall21/mhr2154/Documents/fft_sim/fft/synthesis/submodules/auk_dspip_r22sdf_addsub.vhd\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1715132699005 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "/homes/user/stud/fall21/mhr2154/Documents/fft_sim/fft/synthesis/submodules/apn_fft_mult_can.vhd " "Can't generate netlist output files because the file \"/homes/user/stud/fall21/mhr2154/Documents/fft_sim/fft/synthesis/submodules/apn_fft_mult_can.vhd\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1715132699005 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "/homes/user/stud/fall21/mhr2154/Documents/fft_sim/fft/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd " "Can't generate netlist output files because the file \"/homes/user/stud/fall21/mhr2154/Documents/fft_sim/fft/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1715132699005 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "/homes/user/stud/fall21/mhr2154/Documents/fft_sim/fft/synthesis/submodules/auk_dspip_r22sdf_bfii.vhd " "Can't generate netlist output files because the file \"/homes/user/stud/fall21/mhr2154/Documents/fft_sim/fft/synthesis/submodules/auk_dspip_r22sdf_bfii.vhd\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1715132699005 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "/homes/user/stud/fall21/mhr2154/Documents/fft_sim/nco/synthesis/submodules/asj_nco_isdr.v " "Can't generate netlist output files because the file \"/homes/user/stud/fall21/mhr2154/Documents/fft_sim/nco/synthesis/submodules/asj_nco_isdr.v\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1715132699005 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "/homes/user/stud/fall21/mhr2154/Documents/fft_sim/fft/synthesis/submodules/auk_dspip_r22sdf_bfi.vhd " "Can't generate netlist output files because the file \"/homes/user/stud/fall21/mhr2154/Documents/fft_sim/fft/synthesis/submodules/auk_dspip_r22sdf_bfi.vhd\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1715132699005 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "/homes/user/stud/fall21/mhr2154/Documents/fft_sim/nco/synthesis/submodules/asj_nco_as_m_cen.v " "Can't generate netlist output files because the file \"/homes/user/stud/fall21/mhr2154/Documents/fft_sim/nco/synthesis/submodules/asj_nco_as_m_cen.v\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1715132699005 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "/homes/user/stud/fall21/mhr2154/Documents/fft_sim/nco/synthesis/submodules/asj_nco_apr_dxx.v " "Can't generate netlist output files because the file \"/homes/user/stud/fall21/mhr2154/Documents/fft_sim/nco/synthesis/submodules/asj_nco_apr_dxx.v\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1715132699005 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "/homes/user/stud/fall21/mhr2154/Documents/fft_sim/fft/synthesis/submodules/altera_fft_single_port_rom.vhd " "Can't generate netlist output files because the file \"/homes/user/stud/fall21/mhr2154/Documents/fft_sim/fft/synthesis/submodules/altera_fft_single_port_rom.vhd\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1715132699005 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "/homes/user/stud/fall21/mhr2154/Documents/fft_sim/fft/synthesis/submodules/auk_dspip_bit_reverse_addr_control.vhd " "Can't generate netlist output files because the file \"/homes/user/stud/fall21/mhr2154/Documents/fft_sim/fft/synthesis/submodules/auk_dspip_bit_reverse_addr_control.vhd\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1715132699005 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "/homes/user/stud/fall21/mhr2154/Documents/fft_sim/fft/synthesis/submodules/auk_dspip_avalon_streaming_block_sink.vhd " "Can't generate netlist output files because the file \"/homes/user/stud/fall21/mhr2154/Documents/fft_sim/fft/synthesis/submodules/auk_dspip_avalon_streaming_block_sink.vhd\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1715132699005 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "/homes/user/stud/fall21/mhr2154/Documents/fft_sim/fft/synthesis/submodules/auk_dspip_r22sdf_lib_pkg.vhd " "Can't generate netlist output files because the license for encrypted file \"/homes/user/stud/fall21/mhr2154/Documents/fft_sim/fft/synthesis/submodules/auk_dspip_r22sdf_lib_pkg.vhd\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1715132699005 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "/homes/user/stud/fall21/mhr2154/Documents/fft_sim/nco/synthesis/submodules/asj_dxx_g.v " "Can't generate netlist output files because the license for encrypted file \"/homes/user/stud/fall21/mhr2154/Documents/fft_sim/nco/synthesis/submodules/asj_dxx_g.v\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1715132699005 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "/homes/user/stud/fall21/mhr2154/Documents/fft_sim/nco/synthesis/submodules/asj_gal.v " "Can't generate netlist output files because the license for encrypted file \"/homes/user/stud/fall21/mhr2154/Documents/fft_sim/nco/synthesis/submodules/asj_gal.v\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1715132699005 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "/homes/user/stud/fall21/mhr2154/Documents/fft_sim/nco/synthesis/submodules/asj_altqmcpipe.v " "Can't generate netlist output files because the license for encrypted file \"/homes/user/stud/fall21/mhr2154/Documents/fft_sim/nco/synthesis/submodules/asj_altqmcpipe.v\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1715132699005 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "/homes/user/stud/fall21/mhr2154/Documents/fft_sim/fft/synthesis/submodules/auk_dspip_r22sdf_core.vhd " "Can't generate netlist output files because the license for encrypted file \"/homes/user/stud/fall21/mhr2154/Documents/fft_sim/fft/synthesis/submodules/auk_dspip_r22sdf_core.vhd\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1715132699005 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "/homes/user/stud/fall21/mhr2154/Documents/fft_sim/fft/synthesis/submodules/auk_dspip_r22sdf_stg_pipe.vhd " "Can't generate netlist output files because the license for encrypted file \"/homes/user/stud/fall21/mhr2154/Documents/fft_sim/fft/synthesis/submodules/auk_dspip_r22sdf_stg_pipe.vhd\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1715132699005 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "/homes/user/stud/fall21/mhr2154/Documents/fft_sim/fft/synthesis/submodules/altera_fft_dual_port_ram.vhd " "Can't generate netlist output files because the license for encrypted file \"/homes/user/stud/fall21/mhr2154/Documents/fft_sim/fft/synthesis/submodules/altera_fft_dual_port_ram.vhd\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1715132699005 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "/homes/user/stud/fall21/mhr2154/Documents/fft_sim/fft/synthesis/submodules/auk_dspip_r22sdf_enable_control.vhd " "Can't generate netlist output files because the license for encrypted file \"/homes/user/stud/fall21/mhr2154/Documents/fft_sim/fft/synthesis/submodules/auk_dspip_r22sdf_enable_control.vhd\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1715132699005 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "/homes/user/stud/fall21/mhr2154/Documents/fft_sim/nco/synthesis/submodules/asj_dxx.v " "Can't generate netlist output files because the license for encrypted file \"/homes/user/stud/fall21/mhr2154/Documents/fft_sim/nco/synthesis/submodules/asj_dxx.v\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1715132699005 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "/homes/user/stud/fall21/mhr2154/Documents/fft_sim/fft/synthesis/submodules/auk_dspip_r22sdf_cma.vhd " "Can't generate netlist output files because the license for encrypted file \"/homes/user/stud/fall21/mhr2154/Documents/fft_sim/fft/synthesis/submodules/auk_dspip_r22sdf_cma.vhd\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1715132699005 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "/homes/user/stud/fall21/mhr2154/Documents/fft_sim/nco/synthesis/submodules/asj_nco_mob_rw.v " "Can't generate netlist output files because the license for encrypted file \"/homes/user/stud/fall21/mhr2154/Documents/fft_sim/nco/synthesis/submodules/asj_nco_mob_rw.v\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1715132699005 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "/homes/user/stud/fall21/mhr2154/Documents/fft_sim/fft/synthesis/submodules/hyper_opt_OFF_pkg.vhd " "Can't generate netlist output files because the license for encrypted file \"/homes/user/stud/fall21/mhr2154/Documents/fft_sim/fft/synthesis/submodules/hyper_opt_OFF_pkg.vhd\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1715132699005 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "/homes/user/stud/fall21/mhr2154/Documents/fft_sim/fft/synthesis/submodules/auk_dspip_r22sdf_delay.vhd " "Can't generate netlist output files because the license for encrypted file \"/homes/user/stud/fall21/mhr2154/Documents/fft_sim/fft/synthesis/submodules/auk_dspip_r22sdf_delay.vhd\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1715132699005 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "/homes/user/stud/fall21/mhr2154/Documents/fft_sim/fft/synthesis/submodules/auk_dspip_r22sdf_bf_control.vhd " "Can't generate netlist output files because the license for encrypted file \"/homes/user/stud/fall21/mhr2154/Documents/fft_sim/fft/synthesis/submodules/auk_dspip_r22sdf_bf_control.vhd\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1715132699006 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "/homes/user/stud/fall21/mhr2154/Documents/fft_sim/fft/synthesis/submodules/auk_dspip_r22sdf_stage.vhd " "Can't generate netlist output files because the license for encrypted file \"/homes/user/stud/fall21/mhr2154/Documents/fft_sim/fft/synthesis/submodules/auk_dspip_r22sdf_stage.vhd\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1715132699006 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "/homes/user/stud/fall21/mhr2154/Documents/fft_sim/fft/synthesis/submodules/counter_module.sv " "Can't generate netlist output files because the license for encrypted file \"/homes/user/stud/fall21/mhr2154/Documents/fft_sim/fft/synthesis/submodules/counter_module.sv\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1715132699006 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "/homes/user/stud/fall21/mhr2154/Documents/fft_sim/fft/synthesis/submodules/auk_dspip_r22sdf_top.vhd " "Can't generate netlist output files because the license for encrypted file \"/homes/user/stud/fall21/mhr2154/Documents/fft_sim/fft/synthesis/submodules/auk_dspip_r22sdf_top.vhd\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1715132699006 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "/homes/user/stud/fall21/mhr2154/Documents/fft_sim/fft/synthesis/submodules/auk_dspip_r22sdf_counter.vhd " "Can't generate netlist output files because the license for encrypted file \"/homes/user/stud/fall21/mhr2154/Documents/fft_sim/fft/synthesis/submodules/auk_dspip_r22sdf_counter.vhd\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1715132699006 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "/homes/user/stud/fall21/mhr2154/Documents/fft_sim/fft/synthesis/submodules/auk_dspip_bit_reverse_reverse_carry_adder.vhd " "Can't generate netlist output files because the license for encrypted file \"/homes/user/stud/fall21/mhr2154/Documents/fft_sim/fft/synthesis/submodules/auk_dspip_bit_reverse_reverse_carry_adder.vhd\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1715132699006 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "/homes/user/stud/fall21/mhr2154/Documents/fft_sim/fft/synthesis/submodules/auk_dspip_r22sdf_addsub.vhd " "Can't generate netlist output files because the license for encrypted file \"/homes/user/stud/fall21/mhr2154/Documents/fft_sim/fft/synthesis/submodules/auk_dspip_r22sdf_addsub.vhd\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1715132699006 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "/homes/user/stud/fall21/mhr2154/Documents/fft_sim/fft/synthesis/submodules/apn_fft_mult_can.vhd " "Can't generate netlist output files because the license for encrypted file \"/homes/user/stud/fall21/mhr2154/Documents/fft_sim/fft/synthesis/submodules/apn_fft_mult_can.vhd\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1715132699006 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "/homes/user/stud/fall21/mhr2154/Documents/fft_sim/fft/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd " "Can't generate netlist output files because the license for encrypted file \"/homes/user/stud/fall21/mhr2154/Documents/fft_sim/fft/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1715132699006 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "/homes/user/stud/fall21/mhr2154/Documents/fft_sim/fft/synthesis/submodules/auk_dspip_r22sdf_bfii.vhd " "Can't generate netlist output files because the license for encrypted file \"/homes/user/stud/fall21/mhr2154/Documents/fft_sim/fft/synthesis/submodules/auk_dspip_r22sdf_bfii.vhd\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1715132699006 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "/homes/user/stud/fall21/mhr2154/Documents/fft_sim/nco/synthesis/submodules/asj_nco_isdr.v " "Can't generate netlist output files because the license for encrypted file \"/homes/user/stud/fall21/mhr2154/Documents/fft_sim/nco/synthesis/submodules/asj_nco_isdr.v\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1715132699006 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "/homes/user/stud/fall21/mhr2154/Documents/fft_sim/fft/synthesis/submodules/auk_dspip_r22sdf_bfi.vhd " "Can't generate netlist output files because the license for encrypted file \"/homes/user/stud/fall21/mhr2154/Documents/fft_sim/fft/synthesis/submodules/auk_dspip_r22sdf_bfi.vhd\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1715132699006 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "/homes/user/stud/fall21/mhr2154/Documents/fft_sim/nco/synthesis/submodules/asj_nco_as_m_cen.v " "Can't generate netlist output files because the license for encrypted file \"/homes/user/stud/fall21/mhr2154/Documents/fft_sim/nco/synthesis/submodules/asj_nco_as_m_cen.v\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1715132699006 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "/homes/user/stud/fall21/mhr2154/Documents/fft_sim/nco/synthesis/submodules/asj_nco_apr_dxx.v " "Can't generate netlist output files because the license for encrypted file \"/homes/user/stud/fall21/mhr2154/Documents/fft_sim/nco/synthesis/submodules/asj_nco_apr_dxx.v\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1715132699006 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "/homes/user/stud/fall21/mhr2154/Documents/fft_sim/fft/synthesis/submodules/altera_fft_single_port_rom.vhd " "Can't generate netlist output files because the license for encrypted file \"/homes/user/stud/fall21/mhr2154/Documents/fft_sim/fft/synthesis/submodules/altera_fft_single_port_rom.vhd\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1715132699006 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "/homes/user/stud/fall21/mhr2154/Documents/fft_sim/fft/synthesis/submodules/auk_dspip_bit_reverse_addr_control.vhd " "Can't generate netlist output files because the license for encrypted file \"/homes/user/stud/fall21/mhr2154/Documents/fft_sim/fft/synthesis/submodules/auk_dspip_bit_reverse_addr_control.vhd\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1715132699006 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "/homes/user/stud/fall21/mhr2154/Documents/fft_sim/fft/synthesis/submodules/auk_dspip_avalon_streaming_block_sink.vhd " "Can't generate netlist output files because the license for encrypted file \"/homes/user/stud/fall21/mhr2154/Documents/fft_sim/fft/synthesis/submodules/auk_dspip_avalon_streaming_block_sink.vhd\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1715132699006 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "/homes/user/stud/fall21/mhr2154/Documents/fft_sim/fft/synthesis/submodules/auk_dspip_r22sdf_lib_pkg.vhd " "Can't generate netlist output files because the file \"/homes/user/stud/fall21/mhr2154/Documents/fft_sim/fft/synthesis/submodules/auk_dspip_r22sdf_lib_pkg.vhd\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1715132700794 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "/homes/user/stud/fall21/mhr2154/Documents/fft_sim/nco/synthesis/submodules/asj_dxx_g.v " "Can't generate netlist output files because the file \"/homes/user/stud/fall21/mhr2154/Documents/fft_sim/nco/synthesis/submodules/asj_dxx_g.v\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1715132700794 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "/homes/user/stud/fall21/mhr2154/Documents/fft_sim/nco/synthesis/submodules/asj_gal.v " "Can't generate netlist output files because the file \"/homes/user/stud/fall21/mhr2154/Documents/fft_sim/nco/synthesis/submodules/asj_gal.v\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1715132700794 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "/homes/user/stud/fall21/mhr2154/Documents/fft_sim/nco/synthesis/submodules/asj_altqmcpipe.v " "Can't generate netlist output files because the file \"/homes/user/stud/fall21/mhr2154/Documents/fft_sim/nco/synthesis/submodules/asj_altqmcpipe.v\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1715132700794 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "/homes/user/stud/fall21/mhr2154/Documents/fft_sim/fft/synthesis/submodules/auk_dspip_r22sdf_core.vhd " "Can't generate netlist output files because the file \"/homes/user/stud/fall21/mhr2154/Documents/fft_sim/fft/synthesis/submodules/auk_dspip_r22sdf_core.vhd\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1715132700794 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "/homes/user/stud/fall21/mhr2154/Documents/fft_sim/fft/synthesis/submodules/auk_dspip_r22sdf_stg_pipe.vhd " "Can't generate netlist output files because the file \"/homes/user/stud/fall21/mhr2154/Documents/fft_sim/fft/synthesis/submodules/auk_dspip_r22sdf_stg_pipe.vhd\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1715132700794 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "/homes/user/stud/fall21/mhr2154/Documents/fft_sim/fft/synthesis/submodules/altera_fft_dual_port_ram.vhd " "Can't generate netlist output files because the file \"/homes/user/stud/fall21/mhr2154/Documents/fft_sim/fft/synthesis/submodules/altera_fft_dual_port_ram.vhd\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1715132700794 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "/homes/user/stud/fall21/mhr2154/Documents/fft_sim/fft/synthesis/submodules/auk_dspip_r22sdf_enable_control.vhd " "Can't generate netlist output files because the file \"/homes/user/stud/fall21/mhr2154/Documents/fft_sim/fft/synthesis/submodules/auk_dspip_r22sdf_enable_control.vhd\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1715132700794 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "/homes/user/stud/fall21/mhr2154/Documents/fft_sim/nco/synthesis/submodules/asj_dxx.v " "Can't generate netlist output files because the file \"/homes/user/stud/fall21/mhr2154/Documents/fft_sim/nco/synthesis/submodules/asj_dxx.v\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1715132700794 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "/homes/user/stud/fall21/mhr2154/Documents/fft_sim/fft/synthesis/submodules/auk_dspip_r22sdf_cma.vhd " "Can't generate netlist output files because the file \"/homes/user/stud/fall21/mhr2154/Documents/fft_sim/fft/synthesis/submodules/auk_dspip_r22sdf_cma.vhd\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1715132700794 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "/homes/user/stud/fall21/mhr2154/Documents/fft_sim/nco/synthesis/submodules/asj_nco_mob_rw.v " "Can't generate netlist output files because the file \"/homes/user/stud/fall21/mhr2154/Documents/fft_sim/nco/synthesis/submodules/asj_nco_mob_rw.v\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1715132700794 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "/homes/user/stud/fall21/mhr2154/Documents/fft_sim/fft/synthesis/submodules/hyper_opt_OFF_pkg.vhd " "Can't generate netlist output files because the file \"/homes/user/stud/fall21/mhr2154/Documents/fft_sim/fft/synthesis/submodules/hyper_opt_OFF_pkg.vhd\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1715132700794 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "/homes/user/stud/fall21/mhr2154/Documents/fft_sim/fft/synthesis/submodules/auk_dspip_r22sdf_delay.vhd " "Can't generate netlist output files because the file \"/homes/user/stud/fall21/mhr2154/Documents/fft_sim/fft/synthesis/submodules/auk_dspip_r22sdf_delay.vhd\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1715132700794 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "/homes/user/stud/fall21/mhr2154/Documents/fft_sim/fft/synthesis/submodules/auk_dspip_r22sdf_bf_control.vhd " "Can't generate netlist output files because the file \"/homes/user/stud/fall21/mhr2154/Documents/fft_sim/fft/synthesis/submodules/auk_dspip_r22sdf_bf_control.vhd\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1715132700794 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "/homes/user/stud/fall21/mhr2154/Documents/fft_sim/fft/synthesis/submodules/auk_dspip_r22sdf_stage.vhd " "Can't generate netlist output files because the file \"/homes/user/stud/fall21/mhr2154/Documents/fft_sim/fft/synthesis/submodules/auk_dspip_r22sdf_stage.vhd\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1715132700794 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "/homes/user/stud/fall21/mhr2154/Documents/fft_sim/fft/synthesis/submodules/counter_module.sv " "Can't generate netlist output files because the file \"/homes/user/stud/fall21/mhr2154/Documents/fft_sim/fft/synthesis/submodules/counter_module.sv\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1715132700794 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "/homes/user/stud/fall21/mhr2154/Documents/fft_sim/fft/synthesis/submodules/auk_dspip_r22sdf_top.vhd " "Can't generate netlist output files because the file \"/homes/user/stud/fall21/mhr2154/Documents/fft_sim/fft/synthesis/submodules/auk_dspip_r22sdf_top.vhd\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1715132700794 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "/homes/user/stud/fall21/mhr2154/Documents/fft_sim/fft/synthesis/submodules/auk_dspip_r22sdf_counter.vhd " "Can't generate netlist output files because the file \"/homes/user/stud/fall21/mhr2154/Documents/fft_sim/fft/synthesis/submodules/auk_dspip_r22sdf_counter.vhd\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1715132700794 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "/homes/user/stud/fall21/mhr2154/Documents/fft_sim/fft/synthesis/submodules/auk_dspip_bit_reverse_reverse_carry_adder.vhd " "Can't generate netlist output files because the file \"/homes/user/stud/fall21/mhr2154/Documents/fft_sim/fft/synthesis/submodules/auk_dspip_bit_reverse_reverse_carry_adder.vhd\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1715132700794 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "/homes/user/stud/fall21/mhr2154/Documents/fft_sim/fft/synthesis/submodules/auk_dspip_r22sdf_addsub.vhd " "Can't generate netlist output files because the file \"/homes/user/stud/fall21/mhr2154/Documents/fft_sim/fft/synthesis/submodules/auk_dspip_r22sdf_addsub.vhd\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1715132700794 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "/homes/user/stud/fall21/mhr2154/Documents/fft_sim/fft/synthesis/submodules/apn_fft_mult_can.vhd " "Can't generate netlist output files because the file \"/homes/user/stud/fall21/mhr2154/Documents/fft_sim/fft/synthesis/submodules/apn_fft_mult_can.vhd\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1715132700794 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "/homes/user/stud/fall21/mhr2154/Documents/fft_sim/fft/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd " "Can't generate netlist output files because the file \"/homes/user/stud/fall21/mhr2154/Documents/fft_sim/fft/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1715132700794 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "/homes/user/stud/fall21/mhr2154/Documents/fft_sim/fft/synthesis/submodules/auk_dspip_r22sdf_bfii.vhd " "Can't generate netlist output files because the file \"/homes/user/stud/fall21/mhr2154/Documents/fft_sim/fft/synthesis/submodules/auk_dspip_r22sdf_bfii.vhd\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1715132700795 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "/homes/user/stud/fall21/mhr2154/Documents/fft_sim/nco/synthesis/submodules/asj_nco_isdr.v " "Can't generate netlist output files because the file \"/homes/user/stud/fall21/mhr2154/Documents/fft_sim/nco/synthesis/submodules/asj_nco_isdr.v\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1715132700795 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "/homes/user/stud/fall21/mhr2154/Documents/fft_sim/fft/synthesis/submodules/auk_dspip_r22sdf_bfi.vhd " "Can't generate netlist output files because the file \"/homes/user/stud/fall21/mhr2154/Documents/fft_sim/fft/synthesis/submodules/auk_dspip_r22sdf_bfi.vhd\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1715132700795 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "/homes/user/stud/fall21/mhr2154/Documents/fft_sim/nco/synthesis/submodules/asj_nco_as_m_cen.v " "Can't generate netlist output files because the file \"/homes/user/stud/fall21/mhr2154/Documents/fft_sim/nco/synthesis/submodules/asj_nco_as_m_cen.v\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1715132700795 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "/homes/user/stud/fall21/mhr2154/Documents/fft_sim/nco/synthesis/submodules/asj_nco_apr_dxx.v " "Can't generate netlist output files because the file \"/homes/user/stud/fall21/mhr2154/Documents/fft_sim/nco/synthesis/submodules/asj_nco_apr_dxx.v\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1715132700795 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "/homes/user/stud/fall21/mhr2154/Documents/fft_sim/fft/synthesis/submodules/altera_fft_single_port_rom.vhd " "Can't generate netlist output files because the file \"/homes/user/stud/fall21/mhr2154/Documents/fft_sim/fft/synthesis/submodules/altera_fft_single_port_rom.vhd\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1715132700795 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "/homes/user/stud/fall21/mhr2154/Documents/fft_sim/fft/synthesis/submodules/auk_dspip_bit_reverse_addr_control.vhd " "Can't generate netlist output files because the file \"/homes/user/stud/fall21/mhr2154/Documents/fft_sim/fft/synthesis/submodules/auk_dspip_bit_reverse_addr_control.vhd\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1715132700795 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "/homes/user/stud/fall21/mhr2154/Documents/fft_sim/fft/synthesis/submodules/auk_dspip_avalon_streaming_block_sink.vhd " "Can't generate netlist output files because the file \"/homes/user/stud/fall21/mhr2154/Documents/fft_sim/fft/synthesis/submodules/auk_dspip_avalon_streaming_block_sink.vhd\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1715132700795 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "/homes/user/stud/fall21/mhr2154/Documents/fft_sim/fft/synthesis/submodules/auk_dspip_r22sdf_lib_pkg.vhd " "Can't generate netlist output files because the license for encrypted file \"/homes/user/stud/fall21/mhr2154/Documents/fft_sim/fft/synthesis/submodules/auk_dspip_r22sdf_lib_pkg.vhd\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1715132700795 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "/homes/user/stud/fall21/mhr2154/Documents/fft_sim/nco/synthesis/submodules/asj_dxx_g.v " "Can't generate netlist output files because the license for encrypted file \"/homes/user/stud/fall21/mhr2154/Documents/fft_sim/nco/synthesis/submodules/asj_dxx_g.v\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1715132700795 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "/homes/user/stud/fall21/mhr2154/Documents/fft_sim/nco/synthesis/submodules/asj_gal.v " "Can't generate netlist output files because the license for encrypted file \"/homes/user/stud/fall21/mhr2154/Documents/fft_sim/nco/synthesis/submodules/asj_gal.v\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1715132700795 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "/homes/user/stud/fall21/mhr2154/Documents/fft_sim/nco/synthesis/submodules/asj_altqmcpipe.v " "Can't generate netlist output files because the license for encrypted file \"/homes/user/stud/fall21/mhr2154/Documents/fft_sim/nco/synthesis/submodules/asj_altqmcpipe.v\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1715132700795 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "/homes/user/stud/fall21/mhr2154/Documents/fft_sim/fft/synthesis/submodules/auk_dspip_r22sdf_core.vhd " "Can't generate netlist output files because the license for encrypted file \"/homes/user/stud/fall21/mhr2154/Documents/fft_sim/fft/synthesis/submodules/auk_dspip_r22sdf_core.vhd\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1715132700795 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "/homes/user/stud/fall21/mhr2154/Documents/fft_sim/fft/synthesis/submodules/auk_dspip_r22sdf_stg_pipe.vhd " "Can't generate netlist output files because the license for encrypted file \"/homes/user/stud/fall21/mhr2154/Documents/fft_sim/fft/synthesis/submodules/auk_dspip_r22sdf_stg_pipe.vhd\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1715132700795 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "/homes/user/stud/fall21/mhr2154/Documents/fft_sim/fft/synthesis/submodules/altera_fft_dual_port_ram.vhd " "Can't generate netlist output files because the license for encrypted file \"/homes/user/stud/fall21/mhr2154/Documents/fft_sim/fft/synthesis/submodules/altera_fft_dual_port_ram.vhd\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1715132700795 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "/homes/user/stud/fall21/mhr2154/Documents/fft_sim/fft/synthesis/submodules/auk_dspip_r22sdf_enable_control.vhd " "Can't generate netlist output files because the license for encrypted file \"/homes/user/stud/fall21/mhr2154/Documents/fft_sim/fft/synthesis/submodules/auk_dspip_r22sdf_enable_control.vhd\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1715132700795 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "/homes/user/stud/fall21/mhr2154/Documents/fft_sim/nco/synthesis/submodules/asj_dxx.v " "Can't generate netlist output files because the license for encrypted file \"/homes/user/stud/fall21/mhr2154/Documents/fft_sim/nco/synthesis/submodules/asj_dxx.v\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1715132700795 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "/homes/user/stud/fall21/mhr2154/Documents/fft_sim/fft/synthesis/submodules/auk_dspip_r22sdf_cma.vhd " "Can't generate netlist output files because the license for encrypted file \"/homes/user/stud/fall21/mhr2154/Documents/fft_sim/fft/synthesis/submodules/auk_dspip_r22sdf_cma.vhd\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1715132700795 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "/homes/user/stud/fall21/mhr2154/Documents/fft_sim/nco/synthesis/submodules/asj_nco_mob_rw.v " "Can't generate netlist output files because the license for encrypted file \"/homes/user/stud/fall21/mhr2154/Documents/fft_sim/nco/synthesis/submodules/asj_nco_mob_rw.v\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1715132700795 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "/homes/user/stud/fall21/mhr2154/Documents/fft_sim/fft/synthesis/submodules/hyper_opt_OFF_pkg.vhd " "Can't generate netlist output files because the license for encrypted file \"/homes/user/stud/fall21/mhr2154/Documents/fft_sim/fft/synthesis/submodules/hyper_opt_OFF_pkg.vhd\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1715132700795 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "/homes/user/stud/fall21/mhr2154/Documents/fft_sim/fft/synthesis/submodules/auk_dspip_r22sdf_delay.vhd " "Can't generate netlist output files because the license for encrypted file \"/homes/user/stud/fall21/mhr2154/Documents/fft_sim/fft/synthesis/submodules/auk_dspip_r22sdf_delay.vhd\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1715132700795 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "/homes/user/stud/fall21/mhr2154/Documents/fft_sim/fft/synthesis/submodules/auk_dspip_r22sdf_bf_control.vhd " "Can't generate netlist output files because the license for encrypted file \"/homes/user/stud/fall21/mhr2154/Documents/fft_sim/fft/synthesis/submodules/auk_dspip_r22sdf_bf_control.vhd\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1715132700795 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "/homes/user/stud/fall21/mhr2154/Documents/fft_sim/fft/synthesis/submodules/auk_dspip_r22sdf_stage.vhd " "Can't generate netlist output files because the license for encrypted file \"/homes/user/stud/fall21/mhr2154/Documents/fft_sim/fft/synthesis/submodules/auk_dspip_r22sdf_stage.vhd\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1715132700795 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "/homes/user/stud/fall21/mhr2154/Documents/fft_sim/fft/synthesis/submodules/counter_module.sv " "Can't generate netlist output files because the license for encrypted file \"/homes/user/stud/fall21/mhr2154/Documents/fft_sim/fft/synthesis/submodules/counter_module.sv\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1715132700795 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "/homes/user/stud/fall21/mhr2154/Documents/fft_sim/fft/synthesis/submodules/auk_dspip_r22sdf_top.vhd " "Can't generate netlist output files because the license for encrypted file \"/homes/user/stud/fall21/mhr2154/Documents/fft_sim/fft/synthesis/submodules/auk_dspip_r22sdf_top.vhd\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1715132700795 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "/homes/user/stud/fall21/mhr2154/Documents/fft_sim/fft/synthesis/submodules/auk_dspip_r22sdf_counter.vhd " "Can't generate netlist output files because the license for encrypted file \"/homes/user/stud/fall21/mhr2154/Documents/fft_sim/fft/synthesis/submodules/auk_dspip_r22sdf_counter.vhd\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1715132700795 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "/homes/user/stud/fall21/mhr2154/Documents/fft_sim/fft/synthesis/submodules/auk_dspip_bit_reverse_reverse_carry_adder.vhd " "Can't generate netlist output files because the license for encrypted file \"/homes/user/stud/fall21/mhr2154/Documents/fft_sim/fft/synthesis/submodules/auk_dspip_bit_reverse_reverse_carry_adder.vhd\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1715132700795 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "/homes/user/stud/fall21/mhr2154/Documents/fft_sim/fft/synthesis/submodules/auk_dspip_r22sdf_addsub.vhd " "Can't generate netlist output files because the license for encrypted file \"/homes/user/stud/fall21/mhr2154/Documents/fft_sim/fft/synthesis/submodules/auk_dspip_r22sdf_addsub.vhd\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1715132700795 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "/homes/user/stud/fall21/mhr2154/Documents/fft_sim/fft/synthesis/submodules/apn_fft_mult_can.vhd " "Can't generate netlist output files because the license for encrypted file \"/homes/user/stud/fall21/mhr2154/Documents/fft_sim/fft/synthesis/submodules/apn_fft_mult_can.vhd\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1715132700795 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "/homes/user/stud/fall21/mhr2154/Documents/fft_sim/fft/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd " "Can't generate netlist output files because the license for encrypted file \"/homes/user/stud/fall21/mhr2154/Documents/fft_sim/fft/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1715132700795 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "/homes/user/stud/fall21/mhr2154/Documents/fft_sim/fft/synthesis/submodules/auk_dspip_r22sdf_bfii.vhd " "Can't generate netlist output files because the license for encrypted file \"/homes/user/stud/fall21/mhr2154/Documents/fft_sim/fft/synthesis/submodules/auk_dspip_r22sdf_bfii.vhd\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1715132700796 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "/homes/user/stud/fall21/mhr2154/Documents/fft_sim/nco/synthesis/submodules/asj_nco_isdr.v " "Can't generate netlist output files because the license for encrypted file \"/homes/user/stud/fall21/mhr2154/Documents/fft_sim/nco/synthesis/submodules/asj_nco_isdr.v\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1715132700796 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "/homes/user/stud/fall21/mhr2154/Documents/fft_sim/fft/synthesis/submodules/auk_dspip_r22sdf_bfi.vhd " "Can't generate netlist output files because the license for encrypted file \"/homes/user/stud/fall21/mhr2154/Documents/fft_sim/fft/synthesis/submodules/auk_dspip_r22sdf_bfi.vhd\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1715132700796 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "/homes/user/stud/fall21/mhr2154/Documents/fft_sim/nco/synthesis/submodules/asj_nco_as_m_cen.v " "Can't generate netlist output files because the license for encrypted file \"/homes/user/stud/fall21/mhr2154/Documents/fft_sim/nco/synthesis/submodules/asj_nco_as_m_cen.v\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1715132700796 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "/homes/user/stud/fall21/mhr2154/Documents/fft_sim/nco/synthesis/submodules/asj_nco_apr_dxx.v " "Can't generate netlist output files because the license for encrypted file \"/homes/user/stud/fall21/mhr2154/Documents/fft_sim/nco/synthesis/submodules/asj_nco_apr_dxx.v\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1715132700796 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "/homes/user/stud/fall21/mhr2154/Documents/fft_sim/fft/synthesis/submodules/altera_fft_single_port_rom.vhd " "Can't generate netlist output files because the license for encrypted file \"/homes/user/stud/fall21/mhr2154/Documents/fft_sim/fft/synthesis/submodules/altera_fft_single_port_rom.vhd\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1715132700796 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "/homes/user/stud/fall21/mhr2154/Documents/fft_sim/fft/synthesis/submodules/auk_dspip_bit_reverse_addr_control.vhd " "Can't generate netlist output files because the license for encrypted file \"/homes/user/stud/fall21/mhr2154/Documents/fft_sim/fft/synthesis/submodules/auk_dspip_bit_reverse_addr_control.vhd\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1715132700796 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "/homes/user/stud/fall21/mhr2154/Documents/fft_sim/fft/synthesis/submodules/auk_dspip_avalon_streaming_block_sink.vhd " "Can't generate netlist output files because the license for encrypted file \"/homes/user/stud/fall21/mhr2154/Documents/fft_sim/fft/synthesis/submodules/auk_dspip_avalon_streaming_block_sink.vhd\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1715132700796 ""}
{ "Error" "EQEXE_ERROR_COUNT" "EDA Netlist Writer 180 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was unsuccessful. 180 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "959 " "Peak virtual memory: 959 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1715132700907 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue May  7 21:45:00 2024 " "Processing ended: Tue May  7 21:45:00 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1715132700907 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1715132700907 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1715132700907 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1715132700907 ""}
