Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Mon Nov 13 19:55:32 2023
| Host         : LAPTOP-78477V77 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                       Violations  
---------  ----------------  ----------------------------------------------------------------  ----------  
TIMING-6   Critical Warning  No common primary clock between related clocks                    2           
TIMING-8   Critical Warning  No common period between related clocks                           2           
TIMING-16  Warning           Large setup violation                                             40          
TIMING-56  Warning           Missing logically or physically excluded clock groups constraint  2           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (3)
7. checking multiple_clock (20)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (3)
-------------------------------
 There are 3 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (20)
-------------------------------
 There are 20 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -3.189      -97.941                     40                   40        0.070        0.000                      0                   40       16.667        0.000                       0                    26  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                     Waveform(ns)         Period(ns)      Frequency(MHz)
-----                     ------------         ----------      --------------
sys_clk_pin               {0.000 41.660}       83.330          12.000          
  clk_out1_tft_clk_wiz_1  {0.000 90.717}       181.435         5.512           
  clkfbout_tft_clk_wiz_1  {0.000 41.665}       83.330          12.000          
sysclk                    {0.000 41.666}       83.333          12.000          
  clk_out1_tft_clk_wiz    {0.000 90.721}       181.441         5.511           
  clkfbout_tft_clk_wiz    {0.000 41.666}       83.333          12.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                         WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                         -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                                                                                                                                                                16.670        0.000                       0                     1  
  clk_out1_tft_clk_wiz_1      178.315        0.000                      0                   40        0.532        0.000                      0                   40       31.925        0.000                       0                    22  
  clkfbout_tft_clk_wiz_1                                                                                                                                                   16.670        0.000                       0                     3  
sysclk                                                                                                                                                                     16.667        0.000                       0                     1  
  clk_out1_tft_clk_wiz        178.246        0.000                      0                   40        0.532        0.000                      0                   40       31.919        0.000                       0                    22  
  clkfbout_tft_clk_wiz                                                                                                                                                     16.667        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock              To Clock                    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------              --------                    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_tft_clk_wiz    clk_out1_tft_clk_wiz_1      171.718        0.000                      0                   40        0.070        0.000                      0                   40  
clk_out1_tft_clk_wiz_1  clk_out1_tft_clk_wiz         -3.189      -97.941                     40                   40        0.070        0.000                      0                   40  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group              From Clock              To Clock              
----------              ----------              --------              
(none)                  clk_out1_tft_clk_wiz                            
(none)                  clk_out1_tft_clk_wiz_1                          
(none)                  clkfbout_tft_clk_wiz                            
(none)                  clkfbout_tft_clk_wiz_1                          


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       16.670ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 41.660 }
Period(ns):         83.330
Sources:            { sysclk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         83.330      82.081     MMCME2_ADV_X0Y0  tft_clk_wiz_inst/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       83.330      16.670     MMCME2_ADV_X0Y0  tft_clk_wiz_inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            10.000        41.670      31.670     MMCME2_ADV_X0Y0  tft_clk_wiz_inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            10.000        41.670      31.670     MMCME2_ADV_X0Y0  tft_clk_wiz_inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            10.000        41.660      31.660     MMCME2_ADV_X0Y0  tft_clk_wiz_inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            10.000        41.660      31.660     MMCME2_ADV_X0Y0  tft_clk_wiz_inst/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_tft_clk_wiz_1
  To Clock:  clk_out1_tft_clk_wiz_1

Setup :            0  Failing Endpoints,  Worst Slack      178.315ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.532ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       31.925ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             178.315ns  (required time - arrival time)
  Source:                 ili9341_controller_inst/lcd_counter/x_counter/out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_tft_clk_wiz_1  {rise@0.000ns fall@90.717ns period=181.435ns})
  Destination:            ili9341_controller_inst/lcd_counter/x_counter/last_tick_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_tft_clk_wiz_1  {rise@0.000ns fall@90.717ns period=181.435ns})
  Path Group:             clk_out1_tft_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            181.435ns  (clk_out1_tft_clk_wiz_1 rise@181.435ns - clk_out1_tft_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        2.730ns  (logic 0.828ns (30.330%)  route 1.902ns (69.670%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.472ns = ( 179.963 - 181.435 ) 
    Source Clock Delay      (SCD):    -0.875ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.387ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.771ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tft_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    tft_clk_wiz_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  tft_clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    tft_clk_wiz_inst/inst/clk_in1_tft_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  tft_clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    tft_clk_wiz_inst/inst/clk_out1_tft_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  tft_clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=21, routed)          1.618    -0.875    ili9341_controller_inst/lcd_counter/x_counter/clk_out1
    SLICE_X65Y25         FDRE                                         r  ili9341_controller_inst/lcd_counter/x_counter/out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y25         FDRE (Prop_fdre_C_Q)         0.456    -0.419 f  ili9341_controller_inst/lcd_counter/x_counter/out_reg[5]/Q
                         net (fo=3, routed)           0.633     0.214    ili9341_controller_inst/lcd_counter/x_counter/out_reg[5]
    SLICE_X65Y23         LUT3 (Prop_lut3_I0_O)        0.124     0.338 f  ili9341_controller_inst/lcd_counter/x_counter/tft_hsync_OBUF_inst_i_2/O
                         net (fo=3, routed)           0.638     0.976    ili9341_controller_inst/lcd_counter/x_counter/tft_hsync_OBUF_inst_i_2_n_0
    SLICE_X65Y23         LUT6 (Prop_lut6_I0_O)        0.124     1.100 f  ili9341_controller_inst/lcd_counter/x_counter/last_tick_i_2/O
                         net (fo=1, routed)           0.631     1.731    ili9341_controller_inst/lcd_counter/x_counter/last_tick_i_2_n_0
    SLICE_X62Y23         LUT2 (Prop_lut2_I1_O)        0.124     1.855 r  ili9341_controller_inst/lcd_counter/x_counter/last_tick_i_1/O
                         net (fo=1, routed)           0.000     1.855    ili9341_controller_inst/lcd_counter/x_counter/last_tick_i_1_n_0
    SLICE_X62Y23         FDRE                                         r  ili9341_controller_inst/lcd_counter/x_counter/last_tick_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tft_clk_wiz_1 rise edge)
                                                    181.435   181.435 r  
    L17                                               0.000   181.435 r  sysclk (IN)
                         net (fo=0)                   0.000   181.435    tft_clk_wiz_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406   182.840 r  tft_clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   184.002    tft_clk_wiz_inst/inst/clk_in1_tft_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221   176.781 r  tft_clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587   178.368    tft_clk_wiz_inst/inst/clk_out1_tft_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   178.459 r  tft_clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=21, routed)          1.504   179.963    ili9341_controller_inst/lcd_counter/x_counter/clk_out1
    SLICE_X62Y23         FDRE                                         r  ili9341_controller_inst/lcd_counter/x_counter/last_tick_reg/C
                         clock pessimism              0.563   180.526    
                         clock uncertainty           -0.387   180.139    
    SLICE_X62Y23         FDRE (Setup_fdre_C_D)        0.031   180.170    ili9341_controller_inst/lcd_counter/x_counter/last_tick_reg
  -------------------------------------------------------------------
                         required time                        180.170    
                         arrival time                          -1.855    
  -------------------------------------------------------------------
                         slack                                178.315    

Slack (MET) :             178.807ns  (required time - arrival time)
  Source:                 ili9341_controller_inst/lcd_counter/x_counter/out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_tft_clk_wiz_1  {rise@0.000ns fall@90.717ns period=181.435ns})
  Destination:            ili9341_controller_inst/lcd_counter/x_counter/out_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_tft_clk_wiz_1  {rise@0.000ns fall@90.717ns period=181.435ns})
  Path Group:             clk_out1_tft_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            181.435ns  (clk_out1_tft_clk_wiz_1 rise@181.435ns - clk_out1_tft_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        2.283ns  (logic 0.704ns (30.839%)  route 1.579ns (69.161%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.475ns = ( 179.960 - 181.435 ) 
    Source Clock Delay      (SCD):    -0.875ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.387ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.771ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tft_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    tft_clk_wiz_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  tft_clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    tft_clk_wiz_inst/inst/clk_in1_tft_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  tft_clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    tft_clk_wiz_inst/inst/clk_out1_tft_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  tft_clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=21, routed)          1.618    -0.875    ili9341_controller_inst/lcd_counter/x_counter/clk_out1
    SLICE_X65Y25         FDRE                                         r  ili9341_controller_inst/lcd_counter/x_counter/out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y25         FDRE (Prop_fdre_C_Q)         0.456    -0.419 r  ili9341_controller_inst/lcd_counter/x_counter/out_reg[5]/Q
                         net (fo=3, routed)           0.902     0.483    ili9341_controller_inst/lcd_counter/x_counter/out_reg[5]
    SLICE_X63Y24         LUT6 (Prop_lut6_I0_O)        0.124     0.607 r  ili9341_controller_inst/lcd_counter/x_counter/out[8]_i_2/O
                         net (fo=3, routed)           0.677     1.284    ili9341_controller_inst/lcd_counter/x_counter/out[8]_i_2_n_0
    SLICE_X60Y24         LUT3 (Prop_lut3_I1_O)        0.124     1.408 r  ili9341_controller_inst/lcd_counter/x_counter/out[7]_i_1/O
                         net (fo=1, routed)           0.000     1.408    ili9341_controller_inst/lcd_counter/x_counter/p_0_in[7]
    SLICE_X60Y24         FDRE                                         r  ili9341_controller_inst/lcd_counter/x_counter/out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tft_clk_wiz_1 rise edge)
                                                    181.435   181.435 r  
    L17                                               0.000   181.435 r  sysclk (IN)
                         net (fo=0)                   0.000   181.435    tft_clk_wiz_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406   182.840 r  tft_clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   184.002    tft_clk_wiz_inst/inst/clk_in1_tft_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221   176.781 r  tft_clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587   178.368    tft_clk_wiz_inst/inst/clk_out1_tft_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   178.459 r  tft_clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=21, routed)          1.501   179.960    ili9341_controller_inst/lcd_counter/x_counter/clk_out1
    SLICE_X60Y24         FDRE                                         r  ili9341_controller_inst/lcd_counter/x_counter/out_reg[7]/C
                         clock pessimism              0.563   180.523    
                         clock uncertainty           -0.387   180.136    
    SLICE_X60Y24         FDRE (Setup_fdre_C_D)        0.079   180.215    ili9341_controller_inst/lcd_counter/x_counter/out_reg[7]
  -------------------------------------------------------------------
                         required time                        180.215    
                         arrival time                          -1.408    
  -------------------------------------------------------------------
                         slack                                178.807    

Slack (MET) :             178.820ns  (required time - arrival time)
  Source:                 ili9341_controller_inst/lcd_counter/x_counter/out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_tft_clk_wiz_1  {rise@0.000ns fall@90.717ns period=181.435ns})
  Destination:            ili9341_controller_inst/lcd_counter/x_counter/out_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_tft_clk_wiz_1  {rise@0.000ns fall@90.717ns period=181.435ns})
  Path Group:             clk_out1_tft_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            181.435ns  (clk_out1_tft_clk_wiz_1 rise@181.435ns - clk_out1_tft_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        2.226ns  (logic 0.704ns (31.630%)  route 1.522ns (68.370%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.472ns = ( 179.963 - 181.435 ) 
    Source Clock Delay      (SCD):    -0.875ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.387ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.771ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tft_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    tft_clk_wiz_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  tft_clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    tft_clk_wiz_inst/inst/clk_in1_tft_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  tft_clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    tft_clk_wiz_inst/inst/clk_out1_tft_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  tft_clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=21, routed)          1.618    -0.875    ili9341_controller_inst/lcd_counter/x_counter/clk_out1
    SLICE_X65Y25         FDRE                                         r  ili9341_controller_inst/lcd_counter/x_counter/out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y25         FDRE (Prop_fdre_C_Q)         0.456    -0.419 r  ili9341_controller_inst/lcd_counter/x_counter/out_reg[5]/Q
                         net (fo=3, routed)           0.902     0.483    ili9341_controller_inst/lcd_counter/x_counter/out_reg[5]
    SLICE_X63Y24         LUT6 (Prop_lut6_I0_O)        0.124     0.607 r  ili9341_controller_inst/lcd_counter/x_counter/out[8]_i_2/O
                         net (fo=3, routed)           0.620     1.227    ili9341_controller_inst/lcd_counter/x_counter/out[8]_i_2_n_0
    SLICE_X63Y23         LUT2 (Prop_lut2_I1_O)        0.124     1.351 r  ili9341_controller_inst/lcd_counter/x_counter/out[6]_i_1/O
                         net (fo=1, routed)           0.000     1.351    ili9341_controller_inst/lcd_counter/x_counter/p_0_in[6]
    SLICE_X63Y23         FDRE                                         r  ili9341_controller_inst/lcd_counter/x_counter/out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tft_clk_wiz_1 rise edge)
                                                    181.435   181.435 r  
    L17                                               0.000   181.435 r  sysclk (IN)
                         net (fo=0)                   0.000   181.435    tft_clk_wiz_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406   182.840 r  tft_clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   184.002    tft_clk_wiz_inst/inst/clk_in1_tft_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221   176.781 r  tft_clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587   178.368    tft_clk_wiz_inst/inst/clk_out1_tft_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   178.459 r  tft_clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=21, routed)          1.504   179.963    ili9341_controller_inst/lcd_counter/x_counter/clk_out1
    SLICE_X63Y23         FDRE                                         r  ili9341_controller_inst/lcd_counter/x_counter/out_reg[6]/C
                         clock pessimism              0.563   180.526    
                         clock uncertainty           -0.387   180.139    
    SLICE_X63Y23         FDRE (Setup_fdre_C_D)        0.032   180.171    ili9341_controller_inst/lcd_counter/x_counter/out_reg[6]
  -------------------------------------------------------------------
                         required time                        180.171    
                         arrival time                          -1.351    
  -------------------------------------------------------------------
                         slack                                178.820    

Slack (MET) :             178.853ns  (required time - arrival time)
  Source:                 ili9341_controller_inst/lcd_counter/x_counter/out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_tft_clk_wiz_1  {rise@0.000ns fall@90.717ns period=181.435ns})
  Destination:            ili9341_controller_inst/lcd_counter/x_counter/out_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_tft_clk_wiz_1  {rise@0.000ns fall@90.717ns period=181.435ns})
  Path Group:             clk_out1_tft_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            181.435ns  (clk_out1_tft_clk_wiz_1 rise@181.435ns - clk_out1_tft_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        2.276ns  (logic 0.697ns (30.627%)  route 1.579ns (69.373%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.475ns = ( 179.960 - 181.435 ) 
    Source Clock Delay      (SCD):    -0.875ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.387ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.771ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tft_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    tft_clk_wiz_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  tft_clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    tft_clk_wiz_inst/inst/clk_in1_tft_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  tft_clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    tft_clk_wiz_inst/inst/clk_out1_tft_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  tft_clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=21, routed)          1.618    -0.875    ili9341_controller_inst/lcd_counter/x_counter/clk_out1
    SLICE_X65Y25         FDRE                                         r  ili9341_controller_inst/lcd_counter/x_counter/out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y25         FDRE (Prop_fdre_C_Q)         0.456    -0.419 r  ili9341_controller_inst/lcd_counter/x_counter/out_reg[5]/Q
                         net (fo=3, routed)           0.902     0.483    ili9341_controller_inst/lcd_counter/x_counter/out_reg[5]
    SLICE_X63Y24         LUT6 (Prop_lut6_I0_O)        0.124     0.607 r  ili9341_controller_inst/lcd_counter/x_counter/out[8]_i_2/O
                         net (fo=3, routed)           0.677     1.284    ili9341_controller_inst/lcd_counter/x_counter/out[8]_i_2_n_0
    SLICE_X60Y24         LUT4 (Prop_lut4_I2_O)        0.117     1.401 r  ili9341_controller_inst/lcd_counter/x_counter/out[8]_i_1/O
                         net (fo=1, routed)           0.000     1.401    ili9341_controller_inst/lcd_counter/x_counter/p_0_in[8]
    SLICE_X60Y24         FDRE                                         r  ili9341_controller_inst/lcd_counter/x_counter/out_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tft_clk_wiz_1 rise edge)
                                                    181.435   181.435 r  
    L17                                               0.000   181.435 r  sysclk (IN)
                         net (fo=0)                   0.000   181.435    tft_clk_wiz_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406   182.840 r  tft_clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   184.002    tft_clk_wiz_inst/inst/clk_in1_tft_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221   176.781 r  tft_clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587   178.368    tft_clk_wiz_inst/inst/clk_out1_tft_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   178.459 r  tft_clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=21, routed)          1.501   179.960    ili9341_controller_inst/lcd_counter/x_counter/clk_out1
    SLICE_X60Y24         FDRE                                         r  ili9341_controller_inst/lcd_counter/x_counter/out_reg[8]/C
                         clock pessimism              0.563   180.523    
                         clock uncertainty           -0.387   180.136    
    SLICE_X60Y24         FDRE (Setup_fdre_C_D)        0.118   180.254    ili9341_controller_inst/lcd_counter/x_counter/out_reg[8]
  -------------------------------------------------------------------
                         required time                        180.254    
                         arrival time                          -1.401    
  -------------------------------------------------------------------
                         slack                                178.853    

Slack (MET) :             178.854ns  (required time - arrival time)
  Source:                 ili9341_controller_inst/lcd_counter/x_counter/last_tick_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_tft_clk_wiz_1  {rise@0.000ns fall@90.717ns period=181.435ns})
  Destination:            ili9341_controller_inst/lcd_counter/x_counter/out_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_tft_clk_wiz_1  {rise@0.000ns fall@90.717ns period=181.435ns})
  Path Group:             clk_out1_tft_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            181.435ns  (clk_out1_tft_clk_wiz_1 rise@181.435ns - clk_out1_tft_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        1.631ns  (logic 0.456ns (27.959%)  route 1.175ns (72.041%))
  Logic Levels:           0  
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.475ns = ( 179.960 - 181.435 ) 
    Source Clock Delay      (SCD):    -0.873ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.387ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.771ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tft_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    tft_clk_wiz_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  tft_clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    tft_clk_wiz_inst/inst/clk_in1_tft_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  tft_clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    tft_clk_wiz_inst/inst/clk_out1_tft_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  tft_clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=21, routed)          1.620    -0.873    ili9341_controller_inst/lcd_counter/x_counter/clk_out1
    SLICE_X62Y23         FDRE                                         r  ili9341_controller_inst/lcd_counter/x_counter/last_tick_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y23         FDRE (Prop_fdre_C_Q)         0.456    -0.417 r  ili9341_controller_inst/lcd_counter/x_counter/last_tick_reg/Q
                         net (fo=21, routed)          1.175     0.758    ili9341_controller_inst/lcd_counter/x_counter/last_tick_x
    SLICE_X60Y24         FDRE                                         r  ili9341_controller_inst/lcd_counter/x_counter/out_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tft_clk_wiz_1 rise edge)
                                                    181.435   181.435 r  
    L17                                               0.000   181.435 r  sysclk (IN)
                         net (fo=0)                   0.000   181.435    tft_clk_wiz_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406   182.840 r  tft_clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   184.002    tft_clk_wiz_inst/inst/clk_in1_tft_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221   176.781 r  tft_clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587   178.368    tft_clk_wiz_inst/inst/clk_out1_tft_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   178.459 r  tft_clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=21, routed)          1.501   179.960    ili9341_controller_inst/lcd_counter/x_counter/clk_out1
    SLICE_X60Y24         FDRE                                         r  ili9341_controller_inst/lcd_counter/x_counter/out_reg[7]/C
                         clock pessimism              0.563   180.523    
                         clock uncertainty           -0.387   180.136    
    SLICE_X60Y24         FDRE (Setup_fdre_C_R)       -0.524   179.612    ili9341_controller_inst/lcd_counter/x_counter/out_reg[7]
  -------------------------------------------------------------------
                         required time                        179.612    
                         arrival time                          -0.758    
  -------------------------------------------------------------------
                         slack                                178.854    

Slack (MET) :             178.854ns  (required time - arrival time)
  Source:                 ili9341_controller_inst/lcd_counter/x_counter/last_tick_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_tft_clk_wiz_1  {rise@0.000ns fall@90.717ns period=181.435ns})
  Destination:            ili9341_controller_inst/lcd_counter/x_counter/out_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_tft_clk_wiz_1  {rise@0.000ns fall@90.717ns period=181.435ns})
  Path Group:             clk_out1_tft_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            181.435ns  (clk_out1_tft_clk_wiz_1 rise@181.435ns - clk_out1_tft_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        1.631ns  (logic 0.456ns (27.959%)  route 1.175ns (72.041%))
  Logic Levels:           0  
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.475ns = ( 179.960 - 181.435 ) 
    Source Clock Delay      (SCD):    -0.873ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.387ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.771ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tft_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    tft_clk_wiz_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  tft_clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    tft_clk_wiz_inst/inst/clk_in1_tft_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  tft_clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    tft_clk_wiz_inst/inst/clk_out1_tft_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  tft_clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=21, routed)          1.620    -0.873    ili9341_controller_inst/lcd_counter/x_counter/clk_out1
    SLICE_X62Y23         FDRE                                         r  ili9341_controller_inst/lcd_counter/x_counter/last_tick_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y23         FDRE (Prop_fdre_C_Q)         0.456    -0.417 r  ili9341_controller_inst/lcd_counter/x_counter/last_tick_reg/Q
                         net (fo=21, routed)          1.175     0.758    ili9341_controller_inst/lcd_counter/x_counter/last_tick_x
    SLICE_X60Y24         FDRE                                         r  ili9341_controller_inst/lcd_counter/x_counter/out_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tft_clk_wiz_1 rise edge)
                                                    181.435   181.435 r  
    L17                                               0.000   181.435 r  sysclk (IN)
                         net (fo=0)                   0.000   181.435    tft_clk_wiz_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406   182.840 r  tft_clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   184.002    tft_clk_wiz_inst/inst/clk_in1_tft_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221   176.781 r  tft_clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587   178.368    tft_clk_wiz_inst/inst/clk_out1_tft_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   178.459 r  tft_clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=21, routed)          1.501   179.960    ili9341_controller_inst/lcd_counter/x_counter/clk_out1
    SLICE_X60Y24         FDRE                                         r  ili9341_controller_inst/lcd_counter/x_counter/out_reg[8]/C
                         clock pessimism              0.563   180.523    
                         clock uncertainty           -0.387   180.136    
    SLICE_X60Y24         FDRE (Setup_fdre_C_R)       -0.524   179.612    ili9341_controller_inst/lcd_counter/x_counter/out_reg[8]
  -------------------------------------------------------------------
                         required time                        179.612    
                         arrival time                          -0.758    
  -------------------------------------------------------------------
                         slack                                178.854    

Slack (MET) :             178.855ns  (required time - arrival time)
  Source:                 ili9341_controller_inst/lcd_counter/y_counter/out_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_tft_clk_wiz_1  {rise@0.000ns fall@90.717ns period=181.435ns})
  Destination:            ili9341_controller_inst/lcd_counter/y_counter/last_tick_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_tft_clk_wiz_1  {rise@0.000ns fall@90.717ns period=181.435ns})
  Path Group:             clk_out1_tft_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            181.435ns  (clk_out1_tft_clk_wiz_1 rise@181.435ns - clk_out1_tft_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        2.202ns  (logic 0.766ns (34.788%)  route 1.436ns (65.212%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.472ns = ( 179.963 - 181.435 ) 
    Source Clock Delay      (SCD):    -0.873ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.387ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.771ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tft_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    tft_clk_wiz_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  tft_clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    tft_clk_wiz_inst/inst/clk_in1_tft_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  tft_clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    tft_clk_wiz_inst/inst/clk_out1_tft_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  tft_clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=21, routed)          1.620    -0.873    ili9341_controller_inst/lcd_counter/y_counter/clk_out1
    SLICE_X64Y23         FDRE                                         r  ili9341_controller_inst/lcd_counter/y_counter/out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y23         FDRE (Prop_fdre_C_Q)         0.518    -0.355 f  ili9341_controller_inst/lcd_counter/y_counter/out_reg[7]/Q
                         net (fo=5, routed)           0.804     0.449    ili9341_controller_inst/lcd_counter/y_counter/out_reg[7]
    SLICE_X63Y23         LUT6 (Prop_lut6_I5_O)        0.124     0.573 f  ili9341_controller_inst/lcd_counter/y_counter/last_tick_i_2__0/O
                         net (fo=1, routed)           0.632     1.205    ili9341_controller_inst/lcd_counter/y_counter/last_tick_i_2__0_n_0
    SLICE_X65Y23         LUT6 (Prop_lut6_I4_O)        0.124     1.329 r  ili9341_controller_inst/lcd_counter/y_counter/last_tick_i_1__0/O
                         net (fo=1, routed)           0.000     1.329    ili9341_controller_inst/lcd_counter/y_counter/last_tick_i_1__0_n_0
    SLICE_X65Y23         FDRE                                         r  ili9341_controller_inst/lcd_counter/y_counter/last_tick_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tft_clk_wiz_1 rise edge)
                                                    181.435   181.435 r  
    L17                                               0.000   181.435 r  sysclk (IN)
                         net (fo=0)                   0.000   181.435    tft_clk_wiz_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406   182.840 r  tft_clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   184.002    tft_clk_wiz_inst/inst/clk_in1_tft_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221   176.781 r  tft_clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587   178.368    tft_clk_wiz_inst/inst/clk_out1_tft_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   178.459 r  tft_clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=21, routed)          1.504   179.963    ili9341_controller_inst/lcd_counter/y_counter/clk_out1
    SLICE_X65Y23         FDRE                                         r  ili9341_controller_inst/lcd_counter/y_counter/last_tick_reg/C
                         clock pessimism              0.577   180.540    
                         clock uncertainty           -0.387   180.153    
    SLICE_X65Y23         FDRE (Setup_fdre_C_D)        0.031   180.184    ili9341_controller_inst/lcd_counter/y_counter/last_tick_reg
  -------------------------------------------------------------------
                         required time                        180.184    
                         arrival time                          -1.329    
  -------------------------------------------------------------------
                         slack                                178.855    

Slack (MET) :             178.910ns  (required time - arrival time)
  Source:                 ili9341_controller_inst/lcd_counter/x_counter/last_tick_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_tft_clk_wiz_1  {rise@0.000ns fall@90.717ns period=181.435ns})
  Destination:            ili9341_controller_inst/lcd_counter/x_counter/out_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_tft_clk_wiz_1  {rise@0.000ns fall@90.717ns period=181.435ns})
  Path Group:             clk_out1_tft_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            181.435ns  (clk_out1_tft_clk_wiz_1 rise@181.435ns - clk_out1_tft_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        1.687ns  (logic 0.456ns (27.029%)  route 1.231ns (72.971%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.472ns = ( 179.963 - 181.435 ) 
    Source Clock Delay      (SCD):    -0.873ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.387ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.771ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tft_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    tft_clk_wiz_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  tft_clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    tft_clk_wiz_inst/inst/clk_in1_tft_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  tft_clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    tft_clk_wiz_inst/inst/clk_out1_tft_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  tft_clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=21, routed)          1.620    -0.873    ili9341_controller_inst/lcd_counter/x_counter/clk_out1
    SLICE_X62Y23         FDRE                                         r  ili9341_controller_inst/lcd_counter/x_counter/last_tick_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y23         FDRE (Prop_fdre_C_Q)         0.456    -0.417 r  ili9341_controller_inst/lcd_counter/x_counter/last_tick_reg/Q
                         net (fo=21, routed)          1.231     0.814    ili9341_controller_inst/lcd_counter/x_counter/last_tick_x
    SLICE_X63Y23         FDRE                                         r  ili9341_controller_inst/lcd_counter/x_counter/out_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tft_clk_wiz_1 rise edge)
                                                    181.435   181.435 r  
    L17                                               0.000   181.435 r  sysclk (IN)
                         net (fo=0)                   0.000   181.435    tft_clk_wiz_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406   182.840 r  tft_clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   184.002    tft_clk_wiz_inst/inst/clk_in1_tft_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221   176.781 r  tft_clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587   178.368    tft_clk_wiz_inst/inst/clk_out1_tft_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   178.459 r  tft_clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=21, routed)          1.504   179.963    ili9341_controller_inst/lcd_counter/x_counter/clk_out1
    SLICE_X63Y23         FDRE                                         r  ili9341_controller_inst/lcd_counter/x_counter/out_reg[6]/C
                         clock pessimism              0.577   180.540    
                         clock uncertainty           -0.387   180.153    
    SLICE_X63Y23         FDRE (Setup_fdre_C_R)       -0.429   179.724    ili9341_controller_inst/lcd_counter/x_counter/out_reg[6]
  -------------------------------------------------------------------
                         required time                        179.724    
                         arrival time                          -0.814    
  -------------------------------------------------------------------
                         slack                                178.910    

Slack (MET) :             178.919ns  (required time - arrival time)
  Source:                 ili9341_controller_inst/lcd_counter/x_counter/last_tick_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_tft_clk_wiz_1  {rise@0.000ns fall@90.717ns period=181.435ns})
  Destination:            ili9341_controller_inst/lcd_counter/y_counter/out_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_tft_clk_wiz_1  {rise@0.000ns fall@90.717ns period=181.435ns})
  Path Group:             clk_out1_tft_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            181.435ns  (clk_out1_tft_clk_wiz_1 rise@181.435ns - clk_out1_tft_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        1.679ns  (logic 0.580ns (34.544%)  route 1.099ns (65.456%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.471ns = ( 179.964 - 181.435 ) 
    Source Clock Delay      (SCD):    -0.873ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.387ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.771ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tft_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    tft_clk_wiz_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  tft_clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    tft_clk_wiz_inst/inst/clk_in1_tft_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  tft_clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    tft_clk_wiz_inst/inst/clk_out1_tft_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  tft_clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=21, routed)          1.620    -0.873    ili9341_controller_inst/lcd_counter/x_counter/clk_out1
    SLICE_X62Y23         FDRE                                         r  ili9341_controller_inst/lcd_counter/x_counter/last_tick_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y23         FDRE (Prop_fdre_C_Q)         0.456    -0.417 r  ili9341_controller_inst/lcd_counter/x_counter/last_tick_reg/Q
                         net (fo=21, routed)          0.597     0.180    ili9341_controller_inst/lcd_counter/x_counter/last_tick_x
    SLICE_X65Y22         LUT2 (Prop_lut2_I0_O)        0.124     0.304 r  ili9341_controller_inst/lcd_counter/x_counter/out[8]_i_1__0/O
                         net (fo=2, routed)           0.502     0.806    ili9341_controller_inst/lcd_counter/y_counter/SR[0]
    SLICE_X62Y22         FDRE                                         r  ili9341_controller_inst/lcd_counter/y_counter/out_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tft_clk_wiz_1 rise edge)
                                                    181.435   181.435 r  
    L17                                               0.000   181.435 r  sysclk (IN)
                         net (fo=0)                   0.000   181.435    tft_clk_wiz_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406   182.840 r  tft_clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   184.002    tft_clk_wiz_inst/inst/clk_in1_tft_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221   176.781 r  tft_clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587   178.368    tft_clk_wiz_inst/inst/clk_out1_tft_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   178.459 r  tft_clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=21, routed)          1.505   179.964    ili9341_controller_inst/lcd_counter/y_counter/clk_out1
    SLICE_X62Y22         FDRE                                         r  ili9341_controller_inst/lcd_counter/y_counter/out_reg[5]/C
                         clock pessimism              0.577   180.541    
                         clock uncertainty           -0.387   180.154    
    SLICE_X62Y22         FDRE (Setup_fdre_C_R)       -0.429   179.725    ili9341_controller_inst/lcd_counter/y_counter/out_reg[5]
  -------------------------------------------------------------------
                         required time                        179.725    
                         arrival time                          -0.806    
  -------------------------------------------------------------------
                         slack                                178.919    

Slack (MET) :             178.919ns  (required time - arrival time)
  Source:                 ili9341_controller_inst/lcd_counter/x_counter/last_tick_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_tft_clk_wiz_1  {rise@0.000ns fall@90.717ns period=181.435ns})
  Destination:            ili9341_controller_inst/lcd_counter/y_counter/out_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_tft_clk_wiz_1  {rise@0.000ns fall@90.717ns period=181.435ns})
  Path Group:             clk_out1_tft_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            181.435ns  (clk_out1_tft_clk_wiz_1 rise@181.435ns - clk_out1_tft_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        1.679ns  (logic 0.580ns (34.544%)  route 1.099ns (65.456%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.471ns = ( 179.964 - 181.435 ) 
    Source Clock Delay      (SCD):    -0.873ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.387ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.771ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tft_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    tft_clk_wiz_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  tft_clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    tft_clk_wiz_inst/inst/clk_in1_tft_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  tft_clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    tft_clk_wiz_inst/inst/clk_out1_tft_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  tft_clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=21, routed)          1.620    -0.873    ili9341_controller_inst/lcd_counter/x_counter/clk_out1
    SLICE_X62Y23         FDRE                                         r  ili9341_controller_inst/lcd_counter/x_counter/last_tick_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y23         FDRE (Prop_fdre_C_Q)         0.456    -0.417 r  ili9341_controller_inst/lcd_counter/x_counter/last_tick_reg/Q
                         net (fo=21, routed)          0.597     0.180    ili9341_controller_inst/lcd_counter/x_counter/last_tick_x
    SLICE_X65Y22         LUT2 (Prop_lut2_I0_O)        0.124     0.304 r  ili9341_controller_inst/lcd_counter/x_counter/out[8]_i_1__0/O
                         net (fo=2, routed)           0.502     0.806    ili9341_controller_inst/lcd_counter/y_counter/SR[0]
    SLICE_X62Y22         FDRE                                         r  ili9341_controller_inst/lcd_counter/y_counter/out_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tft_clk_wiz_1 rise edge)
                                                    181.435   181.435 r  
    L17                                               0.000   181.435 r  sysclk (IN)
                         net (fo=0)                   0.000   181.435    tft_clk_wiz_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406   182.840 r  tft_clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   184.002    tft_clk_wiz_inst/inst/clk_in1_tft_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221   176.781 r  tft_clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587   178.368    tft_clk_wiz_inst/inst/clk_out1_tft_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   178.459 r  tft_clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=21, routed)          1.505   179.964    ili9341_controller_inst/lcd_counter/y_counter/clk_out1
    SLICE_X62Y22         FDRE                                         r  ili9341_controller_inst/lcd_counter/y_counter/out_reg[8]/C
                         clock pessimism              0.577   180.541    
                         clock uncertainty           -0.387   180.154    
    SLICE_X62Y22         FDRE (Setup_fdre_C_R)       -0.429   179.725    ili9341_controller_inst/lcd_counter/y_counter/out_reg[8]
  -------------------------------------------------------------------
                         required time                        179.725    
                         arrival time                          -0.806    
  -------------------------------------------------------------------
                         slack                                178.919    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.532ns  (arrival time - required time)
  Source:                 ili9341_controller_inst/lcd_counter/y_counter/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_tft_clk_wiz_1  {rise@0.000ns fall@90.717ns period=181.435ns})
  Destination:            ili9341_controller_inst/lcd_counter/y_counter/out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_tft_clk_wiz_1  {rise@0.000ns fall@90.717ns period=181.435ns})
  Path Group:             clk_out1_tft_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_tft_clk_wiz_1 rise@0.000ns - clk_out1_tft_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.676ns  (logic 0.183ns (27.057%)  route 0.493ns (72.943%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.818ns
    Source Clock Delay      (SCD):    -0.582ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tft_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    tft_clk_wiz_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  tft_clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    tft_clk_wiz_inst/inst/clk_in1_tft_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  tft_clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    tft_clk_wiz_inst/inst/clk_out1_tft_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  tft_clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=21, routed)          0.582    -0.582    ili9341_controller_inst/lcd_counter/y_counter/clk_out1
    SLICE_X61Y23         FDRE                                         r  ili9341_controller_inst/lcd_counter/y_counter/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y23         FDRE (Prop_fdre_C_Q)         0.141    -0.441 r  ili9341_controller_inst/lcd_counter/y_counter/out_reg[0]/Q
                         net (fo=8, routed)           0.493     0.052    ili9341_controller_inst/lcd_counter/y_counter/out_reg[0]
    SLICE_X63Y22         LUT5 (Prop_lut5_I2_O)        0.042     0.094 r  ili9341_controller_inst/lcd_counter/y_counter/out[3]_i_1__0/O
                         net (fo=1, routed)           0.000     0.094    ili9341_controller_inst/lcd_counter/y_counter/out[3]_i_1__0_n_0
    SLICE_X63Y22         FDRE                                         r  ili9341_controller_inst/lcd_counter/y_counter/out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tft_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    tft_clk_wiz_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  tft_clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    tft_clk_wiz_inst/inst/clk_in1_tft_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  tft_clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    tft_clk_wiz_inst/inst/clk_out1_tft_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  tft_clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=21, routed)          0.853    -0.818    ili9341_controller_inst/lcd_counter/y_counter/clk_out1
    SLICE_X63Y22         FDRE                                         r  ili9341_controller_inst/lcd_counter/y_counter/out_reg[3]/C
                         clock pessimism              0.273    -0.545    
    SLICE_X63Y22         FDRE (Hold_fdre_C_D)         0.107    -0.438    ili9341_controller_inst/lcd_counter/y_counter/out_reg[3]
  -------------------------------------------------------------------
                         required time                          0.438    
                         arrival time                           0.094    
  -------------------------------------------------------------------
                         slack                                  0.532    

Slack (MET) :             0.550ns  (arrival time - required time)
  Source:                 ili9341_controller_inst/lcd_counter/y_counter/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_tft_clk_wiz_1  {rise@0.000ns fall@90.717ns period=181.435ns})
  Destination:            ili9341_controller_inst/lcd_counter/y_counter/out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_tft_clk_wiz_1  {rise@0.000ns fall@90.717ns period=181.435ns})
  Path Group:             clk_out1_tft_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_tft_clk_wiz_1 rise@0.000ns - clk_out1_tft_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.679ns  (logic 0.186ns (27.379%)  route 0.493ns (72.621%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.818ns
    Source Clock Delay      (SCD):    -0.582ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tft_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    tft_clk_wiz_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  tft_clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    tft_clk_wiz_inst/inst/clk_in1_tft_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  tft_clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    tft_clk_wiz_inst/inst/clk_out1_tft_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  tft_clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=21, routed)          0.582    -0.582    ili9341_controller_inst/lcd_counter/y_counter/clk_out1
    SLICE_X61Y23         FDRE                                         r  ili9341_controller_inst/lcd_counter/y_counter/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y23         FDRE (Prop_fdre_C_Q)         0.141    -0.441 r  ili9341_controller_inst/lcd_counter/y_counter/out_reg[0]/Q
                         net (fo=8, routed)           0.493     0.052    ili9341_controller_inst/lcd_counter/y_counter/out_reg[0]
    SLICE_X63Y22         LUT4 (Prop_lut4_I2_O)        0.045     0.097 r  ili9341_controller_inst/lcd_counter/y_counter/out[2]_i_1__0/O
                         net (fo=1, routed)           0.000     0.097    ili9341_controller_inst/lcd_counter/y_counter/out[2]_i_1__0_n_0
    SLICE_X63Y22         FDRE                                         r  ili9341_controller_inst/lcd_counter/y_counter/out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tft_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    tft_clk_wiz_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  tft_clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    tft_clk_wiz_inst/inst/clk_in1_tft_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  tft_clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    tft_clk_wiz_inst/inst/clk_out1_tft_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  tft_clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=21, routed)          0.853    -0.818    ili9341_controller_inst/lcd_counter/y_counter/clk_out1
    SLICE_X63Y22         FDRE                                         r  ili9341_controller_inst/lcd_counter/y_counter/out_reg[2]/C
                         clock pessimism              0.273    -0.545    
    SLICE_X63Y22         FDRE (Hold_fdre_C_D)         0.092    -0.453    ili9341_controller_inst/lcd_counter/y_counter/out_reg[2]
  -------------------------------------------------------------------
                         required time                          0.453    
                         arrival time                           0.097    
  -------------------------------------------------------------------
                         slack                                  0.550    

Slack (MET) :             0.553ns  (arrival time - required time)
  Source:                 ili9341_controller_inst/lcd_counter/x_counter/out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_tft_clk_wiz_1  {rise@0.000ns fall@90.717ns period=181.435ns})
  Destination:            ili9341_controller_inst/lcd_counter/x_counter/out_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_tft_clk_wiz_1  {rise@0.000ns fall@90.717ns period=181.435ns})
  Path Group:             clk_out1_tft_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_tft_clk_wiz_1 rise@0.000ns - clk_out1_tft_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.673ns  (logic 0.226ns (33.570%)  route 0.447ns (66.430%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.821ns
    Source Clock Delay      (SCD):    -0.582ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tft_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    tft_clk_wiz_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  tft_clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    tft_clk_wiz_inst/inst/clk_in1_tft_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  tft_clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    tft_clk_wiz_inst/inst/clk_out1_tft_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  tft_clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=21, routed)          0.582    -0.582    ili9341_controller_inst/lcd_counter/x_counter/clk_out1
    SLICE_X63Y24         FDRE                                         r  ili9341_controller_inst/lcd_counter/x_counter/out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y24         FDRE (Prop_fdre_C_Q)         0.128    -0.454 r  ili9341_controller_inst/lcd_counter/x_counter/out_reg[1]/Q
                         net (fo=9, routed)           0.447    -0.007    ili9341_controller_inst/lcd_counter/x_counter/out_reg[1]
    SLICE_X65Y24         LUT5 (Prop_lut5_I2_O)        0.098     0.091 r  ili9341_controller_inst/lcd_counter/x_counter/out[4]_i_1/O
                         net (fo=1, routed)           0.000     0.091    ili9341_controller_inst/lcd_counter/x_counter/p_0_in[4]
    SLICE_X65Y24         FDRE                                         r  ili9341_controller_inst/lcd_counter/x_counter/out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tft_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    tft_clk_wiz_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  tft_clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    tft_clk_wiz_inst/inst/clk_in1_tft_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  tft_clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    tft_clk_wiz_inst/inst/clk_out1_tft_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  tft_clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=21, routed)          0.850    -0.821    ili9341_controller_inst/lcd_counter/x_counter/clk_out1
    SLICE_X65Y24         FDRE                                         r  ili9341_controller_inst/lcd_counter/x_counter/out_reg[4]/C
                         clock pessimism              0.252    -0.569    
    SLICE_X65Y24         FDRE (Hold_fdre_C_D)         0.107    -0.462    ili9341_controller_inst/lcd_counter/x_counter/out_reg[4]
  -------------------------------------------------------------------
                         required time                          0.462    
                         arrival time                           0.091    
  -------------------------------------------------------------------
                         slack                                  0.553    

Slack (MET) :             0.559ns  (arrival time - required time)
  Source:                 ili9341_controller_inst/lcd_counter/x_counter/out_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_tft_clk_wiz_1  {rise@0.000ns fall@90.717ns period=181.435ns})
  Destination:            ili9341_controller_inst/lcd_counter/x_counter/out_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_tft_clk_wiz_1  {rise@0.000ns fall@90.717ns period=181.435ns})
  Path Group:             clk_out1_tft_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_tft_clk_wiz_1 rise@0.000ns - clk_out1_tft_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.690ns  (logic 0.246ns (35.678%)  route 0.444ns (64.322%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.583ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tft_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    tft_clk_wiz_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  tft_clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    tft_clk_wiz_inst/inst/clk_in1_tft_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  tft_clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    tft_clk_wiz_inst/inst/clk_out1_tft_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  tft_clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=21, routed)          0.581    -0.583    ili9341_controller_inst/lcd_counter/x_counter/clk_out1
    SLICE_X60Y24         FDRE                                         r  ili9341_controller_inst/lcd_counter/x_counter/out_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y24         FDRE (Prop_fdre_C_Q)         0.148    -0.435 r  ili9341_controller_inst/lcd_counter/x_counter/out_reg[8]/Q
                         net (fo=4, routed)           0.444     0.009    ili9341_controller_inst/lcd_counter/x_counter/out_reg[8]
    SLICE_X60Y24         LUT4 (Prop_lut4_I0_O)        0.098     0.107 r  ili9341_controller_inst/lcd_counter/x_counter/out[8]_i_1/O
                         net (fo=1, routed)           0.000     0.107    ili9341_controller_inst/lcd_counter/x_counter/p_0_in[8]
    SLICE_X60Y24         FDRE                                         r  ili9341_controller_inst/lcd_counter/x_counter/out_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tft_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    tft_clk_wiz_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  tft_clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    tft_clk_wiz_inst/inst/clk_in1_tft_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  tft_clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    tft_clk_wiz_inst/inst/clk_out1_tft_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  tft_clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=21, routed)          0.848    -0.823    ili9341_controller_inst/lcd_counter/x_counter/clk_out1
    SLICE_X60Y24         FDRE                                         r  ili9341_controller_inst/lcd_counter/x_counter/out_reg[8]/C
                         clock pessimism              0.240    -0.583    
    SLICE_X60Y24         FDRE (Hold_fdre_C_D)         0.131    -0.452    ili9341_controller_inst/lcd_counter/x_counter/out_reg[8]
  -------------------------------------------------------------------
                         required time                          0.452    
                         arrival time                           0.107    
  -------------------------------------------------------------------
                         slack                                  0.559    

Slack (MET) :             0.559ns  (arrival time - required time)
  Source:                 ili9341_controller_inst/lcd_counter/x_counter/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_tft_clk_wiz_1  {rise@0.000ns fall@90.717ns period=181.435ns})
  Destination:            ili9341_controller_inst/lcd_counter/x_counter/out_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_tft_clk_wiz_1  {rise@0.000ns fall@90.717ns period=181.435ns})
  Path Group:             clk_out1_tft_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_tft_clk_wiz_1 rise@0.000ns - clk_out1_tft_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.684ns  (logic 0.186ns (27.198%)  route 0.498ns (72.802%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.821ns
    Source Clock Delay      (SCD):    -0.582ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tft_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    tft_clk_wiz_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  tft_clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    tft_clk_wiz_inst/inst/clk_in1_tft_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  tft_clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    tft_clk_wiz_inst/inst/clk_out1_tft_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  tft_clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=21, routed)          0.582    -0.582    ili9341_controller_inst/lcd_counter/x_counter/clk_out1
    SLICE_X63Y24         FDRE                                         r  ili9341_controller_inst/lcd_counter/x_counter/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y24         FDRE (Prop_fdre_C_Q)         0.141    -0.441 r  ili9341_controller_inst/lcd_counter/x_counter/out_reg[0]/Q
                         net (fo=8, routed)           0.498     0.057    ili9341_controller_inst/lcd_counter/x_counter/out_reg[0]
    SLICE_X65Y25         LUT6 (Prop_lut6_I1_O)        0.045     0.102 r  ili9341_controller_inst/lcd_counter/x_counter/out[5]_i_1/O
                         net (fo=1, routed)           0.000     0.102    ili9341_controller_inst/lcd_counter/x_counter/p_0_in[5]
    SLICE_X65Y25         FDRE                                         r  ili9341_controller_inst/lcd_counter/x_counter/out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tft_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    tft_clk_wiz_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  tft_clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    tft_clk_wiz_inst/inst/clk_in1_tft_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  tft_clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    tft_clk_wiz_inst/inst/clk_out1_tft_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  tft_clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=21, routed)          0.850    -0.821    ili9341_controller_inst/lcd_counter/x_counter/clk_out1
    SLICE_X65Y25         FDRE                                         r  ili9341_controller_inst/lcd_counter/x_counter/out_reg[5]/C
                         clock pessimism              0.273    -0.548    
    SLICE_X65Y25         FDRE (Hold_fdre_C_D)         0.091    -0.457    ili9341_controller_inst/lcd_counter/x_counter/out_reg[5]
  -------------------------------------------------------------------
                         required time                          0.457    
                         arrival time                           0.102    
  -------------------------------------------------------------------
                         slack                                  0.559    

Slack (MET) :             0.563ns  (arrival time - required time)
  Source:                 ili9341_controller_inst/lcd_counter/x_counter/last_tick_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_tft_clk_wiz_1  {rise@0.000ns fall@90.717ns period=181.435ns})
  Destination:            ili9341_controller_inst/lcd_counter/y_counter/out_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_tft_clk_wiz_1  {rise@0.000ns fall@90.717ns period=181.435ns})
  Path Group:             clk_out1_tft_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_tft_clk_wiz_1 rise@0.000ns - clk_out1_tft_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.539ns  (logic 0.141ns (26.140%)  route 0.398ns (73.860%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.818ns
    Source Clock Delay      (SCD):    -0.581ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tft_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    tft_clk_wiz_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  tft_clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    tft_clk_wiz_inst/inst/clk_in1_tft_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  tft_clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    tft_clk_wiz_inst/inst/clk_out1_tft_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  tft_clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=21, routed)          0.583    -0.581    ili9341_controller_inst/lcd_counter/x_counter/clk_out1
    SLICE_X62Y23         FDRE                                         r  ili9341_controller_inst/lcd_counter/x_counter/last_tick_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y23         FDRE (Prop_fdre_C_Q)         0.141    -0.440 r  ili9341_controller_inst/lcd_counter/x_counter/last_tick_reg/Q
                         net (fo=21, routed)          0.398    -0.041    ili9341_controller_inst/lcd_counter/y_counter/E[0]
    SLICE_X62Y22         FDRE                                         r  ili9341_controller_inst/lcd_counter/y_counter/out_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tft_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    tft_clk_wiz_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  tft_clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    tft_clk_wiz_inst/inst/clk_in1_tft_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  tft_clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    tft_clk_wiz_inst/inst/clk_out1_tft_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  tft_clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=21, routed)          0.853    -0.818    ili9341_controller_inst/lcd_counter/y_counter/clk_out1
    SLICE_X62Y22         FDRE                                         r  ili9341_controller_inst/lcd_counter/y_counter/out_reg[5]/C
                         clock pessimism              0.252    -0.566    
    SLICE_X62Y22         FDRE (Hold_fdre_C_CE)       -0.039    -0.605    ili9341_controller_inst/lcd_counter/y_counter/out_reg[5]
  -------------------------------------------------------------------
                         required time                          0.605    
                         arrival time                          -0.041    
  -------------------------------------------------------------------
                         slack                                  0.563    

Slack (MET) :             0.563ns  (arrival time - required time)
  Source:                 ili9341_controller_inst/lcd_counter/x_counter/last_tick_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_tft_clk_wiz_1  {rise@0.000ns fall@90.717ns period=181.435ns})
  Destination:            ili9341_controller_inst/lcd_counter/y_counter/out_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_tft_clk_wiz_1  {rise@0.000ns fall@90.717ns period=181.435ns})
  Path Group:             clk_out1_tft_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_tft_clk_wiz_1 rise@0.000ns - clk_out1_tft_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.539ns  (logic 0.141ns (26.140%)  route 0.398ns (73.860%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.818ns
    Source Clock Delay      (SCD):    -0.581ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tft_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    tft_clk_wiz_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  tft_clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    tft_clk_wiz_inst/inst/clk_in1_tft_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  tft_clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    tft_clk_wiz_inst/inst/clk_out1_tft_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  tft_clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=21, routed)          0.583    -0.581    ili9341_controller_inst/lcd_counter/x_counter/clk_out1
    SLICE_X62Y23         FDRE                                         r  ili9341_controller_inst/lcd_counter/x_counter/last_tick_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y23         FDRE (Prop_fdre_C_Q)         0.141    -0.440 r  ili9341_controller_inst/lcd_counter/x_counter/last_tick_reg/Q
                         net (fo=21, routed)          0.398    -0.041    ili9341_controller_inst/lcd_counter/y_counter/E[0]
    SLICE_X62Y22         FDRE                                         r  ili9341_controller_inst/lcd_counter/y_counter/out_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tft_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    tft_clk_wiz_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  tft_clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    tft_clk_wiz_inst/inst/clk_in1_tft_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  tft_clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    tft_clk_wiz_inst/inst/clk_out1_tft_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  tft_clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=21, routed)          0.853    -0.818    ili9341_controller_inst/lcd_counter/y_counter/clk_out1
    SLICE_X62Y22         FDRE                                         r  ili9341_controller_inst/lcd_counter/y_counter/out_reg[8]/C
                         clock pessimism              0.252    -0.566    
    SLICE_X62Y22         FDRE (Hold_fdre_C_CE)       -0.039    -0.605    ili9341_controller_inst/lcd_counter/y_counter/out_reg[8]
  -------------------------------------------------------------------
                         required time                          0.605    
                         arrival time                          -0.041    
  -------------------------------------------------------------------
                         slack                                  0.563    

Slack (MET) :             0.568ns  (arrival time - required time)
  Source:                 ili9341_controller_inst/lcd_counter/x_counter/out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_tft_clk_wiz_1  {rise@0.000ns fall@90.717ns period=181.435ns})
  Destination:            ili9341_controller_inst/lcd_counter/x_counter/out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_tft_clk_wiz_1  {rise@0.000ns fall@90.717ns period=181.435ns})
  Path Group:             clk_out1_tft_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_tft_clk_wiz_1 rise@0.000ns - clk_out1_tft_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.673ns  (logic 0.226ns (33.570%)  route 0.447ns (66.430%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.821ns
    Source Clock Delay      (SCD):    -0.582ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tft_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    tft_clk_wiz_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  tft_clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    tft_clk_wiz_inst/inst/clk_in1_tft_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  tft_clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    tft_clk_wiz_inst/inst/clk_out1_tft_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  tft_clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=21, routed)          0.582    -0.582    ili9341_controller_inst/lcd_counter/x_counter/clk_out1
    SLICE_X63Y24         FDRE                                         r  ili9341_controller_inst/lcd_counter/x_counter/out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y24         FDRE (Prop_fdre_C_Q)         0.128    -0.454 r  ili9341_controller_inst/lcd_counter/x_counter/out_reg[1]/Q
                         net (fo=9, routed)           0.447    -0.007    ili9341_controller_inst/lcd_counter/x_counter/out_reg[1]
    SLICE_X65Y24         LUT4 (Prop_lut4_I2_O)        0.098     0.091 r  ili9341_controller_inst/lcd_counter/x_counter/out[3]_i_1/O
                         net (fo=1, routed)           0.000     0.091    ili9341_controller_inst/lcd_counter/x_counter/out[3]_i_1_n_0
    SLICE_X65Y24         FDRE                                         r  ili9341_controller_inst/lcd_counter/x_counter/out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tft_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    tft_clk_wiz_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  tft_clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    tft_clk_wiz_inst/inst/clk_in1_tft_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  tft_clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    tft_clk_wiz_inst/inst/clk_out1_tft_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  tft_clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=21, routed)          0.850    -0.821    ili9341_controller_inst/lcd_counter/x_counter/clk_out1
    SLICE_X65Y24         FDRE                                         r  ili9341_controller_inst/lcd_counter/x_counter/out_reg[3]/C
                         clock pessimism              0.252    -0.569    
    SLICE_X65Y24         FDRE (Hold_fdre_C_D)         0.092    -0.477    ili9341_controller_inst/lcd_counter/x_counter/out_reg[3]
  -------------------------------------------------------------------
                         required time                          0.477    
                         arrival time                           0.091    
  -------------------------------------------------------------------
                         slack                                  0.568    

Slack (MET) :             0.572ns  (arrival time - required time)
  Source:                 ili9341_controller_inst/lcd_counter/y_counter/out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_tft_clk_wiz_1  {rise@0.000ns fall@90.717ns period=181.435ns})
  Destination:            ili9341_controller_inst/lcd_counter/y_counter/out_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_tft_clk_wiz_1  {rise@0.000ns fall@90.717ns period=181.435ns})
  Path Group:             clk_out1_tft_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_tft_clk_wiz_1 rise@0.000ns - clk_out1_tft_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.664ns  (logic 0.186ns (28.006%)  route 0.478ns (71.994%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.818ns
    Source Clock Delay      (SCD):    -0.579ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tft_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    tft_clk_wiz_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  tft_clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    tft_clk_wiz_inst/inst/clk_in1_tft_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  tft_clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    tft_clk_wiz_inst/inst/clk_out1_tft_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  tft_clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=21, routed)          0.585    -0.579    ili9341_controller_inst/lcd_counter/y_counter/clk_out1
    SLICE_X63Y22         FDRE                                         r  ili9341_controller_inst/lcd_counter/y_counter/out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y22         FDRE (Prop_fdre_C_Q)         0.141    -0.438 r  ili9341_controller_inst/lcd_counter/y_counter/out_reg[2]/Q
                         net (fo=7, routed)           0.478     0.040    ili9341_controller_inst/lcd_counter/y_counter/out_reg[2]
    SLICE_X63Y22         LUT6 (Prop_lut6_I4_O)        0.045     0.085 r  ili9341_controller_inst/lcd_counter/y_counter/out[4]_i_1__0/O
                         net (fo=1, routed)           0.000     0.085    ili9341_controller_inst/lcd_counter/y_counter/out[4]_i_1__0_n_0
    SLICE_X63Y22         FDRE                                         r  ili9341_controller_inst/lcd_counter/y_counter/out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tft_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    tft_clk_wiz_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  tft_clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    tft_clk_wiz_inst/inst/clk_in1_tft_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  tft_clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    tft_clk_wiz_inst/inst/clk_out1_tft_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  tft_clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=21, routed)          0.853    -0.818    ili9341_controller_inst/lcd_counter/y_counter/clk_out1
    SLICE_X63Y22         FDRE                                         r  ili9341_controller_inst/lcd_counter/y_counter/out_reg[4]/C
                         clock pessimism              0.239    -0.579    
    SLICE_X63Y22         FDRE (Hold_fdre_C_D)         0.092    -0.487    ili9341_controller_inst/lcd_counter/y_counter/out_reg[4]
  -------------------------------------------------------------------
                         required time                          0.487    
                         arrival time                           0.085    
  -------------------------------------------------------------------
                         slack                                  0.572    

Slack (MET) :             0.577ns  (arrival time - required time)
  Source:                 ili9341_controller_inst/lcd_counter/x_counter/out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_tft_clk_wiz_1  {rise@0.000ns fall@90.717ns period=181.435ns})
  Destination:            ili9341_controller_inst/lcd_counter/x_counter/out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_tft_clk_wiz_1  {rise@0.000ns fall@90.717ns period=181.435ns})
  Path Group:             clk_out1_tft_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_tft_clk_wiz_1 rise@0.000ns - clk_out1_tft_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.681ns  (logic 0.226ns (33.186%)  route 0.455ns (66.814%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.821ns
    Source Clock Delay      (SCD):    -0.582ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tft_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    tft_clk_wiz_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  tft_clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    tft_clk_wiz_inst/inst/clk_in1_tft_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  tft_clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    tft_clk_wiz_inst/inst/clk_out1_tft_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  tft_clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=21, routed)          0.582    -0.582    ili9341_controller_inst/lcd_counter/x_counter/clk_out1
    SLICE_X63Y24         FDRE                                         r  ili9341_controller_inst/lcd_counter/x_counter/out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y24         FDRE (Prop_fdre_C_Q)         0.128    -0.454 r  ili9341_controller_inst/lcd_counter/x_counter/out_reg[1]/Q
                         net (fo=9, routed)           0.455     0.001    ili9341_controller_inst/lcd_counter/x_counter/out_reg[1]
    SLICE_X65Y24         LUT3 (Prop_lut3_I1_O)        0.098     0.099 r  ili9341_controller_inst/lcd_counter/x_counter/out[2]_i_1/O
                         net (fo=1, routed)           0.000     0.099    ili9341_controller_inst/lcd_counter/x_counter/p_0_in[2]
    SLICE_X65Y24         FDRE                                         r  ili9341_controller_inst/lcd_counter/x_counter/out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tft_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    tft_clk_wiz_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  tft_clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    tft_clk_wiz_inst/inst/clk_in1_tft_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  tft_clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    tft_clk_wiz_inst/inst/clk_out1_tft_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  tft_clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=21, routed)          0.850    -0.821    ili9341_controller_inst/lcd_counter/x_counter/clk_out1
    SLICE_X65Y24         FDRE                                         r  ili9341_controller_inst/lcd_counter/x_counter/out_reg[2]/C
                         clock pessimism              0.252    -0.569    
    SLICE_X65Y24         FDRE (Hold_fdre_C_D)         0.091    -0.478    ili9341_controller_inst/lcd_counter/x_counter/out_reg[2]
  -------------------------------------------------------------------
                         required time                          0.478    
                         arrival time                           0.099    
  -------------------------------------------------------------------
                         slack                                  0.577    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_tft_clk_wiz_1
Waveform(ns):       { 0.000 90.717 }
Period(ns):         181.435
Sources:            { tft_clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         181.435     179.280    BUFGCTRL_X0Y0    tft_clk_wiz_inst/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         181.435     180.186    MMCME2_ADV_X0Y0  tft_clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         181.435     180.435    SLICE_X62Y23     ili9341_controller_inst/lcd_counter/x_counter/last_tick_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         181.435     180.435    SLICE_X63Y24     ili9341_controller_inst/lcd_counter/x_counter/out_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         181.435     180.435    SLICE_X63Y24     ili9341_controller_inst/lcd_counter/x_counter/out_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         181.435     180.435    SLICE_X65Y24     ili9341_controller_inst/lcd_counter/x_counter/out_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         181.435     180.435    SLICE_X65Y24     ili9341_controller_inst/lcd_counter/x_counter/out_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         181.435     180.435    SLICE_X65Y24     ili9341_controller_inst/lcd_counter/x_counter/out_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         181.435     180.435    SLICE_X65Y25     ili9341_controller_inst/lcd_counter/x_counter/out_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         181.435     180.435    SLICE_X63Y23     ili9341_controller_inst/lcd_counter/x_counter/out_reg[6]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       181.435     31.925     MMCME2_ADV_X0Y0  tft_clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         90.717      90.217     SLICE_X62Y23     ili9341_controller_inst/lcd_counter/x_counter/last_tick_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         90.717      90.217     SLICE_X62Y23     ili9341_controller_inst/lcd_counter/x_counter/last_tick_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         90.717      90.217     SLICE_X63Y24     ili9341_controller_inst/lcd_counter/x_counter/out_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         90.717      90.217     SLICE_X63Y24     ili9341_controller_inst/lcd_counter/x_counter/out_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         90.717      90.217     SLICE_X63Y24     ili9341_controller_inst/lcd_counter/x_counter/out_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         90.717      90.217     SLICE_X63Y24     ili9341_controller_inst/lcd_counter/x_counter/out_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         90.717      90.217     SLICE_X65Y24     ili9341_controller_inst/lcd_counter/x_counter/out_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         90.717      90.217     SLICE_X65Y24     ili9341_controller_inst/lcd_counter/x_counter/out_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         90.717      90.217     SLICE_X65Y24     ili9341_controller_inst/lcd_counter/x_counter/out_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         90.717      90.217     SLICE_X65Y24     ili9341_controller_inst/lcd_counter/x_counter/out_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         90.717      90.217     SLICE_X62Y23     ili9341_controller_inst/lcd_counter/x_counter/last_tick_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         90.717      90.217     SLICE_X62Y23     ili9341_controller_inst/lcd_counter/x_counter/last_tick_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         90.717      90.217     SLICE_X63Y24     ili9341_controller_inst/lcd_counter/x_counter/out_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         90.717      90.217     SLICE_X63Y24     ili9341_controller_inst/lcd_counter/x_counter/out_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         90.717      90.217     SLICE_X63Y24     ili9341_controller_inst/lcd_counter/x_counter/out_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         90.717      90.217     SLICE_X63Y24     ili9341_controller_inst/lcd_counter/x_counter/out_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         90.717      90.217     SLICE_X65Y24     ili9341_controller_inst/lcd_counter/x_counter/out_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         90.717      90.217     SLICE_X65Y24     ili9341_controller_inst/lcd_counter/x_counter/out_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         90.717      90.217     SLICE_X65Y24     ili9341_controller_inst/lcd_counter/x_counter/out_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         90.717      90.217     SLICE_X65Y24     ili9341_controller_inst/lcd_counter/x_counter/out_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_tft_clk_wiz_1
  To Clock:  clkfbout_tft_clk_wiz_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       16.670ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_tft_clk_wiz_1
Waveform(ns):       { 0.000 41.665 }
Period(ns):         83.330
Sources:            { tft_clk_wiz_inst/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         83.330      81.175     BUFGCTRL_X0Y1    tft_clk_wiz_inst/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         83.330      82.081     MMCME2_ADV_X0Y0  tft_clk_wiz_inst/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         83.330      82.081     MMCME2_ADV_X0Y0  tft_clk_wiz_inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       83.330      16.670     MMCME2_ADV_X0Y0  tft_clk_wiz_inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       83.330      130.030    MMCME2_ADV_X0Y0  tft_clk_wiz_inst/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sysclk
  To Clock:  sysclk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       16.667ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sysclk
Waveform(ns):       { 0.000 41.667 }
Period(ns):         83.333
Sources:            { sysclk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         83.333      82.084     MMCME2_ADV_X0Y0  tft_clk_wiz_inst/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       83.333      16.667     MMCME2_ADV_X0Y0  tft_clk_wiz_inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            10.000        41.666      31.666     MMCME2_ADV_X0Y0  tft_clk_wiz_inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            10.000        41.666      31.666     MMCME2_ADV_X0Y0  tft_clk_wiz_inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            10.000        41.666      31.666     MMCME2_ADV_X0Y0  tft_clk_wiz_inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            10.000        41.666      31.666     MMCME2_ADV_X0Y0  tft_clk_wiz_inst/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_tft_clk_wiz
  To Clock:  clk_out1_tft_clk_wiz

Setup :            0  Failing Endpoints,  Worst Slack      178.246ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.532ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       31.919ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             178.246ns  (required time - arrival time)
  Source:                 ili9341_controller_inst/lcd_counter/x_counter/out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_tft_clk_wiz  {rise@0.000ns fall@90.721ns period=181.441ns})
  Destination:            ili9341_controller_inst/lcd_counter/x_counter/last_tick_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_tft_clk_wiz  {rise@0.000ns fall@90.721ns period=181.441ns})
  Path Group:             clk_out1_tft_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            181.441ns  (clk_out1_tft_clk_wiz rise@181.441ns - clk_out1_tft_clk_wiz rise@0.000ns)
  Data Path Delay:        2.730ns  (logic 0.828ns (30.330%)  route 1.902ns (69.670%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.472ns = ( 179.970 - 181.441 ) 
    Source Clock Delay      (SCD):    -0.875ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.463ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.923ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tft_clk_wiz rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    tft_clk_wiz_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  tft_clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    tft_clk_wiz_inst/inst/clk_in1_tft_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  tft_clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    tft_clk_wiz_inst/inst/clk_out1_tft_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  tft_clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=21, routed)          1.618    -0.875    ili9341_controller_inst/lcd_counter/x_counter/clk_out1
    SLICE_X65Y25         FDRE                                         r  ili9341_controller_inst/lcd_counter/x_counter/out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y25         FDRE (Prop_fdre_C_Q)         0.456    -0.419 f  ili9341_controller_inst/lcd_counter/x_counter/out_reg[5]/Q
                         net (fo=3, routed)           0.633     0.214    ili9341_controller_inst/lcd_counter/x_counter/out_reg[5]
    SLICE_X65Y23         LUT3 (Prop_lut3_I0_O)        0.124     0.338 f  ili9341_controller_inst/lcd_counter/x_counter/tft_hsync_OBUF_inst_i_2/O
                         net (fo=3, routed)           0.638     0.976    ili9341_controller_inst/lcd_counter/x_counter/tft_hsync_OBUF_inst_i_2_n_0
    SLICE_X65Y23         LUT6 (Prop_lut6_I0_O)        0.124     1.100 f  ili9341_controller_inst/lcd_counter/x_counter/last_tick_i_2/O
                         net (fo=1, routed)           0.631     1.731    ili9341_controller_inst/lcd_counter/x_counter/last_tick_i_2_n_0
    SLICE_X62Y23         LUT2 (Prop_lut2_I1_O)        0.124     1.855 r  ili9341_controller_inst/lcd_counter/x_counter/last_tick_i_1/O
                         net (fo=1, routed)           0.000     1.855    ili9341_controller_inst/lcd_counter/x_counter/last_tick_i_1_n_0
    SLICE_X62Y23         FDRE                                         r  ili9341_controller_inst/lcd_counter/x_counter/last_tick_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tft_clk_wiz rise edge)
                                                    181.441   181.441 r  
    L17                                               0.000   181.441 r  sysclk (IN)
                         net (fo=0)                   0.000   181.441    tft_clk_wiz_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406   182.847 r  tft_clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   184.009    tft_clk_wiz_inst/inst/clk_in1_tft_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221   176.787 r  tft_clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587   178.374    tft_clk_wiz_inst/inst/clk_out1_tft_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   178.465 r  tft_clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=21, routed)          1.504   179.970    ili9341_controller_inst/lcd_counter/x_counter/clk_out1
    SLICE_X62Y23         FDRE                                         r  ili9341_controller_inst/lcd_counter/x_counter/last_tick_reg/C
                         clock pessimism              0.563   180.532    
                         clock uncertainty           -0.463   180.070    
    SLICE_X62Y23         FDRE (Setup_fdre_C_D)        0.031   180.101    ili9341_controller_inst/lcd_counter/x_counter/last_tick_reg
  -------------------------------------------------------------------
                         required time                        180.101    
                         arrival time                          -1.855    
  -------------------------------------------------------------------
                         slack                                178.246    

Slack (MET) :             178.738ns  (required time - arrival time)
  Source:                 ili9341_controller_inst/lcd_counter/x_counter/out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_tft_clk_wiz  {rise@0.000ns fall@90.721ns period=181.441ns})
  Destination:            ili9341_controller_inst/lcd_counter/x_counter/out_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_tft_clk_wiz  {rise@0.000ns fall@90.721ns period=181.441ns})
  Path Group:             clk_out1_tft_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            181.441ns  (clk_out1_tft_clk_wiz rise@181.441ns - clk_out1_tft_clk_wiz rise@0.000ns)
  Data Path Delay:        2.283ns  (logic 0.704ns (30.839%)  route 1.579ns (69.161%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.475ns = ( 179.967 - 181.441 ) 
    Source Clock Delay      (SCD):    -0.875ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.463ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.923ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tft_clk_wiz rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    tft_clk_wiz_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  tft_clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    tft_clk_wiz_inst/inst/clk_in1_tft_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  tft_clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    tft_clk_wiz_inst/inst/clk_out1_tft_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  tft_clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=21, routed)          1.618    -0.875    ili9341_controller_inst/lcd_counter/x_counter/clk_out1
    SLICE_X65Y25         FDRE                                         r  ili9341_controller_inst/lcd_counter/x_counter/out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y25         FDRE (Prop_fdre_C_Q)         0.456    -0.419 r  ili9341_controller_inst/lcd_counter/x_counter/out_reg[5]/Q
                         net (fo=3, routed)           0.902     0.483    ili9341_controller_inst/lcd_counter/x_counter/out_reg[5]
    SLICE_X63Y24         LUT6 (Prop_lut6_I0_O)        0.124     0.607 r  ili9341_controller_inst/lcd_counter/x_counter/out[8]_i_2/O
                         net (fo=3, routed)           0.677     1.284    ili9341_controller_inst/lcd_counter/x_counter/out[8]_i_2_n_0
    SLICE_X60Y24         LUT3 (Prop_lut3_I1_O)        0.124     1.408 r  ili9341_controller_inst/lcd_counter/x_counter/out[7]_i_1/O
                         net (fo=1, routed)           0.000     1.408    ili9341_controller_inst/lcd_counter/x_counter/p_0_in[7]
    SLICE_X60Y24         FDRE                                         r  ili9341_controller_inst/lcd_counter/x_counter/out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tft_clk_wiz rise edge)
                                                    181.441   181.441 r  
    L17                                               0.000   181.441 r  sysclk (IN)
                         net (fo=0)                   0.000   181.441    tft_clk_wiz_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406   182.847 r  tft_clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   184.009    tft_clk_wiz_inst/inst/clk_in1_tft_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221   176.787 r  tft_clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587   178.374    tft_clk_wiz_inst/inst/clk_out1_tft_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   178.465 r  tft_clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=21, routed)          1.501   179.967    ili9341_controller_inst/lcd_counter/x_counter/clk_out1
    SLICE_X60Y24         FDRE                                         r  ili9341_controller_inst/lcd_counter/x_counter/out_reg[7]/C
                         clock pessimism              0.563   180.529    
                         clock uncertainty           -0.463   180.067    
    SLICE_X60Y24         FDRE (Setup_fdre_C_D)        0.079   180.146    ili9341_controller_inst/lcd_counter/x_counter/out_reg[7]
  -------------------------------------------------------------------
                         required time                        180.146    
                         arrival time                          -1.408    
  -------------------------------------------------------------------
                         slack                                178.738    

Slack (MET) :             178.751ns  (required time - arrival time)
  Source:                 ili9341_controller_inst/lcd_counter/x_counter/out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_tft_clk_wiz  {rise@0.000ns fall@90.721ns period=181.441ns})
  Destination:            ili9341_controller_inst/lcd_counter/x_counter/out_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_tft_clk_wiz  {rise@0.000ns fall@90.721ns period=181.441ns})
  Path Group:             clk_out1_tft_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            181.441ns  (clk_out1_tft_clk_wiz rise@181.441ns - clk_out1_tft_clk_wiz rise@0.000ns)
  Data Path Delay:        2.226ns  (logic 0.704ns (31.630%)  route 1.522ns (68.370%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.472ns = ( 179.970 - 181.441 ) 
    Source Clock Delay      (SCD):    -0.875ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.463ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.923ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tft_clk_wiz rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    tft_clk_wiz_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  tft_clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    tft_clk_wiz_inst/inst/clk_in1_tft_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  tft_clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    tft_clk_wiz_inst/inst/clk_out1_tft_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  tft_clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=21, routed)          1.618    -0.875    ili9341_controller_inst/lcd_counter/x_counter/clk_out1
    SLICE_X65Y25         FDRE                                         r  ili9341_controller_inst/lcd_counter/x_counter/out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y25         FDRE (Prop_fdre_C_Q)         0.456    -0.419 r  ili9341_controller_inst/lcd_counter/x_counter/out_reg[5]/Q
                         net (fo=3, routed)           0.902     0.483    ili9341_controller_inst/lcd_counter/x_counter/out_reg[5]
    SLICE_X63Y24         LUT6 (Prop_lut6_I0_O)        0.124     0.607 r  ili9341_controller_inst/lcd_counter/x_counter/out[8]_i_2/O
                         net (fo=3, routed)           0.620     1.227    ili9341_controller_inst/lcd_counter/x_counter/out[8]_i_2_n_0
    SLICE_X63Y23         LUT2 (Prop_lut2_I1_O)        0.124     1.351 r  ili9341_controller_inst/lcd_counter/x_counter/out[6]_i_1/O
                         net (fo=1, routed)           0.000     1.351    ili9341_controller_inst/lcd_counter/x_counter/p_0_in[6]
    SLICE_X63Y23         FDRE                                         r  ili9341_controller_inst/lcd_counter/x_counter/out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tft_clk_wiz rise edge)
                                                    181.441   181.441 r  
    L17                                               0.000   181.441 r  sysclk (IN)
                         net (fo=0)                   0.000   181.441    tft_clk_wiz_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406   182.847 r  tft_clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   184.009    tft_clk_wiz_inst/inst/clk_in1_tft_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221   176.787 r  tft_clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587   178.374    tft_clk_wiz_inst/inst/clk_out1_tft_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   178.465 r  tft_clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=21, routed)          1.504   179.970    ili9341_controller_inst/lcd_counter/x_counter/clk_out1
    SLICE_X63Y23         FDRE                                         r  ili9341_controller_inst/lcd_counter/x_counter/out_reg[6]/C
                         clock pessimism              0.563   180.532    
                         clock uncertainty           -0.463   180.070    
    SLICE_X63Y23         FDRE (Setup_fdre_C_D)        0.032   180.102    ili9341_controller_inst/lcd_counter/x_counter/out_reg[6]
  -------------------------------------------------------------------
                         required time                        180.102    
                         arrival time                          -1.351    
  -------------------------------------------------------------------
                         slack                                178.751    

Slack (MET) :             178.784ns  (required time - arrival time)
  Source:                 ili9341_controller_inst/lcd_counter/x_counter/out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_tft_clk_wiz  {rise@0.000ns fall@90.721ns period=181.441ns})
  Destination:            ili9341_controller_inst/lcd_counter/x_counter/out_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_tft_clk_wiz  {rise@0.000ns fall@90.721ns period=181.441ns})
  Path Group:             clk_out1_tft_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            181.441ns  (clk_out1_tft_clk_wiz rise@181.441ns - clk_out1_tft_clk_wiz rise@0.000ns)
  Data Path Delay:        2.276ns  (logic 0.697ns (30.627%)  route 1.579ns (69.373%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.475ns = ( 179.967 - 181.441 ) 
    Source Clock Delay      (SCD):    -0.875ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.463ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.923ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tft_clk_wiz rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    tft_clk_wiz_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  tft_clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    tft_clk_wiz_inst/inst/clk_in1_tft_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  tft_clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    tft_clk_wiz_inst/inst/clk_out1_tft_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  tft_clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=21, routed)          1.618    -0.875    ili9341_controller_inst/lcd_counter/x_counter/clk_out1
    SLICE_X65Y25         FDRE                                         r  ili9341_controller_inst/lcd_counter/x_counter/out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y25         FDRE (Prop_fdre_C_Q)         0.456    -0.419 r  ili9341_controller_inst/lcd_counter/x_counter/out_reg[5]/Q
                         net (fo=3, routed)           0.902     0.483    ili9341_controller_inst/lcd_counter/x_counter/out_reg[5]
    SLICE_X63Y24         LUT6 (Prop_lut6_I0_O)        0.124     0.607 r  ili9341_controller_inst/lcd_counter/x_counter/out[8]_i_2/O
                         net (fo=3, routed)           0.677     1.284    ili9341_controller_inst/lcd_counter/x_counter/out[8]_i_2_n_0
    SLICE_X60Y24         LUT4 (Prop_lut4_I2_O)        0.117     1.401 r  ili9341_controller_inst/lcd_counter/x_counter/out[8]_i_1/O
                         net (fo=1, routed)           0.000     1.401    ili9341_controller_inst/lcd_counter/x_counter/p_0_in[8]
    SLICE_X60Y24         FDRE                                         r  ili9341_controller_inst/lcd_counter/x_counter/out_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tft_clk_wiz rise edge)
                                                    181.441   181.441 r  
    L17                                               0.000   181.441 r  sysclk (IN)
                         net (fo=0)                   0.000   181.441    tft_clk_wiz_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406   182.847 r  tft_clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   184.009    tft_clk_wiz_inst/inst/clk_in1_tft_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221   176.787 r  tft_clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587   178.374    tft_clk_wiz_inst/inst/clk_out1_tft_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   178.465 r  tft_clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=21, routed)          1.501   179.967    ili9341_controller_inst/lcd_counter/x_counter/clk_out1
    SLICE_X60Y24         FDRE                                         r  ili9341_controller_inst/lcd_counter/x_counter/out_reg[8]/C
                         clock pessimism              0.563   180.529    
                         clock uncertainty           -0.463   180.067    
    SLICE_X60Y24         FDRE (Setup_fdre_C_D)        0.118   180.185    ili9341_controller_inst/lcd_counter/x_counter/out_reg[8]
  -------------------------------------------------------------------
                         required time                        180.185    
                         arrival time                          -1.401    
  -------------------------------------------------------------------
                         slack                                178.784    

Slack (MET) :             178.785ns  (required time - arrival time)
  Source:                 ili9341_controller_inst/lcd_counter/x_counter/last_tick_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_tft_clk_wiz  {rise@0.000ns fall@90.721ns period=181.441ns})
  Destination:            ili9341_controller_inst/lcd_counter/x_counter/out_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_tft_clk_wiz  {rise@0.000ns fall@90.721ns period=181.441ns})
  Path Group:             clk_out1_tft_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            181.441ns  (clk_out1_tft_clk_wiz rise@181.441ns - clk_out1_tft_clk_wiz rise@0.000ns)
  Data Path Delay:        1.631ns  (logic 0.456ns (27.959%)  route 1.175ns (72.041%))
  Logic Levels:           0  
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.475ns = ( 179.967 - 181.441 ) 
    Source Clock Delay      (SCD):    -0.873ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.463ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.923ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tft_clk_wiz rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    tft_clk_wiz_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  tft_clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    tft_clk_wiz_inst/inst/clk_in1_tft_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  tft_clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    tft_clk_wiz_inst/inst/clk_out1_tft_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  tft_clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=21, routed)          1.620    -0.873    ili9341_controller_inst/lcd_counter/x_counter/clk_out1
    SLICE_X62Y23         FDRE                                         r  ili9341_controller_inst/lcd_counter/x_counter/last_tick_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y23         FDRE (Prop_fdre_C_Q)         0.456    -0.417 r  ili9341_controller_inst/lcd_counter/x_counter/last_tick_reg/Q
                         net (fo=21, routed)          1.175     0.758    ili9341_controller_inst/lcd_counter/x_counter/last_tick_x
    SLICE_X60Y24         FDRE                                         r  ili9341_controller_inst/lcd_counter/x_counter/out_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tft_clk_wiz rise edge)
                                                    181.441   181.441 r  
    L17                                               0.000   181.441 r  sysclk (IN)
                         net (fo=0)                   0.000   181.441    tft_clk_wiz_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406   182.847 r  tft_clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   184.009    tft_clk_wiz_inst/inst/clk_in1_tft_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221   176.787 r  tft_clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587   178.374    tft_clk_wiz_inst/inst/clk_out1_tft_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   178.465 r  tft_clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=21, routed)          1.501   179.967    ili9341_controller_inst/lcd_counter/x_counter/clk_out1
    SLICE_X60Y24         FDRE                                         r  ili9341_controller_inst/lcd_counter/x_counter/out_reg[7]/C
                         clock pessimism              0.563   180.529    
                         clock uncertainty           -0.463   180.067    
    SLICE_X60Y24         FDRE (Setup_fdre_C_R)       -0.524   179.543    ili9341_controller_inst/lcd_counter/x_counter/out_reg[7]
  -------------------------------------------------------------------
                         required time                        179.543    
                         arrival time                          -0.758    
  -------------------------------------------------------------------
                         slack                                178.785    

Slack (MET) :             178.785ns  (required time - arrival time)
  Source:                 ili9341_controller_inst/lcd_counter/x_counter/last_tick_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_tft_clk_wiz  {rise@0.000ns fall@90.721ns period=181.441ns})
  Destination:            ili9341_controller_inst/lcd_counter/x_counter/out_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_tft_clk_wiz  {rise@0.000ns fall@90.721ns period=181.441ns})
  Path Group:             clk_out1_tft_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            181.441ns  (clk_out1_tft_clk_wiz rise@181.441ns - clk_out1_tft_clk_wiz rise@0.000ns)
  Data Path Delay:        1.631ns  (logic 0.456ns (27.959%)  route 1.175ns (72.041%))
  Logic Levels:           0  
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.475ns = ( 179.967 - 181.441 ) 
    Source Clock Delay      (SCD):    -0.873ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.463ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.923ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tft_clk_wiz rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    tft_clk_wiz_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  tft_clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    tft_clk_wiz_inst/inst/clk_in1_tft_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  tft_clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    tft_clk_wiz_inst/inst/clk_out1_tft_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  tft_clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=21, routed)          1.620    -0.873    ili9341_controller_inst/lcd_counter/x_counter/clk_out1
    SLICE_X62Y23         FDRE                                         r  ili9341_controller_inst/lcd_counter/x_counter/last_tick_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y23         FDRE (Prop_fdre_C_Q)         0.456    -0.417 r  ili9341_controller_inst/lcd_counter/x_counter/last_tick_reg/Q
                         net (fo=21, routed)          1.175     0.758    ili9341_controller_inst/lcd_counter/x_counter/last_tick_x
    SLICE_X60Y24         FDRE                                         r  ili9341_controller_inst/lcd_counter/x_counter/out_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tft_clk_wiz rise edge)
                                                    181.441   181.441 r  
    L17                                               0.000   181.441 r  sysclk (IN)
                         net (fo=0)                   0.000   181.441    tft_clk_wiz_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406   182.847 r  tft_clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   184.009    tft_clk_wiz_inst/inst/clk_in1_tft_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221   176.787 r  tft_clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587   178.374    tft_clk_wiz_inst/inst/clk_out1_tft_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   178.465 r  tft_clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=21, routed)          1.501   179.967    ili9341_controller_inst/lcd_counter/x_counter/clk_out1
    SLICE_X60Y24         FDRE                                         r  ili9341_controller_inst/lcd_counter/x_counter/out_reg[8]/C
                         clock pessimism              0.563   180.529    
                         clock uncertainty           -0.463   180.067    
    SLICE_X60Y24         FDRE (Setup_fdre_C_R)       -0.524   179.543    ili9341_controller_inst/lcd_counter/x_counter/out_reg[8]
  -------------------------------------------------------------------
                         required time                        179.543    
                         arrival time                          -0.758    
  -------------------------------------------------------------------
                         slack                                178.785    

Slack (MET) :             178.786ns  (required time - arrival time)
  Source:                 ili9341_controller_inst/lcd_counter/y_counter/out_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_tft_clk_wiz  {rise@0.000ns fall@90.721ns period=181.441ns})
  Destination:            ili9341_controller_inst/lcd_counter/y_counter/last_tick_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_tft_clk_wiz  {rise@0.000ns fall@90.721ns period=181.441ns})
  Path Group:             clk_out1_tft_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            181.441ns  (clk_out1_tft_clk_wiz rise@181.441ns - clk_out1_tft_clk_wiz rise@0.000ns)
  Data Path Delay:        2.202ns  (logic 0.766ns (34.788%)  route 1.436ns (65.212%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.472ns = ( 179.970 - 181.441 ) 
    Source Clock Delay      (SCD):    -0.873ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.463ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.923ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tft_clk_wiz rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    tft_clk_wiz_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  tft_clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    tft_clk_wiz_inst/inst/clk_in1_tft_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  tft_clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    tft_clk_wiz_inst/inst/clk_out1_tft_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  tft_clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=21, routed)          1.620    -0.873    ili9341_controller_inst/lcd_counter/y_counter/clk_out1
    SLICE_X64Y23         FDRE                                         r  ili9341_controller_inst/lcd_counter/y_counter/out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y23         FDRE (Prop_fdre_C_Q)         0.518    -0.355 f  ili9341_controller_inst/lcd_counter/y_counter/out_reg[7]/Q
                         net (fo=5, routed)           0.804     0.449    ili9341_controller_inst/lcd_counter/y_counter/out_reg[7]
    SLICE_X63Y23         LUT6 (Prop_lut6_I5_O)        0.124     0.573 f  ili9341_controller_inst/lcd_counter/y_counter/last_tick_i_2__0/O
                         net (fo=1, routed)           0.632     1.205    ili9341_controller_inst/lcd_counter/y_counter/last_tick_i_2__0_n_0
    SLICE_X65Y23         LUT6 (Prop_lut6_I4_O)        0.124     1.329 r  ili9341_controller_inst/lcd_counter/y_counter/last_tick_i_1__0/O
                         net (fo=1, routed)           0.000     1.329    ili9341_controller_inst/lcd_counter/y_counter/last_tick_i_1__0_n_0
    SLICE_X65Y23         FDRE                                         r  ili9341_controller_inst/lcd_counter/y_counter/last_tick_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tft_clk_wiz rise edge)
                                                    181.441   181.441 r  
    L17                                               0.000   181.441 r  sysclk (IN)
                         net (fo=0)                   0.000   181.441    tft_clk_wiz_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406   182.847 r  tft_clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   184.009    tft_clk_wiz_inst/inst/clk_in1_tft_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221   176.787 r  tft_clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587   178.374    tft_clk_wiz_inst/inst/clk_out1_tft_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   178.465 r  tft_clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=21, routed)          1.504   179.970    ili9341_controller_inst/lcd_counter/y_counter/clk_out1
    SLICE_X65Y23         FDRE                                         r  ili9341_controller_inst/lcd_counter/y_counter/last_tick_reg/C
                         clock pessimism              0.577   180.546    
                         clock uncertainty           -0.463   180.084    
    SLICE_X65Y23         FDRE (Setup_fdre_C_D)        0.031   180.115    ili9341_controller_inst/lcd_counter/y_counter/last_tick_reg
  -------------------------------------------------------------------
                         required time                        180.115    
                         arrival time                          -1.329    
  -------------------------------------------------------------------
                         slack                                178.786    

Slack (MET) :             178.841ns  (required time - arrival time)
  Source:                 ili9341_controller_inst/lcd_counter/x_counter/last_tick_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_tft_clk_wiz  {rise@0.000ns fall@90.721ns period=181.441ns})
  Destination:            ili9341_controller_inst/lcd_counter/x_counter/out_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_tft_clk_wiz  {rise@0.000ns fall@90.721ns period=181.441ns})
  Path Group:             clk_out1_tft_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            181.441ns  (clk_out1_tft_clk_wiz rise@181.441ns - clk_out1_tft_clk_wiz rise@0.000ns)
  Data Path Delay:        1.687ns  (logic 0.456ns (27.029%)  route 1.231ns (72.971%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.472ns = ( 179.970 - 181.441 ) 
    Source Clock Delay      (SCD):    -0.873ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.463ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.923ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tft_clk_wiz rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    tft_clk_wiz_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  tft_clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    tft_clk_wiz_inst/inst/clk_in1_tft_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  tft_clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    tft_clk_wiz_inst/inst/clk_out1_tft_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  tft_clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=21, routed)          1.620    -0.873    ili9341_controller_inst/lcd_counter/x_counter/clk_out1
    SLICE_X62Y23         FDRE                                         r  ili9341_controller_inst/lcd_counter/x_counter/last_tick_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y23         FDRE (Prop_fdre_C_Q)         0.456    -0.417 r  ili9341_controller_inst/lcd_counter/x_counter/last_tick_reg/Q
                         net (fo=21, routed)          1.231     0.814    ili9341_controller_inst/lcd_counter/x_counter/last_tick_x
    SLICE_X63Y23         FDRE                                         r  ili9341_controller_inst/lcd_counter/x_counter/out_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tft_clk_wiz rise edge)
                                                    181.441   181.441 r  
    L17                                               0.000   181.441 r  sysclk (IN)
                         net (fo=0)                   0.000   181.441    tft_clk_wiz_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406   182.847 r  tft_clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   184.009    tft_clk_wiz_inst/inst/clk_in1_tft_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221   176.787 r  tft_clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587   178.374    tft_clk_wiz_inst/inst/clk_out1_tft_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   178.465 r  tft_clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=21, routed)          1.504   179.970    ili9341_controller_inst/lcd_counter/x_counter/clk_out1
    SLICE_X63Y23         FDRE                                         r  ili9341_controller_inst/lcd_counter/x_counter/out_reg[6]/C
                         clock pessimism              0.577   180.546    
                         clock uncertainty           -0.463   180.084    
    SLICE_X63Y23         FDRE (Setup_fdre_C_R)       -0.429   179.655    ili9341_controller_inst/lcd_counter/x_counter/out_reg[6]
  -------------------------------------------------------------------
                         required time                        179.655    
                         arrival time                          -0.814    
  -------------------------------------------------------------------
                         slack                                178.841    

Slack (MET) :             178.850ns  (required time - arrival time)
  Source:                 ili9341_controller_inst/lcd_counter/x_counter/last_tick_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_tft_clk_wiz  {rise@0.000ns fall@90.721ns period=181.441ns})
  Destination:            ili9341_controller_inst/lcd_counter/y_counter/out_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_tft_clk_wiz  {rise@0.000ns fall@90.721ns period=181.441ns})
  Path Group:             clk_out1_tft_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            181.441ns  (clk_out1_tft_clk_wiz rise@181.441ns - clk_out1_tft_clk_wiz rise@0.000ns)
  Data Path Delay:        1.679ns  (logic 0.580ns (34.544%)  route 1.099ns (65.456%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.471ns = ( 179.971 - 181.441 ) 
    Source Clock Delay      (SCD):    -0.873ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.463ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.923ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tft_clk_wiz rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    tft_clk_wiz_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  tft_clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    tft_clk_wiz_inst/inst/clk_in1_tft_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  tft_clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    tft_clk_wiz_inst/inst/clk_out1_tft_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  tft_clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=21, routed)          1.620    -0.873    ili9341_controller_inst/lcd_counter/x_counter/clk_out1
    SLICE_X62Y23         FDRE                                         r  ili9341_controller_inst/lcd_counter/x_counter/last_tick_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y23         FDRE (Prop_fdre_C_Q)         0.456    -0.417 r  ili9341_controller_inst/lcd_counter/x_counter/last_tick_reg/Q
                         net (fo=21, routed)          0.597     0.180    ili9341_controller_inst/lcd_counter/x_counter/last_tick_x
    SLICE_X65Y22         LUT2 (Prop_lut2_I0_O)        0.124     0.304 r  ili9341_controller_inst/lcd_counter/x_counter/out[8]_i_1__0/O
                         net (fo=2, routed)           0.502     0.806    ili9341_controller_inst/lcd_counter/y_counter/SR[0]
    SLICE_X62Y22         FDRE                                         r  ili9341_controller_inst/lcd_counter/y_counter/out_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tft_clk_wiz rise edge)
                                                    181.441   181.441 r  
    L17                                               0.000   181.441 r  sysclk (IN)
                         net (fo=0)                   0.000   181.441    tft_clk_wiz_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406   182.847 r  tft_clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   184.009    tft_clk_wiz_inst/inst/clk_in1_tft_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221   176.787 r  tft_clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587   178.374    tft_clk_wiz_inst/inst/clk_out1_tft_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   178.465 r  tft_clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=21, routed)          1.505   179.971    ili9341_controller_inst/lcd_counter/y_counter/clk_out1
    SLICE_X62Y22         FDRE                                         r  ili9341_controller_inst/lcd_counter/y_counter/out_reg[5]/C
                         clock pessimism              0.577   180.548    
                         clock uncertainty           -0.463   180.085    
    SLICE_X62Y22         FDRE (Setup_fdre_C_R)       -0.429   179.656    ili9341_controller_inst/lcd_counter/y_counter/out_reg[5]
  -------------------------------------------------------------------
                         required time                        179.656    
                         arrival time                          -0.806    
  -------------------------------------------------------------------
                         slack                                178.850    

Slack (MET) :             178.850ns  (required time - arrival time)
  Source:                 ili9341_controller_inst/lcd_counter/x_counter/last_tick_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_tft_clk_wiz  {rise@0.000ns fall@90.721ns period=181.441ns})
  Destination:            ili9341_controller_inst/lcd_counter/y_counter/out_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_tft_clk_wiz  {rise@0.000ns fall@90.721ns period=181.441ns})
  Path Group:             clk_out1_tft_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            181.441ns  (clk_out1_tft_clk_wiz rise@181.441ns - clk_out1_tft_clk_wiz rise@0.000ns)
  Data Path Delay:        1.679ns  (logic 0.580ns (34.544%)  route 1.099ns (65.456%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.471ns = ( 179.971 - 181.441 ) 
    Source Clock Delay      (SCD):    -0.873ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.463ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.923ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tft_clk_wiz rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    tft_clk_wiz_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  tft_clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    tft_clk_wiz_inst/inst/clk_in1_tft_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  tft_clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    tft_clk_wiz_inst/inst/clk_out1_tft_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  tft_clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=21, routed)          1.620    -0.873    ili9341_controller_inst/lcd_counter/x_counter/clk_out1
    SLICE_X62Y23         FDRE                                         r  ili9341_controller_inst/lcd_counter/x_counter/last_tick_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y23         FDRE (Prop_fdre_C_Q)         0.456    -0.417 r  ili9341_controller_inst/lcd_counter/x_counter/last_tick_reg/Q
                         net (fo=21, routed)          0.597     0.180    ili9341_controller_inst/lcd_counter/x_counter/last_tick_x
    SLICE_X65Y22         LUT2 (Prop_lut2_I0_O)        0.124     0.304 r  ili9341_controller_inst/lcd_counter/x_counter/out[8]_i_1__0/O
                         net (fo=2, routed)           0.502     0.806    ili9341_controller_inst/lcd_counter/y_counter/SR[0]
    SLICE_X62Y22         FDRE                                         r  ili9341_controller_inst/lcd_counter/y_counter/out_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tft_clk_wiz rise edge)
                                                    181.441   181.441 r  
    L17                                               0.000   181.441 r  sysclk (IN)
                         net (fo=0)                   0.000   181.441    tft_clk_wiz_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406   182.847 r  tft_clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   184.009    tft_clk_wiz_inst/inst/clk_in1_tft_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221   176.787 r  tft_clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587   178.374    tft_clk_wiz_inst/inst/clk_out1_tft_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   178.465 r  tft_clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=21, routed)          1.505   179.971    ili9341_controller_inst/lcd_counter/y_counter/clk_out1
    SLICE_X62Y22         FDRE                                         r  ili9341_controller_inst/lcd_counter/y_counter/out_reg[8]/C
                         clock pessimism              0.577   180.548    
                         clock uncertainty           -0.463   180.085    
    SLICE_X62Y22         FDRE (Setup_fdre_C_R)       -0.429   179.656    ili9341_controller_inst/lcd_counter/y_counter/out_reg[8]
  -------------------------------------------------------------------
                         required time                        179.656    
                         arrival time                          -0.806    
  -------------------------------------------------------------------
                         slack                                178.850    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.532ns  (arrival time - required time)
  Source:                 ili9341_controller_inst/lcd_counter/y_counter/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_tft_clk_wiz  {rise@0.000ns fall@90.721ns period=181.441ns})
  Destination:            ili9341_controller_inst/lcd_counter/y_counter/out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_tft_clk_wiz  {rise@0.000ns fall@90.721ns period=181.441ns})
  Path Group:             clk_out1_tft_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_tft_clk_wiz rise@0.000ns - clk_out1_tft_clk_wiz rise@0.000ns)
  Data Path Delay:        0.676ns  (logic 0.183ns (27.057%)  route 0.493ns (72.943%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.818ns
    Source Clock Delay      (SCD):    -0.582ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tft_clk_wiz rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    tft_clk_wiz_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  tft_clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    tft_clk_wiz_inst/inst/clk_in1_tft_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  tft_clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    tft_clk_wiz_inst/inst/clk_out1_tft_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  tft_clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=21, routed)          0.582    -0.582    ili9341_controller_inst/lcd_counter/y_counter/clk_out1
    SLICE_X61Y23         FDRE                                         r  ili9341_controller_inst/lcd_counter/y_counter/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y23         FDRE (Prop_fdre_C_Q)         0.141    -0.441 r  ili9341_controller_inst/lcd_counter/y_counter/out_reg[0]/Q
                         net (fo=8, routed)           0.493     0.052    ili9341_controller_inst/lcd_counter/y_counter/out_reg[0]
    SLICE_X63Y22         LUT5 (Prop_lut5_I2_O)        0.042     0.094 r  ili9341_controller_inst/lcd_counter/y_counter/out[3]_i_1__0/O
                         net (fo=1, routed)           0.000     0.094    ili9341_controller_inst/lcd_counter/y_counter/out[3]_i_1__0_n_0
    SLICE_X63Y22         FDRE                                         r  ili9341_controller_inst/lcd_counter/y_counter/out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tft_clk_wiz rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    tft_clk_wiz_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  tft_clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    tft_clk_wiz_inst/inst/clk_in1_tft_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  tft_clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    tft_clk_wiz_inst/inst/clk_out1_tft_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  tft_clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=21, routed)          0.853    -0.818    ili9341_controller_inst/lcd_counter/y_counter/clk_out1
    SLICE_X63Y22         FDRE                                         r  ili9341_controller_inst/lcd_counter/y_counter/out_reg[3]/C
                         clock pessimism              0.273    -0.545    
    SLICE_X63Y22         FDRE (Hold_fdre_C_D)         0.107    -0.438    ili9341_controller_inst/lcd_counter/y_counter/out_reg[3]
  -------------------------------------------------------------------
                         required time                          0.438    
                         arrival time                           0.094    
  -------------------------------------------------------------------
                         slack                                  0.532    

Slack (MET) :             0.550ns  (arrival time - required time)
  Source:                 ili9341_controller_inst/lcd_counter/y_counter/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_tft_clk_wiz  {rise@0.000ns fall@90.721ns period=181.441ns})
  Destination:            ili9341_controller_inst/lcd_counter/y_counter/out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_tft_clk_wiz  {rise@0.000ns fall@90.721ns period=181.441ns})
  Path Group:             clk_out1_tft_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_tft_clk_wiz rise@0.000ns - clk_out1_tft_clk_wiz rise@0.000ns)
  Data Path Delay:        0.679ns  (logic 0.186ns (27.379%)  route 0.493ns (72.621%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.818ns
    Source Clock Delay      (SCD):    -0.582ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tft_clk_wiz rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    tft_clk_wiz_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  tft_clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    tft_clk_wiz_inst/inst/clk_in1_tft_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  tft_clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    tft_clk_wiz_inst/inst/clk_out1_tft_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  tft_clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=21, routed)          0.582    -0.582    ili9341_controller_inst/lcd_counter/y_counter/clk_out1
    SLICE_X61Y23         FDRE                                         r  ili9341_controller_inst/lcd_counter/y_counter/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y23         FDRE (Prop_fdre_C_Q)         0.141    -0.441 r  ili9341_controller_inst/lcd_counter/y_counter/out_reg[0]/Q
                         net (fo=8, routed)           0.493     0.052    ili9341_controller_inst/lcd_counter/y_counter/out_reg[0]
    SLICE_X63Y22         LUT4 (Prop_lut4_I2_O)        0.045     0.097 r  ili9341_controller_inst/lcd_counter/y_counter/out[2]_i_1__0/O
                         net (fo=1, routed)           0.000     0.097    ili9341_controller_inst/lcd_counter/y_counter/out[2]_i_1__0_n_0
    SLICE_X63Y22         FDRE                                         r  ili9341_controller_inst/lcd_counter/y_counter/out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tft_clk_wiz rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    tft_clk_wiz_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  tft_clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    tft_clk_wiz_inst/inst/clk_in1_tft_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  tft_clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    tft_clk_wiz_inst/inst/clk_out1_tft_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  tft_clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=21, routed)          0.853    -0.818    ili9341_controller_inst/lcd_counter/y_counter/clk_out1
    SLICE_X63Y22         FDRE                                         r  ili9341_controller_inst/lcd_counter/y_counter/out_reg[2]/C
                         clock pessimism              0.273    -0.545    
    SLICE_X63Y22         FDRE (Hold_fdre_C_D)         0.092    -0.453    ili9341_controller_inst/lcd_counter/y_counter/out_reg[2]
  -------------------------------------------------------------------
                         required time                          0.453    
                         arrival time                           0.097    
  -------------------------------------------------------------------
                         slack                                  0.550    

Slack (MET) :             0.553ns  (arrival time - required time)
  Source:                 ili9341_controller_inst/lcd_counter/x_counter/out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_tft_clk_wiz  {rise@0.000ns fall@90.721ns period=181.441ns})
  Destination:            ili9341_controller_inst/lcd_counter/x_counter/out_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_tft_clk_wiz  {rise@0.000ns fall@90.721ns period=181.441ns})
  Path Group:             clk_out1_tft_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_tft_clk_wiz rise@0.000ns - clk_out1_tft_clk_wiz rise@0.000ns)
  Data Path Delay:        0.673ns  (logic 0.226ns (33.570%)  route 0.447ns (66.430%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.821ns
    Source Clock Delay      (SCD):    -0.582ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tft_clk_wiz rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    tft_clk_wiz_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  tft_clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    tft_clk_wiz_inst/inst/clk_in1_tft_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  tft_clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    tft_clk_wiz_inst/inst/clk_out1_tft_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  tft_clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=21, routed)          0.582    -0.582    ili9341_controller_inst/lcd_counter/x_counter/clk_out1
    SLICE_X63Y24         FDRE                                         r  ili9341_controller_inst/lcd_counter/x_counter/out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y24         FDRE (Prop_fdre_C_Q)         0.128    -0.454 r  ili9341_controller_inst/lcd_counter/x_counter/out_reg[1]/Q
                         net (fo=9, routed)           0.447    -0.007    ili9341_controller_inst/lcd_counter/x_counter/out_reg[1]
    SLICE_X65Y24         LUT5 (Prop_lut5_I2_O)        0.098     0.091 r  ili9341_controller_inst/lcd_counter/x_counter/out[4]_i_1/O
                         net (fo=1, routed)           0.000     0.091    ili9341_controller_inst/lcd_counter/x_counter/p_0_in[4]
    SLICE_X65Y24         FDRE                                         r  ili9341_controller_inst/lcd_counter/x_counter/out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tft_clk_wiz rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    tft_clk_wiz_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  tft_clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    tft_clk_wiz_inst/inst/clk_in1_tft_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  tft_clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    tft_clk_wiz_inst/inst/clk_out1_tft_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  tft_clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=21, routed)          0.850    -0.821    ili9341_controller_inst/lcd_counter/x_counter/clk_out1
    SLICE_X65Y24         FDRE                                         r  ili9341_controller_inst/lcd_counter/x_counter/out_reg[4]/C
                         clock pessimism              0.252    -0.569    
    SLICE_X65Y24         FDRE (Hold_fdre_C_D)         0.107    -0.462    ili9341_controller_inst/lcd_counter/x_counter/out_reg[4]
  -------------------------------------------------------------------
                         required time                          0.462    
                         arrival time                           0.091    
  -------------------------------------------------------------------
                         slack                                  0.553    

Slack (MET) :             0.559ns  (arrival time - required time)
  Source:                 ili9341_controller_inst/lcd_counter/x_counter/out_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_tft_clk_wiz  {rise@0.000ns fall@90.721ns period=181.441ns})
  Destination:            ili9341_controller_inst/lcd_counter/x_counter/out_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_tft_clk_wiz  {rise@0.000ns fall@90.721ns period=181.441ns})
  Path Group:             clk_out1_tft_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_tft_clk_wiz rise@0.000ns - clk_out1_tft_clk_wiz rise@0.000ns)
  Data Path Delay:        0.690ns  (logic 0.246ns (35.678%)  route 0.444ns (64.322%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.583ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tft_clk_wiz rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    tft_clk_wiz_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  tft_clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    tft_clk_wiz_inst/inst/clk_in1_tft_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  tft_clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    tft_clk_wiz_inst/inst/clk_out1_tft_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  tft_clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=21, routed)          0.581    -0.583    ili9341_controller_inst/lcd_counter/x_counter/clk_out1
    SLICE_X60Y24         FDRE                                         r  ili9341_controller_inst/lcd_counter/x_counter/out_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y24         FDRE (Prop_fdre_C_Q)         0.148    -0.435 r  ili9341_controller_inst/lcd_counter/x_counter/out_reg[8]/Q
                         net (fo=4, routed)           0.444     0.009    ili9341_controller_inst/lcd_counter/x_counter/out_reg[8]
    SLICE_X60Y24         LUT4 (Prop_lut4_I0_O)        0.098     0.107 r  ili9341_controller_inst/lcd_counter/x_counter/out[8]_i_1/O
                         net (fo=1, routed)           0.000     0.107    ili9341_controller_inst/lcd_counter/x_counter/p_0_in[8]
    SLICE_X60Y24         FDRE                                         r  ili9341_controller_inst/lcd_counter/x_counter/out_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tft_clk_wiz rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    tft_clk_wiz_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  tft_clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    tft_clk_wiz_inst/inst/clk_in1_tft_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  tft_clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    tft_clk_wiz_inst/inst/clk_out1_tft_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  tft_clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=21, routed)          0.848    -0.823    ili9341_controller_inst/lcd_counter/x_counter/clk_out1
    SLICE_X60Y24         FDRE                                         r  ili9341_controller_inst/lcd_counter/x_counter/out_reg[8]/C
                         clock pessimism              0.240    -0.583    
    SLICE_X60Y24         FDRE (Hold_fdre_C_D)         0.131    -0.452    ili9341_controller_inst/lcd_counter/x_counter/out_reg[8]
  -------------------------------------------------------------------
                         required time                          0.452    
                         arrival time                           0.107    
  -------------------------------------------------------------------
                         slack                                  0.559    

Slack (MET) :             0.559ns  (arrival time - required time)
  Source:                 ili9341_controller_inst/lcd_counter/x_counter/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_tft_clk_wiz  {rise@0.000ns fall@90.721ns period=181.441ns})
  Destination:            ili9341_controller_inst/lcd_counter/x_counter/out_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_tft_clk_wiz  {rise@0.000ns fall@90.721ns period=181.441ns})
  Path Group:             clk_out1_tft_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_tft_clk_wiz rise@0.000ns - clk_out1_tft_clk_wiz rise@0.000ns)
  Data Path Delay:        0.684ns  (logic 0.186ns (27.198%)  route 0.498ns (72.802%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.821ns
    Source Clock Delay      (SCD):    -0.582ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tft_clk_wiz rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    tft_clk_wiz_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  tft_clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    tft_clk_wiz_inst/inst/clk_in1_tft_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  tft_clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    tft_clk_wiz_inst/inst/clk_out1_tft_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  tft_clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=21, routed)          0.582    -0.582    ili9341_controller_inst/lcd_counter/x_counter/clk_out1
    SLICE_X63Y24         FDRE                                         r  ili9341_controller_inst/lcd_counter/x_counter/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y24         FDRE (Prop_fdre_C_Q)         0.141    -0.441 r  ili9341_controller_inst/lcd_counter/x_counter/out_reg[0]/Q
                         net (fo=8, routed)           0.498     0.057    ili9341_controller_inst/lcd_counter/x_counter/out_reg[0]
    SLICE_X65Y25         LUT6 (Prop_lut6_I1_O)        0.045     0.102 r  ili9341_controller_inst/lcd_counter/x_counter/out[5]_i_1/O
                         net (fo=1, routed)           0.000     0.102    ili9341_controller_inst/lcd_counter/x_counter/p_0_in[5]
    SLICE_X65Y25         FDRE                                         r  ili9341_controller_inst/lcd_counter/x_counter/out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tft_clk_wiz rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    tft_clk_wiz_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  tft_clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    tft_clk_wiz_inst/inst/clk_in1_tft_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  tft_clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    tft_clk_wiz_inst/inst/clk_out1_tft_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  tft_clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=21, routed)          0.850    -0.821    ili9341_controller_inst/lcd_counter/x_counter/clk_out1
    SLICE_X65Y25         FDRE                                         r  ili9341_controller_inst/lcd_counter/x_counter/out_reg[5]/C
                         clock pessimism              0.273    -0.548    
    SLICE_X65Y25         FDRE (Hold_fdre_C_D)         0.091    -0.457    ili9341_controller_inst/lcd_counter/x_counter/out_reg[5]
  -------------------------------------------------------------------
                         required time                          0.457    
                         arrival time                           0.102    
  -------------------------------------------------------------------
                         slack                                  0.559    

Slack (MET) :             0.563ns  (arrival time - required time)
  Source:                 ili9341_controller_inst/lcd_counter/x_counter/last_tick_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_tft_clk_wiz  {rise@0.000ns fall@90.721ns period=181.441ns})
  Destination:            ili9341_controller_inst/lcd_counter/y_counter/out_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_tft_clk_wiz  {rise@0.000ns fall@90.721ns period=181.441ns})
  Path Group:             clk_out1_tft_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_tft_clk_wiz rise@0.000ns - clk_out1_tft_clk_wiz rise@0.000ns)
  Data Path Delay:        0.539ns  (logic 0.141ns (26.140%)  route 0.398ns (73.860%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.818ns
    Source Clock Delay      (SCD):    -0.581ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tft_clk_wiz rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    tft_clk_wiz_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  tft_clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    tft_clk_wiz_inst/inst/clk_in1_tft_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  tft_clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    tft_clk_wiz_inst/inst/clk_out1_tft_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  tft_clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=21, routed)          0.583    -0.581    ili9341_controller_inst/lcd_counter/x_counter/clk_out1
    SLICE_X62Y23         FDRE                                         r  ili9341_controller_inst/lcd_counter/x_counter/last_tick_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y23         FDRE (Prop_fdre_C_Q)         0.141    -0.440 r  ili9341_controller_inst/lcd_counter/x_counter/last_tick_reg/Q
                         net (fo=21, routed)          0.398    -0.041    ili9341_controller_inst/lcd_counter/y_counter/E[0]
    SLICE_X62Y22         FDRE                                         r  ili9341_controller_inst/lcd_counter/y_counter/out_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tft_clk_wiz rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    tft_clk_wiz_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  tft_clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    tft_clk_wiz_inst/inst/clk_in1_tft_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  tft_clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    tft_clk_wiz_inst/inst/clk_out1_tft_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  tft_clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=21, routed)          0.853    -0.818    ili9341_controller_inst/lcd_counter/y_counter/clk_out1
    SLICE_X62Y22         FDRE                                         r  ili9341_controller_inst/lcd_counter/y_counter/out_reg[5]/C
                         clock pessimism              0.252    -0.566    
    SLICE_X62Y22         FDRE (Hold_fdre_C_CE)       -0.039    -0.605    ili9341_controller_inst/lcd_counter/y_counter/out_reg[5]
  -------------------------------------------------------------------
                         required time                          0.605    
                         arrival time                          -0.041    
  -------------------------------------------------------------------
                         slack                                  0.563    

Slack (MET) :             0.563ns  (arrival time - required time)
  Source:                 ili9341_controller_inst/lcd_counter/x_counter/last_tick_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_tft_clk_wiz  {rise@0.000ns fall@90.721ns period=181.441ns})
  Destination:            ili9341_controller_inst/lcd_counter/y_counter/out_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_tft_clk_wiz  {rise@0.000ns fall@90.721ns period=181.441ns})
  Path Group:             clk_out1_tft_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_tft_clk_wiz rise@0.000ns - clk_out1_tft_clk_wiz rise@0.000ns)
  Data Path Delay:        0.539ns  (logic 0.141ns (26.140%)  route 0.398ns (73.860%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.818ns
    Source Clock Delay      (SCD):    -0.581ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tft_clk_wiz rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    tft_clk_wiz_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  tft_clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    tft_clk_wiz_inst/inst/clk_in1_tft_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  tft_clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    tft_clk_wiz_inst/inst/clk_out1_tft_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  tft_clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=21, routed)          0.583    -0.581    ili9341_controller_inst/lcd_counter/x_counter/clk_out1
    SLICE_X62Y23         FDRE                                         r  ili9341_controller_inst/lcd_counter/x_counter/last_tick_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y23         FDRE (Prop_fdre_C_Q)         0.141    -0.440 r  ili9341_controller_inst/lcd_counter/x_counter/last_tick_reg/Q
                         net (fo=21, routed)          0.398    -0.041    ili9341_controller_inst/lcd_counter/y_counter/E[0]
    SLICE_X62Y22         FDRE                                         r  ili9341_controller_inst/lcd_counter/y_counter/out_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tft_clk_wiz rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    tft_clk_wiz_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  tft_clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    tft_clk_wiz_inst/inst/clk_in1_tft_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  tft_clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    tft_clk_wiz_inst/inst/clk_out1_tft_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  tft_clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=21, routed)          0.853    -0.818    ili9341_controller_inst/lcd_counter/y_counter/clk_out1
    SLICE_X62Y22         FDRE                                         r  ili9341_controller_inst/lcd_counter/y_counter/out_reg[8]/C
                         clock pessimism              0.252    -0.566    
    SLICE_X62Y22         FDRE (Hold_fdre_C_CE)       -0.039    -0.605    ili9341_controller_inst/lcd_counter/y_counter/out_reg[8]
  -------------------------------------------------------------------
                         required time                          0.605    
                         arrival time                          -0.041    
  -------------------------------------------------------------------
                         slack                                  0.563    

Slack (MET) :             0.568ns  (arrival time - required time)
  Source:                 ili9341_controller_inst/lcd_counter/x_counter/out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_tft_clk_wiz  {rise@0.000ns fall@90.721ns period=181.441ns})
  Destination:            ili9341_controller_inst/lcd_counter/x_counter/out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_tft_clk_wiz  {rise@0.000ns fall@90.721ns period=181.441ns})
  Path Group:             clk_out1_tft_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_tft_clk_wiz rise@0.000ns - clk_out1_tft_clk_wiz rise@0.000ns)
  Data Path Delay:        0.673ns  (logic 0.226ns (33.570%)  route 0.447ns (66.430%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.821ns
    Source Clock Delay      (SCD):    -0.582ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tft_clk_wiz rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    tft_clk_wiz_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  tft_clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    tft_clk_wiz_inst/inst/clk_in1_tft_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  tft_clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    tft_clk_wiz_inst/inst/clk_out1_tft_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  tft_clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=21, routed)          0.582    -0.582    ili9341_controller_inst/lcd_counter/x_counter/clk_out1
    SLICE_X63Y24         FDRE                                         r  ili9341_controller_inst/lcd_counter/x_counter/out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y24         FDRE (Prop_fdre_C_Q)         0.128    -0.454 r  ili9341_controller_inst/lcd_counter/x_counter/out_reg[1]/Q
                         net (fo=9, routed)           0.447    -0.007    ili9341_controller_inst/lcd_counter/x_counter/out_reg[1]
    SLICE_X65Y24         LUT4 (Prop_lut4_I2_O)        0.098     0.091 r  ili9341_controller_inst/lcd_counter/x_counter/out[3]_i_1/O
                         net (fo=1, routed)           0.000     0.091    ili9341_controller_inst/lcd_counter/x_counter/out[3]_i_1_n_0
    SLICE_X65Y24         FDRE                                         r  ili9341_controller_inst/lcd_counter/x_counter/out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tft_clk_wiz rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    tft_clk_wiz_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  tft_clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    tft_clk_wiz_inst/inst/clk_in1_tft_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  tft_clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    tft_clk_wiz_inst/inst/clk_out1_tft_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  tft_clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=21, routed)          0.850    -0.821    ili9341_controller_inst/lcd_counter/x_counter/clk_out1
    SLICE_X65Y24         FDRE                                         r  ili9341_controller_inst/lcd_counter/x_counter/out_reg[3]/C
                         clock pessimism              0.252    -0.569    
    SLICE_X65Y24         FDRE (Hold_fdre_C_D)         0.092    -0.477    ili9341_controller_inst/lcd_counter/x_counter/out_reg[3]
  -------------------------------------------------------------------
                         required time                          0.477    
                         arrival time                           0.091    
  -------------------------------------------------------------------
                         slack                                  0.568    

Slack (MET) :             0.572ns  (arrival time - required time)
  Source:                 ili9341_controller_inst/lcd_counter/y_counter/out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_tft_clk_wiz  {rise@0.000ns fall@90.721ns period=181.441ns})
  Destination:            ili9341_controller_inst/lcd_counter/y_counter/out_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_tft_clk_wiz  {rise@0.000ns fall@90.721ns period=181.441ns})
  Path Group:             clk_out1_tft_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_tft_clk_wiz rise@0.000ns - clk_out1_tft_clk_wiz rise@0.000ns)
  Data Path Delay:        0.664ns  (logic 0.186ns (28.006%)  route 0.478ns (71.994%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.818ns
    Source Clock Delay      (SCD):    -0.579ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tft_clk_wiz rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    tft_clk_wiz_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  tft_clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    tft_clk_wiz_inst/inst/clk_in1_tft_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  tft_clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    tft_clk_wiz_inst/inst/clk_out1_tft_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  tft_clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=21, routed)          0.585    -0.579    ili9341_controller_inst/lcd_counter/y_counter/clk_out1
    SLICE_X63Y22         FDRE                                         r  ili9341_controller_inst/lcd_counter/y_counter/out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y22         FDRE (Prop_fdre_C_Q)         0.141    -0.438 r  ili9341_controller_inst/lcd_counter/y_counter/out_reg[2]/Q
                         net (fo=7, routed)           0.478     0.040    ili9341_controller_inst/lcd_counter/y_counter/out_reg[2]
    SLICE_X63Y22         LUT6 (Prop_lut6_I4_O)        0.045     0.085 r  ili9341_controller_inst/lcd_counter/y_counter/out[4]_i_1__0/O
                         net (fo=1, routed)           0.000     0.085    ili9341_controller_inst/lcd_counter/y_counter/out[4]_i_1__0_n_0
    SLICE_X63Y22         FDRE                                         r  ili9341_controller_inst/lcd_counter/y_counter/out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tft_clk_wiz rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    tft_clk_wiz_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  tft_clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    tft_clk_wiz_inst/inst/clk_in1_tft_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  tft_clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    tft_clk_wiz_inst/inst/clk_out1_tft_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  tft_clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=21, routed)          0.853    -0.818    ili9341_controller_inst/lcd_counter/y_counter/clk_out1
    SLICE_X63Y22         FDRE                                         r  ili9341_controller_inst/lcd_counter/y_counter/out_reg[4]/C
                         clock pessimism              0.239    -0.579    
    SLICE_X63Y22         FDRE (Hold_fdre_C_D)         0.092    -0.487    ili9341_controller_inst/lcd_counter/y_counter/out_reg[4]
  -------------------------------------------------------------------
                         required time                          0.487    
                         arrival time                           0.085    
  -------------------------------------------------------------------
                         slack                                  0.572    

Slack (MET) :             0.577ns  (arrival time - required time)
  Source:                 ili9341_controller_inst/lcd_counter/x_counter/out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_tft_clk_wiz  {rise@0.000ns fall@90.721ns period=181.441ns})
  Destination:            ili9341_controller_inst/lcd_counter/x_counter/out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_tft_clk_wiz  {rise@0.000ns fall@90.721ns period=181.441ns})
  Path Group:             clk_out1_tft_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_tft_clk_wiz rise@0.000ns - clk_out1_tft_clk_wiz rise@0.000ns)
  Data Path Delay:        0.681ns  (logic 0.226ns (33.186%)  route 0.455ns (66.814%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.821ns
    Source Clock Delay      (SCD):    -0.582ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tft_clk_wiz rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    tft_clk_wiz_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  tft_clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    tft_clk_wiz_inst/inst/clk_in1_tft_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  tft_clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    tft_clk_wiz_inst/inst/clk_out1_tft_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  tft_clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=21, routed)          0.582    -0.582    ili9341_controller_inst/lcd_counter/x_counter/clk_out1
    SLICE_X63Y24         FDRE                                         r  ili9341_controller_inst/lcd_counter/x_counter/out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y24         FDRE (Prop_fdre_C_Q)         0.128    -0.454 r  ili9341_controller_inst/lcd_counter/x_counter/out_reg[1]/Q
                         net (fo=9, routed)           0.455     0.001    ili9341_controller_inst/lcd_counter/x_counter/out_reg[1]
    SLICE_X65Y24         LUT3 (Prop_lut3_I1_O)        0.098     0.099 r  ili9341_controller_inst/lcd_counter/x_counter/out[2]_i_1/O
                         net (fo=1, routed)           0.000     0.099    ili9341_controller_inst/lcd_counter/x_counter/p_0_in[2]
    SLICE_X65Y24         FDRE                                         r  ili9341_controller_inst/lcd_counter/x_counter/out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tft_clk_wiz rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    tft_clk_wiz_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  tft_clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    tft_clk_wiz_inst/inst/clk_in1_tft_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  tft_clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    tft_clk_wiz_inst/inst/clk_out1_tft_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  tft_clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=21, routed)          0.850    -0.821    ili9341_controller_inst/lcd_counter/x_counter/clk_out1
    SLICE_X65Y24         FDRE                                         r  ili9341_controller_inst/lcd_counter/x_counter/out_reg[2]/C
                         clock pessimism              0.252    -0.569    
    SLICE_X65Y24         FDRE (Hold_fdre_C_D)         0.091    -0.478    ili9341_controller_inst/lcd_counter/x_counter/out_reg[2]
  -------------------------------------------------------------------
                         required time                          0.478    
                         arrival time                           0.099    
  -------------------------------------------------------------------
                         slack                                  0.577    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_tft_clk_wiz
Waveform(ns):       { 0.000 90.721 }
Period(ns):         181.441
Sources:            { tft_clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         181.441     179.286    BUFGCTRL_X0Y0    tft_clk_wiz_inst/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         181.441     180.192    MMCME2_ADV_X0Y0  tft_clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         181.441     180.441    SLICE_X62Y23     ili9341_controller_inst/lcd_counter/x_counter/last_tick_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         181.441     180.441    SLICE_X63Y24     ili9341_controller_inst/lcd_counter/x_counter/out_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         181.441     180.441    SLICE_X63Y24     ili9341_controller_inst/lcd_counter/x_counter/out_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         181.441     180.441    SLICE_X65Y24     ili9341_controller_inst/lcd_counter/x_counter/out_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         181.441     180.441    SLICE_X65Y24     ili9341_controller_inst/lcd_counter/x_counter/out_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         181.441     180.441    SLICE_X65Y24     ili9341_controller_inst/lcd_counter/x_counter/out_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         181.441     180.441    SLICE_X65Y25     ili9341_controller_inst/lcd_counter/x_counter/out_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         181.441     180.441    SLICE_X63Y23     ili9341_controller_inst/lcd_counter/x_counter/out_reg[6]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       181.441     31.919     MMCME2_ADV_X0Y0  tft_clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         90.721      90.221     SLICE_X62Y23     ili9341_controller_inst/lcd_counter/x_counter/last_tick_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         90.721      90.221     SLICE_X62Y23     ili9341_controller_inst/lcd_counter/x_counter/last_tick_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         90.721      90.221     SLICE_X63Y24     ili9341_controller_inst/lcd_counter/x_counter/out_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         90.721      90.221     SLICE_X63Y24     ili9341_controller_inst/lcd_counter/x_counter/out_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         90.721      90.221     SLICE_X63Y24     ili9341_controller_inst/lcd_counter/x_counter/out_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         90.721      90.221     SLICE_X63Y24     ili9341_controller_inst/lcd_counter/x_counter/out_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         90.721      90.221     SLICE_X65Y24     ili9341_controller_inst/lcd_counter/x_counter/out_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         90.721      90.221     SLICE_X65Y24     ili9341_controller_inst/lcd_counter/x_counter/out_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         90.721      90.221     SLICE_X65Y24     ili9341_controller_inst/lcd_counter/x_counter/out_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         90.721      90.221     SLICE_X65Y24     ili9341_controller_inst/lcd_counter/x_counter/out_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         90.721      90.221     SLICE_X62Y23     ili9341_controller_inst/lcd_counter/x_counter/last_tick_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         90.721      90.221     SLICE_X62Y23     ili9341_controller_inst/lcd_counter/x_counter/last_tick_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         90.721      90.221     SLICE_X63Y24     ili9341_controller_inst/lcd_counter/x_counter/out_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         90.721      90.221     SLICE_X63Y24     ili9341_controller_inst/lcd_counter/x_counter/out_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         90.721      90.221     SLICE_X63Y24     ili9341_controller_inst/lcd_counter/x_counter/out_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         90.721      90.221     SLICE_X63Y24     ili9341_controller_inst/lcd_counter/x_counter/out_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         90.721      90.221     SLICE_X65Y24     ili9341_controller_inst/lcd_counter/x_counter/out_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         90.721      90.221     SLICE_X65Y24     ili9341_controller_inst/lcd_counter/x_counter/out_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         90.721      90.221     SLICE_X65Y24     ili9341_controller_inst/lcd_counter/x_counter/out_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         90.721      90.221     SLICE_X65Y24     ili9341_controller_inst/lcd_counter/x_counter/out_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_tft_clk_wiz
  To Clock:  clkfbout_tft_clk_wiz

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       16.667ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_tft_clk_wiz
Waveform(ns):       { 0.000 41.667 }
Period(ns):         83.333
Sources:            { tft_clk_wiz_inst/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         83.333      81.178     BUFGCTRL_X0Y1    tft_clk_wiz_inst/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         83.333      82.084     MMCME2_ADV_X0Y0  tft_clk_wiz_inst/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         83.333      82.084     MMCME2_ADV_X0Y0  tft_clk_wiz_inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       83.333      16.667     MMCME2_ADV_X0Y0  tft_clk_wiz_inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       83.333      130.027    MMCME2_ADV_X0Y0  tft_clk_wiz_inst/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_tft_clk_wiz
  To Clock:  clk_out1_tft_clk_wiz_1

Setup :            0  Failing Endpoints,  Worst Slack      171.718ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.070ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             171.718ns  (required time - arrival time)
  Source:                 ili9341_controller_inst/lcd_counter/x_counter/out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_tft_clk_wiz  {rise@0.000ns fall@90.721ns period=181.441ns})
  Destination:            ili9341_controller_inst/lcd_counter/x_counter/last_tick_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_tft_clk_wiz_1  {rise@0.000ns fall@90.717ns period=181.435ns})
  Path Group:             clk_out1_tft_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            174.914ns  (clk_out1_tft_clk_wiz_1 rise@181253.391ns - clk_out1_tft_clk_wiz rise@181078.469ns)
  Data Path Delay:        2.730ns  (logic 0.828ns (30.330%)  route 1.902ns (69.670%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.472ns = ( 181251.922 - 181253.391 ) 
    Source Clock Delay      (SCD):    -0.875ns = ( 181077.594 - 181078.469 ) 
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.463ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.923ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tft_clk_wiz rise edge)
                                                  181078.469 181078.469 r  
    L17                                               0.000 181078.469 r  sysclk (IN)
                         net (fo=0)                   0.000 181078.469    tft_clk_wiz_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476 181079.938 r  tft_clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233 181081.172    tft_clk_wiz_inst/inst/clk_in1_tft_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965 181074.203 r  tft_clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666 181075.875    tft_clk_wiz_inst/inst/clk_out1_tft_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096 181075.969 r  tft_clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=21, routed)          1.618 181077.594    ili9341_controller_inst/lcd_counter/x_counter/clk_out1
    SLICE_X65Y25         FDRE                                         r  ili9341_controller_inst/lcd_counter/x_counter/out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y25         FDRE (Prop_fdre_C_Q)         0.456 181078.047 f  ili9341_controller_inst/lcd_counter/x_counter/out_reg[5]/Q
                         net (fo=3, routed)           0.633 181078.688    ili9341_controller_inst/lcd_counter/x_counter/out_reg[5]
    SLICE_X65Y23         LUT3 (Prop_lut3_I0_O)        0.124 181078.812 f  ili9341_controller_inst/lcd_counter/x_counter/tft_hsync_OBUF_inst_i_2/O
                         net (fo=3, routed)           0.638 181079.453    ili9341_controller_inst/lcd_counter/x_counter/tft_hsync_OBUF_inst_i_2_n_0
    SLICE_X65Y23         LUT6 (Prop_lut6_I0_O)        0.124 181079.578 f  ili9341_controller_inst/lcd_counter/x_counter/last_tick_i_2/O
                         net (fo=1, routed)           0.631 181080.203    ili9341_controller_inst/lcd_counter/x_counter/last_tick_i_2_n_0
    SLICE_X62Y23         LUT2 (Prop_lut2_I1_O)        0.124 181080.328 r  ili9341_controller_inst/lcd_counter/x_counter/last_tick_i_1/O
                         net (fo=1, routed)           0.000 181080.328    ili9341_controller_inst/lcd_counter/x_counter/last_tick_i_1_n_0
    SLICE_X62Y23         FDRE                                         r  ili9341_controller_inst/lcd_counter/x_counter/last_tick_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tft_clk_wiz_1 rise edge)
                                                  181253.391 181253.391 r  
    L17                                               0.000 181253.391 r  sysclk (IN)
                         net (fo=0)                   0.000 181253.391    tft_clk_wiz_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406 181254.797 r  tft_clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162 181255.953    tft_clk_wiz_inst/inst/clk_in1_tft_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221 181248.734 r  tft_clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587 181250.328    tft_clk_wiz_inst/inst/clk_out1_tft_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091 181250.422 r  tft_clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=21, routed)          1.504 181251.922    ili9341_controller_inst/lcd_counter/x_counter/clk_out1
    SLICE_X62Y23         FDRE                                         r  ili9341_controller_inst/lcd_counter/x_counter/last_tick_reg/C
                         clock pessimism              0.563 181252.484    
                         clock uncertainty           -0.463 181252.016    
    SLICE_X62Y23         FDRE (Setup_fdre_C_D)        0.031 181252.047    ili9341_controller_inst/lcd_counter/x_counter/last_tick_reg
  -------------------------------------------------------------------
                         required time                      181252.047    
                         arrival time                       -181080.328    
  -------------------------------------------------------------------
                         slack                                171.718    

Slack (MET) :             172.211ns  (required time - arrival time)
  Source:                 ili9341_controller_inst/lcd_counter/x_counter/out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_tft_clk_wiz  {rise@0.000ns fall@90.721ns period=181.441ns})
  Destination:            ili9341_controller_inst/lcd_counter/x_counter/out_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_tft_clk_wiz_1  {rise@0.000ns fall@90.717ns period=181.435ns})
  Path Group:             clk_out1_tft_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            174.914ns  (clk_out1_tft_clk_wiz_1 rise@181253.391ns - clk_out1_tft_clk_wiz rise@181078.469ns)
  Data Path Delay:        2.283ns  (logic 0.704ns (30.839%)  route 1.579ns (69.161%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.475ns = ( 181251.922 - 181253.391 ) 
    Source Clock Delay      (SCD):    -0.875ns = ( 181077.594 - 181078.469 ) 
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.463ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.923ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tft_clk_wiz rise edge)
                                                  181078.469 181078.469 r  
    L17                                               0.000 181078.469 r  sysclk (IN)
                         net (fo=0)                   0.000 181078.469    tft_clk_wiz_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476 181079.938 r  tft_clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233 181081.172    tft_clk_wiz_inst/inst/clk_in1_tft_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965 181074.203 r  tft_clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666 181075.875    tft_clk_wiz_inst/inst/clk_out1_tft_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096 181075.969 r  tft_clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=21, routed)          1.618 181077.594    ili9341_controller_inst/lcd_counter/x_counter/clk_out1
    SLICE_X65Y25         FDRE                                         r  ili9341_controller_inst/lcd_counter/x_counter/out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y25         FDRE (Prop_fdre_C_Q)         0.456 181078.047 r  ili9341_controller_inst/lcd_counter/x_counter/out_reg[5]/Q
                         net (fo=3, routed)           0.902 181078.953    ili9341_controller_inst/lcd_counter/x_counter/out_reg[5]
    SLICE_X63Y24         LUT6 (Prop_lut6_I0_O)        0.124 181079.078 r  ili9341_controller_inst/lcd_counter/x_counter/out[8]_i_2/O
                         net (fo=3, routed)           0.677 181079.750    ili9341_controller_inst/lcd_counter/x_counter/out[8]_i_2_n_0
    SLICE_X60Y24         LUT3 (Prop_lut3_I1_O)        0.124 181079.875 r  ili9341_controller_inst/lcd_counter/x_counter/out[7]_i_1/O
                         net (fo=1, routed)           0.000 181079.875    ili9341_controller_inst/lcd_counter/x_counter/p_0_in[7]
    SLICE_X60Y24         FDRE                                         r  ili9341_controller_inst/lcd_counter/x_counter/out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tft_clk_wiz_1 rise edge)
                                                  181253.391 181253.391 r  
    L17                                               0.000 181253.391 r  sysclk (IN)
                         net (fo=0)                   0.000 181253.391    tft_clk_wiz_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406 181254.797 r  tft_clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162 181255.953    tft_clk_wiz_inst/inst/clk_in1_tft_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221 181248.734 r  tft_clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587 181250.328    tft_clk_wiz_inst/inst/clk_out1_tft_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091 181250.422 r  tft_clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=21, routed)          1.501 181251.922    ili9341_controller_inst/lcd_counter/x_counter/clk_out1
    SLICE_X60Y24         FDRE                                         r  ili9341_controller_inst/lcd_counter/x_counter/out_reg[7]/C
                         clock pessimism              0.563 181252.484    
                         clock uncertainty           -0.463 181252.016    
    SLICE_X60Y24         FDRE (Setup_fdre_C_D)        0.079 181252.094    ili9341_controller_inst/lcd_counter/x_counter/out_reg[7]
  -------------------------------------------------------------------
                         required time                      181252.094    
                         arrival time                       -181079.891    
  -------------------------------------------------------------------
                         slack                                172.211    

Slack (MET) :             172.224ns  (required time - arrival time)
  Source:                 ili9341_controller_inst/lcd_counter/x_counter/out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_tft_clk_wiz  {rise@0.000ns fall@90.721ns period=181.441ns})
  Destination:            ili9341_controller_inst/lcd_counter/x_counter/out_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_tft_clk_wiz_1  {rise@0.000ns fall@90.717ns period=181.435ns})
  Path Group:             clk_out1_tft_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            174.914ns  (clk_out1_tft_clk_wiz_1 rise@181253.391ns - clk_out1_tft_clk_wiz rise@181078.469ns)
  Data Path Delay:        2.226ns  (logic 0.704ns (31.630%)  route 1.522ns (68.370%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.472ns = ( 181251.922 - 181253.391 ) 
    Source Clock Delay      (SCD):    -0.875ns = ( 181077.594 - 181078.469 ) 
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.463ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.923ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tft_clk_wiz rise edge)
                                                  181078.469 181078.469 r  
    L17                                               0.000 181078.469 r  sysclk (IN)
                         net (fo=0)                   0.000 181078.469    tft_clk_wiz_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476 181079.938 r  tft_clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233 181081.172    tft_clk_wiz_inst/inst/clk_in1_tft_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965 181074.203 r  tft_clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666 181075.875    tft_clk_wiz_inst/inst/clk_out1_tft_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096 181075.969 r  tft_clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=21, routed)          1.618 181077.594    ili9341_controller_inst/lcd_counter/x_counter/clk_out1
    SLICE_X65Y25         FDRE                                         r  ili9341_controller_inst/lcd_counter/x_counter/out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y25         FDRE (Prop_fdre_C_Q)         0.456 181078.047 r  ili9341_controller_inst/lcd_counter/x_counter/out_reg[5]/Q
                         net (fo=3, routed)           0.902 181078.953    ili9341_controller_inst/lcd_counter/x_counter/out_reg[5]
    SLICE_X63Y24         LUT6 (Prop_lut6_I0_O)        0.124 181079.078 r  ili9341_controller_inst/lcd_counter/x_counter/out[8]_i_2/O
                         net (fo=3, routed)           0.620 181079.703    ili9341_controller_inst/lcd_counter/x_counter/out[8]_i_2_n_0
    SLICE_X63Y23         LUT2 (Prop_lut2_I1_O)        0.124 181079.828 r  ili9341_controller_inst/lcd_counter/x_counter/out[6]_i_1/O
                         net (fo=1, routed)           0.000 181079.828    ili9341_controller_inst/lcd_counter/x_counter/p_0_in[6]
    SLICE_X63Y23         FDRE                                         r  ili9341_controller_inst/lcd_counter/x_counter/out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tft_clk_wiz_1 rise edge)
                                                  181253.391 181253.391 r  
    L17                                               0.000 181253.391 r  sysclk (IN)
                         net (fo=0)                   0.000 181253.391    tft_clk_wiz_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406 181254.797 r  tft_clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162 181255.953    tft_clk_wiz_inst/inst/clk_in1_tft_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221 181248.734 r  tft_clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587 181250.328    tft_clk_wiz_inst/inst/clk_out1_tft_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091 181250.422 r  tft_clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=21, routed)          1.504 181251.922    ili9341_controller_inst/lcd_counter/x_counter/clk_out1
    SLICE_X63Y23         FDRE                                         r  ili9341_controller_inst/lcd_counter/x_counter/out_reg[6]/C
                         clock pessimism              0.563 181252.484    
                         clock uncertainty           -0.463 181252.016    
    SLICE_X63Y23         FDRE (Setup_fdre_C_D)        0.032 181252.047    ili9341_controller_inst/lcd_counter/x_counter/out_reg[6]
  -------------------------------------------------------------------
                         required time                      181252.047    
                         arrival time                       -181079.828    
  -------------------------------------------------------------------
                         slack                                172.224    

Slack (MET) :             172.257ns  (required time - arrival time)
  Source:                 ili9341_controller_inst/lcd_counter/x_counter/out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_tft_clk_wiz  {rise@0.000ns fall@90.721ns period=181.441ns})
  Destination:            ili9341_controller_inst/lcd_counter/x_counter/out_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_tft_clk_wiz_1  {rise@0.000ns fall@90.717ns period=181.435ns})
  Path Group:             clk_out1_tft_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            174.914ns  (clk_out1_tft_clk_wiz_1 rise@181253.391ns - clk_out1_tft_clk_wiz rise@181078.469ns)
  Data Path Delay:        2.276ns  (logic 0.697ns (30.627%)  route 1.579ns (69.373%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.475ns = ( 181251.922 - 181253.391 ) 
    Source Clock Delay      (SCD):    -0.875ns = ( 181077.594 - 181078.469 ) 
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.463ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.923ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tft_clk_wiz rise edge)
                                                  181078.469 181078.469 r  
    L17                                               0.000 181078.469 r  sysclk (IN)
                         net (fo=0)                   0.000 181078.469    tft_clk_wiz_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476 181079.938 r  tft_clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233 181081.172    tft_clk_wiz_inst/inst/clk_in1_tft_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965 181074.203 r  tft_clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666 181075.875    tft_clk_wiz_inst/inst/clk_out1_tft_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096 181075.969 r  tft_clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=21, routed)          1.618 181077.594    ili9341_controller_inst/lcd_counter/x_counter/clk_out1
    SLICE_X65Y25         FDRE                                         r  ili9341_controller_inst/lcd_counter/x_counter/out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y25         FDRE (Prop_fdre_C_Q)         0.456 181078.047 r  ili9341_controller_inst/lcd_counter/x_counter/out_reg[5]/Q
                         net (fo=3, routed)           0.902 181078.953    ili9341_controller_inst/lcd_counter/x_counter/out_reg[5]
    SLICE_X63Y24         LUT6 (Prop_lut6_I0_O)        0.124 181079.078 r  ili9341_controller_inst/lcd_counter/x_counter/out[8]_i_2/O
                         net (fo=3, routed)           0.677 181079.750    ili9341_controller_inst/lcd_counter/x_counter/out[8]_i_2_n_0
    SLICE_X60Y24         LUT4 (Prop_lut4_I2_O)        0.117 181079.859 r  ili9341_controller_inst/lcd_counter/x_counter/out[8]_i_1/O
                         net (fo=1, routed)           0.000 181079.859    ili9341_controller_inst/lcd_counter/x_counter/p_0_in[8]
    SLICE_X60Y24         FDRE                                         r  ili9341_controller_inst/lcd_counter/x_counter/out_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tft_clk_wiz_1 rise edge)
                                                  181253.391 181253.391 r  
    L17                                               0.000 181253.391 r  sysclk (IN)
                         net (fo=0)                   0.000 181253.391    tft_clk_wiz_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406 181254.797 r  tft_clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162 181255.953    tft_clk_wiz_inst/inst/clk_in1_tft_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221 181248.734 r  tft_clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587 181250.328    tft_clk_wiz_inst/inst/clk_out1_tft_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091 181250.422 r  tft_clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=21, routed)          1.501 181251.922    ili9341_controller_inst/lcd_counter/x_counter/clk_out1
    SLICE_X60Y24         FDRE                                         r  ili9341_controller_inst/lcd_counter/x_counter/out_reg[8]/C
                         clock pessimism              0.563 181252.484    
                         clock uncertainty           -0.463 181252.016    
    SLICE_X60Y24         FDRE (Setup_fdre_C_D)        0.118 181252.141    ili9341_controller_inst/lcd_counter/x_counter/out_reg[8]
  -------------------------------------------------------------------
                         required time                      181252.141    
                         arrival time                       -181079.875    
  -------------------------------------------------------------------
                         slack                                172.257    

Slack (MET) :             172.257ns  (required time - arrival time)
  Source:                 ili9341_controller_inst/lcd_counter/x_counter/last_tick_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_tft_clk_wiz  {rise@0.000ns fall@90.721ns period=181.441ns})
  Destination:            ili9341_controller_inst/lcd_counter/x_counter/out_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_tft_clk_wiz_1  {rise@0.000ns fall@90.717ns period=181.435ns})
  Path Group:             clk_out1_tft_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            174.914ns  (clk_out1_tft_clk_wiz_1 rise@181253.391ns - clk_out1_tft_clk_wiz rise@181078.469ns)
  Data Path Delay:        1.631ns  (logic 0.456ns (27.959%)  route 1.175ns (72.041%))
  Logic Levels:           0  
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.475ns = ( 181251.922 - 181253.391 ) 
    Source Clock Delay      (SCD):    -0.873ns = ( 181077.594 - 181078.469 ) 
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.463ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.923ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tft_clk_wiz rise edge)
                                                  181078.469 181078.469 r  
    L17                                               0.000 181078.469 r  sysclk (IN)
                         net (fo=0)                   0.000 181078.469    tft_clk_wiz_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476 181079.938 r  tft_clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233 181081.172    tft_clk_wiz_inst/inst/clk_in1_tft_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965 181074.203 r  tft_clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666 181075.875    tft_clk_wiz_inst/inst/clk_out1_tft_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096 181075.969 r  tft_clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=21, routed)          1.620 181077.594    ili9341_controller_inst/lcd_counter/x_counter/clk_out1
    SLICE_X62Y23         FDRE                                         r  ili9341_controller_inst/lcd_counter/x_counter/last_tick_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y23         FDRE (Prop_fdre_C_Q)         0.456 181078.047 r  ili9341_controller_inst/lcd_counter/x_counter/last_tick_reg/Q
                         net (fo=21, routed)          1.175 181079.219    ili9341_controller_inst/lcd_counter/x_counter/last_tick_x
    SLICE_X60Y24         FDRE                                         r  ili9341_controller_inst/lcd_counter/x_counter/out_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tft_clk_wiz_1 rise edge)
                                                  181253.391 181253.391 r  
    L17                                               0.000 181253.391 r  sysclk (IN)
                         net (fo=0)                   0.000 181253.391    tft_clk_wiz_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406 181254.797 r  tft_clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162 181255.953    tft_clk_wiz_inst/inst/clk_in1_tft_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221 181248.734 r  tft_clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587 181250.328    tft_clk_wiz_inst/inst/clk_out1_tft_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091 181250.422 r  tft_clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=21, routed)          1.501 181251.922    ili9341_controller_inst/lcd_counter/x_counter/clk_out1
    SLICE_X60Y24         FDRE                                         r  ili9341_controller_inst/lcd_counter/x_counter/out_reg[7]/C
                         clock pessimism              0.563 181252.484    
                         clock uncertainty           -0.463 181252.016    
    SLICE_X60Y24         FDRE (Setup_fdre_C_R)       -0.524 181251.484    ili9341_controller_inst/lcd_counter/x_counter/out_reg[7]
  -------------------------------------------------------------------
                         required time                      181251.500    
                         arrival time                       -181079.234    
  -------------------------------------------------------------------
                         slack                                172.257    

Slack (MET) :             172.257ns  (required time - arrival time)
  Source:                 ili9341_controller_inst/lcd_counter/x_counter/last_tick_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_tft_clk_wiz  {rise@0.000ns fall@90.721ns period=181.441ns})
  Destination:            ili9341_controller_inst/lcd_counter/x_counter/out_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_tft_clk_wiz_1  {rise@0.000ns fall@90.717ns period=181.435ns})
  Path Group:             clk_out1_tft_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            174.914ns  (clk_out1_tft_clk_wiz_1 rise@181253.391ns - clk_out1_tft_clk_wiz rise@181078.469ns)
  Data Path Delay:        1.631ns  (logic 0.456ns (27.959%)  route 1.175ns (72.041%))
  Logic Levels:           0  
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.475ns = ( 181251.922 - 181253.391 ) 
    Source Clock Delay      (SCD):    -0.873ns = ( 181077.594 - 181078.469 ) 
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.463ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.923ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tft_clk_wiz rise edge)
                                                  181078.469 181078.469 r  
    L17                                               0.000 181078.469 r  sysclk (IN)
                         net (fo=0)                   0.000 181078.469    tft_clk_wiz_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476 181079.938 r  tft_clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233 181081.172    tft_clk_wiz_inst/inst/clk_in1_tft_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965 181074.203 r  tft_clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666 181075.875    tft_clk_wiz_inst/inst/clk_out1_tft_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096 181075.969 r  tft_clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=21, routed)          1.620 181077.594    ili9341_controller_inst/lcd_counter/x_counter/clk_out1
    SLICE_X62Y23         FDRE                                         r  ili9341_controller_inst/lcd_counter/x_counter/last_tick_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y23         FDRE (Prop_fdre_C_Q)         0.456 181078.047 r  ili9341_controller_inst/lcd_counter/x_counter/last_tick_reg/Q
                         net (fo=21, routed)          1.175 181079.219    ili9341_controller_inst/lcd_counter/x_counter/last_tick_x
    SLICE_X60Y24         FDRE                                         r  ili9341_controller_inst/lcd_counter/x_counter/out_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tft_clk_wiz_1 rise edge)
                                                  181253.391 181253.391 r  
    L17                                               0.000 181253.391 r  sysclk (IN)
                         net (fo=0)                   0.000 181253.391    tft_clk_wiz_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406 181254.797 r  tft_clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162 181255.953    tft_clk_wiz_inst/inst/clk_in1_tft_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221 181248.734 r  tft_clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587 181250.328    tft_clk_wiz_inst/inst/clk_out1_tft_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091 181250.422 r  tft_clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=21, routed)          1.501 181251.922    ili9341_controller_inst/lcd_counter/x_counter/clk_out1
    SLICE_X60Y24         FDRE                                         r  ili9341_controller_inst/lcd_counter/x_counter/out_reg[8]/C
                         clock pessimism              0.563 181252.484    
                         clock uncertainty           -0.463 181252.016    
    SLICE_X60Y24         FDRE (Setup_fdre_C_R)       -0.524 181251.484    ili9341_controller_inst/lcd_counter/x_counter/out_reg[8]
  -------------------------------------------------------------------
                         required time                      181251.500    
                         arrival time                       -181079.234    
  -------------------------------------------------------------------
                         slack                                172.257    

Slack (MET) :             172.258ns  (required time - arrival time)
  Source:                 ili9341_controller_inst/lcd_counter/y_counter/out_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_tft_clk_wiz  {rise@0.000ns fall@90.721ns period=181.441ns})
  Destination:            ili9341_controller_inst/lcd_counter/y_counter/last_tick_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_tft_clk_wiz_1  {rise@0.000ns fall@90.717ns period=181.435ns})
  Path Group:             clk_out1_tft_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            174.914ns  (clk_out1_tft_clk_wiz_1 rise@181253.391ns - clk_out1_tft_clk_wiz rise@181078.469ns)
  Data Path Delay:        2.202ns  (logic 0.766ns (34.788%)  route 1.436ns (65.212%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.472ns = ( 181251.922 - 181253.391 ) 
    Source Clock Delay      (SCD):    -0.873ns = ( 181077.594 - 181078.469 ) 
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.463ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.923ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tft_clk_wiz rise edge)
                                                  181078.469 181078.469 r  
    L17                                               0.000 181078.469 r  sysclk (IN)
                         net (fo=0)                   0.000 181078.469    tft_clk_wiz_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476 181079.938 r  tft_clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233 181081.172    tft_clk_wiz_inst/inst/clk_in1_tft_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965 181074.203 r  tft_clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666 181075.875    tft_clk_wiz_inst/inst/clk_out1_tft_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096 181075.969 r  tft_clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=21, routed)          1.620 181077.594    ili9341_controller_inst/lcd_counter/y_counter/clk_out1
    SLICE_X64Y23         FDRE                                         r  ili9341_controller_inst/lcd_counter/y_counter/out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y23         FDRE (Prop_fdre_C_Q)         0.518 181078.109 f  ili9341_controller_inst/lcd_counter/y_counter/out_reg[7]/Q
                         net (fo=5, routed)           0.804 181078.906    ili9341_controller_inst/lcd_counter/y_counter/out_reg[7]
    SLICE_X63Y23         LUT6 (Prop_lut6_I5_O)        0.124 181079.031 f  ili9341_controller_inst/lcd_counter/y_counter/last_tick_i_2__0/O
                         net (fo=1, routed)           0.632 181079.656    ili9341_controller_inst/lcd_counter/y_counter/last_tick_i_2__0_n_0
    SLICE_X65Y23         LUT6 (Prop_lut6_I4_O)        0.124 181079.781 r  ili9341_controller_inst/lcd_counter/y_counter/last_tick_i_1__0/O
                         net (fo=1, routed)           0.000 181079.781    ili9341_controller_inst/lcd_counter/y_counter/last_tick_i_1__0_n_0
    SLICE_X65Y23         FDRE                                         r  ili9341_controller_inst/lcd_counter/y_counter/last_tick_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tft_clk_wiz_1 rise edge)
                                                  181253.391 181253.391 r  
    L17                                               0.000 181253.391 r  sysclk (IN)
                         net (fo=0)                   0.000 181253.391    tft_clk_wiz_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406 181254.797 r  tft_clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162 181255.953    tft_clk_wiz_inst/inst/clk_in1_tft_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221 181248.734 r  tft_clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587 181250.328    tft_clk_wiz_inst/inst/clk_out1_tft_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091 181250.422 r  tft_clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=21, routed)          1.504 181251.922    ili9341_controller_inst/lcd_counter/y_counter/clk_out1
    SLICE_X65Y23         FDRE                                         r  ili9341_controller_inst/lcd_counter/y_counter/last_tick_reg/C
                         clock pessimism              0.577 181252.500    
                         clock uncertainty           -0.463 181252.031    
    SLICE_X65Y23         FDRE (Setup_fdre_C_D)        0.031 181252.062    ili9341_controller_inst/lcd_counter/y_counter/last_tick_reg
  -------------------------------------------------------------------
                         required time                      181252.062    
                         arrival time                       -181079.797    
  -------------------------------------------------------------------
                         slack                                172.258    

Slack (MET) :             172.313ns  (required time - arrival time)
  Source:                 ili9341_controller_inst/lcd_counter/x_counter/last_tick_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_tft_clk_wiz  {rise@0.000ns fall@90.721ns period=181.441ns})
  Destination:            ili9341_controller_inst/lcd_counter/x_counter/out_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_tft_clk_wiz_1  {rise@0.000ns fall@90.717ns period=181.435ns})
  Path Group:             clk_out1_tft_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            174.914ns  (clk_out1_tft_clk_wiz_1 rise@181253.391ns - clk_out1_tft_clk_wiz rise@181078.469ns)
  Data Path Delay:        1.687ns  (logic 0.456ns (27.029%)  route 1.231ns (72.971%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.472ns = ( 181251.922 - 181253.391 ) 
    Source Clock Delay      (SCD):    -0.873ns = ( 181077.594 - 181078.469 ) 
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.463ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.923ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tft_clk_wiz rise edge)
                                                  181078.469 181078.469 r  
    L17                                               0.000 181078.469 r  sysclk (IN)
                         net (fo=0)                   0.000 181078.469    tft_clk_wiz_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476 181079.938 r  tft_clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233 181081.172    tft_clk_wiz_inst/inst/clk_in1_tft_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965 181074.203 r  tft_clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666 181075.875    tft_clk_wiz_inst/inst/clk_out1_tft_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096 181075.969 r  tft_clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=21, routed)          1.620 181077.594    ili9341_controller_inst/lcd_counter/x_counter/clk_out1
    SLICE_X62Y23         FDRE                                         r  ili9341_controller_inst/lcd_counter/x_counter/last_tick_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y23         FDRE (Prop_fdre_C_Q)         0.456 181078.047 r  ili9341_controller_inst/lcd_counter/x_counter/last_tick_reg/Q
                         net (fo=21, routed)          1.231 181079.281    ili9341_controller_inst/lcd_counter/x_counter/last_tick_x
    SLICE_X63Y23         FDRE                                         r  ili9341_controller_inst/lcd_counter/x_counter/out_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tft_clk_wiz_1 rise edge)
                                                  181253.391 181253.391 r  
    L17                                               0.000 181253.391 r  sysclk (IN)
                         net (fo=0)                   0.000 181253.391    tft_clk_wiz_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406 181254.797 r  tft_clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162 181255.953    tft_clk_wiz_inst/inst/clk_in1_tft_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221 181248.734 r  tft_clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587 181250.328    tft_clk_wiz_inst/inst/clk_out1_tft_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091 181250.422 r  tft_clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=21, routed)          1.504 181251.922    ili9341_controller_inst/lcd_counter/x_counter/clk_out1
    SLICE_X63Y23         FDRE                                         r  ili9341_controller_inst/lcd_counter/x_counter/out_reg[6]/C
                         clock pessimism              0.577 181252.500    
                         clock uncertainty           -0.463 181252.031    
    SLICE_X63Y23         FDRE (Setup_fdre_C_R)       -0.429 181251.609    ili9341_controller_inst/lcd_counter/x_counter/out_reg[6]
  -------------------------------------------------------------------
                         required time                      181251.594    
                         arrival time                       -181079.297    
  -------------------------------------------------------------------
                         slack                                172.313    

Slack (MET) :             172.322ns  (required time - arrival time)
  Source:                 ili9341_controller_inst/lcd_counter/x_counter/last_tick_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_tft_clk_wiz  {rise@0.000ns fall@90.721ns period=181.441ns})
  Destination:            ili9341_controller_inst/lcd_counter/y_counter/out_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_tft_clk_wiz_1  {rise@0.000ns fall@90.717ns period=181.435ns})
  Path Group:             clk_out1_tft_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            174.914ns  (clk_out1_tft_clk_wiz_1 rise@181253.391ns - clk_out1_tft_clk_wiz rise@181078.469ns)
  Data Path Delay:        1.679ns  (logic 0.580ns (34.544%)  route 1.099ns (65.456%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.471ns = ( 181251.922 - 181253.391 ) 
    Source Clock Delay      (SCD):    -0.873ns = ( 181077.594 - 181078.469 ) 
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.463ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.923ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tft_clk_wiz rise edge)
                                                  181078.469 181078.469 r  
    L17                                               0.000 181078.469 r  sysclk (IN)
                         net (fo=0)                   0.000 181078.469    tft_clk_wiz_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476 181079.938 r  tft_clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233 181081.172    tft_clk_wiz_inst/inst/clk_in1_tft_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965 181074.203 r  tft_clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666 181075.875    tft_clk_wiz_inst/inst/clk_out1_tft_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096 181075.969 r  tft_clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=21, routed)          1.620 181077.594    ili9341_controller_inst/lcd_counter/x_counter/clk_out1
    SLICE_X62Y23         FDRE                                         r  ili9341_controller_inst/lcd_counter/x_counter/last_tick_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y23         FDRE (Prop_fdre_C_Q)         0.456 181078.047 r  ili9341_controller_inst/lcd_counter/x_counter/last_tick_reg/Q
                         net (fo=21, routed)          0.597 181078.641    ili9341_controller_inst/lcd_counter/x_counter/last_tick_x
    SLICE_X65Y22         LUT2 (Prop_lut2_I0_O)        0.124 181078.766 r  ili9341_controller_inst/lcd_counter/x_counter/out[8]_i_1__0/O
                         net (fo=2, routed)           0.502 181079.266    ili9341_controller_inst/lcd_counter/y_counter/SR[0]
    SLICE_X62Y22         FDRE                                         r  ili9341_controller_inst/lcd_counter/y_counter/out_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tft_clk_wiz_1 rise edge)
                                                  181253.391 181253.391 r  
    L17                                               0.000 181253.391 r  sysclk (IN)
                         net (fo=0)                   0.000 181253.391    tft_clk_wiz_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406 181254.797 r  tft_clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162 181255.953    tft_clk_wiz_inst/inst/clk_in1_tft_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221 181248.734 r  tft_clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587 181250.328    tft_clk_wiz_inst/inst/clk_out1_tft_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091 181250.422 r  tft_clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=21, routed)          1.505 181251.922    ili9341_controller_inst/lcd_counter/y_counter/clk_out1
    SLICE_X62Y22         FDRE                                         r  ili9341_controller_inst/lcd_counter/y_counter/out_reg[5]/C
                         clock pessimism              0.577 181252.500    
                         clock uncertainty           -0.463 181252.031    
    SLICE_X62Y22         FDRE (Setup_fdre_C_R)       -0.429 181251.609    ili9341_controller_inst/lcd_counter/y_counter/out_reg[5]
  -------------------------------------------------------------------
                         required time                      181251.594    
                         arrival time                       -181079.281    
  -------------------------------------------------------------------
                         slack                                172.322    

Slack (MET) :             172.322ns  (required time - arrival time)
  Source:                 ili9341_controller_inst/lcd_counter/x_counter/last_tick_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_tft_clk_wiz  {rise@0.000ns fall@90.721ns period=181.441ns})
  Destination:            ili9341_controller_inst/lcd_counter/y_counter/out_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_tft_clk_wiz_1  {rise@0.000ns fall@90.717ns period=181.435ns})
  Path Group:             clk_out1_tft_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            174.914ns  (clk_out1_tft_clk_wiz_1 rise@181253.391ns - clk_out1_tft_clk_wiz rise@181078.469ns)
  Data Path Delay:        1.679ns  (logic 0.580ns (34.544%)  route 1.099ns (65.456%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.471ns = ( 181251.922 - 181253.391 ) 
    Source Clock Delay      (SCD):    -0.873ns = ( 181077.594 - 181078.469 ) 
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.463ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.923ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tft_clk_wiz rise edge)
                                                  181078.469 181078.469 r  
    L17                                               0.000 181078.469 r  sysclk (IN)
                         net (fo=0)                   0.000 181078.469    tft_clk_wiz_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476 181079.938 r  tft_clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233 181081.172    tft_clk_wiz_inst/inst/clk_in1_tft_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965 181074.203 r  tft_clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666 181075.875    tft_clk_wiz_inst/inst/clk_out1_tft_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096 181075.969 r  tft_clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=21, routed)          1.620 181077.594    ili9341_controller_inst/lcd_counter/x_counter/clk_out1
    SLICE_X62Y23         FDRE                                         r  ili9341_controller_inst/lcd_counter/x_counter/last_tick_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y23         FDRE (Prop_fdre_C_Q)         0.456 181078.047 r  ili9341_controller_inst/lcd_counter/x_counter/last_tick_reg/Q
                         net (fo=21, routed)          0.597 181078.641    ili9341_controller_inst/lcd_counter/x_counter/last_tick_x
    SLICE_X65Y22         LUT2 (Prop_lut2_I0_O)        0.124 181078.766 r  ili9341_controller_inst/lcd_counter/x_counter/out[8]_i_1__0/O
                         net (fo=2, routed)           0.502 181079.266    ili9341_controller_inst/lcd_counter/y_counter/SR[0]
    SLICE_X62Y22         FDRE                                         r  ili9341_controller_inst/lcd_counter/y_counter/out_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tft_clk_wiz_1 rise edge)
                                                  181253.391 181253.391 r  
    L17                                               0.000 181253.391 r  sysclk (IN)
                         net (fo=0)                   0.000 181253.391    tft_clk_wiz_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406 181254.797 r  tft_clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162 181255.953    tft_clk_wiz_inst/inst/clk_in1_tft_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221 181248.734 r  tft_clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587 181250.328    tft_clk_wiz_inst/inst/clk_out1_tft_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091 181250.422 r  tft_clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=21, routed)          1.505 181251.922    ili9341_controller_inst/lcd_counter/y_counter/clk_out1
    SLICE_X62Y22         FDRE                                         r  ili9341_controller_inst/lcd_counter/y_counter/out_reg[8]/C
                         clock pessimism              0.577 181252.500    
                         clock uncertainty           -0.463 181252.031    
    SLICE_X62Y22         FDRE (Setup_fdre_C_R)       -0.429 181251.609    ili9341_controller_inst/lcd_counter/y_counter/out_reg[8]
  -------------------------------------------------------------------
                         required time                      181251.594    
                         arrival time                       -181079.281    
  -------------------------------------------------------------------
                         slack                                172.322    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 ili9341_controller_inst/lcd_counter/y_counter/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_tft_clk_wiz  {rise@0.000ns fall@90.721ns period=181.441ns})
  Destination:            ili9341_controller_inst/lcd_counter/y_counter/out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_tft_clk_wiz_1  {rise@0.000ns fall@90.717ns period=181.435ns})
  Path Group:             clk_out1_tft_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_tft_clk_wiz_1 rise@0.000ns - clk_out1_tft_clk_wiz rise@0.000ns)
  Data Path Delay:        0.676ns  (logic 0.183ns (27.057%)  route 0.493ns (72.943%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.818ns
    Source Clock Delay      (SCD):    -0.582ns
    Clock Pessimism Removal (CPR):    -0.273ns
  Clock Uncertainty:      0.463ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.923ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tft_clk_wiz rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    tft_clk_wiz_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  tft_clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    tft_clk_wiz_inst/inst/clk_in1_tft_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  tft_clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    tft_clk_wiz_inst/inst/clk_out1_tft_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  tft_clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=21, routed)          0.582    -0.582    ili9341_controller_inst/lcd_counter/y_counter/clk_out1
    SLICE_X61Y23         FDRE                                         r  ili9341_controller_inst/lcd_counter/y_counter/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y23         FDRE (Prop_fdre_C_Q)         0.141    -0.441 r  ili9341_controller_inst/lcd_counter/y_counter/out_reg[0]/Q
                         net (fo=8, routed)           0.493     0.052    ili9341_controller_inst/lcd_counter/y_counter/out_reg[0]
    SLICE_X63Y22         LUT5 (Prop_lut5_I2_O)        0.042     0.094 r  ili9341_controller_inst/lcd_counter/y_counter/out[3]_i_1__0/O
                         net (fo=1, routed)           0.000     0.094    ili9341_controller_inst/lcd_counter/y_counter/out[3]_i_1__0_n_0
    SLICE_X63Y22         FDRE                                         r  ili9341_controller_inst/lcd_counter/y_counter/out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tft_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    tft_clk_wiz_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  tft_clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    tft_clk_wiz_inst/inst/clk_in1_tft_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  tft_clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    tft_clk_wiz_inst/inst/clk_out1_tft_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  tft_clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=21, routed)          0.853    -0.818    ili9341_controller_inst/lcd_counter/y_counter/clk_out1
    SLICE_X63Y22         FDRE                                         r  ili9341_controller_inst/lcd_counter/y_counter/out_reg[3]/C
                         clock pessimism              0.273    -0.545    
                         clock uncertainty            0.463    -0.082    
    SLICE_X63Y22         FDRE (Hold_fdre_C_D)         0.107     0.025    ili9341_controller_inst/lcd_counter/y_counter/out_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.025    
                         arrival time                           0.094    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 ili9341_controller_inst/lcd_counter/y_counter/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_tft_clk_wiz  {rise@0.000ns fall@90.721ns period=181.441ns})
  Destination:            ili9341_controller_inst/lcd_counter/y_counter/out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_tft_clk_wiz_1  {rise@0.000ns fall@90.717ns period=181.435ns})
  Path Group:             clk_out1_tft_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_tft_clk_wiz_1 rise@0.000ns - clk_out1_tft_clk_wiz rise@0.000ns)
  Data Path Delay:        0.679ns  (logic 0.186ns (27.379%)  route 0.493ns (72.621%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.818ns
    Source Clock Delay      (SCD):    -0.582ns
    Clock Pessimism Removal (CPR):    -0.273ns
  Clock Uncertainty:      0.463ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.923ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tft_clk_wiz rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    tft_clk_wiz_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  tft_clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    tft_clk_wiz_inst/inst/clk_in1_tft_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  tft_clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    tft_clk_wiz_inst/inst/clk_out1_tft_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  tft_clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=21, routed)          0.582    -0.582    ili9341_controller_inst/lcd_counter/y_counter/clk_out1
    SLICE_X61Y23         FDRE                                         r  ili9341_controller_inst/lcd_counter/y_counter/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y23         FDRE (Prop_fdre_C_Q)         0.141    -0.441 r  ili9341_controller_inst/lcd_counter/y_counter/out_reg[0]/Q
                         net (fo=8, routed)           0.493     0.052    ili9341_controller_inst/lcd_counter/y_counter/out_reg[0]
    SLICE_X63Y22         LUT4 (Prop_lut4_I2_O)        0.045     0.097 r  ili9341_controller_inst/lcd_counter/y_counter/out[2]_i_1__0/O
                         net (fo=1, routed)           0.000     0.097    ili9341_controller_inst/lcd_counter/y_counter/out[2]_i_1__0_n_0
    SLICE_X63Y22         FDRE                                         r  ili9341_controller_inst/lcd_counter/y_counter/out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tft_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    tft_clk_wiz_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  tft_clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    tft_clk_wiz_inst/inst/clk_in1_tft_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  tft_clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    tft_clk_wiz_inst/inst/clk_out1_tft_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  tft_clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=21, routed)          0.853    -0.818    ili9341_controller_inst/lcd_counter/y_counter/clk_out1
    SLICE_X63Y22         FDRE                                         r  ili9341_controller_inst/lcd_counter/y_counter/out_reg[2]/C
                         clock pessimism              0.273    -0.545    
                         clock uncertainty            0.463    -0.082    
    SLICE_X63Y22         FDRE (Hold_fdre_C_D)         0.092     0.010    ili9341_controller_inst/lcd_counter/y_counter/out_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.010    
                         arrival time                           0.097    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 ili9341_controller_inst/lcd_counter/x_counter/out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_tft_clk_wiz  {rise@0.000ns fall@90.721ns period=181.441ns})
  Destination:            ili9341_controller_inst/lcd_counter/x_counter/out_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_tft_clk_wiz_1  {rise@0.000ns fall@90.717ns period=181.435ns})
  Path Group:             clk_out1_tft_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_tft_clk_wiz_1 rise@0.000ns - clk_out1_tft_clk_wiz rise@0.000ns)
  Data Path Delay:        0.673ns  (logic 0.226ns (33.570%)  route 0.447ns (66.430%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.821ns
    Source Clock Delay      (SCD):    -0.582ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.463ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.923ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tft_clk_wiz rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    tft_clk_wiz_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  tft_clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    tft_clk_wiz_inst/inst/clk_in1_tft_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  tft_clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    tft_clk_wiz_inst/inst/clk_out1_tft_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  tft_clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=21, routed)          0.582    -0.582    ili9341_controller_inst/lcd_counter/x_counter/clk_out1
    SLICE_X63Y24         FDRE                                         r  ili9341_controller_inst/lcd_counter/x_counter/out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y24         FDRE (Prop_fdre_C_Q)         0.128    -0.454 r  ili9341_controller_inst/lcd_counter/x_counter/out_reg[1]/Q
                         net (fo=9, routed)           0.447    -0.007    ili9341_controller_inst/lcd_counter/x_counter/out_reg[1]
    SLICE_X65Y24         LUT5 (Prop_lut5_I2_O)        0.098     0.091 r  ili9341_controller_inst/lcd_counter/x_counter/out[4]_i_1/O
                         net (fo=1, routed)           0.000     0.091    ili9341_controller_inst/lcd_counter/x_counter/p_0_in[4]
    SLICE_X65Y24         FDRE                                         r  ili9341_controller_inst/lcd_counter/x_counter/out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tft_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    tft_clk_wiz_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  tft_clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    tft_clk_wiz_inst/inst/clk_in1_tft_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  tft_clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    tft_clk_wiz_inst/inst/clk_out1_tft_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  tft_clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=21, routed)          0.850    -0.821    ili9341_controller_inst/lcd_counter/x_counter/clk_out1
    SLICE_X65Y24         FDRE                                         r  ili9341_controller_inst/lcd_counter/x_counter/out_reg[4]/C
                         clock pessimism              0.252    -0.569    
                         clock uncertainty            0.463    -0.106    
    SLICE_X65Y24         FDRE (Hold_fdre_C_D)         0.107     0.001    ili9341_controller_inst/lcd_counter/x_counter/out_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.001    
                         arrival time                           0.091    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 ili9341_controller_inst/lcd_counter/x_counter/out_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_tft_clk_wiz  {rise@0.000ns fall@90.721ns period=181.441ns})
  Destination:            ili9341_controller_inst/lcd_counter/x_counter/out_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_tft_clk_wiz_1  {rise@0.000ns fall@90.717ns period=181.435ns})
  Path Group:             clk_out1_tft_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_tft_clk_wiz_1 rise@0.000ns - clk_out1_tft_clk_wiz rise@0.000ns)
  Data Path Delay:        0.690ns  (logic 0.246ns (35.678%)  route 0.444ns (64.322%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.583ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.463ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.923ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tft_clk_wiz rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    tft_clk_wiz_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  tft_clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    tft_clk_wiz_inst/inst/clk_in1_tft_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  tft_clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    tft_clk_wiz_inst/inst/clk_out1_tft_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  tft_clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=21, routed)          0.581    -0.583    ili9341_controller_inst/lcd_counter/x_counter/clk_out1
    SLICE_X60Y24         FDRE                                         r  ili9341_controller_inst/lcd_counter/x_counter/out_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y24         FDRE (Prop_fdre_C_Q)         0.148    -0.435 r  ili9341_controller_inst/lcd_counter/x_counter/out_reg[8]/Q
                         net (fo=4, routed)           0.444     0.009    ili9341_controller_inst/lcd_counter/x_counter/out_reg[8]
    SLICE_X60Y24         LUT4 (Prop_lut4_I0_O)        0.098     0.107 r  ili9341_controller_inst/lcd_counter/x_counter/out[8]_i_1/O
                         net (fo=1, routed)           0.000     0.107    ili9341_controller_inst/lcd_counter/x_counter/p_0_in[8]
    SLICE_X60Y24         FDRE                                         r  ili9341_controller_inst/lcd_counter/x_counter/out_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tft_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    tft_clk_wiz_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  tft_clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    tft_clk_wiz_inst/inst/clk_in1_tft_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  tft_clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    tft_clk_wiz_inst/inst/clk_out1_tft_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  tft_clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=21, routed)          0.848    -0.823    ili9341_controller_inst/lcd_counter/x_counter/clk_out1
    SLICE_X60Y24         FDRE                                         r  ili9341_controller_inst/lcd_counter/x_counter/out_reg[8]/C
                         clock pessimism              0.240    -0.583    
                         clock uncertainty            0.463    -0.120    
    SLICE_X60Y24         FDRE (Hold_fdre_C_D)         0.131     0.011    ili9341_controller_inst/lcd_counter/x_counter/out_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.011    
                         arrival time                           0.107    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 ili9341_controller_inst/lcd_counter/x_counter/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_tft_clk_wiz  {rise@0.000ns fall@90.721ns period=181.441ns})
  Destination:            ili9341_controller_inst/lcd_counter/x_counter/out_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_tft_clk_wiz_1  {rise@0.000ns fall@90.717ns period=181.435ns})
  Path Group:             clk_out1_tft_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_tft_clk_wiz_1 rise@0.000ns - clk_out1_tft_clk_wiz rise@0.000ns)
  Data Path Delay:        0.684ns  (logic 0.186ns (27.198%)  route 0.498ns (72.802%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.821ns
    Source Clock Delay      (SCD):    -0.582ns
    Clock Pessimism Removal (CPR):    -0.273ns
  Clock Uncertainty:      0.463ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.923ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tft_clk_wiz rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    tft_clk_wiz_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  tft_clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    tft_clk_wiz_inst/inst/clk_in1_tft_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  tft_clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    tft_clk_wiz_inst/inst/clk_out1_tft_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  tft_clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=21, routed)          0.582    -0.582    ili9341_controller_inst/lcd_counter/x_counter/clk_out1
    SLICE_X63Y24         FDRE                                         r  ili9341_controller_inst/lcd_counter/x_counter/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y24         FDRE (Prop_fdre_C_Q)         0.141    -0.441 r  ili9341_controller_inst/lcd_counter/x_counter/out_reg[0]/Q
                         net (fo=8, routed)           0.498     0.057    ili9341_controller_inst/lcd_counter/x_counter/out_reg[0]
    SLICE_X65Y25         LUT6 (Prop_lut6_I1_O)        0.045     0.102 r  ili9341_controller_inst/lcd_counter/x_counter/out[5]_i_1/O
                         net (fo=1, routed)           0.000     0.102    ili9341_controller_inst/lcd_counter/x_counter/p_0_in[5]
    SLICE_X65Y25         FDRE                                         r  ili9341_controller_inst/lcd_counter/x_counter/out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tft_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    tft_clk_wiz_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  tft_clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    tft_clk_wiz_inst/inst/clk_in1_tft_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  tft_clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    tft_clk_wiz_inst/inst/clk_out1_tft_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  tft_clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=21, routed)          0.850    -0.821    ili9341_controller_inst/lcd_counter/x_counter/clk_out1
    SLICE_X65Y25         FDRE                                         r  ili9341_controller_inst/lcd_counter/x_counter/out_reg[5]/C
                         clock pessimism              0.273    -0.548    
                         clock uncertainty            0.463    -0.085    
    SLICE_X65Y25         FDRE (Hold_fdre_C_D)         0.091     0.006    ili9341_controller_inst/lcd_counter/x_counter/out_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.006    
                         arrival time                           0.102    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 ili9341_controller_inst/lcd_counter/x_counter/last_tick_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_tft_clk_wiz  {rise@0.000ns fall@90.721ns period=181.441ns})
  Destination:            ili9341_controller_inst/lcd_counter/y_counter/out_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_tft_clk_wiz_1  {rise@0.000ns fall@90.717ns period=181.435ns})
  Path Group:             clk_out1_tft_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_tft_clk_wiz_1 rise@0.000ns - clk_out1_tft_clk_wiz rise@0.000ns)
  Data Path Delay:        0.539ns  (logic 0.141ns (26.140%)  route 0.398ns (73.860%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.818ns
    Source Clock Delay      (SCD):    -0.581ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.463ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.923ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tft_clk_wiz rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    tft_clk_wiz_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  tft_clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    tft_clk_wiz_inst/inst/clk_in1_tft_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  tft_clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    tft_clk_wiz_inst/inst/clk_out1_tft_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  tft_clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=21, routed)          0.583    -0.581    ili9341_controller_inst/lcd_counter/x_counter/clk_out1
    SLICE_X62Y23         FDRE                                         r  ili9341_controller_inst/lcd_counter/x_counter/last_tick_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y23         FDRE (Prop_fdre_C_Q)         0.141    -0.440 r  ili9341_controller_inst/lcd_counter/x_counter/last_tick_reg/Q
                         net (fo=21, routed)          0.398    -0.041    ili9341_controller_inst/lcd_counter/y_counter/E[0]
    SLICE_X62Y22         FDRE                                         r  ili9341_controller_inst/lcd_counter/y_counter/out_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tft_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    tft_clk_wiz_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  tft_clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    tft_clk_wiz_inst/inst/clk_in1_tft_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  tft_clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    tft_clk_wiz_inst/inst/clk_out1_tft_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  tft_clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=21, routed)          0.853    -0.818    ili9341_controller_inst/lcd_counter/y_counter/clk_out1
    SLICE_X62Y22         FDRE                                         r  ili9341_controller_inst/lcd_counter/y_counter/out_reg[5]/C
                         clock pessimism              0.252    -0.566    
                         clock uncertainty            0.463    -0.103    
    SLICE_X62Y22         FDRE (Hold_fdre_C_CE)       -0.039    -0.142    ili9341_controller_inst/lcd_counter/y_counter/out_reg[5]
  -------------------------------------------------------------------
                         required time                          0.142    
                         arrival time                          -0.041    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 ili9341_controller_inst/lcd_counter/x_counter/last_tick_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_tft_clk_wiz  {rise@0.000ns fall@90.721ns period=181.441ns})
  Destination:            ili9341_controller_inst/lcd_counter/y_counter/out_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_tft_clk_wiz_1  {rise@0.000ns fall@90.717ns period=181.435ns})
  Path Group:             clk_out1_tft_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_tft_clk_wiz_1 rise@0.000ns - clk_out1_tft_clk_wiz rise@0.000ns)
  Data Path Delay:        0.539ns  (logic 0.141ns (26.140%)  route 0.398ns (73.860%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.818ns
    Source Clock Delay      (SCD):    -0.581ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.463ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.923ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tft_clk_wiz rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    tft_clk_wiz_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  tft_clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    tft_clk_wiz_inst/inst/clk_in1_tft_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  tft_clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    tft_clk_wiz_inst/inst/clk_out1_tft_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  tft_clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=21, routed)          0.583    -0.581    ili9341_controller_inst/lcd_counter/x_counter/clk_out1
    SLICE_X62Y23         FDRE                                         r  ili9341_controller_inst/lcd_counter/x_counter/last_tick_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y23         FDRE (Prop_fdre_C_Q)         0.141    -0.440 r  ili9341_controller_inst/lcd_counter/x_counter/last_tick_reg/Q
                         net (fo=21, routed)          0.398    -0.041    ili9341_controller_inst/lcd_counter/y_counter/E[0]
    SLICE_X62Y22         FDRE                                         r  ili9341_controller_inst/lcd_counter/y_counter/out_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tft_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    tft_clk_wiz_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  tft_clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    tft_clk_wiz_inst/inst/clk_in1_tft_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  tft_clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    tft_clk_wiz_inst/inst/clk_out1_tft_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  tft_clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=21, routed)          0.853    -0.818    ili9341_controller_inst/lcd_counter/y_counter/clk_out1
    SLICE_X62Y22         FDRE                                         r  ili9341_controller_inst/lcd_counter/y_counter/out_reg[8]/C
                         clock pessimism              0.252    -0.566    
                         clock uncertainty            0.463    -0.103    
    SLICE_X62Y22         FDRE (Hold_fdre_C_CE)       -0.039    -0.142    ili9341_controller_inst/lcd_counter/y_counter/out_reg[8]
  -------------------------------------------------------------------
                         required time                          0.142    
                         arrival time                          -0.041    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 ili9341_controller_inst/lcd_counter/x_counter/out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_tft_clk_wiz  {rise@0.000ns fall@90.721ns period=181.441ns})
  Destination:            ili9341_controller_inst/lcd_counter/x_counter/out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_tft_clk_wiz_1  {rise@0.000ns fall@90.717ns period=181.435ns})
  Path Group:             clk_out1_tft_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_tft_clk_wiz_1 rise@0.000ns - clk_out1_tft_clk_wiz rise@0.000ns)
  Data Path Delay:        0.673ns  (logic 0.226ns (33.570%)  route 0.447ns (66.430%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.821ns
    Source Clock Delay      (SCD):    -0.582ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.463ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.923ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tft_clk_wiz rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    tft_clk_wiz_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  tft_clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    tft_clk_wiz_inst/inst/clk_in1_tft_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  tft_clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    tft_clk_wiz_inst/inst/clk_out1_tft_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  tft_clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=21, routed)          0.582    -0.582    ili9341_controller_inst/lcd_counter/x_counter/clk_out1
    SLICE_X63Y24         FDRE                                         r  ili9341_controller_inst/lcd_counter/x_counter/out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y24         FDRE (Prop_fdre_C_Q)         0.128    -0.454 r  ili9341_controller_inst/lcd_counter/x_counter/out_reg[1]/Q
                         net (fo=9, routed)           0.447    -0.007    ili9341_controller_inst/lcd_counter/x_counter/out_reg[1]
    SLICE_X65Y24         LUT4 (Prop_lut4_I2_O)        0.098     0.091 r  ili9341_controller_inst/lcd_counter/x_counter/out[3]_i_1/O
                         net (fo=1, routed)           0.000     0.091    ili9341_controller_inst/lcd_counter/x_counter/out[3]_i_1_n_0
    SLICE_X65Y24         FDRE                                         r  ili9341_controller_inst/lcd_counter/x_counter/out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tft_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    tft_clk_wiz_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  tft_clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    tft_clk_wiz_inst/inst/clk_in1_tft_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  tft_clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    tft_clk_wiz_inst/inst/clk_out1_tft_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  tft_clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=21, routed)          0.850    -0.821    ili9341_controller_inst/lcd_counter/x_counter/clk_out1
    SLICE_X65Y24         FDRE                                         r  ili9341_controller_inst/lcd_counter/x_counter/out_reg[3]/C
                         clock pessimism              0.252    -0.569    
                         clock uncertainty            0.463    -0.106    
    SLICE_X65Y24         FDRE (Hold_fdre_C_D)         0.092    -0.014    ili9341_controller_inst/lcd_counter/x_counter/out_reg[3]
  -------------------------------------------------------------------
                         required time                          0.014    
                         arrival time                           0.091    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 ili9341_controller_inst/lcd_counter/y_counter/out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_tft_clk_wiz  {rise@0.000ns fall@90.721ns period=181.441ns})
  Destination:            ili9341_controller_inst/lcd_counter/y_counter/out_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_tft_clk_wiz_1  {rise@0.000ns fall@90.717ns period=181.435ns})
  Path Group:             clk_out1_tft_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_tft_clk_wiz_1 rise@0.000ns - clk_out1_tft_clk_wiz rise@0.000ns)
  Data Path Delay:        0.664ns  (logic 0.186ns (28.006%)  route 0.478ns (71.994%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.818ns
    Source Clock Delay      (SCD):    -0.579ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.463ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.923ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tft_clk_wiz rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    tft_clk_wiz_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  tft_clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    tft_clk_wiz_inst/inst/clk_in1_tft_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  tft_clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    tft_clk_wiz_inst/inst/clk_out1_tft_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  tft_clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=21, routed)          0.585    -0.579    ili9341_controller_inst/lcd_counter/y_counter/clk_out1
    SLICE_X63Y22         FDRE                                         r  ili9341_controller_inst/lcd_counter/y_counter/out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y22         FDRE (Prop_fdre_C_Q)         0.141    -0.438 r  ili9341_controller_inst/lcd_counter/y_counter/out_reg[2]/Q
                         net (fo=7, routed)           0.478     0.040    ili9341_controller_inst/lcd_counter/y_counter/out_reg[2]
    SLICE_X63Y22         LUT6 (Prop_lut6_I4_O)        0.045     0.085 r  ili9341_controller_inst/lcd_counter/y_counter/out[4]_i_1__0/O
                         net (fo=1, routed)           0.000     0.085    ili9341_controller_inst/lcd_counter/y_counter/out[4]_i_1__0_n_0
    SLICE_X63Y22         FDRE                                         r  ili9341_controller_inst/lcd_counter/y_counter/out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tft_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    tft_clk_wiz_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  tft_clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    tft_clk_wiz_inst/inst/clk_in1_tft_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  tft_clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    tft_clk_wiz_inst/inst/clk_out1_tft_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  tft_clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=21, routed)          0.853    -0.818    ili9341_controller_inst/lcd_counter/y_counter/clk_out1
    SLICE_X63Y22         FDRE                                         r  ili9341_controller_inst/lcd_counter/y_counter/out_reg[4]/C
                         clock pessimism              0.239    -0.579    
                         clock uncertainty            0.463    -0.116    
    SLICE_X63Y22         FDRE (Hold_fdre_C_D)         0.092    -0.024    ili9341_controller_inst/lcd_counter/y_counter/out_reg[4]
  -------------------------------------------------------------------
                         required time                          0.024    
                         arrival time                           0.085    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 ili9341_controller_inst/lcd_counter/x_counter/out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_tft_clk_wiz  {rise@0.000ns fall@90.721ns period=181.441ns})
  Destination:            ili9341_controller_inst/lcd_counter/x_counter/out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_tft_clk_wiz_1  {rise@0.000ns fall@90.717ns period=181.435ns})
  Path Group:             clk_out1_tft_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_tft_clk_wiz_1 rise@0.000ns - clk_out1_tft_clk_wiz rise@0.000ns)
  Data Path Delay:        0.681ns  (logic 0.226ns (33.186%)  route 0.455ns (66.814%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.821ns
    Source Clock Delay      (SCD):    -0.582ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.463ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.923ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tft_clk_wiz rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    tft_clk_wiz_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  tft_clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    tft_clk_wiz_inst/inst/clk_in1_tft_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  tft_clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    tft_clk_wiz_inst/inst/clk_out1_tft_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  tft_clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=21, routed)          0.582    -0.582    ili9341_controller_inst/lcd_counter/x_counter/clk_out1
    SLICE_X63Y24         FDRE                                         r  ili9341_controller_inst/lcd_counter/x_counter/out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y24         FDRE (Prop_fdre_C_Q)         0.128    -0.454 r  ili9341_controller_inst/lcd_counter/x_counter/out_reg[1]/Q
                         net (fo=9, routed)           0.455     0.001    ili9341_controller_inst/lcd_counter/x_counter/out_reg[1]
    SLICE_X65Y24         LUT3 (Prop_lut3_I1_O)        0.098     0.099 r  ili9341_controller_inst/lcd_counter/x_counter/out[2]_i_1/O
                         net (fo=1, routed)           0.000     0.099    ili9341_controller_inst/lcd_counter/x_counter/p_0_in[2]
    SLICE_X65Y24         FDRE                                         r  ili9341_controller_inst/lcd_counter/x_counter/out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tft_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    tft_clk_wiz_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  tft_clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    tft_clk_wiz_inst/inst/clk_in1_tft_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  tft_clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    tft_clk_wiz_inst/inst/clk_out1_tft_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  tft_clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=21, routed)          0.850    -0.821    ili9341_controller_inst/lcd_counter/x_counter/clk_out1
    SLICE_X65Y24         FDRE                                         r  ili9341_controller_inst/lcd_counter/x_counter/out_reg[2]/C
                         clock pessimism              0.252    -0.569    
                         clock uncertainty            0.463    -0.106    
    SLICE_X65Y24         FDRE (Hold_fdre_C_D)         0.091    -0.015    ili9341_controller_inst/lcd_counter/x_counter/out_reg[2]
  -------------------------------------------------------------------
                         required time                          0.015    
                         arrival time                           0.099    
  -------------------------------------------------------------------
                         slack                                  0.114    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_tft_clk_wiz_1
  To Clock:  clk_out1_tft_clk_wiz

Setup :           40  Failing Endpoints,  Worst Slack       -3.189ns,  Total Violation      -97.941ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.070ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.189ns  (required time - arrival time)
  Source:                 ili9341_controller_inst/lcd_counter/x_counter/out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_tft_clk_wiz_1  {rise@0.000ns fall@90.717ns period=181.435ns})
  Destination:            ili9341_controller_inst/lcd_counter/x_counter/last_tick_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_tft_clk_wiz  {rise@0.000ns fall@90.721ns period=181.441ns})
  Path Group:             clk_out1_tft_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.007ns  (clk_out1_tft_clk_wiz rise@181.441ns - clk_out1_tft_clk_wiz_1 rise@181.435ns)
  Data Path Delay:        2.730ns  (logic 0.828ns (30.330%)  route 1.902ns (69.670%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.472ns = ( 179.970 - 181.441 ) 
    Source Clock Delay      (SCD):    -0.875ns = ( 180.560 - 181.435 ) 
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.463ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.923ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tft_clk_wiz_1 rise edge)
                                                    181.435   181.435 r  
    L17                                               0.000   181.435 r  sysclk (IN)
                         net (fo=0)                   0.000   181.435    tft_clk_wiz_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476   182.911 r  tft_clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   184.144    tft_clk_wiz_inst/inst/clk_in1_tft_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965   177.179 r  tft_clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666   178.846    tft_clk_wiz_inst/inst/clk_out1_tft_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   178.942 r  tft_clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=21, routed)          1.618   180.560    ili9341_controller_inst/lcd_counter/x_counter/clk_out1
    SLICE_X65Y25         FDRE                                         r  ili9341_controller_inst/lcd_counter/x_counter/out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y25         FDRE (Prop_fdre_C_Q)         0.456   181.016 f  ili9341_controller_inst/lcd_counter/x_counter/out_reg[5]/Q
                         net (fo=3, routed)           0.633   181.649    ili9341_controller_inst/lcd_counter/x_counter/out_reg[5]
    SLICE_X65Y23         LUT3 (Prop_lut3_I0_O)        0.124   181.773 f  ili9341_controller_inst/lcd_counter/x_counter/tft_hsync_OBUF_inst_i_2/O
                         net (fo=3, routed)           0.638   182.411    ili9341_controller_inst/lcd_counter/x_counter/tft_hsync_OBUF_inst_i_2_n_0
    SLICE_X65Y23         LUT6 (Prop_lut6_I0_O)        0.124   182.535 f  ili9341_controller_inst/lcd_counter/x_counter/last_tick_i_2/O
                         net (fo=1, routed)           0.631   183.166    ili9341_controller_inst/lcd_counter/x_counter/last_tick_i_2_n_0
    SLICE_X62Y23         LUT2 (Prop_lut2_I1_O)        0.124   183.290 r  ili9341_controller_inst/lcd_counter/x_counter/last_tick_i_1/O
                         net (fo=1, routed)           0.000   183.290    ili9341_controller_inst/lcd_counter/x_counter/last_tick_i_1_n_0
    SLICE_X62Y23         FDRE                                         r  ili9341_controller_inst/lcd_counter/x_counter/last_tick_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tft_clk_wiz rise edge)
                                                    181.441   181.441 r  
    L17                                               0.000   181.441 r  sysclk (IN)
                         net (fo=0)                   0.000   181.441    tft_clk_wiz_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406   182.847 r  tft_clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   184.009    tft_clk_wiz_inst/inst/clk_in1_tft_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221   176.787 r  tft_clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587   178.374    tft_clk_wiz_inst/inst/clk_out1_tft_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   178.465 r  tft_clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=21, routed)          1.504   179.970    ili9341_controller_inst/lcd_counter/x_counter/clk_out1
    SLICE_X62Y23         FDRE                                         r  ili9341_controller_inst/lcd_counter/x_counter/last_tick_reg/C
                         clock pessimism              0.563   180.532    
                         clock uncertainty           -0.463   180.070    
    SLICE_X62Y23         FDRE (Setup_fdre_C_D)        0.031   180.101    ili9341_controller_inst/lcd_counter/x_counter/last_tick_reg
  -------------------------------------------------------------------
                         required time                        180.101    
                         arrival time                        -183.290    
  -------------------------------------------------------------------
                         slack                                 -3.189    

Slack (VIOLATED) :        -2.697ns  (required time - arrival time)
  Source:                 ili9341_controller_inst/lcd_counter/x_counter/out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_tft_clk_wiz_1  {rise@0.000ns fall@90.717ns period=181.435ns})
  Destination:            ili9341_controller_inst/lcd_counter/x_counter/out_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_tft_clk_wiz  {rise@0.000ns fall@90.721ns period=181.441ns})
  Path Group:             clk_out1_tft_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.007ns  (clk_out1_tft_clk_wiz rise@181.441ns - clk_out1_tft_clk_wiz_1 rise@181.435ns)
  Data Path Delay:        2.283ns  (logic 0.704ns (30.839%)  route 1.579ns (69.161%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.475ns = ( 179.967 - 181.441 ) 
    Source Clock Delay      (SCD):    -0.875ns = ( 180.560 - 181.435 ) 
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.463ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.923ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tft_clk_wiz_1 rise edge)
                                                    181.435   181.435 r  
    L17                                               0.000   181.435 r  sysclk (IN)
                         net (fo=0)                   0.000   181.435    tft_clk_wiz_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476   182.911 r  tft_clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   184.144    tft_clk_wiz_inst/inst/clk_in1_tft_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965   177.179 r  tft_clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666   178.846    tft_clk_wiz_inst/inst/clk_out1_tft_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   178.942 r  tft_clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=21, routed)          1.618   180.560    ili9341_controller_inst/lcd_counter/x_counter/clk_out1
    SLICE_X65Y25         FDRE                                         r  ili9341_controller_inst/lcd_counter/x_counter/out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y25         FDRE (Prop_fdre_C_Q)         0.456   181.016 r  ili9341_controller_inst/lcd_counter/x_counter/out_reg[5]/Q
                         net (fo=3, routed)           0.902   181.918    ili9341_controller_inst/lcd_counter/x_counter/out_reg[5]
    SLICE_X63Y24         LUT6 (Prop_lut6_I0_O)        0.124   182.042 r  ili9341_controller_inst/lcd_counter/x_counter/out[8]_i_2/O
                         net (fo=3, routed)           0.677   182.719    ili9341_controller_inst/lcd_counter/x_counter/out[8]_i_2_n_0
    SLICE_X60Y24         LUT3 (Prop_lut3_I1_O)        0.124   182.843 r  ili9341_controller_inst/lcd_counter/x_counter/out[7]_i_1/O
                         net (fo=1, routed)           0.000   182.843    ili9341_controller_inst/lcd_counter/x_counter/p_0_in[7]
    SLICE_X60Y24         FDRE                                         r  ili9341_controller_inst/lcd_counter/x_counter/out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tft_clk_wiz rise edge)
                                                    181.441   181.441 r  
    L17                                               0.000   181.441 r  sysclk (IN)
                         net (fo=0)                   0.000   181.441    tft_clk_wiz_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406   182.847 r  tft_clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   184.009    tft_clk_wiz_inst/inst/clk_in1_tft_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221   176.787 r  tft_clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587   178.374    tft_clk_wiz_inst/inst/clk_out1_tft_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   178.465 r  tft_clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=21, routed)          1.501   179.967    ili9341_controller_inst/lcd_counter/x_counter/clk_out1
    SLICE_X60Y24         FDRE                                         r  ili9341_controller_inst/lcd_counter/x_counter/out_reg[7]/C
                         clock pessimism              0.563   180.529    
                         clock uncertainty           -0.463   180.067    
    SLICE_X60Y24         FDRE (Setup_fdre_C_D)        0.079   180.146    ili9341_controller_inst/lcd_counter/x_counter/out_reg[7]
  -------------------------------------------------------------------
                         required time                        180.146    
                         arrival time                        -182.843    
  -------------------------------------------------------------------
                         slack                                 -2.697    

Slack (VIOLATED) :        -2.684ns  (required time - arrival time)
  Source:                 ili9341_controller_inst/lcd_counter/x_counter/out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_tft_clk_wiz_1  {rise@0.000ns fall@90.717ns period=181.435ns})
  Destination:            ili9341_controller_inst/lcd_counter/x_counter/out_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_tft_clk_wiz  {rise@0.000ns fall@90.721ns period=181.441ns})
  Path Group:             clk_out1_tft_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.007ns  (clk_out1_tft_clk_wiz rise@181.441ns - clk_out1_tft_clk_wiz_1 rise@181.435ns)
  Data Path Delay:        2.226ns  (logic 0.704ns (31.630%)  route 1.522ns (68.370%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.472ns = ( 179.970 - 181.441 ) 
    Source Clock Delay      (SCD):    -0.875ns = ( 180.560 - 181.435 ) 
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.463ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.923ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tft_clk_wiz_1 rise edge)
                                                    181.435   181.435 r  
    L17                                               0.000   181.435 r  sysclk (IN)
                         net (fo=0)                   0.000   181.435    tft_clk_wiz_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476   182.911 r  tft_clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   184.144    tft_clk_wiz_inst/inst/clk_in1_tft_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965   177.179 r  tft_clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666   178.846    tft_clk_wiz_inst/inst/clk_out1_tft_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   178.942 r  tft_clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=21, routed)          1.618   180.560    ili9341_controller_inst/lcd_counter/x_counter/clk_out1
    SLICE_X65Y25         FDRE                                         r  ili9341_controller_inst/lcd_counter/x_counter/out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y25         FDRE (Prop_fdre_C_Q)         0.456   181.016 r  ili9341_controller_inst/lcd_counter/x_counter/out_reg[5]/Q
                         net (fo=3, routed)           0.902   181.918    ili9341_controller_inst/lcd_counter/x_counter/out_reg[5]
    SLICE_X63Y24         LUT6 (Prop_lut6_I0_O)        0.124   182.042 r  ili9341_controller_inst/lcd_counter/x_counter/out[8]_i_2/O
                         net (fo=3, routed)           0.620   182.662    ili9341_controller_inst/lcd_counter/x_counter/out[8]_i_2_n_0
    SLICE_X63Y23         LUT2 (Prop_lut2_I1_O)        0.124   182.786 r  ili9341_controller_inst/lcd_counter/x_counter/out[6]_i_1/O
                         net (fo=1, routed)           0.000   182.786    ili9341_controller_inst/lcd_counter/x_counter/p_0_in[6]
    SLICE_X63Y23         FDRE                                         r  ili9341_controller_inst/lcd_counter/x_counter/out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tft_clk_wiz rise edge)
                                                    181.441   181.441 r  
    L17                                               0.000   181.441 r  sysclk (IN)
                         net (fo=0)                   0.000   181.441    tft_clk_wiz_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406   182.847 r  tft_clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   184.009    tft_clk_wiz_inst/inst/clk_in1_tft_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221   176.787 r  tft_clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587   178.374    tft_clk_wiz_inst/inst/clk_out1_tft_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   178.465 r  tft_clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=21, routed)          1.504   179.970    ili9341_controller_inst/lcd_counter/x_counter/clk_out1
    SLICE_X63Y23         FDRE                                         r  ili9341_controller_inst/lcd_counter/x_counter/out_reg[6]/C
                         clock pessimism              0.563   180.532    
                         clock uncertainty           -0.463   180.070    
    SLICE_X63Y23         FDRE (Setup_fdre_C_D)        0.032   180.102    ili9341_controller_inst/lcd_counter/x_counter/out_reg[6]
  -------------------------------------------------------------------
                         required time                        180.102    
                         arrival time                        -182.786    
  -------------------------------------------------------------------
                         slack                                 -2.684    

Slack (VIOLATED) :        -2.651ns  (required time - arrival time)
  Source:                 ili9341_controller_inst/lcd_counter/x_counter/out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_tft_clk_wiz_1  {rise@0.000ns fall@90.717ns period=181.435ns})
  Destination:            ili9341_controller_inst/lcd_counter/x_counter/out_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_tft_clk_wiz  {rise@0.000ns fall@90.721ns period=181.441ns})
  Path Group:             clk_out1_tft_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.007ns  (clk_out1_tft_clk_wiz rise@181.441ns - clk_out1_tft_clk_wiz_1 rise@181.435ns)
  Data Path Delay:        2.276ns  (logic 0.697ns (30.627%)  route 1.579ns (69.373%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.475ns = ( 179.967 - 181.441 ) 
    Source Clock Delay      (SCD):    -0.875ns = ( 180.560 - 181.435 ) 
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.463ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.923ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tft_clk_wiz_1 rise edge)
                                                    181.435   181.435 r  
    L17                                               0.000   181.435 r  sysclk (IN)
                         net (fo=0)                   0.000   181.435    tft_clk_wiz_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476   182.911 r  tft_clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   184.144    tft_clk_wiz_inst/inst/clk_in1_tft_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965   177.179 r  tft_clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666   178.846    tft_clk_wiz_inst/inst/clk_out1_tft_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   178.942 r  tft_clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=21, routed)          1.618   180.560    ili9341_controller_inst/lcd_counter/x_counter/clk_out1
    SLICE_X65Y25         FDRE                                         r  ili9341_controller_inst/lcd_counter/x_counter/out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y25         FDRE (Prop_fdre_C_Q)         0.456   181.016 r  ili9341_controller_inst/lcd_counter/x_counter/out_reg[5]/Q
                         net (fo=3, routed)           0.902   181.918    ili9341_controller_inst/lcd_counter/x_counter/out_reg[5]
    SLICE_X63Y24         LUT6 (Prop_lut6_I0_O)        0.124   182.042 r  ili9341_controller_inst/lcd_counter/x_counter/out[8]_i_2/O
                         net (fo=3, routed)           0.677   182.719    ili9341_controller_inst/lcd_counter/x_counter/out[8]_i_2_n_0
    SLICE_X60Y24         LUT4 (Prop_lut4_I2_O)        0.117   182.836 r  ili9341_controller_inst/lcd_counter/x_counter/out[8]_i_1/O
                         net (fo=1, routed)           0.000   182.836    ili9341_controller_inst/lcd_counter/x_counter/p_0_in[8]
    SLICE_X60Y24         FDRE                                         r  ili9341_controller_inst/lcd_counter/x_counter/out_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tft_clk_wiz rise edge)
                                                    181.441   181.441 r  
    L17                                               0.000   181.441 r  sysclk (IN)
                         net (fo=0)                   0.000   181.441    tft_clk_wiz_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406   182.847 r  tft_clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   184.009    tft_clk_wiz_inst/inst/clk_in1_tft_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221   176.787 r  tft_clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587   178.374    tft_clk_wiz_inst/inst/clk_out1_tft_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   178.465 r  tft_clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=21, routed)          1.501   179.967    ili9341_controller_inst/lcd_counter/x_counter/clk_out1
    SLICE_X60Y24         FDRE                                         r  ili9341_controller_inst/lcd_counter/x_counter/out_reg[8]/C
                         clock pessimism              0.563   180.529    
                         clock uncertainty           -0.463   180.067    
    SLICE_X60Y24         FDRE (Setup_fdre_C_D)        0.118   180.185    ili9341_controller_inst/lcd_counter/x_counter/out_reg[8]
  -------------------------------------------------------------------
                         required time                        180.185    
                         arrival time                        -182.836    
  -------------------------------------------------------------------
                         slack                                 -2.651    

Slack (VIOLATED) :        -2.650ns  (required time - arrival time)
  Source:                 ili9341_controller_inst/lcd_counter/x_counter/last_tick_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_tft_clk_wiz_1  {rise@0.000ns fall@90.717ns period=181.435ns})
  Destination:            ili9341_controller_inst/lcd_counter/x_counter/out_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_tft_clk_wiz  {rise@0.000ns fall@90.721ns period=181.441ns})
  Path Group:             clk_out1_tft_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.007ns  (clk_out1_tft_clk_wiz rise@181.441ns - clk_out1_tft_clk_wiz_1 rise@181.435ns)
  Data Path Delay:        1.631ns  (logic 0.456ns (27.959%)  route 1.175ns (72.041%))
  Logic Levels:           0  
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.475ns = ( 179.967 - 181.441 ) 
    Source Clock Delay      (SCD):    -0.873ns = ( 180.562 - 181.435 ) 
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.463ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.923ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tft_clk_wiz_1 rise edge)
                                                    181.435   181.435 r  
    L17                                               0.000   181.435 r  sysclk (IN)
                         net (fo=0)                   0.000   181.435    tft_clk_wiz_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476   182.911 r  tft_clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   184.144    tft_clk_wiz_inst/inst/clk_in1_tft_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965   177.179 r  tft_clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666   178.846    tft_clk_wiz_inst/inst/clk_out1_tft_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   178.942 r  tft_clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=21, routed)          1.620   180.562    ili9341_controller_inst/lcd_counter/x_counter/clk_out1
    SLICE_X62Y23         FDRE                                         r  ili9341_controller_inst/lcd_counter/x_counter/last_tick_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y23         FDRE (Prop_fdre_C_Q)         0.456   181.018 r  ili9341_controller_inst/lcd_counter/x_counter/last_tick_reg/Q
                         net (fo=21, routed)          1.175   182.193    ili9341_controller_inst/lcd_counter/x_counter/last_tick_x
    SLICE_X60Y24         FDRE                                         r  ili9341_controller_inst/lcd_counter/x_counter/out_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tft_clk_wiz rise edge)
                                                    181.441   181.441 r  
    L17                                               0.000   181.441 r  sysclk (IN)
                         net (fo=0)                   0.000   181.441    tft_clk_wiz_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406   182.847 r  tft_clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   184.009    tft_clk_wiz_inst/inst/clk_in1_tft_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221   176.787 r  tft_clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587   178.374    tft_clk_wiz_inst/inst/clk_out1_tft_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   178.465 r  tft_clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=21, routed)          1.501   179.967    ili9341_controller_inst/lcd_counter/x_counter/clk_out1
    SLICE_X60Y24         FDRE                                         r  ili9341_controller_inst/lcd_counter/x_counter/out_reg[7]/C
                         clock pessimism              0.563   180.529    
                         clock uncertainty           -0.463   180.067    
    SLICE_X60Y24         FDRE (Setup_fdre_C_R)       -0.524   179.543    ili9341_controller_inst/lcd_counter/x_counter/out_reg[7]
  -------------------------------------------------------------------
                         required time                        179.543    
                         arrival time                        -182.193    
  -------------------------------------------------------------------
                         slack                                 -2.650    

Slack (VIOLATED) :        -2.650ns  (required time - arrival time)
  Source:                 ili9341_controller_inst/lcd_counter/x_counter/last_tick_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_tft_clk_wiz_1  {rise@0.000ns fall@90.717ns period=181.435ns})
  Destination:            ili9341_controller_inst/lcd_counter/x_counter/out_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_tft_clk_wiz  {rise@0.000ns fall@90.721ns period=181.441ns})
  Path Group:             clk_out1_tft_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.007ns  (clk_out1_tft_clk_wiz rise@181.441ns - clk_out1_tft_clk_wiz_1 rise@181.435ns)
  Data Path Delay:        1.631ns  (logic 0.456ns (27.959%)  route 1.175ns (72.041%))
  Logic Levels:           0  
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.475ns = ( 179.967 - 181.441 ) 
    Source Clock Delay      (SCD):    -0.873ns = ( 180.562 - 181.435 ) 
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.463ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.923ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tft_clk_wiz_1 rise edge)
                                                    181.435   181.435 r  
    L17                                               0.000   181.435 r  sysclk (IN)
                         net (fo=0)                   0.000   181.435    tft_clk_wiz_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476   182.911 r  tft_clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   184.144    tft_clk_wiz_inst/inst/clk_in1_tft_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965   177.179 r  tft_clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666   178.846    tft_clk_wiz_inst/inst/clk_out1_tft_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   178.942 r  tft_clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=21, routed)          1.620   180.562    ili9341_controller_inst/lcd_counter/x_counter/clk_out1
    SLICE_X62Y23         FDRE                                         r  ili9341_controller_inst/lcd_counter/x_counter/last_tick_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y23         FDRE (Prop_fdre_C_Q)         0.456   181.018 r  ili9341_controller_inst/lcd_counter/x_counter/last_tick_reg/Q
                         net (fo=21, routed)          1.175   182.193    ili9341_controller_inst/lcd_counter/x_counter/last_tick_x
    SLICE_X60Y24         FDRE                                         r  ili9341_controller_inst/lcd_counter/x_counter/out_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tft_clk_wiz rise edge)
                                                    181.441   181.441 r  
    L17                                               0.000   181.441 r  sysclk (IN)
                         net (fo=0)                   0.000   181.441    tft_clk_wiz_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406   182.847 r  tft_clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   184.009    tft_clk_wiz_inst/inst/clk_in1_tft_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221   176.787 r  tft_clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587   178.374    tft_clk_wiz_inst/inst/clk_out1_tft_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   178.465 r  tft_clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=21, routed)          1.501   179.967    ili9341_controller_inst/lcd_counter/x_counter/clk_out1
    SLICE_X60Y24         FDRE                                         r  ili9341_controller_inst/lcd_counter/x_counter/out_reg[8]/C
                         clock pessimism              0.563   180.529    
                         clock uncertainty           -0.463   180.067    
    SLICE_X60Y24         FDRE (Setup_fdre_C_R)       -0.524   179.543    ili9341_controller_inst/lcd_counter/x_counter/out_reg[8]
  -------------------------------------------------------------------
                         required time                        179.543    
                         arrival time                        -182.193    
  -------------------------------------------------------------------
                         slack                                 -2.650    

Slack (VIOLATED) :        -2.649ns  (required time - arrival time)
  Source:                 ili9341_controller_inst/lcd_counter/y_counter/out_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_tft_clk_wiz_1  {rise@0.000ns fall@90.717ns period=181.435ns})
  Destination:            ili9341_controller_inst/lcd_counter/y_counter/last_tick_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_tft_clk_wiz  {rise@0.000ns fall@90.721ns period=181.441ns})
  Path Group:             clk_out1_tft_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.007ns  (clk_out1_tft_clk_wiz rise@181.441ns - clk_out1_tft_clk_wiz_1 rise@181.435ns)
  Data Path Delay:        2.202ns  (logic 0.766ns (34.788%)  route 1.436ns (65.212%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.472ns = ( 179.970 - 181.441 ) 
    Source Clock Delay      (SCD):    -0.873ns = ( 180.562 - 181.435 ) 
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.463ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.923ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tft_clk_wiz_1 rise edge)
                                                    181.435   181.435 r  
    L17                                               0.000   181.435 r  sysclk (IN)
                         net (fo=0)                   0.000   181.435    tft_clk_wiz_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476   182.911 r  tft_clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   184.144    tft_clk_wiz_inst/inst/clk_in1_tft_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965   177.179 r  tft_clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666   178.846    tft_clk_wiz_inst/inst/clk_out1_tft_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   178.942 r  tft_clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=21, routed)          1.620   180.562    ili9341_controller_inst/lcd_counter/y_counter/clk_out1
    SLICE_X64Y23         FDRE                                         r  ili9341_controller_inst/lcd_counter/y_counter/out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y23         FDRE (Prop_fdre_C_Q)         0.518   181.080 f  ili9341_controller_inst/lcd_counter/y_counter/out_reg[7]/Q
                         net (fo=5, routed)           0.804   181.884    ili9341_controller_inst/lcd_counter/y_counter/out_reg[7]
    SLICE_X63Y23         LUT6 (Prop_lut6_I5_O)        0.124   182.008 f  ili9341_controller_inst/lcd_counter/y_counter/last_tick_i_2__0/O
                         net (fo=1, routed)           0.632   182.640    ili9341_controller_inst/lcd_counter/y_counter/last_tick_i_2__0_n_0
    SLICE_X65Y23         LUT6 (Prop_lut6_I4_O)        0.124   182.764 r  ili9341_controller_inst/lcd_counter/y_counter/last_tick_i_1__0/O
                         net (fo=1, routed)           0.000   182.764    ili9341_controller_inst/lcd_counter/y_counter/last_tick_i_1__0_n_0
    SLICE_X65Y23         FDRE                                         r  ili9341_controller_inst/lcd_counter/y_counter/last_tick_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tft_clk_wiz rise edge)
                                                    181.441   181.441 r  
    L17                                               0.000   181.441 r  sysclk (IN)
                         net (fo=0)                   0.000   181.441    tft_clk_wiz_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406   182.847 r  tft_clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   184.009    tft_clk_wiz_inst/inst/clk_in1_tft_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221   176.787 r  tft_clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587   178.374    tft_clk_wiz_inst/inst/clk_out1_tft_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   178.465 r  tft_clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=21, routed)          1.504   179.970    ili9341_controller_inst/lcd_counter/y_counter/clk_out1
    SLICE_X65Y23         FDRE                                         r  ili9341_controller_inst/lcd_counter/y_counter/last_tick_reg/C
                         clock pessimism              0.577   180.546    
                         clock uncertainty           -0.463   180.084    
    SLICE_X65Y23         FDRE (Setup_fdre_C_D)        0.031   180.115    ili9341_controller_inst/lcd_counter/y_counter/last_tick_reg
  -------------------------------------------------------------------
                         required time                        180.115    
                         arrival time                        -182.764    
  -------------------------------------------------------------------
                         slack                                 -2.649    

Slack (VIOLATED) :        -2.594ns  (required time - arrival time)
  Source:                 ili9341_controller_inst/lcd_counter/x_counter/last_tick_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_tft_clk_wiz_1  {rise@0.000ns fall@90.717ns period=181.435ns})
  Destination:            ili9341_controller_inst/lcd_counter/x_counter/out_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_tft_clk_wiz  {rise@0.000ns fall@90.721ns period=181.441ns})
  Path Group:             clk_out1_tft_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.007ns  (clk_out1_tft_clk_wiz rise@181.441ns - clk_out1_tft_clk_wiz_1 rise@181.435ns)
  Data Path Delay:        1.687ns  (logic 0.456ns (27.029%)  route 1.231ns (72.971%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.472ns = ( 179.970 - 181.441 ) 
    Source Clock Delay      (SCD):    -0.873ns = ( 180.562 - 181.435 ) 
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.463ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.923ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tft_clk_wiz_1 rise edge)
                                                    181.435   181.435 r  
    L17                                               0.000   181.435 r  sysclk (IN)
                         net (fo=0)                   0.000   181.435    tft_clk_wiz_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476   182.911 r  tft_clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   184.144    tft_clk_wiz_inst/inst/clk_in1_tft_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965   177.179 r  tft_clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666   178.846    tft_clk_wiz_inst/inst/clk_out1_tft_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   178.942 r  tft_clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=21, routed)          1.620   180.562    ili9341_controller_inst/lcd_counter/x_counter/clk_out1
    SLICE_X62Y23         FDRE                                         r  ili9341_controller_inst/lcd_counter/x_counter/last_tick_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y23         FDRE (Prop_fdre_C_Q)         0.456   181.018 r  ili9341_controller_inst/lcd_counter/x_counter/last_tick_reg/Q
                         net (fo=21, routed)          1.231   182.249    ili9341_controller_inst/lcd_counter/x_counter/last_tick_x
    SLICE_X63Y23         FDRE                                         r  ili9341_controller_inst/lcd_counter/x_counter/out_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tft_clk_wiz rise edge)
                                                    181.441   181.441 r  
    L17                                               0.000   181.441 r  sysclk (IN)
                         net (fo=0)                   0.000   181.441    tft_clk_wiz_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406   182.847 r  tft_clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   184.009    tft_clk_wiz_inst/inst/clk_in1_tft_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221   176.787 r  tft_clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587   178.374    tft_clk_wiz_inst/inst/clk_out1_tft_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   178.465 r  tft_clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=21, routed)          1.504   179.970    ili9341_controller_inst/lcd_counter/x_counter/clk_out1
    SLICE_X63Y23         FDRE                                         r  ili9341_controller_inst/lcd_counter/x_counter/out_reg[6]/C
                         clock pessimism              0.577   180.546    
                         clock uncertainty           -0.463   180.084    
    SLICE_X63Y23         FDRE (Setup_fdre_C_R)       -0.429   179.655    ili9341_controller_inst/lcd_counter/x_counter/out_reg[6]
  -------------------------------------------------------------------
                         required time                        179.655    
                         arrival time                        -182.249    
  -------------------------------------------------------------------
                         slack                                 -2.594    

Slack (VIOLATED) :        -2.585ns  (required time - arrival time)
  Source:                 ili9341_controller_inst/lcd_counter/x_counter/last_tick_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_tft_clk_wiz_1  {rise@0.000ns fall@90.717ns period=181.435ns})
  Destination:            ili9341_controller_inst/lcd_counter/y_counter/out_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_tft_clk_wiz  {rise@0.000ns fall@90.721ns period=181.441ns})
  Path Group:             clk_out1_tft_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.007ns  (clk_out1_tft_clk_wiz rise@181.441ns - clk_out1_tft_clk_wiz_1 rise@181.435ns)
  Data Path Delay:        1.679ns  (logic 0.580ns (34.544%)  route 1.099ns (65.456%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.471ns = ( 179.971 - 181.441 ) 
    Source Clock Delay      (SCD):    -0.873ns = ( 180.562 - 181.435 ) 
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.463ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.923ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tft_clk_wiz_1 rise edge)
                                                    181.435   181.435 r  
    L17                                               0.000   181.435 r  sysclk (IN)
                         net (fo=0)                   0.000   181.435    tft_clk_wiz_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476   182.911 r  tft_clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   184.144    tft_clk_wiz_inst/inst/clk_in1_tft_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965   177.179 r  tft_clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666   178.846    tft_clk_wiz_inst/inst/clk_out1_tft_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   178.942 r  tft_clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=21, routed)          1.620   180.562    ili9341_controller_inst/lcd_counter/x_counter/clk_out1
    SLICE_X62Y23         FDRE                                         r  ili9341_controller_inst/lcd_counter/x_counter/last_tick_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y23         FDRE (Prop_fdre_C_Q)         0.456   181.018 r  ili9341_controller_inst/lcd_counter/x_counter/last_tick_reg/Q
                         net (fo=21, routed)          0.597   181.615    ili9341_controller_inst/lcd_counter/x_counter/last_tick_x
    SLICE_X65Y22         LUT2 (Prop_lut2_I0_O)        0.124   181.739 r  ili9341_controller_inst/lcd_counter/x_counter/out[8]_i_1__0/O
                         net (fo=2, routed)           0.502   182.241    ili9341_controller_inst/lcd_counter/y_counter/SR[0]
    SLICE_X62Y22         FDRE                                         r  ili9341_controller_inst/lcd_counter/y_counter/out_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tft_clk_wiz rise edge)
                                                    181.441   181.441 r  
    L17                                               0.000   181.441 r  sysclk (IN)
                         net (fo=0)                   0.000   181.441    tft_clk_wiz_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406   182.847 r  tft_clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   184.009    tft_clk_wiz_inst/inst/clk_in1_tft_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221   176.787 r  tft_clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587   178.374    tft_clk_wiz_inst/inst/clk_out1_tft_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   178.465 r  tft_clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=21, routed)          1.505   179.971    ili9341_controller_inst/lcd_counter/y_counter/clk_out1
    SLICE_X62Y22         FDRE                                         r  ili9341_controller_inst/lcd_counter/y_counter/out_reg[5]/C
                         clock pessimism              0.577   180.548    
                         clock uncertainty           -0.463   180.085    
    SLICE_X62Y22         FDRE (Setup_fdre_C_R)       -0.429   179.656    ili9341_controller_inst/lcd_counter/y_counter/out_reg[5]
  -------------------------------------------------------------------
                         required time                        179.656    
                         arrival time                        -182.241    
  -------------------------------------------------------------------
                         slack                                 -2.585    

Slack (VIOLATED) :        -2.585ns  (required time - arrival time)
  Source:                 ili9341_controller_inst/lcd_counter/x_counter/last_tick_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_tft_clk_wiz_1  {rise@0.000ns fall@90.717ns period=181.435ns})
  Destination:            ili9341_controller_inst/lcd_counter/y_counter/out_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_tft_clk_wiz  {rise@0.000ns fall@90.721ns period=181.441ns})
  Path Group:             clk_out1_tft_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.007ns  (clk_out1_tft_clk_wiz rise@181.441ns - clk_out1_tft_clk_wiz_1 rise@181.435ns)
  Data Path Delay:        1.679ns  (logic 0.580ns (34.544%)  route 1.099ns (65.456%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.471ns = ( 179.971 - 181.441 ) 
    Source Clock Delay      (SCD):    -0.873ns = ( 180.562 - 181.435 ) 
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.463ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.923ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tft_clk_wiz_1 rise edge)
                                                    181.435   181.435 r  
    L17                                               0.000   181.435 r  sysclk (IN)
                         net (fo=0)                   0.000   181.435    tft_clk_wiz_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476   182.911 r  tft_clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   184.144    tft_clk_wiz_inst/inst/clk_in1_tft_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965   177.179 r  tft_clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666   178.846    tft_clk_wiz_inst/inst/clk_out1_tft_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   178.942 r  tft_clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=21, routed)          1.620   180.562    ili9341_controller_inst/lcd_counter/x_counter/clk_out1
    SLICE_X62Y23         FDRE                                         r  ili9341_controller_inst/lcd_counter/x_counter/last_tick_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y23         FDRE (Prop_fdre_C_Q)         0.456   181.018 r  ili9341_controller_inst/lcd_counter/x_counter/last_tick_reg/Q
                         net (fo=21, routed)          0.597   181.615    ili9341_controller_inst/lcd_counter/x_counter/last_tick_x
    SLICE_X65Y22         LUT2 (Prop_lut2_I0_O)        0.124   181.739 r  ili9341_controller_inst/lcd_counter/x_counter/out[8]_i_1__0/O
                         net (fo=2, routed)           0.502   182.241    ili9341_controller_inst/lcd_counter/y_counter/SR[0]
    SLICE_X62Y22         FDRE                                         r  ili9341_controller_inst/lcd_counter/y_counter/out_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tft_clk_wiz rise edge)
                                                    181.441   181.441 r  
    L17                                               0.000   181.441 r  sysclk (IN)
                         net (fo=0)                   0.000   181.441    tft_clk_wiz_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406   182.847 r  tft_clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   184.009    tft_clk_wiz_inst/inst/clk_in1_tft_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221   176.787 r  tft_clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587   178.374    tft_clk_wiz_inst/inst/clk_out1_tft_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   178.465 r  tft_clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=21, routed)          1.505   179.971    ili9341_controller_inst/lcd_counter/y_counter/clk_out1
    SLICE_X62Y22         FDRE                                         r  ili9341_controller_inst/lcd_counter/y_counter/out_reg[8]/C
                         clock pessimism              0.577   180.548    
                         clock uncertainty           -0.463   180.085    
    SLICE_X62Y22         FDRE (Setup_fdre_C_R)       -0.429   179.656    ili9341_controller_inst/lcd_counter/y_counter/out_reg[8]
  -------------------------------------------------------------------
                         required time                        179.656    
                         arrival time                        -182.241    
  -------------------------------------------------------------------
                         slack                                 -2.585    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 ili9341_controller_inst/lcd_counter/y_counter/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_tft_clk_wiz_1  {rise@0.000ns fall@90.717ns period=181.435ns})
  Destination:            ili9341_controller_inst/lcd_counter/y_counter/out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_tft_clk_wiz  {rise@0.000ns fall@90.721ns period=181.441ns})
  Path Group:             clk_out1_tft_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_tft_clk_wiz rise@0.000ns - clk_out1_tft_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.676ns  (logic 0.183ns (27.057%)  route 0.493ns (72.943%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.818ns
    Source Clock Delay      (SCD):    -0.582ns
    Clock Pessimism Removal (CPR):    -0.273ns
  Clock Uncertainty:      0.463ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.923ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tft_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    tft_clk_wiz_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  tft_clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    tft_clk_wiz_inst/inst/clk_in1_tft_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  tft_clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    tft_clk_wiz_inst/inst/clk_out1_tft_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  tft_clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=21, routed)          0.582    -0.582    ili9341_controller_inst/lcd_counter/y_counter/clk_out1
    SLICE_X61Y23         FDRE                                         r  ili9341_controller_inst/lcd_counter/y_counter/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y23         FDRE (Prop_fdre_C_Q)         0.141    -0.441 r  ili9341_controller_inst/lcd_counter/y_counter/out_reg[0]/Q
                         net (fo=8, routed)           0.493     0.052    ili9341_controller_inst/lcd_counter/y_counter/out_reg[0]
    SLICE_X63Y22         LUT5 (Prop_lut5_I2_O)        0.042     0.094 r  ili9341_controller_inst/lcd_counter/y_counter/out[3]_i_1__0/O
                         net (fo=1, routed)           0.000     0.094    ili9341_controller_inst/lcd_counter/y_counter/out[3]_i_1__0_n_0
    SLICE_X63Y22         FDRE                                         r  ili9341_controller_inst/lcd_counter/y_counter/out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tft_clk_wiz rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    tft_clk_wiz_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  tft_clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    tft_clk_wiz_inst/inst/clk_in1_tft_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  tft_clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    tft_clk_wiz_inst/inst/clk_out1_tft_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  tft_clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=21, routed)          0.853    -0.818    ili9341_controller_inst/lcd_counter/y_counter/clk_out1
    SLICE_X63Y22         FDRE                                         r  ili9341_controller_inst/lcd_counter/y_counter/out_reg[3]/C
                         clock pessimism              0.273    -0.545    
                         clock uncertainty            0.463    -0.082    
    SLICE_X63Y22         FDRE (Hold_fdre_C_D)         0.107     0.025    ili9341_controller_inst/lcd_counter/y_counter/out_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.025    
                         arrival time                           0.094    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 ili9341_controller_inst/lcd_counter/y_counter/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_tft_clk_wiz_1  {rise@0.000ns fall@90.717ns period=181.435ns})
  Destination:            ili9341_controller_inst/lcd_counter/y_counter/out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_tft_clk_wiz  {rise@0.000ns fall@90.721ns period=181.441ns})
  Path Group:             clk_out1_tft_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_tft_clk_wiz rise@0.000ns - clk_out1_tft_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.679ns  (logic 0.186ns (27.379%)  route 0.493ns (72.621%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.818ns
    Source Clock Delay      (SCD):    -0.582ns
    Clock Pessimism Removal (CPR):    -0.273ns
  Clock Uncertainty:      0.463ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.923ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tft_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    tft_clk_wiz_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  tft_clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    tft_clk_wiz_inst/inst/clk_in1_tft_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  tft_clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    tft_clk_wiz_inst/inst/clk_out1_tft_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  tft_clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=21, routed)          0.582    -0.582    ili9341_controller_inst/lcd_counter/y_counter/clk_out1
    SLICE_X61Y23         FDRE                                         r  ili9341_controller_inst/lcd_counter/y_counter/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y23         FDRE (Prop_fdre_C_Q)         0.141    -0.441 r  ili9341_controller_inst/lcd_counter/y_counter/out_reg[0]/Q
                         net (fo=8, routed)           0.493     0.052    ili9341_controller_inst/lcd_counter/y_counter/out_reg[0]
    SLICE_X63Y22         LUT4 (Prop_lut4_I2_O)        0.045     0.097 r  ili9341_controller_inst/lcd_counter/y_counter/out[2]_i_1__0/O
                         net (fo=1, routed)           0.000     0.097    ili9341_controller_inst/lcd_counter/y_counter/out[2]_i_1__0_n_0
    SLICE_X63Y22         FDRE                                         r  ili9341_controller_inst/lcd_counter/y_counter/out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tft_clk_wiz rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    tft_clk_wiz_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  tft_clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    tft_clk_wiz_inst/inst/clk_in1_tft_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  tft_clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    tft_clk_wiz_inst/inst/clk_out1_tft_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  tft_clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=21, routed)          0.853    -0.818    ili9341_controller_inst/lcd_counter/y_counter/clk_out1
    SLICE_X63Y22         FDRE                                         r  ili9341_controller_inst/lcd_counter/y_counter/out_reg[2]/C
                         clock pessimism              0.273    -0.545    
                         clock uncertainty            0.463    -0.082    
    SLICE_X63Y22         FDRE (Hold_fdre_C_D)         0.092     0.010    ili9341_controller_inst/lcd_counter/y_counter/out_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.010    
                         arrival time                           0.097    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 ili9341_controller_inst/lcd_counter/x_counter/out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_tft_clk_wiz_1  {rise@0.000ns fall@90.717ns period=181.435ns})
  Destination:            ili9341_controller_inst/lcd_counter/x_counter/out_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_tft_clk_wiz  {rise@0.000ns fall@90.721ns period=181.441ns})
  Path Group:             clk_out1_tft_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_tft_clk_wiz rise@0.000ns - clk_out1_tft_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.673ns  (logic 0.226ns (33.570%)  route 0.447ns (66.430%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.821ns
    Source Clock Delay      (SCD):    -0.582ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.463ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.923ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tft_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    tft_clk_wiz_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  tft_clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    tft_clk_wiz_inst/inst/clk_in1_tft_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  tft_clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    tft_clk_wiz_inst/inst/clk_out1_tft_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  tft_clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=21, routed)          0.582    -0.582    ili9341_controller_inst/lcd_counter/x_counter/clk_out1
    SLICE_X63Y24         FDRE                                         r  ili9341_controller_inst/lcd_counter/x_counter/out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y24         FDRE (Prop_fdre_C_Q)         0.128    -0.454 r  ili9341_controller_inst/lcd_counter/x_counter/out_reg[1]/Q
                         net (fo=9, routed)           0.447    -0.007    ili9341_controller_inst/lcd_counter/x_counter/out_reg[1]
    SLICE_X65Y24         LUT5 (Prop_lut5_I2_O)        0.098     0.091 r  ili9341_controller_inst/lcd_counter/x_counter/out[4]_i_1/O
                         net (fo=1, routed)           0.000     0.091    ili9341_controller_inst/lcd_counter/x_counter/p_0_in[4]
    SLICE_X65Y24         FDRE                                         r  ili9341_controller_inst/lcd_counter/x_counter/out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tft_clk_wiz rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    tft_clk_wiz_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  tft_clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    tft_clk_wiz_inst/inst/clk_in1_tft_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  tft_clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    tft_clk_wiz_inst/inst/clk_out1_tft_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  tft_clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=21, routed)          0.850    -0.821    ili9341_controller_inst/lcd_counter/x_counter/clk_out1
    SLICE_X65Y24         FDRE                                         r  ili9341_controller_inst/lcd_counter/x_counter/out_reg[4]/C
                         clock pessimism              0.252    -0.569    
                         clock uncertainty            0.463    -0.106    
    SLICE_X65Y24         FDRE (Hold_fdre_C_D)         0.107     0.001    ili9341_controller_inst/lcd_counter/x_counter/out_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.001    
                         arrival time                           0.091    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 ili9341_controller_inst/lcd_counter/x_counter/out_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_tft_clk_wiz_1  {rise@0.000ns fall@90.717ns period=181.435ns})
  Destination:            ili9341_controller_inst/lcd_counter/x_counter/out_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_tft_clk_wiz  {rise@0.000ns fall@90.721ns period=181.441ns})
  Path Group:             clk_out1_tft_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_tft_clk_wiz rise@0.000ns - clk_out1_tft_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.690ns  (logic 0.246ns (35.678%)  route 0.444ns (64.322%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.583ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.463ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.923ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tft_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    tft_clk_wiz_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  tft_clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    tft_clk_wiz_inst/inst/clk_in1_tft_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  tft_clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    tft_clk_wiz_inst/inst/clk_out1_tft_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  tft_clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=21, routed)          0.581    -0.583    ili9341_controller_inst/lcd_counter/x_counter/clk_out1
    SLICE_X60Y24         FDRE                                         r  ili9341_controller_inst/lcd_counter/x_counter/out_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y24         FDRE (Prop_fdre_C_Q)         0.148    -0.435 r  ili9341_controller_inst/lcd_counter/x_counter/out_reg[8]/Q
                         net (fo=4, routed)           0.444     0.009    ili9341_controller_inst/lcd_counter/x_counter/out_reg[8]
    SLICE_X60Y24         LUT4 (Prop_lut4_I0_O)        0.098     0.107 r  ili9341_controller_inst/lcd_counter/x_counter/out[8]_i_1/O
                         net (fo=1, routed)           0.000     0.107    ili9341_controller_inst/lcd_counter/x_counter/p_0_in[8]
    SLICE_X60Y24         FDRE                                         r  ili9341_controller_inst/lcd_counter/x_counter/out_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tft_clk_wiz rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    tft_clk_wiz_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  tft_clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    tft_clk_wiz_inst/inst/clk_in1_tft_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  tft_clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    tft_clk_wiz_inst/inst/clk_out1_tft_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  tft_clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=21, routed)          0.848    -0.823    ili9341_controller_inst/lcd_counter/x_counter/clk_out1
    SLICE_X60Y24         FDRE                                         r  ili9341_controller_inst/lcd_counter/x_counter/out_reg[8]/C
                         clock pessimism              0.240    -0.583    
                         clock uncertainty            0.463    -0.120    
    SLICE_X60Y24         FDRE (Hold_fdre_C_D)         0.131     0.011    ili9341_controller_inst/lcd_counter/x_counter/out_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.011    
                         arrival time                           0.107    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 ili9341_controller_inst/lcd_counter/x_counter/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_tft_clk_wiz_1  {rise@0.000ns fall@90.717ns period=181.435ns})
  Destination:            ili9341_controller_inst/lcd_counter/x_counter/out_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_tft_clk_wiz  {rise@0.000ns fall@90.721ns period=181.441ns})
  Path Group:             clk_out1_tft_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_tft_clk_wiz rise@0.000ns - clk_out1_tft_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.684ns  (logic 0.186ns (27.198%)  route 0.498ns (72.802%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.821ns
    Source Clock Delay      (SCD):    -0.582ns
    Clock Pessimism Removal (CPR):    -0.273ns
  Clock Uncertainty:      0.463ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.923ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tft_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    tft_clk_wiz_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  tft_clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    tft_clk_wiz_inst/inst/clk_in1_tft_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  tft_clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    tft_clk_wiz_inst/inst/clk_out1_tft_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  tft_clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=21, routed)          0.582    -0.582    ili9341_controller_inst/lcd_counter/x_counter/clk_out1
    SLICE_X63Y24         FDRE                                         r  ili9341_controller_inst/lcd_counter/x_counter/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y24         FDRE (Prop_fdre_C_Q)         0.141    -0.441 r  ili9341_controller_inst/lcd_counter/x_counter/out_reg[0]/Q
                         net (fo=8, routed)           0.498     0.057    ili9341_controller_inst/lcd_counter/x_counter/out_reg[0]
    SLICE_X65Y25         LUT6 (Prop_lut6_I1_O)        0.045     0.102 r  ili9341_controller_inst/lcd_counter/x_counter/out[5]_i_1/O
                         net (fo=1, routed)           0.000     0.102    ili9341_controller_inst/lcd_counter/x_counter/p_0_in[5]
    SLICE_X65Y25         FDRE                                         r  ili9341_controller_inst/lcd_counter/x_counter/out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tft_clk_wiz rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    tft_clk_wiz_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  tft_clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    tft_clk_wiz_inst/inst/clk_in1_tft_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  tft_clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    tft_clk_wiz_inst/inst/clk_out1_tft_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  tft_clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=21, routed)          0.850    -0.821    ili9341_controller_inst/lcd_counter/x_counter/clk_out1
    SLICE_X65Y25         FDRE                                         r  ili9341_controller_inst/lcd_counter/x_counter/out_reg[5]/C
                         clock pessimism              0.273    -0.548    
                         clock uncertainty            0.463    -0.085    
    SLICE_X65Y25         FDRE (Hold_fdre_C_D)         0.091     0.006    ili9341_controller_inst/lcd_counter/x_counter/out_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.006    
                         arrival time                           0.102    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 ili9341_controller_inst/lcd_counter/x_counter/last_tick_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_tft_clk_wiz_1  {rise@0.000ns fall@90.717ns period=181.435ns})
  Destination:            ili9341_controller_inst/lcd_counter/y_counter/out_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_tft_clk_wiz  {rise@0.000ns fall@90.721ns period=181.441ns})
  Path Group:             clk_out1_tft_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_tft_clk_wiz rise@0.000ns - clk_out1_tft_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.539ns  (logic 0.141ns (26.140%)  route 0.398ns (73.860%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.818ns
    Source Clock Delay      (SCD):    -0.581ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.463ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.923ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tft_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    tft_clk_wiz_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  tft_clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    tft_clk_wiz_inst/inst/clk_in1_tft_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  tft_clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    tft_clk_wiz_inst/inst/clk_out1_tft_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  tft_clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=21, routed)          0.583    -0.581    ili9341_controller_inst/lcd_counter/x_counter/clk_out1
    SLICE_X62Y23         FDRE                                         r  ili9341_controller_inst/lcd_counter/x_counter/last_tick_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y23         FDRE (Prop_fdre_C_Q)         0.141    -0.440 r  ili9341_controller_inst/lcd_counter/x_counter/last_tick_reg/Q
                         net (fo=21, routed)          0.398    -0.041    ili9341_controller_inst/lcd_counter/y_counter/E[0]
    SLICE_X62Y22         FDRE                                         r  ili9341_controller_inst/lcd_counter/y_counter/out_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tft_clk_wiz rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    tft_clk_wiz_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  tft_clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    tft_clk_wiz_inst/inst/clk_in1_tft_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  tft_clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    tft_clk_wiz_inst/inst/clk_out1_tft_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  tft_clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=21, routed)          0.853    -0.818    ili9341_controller_inst/lcd_counter/y_counter/clk_out1
    SLICE_X62Y22         FDRE                                         r  ili9341_controller_inst/lcd_counter/y_counter/out_reg[5]/C
                         clock pessimism              0.252    -0.566    
                         clock uncertainty            0.463    -0.103    
    SLICE_X62Y22         FDRE (Hold_fdre_C_CE)       -0.039    -0.142    ili9341_controller_inst/lcd_counter/y_counter/out_reg[5]
  -------------------------------------------------------------------
                         required time                          0.142    
                         arrival time                          -0.041    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 ili9341_controller_inst/lcd_counter/x_counter/last_tick_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_tft_clk_wiz_1  {rise@0.000ns fall@90.717ns period=181.435ns})
  Destination:            ili9341_controller_inst/lcd_counter/y_counter/out_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_tft_clk_wiz  {rise@0.000ns fall@90.721ns period=181.441ns})
  Path Group:             clk_out1_tft_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_tft_clk_wiz rise@0.000ns - clk_out1_tft_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.539ns  (logic 0.141ns (26.140%)  route 0.398ns (73.860%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.818ns
    Source Clock Delay      (SCD):    -0.581ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.463ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.923ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tft_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    tft_clk_wiz_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  tft_clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    tft_clk_wiz_inst/inst/clk_in1_tft_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  tft_clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    tft_clk_wiz_inst/inst/clk_out1_tft_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  tft_clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=21, routed)          0.583    -0.581    ili9341_controller_inst/lcd_counter/x_counter/clk_out1
    SLICE_X62Y23         FDRE                                         r  ili9341_controller_inst/lcd_counter/x_counter/last_tick_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y23         FDRE (Prop_fdre_C_Q)         0.141    -0.440 r  ili9341_controller_inst/lcd_counter/x_counter/last_tick_reg/Q
                         net (fo=21, routed)          0.398    -0.041    ili9341_controller_inst/lcd_counter/y_counter/E[0]
    SLICE_X62Y22         FDRE                                         r  ili9341_controller_inst/lcd_counter/y_counter/out_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tft_clk_wiz rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    tft_clk_wiz_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  tft_clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    tft_clk_wiz_inst/inst/clk_in1_tft_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  tft_clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    tft_clk_wiz_inst/inst/clk_out1_tft_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  tft_clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=21, routed)          0.853    -0.818    ili9341_controller_inst/lcd_counter/y_counter/clk_out1
    SLICE_X62Y22         FDRE                                         r  ili9341_controller_inst/lcd_counter/y_counter/out_reg[8]/C
                         clock pessimism              0.252    -0.566    
                         clock uncertainty            0.463    -0.103    
    SLICE_X62Y22         FDRE (Hold_fdre_C_CE)       -0.039    -0.142    ili9341_controller_inst/lcd_counter/y_counter/out_reg[8]
  -------------------------------------------------------------------
                         required time                          0.142    
                         arrival time                          -0.041    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 ili9341_controller_inst/lcd_counter/x_counter/out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_tft_clk_wiz_1  {rise@0.000ns fall@90.717ns period=181.435ns})
  Destination:            ili9341_controller_inst/lcd_counter/x_counter/out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_tft_clk_wiz  {rise@0.000ns fall@90.721ns period=181.441ns})
  Path Group:             clk_out1_tft_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_tft_clk_wiz rise@0.000ns - clk_out1_tft_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.673ns  (logic 0.226ns (33.570%)  route 0.447ns (66.430%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.821ns
    Source Clock Delay      (SCD):    -0.582ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.463ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.923ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tft_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    tft_clk_wiz_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  tft_clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    tft_clk_wiz_inst/inst/clk_in1_tft_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  tft_clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    tft_clk_wiz_inst/inst/clk_out1_tft_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  tft_clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=21, routed)          0.582    -0.582    ili9341_controller_inst/lcd_counter/x_counter/clk_out1
    SLICE_X63Y24         FDRE                                         r  ili9341_controller_inst/lcd_counter/x_counter/out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y24         FDRE (Prop_fdre_C_Q)         0.128    -0.454 r  ili9341_controller_inst/lcd_counter/x_counter/out_reg[1]/Q
                         net (fo=9, routed)           0.447    -0.007    ili9341_controller_inst/lcd_counter/x_counter/out_reg[1]
    SLICE_X65Y24         LUT4 (Prop_lut4_I2_O)        0.098     0.091 r  ili9341_controller_inst/lcd_counter/x_counter/out[3]_i_1/O
                         net (fo=1, routed)           0.000     0.091    ili9341_controller_inst/lcd_counter/x_counter/out[3]_i_1_n_0
    SLICE_X65Y24         FDRE                                         r  ili9341_controller_inst/lcd_counter/x_counter/out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tft_clk_wiz rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    tft_clk_wiz_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  tft_clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    tft_clk_wiz_inst/inst/clk_in1_tft_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  tft_clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    tft_clk_wiz_inst/inst/clk_out1_tft_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  tft_clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=21, routed)          0.850    -0.821    ili9341_controller_inst/lcd_counter/x_counter/clk_out1
    SLICE_X65Y24         FDRE                                         r  ili9341_controller_inst/lcd_counter/x_counter/out_reg[3]/C
                         clock pessimism              0.252    -0.569    
                         clock uncertainty            0.463    -0.106    
    SLICE_X65Y24         FDRE (Hold_fdre_C_D)         0.092    -0.014    ili9341_controller_inst/lcd_counter/x_counter/out_reg[3]
  -------------------------------------------------------------------
                         required time                          0.014    
                         arrival time                           0.091    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 ili9341_controller_inst/lcd_counter/y_counter/out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_tft_clk_wiz_1  {rise@0.000ns fall@90.717ns period=181.435ns})
  Destination:            ili9341_controller_inst/lcd_counter/y_counter/out_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_tft_clk_wiz  {rise@0.000ns fall@90.721ns period=181.441ns})
  Path Group:             clk_out1_tft_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_tft_clk_wiz rise@0.000ns - clk_out1_tft_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.664ns  (logic 0.186ns (28.006%)  route 0.478ns (71.994%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.818ns
    Source Clock Delay      (SCD):    -0.579ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.463ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.923ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tft_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    tft_clk_wiz_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  tft_clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    tft_clk_wiz_inst/inst/clk_in1_tft_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  tft_clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    tft_clk_wiz_inst/inst/clk_out1_tft_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  tft_clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=21, routed)          0.585    -0.579    ili9341_controller_inst/lcd_counter/y_counter/clk_out1
    SLICE_X63Y22         FDRE                                         r  ili9341_controller_inst/lcd_counter/y_counter/out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y22         FDRE (Prop_fdre_C_Q)         0.141    -0.438 r  ili9341_controller_inst/lcd_counter/y_counter/out_reg[2]/Q
                         net (fo=7, routed)           0.478     0.040    ili9341_controller_inst/lcd_counter/y_counter/out_reg[2]
    SLICE_X63Y22         LUT6 (Prop_lut6_I4_O)        0.045     0.085 r  ili9341_controller_inst/lcd_counter/y_counter/out[4]_i_1__0/O
                         net (fo=1, routed)           0.000     0.085    ili9341_controller_inst/lcd_counter/y_counter/out[4]_i_1__0_n_0
    SLICE_X63Y22         FDRE                                         r  ili9341_controller_inst/lcd_counter/y_counter/out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tft_clk_wiz rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    tft_clk_wiz_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  tft_clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    tft_clk_wiz_inst/inst/clk_in1_tft_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  tft_clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    tft_clk_wiz_inst/inst/clk_out1_tft_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  tft_clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=21, routed)          0.853    -0.818    ili9341_controller_inst/lcd_counter/y_counter/clk_out1
    SLICE_X63Y22         FDRE                                         r  ili9341_controller_inst/lcd_counter/y_counter/out_reg[4]/C
                         clock pessimism              0.239    -0.579    
                         clock uncertainty            0.463    -0.116    
    SLICE_X63Y22         FDRE (Hold_fdre_C_D)         0.092    -0.024    ili9341_controller_inst/lcd_counter/y_counter/out_reg[4]
  -------------------------------------------------------------------
                         required time                          0.024    
                         arrival time                           0.085    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 ili9341_controller_inst/lcd_counter/x_counter/out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_tft_clk_wiz_1  {rise@0.000ns fall@90.717ns period=181.435ns})
  Destination:            ili9341_controller_inst/lcd_counter/x_counter/out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_tft_clk_wiz  {rise@0.000ns fall@90.721ns period=181.441ns})
  Path Group:             clk_out1_tft_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_tft_clk_wiz rise@0.000ns - clk_out1_tft_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.681ns  (logic 0.226ns (33.186%)  route 0.455ns (66.814%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.821ns
    Source Clock Delay      (SCD):    -0.582ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.463ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.923ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tft_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    tft_clk_wiz_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  tft_clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    tft_clk_wiz_inst/inst/clk_in1_tft_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  tft_clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    tft_clk_wiz_inst/inst/clk_out1_tft_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  tft_clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=21, routed)          0.582    -0.582    ili9341_controller_inst/lcd_counter/x_counter/clk_out1
    SLICE_X63Y24         FDRE                                         r  ili9341_controller_inst/lcd_counter/x_counter/out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y24         FDRE (Prop_fdre_C_Q)         0.128    -0.454 r  ili9341_controller_inst/lcd_counter/x_counter/out_reg[1]/Q
                         net (fo=9, routed)           0.455     0.001    ili9341_controller_inst/lcd_counter/x_counter/out_reg[1]
    SLICE_X65Y24         LUT3 (Prop_lut3_I1_O)        0.098     0.099 r  ili9341_controller_inst/lcd_counter/x_counter/out[2]_i_1/O
                         net (fo=1, routed)           0.000     0.099    ili9341_controller_inst/lcd_counter/x_counter/p_0_in[2]
    SLICE_X65Y24         FDRE                                         r  ili9341_controller_inst/lcd_counter/x_counter/out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tft_clk_wiz rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    tft_clk_wiz_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  tft_clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    tft_clk_wiz_inst/inst/clk_in1_tft_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  tft_clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    tft_clk_wiz_inst/inst/clk_out1_tft_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  tft_clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=21, routed)          0.850    -0.821    ili9341_controller_inst/lcd_counter/x_counter/clk_out1
    SLICE_X65Y24         FDRE                                         r  ili9341_controller_inst/lcd_counter/x_counter/out_reg[2]/C
                         clock pessimism              0.252    -0.569    
                         clock uncertainty            0.463    -0.106    
    SLICE_X65Y24         FDRE (Hold_fdre_C_D)         0.091    -0.015    ili9341_controller_inst/lcd_counter/x_counter/out_reg[2]
  -------------------------------------------------------------------
                         required time                          0.015    
                         arrival time                           0.099    
  -------------------------------------------------------------------
                         slack                                  0.114    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_tft_clk_wiz
  To Clock:  

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 tft_clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'clk_out1_tft_clk_wiz'  {rise@0.000ns fall@90.721ns period=181.441ns})
  Destination:            tft_dotclk
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.188ns  (logic 3.599ns (43.956%)  route 4.589ns (56.044%))
  Logic Levels:           2  (BUFG=1 OBUF=1)
  Clock Uncertainty:      1.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.923ns
    Phase Error              (PE):    0.605ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tft_clk_wiz fall edge)
                                                     90.721    90.721 f  
    L17                                               0.000    90.721 f  sysclk (IN)
                         net (fo=0)                   0.000    90.721    tft_clk_wiz_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476    92.197 f  tft_clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    93.430    tft_clk_wiz_inst/inst/clk_in1_tft_clk_wiz
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    86.465 f  tft_clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    88.131    tft_clk_wiz_inst/inst/clk_out1_tft_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    88.227 f  tft_clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=21, routed)          2.923    91.150    tft_dotclk_OBUF
    L3                   OBUF (Prop_obuf_I_O)         3.503    94.654 f  tft_dotclk_OBUF_inst/O
                         net (fo=0)                   0.000    94.654    tft_dotclk
    L3                                                                f  tft_dotclk (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ili9341_controller_inst/lcd_counter/y_counter/out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_tft_clk_wiz  {rise@0.000ns fall@90.721ns period=181.441ns})
  Destination:            tft_vsync
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.067ns  (logic 4.354ns (43.254%)  route 5.712ns (56.746%))
  Logic Levels:           3  (LUT4=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      1.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.923ns
    Phase Error              (PE):    0.605ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tft_clk_wiz rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    tft_clk_wiz_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  tft_clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    tft_clk_wiz_inst/inst/clk_in1_tft_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  tft_clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    tft_clk_wiz_inst/inst/clk_out1_tft_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  tft_clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=21, routed)          1.621    -0.872    ili9341_controller_inst/lcd_counter/y_counter/clk_out1
    SLICE_X63Y22         FDRE                                         r  ili9341_controller_inst/lcd_counter/y_counter/out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y22         FDRE (Prop_fdre_C_Q)         0.419    -0.453 r  ili9341_controller_inst/lcd_counter/y_counter/out_reg[3]/Q
                         net (fo=6, routed)           1.375     0.922    ili9341_controller_inst/lcd_counter/y_counter/out_reg[3]
    SLICE_X63Y23         LUT4 (Prop_lut4_I3_O)        0.299     1.221 r  ili9341_controller_inst/lcd_counter/y_counter/tft_vsync_OBUF_inst_i_2/O
                         net (fo=2, routed)           0.610     1.831    ili9341_controller_inst/lcd_counter/y_counter/tft_vsync_OBUF_inst_i_2_n_0
    SLICE_X64Y23         LUT5 (Prop_lut5_I0_O)        0.124     1.955 r  ili9341_controller_inst/lcd_counter/y_counter/tft_vsync_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.727     5.683    tft_vsync_OBUF
    M3                   OBUF (Prop_obuf_I_O)         3.512     9.195 r  tft_vsync_OBUF_inst/O
                         net (fo=0)                   0.000     9.195    tft_vsync
    M3                                                                r  tft_vsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ili9341_controller_inst/lcd_counter/x_counter/out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_tft_clk_wiz  {rise@0.000ns fall@90.721ns period=181.441ns})
  Destination:            tft_data_enable
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.265ns  (logic 4.374ns (52.926%)  route 3.891ns (47.074%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      1.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.923ns
    Phase Error              (PE):    0.605ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tft_clk_wiz rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    tft_clk_wiz_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  tft_clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    tft_clk_wiz_inst/inst/clk_in1_tft_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  tft_clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    tft_clk_wiz_inst/inst/clk_out1_tft_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  tft_clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=21, routed)          1.618    -0.875    ili9341_controller_inst/lcd_counter/x_counter/clk_out1
    SLICE_X65Y24         FDRE                                         r  ili9341_controller_inst/lcd_counter/x_counter/out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y24         FDRE (Prop_fdre_C_Q)         0.419    -0.456 r  ili9341_controller_inst/lcd_counter/x_counter/out_reg[4]/Q
                         net (fo=6, routed)           1.406     0.951    ili9341_controller_inst/lcd_counter/x_counter/out_reg[4]
    SLICE_X63Y24         LUT6 (Prop_lut6_I4_O)        0.296     1.247 r  ili9341_controller_inst/lcd_counter/x_counter/tft_data_enable_OBUF_inst_i_2/O
                         net (fo=1, routed)           0.810     2.057    ili9341_controller_inst/lcd_counter/y_counter/tft_data_enable
    SLICE_X64Y23         LUT5 (Prop_lut5_I0_O)        0.124     2.181 r  ili9341_controller_inst/lcd_counter/y_counter/tft_data_enable_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.674     3.855    tft_data_enable_OBUF
    U8                   OBUF (Prop_obuf_I_O)         3.535     7.390 r  tft_data_enable_OBUF_inst/O
                         net (fo=0)                   0.000     7.390    tft_data_enable
    U8                                                                r  tft_data_enable (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ili9341_controller_inst/lcd_counter/x_counter/out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_tft_clk_wiz  {rise@0.000ns fall@90.721ns period=181.441ns})
  Destination:            tft_hsync
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.557ns  (logic 4.251ns (56.248%)  route 3.306ns (43.752%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      1.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.923ns
    Phase Error              (PE):    0.605ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tft_clk_wiz rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    tft_clk_wiz_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  tft_clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    tft_clk_wiz_inst/inst/clk_in1_tft_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  tft_clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    tft_clk_wiz_inst/inst/clk_out1_tft_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  tft_clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=21, routed)          1.618    -0.875    ili9341_controller_inst/lcd_counter/x_counter/clk_out1
    SLICE_X65Y24         FDRE                                         r  ili9341_controller_inst/lcd_counter/x_counter/out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y24         FDRE (Prop_fdre_C_Q)         0.419    -0.456 r  ili9341_controller_inst/lcd_counter/x_counter/out_reg[4]/Q
                         net (fo=6, routed)           1.590     1.134    ili9341_controller_inst/lcd_counter/x_counter/out_reg[4]
    SLICE_X62Y24         LUT6 (Prop_lut6_I1_O)        0.296     1.430 r  ili9341_controller_inst/lcd_counter/x_counter/tft_hsync_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.717     3.146    tft_hsync_OBUF
    V8                   OBUF (Prop_obuf_I_O)         3.536     6.682 r  tft_hsync_OBUF_inst/O
                         net (fo=0)                   0.000     6.682    tft_hsync
    V8                                                                r  tft_hsync (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 tft_clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'clk_out1_tft_clk_wiz'  {rise@0.000ns fall@90.721ns period=181.441ns})
  Destination:            tft_dotclk
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.464ns  (logic 1.230ns (49.941%)  route 1.233ns (50.059%))
  Logic Levels:           2  (BUFG=1 OBUF=1)
  Clock Uncertainty:      1.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.923ns
    Phase Error              (PE):    0.605ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tft_clk_wiz rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    tft_clk_wiz_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  tft_clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    tft_clk_wiz_inst/inst/clk_in1_tft_clk_wiz
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  tft_clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    tft_clk_wiz_inst/inst/clk_out1_tft_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  tft_clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=21, routed)          0.744    -0.419    tft_dotclk_OBUF
    L3                   OBUF (Prop_obuf_I_O)         1.204     0.785 r  tft_dotclk_OBUF_inst/O
                         net (fo=0)                   0.000     0.785    tft_dotclk
    L3                                                                r  tft_dotclk (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ili9341_controller_inst/lcd_counter/x_counter/out_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_tft_clk_wiz  {rise@0.000ns fall@90.721ns period=181.441ns})
  Destination:            tft_hsync
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.070ns  (logic 1.482ns (71.598%)  route 0.588ns (28.402%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      1.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.923ns
    Phase Error              (PE):    0.605ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tft_clk_wiz rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    tft_clk_wiz_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  tft_clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    tft_clk_wiz_inst/inst/clk_in1_tft_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  tft_clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    tft_clk_wiz_inst/inst/clk_out1_tft_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  tft_clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=21, routed)          0.581    -0.583    ili9341_controller_inst/lcd_counter/x_counter/clk_out1
    SLICE_X60Y24         FDRE                                         r  ili9341_controller_inst/lcd_counter/x_counter/out_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y24         FDRE (Prop_fdre_C_Q)         0.148    -0.435 r  ili9341_controller_inst/lcd_counter/x_counter/out_reg[8]/Q
                         net (fo=4, routed)           0.242    -0.192    ili9341_controller_inst/lcd_counter/x_counter/out_reg[8]
    SLICE_X62Y24         LUT6 (Prop_lut6_I5_O)        0.098    -0.094 r  ili9341_controller_inst/lcd_counter/x_counter/tft_hsync_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.346     0.251    tft_hsync_OBUF
    V8                   OBUF (Prop_obuf_I_O)         1.236     1.488 r  tft_hsync_OBUF_inst/O
                         net (fo=0)                   0.000     1.488    tft_hsync
    V8                                                                r  tft_hsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ili9341_controller_inst/lcd_counter/x_counter/out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_tft_clk_wiz  {rise@0.000ns fall@90.721ns period=181.441ns})
  Destination:            tft_data_enable
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.204ns  (logic 1.507ns (68.366%)  route 0.697ns (31.634%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      1.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.923ns
    Phase Error              (PE):    0.605ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tft_clk_wiz rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    tft_clk_wiz_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  tft_clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    tft_clk_wiz_inst/inst/clk_in1_tft_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  tft_clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    tft_clk_wiz_inst/inst/clk_out1_tft_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  tft_clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=21, routed)          0.582    -0.582    ili9341_controller_inst/lcd_counter/x_counter/clk_out1
    SLICE_X63Y24         FDRE                                         r  ili9341_controller_inst/lcd_counter/x_counter/out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y24         FDRE (Prop_fdre_C_Q)         0.128    -0.454 r  ili9341_controller_inst/lcd_counter/x_counter/out_reg[1]/Q
                         net (fo=9, routed)           0.116    -0.338    ili9341_controller_inst/lcd_counter/x_counter/out_reg[1]
    SLICE_X63Y24         LUT6 (Prop_lut6_I1_O)        0.098    -0.240 r  ili9341_controller_inst/lcd_counter/x_counter/tft_data_enable_OBUF_inst_i_2/O
                         net (fo=1, routed)           0.257     0.017    ili9341_controller_inst/lcd_counter/y_counter/tft_data_enable
    SLICE_X64Y23         LUT5 (Prop_lut5_I0_O)        0.045     0.062 r  ili9341_controller_inst/lcd_counter/y_counter/tft_data_enable_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.324     0.386    tft_data_enable_OBUF
    U8                   OBUF (Prop_obuf_I_O)         1.236     1.622 r  tft_data_enable_OBUF_inst/O
                         net (fo=0)                   0.000     1.622    tft_data_enable
    U8                                                                r  tft_data_enable (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ili9341_controller_inst/lcd_counter/y_counter/out_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_tft_clk_wiz  {rise@0.000ns fall@90.721ns period=181.441ns})
  Destination:            tft_vsync
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.084ns  (logic 1.399ns (45.372%)  route 1.685ns (54.628%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      1.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.923ns
    Phase Error              (PE):    0.605ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tft_clk_wiz rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    tft_clk_wiz_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  tft_clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    tft_clk_wiz_inst/inst/clk_in1_tft_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  tft_clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    tft_clk_wiz_inst/inst/clk_out1_tft_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  tft_clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=21, routed)          0.585    -0.579    ili9341_controller_inst/lcd_counter/y_counter/clk_out1
    SLICE_X63Y22         FDRE                                         r  ili9341_controller_inst/lcd_counter/y_counter/out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y22         FDRE (Prop_fdre_C_Q)         0.141    -0.438 r  ili9341_controller_inst/lcd_counter/y_counter/out_reg[6]/Q
                         net (fo=6, routed)           0.450     0.013    ili9341_controller_inst/lcd_counter/y_counter/out_reg[6]
    SLICE_X64Y23         LUT5 (Prop_lut5_I4_O)        0.045     0.058 r  ili9341_controller_inst/lcd_counter/y_counter/tft_vsync_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.234     1.292    tft_vsync_OBUF
    M3                   OBUF (Prop_obuf_I_O)         1.213     2.505 r  tft_vsync_OBUF_inst/O
                         net (fo=0)                   0.000     2.505    tft_vsync
    M3                                                                r  tft_vsync (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_tft_clk_wiz_1
  To Clock:  

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 tft_clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'clk_out1_tft_clk_wiz_1'  {rise@0.000ns fall@90.717ns period=181.435ns})
  Destination:            tft_dotclk
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.188ns  (logic 3.599ns (43.956%)  route 4.589ns (56.044%))
  Logic Levels:           2  (BUFG=1 OBUF=1)
  Clock Uncertainty:      0.991ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.771ns
    Phase Error              (PE):    0.605ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tft_clk_wiz_1 fall edge)
                                                     90.717    90.717 f  
    L17                                               0.000    90.717 f  sysclk (IN)
                         net (fo=0)                   0.000    90.717    tft_clk_wiz_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476    92.193 f  tft_clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    93.427    tft_clk_wiz_inst/inst/clk_in1_tft_clk_wiz
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    86.462 f  tft_clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    88.128    tft_clk_wiz_inst/inst/clk_out1_tft_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    88.224 f  tft_clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=21, routed)          2.923    91.147    tft_dotclk_OBUF
    L3                   OBUF (Prop_obuf_I_O)         3.503    94.650 f  tft_dotclk_OBUF_inst/O
                         net (fo=0)                   0.000    94.650    tft_dotclk
    L3                                                                f  tft_dotclk (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ili9341_controller_inst/lcd_counter/y_counter/out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_tft_clk_wiz_1  {rise@0.000ns fall@90.717ns period=181.435ns})
  Destination:            tft_vsync
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.067ns  (logic 4.354ns (43.254%)  route 5.712ns (56.746%))
  Logic Levels:           3  (LUT4=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.991ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.771ns
    Phase Error              (PE):    0.605ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tft_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    tft_clk_wiz_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  tft_clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    tft_clk_wiz_inst/inst/clk_in1_tft_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  tft_clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    tft_clk_wiz_inst/inst/clk_out1_tft_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  tft_clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=21, routed)          1.621    -0.872    ili9341_controller_inst/lcd_counter/y_counter/clk_out1
    SLICE_X63Y22         FDRE                                         r  ili9341_controller_inst/lcd_counter/y_counter/out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y22         FDRE (Prop_fdre_C_Q)         0.419    -0.453 r  ili9341_controller_inst/lcd_counter/y_counter/out_reg[3]/Q
                         net (fo=6, routed)           1.375     0.922    ili9341_controller_inst/lcd_counter/y_counter/out_reg[3]
    SLICE_X63Y23         LUT4 (Prop_lut4_I3_O)        0.299     1.221 r  ili9341_controller_inst/lcd_counter/y_counter/tft_vsync_OBUF_inst_i_2/O
                         net (fo=2, routed)           0.610     1.831    ili9341_controller_inst/lcd_counter/y_counter/tft_vsync_OBUF_inst_i_2_n_0
    SLICE_X64Y23         LUT5 (Prop_lut5_I0_O)        0.124     1.955 r  ili9341_controller_inst/lcd_counter/y_counter/tft_vsync_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.727     5.683    tft_vsync_OBUF
    M3                   OBUF (Prop_obuf_I_O)         3.512     9.195 r  tft_vsync_OBUF_inst/O
                         net (fo=0)                   0.000     9.195    tft_vsync
    M3                                                                r  tft_vsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ili9341_controller_inst/lcd_counter/x_counter/out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_tft_clk_wiz_1  {rise@0.000ns fall@90.717ns period=181.435ns})
  Destination:            tft_data_enable
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.265ns  (logic 4.374ns (52.926%)  route 3.891ns (47.074%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.991ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.771ns
    Phase Error              (PE):    0.605ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tft_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    tft_clk_wiz_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  tft_clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    tft_clk_wiz_inst/inst/clk_in1_tft_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  tft_clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    tft_clk_wiz_inst/inst/clk_out1_tft_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  tft_clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=21, routed)          1.618    -0.875    ili9341_controller_inst/lcd_counter/x_counter/clk_out1
    SLICE_X65Y24         FDRE                                         r  ili9341_controller_inst/lcd_counter/x_counter/out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y24         FDRE (Prop_fdre_C_Q)         0.419    -0.456 r  ili9341_controller_inst/lcd_counter/x_counter/out_reg[4]/Q
                         net (fo=6, routed)           1.406     0.951    ili9341_controller_inst/lcd_counter/x_counter/out_reg[4]
    SLICE_X63Y24         LUT6 (Prop_lut6_I4_O)        0.296     1.247 r  ili9341_controller_inst/lcd_counter/x_counter/tft_data_enable_OBUF_inst_i_2/O
                         net (fo=1, routed)           0.810     2.057    ili9341_controller_inst/lcd_counter/y_counter/tft_data_enable
    SLICE_X64Y23         LUT5 (Prop_lut5_I0_O)        0.124     2.181 r  ili9341_controller_inst/lcd_counter/y_counter/tft_data_enable_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.674     3.855    tft_data_enable_OBUF
    U8                   OBUF (Prop_obuf_I_O)         3.535     7.390 r  tft_data_enable_OBUF_inst/O
                         net (fo=0)                   0.000     7.390    tft_data_enable
    U8                                                                r  tft_data_enable (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ili9341_controller_inst/lcd_counter/x_counter/out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_tft_clk_wiz_1  {rise@0.000ns fall@90.717ns period=181.435ns})
  Destination:            tft_hsync
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.557ns  (logic 4.251ns (56.248%)  route 3.306ns (43.752%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.991ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.771ns
    Phase Error              (PE):    0.605ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tft_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    tft_clk_wiz_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  tft_clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    tft_clk_wiz_inst/inst/clk_in1_tft_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  tft_clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    tft_clk_wiz_inst/inst/clk_out1_tft_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  tft_clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=21, routed)          1.618    -0.875    ili9341_controller_inst/lcd_counter/x_counter/clk_out1
    SLICE_X65Y24         FDRE                                         r  ili9341_controller_inst/lcd_counter/x_counter/out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y24         FDRE (Prop_fdre_C_Q)         0.419    -0.456 r  ili9341_controller_inst/lcd_counter/x_counter/out_reg[4]/Q
                         net (fo=6, routed)           1.590     1.134    ili9341_controller_inst/lcd_counter/x_counter/out_reg[4]
    SLICE_X62Y24         LUT6 (Prop_lut6_I1_O)        0.296     1.430 r  ili9341_controller_inst/lcd_counter/x_counter/tft_hsync_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.717     3.146    tft_hsync_OBUF
    V8                   OBUF (Prop_obuf_I_O)         3.536     6.682 r  tft_hsync_OBUF_inst/O
                         net (fo=0)                   0.000     6.682    tft_hsync
    V8                                                                r  tft_hsync (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 tft_clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'clk_out1_tft_clk_wiz_1'  {rise@0.000ns fall@90.717ns period=181.435ns})
  Destination:            tft_dotclk
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.464ns  (logic 1.230ns (49.941%)  route 1.233ns (50.059%))
  Logic Levels:           2  (BUFG=1 OBUF=1)
  Clock Uncertainty:      0.991ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.771ns
    Phase Error              (PE):    0.605ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tft_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    tft_clk_wiz_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  tft_clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    tft_clk_wiz_inst/inst/clk_in1_tft_clk_wiz
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  tft_clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    tft_clk_wiz_inst/inst/clk_out1_tft_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  tft_clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=21, routed)          0.744    -0.419    tft_dotclk_OBUF
    L3                   OBUF (Prop_obuf_I_O)         1.204     0.785 r  tft_dotclk_OBUF_inst/O
                         net (fo=0)                   0.000     0.785    tft_dotclk
    L3                                                                r  tft_dotclk (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ili9341_controller_inst/lcd_counter/x_counter/out_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_tft_clk_wiz_1  {rise@0.000ns fall@90.717ns period=181.435ns})
  Destination:            tft_hsync
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.070ns  (logic 1.482ns (71.598%)  route 0.588ns (28.402%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.991ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.771ns
    Phase Error              (PE):    0.605ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tft_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    tft_clk_wiz_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  tft_clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    tft_clk_wiz_inst/inst/clk_in1_tft_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  tft_clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    tft_clk_wiz_inst/inst/clk_out1_tft_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  tft_clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=21, routed)          0.581    -0.583    ili9341_controller_inst/lcd_counter/x_counter/clk_out1
    SLICE_X60Y24         FDRE                                         r  ili9341_controller_inst/lcd_counter/x_counter/out_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y24         FDRE (Prop_fdre_C_Q)         0.148    -0.435 r  ili9341_controller_inst/lcd_counter/x_counter/out_reg[8]/Q
                         net (fo=4, routed)           0.242    -0.192    ili9341_controller_inst/lcd_counter/x_counter/out_reg[8]
    SLICE_X62Y24         LUT6 (Prop_lut6_I5_O)        0.098    -0.094 r  ili9341_controller_inst/lcd_counter/x_counter/tft_hsync_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.346     0.251    tft_hsync_OBUF
    V8                   OBUF (Prop_obuf_I_O)         1.236     1.488 r  tft_hsync_OBUF_inst/O
                         net (fo=0)                   0.000     1.488    tft_hsync
    V8                                                                r  tft_hsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ili9341_controller_inst/lcd_counter/x_counter/out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_tft_clk_wiz_1  {rise@0.000ns fall@90.717ns period=181.435ns})
  Destination:            tft_data_enable
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.204ns  (logic 1.507ns (68.366%)  route 0.697ns (31.634%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.991ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.771ns
    Phase Error              (PE):    0.605ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tft_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    tft_clk_wiz_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  tft_clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    tft_clk_wiz_inst/inst/clk_in1_tft_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  tft_clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    tft_clk_wiz_inst/inst/clk_out1_tft_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  tft_clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=21, routed)          0.582    -0.582    ili9341_controller_inst/lcd_counter/x_counter/clk_out1
    SLICE_X63Y24         FDRE                                         r  ili9341_controller_inst/lcd_counter/x_counter/out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y24         FDRE (Prop_fdre_C_Q)         0.128    -0.454 r  ili9341_controller_inst/lcd_counter/x_counter/out_reg[1]/Q
                         net (fo=9, routed)           0.116    -0.338    ili9341_controller_inst/lcd_counter/x_counter/out_reg[1]
    SLICE_X63Y24         LUT6 (Prop_lut6_I1_O)        0.098    -0.240 r  ili9341_controller_inst/lcd_counter/x_counter/tft_data_enable_OBUF_inst_i_2/O
                         net (fo=1, routed)           0.257     0.017    ili9341_controller_inst/lcd_counter/y_counter/tft_data_enable
    SLICE_X64Y23         LUT5 (Prop_lut5_I0_O)        0.045     0.062 r  ili9341_controller_inst/lcd_counter/y_counter/tft_data_enable_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.324     0.386    tft_data_enable_OBUF
    U8                   OBUF (Prop_obuf_I_O)         1.236     1.622 r  tft_data_enable_OBUF_inst/O
                         net (fo=0)                   0.000     1.622    tft_data_enable
    U8                                                                r  tft_data_enable (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ili9341_controller_inst/lcd_counter/y_counter/out_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_tft_clk_wiz_1  {rise@0.000ns fall@90.717ns period=181.435ns})
  Destination:            tft_vsync
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.084ns  (logic 1.399ns (45.372%)  route 1.685ns (54.628%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.991ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.771ns
    Phase Error              (PE):    0.605ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tft_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    tft_clk_wiz_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  tft_clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    tft_clk_wiz_inst/inst/clk_in1_tft_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  tft_clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    tft_clk_wiz_inst/inst/clk_out1_tft_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  tft_clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=21, routed)          0.585    -0.579    ili9341_controller_inst/lcd_counter/y_counter/clk_out1
    SLICE_X63Y22         FDRE                                         r  ili9341_controller_inst/lcd_counter/y_counter/out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y22         FDRE (Prop_fdre_C_Q)         0.141    -0.438 r  ili9341_controller_inst/lcd_counter/y_counter/out_reg[6]/Q
                         net (fo=6, routed)           0.450     0.013    ili9341_controller_inst/lcd_counter/y_counter/out_reg[6]
    SLICE_X64Y23         LUT5 (Prop_lut5_I4_O)        0.045     0.058 r  ili9341_controller_inst/lcd_counter/y_counter/tft_vsync_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.234     1.292    tft_vsync_OBUF
    M3                   OBUF (Prop_obuf_I_O)         1.213     2.505 r  tft_vsync_OBUF_inst/O
                         net (fo=0)                   0.000     2.505    tft_vsync
    M3                                                                r  tft_vsync (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_tft_clk_wiz
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 tft_clk_wiz_inst/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_tft_clk_wiz'  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            tft_clk_wiz_inst/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.378ns  (logic 0.029ns (2.104%)  route 1.349ns (97.896%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.823ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.433ns
    Phase Error              (PE):    0.605ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_tft_clk_wiz fall edge)
                                                     41.667    41.667 f  
    L17                                               0.000    41.667 f  sysclk (IN)
                         net (fo=0)                   0.000    41.667    tft_clk_wiz_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432    42.098 f  tft_clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    42.578    tft_clk_wiz_inst/inst/clk_in1_tft_clk_wiz
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.145    39.433 f  tft_clk_wiz_inst/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.534    39.967    tft_clk_wiz_inst/inst/clkfbout_tft_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    39.996 f  tft_clk_wiz_inst/inst/clkf_buf/O
                         net (fo=1, routed)           0.816    40.811    tft_clk_wiz_inst/inst/clkfbout_buf_tft_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   f  tft_clk_wiz_inst/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 tft_clk_wiz_inst/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_tft_clk_wiz'  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            tft_clk_wiz_inst/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.133ns  (logic 0.091ns (2.904%)  route 3.042ns (97.096%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.823ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.433ns
    Phase Error              (PE):    0.605ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_tft_clk_wiz rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    tft_clk_wiz_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  tft_clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    tft_clk_wiz_inst/inst/clk_in1_tft_clk_wiz
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.221    -4.654 r  tft_clk_wiz_inst/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.587    -3.067    tft_clk_wiz_inst/inst/clkfbout_tft_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  tft_clk_wiz_inst/inst/clkf_buf/O
                         net (fo=1, routed)           1.455    -1.521    tft_clk_wiz_inst/inst/clkfbout_buf_tft_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   r  tft_clk_wiz_inst/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_tft_clk_wiz_1
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 tft_clk_wiz_inst/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_tft_clk_wiz_1'  {rise@0.000ns fall@41.665ns period=83.330ns})
  Destination:            tft_clk_wiz_inst/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.378ns  (logic 0.029ns (2.104%)  route 1.349ns (97.896%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.802ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.605ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_tft_clk_wiz_1 fall edge)
                                                     41.665    41.665 f  
    L17                                               0.000    41.665 f  sysclk (IN)
                         net (fo=0)                   0.000    41.665    tft_clk_wiz_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432    42.097 f  tft_clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    42.577    tft_clk_wiz_inst/inst/clk_in1_tft_clk_wiz
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.145    39.432 f  tft_clk_wiz_inst/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.534    39.965    tft_clk_wiz_inst/inst/clkfbout_tft_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    39.994 f  tft_clk_wiz_inst/inst/clkf_buf/O
                         net (fo=1, routed)           0.816    40.810    tft_clk_wiz_inst/inst/clkfbout_buf_tft_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   f  tft_clk_wiz_inst/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 tft_clk_wiz_inst/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_tft_clk_wiz_1'  {rise@0.000ns fall@41.665ns period=83.330ns})
  Destination:            tft_clk_wiz_inst/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.133ns  (logic 0.091ns (2.904%)  route 3.042ns (97.096%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.802ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.605ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_tft_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    tft_clk_wiz_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  tft_clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    tft_clk_wiz_inst/inst/clk_in1_tft_clk_wiz
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.221    -4.654 r  tft_clk_wiz_inst/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.587    -3.067    tft_clk_wiz_inst/inst/clkfbout_tft_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  tft_clk_wiz_inst/inst/clkf_buf/O
                         net (fo=1, routed)           1.455    -1.521    tft_clk_wiz_inst/inst/clkfbout_buf_tft_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   r  tft_clk_wiz_inst/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





