#! /usr/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2009.vpi";
S_0x560b9b52f2e0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
enum0x560b9b379730 .enum4 (8)
   "MODE_00H" 8'b00000000,
   "MODE_01H" 8'b00000001,
   "MODE_02H" 8'b00000010,
   "MODE_03H" 8'b00000011,
   "MODE_07H" 8'b00000111,
   "MODE_04H" 8'b00000100,
   "MODE_05H" 8'b00000101,
   "MODE_06H" 8'b00000110,
   "MODE_0DH" 8'b00001101,
   "MODE_0EH" 8'b00001110,
   "MODE_0FH" 8'b00001111,
   "MODE_10H" 8'b00010000,
   "MODE_11H" 8'b00010001,
   "MODE_12H" 8'b00010010,
   "MODE_13H" 8'b00010011,
   "MODE_UNKNOWN" 8'b11111111
 ;
enum0x560b9b38b1c0 .enum4 (3)
   "MODE_TYPE_TEXT_40COL" 3'b000,
   "MODE_TYPE_TEXT_80COL" 3'b001,
   "MODE_TYPE_TEXT_MDA" 3'b010,
   "MODE_TYPE_GRAPHICS_CGA" 3'b011,
   "MODE_TYPE_GRAPHICS_EGA" 3'b100,
   "MODE_TYPE_GRAPHICS_VGA" 3'b101,
   "MODE_TYPE_UNKNOWN" 3'b110
 ;
enum0x560b9b38ba50 .enum4 (3)
   "BPP_1" 3'b000,
   "BPP_2" 3'b001,
   "BPP_4" 3'b010,
   "BPP_8" 3'b011
 ;
enum0x560b9b38c1d0 .enum2 (2)
   "VIDEO_MODE_TEXT" 0,
   "VIDEO_MODE_4_COLOR" 1,
   "VIDEO_MODE_256_COLOR" 2
 ;
S_0x560b9b552370 .scope autofunction.vec4.s128, "get_mode_params" "get_mode_params" 3 74, 3 74 0, S_0x560b9b52f2e0;
 .timescale 0 0;
; Variable get_mode_params is vec4 return value of scope S_0x560b9b552370
v0x560b9b598f90_0 .var "mode_num", 7 0;
v0x560b9b59bc30_0 .var "params", 127 0;
TD_$unit.get_mode_params ;
    %pushi/vec4 0, 0, 11;
    %ix/load 4, 117, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x560b9b59bc30_0, 4, 11;
    %pushi/vec4 0, 0, 11;
    %ix/load 4, 106, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x560b9b59bc30_0, 4, 11;
    %pushi/vec4 0, 0, 11;
    %ix/load 4, 95, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x560b9b59bc30_0, 4, 11;
    %pushi/vec4 0, 0, 11;
    %ix/load 4, 84, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x560b9b59bc30_0, 4, 11;
    %pushi/vec4 0, 0, 11;
    %ix/load 4, 73, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x560b9b59bc30_0, 4, 11;
    %pushi/vec4 0, 0, 11;
    %ix/load 4, 62, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x560b9b59bc30_0, 4, 11;
    %pushi/vec4 0, 0, 11;
    %ix/load 4, 51, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x560b9b59bc30_0, 4, 11;
    %pushi/vec4 0, 0, 11;
    %ix/load 4, 40, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x560b9b59bc30_0, 4, 11;
    %pushi/vec4 0, 0, 11;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x560b9b59bc30_0, 4, 11;
    %pushi/vec4 0, 0, 11;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x560b9b59bc30_0, 4, 11;
    %pushi/vec4 0, 0, 3;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x560b9b59bc30_0, 4, 3;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x560b9b59bc30_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x560b9b59bc30_0, 4, 1;
    %pushi/vec4 0, 0, 7;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x560b9b59bc30_0, 4, 7;
    %pushi/vec4 0, 0, 6;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x560b9b59bc30_0, 4, 6;
    %load/vec4 v0x560b9b598f90_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 8;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 8;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 8;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 8;
    %cmp/u;
    %jmp/1 T_0.6, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 8;
    %cmp/u;
    %jmp/1 T_0.7, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 8;
    %cmp/u;
    %jmp/1 T_0.8, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 8;
    %cmp/u;
    %jmp/1 T_0.9, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 8;
    %cmp/u;
    %jmp/1 T_0.10, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_0.11, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_0.12, 6;
    %dup/vec4;
    %pushi/vec4 18, 0, 8;
    %cmp/u;
    %jmp/1 T_0.13, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 8;
    %cmp/u;
    %jmp/1 T_0.14, 6;
    %pushi/vec4 640, 0, 11;
    %ix/load 4, 117, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x560b9b59bc30_0, 4, 11;
    %pushi/vec4 400, 0, 11;
    %ix/load 4, 106, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x560b9b59bc30_0, 4, 11;
    %pushi/vec4 800, 0, 11;
    %ix/load 4, 95, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x560b9b59bc30_0, 4, 11;
    %pushi/vec4 525, 0, 11;
    %ix/load 4, 84, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x560b9b59bc30_0, 4, 11;
    %pushi/vec4 656, 0, 11;
    %ix/load 4, 73, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x560b9b59bc30_0, 4, 11;
    %pushi/vec4 752, 0, 11;
    %ix/load 4, 62, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x560b9b59bc30_0, 4, 11;
    %pushi/vec4 490, 0, 11;
    %ix/load 4, 51, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x560b9b59bc30_0, 4, 11;
    %pushi/vec4 492, 0, 11;
    %ix/load 4, 40, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x560b9b59bc30_0, 4, 11;
    %pushi/vec4 48, 0, 11;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x560b9b59bc30_0, 4, 11;
    %pushi/vec4 33, 0, 11;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x560b9b59bc30_0, 4, 11;
    %pushi/vec4 2, 0, 3;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x560b9b59bc30_0, 4, 3;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x560b9b59bc30_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x560b9b59bc30_0, 4, 1;
    %pushi/vec4 80, 0, 7;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x560b9b59bc30_0, 4, 7;
    %pushi/vec4 25, 0, 6;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x560b9b59bc30_0, 4, 6;
    %jmp T_0.16;
T_0.0 ;
    %pushi/vec4 320, 0, 11;
    %ix/load 4, 117, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x560b9b59bc30_0, 4, 11;
    %pushi/vec4 400, 0, 11;
    %ix/load 4, 106, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x560b9b59bc30_0, 4, 11;
    %pushi/vec4 800, 0, 11;
    %ix/load 4, 95, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x560b9b59bc30_0, 4, 11;
    %pushi/vec4 525, 0, 11;
    %ix/load 4, 84, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x560b9b59bc30_0, 4, 11;
    %pushi/vec4 656, 0, 11;
    %ix/load 4, 73, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x560b9b59bc30_0, 4, 11;
    %pushi/vec4 752, 0, 11;
    %ix/load 4, 62, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x560b9b59bc30_0, 4, 11;
    %pushi/vec4 490, 0, 11;
    %ix/load 4, 51, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x560b9b59bc30_0, 4, 11;
    %pushi/vec4 492, 0, 11;
    %ix/load 4, 40, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x560b9b59bc30_0, 4, 11;
    %pushi/vec4 48, 0, 11;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x560b9b59bc30_0, 4, 11;
    %pushi/vec4 33, 0, 11;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x560b9b59bc30_0, 4, 11;
    %pushi/vec4 2, 0, 3;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x560b9b59bc30_0, 4, 3;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x560b9b59bc30_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x560b9b59bc30_0, 4, 1;
    %pushi/vec4 40, 0, 7;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x560b9b59bc30_0, 4, 7;
    %pushi/vec4 25, 0, 6;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x560b9b59bc30_0, 4, 6;
    %jmp T_0.16;
T_0.1 ;
    %pushi/vec4 320, 0, 11;
    %ix/load 4, 117, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x560b9b59bc30_0, 4, 11;
    %pushi/vec4 400, 0, 11;
    %ix/load 4, 106, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x560b9b59bc30_0, 4, 11;
    %pushi/vec4 800, 0, 11;
    %ix/load 4, 95, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x560b9b59bc30_0, 4, 11;
    %pushi/vec4 525, 0, 11;
    %ix/load 4, 84, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x560b9b59bc30_0, 4, 11;
    %pushi/vec4 656, 0, 11;
    %ix/load 4, 73, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x560b9b59bc30_0, 4, 11;
    %pushi/vec4 752, 0, 11;
    %ix/load 4, 62, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x560b9b59bc30_0, 4, 11;
    %pushi/vec4 490, 0, 11;
    %ix/load 4, 51, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x560b9b59bc30_0, 4, 11;
    %pushi/vec4 492, 0, 11;
    %ix/load 4, 40, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x560b9b59bc30_0, 4, 11;
    %pushi/vec4 48, 0, 11;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x560b9b59bc30_0, 4, 11;
    %pushi/vec4 33, 0, 11;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x560b9b59bc30_0, 4, 11;
    %pushi/vec4 2, 0, 3;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x560b9b59bc30_0, 4, 3;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x560b9b59bc30_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x560b9b59bc30_0, 4, 1;
    %pushi/vec4 40, 0, 7;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x560b9b59bc30_0, 4, 7;
    %pushi/vec4 25, 0, 6;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x560b9b59bc30_0, 4, 6;
    %jmp T_0.16;
T_0.2 ;
    %pushi/vec4 640, 0, 11;
    %ix/load 4, 117, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x560b9b59bc30_0, 4, 11;
    %pushi/vec4 400, 0, 11;
    %ix/load 4, 106, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x560b9b59bc30_0, 4, 11;
    %pushi/vec4 800, 0, 11;
    %ix/load 4, 95, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x560b9b59bc30_0, 4, 11;
    %pushi/vec4 525, 0, 11;
    %ix/load 4, 84, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x560b9b59bc30_0, 4, 11;
    %pushi/vec4 656, 0, 11;
    %ix/load 4, 73, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x560b9b59bc30_0, 4, 11;
    %pushi/vec4 752, 0, 11;
    %ix/load 4, 62, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x560b9b59bc30_0, 4, 11;
    %pushi/vec4 490, 0, 11;
    %ix/load 4, 51, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x560b9b59bc30_0, 4, 11;
    %pushi/vec4 492, 0, 11;
    %ix/load 4, 40, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x560b9b59bc30_0, 4, 11;
    %pushi/vec4 48, 0, 11;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x560b9b59bc30_0, 4, 11;
    %pushi/vec4 33, 0, 11;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x560b9b59bc30_0, 4, 11;
    %pushi/vec4 2, 0, 3;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x560b9b59bc30_0, 4, 3;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x560b9b59bc30_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x560b9b59bc30_0, 4, 1;
    %pushi/vec4 80, 0, 7;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x560b9b59bc30_0, 4, 7;
    %pushi/vec4 25, 0, 6;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x560b9b59bc30_0, 4, 6;
    %jmp T_0.16;
T_0.3 ;
    %pushi/vec4 640, 0, 11;
    %ix/load 4, 117, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x560b9b59bc30_0, 4, 11;
    %pushi/vec4 400, 0, 11;
    %ix/load 4, 106, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x560b9b59bc30_0, 4, 11;
    %pushi/vec4 800, 0, 11;
    %ix/load 4, 95, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x560b9b59bc30_0, 4, 11;
    %pushi/vec4 525, 0, 11;
    %ix/load 4, 84, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x560b9b59bc30_0, 4, 11;
    %pushi/vec4 656, 0, 11;
    %ix/load 4, 73, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x560b9b59bc30_0, 4, 11;
    %pushi/vec4 752, 0, 11;
    %ix/load 4, 62, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x560b9b59bc30_0, 4, 11;
    %pushi/vec4 490, 0, 11;
    %ix/load 4, 51, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x560b9b59bc30_0, 4, 11;
    %pushi/vec4 492, 0, 11;
    %ix/load 4, 40, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x560b9b59bc30_0, 4, 11;
    %pushi/vec4 48, 0, 11;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x560b9b59bc30_0, 4, 11;
    %pushi/vec4 33, 0, 11;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x560b9b59bc30_0, 4, 11;
    %pushi/vec4 2, 0, 3;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x560b9b59bc30_0, 4, 3;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x560b9b59bc30_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x560b9b59bc30_0, 4, 1;
    %pushi/vec4 80, 0, 7;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x560b9b59bc30_0, 4, 7;
    %pushi/vec4 25, 0, 6;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x560b9b59bc30_0, 4, 6;
    %jmp T_0.16;
T_0.4 ;
    %pushi/vec4 720, 0, 11;
    %ix/load 4, 117, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x560b9b59bc30_0, 4, 11;
    %pushi/vec4 350, 0, 11;
    %ix/load 4, 106, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x560b9b59bc30_0, 4, 11;
    %pushi/vec4 900, 0, 11;
    %ix/load 4, 95, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x560b9b59bc30_0, 4, 11;
    %pushi/vec4 440, 0, 11;
    %ix/load 4, 84, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x560b9b59bc30_0, 4, 11;
    %pushi/vec4 720, 0, 11;
    %ix/load 4, 73, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x560b9b59bc30_0, 4, 11;
    %pushi/vec4 810, 0, 11;
    %ix/load 4, 62, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x560b9b59bc30_0, 4, 11;
    %pushi/vec4 350, 0, 11;
    %ix/load 4, 51, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x560b9b59bc30_0, 4, 11;
    %pushi/vec4 352, 0, 11;
    %ix/load 4, 40, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x560b9b59bc30_0, 4, 11;
    %pushi/vec4 90, 0, 11;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x560b9b59bc30_0, 4, 11;
    %pushi/vec4 88, 0, 11;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x560b9b59bc30_0, 4, 11;
    %pushi/vec4 0, 0, 3;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x560b9b59bc30_0, 4, 3;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x560b9b59bc30_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x560b9b59bc30_0, 4, 1;
    %pushi/vec4 80, 0, 7;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x560b9b59bc30_0, 4, 7;
    %pushi/vec4 25, 0, 6;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x560b9b59bc30_0, 4, 6;
    %jmp T_0.16;
T_0.5 ;
    %pushi/vec4 320, 0, 11;
    %ix/load 4, 117, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x560b9b59bc30_0, 4, 11;
    %pushi/vec4 200, 0, 11;
    %ix/load 4, 106, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x560b9b59bc30_0, 4, 11;
    %pushi/vec4 800, 0, 11;
    %ix/load 4, 95, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x560b9b59bc30_0, 4, 11;
    %pushi/vec4 525, 0, 11;
    %ix/load 4, 84, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x560b9b59bc30_0, 4, 11;
    %pushi/vec4 656, 0, 11;
    %ix/load 4, 73, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x560b9b59bc30_0, 4, 11;
    %pushi/vec4 752, 0, 11;
    %ix/load 4, 62, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x560b9b59bc30_0, 4, 11;
    %pushi/vec4 490, 0, 11;
    %ix/load 4, 51, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x560b9b59bc30_0, 4, 11;
    %pushi/vec4 492, 0, 11;
    %ix/load 4, 40, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x560b9b59bc30_0, 4, 11;
    %pushi/vec4 48, 0, 11;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x560b9b59bc30_0, 4, 11;
    %pushi/vec4 33, 0, 11;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x560b9b59bc30_0, 4, 11;
    %pushi/vec4 1, 0, 3;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x560b9b59bc30_0, 4, 3;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x560b9b59bc30_0, 4, 1;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x560b9b59bc30_0, 4, 1;
    %jmp T_0.16;
T_0.6 ;
    %pushi/vec4 320, 0, 11;
    %ix/load 4, 117, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x560b9b59bc30_0, 4, 11;
    %pushi/vec4 200, 0, 11;
    %ix/load 4, 106, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x560b9b59bc30_0, 4, 11;
    %pushi/vec4 800, 0, 11;
    %ix/load 4, 95, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x560b9b59bc30_0, 4, 11;
    %pushi/vec4 525, 0, 11;
    %ix/load 4, 84, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x560b9b59bc30_0, 4, 11;
    %pushi/vec4 656, 0, 11;
    %ix/load 4, 73, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x560b9b59bc30_0, 4, 11;
    %pushi/vec4 752, 0, 11;
    %ix/load 4, 62, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x560b9b59bc30_0, 4, 11;
    %pushi/vec4 490, 0, 11;
    %ix/load 4, 51, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x560b9b59bc30_0, 4, 11;
    %pushi/vec4 492, 0, 11;
    %ix/load 4, 40, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x560b9b59bc30_0, 4, 11;
    %pushi/vec4 48, 0, 11;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x560b9b59bc30_0, 4, 11;
    %pushi/vec4 33, 0, 11;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x560b9b59bc30_0, 4, 11;
    %pushi/vec4 1, 0, 3;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x560b9b59bc30_0, 4, 3;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x560b9b59bc30_0, 4, 1;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x560b9b59bc30_0, 4, 1;
    %jmp T_0.16;
T_0.7 ;
    %pushi/vec4 640, 0, 11;
    %ix/load 4, 117, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x560b9b59bc30_0, 4, 11;
    %pushi/vec4 200, 0, 11;
    %ix/load 4, 106, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x560b9b59bc30_0, 4, 11;
    %pushi/vec4 800, 0, 11;
    %ix/load 4, 95, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x560b9b59bc30_0, 4, 11;
    %pushi/vec4 525, 0, 11;
    %ix/load 4, 84, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x560b9b59bc30_0, 4, 11;
    %pushi/vec4 656, 0, 11;
    %ix/load 4, 73, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x560b9b59bc30_0, 4, 11;
    %pushi/vec4 752, 0, 11;
    %ix/load 4, 62, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x560b9b59bc30_0, 4, 11;
    %pushi/vec4 490, 0, 11;
    %ix/load 4, 51, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x560b9b59bc30_0, 4, 11;
    %pushi/vec4 492, 0, 11;
    %ix/load 4, 40, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x560b9b59bc30_0, 4, 11;
    %pushi/vec4 48, 0, 11;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x560b9b59bc30_0, 4, 11;
    %pushi/vec4 33, 0, 11;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x560b9b59bc30_0, 4, 11;
    %pushi/vec4 0, 0, 3;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x560b9b59bc30_0, 4, 3;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x560b9b59bc30_0, 4, 1;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x560b9b59bc30_0, 4, 1;
    %jmp T_0.16;
T_0.8 ;
    %pushi/vec4 320, 0, 11;
    %ix/load 4, 117, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x560b9b59bc30_0, 4, 11;
    %pushi/vec4 200, 0, 11;
    %ix/load 4, 106, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x560b9b59bc30_0, 4, 11;
    %pushi/vec4 800, 0, 11;
    %ix/load 4, 95, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x560b9b59bc30_0, 4, 11;
    %pushi/vec4 525, 0, 11;
    %ix/load 4, 84, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x560b9b59bc30_0, 4, 11;
    %pushi/vec4 656, 0, 11;
    %ix/load 4, 73, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x560b9b59bc30_0, 4, 11;
    %pushi/vec4 752, 0, 11;
    %ix/load 4, 62, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x560b9b59bc30_0, 4, 11;
    %pushi/vec4 490, 0, 11;
    %ix/load 4, 51, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x560b9b59bc30_0, 4, 11;
    %pushi/vec4 492, 0, 11;
    %ix/load 4, 40, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x560b9b59bc30_0, 4, 11;
    %pushi/vec4 48, 0, 11;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x560b9b59bc30_0, 4, 11;
    %pushi/vec4 33, 0, 11;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x560b9b59bc30_0, 4, 11;
    %pushi/vec4 2, 0, 3;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x560b9b59bc30_0, 4, 3;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x560b9b59bc30_0, 4, 1;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x560b9b59bc30_0, 4, 1;
    %jmp T_0.16;
T_0.9 ;
    %pushi/vec4 640, 0, 11;
    %ix/load 4, 117, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x560b9b59bc30_0, 4, 11;
    %pushi/vec4 200, 0, 11;
    %ix/load 4, 106, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x560b9b59bc30_0, 4, 11;
    %pushi/vec4 800, 0, 11;
    %ix/load 4, 95, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x560b9b59bc30_0, 4, 11;
    %pushi/vec4 525, 0, 11;
    %ix/load 4, 84, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x560b9b59bc30_0, 4, 11;
    %pushi/vec4 656, 0, 11;
    %ix/load 4, 73, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x560b9b59bc30_0, 4, 11;
    %pushi/vec4 752, 0, 11;
    %ix/load 4, 62, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x560b9b59bc30_0, 4, 11;
    %pushi/vec4 490, 0, 11;
    %ix/load 4, 51, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x560b9b59bc30_0, 4, 11;
    %pushi/vec4 492, 0, 11;
    %ix/load 4, 40, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x560b9b59bc30_0, 4, 11;
    %pushi/vec4 48, 0, 11;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x560b9b59bc30_0, 4, 11;
    %pushi/vec4 33, 0, 11;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x560b9b59bc30_0, 4, 11;
    %pushi/vec4 2, 0, 3;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x560b9b59bc30_0, 4, 3;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x560b9b59bc30_0, 4, 1;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x560b9b59bc30_0, 4, 1;
    %jmp T_0.16;
T_0.10 ;
    %pushi/vec4 640, 0, 11;
    %ix/load 4, 117, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x560b9b59bc30_0, 4, 11;
    %pushi/vec4 350, 0, 11;
    %ix/load 4, 106, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x560b9b59bc30_0, 4, 11;
    %pushi/vec4 800, 0, 11;
    %ix/load 4, 95, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x560b9b59bc30_0, 4, 11;
    %pushi/vec4 449, 0, 11;
    %ix/load 4, 84, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x560b9b59bc30_0, 4, 11;
    %pushi/vec4 656, 0, 11;
    %ix/load 4, 73, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x560b9b59bc30_0, 4, 11;
    %pushi/vec4 752, 0, 11;
    %ix/load 4, 62, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x560b9b59bc30_0, 4, 11;
    %pushi/vec4 387, 0, 11;
    %ix/load 4, 51, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x560b9b59bc30_0, 4, 11;
    %pushi/vec4 389, 0, 11;
    %ix/load 4, 40, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x560b9b59bc30_0, 4, 11;
    %pushi/vec4 48, 0, 11;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x560b9b59bc30_0, 4, 11;
    %pushi/vec4 60, 0, 11;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x560b9b59bc30_0, 4, 11;
    %pushi/vec4 0, 0, 3;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x560b9b59bc30_0, 4, 3;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x560b9b59bc30_0, 4, 1;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x560b9b59bc30_0, 4, 1;
    %jmp T_0.16;
T_0.11 ;
    %pushi/vec4 640, 0, 11;
    %ix/load 4, 117, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x560b9b59bc30_0, 4, 11;
    %pushi/vec4 350, 0, 11;
    %ix/load 4, 106, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x560b9b59bc30_0, 4, 11;
    %pushi/vec4 800, 0, 11;
    %ix/load 4, 95, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x560b9b59bc30_0, 4, 11;
    %pushi/vec4 449, 0, 11;
    %ix/load 4, 84, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x560b9b59bc30_0, 4, 11;
    %pushi/vec4 656, 0, 11;
    %ix/load 4, 73, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x560b9b59bc30_0, 4, 11;
    %pushi/vec4 752, 0, 11;
    %ix/load 4, 62, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x560b9b59bc30_0, 4, 11;
    %pushi/vec4 387, 0, 11;
    %ix/load 4, 51, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x560b9b59bc30_0, 4, 11;
    %pushi/vec4 389, 0, 11;
    %ix/load 4, 40, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x560b9b59bc30_0, 4, 11;
    %pushi/vec4 48, 0, 11;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x560b9b59bc30_0, 4, 11;
    %pushi/vec4 60, 0, 11;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x560b9b59bc30_0, 4, 11;
    %pushi/vec4 2, 0, 3;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x560b9b59bc30_0, 4, 3;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x560b9b59bc30_0, 4, 1;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x560b9b59bc30_0, 4, 1;
    %jmp T_0.16;
T_0.12 ;
    %pushi/vec4 640, 0, 11;
    %ix/load 4, 117, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x560b9b59bc30_0, 4, 11;
    %pushi/vec4 480, 0, 11;
    %ix/load 4, 106, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x560b9b59bc30_0, 4, 11;
    %pushi/vec4 800, 0, 11;
    %ix/load 4, 95, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x560b9b59bc30_0, 4, 11;
    %pushi/vec4 525, 0, 11;
    %ix/load 4, 84, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x560b9b59bc30_0, 4, 11;
    %pushi/vec4 656, 0, 11;
    %ix/load 4, 73, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x560b9b59bc30_0, 4, 11;
    %pushi/vec4 752, 0, 11;
    %ix/load 4, 62, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x560b9b59bc30_0, 4, 11;
    %pushi/vec4 490, 0, 11;
    %ix/load 4, 51, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x560b9b59bc30_0, 4, 11;
    %pushi/vec4 492, 0, 11;
    %ix/load 4, 40, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x560b9b59bc30_0, 4, 11;
    %pushi/vec4 48, 0, 11;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x560b9b59bc30_0, 4, 11;
    %pushi/vec4 33, 0, 11;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x560b9b59bc30_0, 4, 11;
    %pushi/vec4 0, 0, 3;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x560b9b59bc30_0, 4, 3;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x560b9b59bc30_0, 4, 1;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x560b9b59bc30_0, 4, 1;
    %jmp T_0.16;
T_0.13 ;
    %pushi/vec4 640, 0, 11;
    %ix/load 4, 117, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x560b9b59bc30_0, 4, 11;
    %pushi/vec4 480, 0, 11;
    %ix/load 4, 106, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x560b9b59bc30_0, 4, 11;
    %pushi/vec4 800, 0, 11;
    %ix/load 4, 95, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x560b9b59bc30_0, 4, 11;
    %pushi/vec4 525, 0, 11;
    %ix/load 4, 84, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x560b9b59bc30_0, 4, 11;
    %pushi/vec4 656, 0, 11;
    %ix/load 4, 73, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x560b9b59bc30_0, 4, 11;
    %pushi/vec4 752, 0, 11;
    %ix/load 4, 62, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x560b9b59bc30_0, 4, 11;
    %pushi/vec4 490, 0, 11;
    %ix/load 4, 51, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x560b9b59bc30_0, 4, 11;
    %pushi/vec4 492, 0, 11;
    %ix/load 4, 40, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x560b9b59bc30_0, 4, 11;
    %pushi/vec4 48, 0, 11;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x560b9b59bc30_0, 4, 11;
    %pushi/vec4 33, 0, 11;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x560b9b59bc30_0, 4, 11;
    %pushi/vec4 2, 0, 3;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x560b9b59bc30_0, 4, 3;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x560b9b59bc30_0, 4, 1;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x560b9b59bc30_0, 4, 1;
    %jmp T_0.16;
T_0.14 ;
    %pushi/vec4 320, 0, 11;
    %ix/load 4, 117, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x560b9b59bc30_0, 4, 11;
    %pushi/vec4 200, 0, 11;
    %ix/load 4, 106, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x560b9b59bc30_0, 4, 11;
    %pushi/vec4 800, 0, 11;
    %ix/load 4, 95, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x560b9b59bc30_0, 4, 11;
    %pushi/vec4 525, 0, 11;
    %ix/load 4, 84, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x560b9b59bc30_0, 4, 11;
    %pushi/vec4 656, 0, 11;
    %ix/load 4, 73, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x560b9b59bc30_0, 4, 11;
    %pushi/vec4 752, 0, 11;
    %ix/load 4, 62, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x560b9b59bc30_0, 4, 11;
    %pushi/vec4 490, 0, 11;
    %ix/load 4, 51, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x560b9b59bc30_0, 4, 11;
    %pushi/vec4 492, 0, 11;
    %ix/load 4, 40, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x560b9b59bc30_0, 4, 11;
    %pushi/vec4 48, 0, 11;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x560b9b59bc30_0, 4, 11;
    %pushi/vec4 33, 0, 11;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x560b9b59bc30_0, 4, 11;
    %pushi/vec4 3, 0, 3;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x560b9b59bc30_0, 4, 3;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x560b9b59bc30_0, 4, 1;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x560b9b59bc30_0, 4, 1;
    %jmp T_0.16;
T_0.16 ;
    %pop/vec4 1;
    %load/vec4 v0x560b9b59bc30_0;
    %ret/vec4 0, 0, 128;  Assign to get_mode_params (store_vec4_to_lval)
    %disable/flow S_0x560b9b552370;
    %end;
S_0x560b9b550760 .scope function.vec2.s2, "get_video_mode" "get_video_mode" 3 335, 3 335 0, S_0x560b9b52f2e0;
 .timescale 0 0;
; Variable get_video_mode is bool return value of scope S_0x560b9b550760
v0x560b9b59af40_0 .var "graphics_enabled", 0 0;
v0x560b9b59b040_0 .var "vga_256_color", 0 0;
TD_$unit.get_video_mode ;
    %load/vec4 v0x560b9b59b040_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.17, 8;
    %pushi/vec4 2, 0, 2;
    %ret/vec4 0, 0, 2;  Assign to get_video_mode (store_vec4_to_lval)
    %jmp T_1.18;
T_1.17 ;
    %load/vec4 v0x560b9b59af40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.19, 8;
    %pushi/vec4 1, 0, 2;
    %ret/vec4 0, 0, 2;  Assign to get_video_mode (store_vec4_to_lval)
    %jmp T_1.20;
T_1.19 ;
    %pushi/vec4 0, 0, 2;
    %ret/vec4 0, 0, 2;  Assign to get_video_mode (store_vec4_to_lval)
T_1.20 ;
T_1.18 ;
    %end;
S_0x560b9b552810 .scope module, "vga_framebuffer_integration_tb" "vga_framebuffer_integration_tb" 4 9;
 .timescale -9 -12;
v0x560b9b5edc40_0 .net "DE", 0 0, v0x560b9b5cce10_0;  1 drivers
v0x560b9b5edd00_0 .net "H_BLANK", 0 0, L_0x560b9b60b540;  1 drivers
v0x560b9b5eddf0_0 .net "V_BLANK", 0 0, L_0x560b9b60b4a0;  1 drivers
v0x560b9b5edee0_0 .net "background_color", 3 0, v0x560b9b5e6a50_0;  1 drivers
v0x560b9b5edf80_0 .net "bright_colors", 0 0, L_0x560b9b6064b0;  1 drivers
v0x560b9b5ee100_0 .net "ce_pix", 0 0, v0x560b9b5cd7d0_0;  1 drivers
v0x560b9b5ee1a0_0 .var "cs", 0 0;
v0x560b9b5ee240_0 .net "cursor_enabled", 0 0, L_0x560b9b606550;  1 drivers
v0x560b9b5ee370_0 .net "cursor_pos", 14 0, v0x560b9b5e7390_0;  1 drivers
v0x560b9b5ee4a0_0 .net "cursor_scan_end", 2 0, v0x560b9b5e74a0_0;  1 drivers
v0x560b9b5ee540_0 .net "cursor_scan_start", 2 0, v0x560b9b5e75b0_0;  1 drivers
v0x560b9b5ee5e0_0 .var "data_m_access", 0 0;
v0x560b9b5ee680_0 .net "data_m_ack", 0 0, v0x560b9b5e7ca0_0;  1 drivers
v0x560b9b5ee720_0 .var "data_m_addr", 19 1;
v0x560b9b5ee7f0_0 .var "data_m_bytesel", 1 0;
v0x560b9b5ee8c0_0 .var "data_m_data_in", 15 0;
v0x560b9b5ee990_0 .net "data_m_data_out", 15 0, v0x560b9b5e80c0_0;  1 drivers
v0x560b9b5eea60_0 .var "data_m_wr_en", 0 0;
v0x560b9b5eeb30_0 .net "fb_access", 0 0, L_0x560b9b60f0d0;  1 drivers
v0x560b9b5eebd0_0 .var "fb_ack", 0 0;
v0x560b9b5eec70_0 .net "fb_address", 15 0, v0x560b9b5c5810_0;  1 drivers
v0x560b9b5eed10_0 .var "fb_data", 15 0;
v0x560b9b5eee40_0 .var/i "frame_count", 31 0;
v0x560b9b5eef00 .array "framebuffer_mem", 32767 0, 15 0;
v0x560b9b5eefc0_0 .net "graphics_enabled", 0 0, v0x560b9b5df000_0;  1 drivers
v0x560b9b5ef060_0 .var/i "hsync_count", 31 0;
v0x560b9b5ef140_0 .var "hsync_prev", 0 0;
v0x560b9b5ef200_0 .var/i "line_count", 31 0;
v0x560b9b5ef2e0_0 .net "mode_num", 7 0, v0x560b9b5e0840_0;  1 drivers
v0x560b9b5ef430_0 .net "palette_sel", 0 0, L_0x560b9b6065f0;  1 drivers
v0x560b9b5ef560_0 .var "reset", 0 0;
v0x560b9b5ef600_0 .var "sys_clk", 0 0;
v0x560b9b5ef6a0_0 .var/i "tests_failed", 31 0;
v0x560b9b5ef780_0 .var/i "tests_passed", 31 0;
v0x560b9b5ef860_0 .var/i "tests_run", 31 0;
v0x560b9b5ef940_0 .net "vga_256_color", 0 0, v0x560b9b5dff30_0;  1 drivers
v0x560b9b5ef9e0_0 .net "vga_b", 3 0, L_0x560b9b611a10;  1 drivers
v0x560b9b5efaa0_0 .var "vga_clk", 0 0;
v0x560b9b5efb40_0 .net "vga_dac_idx", 7 0, L_0x560b9b60a3a0;  1 drivers
v0x560b9b5efc00_0 .net "vga_dac_rd", 17 0, v0x560b9b5de7b0_0;  1 drivers
v0x560b9b5efd50_0 .net "vga_g", 3 0, L_0x560b9b611930;  1 drivers
v0x560b9b5efe10_0 .net "vga_hsync", 0 0, L_0x560b9b60a230;  1 drivers
v0x560b9b5efeb0_0 .net "vga_r", 3 0, L_0x560b9b611890;  1 drivers
v0x560b9b5eff70_0 .net "vga_vsync", 0 0, L_0x560b9b60a190;  1 drivers
v0x560b9b5f0010_0 .var/i "vsync_count", 31 0;
v0x560b9b5f00f0_0 .var "vsync_prev", 0 0;
v0x560b9b5f01b0_0 .var/i "watchdog_counter", 31 0;
S_0x560b9b54bfe0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 4 509, 4 509 0, S_0x560b9b552810;
 .timescale -9 -12;
v0x560b9b5b3ef0_0 .var/i "i", 31 0;
S_0x560b9b539210 .scope module, "VGAController_inst" "VGAController" 4 102, 5 24 0, S_0x560b9b552810;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "sys_clk";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /OUTPUT 1 "fb_access";
    .port_info 4 /OUTPUT 16 "fb_address";
    .port_info 5 /INPUT 1 "fb_ack";
    .port_info 6 /INPUT 16 "fb_data";
    .port_info 7 /OUTPUT 1 "vga_hsync";
    .port_info 8 /OUTPUT 1 "vga_vsync";
    .port_info 9 /OUTPUT 4 "vga_r";
    .port_info 10 /OUTPUT 4 "vga_g";
    .port_info 11 /OUTPUT 4 "vga_b";
    .port_info 12 /OUTPUT 1 "H_BLANK";
    .port_info 13 /OUTPUT 1 "V_BLANK";
    .port_info 14 /OUTPUT 1 "ce_pix";
    .port_info 15 /INPUT 1 "graphics_enabled";
    .port_info 16 /INPUT 1 "cursor_enabled";
    .port_info 17 /INPUT 1 "bright_colors";
    .port_info 18 /INPUT 1 "palette_sel";
    .port_info 19 /INPUT 4 "background_color";
    .port_info 20 /INPUT 15 "cursor_pos";
    .port_info 21 /INPUT 3 "cursor_scan_start";
    .port_info 22 /INPUT 3 "cursor_scan_end";
    .port_info 23 /INPUT 1 "vga_256_color";
    .port_info 24 /OUTPUT 8 "vga_dac_idx";
    .port_info 25 /INPUT 18 "vga_dac_rd";
    .port_info 26 /OUTPUT 1 "DE";
    .port_info 27 /INPUT 8 "mode_num";
P_0x560b9b5908c0 .param/l "PIXEL_CLOCK_DIVIDER" 1 5 189, +C4<00000000000000000000000000000001>;
L_0x560b9b6099c0 .functor OR 1, L_0x560b9b609c90, L_0x560b9b609f90, C4<0>, C4<0>;
L_0x560b9b60a3a0 .functor BUFZ 8, v0x560b9b5c8910_0, C4<00000000>, C4<00000000>, C4<00000000>;
v0x560b9b5cce10_0 .var "DE", 0 0;
v0x560b9b5ccef0_0 .net "H_BLANK", 0 0, L_0x560b9b60b540;  alias, 1 drivers
v0x560b9b5ccfe0_0 .net "V_BLANK", 0 0, L_0x560b9b60b4a0;  alias, 1 drivers
L_0x7ef28046e840 .functor BUFT 1, C4<00000000000>, C4<0>, C4<0>, C4<0>;
v0x560b9b5cd0e0_0 .net/2u *"_ivl_0", 10 0, L_0x7ef28046e840;  1 drivers
v0x560b9b5cd180_0 .net *"_ivl_10", 0 0, L_0x560b9b609c90;  1 drivers
L_0x7ef28046e918 .functor BUFT 1, C4<00110111000>, C4<0>, C4<0>, C4<0>;
v0x560b9b5cd220_0 .net/2u *"_ivl_12", 10 0, L_0x7ef28046e918;  1 drivers
v0x560b9b5cd2e0_0 .net *"_ivl_14", 0 0, L_0x560b9b609f90;  1 drivers
L_0x7ef28046e888 .functor BUFT 1, C4<00000101000>, C4<0>, C4<0>, C4<0>;
v0x560b9b5cd3a0_0 .net/2u *"_ivl_2", 10 0, L_0x7ef28046e888;  1 drivers
v0x560b9b5cd480_0 .net *"_ivl_4", 10 0, L_0x560b9b609920;  1 drivers
L_0x7ef28046e8d0 .functor BUFT 1, C4<00000101000>, C4<0>, C4<0>, C4<0>;
v0x560b9b5cd560_0 .net/2u *"_ivl_8", 10 0, L_0x7ef28046e8d0;  1 drivers
v0x560b9b5cd640_0 .net "background_color", 3 0, v0x560b9b5e6a50_0;  alias, 1 drivers
v0x560b9b5cd700_0 .net "bright_colors", 0 0, L_0x560b9b6064b0;  alias, 1 drivers
v0x560b9b5cd7d0_0 .var "ce_pix", 0 0;
v0x560b9b5cd870_0 .net "clk", 0 0, v0x560b9b5efaa0_0;  1 drivers
v0x560b9b5cd910_0 .net "col", 10 0, L_0x560b9b60e250;  1 drivers
v0x560b9b5cd9e0_0 .net "cursor_enabled", 0 0, L_0x560b9b606550;  alias, 1 drivers
v0x560b9b5cdab0_0 .net "cursor_pos", 14 0, v0x560b9b5e7390_0;  alias, 1 drivers
v0x560b9b5cdc90_0 .net "cursor_scan_end", 2 0, v0x560b9b5e74a0_0;  alias, 1 drivers
v0x560b9b5cdd60_0 .net "cursor_scan_start", 2 0, v0x560b9b5e75b0_0;  alias, 1 drivers
v0x560b9b5cde30_0 .net "fb_access", 0 0, L_0x560b9b60f0d0;  alias, 1 drivers
v0x560b9b5cded0_0 .net "fb_ack", 0 0, v0x560b9b5eebd0_0;  1 drivers
v0x560b9b5cdf70_0 .net "fb_address", 15 0, v0x560b9b5c5810_0;  alias, 1 drivers
v0x560b9b5ce060_0 .net "fb_background", 3 0, L_0x560b9b60e420;  1 drivers
v0x560b9b5ce150_0 .net "fb_data", 15 0, v0x560b9b5eed10_0;  1 drivers
v0x560b9b5ce210_0 .var "fb_fcl_col", 2 0;
v0x560b9b5ce2d0_0 .var "fb_fcl_row", 2 0;
v0x560b9b5ce370_0 .net "fb_foreground", 3 0, L_0x560b9b60e4c0;  1 drivers
v0x560b9b5ce460_0 .net "fb_glyph", 7 0, L_0x560b9b60e5b0;  1 drivers
v0x560b9b5ce570_0 .net "graphics_colour", 7 0, v0x560b9b5c8910_0;  1 drivers
v0x560b9b5ce680_0 .net "graphics_enabled", 0 0, v0x560b9b5df000_0;  alias, 1 drivers
v0x560b9b5ce770_0 .net "hsync", 0 0, L_0x560b9b60c880;  1 drivers
v0x560b9b5ce810_0 .var "hsync_pipe", 2 0;
v0x560b9b5ce8d0_0 .net "is_blank", 0 0, L_0x560b9b60b390;  1 drivers
v0x560b9b5cebd0_0 .net "is_border", 0 0, L_0x560b9b6099c0;  1 drivers
v0x560b9b5cec70_0 .net "mode_num", 7 0, v0x560b9b5e0840_0;  alias, 1 drivers
v0x560b9b5ced10_0 .net "palette_sel", 0 0, L_0x560b9b6065f0;  alias, 1 drivers
v0x560b9b5cedb0_0 .var "pixel_clock_counter", 31 0;
v0x560b9b5cee50_0 .net "render_cursor", 0 0, v0x560b9b5c8dd0_0;  1 drivers
v0x560b9b5cef40_0 .net "reset", 0 0, v0x560b9b5ef560_0;  1 drivers
v0x560b9b5cefe0_0 .net "row", 10 0, L_0x560b9b60dc90;  1 drivers
v0x560b9b5cf0a0_0 .net "shifted_row", 10 0, L_0x560b9b609b00;  1 drivers
v0x560b9b5cf160_0 .net "sys_clk", 0 0, v0x560b9b5ef600_0;  1 drivers
v0x560b9b5cf200_0 .net "vga_256_color", 0 0, v0x560b9b5dff30_0;  alias, 1 drivers
v0x560b9b5cf2a0_0 .net "vga_b", 3 0, L_0x560b9b611a10;  alias, 1 drivers
v0x560b9b5cf360_0 .net "vga_dac_idx", 7 0, L_0x560b9b60a3a0;  alias, 1 drivers
v0x560b9b5cf440_0 .net "vga_dac_rd", 17 0, v0x560b9b5de7b0_0;  alias, 1 drivers
v0x560b9b5cf500_0 .net "vga_g", 3 0, L_0x560b9b611930;  alias, 1 drivers
v0x560b9b5cf5a0_0 .net "vga_hsync", 0 0, L_0x560b9b60a230;  alias, 1 drivers
v0x560b9b5cf640_0 .net "vga_r", 3 0, L_0x560b9b611890;  alias, 1 drivers
v0x560b9b5cf700_0 .net "vga_vsync", 0 0, L_0x560b9b60a190;  alias, 1 drivers
v0x560b9b5cf7a0_0 .net "vsync", 0 0, L_0x560b9b60d840;  1 drivers
v0x560b9b5cf870_0 .var "vsync_pipe", 2 0;
L_0x560b9b609920 .arith/sub 11, L_0x560b9b60dc90, L_0x7ef28046e888;
L_0x560b9b609b00 .functor MUXZ 11, L_0x560b9b609920, L_0x7ef28046e840, L_0x560b9b6099c0, C4<>;
L_0x560b9b609c90 .cmp/gt 11, L_0x7ef28046e8d0, L_0x560b9b60dc90;
L_0x560b9b609f90 .cmp/ge 11, L_0x560b9b60dc90, L_0x7ef28046e918;
L_0x560b9b60a190 .part v0x560b9b5cf870_0, 0, 1;
L_0x560b9b60a230 .part v0x560b9b5ce810_0, 0, 1;
L_0x560b9b611320 .part L_0x560b9b609b00, 0, 10;
L_0x560b9b611410 .part L_0x560b9b60e250, 0, 10;
S_0x560b9b549130 .scope module, "FontColorLUT" "FontColorLUT" 5 143, 6 23 0, S_0x560b9b539210;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "render_cursor";
    .port_info 2 /INPUT 8 "glyph";
    .port_info 3 /INPUT 3 "glyph_row";
    .port_info 4 /INPUT 3 "glyph_col";
    .port_info 5 /INPUT 4 "foreground";
    .port_info 6 /INPUT 4 "background";
    .port_info 7 /INPUT 1 "graphics_enabled";
    .port_info 8 /INPUT 8 "graphics_colour";
    .port_info 9 /INPUT 1 "vga_256_color";
    .port_info 10 /INPUT 18 "vga_dac_rd";
    .port_info 11 /INPUT 1 "bright_colors";
    .port_info 12 /INPUT 1 "palette_sel";
    .port_info 13 /INPUT 4 "background_color";
    .port_info 14 /OUTPUT 4 "r";
    .port_info 15 /OUTPUT 4 "g";
    .port_info 16 /OUTPUT 4 "b";
L_0x560b9b611ab0 .functor XOR 1, v0x560b9b5780f0_0, v0x560b9b5c8dd0_0, C4<0>, C4<0>;
v0x560b9b590960_0 .net *"_ivl_12", 0 0, L_0x560b9b611ab0;  1 drivers
v0x560b9b3c7490_0 .net *"_ivl_14", 11 0, L_0x560b9b611b20;  1 drivers
v0x560b9b537630_0 .net *"_ivl_16", 11 0, L_0x560b9b611c90;  1 drivers
v0x560b9b5376f0_0 .net "b", 3 0, L_0x560b9b611a10;  alias, 1 drivers
v0x560b9b5362d0_0 .net "background", 3 0, L_0x560b9b60e420;  alias, 1 drivers
v0x560b9b534f10_0 .net "background_color", 3 0, v0x560b9b5e6a50_0;  alias, 1 drivers
v0x560b9b534ff0_0 .var "background_rgb", 11 0;
v0x560b9b533bb0_0 .net "bright_colors", 0 0, L_0x560b9b6064b0;  alias, 1 drivers
v0x560b9b533c50_0 .net "clk", 0 0, v0x560b9b5efaa0_0;  alias, 1 drivers
v0x560b9b5314f0_0 .net "dac_b", 3 0, L_0x560b9b6117c0;  1 drivers
v0x560b9b5315d0_0 .net "dac_g", 3 0, L_0x560b9b611720;  1 drivers
v0x560b9b578010_0 .net "dac_r", 3 0, L_0x560b9b611680;  1 drivers
v0x560b9b5780f0_0 .var "font_bit", 0 0;
v0x560b9b57d230_0 .net "font_mem_addr", 13 0, L_0x560b9b611500;  1 drivers
v0x560b9b57d310 .array "font_rom", 16383 0, 0 0;
v0x560b9b57b390_0 .net "foreground", 3 0, L_0x560b9b60e4c0;  alias, 1 drivers
v0x560b9b57b470_0 .var "foreground_rgb", 11 0;
v0x560b9b549a90_0 .net "g", 3 0, L_0x560b9b611930;  alias, 1 drivers
v0x560b9b549b70_0 .net "glyph", 7 0, L_0x560b9b60e5b0;  alias, 1 drivers
v0x560b9b543250_0 .net "glyph_col", 2 0, v0x560b9b5ce210_0;  1 drivers
v0x560b9b543310_0 .net "glyph_row", 2 0, v0x560b9b5ce2d0_0;  1 drivers
v0x560b9b556af0 .array "graphics_color_lut", 15 0, 11 0;
v0x560b9b598430_0 .net "graphics_colour", 7 0, v0x560b9b5c8910_0;  alias, 1 drivers
v0x560b9b598510_0 .net "graphics_enabled", 0 0, v0x560b9b5df000_0;  alias, 1 drivers
v0x560b9b550d80_0 .var "graphics_pixel_color_int", 11 0;
v0x560b9b550e40_0 .var "graphics_pixel_colour", 11 0;
v0x560b9b5969f0_0 .net "palette_sel", 0 0, L_0x560b9b6065f0;  alias, 1 drivers
v0x560b9b596ab0_0 .net "r", 3 0, L_0x560b9b611890;  alias, 1 drivers
v0x560b9b416960_0 .net "render_cursor", 0 0, v0x560b9b5c8dd0_0;  alias, 1 drivers
v0x560b9b416a20 .array "text_color_lut", 15 0, 11 0;
v0x560b9b438340_0 .net "vga_256_color", 0 0, v0x560b9b5dff30_0;  alias, 1 drivers
v0x560b9b438400_0 .net "vga_dac_rd", 17 0, v0x560b9b5de7b0_0;  alias, 1 drivers
E_0x560b9b38dc40 .event posedge, v0x560b9b533c50_0;
E_0x560b9b38d850/0 .event anyedge, v0x560b9b438340_0, v0x560b9b578010_0, v0x560b9b5315d0_0, v0x560b9b5314f0_0;
v0x560b9b416a20_0 .array/port v0x560b9b416a20, 0;
v0x560b9b416a20_1 .array/port v0x560b9b416a20, 1;
E_0x560b9b38d850/1 .event anyedge, v0x560b9b598430_0, v0x560b9b534f10_0, v0x560b9b416a20_0, v0x560b9b416a20_1;
v0x560b9b416a20_2 .array/port v0x560b9b416a20, 2;
v0x560b9b416a20_3 .array/port v0x560b9b416a20, 3;
v0x560b9b416a20_4 .array/port v0x560b9b416a20, 4;
v0x560b9b416a20_5 .array/port v0x560b9b416a20, 5;
E_0x560b9b38d850/2 .event anyedge, v0x560b9b416a20_2, v0x560b9b416a20_3, v0x560b9b416a20_4, v0x560b9b416a20_5;
v0x560b9b416a20_6 .array/port v0x560b9b416a20, 6;
v0x560b9b416a20_7 .array/port v0x560b9b416a20, 7;
v0x560b9b416a20_8 .array/port v0x560b9b416a20, 8;
v0x560b9b416a20_9 .array/port v0x560b9b416a20, 9;
E_0x560b9b38d850/3 .event anyedge, v0x560b9b416a20_6, v0x560b9b416a20_7, v0x560b9b416a20_8, v0x560b9b416a20_9;
v0x560b9b416a20_10 .array/port v0x560b9b416a20, 10;
v0x560b9b416a20_11 .array/port v0x560b9b416a20, 11;
v0x560b9b416a20_12 .array/port v0x560b9b416a20, 12;
v0x560b9b416a20_13 .array/port v0x560b9b416a20, 13;
E_0x560b9b38d850/4 .event anyedge, v0x560b9b416a20_10, v0x560b9b416a20_11, v0x560b9b416a20_12, v0x560b9b416a20_13;
v0x560b9b416a20_14 .array/port v0x560b9b416a20, 14;
v0x560b9b416a20_15 .array/port v0x560b9b416a20, 15;
E_0x560b9b38d850/5 .event anyedge, v0x560b9b416a20_14, v0x560b9b416a20_15, v0x560b9b5969f0_0, v0x560b9b533bb0_0;
v0x560b9b556af0_0 .array/port v0x560b9b556af0, 0;
v0x560b9b556af0_1 .array/port v0x560b9b556af0, 1;
v0x560b9b556af0_2 .array/port v0x560b9b556af0, 2;
E_0x560b9b38d850/6 .event anyedge, v0x560b9b598430_0, v0x560b9b556af0_0, v0x560b9b556af0_1, v0x560b9b556af0_2;
v0x560b9b556af0_3 .array/port v0x560b9b556af0, 3;
v0x560b9b556af0_4 .array/port v0x560b9b556af0, 4;
v0x560b9b556af0_5 .array/port v0x560b9b556af0, 5;
v0x560b9b556af0_6 .array/port v0x560b9b556af0, 6;
E_0x560b9b38d850/7 .event anyedge, v0x560b9b556af0_3, v0x560b9b556af0_4, v0x560b9b556af0_5, v0x560b9b556af0_6;
v0x560b9b556af0_7 .array/port v0x560b9b556af0, 7;
v0x560b9b556af0_8 .array/port v0x560b9b556af0, 8;
v0x560b9b556af0_9 .array/port v0x560b9b556af0, 9;
v0x560b9b556af0_10 .array/port v0x560b9b556af0, 10;
E_0x560b9b38d850/8 .event anyedge, v0x560b9b556af0_7, v0x560b9b556af0_8, v0x560b9b556af0_9, v0x560b9b556af0_10;
v0x560b9b556af0_11 .array/port v0x560b9b556af0, 11;
v0x560b9b556af0_12 .array/port v0x560b9b556af0, 12;
v0x560b9b556af0_13 .array/port v0x560b9b556af0, 13;
v0x560b9b556af0_14 .array/port v0x560b9b556af0, 14;
E_0x560b9b38d850/9 .event anyedge, v0x560b9b556af0_11, v0x560b9b556af0_12, v0x560b9b556af0_13, v0x560b9b556af0_14;
v0x560b9b556af0_15 .array/port v0x560b9b556af0, 15;
E_0x560b9b38d850/10 .event anyedge, v0x560b9b556af0_15;
E_0x560b9b38d850 .event/or E_0x560b9b38d850/0, E_0x560b9b38d850/1, E_0x560b9b38d850/2, E_0x560b9b38d850/3, E_0x560b9b38d850/4, E_0x560b9b38d850/5, E_0x560b9b38d850/6, E_0x560b9b38d850/7, E_0x560b9b38d850/8, E_0x560b9b38d850/9, E_0x560b9b38d850/10;
L_0x560b9b611500 .concat [ 3 3 8 0], v0x560b9b5ce210_0, v0x560b9b5ce2d0_0, L_0x560b9b60e5b0;
L_0x560b9b611680 .part v0x560b9b5de7b0_0, 14, 4;
L_0x560b9b611720 .part v0x560b9b5de7b0_0, 8, 4;
L_0x560b9b6117c0 .part v0x560b9b5de7b0_0, 2, 4;
L_0x560b9b611890 .part L_0x560b9b611c90, 8, 4;
L_0x560b9b611930 .part L_0x560b9b611c90, 4, 4;
L_0x560b9b611a10 .part L_0x560b9b611c90, 0, 4;
L_0x560b9b611b20 .functor MUXZ 12, v0x560b9b534ff0_0, v0x560b9b57b470_0, L_0x560b9b611ab0, C4<>;
L_0x560b9b611c90 .functor MUXZ 12, L_0x560b9b611b20, v0x560b9b550e40_0, v0x560b9b5df000_0, C4<>;
S_0x560b9b549f30 .scope module, "FrameBuffer" "FrameBuffer" 5 114, 7 19 0, S_0x560b9b539210;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "sys_clk";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "is_border";
    .port_info 4 /OUTPUT 1 "fb_access";
    .port_info 5 /OUTPUT 16 "fb_address";
    .port_info 6 /INPUT 1 "fb_ack";
    .port_info 7 /INPUT 16 "fb_data";
    .port_info 8 /INPUT 10 "row";
    .port_info 9 /INPUT 10 "col";
    .port_info 10 /INPUT 1 "is_blank";
    .port_info 11 /INPUT 1 "cursor_enabled";
    .port_info 12 /INPUT 15 "cursor_pos";
    .port_info 13 /INPUT 3 "cursor_scan_start";
    .port_info 14 /INPUT 3 "cursor_scan_end";
    .port_info 15 /INPUT 1 "graphics_enabled";
    .port_info 16 /OUTPUT 8 "glyph";
    .port_info 17 /OUTPUT 4 "background";
    .port_info 18 /OUTPUT 4 "foreground";
    .port_info 19 /OUTPUT 1 "render_cursor";
    .port_info 20 /INPUT 1 "vga_256_color";
    .port_info 21 /OUTPUT 8 "graphics_colour";
L_0x560b9b60dbd0 .functor OR 1, L_0x560b9b6099c0, L_0x560b9b60e650, C4<0>, C4<0>;
v0x560b9b5c6b70_0 .net *"_ivl_10", 15 0, L_0x560b9b60e780;  1 drivers
L_0x7ef28046ea38 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x560b9b5c6c70_0 .net/2u *"_ivl_12", 0 0, L_0x7ef28046ea38;  1 drivers
L_0x7ef28046ea80 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x560b9b5c6d50_0 .net/2u *"_ivl_14", 0 0, L_0x7ef28046ea80;  1 drivers
v0x560b9b5c6e40_0 .net *"_ivl_16", 10 0, L_0x560b9b60e900;  1 drivers
L_0x7ef28046eac8 .functor BUFT 1, C4<00000010000>, C4<0>, C4<0>, C4<0>;
v0x560b9b5c6f20_0 .net/2u *"_ivl_18", 10 0, L_0x7ef28046eac8;  1 drivers
v0x560b9b5c7000_0 .net *"_ivl_20", 10 0, L_0x560b9b60ea80;  1 drivers
L_0x7ef28046eb10 .functor BUFT 1, C4<00001010000>, C4<0>, C4<0>, C4<0>;
v0x560b9b5c70e0_0 .net/2u *"_ivl_22", 10 0, L_0x7ef28046eb10;  1 drivers
v0x560b9b5c71c0_0 .net *"_ivl_25", 10 0, L_0x560b9b60ebc0;  1 drivers
L_0x7ef28046eb58 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x560b9b5c72a0_0 .net/2u *"_ivl_26", 0 0, L_0x7ef28046eb58;  1 drivers
v0x560b9b5c7410_0 .net *"_ivl_28", 10 0, L_0x560b9b60ed50;  1 drivers
L_0x7ef28046eba0 .functor BUFT 1, C4<00000001000>, C4<0>, C4<0>, C4<0>;
v0x560b9b5c74f0_0 .net/2u *"_ivl_30", 10 0, L_0x7ef28046eba0;  1 drivers
v0x560b9b5c75d0_0 .net *"_ivl_32", 10 0, L_0x560b9b60ee90;  1 drivers
v0x560b9b5c76b0_0 .net *"_ivl_34", 10 0, L_0x560b9b60f030;  1 drivers
L_0x7ef28046ebe8 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x560b9b5c7790_0 .net/2u *"_ivl_40", 3 0, L_0x7ef28046ebe8;  1 drivers
v0x560b9b5c7870_0 .net *"_ivl_43", 8 0, L_0x560b9b60f3e0;  1 drivers
L_0x7ef28046ec30 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x560b9b5c7950_0 .net/2u *"_ivl_46", 3 0, L_0x7ef28046ec30;  1 drivers
v0x560b9b5c7a30_0 .net *"_ivl_49", 8 0, L_0x560b9b60f680;  1 drivers
v0x560b9b5c7b10_0 .net *"_ivl_5", 0 0, L_0x560b9b60e650;  1 drivers
v0x560b9b5c7bd0_0 .net *"_ivl_7", 0 0, L_0x560b9b60dbd0;  1 drivers
L_0x7ef28046e9f0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x560b9b5c7c90_0 .net/2u *"_ivl_8", 15 0, L_0x7ef28046e9f0;  1 drivers
v0x560b9b5c7d70_0 .net "background", 3 0, L_0x560b9b60e420;  alias, 1 drivers
v0x560b9b5c7e30_0 .net "clk", 0 0, v0x560b9b5efaa0_0;  alias, 1 drivers
v0x560b9b5c7ed0_0 .net "col", 9 0, L_0x560b9b611410;  1 drivers
v0x560b9b5c7fa0_0 .net "cursor_enabled", 0 0, L_0x560b9b606550;  alias, 1 drivers
v0x560b9b5c8040_0 .net "cursor_pos", 14 0, v0x560b9b5e7390_0;  alias, 1 drivers
v0x560b9b5c8120_0 .net "cursor_scan_end", 2 0, v0x560b9b5e74a0_0;  alias, 1 drivers
v0x560b9b5c8200_0 .net "cursor_scan_start", 2 0, v0x560b9b5e75b0_0;  alias, 1 drivers
v0x560b9b5c82e0_0 .net "fb_access", 0 0, L_0x560b9b60f0d0;  alias, 1 drivers
v0x560b9b5c83b0_0 .net "fb_ack", 0 0, v0x560b9b5eebd0_0;  alias, 1 drivers
v0x560b9b5c8450_0 .net "fb_address", 15 0, v0x560b9b5c5810_0;  alias, 1 drivers
v0x560b9b5c84f0_0 .net "fb_data", 15 0, v0x560b9b5eed10_0;  alias, 1 drivers
v0x560b9b5c85e0_0 .net "foreground", 3 0, L_0x560b9b60e4c0;  alias, 1 drivers
v0x560b9b5c86a0_0 .net "glyph", 7 0, L_0x560b9b60e5b0;  alias, 1 drivers
v0x560b9b5c8770_0 .net "glyph_row", 2 0, L_0x560b9b60f340;  1 drivers
v0x560b9b5c8830_0 .net "graphics_col", 12 0, L_0x560b9b60f7b0;  1 drivers
v0x560b9b5c8910_0 .var "graphics_colour", 7 0;
v0x560b9b5c8a00_0 .net "graphics_enabled", 0 0, v0x560b9b5df000_0;  alias, 1 drivers
v0x560b9b5c8ad0_0 .net "graphics_row", 12 0, L_0x560b9b60f590;  1 drivers
v0x560b9b5c8b70_0 .net "is_blank", 0 0, L_0x560b9b60b390;  alias, 1 drivers
v0x560b9b5c8c30_0 .net "is_border", 0 0, L_0x560b9b6099c0;  alias, 1 drivers
v0x560b9b5c8cf0_0 .var "pixel_word_offs", 2 0;
v0x560b9b5c8dd0_0 .var "render_cursor", 0 0;
v0x560b9b5c8ea0_0 .net "reset", 0 0, v0x560b9b5ef560_0;  alias, 1 drivers
v0x560b9b5c8f90_0 .net "row", 9 0, L_0x560b9b611320;  1 drivers
v0x560b9b5c9030_0 .net "sys_clk", 0 0, v0x560b9b5ef600_0;  alias, 1 drivers
v0x560b9b5c90d0_0 .net "text_address", 11 0, L_0x560b9b60f190;  1 drivers
v0x560b9b5c9190_0 .net "vga_256_color", 0 0, v0x560b9b5dff30_0;  alias, 1 drivers
v0x560b9b5c9260_0 .net "vga_q", 15 0, v0x560b9b5c44b0_0;  1 drivers
v0x560b9b5c9350_0 .var "vga_valid", 0 0;
E_0x560b9b354c20/0 .event anyedge, v0x560b9b438340_0, v0x560b9b5c8cf0_0, v0x560b9b5c44b0_0, v0x560b9b5c44b0_0;
E_0x560b9b354c20/1 .event anyedge, v0x560b9b5c44b0_0, v0x560b9b5c44b0_0, v0x560b9b5c44b0_0, v0x560b9b5c44b0_0;
E_0x560b9b354c20/2 .event anyedge, v0x560b9b5c44b0_0, v0x560b9b5c44b0_0, v0x560b9b5c8cf0_0, v0x560b9b5c44b0_0;
E_0x560b9b354c20/3 .event anyedge, v0x560b9b5c44b0_0, v0x560b9b5c8c30_0, v0x560b9b5c9350_0;
E_0x560b9b354c20 .event/or E_0x560b9b354c20/0, E_0x560b9b354c20/1, E_0x560b9b354c20/2, E_0x560b9b354c20/3;
L_0x560b9b60e420 .part L_0x560b9b60e780, 12, 4;
L_0x560b9b60e4c0 .part L_0x560b9b60e780, 8, 4;
L_0x560b9b60e5b0 .part L_0x560b9b60e780, 0, 8;
L_0x560b9b60e650 .reduce/nor v0x560b9b5c9350_0;
L_0x560b9b60e780 .functor MUXZ 16, v0x560b9b5c44b0_0, L_0x7ef28046e9f0, L_0x560b9b60dbd0, C4<>;
L_0x560b9b60e900 .concat [ 10 1 0 0], L_0x560b9b611320, L_0x7ef28046ea80;
L_0x560b9b60ea80 .arith/div 11, L_0x560b9b60e900, L_0x7ef28046eac8;
L_0x560b9b60ebc0 .arith/mult 11, L_0x560b9b60ea80, L_0x7ef28046eb10;
L_0x560b9b60ed50 .concat [ 10 1 0 0], L_0x560b9b611410, L_0x7ef28046eb58;
L_0x560b9b60ee90 .arith/div 11, L_0x560b9b60ed50, L_0x7ef28046eba0;
L_0x560b9b60f030 .arith/sum 11, L_0x560b9b60ebc0, L_0x560b9b60ee90;
L_0x560b9b60f190 .concat [ 11 1 0 0], L_0x560b9b60f030, L_0x7ef28046ea38;
L_0x560b9b60f340 .part L_0x560b9b611320, 1, 3;
L_0x560b9b60f3e0 .part L_0x560b9b611320, 1, 9;
L_0x560b9b60f590 .concat [ 9 4 0 0], L_0x560b9b60f3e0, L_0x7ef28046ebe8;
L_0x560b9b60f680 .part L_0x560b9b611410, 1, 9;
L_0x560b9b60f7b0 .concat [ 9 4 0 0], L_0x560b9b60f680, L_0x7ef28046ec30;
L_0x560b9b611190 .ufunc/vec4 TD_$unit.get_video_mode, 2, v0x560b9b5df000_0, v0x560b9b5dff30_0 (v0x560b9b59af40_0, v0x560b9b59b040_0) S_0x560b9b550760;
S_0x560b9b42a2d0 .scope module, "FBPrefetch" "FBPrefetch" 7 84, 8 20 0, S_0x560b9b549f30;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "sys_clk";
    .port_info 1 /INPUT 1 "vga_clk";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 2 "mode";
    .port_info 4 /INPUT 10 "row";
    .port_info 5 /INPUT 10 "col";
    .port_info 6 /OUTPUT 16 "fb_address";
    .port_info 7 /OUTPUT 1 "fb_access";
    .port_info 8 /INPUT 1 "fb_ack";
    .port_info 9 /INPUT 16 "fb_data";
    .port_info 10 /OUTPUT 16 "q";
P_0x560b9b43aaf0 .param/l "cols" 1 8 32, +C4<00000000000000000000001010000000>;
P_0x560b9b43ab30 .param/l "rows" 1 8 33, +C4<00000000000000000000000110010000>;
L_0x560b9b60f2d0 .functor NOT 1, v0x560b9b5eebd0_0, C4<0>, C4<0>, C4<0>;
L_0x560b9b60f0d0 .functor AND 1, L_0x560b9b60f9e0, L_0x560b9b60f2d0, C4<1>, C4<1>;
L_0x560b9b610cf0 .functor AND 1, v0x560b9b5c54e0_0, L_0x560b9b610650, C4<1>, C4<1>;
v0x560b9b5c4850_0 .net *"_ivl_12", 31 0, L_0x560b9b60fbb0;  1 drivers
L_0x7ef28046ed08 .functor BUFT 1, C4<0000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x560b9b5c4950_0 .net *"_ivl_15", 21 0, L_0x7ef28046ed08;  1 drivers
L_0x7ef28046ed50 .functor BUFT 1, C4<00000000000000000000000110001111>, C4<0>, C4<0>, C4<0>;
v0x560b9b5c4a30_0 .net/2u *"_ivl_16", 31 0, L_0x7ef28046ed50;  1 drivers
v0x560b9b5c4af0_0 .net *"_ivl_18", 0 0, L_0x560b9b60fca0;  1 drivers
v0x560b9b5c4bb0_0 .net *"_ivl_2", 0 0, L_0x560b9b60f9e0;  1 drivers
L_0x7ef28046ed98 .functor BUFT 1, C4<0000000000>, C4<0>, C4<0>, C4<0>;
v0x560b9b5c4c70_0 .net/2u *"_ivl_20", 9 0, L_0x7ef28046ed98;  1 drivers
L_0x7ef28046ede0 .functor BUFT 1, C4<0000000001>, C4<0>, C4<0>, C4<0>;
v0x560b9b5c4d50_0 .net/2u *"_ivl_22", 9 0, L_0x7ef28046ede0;  1 drivers
v0x560b9b5c4e30_0 .net *"_ivl_24", 9 0, L_0x560b9b60fe10;  1 drivers
L_0x7ef28046ee28 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x560b9b5c4f10_0 .net/2u *"_ivl_28", 7 0, L_0x7ef28046ee28;  1 drivers
L_0x7ef28046ee70 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x560b9b5c5080_0 .net/2u *"_ivl_34", 3 0, L_0x7ef28046ee70;  1 drivers
v0x560b9b5c5160_0 .net *"_ivl_37", 8 0, L_0x560b9b6103e0;  1 drivers
v0x560b9b5c5240_0 .net *"_ivl_4", 0 0, L_0x560b9b60f2d0;  1 drivers
v0x560b9b5c5320_0 .net "col", 9 0, L_0x560b9b611410;  alias, 1 drivers
v0x560b9b5c5400_0 .net "col_address", 7 0, L_0x560b9b610140;  1 drivers
v0x560b9b5c54e0_0 .var "do_next_row", 0 0;
v0x560b9b5c55a0_0 .net "fb_access", 0 0, L_0x560b9b60f0d0;  alias, 1 drivers
v0x560b9b5c5660_0 .net "fb_ack", 0 0, v0x560b9b5eebd0_0;  alias, 1 drivers
v0x560b9b5c5810_0 .var "fb_address", 15 0;
v0x560b9b5c58d0_0 .net "fb_data", 15 0, v0x560b9b5eed10_0;  alias, 1 drivers
v0x560b9b5c5990_0 .net "graphics_row", 12 0, L_0x560b9b6104b0;  1 drivers
v0x560b9b5c5a50_0 .net/2u "mode", 1 0, L_0x560b9b611190;  1 drivers
v0x560b9b5c5b30_0 .net "next_row", 9 0, L_0x560b9b60ff70;  1 drivers
v0x560b9b5c5c10_0 .net "q", 15 0, v0x560b9b5c44b0_0;  alias, 1 drivers
v0x560b9b5c5d00_0 .net "reset", 0 0, v0x560b9b5ef560_0;  alias, 1 drivers
v0x560b9b5c5dd0_0 .net "row", 9 0, L_0x560b9b611320;  alias, 1 drivers
v0x560b9b5c5e70_0 .net "row_base", 9 0, L_0x560b9b610230;  1 drivers
v0x560b9b5c5f50_0 .net/2u "sync_mode", 1 0, L_0x560b9b6110f0;  1 drivers
v0x560b9b5c6030_0 .net "sync_ready", 0 0, L_0x560b9b610650;  1 drivers
v0x560b9b5c6100_0 .net "sync_row", 9 0, L_0x560b9b610f40;  1 drivers
v0x560b9b5c61c0_0 .net "sys_address", 8 0, L_0x560b9b60f8f0;  1 drivers
v0x560b9b5c62b0_0 .net "sys_clk", 0 0, v0x560b9b5ef600_0;  alias, 1 drivers
v0x560b9b5c6350_0 .var "sys_cur_buffer", 0 0;
v0x560b9b5c63f0_0 .net "sys_load", 0 0, L_0x560b9b6108a0;  1 drivers
v0x560b9b5c6490_0 .var/2u "sys_mode", 1 0;
v0x560b9b5c6570_0 .var "sys_next_row", 9 0;
v0x560b9b5c6650_0 .var "vga_address", 8 0;
v0x560b9b5c6710_0 .net "vga_clk", 0 0, v0x560b9b5efaa0_0;  alias, 1 drivers
v0x560b9b5c67b0_0 .var "vga_cur_buffer", 0 0;
v0x560b9b5c6850_0 .var "words_done", 7 0;
v0x560b9b5c6930_0 .var "words_per_row", 7 0;
E_0x560b9b378840/0 .event anyedge, v0x560b9b5c5a50_0, v0x560b9b5c67b0_0, v0x560b9b5c5320_0, v0x560b9b5c5320_0;
E_0x560b9b378840/1 .event anyedge, v0x560b9b5c5320_0;
E_0x560b9b378840 .event/or E_0x560b9b378840/0, E_0x560b9b378840/1;
E_0x560b9b5c2470 .event anyedge, v0x560b9b5c6490_0, v0x560b9b5c6570_0, v0x560b9b5c6570_0;
E_0x560b9b5c24b0 .event anyedge, v0x560b9b5c5a50_0, v0x560b9b5c5dd0_0, v0x560b9b5c5dd0_0;
E_0x560b9b391680 .event posedge, v0x560b9b5c35b0_0, v0x560b9b45af00_0;
E_0x560b9b391710 .event anyedge, v0x560b9b5c5320_0, v0x560b9b5c5a50_0, v0x560b9b5c5dd0_0, v0x560b9b5c5dd0_0;
E_0x560b9b391780 .event anyedge, v0x560b9b5c6490_0;
E_0x560b9b391820/0 .event anyedge, v0x560b9b5c5a50_0, v0x560b9b5c5e70_0, v0x560b9b5c5400_0, v0x560b9b5c5990_0;
E_0x560b9b391820/1 .event anyedge, v0x560b9b5c5990_0, v0x560b9b5c5e70_0;
E_0x560b9b391820 .event/or E_0x560b9b391820/0, E_0x560b9b391820/1;
L_0x560b9b60f8f0 .concat [ 8 1 0 0], v0x560b9b5c6850_0, v0x560b9b5c6350_0;
L_0x560b9b60f9e0 .cmp/gt 8, v0x560b9b5c6930_0, v0x560b9b5c6850_0;
L_0x560b9b60fbb0 .concat [ 10 22 0 0], L_0x560b9b611320, L_0x7ef28046ed08;
L_0x560b9b60fca0 .cmp/eq 32, L_0x560b9b60fbb0, L_0x7ef28046ed50;
L_0x560b9b60fe10 .arith/sum 10, L_0x560b9b611320, L_0x7ef28046ede0;
L_0x560b9b60ff70 .functor MUXZ 10, L_0x560b9b60fe10, L_0x7ef28046ed98, L_0x560b9b60fca0, C4<>;
L_0x560b9b610140 .functor MUXZ 8, v0x560b9b5c6850_0, L_0x7ef28046ee28, L_0x560b9b6108a0, C4<>;
L_0x560b9b610230 .functor MUXZ 10, v0x560b9b5c6570_0, L_0x560b9b610f40, L_0x560b9b6108a0, C4<>;
L_0x560b9b6103e0 .part L_0x560b9b610230, 1, 9;
L_0x560b9b6104b0 .concat [ 9 4 0 0], L_0x560b9b6103e0, L_0x7ef28046ee70;
L_0x560b9b610e40 .concat [ 2 10 0 0], L_0x560b9b611190, L_0x560b9b60ff70;
L_0x560b9b610f40 .part v0x560b9b5c3710_0, 2, 10;
L_0x560b9b6110f0 .part v0x560b9b5c3710_0, 0, 2;
S_0x560b9b38eb80 .scope module, "RowSync" "MCP" 8 100, 9 24 0, S_0x560b9b42a2d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "reset";
    .port_info 1 /INPUT 1 "clk_a";
    .port_info 2 /OUTPUT 1 "a_ready";
    .port_info 3 /INPUT 1 "a_send";
    .port_info 4 /INPUT 12 "a_datain";
    .port_info 5 /INPUT 1 "clk_b";
    .port_info 6 /OUTPUT 12 "b_data";
    .port_info 7 /OUTPUT 1 "b_load";
P_0x560b9b391530 .param/l "reset_val" 0 9 25, C4<111111111111>;
P_0x560b9b391570 .param/l "width" 0 9 24, +C4<00000000000000000000000000001100>;
L_0x560b9b60feb0 .functor NOT 1, v0x560b9b5c3650_0, C4<0>, C4<0>, C4<0>;
L_0x560b9b610650 .functor OR 1, L_0x560b9b610ad0, L_0x560b9b60feb0, C4<0>, C4<0>;
L_0x560b9b610760 .functor AND 1, L_0x560b9b610cf0, L_0x560b9b610650, C4<1>, C4<1>;
v0x560b9b5c2d80_0 .net *"_ivl_0", 0 0, L_0x560b9b60feb0;  1 drivers
v0x560b9b5c2e20_0 .net "a_ack", 0 0, L_0x560b9b610ad0;  1 drivers
v0x560b9b5c2ec0_0 .net "a_datain", 11 0, L_0x560b9b610e40;  1 drivers
v0x560b9b5c2f60_0 .var "a_en", 0 0;
v0x560b9b5c3000_0 .net "a_load", 0 0, L_0x560b9b610760;  1 drivers
v0x560b9b5c30f0_0 .net "a_ready", 0 0, L_0x560b9b610650;  alias, 1 drivers
v0x560b9b5c3190_0 .net "a_send", 0 0, L_0x560b9b610cf0;  1 drivers
v0x560b9b5c3250_0 .net "b_ack", 0 0, L_0x560b9b610960;  1 drivers
v0x560b9b5c32f0_0 .net "b_data", 11 0, v0x560b9b5c3710_0;  1 drivers
v0x560b9b5c33d0_0 .net "b_load", 0 0, L_0x560b9b6108a0;  alias, 1 drivers
v0x560b9b5c3470_0 .net "clk_a", 0 0, v0x560b9b5efaa0_0;  alias, 1 drivers
v0x560b9b5c3510_0 .net "clk_b", 0 0, v0x560b9b5ef600_0;  alias, 1 drivers
v0x560b9b5c35b0_0 .net "reset", 0 0, v0x560b9b5ef560_0;  alias, 1 drivers
v0x560b9b5c3650_0 .var "tx_busy", 0 0;
v0x560b9b5c3710_0 .var "tx_sample", 11 0;
E_0x560b9b38edb0 .event posedge, v0x560b9b5c35b0_0, v0x560b9b533c50_0;
S_0x560b9b448e90 .scope module, "AAckPulse" "SyncPulse" 9 49, 10 19 0, S_0x560b9b38eb80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "p";
    .port_info 4 /OUTPUT 1 "q";
L_0x560b9b610ad0 .functor XOR 1, v0x560b9b410200_0, v0x560b9b3d0c30_0, C4<0>, C4<0>;
L_0x560b9b610b90 .functor BUFZ 1, v0x560b9b3d0c30_0, C4<0>, C4<0>, C4<0>;
v0x560b9b3d0a60_0 .net "clk", 0 0, v0x560b9b5efaa0_0;  alias, 1 drivers
v0x560b9b3d0b70_0 .net "d", 0 0, L_0x560b9b610960;  alias, 1 drivers
v0x560b9b3d0c30_0 .var "last_val", 0 0;
v0x560b9b3d0cd0_0 .net "p", 0 0, L_0x560b9b610ad0;  alias, 1 drivers
v0x560b9b3d0d70_0 .net "q", 0 0, L_0x560b9b610b90;  1 drivers
o0x7ef2804b80c8 .functor BUFZ 1, C4<z>; HiZ drive
v0x560b9b3bda00_0 .net "reset", 0 0, o0x7ef2804b80c8;  0 drivers
v0x560b9b3bdaa0_0 .net "synced", 0 0, v0x560b9b410200_0;  1 drivers
S_0x560b9b4490c0 .scope module, "BitSync" "BitSync" 10 37, 11 19 0, S_0x560b9b448e90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "q";
v0x560b9b3918a0_0 .net "clk", 0 0, v0x560b9b5efaa0_0;  alias, 1 drivers
v0x560b9b410090_0 .net "d", 0 0, L_0x560b9b610960;  alias, 1 drivers
v0x560b9b410130_0 .var "p1", 0 0;
v0x560b9b410200_0 .var "p2", 0 0;
v0x560b9b4102c0_0 .net "q", 0 0, v0x560b9b410200_0;  alias, 1 drivers
v0x560b9b4103d0_0 .net "reset", 0 0, o0x7ef2804b80c8;  alias, 0 drivers
E_0x560b9b38ef80 .event posedge, v0x560b9b4103d0_0, v0x560b9b533c50_0;
S_0x560b9b3bdc00 .scope module, "BLoadPulse" "SyncPulse" 9 44, 10 19 0, S_0x560b9b38eb80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "p";
    .port_info 4 /OUTPUT 1 "q";
L_0x560b9b6108a0 .functor XOR 1, v0x560b9b397ac0_0, v0x560b9b354560_0, C4<0>, C4<0>;
L_0x560b9b610960 .functor BUFZ 1, v0x560b9b354560_0, C4<0>, C4<0>, C4<0>;
v0x560b9b397dd0_0 .net "clk", 0 0, v0x560b9b5ef600_0;  alias, 1 drivers
v0x560b9b354490_0 .net "d", 0 0, v0x560b9b5c2f60_0;  1 drivers
v0x560b9b354560_0 .var "last_val", 0 0;
v0x560b9b354630_0 .net "p", 0 0, L_0x560b9b6108a0;  alias, 1 drivers
v0x560b9b3546d0_0 .net "q", 0 0, L_0x560b9b610960;  alias, 1 drivers
o0x7ef2804b8428 .functor BUFZ 1, C4<z>; HiZ drive
v0x560b9b354810_0 .net "reset", 0 0, o0x7ef2804b8428;  0 drivers
v0x560b9b3548b0_0 .net "synced", 0 0, v0x560b9b397ac0_0;  1 drivers
S_0x560b9b45acb0 .scope module, "BitSync" "BitSync" 10 37, 11 19 0, S_0x560b9b3bdc00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "q";
v0x560b9b45af00_0 .net "clk", 0 0, v0x560b9b5ef600_0;  alias, 1 drivers
v0x560b9b45afe0_0 .net "d", 0 0, v0x560b9b5c2f60_0;  alias, 1 drivers
v0x560b9b3979f0_0 .var "p1", 0 0;
v0x560b9b397ac0_0 .var "p2", 0 0;
v0x560b9b397b80_0 .net "q", 0 0, v0x560b9b397ac0_0;  alias, 1 drivers
v0x560b9b397c90_0 .net "reset", 0 0, o0x7ef2804b8428;  alias, 0 drivers
E_0x560b9b4104d0 .event posedge, v0x560b9b397c90_0, v0x560b9b45af00_0;
S_0x560b9b5c3940 .scope module, "VGAPrefetchRAM" "VGAPrefetchRAM_sim" 8 43, 12 8 0, S_0x560b9b42a2d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 9 "address_a";
    .port_info 1 /INPUT 9 "address_b";
    .port_info 2 /INPUT 1 "clock_a";
    .port_info 3 /INPUT 1 "clock_b";
    .port_info 4 /INPUT 16 "data_a";
    .port_info 5 /INPUT 16 "data_b";
    .port_info 6 /INPUT 1 "wren_a";
    .port_info 7 /INPUT 1 "wren_b";
    .port_info 8 /OUTPUT 16 "q_a";
    .port_info 9 /OUTPUT 16 "q_b";
v0x560b9b5c3c50_0 .net "address_a", 8 0, L_0x560b9b60f8f0;  alias, 1 drivers
v0x560b9b5c3d50_0 .net "address_b", 8 0, v0x560b9b5c6650_0;  1 drivers
v0x560b9b5c3e30_0 .net "clock_a", 0 0, v0x560b9b5ef600_0;  alias, 1 drivers
v0x560b9b5c3ed0_0 .net "clock_b", 0 0, v0x560b9b5efaa0_0;  alias, 1 drivers
v0x560b9b5c4000_0 .net "data_a", 15 0, v0x560b9b5eed10_0;  alias, 1 drivers
L_0x7ef28046ec78 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x560b9b5c40c0_0 .net "data_b", 15 0, L_0x7ef28046ec78;  1 drivers
v0x560b9b5c41a0_0 .var/i "i", 31 0;
v0x560b9b5c4280 .array "mem", 511 0, 15 0;
v0x560b9b5c4340_0 .var "q_a", 15 0;
v0x560b9b5c44b0_0 .var "q_b", 15 0;
v0x560b9b5c4590_0 .net "wren_a", 0 0, v0x560b9b5eebd0_0;  alias, 1 drivers
L_0x7ef28046ecc0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x560b9b5c4650_0 .net "wren_b", 0 0, L_0x7ef28046ecc0;  1 drivers
E_0x560b9b5c3bf0 .event posedge, v0x560b9b45af00_0;
S_0x560b9b5c96d0 .scope module, "VGASync" "VGASync" 5 97, 13 23 0, S_0x560b9b539210;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 8 "mode_num";
    .port_info 3 /OUTPUT 1 "vsync";
    .port_info 4 /OUTPUT 1 "hsync";
    .port_info 5 /OUTPUT 1 "is_blank";
    .port_info 6 /OUTPUT 11 "row";
    .port_info 7 /OUTPUT 11 "col";
    .port_info 8 /OUTPUT 1 "V_BLANK";
    .port_info 9 /OUTPUT 1 "H_BLANK";
L_0x560b9b60a950 .functor OR 1, L_0x560b9b60a5e0, L_0x560b9b60aa80, C4<0>, C4<0>;
L_0x560b9b60b080 .functor OR 1, L_0x560b9b60ad50, L_0x560b9b60b1b0, C4<0>, C4<0>;
L_0x560b9b60b390 .functor OR 1, L_0x560b9b60a950, L_0x560b9b60b080, C4<0>, C4<0>;
L_0x560b9b60b4a0 .functor BUFZ 1, L_0x560b9b60a950, C4<0>, C4<0>, C4<0>;
L_0x560b9b60b540 .functor BUFZ 1, L_0x560b9b60b080, C4<0>, C4<0>, C4<0>;
L_0x560b9b60b140 .functor AND 1, L_0x560b9b60c0f0, L_0x560b9b60c610, C4<1>, C4<1>;
L_0x560b9b60c880 .functor NOT 1, L_0x560b9b60b140, C4<0>, C4<0>, C4<0>;
L_0x560b9b60cce0 .functor AND 1, L_0x560b9b60d1e0, L_0x560b9b60d370, C4<1>, C4<1>;
L_0x560b9b60d840 .functor NOT 1, L_0x560b9b60cce0, C4<0>, C4<0>, C4<0>;
v0x560b9b5c99b0_0 .net "H_BLANK", 0 0, L_0x560b9b60b540;  alias, 1 drivers
v0x560b9b5c9a90_0 .net "V_BLANK", 0 0, L_0x560b9b60b4a0;  alias, 1 drivers
v0x560b9b5c9b50_0 .net *"_ivl_10", 10 0, L_0x560b9b60a8b0;  1 drivers
L_0x7ef28046e9a8 .functor BUFT 1, C4<00000000000>, C4<0>, C4<0>, C4<0>;
v0x560b9b5c9c10_0 .net/2u *"_ivl_100", 10 0, L_0x7ef28046e9a8;  1 drivers
v0x560b9b5c9cf0_0 .net *"_ivl_103", 10 0, L_0x560b9b60df60;  1 drivers
v0x560b9b5c9e20_0 .net *"_ivl_104", 10 0, L_0x560b9b60e000;  1 drivers
v0x560b9b5c9f00_0 .net *"_ivl_12", 0 0, L_0x560b9b60aa80;  1 drivers
v0x560b9b5c9fc0_0 .net *"_ivl_17", 10 0, L_0x560b9b60ac60;  1 drivers
v0x560b9b5ca0a0_0 .net *"_ivl_18", 0 0, L_0x560b9b60ad50;  1 drivers
v0x560b9b5ca160_0 .net *"_ivl_21", 10 0, L_0x560b9b60ae40;  1 drivers
v0x560b9b5ca240_0 .net *"_ivl_23", 10 0, L_0x560b9b60af40;  1 drivers
v0x560b9b5ca320_0 .net *"_ivl_24", 10 0, L_0x560b9b60afe0;  1 drivers
v0x560b9b5ca400_0 .net *"_ivl_26", 0 0, L_0x560b9b60b1b0;  1 drivers
v0x560b9b5ca4c0_0 .net *"_ivl_3", 10 0, L_0x560b9b60a540;  1 drivers
v0x560b9b5ca5a0_0 .net *"_ivl_37", 10 0, L_0x560b9b60b5b0;  1 drivers
v0x560b9b5ca680_0 .net *"_ivl_39", 10 0, L_0x560b9b60b6d0;  1 drivers
v0x560b9b5ca760_0 .net *"_ivl_4", 0 0, L_0x560b9b60a5e0;  1 drivers
v0x560b9b5ca820_0 .net *"_ivl_43", 10 0, L_0x560b9b60b940;  1 drivers
v0x560b9b5ca900_0 .net *"_ivl_45", 10 0, L_0x560b9b60b9e0;  1 drivers
v0x560b9b5ca9e0_0 .net *"_ivl_49", 10 0, L_0x560b9b60bc60;  1 drivers
v0x560b9b5caac0_0 .net *"_ivl_50", 10 0, L_0x560b9b60ba80;  1 drivers
v0x560b9b5caba0_0 .net *"_ivl_53", 10 0, L_0x560b9b60be50;  1 drivers
v0x560b9b5cac80_0 .net *"_ivl_54", 10 0, L_0x560b9b60bfb0;  1 drivers
v0x560b9b5cad60_0 .net *"_ivl_56", 0 0, L_0x560b9b60c0f0;  1 drivers
v0x560b9b5cae20_0 .net *"_ivl_59", 10 0, L_0x560b9b60c2b0;  1 drivers
v0x560b9b5caf00_0 .net *"_ivl_61", 10 0, L_0x560b9b60c350;  1 drivers
v0x560b9b5cafe0_0 .net *"_ivl_62", 10 0, L_0x560b9b60c4d0;  1 drivers
v0x560b9b5cb0c0_0 .net *"_ivl_64", 0 0, L_0x560b9b60c610;  1 drivers
v0x560b9b5cb180_0 .net *"_ivl_67", 0 0, L_0x560b9b60b140;  1 drivers
v0x560b9b5cb240_0 .net *"_ivl_7", 10 0, L_0x560b9b60a680;  1 drivers
v0x560b9b5cb320_0 .net *"_ivl_71", 10 0, L_0x560b9b60c990;  1 drivers
v0x560b9b5cb400_0 .net *"_ivl_72", 10 0, L_0x560b9b60cc40;  1 drivers
v0x560b9b5cb4e0_0 .net *"_ivl_75", 10 0, L_0x560b9b60cef0;  1 drivers
v0x560b9b5cb7d0_0 .net *"_ivl_76", 10 0, L_0x560b9b60cf90;  1 drivers
v0x560b9b5cb8b0_0 .net *"_ivl_78", 0 0, L_0x560b9b60d1e0;  1 drivers
v0x560b9b5cb970_0 .net *"_ivl_81", 10 0, L_0x560b9b60d2d0;  1 drivers
v0x560b9b5cba50_0 .net *"_ivl_83", 10 0, L_0x560b9b60d490;  1 drivers
v0x560b9b5cbb30_0 .net *"_ivl_84", 10 0, L_0x560b9b60d530;  1 drivers
v0x560b9b5cbc10_0 .net *"_ivl_86", 0 0, L_0x560b9b60d370;  1 drivers
v0x560b9b5cbcd0_0 .net *"_ivl_89", 0 0, L_0x560b9b60cce0;  1 drivers
v0x560b9b5cbd90_0 .net *"_ivl_9", 10 0, L_0x560b9b60a750;  1 drivers
L_0x7ef28046e960 .functor BUFT 1, C4<00000000000>, C4<0>, C4<0>, C4<0>;
v0x560b9b5cbe70_0 .net/2u *"_ivl_92", 10 0, L_0x7ef28046e960;  1 drivers
v0x560b9b5cbf50_0 .net *"_ivl_95", 10 0, L_0x560b9b60d950;  1 drivers
v0x560b9b5cc030_0 .net *"_ivl_96", 10 0, L_0x560b9b60db30;  1 drivers
v0x560b9b5cc110_0 .net "clk", 0 0, v0x560b9b5efaa0_0;  alias, 1 drivers
v0x560b9b5cc1b0_0 .net "col", 10 0, L_0x560b9b60e250;  alias, 1 drivers
v0x560b9b5cc290_0 .net "h_blank", 0 0, L_0x560b9b60b080;  1 drivers
v0x560b9b5cc350_0 .net "h_sync_width", 10 0, L_0x560b9b60b770;  1 drivers
v0x560b9b5cc430_0 .var "hcount", 10 0;
v0x560b9b5cc510_0 .net "hsync", 0 0, L_0x560b9b60c880;  alias, 1 drivers
v0x560b9b5cc5d0_0 .net "is_blank", 0 0, L_0x560b9b60b390;  alias, 1 drivers
v0x560b9b5cc670_0 .net "mode_num", 7 0, v0x560b9b5e0840_0;  alias, 1 drivers
v0x560b9b5cc730_0 .net "mode_params", 127 0, L_0x560b9b60a4a0;  1 drivers
v0x560b9b5cc810_0 .net "reset", 0 0, v0x560b9b5ef560_0;  alias, 1 drivers
v0x560b9b5cc8b0_0 .net "row", 10 0, L_0x560b9b60dc90;  alias, 1 drivers
v0x560b9b5cc990_0 .net "v_blank", 0 0, L_0x560b9b60a950;  1 drivers
v0x560b9b5cca50_0 .net "v_sync_width", 10 0, L_0x560b9b60bb20;  1 drivers
v0x560b9b5ccb30_0 .var "vcount", 10 0;
v0x560b9b5ccc10_0 .net "vsync", 0 0, L_0x560b9b60d840;  alias, 1 drivers
L_0x560b9b60a4a0 .ufunc/vec4 TD_$unit.get_mode_params, 128, v0x560b9b5e0840_0 (v0x560b9b598f90_0) S_0x560b9b552370;
L_0x560b9b60a540 .part L_0x560b9b60a4a0, 18, 11;
L_0x560b9b60a5e0 .cmp/gt 11, L_0x560b9b60a540, v0x560b9b5ccb30_0;
L_0x560b9b60a680 .part L_0x560b9b60a4a0, 18, 11;
L_0x560b9b60a750 .part L_0x560b9b60a4a0, 106, 11;
L_0x560b9b60a8b0 .arith/sum 11, L_0x560b9b60a680, L_0x560b9b60a750;
L_0x560b9b60aa80 .cmp/ge 11, v0x560b9b5ccb30_0, L_0x560b9b60a8b0;
L_0x560b9b60ac60 .part L_0x560b9b60a4a0, 29, 11;
L_0x560b9b60ad50 .cmp/gt 11, L_0x560b9b60ac60, v0x560b9b5cc430_0;
L_0x560b9b60ae40 .part L_0x560b9b60a4a0, 29, 11;
L_0x560b9b60af40 .part L_0x560b9b60a4a0, 117, 11;
L_0x560b9b60afe0 .arith/sum 11, L_0x560b9b60ae40, L_0x560b9b60af40;
L_0x560b9b60b1b0 .cmp/ge 11, v0x560b9b5cc430_0, L_0x560b9b60afe0;
L_0x560b9b60b5b0 .part L_0x560b9b60a4a0, 62, 11;
L_0x560b9b60b6d0 .part L_0x560b9b60a4a0, 73, 11;
L_0x560b9b60b770 .arith/sub 11, L_0x560b9b60b5b0, L_0x560b9b60b6d0;
L_0x560b9b60b940 .part L_0x560b9b60a4a0, 40, 11;
L_0x560b9b60b9e0 .part L_0x560b9b60a4a0, 51, 11;
L_0x560b9b60bb20 .arith/sub 11, L_0x560b9b60b940, L_0x560b9b60b9e0;
L_0x560b9b60bc60 .part L_0x560b9b60a4a0, 95, 11;
L_0x560b9b60ba80 .arith/sub 11, L_0x560b9b60bc60, L_0x560b9b60b770;
L_0x560b9b60be50 .part L_0x560b9b60a4a0, 29, 11;
L_0x560b9b60bfb0 .arith/sub 11, L_0x560b9b60ba80, L_0x560b9b60be50;
L_0x560b9b60c0f0 .cmp/ge 11, v0x560b9b5cc430_0, L_0x560b9b60bfb0;
L_0x560b9b60c2b0 .part L_0x560b9b60a4a0, 95, 11;
L_0x560b9b60c350 .part L_0x560b9b60a4a0, 29, 11;
L_0x560b9b60c4d0 .arith/sub 11, L_0x560b9b60c2b0, L_0x560b9b60c350;
L_0x560b9b60c610 .cmp/gt 11, L_0x560b9b60c4d0, v0x560b9b5cc430_0;
L_0x560b9b60c990 .part L_0x560b9b60a4a0, 84, 11;
L_0x560b9b60cc40 .arith/sub 11, L_0x560b9b60c990, L_0x560b9b60bb20;
L_0x560b9b60cef0 .part L_0x560b9b60a4a0, 18, 11;
L_0x560b9b60cf90 .arith/sub 11, L_0x560b9b60cc40, L_0x560b9b60cef0;
L_0x560b9b60d1e0 .cmp/ge 11, v0x560b9b5ccb30_0, L_0x560b9b60cf90;
L_0x560b9b60d2d0 .part L_0x560b9b60a4a0, 84, 11;
L_0x560b9b60d490 .part L_0x560b9b60a4a0, 18, 11;
L_0x560b9b60d530 .arith/sub 11, L_0x560b9b60d2d0, L_0x560b9b60d490;
L_0x560b9b60d370 .cmp/gt 11, L_0x560b9b60d530, v0x560b9b5ccb30_0;
L_0x560b9b60d950 .part L_0x560b9b60a4a0, 18, 11;
L_0x560b9b60db30 .arith/sub 11, v0x560b9b5ccb30_0, L_0x560b9b60d950;
L_0x560b9b60dc90 .functor MUXZ 11, L_0x560b9b60db30, L_0x7ef28046e960, L_0x560b9b60a950, C4<>;
L_0x560b9b60df60 .part L_0x560b9b60a4a0, 29, 11;
L_0x560b9b60e000 .arith/sub 11, v0x560b9b5cc430_0, L_0x560b9b60df60;
L_0x560b9b60e250 .functor MUXZ 11, L_0x560b9b60e000, L_0x7ef28046e9a8, L_0x560b9b60b080, C4<>;
S_0x560b9b5cfcb0 .scope module, "VGARegisters_inst" "VGARegisters" 4 73, 14 21 0, S_0x560b9b552810;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "vga_clk";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "cs";
    .port_info 4 /INPUT 19 "data_m_addr";
    .port_info 5 /INPUT 16 "data_m_data_in";
    .port_info 6 /OUTPUT 16 "data_m_data_out";
    .port_info 7 /INPUT 2 "data_m_bytesel";
    .port_info 8 /INPUT 1 "data_m_wr_en";
    .port_info 9 /INPUT 1 "data_m_access";
    .port_info 10 /OUTPUT 1 "data_m_ack";
    .port_info 11 /INPUT 1 "vga_vsync";
    .port_info 12 /INPUT 1 "vga_hsync";
    .port_info 13 /OUTPUT 1 "cursor_enabled";
    .port_info 14 /OUTPUT 1 "graphics_enabled";
    .port_info 15 /OUTPUT 4 "background_color";
    .port_info 16 /OUTPUT 1 "bright_colors";
    .port_info 17 /OUTPUT 1 "palette_sel";
    .port_info 18 /OUTPUT 15 "cursor_pos";
    .port_info 19 /OUTPUT 3 "cursor_scan_start";
    .port_info 20 /OUTPUT 3 "cursor_scan_end";
    .port_info 21 /OUTPUT 1 "vga_256_color";
    .port_info 22 /INPUT 8 "vga_dac_idx";
    .port_info 23 /OUTPUT 18 "vga_dac_rd";
    .port_info 24 /OUTPUT 8 "mode_num";
L_0x560b9b5f0290 .functor AND 1, v0x560b9b5ee1a0_0, v0x560b9b5ee5e0_0, C4<1>, C4<1>;
L_0x560b9b5f0460 .functor AND 1, L_0x560b9b5f0290, L_0x560b9b5f03c0, C4<1>, C4<1>;
L_0x560b9b5f0660 .functor AND 1, L_0x560b9b5f0460, L_0x560b9b5f0570, C4<1>, C4<1>;
L_0x560b9b5f0980 .functor AND 1, L_0x560b9b5f0290, L_0x560b9b5f0840, C4<1>, C4<1>;
L_0x560b9b5f0b50 .functor AND 1, L_0x560b9b5f0980, L_0x560b9b5f0a70, C4<1>, C4<1>;
L_0x560b9b5f0ed0 .functor AND 1, L_0x560b9b5f0290, L_0x560b9b5f0d90, C4<1>, C4<1>;
L_0x560b9b5f1140 .functor AND 1, L_0x560b9b5f0ed0, L_0x560b9b5f1010, C4<1>, C4<1>;
L_0x560b9b5f13f0 .functor AND 1, L_0x560b9b5f0290, L_0x560b9b5f1300, C4<1>, C4<1>;
L_0x560b9b5f1610 .functor AND 1, L_0x560b9b5f13f0, L_0x560b9b5f1500, C4<1>, C4<1>;
L_0x560b9b5f15a0 .functor AND 1, L_0x560b9b5f0290, L_0x560b9b5f1810, C4<1>, C4<1>;
L_0x560b9b5f1b20 .functor AND 1, L_0x560b9b5f15a0, L_0x560b9b5f1a80, C4<1>, C4<1>;
L_0x560b9b5f1e50 .functor AND 1, L_0x560b9b5f0290, L_0x560b9b5f1d10, C4<1>, C4<1>;
L_0x560b9b5f20c0 .functor AND 1, L_0x560b9b5f1e50, L_0x560b9b5f1f80, C4<1>, C4<1>;
L_0x560b9b5f2460 .functor AND 1, L_0x560b9b5f0290, L_0x560b9b5f2270, C4<1>, C4<1>;
L_0x560b9b5f1f10 .functor AND 1, L_0x560b9b5f2460, L_0x560b9b5f2020, C4<1>, C4<1>;
L_0x560b9b5f2a20 .functor AND 1, L_0x560b9b5f0290, L_0x560b9b5f28b0, C4<1>, C4<1>;
L_0x560b9b5f2ce0 .functor AND 1, L_0x560b9b5f2a20, L_0x560b9b5f2b70, C4<1>, C4<1>;
L_0x560b9b5f3090 .functor AND 1, L_0x560b9b5f0290, L_0x560b9b5f2e90, C4<1>, C4<1>;
L_0x560b9b5f3290 .functor AND 1, L_0x560b9b5f3090, L_0x560b9b5f31f0, C4<1>, C4<1>;
L_0x560b9b5f33a0 .functor AND 1, v0x560b9b5eea60_0, L_0x560b9b5f1b20, C4<1>, C4<1>;
L_0x560b9b5f3a20 .functor BUFZ 1, v0x560b9b5e8560_0, C4<0>, C4<0>, C4<0>;
L_0x560b9b604290 .functor AND 1, L_0x560b9b603f40, L_0x560b9b6041a0, C4<1>, C4<1>;
L_0x560b9b604630 .functor AND 1, L_0x560b9b604460, L_0x560b9b604080, C4<1>, C4<1>;
L_0x560b9b604a90 .functor AND 1, L_0x560b9b604740, L_0x560b9b604970, C4<1>, C4<1>;
L_0x560b9b6050e0 .functor AND 1, L_0x560b9b604c70, L_0x560b9b604fc0, C4<1>, C4<1>;
L_0x560b9b6055e0 .functor AND 1, L_0x560b9b6051f0, L_0x560b9b605470, C4<1>, C4<1>;
L_0x560b9b605b20 .functor AND 1, L_0x560b9b6057d0, L_0x560b9b605a30, C4<1>, C4<1>;
L_0x560b9b605e50 .functor AND 1, L_0x560b9b604630, L_0x560b9b605be0, C4<1>, C4<1>;
L_0x560b9b606140 .functor AND 1, L_0x560b9b605e50, L_0x560b9b606050, C4<1>, C4<1>;
L_0x560b9b6084f0 .functor NOT 1, v0x560b9b5e17d0_0, C4<0>, C4<0>, C4<0>;
L_0x560b9b608690 .functor NOT 1, v0x560b9b5df830_0, C4<0>, C4<0>, C4<0>;
L_0x560b9b608730 .functor OR 1, L_0x560b9b6084f0, L_0x560b9b608690, C4<0>, C4<0>;
L_0x560b9b6090b0 .functor AND 1, L_0x560b9b5f1610, v0x560b9b5eea60_0, C4<1>, C4<1>;
L_0x560b9b6094e0 .functor AND 1, L_0x560b9b6090b0, L_0x560b9b609230, C4<1>, C4<1>;
L_0x560b9b6097e0 .functor AND 1, v0x560b9b5e7ca0_0, L_0x560b9b609710, C4<1>, C4<1>;
L_0x7ef28046e258 .functor BUFT 1, C4<1101>, C4<0>, C4<0>, C4<0>;
v0x560b9b5e1c90_0 .net/2u *"_ivl_100", 3 0, L_0x7ef28046e258;  1 drivers
v0x560b9b5e1d90_0 .net *"_ivl_102", 0 0, L_0x560b9b5f2e90;  1 drivers
v0x560b9b5e1e50_0 .net *"_ivl_104", 0 0, L_0x560b9b5f3090;  1 drivers
v0x560b9b5e1f10_0 .net *"_ivl_107", 0 0, L_0x560b9b5f31f0;  1 drivers
v0x560b9b5e1ff0_0 .net *"_ivl_11", 0 0, L_0x560b9b5f0570;  1 drivers
v0x560b9b5e2120_0 .net *"_ivl_110", 0 0, L_0x560b9b5f33a0;  1 drivers
v0x560b9b5e2200_0 .net *"_ivl_113", 5 0, L_0x560b9b5f3150;  1 drivers
L_0x7ef28046e2a0 .functor BUFT 1, C4<01000001>, C4<0>, C4<0>, C4<0>;
v0x560b9b5e22e0_0 .net/2u *"_ivl_116", 7 0, L_0x7ef28046e2a0;  1 drivers
v0x560b9b5e23c0_0 .net *"_ivl_123", 0 0, L_0x560b9b5f3a90;  1 drivers
v0x560b9b5e24a0_0 .net *"_ivl_125", 0 0, L_0x560b9b5f3b60;  1 drivers
L_0x7ef28046e2e8 .functor BUFT 1, C4<0010111110>, C4<0>, C4<0>, C4<0>;
v0x560b9b5e2580_0 .net/2u *"_ivl_128", 9 0, L_0x7ef28046e2e8;  1 drivers
v0x560b9b5e2660_0 .net *"_ivl_130", 0 0, L_0x560b9b603f40;  1 drivers
L_0x7ef28046e330 .functor BUFT 1, C4<0011010010>, C4<0>, C4<0>, C4<0>;
v0x560b9b5e2720_0 .net/2u *"_ivl_132", 9 0, L_0x7ef28046e330;  1 drivers
v0x560b9b5e2800_0 .net *"_ivl_134", 0 0, L_0x560b9b6041a0;  1 drivers
L_0x7ef28046e378 .functor BUFT 1, C4<0101010100>, C4<0>, C4<0>, C4<0>;
v0x560b9b5e28c0_0 .net/2u *"_ivl_138", 9 0, L_0x7ef28046e378;  1 drivers
v0x560b9b5e29a0_0 .net *"_ivl_140", 0 0, L_0x560b9b604460;  1 drivers
L_0x7ef28046e3c0 .functor BUFT 1, C4<0101101000>, C4<0>, C4<0>, C4<0>;
v0x560b9b5e2a60_0 .net/2u *"_ivl_142", 9 0, L_0x7ef28046e3c0;  1 drivers
v0x560b9b5e2b40_0 .net *"_ivl_144", 0 0, L_0x560b9b604080;  1 drivers
L_0x7ef28046e408 .functor BUFT 1, C4<0110000110>, C4<0>, C4<0>, C4<0>;
v0x560b9b5e2c00_0 .net/2u *"_ivl_148", 9 0, L_0x7ef28046e408;  1 drivers
v0x560b9b5e2ce0_0 .net *"_ivl_15", 3 0, L_0x560b9b5f0770;  1 drivers
v0x560b9b5e2dc0_0 .net *"_ivl_150", 0 0, L_0x560b9b604740;  1 drivers
L_0x7ef28046e450 .functor BUFT 1, C4<0110011010>, C4<0>, C4<0>, C4<0>;
v0x560b9b5e2e80_0 .net/2u *"_ivl_152", 9 0, L_0x7ef28046e450;  1 drivers
v0x560b9b5e2f60_0 .net *"_ivl_154", 0 0, L_0x560b9b604970;  1 drivers
L_0x7ef28046e498 .functor BUFT 1, C4<0111010110>, C4<0>, C4<0>, C4<0>;
v0x560b9b5e3020_0 .net/2u *"_ivl_158", 9 0, L_0x7ef28046e498;  1 drivers
L_0x7ef28046e060 .functor BUFT 1, C4<0011>, C4<0>, C4<0>, C4<0>;
v0x560b9b5e3100_0 .net/2u *"_ivl_16", 3 0, L_0x7ef28046e060;  1 drivers
v0x560b9b5e31e0_0 .net *"_ivl_160", 0 0, L_0x560b9b604c70;  1 drivers
L_0x7ef28046e4e0 .functor BUFT 1, C4<0111101010>, C4<0>, C4<0>, C4<0>;
v0x560b9b5e32a0_0 .net/2u *"_ivl_162", 9 0, L_0x7ef28046e4e0;  1 drivers
v0x560b9b5e3380_0 .net *"_ivl_164", 0 0, L_0x560b9b604fc0;  1 drivers
L_0x7ef28046e528 .functor BUFT 1, C4<00100110>, C4<0>, C4<0>, C4<0>;
v0x560b9b5e3440_0 .net/2u *"_ivl_168", 7 0, L_0x7ef28046e528;  1 drivers
v0x560b9b5e3520_0 .net *"_ivl_170", 0 0, L_0x560b9b6051f0;  1 drivers
L_0x7ef28046e570 .functor BUFT 1, C4<00101001>, C4<0>, C4<0>, C4<0>;
v0x560b9b5e35e0_0 .net/2u *"_ivl_172", 7 0, L_0x7ef28046e570;  1 drivers
v0x560b9b5e36c0_0 .net *"_ivl_174", 0 0, L_0x560b9b605470;  1 drivers
L_0x7ef28046e5b8 .functor BUFT 1, C4<01001110>, C4<0>, C4<0>, C4<0>;
v0x560b9b5e3780_0 .net/2u *"_ivl_178", 7 0, L_0x7ef28046e5b8;  1 drivers
v0x560b9b5e3a70_0 .net *"_ivl_18", 0 0, L_0x560b9b5f0840;  1 drivers
v0x560b9b5e3b30_0 .net *"_ivl_180", 0 0, L_0x560b9b6057d0;  1 drivers
L_0x7ef28046e600 .functor BUFT 1, C4<01010001>, C4<0>, C4<0>, C4<0>;
v0x560b9b5e3bf0_0 .net/2u *"_ivl_182", 7 0, L_0x7ef28046e600;  1 drivers
v0x560b9b5e3cd0_0 .net *"_ivl_184", 0 0, L_0x560b9b605a30;  1 drivers
L_0x7ef28046e648 .functor BUFT 1, C4<01011000>, C4<0>, C4<0>, C4<0>;
v0x560b9b5e3d90_0 .net/2u *"_ivl_188", 7 0, L_0x7ef28046e648;  1 drivers
v0x560b9b5e3e70_0 .net *"_ivl_190", 0 0, L_0x560b9b605be0;  1 drivers
v0x560b9b5e3f30_0 .net *"_ivl_193", 0 0, L_0x560b9b605e50;  1 drivers
L_0x7ef28046e690 .functor BUFT 1, C4<01011100>, C4<0>, C4<0>, C4<0>;
v0x560b9b5e3ff0_0 .net/2u *"_ivl_194", 7 0, L_0x7ef28046e690;  1 drivers
v0x560b9b5e40d0_0 .net *"_ivl_196", 0 0, L_0x560b9b606050;  1 drivers
v0x560b9b5e4190_0 .net *"_ivl_20", 0 0, L_0x560b9b5f0980;  1 drivers
L_0x7ef28046e6d8 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x560b9b5e4270_0 .net/2u *"_ivl_200", 3 0, L_0x7ef28046e6d8;  1 drivers
L_0x7ef28046e720 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x560b9b5e4350_0 .net/2u *"_ivl_202", 1 0, L_0x7ef28046e720;  1 drivers
v0x560b9b5e4430_0 .net *"_ivl_204", 0 0, L_0x560b9b6084f0;  1 drivers
v0x560b9b5e4510_0 .net *"_ivl_206", 0 0, L_0x560b9b608690;  1 drivers
v0x560b9b5e45f0_0 .net *"_ivl_208", 0 0, L_0x560b9b608730;  1 drivers
v0x560b9b5e46d0_0 .net *"_ivl_215", 5 0, L_0x560b9b608cf0;  1 drivers
v0x560b9b5e47b0_0 .net *"_ivl_221", 0 0, L_0x560b9b6090b0;  1 drivers
L_0x7ef28046e7b0 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0x560b9b5e4870_0 .net/2u *"_ivl_222", 1 0, L_0x7ef28046e7b0;  1 drivers
v0x560b9b5e4950_0 .net *"_ivl_224", 0 0, L_0x560b9b609230;  1 drivers
v0x560b9b5e4a10_0 .net *"_ivl_23", 0 0, L_0x560b9b5f0a70;  1 drivers
v0x560b9b5e4af0_0 .net *"_ivl_231", 0 0, L_0x560b9b609710;  1 drivers
v0x560b9b5e4bb0_0 .net *"_ivl_27", 3 0, L_0x560b9b5f0c60;  1 drivers
L_0x7ef28046e0a8 .functor BUFT 1, C4<0100>, C4<0>, C4<0>, C4<0>;
v0x560b9b5e4c90_0 .net/2u *"_ivl_28", 3 0, L_0x7ef28046e0a8;  1 drivers
v0x560b9b5e4d70_0 .net *"_ivl_3", 3 0, L_0x560b9b5f0320;  1 drivers
v0x560b9b5e4e50_0 .net *"_ivl_30", 0 0, L_0x560b9b5f0d90;  1 drivers
v0x560b9b5e4f10_0 .net *"_ivl_32", 0 0, L_0x560b9b5f0ed0;  1 drivers
v0x560b9b5e4ff0_0 .net *"_ivl_35", 0 0, L_0x560b9b5f1010;  1 drivers
v0x560b9b5e50d0_0 .net *"_ivl_39", 3 0, L_0x560b9b5f1200;  1 drivers
L_0x7ef28046e018 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x560b9b5e51b0_0 .net/2u *"_ivl_4", 3 0, L_0x7ef28046e018;  1 drivers
L_0x7ef28046e0f0 .functor BUFT 1, C4<0100>, C4<0>, C4<0>, C4<0>;
v0x560b9b5e5290_0 .net/2u *"_ivl_40", 3 0, L_0x7ef28046e0f0;  1 drivers
v0x560b9b5e5370_0 .net *"_ivl_42", 0 0, L_0x560b9b5f1300;  1 drivers
v0x560b9b5e5430_0 .net *"_ivl_44", 0 0, L_0x560b9b5f13f0;  1 drivers
v0x560b9b5e5510_0 .net *"_ivl_47", 0 0, L_0x560b9b5f1500;  1 drivers
v0x560b9b5e55f0_0 .net *"_ivl_51", 3 0, L_0x560b9b5f1720;  1 drivers
L_0x7ef28046e138 .functor BUFT 1, C4<1010>, C4<0>, C4<0>, C4<0>;
v0x560b9b5e56d0_0 .net/2u *"_ivl_52", 3 0, L_0x7ef28046e138;  1 drivers
v0x560b9b5e57b0_0 .net *"_ivl_54", 0 0, L_0x560b9b5f1810;  1 drivers
v0x560b9b5e5870_0 .net *"_ivl_56", 0 0, L_0x560b9b5f15a0;  1 drivers
v0x560b9b5e5950_0 .net *"_ivl_59", 0 0, L_0x560b9b5f1a80;  1 drivers
v0x560b9b5e5a30_0 .net *"_ivl_6", 0 0, L_0x560b9b5f03c0;  1 drivers
v0x560b9b5e5af0_0 .net *"_ivl_63", 3 0, L_0x560b9b5f1be0;  1 drivers
L_0x7ef28046e180 .functor BUFT 1, C4<1010>, C4<0>, C4<0>, C4<0>;
v0x560b9b5e5bd0_0 .net/2u *"_ivl_64", 3 0, L_0x7ef28046e180;  1 drivers
v0x560b9b5e5cb0_0 .net *"_ivl_66", 0 0, L_0x560b9b5f1d10;  1 drivers
v0x560b9b5e5d70_0 .net *"_ivl_68", 0 0, L_0x560b9b5f1e50;  1 drivers
v0x560b9b5e5e50_0 .net *"_ivl_71", 0 0, L_0x560b9b5f1f80;  1 drivers
v0x560b9b5e5f30_0 .net *"_ivl_75", 3 0, L_0x560b9b5f21d0;  1 drivers
L_0x7ef28046e1c8 .functor BUFT 1, C4<1100>, C4<0>, C4<0>, C4<0>;
v0x560b9b5e6010_0 .net/2u *"_ivl_76", 3 0, L_0x7ef28046e1c8;  1 drivers
v0x560b9b5e60f0_0 .net *"_ivl_78", 0 0, L_0x560b9b5f2270;  1 drivers
v0x560b9b5e61b0_0 .net *"_ivl_8", 0 0, L_0x560b9b5f0460;  1 drivers
v0x560b9b5e6290_0 .net *"_ivl_80", 0 0, L_0x560b9b5f2460;  1 drivers
v0x560b9b5e6370_0 .net *"_ivl_83", 0 0, L_0x560b9b5f2020;  1 drivers
v0x560b9b5e6450_0 .net *"_ivl_87", 3 0, L_0x560b9b5f2750;  1 drivers
L_0x7ef28046e210 .functor BUFT 1, C4<1100>, C4<0>, C4<0>, C4<0>;
v0x560b9b5e6530_0 .net/2u *"_ivl_88", 3 0, L_0x7ef28046e210;  1 drivers
v0x560b9b5e6610_0 .net *"_ivl_90", 0 0, L_0x560b9b5f28b0;  1 drivers
v0x560b9b5e66d0_0 .net *"_ivl_92", 0 0, L_0x560b9b5f2a20;  1 drivers
v0x560b9b5e67b0_0 .net *"_ivl_95", 0 0, L_0x560b9b5f2b70;  1 drivers
v0x560b9b5e6890_0 .net *"_ivl_99", 3 0, L_0x560b9b5f2df0;  1 drivers
v0x560b9b5e6970_0 .var "active_index", 5 0;
v0x560b9b5e6a50_0 .var "background_color", 3 0;
v0x560b9b5e6b10_0 .var "blink_enabled", 0 0;
v0x560b9b5e6bd0_0 .net "bright_colors", 0 0, L_0x560b9b6064b0;  alias, 1 drivers
v0x560b9b5e6c70_0 .var "bw_mode", 0 0;
v0x560b9b5e6d30_0 .net "clk", 0 0, v0x560b9b5ef600_0;  alias, 1 drivers
v0x560b9b5e6dd0_0 .var "crtc_horiz_display_end", 7 0;
v0x560b9b5e6eb0_0 .var "crtc_max_scan_line", 4 0;
v0x560b9b5e6f90_0 .var "crtc_overflow", 7 0;
v0x560b9b5e7070_0 .var "crtc_vert_display_end_low", 7 0;
v0x560b9b5e7150_0 .net "cs", 0 0, v0x560b9b5ee1a0_0;  1 drivers
v0x560b9b5e7210_0 .net "cursor_enabled", 0 0, L_0x560b9b606550;  alias, 1 drivers
v0x560b9b5e72b0_0 .var "cursor_mode", 1 0;
v0x560b9b5e7390_0 .var "cursor_pos", 14 0;
v0x560b9b5e74a0_0 .var "cursor_scan_end", 2 0;
v0x560b9b5e75b0_0 .var "cursor_scan_start", 2 0;
v0x560b9b5e76c0_0 .net "dac_ack_edge", 0 0, L_0x560b9b6097e0;  1 drivers
v0x560b9b5e7780_0 .var "dac_component_rg", 11 0;
v0x560b9b5e7860_0 .var "dac_rd_idx", 7 0;
v0x560b9b5e7940_0 .var "dac_rd_offs", 1 0;
v0x560b9b5e7a20_0 .var "dac_wr_idx", 7 0;
v0x560b9b5e7b00_0 .var "dac_wr_offs", 1 0;
v0x560b9b5e7be0_0 .net "data_m_access", 0 0, v0x560b9b5ee5e0_0;  1 drivers
v0x560b9b5e7ca0_0 .var "data_m_ack", 0 0;
v0x560b9b5e7d60_0 .var "data_m_ack_prev", 0 0;
v0x560b9b5e7e20_0 .net "data_m_addr", 19 1, v0x560b9b5ee720_0;  1 drivers
v0x560b9b5e7f00_0 .net "data_m_bytesel", 1 0, v0x560b9b5ee7f0_0;  1 drivers
v0x560b9b5e7fe0_0 .net "data_m_data_in", 15 0, v0x560b9b5ee8c0_0;  1 drivers
v0x560b9b5e80c0_0 .var "data_m_data_out", 15 0;
v0x560b9b5e81a0_0 .net "data_m_wr_en", 0 0, v0x560b9b5eea60_0;  1 drivers
v0x560b9b5e8260_0 .var "data_out_comb", 15 0;
v0x560b9b5e8340_0 .var "display_enabled", 0 0;
v0x560b9b5e8400_0 .var "graphics_320", 0 0;
v0x560b9b5e84c0_0 .net "graphics_enabled", 0 0, v0x560b9b5df000_0;  alias, 1 drivers
v0x560b9b5e8560_0 .var "hres_mode", 0 0;
v0x560b9b5e8620_0 .net "hsync", 0 0, v0x560b9b5df830_0;  1 drivers
v0x560b9b5e86c0_0 .net "index", 5 0, L_0x560b9b5f36a0;  1 drivers
v0x560b9b5e8780_0 .var "index_value", 7 0;
v0x560b9b5e8860_0 .net "is_200_lines", 0 0, L_0x560b9b604290;  1 drivers
v0x560b9b5e8920_0 .net "is_350_lines", 0 0, L_0x560b9b604630;  1 drivers
v0x560b9b5e91f0_0 .net "is_400_lines", 0 0, L_0x560b9b604a90;  1 drivers
v0x560b9b5e92b0_0 .net "is_40_col", 0 0, L_0x560b9b6055e0;  1 drivers
v0x560b9b5e9370_0 .net "is_480_lines", 0 0, L_0x560b9b6050e0;  1 drivers
v0x560b9b5e9430_0 .net "is_80_col", 0 0, L_0x560b9b605b20;  1 drivers
v0x560b9b5e94f0_0 .net "is_mda_mode", 0 0, L_0x560b9b606140;  1 drivers
v0x560b9b5e95b0_0 .net "load_background_color", 0 0, L_0x560b9b608130;  1 drivers
v0x560b9b5e9650_0 .net "load_cursor_scan_end", 0 0, L_0x560b9b607900;  1 drivers
v0x560b9b5e9740_0 .net "load_cursor_scan_start", 0 0, L_0x560b9b6071e0;  1 drivers
v0x560b9b5e9830_0 .net "load_vga_cursor", 0 0, L_0x560b9b606ac0;  1 drivers
v0x560b9b5e9920_0 .var "mode_640", 0 0;
v0x560b9b5e99e0_0 .net "mode_num", 7 0, v0x560b9b5e0840_0;  alias, 1 drivers
v0x560b9b5e9aa0_0 .net "palette_sel", 0 0, L_0x560b9b6065f0;  alias, 1 drivers
v0x560b9b5e9b40_0 .net "rdy_vga_cursor", 0 0, L_0x560b9b606800;  1 drivers
v0x560b9b5e9be0_0 .net "reg_access", 0 0, L_0x560b9b5f0290;  1 drivers
v0x560b9b5e9c80_0 .net "reset", 0 0, v0x560b9b5ef560_0;  alias, 1 drivers
v0x560b9b5e9d20_0 .net "sel_amcr", 0 0, L_0x560b9b5f0660;  1 drivers
v0x560b9b5e9de0_0 .net "sel_color", 0 0, L_0x560b9b5f2ce0;  1 drivers
v0x560b9b5e9ea0_0 .net "sel_dac", 0 0, L_0x560b9b5f1610;  1 drivers
v0x560b9b5e9f60_0 .net "sel_dac_rd_idx", 0 0, L_0x560b9b5f0b50;  1 drivers
v0x560b9b5ea020_0 .net "sel_dac_wr_idx", 0 0, L_0x560b9b5f1140;  1 drivers
v0x560b9b5ea0e0_0 .net "sel_index", 0 0, L_0x560b9b5f1b20;  1 drivers
v0x560b9b5ea1a0_0 .net "sel_mode", 0 0, L_0x560b9b5f1f10;  1 drivers
v0x560b9b5ea260_0 .net "sel_status", 0 0, L_0x560b9b5f3290;  1 drivers
v0x560b9b5ea320_0 .net "sel_value", 0 0, L_0x560b9b5f20c0;  1 drivers
v0x560b9b5ea3e0_0 .net "status", 7 0, L_0x560b9b608980;  1 drivers
v0x560b9b5ea4c0_0 .net "sys_256_color", 0 0, L_0x560b9b5f37e0;  1 drivers
v0x560b9b5ea560_0 .var "sys_amcr", 7 0;
v0x560b9b5ea620_0 .var "sys_background_color", 3 0;
v0x560b9b5ea6e0_0 .var "sys_bright_colors", 0 0;
v0x560b9b5ea780_0 .var "sys_cursor_enabled", 0 0;
v0x560b9b5ea820_0 .var "sys_cursor_pos", 14 0;
v0x560b9b5ea8c0_0 .var "sys_cursor_scan_end", 2 0;
v0x560b9b5ea960_0 .var "sys_cursor_scan_start", 2 0;
v0x560b9b5eaa00_0 .net "sys_dac_rd", 17 0, v0x560b9b5de640_0;  1 drivers
v0x560b9b5eaad0_0 .var "sys_graphics_enabled", 0 0;
v0x560b9b5eaba0_0 .var "sys_mode_num", 7 0;
v0x560b9b5eac70_0 .var "sys_palette_sel", 0 0;
v0x560b9b5ead40_0 .net "text_enabled", 0 0, L_0x560b9b5f3a20;  1 drivers
v0x560b9b5eade0_0 .net "vert_display_end", 9 0, L_0x560b9b5f3d90;  1 drivers
v0x560b9b5eae80_0 .net "vga_256_color", 0 0, v0x560b9b5dff30_0;  alias, 1 drivers
v0x560b9b5eafb0_0 .net "vga_background_color", 3 0, L_0x560b9b608040;  1 drivers
v0x560b9b5eb080_0 .net "vga_clk", 0 0, v0x560b9b5efaa0_0;  alias, 1 drivers
v0x560b9b5eb120_0 .net "vga_cursor", 14 0, L_0x560b9b6069d0;  1 drivers
v0x560b9b5eb1f0_0 .net "vga_cursor_scan_end", 2 0, L_0x560b9b607810;  1 drivers
v0x560b9b5eb2c0_0 .net "vga_cursor_scan_start", 2 0, L_0x560b9b6070f0;  1 drivers
v0x560b9b5eb390_0 .net "vga_dac_idx", 7 0, L_0x560b9b60a3a0;  alias, 1 drivers
v0x560b9b5eb430_0 .net "vga_dac_rd", 17 0, v0x560b9b5de7b0_0;  alias, 1 drivers
v0x560b9b5eb4d0_0 .net "vga_hsync", 0 0, L_0x560b9b60a230;  alias, 1 drivers
v0x560b9b5eb5c0_0 .var "vga_send", 0 0;
v0x560b9b5eb6f0_0 .net "vga_vsync", 0 0, L_0x560b9b60a190;  alias, 1 drivers
v0x560b9b5eb790_0 .net "vsync", 0 0, v0x560b9b5e17d0_0;  1 drivers
E_0x560b9b5d01f0/0 .event anyedge, v0x560b9b5e81a0_0, v0x560b9b5ea0e0_0, v0x560b9b5e6970_0, v0x560b9b5ea1a0_0;
E_0x560b9b5d01f0/1 .event anyedge, v0x560b9b5e6b10_0, v0x560b9b5e9920_0, v0x560b9b5e8340_0, v0x560b9b5e6c70_0;
E_0x560b9b5d01f0/2 .event anyedge, v0x560b9b5e8400_0, v0x560b9b5e8560_0, v0x560b9b5ea260_0, v0x560b9b5ea3e0_0;
E_0x560b9b5d01f0/3 .event anyedge, v0x560b9b5ea320_0, v0x560b9b5e8780_0, v0x560b9b5e9de0_0, v0x560b9b5e0eb0_0;
E_0x560b9b5d01f0/4 .event anyedge, v0x560b9b5d37a0_0, v0x560b9b5d2aa0_0, v0x560b9b5e9d20_0, v0x560b9b5ea560_0;
E_0x560b9b5d01f0/5 .event anyedge, v0x560b9b5e9ea0_0, v0x560b9b5e7940_0, v0x560b9b5de640_0, v0x560b9b5de640_0;
E_0x560b9b5d01f0/6 .event anyedge, v0x560b9b5de640_0;
E_0x560b9b5d01f0 .event/or E_0x560b9b5d01f0/0, E_0x560b9b5d01f0/1, E_0x560b9b5d01f0/2, E_0x560b9b5d01f0/3, E_0x560b9b5d01f0/4, E_0x560b9b5d01f0/5, E_0x560b9b5d01f0/6;
E_0x560b9b5d0300/0 .event anyedge, v0x560b9b5e86c0_0, v0x560b9b5e6dd0_0, v0x560b9b5e6f90_0, v0x560b9b5e6eb0_0;
E_0x560b9b5d0300/1 .event anyedge, v0x560b9b5e72b0_0, v0x560b9b5dd280_0, v0x560b9b5d9da0_0, v0x560b9b5d69c0_0;
E_0x560b9b5d0300/2 .event anyedge, v0x560b9b5d69c0_0, v0x560b9b5e7070_0;
E_0x560b9b5d0300 .event/or E_0x560b9b5d0300/0, E_0x560b9b5d0300/1, E_0x560b9b5d0300/2;
E_0x560b9b5d03a0/0 .event anyedge, v0x560b9b5dfda0_0, v0x560b9b5e94f0_0, v0x560b9b5e9370_0, v0x560b9b5e9920_0;
E_0x560b9b5d03a0/1 .event anyedge, v0x560b9b5e8400_0, v0x560b9b5e6c70_0, v0x560b9b5e8920_0, v0x560b9b5e8860_0;
E_0x560b9b5d03a0/2 .event anyedge, v0x560b9b5e91f0_0, v0x560b9b5e92b0_0, v0x560b9b5e6dd0_0, v0x560b9b5e8560_0;
E_0x560b9b5d03a0 .event/or E_0x560b9b5d03a0/0, E_0x560b9b5d03a0/1, E_0x560b9b5d03a0/2;
L_0x560b9b5f0320 .part v0x560b9b5ee720_0, 0, 4;
L_0x560b9b5f03c0 .cmp/eq 4, L_0x560b9b5f0320, L_0x7ef28046e018;
L_0x560b9b5f0570 .part v0x560b9b5ee7f0_0, 0, 1;
L_0x560b9b5f0770 .part v0x560b9b5ee720_0, 0, 4;
L_0x560b9b5f0840 .cmp/eq 4, L_0x560b9b5f0770, L_0x7ef28046e060;
L_0x560b9b5f0a70 .part v0x560b9b5ee7f0_0, 1, 1;
L_0x560b9b5f0c60 .part v0x560b9b5ee720_0, 0, 4;
L_0x560b9b5f0d90 .cmp/eq 4, L_0x560b9b5f0c60, L_0x7ef28046e0a8;
L_0x560b9b5f1010 .part v0x560b9b5ee7f0_0, 0, 1;
L_0x560b9b5f1200 .part v0x560b9b5ee720_0, 0, 4;
L_0x560b9b5f1300 .cmp/eq 4, L_0x560b9b5f1200, L_0x7ef28046e0f0;
L_0x560b9b5f1500 .part v0x560b9b5ee7f0_0, 1, 1;
L_0x560b9b5f1720 .part v0x560b9b5ee720_0, 0, 4;
L_0x560b9b5f1810 .cmp/eq 4, L_0x560b9b5f1720, L_0x7ef28046e138;
L_0x560b9b5f1a80 .part v0x560b9b5ee7f0_0, 0, 1;
L_0x560b9b5f1be0 .part v0x560b9b5ee720_0, 0, 4;
L_0x560b9b5f1d10 .cmp/eq 4, L_0x560b9b5f1be0, L_0x7ef28046e180;
L_0x560b9b5f1f80 .part v0x560b9b5ee7f0_0, 1, 1;
L_0x560b9b5f21d0 .part v0x560b9b5ee720_0, 0, 4;
L_0x560b9b5f2270 .cmp/eq 4, L_0x560b9b5f21d0, L_0x7ef28046e1c8;
L_0x560b9b5f2020 .part v0x560b9b5ee7f0_0, 0, 1;
L_0x560b9b5f2750 .part v0x560b9b5ee720_0, 0, 4;
L_0x560b9b5f28b0 .cmp/eq 4, L_0x560b9b5f2750, L_0x7ef28046e210;
L_0x560b9b5f2b70 .part v0x560b9b5ee7f0_0, 1, 1;
L_0x560b9b5f2df0 .part v0x560b9b5ee720_0, 0, 4;
L_0x560b9b5f2e90 .cmp/eq 4, L_0x560b9b5f2df0, L_0x7ef28046e258;
L_0x560b9b5f31f0 .part v0x560b9b5ee7f0_0, 0, 1;
L_0x560b9b5f3150 .part v0x560b9b5ee8c0_0, 0, 6;
L_0x560b9b5f36a0 .functor MUXZ 6, v0x560b9b5e6970_0, L_0x560b9b5f3150, L_0x560b9b5f33a0, C4<>;
L_0x560b9b5f37e0 .cmp/eq 8, v0x560b9b5ea560_0, L_0x7ef28046e2a0;
L_0x560b9b5f3a90 .part v0x560b9b5e6f90_0, 6, 1;
L_0x560b9b5f3b60 .part v0x560b9b5e6f90_0, 1, 1;
L_0x560b9b5f3d90 .concat [ 8 1 1 0], v0x560b9b5e7070_0, L_0x560b9b5f3b60, L_0x560b9b5f3a90;
L_0x560b9b603f40 .cmp/ge 10, L_0x560b9b5f3d90, L_0x7ef28046e2e8;
L_0x560b9b6041a0 .cmp/ge 10, L_0x7ef28046e330, L_0x560b9b5f3d90;
L_0x560b9b604460 .cmp/ge 10, L_0x560b9b5f3d90, L_0x7ef28046e378;
L_0x560b9b604080 .cmp/ge 10, L_0x7ef28046e3c0, L_0x560b9b5f3d90;
L_0x560b9b604740 .cmp/ge 10, L_0x560b9b5f3d90, L_0x7ef28046e408;
L_0x560b9b604970 .cmp/ge 10, L_0x7ef28046e450, L_0x560b9b5f3d90;
L_0x560b9b604c70 .cmp/ge 10, L_0x560b9b5f3d90, L_0x7ef28046e498;
L_0x560b9b604fc0 .cmp/ge 10, L_0x7ef28046e4e0, L_0x560b9b5f3d90;
L_0x560b9b6051f0 .cmp/ge 8, v0x560b9b5e6dd0_0, L_0x7ef28046e528;
L_0x560b9b605470 .cmp/ge 8, L_0x7ef28046e570, v0x560b9b5e6dd0_0;
L_0x560b9b6057d0 .cmp/ge 8, v0x560b9b5e6dd0_0, L_0x7ef28046e5b8;
L_0x560b9b605a30 .cmp/ge 8, L_0x7ef28046e600, v0x560b9b5e6dd0_0;
L_0x560b9b605be0 .cmp/ge 8, v0x560b9b5e6dd0_0, L_0x7ef28046e648;
L_0x560b9b606050 .cmp/ge 8, L_0x7ef28046e690, v0x560b9b5e6dd0_0;
L_0x560b9b608980 .concat [ 1 2 1 4], L_0x560b9b608730, L_0x7ef28046e720, L_0x560b9b60a190, L_0x7ef28046e6d8;
L_0x560b9b608c50 .functor MUXZ 8, v0x560b9b5e7860_0, v0x560b9b5e7a20_0, v0x560b9b5eea60_0, C4<>;
L_0x560b9b608cf0 .part v0x560b9b5ee8c0_0, 8, 6;
L_0x560b9b608f60 .concat [ 6 12 0 0], L_0x560b9b608cf0, v0x560b9b5e7780_0;
L_0x560b9b609230 .cmp/eq 2, v0x560b9b5e7b00_0, L_0x7ef28046e7b0;
L_0x560b9b609710 .reduce/nor v0x560b9b5e7d60_0;
S_0x560b9b5d0450 .scope module, "BackgroundColorMCP" "MCP" 14 344, 9 24 0, S_0x560b9b5cfcb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "reset";
    .port_info 1 /INPUT 1 "clk_a";
    .port_info 2 /OUTPUT 1 "a_ready";
    .port_info 3 /INPUT 1 "a_send";
    .port_info 4 /INPUT 4 "a_datain";
    .port_info 5 /INPUT 1 "clk_b";
    .port_info 6 /OUTPUT 4 "b_data";
    .port_info 7 /OUTPUT 1 "b_load";
P_0x560b9b5c3f70 .param/l "reset_val" 0 9 25, C4<0000>;
P_0x560b9b5c3fb0 .param/l "width" 0 9 24, +C4<00000000000000000000000000000100>;
L_0x560b9b607c90 .functor NOT 1, v0x560b9b5d32d0_0, C4<0>, C4<0>, C4<0>;
L_0x560b9b607d30 .functor OR 1, L_0x560b9b6082d0, L_0x560b9b607c90, C4<0>, C4<0>;
L_0x560b9b607e70 .functor AND 1, v0x560b9b5eb5c0_0, L_0x560b9b607d30, C4<1>, C4<1>;
L_0x560b9b608040 .functor BUFZ 4, v0x560b9b5d3370_0, C4<0000>, C4<0000>, C4<0000>;
v0x560b9b5d28e0_0 .net *"_ivl_0", 0 0, L_0x560b9b607c90;  1 drivers
v0x560b9b5d29e0_0 .net "a_ack", 0 0, L_0x560b9b6082d0;  1 drivers
v0x560b9b5d2aa0_0 .net "a_datain", 3 0, v0x560b9b5ea620_0;  1 drivers
v0x560b9b5d2b70_0 .var "a_en", 0 0;
v0x560b9b5d2c60_0 .net "a_load", 0 0, L_0x560b9b607e70;  1 drivers
v0x560b9b5d2d50_0 .net "a_ready", 0 0, L_0x560b9b607d30;  1 drivers
v0x560b9b5d2e10_0 .net "a_send", 0 0, v0x560b9b5eb5c0_0;  1 drivers
v0x560b9b5d2ed0_0 .net "b_ack", 0 0, L_0x560b9b6081f0;  1 drivers
v0x560b9b5d2f70_0 .net "b_data", 3 0, L_0x560b9b608040;  alias, 1 drivers
v0x560b9b5d3050_0 .net "b_load", 0 0, L_0x560b9b608130;  alias, 1 drivers
v0x560b9b5d30f0_0 .net "clk_a", 0 0, v0x560b9b5ef600_0;  alias, 1 drivers
v0x560b9b5d3190_0 .net "clk_b", 0 0, v0x560b9b5efaa0_0;  alias, 1 drivers
v0x560b9b5d3230_0 .net "reset", 0 0, v0x560b9b5ef560_0;  alias, 1 drivers
v0x560b9b5d32d0_0 .var "tx_busy", 0 0;
v0x560b9b5d3370_0 .var "tx_sample", 3 0;
S_0x560b9b5d0910 .scope module, "AAckPulse" "SyncPulse" 9 49, 10 19 0, S_0x560b9b5d0450;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "p";
    .port_info 4 /OUTPUT 1 "q";
L_0x560b9b6082d0 .functor XOR 1, v0x560b9b5d1020_0, v0x560b9b5d14b0_0, C4<0>, C4<0>;
L_0x560b9b608390 .functor BUFZ 1, v0x560b9b5d14b0_0, C4<0>, C4<0>, C4<0>;
v0x560b9b5d1330_0 .net "clk", 0 0, v0x560b9b5ef600_0;  alias, 1 drivers
v0x560b9b5d13f0_0 .net "d", 0 0, L_0x560b9b6081f0;  alias, 1 drivers
v0x560b9b5d14b0_0 .var "last_val", 0 0;
v0x560b9b5d1580_0 .net "p", 0 0, L_0x560b9b6082d0;  alias, 1 drivers
v0x560b9b5d1620_0 .net "q", 0 0, L_0x560b9b608390;  1 drivers
o0x7ef2804bb458 .functor BUFZ 1, C4<z>; HiZ drive
v0x560b9b5d1710_0 .net "reset", 0 0, o0x7ef2804bb458;  0 drivers
v0x560b9b5d17b0_0 .net "synced", 0 0, v0x560b9b5d1020_0;  1 drivers
S_0x560b9b5d0b20 .scope module, "BitSync" "BitSync" 10 37, 11 19 0, S_0x560b9b5d0910;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "q";
v0x560b9b5d0dd0_0 .net "clk", 0 0, v0x560b9b5ef600_0;  alias, 1 drivers
v0x560b9b5d0e90_0 .net "d", 0 0, L_0x560b9b6081f0;  alias, 1 drivers
v0x560b9b5d0f50_0 .var "p1", 0 0;
v0x560b9b5d1020_0 .var "p2", 0 0;
v0x560b9b5d10e0_0 .net "q", 0 0, v0x560b9b5d1020_0;  alias, 1 drivers
v0x560b9b5d11f0_0 .net "reset", 0 0, o0x7ef2804bb458;  alias, 0 drivers
E_0x560b9b5d0d50 .event posedge, v0x560b9b5d11f0_0, v0x560b9b45af00_0;
S_0x560b9b5d1910 .scope module, "BLoadPulse" "SyncPulse" 9 44, 10 19 0, S_0x560b9b5d0450;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "p";
    .port_info 4 /OUTPUT 1 "q";
L_0x560b9b608130 .functor XOR 1, v0x560b9b5d1ff0_0, v0x560b9b5d2480_0, C4<0>, C4<0>;
L_0x560b9b6081f0 .functor BUFZ 1, v0x560b9b5d2480_0, C4<0>, C4<0>, C4<0>;
v0x560b9b5d2300_0 .net "clk", 0 0, v0x560b9b5efaa0_0;  alias, 1 drivers
v0x560b9b5d23c0_0 .net "d", 0 0, v0x560b9b5d2b70_0;  1 drivers
v0x560b9b5d2480_0 .var "last_val", 0 0;
v0x560b9b5d2550_0 .net "p", 0 0, L_0x560b9b608130;  alias, 1 drivers
v0x560b9b5d25f0_0 .net "q", 0 0, L_0x560b9b6081f0;  alias, 1 drivers
o0x7ef2804bb788 .functor BUFZ 1, C4<z>; HiZ drive
v0x560b9b5d2730_0 .net "reset", 0 0, o0x7ef2804bb788;  0 drivers
v0x560b9b5d27d0_0 .net "synced", 0 0, v0x560b9b5d1ff0_0;  1 drivers
S_0x560b9b5d1b10 .scope module, "BitSync" "BitSync" 10 37, 11 19 0, S_0x560b9b5d1910;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "q";
v0x560b9b5d1da0_0 .net "clk", 0 0, v0x560b9b5efaa0_0;  alias, 1 drivers
v0x560b9b5d1e60_0 .net "d", 0 0, v0x560b9b5d2b70_0;  alias, 1 drivers
v0x560b9b5d1f20_0 .var "p1", 0 0;
v0x560b9b5d1ff0_0 .var "p2", 0 0;
v0x560b9b5d20b0_0 .net "q", 0 0, v0x560b9b5d1ff0_0;  alias, 1 drivers
v0x560b9b5d21c0_0 .net "reset", 0 0, o0x7ef2804bb788;  alias, 0 drivers
E_0x560b9b5d1d20 .event posedge, v0x560b9b5d21c0_0, v0x560b9b533c50_0;
S_0x560b9b5d3550 .scope module, "BrightColorsSync" "BitSync" 14 274, 11 19 0, S_0x560b9b5cfcb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "q";
L_0x560b9b6064b0 .functor BUFZ 1, v0x560b9b5d3930_0, C4<0>, C4<0>, C4<0>;
v0x560b9b5d3700_0 .net "clk", 0 0, v0x560b9b5efaa0_0;  alias, 1 drivers
v0x560b9b5d37a0_0 .net "d", 0 0, v0x560b9b5ea6e0_0;  1 drivers
v0x560b9b5d3860_0 .var "p1", 0 0;
v0x560b9b5d3930_0 .var "p2", 0 0;
v0x560b9b5d39f0_0 .net "q", 0 0, L_0x560b9b6064b0;  alias, 1 drivers
v0x560b9b5d3b30_0 .net "reset", 0 0, v0x560b9b5ef560_0;  alias, 1 drivers
S_0x560b9b5d3c50 .scope module, "CursorEnabledSync" "BitSync" 14 281, 11 19 0, S_0x560b9b5cfcb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "q";
L_0x560b9b606550 .functor BUFZ 1, v0x560b9b5d4060_0, C4<0>, C4<0>, C4<0>;
v0x560b9b5d3e30_0 .net "clk", 0 0, v0x560b9b5efaa0_0;  alias, 1 drivers
v0x560b9b5d3ed0_0 .net "d", 0 0, v0x560b9b5ea780_0;  1 drivers
v0x560b9b5d3f90_0 .var "p1", 0 0;
v0x560b9b5d4060_0 .var "p2", 0 0;
v0x560b9b5d4120_0 .net "q", 0 0, L_0x560b9b606550;  alias, 1 drivers
v0x560b9b5d4260_0 .net "reset", 0 0, v0x560b9b5ef560_0;  alias, 1 drivers
S_0x560b9b5d4380 .scope module, "CursorMCP" "MCP" 14 304, 9 24 0, S_0x560b9b5cfcb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "reset";
    .port_info 1 /INPUT 1 "clk_a";
    .port_info 2 /OUTPUT 1 "a_ready";
    .port_info 3 /INPUT 1 "a_send";
    .port_info 4 /INPUT 15 "a_datain";
    .port_info 5 /INPUT 1 "clk_b";
    .port_info 6 /OUTPUT 15 "b_data";
    .port_info 7 /OUTPUT 1 "b_load";
P_0x560b9b5d0730 .param/l "reset_val" 0 9 25, C4<000000000000000>;
P_0x560b9b5d0770 .param/l "width" 0 9 24, +C4<00000000000000000000000000001111>;
L_0x560b9b606730 .functor NOT 1, v0x560b9b5d73c0_0, C4<0>, C4<0>, C4<0>;
L_0x560b9b606800 .functor OR 1, L_0x560b9b606c60, L_0x560b9b606730, C4<0>, C4<0>;
L_0x560b9b606960 .functor AND 1, v0x560b9b5eb5c0_0, L_0x560b9b606800, C4<1>, C4<1>;
L_0x560b9b6069d0 .functor BUFZ 15, v0x560b9b5d7460_0, C4<000000000000000>, C4<000000000000000>, C4<000000000000000>;
v0x560b9b5d6800_0 .net *"_ivl_0", 0 0, L_0x560b9b606730;  1 drivers
v0x560b9b5d6900_0 .net "a_ack", 0 0, L_0x560b9b606c60;  1 drivers
v0x560b9b5d69c0_0 .net "a_datain", 14 0, v0x560b9b5ea820_0;  1 drivers
v0x560b9b5d6a90_0 .var "a_en", 0 0;
v0x560b9b5d6b80_0 .net "a_load", 0 0, L_0x560b9b606960;  1 drivers
v0x560b9b5d6c70_0 .net "a_ready", 0 0, L_0x560b9b606800;  alias, 1 drivers
v0x560b9b5d6d30_0 .net "a_send", 0 0, v0x560b9b5eb5c0_0;  alias, 1 drivers
v0x560b9b5d6dd0_0 .net "b_ack", 0 0, L_0x560b9b606b80;  1 drivers
v0x560b9b5d6e70_0 .net "b_data", 14 0, L_0x560b9b6069d0;  alias, 1 drivers
v0x560b9b5d6f30_0 .net "b_load", 0 0, L_0x560b9b606ac0;  alias, 1 drivers
v0x560b9b5d6fd0_0 .net "clk_a", 0 0, v0x560b9b5ef600_0;  alias, 1 drivers
v0x560b9b5d7070_0 .net "clk_b", 0 0, v0x560b9b5efaa0_0;  alias, 1 drivers
v0x560b9b5d7320_0 .net "reset", 0 0, v0x560b9b5ef560_0;  alias, 1 drivers
v0x560b9b5d73c0_0 .var "tx_busy", 0 0;
v0x560b9b5d7460_0 .var "tx_sample", 14 0;
S_0x560b9b5d47d0 .scope module, "AAckPulse" "SyncPulse" 9 49, 10 19 0, S_0x560b9b5d4380;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "p";
    .port_info 4 /OUTPUT 1 "q";
L_0x560b9b606c60 .functor XOR 1, v0x560b9b5d4ed0_0, v0x560b9b5d5360_0, C4<0>, C4<0>;
L_0x560b9b606d20 .functor BUFZ 1, v0x560b9b5d5360_0, C4<0>, C4<0>, C4<0>;
v0x560b9b5d51e0_0 .net "clk", 0 0, v0x560b9b5ef600_0;  alias, 1 drivers
v0x560b9b5d52a0_0 .net "d", 0 0, L_0x560b9b606b80;  alias, 1 drivers
v0x560b9b5d5360_0 .var "last_val", 0 0;
v0x560b9b5d5430_0 .net "p", 0 0, L_0x560b9b606c60;  alias, 1 drivers
v0x560b9b5d54d0_0 .net "q", 0 0, L_0x560b9b606d20;  1 drivers
o0x7ef2804bc028 .functor BUFZ 1, C4<z>; HiZ drive
v0x560b9b5d55c0_0 .net "reset", 0 0, o0x7ef2804bc028;  0 drivers
v0x560b9b5d5660_0 .net "synced", 0 0, v0x560b9b5d4ed0_0;  1 drivers
S_0x560b9b5d49d0 .scope module, "BitSync" "BitSync" 10 37, 11 19 0, S_0x560b9b5d47d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "q";
v0x560b9b5d4c80_0 .net "clk", 0 0, v0x560b9b5ef600_0;  alias, 1 drivers
v0x560b9b5d4d40_0 .net "d", 0 0, L_0x560b9b606b80;  alias, 1 drivers
v0x560b9b5d4e00_0 .var "p1", 0 0;
v0x560b9b5d4ed0_0 .var "p2", 0 0;
v0x560b9b5d4f90_0 .net "q", 0 0, v0x560b9b5d4ed0_0;  alias, 1 drivers
v0x560b9b5d50a0_0 .net "reset", 0 0, o0x7ef2804bc028;  alias, 0 drivers
E_0x560b9b5d4c00 .event posedge, v0x560b9b5d50a0_0, v0x560b9b45af00_0;
S_0x560b9b5d57c0 .scope module, "BLoadPulse" "SyncPulse" 9 44, 10 19 0, S_0x560b9b5d4380;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "p";
    .port_info 4 /OUTPUT 1 "q";
L_0x560b9b606ac0 .functor XOR 1, v0x560b9b5d5f10_0, v0x560b9b5d63a0_0, C4<0>, C4<0>;
L_0x560b9b606b80 .functor BUFZ 1, v0x560b9b5d63a0_0, C4<0>, C4<0>, C4<0>;
v0x560b9b5d6220_0 .net "clk", 0 0, v0x560b9b5efaa0_0;  alias, 1 drivers
v0x560b9b5d62e0_0 .net "d", 0 0, v0x560b9b5d6a90_0;  1 drivers
v0x560b9b5d63a0_0 .var "last_val", 0 0;
v0x560b9b5d6470_0 .net "p", 0 0, L_0x560b9b606ac0;  alias, 1 drivers
v0x560b9b5d6510_0 .net "q", 0 0, L_0x560b9b606b80;  alias, 1 drivers
o0x7ef2804bc358 .functor BUFZ 1, C4<z>; HiZ drive
v0x560b9b5d6650_0 .net "reset", 0 0, o0x7ef2804bc358;  0 drivers
v0x560b9b5d66f0_0 .net "synced", 0 0, v0x560b9b5d5f10_0;  1 drivers
S_0x560b9b5d59c0 .scope module, "BitSync" "BitSync" 10 37, 11 19 0, S_0x560b9b5d57c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "q";
v0x560b9b5d5cc0_0 .net "clk", 0 0, v0x560b9b5efaa0_0;  alias, 1 drivers
v0x560b9b5d5d80_0 .net "d", 0 0, v0x560b9b5d6a90_0;  alias, 1 drivers
v0x560b9b5d5e40_0 .var "p1", 0 0;
v0x560b9b5d5f10_0 .var "p2", 0 0;
v0x560b9b5d5fd0_0 .net "q", 0 0, v0x560b9b5d5f10_0;  alias, 1 drivers
v0x560b9b5d60e0_0 .net "reset", 0 0, o0x7ef2804bc358;  alias, 0 drivers
E_0x560b9b5d5c40 .event posedge, v0x560b9b5d60e0_0, v0x560b9b533c50_0;
S_0x560b9b5d7640 .scope module, "CursorScanEndMCP" "MCP" 14 331, 9 24 0, S_0x560b9b5cfcb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "reset";
    .port_info 1 /INPUT 1 "clk_a";
    .port_info 2 /OUTPUT 1 "a_ready";
    .port_info 3 /INPUT 1 "a_send";
    .port_info 4 /INPUT 3 "a_datain";
    .port_info 5 /INPUT 1 "clk_b";
    .port_info 6 /OUTPUT 3 "b_data";
    .port_info 7 /OUTPUT 1 "b_load";
P_0x560b9b5c7340 .param/l "reset_val" 0 9 25, C4<000>;
P_0x560b9b5c7380 .param/l "width" 0 9 24, +C4<00000000000000000000000000000011>;
L_0x560b9b607570 .functor NOT 1, v0x560b9b5da600_0, C4<0>, C4<0>, C4<0>;
L_0x560b9b607610 .functor OR 1, L_0x560b9b607aa0, L_0x560b9b607570, C4<0>, C4<0>;
L_0x560b9b607750 .functor AND 1, v0x560b9b5eb5c0_0, L_0x560b9b607610, C4<1>, C4<1>;
L_0x560b9b607810 .functor BUFZ 3, v0x560b9b5da6a0_0, C4<000>, C4<000>, C4<000>;
v0x560b9b5d9be0_0 .net *"_ivl_0", 0 0, L_0x560b9b607570;  1 drivers
v0x560b9b5d9ce0_0 .net "a_ack", 0 0, L_0x560b9b607aa0;  1 drivers
v0x560b9b5d9da0_0 .net "a_datain", 2 0, v0x560b9b5ea8c0_0;  1 drivers
v0x560b9b5d9e70_0 .var "a_en", 0 0;
v0x560b9b5d9f60_0 .net "a_load", 0 0, L_0x560b9b607750;  1 drivers
v0x560b9b5da050_0 .net "a_ready", 0 0, L_0x560b9b607610;  1 drivers
v0x560b9b5da110_0 .net "a_send", 0 0, v0x560b9b5eb5c0_0;  alias, 1 drivers
v0x560b9b5da200_0 .net "b_ack", 0 0, L_0x560b9b6079c0;  1 drivers
v0x560b9b5da2a0_0 .net "b_data", 2 0, L_0x560b9b607810;  alias, 1 drivers
v0x560b9b5da380_0 .net "b_load", 0 0, L_0x560b9b607900;  alias, 1 drivers
v0x560b9b5da420_0 .net "clk_a", 0 0, v0x560b9b5ef600_0;  alias, 1 drivers
v0x560b9b5da4c0_0 .net "clk_b", 0 0, v0x560b9b5efaa0_0;  alias, 1 drivers
v0x560b9b5da560_0 .net "reset", 0 0, v0x560b9b5ef560_0;  alias, 1 drivers
v0x560b9b5da600_0 .var "tx_busy", 0 0;
v0x560b9b5da6a0_0 .var "tx_sample", 2 0;
S_0x560b9b5d7ab0 .scope module, "AAckPulse" "SyncPulse" 9 49, 10 19 0, S_0x560b9b5d7640;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "p";
    .port_info 4 /OUTPUT 1 "q";
L_0x560b9b607aa0 .functor XOR 1, v0x560b9b5d8230_0, v0x560b9b5d86c0_0, C4<0>, C4<0>;
L_0x560b9b607b60 .functor BUFZ 1, v0x560b9b5d86c0_0, C4<0>, C4<0>, C4<0>;
v0x560b9b5d8540_0 .net "clk", 0 0, v0x560b9b5ef600_0;  alias, 1 drivers
v0x560b9b5d8600_0 .net "d", 0 0, L_0x560b9b6079c0;  alias, 1 drivers
v0x560b9b5d86c0_0 .var "last_val", 0 0;
v0x560b9b5d8790_0 .net "p", 0 0, L_0x560b9b607aa0;  alias, 1 drivers
v0x560b9b5d8830_0 .net "q", 0 0, L_0x560b9b607b60;  1 drivers
o0x7ef2804bc928 .functor BUFZ 1, C4<z>; HiZ drive
v0x560b9b5d8920_0 .net "reset", 0 0, o0x7ef2804bc928;  0 drivers
v0x560b9b5d89c0_0 .net "synced", 0 0, v0x560b9b5d8230_0;  1 drivers
S_0x560b9b5d7cc0 .scope module, "BitSync" "BitSync" 10 37, 11 19 0, S_0x560b9b5d7ab0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "q";
v0x560b9b5d7fe0_0 .net "clk", 0 0, v0x560b9b5ef600_0;  alias, 1 drivers
v0x560b9b5d80a0_0 .net "d", 0 0, L_0x560b9b6079c0;  alias, 1 drivers
v0x560b9b5d8160_0 .var "p1", 0 0;
v0x560b9b5d8230_0 .var "p2", 0 0;
v0x560b9b5d82f0_0 .net "q", 0 0, v0x560b9b5d8230_0;  alias, 1 drivers
v0x560b9b5d8400_0 .net "reset", 0 0, o0x7ef2804bc928;  alias, 0 drivers
E_0x560b9b5d7f60 .event posedge, v0x560b9b5d8400_0, v0x560b9b45af00_0;
S_0x560b9b5d8b20 .scope module, "BLoadPulse" "SyncPulse" 9 44, 10 19 0, S_0x560b9b5d7640;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "p";
    .port_info 4 /OUTPUT 1 "q";
L_0x560b9b607900 .functor XOR 1, v0x560b9b5d92f0_0, v0x560b9b5d9780_0, C4<0>, C4<0>;
L_0x560b9b6079c0 .functor BUFZ 1, v0x560b9b5d9780_0, C4<0>, C4<0>, C4<0>;
v0x560b9b5d9600_0 .net "clk", 0 0, v0x560b9b5efaa0_0;  alias, 1 drivers
v0x560b9b5d96c0_0 .net "d", 0 0, v0x560b9b5d9e70_0;  1 drivers
v0x560b9b5d9780_0 .var "last_val", 0 0;
v0x560b9b5d9850_0 .net "p", 0 0, L_0x560b9b607900;  alias, 1 drivers
v0x560b9b5d98f0_0 .net "q", 0 0, L_0x560b9b6079c0;  alias, 1 drivers
o0x7ef2804bcc58 .functor BUFZ 1, C4<z>; HiZ drive
v0x560b9b5d9a30_0 .net "reset", 0 0, o0x7ef2804bcc58;  0 drivers
v0x560b9b5d9ad0_0 .net "synced", 0 0, v0x560b9b5d92f0_0;  1 drivers
S_0x560b9b5d8da0 .scope module, "BitSync" "BitSync" 10 37, 11 19 0, S_0x560b9b5d8b20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "q";
v0x560b9b5d90a0_0 .net "clk", 0 0, v0x560b9b5efaa0_0;  alias, 1 drivers
v0x560b9b5d9160_0 .net "d", 0 0, v0x560b9b5d9e70_0;  alias, 1 drivers
v0x560b9b5d9220_0 .var "p1", 0 0;
v0x560b9b5d92f0_0 .var "p2", 0 0;
v0x560b9b5d93b0_0 .net "q", 0 0, v0x560b9b5d92f0_0;  alias, 1 drivers
v0x560b9b5d94c0_0 .net "reset", 0 0, o0x7ef2804bcc58;  alias, 0 drivers
E_0x560b9b5d9020 .event posedge, v0x560b9b5d94c0_0, v0x560b9b533c50_0;
S_0x560b9b5da880 .scope module, "CursorScanStartMCP" "MCP" 14 318, 9 24 0, S_0x560b9b5cfcb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "reset";
    .port_info 1 /INPUT 1 "clk_a";
    .port_info 2 /OUTPUT 1 "a_ready";
    .port_info 3 /INPUT 1 "a_send";
    .port_info 4 /INPUT 3 "a_datain";
    .port_info 5 /INPUT 1 "clk_b";
    .port_info 6 /OUTPUT 3 "b_data";
    .port_info 7 /OUTPUT 1 "b_load";
P_0x560b9b5daa10 .param/l "reset_val" 0 9 25, C4<000>;
P_0x560b9b5daa50 .param/l "width" 0 9 24, +C4<00000000000000000000000000000011>;
L_0x560b9b606e50 .functor NOT 1, v0x560b9b5dda90_0, C4<0>, C4<0>, C4<0>;
L_0x560b9b606ef0 .functor OR 1, L_0x560b9b607380, L_0x560b9b606e50, C4<0>, C4<0>;
L_0x560b9b607030 .functor AND 1, v0x560b9b5eb5c0_0, L_0x560b9b606ef0, C4<1>, C4<1>;
L_0x560b9b6070f0 .functor BUFZ 3, v0x560b9b5ddb30_0, C4<000>, C4<000>, C4<000>;
v0x560b9b5dd0c0_0 .net *"_ivl_0", 0 0, L_0x560b9b606e50;  1 drivers
v0x560b9b5dd1c0_0 .net "a_ack", 0 0, L_0x560b9b607380;  1 drivers
v0x560b9b5dd280_0 .net "a_datain", 2 0, v0x560b9b5ea960_0;  1 drivers
v0x560b9b5dd350_0 .var "a_en", 0 0;
v0x560b9b5dd440_0 .net "a_load", 0 0, L_0x560b9b607030;  1 drivers
v0x560b9b5dd530_0 .net "a_ready", 0 0, L_0x560b9b606ef0;  1 drivers
v0x560b9b5dd5f0_0 .net "a_send", 0 0, v0x560b9b5eb5c0_0;  alias, 1 drivers
v0x560b9b5dd690_0 .net "b_ack", 0 0, L_0x560b9b6072a0;  1 drivers
v0x560b9b5dd730_0 .net "b_data", 2 0, L_0x560b9b6070f0;  alias, 1 drivers
v0x560b9b5dd810_0 .net "b_load", 0 0, L_0x560b9b6071e0;  alias, 1 drivers
v0x560b9b5dd8b0_0 .net "clk_a", 0 0, v0x560b9b5ef600_0;  alias, 1 drivers
v0x560b9b5dd950_0 .net "clk_b", 0 0, v0x560b9b5efaa0_0;  alias, 1 drivers
v0x560b9b5dd9f0_0 .net "reset", 0 0, v0x560b9b5ef560_0;  alias, 1 drivers
v0x560b9b5dda90_0 .var "tx_busy", 0 0;
v0x560b9b5ddb30_0 .var "tx_sample", 2 0;
S_0x560b9b5dad30 .scope module, "AAckPulse" "SyncPulse" 9 49, 10 19 0, S_0x560b9b5da880;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "p";
    .port_info 4 /OUTPUT 1 "q";
L_0x560b9b607380 .functor XOR 1, v0x560b9b5db710_0, v0x560b9b5dbba0_0, C4<0>, C4<0>;
L_0x560b9b607440 .functor BUFZ 1, v0x560b9b5dbba0_0, C4<0>, C4<0>, C4<0>;
v0x560b9b5dba20_0 .net "clk", 0 0, v0x560b9b5ef600_0;  alias, 1 drivers
v0x560b9b5dbae0_0 .net "d", 0 0, L_0x560b9b6072a0;  alias, 1 drivers
v0x560b9b5dbba0_0 .var "last_val", 0 0;
v0x560b9b5dbc70_0 .net "p", 0 0, L_0x560b9b607380;  alias, 1 drivers
v0x560b9b5dbd10_0 .net "q", 0 0, L_0x560b9b607440;  1 drivers
o0x7ef2804bd228 .functor BUFZ 1, C4<z>; HiZ drive
v0x560b9b5dbe00_0 .net "reset", 0 0, o0x7ef2804bd228;  0 drivers
v0x560b9b5dbea0_0 .net "synced", 0 0, v0x560b9b5db710_0;  1 drivers
S_0x560b9b5daf90 .scope module, "BitSync" "BitSync" 10 37, 11 19 0, S_0x560b9b5dad30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "q";
v0x560b9b5db2b0_0 .net "clk", 0 0, v0x560b9b5ef600_0;  alias, 1 drivers
v0x560b9b5db580_0 .net "d", 0 0, L_0x560b9b6072a0;  alias, 1 drivers
v0x560b9b5db640_0 .var "p1", 0 0;
v0x560b9b5db710_0 .var "p2", 0 0;
v0x560b9b5db7d0_0 .net "q", 0 0, v0x560b9b5db710_0;  alias, 1 drivers
v0x560b9b5db8e0_0 .net "reset", 0 0, o0x7ef2804bd228;  alias, 0 drivers
E_0x560b9b5db230 .event posedge, v0x560b9b5db8e0_0, v0x560b9b45af00_0;
S_0x560b9b5dc000 .scope module, "BLoadPulse" "SyncPulse" 9 44, 10 19 0, S_0x560b9b5da880;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "p";
    .port_info 4 /OUTPUT 1 "q";
L_0x560b9b6071e0 .functor XOR 1, v0x560b9b5dc7d0_0, v0x560b9b5dcc60_0, C4<0>, C4<0>;
L_0x560b9b6072a0 .functor BUFZ 1, v0x560b9b5dcc60_0, C4<0>, C4<0>, C4<0>;
v0x560b9b5dcae0_0 .net "clk", 0 0, v0x560b9b5efaa0_0;  alias, 1 drivers
v0x560b9b5dcba0_0 .net "d", 0 0, v0x560b9b5dd350_0;  1 drivers
v0x560b9b5dcc60_0 .var "last_val", 0 0;
v0x560b9b5dcd30_0 .net "p", 0 0, L_0x560b9b6071e0;  alias, 1 drivers
v0x560b9b5dcdd0_0 .net "q", 0 0, L_0x560b9b6072a0;  alias, 1 drivers
o0x7ef2804bd558 .functor BUFZ 1, C4<z>; HiZ drive
v0x560b9b5dcf10_0 .net "reset", 0 0, o0x7ef2804bd558;  0 drivers
v0x560b9b5dcfb0_0 .net "synced", 0 0, v0x560b9b5dc7d0_0;  1 drivers
S_0x560b9b5dc280 .scope module, "BitSync" "BitSync" 10 37, 11 19 0, S_0x560b9b5dc000;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "q";
v0x560b9b5dc580_0 .net "clk", 0 0, v0x560b9b5efaa0_0;  alias, 1 drivers
v0x560b9b5dc640_0 .net "d", 0 0, v0x560b9b5dd350_0;  alias, 1 drivers
v0x560b9b5dc700_0 .var "p1", 0 0;
v0x560b9b5dc7d0_0 .var "p2", 0 0;
v0x560b9b5dc890_0 .net "q", 0 0, v0x560b9b5dc7d0_0;  alias, 1 drivers
v0x560b9b5dc9a0_0 .net "reset", 0 0, o0x7ef2804bd558;  alias, 0 drivers
E_0x560b9b5dc500 .event posedge, v0x560b9b5dc9a0_0, v0x560b9b533c50_0;
S_0x560b9b5ddd10 .scope module, "DACRam" "DACRam_sim" 14 389, 15 7 0, S_0x560b9b5cfcb0;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "address_a";
    .port_info 1 /INPUT 8 "address_b";
    .port_info 2 /INPUT 1 "clock_a";
    .port_info 3 /INPUT 1 "clock_b";
    .port_info 4 /INPUT 18 "data_a";
    .port_info 5 /INPUT 18 "data_b";
    .port_info 6 /INPUT 1 "wren_a";
    .port_info 7 /INPUT 1 "wren_b";
    .port_info 8 /OUTPUT 18 "q_a";
    .port_info 9 /OUTPUT 18 "q_b";
v0x560b9b5ddfa0_0 .net "address_a", 7 0, L_0x560b9b608c50;  1 drivers
v0x560b9b5de0a0_0 .net "address_b", 7 0, L_0x560b9b60a3a0;  alias, 1 drivers
v0x560b9b5de160_0 .net "clock_a", 0 0, v0x560b9b5ef600_0;  alias, 1 drivers
v0x560b9b5de230_0 .net "clock_b", 0 0, v0x560b9b5efaa0_0;  alias, 1 drivers
v0x560b9b5de2d0_0 .net "data_a", 17 0, L_0x560b9b608f60;  1 drivers
L_0x7ef28046e768 .functor BUFT 1, C4<000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x560b9b5de3c0_0 .net "data_b", 17 0, L_0x7ef28046e768;  1 drivers
v0x560b9b5de4a0_0 .var/i "i", 31 0;
v0x560b9b5de580 .array "mem", 255 0, 17 0;
v0x560b9b5de640_0 .var "q_a", 17 0;
v0x560b9b5de7b0_0 .var "q_b", 17 0;
v0x560b9b5de870_0 .net "wren_a", 0 0, L_0x560b9b6094e0;  1 drivers
L_0x7ef28046e7f8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x560b9b5de930_0 .net "wren_b", 0 0, L_0x7ef28046e7f8;  1 drivers
S_0x560b9b5deb90 .scope module, "GraphicsEnabledSync" "BitSync" 14 267, 11 19 0, S_0x560b9b5cfcb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "q";
v0x560b9b5dede0_0 .net "clk", 0 0, v0x560b9b5efaa0_0;  alias, 1 drivers
v0x560b9b5deea0_0 .net "d", 0 0, v0x560b9b5eaad0_0;  1 drivers
v0x560b9b5def60_0 .var "p1", 0 0;
v0x560b9b5df000_0 .var "p2", 0 0;
v0x560b9b5df0c0_0 .net "q", 0 0, v0x560b9b5df000_0;  alias, 1 drivers
v0x560b9b5df1b0_0 .net "reset", 0 0, v0x560b9b5ef560_0;  alias, 1 drivers
S_0x560b9b5df2d0 .scope module, "HsyncSync" "BitSync" 14 255, 11 19 0, S_0x560b9b5cfcb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "q";
v0x560b9b5df5b0_0 .net "clk", 0 0, v0x560b9b5ef600_0;  alias, 1 drivers
v0x560b9b5df670_0 .net "d", 0 0, L_0x560b9b60a230;  alias, 1 drivers
v0x560b9b5df760_0 .var "p1", 0 0;
v0x560b9b5df830_0 .var "p2", 0 0;
v0x560b9b5df8d0_0 .net "q", 0 0, v0x560b9b5df830_0;  alias, 1 drivers
v0x560b9b5df970_0 .net "reset", 0 0, v0x560b9b5ef560_0;  alias, 1 drivers
S_0x560b9b5dfa90 .scope module, "Is256ColorSelSync" "BitSync" 14 295, 11 19 0, S_0x560b9b5cfcb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "q";
v0x560b9b5dfce0_0 .net "clk", 0 0, v0x560b9b5efaa0_0;  alias, 1 drivers
v0x560b9b5dfda0_0 .net "d", 0 0, L_0x560b9b5f37e0;  alias, 1 drivers
v0x560b9b5dfe60_0 .var "p1", 0 0;
v0x560b9b5dff30_0 .var "p2", 0 0;
v0x560b9b5dfff0_0 .net "q", 0 0, v0x560b9b5dff30_0;  alias, 1 drivers
v0x560b9b5e00e0_0 .net "reset", 0 0, v0x560b9b5ef560_0;  alias, 1 drivers
S_0x560b9b5e0200 .scope module, "ModeNumSync" "BusSync" 14 244, 16 23 0, S_0x560b9b5cfcb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 8 "d";
    .port_info 3 /OUTPUT 8 "q";
P_0x560b9b5e03e0 .param/l "WIDTH" 0 16 24, +C4<00000000000000000000000000001000>;
v0x560b9b5e05b0_0 .net "clk", 0 0, v0x560b9b5efaa0_0;  alias, 1 drivers
v0x560b9b5e0670_0 .net "d", 7 0, v0x560b9b5eaba0_0;  1 drivers
v0x560b9b5e0750_0 .var "p1", 7 0;
v0x560b9b5e0840_0 .var "p2", 7 0;
v0x560b9b5e0920_0 .net "q", 7 0, v0x560b9b5e0840_0;  alias, 1 drivers
v0x560b9b5e0a80_0 .net "reset", 0 0, v0x560b9b5ef560_0;  alias, 1 drivers
S_0x560b9b5e0ba0 .scope module, "PaletteSelSync" "BitSync" 14 288, 11 19 0, S_0x560b9b5cfcb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "q";
L_0x560b9b6065f0 .functor BUFZ 1, v0x560b9b5e1010_0, C4<0>, C4<0>, C4<0>;
v0x560b9b5e0df0_0 .net "clk", 0 0, v0x560b9b5efaa0_0;  alias, 1 drivers
v0x560b9b5e0eb0_0 .net "d", 0 0, v0x560b9b5eac70_0;  1 drivers
v0x560b9b5e0f70_0 .var "p1", 0 0;
v0x560b9b5e1010_0 .var "p2", 0 0;
v0x560b9b5e10d0_0 .net "q", 0 0, L_0x560b9b6065f0;  alias, 1 drivers
v0x560b9b5e1210_0 .net "reset", 0 0, v0x560b9b5ef560_0;  alias, 1 drivers
S_0x560b9b5e1330 .scope module, "VsyncSync" "BitSync" 14 261, 11 19 0, S_0x560b9b5cfcb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "q";
v0x560b9b5e1580_0 .net "clk", 0 0, v0x560b9b5ef600_0;  alias, 1 drivers
v0x560b9b5e1640_0 .net "d", 0 0, L_0x560b9b60a190;  alias, 1 drivers
v0x560b9b5e1700_0 .var "p1", 0 0;
v0x560b9b5e17d0_0 .var "p2", 0 0;
v0x560b9b5e1870_0 .net "q", 0 0, v0x560b9b5e17d0_0;  alias, 1 drivers
v0x560b9b5e1960_0 .net "reset", 0 0, v0x560b9b5ef560_0;  alias, 1 drivers
S_0x560b9b5ebc00 .scope task, "initialize_framebuffer_graphics_256color" "initialize_framebuffer_graphics_256color" 4 167, 4 167 0, S_0x560b9b552810;
 .timescale -9 -12;
v0x560b9b5ebde0_0 .var/i "i", 31 0;
TD_vga_framebuffer_integration_tb.initialize_framebuffer_graphics_256color ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x560b9b5ebde0_0, 0, 32;
T_2.21 ;
    %load/vec4 v0x560b9b5ebde0_0;
    %cmpi/s 32000, 0, 32;
    %jmp/0xz T_2.22, 5;
    %pushi/vec4 43605, 0, 16;
    %ix/getv/s 4, v0x560b9b5ebde0_0;
    %store/vec4a v0x560b9b5eef00, 4, 0;
    %load/vec4 v0x560b9b5ebde0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x560b9b5ebde0_0, 0, 32;
    %jmp T_2.21;
T_2.22 ;
    %end;
S_0x560b9b5ebee0 .scope task, "initialize_framebuffer_graphics_4color" "initialize_framebuffer_graphics_4color" 4 157, 4 157 0, S_0x560b9b552810;
 .timescale -9 -12;
v0x560b9b5ec110_0 .var/i "i", 31 0;
TD_vga_framebuffer_integration_tb.initialize_framebuffer_graphics_4color ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x560b9b5ec110_0, 0, 32;
T_3.23 ;
    %load/vec4 v0x560b9b5ec110_0;
    %cmpi/s 8000, 0, 32;
    %jmp/0xz T_3.24, 5;
    %pushi/vec4 58596, 0, 16;
    %ix/getv/s 4, v0x560b9b5ec110_0;
    %store/vec4a v0x560b9b5eef00, 4, 0;
    %load/vec4 v0x560b9b5ec110_0;
    %addi 1, 0, 32;
    %store/vec4 v0x560b9b5ec110_0, 0, 32;
    %jmp T_3.23;
T_3.24 ;
    %end;
S_0x560b9b5ec210 .scope task, "initialize_framebuffer_text" "initialize_framebuffer_text" 4 144, 4 144 0, S_0x560b9b552810;
 .timescale -9 -12;
v0x560b9b5ec3f0_0 .var "char_val", 7 0;
v0x560b9b5ec4f0_0 .var/i "i", 31 0;
TD_vga_framebuffer_integration_tb.initialize_framebuffer_text ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x560b9b5ec4f0_0, 0, 32;
T_4.25 ;
    %load/vec4 v0x560b9b5ec4f0_0;
    %cmpi/s 2000, 0, 32;
    %jmp/0xz T_4.26, 5;
    %pushi/vec4 65, 0, 32;
    %load/vec4 v0x560b9b5ec4f0_0;
    %pushi/vec4 26, 0, 32;
    %mod;
    %add;
    %pad/u 8;
    %store/vec4 v0x560b9b5ec3f0_0, 0, 8;
    %pushi/vec4 31, 0, 8;
    %load/vec4 v0x560b9b5ec3f0_0;
    %concat/vec4; draw_concat_vec4
    %ix/getv/s 4, v0x560b9b5ec4f0_0;
    %store/vec4a v0x560b9b5eef00, 4, 0;
    %load/vec4 v0x560b9b5ec4f0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x560b9b5ec4f0_0, 0, 32;
    %jmp T_4.25;
T_4.26 ;
    %end;
S_0x560b9b5ec5d0 .scope task, "test_mode_03h" "test_mode_03h" 4 329, 4 329 0, S_0x560b9b552810;
 .timescale -9 -12;
TD_vga_framebuffer_integration_tb.test_mode_03h ;
    %vpi_call/w 4 331 "$display", "========================================" {0 0 0};
    %vpi_call/w 4 332 "$display", "Testing Mode 03h: 80x25 Text (16 colors)" {0 0 0};
    %vpi_call/w 4 333 "$display", "========================================" {0 0 0};
    %load/vec4 v0x560b9b5ef860_0;
    %addi 1, 0, 32;
    %store/vec4 v0x560b9b5ef860_0, 0, 32;
    %fork TD_vga_framebuffer_integration_tb.initialize_framebuffer_text, S_0x560b9b5ec210;
    %join;
    %pushi/vec4 9, 0, 8;
    %store/vec4 v0x560b9b5edb40_0, 0, 8;
    %fork TD_vga_framebuffer_integration_tb.write_mode_register, S_0x560b9b5ed960;
    %join;
    %pushi/vec4 1, 0, 6;
    %store/vec4 v0x560b9b5ed780_0, 0, 6;
    %pushi/vec4 79, 0, 8;
    %store/vec4 v0x560b9b5ed880_0, 0, 8;
    %fork TD_vga_framebuffer_integration_tb.write_crtc_register, S_0x560b9b5ed5a0;
    %join;
    %pushi/vec4 18, 0, 6;
    %store/vec4 v0x560b9b5ed780_0, 0, 6;
    %pushi/vec4 143, 0, 8;
    %store/vec4 v0x560b9b5ed880_0, 0, 8;
    %fork TD_vga_framebuffer_integration_tb.write_crtc_register, S_0x560b9b5ed5a0;
    %join;
    %pushi/vec4 7, 0, 6;
    %store/vec4 v0x560b9b5ed780_0, 0, 6;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x560b9b5ed880_0, 0, 8;
    %fork TD_vga_framebuffer_integration_tb.write_crtc_register, S_0x560b9b5ed5a0;
    %join;
    %pushi/vec4 3, 0, 32;
    %store/vec4 v0x560b9b5ed030_0, 0, 32;
    %fork TD_vga_framebuffer_integration_tb.wait_frames, S_0x560b9b5ecc00;
    %join;
    %load/vec4 v0x560b9b5ef2e0_0;
    %cmpi/e 3, 0, 8;
    %jmp/0xz  T_5.27, 4;
    %vpi_call/w 4 346 "$display", "[PASS] Mode 03h correctly detected" {0 0 0};
    %load/vec4 v0x560b9b5ef780_0;
    %addi 1, 0, 32;
    %store/vec4 v0x560b9b5ef780_0, 0, 32;
    %jmp T_5.28;
T_5.27 ;
    %vpi_call/w 4 349 "$display", "[FAIL] Mode 03h detection failed. Got mode %02h", v0x560b9b5ef2e0_0 {0 0 0};
    %load/vec4 v0x560b9b5ef6a0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x560b9b5ef6a0_0, 0, 32;
T_5.28 ;
    %load/vec4 v0x560b9b5f0010_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_5.29, 5;
    %vpi_call/w 4 355 "$display", "[PASS] Frame generation working (vsync count: %0d)", v0x560b9b5f0010_0 {0 0 0};
    %jmp T_5.30;
T_5.29 ;
    %vpi_call/w 4 357 "$display", "[FAIL] No frame generation detected" {0 0 0};
    %load/vec4 v0x560b9b5ef6a0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x560b9b5ef6a0_0, 0, 32;
T_5.30 ;
    %vpi_call/w 4 361 "$display", "\000" {0 0 0};
    %end;
S_0x560b9b5ec7b0 .scope task, "test_mode_12h" "test_mode_12h" 4 403, 4 403 0, S_0x560b9b552810;
 .timescale -9 -12;
TD_vga_framebuffer_integration_tb.test_mode_12h ;
    %vpi_call/w 4 405 "$display", "========================================" {0 0 0};
    %vpi_call/w 4 406 "$display", "Testing Mode 12h: 640x480 (16 colors)" {0 0 0};
    %vpi_call/w 4 407 "$display", "========================================" {0 0 0};
    %load/vec4 v0x560b9b5ef860_0;
    %addi 1, 0, 32;
    %store/vec4 v0x560b9b5ef860_0, 0, 32;
    %vpi_call/w 4 410 "$display", "[DEBUG] Initializing framebuffer for 640x480..." {0 0 0};
    %fork TD_vga_framebuffer_integration_tb.initialize_framebuffer_graphics_4color, S_0x560b9b5ebee0;
    %join;
    %vpi_call/w 4 413 "$display", "[DEBUG] Configuring Mode 12h registers..." {0 0 0};
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x560b9b5ed4a0_0, 0, 8;
    %fork TD_vga_framebuffer_integration_tb.write_amcr_register, S_0x560b9b5ed240;
    %join;
    %vpi_call/w 4 415 "$display", "[DEBUG] AMCR written: 0x00" {0 0 0};
    %pushi/vec4 26, 0, 8;
    %store/vec4 v0x560b9b5edb40_0, 0, 8;
    %fork TD_vga_framebuffer_integration_tb.write_mode_register, S_0x560b9b5ed960;
    %join;
    %vpi_call/w 4 418 "$display", "[DEBUG] Mode register written: 0x1A (binary: 00011010)" {0 0 0};
    %vpi_call/w 4 419 "$display", "[DEBUG]   bit 0 (hres_mode): 0" {0 0 0};
    %vpi_call/w 4 420 "$display", "[DEBUG]   bit 1 (graphics_320): 1" {0 0 0};
    %vpi_call/w 4 421 "$display", "[DEBUG]   bit 2 (bw_mode): 0" {0 0 0};
    %vpi_call/w 4 422 "$display", "[DEBUG]   bit 3 (display_enabled): 1" {0 0 0};
    %vpi_call/w 4 423 "$display", "[DEBUG]   bit 4 (mode_640): 1" {0 0 0};
    %pushi/vec4 1, 0, 6;
    %store/vec4 v0x560b9b5ed780_0, 0, 6;
    %pushi/vec4 79, 0, 8;
    %store/vec4 v0x560b9b5ed880_0, 0, 8;
    %fork TD_vga_framebuffer_integration_tb.write_crtc_register, S_0x560b9b5ed5a0;
    %join;
    %vpi_call/w 4 426 "$display", "[DEBUG] CRTC 0x01 written: %d (horiz_display_end)", 32'sb00000000000000000000000001001111 {0 0 0};
    %pushi/vec4 18, 0, 6;
    %store/vec4 v0x560b9b5ed780_0, 0, 6;
    %pushi/vec4 223, 0, 8;
    %store/vec4 v0x560b9b5ed880_0, 0, 8;
    %fork TD_vga_framebuffer_integration_tb.write_crtc_register, S_0x560b9b5ed5a0;
    %join;
    %vpi_call/w 4 429 "$display", "[DEBUG] CRTC 0x12 written: %d = 0x%h (vert_display_end_low)", 32'sb00000000000000000000000011011111, 32'sb00000000000000000000000011011111 {0 0 0};
    %pushi/vec4 7, 0, 6;
    %store/vec4 v0x560b9b5ed780_0, 0, 6;
    %pushi/vec4 2, 0, 8;
    %store/vec4 v0x560b9b5ed880_0, 0, 8;
    %fork TD_vga_framebuffer_integration_tb.write_crtc_register, S_0x560b9b5ed5a0;
    %join;
    %vpi_call/w 4 435 "$display", "[DEBUG] CRTC 0x07 written: 0x02 (overflow, binary: 00000010)" {0 0 0};
    %vpi_call/w 4 436 "$display", "[DEBUG]   bit 1 (vert_disp_end bit 8): 1" {0 0 0};
    %vpi_call/w 4 437 "$display", "[DEBUG]   bit 6 (vert_disp_end bit 9): 0" {0 0 0};
    %vpi_call/w 4 438 "$display", "[DEBUG] Expected vert_display_end = {0, 1, 223} = 479" {0 0 0};
    %vpi_call/w 4 440 "$display", "[DEBUG] Registers configured. Current mode_num: %02h", v0x560b9b5ef2e0_0 {0 0 0};
    %vpi_call/w 4 441 "$display", "[DEBUG] Expected mode: %02h (MODE_12H)", 8'b00010010 {0 0 0};
    %pushi/vec4 100, 0, 32;
T_6.31 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_6.32, 5;
    %jmp/1 T_6.32, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x560b9b5c3bf0;
    %jmp T_6.31;
T_6.32 ;
    %pop/vec4 1;
    %pushi/vec4 10, 0, 32;
T_6.33 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_6.34, 5;
    %jmp/1 T_6.34, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x560b9b38dc40;
    %jmp T_6.33;
T_6.34 ;
    %pop/vec4 1;
    %vpi_call/w 4 447 "$display", "[DEBUG] After settle - mode_num: %02h", v0x560b9b5ef2e0_0 {0 0 0};
    %vpi_call/w 4 448 "$display", "[DEBUG] graphics_enabled: %b, vga_256_color: %b", v0x560b9b5eefc0_0, v0x560b9b5ef940_0 {0 0 0};
    %vpi_call/w 4 451 "$display", "[DEBUG] Checking if mode detection is working..." {0 0 0};
    %vpi_call/w 4 452 "$display", "[DEBUG] If vert_display_end = 479, is_480_lines should be true" {0 0 0};
    %vpi_call/w 4 453 "$display", "[DEBUG] If mode_640 = 1, mode detection should see 640-wide mode" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x560b9b5f0010_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x560b9b5ef200_0, 0, 32;
    %vpi_call/w 4 457 "$display", "[DEBUG] Starting frame wait for Mode 12h (640x480 is slower)..." {0 0 0};
    %vpi_call/w 4 458 "$display", "[INFO] Note: 640x480 mode requires ~525 lines * 800 pixels = 420,000 clocks per frame" {0 0 0};
    %vpi_call/w 4 459 "$display", "[INFO] At 25MHz VGA clock, this is ~16.8ms per frame" {0 0 0};
    %vpi_call/w 4 462 "$display", "[DEBUG] Initial state: vsync=%b, hsync=%b, line_count=%0d", v0x560b9b5eff70_0, v0x560b9b5efe10_0, v0x560b9b5ef200_0 {0 0 0};
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x560b9b5ed030_0, 0, 32;
    %fork TD_vga_framebuffer_integration_tb.wait_frames, S_0x560b9b5ecc00;
    %join;
    %vpi_call/w 4 467 "$display", "[DEBUG] Final state: vsync=%b, hsync=%b, line_count=%0d", v0x560b9b5eff70_0, v0x560b9b5efe10_0, v0x560b9b5ef200_0 {0 0 0};
    %load/vec4 v0x560b9b5ef2e0_0;
    %cmpi/e 18, 0, 8;
    %jmp/0xz  T_6.35, 4;
    %vpi_call/w 4 471 "$display", "[PASS] Mode 12h correctly detected" {0 0 0};
    %load/vec4 v0x560b9b5ef780_0;
    %addi 1, 0, 32;
    %store/vec4 v0x560b9b5ef780_0, 0, 32;
    %jmp T_6.36;
T_6.35 ;
    %vpi_call/w 4 474 "$display", "[FAIL] Mode 12h detection failed. Got mode %02h", v0x560b9b5ef2e0_0 {0 0 0};
    %load/vec4 v0x560b9b5ef6a0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x560b9b5ef6a0_0, 0, 32;
T_6.36 ;
    %load/vec4 v0x560b9b5f0010_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_6.37, 5;
    %vpi_call/w 4 479 "$display", "[PASS] Frame generation working (vsync count: %0d)", v0x560b9b5f0010_0 {0 0 0};
    %jmp T_6.38;
T_6.37 ;
    %vpi_call/w 4 481 "$display", "[FAIL] No frame generation detected" {0 0 0};
    %load/vec4 v0x560b9b5ef6a0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x560b9b5ef6a0_0, 0, 32;
T_6.38 ;
    %vpi_call/w 4 485 "$display", "\000" {0 0 0};
    %end;
S_0x560b9b5ec990 .scope task, "test_mode_13h" "test_mode_13h" 4 366, 4 366 0, S_0x560b9b552810;
 .timescale -9 -12;
TD_vga_framebuffer_integration_tb.test_mode_13h ;
    %vpi_call/w 4 368 "$display", "========================================" {0 0 0};
    %vpi_call/w 4 369 "$display", "Testing Mode 13h: 320x200 (256 colors)" {0 0 0};
    %vpi_call/w 4 370 "$display", "========================================" {0 0 0};
    %load/vec4 v0x560b9b5ef860_0;
    %addi 1, 0, 32;
    %store/vec4 v0x560b9b5ef860_0, 0, 32;
    %fork TD_vga_framebuffer_integration_tb.initialize_framebuffer_graphics_256color, S_0x560b9b5ebc00;
    %join;
    %pushi/vec4 65, 0, 8;
    %store/vec4 v0x560b9b5ed4a0_0, 0, 8;
    %fork TD_vga_framebuffer_integration_tb.write_amcr_register, S_0x560b9b5ed240;
    %join;
    %pushi/vec4 30, 0, 8;
    %store/vec4 v0x560b9b5edb40_0, 0, 8;
    %fork TD_vga_framebuffer_integration_tb.write_mode_register, S_0x560b9b5ed960;
    %join;
    %pushi/vec4 1, 0, 6;
    %store/vec4 v0x560b9b5ed780_0, 0, 6;
    %pushi/vec4 39, 0, 8;
    %store/vec4 v0x560b9b5ed880_0, 0, 8;
    %fork TD_vga_framebuffer_integration_tb.write_crtc_register, S_0x560b9b5ed5a0;
    %join;
    %pushi/vec4 18, 0, 6;
    %store/vec4 v0x560b9b5ed780_0, 0, 6;
    %pushi/vec4 199, 0, 8;
    %store/vec4 v0x560b9b5ed880_0, 0, 8;
    %fork TD_vga_framebuffer_integration_tb.write_crtc_register, S_0x560b9b5ed5a0;
    %join;
    %pushi/vec4 7, 0, 6;
    %store/vec4 v0x560b9b5ed780_0, 0, 6;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x560b9b5ed880_0, 0, 8;
    %fork TD_vga_framebuffer_integration_tb.write_crtc_register, S_0x560b9b5ed5a0;
    %join;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x560b9b5f0010_0, 0, 32;
    %pushi/vec4 3, 0, 32;
    %store/vec4 v0x560b9b5ed030_0, 0, 32;
    %fork TD_vga_framebuffer_integration_tb.wait_frames, S_0x560b9b5ecc00;
    %join;
    %load/vec4 v0x560b9b5ef2e0_0;
    %cmpi/e 19, 0, 8;
    %jmp/0xz  T_7.39, 4;
    %vpi_call/w 4 384 "$display", "[PASS] Mode 13h correctly detected" {0 0 0};
    %load/vec4 v0x560b9b5ef780_0;
    %addi 1, 0, 32;
    %store/vec4 v0x560b9b5ef780_0, 0, 32;
    %jmp T_7.40;
T_7.39 ;
    %vpi_call/w 4 387 "$display", "[FAIL] Mode 13h detection failed. Got mode %02h", v0x560b9b5ef2e0_0 {0 0 0};
    %load/vec4 v0x560b9b5ef6a0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x560b9b5ef6a0_0, 0, 32;
T_7.40 ;
    %load/vec4 v0x560b9b5f0010_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_7.41, 5;
    %vpi_call/w 4 392 "$display", "[PASS] Frame generation working (vsync count: %0d)", v0x560b9b5f0010_0 {0 0 0};
    %jmp T_7.42;
T_7.41 ;
    %vpi_call/w 4 394 "$display", "[FAIL] No frame generation detected" {0 0 0};
    %load/vec4 v0x560b9b5ef6a0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x560b9b5ef6a0_0, 0, 32;
T_7.42 ;
    %vpi_call/w 4 398 "$display", "\000" {0 0 0};
    %end;
S_0x560b9b5ecc00 .scope task, "wait_frames" "wait_frames" 4 254, 4 254 0, S_0x560b9b552810;
 .timescale -9 -12;
v0x560b9b5ecd90_0 .var/i "cycles_elapsed", 31 0;
v0x560b9b5ece90_0 .var/i "frame_target", 31 0;
v0x560b9b5ecf70_0 .var/i "last_line_count", 31 0;
v0x560b9b5ed030_0 .var/i "num_frames", 31 0;
v0x560b9b5ed110_0 .var/i "timeout_cycles", 31 0;
TD_vga_framebuffer_integration_tb.wait_frames ;
    %load/vec4 v0x560b9b5f0010_0;
    %load/vec4 v0x560b9b5ed030_0;
    %add;
    %store/vec4 v0x560b9b5ece90_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x560b9b5ecd90_0, 0, 32;
    %pushi/vec4 50000000, 0, 32;
    %store/vec4 v0x560b9b5ed110_0, 0, 32;
    %load/vec4 v0x560b9b5ef200_0;
    %store/vec4 v0x560b9b5ecf70_0, 0, 32;
    %vpi_call/w 4 265 "$display", "[DEBUG] Waiting for %0d frames (current vsync_count: %0d)", v0x560b9b5ed030_0, v0x560b9b5f0010_0 {0 0 0};
T_8.43 ;
    %load/vec4 v0x560b9b5f0010_0;
    %load/vec4 v0x560b9b5ece90_0;
    %cmp/s;
    %flag_get/vec4 5;
    %jmp/0 T_8.45, 5;
    %load/vec4 v0x560b9b5ecd90_0;
    %load/vec4 v0x560b9b5ed110_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_8.45;
    %flag_set/vec4 8;
    %jmp/0xz T_8.44, 8;
    %wait E_0x560b9b38dc40;
    %load/vec4 v0x560b9b5ecd90_0;
    %addi 1, 0, 32;
    %store/vec4 v0x560b9b5ecd90_0, 0, 32;
    %load/vec4 v0x560b9b5ecd90_0;
    %pushi/vec4 500000, 0, 32;
    %mod/s;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.46, 4;
    %load/vec4 v0x560b9b5ecd90_0;
    %pushi/vec4 1000, 0, 32;
    %div/s;
    %load/vec4 v0x560b9b5ef200_0;
    %load/vec4 v0x560b9b5ecf70_0;
    %sub;
    %vpi_call/w 4 273 "$display", "[DEBUG] Progress: %0d K cycles, vsync=%0d, lines=%0d (delta=%0d)", S<1,vec4,s32>, v0x560b9b5f0010_0, v0x560b9b5ef200_0, S<0,vec4,s32> {2 0 0};
    %load/vec4 v0x560b9b5ef200_0;
    %store/vec4 v0x560b9b5ecf70_0, 0, 32;
T_8.46 ;
    %jmp T_8.43;
T_8.44 ;
    %load/vec4 v0x560b9b5ed110_0;
    %load/vec4 v0x560b9b5ecd90_0;
    %cmp/s;
    %flag_or 5, 4;
    %jmp/0xz  T_8.48, 5;
    %vpi_call/w 4 280 "$display", "[WARNING] wait_frames timed out after %0d cycles", v0x560b9b5ecd90_0 {0 0 0};
    %vpi_call/w 4 281 "$display", "[DEBUG] Final vsync_count=%0d, target was %0d, lines=%0d", v0x560b9b5f0010_0, v0x560b9b5ece90_0, v0x560b9b5ef200_0 {0 0 0};
    %jmp T_8.49;
T_8.48 ;
    %vpi_call/w 4 284 "$display", "[DEBUG] Completed %0d frames in %0d cycles", v0x560b9b5ed030_0, v0x560b9b5ecd90_0 {0 0 0};
T_8.49 ;
    %end;
S_0x560b9b5ed240 .scope task, "write_amcr_register" "write_amcr_register" 4 234, 4 234 0, S_0x560b9b552810;
 .timescale -9 -12;
v0x560b9b5ed4a0_0 .var "amcr_value", 7 0;
E_0x560b9b5ed420 .event anyedge, v0x560b9b5e7ca0_0;
TD_vga_framebuffer_integration_tb.write_amcr_register ;
    %wait E_0x560b9b5c3bf0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x560b9b5ee1a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x560b9b5ee5e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x560b9b5eea60_0, 0, 1;
    %pushi/vec4 480, 0, 19;
    %store/vec4 v0x560b9b5ee720_0, 0, 19;
    %pushi/vec4 0, 0, 8;
    %load/vec4 v0x560b9b5ed4a0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x560b9b5ee8c0_0, 0, 16;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x560b9b5ee7f0_0, 0, 2;
    %wait E_0x560b9b5c3bf0;
T_9.50 ;
    %load/vec4 v0x560b9b5ee680_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_9.51, 6;
    %wait E_0x560b9b5ed420;
    %jmp T_9.50;
T_9.51 ;
    %wait E_0x560b9b5c3bf0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560b9b5ee1a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560b9b5ee5e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560b9b5eea60_0, 0, 1;
    %wait E_0x560b9b5c3bf0;
    %end;
S_0x560b9b5ed5a0 .scope task, "write_crtc_register" "write_crtc_register" 4 178, 4 178 0, S_0x560b9b552810;
 .timescale -9 -12;
v0x560b9b5ed780_0 .var "crtc_index", 5 0;
v0x560b9b5ed880_0 .var "crtc_value", 7 0;
TD_vga_framebuffer_integration_tb.write_crtc_register ;
    %wait E_0x560b9b5c3bf0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x560b9b5ee1a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x560b9b5ee5e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x560b9b5eea60_0, 0, 1;
    %pushi/vec4 490, 0, 19;
    %store/vec4 v0x560b9b5ee720_0, 0, 19;
    %pushi/vec4 0, 0, 8;
    %concati/vec4 0, 0, 2;
    %load/vec4 v0x560b9b5ed780_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x560b9b5ee8c0_0, 0, 16;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x560b9b5ee7f0_0, 0, 2;
    %wait E_0x560b9b5c3bf0;
T_10.52 ;
    %load/vec4 v0x560b9b5ee680_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_10.53, 6;
    %wait E_0x560b9b5ed420;
    %jmp T_10.52;
T_10.53 ;
    %wait E_0x560b9b5c3bf0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560b9b5ee1a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560b9b5ee5e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560b9b5eea60_0, 0, 1;
    %wait E_0x560b9b5c3bf0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x560b9b5ee1a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x560b9b5ee5e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x560b9b5eea60_0, 0, 1;
    %pushi/vec4 490, 0, 19;
    %store/vec4 v0x560b9b5ee720_0, 0, 19;
    %load/vec4 v0x560b9b5ed880_0;
    %concati/vec4 0, 0, 8;
    %store/vec4 v0x560b9b5ee8c0_0, 0, 16;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x560b9b5ee7f0_0, 0, 2;
    %wait E_0x560b9b5c3bf0;
T_10.54 ;
    %load/vec4 v0x560b9b5ee680_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_10.55, 6;
    %wait E_0x560b9b5ed420;
    %jmp T_10.54;
T_10.55 ;
    %wait E_0x560b9b5c3bf0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560b9b5ee1a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560b9b5ee5e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560b9b5eea60_0, 0, 1;
    %wait E_0x560b9b5c3bf0;
    %end;
S_0x560b9b5ed960 .scope task, "write_mode_register" "write_mode_register" 4 214, 4 214 0, S_0x560b9b552810;
 .timescale -9 -12;
v0x560b9b5edb40_0 .var "mode_value", 7 0;
TD_vga_framebuffer_integration_tb.write_mode_register ;
    %wait E_0x560b9b5c3bf0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x560b9b5ee1a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x560b9b5ee5e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x560b9b5eea60_0, 0, 1;
    %pushi/vec4 492, 0, 19;
    %store/vec4 v0x560b9b5ee720_0, 0, 19;
    %pushi/vec4 0, 0, 8;
    %load/vec4 v0x560b9b5edb40_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x560b9b5ee8c0_0, 0, 16;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x560b9b5ee7f0_0, 0, 2;
    %wait E_0x560b9b5c3bf0;
T_11.56 ;
    %load/vec4 v0x560b9b5ee680_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_11.57, 6;
    %wait E_0x560b9b5ed420;
    %jmp T_11.56;
T_11.57 ;
    %wait E_0x560b9b5c3bf0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560b9b5ee1a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560b9b5ee5e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560b9b5eea60_0, 0, 1;
    %wait E_0x560b9b5c3bf0;
    %end;
    .scope S_0x560b9b5e0200;
T_12 ;
    %wait E_0x560b9b38edb0;
    %load/vec4 v0x560b9b5e0a80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x560b9b5e0750_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0x560b9b5e0670_0;
    %assign/vec4 v0x560b9b5e0750_0, 0;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x560b9b5e0200;
T_13 ;
    %wait E_0x560b9b38edb0;
    %load/vec4 v0x560b9b5e0a80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x560b9b5e0840_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0x560b9b5e0750_0;
    %assign/vec4 v0x560b9b5e0840_0, 0;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x560b9b5df2d0;
T_14 ;
    %wait E_0x560b9b391680;
    %load/vec4 v0x560b9b5df970_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560b9b5df760_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0x560b9b5df670_0;
    %assign/vec4 v0x560b9b5df760_0, 0;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x560b9b5df2d0;
T_15 ;
    %wait E_0x560b9b391680;
    %load/vec4 v0x560b9b5df970_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560b9b5df830_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0x560b9b5df760_0;
    %assign/vec4 v0x560b9b5df830_0, 0;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0x560b9b5e1330;
T_16 ;
    %wait E_0x560b9b391680;
    %load/vec4 v0x560b9b5e1960_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560b9b5e1700_0, 0;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v0x560b9b5e1640_0;
    %assign/vec4 v0x560b9b5e1700_0, 0;
T_16.1 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0x560b9b5e1330;
T_17 ;
    %wait E_0x560b9b391680;
    %load/vec4 v0x560b9b5e1960_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560b9b5e17d0_0, 0;
    %jmp T_17.1;
T_17.0 ;
    %load/vec4 v0x560b9b5e1700_0;
    %assign/vec4 v0x560b9b5e17d0_0, 0;
T_17.1 ;
    %jmp T_17;
    .thread T_17;
    .scope S_0x560b9b5deb90;
T_18 ;
    %wait E_0x560b9b38edb0;
    %load/vec4 v0x560b9b5df1b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560b9b5def60_0, 0;
    %jmp T_18.1;
T_18.0 ;
    %load/vec4 v0x560b9b5deea0_0;
    %assign/vec4 v0x560b9b5def60_0, 0;
T_18.1 ;
    %jmp T_18;
    .thread T_18;
    .scope S_0x560b9b5deb90;
T_19 ;
    %wait E_0x560b9b38edb0;
    %load/vec4 v0x560b9b5df1b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560b9b5df000_0, 0;
    %jmp T_19.1;
T_19.0 ;
    %load/vec4 v0x560b9b5def60_0;
    %assign/vec4 v0x560b9b5df000_0, 0;
T_19.1 ;
    %jmp T_19;
    .thread T_19;
    .scope S_0x560b9b5d3550;
T_20 ;
    %wait E_0x560b9b38edb0;
    %load/vec4 v0x560b9b5d3b30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560b9b5d3860_0, 0;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v0x560b9b5d37a0_0;
    %assign/vec4 v0x560b9b5d3860_0, 0;
T_20.1 ;
    %jmp T_20;
    .thread T_20;
    .scope S_0x560b9b5d3550;
T_21 ;
    %wait E_0x560b9b38edb0;
    %load/vec4 v0x560b9b5d3b30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560b9b5d3930_0, 0;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v0x560b9b5d3860_0;
    %assign/vec4 v0x560b9b5d3930_0, 0;
T_21.1 ;
    %jmp T_21;
    .thread T_21;
    .scope S_0x560b9b5d3c50;
T_22 ;
    %wait E_0x560b9b38edb0;
    %load/vec4 v0x560b9b5d4260_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560b9b5d3f90_0, 0;
    %jmp T_22.1;
T_22.0 ;
    %load/vec4 v0x560b9b5d3ed0_0;
    %assign/vec4 v0x560b9b5d3f90_0, 0;
T_22.1 ;
    %jmp T_22;
    .thread T_22;
    .scope S_0x560b9b5d3c50;
T_23 ;
    %wait E_0x560b9b38edb0;
    %load/vec4 v0x560b9b5d4260_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560b9b5d4060_0, 0;
    %jmp T_23.1;
T_23.0 ;
    %load/vec4 v0x560b9b5d3f90_0;
    %assign/vec4 v0x560b9b5d4060_0, 0;
T_23.1 ;
    %jmp T_23;
    .thread T_23;
    .scope S_0x560b9b5e0ba0;
T_24 ;
    %wait E_0x560b9b38edb0;
    %load/vec4 v0x560b9b5e1210_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560b9b5e0f70_0, 0;
    %jmp T_24.1;
T_24.0 ;
    %load/vec4 v0x560b9b5e0eb0_0;
    %assign/vec4 v0x560b9b5e0f70_0, 0;
T_24.1 ;
    %jmp T_24;
    .thread T_24;
    .scope S_0x560b9b5e0ba0;
T_25 ;
    %wait E_0x560b9b38edb0;
    %load/vec4 v0x560b9b5e1210_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560b9b5e1010_0, 0;
    %jmp T_25.1;
T_25.0 ;
    %load/vec4 v0x560b9b5e0f70_0;
    %assign/vec4 v0x560b9b5e1010_0, 0;
T_25.1 ;
    %jmp T_25;
    .thread T_25;
    .scope S_0x560b9b5dfa90;
T_26 ;
    %wait E_0x560b9b38edb0;
    %load/vec4 v0x560b9b5e00e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560b9b5dfe60_0, 0;
    %jmp T_26.1;
T_26.0 ;
    %load/vec4 v0x560b9b5dfda0_0;
    %assign/vec4 v0x560b9b5dfe60_0, 0;
T_26.1 ;
    %jmp T_26;
    .thread T_26;
    .scope S_0x560b9b5dfa90;
T_27 ;
    %wait E_0x560b9b38edb0;
    %load/vec4 v0x560b9b5e00e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560b9b5dff30_0, 0;
    %jmp T_27.1;
T_27.0 ;
    %load/vec4 v0x560b9b5dfe60_0;
    %assign/vec4 v0x560b9b5dff30_0, 0;
T_27.1 ;
    %jmp T_27;
    .thread T_27;
    .scope S_0x560b9b5d59c0;
T_28 ;
    %wait E_0x560b9b5d5c40;
    %load/vec4 v0x560b9b5d60e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560b9b5d5e40_0, 0;
    %jmp T_28.1;
T_28.0 ;
    %load/vec4 v0x560b9b5d5d80_0;
    %assign/vec4 v0x560b9b5d5e40_0, 0;
T_28.1 ;
    %jmp T_28;
    .thread T_28;
    .scope S_0x560b9b5d59c0;
T_29 ;
    %wait E_0x560b9b5d5c40;
    %load/vec4 v0x560b9b5d60e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560b9b5d5f10_0, 0;
    %jmp T_29.1;
T_29.0 ;
    %load/vec4 v0x560b9b5d5e40_0;
    %assign/vec4 v0x560b9b5d5f10_0, 0;
T_29.1 ;
    %jmp T_29;
    .thread T_29;
    .scope S_0x560b9b5d57c0;
T_30 ;
    %wait E_0x560b9b5d5c40;
    %load/vec4 v0x560b9b5d6650_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560b9b5d63a0_0, 0;
    %jmp T_30.1;
T_30.0 ;
    %load/vec4 v0x560b9b5d66f0_0;
    %assign/vec4 v0x560b9b5d63a0_0, 0;
T_30.1 ;
    %jmp T_30;
    .thread T_30;
    .scope S_0x560b9b5d49d0;
T_31 ;
    %wait E_0x560b9b5d4c00;
    %load/vec4 v0x560b9b5d50a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560b9b5d4e00_0, 0;
    %jmp T_31.1;
T_31.0 ;
    %load/vec4 v0x560b9b5d4d40_0;
    %assign/vec4 v0x560b9b5d4e00_0, 0;
T_31.1 ;
    %jmp T_31;
    .thread T_31;
    .scope S_0x560b9b5d49d0;
T_32 ;
    %wait E_0x560b9b5d4c00;
    %load/vec4 v0x560b9b5d50a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560b9b5d4ed0_0, 0;
    %jmp T_32.1;
T_32.0 ;
    %load/vec4 v0x560b9b5d4e00_0;
    %assign/vec4 v0x560b9b5d4ed0_0, 0;
T_32.1 ;
    %jmp T_32;
    .thread T_32;
    .scope S_0x560b9b5d47d0;
T_33 ;
    %wait E_0x560b9b5d4c00;
    %load/vec4 v0x560b9b5d55c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560b9b5d5360_0, 0;
    %jmp T_33.1;
T_33.0 ;
    %load/vec4 v0x560b9b5d5660_0;
    %assign/vec4 v0x560b9b5d5360_0, 0;
T_33.1 ;
    %jmp T_33;
    .thread T_33;
    .scope S_0x560b9b5d4380;
T_34 ;
    %wait E_0x560b9b391680;
    %load/vec4 v0x560b9b5d7320_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560b9b5d6a90_0, 0;
    %jmp T_34.1;
T_34.0 ;
    %load/vec4 v0x560b9b5d6a90_0;
    %load/vec4 v0x560b9b5d6b80_0;
    %xor;
    %assign/vec4 v0x560b9b5d6a90_0, 0;
T_34.1 ;
    %jmp T_34;
    .thread T_34;
    .scope S_0x560b9b5d4380;
T_35 ;
    %wait E_0x560b9b391680;
    %load/vec4 v0x560b9b5d7320_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560b9b5d73c0_0, 0;
    %jmp T_35.1;
T_35.0 ;
    %load/vec4 v0x560b9b5d6900_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560b9b5d73c0_0, 0;
T_35.2 ;
    %load/vec4 v0x560b9b5d6d30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.4, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x560b9b5d73c0_0, 0;
T_35.4 ;
T_35.1 ;
    %jmp T_35;
    .thread T_35;
    .scope S_0x560b9b5d4380;
T_36 ;
    %wait E_0x560b9b391680;
    %load/vec4 v0x560b9b5d7320_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_36.0, 8;
    %pushi/vec4 0, 0, 15;
    %assign/vec4 v0x560b9b5d7460_0, 0;
    %jmp T_36.1;
T_36.0 ;
    %load/vec4 v0x560b9b5d6b80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_36.2, 8;
    %load/vec4 v0x560b9b5d69c0_0;
    %assign/vec4 v0x560b9b5d7460_0, 0;
T_36.2 ;
T_36.1 ;
    %jmp T_36;
    .thread T_36;
    .scope S_0x560b9b5dc280;
T_37 ;
    %wait E_0x560b9b5dc500;
    %load/vec4 v0x560b9b5dc9a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560b9b5dc700_0, 0;
    %jmp T_37.1;
T_37.0 ;
    %load/vec4 v0x560b9b5dc640_0;
    %assign/vec4 v0x560b9b5dc700_0, 0;
T_37.1 ;
    %jmp T_37;
    .thread T_37;
    .scope S_0x560b9b5dc280;
T_38 ;
    %wait E_0x560b9b5dc500;
    %load/vec4 v0x560b9b5dc9a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_38.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560b9b5dc7d0_0, 0;
    %jmp T_38.1;
T_38.0 ;
    %load/vec4 v0x560b9b5dc700_0;
    %assign/vec4 v0x560b9b5dc7d0_0, 0;
T_38.1 ;
    %jmp T_38;
    .thread T_38;
    .scope S_0x560b9b5dc000;
T_39 ;
    %wait E_0x560b9b5dc500;
    %load/vec4 v0x560b9b5dcf10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_39.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560b9b5dcc60_0, 0;
    %jmp T_39.1;
T_39.0 ;
    %load/vec4 v0x560b9b5dcfb0_0;
    %assign/vec4 v0x560b9b5dcc60_0, 0;
T_39.1 ;
    %jmp T_39;
    .thread T_39;
    .scope S_0x560b9b5daf90;
T_40 ;
    %wait E_0x560b9b5db230;
    %load/vec4 v0x560b9b5db8e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_40.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560b9b5db640_0, 0;
    %jmp T_40.1;
T_40.0 ;
    %load/vec4 v0x560b9b5db580_0;
    %assign/vec4 v0x560b9b5db640_0, 0;
T_40.1 ;
    %jmp T_40;
    .thread T_40;
    .scope S_0x560b9b5daf90;
T_41 ;
    %wait E_0x560b9b5db230;
    %load/vec4 v0x560b9b5db8e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_41.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560b9b5db710_0, 0;
    %jmp T_41.1;
T_41.0 ;
    %load/vec4 v0x560b9b5db640_0;
    %assign/vec4 v0x560b9b5db710_0, 0;
T_41.1 ;
    %jmp T_41;
    .thread T_41;
    .scope S_0x560b9b5dad30;
T_42 ;
    %wait E_0x560b9b5db230;
    %load/vec4 v0x560b9b5dbe00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_42.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560b9b5dbba0_0, 0;
    %jmp T_42.1;
T_42.0 ;
    %load/vec4 v0x560b9b5dbea0_0;
    %assign/vec4 v0x560b9b5dbba0_0, 0;
T_42.1 ;
    %jmp T_42;
    .thread T_42;
    .scope S_0x560b9b5da880;
T_43 ;
    %wait E_0x560b9b391680;
    %load/vec4 v0x560b9b5dd9f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_43.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560b9b5dd350_0, 0;
    %jmp T_43.1;
T_43.0 ;
    %load/vec4 v0x560b9b5dd350_0;
    %load/vec4 v0x560b9b5dd440_0;
    %xor;
    %assign/vec4 v0x560b9b5dd350_0, 0;
T_43.1 ;
    %jmp T_43;
    .thread T_43;
    .scope S_0x560b9b5da880;
T_44 ;
    %wait E_0x560b9b391680;
    %load/vec4 v0x560b9b5dd9f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_44.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560b9b5dda90_0, 0;
    %jmp T_44.1;
T_44.0 ;
    %load/vec4 v0x560b9b5dd1c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_44.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560b9b5dda90_0, 0;
T_44.2 ;
    %load/vec4 v0x560b9b5dd5f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_44.4, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x560b9b5dda90_0, 0;
T_44.4 ;
T_44.1 ;
    %jmp T_44;
    .thread T_44;
    .scope S_0x560b9b5da880;
T_45 ;
    %wait E_0x560b9b391680;
    %load/vec4 v0x560b9b5dd9f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_45.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x560b9b5ddb30_0, 0;
    %jmp T_45.1;
T_45.0 ;
    %load/vec4 v0x560b9b5dd440_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_45.2, 8;
    %load/vec4 v0x560b9b5dd280_0;
    %assign/vec4 v0x560b9b5ddb30_0, 0;
T_45.2 ;
T_45.1 ;
    %jmp T_45;
    .thread T_45;
    .scope S_0x560b9b5d8da0;
T_46 ;
    %wait E_0x560b9b5d9020;
    %load/vec4 v0x560b9b5d94c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_46.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560b9b5d9220_0, 0;
    %jmp T_46.1;
T_46.0 ;
    %load/vec4 v0x560b9b5d9160_0;
    %assign/vec4 v0x560b9b5d9220_0, 0;
T_46.1 ;
    %jmp T_46;
    .thread T_46;
    .scope S_0x560b9b5d8da0;
T_47 ;
    %wait E_0x560b9b5d9020;
    %load/vec4 v0x560b9b5d94c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_47.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560b9b5d92f0_0, 0;
    %jmp T_47.1;
T_47.0 ;
    %load/vec4 v0x560b9b5d9220_0;
    %assign/vec4 v0x560b9b5d92f0_0, 0;
T_47.1 ;
    %jmp T_47;
    .thread T_47;
    .scope S_0x560b9b5d8b20;
T_48 ;
    %wait E_0x560b9b5d9020;
    %load/vec4 v0x560b9b5d9a30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_48.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560b9b5d9780_0, 0;
    %jmp T_48.1;
T_48.0 ;
    %load/vec4 v0x560b9b5d9ad0_0;
    %assign/vec4 v0x560b9b5d9780_0, 0;
T_48.1 ;
    %jmp T_48;
    .thread T_48;
    .scope S_0x560b9b5d7cc0;
T_49 ;
    %wait E_0x560b9b5d7f60;
    %load/vec4 v0x560b9b5d8400_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_49.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560b9b5d8160_0, 0;
    %jmp T_49.1;
T_49.0 ;
    %load/vec4 v0x560b9b5d80a0_0;
    %assign/vec4 v0x560b9b5d8160_0, 0;
T_49.1 ;
    %jmp T_49;
    .thread T_49;
    .scope S_0x560b9b5d7cc0;
T_50 ;
    %wait E_0x560b9b5d7f60;
    %load/vec4 v0x560b9b5d8400_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_50.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560b9b5d8230_0, 0;
    %jmp T_50.1;
T_50.0 ;
    %load/vec4 v0x560b9b5d8160_0;
    %assign/vec4 v0x560b9b5d8230_0, 0;
T_50.1 ;
    %jmp T_50;
    .thread T_50;
    .scope S_0x560b9b5d7ab0;
T_51 ;
    %wait E_0x560b9b5d7f60;
    %load/vec4 v0x560b9b5d8920_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_51.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560b9b5d86c0_0, 0;
    %jmp T_51.1;
T_51.0 ;
    %load/vec4 v0x560b9b5d89c0_0;
    %assign/vec4 v0x560b9b5d86c0_0, 0;
T_51.1 ;
    %jmp T_51;
    .thread T_51;
    .scope S_0x560b9b5d7640;
T_52 ;
    %wait E_0x560b9b391680;
    %load/vec4 v0x560b9b5da560_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_52.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560b9b5d9e70_0, 0;
    %jmp T_52.1;
T_52.0 ;
    %load/vec4 v0x560b9b5d9e70_0;
    %load/vec4 v0x560b9b5d9f60_0;
    %xor;
    %assign/vec4 v0x560b9b5d9e70_0, 0;
T_52.1 ;
    %jmp T_52;
    .thread T_52;
    .scope S_0x560b9b5d7640;
T_53 ;
    %wait E_0x560b9b391680;
    %load/vec4 v0x560b9b5da560_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_53.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560b9b5da600_0, 0;
    %jmp T_53.1;
T_53.0 ;
    %load/vec4 v0x560b9b5d9ce0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_53.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560b9b5da600_0, 0;
T_53.2 ;
    %load/vec4 v0x560b9b5da110_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_53.4, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x560b9b5da600_0, 0;
T_53.4 ;
T_53.1 ;
    %jmp T_53;
    .thread T_53;
    .scope S_0x560b9b5d7640;
T_54 ;
    %wait E_0x560b9b391680;
    %load/vec4 v0x560b9b5da560_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_54.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x560b9b5da6a0_0, 0;
    %jmp T_54.1;
T_54.0 ;
    %load/vec4 v0x560b9b5d9f60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_54.2, 8;
    %load/vec4 v0x560b9b5d9da0_0;
    %assign/vec4 v0x560b9b5da6a0_0, 0;
T_54.2 ;
T_54.1 ;
    %jmp T_54;
    .thread T_54;
    .scope S_0x560b9b5d1b10;
T_55 ;
    %wait E_0x560b9b5d1d20;
    %load/vec4 v0x560b9b5d21c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_55.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560b9b5d1f20_0, 0;
    %jmp T_55.1;
T_55.0 ;
    %load/vec4 v0x560b9b5d1e60_0;
    %assign/vec4 v0x560b9b5d1f20_0, 0;
T_55.1 ;
    %jmp T_55;
    .thread T_55;
    .scope S_0x560b9b5d1b10;
T_56 ;
    %wait E_0x560b9b5d1d20;
    %load/vec4 v0x560b9b5d21c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_56.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560b9b5d1ff0_0, 0;
    %jmp T_56.1;
T_56.0 ;
    %load/vec4 v0x560b9b5d1f20_0;
    %assign/vec4 v0x560b9b5d1ff0_0, 0;
T_56.1 ;
    %jmp T_56;
    .thread T_56;
    .scope S_0x560b9b5d1910;
T_57 ;
    %wait E_0x560b9b5d1d20;
    %load/vec4 v0x560b9b5d2730_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_57.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560b9b5d2480_0, 0;
    %jmp T_57.1;
T_57.0 ;
    %load/vec4 v0x560b9b5d27d0_0;
    %assign/vec4 v0x560b9b5d2480_0, 0;
T_57.1 ;
    %jmp T_57;
    .thread T_57;
    .scope S_0x560b9b5d0b20;
T_58 ;
    %wait E_0x560b9b5d0d50;
    %load/vec4 v0x560b9b5d11f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_58.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560b9b5d0f50_0, 0;
    %jmp T_58.1;
T_58.0 ;
    %load/vec4 v0x560b9b5d0e90_0;
    %assign/vec4 v0x560b9b5d0f50_0, 0;
T_58.1 ;
    %jmp T_58;
    .thread T_58;
    .scope S_0x560b9b5d0b20;
T_59 ;
    %wait E_0x560b9b5d0d50;
    %load/vec4 v0x560b9b5d11f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_59.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560b9b5d1020_0, 0;
    %jmp T_59.1;
T_59.0 ;
    %load/vec4 v0x560b9b5d0f50_0;
    %assign/vec4 v0x560b9b5d1020_0, 0;
T_59.1 ;
    %jmp T_59;
    .thread T_59;
    .scope S_0x560b9b5d0910;
T_60 ;
    %wait E_0x560b9b5d0d50;
    %load/vec4 v0x560b9b5d1710_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_60.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560b9b5d14b0_0, 0;
    %jmp T_60.1;
T_60.0 ;
    %load/vec4 v0x560b9b5d17b0_0;
    %assign/vec4 v0x560b9b5d14b0_0, 0;
T_60.1 ;
    %jmp T_60;
    .thread T_60;
    .scope S_0x560b9b5d0450;
T_61 ;
    %wait E_0x560b9b391680;
    %load/vec4 v0x560b9b5d3230_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_61.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560b9b5d2b70_0, 0;
    %jmp T_61.1;
T_61.0 ;
    %load/vec4 v0x560b9b5d2b70_0;
    %load/vec4 v0x560b9b5d2c60_0;
    %xor;
    %assign/vec4 v0x560b9b5d2b70_0, 0;
T_61.1 ;
    %jmp T_61;
    .thread T_61;
    .scope S_0x560b9b5d0450;
T_62 ;
    %wait E_0x560b9b391680;
    %load/vec4 v0x560b9b5d3230_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_62.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560b9b5d32d0_0, 0;
    %jmp T_62.1;
T_62.0 ;
    %load/vec4 v0x560b9b5d29e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_62.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560b9b5d32d0_0, 0;
T_62.2 ;
    %load/vec4 v0x560b9b5d2e10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_62.4, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x560b9b5d32d0_0, 0;
T_62.4 ;
T_62.1 ;
    %jmp T_62;
    .thread T_62;
    .scope S_0x560b9b5d0450;
T_63 ;
    %wait E_0x560b9b391680;
    %load/vec4 v0x560b9b5d3230_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x560b9b5d3370_0, 0;
    %jmp T_63.1;
T_63.0 ;
    %load/vec4 v0x560b9b5d2c60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.2, 8;
    %load/vec4 v0x560b9b5d2aa0_0;
    %assign/vec4 v0x560b9b5d3370_0, 0;
T_63.2 ;
T_63.1 ;
    %jmp T_63;
    .thread T_63;
    .scope S_0x560b9b5ddd10;
T_64 ;
    %pushi/vec4 0, 0, 18;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560b9b5de580, 4, 0;
    %pushi/vec4 42, 0, 18;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560b9b5de580, 4, 0;
    %pushi/vec4 2560, 0, 18;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560b9b5de580, 4, 0;
    %pushi/vec4 2602, 0, 18;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560b9b5de580, 4, 0;
    %pushi/vec4 163840, 0, 18;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560b9b5de580, 4, 0;
    %pushi/vec4 163882, 0, 18;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560b9b5de580, 4, 0;
    %pushi/vec4 166400, 0, 18;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560b9b5de580, 4, 0;
    %pushi/vec4 174634, 0, 18;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560b9b5de580, 4, 0;
    %pushi/vec4 87381, 0, 18;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560b9b5de580, 4, 0;
    %pushi/vec4 87423, 0, 18;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560b9b5de580, 4, 0;
    %pushi/vec4 89941, 0, 18;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560b9b5de580, 4, 0;
    %pushi/vec4 89983, 0, 18;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560b9b5de580, 4, 0;
    %pushi/vec4 259413, 0, 18;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560b9b5de580, 4, 0;
    %pushi/vec4 259455, 0, 18;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560b9b5de580, 4, 0;
    %pushi/vec4 261973, 0, 18;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560b9b5de580, 4, 0;
    %pushi/vec4 262015, 0, 18;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560b9b5de580, 4, 0;
    %pushi/vec4 16, 0, 32;
    %store/vec4 v0x560b9b5de4a0_0, 0, 32;
T_64.0 ;
    %load/vec4 v0x560b9b5de4a0_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_64.1, 5;
    %load/vec4 v0x560b9b5de4a0_0;
    %pushi/vec4 4, 0, 32;
    %div/s;
    %pad/s 6;
    %load/vec4 v0x560b9b5de4a0_0;
    %pushi/vec4 4, 0, 32;
    %div/s;
    %pad/s 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x560b9b5de4a0_0;
    %pushi/vec4 4, 0, 32;
    %div/s;
    %pad/s 6;
    %concat/vec4; draw_concat_vec4
    %ix/getv/s 4, v0x560b9b5de4a0_0;
    %store/vec4a v0x560b9b5de580, 4, 0;
    %load/vec4 v0x560b9b5de4a0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x560b9b5de4a0_0, 0, 32;
    %jmp T_64.0;
T_64.1 ;
    %pushi/vec4 0, 0, 18;
    %store/vec4 v0x560b9b5de640_0, 0, 18;
    %pushi/vec4 0, 0, 18;
    %store/vec4 v0x560b9b5de7b0_0, 0, 18;
    %end;
    .thread T_64;
    .scope S_0x560b9b5ddd10;
T_65 ;
    %wait E_0x560b9b5c3bf0;
    %load/vec4 v0x560b9b5de870_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_65.0, 8;
    %load/vec4 v0x560b9b5de2d0_0;
    %load/vec4 v0x560b9b5ddfa0_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560b9b5de580, 0, 4;
    %load/vec4 v0x560b9b5de2d0_0;
    %assign/vec4 v0x560b9b5de640_0, 0;
    %jmp T_65.1;
T_65.0 ;
    %load/vec4 v0x560b9b5ddfa0_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x560b9b5de580, 4;
    %assign/vec4 v0x560b9b5de640_0, 0;
T_65.1 ;
    %jmp T_65;
    .thread T_65;
    .scope S_0x560b9b5ddd10;
T_66 ;
    %wait E_0x560b9b38dc40;
    %load/vec4 v0x560b9b5de930_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_66.0, 8;
    %load/vec4 v0x560b9b5de3c0_0;
    %load/vec4 v0x560b9b5de0a0_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560b9b5de580, 0, 4;
    %load/vec4 v0x560b9b5de3c0_0;
    %assign/vec4 v0x560b9b5de7b0_0, 0;
    %jmp T_66.1;
T_66.0 ;
    %load/vec4 v0x560b9b5de0a0_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x560b9b5de580, 4;
    %assign/vec4 v0x560b9b5de7b0_0, 0;
T_66.1 ;
    %jmp T_66;
    .thread T_66;
    .scope S_0x560b9b5cfcb0;
T_67 ;
Ewait_0 .event/or E_0x560b9b5d03a0, E_0x0;
    %wait Ewait_0;
    %pushi/vec4 3, 0, 8;
    %store/vec4 v0x560b9b5eaba0_0, 0, 8;
    %load/vec4 v0x560b9b5ea4c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_67.0, 8;
    %pushi/vec4 19, 0, 8;
    %store/vec4 v0x560b9b5eaba0_0, 0, 8;
    %jmp T_67.1;
T_67.0 ;
    %load/vec4 v0x560b9b5e94f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_67.2, 8;
    %pushi/vec4 7, 0, 8;
    %store/vec4 v0x560b9b5eaba0_0, 0, 8;
    %jmp T_67.3;
T_67.2 ;
    %load/vec4 v0x560b9b5e9370_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_67.4, 8;
    %load/vec4 v0x560b9b5e9920_0;
    %flag_set/vec4 8;
    %jmp/1 T_67.8, 8;
    %load/vec4 v0x560b9b5e8400_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_67.8;
    %jmp/0xz  T_67.6, 8;
    %load/vec4 v0x560b9b5e6c70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_67.9, 8;
    %pushi/vec4 17, 0, 8;
    %store/vec4 v0x560b9b5eaba0_0, 0, 8;
    %jmp T_67.10;
T_67.9 ;
    %pushi/vec4 18, 0, 8;
    %store/vec4 v0x560b9b5eaba0_0, 0, 8;
T_67.10 ;
T_67.6 ;
    %jmp T_67.5;
T_67.4 ;
    %load/vec4 v0x560b9b5e8920_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_67.11, 8;
    %load/vec4 v0x560b9b5e9920_0;
    %flag_set/vec4 8;
    %jmp/1 T_67.15, 8;
    %load/vec4 v0x560b9b5e8400_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_67.15;
    %jmp/0xz  T_67.13, 8;
    %load/vec4 v0x560b9b5e6c70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_67.16, 8;
    %pushi/vec4 15, 0, 8;
    %store/vec4 v0x560b9b5eaba0_0, 0, 8;
    %jmp T_67.17;
T_67.16 ;
    %pushi/vec4 16, 0, 8;
    %store/vec4 v0x560b9b5eaba0_0, 0, 8;
T_67.17 ;
T_67.13 ;
    %jmp T_67.12;
T_67.11 ;
    %load/vec4 v0x560b9b5e8860_0;
    %flag_set/vec4 8;
    %jmp/1 T_67.20, 8;
    %load/vec4 v0x560b9b5e91f0_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_67.20;
    %jmp/0xz  T_67.18, 8;
    %load/vec4 v0x560b9b5e9920_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_67.21, 8;
    %load/vec4 v0x560b9b5e6c70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_67.23, 8;
    %pushi/vec4 6, 0, 8;
    %store/vec4 v0x560b9b5eaba0_0, 0, 8;
    %jmp T_67.24;
T_67.23 ;
    %pushi/vec4 14, 0, 8;
    %store/vec4 v0x560b9b5eaba0_0, 0, 8;
T_67.24 ;
    %jmp T_67.22;
T_67.21 ;
    %load/vec4 v0x560b9b5e8400_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_67.25, 8;
    %load/vec4 v0x560b9b5e92b0_0;
    %flag_set/vec4 8;
    %jmp/1 T_67.30, 8;
    %load/vec4 v0x560b9b5e6dd0_0;
    %cmpi/u 41, 0, 8;
    %flag_or 5, 4;
    %flag_or 8, 5;
T_67.30;
    %jmp/1 T_67.29, 8;
    %load/vec4 v0x560b9b5e8560_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_67.29;
    %jmp/0xz  T_67.27, 8;
    %load/vec4 v0x560b9b5e6c70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_67.31, 8;
    %pushi/vec4 5, 0, 8;
    %store/vec4 v0x560b9b5eaba0_0, 0, 8;
    %jmp T_67.32;
T_67.31 ;
    %pushi/vec4 4, 0, 8;
    %store/vec4 v0x560b9b5eaba0_0, 0, 8;
T_67.32 ;
    %jmp T_67.28;
T_67.27 ;
    %pushi/vec4 13, 0, 8;
    %store/vec4 v0x560b9b5eaba0_0, 0, 8;
T_67.28 ;
    %jmp T_67.26;
T_67.25 ;
    %load/vec4 v0x560b9b5e92b0_0;
    %flag_set/vec4 8;
    %jmp/1 T_67.35, 8;
    %load/vec4 v0x560b9b5e8560_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_67.35;
    %jmp/0xz  T_67.33, 8;
    %load/vec4 v0x560b9b5e6c70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_67.36, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x560b9b5eaba0_0, 0, 8;
    %jmp T_67.37;
T_67.36 ;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0x560b9b5eaba0_0, 0, 8;
T_67.37 ;
    %jmp T_67.34;
T_67.33 ;
    %load/vec4 v0x560b9b5e6c70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_67.38, 8;
    %pushi/vec4 2, 0, 8;
    %store/vec4 v0x560b9b5eaba0_0, 0, 8;
    %jmp T_67.39;
T_67.38 ;
    %pushi/vec4 3, 0, 8;
    %store/vec4 v0x560b9b5eaba0_0, 0, 8;
T_67.39 ;
T_67.34 ;
T_67.26 ;
T_67.22 ;
T_67.18 ;
T_67.12 ;
T_67.5 ;
T_67.3 ;
T_67.1 ;
    %jmp T_67;
    .thread T_67, $push;
    .scope S_0x560b9b5cfcb0;
T_68 ;
    %wait E_0x560b9b5c3bf0;
    %load/vec4 v0x560b9b5e9b40_0;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_68.0, 8;
    %load/vec4 v0x560b9b5eb790_0;
    %and;
T_68.0;
    %assign/vec4 v0x560b9b5eb5c0_0, 0;
    %jmp T_68;
    .thread T_68;
    .scope S_0x560b9b5cfcb0;
T_69 ;
    %wait E_0x560b9b38dc40;
    %load/vec4 v0x560b9b5e9830_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_69.0, 8;
    %load/vec4 v0x560b9b5eb120_0;
    %assign/vec4 v0x560b9b5e7390_0, 0;
T_69.0 ;
    %load/vec4 v0x560b9b5e9740_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_69.2, 8;
    %load/vec4 v0x560b9b5eb2c0_0;
    %assign/vec4 v0x560b9b5e75b0_0, 0;
T_69.2 ;
    %load/vec4 v0x560b9b5e9650_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_69.4, 8;
    %load/vec4 v0x560b9b5eb1f0_0;
    %assign/vec4 v0x560b9b5e74a0_0, 0;
T_69.4 ;
    %load/vec4 v0x560b9b5e95b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_69.6, 8;
    %load/vec4 v0x560b9b5eafb0_0;
    %assign/vec4 v0x560b9b5e6a50_0, 0;
T_69.6 ;
    %jmp T_69;
    .thread T_69;
    .scope S_0x560b9b5cfcb0;
T_70 ;
    %wait E_0x560b9b5c3bf0;
    %load/vec4 v0x560b9b5e72b0_0;
    %pushi/vec4 1, 0, 2;
    %cmp/ne;
    %flag_get/vec4 4;
    %assign/vec4 v0x560b9b5ea780_0, 0;
    %jmp T_70;
    .thread T_70;
    .scope S_0x560b9b5cfcb0;
T_71 ;
    %wait E_0x560b9b391680;
    %load/vec4 v0x560b9b5e9c80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_71.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x560b9b5e7a20_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x560b9b5e7860_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x560b9b5e7b00_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x560b9b5e7940_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x560b9b5e7780_0, 0;
    %jmp T_71.1;
T_71.0 ;
    %load/vec4 v0x560b9b5ea020_0;
    %load/vec4 v0x560b9b5e76c0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_71.2, 8;
    %load/vec4 v0x560b9b5e7fe0_0;
    %parti/s 8, 0, 2;
    %assign/vec4 v0x560b9b5e7a20_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x560b9b5e7b00_0, 0;
T_71.2 ;
    %load/vec4 v0x560b9b5e9f60_0;
    %load/vec4 v0x560b9b5e76c0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_71.4, 8;
    %load/vec4 v0x560b9b5e7fe0_0;
    %parti/s 8, 8, 5;
    %assign/vec4 v0x560b9b5e7860_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x560b9b5e7940_0, 0;
T_71.4 ;
    %load/vec4 v0x560b9b5e9ea0_0;
    %load/vec4 v0x560b9b5e81a0_0;
    %and;
    %load/vec4 v0x560b9b5e76c0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_71.6, 8;
    %load/vec4 v0x560b9b5e7b00_0;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_71.8, 4;
    %load/vec4 v0x560b9b5e7a20_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x560b9b5e7a20_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x560b9b5e7b00_0, 0;
    %jmp T_71.9;
T_71.8 ;
    %load/vec4 v0x560b9b5e7780_0;
    %parti/s 6, 0, 2;
    %load/vec4 v0x560b9b5e7fe0_0;
    %parti/s 6, 8, 5;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x560b9b5e7780_0, 0;
    %load/vec4 v0x560b9b5e7b00_0;
    %addi 1, 0, 2;
    %assign/vec4 v0x560b9b5e7b00_0, 0;
T_71.9 ;
T_71.6 ;
    %load/vec4 v0x560b9b5e9ea0_0;
    %load/vec4 v0x560b9b5e81a0_0;
    %inv;
    %and;
    %load/vec4 v0x560b9b5e76c0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_71.10, 8;
    %load/vec4 v0x560b9b5e7940_0;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_71.12, 4;
    %load/vec4 v0x560b9b5e7860_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x560b9b5e7860_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x560b9b5e7940_0, 0;
    %jmp T_71.13;
T_71.12 ;
    %load/vec4 v0x560b9b5e7940_0;
    %addi 1, 0, 2;
    %assign/vec4 v0x560b9b5e7940_0, 0;
T_71.13 ;
T_71.10 ;
T_71.1 ;
    %jmp T_71;
    .thread T_71;
    .scope S_0x560b9b5cfcb0;
T_72 ;
    %wait E_0x560b9b391680;
    %load/vec4 v0x560b9b5e9c80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_72.0, 8;
    %pushi/vec4 79, 0, 8;
    %assign/vec4 v0x560b9b5e6dd0_0, 0;
    %pushi/vec4 191, 0, 8;
    %assign/vec4 v0x560b9b5e7070_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x560b9b5e6f90_0, 0;
    %pushi/vec4 7, 0, 5;
    %assign/vec4 v0x560b9b5e6eb0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x560b9b5e72b0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x560b9b5ea960_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x560b9b5ea8c0_0, 0;
    %pushi/vec4 0, 0, 15;
    %assign/vec4 v0x560b9b5ea820_0, 0;
    %jmp T_72.1;
T_72.0 ;
    %load/vec4 v0x560b9b5e81a0_0;
    %load/vec4 v0x560b9b5ea320_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_72.2, 8;
    %load/vec4 v0x560b9b5e86c0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_72.4, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_72.5, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/u;
    %jmp/1 T_72.6, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 6;
    %cmp/u;
    %jmp/1 T_72.7, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 6;
    %cmp/u;
    %jmp/1 T_72.8, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_72.9, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 6;
    %cmp/u;
    %jmp/1 T_72.10, 6;
    %dup/vec4;
    %pushi/vec4 18, 0, 6;
    %cmp/u;
    %jmp/1 T_72.11, 6;
    %jmp T_72.13;
T_72.4 ;
    %load/vec4 v0x560b9b5e7fe0_0;
    %parti/s 8, 8, 5;
    %assign/vec4 v0x560b9b5e6dd0_0, 0;
    %jmp T_72.13;
T_72.5 ;
    %load/vec4 v0x560b9b5e7fe0_0;
    %parti/s 8, 8, 5;
    %assign/vec4 v0x560b9b5e6f90_0, 0;
    %jmp T_72.13;
T_72.6 ;
    %load/vec4 v0x560b9b5e7fe0_0;
    %parti/s 5, 8, 5;
    %assign/vec4 v0x560b9b5e6eb0_0, 0;
    %jmp T_72.13;
T_72.7 ;
    %load/vec4 v0x560b9b5e7fe0_0;
    %parti/s 2, 12, 5;
    %load/vec4 v0x560b9b5e7fe0_0;
    %parti/s 3, 8, 5;
    %concat/vec4; draw_concat_vec4
    %split/vec4 3;
    %assign/vec4 v0x560b9b5ea960_0, 0;
    %assign/vec4 v0x560b9b5e72b0_0, 0;
    %jmp T_72.13;
T_72.8 ;
    %load/vec4 v0x560b9b5e7fe0_0;
    %parti/s 3, 8, 5;
    %assign/vec4 v0x560b9b5ea8c0_0, 0;
    %jmp T_72.13;
T_72.9 ;
    %load/vec4 v0x560b9b5e7fe0_0;
    %parti/s 7, 8, 5;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x560b9b5ea820_0, 4, 5;
    %jmp T_72.13;
T_72.10 ;
    %load/vec4 v0x560b9b5e7fe0_0;
    %parti/s 8, 8, 5;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x560b9b5ea820_0, 4, 5;
    %jmp T_72.13;
T_72.11 ;
    %load/vec4 v0x560b9b5e7fe0_0;
    %parti/s 8, 8, 5;
    %assign/vec4 v0x560b9b5e7070_0, 0;
    %jmp T_72.13;
T_72.13 ;
    %pop/vec4 1;
T_72.2 ;
T_72.1 ;
    %jmp T_72;
    .thread T_72;
    .scope S_0x560b9b5cfcb0;
T_73 ;
    %wait E_0x560b9b391680;
    %load/vec4 v0x560b9b5e9c80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_73.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560b9b5eac70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560b9b5ea6e0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x560b9b5ea620_0, 0;
    %jmp T_73.1;
T_73.0 ;
    %load/vec4 v0x560b9b5e81a0_0;
    %load/vec4 v0x560b9b5e9de0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_73.2, 8;
    %load/vec4 v0x560b9b5e7fe0_0;
    %parti/s 6, 8, 5;
    %split/vec4 4;
    %assign/vec4 v0x560b9b5ea620_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x560b9b5ea6e0_0, 0;
    %assign/vec4 v0x560b9b5eac70_0, 0;
T_73.2 ;
T_73.1 ;
    %jmp T_73;
    .thread T_73;
    .scope S_0x560b9b5cfcb0;
T_74 ;
    %wait E_0x560b9b391680;
    %load/vec4 v0x560b9b5e9c80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_74.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x560b9b5e8560_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560b9b5e8400_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560b9b5e6c70_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x560b9b5e8340_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560b9b5e9920_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560b9b5e6b10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560b9b5eaad0_0, 0;
    %jmp T_74.1;
T_74.0 ;
    %load/vec4 v0x560b9b5ea1a0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_74.4, 9;
    %load/vec4 v0x560b9b5e81a0_0;
    %and;
T_74.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_74.2, 8;
    %load/vec4 v0x560b9b5e7fe0_0;
    %parti/s 1, 0, 2;
    %assign/vec4 v0x560b9b5e8560_0, 0;
    %load/vec4 v0x560b9b5e7fe0_0;
    %parti/s 1, 1, 2;
    %assign/vec4 v0x560b9b5e8400_0, 0;
    %load/vec4 v0x560b9b5e7fe0_0;
    %parti/s 1, 2, 3;
    %assign/vec4 v0x560b9b5e6c70_0, 0;
    %load/vec4 v0x560b9b5e7fe0_0;
    %parti/s 1, 3, 3;
    %assign/vec4 v0x560b9b5e8340_0, 0;
    %load/vec4 v0x560b9b5e7fe0_0;
    %parti/s 1, 4, 4;
    %assign/vec4 v0x560b9b5e9920_0, 0;
    %load/vec4 v0x560b9b5e7fe0_0;
    %parti/s 1, 5, 4;
    %assign/vec4 v0x560b9b5e6b10_0, 0;
    %load/vec4 v0x560b9b5e7fe0_0;
    %parti/s 1, 1, 2;
    %load/vec4 v0x560b9b5e7fe0_0;
    %parti/s 1, 4, 4;
    %or;
    %assign/vec4 v0x560b9b5eaad0_0, 0;
T_74.2 ;
T_74.1 ;
    %jmp T_74;
    .thread T_74;
    .scope S_0x560b9b5cfcb0;
T_75 ;
    %wait E_0x560b9b391680;
    %load/vec4 v0x560b9b5e9c80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_75.0, 8;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x560b9b5e6970_0, 0;
    %jmp T_75.1;
T_75.0 ;
    %load/vec4 v0x560b9b5ea0e0_0;
    %load/vec4 v0x560b9b5e81a0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_75.2, 8;
    %load/vec4 v0x560b9b5e7fe0_0;
    %parti/s 6, 0, 2;
    %assign/vec4 v0x560b9b5e6970_0, 0;
T_75.2 ;
T_75.1 ;
    %jmp T_75;
    .thread T_75;
    .scope S_0x560b9b5cfcb0;
T_76 ;
    %wait E_0x560b9b391680;
    %load/vec4 v0x560b9b5e9c80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_76.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x560b9b5ea560_0, 0;
    %jmp T_76.1;
T_76.0 ;
    %load/vec4 v0x560b9b5e9d20_0;
    %load/vec4 v0x560b9b5e81a0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_76.2, 8;
    %load/vec4 v0x560b9b5e7fe0_0;
    %parti/s 8, 0, 2;
    %assign/vec4 v0x560b9b5ea560_0, 0;
T_76.2 ;
T_76.1 ;
    %jmp T_76;
    .thread T_76;
    .scope S_0x560b9b5cfcb0;
T_77 ;
Ewait_1 .event/or E_0x560b9b5d0300, E_0x0;
    %wait Ewait_1;
    %load/vec4 v0x560b9b5e86c0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_77.0, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_77.1, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/u;
    %jmp/1 T_77.2, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 6;
    %cmp/u;
    %jmp/1 T_77.3, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 6;
    %cmp/u;
    %jmp/1 T_77.4, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_77.5, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 6;
    %cmp/u;
    %jmp/1 T_77.6, 6;
    %dup/vec4;
    %pushi/vec4 18, 0, 6;
    %cmp/u;
    %jmp/1 T_77.7, 6;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x560b9b5e8780_0, 0, 8;
    %jmp T_77.9;
T_77.0 ;
    %load/vec4 v0x560b9b5e6dd0_0;
    %store/vec4 v0x560b9b5e8780_0, 0, 8;
    %jmp T_77.9;
T_77.1 ;
    %load/vec4 v0x560b9b5e6f90_0;
    %store/vec4 v0x560b9b5e8780_0, 0, 8;
    %jmp T_77.9;
T_77.2 ;
    %pushi/vec4 0, 0, 3;
    %load/vec4 v0x560b9b5e6eb0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x560b9b5e8780_0, 0, 8;
    %jmp T_77.9;
T_77.3 ;
    %pushi/vec4 0, 0, 2;
    %load/vec4 v0x560b9b5e72b0_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %load/vec4 v0x560b9b5ea960_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x560b9b5e8780_0, 0, 8;
    %jmp T_77.9;
T_77.4 ;
    %pushi/vec4 0, 0, 5;
    %load/vec4 v0x560b9b5ea8c0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x560b9b5e8780_0, 0, 8;
    %jmp T_77.9;
T_77.5 ;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x560b9b5ea820_0;
    %parti/s 7, 8, 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x560b9b5e8780_0, 0, 8;
    %jmp T_77.9;
T_77.6 ;
    %load/vec4 v0x560b9b5ea820_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0x560b9b5e8780_0, 0, 8;
    %jmp T_77.9;
T_77.7 ;
    %load/vec4 v0x560b9b5e7070_0;
    %store/vec4 v0x560b9b5e8780_0, 0, 8;
    %jmp T_77.9;
T_77.9 ;
    %pop/vec4 1;
    %jmp T_77;
    .thread T_77, $push;
    .scope S_0x560b9b5cfcb0;
T_78 ;
Ewait_2 .event/or E_0x560b9b5d01f0, E_0x0;
    %wait Ewait_2;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x560b9b5e8260_0, 0, 16;
    %load/vec4 v0x560b9b5e81a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_78.0, 8;
    %load/vec4 v0x560b9b5ea0e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_78.2, 8;
    %pushi/vec4 0, 0, 2;
    %load/vec4 v0x560b9b5e6970_0;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x560b9b5e8260_0, 4, 8;
T_78.2 ;
    %load/vec4 v0x560b9b5ea1a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_78.4, 8;
    %pushi/vec4 0, 0, 2;
    %load/vec4 v0x560b9b5e6b10_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x560b9b5e9920_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x560b9b5e8340_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x560b9b5e6c70_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x560b9b5e8400_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x560b9b5e8560_0;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x560b9b5e8260_0, 4, 8;
T_78.4 ;
    %load/vec4 v0x560b9b5ea260_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_78.6, 8;
    %load/vec4 v0x560b9b5ea3e0_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x560b9b5e8260_0, 4, 8;
T_78.6 ;
    %load/vec4 v0x560b9b5ea320_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_78.8, 8;
    %load/vec4 v0x560b9b5e8780_0;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x560b9b5e8260_0, 4, 8;
T_78.8 ;
    %load/vec4 v0x560b9b5e9de0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_78.10, 8;
    %pushi/vec4 0, 0, 2;
    %load/vec4 v0x560b9b5eac70_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x560b9b5ea6e0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x560b9b5ea620_0;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x560b9b5e8260_0, 4, 8;
T_78.10 ;
    %load/vec4 v0x560b9b5e9d20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_78.12, 8;
    %load/vec4 v0x560b9b5ea560_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x560b9b5e8260_0, 4, 8;
T_78.12 ;
    %load/vec4 v0x560b9b5e9ea0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_78.14, 8;
    %load/vec4 v0x560b9b5e7940_0;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_78.16, 4;
    %pushi/vec4 0, 0, 2;
    %load/vec4 v0x560b9b5eaa00_0;
    %parti/s 6, 0, 2;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x560b9b5e8260_0, 4, 8;
    %jmp T_78.17;
T_78.16 ;
    %load/vec4 v0x560b9b5e7940_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_78.18, 4;
    %pushi/vec4 0, 0, 2;
    %load/vec4 v0x560b9b5eaa00_0;
    %parti/s 6, 6, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x560b9b5e8260_0, 4, 8;
    %jmp T_78.19;
T_78.18 ;
    %load/vec4 v0x560b9b5e7940_0;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_78.20, 4;
    %pushi/vec4 0, 0, 2;
    %load/vec4 v0x560b9b5eaa00_0;
    %parti/s 6, 12, 5;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x560b9b5e8260_0, 4, 8;
T_78.20 ;
T_78.19 ;
T_78.17 ;
T_78.14 ;
T_78.0 ;
    %jmp T_78;
    .thread T_78, $push;
    .scope S_0x560b9b5cfcb0;
T_79 ;
    %wait E_0x560b9b5c3bf0;
    %load/vec4 v0x560b9b5e8260_0;
    %assign/vec4 v0x560b9b5e80c0_0, 0;
    %jmp T_79;
    .thread T_79;
    .scope S_0x560b9b5cfcb0;
T_80 ;
    %wait E_0x560b9b391680;
    %load/vec4 v0x560b9b5e9c80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_80.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560b9b5e7d60_0, 0;
    %jmp T_80.1;
T_80.0 ;
    %load/vec4 v0x560b9b5e7ca0_0;
    %assign/vec4 v0x560b9b5e7d60_0, 0;
T_80.1 ;
    %jmp T_80;
    .thread T_80;
    .scope S_0x560b9b5cfcb0;
T_81 ;
    %wait E_0x560b9b5c3bf0;
    %load/vec4 v0x560b9b5e7be0_0;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_81.0, 8;
    %load/vec4 v0x560b9b5e7150_0;
    %and;
T_81.0;
    %assign/vec4 v0x560b9b5e7ca0_0, 0;
    %jmp T_81;
    .thread T_81;
    .scope S_0x560b9b5c96d0;
T_82 ;
    %wait E_0x560b9b38edb0;
    %load/vec4 v0x560b9b5cc810_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_82.0, 8;
    %pushi/vec4 0, 0, 11;
    %assign/vec4 v0x560b9b5cc430_0, 0;
    %pushi/vec4 0, 0, 11;
    %assign/vec4 v0x560b9b5ccb30_0, 0;
    %jmp T_82.1;
T_82.0 ;
    %load/vec4 v0x560b9b5cc430_0;
    %load/vec4 v0x560b9b5cc730_0;
    %parti/u 11, 95, 32;
    %subi 1, 0, 11;
    %cmp/e;
    %jmp/0xz  T_82.2, 4;
    %pushi/vec4 0, 0, 11;
    %assign/vec4 v0x560b9b5cc430_0, 0;
    %load/vec4 v0x560b9b5ccb30_0;
    %load/vec4 v0x560b9b5cc730_0;
    %parti/u 11, 84, 32;
    %subi 1, 0, 11;
    %cmp/e;
    %jmp/0xz  T_82.4, 4;
    %pushi/vec4 0, 0, 11;
    %assign/vec4 v0x560b9b5ccb30_0, 0;
    %jmp T_82.5;
T_82.4 ;
    %load/vec4 v0x560b9b5ccb30_0;
    %addi 1, 0, 11;
    %assign/vec4 v0x560b9b5ccb30_0, 0;
T_82.5 ;
    %jmp T_82.3;
T_82.2 ;
    %load/vec4 v0x560b9b5cc430_0;
    %addi 1, 0, 11;
    %assign/vec4 v0x560b9b5cc430_0, 0;
T_82.3 ;
T_82.1 ;
    %jmp T_82;
    .thread T_82;
    .scope S_0x560b9b5c3940;
T_83 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x560b9b5c41a0_0, 0, 32;
T_83.0 ;
    %load/vec4 v0x560b9b5c41a0_0;
    %cmpi/s 512, 0, 32;
    %jmp/0xz T_83.1, 5;
    %pushi/vec4 0, 0, 16;
    %ix/getv/s 4, v0x560b9b5c41a0_0;
    %store/vec4a v0x560b9b5c4280, 4, 0;
    %load/vec4 v0x560b9b5c41a0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x560b9b5c41a0_0, 0, 32;
    %jmp T_83.0;
T_83.1 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x560b9b5c4340_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x560b9b5c44b0_0, 0, 16;
    %end;
    .thread T_83;
    .scope S_0x560b9b5c3940;
T_84 ;
    %wait E_0x560b9b5c3bf0;
    %load/vec4 v0x560b9b5c4590_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_84.0, 8;
    %load/vec4 v0x560b9b5c4000_0;
    %load/vec4 v0x560b9b5c3c50_0;
    %pad/u 11;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560b9b5c4280, 0, 4;
    %load/vec4 v0x560b9b5c4000_0;
    %assign/vec4 v0x560b9b5c4340_0, 0;
    %jmp T_84.1;
T_84.0 ;
    %load/vec4 v0x560b9b5c3c50_0;
    %pad/u 11;
    %ix/vec4 4;
    %load/vec4a v0x560b9b5c4280, 4;
    %assign/vec4 v0x560b9b5c4340_0, 0;
T_84.1 ;
    %jmp T_84;
    .thread T_84;
    .scope S_0x560b9b5c3940;
T_85 ;
    %wait E_0x560b9b38dc40;
    %load/vec4 v0x560b9b5c4650_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_85.0, 8;
    %load/vec4 v0x560b9b5c40c0_0;
    %load/vec4 v0x560b9b5c3d50_0;
    %pad/u 11;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560b9b5c4280, 0, 4;
    %load/vec4 v0x560b9b5c40c0_0;
    %assign/vec4 v0x560b9b5c44b0_0, 0;
    %jmp T_85.1;
T_85.0 ;
    %load/vec4 v0x560b9b5c3d50_0;
    %pad/u 11;
    %ix/vec4 4;
    %load/vec4a v0x560b9b5c4280, 4;
    %assign/vec4 v0x560b9b5c44b0_0, 0;
T_85.1 ;
    %jmp T_85;
    .thread T_85;
    .scope S_0x560b9b45acb0;
T_86 ;
    %wait E_0x560b9b4104d0;
    %load/vec4 v0x560b9b397c90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_86.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560b9b3979f0_0, 0;
    %jmp T_86.1;
T_86.0 ;
    %load/vec4 v0x560b9b45afe0_0;
    %assign/vec4 v0x560b9b3979f0_0, 0;
T_86.1 ;
    %jmp T_86;
    .thread T_86;
    .scope S_0x560b9b45acb0;
T_87 ;
    %wait E_0x560b9b4104d0;
    %load/vec4 v0x560b9b397c90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_87.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560b9b397ac0_0, 0;
    %jmp T_87.1;
T_87.0 ;
    %load/vec4 v0x560b9b3979f0_0;
    %assign/vec4 v0x560b9b397ac0_0, 0;
T_87.1 ;
    %jmp T_87;
    .thread T_87;
    .scope S_0x560b9b3bdc00;
T_88 ;
    %wait E_0x560b9b4104d0;
    %load/vec4 v0x560b9b354810_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_88.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560b9b354560_0, 0;
    %jmp T_88.1;
T_88.0 ;
    %load/vec4 v0x560b9b3548b0_0;
    %assign/vec4 v0x560b9b354560_0, 0;
T_88.1 ;
    %jmp T_88;
    .thread T_88;
    .scope S_0x560b9b4490c0;
T_89 ;
    %wait E_0x560b9b38ef80;
    %load/vec4 v0x560b9b4103d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_89.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560b9b410130_0, 0;
    %jmp T_89.1;
T_89.0 ;
    %load/vec4 v0x560b9b410090_0;
    %assign/vec4 v0x560b9b410130_0, 0;
T_89.1 ;
    %jmp T_89;
    .thread T_89;
    .scope S_0x560b9b4490c0;
T_90 ;
    %wait E_0x560b9b38ef80;
    %load/vec4 v0x560b9b4103d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_90.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560b9b410200_0, 0;
    %jmp T_90.1;
T_90.0 ;
    %load/vec4 v0x560b9b410130_0;
    %assign/vec4 v0x560b9b410200_0, 0;
T_90.1 ;
    %jmp T_90;
    .thread T_90;
    .scope S_0x560b9b448e90;
T_91 ;
    %wait E_0x560b9b38ef80;
    %load/vec4 v0x560b9b3bda00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_91.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560b9b3d0c30_0, 0;
    %jmp T_91.1;
T_91.0 ;
    %load/vec4 v0x560b9b3bdaa0_0;
    %assign/vec4 v0x560b9b3d0c30_0, 0;
T_91.1 ;
    %jmp T_91;
    .thread T_91;
    .scope S_0x560b9b38eb80;
T_92 ;
    %wait E_0x560b9b38edb0;
    %load/vec4 v0x560b9b5c35b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_92.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560b9b5c2f60_0, 0;
    %jmp T_92.1;
T_92.0 ;
    %load/vec4 v0x560b9b5c2f60_0;
    %load/vec4 v0x560b9b5c3000_0;
    %xor;
    %assign/vec4 v0x560b9b5c2f60_0, 0;
T_92.1 ;
    %jmp T_92;
    .thread T_92;
    .scope S_0x560b9b38eb80;
T_93 ;
    %wait E_0x560b9b38edb0;
    %load/vec4 v0x560b9b5c35b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_93.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560b9b5c3650_0, 0;
    %jmp T_93.1;
T_93.0 ;
    %load/vec4 v0x560b9b5c2e20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_93.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560b9b5c3650_0, 0;
T_93.2 ;
    %load/vec4 v0x560b9b5c3190_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_93.4, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x560b9b5c3650_0, 0;
T_93.4 ;
T_93.1 ;
    %jmp T_93;
    .thread T_93;
    .scope S_0x560b9b38eb80;
T_94 ;
    %wait E_0x560b9b38edb0;
    %load/vec4 v0x560b9b5c35b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_94.0, 8;
    %pushi/vec4 4095, 0, 12;
    %assign/vec4 v0x560b9b5c3710_0, 0;
    %jmp T_94.1;
T_94.0 ;
    %load/vec4 v0x560b9b5c3000_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_94.2, 8;
    %load/vec4 v0x560b9b5c2ec0_0;
    %assign/vec4 v0x560b9b5c3710_0, 0;
T_94.2 ;
T_94.1 ;
    %jmp T_94;
    .thread T_94;
    .scope S_0x560b9b42a2d0;
T_95 ;
    %wait E_0x560b9b391680;
    %load/vec4 v0x560b9b5c5d00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_95.0, 8;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x560b9b5c6570_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x560b9b5c6490_0, 0;
    %jmp T_95.1;
T_95.0 ;
    %load/vec4 v0x560b9b5c63f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_95.2, 8;
    %load/vec4 v0x560b9b5c6100_0;
    %assign/vec4 v0x560b9b5c6570_0, 0;
    %load/vec4 v0x560b9b5c5f50_0;
    %assign/vec4 v0x560b9b5c6490_0, 0;
T_95.2 ;
T_95.1 ;
    %jmp T_95;
    .thread T_95;
    .scope S_0x560b9b42a2d0;
T_96 ;
Ewait_3 .event/or E_0x560b9b391820, E_0x0;
    %wait Ewait_3;
    %load/vec4 v0x560b9b5c5a50_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_96.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_96.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_96.2, 6;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x560b9b5c5810_0, 0, 16;
    %jmp T_96.4;
T_96.0 ;
    %pushi/vec4 0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x560b9b5c5e70_0;
    %concat/vec4; draw_concat_vec4
    %pushi/vec4 16, 0, 11;
    %div;
    %muli 80, 0, 11;
    %pushi/vec4 0, 0, 2;
    %load/vec4 v0x560b9b5c5400_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 11;
    %add;
    %concat/vec4; draw_concat_vec4
    %pad/u 16;
    %store/vec4 v0x560b9b5c5810_0, 0, 16;
    %jmp T_96.4;
T_96.1 ;
    %pushi/vec4 0, 0, 3;
    %load/vec4 v0x560b9b5c5990_0;
    %parti/s 1, 0, 2;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 12;
    %pad/u 17;
    %pushi/vec4 0, 0, 6;
    %load/vec4 v0x560b9b5c5990_0;
    %parti/s 11, 1, 2;
    %concat/vec4; draw_concat_vec4
    %muli 40, 0, 17;
    %add;
    %pushi/vec4 0, 0, 3;
    %load/vec4 v0x560b9b5c5400_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 17;
    %add;
    %pad/u 16;
    %store/vec4 v0x560b9b5c5810_0, 0, 16;
    %jmp T_96.4;
T_96.2 ;
    %pushi/vec4 0, 0, 7;
    %load/vec4 v0x560b9b5c5e70_0;
    %parti/s 9, 1, 2;
    %concat/vec4; draw_concat_vec4
    %muli 160, 0, 16;
    %load/vec4 v0x560b9b5c5400_0;
    %pad/u 16;
    %add;
    %store/vec4 v0x560b9b5c5810_0, 0, 16;
    %jmp T_96.4;
T_96.4 ;
    %pop/vec4 1;
    %jmp T_96;
    .thread T_96, $push;
    .scope S_0x560b9b42a2d0;
T_97 ;
Ewait_4 .event/or E_0x560b9b391780, E_0x0;
    %wait Ewait_4;
    %load/vec4 v0x560b9b5c6490_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_97.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_97.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_97.2, 6;
    %jmp T_97.4;
T_97.0 ;
    %pushi/vec4 80, 0, 8;
    %store/vec4 v0x560b9b5c6930_0, 0, 8;
    %jmp T_97.4;
T_97.1 ;
    %pushi/vec4 40, 0, 8;
    %store/vec4 v0x560b9b5c6930_0, 0, 8;
    %jmp T_97.4;
T_97.2 ;
    %pushi/vec4 160, 0, 8;
    %store/vec4 v0x560b9b5c6930_0, 0, 8;
    %jmp T_97.4;
T_97.4 ;
    %pop/vec4 1;
    %jmp T_97;
    .thread T_97, $push;
    .scope S_0x560b9b42a2d0;
T_98 ;
Ewait_5 .event/or E_0x560b9b391710, E_0x0;
    %wait Ewait_5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560b9b5c54e0_0, 0, 1;
    %load/vec4 v0x560b9b5c5320_0;
    %pad/u 32;
    %cmpi/e 639, 0, 32;
    %jmp/0xz  T_98.0, 4;
    %load/vec4 v0x560b9b5c5a50_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_98.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_98.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_98.4, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560b9b5c54e0_0, 0, 1;
    %jmp T_98.6;
T_98.2 ;
    %load/vec4 v0x560b9b5c5dd0_0;
    %parti/s 4, 0, 2;
    %and/r;
    %store/vec4 v0x560b9b5c54e0_0, 0, 1;
    %jmp T_98.6;
T_98.3 ;
    %load/vec4 v0x560b9b5c5dd0_0;
    %parti/s 1, 0, 2;
    %store/vec4 v0x560b9b5c54e0_0, 0, 1;
    %jmp T_98.6;
T_98.4 ;
    %load/vec4 v0x560b9b5c5dd0_0;
    %parti/s 1, 0, 2;
    %store/vec4 v0x560b9b5c54e0_0, 0, 1;
    %jmp T_98.6;
T_98.6 ;
    %pop/vec4 1;
T_98.0 ;
    %jmp T_98;
    .thread T_98, $push;
    .scope S_0x560b9b42a2d0;
T_99 ;
    %wait E_0x560b9b391680;
    %load/vec4 v0x560b9b5c5d00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_99.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x560b9b5c6850_0, 0;
    %jmp T_99.1;
T_99.0 ;
    %load/vec4 v0x560b9b5c5660_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_99.2, 8;
    %load/vec4 v0x560b9b5c6850_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x560b9b5c6850_0, 0;
T_99.2 ;
    %load/vec4 v0x560b9b5c63f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_99.4, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x560b9b5c6850_0, 0;
T_99.4 ;
T_99.1 ;
    %jmp T_99;
    .thread T_99;
    .scope S_0x560b9b42a2d0;
T_100 ;
Ewait_6 .event/or E_0x560b9b5c24b0, E_0x0;
    %wait Ewait_6;
    %load/vec4 v0x560b9b5c5a50_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_100.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_100.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_100.2, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560b9b5c67b0_0, 0, 1;
    %jmp T_100.4;
T_100.0 ;
    %load/vec4 v0x560b9b5c5dd0_0;
    %parti/s 1, 4, 4;
    %store/vec4 v0x560b9b5c67b0_0, 0, 1;
    %jmp T_100.4;
T_100.1 ;
    %load/vec4 v0x560b9b5c5dd0_0;
    %parti/s 1, 1, 2;
    %store/vec4 v0x560b9b5c67b0_0, 0, 1;
    %jmp T_100.4;
T_100.2 ;
    %load/vec4 v0x560b9b5c5dd0_0;
    %parti/s 1, 1, 2;
    %store/vec4 v0x560b9b5c67b0_0, 0, 1;
    %jmp T_100.4;
T_100.4 ;
    %pop/vec4 1;
    %jmp T_100;
    .thread T_100, $push;
    .scope S_0x560b9b42a2d0;
T_101 ;
Ewait_7 .event/or E_0x560b9b5c2470, E_0x0;
    %wait Ewait_7;
    %load/vec4 v0x560b9b5c6490_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_101.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_101.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_101.2, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560b9b5c6350_0, 0, 1;
    %jmp T_101.4;
T_101.0 ;
    %load/vec4 v0x560b9b5c6570_0;
    %parti/s 1, 4, 4;
    %store/vec4 v0x560b9b5c6350_0, 0, 1;
    %jmp T_101.4;
T_101.1 ;
    %load/vec4 v0x560b9b5c6570_0;
    %parti/s 1, 1, 2;
    %store/vec4 v0x560b9b5c6350_0, 0, 1;
    %jmp T_101.4;
T_101.2 ;
    %load/vec4 v0x560b9b5c6570_0;
    %parti/s 1, 1, 2;
    %store/vec4 v0x560b9b5c6350_0, 0, 1;
    %jmp T_101.4;
T_101.4 ;
    %pop/vec4 1;
    %jmp T_101;
    .thread T_101, $push;
    .scope S_0x560b9b42a2d0;
T_102 ;
Ewait_8 .event/or E_0x560b9b378840, E_0x0;
    %wait Ewait_8;
    %load/vec4 v0x560b9b5c5a50_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_102.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_102.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_102.2, 6;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v0x560b9b5c6650_0, 0, 9;
    %jmp T_102.4;
T_102.0 ;
    %load/vec4 v0x560b9b5c67b0_0;
    %concati/vec4 0, 0, 1;
    %load/vec4 v0x560b9b5c5320_0;
    %parti/s 7, 3, 3;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x560b9b5c6650_0, 0, 9;
    %jmp T_102.4;
T_102.1 ;
    %load/vec4 v0x560b9b5c67b0_0;
    %concati/vec4 0, 0, 2;
    %load/vec4 v0x560b9b5c5320_0;
    %parti/s 6, 4, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x560b9b5c6650_0, 0, 9;
    %jmp T_102.4;
T_102.2 ;
    %load/vec4 v0x560b9b5c67b0_0;
    %load/vec4 v0x560b9b5c5320_0;
    %parti/s 8, 2, 3;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x560b9b5c6650_0, 0, 9;
    %jmp T_102.4;
T_102.4 ;
    %pop/vec4 1;
    %jmp T_102;
    .thread T_102, $push;
    .scope S_0x560b9b549f30;
T_103 ;
    %wait E_0x560b9b38dc40;
    %load/vec4 v0x560b9b5c8830_0;
    %parti/s 3, 0, 2;
    %assign/vec4 v0x560b9b5c8cf0_0, 0;
    %jmp T_103;
    .thread T_103;
    .scope S_0x560b9b549f30;
T_104 ;
Ewait_9 .event/or E_0x560b9b354c20, E_0x0;
    %wait Ewait_9;
    %load/vec4 v0x560b9b5c9190_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_104.0, 8;
    %load/vec4 v0x560b9b5c8cf0_0;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_104.2, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_104.3, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_104.4, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_104.5, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_104.6, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_104.7, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_104.8, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_104.9, 6;
    %jmp T_104.10;
T_104.2 ;
    %pushi/vec4 0, 0, 6;
    %load/vec4 v0x560b9b5c9260_0;
    %parti/s 2, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x560b9b5c8910_0, 0, 8;
    %jmp T_104.10;
T_104.3 ;
    %pushi/vec4 0, 0, 6;
    %load/vec4 v0x560b9b5c9260_0;
    %parti/s 2, 2, 3;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x560b9b5c8910_0, 0, 8;
    %jmp T_104.10;
T_104.4 ;
    %pushi/vec4 0, 0, 6;
    %load/vec4 v0x560b9b5c9260_0;
    %parti/s 2, 4, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x560b9b5c8910_0, 0, 8;
    %jmp T_104.10;
T_104.5 ;
    %pushi/vec4 0, 0, 6;
    %load/vec4 v0x560b9b5c9260_0;
    %parti/s 2, 6, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x560b9b5c8910_0, 0, 8;
    %jmp T_104.10;
T_104.6 ;
    %pushi/vec4 0, 0, 6;
    %load/vec4 v0x560b9b5c9260_0;
    %parti/s 2, 8, 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x560b9b5c8910_0, 0, 8;
    %jmp T_104.10;
T_104.7 ;
    %pushi/vec4 0, 0, 6;
    %load/vec4 v0x560b9b5c9260_0;
    %parti/s 2, 10, 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x560b9b5c8910_0, 0, 8;
    %jmp T_104.10;
T_104.8 ;
    %pushi/vec4 0, 0, 6;
    %load/vec4 v0x560b9b5c9260_0;
    %parti/s 2, 12, 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x560b9b5c8910_0, 0, 8;
    %jmp T_104.10;
T_104.9 ;
    %pushi/vec4 0, 0, 6;
    %load/vec4 v0x560b9b5c9260_0;
    %parti/s 2, 14, 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x560b9b5c8910_0, 0, 8;
    %jmp T_104.10;
T_104.10 ;
    %pop/vec4 1;
    %jmp T_104.1;
T_104.0 ;
    %load/vec4 v0x560b9b5c8cf0_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0 T_104.11, 8;
    %load/vec4 v0x560b9b5c9260_0;
    %parti/s 8, 8, 5;
    %jmp/1 T_104.12, 8;
T_104.11 ; End of true expr.
    %load/vec4 v0x560b9b5c9260_0;
    %parti/s 8, 0, 2;
    %jmp/0 T_104.12, 8;
 ; End of false expr.
    %blend;
T_104.12;
    %store/vec4 v0x560b9b5c8910_0, 0, 8;
T_104.1 ;
    %load/vec4 v0x560b9b5c8c30_0;
    %flag_set/vec4 8;
    %jmp/1 T_104.15, 8;
    %load/vec4 v0x560b9b5c9350_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_104.15;
    %jmp/0xz  T_104.13, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x560b9b5c8910_0, 0, 8;
T_104.13 ;
    %jmp T_104;
    .thread T_104, $push;
    .scope S_0x560b9b549f30;
T_105 ;
    %wait E_0x560b9b38dc40;
    %load/vec4 v0x560b9b5c8b70_0;
    %inv;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_105.3, 11;
    %load/vec4 v0x560b9b5c7fa0_0;
    %and;
T_105.3;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_105.2, 10;
    %load/vec4 v0x560b9b5c90d0_0;
    %parti/s 11, 0, 2;
    %load/vec4 v0x560b9b5c8040_0;
    %parti/s 11, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_105.2;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_105.1, 9;
    %load/vec4 v0x560b9b5c8200_0;
    %load/vec4 v0x560b9b5c8770_0;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
T_105.1;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_105.0, 8;
    %load/vec4 v0x560b9b5c8770_0;
    %load/vec4 v0x560b9b5c8120_0;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
T_105.0;
    %assign/vec4 v0x560b9b5c8dd0_0, 0;
    %jmp T_105;
    .thread T_105;
    .scope S_0x560b9b549f30;
T_106 ;
    %wait E_0x560b9b38dc40;
    %load/vec4 v0x560b9b5c8b70_0;
    %inv;
    %assign/vec4 v0x560b9b5c9350_0, 0;
    %jmp T_106;
    .thread T_106;
    .scope S_0x560b9b549130;
T_107 ;
    %vpi_call/w 6 46 "$readmemb", "font.bin", v0x560b9b57d310 {0 0 0};
    %end;
    .thread T_107;
    .scope S_0x560b9b549130;
T_108 ;
    %pushi/vec4 0, 0, 12;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560b9b416a20, 4, 0;
    %pushi/vec4 10, 0, 12;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560b9b416a20, 4, 0;
    %pushi/vec4 160, 0, 12;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560b9b416a20, 4, 0;
    %pushi/vec4 170, 0, 12;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560b9b416a20, 4, 0;
    %pushi/vec4 2560, 0, 12;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560b9b416a20, 4, 0;
    %pushi/vec4 2570, 0, 12;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560b9b416a20, 4, 0;
    %pushi/vec4 2640, 0, 12;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560b9b416a20, 4, 0;
    %pushi/vec4 2730, 0, 12;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560b9b416a20, 4, 0;
    %pushi/vec4 1365, 0, 12;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560b9b416a20, 4, 0;
    %pushi/vec4 1375, 0, 12;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560b9b416a20, 4, 0;
    %pushi/vec4 1525, 0, 12;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560b9b416a20, 4, 0;
    %pushi/vec4 1535, 0, 12;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560b9b416a20, 4, 0;
    %pushi/vec4 3925, 0, 12;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560b9b416a20, 4, 0;
    %pushi/vec4 3935, 0, 12;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560b9b416a20, 4, 0;
    %pushi/vec4 4085, 0, 12;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560b9b416a20, 4, 0;
    %pushi/vec4 4095, 0, 12;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560b9b416a20, 4, 0;
    %pushi/vec4 0, 0, 12;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560b9b556af0, 4, 0;
    %pushi/vec4 160, 0, 12;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560b9b556af0, 4, 0;
    %pushi/vec4 2560, 0, 12;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560b9b556af0, 4, 0;
    %pushi/vec4 2640, 0, 12;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560b9b556af0, 4, 0;
    %pushi/vec4 0, 0, 12;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560b9b556af0, 4, 0;
    %pushi/vec4 1525, 0, 12;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560b9b556af0, 4, 0;
    %pushi/vec4 3925, 0, 12;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560b9b556af0, 4, 0;
    %pushi/vec4 4085, 0, 12;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560b9b556af0, 4, 0;
    %pushi/vec4 0, 0, 12;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560b9b556af0, 4, 0;
    %pushi/vec4 170, 0, 12;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560b9b556af0, 4, 0;
    %pushi/vec4 2570, 0, 12;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560b9b556af0, 4, 0;
    %pushi/vec4 2730, 0, 12;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560b9b556af0, 4, 0;
    %pushi/vec4 0, 0, 12;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560b9b556af0, 4, 0;
    %pushi/vec4 1535, 0, 12;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560b9b556af0, 4, 0;
    %pushi/vec4 3935, 0, 12;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560b9b556af0, 4, 0;
    %pushi/vec4 4095, 0, 12;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560b9b556af0, 4, 0;
    %end;
    .thread T_108;
    .scope S_0x560b9b549130;
T_109 ;
Ewait_10 .event/or E_0x560b9b38d850, E_0x0;
    %wait Ewait_10;
    %load/vec4 v0x560b9b438340_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_109.0, 8;
    %load/vec4 v0x560b9b578010_0;
    %load/vec4 v0x560b9b5315d0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x560b9b5314f0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x560b9b550d80_0, 0, 12;
    %jmp T_109.1;
T_109.0 ;
    %load/vec4 v0x560b9b598430_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_109.2, 8;
    %load/vec4 v0x560b9b534f10_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0x560b9b416a20, 4;
    %store/vec4 v0x560b9b550d80_0, 0, 12;
    %jmp T_109.3;
T_109.2 ;
    %load/vec4 v0x560b9b5969f0_0;
    %load/vec4 v0x560b9b533bb0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x560b9b598430_0;
    %parti/s 2, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0x560b9b556af0, 4;
    %store/vec4 v0x560b9b550d80_0, 0, 12;
T_109.3 ;
T_109.1 ;
    %jmp T_109;
    .thread T_109, $push;
    .scope S_0x560b9b549130;
T_110 ;
    %wait E_0x560b9b38dc40;
    %load/vec4 v0x560b9b57b390_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0x560b9b416a20, 4;
    %assign/vec4 v0x560b9b57b470_0, 0;
    %load/vec4 v0x560b9b5362d0_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0x560b9b416a20, 4;
    %assign/vec4 v0x560b9b534ff0_0, 0;
    %load/vec4 v0x560b9b550d80_0;
    %assign/vec4 v0x560b9b550e40_0, 0;
    %jmp T_110;
    .thread T_110;
    .scope S_0x560b9b549130;
T_111 ;
    %wait E_0x560b9b38dc40;
    %load/vec4 v0x560b9b57d230_0;
    %pad/u 16;
    %ix/vec4 4;
    %load/vec4a v0x560b9b57d310, 4;
    %assign/vec4 v0x560b9b5780f0_0, 0;
    %jmp T_111;
    .thread T_111;
    .scope S_0x560b9b539210;
T_112 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x560b9b5cedb0_0, 0, 32;
    %end;
    .thread T_112, $init;
    .scope S_0x560b9b539210;
T_113 ;
    %wait E_0x560b9b38dc40;
    %load/vec4 v0x560b9b5ce8d0_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_113.1, 9;
    %load/vec4 v0x560b9b5ccef0_0;
    %nor/r;
    %and;
T_113.1;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_113.0, 8;
    %load/vec4 v0x560b9b5ccfe0_0;
    %nor/r;
    %and;
T_113.0;
    %assign/vec4 v0x560b9b5cce10_0, 0;
    %jmp T_113;
    .thread T_113;
    .scope S_0x560b9b539210;
T_114 ;
    %wait E_0x560b9b38dc40;
    %load/vec4 v0x560b9b5cd910_0;
    %parti/s 3, 0, 2;
    %assign/vec4 v0x560b9b5ce210_0, 0;
    %load/vec4 v0x560b9b5cf0a0_0;
    %parti/s 3, 1, 2;
    %assign/vec4 v0x560b9b5ce2d0_0, 0;
    %jmp T_114;
    .thread T_114;
    .scope S_0x560b9b539210;
T_115 ;
    %wait E_0x560b9b38dc40;
    %load/vec4 v0x560b9b5cf7a0_0;
    %load/vec4 v0x560b9b5cf870_0;
    %parti/s 2, 1, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x560b9b5cf870_0, 0;
    %load/vec4 v0x560b9b5ce770_0;
    %load/vec4 v0x560b9b5ce810_0;
    %parti/s 2, 1, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x560b9b5ce810_0, 0;
    %jmp T_115;
    .thread T_115;
    .scope S_0x560b9b539210;
T_116 ;
    %wait E_0x560b9b38dc40;
    %load/vec4 v0x560b9b5cedb0_0;
    %cmpi/u 4294967295, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_116.0, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x560b9b5cd7d0_0, 0;
    %load/vec4 v0x560b9b5cedb0_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x560b9b5cedb0_0, 0;
    %jmp T_116.1;
T_116.0 ;
    %load/vec4 v0x560b9b5cedb0_0;
    %cmpi/u 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_116.2, 5;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560b9b5cd7d0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x560b9b5cedb0_0, 0;
    %jmp T_116.3;
T_116.2 ;
    %load/vec4 v0x560b9b5cedb0_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x560b9b5cedb0_0, 0;
T_116.3 ;
T_116.1 ;
    %jmp T_116;
    .thread T_116;
    .scope S_0x560b9b552810;
T_117 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x560b9b5ef860_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x560b9b5ef780_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x560b9b5ef6a0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x560b9b5eee40_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x560b9b5f0010_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x560b9b5ef060_0, 0, 32;
    %end;
    .thread T_117, $init;
    .scope S_0x560b9b552810;
T_118 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560b9b5ef600_0, 0, 1;
T_118.0 ;
    %delay 10000, 0;
    %load/vec4 v0x560b9b5ef600_0;
    %inv;
    %store/vec4 v0x560b9b5ef600_0, 0, 1;
    %jmp T_118.0;
    %end;
    .thread T_118;
    .scope S_0x560b9b552810;
T_119 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560b9b5efaa0_0, 0, 1;
T_119.0 ;
    %delay 20000, 0;
    %load/vec4 v0x560b9b5efaa0_0;
    %inv;
    %store/vec4 v0x560b9b5efaa0_0, 0, 1;
    %jmp T_119.0;
    %end;
    .thread T_119;
    .scope S_0x560b9b552810;
T_120 ;
    %wait E_0x560b9b5c3bf0;
    %load/vec4 v0x560b9b5eeb30_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_120.2, 9;
    %load/vec4 v0x560b9b5eebd0_0;
    %nor/r;
    %and;
T_120.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_120.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x560b9b5eebd0_0, 0;
    %load/vec4 v0x560b9b5eec70_0;
    %parti/s 15, 1, 2;
    %pad/u 17;
    %ix/vec4 4;
    %load/vec4a v0x560b9b5eef00, 4;
    %assign/vec4 v0x560b9b5eed10_0, 0;
    %jmp T_120.1;
T_120.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560b9b5eebd0_0, 0;
T_120.1 ;
    %jmp T_120;
    .thread T_120;
    .scope S_0x560b9b552810;
T_121 ;
    %wait E_0x560b9b38dc40;
    %load/vec4 v0x560b9b5eff70_0;
    %assign/vec4 v0x560b9b5f00f0_0, 0;
    %load/vec4 v0x560b9b5efe10_0;
    %assign/vec4 v0x560b9b5ef140_0, 0;
    %load/vec4 v0x560b9b5ef140_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_121.2, 9;
    %load/vec4 v0x560b9b5efe10_0;
    %nor/r;
    %and;
T_121.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_121.0, 8;
    %load/vec4 v0x560b9b5ef200_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x560b9b5ef200_0, 0;
T_121.0 ;
    %load/vec4 v0x560b9b5f00f0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_121.5, 9;
    %load/vec4 v0x560b9b5eff70_0;
    %nor/r;
    %and;
T_121.5;
    %flag_set/vec4 8;
    %jmp/0xz  T_121.3, 8;
    %load/vec4 v0x560b9b5f0010_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x560b9b5f0010_0, 0;
    %vpi_call/w 4 306 "$display", "[DEBUG] Frame completed! vsync_count=%0d, lines=%0d, time=%0t", v0x560b9b5f0010_0, v0x560b9b5ef200_0, $time {0 0 0};
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x560b9b5ef200_0, 0;
T_121.3 ;
    %jmp T_121;
    .thread T_121;
    .scope S_0x560b9b552810;
T_122 ;
    %wait E_0x560b9b38dc40;
    %load/vec4 v0x560b9b5ef560_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_122.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x560b9b5f01b0_0, 0;
    %jmp T_122.1;
T_122.0 ;
    %load/vec4 v0x560b9b5f01b0_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x560b9b5f01b0_0, 0;
    %load/vec4 v0x560b9b5f01b0_0;
    %pushi/vec4 10000000, 0, 32;
    %mod/s;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_122.2, 4;
    %vpi_call/w 4 322 "$display", "[WATCHDOG] @%0t: vsync_count=%0d, line_count=%0d, mode=%02h", $time, v0x560b9b5f0010_0, v0x560b9b5ef200_0, v0x560b9b5ef2e0_0 {0 0 0};
T_122.2 ;
T_122.1 ;
    %jmp T_122;
    .thread T_122;
    .scope S_0x560b9b552810;
T_123 ;
    %vpi_call/w 4 491 "$display", "===========================================" {0 0 0};
    %vpi_call/w 4 492 "$display", "VGA + FrameBuffer Integration Test Suite" {0 0 0};
    %vpi_call/w 4 493 "$display", "===========================================" {0 0 0};
    %vpi_call/w 4 494 "$display", "\000" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x560b9b5ef560_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560b9b5ee1a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560b9b5ee5e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560b9b5eea60_0, 0, 1;
    %pushi/vec4 0, 0, 19;
    %store/vec4 v0x560b9b5ee720_0, 0, 19;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x560b9b5ee8c0_0, 0, 16;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x560b9b5ee7f0_0, 0, 2;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x560b9b5f0010_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x560b9b5ef200_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x560b9b5f01b0_0, 0, 32;
    %fork t_1, S_0x560b9b54bfe0;
    %jmp t_0;
    .scope S_0x560b9b54bfe0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x560b9b5b3ef0_0, 0, 32;
T_123.0 ;
    %load/vec4 v0x560b9b5b3ef0_0;
    %cmpi/s 32768, 0, 32;
    %jmp/0xz T_123.1, 5;
    %pushi/vec4 0, 0, 16;
    %ix/getv/s 4, v0x560b9b5b3ef0_0;
    %store/vec4a v0x560b9b5eef00, 4, 0;
    %load/vec4 v0x560b9b5b3ef0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x560b9b5b3ef0_0, 0, 32;
    %jmp T_123.0;
T_123.1 ;
    %end;
    .scope S_0x560b9b552810;
t_0 %join;
    %delay 100000, 0;
    %wait E_0x560b9b5c3bf0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560b9b5ef560_0, 0, 1;
    %delay 100000, 0;
    %fork TD_vga_framebuffer_integration_tb.test_mode_03h, S_0x560b9b5ec5d0;
    %join;
    %fork TD_vga_framebuffer_integration_tb.test_mode_13h, S_0x560b9b5ec990;
    %join;
    %fork TD_vga_framebuffer_integration_tb.test_mode_12h, S_0x560b9b5ec7b0;
    %join;
    %vpi_call/w 4 525 "$display", "===========================================" {0 0 0};
    %vpi_call/w 4 526 "$display", "Integration Test Summary" {0 0 0};
    %vpi_call/w 4 527 "$display", "===========================================" {0 0 0};
    %vpi_call/w 4 528 "$display", "Tests Run:    %0d", v0x560b9b5ef860_0 {0 0 0};
    %vpi_call/w 4 529 "$display", "Tests Passed: %0d", v0x560b9b5ef780_0 {0 0 0};
    %vpi_call/w 4 530 "$display", "Tests Failed: %0d", v0x560b9b5ef6a0_0 {0 0 0};
    %vpi_call/w 4 531 "$display", "===========================================" {0 0 0};
    %load/vec4 v0x560b9b5ef6a0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_123.2, 4;
    %vpi_call/w 4 534 "$display", "\342\234\223 ALL INTEGRATION TESTS PASSED" {0 0 0};
    %jmp T_123.3;
T_123.2 ;
    %vpi_call/w 4 536 "$display", "\342\234\227 SOME INTEGRATION TESTS FAILED" {0 0 0};
T_123.3 ;
    %vpi_call/w 4 539 "$display", "\000" {0 0 0};
    %vpi_call/w 4 540 "$finish" {0 0 0};
    %end;
    .thread T_123;
    .scope S_0x560b9b552810;
T_124 ;
    %delay 2431504384, 46;
    %vpi_call/w 4 546 "$display", "ERROR: Simulation timeout!" {0 0 0};
    %vpi_call/w 4 547 "$finish" {0 0 0};
    %end;
    .thread T_124;
    .scope S_0x560b9b552810;
T_125 ;
    %vpi_call/w 4 552 "$dumpfile", "vga_framebuffer_integration.vcd" {0 0 0};
    %vpi_call/w 4 553 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x560b9b552810 {0 0 0};
    %end;
    .thread T_125;
# The file index is used to find the file name in the following table.
:file_names 17;
    "N/A";
    "<interactive>";
    "-";
    "/home/user/MyPC/Quartus/rtl/VGA/VGATypes.sv";
    "/home/user/MyPC/modelsim/vga_framebuffer_integration_tb.sv";
    "/home/user/MyPC/Quartus/rtl/VGA/VGAController.sv";
    "/home/user/MyPC/Quartus/rtl/VGA/FontColorLUT.sv";
    "/home/user/MyPC/Quartus/rtl/VGA/FrameBuffer.sv";
    "/home/user/MyPC/Quartus/rtl/VGA/FBPrefetch.sv";
    "/home/user/MyPC/Quartus/rtl/CPU/cdc/MCP.sv";
    "/home/user/MyPC/Quartus/rtl/CPU/cdc/SyncPulse.sv";
    "/home/user/MyPC/Quartus/rtl/CPU/cdc/BitSync.sv";
    "/home/user/MyPC/Quartus/rtl/VGA/VGAPrefetchRAM_sim.sv";
    "/home/user/MyPC/Quartus/rtl/VGA/VGASync.sv";
    "/home/user/MyPC/Quartus/rtl/VGA/VGARegisters.sv";
    "/home/user/MyPC/Quartus/rtl/VGA/DACRam_sim.sv";
    "/home/user/MyPC/Quartus/rtl/CPU/cdc/BusSync.sv";
