m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dD:/FPGA/FPGA_text/10_key_filter/quartus_prj/simulation/modelsim
T_opt
Z1 !s110 1672328114
VO@DDCnWCnO;Zn;cGDgRE61
04 13 4 work tb_key_filter fast 0
=1-f80dac57e236-63adb3b2-350-2864
o-quiet -auto_acc_if_foreign -work work -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work +acc
Z2 tCvgOpt 0
n@_opt
OL;O;10.5;63
vkey_filter
R1
!i10b 1
!s100 eYD?X5fWackRV;f4Ad9il3
Ik206Oi>SQ6Fz=VaK7OQVK2
Z3 VDg1SIo80bB@j0V0VzS_@n1
R0
w1672325673
8D:/FPGA/FPGA_text/10_key_filter/rtl/key_filter.v
FD:/FPGA/FPGA_text/10_key_filter/rtl/key_filter.v
L0 1
Z4 OL;L;10.5;63
r1
!s85 0
31
Z5 !s108 1672328114.000000
!s107 D:/FPGA/FPGA_text/10_key_filter/rtl/key_filter.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/FPGA/FPGA_text/10_key_filter/rtl|D:/FPGA/FPGA_text/10_key_filter/rtl/key_filter.v|
!i113 0
Z6 o-vlog01compat -work work -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
!s92 -vlog01compat -work work +incdir+D:/FPGA/FPGA_text/10_key_filter/rtl -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
R2
vtb_key_filter
R1
!i10b 1
!s100 hFf@ee3kJbD@NAW2iHhhl2
I1M0z@hZ^@g`C;Lb:FYk^91
R3
R0
w1672328097
8D:/FPGA/FPGA_text/10_key_filter/quartus_prj/../sim/tb_key_filter.v
FD:/FPGA/FPGA_text/10_key_filter/quartus_prj/../sim/tb_key_filter.v
L0 2
R4
r1
!s85 0
31
R5
!s107 D:/FPGA/FPGA_text/10_key_filter/quartus_prj/../sim/tb_key_filter.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/FPGA/FPGA_text/10_key_filter/quartus_prj/../sim|D:/FPGA/FPGA_text/10_key_filter/quartus_prj/../sim/tb_key_filter.v|
!i113 0
R6
!s92 -vlog01compat -work work +incdir+D:/FPGA/FPGA_text/10_key_filter/quartus_prj/../sim -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
R2
