#-----------------------------------------------------------
# Vivado v2025.1 (64-bit)
# SW Build 6140274 on Thu May 22 00:12:29 MDT 2025
# IP Build 6138677 on Thu May 22 03:10:11 MDT 2025
# SharedData Build 6139179 on Tue May 20 17:58:58 MDT 2025
# Start of session at: Tue Nov 25 10:29:20 2025
# Process ID         : 5984
# Current directory  : D:/Projekte/Arty/hw/hw.runs/impl_1
# Command line       : vivado.exe -log GPIO_demo.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source GPIO_demo.tcl -notrace
# Log file           : D:/Projekte/Arty/hw/hw.runs/impl_1/GPIO_demo.vdi
# Journal file       : D:/Projekte/Arty/hw/hw.runs/impl_1\vivado.jou
# Running On         : DESKTOP-E28LK6R
# Platform           : Windows Server 2016 or Windows 10
# Operating System   : 19045
# Processor Detail   : AMD Ryzen 9 5900X 12-Core Processor            
# CPU Frequency      : 3693 MHz
# CPU Physical cores : 12
# CPU Logical cores  : 24
# Host memory        : 34257 MB
# Swap memory        : 5100 MB
# Total Virtual      : 39358 MB
# Available Virtual  : 23692 MB
#-----------------------------------------------------------
source GPIO_demo.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'e:/VivadoMigrations2025.1/Arty-S7/hw/repo'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/2025.1/Vivado/data/ip'.
Command: link_design -top GPIO_demo -part xc7s25csga324-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7s25csga324-1
INFO: [Project 1-5699] Read binary netlist with skipMacroContent - 1
INFO: [Project 1-454] Reading design checkpoint 'd:/Projekte/Arty/hw/hw.gen/sources_1/ip/DataRam/DataRam.dcp' for cell 'inst_DataRam'
INFO: [Project 1-454] Reading design checkpoint 'd:/Projekte/Arty/hw/hw.gen/sources_1/ip/ProgRam/ProgRam.dcp' for cell 'inst_ProgRam'
INFO: [Project 1-454] Reading design checkpoint 'd:/Projekte/Arty/hw/hw.gen/sources_1/ip/Add/Add.dcp' for cell 'inst_LogicUnit/inst_add'
INFO: [Project 1-454] Reading design checkpoint 'd:/Projekte/Arty/hw/hw.gen/sources_1/ip/Sub/Sub.dcp' for cell 'inst_LogicUnit/inst_sub'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.049 . Memory (MB): peak = 697.031 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 369 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'GPIO_demo' is not ideal for floorplanning, since the cellview 'LogicUnit' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-479] Netlist was created with Vivado 2025.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [D:/Projekte/Arty/hw/hw.srcs/constrs_1/imports/constraints/Arty-S7-25-Master.xdc]
Finished Parsing XDC File [D:/Projekte/Arty/hw/hw.srcs/constrs_1/imports/constraints/Arty-S7-25-Master.xdc]
Parsing XDC File [D:/Projekte/Arty/hw/hw.srcs/constrs_1/new/Arty-S7-25-Debug.xdc]
Finished Parsing XDC File [D:/Projekte/Arty/hw/hw.srcs/constrs_1/new/Arty-S7-25-Debug.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 825.902 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

14 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
Command: opt_design -directive Explore
INFO: [Vivado_Tcl 4-136] Directive used for opt_design is: Explore
Attempting to get a license for feature 'Implementation' and/or device 'xc7s25'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s25'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.849 . Memory (MB): peak = 864.129 ; gain = 38.227

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: 2a3b68a72

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1267.520 ; gain = 0.000

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 2a3b68a72

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1267.520 ; gain = 0.000
Phase 1 Initialization | Checksum: 2a3b68a72

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1267.520 ; gain = 0.000

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 2.1 Timer Update | Checksum: 2a3b68a72

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 1609.258 ; gain = 341.738

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 2a3b68a72

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 1609.258 ; gain = 341.738
Phase 2 Timer Update And Timing Data Collection | Checksum: 2a3b68a72

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 1609.258 ; gain = 341.738

Phase 3 Retarget
INFO: [Opt 31-1851] Number of loadless carry chains removed were: 0
INFO: [Opt 31-1834] Total Chains To Be Transformed Were: 0 AND Number of Transformed insts Created are: 0
INFO: [Opt 31-1566] Pulled 23 inverters resulting in an inversion of 852 pins
INFO: [Opt 31-138] Pushed 1 inverter(s) to 8 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 29deea186

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1609.258 ; gain = 341.738
Retarget | Checksum: 29deea186
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 47 cells

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: 1f68e5dcb

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1609.258 ; gain = 341.738
Constant propagation | Checksum: 1f68e5dcb
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 2 cells

Phase 5 Sweep
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1609.258 ; gain = 0.000
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1609.258 ; gain = 0.000
Phase 5 Sweep | Checksum: 25cc59ab6

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1609.258 ; gain = 341.738
Sweep | Checksum: 25cc59ab6
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 2 cells

Phase 6 BUFG optimization
Phase 6 BUFG optimization | Checksum: 25cc59ab6

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1609.258 ; gain = 341.738
BUFG optimization | Checksum: 25cc59ab6
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 25cc59ab6

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1609.258 ; gain = 341.738
Shift Register Optimization | Checksum: 25cc59ab6
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells
INFO: [Opt 31-1555] control_set_opt supports Versal devices only, and device 7s25 is unsupported

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 25cc59ab6

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1609.258 ; gain = 341.738
Post Processing Netlist | Checksum: 25cc59ab6
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 189e780d3

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1609.258 ; gain = 341.738

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 1609.258 ; gain = 0.000
Phase 9.2 Verifying Netlist Connectivity | Checksum: 189e780d3

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1609.258 ; gain = 341.738
Phase 9 Finalization | Checksum: 189e780d3

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1609.258 ; gain = 341.738
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |              47  |                                              0  |
|  Constant propagation         |               0  |               2  |                                              0  |
|  Sweep                        |               0  |               2  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 189e780d3

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1609.258 ; gain = 341.738

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1609.258 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 189e780d3

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1609.258 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
37 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1609.258 ; gain = 783.355
INFO: [Vivado 12-24828] Executing command : report_drc -file GPIO_demo_drc_opted.rpt -pb GPIO_demo_drc_opted.pb -rpx GPIO_demo_drc_opted.rpx
Command: report_drc -file GPIO_demo_drc_opted.rpt -pb GPIO_demo_drc_opted.pb -rpx GPIO_demo_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file D:/Projekte/Arty/hw/hw.runs/impl_1/GPIO_demo_drc_opted.rpt.
report_drc completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Wrote PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1612.215 ; gain = 0.000
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1612.215 ; gain = 0.000
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1612.215 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 1612.215 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1612.215 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1612.215 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.022 . Memory (MB): peak = 1612.215 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/Projekte/Arty/hw/hw.runs/impl_1/GPIO_demo_opt.dcp' has been generated.
Command: place_design -directive Explore
Attempting to get a license for feature 'Implementation' and/or device 'xc7s25'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s25'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Vivado_Tcl 4-2302] The placer was invoked with the 'Explore' directive.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1621.137 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 12f862a3c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1621.137 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1621.137 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1e84a42cf

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.305 . Memory (MB): peak = 1637.078 ; gain = 15.941

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 2b8a2d44b

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.871 . Memory (MB): peak = 1642.746 ; gain = 21.609

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 2b8a2d44b

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.876 . Memory (MB): peak = 1642.746 ; gain = 21.609
Phase 1 Placer Initialization | Checksum: 2b8a2d44b

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.883 . Memory (MB): peak = 1642.746 ; gain = 21.609

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 285ec09a7

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1642.746 ; gain = 21.609

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 225534466

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1642.746 ; gain = 21.609

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 225534466

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1642.746 ; gain = 21.609

Phase 2.4 Global Place Phase1
Phase 2.4 Global Place Phase1 | Checksum: 1eda4992c

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 1642.746 ; gain = 21.609

Phase 2.5 Global Place Phase2

Phase 2.5.1 UpdateTiming Before Physical Synthesis
Phase 2.5.1 UpdateTiming Before Physical Synthesis | Checksum: 1effdfc8a

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 1642.746 ; gain = 21.609

Phase 2.5.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 533 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 210 nets or LUTs. Breaked 0 LUT, combined 210 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1401] No candidate cells found for Shift Register optimization.
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1643.066 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |            210  |                   210  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |            210  |                   210  |           0  |           9  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.5.2 Physical Synthesis In Placer | Checksum: 294fd75a7

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 1643.066 ; gain = 21.930
Phase 2.5 Global Place Phase2 | Checksum: 232e8ccee

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 1643.066 ; gain = 21.930
Phase 2 Global Placement | Checksum: 232e8ccee

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 1643.066 ; gain = 21.930

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 26ca5609c

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 1643.066 ; gain = 21.930

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 29c5c2a45

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 1643.066 ; gain = 21.930

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 242dbc917

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 1643.066 ; gain = 21.930

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 2bd833c3d

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 1643.066 ; gain = 21.930

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 2d2791ec5

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 1643.066 ; gain = 21.930

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 2e793ba5d

Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 1643.066 ; gain = 21.930

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 28dbc31bb

Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 1643.066 ; gain = 21.930

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 308e3b7a1

Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 1643.066 ; gain = 21.930
Phase 3 Detail Placement | Checksum: 308e3b7a1

Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 1643.066 ; gain = 21.930

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1ae224063

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.007 | TNS=-177.570 |
Phase 1 Physical Synthesis Initialization | Checksum: a699f227

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.058 . Memory (MB): peak = 1681.367 ; gain = 0.000
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 1e4ad09e0

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.079 . Memory (MB): peak = 1681.367 ; gain = 0.000
Phase 4.1.1.1 BUFG Insertion | Checksum: 1ae224063

Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 1681.367 ; gain = 60.230

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.345. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 23f1e6f9e

Time (s): cpu = 00:00:57 ; elapsed = 00:00:54 . Memory (MB): peak = 1681.367 ; gain = 60.230

Time (s): cpu = 00:00:57 ; elapsed = 00:00:54 . Memory (MB): peak = 1681.367 ; gain = 60.230
Phase 4.1 Post Commit Optimization | Checksum: 23f1e6f9e

Time (s): cpu = 00:00:57 ; elapsed = 00:00:55 . Memory (MB): peak = 1681.367 ; gain = 60.230

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 23f1e6f9e

Time (s): cpu = 00:00:57 ; elapsed = 00:00:55 . Memory (MB): peak = 1681.367 ; gain = 60.230

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                4x4|
|___________|___________________|___________________|
|      South|                1x1|                2x2|
|___________|___________________|___________________|
|       East|                1x1|                2x2|
|___________|___________________|___________________|
|       West|                2x2|                2x2|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 23f1e6f9e

Time (s): cpu = 00:00:57 ; elapsed = 00:00:55 . Memory (MB): peak = 1681.367 ; gain = 60.230
Phase 4.3 Placer Reporting | Checksum: 23f1e6f9e

Time (s): cpu = 00:00:57 ; elapsed = 00:00:55 . Memory (MB): peak = 1681.367 ; gain = 60.230

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1681.367 ; gain = 0.000

Time (s): cpu = 00:00:57 ; elapsed = 00:00:55 . Memory (MB): peak = 1681.367 ; gain = 60.230
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 217a07423

Time (s): cpu = 00:00:57 ; elapsed = 00:00:55 . Memory (MB): peak = 1681.367 ; gain = 60.230
Ending Placer Task | Checksum: 1590a3215

Time (s): cpu = 00:00:57 ; elapsed = 00:00:55 . Memory (MB): peak = 1681.367 ; gain = 60.230
81 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:59 ; elapsed = 00:00:56 . Memory (MB): peak = 1681.367 ; gain = 67.047
INFO: [Vivado 12-24838] Running report commands "report_control_sets, report_io, report_utilization" in parallel.
Running report generation with 2 threads.
INFO: [Vivado 12-24828] Executing command : report_io -file GPIO_demo_io_placed.rpt
report_io: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.036 . Memory (MB): peak = 1681.367 ; gain = 0.000
INFO: [Vivado 12-24828] Executing command : report_utilization -file GPIO_demo_utilization_placed.rpt -pb GPIO_demo_utilization_placed.pb
INFO: [Vivado 12-24828] Executing command : report_control_sets -verbose -file GPIO_demo_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 1681.367 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1695.898 ; gain = 8.922
Wrote PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.227 . Memory (MB): peak = 1701.340 ; gain = 8.426
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1701.340 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 1701.340 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1701.340 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1701.340 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.253 . Memory (MB): peak = 1701.340 ; gain = 14.344
INFO: [Common 17-1381] The checkpoint 'D:/Projekte/Arty/hw/hw.runs/impl_1/GPIO_demo_placed.dcp' has been generated.
Command: phys_opt_design -directive Explore
Attempting to get a license for feature 'Implementation' and/or device 'xc7s25'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s25'
INFO: [Vivado_Tcl 4-137] Directive used for phys_opt_design is: Explore

Starting Initial Update Timing Task

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.372 . Memory (MB): peak = 1701.340 ; gain = 0.000
INFO: [Vivado_Tcl 4-1435] PhysOpt_Tcl_Interface Runtime Before Starting Physical Synthesis Task | CPU: 1.00s |  WALL: 0.39s
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1701.340 ; gain = 0.000

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.257 | TNS=-0.257 |
Phase 1 Physical Synthesis Initialization | Checksum: 15ba1e8ba

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.262 . Memory (MB): peak = 1701.340 ; gain = 0.000

Phase 2 SLR Crossing Optimization
Phase 2 SLR Crossing Optimization | Checksum: 15ba1e8ba

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.270 . Memory (MB): peak = 1701.340 ; gain = 0.000
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.257 | TNS=-0.257 |

Phase 3 Fanout Optimization
INFO: [Physopt 32-76] Pass 1. Identified 3 candidate nets for fanout optimization.
INFO: [Physopt 32-81] Processed net inst_LogicUnit/current_instruction_reg[16]_rep__1_n_0. Replicated 2 times.
INFO: [Physopt 32-81] Processed net inst_LogicUnit/current_instruction_reg[16]_rep_n_0. Replicated 2 times.
INFO: [Physopt 32-81] Processed net inst_LogicUnit/current_instruction_reg[15]_rep__1_n_0. Replicated 2 times.
INFO: [Physopt 32-232] Optimized 3 nets. Created 6 new instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 3 nets or cells. Created 6 new cells, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.257 | TNS=-0.257 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.027 . Memory (MB): peak = 1701.340 ; gain = 0.000
Phase 3 Fanout Optimization | Checksum: 2189fdabf

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.789 . Memory (MB): peak = 1701.340 ; gain = 0.000

Phase 4 Single Cell Placement Optimization
INFO: [Physopt 32-660] Identified 207 candidate nets for placement-based optimization.
INFO: [Physopt 32-662] Processed net inst_LogicUnit/registers[0]_35[12].  Did not re-place instance inst_LogicUnit/a_sub[12]_i_1
INFO: [Physopt 32-662] Processed net inst_LogicUnit/registers[3][28]_i_1_n_0.  Did not re-place instance inst_LogicUnit/registers[3][28]_i_1
INFO: [Physopt 32-663] Processed net inst_LogicUnit/registers[3][31]_i_38_n_0.  Re-placed instance inst_LogicUnit/registers[3][31]_i_38
INFO: [Physopt 32-663] Processed net inst_LogicUnit/registers_reg[31]__0[12].  Re-placed instance inst_LogicUnit/registers_reg[31][12]
INFO: [Physopt 32-662] Processed net inst_LogicUnit/a_sub[12]_i_7_n_0.  Did not re-place instance inst_LogicUnit/a_sub[12]_i_7
INFO: [Physopt 32-663] Processed net inst_LogicUnit/registers[3][28]_i_11_n_0.  Re-placed instance inst_LogicUnit/registers[3][28]_i_11
INFO: [Physopt 32-662] Processed net inst_LogicUnit/registers[3][28]_i_3_n_0.  Did not re-place instance inst_LogicUnit/registers[3][28]_i_3
INFO: [Physopt 32-663] Processed net inst_LogicUnit/registers[3][31]_i_54_n_0.  Re-placed instance inst_LogicUnit/registers[3][31]_i_54
INFO: [Physopt 32-663] Processed net inst_LogicUnit/registers_reg_n_0_[7][28].  Re-placed instance inst_LogicUnit/registers_reg[7][28]
INFO: [Physopt 32-662] Processed net inst_LogicUnit/registers_reg_n_0_[27][12].  Did not re-place instance inst_LogicUnit/registers_reg[27][12]
INFO: [Physopt 32-662] Processed net inst_LogicUnit/a_sub[12]_i_6_n_0.  Did not re-place instance inst_LogicUnit/a_sub[12]_i_6
INFO: [Physopt 32-662] Processed net inst_LogicUnit/registers_reg[30]_8[12].  Did not re-place instance inst_LogicUnit/registers_reg[30][12]
INFO: [Physopt 32-662] Processed net inst_LogicUnit/current_instruction_reg[16]_rep__1_n_0_repN.  Did not re-place instance inst_LogicUnit/current_instruction_reg[16]_rep__1_replica
INFO: [Physopt 32-663] Processed net inst_LogicUnit/registers[0]_35[2].  Re-placed instance inst_LogicUnit/a_sub[2]_i_2
INFO: [Physopt 32-663] Processed net inst_LogicUnit/registers[3][29]_i_22_n_0.  Re-placed instance inst_LogicUnit/registers[3][29]_i_22
INFO: [Physopt 32-663] Processed net inst_LogicUnit/registers[3][31]_i_39_n_0.  Re-placed instance inst_LogicUnit/registers[3][31]_i_39
INFO: [Physopt 32-662] Processed net inst_LogicUnit/a_sub[2]_i_10_n_0.  Did not re-place instance inst_LogicUnit/a_sub[2]_i_10
INFO: [Physopt 32-662] Processed net inst_LogicUnit/a_sub[2]_i_9_n_0.  Did not re-place instance inst_LogicUnit/a_sub[2]_i_9
INFO: [Physopt 32-662] Processed net inst_LogicUnit/current_instruction_reg[16]_rep_n_0_repN.  Did not re-place instance inst_LogicUnit/current_instruction_reg[16]_rep_replica
INFO: [Physopt 32-663] Processed net inst_LogicUnit/registers[3][29]_i_29_n_0.  Re-placed instance inst_LogicUnit/registers[3][29]_i_29
INFO: [Physopt 32-662] Processed net inst_LogicUnit/registers[0]_35[22].  Did not re-place instance inst_LogicUnit/a_sub[22]_i_2
INFO: [Physopt 32-662] Processed net inst_LogicUnit/a_sub[22]_i_11_n_0.  Did not re-place instance inst_LogicUnit/a_sub[22]_i_11
INFO: [Physopt 32-662] Processed net inst_LogicUnit/a_sub[22]_i_5_n_0.  Did not re-place instance inst_LogicUnit/a_sub[22]_i_5
INFO: [Physopt 32-662] Processed net inst_LogicUnit/a_sub[22]_i_10_n_0.  Did not re-place instance inst_LogicUnit/a_sub[22]_i_10
INFO: [Physopt 32-662] Processed net inst_LogicUnit/a_sub[22]_i_9_n_0.  Did not re-place instance inst_LogicUnit/a_sub[22]_i_9
INFO: [Physopt 32-662] Processed net inst_LogicUnit/a_sub[22]_i_8_n_0.  Did not re-place instance inst_LogicUnit/a_sub[22]_i_8
INFO: [Physopt 32-662] Processed net inst_LogicUnit/a_sub[22]_i_7_n_0.  Did not re-place instance inst_LogicUnit/a_sub[22]_i_7
INFO: [Physopt 32-662] Processed net inst_LogicUnit/registers_reg[25]__0[12].  Did not re-place instance inst_LogicUnit/registers_reg[25][12]
INFO: [Physopt 32-662] Processed net inst_LogicUnit/registers[0]_35[0].  Did not re-place instance inst_LogicUnit/a_sub[0]_i_2
INFO: [Physopt 32-662] Processed net inst_LogicUnit/registers[3][31]_i_52_n_0.  Did not re-place instance inst_LogicUnit/registers[3][31]_i_52
INFO: [Physopt 32-662] Processed net inst_LogicUnit/registers_reg_n_0_[14][0].  Did not re-place instance inst_LogicUnit/registers_reg[14][0]
INFO: [Physopt 32-662] Processed net inst_LogicUnit/a_sub[0]_i_12_n_0.  Did not re-place instance inst_LogicUnit/a_sub[0]_i_12
INFO: [Physopt 32-662] Processed net inst_LogicUnit/registers[0]_35[6].  Did not re-place instance inst_LogicUnit/a_sub[6]_i_2
INFO: [Physopt 32-662] Processed net inst_LogicUnit/registers_reg[18]__0[6].  Did not re-place instance inst_LogicUnit/registers_reg[18][6]
INFO: [Physopt 32-662] Processed net inst_LogicUnit/a_sub[6]_i_9_n_0.  Did not re-place instance inst_LogicUnit/a_sub[6]_i_9
INFO: [Physopt 32-662] Processed net inst_LogicUnit/a_sub[12]_i_8_n_0.  Did not re-place instance inst_LogicUnit/a_sub[12]_i_8
INFO: [Physopt 32-662] Processed net inst_LogicUnit/a_sub[12]_i_9_n_0.  Did not re-place instance inst_LogicUnit/a_sub[12]_i_9
INFO: [Physopt 32-662] Processed net inst_LogicUnit/registers_reg[21]__0[12].  Did not re-place instance inst_LogicUnit/registers_reg[21][12]
INFO: [Physopt 32-662] Processed net inst_LogicUnit/a_sub[12]_i_11_n_0.  Did not re-place instance inst_LogicUnit/a_sub[12]_i_11
INFO: [Physopt 32-662] Processed net inst_LogicUnit/a_sub[12]_i_10_n_0.  Did not re-place instance inst_LogicUnit/a_sub[12]_i_10
INFO: [Physopt 32-662] Processed net inst_LogicUnit/a_sub[2]_i_7_n_0.  Did not re-place instance inst_LogicUnit/a_sub[2]_i_7
INFO: [Physopt 32-662] Processed net inst_LogicUnit/a_sub[2]_i_8_n_0.  Did not re-place instance inst_LogicUnit/a_sub[2]_i_8
INFO: [Physopt 32-662] Processed net inst_LogicUnit/p_0_in__0__0__0[17].  Did not re-place instance inst_LogicUnit/current_instruction_reg[17]
INFO: [Physopt 32-662] Processed net inst_LogicUnit/registers_reg[31]__0[0].  Did not re-place instance inst_LogicUnit/registers_reg[31][0]
INFO: [Physopt 32-662] Processed net inst_LogicUnit/a_sub[0]_i_8_n_0.  Did not re-place instance inst_LogicUnit/a_sub[0]_i_8
INFO: [Physopt 32-662] Processed net inst_LogicUnit/registers_reg_n_0_[22][6].  Did not re-place instance inst_LogicUnit/registers_reg[22][6]
INFO: [Physopt 32-662] Processed net inst_LogicUnit/a_sub[6]_i_10_n_0.  Did not re-place instance inst_LogicUnit/a_sub[6]_i_10
INFO: [Physopt 32-662] Processed net inst_LogicUnit/p_0_in__0__0__0[16].  Did not re-place instance inst_LogicUnit/current_instruction_reg[16]
INFO: [Physopt 32-662] Processed net inst_LogicUnit/current_instruction_reg[15]_rep__1_n_0_repN.  Did not re-place instance inst_LogicUnit/current_instruction_reg[15]_rep__1_replica
INFO: [Physopt 32-662] Processed net inst_LogicUnit/registers_reg[25]__0[0].  Did not re-place instance inst_LogicUnit/registers_reg[25][0]
INFO: [Physopt 32-662] Processed net inst_LogicUnit/a_sub[0]_i_7_n_0.  Did not re-place instance inst_LogicUnit/a_sub[0]_i_7
INFO: [Physopt 32-662] Processed net inst_LogicUnit/registers_reg_n_0_[23][12].  Did not re-place instance inst_LogicUnit/registers_reg[23][12]
INFO: [Physopt 32-662] Processed net inst_LogicUnit/registers_reg[19]__0[12].  Did not re-place instance inst_LogicUnit/registers_reg[19][12]
INFO: [Physopt 32-662] Processed net inst_LogicUnit/a_sub[0]_i_11_n_0.  Did not re-place instance inst_LogicUnit/a_sub[0]_i_11
INFO: [Physopt 32-662] Processed net inst_LogicUnit/registers_reg[11]_10[6].  Did not re-place instance inst_LogicUnit/registers_reg[11][6]
INFO: [Physopt 32-663] Processed net inst_LogicUnit/a_sub[6]_i_12_n_0.  Re-placed instance inst_LogicUnit/a_sub[6]_i_12
INFO: [Physopt 32-662] Processed net inst_LogicUnit/a_sub[6]_i_5_n_0.  Did not re-place instance inst_LogicUnit/a_sub[6]_i_5
INFO: [Physopt 32-662] Processed net inst_LogicUnit/registers_reg[15]_11[0].  Did not re-place instance inst_LogicUnit/registers_reg[15][0]
INFO: [Physopt 32-662] Processed net inst_LogicUnit/registers_reg[18]__0[2].  Did not re-place instance inst_LogicUnit/registers_reg[18][2]
INFO: [Physopt 32-662] Processed net inst_LogicUnit/registers_reg_n_0_[22][22].  Did not re-place instance inst_LogicUnit/registers_reg[22][22]
INFO: [Physopt 32-662] Processed net inst_LogicUnit/registers_reg[21]__0[6].  Did not re-place instance inst_LogicUnit/registers_reg[21][6]
INFO: [Physopt 32-662] Processed net inst_LogicUnit/current_instruction_reg[16]_rep__0_n_0.  Did not re-place instance inst_LogicUnit/current_instruction_reg[16]_rep__0
INFO: [Physopt 32-662] Processed net inst_LogicUnit/registers[0]_35[28].  Did not re-place instance inst_LogicUnit/a_sub[28]_i_1
INFO: [Physopt 32-662] Processed net inst_LogicUnit/a_sub[28]_i_9_n_0.  Did not re-place instance inst_LogicUnit/a_sub[28]_i_9
INFO: [Physopt 32-662] Processed net inst_LogicUnit/registers_reg[10]_9[6].  Did not re-place instance inst_LogicUnit/registers_reg[10][6]
INFO: [Physopt 32-662] Processed net inst_LogicUnit/registers_reg_n_0_[14][12].  Did not re-place instance inst_LogicUnit/registers_reg[14][12]
INFO: [Physopt 32-662] Processed net inst_LogicUnit/registers_reg_n_0_[23][2].  Did not re-place instance inst_LogicUnit/registers_reg[23][2]
INFO: [Physopt 32-662] Processed net inst_LogicUnit/registers_reg_n_0_[7][0].  Did not re-place instance inst_LogicUnit/registers_reg[7][0]
INFO: [Physopt 32-662] Processed net inst_LogicUnit/a_sub[0]_i_14_n_0.  Did not re-place instance inst_LogicUnit/a_sub[0]_i_14
INFO: [Physopt 32-662] Processed net inst_LogicUnit/a_sub[28]_i_8_n_0.  Did not re-place instance inst_LogicUnit/a_sub[28]_i_8
INFO: [Physopt 32-662] Processed net inst_LogicUnit/current_instruction_reg[15]_rep_n_0.  Did not re-place instance inst_LogicUnit/current_instruction_reg[15]_rep
INFO: [Physopt 32-662] Processed net inst_LogicUnit/registers_reg[10]_9[0].  Did not re-place instance inst_LogicUnit/registers_reg[10][0]
INFO: [Physopt 32-662] Processed net inst_LogicUnit/registers_reg[10]_9[12].  Did not re-place instance inst_LogicUnit/registers_reg[10][12]
INFO: [Physopt 32-662] Processed net inst_LogicUnit/registers_reg_n_0_[22][0].  Did not re-place instance inst_LogicUnit/registers_reg[22][0]
INFO: [Physopt 32-662] Processed net inst_LogicUnit/a_sub[0]_i_10_n_0.  Did not re-place instance inst_LogicUnit/a_sub[0]_i_10
INFO: [Physopt 32-662] Processed net inst_LogicUnit/registers_reg[1]__0[22].  Did not re-place instance inst_LogicUnit/registers_reg[1][22]
INFO: [Physopt 32-663] Processed net inst_LogicUnit/a_sub[22]_i_12_n_0.  Re-placed instance inst_LogicUnit/a_sub[22]_i_12
INFO: [Physopt 32-662] Processed net inst_LogicUnit/registers_reg_n_0_[23][0].  Did not re-place instance inst_LogicUnit/registers_reg[23][0]
INFO: [Physopt 32-662] Processed net inst_LogicUnit/a_sub[0]_i_9_n_0.  Did not re-place instance inst_LogicUnit/a_sub[0]_i_9
INFO: [Physopt 32-662] Processed net inst_LogicUnit/registers_reg_n_0_[14][6].  Did not re-place instance inst_LogicUnit/registers_reg[14][6]
INFO: [Physopt 32-662] Processed net inst_LogicUnit/a_sub[6]_i_11_n_0.  Did not re-place instance inst_LogicUnit/a_sub[6]_i_11
INFO: [Physopt 32-662] Processed net inst_LogicUnit/registers_reg[18]__0[22].  Did not re-place instance inst_LogicUnit/registers_reg[18][22]
INFO: [Physopt 32-662] Processed net inst_LogicUnit/registers_reg[19]__0[0].  Did not re-place instance inst_LogicUnit/registers_reg[19][0]
INFO: [Physopt 32-662] Processed net inst_LogicUnit/registers_reg[30]_8[0].  Did not re-place instance inst_LogicUnit/registers_reg[30][0]
INFO: [Physopt 32-662] Processed net inst_LogicUnit/registers_reg_n_0_[7][22].  Did not re-place instance inst_LogicUnit/registers_reg[7][22]
INFO: [Physopt 32-662] Processed net inst_LogicUnit/registers[0]_35[16].  Did not re-place instance inst_LogicUnit/a_sub[16]_i_2
INFO: [Physopt 32-662] Processed net inst_LogicUnit/registers_reg[30]_8[16].  Did not re-place instance inst_LogicUnit/registers_reg[30][16]
INFO: [Physopt 32-662] Processed net inst_LogicUnit/a_sub[16]_i_8_n_0.  Did not re-place instance inst_LogicUnit/a_sub[16]_i_8
INFO: [Physopt 32-662] Processed net inst_LogicUnit/registers[0]_35[24].  Did not re-place instance inst_LogicUnit/a_sub[24]_i_2
INFO: [Physopt 32-662] Processed net inst_LogicUnit/registers_reg[29]__0[24].  Did not re-place instance inst_LogicUnit/registers_reg[29][24]
INFO: [Physopt 32-662] Processed net inst_LogicUnit/a_sub[24]_i_8_n_0.  Did not re-place instance inst_LogicUnit/a_sub[24]_i_8
INFO: [Physopt 32-662] Processed net inst_LogicUnit/registers_reg[2]__0[22].  Did not re-place instance inst_LogicUnit/registers_reg[2][22]
INFO: [Physopt 32-662] Processed net inst_LogicUnit/registers_reg[31]__0[6].  Did not re-place instance inst_LogicUnit/registers_reg[31][6]
INFO: [Physopt 32-662] Processed net inst_LogicUnit/a_sub[6]_i_8_n_0.  Did not re-place instance inst_LogicUnit/a_sub[6]_i_8
INFO: [Physopt 32-662] Processed net inst_LogicUnit/registers_reg_n_0_[26][12].  Did not re-place instance inst_LogicUnit/registers_reg[26][12]
INFO: [Physopt 32-662] Processed net inst_LogicUnit/registers_reg[31]__0[2].  Did not re-place instance inst_LogicUnit/registers_reg[31][2]
INFO: [Physopt 32-662] Processed net inst_LogicUnit/registers_reg[18]__0[12].  Did not re-place instance inst_LogicUnit/registers_reg[18][12]
INFO: [Physopt 32-662] Processed net inst_LogicUnit/registers_reg[6]__0[22].  Did not re-place instance inst_LogicUnit/registers_reg[6][22]
INFO: [Physopt 32-662] Processed net inst_LogicUnit/registers_reg_n_0_[23][6].  Did not re-place instance inst_LogicUnit/registers_reg[23][6]
INFO: [Physopt 32-662] Processed net inst_LogicUnit/registers_reg_n_0_[27][0].  Did not re-place instance inst_LogicUnit/registers_reg[27][0]
INFO: [Physopt 32-662] Processed net inst_LogicUnit/registers_reg[18]__0[0].  Did not re-place instance inst_LogicUnit/registers_reg[18][0]
INFO: [Physopt 32-662] Processed net inst_LogicUnit/registers_reg[21]__0[0].  Did not re-place instance inst_LogicUnit/registers_reg[21][0]
INFO: [Physopt 32-662] Processed net inst_LogicUnit/registers_reg[30]_8[2].  Did not re-place instance inst_LogicUnit/registers_reg[30][2]
INFO: [Physopt 32-662] Processed net inst_LogicUnit/registers_reg_n_0_[27][22].  Did not re-place instance inst_LogicUnit/registers_reg[27][22]
INFO: [Physopt 32-662] Processed net inst_LogicUnit/a_sub[12]_i_13_n_0.  Did not re-place instance inst_LogicUnit/a_sub[12]_i_13
INFO: [Physopt 32-663] Processed net inst_LogicUnit/a_sub[22]_i_14_n_0.  Re-placed instance inst_LogicUnit/a_sub[22]_i_14
INFO: [Physopt 32-662] Processed net inst_LogicUnit/a_sub[22]_i_6_n_0.  Did not re-place instance inst_LogicUnit/a_sub[22]_i_6
INFO: [Physopt 32-662] Processed net inst_LogicUnit/registers_reg[15]_11[6].  Did not re-place instance inst_LogicUnit/registers_reg[15][6]
INFO: [Physopt 32-662] Processed net inst_LogicUnit/registers_reg_n_0_[22][12].  Did not re-place instance inst_LogicUnit/registers_reg[22][12]
INFO: [Physopt 32-662] Processed net inst_LogicUnit/registers_reg_n_0_[9][0].  Did not re-place instance inst_LogicUnit/registers_reg[9][0]
INFO: [Physopt 32-662] Processed net inst_LogicUnit/registers_reg[6]__0[12].  Did not re-place instance inst_LogicUnit/registers_reg[6][12]
INFO: [Physopt 32-662] Processed net inst_LogicUnit/registers_reg_n_0_[17][0].  Did not re-place instance inst_LogicUnit/registers_reg[17][0]
INFO: [Physopt 32-662] Processed net inst_LogicUnit/registers_reg_n_0_[17][24].  Did not re-place instance inst_LogicUnit/registers_reg[17][24]
INFO: [Physopt 32-662] Processed net inst_LogicUnit/a_sub[24]_i_9_n_0.  Did not re-place instance inst_LogicUnit/a_sub[24]_i_9
INFO: [Physopt 32-662] Processed net inst_LogicUnit/registers_reg[30]_8[6].  Did not re-place instance inst_LogicUnit/registers_reg[30][6]
INFO: [Physopt 32-662] Processed net inst_LogicUnit/registers_reg[19]__0[28].  Did not re-place instance inst_LogicUnit/registers_reg[19][28]
INFO: [Physopt 32-662] Processed net inst_LogicUnit/registers_reg_n_0_[26][2].  Did not re-place instance inst_LogicUnit/registers_reg[26][2]
INFO: [Physopt 32-662] Processed net inst_LogicUnit/registers_reg_n_0_[27][2].  Did not re-place instance inst_LogicUnit/registers_reg[27][2]
INFO: [Physopt 32-662] Processed net inst_LogicUnit/registers_reg_n_0_[17][12].  Did not re-place instance inst_LogicUnit/registers_reg[17][12]
INFO: [Physopt 32-662] Processed net inst_LogicUnit/p_0_in__0__0__0[19].  Did not re-place instance inst_LogicUnit/current_instruction_reg[19]
INFO: [Physopt 32-662] Processed net inst_LogicUnit/registers_reg[11]_10[12].  Did not re-place instance inst_LogicUnit/registers_reg[11][12]
INFO: [Physopt 32-662] Processed net inst_LogicUnit/registers_reg[29]__0[12].  Did not re-place instance inst_LogicUnit/registers_reg[29][12]
INFO: [Physopt 32-662] Processed net inst_LogicUnit/registers_reg_n_0_[22][28].  Did not re-place instance inst_LogicUnit/registers_reg[22][28]
INFO: [Physopt 32-662] Processed net inst_LogicUnit/registers_reg[11]_10[0].  Did not re-place instance inst_LogicUnit/registers_reg[11][0]
INFO: [Physopt 32-662] Processed net inst_LogicUnit/registers[0]_35[5].  Did not re-place instance inst_LogicUnit/a_sub[5]_i_2
INFO: [Physopt 32-662] Processed net inst_LogicUnit/registers[3][28]_i_21_n_0.  Did not re-place instance inst_LogicUnit/registers[3][28]_i_21
INFO: [Physopt 32-663] Processed net inst_LogicUnit/registers[3][28]_i_26_n_0.  Re-placed instance inst_LogicUnit/registers[3][28]_i_26
INFO: [Physopt 32-662] Processed net inst_LogicUnit/registers_reg[30]_8[5].  Did not re-place instance inst_LogicUnit/registers_reg[30][5]
INFO: [Physopt 32-662] Processed net inst_LogicUnit/registers_reg[31]__0[22].  Did not re-place instance inst_LogicUnit/registers_reg[31][22]
INFO: [Physopt 32-662] Processed net inst_LogicUnit/a_sub[5]_i_8_n_0.  Did not re-place instance inst_LogicUnit/a_sub[5]_i_8
INFO: [Physopt 32-663] Processed net inst_LogicUnit/registers[3][28]_i_10_n_0.  Re-placed instance inst_LogicUnit/registers[3][28]_i_10
INFO: [Physopt 32-662] Processed net inst_LogicUnit/registers_reg[29]__0[16].  Did not re-place instance inst_LogicUnit/registers_reg[29][16]
INFO: [Physopt 32-662] Processed net inst_LogicUnit/registers_reg_n_0_[17][6].  Did not re-place instance inst_LogicUnit/registers_reg[17][6]
INFO: [Physopt 32-662] Processed net inst_LogicUnit/registers_reg_n_0_[23][22].  Did not re-place instance inst_LogicUnit/registers_reg[23][22]
INFO: [Physopt 32-662] Processed net inst_LogicUnit/registers[0]_35[14].  Did not re-place instance inst_LogicUnit/a_sub[14]_i_2
INFO: [Physopt 32-662] Processed net inst_LogicUnit/registers_reg[28]_7[14].  Did not re-place instance inst_LogicUnit/registers_reg[28][14]
INFO: [Physopt 32-662] Processed net inst_LogicUnit/registers_reg[29]__0[0].  Did not re-place instance inst_LogicUnit/registers_reg[29][0]
INFO: [Physopt 32-662] Processed net inst_LogicUnit/registers_reg[30]_8[22].  Did not re-place instance inst_LogicUnit/registers_reg[30][22]
INFO: [Physopt 32-662] Processed net inst_LogicUnit/a_sub[14]_i_8_n_0.  Did not re-place instance inst_LogicUnit/a_sub[14]_i_8
INFO: [Physopt 32-662] Processed net inst_LogicUnit/registers_reg_n_0_[22][2].  Did not re-place instance inst_LogicUnit/registers_reg[22][2]
INFO: [Physopt 32-662] Processed net inst_LogicUnit/registers_reg_n_0_[14][22].  Did not re-place instance inst_LogicUnit/registers_reg[14][22]
INFO: [Physopt 32-662] Processed net inst_LogicUnit/a_sub[22]_i_13_n_0.  Did not re-place instance inst_LogicUnit/a_sub[22]_i_13
INFO: [Physopt 32-662] Processed net inst_LogicUnit/registers_reg[19]__0[2].  Did not re-place instance inst_LogicUnit/registers_reg[19][2]
INFO: [Physopt 32-662] Processed net inst_LogicUnit/registers_reg_n_0_[5][12].  Did not re-place instance inst_LogicUnit/registers_reg[5][12]
INFO: [Physopt 32-662] Processed net inst_LogicUnit/registers_reg_n_0_[27][6].  Did not re-place instance inst_LogicUnit/registers_reg[27][6]
INFO: [Physopt 32-662] Processed net inst_LogicUnit/a_sub[6]_i_7_n_0.  Did not re-place instance inst_LogicUnit/a_sub[6]_i_7
INFO: [Physopt 32-662] Processed net inst_LogicUnit/registers_reg[21]__0[2].  Did not re-place instance inst_LogicUnit/registers_reg[21][2]
INFO: [Physopt 32-662] Processed net inst_LogicUnit/registers_reg_n_0_[26][28].  Did not re-place instance inst_LogicUnit/registers_reg[26][28]
INFO: [Physopt 32-662] Processed net inst_LogicUnit/a_sub[28]_i_6_n_0.  Did not re-place instance inst_LogicUnit/a_sub[28]_i_6
INFO: [Physopt 32-662] Processed net inst_LogicUnit/registers_reg[29]__0[14].  Did not re-place instance inst_LogicUnit/registers_reg[29][14]
INFO: [Physopt 32-662] Processed net inst_LogicUnit/registers_reg_n_0_[14][2].  Did not re-place instance inst_LogicUnit/registers_reg[14][2]
INFO: [Physopt 32-662] Processed net inst_LogicUnit/a_sub[2]_i_12_n_0.  Did not re-place instance inst_LogicUnit/a_sub[2]_i_12
INFO: [Physopt 32-662] Processed net inst_LogicUnit/registers_reg_n_0_[26][5].  Did not re-place instance inst_LogicUnit/registers_reg[26][5]
INFO: [Physopt 32-662] Processed net inst_LogicUnit/registers_reg_n_0_[26][6].  Did not re-place instance inst_LogicUnit/registers_reg[26][6]
INFO: [Physopt 32-662] Processed net inst_LogicUnit/a_sub[5]_i_7_n_0.  Did not re-place instance inst_LogicUnit/a_sub[5]_i_7
INFO: [Physopt 32-662] Processed net inst_LogicUnit/registers_reg[13]__0[6].  Did not re-place instance inst_LogicUnit/registers_reg[13][6]
INFO: [Physopt 32-662] Processed net inst_LogicUnit/registers[0]_35[10].  Did not re-place instance inst_LogicUnit/a_sub[10]_i_2
INFO: [Physopt 32-662] Processed net inst_LogicUnit/registers_reg[28]_7[10].  Did not re-place instance inst_LogicUnit/registers_reg[28][10]
INFO: [Physopt 32-662] Processed net inst_LogicUnit/a_sub[10]_i_8_n_0.  Did not re-place instance inst_LogicUnit/a_sub[10]_i_8
INFO: [Physopt 32-662] Processed net inst_LogicUnit/registers_reg[3]__0[22].  Did not re-place instance inst_LogicUnit/registers_reg[3][22]
INFO: [Physopt 32-662] Processed net inst_LogicUnit/registers_reg_n_0_[14][24].  Did not re-place instance inst_LogicUnit/registers_reg[14][24]
INFO: [Physopt 32-662] Processed net inst_LogicUnit/a_sub[24]_i_12_n_0.  Did not re-place instance inst_LogicUnit/a_sub[24]_i_12
INFO: [Physopt 32-662] Processed net inst_LogicUnit/registers_reg[31]__0[5].  Did not re-place instance inst_LogicUnit/registers_reg[31][5]
INFO: [Physopt 32-662] Processed net inst_LogicUnit/registers_reg[6]__0[6].  Did not re-place instance inst_LogicUnit/registers_reg[6][6]
INFO: [Physopt 32-662] Processed net inst_LogicUnit/a_sub[6]_i_13_n_0.  Did not re-place instance inst_LogicUnit/a_sub[6]_i_13
INFO: [Physopt 32-662] Processed net inst_LogicUnit/a_sub[6]_i_6_n_0.  Did not re-place instance inst_LogicUnit/a_sub[6]_i_6
INFO: [Physopt 32-662] Processed net inst_LogicUnit/registers_reg[15]_11[12].  Did not re-place instance inst_LogicUnit/registers_reg[15][12]
INFO: [Physopt 32-662] Processed net inst_LogicUnit/p_0_in__0__0__0[18].  Did not re-place instance inst_LogicUnit/current_instruction_reg[18]
INFO: [Physopt 32-662] Processed net inst_LogicUnit/registers_reg[19]__0[6].  Did not re-place instance inst_LogicUnit/registers_reg[19][6]
INFO: [Physopt 32-662] Processed net inst_LogicUnit/registers_reg_n_0_[9][6].  Did not re-place instance inst_LogicUnit/registers_reg[9][6]
INFO: [Physopt 32-662] Processed net inst_LogicUnit/registers_reg[15]_11[5].  Did not re-place instance inst_LogicUnit/registers_reg[15][5]
INFO: [Physopt 32-662] Processed net inst_LogicUnit/a_sub[5]_i_12_n_0.  Did not re-place instance inst_LogicUnit/a_sub[5]_i_12
INFO: [Physopt 32-662] Processed net inst_LogicUnit/a_sub[12]_i_12_n_0.  Did not re-place instance inst_LogicUnit/a_sub[12]_i_12
INFO: [Physopt 32-662] Processed net inst_LogicUnit/registers_reg[25]__0[14].  Did not re-place instance inst_LogicUnit/registers_reg[25][14]
INFO: [Physopt 32-662] Processed net inst_LogicUnit/a_sub[14]_i_7_n_0.  Did not re-place instance inst_LogicUnit/a_sub[14]_i_7
INFO: [Physopt 32-662] Processed net inst_LogicUnit/registers_reg[10]_9[5].  Did not re-place instance inst_LogicUnit/registers_reg[10][5]
INFO: [Physopt 32-662] Processed net inst_LogicUnit/registers_reg_n_0_[23][16].  Did not re-place instance inst_LogicUnit/registers_reg[23][16]
INFO: [Physopt 32-662] Processed net inst_LogicUnit/a_sub[16]_i_10_n_0.  Did not re-place instance inst_LogicUnit/a_sub[16]_i_10
INFO: [Physopt 32-662] Processed net inst_LogicUnit/a_sub[5]_i_11_n_0.  Did not re-place instance inst_LogicUnit/a_sub[5]_i_11
INFO: [Physopt 32-662] Processed net inst_LogicUnit/registers_reg[10]_9[28].  Did not re-place instance inst_LogicUnit/registers_reg[10][28]
INFO: [Physopt 32-662] Processed net inst_LogicUnit/a_sub[28]_i_10_n_0.  Did not re-place instance inst_LogicUnit/a_sub[28]_i_10
INFO: [Physopt 32-662] Processed net inst_LogicUnit/registers_reg[15]_11[22].  Did not re-place instance inst_LogicUnit/registers_reg[15][22]
INFO: [Physopt 32-662] Processed net inst_LogicUnit/registers_reg_n_0_[26][0].  Did not re-place instance inst_LogicUnit/registers_reg[26][0]
INFO: [Physopt 32-662] Processed net inst_LogicUnit/registers_reg[11]_10[2].  Did not re-place instance inst_LogicUnit/registers_reg[11][2]
INFO: [Physopt 32-662] Processed net inst_LogicUnit/registers_reg_n_0_[7][24].  Did not re-place instance inst_LogicUnit/registers_reg[7][24]
INFO: [Physopt 32-662] Processed net inst_LogicUnit/a_sub[24]_i_14_n_0.  Did not re-place instance inst_LogicUnit/a_sub[24]_i_14
INFO: [Physopt 32-662] Processed net inst_LogicUnit/a_sub[2]_i_11_n_0.  Did not re-place instance inst_LogicUnit/a_sub[2]_i_11
INFO: [Physopt 32-662] Processed net inst_LogicUnit/registers[0]_35[8].  Did not re-place instance inst_LogicUnit/a_sub[8]_i_2
INFO: [Physopt 32-662] Processed net inst_LogicUnit/registers_reg[31]__0[8].  Did not re-place instance inst_LogicUnit/registers_reg[31][8]
INFO: [Physopt 32-662] Processed net inst_LogicUnit/a_sub[8]_i_8_n_0.  Did not re-place instance inst_LogicUnit/a_sub[8]_i_8
INFO: [Physopt 32-662] Processed net inst_LogicUnit/registers[3][31]_i_19_n_0.  Did not re-place instance inst_LogicUnit/registers[3][31]_i_19
INFO: [Physopt 32-662] Processed net inst_LogicUnit/registers[3][31]_i_35_n_0.  Did not re-place instance inst_LogicUnit/registers[3][31]_i_35
INFO: [Physopt 32-663] Processed net inst_DataRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[31].  Re-placed instance inst_DataRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[31]_INST_0
INFO: [Physopt 32-662] Processed net inst_LogicUnit/registers[3][31]_i_49_n_0.  Did not re-place instance inst_LogicUnit/registers[3][31]_i_49
INFO: [Physopt 32-662] Processed net inst_LogicUnit/registers[3][28]_i_8_n_0.  Did not re-place instance inst_LogicUnit/registers[3][28]_i_8
INFO: [Physopt 32-662] Processed net inst_LogicUnit/registers[3][31]_i_62_n_0.  Did not re-place instance inst_LogicUnit/registers[3][31]_i_62
INFO: [Physopt 32-662] Processed net inst_LogicUnit/registers_reg_n_0_[7][6].  Did not re-place instance inst_LogicUnit/registers_reg[7][6]
INFO: [Physopt 32-662] Processed net inst_LogicUnit/registers_reg[28]_7[0].  Did not re-place instance inst_LogicUnit/registers_reg[28][0]
INFO: [Physopt 32-662] Processed net inst_LogicUnit/registers_reg_n_0_[23][14].  Did not re-place instance inst_LogicUnit/registers_reg[23][14]
INFO: [Physopt 32-662] Processed net inst_LogicUnit/a_sub[14]_i_10_n_0.  Did not re-place instance inst_LogicUnit/a_sub[14]_i_10
INFO: [Physopt 32-662] Processed net inst_LogicUnit/a_sub[28]_i_7_n_0.  Did not re-place instance inst_LogicUnit/a_sub[28]_i_7
INFO: [Physopt 32-662] Processed net inst_LogicUnit/registers[3][24]_i_1_n_0.  Did not re-place instance inst_LogicUnit/registers[3][24]_i_1
INFO: [Physopt 32-663] Processed net inst_LogicUnit/registers[3][25]_i_31_n_0.  Re-placed instance inst_LogicUnit/registers[3][25]_i_31
INFO: [Physopt 32-663] Processed net inst_LogicUnit/registers[3][25]_i_19_n_0.  Re-placed instance inst_LogicUnit/registers[3][25]_i_19
INFO: [Physopt 32-663] Processed net inst_LogicUnit/registers[3][24]_i_3_n_0.  Re-placed instance inst_LogicUnit/registers[3][24]_i_3
INFO: [Physopt 32-662] Processed net inst_LogicUnit/registers[3][24]_i_8_n_0.  Did not re-place instance inst_LogicUnit/registers[3][24]_i_8
INFO: [Physopt 32-662] Processed net inst_LogicUnit/registers_reg_n_0_[26][24].  Did not re-place instance inst_LogicUnit/registers_reg[26][24]
INFO: [Physopt 32-661] Optimized 18 nets.  Re-placed 18 instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 18 nets or cells. Created 0 new cell, deleted 0 existing cell and moved 18 existing cells
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.251 | TNS=0.000 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1701.340 ; gain = 0.000
Phase 4 Single Cell Placement Optimization | Checksum: 1fab6bd4d

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1701.340 ; gain = 0.000

Phase 5 Multi Cell Placement Optimization
INFO: [Physopt 32-670] No setup violation found.  Multi Cell Placement Optimization was not performed.
Phase 5 Multi Cell Placement Optimization | Checksum: 1fab6bd4d

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1701.340 ; gain = 0.000

Phase 6 Rewire
INFO: [Physopt 32-670] No setup violation found.  Rewire was not performed.
Phase 6 Rewire | Checksum: 1fab6bd4d

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1701.340 ; gain = 0.000

Phase 7 Critical Cell Optimization
INFO: [Physopt 32-670] No setup violation found.  Critical Cell Optimization was not performed.
Phase 7 Critical Cell Optimization | Checksum: 1fab6bd4d

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1701.340 ; gain = 0.000

Phase 8 Fanout Optimization
INFO: [Physopt 32-670] No setup violation found.  Fanout Optimization was not performed.
Phase 8 Fanout Optimization | Checksum: 1fab6bd4d

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1701.340 ; gain = 0.000

Phase 9 Single Cell Placement Optimization
INFO: [Physopt 32-670] No setup violation found.  Single Cell Placement Optimization was not performed.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1701.340 ; gain = 0.000
Phase 9 Single Cell Placement Optimization | Checksum: 1fab6bd4d

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1701.340 ; gain = 0.000

Phase 10 Multi Cell Placement Optimization
INFO: [Physopt 32-670] No setup violation found.  Multi Cell Placement Optimization was not performed.
Phase 10 Multi Cell Placement Optimization | Checksum: 1fab6bd4d

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1701.340 ; gain = 0.000

Phase 11 Rewire
INFO: [Physopt 32-670] No setup violation found.  Rewire was not performed.
Phase 11 Rewire | Checksum: 1fab6bd4d

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1701.340 ; gain = 0.000

Phase 12 Critical Cell Optimization
INFO: [Physopt 32-670] No setup violation found.  Critical Cell Optimization was not performed.
Phase 12 Critical Cell Optimization | Checksum: 1fab6bd4d

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1701.340 ; gain = 0.000

Phase 13 SLR Crossing Optimization
INFO: [Physopt 32-670] No setup violation found.  SLR Crossing Optimization was not performed.
Phase 13 SLR Crossing Optimization | Checksum: 1fab6bd4d

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1701.340 ; gain = 0.000

Phase 14 Fanout Optimization
INFO: [Physopt 32-670] No setup violation found.  Fanout Optimization was not performed.
Phase 14 Fanout Optimization | Checksum: 1fab6bd4d

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1701.340 ; gain = 0.000

Phase 15 Single Cell Placement Optimization
INFO: [Physopt 32-670] No setup violation found.  Single Cell Placement Optimization was not performed.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1701.340 ; gain = 0.000
Phase 15 Single Cell Placement Optimization | Checksum: 1fab6bd4d

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1701.340 ; gain = 0.000

Phase 16 Multi Cell Placement Optimization
INFO: [Physopt 32-670] No setup violation found.  Multi Cell Placement Optimization was not performed.
Phase 16 Multi Cell Placement Optimization | Checksum: 1fab6bd4d

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1701.340 ; gain = 0.000

Phase 17 Rewire
INFO: [Physopt 32-670] No setup violation found.  Rewire was not performed.
Phase 17 Rewire | Checksum: 1fab6bd4d

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1701.340 ; gain = 0.000

Phase 18 Critical Cell Optimization
INFO: [Physopt 32-670] No setup violation found.  Critical Cell Optimization was not performed.
Phase 18 Critical Cell Optimization | Checksum: 1fab6bd4d

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1701.340 ; gain = 0.000

Phase 19 DSP Register Optimization
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
Phase 19 DSP Register Optimization | Checksum: 1fab6bd4d

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1701.340 ; gain = 0.000

Phase 20 BRAM Register Optimization
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
Phase 20 BRAM Register Optimization | Checksum: 1fab6bd4d

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1701.340 ; gain = 0.000

Phase 21 URAM Register Optimization
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
Phase 21 URAM Register Optimization | Checksum: 1fab6bd4d

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1701.340 ; gain = 0.000

Phase 22 Shift Register Optimization
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
Phase 22 Shift Register Optimization | Checksum: 1fab6bd4d

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1701.340 ; gain = 0.000

Phase 23 DSP Register Optimization
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
Phase 23 DSP Register Optimization | Checksum: 1fab6bd4d

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1701.340 ; gain = 0.000

Phase 24 BRAM Register Optimization
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
Phase 24 BRAM Register Optimization | Checksum: 1fab6bd4d

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1701.340 ; gain = 0.000

Phase 25 URAM Register Optimization
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
Phase 25 URAM Register Optimization | Checksum: 1fab6bd4d

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1701.340 ; gain = 0.000

Phase 26 Shift Register Optimization
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
Phase 26 Shift Register Optimization | Checksum: 1fab6bd4d

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1701.340 ; gain = 0.000

Phase 27 Critical Pin Optimization
INFO: [Physopt 32-670] No setup violation found.  Critical Pin Optimization was not performed.
Phase 27 Critical Pin Optimization | Checksum: 1fab6bd4d

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1701.340 ; gain = 0.000

Phase 28 Very High Fanout Optimization
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 28 Very High Fanout Optimization | Checksum: 1fab6bd4d

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1701.340 ; gain = 0.000

Phase 29 Single Cell Placement Optimization
INFO: [Physopt 32-670] No setup violation found.  Single Cell Placement Optimization was not performed.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1701.340 ; gain = 0.000
Phase 29 Single Cell Placement Optimization | Checksum: 1fab6bd4d

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1701.340 ; gain = 0.000

Phase 30 Multi Cell Placement Optimization
INFO: [Physopt 32-670] No setup violation found.  Multi Cell Placement Optimization was not performed.
Phase 30 Multi Cell Placement Optimization | Checksum: 1fab6bd4d

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1701.340 ; gain = 0.000

Phase 31 SLR Crossing Optimization
INFO: [Physopt 32-670] No setup violation found.  SLR Crossing Optimization was not performed.
Phase 31 SLR Crossing Optimization | Checksum: 1fab6bd4d

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1701.340 ; gain = 0.000

Phase 32 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.251 | TNS=0.000 |
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.251 | TNS=0.000 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1701.340 ; gain = 0.000
Phase 32 Critical Path Optimization | Checksum: 1fab6bd4d

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 1701.340 ; gain = 0.000

Phase 33 BRAM Enable Optimization
Phase 33 BRAM Enable Optimization | Checksum: 1fab6bd4d

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 1701.340 ; gain = 0.000
INFO: [Physopt 32-960] Skip hold-fix as initial WHS does not violate hold threshold 250 ps
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1701.340 ; gain = 0.000
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=0.251 | TNS=0.000 |

Summary of Physical Synthesis Optimizations
============================================


----------------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization            |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Fanout                  |          0.000  |          0.000  |            6  |              0  |                     3  |           0  |           1  |  00:00:00  |
|  Single Cell Placement   |          0.508  |          0.257  |            0  |              0  |                    18  |           0  |           1  |  00:00:02  |
|  Multi Cell Placement    |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Rewire                  |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Critical Cell           |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  SLR Crossing            |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register            |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register           |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register           |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register          |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Critical Pin            |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Very High Fanout        |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Enable             |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Path           |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                   |          0.508  |          0.257  |            6  |              0  |                    21  |           0  |           6  |  00:00:03  |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1701.340 ; gain = 0.000
Ending Physical Synthesis Task | Checksum: 2fad55e1a

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 1701.340 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
345 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1714.199 ; gain = 8.973
Wrote PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.236 . Memory (MB): peak = 1719.605 ; gain = 5.406
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1719.605 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 1719.605 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1719.605 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1719.605 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.263 . Memory (MB): peak = 1719.605 ; gain = 14.379
INFO: [Common 17-1381] The checkpoint 'D:/Projekte/Arty/hw/hw.runs/impl_1/GPIO_demo_physopt.dcp' has been generated.
Command: route_design -directive Explore -tns_cleanup
Attempting to get a license for feature 'Implementation' and/or device 'xc7s25'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s25'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-270] Using Router directive 'Explore'.
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: de70cfd9 ConstDB: 0 ShapeSum: 6fe1c519 RouteDB: d2732ae5
Post Restoration Checksum: NetGraph: 99134e8d | NumContArr: 5738d685 | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 2759e1a4c

Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 1774.930 ; gain = 55.324

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 2759e1a4c

Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 1774.930 ; gain = 55.324

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 2759e1a4c

Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 1774.930 ; gain = 55.324
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 28b75c5c6

Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 1810.293 ; gain = 90.688
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.352  | TNS=0.000  | WHS=-0.357 | THS=-59.986|


Phase 2.4 Soft Constraint Pins - Fast Budgeting
Phase 2.4 Soft Constraint Pins - Fast Budgeting | Checksum: 27aaaeaff

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 1853.703 ; gain = 134.098

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 4814
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 4814
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 1c9b7db83

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 1853.703 ; gain = 134.098

Phase 3 Global Routing
Phase 3 Global Routing | Checksum: 1c9b7db83

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 1853.703 ; gain = 134.098

Phase 4 Initial Routing

Phase 4.1 Initial Net Routing Pass
Phase 4.1 Initial Net Routing Pass | Checksum: 15f313ce3

Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 1853.703 ; gain = 134.098
Phase 4 Initial Routing | Checksum: 15f313ce3

Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 1853.703 ; gain = 134.098

Phase 5 Rip-up And Reroute

Phase 5.1 Global Iteration 0
 Number of Nodes with overlaps = 2685
 Number of Nodes with overlaps = 1402
 Number of Nodes with overlaps = 790
 Number of Nodes with overlaps = 523
 Number of Nodes with overlaps = 209
 Number of Nodes with overlaps = 110
 Number of Nodes with overlaps = 70
 Number of Nodes with overlaps = 50
 Number of Nodes with overlaps = 28
 Number of Nodes with overlaps = 20
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.966 | TNS=-151.087| WHS=N/A    | THS=N/A    |

Phase 5.1 Global Iteration 0 | Checksum: 1d4a622d8

Time (s): cpu = 00:00:51 ; elapsed = 00:00:34 . Memory (MB): peak = 1858.598 ; gain = 138.992

Phase 5.2 Global Iteration 1
 Number of Nodes with overlaps = 702
 Number of Nodes with overlaps = 566
 Number of Nodes with overlaps = 448
 Number of Nodes with overlaps = 265
 Number of Nodes with overlaps = 166
 Number of Nodes with overlaps = 102
 Number of Nodes with overlaps = 56
 Number of Nodes with overlaps = 43
 Number of Nodes with overlaps = 25
 Number of Nodes with overlaps = 19
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.858 | TNS=-48.453| WHS=N/A    | THS=N/A    |

Phase 5.2 Global Iteration 1 | Checksum: 251540047

Time (s): cpu = 00:01:14 ; elapsed = 00:00:49 . Memory (MB): peak = 1858.598 ; gain = 138.992

Phase 5.3 Global Iteration 2
 Number of Nodes with overlaps = 1117
 Number of Nodes with overlaps = 782
 Number of Nodes with overlaps = 606
 Number of Nodes with overlaps = 351
 Number of Nodes with overlaps = 237
 Number of Nodes with overlaps = 121
 Number of Nodes with overlaps = 70
 Number of Nodes with overlaps = 34
 Number of Nodes with overlaps = 11
 Number of Nodes with overlaps = 11
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.760 | TNS=-50.318| WHS=N/A    | THS=N/A    |

Phase 5.3 Global Iteration 2 | Checksum: 22b8aa1c0

Time (s): cpu = 00:01:46 ; elapsed = 00:01:11 . Memory (MB): peak = 1858.598 ; gain = 138.992

Phase 5.4 Global Iteration 3
 Number of Nodes with overlaps = 1239
 Number of Nodes with overlaps = 812
 Number of Nodes with overlaps = 576
 Number of Nodes with overlaps = 298
 Number of Nodes with overlaps = 202
 Number of Nodes with overlaps = 180
 Number of Nodes with overlaps = 91
 Number of Nodes with overlaps = 74
 Number of Nodes with overlaps = 40
 Number of Nodes with overlaps = 21
 Number of Nodes with overlaps = 11
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.694 | TNS=-56.634| WHS=N/A    | THS=N/A    |

Phase 5.4 Global Iteration 3 | Checksum: 246db8fb5

Time (s): cpu = 00:02:19 ; elapsed = 00:01:32 . Memory (MB): peak = 1858.602 ; gain = 138.996

Phase 5.5 Global Iteration 4
 Number of Nodes with overlaps = 868
 Number of Nodes with overlaps = 771
Phase 5.5 Global Iteration 4 | Checksum: 2511085f7

Time (s): cpu = 00:02:30 ; elapsed = 00:01:38 . Memory (MB): peak = 1858.602 ; gain = 138.996
Phase 5 Rip-up And Reroute | Checksum: 2511085f7

Time (s): cpu = 00:02:30 ; elapsed = 00:01:38 . Memory (MB): peak = 1858.602 ; gain = 138.996

Phase 6 Delay and Skew Optimization

Phase 6.1 TNS Cleanup

Phase 6.1.1 Delay CleanUp

Phase 6.1.1.1 Update Timing
Phase 6.1.1.1 Update Timing | Checksum: 29f814548

Time (s): cpu = 00:02:30 ; elapsed = 00:01:38 . Memory (MB): peak = 1858.602 ; gain = 138.996
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.615 | TNS=-40.643| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0

Phase 6.1.1.2 Update Timing
Phase 6.1.1.2 Update Timing | Checksum: 26751566c

Time (s): cpu = 00:02:32 ; elapsed = 00:01:39 . Memory (MB): peak = 1858.602 ; gain = 138.996
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.615 | TNS=-36.578| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0

Phase 6.1.1.3 Update Timing
Phase 6.1.1.3 Update Timing | Checksum: 1eda74771

Time (s): cpu = 00:02:32 ; elapsed = 00:01:39 . Memory (MB): peak = 1858.602 ; gain = 138.996
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.615 | TNS=-34.598| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0

Phase 6.1.1.4 Update Timing
Phase 6.1.1.4 Update Timing | Checksum: 241a39d4c

Time (s): cpu = 00:02:32 ; elapsed = 00:01:39 . Memory (MB): peak = 1858.602 ; gain = 138.996
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.615 | TNS=-34.598| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0

Phase 6.1.1.5 Update Timing
Phase 6.1.1.5 Update Timing | Checksum: 1b17e808a

Time (s): cpu = 00:02:32 ; elapsed = 00:01:40 . Memory (MB): peak = 1858.602 ; gain = 138.996
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.615 | TNS=-34.556| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0

Phase 6.1.1.6 Update Timing
Phase 6.1.1.6 Update Timing | Checksum: 1a56c1cd6

Time (s): cpu = 00:02:32 ; elapsed = 00:01:40 . Memory (MB): peak = 1858.602 ; gain = 138.996
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.615 | TNS=-34.556| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0

Phase 6.1.1.7 Update Timing
Phase 6.1.1.7 Update Timing | Checksum: 285ae2d42

Time (s): cpu = 00:02:33 ; elapsed = 00:01:40 . Memory (MB): peak = 1858.602 ; gain = 138.996
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.615 | TNS=-34.554| WHS=N/A    | THS=N/A    |

Phase 6.1.1 Delay CleanUp | Checksum: 260c175b1

Time (s): cpu = 00:02:33 ; elapsed = 00:01:40 . Memory (MB): peak = 1858.602 ; gain = 138.996
Phase 6.1 TNS Cleanup | Checksum: 260c175b1

Time (s): cpu = 00:02:33 ; elapsed = 00:01:40 . Memory (MB): peak = 1858.602 ; gain = 138.996

Phase 6.2 Clock Skew Optimization
Phase 6.2 Clock Skew Optimization | Checksum: 260c175b1

Time (s): cpu = 00:02:33 ; elapsed = 00:01:40 . Memory (MB): peak = 1858.602 ; gain = 138.996
Phase 6 Delay and Skew Optimization | Checksum: 260c175b1

Time (s): cpu = 00:02:33 ; elapsed = 00:01:40 . Memory (MB): peak = 1858.602 ; gain = 138.996

Phase 7 Post Hold Fix

Phase 7.1 Hold Fix Iter
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.615 | TNS=-34.554| WHS=0.041  | THS=0.000  |

Phase 7.1 Hold Fix Iter | Checksum: 27626a8a3

Time (s): cpu = 00:02:33 ; elapsed = 00:01:40 . Memory (MB): peak = 1858.602 ; gain = 138.996
Phase 7 Post Hold Fix | Checksum: 27626a8a3

Time (s): cpu = 00:02:33 ; elapsed = 00:01:40 . Memory (MB): peak = 1858.602 ; gain = 138.996

Phase 8 Timing Verification

Phase 8.1 Update Timing
Phase 8.1 Update Timing | Checksum: 27626a8a3

Time (s): cpu = 00:02:33 ; elapsed = 00:01:40 . Memory (MB): peak = 1858.602 ; gain = 138.996
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.615 | TNS=-34.554| WHS=0.041  | THS=0.000  |

Phase 8 Timing Verification | Checksum: 27626a8a3

Time (s): cpu = 00:02:33 ; elapsed = 00:01:40 . Memory (MB): peak = 1858.602 ; gain = 138.996

Phase 9 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 6.05247 %
  Global Horizontal Routing Utilization  = 7.51135 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


--GLOBAL Congestion:
Utilization threshold used for congestion level computation: 0.85
Congestion Report
North Dir 1x1 Area, Max Cong = 72.0721%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 75.6757%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 76.4706%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 86.7647%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_L_X24Y42 -> INT_L_X24Y42
   INT_L_X24Y41 -> INT_L_X24Y41

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 1 Aspect Ratio: 0.5 Sparse Ratio: 0.5

Phase 9 Route finalize | Checksum: 27626a8a3

Time (s): cpu = 00:02:34 ; elapsed = 00:01:40 . Memory (MB): peak = 1858.602 ; gain = 138.996

Phase 10 Verifying routed nets

 Verification completed successfully
Phase 10 Verifying routed nets | Checksum: 27626a8a3

Time (s): cpu = 00:02:34 ; elapsed = 00:01:40 . Memory (MB): peak = 1858.602 ; gain = 138.996

Phase 11 Depositing Routes
Phase 11 Depositing Routes | Checksum: 1ce30ff80

Time (s): cpu = 00:02:34 ; elapsed = 00:01:41 . Memory (MB): peak = 1858.602 ; gain = 138.996

Phase 12 Incr Placement Change
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1858.602 ; gain = 0.000
INFO: [Place 30-746] Post Placement Timing Summary WNS=-0.160. For the most accurate timing information please run report_timing.
Ending IncrPlace Task | Checksum: 117d21bb0

Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 1858.602 ; gain = 0.000
Phase 12 Incr Placement Change | Checksum: 117d21bb0

Time (s): cpu = 00:02:57 ; elapsed = 00:02:04 . Memory (MB): peak = 1858.602 ; gain = 138.996

Phase 13 Build RT Design
Checksum: PlaceDB: bceb882 ConstDB: 0 ShapeSum: d0a7e099 RouteDB: 3b5b8295
Post Restoration Checksum: NetGraph: 4c6411a0 | NumContArr: 1dd1b58b | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 13 Build RT Design | Checksum: 1ef87bc65

Time (s): cpu = 00:02:58 ; elapsed = 00:02:04 . Memory (MB): peak = 1858.602 ; gain = 138.996

Phase 14 Router Initialization

Phase 14.1 Fix Topology Constraints
Phase 14.1 Fix Topology Constraints | Checksum: 1ef87bc65

Time (s): cpu = 00:02:58 ; elapsed = 00:02:04 . Memory (MB): peak = 1858.602 ; gain = 138.996

Phase 14.2 Pre Route Cleanup
Phase 14.2 Pre Route Cleanup | Checksum: 1e2ec3892

Time (s): cpu = 00:02:58 ; elapsed = 00:02:04 . Memory (MB): peak = 1858.602 ; gain = 138.996
 Number of Nodes with overlaps = 0

Phase 14.3 Update Timing
Phase 14.3 Update Timing | Checksum: 234c97cb0

Time (s): cpu = 00:03:00 ; elapsed = 00:02:05 . Memory (MB): peak = 1858.602 ; gain = 138.996
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.246 | TNS=-4.473 | WHS=-0.357 | THS=-59.182|


Phase 14.4 Soft Constraint Pins - Fast Budgeting
Phase 14.4 Soft Constraint Pins - Fast Budgeting | Checksum: 1f926acf6

Time (s): cpu = 00:03:00 ; elapsed = 00:02:06 . Memory (MB): peak = 1871.949 ; gain = 152.344

Router Utilization Summary
  Global Vertical Routing Utilization    = 5.81697 %
  Global Horizontal Routing Utilization  = 7.21414 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 575
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 221
  Number of Partially Routed Nets     = 354
  Number of Node Overlaps             = 0

Phase 14 Router Initialization | Checksum: 1d3a760a3

Time (s): cpu = 00:03:01 ; elapsed = 00:02:06 . Memory (MB): peak = 1871.949 ; gain = 152.344

Phase 15 Global Routing
Phase 15 Global Routing | Checksum: 1d3a760a3

Time (s): cpu = 00:03:01 ; elapsed = 00:02:06 . Memory (MB): peak = 1871.949 ; gain = 152.344

Phase 16 Initial Routing

Phase 16.1 Initial Net Routing Pass
Phase 16.1 Initial Net Routing Pass | Checksum: 31445da09

Time (s): cpu = 00:03:01 ; elapsed = 00:02:06 . Memory (MB): peak = 1871.949 ; gain = 152.344
Phase 16 Initial Routing | Checksum: 31445da09

Time (s): cpu = 00:03:01 ; elapsed = 00:02:06 . Memory (MB): peak = 1871.949 ; gain = 152.344
INFO: [Route 35-580] Design has 2 pins with tight setup and hold constraints.

The top 5 pins with tight setup and hold constraints:

+====================+===================+=============================================+
| Launch Setup Clock | Launch Hold Clock | Pin                                         |
+====================+===================+=============================================+
| sys_clk_pin        | sys_clk_pin       | inst_LogicUnit/instruction_multicycle_reg/D |
| sys_clk_pin        | sys_clk_pin       | inst_LogicUnit/wait_instruction_ready_reg/D |
+--------------------+-------------------+---------------------------------------------+

File with complete list of pins: tight_setup_hold_pins.txt


Phase 17 Rip-up And Reroute

Phase 17.1 Global Iteration 0
 Number of Nodes with overlaps = 1512
 Number of Nodes with overlaps = 958
 Number of Nodes with overlaps = 648
 Number of Nodes with overlaps = 463
 Number of Nodes with overlaps = 363
 Number of Nodes with overlaps = 250
 Number of Nodes with overlaps = 141
 Number of Nodes with overlaps = 90
 Number of Nodes with overlaps = 45
 Number of Nodes with overlaps = 26
 Number of Nodes with overlaps = 14
 Number of Nodes with overlaps = 12
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.692 | TNS=-69.314| WHS=N/A    | THS=N/A    |

Phase 17.1 Global Iteration 0 | Checksum: 2bef669b5

Time (s): cpu = 00:03:33 ; elapsed = 00:02:27 . Memory (MB): peak = 1877.910 ; gain = 158.305

Phase 17.2 Global Iteration 1
 Number of Nodes with overlaps = 1091
 Number of Nodes with overlaps = 861
 Number of Nodes with overlaps = 544
 Number of Nodes with overlaps = 353
 Number of Nodes with overlaps = 255
 Number of Nodes with overlaps = 145
 Number of Nodes with overlaps = 77
 Number of Nodes with overlaps = 61
 Number of Nodes with overlaps = 41
 Number of Nodes with overlaps = 27
 Number of Nodes with overlaps = 14
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.643 | TNS=-46.705| WHS=N/A    | THS=N/A    |

Phase 17.2 Global Iteration 1 | Checksum: 270080ae6

Time (s): cpu = 00:04:03 ; elapsed = 00:02:47 . Memory (MB): peak = 1877.910 ; gain = 158.305

Phase 17.3 Global Iteration 2
 Number of Nodes with overlaps = 1445
 Number of Nodes with overlaps = 1113
 Number of Nodes with overlaps = 632
 Number of Nodes with overlaps = 396
 Number of Nodes with overlaps = 256
 Number of Nodes with overlaps = 144
 Number of Nodes with overlaps = 115
 Number of Nodes with overlaps = 80
 Number of Nodes with overlaps = 42
 Number of Nodes with overlaps = 25
 Number of Nodes with overlaps = 11
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.738 | TNS=-61.769| WHS=N/A    | THS=N/A    |

Phase 17.3 Global Iteration 2 | Checksum: 254af0bdb

Time (s): cpu = 00:04:41 ; elapsed = 00:03:12 . Memory (MB): peak = 1877.910 ; gain = 158.305
Phase 17 Rip-up And Reroute | Checksum: 254af0bdb

Time (s): cpu = 00:04:41 ; elapsed = 00:03:12 . Memory (MB): peak = 1877.910 ; gain = 158.305

Phase 18 Delay and Skew Optimization

Phase 18.1 TNS Cleanup

Phase 18.1.1 Delay CleanUp

Phase 18.1.1.1 Update Timing
Phase 18.1.1.1 Update Timing | Checksum: 26c931c9e

Time (s): cpu = 00:04:42 ; elapsed = 00:03:12 . Memory (MB): peak = 1877.910 ; gain = 158.305
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.564 | TNS=-29.676| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0

Phase 18.1.1.2 Update Timing
Phase 18.1.1.2 Update Timing | Checksum: 2ba907332

Time (s): cpu = 00:04:43 ; elapsed = 00:03:13 . Memory (MB): peak = 1877.910 ; gain = 158.305
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.564 | TNS=-27.540| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0

Phase 18.1.1.3 Update Timing
Phase 18.1.1.3 Update Timing | Checksum: 1f51fea53

Time (s): cpu = 00:04:43 ; elapsed = 00:03:13 . Memory (MB): peak = 1877.910 ; gain = 158.305
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.564 | TNS=-27.540| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0

Phase 18.1.1.4 Update Timing
Phase 18.1.1.4 Update Timing | Checksum: 2f31a694c

Time (s): cpu = 00:04:43 ; elapsed = 00:03:13 . Memory (MB): peak = 1877.910 ; gain = 158.305
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.564 | TNS=-26.079| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0

Phase 18.1.1.5 Update Timing
Phase 18.1.1.5 Update Timing | Checksum: 26323a7c4

Time (s): cpu = 00:04:44 ; elapsed = 00:03:13 . Memory (MB): peak = 1877.910 ; gain = 158.305
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.564 | TNS=-26.079| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0

Phase 18.1.1.6 Update Timing
Phase 18.1.1.6 Update Timing | Checksum: 1500df78a

Time (s): cpu = 00:04:44 ; elapsed = 00:03:13 . Memory (MB): peak = 1877.910 ; gain = 158.305
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.564 | TNS=-26.079| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0

Phase 18.1.1.7 Update Timing
Phase 18.1.1.7 Update Timing | Checksum: 230f258ef

Time (s): cpu = 00:04:44 ; elapsed = 00:03:13 . Memory (MB): peak = 1877.910 ; gain = 158.305
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.564 | TNS=-26.079| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0

Phase 18.1.1.8 Update Timing
Phase 18.1.1.8 Update Timing | Checksum: 2f65ec6c3

Time (s): cpu = 00:04:44 ; elapsed = 00:03:13 . Memory (MB): peak = 1877.910 ; gain = 158.305
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.564 | TNS=-26.000| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0

Phase 18.1.1.9 Update Timing
Phase 18.1.1.9 Update Timing | Checksum: 2c58c0f04

Time (s): cpu = 00:04:44 ; elapsed = 00:03:14 . Memory (MB): peak = 1877.910 ; gain = 158.305
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.564 | TNS=-26.000| WHS=N/A    | THS=N/A    |

Phase 18.1.1 Delay CleanUp | Checksum: 31c3202e7

Time (s): cpu = 00:04:44 ; elapsed = 00:03:14 . Memory (MB): peak = 1877.910 ; gain = 158.305
Phase 18.1 TNS Cleanup | Checksum: 31c3202e7

Time (s): cpu = 00:04:44 ; elapsed = 00:03:14 . Memory (MB): peak = 1877.910 ; gain = 158.305

Phase 18.2 Clock Skew Optimization
Phase 18.2 Clock Skew Optimization | Checksum: 31c3202e7

Time (s): cpu = 00:04:44 ; elapsed = 00:03:14 . Memory (MB): peak = 1877.910 ; gain = 158.305
Phase 18 Delay and Skew Optimization | Checksum: 31c3202e7

Time (s): cpu = 00:04:44 ; elapsed = 00:03:14 . Memory (MB): peak = 1877.910 ; gain = 158.305

Phase 19 Post Hold Fix

Phase 19.1 Hold Fix Iter
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.564 | TNS=-26.000| WHS=0.041  | THS=0.000  |

Phase 19.1 Hold Fix Iter | Checksum: 36c545e2a

Time (s): cpu = 00:04:45 ; elapsed = 00:03:14 . Memory (MB): peak = 1877.910 ; gain = 158.305
Phase 19 Post Hold Fix | Checksum: 36c545e2a

Time (s): cpu = 00:04:45 ; elapsed = 00:03:14 . Memory (MB): peak = 1877.910 ; gain = 158.305

Phase 20 Timing Verification

Phase 20.1 Update Timing
Phase 20.1 Update Timing | Checksum: 2bc727604

Time (s): cpu = 00:04:45 ; elapsed = 00:03:14 . Memory (MB): peak = 1877.910 ; gain = 158.305
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.564 | TNS=-26.000| WHS=0.041  | THS=0.000  |

Phase 20 Timing Verification | Checksum: 2bc727604

Time (s): cpu = 00:04:45 ; elapsed = 00:03:14 . Memory (MB): peak = 1877.910 ; gain = 158.305

Phase 21 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 5.96965 %
  Global Horizontal Routing Utilization  = 7.40815 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


--GLOBAL Congestion:
Utilization threshold used for congestion level computation: 0.85
Congestion Report
North Dir 1x1 Area, Max Cong = 70.2703%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 75.6757%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 75%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 92.6471%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_L_X22Y43 -> INT_L_X22Y43
   INT_L_X24Y42 -> INT_L_X24Y42
   INT_L_X24Y41 -> INT_L_X24Y41
   INT_L_X24Y36 -> INT_L_X24Y36

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 1 Aspect Ratio: 0.5 Sparse Ratio: 0.5

Phase 21 Route finalize | Checksum: 2bc727604

Time (s): cpu = 00:04:45 ; elapsed = 00:03:14 . Memory (MB): peak = 1877.910 ; gain = 158.305

Phase 22 Verifying routed nets

 Verification completed successfully
Phase 22 Verifying routed nets | Checksum: 2bc727604

Time (s): cpu = 00:04:45 ; elapsed = 00:03:14 . Memory (MB): peak = 1877.910 ; gain = 158.305

Phase 23 Depositing Routes
Phase 23 Depositing Routes | Checksum: 26136d9d9

Time (s): cpu = 00:04:45 ; elapsed = 00:03:14 . Memory (MB): peak = 1877.910 ; gain = 158.305

Phase 24 Post Process Routing
Phase 24 Post Process Routing | Checksum: 26136d9d9

Time (s): cpu = 00:04:46 ; elapsed = 00:03:14 . Memory (MB): peak = 1877.910 ; gain = 158.305

Phase 25 Post Router Timing
INFO: [Route 35-20] Post Routing Timing Summary | WNS=-0.560 | TNS=-25.096| WHS=0.042  | THS=0.000  |

Phase 25 Post Router Timing | Checksum: 2485eb964

Time (s): cpu = 00:04:47 ; elapsed = 00:03:15 . Memory (MB): peak = 1877.910 ; gain = 158.305
WARNING: [Route 35-39] The design did not meet timing requirements. Please run report_timing_summary for detailed reports.
Resolution: Verify that the timing was met or had small violations at all previous steps (synthesis, placement, power_opt, and phys_opt). Run report_timing_summary and analyze individual timing paths.
INFO: [Route 35-253] TNS is the sum of the worst slack violation on every endpoint in the design. Review the paths with the biggest WNS violations in the timing reports and modify your constraints or your design to improve both WNS and TNS.
Total Elapsed time in route_design: 195.063 secs

Phase 26 Post-Route Event Processing
Phase 26 Post-Route Event Processing | Checksum: 29f62e19a

Time (s): cpu = 00:04:47 ; elapsed = 00:03:15 . Memory (MB): peak = 1877.910 ; gain = 158.305
INFO: [Route 35-16] Router Completed Successfully
Ending Routing Task | Checksum: 29f62e19a

Time (s): cpu = 00:04:47 ; elapsed = 00:03:15 . Memory (MB): peak = 1877.910 ; gain = 158.305

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
388 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:04:48 ; elapsed = 00:03:16 . Memory (MB): peak = 1877.910 ; gain = 158.305
INFO: [Vivado 12-24828] Executing command : report_drc -file GPIO_demo_drc_routed.rpt -pb GPIO_demo_drc_routed.pb -rpx GPIO_demo_drc_routed.rpx
Command: report_drc -file GPIO_demo_drc_routed.rpt -pb GPIO_demo_drc_routed.pb -rpx GPIO_demo_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file D:/Projekte/Arty/hw/hw.runs/impl_1/GPIO_demo_drc_routed.rpt.
report_drc completed successfully
INFO: [Vivado 12-24828] Executing command : report_methodology -file GPIO_demo_methodology_drc_routed.rpt -pb GPIO_demo_methodology_drc_routed.pb -rpx GPIO_demo_methodology_drc_routed.rpx
Command: report_methodology -file GPIO_demo_methodology_drc_routed.rpt -pb GPIO_demo_methodology_drc_routed.pb -rpx GPIO_demo_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file D:/Projekte/Arty/hw/hw.runs/impl_1/GPIO_demo_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [Vivado 12-24828] Executing command : report_timing_summary -max_paths 10 -routable_nets -report_unconstrained -file GPIO_demo_timing_summary_routed.rpt -pb GPIO_demo_timing_summary_routed.pb -rpx GPIO_demo_timing_summary_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Vivado 12-24838] Running report commands "report_incremental_reuse, report_route_status" in parallel.
Running report generation with 2 threads.
INFO: [Vivado 12-24828] Executing command : report_incremental_reuse -file GPIO_demo_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [Vivado 12-24828] Executing command : report_route_status -file GPIO_demo_route_status.rpt -pb GPIO_demo_route_status.pb
INFO: [Vivado 12-24828] Executing command : report_power -file GPIO_demo_power_routed.rpt -pb GPIO_demo_power_summary_routed.pb -rpx GPIO_demo_power_routed.rpx
Command: report_power -file GPIO_demo_power_routed.rpt -pb GPIO_demo_power_summary_routed.pb -rpx GPIO_demo_power_routed.rpx
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
405 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [Vivado 12-24828] Executing command : report_clock_utilization -file GPIO_demo_clock_utilization_routed.rpt
INFO: [Vivado 12-24828] Executing command : report_bus_skew -warn_on_violation -file GPIO_demo_bus_skew_routed.rpt -pb GPIO_demo_bus_skew_routed.pb -rpx GPIO_demo_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
generate_parallel_reports: Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 1877.910 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1877.910 ; gain = 0.000
Wrote PlaceDB: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.233 . Memory (MB): peak = 1877.910 ; gain = 0.000
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1877.910 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.051 . Memory (MB): peak = 1877.910 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1877.910 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1877.910 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.300 . Memory (MB): peak = 1877.910 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/Projekte/Arty/hw/hw.runs/impl_1/GPIO_demo_routed.dcp' has been generated.
Command: phys_opt_design -directive Explore
Attempting to get a license for feature 'Implementation' and/or device 'xc7s25'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s25'
INFO: [Vivado_Tcl 4-241] Physical synthesis in post route mode 
INFO: [Vivado_Tcl 4-137] Directive used for phys_opt_design is: Explore
INFO: [Vivado_Tcl 4-1435] PhysOpt_Tcl_Interface Runtime Before Starting Physical Synthesis Task | CPU: 0.00s |  WALL: 0.07s
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1877.910 ; gain = 0.000

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-668] Current Timing Summary | WNS=-0.560 | TNS=-25.096 | WHS=0.042 | THS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 318ac645d

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.671 . Memory (MB): peak = 1877.910 ; gain = 0.000
WARNING: [Physopt 32-745] Physical Optimization has determined that the magnitude of the negative slack is too large and it is highly unlikely that slack will be improved. Post-Route Physical Optimization is most effective when WNS is above -0.5ns

Phase 2 Critical Path Optimization
INFO: [Physopt 32-668] Current Timing Summary | WNS=-0.560 | TNS=-25.096 | WHS=0.042 | THS=0.000 |
INFO: [Physopt 32-663] Processed net inst_LogicUnit/registers_reg_n_0_[27][16].  Re-placed instance inst_LogicUnit/registers_reg[27][16]
INFO: [Physopt 32-952] Improved path group WNS = -0.472. Path group: sys_clk_pin. Processed net: inst_LogicUnit/registers_reg_n_0_[27][16].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: sys_clk_pin. Processed net: inst_LogicUnit/registers_reg_n_0_[26][14].
INFO: [Physopt 32-703] Processed net inst_LogicUnit/current_instruction_reg[15]_rep_n_0. Clock skew was adjusted for instance inst_LogicUnit/current_instruction_reg[15]_rep.
INFO: [Physopt 32-952] Improved path group WNS = -0.376. Path group: sys_clk_pin. Processed net: inst_LogicUnit/current_instruction_reg[15]_rep_n_0.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: sys_clk_pin. Processed net: inst_LogicUnit/registers_reg[6]__0[11].
INFO: [Physopt 32-703] Processed net inst_LogicUnit/current_instruction_reg[15]_rep__1_n_0_repN. Clock skew was adjusted for instance inst_LogicUnit/current_instruction_reg[15]_rep__1_replica.
INFO: [Physopt 32-952] Improved path group WNS = -0.349. Path group: sys_clk_pin. Processed net: inst_LogicUnit/current_instruction_reg[15]_rep__1_n_0_repN.
INFO: [Physopt 32-703] Processed net inst_LogicUnit/current_instruction_reg[16]_rep__1_n_0_repN. Clock skew was adjusted for instance inst_LogicUnit/current_instruction_reg[16]_rep__1_replica.
INFO: [Physopt 32-952] Improved path group WNS = -0.328. Path group: sys_clk_pin. Processed net: inst_LogicUnit/current_instruction_reg[16]_rep__1_n_0_repN.
INFO: [Physopt 32-703] Processed net inst_LogicUnit/current_instruction_reg[15]_rep_n_0. Clock skew was adjusted for instance inst_LogicUnit/current_instruction_reg[15]_rep.
INFO: [Physopt 32-952] Improved path group WNS = -0.326. Path group: sys_clk_pin. Processed net: inst_LogicUnit/current_instruction_reg[15]_rep_n_0.
INFO: [Physopt 32-703] Processed net inst_LogicUnit/registers_reg_n_0_[22][0]. Clock skew was adjusted for instance inst_LogicUnit/registers_reg[22][0].
INFO: [Physopt 32-952] Improved path group WNS = -0.256. Path group: sys_clk_pin. Processed net: inst_LogicUnit/registers_reg_n_0_[22][0].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: sys_clk_pin. Processed net: inst_LogicUnit/registers_reg_n_0_[9][16].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: sys_clk_pin. Processed net: inst_DataRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0[7].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: sys_clk_pin. Processed net: inst_LogicUnit/registers[3][16]_i_3_n_0.
INFO: [Physopt 32-663] Processed net inst_LogicUnit/registers[3][16]_i_12_n_0.  Re-placed instance inst_LogicUnit/registers[3][16]_i_12
INFO: [Physopt 32-952] Improved path group WNS = -0.251. Path group: sys_clk_pin. Processed net: inst_LogicUnit/registers[3][16]_i_12_n_0.
INFO: [Physopt 32-703] Processed net inst_LogicUnit/registers_reg_n_0_[7][24]. Clock skew was adjusted for instance inst_LogicUnit/registers_reg[7][24].
INFO: [Physopt 32-952] Improved path group WNS = -0.244. Path group: sys_clk_pin. Processed net: inst_LogicUnit/registers_reg_n_0_[7][24].
INFO: [Physopt 32-703] Processed net inst_LogicUnit/current_instruction_reg[15]_rep__1_n_0_repN. Clock skew was adjusted for instance inst_LogicUnit/current_instruction_reg[15]_rep__1_replica.
INFO: [Physopt 32-952] Improved path group WNS = -0.236. Path group: sys_clk_pin. Processed net: inst_LogicUnit/current_instruction_reg[15]_rep__1_n_0_repN.
INFO: [Physopt 32-663] Processed net inst_LogicUnit/registers_reg[25]__0[19].  Re-placed instance inst_LogicUnit/registers_reg[25][19]
INFO: [Physopt 32-952] Improved path group WNS = -0.229. Path group: sys_clk_pin. Processed net: inst_LogicUnit/registers_reg[25]__0[19].
INFO: [Physopt 32-703] Processed net inst_LogicUnit/p_0_in__0__0__0[17]. Clock skew was adjusted for instance inst_LogicUnit/current_instruction_reg[17].
INFO: [Physopt 32-952] Improved path group WNS = -0.205. Path group: sys_clk_pin. Processed net: inst_LogicUnit/p_0_in__0__0__0[17].
INFO: [Physopt 32-703] Processed net inst_LogicUnit/current_instruction_reg[16]_rep__1_n_0_repN. Clock skew was adjusted for instance inst_LogicUnit/current_instruction_reg[16]_rep__1_replica.
INFO: [Physopt 32-952] Improved path group WNS = -0.204. Path group: sys_clk_pin. Processed net: inst_LogicUnit/current_instruction_reg[16]_rep__1_n_0_repN.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: sys_clk_pin. Processed net: inst_LogicUnit/registers_reg[20]__0[9].
INFO: [Physopt 32-703] Processed net inst_LogicUnit/current_instruction_reg[16]_rep__0_n_0. Clock skew was adjusted for instance inst_LogicUnit/current_instruction_reg[16]_rep__0.
INFO: [Physopt 32-952] Improved path group WNS = -0.197. Path group: sys_clk_pin. Processed net: inst_LogicUnit/current_instruction_reg[16]_rep__0_n_0.
INFO: [Physopt 32-663] Processed net inst_LogicUnit/registers_reg[30]_8[27].  Re-placed instance inst_LogicUnit/registers_reg[30][27]
INFO: [Physopt 32-952] Improved path group WNS = -0.187. Path group: sys_clk_pin. Processed net: inst_LogicUnit/registers_reg[30]_8[27].
INFO: [Physopt 32-663] Processed net inst_LogicUnit/registers_reg_n_0_[27][18].  Re-placed instance inst_LogicUnit/registers_reg[27][18]
INFO: [Physopt 32-952] Improved path group WNS = -0.182. Path group: sys_clk_pin. Processed net: inst_LogicUnit/registers_reg_n_0_[27][18].
INFO: [Physopt 32-703] Processed net inst_LogicUnit/registers_reg_n_0_[22][0]. Clock skew was adjusted for instance inst_LogicUnit/registers_reg[22][0].
INFO: [Physopt 32-952] Improved path group WNS = -0.148. Path group: sys_clk_pin. Processed net: inst_LogicUnit/registers_reg_n_0_[22][0].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: sys_clk_pin. Processed net: inst_LogicUnit/registers_reg[15]_11[27].
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 11 pins.
INFO: [Physopt 32-952] Improved path group WNS = -0.138. Path group: sys_clk_pin. Processed net: inst_LogicUnit/registers[3][27]_i_3_n_0.
INFO: [Physopt 32-703] Processed net inst_LogicUnit/current_instruction_reg[16]_rep_n_0_repN. Clock skew was adjusted for instance inst_LogicUnit/current_instruction_reg[16]_rep_replica.
INFO: [Physopt 32-952] Improved path group WNS = -0.130. Path group: sys_clk_pin. Processed net: inst_LogicUnit/current_instruction_reg[16]_rep_n_0_repN.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: sys_clk_pin. Processed net: inst_LogicUnit/registers_reg[21]__0[13].
INFO: [Physopt 32-703] Processed net inst_LogicUnit/registers_reg_n_0_[5][9]. Clock skew was adjusted for instance inst_LogicUnit/registers_reg[5][9].
INFO: [Physopt 32-952] Improved path group WNS = -0.120. Path group: sys_clk_pin. Processed net: inst_LogicUnit/registers_reg_n_0_[5][9].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: sys_clk_pin. Processed net: inst_LogicUnit/registers_reg_n_0_[7][24].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: sys_clk_pin. Processed net: inst_LogicUnit/registers[3][14]_i_5_n_0.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: sys_clk_pin. Processed net: inst_LogicUnit/registers[3][14]_i_15_n_0.
INFO: [Physopt 32-710] Processed net inst_LogicUnit/registers[3][14]_i_15_n_0. Critical path length was reduced through logic transformation on cell inst_LogicUnit/registers[3][14]_i_15_comp.
INFO: [Physopt 32-952] Improved path group WNS = -0.115. Path group: sys_clk_pin. Processed net: inst_LogicUnit/registers[3][16]_i_24_n_0.
INFO: [Physopt 32-663] Processed net inst_LogicUnit/registers_reg[24]__0[12].  Re-placed instance inst_LogicUnit/registers_reg[24][12]
INFO: [Physopt 32-952] Improved path group WNS = -0.107. Path group: sys_clk_pin. Processed net: inst_LogicUnit/registers_reg[24]__0[12].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: sys_clk_pin. Processed net: inst_LogicUnit/registers[3][16]_i_12_n_0.
INFO: [Physopt 32-710] Processed net inst_LogicUnit/registers[3][16]_i_12_n_0. Critical path length was reduced through logic transformation on cell inst_LogicUnit/registers[3][16]_i_12_comp.
INFO: [Physopt 32-952] Improved path group WNS = -0.104. Path group: sys_clk_pin. Processed net: inst_LogicUnit/registers[3][31]_i_19_n_0.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: sys_clk_pin. Processed net: inst_LogicUnit/registers[3][27]_i_3_n_0.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: sys_clk_pin. Processed net: inst_LogicUnit/registers[3][27]_i_8_n_0.
INFO: [Physopt 32-710] Processed net inst_LogicUnit/registers[3][27]_i_8_n_0. Critical path length was reduced through logic transformation on cell inst_LogicUnit/registers[3][27]_i_8_comp.
INFO: [Physopt 32-952] Improved path group WNS = -0.103. Path group: sys_clk_pin. Processed net: inst_LogicUnit/registers[3][31]_i_19_n_0.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: sys_clk_pin. Processed net: inst_LogicUnit/registers_reg_n_0_[22][0].
INFO: [Physopt 32-703] Processed net inst_DataRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0[0]. Clock skew was adjusted for instance inst_DataRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram.
INFO: [Physopt 32-952] Improved path group WNS = -0.089. Path group: sys_clk_pin. Processed net: inst_DataRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0[0].
INFO: [Physopt 32-703] Processed net inst_LogicUnit/registers_reg[29]__0[24]. Clock skew was adjusted for instance inst_LogicUnit/registers_reg[29][24].
INFO: [Physopt 32-952] Improved path group WNS = -0.085. Path group: sys_clk_pin. Processed net: inst_LogicUnit/registers_reg[29]__0[24].
INFO: [Physopt 32-703] Processed net inst_LogicUnit/p_0_in__0__0__0[17]. Clock skew was adjusted for instance inst_LogicUnit/current_instruction_reg[17].
INFO: [Physopt 32-952] Improved path group WNS = -0.076. Path group: sys_clk_pin. Processed net: inst_LogicUnit/p_0_in__0__0__0[17].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: sys_clk_pin. Processed net: inst_LogicUnit/registers[3][16]_i_5_n_0.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: sys_clk_pin. Processed net: inst_LogicUnit/registers[3][16]_i_15_n_0.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: sys_clk_pin. Processed net: inst_LogicUnit/registers[3][16]_i_24_n_0.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: sys_clk_pin. Processed net: inst_LogicUnit/registers[3][16]_i_30_n_0.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: sys_clk_pin. Processed net: inst_LogicUnit/registers[0]_35[24].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: sys_clk_pin. Processed net: inst_LogicUnit/a_sub_reg[24]_i_6_n_0.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: sys_clk_pin. Processed net: inst_LogicUnit/a_sub[24]_i_14_n_0.
INFO: [Physopt 32-952] Improved path group WNS = -0.073. Path group: sys_clk_pin. Processed net: inst_LogicUnit/registers[3][16]_i_1_n_0.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: sys_clk_pin. Processed net: inst_LogicUnit/registers_reg[29]__0[18].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: sys_clk_pin. Processed net: inst_LogicUnit/registers[3][18]_i_3_n_0.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: sys_clk_pin. Processed net: inst_LogicUnit/registers[3][18]_i_12_n_0.
INFO: [Physopt 32-710] Processed net inst_LogicUnit/registers[3][18]_i_12_n_0. Critical path length was reduced through logic transformation on cell inst_LogicUnit/registers[3][18]_i_12_comp.
INFO: [Physopt 32-952] Improved path group WNS = -0.070. Path group: sys_clk_pin. Processed net: inst_LogicUnit/registers[3][31]_i_19_n_0.
INFO: [Physopt 32-663] Processed net inst_LogicUnit/registers_reg[15]_11[29].  Re-placed instance inst_LogicUnit/registers_reg[15][29]
INFO: [Physopt 32-952] Improved path group WNS = -0.060. Path group: sys_clk_pin. Processed net: inst_LogicUnit/registers_reg[15]_11[29].
INFO: [Physopt 32-703] Processed net inst_LogicUnit/current_instruction_reg[16]_rep__0_n_0. Clock skew was adjusted for instance inst_LogicUnit/current_instruction_reg[16]_rep__0.
INFO: [Physopt 32-952] Improved path group WNS = -0.054. Path group: sys_clk_pin. Processed net: inst_LogicUnit/current_instruction_reg[16]_rep__0_n_0.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: sys_clk_pin. Processed net: inst_LogicUnit/p_0_in__2[10].
INFO: [Physopt 32-703] Processed net inst_LogicUnit/current_instruction_reg[16]_rep__1_n_0_repN_1. Clock skew was adjusted for instance inst_LogicUnit/current_instruction_reg[16]_rep__1_replica_1.
INFO: [Physopt 32-952] Improved path group WNS = -0.048. Path group: sys_clk_pin. Processed net: inst_LogicUnit/current_instruction_reg[16]_rep__1_n_0_repN_1.
INFO: [Physopt 32-703] Processed net inst_LogicUnit/current_instruction_reg[15]_rep__0_n_0. Clock skew was adjusted for instance inst_LogicUnit/current_instruction_reg[15]_rep__0.
INFO: [Physopt 32-952] Improved path group WNS = -0.047. Path group: sys_clk_pin. Processed net: inst_LogicUnit/current_instruction_reg[15]_rep__0_n_0.
INFO: [Physopt 32-703] Processed net inst_LogicUnit/registers_reg[28]_7[3]. Clock skew was adjusted for instance inst_LogicUnit/registers_reg[28][3].
INFO: [Physopt 32-952] Improved path group WNS = -0.046. Path group: sys_clk_pin. Processed net: inst_LogicUnit/registers_reg[28]_7[3].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: sys_clk_pin. Processed net: inst_LogicUnit/registers_reg_n_0_[8][9].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: sys_clk_pin. Processed net: inst_LogicUnit/registers[3][13]_i_3_n_0.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: sys_clk_pin. Processed net: inst_LogicUnit/registers[3][13]_i_7_n_0.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: sys_clk_pin. Processed net: inst_LogicUnit/registers[3][13]_i_18_n_0.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: sys_clk_pin. Processed net: inst_LogicUnit/registers[1]0[13].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: sys_clk_pin. Processed net: inst_LogicUnit/dm_addr[11]_i_14_n_0.
INFO: [Physopt 32-710] Processed net inst_LogicUnit/dm_addr[11]_i_14_n_0. Critical path length was reduced through logic transformation on cell inst_LogicUnit/dm_addr[11]_i_14_comp.
INFO: [Physopt 32-952] Improved path group WNS = -0.033. Path group: sys_clk_pin. Processed net: inst_LogicUnit/registers[0]_35[9].
INFO: [Physopt 32-703] Processed net inst_LogicUnit/registers_reg_n_0_[14][2]. Clock skew was adjusted for instance inst_LogicUnit/registers_reg[14][2].
INFO: [Physopt 32-952] Improved path group WNS = -0.021. Path group: sys_clk_pin. Processed net: inst_LogicUnit/registers_reg_n_0_[14][2].
INFO: [Physopt 32-663] Processed net inst_LogicUnit/registers_reg[19]__0[21].  Re-placed instance inst_LogicUnit/registers_reg[19][21]
INFO: [Physopt 32-952] Improved path group WNS = -0.021. Path group: sys_clk_pin. Processed net: inst_LogicUnit/registers_reg[19]__0[21].
INFO: [Physopt 32-703] Processed net inst_LogicUnit/current_instruction_reg[15]_rep__1_n_0_repN. Clock skew was adjusted for instance inst_LogicUnit/current_instruction_reg[15]_rep__1_replica.
INFO: [Physopt 32-952] Improved path group WNS = -0.020. Path group: sys_clk_pin. Processed net: inst_LogicUnit/current_instruction_reg[15]_rep__1_n_0_repN.
INFO: [Physopt 32-703] Processed net inst_LogicUnit/registers_reg[19]__0[0]. Clock skew was adjusted for instance inst_LogicUnit/registers_reg[19][0].
INFO: [Physopt 32-952] Improved path group WNS = -0.013. Path group: sys_clk_pin. Processed net: inst_LogicUnit/registers_reg[19]__0[0].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: sys_clk_pin. Processed net: inst_LogicUnit/registers_reg[19]__0[21].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: sys_clk_pin. Processed net: inst_LogicUnit/registers[3][21]_i_3_n_0.
INFO: [Physopt 32-710] Processed net inst_LogicUnit/registers[3][21]_i_3_n_0. Critical path length was reduced through logic transformation on cell inst_LogicUnit/registers[3][21]_i_3_comp.
INFO: [Physopt 32-952] Improved path group WNS = -0.007. Path group: sys_clk_pin. Processed net: inst_LogicUnit/registers[3][21]_i_7_n_0.
INFO: [Physopt 32-703] Processed net inst_LogicUnit/current_instruction_reg[21]_rep__0_n_0. Clock skew was adjusted for instance inst_LogicUnit/current_instruction_reg[21]_rep__0.
INFO: [Physopt 32-952] Improved path group WNS = -0.003. Path group: sys_clk_pin. Processed net: inst_LogicUnit/current_instruction_reg[21]_rep__0_n_0.
INFO: [Physopt 32-703] Processed net inst_LogicUnit/registers_reg[30]_8[1]. Clock skew was adjusted for instance inst_LogicUnit/registers_reg[30][1].
INFO: [Physopt 32-735] Processed net inst_LogicUnit/registers_reg[30]_8[1]. Optimization improves timing on the net.
INFO: [Physopt 32-668] Current Timing Summary | WNS=0.004 | TNS=0.000 | WHS=0.042 | THS=0.000 |
INFO: [Physopt 32-668] Current Timing Summary | WNS=0.004 | TNS=0.000 | WHS=0.042 | THS=0.000 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1978.781 ; gain = 0.000
Phase 2 Critical Path Optimization | Checksum: 318ac645d

Time (s): cpu = 00:01:18 ; elapsed = 00:01:02 . Memory (MB): peak = 1978.781 ; gain = 100.871
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1978.781 ; gain = 0.000
INFO: [Physopt 32-669] Post Physical Optimization Timing Summary | WNS=0.004 | TNS=0.000 | WHS=0.042 | THS=0.000 |

Summary of Physical Synthesis Optimizations
============================================


-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization   |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Critical Path  |          0.565  |         25.096  |            0  |              0  |                    41  |           0  |           1  |  00:01:02  |
-------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1978.781 ; gain = 0.000
Ending Physical Synthesis Task | Checksum: 1f3521799

Time (s): cpu = 00:01:18 ; elapsed = 00:01:03 . Memory (MB): peak = 1978.781 ; gain = 100.871
INFO: [Common 17-83] Releasing license: Implementation
540 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:01:19 ; elapsed = 00:01:03 . Memory (MB): peak = 1978.781 ; gain = 100.871
INFO: [Vivado 12-24828] Executing command : report_timing_summary -max_paths 10 -report_unconstrained -warn_on_violation -file GPIO_demo_timing_summary_postroute_physopted.rpt -pb GPIO_demo_timing_summary_postroute_physopted.pb -rpx GPIO_demo_timing_summary_postroute_physopted.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Vivado 12-24828] Executing command : report_bus_skew -warn_on_violation -file GPIO_demo_bus_skew_postroute_physopted.rpt -pb GPIO_demo_bus_skew_postroute_physopted.pb -rpx GPIO_demo_bus_skew_postroute_physopted.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1979.402 ; gain = 0.621
Wrote PlaceDB: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.242 . Memory (MB): peak = 1984.805 ; gain = 6.023
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1984.805 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.052 . Memory (MB): peak = 1984.805 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1984.805 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1984.805 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.312 . Memory (MB): peak = 1984.805 ; gain = 6.023
INFO: [Common 17-1381] The checkpoint 'D:/Projekte/Arty/hw/hw.runs/impl_1/GPIO_demo_postroute_physopt.dcp' has been generated.
Command: write_bitstream -force GPIO_demo.bit -bin_file
Attempting to get a license for feature 'Implementation' and/or device 'xc7s25'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s25'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./GPIO_demo.bit...
Writing bitstream ./GPIO_demo.bin...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-1876] WebTalk data collection is mandatory when using a ULT device. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
557 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 2358.812 ; gain = 374.008
INFO: [Common 17-206] Exiting Vivado at Tue Nov 25 10:35:19 2025...
