{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 24 16:15:19 2021 " "Info: Processing started: Fri Dec 24 16:15:19 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Laba3_3oper -c Laba3_3oper " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Laba3_3oper -c Laba3_3oper" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/student/desktop/lab3/Ырср1/courseproject.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file /users/student/desktop/lab3/Ырср1/courseproject.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 courseProject " "Info: Found entity 1: courseProject" {  } { { "../Ырср1/courseProject.bdf" "" { Schematic "C:/Users/student/Desktop/Lab3/Ырср1/courseProject.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/student/desktop/lab3/Ырср1/lpm_countershift.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file /users/student/desktop/lab3/Ырср1/lpm_countershift.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_counterShift " "Info: Found entity 1: lpm_counterShift" {  } { { "../Ырср1/lpm_counterShift.tdf" "" { Text "C:/Users/student/Desktop/Lab3/Ырср1/lpm_counterShift.tdf" 39 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/student/desktop/lab3/Ырср1/ct1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file /users/student/desktop/lab3/Ырср1/ct1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 CT1 " "Info: Found entity 1: CT1" {  } { { "../Ырср1/CT1.tdf" "" { Text "C:/Users/student/Desktop/Lab3/Ырср1/CT1.tdf" 39 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/student/desktop/lab3/Ырср1/ct2.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file /users/student/desktop/lab3/Ырср1/ct2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 CT2 " "Info: Found entity 1: CT2" {  } { { "../Ырср1/CT2.tdf" "" { Text "C:/Users/student/Desktop/Lab3/Ырср1/CT2.tdf" 39 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/student/desktop/lab3/Ырср1/ct4pm.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file /users/student/desktop/lab3/Ырср1/ct4pm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ct4pm-SYN " "Info: Found design unit 1: ct4pm-SYN" {  } { { "../Ырср1/CT4pm.vhd" "" { Text "C:/Users/student/Desktop/Lab3/Ырср1/CT4pm.vhd" 57 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 ct4pm " "Info: Found entity 1: ct4pm" {  } { { "../Ырср1/CT4pm.vhd" "" { Text "C:/Users/student/Desktop/Lab3/Ырср1/CT4pm.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/student/desktop/lab3/Ырср1/dc4.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file /users/student/desktop/lab3/Ырср1/dc4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dc4-SYN " "Info: Found design unit 1: dc4-SYN" {  } { { "../Ырср1/dc4.vhd" "" { Text "C:/Users/student/Desktop/Lab3/Ырср1/dc4.vhd" 66 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 dc4 " "Info: Found entity 1: dc4" {  } { { "../Ырср1/dc4.vhd" "" { Text "C:/Users/student/Desktop/Lab3/Ырср1/dc4.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/student/desktop/lab3/Ырср1/ilireset.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file /users/student/desktop/lab3/Ырср1/ilireset.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ilireset-SYN " "Info: Found design unit 1: ilireset-SYN" {  } { { "../Ырср1/ilireset.vhd" "" { Text "C:/Users/student/Desktop/Lab3/Ырср1/ilireset.vhd" 51 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 ilireset " "Info: Found entity 1: ilireset" {  } { { "../Ырср1/ilireset.vhd" "" { Text "C:/Users/student/Desktop/Lab3/Ырср1/ilireset.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/student/desktop/lab3/Ырср1/kc1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file /users/student/desktop/lab3/Ырср1/kc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 KC1 " "Info: Found entity 1: KC1" {  } { { "../Ырср1/KC1.tdf" "" { Text "C:/Users/student/Desktop/Lab3/Ырср1/KC1.tdf" 39 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/student/desktop/lab3/Ырср1/ks1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file /users/student/desktop/lab3/Ырср1/ks1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 KS1 " "Info: Found entity 1: KS1" {  } { { "../Ырср1/KS1.tdf" "" { Text "C:/Users/student/Desktop/Lab3/Ырср1/KS1.tdf" 39 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/student/desktop/lab3/Ырср1/ks2xor.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file /users/student/desktop/lab3/Ырср1/ks2xor.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 KS2XOR " "Info: Found entity 1: KS2XOR" {  } { { "../Ырср1/KS2XOR.tdf" "" { Text "C:/Users/student/Desktop/Lab3/Ырср1/KS2XOR.tdf" 39 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/student/desktop/lab3/Ырср1/lab2.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file /users/student/desktop/lab3/Ырср1/lab2.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 lab2 " "Info: Found entity 1: lab2" {  } { { "../Ырср1/lab2.bdf" "" { Schematic "C:/Users/student/Desktop/Lab3/Ырср1/lab2.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/student/desktop/lab3/Ырср1/lpm_add_sub0.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file /users/student/desktop/lab3/Ырср1/lpm_add_sub0.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_add_sub0 " "Info: Found entity 1: lpm_add_sub0" {  } { { "../Ырср1/lpm_add_sub0.tdf" "" { Text "C:/Users/student/Desktop/Lab3/Ырср1/lpm_add_sub0.tdf" 39 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/student/desktop/lab3/Ырср1/lpm_add_sub65.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file /users/student/desktop/lab3/Ырср1/lpm_add_sub65.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_add_sub65 " "Info: Found entity 1: lpm_add_sub65" {  } { { "../Ырср1/lpm_add_sub65.tdf" "" { Text "C:/Users/student/Desktop/Lab3/Ырср1/lpm_add_sub65.tdf" 39 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/student/desktop/lab3/Ырср1/lpm_add_sub242.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file /users/student/desktop/lab3/Ырср1/lpm_add_sub242.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_add_sub242 " "Info: Found entity 1: lpm_add_sub242" {  } { { "../Ырср1/lpm_add_sub242.tdf" "" { Text "C:/Users/student/Desktop/Lab3/Ырср1/lpm_add_sub242.tdf" 39 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/student/desktop/lab3/Ырср1/lpm_and0.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file /users/student/desktop/lab3/Ырср1/lpm_and0.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_and0 " "Info: Found entity 1: lpm_and0" {  } { { "../Ырср1/lpm_and0.tdf" "" { Text "C:/Users/student/Desktop/Lab3/Ырср1/lpm_and0.tdf" 39 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/student/desktop/lab3/Ырср1/lpm_counter0.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file /users/student/desktop/lab3/Ырср1/lpm_counter0.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_counter0 " "Info: Found entity 1: lpm_counter0" {  } { { "../Ырср1/lpm_counter0.tdf" "" { Text "C:/Users/student/Desktop/Lab3/Ырср1/lpm_counter0.tdf" 39 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/student/desktop/lab3/Ырср1/lpm_inv0.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file /users/student/desktop/lab3/Ырср1/lpm_inv0.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_inv0 " "Info: Found entity 1: lpm_inv0" {  } { { "../Ырср1/lpm_inv0.tdf" "" { Text "C:/Users/student/Desktop/Lab3/Ырср1/lpm_inv0.tdf" 39 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/student/desktop/lab3/Ырср1/lpm_inv1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file /users/student/desktop/lab3/Ырср1/lpm_inv1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_inv1 " "Info: Found entity 1: lpm_inv1" {  } { { "../Ырср1/lpm_inv1.tdf" "" { Text "C:/Users/student/Desktop/Lab3/Ырср1/lpm_inv1.tdf" 39 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/student/desktop/lab3/Ырср1/lpm_inv2.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file /users/student/desktop/lab3/Ырср1/lpm_inv2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_inv2 " "Info: Found entity 1: lpm_inv2" {  } { { "../Ырср1/lpm_inv2.tdf" "" { Text "C:/Users/student/Desktop/Lab3/Ырср1/lpm_inv2.tdf" 39 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/student/desktop/lab3/Ырср1/lpm_mux0.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file /users/student/desktop/lab3/Ырср1/lpm_mux0.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_mux0 " "Info: Found entity 1: lpm_mux0" {  } { { "../Ырср1/lpm_mux0.tdf" "" { Text "C:/Users/student/Desktop/Lab3/Ырср1/lpm_mux0.tdf" 39 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/student/desktop/lab3/Ырср1/lpm_mux1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file /users/student/desktop/lab3/Ырср1/lpm_mux1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_mux1 " "Info: Found entity 1: lpm_mux1" {  } { { "../Ырср1/lpm_mux1.tdf" "" { Text "C:/Users/student/Desktop/Lab3/Ырср1/lpm_mux1.tdf" 39 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/student/desktop/lab3/Ырср1/lpm_or0.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file /users/student/desktop/lab3/Ырср1/lpm_or0.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_or0 " "Info: Found entity 1: lpm_or0" {  } { { "../Ырср1/lpm_or0.tdf" "" { Text "C:/Users/student/Desktop/Lab3/Ырср1/lpm_or0.tdf" 39 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/student/desktop/lab3/Ырср1/lpm_or1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file /users/student/desktop/lab3/Ырср1/lpm_or1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_or1 " "Info: Found entity 1: lpm_or1" {  } { { "../Ырср1/lpm_or1.tdf" "" { Text "C:/Users/student/Desktop/Lab3/Ырср1/lpm_or1.tdf" 39 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/student/desktop/lab3/Ырср1/lpm_or76.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file /users/student/desktop/lab3/Ырср1/lpm_or76.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_or76 " "Info: Found entity 1: lpm_or76" {  } { { "../Ырср1/lpm_or76.tdf" "" { Text "C:/Users/student/Desktop/Lab3/Ырср1/lpm_or76.tdf" 39 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/student/desktop/lab3/Ырср1/lpm_shiftreg0.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file /users/student/desktop/lab3/Ырср1/lpm_shiftreg0.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_shiftreg0 " "Info: Found entity 1: lpm_shiftreg0" {  } { { "../Ырср1/lpm_shiftreg0.tdf" "" { Text "C:/Users/student/Desktop/Lab3/Ырср1/lpm_shiftreg0.tdf" 39 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/student/desktop/lab3/Ырср1/lpm_shiftreg1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file /users/student/desktop/lab3/Ырср1/lpm_shiftreg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_shiftreg1 " "Info: Found entity 1: lpm_shiftreg1" {  } { { "../Ырср1/lpm_shiftreg1.tdf" "" { Text "C:/Users/student/Desktop/Lab3/Ырср1/lpm_shiftreg1.tdf" 39 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/student/desktop/lab3/Ырср1/lpm_shiftreg2.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file /users/student/desktop/lab3/Ырср1/lpm_shiftreg2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_shiftreg2 " "Info: Found entity 1: lpm_shiftreg2" {  } { { "../Ырср1/lpm_shiftreg2.tdf" "" { Text "C:/Users/student/Desktop/Lab3/Ырср1/lpm_shiftreg2.tdf" 39 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/student/desktop/lab3/Ырср1/lpm_xor1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file /users/student/desktop/lab3/Ырср1/lpm_xor1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_xor1 " "Info: Found entity 1: lpm_xor1" {  } { { "../Ырср1/lpm_xor1.tdf" "" { Text "C:/Users/student/Desktop/Lab3/Ырср1/lpm_xor1.tdf" 39 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/student/desktop/lab3/Ырср1/lpm_xor45.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file /users/student/desktop/lab3/Ырср1/lpm_xor45.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_xor45 " "Info: Found entity 1: lpm_xor45" {  } { { "../Ырср1/lpm_xor45.tdf" "" { Text "C:/Users/student/Desktop/Lab3/Ырср1/lpm_xor45.tdf" 39 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/student/desktop/lab3/Ырср1/lpm_xorresult.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file /users/student/desktop/lab3/Ырср1/lpm_xorresult.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_xorResult " "Info: Found entity 1: lpm_xorResult" {  } { { "../Ырср1/lpm_xorResult.tdf" "" { Text "C:/Users/student/Desktop/Lab3/Ырср1/lpm_xorResult.tdf" 39 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/student/desktop/lab3/Ырср1/muxrg1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file /users/student/desktop/lab3/Ырср1/muxrg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 MuxRG1 " "Info: Found entity 1: MuxRG1" {  } { { "../Ырср1/MuxRG1.tdf" "" { Text "C:/Users/student/Desktop/Lab3/Ырср1/MuxRG1.tdf" 39 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/student/desktop/lab3/Ырср1/not6.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file /users/student/desktop/lab3/Ырср1/not6.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 Not6 " "Info: Found entity 1: Not6" {  } { { "../Ырср1/Not6.tdf" "" { Text "C:/Users/student/Desktop/Lab3/Ырср1/Not6.tdf" 39 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/student/desktop/lab3/Ырср1/reg.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file /users/student/desktop/lab3/Ырср1/reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg-SYN " "Info: Found design unit 1: reg-SYN" {  } { { "../Ырср1/reg.vhd" "" { Text "C:/Users/student/Desktop/Lab3/Ырср1/reg.vhd" 52 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 reg " "Info: Found entity 1: reg" {  } { { "../Ырср1/reg.vhd" "" { Text "C:/Users/student/Desktop/Lab3/Ырср1/reg.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/student/desktop/lab3/Ырср1/reg13.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file /users/student/desktop/lab3/Ырср1/reg13.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 Reg13 " "Info: Found entity 1: Reg13" {  } { { "../Ырср1/Reg13.tdf" "" { Text "C:/Users/student/Desktop/Lab3/Ырср1/Reg13.tdf" 39 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/student/desktop/lab3/Ырср1/resultreg.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file /users/student/desktop/lab3/Ырср1/resultreg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 ResultReg " "Info: Found entity 1: ResultReg" {  } { { "../Ырср1/ResultReg.tdf" "" { Text "C:/Users/student/Desktop/Lab3/Ырср1/ResultReg.tdf" 39 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/student/desktop/lab3/Ырср1/resultshift.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file /users/student/desktop/lab3/Ырср1/resultshift.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 ResultShift " "Info: Found entity 1: ResultShift" {  } { { "../Ырср1/ResultShift.tdf" "" { Text "C:/Users/student/Desktop/Lab3/Ырср1/ResultShift.tdf" 39 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/student/desktop/lab3/Ырср1/rg1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file /users/student/desktop/lab3/Ырср1/rg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 RG1 " "Info: Found entity 1: RG1" {  } { { "../Ырср1/RG1.tdf" "" { Text "C:/Users/student/Desktop/Lab3/Ырср1/RG1.tdf" 39 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/student/desktop/lab3/Ырср1/rg2.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file /users/student/desktop/lab3/Ырср1/rg2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 RG2 " "Info: Found entity 1: RG2" {  } { { "../Ырср1/RG2.tdf" "" { Text "C:/Users/student/Desktop/Lab3/Ырср1/RG2.tdf" 39 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/student/desktop/lab3/Ырср1/rg2left.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file /users/student/desktop/lab3/Ырср1/rg2left.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 RG2Left " "Info: Found entity 1: RG2Left" {  } { { "../Ырср1/RG2Left.tdf" "" { Text "C:/Users/student/Desktop/Lab3/Ырср1/RG2Left.tdf" 39 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/student/desktop/lab3/Ырср1/rg3.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file /users/student/desktop/lab3/Ырср1/rg3.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 RG3 " "Info: Found entity 1: RG3" {  } { { "../Ырср1/RG3.tdf" "" { Text "C:/Users/student/Desktop/Lab3/Ырср1/RG3.tdf" 39 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/student/desktop/lab3/Ырср1/rg4.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file /users/student/desktop/lab3/Ырср1/rg4.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 RG4 " "Info: Found entity 1: RG4" {  } { { "../Ырср1/RG4.tdf" "" { Text "C:/Users/student/Desktop/Lab3/Ырср1/RG4.tdf" 39 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/student/desktop/lab3/Ырср1/sm1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file /users/student/desktop/lab3/Ырср1/sm1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 SM1 " "Info: Found entity 1: SM1" {  } { { "../Ырср1/SM1.tdf" "" { Text "C:/Users/student/Desktop/Lab3/Ырср1/SM1.tdf" 39 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/student/desktop/lab3/Ырср1/sm2.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file /users/student/desktop/lab3/Ырср1/sm2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 SM2 " "Info: Found entity 1: SM2" {  } { { "../Ырср1/SM2.tdf" "" { Text "C:/Users/student/Desktop/Lab3/Ырср1/SM2.tdf" 39 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/student/desktop/lab3/Ырср1/sm23.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file /users/student/desktop/lab3/Ырср1/sm23.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 SM23 " "Info: Found entity 1: SM23" {  } { { "../Ырср1/SM23.tdf" "" { Text "C:/Users/student/Desktop/Lab3/Ырср1/SM23.tdf" 39 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/student/desktop/lab3/Ырср1/subsdf.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file /users/student/desktop/lab3/Ырср1/subsdf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 Subsdf " "Info: Found entity 1: Subsdf" {  } { { "../Ырср1/Subsdf.tdf" "" { Text "C:/Users/student/Desktop/Lab3/Ырср1/Subsdf.tdf" 39 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/student/desktop/lab3/Ырср1/sum4.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file /users/student/desktop/lab3/Ырср1/sum4.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 SUM4 " "Info: Found entity 1: SUM4" {  } { { "../Ырср1/SUM4.tdf" "" { Text "C:/Users/student/Desktop/Lab3/Ырср1/SUM4.tdf" 39 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/student/desktop/lab3/Ырср1/uacourseproject.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file /users/student/desktop/lab3/Ырср1/uacourseproject.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 UAcourseProject " "Info: Found entity 1: UAcourseProject" {  } { { "../Ырср1/UAcourseProject.bdf" "" { Schematic "C:/Users/student/Desktop/Lab3/Ырср1/UAcourseProject.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WSGN_MEGAFN_REPLACE" "XOR3 C:/Users/student/Desktop/Lab3/Ырср1/XOR3.tdf " "Warning: Entity \"XOR3\" obtained from \"C:/Users/student/Desktop/Lab3/Ырср1/XOR3.tdf\" instead of from Quartus II megafunction library" {  } {  } 0 0 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus II megafunction library" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/student/desktop/lab3/Ырср1/xor3.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file /users/student/desktop/lab3/Ырср1/xor3.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 XOR3 " "Info: Found entity 1: XOR3" {  } { { "../Ырср1/XOR3.tdf" "" { Text "C:/Users/student/Desktop/Lab3/Ырср1/XOR3.tdf" 39 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/student/desktop/lab3/Ырср1/yy.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file /users/student/desktop/lab3/Ырср1/yy.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 YY " "Info: Found entity 1: YY" {  } { { "../Ырср1/YY.tdf" "" { Text "C:/Users/student/Desktop/Lab3/Ырср1/YY.tdf" 39 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/student/desktop/lab3/Ырср1/yy14.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file /users/student/desktop/lab3/Ырср1/yy14.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 YY14 " "Info: Found entity 1: YY14" {  } { { "../Ырср1/YY14.tdf" "" { Text "C:/Users/student/Desktop/Lab3/Ырср1/YY14.tdf" 39 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "files/pzumpr.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file files/pzumpr.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pzumpr-SYN " "Info: Found design unit 1: pzumpr-SYN" {  } { { "files/PZUMPR.vhd" "" { Text "C:/Users/student/Desktop/Lab3/Lab3Fullv2/files/PZUMPR.vhd" 52 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 PZUMPR " "Info: Found entity 1: PZUMPR" {  } { { "files/PZUMPR.vhd" "" { Text "C:/Users/student/Desktop/Lab3/Lab3Fullv2/files/PZUMPR.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "files/ua.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file files/ua.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UA-bdf_type " "Info: Found design unit 1: UA-bdf_type" {  } { { "files/UA.vhd" "" { Text "C:/Users/student/Desktop/Lab3/Lab3Fullv2/files/UA.vhd" 38 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 UA " "Info: Found entity 1: UA" {  } { { "files/UA.vhd" "" { Text "C:/Users/student/Desktop/Lab3/Lab3Fullv2/files/UA.vhd" 24 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "files/ua_ct4.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file files/ua_ct4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ua_ct4-SYN " "Info: Found design unit 1: ua_ct4-SYN" {  } { { "files/ua_ct4.vhd" "" { Text "C:/Users/student/Desktop/Lab3/Lab3Fullv2/files/ua_ct4.vhd" 53 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 ua_ct4 " "Info: Found entity 1: ua_ct4" {  } { { "files/ua_ct4.vhd" "" { Text "C:/Users/student/Desktop/Lab3/Lab3Fullv2/files/ua_ct4.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "files/ua_ct10.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file files/ua_ct10.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ua_ct10-SYN " "Info: Found design unit 1: ua_ct10-SYN" {  } { { "files/ua_ct10.vhd" "" { Text "C:/Users/student/Desktop/Lab3/Lab3Fullv2/files/ua_ct10.vhd" 54 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 ua_ct10 " "Info: Found entity 1: ua_ct10" {  } { { "files/ua_ct10.vhd" "" { Text "C:/Users/student/Desktop/Lab3/Lab3Fullv2/files/ua_ct10.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "files/ua_ms67x1.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file files/ua_ms67x1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ua_ms67x1-SYN " "Info: Found design unit 1: ua_ms67x1-SYN" {  } { { "files/ua_ms67x1.vhd" "" { Text "C:/Users/student/Desktop/Lab3/Lab3Fullv2/files/ua_ms67x1.vhd" 118 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 ua_ms67x1 " "Info: Found entity 1: ua_ms67x1" {  } { { "files/ua_ms67x1.vhd" "" { Text "C:/Users/student/Desktop/Lab3/Lab3Fullv2/files/ua_ms67x1.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "files/usb_ct3.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file files/usb_ct3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 usb_ct3-SYN " "Info: Found design unit 1: usb_ct3-SYN" {  } { { "files/USB_CT3.vhd" "" { Text "C:/Users/student/Desktop/Lab3/Lab3Fullv2/files/USB_CT3.vhd" 53 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 USB_CT3 " "Info: Found entity 1: USB_CT3" {  } { { "files/USB_CT3.vhd" "" { Text "C:/Users/student/Desktop/Lab3/Lab3Fullv2/files/USB_CT3.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "files/usb_dc3.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file files/usb_dc3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 usb_dc3-SYN " "Info: Found design unit 1: usb_dc3-SYN" {  } { { "files/usb_dc3.vhd" "" { Text "C:/Users/student/Desktop/Lab3/Lab3Fullv2/files/usb_dc3.vhd" 58 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 usb_dc3 " "Info: Found entity 1: usb_dc3" {  } { { "files/usb_dc3.vhd" "" { Text "C:/Users/student/Desktop/Lab3/Lab3Fullv2/files/usb_dc3.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "files/usb_dc8.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file files/usb_dc8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 usb_dc8-SYN " "Info: Found design unit 1: usb_dc8-SYN" {  } { { "files/USB_DC8.vhd" "" { Text "C:/Users/student/Desktop/Lab3/Lab3Fullv2/files/USB_DC8.vhd" 80 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 USB_DC8 " "Info: Found entity 1: USB_DC8" {  } { { "files/USB_DC8.vhd" "" { Text "C:/Users/student/Desktop/Lab3/Lab3Fullv2/files/USB_DC8.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "files/usb_mux1x2.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file files/usb_mux1x2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 usb_mux1x2-SYN " "Info: Found design unit 1: usb_mux1x2-SYN" {  } { { "files/USB_MUX1x2.vhd" "" { Text "C:/Users/student/Desktop/Lab3/Lab3Fullv2/files/USB_MUX1x2.vhd" 53 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 USB_MUX1x2 " "Info: Found entity 1: USB_MUX1x2" {  } { { "files/USB_MUX1x2.vhd" "" { Text "C:/Users/student/Desktop/Lab3/Lab3Fullv2/files/USB_MUX1x2.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "files/usb_mux8x2.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file files/usb_mux8x2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 usb_mux8x2-SYN " "Info: Found design unit 1: usb_mux8x2-SYN" {  } { { "files/USB_MUX8x2.vhd" "" { Text "C:/Users/student/Desktop/Lab3/Lab3Fullv2/files/USB_MUX8x2.vhd" 53 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 USB_MUX8x2 " "Info: Found entity 1: USB_MUX8x2" {  } { { "files/USB_MUX8x2.vhd" "" { Text "C:/Users/student/Desktop/Lab3/Lab3Fullv2/files/USB_MUX8x2.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "files/usb_mux8x19.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file files/usb_mux8x19.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 usb_mux8x19-SYN " "Info: Found design unit 1: usb_mux8x19-SYN" {  } { { "files/USB_MUX8x19.vhd" "" { Text "C:/Users/student/Desktop/Lab3/Lab3Fullv2/files/USB_MUX8x19.vhd" 79 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 USB_MUX8x19 " "Info: Found entity 1: USB_MUX8x19" {  } { { "files/USB_MUX8x19.vhd" "" { Text "C:/Users/student/Desktop/Lab3/Lab3Fullv2/files/USB_MUX8x19.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "files/usb_rg8e.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file files/usb_rg8e.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 USB_RG8E-bdf_type " "Info: Found design unit 1: USB_RG8E-bdf_type" {  } { { "files/USB_RG8E.vhd" "" { Text "C:/Users/student/Desktop/Lab3/Lab3Fullv2/files/USB_RG8E.vhd" 34 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 USB_RG8E " "Info: Found entity 1: USB_RG8E" {  } { { "files/USB_RG8E.vhd" "" { Text "C:/Users/student/Desktop/Lab3/Lab3Fullv2/files/USB_RG8E.vhd" 24 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "files/usbbridge.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file files/usbbridge.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 USBBridge-bdf_type " "Info: Found design unit 1: USBBridge-bdf_type" {  } { { "files/USBBridge.vhd" "" { Text "C:/Users/student/Desktop/Lab3/Lab3Fullv2/files/USBBridge.vhd" 52 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 USBBridge " "Info: Found entity 1: USBBridge" {  } { { "files/USBBridge.vhd" "" { Text "C:/Users/student/Desktop/Lab3/Lab3Fullv2/files/USBBridge.vhd" 24 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "laba3_3oper.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file laba3_3oper.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Laba3_3oper " "Info: Found entity 1: Laba3_3oper" {  } { { "Laba3_3oper.bdf" "" { Schematic "C:/Users/student/Desktop/Lab3/Lab3Fullv2/Laba3_3oper.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "altpll0.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file altpll0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 altpll0-SYN " "Info: Found design unit 1: altpll0-SYN" {  } { { "altpll0.vhd" "" { Text "C:/Users/student/Desktop/Lab3/Lab3Fullv2/altpll0.vhd" 51 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 altpll0 " "Info: Found entity 1: altpll0" {  } { { "altpll0.vhd" "" { Text "C:/Users/student/Desktop/Lab3/Lab3Fullv2/altpll0.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rega.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file rega.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rega-SYN " "Info: Found design unit 1: rega-SYN" {  } { { "RegA.vhd" "" { Text "C:/Users/student/Desktop/Lab3/Lab3Fullv2/RegA.vhd" 53 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 RegA " "Info: Found entity 1: RegA" {  } { { "RegA.vhd" "" { Text "C:/Users/student/Desktop/Lab3/Lab3Fullv2/RegA.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "Laba3_3oper " "Info: Elaborating entity \"Laba3_3oper\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "VCC inst1 " "Warning: Primitive \"VCC\" of instance \"inst1\" not used" {  } { { "Laba3_3oper.bdf" "" { Schematic "C:/Users/student/Desktop/Lab3/Lab3Fullv2/Laba3_3oper.bdf" { { 314 1216 1248 330 "inst1" "" } } } }  } 0 0 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "" 0 -1}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "AND2 inst38 " "Warning: Primitive \"AND2\" of instance \"inst38\" not used" {  } { { "Laba3_3oper.bdf" "" { Schematic "C:/Users/student/Desktop/Lab3/Lab3Fullv2/Laba3_3oper.bdf" { { 448 432 496 496 "inst38" "" } } } }  } 0 0 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "" 0 -1}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "SRFF inst39 " "Warning: Primitive \"SRFF\" of instance \"inst39\" not used" {  } { { "Laba3_3oper.bdf" "" { Schematic "C:/Users/student/Desktop/Lab3/Lab3Fullv2/Laba3_3oper.bdf" { { 448 520 584 528 "inst39" "" } } } }  } 0 0 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "courseProject courseProject:inst " "Info: Elaborating entity \"courseProject\" for hierarchy \"courseProject:inst\"" {  } { { "Laba3_3oper.bdf" "inst" { Schematic "C:/Users/student/Desktop/Lab3/Lab3Fullv2/Laba3_3oper.bdf" { { 160 416 600 256 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "SRFF inst35 " "Warning: Primitive \"SRFF\" of instance \"inst35\" not used" {  } { { "../Ырср1/courseProject.bdf" "" { Schematic "C:/Users/student/Desktop/Lab3/Ырср1/courseProject.bdf" { { 432 -248 -184 512 "inst35" "" } } } }  } 0 0 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "" 0 -1}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "AND2 inst38 " "Warning: Primitive \"AND2\" of instance \"inst38\" not used" {  } { { "../Ырср1/courseProject.bdf" "" { Schematic "C:/Users/student/Desktop/Lab3/Ырср1/courseProject.bdf" { { 432 -96 -32 480 "inst38" "" } } } }  } 0 0 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "" 0 -1}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "SRFF inst39 " "Warning: Primitive \"SRFF\" of instance \"inst39\" not used" {  } { { "../Ырср1/courseProject.bdf" "" { Schematic "C:/Users/student/Desktop/Lab3/Ырср1/courseProject.bdf" { { 456 -16 48 536 "inst39" "" } } } }  } 0 0 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "" 0 -1}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "VCC inst4 " "Warning: Primitive \"VCC\" of instance \"inst4\" not used" {  } { { "../Ырср1/courseProject.bdf" "" { Schematic "C:/Users/student/Desktop/Lab3/Ырср1/courseProject.bdf" { { -400 -120 -88 -384 "inst4" "" } } } }  } 0 0 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "" 0 -1}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "NOT inst44 " "Warning: Primitive \"NOT\" of instance \"inst44\" not used" {  } { { "../Ырср1/courseProject.bdf" "" { Schematic "C:/Users/student/Desktop/Lab3/Ырср1/courseProject.bdf" { { 120 1808 1856 152 "inst44" "" } } } }  } 0 0 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_or76 courseProject:inst\|lpm_or76:inst75 " "Info: Elaborating entity \"lpm_or76\" for hierarchy \"courseProject:inst\|lpm_or76:inst75\"" {  } { { "../Ырср1/courseProject.bdf" "inst75" { Schematic "C:/Users/student/Desktop/Lab3/Ырср1/courseProject.bdf" { { -256 2032 2096 -200 "inst75" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_or courseProject:inst\|lpm_or76:inst75\|lpm_or:lpm_or_component " "Info: Elaborating entity \"lpm_or\" for hierarchy \"courseProject:inst\|lpm_or76:inst75\|lpm_or:lpm_or_component\"" {  } { { "../Ырср1/lpm_or76.tdf" "lpm_or_component" { Text "C:/Users/student/Desktop/Lab3/Ырср1/lpm_or76.tdf" 47 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "courseProject:inst\|lpm_or76:inst75\|lpm_or:lpm_or_component " "Info: Elaborated megafunction instantiation \"courseProject:inst\|lpm_or76:inst75\|lpm_or:lpm_or_component\"" {  } { { "../Ырср1/lpm_or76.tdf" "" { Text "C:/Users/student/Desktop/Lab3/Ырср1/lpm_or76.tdf" 47 2 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "courseProject:inst\|lpm_or76:inst75\|lpm_or:lpm_or_component " "Info: Instantiated megafunction \"courseProject:inst\|lpm_or76:inst75\|lpm_or:lpm_or_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_OR " "Info: Parameter \"LPM_TYPE\" = \"LPM_OR\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 8 " "Info: Parameter \"LPM_SIZE\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "../Ырср1/lpm_or76.tdf" "" { Text "C:/Users/student/Desktop/Lab3/Ырср1/lpm_or76.tdf" 47 2 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counterShift courseProject:inst\|lpm_counterShift:inst72 " "Info: Elaborating entity \"lpm_counterShift\" for hierarchy \"courseProject:inst\|lpm_counterShift:inst72\"" {  } { { "../Ырср1/courseProject.bdf" "inst72" { Schematic "C:/Users/student/Desktop/Lab3/Ырср1/courseProject.bdf" { { -424 1856 2000 -280 "inst72" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter courseProject:inst\|lpm_counterShift:inst72\|lpm_counter:lpm_counter_component " "Info: Elaborating entity \"lpm_counter\" for hierarchy \"courseProject:inst\|lpm_counterShift:inst72\|lpm_counter:lpm_counter_component\"" {  } { { "../Ырср1/lpm_counterShift.tdf" "lpm_counter_component" { Text "C:/Users/student/Desktop/Lab3/Ырср1/lpm_counterShift.tdf" 51 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "courseProject:inst\|lpm_counterShift:inst72\|lpm_counter:lpm_counter_component " "Info: Elaborated megafunction instantiation \"courseProject:inst\|lpm_counterShift:inst72\|lpm_counter:lpm_counter_component\"" {  } { { "../Ырср1/lpm_counterShift.tdf" "" { Text "C:/Users/student/Desktop/Lab3/Ырср1/lpm_counterShift.tdf" 51 2 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "courseProject:inst\|lpm_counterShift:inst72\|lpm_counter:lpm_counter_component " "Info: Instantiated megafunction \"courseProject:inst\|lpm_counterShift:inst72\|lpm_counter:lpm_counter_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_COUNTER " "Info: Parameter \"LPM_TYPE\" = \"LPM_COUNTER\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Info: Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION DOWN " "Info: Parameter \"LPM_DIRECTION\" = \"DOWN\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PORT_UPDOWN PORT_UNUSED " "Info: Parameter \"LPM_PORT_UPDOWN\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "../Ырср1/lpm_counterShift.tdf" "" { Text "C:/Users/student/Desktop/Lab3/Ырср1/lpm_counterShift.tdf" 51 2 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_n1k.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_n1k.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_n1k " "Info: Found entity 1: cntr_n1k" {  } { { "db/cntr_n1k.tdf" "" { Text "C:/Users/student/Desktop/Lab3/Lab3Fullv2/db/cntr_n1k.tdf" 25 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_n1k courseProject:inst\|lpm_counterShift:inst72\|lpm_counter:lpm_counter_component\|cntr_n1k:auto_generated " "Info: Elaborating entity \"cntr_n1k\" for hierarchy \"courseProject:inst\|lpm_counterShift:inst72\|lpm_counter:lpm_counter_component\|cntr_n1k:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "d:/programs/altera/91sp2/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Subsdf courseProject:inst\|Subsdf:inst53 " "Info: Elaborating entity \"Subsdf\" for hierarchy \"courseProject:inst\|Subsdf:inst53\"" {  } { { "../Ырср1/courseProject.bdf" "inst53" { Schematic "C:/Users/student/Desktop/Lab3/Ырср1/courseProject.bdf" { { -552 1344 1504 -440 "inst53" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub courseProject:inst\|Subsdf:inst53\|lpm_add_sub:lpm_add_sub_component " "Info: Elaborating entity \"lpm_add_sub\" for hierarchy \"courseProject:inst\|Subsdf:inst53\|lpm_add_sub:lpm_add_sub_component\"" {  } { { "../Ырср1/Subsdf.tdf" "lpm_add_sub_component" { Text "C:/Users/student/Desktop/Lab3/Ырср1/Subsdf.tdf" 49 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "courseProject:inst\|Subsdf:inst53\|lpm_add_sub:lpm_add_sub_component " "Info: Elaborated megafunction instantiation \"courseProject:inst\|Subsdf:inst53\|lpm_add_sub:lpm_add_sub_component\"" {  } { { "../Ырср1/Subsdf.tdf" "" { Text "C:/Users/student/Desktop/Lab3/Ырср1/Subsdf.tdf" 49 2 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "courseProject:inst\|Subsdf:inst53\|lpm_add_sub:lpm_add_sub_component " "Info: Instantiated megafunction \"courseProject:inst\|Subsdf:inst53\|lpm_add_sub:lpm_add_sub_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_ADD_SUB " "Info: Parameter \"LPM_TYPE\" = \"LPM_ADD_SUB\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT ONE_INPUT_IS_CONSTANT=NO,CIN_USED=YES " "Info: Parameter \"LPM_HINT\" = \"ONE_INPUT_IS_CONSTANT=NO,CIN_USED=YES\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 7 " "Info: Parameter \"LPM_WIDTH\" = \"7\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Info: Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Info: Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "../Ырср1/Subsdf.tdf" "" { Text "C:/Users/student/Desktop/Lab3/Ырср1/Subsdf.tdf" 49 2 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_e2i.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_e2i.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_e2i " "Info: Found entity 1: add_sub_e2i" {  } { { "db/add_sub_e2i.tdf" "" { Text "C:/Users/student/Desktop/Lab3/Lab3Fullv2/db/add_sub_e2i.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_e2i courseProject:inst\|Subsdf:inst53\|lpm_add_sub:lpm_add_sub_component\|add_sub_e2i:auto_generated " "Info: Elaborating entity \"add_sub_e2i\" for hierarchy \"courseProject:inst\|Subsdf:inst53\|lpm_add_sub:lpm_add_sub_component\|add_sub_e2i:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "d:/programs/altera/91sp2/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub65 courseProject:inst\|lpm_add_sub65:inst74 " "Info: Elaborating entity \"lpm_add_sub65\" for hierarchy \"courseProject:inst\|lpm_add_sub65:inst74\"" {  } { { "../Ырср1/courseProject.bdf" "inst74" { Schematic "C:/Users/student/Desktop/Lab3/Ырср1/courseProject.bdf" { { -360 1376 1536 -248 "inst74" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub courseProject:inst\|lpm_add_sub65:inst74\|lpm_add_sub:lpm_add_sub_component " "Info: Elaborating entity \"lpm_add_sub\" for hierarchy \"courseProject:inst\|lpm_add_sub65:inst74\|lpm_add_sub:lpm_add_sub_component\"" {  } { { "../Ырср1/lpm_add_sub65.tdf" "lpm_add_sub_component" { Text "C:/Users/student/Desktop/Lab3/Ырср1/lpm_add_sub65.tdf" 49 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "courseProject:inst\|lpm_add_sub65:inst74\|lpm_add_sub:lpm_add_sub_component " "Info: Elaborated megafunction instantiation \"courseProject:inst\|lpm_add_sub65:inst74\|lpm_add_sub:lpm_add_sub_component\"" {  } { { "../Ырср1/lpm_add_sub65.tdf" "" { Text "C:/Users/student/Desktop/Lab3/Ырср1/lpm_add_sub65.tdf" 49 2 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "courseProject:inst\|lpm_add_sub65:inst74\|lpm_add_sub:lpm_add_sub_component " "Info: Instantiated megafunction \"courseProject:inst\|lpm_add_sub65:inst74\|lpm_add_sub:lpm_add_sub_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_ADD_SUB " "Info: Parameter \"LPM_TYPE\" = \"LPM_ADD_SUB\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT ONE_INPUT_IS_CONSTANT=NO,CIN_USED=YES " "Info: Parameter \"LPM_HINT\" = \"ONE_INPUT_IS_CONSTANT=NO,CIN_USED=YES\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Info: Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Info: Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Info: Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "../Ырср1/lpm_add_sub65.tdf" "" { Text "C:/Users/student/Desktop/Lab3/Ырср1/lpm_add_sub65.tdf" 49 2 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_f2i.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_f2i.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_f2i " "Info: Found entity 1: add_sub_f2i" {  } { { "db/add_sub_f2i.tdf" "" { Text "C:/Users/student/Desktop/Lab3/Lab3Fullv2/db/add_sub_f2i.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_f2i courseProject:inst\|lpm_add_sub65:inst74\|lpm_add_sub:lpm_add_sub_component\|add_sub_f2i:auto_generated " "Info: Elaborating entity \"add_sub_f2i\" for hierarchy \"courseProject:inst\|lpm_add_sub65:inst74\|lpm_add_sub:lpm_add_sub_component\|add_sub_f2i:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "d:/programs/altera/91sp2/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_xorResult courseProject:inst\|lpm_xorResult:inst71 " "Info: Elaborating entity \"lpm_xorResult\" for hierarchy \"courseProject:inst\|lpm_xorResult:inst71\"" {  } { { "../Ырср1/courseProject.bdf" "inst71" { Schematic "C:/Users/student/Desktop/Lab3/Ырср1/courseProject.bdf" { { -336 1192 1280 -272 "inst71" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_xor courseProject:inst\|lpm_xorResult:inst71\|lpm_xor:lpm_xor_component " "Info: Elaborating entity \"lpm_xor\" for hierarchy \"courseProject:inst\|lpm_xorResult:inst71\|lpm_xor:lpm_xor_component\"" {  } { { "../Ырср1/lpm_xorResult.tdf" "lpm_xor_component" { Text "C:/Users/student/Desktop/Lab3/Ырср1/lpm_xorResult.tdf" 48 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "courseProject:inst\|lpm_xorResult:inst71\|lpm_xor:lpm_xor_component " "Info: Elaborated megafunction instantiation \"courseProject:inst\|lpm_xorResult:inst71\|lpm_xor:lpm_xor_component\"" {  } { { "../Ырср1/lpm_xorResult.tdf" "" { Text "C:/Users/student/Desktop/Lab3/Ырср1/lpm_xorResult.tdf" 48 2 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "courseProject:inst\|lpm_xorResult:inst71\|lpm_xor:lpm_xor_component " "Info: Instantiated megafunction \"courseProject:inst\|lpm_xorResult:inst71\|lpm_xor:lpm_xor_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_XOR " "Info: Parameter \"LPM_TYPE\" = \"LPM_XOR\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Info: Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 2 " "Info: Parameter \"LPM_SIZE\" = \"2\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "../Ырср1/lpm_xorResult.tdf" "" { Text "C:/Users/student/Desktop/Lab3/Ырср1/lpm_xorResult.tdf" 48 2 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RG4 courseProject:inst\|RG4:inst13 " "Info: Elaborating entity \"RG4\" for hierarchy \"courseProject:inst\|RG4:inst13\"" {  } { { "../Ырср1/courseProject.bdf" "inst13" { Schematic "C:/Users/student/Desktop/Lab3/Ырср1/courseProject.bdf" { { -72 712 856 24 "inst13" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_ff courseProject:inst\|RG4:inst13\|lpm_ff:lpm_ff_component " "Info: Elaborating entity \"lpm_ff\" for hierarchy \"courseProject:inst\|RG4:inst13\|lpm_ff:lpm_ff_component\"" {  } { { "../Ырср1/RG4.tdf" "lpm_ff_component" { Text "C:/Users/student/Desktop/Lab3/Ырср1/RG4.tdf" 49 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "courseProject:inst\|RG4:inst13\|lpm_ff:lpm_ff_component " "Info: Elaborated megafunction instantiation \"courseProject:inst\|RG4:inst13\|lpm_ff:lpm_ff_component\"" {  } { { "../Ырср1/RG4.tdf" "" { Text "C:/Users/student/Desktop/Lab3/Ырср1/RG4.tdf" 49 2 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "courseProject:inst\|RG4:inst13\|lpm_ff:lpm_ff_component " "Info: Instantiated megafunction \"courseProject:inst\|RG4:inst13\|lpm_ff:lpm_ff_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_FF " "Info: Parameter \"LPM_TYPE\" = \"LPM_FF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Info: Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_FFTYPE DFF " "Info: Parameter \"LPM_FFTYPE\" = \"DFF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "../Ырср1/RG4.tdf" "" { Text "C:/Users/student/Desktop/Lab3/Ырср1/RG4.tdf" 49 2 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "XOR3 courseProject:inst\|XOR3:inst50 " "Info: Elaborating entity \"XOR3\" for hierarchy \"courseProject:inst\|XOR3:inst50\"" {  } { { "../Ырср1/courseProject.bdf" "inst50" { Schematic "C:/Users/student/Desktop/Lab3/Ырср1/courseProject.bdf" { { -528 1248 1312 -464 "inst50" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_xor courseProject:inst\|XOR3:inst50\|lpm_xor:lpm_xor_component " "Info: Elaborating entity \"lpm_xor\" for hierarchy \"courseProject:inst\|XOR3:inst50\|lpm_xor:lpm_xor_component\"" {  } { { "../Ырср1/XOR3.tdf" "lpm_xor_component" { Text "C:/Users/student/Desktop/Lab3/Ырср1/XOR3.tdf" 48 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "courseProject:inst\|XOR3:inst50\|lpm_xor:lpm_xor_component " "Info: Elaborated megafunction instantiation \"courseProject:inst\|XOR3:inst50\|lpm_xor:lpm_xor_component\"" {  } { { "../Ырср1/XOR3.tdf" "" { Text "C:/Users/student/Desktop/Lab3/Ырср1/XOR3.tdf" 48 2 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "courseProject:inst\|XOR3:inst50\|lpm_xor:lpm_xor_component " "Info: Instantiated megafunction \"courseProject:inst\|XOR3:inst50\|lpm_xor:lpm_xor_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_XOR " "Info: Parameter \"LPM_TYPE\" = \"LPM_XOR\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 7 " "Info: Parameter \"LPM_WIDTH\" = \"7\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 2 " "Info: Parameter \"LPM_SIZE\" = \"2\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "../Ырср1/XOR3.tdf" "" { Text "C:/Users/student/Desktop/Lab3/Ырср1/XOR3.tdf" 48 2 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CT2 courseProject:inst\|CT2:inst34 " "Info: Elaborating entity \"CT2\" for hierarchy \"courseProject:inst\|CT2:inst34\"" {  } { { "../Ырср1/courseProject.bdf" "inst34" { Schematic "C:/Users/student/Desktop/Lab3/Ырср1/courseProject.bdf" { { 400 704 848 496 "inst34" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter courseProject:inst\|CT2:inst34\|lpm_counter:lpm_counter_component " "Info: Elaborating entity \"lpm_counter\" for hierarchy \"courseProject:inst\|CT2:inst34\|lpm_counter:lpm_counter_component\"" {  } { { "../Ырср1/CT2.tdf" "lpm_counter_component" { Text "C:/Users/student/Desktop/Lab3/Ырср1/CT2.tdf" 48 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "courseProject:inst\|CT2:inst34\|lpm_counter:lpm_counter_component " "Info: Elaborated megafunction instantiation \"courseProject:inst\|CT2:inst34\|lpm_counter:lpm_counter_component\"" {  } { { "../Ырср1/CT2.tdf" "" { Text "C:/Users/student/Desktop/Lab3/Ырср1/CT2.tdf" 48 2 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "courseProject:inst\|CT2:inst34\|lpm_counter:lpm_counter_component " "Info: Instantiated megafunction \"courseProject:inst\|CT2:inst34\|lpm_counter:lpm_counter_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_COUNTER " "Info: Parameter \"LPM_TYPE\" = \"LPM_COUNTER\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 6 " "Info: Parameter \"LPM_WIDTH\" = \"6\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION UP " "Info: Parameter \"LPM_DIRECTION\" = \"UP\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SVALUE 8 " "Info: Parameter \"LPM_SVALUE\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PORT_UPDOWN PORT_UNUSED " "Info: Parameter \"LPM_PORT_UPDOWN\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "../Ырср1/CT2.tdf" "" { Text "C:/Users/student/Desktop/Lab3/Ырср1/CT2.tdf" 48 2 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_fdj.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_fdj.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_fdj " "Info: Found entity 1: cntr_fdj" {  } { { "db/cntr_fdj.tdf" "" { Text "C:/Users/student/Desktop/Lab3/Lab3Fullv2/db/cntr_fdj.tdf" 25 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_fdj courseProject:inst\|CT2:inst34\|lpm_counter:lpm_counter_component\|cntr_fdj:auto_generated " "Info: Elaborating entity \"cntr_fdj\" for hierarchy \"courseProject:inst\|CT2:inst34\|lpm_counter:lpm_counter_component\|cntr_fdj:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "d:/programs/altera/91sp2/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RG1 courseProject:inst\|RG1:inst7 " "Info: Elaborating entity \"RG1\" for hierarchy \"courseProject:inst\|RG1:inst7\"" {  } { { "../Ырср1/courseProject.bdf" "inst7" { Schematic "C:/Users/student/Desktop/Lab3/Ырср1/courseProject.bdf" { { -24 -32 112 72 "inst7" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_ff courseProject:inst\|RG1:inst7\|lpm_ff:lpm_ff_component " "Info: Elaborating entity \"lpm_ff\" for hierarchy \"courseProject:inst\|RG1:inst7\|lpm_ff:lpm_ff_component\"" {  } { { "../Ырср1/RG1.tdf" "lpm_ff_component" { Text "C:/Users/student/Desktop/Lab3/Ырср1/RG1.tdf" 49 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "courseProject:inst\|RG1:inst7\|lpm_ff:lpm_ff_component " "Info: Elaborated megafunction instantiation \"courseProject:inst\|RG1:inst7\|lpm_ff:lpm_ff_component\"" {  } { { "../Ырср1/RG1.tdf" "" { Text "C:/Users/student/Desktop/Lab3/Ырср1/RG1.tdf" 49 2 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "courseProject:inst\|RG1:inst7\|lpm_ff:lpm_ff_component " "Info: Instantiated megafunction \"courseProject:inst\|RG1:inst7\|lpm_ff:lpm_ff_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_FF " "Info: Parameter \"LPM_TYPE\" = \"LPM_FF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 47 " "Info: Parameter \"LPM_WIDTH\" = \"47\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_FFTYPE DFF " "Info: Parameter \"LPM_FFTYPE\" = \"DFF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "../Ырср1/RG1.tdf" "" { Text "C:/Users/student/Desktop/Lab3/Ырср1/RG1.tdf" 49 2 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SM1 courseProject:inst\|SM1:inst6 " "Info: Elaborating entity \"SM1\" for hierarchy \"courseProject:inst\|SM1:inst6\"" {  } { { "../Ырср1/courseProject.bdf" "inst6" { Schematic "C:/Users/student/Desktop/Lab3/Ырср1/courseProject.bdf" { { 80 584 744 192 "inst6" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub courseProject:inst\|SM1:inst6\|lpm_add_sub:lpm_add_sub_component " "Info: Elaborating entity \"lpm_add_sub\" for hierarchy \"courseProject:inst\|SM1:inst6\|lpm_add_sub:lpm_add_sub_component\"" {  } { { "../Ырср1/SM1.tdf" "lpm_add_sub_component" { Text "C:/Users/student/Desktop/Lab3/Ырср1/SM1.tdf" 49 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "courseProject:inst\|SM1:inst6\|lpm_add_sub:lpm_add_sub_component " "Info: Elaborated megafunction instantiation \"courseProject:inst\|SM1:inst6\|lpm_add_sub:lpm_add_sub_component\"" {  } { { "../Ырср1/SM1.tdf" "" { Text "C:/Users/student/Desktop/Lab3/Ырср1/SM1.tdf" 49 2 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "courseProject:inst\|SM1:inst6\|lpm_add_sub:lpm_add_sub_component " "Info: Instantiated megafunction \"courseProject:inst\|SM1:inst6\|lpm_add_sub:lpm_add_sub_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_ADD_SUB " "Info: Parameter \"LPM_TYPE\" = \"LPM_ADD_SUB\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT ONE_INPUT_IS_CONSTANT=NO,CIN_USED=YES " "Info: Parameter \"LPM_HINT\" = \"ONE_INPUT_IS_CONSTANT=NO,CIN_USED=YES\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 47 " "Info: Parameter \"LPM_WIDTH\" = \"47\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Info: Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Info: Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "../Ырср1/SM1.tdf" "" { Text "C:/Users/student/Desktop/Lab3/Ырср1/SM1.tdf" 49 2 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_24i.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_24i.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_24i " "Info: Found entity 1: add_sub_24i" {  } { { "db/add_sub_24i.tdf" "" { Text "C:/Users/student/Desktop/Lab3/Lab3Fullv2/db/add_sub_24i.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_24i courseProject:inst\|SM1:inst6\|lpm_add_sub:lpm_add_sub_component\|add_sub_24i:auto_generated " "Info: Elaborating entity \"add_sub_24i\" for hierarchy \"courseProject:inst\|SM1:inst6\|lpm_add_sub:lpm_add_sub_component\|add_sub_24i:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "d:/programs/altera/91sp2/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "KS1 courseProject:inst\|KS1:inst9 " "Info: Elaborating entity \"KS1\" for hierarchy \"courseProject:inst\|KS1:inst9\"" {  } { { "../Ырср1/courseProject.bdf" "inst9" { Schematic "C:/Users/student/Desktop/Lab3/Ырср1/courseProject.bdf" { { 176 248 312 240 "inst9" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_xor courseProject:inst\|KS1:inst9\|lpm_xor:lpm_xor_component " "Info: Elaborating entity \"lpm_xor\" for hierarchy \"courseProject:inst\|KS1:inst9\|lpm_xor:lpm_xor_component\"" {  } { { "../Ырср1/KS1.tdf" "lpm_xor_component" { Text "C:/Users/student/Desktop/Lab3/Ырср1/KS1.tdf" 48 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "courseProject:inst\|KS1:inst9\|lpm_xor:lpm_xor_component " "Info: Elaborated megafunction instantiation \"courseProject:inst\|KS1:inst9\|lpm_xor:lpm_xor_component\"" {  } { { "../Ырср1/KS1.tdf" "" { Text "C:/Users/student/Desktop/Lab3/Ырср1/KS1.tdf" 48 2 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "courseProject:inst\|KS1:inst9\|lpm_xor:lpm_xor_component " "Info: Instantiated megafunction \"courseProject:inst\|KS1:inst9\|lpm_xor:lpm_xor_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_XOR " "Info: Parameter \"LPM_TYPE\" = \"LPM_XOR\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 47 " "Info: Parameter \"LPM_WIDTH\" = \"47\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 2 " "Info: Parameter \"LPM_SIZE\" = \"2\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "../Ырср1/KS1.tdf" "" { Text "C:/Users/student/Desktop/Lab3/Ырср1/KS1.tdf" 48 2 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RG2Left courseProject:inst\|RG2Left:inst " "Info: Elaborating entity \"RG2Left\" for hierarchy \"courseProject:inst\|RG2Left:inst\"" {  } { { "../Ырср1/courseProject.bdf" "inst" { Schematic "C:/Users/student/Desktop/Lab3/Ырср1/courseProject.bdf" { { -200 0 144 -56 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_shiftreg courseProject:inst\|RG2Left:inst\|lpm_shiftreg:lpm_shiftreg_component " "Info: Elaborating entity \"lpm_shiftreg\" for hierarchy \"courseProject:inst\|RG2Left:inst\|lpm_shiftreg:lpm_shiftreg_component\"" {  } { { "../Ырср1/RG2Left.tdf" "lpm_shiftreg_component" { Text "C:/Users/student/Desktop/Lab3/Ырср1/RG2Left.tdf" 51 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "courseProject:inst\|RG2Left:inst\|lpm_shiftreg:lpm_shiftreg_component " "Info: Elaborated megafunction instantiation \"courseProject:inst\|RG2Left:inst\|lpm_shiftreg:lpm_shiftreg_component\"" {  } { { "../Ырср1/RG2Left.tdf" "" { Text "C:/Users/student/Desktop/Lab3/Ырср1/RG2Left.tdf" 51 2 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "courseProject:inst\|RG2Left:inst\|lpm_shiftreg:lpm_shiftreg_component " "Info: Instantiated megafunction \"courseProject:inst\|RG2Left:inst\|lpm_shiftreg:lpm_shiftreg_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_SHIFTREG " "Info: Parameter \"LPM_TYPE\" = \"LPM_SHIFTREG\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 47 " "Info: Parameter \"LPM_WIDTH\" = \"47\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION RIGHT " "Info: Parameter \"LPM_DIRECTION\" = \"RIGHT\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "../Ырср1/RG2Left.tdf" "" { Text "C:/Users/student/Desktop/Lab3/Ырср1/RG2Left.tdf" 51 2 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RG3 courseProject:inst\|RG3:inst10 " "Info: Elaborating entity \"RG3\" for hierarchy \"courseProject:inst\|RG3:inst10\"" {  } { { "../Ырср1/courseProject.bdf" "inst10" { Schematic "C:/Users/student/Desktop/Lab3/Ырср1/courseProject.bdf" { { 232 744 888 392 "inst10" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_shiftreg courseProject:inst\|RG3:inst10\|lpm_shiftreg:lpm_shiftreg_component " "Info: Elaborating entity \"lpm_shiftreg\" for hierarchy \"courseProject:inst\|RG3:inst10\|lpm_shiftreg:lpm_shiftreg_component\"" {  } { { "../Ырср1/RG3.tdf" "lpm_shiftreg_component" { Text "C:/Users/student/Desktop/Lab3/Ырср1/RG3.tdf" 52 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "courseProject:inst\|RG3:inst10\|lpm_shiftreg:lpm_shiftreg_component " "Info: Elaborated megafunction instantiation \"courseProject:inst\|RG3:inst10\|lpm_shiftreg:lpm_shiftreg_component\"" {  } { { "../Ырср1/RG3.tdf" "" { Text "C:/Users/student/Desktop/Lab3/Ырср1/RG3.tdf" 52 2 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "courseProject:inst\|RG3:inst10\|lpm_shiftreg:lpm_shiftreg_component " "Info: Instantiated megafunction \"courseProject:inst\|RG3:inst10\|lpm_shiftreg:lpm_shiftreg_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_SHIFTREG " "Info: Parameter \"LPM_TYPE\" = \"LPM_SHIFTREG\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 24 " "Info: Parameter \"LPM_WIDTH\" = \"24\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION LEFT " "Info: Parameter \"LPM_DIRECTION\" = \"LEFT\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "../Ырср1/RG3.tdf" "" { Text "C:/Users/student/Desktop/Lab3/Ырср1/RG3.tdf" 52 2 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Not6 courseProject:inst\|Not6:inst32 " "Info: Elaborating entity \"Not6\" for hierarchy \"courseProject:inst\|Not6:inst32\"" {  } { { "../Ырср1/courseProject.bdf" "inst32" { Schematic "C:/Users/student/Desktop/Lab3/Ырср1/courseProject.bdf" { { 456 992 1072 496 "inst32" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_inv courseProject:inst\|Not6:inst32\|lpm_inv:lpm_inv_component " "Info: Elaborating entity \"lpm_inv\" for hierarchy \"courseProject:inst\|Not6:inst32\|lpm_inv:lpm_inv_component\"" {  } { { "../Ырср1/Not6.tdf" "lpm_inv_component" { Text "C:/Users/student/Desktop/Lab3/Ырср1/Not6.tdf" 47 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "courseProject:inst\|Not6:inst32\|lpm_inv:lpm_inv_component " "Info: Elaborated megafunction instantiation \"courseProject:inst\|Not6:inst32\|lpm_inv:lpm_inv_component\"" {  } { { "../Ырср1/Not6.tdf" "" { Text "C:/Users/student/Desktop/Lab3/Ырср1/Not6.tdf" 47 2 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "courseProject:inst\|Not6:inst32\|lpm_inv:lpm_inv_component " "Info: Instantiated megafunction \"courseProject:inst\|Not6:inst32\|lpm_inv:lpm_inv_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_INV " "Info: Parameter \"LPM_TYPE\" = \"LPM_INV\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 7 " "Info: Parameter \"LPM_WIDTH\" = \"7\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "../Ырср1/Not6.tdf" "" { Text "C:/Users/student/Desktop/Lab3/Ырср1/Not6.tdf" 47 2 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CT1 courseProject:inst\|CT1:inst18 " "Info: Elaborating entity \"CT1\" for hierarchy \"courseProject:inst\|CT1:inst18\"" {  } { { "../Ырср1/courseProject.bdf" "inst18" { Schematic "C:/Users/student/Desktop/Lab3/Ырср1/courseProject.bdf" { { 16 1256 1400 176 "inst18" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter courseProject:inst\|CT1:inst18\|lpm_counter:lpm_counter_component " "Info: Elaborating entity \"lpm_counter\" for hierarchy \"courseProject:inst\|CT1:inst18\|lpm_counter:lpm_counter_component\"" {  } { { "../Ырср1/CT1.tdf" "lpm_counter_component" { Text "C:/Users/student/Desktop/Lab3/Ырср1/CT1.tdf" 51 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "courseProject:inst\|CT1:inst18\|lpm_counter:lpm_counter_component " "Info: Elaborated megafunction instantiation \"courseProject:inst\|CT1:inst18\|lpm_counter:lpm_counter_component\"" {  } { { "../Ырср1/CT1.tdf" "" { Text "C:/Users/student/Desktop/Lab3/Ырср1/CT1.tdf" 51 2 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "courseProject:inst\|CT1:inst18\|lpm_counter:lpm_counter_component " "Info: Instantiated megafunction \"courseProject:inst\|CT1:inst18\|lpm_counter:lpm_counter_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_COUNTER " "Info: Parameter \"LPM_TYPE\" = \"LPM_COUNTER\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Info: Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION UP " "Info: Parameter \"LPM_DIRECTION\" = \"UP\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PORT_UPDOWN PORT_UNUSED " "Info: Parameter \"LPM_PORT_UPDOWN\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "../Ырср1/CT1.tdf" "" { Text "C:/Users/student/Desktop/Lab3/Ырср1/CT1.tdf" 51 2 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_tqj.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_tqj.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_tqj " "Info: Found entity 1: cntr_tqj" {  } { { "db/cntr_tqj.tdf" "" { Text "C:/Users/student/Desktop/Lab3/Lab3Fullv2/db/cntr_tqj.tdf" 25 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_tqj courseProject:inst\|CT1:inst18\|lpm_counter:lpm_counter_component\|cntr_tqj:auto_generated " "Info: Elaborating entity \"cntr_tqj\" for hierarchy \"courseProject:inst\|CT1:inst18\|lpm_counter:lpm_counter_component\|cntr_tqj:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "d:/programs/altera/91sp2/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SM2 courseProject:inst\|SM2:inst17 " "Info: Elaborating entity \"SM2\" for hierarchy \"courseProject:inst\|SM2:inst17\"" {  } { { "../Ырср1/courseProject.bdf" "inst17" { Schematic "C:/Users/student/Desktop/Lab3/Ырср1/courseProject.bdf" { { 128 904 1064 240 "inst17" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub courseProject:inst\|SM2:inst17\|lpm_add_sub:lpm_add_sub_component " "Info: Elaborating entity \"lpm_add_sub\" for hierarchy \"courseProject:inst\|SM2:inst17\|lpm_add_sub:lpm_add_sub_component\"" {  } { { "../Ырср1/SM2.tdf" "lpm_add_sub_component" { Text "C:/Users/student/Desktop/Lab3/Ырср1/SM2.tdf" 49 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "courseProject:inst\|SM2:inst17\|lpm_add_sub:lpm_add_sub_component " "Info: Elaborated megafunction instantiation \"courseProject:inst\|SM2:inst17\|lpm_add_sub:lpm_add_sub_component\"" {  } { { "../Ырср1/SM2.tdf" "" { Text "C:/Users/student/Desktop/Lab3/Ырср1/SM2.tdf" 49 2 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "courseProject:inst\|SM2:inst17\|lpm_add_sub:lpm_add_sub_component " "Info: Instantiated megafunction \"courseProject:inst\|SM2:inst17\|lpm_add_sub:lpm_add_sub_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_ADD_SUB " "Info: Parameter \"LPM_TYPE\" = \"LPM_ADD_SUB\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT ONE_INPUT_IS_CONSTANT=NO,CIN_USED=YES " "Info: Parameter \"LPM_HINT\" = \"ONE_INPUT_IS_CONSTANT=NO,CIN_USED=YES\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 9 " "Info: Parameter \"LPM_WIDTH\" = \"9\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Info: Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Info: Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "../Ырср1/SM2.tdf" "" { Text "C:/Users/student/Desktop/Lab3/Ырср1/SM2.tdf" 49 2 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_g2i.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_g2i.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_g2i " "Info: Found entity 1: add_sub_g2i" {  } { { "db/add_sub_g2i.tdf" "" { Text "C:/Users/student/Desktop/Lab3/Lab3Fullv2/db/add_sub_g2i.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_g2i courseProject:inst\|SM2:inst17\|lpm_add_sub:lpm_add_sub_component\|add_sub_g2i:auto_generated " "Info: Elaborating entity \"add_sub_g2i\" for hierarchy \"courseProject:inst\|SM2:inst17\|lpm_add_sub:lpm_add_sub_component\|add_sub_g2i:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "d:/programs/altera/91sp2/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "KS2XOR courseProject:inst\|KS2XOR:inst25 " "Info: Elaborating entity \"KS2XOR\" for hierarchy \"courseProject:inst\|KS2XOR:inst25\"" {  } { { "../Ырср1/courseProject.bdf" "inst25" { Schematic "C:/Users/student/Desktop/Lab3/Ырср1/courseProject.bdf" { { -48 992 1056 16 "inst25" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter0 courseProject:inst\|lpm_counter0:inst54 " "Info: Elaborating entity \"lpm_counter0\" for hierarchy \"courseProject:inst\|lpm_counter0:inst54\"" {  } { { "../Ырср1/courseProject.bdf" "inst54" { Schematic "C:/Users/student/Desktop/Lab3/Ырср1/courseProject.bdf" { { -552 728 872 -408 "inst54" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter courseProject:inst\|lpm_counter0:inst54\|lpm_counter:lpm_counter_component " "Info: Elaborating entity \"lpm_counter\" for hierarchy \"courseProject:inst\|lpm_counter0:inst54\|lpm_counter:lpm_counter_component\"" {  } { { "../Ырср1/lpm_counter0.tdf" "lpm_counter_component" { Text "C:/Users/student/Desktop/Lab3/Ырср1/lpm_counter0.tdf" 51 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "courseProject:inst\|lpm_counter0:inst54\|lpm_counter:lpm_counter_component " "Info: Elaborated megafunction instantiation \"courseProject:inst\|lpm_counter0:inst54\|lpm_counter:lpm_counter_component\"" {  } { { "../Ырср1/lpm_counter0.tdf" "" { Text "C:/Users/student/Desktop/Lab3/Ырср1/lpm_counter0.tdf" 51 2 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "courseProject:inst\|lpm_counter0:inst54\|lpm_counter:lpm_counter_component " "Info: Instantiated megafunction \"courseProject:inst\|lpm_counter0:inst54\|lpm_counter:lpm_counter_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_COUNTER " "Info: Parameter \"LPM_TYPE\" = \"LPM_COUNTER\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 7 " "Info: Parameter \"LPM_WIDTH\" = \"7\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION UP " "Info: Parameter \"LPM_DIRECTION\" = \"UP\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PORT_UPDOWN PORT_UNUSED " "Info: Parameter \"LPM_PORT_UPDOWN\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "../Ырср1/lpm_counter0.tdf" "" { Text "C:/Users/student/Desktop/Lab3/Ырср1/lpm_counter0.tdf" 51 2 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_3rj.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_3rj.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_3rj " "Info: Found entity 1: cntr_3rj" {  } { { "db/cntr_3rj.tdf" "" { Text "C:/Users/student/Desktop/Lab3/Lab3Fullv2/db/cntr_3rj.tdf" 25 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_3rj courseProject:inst\|lpm_counter0:inst54\|lpm_counter:lpm_counter_component\|cntr_3rj:auto_generated " "Info: Elaborating entity \"cntr_3rj\" for hierarchy \"courseProject:inst\|lpm_counter0:inst54\|lpm_counter:lpm_counter_component\|cntr_3rj:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "d:/programs/altera/91sp2/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ResultShift courseProject:inst\|ResultShift:inst69 " "Info: Elaborating entity \"ResultShift\" for hierarchy \"courseProject:inst\|ResultShift:inst69\"" {  } { { "../Ырср1/courseProject.bdf" "inst69" { Schematic "C:/Users/student/Desktop/Lab3/Ырср1/courseProject.bdf" { { -272 752 896 -128 "inst69" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_shiftreg courseProject:inst\|ResultShift:inst69\|lpm_shiftreg:lpm_shiftreg_component " "Info: Elaborating entity \"lpm_shiftreg\" for hierarchy \"courseProject:inst\|ResultShift:inst69\|lpm_shiftreg:lpm_shiftreg_component\"" {  } { { "../Ырср1/ResultShift.tdf" "lpm_shiftreg_component" { Text "C:/Users/student/Desktop/Lab3/Ырср1/ResultShift.tdf" 51 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "courseProject:inst\|ResultShift:inst69\|lpm_shiftreg:lpm_shiftreg_component " "Info: Elaborated megafunction instantiation \"courseProject:inst\|ResultShift:inst69\|lpm_shiftreg:lpm_shiftreg_component\"" {  } { { "../Ырср1/ResultShift.tdf" "" { Text "C:/Users/student/Desktop/Lab3/Ырср1/ResultShift.tdf" 51 2 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "courseProject:inst\|ResultShift:inst69\|lpm_shiftreg:lpm_shiftreg_component " "Info: Instantiated megafunction \"courseProject:inst\|ResultShift:inst69\|lpm_shiftreg:lpm_shiftreg_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_SHIFTREG " "Info: Parameter \"LPM_TYPE\" = \"LPM_SHIFTREG\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 24 " "Info: Parameter \"LPM_WIDTH\" = \"24\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION RIGHT " "Info: Parameter \"LPM_DIRECTION\" = \"RIGHT\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "../Ырср1/ResultShift.tdf" "" { Text "C:/Users/student/Desktop/Lab3/Ырср1/ResultShift.tdf" 51 2 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub0 courseProject:inst\|lpm_add_sub0:inst70 " "Info: Elaborating entity \"lpm_add_sub0\" for hierarchy \"courseProject:inst\|lpm_add_sub0:inst70\"" {  } { { "../Ырср1/courseProject.bdf" "inst70" { Schematic "C:/Users/student/Desktop/Lab3/Ырср1/courseProject.bdf" { { -296 440 600 -184 "inst70" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub courseProject:inst\|lpm_add_sub0:inst70\|lpm_add_sub:lpm_add_sub_component " "Info: Elaborating entity \"lpm_add_sub\" for hierarchy \"courseProject:inst\|lpm_add_sub0:inst70\|lpm_add_sub:lpm_add_sub_component\"" {  } { { "../Ырср1/lpm_add_sub0.tdf" "lpm_add_sub_component" { Text "C:/Users/student/Desktop/Lab3/Ырср1/lpm_add_sub0.tdf" 49 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "courseProject:inst\|lpm_add_sub0:inst70\|lpm_add_sub:lpm_add_sub_component " "Info: Elaborated megafunction instantiation \"courseProject:inst\|lpm_add_sub0:inst70\|lpm_add_sub:lpm_add_sub_component\"" {  } { { "../Ырср1/lpm_add_sub0.tdf" "" { Text "C:/Users/student/Desktop/Lab3/Ырср1/lpm_add_sub0.tdf" 49 2 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "courseProject:inst\|lpm_add_sub0:inst70\|lpm_add_sub:lpm_add_sub_component " "Info: Instantiated megafunction \"courseProject:inst\|lpm_add_sub0:inst70\|lpm_add_sub:lpm_add_sub_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_ADD_SUB " "Info: Parameter \"LPM_TYPE\" = \"LPM_ADD_SUB\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT ONE_INPUT_IS_CONSTANT=NO,CIN_USED=YES " "Info: Parameter \"LPM_HINT\" = \"ONE_INPUT_IS_CONSTANT=NO,CIN_USED=YES\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 24 " "Info: Parameter \"LPM_WIDTH\" = \"24\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Info: Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Info: Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "../Ырср1/lpm_add_sub0.tdf" "" { Text "C:/Users/student/Desktop/Lab3/Ырср1/lpm_add_sub0.tdf" 49 2 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_t3i.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_t3i.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_t3i " "Info: Found entity 1: add_sub_t3i" {  } { { "db/add_sub_t3i.tdf" "" { Text "C:/Users/student/Desktop/Lab3/Lab3Fullv2/db/add_sub_t3i.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_t3i courseProject:inst\|lpm_add_sub0:inst70\|lpm_add_sub:lpm_add_sub_component\|add_sub_t3i:auto_generated " "Info: Elaborating entity \"add_sub_t3i\" for hierarchy \"courseProject:inst\|lpm_add_sub0:inst70\|lpm_add_sub:lpm_add_sub_component\|add_sub_t3i:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "d:/programs/altera/91sp2/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_xor45 courseProject:inst\|lpm_xor45:inst83 " "Info: Elaborating entity \"lpm_xor45\" for hierarchy \"courseProject:inst\|lpm_xor45:inst83\"" {  } { { "../Ырср1/courseProject.bdf" "inst83" { Schematic "C:/Users/student/Desktop/Lab3/Ырср1/courseProject.bdf" { { 0 368 432 64 "inst83" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_xor courseProject:inst\|lpm_xor45:inst83\|lpm_xor:lpm_xor_component " "Info: Elaborating entity \"lpm_xor\" for hierarchy \"courseProject:inst\|lpm_xor45:inst83\|lpm_xor:lpm_xor_component\"" {  } { { "../Ырср1/lpm_xor45.tdf" "lpm_xor_component" { Text "C:/Users/student/Desktop/Lab3/Ырср1/lpm_xor45.tdf" 48 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "courseProject:inst\|lpm_xor45:inst83\|lpm_xor:lpm_xor_component " "Info: Elaborated megafunction instantiation \"courseProject:inst\|lpm_xor45:inst83\|lpm_xor:lpm_xor_component\"" {  } { { "../Ырср1/lpm_xor45.tdf" "" { Text "C:/Users/student/Desktop/Lab3/Ырср1/lpm_xor45.tdf" 48 2 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "courseProject:inst\|lpm_xor45:inst83\|lpm_xor:lpm_xor_component " "Info: Instantiated megafunction \"courseProject:inst\|lpm_xor45:inst83\|lpm_xor:lpm_xor_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_XOR " "Info: Parameter \"LPM_TYPE\" = \"LPM_XOR\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 24 " "Info: Parameter \"LPM_WIDTH\" = \"24\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 2 " "Info: Parameter \"LPM_SIZE\" = \"2\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "../Ырср1/lpm_xor45.tdf" "" { Text "C:/Users/student/Desktop/Lab3/Ырср1/lpm_xor45.tdf" 48 2 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux1 courseProject:inst\|lpm_mux1:inst82 " "Info: Elaborating entity \"lpm_mux1\" for hierarchy \"courseProject:inst\|lpm_mux1:inst82\"" {  } { { "../Ырср1/courseProject.bdf" "inst82" { Schematic "C:/Users/student/Desktop/Lab3/Ырср1/courseProject.bdf" { { -552 320 456 -472 "inst82" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux courseProject:inst\|lpm_mux1:inst82\|lpm_mux:lpm_mux_component " "Info: Elaborating entity \"lpm_mux\" for hierarchy \"courseProject:inst\|lpm_mux1:inst82\|lpm_mux:lpm_mux_component\"" {  } { { "../Ырср1/lpm_mux1.tdf" "lpm_mux_component" { Text "C:/Users/student/Desktop/Lab3/Ырср1/lpm_mux1.tdf" 49 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "courseProject:inst\|lpm_mux1:inst82\|lpm_mux:lpm_mux_component " "Info: Elaborated megafunction instantiation \"courseProject:inst\|lpm_mux1:inst82\|lpm_mux:lpm_mux_component\"" {  } { { "../Ырср1/lpm_mux1.tdf" "" { Text "C:/Users/student/Desktop/Lab3/Ырср1/lpm_mux1.tdf" 49 2 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "courseProject:inst\|lpm_mux1:inst82\|lpm_mux:lpm_mux_component " "Info: Instantiated megafunction \"courseProject:inst\|lpm_mux1:inst82\|lpm_mux:lpm_mux_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_MUX " "Info: Parameter \"LPM_TYPE\" = \"LPM_MUX\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Info: Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 2 " "Info: Parameter \"LPM_SIZE\" = \"2\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Info: Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "../Ырср1/lpm_mux1.tdf" "" { Text "C:/Users/student/Desktop/Lab3/Ырср1/lpm_mux1.tdf" 49 2 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_5qc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mux_5qc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_5qc " "Info: Found entity 1: mux_5qc" {  } { { "db/mux_5qc.tdf" "" { Text "C:/Users/student/Desktop/Lab3/Lab3Fullv2/db/mux_5qc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_5qc courseProject:inst\|lpm_mux1:inst82\|lpm_mux:lpm_mux_component\|mux_5qc:auto_generated " "Info: Elaborating entity \"mux_5qc\" for hierarchy \"courseProject:inst\|lpm_mux1:inst82\|lpm_mux:lpm_mux_component\|mux_5qc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "d:/programs/altera/91sp2/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux0 courseProject:inst\|lpm_mux0:inst56 " "Info: Elaborating entity \"lpm_mux0\" for hierarchy \"courseProject:inst\|lpm_mux0:inst56\"" {  } { { "../Ырср1/courseProject.bdf" "inst56" { Schematic "C:/Users/student/Desktop/Lab3/Ырср1/courseProject.bdf" { { 80 2536 2688 224 "inst56" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux courseProject:inst\|lpm_mux0:inst56\|lpm_mux:lpm_mux_component " "Info: Elaborating entity \"lpm_mux\" for hierarchy \"courseProject:inst\|lpm_mux0:inst56\|lpm_mux:lpm_mux_component\"" {  } { { "../Ырср1/lpm_mux0.tdf" "lpm_mux_component" { Text "C:/Users/student/Desktop/Lab3/Ырср1/lpm_mux0.tdf" 53 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "courseProject:inst\|lpm_mux0:inst56\|lpm_mux:lpm_mux_component " "Info: Elaborated megafunction instantiation \"courseProject:inst\|lpm_mux0:inst56\|lpm_mux:lpm_mux_component\"" {  } { { "../Ырср1/lpm_mux0.tdf" "" { Text "C:/Users/student/Desktop/Lab3/Ырср1/lpm_mux0.tdf" 53 2 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "courseProject:inst\|lpm_mux0:inst56\|lpm_mux:lpm_mux_component " "Info: Instantiated megafunction \"courseProject:inst\|lpm_mux0:inst56\|lpm_mux:lpm_mux_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_MUX " "Info: Parameter \"LPM_TYPE\" = \"LPM_MUX\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 32 " "Info: Parameter \"LPM_WIDTH\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 4 " "Info: Parameter \"LPM_SIZE\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 2 " "Info: Parameter \"LPM_WIDTHS\" = \"2\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 1 " "Info: Parameter \"LPM_PIPELINE\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "../Ырср1/lpm_mux0.tdf" "" { Text "C:/Users/student/Desktop/Lab3/Ырср1/lpm_mux0.tdf" 53 2 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_qaf.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mux_qaf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_qaf " "Info: Found entity 1: mux_qaf" {  } { { "db/mux_qaf.tdf" "" { Text "C:/Users/student/Desktop/Lab3/Lab3Fullv2/db/mux_qaf.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_qaf courseProject:inst\|lpm_mux0:inst56\|lpm_mux:lpm_mux_component\|mux_qaf:auto_generated " "Info: Elaborating entity \"mux_qaf\" for hierarchy \"courseProject:inst\|lpm_mux0:inst56\|lpm_mux:lpm_mux_component\|mux_qaf:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "d:/programs/altera/91sp2/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_inv0 courseProject:inst\|lpm_inv0:inst64 " "Info: Elaborating entity \"lpm_inv0\" for hierarchy \"courseProject:inst\|lpm_inv0:inst64\"" {  } { { "../Ырср1/courseProject.bdf" "inst64" { Schematic "C:/Users/student/Desktop/Lab3/Ырср1/courseProject.bdf" { { 360 2224 2304 400 "inst64" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_inv courseProject:inst\|lpm_inv0:inst64\|lpm_inv:lpm_inv_component " "Info: Elaborating entity \"lpm_inv\" for hierarchy \"courseProject:inst\|lpm_inv0:inst64\|lpm_inv:lpm_inv_component\"" {  } { { "../Ырср1/lpm_inv0.tdf" "lpm_inv_component" { Text "C:/Users/student/Desktop/Lab3/Ырср1/lpm_inv0.tdf" 47 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "courseProject:inst\|lpm_inv0:inst64\|lpm_inv:lpm_inv_component " "Info: Elaborated megafunction instantiation \"courseProject:inst\|lpm_inv0:inst64\|lpm_inv:lpm_inv_component\"" {  } { { "../Ырср1/lpm_inv0.tdf" "" { Text "C:/Users/student/Desktop/Lab3/Ырср1/lpm_inv0.tdf" 47 2 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "courseProject:inst\|lpm_inv0:inst64\|lpm_inv:lpm_inv_component " "Info: Instantiated megafunction \"courseProject:inst\|lpm_inv0:inst64\|lpm_inv:lpm_inv_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_INV " "Info: Parameter \"LPM_TYPE\" = \"LPM_INV\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 32 " "Info: Parameter \"LPM_WIDTH\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "../Ырср1/lpm_inv0.tdf" "" { Text "C:/Users/student/Desktop/Lab3/Ырср1/lpm_inv0.tdf" 47 2 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RG2 courseProject:inst\|RG2:inst46 " "Info: Elaborating entity \"RG2\" for hierarchy \"courseProject:inst\|RG2:inst46\"" {  } { { "../Ырср1/courseProject.bdf" "inst46" { Schematic "C:/Users/student/Desktop/Lab3/Ырср1/courseProject.bdf" { { 312 1992 2136 424 "inst46" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_ff courseProject:inst\|RG2:inst46\|lpm_ff:lpm_ff_component " "Info: Elaborating entity \"lpm_ff\" for hierarchy \"courseProject:inst\|RG2:inst46\|lpm_ff:lpm_ff_component\"" {  } { { "../Ырср1/RG2.tdf" "lpm_ff_component" { Text "C:/Users/student/Desktop/Lab3/Ырср1/RG2.tdf" 50 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "courseProject:inst\|RG2:inst46\|lpm_ff:lpm_ff_component " "Info: Elaborated megafunction instantiation \"courseProject:inst\|RG2:inst46\|lpm_ff:lpm_ff_component\"" {  } { { "../Ырср1/RG2.tdf" "" { Text "C:/Users/student/Desktop/Lab3/Ырср1/RG2.tdf" 50 2 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "courseProject:inst\|RG2:inst46\|lpm_ff:lpm_ff_component " "Info: Instantiated megafunction \"courseProject:inst\|RG2:inst46\|lpm_ff:lpm_ff_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_FF " "Info: Parameter \"LPM_TYPE\" = \"LPM_FF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 32 " "Info: Parameter \"LPM_WIDTH\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_FFTYPE DFF " "Info: Parameter \"LPM_FFTYPE\" = \"DFF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "../Ырср1/RG2.tdf" "" { Text "C:/Users/student/Desktop/Lab3/Ырср1/RG2.tdf" 50 2 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_or1 courseProject:inst\|lpm_or1:inst15 " "Info: Elaborating entity \"lpm_or1\" for hierarchy \"courseProject:inst\|lpm_or1:inst15\"" {  } { { "../Ырср1/courseProject.bdf" "inst15" { Schematic "C:/Users/student/Desktop/Lab3/Ырср1/courseProject.bdf" { { 224 2032 2096 288 "inst15" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_or courseProject:inst\|lpm_or1:inst15\|lpm_or:lpm_or_component " "Info: Elaborating entity \"lpm_or\" for hierarchy \"courseProject:inst\|lpm_or1:inst15\|lpm_or:lpm_or_component\"" {  } { { "../Ырср1/lpm_or1.tdf" "lpm_or_component" { Text "C:/Users/student/Desktop/Lab3/Ырср1/lpm_or1.tdf" 48 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "courseProject:inst\|lpm_or1:inst15\|lpm_or:lpm_or_component " "Info: Elaborated megafunction instantiation \"courseProject:inst\|lpm_or1:inst15\|lpm_or:lpm_or_component\"" {  } { { "../Ырср1/lpm_or1.tdf" "" { Text "C:/Users/student/Desktop/Lab3/Ырср1/lpm_or1.tdf" 48 2 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "courseProject:inst\|lpm_or1:inst15\|lpm_or:lpm_or_component " "Info: Instantiated megafunction \"courseProject:inst\|lpm_or1:inst15\|lpm_or:lpm_or_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_OR " "Info: Parameter \"LPM_TYPE\" = \"LPM_OR\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 32 " "Info: Parameter \"LPM_WIDTH\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 2 " "Info: Parameter \"LPM_SIZE\" = \"2\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "../Ырср1/lpm_or1.tdf" "" { Text "C:/Users/student/Desktop/Lab3/Ырср1/lpm_or1.tdf" 48 2 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "KS2XOR courseProject:inst\|KS2XOR:inst33 " "Info: Elaborating entity \"KS2XOR\" for hierarchy \"courseProject:inst\|KS2XOR:inst33\"" {  } { { "../Ырср1/courseProject.bdf" "inst33" { Schematic "C:/Users/student/Desktop/Lab3/Ырср1/courseProject.bdf" { { -72 1256 1320 -8 "inst33" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "KC1 courseProject:inst\|KC1:inst47 " "Info: Elaborating entity \"KC1\" for hierarchy \"courseProject:inst\|KC1:inst47\"" {  } { { "../Ырср1/courseProject.bdf" "inst47" { Schematic "C:/Users/student/Desktop/Lab3/Ырср1/courseProject.bdf" { { 104 1712 1776 160 "inst47" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_or courseProject:inst\|KC1:inst47\|lpm_or:lpm_or_component " "Info: Elaborating entity \"lpm_or\" for hierarchy \"courseProject:inst\|KC1:inst47\|lpm_or:lpm_or_component\"" {  } { { "../Ырср1/KC1.tdf" "lpm_or_component" { Text "C:/Users/student/Desktop/Lab3/Ырср1/KC1.tdf" 47 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "courseProject:inst\|KC1:inst47\|lpm_or:lpm_or_component " "Info: Elaborated megafunction instantiation \"courseProject:inst\|KC1:inst47\|lpm_or:lpm_or_component\"" {  } { { "../Ырср1/KC1.tdf" "" { Text "C:/Users/student/Desktop/Lab3/Ырср1/KC1.tdf" 47 2 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "courseProject:inst\|KC1:inst47\|lpm_or:lpm_or_component " "Info: Instantiated megafunction \"courseProject:inst\|KC1:inst47\|lpm_or:lpm_or_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_OR " "Info: Parameter \"LPM_TYPE\" = \"LPM_OR\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 32 " "Info: Parameter \"LPM_SIZE\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "../Ырср1/KC1.tdf" "" { Text "C:/Users/student/Desktop/Lab3/Ырср1/KC1.tdf" 47 2 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "USBBridge USBBridge:isntx " "Info: Elaborating entity \"USBBridge\" for hierarchy \"USBBridge:isntx\"" {  } { { "Laba3_3oper.bdf" "isntx" { Schematic "C:/Users/student/Desktop/Lab3/Lab3Fullv2/Laba3_3oper.bdf" { { 418 1176 1392 674 "isntx" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "USB_RG8E USBBridge:isntx\|USB_RG8E:b2v_inst " "Info: Elaborating entity \"USB_RG8E\" for hierarchy \"USBBridge:isntx\|USB_RG8E:b2v_inst\"" {  } { { "files/USBBridge.vhd" "b2v_inst" { Text "C:/Users/student/Desktop/Lab3/Lab3Fullv2/files/USBBridge.vhd" 253 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "USB_MUX1x2 USBBridge:isntx\|USB_MUX1x2:b2v_inst116 " "Info: Elaborating entity \"USB_MUX1x2\" for hierarchy \"USBBridge:isntx\|USB_MUX1x2:b2v_inst116\"" {  } { { "files/USBBridge.vhd" "b2v_inst116" { Text "C:/Users/student/Desktop/Lab3/Lab3Fullv2/files/USBBridge.vhd" 319 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux USBBridge:isntx\|USB_MUX1x2:b2v_inst116\|lpm_mux:LPM_MUX_component " "Info: Elaborating entity \"lpm_mux\" for hierarchy \"USBBridge:isntx\|USB_MUX1x2:b2v_inst116\|lpm_mux:LPM_MUX_component\"" {  } { { "files/USB_MUX1x2.vhd" "LPM_MUX_component" { Text "C:/Users/student/Desktop/Lab3/Lab3Fullv2/files/USB_MUX1x2.vhd" 75 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "USBBridge:isntx\|USB_MUX1x2:b2v_inst116\|lpm_mux:LPM_MUX_component " "Info: Elaborated megafunction instantiation \"USBBridge:isntx\|USB_MUX1x2:b2v_inst116\|lpm_mux:LPM_MUX_component\"" {  } { { "files/USB_MUX1x2.vhd" "" { Text "C:/Users/student/Desktop/Lab3/Lab3Fullv2/files/USB_MUX1x2.vhd" 75 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "USBBridge:isntx\|USB_MUX1x2:b2v_inst116\|lpm_mux:LPM_MUX_component " "Info: Instantiated megafunction \"USBBridge:isntx\|USB_MUX1x2:b2v_inst116\|lpm_mux:LPM_MUX_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 2 " "Info: Parameter \"LPM_SIZE\" = \"2\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Info: Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Info: Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_MUX " "Info: Parameter \"LPM_TYPE\" = \"LPM_MUX\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Info: Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "files/USB_MUX1x2.vhd" "" { Text "C:/Users/student/Desktop/Lab3/Lab3Fullv2/files/USB_MUX1x2.vhd" 75 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_96e.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mux_96e.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_96e " "Info: Found entity 1: mux_96e" {  } { { "db/mux_96e.tdf" "" { Text "C:/Users/student/Desktop/Lab3/Lab3Fullv2/db/mux_96e.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_96e USBBridge:isntx\|USB_MUX1x2:b2v_inst116\|lpm_mux:LPM_MUX_component\|mux_96e:auto_generated " "Info: Elaborating entity \"mux_96e\" for hierarchy \"USBBridge:isntx\|USB_MUX1x2:b2v_inst116\|lpm_mux:LPM_MUX_component\|mux_96e:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "d:/programs/altera/91sp2/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "USB_DC8 USBBridge:isntx\|USB_DC8:b2v_inst14 " "Info: Elaborating entity \"USB_DC8\" for hierarchy \"USBBridge:isntx\|USB_DC8:b2v_inst14\"" {  } { { "files/USBBridge.vhd" "b2v_inst14" { Text "C:/Users/student/Desktop/Lab3/Lab3Fullv2/files/USBBridge.vhd" 332 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_decode USBBridge:isntx\|USB_DC8:b2v_inst14\|lpm_decode:LPM_DECODE_component " "Info: Elaborating entity \"lpm_decode\" for hierarchy \"USBBridge:isntx\|USB_DC8:b2v_inst14\|lpm_decode:LPM_DECODE_component\"" {  } { { "files/USB_DC8.vhd" "LPM_DECODE_component" { Text "C:/Users/student/Desktop/Lab3/Lab3Fullv2/files/USB_DC8.vhd" 188 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "USBBridge:isntx\|USB_DC8:b2v_inst14\|lpm_decode:LPM_DECODE_component " "Info: Elaborated megafunction instantiation \"USBBridge:isntx\|USB_DC8:b2v_inst14\|lpm_decode:LPM_DECODE_component\"" {  } { { "files/USB_DC8.vhd" "" { Text "C:/Users/student/Desktop/Lab3/Lab3Fullv2/files/USB_DC8.vhd" 188 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "USBBridge:isntx\|USB_DC8:b2v_inst14\|lpm_decode:LPM_DECODE_component " "Info: Instantiated megafunction \"USBBridge:isntx\|USB_DC8:b2v_inst14\|lpm_decode:LPM_DECODE_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_decodes 128 " "Info: Parameter \"lpm_decodes\" = \"128\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_DECODE " "Info: Parameter \"lpm_type\" = \"LPM_DECODE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 7 " "Info: Parameter \"lpm_width\" = \"7\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "files/USB_DC8.vhd" "" { Text "C:/Users/student/Desktop/Lab3/Lab3Fullv2/files/USB_DC8.vhd" 188 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_j1g.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/decode_j1g.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_j1g " "Info: Found entity 1: decode_j1g" {  } { { "db/decode_j1g.tdf" "" { Text "C:/Users/student/Desktop/Lab3/Lab3Fullv2/db/decode_j1g.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_j1g USBBridge:isntx\|USB_DC8:b2v_inst14\|lpm_decode:LPM_DECODE_component\|decode_j1g:auto_generated " "Info: Elaborating entity \"decode_j1g\" for hierarchy \"USBBridge:isntx\|USB_DC8:b2v_inst14\|lpm_decode:LPM_DECODE_component\|decode_j1g:auto_generated\"" {  } { { "lpm_decode.tdf" "auto_generated" { Text "d:/programs/altera/91sp2/quartus/libraries/megafunctions/lpm_decode.tdf" 76 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "USB_CT3 USBBridge:isntx\|USB_CT3:b2v_inst5 " "Info: Elaborating entity \"USB_CT3\" for hierarchy \"USBBridge:isntx\|USB_CT3:b2v_inst5\"" {  } { { "files/USBBridge.vhd" "b2v_inst5" { Text "C:/Users/student/Desktop/Lab3/Lab3Fullv2/files/USBBridge.vhd" 943 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter USBBridge:isntx\|USB_CT3:b2v_inst5\|lpm_counter:LPM_COUNTER_component " "Info: Elaborating entity \"lpm_counter\" for hierarchy \"USBBridge:isntx\|USB_CT3:b2v_inst5\|lpm_counter:LPM_COUNTER_component\"" {  } { { "files/USB_CT3.vhd" "LPM_COUNTER_component" { Text "C:/Users/student/Desktop/Lab3/Lab3Fullv2/files/USB_CT3.vhd" 77 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "USBBridge:isntx\|USB_CT3:b2v_inst5\|lpm_counter:LPM_COUNTER_component " "Info: Elaborated megafunction instantiation \"USBBridge:isntx\|USB_CT3:b2v_inst5\|lpm_counter:LPM_COUNTER_component\"" {  } { { "files/USB_CT3.vhd" "" { Text "C:/Users/student/Desktop/Lab3/Lab3Fullv2/files/USB_CT3.vhd" 77 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "USBBridge:isntx\|USB_CT3:b2v_inst5\|lpm_counter:LPM_COUNTER_component " "Info: Instantiated megafunction \"USBBridge:isntx\|USB_CT3:b2v_inst5\|lpm_counter:LPM_COUNTER_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction UP " "Info: Parameter \"lpm_direction\" = \"UP\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_port_updown PORT_UNUSED " "Info: Parameter \"lpm_port_updown\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COUNTER " "Info: Parameter \"lpm_type\" = \"LPM_COUNTER\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 3 " "Info: Parameter \"lpm_width\" = \"3\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "files/USB_CT3.vhd" "" { Text "C:/Users/student/Desktop/Lab3/Lab3Fullv2/files/USB_CT3.vhd" 77 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_pqi.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_pqi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_pqi " "Info: Found entity 1: cntr_pqi" {  } { { "db/cntr_pqi.tdf" "" { Text "C:/Users/student/Desktop/Lab3/Lab3Fullv2/db/cntr_pqi.tdf" 25 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_pqi USBBridge:isntx\|USB_CT3:b2v_inst5\|lpm_counter:LPM_COUNTER_component\|cntr_pqi:auto_generated " "Info: Elaborating entity \"cntr_pqi\" for hierarchy \"USBBridge:isntx\|USB_CT3:b2v_inst5\|lpm_counter:LPM_COUNTER_component\|cntr_pqi:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "d:/programs/altera/91sp2/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "usb_dc3 USBBridge:isntx\|usb_dc3:b2v_instdc3 " "Info: Elaborating entity \"usb_dc3\" for hierarchy \"USBBridge:isntx\|usb_dc3:b2v_instdc3\"" {  } { { "files/USBBridge.vhd" "b2v_instdc3" { Text "C:/Users/student/Desktop/Lab3/Lab3Fullv2/files/USBBridge.vhd" 1140 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_decode USBBridge:isntx\|usb_dc3:b2v_instdc3\|lpm_decode:LPM_DECODE_component " "Info: Elaborating entity \"lpm_decode\" for hierarchy \"USBBridge:isntx\|usb_dc3:b2v_instdc3\|lpm_decode:LPM_DECODE_component\"" {  } { { "files/usb_dc3.vhd" "LPM_DECODE_component" { Text "C:/Users/student/Desktop/Lab3/Lab3Fullv2/files/usb_dc3.vhd" 102 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "USBBridge:isntx\|usb_dc3:b2v_instdc3\|lpm_decode:LPM_DECODE_component " "Info: Elaborated megafunction instantiation \"USBBridge:isntx\|usb_dc3:b2v_instdc3\|lpm_decode:LPM_DECODE_component\"" {  } { { "files/usb_dc3.vhd" "" { Text "C:/Users/student/Desktop/Lab3/Lab3Fullv2/files/usb_dc3.vhd" 102 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "USBBridge:isntx\|usb_dc3:b2v_instdc3\|lpm_decode:LPM_DECODE_component " "Info: Instantiated megafunction \"USBBridge:isntx\|usb_dc3:b2v_instdc3\|lpm_decode:LPM_DECODE_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_decodes 8 " "Info: Parameter \"lpm_decodes\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_DECODE " "Info: Parameter \"lpm_type\" = \"LPM_DECODE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 3 " "Info: Parameter \"lpm_width\" = \"3\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "files/usb_dc3.vhd" "" { Text "C:/Users/student/Desktop/Lab3/Lab3Fullv2/files/usb_dc3.vhd" 102 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_5af.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/decode_5af.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_5af " "Info: Found entity 1: decode_5af" {  } { { "db/decode_5af.tdf" "" { Text "C:/Users/student/Desktop/Lab3/Lab3Fullv2/db/decode_5af.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_5af USBBridge:isntx\|usb_dc3:b2v_instdc3\|lpm_decode:LPM_DECODE_component\|decode_5af:auto_generated " "Info: Elaborating entity \"decode_5af\" for hierarchy \"USBBridge:isntx\|usb_dc3:b2v_instdc3\|lpm_decode:LPM_DECODE_component\|decode_5af:auto_generated\"" {  } { { "lpm_decode.tdf" "auto_generated" { Text "d:/programs/altera/91sp2/quartus/libraries/megafunctions/lpm_decode.tdf" 76 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "USB_MUX8x2 USBBridge:isntx\|USB_MUX8x2:b2v_instmux1 " "Info: Elaborating entity \"USB_MUX8x2\" for hierarchy \"USBBridge:isntx\|USB_MUX8x2:b2v_instmux1\"" {  } { { "files/USBBridge.vhd" "b2v_instmux1" { Text "C:/Users/student/Desktop/Lab3/Lab3Fullv2/files/USBBridge.vhd" 1168 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux USBBridge:isntx\|USB_MUX8x2:b2v_instmux1\|lpm_mux:LPM_MUX_component " "Info: Elaborating entity \"lpm_mux\" for hierarchy \"USBBridge:isntx\|USB_MUX8x2:b2v_instmux1\|lpm_mux:LPM_MUX_component\"" {  } { { "files/USB_MUX8x2.vhd" "LPM_MUX_component" { Text "C:/Users/student/Desktop/Lab3/Lab3Fullv2/files/USB_MUX8x2.vhd" 87 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "USBBridge:isntx\|USB_MUX8x2:b2v_instmux1\|lpm_mux:LPM_MUX_component " "Info: Elaborated megafunction instantiation \"USBBridge:isntx\|USB_MUX8x2:b2v_instmux1\|lpm_mux:LPM_MUX_component\"" {  } { { "files/USB_MUX8x2.vhd" "" { Text "C:/Users/student/Desktop/Lab3/Lab3Fullv2/files/USB_MUX8x2.vhd" 87 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "USBBridge:isntx\|USB_MUX8x2:b2v_instmux1\|lpm_mux:LPM_MUX_component " "Info: Instantiated megafunction \"USBBridge:isntx\|USB_MUX8x2:b2v_instmux1\|lpm_mux:LPM_MUX_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Info: Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 2 " "Info: Parameter \"LPM_SIZE\" = \"2\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Info: Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Info: Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_MUX " "Info: Parameter \"LPM_TYPE\" = \"LPM_MUX\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Info: Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "files/USB_MUX8x2.vhd" "" { Text "C:/Users/student/Desktop/Lab3/Lab3Fullv2/files/USB_MUX8x2.vhd" 87 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_g6e.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mux_g6e.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_g6e " "Info: Found entity 1: mux_g6e" {  } { { "db/mux_g6e.tdf" "" { Text "C:/Users/student/Desktop/Lab3/Lab3Fullv2/db/mux_g6e.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_g6e USBBridge:isntx\|USB_MUX8x2:b2v_instmux1\|lpm_mux:LPM_MUX_component\|mux_g6e:auto_generated " "Info: Elaborating entity \"mux_g6e\" for hierarchy \"USBBridge:isntx\|USB_MUX8x2:b2v_instmux1\|lpm_mux:LPM_MUX_component\|mux_g6e:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "d:/programs/altera/91sp2/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "USB_MUX8x19 USBBridge:isntx\|USB_MUX8x19:b2v_instmux2 " "Info: Elaborating entity \"USB_MUX8x19\" for hierarchy \"USBBridge:isntx\|USB_MUX8x19:b2v_instmux2\"" {  } { { "files/USBBridge.vhd" "b2v_instmux2" { Text "C:/Users/student/Desktop/Lab3/Lab3Fullv2/files/USBBridge.vhd" 1175 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux USBBridge:isntx\|USB_MUX8x19:b2v_instmux2\|lpm_mux:LPM_MUX_component " "Info: Elaborating entity \"lpm_mux\" for hierarchy \"USBBridge:isntx\|USB_MUX8x19:b2v_instmux2\|lpm_mux:LPM_MUX_component\"" {  } { { "files/USB_MUX8x19.vhd" "LPM_MUX_component" { Text "C:/Users/student/Desktop/Lab3/Lab3Fullv2/files/USB_MUX8x19.vhd" 369 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "USBBridge:isntx\|USB_MUX8x19:b2v_instmux2\|lpm_mux:LPM_MUX_component " "Info: Elaborated megafunction instantiation \"USBBridge:isntx\|USB_MUX8x19:b2v_instmux2\|lpm_mux:LPM_MUX_component\"" {  } { { "files/USB_MUX8x19.vhd" "" { Text "C:/Users/student/Desktop/Lab3/Lab3Fullv2/files/USB_MUX8x19.vhd" 369 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "USBBridge:isntx\|USB_MUX8x19:b2v_instmux2\|lpm_mux:LPM_MUX_component " "Info: Instantiated megafunction \"USBBridge:isntx\|USB_MUX8x19:b2v_instmux2\|lpm_mux:LPM_MUX_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Info: Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 28 " "Info: Parameter \"LPM_SIZE\" = \"28\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 5 " "Info: Parameter \"LPM_WIDTHS\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Info: Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_MUX " "Info: Parameter \"LPM_TYPE\" = \"LPM_MUX\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Info: Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "files/USB_MUX8x19.vhd" "" { Text "C:/Users/student/Desktop/Lab3/Lab3Fullv2/files/USB_MUX8x19.vhd" 369 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_c8e.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mux_c8e.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_c8e " "Info: Found entity 1: mux_c8e" {  } { { "db/mux_c8e.tdf" "" { Text "C:/Users/student/Desktop/Lab3/Lab3Fullv2/db/mux_c8e.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_c8e USBBridge:isntx\|USB_MUX8x19:b2v_instmux2\|lpm_mux:LPM_MUX_component\|mux_c8e:auto_generated " "Info: Elaborating entity \"mux_c8e\" for hierarchy \"USBBridge:isntx\|USB_MUX8x19:b2v_instmux2\|lpm_mux:LPM_MUX_component\|mux_c8e:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "d:/programs/altera/91sp2/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll0 altpll0:inst3 " "Info: Elaborating entity \"altpll0\" for hierarchy \"altpll0:inst3\"" {  } { { "Laba3_3oper.bdf" "inst3" { Schematic "C:/Users/student/Desktop/Lab3/Lab3Fullv2/Laba3_3oper.bdf" { { 120 1112 1352 280 "inst3" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll altpll0:inst3\|altpll:altpll_component " "Info: Elaborating entity \"altpll\" for hierarchy \"altpll0:inst3\|altpll:altpll_component\"" {  } { { "altpll0.vhd" "altpll_component" { Text "C:/Users/student/Desktop/Lab3/Lab3Fullv2/altpll0.vhd" 132 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "altpll0:inst3\|altpll:altpll_component " "Info: Elaborated megafunction instantiation \"altpll0:inst3\|altpll:altpll_component\"" {  } { { "altpll0.vhd" "" { Text "C:/Users/student/Desktop/Lab3/Lab3Fullv2/altpll0.vhd" 132 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "altpll0:inst3\|altpll:altpll_component " "Info: Instantiated megafunction \"altpll0:inst3\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Info: Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 25 " "Info: Parameter \"clk0_divide_by\" = \"25\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Info: Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Info: Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Info: Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Info: Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 40000 " "Info: Parameter \"inclk0_input_frequency\" = \"40000\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone III " "Info: Parameter \"intended_device_family\" = \"Cyclone III\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Info: Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Info: Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Info: Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Info: Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Info: Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Info: Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Info: Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Info: Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Info: Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Info: Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Info: Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Info: Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Info: Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Info: Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Info: Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Info: Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Info: Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Info: Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Info: Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Info: Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Info: Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Info: Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Info: Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Info: Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Info: Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Info: Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Info: Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Info: Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Info: Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Info: Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Info: Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Info: Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Info: Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Info: Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Info: Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Info: Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Info: Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Info: Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Info: Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Info: Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Info: Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Info: Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Info: Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Info: Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Info: Parameter \"width_clock\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "altpll0.vhd" "" { Text "C:/Users/student/Desktop/Lab3/Lab3Fullv2/altpll0.vhd" 132 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altpll_3q32.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altpll_3q32.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altpll_3q32 " "Info: Found entity 1: altpll_3q32" {  } { { "db/altpll_3q32.tdf" "" { Text "C:/Users/student/Desktop/Lab3/Lab3Fullv2/db/altpll_3q32.tdf" 25 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll_3q32 altpll0:inst3\|altpll:altpll_component\|altpll_3q32:auto_generated " "Info: Elaborating entity \"altpll_3q32\" for hierarchy \"altpll0:inst3\|altpll:altpll_component\|altpll_3q32:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "d:/programs/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 884 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegA RegA:inst9 " "Info: Elaborating entity \"RegA\" for hierarchy \"RegA:inst9\"" {  } { { "Laba3_3oper.bdf" "inst9" { Schematic "C:/Users/student/Desktop/Lab3/Lab3Fullv2/Laba3_3oper.bdf" { { 776 1184 1328 872 "inst9" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_ff RegA:inst9\|lpm_ff:lpm_ff_component " "Info: Elaborating entity \"lpm_ff\" for hierarchy \"RegA:inst9\|lpm_ff:lpm_ff_component\"" {  } { { "RegA.vhd" "lpm_ff_component" { Text "C:/Users/student/Desktop/Lab3/Lab3Fullv2/RegA.vhd" 76 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "RegA:inst9\|lpm_ff:lpm_ff_component " "Info: Elaborated megafunction instantiation \"RegA:inst9\|lpm_ff:lpm_ff_component\"" {  } { { "RegA.vhd" "" { Text "C:/Users/student/Desktop/Lab3/Lab3Fullv2/RegA.vhd" 76 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RegA:inst9\|lpm_ff:lpm_ff_component " "Info: Instantiated megafunction \"RegA:inst9\|lpm_ff:lpm_ff_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_fftype DFF " "Info: Parameter \"lpm_fftype\" = \"DFF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_FF " "Info: Parameter \"lpm_type\" = \"LPM_FF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 14 " "Info: Parameter \"lpm_width\" = \"14\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "RegA.vhd" "" { Text "C:/Users/student/Desktop/Lab3/Lab3Fullv2/RegA.vhd" 76 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Warning" "WSGN_MISMATCH_PORT" "data0x\[7\] KS2XOR courseProject:inst\|KS2XOR:inst25 " "Warning: Port \"data0x\[7\]\" does not exist in entity definition of \"KS2XOR\".  The port's range differs between the entity definition and its actual instantiation, \"courseProject:inst\|KS2XOR:inst25\"." {  } { { "../Ырср1/courseProject.bdf" "inst25" { Schematic "C:/Users/student/Desktop/Lab3/Ырср1/courseProject.bdf" { { -48 992 1056 16 "inst25" "" } } } }  } 0 0 "Port \"%1!s!\" does not exist in entity definition of \"%2!s!\".  The port's range differs between the entity definition and its actual instantiation, \"%3!s!\"." 0 0 "" 0 -1}
{ "Warning" "WSGN_MISMATCH_PORT" "data1x\[7\] KS2XOR courseProject:inst\|KS2XOR:inst25 " "Warning: Port \"data1x\[7\]\" does not exist in entity definition of \"KS2XOR\".  The port's range differs between the entity definition and its actual instantiation, \"courseProject:inst\|KS2XOR:inst25\"." {  } { { "../Ырср1/courseProject.bdf" "inst25" { Schematic "C:/Users/student/Desktop/Lab3/Ырср1/courseProject.bdf" { { -48 992 1056 16 "inst25" "" } } } }  } 0 0 "Port \"%1!s!\" does not exist in entity definition of \"%2!s!\".  The port's range differs between the entity definition and its actual instantiation, \"%3!s!\"." 0 0 "" 0 -1}
{ "Warning" "WSGN_MISMATCH_PORT" "result\[7\] KS2XOR courseProject:inst\|KS2XOR:inst25 " "Warning: Port \"result\[7\]\" does not exist in entity definition of \"KS2XOR\".  The port's range differs between the entity definition and its actual instantiation, \"courseProject:inst\|KS2XOR:inst25\"." {  } { { "../Ырср1/courseProject.bdf" "inst25" { Schematic "C:/Users/student/Desktop/Lab3/Ырср1/courseProject.bdf" { { -48 992 1056 16 "inst25" "" } } } }  } 0 0 "Port \"%1!s!\" does not exist in entity definition of \"%2!s!\".  The port's range differs between the entity definition and its actual instantiation, \"%3!s!\"." 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR_HDR" "" "Warning: Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "USBBridge:isntx\|BusIn\[0\] " "Warning: Converted tri-state buffer \"USBBridge:isntx\|BusIn\[0\]\" feeding internal logic into a wire" {  } { { "files/USBBridge.vhd" "" { Text "C:/Users/student/Desktop/Lab3/Lab3Fullv2/files/USBBridge.vhd" 47 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "USBBridge:isntx\|BusIn\[1\] " "Warning: Converted tri-state buffer \"USBBridge:isntx\|BusIn\[1\]\" feeding internal logic into a wire" {  } { { "files/USBBridge.vhd" "" { Text "C:/Users/student/Desktop/Lab3/Lab3Fullv2/files/USBBridge.vhd" 47 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "USBBridge:isntx\|BusIn\[2\] " "Warning: Converted tri-state buffer \"USBBridge:isntx\|BusIn\[2\]\" feeding internal logic into a wire" {  } { { "files/USBBridge.vhd" "" { Text "C:/Users/student/Desktop/Lab3/Lab3Fullv2/files/USBBridge.vhd" 47 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "USBBridge:isntx\|BusIn\[3\] " "Warning: Converted tri-state buffer \"USBBridge:isntx\|BusIn\[3\]\" feeding internal logic into a wire" {  } { { "files/USBBridge.vhd" "" { Text "C:/Users/student/Desktop/Lab3/Lab3Fullv2/files/USBBridge.vhd" 47 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "USBBridge:isntx\|BusIn\[4\] " "Warning: Converted tri-state buffer \"USBBridge:isntx\|BusIn\[4\]\" feeding internal logic into a wire" {  } { { "files/USBBridge.vhd" "" { Text "C:/Users/student/Desktop/Lab3/Lab3Fullv2/files/USBBridge.vhd" 47 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "USBBridge:isntx\|BusIn\[5\] " "Warning: Converted tri-state buffer \"USBBridge:isntx\|BusIn\[5\]\" feeding internal logic into a wire" {  } { { "files/USBBridge.vhd" "" { Text "C:/Users/student/Desktop/Lab3/Lab3Fullv2/files/USBBridge.vhd" 47 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "USBBridge:isntx\|BusIn\[6\] " "Warning: Converted tri-state buffer \"USBBridge:isntx\|BusIn\[6\]\" feeding internal logic into a wire" {  } { { "files/USBBridge.vhd" "" { Text "C:/Users/student/Desktop/Lab3/Lab3Fullv2/files/USBBridge.vhd" 47 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "USBBridge:isntx\|BusIn\[7\] " "Warning: Converted tri-state buffer \"USBBridge:isntx\|BusIn\[7\]\" feeding internal logic into a wire" {  } { { "files/USBBridge.vhd" "" { Text "C:/Users/student/Desktop/Lab3/Lab3Fullv2/files/USBBridge.vhd" 47 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "USBBridge:isntx\|BusIn\[8\] " "Warning: Converted tri-state buffer \"USBBridge:isntx\|BusIn\[8\]\" feeding internal logic into a wire" {  } { { "files/USBBridge.vhd" "" { Text "C:/Users/student/Desktop/Lab3/Lab3Fullv2/files/USBBridge.vhd" 47 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "USBBridge:isntx\|BusIn\[9\] " "Warning: Converted tri-state buffer \"USBBridge:isntx\|BusIn\[9\]\" feeding internal logic into a wire" {  } { { "files/USBBridge.vhd" "" { Text "C:/Users/student/Desktop/Lab3/Lab3Fullv2/files/USBBridge.vhd" 47 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "USBBridge:isntx\|BusIn\[10\] " "Warning: Converted tri-state buffer \"USBBridge:isntx\|BusIn\[10\]\" feeding internal logic into a wire" {  } { { "files/USBBridge.vhd" "" { Text "C:/Users/student/Desktop/Lab3/Lab3Fullv2/files/USBBridge.vhd" 47 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "USBBridge:isntx\|BusIn\[11\] " "Warning: Converted tri-state buffer \"USBBridge:isntx\|BusIn\[11\]\" feeding internal logic into a wire" {  } { { "files/USBBridge.vhd" "" { Text "C:/Users/student/Desktop/Lab3/Lab3Fullv2/files/USBBridge.vhd" 47 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "USBBridge:isntx\|BusIn\[12\] " "Warning: Converted tri-state buffer \"USBBridge:isntx\|BusIn\[12\]\" feeding internal logic into a wire" {  } { { "files/USBBridge.vhd" "" { Text "C:/Users/student/Desktop/Lab3/Lab3Fullv2/files/USBBridge.vhd" 47 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "USBBridge:isntx\|BusIn\[13\] " "Warning: Converted tri-state buffer \"USBBridge:isntx\|BusIn\[13\]\" feeding internal logic into a wire" {  } { { "files/USBBridge.vhd" "" { Text "C:/Users/student/Desktop/Lab3/Lab3Fullv2/files/USBBridge.vhd" 47 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "USBBridge:isntx\|BusIn\[14\] " "Warning: Converted tri-state buffer \"USBBridge:isntx\|BusIn\[14\]\" feeding internal logic into a wire" {  } { { "files/USBBridge.vhd" "" { Text "C:/Users/student/Desktop/Lab3/Lab3Fullv2/files/USBBridge.vhd" 47 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "USBBridge:isntx\|BusIn\[15\] " "Warning: Converted tri-state buffer \"USBBridge:isntx\|BusIn\[15\]\" feeding internal logic into a wire" {  } { { "files/USBBridge.vhd" "" { Text "C:/Users/student/Desktop/Lab3/Lab3Fullv2/files/USBBridge.vhd" 47 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "USBBridge:isntx\|BusIn\[16\] " "Warning: Converted tri-state buffer \"USBBridge:isntx\|BusIn\[16\]\" feeding internal logic into a wire" {  } { { "files/USBBridge.vhd" "" { Text "C:/Users/student/Desktop/Lab3/Lab3Fullv2/files/USBBridge.vhd" 47 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "USBBridge:isntx\|BusIn\[17\] " "Warning: Converted tri-state buffer \"USBBridge:isntx\|BusIn\[17\]\" feeding internal logic into a wire" {  } { { "files/USBBridge.vhd" "" { Text "C:/Users/student/Desktop/Lab3/Lab3Fullv2/files/USBBridge.vhd" 47 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "USBBridge:isntx\|BusIn\[18\] " "Warning: Converted tri-state buffer \"USBBridge:isntx\|BusIn\[18\]\" feeding internal logic into a wire" {  } { { "files/USBBridge.vhd" "" { Text "C:/Users/student/Desktop/Lab3/Lab3Fullv2/files/USBBridge.vhd" 47 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "USBBridge:isntx\|BusIn\[19\] " "Warning: Converted tri-state buffer \"USBBridge:isntx\|BusIn\[19\]\" feeding internal logic into a wire" {  } { { "files/USBBridge.vhd" "" { Text "C:/Users/student/Desktop/Lab3/Lab3Fullv2/files/USBBridge.vhd" 47 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "USBBridge:isntx\|BusIn\[20\] " "Warning: Converted tri-state buffer \"USBBridge:isntx\|BusIn\[20\]\" feeding internal logic into a wire" {  } { { "files/USBBridge.vhd" "" { Text "C:/Users/student/Desktop/Lab3/Lab3Fullv2/files/USBBridge.vhd" 47 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "USBBridge:isntx\|BusIn\[21\] " "Warning: Converted tri-state buffer \"USBBridge:isntx\|BusIn\[21\]\" feeding internal logic into a wire" {  } { { "files/USBBridge.vhd" "" { Text "C:/Users/student/Desktop/Lab3/Lab3Fullv2/files/USBBridge.vhd" 47 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "USBBridge:isntx\|BusIn\[22\] " "Warning: Converted tri-state buffer \"USBBridge:isntx\|BusIn\[22\]\" feeding internal logic into a wire" {  } { { "files/USBBridge.vhd" "" { Text "C:/Users/student/Desktop/Lab3/Lab3Fullv2/files/USBBridge.vhd" 47 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "USBBridge:isntx\|BusIn\[23\] " "Warning: Converted tri-state buffer \"USBBridge:isntx\|BusIn\[23\]\" feeding internal logic into a wire" {  } { { "files/USBBridge.vhd" "" { Text "C:/Users/student/Desktop/Lab3/Lab3Fullv2/files/USBBridge.vhd" 47 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "USBBridge:isntx\|BusIn\[24\] " "Warning: Converted tri-state buffer \"USBBridge:isntx\|BusIn\[24\]\" feeding internal logic into a wire" {  } { { "files/USBBridge.vhd" "" { Text "C:/Users/student/Desktop/Lab3/Lab3Fullv2/files/USBBridge.vhd" 47 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "USBBridge:isntx\|BusIn\[25\] " "Warning: Converted tri-state buffer \"USBBridge:isntx\|BusIn\[25\]\" feeding internal logic into a wire" {  } { { "files/USBBridge.vhd" "" { Text "C:/Users/student/Desktop/Lab3/Lab3Fullv2/files/USBBridge.vhd" 47 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "USBBridge:isntx\|BusIn\[26\] " "Warning: Converted tri-state buffer \"USBBridge:isntx\|BusIn\[26\]\" feeding internal logic into a wire" {  } { { "files/USBBridge.vhd" "" { Text "C:/Users/student/Desktop/Lab3/Lab3Fullv2/files/USBBridge.vhd" 47 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "USBBridge:isntx\|BusIn\[27\] " "Warning: Converted tri-state buffer \"USBBridge:isntx\|BusIn\[27\]\" feeding internal logic into a wire" {  } { { "files/USBBridge.vhd" "" { Text "C:/Users/student/Desktop/Lab3/Lab3Fullv2/files/USBBridge.vhd" 47 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "USBBridge:isntx\|BusIn\[28\] " "Warning: Converted tri-state buffer \"USBBridge:isntx\|BusIn\[28\]\" feeding internal logic into a wire" {  } { { "files/USBBridge.vhd" "" { Text "C:/Users/student/Desktop/Lab3/Lab3Fullv2/files/USBBridge.vhd" 47 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "USBBridge:isntx\|BusIn\[29\] " "Warning: Converted tri-state buffer \"USBBridge:isntx\|BusIn\[29\]\" feeding internal logic into a wire" {  } { { "files/USBBridge.vhd" "" { Text "C:/Users/student/Desktop/Lab3/Lab3Fullv2/files/USBBridge.vhd" 47 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "USBBridge:isntx\|BusIn\[30\] " "Warning: Converted tri-state buffer \"USBBridge:isntx\|BusIn\[30\]\" feeding internal logic into a wire" {  } { { "files/USBBridge.vhd" "" { Text "C:/Users/student/Desktop/Lab3/Lab3Fullv2/files/USBBridge.vhd" 47 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "USBBridge:isntx\|BusIn\[31\] " "Warning: Converted tri-state buffer \"USBBridge:isntx\|BusIn\[31\]\" feeding internal logic into a wire" {  } { { "files/USBBridge.vhd" "" { Text "C:/Users/student/Desktop/Lab3/Lab3Fullv2/files/USBBridge.vhd" 47 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1}  } {  } 0 0 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "" 0 -1}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Warning: Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "USBBridge:isntx\|USB_MUX1x2:b2v_inst116\|lpm_mux:LPM_MUX_component\|mux_96e:auto_generated\|result_node\[0\]~synth " "Warning: Found clock multiplexer USBBridge:isntx\|USB_MUX1x2:b2v_inst116\|lpm_mux:LPM_MUX_component\|mux_96e:auto_generated\|result_node\[0\]~synth" {  } { { "db/mux_96e.tdf" "" { Text "C:/Users/student/Desktop/Lab3/Lab3Fullv2/db/mux_96e.tdf" 29 13 0 } }  } 0 0 "Found clock multiplexer %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Clock multiplexers are found and protected" 0 0 "" 0 -1}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Info: Timing-Driven Synthesis is running" {  } {  } 0 0 "Timing-Driven Synthesis is running" 0 0 "" 0 -1}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "95 95 " "Info: 95 registers lost all their fanouts during netlist optimizations. The first 95 are displayed below." { { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "courseProject:inst\|RG2:inst45\|lpm_ff:lpm_ff_component\|dffs\[31\] " "Info: Register \"courseProject:inst\|RG2:inst45\|lpm_ff:lpm_ff_component\|dffs\[31\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "courseProject:inst\|RG2:inst45\|lpm_ff:lpm_ff_component\|dffs\[30\] " "Info: Register \"courseProject:inst\|RG2:inst45\|lpm_ff:lpm_ff_component\|dffs\[30\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "courseProject:inst\|RG2:inst45\|lpm_ff:lpm_ff_component\|dffs\[29\] " "Info: Register \"courseProject:inst\|RG2:inst45\|lpm_ff:lpm_ff_component\|dffs\[29\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "courseProject:inst\|RG2:inst45\|lpm_ff:lpm_ff_component\|dffs\[28\] " "Info: Register \"courseProject:inst\|RG2:inst45\|lpm_ff:lpm_ff_component\|dffs\[28\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "courseProject:inst\|RG2:inst45\|lpm_ff:lpm_ff_component\|dffs\[27\] " "Info: Register \"courseProject:inst\|RG2:inst45\|lpm_ff:lpm_ff_component\|dffs\[27\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "courseProject:inst\|RG2:inst45\|lpm_ff:lpm_ff_component\|dffs\[26\] " "Info: Register \"courseProject:inst\|RG2:inst45\|lpm_ff:lpm_ff_component\|dffs\[26\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "courseProject:inst\|RG2:inst45\|lpm_ff:lpm_ff_component\|dffs\[25\] " "Info: Register \"courseProject:inst\|RG2:inst45\|lpm_ff:lpm_ff_component\|dffs\[25\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "courseProject:inst\|RG2:inst45\|lpm_ff:lpm_ff_component\|dffs\[24\] " "Info: Register \"courseProject:inst\|RG2:inst45\|lpm_ff:lpm_ff_component\|dffs\[24\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "courseProject:inst\|RG2:inst45\|lpm_ff:lpm_ff_component\|dffs\[23\] " "Info: Register \"courseProject:inst\|RG2:inst45\|lpm_ff:lpm_ff_component\|dffs\[23\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "courseProject:inst\|RG2:inst45\|lpm_ff:lpm_ff_component\|dffs\[22\] " "Info: Register \"courseProject:inst\|RG2:inst45\|lpm_ff:lpm_ff_component\|dffs\[22\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "courseProject:inst\|RG2:inst45\|lpm_ff:lpm_ff_component\|dffs\[21\] " "Info: Register \"courseProject:inst\|RG2:inst45\|lpm_ff:lpm_ff_component\|dffs\[21\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "courseProject:inst\|RG2:inst45\|lpm_ff:lpm_ff_component\|dffs\[20\] " "Info: Register \"courseProject:inst\|RG2:inst45\|lpm_ff:lpm_ff_component\|dffs\[20\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "courseProject:inst\|RG2:inst45\|lpm_ff:lpm_ff_component\|dffs\[19\] " "Info: Register \"courseProject:inst\|RG2:inst45\|lpm_ff:lpm_ff_component\|dffs\[19\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "courseProject:inst\|RG2:inst45\|lpm_ff:lpm_ff_component\|dffs\[18\] " "Info: Register \"courseProject:inst\|RG2:inst45\|lpm_ff:lpm_ff_component\|dffs\[18\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "courseProject:inst\|RG2:inst45\|lpm_ff:lpm_ff_component\|dffs\[17\] " "Info: Register \"courseProject:inst\|RG2:inst45\|lpm_ff:lpm_ff_component\|dffs\[17\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "courseProject:inst\|RG2:inst45\|lpm_ff:lpm_ff_component\|dffs\[16\] " "Info: Register \"courseProject:inst\|RG2:inst45\|lpm_ff:lpm_ff_component\|dffs\[16\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "courseProject:inst\|RG2:inst45\|lpm_ff:lpm_ff_component\|dffs\[15\] " "Info: Register \"courseProject:inst\|RG2:inst45\|lpm_ff:lpm_ff_component\|dffs\[15\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "courseProject:inst\|RG2:inst45\|lpm_ff:lpm_ff_component\|dffs\[14\] " "Info: Register \"courseProject:inst\|RG2:inst45\|lpm_ff:lpm_ff_component\|dffs\[14\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "courseProject:inst\|RG2:inst45\|lpm_ff:lpm_ff_component\|dffs\[13\] " "Info: Register \"courseProject:inst\|RG2:inst45\|lpm_ff:lpm_ff_component\|dffs\[13\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "courseProject:inst\|RG2:inst45\|lpm_ff:lpm_ff_component\|dffs\[12\] " "Info: Register \"courseProject:inst\|RG2:inst45\|lpm_ff:lpm_ff_component\|dffs\[12\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "courseProject:inst\|RG2:inst45\|lpm_ff:lpm_ff_component\|dffs\[11\] " "Info: Register \"courseProject:inst\|RG2:inst45\|lpm_ff:lpm_ff_component\|dffs\[11\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "courseProject:inst\|RG2:inst45\|lpm_ff:lpm_ff_component\|dffs\[10\] " "Info: Register \"courseProject:inst\|RG2:inst45\|lpm_ff:lpm_ff_component\|dffs\[10\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "courseProject:inst\|RG2:inst45\|lpm_ff:lpm_ff_component\|dffs\[9\] " "Info: Register \"courseProject:inst\|RG2:inst45\|lpm_ff:lpm_ff_component\|dffs\[9\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "courseProject:inst\|RG2:inst45\|lpm_ff:lpm_ff_component\|dffs\[8\] " "Info: Register \"courseProject:inst\|RG2:inst45\|lpm_ff:lpm_ff_component\|dffs\[8\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "courseProject:inst\|RG2:inst45\|lpm_ff:lpm_ff_component\|dffs\[7\] " "Info: Register \"courseProject:inst\|RG2:inst45\|lpm_ff:lpm_ff_component\|dffs\[7\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "courseProject:inst\|RG2:inst45\|lpm_ff:lpm_ff_component\|dffs\[6\] " "Info: Register \"courseProject:inst\|RG2:inst45\|lpm_ff:lpm_ff_component\|dffs\[6\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "courseProject:inst\|RG2:inst45\|lpm_ff:lpm_ff_component\|dffs\[5\] " "Info: Register \"courseProject:inst\|RG2:inst45\|lpm_ff:lpm_ff_component\|dffs\[5\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "courseProject:inst\|RG2:inst45\|lpm_ff:lpm_ff_component\|dffs\[4\] " "Info: Register \"courseProject:inst\|RG2:inst45\|lpm_ff:lpm_ff_component\|dffs\[4\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "courseProject:inst\|RG2:inst45\|lpm_ff:lpm_ff_component\|dffs\[3\] " "Info: Register \"courseProject:inst\|RG2:inst45\|lpm_ff:lpm_ff_component\|dffs\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "courseProject:inst\|RG2:inst45\|lpm_ff:lpm_ff_component\|dffs\[2\] " "Info: Register \"courseProject:inst\|RG2:inst45\|lpm_ff:lpm_ff_component\|dffs\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "courseProject:inst\|RG2:inst45\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Info: Register \"courseProject:inst\|RG2:inst45\|lpm_ff:lpm_ff_component\|dffs\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "courseProject:inst\|RG2:inst45\|lpm_ff:lpm_ff_component\|dffs\[0\] " "Info: Register \"courseProject:inst\|RG2:inst45\|lpm_ff:lpm_ff_component\|dffs\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "courseProject:inst\|RG2:inst46\|lpm_ff:lpm_ff_component\|dffs\[31\] " "Info: Register \"courseProject:inst\|RG2:inst46\|lpm_ff:lpm_ff_component\|dffs\[31\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "courseProject:inst\|RG2:inst46\|lpm_ff:lpm_ff_component\|dffs\[30\] " "Info: Register \"courseProject:inst\|RG2:inst46\|lpm_ff:lpm_ff_component\|dffs\[30\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "courseProject:inst\|RG2:inst46\|lpm_ff:lpm_ff_component\|dffs\[29\] " "Info: Register \"courseProject:inst\|RG2:inst46\|lpm_ff:lpm_ff_component\|dffs\[29\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "courseProject:inst\|RG2:inst46\|lpm_ff:lpm_ff_component\|dffs\[28\] " "Info: Register \"courseProject:inst\|RG2:inst46\|lpm_ff:lpm_ff_component\|dffs\[28\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "courseProject:inst\|RG2:inst46\|lpm_ff:lpm_ff_component\|dffs\[27\] " "Info: Register \"courseProject:inst\|RG2:inst46\|lpm_ff:lpm_ff_component\|dffs\[27\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "courseProject:inst\|RG2:inst46\|lpm_ff:lpm_ff_component\|dffs\[26\] " "Info: Register \"courseProject:inst\|RG2:inst46\|lpm_ff:lpm_ff_component\|dffs\[26\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "courseProject:inst\|RG2:inst46\|lpm_ff:lpm_ff_component\|dffs\[25\] " "Info: Register \"courseProject:inst\|RG2:inst46\|lpm_ff:lpm_ff_component\|dffs\[25\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "courseProject:inst\|RG2:inst46\|lpm_ff:lpm_ff_component\|dffs\[24\] " "Info: Register \"courseProject:inst\|RG2:inst46\|lpm_ff:lpm_ff_component\|dffs\[24\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "courseProject:inst\|RG2:inst46\|lpm_ff:lpm_ff_component\|dffs\[23\] " "Info: Register \"courseProject:inst\|RG2:inst46\|lpm_ff:lpm_ff_component\|dffs\[23\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "courseProject:inst\|RG2:inst46\|lpm_ff:lpm_ff_component\|dffs\[22\] " "Info: Register \"courseProject:inst\|RG2:inst46\|lpm_ff:lpm_ff_component\|dffs\[22\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "courseProject:inst\|RG2:inst46\|lpm_ff:lpm_ff_component\|dffs\[21\] " "Info: Register \"courseProject:inst\|RG2:inst46\|lpm_ff:lpm_ff_component\|dffs\[21\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "courseProject:inst\|RG2:inst46\|lpm_ff:lpm_ff_component\|dffs\[20\] " "Info: Register \"courseProject:inst\|RG2:inst46\|lpm_ff:lpm_ff_component\|dffs\[20\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "courseProject:inst\|RG2:inst46\|lpm_ff:lpm_ff_component\|dffs\[19\] " "Info: Register \"courseProject:inst\|RG2:inst46\|lpm_ff:lpm_ff_component\|dffs\[19\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "courseProject:inst\|RG2:inst46\|lpm_ff:lpm_ff_component\|dffs\[18\] " "Info: Register \"courseProject:inst\|RG2:inst46\|lpm_ff:lpm_ff_component\|dffs\[18\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "courseProject:inst\|RG2:inst46\|lpm_ff:lpm_ff_component\|dffs\[17\] " "Info: Register \"courseProject:inst\|RG2:inst46\|lpm_ff:lpm_ff_component\|dffs\[17\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "courseProject:inst\|RG2:inst46\|lpm_ff:lpm_ff_component\|dffs\[16\] " "Info: Register \"courseProject:inst\|RG2:inst46\|lpm_ff:lpm_ff_component\|dffs\[16\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "courseProject:inst\|RG2:inst46\|lpm_ff:lpm_ff_component\|dffs\[15\] " "Info: Register \"courseProject:inst\|RG2:inst46\|lpm_ff:lpm_ff_component\|dffs\[15\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "courseProject:inst\|RG2:inst46\|lpm_ff:lpm_ff_component\|dffs\[14\] " "Info: Register \"courseProject:inst\|RG2:inst46\|lpm_ff:lpm_ff_component\|dffs\[14\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "courseProject:inst\|RG2:inst46\|lpm_ff:lpm_ff_component\|dffs\[13\] " "Info: Register \"courseProject:inst\|RG2:inst46\|lpm_ff:lpm_ff_component\|dffs\[13\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "courseProject:inst\|RG2:inst46\|lpm_ff:lpm_ff_component\|dffs\[12\] " "Info: Register \"courseProject:inst\|RG2:inst46\|lpm_ff:lpm_ff_component\|dffs\[12\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "courseProject:inst\|RG2:inst46\|lpm_ff:lpm_ff_component\|dffs\[11\] " "Info: Register \"courseProject:inst\|RG2:inst46\|lpm_ff:lpm_ff_component\|dffs\[11\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "courseProject:inst\|RG2:inst46\|lpm_ff:lpm_ff_component\|dffs\[10\] " "Info: Register \"courseProject:inst\|RG2:inst46\|lpm_ff:lpm_ff_component\|dffs\[10\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "courseProject:inst\|RG2:inst46\|lpm_ff:lpm_ff_component\|dffs\[9\] " "Info: Register \"courseProject:inst\|RG2:inst46\|lpm_ff:lpm_ff_component\|dffs\[9\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "courseProject:inst\|RG2:inst46\|lpm_ff:lpm_ff_component\|dffs\[8\] " "Info: Register \"courseProject:inst\|RG2:inst46\|lpm_ff:lpm_ff_component\|dffs\[8\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "courseProject:inst\|RG2:inst46\|lpm_ff:lpm_ff_component\|dffs\[7\] " "Info: Register \"courseProject:inst\|RG2:inst46\|lpm_ff:lpm_ff_component\|dffs\[7\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "courseProject:inst\|RG2:inst46\|lpm_ff:lpm_ff_component\|dffs\[6\] " "Info: Register \"courseProject:inst\|RG2:inst46\|lpm_ff:lpm_ff_component\|dffs\[6\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "courseProject:inst\|RG2:inst46\|lpm_ff:lpm_ff_component\|dffs\[5\] " "Info: Register \"courseProject:inst\|RG2:inst46\|lpm_ff:lpm_ff_component\|dffs\[5\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "courseProject:inst\|RG2:inst46\|lpm_ff:lpm_ff_component\|dffs\[4\] " "Info: Register \"courseProject:inst\|RG2:inst46\|lpm_ff:lpm_ff_component\|dffs\[4\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "courseProject:inst\|RG2:inst46\|lpm_ff:lpm_ff_component\|dffs\[3\] " "Info: Register \"courseProject:inst\|RG2:inst46\|lpm_ff:lpm_ff_component\|dffs\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "courseProject:inst\|RG2:inst46\|lpm_ff:lpm_ff_component\|dffs\[2\] " "Info: Register \"courseProject:inst\|RG2:inst46\|lpm_ff:lpm_ff_component\|dffs\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "courseProject:inst\|RG2:inst46\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Info: Register \"courseProject:inst\|RG2:inst46\|lpm_ff:lpm_ff_component\|dffs\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "courseProject:inst\|RG2:inst46\|lpm_ff:lpm_ff_component\|dffs\[0\] " "Info: Register \"courseProject:inst\|RG2:inst46\|lpm_ff:lpm_ff_component\|dffs\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "courseProject:inst\|ResultShift:inst69\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[23\] " "Info: Register \"courseProject:inst\|ResultShift:inst69\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[23\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "courseProject:inst\|ResultShift:inst69\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[22\] " "Info: Register \"courseProject:inst\|ResultShift:inst69\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[22\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "courseProject:inst\|ResultShift:inst69\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[21\] " "Info: Register \"courseProject:inst\|ResultShift:inst69\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[21\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "courseProject:inst\|ResultShift:inst69\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[20\] " "Info: Register \"courseProject:inst\|ResultShift:inst69\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[20\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "courseProject:inst\|ResultShift:inst69\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[19\] " "Info: Register \"courseProject:inst\|ResultShift:inst69\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[19\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "courseProject:inst\|ResultShift:inst69\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[18\] " "Info: Register \"courseProject:inst\|ResultShift:inst69\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[18\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "courseProject:inst\|ResultShift:inst69\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[17\] " "Info: Register \"courseProject:inst\|ResultShift:inst69\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[17\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "courseProject:inst\|ResultShift:inst69\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[16\] " "Info: Register \"courseProject:inst\|ResultShift:inst69\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[16\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "courseProject:inst\|ResultShift:inst69\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[15\] " "Info: Register \"courseProject:inst\|ResultShift:inst69\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[15\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "courseProject:inst\|ResultShift:inst69\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[14\] " "Info: Register \"courseProject:inst\|ResultShift:inst69\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[14\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "courseProject:inst\|ResultShift:inst69\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[13\] " "Info: Register \"courseProject:inst\|ResultShift:inst69\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[13\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "courseProject:inst\|ResultShift:inst69\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[12\] " "Info: Register \"courseProject:inst\|ResultShift:inst69\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[12\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "courseProject:inst\|ResultShift:inst69\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[11\] " "Info: Register \"courseProject:inst\|ResultShift:inst69\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[11\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "courseProject:inst\|ResultShift:inst69\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[10\] " "Info: Register \"courseProject:inst\|ResultShift:inst69\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[10\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "courseProject:inst\|ResultShift:inst69\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[9\] " "Info: Register \"courseProject:inst\|ResultShift:inst69\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[9\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "courseProject:inst\|ResultShift:inst69\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[8\] " "Info: Register \"courseProject:inst\|ResultShift:inst69\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[8\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "courseProject:inst\|ResultShift:inst69\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[7\] " "Info: Register \"courseProject:inst\|ResultShift:inst69\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[7\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "courseProject:inst\|ResultShift:inst69\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[6\] " "Info: Register \"courseProject:inst\|ResultShift:inst69\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[6\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "courseProject:inst\|ResultShift:inst69\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[5\] " "Info: Register \"courseProject:inst\|ResultShift:inst69\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[5\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "courseProject:inst\|ResultShift:inst69\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[4\] " "Info: Register \"courseProject:inst\|ResultShift:inst69\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[4\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "courseProject:inst\|ResultShift:inst69\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[3\] " "Info: Register \"courseProject:inst\|ResultShift:inst69\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "courseProject:inst\|ResultShift:inst69\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[2\] " "Info: Register \"courseProject:inst\|ResultShift:inst69\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "courseProject:inst\|ResultShift:inst69\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[1\] " "Info: Register \"courseProject:inst\|ResultShift:inst69\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "courseProject:inst\|ResultShift:inst69\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[0\] " "Info: Register \"courseProject:inst\|ResultShift:inst69\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "courseProject:inst\|lpm_counter0:inst54\|lpm_counter:lpm_counter_component\|cntr_3rj:auto_generated\|counter_reg_bit\[6\] " "Info: Register \"courseProject:inst\|lpm_counter0:inst54\|lpm_counter:lpm_counter_component\|cntr_3rj:auto_generated\|counter_reg_bit\[6\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "courseProject:inst\|lpm_counter0:inst54\|lpm_counter:lpm_counter_component\|cntr_3rj:auto_generated\|counter_reg_bit\[5\] " "Info: Register \"courseProject:inst\|lpm_counter0:inst54\|lpm_counter:lpm_counter_component\|cntr_3rj:auto_generated\|counter_reg_bit\[5\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "courseProject:inst\|lpm_counter0:inst54\|lpm_counter:lpm_counter_component\|cntr_3rj:auto_generated\|counter_reg_bit\[4\] " "Info: Register \"courseProject:inst\|lpm_counter0:inst54\|lpm_counter:lpm_counter_component\|cntr_3rj:auto_generated\|counter_reg_bit\[4\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "courseProject:inst\|lpm_counter0:inst54\|lpm_counter:lpm_counter_component\|cntr_3rj:auto_generated\|counter_reg_bit\[3\] " "Info: Register \"courseProject:inst\|lpm_counter0:inst54\|lpm_counter:lpm_counter_component\|cntr_3rj:auto_generated\|counter_reg_bit\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "courseProject:inst\|lpm_counter0:inst54\|lpm_counter:lpm_counter_component\|cntr_3rj:auto_generated\|counter_reg_bit\[2\] " "Info: Register \"courseProject:inst\|lpm_counter0:inst54\|lpm_counter:lpm_counter_component\|cntr_3rj:auto_generated\|counter_reg_bit\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "courseProject:inst\|lpm_counter0:inst54\|lpm_counter:lpm_counter_component\|cntr_3rj:auto_generated\|counter_reg_bit\[1\] " "Info: Register \"courseProject:inst\|lpm_counter0:inst54\|lpm_counter:lpm_counter_component\|cntr_3rj:auto_generated\|counter_reg_bit\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "courseProject:inst\|lpm_counter0:inst54\|lpm_counter:lpm_counter_component\|cntr_3rj:auto_generated\|counter_reg_bit\[0\] " "Info: Register \"courseProject:inst\|lpm_counter0:inst54\|lpm_counter:lpm_counter_component\|cntr_3rj:auto_generated\|counter_reg_bit\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1}  } {  } 0 0 "%1!d! registers lost all their fanouts during netlist optimizations. The first %2!d! are displayed below." 0 0 "" 0 -1}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "test3 " "Warning: Ignored assignments for entity \"test3\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity test3 -section_id Top " "Warning: Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity test3 -section_id Top was ignored" {  } {  } 0 0 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity test3 -section_id Top " "Warning: Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity test3 -section_id Top was ignored" {  } {  } 0 0 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity test3 -section_id Top " "Warning: Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity test3 -section_id Top was ignored" {  } {  } 0 0 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_COLOR 16764057 -entity test3 -section_id Top " "Warning: Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity test3 -section_id Top was ignored" {  } {  } 0 0 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity test3 -section_id Top " "Warning: Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity test3 -section_id Top was ignored" {  } {  } 0 0 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity test3 -section_id Top " "Warning: Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity test3 -section_id Top was ignored" {  } {  } 0 0 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS REPLACE_CONFLICTING -entity test3 -section_id Top " "Warning: Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS REPLACE_CONFLICTING -entity test3 -section_id Top was ignored" {  } {  } 0 0 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity test3 -section_id Top " "Warning: Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity test3 -section_id Top was ignored" {  } {  } 0 0 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity test3 -section_id Top " "Warning: Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity test3 -section_id Top was ignored" {  } {  } 0 0 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity test3 -section_id Top " "Warning: Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity test3 -section_id Top was ignored" {  } {  } 0 0 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1}  } {  } 0 0 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "661 " "Info: Implemented 661 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Info: Implemented 4 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "11 " "Info: Implemented 11 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_BIDIRS" "8 " "Info: Implemented 8 bidirectional pins" {  } {  } 0 0 "Implemented %1!d! bidirectional pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "637 " "Info: Implemented 637 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Info: Implemented 1 PLLs" {  } {  } 0 0 "Implemented %1!d! PLLs" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 58 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 58 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "255 " "Info: Peak virtual memory: 255 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 24 16:15:24 2021 " "Info: Processing ended: Fri Dec 24 16:15:24 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Info: Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Info: Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 24 16:15:25 2021 " "Info: Processing started: Fri Dec 24 16:15:25 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Laba3_3oper -c Laba3_3oper " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off Laba3_3oper -c Laba3_3oper" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "Laba3_3oper EP3C5E144C8 " "Info: Selected device EP3C5E144C8 for design \"Laba3_3oper\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Info: Core supply voltage is 1.2V" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "altpll0:inst3\|altpll:altpll_component\|altpll_3q32:auto_generated\|pll1 Cyclone III PLL " "Info: Implemented PLL \"altpll0:inst3\|altpll:altpll_component\|altpll_3q32:auto_generated\|pll1\" as Cyclone III PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "altpll0:inst3\|altpll:altpll_component\|altpll_3q32:auto_generated\|clk\[0\] 1 25 0 0 " "Info: Implementing clock multiplication of 1, clock division of 25, and phase shift of 0 degrees (0 ps) for altpll0:inst3\|altpll:altpll_component\|altpll_3q32:auto_generated\|clk\[0\] port" {  } { { "db/altpll_3q32.tdf" "" { Text "C:/Users/student/Desktop/Lab3/Lab3Fullv2/db/altpll_3q32.tdf" 27 2 0 } }  } 0 0 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1}  } { { "db/altpll_3q32.tdf" "" { Text "C:/Users/student/Desktop/Lab3/Lab3Fullv2/db/altpll_3q32.tdf" 31 2 0 } }  } 0 0 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." {  } {  } 0 0 "Feature %1!s! is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C10E144C8 " "Info: Device EP3C10E144C8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C16E144C8 " "Info: Device EP3C16E144C8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C25E144C8 " "Info: Device EP3C25E144C8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Info: Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ 6 " "Info: Pin ~ALTERA_ASDO_DATA1~ is reserved at location 6" {  } { { "d:/programs/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/programs/altera/91sp2/quartus/bin/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "d:/programs/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/student/Desktop/Lab3/Lab3Fullv2/" 0 { } { { 0 { 0 ""} 0 1274 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ 8 " "Info: Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location 8" {  } { { "d:/programs/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/programs/altera/91sp2/quartus/bin/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "d:/programs/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/student/Desktop/Lab3/Lab3Fullv2/" 0 { } { { 0 { 0 ""} 0 1276 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ 12 " "Info: Pin ~ALTERA_DCLK~ is reserved at location 12" {  } { { "d:/programs/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/programs/altera/91sp2/quartus/bin/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "d:/programs/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/student/Desktop/Lab3/Lab3Fullv2/" 0 { } { { 0 { 0 ""} 0 1278 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ 13 " "Info: Pin ~ALTERA_DATA0~ is reserved at location 13" {  } { { "d:/programs/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/programs/altera/91sp2/quartus/bin/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "d:/programs/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/student/Desktop/Lab3/Lab3Fullv2/" 0 { } { { 0 { 0 ""} 0 1280 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ 101 " "Info: Pin ~ALTERA_nCEO~ is reserved at location 101" {  } { { "d:/programs/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/programs/altera/91sp2/quartus/bin/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "d:/programs/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/student/Desktop/Lab3/Lab3Fullv2/" 0 { } { { 0 { 0 ""} 0 1282 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Warning: Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 0 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "" 0 -1}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "1 23 " "Critical Warning: No exact pin location assignment(s) for 1 pins of 23 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DIV10 " "Info: Pin DIV10 not assigned to an exact location on the device" {  } { { "d:/programs/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/programs/altera/91sp2/quartus/bin/pin_planner.ppl" { DIV10 } } } { "Laba3_3oper.bdf" "" { Schematic "C:/Users/student/Desktop/Lab3/Lab3Fullv2/Laba3_3oper.bdf" { { 216 632 808 232 "DIV10" "" } } } } { "d:/programs/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DIV10 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/student/Desktop/Lab3/Lab3Fullv2/" 0 { } { { 0 { 0 ""} 0 634 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1}  } {  } 1 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "TimeQuest " "Info: Timing-driven compilation is using the TimeQuest Timing Analyzer" {  } {  } 0 0 "Timing-driven compilation is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Laba3_3oper.sdc " "Critical Warning: Synopsys Design Constraints File file not found: 'Laba3_3oper.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 0 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "generated clocks " "Info: No user constrained generated clocks found in the design" {  } {  } 0 0 "No user constrained %1!s! found in the design" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "Info: No user constrained base clocks found in the design" {  } {  } 0 0 "No user constrained %1!s! found in the design" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "Info: No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 0 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty " "Info: Deriving Clock Uncertainty" { { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:isntx\|Z_ALTERA_SYNTHESIZED\}\] -rise_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:isntx\|Z_ALTERA_SYNTHESIZED\}\] -rise_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:isntx\|Z_ALTERA_SYNTHESIZED\}\] -fall_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:isntx\|Z_ALTERA_SYNTHESIZED\}\] -fall_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:isntx\|Z_ALTERA_SYNTHESIZED\}\] -rise_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:isntx\|Z_ALTERA_SYNTHESIZED\}\] -rise_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:isntx\|Z_ALTERA_SYNTHESIZED\}\] -fall_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:isntx\|Z_ALTERA_SYNTHESIZED\}\] -fall_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:isntx\|Z_ALTERA_SYNTHESIZED\}\] -rise_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:isntx\|Z_ALTERA_SYNTHESIZED\}\] -rise_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:isntx\|Z_ALTERA_SYNTHESIZED\}\] -fall_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:isntx\|Z_ALTERA_SYNTHESIZED\}\] -fall_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:isntx\|Z_ALTERA_SYNTHESIZED\}\] -rise_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:isntx\|Z_ALTERA_SYNTHESIZED\}\] -rise_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:isntx\|Z_ALTERA_SYNTHESIZED\}\] -fall_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:isntx\|Z_ALTERA_SYNTHESIZED\}\] -fall_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -rise_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -rise_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -fall_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -fall_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -rise_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -rise_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -fall_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -fall_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -rise_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -rise_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -fall_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -fall_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -rise_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -rise_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -fall_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -fall_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -rise_to \[get_clocks \{clk_25mhz\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -rise_to \[get_clocks \{clk_25mhz\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -fall_to \[get_clocks \{clk_25mhz\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -fall_to \[get_clocks \{clk_25mhz\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -rise_to \[get_clocks \{clk_25mhz\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -rise_to \[get_clocks \{clk_25mhz\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -fall_to \[get_clocks \{clk_25mhz\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -fall_to \[get_clocks \{clk_25mhz\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -rise_to \[get_clocks \{clk_25mhz\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -rise_to \[get_clocks \{clk_25mhz\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -fall_to \[get_clocks \{clk_25mhz\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -fall_to \[get_clocks \{clk_25mhz\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -rise_to \[get_clocks \{clk_25mhz\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -rise_to \[get_clocks \{clk_25mhz\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -fall_to \[get_clocks \{clk_25mhz\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -fall_to \[get_clocks \{clk_25mhz\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[3\]\}\] -rise_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[3\]\}\] -rise_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[3\]\}\] -fall_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[3\]\}\] -fall_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[3\]\}\] -rise_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[3\]\}\] -rise_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[3\]\}\] -fall_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[3\]\}\] -fall_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[3\]\}\] -rise_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[3\]\}\] -rise_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[3\]\}\] -fall_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[3\]\}\] -fall_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[3\]\}\] -rise_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[3\]\}\] -rise_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[3\]\}\] -fall_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[3\]\}\] -fall_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[0\]\}\] -rise_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[0\]\}\] -rise_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[0\]\}\] -fall_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[0\]\}\] -fall_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[0\]\}\] -rise_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[0\]\}\] -rise_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[0\]\}\] -fall_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[0\]\}\] -fall_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[0\]\}\] -rise_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[0\]\}\] -rise_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[0\]\}\] -fall_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[0\]\}\] -fall_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[0\]\}\] -rise_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[0\]\}\] -rise_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[0\]\}\] -fall_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[0\]\}\] -fall_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{USBBridge:isntx\|Z_ALTERA_SYNTHESIZED\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{USBBridge:isntx\|Z_ALTERA_SYNTHESIZED\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{USBBridge:isntx\|Z_ALTERA_SYNTHESIZED\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{USBBridge:isntx\|Z_ALTERA_SYNTHESIZED\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{USBBridge:isntx\|Z_ALTERA_SYNTHESIZED\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{USBBridge:isntx\|Z_ALTERA_SYNTHESIZED\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{USBBridge:isntx\|Z_ALTERA_SYNTHESIZED\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{USBBridge:isntx\|Z_ALTERA_SYNTHESIZED\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{USBBridge:isntx\|Z_ALTERA_SYNTHESIZED\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{USBBridge:isntx\|Z_ALTERA_SYNTHESIZED\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{USBBridge:isntx\|Z_ALTERA_SYNTHESIZED\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{USBBridge:isntx\|Z_ALTERA_SYNTHESIZED\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{USBBridge:isntx\|Z_ALTERA_SYNTHESIZED\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{USBBridge:isntx\|Z_ALTERA_SYNTHESIZED\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{USBBridge:isntx\|Z_ALTERA_SYNTHESIZED\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{USBBridge:isntx\|Z_ALTERA_SYNTHESIZED\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[3\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[3\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[3\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[3\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[3\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[3\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[3\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[3\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[3\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[3\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[3\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[3\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[3\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[3\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[3\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[3\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk_25mhz\}\] -rise_to \[get_clocks \{RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[3\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk_25mhz\}\] -rise_to \[get_clocks \{RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[3\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk_25mhz\}\] -fall_to \[get_clocks \{RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[3\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk_25mhz\}\] -fall_to \[get_clocks \{RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[3\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk_25mhz\}\] -rise_to \[get_clocks \{RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[3\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk_25mhz\}\] -rise_to \[get_clocks \{RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[3\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk_25mhz\}\] -fall_to \[get_clocks \{RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[3\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk_25mhz\}\] -fall_to \[get_clocks \{RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[3\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk_25mhz\}\] -rise_to \[get_clocks \{RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[3\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk_25mhz\}\] -rise_to \[get_clocks \{RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[3\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk_25mhz\}\] -fall_to \[get_clocks \{RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[3\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk_25mhz\}\] -fall_to \[get_clocks \{RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[3\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk_25mhz\}\] -rise_to \[get_clocks \{RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[3\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk_25mhz\}\] -rise_to \[get_clocks \{RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[3\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk_25mhz\}\] -fall_to \[get_clocks \{RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[3\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk_25mhz\}\] -fall_to \[get_clocks \{RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[3\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altpll0:inst3\|altpll:altpll_component\|altpll_3q32:auto_generated\|clk\[0\] (placed in counter C0 of PLL_1) " "Info: Automatically promoted node altpll0:inst3\|altpll:altpll_component\|altpll_3q32:auto_generated\|clk\[0\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "db/altpll_3q32.tdf" "" { Text "C:/Users/student/Desktop/Lab3/Lab3Fullv2/db/altpll_3q32.tdf" 31 2 0 } } { "d:/programs/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { altpll0:inst3|altpll:altpll_component|altpll_3q32:auto_generated|clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/student/Desktop/Lab3/Lab3Fullv2/" 0 { } { { 0 { 0 ""} 0 139 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk_25mhz~input (placed in PIN 22 (CLK0, DIFFCLK_0p)) " "Info: Automatically promoted node clk_25mhz~input (placed in PIN 22 (CLK0, DIFFCLK_0p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[6\] " "Info: Destination node RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[6\]" {  } { { "lpm_ff.tdf" "" { Text "d:/programs/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } } { "d:/programs/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegA:inst9|lpm_ff:lpm_ff_component|dffs[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/student/Desktop/Lab3/Lab3Fullv2/" 0 { } { { 0 { 0 ""} 0 131 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "Laba3_3oper.bdf" "" { Schematic "C:/Users/student/Desktop/Lab3/Lab3Fullv2/Laba3_3oper.bdf" { { 176 848 1016 192 "clk_25mhz" "" } { 168 1016 1112 184 "clk_25mhz" "" } { 808 1072 1184 824 "clk_25mhz" "" } } } } { "d:/programs/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_25mhz~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/student/Desktop/Lab3/Lab3Fullv2/" 0 { } { { 0 { 0 ""} 0 1270 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "USBBridge:isntx\|USB_MUX1x2:b2v_inst116\|lpm_mux:LPM_MUX_component\|mux_96e:auto_generated\|result_node\[0\]  " "Info: Automatically promoted node USBBridge:isntx\|USB_MUX1x2:b2v_inst116\|lpm_mux:LPM_MUX_component\|mux_96e:auto_generated\|result_node\[0\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[10\] " "Info: Destination node RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[10\]" {  } { { "lpm_ff.tdf" "" { Text "d:/programs/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } } { "d:/programs/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegA:inst9|lpm_ff:lpm_ff_component|dffs[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/student/Desktop/Lab3/Lab3Fullv2/" 0 { } { { 0 { 0 ""} 0 127 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[7\] " "Info: Destination node RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[7\]" {  } { { "lpm_ff.tdf" "" { Text "d:/programs/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } } { "d:/programs/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegA:inst9|lpm_ff:lpm_ff_component|dffs[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/student/Desktop/Lab3/Lab3Fullv2/" 0 { } { { 0 { 0 ""} 0 130 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[6\] " "Info: Destination node RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[6\]" {  } { { "lpm_ff.tdf" "" { Text "d:/programs/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } } { "d:/programs/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegA:inst9|lpm_ff:lpm_ff_component|dffs[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/student/Desktop/Lab3/Lab3Fullv2/" 0 { } { { 0 { 0 ""} 0 131 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[5\] " "Info: Destination node RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[5\]" {  } { { "lpm_ff.tdf" "" { Text "d:/programs/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } } { "d:/programs/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegA:inst9|lpm_ff:lpm_ff_component|dffs[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/student/Desktop/Lab3/Lab3Fullv2/" 0 { } { { 0 { 0 ""} 0 132 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[4\] " "Info: Destination node RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[4\]" {  } { { "lpm_ff.tdf" "" { Text "d:/programs/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } } { "d:/programs/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegA:inst9|lpm_ff:lpm_ff_component|dffs[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/student/Desktop/Lab3/Lab3Fullv2/" 0 { } { { 0 { 0 ""} 0 133 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[3\] " "Info: Destination node RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[3\]" {  } { { "lpm_ff.tdf" "" { Text "d:/programs/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } } { "d:/programs/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegA:inst9|lpm_ff:lpm_ff_component|dffs[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/student/Desktop/Lab3/Lab3Fullv2/" 0 { } { { 0 { 0 ""} 0 134 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[2\] " "Info: Destination node RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[2\]" {  } { { "lpm_ff.tdf" "" { Text "d:/programs/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } } { "d:/programs/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/student/Desktop/Lab3/Lab3Fullv2/" 0 { } { { 0 { 0 ""} 0 135 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Info: Destination node RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[1\]" {  } { { "lpm_ff.tdf" "" { Text "d:/programs/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } } { "d:/programs/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/student/Desktop/Lab3/Lab3Fullv2/" 0 { } { { 0 { 0 ""} 0 136 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[0\] " "Info: Destination node RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[0\]" {  } { { "lpm_ff.tdf" "" { Text "d:/programs/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } } { "d:/programs/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegA:inst9|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/student/Desktop/Lab3/Lab3Fullv2/" 0 { } { { 0 { 0 ""} 0 137 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[8\] " "Info: Destination node RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[8\]" {  } { { "lpm_ff.tdf" "" { Text "d:/programs/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } } { "d:/programs/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegA:inst9|lpm_ff:lpm_ff_component|dffs[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/student/Desktop/Lab3/Lab3Fullv2/" 0 { } { { 0 { 0 ""} 0 129 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Info: Non-global destination nodes limited to 10 nodes" {  } {  } 0 0 "Non-global destination nodes limited to %1!d! nodes" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "db/mux_96e.tdf" "" { Text "C:/Users/student/Desktop/Lab3/Lab3Fullv2/db/mux_96e.tdf" 29 13 0 } } { "d:/programs/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { USBBridge:isntx|USB_MUX1x2:b2v_inst116|lpm_mux:LPM_MUX_component|mux_96e:auto_generated|result_node[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/student/Desktop/Lab3/Lab3Fullv2/" 0 { } { { 0 { 0 ""} 0 212 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "USBBridge:isntx\|USBRDn  " "Info: Automatically promoted node USBBridge:isntx\|USBRDn " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "usb_rdn~output " "Info: Destination node usb_rdn~output" {  } { { "Laba3_3oper.bdf" "" { Schematic "C:/Users/student/Desktop/Lab3/Lab3Fullv2/Laba3_3oper.bdf" { { 554 1456 1632 570 "usb_rdn" "" } } } } { "d:/programs/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { usb_rdn~output } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/student/Desktop/Lab3/Lab3Fullv2/" 0 { } { { 0 { 0 ""} 0 1242 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "USBBridge:isntx\|DOStrobes\[1\] " "Info: Destination node USBBridge:isntx\|DOStrobes\[1\]" {  } { { "files/USBBridge.vhd" "" { Text "C:/Users/student/Desktop/Lab3/Lab3Fullv2/files/USBBridge.vhd" 376 -1 0 } } { "d:/programs/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { USBBridge:isntx|DOStrobes[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/student/Desktop/Lab3/Lab3Fullv2/" 0 { } { { 0 { 0 ""} 0 224 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "USBBridge:isntx\|USB_RG8E:b2v_inst11\|DO_ALTERA_SYNTHESIZED\[0\] " "Info: Destination node USBBridge:isntx\|USB_RG8E:b2v_inst11\|DO_ALTERA_SYNTHESIZED\[0\]" {  } { { "files/USB_RG8E.vhd" "" { Text "C:/Users/student/Desktop/Lab3/Lab3Fullv2/files/USB_RG8E.vhd" 45 -1 0 } } { "d:/programs/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { USBBridge:isntx|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/student/Desktop/Lab3/Lab3Fullv2/" 0 { } { { 0 { 0 ""} 0 791 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "files/USBBridge.vhd" "" { Text "C:/Users/student/Desktop/Lab3/Lab3Fullv2/files/USBBridge.vhd" 211 -1 0 } } { "d:/programs/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { USBBridge:isntx|USBRDn } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/student/Desktop/Lab3/Lab3Fullv2/" 0 { } { { 0 { 0 ""} 0 234 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "USBBridge:isntx\|Z_ALTERA_SYNTHESIZED  " "Info: Automatically promoted node USBBridge:isntx\|Z_ALTERA_SYNTHESIZED " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "USBBridge:isntx\|Z_ALTERA_SYNTHESIZED~0 " "Info: Destination node USBBridge:isntx\|Z_ALTERA_SYNTHESIZED~0" {  } { { "files/USBBridge.vhd" "" { Text "C:/Users/student/Desktop/Lab3/Lab3Fullv2/files/USBBridge.vhd" 442 -1 0 } } { "d:/programs/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { USBBridge:isntx|Z_ALTERA_SYNTHESIZED~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/student/Desktop/Lab3/Lab3Fullv2/" 0 { } { { 0 { 0 ""} 0 1145 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "USBBridge:isntx\|DFFE_inst33~0 " "Info: Destination node USBBridge:isntx\|DFFE_inst33~0" {  } { { "files/USBBridge.vhd" "" { Text "C:/Users/student/Desktop/Lab3/Lab3Fullv2/files/USBBridge.vhd" 229 -1 0 } } { "d:/programs/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { USBBridge:isntx|DFFE_inst33~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/student/Desktop/Lab3/Lab3Fullv2/" 0 { } { { 0 { 0 ""} 0 1206 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "files/USBBridge.vhd" "" { Text "C:/Users/student/Desktop/Lab3/Lab3Fullv2/files/USBBridge.vhd" 442 -1 0 } } { "d:/programs/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { USBBridge:isntx|Z_ALTERA_SYNTHESIZED } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/student/Desktop/Lab3/Lab3Fullv2/" 0 { } { { 0 { 0 ""} 0 230 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "courseProject:inst\|inst12  " "Info: Automatically promoted node courseProject:inst\|inst12 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "../Ырср1/courseProject.bdf" "" { Schematic "C:/Users/student/Desktop/Lab3/Ырср1/courseProject.bdf" { { 440 616 680 488 "inst12" "" } } } } { "d:/programs/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { courseProject:inst|inst12 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/student/Desktop/Lab3/Lab3Fullv2/" 0 { } { { 0 { 0 ""} 0 610 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "mode_usb_n~input (placed in PIN 23 (CLK1, DIFFCLK_0n)) " "Info: Automatically promoted node mode_usb_n~input (placed in PIN 23 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "usb_rdn~output " "Info: Destination node usb_rdn~output" {  } { { "Laba3_3oper.bdf" "" { Schematic "C:/Users/student/Desktop/Lab3/Lab3Fullv2/Laba3_3oper.bdf" { { 554 1456 1632 570 "usb_rdn" "" } } } } { "d:/programs/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { usb_rdn~output } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/student/Desktop/Lab3/Lab3Fullv2/" 0 { } { { 0 { 0 ""} 0 1242 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "usb_wr~output " "Info: Destination node usb_wr~output" {  } { { "Laba3_3oper.bdf" "" { Schematic "C:/Users/student/Desktop/Lab3/Lab3Fullv2/Laba3_3oper.bdf" { { 538 1456 1632 554 "usb_wr" "" } } } } { "d:/programs/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { usb_wr~output } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/student/Desktop/Lab3/Lab3Fullv2/" 0 { } { { 0 { 0 ""} 0 1241 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "USBBridge:isntx\|SYNTHESIZED_WIRE_13 " "Info: Destination node USBBridge:isntx\|SYNTHESIZED_WIRE_13" {  } { { "files/USBBridge.vhd" "" { Text "C:/Users/student/Desktop/Lab3/Lab3Fullv2/files/USBBridge.vhd" 226 -1 0 } } { "d:/programs/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { USBBridge:isntx|SYNTHESIZED_WIRE_13 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/student/Desktop/Lab3/Lab3Fullv2/" 0 { } { { 0 { 0 ""} 0 233 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "USBBridge:isntx\|SYNTHESIZED_WIRE_33~0 " "Info: Destination node USBBridge:isntx\|SYNTHESIZED_WIRE_33~0" {  } { { "d:/programs/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { USBBridge:isntx|SYNTHESIZED_WIRE_33~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/student/Desktop/Lab3/Lab3Fullv2/" 0 { } { { 0 { 0 ""} 0 1083 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "USBBridge:isntx\|SYNTHESIZED_WIRE_31~0 " "Info: Destination node USBBridge:isntx\|SYNTHESIZED_WIRE_31~0" {  } { { "d:/programs/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { USBBridge:isntx|SYNTHESIZED_WIRE_31~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/student/Desktop/Lab3/Lab3Fullv2/" 0 { } { { 0 { 0 ""} 0 1085 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "Laba3_3oper.bdf" "" { Schematic "C:/Users/student/Desktop/Lab3/Lab3Fullv2/Laba3_3oper.bdf" { { 458 872 1040 474 "mode_usb_n" "" } } } } { "d:/programs/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { mode_usb_n~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/student/Desktop/Lab3/Lab3Fullv2/" 0 { } { { 0 { 0 ""} 0 1269 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "1 unused 2.5V 0 1 0 " "Info: Number of I/O pins in group: 1 (unused VREF, 2.5V VCCIO, 0 input, 1 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "Info: I/O standards used: 2.5 V." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 6 7 " "Info: I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 6 total pin(s) used --  7 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use 3.3V 5 3 " "Info: I/O bank number 2 does not use VREF pins and has 3.3V VCCIO pins. 5 total pin(s) used --  3 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use 3.3V 8 3 " "Info: I/O bank number 3 does not use VREF pins and has 3.3V VCCIO pins. 8 total pin(s) used --  3 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use 3.3V 6 8 " "Info: I/O bank number 4 does not use VREF pins and has 3.3V VCCIO pins. 6 total pin(s) used --  8 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 14 " "Info: I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  14 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use 3.3V 2 8 " "Info: I/O bank number 6 does not use VREF pins and has 3.3V VCCIO pins. 2 total pin(s) used --  8 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 13 " "Info: I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  13 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 12 " "Info: I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  12 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Warning: Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sw\[0\] " "Warning: Node \"sw\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/programs/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "sw\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sw\[1\] " "Warning: Node \"sw\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/programs/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "sw\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sw\[2\] " "Warning: Node \"sw\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/programs/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "sw\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sw\[3\] " "Warning: Node \"sw\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/programs/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "sw\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sw\[4\] " "Warning: Node \"sw\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/programs/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "sw\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sw\[5\] " "Warning: Node \"sw\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/programs/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "sw\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sw\[6\] " "Warning: Node \"sw\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/programs/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "sw\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sw\[7\] " "Warning: Node \"sw\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/programs/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "sw\[7\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1}  } {  } 0 0 "Ignored locations or region assignments to the following nodes" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Info: Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "2 " "Info: Average interconnect usage is 2% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "7 X11_Y12 X22_Y24 " "Info: Peak interconnect usage is 7% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Info: Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Warning: Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 0 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "14 " "Warning: 14 pins must meet Altera requirements for 3.3, 3.0, and 2.5-V interfaces. Refer to the device Application Note 447 (Interfacing Cyclone&nbsp;III Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems)." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "usb_wr 3.3-V LVTTL 98 " "Info: Pin usb_wr uses I/O standard 3.3-V LVTTL at 98" {  } { { "d:/programs/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/programs/altera/91sp2/quartus/bin/pin_planner.ppl" { usb_wr } } } { "d:/programs/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/programs/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "usb_wr" } } } } { "Laba3_3oper.bdf" "" { Schematic "C:/Users/student/Desktop/Lab3/Lab3Fullv2/Laba3_3oper.bdf" { { 538 1456 1632 554 "usb_wr" "" } } } } { "d:/programs/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { usb_wr } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/student/Desktop/Lab3/Lab3Fullv2/" 0 { } { { 0 { 0 ""} 0 643 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "usb_rdn 3.3-V LVTTL 43 " "Info: Pin usb_rdn uses I/O standard 3.3-V LVTTL at 43" {  } { { "d:/programs/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/programs/altera/91sp2/quartus/bin/pin_planner.ppl" { usb_rdn } } } { "d:/programs/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/programs/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "usb_rdn" } } } } { "Laba3_3oper.bdf" "" { Schematic "C:/Users/student/Desktop/Lab3/Lab3Fullv2/Laba3_3oper.bdf" { { 554 1456 1632 570 "usb_rdn" "" } } } } { "d:/programs/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { usb_rdn } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/student/Desktop/Lab3/Lab3Fullv2/" 0 { } { { 0 { 0 ""} 0 644 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "usb_d\[7\] 3.3-V LVTTL 31 " "Info: Pin usb_d\[7\] uses I/O standard 3.3-V LVTTL at 31" {  } { { "d:/programs/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/programs/altera/91sp2/quartus/bin/pin_planner.ppl" { usb_d[7] } } } { "d:/programs/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/programs/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "usb_d\[7\]" } } } } { "Laba3_3oper.bdf" "" { Schematic "C:/Users/student/Desktop/Lab3/Lab3Fullv2/Laba3_3oper.bdf" { { 570 1456 1632 586 "usb_d\[7..0\]" "" } } } } { "d:/programs/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { usb_d[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/student/Desktop/Lab3/Lab3Fullv2/" 0 { } { { 0 { 0 ""} 0 618 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "usb_d\[6\] 3.3-V LVTTL 28 " "Info: Pin usb_d\[6\] uses I/O standard 3.3-V LVTTL at 28" {  } { { "d:/programs/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/programs/altera/91sp2/quartus/bin/pin_planner.ppl" { usb_d[6] } } } { "d:/programs/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/programs/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "usb_d\[6\]" } } } } { "Laba3_3oper.bdf" "" { Schematic "C:/Users/student/Desktop/Lab3/Lab3Fullv2/Laba3_3oper.bdf" { { 570 1456 1632 586 "usb_d\[7..0\]" "" } } } } { "d:/programs/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { usb_d[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/student/Desktop/Lab3/Lab3Fullv2/" 0 { } { { 0 { 0 ""} 0 619 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "usb_d\[5\] 3.3-V LVTTL 30 " "Info: Pin usb_d\[5\] uses I/O standard 3.3-V LVTTL at 30" {  } { { "d:/programs/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/programs/altera/91sp2/quartus/bin/pin_planner.ppl" { usb_d[5] } } } { "d:/programs/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/programs/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "usb_d\[5\]" } } } } { "Laba3_3oper.bdf" "" { Schematic "C:/Users/student/Desktop/Lab3/Lab3Fullv2/Laba3_3oper.bdf" { { 570 1456 1632 586 "usb_d\[7..0\]" "" } } } } { "d:/programs/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { usb_d[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/student/Desktop/Lab3/Lab3Fullv2/" 0 { } { { 0 { 0 ""} 0 620 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "usb_d\[4\] 3.3-V LVTTL 50 " "Info: Pin usb_d\[4\] uses I/O standard 3.3-V LVTTL at 50" {  } { { "d:/programs/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/programs/altera/91sp2/quartus/bin/pin_planner.ppl" { usb_d[4] } } } { "d:/programs/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/programs/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "usb_d\[4\]" } } } } { "Laba3_3oper.bdf" "" { Schematic "C:/Users/student/Desktop/Lab3/Lab3Fullv2/Laba3_3oper.bdf" { { 570 1456 1632 586 "usb_d\[7..0\]" "" } } } } { "d:/programs/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { usb_d[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/student/Desktop/Lab3/Lab3Fullv2/" 0 { } { { 0 { 0 ""} 0 621 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "usb_d\[3\] 3.3-V LVTTL 44 " "Info: Pin usb_d\[3\] uses I/O standard 3.3-V LVTTL at 44" {  } { { "d:/programs/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/programs/altera/91sp2/quartus/bin/pin_planner.ppl" { usb_d[3] } } } { "d:/programs/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/programs/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "usb_d\[3\]" } } } } { "Laba3_3oper.bdf" "" { Schematic "C:/Users/student/Desktop/Lab3/Lab3Fullv2/Laba3_3oper.bdf" { { 570 1456 1632 586 "usb_d\[7..0\]" "" } } } } { "d:/programs/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { usb_d[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/student/Desktop/Lab3/Lab3Fullv2/" 0 { } { { 0 { 0 ""} 0 622 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "usb_d\[2\] 3.3-V LVTTL 33 " "Info: Pin usb_d\[2\] uses I/O standard 3.3-V LVTTL at 33" {  } { { "d:/programs/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/programs/altera/91sp2/quartus/bin/pin_planner.ppl" { usb_d[2] } } } { "d:/programs/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/programs/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "usb_d\[2\]" } } } } { "Laba3_3oper.bdf" "" { Schematic "C:/Users/student/Desktop/Lab3/Lab3Fullv2/Laba3_3oper.bdf" { { 570 1456 1632 586 "usb_d\[7..0\]" "" } } } } { "d:/programs/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { usb_d[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/student/Desktop/Lab3/Lab3Fullv2/" 0 { } { { 0 { 0 ""} 0 623 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "usb_d\[1\] 3.3-V LVTTL 32 " "Info: Pin usb_d\[1\] uses I/O standard 3.3-V LVTTL at 32" {  } { { "d:/programs/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/programs/altera/91sp2/quartus/bin/pin_planner.ppl" { usb_d[1] } } } { "d:/programs/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/programs/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "usb_d\[1\]" } } } } { "Laba3_3oper.bdf" "" { Schematic "C:/Users/student/Desktop/Lab3/Lab3Fullv2/Laba3_3oper.bdf" { { 570 1456 1632 586 "usb_d\[7..0\]" "" } } } } { "d:/programs/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { usb_d[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/student/Desktop/Lab3/Lab3Fullv2/" 0 { } { { 0 { 0 ""} 0 624 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "usb_d\[0\] 3.3-V LVTTL 38 " "Info: Pin usb_d\[0\] uses I/O standard 3.3-V LVTTL at 38" {  } { { "d:/programs/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/programs/altera/91sp2/quartus/bin/pin_planner.ppl" { usb_d[0] } } } { "d:/programs/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/programs/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "usb_d\[0\]" } } } } { "Laba3_3oper.bdf" "" { Schematic "C:/Users/student/Desktop/Lab3/Lab3Fullv2/Laba3_3oper.bdf" { { 570 1456 1632 586 "usb_d\[7..0\]" "" } } } } { "d:/programs/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { usb_d[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/student/Desktop/Lab3/Lab3Fullv2/" 0 { } { { 0 { 0 ""} 0 625 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "mode_usb_n 3.3-V LVTTL 23 " "Info: Pin mode_usb_n uses I/O standard 3.3-V LVTTL at 23" {  } { { "d:/programs/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/programs/altera/91sp2/quartus/bin/pin_planner.ppl" { mode_usb_n } } } { "d:/programs/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/programs/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "mode_usb_n" } } } } { "Laba3_3oper.bdf" "" { Schematic "C:/Users/student/Desktop/Lab3/Lab3Fullv2/Laba3_3oper.bdf" { { 458 872 1040 474 "mode_usb_n" "" } } } } { "d:/programs/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { mode_usb_n } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/student/Desktop/Lab3/Lab3Fullv2/" 0 { } { { 0 { 0 ""} 0 636 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "clk_25mhz 3.3-V LVTTL 22 " "Info: Pin clk_25mhz uses I/O standard 3.3-V LVTTL at 22" {  } { { "d:/programs/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/programs/altera/91sp2/quartus/bin/pin_planner.ppl" { clk_25mhz } } } { "d:/programs/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/programs/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk_25mhz" } } } } { "Laba3_3oper.bdf" "" { Schematic "C:/Users/student/Desktop/Lab3/Lab3Fullv2/Laba3_3oper.bdf" { { 176 848 1016 192 "clk_25mhz" "" } { 168 1016 1112 184 "clk_25mhz" "" } { 808 1072 1184 824 "clk_25mhz" "" } } } } { "d:/programs/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_25mhz } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/student/Desktop/Lab3/Lab3Fullv2/" 0 { } { { 0 { 0 ""} 0 635 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "usb_txen 2.5 V 42 " "Info: Pin usb_txen uses I/O standard 2.5 V at 42" {  } { { "d:/programs/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/programs/altera/91sp2/quartus/bin/pin_planner.ppl" { usb_txen } } } { "d:/programs/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/programs/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "usb_txen" } } } } { "Laba3_3oper.bdf" "" { Schematic "C:/Users/student/Desktop/Lab3/Lab3Fullv2/Laba3_3oper.bdf" { { 474 872 1040 490 "usb_txen" "" } } } } { "d:/programs/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { usb_txen } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/student/Desktop/Lab3/Lab3Fullv2/" 0 { } { { 0 { 0 ""} 0 637 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "usb_rxfn 3.3-V LVTTL 39 " "Info: Pin usb_rxfn uses I/O standard 3.3-V LVTTL at 39" {  } { { "d:/programs/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/programs/altera/91sp2/quartus/bin/pin_planner.ppl" { usb_rxfn } } } { "d:/programs/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/programs/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "usb_rxfn" } } } } { "Laba3_3oper.bdf" "" { Schematic "C:/Users/student/Desktop/Lab3/Lab3Fullv2/Laba3_3oper.bdf" { { 490 872 1040 506 "usb_rxfn" "" } } } } { "d:/programs/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { usb_rxfn } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/student/Desktop/Lab3/Lab3Fullv2/" 0 { } { { 0 { 0 ""} 0 638 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!d! pins must meet Altera requirements for 3.3, 3.0, and 2.5-V interfaces. Refer to the device Application Note 447 (Interfacing Cyclone&nbsp;III Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems)." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 15 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 15 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "252 " "Info: Peak virtual memory: 252 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 24 16:15:30 2021 " "Info: Processing ended: Fri Dec 24 16:15:30 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Info: Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Info: Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 24 16:15:31 2021 " "Info: Processing started: Fri Dec 24 16:15:31 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Laba3_3oper -c Laba3_3oper " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off Laba3_3oper -c Laba3_3oper" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II " "Info: Running Quartus II TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 24 16:15:31 2021 " "Info: Processing started: Fri Dec 24 16:15:31 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Laba3_3oper -c Laba3_3oper " "Info: Command: quartus_sta Laba3_3oper -c Laba3_3oper" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "" 0 -1}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "test3 " "Warning: Ignored assignments for entity \"test3\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity test3 -section_id Top " "Warning: Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity test3 -section_id Top was ignored" {  } {  } 0 0 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity test3 -section_id Top " "Warning: Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity test3 -section_id Top was ignored" {  } {  } 0 0 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity test3 -section_id Top " "Warning: Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity test3 -section_id Top was ignored" {  } {  } 0 0 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_COLOR 16764057 -entity test3 -section_id Top " "Warning: Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity test3 -section_id Top was ignored" {  } {  } 0 0 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity test3 -section_id Top " "Warning: Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity test3 -section_id Top was ignored" {  } {  } 0 0 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity test3 -section_id Top " "Warning: Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity test3 -section_id Top was ignored" {  } {  } 0 0 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS REPLACE_CONFLICTING -entity test3 -section_id Top " "Warning: Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS REPLACE_CONFLICTING -entity test3 -section_id Top was ignored" {  } {  } 0 0 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity test3 -section_id Top " "Warning: Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity test3 -section_id Top was ignored" {  } {  } 0 0 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity test3 -section_id Top " "Warning: Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity test3 -section_id Top was ignored" {  } {  } 0 0 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity test3 -section_id Top " "Warning: Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity test3 -section_id Top was ignored" {  } {  } 0 0 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1}  } {  } 0 0 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Info: Core supply voltage is 1.2V" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info: Writing out detailed assembly data for power analysis" {  } {  } 0 0 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Laba3_3oper.sdc " "Critical Warning: Synopsys Design Constraints File file not found: 'Laba3_3oper.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 0 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "generated clocks \"derive_pll_clocks -create_base_clocks\" " "Info: No user constrained generated clocks found in the design. Calling \"derive_pll_clocks -create_base_clocks\"" {  } {  } 0 0 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL Clocks " "Info: Deriving PLL Clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 40.000 -waveform \{0.000 20.000\} -name clk_25mhz clk_25mhz " "Info: create_clock -period 40.000 -waveform \{0.000 20.000\} -name clk_25mhz clk_25mhz" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{inst3\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 25 -duty_cycle 50.00 -name \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "Info: create_generated_clock -source \{inst3\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 25 -duty_cycle 50.00 -name \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "Info: No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 0 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Info: Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name USBBridge:isntx\|USBRDn USBBridge:isntx\|USBRDn " "Info: create_clock -period 1.000 -name USBBridge:isntx\|USBRDn USBBridge:isntx\|USBRDn" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[0\] RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[0\] " "Info: create_clock -period 1.000 -name RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[0\] RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[0\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name USBBridge:isntx\|Z_ALTERA_SYNTHESIZED USBBridge:isntx\|Z_ALTERA_SYNTHESIZED " "Info: create_clock -period 1.000 -name USBBridge:isntx\|Z_ALTERA_SYNTHESIZED USBBridge:isntx\|Z_ALTERA_SYNTHESIZED" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[3\] RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[3\] " "Info: create_clock -period 1.000 -name RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[3\] RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[3\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "Info: No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 0 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty " "Info: Deriving Clock Uncertainty" { { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:isntx\|Z_ALTERA_SYNTHESIZED\}\] -rise_to \[get_clocks \{USBBridge:isntx\|Z_ALTERA_SYNTHESIZED\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:isntx\|Z_ALTERA_SYNTHESIZED\}\] -rise_to \[get_clocks \{USBBridge:isntx\|Z_ALTERA_SYNTHESIZED\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:isntx\|Z_ALTERA_SYNTHESIZED\}\] -fall_to \[get_clocks \{USBBridge:isntx\|Z_ALTERA_SYNTHESIZED\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:isntx\|Z_ALTERA_SYNTHESIZED\}\] -fall_to \[get_clocks \{USBBridge:isntx\|Z_ALTERA_SYNTHESIZED\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:isntx\|Z_ALTERA_SYNTHESIZED\}\] -rise_to \[get_clocks \{USBBridge:isntx\|Z_ALTERA_SYNTHESIZED\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:isntx\|Z_ALTERA_SYNTHESIZED\}\] -rise_to \[get_clocks \{USBBridge:isntx\|Z_ALTERA_SYNTHESIZED\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:isntx\|Z_ALTERA_SYNTHESIZED\}\] -fall_to \[get_clocks \{USBBridge:isntx\|Z_ALTERA_SYNTHESIZED\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:isntx\|Z_ALTERA_SYNTHESIZED\}\] -fall_to \[get_clocks \{USBBridge:isntx\|Z_ALTERA_SYNTHESIZED\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:isntx\|Z_ALTERA_SYNTHESIZED\}\] -rise_to \[get_clocks \{USBBridge:isntx\|Z_ALTERA_SYNTHESIZED\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:isntx\|Z_ALTERA_SYNTHESIZED\}\] -rise_to \[get_clocks \{USBBridge:isntx\|Z_ALTERA_SYNTHESIZED\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:isntx\|Z_ALTERA_SYNTHESIZED\}\] -fall_to \[get_clocks \{USBBridge:isntx\|Z_ALTERA_SYNTHESIZED\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:isntx\|Z_ALTERA_SYNTHESIZED\}\] -fall_to \[get_clocks \{USBBridge:isntx\|Z_ALTERA_SYNTHESIZED\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:isntx\|Z_ALTERA_SYNTHESIZED\}\] -rise_to \[get_clocks \{USBBridge:isntx\|Z_ALTERA_SYNTHESIZED\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:isntx\|Z_ALTERA_SYNTHESIZED\}\] -rise_to \[get_clocks \{USBBridge:isntx\|Z_ALTERA_SYNTHESIZED\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:isntx\|Z_ALTERA_SYNTHESIZED\}\] -fall_to \[get_clocks \{USBBridge:isntx\|Z_ALTERA_SYNTHESIZED\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:isntx\|Z_ALTERA_SYNTHESIZED\}\] -fall_to \[get_clocks \{USBBridge:isntx\|Z_ALTERA_SYNTHESIZED\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:isntx\|Z_ALTERA_SYNTHESIZED\}\] -rise_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.080 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:isntx\|Z_ALTERA_SYNTHESIZED\}\] -rise_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.080" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:isntx\|Z_ALTERA_SYNTHESIZED\}\] -fall_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.080 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:isntx\|Z_ALTERA_SYNTHESIZED\}\] -fall_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.080" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:isntx\|Z_ALTERA_SYNTHESIZED\}\] -rise_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.080 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:isntx\|Z_ALTERA_SYNTHESIZED\}\] -rise_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.080" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:isntx\|Z_ALTERA_SYNTHESIZED\}\] -fall_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.080 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:isntx\|Z_ALTERA_SYNTHESIZED\}\] -fall_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.080" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:isntx\|Z_ALTERA_SYNTHESIZED\}\] -rise_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:isntx\|Z_ALTERA_SYNTHESIZED\}\] -rise_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:isntx\|Z_ALTERA_SYNTHESIZED\}\] -fall_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:isntx\|Z_ALTERA_SYNTHESIZED\}\] -fall_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:isntx\|Z_ALTERA_SYNTHESIZED\}\] -rise_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:isntx\|Z_ALTERA_SYNTHESIZED\}\] -rise_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:isntx\|Z_ALTERA_SYNTHESIZED\}\] -fall_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:isntx\|Z_ALTERA_SYNTHESIZED\}\] -fall_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -rise_to \[get_clocks \{USBBridge:isntx\|Z_ALTERA_SYNTHESIZED\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -rise_to \[get_clocks \{USBBridge:isntx\|Z_ALTERA_SYNTHESIZED\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -fall_to \[get_clocks \{USBBridge:isntx\|Z_ALTERA_SYNTHESIZED\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -fall_to \[get_clocks \{USBBridge:isntx\|Z_ALTERA_SYNTHESIZED\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -rise_to \[get_clocks \{USBBridge:isntx\|Z_ALTERA_SYNTHESIZED\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -rise_to \[get_clocks \{USBBridge:isntx\|Z_ALTERA_SYNTHESIZED\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -fall_to \[get_clocks \{USBBridge:isntx\|Z_ALTERA_SYNTHESIZED\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -fall_to \[get_clocks \{USBBridge:isntx\|Z_ALTERA_SYNTHESIZED\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -rise_to \[get_clocks \{USBBridge:isntx\|Z_ALTERA_SYNTHESIZED\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -rise_to \[get_clocks \{USBBridge:isntx\|Z_ALTERA_SYNTHESIZED\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -fall_to \[get_clocks \{USBBridge:isntx\|Z_ALTERA_SYNTHESIZED\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -fall_to \[get_clocks \{USBBridge:isntx\|Z_ALTERA_SYNTHESIZED\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -rise_to \[get_clocks \{USBBridge:isntx\|Z_ALTERA_SYNTHESIZED\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -rise_to \[get_clocks \{USBBridge:isntx\|Z_ALTERA_SYNTHESIZED\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -fall_to \[get_clocks \{USBBridge:isntx\|Z_ALTERA_SYNTHESIZED\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -fall_to \[get_clocks \{USBBridge:isntx\|Z_ALTERA_SYNTHESIZED\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -rise_to \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -rise_to \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -fall_to \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -fall_to \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -rise_to \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -rise_to \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -fall_to \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -fall_to \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -rise_to \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -rise_to \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -fall_to \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -fall_to \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -rise_to \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -rise_to \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -fall_to \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -fall_to \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -rise_to \[get_clocks \{RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[3\]\}\] -setup 0.010 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -rise_to \[get_clocks \{RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[3\]\}\] -setup 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -fall_to \[get_clocks \{RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[3\]\}\] -setup 0.010 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -fall_to \[get_clocks \{RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[3\]\}\] -setup 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -rise_to \[get_clocks \{RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[3\]\}\] -setup 0.010 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -rise_to \[get_clocks \{RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[3\]\}\] -setup 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -fall_to \[get_clocks \{RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[3\]\}\] -setup 0.010 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -fall_to \[get_clocks \{RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[3\]\}\] -setup 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -rise_to \[get_clocks \{RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[3\]\}\] -hold 0.010 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -rise_to \[get_clocks \{RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[3\]\}\] -hold 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -fall_to \[get_clocks \{RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[3\]\}\] -hold 0.010 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -fall_to \[get_clocks \{RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[3\]\}\] -hold 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -rise_to \[get_clocks \{RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[3\]\}\] -hold 0.010 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -rise_to \[get_clocks \{RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[3\]\}\] -hold 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -fall_to \[get_clocks \{RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[3\]\}\] -hold 0.010 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -fall_to \[get_clocks \{RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[3\]\}\] -hold 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -rise_to \[get_clocks \{RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -rise_to \[get_clocks \{RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -fall_to \[get_clocks \{RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -fall_to \[get_clocks \{RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -rise_to \[get_clocks \{RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -rise_to \[get_clocks \{RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -fall_to \[get_clocks \{RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -fall_to \[get_clocks \{RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -rise_to \[get_clocks \{RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -rise_to \[get_clocks \{RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -fall_to \[get_clocks \{RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -fall_to \[get_clocks \{RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -rise_to \[get_clocks \{RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -rise_to \[get_clocks \{RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -fall_to \[get_clocks \{RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -fall_to \[get_clocks \{RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -rise_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.080 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -rise_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.080" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -fall_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.080 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -fall_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.080" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -rise_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.080 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -rise_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.080" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -fall_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.080 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -fall_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.080" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -rise_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -rise_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -fall_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -fall_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -rise_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -rise_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -fall_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -fall_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -rise_to \[get_clocks \{clk_25mhz\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -rise_to \[get_clocks \{clk_25mhz\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -fall_to \[get_clocks \{clk_25mhz\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -fall_to \[get_clocks \{clk_25mhz\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -rise_to \[get_clocks \{clk_25mhz\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -rise_to \[get_clocks \{clk_25mhz\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -fall_to \[get_clocks \{clk_25mhz\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -fall_to \[get_clocks \{clk_25mhz\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -rise_to \[get_clocks \{clk_25mhz\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -rise_to \[get_clocks \{clk_25mhz\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -fall_to \[get_clocks \{clk_25mhz\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -fall_to \[get_clocks \{clk_25mhz\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -rise_to \[get_clocks \{clk_25mhz\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -rise_to \[get_clocks \{clk_25mhz\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -fall_to \[get_clocks \{clk_25mhz\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -fall_to \[get_clocks \{clk_25mhz\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[3\]\}\] -rise_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.070 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[3\]\}\] -rise_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.070" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[3\]\}\] -fall_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.070 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[3\]\}\] -fall_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.070" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[3\]\}\] -rise_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.070 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[3\]\}\] -rise_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.070" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[3\]\}\] -fall_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.070 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[3\]\}\] -fall_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.070" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[3\]\}\] -rise_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.090 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[3\]\}\] -rise_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.090" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[3\]\}\] -fall_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.090 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[3\]\}\] -fall_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.090" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[3\]\}\] -rise_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.090 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[3\]\}\] -rise_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.090" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[3\]\}\] -fall_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.090 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[3\]\}\] -fall_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.090" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[0\]\}\] -rise_to \[get_clocks \{RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[3\]\}\] -setup 0.010 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[0\]\}\] -rise_to \[get_clocks \{RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[3\]\}\] -setup 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[0\]\}\] -fall_to \[get_clocks \{RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[3\]\}\] -setup 0.010 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[0\]\}\] -fall_to \[get_clocks \{RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[3\]\}\] -setup 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[0\]\}\] -rise_to \[get_clocks \{RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[3\]\}\] -setup 0.010 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[0\]\}\] -rise_to \[get_clocks \{RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[3\]\}\] -setup 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[0\]\}\] -fall_to \[get_clocks \{RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[3\]\}\] -setup 0.010 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[0\]\}\] -fall_to \[get_clocks \{RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[3\]\}\] -setup 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[0\]\}\] -rise_to \[get_clocks \{RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[3\]\}\] -hold 0.010 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[0\]\}\] -rise_to \[get_clocks \{RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[3\]\}\] -hold 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[0\]\}\] -fall_to \[get_clocks \{RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[3\]\}\] -hold 0.010 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[0\]\}\] -fall_to \[get_clocks \{RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[3\]\}\] -hold 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[0\]\}\] -rise_to \[get_clocks \{RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[3\]\}\] -hold 0.010 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[0\]\}\] -rise_to \[get_clocks \{RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[3\]\}\] -hold 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[0\]\}\] -fall_to \[get_clocks \{RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[3\]\}\] -hold 0.010 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[0\]\}\] -fall_to \[get_clocks \{RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[3\]\}\] -hold 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[0\]\}\] -rise_to \[get_clocks \{RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[0\]\}\] -rise_to \[get_clocks \{RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[0\]\}\] -fall_to \[get_clocks \{RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[0\]\}\] -fall_to \[get_clocks \{RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[0\]\}\] -rise_to \[get_clocks \{RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[0\]\}\] -rise_to \[get_clocks \{RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[0\]\}\] -fall_to \[get_clocks \{RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[0\]\}\] -fall_to \[get_clocks \{RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[0\]\}\] -rise_to \[get_clocks \{RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[0\]\}\] -rise_to \[get_clocks \{RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[0\]\}\] -fall_to \[get_clocks \{RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[0\]\}\] -fall_to \[get_clocks \{RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[0\]\}\] -rise_to \[get_clocks \{RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[0\]\}\] -rise_to \[get_clocks \{RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[0\]\}\] -fall_to \[get_clocks \{RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[0\]\}\] -fall_to \[get_clocks \{RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[0\]\}\] -rise_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.080 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[0\]\}\] -rise_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.080" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[0\]\}\] -fall_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.080 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[0\]\}\] -fall_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.080" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[0\]\}\] -rise_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.080 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[0\]\}\] -rise_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.080" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[0\]\}\] -fall_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.080 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[0\]\}\] -fall_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.080" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[0\]\}\] -rise_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[0\]\}\] -rise_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[0\]\}\] -fall_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[0\]\}\] -fall_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[0\]\}\] -rise_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[0\]\}\] -rise_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[0\]\}\] -fall_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[0\]\}\] -fall_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{USBBridge:isntx\|Z_ALTERA_SYNTHESIZED\}\] -setup 0.100 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{USBBridge:isntx\|Z_ALTERA_SYNTHESIZED\}\] -setup 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{USBBridge:isntx\|Z_ALTERA_SYNTHESIZED\}\] -setup 0.100 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{USBBridge:isntx\|Z_ALTERA_SYNTHESIZED\}\] -setup 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{USBBridge:isntx\|Z_ALTERA_SYNTHESIZED\}\] -setup 0.100 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{USBBridge:isntx\|Z_ALTERA_SYNTHESIZED\}\] -setup 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{USBBridge:isntx\|Z_ALTERA_SYNTHESIZED\}\] -setup 0.100 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{USBBridge:isntx\|Z_ALTERA_SYNTHESIZED\}\] -setup 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{USBBridge:isntx\|Z_ALTERA_SYNTHESIZED\}\] -hold 0.080 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{USBBridge:isntx\|Z_ALTERA_SYNTHESIZED\}\] -hold 0.080" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{USBBridge:isntx\|Z_ALTERA_SYNTHESIZED\}\] -hold 0.080 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{USBBridge:isntx\|Z_ALTERA_SYNTHESIZED\}\] -hold 0.080" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{USBBridge:isntx\|Z_ALTERA_SYNTHESIZED\}\] -hold 0.080 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{USBBridge:isntx\|Z_ALTERA_SYNTHESIZED\}\] -hold 0.080" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{USBBridge:isntx\|Z_ALTERA_SYNTHESIZED\}\] -hold 0.080 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{USBBridge:isntx\|Z_ALTERA_SYNTHESIZED\}\] -hold 0.080" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -setup 0.100 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -setup 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -setup 0.100 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -setup 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -setup 0.100 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -setup 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -setup 0.100 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -setup 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -hold 0.080 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -hold 0.080" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -hold 0.080 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -hold 0.080" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -hold 0.080 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -hold 0.080" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -hold 0.080 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -hold 0.080" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[3\]\}\] -setup 0.090 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[3\]\}\] -setup 0.090" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[3\]\}\] -setup 0.090 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[3\]\}\] -setup 0.090" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[3\]\}\] -setup 0.090 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[3\]\}\] -setup 0.090" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[3\]\}\] -setup 0.090 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[3\]\}\] -setup 0.090" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[3\]\}\] -hold 0.070 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[3\]\}\] -hold 0.070" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[3\]\}\] -hold 0.070 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[3\]\}\] -hold 0.070" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[3\]\}\] -hold 0.070 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[3\]\}\] -hold 0.070" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[3\]\}\] -hold 0.070 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[3\]\}\] -hold 0.070" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[0\]\}\] -setup 0.100 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[0\]\}\] -setup 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[0\]\}\] -setup 0.100 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[0\]\}\] -setup 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[0\]\}\] -setup 0.100 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[0\]\}\] -setup 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[0\]\}\] -setup 0.100 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[0\]\}\] -setup 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[0\]\}\] -hold 0.080 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[0\]\}\] -hold 0.080" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[0\]\}\] -hold 0.080 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[0\]\}\] -hold 0.080" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[0\]\}\] -hold 0.080 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[0\]\}\] -hold 0.080" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[0\]\}\] -hold 0.080 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[0\]\}\] -hold 0.080" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{clk_25mhz\}\] -setup 0.100 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{clk_25mhz\}\] -setup 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{clk_25mhz\}\] -setup 0.100 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{clk_25mhz\}\] -setup 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{clk_25mhz\}\] -setup 0.100 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{clk_25mhz\}\] -setup 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{clk_25mhz\}\] -setup 0.100 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{clk_25mhz\}\] -setup 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{clk_25mhz\}\] -hold 0.080 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{clk_25mhz\}\] -hold 0.080" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{clk_25mhz\}\] -hold 0.080 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{clk_25mhz\}\] -hold 0.080" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{clk_25mhz\}\] -hold 0.080 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{clk_25mhz\}\] -hold 0.080" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{clk_25mhz\}\] -hold 0.080 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{clk_25mhz\}\] -hold 0.080" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk_25mhz\}\] -rise_to \[get_clocks \{RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[3\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk_25mhz\}\] -rise_to \[get_clocks \{RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[3\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk_25mhz\}\] -fall_to \[get_clocks \{RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[3\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk_25mhz\}\] -fall_to \[get_clocks \{RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[3\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk_25mhz\}\] -rise_to \[get_clocks \{RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[3\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk_25mhz\}\] -rise_to \[get_clocks \{RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[3\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk_25mhz\}\] -fall_to \[get_clocks \{RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[3\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk_25mhz\}\] -fall_to \[get_clocks \{RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[3\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk_25mhz\}\] -rise_to \[get_clocks \{RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[3\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk_25mhz\}\] -rise_to \[get_clocks \{RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[3\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk_25mhz\}\] -fall_to \[get_clocks \{RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[3\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk_25mhz\}\] -fall_to \[get_clocks \{RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[3\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk_25mhz\}\] -rise_to \[get_clocks \{RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[3\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk_25mhz\}\] -rise_to \[get_clocks \{RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[3\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk_25mhz\}\] -fall_to \[get_clocks \{RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[3\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk_25mhz\}\] -fall_to \[get_clocks \{RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[3\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk_25mhz\}\] -rise_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.080 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk_25mhz\}\] -rise_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.080" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk_25mhz\}\] -fall_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.080 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk_25mhz\}\] -fall_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.080" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk_25mhz\}\] -rise_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.080 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk_25mhz\}\] -rise_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.080" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk_25mhz\}\] -fall_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.080 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk_25mhz\}\] -fall_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.080" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk_25mhz\}\] -rise_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk_25mhz\}\] -rise_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk_25mhz\}\] -fall_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk_25mhz\}\] -fall_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk_25mhz\}\] -rise_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk_25mhz\}\] -rise_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk_25mhz\}\] -fall_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk_25mhz\}\] -fall_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Critical Warning: Timing requirements not met" {  } {  } 1 0 "Timing requirements not met" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.713 " "Info: Worst-case setup slack is -5.713" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.713        -5.713 RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[3\]  " "Info:    -5.713        -5.713 RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[3\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.506      -423.328 USBBridge:isntx\|USBRDn  " "Info:    -4.506      -423.328 USBBridge:isntx\|USBRDn " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.333       -30.004 clk_25mhz  " "Info:    -2.333       -30.004 clk_25mhz " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.115       -48.188 inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "Info:    -2.115       -48.188 inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.214       -32.590 USBBridge:isntx\|Z_ALTERA_SYNTHESIZED  " "Info:    -1.214       -32.590 USBBridge:isntx\|Z_ALTERA_SYNTHESIZED " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.195        -5.687 RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[0\]  " "Info:    -1.195        -5.687 RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.772 " "Info: Worst-case hold slack is -0.772" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.772       -16.859 inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "Info:    -0.772       -16.859 inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.255        -2.059 clk_25mhz  " "Info:    -0.255        -2.059 clk_25mhz " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.167        -1.002 RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[0\]  " "Info:    -0.167        -1.002 RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.021         0.000 USBBridge:isntx\|USBRDn  " "Info:     0.021         0.000 USBBridge:isntx\|USBRDn " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.671         0.000 USBBridge:isntx\|Z_ALTERA_SYNTHESIZED  " "Info:     0.671         0.000 USBBridge:isntx\|Z_ALTERA_SYNTHESIZED " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.058         0.000 RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[3\]  " "Info:     3.058         0.000 RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[3\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.962 " "Info: Worst-case recovery slack is -1.962" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.962        -3.459 USBBridge:isntx\|USBRDn  " "Info:    -1.962        -3.459 USBBridge:isntx\|USBRDn " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.530        -5.972 inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "Info:    -1.530        -5.972 inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.054         0.000 RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[3\]  " "Info:     0.054         0.000 RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[3\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.102 " "Info: Worst-case removal slack is 0.102" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.102         0.000 RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[3\]  " "Info:     0.102         0.000 RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[3\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.195         0.000 inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "Info:     1.195         0.000 inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.276         0.000 USBBridge:isntx\|USBRDn  " "Info:     1.276         0.000 USBBridge:isntx\|USBRDn " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.487 " "Info: Worst-case minimum pulse width slack is -1.487" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487      -172.492 USBBridge:isntx\|USBRDn  " "Info:    -1.487      -172.492 USBBridge:isntx\|USBRDn " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487       -47.584 USBBridge:isntx\|Z_ALTERA_SYNTHESIZED  " "Info:    -1.487       -47.584 USBBridge:isntx\|Z_ALTERA_SYNTHESIZED " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487        -8.922 RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[0\]  " "Info:    -1.487        -8.922 RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487        -1.487 RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[3\]  " "Info:    -1.487        -1.487 RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[3\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.656         0.000 clk_25mhz  " "Info:    19.656         0.000 clk_25mhz " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  499.632         0.000 inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "Info:   499.632         0.000 inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "200 " "Info: Peak virtual memory: 200 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 24 16:15:32 2021 " "Info: Processing ended: Fri Dec 24 16:15:32 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty " "Info: Deriving Clock Uncertainty" { { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:isntx\|Z_ALTERA_SYNTHESIZED\}\] -rise_to \[get_clocks \{USBBridge:isntx\|Z_ALTERA_SYNTHESIZED\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:isntx\|Z_ALTERA_SYNTHESIZED\}\] -rise_to \[get_clocks \{USBBridge:isntx\|Z_ALTERA_SYNTHESIZED\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:isntx\|Z_ALTERA_SYNTHESIZED\}\] -fall_to \[get_clocks \{USBBridge:isntx\|Z_ALTERA_SYNTHESIZED\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:isntx\|Z_ALTERA_SYNTHESIZED\}\] -fall_to \[get_clocks \{USBBridge:isntx\|Z_ALTERA_SYNTHESIZED\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:isntx\|Z_ALTERA_SYNTHESIZED\}\] -rise_to \[get_clocks \{USBBridge:isntx\|Z_ALTERA_SYNTHESIZED\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:isntx\|Z_ALTERA_SYNTHESIZED\}\] -rise_to \[get_clocks \{USBBridge:isntx\|Z_ALTERA_SYNTHESIZED\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:isntx\|Z_ALTERA_SYNTHESIZED\}\] -fall_to \[get_clocks \{USBBridge:isntx\|Z_ALTERA_SYNTHESIZED\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:isntx\|Z_ALTERA_SYNTHESIZED\}\] -fall_to \[get_clocks \{USBBridge:isntx\|Z_ALTERA_SYNTHESIZED\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:isntx\|Z_ALTERA_SYNTHESIZED\}\] -rise_to \[get_clocks \{USBBridge:isntx\|Z_ALTERA_SYNTHESIZED\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:isntx\|Z_ALTERA_SYNTHESIZED\}\] -rise_to \[get_clocks \{USBBridge:isntx\|Z_ALTERA_SYNTHESIZED\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:isntx\|Z_ALTERA_SYNTHESIZED\}\] -fall_to \[get_clocks \{USBBridge:isntx\|Z_ALTERA_SYNTHESIZED\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:isntx\|Z_ALTERA_SYNTHESIZED\}\] -fall_to \[get_clocks \{USBBridge:isntx\|Z_ALTERA_SYNTHESIZED\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:isntx\|Z_ALTERA_SYNTHESIZED\}\] -rise_to \[get_clocks \{USBBridge:isntx\|Z_ALTERA_SYNTHESIZED\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:isntx\|Z_ALTERA_SYNTHESIZED\}\] -rise_to \[get_clocks \{USBBridge:isntx\|Z_ALTERA_SYNTHESIZED\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:isntx\|Z_ALTERA_SYNTHESIZED\}\] -fall_to \[get_clocks \{USBBridge:isntx\|Z_ALTERA_SYNTHESIZED\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:isntx\|Z_ALTERA_SYNTHESIZED\}\] -fall_to \[get_clocks \{USBBridge:isntx\|Z_ALTERA_SYNTHESIZED\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:isntx\|Z_ALTERA_SYNTHESIZED\}\] -rise_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.080 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:isntx\|Z_ALTERA_SYNTHESIZED\}\] -rise_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.080" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:isntx\|Z_ALTERA_SYNTHESIZED\}\] -fall_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.080 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:isntx\|Z_ALTERA_SYNTHESIZED\}\] -fall_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.080" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:isntx\|Z_ALTERA_SYNTHESIZED\}\] -rise_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.080 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:isntx\|Z_ALTERA_SYNTHESIZED\}\] -rise_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.080" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:isntx\|Z_ALTERA_SYNTHESIZED\}\] -fall_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.080 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:isntx\|Z_ALTERA_SYNTHESIZED\}\] -fall_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.080" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:isntx\|Z_ALTERA_SYNTHESIZED\}\] -rise_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:isntx\|Z_ALTERA_SYNTHESIZED\}\] -rise_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:isntx\|Z_ALTERA_SYNTHESIZED\}\] -fall_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:isntx\|Z_ALTERA_SYNTHESIZED\}\] -fall_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:isntx\|Z_ALTERA_SYNTHESIZED\}\] -rise_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:isntx\|Z_ALTERA_SYNTHESIZED\}\] -rise_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:isntx\|Z_ALTERA_SYNTHESIZED\}\] -fall_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:isntx\|Z_ALTERA_SYNTHESIZED\}\] -fall_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -rise_to \[get_clocks \{USBBridge:isntx\|Z_ALTERA_SYNTHESIZED\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -rise_to \[get_clocks \{USBBridge:isntx\|Z_ALTERA_SYNTHESIZED\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -fall_to \[get_clocks \{USBBridge:isntx\|Z_ALTERA_SYNTHESIZED\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -fall_to \[get_clocks \{USBBridge:isntx\|Z_ALTERA_SYNTHESIZED\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -rise_to \[get_clocks \{USBBridge:isntx\|Z_ALTERA_SYNTHESIZED\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -rise_to \[get_clocks \{USBBridge:isntx\|Z_ALTERA_SYNTHESIZED\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -fall_to \[get_clocks \{USBBridge:isntx\|Z_ALTERA_SYNTHESIZED\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -fall_to \[get_clocks \{USBBridge:isntx\|Z_ALTERA_SYNTHESIZED\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -rise_to \[get_clocks \{USBBridge:isntx\|Z_ALTERA_SYNTHESIZED\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -rise_to \[get_clocks \{USBBridge:isntx\|Z_ALTERA_SYNTHESIZED\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -fall_to \[get_clocks \{USBBridge:isntx\|Z_ALTERA_SYNTHESIZED\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -fall_to \[get_clocks \{USBBridge:isntx\|Z_ALTERA_SYNTHESIZED\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -rise_to \[get_clocks \{USBBridge:isntx\|Z_ALTERA_SYNTHESIZED\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -rise_to \[get_clocks \{USBBridge:isntx\|Z_ALTERA_SYNTHESIZED\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -fall_to \[get_clocks \{USBBridge:isntx\|Z_ALTERA_SYNTHESIZED\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -fall_to \[get_clocks \{USBBridge:isntx\|Z_ALTERA_SYNTHESIZED\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -rise_to \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -rise_to \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -fall_to \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -fall_to \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -rise_to \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -rise_to \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -fall_to \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -fall_to \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -rise_to \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -rise_to \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -fall_to \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -fall_to \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -rise_to \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -rise_to \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -fall_to \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -fall_to \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -rise_to \[get_clocks \{RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[3\]\}\] -setup 0.010 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -rise_to \[get_clocks \{RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[3\]\}\] -setup 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -fall_to \[get_clocks \{RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[3\]\}\] -setup 0.010 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -fall_to \[get_clocks \{RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[3\]\}\] -setup 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -rise_to \[get_clocks \{RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[3\]\}\] -setup 0.010 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -rise_to \[get_clocks \{RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[3\]\}\] -setup 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -fall_to \[get_clocks \{RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[3\]\}\] -setup 0.010 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -fall_to \[get_clocks \{RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[3\]\}\] -setup 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -rise_to \[get_clocks \{RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[3\]\}\] -hold 0.010 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -rise_to \[get_clocks \{RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[3\]\}\] -hold 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -fall_to \[get_clocks \{RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[3\]\}\] -hold 0.010 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -fall_to \[get_clocks \{RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[3\]\}\] -hold 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -rise_to \[get_clocks \{RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[3\]\}\] -hold 0.010 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -rise_to \[get_clocks \{RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[3\]\}\] -hold 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -fall_to \[get_clocks \{RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[3\]\}\] -hold 0.010 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -fall_to \[get_clocks \{RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[3\]\}\] -hold 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -rise_to \[get_clocks \{RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -rise_to \[get_clocks \{RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -fall_to \[get_clocks \{RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -fall_to \[get_clocks \{RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -rise_to \[get_clocks \{RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -rise_to \[get_clocks \{RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -fall_to \[get_clocks \{RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -fall_to \[get_clocks \{RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -rise_to \[get_clocks \{RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -rise_to \[get_clocks \{RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -fall_to \[get_clocks \{RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -fall_to \[get_clocks \{RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -rise_to \[get_clocks \{RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -rise_to \[get_clocks \{RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -fall_to \[get_clocks \{RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -fall_to \[get_clocks \{RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -rise_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.080 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -rise_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.080" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -fall_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.080 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -fall_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.080" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -rise_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.080 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -rise_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.080" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -fall_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.080 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -fall_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.080" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -rise_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -rise_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -fall_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -fall_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -rise_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -rise_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -fall_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -fall_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -rise_to \[get_clocks \{clk_25mhz\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -rise_to \[get_clocks \{clk_25mhz\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -fall_to \[get_clocks \{clk_25mhz\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -fall_to \[get_clocks \{clk_25mhz\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -rise_to \[get_clocks \{clk_25mhz\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -rise_to \[get_clocks \{clk_25mhz\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -fall_to \[get_clocks \{clk_25mhz\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -fall_to \[get_clocks \{clk_25mhz\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -rise_to \[get_clocks \{clk_25mhz\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -rise_to \[get_clocks \{clk_25mhz\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -fall_to \[get_clocks \{clk_25mhz\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -fall_to \[get_clocks \{clk_25mhz\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -rise_to \[get_clocks \{clk_25mhz\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -rise_to \[get_clocks \{clk_25mhz\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -fall_to \[get_clocks \{clk_25mhz\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -fall_to \[get_clocks \{clk_25mhz\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[3\]\}\] -rise_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.070 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[3\]\}\] -rise_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.070" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[3\]\}\] -fall_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.070 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[3\]\}\] -fall_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.070" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[3\]\}\] -rise_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.070 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[3\]\}\] -rise_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.070" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[3\]\}\] -fall_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.070 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[3\]\}\] -fall_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.070" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[3\]\}\] -rise_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.090 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[3\]\}\] -rise_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.090" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[3\]\}\] -fall_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.090 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[3\]\}\] -fall_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.090" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[3\]\}\] -rise_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.090 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[3\]\}\] -rise_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.090" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[3\]\}\] -fall_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.090 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[3\]\}\] -fall_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.090" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[0\]\}\] -rise_to \[get_clocks \{RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[3\]\}\] -setup 0.010 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[0\]\}\] -rise_to \[get_clocks \{RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[3\]\}\] -setup 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[0\]\}\] -fall_to \[get_clocks \{RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[3\]\}\] -setup 0.010 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[0\]\}\] -fall_to \[get_clocks \{RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[3\]\}\] -setup 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[0\]\}\] -rise_to \[get_clocks \{RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[3\]\}\] -setup 0.010 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[0\]\}\] -rise_to \[get_clocks \{RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[3\]\}\] -setup 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[0\]\}\] -fall_to \[get_clocks \{RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[3\]\}\] -setup 0.010 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[0\]\}\] -fall_to \[get_clocks \{RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[3\]\}\] -setup 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[0\]\}\] -rise_to \[get_clocks \{RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[3\]\}\] -hold 0.010 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[0\]\}\] -rise_to \[get_clocks \{RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[3\]\}\] -hold 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[0\]\}\] -fall_to \[get_clocks \{RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[3\]\}\] -hold 0.010 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[0\]\}\] -fall_to \[get_clocks \{RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[3\]\}\] -hold 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[0\]\}\] -rise_to \[get_clocks \{RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[3\]\}\] -hold 0.010 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[0\]\}\] -rise_to \[get_clocks \{RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[3\]\}\] -hold 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[0\]\}\] -fall_to \[get_clocks \{RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[3\]\}\] -hold 0.010 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[0\]\}\] -fall_to \[get_clocks \{RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[3\]\}\] -hold 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[0\]\}\] -rise_to \[get_clocks \{RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[0\]\}\] -rise_to \[get_clocks \{RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[0\]\}\] -fall_to \[get_clocks \{RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[0\]\}\] -fall_to \[get_clocks \{RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[0\]\}\] -rise_to \[get_clocks \{RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[0\]\}\] -rise_to \[get_clocks \{RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[0\]\}\] -fall_to \[get_clocks \{RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[0\]\}\] -fall_to \[get_clocks \{RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[0\]\}\] -rise_to \[get_clocks \{RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[0\]\}\] -rise_to \[get_clocks \{RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[0\]\}\] -fall_to \[get_clocks \{RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[0\]\}\] -fall_to \[get_clocks \{RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[0\]\}\] -rise_to \[get_clocks \{RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[0\]\}\] -rise_to \[get_clocks \{RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[0\]\}\] -fall_to \[get_clocks \{RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[0\]\}\] -fall_to \[get_clocks \{RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[0\]\}\] -rise_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.080 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[0\]\}\] -rise_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.080" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[0\]\}\] -fall_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.080 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[0\]\}\] -fall_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.080" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[0\]\}\] -rise_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.080 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[0\]\}\] -rise_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.080" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[0\]\}\] -fall_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.080 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[0\]\}\] -fall_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.080" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[0\]\}\] -rise_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[0\]\}\] -rise_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[0\]\}\] -fall_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[0\]\}\] -fall_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[0\]\}\] -rise_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[0\]\}\] -rise_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[0\]\}\] -fall_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[0\]\}\] -fall_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{USBBridge:isntx\|Z_ALTERA_SYNTHESIZED\}\] -setup 0.100 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{USBBridge:isntx\|Z_ALTERA_SYNTHESIZED\}\] -setup 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{USBBridge:isntx\|Z_ALTERA_SYNTHESIZED\}\] -setup 0.100 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{USBBridge:isntx\|Z_ALTERA_SYNTHESIZED\}\] -setup 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{USBBridge:isntx\|Z_ALTERA_SYNTHESIZED\}\] -setup 0.100 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{USBBridge:isntx\|Z_ALTERA_SYNTHESIZED\}\] -setup 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{USBBridge:isntx\|Z_ALTERA_SYNTHESIZED\}\] -setup 0.100 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{USBBridge:isntx\|Z_ALTERA_SYNTHESIZED\}\] -setup 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{USBBridge:isntx\|Z_ALTERA_SYNTHESIZED\}\] -hold 0.080 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{USBBridge:isntx\|Z_ALTERA_SYNTHESIZED\}\] -hold 0.080" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{USBBridge:isntx\|Z_ALTERA_SYNTHESIZED\}\] -hold 0.080 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{USBBridge:isntx\|Z_ALTERA_SYNTHESIZED\}\] -hold 0.080" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{USBBridge:isntx\|Z_ALTERA_SYNTHESIZED\}\] -hold 0.080 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{USBBridge:isntx\|Z_ALTERA_SYNTHESIZED\}\] -hold 0.080" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{USBBridge:isntx\|Z_ALTERA_SYNTHESIZED\}\] -hold 0.080 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{USBBridge:isntx\|Z_ALTERA_SYNTHESIZED\}\] -hold 0.080" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -setup 0.100 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -setup 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -setup 0.100 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -setup 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -setup 0.100 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -setup 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -setup 0.100 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -setup 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -hold 0.080 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -hold 0.080" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -hold 0.080 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -hold 0.080" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -hold 0.080 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -hold 0.080" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -hold 0.080 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -hold 0.080" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[3\]\}\] -setup 0.090 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[3\]\}\] -setup 0.090" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[3\]\}\] -setup 0.090 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[3\]\}\] -setup 0.090" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[3\]\}\] -setup 0.090 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[3\]\}\] -setup 0.090" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[3\]\}\] -setup 0.090 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[3\]\}\] -setup 0.090" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[3\]\}\] -hold 0.070 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[3\]\}\] -hold 0.070" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[3\]\}\] -hold 0.070 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[3\]\}\] -hold 0.070" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[3\]\}\] -hold 0.070 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[3\]\}\] -hold 0.070" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[3\]\}\] -hold 0.070 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[3\]\}\] -hold 0.070" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[0\]\}\] -setup 0.100 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[0\]\}\] -setup 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[0\]\}\] -setup 0.100 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[0\]\}\] -setup 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[0\]\}\] -setup 0.100 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[0\]\}\] -setup 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[0\]\}\] -setup 0.100 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[0\]\}\] -setup 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[0\]\}\] -hold 0.080 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[0\]\}\] -hold 0.080" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[0\]\}\] -hold 0.080 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[0\]\}\] -hold 0.080" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[0\]\}\] -hold 0.080 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[0\]\}\] -hold 0.080" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[0\]\}\] -hold 0.080 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[0\]\}\] -hold 0.080" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{clk_25mhz\}\] -setup 0.100 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{clk_25mhz\}\] -setup 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{clk_25mhz\}\] -setup 0.100 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{clk_25mhz\}\] -setup 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{clk_25mhz\}\] -setup 0.100 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{clk_25mhz\}\] -setup 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{clk_25mhz\}\] -setup 0.100 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{clk_25mhz\}\] -setup 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{clk_25mhz\}\] -hold 0.080 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{clk_25mhz\}\] -hold 0.080" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{clk_25mhz\}\] -hold 0.080 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{clk_25mhz\}\] -hold 0.080" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{clk_25mhz\}\] -hold 0.080 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{clk_25mhz\}\] -hold 0.080" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{clk_25mhz\}\] -hold 0.080 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{clk_25mhz\}\] -hold 0.080" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk_25mhz\}\] -rise_to \[get_clocks \{RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[3\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk_25mhz\}\] -rise_to \[get_clocks \{RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[3\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk_25mhz\}\] -fall_to \[get_clocks \{RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[3\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk_25mhz\}\] -fall_to \[get_clocks \{RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[3\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk_25mhz\}\] -rise_to \[get_clocks \{RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[3\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk_25mhz\}\] -rise_to \[get_clocks \{RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[3\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk_25mhz\}\] -fall_to \[get_clocks \{RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[3\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk_25mhz\}\] -fall_to \[get_clocks \{RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[3\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk_25mhz\}\] -rise_to \[get_clocks \{RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[3\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk_25mhz\}\] -rise_to \[get_clocks \{RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[3\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk_25mhz\}\] -fall_to \[get_clocks \{RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[3\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk_25mhz\}\] -fall_to \[get_clocks \{RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[3\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk_25mhz\}\] -rise_to \[get_clocks \{RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[3\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk_25mhz\}\] -rise_to \[get_clocks \{RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[3\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk_25mhz\}\] -fall_to \[get_clocks \{RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[3\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk_25mhz\}\] -fall_to \[get_clocks \{RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[3\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk_25mhz\}\] -rise_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.080 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk_25mhz\}\] -rise_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.080" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk_25mhz\}\] -fall_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.080 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk_25mhz\}\] -fall_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.080" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk_25mhz\}\] -rise_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.080 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk_25mhz\}\] -rise_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.080" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk_25mhz\}\] -fall_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.080 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk_25mhz\}\] -fall_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.080" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk_25mhz\}\] -rise_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk_25mhz\}\] -rise_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk_25mhz\}\] -fall_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk_25mhz\}\] -fall_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk_25mhz\}\] -rise_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk_25mhz\}\] -rise_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk_25mhz\}\] -fall_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk_25mhz\}\] -fall_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Critical Warning: Timing requirements not met" {  } {  } 1 0 "Timing requirements not met" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.257 " "Info: Worst-case setup slack is -5.257" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.257        -5.257 RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[3\]  " "Info:    -5.257        -5.257 RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[3\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.186      -397.310 USBBridge:isntx\|USBRDn  " "Info:    -4.186      -397.310 USBBridge:isntx\|USBRDn " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.245       -28.865 clk_25mhz  " "Info:    -2.245       -28.865 clk_25mhz " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.923       -37.982 inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "Info:    -1.923       -37.982 inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.213       -32.577 USBBridge:isntx\|Z_ALTERA_SYNTHESIZED  " "Info:    -1.213       -32.577 USBBridge:isntx\|Z_ALTERA_SYNTHESIZED " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.986        -4.557 RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[0\]  " "Info:    -0.986        -4.557 RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.722 " "Info: Worst-case hold slack is -0.722" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.722       -15.628 inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "Info:    -0.722       -15.628 inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.105        -0.630 RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[0\]  " "Info:    -0.105        -0.630 RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.001        -0.001 clk_25mhz  " "Info:    -0.001        -0.001 clk_25mhz " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.138         0.000 USBBridge:isntx\|USBRDn  " "Info:     0.138         0.000 USBBridge:isntx\|USBRDn " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.806         0.000 USBBridge:isntx\|Z_ALTERA_SYNTHESIZED  " "Info:     0.806         0.000 USBBridge:isntx\|Z_ALTERA_SYNTHESIZED " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.805         0.000 RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[3\]  " "Info:     2.805         0.000 RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[3\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.703 " "Info: Worst-case recovery slack is -1.703" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.703        -2.984 USBBridge:isntx\|USBRDn  " "Info:    -1.703        -2.984 USBBridge:isntx\|USBRDn " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.298        -4.990 inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "Info:    -1.298        -4.990 inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.146         0.000 RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[3\]  " "Info:     0.146         0.000 RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[3\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.089 " "Info: Worst-case removal slack is 0.089" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.089         0.000 RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[3\]  " "Info:     0.089         0.000 RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[3\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.081         0.000 inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "Info:     1.081         0.000 inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.203         0.000 USBBridge:isntx\|USBRDn  " "Info:     1.203         0.000 USBBridge:isntx\|USBRDn " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.487 " "Info: Worst-case minimum pulse width slack is -1.487" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487      -172.492 USBBridge:isntx\|USBRDn  " "Info:    -1.487      -172.492 USBBridge:isntx\|USBRDn " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487       -47.584 USBBridge:isntx\|Z_ALTERA_SYNTHESIZED  " "Info:    -1.487       -47.584 USBBridge:isntx\|Z_ALTERA_SYNTHESIZED " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487        -9.570 RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[0\]  " "Info:    -1.487        -9.570 RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487        -1.487 RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[3\]  " "Info:    -1.487        -1.487 RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[3\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.576         0.000 clk_25mhz  " "Info:    19.576         0.000 clk_25mhz " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  499.501         0.000 inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "Info:   499.501         0.000 inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty " "Info: Deriving Clock Uncertainty" { { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:isntx\|Z_ALTERA_SYNTHESIZED\}\] -rise_to \[get_clocks \{USBBridge:isntx\|Z_ALTERA_SYNTHESIZED\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:isntx\|Z_ALTERA_SYNTHESIZED\}\] -rise_to \[get_clocks \{USBBridge:isntx\|Z_ALTERA_SYNTHESIZED\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:isntx\|Z_ALTERA_SYNTHESIZED\}\] -fall_to \[get_clocks \{USBBridge:isntx\|Z_ALTERA_SYNTHESIZED\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:isntx\|Z_ALTERA_SYNTHESIZED\}\] -fall_to \[get_clocks \{USBBridge:isntx\|Z_ALTERA_SYNTHESIZED\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:isntx\|Z_ALTERA_SYNTHESIZED\}\] -rise_to \[get_clocks \{USBBridge:isntx\|Z_ALTERA_SYNTHESIZED\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:isntx\|Z_ALTERA_SYNTHESIZED\}\] -rise_to \[get_clocks \{USBBridge:isntx\|Z_ALTERA_SYNTHESIZED\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:isntx\|Z_ALTERA_SYNTHESIZED\}\] -fall_to \[get_clocks \{USBBridge:isntx\|Z_ALTERA_SYNTHESIZED\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:isntx\|Z_ALTERA_SYNTHESIZED\}\] -fall_to \[get_clocks \{USBBridge:isntx\|Z_ALTERA_SYNTHESIZED\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:isntx\|Z_ALTERA_SYNTHESIZED\}\] -rise_to \[get_clocks \{USBBridge:isntx\|Z_ALTERA_SYNTHESIZED\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:isntx\|Z_ALTERA_SYNTHESIZED\}\] -rise_to \[get_clocks \{USBBridge:isntx\|Z_ALTERA_SYNTHESIZED\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:isntx\|Z_ALTERA_SYNTHESIZED\}\] -fall_to \[get_clocks \{USBBridge:isntx\|Z_ALTERA_SYNTHESIZED\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:isntx\|Z_ALTERA_SYNTHESIZED\}\] -fall_to \[get_clocks \{USBBridge:isntx\|Z_ALTERA_SYNTHESIZED\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:isntx\|Z_ALTERA_SYNTHESIZED\}\] -rise_to \[get_clocks \{USBBridge:isntx\|Z_ALTERA_SYNTHESIZED\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:isntx\|Z_ALTERA_SYNTHESIZED\}\] -rise_to \[get_clocks \{USBBridge:isntx\|Z_ALTERA_SYNTHESIZED\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:isntx\|Z_ALTERA_SYNTHESIZED\}\] -fall_to \[get_clocks \{USBBridge:isntx\|Z_ALTERA_SYNTHESIZED\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:isntx\|Z_ALTERA_SYNTHESIZED\}\] -fall_to \[get_clocks \{USBBridge:isntx\|Z_ALTERA_SYNTHESIZED\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:isntx\|Z_ALTERA_SYNTHESIZED\}\] -rise_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.080 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:isntx\|Z_ALTERA_SYNTHESIZED\}\] -rise_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.080" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:isntx\|Z_ALTERA_SYNTHESIZED\}\] -fall_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.080 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:isntx\|Z_ALTERA_SYNTHESIZED\}\] -fall_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.080" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:isntx\|Z_ALTERA_SYNTHESIZED\}\] -rise_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.080 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:isntx\|Z_ALTERA_SYNTHESIZED\}\] -rise_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.080" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:isntx\|Z_ALTERA_SYNTHESIZED\}\] -fall_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.080 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:isntx\|Z_ALTERA_SYNTHESIZED\}\] -fall_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.080" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:isntx\|Z_ALTERA_SYNTHESIZED\}\] -rise_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:isntx\|Z_ALTERA_SYNTHESIZED\}\] -rise_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:isntx\|Z_ALTERA_SYNTHESIZED\}\] -fall_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:isntx\|Z_ALTERA_SYNTHESIZED\}\] -fall_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:isntx\|Z_ALTERA_SYNTHESIZED\}\] -rise_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:isntx\|Z_ALTERA_SYNTHESIZED\}\] -rise_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:isntx\|Z_ALTERA_SYNTHESIZED\}\] -fall_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:isntx\|Z_ALTERA_SYNTHESIZED\}\] -fall_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -rise_to \[get_clocks \{USBBridge:isntx\|Z_ALTERA_SYNTHESIZED\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -rise_to \[get_clocks \{USBBridge:isntx\|Z_ALTERA_SYNTHESIZED\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -fall_to \[get_clocks \{USBBridge:isntx\|Z_ALTERA_SYNTHESIZED\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -fall_to \[get_clocks \{USBBridge:isntx\|Z_ALTERA_SYNTHESIZED\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -rise_to \[get_clocks \{USBBridge:isntx\|Z_ALTERA_SYNTHESIZED\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -rise_to \[get_clocks \{USBBridge:isntx\|Z_ALTERA_SYNTHESIZED\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -fall_to \[get_clocks \{USBBridge:isntx\|Z_ALTERA_SYNTHESIZED\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -fall_to \[get_clocks \{USBBridge:isntx\|Z_ALTERA_SYNTHESIZED\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -rise_to \[get_clocks \{USBBridge:isntx\|Z_ALTERA_SYNTHESIZED\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -rise_to \[get_clocks \{USBBridge:isntx\|Z_ALTERA_SYNTHESIZED\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -fall_to \[get_clocks \{USBBridge:isntx\|Z_ALTERA_SYNTHESIZED\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -fall_to \[get_clocks \{USBBridge:isntx\|Z_ALTERA_SYNTHESIZED\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -rise_to \[get_clocks \{USBBridge:isntx\|Z_ALTERA_SYNTHESIZED\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -rise_to \[get_clocks \{USBBridge:isntx\|Z_ALTERA_SYNTHESIZED\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -fall_to \[get_clocks \{USBBridge:isntx\|Z_ALTERA_SYNTHESIZED\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -fall_to \[get_clocks \{USBBridge:isntx\|Z_ALTERA_SYNTHESIZED\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -rise_to \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -rise_to \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -fall_to \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -fall_to \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -rise_to \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -rise_to \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -fall_to \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -fall_to \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -rise_to \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -rise_to \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -fall_to \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -fall_to \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -rise_to \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -rise_to \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -fall_to \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -fall_to \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -rise_to \[get_clocks \{RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[3\]\}\] -setup 0.010 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -rise_to \[get_clocks \{RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[3\]\}\] -setup 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -fall_to \[get_clocks \{RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[3\]\}\] -setup 0.010 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -fall_to \[get_clocks \{RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[3\]\}\] -setup 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -rise_to \[get_clocks \{RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[3\]\}\] -setup 0.010 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -rise_to \[get_clocks \{RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[3\]\}\] -setup 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -fall_to \[get_clocks \{RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[3\]\}\] -setup 0.010 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -fall_to \[get_clocks \{RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[3\]\}\] -setup 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -rise_to \[get_clocks \{RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[3\]\}\] -hold 0.010 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -rise_to \[get_clocks \{RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[3\]\}\] -hold 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -fall_to \[get_clocks \{RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[3\]\}\] -hold 0.010 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -fall_to \[get_clocks \{RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[3\]\}\] -hold 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -rise_to \[get_clocks \{RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[3\]\}\] -hold 0.010 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -rise_to \[get_clocks \{RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[3\]\}\] -hold 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -fall_to \[get_clocks \{RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[3\]\}\] -hold 0.010 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -fall_to \[get_clocks \{RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[3\]\}\] -hold 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -rise_to \[get_clocks \{RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -rise_to \[get_clocks \{RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -fall_to \[get_clocks \{RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -fall_to \[get_clocks \{RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -rise_to \[get_clocks \{RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -rise_to \[get_clocks \{RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -fall_to \[get_clocks \{RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -fall_to \[get_clocks \{RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -rise_to \[get_clocks \{RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -rise_to \[get_clocks \{RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -fall_to \[get_clocks \{RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -fall_to \[get_clocks \{RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -rise_to \[get_clocks \{RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -rise_to \[get_clocks \{RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -fall_to \[get_clocks \{RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -fall_to \[get_clocks \{RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -rise_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.080 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -rise_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.080" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -fall_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.080 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -fall_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.080" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -rise_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.080 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -rise_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.080" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -fall_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.080 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -fall_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.080" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -rise_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -rise_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -fall_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -fall_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -rise_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -rise_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -fall_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -fall_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -rise_to \[get_clocks \{clk_25mhz\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -rise_to \[get_clocks \{clk_25mhz\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -fall_to \[get_clocks \{clk_25mhz\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -fall_to \[get_clocks \{clk_25mhz\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -rise_to \[get_clocks \{clk_25mhz\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -rise_to \[get_clocks \{clk_25mhz\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -fall_to \[get_clocks \{clk_25mhz\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -fall_to \[get_clocks \{clk_25mhz\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -rise_to \[get_clocks \{clk_25mhz\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -rise_to \[get_clocks \{clk_25mhz\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -fall_to \[get_clocks \{clk_25mhz\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -fall_to \[get_clocks \{clk_25mhz\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -rise_to \[get_clocks \{clk_25mhz\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -rise_to \[get_clocks \{clk_25mhz\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -fall_to \[get_clocks \{clk_25mhz\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -fall_to \[get_clocks \{clk_25mhz\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[3\]\}\] -rise_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.070 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[3\]\}\] -rise_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.070" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[3\]\}\] -fall_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.070 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[3\]\}\] -fall_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.070" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[3\]\}\] -rise_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.070 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[3\]\}\] -rise_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.070" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[3\]\}\] -fall_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.070 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[3\]\}\] -fall_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.070" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[3\]\}\] -rise_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.090 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[3\]\}\] -rise_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.090" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[3\]\}\] -fall_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.090 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[3\]\}\] -fall_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.090" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[3\]\}\] -rise_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.090 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[3\]\}\] -rise_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.090" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[3\]\}\] -fall_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.090 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[3\]\}\] -fall_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.090" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[0\]\}\] -rise_to \[get_clocks \{RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[3\]\}\] -setup 0.010 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[0\]\}\] -rise_to \[get_clocks \{RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[3\]\}\] -setup 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[0\]\}\] -fall_to \[get_clocks \{RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[3\]\}\] -setup 0.010 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[0\]\}\] -fall_to \[get_clocks \{RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[3\]\}\] -setup 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[0\]\}\] -rise_to \[get_clocks \{RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[3\]\}\] -setup 0.010 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[0\]\}\] -rise_to \[get_clocks \{RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[3\]\}\] -setup 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[0\]\}\] -fall_to \[get_clocks \{RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[3\]\}\] -setup 0.010 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[0\]\}\] -fall_to \[get_clocks \{RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[3\]\}\] -setup 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[0\]\}\] -rise_to \[get_clocks \{RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[3\]\}\] -hold 0.010 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[0\]\}\] -rise_to \[get_clocks \{RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[3\]\}\] -hold 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[0\]\}\] -fall_to \[get_clocks \{RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[3\]\}\] -hold 0.010 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[0\]\}\] -fall_to \[get_clocks \{RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[3\]\}\] -hold 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[0\]\}\] -rise_to \[get_clocks \{RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[3\]\}\] -hold 0.010 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[0\]\}\] -rise_to \[get_clocks \{RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[3\]\}\] -hold 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[0\]\}\] -fall_to \[get_clocks \{RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[3\]\}\] -hold 0.010 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[0\]\}\] -fall_to \[get_clocks \{RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[3\]\}\] -hold 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[0\]\}\] -rise_to \[get_clocks \{RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[0\]\}\] -rise_to \[get_clocks \{RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[0\]\}\] -fall_to \[get_clocks \{RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[0\]\}\] -fall_to \[get_clocks \{RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[0\]\}\] -rise_to \[get_clocks \{RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[0\]\}\] -rise_to \[get_clocks \{RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[0\]\}\] -fall_to \[get_clocks \{RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[0\]\}\] -fall_to \[get_clocks \{RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[0\]\}\] -rise_to \[get_clocks \{RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[0\]\}\] -rise_to \[get_clocks \{RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[0\]\}\] -fall_to \[get_clocks \{RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[0\]\}\] -fall_to \[get_clocks \{RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[0\]\}\] -rise_to \[get_clocks \{RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[0\]\}\] -rise_to \[get_clocks \{RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[0\]\}\] -fall_to \[get_clocks \{RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[0\]\}\] -fall_to \[get_clocks \{RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[0\]\}\] -rise_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.080 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[0\]\}\] -rise_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.080" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[0\]\}\] -fall_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.080 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[0\]\}\] -fall_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.080" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[0\]\}\] -rise_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.080 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[0\]\}\] -rise_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.080" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[0\]\}\] -fall_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.080 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[0\]\}\] -fall_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.080" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[0\]\}\] -rise_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[0\]\}\] -rise_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[0\]\}\] -fall_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[0\]\}\] -fall_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[0\]\}\] -rise_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[0\]\}\] -rise_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[0\]\}\] -fall_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[0\]\}\] -fall_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{USBBridge:isntx\|Z_ALTERA_SYNTHESIZED\}\] -setup 0.100 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{USBBridge:isntx\|Z_ALTERA_SYNTHESIZED\}\] -setup 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{USBBridge:isntx\|Z_ALTERA_SYNTHESIZED\}\] -setup 0.100 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{USBBridge:isntx\|Z_ALTERA_SYNTHESIZED\}\] -setup 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{USBBridge:isntx\|Z_ALTERA_SYNTHESIZED\}\] -setup 0.100 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{USBBridge:isntx\|Z_ALTERA_SYNTHESIZED\}\] -setup 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{USBBridge:isntx\|Z_ALTERA_SYNTHESIZED\}\] -setup 0.100 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{USBBridge:isntx\|Z_ALTERA_SYNTHESIZED\}\] -setup 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{USBBridge:isntx\|Z_ALTERA_SYNTHESIZED\}\] -hold 0.080 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{USBBridge:isntx\|Z_ALTERA_SYNTHESIZED\}\] -hold 0.080" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{USBBridge:isntx\|Z_ALTERA_SYNTHESIZED\}\] -hold 0.080 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{USBBridge:isntx\|Z_ALTERA_SYNTHESIZED\}\] -hold 0.080" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{USBBridge:isntx\|Z_ALTERA_SYNTHESIZED\}\] -hold 0.080 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{USBBridge:isntx\|Z_ALTERA_SYNTHESIZED\}\] -hold 0.080" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{USBBridge:isntx\|Z_ALTERA_SYNTHESIZED\}\] -hold 0.080 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{USBBridge:isntx\|Z_ALTERA_SYNTHESIZED\}\] -hold 0.080" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -setup 0.100 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -setup 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -setup 0.100 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -setup 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -setup 0.100 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -setup 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -setup 0.100 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -setup 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -hold 0.080 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -hold 0.080" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -hold 0.080 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -hold 0.080" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -hold 0.080 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -hold 0.080" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -hold 0.080 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -hold 0.080" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[3\]\}\] -setup 0.090 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[3\]\}\] -setup 0.090" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[3\]\}\] -setup 0.090 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[3\]\}\] -setup 0.090" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[3\]\}\] -setup 0.090 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[3\]\}\] -setup 0.090" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[3\]\}\] -setup 0.090 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[3\]\}\] -setup 0.090" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[3\]\}\] -hold 0.070 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[3\]\}\] -hold 0.070" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[3\]\}\] -hold 0.070 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[3\]\}\] -hold 0.070" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[3\]\}\] -hold 0.070 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[3\]\}\] -hold 0.070" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[3\]\}\] -hold 0.070 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[3\]\}\] -hold 0.070" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[0\]\}\] -setup 0.100 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[0\]\}\] -setup 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[0\]\}\] -setup 0.100 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[0\]\}\] -setup 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[0\]\}\] -setup 0.100 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[0\]\}\] -setup 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[0\]\}\] -setup 0.100 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[0\]\}\] -setup 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[0\]\}\] -hold 0.080 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[0\]\}\] -hold 0.080" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[0\]\}\] -hold 0.080 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[0\]\}\] -hold 0.080" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[0\]\}\] -hold 0.080 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[0\]\}\] -hold 0.080" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[0\]\}\] -hold 0.080 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[0\]\}\] -hold 0.080" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{clk_25mhz\}\] -setup 0.100 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{clk_25mhz\}\] -setup 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{clk_25mhz\}\] -setup 0.100 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{clk_25mhz\}\] -setup 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{clk_25mhz\}\] -setup 0.100 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{clk_25mhz\}\] -setup 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{clk_25mhz\}\] -setup 0.100 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{clk_25mhz\}\] -setup 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{clk_25mhz\}\] -hold 0.080 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{clk_25mhz\}\] -hold 0.080" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{clk_25mhz\}\] -hold 0.080 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{clk_25mhz\}\] -hold 0.080" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{clk_25mhz\}\] -hold 0.080 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{clk_25mhz\}\] -hold 0.080" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{clk_25mhz\}\] -hold 0.080 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{clk_25mhz\}\] -hold 0.080" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk_25mhz\}\] -rise_to \[get_clocks \{RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[3\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk_25mhz\}\] -rise_to \[get_clocks \{RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[3\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk_25mhz\}\] -fall_to \[get_clocks \{RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[3\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk_25mhz\}\] -fall_to \[get_clocks \{RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[3\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk_25mhz\}\] -rise_to \[get_clocks \{RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[3\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk_25mhz\}\] -rise_to \[get_clocks \{RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[3\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk_25mhz\}\] -fall_to \[get_clocks \{RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[3\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk_25mhz\}\] -fall_to \[get_clocks \{RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[3\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk_25mhz\}\] -rise_to \[get_clocks \{RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[3\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk_25mhz\}\] -rise_to \[get_clocks \{RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[3\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk_25mhz\}\] -fall_to \[get_clocks \{RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[3\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk_25mhz\}\] -fall_to \[get_clocks \{RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[3\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk_25mhz\}\] -rise_to \[get_clocks \{RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[3\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk_25mhz\}\] -rise_to \[get_clocks \{RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[3\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk_25mhz\}\] -fall_to \[get_clocks \{RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[3\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk_25mhz\}\] -fall_to \[get_clocks \{RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[3\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk_25mhz\}\] -rise_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.080 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk_25mhz\}\] -rise_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.080" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk_25mhz\}\] -fall_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.080 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk_25mhz\}\] -fall_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.080" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk_25mhz\}\] -rise_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.080 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk_25mhz\}\] -rise_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.080" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk_25mhz\}\] -fall_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.080 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk_25mhz\}\] -fall_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.080" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk_25mhz\}\] -rise_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk_25mhz\}\] -rise_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk_25mhz\}\] -fall_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk_25mhz\}\] -fall_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk_25mhz\}\] -rise_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk_25mhz\}\] -rise_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk_25mhz\}\] -fall_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk_25mhz\}\] -fall_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Critical Warning: Timing requirements not met" {  } {  } 1 0 "Timing requirements not met" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.036 " "Info: Worst-case setup slack is -2.036" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.036        -2.036 RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[3\]  " "Info:    -2.036        -2.036 RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[3\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.418      -121.826 USBBridge:isntx\|USBRDn  " "Info:    -1.418      -121.826 USBBridge:isntx\|USBRDn " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.522        -6.818 inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "Info:    -0.522        -6.818 inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.473        -5.870 clk_25mhz  " "Info:    -0.473        -5.870 clk_25mhz " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.110        -1.126 USBBridge:isntx\|Z_ALTERA_SYNTHESIZED  " "Info:    -0.110        -1.126 USBBridge:isntx\|Z_ALTERA_SYNTHESIZED " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.087        -0.522 RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[0\]  " "Info:    -0.087        -0.522 RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.518 " "Info: Worst-case hold slack is -0.518" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.518        -5.201 clk_25mhz  " "Info:    -0.518        -5.201 clk_25mhz " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.436        -9.609 inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "Info:    -0.436        -9.609 inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.233       -17.419 USBBridge:isntx\|USBRDn  " "Info:    -0.233       -17.419 USBBridge:isntx\|USBRDn " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.005        -0.005 RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[0\]  " "Info:    -0.005        -0.005 RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.304         0.000 USBBridge:isntx\|Z_ALTERA_SYNTHESIZED  " "Info:     0.304         0.000 USBBridge:isntx\|Z_ALTERA_SYNTHESIZED " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.285         0.000 RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[3\]  " "Info:     1.285         0.000 RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[3\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -0.342 " "Info: Worst-case recovery slack is -0.342" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.342        -0.459 USBBridge:isntx\|USBRDn  " "Info:    -0.342        -0.459 USBBridge:isntx\|USBRDn " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.228        -0.802 inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "Info:    -0.228        -0.802 inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.246         0.000 RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[3\]  " "Info:     0.246         0.000 RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[3\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.048 " "Info: Worst-case removal slack is 0.048" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.048         0.000 RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[3\]  " "Info:     0.048         0.000 RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[3\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.431         0.000 USBBridge:isntx\|USBRDn  " "Info:     0.431         0.000 USBBridge:isntx\|USBRDn " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.473         0.000 inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "Info:     0.473         0.000 inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.000 " "Info: Worst-case minimum pulse width slack is -1.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000      -116.000 USBBridge:isntx\|USBRDn  " "Info:    -1.000      -116.000 USBBridge:isntx\|USBRDn " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000       -32.000 USBBridge:isntx\|Z_ALTERA_SYNTHESIZED  " "Info:    -1.000       -32.000 USBBridge:isntx\|Z_ALTERA_SYNTHESIZED " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000        -6.000 RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[0\]  " "Info:    -1.000        -6.000 RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000        -1.000 RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[3\]  " "Info:    -1.000        -1.000 RegA:inst9\|lpm_ff:lpm_ff_component\|dffs\[3\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.261         0.000 clk_25mhz  " "Info:    19.261         0.000 clk_25mhz " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  499.664         0.000 inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "Info:   499.664         0.000 inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Info: Design is not fully constrained for setup requirements" {  } {  } 0 0 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Info: Design is not fully constrained for hold requirements" {  } {  } 0 0 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 15 s Quartus II " "Info: Quartus II TimeQuest Timing Analyzer was successful. 0 errors, 15 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "222 " "Info: Peak virtual memory: 222 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 24 16:15:35 2021 " "Info: Processing ended: Fri Dec 24 16:15:35 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Info: Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Info: Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 88 s " "Info: Quartus II Full Compilation was successful. 0 errors, 88 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
