#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x285ba20 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x28590d0 .scope module, "tb" "tb" 3 211;
 .timescale -12 -12;
L_0x2859d50 .functor NOT 1, L_0x28d12e0, C4<0>, C4<0>, C4<0>;
L_0x2871f90 .functor XOR 8, L_0x28d0e70, L_0x28d1030, C4<00000000>, C4<00000000>;
L_0x28a9120 .functor XOR 8, L_0x2871f90, L_0x28d1170, C4<00000000>, C4<00000000>;
v0x28cea50_0 .net *"_ivl_10", 7 0, L_0x28d1170;  1 drivers
v0x28ceb50_0 .net *"_ivl_12", 7 0, L_0x28a9120;  1 drivers
v0x28cec30_0 .net *"_ivl_2", 7 0, L_0x28d0dd0;  1 drivers
v0x28cecf0_0 .net *"_ivl_4", 7 0, L_0x28d0e70;  1 drivers
v0x28cedd0_0 .net *"_ivl_6", 7 0, L_0x28d1030;  1 drivers
v0x28cef00_0 .net *"_ivl_8", 7 0, L_0x2871f90;  1 drivers
v0x28cefe0_0 .net "areset", 0 0, L_0x285a160;  1 drivers
v0x28cf080_0 .var "clk", 0 0;
v0x28cf120_0 .net "predict_history_dut", 6 0, v0x28cdde0_0;  1 drivers
v0x28cf270_0 .net "predict_history_ref", 6 0, L_0x28d0c40;  1 drivers
v0x28cf310_0 .net "predict_pc", 6 0, L_0x28cfed0;  1 drivers
v0x28cf3b0_0 .net "predict_taken_dut", 0 0, v0x28ce020_0;  1 drivers
v0x28cf450_0 .net "predict_taken_ref", 0 0, L_0x28d0a80;  1 drivers
v0x28cf4f0_0 .net "predict_valid", 0 0, v0x28cabe0_0;  1 drivers
v0x28cf590_0 .var/2u "stats1", 223 0;
v0x28cf630_0 .var/2u "strobe", 0 0;
v0x28cf6f0_0 .net "tb_match", 0 0, L_0x28d12e0;  1 drivers
v0x28cf8a0_0 .net "tb_mismatch", 0 0, L_0x2859d50;  1 drivers
v0x28cf940_0 .net "train_history", 6 0, L_0x28d0480;  1 drivers
v0x28cfa00_0 .net "train_mispredicted", 0 0, L_0x28d0320;  1 drivers
v0x28cfaa0_0 .net "train_pc", 6 0, L_0x28d0610;  1 drivers
v0x28cfb60_0 .net "train_taken", 0 0, L_0x28d0100;  1 drivers
v0x28cfc00_0 .net "train_valid", 0 0, v0x28cb560_0;  1 drivers
v0x28cfca0_0 .net "wavedrom_enable", 0 0, v0x28cb630_0;  1 drivers
v0x28cfd40_0 .net/2s "wavedrom_hide_after_time", 31 0, v0x28cb6d0_0;  1 drivers
v0x28cfde0_0 .net "wavedrom_title", 511 0, v0x28cb7b0_0;  1 drivers
L_0x28d0dd0 .concat [ 7 1 0 0], L_0x28d0c40, L_0x28d0a80;
L_0x28d0e70 .concat [ 7 1 0 0], L_0x28d0c40, L_0x28d0a80;
L_0x28d1030 .concat [ 7 1 0 0], v0x28cdde0_0, v0x28ce020_0;
L_0x28d1170 .concat [ 7 1 0 0], L_0x28d0c40, L_0x28d0a80;
L_0x28d12e0 .cmp/eeq 8, L_0x28d0dd0, L_0x28a9120;
S_0x285da90 .scope module, "good1" "reference_module" 3 268, 3 4 0, S_0x28590d0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "areset";
    .port_info 2 /INPUT 1 "predict_valid";
    .port_info 3 /INPUT 7 "predict_pc";
    .port_info 4 /OUTPUT 1 "predict_taken";
    .port_info 5 /OUTPUT 7 "predict_history";
    .port_info 6 /INPUT 1 "train_valid";
    .port_info 7 /INPUT 1 "train_taken";
    .port_info 8 /INPUT 1 "train_mispredicted";
    .port_info 9 /INPUT 7 "train_history";
    .port_info 10 /INPUT 7 "train_pc";
P_0x285d250 .param/l "LNT" 0 3 22, C4<01>;
P_0x285d290 .param/l "LT" 0 3 22, C4<10>;
P_0x285d2d0 .param/l "SNT" 0 3 22, C4<00>;
P_0x285d310 .param/l "ST" 0 3 22, C4<11>;
P_0x285d350 .param/l "n" 0 3 19, +C4<00000000000000000000000000000111>;
L_0x285a640 .functor XOR 7, v0x28c8d80_0, L_0x28cfed0, C4<0000000>, C4<0000000>;
L_0x2883220 .functor XOR 7, L_0x28d0480, L_0x28d0610, C4<0000000>, C4<0000000>;
v0x2896630_0 .net *"_ivl_11", 0 0, L_0x28d0990;  1 drivers
L_0x7fe2b462e1c8 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x2896900_0 .net *"_ivl_12", 0 0, L_0x7fe2b462e1c8;  1 drivers
L_0x7fe2b462e210 .functor BUFT 1, C4<xxxxxxx>, C4<0>, C4<0>, C4<0>;
v0x2859dc0_0 .net *"_ivl_16", 6 0, L_0x7fe2b462e210;  1 drivers
v0x285a000_0 .net *"_ivl_4", 1 0, L_0x28d07a0;  1 drivers
v0x285a1d0_0 .net *"_ivl_6", 8 0, L_0x28d08a0;  1 drivers
L_0x7fe2b462e180 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x285a730_0 .net *"_ivl_9", 1 0, L_0x7fe2b462e180;  1 drivers
v0x28c8a60_0 .net "areset", 0 0, L_0x285a160;  alias, 1 drivers
v0x28c8b20_0 .net "clk", 0 0, v0x28cf080_0;  1 drivers
v0x28c8be0 .array "pht", 0 127, 1 0;
v0x28c8ca0_0 .net "predict_history", 6 0, L_0x28d0c40;  alias, 1 drivers
v0x28c8d80_0 .var "predict_history_r", 6 0;
v0x28c8e60_0 .net "predict_index", 6 0, L_0x285a640;  1 drivers
v0x28c8f40_0 .net "predict_pc", 6 0, L_0x28cfed0;  alias, 1 drivers
v0x28c9020_0 .net "predict_taken", 0 0, L_0x28d0a80;  alias, 1 drivers
v0x28c90e0_0 .net "predict_valid", 0 0, v0x28cabe0_0;  alias, 1 drivers
v0x28c91a0_0 .net "train_history", 6 0, L_0x28d0480;  alias, 1 drivers
v0x28c9280_0 .net "train_index", 6 0, L_0x2883220;  1 drivers
v0x28c9360_0 .net "train_mispredicted", 0 0, L_0x28d0320;  alias, 1 drivers
v0x28c9420_0 .net "train_pc", 6 0, L_0x28d0610;  alias, 1 drivers
v0x28c9500_0 .net "train_taken", 0 0, L_0x28d0100;  alias, 1 drivers
v0x28c95c0_0 .net "train_valid", 0 0, v0x28cb560_0;  alias, 1 drivers
E_0x2868c10 .event posedge, v0x28c8a60_0, v0x28c8b20_0;
L_0x28d07a0 .array/port v0x28c8be0, L_0x28d08a0;
L_0x28d08a0 .concat [ 7 2 0 0], L_0x285a640, L_0x7fe2b462e180;
L_0x28d0990 .part L_0x28d07a0, 1, 1;
L_0x28d0a80 .functor MUXZ 1, L_0x7fe2b462e1c8, L_0x28d0990, v0x28cabe0_0, C4<>;
L_0x28d0c40 .functor MUXZ 7, L_0x7fe2b462e210, v0x28c8d80_0, v0x28cabe0_0, C4<>;
S_0x2882550 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 30, 3 30 0, S_0x285da90;
 .timescale -12 -12;
v0x2896210_0 .var/i "i", 31 0;
S_0x28c97e0 .scope module, "stim1" "stimulus_gen" 3 257, 3 51 0, S_0x28590d0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "areset";
    .port_info 2 /OUTPUT 1 "predict_valid";
    .port_info 3 /OUTPUT 7 "predict_pc";
    .port_info 4 /OUTPUT 1 "train_valid";
    .port_info 5 /OUTPUT 1 "train_taken";
    .port_info 6 /OUTPUT 1 "train_mispredicted";
    .port_info 7 /OUTPUT 7 "train_history";
    .port_info 8 /OUTPUT 7 "train_pc";
    .port_info 9 /INPUT 1 "tb_match";
    .port_info 10 /OUTPUT 512 "wavedrom_title";
    .port_info 11 /OUTPUT 1 "wavedrom_enable";
    .port_info 12 /OUTPUT 32 "wavedrom_hide_after_time";
P_0x28c9990 .param/l "N" 0 3 52, +C4<00000000000000000000000000000111>;
L_0x285a160 .functor BUFZ 1, v0x28cacb0_0, C4<0>, C4<0>, C4<0>;
L_0x7fe2b462e0a8 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x28ca470_0 .net *"_ivl_10", 0 0, L_0x7fe2b462e0a8;  1 drivers
L_0x7fe2b462e0f0 .functor BUFT 1, C4<xxxxxxx>, C4<0>, C4<0>, C4<0>;
v0x28ca550_0 .net *"_ivl_14", 6 0, L_0x7fe2b462e0f0;  1 drivers
L_0x7fe2b462e138 .functor BUFT 1, C4<xxxxxxx>, C4<0>, C4<0>, C4<0>;
v0x28ca630_0 .net *"_ivl_18", 6 0, L_0x7fe2b462e138;  1 drivers
L_0x7fe2b462e018 .functor BUFT 1, C4<xxxxxxx>, C4<0>, C4<0>, C4<0>;
v0x28ca6f0_0 .net *"_ivl_2", 6 0, L_0x7fe2b462e018;  1 drivers
L_0x7fe2b462e060 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x28ca7d0_0 .net *"_ivl_6", 0 0, L_0x7fe2b462e060;  1 drivers
v0x28ca900_0 .net "areset", 0 0, L_0x285a160;  alias, 1 drivers
v0x28ca9a0_0 .net "clk", 0 0, v0x28cf080_0;  alias, 1 drivers
v0x28caa70_0 .net "predict_pc", 6 0, L_0x28cfed0;  alias, 1 drivers
v0x28cab40_0 .var "predict_pc_r", 6 0;
v0x28cabe0_0 .var "predict_valid", 0 0;
v0x28cacb0_0 .var "reset", 0 0;
v0x28cad50_0 .net "tb_match", 0 0, L_0x28d12e0;  alias, 1 drivers
v0x28cae10_0 .net "train_history", 6 0, L_0x28d0480;  alias, 1 drivers
v0x28caf00_0 .var "train_history_r", 6 0;
v0x28cafc0_0 .net "train_mispredicted", 0 0, L_0x28d0320;  alias, 1 drivers
v0x28cb090_0 .var "train_mispredicted_r", 0 0;
v0x28cb130_0 .net "train_pc", 6 0, L_0x28d0610;  alias, 1 drivers
v0x28cb330_0 .var "train_pc_r", 6 0;
v0x28cb3f0_0 .net "train_taken", 0 0, L_0x28d0100;  alias, 1 drivers
v0x28cb4c0_0 .var "train_taken_r", 0 0;
v0x28cb560_0 .var "train_valid", 0 0;
v0x28cb630_0 .var "wavedrom_enable", 0 0;
v0x28cb6d0_0 .var/2s "wavedrom_hide_after_time", 31 0;
v0x28cb7b0_0 .var "wavedrom_title", 511 0;
E_0x28680b0/0 .event negedge, v0x28c8b20_0;
E_0x28680b0/1 .event posedge, v0x28c8b20_0;
E_0x28680b0 .event/or E_0x28680b0/0, E_0x28680b0/1;
L_0x28cfed0 .functor MUXZ 7, L_0x7fe2b462e018, v0x28cab40_0, v0x28cabe0_0, C4<>;
L_0x28d0100 .functor MUXZ 1, L_0x7fe2b462e060, v0x28cb4c0_0, v0x28cb560_0, C4<>;
L_0x28d0320 .functor MUXZ 1, L_0x7fe2b462e0a8, v0x28cb090_0, v0x28cb560_0, C4<>;
L_0x28d0480 .functor MUXZ 7, L_0x7fe2b462e0f0, v0x28caf00_0, v0x28cb560_0, C4<>;
L_0x28d0610 .functor MUXZ 7, L_0x7fe2b462e138, v0x28cb330_0, v0x28cb560_0, C4<>;
S_0x28c9a50 .scope task, "reset_test" "reset_test" 3 86, 3 86 0, S_0x28c97e0;
 .timescale -12 -12;
v0x28c9cb0_0 .var/2u "arfail", 0 0;
v0x28c9d90_0 .var "async", 0 0;
v0x28c9e50_0 .var/2u "datafail", 0 0;
v0x28c9ef0_0 .var/2u "srfail", 0 0;
E_0x2867e60 .event posedge, v0x28c8b20_0;
E_0x284b9f0 .event negedge, v0x28c8b20_0;
TD_tb.stim1.reset_test ;
    %wait E_0x2867e60;
    %wait E_0x2867e60;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x28cacb0_0, 0;
    %pushi/vec4 3, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x2867e60;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %wait E_0x284b9f0;
    %load/vec4 v0x28cad50_0;
    %nor/r;
    %cast2;
    %store/vec4 v0x28c9e50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x28cacb0_0, 0;
    %wait E_0x2867e60;
    %load/vec4 v0x28cad50_0;
    %nor/r;
    %cast2;
    %store/vec4 v0x28c9cb0_0, 0, 1;
    %wait E_0x2867e60;
    %load/vec4 v0x28cad50_0;
    %nor/r;
    %cast2;
    %store/vec4 v0x28c9ef0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x28cacb0_0, 0;
    %load/vec4 v0x28c9ef0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %vpi_call/w 3 100 "$display", "Hint: Your reset doesn't seem to be working." {0 0 0};
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0x28c9cb0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_0.6, 9;
    %load/vec4 v0x28c9d90_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/1 T_0.7, 9;
    %load/vec4 v0x28c9e50_0;
    %nor/r;
    %or;
T_0.7;
    %and;
T_0.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %load/vec4 v0x28c9d90_0;
    %flag_set/vec4 8;
    %jmp/0 T_0.8, 8;
    %pushi/vec4 1634957678, 0, 32; draw_string_vec4
    %pushi/vec4 1667789423, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1852798323, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/1 T_0.9, 8;
T_0.8 ; End of true expr.
    %pushi/vec4 7567726, 0, 32; draw_string_vec4
    %pushi/vec4 1667789423, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1852798323, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/0 T_0.9, 8;
 ; End of false expr.
    %blend;
T_0.9;
    %vpi_call/w 3 102 "$display", "Hint: Your reset should be %0s, but doesn't appear to be.", S<0,vec4,u96> {1 0 0};
T_0.4 ;
T_0.3 ;
    %end;
S_0x28c9fb0 .scope task, "wavedrom_start" "wavedrom_start" 3 77, 3 77 0, S_0x28c97e0;
 .timescale -12 -12;
v0x28ca1b0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x28ca290 .scope task, "wavedrom_stop" "wavedrom_stop" 3 80, 3 80 0, S_0x28c97e0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x28cba30 .scope module, "top_module1" "top_module" 3 281, 4 1 0, S_0x28590d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "areset";
    .port_info 2 /INPUT 1 "predict_valid";
    .port_info 3 /INPUT 7 "predict_pc";
    .port_info 4 /OUTPUT 1 "predict_taken";
    .port_info 5 /OUTPUT 7 "predict_history";
    .port_info 6 /INPUT 1 "train_valid";
    .port_info 7 /INPUT 1 "train_taken";
    .port_info 8 /INPUT 1 "train_mispredicted";
    .port_info 9 /INPUT 7 "train_history";
    .port_info 10 /INPUT 7 "train_pc";
v0x28cca60 .array "PHT", 0 127, 1 0;
v0x28cdb40_0 .net "areset", 0 0, L_0x285a160;  alias, 1 drivers
v0x28cdc50_0 .net "clk", 0 0, v0x28cf080_0;  alias, 1 drivers
v0x28cdd40_0 .var "global_history", 6 0;
v0x28cdde0_0 .var "predict_history", 6 0;
v0x28cdf10_0 .net "predict_pc", 6 0, L_0x28cfed0;  alias, 1 drivers
v0x28ce020_0 .var "predict_taken", 0 0;
v0x28ce0e0_0 .net "predict_valid", 0 0, v0x28cabe0_0;  alias, 1 drivers
v0x28ce1d0_0 .net "train_history", 6 0, L_0x28d0480;  alias, 1 drivers
v0x28ce290_0 .net "train_mispredicted", 0 0, L_0x28d0320;  alias, 1 drivers
v0x28ce380_0 .net "train_pc", 6 0, L_0x28d0610;  alias, 1 drivers
v0x28ce490_0 .net "train_taken", 0 0, L_0x28d0100;  alias, 1 drivers
v0x28ce580_0 .net "train_valid", 0 0, v0x28cb560_0;  alias, 1 drivers
E_0x28ae720/0 .event anyedge, v0x28cdd40_0, v0x28c90e0_0, v0x28c8f40_0, v0x28cdde0_0;
v0x28cca60_0 .array/port v0x28cca60, 0;
v0x28cca60_1 .array/port v0x28cca60, 1;
v0x28cca60_2 .array/port v0x28cca60, 2;
E_0x28ae720/1 .event anyedge, v0x28cc980_0, v0x28cca60_0, v0x28cca60_1, v0x28cca60_2;
v0x28cca60_3 .array/port v0x28cca60, 3;
v0x28cca60_4 .array/port v0x28cca60, 4;
v0x28cca60_5 .array/port v0x28cca60, 5;
v0x28cca60_6 .array/port v0x28cca60, 6;
E_0x28ae720/2 .event anyedge, v0x28cca60_3, v0x28cca60_4, v0x28cca60_5, v0x28cca60_6;
v0x28cca60_7 .array/port v0x28cca60, 7;
v0x28cca60_8 .array/port v0x28cca60, 8;
v0x28cca60_9 .array/port v0x28cca60, 9;
v0x28cca60_10 .array/port v0x28cca60, 10;
E_0x28ae720/3 .event anyedge, v0x28cca60_7, v0x28cca60_8, v0x28cca60_9, v0x28cca60_10;
v0x28cca60_11 .array/port v0x28cca60, 11;
v0x28cca60_12 .array/port v0x28cca60, 12;
v0x28cca60_13 .array/port v0x28cca60, 13;
v0x28cca60_14 .array/port v0x28cca60, 14;
E_0x28ae720/4 .event anyedge, v0x28cca60_11, v0x28cca60_12, v0x28cca60_13, v0x28cca60_14;
v0x28cca60_15 .array/port v0x28cca60, 15;
v0x28cca60_16 .array/port v0x28cca60, 16;
v0x28cca60_17 .array/port v0x28cca60, 17;
v0x28cca60_18 .array/port v0x28cca60, 18;
E_0x28ae720/5 .event anyedge, v0x28cca60_15, v0x28cca60_16, v0x28cca60_17, v0x28cca60_18;
v0x28cca60_19 .array/port v0x28cca60, 19;
v0x28cca60_20 .array/port v0x28cca60, 20;
v0x28cca60_21 .array/port v0x28cca60, 21;
v0x28cca60_22 .array/port v0x28cca60, 22;
E_0x28ae720/6 .event anyedge, v0x28cca60_19, v0x28cca60_20, v0x28cca60_21, v0x28cca60_22;
v0x28cca60_23 .array/port v0x28cca60, 23;
v0x28cca60_24 .array/port v0x28cca60, 24;
v0x28cca60_25 .array/port v0x28cca60, 25;
v0x28cca60_26 .array/port v0x28cca60, 26;
E_0x28ae720/7 .event anyedge, v0x28cca60_23, v0x28cca60_24, v0x28cca60_25, v0x28cca60_26;
v0x28cca60_27 .array/port v0x28cca60, 27;
v0x28cca60_28 .array/port v0x28cca60, 28;
v0x28cca60_29 .array/port v0x28cca60, 29;
v0x28cca60_30 .array/port v0x28cca60, 30;
E_0x28ae720/8 .event anyedge, v0x28cca60_27, v0x28cca60_28, v0x28cca60_29, v0x28cca60_30;
v0x28cca60_31 .array/port v0x28cca60, 31;
v0x28cca60_32 .array/port v0x28cca60, 32;
v0x28cca60_33 .array/port v0x28cca60, 33;
v0x28cca60_34 .array/port v0x28cca60, 34;
E_0x28ae720/9 .event anyedge, v0x28cca60_31, v0x28cca60_32, v0x28cca60_33, v0x28cca60_34;
v0x28cca60_35 .array/port v0x28cca60, 35;
v0x28cca60_36 .array/port v0x28cca60, 36;
v0x28cca60_37 .array/port v0x28cca60, 37;
v0x28cca60_38 .array/port v0x28cca60, 38;
E_0x28ae720/10 .event anyedge, v0x28cca60_35, v0x28cca60_36, v0x28cca60_37, v0x28cca60_38;
v0x28cca60_39 .array/port v0x28cca60, 39;
v0x28cca60_40 .array/port v0x28cca60, 40;
v0x28cca60_41 .array/port v0x28cca60, 41;
v0x28cca60_42 .array/port v0x28cca60, 42;
E_0x28ae720/11 .event anyedge, v0x28cca60_39, v0x28cca60_40, v0x28cca60_41, v0x28cca60_42;
v0x28cca60_43 .array/port v0x28cca60, 43;
v0x28cca60_44 .array/port v0x28cca60, 44;
v0x28cca60_45 .array/port v0x28cca60, 45;
v0x28cca60_46 .array/port v0x28cca60, 46;
E_0x28ae720/12 .event anyedge, v0x28cca60_43, v0x28cca60_44, v0x28cca60_45, v0x28cca60_46;
v0x28cca60_47 .array/port v0x28cca60, 47;
v0x28cca60_48 .array/port v0x28cca60, 48;
v0x28cca60_49 .array/port v0x28cca60, 49;
v0x28cca60_50 .array/port v0x28cca60, 50;
E_0x28ae720/13 .event anyedge, v0x28cca60_47, v0x28cca60_48, v0x28cca60_49, v0x28cca60_50;
v0x28cca60_51 .array/port v0x28cca60, 51;
v0x28cca60_52 .array/port v0x28cca60, 52;
v0x28cca60_53 .array/port v0x28cca60, 53;
v0x28cca60_54 .array/port v0x28cca60, 54;
E_0x28ae720/14 .event anyedge, v0x28cca60_51, v0x28cca60_52, v0x28cca60_53, v0x28cca60_54;
v0x28cca60_55 .array/port v0x28cca60, 55;
v0x28cca60_56 .array/port v0x28cca60, 56;
v0x28cca60_57 .array/port v0x28cca60, 57;
v0x28cca60_58 .array/port v0x28cca60, 58;
E_0x28ae720/15 .event anyedge, v0x28cca60_55, v0x28cca60_56, v0x28cca60_57, v0x28cca60_58;
v0x28cca60_59 .array/port v0x28cca60, 59;
v0x28cca60_60 .array/port v0x28cca60, 60;
v0x28cca60_61 .array/port v0x28cca60, 61;
v0x28cca60_62 .array/port v0x28cca60, 62;
E_0x28ae720/16 .event anyedge, v0x28cca60_59, v0x28cca60_60, v0x28cca60_61, v0x28cca60_62;
v0x28cca60_63 .array/port v0x28cca60, 63;
v0x28cca60_64 .array/port v0x28cca60, 64;
v0x28cca60_65 .array/port v0x28cca60, 65;
v0x28cca60_66 .array/port v0x28cca60, 66;
E_0x28ae720/17 .event anyedge, v0x28cca60_63, v0x28cca60_64, v0x28cca60_65, v0x28cca60_66;
v0x28cca60_67 .array/port v0x28cca60, 67;
v0x28cca60_68 .array/port v0x28cca60, 68;
v0x28cca60_69 .array/port v0x28cca60, 69;
v0x28cca60_70 .array/port v0x28cca60, 70;
E_0x28ae720/18 .event anyedge, v0x28cca60_67, v0x28cca60_68, v0x28cca60_69, v0x28cca60_70;
v0x28cca60_71 .array/port v0x28cca60, 71;
v0x28cca60_72 .array/port v0x28cca60, 72;
v0x28cca60_73 .array/port v0x28cca60, 73;
v0x28cca60_74 .array/port v0x28cca60, 74;
E_0x28ae720/19 .event anyedge, v0x28cca60_71, v0x28cca60_72, v0x28cca60_73, v0x28cca60_74;
v0x28cca60_75 .array/port v0x28cca60, 75;
v0x28cca60_76 .array/port v0x28cca60, 76;
v0x28cca60_77 .array/port v0x28cca60, 77;
v0x28cca60_78 .array/port v0x28cca60, 78;
E_0x28ae720/20 .event anyedge, v0x28cca60_75, v0x28cca60_76, v0x28cca60_77, v0x28cca60_78;
v0x28cca60_79 .array/port v0x28cca60, 79;
v0x28cca60_80 .array/port v0x28cca60, 80;
v0x28cca60_81 .array/port v0x28cca60, 81;
v0x28cca60_82 .array/port v0x28cca60, 82;
E_0x28ae720/21 .event anyedge, v0x28cca60_79, v0x28cca60_80, v0x28cca60_81, v0x28cca60_82;
v0x28cca60_83 .array/port v0x28cca60, 83;
v0x28cca60_84 .array/port v0x28cca60, 84;
v0x28cca60_85 .array/port v0x28cca60, 85;
v0x28cca60_86 .array/port v0x28cca60, 86;
E_0x28ae720/22 .event anyedge, v0x28cca60_83, v0x28cca60_84, v0x28cca60_85, v0x28cca60_86;
v0x28cca60_87 .array/port v0x28cca60, 87;
v0x28cca60_88 .array/port v0x28cca60, 88;
v0x28cca60_89 .array/port v0x28cca60, 89;
v0x28cca60_90 .array/port v0x28cca60, 90;
E_0x28ae720/23 .event anyedge, v0x28cca60_87, v0x28cca60_88, v0x28cca60_89, v0x28cca60_90;
v0x28cca60_91 .array/port v0x28cca60, 91;
v0x28cca60_92 .array/port v0x28cca60, 92;
v0x28cca60_93 .array/port v0x28cca60, 93;
v0x28cca60_94 .array/port v0x28cca60, 94;
E_0x28ae720/24 .event anyedge, v0x28cca60_91, v0x28cca60_92, v0x28cca60_93, v0x28cca60_94;
v0x28cca60_95 .array/port v0x28cca60, 95;
v0x28cca60_96 .array/port v0x28cca60, 96;
v0x28cca60_97 .array/port v0x28cca60, 97;
v0x28cca60_98 .array/port v0x28cca60, 98;
E_0x28ae720/25 .event anyedge, v0x28cca60_95, v0x28cca60_96, v0x28cca60_97, v0x28cca60_98;
v0x28cca60_99 .array/port v0x28cca60, 99;
v0x28cca60_100 .array/port v0x28cca60, 100;
v0x28cca60_101 .array/port v0x28cca60, 101;
v0x28cca60_102 .array/port v0x28cca60, 102;
E_0x28ae720/26 .event anyedge, v0x28cca60_99, v0x28cca60_100, v0x28cca60_101, v0x28cca60_102;
v0x28cca60_103 .array/port v0x28cca60, 103;
v0x28cca60_104 .array/port v0x28cca60, 104;
v0x28cca60_105 .array/port v0x28cca60, 105;
v0x28cca60_106 .array/port v0x28cca60, 106;
E_0x28ae720/27 .event anyedge, v0x28cca60_103, v0x28cca60_104, v0x28cca60_105, v0x28cca60_106;
v0x28cca60_107 .array/port v0x28cca60, 107;
v0x28cca60_108 .array/port v0x28cca60, 108;
v0x28cca60_109 .array/port v0x28cca60, 109;
v0x28cca60_110 .array/port v0x28cca60, 110;
E_0x28ae720/28 .event anyedge, v0x28cca60_107, v0x28cca60_108, v0x28cca60_109, v0x28cca60_110;
v0x28cca60_111 .array/port v0x28cca60, 111;
v0x28cca60_112 .array/port v0x28cca60, 112;
v0x28cca60_113 .array/port v0x28cca60, 113;
v0x28cca60_114 .array/port v0x28cca60, 114;
E_0x28ae720/29 .event anyedge, v0x28cca60_111, v0x28cca60_112, v0x28cca60_113, v0x28cca60_114;
v0x28cca60_115 .array/port v0x28cca60, 115;
v0x28cca60_116 .array/port v0x28cca60, 116;
v0x28cca60_117 .array/port v0x28cca60, 117;
v0x28cca60_118 .array/port v0x28cca60, 118;
E_0x28ae720/30 .event anyedge, v0x28cca60_115, v0x28cca60_116, v0x28cca60_117, v0x28cca60_118;
v0x28cca60_119 .array/port v0x28cca60, 119;
v0x28cca60_120 .array/port v0x28cca60, 120;
v0x28cca60_121 .array/port v0x28cca60, 121;
v0x28cca60_122 .array/port v0x28cca60, 122;
E_0x28ae720/31 .event anyedge, v0x28cca60_119, v0x28cca60_120, v0x28cca60_121, v0x28cca60_122;
v0x28cca60_123 .array/port v0x28cca60, 123;
v0x28cca60_124 .array/port v0x28cca60, 124;
v0x28cca60_125 .array/port v0x28cca60, 125;
v0x28cca60_126 .array/port v0x28cca60, 126;
E_0x28ae720/32 .event anyedge, v0x28cca60_123, v0x28cca60_124, v0x28cca60_125, v0x28cca60_126;
v0x28cca60_127 .array/port v0x28cca60, 127;
E_0x28ae720/33 .event anyedge, v0x28cca60_127;
E_0x28ae720 .event/or E_0x28ae720/0, E_0x28ae720/1, E_0x28ae720/2, E_0x28ae720/3, E_0x28ae720/4, E_0x28ae720/5, E_0x28ae720/6, E_0x28ae720/7, E_0x28ae720/8, E_0x28ae720/9, E_0x28ae720/10, E_0x28ae720/11, E_0x28ae720/12, E_0x28ae720/13, E_0x28ae720/14, E_0x28ae720/15, E_0x28ae720/16, E_0x28ae720/17, E_0x28ae720/18, E_0x28ae720/19, E_0x28ae720/20, E_0x28ae720/21, E_0x28ae720/22, E_0x28ae720/23, E_0x28ae720/24, E_0x28ae720/25, E_0x28ae720/26, E_0x28ae720/27, E_0x28ae720/28, E_0x28ae720/29, E_0x28ae720/30, E_0x28ae720/31, E_0x28ae720/32, E_0x28ae720/33;
S_0x28cc190 .scope begin, "$unm_blk_2" "$unm_blk_2" 4 23, 4 23 0, S_0x28cba30;
 .timescale 0 0;
v0x28cc390_0 .var/i "i", 31 0;
S_0x28cc490 .scope begin, "$unm_blk_4" "$unm_blk_4" 4 30, 4 30 0, S_0x28cba30;
 .timescale 0 0;
v0x28cc690_0 .var/i "idx", 31 0;
S_0x28cc770 .scope begin, "$unm_blk_8" "$unm_blk_8" 4 57, 4 57 0, S_0x28cba30;
 .timescale 0 0;
v0x28cc980_0 .var/i "idx", 31 0;
S_0x28ce830 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 296, 3 296 0, S_0x28590d0;
 .timescale -12 -12;
E_0x28aea10 .event anyedge, v0x28cf630_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_3.10 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.11, 5;
    %jmp/1 T_3.11, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x28cf630_0;
    %nor/r;
    %assign/vec4 v0x28cf630_0, 0;
    %wait E_0x28aea10;
    %jmp T_3.10;
T_3.11 ;
    %pop/vec4 1;
    %end;
    .scope S_0x28c97e0;
T_4 ;
    %wait E_0x2867e60;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x28cacb0_0, 0;
    %wait E_0x2867e60;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x28cacb0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x28cabe0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x28cb090_0, 0;
    %pushi/vec4 127, 0, 7;
    %assign/vec4 v0x28caf00_0, 0;
    %pushi/vec4 4, 0, 7;
    %assign/vec4 v0x28cb330_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x28cb4c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x28cb560_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x28cabe0_0, 0;
    %pushi/vec4 4, 0, 7;
    %assign/vec4 v0x28cab40_0, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x28c9d90_0, 0, 1;
    %fork TD_tb.stim1.reset_test, S_0x28c9a50;
    %join;
    %fork TD_tb.stim1.wavedrom_stop, S_0x28ca290;
    %join;
    %wait E_0x2867e60;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x28cacb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x28cabe0_0, 0;
    %pushi/vec4 10, 0, 7;
    %assign/vec4 v0x28cab40_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x28cabe0_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x28caf00_0, 0;
    %pushi/vec4 10, 0, 7;
    %assign/vec4 v0x28cb330_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x28cb4c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x28cb560_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x28cb090_0, 0;
    %wait E_0x284b9f0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x28cacb0_0, 0;
    %wait E_0x2867e60;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x28cb560_0, 0;
    %wait E_0x2867e60;
    %pushi/vec4 2, 0, 7;
    %assign/vec4 v0x28caf00_0, 0;
    %wait E_0x2867e60;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x28cb560_0, 0;
    %pushi/vec4 4, 0, 32;
T_4.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.1, 5;
    %jmp/1 T_4.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x2867e60;
    %jmp T_4.0;
T_4.1 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x28caf00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x28cb4c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x28cb560_0, 0;
    %wait E_0x2867e60;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x28cb560_0, 0;
    %pushi/vec4 8, 0, 32;
T_4.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.3, 5;
    %jmp/1 T_4.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x2867e60;
    %jmp T_4.2;
T_4.3 ;
    %pop/vec4 1;
    %fork TD_tb.stim1.wavedrom_stop, S_0x28ca290;
    %join;
    %wait E_0x2867e60;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x28cacb0_0, 0;
    %pushi/vec4 10, 0, 7;
    %assign/vec4 v0x28cab40_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x28cabe0_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x28caf00_0, 0;
    %pushi/vec4 10, 0, 7;
    %assign/vec4 v0x28cb330_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x28cb4c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x28cb560_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x28cb090_0, 0;
    %wait E_0x284b9f0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x28cacb0_0, 0;
    %wait E_0x2867e60;
    %wait E_0x2867e60;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x28cb560_0, 0;
    %wait E_0x2867e60;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x28cb560_0, 0;
    %wait E_0x2867e60;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x28cb560_0, 0;
    %pushi/vec4 16, 0, 7;
    %assign/vec4 v0x28caf00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x28cb4c0_0, 0;
    %wait E_0x2867e60;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x28cb560_0, 0;
    %pushi/vec4 4, 0, 32;
T_4.4 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.5, 5;
    %jmp/1 T_4.5, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x2867e60;
    %jmp T_4.4;
T_4.5 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x28caf00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x28cb4c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x28cb560_0, 0;
    %wait E_0x2867e60;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x28cb560_0, 0;
    %wait E_0x2867e60;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x28cb560_0, 0;
    %pushi/vec4 32, 0, 7;
    %assign/vec4 v0x28caf00_0, 0;
    %wait E_0x2867e60;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x28cb560_0, 0;
    %pushi/vec4 3, 0, 32;
T_4.6 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.7, 5;
    %jmp/1 T_4.7, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x2867e60;
    %jmp T_4.6;
T_4.7 ;
    %pop/vec4 1;
    %fork TD_tb.stim1.wavedrom_stop, S_0x28ca290;
    %join;
    %pushi/vec4 1000, 0, 32;
T_4.8 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.9, 5;
    %jmp/1 T_4.9, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x28680b0;
    %vpi_func 3 201 "$urandom" 32 {0 0 0};
    %pad/u 17;
    %split/vec4 1;
    %assign/vec4 v0x28cb560_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x28cb4c0_0, 0;
    %split/vec4 7;
    %assign/vec4 v0x28cb330_0, 0;
    %split/vec4 7;
    %assign/vec4 v0x28cab40_0, 0;
    %assign/vec4 v0x28cabe0_0, 0;
    %vpi_func 3 202 "$urandom" 32 {0 0 0};
    %pad/u 7;
    %assign/vec4 v0x28caf00_0, 0;
    %vpi_func 3 203 "$urandom_range" 32, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000000011111 {0 0 0};
    %nor/r;
    %assign/vec4 v0x28cb090_0, 0;
    %jmp T_4.8;
T_4.9 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 206 "$finish" {0 0 0};
    %end;
    .thread T_4;
    .scope S_0x285da90;
T_5 ;
    %wait E_0x2868c10;
    %load/vec4 v0x28c8a60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %fork t_1, S_0x2882550;
    %jmp t_0;
    .scope S_0x2882550;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x2896210_0, 0, 32;
T_5.2 ; Top of for-loop 
    %load/vec4 v0x2896210_0;
    %cmpi/s 128, 0, 32;
    %jmp/0xz T_5.3, 5;
    %pushi/vec4 1, 0, 2;
    %ix/getv/s 4, v0x2896210_0;
    %store/vec4a v0x28c8be0, 4, 0;
T_5.4 ; for-loop step statement
    %load/vec4 v0x2896210_0;
    %addi 1, 0, 32;
    %store/vec4 v0x2896210_0, 0, 32;
    %jmp T_5.2;
T_5.3 ; for-loop exit label
    %end;
    .scope S_0x285da90;
t_0 %join;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x28c8d80_0, 0, 7;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x28c90e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %load/vec4 v0x28c8d80_0;
    %load/vec4 v0x28c9020_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 7;
    %assign/vec4 v0x28c8d80_0, 0;
T_5.5 ;
    %load/vec4 v0x28c95c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.7, 8;
    %load/vec4 v0x28c9280_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x28c8be0, 4;
    %pad/u 32;
    %cmpi/u 3, 0, 32;
    %flag_get/vec4 5;
    %jmp/0 T_5.11, 5;
    %load/vec4 v0x28c9500_0;
    %and;
T_5.11;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.9, 8;
    %load/vec4 v0x28c9280_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x28c8be0, 4;
    %addi 1, 0, 2;
    %load/vec4 v0x28c9280_0;
    %pad/u 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x28c8be0, 0, 4;
    %jmp T_5.10;
T_5.9 ;
    %load/vec4 v0x28c9280_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x28c8be0, 4;
    %pad/u 32;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_get/vec4 5;
    %jmp/0 T_5.14, 5;
    %load/vec4 v0x28c9500_0;
    %nor/r;
    %and;
T_5.14;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.12, 8;
    %load/vec4 v0x28c9280_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x28c8be0, 4;
    %subi 1, 0, 2;
    %load/vec4 v0x28c9280_0;
    %pad/u 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x28c8be0, 0, 4;
T_5.12 ;
T_5.10 ;
    %load/vec4 v0x28c9360_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.15, 8;
    %load/vec4 v0x28c91a0_0;
    %load/vec4 v0x28c9500_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 7;
    %assign/vec4 v0x28c8d80_0, 0;
T_5.15 ;
T_5.7 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x28cba30;
T_6 ;
    %wait E_0x2868c10;
    %load/vec4 v0x28cdb40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %fork t_3, S_0x28cc190;
    %jmp t_2;
    .scope S_0x28cc190;
t_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x28cc390_0, 0, 32;
T_6.2 ; Top of for-loop 
    %load/vec4 v0x28cc390_0;
    %cmpi/s 128, 0, 32;
    %jmp/0xz T_6.3, 5;
    %pushi/vec4 2, 0, 2;
    %ix/getv/s 3, v0x28cc390_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x28cca60, 0, 4;
T_6.4 ; for-loop step statement
    %load/vec4 v0x28cc390_0;
    %addi 1, 0, 32;
    %store/vec4 v0x28cc390_0, 0, 32;
    %jmp T_6.2;
T_6.3 ; for-loop exit label
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x28cdd40_0, 0;
    %end;
    .scope S_0x28cba30;
t_2 %join;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x28ce580_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.5, 8;
    %fork t_5, S_0x28cc490;
    %jmp t_4;
    .scope S_0x28cc490;
t_5 ;
    %load/vec4 v0x28ce380_0;
    %pad/u 32;
    %load/vec4 v0x28ce1d0_0;
    %pad/u 32;
    %xor;
    %store/vec4 v0x28cc690_0, 0, 32;
    %load/vec4 v0x28ce490_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_6.9, 9;
    %ix/getv/s 4, v0x28cc690_0;
    %load/vec4a v0x28cca60, 4;
    %cmpi/u 3, 0, 2;
    %flag_get/vec4 5;
    %and;
T_6.9;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.7, 8;
    %ix/getv/s 4, v0x28cc690_0;
    %load/vec4a v0x28cca60, 4;
    %addi 1, 0, 2;
    %ix/getv/s 3, v0x28cc690_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x28cca60, 0, 4;
    %jmp T_6.8;
T_6.7 ;
    %load/vec4 v0x28ce490_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_6.12, 9;
    %pushi/vec4 0, 0, 2;
    %ix/getv/s 4, v0x28cc690_0;
    %load/vec4a v0x28cca60, 4;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_6.12;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.10, 8;
    %ix/getv/s 4, v0x28cc690_0;
    %load/vec4a v0x28cca60, 4;
    %subi 1, 0, 2;
    %ix/getv/s 3, v0x28cc690_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x28cca60, 0, 4;
T_6.10 ;
T_6.8 ;
    %load/vec4 v0x28ce290_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.13, 8;
    %load/vec4 v0x28cdd40_0;
    %parti/s 6, 0, 2;
    %load/vec4 v0x28ce490_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x28cdd40_0, 0;
T_6.13 ;
    %end;
    .scope S_0x28cba30;
t_4 %join;
    %jmp T_6.6;
T_6.5 ;
    %load/vec4 v0x28ce0e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.15, 8;
    %load/vec4 v0x28cdd40_0;
    %parti/s 6, 0, 2;
    %load/vec4 v0x28ce020_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x28cdd40_0, 0;
T_6.15 ;
T_6.6 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x28cba30;
T_7 ;
    %wait E_0x28ae720;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x28ce020_0, 0, 1;
    %load/vec4 v0x28cdd40_0;
    %store/vec4 v0x28cdde0_0, 0, 7;
    %load/vec4 v0x28ce0e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %fork t_7, S_0x28cc770;
    %jmp t_6;
    .scope S_0x28cc770;
t_7 ;
    %load/vec4 v0x28cdf10_0;
    %pad/u 32;
    %load/vec4 v0x28cdde0_0;
    %pad/u 32;
    %xor;
    %store/vec4 v0x28cc980_0, 0, 32;
    %ix/getv/s 4, v0x28cc980_0;
    %load/vec4a v0x28cca60, 4;
    %parti/s 1, 1, 2;
    %store/vec4 v0x28ce020_0, 0, 1;
    %end;
    .scope S_0x28cba30;
t_6 %join;
T_7.0 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x28590d0;
T_8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x28cf080_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x28cf630_0, 0, 1;
    %end;
    .thread T_8, $init;
    .scope S_0x28590d0;
T_9 ;
T_9.0 ;
    %delay 5, 0;
    %load/vec4 v0x28cf080_0;
    %inv;
    %store/vec4 v0x28cf080_0, 0, 1;
    %jmp T_9.0;
T_9.1 ;
    %end;
    .thread T_9;
    .scope S_0x28590d0;
T_10 ;
    %vpi_call/w 3 249 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 250 "$dumpvars", 32'sb00000000000000000000000000000001, v0x28ca9a0_0, v0x28cf8a0_0, v0x28cf080_0, v0x28cefe0_0, v0x28cf4f0_0, v0x28cf310_0, v0x28cfc00_0, v0x28cfb60_0, v0x28cfa00_0, v0x28cf940_0, v0x28cfaa0_0, v0x28cf450_0, v0x28cf3b0_0, v0x28cf270_0, v0x28cf120_0 {0 0 0};
    %end;
    .thread T_10;
    .scope S_0x28590d0;
T_11 ;
    %load/vec4 v0x28cf590_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_11.0, 4;
    %load/vec4 v0x28cf590_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x28cf590_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 305 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "predict_taken", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_11.1;
T_11.0 ;
    %vpi_call/w 3 306 "$display", "Hint: Output '%s' has no mismatches.", "predict_taken" {0 0 0};
T_11.1 ;
    %load/vec4 v0x28cf590_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_11.2, 4;
    %load/vec4 v0x28cf590_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x28cf590_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 307 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "predict_history", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_11.3;
T_11.2 ;
    %vpi_call/w 3 308 "$display", "Hint: Output '%s' has no mismatches.", "predict_history" {0 0 0};
T_11.3 ;
    %load/vec4 v0x28cf590_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x28cf590_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 310 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 311 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x28cf590_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x28cf590_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 312 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_11, $final;
    .scope S_0x28590d0;
T_12 ;
    %wait E_0x28680b0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x28cf590_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x28cf590_0, 4, 32;
    %load/vec4 v0x28cf6f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %load/vec4 v0x28cf590_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_12.2, 4;
    %vpi_func 3 323 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x28cf590_0, 4, 32;
T_12.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x28cf590_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x28cf590_0, 4, 32;
T_12.0 ;
    %load/vec4 v0x28cf450_0;
    %load/vec4 v0x28cf450_0;
    %load/vec4 v0x28cf3b0_0;
    %xor;
    %load/vec4 v0x28cf450_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_12.4, 6;
    %load/vec4 v0x28cf590_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_12.6, 4;
    %vpi_func 3 327 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x28cf590_0, 4, 32;
T_12.6 ;
    %load/vec4 v0x28cf590_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x28cf590_0, 4, 32;
T_12.4 ;
    %load/vec4 v0x28cf270_0;
    %load/vec4 v0x28cf270_0;
    %load/vec4 v0x28cf120_0;
    %xor;
    %load/vec4 v0x28cf270_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_12.8, 6;
    %load/vec4 v0x28cf590_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_12.10, 4;
    %vpi_func 3 330 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x28cf590_0, 4, 32;
T_12.10 ;
    %load/vec4 v0x28cf590_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x28cf590_0, 4, 32;
T_12.8 ;
    %jmp T_12;
    .thread T_12;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/gshare/gshare_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt-4o/can55_depth0/human/gshare/iter0/response49/top_module.sv";
