#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x2184420 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x218e2e0 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0x2176470 .functor NOT 1, L_0x21c8c80, C4<0>, C4<0>, C4<0>;
L_0x21c8990 .functor XOR 2, L_0x21c87a0, L_0x21c88f0, C4<00>, C4<00>;
L_0x21c8b70 .functor XOR 2, L_0x21c8990, L_0x21c8aa0, C4<00>, C4<00>;
v0x21c64e0_0 .net *"_ivl_10", 1 0, L_0x21c8aa0;  1 drivers
v0x21c65e0_0 .net *"_ivl_12", 1 0, L_0x21c8b70;  1 drivers
v0x21c66c0_0 .net *"_ivl_2", 1 0, L_0x21c86e0;  1 drivers
v0x21c6780_0 .net *"_ivl_4", 1 0, L_0x21c87a0;  1 drivers
v0x21c6860_0 .net *"_ivl_6", 1 0, L_0x21c88f0;  1 drivers
v0x21c6990_0 .net *"_ivl_8", 1 0, L_0x21c8990;  1 drivers
v0x21c6a70_0 .net "a", 0 0, v0x21c5160_0;  1 drivers
v0x21c6b10_0 .net "b", 0 0, v0x21c5200_0;  1 drivers
v0x21c6bb0_0 .net "c", 0 0, v0x21c52a0_0;  1 drivers
v0x21c6ce0_0 .var "clk", 0 0;
v0x21c6d80_0 .net "d", 0 0, v0x21c53e0_0;  1 drivers
v0x21c6e20_0 .net "out_pos_dut", 0 0, v0x21c5f50_0;  1 drivers
v0x21c6ec0_0 .net "out_pos_ref", 0 0, L_0x21c8530;  1 drivers
v0x21c6f60_0 .net "out_sop_dut", 0 0, v0x21c6040_0;  1 drivers
v0x21c7000_0 .net "out_sop_ref", 0 0, L_0x219f5f0;  1 drivers
v0x21c70d0_0 .var/2u "stats1", 223 0;
v0x21c7170_0 .var/2u "strobe", 0 0;
v0x21c7320_0 .net "tb_match", 0 0, L_0x21c8c80;  1 drivers
v0x21c73f0_0 .net "tb_mismatch", 0 0, L_0x2176470;  1 drivers
v0x21c7490_0 .net "wavedrom_enable", 0 0, v0x21c56b0_0;  1 drivers
v0x21c7560_0 .net "wavedrom_title", 511 0, v0x21c5750_0;  1 drivers
L_0x21c86e0 .concat [ 1 1 0 0], L_0x21c8530, L_0x219f5f0;
L_0x21c87a0 .concat [ 1 1 0 0], L_0x21c8530, L_0x219f5f0;
L_0x21c88f0 .concat [ 1 1 0 0], v0x21c5f50_0, v0x21c6040_0;
L_0x21c8aa0 .concat [ 1 1 0 0], L_0x21c8530, L_0x219f5f0;
L_0x21c8c80 .cmp/eeq 2, L_0x21c86e0, L_0x21c8b70;
S_0x218e470 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0x218e2e0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x2176850 .functor AND 1, v0x21c52a0_0, v0x21c53e0_0, C4<1>, C4<1>;
L_0x2176c30 .functor NOT 1, v0x21c5160_0, C4<0>, C4<0>, C4<0>;
L_0x2177010 .functor NOT 1, v0x21c5200_0, C4<0>, C4<0>, C4<0>;
L_0x2177290 .functor AND 1, L_0x2176c30, L_0x2177010, C4<1>, C4<1>;
L_0x218efc0 .functor AND 1, L_0x2177290, v0x21c52a0_0, C4<1>, C4<1>;
L_0x219f5f0 .functor OR 1, L_0x2176850, L_0x218efc0, C4<0>, C4<0>;
L_0x21c79b0 .functor NOT 1, v0x21c5200_0, C4<0>, C4<0>, C4<0>;
L_0x21c7a20 .functor OR 1, L_0x21c79b0, v0x21c53e0_0, C4<0>, C4<0>;
L_0x21c7b30 .functor AND 1, v0x21c52a0_0, L_0x21c7a20, C4<1>, C4<1>;
L_0x21c7bf0 .functor NOT 1, v0x21c5160_0, C4<0>, C4<0>, C4<0>;
L_0x21c7cc0 .functor OR 1, L_0x21c7bf0, v0x21c5200_0, C4<0>, C4<0>;
L_0x21c7d30 .functor AND 1, L_0x21c7b30, L_0x21c7cc0, C4<1>, C4<1>;
L_0x21c7eb0 .functor NOT 1, v0x21c5200_0, C4<0>, C4<0>, C4<0>;
L_0x21c7f20 .functor OR 1, L_0x21c7eb0, v0x21c53e0_0, C4<0>, C4<0>;
L_0x21c7e40 .functor AND 1, v0x21c52a0_0, L_0x21c7f20, C4<1>, C4<1>;
L_0x21c80b0 .functor NOT 1, v0x21c5160_0, C4<0>, C4<0>, C4<0>;
L_0x21c81b0 .functor OR 1, L_0x21c80b0, v0x21c53e0_0, C4<0>, C4<0>;
L_0x21c8270 .functor AND 1, L_0x21c7e40, L_0x21c81b0, C4<1>, C4<1>;
L_0x21c8420 .functor XNOR 1, L_0x21c7d30, L_0x21c8270, C4<0>, C4<0>;
v0x2175da0_0 .net *"_ivl_0", 0 0, L_0x2176850;  1 drivers
v0x21761a0_0 .net *"_ivl_12", 0 0, L_0x21c79b0;  1 drivers
v0x2176580_0 .net *"_ivl_14", 0 0, L_0x21c7a20;  1 drivers
v0x2176960_0 .net *"_ivl_16", 0 0, L_0x21c7b30;  1 drivers
v0x2176d40_0 .net *"_ivl_18", 0 0, L_0x21c7bf0;  1 drivers
v0x2177120_0 .net *"_ivl_2", 0 0, L_0x2176c30;  1 drivers
v0x21773a0_0 .net *"_ivl_20", 0 0, L_0x21c7cc0;  1 drivers
v0x21c36d0_0 .net *"_ivl_24", 0 0, L_0x21c7eb0;  1 drivers
v0x21c37b0_0 .net *"_ivl_26", 0 0, L_0x21c7f20;  1 drivers
v0x21c3890_0 .net *"_ivl_28", 0 0, L_0x21c7e40;  1 drivers
v0x21c3970_0 .net *"_ivl_30", 0 0, L_0x21c80b0;  1 drivers
v0x21c3a50_0 .net *"_ivl_32", 0 0, L_0x21c81b0;  1 drivers
v0x21c3b30_0 .net *"_ivl_36", 0 0, L_0x21c8420;  1 drivers
L_0x7f9cb4454018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x21c3bf0_0 .net *"_ivl_38", 0 0, L_0x7f9cb4454018;  1 drivers
v0x21c3cd0_0 .net *"_ivl_4", 0 0, L_0x2177010;  1 drivers
v0x21c3db0_0 .net *"_ivl_6", 0 0, L_0x2177290;  1 drivers
v0x21c3e90_0 .net *"_ivl_8", 0 0, L_0x218efc0;  1 drivers
v0x21c3f70_0 .net "a", 0 0, v0x21c5160_0;  alias, 1 drivers
v0x21c4030_0 .net "b", 0 0, v0x21c5200_0;  alias, 1 drivers
v0x21c40f0_0 .net "c", 0 0, v0x21c52a0_0;  alias, 1 drivers
v0x21c41b0_0 .net "d", 0 0, v0x21c53e0_0;  alias, 1 drivers
v0x21c4270_0 .net "out_pos", 0 0, L_0x21c8530;  alias, 1 drivers
v0x21c4330_0 .net "out_sop", 0 0, L_0x219f5f0;  alias, 1 drivers
v0x21c43f0_0 .net "pos0", 0 0, L_0x21c7d30;  1 drivers
v0x21c44b0_0 .net "pos1", 0 0, L_0x21c8270;  1 drivers
L_0x21c8530 .functor MUXZ 1, L_0x7f9cb4454018, L_0x21c7d30, L_0x21c8420, C4<>;
S_0x21c4630 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0x218e2e0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0x21c5160_0 .var "a", 0 0;
v0x21c5200_0 .var "b", 0 0;
v0x21c52a0_0 .var "c", 0 0;
v0x21c5340_0 .net "clk", 0 0, v0x21c6ce0_0;  1 drivers
v0x21c53e0_0 .var "d", 0 0;
v0x21c54d0_0 .var/2u "fail", 0 0;
v0x21c5570_0 .var/2u "fail1", 0 0;
v0x21c5610_0 .net "tb_match", 0 0, L_0x21c8c80;  alias, 1 drivers
v0x21c56b0_0 .var "wavedrom_enable", 0 0;
v0x21c5750_0 .var "wavedrom_title", 511 0;
E_0x2182b40/0 .event negedge, v0x21c5340_0;
E_0x2182b40/1 .event posedge, v0x21c5340_0;
E_0x2182b40 .event/or E_0x2182b40/0, E_0x2182b40/1;
S_0x21c4960 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0x21c4630;
 .timescale -12 -12;
v0x21c4ba0_0 .var/2s "i", 31 0;
E_0x21829e0 .event posedge, v0x21c5340_0;
S_0x21c4ca0 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0x21c4630;
 .timescale -12 -12;
v0x21c4ea0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x21c4f80 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0x21c4630;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x21c5930 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0x218e2e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
v0x21c5b50_0 .net "a", 0 0, v0x21c5160_0;  alias, 1 drivers
v0x21c5c60_0 .net "b", 0 0, v0x21c5200_0;  alias, 1 drivers
v0x21c5d70_0 .net "c", 0 0, v0x21c52a0_0;  alias, 1 drivers
v0x21c5e60_0 .net "d", 0 0, v0x21c53e0_0;  alias, 1 drivers
v0x21c5f50_0 .var "out_pos", 0 0;
v0x21c6040_0 .var "out_sop", 0 0;
v0x21c60e0_0 .var "pos", 1 0;
E_0x21a5aa0/0 .event anyedge, v0x21c40f0_0, v0x21c4030_0, v0x21c41b0_0, v0x21c3f70_0;
E_0x21a5aa0/1 .event anyedge, v0x21c60e0_0;
E_0x21a5aa0 .event/or E_0x21a5aa0/0, E_0x21a5aa0/1;
E_0x21a5dc0 .event anyedge, v0x21c40f0_0, v0x21c41b0_0, v0x21c3f70_0, v0x21c4030_0;
S_0x21c62c0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0x218e2e0;
 .timescale -12 -12;
E_0x216b9f0 .event anyedge, v0x21c7170_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x21c7170_0;
    %nor/r;
    %assign/vec4 v0x21c7170_0, 0;
    %wait E_0x216b9f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x21c4630;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21c54d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21c5570_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x21c4630;
T_4 ;
    %wait E_0x2182b40;
    %load/vec4 v0x21c5610_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x21c54d0_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x21c4630;
T_5 ;
    %wait E_0x21829e0;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x21c53e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x21c52a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x21c5200_0, 0;
    %assign/vec4 v0x21c5160_0, 0;
    %wait E_0x21829e0;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x21c53e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x21c52a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x21c5200_0, 0;
    %assign/vec4 v0x21c5160_0, 0;
    %wait E_0x21829e0;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x21c53e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x21c52a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x21c5200_0, 0;
    %assign/vec4 v0x21c5160_0, 0;
    %wait E_0x21829e0;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x21c53e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x21c52a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x21c5200_0, 0;
    %assign/vec4 v0x21c5160_0, 0;
    %wait E_0x21829e0;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x21c53e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x21c52a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x21c5200_0, 0;
    %assign/vec4 v0x21c5160_0, 0;
    %wait E_0x21829e0;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x21c53e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x21c52a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x21c5200_0, 0;
    %assign/vec4 v0x21c5160_0, 0;
    %wait E_0x21829e0;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x21c53e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x21c52a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x21c5200_0, 0;
    %assign/vec4 v0x21c5160_0, 0;
    %wait E_0x21829e0;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x21c53e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x21c52a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x21c5200_0, 0;
    %assign/vec4 v0x21c5160_0, 0;
    %wait E_0x21829e0;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x21c53e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x21c52a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x21c5200_0, 0;
    %assign/vec4 v0x21c5160_0, 0;
    %wait E_0x21829e0;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x21c53e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x21c52a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x21c5200_0, 0;
    %assign/vec4 v0x21c5160_0, 0;
    %wait E_0x21829e0;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x21c53e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x21c52a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x21c5200_0, 0;
    %assign/vec4 v0x21c5160_0, 0;
    %wait E_0x21829e0;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x21c53e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x21c52a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x21c5200_0, 0;
    %assign/vec4 v0x21c5160_0, 0;
    %wait E_0x21829e0;
    %load/vec4 v0x21c54d0_0;
    %store/vec4 v0x21c5570_0, 0, 1;
    %fork t_1, S_0x21c4960;
    %jmp t_0;
    .scope S_0x21c4960;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x21c4ba0_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0x21c4ba0_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0x21829e0;
    %load/vec4 v0x21c4ba0_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x21c53e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x21c52a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x21c5200_0, 0;
    %assign/vec4 v0x21c5160_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x21c4ba0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x21c4ba0_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0x21c4630;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x2182b40;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x21c53e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x21c52a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x21c5200_0, 0;
    %assign/vec4 v0x21c5160_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0x21c54d0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0x21c5570_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x21c5930;
T_6 ;
    %wait E_0x21a5dc0;
    %load/vec4 v0x21c5d70_0;
    %load/vec4 v0x21c5e60_0;
    %and;
    %load/vec4 v0x21c5b50_0;
    %inv;
    %load/vec4 v0x21c5c60_0;
    %inv;
    %and;
    %load/vec4 v0x21c5d70_0;
    %and;
    %or;
    %store/vec4 v0x21c6040_0, 0, 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x21c5930;
T_7 ;
    %wait E_0x21a5aa0;
    %load/vec4 v0x21c5d70_0;
    %load/vec4 v0x21c5c60_0;
    %inv;
    %load/vec4 v0x21c5e60_0;
    %or;
    %and;
    %load/vec4 v0x21c5b50_0;
    %inv;
    %load/vec4 v0x21c5c60_0;
    %or;
    %and;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x21c60e0_0, 4, 1;
    %load/vec4 v0x21c5d70_0;
    %load/vec4 v0x21c5b50_0;
    %inv;
    %load/vec4 v0x21c5e60_0;
    %or;
    %and;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x21c60e0_0, 4, 1;
    %load/vec4 v0x21c60e0_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x21c60e0_0;
    %parti/s 1, 1, 2;
    %cmp/e;
    %jmp/0xz  T_7.0, 6;
    %load/vec4 v0x21c60e0_0;
    %parti/s 1, 0, 2;
    %store/vec4 v0x21c5f50_0, 0, 1;
    %jmp T_7.1;
T_7.0 ;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x21c5f50_0, 0, 1;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x218e2e0;
T_8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21c6ce0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21c7170_0, 0, 1;
    %end;
    .thread T_8, $init;
    .scope S_0x218e2e0;
T_9 ;
T_9.0 ;
    %delay 5, 0;
    %load/vec4 v0x21c6ce0_0;
    %inv;
    %store/vec4 v0x21c6ce0_0, 0, 1;
    %jmp T_9.0;
T_9.1 ;
    %end;
    .thread T_9;
    .scope S_0x218e2e0;
T_10 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0x21c5340_0, v0x21c73f0_0, v0x21c6a70_0, v0x21c6b10_0, v0x21c6bb0_0, v0x21c6d80_0, v0x21c7000_0, v0x21c6f60_0, v0x21c6ec0_0, v0x21c6e20_0 {0 0 0};
    %end;
    .thread T_10;
    .scope S_0x218e2e0;
T_11 ;
    %load/vec4 v0x21c70d0_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_11.0, 4;
    %load/vec4 v0x21c70d0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x21c70d0_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_11.1;
T_11.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_11.1 ;
    %load/vec4 v0x21c70d0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_11.2, 4;
    %load/vec4 v0x21c70d0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x21c70d0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_11.3;
T_11.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_11.3 ;
    %load/vec4 v0x21c70d0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x21c70d0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x21c70d0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x21c70d0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_11, $final;
    .scope S_0x218e2e0;
T_12 ;
    %wait E_0x2182b40;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x21c70d0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x21c70d0_0, 4, 32;
    %load/vec4 v0x21c7320_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %load/vec4 v0x21c70d0_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_12.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x21c70d0_0, 4, 32;
T_12.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x21c70d0_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x21c70d0_0, 4, 32;
T_12.0 ;
    %load/vec4 v0x21c7000_0;
    %load/vec4 v0x21c7000_0;
    %load/vec4 v0x21c6f60_0;
    %xor;
    %load/vec4 v0x21c7000_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_12.4, 6;
    %load/vec4 v0x21c70d0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_12.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x21c70d0_0, 4, 32;
T_12.6 ;
    %load/vec4 v0x21c70d0_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x21c70d0_0, 4, 32;
T_12.4 ;
    %load/vec4 v0x21c6ec0_0;
    %load/vec4 v0x21c6ec0_0;
    %load/vec4 v0x21c6e20_0;
    %xor;
    %load/vec4 v0x21c6ec0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_12.8, 6;
    %load/vec4 v0x21c70d0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_12.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x21c70d0_0, 4, 32;
T_12.10 ;
    %load/vec4 v0x21c70d0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x21c70d0_0, 4, 32;
T_12.8 ;
    %jmp T_12;
    .thread T_12;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_machine/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3.5_turbo_16k/machine/ece241_2013_q2/iter7/response0/top_module.sv";
