library ieee;
use ieee.std_logic_1164.all;
entity DUT is
   port(input_vector: in std_logic_vector(17 downto 0);
       	output_vector: out std_logic_vector(15 downto 0));
end entity;

architecture DutWrap of DUT is
   component reg is
    port(
      wr: in std_logic;
		clk: in std_logic;
		data: in std_logic_vector(15 downto 0);
		Op: out std_logic_vector(15 downto 0)
		);
   end component;
begin


   add_instance: reg
			port map (
			      data => input_vector(17 downto 2),
					wr => input_vector(1),
					clk => input_vector(0),
				
				   Op  => output_vector(15 downto 0));
end DutWrap;