Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Fri Jan 13 02:34:23 2023
| Host         : LAPTOP-799OM31Q running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file demo_2_control_sets_placed.rpt
| Design       : demo_2
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    25 |
|    Minimum number of control sets                        |    25 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   107 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    25 |
| >= 0 to < 4        |     6 |
| >= 4 to < 6        |     3 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     2 |
| >= 10 to < 12      |     7 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     6 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              25 |           18 |
| No           | No                    | Yes                    |             197 |           85 |
| No           | Yes                   | No                     |              75 |           24 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              90 |           41 |
| Yes          | Yes                   | No                     |              10 |            3 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------------------------------+------------------------------------------------------------+---------------------------------------------+------------------+----------------+
|                 Clock Signal                 |                        Enable Signal                       |               Set/Reset Signal              | Slice Load Count | Bel Load Count |
+----------------------------------------------+------------------------------------------------------------+---------------------------------------------+------------------+----------------+
|  mem_addr_gen_inst/search_reg[1]_i_2_n_0     |                                                            | mem_addr_gen_inst/search_reg[1]_i_3_n_0     |                1 |              1 |
|  mem_addr_gen_inst/search_reg[2]_i_2_n_0     |                                                            | mem_addr_gen_inst/search_reg[2]_i_3_n_0     |                1 |              1 |
|  clk_wiz_0_inst/O58_BUFG[0]                  |                                                            | rst_IBUF                                    |                2 |              2 |
|  mem_addr_gen_inst/search_reg[3]_i_2_n_0     |                                                            | mem_addr_gen_inst/search_reg[3]_i_3_n_0     |                1 |              2 |
|  mem_addr_gen_inst/offset_y_reg[8]_i_2_n_0   |                                                            |                                             |                1 |              3 |
|  mem_addr_gen_inst/print_what_reg[2]_i_2_n_0 |                                                            | mem_addr_gen_inst/print_what_reg[2]_i_3_n_0 |                1 |              3 |
|  clk_IBUF_BUFG                               | nolabel_line275/inst/inst/Ps2Interface_i/bits_count        | rst_IBUF                                    |                1 |              4 |
|  sc/Q[1]                                     |                                                            | rst_IBUF                                    |                2 |              4 |
|  clk_IBUF_BUFG                               | nolabel_line275/op/E[0]                                    | rst_IBUF                                    |                2 |              5 |
|  clk_IBUF_BUFG                               |                                                            |                                             |                4 |              6 |
|  clk_IBUF_BUFG                               | nolabel_line275/inst/inst/Ps2Interface_i/rx_finish         | rst_IBUF                                    |                2 |              8 |
|  clk_IBUF_BUFG                               | nolabel_line275/inst/inst/Ps2Interface_i/rx_valid          | rst_IBUF                                    |                2 |              8 |
|  clk_IBUF_BUFG                               | nolabel_line275/key                                        | rst_IBUF                                    |                2 |             10 |
|  clk_wiz_0_inst/O58_BUFG[0]                  |                                                            | vga_inst/pixel_cnt[9]_i_1_n_0               |                4 |             10 |
|  clk_wiz_0_inst/O58_BUFG[0]                  | vga_inst/line_cnt                                          | vga_inst/line_cnt[9]_i_1_n_0                |                3 |             10 |
|  myclkdiv1/myclk123bpm                       |                                                            | rst_IBUF                                    |                5 |             10 |
|  clk_IBUF_BUFG                               | nolabel_line275/inst/inst/Ps2Interface_i/frame[10]_i_1_n_0 | rst_IBUF                                    |                3 |             11 |
|  myclk25hz_BUFG                              | mem_addr_gen_inst/velocityX[10]_i_1_n_0                    | rst_IBUF                                    |                6 |             11 |
|  myclk25hz_BUFG                              | mem_addr_gen_inst/velocityY[10]_i_1_n_0                    | rst_IBUF                                    |               10 |             11 |
|  clk_wiz_0_inst/O58_BUFG[0]                  |                                                            |                                             |               13 |             16 |
|  myclk25hz_BUFG                              | mem_addr_gen_inst/lucy_x[10]_i_1_n_0                       | rst_IBUF                                    |               13 |             22 |
|  clk_IBUF_BUFG                               |                                                            | myclkdiv1/clear                             |                7 |             28 |
|  clk_IBUF_BUFG                               |                                                            | myclkdiv3/counter[0]_i_1__0_n_0             |                7 |             28 |
|  myclk25hz_BUFG                              |                                                            | rst_IBUF                                    |               40 |             67 |
|  clk_IBUF_BUFG                               |                                                            | rst_IBUF                                    |               38 |            116 |
+----------------------------------------------+------------------------------------------------------------+---------------------------------------------+------------------+----------------+


