<html>
<head>
<meta http-equiv="content-type" content="text/html; charset=utf-8" />
<title>RTW Report - Madgwick_normalize_fixpt.vhd</title>
<link rel="stylesheet" type="text/css" href="rtwreport.css"></link><script language="JavaScript" type="text/javascript" src="rtwreport_utils.js"></script>
</head>
<body bgcolor="#eeeeee" onload="try {if (top) { if (top.rtwFileOnLoad) top.rtwFileOnLoad(window.document); else local_onload();}} catch(err) {};">
<p>
<table border="0" cellspacing="0" cellpadding="6" width="100%%" height="100%%"><tr><td width="100%%" valign="top" bgcolor="#ffffff">
<h4>File: <a href="../Madgwick_normalize_fixpt.vhd" target="rtwreport_document_frame" id="linkToText_plain">Madgwick_normalize_fixpt.vhd</a></h4>
<pre id="RTWcode">
<span><a class="LN" name="1">    1   </a><span class="CT">-- -------------------------------------------------------------</span>
</span><span><a class="LN" name="2">    2   </a><span class="CT">-- </span>
</span><span><a class="LN" name="3">    3   </a>
</span><span><a class="LN" name="4">    4   </a><span class="CT">-- File Name: C:\466\JG\Lab3\hdl_coder_Madgwick_normalize\codegen\Madgwick_normalize\hdlsrc\Madgwick_normalize_fixpt.vhd</span>
</span><span><a class="LN" name="5">    5   </a><span class="CT">-- Created: 2018-02-06 13:36:56</span>
</span><span><a class="LN" name="6">    6   </a><span class="CT">-- </span>
</span><span><a class="LN" name="7">    7   </a><span class="CT">-- Generated by MATLAB 9.3, MATLAB Coder 3.4 and HDL Coder 3.11</span>
</span><span><a class="LN" name="8">    8   </a><span class="CT">-- </span>
</span><span><a class="LN" name="9">    9   </a><span class="CT">-- </span>
</span><span><a class="LN" name="10">   10   </a><span class="CT">-- </span>
</span><span><a class="LN" name="11">   11   </a><span class="CT">-- -------------------------------------------------------------</span>
</span><span><a class="LN" name="12">   12   </a><span class="CT">-- Rate and Clocking Details</span>
</span><span><a class="LN" name="13">   13   </a><span class="CT">-- -------------------------------------------------------------</span>
</span><span><a class="LN" name="14">   14   </a><span class="CT">-- Design base rate: 1</span>
</span><span><a class="LN" name="15">   15   </a><span class="CT">-- </span>
</span><span><a class="LN" name="16">   16   </a><span class="CT">-- </span>
</span><span><a class="LN" name="17">   17   </a><span class="CT">-- Clock Enable  Sample Time</span>
</span><span><a class="LN" name="18">   18   </a><span class="CT">-- -------------------------------------------------------------</span>
</span><span><a class="LN" name="19">   19   </a><span class="CT">-- ce_out        1</span>
</span><span><a class="LN" name="20">   20   </a><span class="CT">-- -------------------------------------------------------------</span>
</span><span><a class="LN" name="21">   21   </a><span class="CT">-- </span>
</span><span><a class="LN" name="22">   22   </a><span class="CT">-- </span>
</span><span><a class="LN" name="23">   23   </a><span class="CT">-- Output Signal                 Clock Enable  Sample Time</span>
</span><span><a class="LN" name="24">   24   </a><span class="CT">-- -------------------------------------------------------------</span>
</span><span><a class="LN" name="25">   25   </a><span class="CT">-- ax                            ce_out        1</span>
</span><span><a class="LN" name="26">   26   </a><span class="CT">-- ay                            ce_out        1</span>
</span><span><a class="LN" name="27">   27   </a><span class="CT">-- az                            ce_out        1</span>
</span><span><a class="LN" name="28">   28   </a><span class="CT">-- a3                            ce_out        1</span>
</span><span><a class="LN" name="29">   29   </a><span class="CT">-- -------------------------------------------------------------</span>
</span><span><a class="LN" name="30">   30   </a><span class="CT">-- </span>
</span><span><a class="LN" name="31">   31   </a><span class="CT">-- -------------------------------------------------------------</span>
</span><span><a class="LN" name="32">   32   </a>
</span><span><a class="LN" name="33">   33   </a>
</span><span><a class="LN" name="34">   34   </a><span class="CT">-- -------------------------------------------------------------</span>
</span><span><a class="LN" name="35">   35   </a><span class="CT">-- </span>
</span><span><a class="LN" name="36">   36   </a><span class="CT">-- Module: Madgwick_normalize_fixpt</span>
</span><span><a class="LN" name="37">   37   </a><span class="CT">-- Source Path: Madgwick_normalize_fixpt</span>
</span><span><a class="LN" name="38">   38   </a><span class="CT">-- Hierarchy Level: 0</span>
</span><span><a class="LN" name="39">   39   </a><span class="CT">-- </span>
</span><span><a class="LN" name="40">   40   </a><span class="CT">-- -------------------------------------------------------------</span>
</span><span><a class="LN" name="41">   41   </a><span class="KW">LIBRARY</span> IEEE;
</span><span><a class="LN" name="42">   42   </a><span class="KW">USE</span> IEEE.std_logic_1164.<span class="KW">ALL</span>;
</span><span><a class="LN" name="43">   43   </a><span class="KW">USE</span> IEEE.numeric_std.<span class="KW">ALL</span>;
</span><span><a class="LN" name="44">   44   </a><span class="KW">USE</span> work.Madgwick_normalize_fixpt_pac.<span class="KW">ALL</span>;
</span><span><a class="LN" name="45">   45   </a>
</span><span><a class="LN" name="46">   46   </a><span class="KW">ENTITY</span> Madgwick_normalize_fixpt <span class="KW">IS</span>
</span><span><a class="LN" name="47">   47   </a>  <span class="KW">PORT</span>( clk                               :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" name="48">   48   </a>        reset_x                           :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" name="49">   49   </a>        clk_enable                        :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" name="50">   50   </a>        ax_1                              :   <span class="KW">IN</span>    std_logic_vector(13 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix14</span>
</span><span><a class="LN" name="51">   51   </a>        ay_1                              :   <span class="KW">IN</span>    std_logic_vector(13 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix14</span>
</span><span><a class="LN" name="52">   52   </a>        az_1                              :   <span class="KW">IN</span>    std_logic_vector(13 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix14</span>
</span><span><a class="LN" name="53">   53   </a>        a3_1                              :   <span class="KW">IN</span>    std_logic_vector(13 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix14</span>
</span><span><a class="LN" name="54">   54   </a>        ce_out                            :   <span class="KW">OUT</span>   std_logic;
</span><span><a class="LN" name="55">   55   </a>        ax                                :   <span class="KW">OUT</span>   std_logic_vector(13 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix14</span>
</span><span><a class="LN" name="56">   56   </a>        ay                                :   <span class="KW">OUT</span>   std_logic_vector(13 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix14</span>
</span><span><a class="LN" name="57">   57   </a>        az                                :   <span class="KW">OUT</span>   std_logic_vector(13 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix14</span>
</span><span><a class="LN" name="58">   58   </a>        a3                                :   <span class="KW">OUT</span>   std_logic_vector(13 <span class="KW">DOWNTO</span> 0)  <span class="CT">-- ufix14</span>
</span><span><a class="LN" name="59">   59   </a>        );
</span><span><a class="LN" name="60">   60   </a><span class="KW">END</span> Madgwick_normalize_fixpt;
</span><span><a class="LN" name="61">   61   </a>
</span><span><a class="LN" name="62">   62   </a>
</span><span><a class="LN" name="63">   63   </a><span class="KW">ARCHITECTURE</span> rtl <span class="KW">OF</span> Madgwick_normalize_fixpt <span class="KW">IS</span>
</span><span><a class="LN" name="64">   64   </a>
</span><span><a class="LN" name="65">   65   </a>  <span class="CT">-- Constants</span>
</span><span><a class="LN" name="66">   66   </a>  <span class="KW">CONSTANT</span> One                            : unsigned(16 <span class="KW">DOWNTO</span> 0) := 
</span><span><a class="LN" name="67">   67   </a>    to_unsigned(16#10000#, 17);  <span class="CT">-- ufix17</span>
</span><span><a class="LN" name="68">   68   </a>  <span class="KW">CONSTANT</span> C_divbyzero_p                  : unsigned(16 <span class="KW">DOWNTO</span> 0) := 
</span><span><a class="LN" name="69">   69   </a>    to_unsigned(16#1FFFF#, 17);  <span class="CT">-- ufix17</span>
</span><span><a class="LN" name="70">   70   </a>
</span><span><a class="LN" name="71">   71   </a>  <span class="CT">-- Signals</span>
</span><span><a class="LN" name="72">   72   </a>  <span class="KW">SIGNAL</span> enb                              : std_logic;
</span><span><a class="LN" name="73">   73   </a>  <span class="KW">SIGNAL</span> ax_1_unsigned                    : unsigned(13 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix14</span>
</span><span><a class="LN" name="74">   74   </a>  <span class="KW">SIGNAL</span> ay_1_unsigned                    : unsigned(13 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix14</span>
</span><span><a class="LN" name="75">   75   </a>  <span class="KW">SIGNAL</span> az_1_unsigned                    : unsigned(13 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix14</span>
</span><span><a class="LN" name="76">   76   </a>  <span class="KW">SIGNAL</span> tmp                              : unsigned(27 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix28</span>
</span><span><a class="LN" name="77">   77   </a>  <span class="KW">SIGNAL</span> tmp_1                            : unsigned(28 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix29</span>
</span><span><a class="LN" name="78">   78   </a>  <span class="KW">SIGNAL</span> tmp_2                            : unsigned(27 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix28</span>
</span><span><a class="LN" name="79">   79   </a>  <span class="KW">SIGNAL</span> tmp_3                            : unsigned(28 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix29</span>
</span><span><a class="LN" name="80">   80   </a>  <span class="KW">SIGNAL</span> tmp_4                            : unsigned(28 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix29</span>
</span><span><a class="LN" name="81">   81   </a>  <span class="KW">SIGNAL</span> tmp_5                            : unsigned(29 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix30</span>
</span><span><a class="LN" name="82">   82   </a>  <span class="KW">SIGNAL</span> tmp_6                            : unsigned(27 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix28</span>
</span><span><a class="LN" name="83">   83   </a>  <span class="KW">SIGNAL</span> tmp_7                            : unsigned(29 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix30</span>
</span><span><a class="LN" name="84">   84   </a>  <span class="KW">SIGNAL</span> tmp_8                            : unsigned(29 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix30</span>
</span><span><a class="LN" name="85">   85   </a>  <span class="KW">SIGNAL</span> tmp_9                            : unsigned(13 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix14_E16</span>
</span><span><a class="LN" name="86">   86   </a>  <span class="KW">SIGNAL</span> tmp_10                           : std_logic;
</span><span><a class="LN" name="87">   87   </a>  <span class="KW">SIGNAL</span> p63tmp_cast                      : unsigned(29 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix30</span>
</span><span><a class="LN" name="88">   88   </a>  <span class="KW">SIGNAL</span> tmp_11                           : std_logic;
</span><span><a class="LN" name="89">   89   </a>  <span class="KW">SIGNAL</span> y_y                              : unsigned(6 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix7_E8</span>
</span><span><a class="LN" name="90">   90   </a>  <span class="KW">SIGNAL</span> y_y_1                            : unsigned(6 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix7_E8</span>
</span><span><a class="LN" name="91">   91   </a>  <span class="KW">SIGNAL</span> tmp_13                           : unsigned(6 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix7_E8</span>
</span><span><a class="LN" name="92">   92   </a>  <span class="KW">SIGNAL</span> tmp_14                           : std_logic;
</span><span><a class="LN" name="93">   93   </a>  <span class="KW">SIGNAL</span> c_c_5                            : unsigned(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix32_En24</span>
</span><span><a class="LN" name="94">   94   </a>  <span class="KW">SIGNAL</span> p0c_div_temp                     : unsigned(16 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix17_En24</span>
</span><span><a class="LN" name="95">   95   </a>  <span class="KW">SIGNAL</span> c_c_6                            : unsigned(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix32_En24</span>
</span><span><a class="LN" name="96">   96   </a>  <span class="KW">SIGNAL</span> tmp_15                           : unsigned(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix32_En24</span>
</span><span><a class="LN" name="97">   97   </a>  <span class="KW">SIGNAL</span> tmp_16                           : unsigned(13 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix14_En24</span>
</span><span><a class="LN" name="98">   98   </a>  <span class="KW">SIGNAL</span> tmp_17                           : unsigned(27 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix28_En24</span>
</span><span><a class="LN" name="99">   99   </a>  <span class="KW">SIGNAL</span> tmp_18                           : unsigned(13 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix14</span>
</span><span><a class="LN" name="100">  100   </a>  <span class="KW">SIGNAL</span> tmp_19                           : unsigned(13 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix14</span>
</span><span><a class="LN" name="101">  101   </a>  <span class="KW">SIGNAL</span> ax_tmp                           : unsigned(13 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix14</span>
</span><span><a class="LN" name="102">  102   </a>  <span class="KW">SIGNAL</span> tmp_20                           : std_logic;
</span><span><a class="LN" name="103">  103   </a>  <span class="KW">SIGNAL</span> p60tmp_cast                      : unsigned(29 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix30</span>
</span><span><a class="LN" name="104">  104   </a>  <span class="KW">SIGNAL</span> tmp_21                           : unsigned(27 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix28_En24</span>
</span><span><a class="LN" name="105">  105   </a>  <span class="KW">SIGNAL</span> tmp_22                           : unsigned(13 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix14</span>
</span><span><a class="LN" name="106">  106   </a>  <span class="KW">SIGNAL</span> tmp_23                           : unsigned(13 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix14</span>
</span><span><a class="LN" name="107">  107   </a>  <span class="KW">SIGNAL</span> ay_tmp                           : unsigned(13 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix14</span>
</span><span><a class="LN" name="108">  108   </a>  <span class="KW">SIGNAL</span> tmp_24                           : std_logic;
</span><span><a class="LN" name="109">  109   </a>  <span class="KW">SIGNAL</span> p57tmp_cast                      : unsigned(29 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix30</span>
</span><span><a class="LN" name="110">  110   </a>  <span class="KW">SIGNAL</span> tmp_25                           : unsigned(27 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix28_En24</span>
</span><span><a class="LN" name="111">  111   </a>  <span class="KW">SIGNAL</span> tmp_26                           : unsigned(13 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix14</span>
</span><span><a class="LN" name="112">  112   </a>  <span class="KW">SIGNAL</span> tmp_27                           : unsigned(13 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix14</span>
</span><span><a class="LN" name="113">  113   </a>  <span class="KW">SIGNAL</span> az_tmp                           : unsigned(13 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix14</span>
</span><span><a class="LN" name="114">  114   </a>  <span class="KW">SIGNAL</span> tmp_28                           : std_logic;
</span><span><a class="LN" name="115">  115   </a>  <span class="KW">SIGNAL</span> p54tmp_cast                      : unsigned(29 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix30</span>
</span><span><a class="LN" name="116">  116   </a>  <span class="KW">SIGNAL</span> a3_1_unsigned                    : unsigned(13 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix14</span>
</span><span><a class="LN" name="117">  117   </a>  <span class="KW">SIGNAL</span> tmp_29                           : unsigned(27 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix28_En24</span>
</span><span><a class="LN" name="118">  118   </a>  <span class="KW">SIGNAL</span> tmp_30                           : unsigned(13 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix14</span>
</span><span><a class="LN" name="119">  119   </a>  <span class="KW">SIGNAL</span> tmp_31                           : unsigned(13 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix14</span>
</span><span><a class="LN" name="120">  120   </a>  <span class="KW">SIGNAL</span> a3_tmp                           : unsigned(13 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix14</span>
</span><span><a class="LN" name="121">  121   </a>
</span><span><a class="LN" name="122">  122   </a><span class="KW">BEGIN</span>
</span><span><a class="LN" name="123">  123   </a>  <span class="CT">-- <span><a href="1,11">'Madgwick_normalize_fixpt:11'</a></span> ax = fi(ax_1, 0, 14, 0, fm);</span>
</span><span><a class="LN" name="124">  124   </a>  ax_1_unsigned &lt;= unsigned(ax_1);
</span><span><a class="LN" name="125">  125   </a>
</span><span><a class="LN" name="126">  126   </a>  <span class="CT">-- <span><a href="1,12">'Madgwick_normalize_fixpt:12'</a></span> ay = fi(ay_1, 0, 14, 0, fm);</span>
</span><span><a class="LN" name="127">  127   </a>  ay_1_unsigned &lt;= unsigned(ay_1);
</span><span><a class="LN" name="128">  128   </a>
</span><span><a class="LN" name="129">  129   </a>  <span class="CT">-- <span><a href="1,13">'Madgwick_normalize_fixpt:13'</a></span> az = fi(az_1, 0, 14, 0, fm);</span>
</span><span><a class="LN" name="130">  130   </a>  az_1_unsigned &lt;= unsigned(az_1);
</span><span><a class="LN" name="131">  131   </a>
</span><span><a class="LN" name="132">  132   </a>  <span class="CT">-- <span><a href="1,15">'Madgwick_normalize_fixpt:15'</a></span> a_dotproduct = fi(ax * ax + ay * ay + az * az, 0, 14, -16, fm);</span>
</span><span><a class="LN" name="133">  133   </a>  tmp &lt;= ax_1_unsigned * ax_1_unsigned;
</span><span><a class="LN" name="134">  134   </a>
</span><span><a class="LN" name="135">  135   </a>  tmp_1 &lt;= resize(tmp, 29);
</span><span><a class="LN" name="136">  136   </a>
</span><span><a class="LN" name="137">  137   </a>  tmp_2 &lt;= ay_1_unsigned * ay_1_unsigned;
</span><span><a class="LN" name="138">  138   </a>
</span><span><a class="LN" name="139">  139   </a>  tmp_3 &lt;= resize(tmp_2, 29);
</span><span><a class="LN" name="140">  140   </a>
</span><span><a class="LN" name="141">  141   </a>  tmp_4 &lt;= tmp_1 + tmp_3;
</span><span><a class="LN" name="142">  142   </a>
</span><span><a class="LN" name="143">  143   </a>  tmp_5 &lt;= resize(tmp_4, 30);
</span><span><a class="LN" name="144">  144   </a>
</span><span><a class="LN" name="145">  145   </a>  tmp_6 &lt;= az_1_unsigned * az_1_unsigned;
</span><span><a class="LN" name="146">  146   </a>
</span><span><a class="LN" name="147">  147   </a>  tmp_7 &lt;= resize(tmp_6, 30);
</span><span><a class="LN" name="148">  148   </a>
</span><span><a class="LN" name="149">  149   </a>  tmp_8 &lt;= tmp_5 + tmp_7;
</span><span><a class="LN" name="150">  150   </a>
</span><span><a class="LN" name="151">  151   </a>  tmp_9 &lt;= tmp_8(29 <span class="KW">DOWNTO</span> 16);
</span><span><a class="LN" name="152">  152   </a>
</span><span><a class="LN" name="153">  153   </a>  <span class="CT">-- <span><a href="1,17">'Madgwick_normalize_fixpt:17'</a></span> if a_dotproduct ~= fi(0, 0, 1, 0, fm)</span>
</span><span><a class="LN" name="154">  154   </a>  p63tmp_cast &lt;= tmp_9 &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; 
</span><span><a class="LN" name="155">  155   </a>    '0' &amp; '0';
</span><span><a class="LN" name="156">  156   </a>  
</span><span><a class="LN" name="157">  157   </a>  tmp_10 &lt;= '1' <span class="KW">WHEN</span> p63tmp_cast /= to_unsigned(16#00000000#, 30) <span class="KW">ELSE</span>
</span><span><a class="LN" name="158">  158   </a>      '0';
</span><span><a class="LN" name="159">  159   </a>
</span><span><a class="LN" name="160">  160   </a>  
</span><span><a class="LN" name="161">  161   </a>  tmp_11 &lt;= '1' <span class="KW">WHEN</span> tmp_9 = to_unsigned(16#0000#, 14) <span class="KW">ELSE</span>
</span><span><a class="LN" name="162">  162   </a>      '0';
</span><span><a class="LN" name="163">  163   </a>
</span><span><a class="LN" name="164">  164   </a>  <span class="CT">-- HDL code generation from MATLAB function: Madgwick_normalize_fixpt_falseregionp68</span>
</span><span><a class="LN" name="165">  165   </a>  p1_output : <span class="KW">PROCESS</span> (tmp_9)
</span><span><a class="LN" name="166">  166   </a>    <span class="KW">VARIABLE</span> yy : unsigned(6 <span class="KW">DOWNTO</span> 0);
</span><span><a class="LN" name="167">  167   </a>    <span class="KW">VARIABLE</span> tmp12 : unsigned(6 <span class="KW">DOWNTO</span> 0);
</span><span><a class="LN" name="168">  168   </a>    <span class="KW">VARIABLE</span> y_0 : unsigned(6 <span class="KW">DOWNTO</span> 0);
</span><span><a class="LN" name="169">  169   </a>    <span class="KW">VARIABLE</span> cast : vector_of_unsigned8(0 <span class="KW">TO</span> 6);
</span><span><a class="LN" name="170">  170   </a>    <span class="KW">VARIABLE</span> sll_temp : vector_of_unsigned7(0 <span class="KW">TO</span> 6);
</span><span><a class="LN" name="171">  171   </a>    <span class="KW">VARIABLE</span> mul_temp : vector_of_unsigned14(0 <span class="KW">TO</span> 6);
</span><span><a class="LN" name="172">  172   </a>    <span class="KW">VARIABLE</span> cast_0 : vector_of_unsigned8(0 <span class="KW">TO</span> 6);
</span><span><a class="LN" name="173">  173   </a>    <span class="KW">VARIABLE</span> sll_temp_0 : vector_of_unsigned7(0 <span class="KW">TO</span> 6);
</span><span><a class="LN" name="174">  174   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" name="175">  175   </a>    yy := to_unsigned(16#00#, 7);
</span><span><a class="LN" name="176">  176   </a>
</span><span><a class="LN" name="177">  177   </a>    <span class="KW">FOR</span> ii <span class="KW">IN</span> 6 <span class="KW">DOWNTO</span> 0 <span class="KW">LOOP</span>
</span><span><a class="LN" name="178">  178   </a>      cast(ii) := unsigned(to_signed(ii, 32)(7 <span class="KW">DOWNTO</span> 0));
</span><span><a class="LN" name="179">  179   </a>      sll_temp(ii) := to_unsigned(16#01#, 7) <span class="KW">sll</span> to_integer(cast(ii));
</span><span><a class="LN" name="180">  180   </a>      tmp12 := yy <span class="KW">OR</span> sll_temp(ii);
</span><span><a class="LN" name="181">  181   </a>      mul_temp(ii) := tmp12 * tmp12;
</span><span><a class="LN" name="182">  182   </a>      <span class="KW">IF</span> mul_temp(ii) &lt;= tmp_9 <span class="KW">THEN</span> 
</span><span><a class="LN" name="183">  183   </a>        cast_0(ii) := unsigned(to_signed(ii, 32)(7 <span class="KW">DOWNTO</span> 0));
</span><span><a class="LN" name="184">  184   </a>        sll_temp_0(ii) := to_unsigned(16#01#, 7) <span class="KW">sll</span> to_integer(cast_0(ii));
</span><span><a class="LN" name="185">  185   </a>        y_0 := yy <span class="KW">OR</span> sll_temp_0(ii);
</span><span><a class="LN" name="186">  186   </a>      <span class="KW">ELSE</span> 
</span><span><a class="LN" name="187">  187   </a>        y_0 := yy;
</span><span><a class="LN" name="188">  188   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="189">  189   </a>      yy := y_0;
</span><span><a class="LN" name="190">  190   </a>    <span class="KW">END</span> <span class="KW">LOOP</span>;
</span><span><a class="LN" name="191">  191   </a>
</span><span><a class="LN" name="192">  192   </a>    y_y &lt;= yy;
</span><span><a class="LN" name="193">  193   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> p1_output;
</span><span><a class="LN" name="194">  194   </a>
</span><span><a class="LN" name="195">  195   </a>
</span><span><a class="LN" name="196">  196   </a>  <span class="CT">-- HDL code generation from MATLAB function: Madgwick_normalize_fixpt_trueregionp68</span>
</span><span><a class="LN" name="197">  197   </a>  y_y_1 &lt;= to_unsigned(16#00#, 7);
</span><span><a class="LN" name="198">  198   </a>
</span><span><a class="LN" name="199">  199   </a>  <span class="CT">-- <span><a href="1,51">'Madgwick_normalize_fixpt:51'</a></span> coder.inline( 'always' );</span>
</span><span><a class="LN" name="200">  200   </a>  <span class="CT">-- </span>
</span><span><a class="LN" name="201">  201   </a>  <span class="CT">-- <span><a href="1,52">'Madgwick_normalize_fixpt:52'</a></span> if isfi( a ) && isfi( b ) && isscalar( b )</span>
</span><span><a class="LN" name="202">  202   </a>  <span class="CT">-- </span>
</span><span><a class="LN" name="203">  203   </a>  <span class="CT">-- <span><a href="1,53">'Madgwick_normalize_fixpt:53'</a></span> a1 = fi( a, 'RoundMode', 'fix' );</span>
</span><span><a class="LN" name="204">  204   </a>  <span class="CT">-- </span>
</span><span><a class="LN" name="205">  205   </a>  <span class="CT">-- <span><a href="1,54">'Madgwick_normalize_fixpt:54'</a></span> b1 = fi( b, 'RoundMode', 'fix' );</span>
</span><span><a class="LN" name="206">  206   </a>  
</span><span><a class="LN" name="207">  207   </a>  tmp_13 &lt;= y_y <span class="KW">WHEN</span> tmp_11 = '0' <span class="KW">ELSE</span>
</span><span><a class="LN" name="208">  208   </a>      y_y_1;
</span><span><a class="LN" name="209">  209   </a>
</span><span><a class="LN" name="210">  210   </a>  <span class="CT">-- <span><a href="1,55">'Madgwick_normalize_fixpt:55'</a></span> c1 = divide( divideType( a1, b1 ), a1, b1 );</span>
</span><span><a class="LN" name="211">  211   </a>  
</span><span><a class="LN" name="212">  212   </a>  tmp_14 &lt;= '1' <span class="KW">WHEN</span> tmp_13 = to_unsigned(16#00#, 7) <span class="KW">ELSE</span>
</span><span><a class="LN" name="213">  213   </a>      '0';
</span><span><a class="LN" name="214">  214   </a>
</span><span><a class="LN" name="215">  215   </a>  <span class="CT">-- HDL code generation from MATLAB function: Madgwick_normalize_fixpt_falseregionp64</span>
</span><span><a class="LN" name="216">  216   </a>  
</span><span><a class="LN" name="217">  217   </a>  p0c_div_temp &lt;= C_divbyzero_p <span class="KW">WHEN</span> tmp_13 = 0 <span class="KW">ELSE</span>
</span><span><a class="LN" name="218">  218   </a>      One / tmp_13;
</span><span><a class="LN" name="219">  219   </a>  c_c_5 &lt;= resize(p0c_div_temp, 32);
</span><span><a class="LN" name="220">  220   </a>
</span><span><a class="LN" name="221">  221   </a>  <span class="CT">-- HDL code generation from MATLAB function: Madgwick_normalize_fixpt_trueregionp64</span>
</span><span><a class="LN" name="222">  222   </a>  c_c_6 &lt;= unsigned'(X<font color="#1122ff">&quot;FFFFFFFF&quot;</font>);
</span><span><a class="LN" name="223">  223   </a>
</span><span><a class="LN" name="224">  224   </a>  <span class="CT">-- <span><a href="1,56">'Madgwick_normalize_fixpt:56'</a></span> c = fi( c1, numerictype( c1 ), fimath( a ) );</span>
</span><span><a class="LN" name="225">  225   </a>  
</span><span><a class="LN" name="226">  226   </a>  tmp_15 &lt;= c_c_5 <span class="KW">WHEN</span> tmp_14 = '0' <span class="KW">ELSE</span>
</span><span><a class="LN" name="227">  227   </a>      c_c_6;
</span><span><a class="LN" name="228">  228   </a>
</span><span><a class="LN" name="229">  229   </a>  tmp_16 &lt;= tmp_15(13 <span class="KW">DOWNTO</span> 0);
</span><span><a class="LN" name="230">  230   </a>
</span><span><a class="LN" name="231">  231   </a>  tmp_17 &lt;= ax_1_unsigned * tmp_16;
</span><span><a class="LN" name="232">  232   </a>
</span><span><a class="LN" name="233">  233   </a>  <span class="CT">-- HDL code generation from MATLAB function: Madgwick_normalize_fixpt_trueregionp61</span>
</span><span><a class="LN" name="234">  234   </a>  tmp_18 &lt;= resize(tmp_17(27 <span class="KW">DOWNTO</span> 24), 14);
</span><span><a class="LN" name="235">  235   </a>
</span><span><a class="LN" name="236">  236   </a>  
</span><span><a class="LN" name="237">  237   </a>  tmp_19 &lt;= ax_1_unsigned <span class="KW">WHEN</span> tmp_10 = '0' <span class="KW">ELSE</span>
</span><span><a class="LN" name="238">  238   </a>      tmp_18;
</span><span><a class="LN" name="239">  239   </a>
</span><span><a class="LN" name="240">  240   </a>  enb &lt;= clk_enable;
</span><span><a class="LN" name="241">  241   </a>
</span><span><a class="LN" name="242">  242   </a>  ax_reg_process : <span class="KW">PROCESS</span> (clk, reset_x)
</span><span><a class="LN" name="243">  243   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" name="244">  244   </a>    <span class="KW">IF</span> reset_x = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="245">  245   </a>      ax_tmp &lt;= to_unsigned(16#0000#, 14);
</span><span><a class="LN" name="246">  246   </a>    <span class="KW">ELSIF</span> rising_edge(clk) <span class="KW">THEN</span>
</span><span><a class="LN" name="247">  247   </a>      <span class="KW">IF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="248">  248   </a>        ax_tmp &lt;= tmp_19;
</span><span><a class="LN" name="249">  249   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="250">  250   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="251">  251   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> ax_reg_process;
</span><span><a class="LN" name="252">  252   </a>
</span><span><a class="LN" name="253">  253   </a>
</span><span><a class="LN" name="254">  254   </a>  ax &lt;= std_logic_vector(ax_tmp);
</span><span><a class="LN" name="255">  255   </a>
</span><span><a class="LN" name="256">  256   </a>  p60tmp_cast &lt;= tmp_9 &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; 
</span><span><a class="LN" name="257">  257   </a>    '0' &amp; '0';
</span><span><a class="LN" name="258">  258   </a>  
</span><span><a class="LN" name="259">  259   </a>  tmp_20 &lt;= '1' <span class="KW">WHEN</span> p60tmp_cast /= to_unsigned(16#00000000#, 30) <span class="KW">ELSE</span>
</span><span><a class="LN" name="260">  260   </a>      '0';
</span><span><a class="LN" name="261">  261   </a>
</span><span><a class="LN" name="262">  262   </a>  tmp_21 &lt;= ay_1_unsigned * tmp_16;
</span><span><a class="LN" name="263">  263   </a>
</span><span><a class="LN" name="264">  264   </a>  <span class="CT">-- HDL code generation from MATLAB function: Madgwick_normalize_fixpt_trueregionp58</span>
</span><span><a class="LN" name="265">  265   </a>  tmp_22 &lt;= resize(tmp_21(27 <span class="KW">DOWNTO</span> 24), 14);
</span><span><a class="LN" name="266">  266   </a>
</span><span><a class="LN" name="267">  267   </a>  
</span><span><a class="LN" name="268">  268   </a>  tmp_23 &lt;= ay_1_unsigned <span class="KW">WHEN</span> tmp_20 = '0' <span class="KW">ELSE</span>
</span><span><a class="LN" name="269">  269   </a>      tmp_22;
</span><span><a class="LN" name="270">  270   </a>
</span><span><a class="LN" name="271">  271   </a>  ay_reg_process : <span class="KW">PROCESS</span> (clk, reset_x)
</span><span><a class="LN" name="272">  272   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" name="273">  273   </a>    <span class="KW">IF</span> reset_x = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="274">  274   </a>      ay_tmp &lt;= to_unsigned(16#0000#, 14);
</span><span><a class="LN" name="275">  275   </a>    <span class="KW">ELSIF</span> rising_edge(clk) <span class="KW">THEN</span>
</span><span><a class="LN" name="276">  276   </a>      <span class="KW">IF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="277">  277   </a>        ay_tmp &lt;= tmp_23;
</span><span><a class="LN" name="278">  278   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="279">  279   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="280">  280   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> ay_reg_process;
</span><span><a class="LN" name="281">  281   </a>
</span><span><a class="LN" name="282">  282   </a>
</span><span><a class="LN" name="283">  283   </a>  ay &lt;= std_logic_vector(ay_tmp);
</span><span><a class="LN" name="284">  284   </a>
</span><span><a class="LN" name="285">  285   </a>  p57tmp_cast &lt;= tmp_9 &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; 
</span><span><a class="LN" name="286">  286   </a>    '0' &amp; '0';
</span><span><a class="LN" name="287">  287   </a>  
</span><span><a class="LN" name="288">  288   </a>  tmp_24 &lt;= '1' <span class="KW">WHEN</span> p57tmp_cast /= to_unsigned(16#00000000#, 30) <span class="KW">ELSE</span>
</span><span><a class="LN" name="289">  289   </a>      '0';
</span><span><a class="LN" name="290">  290   </a>
</span><span><a class="LN" name="291">  291   </a>  tmp_25 &lt;= az_1_unsigned * tmp_16;
</span><span><a class="LN" name="292">  292   </a>
</span><span><a class="LN" name="293">  293   </a>  <span class="CT">-- HDL code generation from MATLAB function: Madgwick_normalize_fixpt_trueregionp55</span>
</span><span><a class="LN" name="294">  294   </a>  tmp_26 &lt;= resize(tmp_25(27 <span class="KW">DOWNTO</span> 24), 14);
</span><span><a class="LN" name="295">  295   </a>
</span><span><a class="LN" name="296">  296   </a>  
</span><span><a class="LN" name="297">  297   </a>  tmp_27 &lt;= az_1_unsigned <span class="KW">WHEN</span> tmp_24 = '0' <span class="KW">ELSE</span>
</span><span><a class="LN" name="298">  298   </a>      tmp_26;
</span><span><a class="LN" name="299">  299   </a>
</span><span><a class="LN" name="300">  300   </a>  az_reg_process : <span class="KW">PROCESS</span> (clk, reset_x)
</span><span><a class="LN" name="301">  301   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" name="302">  302   </a>    <span class="KW">IF</span> reset_x = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="303">  303   </a>      az_tmp &lt;= to_unsigned(16#0000#, 14);
</span><span><a class="LN" name="304">  304   </a>    <span class="KW">ELSIF</span> rising_edge(clk) <span class="KW">THEN</span>
</span><span><a class="LN" name="305">  305   </a>      <span class="KW">IF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="306">  306   </a>        az_tmp &lt;= tmp_27;
</span><span><a class="LN" name="307">  307   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="308">  308   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="309">  309   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> az_reg_process;
</span><span><a class="LN" name="310">  310   </a>
</span><span><a class="LN" name="311">  311   </a>
</span><span><a class="LN" name="312">  312   </a>  az &lt;= std_logic_vector(az_tmp);
</span><span><a class="LN" name="313">  313   </a>
</span><span><a class="LN" name="314">  314   </a>  p54tmp_cast &lt;= tmp_9 &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; 
</span><span><a class="LN" name="315">  315   </a>    '0' &amp; '0';
</span><span><a class="LN" name="316">  316   </a>  
</span><span><a class="LN" name="317">  317   </a>  tmp_28 &lt;= '1' <span class="KW">WHEN</span> p54tmp_cast /= to_unsigned(16#00000000#, 30) <span class="KW">ELSE</span>
</span><span><a class="LN" name="318">  318   </a>      '0';
</span><span><a class="LN" name="319">  319   </a>
</span><span><a class="LN" name="320">  320   </a>  <span class="CT">-- HDL code generation from MATLAB function: Madgwick_normalize_fixpt</span>
</span><span><a class="LN" name="321">  321   </a>  <span class="CT">-- </span>
</span><span><a class="LN" name="322">  322   </a>  <span class="CT">-- <span><a href="1,21">'Madgwick_normalize_fixpt:21'</a></span> a3 = fi(a3 * recipNorm, 0, 14, 0, fm);</span>
</span><span><a class="LN" name="323">  323   </a>  <span class="CT">-- </span>
</span><span><a class="LN" name="324">  324   </a>  <span class="CT">-- <span><a href="1,20">'Madgwick_normalize_fixpt:20'</a></span> az = fi(az * recipNorm, 0, 14, 0, fm);</span>
</span><span><a class="LN" name="325">  325   </a>  <span class="CT">-- </span>
</span><span><a class="LN" name="326">  326   </a>  <span class="CT">-- <span><a href="1,19">'Madgwick_normalize_fixpt:19'</a></span> ay = fi(ay * recipNorm, 0, 14, 0, fm);</span>
</span><span><a class="LN" name="327">  327   </a>  <span class="CT">-- </span>
</span><span><a class="LN" name="328">  328   </a>  <span class="CT">-- <span><a href="1,18">'Madgwick_normalize_fixpt:18'</a></span> ax = fi(ax * recipNorm, 0, 14, 0, fm);</span>
</span><span><a class="LN" name="329">  329   </a>  <span class="CT">-- </span>
</span><span><a class="LN" name="330">  330   </a>  <span class="CT">-- %%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%</span>
</span><span><a class="LN" name="331">  331   </a>  <span class="CT">-- </span>
</span><span><a class="LN" name="332">  332   </a>  <span class="CT">--                                                                          %</span>
</span><span><a class="LN" name="333">  333   </a>  <span class="CT">-- </span>
</span><span><a class="LN" name="334">  334   </a>  <span class="CT">--           Generated by MATLAB 9.3 and Fixed-Point Designer 6.0           %</span>
</span><span><a class="LN" name="335">  335   </a>  <span class="CT">-- </span>
</span><span><a class="LN" name="336">  336   </a>  <span class="CT">--                                                                          %</span>
</span><span><a class="LN" name="337">  337   </a>  <span class="CT">-- </span>
</span><span><a class="LN" name="338">  338   </a>  <span class="CT">-- %%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%</span>
</span><span><a class="LN" name="339">  339   </a>  <span class="CT">-- </span>
</span><span><a class="LN" name="340">  340   </a>  <span class="CT">-- Normalise accelerometer measurement</span>
</span><span><a class="LN" name="341">  341   </a>  <span class="CT">-- </span>
</span><span><a class="LN" name="342">  342   </a>  <span class="CT">-- <span><a href="1,9">'Madgwick_normalize_fixpt:9'</a></span> fm = get_fimath();</span>
</span><span><a class="LN" name="343">  343   </a>  <span class="CT">-- </span>
</span><span><a class="LN" name="344">  344   </a>  <span class="CT">-- <span><a href="1,10">'Madgwick_normalize_fixpt:10'</a></span> a3 = fi(a3_1, 0, 14, 0, fm);</span>
</span><span><a class="LN" name="345">  345   </a>  a3_1_unsigned &lt;= unsigned(a3_1);
</span><span><a class="LN" name="346">  346   </a>
</span><span><a class="LN" name="347">  347   </a>  tmp_29 &lt;= a3_1_unsigned * tmp_16;
</span><span><a class="LN" name="348">  348   </a>
</span><span><a class="LN" name="349">  349   </a>  <span class="CT">-- HDL code generation from MATLAB function: Madgwick_normalize_fixpt_trueregionp52</span>
</span><span><a class="LN" name="350">  350   </a>  tmp_30 &lt;= resize(tmp_29(27 <span class="KW">DOWNTO</span> 24), 14);
</span><span><a class="LN" name="351">  351   </a>
</span><span><a class="LN" name="352">  352   </a>  
</span><span><a class="LN" name="353">  353   </a>  tmp_31 &lt;= a3_1_unsigned <span class="KW">WHEN</span> tmp_28 = '0' <span class="KW">ELSE</span>
</span><span><a class="LN" name="354">  354   </a>      tmp_30;
</span><span><a class="LN" name="355">  355   </a>
</span><span><a class="LN" name="356">  356   </a>  a3_reg_process : <span class="KW">PROCESS</span> (clk, reset_x)
</span><span><a class="LN" name="357">  357   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" name="358">  358   </a>    <span class="KW">IF</span> reset_x = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="359">  359   </a>      a3_tmp &lt;= to_unsigned(16#0000#, 14);
</span><span><a class="LN" name="360">  360   </a>    <span class="KW">ELSIF</span> rising_edge(clk) <span class="KW">THEN</span>
</span><span><a class="LN" name="361">  361   </a>      <span class="KW">IF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="362">  362   </a>        a3_tmp &lt;= tmp_31;
</span><span><a class="LN" name="363">  363   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="364">  364   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="365">  365   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> a3_reg_process;
</span><span><a class="LN" name="366">  366   </a>
</span><span><a class="LN" name="367">  367   </a>
</span><span><a class="LN" name="368">  368   </a>  a3 &lt;= std_logic_vector(a3_tmp);
</span><span><a class="LN" name="369">  369   </a>
</span><span><a class="LN" name="370">  370   </a>  ce_out &lt;= clk_enable;
</span><span><a class="LN" name="371">  371   </a>
</span><span><a class="LN" name="372">  372   </a><span class="KW">END</span> rtl;
</span><span><a class="LN" name="373">  373   </a>
</span><span><a class="LN" name="374">  374   </a>
</span></pre>
</td></tr></table>
</p>
</body>
</html>