module top_module(
    input a,
    input b,
    input c,
    output out  ); 
    
    
    assign out = ((a & !b & !c) | (!b & !a & c) | (a & c & !b) | (!a & b & c) | (a & b & c) | (b & !a & !c) | (b & !c & !a) | (b & !c & a));


endmodule

