// Seed: 3866217846
macromodule module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  output wire id_2;
  output wire id_1;
  assign module_1.id_6 = 0;
  wire [1 : -1 'b0 &&  -1] id_4;
endmodule
module module_1 #(
    parameter id_6 = 32'd34
) (
    input  tri  id_0,
    input  wire id_1,
    input  wor  id_2,
    output wor  id_3
);
  localparam id_5 = -1'h0, id_6 = id_1;
  logic id_7;
  ;
  module_0 modCall_1 (
      id_5,
      id_5,
      id_5
  );
  assign id_7[id_6] = -1 - -1'h0 <= 1;
  and primCall (id_3, id_1, id_2);
endmodule
