

================================================================
== Vitis HLS Report for 'dataflow_in_loop_TRAINING_INST'
================================================================
* Date:           Tue Dec 17 15:07:16 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        project
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.541 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+----------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline |
    |   min   |   max   |    min    |    max    |  min |  max |   Type   |
    +---------+---------+-----------+-----------+------+------+----------+
    |     4209|     4209|  42.090 us|  42.090 us|  3088|  3088|  dataflow|
    +---------+---------+-----------+-----------+------+------+----------+

    + Detail: 
        * Instance: 
        +----------------------------+-------------------------+---------+---------+-----------+-----------+------+------+---------+
        |                            |                         |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
        |          Instance          |          Module         |   min   |   max   |    min    |    max    |  min |  max |   Type  |
        +----------------------------+-------------------------+---------+---------+-----------+-----------+------+------+---------+
        |READ_TRAINING_DATA_proc_U0  |READ_TRAINING_DATA_proc  |     1121|     1121|  11.210 us|  11.210 us|  1121|  1121|       no|
        |compute_U0                  |compute                  |     3087|     3087|  30.870 us|  30.870 us|  3087|  3087|       no|
        +----------------------------+-------------------------+---------+---------+-----------+-----------+------+------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|       12|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        4|     6|      821|     3319|    0|
|Memory               |        2|     -|        0|        0|    0|
|Multiplexer          |        -|     -|        -|       18|    -|
|Register             |        -|     -|        2|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        6|     6|      823|     3349|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |       ~0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |       ~0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +----------------------------+-------------------------+---------+----+-----+------+-----+
    |          Instance          |          Module         | BRAM_18K| DSP|  FF |  LUT | URAM|
    +----------------------------+-------------------------+---------+----+-----+------+-----+
    |READ_TRAINING_DATA_proc_U0  |READ_TRAINING_DATA_proc  |        0|   0|  545|  2289|    0|
    |compute_U0                  |compute                  |        4|   6|  276|  1030|    0|
    +----------------------------+-------------------------+---------+----+-----+------+-----+
    |Total                       |                         |        4|   6|  821|  3319|    0|
    +----------------------------+-------------------------+---------+----+-----+------+-----+

    * DSP: 
    N/A

    * Memory: 
    +-----------------------+------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |         Memory        |                              Module                              | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-----------------------+------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |training_instance_V_U  |dataflow_in_loop_TRAINING_INST_training_instance_V_RAM_AUTO_1R1W  |        2|  0|   0|    0|  1024|   16|     1|        16384|
    +-----------------------+------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total                  |                                                                  |        2|  0|   0|    0|  1024|   16|     1|        16384|
    +-----------------------+------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------------------+----------+----+---+----+------------+------------+
    |                Variable Name                | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------------------+----------+----+---+----+------------+------------+
    |READ_TRAINING_DATA_proc_U0_ap_start          |       and|   0|  0|   2|           1|           1|
    |ap_idle                                      |       and|   0|  0|   2|           1|           1|
    |ap_sync_ready                                |       and|   0|  0|   2|           1|           1|
    |compute_U0_ap_start                          |       and|   0|  0|   2|           1|           1|
    |ap_sync_READ_TRAINING_DATA_proc_U0_ap_ready  |        or|   0|  0|   2|           1|           1|
    |ap_sync_compute_U0_ap_ready                  |        or|   0|  0|   2|           1|           1|
    +---------------------------------------------+----------+----+---+----+------------+------------+
    |Total                                        |          |   0|  0|  12|           6|           6|
    +---------------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------------------------+----+-----------+-----+-----------+
    |                       Name                      | LUT| Input Size| Bits| Total Bits|
    +-------------------------------------------------+----+-----------+-----+-----------+
    |ap_sync_reg_READ_TRAINING_DATA_proc_U0_ap_ready  |   9|          2|    1|          2|
    |ap_sync_reg_compute_U0_ap_ready                  |   9|          2|    1|          2|
    +-------------------------------------------------+----+-----------+-----+-----------+
    |Total                                            |  18|          4|    2|          4|
    +-------------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------------+---+----+-----+-----------+
    |                       Name                      | FF| LUT| Bits| Const Bits|
    +-------------------------------------------------+---+----+-----+-----------+
    |ap_sync_reg_READ_TRAINING_DATA_proc_U0_ap_ready  |  1|   0|    1|          0|
    |ap_sync_reg_compute_U0_ap_ready                  |  1|   0|    1|          0|
    +-------------------------------------------------+---+----+-----+-----------+
    |Total                                            |  2|   0|    2|          0|
    +-------------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+--------------------------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  |          Source Object         |    C Type    |
+------------------------+-----+-----+------------+--------------------------------+--------------+
|trunc_ln280             |   in|   13|     ap_none|                     trunc_ln280|        scalar|
|trunc_ln280_ap_vld      |   in|    1|     ap_none|                     trunc_ln280|        scalar|
|data_address0           |  out|   18|   ap_memory|                            data|         array|
|data_ce0                |  out|    1|   ap_memory|                            data|         array|
|data_d0                 |  out|  512|   ap_memory|                            data|         array|
|data_q0                 |   in|  512|   ap_memory|                            data|         array|
|data_we0                |  out|    1|   ap_memory|                            data|         array|
|data_address1           |  out|   18|   ap_memory|                            data|         array|
|data_ce1                |  out|    1|   ap_memory|                            data|         array|
|data_d1                 |  out|  512|   ap_memory|                            data|         array|
|data_q1                 |   in|  512|   ap_memory|                            data|         array|
|data_we1                |  out|    1|   ap_memory|                            data|         array|
|theta_local_V_address0  |  out|   10|   ap_memory|                   theta_local_V|         array|
|theta_local_V_ce0       |  out|    1|   ap_memory|                   theta_local_V|         array|
|theta_local_V_d0        |  out|   32|   ap_memory|                   theta_local_V|         array|
|theta_local_V_q0        |   in|   32|   ap_memory|                   theta_local_V|         array|
|theta_local_V_we0       |  out|    1|   ap_memory|                   theta_local_V|         array|
|theta_local_V_address1  |  out|   10|   ap_memory|                   theta_local_V|         array|
|theta_local_V_ce1       |  out|    1|   ap_memory|                   theta_local_V|         array|
|theta_local_V_d1        |  out|   32|   ap_memory|                   theta_local_V|         array|
|theta_local_V_q1        |   in|   32|   ap_memory|                   theta_local_V|         array|
|theta_local_V_we1       |  out|    1|   ap_memory|                   theta_local_V|         array|
|label_local_V_address0  |  out|   13|   ap_memory|                   label_local_V|         array|
|label_local_V_ce0       |  out|    1|   ap_memory|                   label_local_V|         array|
|label_local_V_d0        |  out|    8|   ap_memory|                   label_local_V|         array|
|label_local_V_q0        |   in|    8|   ap_memory|                   label_local_V|         array|
|label_local_V_we0       |  out|    1|   ap_memory|                   label_local_V|         array|
|label_local_V_address1  |  out|   13|   ap_memory|                   label_local_V|         array|
|label_local_V_ce1       |  out|    1|   ap_memory|                   label_local_V|         array|
|label_local_V_d1        |  out|    8|   ap_memory|                   label_local_V|         array|
|label_local_V_q1        |   in|    8|   ap_memory|                   label_local_V|         array|
|label_local_V_we1       |  out|    1|   ap_memory|                   label_local_V|         array|
|ap_clk                  |   in|    1|  ap_ctrl_hs|  dataflow_in_loop_TRAINING_INST|  return value|
|ap_rst                  |   in|    1|  ap_ctrl_hs|  dataflow_in_loop_TRAINING_INST|  return value|
|ap_start                |   in|    1|  ap_ctrl_hs|  dataflow_in_loop_TRAINING_INST|  return value|
|ap_done                 |  out|    1|  ap_ctrl_hs|  dataflow_in_loop_TRAINING_INST|  return value|
|ap_ready                |  out|    1|  ap_ctrl_hs|  dataflow_in_loop_TRAINING_INST|  return value|
|ap_idle                 |  out|    1|  ap_ctrl_hs|  dataflow_in_loop_TRAINING_INST|  return value|
|ap_continue             |   in|    1|  ap_ctrl_hs|  dataflow_in_loop_TRAINING_INST|  return value|
+------------------------+-----+-----+------------+--------------------------------+--------------+

