Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot stimul_light_fsm_behav xil_defaultlib.stimul_light_fsm xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3823] variable 'tb_north' might have multiple concurrent drivers [C:/comen_lab/practice_2/practice_2.srcs/sim_1/new/stimul_light_fsm.sv:34]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_light_fsm_sv_857149593
Compiling module xil_defaultlib.light_fsm
Compiling module xil_defaultlib.stimul_light_fsm
Compiling module xil_defaultlib.glbl
Built simulation snapshot stimul_light_fsm_behav
