# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../project_1.srcs/sources_1/new/utilities.vhd" \
"../../../../project_1.srcs/sources_1/new/falling_block.vhd" \
"../../../../project_1.srcs/sim_2/new/falling_block_TB.vhd" \

# Do not sort compile order
nosort
