{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1679956612887 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1679956612888 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar 27 19:36:52 2023 " "Processing started: Mon Mar 27 19:36:52 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1679956612888 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1679956612888 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off cont_57 -c cont_57 " "Command: quartus_map --read_settings_files=on --write_settings_files=off cont_57 -c cont_57" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1679956612888 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1679956615209 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cont_10.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cont_10.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cont_10-cont_10_arch " "Found design unit 1: cont_10-cont_10_arch" {  } { { "cont_10.vhd" "" { Text "C:/Users/mathe/Projects/universidade/logica-reconfiguravel-2023.01/Lab1-cont_57/cont_10.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679956616844 ""} { "Info" "ISGN_ENTITY_NAME" "1 cont_10 " "Found entity 1: cont_10" {  } { { "cont_10.vhd" "" { Text "C:/Users/mathe/Projects/universidade/logica-reconfiguravel-2023.01/Lab1-cont_57/cont_10.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679956616844 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679956616844 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cont4_completo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cont4_completo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Cont4_completo-X " "Found design unit 1: Cont4_completo-X" {  } { { "cont4_completo.vhd" "" { Text "C:/Users/mathe/Projects/universidade/logica-reconfiguravel-2023.01/Lab1-cont_57/cont4_completo.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679956616848 ""} { "Info" "ISGN_ENTITY_NAME" "1 cont4_completo " "Found entity 1: cont4_completo" {  } { { "cont4_completo.vhd" "" { Text "C:/Users/mathe/Projects/universidade/logica-reconfiguravel-2023.01/Lab1-cont_57/cont4_completo.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679956616848 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679956616848 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cont_57.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cont_57.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cont_57-cont57_arch " "Found design unit 1: cont_57-cont57_arch" {  } { { "cont_57.vhd" "" { Text "C:/Users/mathe/Projects/universidade/logica-reconfiguravel-2023.01/Lab1-cont_57/cont_57.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679956616851 ""} { "Info" "ISGN_ENTITY_NAME" "1 cont_57 " "Found entity 1: cont_57" {  } { { "cont_57.vhd" "" { Text "C:/Users/mathe/Projects/universidade/logica-reconfiguravel-2023.01/Lab1-cont_57/cont_57.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679956616851 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679956616851 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_cont_57.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tb_cont_57.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tb_cont_57-tb_cont_57_arch " "Found design unit 1: tb_cont_57-tb_cont_57_arch" {  } { { "tb_cont_57.vhd" "" { Text "C:/Users/mathe/Projects/universidade/logica-reconfiguravel-2023.01/Lab1-cont_57/tb_cont_57.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679956616855 ""} { "Info" "ISGN_ENTITY_NAME" "1 tb_cont_57 " "Found entity 1: tb_cont_57" {  } { { "tb_cont_57.vhd" "" { Text "C:/Users/mathe/Projects/universidade/logica-reconfiguravel-2023.01/Lab1-cont_57/tb_cont_57.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679956616855 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679956616855 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "cont_57 " "Elaborating entity \"cont_57\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1679956616924 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cont_10 cont_10:cont_un " "Elaborating entity \"cont_10\" for hierarchy \"cont_10:cont_un\"" {  } { { "cont_57.vhd" "cont_un" { Text "C:/Users/mathe/Projects/universidade/logica-reconfiguravel-2023.01/Lab1-cont_57/cont_57.vhd" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679956616943 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cont4_completo cont_10:cont_un\|cont4_completo:cont16 " "Elaborating entity \"cont4_completo\" for hierarchy \"cont_10:cont_un\|cont4_completo:cont16\"" {  } { { "cont_10.vhd" "cont16" { Text "C:/Users/mathe/Projects/universidade/logica-reconfiguravel-2023.01/Lab1-cont_57/cont_10.vhd" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679956616961 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1679956617897 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679956617897 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "32 " "Implemented 32 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1679956618096 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1679956618096 ""} { "Info" "ICUT_CUT_TM_LCELLS" "21 " "Implemented 21 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1679956618096 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1679956618096 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4645 " "Peak virtual memory: 4645 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1679956618136 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Mar 27 19:36:58 2023 " "Processing ended: Mon Mar 27 19:36:58 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1679956618136 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1679956618136 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1679956618136 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1679956618136 ""}
