#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Tue Oct  9 21:50:50 2018
# Process ID: 8312
# Current directory: F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.runs/design_1_mult_sum_0_0_synth_1
# Command line: vivado.exe -log design_1_mult_sum_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_mult_sum_0_0.tcl
# Log file: F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.runs/design_1_mult_sum_0_0_synth_1/design_1_mult_sum_0_0.vds
# Journal file: F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.runs/design_1_mult_sum_0_0_synth_1\vivado.jou
#-----------------------------------------------------------
source design_1_mult_sum_0_0.tcl -notrace
Command: synth_design -top design_1_mult_sum_0_0 -part xc7z020clg484-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 11816 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 380.688 ; gain = 99.898
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_mult_sum_0_0' [f:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.srcs/sources_1/bd/design_1/ip/design_1_mult_sum_0_0/synth/design_1_mult_sum_0_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'mult_sum' [F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.srcs/sources_1/new/mult_sum.v:23]
	Parameter CLEAR_DELAY bound to: 29 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mult_sum' (1#1) [F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.srcs/sources_1/new/mult_sum.v:23]
INFO: [Synth 8-6155] done synthesizing module 'design_1_mult_sum_0_0' (2#1) [f:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.srcs/sources_1/bd/design_1/ip/design_1_mult_sum_0_0/synth/design_1_mult_sum_0_0.v:58]
WARNING: [Synth 8-3331] design mult_sum has unconnected port s_axis_sin_tdata[15]
WARNING: [Synth 8-3331] design mult_sum has unconnected port s_axis_sin_tdata[14]
WARNING: [Synth 8-3331] design mult_sum has unconnected port s_axis_sin_tdata[13]
WARNING: [Synth 8-3331] design mult_sum has unconnected port s_axis_sin_tdata[12]
WARNING: [Synth 8-3331] design mult_sum has unconnected port s_axis_sin_tdata[11]
WARNING: [Synth 8-3331] design mult_sum has unconnected port s_axis_sin_tdata[10]
WARNING: [Synth 8-3331] design mult_sum has unconnected port s_axis_sin_tdata[9]
WARNING: [Synth 8-3331] design mult_sum has unconnected port s_axis_sin_tdata[8]
WARNING: [Synth 8-3331] design mult_sum has unconnected port s_axis_sin_tdata[7]
WARNING: [Synth 8-3331] design mult_sum has unconnected port s_axis_sin_tdata[6]
WARNING: [Synth 8-3331] design mult_sum has unconnected port s_axis_sin_tdata[5]
WARNING: [Synth 8-3331] design mult_sum has unconnected port s_axis_sin_tdata[4]
WARNING: [Synth 8-3331] design mult_sum has unconnected port s_axis_sin_tdata[3]
WARNING: [Synth 8-3331] design mult_sum has unconnected port s_axis_sin_tdata[2]
WARNING: [Synth 8-3331] design mult_sum has unconnected port s_axis_sin_tdata[1]
WARNING: [Synth 8-3331] design mult_sum has unconnected port s_axis_sin_tdata[0]
WARNING: [Synth 8-3331] design mult_sum has unconnected port s_axis_gain_tvalid
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 433.824 ; gain = 153.035
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 433.824 ; gain = 153.035
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 433.824 ; gain = 153.035
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

WARNING: [Constraints 18-5210] No constraint will be written out.
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.074 . Memory (MB): peak = 765.207 ; gain = 1.852
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 765.207 ; gain = 484.418
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 765.207 ; gain = 484.418
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 765.207 ; gain = 484.418
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 765.207 ; gain = 484.418
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input     41 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 5     
	   2 Input     14 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module mult_sum 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input     41 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 5     
	   2 Input     14 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design design_1_mult_sum_0_0 has unconnected port s_axis_sin_tdata[15]
WARNING: [Synth 8-3331] design design_1_mult_sum_0_0 has unconnected port s_axis_sin_tdata[14]
WARNING: [Synth 8-3331] design design_1_mult_sum_0_0 has unconnected port s_axis_sin_tdata[13]
WARNING: [Synth 8-3331] design design_1_mult_sum_0_0 has unconnected port s_axis_sin_tdata[12]
WARNING: [Synth 8-3331] design design_1_mult_sum_0_0 has unconnected port s_axis_sin_tdata[11]
WARNING: [Synth 8-3331] design design_1_mult_sum_0_0 has unconnected port s_axis_sin_tdata[10]
WARNING: [Synth 8-3331] design design_1_mult_sum_0_0 has unconnected port s_axis_sin_tdata[9]
WARNING: [Synth 8-3331] design design_1_mult_sum_0_0 has unconnected port s_axis_sin_tdata[8]
WARNING: [Synth 8-3331] design design_1_mult_sum_0_0 has unconnected port s_axis_sin_tdata[7]
WARNING: [Synth 8-3331] design design_1_mult_sum_0_0 has unconnected port s_axis_sin_tdata[6]
WARNING: [Synth 8-3331] design design_1_mult_sum_0_0 has unconnected port s_axis_sin_tdata[5]
WARNING: [Synth 8-3331] design design_1_mult_sum_0_0 has unconnected port s_axis_sin_tdata[4]
WARNING: [Synth 8-3331] design design_1_mult_sum_0_0 has unconnected port s_axis_sin_tdata[3]
WARNING: [Synth 8-3331] design design_1_mult_sum_0_0 has unconnected port s_axis_sin_tdata[2]
WARNING: [Synth 8-3331] design design_1_mult_sum_0_0 has unconnected port s_axis_sin_tdata[1]
WARNING: [Synth 8-3331] design design_1_mult_sum_0_0 has unconnected port s_axis_sin_tdata[0]
WARNING: [Synth 8-3331] design design_1_mult_sum_0_0 has unconnected port s_axis_gain_tvalid
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 765.207 ; gain = 484.418
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 777.699 ; gain = 496.910
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 778.105 ; gain = 497.316
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-4765] Removing register instance (\inst/clear_delay_reg[28]__0 ) from module (design_1_mult_sum_0_0) as it is equivalent to (\inst/clear_delay_reg[28] ) and driving same net [F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.srcs/sources_1/new/mult_sum.v:58]
INFO: [Synth 8-4765] Removing register instance (\inst/clear_delay_reg[27]__0 ) from module (design_1_mult_sum_0_0) as it is equivalent to (\inst/clear_delay_reg[27] ) and driving same net [F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.srcs/sources_1/new/mult_sum.v:58]
INFO: [Synth 8-4765] Removing register instance (\inst/clear_delay_reg[26]__0 ) from module (design_1_mult_sum_0_0) as it is equivalent to (\inst/clear_delay_reg[26] ) and driving same net [F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.srcs/sources_1/new/mult_sum.v:58]
INFO: [Synth 8-4765] Removing register instance (\inst/clear_delay_reg[25]__0 ) from module (design_1_mult_sum_0_0) as it is equivalent to (\inst/clear_delay_reg[25] ) and driving same net [F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.srcs/sources_1/new/mult_sum.v:58]
INFO: [Synth 8-4765] Removing register instance (\inst/clear_delay_reg[24]__0 ) from module (design_1_mult_sum_0_0) as it is equivalent to (\inst/clear_delay_reg[24] ) and driving same net [F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.srcs/sources_1/new/mult_sum.v:58]
INFO: [Synth 8-4765] Removing register instance (\inst/clear_delay_reg[23]__0 ) from module (design_1_mult_sum_0_0) as it is equivalent to (\inst/clear_delay_reg[23] ) and driving same net [F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.srcs/sources_1/new/mult_sum.v:58]
INFO: [Synth 8-4765] Removing register instance (\inst/clear_delay_reg[22]__0 ) from module (design_1_mult_sum_0_0) as it is equivalent to (\inst/clear_delay_reg[22] ) and driving same net [F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.srcs/sources_1/new/mult_sum.v:58]
INFO: [Synth 8-4765] Removing register instance (\inst/clear_delay_reg[21]__0 ) from module (design_1_mult_sum_0_0) as it is equivalent to (\inst/clear_delay_reg[21] ) and driving same net [F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.srcs/sources_1/new/mult_sum.v:58]
INFO: [Synth 8-4765] Removing register instance (\inst/clear_delay_reg[20]__0 ) from module (design_1_mult_sum_0_0) as it is equivalent to (\inst/clear_delay_reg[20] ) and driving same net [F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.srcs/sources_1/new/mult_sum.v:58]
INFO: [Synth 8-4765] Removing register instance (\inst/clear_delay_reg[19]__0 ) from module (design_1_mult_sum_0_0) as it is equivalent to (\inst/clear_delay_reg[19] ) and driving same net [F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.srcs/sources_1/new/mult_sum.v:58]
INFO: [Synth 8-4765] Removing register instance (\inst/clear_delay_reg[18]__0 ) from module (design_1_mult_sum_0_0) as it is equivalent to (\inst/clear_delay_reg[18] ) and driving same net [F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.srcs/sources_1/new/mult_sum.v:58]
INFO: [Synth 8-4765] Removing register instance (\inst/clear_delay_reg[17]__0 ) from module (design_1_mult_sum_0_0) as it is equivalent to (\inst/clear_delay_reg[17] ) and driving same net [F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.srcs/sources_1/new/mult_sum.v:58]
INFO: [Synth 8-4765] Removing register instance (\inst/clear_delay_reg[16]__0 ) from module (design_1_mult_sum_0_0) as it is equivalent to (\inst/clear_delay_reg[16] ) and driving same net [F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.srcs/sources_1/new/mult_sum.v:58]
INFO: [Synth 8-4765] Removing register instance (\inst/clear_delay_reg[15]__0 ) from module (design_1_mult_sum_0_0) as it is equivalent to (\inst/clear_delay_reg[15] ) and driving same net [F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.srcs/sources_1/new/mult_sum.v:58]
INFO: [Synth 8-4765] Removing register instance (\inst/clear_delay_reg[14]__0 ) from module (design_1_mult_sum_0_0) as it is equivalent to (\inst/clear_delay_reg[14] ) and driving same net [F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.srcs/sources_1/new/mult_sum.v:58]
INFO: [Synth 8-4765] Removing register instance (\inst/clear_delay_reg[13]__0 ) from module (design_1_mult_sum_0_0) as it is equivalent to (\inst/clear_delay_reg[13] ) and driving same net [F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.srcs/sources_1/new/mult_sum.v:58]
INFO: [Synth 8-4765] Removing register instance (\inst/clear_delay_reg[12]__0 ) from module (design_1_mult_sum_0_0) as it is equivalent to (\inst/clear_delay_reg[12] ) and driving same net [F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.srcs/sources_1/new/mult_sum.v:58]
INFO: [Synth 8-4765] Removing register instance (\inst/clear_delay_reg[11]__0 ) from module (design_1_mult_sum_0_0) as it is equivalent to (\inst/clear_delay_reg[11] ) and driving same net [F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.srcs/sources_1/new/mult_sum.v:58]
INFO: [Synth 8-4765] Removing register instance (\inst/clear_delay_reg[10]__0 ) from module (design_1_mult_sum_0_0) as it is equivalent to (\inst/clear_delay_reg[10] ) and driving same net [F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.srcs/sources_1/new/mult_sum.v:58]
INFO: [Synth 8-4765] Removing register instance (\inst/clear_delay_reg[9]__0 ) from module (design_1_mult_sum_0_0) as it is equivalent to (\inst/clear_delay_reg[9] ) and driving same net [F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.srcs/sources_1/new/mult_sum.v:58]
INFO: [Synth 8-4765] Removing register instance (\inst/clear_delay_reg[8]__0 ) from module (design_1_mult_sum_0_0) as it is equivalent to (\inst/clear_delay_reg[8] ) and driving same net [F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.srcs/sources_1/new/mult_sum.v:58]
INFO: [Synth 8-4765] Removing register instance (\inst/clear_delay_reg[7]__0 ) from module (design_1_mult_sum_0_0) as it is equivalent to (\inst/clear_delay_reg[7] ) and driving same net [F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.srcs/sources_1/new/mult_sum.v:58]
INFO: [Synth 8-4765] Removing register instance (\inst/clear_delay_reg[6]__0 ) from module (design_1_mult_sum_0_0) as it is equivalent to (\inst/clear_delay_reg[6] ) and driving same net [F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.srcs/sources_1/new/mult_sum.v:58]
INFO: [Synth 8-4765] Removing register instance (\inst/clear_delay_reg[5]__0 ) from module (design_1_mult_sum_0_0) as it is equivalent to (\inst/clear_delay_reg[5] ) and driving same net [F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.srcs/sources_1/new/mult_sum.v:58]
INFO: [Synth 8-4765] Removing register instance (\inst/clear_delay_reg[4]__0 ) from module (design_1_mult_sum_0_0) as it is equivalent to (\inst/clear_delay_reg[4] ) and driving same net [F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.srcs/sources_1/new/mult_sum.v:58]
INFO: [Synth 8-4765] Removing register instance (\inst/clear_delay_reg[3]__0 ) from module (design_1_mult_sum_0_0) as it is equivalent to (\inst/clear_delay_reg[3] ) and driving same net [F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.srcs/sources_1/new/mult_sum.v:58]
INFO: [Synth 8-4765] Removing register instance (\inst/clear_delay_reg[2]__0 ) from module (design_1_mult_sum_0_0) as it is equivalent to (\inst/clear_delay_reg[2] ) and driving same net [F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.srcs/sources_1/new/mult_sum.v:58]
INFO: [Synth 8-4765] Removing register instance (\inst/clear_delay_reg[1]__0 ) from module (design_1_mult_sum_0_0) as it is equivalent to (\inst/clear_delay_reg[1] ) and driving same net [F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.srcs/sources_1/new/mult_sum.v:58]
INFO: [Synth 8-4765] Removing register instance (\inst/clear_delay_reg[0]__0 ) from module (design_1_mult_sum_0_0) as it is equivalent to (\inst/clear_delay_reg[0] ) and driving same net [F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.srcs/sources_1/new/mult_sum.v:58]
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 799.090 ; gain = 518.301
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 799.090 ; gain = 518.301
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 799.090 ; gain = 518.301
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 799.090 ; gain = 518.301
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 799.090 ; gain = 518.301
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 799.090 ; gain = 518.301
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 799.090 ; gain = 518.301
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+----------------------+-------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name           | RTL Name                | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+----------------------+-------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|design_1_mult_sum_0_0 | inst/clear_delay_reg[0] | 29     | 1     | YES          | NO                 | YES               | 0      | 1       | 
+----------------------+-------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |CARRY4  |    11|
|2     |LUT1    |     3|
|3     |LUT2    |    31|
|4     |LUT3    |    56|
|5     |LUT4    |     5|
|6     |LUT5    |    35|
|7     |LUT6    |    78|
|8     |SRLC32E |     1|
|9     |FDRE    |    92|
+------+--------+------+

Report Instance Areas: 
+------+---------+---------+------+
|      |Instance |Module   |Cells |
+------+---------+---------+------+
|1     |top      |         |   312|
|2     |  inst   |mult_sum |   280|
+------+---------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 799.090 ; gain = 518.301
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 17 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:16 ; elapsed = 00:00:20 . Memory (MB): peak = 799.090 ; gain = 186.918
Synthesis Optimization Complete : Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 799.090 ; gain = 518.301
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 11 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 1 inverter(s) to 1 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
44 Infos, 35 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 801.371 ; gain = 533.301
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.runs/design_1_mult_sum_0_0_synth_1/design_1_mult_sum_0_0.dcp' has been generated.
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.runs/design_1_mult_sum_0_0_synth_1/design_1_mult_sum_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_mult_sum_0_0_utilization_synth.rpt -pb design_1_mult_sum_0_0_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.037 . Memory (MB): peak = 801.371 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Tue Oct  9 21:51:30 2018...
