<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<EDKSYSTEM EDWVERSION="1.2" TIMESTAMP="Wed Dec  9 13:51:21 2020" VIVADOVERSION="2019.2.1">

  <SYSTEMINFO ARCH="zynq" BOARD="digilentinc.com:zedboard:part0:1.0" DEVICE="7z020" NAME="design_1" PACKAGE="clg484" SPEEDGRADE="-1"/>

  <EXTERNALPORTS>
    <PORT DIR="I" NAME="GND" SIGIS="undef" SIGNAME="External_Ports_GND">
      <CONNECTIONS>
        <CONNECTION INSTANCE="T74LS373_0" PORT="oe"/>
      </CONNECTIONS>
    </PORT>
  </EXTERNALPORTS>

  <EXTERNALINTERFACES/>

  <MODULES>
    <MODULE COREREVISION="1" FULLNAME="/PIC16F873_0" HWVERSION="1.0" INSTANCE="PIC16F873_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="PIC16F873" VLNV="xilinx.com:module_ref:PIC16F873:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="design_1_PIC16F873_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="O" LEFT="5" NAME="porta" RIGHT="0" SIGIS="undef" SIGNAME="PIC16F873_0_porta">
          <CONNECTIONS>
            <CONNECTION INSTANCE="splitter_0" PORT="porta"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="portb" RIGHT="0" SIGIS="undef" SIGNAME="PIC16F873_0_portb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="m62256_0" PORT="datw"/>
            <CONNECTION INSTANCE="m62256_1" PORT="datw"/>
            <CONNECTION INSTANCE="T74LS373_0" PORT="dat"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="portbw" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="7" NAME="portc" RIGHT="0" SIGIS="undef" SIGNAME="PIC16F873_0_portc">
          <CONNECTIONS>
            <CONNECTION INSTANCE="addr_cat_0" PORT="portc"/>
            <CONNECTION INSTANCE="splitter_0" PORT="portc"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/T74LS373_0" HWVERSION="1.0" INSTANCE="T74LS373_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="T74LS373" VLNV="xilinx.com:module_ref:T74LS373:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="design_1_T74LS373_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="O" LEFT="7" NAME="data_out" RIGHT="0" SIGIS="undef" SIGNAME="T74LS373_0_data_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="addr_cat_0" PORT="portb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="dat" RIGHT="0" SIGIS="undef" SIGNAME="PIC16F873_0_portb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PIC16F873_0" PORT="portb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="oe" SIGIS="undef" SIGNAME="External_Ports_GND">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="GND"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="le" SIGIS="undef" SIGNAME="splitter_0_le">
          <CONNECTIONS>
            <CONNECTION INSTANCE="splitter_0" PORT="le"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/addr_cat_0" HWVERSION="1.0" INSTANCE="addr_cat_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="addr_cat" VLNV="xilinx.com:module_ref:addr_cat:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="design_1_addr_cat_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="7" NAME="portb" RIGHT="0" SIGIS="undef" SIGNAME="T74LS373_0_data_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="T74LS373_0" PORT="data_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="portc" RIGHT="0" SIGIS="undef" SIGNAME="PIC16F873_0_portc">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PIC16F873_0" PORT="portc"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="14" NAME="addr" RIGHT="0" SIGIS="undef" SIGNAME="addr_cat_0_addr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="m62256_0" PORT="adr"/>
            <CONNECTION INSTANCE="m62256_1" PORT="adr"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/m62256_0" HWVERSION="1.0" INSTANCE="m62256_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="m62256" VLNV="xilinx.com:module_ref:m62256:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="design_1_m62256_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="O" LEFT="7" NAME="dat" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="7" NAME="datw" RIGHT="0" SIGIS="undef" SIGNAME="PIC16F873_0_portb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PIC16F873_0" PORT="portb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="14" NAME="adr" RIGHT="0" SIGIS="undef" SIGNAME="addr_cat_0_addr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="addr_cat_0" PORT="addr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ce" SIGIS="undef" SIGNAME="splitter_0_notOE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="splitter_0" PORT="notOE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="oe" SIGIS="undef" SIGNAME="splitter_0_notOE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="splitter_0" PORT="notOE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="we" SIGIS="undef" SIGNAME="splitter_0_we">
          <CONNECTIONS>
            <CONNECTION INSTANCE="splitter_0" PORT="we"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/m62256_1" HWVERSION="1.0" INSTANCE="m62256_1" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="m62256" VLNV="xilinx.com:module_ref:m62256:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="design_1_m62256_1_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="O" LEFT="7" NAME="dat" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="7" NAME="datw" RIGHT="0" SIGIS="undef" SIGNAME="PIC16F873_0_portb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PIC16F873_0" PORT="portb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="14" NAME="adr" RIGHT="0" SIGIS="undef" SIGNAME="addr_cat_0_addr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="addr_cat_0" PORT="addr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ce" SIGIS="undef" SIGNAME="splitter_0_OE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="splitter_0" PORT="OE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="oe" SIGIS="undef" SIGNAME="splitter_0_OE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="splitter_0" PORT="OE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="we" SIGIS="undef" SIGNAME="splitter_0_we">
          <CONNECTIONS>
            <CONNECTION INSTANCE="splitter_0" PORT="we"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/splitter_0" HWVERSION="1.0" INSTANCE="splitter_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="splitter" VLNV="xilinx.com:module_ref:splitter:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="design_1_splitter_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="5" NAME="porta" RIGHT="0" SIGIS="undef" SIGNAME="PIC16F873_0_porta">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PIC16F873_0" PORT="porta"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="portc" RIGHT="0" SIGIS="undef" SIGNAME="PIC16F873_0_portc">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PIC16F873_0" PORT="portc"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="le" SIGIS="undef" SIGNAME="splitter_0_le">
          <CONNECTIONS>
            <CONNECTION INSTANCE="T74LS373_0" PORT="le"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="we" SIGIS="undef" SIGNAME="splitter_0_we">
          <CONNECTIONS>
            <CONNECTION INSTANCE="m62256_0" PORT="we"/>
            <CONNECTION INSTANCE="m62256_1" PORT="we"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="OE" SIGIS="undef" SIGNAME="splitter_0_OE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="m62256_1" PORT="ce"/>
            <CONNECTION INSTANCE="m62256_1" PORT="oe"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="notOE" SIGIS="undef" SIGNAME="splitter_0_notOE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="m62256_0" PORT="ce"/>
            <CONNECTION INSTANCE="m62256_0" PORT="oe"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
  </MODULES>

</EDKSYSTEM>
