[{'role': 'system', 'content': 'You are a technical specialist with expertise in electronics. Your task is to analyze datasheets for electronic components and provide a concise summary of the product’s key characteristics and specifications. In addition, you need to gather textual information about the component, including its description and typical applications.Instructions:    Identify the correct component in the datasheet using the provided product code.    Summarize key parameters, including:        Voltage ratings        Current ratings        Power consumption        Operating temperature range        Package type        Special features or notes (if applicable)        Moisture Sensetive Level JEDEC J-STD-020E    Provide a short description of the component, including what it is (e.g., transistor, microcontroller, sensor) and its primary function.    Explain typical applications for the component (e.g., power management, signal processing, data storage, etc.).    Be thorough and accurate: Ensure the information corresponds specifically to the product code, as some datasheets cover multiple variants.Your goal is to create a clear and accurate technical summary that includes both key specifications and a description of what the component is used for.'}, {'role': 'user', 'content': 'Give me information about the component of INA826AIDGKR production of TEXAS INSTRUMENTS from the text:A1\nA2A37\n50 k /c87 50 k /c8750 k /c87 50 k /c878\n54321/c45IN\n+INRGV+\nV/c45DeviceG = 1 +49.4 k /c87\nRG\n6RFI Filter\n24.7 k /c87\n24.7 k /c87\nRFI FilterLoadV = G (V /c180 V )/c45O IN+ IN /c450.1 F/c109\n0.1 F/c109+\n/c45VO\nREFR(1)\nS\nR(1)\nS\nProduct\nFolder\nOrder\nNow\nTechnical\nDocuments\nTools &\nSoftware\nSupport &\nCommunity\nReference\nDesign\nAnIMPORTANT NOTICE attheend ofthisdata sheet addresses availability, warranty, changes, useinsafety-critical applications,\nintellectual property matters andother important disclaimers. PRODUCTION DATA.INA826\nSBOS562G –AUGUST 2011 –REVISED JUNE 2020\nINA826 Precision, 200-µASupply Current, 3-Vto36-VSupply\nInstrumentation Amplifier WithRail-to-Rail Output\n11Features\n1•Input common-mode range: Includes V–\n•Common-mode rejection:\n–104dB,min(G=10)\n–100dB,minat5kHz(G=10)\n•Power-supply rejection: 100dB,min(G=1)\n•Low offset voltage: 150µV,max\n•Gain drift: 1ppm/ °C(G=1),35ppm/ °C(G>1)\n•Noise: 18nV/√Hz,G≥100\n•Bandwidth: 1MHz (G=1),60kHz(G=100)\n•Inputs protected upto±40V\n•Rail-to-rail output\n•Supply current: 200µA\n•Supply range:\n–Single supply: 3Vto36V\n–Dual supply: ±1.5Vto±18V\n•Specified temperature range:\n–40°Cto+125 °C\n•Packages: 8-pin VSSOP, SOIC, andWSON\n2Applications\n•Analog input module\n•Flow transmitter\n•Battery test\n•LCD test\n•Electrocardiogram (ECG)\n•Surgical equipment\n•Process analytics (pH, gas, concentration, force\nandhumidity)\n•Circuit breaker (ACB, MCCB, VCB)3Description\nThe INA826 isacost-effective instrumentation\namplifier thatoffers extremely lowpower consumption\nand operates over avery wide single-supply ordual-\nsupply range. Asingle external resistor sets anygain\nfrom 1to1000. The device offers excellent stability\nover temperature, even atG>1,asaresult ofthe\nlowgain driftofonly 35ppm/ °C(maximum).\nThe INA826 isoptimized toprovide excellent\ncommon-mode rejection ratio ofover 100dB(G=10)\nover frequencies upto5kHz. AtG=1,thecommon-\nmode rejection ratio exceeds 84dBacross thefull\ninput common-mode range, from thenegative supply\nalltheway upto1Vofthepositive supply. Using a\nrail-to-rail output, theINA826 isagreat choice for\nlow-voltage operation from a3-V single supply, as\nwellasdual supplies upto±18V.\nAdditional circuitry protects the inputs against\novervoltage ofupto±40Vbeyond the power\nsupplies bylimiting theinput currents toless than\n8mA.\nThe INA826 isavailable in8-pin SOIC, VSSOP, and\ntiny3-mm ×3-mm WSON surface-mount packages.\nAllversions arespecified forthe–40°Cto+125 °C\ntemperature range.\nDevice Information(1)\nPART NUMBER PACKAGE BODY SIZE (NOM)\nINA826SOIC (8) 4.90 mm×3.91 mm\nWSON (8) 3.00 mm×3.00 mm\nVSSOP (8) 3.00 mm×3.00 mm\n(1)Forallavailable packages, seethepackage option addendum\nattheendofthedata sheet.\nGeneral-Purpose Instrumentation Amplifier\n(1) This resistor isoptional iftheinput voltage stays above [(V–)–2V]orifthesignal source current drive capability is\nlimited toless than 3.5mA; seetheInput Protection section formore details.\n2INA826\nSBOS562G –AUGUST 2011 –REVISED JUNE 2020 www.ti.com\nProduct Folder Links: INA826Submit Documentation Feedback Copyright ©2011 –2020, Texas Instruments IncorporatedTable ofContents\n1Features .................................................................. 1\n2Applications ........................................................... 1\n3Description ............................................................. 1\n4Revision History ..................................................... 2\n5Device Comparison Table ..................................... 4\n6PinConfiguration andFunctions ......................... 4\n7Specifications ......................................................... 5\n7.1 Absolute Maximum Ratings ...................................... 5\n7.2 ESD Ratings ............................................................ 5\n7.3 Recommended Operating Conditions ....................... 5\n7.4 Thermal Information .................................................. 5\n7.5 Electrical Characteristics ........................................... 6\n7.6 Typical Characteristics .............................................. 8\n8Detailed Description ............................................ 18\n8.1 Overview ................................................................. 18\n8.2 Functional Block Diagram ....................................... 18\n8.3 Feature Description ................................................. 198.4 Device Functional Modes ........................................ 25\n9Application andImplementation ........................ 26\n9.1 Application Information ............................................ 26\n9.2 Typical Application .................................................. 26\n9.3 System Examples ................................................... 28\n10Power Supply Recommendations ..................... 33\n11Layout ................................................................... 33\n11.1 Layout Guidelines ................................................. 33\n11.2 Layout Example .................................................... 34\n12Device andDocumentation Support ................. 35\n12.1 Documentation Support ........................................ 35\n12.2 Receiving Notification ofDocumentation Updates 35\n12.3 Support Resources ............................................... 35\n12.4 Trademarks ........................................................... 35\n12.5 Electrostatic Discharge Caution ............................ 35\n12.6 Glossary ................................................................ 35\n13Mechanical, Packaging, andOrderable\nInformation ........................................................... 35\n4Revision History\nNOTE: Page numbers forprevious revisions may differ from page numbers inthecurrent version.\nChanges from Revision F(July 2016) toRevision G Page\n•Changed Figure 58,INA826 Simplified Circuit Diagram ...................................................................................................... 19\n•Added lastbullet regarding new DRG package toLayout Guidelines section ..................................................................... 33\n•Changed Figure 73,INA826 Example Layout ...................................................................................................................... 34\nChanges from Revision E(April 2013) toRevision F Page\n•Added Device Information ,ESD Ratings ,Recommended Operating Conditions tables, andFeature Description ,\nDevice Functional Modes ,Application andImplementation ,Power Supply Recommendations ,Layout ,Device and\nDocumentation Support ,andMechanical, Packaging, andOrderable Information sections ................................................. 1\n•Added TIDesign .................................................................................................................................................................... 1\n•Changed 2.7-V to3-Vindocument title ................................................................................................................................ 1\n•Changed MSOP toVSSOP, SOtoSOIC, andDRG toWSON throughout document .......................................................... 1\n•Changed Supply Range Features bullet minimum voltage levels ......................................................................................... 1\n•Changed Packages Features bullet ...................................................................................................................................... 1\n•Changed page 1graphic ....................................................................................................................................................... 1\n•Changed Description section forminor rewording, renaming ofpackages ,andchanging single supply voltage value\nfrom 2.7Vto3V.................................................................................................................................................................... 1\n•Deleted DGK Package Package/Ordering Information table ................................................................................................. 4\n•Changed Temperature parameter symbols inAbsolute Maximum Ratings table ................................................................. 5\n•Changed Input, Differential impedance andCommon-mode impedance parameter symbols inElectrical\nCharacteristics table ............................................................................................................................................................... 6\n•Changed Input, VCMparameter testconditions inElectrical Characteristics table ................................................................ 6\n•Deleted Gain, Range ofgain parameter symbol from Electrical Characteristics table ......................................................... 7\n•Changed Power Supply, VSparameter minimum specifications, andmoved toRecommended Operating Conditions\ntable ....................................................................................................................................................................................... 7\n•Changed VSvoltage to3.0VandredVREFtrace to1.5VinFigure 9andFigure 10............................................................ 9\n3INA826\nwww.ti.com SBOS562G –AUGUST 2011 –REVISED JUNE 2020\nProduct Folder Links: INA826Submit Documentation Feedback Copyright ©2011 –2020, Texas Instruments Incorporated•Changed VSvoltage level to3.0VinFigure 29.................................................................................................................. 12\n•Changed blue VStrace value to3.0VinFigure 36............................................................................................................. 13\n•Changed 2.7Vto3Vand1.35 Vto1.5VinOperating Voltage section ........................................................................... 24\n•Changed TINA-TI simulation circuit links inUsing TINA-TI SPICE-Based Analog Simulation Program with the\nINA826 section ..................................................................................................................................................................... 29\nChanges from Revision D(March 2013) toRevision E Page\n•Deleted package marking column from Package/Ordering Information table ....................................................................... 4\nChanges from Revision C(March 2012) toRevision D Page\n•Changed Input voltage range parameter specification value inAbsolute Maximum Ratings table ....................................... 5\nChanges from Revision B(December 2011) toRevision C Page\n•Changed product status from Mixed Status toProduction Data ............................................................................................ 1\n•Deleted gray shading andfootnote 2from Package/Ordering Information table .................................................................. 4\n•Changed DFN-8 package toproduction data ........................................................................................................................ 4\nChanges from Revision A(September 2011) toRevision B Page\n•Deleted gray from SO-8 rowinPackage/Ordering Information ............................................................................................. 4\n/c45IN\nRG\nRG\n+IN+VS\nVOUT\nREF\n/c45VS1\n2\n3\n48\n7\n6\n5Exposed\nThermal\nDie□Pad\non\nUnderside\nRG\nRG\n+IN+VS\nVOUT\nREF1\n2\n3\n48\n7\n6\n5/c45IN\n/c45VS\n4INA826\nSBOS562G –AUGUST 2011 –REVISED JUNE 2020 www.ti.com\nProduct Folder Links: INA826Submit Documentation Feedback Copyright ©2011 –2020, Texas Instruments Incorporated5Device Comparison Table\nDEVICE DESCRIPTION\nINA333 25-µVVOS,0.1µV/°CVOSdrift, 1.8-V to5-V, RRO, 50-µAIQ,chopper-stabilized INA\nPGA280 20-mV to±10-V programmable gain IAwith 3-Vor5-Vdifferential output; analog supply upto±18V\nINA159 G=0.2Vdifferential amplifier for±10-V to3-Vand5-Vconversion\nPGA112 Precision programmable gain opamp with SPI\n6PinConfiguration andFunctions\nDGK andDPackage\n8-Pin SOIC, VSSOP\nTopViewDRG Package\n8-Pin WSON\nTopView\nPinFunctions\nPIN\nI/O DESCRIPTION\nNAMENO.\nSOIC,\nVSSOPWSON\n–IN 1 1 I Negative (inverting) input\n+IN 4 4 I Positive (noninverting) input\nREF 6 6 I Reference input. This pinmust bedriven bylowimpedance.\nRG2 2\n— Gain setting pin.Place again resistor between pin2andpin3.\n3 3\nVOUT 7 7 O Output\n–VS 5 5 — Negative supply\n+VS 8 8 — Positive supply\nThermal\npad— — —Exposed thermal diepadisinternally connected to–VS.Connect externally to–VS\norleave floating.\n5INA826\nwww.ti.com SBOS562G –AUGUST 2011 –REVISED JUNE 2020\nProduct Folder Links: INA826Submit Documentation Feedback Copyright ©2011 –2020, Texas Instruments Incorporated(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage tothedevice. These arestress ratings\nonly, which donotimply functional operation ofthedevice atthese oranyother conditions beyond those indicated under Recommended\nOperating Conditions .Exposure toabsolute-maximum-rated conditions forextended periods may affect device reliability.\n(2) Short-circuit toVS/2.7Specifications\n7.1 Absolute Maximum Ratings\nover operating free-air temperature range (unless otherwise noted)(1)\nMIN MAX UNIT\nSupply voltage –20 20 V\nSignal input pinsVoltage (–VS)–40 (+V S)+40\nV\nREF pin –20 +20\nOutput short-circuit(2)Continuous\nTemperatureOperating, TA –50 150\n°C Junction, TJ 175\nStorage, Tstg –65 150\n(1) JEDEC document JEP155 states that500-V HBM allows safe manufacturing with astandard ESD control process.\n(2) JEDEC document JEP157 states that250-V CDM allows safe manufacturing with astandard ESD control process.7.2 ESD Ratings\nVALUE UNIT\nV(ESD) Electrostatic dischargeHuman-body model (HBM), perANSI/ESDA/JEDEC JS-001(1)±2500\nV Charged-device model (CDM), perJEDEC specification JESD22-C101(2)±1500\nMachine model (MM) ±150\n7.3 Recommended Operating Conditions\nover operating free-air temperature range (unless otherwise noted)\nMIN NOM MAX UNIT\nSupply voltageSingle-supply 3 36\nV\nDual-supply ±1.5 ±18\nSpecified temperature, TA –40 125 °C\n(1) Formore information about traditional andnew thermal metrics, seetheSemiconductor andICPackage Thermal Metrics application\nreport.7.4 Thermal Information\nTHERMAL METRIC(1)INA826\nUNIT D(SOIC) DGK (VSSOP) DRG (WSON)\n8PINS 8PINS 8PINS\nRθJA Junction-to-ambient thermal resistance 141.4 215.4 50.9 °C/W\nRθJC(top) Junction-to-case (top) thermal resistance 75.4 66.3 60.0 °C/W\nRθJB Junction-to-board thermal resistance 59.6 97.8 25.4 °C/W\nψJT Junction-to-top characterization parameter 27.4 10.5 1.2 °C/W\nψJB Junction-to-board characterization parameter 59.1 96.1 25.5 °C/W\nRθJC(bot) Junction-to-case (bottom) thermal resistance N/A N/A 7.2 °C/W\n(e ) +NI2eNO\nG2\n6INA826\nSBOS562G –AUGUST 2011 –REVISED JUNE 2020 www.ti.com\nProduct Folder Links: INA826Submit Documentation Feedback Copyright ©2011 –2020, Texas Instruments Incorporated(1) Total offset, referred-to-input (RTI): VOS=(VOSI)+(VOSO/G).\n(2) Input voltage range oftheINA826 input stage. Theinput range depends onthecommon-mode voltage, differential voltage, gain, and\nreference voltage. See Typical Characteristic curves Figure 9through Figure 16andFigure 41through Figure 44formore information.\n(3)\nTotal RTIvoltage noise = .7.5 Electrical Characteristics\natTA=25°C,VS=±15V,RL=10kΩ,VREF=0V,andG=1(unless otherwise noted)\nPARAMETER TEST CONDITIONS MIN TYP MAX UNIT\nINPUT\nVOSI Input stage offset voltage(1)RTI 40 150 µV\nvstemperature, TA=–40°Cto+125 °C 0.4 2 µV/°C\nVOSOOutput stage offset\nvoltage(1)RTI 200 700 µV\nvstemperature, TA=–40°Cto+125 °C 2 10 µV/°C\nPSRR Powersupply rejection ratioG=1,RTI 100 124\ndBG=10,RTI 115 130\nG=100, RTI 120 140\nG=1000, RTI 120 140\nzid Differential impedance 20||1 GΩ||pF\nzic Common-mode impedance 10||5 GΩ||pF\nRFIfilter, –3-dB frequency 20 MHz\nVCM Operating input range(2)V– (V+) –1\nVVS=±1.5Vto±18V\nTA=–40°Cto+125 °CSee Figure 41toFigure 44\nInput overvoltage range TA=–40°Cto+125 °C ±40 V\nCMRRCommon-mode rejection\nratioAtdcto\n60Hz,RTIG=1,VCM=(V–)to(V+) –1V 84 95\ndBG=10,VCM=(V–)to(V+) –1V 104 115\nG=100, VCM=(V–)to(V+) –1V 120 130\nG=1000, VCM=(V–)to(V+) –1V 120 130\nG=1,VCM=(V–)to(V+) –1V,\nTA=–40°Cto+125 °C80\nAt5kHz,\nRTIG=1,VCM=(V–)to(V+) –1V 84\nG=10,VCM=(V–)to(V+) –1V 100\nG=100, VCM=(V–)to(V+) –1V 105\nG=1000, VCM=(V–)to(V+) –1V 105\nBIAS CURRENT\nIB Input bias currentVCM=VS/2 35 65\nnA\nTA=–40°Cto+125 °C 95\nIOS Input offset currentVCM=VS/2 0.7 5\nnA\nTA=–40°Cto+125 °C 10\nNOISE VOLTAGE\neNI Input stage voltage noise(3)f=1kHz, G=100, RS=0Ω 18 20 nV/√Hz\nfB=0.1Hzto10Hz,G=100, RS=0Ω 0.52 µVPP\neNO Output stage voltage noise(3)f=1kHz, G=1,RS=0Ω 110 115 nV/√Hz\nfB=0.1Hzto10Hz,G=1,RS=0Ω 3.3 µVPP\nIn Noise currentf=1kHz 100 fA/√Hz\nfB=0.1Hzto10Hz 5 pAPP\n1□+49.4□k /c87\nRG\n7INA826\nwww.ti.com SBOS562G –AUGUST 2011 –REVISED JUNE 2020\nProduct Folder Links: INA826Submit Documentation Feedback Copyright ©2011 –2020, Texas Instruments IncorporatedElectrical Characteristics (continued)\natTA=25°C,VS=±15V,RL=10kΩ,VREF=0V,andG=1(unless otherwise noted)\nPARAMETER TEST CONDITIONS MIN TYP MAX UNIT\n(4) Thevalues specified forG>1donotinclude theeffects oftheexternal gain-setting resistor, RG.GAIN\nG Gain equation V/V\nRange ofgain 1 1000 V/V\nGE Gain errorG=1,VO=±10V ±0.003% ±0.015%\nG=10,VO=±10V ±0.03% ±0.15%\nG=100, VO=±10V ±0.04% ±0.15%\nG=1000, VO=±10V ±0.04% ±0.15%\nGain vstemperature(4)G=1,TA=–40°Cto+125 °C ±0.1 ±1\nppm/ °C\nG>1,TA=–40°Cto+125 °C ±10 ±35\nGain nonlinearityG=1to100, VO=–10Vto+10V 1 5\nppm\nG=1000, VO=–10Vto+10V 5 20\nOUTPUT\nVoltage swing RL=10kΩ (V–)+0.1 (V+) –0.15 V\nLoad capacitance stability 1000 pF\nZO Open-loop output impedance See Figure 56\nISC Short-circuit current Continuous toVS/2 ±16 mA\nFREQUENCY RESPONSE\nBW Bandwidth, –3dBG=1 1 MHz\nG=10 500\nkHz G=100 60\nG=1000 6\nSR Slew rateG=1,VO=±14.5 V 1\nV/µs\nG=100, VO=±14.5 V 1\ntS Settling time0.01%G=1,VSTEP =10V 12\nµsG=10,VSTEP =10V 12\nG=100, VSTEP =10V 24\nG=1000, VSTEP =10V 224\n0.001%G=1,VSTEP =10V 14\nG=10,VSTEP =10V 14\nG=100, VSTEP =10V 31\nG=1000, VSTEP =10V 278\nREFERENCE INPUT\nRIN Input impedance 100 kΩ\nVoltage range (V–) (V+) V\nGain tooutput 1 V/V\nReference gain error 0.01%\nPOWER SUPPLY\nIQ Quiescent currentVIN=0V 200 250\nµA\nvstemperature, TA=–40°Cto+125 °C 250 300\n−5\n−4.5−4\n−3.5−3\n−2.5−2\n−1.5−1\n−0.50\n0.51\n1.52\n2.53\n3.54\n4.55−5\n−4.5−4\n−3.5−3\n−2.5−2\n−1.5−1\n−0.50\n0.51\n1.52\n2.53\n3.54\n4.55050010001500200025003000\nInput Offset Current (nA)Count\nG028\n17\n19\n21\n23\n25\n27\n29\n31\n33\n35\n37\n39\n41\n43\n45\n47\n49\n51\n53\n5517\n19\n21\n23\n25\n27\n29\n31\n33\n35\n37\n39\n41\n43\n45\n47\n49\n51\n53\n550500100015002000\nInput Bias Current (nA)Count\nG027\n−1000−900\n−800\n−700\n−600\n−500\n−400\n−300\n−200\n−1000\n100\n200\n300\n400\n500\n600\n700\n800\n9001000−1000−900\n−800\n−700\n−600\n−500\n−400\n−300\n−200\n−1000\n100\n200\n300\n400\n500\n600\n700\n800\n900100002004006008001000120014001600\nOutput Offset Voltage (µV)Count\nG025\n−10−9\n−8\n−7\n−6\n−5\n−4\n−3\n−2\n−10\n1\n2\n3\n4\n5\n6\n7\n8\n910−10−9\n−8\n−7\n−6\n−5\n−4\n−3\n−2\n−10\n1\n2\n3\n4\n5\n6\n7\n8\n9100510152025\nOutput Offset Voltage Drift (mV/°C)Count\nG030\n−200\n−180\n−160\n−140\n−120\n−100−80\n−60\n−40\n−20020\n40\n60\n80100\n120\n140\n160\n180\n200−200\n−180\n−160\n−140\n−120\n−100−80\n−60\n−40\n−20020\n40\n60\n80100\n120\n140\n160\n180\n20002004006008001000120014001600\nInput Offset Voltage (µV)Count\nG026\n−2\n−1.8\n−1.6\n−1.4\n−1.2−1\n−0.8\n−0.6\n−0.4\n−0.20\n0.2\n0.4\n0.6\n0.81\n1.2\n1.4\n1.6\n1.82−2\n−1.8\n−1.6\n−1.4\n−1.2−1\n−0.8\n−0.6\n−0.4\n−0.20\n0.2\n0.4\n0.6\n0.81\n1.2\n1.4\n1.6\n1.820510152025\nInput Offset Voltage Drift (µV/°C)Count\nG029\n8INA826\nSBOS562G –AUGUST 2011 –REVISED JUNE 2020 www.ti.com\nProduct Folder Links: INA826Submit Documentation Feedback Copyright ©2011 –2020, Texas Instruments Incorporated7.6 Typical Characteristics\natTA=25°C,VS=±15V,RL=10kΩ,VREF=0V,andG=1(unless otherwise noted)\nFigure 1.Typical Distribution ofInput Offset Voltage Figure 2.Typical Distribution ofInput Offset Voltage Drift\nFigure 3.Typical Distribution ofOutput Offset Voltage Figure 4.Typical Distribution ofOutput Offset Voltage Drift\nFigure 5.Typical Distribution ofInput Bias Current Figure 6.Typical Distribution ofInput Offset Current\n−1−0.500.511.522.533.544.55\n0 0.5 1 1.5 2 2.5 3 3.5 4 4.5 5\nOutput Voltage (V)Common−Mode Voltage (V)VREF= 0 V\nVREF= 2.5 V\nG034\n−1−0.500.511.522.533.544.55\n0 0.5 1 1.5 2 2.5 3 3.5 4 4.5 5\nOutput Voltage (V)Common−Mode Voltage (V)VREF= 0 V\nVREF= 2.5 V\nG037\n−1\n−0.9−0.8−0.7−0.6−0.5−0.4−0.3−0.2−0.1\n0\n0.10.20.30.40.50.60.70.80.9\n1−1\n−0.9−0.8−0.7−0.6−0.5−0.4−0.3−0.2−0.1\n0\n0.10.20.30.40.50.60.70.80.9\n1040008000120001600020000240002800032000\nGain Error Drift (ppm/°C)CountWafer Probe Data\nG052 \n−20−19−18−17−16−15−14−13−12−11−10\n−9−8−7−6−5−4−3−2−1\n0−20−19−18−17−16−15−14−13−12−11−10\n−9−8−7−6−5−4−3−2−1\n00200040006000800010000120001400016000\nGain Error Drift (ppm/°C)CountWafer Probe Data\nG051 \n9INA826\nwww.ti.com SBOS562G –AUGUST 2011 –REVISED JUNE 2020\nProduct Folder Links: INA826Submit Documentation Feedback Copyright ©2011 –2020, Texas Instruments IncorporatedTypical Characteristics (continued)\natTA=25°C,VS=±15V,RL=10kΩ,VREF=0V,andG=1(unless otherwise noted)\nG=1\nFigure 7.Typical Gain Error Drift DistributionG>1\nFigure 8.Typical Gain Error Drift Distribution\nSingle supply\nFigure 9.Input Common-Mode Voltage vsOutput VoltageSingle supply\nFigure 10.Input Common-Mode Voltage vsOutput Voltage\nSingle supply\nFigure 11.Input Common-Mode Voltage vsOutput VoltageSingle supply\nFigure 12.Input Common-Mode Voltage vsOutput Voltage\n−40−35−30−25−20−15−10 −5 0 5 10 15 20 25 30 35 40−12m−9m−6m−3m03m6m9m12m\n−16−12−8−40481216\nInput Voltage (V)Input Current (A)Output Voltage (V)\nIIN\nVOUT\nG065\n−40−35−30−25−20−15−10 −5 0 5 10 15 20 25 30 35 40−8m−6m−4m−2m02m4m6m8m\n−16−12−8−40481216\nInput Voltage (V)Input Current (A)Output Voltage (V)\nIIN\nVOUT\nG064\n−16−14−12−10−8−6−4−20246810121416\n−16−14−12−10 −8 −6 −4 −2 0 2 4 6 8 10 12 14 16\nOutput Voltage (V)Common−Mode Voltage (V)VS= ±15 V\nVS= ±12 V\nG040\n−16−14−12−10−8−6−4−20246810121416\n−16−14−12−10 −8 −6 −4 −2 0 2 4 6 8 10 12 14 16\nOutput Voltage (V)Common−Mode Voltage (V)VS= ±15 V\nVS= ±12 V\nG040\n−4−3−2−10123\n−4 −3 −2 −1 0 1 2 3 4\nOutput Voltage (V)Common−Mode Voltage (V)G = 1\nG = 100\nG039\n−6−5−4−3−2−1012345\n−6 −5 −4 −3 −2 −1 0 1 2 3 4 5 6\nOutput Voltage (V)Common−Mode Voltage (V)G = 1\nG = 100\nG038\n10INA826\nSBOS562G –AUGUST 2011 –REVISED JUNE 2020 www.ti.com\nProduct Folder Links: INA826Submit Documentation Feedback Copyright ©2011 –2020, Texas Instruments IncorporatedTypical Characteristics (continued)\natTA=25°C,VS=±15V,RL=10kΩ,VREF=0V,andG=1(unless otherwise noted)\nDual supply\nFigure 13.Input Common-Mode Voltage vsOutput VoltageDual supply\nFigure 14.Input Common-Mode Voltage vsOutput Voltage\nDual supply\nFigure 15.Input Common-Mode Voltage vsOutput VoltageDual supply\nFigure 16.Input Common-Mode Voltage vsOutput Voltage\nG=1\nFigure 17.Input Overvoltage vsInput CurrentG=1\nFigure 18.Input Overvoltage vsInput Current\nWith 10-kΩResistance\n−30−20−10010203040506070\n10 100 1k 10k 100k 1M 10M\nFrequency (Hz)Gain (dB)G = 1\nG = 10\nG = 100\nG = 1000\nG005 \n101001k\n1 10 100 1k 10k 100k\nFrequency (Hz)Voltage Noise (nV/ Hz)G = 1\nG = 10\nG = 100\nG = 1000\nG019 \n020406080100120140160\n10 100 1k 10k 100k\nFrequency (Hz)Positive Power−Supply\nRejection Ratio (dB) G = 1\nG = 10\nG = 100\nG = 1000\nG003 \n020406080100120140160\n10 100 1k 10k 100k\nFrequency (Hz)Negative Power−Supply\nRejection Ratio (dB) G = 1\nG = 10\nG = 100\nG = 1000\nG004 \n020406080100120140160\n10 100 1k 10k 100k\nFrequency (Hz)Common−Mode Rejection Ratio (dB)G = 1\nG = 10\nG = 100\nG = 1000\nG001 \n020406080100120140\n10 100 1k 10k 100k\nFrequency (Hz)Common−Mode Rejection Ratio (dB)G = 1\nG = 10\nG = 100\nG = 1000\nG002 \n11INA826\nwww.ti.com SBOS562G –AUGUST 2011 –REVISED JUNE 2020\nProduct Folder Links: INA826Submit Documentation Feedback Copyright ©2011 –2020, Texas Instruments IncorporatedTypical Characteristics (continued)\natTA=25°C,VS=±15V,RL=10kΩ,VREF=0V,andG=1(unless otherwise noted)\nFigure 19.CMRR vsFrequency (RTI) Figure 20.CMRR vsFrequency\n(RTI, 1-kΩSource Imbalance)\nFigure 21.Positive PSRR vsFrequency (RTI) Figure 22.Negative PSRR vsFrequency (RTI)\nFigure 23.Gain vsFrequency Figure 24.Voltage Noise Spectral Density\nvsFrequency (RTI)\n−80−70−60−50−40−30−20−100\n−1 −0.5 0 0.5 1 1.5 2 2.5 3\nCommon Mode Voltage (V)Input Bias Current (nA)−40°C\n+25°C\n+125°C\nG056 \n−80−70−60−50−40−30−20−100\n−16 −12 −8 −4 0 4 8 12 16\nCommon Mode Voltage (V)Input Bias Current (nA)−40°C\n+25°C\n+125°C\nG055 \n−400−300−200−1000100200300400\n0 1 2 3 4 5 6 7 8 9 10\nTime (s/div)Noise (nV/div)\nG006 \n−15−10−5051015\n0 1 2 3 4 5 6 7 8 9 10\nTime (s/div)Noise (pA/div)\nG008 \n101001k\n1 10 100 1k 10k\nFrequency (Hz)Current Noise (fA/ Hz)\nG020 \n−3−2−10123\n0 1 2 3 4 5 6 7 8 9 10\nTime (s/div)Noise (µV/div)\nG007 \n12INA826\nSBOS562G –AUGUST 2011 –REVISED JUNE 2020 www.ti.com\nProduct Folder Links: INA826Submit Documentation Feedback Copyright ©2011 –2020, Texas Instruments IncorporatedTypical Characteristics (continued)\natTA=25°C,VS=±15V,RL=10kΩ,VREF=0V,andG=1(unless otherwise noted)\nFigure 25.Current Noise Spectral Density vsFrequency\n(RTI)G=1\nFigure 26.0.1-Hz to10-Hz RTIVoltage Noise\nG=1000\nFigure 27.0.1-Hz to10-Hz RTIVoltage Noise Figure 28.0.1-Hz to10-Hz RTICurrent Noise\nVS=3.0V\nFigure 29.Input Bias Current vsCommon-Mode Voltage Figure 30.Input Bias Current vsCommon-Mode Voltage\n−10−8−6−4−20246810\n−50 −25 0 25 50 75 100 125 150\nTemperature (°C)CMRR (µV/V)\nRepresentative Data\nNormalized at +25°C\nG032 \n−60−50−40−30−20−10010203040\n−50 −25 0 25 50 75 100 125 150\nTemperature (°C)Gain  Error (ppm)\nRepresentative Data\nNormalized at +25°C\nG031 \n−2000−1500−1000−5000500100015002000\n−50 −25 0 25 50 75 100 125 150\nTemperature (°C)Gain  Error (ppm)\nRepresentative Data\nNormalized at +25°C\nG054 \n0102030405060708090100\n−50 −25 0 25 50 75 100 125 150\nTemperature (°C)Input Bias Current − I B (nA)Representative Data\nG033 \n−10−8−6−4−20246810\n−50 −25 0 25 50 75 100 125 150\nTemperature (°C)Input Offset Current − I OS (nA)Max Data\nMin Data\nUnit 1\nUnit 2\nUnit 3\nG053 \n13INA826\nwww.ti.com SBOS562G –AUGUST 2011 –REVISED JUNE 2020\nProduct Folder Links: INA826Submit Documentation Feedback Copyright ©2011 –2020, Texas Instruments IncorporatedTypical Characteristics (continued)\natTA=25°C,VS=±15V,RL=10kΩ,VREF=0V,andG=1(unless otherwise noted)\nFigure 31.Input Bias Current vsTemperature Figure 32.Input Offset Current vsTemperature\nG=1\nFigure 33.Gain Error vsTemperatureG>1\nFigure 34.Gain Error vsTemperature\nG=1\nFigure 35.CMRR vsTemperatureFigure 36.Supply Current vsTemperature\n−100−50050100150200250300350400\n−15.5 −15.3 −15.1 −14.9 −14.7 −14.5\nCommon Mode Voltage (V)Offset Voltage (µV)−50°C\n−40°C\n+25°C\n+85°C\n+125°C\n+150°CVS = ±15 V\nG057 \n−400−350−300−250−200−150−100−50050100\n13.8 13.9 14 14.1 14.2 14.3 14.4\nCommon Mode Voltage (V)Offset Voltage (µV)−50°C\n−40°C\n+25°C\n+85°C\n+125°C\n+150°CVS = ±15 V\nG058 \n−20−19−18−17−16−15−14−13−12−11−10\n−10 −8 −6 −4 −2 0 2 4 6 8 10\nOutput Voltage (V)Nonlinearity (ppm)\nG023 \n−20−18−16−14−12−10−8−6−4−20\n−10 −8 −6 −4 −2 0 2 4 6 8 10\nOutput Voltage (V)Nonlinearity (ppm)\nG024 \n01234\n−10 −8 −6 −4 −2 0 2 4 6 8 10\nOutput Voltage (V)Nonlinearity (ppm)\nG021 \n01234\n−10 −8 −6 −4 −2 0 2 4 6 8 10\nOutput Voltage (V)Nonlinearity (ppm)\nG022 \n14INA826\nSBOS562G –AUGUST 2011 –REVISED JUNE 2020 www.ti.com\nProduct Folder Links: INA826Submit Documentation Feedback Copyright ©2011 –2020, Texas Instruments IncorporatedTypical Characteristics (continued)\natTA=25°C,VS=±15V,RL=10kΩ,VREF=0V,andG=1(unless otherwise noted)\nG=1\nFigure 37.Gain NonlinearityG=10\nFigure 38.Gain Nonlinearity\nG=100\nFigure 39.Gain NonlinearityG=1000\nFigure 40.Gain Nonlinearity\nFigure 41.Offset Voltage vsNegative Common-Mode\nVoltageFigure 42.Offset Voltage vsPositive Common-Mode\nVoltage\n1414.214.414.614.815\n0 2 4 6 8 10 12 14 16\nOutput Current (mA)Output Voltage (V)−50°C\n−40°C\n+25°C\n+85°C\n+125°C\n+150°C\nG045 \n−15−14.8−14.6−14.4−14.2−14\n0 2 4 6 8 10 12 14 16\nOutput Current (mA)Output Voltage (V)−50°C\n−40°C\n+25°C\n+85°C\n+125°C\n+150°C\nG046 \n15INA826\nwww.ti.com SBOS562G –AUGUST 2011 –REVISED JUNE 2020\nProduct Folder Links: INA826Submit Documentation Feedback Copyright ©2011 –2020, Texas Instruments IncorporatedTypical Characteristics (continued)\natTA=25°C,VS=±15V,RL=10kΩ,VREF=0V,andG=1(unless otherwise noted)\nFigure 43.Offset Voltage vsNegative Common-Mode\nVoltageFigure 44.Offset Voltage vsPositive Common-Mode\nVoltage\nFigure 45.Positive Output Voltage Swing vsOutput Current Figure 46.Negative Output Voltage Swing vsOutput Current\nFigure 47.Positive Output Voltage Swing vsOutput Current Figure 48.Negative Output Voltage Swing vsOutput Current\n−100−80−60−40−20020406080100\n0 5 10 15 20 25 30 35 40\ntime (us)Amplitude (mV)\nG010 \n−100−80−60−40−20020406080100\n0 20 40 60 80 100 120 140 160 180 200\ntime (us)Amplitude (mV)\nG011 \n−100−80−60−40−20020406080100\n0 8 16 24 32 40 480 pF\n100 pF\n220 pF\n500 pF\n1 nF\nTime (ps)Amplitude (mV)\nG013 \n−100−80−60−40−20020406080100\n0 5 10 15 20 25 30 35 40\ntime (us)Amplitude (mV)\nG009 \n036912151821242730\n1k 10k 100k 1M\nFrequency (Hz)Output Voltage (V)VS = ±15 V\nVS = +5 V\nG014 \n5913172125\n2 4 6 8 10 12 14 16 18 20\nStep Size (V)Settling Time (µs)0.01%\n0.001%\nG061 \n16INA826\nSBOS562G –AUGUST 2011 –REVISED JUNE 2020 www.ti.com\nProduct Folder Links: INA826Submit Documentation Feedback Copyright ©2011 –2020, Texas Instruments IncorporatedTypical Characteristics (continued)\natTA=25°C,VS=±15V,RL=10kΩ,VREF=0V,andG=1(unless otherwise noted)\nFigure 49.Large-Signal Frequency Response Figure 50.Settling Time vsStep Size\nG=1\nFigure 51.Small-Signal Response Over Capacitive LoadsG=1,RL=1kΩ,CL=100pF\nFigure 52.Small-Signal Response\nG=10,RL=10kΩ,CL=100pF\nFigure 53.Small-Signal ResponseG=100, RL=10kΩ,CL=100pF\nFigure 54.Small-Signal Response\n−15−10−5051015\n0 2 4 6 8 10 12 14 16\nWarm−up Time (s)Change in Input Offset Voltage (µV)\nG063 \n−100−80−60−40−20020406080100\n0 100 200 300 400 500 600 700 800 900 1000\ntime (us)Amplitude (mV)\nG012 \n1001k10k100k\n1 10 100 1k 10k 100k 1M 10M\nFrequency (Hz)ZO (Ω)\nG062 \n17INA826\nwww.ti.com SBOS562G –AUGUST 2011 –REVISED JUNE 2020\nProduct Folder Links: INA826Submit Documentation Feedback Copyright ©2011 –2020, Texas Instruments IncorporatedTypical Characteristics (continued)\natTA=25°C,VS=±15V,RL=10kΩ,VREF=0V,andG=1(unless otherwise noted)\nG=1000, RL=10kΩ,CL=100pF\nFigure 55.Small-Signal Response Figure 56.Open-Loop Output Impedance\nFigure 57.Change inInput Offset Voltage vsWarm-Up Time\nA1\nA2A37\n50 k /c87 50 k /c8750 k /c87 50 k /c878\n54321/c45IN\n+INRGV+\nV/c45DeviceG = 1 +49.4 k /c87\nRG\n6RFI Filter\n24.7 k /c87\n24.7 k /c87\nRFI FilterLoadV = G (V /c180 V )/c45O IN+ IN /c450.1 F/c109\n0.1 F/c109+\n/c45VO\nRGAlso drawn in simplified form:\nDevice\nREFVO/c45IN\n+INREFR(1)\nS\nR(1)\nS\nCopyright © 2016, Texas Instruments Incorporated\n18INA826\nSBOS562G –AUGUST 2011 –REVISED JUNE 2020 www.ti.com\nProduct Folder Links: INA826Submit Documentation Feedback Copyright ©2011 –2020, Texas Instruments Incorporated8Detailed Description\n8.1 Overview\nThe Functional Block Diagram section shows thebasic connections required foroperation oftheINA826. Good\nlayout practice mandates theuseofbypass capacitors placed asclose tothedevice pins aspossible.\nThe output oftheINA826 isreferred totheoutput reference (REF) terminal, which isnormally grounded. This\nconnection must below-impedance tomaintain good common-mode rejection. Although 5Ωorless ofstray\nresistance canbetolerated when maintaining specified CMRR, small stray resistances oftens ofohms inseries\nwith theREF pincancause noticeable degradation inCMRR.\n8.2 Functional Block Diagram\n(1) This resistor isoptional iftheinput voltage stays above [(V–)–2V]orifthesignal source current drive capability is\nlimited toless than 3.5mA; seetheInput Protection section formore details.\n+±\nR1\n24.7 k\rRB VB\n+VS\n±VS+VS\n±VS+VS\n±VS+VS\n±VS +\n±+\n±+VS±VS\nSuper-\x15\x03\nNPNSuper-\x15\x03\nNPN\nRG\n(External)+VS±VS\nOvervoltage \nProtectionOvervoltage \nProtectionRB\n±IN +INREFOUT\nQ1Q2A1 A2A3+VS\nIB Cancellation IB Cancellation\nR2\n24.7 k\r50 k\r50 k\r\n50 k\r\n50 k\r\nRG RG\n19INA826\nwww.ti.com SBOS562G –AUGUST 2011 –REVISED JUNE 2020\nProduct Folder Links: INA826Submit Documentation Feedback Copyright ©2011 –2020, Texas Instruments Incorporated8.3 Feature Description\n8.3.1 Inside theINA826\nSee theFunctional Block Diagram section forasimplified representation oftheINA826. Amore detailed\ndiagram, shown inFigure 58,provides additional insight intotheINA826 operation.\nEach input isprotected bytwofield-effect transistors (FETs) that provide alowseries resistance under normal\nsignal conditions, and preserve excellent noise performance. When excessive voltage isapplied, these\ntransistors limit input current toapproximately 8mA.\nThe differential input voltage isbuffered byQ1and Q2and isimpressed across RG,causing asignal current to\nflow through RG,R1,and R2.The output difference amplifier, A3,removes thecommon-mode component ofthe\ninput signal andrefers theoutput signal totheREF terminal.\nThe equations shown inFigure 58describe theoutput voltages ofA1and A2.The VBEand voltage drop across\nR1andR2produce output voltages onA1andA2thatareapproximately 0.8Vhigher than theinput voltages.\nFigure 58.INA826 Simplified Circuit Diagram\nG□=□1□+49.4□k /c87\nRG\n20INA826\nSBOS562G –AUGUST 2011 –REVISED JUNE 2020 www.ti.com\nProduct Folder Links: INA826Submit Documentation Feedback Copyright ©2011 –2020, Texas Instruments IncorporatedFeature Description (continued)\n8.3.2 Setting theGain\nGain oftheINA826 issetbyasingle external resistor, RG,connected between pins 2and3.The value ofRGis\nselected according toEquation 1:\n(1)\nTable 1lists several commonly-used gains andresistor values. The 49.4-kΩterm inEquation 1comes from the\nsum ofthetwo internal 24.7-kΩfeedback resistors. These on-chip resistors arelaser-trimmed toaccurate\nabsolute values. The accuracy and temperature coefficients ofthese resistors areincluded inthegain accuracy\nanddriftspecifications oftheINA826.\nTable 1.Commonly-Used Gains andResistor Values\nDESIRED GAIN (V/V) RG(Ω) NEAREST 1%RG(Ω)\n1 — —\n2 49.4 k 49.9 k\n5 12.35 k 12.4 k\n10 5.489 k 5.49 k\n20 2.600 k 2.61 k\n50 1.008 k 1k\n100 499 499\n200 248 249\n500 99 100\n1000 49.5 49.9\n8.3.2.1 Gain Drift\nThe stability and temperature drift oftheexternal gain setting resistor, RG,also affects gain. The contribution of\nRGtogain accuracy anddriftisdirectly inferred from thegain ofEquation 1.\nThe best gain driftof1ppm/℃isachieved when theINA826 uses G=1without RGconnected. Inthiscase, the\ngain driftislimited only bytheslight mismatch ofthetemperature coefficient oftheintegrated 50-kΩresistors in\nthedifferential amplifier (A3).AtGgreater than 1,thegain driftincreases asaresult oftheindividual drift ofthe\n24.7-kΩresistors inthefeedback ofA1and A2,relative tothedrift oftheexternal gain resistor RG.Process\nimprovements ofthetemperature coefficient ofthefeedback resistors now make possible specifying amaximum\ngain drift ofthefeedback resistors of35ppm/℃,thus significantly improving theoverall temperature stability of\napplications using gains greater than 1.\nLow resistor values required forhigh gain can make wiring resistance important. Sockets add tothewiring\nresistance andcontribute additional gain error (such asapossible unstable gain error) atgains ofapproximately\n100 orgreater. Tomaintain stability, avoid parasitic capacitance ofmore than afew picofarads atRG\nconnections. Careful matching ofanyparasitics onboth RGpins maintains optimal CMRR over frequency; see\nFigure 19andFigure 20.\n10 kΩOPA333\n±10 mV\nAdjustment Range100 Ω\n100 Ω100 mA\n1/2 REF200\n100 mA\n1/2 REF200V+\nV-RG INA826\nREFVOVIN-\nVIN+\nCopyright © 2017, Texas Instruments Incorporated\n21INA826\nwww.ti.com SBOS562G –AUGUST 2011 –REVISED JUNE 2020\nProduct Folder Links: INA826Submit Documentation Feedback Copyright ©2011 –2020, Texas Instruments Incorporated8.3.3 Offset Trimming\nMost applications require noexternal offset adjustment; however, ifnecessary, adjustments can bemade by\napplying avoltage totheREF terminal. Figure 59shows anoptional circuit fortrimming theoutput offset voltage.\nThe voltage applied totheREF terminal issummed attheoutput. The opamp buffer provides lowimpedance at\ntheREF terminal topreserve good common-mode rejection.\nFigure 59.Optional Trimming oftheOutput Offset Voltage\n8.3.4 Input Common-Mode Range\nThe linear input voltage range oftheINA826 input circuitry extends from thenegative supply voltage to1V\nbelow thepositive supply and maintains 84-dB (minimum) common-mode rejection throughout thisrange. The\ncommon-mode range formost common operating conditions isdescribed intheinput common-mode voltage\nversus output voltage Typical Characteristics curves (Figure 9through Figure 15)and theoffset voltage versus\ncommon-mode voltage curves (Figure 41through Figure 43).The INA826 operates over awide range ofpower\nsupplies and VREFconfigurations, thus providing acomprehensive guide tocommon-mode range limits forall\npossible conditions isimpractical.\nThe most commonly overlooked overload condition occurs when acircuit exceeds theoutput swing ofA1andA2,\nwhich areinternal circuit nodes that cannot bemeasured. Calculating theexpected voltages attheoutput ofA1\nandA2(see Figure 58)provides acheck forthemost common overload conditions. The designs ofA1andA2are\nidentical andtheoutputs canswing towithin approximately 100mVofthepower-supply rails. Forexample, when\ntheA2output issaturated, A1can stillbeinlinear operation, responding tochanges inthenoninverting input\nvoltage. This difference cangive theappearance oflinear operation buttheoutput voltage isinvalid.\nAsingle-supply instrumentation amplifier hasspecial design considerations. Toachieve acommon-mode range\nthat extends tosingle-supply ground, the INA826 employs acurrent-feedback topology with PNP input\ntransistors; seeFigure 58.Thematched PNP transistors Q1andQ2shift theinput voltages ofboth inputs upbya\ndiode drop, and (through thefeedback network) shift theoutput ofA1and A2byapproximately 0.8V.With both\ninputs andVREFatsingle-supply ground (negative power supply), theoutput ofA1andA2iswell within thelinear\nrange, allowing differential measurements tobemade attheGND level. Asaresult ofthisinput level-shifting, the\nvoltages atpin2and pin3arenotequal totherespective input terminal voltages (pin 1and pin4).Formost\napplications, thisinequality isnotimportant because only thegain-setting resistor connects tothese pins.\nDevice\n47□k /c87 47□k /c87\nDevice\n10□k /c87Microphone,\nHydrophone,\netc.\nThermocouple\nDevice\nCenter□tap□provides\nbias□current□return.\n22INA826\nSBOS562G –AUGUST 2011 –REVISED JUNE 2020 www.ti.com\nProduct Folder Links: INA826Submit Documentation Feedback Copyright ©2011 –2020, Texas Instruments Incorporated8.3.5 Input Protection\nThe inputs oftheINA826 areindividually protected forvoltages upto±40V.Forexample, acondition of–40V\nononeinput and+40Vontheother input does notcause damage. However, iftheinput voltage exceeds (V–)–\n2Vand thesignal source current drive capability exceeds 3.5mA, theoutput voltage switches totheopposite\npolarity; seeFigure 17.This polarity reversal caneasily beavoided byadding resistance of10kΩinseries with\nboth inputs.\nInternal circuitry oneach input provides lowseries impedance under normal signal conditions. Iftheinput is\noverloaded, theprotection circuitry limits theinput current toasafe value ofapproximately 8mA. Figure 17and\nFigure 18illustrate this input current limit behavior. The inputs areprotected even ifthepower supplies are\ndisconnected orturned off.\n8.3.6 Input Bias Current Return Path\nThe input impedance oftheINA826 isextremely high (approximately 20GΩ).However, apath must beprovided\nfortheinput bias current ofboth inputs. This input bias current istypically 35nA.High input impedance means\nthatthisinput bias current changes very little with varying input voltage.\nInput circuitry must provide apath forthis input bias current forproper operation. Figure 60shows various\nprovisions foraninput bias current path. Without abias current path, theinputs float toapotential thatexceeds\nthecommon-mode range oftheINA826 and theinput amplifiers saturate. Ifthedifferential source resistance is\nlow, thebias current return path can beconnected toone input (asshown inthethermocouple example in\nFigure 60).With higher source impedance, using twoequal resistors provides abalanced input with possible\nadvantages oflower input offset voltage asaresult ofbias current and better high-frequency common-mode\nrejection.\nFigure 60.Providing anInput Common-Mode Current Path\nOPA330+5□V\n+5□VRG INA826VIN/c45\nVIN+REFVOUT\n+5□V\na)□Level□shifting□using□the□OPA330□as□a□low-impedance□buffer b)□Level□shifting□using□the□low-impedance□output□of□the□REF3225+5□V\n+5□VRG INA826VIN/c45\nVIN+REFVOUT\nREF3225+2.5□V\n23INA826\nwww.ti.com SBOS562G –AUGUST 2011 –REVISED JUNE 2020\nProduct Folder Links: INA826Submit Documentation Feedback Copyright ©2011 –2020, Texas Instruments Incorporated8.3.7 Reference Terminal\nThe output voltage oftheINA826 isdeveloped with respect tothevoltage onthereference pin.Often indual-\nsupply operation, thereference pin(pin 6)isconnected tothelow-impedance system ground. Insingle-supply\noperation, offsetting theoutput signal toaprecise midsupply level can beuseful (forexample, 2.5Vina5-V\nsupply environment). Toaccomplish thislevel shift, tieavoltage source totheREF pintolevel-shift theoutput so\nthattheINA826 candrive asingle-supply ADC, forexample.\nForbest performance, keep thesource impedance totheREF pinless than 5Ω.Asillustrated intheFunctional\nBlock Diagram section, thereference resistor isatoneendofa50-kΩresistor. Additional impedance attheREF\npinadds tothis50-kΩresistor. The imbalance intheresistor ratios results indegraded common-mode rejection\nratio (CMRR).\nFigure 61shows twodifferent methods ofdriving thereference pinwith lowimpedance. The OPA330 isalow-\npower, chopper-stabilized amplifier, and therefore offers excellent stability over temperature. The OPA330 is\navailable inthespace-saving SC70 andeven smaller chip-scale package. The REF3225 isaprecision reference\ninthesmall SOT23-6 package.\nFigure 61.Options forLow-Impedance Level Shifting\n8.3.8 Dynamic Performance\nFigure 23illustrates that, despite itslowquiescent current ofonly 200 µA,theINA826 achieves much wider\nbandwidth than other INAs initsclass. This achievement isaresult ofusing TI’sproprietary high-speed precision\nbipolar process technology. The current-feedback topology provides theINA826 with wide bandwidth even at\nhigh gains. Settling time also remains excellent athigh gain because ofahigh slew rateof1V/µs.\n+15□V\n5.49□k /c87 Device\nREFVOUT\n/c4515□VR =□10□k /c87S+\nR =□9.9□k /c87S/c45V =□1□VDIFF\nV =□10□VCM\nSignal□Bandwidth:□5□kHz\n24INA826\nSBOS562G –AUGUST 2011 –REVISED JUNE 2020 www.ti.com\nProduct Folder Links: INA826Submit Documentation Feedback Copyright ©2011 –2020, Texas Instruments Incorporated8.3.9 Operating Voltage\nThe INA826 operates over apower-supply range of3Vto36V(±1.5Vto±18V).Supply voltages higher than\n40V(±20V)canpermanently damage thedevice. Parameters thatvary over supply voltage ortemperature are\nshown intheTypical Characteristics section ofthisdata sheet.\n8.3.9.1 Low-Voltage Operation\nThe INA826 canoperate onpower supplies aslowas±1.5V.Most parameters vary only slightly throughout this\nsupply voltage range; see theTypical Characteristics section. Operation atvery-low supply voltage requires\ncareful attention tomake sure thattheinput voltages remain within thelinear range. Voltage swing requirements\nofinternal nodes limit theinput common-mode range with lowpower-supply voltage. Figure 9through Figure 15\nand Figure 41through Figure 43describe therange oflinear operation forvarious supply voltages, reference\nconnections, andgains.\n8.3.10 Error Sources\nMost modern signal-conditioning systems calibrate errors atroom temperature. However, calibration oferrors\nthat result from achange intemperature isnormally difficult and costly. Therefore, minimizing these errors is\nimportant. Make sure tochoose high-precision components, such asthe INA826, that have improved\nspecifications incritical areas that impact theprecision oftheoverall system. Figure 62shows anexample\napplication.\nFigure 62.Example Application With G=10V/Vand1-VDifferential Voltage\nResistor-adjustable INAs, such astheINA826, show thelowest gain error inG=1because oftheinherently\nwell-matched drift oftheinternal resistors ofthedifferential amplifier. Atgains greater than 1(forinstance, G=\n10V/V orG=100 V/V), thegain error becomes asignificant error source because ofthecontribution ofthe\nresistor driftofthe24.7-kΩfeedback resistors inconjunction with theexternal gain resistor. Except forvery high\ngain applications, thegain driftisbyfarthelargest error contributor compared toother drifterrors, such asoffset\ndrift.\n(e +NI2/c180eNO2\nG/c1806\nVDIFFBW\n25INA826\nwww.ti.com SBOS562G –AUGUST 2011 –REVISED JUNE 2020\nProduct Folder Links: INA826Submit Documentation Feedback Copyright ©2011 –2020, Texas Instruments IncorporatedThe INA826 offers excellent gain error over temperature forboth G>1and G=1(noexternal gain resistor).\nTable 2summarizes themajor error sources incommon INAapplications andcompares thetwocases ofG=1\n(noexternal resistor) andG=10(5.49-kΩexternal resistor). Ascanbeseen inTable 2,although thestatic errors\n(absolute accuracy errors) inG=1arealmost twice asgreat ascompared toG=10,there aremuch fewer drift\nerrors because ofthemuch lower gain error drift. Inmost applications, these static errors canreadily beremoved\nduring calibration inproduction. Allcalculations refer theerror totheinput foreasy comparison and system\nevaluation.\nTable 2.Error Calculations\nERROR SOURCE ERROR CALCULATIONINA826\nSPECIFICATIONG=10ERROR\n(ppm)G=1ERROR\n(ppm)\nABSOLUTE ACCURACY AT25°C\nInput offset voltage (µV) VOSI/VDIFF 150 150 150\nOutput offset voltage (µV) VOSO/(G×VDIFF) 700 70 700\nInput offset current (nA) IOS×maximum (RS+,RS–)/VDIFF 5 50 50\nCMRR (dB) VCM/(10CMRR/20×VDIFF)104(G=10),\n84(G=1)63 631\nTotal absolute accuracy error (ppm) 333 1531\nDRIFT TO105°C\nGain drift(ppm/ °C) GTC ×(TA–25)35(G=10),\n1(G=1)2800 80\nInput offset voltage drift(µV/°C) (VOSI_TC /VDIFF)×(TA–25) 2 160 160\nOutput offset voltage drift(µV/°C) [VOSO_TC /(G×VDIFF)]×(TA–25) 10 80 800\nOffset current drift(pA/°C)IOS_TC ×maximum (RS+,RS–)×\n(TA–25)/VDIFF60 48 48\nTotal drifterror (ppm) 3088 1088\nRESOLUTION\nGain nonlinearity (ppm ofFS) 5 5 5\nVoltage noise (1kHz)eNI=18,\neNO=11010 10\nTotal resolution error (ppm) 15 15\nTOTAL ERROR\nTotal error Total error =sum ofallerror sources 3436 2634\n8.4 Device Functional Modes\nThe INA826 hasasingle functional mode and isoperational when thepower-supply voltage isgreater than 3V\n(±1.5V).Themaximum power-supply voltage fortheINA826 is36V(±18V).\nRG = 10.4 N\x9fv\n+R3 = \n20 \x9fR2 = 4.12 N\x9fR1 = 100 N\x9f\x03\nINA826VOUT15 V\n\x1015 VRL = 10 N\x9fRO = 100 \x9f\nCO = 1.59 nF±10 V\n±20 mA\n2.5 V ± 2.3 VV+\nV\x10VREFREF32255 V\nCopyright © 2016, Texas Instruments Incorporated\n26INA826\nSBOS562G –AUGUST 2011 –REVISED JUNE 2020 www.ti.com\nProduct Folder Links: INA826Submit Documentation Feedback Copyright ©2011 –2020, Texas Instruments Incorporated9Application andImplementation\nNOTE\nInformation inthe following applications sections isnot part ofthe TIcomponent\nspecification, and TIdoes notwarrant itsaccuracy orcompleteness. TI’scustomers are\nresponsible fordetermining suitability ofcomponents fortheir purposes. Customers should\nvalidate andtesttheir design implementation toconfirm system functionality.\n9.1 Application Information\nThe lowpower consumption and high performance oftheINA826 make thedevice anexcellent instrumentation\namplifier formany applications. The INA826 canbeused inmany low-power, portable applications because the\ndevice has alowquiescent current (200 µA,typical) and comes inasmall 8-pin WSON package. The input\nprotection circuitry, lowmaximum gain drift, lowoffset voltage, and36-V maximum supply voltage also make the\nINA826 anexcellent choice forindustrial applications aswell.\n9.2 Typical Application\nFigure 63shows athree-terminal programmable-logic controller (PLC) design forthe INA826. This PLC\nreference design accepts inputs of±10Vor±20mA. The output isasingle-ended voltage of2.5V±2.3V(or\n200mVto4.8V).Many PLCs typically have these input andoutput ranges.\nFigure 63.Three-Terminal PLC Design\n9.2.1 Design Requirements\nThis design hasthefollowing requirements:\n•Supply voltage: ±15V,5V\n•Inputs: ±10V,±20mA\n•Output: 2.5V,±2.3V\n012345\n−10 −5 0 5 10\nInput Voltage (V)Output Voltage (V)\nG071 \n012345\n−0.02 −0.01 0 0.01 0.02\nInput Current (A)Output Voltage (V)\nG070 \n49.4 k /c87\nRG49.4 k\n1/c87\n/c45 GINA826G = 1 + RINA826 G = /c174 = 10.4 k /c87 =49.4 k\n5.75 1/c87\n/c45\nV VOUT REF/c45\nVDG = = = 5.754.8 V 2.5 V\n400 mV/c45 V\nV\nR V1 D\nV VIN/c45D/c180 R2\nR + R1 2V = V RD IN 2 = /c180 /c174 = 4.167 k /c87\nV = V G + V = G + VOUT V D REF /c45 /c45REF /c180 /c180 VIN/c180R2\nR + R1 2\nV = V G + V = (I R ) G + VOUT I D REF IN 3 /c45 /c45REF /c180 /c180 /c180\n27INA826\nwww.ti.com SBOS562G –AUGUST 2011 –REVISED JUNE 2020\nProduct Folder Links: INA826Submit Documentation Feedback Copyright ©2011 –2020, Texas Instruments IncorporatedTypical Application (continued)\n9.2.2 Detailed Design Procedure\nThere aretwomodes ofoperation forthecircuit shown inFigure 63:current input andvoltage input. This design\nrequires R1>>R2>>R3.Given thisrelationship, thecurrent input mode transfer function isgiven byEquation 2.\nwhere\n•Grepresents thegain oftheinstrumentation amplifier (2)\nThetransfer function forthevoltage input mode isshown byEquation 3.\n(3)\nR1sets theinput impedance ofthevoltage input mode. The minimum typical input impedance is100 kΩ.This\nvalue isselected forR1because increasing theR1value also increases noise. The value ofR3must be\nextremely small compared toR1and R2.20ΩforR3isselected because that resistance value ismuch smaller\nthan R1andyields aninput voltage of±400mVwhen operated incurrent mode (±20mA).\nEquation 4canbeused tocalculate R2given VD=±400mV, VIN=±10V,andR1=100kΩ.\n(4)\nThe value obtained from Equation 4isnotastandard 0.1% value, so4.12 kΩisselected. R1and R2also use\n0.1% tolerance resistors tominimize error.\nTheideal gain oftheinstrumentation amplifier iscalculated with Equation 5.\n(5)\nUsing theINA826 gain equation, Equation 1,thegain-setting resistor value iscalculated asshown byEquation 6.\n(6)\n10.4 kΩisastandard 0.1% resistor value that can beused inthis design. Finally, theoutput RC filter\ncomponents areselected tohave a–3-dB cutoff frequency of1MHz.\n9.2.3 Application Curves\nFigure 64andFigure 65illustrate typical characteristic curves forFigure 63.\nFigure 64.PLC Output Voltage vsInput Voltage Figure 65.PLC Output Voltage vsInput Current\n15 V\n5 V12.4 k /c87 TI Device\nREFVOUT /c177 = 2.5 V 2.3 V\nREF32252.5 V/c4515 V4.87 k /c87100 k /c87\n20/c87/c17710 V\n4 mA to 20 mA\n20 mA/c177\nCopyright © 2017, Texas Instruments Incorporated\nADCRG INA826Passive\nIntegrator\n100 k /c87\n100 k /c87REFG = 1IPMux\nCh 1Serial\nInterface\n(SPI)SCLK\nDIO\nCSDVDD AVDD\nPGA112\nPGA113MSP430\nMicrocontroller3 V\nREF33123 V\nGND REFRogowski\nCoil\n1.2 V\nCopyright © 2017, Texas Instruments Incorporated\n28INA826\nSBOS562G –AUGUST 2011 –REVISED JUNE 2020 www.ti.com\nProduct Folder Links: INA826Submit Documentation Feedback Copyright ©2011 –2020, Texas Instruments Incorporated9.3 System Examples\n9.3.1 Circuit Breaker\nFigure 66shows theINA826 used inacircuit breaker application.\nFigure 66.Circuit Breaker Example\n9.3.2 Programmable Logic Controller (PLC) Input\nTheINA826 used inanexample programmable logic controller (PLC) input application isshown inFigure 67.\nFigure 67.±10-V, 4-mA to20-mA PLC Input\nAdditional application ideas areillustrated inFigure 68toFigure 72.\nINA Out\nSW2 ± +\nADC_DiffRG 49.9 kAmp OutVin\nSW1 \nR4 250VoltageInputCurrentInput\nIinSource_Switch \n++±\nRef 1Ref 2Sense\nU1 INA159\nVs 5 Vref 2.5++\n± RgRg\nRef\nU2 INA826VinIin+ Terminal\n- TerminalV1 15\nV2 15+Vs\n-Vs\n+Vs\n-Vs\nCopyright © 2017, Texas Instruments Incorporated\n29INA826\nwww.ti.com SBOS562G –AUGUST 2011 –REVISED JUNE 2020\nProduct Folder Links: INA826Submit Documentation Feedback Copyright ©2011 –2020, Texas Instruments IncorporatedSystem Examples (continued)\n9.3.3 Using TINA-TI SPICE-Based Analog Simulation Program With theINA826\nTINA isasimple, powerful, and easy-to-use circuit simulation program based onaSPICE engine. TINA-TI isa\nfree, fully-functional version oftheTINA software, preloaded with alibrary ofmacromodels inaddition toarange\nofboth passive and active models. TINA provides alltheconventional dc,transient, and frequency domain\nanalysis ofSPICE aswellasadditional design capabilities.\nAvailable asafree download from theAnalog eLab Design Center, TINA-TI offers extensive post-processing\ncapability that allows users toformat results inavariety ofways. Virtual instruments offer users theability to\nselect input waveforms andprobe circuit nodes, voltages, andwaveforms, creating adynamic quick-start tool.\nFigure 68andFigure 70illustrate example TINA-TI circuits fortheINA826 that canbeused todevelop, modify,\nand assess thecircuit design forspecific applications. Links todownload these simulation files areprovided in\nthissection.\nNOTE\nThese files require thateither theTINA software (from DesignSoft) orTINA-TI software be\ninstalled. Download thefreeTINA-TI software from theTINA-TI folder .\nThecircuit inFigure 68isused toconvert inputs of±10V,±5V,or±20mAtoanoutput voltage range from 0.5V\nto4.5V.The input selection depends onthesettings ofSW 1andSW 2.Further explanation aswell astheTINA-\nTIsimulation circuit isprovided inthecompressed filethatcanbedownloaded atthefollowing link: PLC Circuit .\nFigure 68.Two-Terminal Programmable Logic Controller (PLC) Input\nFigure 69isanexample ofaLEAD IECG circuit. The input signals come from leads attached totheright arm\n(RA) and leftarm (LA). These signals aresimulated with thecircuitry inthecorresponding boxes. Protection\nresistors (RPROT1 andRPROT2 )andfiltering arealso provided. The OPA333 isused asanintegrator toremove the\ngained-up dcoffsets and servo theINA826 outputs toVREF.Finally, theright legdrive isbiased toapotential\n(+V S/2),and inverts and amplifies theaverage common-mode signal back into thepatient\'s right leg. This\narchitecture reduces the50-Hz and60-Hz noise pickup.\n+Vs+Vs\n-Vs -VsV1 5Iload 10\nRshunt 3.5mVbus 10\nRout 10kVout RG 499+\n+\n-RgRg\nRefU2 INA826\nV2 5\nCopyright © 2017, Texas Instruments Incorporated\nVref\n+Vs\n+Vs\nVref\n+VsVref+Vs+Vs\nRG1 6.1k\nRG2 6.1k\nR3 10kR7 52kC4 47nR4 52k\nC2 47n Rprot1 100k\nC5 33p\nRprot2 100kC7 33pR12 500kC10 1u+\n-+U1 OPA333\nRprot3 100kR5 10MR6 10k C11 1n\nR_RLD 52k C_RLD 47n+\nECG_RA+\nECG_LA\nVoutC6 1n\nR1 1M\nR9 1MV1 5\n-\n++U2 OPA2314-\n++\nU3 OPA2314ECGp\nECGn++\n-RgRg\nRefU4 INA826\nRA ElectrodeLA Electrode\nRL Electrode\nCopyright © 2016, Texas Instruments Incorporated\n30INA826\nSBOS562G –AUGUST 2011 –REVISED JUNE 2020 www.ti.com\nProduct Folder Links: INA826Submit Documentation Feedback Copyright ©2011 –2020, Texas Instruments IncorporatedSystem Examples (continued)\nFigure 69.ECG Circuit\nFigure 70shows anexample ofhow theINA826 can beused forlow-side current sensing. The load current\n(ILOAD)creates avoltage drop across theshunt resistor (RSHUNT ).This voltage isamplified bytheINA826 with\ngain setto100. The output swing oftheINA826 issetbythecommon-mode voltage (which is0Vinlow-side\ncurrent sensing) and power supplies. Therefore, adual-supply circuit isimplemented. The load current isset\nfrom 1Ato10A,corresponding toanoutput voltage range from 350 mVto3.5V.The output range can be\nadjusted bychanging theshunt resistor and thegain oftheINA826. Click thefollowing linktodownload the\nTINA-TI file:Current Sensing Circuit .\nFigure 70.Low-Side Current Sensing\nNC\n+Vs\n-Vs+Vs\n-Vs\n+Vs\nRg 5kVin\nTemp\nGNDVout\nTrimU2 REF5025\nRset 2.5k\nRparasitic 5V1 15\nV2 15\n-+\nVoutRTD 100A+\nIset-+\nVset\nVirtualGND\n-\n++\nU1 OPA188R2 1.5M\n++\n-RgRg\nRefU4 INA826Vref5025\n+Vs\n-Vs\nCopyright © 2017, Texas Instruments Incorporated\n31INA826\nwww.ti.com SBOS562G –AUGUST 2011 –REVISED JUNE 2020\nProduct Folder Links: INA826Submit Documentation Feedback Copyright ©2011 –2020, Texas Instruments IncorporatedSystem Examples (continued)\nFigure 71shows anexample ofhow theINA826 canbeused forRTD signal conditioning. This circuit creates an\nexcitation current (ISET)byforcing 2.5Vfrom theREF5025 across RSET.The zero-drift, low-noise OPA188\ncreates thevirtual ground thatmaintains aconstant differential voltage across RSETwith changing common-mode\nvoltage. This voltage isnecessary because thevoltage onthepositive input oftheINA826 fluctuates over\ntemperature asaresult ofthechanging RTD resistance. Click thefollowing linktodownload theTINA-TI file:\nRTD Circuit .\nFigure 71.RTD Signal Conditioning\nThe circuit inFigure 72creates aprecision current ISETbyforcing theINA826 VDIFF across RSET.The input\nvoltage VINisamplified totheoutput oftheINA826 and then divided down bythegain oftheINA826 tocreate\nVDIFF.ISETcanbecontrolled either bychanging thevalue ofthegain-set resistor RG,thesetresistor RSET,orby\nchanging VOUTthrough thegain ofthecomposite loop. Make sure thatthechanging load resistance RLdoes not\ncreate avoltage onthenegative input oftheINA826 that violates thecompliance ofthecommon-mode input\nrange. Likewise, thevoltage ontheoutput oftheOPA170 must remain compliant throughout thechanging load\nresistance forthiscircuit tofunction properly.\n+Vs\n+Vs-Vs\n-Vs+Vs\n-VsVout-\n++U2 OPA170R1 10k R2 10k\nC1 100p\nRset 10k RG 1k +\nVin\nA+\nIset\nRL 1k-+\nVdiff++\n-RgRg\nRefU4 INA826\nV1 15\nV2 15\nCopyright © 2017, Texas Instruments Incorporated\n32INA826\nSBOS562G –AUGUST 2011 –REVISED JUNE 2020 www.ti.com\nProduct Folder Links: INA826Submit Documentation Feedback Copyright ©2011 –2020, Texas Instruments IncorporatedSystem Examples (continued)\nFigure 72.Precision Current Source\n33INA826\nwww.ti.com SBOS562G –AUGUST 2011 –REVISED JUNE 2020\nProduct Folder Links: INA826Submit Documentation Feedback Copyright ©2011 –2020, Texas Instruments Incorporated10Power Supply Recommendations\nThe nominal performance oftheINA826 isspecified with asupply voltage of±15Vand mid-supply reference\nvoltage. The device canalso beoperated using power supplies from ±1.5V(3V)to±18V(36V)andnonmid-\nsupply reference voltages with excellent performance. Parameters that can vary significantly with operating\nvoltage andreference voltage areillustrated intheTypical Characteristics section.\n11Layout\n11.1 Layout Guidelines\nAttention togood layout practices isalways recommended. Keep traces short and, when possible, useaprinted\ncircuit board (PCB) ground plane with surface-mount components placed asclose tothedevice pins aspossible.\nPlace 0.1-μFbypass capacitors close tothesupply pins. Apply these guidelines throughout theanalog circuit to\nimprove performance andprovide benefits such asreducing theelectromagnetic-interference (EMI) susceptibility.\nTheINA826EVM isintended toprovide basic functional evaluation oftheINA826. Animage oftheINA826EVM is\nprovided inFigure 73.TheINA826EVM isalso available forpurchase through theTIeStore .\nAttention togood layout practices isalways recommended. Forbest operational performance ofthedevice, use\ngood PCB layout practices, including:\n•Make sure tomatch both input paths toavoid converting common-mode signals intodifferential signals.\n•Connect abypass capacitor of0.1-µFbetween each supply pinand ground, placed close tothedevice as\npossible.\n•Route theinput traces asfaraway from thesupply oroutput traces aspossible. This reduces parasitic\ncoupling.\n•Place theexternal components asclose tothedevice aspossible.\n•Keep traces asshort aspossible.\n•FortheDRG package: Connect theexposed thermal padtothelowest voltage potential onthecircuit thatis\nthenegative power supply (–V).\n11.1.1 CMRR vsFrequency\nThe INA826 pinout isoptimized forachieving maximum CMRR performance over awide range offrequencies.\nHowever, make sure that both input paths arewell-matched forsource impedance and capacitance toavoid\nconverting common-mode signals into differential signals. Inaddition, parasitic capacitance atthegain-setting\npins can also affect CMRR over frequency. Forexample, inapplications that implement gain switching using\nswitches orPhotoMOS®relays tochange thevalue ofRG,choose thecomponent sothattheswitch capacitance\nisassmall aspossible.\nOUTR3+IN\n-IN+V\nOUT\ní VR1R2\nC1C2\nRG\nREF+VS ±VSINA826\nRG\n±IN 8 +VS\nRG 7 OUT\nRG 6 REF\n4 +IN 5 -VS1\n2\n3\nR2\nGND+IN  R3±IN  Use ground pours for \nshielding the input \nsignal pairs\nR1GND+V\nC2\ní\x03VC1Low-impedance \nconnection for \nreference terminalPlace bypass \ncapacitors as close to \nIC as possible\nREF\nCopyright © 2017, Texas Instruments IncorporatedDRG Package:\nConnect Thermal \nPad to negative \nsupply íV or left \nfloating\n34INA826\nSBOS562G –AUGUST 2011 –REVISED JUNE 2020 www.ti.com\nProduct Folder Links: INA826Submit Documentation Feedback Copyright ©2011 –2020, Texas Instruments Incorporated11.2 Layout Example\nFigure 73.INA826 Example Layout\nTheINA826EVM provides thefollowing features:\n•Intuitive evaluation with silkscreen schematic\n•Easy access tonodes with surface-mount testpoints\n•Advanced evaluation with twoprototype areas\n•Reference voltage source flexibility\n•Convenient input andoutput filtering\n35INA826\nwww.ti.com SBOS562G –AUGUST 2011 –REVISED JUNE 2020\nProduct Folder Links: INA826Submit Documentation Feedback Copyright ©2011 –2020, Texas Instruments Incorporated12Device andDocumentation Support\n12.1 Documentation Support\n12.1.1 Related Documentation\nForrelated documentation seethefollowing:\n•Texas Instruments, OPAx330 50-μVVOS, 0.25-μV/°C,35-μACMOS Operational Amplifiers Zerø-Drift Series\ndata sheet\n•Texas Instruments, REF32xx 4ppm/ °C,100μA,SOT23-6 Series Voltage Reference data sheet\n•Texas Instruments, REF50xx Low-Noise, Very Low Drift, Precision Voltage Reference data sheet\n•Texas Instruments, INA333 Micro-Power (50μA),Zerø-Drift, Rail-to-Rail Out Instrumentation Amplifier data\nsheet\n•Texas Instruments, PGA280 Zerø-Drift, High-Voltage, Programmable Gain Instrumentation Amplifier data\nsheet\n•Texas Instruments, INA159 Precision, Gain of0.2Level Translation Difference Amplifier data sheet\n•Texas Instruments, PGA11x Zerø-Drift Programmable Gain Amplifier With Mux data sheet\n•Texas Instruments, INA826EVM User \'sGuide\n•Texas Instruments, TINA-TI software folder\n12.2 Receiving Notification ofDocumentation Updates\nToreceive notification ofdocumentation updates, navigate tothedevice product folder onti.com. Intheupper\nright corner, click onAlert metoregister and receive aweekly digest ofany product information that has\nchanged. Forchange details, review therevision history included inanyrevised document.\n12.3 Support Resources\nTIE2E™support forums areanengineer\'s go-to source forfast, verified answers and design help —straight\nfrom theexperts. Search existing answers oraskyour own question togetthequick design help youneed.\nLinked content isprovided "ASIS"bytherespective contributors. They donotconstitute TIspecifications anddo\nnotnecessarily reflect TI\'sviews; seeTI\'sTerms ofUse.\n12.4 Trademarks\nE2E isatrademark ofTexas Instruments.\nPhotoMOS isaregistered trademark ofPanasonic Electric Works Europe AG.\nAllother trademarks aretheproperty oftheir respective owners.\n12.5 Electrostatic Discharge Caution\nThis integrated circuit can bedamaged byESD. Texas Instruments recommends that allintegrated circuits behandled with\nappropriate precautions. Failure toobserve proper handling andinstallation procedures cancause damage.\nESD damage canrange from subtle performance degradation tocomplete device failure. Precision integrated circuits may bemore\nsusceptible todamage because very small parametric changes could cause thedevice nottomeet itspublished specifications.\n12.6 Glossary\nSLYZ022 —TIGlossary .\nThis glossary listsandexplains terms, acronyms, anddefinitions.\n13Mechanical, Packaging, andOrderable Information\nThe following pages include mechanical, packaging, and orderable information. This information isthemost\ncurrent data available forthedesignated devices. This data issubject tochange without notice and revision of\nthisdocument. Forbrowser-based versions ofthisdata sheet, refer totheleft-hand navigation.\nPACKAGE OPTION ADDENDUM\nwww.ti.com 10-Dec-2020\nAddendum-Page 1PACKAGING INFORMATION\nOrderable Device Status\n(1)Package Type Package\nDrawingPinsPackage\nQtyEco Plan\n(2)Lead finish/\nBall material\n(6)MSL Peak Temp\n(3)Op Temp (°C) Device Marking\n(4/5)Samples\nINA826AID ACTIVE SOIC D875RoHS & Green NIPDAU Level-2-260C-1 YEAR -40 to 125 INA826\nINA826AIDGK ACTIVE VSSOP DGK 880RoHS & Green NIPDAU Level-2-260C-1 YEAR -40 to 125 IPDI\nINA826AIDGKR ACTIVE VSSOP DGK 82500RoHS & Green NIPDAU Level-2-260C-1 YEAR -40 to 125 IPDI\nINA826AIDR ACTIVE SOIC D82500RoHS & Green NIPDAU Level-2-260C-1 YEAR -40 to 125 INA826\nINA826AIDRGR ACTIVE SON DRG 83000RoHS & Green NIPDAU Level-2-260C-1 YEAR -40 to 125 IPEI\nINA826AIDRGT ACTIVE SON DRG 8250RoHS & Green NIPDAU Level-2-260C-1 YEAR -40 to 125 IPEI\n \n(1) The marketing status values are defined as follows:\nACTIVE: Product device recommended for new designs.\nLIFEBUY:  TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.\nNRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.\nPREVIEW:  Device has been announced but is not in production. Samples may or may not be available.\nOBSOLETE:  TI has discontinued the production of the device.\n \n(2) RoHS:  TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances,  including the requirement that RoHS substance\ndo not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may\nreference these types of products as "Pb-Free".\nRoHS Exempt:  TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.\nGreen: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold.  Antimony trioxide based\nflame retardants must also meet the <=1000ppm threshold requirement.\n \n(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.\n \n(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.\n \n(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation\nof the previous line and the two combined represent the entire Device Marking for that device.\n \n(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two\nlines if the finish value exceeds the maximum column width.\nPACKAGE OPTION ADDENDUM\nwww.ti.com 10-Dec-2020\nAddendum-Page 2 \nImportant Information and Disclaimer: The information provided on this page represents TI\'s knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information\nprovided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and\ncontinues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals.\nTI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.\n \nIn no event shall TI\'s liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.\n \nPACKAGE MATERIALS INFORMATION\n  \nwww.ti.com 3-Jun-2022\nTAPE AND REEL INFORMATION\nReel Width (W1)REEL DIMENSIONS\nA0\nB0\nK0\nWDimension designed to accommodate the component length\nDimension designed to accommodate the component thickness\nOverall width of the carrier tape\nPitch between successive cavity centersDimension designed to accommodate the component widthTAPE DIMENSIONS\nK0 P1\nB0W\nA0 Cavity\nQUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE\nPocket QuadrantsSprocket Holes\nQ1 Q1 Q2 Q2\nQ3 Q3 Q4 Q4 User Direction of FeedP1Reel\nDiameter\n \n*All dimensions are nominal\nDevice Package\nTypePackage\nDrawingPinsSPQ Reel\nDiameter\n(mm)Reel\nWidth\nW1 (mm)A0\n(mm)B0\n(mm)K0\n(mm)P1\n(mm)W\n(mm)Pin1\nQuadrant\nINA826AIDGKR VSSOP DGK 82500 330.0 12.4 5.33.41.48.012.0 Q1\nINA826AIDR SOIC D82500 330.0 12.4 6.45.22.18.012.0 Q1\nINA826AIDRGR SON DRG 83000 330.0 12.4 3.33.31.18.012.0 Q2\nINA826AIDRGT SON DRG 8250 180.0 12.4 3.33.31.18.012.0 Q2\nPack Materials-Page 1\nPACKAGE MATERIALS INFORMATION\n  \nwww.ti.com 3-Jun-2022\nTAPE AND REEL BOX DIMENSIONS\nWidth (mm)\nWLH\n \n*All dimensions are nominal\nDevice Package Type Package Drawing Pins SPQ Length (mm) Width (mm) Height (mm)\nINA826AIDGKR VSSOP DGK 82500 346.0 346.0 41.0\nINA826AIDR SOIC D 82500 356.0 356.0 35.0\nINA826AIDRGR SON DRG 83000 367.0 367.0 35.0\nINA826AIDRGT SON DRG 8250 210.0 185.0 35.0\nPack Materials-Page 2\nPACKAGE MATERIALS INFORMATION\n  \nwww.ti.com 3-Jun-2022\nTUBE\n \n \nL - Tube lengthT - Tube  \nheight\nW - Tube  \nwidth\nB - Alignment groove width\n \n \n*All dimensions are nominal\nDevice Package Name Package Type Pins SPQ L (mm) W (mm) T (µm) B (mm)\nINA826AID D SOIC 8 75 506.6 8 3940 4.32\nPack Materials-Page 3\nwww.ti.comPACKAGE OUTLINE\nC\n.228-.244  TYP\n[5.80-6.19]\n.069 MAX\n[1.75]     6X .050\n[1.27]\n8X .012-.020     [0.31-0.51]2X\n.150[3.81]\n.005-.010  TYP[0.13-0.25]\n0- 8.004-.010[0.11-0.25].010[0.25]\n.016-.050[0.41-1.27]4X (0 -15)A\n.189-.197\n[4.81-5.00]\nNOTE 3\nB .150-.157\n[3.81-3.98]\nNOTE 4\n4X (0 -15)\n(.041)\n[1.04]SOIC - 1.75 mm max height D0008A\nSMALL OUTLINE INTEGRATED CIRCUIT\n4214825/C   02/2019\nNOTES:  1. Linear dimensions are in inches [millimeters]. Dimensions in parenthesis are for reference only. Controlling dimensions are in inches.    Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not    exceed .006 [0.15] per side. 4. This dimension does not include interlead flash.5. Reference JEDEC registration MS-012, variation AA. 18\n.010 [0.25] C A B54PIN 1 ID AREASEATING PLANE\n.004 [0.1] C\n SEE DETAIL A\nDETAIL A\nTYPICALSCALE  2.800\nwww.ti.comEXAMPLE BOARD LAYOUT\n.0028 MAX\n[0.07]ALL AROUND.0028 MIN[0.07]ALL AROUND (.213)\n[5.4]6X (.050 )\n[1.27]8X (.061 )\n[1.55]\n8X (.024)\n[0.6]\n(R.002 ) TYP\n[0.05]SOIC - 1.75 mm max height D0008A\nSMALL OUTLINE INTEGRATED CIRCUIT\n4214825/C   02/2019\nNOTES: (continued) 6. Publication IPC-7351 may have alternate designs. 7. Solder mask tolerances between and around signal pads can vary based on board fabrication site. METALSOLDER MASKOPENING\nNON SOLDER MASK\nDEFINED\nSOLDER MASK DETAILSEXPOSED\nMETALOPENINGSOLDER MASKMETAL UNDERSOLDER MASK\nSOLDER MASK\nDEFINEDEXPOSED\nMETALLAND PATTERN EXAMPLE\nEXPOSED METAL SHOWN\nSCALE:8XSYMM\n1\n458SEEDETAILS\nSYMM\nwww.ti.comEXAMPLE STENCIL DESIGN\n8X (.061 )\n[1.55]\n8X (.024)\n[0.6]\n6X (.050 )\n[1.27]\n(.213)\n[5.4](R.002 ) TYP\n[0.05]SOIC - 1.75 mm max height D0008A\nSMALL OUTLINE INTEGRATED CIRCUIT\n4214825/C   02/2019\nNOTES: (continued)\n 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate    design recommendations.   9. Board assembly site may have different recommendations for stencil design. SOLDER PASTE EXAMPLE\nBASED ON .005 INCH [0.125 MM] THICK STENCIL\nSCALE:8XSYMM\nSYMM1\n458\n\n\n\nwww.ti.comPACKAGE OUTLINE\nC\n8X 0.3\n0.220.12X\n1.51.2 0.1\n6X 0.50.80.7\n8X 0.60.40.050.00A3.12.9 B\n3.12.9\n(0.2) TYP\n WSON - 0.8 mm max height DRG0008A\nPLASTIC SMALL OUTLINE - NO LEAD\n4218885/A   03/2020PIN 1 INDEX AREA\nSEATING PLANE\n0.08 C\n145\n8\nPIN 1 ID0.1 C A B\n0.08 CTHERMAL PADEXPOSED\nNOTES: 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing    per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.SCALE  5.000\nwww.ti.comEXAMPLE BOARD LAYOUT\n0.07 MIN\nALL AROUND0.07 MAXALL AROUND8X (0.25)\n(2)\n(2.7)6X (0.5)(1.2)\n(0.2) VIA\nTYP(0.75)8X (0.7)\n(R0.05) TYP\n(0.35)WSON - 0.8 mm max height DRG0008A\nPLASTIC SMALL OUTLINE - NO LEAD\n4218885/A   03/2020SYMM\n1\n4 58\nLAND PATTERN EXAMPLE\nEXPOSED METAL SHOWN\nSCALE:20X\nNOTES: (continued) 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature    number SLUA271 (www.ti.com/lit/slua271).5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown    on this view. It is recommended that vias under paste be filled, plugged or tented.SYMM \nSOLDER MASKOPENING\nSOLDER MASKMETAL UNDER\nSOLDER MASK\nDEFINEDEXPOSED\nMETAL\nMETAL SOLDER MASKOPENING\nSOLDER MASK DETAILSNON SOLDER MASK\nDEFINED\n(PREFERRED)EXPOSED\nMETAL\nwww.ti.comEXAMPLE STENCIL DESIGN\n(R0.05) TYP8X (0.25)8X (0.7)\n(1.13)(1.79)\n(2.7)6X (0.5)WSON - 0.8 mm max height DRG0008A\nPLASTIC SMALL OUTLINE - NO LEAD\n4218885/A   03/2020\nNOTES: (continued)\n 6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate    design recommendations.  SOLDER PASTE EXAMPLE\nBASED ON 0.125 mm THICK STENCIL\n \nEXPOSED PAD\n 84% PRINTED SOLDER COVERAGE BY AREA\nSCALE:25XSYMM\n1\n4\n58METALTYP\nSYMM\nIMPORTANT NOTICE AND DISCLAIMER\nTI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE \nDESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES “AS IS” \nAND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY \nIMPLIED WARRANTIES OF MERCHANTABILIT Y, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD \nPARTY INTELLECTUAL PROPERTY RIGHTS.\nThese resources are intended for skilled developers designing with TI products. Y ou are solely responsible for (1) selecting the appropriate \nTI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable \nstandards, and any other safety, security, regulatory or other requirements.\nThese resources are subject to change without notice. TI grants you permission to use these resources only for development of an \napplication that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license \nis granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for , and you \nwill fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these \nresources.\nTI’s products are provided subject to TI’s Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with \nsuch TI products. TI’s provision of these resources does not expand or otherwise alter TI’s applicable warranties or warranty disclaimers for \nTI products.\nTI objects to and rejects any additional or different terms you may have proposed. IMPORTANT NOTICE\nMailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265\nCopyright © 202 2, Texas Instruments Incorporated\n'}]
!==============================================================================!
### Component Summary: INA826AIDGKR

#### Key Characteristics and Specifications:
- **Voltage Ratings:**
  - Single Supply: 3V to 36V
  - Dual Supply: ±1.5V to ±18V
  - Absolute Maximum Supply Voltage: ±20V

- **Current Ratings:**
  - Supply Current: 200 µA (typical)

- **Power Consumption:**
  - Quiescent Current: 200 µA (typical)

- **Operating Temperature Range:**
  - -40°C to +125°C

- **Package Type:**
  - Available in 8-pin VSSOP, SOIC, and WSON packages.

- **Special Features:**
  - Rail-to-rail output
  - Input common-mode range includes V–
  - Inputs protected up to ±40V
  - Low offset voltage: 150 µV (max)
  - High common-mode rejection ratio: 104 dB (min at G=10)
  - Gain drift: 1 ppm/°C (G=1), 35 ppm/°C (G>1)
  - Noise: 18 nV/√Hz (G≥100)
  - Bandwidth: 1 MHz (G=1), 60 kHz (G=100)

- **Moisture Sensitive Level (MSL):**
  - MSL Level 2, 260°C, 1 year (JEDEC J-STD-020E)

#### Description:
The INA826 is a precision instrumentation amplifier designed for low power consumption and high performance. It operates over a wide supply voltage range and features a single external resistor to set the gain from 1 to 1000. The device is optimized for excellent common-mode rejection and low offset voltage, making it suitable for various applications requiring precise signal amplification.

#### Typical Applications:
- **Analog Input Modules:** Used in data acquisition systems to amplify small signals.
- **Flow Transmitters:** For measuring flow rates in industrial applications.
- **Battery Testing:** To monitor battery performance and health.
- **LCD Testing:** For signal conditioning in display technologies.
- **Medical Equipment:** Such as electrocardiograms (ECG) and surgical devices.
- **Process Analytics:** Including pH, gas concentration, force, and humidity measurements.
- **Circuit Breakers:** In applications like ACB, MCCB, and VCB for monitoring and protection.

The INA826 is particularly well-suited for low-voltage applications due to its rail-to-rail output capability and low power consumption, making it ideal for portable and battery-operated devices.