Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2013.3 (lin64) Build 329390 Wed Oct 16 18:26:55 MDT 2013
| Date         : Wed Nov 13 21:05:37 2013
| Host         : centosMC running 64-bit CentOS release 6.4 (Final)
| Command      : report_control_sets -verbose -file jtag_dbg_block_wrapper_control_sets_placed.rpt
| Design       : jtag_dbg_block_wrapper
| Device       : xc7k325t
---------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+-------------------------------------------------------------------+-------+
|                               Status                              | Count |
+-------------------------------------------------------------------+-------+
| Number of unique control sets                                     |   661 |
| Minimum Number of register sites lost to control set restrictions |  2075 |
+-------------------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            5956 |         1991 |
| No           | No                    | Yes                    |             201 |           89 |
| No           | Yes                   | No                     |            2522 |         1078 |
| Yes          | No                    | No                     |            3722 |         1707 |
| Yes          | No                    | Yes                    |             259 |           62 |
| Yes          | Yes                   | No                     |            6502 |         2179 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+----------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                                   Clock Signal                                   |                                                                                                                                             Enable Signal                                                                                                                                             |                                                                                               Set/Reset Signal                                                                                              | Slice Load Count | Bel Load Count |
+----------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           | jtag_dbg_block_i/jtag_axi_debugger_ip_0/inst/genblk2_0.axi_data_mover_inst/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/p_27_out                                                                                                      | jtag_dbg_block_i/jtag_axi_debugger_ip_0/inst/genblk2_0.axi_data_mover_inst/U0/n_0_GEN_OUTPUT_REG[0].sig_output_data_reg[0][8]_i_1__0                                                                        |                1 |              1 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           | jtag_dbg_block_i/jtag_axi_debugger_ip_0/inst/genblk2_0.axi_data_mover_inst/U0/n_0_GEN_OUTPUT_REG[3].sig_output_data_reg[3][8]_i_2__0                                                                                                                                                                  | jtag_dbg_block_i/jtag_axi_debugger_ip_0/inst/genblk2_0.axi_data_mover_inst/U0/n_0_GEN_OUTPUT_REG[3].sig_output_data_reg[3][8]_i_1__0                                                                        |                1 |              1 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           | jtag_dbg_block_i/jtag_axi_debugger_ip_0/inst/genblk2_0.axi_data_mover_inst/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/p_23_out                                                                                                      | jtag_dbg_block_i/jtag_axi_debugger_ip_0/inst/genblk2_0.axi_data_mover_inst/U0/n_0_GEN_OUTPUT_REG[1].sig_output_data_reg[1][8]_i_1__0                                                                        |                1 |              1 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           | jtag_dbg_block_i/mig_7series_0/n_0_init_dec_cnt[5]_i_1                                                                                                                                                                                                                                                | jtag_dbg_block_i/mig_7series_0/u_ddr3_infrastructure/rstdiv0_sync_r1                                                                                                                                        |                1 |              1 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           | jtag_dbg_block_i/jtag_axi_debugger_ip_0/inst/genblk2_0.axi_data_mover_inst/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/p_19_out                                                                                                      | jtag_dbg_block_i/jtag_axi_debugger_ip_0/inst/genblk2_0.axi_data_mover_inst/U0/n_0_GEN_OUTPUT_REG[2].sig_output_data_reg[2][8]_i_1__0                                                                        |                1 |              1 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           | jtag_dbg_block_i/mig_7series_0/n_0_FSM_onehot_prbs_state_r[12]_i_1                                                                                                                                                                                                                                    | jtag_dbg_block_i/mig_7series_0/u_ddr3_infrastructure/rstdiv0_sync_r1                                                                                                                                        |                1 |              1 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           | jtag_dbg_block_i/mig_7series_0/n_0_wl_dqs_tap_count_r[0][4][5]_i_1                                                                                                                                                                                                                                    | jtag_dbg_block_i/mig_7series_0/n_0_u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__4                                                                                                                         |                1 |              1 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           | jtag_dbg_block_i/jtag_axi_debugger_ip_0/inst/genblk2_0.axi_data_mover_inst/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_wr_fifo                                                                                                                                |                                                                                                                                                                                                             |                1 |              1 |
|  dbg_hub/inst/bscan_inst/UPDATE                                                  |                                                                                                                                                                                                                                                                                                       | dbg_hub/inst/bscan_inst/AR[0]                                                                                                                                                                               |                1 |              1 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           | jtag_dbg_block_i/mig_7series_0/n_0_wl_dqs_tap_count_r[0][1][5]_i_1                                                                                                                                                                                                                                    | jtag_dbg_block_i/mig_7series_0/n_0_u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__8                                                                                                                         |                1 |              1 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           | jtag_dbg_block_i/mig_7series_0/n_0_wl_dqs_tap_count_r[0][1][5]_i_1                                                                                                                                                                                                                                    | jtag_dbg_block_i/mig_7series_0/n_0_u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__6                                                                                                                         |                1 |              1 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           |                                                                                                                                                                                                                                                                                                       | jtag_dbg_block_i/jtag_axi_debugger_ip_0/inst/u_jtag_axi_debugger_stream_data_if/u_mm2s_data_consume_axi4/u_jtag_axi_debug_fifo_x64/U0/n_0_ngwrdrst.grst.rd_rst_reg[2]_i_1                                   |                1 |              1 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           |                                                                                                                                                                                                                                                                                                       | jtag_dbg_block_i/jtag_axi_debugger_ip_0/inst/u_jtag_axi_debugger_stream_data_if/u_mm2s_data_consume_axi4/u_jtag_axi_debug_fifo_x64/U0/n_0_ngwrdrst.grst.wr_rst_reg[1]_i_1                                   |                1 |              1 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           |                                                                                                                                                                                                                                                                                                       | jtag_dbg_block_i/jtag_axi_debugger_ip_0/inst/u_jtag_axi_debugger_stream_data_if/u_s2mm_data_gen_axi4/u_jtag_axi_debug_fifo_x64/U0/rst_d2                                                                    |                1 |              1 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           |                                                                                                                                                                                                                                                                                                       | jtag_dbg_block_i/jtag_axi_debugger_ip_0/inst/u_jtag_axi_debugger_stream_data_if/u_s2mm_data_gen_axi4/u_jtag_axi_debug_fifo_x64/U0/n_0_ngwrdrst.grst.wr_rst_reg[1]_i_1                                       |                1 |              1 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           |                                                                                                                                                                                                                                                                                                       | jtag_dbg_block_i/jtag_axi_debugger_ip_0/inst/u_jtag_axi_debugger_stream_data_if/u_s2mm_data_gen_axi4/u_jtag_axi_debug_fifo_x64/U0/n_0_ngwrdrst.grst.rd_rst_reg[2]_i_1                                       |                1 |              1 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           | jtag_dbg_block_i/mig_7series_0/n_0_FSM_onehot_fine_adj_state_r[15]_i_1                                                                                                                                                                                                                                | jtag_dbg_block_i/mig_7series_0/n_0_u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep                                                                                                                            |                1 |              1 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           |                                                                                                                                                                                                                                                                                                       | dbg_hub/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd                                                                                                                                                  |                1 |              1 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           |                                                                                                                                                                                                                                                                                                       | jtag_dbg_block_i/jtag_axi_debugger_ip_0/inst/u_jtag_axi_debugger_stream_data_if/u_mm2s_data_consume_axi4_lite/u_jtag_axi_debug_fifo_x64/U0/n_0_ngwrdrst.grst.rd_rst_reg[2]_i_1                              |                1 |              1 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           |                                                                                                                                                                                                                                                                                                       | jtag_dbg_block_i/jtag_axi_debugger_ip_0/inst/u_jtag_axi_debugger_stream_data_if/u_mm2s_data_consume_axi4_lite/u_jtag_axi_debug_fifo_x64/U0/n_0_ngwrdrst.grst.wr_rst_reg[1]_i_1                              |                1 |              1 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           |                                                                                                                                                                                                                                                                                                       | dbg_hub/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req                                                                                                                                                    |                1 |              1 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           |                                                                                                                                                                                                                                                                                                       | jtag_dbg_block_i/jtag_axi_debugger_ip_0/inst/u_jtag_axi_debugger_stream_data_if/u_s2mm_data_gen_axi4_lite/u_jtag_axi_debug_fifo_x64/U0/rst_d2                                                               |                1 |              1 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           |                                                                                                                                                                                                                                                                                                       | jtag_dbg_block_i/jtag_axi_debugger_ip_0/inst/u_jtag_axi_debugger_stream_data_if/u_s2mm_data_gen_axi4_lite/u_jtag_axi_debug_fifo_x64/U0/n_0_ngwrdrst.grst.wr_rst_reg[1]_i_1                                  |                1 |              1 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           |                                                                                                                                                                                                                                                                                                       | jtag_dbg_block_i/jtag_axi_debugger_ip_0/inst/u_jtag_axi_debugger_stream_data_if/u_s2mm_data_gen_axi4_lite/u_jtag_axi_debug_fifo_x64/U0/n_0_ngwrdrst.grst.rd_rst_reg[2]_i_1                                  |                1 |              1 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           | jtag_dbg_block_i/mig_7series_0/n_0_FSM_onehot_ocal_state_r_reg[21]_i_1                                                                                                                                                                                                                                | jtag_dbg_block_i/mig_7series_0/n_0_u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__9                                                                                                                         |                1 |              1 |
|  dbg_hub/inst/u_bufr/idrck                                                       |                                                                                                                                                                                                                                                                                                       | dbg_hub/inst/U_ICON/U_CMD/O6[0]                                                                                                                                                                             |                2 |              2 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           | jtag_dbg_block_i/mig_7series_0/n_0_fine_inc[4][5]_i_1                                                                                                                                                                                                                                                 | jtag_dbg_block_i/mig_7series_0/n_0_u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__5                                                                                                                         |                1 |              2 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           | jtag_dbg_block_i/jtag_axi_debugger_ip_0/inst/genblk2_0.axi_data_mover_inst/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/sig_push_coelsc_reg                                                                                                                                                 | jtag_dbg_block_i/jtag_axi_debugger_ip_0/inst/genblk2_0.axi_data_mover_inst/U0/n_0_GEN_ENABLE_INDET_BTT.sig_coelsc_reg_empty_i_1                                                                             |                1 |              2 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           |                                                                                                                                                                                                                                                                                                       | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/n_0_ngwrdrst.grst.rd_rst_reg[2]_i_1                                     |                1 |              2 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           | jtag_dbg_block_i/mig_7series_0/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/load_stage2                                                                                                                                                                                                              |                                                                                                                                                                                                             |                1 |              2 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           | jtag_dbg_block_i/mig_7series_0/n_0_smallest[7][5]_i_1                                                                                                                                                                                                                                                 | jtag_dbg_block_i/mig_7series_0/n_0_u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__4                                                                                                                         |                2 |              2 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           | jtag_dbg_block_i/mig_7series_0/n_0_wl_dqs_tap_count_r[0][5][5]_i_1                                                                                                                                                                                                                                    | jtag_dbg_block_i/mig_7series_0/n_0_u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__7                                                                                                                         |                2 |              2 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           | jtag_dbg_block_i/mig_7series_0/n_0_fine_inc[3][5]_i_1                                                                                                                                                                                                                                                 | jtag_dbg_block_i/mig_7series_0/n_0_u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__5                                                                                                                         |                1 |              2 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           | jtag_dbg_block_i/mig_7series_0/n_0_fine_inc[2][5]_i_1                                                                                                                                                                                                                                                 | jtag_dbg_block_i/mig_7series_0/n_0_u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__5                                                                                                                         |                1 |              2 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           | jtag_dbg_block_i/mig_7series_0/n_0_fine_inc[1][5]_i_1                                                                                                                                                                                                                                                 | jtag_dbg_block_i/mig_7series_0/n_0_u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__5                                                                                                                         |                1 |              2 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           | jtag_dbg_block_i/jtag_axi_debugger_ip_0/inst/genblk2_0.axi_data_mover_inst/U0/n_0_GEN_DELAY_REG[0].sig_delay_data_reg[0][9]_i_2__0                                                                                                                                                                    | jtag_dbg_block_i/jtag_axi_debugger_ip_0/inst/genblk2_0.axi_data_mover_inst/U0/n_0_GEN_DELAY_REG[0].sig_delay_data_reg[0][9]_i_1__0                                                                          |                1 |              2 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           | jtag_dbg_block_i/jtag_axi_debugger_ip_0/inst/genblk2_0.axi_data_mover_inst/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/p_35_out                                                                                                      | jtag_dbg_block_i/jtag_axi_debugger_ip_0/inst/genblk2_0.axi_data_mover_inst/U0/n_0_GEN_DELAY_REG[1].sig_delay_data_reg[1][9]_i_1__0                                                                          |                1 |              2 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           | jtag_dbg_block_i/jtag_axi_debugger_ip_0/inst/genblk2_0.axi_data_mover_inst/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/p_31_out                                                                                                      | jtag_dbg_block_i/jtag_axi_debugger_ip_0/inst/genblk2_0.axi_data_mover_inst/U0/n_0_GEN_DELAY_REG[2].sig_delay_data_reg[2][9]_i_1__0                                                                          |                1 |              2 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           | jtag_dbg_block_i/mig_7series_0/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/load_stage1                                                                                                                                                                                                              |                                                                                                                                                                                                             |                1 |              2 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           |                                                                                                                                                                                                                                                                                                       | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[1]                                                                    |                1 |              2 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           | jtag_dbg_block_i/mig_7series_0/n_0_smallest[5][5]_i_1                                                                                                                                                                                                                                                 | jtag_dbg_block_i/mig_7series_0/n_0_u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__4                                                                                                                         |                2 |              2 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           | jtag_dbg_block_i/mig_7series_0/u_memc_ui_top_axi/u_axi_mc/r_push                                                                                                                                                                                                                                      |                                                                                                                                                                                                             |                1 |              2 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           | jtag_dbg_block_i/mig_7series_0/n_0_wl_dqs_tap_count_r[0][1][5]_i_1                                                                                                                                                                                                                                    | jtag_dbg_block_i/mig_7series_0/n_0_u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__9                                                                                                                         |                1 |              2 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           |                                                                                                                                                                                                                                                                                                       | dbg_hub/inst/U_ICON/U_CMD/O6[0]                                                                                                                                                                             |                2 |              2 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           | jtag_dbg_block_i/mig_7series_0/n_0_smallest[4][5]_i_1                                                                                                                                                                                                                                                 | jtag_dbg_block_i/mig_7series_0/n_0_u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__4                                                                                                                         |                2 |              2 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           | jtag_dbg_block_i/mig_7series_0/n_0_smallest[3][5]_i_1                                                                                                                                                                                                                                                 | jtag_dbg_block_i/mig_7series_0/n_0_u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__4                                                                                                                         |                2 |              2 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           |                                                                                                                                                                                                                                                                                                       | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/n_0_ngwrdrst.grst.wr_rst_reg[1]_i_1__0                                  |                1 |              2 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           | jtag_dbg_block_i/mig_7series_0/n_0_smallest[2][5]_i_1                                                                                                                                                                                                                                                 | jtag_dbg_block_i/mig_7series_0/n_0_u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__4                                                                                                                         |                2 |              2 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           | jtag_dbg_block_i/mig_7series_0/n_0_smallest[1][5]_i_1                                                                                                                                                                                                                                                 | jtag_dbg_block_i/mig_7series_0/n_0_u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__4                                                                                                                         |                2 |              2 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           | jtag_dbg_block_i/mig_7series_0/n_0_fine_inc[7][5]_i_1                                                                                                                                                                                                                                                 | jtag_dbg_block_i/mig_7series_0/n_0_u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__5                                                                                                                         |                1 |              2 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           | jtag_dbg_block_i/mig_7series_0/n_0_fine_inc[6][5]_i_1                                                                                                                                                                                                                                                 | jtag_dbg_block_i/mig_7series_0/n_0_u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__5                                                                                                                         |                1 |              2 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           | jtag_dbg_block_i/mig_7series_0/n_0_smallest[6][5]_i_1                                                                                                                                                                                                                                                 | jtag_dbg_block_i/mig_7series_0/n_0_u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__4                                                                                                                         |                2 |              2 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           | jtag_dbg_block_i/mig_7series_0/n_0_fine_inc[5][5]_i_1                                                                                                                                                                                                                                                 | jtag_dbg_block_i/mig_7series_0/n_0_u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__5                                                                                                                         |                1 |              2 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           | jtag_dbg_block_i/mig_7series_0/n_0_fine_inc[0][5]_i_1                                                                                                                                                                                                                                                 | jtag_dbg_block_i/mig_7series_0/n_0_u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__5                                                                                                                         |                1 |              2 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           | jtag_dbg_block_i/mig_7series_0/n_0_smallest[0][5]_i_1                                                                                                                                                                                                                                                 | jtag_dbg_block_i/mig_7series_0/n_0_u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__4                                                                                                                         |                2 |              2 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           | jtag_dbg_block_i/mig_7series_0/n_0_wl_dqs_tap_count_r[0][6][5]_i_1                                                                                                                                                                                                                                    | jtag_dbg_block_i/mig_7series_0/n_0_u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__5                                                                                                                         |                2 |              2 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           | jtag_dbg_block_i/jtag_axi_debugger_ip_0/inst/axi_data_mover_inst/U0/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_push_coelsc_reg                                                                                                                                                              | jtag_dbg_block_i/jtag_axi_debugger_ip_0/inst/axi_data_mover_inst/U0/n_0_sig_coelsc_reg_full_i_1                                                                                                             |                1 |              2 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           | jtag_dbg_block_i/jtag_axi_debugger_ip_0/inst/axi_data_mover_inst/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/sig_wr_fifo                                                                                                                   |                                                                                                                                                                                                             |                1 |              2 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           | jtag_dbg_block_i/jtag_axi_debugger_ip_0/inst/axi_data_mover_inst/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/sig_push_coelsc_reg                                                                                                                                                           | jtag_dbg_block_i/jtag_axi_debugger_ip_0/inst/axi_data_mover_inst/U0/n_0_GEN_ENABLE_INDET_BTT.sig_coelsc_reg_empty_i_1                                                                                       |                1 |              2 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           | jtag_dbg_block_i/jtag_axi_debugger_ip_0/inst/axi_data_mover_inst/U0/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_STATUS_CNTLR/sig_push_rd_sts_reg                                                                                                                                                           | jtag_dbg_block_i/jtag_axi_debugger_ip_0/inst/axi_data_mover_inst/U0/n_0_sig_rd_sts_reg_full_i_1                                                                                                             |                1 |              2 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           |                                                                                                                                                                                                                                                                                                       | jtag_dbg_block_i/jtag_axi_debugger_ip_0/inst/u_jtag_axi_debugger_stream_data_if/u_mm2s_data_consume_axi4_lite/u_jtag_axi_debug_fifo_x64/U0/rst_d2                                                           |                2 |              2 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           | jtag_dbg_block_i/jtag_axi_debugger_ip_0/inst/genblk2_0.axi_data_mover_inst/U0/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_STATUS_CNTLR/sig_push_rd_sts_reg                                                                                                                                                 | jtag_dbg_block_i/jtag_axi_debugger_ip_0/inst/genblk2_0.axi_data_mover_inst/U0/n_0_sig_rd_sts_reg_full_i_1                                                                                                   |                1 |              2 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           |                                                                                                                                                                                                                                                                                                       | jtag_dbg_block_i/jtag_axi_debugger_ip_0/inst/u_jtag_axi_debugger_stream_data_if/u_mm2s_data_consume_axi4/u_jtag_axi_debug_fifo_x64/U0/rst_d2                                                                |                1 |              2 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           | jtag_dbg_block_i/jtag_axi_debugger_ip_0/inst/genblk2_0.axi_data_mover_inst/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/sig_wr_fifo                                                                                                         |                                                                                                                                                                                                             |                1 |              2 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           | jtag_dbg_block_i/jtag_axi_debugger_ip_0/inst/genblk2_0.axi_data_mover_inst/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_set_push2wsc                                                                                                                                                       | jtag_dbg_block_i/jtag_axi_debugger_ip_0/inst/genblk2_0.axi_data_mover_inst/U0/n_0_sig_data2wsc_tag[3]_i_1                                                                                                   |                1 |              2 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           | jtag_dbg_block_i/jtag_axi_debugger_ip_0/inst/genblk2_0.axi_data_mover_inst/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_csm_pop_child_cmd                                                                                                                           | jtag_dbg_block_i/jtag_axi_debugger_ip_0/inst/genblk2_0.axi_data_mover_inst/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_mmap_reset_reg                                    |                2 |              2 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           | jtag_dbg_block_i/jtag_axi_debugger_ip_0/inst/genblk2_0.axi_data_mover_inst/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/sig_push_addr_reg1_out                                                                                                                                                    | jtag_dbg_block_i/jtag_axi_debugger_ip_0/inst/genblk2_0.axi_data_mover_inst/U0/n_0_sig_next_addr_reg[31]_i_1__0                                                                                              |                1 |              2 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           | jtag_dbg_block_i/jtag_axi_debugger_ip_0/inst/genblk2_0.axi_data_mover_inst/U0/n_0_GEN_INPUT_REG[1].sig_input_data_reg[1][9]_i_2__0                                                                                                                                                                    | jtag_dbg_block_i/jtag_axi_debugger_ip_0/inst/genblk2_0.axi_data_mover_inst/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/p_24_out            |                1 |              2 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           | jtag_dbg_block_i/jtag_axi_debugger_ip_0/inst/genblk2_0.axi_data_mover_inst/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/p_47_out                                                                                                      | jtag_dbg_block_i/jtag_axi_debugger_ip_0/inst/genblk2_0.axi_data_mover_inst/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/p_21_out            |                1 |              2 |
|  dbg_hub/inst/u_bufr/idrck                                                       |                                                                                                                                                                                                                                                                                                       | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/n_0_ngwrdrst.grst.wr_rst_reg[1]_i_1                                     |                1 |              2 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           | jtag_dbg_block_i/jtag_axi_debugger_ip_0/inst/genblk2_0.axi_data_mover_inst/U0/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_push_input_reg12_out                                                                                                                                                   | jtag_dbg_block_i/jtag_axi_debugger_ip_0/inst/genblk2_0.axi_data_mover_inst/U0/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_reset_reg                                              |                1 |              2 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           | jtag_dbg_block_i/jtag_axi_debugger_ip_0/inst/genblk2_0.axi_data_mover_inst/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/p_43_out                                                                                                      | jtag_dbg_block_i/jtag_axi_debugger_ip_0/inst/genblk2_0.axi_data_mover_inst/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/p_18_out            |                1 |              2 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           | jtag_dbg_block_i/jtag_axi_debugger_ip_0/inst/axi_data_mover_inst/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_csm_pop_child_cmd                                                                                                                                     | jtag_dbg_block_i/jtag_axi_debugger_ip_0/inst/axi_data_mover_inst/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_mmap_reset_reg                                              |                2 |              2 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           | jtag_dbg_block_i/jtag_axi_debugger_ip_0/inst/axi_data_mover_inst/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_set_push2wsc                                                                                                                                                                 | jtag_dbg_block_i/jtag_axi_debugger_ip_0/inst/axi_data_mover_inst/U0/n_0_sig_data2wsc_tag[3]_i_1                                                                                                             |                1 |              2 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           | jtag_dbg_block_i/jtag_axi_debugger_ip_0/inst/genblk2_0.axi_data_mover_inst/U0/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_push_coelsc_reg                                                                                                                                                    | jtag_dbg_block_i/jtag_axi_debugger_ip_0/inst/genblk2_0.axi_data_mover_inst/U0/n_0_sig_coelsc_reg_full_i_1                                                                                                   |                1 |              2 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           | jtag_dbg_block_i/jtag_axi_debugger_ip_0/inst/genblk2_0.axi_data_mover_inst/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/p_54_out                                                                                                      | jtag_dbg_block_i/jtag_axi_debugger_ip_0/inst/genblk2_0.axi_data_mover_inst/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/p_28_out            |                1 |              2 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           | jtag_dbg_block_i/mig_7series_0/n_0_rdlvl_dqs_tap_cnt_r[0][5][5]_i_1                                                                                                                                                                                                                                   | jtag_dbg_block_i/mig_7series_0/n_0_u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__11                                                                                                                        |                1 |              3 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           | jtag_dbg_block_i/mig_7series_0/n_0_wl_dqs_tap_count_r[0][2][5]_i_1                                                                                                                                                                                                                                    | jtag_dbg_block_i/mig_7series_0/n_0_u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__2                                                                                                                         |                2 |              3 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           | jtag_dbg_block_i/jtag_axi_debugger_ip_0/inst/genblk2_0.axi_data_mover_inst/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_push_dqual_reg                                                                                                                                                     | jtag_dbg_block_i/jtag_axi_debugger_ip_0/inst/genblk2_0.axi_data_mover_inst/U0/n_0_sig_next_calc_error_reg_i_1                                                                                               |                1 |              3 |
|  dbg_hub/inst/u_bufr/idrck                                                       | dbg_hub/inst/U_ICON/U_CMD/control_icon2xsdb[5]                                                                                                                                                                                                                                                        | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/AR[0]                                                                                                                                                       |                1 |              3 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           | jtag_dbg_block_i/mig_7series_0/n_0_rdlvl_dqs_tap_cnt_r[0][5][5]_i_1                                                                                                                                                                                                                                   | jtag_dbg_block_i/mig_7series_0/n_0_u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__10                                                                                                                        |                1 |              3 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           | jtag_dbg_block_i/mig_7series_0/n_0_prbs_dqs_cnt_r[3]_i_1                                                                                                                                                                                                                                              | jtag_dbg_block_i/mig_7series_0/n_0_u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep                                                                                                                            |                1 |              3 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           | jtag_dbg_block_i/mig_7series_0/n_0_wl_dqs_tap_count_r[0][0][5]_i_1                                                                                                                                                                                                                                    | jtag_dbg_block_i/mig_7series_0/n_0_u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__3                                                                                                                         |                3 |              3 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           | jtag_dbg_block_i/mig_7series_0/n_0_wl_dqs_tap_count_r[0][5][5]_i_1                                                                                                                                                                                                                                    | jtag_dbg_block_i/mig_7series_0/n_0_u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__9                                                                                                                         |                3 |              3 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           | jtag_dbg_block_i/mig_7series_0/n_0_wl_dqs_tap_count_r[0][3][5]_i_1                                                                                                                                                                                                                                    | jtag_dbg_block_i/mig_7series_0/n_0_u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__9                                                                                                                         |                2 |              3 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           | jtag_dbg_block_i/mig_7series_0/n_0_wl_dqs_tap_count_r[0][6][5]_i_1                                                                                                                                                                                                                                    | jtag_dbg_block_i/mig_7series_0/n_0_u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__2                                                                                                                         |                1 |              3 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           | jtag_dbg_block_i/mig_7series_0/n_0_wl_dqs_tap_count_r[0][7][5]_i_1                                                                                                                                                                                                                                    | jtag_dbg_block_i/mig_7series_0/n_0_u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__9                                                                                                                         |                2 |              3 |
|  dbg_hub/inst/u_bufr/idrck                                                       |                                                                                                                                                                                                                                                                                                       | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/n_0_ngwrdrst.grst.rd_rst_reg[2]_i_1__0                                  |                3 |              3 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           | jtag_dbg_block_i/mig_7series_0/n_0_wl_dqs_tap_count_r[0][4][5]_i_1                                                                                                                                                                                                                                    | jtag_dbg_block_i/mig_7series_0/n_0_u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__2                                                                                                                         |                1 |              3 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           | jtag_dbg_block_i/mig_7series_0/n_0_cal1_cnt_cpt_r[3]_i_1                                                                                                                                                                                                                                              | jtag_dbg_block_i/mig_7series_0/n_0_u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__12                                                                                                                        |                1 |              3 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           | jtag_dbg_block_i/jtag_axi_debugger_ip_0/inst/u_jtag_axi_debugger_stream_data_if/U_vio_axi_jtag_dbg/inst/rd_probe_out_width                                                                                                                                                                            | jtag_dbg_block_i/jtag_axi_debugger_ip_0/inst/u_jtag_axi_debugger_stream_data_if/U_vio_axi_jtag_dbg/inst/n_0_addr_count[3]_i_1                                                                               |                1 |              4 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           | jtag_dbg_block_i/jtag_axi_debugger_ip_0/inst/genblk2_0.u_axi_mm_to_axi_lite/n_0_axlen_cnt[3]_i_1__1                                                                                                                                                                                                   |                                                                                                                                                                                                             |                1 |              4 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           | jtag_dbg_block_i/mig_7series_0/n_0_cnt_dqs_r[3]_i_1                                                                                                                                                                                                                                                   | jtag_dbg_block_i/mig_7series_0/n_0_u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__12                                                                                                                        |                2 |              4 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           | jtag_dbg_block_i/mig_7series_0/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/stable_rise_stg3_cnt0                                                                                                                                                     | jtag_dbg_block_i/mig_7series_0/n_0_stable_rise_stg3_cnt[3]_i_1                                                                                                                                              |                1 |              4 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           | jtag_dbg_block_i/jtag_axi_debugger_ip_0/inst/u_jtag_axi_debugger_stream_data_if/U_vio_axi_jtag_dbg/inst/DECODER_INST/wr_control_reg                                                                                                                                                                   | dbg_hub/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/SL_IPORT0_O[0]                                                                                                                                                |                2 |              4 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           | jtag_dbg_block_i/mig_7series_0/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/stable_cnt                                                                                                                                                                     | jtag_dbg_block_i/mig_7series_0/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/stable_cnt0                                                                          |                2 |              4 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           | jtag_dbg_block_i/jtag_axi_debugger_ip_0/inst/axi_data_mover_inst/U0/n_0_sig_token_cntr[3]_i_1                                                                                                                                                                                                         | jtag_dbg_block_i/jtag_axi_debugger_ip_0/inst/axi_data_mover_inst/U0/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/sig_stream_rst                                                                                        |                2 |              4 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           | jtag_dbg_block_i/mig_7series_0/n_0_cnt_read[3]_i_1__0                                                                                                                                                                                                                                                 | jtag_dbg_block_i/mig_7series_0/u_memc_ui_top_axi/u_axi_mc/areset_d1                                                                                                                                         |                1 |              4 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           | jtag_dbg_block_i/mig_7series_0/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/count0                                                                                                                                                                    | jtag_dbg_block_i/mig_7series_0/n_0_count[3]_i_1                                                                                                                                                             |                1 |              4 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           | jtag_dbg_block_i/jtag_axi_debugger_ip_0/inst/axi_data_mover_inst/U0/n_0_sig_wdc_statcnt[3]_i_1                                                                                                                                                                                                        | jtag_dbg_block_i/jtag_axi_debugger_ip_0/inst/axi_data_mover_inst/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/sig_stream_rst                                                                                        |                1 |              4 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           | jtag_dbg_block_i/mig_7series_0/n_0_cnt_shift_r[3]_i_2                                                                                                                                                                                                                                                 | jtag_dbg_block_i/mig_7series_0/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/cnt_shift_r0__0                                                                                    |                1 |              4 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           | jtag_dbg_block_i/mig_7series_0/u_memc_ui_top_axi/u_ui_top/wr_accepted                                                                                                                                                                                                                                 | jtag_dbg_block_i/mig_7series_0/n_0_u_memc_ui_top_axi/reset_reg                                                                                                                                              |                1 |              4 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           | jtag_dbg_block_i/jtag_axi_debugger_ip_0/inst/axi_data_mover_inst/U0/n_0_INCLUDE_PACKING.lsig_0ffset_cntr[3]_i_1                                                                                                                                                                                       | jtag_dbg_block_i/jtag_axi_debugger_ip_0/inst/axi_data_mover_inst/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/sig_stream_rst                                                                                        |                2 |              4 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           | jtag_dbg_block_i/jtag_axi_debugger_ip_0/inst/axi_data_mover_inst/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/p_15_out                                                                                                                                                 | jtag_dbg_block_i/jtag_axi_debugger_ip_0/inst/axi_data_mover_inst/U0/n_0_GEN_INCLUDE_DRE.lsig_pull_strt_offset_reg[3]_i_1                                                                                    |                2 |              4 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           | jtag_dbg_block_i/jtag_axi_debugger_ip_0/inst/axi_data_mover_inst/U0/n_0_GEN_INCLUDE_DRE.lsig_push_strt_offset_reg[3]_i_1                                                                                                                                                                              | jtag_dbg_block_i/jtag_axi_debugger_ip_0/inst/axi_data_mover_inst/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/sig_stream_rst                                                                                        |                1 |              4 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           | jtag_dbg_block_i/mig_7series_0/n_0_wl_dqs_tap_count_r[0][6][5]_i_1                                                                                                                                                                                                                                    | jtag_dbg_block_i/mig_7series_0/n_0_u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__4                                                                                                                         |                2 |              4 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           | jtag_dbg_block_i/mig_7series_0/n_0_fine_inc[0][5]_i_1                                                                                                                                                                                                                                                 | jtag_dbg_block_i/mig_7series_0/n_0_u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__6                                                                                                                         |                1 |              4 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           | jtag_dbg_block_i/mig_7series_0/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/detect_rd_cnt0                                                                                                                                                   | jtag_dbg_block_i/mig_7series_0/n_0_detect_rd_cnt[3]_i_1                                                                                                                                                     |                1 |              4 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           | jtag_dbg_block_i/jtag_axi_debugger_ip_0/inst/genblk2_0.axi_data_mover_inst/U0/n_0_sig_child_addr_cntr_lsh[0]_i_1                                                                                                                                                                                      | jtag_dbg_block_i/jtag_axi_debugger_ip_0/inst/genblk2_0.axi_data_mover_inst/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_mmap_reset_reg                                    |                1 |              4 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           | jtag_dbg_block_i/jtag_axi_debugger_ip_0/inst/genblk2_0.axi_data_mover_inst/U0/n_0_sig_wdc_statcnt[3]_i_1                                                                                                                                                                                              | jtag_dbg_block_i/jtag_axi_debugger_ip_0/inst/genblk2_0.axi_data_mover_inst/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/sig_stream_rst                                                                              |                1 |              4 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           | jtag_dbg_block_i/mig_7series_0/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wait_cnt0                                                                                                                                                                      | jtag_dbg_block_i/mig_7series_0/n_0_wait_cnt[3]_i_1                                                                                                                                                          |                2 |              4 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           | jtag_dbg_block_i/jtag_axi_debugger_ip_0/inst/genblk2_0.axi_data_mover_inst/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/sig_good_strm_dbeat1_out                                                                                                                          | jtag_dbg_block_i/jtag_axi_debugger_ip_0/inst/genblk2_0.axi_data_mover_inst/U0/n_0_sig_burst_dbeat_cntr[3]_i_1                                                                                               |                1 |              4 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           | jtag_dbg_block_i/mig_7series_0/n_0_pi_dqs_found_all_bank[2]_i_1                                                                                                                                                                                                                                       | jtag_dbg_block_i/mig_7series_0/n_0_u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__1                                                                                                                         |                2 |              4 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           | jtag_dbg_block_i/mig_7series_0/n_0_FSM_onehot_tempmon_state[3]_i_1                                                                                                                                                                                                                                    | jtag_dbg_block_i/mig_7series_0/n_0_u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__12                                                                                                                        |                2 |              4 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           | jtag_dbg_block_i/mig_7series_0/n_0_gen_byte_sel_div1.byte_sel_cnt[3]_i_2                                                                                                                                                                                                                              | jtag_dbg_block_i/mig_7series_0/n_0_gen_byte_sel_div1.byte_sel_cnt[3]_i_1                                                                                                                                    |                2 |              4 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           | jtag_dbg_block_i/mig_7series_0/u_memc_ui_top_axi/wr_data_en                                                                                                                                                                                                                                           | jtag_dbg_block_i/mig_7series_0/n_0_u_memc_ui_top_axi/reset_reg                                                                                                                                              |                1 |              4 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           | jtag_dbg_block_i/mig_7series_0/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0                                                                                | jtag_dbg_block_i/mig_7series_0/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ofifo_rst                      |                1 |              4 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           | jtag_dbg_block_i/mig_7series_0/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/wait_cnt_r0                                                                                                                                                                                  | jtag_dbg_block_i/mig_7series_0/n_0_wait_cnt_r[3]_i_1__1                                                                                                                                                     |                1 |              4 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           | jtag_dbg_block_i/jtag_axi_debugger_ip_0/inst/genblk2_0.axi_data_mover_inst/U0/n_0_sig_token_cntr[3]_i_1                                                                                                                                                                                               | jtag_dbg_block_i/jtag_axi_debugger_ip_0/inst/genblk2_0.axi_data_mover_inst/U0/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/sig_stream_rst                                                                              |                1 |              4 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           | jtag_dbg_block_i/jtag_axi_debugger_ip_0/inst/genblk2_0.axi_data_mover_inst/U0/n_0_INCLUDE_DRE_CNTL.sig_dre_src_align_reg[1]_i_1                                                                                                                                                                       | jtag_dbg_block_i/jtag_axi_debugger_ip_0/inst/genblk2_0.axi_data_mover_inst/U0/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/sig_stream_rst                                                                              |                1 |              4 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           | jtag_dbg_block_i/jtag_axi_debugger_ip_0/inst/u_jtag_axi_debugger_stream_data_if/U_vio_axi_jtag_dbg/inst/n_0_data_int[3]_i_1                                                                                                                                                                           | jtag_dbg_block_i/jtag_axi_debugger_ip_0/inst/u_jtag_axi_debugger_stream_data_if/U_vio_axi_jtag_dbg/inst/n_0_data_int[3]_i_1__0                                                                              |                2 |              4 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           | jtag_dbg_block_i/jtag_axi_debugger_ip_0/inst/u_jtag_axi_debugger_stream_data_if/U_vio_axi_jtag_dbg/inst/n_0_data_int[3]_i_2                                                                                                                                                                           | jtag_dbg_block_i/jtag_axi_debugger_ip_0/inst/u_jtag_axi_debugger_stream_data_if/U_vio_axi_jtag_dbg/inst/n_0_data_int[3]_i_1__0                                                                              |                1 |              4 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           | jtag_dbg_block_i/mig_7series_0/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/stable_fall_stg3_cnt0                                                                                                                                                     | jtag_dbg_block_i/mig_7series_0/n_0_stable_rise_stg3_cnt[3]_i_1                                                                                                                                              |                1 |              4 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           | jtag_dbg_block_i/mig_7series_0/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0                                                                                | jtag_dbg_block_i/mig_7series_0/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ofifo_rst                      |                1 |              4 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           | jtag_dbg_block_i/mig_7series_0/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0                                                                                | jtag_dbg_block_i/mig_7series_0/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ofifo_rst                      |                1 |              4 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           | jtag_dbg_block_i/mig_7series_0/n_0_wrcal_dqs_cnt_r[3]_i_1                                                                                                                                                                                                                                             | jtag_dbg_block_i/mig_7series_0/n_0_u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__1                                                                                                                         |                2 |              4 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           | jtag_dbg_block_i/mig_7series_0/n_0_cal2_state_r[3]_i_1                                                                                                                                                                                                                                                | jtag_dbg_block_i/mig_7series_0/n_0_u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__1                                                                                                                         |                2 |              4 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           | jtag_dbg_block_i/mig_7series_0/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr0                                                                                | jtag_dbg_block_i/mig_7series_0/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst                      |                1 |              4 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           |                                                                                                                                                                                                                                                                                                       | jtag_dbg_block_i/mig_7series_0/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/A_rst_primitives                                               |                4 |              4 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           | jtag_dbg_block_i/mig_7series_0/n_0_fine_inc[1][5]_i_1                                                                                                                                                                                                                                                 | jtag_dbg_block_i/mig_7series_0/n_0_u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__6                                                                                                                         |                2 |              4 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           | jtag_dbg_block_i/mig_7series_0/n_0_fine_inc[2][5]_i_1                                                                                                                                                                                                                                                 | jtag_dbg_block_i/mig_7series_0/n_0_u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__6                                                                                                                         |                2 |              4 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           | jtag_dbg_block_i/mig_7series_0/n_0_fine_inc[3][5]_i_1                                                                                                                                                                                                                                                 | jtag_dbg_block_i/mig_7series_0/n_0_u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__6                                                                                                                         |                2 |              4 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           | jtag_dbg_block_i/mig_7series_0/n_0_wl_dqs_tap_count_r[0][5][5]_i_1                                                                                                                                                                                                                                    | jtag_dbg_block_i/mig_7series_0/n_0_u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__8                                                                                                                         |                3 |              4 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           |                                                                                                                                                                                                                                                                                                       | jtag_dbg_block_i/mig_7series_0/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/A_rst_primitives                                               |                4 |              4 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           | jtag_dbg_block_i/mig_7series_0/n_0_fine_inc[4][5]_i_1                                                                                                                                                                                                                                                 | jtag_dbg_block_i/mig_7series_0/n_0_u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__6                                                                                                                         |                1 |              4 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           | jtag_dbg_block_i/mig_7series_0/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0                                                                                | jtag_dbg_block_i/mig_7series_0/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ofifo_rst                      |                1 |              4 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           |                                                                                                                                                                                                                                                                                                       | jtag_dbg_block_i/mig_7series_0/n_0_incdec_wait_cnt[3]_i_1                                                                                                                                                   |                1 |              4 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           | jtag_dbg_block_i/mig_7series_0/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0                                                                                | jtag_dbg_block_i/mig_7series_0/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst                      |                1 |              4 |
|  dbg_hub/inst/u_bufr/idrck                                                       |                                                                                                                                                                                                                                                                                                       | dbg_hub/inst/U_ICON/U_CMD/I7[0]                                                                                                                                                                             |                1 |              4 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           |                                                                                                                                                                                                                                                                                                       | jtag_dbg_block_i/mig_7series_0/n_0_u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep                                                                                                                            |                2 |              4 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           |                                                                                                                                                                                                                                                                                                       | jtag_dbg_block_i/mig_7series_0/n_0_tap_inc_wait_cnt[3]_i_1                                                                                                                                                  |                2 |              4 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           | jtag_dbg_block_i/mig_7series_0/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr0                                                                                | jtag_dbg_block_i/mig_7series_0/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ofifo_rst                      |                1 |              4 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           | jtag_dbg_block_i/mig_7series_0/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr0                                                                                | jtag_dbg_block_i/mig_7series_0/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ofifo_rst                      |                1 |              4 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           | jtag_dbg_block_i/mig_7series_0/n_0_wrcal_wr_cnt[3]_i_2                                                                                                                                                                                                                                                | jtag_dbg_block_i/mig_7series_0/n_0_wrcal_wr_cnt[3]_i_1                                                                                                                                                      |                2 |              4 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           | jtag_dbg_block_i/mig_7series_0/n_0_reg_ctrl_cnt_r[3]_i_2                                                                                                                                                                                                                                              | jtag_dbg_block_i/mig_7series_0/n_0_reg_ctrl_cnt_r[3]_i_1                                                                                                                                                    |                1 |              4 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           | jtag_dbg_block_i/mig_7series_0/n_0_oclk_wr_cnt[3]_i_2                                                                                                                                                                                                                                                 | jtag_dbg_block_i/mig_7series_0/n_0_oclk_wr_cnt[3]_i_1                                                                                                                                                       |                2 |              4 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           | jtag_dbg_block_i/mig_7series_0/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr0                                                                                | jtag_dbg_block_i/mig_7series_0/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst                      |                1 |              4 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           | jtag_dbg_block_i/mig_7series_0/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr0                                                                                | jtag_dbg_block_i/mig_7series_0/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ofifo_rst                      |                2 |              4 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           | jtag_dbg_block_i/mig_7series_0/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr0                                                                                | jtag_dbg_block_i/mig_7series_0/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ofifo_rst                      |                1 |              4 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           | jtag_dbg_block_i/mig_7series_0/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr0                                                                                | jtag_dbg_block_i/mig_7series_0/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ofifo_rst                      |                1 |              4 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           | jtag_dbg_block_i/mig_7series_0/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/num_refresh0                                                                                                                                                                                  | jtag_dbg_block_i/mig_7series_0/n_0_num_refresh[3]_i_1                                                                                                                                                       |                1 |              4 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           | jtag_dbg_block_i/mig_7series_0/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0                                                                                | jtag_dbg_block_i/mig_7series_0/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ofifo_rst                      |                1 |              4 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           | jtag_dbg_block_i/mig_7series_0/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0                                                                                | jtag_dbg_block_i/mig_7series_0/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ofifo_rst                      |                1 |              4 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           | jtag_dbg_block_i/mig_7series_0/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0                                                                                | jtag_dbg_block_i/mig_7series_0/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst                      |                1 |              4 |
|  dbg_hub/inst/u_bufr/idrck                                                       | dbg_hub/inst/U_ICON/U_CMD/control_icon2xsdb[1]                                                                                                                                                                                                                                                        |                                                                                                                                                                                                             |                1 |              4 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           | jtag_dbg_block_i/mig_7series_0/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0                                                                                | jtag_dbg_block_i/mig_7series_0/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ofifo_rst                      |                2 |              4 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           | jtag_dbg_block_i/mig_7series_0/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0                                                                                | jtag_dbg_block_i/mig_7series_0/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ofifo_rst                      |                1 |              4 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           | jtag_dbg_block_i/mig_7series_0/n_0_wait_cnt_r[3]_i_2__1                                                                                                                                                                                                                                               | jtag_dbg_block_i/mig_7series_0/n_0_wait_cnt_r[3]_i_1                                                                                                                                                        |                1 |              4 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           | jtag_dbg_block_i/mig_7series_0/n_0_smallest[7][5]_i_1                                                                                                                                                                                                                                                 | jtag_dbg_block_i/mig_7series_0/n_0_u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__5                                                                                                                         |                2 |              4 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           | jtag_dbg_block_i/mig_7series_0/n_0_smallest[6][5]_i_1                                                                                                                                                                                                                                                 | jtag_dbg_block_i/mig_7series_0/n_0_u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__5                                                                                                                         |                2 |              4 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           | jtag_dbg_block_i/mig_7series_0/n_0_smallest[5][5]_i_1                                                                                                                                                                                                                                                 | jtag_dbg_block_i/mig_7series_0/n_0_u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__5                                                                                                                         |                3 |              4 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           | jtag_dbg_block_i/mig_7series_0/n_0_stg3_tap_cnt[4]_i_2                                                                                                                                                                                                                                                | jtag_dbg_block_i/mig_7series_0/n_0_stg3_tap_cnt[4]_i_1                                                                                                                                                      |                2 |              4 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           |                                                                                                                                                                                                                                                                                                       | jtag_dbg_block_i/mig_7series_0/n_0_wait_state_cnt_r[3]_i_1                                                                                                                                                  |                1 |              4 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           | jtag_dbg_block_i/mig_7series_0/n_0_smallest[4][5]_i_1                                                                                                                                                                                                                                                 | jtag_dbg_block_i/mig_7series_0/n_0_u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__5                                                                                                                         |                2 |              4 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           | jtag_dbg_block_i/mig_7series_0/n_0_smallest[3][5]_i_1                                                                                                                                                                                                                                                 | jtag_dbg_block_i/mig_7series_0/n_0_u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__5                                                                                                                         |                3 |              4 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           | jtag_dbg_block_i/mig_7series_0/n_0_sync_cntr[3]_i_2                                                                                                                                                                                                                                                   | jtag_dbg_block_i/mig_7series_0/temp_mon_enabled.u_tempmon/sync_cntr0                                                                                                                                        |                1 |              4 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           | jtag_dbg_block_i/mig_7series_0/n_0_smallest[2][5]_i_1                                                                                                                                                                                                                                                 | jtag_dbg_block_i/mig_7series_0/n_0_u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__5                                                                                                                         |                2 |              4 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           | jtag_dbg_block_i/mig_7series_0/n_0_smallest[1][5]_i_1                                                                                                                                                                                                                                                 | jtag_dbg_block_i/mig_7series_0/n_0_u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__5                                                                                                                         |                2 |              4 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           | jtag_dbg_block_i/mig_7series_0/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr0                                                                                | jtag_dbg_block_i/mig_7series_0/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ofifo_rst                      |                1 |              4 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           | jtag_dbg_block_i/mig_7series_0/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr0                                                                                | jtag_dbg_block_i/mig_7series_0/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ofifo_rst                      |                1 |              4 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD2/n_0_stat_reg_ld_reg[1]                                                                                                                                                                                                                                |                                                                                                                                                                                                             |                2 |              4 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           | jtag_dbg_block_i/mig_7series_0/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr0                                                                                | jtag_dbg_block_i/mig_7series_0/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ofifo_rst                      |                1 |              4 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           | jtag_dbg_block_i/mig_7series_0/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0                                                                                | jtag_dbg_block_i/mig_7series_0/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ofifo_rst                      |                2 |              4 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           | jtag_dbg_block_i/mig_7series_0/n_0_fine_inc[5][5]_i_1                                                                                                                                                                                                                                                 | jtag_dbg_block_i/mig_7series_0/n_0_u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__6                                                                                                                         |                3 |              4 |
|  dbg_hub/inst/u_bufr/idrck                                                       |                                                                                                                                                                                                                                                                                                       | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD5/SR[0]                                                                                                                                                       |                1 |              4 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           | jtag_dbg_block_i/mig_7series_0/n_0_smallest[0][5]_i_1                                                                                                                                                                                                                                                 | jtag_dbg_block_i/mig_7series_0/n_0_u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__5                                                                                                                         |                3 |              4 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           | jtag_dbg_block_i/mig_7series_0/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr0                                                                                | jtag_dbg_block_i/mig_7series_0/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ofifo_rst                      |                1 |              4 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           | jtag_dbg_block_i/mig_7series_0/n_0_fine_inc[6][5]_i_1                                                                                                                                                                                                                                                 | jtag_dbg_block_i/mig_7series_0/n_0_u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__6                                                                                                                         |                2 |              4 |
|  jtag_dbg_block_i/mig_7series_0/n_0_u_iodelay_ctrl/clk_ref_noibuf.u_bufg_clk_ref | jtag_dbg_block_i/mig_7series_0/n_0_FSM_onehot_xadc_supplied_temperature.tempmon_state[3]_i_1                                                                                                                                                                                                          | jtag_dbg_block_i/mig_7series_0/temp_mon_enabled.u_tempmon/rst_r2                                                                                                                                            |                2 |              4 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           | jtag_dbg_block_i/mig_7series_0/n_0_fine_inc[7][5]_i_1                                                                                                                                                                                                                                                 | jtag_dbg_block_i/mig_7series_0/n_0_u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__6                                                                                                                         |                2 |              4 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           |                                                                                                                                                                                                                                                                                                       | jtag_dbg_block_i/mig_7series_0/n_0_wait_cnt_r[3]_i_1__0                                                                                                                                                     |                1 |              4 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           | jtag_dbg_block_i/mig_7series_0/n_0_idelay_tap_cnt_r[0][7][4]_i_1                                                                                                                                                                                                                                      | jtag_dbg_block_i/mig_7series_0/u_ddr3_infrastructure/rstdiv0_sync_r1                                                                                                                                        |                1 |              5 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           | jtag_dbg_block_i/jtag_axi_debugger_ip_0/inst/axi_data_mover_inst/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_s_ready_dup                                                                                      | jtag_dbg_block_i/jtag_axi_debugger_ip_0/inst/axi_data_mover_inst/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/sig_stream_rst                                                                                        |                3 |              5 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           |                                                                                                                                                                                                                                                                                                       | jtag_dbg_block_i/mig_7series_0/n_0_not_empty_wait_cnt[4]_i_1                                                                                                                                                |                1 |              5 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           | jtag_dbg_block_i/mig_7series_0/n_0_entry_cnt[4]_i_1__4                                                                                                                                                                                                                                                | jtag_dbg_block_i/mig_7series_0/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ofifo_rst                      |                2 |              5 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           | jtag_dbg_block_i/mig_7series_0/n_0_entry_cnt[4]_i_1__0                                                                                                                                                                                                                                                | jtag_dbg_block_i/mig_7series_0/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ofifo_rst                      |                2 |              5 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           | jtag_dbg_block_i/mig_7series_0/n_0_entry_cnt[4]_i_1__3                                                                                                                                                                                                                                                | jtag_dbg_block_i/mig_7series_0/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst                      |                2 |              5 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           | jtag_dbg_block_i/mig_7series_0/n_0_entry_cnt[4]_i_1__5                                                                                                                                                                                                                                                | jtag_dbg_block_i/mig_7series_0/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ofifo_rst                      |                2 |              5 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           | jtag_dbg_block_i/mig_7series_0/n_0_idelay_tap_cnt_r[0][0][4]_i_1                                                                                                                                                                                                                                      | jtag_dbg_block_i/mig_7series_0/n_0_u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__15                                                                                                                        |                3 |              5 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           | jtag_dbg_block_i/mig_7series_0/n_0_entry_cnt[4]_i_1__6                                                                                                                                                                                                                                                | jtag_dbg_block_i/mig_7series_0/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ofifo_rst                      |                1 |              5 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           |                                                                                                                                                                                                                                                                                                       | jtag_dbg_block_i/jtag_axi_debugger_ip_0/inst/u_jtag_axi_debugger_stream_data_if/U_vio_axi_jtag_dbg/inst/U_XSDB_SLAVE/n_0_reg_do[15]_i_1                                                                     |                2 |              5 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           |                                                                                                                                                                                                                                                                                                       | jtag_dbg_block_i/jtag_axi_debugger_ip_0/inst/u_jtag_axi_debugger_stream_data_if/u_mm2s_data_consume_axi4_lite/u_jtag_axi_debug_fifo_x64/U0/clear                                                            |                4 |              5 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           | jtag_dbg_block_i/mig_7series_0/n_0_entry_cnt[4]_i_1                                                                                                                                                                                                                                                   | jtag_dbg_block_i/mig_7series_0/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst                      |                2 |              5 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           | jtag_dbg_block_i/jtag_axi_debugger_ip_0/inst/genblk2_0.axi_data_mover_inst/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_data_reg_out_en                                                                                                                             | jtag_dbg_block_i/jtag_axi_debugger_ip_0/inst/genblk2_0.axi_data_mover_inst/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_data_reg_out0                                     |                3 |              5 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           | jtag_dbg_block_i/mig_7series_0/n_0_entry_cnt[4]_i_1__1                                                                                                                                                                                                                                                | jtag_dbg_block_i/mig_7series_0/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ofifo_rst                      |                2 |              5 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           |                                                                                                                                                                                                                                                                                                       | jtag_dbg_block_i/jtag_axi_debugger_ip_0/inst/u_jtag_axi_debugger_stream_data_if/u_s2mm_data_gen_axi4_lite/u_jtag_axi_debug_fifo_x64/U0/clear                                                                |                3 |              5 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           |                                                                                                                                                                                                                                                                                                       | jtag_dbg_block_i/jtag_axi_debugger_ip_0/inst/u_jtag_axi_debugger_stream_data_if/u_s2mm_data_gen_axi4/u_jtag_axi_debug_fifo_x64/U0/clear                                                                     |                3 |              5 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           | jtag_dbg_block_i/jtag_axi_debugger_ip_0/inst/genblk2_0.axi_data_mover_inst/U0/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO/sig_wr_fifo                                                                                                              |                                                                                                                                                                                                             |                2 |              5 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           | jtag_dbg_block_i/mig_7series_0/n_0_idelay_tap_cnt_r[0][6][4]_i_1                                                                                                                                                                                                                                      | jtag_dbg_block_i/mig_7series_0/n_0_u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__15                                                                                                                        |                1 |              5 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           |                                                                                                                                                                                                                                                                                                       | jtag_dbg_block_i/jtag_axi_debugger_ip_0/inst/u_jtag_axi_debugger_stream_data_if/u_mm2s_data_consume_axi4/u_jtag_axi_debug_fifo_x64/U0/clear                                                                 |                3 |              5 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           | jtag_dbg_block_i/mig_7series_0/n_0_entry_cnt[4]_i_1__2                                                                                                                                                                                                                                                | jtag_dbg_block_i/mig_7series_0/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ofifo_rst                      |                2 |              5 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           | jtag_dbg_block_i/mig_7series_0/n_0_gen_track_left_edge[1].pb_cnt_eye_size_r[1][4]_i_2                                                                                                                                                                                                                 | jtag_dbg_block_i/mig_7series_0/n_0_gen_track_left_edge[1].pb_cnt_eye_size_r[1][4]_i_1                                                                                                                       |                1 |              5 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           | jtag_dbg_block_i/mig_7series_0/n_0_gen_track_left_edge[0].pb_cnt_eye_size_r[0][4]_i_2                                                                                                                                                                                                                 | jtag_dbg_block_i/mig_7series_0/n_0_gen_track_left_edge[0].pb_cnt_eye_size_r[0][4]_i_1                                                                                                                       |                1 |              5 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           | jtag_dbg_block_i/mig_7series_0/n_0_idelay_tap_cnt_r[0][2][4]_i_1                                                                                                                                                                                                                                      | jtag_dbg_block_i/mig_7series_0/n_0_u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__15                                                                                                                        |                1 |              5 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           | jtag_dbg_block_i/mig_7series_0/n_0_wl_state_r[4]_i_1                                                                                                                                                                                                                                                  | jtag_dbg_block_i/mig_7series_0/n_0_u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__7                                                                                                                         |                4 |              5 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           | jtag_dbg_block_i/mig_7series_0/n_0_idel_dec_cnt_reg[4]_i_1                                                                                                                                                                                                                                            | jtag_dbg_block_i/mig_7series_0/n_0_u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__10                                                                                                                        |                2 |              5 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           | jtag_dbg_block_i/mig_7series_0/n_0_wl_dqs_tap_count_r[0][4][5]_i_1                                                                                                                                                                                                                                    | jtag_dbg_block_i/mig_7series_0/n_0_u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__6                                                                                                                         |                2 |              5 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           | jtag_dbg_block_i/mig_7series_0/n_0_idelay_tap_cnt_r[0][1][4]_i_1                                                                                                                                                                                                                                      | jtag_dbg_block_i/mig_7series_0/u_ddr3_infrastructure/rstdiv0_sync_r1                                                                                                                                        |                3 |              5 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           |                                                                                                                                                                                                                                                                                                       | jtag_dbg_block_i/mig_7series_0/n_0_maint_controller.maint_wip_r_lcl_i_1                                                                                                                                     |                3 |              5 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           | jtag_dbg_block_i/mig_7series_0/n_0_idelay_tap_cnt_r[0][5][4]_i_1                                                                                                                                                                                                                                      | jtag_dbg_block_i/mig_7series_0/u_ddr3_infrastructure/rstdiv0_sync_r1                                                                                                                                        |                2 |              5 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           |                                                                                                                                                                                                                                                                                                       | jtag_dbg_block_i/mig_7series_0/n_0_cal1_wait_cnt_r[4]_i_1                                                                                                                                                   |                1 |              5 |
|  jtag_dbg_block_i/mig_7series_0/n_0_u_iodelay_ctrl/clk_ref_noibuf.u_bufg_clk_ref |                                                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                             |                3 |              5 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           | jtag_dbg_block_i/mig_7series_0/n_0_u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/cal1_dlyce_dq_r_reg                                                                                                                                                                      | jtag_dbg_block_i/mig_7series_0/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/idelay_tap_limit_r0                                                                                |                1 |              5 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           | jtag_dbg_block_i/mig_7series_0/n_0_gen_track_left_edge[7].pb_cnt_eye_size_r[7][4]_i_2                                                                                                                                                                                                                 | jtag_dbg_block_i/mig_7series_0/n_0_gen_track_left_edge[7].pb_cnt_eye_size_r[7][4]_i_1                                                                                                                       |                1 |              5 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           | jtag_dbg_block_i/mig_7series_0/n_0_wl_dqs_tap_count_r[0][1][5]_i_1                                                                                                                                                                                                                                    | jtag_dbg_block_i/mig_7series_0/n_0_u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__7                                                                                                                         |                3 |              5 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           | jtag_dbg_block_i/mig_7series_0/u_memc_ui_top_axi/app_rdy                                                                                                                                                                                                                                              | jtag_dbg_block_i/mig_7series_0/n_0_RD_PRI_REG.wr_wait_limit[4]_i_1                                                                                                                                          |                1 |              5 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           | jtag_dbg_block_i/mig_7series_0/u_memc_ui_top_axi/app_rdy                                                                                                                                                                                                                                              | jtag_dbg_block_i/mig_7series_0/n_0_RD_PRI_REG.rd_wait_limit[4]_i_1                                                                                                                                          |                1 |              5 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           | jtag_dbg_block_i/mig_7series_0/u_memc_ui_top_axi/u_ui_top/rd_accepted                                                                                                                                                                                                                                 | jtag_dbg_block_i/mig_7series_0/n_0_u_memc_ui_top_axi/reset_reg                                                                                                                                              |                1 |              5 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           | jtag_dbg_block_i/mig_7series_0/n_0_cmd_pipe_plus.mc_cmd[1]_i_1                                                                                                                                                                                                                                        | jtag_dbg_block_i/mig_7series_0/n_0_u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__13                                                                                                                        |                2 |              5 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           | jtag_dbg_block_i/jtag_axi_debugger_ip_0/inst/genblk2_0.axi_data_mover_inst/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_dup                                                                                                                                 | jtag_dbg_block_i/jtag_axi_debugger_ip_0/inst/genblk2_0.axi_data_mover_inst/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/sig_stream_rst                                                                              |                3 |              5 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           | jtag_dbg_block_i/mig_7series_0/n_0_init_dec_cnt[5]_i_1                                                                                                                                                                                                                                                | jtag_dbg_block_i/mig_7series_0/n_0_u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep                                                                                                                            |                1 |              5 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           | jtag_dbg_block_i/jtag_axi_debugger_ip_0/inst/genblk2_0.axi_data_mover_inst/U0/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_push_input_reg12_out                                                                                                                                                   | jtag_dbg_block_i/jtag_axi_debugger_ip_0/inst/genblk2_0.axi_data_mover_inst/U0/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_input_cache_type_reg0                                                        |                1 |              5 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           | jtag_dbg_block_i/mig_7series_0/n_0_idelay_tap_cnt_r[0][3][4]_i_1                                                                                                                                                                                                                                      | jtag_dbg_block_i/mig_7series_0/u_ddr3_infrastructure/rstdiv0_sync_r1                                                                                                                                        |                1 |              5 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           | jtag_dbg_block_i/mig_7series_0/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/p_129_out                                                                                                                                                                                                                  |                                                                                                                                                                                                             |                2 |              5 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           | jtag_dbg_block_i/mig_7series_0/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/p_90_out                                                                                                                                                                                                                   |                                                                                                                                                                                                             |                2 |              5 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           | jtag_dbg_block_i/mig_7series_0/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/p_51_out                                                                                                                                                                                                                   |                                                                                                                                                                                                             |                1 |              5 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           | jtag_dbg_block_i/mig_7series_0/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/p_12_out                                                                                                                                                                                                                   |                                                                                                                                                                                                             |                4 |              5 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           | jtag_dbg_block_i/mig_7series_0/n_0_idelay_tap_cnt_r[0][4][4]_i_1                                                                                                                                                                                                                                      | jtag_dbg_block_i/mig_7series_0/n_0_u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__15                                                                                                                        |                1 |              5 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           | jtag_dbg_block_i/jtag_axi_debugger_ip_0/inst/genblk2_0.axi_data_mover_inst/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_s_ready_dup                                                                            | jtag_dbg_block_i/jtag_axi_debugger_ip_0/inst/genblk2_0.axi_data_mover_inst/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/sig_stream_rst                                                                              |                2 |              5 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           | jtag_dbg_block_i/mig_7series_0/n_0_gen_track_left_edge[6].pb_cnt_eye_size_r[6][4]_i_2                                                                                                                                                                                                                 | jtag_dbg_block_i/mig_7series_0/n_0_gen_track_left_edge[6].pb_cnt_eye_size_r[6][4]_i_1                                                                                                                       |                1 |              5 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           | jtag_dbg_block_i/mig_7series_0/n_0_gen_track_left_edge[5].pb_cnt_eye_size_r[5][4]_i_2                                                                                                                                                                                                                 | jtag_dbg_block_i/mig_7series_0/n_0_gen_track_left_edge[5].pb_cnt_eye_size_r[5][4]_i_1                                                                                                                       |                1 |              5 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           | jtag_dbg_block_i/jtag_axi_debugger_ip_0/inst/axi_data_mover_inst/U0/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_push_input_reg12_out                                                                                                                                                             | jtag_dbg_block_i/jtag_axi_debugger_ip_0/inst/axi_data_mover_inst/U0/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_input_cache_type_reg0                                                                  |                1 |              5 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           | jtag_dbg_block_i/mig_7series_0/n_0_gen_track_left_edge[4].pb_cnt_eye_size_r[4][4]_i_2                                                                                                                                                                                                                 | jtag_dbg_block_i/mig_7series_0/n_0_gen_track_left_edge[4].pb_cnt_eye_size_r[4][4]_i_1                                                                                                                       |                1 |              5 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           | jtag_dbg_block_i/mig_7series_0/n_0_gen_track_left_edge[3].pb_cnt_eye_size_r[3][4]_i_2                                                                                                                                                                                                                 | jtag_dbg_block_i/mig_7series_0/n_0_gen_track_left_edge[3].pb_cnt_eye_size_r[3][4]_i_1                                                                                                                       |                1 |              5 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           | jtag_dbg_block_i/mig_7series_0/n_0_gen_track_left_edge[2].pb_cnt_eye_size_r[2][4]_i_2                                                                                                                                                                                                                 | jtag_dbg_block_i/mig_7series_0/n_0_gen_track_left_edge[2].pb_cnt_eye_size_r[2][4]_i_1                                                                                                                       |                1 |              5 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           | jtag_dbg_block_i/mig_7series_0/n_0_stg2_dec_cnt[5]_i_1                                                                                                                                                                                                                                                | jtag_dbg_block_i/mig_7series_0/n_0_u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__10                                                                                                                        |                2 |              6 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           | jtag_dbg_block_i/mig_7series_0/n_0_stg3_left_limit[5]_i_1                                                                                                                                                                                                                                             | jtag_dbg_block_i/mig_7series_0/n_0_u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__10                                                                                                                        |                2 |              6 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           | jtag_dbg_block_i/mig_7series_0/n_0_ocal_rise_right_edge[5]_i_1                                                                                                                                                                                                                                        | jtag_dbg_block_i/mig_7series_0/n_0_u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__10                                                                                                                        |                6 |              6 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           | jtag_dbg_block_i/jtag_axi_debugger_ip_0/inst/axi_data_mover_inst/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/sig_incr_dbeat_cntr                                                                                                                                         | jtag_dbg_block_i/jtag_axi_debugger_ip_0/inst/axi_data_mover_inst/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/sig_burst_dbeat_cntr0                                             |                1 |              6 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           | jtag_dbg_block_i/mig_7series_0/n_0_ocal_dec_cnt[5]_i_1                                                                                                                                                                                                                                                | jtag_dbg_block_i/mig_7series_0/n_0_u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__9                                                                                                                         |                3 |              6 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           | jtag_dbg_block_i/mig_7series_0/n_0_ocal_final_cnt_r[5]_i_2                                                                                                                                                                                                                                            | jtag_dbg_block_i/mig_7series_0/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/stg3_limit0                                                                     |                2 |              6 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           | jtag_dbg_block_i/mig_7series_0/n_0_stg3_incdec_limit[5]_i_1                                                                                                                                                                                                                                           | jtag_dbg_block_i/mig_7series_0/n_0_u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__9                                                                                                                         |                2 |              6 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           | jtag_dbg_block_i/mig_7series_0/n_0_ocal_inc_cnt[5]_i_1                                                                                                                                                                                                                                                | jtag_dbg_block_i/mig_7series_0/n_0_u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__10                                                                                                                        |                3 |              6 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           | jtag_dbg_block_i/mig_7series_0/n_0_stable_pass_cnt[5]_i_1                                                                                                                                                                                                                                             | jtag_dbg_block_i/mig_7series_0/n_0_u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__0                                                                                                                         |                2 |              6 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           | jtag_dbg_block_i/mig_7series_0/n_0_wl_dqs_tap_count_r[0][2][5]_i_1                                                                                                                                                                                                                                    | jtag_dbg_block_i/mig_7series_0/n_0_u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__6                                                                                                                         |                3 |              6 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           | jtag_dbg_block_i/mig_7series_0/n_0_ocal_rise_edge2_taps[5]_i_1                                                                                                                                                                                                                                        | jtag_dbg_block_i/mig_7series_0/n_0_u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__10                                                                                                                        |                3 |              6 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           | jtag_dbg_block_i/mig_7series_0/n_0_prbs_2nd_edge_taps_r[5]_i_2                                                                                                                                                                                                                                        | jtag_dbg_block_i/mig_7series_0/n_0_prbs_2nd_edge_taps_r[5]_i_1                                                                                                                                              |                3 |              6 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           | jtag_dbg_block_i/mig_7series_0/n_0_wl_dqs_tap_count_r[0][7][5]_i_1                                                                                                                                                                                                                                    | jtag_dbg_block_i/mig_7series_0/n_0_u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__8                                                                                                                         |                2 |              6 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           | jtag_dbg_block_i/mig_7series_0/n_0_wl_dqs_tap_count_r[0][0][5]_i_1                                                                                                                                                                                                                                    | jtag_dbg_block_i/mig_7series_0/n_0_u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__6                                                                                                                         |                4 |              6 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           | jtag_dbg_block_i/mig_7series_0/n_0_u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/new_cnt_dqs_r_reg                                                                                                                                            | jtag_dbg_block_i/mig_7series_0/n_0_u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep                                                                                                                            |                5 |              6 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           | jtag_dbg_block_i/jtag_axi_debugger_ip_0/inst/genblk2_0.axi_data_mover_inst/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/p_3_out                             | jtag_dbg_block_i/jtag_axi_debugger_ip_0/inst/genblk2_0.axi_data_mover_inst/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/sig_stream_rst                                                                              |                1 |              6 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           | jtag_dbg_block_i/mig_7series_0/n_0_prbs_1st_edge_taps_r[5]_i_2                                                                                                                                                                                                                                        | jtag_dbg_block_i/mig_7series_0/n_0_prbs_1st_edge_taps_r[5]_i_1                                                                                                                                              |                3 |              6 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           | jtag_dbg_block_i/mig_7series_0/n_0_prbs_dqs_tap_cnt_r[5]_i_1                                                                                                                                                                                                                                          | jtag_dbg_block_i/mig_7series_0/n_0_u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep                                                                                                                            |                2 |              6 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           | jtag_dbg_block_i/mig_7series_0/n_0_prbs_inc_tap_cnt[5]_i_1                                                                                                                                                                                                                                            | jtag_dbg_block_i/mig_7series_0/n_0_u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__0                                                                                                                         |                3 |              6 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           | jtag_dbg_block_i/mig_7series_0/n_0_prbs_dec_tap_cnt[5]_i_1                                                                                                                                                                                                                                            | jtag_dbg_block_i/mig_7series_0/n_0_u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep                                                                                                                            |                5 |              6 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           | jtag_dbg_block_i/mig_7series_0/n_0_cnt_read[5]_i_1__0                                                                                                                                                                                                                                                 | jtag_dbg_block_i/mig_7series_0/u_memc_ui_top_axi/u_axi_mc/areset_d1                                                                                                                                         |                2 |              6 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           | jtag_dbg_block_i/mig_7series_0/n_0_cnt_read[5]_i_1                                                                                                                                                                                                                                                    | jtag_dbg_block_i/mig_7series_0/u_memc_ui_top_axi/u_axi_mc/areset_d1                                                                                                                                         |                3 |              6 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           | jtag_dbg_block_i/mig_7series_0/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/delay_cnt_r0                                                                                                                                                              | jtag_dbg_block_i/mig_7series_0/n_0_u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__13                                                                                                                        |                2 |              6 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           | jtag_dbg_block_i/mig_7series_0/n_0_stg2_tap_cnt[5]_i_1                                                                                                                                                                                                                                                | jtag_dbg_block_i/mig_7series_0/n_0_u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__9                                                                                                                         |                5 |              6 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           | jtag_dbg_block_i/mig_7series_0/n_0_ocal_fall_edge2_taps[5]_i_1                                                                                                                                                                                                                                        | jtag_dbg_block_i/mig_7series_0/n_0_u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__9                                                                                                                         |                2 |              6 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           |                                                                                                                                                                                                                                                                                                       | jtag_dbg_block_i/mig_7series_0/n_0_pi_stg2_reg_l_timing[5]_i_1                                                                                                                                              |                4 |              6 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           | jtag_dbg_block_i/mig_7series_0/n_0_rdlvl_dqs_tap_cnt_r[0][1][5]_i_1                                                                                                                                                                                                                                   | jtag_dbg_block_i/mig_7series_0/n_0_u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__11                                                                                                                        |                1 |              6 |
|  dbg_hub/inst/u_bufr/idrck                                                       |                                                                                                                                                                                                                                                                                                       | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[2]                                                                    |                2 |              6 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           | jtag_dbg_block_i/mig_7series_0/n_0_rdlvl_dqs_tap_cnt_r[0][0][5]_i_1                                                                                                                                                                                                                                   | jtag_dbg_block_i/mig_7series_0/n_0_u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__12                                                                                                                        |                1 |              6 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           |                                                                                                                                                                                                                                                                                                       | jtag_dbg_block_i/mig_7series_0/n_0_calib_data_offset_0[3]_i_1                                                                                                                                               |                2 |              6 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           |                                                                                                                                                                                                                                                                                                       | jtag_dbg_block_i/jtag_axi_debugger_ip_0/inst/u_jtag_axi_debugger_stream_data_if/u_s2mm_data_gen_axi4_lite/u_jtag_axi_debug_fifo_x64/U0/inverted_reset                                                       |                3 |              6 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           | jtag_dbg_block_i/proc_sys_reset/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                                                     | jtag_dbg_block_i/proc_sys_reset/U0/clear                                                                                                                                                                    |                1 |              6 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           | jtag_dbg_block_i/mig_7series_0/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/data_Exists_I                                                                                                                                                           | jtag_dbg_block_i/mig_7series_0/n_0_u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/ARESET_reg_rep__15                                                                                                     |                3 |              6 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           | jtag_dbg_block_i/mig_7series_0/n_0_pi_rdval_cnt[5]_i_1                                                                                                                                                                                                                                                | jtag_dbg_block_i/mig_7series_0/n_0_u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__13                                                                                                                        |                2 |              6 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           |                                                                                                                                                                                                                                                                                                       | jtag_dbg_block_i/jtag_axi_debugger_ip_0/inst/u_jtag_axi_debugger_stream_data_if/u_mm2s_data_consume_axi4_lite/u_jtag_axi_debug_fifo_x64/U0/inverted_reset                                                   |                3 |              6 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           | jtag_dbg_block_i/mig_7series_0/n_0_ocal_fall_edge1_taps[5]_i_1                                                                                                                                                                                                                                        | jtag_dbg_block_i/mig_7series_0/n_0_u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__10                                                                                                                        |                3 |              6 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           | jtag_dbg_block_i/mig_7series_0/n_0_rank_final_loop[0].final_do_max[0][5]_i_1                                                                                                                                                                                                                          | jtag_dbg_block_i/mig_7series_0/n_0_u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__1                                                                                                                         |                2 |              6 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           | jtag_dbg_block_i/jtag_axi_debugger_ip_0/inst/u_jtag_axi_debugger_stream_data_if/U_vio_axi_jtag_dbg/inst/PROBE_IN_INST/Read_int                                                                                                                                                                        | jtag_dbg_block_i/jtag_axi_debugger_ip_0/inst/u_jtag_axi_debugger_stream_data_if/U_vio_axi_jtag_dbg/inst/PROBE_IN_INST/addr_count0                                                                           |                1 |              6 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           |                                                                                                                                                                                                                                                                                                       | jtag_dbg_block_i/jtag_axi_debugger_ip_0/inst/u_jtag_axi_debugger_stream_data_if/u_s2mm_data_gen_axi4/u_jtag_axi_debug_fifo_x64/U0/inverted_reset                                                            |                3 |              6 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           | jtag_dbg_block_i/mig_7series_0/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/data_Exists_I                                                                                                                                                         | jtag_dbg_block_i/mig_7series_0/n_0_u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/ARESET_reg_rep__15                                                                                                     |                3 |              6 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           | jtag_dbg_block_i/mig_7series_0/n_0_ocal_rise_edge1_taps[5]_i_1                                                                                                                                                                                                                                        | jtag_dbg_block_i/mig_7series_0/n_0_u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__9                                                                                                                         |                4 |              6 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           | jtag_dbg_block_i/mig_7series_0/n_0_inc_cnt[5]_i_1                                                                                                                                                                                                                                                     | jtag_dbg_block_i/mig_7series_0/n_0_u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep                                                                                                                            |                4 |              6 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           | jtag_dbg_block_i/mig_7series_0/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay/delaydec_cnt_r0                                                                                                                                                    | jtag_dbg_block_i/mig_7series_0/n_0_delaydec_cnt_r[5]_i_1                                                                                                                                                    |                2 |              6 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           | jtag_dbg_block_i/mig_7series_0/n_0_rank_final_loop[0].bank_final_loop[1].final_data_offset[0][11]_i_1                                                                                                                                                                                                 | jtag_dbg_block_i/mig_7series_0/n_0_u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__0                                                                                                                         |                1 |              6 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           | jtag_dbg_block_i/mig_7series_0/u_memc_ui_top_axi/mem_intfc0/mc0/sel                                                                                                                                                                                                                                   | jtag_dbg_block_i/mig_7series_0/n_0_maint_prescaler.maint_prescaler_r[5]_i_1                                                                                                                                 |                1 |              6 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           | jtag_dbg_block_i/jtag_axi_debugger_ip_0/inst/axi_data_mover_inst/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/p_3_out                                       | jtag_dbg_block_i/jtag_axi_debugger_ip_0/inst/axi_data_mover_inst/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/sig_stream_rst                                                                                        |                2 |              6 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           |                                                                                                                                                                                                                                                                                                       | jtag_dbg_block_i/jtag_axi_debugger_ip_0/inst/u_jtag_axi_debugger_stream_data_if/u_mm2s_data_consume_axi4/u_jtag_axi_debug_fifo_x64/U0/inverted_reset                                                        |                3 |              6 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           | jtag_dbg_block_i/mig_7series_0/u_memc_ui_top_axi/mem_intfc0/mc0/rank_mach0/rank_common0/refresh_timer_r0                                                                                                                                                                                              | jtag_dbg_block_i/mig_7series_0/n_0_refresh_timer.refresh_timer_r[5]_i_1                                                                                                                                     |                2 |              6 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           | jtag_dbg_block_i/mig_7series_0/n_0_cnt_idel_dec_cpt_r[5]_i_1                                                                                                                                                                                                                                          |                                                                                                                                                                                                             |                6 |              6 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           | jtag_dbg_block_i/mig_7series_0/n_0_second_edge_taps_r[5]_i_2                                                                                                                                                                                                                                          | jtag_dbg_block_i/mig_7series_0/n_0_second_edge_taps_r[5]_i_1                                                                                                                                                |                3 |              6 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           | jtag_dbg_block_i/mig_7series_0/n_0_fine_dec_cnt[5]_i_1                                                                                                                                                                                                                                                | jtag_dbg_block_i/mig_7series_0/n_0_u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__3                                                                                                                         |                2 |              6 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           | jtag_dbg_block_i/mig_7series_0/n_0_right_edge_taps_r[5]_i_1                                                                                                                                                                                                                                           |                                                                                                                                                                                                             |                2 |              6 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           | jtag_dbg_block_i/mig_7series_0/n_0_cal1_state_r[5]_i_1                                                                                                                                                                                                                                                | jtag_dbg_block_i/mig_7series_0/n_0_u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__11                                                                                                                        |                4 |              6 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           | jtag_dbg_block_i/mig_7series_0/n_0_tap_cnt_cpt_r[5]_i_2                                                                                                                                                                                                                                               | jtag_dbg_block_i/mig_7series_0/n_0_tap_cnt_cpt_r[5]_i_1                                                                                                                                                     |                3 |              6 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           | jtag_dbg_block_i/mig_7series_0/n_0_rdlvl_dqs_tap_cnt_r[0][7][5]_i_1                                                                                                                                                                                                                                   | jtag_dbg_block_i/mig_7series_0/n_0_u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__10                                                                                                                        |                1 |              6 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           | jtag_dbg_block_i/mig_7series_0/n_0_rdlvl_dqs_tap_cnt_r[0][6][5]_i_1                                                                                                                                                                                                                                   | jtag_dbg_block_i/mig_7series_0/n_0_u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__12                                                                                                                        |                1 |              6 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           | jtag_dbg_block_i/mig_7series_0/n_0_first_edge_taps_r[5]_i_2                                                                                                                                                                                                                                           | jtag_dbg_block_i/mig_7series_0/n_0_first_edge_taps_r[5]_i_1                                                                                                                                                 |                2 |              6 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           | jtag_dbg_block_i/mig_7series_0/n_0_first_fail_taps[5]_i_1                                                                                                                                                                                                                                             | jtag_dbg_block_i/mig_7series_0/n_0_u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__1                                                                                                                         |                2 |              6 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           | jtag_dbg_block_i/mig_7series_0/n_0_dec_cnt[5]_i_1                                                                                                                                                                                                                                                     | jtag_dbg_block_i/mig_7series_0/n_0_u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__1                                                                                                                         |                3 |              6 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           | jtag_dbg_block_i/mig_7series_0/n_0_wl_dqs_tap_count_r[0][3][5]_i_1                                                                                                                                                                                                                                    | jtag_dbg_block_i/mig_7series_0/n_0_u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__7                                                                                                                         |                4 |              6 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           | jtag_dbg_block_i/mig_7series_0/n_0_rd_byte_data_offset[0][5]_i_2                                                                                                                                                                                                                                      | jtag_dbg_block_i/mig_7series_0/n_0_rd_byte_data_offset[0][5]_i_1                                                                                                                                            |                3 |              6 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           | jtag_dbg_block_i/mig_7series_0/n_0_wl_tap_count_r[5]_i_1                                                                                                                                                                                                                                              | jtag_dbg_block_i/mig_7series_0/n_0_u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__7                                                                                                                         |                3 |              6 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           | jtag_dbg_block_i/mig_7series_0/n_0_rdlvl_dqs_tap_cnt_r[0][4][5]_i_1                                                                                                                                                                                                                                   | jtag_dbg_block_i/mig_7series_0/n_0_u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__12                                                                                                                        |                2 |              6 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           | jtag_dbg_block_i/mig_7series_0/n_0_rd_byte_data_offset[0][11]_i_2                                                                                                                                                                                                                                     | jtag_dbg_block_i/mig_7series_0/n_0_rd_byte_data_offset[0][11]_i_1                                                                                                                                           |                2 |              6 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           | jtag_dbg_block_i/mig_7series_0/n_0_rdlvl_dqs_tap_cnt_r[0][3][5]_i_1                                                                                                                                                                                                                                   | jtag_dbg_block_i/mig_7series_0/n_0_u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__11                                                                                                                        |                1 |              6 |
|  dbg_hub/inst/u_bufr/idrck                                                       |                                                                                                                                                                                                                                                                                                       | dbg_hub/inst/U_ICON/U_CMD/SR[0]                                                                                                                                                                             |                1 |              6 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           | jtag_dbg_block_i/mig_7series_0/n_0_rd_byte_data_offset[0][17]_i_2                                                                                                                                                                                                                                     | jtag_dbg_block_i/mig_7series_0/n_0_rd_byte_data_offset[0][17]_i_1                                                                                                                                           |                2 |              6 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           | jtag_dbg_block_i/mig_7series_0/n_0_rank_final_loop[0].bank_final_loop[1].final_data_offset_mc[0][11]_i_1                                                                                                                                                                                              |                                                                                                                                                                                                             |                2 |              6 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           | jtag_dbg_block_i/mig_7series_0/n_0_rdlvl_dqs_tap_cnt_r[0][2][5]_i_1                                                                                                                                                                                                                                   | jtag_dbg_block_i/mig_7series_0/n_0_u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__12                                                                                                                        |                3 |              6 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           | jtag_dbg_block_i/jtag_axi_debugger_ip_0/inst/genblk2_0.axi_data_mover_inst/U0/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/cntr_en  | jtag_dbg_block_i/jtag_axi_debugger_ip_0/inst/genblk2_0.axi_data_mover_inst/U0/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/sig_stream_rst                                                                              |                2 |              7 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           |                                                                                                                                                                                                                                                                                                       | jtag_dbg_block_i/mig_7series_0/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_select0/mc_aux_out_r0                                                                                               |                1 |              7 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           | jtag_dbg_block_i/jtag_axi_debugger_ip_0/inst/genblk2_0.axi_data_mover_inst/U0/n_0_sig_strb_reg_out[3]_i_1__3                                                                                                                                                                                          | jtag_dbg_block_i/jtag_axi_debugger_ip_0/inst/genblk2_0.axi_data_mover_inst/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/sig_stream_rst                                                                              |                2 |              7 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           | jtag_dbg_block_i/jtag_axi_debugger_ip_0/inst/axi_data_mover_inst/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_en                                                                                  | jtag_dbg_block_i/jtag_axi_debugger_ip_0/inst/axi_data_mover_inst/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/sig_stream_rst                                                                                        |                3 |              7 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           | jtag_dbg_block_i/jtag_axi_debugger_ip_0/inst/genblk2_0.axi_data_mover_inst/U0/n_0_sig_byte_cntr[6]_i_2                                                                                                                                                                                                | jtag_dbg_block_i/jtag_axi_debugger_ip_0/inst/genblk2_0.axi_data_mover_inst/U0/n_0_sig_byte_cntr[6]_i_1                                                                                                      |                3 |              7 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           | jtag_dbg_block_i/jtag_axi_debugger_ip_0/inst/genblk2_0.axi_data_mover_inst/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_psm_ld_chcmd_reg                                                                                                                            | jtag_dbg_block_i/jtag_axi_debugger_ip_0/inst/genblk2_0.axi_data_mover_inst/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_tag_reg0                                    |                2 |              7 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           | jtag_dbg_block_i/mig_7series_0/n_0_RD_PRI_REG.wr_starve_cnt[6]_i_2                                                                                                                                                                                                                                    | jtag_dbg_block_i/mig_7series_0/n_0_RD_PRI_REG.wr_starve_cnt[6]_i_1                                                                                                                                          |                2 |              7 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           |                                                                                                                                                                                                                                                                                                       | jtag_dbg_block_i/mig_7series_0/n_0_cnt_cmd_r[6]_i_1                                                                                                                                                         |                2 |              7 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           |                                                                                                                                                                                                                                                                                                       | dbg_hub/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst                                                                                                                                                     |                2 |              7 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           | jtag_dbg_block_i/mig_7series_0/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_prbs_gen/sample_cnt_r02_out                                                                                                                                                                            | jtag_dbg_block_i/mig_7series_0/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_prbs_gen/sample_cnt_r0                                                                                       |                2 |              7 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           |                                                                                                                                                                                                                                                                                                       | jtag_dbg_block_i/jtag_axi_debugger_ip_0/inst/u_jtag_axi_debugger_stream_data_if/U_vio_axi_jtag_dbg/inst/U_XSDB_SLAVE/n_0_reg_do[10]_i_1                                                                     |                2 |              7 |
|  dbg_hub/inst/u_bufr/idrck                                                       |                                                                                                                                                                                                                                                                                                       | dbg_hub/inst/U_ICON/U_CMD/O1[0]                                                                                                                                                                             |                2 |              7 |
|  dbg_hub/inst/u_bufr/idrck                                                       |                                                                                                                                                                                                                                                                                                       | dbg_hub/inst/U_ICON/U_SYNC/SR[0]                                                                                                                                                                            |                2 |              7 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           |                                                                                                                                                                                                                                                                                                       | jtag_dbg_block_i/mig_7series_0/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ofifo_rst                      |                5 |              8 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           | jtag_dbg_block_i/mig_7series_0/n_0_rd_data_edge_detect_r[7]_i_2                                                                                                                                                                                                                                       | jtag_dbg_block_i/mig_7series_0/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/rd_data_edge_detect_r0                                                               |                1 |              8 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           |                                                                                                                                                                                                                                                                                                       | jtag_dbg_block_i/mig_7series_0/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ofifo_rst                      |                6 |              8 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           |                                                                                                                                                                                                                                                                                                       | jtag_dbg_block_i/mig_7series_0/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ofifo_rst                      |                4 |              8 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           |                                                                                                                                                                                                                                                                                                       | jtag_dbg_block_i/mig_7series_0/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst                      |                4 |              8 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           |                                                                                                                                                                                                                                                                                                       | jtag_dbg_block_i/mig_7series_0/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/phy_if_reset                                                                                                                       |                6 |              8 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           |                                                                                                                                                                                                                                                                                                       | jtag_dbg_block_i/mig_7series_0/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ofifo_rst                      |                3 |              8 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           |                                                                                                                                                                                                                                                                                                       | jtag_dbg_block_i/mig_7series_0/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst                      |                3 |              8 |
|  dbg_hub/inst/u_bufr/idrck                                                       | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/E[0]                                                                                                                                  | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[2]                                                                    |                3 |              8 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           |                                                                                                                                                                                                                                                                                                       | jtag_dbg_block_i/mig_7series_0/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ofifo_rst                      |                3 |              8 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           | jtag_dbg_block_i/jtag_axi_debugger_ip_0/inst/genblk2_0.axi_data_mover_inst/U0/n_0_sig_dbeat_cntr[7]_i_1__0                                                                                                                                                                                            | jtag_dbg_block_i/jtag_axi_debugger_ip_0/inst/genblk2_0.axi_data_mover_inst/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/sig_stream_rst                                                                              |                3 |              8 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           |                                                                                                                                                                                                                                                                                                       | jtag_dbg_block_i/mig_7series_0/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ofifo_rst                      |                4 |              8 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           |                                                                                                                                                                                                                                                                                                       | jtag_dbg_block_i/mig_7series_0/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ofifo_rst                      |                3 |              8 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           |                                                                                                                                                                                                                                                                                                       | jtag_dbg_block_i/mig_7series_0/n_0_u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__9                                                                                                                         |                5 |              8 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           | dbg_hub/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/O3[0]                                                                                                                                                                                                                                                   | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[1]                                                                    |                2 |              8 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           | jtag_dbg_block_i/mig_7series_0/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/mpr_rd_rise0_prev_r0                                                                                                                                                                         |                                                                                                                                                                                                             |                3 |              8 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           |                                                                                                                                                                                                                                                                                                       | jtag_dbg_block_i/mig_7series_0/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/clear                                                                                               |                2 |              8 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           |                                                                                                                                                                                                                                                                                                       | jtag_dbg_block_i/mig_7series_0/n_0_cnt_dllk_zqinit_r[7]_i_1                                                                                                                                                 |                3 |              8 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           | jtag_dbg_block_i/mig_7series_0/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/wr_data_addr_le                                                                                                                                                                                                                 | jtag_dbg_block_i/mig_7series_0/n_0_u_memc_ui_top_axi/reset_reg                                                                                                                                              |                4 |              8 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           | jtag_dbg_block_i/mig_7series_0/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/rd_data_previous_r0                                                                                                                                                            |                                                                                                                                                                                                             |                3 |              8 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           | jtag_dbg_block_i/mig_7series_0/n_0_int_addr[3]_i_1                                                                                                                                                                                                                                                    | jtag_dbg_block_i/mig_7series_0/u_memc_ui_top_axi/u_axi_mc/areset_d1                                                                                                                                         |                4 |              8 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           |                                                                                                                                                                                                                                                                                                       | jtag_dbg_block_i/mig_7series_0/n_0_u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__1                                                                                                                         |                4 |              8 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           | jtag_dbg_block_i/mig_7series_0/n_0_int_addr[3]_i_1__0                                                                                                                                                                                                                                                 | jtag_dbg_block_i/mig_7series_0/u_memc_ui_top_axi/u_axi_mc/areset_d1                                                                                                                                         |                3 |              8 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           | jtag_dbg_block_i/mig_7series_0/u_memc_ui_top_axi/u_ui_top/ui_rd_data0/rd_buf_we_r1                                                                                                                                                                                                                    |                                                                                                                                                                                                             |                1 |              8 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           | jtag_dbg_block_i/jtag_axi_debugger_ip_0/inst/genblk2_0.axi_data_mover_inst/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_csm_ld_xfer                                                                                                                                 | jtag_dbg_block_i/jtag_axi_debugger_ip_0/inst/genblk2_0.axi_data_mover_inst/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_xfer_cache_reg0                                   |                3 |              8 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           | jtag_dbg_block_i/jtag_axi_debugger_ip_0/inst/genblk2_0.axi_data_mover_inst/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_push_input_reg14_out                                                                                                                        | jtag_dbg_block_i/jtag_axi_debugger_ip_0/inst/genblk2_0.axi_data_mover_inst/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_cache_type_reg0                             |                3 |              8 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           | jtag_dbg_block_i/jtag_axi_debugger_ip_0/inst/genblk2_0.axi_data_mover_inst/U0/n_0_sig_dbeat_cntr[7]_i_1                                                                                                                                                                                               | jtag_dbg_block_i/jtag_axi_debugger_ip_0/inst/genblk2_0.axi_data_mover_inst/U0/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/sig_stream_rst                                                                              |                5 |              8 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           | jtag_dbg_block_i/jtag_axi_debugger_ip_0/inst/genblk2_0.axi_data_mover_inst/U0/n_0_sig_addr_cntr_lsh_im0[15]_i_1                                                                                                                                                                                       | jtag_dbg_block_i/jtag_axi_debugger_ip_0/inst/genblk2_0.axi_data_mover_inst/U0/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_reset_reg                                              |                3 |              8 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           |                                                                                                                                                                                                                                                                                                       | jtag_dbg_block_i/jtag_axi_debugger_ip_0/inst/genblk2_0.u_axi_mm_to_axi_lite/n_0_areset_d1_i_1                                                                                                               |                3 |              8 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           | jtag_dbg_block_i/jtag_axi_debugger_ip_0/inst/axi_data_mover_inst/U0/n_0_sig_dbeat_cntr[7]_i_1                                                                                                                                                                                                         | jtag_dbg_block_i/jtag_axi_debugger_ip_0/inst/axi_data_mover_inst/U0/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/sig_stream_rst                                                                                        |                2 |              8 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           |                                                                                                                                                                                                                                                                                                       | jtag_dbg_block_i/mig_7series_0/n_0_u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__11                                                                                                                        |                6 |              8 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           | jtag_dbg_block_i/jtag_axi_debugger_ip_0/inst/axi_data_mover_inst/U0/n_0_INCLUDE_DRE_CNTL.sig_dre_src_align_reg[1]_i_1                                                                                                                                                                                 | jtag_dbg_block_i/jtag_axi_debugger_ip_0/inst/axi_data_mover_inst/U0/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/sig_stream_rst                                                                                        |                3 |              8 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           | jtag_dbg_block_i/jtag_axi_debugger_ip_0/inst/axi_data_mover_inst/U0/n_0_sig_dbeat_cntr[7]_i_1__0                                                                                                                                                                                                      | jtag_dbg_block_i/jtag_axi_debugger_ip_0/inst/axi_data_mover_inst/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/sig_stream_rst                                                                                        |                4 |              8 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           | jtag_dbg_block_i/jtag_axi_debugger_ip_0/inst/axi_data_mover_inst/U0/n_0_sig_byte_cntr[7]_i_2                                                                                                                                                                                                          | jtag_dbg_block_i/jtag_axi_debugger_ip_0/inst/axi_data_mover_inst/U0/n_0_sig_byte_cntr[7]_i_1                                                                                                                |                2 |              8 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           |                                                                                                                                                                                                                                                                                                       | jtag_dbg_block_i/mig_7series_0/n_0_u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__8                                                                                                                         |                6 |              9 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           | jtag_dbg_block_i/jtag_axi_debugger_ip_0/inst/genblk2_0.axi_data_mover_inst/U0/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/p_28_out                                                                                                                                          | jtag_dbg_block_i/jtag_axi_debugger_ip_0/inst/genblk2_0.axi_data_mover_inst/U0/n_0_GEN_OUTPUT_REG[0].sig_output_data_reg[0][8]_i_1                                                                           |                3 |              9 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           | jtag_dbg_block_i/jtag_axi_debugger_ip_0/inst/axi_data_mover_inst/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grhf.rhf/ram_valid_i | jtag_dbg_block_i/jtag_axi_debugger_ip_0/inst/axi_data_mover_inst/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/sig_stream_rst                                                                                        |                2 |              9 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           | jtag_dbg_block_i/jtag_axi_debugger_ip_0/inst/axi_data_mover_inst/U0/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO/sig_wr_fifo                                                                                                                        |                                                                                                                                                                                                             |                3 |              9 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           | jtag_dbg_block_i/jtag_axi_debugger_ip_0/inst/axi_data_mover_inst/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/LOWER_DATAWIDTH.I_TSTRB_FIFO/sig_wr_fifo                                                                              |                                                                                                                                                                                                             |                3 |              9 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           |                                                                                                                                                                                                                                                                                                       | jtag_dbg_block_i/mig_7series_0/u_memc_ui_top_axi/u_axi_mc/areset_d1                                                                                                                                         |                7 |              9 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           | jtag_dbg_block_i/jtag_axi_debugger_ip_0/inst/axi_data_mover_inst/U0/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/p_28_out                                                                                                                                                    | jtag_dbg_block_i/jtag_axi_debugger_ip_0/inst/axi_data_mover_inst/U0/n_0_GEN_OUTPUT_REG[0].sig_output_data_reg[0][8]_i_1                                                                                     |                3 |              9 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           | jtag_dbg_block_i/mig_7series_0/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/pwron_ce_r                                                                                                                                                                                    | jtag_dbg_block_i/mig_7series_0/n_0_u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__13                                                                                                                        |                2 |              9 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           | jtag_dbg_block_i/jtag_axi_debugger_ip_0/inst/axi_data_mover_inst/U0/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/p_24_out                                                                                                                                                    | jtag_dbg_block_i/jtag_axi_debugger_ip_0/inst/axi_data_mover_inst/U0/n_0_GEN_OUTPUT_REG[1].sig_output_data_reg[1][8]_i_1                                                                                     |                3 |              9 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           | jtag_dbg_block_i/jtag_axi_debugger_ip_0/inst/axi_data_mover_inst/U0/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/p_20_out                                                                                                                                                    | jtag_dbg_block_i/jtag_axi_debugger_ip_0/inst/axi_data_mover_inst/U0/n_0_GEN_OUTPUT_REG[2].sig_output_data_reg[2][8]_i_1                                                                                     |                4 |              9 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           | jtag_dbg_block_i/jtag_axi_debugger_ip_0/inst/axi_data_mover_inst/U0/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/p_16_out                                                                                                                                                    | jtag_dbg_block_i/jtag_axi_debugger_ip_0/inst/axi_data_mover_inst/U0/n_0_GEN_OUTPUT_REG[3].sig_output_data_reg[3][8]_i_1                                                                                     |                3 |              9 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           | jtag_dbg_block_i/mig_7series_0/u_memc_ui_top_axi/u_axi_mc/axi_mc_cmd_arbiter_0/rd_starve_cnt                                                                                                                                                                                                          | jtag_dbg_block_i/mig_7series_0/u_memc_ui_top_axi/u_axi_mc/axi_mc_cmd_arbiter_0/rd_wait_limit13_out                                                                                                          |                2 |              9 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           | jtag_dbg_block_i/jtag_axi_debugger_ip_0/inst/genblk2_0.u_axi_mm_to_axi_lite/s_axi_arready                                                                                                                                                                                                             |                                                                                                                                                                                                             |                2 |              9 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           | jtag_dbg_block_i/jtag_axi_debugger_ip_0/inst/genblk2_0.u_axi_mm_to_axi_lite/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/p_1_in                                                                                                                                                           |                                                                                                                                                                                                             |                2 |              9 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           | jtag_dbg_block_i/jtag_axi_debugger_ip_0/inst/axi_data_mover_inst/U0/n_0_count[8]_i_1                                                                                                                                                                                                                  | jtag_dbg_block_i/jtag_axi_debugger_ip_0/inst/axi_data_mover_inst/U0/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/sig_stream_rst                                                                                        |                3 |              9 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           | jtag_dbg_block_i/mig_7series_0/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/rd_valid_r1                                                                                                                                                      | jtag_dbg_block_i/mig_7series_0/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/compare_err0                                                           |                3 |              9 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           | jtag_dbg_block_i/jtag_axi_debugger_ip_0/inst/genblk2_0.axi_data_mover_inst/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/p_13_out                            | jtag_dbg_block_i/jtag_axi_debugger_ip_0/inst/genblk2_0.axi_data_mover_inst/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/sig_stream_rst                                                                              |                3 |              9 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           | jtag_dbg_block_i/jtag_axi_debugger_ip_0/inst/genblk2_0.axi_data_mover_inst/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/ram_rd_en_i   | jtag_dbg_block_i/jtag_axi_debugger_ip_0/inst/genblk2_0.axi_data_mover_inst/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/sig_stream_rst                                                                              |                1 |              9 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           | jtag_dbg_block_i/jtag_axi_debugger_ip_0/inst/axi_data_mover_inst/U0/n_0_GEN_OUTPUT_REG[3].sig_output_data_reg[3][8]_i_2__0                                                                                                                                                                            | jtag_dbg_block_i/jtag_axi_debugger_ip_0/inst/axi_data_mover_inst/U0/n_0_GEN_OUTPUT_REG[3].sig_output_data_reg[3][8]_i_1__0                                                                                  |                3 |              9 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           | jtag_dbg_block_i/mig_7series_0/n_0_po_rdval_cnt[8]_i_1                                                                                                                                                                                                                                                | jtag_dbg_block_i/mig_7series_0/n_0_u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__13                                                                                                                        |                4 |              9 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           | jtag_dbg_block_i/jtag_axi_debugger_ip_0/inst/axi_data_mover_inst/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/p_19_out                                                                                                                | jtag_dbg_block_i/jtag_axi_debugger_ip_0/inst/axi_data_mover_inst/U0/n_0_GEN_OUTPUT_REG[2].sig_output_data_reg[2][8]_i_1__0                                                                                  |                3 |              9 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           | jtag_dbg_block_i/jtag_axi_debugger_ip_0/inst/axi_data_mover_inst/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/p_23_out                                                                                                                | jtag_dbg_block_i/jtag_axi_debugger_ip_0/inst/axi_data_mover_inst/U0/n_0_GEN_OUTPUT_REG[1].sig_output_data_reg[1][8]_i_1__0                                                                                  |                3 |              9 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           | jtag_dbg_block_i/jtag_axi_debugger_ip_0/inst/axi_data_mover_inst/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/p_27_out                                                                                                                | jtag_dbg_block_i/jtag_axi_debugger_ip_0/inst/axi_data_mover_inst/U0/n_0_GEN_OUTPUT_REG[0].sig_output_data_reg[0][8]_i_1__0                                                                                  |                3 |              9 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           | jtag_dbg_block_i/jtag_axi_debugger_ip_0/inst/genblk2_0.axi_data_mover_inst/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/LOWER_DATAWIDTH.I_TSTRB_FIFO/sig_wr_fifo                                                                    |                                                                                                                                                                                                             |                3 |              9 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           | jtag_dbg_block_i/jtag_axi_debugger_ip_0/inst/genblk2_0.axi_data_mover_inst/U0/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/p_16_out                                                                                                                                          | jtag_dbg_block_i/jtag_axi_debugger_ip_0/inst/genblk2_0.axi_data_mover_inst/U0/n_0_GEN_OUTPUT_REG[3].sig_output_data_reg[3][8]_i_1                                                                           |                4 |              9 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           | jtag_dbg_block_i/jtag_axi_debugger_ip_0/inst/genblk2_0.axi_data_mover_inst/U0/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/p_24_out                                                                                                                                          | jtag_dbg_block_i/jtag_axi_debugger_ip_0/inst/genblk2_0.axi_data_mover_inst/U0/n_0_GEN_OUTPUT_REG[1].sig_output_data_reg[1][8]_i_1                                                                           |                3 |              9 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           | jtag_dbg_block_i/jtag_axi_debugger_ip_0/inst/genblk2_0.axi_data_mover_inst/U0/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/p_20_out                                                                                                                                          | jtag_dbg_block_i/jtag_axi_debugger_ip_0/inst/genblk2_0.axi_data_mover_inst/U0/n_0_GEN_OUTPUT_REG[2].sig_output_data_reg[2][8]_i_1                                                                           |                3 |              9 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           | jtag_dbg_block_i/jtag_axi_debugger_ip_0/inst/axi_data_mover_inst/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/p_54_out                                                                                                                | jtag_dbg_block_i/jtag_axi_debugger_ip_0/inst/axi_data_mover_inst/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/p_28_out                      |                4 |             10 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           | jtag_dbg_block_i/jtag_axi_debugger_ip_0/inst/axi_data_mover_inst/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/p_43_out                                                                                                                | jtag_dbg_block_i/jtag_axi_debugger_ip_0/inst/axi_data_mover_inst/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/p_18_out                      |                2 |             10 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           | jtag_dbg_block_i/jtag_axi_debugger_ip_0/inst/genblk2_0.axi_data_mover_inst/U0/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/p_48_out                                                                                                                                          | jtag_dbg_block_i/jtag_axi_debugger_ip_0/inst/genblk2_0.axi_data_mover_inst/U0/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/p_10_out                                                |                2 |             10 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           | jtag_dbg_block_i/jtag_axi_debugger_ip_0/inst/axi_data_mover_inst/U0/n_0_GEN_INPUT_REG[3].sig_input_data_reg[3][9]_i_2                                                                                                                                                                                 | jtag_dbg_block_i/jtag_axi_debugger_ip_0/inst/axi_data_mover_inst/U0/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/p_8_out                                                           |                9 |             10 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           | jtag_dbg_block_i/jtag_axi_debugger_ip_0/inst/axi_data_mover_inst/U0/n_0_GEN_INPUT_REG[1].sig_input_data_reg[1][9]_i_2__0                                                                                                                                                                              | jtag_dbg_block_i/jtag_axi_debugger_ip_0/inst/axi_data_mover_inst/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/p_24_out                      |                2 |             10 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           | jtag_dbg_block_i/jtag_axi_debugger_ip_0/inst/axi_data_mover_inst/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/p_39_out                                                                                                                | jtag_dbg_block_i/jtag_axi_debugger_ip_0/inst/axi_data_mover_inst/U0/n_0_GEN_DELAY_REG[0].sig_delay_data_reg[0][9]_i_1__0                                                                                    |                3 |             10 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           | jtag_dbg_block_i/jtag_axi_debugger_ip_0/inst/genblk2_0.axi_data_mover_inst/U0/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc1_reg                                                                                                                                                        | jtag_dbg_block_i/jtag_axi_debugger_ip_0/inst/genblk2_0.axi_data_mover_inst/U0/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_reset_reg                                              |                5 |             10 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           | jtag_dbg_block_i/jtag_axi_debugger_ip_0/inst/axi_data_mover_inst/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/p_35_out                                                                                                                | jtag_dbg_block_i/jtag_axi_debugger_ip_0/inst/axi_data_mover_inst/U0/n_0_GEN_DELAY_REG[1].sig_delay_data_reg[1][9]_i_1__0                                                                                    |                3 |             10 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           | jtag_dbg_block_i/jtag_axi_debugger_ip_0/inst/axi_data_mover_inst/U0/n_0_GEN_INPUT_REG[1].sig_input_data_reg[1][9]_i_2                                                                                                                                                                                 | jtag_dbg_block_i/jtag_axi_debugger_ip_0/inst/axi_data_mover_inst/U0/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/p_12_out                                                          |                9 |             10 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           | jtag_dbg_block_i/jtag_axi_debugger_ip_0/inst/axi_data_mover_inst/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/p_31_out                                                                                                                | jtag_dbg_block_i/jtag_axi_debugger_ip_0/inst/axi_data_mover_inst/U0/n_0_GEN_DELAY_REG[2].sig_delay_data_reg[2][9]_i_1__0                                                                                    |                2 |             10 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           | jtag_dbg_block_i/jtag_axi_debugger_ip_0/inst/genblk2_0.axi_data_mover_inst/U0/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/p_32_out                                                                                                                                          | jtag_dbg_block_i/jtag_axi_debugger_ip_0/inst/genblk2_0.axi_data_mover_inst/U0/n_0_GEN_DELAY_REG[2].sig_delay_data_reg[2][9]_i_1                                                                             |                3 |             10 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           | jtag_dbg_block_i/jtag_axi_debugger_ip_0/inst/axi_data_mover_inst/U0/n_0_GEN_INPUT_REG[2].sig_input_data_reg[2][9]_i_2                                                                                                                                                                                 | jtag_dbg_block_i/jtag_axi_debugger_ip_0/inst/axi_data_mover_inst/U0/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/p_10_out                                                          |                9 |             10 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           | jtag_dbg_block_i/jtag_axi_debugger_ip_0/inst/axi_data_mover_inst/U0/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/p_32_out                                                                                                                                                    | jtag_dbg_block_i/jtag_axi_debugger_ip_0/inst/axi_data_mover_inst/U0/n_0_GEN_DELAY_REG[2].sig_delay_data_reg[2][9]_i_1                                                                                       |                3 |             10 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           | jtag_dbg_block_i/jtag_axi_debugger_ip_0/inst/genblk2_0.axi_data_mover_inst/U0/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_wr_fifo                                                                                                                                |                                                                                                                                                                                                             |                3 |             10 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           | jtag_dbg_block_i/jtag_axi_debugger_ip_0/inst/axi_data_mover_inst/U0/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/p_36_out                                                                                                                                                    | jtag_dbg_block_i/jtag_axi_debugger_ip_0/inst/axi_data_mover_inst/U0/n_0_GEN_DELAY_REG[1].sig_delay_data_reg[1][9]_i_1                                                                                       |                3 |             10 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           | jtag_dbg_block_i/jtag_axi_debugger_ip_0/inst/genblk2_0.axi_data_mover_inst/U0/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/p_40_out                                                                                                                                          | jtag_dbg_block_i/jtag_axi_debugger_ip_0/inst/genblk2_0.axi_data_mover_inst/U0/n_0_GEN_DELAY_REG[0].sig_delay_data_reg[0][9]_i_1                                                                             |                4 |             10 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           | jtag_dbg_block_i/jtag_axi_debugger_ip_0/inst/axi_data_mover_inst/U0/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/p_40_out                                                                                                                                                    | jtag_dbg_block_i/jtag_axi_debugger_ip_0/inst/axi_data_mover_inst/U0/n_0_GEN_DELAY_REG[0].sig_delay_data_reg[0][9]_i_1                                                                                       |                5 |             10 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           | jtag_dbg_block_i/jtag_axi_debugger_ip_0/inst/genblk2_0.axi_data_mover_inst/U0/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/p_36_out                                                                                                                                          | jtag_dbg_block_i/jtag_axi_debugger_ip_0/inst/genblk2_0.axi_data_mover_inst/U0/n_0_GEN_DELAY_REG[1].sig_delay_data_reg[1][9]_i_1                                                                             |                4 |             10 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           | jtag_dbg_block_i/jtag_axi_debugger_ip_0/inst/axi_data_mover_inst/U0/n_0_GEN_INPUT_REG[0].sig_input_data_reg[0][9]_i_2                                                                                                                                                                                 | jtag_dbg_block_i/jtag_axi_debugger_ip_0/inst/axi_data_mover_inst/U0/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/p_15_out                                                          |                9 |             10 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           | jtag_dbg_block_i/jtag_axi_debugger_ip_0/inst/genblk2_0.axi_data_mover_inst/U0/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/p_44_out                                                                                                                                          | jtag_dbg_block_i/jtag_axi_debugger_ip_0/inst/genblk2_0.axi_data_mover_inst/U0/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/p_8_out                                                 |                2 |             10 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           | jtag_dbg_block_i/jtag_axi_debugger_ip_0/inst/axi_data_mover_inst/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/p_47_out                                                                                                                | jtag_dbg_block_i/jtag_axi_debugger_ip_0/inst/axi_data_mover_inst/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/p_21_out                      |                3 |             10 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           | jtag_dbg_block_i/jtag_axi_debugger_ip_0/inst/genblk2_0.axi_data_mover_inst/U0/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/p_55_out                                                                                                                                          | jtag_dbg_block_i/jtag_axi_debugger_ip_0/inst/genblk2_0.axi_data_mover_inst/U0/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/p_15_out                                                |                2 |             10 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           | jtag_dbg_block_i/jtag_axi_debugger_ip_0/inst/genblk2_0.axi_data_mover_inst/U0/n_0_GEN_INPUT_REG[1].sig_input_data_reg[1][9]_i_2                                                                                                                                                                       | jtag_dbg_block_i/jtag_axi_debugger_ip_0/inst/genblk2_0.axi_data_mover_inst/U0/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/p_12_out                                                |                2 |             10 |
|  dbg_hub/inst/u_bufr/idrck                                                       | dbg_hub/inst/bscan_inst/E[0]                                                                                                                                                                                                                                                                          | dbg_hub/inst/bscan_inst/AR[0]                                                                                                                                                                               |                3 |             10 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           | jtag_dbg_block_i/jtag_axi_debugger_ip_0/inst/genblk2_0.axi_data_mover_inst/U0/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_push_addr_reg1_out                                                                                                                                                    | jtag_dbg_block_i/jtag_axi_debugger_ip_0/inst/genblk2_0.axi_data_mover_inst/U0/n_0_sig_next_addr_reg[31]_i_1                                                                                                 |                1 |             11 |
|  jtag_dbg_block_i/mig_7series_0/n_0_u_iodelay_ctrl/clk_ref_noibuf.u_bufg_clk_ref | jtag_dbg_block_i/mig_7series_0/sample_timer_en                                                                                                                                                                                                                                                        | jtag_dbg_block_i/mig_7series_0/temp_mon_enabled.u_tempmon/sample_timer0                                                                                                                                     |                2 |             11 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           | jtag_dbg_block_i/jtag_axi_debugger_ip_0/inst/genblk2_0.axi_data_mover_inst/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_wr_fifo                                                                                                                        |                                                                                                                                                                                                             |                2 |             11 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           |                                                                                                                                                                                                                                                                                                       | jtag_dbg_block_i/mig_7series_0/n_0_u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__4                                                                                                                         |                5 |             11 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           |                                                                                                                                                                                                                                                                                                       | jtag_dbg_block_i/jtag_axi_debugger_ip_0/inst/genblk2_0.axi_data_mover_inst/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_eop_sent_reg0 |                5 |             12 |
|  dbg_hub/inst/u_bufr/idrck                                                       | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                                  | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/O1[1]                                                                   |                4 |             12 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           |                                                                                                                                                                                                                                                                                                       | jtag_dbg_block_i/mig_7series_0/n_0_calib_data_offset_0[5]_i_1                                                                                                                                               |                4 |             12 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           |                                                                                                                                                                                                                                                                                                       | jtag_dbg_block_i/jtag_axi_debugger_ip_0/inst/axi_data_mover_inst/U0/n_0_STRUCTURAL_A_GEN.Addr_Counters[4].FDS_I_i_1                                                                                         |                7 |             12 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           | jtag_dbg_block_i/mig_7series_0/n_0_previous_temp[11]_i_1                                                                                                                                                                                                                                              |                                                                                                                                                                                                             |                3 |             12 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           | jtag_dbg_block_i/mig_7series_0/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/samp_edge_cnt0_r0                                                                                                                                                                            | jtag_dbg_block_i/mig_7series_0/n_0_samp_edge_cnt0_r[0]_i_1                                                                                                                                                  |                3 |             12 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           | jtag_dbg_block_i/mig_7series_0/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/p_8_in                                                                                                                                                                                       | jtag_dbg_block_i/mig_7series_0/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/ARESET                                                                                                                     |                8 |             12 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           | dbg_hub/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/E[0]                                                                                                                                                                                                                                                    | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/O1[1]                                                                   |                3 |             12 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           | jtag_dbg_block_i/mig_7series_0/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/samp_edge_cnt1_en_r                                                                                                                                                                          | jtag_dbg_block_i/mig_7series_0/n_0_samp_edge_cnt0_r[0]_i_1                                                                                                                                                  |                3 |             12 |
|  jtag_dbg_block_i/mig_7series_0/n_0_u_iodelay_ctrl/clk_ref_noibuf.u_bufg_clk_ref | jtag_dbg_block_i/mig_7series_0/n_0_xadc_supplied_temperature.temperature[11]_i_1                                                                                                                                                                                                                      | jtag_dbg_block_i/mig_7series_0/temp_mon_enabled.u_tempmon/rst_r2                                                                                                                                            |                4 |             12 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           |                                                                                                                                                                                                                                                                                                       | jtag_dbg_block_i/mig_7series_0/n_0_cmd_pipe_plus.mc_data_offset[5]_i_1                                                                                                                                      |                2 |             12 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           | jtag_dbg_block_i/jtag_axi_debugger_ip_0/inst/genblk2_0.axi_data_mover_inst/U0/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_push_dqual_reg19_out                                                                                                                                               | jtag_dbg_block_i/jtag_axi_debugger_ip_0/inst/genblk2_0.axi_data_mover_inst/U0/n_0_sig_next_cmd_cmplt_reg_i_1                                                                                                |                1 |             12 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           | jtag_dbg_block_i/mig_7series_0/n_0_FSM_onehot_prbs_state_r[12]_i_1                                                                                                                                                                                                                                    | jtag_dbg_block_i/mig_7series_0/n_0_u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep                                                                                                                            |                4 |             12 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           | jtag_dbg_block_i/mig_7series_0/n_0_rank_final_loop[0].bank_final_loop[0].final_data_offset_mc[0][5]_i_1                                                                                                                                                                                               |                                                                                                                                                                                                             |                3 |             12 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           | jtag_dbg_block_i/mig_7series_0/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/p_24_out                                                                                                                                                         | jtag_dbg_block_i/mig_7series_0/n_0_u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__1                                                                                                                         |                2 |             12 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           | jtag_dbg_block_i/mig_7series_0/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/sel                                                                                                                                                              | jtag_dbg_block_i/mig_7series_0/n_0_samples_cnt_r[0]_i_1                                                                                                                                                     |                3 |             12 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           | jtag_dbg_block_i/mig_7series_0/n_0_ocal_final_cnt_r_mux_b[5]_i_1                                                                                                                                                                                                                                      | jtag_dbg_block_i/mig_7series_0/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/stg3_limit0                                                                     |                6 |             12 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           |                                                                                                                                                                                                                                                                                                       | jtag_dbg_block_i/jtag_axi_debugger_ip_0/inst/axi_data_mover_inst/U0/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_mmap_reset_reg                                                                         |                4 |             13 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           |                                                                                                                                                                                                                                                                                                       | jtag_dbg_block_i/jtag_axi_debugger_ip_0/inst/genblk2_0.axi_data_mover_inst/U0/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_reset_reg                                              |                6 |             13 |
|  jtag_dbg_block_i/mig_7series_0/n_0_u_iodelay_ctrl/clk_ref_noibuf.u_bufg_clk_ref |                                                                                                                                                                                                                                                                                                       | jtag_dbg_block_i/mig_7series_0/temp_mon_enabled.u_tempmon/rst_r2                                                                                                                                            |                5 |             13 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           | jtag_dbg_block_i/mig_7series_0/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/p_10_in                                                                                                                                                                                      | jtag_dbg_block_i/mig_7series_0/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/ARESET                                                                                                                     |                2 |             13 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           |                                                                                                                                                                                                                                                                                                       | jtag_dbg_block_i/jtag_axi_debugger_ip_0/inst/u_jtag_axi_debugger_stream_data_if/U_vio_axi_jtag_dbg/inst/n_0_data_int[3]_i_1__0                                                                              |                5 |             13 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           | jtag_dbg_block_i/mig_7series_0/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/pop_si_data                                                                                                                                                                                | jtag_dbg_block_i/mig_7series_0/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/ARESET                                                                                                                     |                4 |             13 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           | jtag_dbg_block_i/jtag_axi_debugger_ip_0/inst/genblk2_0.axi_data_mover_inst/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/p_3_out                               | jtag_dbg_block_i/jtag_axi_debugger_ip_0/inst/genblk2_0.axi_data_mover_inst/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/sig_stream_rst                                                                              |                4 |             14 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           | jtag_dbg_block_i/jtag_axi_debugger_ip_0/inst/genblk2_0.axi_data_mover_inst/U0/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/p_3_out                                       | jtag_dbg_block_i/jtag_axi_debugger_ip_0/inst/genblk2_0.axi_data_mover_inst/U0/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/sig_stream_rst                                                                              |                3 |             14 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           |                                                                                                                                                                                                                                                                                                       | jtag_dbg_block_i/mig_7series_0/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ififo_rst                      |                6 |             14 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           |                                                                                                                                                                                                                                                                                                       | jtag_dbg_block_i/mig_7series_0/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ififo_rst                      |                7 |             14 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           |                                                                                                                                                                                                                                                                                                       | jtag_dbg_block_i/mig_7series_0/n_0_u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__12                                                                                                                        |               10 |             14 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           |                                                                                                                                                                                                                                                                                                       | jtag_dbg_block_i/mig_7series_0/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ififo_rst                      |                6 |             14 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           |                                                                                                                                                                                                                                                                                                       | jtag_dbg_block_i/mig_7series_0/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ififo_rst                      |                6 |             14 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           |                                                                                                                                                                                                                                                                                                       | jtag_dbg_block_i/mig_7series_0/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ififo_rst                      |                5 |             14 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           |                                                                                                                                                                                                                                                                                                       | jtag_dbg_block_i/mig_7series_0/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ififo_rst                      |                4 |             14 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           |                                                                                                                                                                                                                                                                                                       | jtag_dbg_block_i/mig_7series_0/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ififo_rst                      |                5 |             14 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           |                                                                                                                                                                                                                                                                                                       | jtag_dbg_block_i/mig_7series_0/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ififo_rst                      |                8 |             14 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           | jtag_dbg_block_i/mig_7series_0/n_0_FSM_onehot_fine_adj_state_r[15]_i_1                                                                                                                                                                                                                                | jtag_dbg_block_i/mig_7series_0/n_0_u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__0                                                                                                                         |               10 |             15 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           |                                                                                                                                                                                                                                                                                                       | jtag_dbg_block_i/mig_7series_0/n_0_u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__13                                                                                                                        |                7 |             15 |
|  jtag_dbg_block_i/mig_7series_0/n_0_u_iodelay_ctrl/clk_ref_noibuf.u_bufg_clk_ref |                                                                                                                                                                                                                                                                                                       | reset_IBUF                                                                                                                                                                                                  |                3 |             15 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           | jtag_dbg_block_i/jtag_axi_debugger_ip_0/inst/axi_data_mover_inst/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/ram_rd_en_i             | jtag_dbg_block_i/jtag_axi_debugger_ip_0/inst/axi_data_mover_inst/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/sig_stream_rst                                                                                        |                3 |             15 |
|  dbg_hub/inst/u_bufr/idrck                                                       | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/ram_rd_en_i                                                                                                                           |                                                                                                                                                                                                             |                6 |             16 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           | jtag_dbg_block_i/mig_7series_0/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/pointer_we                                                                                                                                                                                                                      |                                                                                                                                                                                                             |                2 |             16 |
|  dbg_hub/inst/u_bufr/idrck                                                       | dbg_hub/inst/U_ICON/U_CMD/I5[0]                                                                                                                                                                                                                                                                       | dbg_hub/inst/U_ICON/U_CMD/O6[0]                                                                                                                                                                             |                4 |             16 |
|  dbg_hub/inst/u_bufr/idrck                                                       | dbg_hub/inst/U_ICON/U_CMD/E[0]                                                                                                                                                                                                                                                                        | dbg_hub/inst/U_ICON/U_CMD/O6[0]                                                                                                                                                                             |                3 |             16 |
|  dbg_hub/inst/u_bufr/idrck                                                       | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/O2[0]                                                                                                                                 |                                                                                                                                                                                                             |                5 |             16 |
|  dbg_hub/inst/u_bufr/idrck                                                       |                                                                                                                                                                                                                                                                                                       | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[1]                                                                    |                4 |             16 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           | dbg_hub/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/O3[0]                                                                                                                                                                                                                                                   |                                                                                                                                                                                                             |                4 |             16 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           | jtag_dbg_block_i/mig_7series_0/n_0_occupied_counter.occ_cnt[15]_i_1                                                                                                                                                                                                                                   | jtag_dbg_block_i/mig_7series_0/n_0_u_memc_ui_top_axi/reset_reg                                                                                                                                              |                4 |             16 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           |                                                                                                                                                                                                                                                                                                       | jtag_dbg_block_i/mig_7series_0/n_0_gen_sr_match_div4.gen_sr_match[0].prev_sr_diff_r[0]_i_1                                                                                                                  |                6 |             16 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           | jtag_dbg_block_i/jtag_axi_debugger_ip_0/inst/axi_data_mover_inst/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr04_out                                                                                                    | jtag_dbg_block_i/jtag_axi_debugger_ip_0/inst/axi_data_mover_inst/U0/n_0_sig_btt_cntr[15]_i_1__0                                                                                                             |                8 |             16 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           | jtag_dbg_block_i/jtag_axi_debugger_ip_0/inst/axi_data_mover_inst/U0/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc1_reg                                                                                                                                                                  | jtag_dbg_block_i/jtag_axi_debugger_ip_0/inst/axi_data_mover_inst/U0/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_mmap_reset_reg                                                                         |                5 |             16 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           | jtag_dbg_block_i/jtag_axi_debugger_ip_0/inst/u_jtag_axi_debugger_stream_data_if/U_vio_axi_jtag_dbg/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[7].wr_probe_out_reg                                                                                                                                            | jtag_dbg_block_i/jtag_axi_debugger_ip_0/inst/u_jtag_axi_debugger_stream_data_if/U_vio_axi_jtag_dbg/inst/n_0_data_int[3]_i_1__0                                                                              |                6 |             16 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           | jtag_dbg_block_i/jtag_axi_debugger_ip_0/inst/u_jtag_axi_debugger_stream_data_if/U_vio_axi_jtag_dbg/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[6].wr_probe_out_reg                                                                                                                                            | jtag_dbg_block_i/jtag_axi_debugger_ip_0/inst/u_jtag_axi_debugger_stream_data_if/U_vio_axi_jtag_dbg/inst/n_0_data_int[3]_i_1__0                                                                              |                8 |             16 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           | jtag_dbg_block_i/jtag_axi_debugger_ip_0/inst/axi_data_mover_inst/U0/n_0_sig_child_addr_cntr_lsh[0]_i_1                                                                                                                                                                                                | jtag_dbg_block_i/jtag_axi_debugger_ip_0/inst/axi_data_mover_inst/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_mmap_reset_reg                                              |                4 |             16 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           | jtag_dbg_block_i/jtag_axi_debugger_ip_0/inst/u_jtag_axi_debugger_stream_data_if/u_mm2s_data_consume_axi4_lite/u_jtag_axi_debug_fifo_x64/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/p_13_out                                                                                                      | jtag_dbg_block_i/jtag_axi_debugger_ip_0/inst/u_jtag_axi_debugger_stream_data_if/u_mm2s_data_consume_axi4_lite/u_jtag_axi_debug_fifo_x64/U0/clear                                                            |                5 |             16 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           | jtag_dbg_block_i/jtag_axi_debugger_ip_0/inst/u_jtag_axi_debugger_stream_data_if/u_s2mm_data_gen_axi4_lite/u_jtag_axi_debug_fifo_x64/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/p_13_out                                                                                                          | jtag_dbg_block_i/jtag_axi_debugger_ip_0/inst/u_jtag_axi_debugger_stream_data_if/u_s2mm_data_gen_axi4_lite/u_jtag_axi_debug_fifo_x64/U0/clear                                                                |                5 |             16 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           | jtag_dbg_block_i/jtag_axi_debugger_ip_0/n_0_inst/u_jtag_axi_debugger_stream_data_if/u_s2mm_data_gen_axi4/i_s_axis_s2mm_cmd_tvalid_reg                                                                                                                                                                 |                                                                                                                                                                                                             |                9 |             16 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           | jtag_dbg_block_i/jtag_axi_debugger_ip_0/inst/u_jtag_axi_debugger_stream_data_if/u_s2mm_data_gen_axi4_lite/u_jtag_axi_debug_fifo_x64/U0/n_0_NO_BMM_INFO.SDP.WIDE_PRIM36.ram_i_3                                                                                                                        | jtag_dbg_block_i/jtag_axi_debugger_ip_0/inst/u_jtag_axi_debugger_stream_data_if/u_s2mm_data_gen_axi4_lite/u_jtag_axi_debug_fifo_x64/U0/RST                                                                  |                3 |             16 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           | jtag_dbg_block_i/jtag_axi_debugger_ip_0/inst/u_jtag_axi_debugger_stream_data_if/u_s2mm_data_gen_axi4_lite/count0                                                                                                                                                                                      | jtag_dbg_block_i/jtag_axi_debugger_ip_0/inst/u_jtag_axi_debugger_stream_data_if/i_s_axis_s2mm_cmd_tvalid                                                                                                    |                5 |             16 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           | jtag_dbg_block_i/jtag_axi_debugger_ip_0/inst/u_jtag_axi_debugger_stream_data_if/u_s2mm_data_gen_axi4/count0                                                                                                                                                                                           | jtag_dbg_block_i/jtag_axi_debugger_ip_0/n_0_inst/u_jtag_axi_debugger_stream_data_if/u_s2mm_data_gen_axi4/i_s_axis_s2mm_cmd_tvalid_reg                                                                       |                5 |             16 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           | jtag_dbg_block_i/jtag_axi_debugger_ip_0/inst/u_jtag_axi_debugger_stream_data_if/i_s_axis_s2mm_cmd_tvalid                                                                                                                                                                                              |                                                                                                                                                                                                             |                5 |             16 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           | jtag_dbg_block_i/jtag_axi_debugger_ip_0/inst/axi_data_mover_inst/U0/n_0_sig_addr_cntr_im0_msh[0]_i_1                                                                                                                                                                                                  | jtag_dbg_block_i/jtag_axi_debugger_ip_0/inst/axi_data_mover_inst/U0/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_mmap_reset_reg                                                                         |                4 |             16 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           | jtag_dbg_block_i/jtag_axi_debugger_ip_0/inst/genblk2_0.axi_data_mover_inst/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr04_out                                                                                          | jtag_dbg_block_i/jtag_axi_debugger_ip_0/inst/genblk2_0.axi_data_mover_inst/U0/n_0_sig_btt_cntr[15]_i_1__0                                                                                                   |                8 |             16 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           | jtag_dbg_block_i/jtag_axi_debugger_ip_0/inst/genblk2_0.axi_data_mover_inst/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/p_3_out                             |                                                                                                                                                                                                             |                2 |             16 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           | jtag_dbg_block_i/jtag_axi_debugger_ip_0/inst/genblk2_0.axi_data_mover_inst/U0/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc3_reg                                                                                                                                                        | jtag_dbg_block_i/jtag_axi_debugger_ip_0/inst/genblk2_0.axi_data_mover_inst/U0/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_reset_reg                                              |                4 |             16 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           | jtag_dbg_block_i/jtag_axi_debugger_ip_0/inst/u_jtag_axi_debugger_stream_data_if/u_mm2s_data_consume_axi4/u_jtag_axi_debug_fifo_x64/U0/n_0_NO_BMM_INFO.SDP.WIDE_PRIM36.ram_i_3                                                                                                                         | jtag_dbg_block_i/jtag_axi_debugger_ip_0/inst/u_jtag_axi_debugger_stream_data_if/u_mm2s_data_consume_axi4/u_jtag_axi_debug_fifo_x64/U0/RST                                                                   |                4 |             16 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           | jtag_dbg_block_i/jtag_axi_debugger_ip_0/inst/u_jtag_axi_debugger_stream_data_if/u_mm2s_data_consume_axi4/u_jtag_axi_debug_fifo_x64/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/p_13_out                                                                                                           | jtag_dbg_block_i/jtag_axi_debugger_ip_0/inst/u_jtag_axi_debugger_stream_data_if/u_mm2s_data_consume_axi4/u_jtag_axi_debug_fifo_x64/U0/clear                                                                 |                5 |             16 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           | jtag_dbg_block_i/jtag_axi_debugger_ip_0/inst/u_jtag_axi_debugger_stream_data_if/u_s2mm_data_gen_axi4/u_jtag_axi_debug_fifo_x64/U0/n_0_NO_BMM_INFO.SDP.WIDE_PRIM36.ram_i_3                                                                                                                             | jtag_dbg_block_i/jtag_axi_debugger_ip_0/inst/u_jtag_axi_debugger_stream_data_if/u_s2mm_data_gen_axi4/u_jtag_axi_debug_fifo_x64/U0/RST                                                                       |                3 |             16 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           |                                                                                                                                                                                                                                                                                                       | jtag_dbg_block_i/mig_7series_0/n_0_u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__15                                                                                                                        |                7 |             16 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           | jtag_dbg_block_i/jtag_axi_debugger_ip_0/inst/genblk2_0.axi_data_mover_inst/U0/n_0_sig_btt_cntr_im0[15]_i_1                                                                                                                                                                                            | jtag_dbg_block_i/jtag_axi_debugger_ip_0/inst/genblk2_0.axi_data_mover_inst/U0/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_reset_reg                                              |                6 |             16 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           |                                                                                                                                                                                                                                                                                                       | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[0]                                                                    |                3 |             16 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           | jtag_dbg_block_i/jtag_axi_debugger_ip_0/inst/axi_data_mover_inst/U0/n_0_sig_child_addr_cntr_msh[0]_i_1                                                                                                                                                                                                | jtag_dbg_block_i/jtag_axi_debugger_ip_0/inst/axi_data_mover_inst/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_mmap_reset_reg                                              |                4 |             16 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           | jtag_dbg_block_i/jtag_axi_debugger_ip_0/inst/u_jtag_axi_debugger_stream_data_if/u_s2mm_data_gen_axi4/u_jtag_axi_debug_fifo_x64/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/p_13_out                                                                                                               | jtag_dbg_block_i/jtag_axi_debugger_ip_0/inst/u_jtag_axi_debugger_stream_data_if/u_s2mm_data_gen_axi4/u_jtag_axi_debug_fifo_x64/U0/clear                                                                     |                3 |             16 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           |                                                                                                                                                                                                                                                                                                       | jtag_dbg_block_i/mig_7series_0/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ofifo_rst                      |                7 |             16 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           | jtag_dbg_block_i/jtag_axi_debugger_ip_0/inst/u_jtag_axi_debugger_stream_data_if/U_vio_axi_jtag_dbg/inst/U_XSDB_SLAVE/reg_test0                                                                                                                                                                        |                                                                                                                                                                                                             |                7 |             16 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           | jtag_dbg_block_i/jtag_axi_debugger_ip_0/inst/axi_data_mover_inst/U0/n_0_sig_btt_cntr[15]_i_1                                                                                                                                                                                                          | jtag_dbg_block_i/jtag_axi_debugger_ip_0/inst/axi_data_mover_inst/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_mmap_reset_reg                                              |                6 |             16 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           | jtag_dbg_block_i/jtag_axi_debugger_ip_0/inst/u_jtag_axi_debugger_stream_data_if/U_vio_axi_jtag_dbg/inst/DECODER_INST/wr_probe_out_modified                                                                                                                                                            | jtag_dbg_block_i/jtag_axi_debugger_ip_0/inst/u_jtag_axi_debugger_stream_data_if/U_vio_axi_jtag_dbg/inst/clear                                                                                               |                7 |             16 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           | jtag_dbg_block_i/jtag_axi_debugger_ip_0/inst/u_jtag_axi_debugger_stream_data_if/U_vio_axi_jtag_dbg/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[19].wr_probe_out_reg                                                                                                                                           | jtag_dbg_block_i/jtag_axi_debugger_ip_0/inst/u_jtag_axi_debugger_stream_data_if/U_vio_axi_jtag_dbg/inst/n_0_data_int[3]_i_1__0                                                                              |                8 |             16 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           | jtag_dbg_block_i/jtag_axi_debugger_ip_0/inst/genblk2_0.axi_data_mover_inst/U0/n_0_sig_btt_cntr[15]_i_1                                                                                                                                                                                                | jtag_dbg_block_i/jtag_axi_debugger_ip_0/inst/genblk2_0.axi_data_mover_inst/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_mmap_reset_reg                                    |                7 |             16 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           | jtag_dbg_block_i/jtag_axi_debugger_ip_0/inst/u_jtag_axi_debugger_stream_data_if/U_vio_axi_jtag_dbg/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[18].wr_probe_out_reg                                                                                                                                           | jtag_dbg_block_i/jtag_axi_debugger_ip_0/inst/u_jtag_axi_debugger_stream_data_if/U_vio_axi_jtag_dbg/inst/n_0_data_int[3]_i_1__0                                                                              |                4 |             16 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           | jtag_dbg_block_i/jtag_axi_debugger_ip_0/inst/u_jtag_axi_debugger_stream_data_if/u_mm2s_data_consume_axi4_lite/u_jtag_axi_debug_fifo_x64/U0/n_0_NO_BMM_INFO.SDP.WIDE_PRIM36.ram_i_3                                                                                                                    | jtag_dbg_block_i/jtag_axi_debugger_ip_0/inst/u_jtag_axi_debugger_stream_data_if/u_mm2s_data_consume_axi4_lite/u_jtag_axi_debug_fifo_x64/U0/RST                                                              |                3 |             16 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           |                                                                                                                                                                                                                                                                                                       | jtag_dbg_block_i/mig_7series_0/n_0_u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__0                                                                                                                         |                6 |             17 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           | jtag_dbg_block_i/jtag_axi_debugger_ip_0/inst/genblk2_0.axi_data_mover_inst/U0/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc2_reg                                                                                                                                                        | jtag_dbg_block_i/jtag_axi_debugger_ip_0/inst/genblk2_0.axi_data_mover_inst/U0/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_reset_reg                                              |                8 |             17 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           | jtag_dbg_block_i/jtag_axi_debugger_ip_0/inst/axi_data_mover_inst/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_s2mm_ld_nxt_len0                                                                                                                                                             |                                                                                                                                                                                                             |                3 |             17 |
|  dbg_hub/inst/u_bufr/idrck                                                       |                                                                                                                                                                                                                                                                                                       | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/O1[0]                                                                   |                4 |             17 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           |                                                                                                                                                                                                                                                                                                       | jtag_dbg_block_i/mig_7series_0/n_0_u_memc_ui_top_axi/reset_reg                                                                                                                                              |                6 |             17 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           | dbg_hub/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/O2                                                                                                                                                                                                                                                      | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/AR[0]                                                                                                                                                       |                6 |             17 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           | dbg_hub/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/O1                                                                                                                                                                                                                                                      | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/AR[0]                                                                                                                                                       |                6 |             17 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           | jtag_dbg_block_i/mig_7series_0/n_0_gen_final_tap[0].final_val[0][5]_i_1                                                                                                                                                                                                                               | jtag_dbg_block_i/mig_7series_0/n_0_u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__4                                                                                                                         |                6 |             18 |
|  dbg_hub/inst/u_bufr/idrck                                                       | dbg_hub/inst/U_ICON/U_CMD/control_icon2xsdb[4]                                                                                                                                                                                                                                                        | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/AR[0]                                                                                                                                                       |                3 |             18 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           |                                                                                                                                                                                                                                                                                                       | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/O1[0]                                                                   |                5 |             18 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           | jtag_dbg_block_i/jtag_axi_debugger_ip_0/inst/axi_data_mover_inst/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/p_3_out                                         | jtag_dbg_block_i/jtag_axi_debugger_ip_0/inst/axi_data_mover_inst/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/sig_stream_rst                                                                                        |                5 |             18 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           | jtag_dbg_block_i/jtag_axi_debugger_ip_0/inst/axi_data_mover_inst/U0/n_0_NO_BMM_INFO.SDP.WIDE_PRIM18.ram_i_2                                                                                                                                                                                           | jtag_dbg_block_i/jtag_axi_debugger_ip_0/inst/axi_data_mover_inst/U0/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/sig_stream_rst                                                                                        |                4 |             18 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD5/n_0_ctl_reg[17]_i_1                                                                                                                                                                                                                                   | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/AR[0]                                                                                                                                                       |                8 |             18 |
|  dbg_hub/inst/u_bufr/idrck                                                       |                                                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                             |               10 |             20 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           | jtag_dbg_block_i/mig_7series_0/n_0_zq_cntrl.zq_timer.zq_timer_r[0]_i_2                                                                                                                                                                                                                                | jtag_dbg_block_i/mig_7series_0/u_memc_ui_top_axi/mem_intfc0/mc0/rank_mach0/rank_common0/zq_timer_r0                                                                                                         |                5 |             20 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           | jtag_dbg_block_i/jtag_axi_debugger_ip_0/inst/genblk2_0.axi_data_mover_inst/U0/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_wr_fifo                                                                                                                        |                                                                                                                                                                                                             |                5 |             20 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           | jtag_dbg_block_i/jtag_axi_debugger_ip_0/inst/genblk2_0.axi_data_mover_inst/U0/n_0_gc1.count_d1[6]_i_1                                                                                                                                                                                                 | jtag_dbg_block_i/jtag_axi_debugger_ip_0/inst/genblk2_0.axi_data_mover_inst/U0/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/sig_stream_rst                                                                              |                3 |             21 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           | jtag_dbg_block_i/jtag_axi_debugger_ip_0/inst/genblk2_0.axi_data_mover_inst/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_psm_ld_realigner_reg                                                                                                                        | jtag_dbg_block_i/jtag_axi_debugger_ip_0/inst/genblk2_0.axi_data_mover_inst/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_tag_reg0                                  |                4 |             21 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           | jtag_dbg_block_i/jtag_axi_debugger_ip_0/inst/genblk2_0.axi_data_mover_inst/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/sig_wr_fifo                                                                                                                    |                                                                                                                                                                                                             |                4 |             21 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           | jtag_dbg_block_i/jtag_axi_debugger_ip_0/inst/genblk2_0.axi_data_mover_inst/U0/n_0_gc1.count_d1[6]_i_1__0                                                                                                                                                                                              | jtag_dbg_block_i/jtag_axi_debugger_ip_0/inst/genblk2_0.axi_data_mover_inst/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/sig_stream_rst                                                                              |                6 |             21 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           | jtag_dbg_block_i/mig_7series_0/n_0_FSM_onehot_ocal_state_r_reg[21]_i_1                                                                                                                                                                                                                                | jtag_dbg_block_i/mig_7series_0/n_0_u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__11                                                                                                                        |               10 |             21 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           |                                                                                                                                                                                                                                                                                                       | jtag_dbg_block_i/mig_7series_0/u_ddr3_infrastructure/rstdiv0_sync_r1                                                                                                                                        |               11 |             24 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           | dbg_hub/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/E[0]                                                                                                                                                                                                                                                    |                                                                                                                                                                                                             |                3 |             24 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           | jtag_dbg_block_i/jtag_axi_debugger_ip_0/inst/axi_data_mover_inst/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/p_3_out                                       |                                                                                                                                                                                                             |                1 |             24 |
|  dbg_hub/inst/u_bufr/idrck                                                       | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                                  |                                                                                                                                                                                                             |                3 |             24 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           | jtag_dbg_block_i/mig_7series_0/u_memc_ui_top_axi/u_ui_top/ui_cmd0/app_addr_r10                                                                                                                                                                                                                        | jtag_dbg_block_i/mig_7series_0/n_0_u_memc_ui_top_axi/reset_reg                                                                                                                                              |               12 |             24 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           | jtag_dbg_block_i/jtag_axi_debugger_ip_0/inst/genblk2_0.axi_data_mover_inst/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_wr_fifo                                                                                                                                                   |                                                                                                                                                                                                             |                5 |             24 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           | jtag_dbg_block_i/jtag_axi_debugger_ip_0/inst/axi_data_mover_inst/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/sig_wr_fifo                                                                                                                              |                                                                                                                                                                                                             |                5 |             25 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           | jtag_dbg_block_i/mig_7series_0/u_memc_ui_top_axi/app_rdy                                                                                                                                                                                                                                              | jtag_dbg_block_i/mig_7series_0/n_0_u_memc_ui_top_axi/reset_reg                                                                                                                                              |                8 |             25 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           | jtag_dbg_block_i/jtag_axi_debugger_ip_0/inst/axi_data_mover_inst/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_psm_ld_realigner_reg                                                                                                                                  | jtag_dbg_block_i/jtag_axi_debugger_ip_0/inst/axi_data_mover_inst/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_tag_reg0                                            |                8 |             25 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           |                                                                                                                                                                                                                                                                                                       | jtag_dbg_block_i/mig_7series_0/n_0_u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__7                                                                                                                         |               10 |             26 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           | jtag_dbg_block_i/mig_7series_0/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/p_55_out                                                                                                                                                                                                                   |                                                                                                                                                                                                             |                7 |             27 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           | jtag_dbg_block_i/mig_7series_0/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/p_94_out                                                                                                                                                                                                                   |                                                                                                                                                                                                             |                9 |             27 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           | jtag_dbg_block_i/mig_7series_0/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/p_133_out                                                                                                                                                                                                                  |                                                                                                                                                                                                             |               11 |             27 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           | jtag_dbg_block_i/jtag_axi_debugger_ip_0/inst/axi_data_mover_inst/U0/n_0_gc1.count_d1[8]_i_1__0                                                                                                                                                                                                        | jtag_dbg_block_i/jtag_axi_debugger_ip_0/inst/axi_data_mover_inst/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/sig_stream_rst                                                                                        |                4 |             27 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           | jtag_dbg_block_i/mig_7series_0/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/p_16_out                                                                                                                                                                                                                   |                                                                                                                                                                                                             |               10 |             27 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           |                                                                                                                                                                                                                                                                                                       | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/AR[0]                                                                                                                                                       |               18 |             27 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           | jtag_dbg_block_i/jtag_axi_debugger_ip_0/inst/axi_data_mover_inst/U0/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/p_13_out                                                | jtag_dbg_block_i/jtag_axi_debugger_ip_0/inst/axi_data_mover_inst/U0/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/sig_stream_rst                                                                                        |                5 |             27 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD4/n_0_ctl_reg[27]_i_1                                                                                                                                                                                                                                   | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/AR[0]                                                                                                                                                       |                7 |             28 |
|  dbg_hub/inst/u_bufr/idrck                                                       | dbg_hub/inst/U_ICON/U_CMD/control_icon2xsdb[3]                                                                                                                                                                                                                                                        | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/AR[0]                                                                                                                                                       |                5 |             28 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           |                                                                                                                                                                                                                                                                                                       | jtag_dbg_block_i/jtag_axi_debugger_ip_0/inst/genblk2_0.axi_data_mover_inst/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_mmap_reset_reg                                    |               15 |             28 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           | jtag_dbg_block_i/jtag_axi_debugger_ip_0/inst/genblk2_0.axi_data_mover_inst/U0/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_wr_fifo                                                                                                                                                   |                                                                                                                                                                                                             |                8 |             29 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           | jtag_dbg_block_i/jtag_axi_debugger_ip_0/inst/axi_data_mover_inst/U0/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_push_input_reg12_out                                                                                                                                                             | jtag_dbg_block_i/jtag_axi_debugger_ip_0/inst/axi_data_mover_inst/U0/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_mmap_reset_reg                                                                         |               12 |             30 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           | jtag_dbg_block_i/mig_7series_0/n_0_gen_final_tap[0].final_val[0][5]_i_1                                                                                                                                                                                                                               | jtag_dbg_block_i/mig_7series_0/n_0_u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__8                                                                                                                         |               10 |             30 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           | jtag_dbg_block_i/mig_7series_0/n_0_lfsr_q[63]_i_2                                                                                                                                                                                                                                                     | jtag_dbg_block_i/mig_7series_0/n_0_lfsr_q[63]_i_1                                                                                                                                                           |               11 |             31 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           | jtag_dbg_block_i/mig_7series_0/n_0_lfsr_q[63]_i_2                                                                                                                                                                                                                                                     | jtag_dbg_block_i/mig_7series_0/n_0_lfsr_q[64]_i_1                                                                                                                                                           |               13 |             31 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           |                                                                                                                                                                                                                                                                                                       | jtag_dbg_block_i/jtag_axi_debugger_ip_0/inst/genblk2_0.axi_data_mover_inst/U0/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/sig_stream_rst                                                                              |               14 |             31 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           |                                                                                                                                                                                                                                                                                                       | jtag_dbg_block_i/jtag_axi_debugger_ip_0/inst/axi_data_mover_inst/U0/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/sig_stream_rst                                                                                        |               14 |             31 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           |                                                                                                                                                                                                                                                                                                       | jtag_dbg_block_i/mig_7series_0/n_0_u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__14                                                                                                                        |               19 |             32 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           | jtag_dbg_block_i/jtag_axi_debugger_ip_0/inst/u_jtag_axi_debugger_stream_data_if/U_vio_axi_jtag_dbg/inst/PROBE_OUT_ALL_INST/wr_probe_out[26]                                                                                                                                                           | jtag_dbg_block_i/jtag_axi_debugger_ip_0/inst/u_jtag_axi_debugger_stream_data_if/U_vio_axi_jtag_dbg/inst/clear                                                                                               |               15 |             32 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           | jtag_dbg_block_i/jtag_axi_debugger_ip_0/inst/u_jtag_axi_debugger_stream_data_if/U_vio_axi_jtag_dbg/inst/PROBE_OUT_ALL_INST/wr_probe_out[25]                                                                                                                                                           | jtag_dbg_block_i/jtag_axi_debugger_ip_0/inst/u_jtag_axi_debugger_stream_data_if/U_vio_axi_jtag_dbg/inst/clear                                                                                               |               10 |             32 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           | jtag_dbg_block_i/jtag_axi_debugger_ip_0/inst/u_jtag_axi_debugger_stream_data_if/U_vio_axi_jtag_dbg/inst/PROBE_OUT_ALL_INST/wr_probe_out[22]                                                                                                                                                           | jtag_dbg_block_i/jtag_axi_debugger_ip_0/inst/u_jtag_axi_debugger_stream_data_if/U_vio_axi_jtag_dbg/inst/clear                                                                                               |               19 |             32 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           | jtag_dbg_block_i/jtag_axi_debugger_ip_0/inst/u_jtag_axi_debugger_stream_data_if/U_vio_axi_jtag_dbg/inst/PROBE_OUT_ALL_INST/wr_probe_out[21]                                                                                                                                                           | jtag_dbg_block_i/jtag_axi_debugger_ip_0/inst/u_jtag_axi_debugger_stream_data_if/U_vio_axi_jtag_dbg/inst/clear                                                                                               |               12 |             32 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           | jtag_dbg_block_i/jtag_axi_debugger_ip_0/inst/u_jtag_axi_debugger_stream_data_if/U_vio_axi_jtag_dbg/inst/PROBE_OUT_ALL_INST/wr_probe_out[20]                                                                                                                                                           | jtag_dbg_block_i/jtag_axi_debugger_ip_0/inst/u_jtag_axi_debugger_stream_data_if/U_vio_axi_jtag_dbg/inst/clear                                                                                               |               15 |             32 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           | jtag_dbg_block_i/jtag_axi_debugger_ip_0/inst/u_jtag_axi_debugger_stream_data_if/U_vio_axi_jtag_dbg/inst/PROBE_OUT_ALL_INST/wr_probe_out[10]                                                                                                                                                           | jtag_dbg_block_i/jtag_axi_debugger_ip_0/inst/u_jtag_axi_debugger_stream_data_if/U_vio_axi_jtag_dbg/inst/clear                                                                                               |               14 |             32 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           | jtag_dbg_block_i/jtag_axi_debugger_ip_0/inst/u_jtag_axi_debugger_stream_data_if/U_vio_axi_jtag_dbg/inst/PROBE_OUT_ALL_INST/wr_probe_out[9]                                                                                                                                                            | jtag_dbg_block_i/jtag_axi_debugger_ip_0/inst/u_jtag_axi_debugger_stream_data_if/U_vio_axi_jtag_dbg/inst/clear                                                                                               |               14 |             32 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           | jtag_dbg_block_i/jtag_axi_debugger_ip_0/inst/u_jtag_axi_debugger_stream_data_if/U_vio_axi_jtag_dbg/inst/PROBE_OUT_ALL_INST/wr_probe_out[8]                                                                                                                                                            | jtag_dbg_block_i/jtag_axi_debugger_ip_0/inst/u_jtag_axi_debugger_stream_data_if/U_vio_axi_jtag_dbg/inst/clear                                                                                               |                9 |             32 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           | jtag_dbg_block_i/jtag_axi_debugger_ip_0/inst/axi_data_mover_inst/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_en                                                                                  |                                                                                                                                                                                                             |               11 |             32 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           | jtag_dbg_block_i/jtag_axi_debugger_ip_0/inst/axi_data_mover_inst/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_s_ready_dup                                                                                      |                                                                                                                                                                                                             |               10 |             32 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           | jtag_dbg_block_i/jtag_axi_debugger_ip_0/inst/axi_data_mover_inst/U0/n_0_sig_btt_cntr_im0[15]_i_1                                                                                                                                                                                                      | jtag_dbg_block_i/jtag_axi_debugger_ip_0/inst/axi_data_mover_inst/U0/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_mmap_reset_reg                                                                         |               13 |             32 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           | jtag_dbg_block_i/mig_7series_0/n_0_axlen_cnt[7]_i_1__0                                                                                                                                                                                                                                                | jtag_dbg_block_i/mig_7series_0/u_memc_ui_top_axi/u_axi_mc/areset_d1                                                                                                                                         |               12 |             33 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           | jtag_dbg_block_i/mig_7series_0/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/M_AXI_AREADY_I                                                                                                                                                                             |                                                                                                                                                                                                             |               12 |             33 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           | jtag_dbg_block_i/mig_7series_0/n_0_axlen_cnt[7]_i_1                                                                                                                                                                                                                                                   | jtag_dbg_block_i/mig_7series_0/u_memc_ui_top_axi/u_axi_mc/areset_d1                                                                                                                                         |               14 |             33 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           | jtag_dbg_block_i/mig_7series_0/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/M_AXI_AREADY_I                                                                                                                                                                               |                                                                                                                                                                                                             |               13 |             33 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           | jtag_dbg_block_i/jtag_axi_debugger_ip_0/inst/genblk2_0.u_axi_mm_to_axi_lite/inst/gen_axilite.gen_b2s_conv.axilite_b2s/si_rs_rready                                                                                                                                                                    |                                                                                                                                                                                                             |                8 |             33 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           | jtag_dbg_block_i/jtag_axi_debugger_ip_0/inst/genblk2_0.u_axi_mm_to_axi_lite/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/p_1_in                                                                                                                                                            |                                                                                                                                                                                                             |                9 |             33 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           | jtag_dbg_block_i/jtag_axi_debugger_ip_0/inst/axi_data_mover_inst/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_push_input_reg14_out                                                                                                                                  | jtag_dbg_block_i/jtag_axi_debugger_ip_0/inst/axi_data_mover_inst/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_cache_type_reg0                                       |               10 |             34 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           |                                                                                                                                                                                                                                                                                                       | jtag_dbg_block_i/jtag_axi_debugger_ip_0/inst/axi_data_mover_inst/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_mmap_reset_reg                                              |               17 |             35 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           | jtag_dbg_block_i/jtag_axi_debugger_ip_0/inst/axi_data_mover_inst/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_psm_ld_chcmd_reg                                                                                                                                      | jtag_dbg_block_i/jtag_axi_debugger_ip_0/inst/axi_data_mover_inst/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_tag_reg0                                              |               14 |             35 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           | jtag_dbg_block_i/jtag_axi_debugger_ip_0/inst/genblk2_0.axi_data_mover_inst/U0/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_s_ready_dup                                                                                                                                      | jtag_dbg_block_i/jtag_axi_debugger_ip_0/inst/genblk2_0.axi_data_mover_inst/U0/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/sig_stream_rst                                                                              |               10 |             36 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           | jtag_dbg_block_i/jtag_axi_debugger_ip_0/inst/genblk2_0.axi_data_mover_inst/U0/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_en                                                                                                                                  | jtag_dbg_block_i/jtag_axi_debugger_ip_0/inst/genblk2_0.axi_data_mover_inst/U0/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out0                                          |               11 |             36 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           | jtag_dbg_block_i/jtag_axi_debugger_ip_0/inst/u_jtag_axi_debugger_stream_data_if/u_mm2s_data_consume_axi4/FIFO_TO_JTAG_DATA_read_strobe                                                                                                                                                                | jtag_dbg_block_i/jtag_axi_debugger_ip_0/n_0_FIFO_TO_JTAG_DATA_VIO[31]_i_1__0                                                                                                                                |                9 |             36 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           | jtag_dbg_block_i/jtag_axi_debugger_ip_0/inst/axi_data_mover_inst/U0/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_en                                                                                                                                            | jtag_dbg_block_i/jtag_axi_debugger_ip_0/inst/axi_data_mover_inst/U0/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out0                                                    |               10 |             36 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           | jtag_dbg_block_i/jtag_axi_debugger_ip_0/inst/axi_data_mover_inst/U0/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_s_ready_dup                                                                                                                                                | jtag_dbg_block_i/jtag_axi_debugger_ip_0/inst/axi_data_mover_inst/U0/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/sig_stream_rst                                                                                        |                5 |             36 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           | jtag_dbg_block_i/jtag_axi_debugger_ip_0/inst/u_jtag_axi_debugger_stream_data_if/u_mm2s_data_consume_axi4_lite/FIFO_TO_JTAG_DATA_read_strobe                                                                                                                                                           | jtag_dbg_block_i/jtag_axi_debugger_ip_0/inst/u_jtag_axi_debugger_stream_data_if/p_0_in                                                                                                                      |               15 |             36 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           | jtag_dbg_block_i/jtag_axi_debugger_ip_0/inst/axi_data_mover_inst/U0/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc2_reg                                                                                                                                                                  | jtag_dbg_block_i/jtag_axi_debugger_ip_0/inst/axi_data_mover_inst/U0/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_mmap_reset_reg                                                                         |               14 |             37 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           | jtag_dbg_block_i/jtag_axi_debugger_ip_0/inst/axi_data_mover_inst/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_data_reg_out_en                                                                                                                                       | jtag_dbg_block_i/jtag_axi_debugger_ip_0/inst/axi_data_mover_inst/U0/n_0_sig_data_reg_out[31]_i_1__2                                                                                                         |               14 |             37 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           | jtag_dbg_block_i/jtag_axi_debugger_ip_0/inst/axi_data_mover_inst/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_dup                                                                                                                                           | jtag_dbg_block_i/jtag_axi_debugger_ip_0/inst/axi_data_mover_inst/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/sig_stream_rst                                                                                        |               11 |             37 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           |                                                                                                                                                                                                                                                                                                       | jtag_dbg_block_i/mig_7series_0/n_0_rstdiv0_sync_r[11]_i_1                                                                                                                                                   |               16 |             37 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           | jtag_dbg_block_i/jtag_axi_debugger_ip_0/inst/axi_data_mover_inst/U0/n_0_INCLUDE_PACKING.DO_REG_SLICES[9].lsig_flag_slice_reg[9][1]_i_1                                                                                                                                                                | jtag_dbg_block_i/jtag_axi_debugger_ip_0/inst/axi_data_mover_inst/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/sig_stream_rst                                                                                        |               15 |             38 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           | jtag_dbg_block_i/jtag_axi_debugger_ip_0/inst/axi_data_mover_inst/U0/n_0_INCLUDE_PACKING.DO_REG_SLICES[10].lsig_flag_slice_reg[10][1]_i_1                                                                                                                                                              | jtag_dbg_block_i/jtag_axi_debugger_ip_0/inst/axi_data_mover_inst/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/sig_stream_rst                                                                                        |               15 |             38 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           | jtag_dbg_block_i/jtag_axi_debugger_ip_0/inst/axi_data_mover_inst/U0/n_0_INCLUDE_PACKING.DO_REG_SLICES[11].lsig_flag_slice_reg[11][1]_i_1                                                                                                                                                              | jtag_dbg_block_i/jtag_axi_debugger_ip_0/inst/axi_data_mover_inst/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/sig_stream_rst                                                                                        |               13 |             38 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           | jtag_dbg_block_i/jtag_axi_debugger_ip_0/inst/axi_data_mover_inst/U0/n_0_INCLUDE_PACKING.DO_REG_SLICES[12].lsig_flag_slice_reg[12][1]_i_1                                                                                                                                                              | jtag_dbg_block_i/jtag_axi_debugger_ip_0/inst/axi_data_mover_inst/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/sig_stream_rst                                                                                        |               14 |             38 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           | jtag_dbg_block_i/jtag_axi_debugger_ip_0/inst/axi_data_mover_inst/U0/n_0_INCLUDE_PACKING.DO_REG_SLICES[5].lsig_flag_slice_reg[5][1]_i_1                                                                                                                                                                | jtag_dbg_block_i/jtag_axi_debugger_ip_0/inst/axi_data_mover_inst/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/sig_stream_rst                                                                                        |               15 |             38 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           | jtag_dbg_block_i/jtag_axi_debugger_ip_0/inst/axi_data_mover_inst/U0/n_0_INCLUDE_PACKING.DO_REG_SLICES[6].lsig_flag_slice_reg[6][1]_i_1                                                                                                                                                                | jtag_dbg_block_i/jtag_axi_debugger_ip_0/inst/axi_data_mover_inst/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/sig_stream_rst                                                                                        |               13 |             38 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           | jtag_dbg_block_i/jtag_axi_debugger_ip_0/inst/axi_data_mover_inst/U0/n_0_INCLUDE_PACKING.DO_REG_SLICES[7].lsig_flag_slice_reg[7][1]_i_1                                                                                                                                                                | jtag_dbg_block_i/jtag_axi_debugger_ip_0/inst/axi_data_mover_inst/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/sig_stream_rst                                                                                        |               15 |             38 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           | jtag_dbg_block_i/jtag_axi_debugger_ip_0/inst/axi_data_mover_inst/U0/n_0_INCLUDE_PACKING.DO_REG_SLICES[13].lsig_flag_slice_reg[13][1]_i_1                                                                                                                                                              | jtag_dbg_block_i/jtag_axi_debugger_ip_0/inst/axi_data_mover_inst/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/sig_stream_rst                                                                                        |               12 |             38 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           | jtag_dbg_block_i/jtag_axi_debugger_ip_0/inst/axi_data_mover_inst/U0/n_0_INCLUDE_PACKING.DO_REG_SLICES[2].lsig_flag_slice_reg[2][1]_i_1                                                                                                                                                                | jtag_dbg_block_i/jtag_axi_debugger_ip_0/inst/axi_data_mover_inst/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/sig_stream_rst                                                                                        |               12 |             38 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           | jtag_dbg_block_i/jtag_axi_debugger_ip_0/inst/axi_data_mover_inst/U0/n_0_INCLUDE_PACKING.DO_REG_SLICES[3].lsig_flag_slice_reg[3][1]_i_1                                                                                                                                                                | jtag_dbg_block_i/jtag_axi_debugger_ip_0/inst/axi_data_mover_inst/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/sig_stream_rst                                                                                        |               12 |             38 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           | jtag_dbg_block_i/jtag_axi_debugger_ip_0/inst/axi_data_mover_inst/U0/n_0_INCLUDE_PACKING.DO_REG_SLICES[4].lsig_flag_slice_reg[4][1]_i_1                                                                                                                                                                | jtag_dbg_block_i/jtag_axi_debugger_ip_0/inst/axi_data_mover_inst/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/sig_stream_rst                                                                                        |               14 |             38 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           | jtag_dbg_block_i/jtag_axi_debugger_ip_0/inst/axi_data_mover_inst/U0/n_0_INCLUDE_PACKING.DO_REG_SLICES[1].lsig_flag_slice_reg[1][1]_i_1                                                                                                                                                                | jtag_dbg_block_i/jtag_axi_debugger_ip_0/inst/axi_data_mover_inst/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/sig_stream_rst                                                                                        |               13 |             38 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           | jtag_dbg_block_i/jtag_axi_debugger_ip_0/inst/axi_data_mover_inst/U0/n_0_INCLUDE_PACKING.DO_REG_SLICES[8].lsig_flag_slice_reg[8][1]_i_1                                                                                                                                                                | jtag_dbg_block_i/jtag_axi_debugger_ip_0/inst/axi_data_mover_inst/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/sig_stream_rst                                                                                        |               18 |             38 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           | jtag_dbg_block_i/jtag_axi_debugger_ip_0/inst/axi_data_mover_inst/U0/n_0_INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg[0][1]_i_1                                                                                                                                                                | jtag_dbg_block_i/jtag_axi_debugger_ip_0/inst/axi_data_mover_inst/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/sig_stream_rst                                                                                        |               12 |             38 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           | jtag_dbg_block_i/jtag_axi_debugger_ip_0/inst/axi_data_mover_inst/U0/n_0_INCLUDE_PACKING.DO_REG_SLICES[14].lsig_flag_slice_reg[14][1]_i_1                                                                                                                                                              | jtag_dbg_block_i/jtag_axi_debugger_ip_0/inst/axi_data_mover_inst/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/sig_stream_rst                                                                                        |               14 |             38 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           | jtag_dbg_block_i/jtag_axi_debugger_ip_0/inst/axi_data_mover_inst/U0/n_0_INCLUDE_PACKING.DO_REG_SLICES[15].lsig_flag_slice_reg[15][1]_i_1                                                                                                                                                              | jtag_dbg_block_i/jtag_axi_debugger_ip_0/inst/axi_data_mover_inst/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/sig_stream_rst                                                                                        |               13 |             38 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           |                                                                                                                                                                                                                                                                                                       | jtag_dbg_block_i/mig_7series_0/n_0_u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__2                                                                                                                         |               27 |             41 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           |                                                                                                                                                                                                                                                                                                       | jtag_dbg_block_i/mig_7series_0/n_0_u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__3                                                                                                                         |               17 |             41 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           | jtag_dbg_block_i/mig_7series_0/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/valid_Write                                                                                                                                                             |                                                                                                                                                                                                             |               11 |             41 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           | jtag_dbg_block_i/jtag_axi_debugger_ip_0/inst/axi_data_mover_inst/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_csm_ld_xfer                                                                                                                                           | jtag_dbg_block_i/jtag_axi_debugger_ip_0/inst/axi_data_mover_inst/U0/n_0_sig_xfer_tag_reg[3]_i_1                                                                                                             |               12 |             41 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           | jtag_dbg_block_i/mig_7series_0/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/valid_Write                                                                                                                                                           |                                                                                                                                                                                                             |               11 |             42 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           | jtag_dbg_block_i/mig_7series_0/n_0_storage_data1[63]_i_1                                                                                                                                                                                                                                              |                                                                                                                                                                                                             |               12 |             43 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           | jtag_dbg_block_i/mig_7series_0/n_0_storage_data1[63]_i_1__0                                                                                                                                                                                                                                           |                                                                                                                                                                                                             |               13 |             43 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           | jtag_dbg_block_i/jtag_axi_debugger_ip_0/inst/axi_data_mover_inst/U0/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_wr_fifo                                                                                                                                          |                                                                                                                                                                                                             |               11 |             44 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           | jtag_dbg_block_i/jtag_axi_debugger_ip_0/inst/axi_data_mover_inst/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_wr_fifo                                                                                                                                          |                                                                                                                                                                                                             |               12 |             44 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           | jtag_dbg_block_i/jtag_axi_debugger_ip_0/inst/axi_data_mover_inst/U0/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_push_addr_reg1_out                                                                                                                                                              | jtag_dbg_block_i/jtag_axi_debugger_ip_0/inst/axi_data_mover_inst/U0/n_0_sig_next_addr_reg[31]_i_1                                                                                                           |                2 |             45 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           | jtag_dbg_block_i/jtag_axi_debugger_ip_0/inst/axi_data_mover_inst/U0/n_0_sig_next_addr_reg[31]_i_2__0                                                                                                                                                                                                  | jtag_dbg_block_i/jtag_axi_debugger_ip_0/inst/axi_data_mover_inst/U0/n_0_sig_next_addr_reg[31]_i_1__0                                                                                                        |                1 |             45 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           | jtag_dbg_block_i/mig_7series_0/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en                                                                                  |                                                                                                                                                                                                             |                6 |             48 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           | jtag_dbg_block_i/mig_7series_0/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/prev_rd_rise0_r0                                                                                                                                                          |                                                                                                                                                                                                             |               18 |             48 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           | jtag_dbg_block_i/jtag_axi_debugger_ip_0/inst/axi_data_mover_inst/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_wr_fifo                                                                                                                                                             |                                                                                                                                                                                                             |                5 |             50 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           | jtag_dbg_block_i/jtag_axi_debugger_ip_0/inst/axi_data_mover_inst/U0/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_wr_fifo                                                                                                                                                             |                                                                                                                                                                                                             |               14 |             53 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           |                                                                                                                                                                                                                                                                                                       | jtag_dbg_block_i/mig_7series_0/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/ARESET                                                                                                                     |               18 |             53 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           |                                                                                                                                                                                                                                                                                                       | jtag_dbg_block_i/jtag_axi_debugger_ip_0/inst/genblk2_0.u_axi_mm_to_axi_lite/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                             |               14 |             55 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           | jtag_dbg_block_i/mig_7series_0/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/phy_rddata_en                                                                                                                                                                                                |                                                                                                                                                                                                             |               35 |             56 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           | jtag_dbg_block_i/mig_7series_0/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en                                                                                  |                                                                                                                                                                                                             |                7 |             56 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           | jtag_dbg_block_i/mig_7series_0/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/mux_rd_valid_r                                                                                                                                                   |                                                                                                                                                                                                             |               15 |             64 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           | jtag_dbg_block_i/mig_7series_0/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/store_sr_r0                                                                                                                                                                                  |                                                                                                                                                                                                             |               15 |             64 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           | jtag_dbg_block_i/mig_7series_0/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/store_sr_r1                                                                                                                                                                                  |                                                                                                                                                                                                             |               15 |             64 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           | jtag_dbg_block_i/mig_7series_0/n_0_u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/mux_rd_valid_r_reg                                                                                                                                                                       |                                                                                                                                                                                                             |               17 |             64 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           | jtag_dbg_block_i/jtag_axi_debugger_ip_0/inst/axi_data_mover_inst/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_s_ready_dup                                                                                                                                                            | jtag_dbg_block_i/jtag_axi_debugger_ip_0/inst/axi_data_mover_inst/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/sig_stream_rst                                                                                        |               21 |             65 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           | jtag_dbg_block_i/jtag_axi_debugger_ip_0/inst/axi_data_mover_inst/U0/n_0_sig_data_reg_out[511]_i_1__0                                                                                                                                                                                                  | jtag_dbg_block_i/jtag_axi_debugger_ip_0/inst/axi_data_mover_inst/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/sig_stream_rst                                                                                        |               23 |             65 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           |                                                                                                                                                                                                                                                                                                       | jtag_dbg_block_i/jtag_axi_debugger_ip_0/inst/axi_data_mover_inst/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/sig_stream_rst                                                                                        |               33 |             65 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           |                                                                                                                                                                                                                                                                                                       | jtag_dbg_block_i/mig_7series_0/n_0_u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/ARESET_reg_rep__15                                                                                                     |               26 |             66 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           | jtag_dbg_block_i/jtag_axi_debugger_ip_0/inst/axi_data_mover_inst/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_push_dqual_reg                                                                                                                                                               | jtag_dbg_block_i/jtag_axi_debugger_ip_0/inst/axi_data_mover_inst/U0/n_0_sig_next_calc_error_reg_i_1                                                                                                         |               28 |             67 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           |                                                                                                                                                                                                                                                                                                       | jtag_dbg_block_i/jtag_axi_debugger_ip_0/inst/genblk2_0.axi_data_mover_inst/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/sig_stream_rst                                                                              |               33 |             68 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           |                                                                                                                                                                                                                                                                                                       | jtag_dbg_block_i/mig_7series_0/n_0_u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/ARESET_reg_rep__16                                                                                                     |               31 |             86 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           |                                                                                                                                                                                                                                                                                                       | jtag_dbg_block_i/mig_7series_0/n_0_u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/ARESET_reg_rep__6                                                                                                      |               35 |             96 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           |                                                                                                                                                                                                                                                                                                       | jtag_dbg_block_i/mig_7series_0/n_0_u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/ARESET_reg_rep__7                                                                                                      |               36 |             96 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           |                                                                                                                                                                                                                                                                                                       | jtag_dbg_block_i/mig_7series_0/n_0_u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/ARESET_reg_rep__8                                                                                                      |               35 |             96 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           |                                                                                                                                                                                                                                                                                                       | jtag_dbg_block_i/mig_7series_0/n_0_u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/ARESET_reg_rep__10                                                                                                     |               44 |             96 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           | jtag_dbg_block_i/mig_7series_0/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en                                                                      |                                                                                                                                                                                                             |               12 |             96 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           |                                                                                                                                                                                                                                                                                                       | jtag_dbg_block_i/mig_7series_0/n_0_u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/ARESET_reg_rep__9                                                                                                      |               42 |             96 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           |                                                                                                                                                                                                                                                                                                       | jtag_dbg_block_i/mig_7series_0/n_0_u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/ARESET_reg_rep__4                                                                                                      |               45 |             96 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           | jtag_dbg_block_i/mig_7series_0/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en                                                                      |                                                                                                                                                                                                             |               12 |             96 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           |                                                                                                                                                                                                                                                                                                       | jtag_dbg_block_i/mig_7series_0/n_0_u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/ARESET_reg_rep__14                                                                                                     |               40 |             96 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           | jtag_dbg_block_i/mig_7series_0/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en                                                                      |                                                                                                                                                                                                             |               12 |             96 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           |                                                                                                                                                                                                                                                                                                       | jtag_dbg_block_i/mig_7series_0/n_0_u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/ARESET_reg_rep__13                                                                                                     |               38 |             96 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           | jtag_dbg_block_i/mig_7series_0/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en                                                                      |                                                                                                                                                                                                             |               12 |             96 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           |                                                                                                                                                                                                                                                                                                       | jtag_dbg_block_i/mig_7series_0/n_0_u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/ARESET_reg_rep__12                                                                                                     |               38 |             96 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           |                                                                                                                                                                                                                                                                                                       | jtag_dbg_block_i/mig_7series_0/n_0_u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/ARESET_reg_rep__11                                                                                                     |               39 |             96 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           | jtag_dbg_block_i/mig_7series_0/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en                                                                      |                                                                                                                                                                                                             |               12 |             96 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           | jtag_dbg_block_i/mig_7series_0/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en                                                                      |                                                                                                                                                                                                             |               12 |             96 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           |                                                                                                                                                                                                                                                                                                       | jtag_dbg_block_i/mig_7series_0/n_0_u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/ARESET_reg_rep__5                                                                                                      |               43 |             96 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           | jtag_dbg_block_i/mig_7series_0/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/p_8_in                                                                                                                                                                                       | jtag_dbg_block_i/mig_7series_0/n_0_u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/ARESET_reg_rep                                                                                                         |               26 |            100 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           | jtag_dbg_block_i/mig_7series_0/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/p_8_in                                                                                                                                                                                       | jtag_dbg_block_i/mig_7series_0/n_0_u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/ARESET_reg_rep__0                                                                                                      |               39 |            100 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           | jtag_dbg_block_i/mig_7series_0/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/p_8_in                                                                                                                                                                                       | jtag_dbg_block_i/mig_7series_0/n_0_u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/ARESET_reg_rep__1                                                                                                      |               40 |            100 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           | jtag_dbg_block_i/mig_7series_0/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/p_8_in                                                                                                                                                                                       | jtag_dbg_block_i/mig_7series_0/n_0_u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/ARESET_reg_rep__2                                                                                                      |               45 |            100 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           | jtag_dbg_block_i/mig_7series_0/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/p_8_in                                                                                                                                                                                       | jtag_dbg_block_i/mig_7series_0/n_0_u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/ARESET_reg_rep__3                                                                                                      |               28 |            100 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           | jtag_dbg_block_i/mig_7series_0/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en                                                                      |                                                                                                                                                                                                             |               13 |            104 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           | jtag_dbg_block_i/mig_7series_0/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en                                                                      |                                                                                                                                                                                                             |               13 |            104 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           | jtag_dbg_block_i/mig_7series_0/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en                                                                                  |                                                                                                                                                                                                             |               14 |            112 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           | jtag_dbg_block_i/mig_7series_0/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en                                                                                  |                                                                                                                                                                                                             |               14 |            112 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           | jtag_dbg_block_i/mig_7series_0/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en                                                                                  |                                                                                                                                                                                                             |               14 |            112 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           | jtag_dbg_block_i/mig_7series_0/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en                                                                                  |                                                                                                                                                                                                             |               14 |            112 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           | jtag_dbg_block_i/mig_7series_0/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en                                                                                  |                                                                                                                                                                                                             |               14 |            112 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           | jtag_dbg_block_i/mig_7series_0/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en                                                                                  |                                                                                                                                                                                                             |               14 |            112 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           | jtag_dbg_block_i/mig_7series_0/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en                                                                                  |                                                                                                                                                                                                             |               14 |            112 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           | jtag_dbg_block_i/mig_7series_0/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en                                                                                  |                                                                                                                                                                                                             |               14 |            112 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           | jtag_dbg_block_i/mig_7series_0/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en                                                                                  |                                                                                                                                                                                                             |               14 |            112 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           | jtag_dbg_block_i/jtag_axi_debugger_ip_0/inst/axi_data_mover_inst/U0/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_push_dqual_reg19_out                                                                                                                                                         | jtag_dbg_block_i/jtag_axi_debugger_ip_0/inst/axi_data_mover_inst/U0/n_0_sig_next_cmd_cmplt_reg_i_1                                                                                                          |                1 |            132 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           | jtag_dbg_block_i/jtag_axi_debugger_ip_0/inst/u_jtag_axi_debugger_stream_data_if/U_vio_axi_jtag_dbg/inst/n_0_probe_in_reg[137]_i_1                                                                                                                                                                     |                                                                                                                                                                                                             |               78 |            138 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           |                                                                                                                                                                                                                                                                                                       | jtag_dbg_block_i/jtag_axi_debugger_ip_0/inst/u_jtag_axi_debugger_stream_data_if/U_vio_axi_jtag_dbg/inst/PROBE_IN_INST/read_done                                                                             |               72 |            138 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           |                                                                                                                                                                                                                                                                                                       | jtag_dbg_block_i/jtag_axi_debugger_ip_0/inst/u_jtag_axi_debugger_stream_data_if/U_vio_axi_jtag_dbg/inst/n_0_PROBE_IN_INST/read_done_reg_rep                                                                 |               67 |            138 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           | jtag_dbg_block_i/jtag_axi_debugger_ip_0/inst/axi_data_mover_inst/U0/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_wr_fifo                                                                                                                                  |                                                                                                                                                                                                             |               19 |            140 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           | jtag_dbg_block_i/jtag_axi_debugger_ip_0/inst/axi_data_mover_inst/U0/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc3_reg                                                                                                                                                                  | jtag_dbg_block_i/jtag_axi_debugger_ip_0/inst/axi_data_mover_inst/U0/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_mmap_reset_reg                                                                         |               63 |            144 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           | jtag_dbg_block_i/jtag_axi_debugger_ip_0/inst/u_jtag_axi_debugger_stream_data_if/U_vio_axi_jtag_dbg/inst/committ                                                                                                                                                                                       | jtag_dbg_block_i/jtag_axi_debugger_ip_0/inst/u_jtag_axi_debugger_stream_data_if/U_vio_axi_jtag_dbg/inst/clear                                                                                               |              127 |            341 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           | jtag_dbg_block_i/jtag_axi_debugger_ip_0/inst/axi_data_mover_inst/U0/n_0_sig_data_reg_out[511]_i_1__0                                                                                                                                                                                                  |                                                                                                                                                                                                             |              161 |            512 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           | jtag_dbg_block_i/jtag_axi_debugger_ip_0/inst/axi_data_mover_inst/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_s_ready_dup                                                                                                                                                            |                                                                                                                                                                                                             |              108 |            512 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           | jtag_dbg_block_i/mig_7series_0/u_memc_ui_top_axi/app_rd_data_valid                                                                                                                                                                                                                                    |                                                                                                                                                                                                             |              130 |            512 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           | jtag_dbg_block_i/mig_7series_0/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/load_s1                                                                                                                                                                                |                                                                                                                                                                                                             |              163 |            513 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           | jtag_dbg_block_i/mig_7series_0/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/load_s2                                                                                                                                                                                |                                                                                                                                                                                                             |              113 |            513 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           | jtag_dbg_block_i/jtag_axi_debugger_ip_0/inst/axi_data_mover_inst/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_s_ready_dup                                                                                                       | jtag_dbg_block_i/jtag_axi_debugger_ip_0/inst/axi_data_mover_inst/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/sig_stream_rst                                                                                        |              112 |            576 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           | jtag_dbg_block_i/jtag_axi_debugger_ip_0/inst/axi_data_mover_inst/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_data_reg_out_en                                                                                                   | jtag_dbg_block_i/jtag_axi_debugger_ip_0/inst/axi_data_mover_inst/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/sig_stream_rst                                                                                        |              178 |            576 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           | jtag_dbg_block_i/mig_7series_0/u_memc_ui_top_axi/app_wdf_rdy                                                                                                                                                                                                                                          |                                                                                                                                                                                                             |              168 |            576 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           | jtag_dbg_block_i/mig_7series_0/u_memc_ui_top_axi/u_ui_top/ui_rd_data0/rd_buf_we                                                                                                                                                                                                                       |                                                                                                                                                                                                             |               86 |            688 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           | jtag_dbg_block_i/mig_7series_0/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/wdf_rdy_ns                                                                                                                                                                                                                      |                                                                                                                                                                                                             |                1 |            768 |
|  jtag_dbg_block_i/mig_7series_0/ui_clk                                           |                                                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                             |             1978 |           6006 |
+----------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


