INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MIPS32CPU/thinpad_top/thinpad_top.sim/sim_1/impl/timing/xsim/tb_time_impl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IOBUF_UNIQ_BASE_
INFO: [VRFC 10-311] analyzing module IOBUF_HD1
INFO: [VRFC 10-311] analyzing module IOBUF_HD10
INFO: [VRFC 10-311] analyzing module IOBUF_HD11
INFO: [VRFC 10-311] analyzing module IOBUF_HD12
INFO: [VRFC 10-311] analyzing module IOBUF_HD13
INFO: [VRFC 10-311] analyzing module IOBUF_HD14
INFO: [VRFC 10-311] analyzing module IOBUF_HD15
INFO: [VRFC 10-311] analyzing module IOBUF_HD16
INFO: [VRFC 10-311] analyzing module IOBUF_HD17
INFO: [VRFC 10-311] analyzing module IOBUF_HD18
INFO: [VRFC 10-311] analyzing module IOBUF_HD19
INFO: [VRFC 10-311] analyzing module IOBUF_HD2
INFO: [VRFC 10-311] analyzing module IOBUF_HD20
INFO: [VRFC 10-311] analyzing module IOBUF_HD21
INFO: [VRFC 10-311] analyzing module IOBUF_HD22
INFO: [VRFC 10-311] analyzing module IOBUF_HD23
INFO: [VRFC 10-311] analyzing module IOBUF_HD24
INFO: [VRFC 10-311] analyzing module IOBUF_HD25
INFO: [VRFC 10-311] analyzing module IOBUF_HD26
INFO: [VRFC 10-311] analyzing module IOBUF_HD27
INFO: [VRFC 10-311] analyzing module IOBUF_HD28
INFO: [VRFC 10-311] analyzing module IOBUF_HD29
INFO: [VRFC 10-311] analyzing module IOBUF_HD3
INFO: [VRFC 10-311] analyzing module IOBUF_HD30
INFO: [VRFC 10-311] analyzing module IOBUF_HD31
INFO: [VRFC 10-311] analyzing module IOBUF_HD32
INFO: [VRFC 10-311] analyzing module IOBUF_HD33
INFO: [VRFC 10-311] analyzing module IOBUF_HD34
INFO: [VRFC 10-311] analyzing module IOBUF_HD35
INFO: [VRFC 10-311] analyzing module IOBUF_HD36
INFO: [VRFC 10-311] analyzing module IOBUF_HD37
INFO: [VRFC 10-311] analyzing module IOBUF_HD38
INFO: [VRFC 10-311] analyzing module IOBUF_HD39
INFO: [VRFC 10-311] analyzing module IOBUF_HD4
INFO: [VRFC 10-311] analyzing module IOBUF_HD40
INFO: [VRFC 10-311] analyzing module IOBUF_HD41
INFO: [VRFC 10-311] analyzing module IOBUF_HD42
INFO: [VRFC 10-311] analyzing module IOBUF_HD43
INFO: [VRFC 10-311] analyzing module IOBUF_HD44
INFO: [VRFC 10-311] analyzing module IOBUF_HD45
INFO: [VRFC 10-311] analyzing module IOBUF_HD46
INFO: [VRFC 10-311] analyzing module IOBUF_HD47
INFO: [VRFC 10-311] analyzing module IOBUF_HD48
INFO: [VRFC 10-311] analyzing module IOBUF_HD49
INFO: [VRFC 10-311] analyzing module IOBUF_HD5
INFO: [VRFC 10-311] analyzing module IOBUF_HD50
INFO: [VRFC 10-311] analyzing module IOBUF_HD51
INFO: [VRFC 10-311] analyzing module IOBUF_HD52
INFO: [VRFC 10-311] analyzing module IOBUF_HD53
INFO: [VRFC 10-311] analyzing module IOBUF_HD54
INFO: [VRFC 10-311] analyzing module IOBUF_HD55
INFO: [VRFC 10-311] analyzing module IOBUF_HD56
INFO: [VRFC 10-311] analyzing module IOBUF_HD57
INFO: [VRFC 10-311] analyzing module IOBUF_HD58
INFO: [VRFC 10-311] analyzing module IOBUF_HD59
INFO: [VRFC 10-311] analyzing module IOBUF_HD6
INFO: [VRFC 10-311] analyzing module IOBUF_HD60
INFO: [VRFC 10-311] analyzing module IOBUF_HD61
INFO: [VRFC 10-311] analyzing module IOBUF_HD62
INFO: [VRFC 10-311] analyzing module IOBUF_HD63
INFO: [VRFC 10-311] analyzing module IOBUF_HD7
INFO: [VRFC 10-311] analyzing module IOBUF_HD8
INFO: [VRFC 10-311] analyzing module IOBUF_HD9
INFO: [VRFC 10-311] analyzing module BaudTickGen
INFO: [VRFC 10-311] analyzing module BaudTickGen__parameterized0
INFO: [VRFC 10-311] analyzing module LLbit_reg
INFO: [VRFC 10-311] analyzing module SEG7_LUT
INFO: [VRFC 10-311] analyzing module SEG7_LUT_0
INFO: [VRFC 10-311] analyzing module async_receiver
INFO: [VRFC 10-311] analyzing module async_transmitter
INFO: [VRFC 10-311] analyzing module cp0_reg
INFO: [VRFC 10-311] analyzing module ctrl
INFO: [VRFC 10-311] analyzing module div
INFO: [VRFC 10-311] analyzing module ex
INFO: [VRFC 10-311] analyzing module ex_mem
INFO: [VRFC 10-311] analyzing module hilo_reg
INFO: [VRFC 10-311] analyzing module id
INFO: [VRFC 10-311] analyzing module id_ex
INFO: [VRFC 10-311] analyzing module if_id
INFO: [VRFC 10-311] analyzing module mem
INFO: [VRFC 10-311] analyzing module mem_wb
INFO: [VRFC 10-311] analyzing module openmips
INFO: [VRFC 10-311] analyzing module pc_reg
INFO: [VRFC 10-311] analyzing module pll_example
INFO: [VRFC 10-311] analyzing module pll_example__pll_example_clk_wiz
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-311] analyzing module sram
INFO: [VRFC 10-311] analyzing module sram_1
INFO: [VRFC 10-311] analyzing module thinpad_top
INFO: [VRFC 10-311] analyzing module vga
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MIPS32CPU/thinpad_top/thinpad_top.srcs/sources_1/new/defines.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MIPS32CPU/thinpad_top/thinpad_top.srcs/sim_1/new/28F640P30.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BankLib
INFO: [VRFC 10-311] analyzing module TimingDataModule
INFO: [VRFC 10-311] analyzing module TimingLibModule
INFO: [VRFC 10-311] analyzing module BlockLockModule
INFO: [VRFC 10-311] analyzing module CFIqueryModule
INFO: [VRFC 10-311] analyzing module DataErrorModule
INFO: [VRFC 10-311] analyzing module ConfigRegModule
INFO: [VRFC 10-311] analyzing module SignatureModule
INFO: [VRFC 10-311] analyzing module CUIdecoder1
INFO: [VRFC 10-311] analyzing module CUIdecoder2
INFO: [VRFC 10-311] analyzing module CUIdecoder_Busy1
INFO: [VRFC 10-311] analyzing module EraseModule
INFO: [VRFC 10-311] analyzing module MemoryModule
INFO: [VRFC 10-311] analyzing module OutputBufferModule
INFO: [VRFC 10-311] analyzing module ProgramModule
INFO: [VRFC 10-311] analyzing module BuffEnhancedFactProgramModule
INFO: [VRFC 10-311] analyzing module ProtectRegModule
INFO: [VRFC 10-311] analyzing module ReadModule
INFO: [VRFC 10-311] analyzing module StatusRegModule
INFO: [VRFC 10-311] analyzing module KernelModule
INFO: [VRFC 10-311] analyzing module x28fxxxp30
INFO: [VRFC 10-311] analyzing module BurstModule
INFO: [VRFC 10-311] analyzing module BlankCheckModule
INFO: [VRFC 10-311] analyzing module ProgramBufferModule
INFO: [VRFC 10-311] analyzing module DebugModule
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MIPS32CPU/thinpad_top/thinpad_top.srcs/sim_1/new/clock.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock
WARNING: [VRFC 10-1315] redeclaration of ansi port clk_50M is not allowed [D:/MIPS32CPU/thinpad_top/thinpad_top.srcs/sim_1/new/clock.v:8]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MIPS32CPU/thinpad_top/thinpad_top.srcs/sim_1/new/sram_model.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sram_model
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/MIPS32CPU/thinpad_top/thinpad_top.srcs/sources_1/new/defines.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/MIPS32CPU/thinpad_top/thinpad_top.srcs/sim_1/new/tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
