{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1707352209161 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1707352209161 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Feb 07 19:30:08 2024 " "Processing started: Wed Feb 07 19:30:08 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1707352209161 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707352209161 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off tut2 -c tut2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off tut2 -c tut2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707352209161 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1707352209529 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "14 14 " "Parallel compilation is enabled and will use 14 of the 14 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1707352209529 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tut2.v 5 5 " "Found 5 design units, including 5 entities, in source file tut2.v" { { "Info" "ISGN_ENTITY_NAME" "1 tutorial2 " "Found entity 1: tutorial2" {  } { { "tut2.v" "" { Text "C:/Users/bowen/OneDrive/Documents/School/Winter 2024/3TB4/Lab/lab2/testing/tut2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707352215300 ""} { "Info" "ISGN_ENTITY_NAME" "2 clockDivider " "Found entity 2: clockDivider" {  } { { "tut2.v" "" { Text "C:/Users/bowen/OneDrive/Documents/School/Winter 2024/3TB4/Lab/lab2/testing/tut2.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707352215300 ""} { "Info" "ISGN_ENTITY_NAME" "3 hexToBCD " "Found entity 3: hexToBCD" {  } { { "tut2.v" "" { Text "C:/Users/bowen/OneDrive/Documents/School/Winter 2024/3TB4/Lab/lab2/testing/tut2.v" 71 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707352215300 ""} { "Info" "ISGN_ENTITY_NAME" "4 counter " "Found entity 4: counter" {  } { { "tut2.v" "" { Text "C:/Users/bowen/OneDrive/Documents/School/Winter 2024/3TB4/Lab/lab2/testing/tut2.v" 122 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707352215300 ""} { "Info" "ISGN_ENTITY_NAME" "5 sevenSegDisplay " "Found entity 5: sevenSegDisplay" {  } { { "tut2.v" "" { Text "C:/Users/bowen/OneDrive/Documents/School/Winter 2024/3TB4/Lab/lab2/testing/tut2.v" 142 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707352215300 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707352215300 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "counter_hex tut2.v(25) " "Verilog HDL Implicit Net warning at tut2.v(25): created implicit net for \"counter_hex\"" {  } { { "tut2.v" "" { Text "C:/Users/bowen/OneDrive/Documents/School/Winter 2024/3TB4/Lab/lab2/testing/tut2.v" 25 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707352215301 ""}
{ "Error" "ESGN_TOP_ENTITY_IS_MISSING" "tut2 " "Top-level design entity \"tut2\" is undefined" {  } {  } 0 12007 "Top-level design entity \"%1!s!\" is undefined" 0 0 "Analysis & Synthesis" 0 -1 1707352215325 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4780 " "Peak virtual memory: 4780 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1707352215371 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Feb 07 19:30:15 2024 " "Processing ended: Wed Feb 07 19:30:15 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1707352215371 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1707352215371 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1707352215371 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1707352215371 ""}
