# This script segment is generated automatically by AutoPilot

set name kernel_cnn_mul_8ns_15ns_22_1_1
if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler $name BINDTYPE {op} TYPE {mul} IMPL {auto} LATENCY 0 ALLOW_PRAGMA 1
}


# clear list
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_begin
    cg_default_interface_gen_bundle_begin
    AESL_LIB_XILADAPTER::native_axis_begin
}

# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 59 \
    name input_0 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename input_0 \
    op interface \
    ports { input_0_address0 { O 14 vector } input_0_ce0 { O 1 bit } input_0_we0 { O 1 bit } input_0_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'input_0'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 60 \
    name input_1 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename input_1 \
    op interface \
    ports { input_1_address0 { O 14 vector } input_1_ce0 { O 1 bit } input_1_we0 { O 1 bit } input_1_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'input_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 61 \
    name input_2 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename input_2 \
    op interface \
    ports { input_2_address0 { O 14 vector } input_2_ce0 { O 1 bit } input_2_we0 { O 1 bit } input_2_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'input_2'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 62 \
    name input_3 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename input_3 \
    op interface \
    ports { input_3_address0 { O 14 vector } input_3_ce0 { O 1 bit } input_3_we0 { O 1 bit } input_3_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'input_3'"
}
}


# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 63 \
    name kernel_input \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_kernel_input \
    op interface \
    ports { m_axi_kernel_input_AWVALID { O 1 bit } m_axi_kernel_input_AWREADY { I 1 bit } m_axi_kernel_input_AWADDR { O 64 vector } m_axi_kernel_input_AWID { O 1 vector } m_axi_kernel_input_AWLEN { O 32 vector } m_axi_kernel_input_AWSIZE { O 3 vector } m_axi_kernel_input_AWBURST { O 2 vector } m_axi_kernel_input_AWLOCK { O 2 vector } m_axi_kernel_input_AWCACHE { O 4 vector } m_axi_kernel_input_AWPROT { O 3 vector } m_axi_kernel_input_AWQOS { O 4 vector } m_axi_kernel_input_AWREGION { O 4 vector } m_axi_kernel_input_AWUSER { O 1 vector } m_axi_kernel_input_WVALID { O 1 bit } m_axi_kernel_input_WREADY { I 1 bit } m_axi_kernel_input_WDATA { O 128 vector } m_axi_kernel_input_WSTRB { O 16 vector } m_axi_kernel_input_WLAST { O 1 bit } m_axi_kernel_input_WID { O 1 vector } m_axi_kernel_input_WUSER { O 1 vector } m_axi_kernel_input_ARVALID { O 1 bit } m_axi_kernel_input_ARREADY { I 1 bit } m_axi_kernel_input_ARADDR { O 64 vector } m_axi_kernel_input_ARID { O 1 vector } m_axi_kernel_input_ARLEN { O 32 vector } m_axi_kernel_input_ARSIZE { O 3 vector } m_axi_kernel_input_ARBURST { O 2 vector } m_axi_kernel_input_ARLOCK { O 2 vector } m_axi_kernel_input_ARCACHE { O 4 vector } m_axi_kernel_input_ARPROT { O 3 vector } m_axi_kernel_input_ARQOS { O 4 vector } m_axi_kernel_input_ARREGION { O 4 vector } m_axi_kernel_input_ARUSER { O 1 vector } m_axi_kernel_input_RVALID { I 1 bit } m_axi_kernel_input_RREADY { O 1 bit } m_axi_kernel_input_RDATA { I 128 vector } m_axi_kernel_input_RLAST { I 1 bit } m_axi_kernel_input_RID { I 1 vector } m_axi_kernel_input_RFIFONUM { I 9 vector } m_axi_kernel_input_RUSER { I 1 vector } m_axi_kernel_input_RRESP { I 2 vector } m_axi_kernel_input_BVALID { I 1 bit } m_axi_kernel_input_BREADY { O 1 bit } m_axi_kernel_input_BRESP { I 2 vector } m_axi_kernel_input_BID { I 1 vector } m_axi_kernel_input_BUSER { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 64 \
    name vinput \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_vinput \
    op interface \
    ports { vinput { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 65 \
    name d0 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_d0 \
    op interface \
    ports { d0 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id -1 \
    name ap_ctrl \
    type ap_ctrl \
    reset_level 1 \
    sync_rst true \
    corename ap_ctrl \
    op interface \
    ports { ap_start { I 1 bit } ap_ready { O 1 bit } ap_done { O 1 bit } ap_idle { O 1 bit } } \
} "
}


# Adapter definition:
set PortName ap_clk
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_clock] == "cg_default_interface_gen_clock"} {
eval "cg_default_interface_gen_clock { \
    id -2 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_clk \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-113\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}


# Adapter definition:
set PortName ap_rst
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_reset] == "cg_default_interface_gen_reset"} {
eval "cg_default_interface_gen_reset { \
    id -3 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_rst \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-114\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}



# merge
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_end
    cg_default_interface_gen_bundle_end
    AESL_LIB_XILADAPTER::native_axis_end
}


