// Seed: 1540915025
module module_0;
  wire module_0;
  ;
  module_2 modCall_1 ();
endmodule
module module_1 (
    input tri1 id_0,
    output supply1 id_1,
    output logic id_2,
    input tri1 id_3,
    output uwire id_4,
    input supply1 id_5
);
  always @(posedge -1) begin : LABEL_0
    fork
      return -1 >= 1'd0;
    join_any
    id_2 = 1'h0;
    id_2 <= id_0;
  end
  module_0 modCall_1 ();
  assign id_1 = -1'h0 - {1{-1}} ? 1 : -1'b0;
  xor primCall (id_1, id_3, id_5);
endmodule
module module_2;
endmodule
