

        *** GPGPU-Sim Simulator Version 4.2.0  [build gpgpu-sim_git-commit-5e9d31b8132651796656877ecb58fde27177ba7a_modified_303.0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim PTX: overriding embedded ptx with ptx file (PTX_SIM_USE_PTX_FILE is set)
GPGPU-Sim: Configuration options:

-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-gpgpu_occupancy_sm_number                   75 # The SM number to pass to ptxas when getting register usage for computing GPU occupancy. This parameter is required in the config.
-ptx_opcode_latency_int           4,4,4,4,21 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,19,25,145,32
-ptx_opcode_latency_fp           4,4,4,4,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp      64,64,64,64,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_latency_sfu                   21 # Opcode latencies for SFU instructionsDefault 8
-ptx_opcode_latency_tesnor                   64 # Opcode latencies for Tensor instructionsDefault 64
-ptx_opcode_initiation_int            2,2,2,2,2 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,4,4,32,4
-ptx_opcode_initiation_fp            2,2,2,2,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp      64,64,64,64,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-ptx_opcode_initiation_sfu                    8 # Opcode initiation intervals for sfu instructionsDefault 8
-ptx_opcode_initiation_tensor                   64 # Opcode initiation intervals for tensor instructionsDefault 64
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
-network_mode                           2 # Interconnection network mode
-inter_config_file                   mesh # Interconnection network config file
-icnt_in_buffer_limit                  512 # in_buffer_limit
-icnt_out_buffer_limit                  512 # out_buffer_limit
-icnt_subnets                           2 # subnets
-icnt_arbiter_algo                      1 # arbiter_algo
-icnt_verbose                           0 # inct_verbose
-icnt_grant_cycles                      1 # grant_cycles
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-checkpoint_option                      0 #  checkpointing flag (0 = no checkpoint)
-checkpoint_kernel                      1 #  checkpointing during execution of which kernel (1- 1st kernel)
-checkpoint_CTA                         0 #  checkpointing after # of CTA (< less than total CTA)
-resume_option                          0 #  resume flag (0 = no resume)
-resume_kernel                          0 #  Resume from which kernel (1= 1st kernel)
-resume_CTA                             0 #  resume from which CTA 
-checkpoint_CTA_t                       0 #  resume from which CTA 
-checkpoint_insn_Y                      0 #  resume from which CTA 
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   75 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              1024:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  N:4:128:256,L:R:m:N:L,T:512:8,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 N:128:64:8,L:R:f:N:L,S:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     N:64:128:16,L:R:f:N:L,S:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     S:4:128:64,L:T:m:L:L,A:256:32,16:0,32 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_l1_cache_write_ratio                   25 # L1D write ratio
-gpgpu_l1_banks                         4 # The number of L1 cache banks
-gpgpu_l1_banks_byte_interleaving                   32 # l1 banks byte interleaving granularity
-gpgpu_l1_banks_hashing_function                    0 # l1 banks hashing function
-gpgpu_l1_latency                      32 # L1 Hit Latency
-gpgpu_smem_latency                    30 # smem Latency
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_gmem_skip_L1D                    0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_registers_per_block                65536 # Maximum number of registers per CTA. (default 8192)
-gpgpu_ignore_resources_limitation                    0 # gpgpu_ignore_resources_limitation (default 0)
-gpgpu_shader_cta                      16 # Maximum number of concurrent CTAs in shader (default 32)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      30 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                   32 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_per_block                49152 # Size of shared memory per thread block or CTA (default 48kB)
-gpgpu_shmem_size                   65536 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_option                 32,64 # Option list of shared memory sizes
-gpgpu_unified_l1d_size                   96 # Size of unified data cache(L1D + shared memory) in KB
-gpgpu_adaptive_cache_config                    1 # adaptive_cache_config
-gpgpu_shmem_sizeDefault                65536 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_mem_unit_ports                    1 # The number of memory transactions allowed per core cycle
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                    8 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_sub_core_model                    1 # Sub Core Volta/Pascal model (default = off)
-gpgpu_enable_specialized_operand_collector                    0 # enable_specialized_operand_collector
-gpgpu_operand_collector_num_units_sp                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_dp                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_int                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_tensor_core                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    8 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   75 # Coalescing arch (GT200 = 13, Fermi = 20)
-gpgpu_num_sched_per_core                    4 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler (either 1 or 2)
-gpgpu_dual_issue_diff_exec_units                    1 # should dual issue use two different execution unit resources (Default = 1)
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths 4,4,4,4,4,4,4,4,4,4,8,4,4 # Pipeline widths ID_OC_SP,ID_OC_DP,ID_OC_INT,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_DP,OC_EX_INT,OC_EX_SFU,OC_EX_MEM,EX_WB,ID_OC_TENSOR_CORE,OC_EX_TENSOR_CORE
-gpgpu_tensor_core_avail                    1 # Tensor Core Available (default=0)
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_dp_units                     4 # Number of DP units (default=0)
-gpgpu_num_int_units                    4 # Number of INT units (default=0)
-gpgpu_num_sfu_units                    4 # Number of SF units (default=1)
-gpgpu_num_tensor_core_units                    4 # Number of tensor_core units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-kernelBased                            0 # Does the approximator work as kernel based (default = 0)
-kernelId                               0 # Kernel ids where the approximation applied 
-hybridApproximation                    0 # Hybrid approximator (default = 0)
-errorPercentage                       50 # Error percentage (number of max flushed accesses)
-l1dApproximator                        1 # Memory access delete unit (default = 0)
-l1dSlicingAccessInterval                 5000 # Slice access window length (default = 1000)
-l2Approximator                         0 # Memory access delete unit (default = 0)
-l2SlicingAccessInterval                 5000 # Slice access window length (default = 1000)
-smOccupancy                            0 # sm occupancy (default = 0)
-smSlicingInterval                   5000 # Slice access window length (default = 1000)
-gpgpu_scheduler                      lrr # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-gpgpu_perfect_inst_const_cache                    1 # perfect inst and const cache mode, so all inst and const hits in the cache(default = disabled)
-gpgpu_inst_fetch_throughput                    4 # the number of fetched intruction per warp each cycle
-gpgpu_reg_file_port_throughput                    2 # the number ports of the register file
-specialized_unit_1         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_2         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_3         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_4         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_5         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_6         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_7         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_8         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-gpgpu_perf_sim_memcpy                    1 # Fill the L2 cache on memcpy
-gpgpu_simple_dram_model                    0 # simple_dram_model with fixed latency and BW
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues          64:64:64:64 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     S:64:128:16,L:B:m:L:P,A:192:4,32:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                           12 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  192 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    2 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                   16 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=4:RRD=12:RCD=24:RAS=55:RP=24:RC=78:CL=24:WL=8:CDLR=10:WR=24:nbkgrp=4:CCDL=6:RTPL=4 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-gpgpu_l2_rop_latency                  194 # ROP queue latency (default 85)
-dram_latency                          96 # DRAM latency (default 30)
-dram_dual_bus_interface                    0 # dual_bus_interface (default = 0) 
-dram_bnk_indexing_policy                    0 # dram_bnk_indexing_policy (0 = normal indexing, 1 = Xoring with the higher bits) (Default = 0)
-dram_bnkgrp_indexing_policy                    1 # dram_bnkgrp_indexing_policy (0 = take higher bits, 1 = take lower bits) (Default = 0)
-dram_seperate_write_queue_enable                    0 # Seperate_Write_Queue_Enable
-dram_write_queue_size             32:28:16 # Write_Queue_Size
-dram_elimnate_rw_turnaround                    0 # elimnate_rw_turnaround i.e set tWTR and tRTW = 0
-icnt_flit_size                        40 # icnt_flit_size
-icnt_flit_size                        40 # icnt_flit_size
-mem_profiler                           0 # memory access runtime profiling (0 = not enabled)
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCC.BCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpgpu_memory_partition_indexing                    0 # 0 = no indexing, 1 = bitwise xoring, 2 = IPoly, 3 = custom indexing
-accelwattch_xml_file accelwattch_sass_sim.xml # AccelWattch XML file
-power_simulation_enabled                    1 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    1 # Dump detailed power output each cycle
-hw_perf_file_name            hw_perf.csv # Hardware Performance Statistics file
-hw_perf_bench_name    hw_perf_bench_name # Kernel Name in Hardware Performance Statistics file
-power_simulation_mode                    0 # Switch performance counter input for power simulation (0=Sim, 1=HW, 2=HW-Sim Hybrid)
-dvfs_enabled                           1 # Turn on DVFS for power model
-aggregate_power_stats                    0 # Accumulate power across all kernels
-accelwattch_hybrid_perfsim_L1_RH                    0 # Get L1 Read Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_RM                    0 # Get L1 Read Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_WH                    0 # Get L1 Write Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_WM                    0 # Get L1 Write Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_RH                    0 # Get L2 Read Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_RM                    0 # Get L2 Read Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_WH                    0 # Get L2 Write Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_WM                    0 # Get L2 Write Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_CC_ACC                    0 # Get Constant Cache Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_SHARED_ACC                    0 # Get Shared Memory Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_DRAM_RD                    0 # Get DRAM Reads for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_DRAM_WR                    0 # Get DRAM Writes for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_NOC                    0 # Get Interconnect Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_PIPE_DUTY                    0 # Get Pipeline Duty Cycle Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_NUM_SM_IDLE                    0 # Get Number of Idle SMs for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_CYCLES                    0 # Get Executed Cycles for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_VOLTAGE                    0 # Get Chip Voltage for Accelwattch-Hybrid from Accel-Sim
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     0 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_completed_cta                    0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                  1000 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_compute_capability_major                    7 # Major compute capability version number
-gpgpu_compute_capability_minor                    5 # Minor compute capability version number
-gpgpu_flush_l1_cache                    1 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 1365:1365:1365:3500.5 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                  128 # maximum kernels that can run concurrently on GPU, set this value according to max resident grids for your compute capability
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-gpgpu_stack_size_limit                 1024 # GPU thread stack size
-gpgpu_heap_size_limit              8388608 # GPU malloc heap size 
-gpgpu_runtime_sync_depth_limit                    2 # GPU device runtime synchronize depth
-gpgpu_runtime_pending_launch_count_limit                 2048 # GPU device runtime pending launch count
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency                 5000 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-gpgpu_TB_launch_latency                    0 # thread block launch latency in cycles. Default: 0
-mem_runtime_stat                     100 # memory access runtime profiling sampling freq
-L1D_metrics                            0 # memory access runtime profiling for L1 data cache
-noncoal_metrics                        0 # memory access runtime profiling for shared memory
-L2_metrics                             0 # memory access runtime profiling for L2 cache
-DRAM_metrics                           0 # memory access runtime profiling for DRAM
-Shmem_metrics                          0 # memory access runtime profiling for noncoalesced accesses
-store_enable                           0 # Enable stores for memory profiling
-accumulate_stats                       0 # Accumulate stats for the memory profiling
-dump_enable                            0 # Process dump enable flag - (def = 0)
-flush_l1d                              0 # Enable flushings for L1D caches - (default = 0)
-flush_l2                               0 # Enable flushings for L2 caches - (default = 0)
-flush_dram                             0 # Enable flushings for DRAM - (default = 0)
-flush_noncoalesceds                    0 # Enable flushings for non coalesced accesses - (default = 0)
-flush_shmems                           0 # Enable flushings for shared memory accesses - (default = 0)
-error_percentage                       2 # Error percentage for the flushes - (default = 1)
-flush_acc_type                         2 # Flush access types
-monitor_sampling_cycle                  200 # Monitoring sampling cycle - (default = 5000)
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     4 # column to column delay
RRD                                    12 # minimal delay between activation of rows in different banks
RCD                                    24 # row to column delay
RAS                                    55 # time needed to activate row
RP                                     24 # time needed to precharge (deactivate) row
RC                                     78 # row cycle time
CDLR                                   10 # switching from write to read (changes tWTR)
WR                                     24 # last data-in to row precharge
CL                                     24 # CAS latency
WL                                      8 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    6 # column to column delay between accesses to different bank groups
RTPL                                    4 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 24
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 0000000000007080 	high:15 low:7
addr_dec_mask[ROW]   = 000000000fff8000 	high:28 low:15
addr_dec_mask[COL]   = 0000000000000f7f 	high:12 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000000080
GPGPU-Sim uArch: clock freqs: 1365000000.000000:1365000000.000000:1365000000.000000:3500500000.000000
GPGPU-Sim uArch: clock periods: 0.00000000073260073260:0.00000000073260073260:0.00000000073260073260:0.00000000028567347522
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: performance model initialization complete.
--------------------------------------------------------------
L1D access stats (for 0'th SM) 
--	Kid = 0 || L1D Acc = 206566, -- Miss = 166899, rate = 0.8080, -- PendHits = 1830, rate = 0.0089-- ResFail = 1023645, rate = 4.9555
Error Per = 50 || Flushes = 3337 || slicingInterval = 5000
--------------------------------------------------------------
L1D access stats (for 1'th SM) 
--	Kid = 0 || L1D Acc = 206529, -- Miss = 177288, rate = 0.8584, -- PendHits = 1688, rate = 0.0082-- ResFail = 1024683, rate = 4.9614
Error Per = 50 || Flushes = 3545 || slicingInterval = 5000
--------------------------------------------------------------
L1D access stats (for 2'th SM) 
--	Kid = 0 || L1D Acc = 174303, -- Miss = 136661, rate = 0.7840, -- PendHits = 1296, rate = 0.0074-- ResFail = 853629, rate = 4.8974
Error Per = 50 || Flushes = 2733 || slicingInterval = 5000
--------------------------------------------------------------
L1D access stats (for 3'th SM) 
--	Kid = 0 || L1D Acc = 187610, -- Miss = 157627, rate = 0.8402, -- PendHits = 1528, rate = 0.0081-- ResFail = 899673, rate = 4.7954
Error Per = 50 || Flushes = 3152 || slicingInterval = 5000
--------------------------------------------------------------
L1D access stats (for 4'th SM) 
--	Kid = 0 || L1D Acc = 201314, -- Miss = 172777, rate = 0.8582, -- PendHits = 1752, rate = 0.0087-- ResFail = 916124, rate = 4.5507
Error Per = 50 || Flushes = 3455 || slicingInterval = 5000
--------------------------------------------------------------
L1D access stats (for 5'th SM) 
--	Kid = 0 || L1D Acc = 186893, -- Miss = 161602, rate = 0.8647, -- PendHits = 1572, rate = 0.0084-- ResFail = 839346, rate = 4.4911
Error Per = 50 || Flushes = 3232 || slicingInterval = 5000
--------------------------------------------------------------
L1D access stats (for 6'th SM) 
--	Kid = 0 || L1D Acc = 202378, -- Miss = 174447, rate = 0.8620, -- PendHits = 1636, rate = 0.0081-- ResFail = 727800, rate = 3.5962
Error Per = 50 || Flushes = 3488 || slicingInterval = 5000
--------------------------------------------------------------
L1D access stats (for 7'th SM) 
--	Kid = 0 || L1D Acc = 196278, -- Miss = 162620, rate = 0.8285, -- PendHits = 1658, rate = 0.0084-- ResFail = 685347, rate = 3.4917
Error Per = 50 || Flushes = 3252 || slicingInterval = 5000
--------------------------------------------------------------
L1D access stats (for 8'th SM) 
--	Kid = 0 || L1D Acc = 198935, -- Miss = 167452, rate = 0.8417, -- PendHits = 1671, rate = 0.0084-- ResFail = 912071, rate = 4.5848
Error Per = 50 || Flushes = 3349 || slicingInterval = 5000
--------------------------------------------------------------
L1D access stats (for 9'th SM) 
--	Kid = 0 || L1D Acc = 180254, -- Miss = 145049, rate = 0.8047, -- PendHits = 1527, rate = 0.0085-- ResFail = 938757, rate = 5.2080
Error Per = 50 || Flushes = 2900 || slicingInterval = 5000
--------------------------------------------------------------
L1D access stats (for 10'th SM) 
--	Kid = 0 || L1D Acc = 199500, -- Miss = 161568, rate = 0.8099, -- PendHits = 1608, rate = 0.0081-- ResFail = 882929, rate = 4.4257
Error Per = 50 || Flushes = 3231 || slicingInterval = 5000
--------------------------------------------------------------
L1D access stats (for 11'th SM) 
--	Kid = 0 || L1D Acc = 224599, -- Miss = 189766, rate = 0.8449, -- PendHits = 2096, rate = 0.0093-- ResFail = 924511, rate = 4.1163
Error Per = 50 || Flushes = 3795 || slicingInterval = 5000
--------------------------------------------------------------
L1D access stats (for 12'th SM) 
--	Kid = 0 || L1D Acc = 184715, -- Miss = 152715, rate = 0.8268, -- PendHits = 1384, rate = 0.0075-- ResFail = 871562, rate = 4.7184
Error Per = 50 || Flushes = 3054 || slicingInterval = 5000
--------------------------------------------------------------
L1D access stats (for 13'th SM) 
--	Kid = 0 || L1D Acc = 185910, -- Miss = 154693, rate = 0.8321, -- PendHits = 1626, rate = 0.0087-- ResFail = 1028226, rate = 5.5308
Error Per = 50 || Flushes = 3093 || slicingInterval = 5000
--------------------------------------------------------------
L1D access stats (for 14'th SM) 
--	Kid = 0 || L1D Acc = 198616, -- Miss = 164638, rate = 0.8289, -- PendHits = 1572, rate = 0.0079-- ResFail = 1111538, rate = 5.5964
Error Per = 50 || Flushes = 3292 || slicingInterval = 5000
--------------------------------------------------------------
L1D access stats (for 15'th SM) 
--	Kid = 0 || L1D Acc = 210262, -- Miss = 175160, rate = 0.8331, -- PendHits = 1726, rate = 0.0082-- ResFail = 936911, rate = 4.4559
Error Per = 50 || Flushes = 3503 || slicingInterval = 5000
--------------------------------------------------------------
L1D access stats (for 16'th SM) 
--	Kid = 0 || L1D Acc = 177426, -- Miss = 146051, rate = 0.8232, -- PendHits = 1682, rate = 0.0095-- ResFail = 780028, rate = 4.3964
Error Per = 50 || Flushes = 2921 || slicingInterval = 5000
--------------------------------------------------------------
L1D access stats (for 17'th SM) 
--	Kid = 0 || L1D Acc = 196392, -- Miss = 158161, rate = 0.8053, -- PendHits = 1693, rate = 0.0086-- ResFail = 848880, rate = 4.3224
Error Per = 50 || Flushes = 3163 || slicingInterval = 5000
--------------------------------------------------------------
L1D access stats (for 18'th SM) 
--	Kid = 0 || L1D Acc = 179845, -- Miss = 132142, rate = 0.7348, -- PendHits = 1337, rate = 0.0074-- ResFail = 455286, rate = 2.5315
Error Per = 50 || Flushes = 2642 || slicingInterval = 5000
--------------------------------------------------------------
L1D access stats (for 19'th SM) 
--	Kid = 0 || L1D Acc = 214523, -- Miss = 187638, rate = 0.8747, -- PendHits = 1967, rate = 0.0092-- ResFail = 775600, rate = 3.6155
Error Per = 50 || Flushes = 3752 || slicingInterval = 5000
--------------------------------------------------------------
L1D access stats (for 20'th SM) 
--	Kid = 0 || L1D Acc = 193574, -- Miss = 151732, rate = 0.7838, -- PendHits = 1574, rate = 0.0081-- ResFail = 881034, rate = 4.5514
Error Per = 50 || Flushes = 3034 || slicingInterval = 5000
--------------------------------------------------------------
L1D access stats (for 21'th SM) 
--	Kid = 0 || L1D Acc = 228730, -- Miss = 189722, rate = 0.8295, -- PendHits = 2049, rate = 0.0090-- ResFail = 1026452, rate = 4.4876
Error Per = 50 || Flushes = 3794 || slicingInterval = 5000
--------------------------------------------------------------
L1D access stats (for 22'th SM) 
--	Kid = 0 || L1D Acc = 228801, -- Miss = 196217, rate = 0.8576, -- PendHits = 2187, rate = 0.0096-- ResFail = 1125462, rate = 4.9190
Error Per = 50 || Flushes = 3924 || slicingInterval = 5000
--------------------------------------------------------------
L1D access stats (for 23'th SM) 
--	Kid = 0 || L1D Acc = 196649, -- Miss = 159778, rate = 0.8125, -- PendHits = 1571, rate = 0.0080-- ResFail = 906043, rate = 4.6074
Error Per = 50 || Flushes = 3195 || slicingInterval = 5000
--------------------------------------------------------------
L1D access stats (for 24'th SM) 
--	Kid = 0 || L1D Acc = 194424, -- Miss = 161510, rate = 0.8307, -- PendHits = 1665, rate = 0.0086-- ResFail = 1089511, rate = 5.6038
Error Per = 50 || Flushes = 3230 || slicingInterval = 5000
--------------------------------------------------------------
L1D access stats (for 25'th SM) 
--	Kid = 0 || L1D Acc = 180816, -- Miss = 150089, rate = 0.8301, -- PendHits = 1709, rate = 0.0095-- ResFail = 1011447, rate = 5.5938
Error Per = 50 || Flushes = 3001 || slicingInterval = 5000
--------------------------------------------------------------
L1D access stats (for 26'th SM) 
--	Kid = 0 || L1D Acc = 179868, -- Miss = 137739, rate = 0.7658, -- PendHits = 1486, rate = 0.0083-- ResFail = 1008117, rate = 5.6048
Error Per = 50 || Flushes = 2754 || slicingInterval = 5000
--------------------------------------------------------------
L1D access stats (for 27'th SM) 
--	Kid = 0 || L1D Acc = 194657, -- Miss = 145548, rate = 0.7477, -- PendHits = 1718, rate = 0.0088-- ResFail = 1208415, rate = 6.2079
Error Per = 50 || Flushes = 2910 || slicingInterval = 5000
--------------------------------------------------------------
L1D access stats (for 28'th SM) 
--	Kid = 0 || L1D Acc = 180529, -- Miss = 146947, rate = 0.8140, -- PendHits = 1498, rate = 0.0083-- ResFail = 773542, rate = 4.2849
Error Per = 50 || Flushes = 2938 || slicingInterval = 5000
--------------------------------------------------------------
L1D access stats (for 29'th SM) 
--	Kid = 0 || L1D Acc = 207636, -- Miss = 179424, rate = 0.8641, -- PendHits = 2046, rate = 0.0099-- ResFail = 706388, rate = 3.4020
Error Per = 50 || Flushes = 3588 || slicingInterval = 5000
71222c4f3617a8b1cabdfefbc2d5f110  /home/pars/Documents/expSetups/a7/spmv_base_L1D_50__scPkustk11
Extracting PTX file and ptxas options    1: spmv_base_L1D_50__scPkustk11.1.sm_75.ptx -arch=sm_75
Parallel calisiyor
self exe links to: /home/pars/Documents/expSetups/a7/spmv_base_L1D_50__scPkustk11
self exe links to: /home/pars/Documents/expSetups/a7/spmv_base_L1D_50__scPkustk11
11.0
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=default
self exe links to: /home/pars/Documents/expSetups/a7/spmv_base_L1D_50__scPkustk11
Running md5sum using "md5sum /home/pars/Documents/expSetups/a7/spmv_base_L1D_50__scPkustk11 "
self exe links to: /home/pars/Documents/expSetups/a7/spmv_base_L1D_50__scPkustk11
Extracting specific PTX file named spmv_base_L1D_50__scPkustk11.1.sm_75.ptx 
GPGPU-Sim PTX: __cudaRegisterFunction _Z15spmv_csr_scalariPKmPKiPKfS4_Pf : hostFun 0x0x55ee1b69237b, fat_cubin_handle = 1
GPGPU-Sim PTX: Parsing spmv_base_L1D_50__scPkustk11.1.sm_75.ptx
GPGPU-Sim PTX: Warning -- ignoring pragma 'nounroll'
GPGPU-Sim PTX: instruction assembly for function '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file spmv_base_L1D_50__scPkustk11.1.sm_75.ptx
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: Loading PTXInfo from spmv_base_L1D_50__scPkustk11.1.sm_75.ptx
GPGPU-Sim PTX: Kernel '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf' : regs=58, lmem=0, smem=0, cmem=400
Sparse Matrix-Vector Multiplication by Xuhao Chen
Reading (.mtx) input file ../../gardenia/datasets/sc-pkustk11.mtx
Removing redundent edges... 0 redundent edges are removed
|V| 87804 |E| 2565054
This graph maintains both incomming and outgoing edge-list
Launching CUDA SpMV solver (343 CTAs, 256 threads/CTA) ...
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fffefed43ac..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffefed43a0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffefed4398..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffefed4390..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffefed4388..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffefed4380..

GPGPU-Sim PTX: cudaLaunch for 0x0x55ee1b69237b (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'...
GPGPU-Sim PTX: Finding dominators for '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'...
GPGPU-Sim PTX: Finding postdominators for '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'...
GPGPU-Sim PTX: reconvergence points for _Z15spmv_csr_scalariPKmPKiPKfS4_Pf...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x070 (spmv_base_L1D_50__scPkustk11.1.sm_75.ptx:44) @%p1 bra $L__BB0_9;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a8 (spmv_base_L1D_50__scPkustk11.1.sm_75.ptx:130) ret;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x0c8 (spmv_base_L1D_50__scPkustk11.1.sm_75.ptx:56) @%p2 bra $L__BB0_8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a0 (spmv_base_L1D_50__scPkustk11.1.sm_75.ptx:127) st.global.f32 [%rd4], %f27;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x0f0 (spmv_base_L1D_50__scPkustk11.1.sm_75.ptx:62) @%p3 bra $L__BB0_5;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x178 (spmv_base_L1D_50__scPkustk11.1.sm_75.ptx:85) not.b32 %r18, %r2;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x170 (spmv_base_L1D_50__scPkustk11.1.sm_75.ptx:82) @%p4 bra $L__BB0_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x178 (spmv_base_L1D_50__scPkustk11.1.sm_75.ptx:85) not.b32 %r18, %r2;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x190 (spmv_base_L1D_50__scPkustk11.1.sm_75.ptx:88) @%p5 bra $L__BB0_8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a0 (spmv_base_L1D_50__scPkustk11.1.sm_75.ptx:127) st.global.f32 [%rd4], %f27;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x298 (spmv_base_L1D_50__scPkustk11.1.sm_75.ptx:124) @%p6 bra $L__BB0_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a0 (spmv_base_L1D_50__scPkustk11.1.sm_75.ptx:127) st.global.f32 [%rd4], %f27;
GPGPU-Sim PTX: ... end of reconvergence points for _Z15spmv_csr_scalariPKmPKiPKfS4_Pf
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'.
GPGPU-Sim PTX: pushing kernel '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf' to stream 0, gridDim= (343,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads regs
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
Simulation cycle for kernel 0 is = 10000
Simulation cycle for kernel 0 is = 15000
Simulation cycle for kernel 0 is = 20000
Simulation cycle for kernel 0 is = 25000
Simulation cycle for kernel 0 is = 30000
Simulation cycle for kernel 0 is = 35000
Simulation cycle for kernel 0 is = 40000
Simulation cycle for kernel 0 is = 45000
Simulation cycle for kernel 0 is = 50000
Simulation cycle for kernel 0 is = 55000
Simulation cycle for kernel 0 is = 60000
Simulation cycle for kernel 0 is = 65000
Simulation cycle for kernel 0 is = 70000
Simulation cycle for kernel 0 is = 75000
Simulation cycle for kernel 0 is = 80000
Simulation cycle for kernel 0 is = 85000
Simulation cycle for kernel 0 is = 90000
Simulation cycle for kernel 0 is = 95000
Simulation cycle for kernel 0 is = 100000
Simulation cycle for kernel 0 is = 105000
Simulation cycle for kernel 0 is = 110000
Simulation cycle for kernel 0 is = 115000
Simulation cycle for kernel 0 is = 120000
Simulation cycle for kernel 0 is = 125000
Simulation cycle for kernel 0 is = 130000
Simulation cycle for kernel 0 is = 135000
Simulation cycle for kernel 0 is = 140000
Simulation cycle for kernel 0 is = 145000
Simulation cycle for kernel 0 is = 150000
Simulation cycle for kernel 0 is = 155000
Simulation cycle for kernel 0 is = 160000
Simulation cycle for kernel 0 is = 165000
Simulation cycle for kernel 0 is = 170000
Simulation cycle for kernel 0 is = 175000
Simulation cycle for kernel 0 is = 180000
Simulation cycle for kernel 0 is = 185000
Simulation cycle for kernel 0 is = 190000
Simulation cycle for kernel 0 is = 195000
Simulation cycle for kernel 0 is = 200000
Simulation cycle for kernel 0 is = 205000
Simulation cycle for kernel 0 is = 210000
Simulation cycle for kernel 0 is = 215000
Simulation cycle for kernel 0 is = 220000
Simulation cycle for kernel 0 is = 225000
Simulation cycle for kernel 0 is = 230000
Simulation cycle for kernel 0 is = 235000
Simulation cycle for kernel 0 is = 240000
Simulation cycle for kernel 0 is = 245000
Simulation cycle for kernel 0 is = 250000
Simulation cycle for kernel 0 is = 255000
Simulation cycle for kernel 0 is = 260000
Simulation cycle for kernel 0 is = 265000
Simulation cycle for kernel 0 is = 270000
Simulation cycle for kernel 0 is = 275000
Simulation cycle for kernel 0 is = 280000
Simulation cycle for kernel 0 is = 285000
Simulation cycle for kernel 0 is = 290000
Simulation cycle for kernel 0 is = 295000
Simulation cycle for kernel 0 is = 300000
Simulation cycle for kernel 0 is = 305000
Simulation cycle for kernel 0 is = 310000
Simulation cycle for kernel 0 is = 315000
Simulation cycle for kernel 0 is = 320000
Simulation cycle for kernel 0 is = 325000
Simulation cycle for kernel 0 is = 330000
Simulation cycle for kernel 0 is = 335000
Simulation cycle for kernel 0 is = 340000
Simulation cycle for kernel 0 is = 345000
Simulation cycle for kernel 0 is = 350000
Simulation cycle for kernel 0 is = 355000
Simulation cycle for kernel 0 is = 360000
Simulation cycle for kernel 0 is = 365000
Simulation cycle for kernel 0 is = 370000
Simulation cycle for kernel 0 is = 375000
Simulation cycle for kernel 0 is = 380000
Simulation cycle for kernel 0 is = 385000
Simulation cycle for kernel 0 is = 390000
Simulation cycle for kernel 0 is = 395000
Simulation cycle for kernel 0 is = 400000
Simulation cycle for kernel 0 is = 405000
Simulation cycle for kernel 0 is = 410000
Simulation cycle for kernel 0 is = 415000
Simulation cycle for kernel 0 is = 420000
Simulation cycle for kernel 0 is = 425000
Simulation cycle for kernel 0 is = 430000
Simulation cycle for kernel 0 is = 435000
Simulation cycle for kernel 0 is = 440000
Simulation cycle for kernel 0 is = 445000
Simulation cycle for kernel 0 is = 450000
Simulation cycle for kernel 0 is = 455000
Simulation cycle for kernel 0 is = 460000
Simulation cycle for kernel 0 is = 465000
Simulation cycle for kernel 0 is = 470000
Simulation cycle for kernel 0 is = 475000
Simulation cycle for kernel 0 is = 480000
Simulation cycle for kernel 0 is = 485000
Simulation cycle for kernel 0 is = 490000
Simulation cycle for kernel 0 is = 495000
Simulation cycle for kernel 0 is = 500000
Simulation cycle for kernel 0 is = 505000
Simulation cycle for kernel 0 is = 510000
Simulation cycle for kernel 0 is = 515000
Simulation cycle for kernel 0 is = 520000
Simulation cycle for kernel 0 is = 525000
Simulation cycle for kernel 0 is = 530000
Simulation cycle for kernel 0 is = 535000
Simulation cycle for kernel 0 is = 540000
Simulation cycle for kernel 0 is = 545000
Simulation cycle for kernel 0 is = 550000
Simulation cycle for kernel 0 is = 555000
Simulation cycle for kernel 0 is = 560000
Simulation cycle for kernel 0 is = 565000
Simulation cycle for kernel 0 is = 570000
Simulation cycle for kernel 0 is = 575000
Simulation cycle for kernel 0 is = 580000
Simulation cycle for kernel 0 is = 585000
Simulation cycle for kernel 0 is = 590000
Simulation cycle for kernel 0 is = 595000
Simulation cycle for kernel 0 is = 600000
Simulation cycle for kernel 0 is = 605000
Simulation cycle for kernel 0 is = 610000
Simulation cycle for kernel 0 is = 615000
Simulation cycle for kernel 0 is = 620000
Simulation cycle for kernel 0 is = 625000
Simulation cycle for kernel 0 is = 630000
Simulation cycle for kernel 0 is = 635000
Simulation cycle for kernel 0 is = 640000
Simulation cycle for kernel 0 is = 645000
Simulation cycle for kernel 0 is = 650000
Simulation cycle for kernel 0 is = 655000
Simulation cycle for kernel 0 is = 660000
Simulation cycle for kernel 0 is = 665000
Simulation cycle for kernel 0 is = 670000
Simulation cycle for kernel 0 is = 675000
Simulation cycle for kernel 0 is = 680000
Simulation cycle for kernel 0 is = 685000
Simulation cycle for kernel 0 is = 690000
Simulation cycle for kernel 0 is = 695000
Simulation cycle for kernel 0 is = 700000
Simulation cycle for kernel 0 is = 705000
Simulation cycle for kernel 0 is = 710000
Simulation cycle for kernel 0 is = 715000
Simulation cycle for kernel 0 is = 720000
Simulation cycle for kernel 0 is = 725000
Simulation cycle for kernel 0 is = 730000
Simulation cycle for kernel 0 is = 735000
Simulation cycle for kernel 0 is = 740000
Simulation cycle for kernel 0 is = 745000
Simulation cycle for kernel 0 is = 750000
Simulation cycle for kernel 0 is = 755000
Simulation cycle for kernel 0 is = 760000
Simulation cycle for kernel 0 is = 765000
Simulation cycle for kernel 0 is = 770000
Simulation cycle for kernel 0 is = 775000
Simulation cycle for kernel 0 is = 780000
Simulation cycle for kernel 0 is = 785000
Simulation cycle for kernel 0 is = 790000
Simulation cycle for kernel 0 is = 795000
Simulation cycle for kernel 0 is = 800000
Simulation cycle for kernel 0 is = 805000
Simulation cycle for kernel 0 is = 810000
Simulation cycle for kernel 0 is = 815000
Simulation cycle for kernel 0 is = 820000
Simulation cycle for kernel 0 is = 825000
Simulation cycle for kernel 0 is = 830000
Simulation cycle for kernel 0 is = 835000
Simulation cycle for kernel 0 is = 840000
Simulation cycle for kernel 0 is = 845000
Simulation cycle for kernel 0 is = 850000
Simulation cycle for kernel 0 is = 855000
Simulation cycle for kernel 0 is = 860000
Simulation cycle for kernel 0 is = 865000
Simulation cycle for kernel 0 is = 870000
Simulation cycle for kernel 0 is = 875000
Simulation cycle for kernel 0 is = 880000
Simulation cycle for kernel 0 is = 885000
Simulation cycle for kernel 0 is = 890000
Simulation cycle for kernel 0 is = 895000
Simulation cycle for kernel 0 is = 900000
Simulation cycle for kernel 0 is = 905000
Simulation cycle for kernel 0 is = 910000
Simulation cycle for kernel 0 is = 915000
Simulation cycle for kernel 0 is = 920000
Simulation cycle for kernel 0 is = 925000
Simulation cycle for kernel 0 is = 930000
Simulation cycle for kernel 0 is = 935000
Simulation cycle for kernel 0 is = 940000
Simulation cycle for kernel 0 is = 945000
Simulation cycle for kernel 0 is = 950000
Simulation cycle for kernel 0 is = 955000
Simulation cycle for kernel 0 is = 960000
Destroy streams for kernel 1: size 0
kernel_name = _Z15spmv_csr_scalariPKmPKiPKfS4_Pf 
kernel_launch_uid = 1 
gpu_sim_cycle = 964108
gpu_sim_insn = 22615424
gpu_ipc =      23.4574
gpu_tot_sim_cycle = 964108
gpu_tot_sim_insn = 22615424
gpu_tot_ipc =      23.4574
gpu_tot_issued_cta = 343
gpu_occupancy = 78.6772% 
gpu_tot_occupancy = 78.6772% 
max_total_param_size = 0
gpu_stall_dramfull = 3153842
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       4.9607
partiton_level_parallism_total  =       4.9607
partiton_level_parallism_util =       6.7362
partiton_level_parallism_util_total  =       6.7362
L2_BW  =     216.6818 GB/Sec
L2_BW_total  =     216.6818 GB/Sec
gpu_total_sim_rate=3282

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 189963, Miss = 140746, Miss_rate = 0.741, Pending_hits = 1326, Reservation_fails = 1100089
	L1D_cache_core[1]: Access = 182434, Miss = 152605, Miss_rate = 0.836, Pending_hits = 1371, Reservation_fails = 1005496
	L1D_cache_core[2]: Access = 192274, Miss = 157089, Miss_rate = 0.817, Pending_hits = 1465, Reservation_fails = 879763
	L1D_cache_core[3]: Access = 186497, Miss = 154963, Miss_rate = 0.831, Pending_hits = 1295, Reservation_fails = 776342
	L1D_cache_core[4]: Access = 198211, Miss = 164382, Miss_rate = 0.829, Pending_hits = 1539, Reservation_fails = 805461
	L1D_cache_core[5]: Access = 189619, Miss = 167846, Miss_rate = 0.885, Pending_hits = 1540, Reservation_fails = 759638
	L1D_cache_core[6]: Access = 198876, Miss = 175009, Miss_rate = 0.880, Pending_hits = 1618, Reservation_fails = 744152
	L1D_cache_core[7]: Access = 177704, Miss = 146459, Miss_rate = 0.824, Pending_hits = 1471, Reservation_fails = 605049
	L1D_cache_core[8]: Access = 184933, Miss = 155829, Miss_rate = 0.843, Pending_hits = 1366, Reservation_fails = 852390
	L1D_cache_core[9]: Access = 200959, Miss = 172043, Miss_rate = 0.856, Pending_hits = 1373, Reservation_fails = 940402
	L1D_cache_core[10]: Access = 203093, Miss = 177293, Miss_rate = 0.873, Pending_hits = 1700, Reservation_fails = 921847
	L1D_cache_core[11]: Access = 174366, Miss = 136543, Miss_rate = 0.783, Pending_hits = 1242, Reservation_fails = 740317
	L1D_cache_core[12]: Access = 169421, Miss = 135303, Miss_rate = 0.799, Pending_hits = 1258, Reservation_fails = 845967
	L1D_cache_core[13]: Access = 156541, Miss = 128448, Miss_rate = 0.821, Pending_hits = 1173, Reservation_fails = 1084230
	L1D_cache_core[14]: Access = 198035, Miss = 164102, Miss_rate = 0.829, Pending_hits = 1404, Reservation_fails = 1317546
	L1D_cache_core[15]: Access = 194314, Miss = 165880, Miss_rate = 0.854, Pending_hits = 1307, Reservation_fails = 964947
	L1D_cache_core[16]: Access = 193197, Miss = 158221, Miss_rate = 0.819, Pending_hits = 1651, Reservation_fails = 644308
	L1D_cache_core[17]: Access = 177209, Miss = 142178, Miss_rate = 0.802, Pending_hits = 1308, Reservation_fails = 894781
	L1D_cache_core[18]: Access = 184200, Miss = 151017, Miss_rate = 0.820, Pending_hits = 1511, Reservation_fails = 692605
	L1D_cache_core[19]: Access = 209562, Miss = 184123, Miss_rate = 0.879, Pending_hits = 1878, Reservation_fails = 679777
	L1D_cache_core[20]: Access = 222491, Miss = 192181, Miss_rate = 0.864, Pending_hits = 1922, Reservation_fails = 1225563
	L1D_cache_core[21]: Access = 213845, Miss = 171555, Miss_rate = 0.802, Pending_hits = 1610, Reservation_fails = 1106407
	L1D_cache_core[22]: Access = 191790, Miss = 157891, Miss_rate = 0.823, Pending_hits = 1349, Reservation_fails = 982469
	L1D_cache_core[23]: Access = 180585, Miss = 153028, Miss_rate = 0.847, Pending_hits = 1376, Reservation_fails = 887458
	L1D_cache_core[24]: Access = 198952, Miss = 163707, Miss_rate = 0.823, Pending_hits = 1697, Reservation_fails = 1104447
	L1D_cache_core[25]: Access = 201864, Miss = 173089, Miss_rate = 0.857, Pending_hits = 1557, Reservation_fails = 868537
	L1D_cache_core[26]: Access = 182150, Miss = 149331, Miss_rate = 0.820, Pending_hits = 1559, Reservation_fails = 1109500
	L1D_cache_core[27]: Access = 202881, Miss = 163011, Miss_rate = 0.803, Pending_hits = 1542, Reservation_fails = 870598
	L1D_cache_core[28]: Access = 189174, Miss = 159651, Miss_rate = 0.844, Pending_hits = 1338, Reservation_fails = 682522
	L1D_cache_core[29]: Access = 195212, Miss = 169093, Miss_rate = 0.866, Pending_hits = 1529, Reservation_fails = 532461
	L1D_total_cache_accesses = 5740352
	L1D_total_cache_misses = 4782616
	L1D_total_cache_miss_rate = 0.8332
	L1D_total_cache_pending_hits = 44275
	L1D_total_cache_reservation_fails = 26625069
	L1D_cache_data_port_util = 0.032
	L1D_cache_fill_port_util = 0.169
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 913461
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 44275
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 4081591
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 26624948
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 690049
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 44275
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2744
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 121
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 8232
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 5729376
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 10976

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 1214231
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 25410717
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 121
ctas_completed 343, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
823, 823, 852, 1142, 823, 1200, 1403, 997, 1316, 1403, 1316, 1345, 1316, 1171, 1316, 1142, 1258, 968, 997, 1055, 1345, 1229, 1055, 1403, 1200, 968, 1113, 1374, 1229, 1113, 1519, 1258, 
gpgpu_n_tot_thrd_icount = 34406784
gpgpu_n_tot_w_icount = 1075212
gpgpu_n_stall_shd_mem = 10771091
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 4771640
gpgpu_n_mem_write_global = 10976
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 7958574
gpgpu_n_store_insn = 87804
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 526848
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 10469155
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 301936
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:5975195	W0_Idle:866492	W0_Scoreboard:105009989	W1:0	W2:34481	W3:0	W4:36685	W5:1404	W6:84677	W7:5124	W8:40560	W9:6360	W10:35059	W11:3984	W12:55237	W13:0	W14:40176	W15:0	W16:33357	W17:0	W18:39865	W19:16	W20:47156	W21:1856	W22:37369	W23:6841	W24:41435	W25:8480	W26:59178	W27:5420	W28:34618	W29:567	W30:26275	W31:2925	W32:386107
single_issue_nums: WS0:268049	WS1:267237	WS2:267672	WS3:272254	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 38173120 {8:4771640,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 439040 {40:10976,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 190865600 {40:4771640,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 87808 {8:10976,}
maxmflatency = 10796 
max_icnt2mem_latency = 6397 
maxmrqlatency = 4963 
max_icnt2sh_latency = 276 
averagemflatency = 1176 
avg_icnt2mem_latency = 461 
avg_mrq_latency = 164 
avg_icnt2sh_latency = 5 
mrq_lat_table:481920 	19673 	43938 	90097 	181018 	306669 	527740 	835232 	696380 	81782 	6221 	3490 	87 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	651226 	1149437 	887074 	1389695 	536719 	168330 	135 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	1858170 	533856 	414119 	554665 	786966 	435236 	180348 	19256 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	3811820 	440239 	236968 	156247 	89002 	33612 	14407 	321 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	190 	194 	317 	258 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        64        64        63        62        64        64         8        10         9         9        13        11 
dram[1]:        64        64        64        64        64        64        46        40        64        64         9         9         9        10        10         9 
dram[2]:        64        64        55        53        49        46        42        64        64        64        10         9         9        12        10        18 
dram[3]:        64        64        54        63        64        64        40        64        64        64        14         8        10         9        13        12 
dram[4]:        64        64        62        64        64        64        60        64        64        64        14         9         8         9        11        22 
dram[5]:        64        64        64        64        64        63        60        63        64        64        10         8        10        12        13        10 
dram[6]:        64        64        53        62        48        42        41        40        64        64        11         9        13        11         9        13 
dram[7]:        64        64        53        54        45        44        57        64        64        64         7         7         9         9         9        10 
dram[8]:        64        64        63        64        63        64        61        64        64        64         8        10         9         8        15         8 
dram[9]:        64        64        64        64        64        57        47        64        64        64        12        12         9         8         7         7 
dram[10]:        64        64        51        50        45        62        64        64        64        64         8         8         9         9         8        10 
dram[11]:        64        64        53        54        64        61        41        41        64        64         8         9        11         9         8        10 
maximum service time to same row:
dram[0]:      6708      6744      6725      6746      6750      6727      6884      6833      7067      7260      6858      6899      6818      6818      6800      6649 
dram[1]:      6757      6809      6763      6764      6861      6827      6799      6793      7055      7232      6828      6810      6809      6802      6720      6785 
dram[2]:      6734      6759      6742      6740      6782      6790      6895      7169      7161      7298      6869      6930      6811      6819      6700      6784 
dram[3]:      6689      6747      6700      6856      6910      6909      6791      7065      7099      7332      6876      6886      6791      6792      6646      6646 
dram[4]:      6764      6694      6701      6686      6769      6752      6789      6861      7101      7169      6937      6856      6841      6768      6768      6657 
dram[5]:     14505      6743      6717      6891      6794      6828      8704      6984      7048      7213      6851      6892      6760      6799      6746      6717 
dram[6]:      6740      6718      6695      6849      6775      6750      6777      6778      7118      7303      6873      6961      6894      6744      6842      6748 
dram[7]:      6717      6717      6681      6680      6727      6721      6983      7086      7021      7262      6896      6910      6715      6731      6751      6732 
dram[8]:      6777      6687      6656      6643      6727      6784      6827      6871      7067      7174      6867      6872      6706      6701      6709      6866 
dram[9]:     10741      6762      6722      6749      6822      6746      6785      6980      7088      7166      6846      6929      6732      6737      6734      6778 
dram[10]:      8783      6952      6693      6695      6747      6954      7056      7092      7151      7215      6892      6885      6734      6846      6727      6707 
dram[11]:      6711      6783      6681      6679      6933      6901      6804      6801      7005      7324      6943      6855      6815      6933      6782      6678 
average row accesses per activate:
dram[0]:  1.541826  1.508982  1.499431  1.504376  1.483069  1.463162  1.426694  1.444554  1.414685  1.411854  1.415761  1.414903  1.438125  1.464211  1.446797  1.465247 
dram[1]:  1.557318  1.510199  1.527210  1.516888  1.482846  1.465141  1.455940  1.467121  1.421395  1.423503  1.443695  1.419569  1.449616  1.471850  1.479126  1.464920 
dram[2]:  1.578463  1.538719  1.529187  1.521785  1.506916  1.489132  1.481077  1.454803  1.450157  1.451030  1.454122  1.425354  1.477574  1.452188  1.518385  1.454334 
dram[3]:  1.619509  1.539689  1.544777  1.530247  1.556980  1.498717  1.515487  1.446881  1.507799  1.428510  1.492973  1.415964  1.513971  1.458255  1.569304  1.465510 
dram[4]:  1.601030  1.533150  1.576628  1.518509  1.588827  1.499492  1.543547  1.445495  1.555689  1.449277  1.527427  1.438531  1.534943  1.456246  1.553380  1.447133 
dram[5]:  1.567331  1.504651  1.551920  1.515550  1.602015  1.531743  1.544133  1.453503  1.547799  1.454948  1.532066  1.435230  1.533306  1.460046  1.544485  1.446179 
dram[6]:  1.521114  1.509782  1.522834  1.531929  1.528292  1.505453  1.477495  1.428873  1.491124  1.444809  1.463169  1.435696  1.474443  1.460549  1.490534  1.433461 
dram[7]:  1.520163  1.523229  1.508918  1.508201  1.501087  1.484661  1.442707  1.422216  1.439976  1.424036  1.429224  1.433690  1.454277  1.444848  1.448854  1.453199 
dram[8]:  1.517893  1.499353  1.513568  1.503755  1.493264  1.464340  1.415670  1.426826  1.436719  1.422234  1.416880  1.415696  1.429799  1.428559  1.427305  1.451066 
dram[9]:  1.508665  1.488470  1.500179  1.490117  1.478261  1.463545  1.402541  1.419751  1.428621  1.392577  1.420752  1.413568  1.443389  1.431808  1.436319  1.440606 
dram[10]:  1.505161  1.484796  1.525867  1.489077  1.465030  1.492261  1.403246  1.406292  1.411786  1.405571  1.410303  1.415135  1.440007  1.432192  1.447420  1.458589 
dram[11]:  1.499215  1.499307  1.510781  1.507327  1.461559  1.475649  1.421515  1.421746  1.404223  1.399873  1.405849  1.407294  1.429912  1.437918  1.461730  1.457041 
average row locality = 3274247/2217532 = 1.476527
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     17715     17372     17106     17000     16627     16487     15836     16085     15752     15757     15751     15776     15675     16178     16382     16912 
dram[1]:     18242     17161     17692     17140     16927     16691     16407     16360     16397     16197     16471     15855     16412     16677     17238     16980 
dram[2]:     18834     17907     17981     17413     17850     17249     17086     16432     17110     16759     17160     16322     17590     16628     18112     16879 
dram[3]:     19708     17829     19045     17666     18934     17507     18332     16613     18549     16688     18265     16458     18421     17080     19401     17299 
dram[4]:     20181     17859     19911     17336     20035     17708     19107     16493     19365     16722     19099     16567     19326     17122     19816     16969 
dram[5]:     19654     17614     19383     17478     19543     17959     18685     16334     19015     16753     18700     16441     18942     17009     19687     17033 
dram[6]:     18175     17733     18424     17808     18134     17378     17513     16236     17882     16718     17396     16408     17681     16695     18328     16777 
dram[7]:     17852     17722     17412     17455     17251     16777     16314     16129     16747     16273     16250     16201     16760     16306     16924     16658 
dram[8]:     17502     17354     17163     17005     16831     16471     15725     15868     16444     16214     16011     15923     16139     15895     16408     16664 
dram[9]:     17308     17347     16765     16946     16440     16364     15443     15829     16372     15637     15674     15622     15959     15798     16246     16538 
dram[10]:     17191     17221     16973     16888     16218     16760     15548     15675     15850     15581     15491     15630     15863     15933     16308     16609 
dram[11]:     17171     17292     17080     16854     16314     16588     15670     15847     15750     15447     15330     15586     15543     16129     16389     16807 
total dram reads = 3271969
bank skew: 20181/15330 = 1.32
chip skew: 293616/259739 = 1.13
number of total write accesses:
dram[0]:        64        64        64        64        64        64        64        64        36        48        20        12         8        12        64        64 
dram[1]:        64        64        64        64        64        64        64        64        52        44        12        12         8         8        64        64 
dram[2]:        64        64        64        64        64        64        64        64        48        48        12        16         8         4        64        64 
dram[3]:        64        64        64        64        64        64        64        64        48        28        24        16         4         8        64        64 
dram[4]:        64        64        64        64        64        64        64        64        32        28        12         8         8         8        64        64 
dram[5]:        64        64        64        64        64        64        64        60        36        32        20         4         8         8        64        64 
dram[6]:        64        64        64        64        64        64        64        64        40        40        16         8         8         8        64        64 
dram[7]:        64        64        64        64        64        64        64        64        40        32        24        16         8         8        64        64 
dram[8]:        64        64        64        64        64        64        52        56        20        32        16        20         8         8        64        64 
dram[9]:        64        64        64        64        64        64        52        56        40        40        16        20         8         8        64        64 
dram[10]:        64        64        64        64        64        64        56        60        40        44        16        12        12        12        64        64 
dram[11]:        64        64        64        64        64        64        60        56        44        36        20        16        12        12        64        64 
total dram writes = 9112
bank skew: 64/4 = 16.00
chip skew: 776/724 = 1.07
average mf latency per bank:
dram[0]:       1358      1302      1353      1344      1318      1291      1340      1291      1323      1312      1298      1277      1326      1270      1345      1287
dram[1]:       1369      1453      1370      1485      1333      1422      1365      1440      1329      1437      1307      1402      1352      1407      1365      1413
dram[2]:       1562      2019      1591      2156      1526      2015      1526      1964      1521      1948      1517      1901      1530      1976      1573      1995
dram[3]:       2375      3044      2393      3209      2378      3076      2208      2848      2177      2858      2212      2830      2252      2854      2345      2998
dram[4]:       2901      2062      2900      2210      2971      2057      3209      2021      3136      2041      2849      1979      2879      1971      2849      2051
dram[5]:       1893      1433      1968      1486      1952      1444      2005      1451      2128      1459      2140      1402      2051      1401      1974      1406
dram[6]:       1327      1360      1373      1426      1319      1379      1303      1373      1361      1376      1300      1301      1301      1356      1325      1348
dram[7]:       1497      1360      1550      1392      1484      1358      1468      1357      1510      1369      1416      1309      1435      1328      1465      1347
dram[8]:       1950      1413      2073      1443      1942      1400      1885      1372      1921      1395      1865      1338      1874      1353      1921      1399
dram[9]:       1940      1380      2010      1398      1902      1355      1841      1338      1855      1352      1840      1289      1859      1329      1892      1352
dram[10]:       1851      1510      1949      1547      1821      1488      1764      1467      1780      1464      1746      1418      1755      1453      1810      1479
dram[11]:       1440      1335      1451      1388      1413      1300      1427      1307      1389      1330      1360      1280      1388      1286      1418      1297
maximum mf latency per bank:
dram[0]:       3676      3545      4228      3595      3669      3872      3358      3437      3880      3511      3516      3411      3577      3353      4017      3712
dram[1]:       4790      5122      4262      4307      3611      4253      3744      4220      3604      4257      3565      4337      3826      4344      3749      4690
dram[2]:       5965      8299      6062      6403      4177      6120      4214      6148      4707      6369      4851      6281      4425      6184      6800      6362
dram[3]:      10226     10796      7458      8318      7390      8068      7574      8117      7292      8107      7379      8337      7309      8186      7304      9295
dram[4]:       7063      6000      8603      7335      9390      5347      8389      5517      8224      5213      7110      5543      7336      5410      7682      5398
dram[5]:       4710      6586      4772      5358      4898      5176      7093      5263      5662      4987      4964      5182      4964      4195      4811      4080
dram[6]:       3984      6117      4501      5648      3873      4007      4056      4000      3658      3802      3730      4136      3901      3984      4466      4008
dram[7]:       5229      5422      5602      4358      5005      4066      4969      3978      5201      3987      4920      4242      5194      4055      5359      5869
dram[8]:       6476      6210      6880      4049      6353      4315      6474      3813      6263      3894      6276      3822      6300      3924      6421      4231
dram[9]:       7178      5917      6538      5305      6503      3854      6186      3550      6367      3567      6364      3552      6185      3905      6432      4017
dram[10]:       6597      4329      6426      4995      5799      4590      6093      4269      6202      4102      6055      4051      5926      4257      6585      6876
dram[11]:       4325      3698      4834      3801      4492      3713      4443      3550      4408      3389      4270      3462      4578      3365      4965      3667

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=2472423 n_nop=1946449 n_act=179952 n_pre=179936 n_ref_event=4572360550251980812 n_req=262605 n_rd=262411 n_rd_L2_A=0 n_write=0 n_wr_bk=776 bw_util=0.4258
n_activity=2365746 dram_eff=0.445
bk0: 17715a 656856i bk1: 17372a 669692i bk2: 17106a 688097i bk3: 17000a 696735i bk4: 16627a 720803i bk5: 16487a 713904i bk6: 15836a 768592i bk7: 16085a 767474i bk8: 15752a 783389i bk9: 15757a 768026i bk10: 15751a 760465i bk11: 15776a 755142i bk12: 15675a 775175i bk13: 16178a 742377i bk14: 16382a 681842i bk15: 16912a 654375i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.314785
Row_Buffer_Locality_read = 0.314994
Row_Buffer_Locality_write = 0.030928
Bank_Level_Parallism = 12.087199
Bank_Level_Parallism_Col = 2.288546
Bank_Level_Parallism_Ready = 1.070399
write_to_read_ratio_blp_rw_average = 0.018453
GrpLevelPara = 1.991044 

BW Util details:
bwutil = 0.425796 
total_CMD = 2472423 
util_bw = 1052748 
Wasted_Col = 1228572 
Wasted_Row = 54810 
Idle = 136293 

BW Util Bottlenecks: 
RCDc_limit = 2346491 
RCDWRc_limit = 1190 
WTRc_limit = 15075 
RTWc_limit = 68724 
CCDLc_limit = 302837 
rwq = 0 
CCDLc_limit_alone = 296931 
WTRc_limit_alone = 14347 
RTWc_limit_alone = 63546 

Commands details: 
total_CMD = 2472423 
n_nop = 1946449 
Read = 262411 
Write = 0 
L2_Alloc = 0 
L2_WB = 776 
n_act = 179952 
n_pre = 179936 
n_ref = 4572360550251980812 
n_req = 262605 
total_req = 263187 

Dual Bus Interface Util: 
issued_total_row = 359888 
issued_total_col = 263187 
Row_Bus_Util =  0.145561 
CoL_Bus_Util = 0.106449 
Either_Row_CoL_Bus_Util = 0.212736 
Issued_on_Two_Bus_Simul_Util = 0.039274 
issued_two_Eff = 0.184612 
queue_avg = 42.509098 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=42.5091
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=2472423 n_nop=1939178 n_act=182719 n_pre=182703 n_ref_event=0 n_req=269041 n_rd=268847 n_rd_L2_A=0 n_write=0 n_wr_bk=776 bw_util=0.4362
n_activity=2377979 dram_eff=0.4535
bk0: 18242a 597618i bk1: 17161a 644885i bk2: 17692a 632815i bk3: 17140a 668797i bk4: 16927a 676078i bk5: 16691a 677697i bk6: 16407a 731746i bk7: 16360a 730853i bk8: 16397a 701721i bk9: 16197a 704944i bk10: 16471a 708811i bk11: 15855a 738040i bk12: 16412a 713202i bk13: 16677a 685425i bk14: 17238a 629674i bk15: 16980a 637440i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.320888
Row_Buffer_Locality_read = 0.321097
Row_Buffer_Locality_write = 0.030928
Bank_Level_Parallism = 12.315972
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.077463
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.436209 
total_CMD = 2472423 
util_bw = 1078492 
Wasted_Col = 1224768 
Wasted_Row = 48607 
Idle = 120556 

BW Util Bottlenecks: 
RCDc_limit = 2351582 
RCDWRc_limit = 1274 
WTRc_limit = 16214 
RTWc_limit = 75410 
CCDLc_limit = 311472 
rwq = 0 
CCDLc_limit_alone = 304974 
WTRc_limit_alone = 15460 
RTWc_limit_alone = 69666 

Commands details: 
total_CMD = 2472423 
n_nop = 1939178 
Read = 268847 
Write = 0 
L2_Alloc = 0 
L2_WB = 776 
n_act = 182719 
n_pre = 182703 
n_ref = 0 
n_req = 269041 
total_req = 269623 

Dual Bus Interface Util: 
issued_total_row = 365422 
issued_total_col = 269623 
Row_Bus_Util =  0.147799 
CoL_Bus_Util = 0.109052 
Either_Row_CoL_Bus_Util = 0.215677 
Issued_on_Two_Bus_Simul_Util = 0.041174 
issued_two_Eff = 0.190907 
queue_avg = 44.510036 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=44.51
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=2472423 n_nop=1925676 n_act=186660 n_pre=186644 n_ref_event=0 n_req=277506 n_rd=277312 n_rd_L2_A=0 n_write=0 n_wr_bk=776 bw_util=0.4499
n_activity=2386147 dram_eff=0.4662
bk0: 18834a 537254i bk1: 17907a 559993i bk2: 17981a 567016i bk3: 17413a 601763i bk4: 17850a 593909i bk5: 17249a 621081i bk6: 17086a 663426i bk7: 16432a 673979i bk8: 17110a 627424i bk9: 16759a 637675i bk10: 17160a 620518i bk11: 16322a 657477i bk12: 17590a 590049i bk13: 16628a 639789i bk14: 18112a 545099i bk15: 16879a 579237i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.327402
Row_Buffer_Locality_read = 0.327606
Row_Buffer_Locality_write = 0.036082
Bank_Level_Parallism = 12.739305
Bank_Level_Parallism_Col = 2.345962
Bank_Level_Parallism_Ready = 1.077385
write_to_read_ratio_blp_rw_average = 0.030194
GrpLevelPara = 2.052172 

BW Util details:
bwutil = 0.449904 
total_CMD = 2472423 
util_bw = 1112352 
Wasted_Col = 1217113 
Wasted_Row = 35949 
Idle = 107009 

BW Util Bottlenecks: 
RCDc_limit = 2362896 
RCDWRc_limit = 1190 
WTRc_limit = 15813 
RTWc_limit = 116970 
CCDLc_limit = 328095 
rwq = 0 
CCDLc_limit_alone = 318988 
WTRc_limit_alone = 15033 
RTWc_limit_alone = 108643 

Commands details: 
total_CMD = 2472423 
n_nop = 1925676 
Read = 277312 
Write = 0 
L2_Alloc = 0 
L2_WB = 776 
n_act = 186660 
n_pre = 186644 
n_ref = 0 
n_req = 277506 
total_req = 278088 

Dual Bus Interface Util: 
issued_total_row = 373304 
issued_total_col = 278088 
Row_Bus_Util =  0.150987 
CoL_Bus_Util = 0.112476 
Either_Row_CoL_Bus_Util = 0.221138 
Issued_on_Two_Bus_Simul_Util = 0.042325 
issued_two_Eff = 0.191396 
queue_avg = 47.716209 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=47.7162
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=2472423 n_nop=1911871 n_act=191067 n_pre=191051 n_ref_event=0 n_req=287987 n_rd=287795 n_rd_L2_A=0 n_write=0 n_wr_bk=768 bw_util=0.4669
n_activity=2399917 dram_eff=0.481
bk0: 19708a 431309i bk1: 17829a 506194i bk2: 19045a 443679i bk3: 17666a 528062i bk4: 18934a 465878i bk5: 17507a 519526i bk6: 18332a 522485i bk7: 16613a 603901i bk8: 18549a 499984i bk9: 16688a 581366i bk10: 18265a 495431i bk11: 16458a 579971i bk12: 18421a 486955i bk13: 17080a 555505i bk14: 19401a 409729i bk15: 17299a 491882i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.336578
Row_Buffer_Locality_read = 0.336767
Row_Buffer_Locality_write = 0.052083
Bank_Level_Parallism = 13.309575
Bank_Level_Parallism_Col = 2.401807
Bank_Level_Parallism_Ready = 1.085934
write_to_read_ratio_blp_rw_average = 0.034794
GrpLevelPara = 2.086933 

BW Util details:
bwutil = 0.466851 
total_CMD = 2472423 
util_bw = 1154252 
Wasted_Col = 1206835 
Wasted_Row = 23242 
Idle = 88094 

BW Util Bottlenecks: 
RCDc_limit = 2367271 
RCDWRc_limit = 1122 
WTRc_limit = 14900 
RTWc_limit = 137840 
CCDLc_limit = 344516 
rwq = 0 
CCDLc_limit_alone = 333334 
WTRc_limit_alone = 14114 
RTWc_limit_alone = 127444 

Commands details: 
total_CMD = 2472423 
n_nop = 1911871 
Read = 287795 
Write = 0 
L2_Alloc = 0 
L2_WB = 768 
n_act = 191067 
n_pre = 191051 
n_ref = 0 
n_req = 287987 
total_req = 288563 

Dual Bus Interface Util: 
issued_total_row = 382118 
issued_total_col = 288563 
Row_Bus_Util =  0.154552 
CoL_Bus_Util = 0.116713 
Either_Row_CoL_Bus_Util = 0.226722 
Issued_on_Two_Bus_Simul_Util = 0.044543 
issued_two_Eff = 0.196465 
queue_avg = 53.180458 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=53.1805
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=2472423 n_nop=1905346 n_act=193475 n_pre=193459 n_ref_event=0 n_req=293800 n_rd=293616 n_rd_L2_A=0 n_write=0 n_wr_bk=736 bw_util=0.4762
n_activity=2406675 dram_eff=0.4892
bk0: 20181a 369508i bk1: 17859a 485740i bk2: 19911a 376267i bk3: 17336a 519337i bk4: 20035a 374660i bk5: 17708a 502211i bk6: 19107a 444904i bk7: 16493a 581656i bk8: 19365a 441174i bk9: 16722a 563641i bk10: 19099a 443867i bk11: 16567a 577470i bk12: 19326a 421768i bk13: 17122a 535962i bk14: 19816a 356467i bk15: 16969a 491985i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.341508
Row_Buffer_Locality_read = 0.341691
Row_Buffer_Locality_write = 0.048913
Bank_Level_Parallism = 13.525250
Bank_Level_Parallism_Col = 2.459870
Bank_Level_Parallism_Ready = 1.088438
write_to_read_ratio_blp_rw_average = 0.045312
GrpLevelPara = 2.120042 

BW Util details:
bwutil = 0.476216 
total_CMD = 2472423 
util_bw = 1177408 
Wasted_Col = 1200933 
Wasted_Row = 15278 
Idle = 78804 

BW Util Bottlenecks: 
RCDc_limit = 2368018 
RCDWRc_limit = 1034 
WTRc_limit = 14214 
RTWc_limit = 182840 
CCDLc_limit = 357135 
rwq = 0 
CCDLc_limit_alone = 342522 
WTRc_limit_alone = 13581 
RTWc_limit_alone = 168860 

Commands details: 
total_CMD = 2472423 
n_nop = 1905346 
Read = 293616 
Write = 0 
L2_Alloc = 0 
L2_WB = 736 
n_act = 193475 
n_pre = 193459 
n_ref = 0 
n_req = 293800 
total_req = 294352 

Dual Bus Interface Util: 
issued_total_row = 386934 
issued_total_col = 294352 
Row_Bus_Util =  0.156500 
CoL_Bus_Util = 0.119054 
Either_Row_CoL_Bus_Util = 0.229361 
Issued_on_Two_Bus_Simul_Util = 0.046193 
issued_two_Eff = 0.201399 
queue_avg = 56.888474 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=56.8885
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=2472423 n_nop=1909425 n_act=191651 n_pre=191635 n_ref_event=0 n_req=290416 n_rd=290230 n_rd_L2_A=0 n_write=0 n_wr_bk=744 bw_util=0.4708
n_activity=2400864 dram_eff=0.4848
bk0: 19654a 421431i bk1: 17614a 535515i bk2: 19383a 417759i bk3: 17478a 549263i bk4: 19543a 440639i bk5: 17959a 522833i bk6: 18685a 497380i bk7: 16334a 618061i bk8: 19015a 494394i bk9: 16753a 580006i bk10: 18700a 494908i bk11: 16441a 589252i bk12: 18942a 483257i bk13: 17009a 564110i bk14: 19687a 382218i bk15: 17033a 541131i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.340116
Row_Buffer_Locality_read = 0.340306
Row_Buffer_Locality_write = 0.043011
Bank_Level_Parallism = 13.301354
Bank_Level_Parallism_Col = 2.432233
Bank_Level_Parallism_Ready = 1.089898
write_to_read_ratio_blp_rw_average = 0.040921
GrpLevelPara = 2.102742 

BW Util details:
bwutil = 0.470751 
total_CMD = 2472423 
util_bw = 1163896 
Wasted_Col = 1200795 
Wasted_Row = 20589 
Idle = 87143 

BW Util Bottlenecks: 
RCDc_limit = 2357749 
RCDWRc_limit = 1191 
WTRc_limit = 14915 
RTWc_limit = 156987 
CCDLc_limit = 349610 
rwq = 0 
CCDLc_limit_alone = 337178 
WTRc_limit_alone = 14112 
RTWc_limit_alone = 145358 

Commands details: 
total_CMD = 2472423 
n_nop = 1909425 
Read = 290230 
Write = 0 
L2_Alloc = 0 
L2_WB = 744 
n_act = 191651 
n_pre = 191635 
n_ref = 0 
n_req = 290416 
total_req = 290974 

Dual Bus Interface Util: 
issued_total_row = 383286 
issued_total_col = 290974 
Row_Bus_Util =  0.155024 
CoL_Bus_Util = 0.117688 
Either_Row_CoL_Bus_Util = 0.227711 
Issued_on_Two_Bus_Simul_Util = 0.045001 
issued_two_Eff = 0.197624 
queue_avg = 54.194511 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=54.1945
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=2472423 n_nop=1922315 n_act=188483 n_pre=188467 n_ref_event=0 n_req=279476 n_rd=279286 n_rd_L2_A=0 n_write=0 n_wr_bk=760 bw_util=0.4531
n_activity=2391556 dram_eff=0.4684
bk0: 18175a 548372i bk1: 17733a 573479i bk2: 18424a 525837i bk3: 17808a 574313i bk4: 18134a 566017i bk5: 17378a 587763i bk6: 17513a 614110i bk7: 16236a 666971i bk8: 17882a 573471i bk9: 16718a 641202i bk10: 17396a 600118i bk11: 16408a 660353i bk12: 17681a 577392i bk13: 16695a 628689i bk14: 18328a 505426i bk15: 16777a 579845i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.325620
Row_Buffer_Locality_read = 0.325820
Row_Buffer_Locality_write = 0.031579
Bank_Level_Parallism = 12.818847
Bank_Level_Parallism_Col = 2.338219
Bank_Level_Parallism_Ready = 1.080079
write_to_read_ratio_blp_rw_average = 0.025702
GrpLevelPara = 2.047711 

BW Util details:
bwutil = 0.453071 
total_CMD = 2472423 
util_bw = 1120184 
Wasted_Col = 1223636 
Wasted_Row = 29794 
Idle = 98809 

BW Util Bottlenecks: 
RCDc_limit = 2383833 
RCDWRc_limit = 1280 
WTRc_limit = 15141 
RTWc_limit = 101266 
CCDLc_limit = 328957 
rwq = 0 
CCDLc_limit_alone = 320716 
WTRc_limit_alone = 14332 
RTWc_limit_alone = 93834 

Commands details: 
total_CMD = 2472423 
n_nop = 1922315 
Read = 279286 
Write = 0 
L2_Alloc = 0 
L2_WB = 760 
n_act = 188483 
n_pre = 188467 
n_ref = 0 
n_req = 279476 
total_req = 280046 

Dual Bus Interface Util: 
issued_total_row = 376950 
issued_total_col = 280046 
Row_Bus_Util =  0.152462 
CoL_Bus_Util = 0.113268 
Either_Row_CoL_Bus_Util = 0.222498 
Issued_on_Two_Bus_Simul_Util = 0.043232 
issued_two_Eff = 0.194304 
queue_avg = 47.331375 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=47.3314
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=2472423 n_nop=1933642 n_act=183754 n_pre=183738 n_ref_event=0 n_req=269223 n_rd=269031 n_rd_L2_A=0 n_write=0 n_wr_bk=768 bw_util=0.4365
n_activity=2376844 dram_eff=0.454
bk0: 17852a 621492i bk1: 17722a 624165i bk2: 17412a 658517i bk3: 17455a 657047i bk4: 17251a 677959i bk5: 16777a 686276i bk6: 16314a 741813i bk7: 16129a 731127i bk8: 16747a 702766i bk9: 16273a 730211i bk10: 16250a 729662i bk11: 16201a 719397i bk12: 16760a 688805i bk13: 16306a 700936i bk14: 16924a 646038i bk15: 16658a 660206i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.317503
Row_Buffer_Locality_read = 0.317718
Row_Buffer_Locality_write = 0.015625
Bank_Level_Parallism = 12.264089
Bank_Level_Parallism_Col = 2.280311
Bank_Level_Parallism_Ready = 1.072802
write_to_read_ratio_blp_rw_average = 0.020575
GrpLevelPara = 2.013875 

BW Util details:
bwutil = 0.436493 
total_CMD = 2472423 
util_bw = 1079196 
Wasted_Col = 1230884 
Wasted_Row = 43588 
Idle = 118755 

BW Util Bottlenecks: 
RCDc_limit = 2373290 
RCDWRc_limit = 1330 
WTRc_limit = 15750 
RTWc_limit = 75887 
CCDLc_limit = 308676 
rwq = 0 
CCDLc_limit_alone = 302377 
WTRc_limit_alone = 15002 
RTWc_limit_alone = 70336 

Commands details: 
total_CMD = 2472423 
n_nop = 1933642 
Read = 269031 
Write = 0 
L2_Alloc = 0 
L2_WB = 768 
n_act = 183754 
n_pre = 183738 
n_ref = 0 
n_req = 269223 
total_req = 269799 

Dual Bus Interface Util: 
issued_total_row = 367492 
issued_total_col = 269799 
Row_Bus_Util =  0.148636 
CoL_Bus_Util = 0.109123 
Either_Row_CoL_Bus_Util = 0.217916 
Issued_on_Two_Bus_Simul_Util = 0.039844 
issued_two_Eff = 0.182839 
queue_avg = 42.887096 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=42.8871
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=2472423 n_nop=1946596 n_act=181422 n_pre=181406 n_ref_event=0 n_req=263798 n_rd=263617 n_rd_L2_A=0 n_write=0 n_wr_bk=724 bw_util=0.4277
n_activity=2372521 dram_eff=0.4457
bk0: 17502a 675734i bk1: 17354a 662737i bk2: 17163a 702727i bk3: 17005a 696051i bk4: 16831a 725384i bk5: 16471a 725204i bk6: 15725a 790959i bk7: 15868a 775938i bk8: 16444a 739704i bk9: 16214a 747302i bk10: 16011a 757976i bk11: 15923a 754701i bk12: 16139a 746382i bk13: 15895a 763117i bk14: 16408a 679132i bk15: 16664a 683906i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.312307
Row_Buffer_Locality_read = 0.312506
Row_Buffer_Locality_write = 0.022099
Bank_Level_Parallism = 12.023282
Bank_Level_Parallism_Col = 2.231400
Bank_Level_Parallism_Ready = 1.067990
write_to_read_ratio_blp_rw_average = 0.012358
GrpLevelPara = 1.977679 

BW Util details:
bwutil = 0.427663 
total_CMD = 2472423 
util_bw = 1057364 
Wasted_Col = 1237380 
Wasted_Row = 51509 
Idle = 126170 

BW Util Bottlenecks: 
RCDc_limit = 2367932 
RCDWRc_limit = 1314 
WTRc_limit = 15402 
RTWc_limit = 44323 
CCDLc_limit = 302567 
rwq = 0 
CCDLc_limit_alone = 298834 
WTRc_limit_alone = 14809 
RTWc_limit_alone = 41183 

Commands details: 
total_CMD = 2472423 
n_nop = 1946596 
Read = 263617 
Write = 0 
L2_Alloc = 0 
L2_WB = 724 
n_act = 181422 
n_pre = 181406 
n_ref = 0 
n_req = 263798 
total_req = 264341 

Dual Bus Interface Util: 
issued_total_row = 362828 
issued_total_col = 264341 
Row_Bus_Util =  0.146750 
CoL_Bus_Util = 0.106916 
Either_Row_CoL_Bus_Util = 0.212677 
Issued_on_Two_Bus_Simul_Util = 0.040989 
issued_two_Eff = 0.192729 
queue_avg = 42.104362 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=42.1044
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=2472423 n_nop=1949098 n_act=179929 n_pre=179913 n_ref_event=0 n_req=260476 n_rd=260288 n_rd_L2_A=0 n_write=0 n_wr_bk=752 bw_util=0.4223
n_activity=2366376 dram_eff=0.4412
bk0: 17308a 683853i bk1: 17347a 660982i bk2: 16765a 733845i bk3: 16946a 707734i bk4: 16440a 746794i bk5: 16364a 749372i bk6: 15443a 803280i bk7: 15829a 786620i bk8: 16372a 745761i bk9: 15637a 789509i bk10: 15674a 804005i bk11: 15622a 794019i bk12: 15959a 768174i bk13: 15798a 780720i bk14: 16246a 721460i bk15: 16538a 694445i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.309268
Row_Buffer_Locality_read = 0.309476
Row_Buffer_Locality_write = 0.021277
Bank_Level_Parallism = 11.920912
Bank_Level_Parallism_Col = 2.230950
Bank_Level_Parallism_Ready = 1.069566
write_to_read_ratio_blp_rw_average = 0.015220
GrpLevelPara = 1.975283 

BW Util details:
bwutil = 0.422323 
total_CMD = 2472423 
util_bw = 1044160 
Wasted_Col = 1239394 
Wasted_Row = 53937 
Idle = 134932 

BW Util Bottlenecks: 
RCDc_limit = 2365479 
RCDWRc_limit = 1290 
WTRc_limit = 16287 
RTWc_limit = 56030 
CCDLc_limit = 298740 
rwq = 0 
CCDLc_limit_alone = 294072 
WTRc_limit_alone = 15385 
RTWc_limit_alone = 52264 

Commands details: 
total_CMD = 2472423 
n_nop = 1949098 
Read = 260288 
Write = 0 
L2_Alloc = 0 
L2_WB = 752 
n_act = 179929 
n_pre = 179913 
n_ref = 0 
n_req = 260476 
total_req = 261040 

Dual Bus Interface Util: 
issued_total_row = 359842 
issued_total_col = 261040 
Row_Bus_Util =  0.145542 
CoL_Bus_Util = 0.105581 
Either_Row_CoL_Bus_Util = 0.211665 
Issued_on_Two_Bus_Simul_Util = 0.039458 
issued_two_Eff = 0.186418 
queue_avg = 41.460503 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=41.4605
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=2472423 n_nop=1950791 n_act=179289 n_pre=179273 n_ref_event=0 n_req=259930 n_rd=259739 n_rd_L2_A=0 n_write=0 n_wr_bk=764 bw_util=0.4215
n_activity=2365447 dram_eff=0.4405
bk0: 17191a 672923i bk1: 17221a 665962i bk2: 16973a 729002i bk3: 16888a 718550i bk4: 16218a 754886i bk5: 16760a 727799i bk6: 15548a 794379i bk7: 15675a 787196i bk8: 15850a 776160i bk9: 15581a 797712i bk10: 15491a 785942i bk11: 15630a 780760i bk12: 15863a 768880i bk13: 15933a 763611i bk14: 16308a 715642i bk15: 16609a 677640i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.310280
Row_Buffer_Locality_read = 0.310469
Row_Buffer_Locality_write = 0.052356
Bank_Level_Parallism = 11.946609
Bank_Level_Parallism_Col = 2.234335
Bank_Level_Parallism_Ready = 1.068911
write_to_read_ratio_blp_rw_average = 0.016419
GrpLevelPara = 1.980305 

BW Util details:
bwutil = 0.421454 
total_CMD = 2472423 
util_bw = 1042012 
Wasted_Col = 1236332 
Wasted_Row = 58549 
Idle = 135530 

BW Util Bottlenecks: 
RCDc_limit = 2355904 
RCDWRc_limit = 1268 
WTRc_limit = 15191 
RTWc_limit = 60586 
CCDLc_limit = 297732 
rwq = 0 
CCDLc_limit_alone = 292664 
WTRc_limit_alone = 14444 
RTWc_limit_alone = 56265 

Commands details: 
total_CMD = 2472423 
n_nop = 1950791 
Read = 259739 
Write = 0 
L2_Alloc = 0 
L2_WB = 764 
n_act = 179289 
n_pre = 179273 
n_ref = 0 
n_req = 259930 
total_req = 260503 

Dual Bus Interface Util: 
issued_total_row = 358562 
issued_total_col = 260503 
Row_Bus_Util =  0.145025 
CoL_Bus_Util = 0.105363 
Either_Row_CoL_Bus_Util = 0.210980 
Issued_on_Two_Bus_Simul_Util = 0.039408 
issued_two_Eff = 0.186785 
queue_avg = 41.960045 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=41.96
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=2472423 n_nop=1950503 n_act=179252 n_pre=179236 n_ref_event=0 n_req=259989 n_rd=259797 n_rd_L2_A=0 n_write=0 n_wr_bk=768 bw_util=0.4216
n_activity=2357334 dram_eff=0.4421
bk0: 17171a 677418i bk1: 17292a 681304i bk2: 17080a 715462i bk3: 16854a 726930i bk4: 16314a 741795i bk5: 16588a 738587i bk6: 15670a 788817i bk7: 15847a 781331i bk8: 15750a 778225i bk9: 15447a 798568i bk10: 15330a 807981i bk11: 15586a 765960i bk12: 15543a 788801i bk13: 16129a 739696i bk14: 16389a 704310i bk15: 16807a 683097i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.310579
Row_Buffer_Locality_read = 0.310777
Row_Buffer_Locality_write = 0.041667
Bank_Level_Parallism = 11.991209
Bank_Level_Parallism_Col = 2.231846
Bank_Level_Parallism_Ready = 1.068857
write_to_read_ratio_blp_rw_average = 0.014390
GrpLevelPara = 1.979730 

BW Util details:
bwutil = 0.421554 
total_CMD = 2472423 
util_bw = 1042260 
Wasted_Col = 1232254 
Wasted_Row = 53695 
Idle = 144214 

BW Util Bottlenecks: 
RCDc_limit = 2352069 
RCDWRc_limit = 1230 
WTRc_limit = 15328 
RTWc_limit = 53345 
CCDLc_limit = 294658 
rwq = 0 
CCDLc_limit_alone = 290226 
WTRc_limit_alone = 14545 
RTWc_limit_alone = 49696 

Commands details: 
total_CMD = 2472423 
n_nop = 1950503 
Read = 259797 
Write = 0 
L2_Alloc = 0 
L2_WB = 768 
n_act = 179252 
n_pre = 179236 
n_ref = 0 
n_req = 259989 
total_req = 260565 

Dual Bus Interface Util: 
issued_total_row = 358488 
issued_total_col = 260565 
Row_Bus_Util =  0.144995 
CoL_Bus_Util = 0.105389 
Either_Row_CoL_Bus_Util = 0.211097 
Issued_on_Two_Bus_Simul_Util = 0.039287 
issued_two_Eff = 0.186107 
queue_avg = 41.520424 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=41.5204

========= L2 cache stats =========
L2_cache_bank[0]: Access = 196665, Miss = 131304, Miss_rate = 0.668, Pending_hits = 84, Reservation_fails = 54
L2_cache_bank[1]: Access = 195626, Miss = 132023, Miss_rate = 0.675, Pending_hits = 78, Reservation_fails = 56
L2_cache_bank[2]: Access = 197907, Miss = 136246, Miss_rate = 0.688, Pending_hits = 76, Reservation_fails = 0
L2_cache_bank[3]: Access = 195411, Miss = 133521, Miss_rate = 0.683, Pending_hits = 56, Reservation_fails = 3870
L2_cache_bank[4]: Access = 202789, Miss = 142179, Miss_rate = 0.701, Pending_hits = 163, Reservation_fails = 4324
L2_cache_bank[5]: Access = 198548, Miss = 136041, Miss_rate = 0.685, Pending_hits = 131, Reservation_fails = 2808
L2_cache_bank[6]: Access = 206851, Miss = 151107, Miss_rate = 0.731, Pending_hits = 142, Reservation_fails = 22003
L2_cache_bank[7]: Access = 199249, Miss = 137592, Miss_rate = 0.691, Pending_hits = 128, Reservation_fails = 4349
L2_cache_bank[8]: Access = 209649, Miss = 157296, Miss_rate = 0.750, Pending_hits = 203, Reservation_fails = 717
L2_cache_bank[9]: Access = 199526, Miss = 137228, Miss_rate = 0.688, Pending_hits = 121, Reservation_fails = 917
L2_cache_bank[10]: Access = 207090, Miss = 154065, Miss_rate = 0.744, Pending_hits = 80, Reservation_fails = 2132
L2_cache_bank[11]: Access = 197756, Miss = 137077, Miss_rate = 0.693, Pending_hits = 76, Reservation_fails = 2033
L2_cache_bank[12]: Access = 204817, Miss = 143989, Miss_rate = 0.703, Pending_hits = 114, Reservation_fails = 0
L2_cache_bank[13]: Access = 199088, Miss = 136205, Miss_rate = 0.684, Pending_hits = 74, Reservation_fails = 94
L2_cache_bank[14]: Access = 200439, Miss = 135966, Miss_rate = 0.678, Pending_hits = 93, Reservation_fails = 107
L2_cache_bank[15]: Access = 197839, Miss = 133977, Miss_rate = 0.677, Pending_hits = 104, Reservation_fails = 100
L2_cache_bank[16]: Access = 199565, Miss = 132679, Miss_rate = 0.665, Pending_hits = 118, Reservation_fails = 364
L2_cache_bank[17]: Access = 196622, Miss = 131850, Miss_rate = 0.671, Pending_hits = 72, Reservation_fails = 0
L2_cache_bank[18]: Access = 196484, Miss = 130659, Miss_rate = 0.665, Pending_hits = 67, Reservation_fails = 1326
L2_cache_bank[19]: Access = 194937, Miss = 130537, Miss_rate = 0.670, Pending_hits = 75, Reservation_fails = 0
L2_cache_bank[20]: Access = 198070, Miss = 129902, Miss_rate = 0.656, Pending_hits = 132, Reservation_fails = 1761
L2_cache_bank[21]: Access = 196174, Miss = 130757, Miss_rate = 0.667, Pending_hits = 107, Reservation_fails = 0
L2_cache_bank[22]: Access = 197101, Miss = 129707, Miss_rate = 0.658, Pending_hits = 72, Reservation_fails = 778
L2_cache_bank[23]: Access = 194413, Miss = 131010, Miss_rate = 0.674, Pending_hits = 73, Reservation_fails = 0
L2_total_cache_accesses = 4782616
L2_total_cache_misses = 3282917
L2_total_cache_miss_rate = 0.6864
L2_total_cache_pending_hits = 2439
L2_total_cache_reservation_fails = 47793
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1497232
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 2439
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2699245
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 47793
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 572724
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 2439
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2737
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 8211
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 4771640
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 10976
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 47793
L2_cache_data_port_util = 0.065
L2_cache_fill_port_util = 0.141

icnt_total_pkts_mem_to_simt=4782616
icnt_total_pkts_simt_to_mem=4782616
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 4782616
Req_Network_cycles = 964108
Req_Network_injected_packets_per_cycle =       4.9607 
Req_Network_conflicts_per_cycle =      11.1242
Req_Network_conflicts_per_cycle_util =      11.4844
Req_Bank_Level_Parallism =       5.1213
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =      29.4759
Req_Network_out_buffer_full_per_cycle =       0.4108
Req_Network_out_buffer_avg_util =      32.3686

Reply_Network_injected_packets_num = 4782616
Reply_Network_cycles = 964108
Reply_Network_injected_packets_per_cycle =        4.9607
Reply_Network_conflicts_per_cycle =        1.8590
Reply_Network_conflicts_per_cycle_util =       1.9329
Reply_Bank_Level_Parallism =       5.1578
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.6960
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.1654
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 54 min, 49 sec (6889 sec)
gpgpu_simulation_rate = 3282 (inst/sec)
gpgpu_simulation_rate = 139 (cycle/sec)
gpgpu_silicon_slowdown = 9820143x
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
	runtime [cuda_base] = 6883033.3640 ms (  0.00 GFLOP/s   0.0 GB/s) [L2 error 0.214646]
Verifying...
	runtime [serial] = 24.679000 ms.
Total element = 87804, || elements whose err <= %0.1 = 0 || elements whose 0.1 < err  <= %1 = 0 || elements whose %1 < err <= %5 = 0 || elements whose %5 < err <= %10 = 9 || elements whose %10 < err = 17647 || total err Element = 17656
	[max error  0.999927, and ]
POSSIBLE FAILURE
GPGPU-Sim: *** exit detected ***
