// Seed: 1299139515
module module_0 (
    output wor  id_0,
    output tri0 id_1
);
  wire id_3;
  buf primCall (id_0, id_3);
  module_2 modCall_1 ();
endmodule
module module_1 (
    input uwire id_0,
    input wire id_1,
    output wand id_2,
    output wor id_3,
    output uwire id_4,
    output wand id_5,
    input supply1 id_6,
    output wire id_7,
    input tri0 id_8,
    input supply1 id_9
);
  assign id_4 = id_6;
  module_0 modCall_1 (
      id_2,
      id_2
  );
  assign modCall_1.id_1 = 0;
  wire id_11;
endmodule
module module_2 ();
  logic id_1 = id_1;
endmodule
module module_3;
  wire [-1 : -1] id_1;
  module_2 modCall_1 ();
endmodule
