

================================================================
== Vitis HLS Report for 'mmm_accum'
================================================================
* Date:           Sun Jul 10 13:00:27 2022

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)
* Project:        mmm_example
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.454 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +-----------+-----------+-----------+-----------+-----------+-----------+---------+
    |    Latency (cycles)   |   Latency (absolute)  |        Interval       | Pipeline|
    |    min    |    max    |    min    |    max    |    min    |    max    |   Type  |
    +-----------+-----------+-----------+-----------+-----------+-----------+---------+
    |  135528449|  135528449|  0.678 sec|  0.678 sec|  135528449|  135528449|       no|
    +-----------+-----------+-----------+-----------+-----------+-----------+---------+

    + Detail: 
        * Instance: 
        +---------------------------------+-----------------------+---------+---------+-----------+-----------+------+------+---------+
        |                                 |                       |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
        |             Instance            |         Module        |   min   |   max   |    min    |    max    |  min |  max |   Type  |
        +---------------------------------+-----------------------+---------+---------+-----------+-----------+------+------+---------+
        |grp_mmm_accum_Pipeline_ak_fu_81  |mmm_accum_Pipeline_ak  |     2057|     2057|  10.285 us|  10.285 us|  2057|  2057|       no|
        +---------------------------------+-----------------------+---------+---------+-----------+-----------+------+------+---------+

        * Loop: 
        +----------+-----------+-----------+----------+-----------+-----------+-------+----------+
        |          |    Latency (cycles)   | Iteration|  Initiation Interval  |  Trip |          |
        | Loop Name|    min    |    max    |  Latency |  achieved |   target  | Count | Pipelined|
        +----------+-----------+-----------+----------+-----------+-----------+-------+----------+
        |- ai_aj   |  135528448|  135528448|      2068|          -|          -|  65536|        no|
        +----------+-----------+-----------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|     121|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|     285|     249|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|     138|    -|
|Register         |        -|     -|     115|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|     400|     508|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      624|  1728|  460800|  230400|   96|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +---------------------------------+-----------------------+---------+----+-----+-----+-----+
    |             Instance            |         Module        | BRAM_18K| DSP|  FF | LUT | URAM|
    +---------------------------------+-----------------------+---------+----+-----+-----+-----+
    |grp_mmm_accum_Pipeline_ak_fu_81  |mmm_accum_Pipeline_ak  |        0|   0|  285|  249|    0|
    +---------------------------------+-----------------------+---------+----+-----+-----+-----+
    |Total                            |                       |        0|   0|  285|  249|    0|
    +---------------------------------+-----------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+----+------------+------------+
    |add_ln48_1_fu_122_p2     |         +|   0|  0|  24|          17|           1|
    |add_ln48_fu_134_p2       |         +|   0|  0|  16|           9|           1|
    |add_ln49_fu_191_p2       |         +|   0|  0|  16|           9|           1|
    |add_ln52_fu_185_p2       |         +|   0|  0|  23|          16|          16|
    |icmp_ln48_fu_116_p2      |      icmp|   0|  0|  13|          17|          18|
    |icmp_ln49_fu_140_p2      |      icmp|   0|  0|  11|           9|          10|
    |select_ln48_1_fu_155_p3  |    select|   0|  0|   9|           1|           9|
    |select_ln48_fu_146_p3    |    select|   0|  0|   9|           1|           1|
    +-------------------------+----------+----+---+----+------------+------------+
    |Total                    |          |   0|  0| 121|          79|          57|
    +-------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------+----+-----------+-----+-----------+
    |         Name         | LUT| Input Size| Bits| Total Bits|
    +----------------------+----+-----------+-----+-----------+
    |ap_NS_fsm             |  65|         13|    1|         13|
    |grp_fu_282_ce         |   9|          2|    1|          2|
    |grp_fu_93_ce          |   9|          2|    1|          2|
    |grp_fu_93_p0          |  14|          3|   32|         96|
    |grp_fu_93_p1          |  14|          3|   32|         96|
    |i_fu_56               |   9|          2|    9|         18|
    |indvar_flatten_fu_60  |   9|          2|   17|         34|
    |j_fu_52               |   9|          2|    9|         18|
    +----------------------+----+-----------+-----+-----------+
    |Total                 | 138|         29|  102|        279|
    +----------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------+----+----+-----+-----------+
    |                     Name                     | FF | LUT| Bits| Const Bits|
    +----------------------------------------------+----+----+-----+-----------+
    |add_ln52_reg_269                              |  16|   0|   16|          0|
    |add_reg_277                                   |  32|   0|   32|          0|
    |ap_CS_fsm                                     |  12|   0|   12|          0|
    |grp_mmm_accum_Pipeline_ak_fu_81_ap_start_reg  |   1|   0|    1|          0|
    |i_fu_56                                       |   9|   0|    9|          0|
    |indvar_flatten_fu_60                          |  17|   0|   17|          0|
    |j_fu_52                                       |   9|   0|    9|          0|
    |select_ln48_1_reg_259                         |   9|   0|    9|          0|
    |select_ln48_reg_254                           |   9|   0|    9|          0|
    |trunc_ln55_reg_264                            |   1|   0|    1|          0|
    +----------------------------------------------+----+----+-----+-----------+
    |Total                                         | 115|   0|  115|          0|
    +----------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+--------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+--------------------+-----+-----+------------+--------------+--------------+
|ap_clk              |   in|    1|  ap_ctrl_hs|     mmm_accum|  return value|
|ap_rst              |   in|    1|  ap_ctrl_hs|     mmm_accum|  return value|
|ap_start            |   in|    1|  ap_ctrl_hs|     mmm_accum|  return value|
|ap_done             |  out|    1|  ap_ctrl_hs|     mmm_accum|  return value|
|ap_idle             |  out|    1|  ap_ctrl_hs|     mmm_accum|  return value|
|ap_ready            |  out|    1|  ap_ctrl_hs|     mmm_accum|  return value|
|grp_fu_74_p_din0    |  out|   32|  ap_ctrl_hs|     mmm_accum|  return value|
|grp_fu_74_p_din1    |  out|   32|  ap_ctrl_hs|     mmm_accum|  return value|
|grp_fu_74_p_dout0   |   in|   32|  ap_ctrl_hs|     mmm_accum|  return value|
|grp_fu_74_p_ce      |  out|    1|  ap_ctrl_hs|     mmm_accum|  return value|
|grp_fu_70_p_din0    |  out|   32|  ap_ctrl_hs|     mmm_accum|  return value|
|grp_fu_70_p_din1    |  out|   32|  ap_ctrl_hs|     mmm_accum|  return value|
|grp_fu_70_p_opcode  |  out|    2|  ap_ctrl_hs|     mmm_accum|  return value|
|grp_fu_70_p_dout0   |   in|   32|  ap_ctrl_hs|     mmm_accum|  return value|
|grp_fu_70_p_ce      |  out|    1|  ap_ctrl_hs|     mmm_accum|  return value|
|C_address0          |  out|   16|   ap_memory|             C|         array|
|C_ce0               |  out|    1|   ap_memory|             C|         array|
|C_we0               |  out|    1|   ap_memory|             C|         array|
|C_d0                |  out|   32|   ap_memory|             C|         array|
|A_address0          |  out|   15|   ap_memory|             A|         array|
|A_ce0               |  out|    1|   ap_memory|             A|         array|
|A_q0                |   in|   64|   ap_memory|             A|         array|
|B_address0          |  out|   15|   ap_memory|             B|         array|
|B_ce0               |  out|    1|   ap_memory|             B|         array|
|B_q0                |   in|   64|   ap_memory|             B|         array|
+--------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 12
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.42>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%j = alloca i32 1"   --->   Operation 13 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 14 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 15 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%accum_loc = alloca i64 1"   --->   Operation 16 'alloca' 'accum_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %B, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %A, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 18 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %C, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 19 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.42ns)   --->   "%store_ln48 = store i17 0, i17 %indvar_flatten" [mmm.cpp:48]   --->   Operation 20 'store' 'store_ln48' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 21 [1/1] (0.42ns)   --->   "%store_ln48 = store i9 0, i9 %i" [mmm.cpp:48]   --->   Operation 21 'store' 'store_ln48' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 22 [1/1] (0.42ns)   --->   "%store_ln48 = store i9 0, i9 %j" [mmm.cpp:48]   --->   Operation 22 'store' 'store_ln48' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%br_ln48 = br void" [mmm.cpp:48]   --->   Operation 23 'br' 'br_ln48' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 3.35>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i17 %indvar_flatten" [mmm.cpp:48]   --->   Operation 24 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (1.09ns)   --->   "%icmp_ln48 = icmp_eq  i17 %indvar_flatten_load, i17 65536" [mmm.cpp:48]   --->   Operation 25 'icmp' 'icmp_ln48' <Predicate = true> <Delay = 1.09> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (0.86ns)   --->   "%add_ln48_1 = add i17 %indvar_flatten_load, i17 1" [mmm.cpp:48]   --->   Operation 26 'add' 'add_ln48_1' <Predicate = true> <Delay = 0.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%br_ln48 = br i1 %icmp_ln48, void %.split13, void" [mmm.cpp:48]   --->   Operation 27 'br' 'br_ln48' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%j_load = load i9 %j" [mmm.cpp:49]   --->   Operation 28 'load' 'j_load' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%i_load = load i9 %i" [mmm.cpp:48]   --->   Operation 29 'load' 'i_load' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.77ns)   --->   "%add_ln48 = add i9 %i_load, i9 1" [mmm.cpp:48]   --->   Operation 30 'add' 'add_ln48' <Predicate = (!icmp_ln48)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (0.88ns)   --->   "%icmp_ln49 = icmp_eq  i9 %j_load, i9 256" [mmm.cpp:49]   --->   Operation 31 'icmp' 'icmp_ln49' <Predicate = (!icmp_ln48)> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (0.39ns)   --->   "%select_ln48 = select i1 %icmp_ln49, i9 0, i9 %j_load" [mmm.cpp:48]   --->   Operation 32 'select' 'select_ln48' <Predicate = (!icmp_ln48)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (0.39ns)   --->   "%select_ln48_1 = select i1 %icmp_ln49, i9 %add_ln48, i9 %i_load" [mmm.cpp:48]   --->   Operation 33 'select' 'select_ln48_1' <Predicate = (!icmp_ln48)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%trunc_ln52 = trunc i9 %select_ln48_1" [mmm.cpp:52]   --->   Operation 34 'trunc' 'trunc_ln52' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%tmp_16_cast = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %trunc_ln52, i8 0" [mmm.cpp:55]   --->   Operation 35 'bitconcatenate' 'tmp_16_cast' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%trunc_ln55 = trunc i9 %select_ln48_1" [mmm.cpp:55]   --->   Operation 36 'trunc' 'trunc_ln55' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%zext_ln52 = zext i9 %select_ln48" [mmm.cpp:52]   --->   Operation 37 'zext' 'zext_ln52' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.85ns)   --->   "%add_ln52 = add i16 %tmp_16_cast, i16 %zext_ln52" [mmm.cpp:52]   --->   Operation 38 'add' 'add_ln52' <Predicate = (!icmp_ln48)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 39 [2/2] (2.07ns)   --->   "%call_ln48 = call void @mmm_accum_Pipeline_ak, i9 %select_ln48_1, i1 %trunc_ln55, i64 %A, i9 %select_ln48, i64 %B, i32 %accum_loc" [mmm.cpp:48]   --->   Operation 39 'call' 'call_ln48' <Predicate = (!icmp_ln48)> <Delay = 2.07> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 40 [1/1] (0.77ns)   --->   "%add_ln49 = add i9 %select_ln48, i9 1" [mmm.cpp:49]   --->   Operation 40 'add' 'add_ln49' <Predicate = (!icmp_ln48)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (0.42ns)   --->   "%store_ln48 = store i17 %add_ln48_1, i17 %indvar_flatten" [mmm.cpp:48]   --->   Operation 41 'store' 'store_ln48' <Predicate = (!icmp_ln48)> <Delay = 0.42>
ST_2 : Operation 42 [1/1] (0.42ns)   --->   "%store_ln48 = store i9 %select_ln48_1, i9 %i" [mmm.cpp:48]   --->   Operation 42 'store' 'store_ln48' <Predicate = (!icmp_ln48)> <Delay = 0.42>
ST_2 : Operation 43 [1/1] (0.42ns)   --->   "%store_ln49 = store i9 %add_ln49, i9 %j" [mmm.cpp:49]   --->   Operation 43 'store' 'store_ln49' <Predicate = (!icmp_ln48)> <Delay = 0.42>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%ret_ln60 = ret" [mmm.cpp:60]   --->   Operation 44 'ret' 'ret_ln60' <Predicate = (icmp_ln48)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 45 [1/2] (0.00ns)   --->   "%call_ln48 = call void @mmm_accum_Pipeline_ak, i9 %select_ln48_1, i1 %trunc_ln55, i64 %A, i9 %select_ln48, i64 %B, i32 %accum_loc" [mmm.cpp:48]   --->   Operation 45 'call' 'call_ln48' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 3.45>
ST_4 : Operation 46 [1/1] (0.00ns)   --->   "%accum_loc_load = load i32 %accum_loc"   --->   Operation 46 'load' 'accum_loc_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 47 [8/8] (3.45ns)   --->   "%add = fadd i32 %accum_loc_load, i32 0" [mmm.cpp:57]   --->   Operation 47 'fadd' 'add' <Predicate = true> <Delay = 3.45> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 3.45> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 3.45>
ST_5 : Operation 48 [7/8] (3.45ns)   --->   "%add = fadd i32 %accum_loc_load, i32 0" [mmm.cpp:57]   --->   Operation 48 'fadd' 'add' <Predicate = true> <Delay = 3.45> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 3.45> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 3.45>
ST_6 : Operation 49 [6/8] (3.45ns)   --->   "%add = fadd i32 %accum_loc_load, i32 0" [mmm.cpp:57]   --->   Operation 49 'fadd' 'add' <Predicate = true> <Delay = 3.45> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 3.45> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 3.45>
ST_7 : Operation 50 [5/8] (3.45ns)   --->   "%add = fadd i32 %accum_loc_load, i32 0" [mmm.cpp:57]   --->   Operation 50 'fadd' 'add' <Predicate = true> <Delay = 3.45> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 3.45> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 3.45>
ST_8 : Operation 51 [4/8] (3.45ns)   --->   "%add = fadd i32 %accum_loc_load, i32 0" [mmm.cpp:57]   --->   Operation 51 'fadd' 'add' <Predicate = true> <Delay = 3.45> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 3.45> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 3.45>
ST_9 : Operation 52 [3/8] (3.45ns)   --->   "%add = fadd i32 %accum_loc_load, i32 0" [mmm.cpp:57]   --->   Operation 52 'fadd' 'add' <Predicate = true> <Delay = 3.45> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 3.45> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 3.45>
ST_10 : Operation 53 [2/8] (3.45ns)   --->   "%add = fadd i32 %accum_loc_load, i32 0" [mmm.cpp:57]   --->   Operation 53 'fadd' 'add' <Predicate = true> <Delay = 3.45> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 3.45> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 3.45>
ST_11 : Operation 54 [1/8] (3.45ns)   --->   "%add = fadd i32 %accum_loc_load, i32 0" [mmm.cpp:57]   --->   Operation 54 'fadd' 'add' <Predicate = true> <Delay = 3.45> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 3.45> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 1.23>
ST_12 : Operation 55 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @ai_aj_str"   --->   Operation 55 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 56 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 65536, i64 65536, i64 65536"   --->   Operation 56 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 57 [1/1] (0.00ns)   --->   "%zext_ln52_1 = zext i16 %add_ln52" [mmm.cpp:52]   --->   Operation 57 'zext' 'zext_ln52_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 58 [1/1] (0.00ns)   --->   "%C_addr = getelementptr i32 %C, i64 0, i64 %zext_ln52_1" [mmm.cpp:52]   --->   Operation 58 'getelementptr' 'C_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 59 [1/1] (0.00ns)   --->   "%specloopname_ln50 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [mmm.cpp:50]   --->   Operation 59 'specloopname' 'specloopname_ln50' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 60 [1/1] (0.00ns)   --->   "%bitcast_ln57 = bitcast i32 %add" [mmm.cpp:57]   --->   Operation 60 'bitcast' 'bitcast_ln57' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 61 [1/1] (1.23ns)   --->   "%store_ln57 = store i32 %bitcast_ln57, i16 %C_addr" [mmm.cpp:57]   --->   Operation 61 'store' 'store_ln57' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_12 : Operation 62 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 62 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ C]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ A]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ B]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
j                   (alloca           ) [ 0111111111111]
i                   (alloca           ) [ 0111111111111]
indvar_flatten      (alloca           ) [ 0111111111111]
accum_loc           (alloca           ) [ 0011111111111]
specinterface_ln0   (specinterface    ) [ 0000000000000]
specinterface_ln0   (specinterface    ) [ 0000000000000]
specinterface_ln0   (specinterface    ) [ 0000000000000]
store_ln48          (store            ) [ 0000000000000]
store_ln48          (store            ) [ 0000000000000]
store_ln48          (store            ) [ 0000000000000]
br_ln48             (br               ) [ 0000000000000]
indvar_flatten_load (load             ) [ 0000000000000]
icmp_ln48           (icmp             ) [ 0011111111111]
add_ln48_1          (add              ) [ 0000000000000]
br_ln48             (br               ) [ 0000000000000]
j_load              (load             ) [ 0000000000000]
i_load              (load             ) [ 0000000000000]
add_ln48            (add              ) [ 0000000000000]
icmp_ln49           (icmp             ) [ 0000000000000]
select_ln48         (select           ) [ 0001000000000]
select_ln48_1       (select           ) [ 0001000000000]
trunc_ln52          (trunc            ) [ 0000000000000]
tmp_16_cast         (bitconcatenate   ) [ 0000000000000]
trunc_ln55          (trunc            ) [ 0001000000000]
zext_ln52           (zext             ) [ 0000000000000]
add_ln52            (add              ) [ 0001111111111]
add_ln49            (add              ) [ 0000000000000]
store_ln48          (store            ) [ 0000000000000]
store_ln48          (store            ) [ 0000000000000]
store_ln49          (store            ) [ 0000000000000]
ret_ln60            (ret              ) [ 0000000000000]
call_ln48           (call             ) [ 0000000000000]
accum_loc_load      (load             ) [ 0000011111110]
add                 (fadd             ) [ 0000000000001]
specloopname_ln0    (specloopname     ) [ 0000000000000]
empty               (speclooptripcount) [ 0000000000000]
zext_ln52_1         (zext             ) [ 0000000000000]
C_addr              (getelementptr    ) [ 0000000000000]
specloopname_ln50   (specloopname     ) [ 0000000000000]
bitcast_ln57        (bitcast          ) [ 0000000000000]
store_ln57          (store            ) [ 0000000000000]
br_ln0              (br               ) [ 0000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="C">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="C"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="A">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="B">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i16.i8.i8"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mmm_accum_Pipeline_ak"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ai_aj_str"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="52" class="1004" name="j_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="1" slack="0"/>
<pin id="54" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j/1 "/>
</bind>
</comp>

<comp id="56" class="1004" name="i_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="1" slack="0"/>
<pin id="58" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="60" class="1004" name="indvar_flatten_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="1" slack="0"/>
<pin id="62" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="accum_loc_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="1" slack="0"/>
<pin id="66" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="accum_loc/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="C_addr_gep_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="32" slack="0"/>
<pin id="70" dir="0" index="1" bw="1" slack="0"/>
<pin id="71" dir="0" index="2" bw="16" slack="0"/>
<pin id="72" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="C_addr/12 "/>
</bind>
</comp>

<comp id="75" class="1004" name="store_ln57_access_fu_75">
<pin_list>
<pin id="76" dir="0" index="0" bw="16" slack="0"/>
<pin id="77" dir="0" index="1" bw="32" slack="0"/>
<pin id="78" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="79" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln57/12 "/>
</bind>
</comp>

<comp id="81" class="1004" name="grp_mmm_accum_Pipeline_ak_fu_81">
<pin_list>
<pin id="82" dir="0" index="0" bw="0" slack="0"/>
<pin id="83" dir="0" index="1" bw="9" slack="0"/>
<pin id="84" dir="0" index="2" bw="1" slack="0"/>
<pin id="85" dir="0" index="3" bw="64" slack="0"/>
<pin id="86" dir="0" index="4" bw="9" slack="0"/>
<pin id="87" dir="0" index="5" bw="64" slack="0"/>
<pin id="88" dir="0" index="6" bw="32" slack="1"/>
<pin id="89" dir="1" index="7" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln48/2 "/>
</bind>
</comp>

<comp id="93" class="1004" name="grp_fu_93">
<pin_list>
<pin id="94" dir="0" index="0" bw="32" slack="0"/>
<pin id="95" dir="0" index="1" bw="32" slack="0"/>
<pin id="96" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="add/4 accum_1/8 accum_2/16 "/>
</bind>
</comp>

<comp id="98" class="1004" name="store_ln48_store_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="1" slack="0"/>
<pin id="100" dir="0" index="1" bw="17" slack="0"/>
<pin id="101" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln48/1 "/>
</bind>
</comp>

<comp id="103" class="1004" name="store_ln48_store_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="1" slack="0"/>
<pin id="105" dir="0" index="1" bw="9" slack="0"/>
<pin id="106" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln48/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="store_ln48_store_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="1" slack="0"/>
<pin id="110" dir="0" index="1" bw="9" slack="0"/>
<pin id="111" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln48/1 "/>
</bind>
</comp>

<comp id="113" class="1004" name="indvar_flatten_load_load_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="17" slack="1"/>
<pin id="115" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten_load/2 "/>
</bind>
</comp>

<comp id="116" class="1004" name="icmp_ln48_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="17" slack="0"/>
<pin id="118" dir="0" index="1" bw="17" slack="0"/>
<pin id="119" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln48/2 "/>
</bind>
</comp>

<comp id="122" class="1004" name="add_ln48_1_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="17" slack="0"/>
<pin id="124" dir="0" index="1" bw="1" slack="0"/>
<pin id="125" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln48_1/2 "/>
</bind>
</comp>

<comp id="128" class="1004" name="j_load_load_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="9" slack="1"/>
<pin id="130" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_load/2 "/>
</bind>
</comp>

<comp id="131" class="1004" name="i_load_load_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="9" slack="1"/>
<pin id="133" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_load/2 "/>
</bind>
</comp>

<comp id="134" class="1004" name="add_ln48_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="9" slack="0"/>
<pin id="136" dir="0" index="1" bw="1" slack="0"/>
<pin id="137" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln48/2 "/>
</bind>
</comp>

<comp id="140" class="1004" name="icmp_ln49_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="9" slack="0"/>
<pin id="142" dir="0" index="1" bw="9" slack="0"/>
<pin id="143" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln49/2 "/>
</bind>
</comp>

<comp id="146" class="1004" name="select_ln48_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="1" slack="0"/>
<pin id="148" dir="0" index="1" bw="9" slack="0"/>
<pin id="149" dir="0" index="2" bw="9" slack="0"/>
<pin id="150" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln48/2 "/>
</bind>
</comp>

<comp id="155" class="1004" name="select_ln48_1_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="1" slack="0"/>
<pin id="157" dir="0" index="1" bw="9" slack="0"/>
<pin id="158" dir="0" index="2" bw="9" slack="0"/>
<pin id="159" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln48_1/2 "/>
</bind>
</comp>

<comp id="164" class="1004" name="trunc_ln52_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="9" slack="0"/>
<pin id="166" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln52/2 "/>
</bind>
</comp>

<comp id="168" class="1004" name="tmp_16_cast_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="16" slack="0"/>
<pin id="170" dir="0" index="1" bw="8" slack="0"/>
<pin id="171" dir="0" index="2" bw="1" slack="0"/>
<pin id="172" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_16_cast/2 "/>
</bind>
</comp>

<comp id="176" class="1004" name="trunc_ln55_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="9" slack="0"/>
<pin id="178" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln55/2 "/>
</bind>
</comp>

<comp id="181" class="1004" name="zext_ln52_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="9" slack="0"/>
<pin id="183" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln52/2 "/>
</bind>
</comp>

<comp id="185" class="1004" name="add_ln52_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="16" slack="0"/>
<pin id="187" dir="0" index="1" bw="9" slack="0"/>
<pin id="188" dir="1" index="2" bw="16" slack="10"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln52/2 "/>
</bind>
</comp>

<comp id="191" class="1004" name="add_ln49_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="9" slack="0"/>
<pin id="193" dir="0" index="1" bw="1" slack="0"/>
<pin id="194" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln49/2 "/>
</bind>
</comp>

<comp id="197" class="1004" name="store_ln48_store_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="17" slack="0"/>
<pin id="199" dir="0" index="1" bw="17" slack="1"/>
<pin id="200" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln48/2 "/>
</bind>
</comp>

<comp id="202" class="1004" name="store_ln48_store_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="9" slack="0"/>
<pin id="204" dir="0" index="1" bw="9" slack="1"/>
<pin id="205" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln48/2 "/>
</bind>
</comp>

<comp id="207" class="1004" name="store_ln49_store_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="9" slack="0"/>
<pin id="209" dir="0" index="1" bw="9" slack="1"/>
<pin id="210" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln49/2 "/>
</bind>
</comp>

<comp id="212" class="1004" name="accum_loc_load_load_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="32" slack="3"/>
<pin id="214" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="accum_loc_load/4 "/>
</bind>
</comp>

<comp id="216" class="1004" name="zext_ln52_1_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="16" slack="10"/>
<pin id="218" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln52_1/12 "/>
</bind>
</comp>

<comp id="220" class="1004" name="bitcast_ln57_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="32" slack="1"/>
<pin id="222" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln57/12 "/>
</bind>
</comp>

<comp id="224" class="1005" name="j_reg_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="9" slack="0"/>
<pin id="226" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="231" class="1005" name="i_reg_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="9" slack="0"/>
<pin id="233" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="238" class="1005" name="indvar_flatten_reg_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="17" slack="0"/>
<pin id="240" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten "/>
</bind>
</comp>

<comp id="245" class="1005" name="accum_loc_reg_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="32" slack="1"/>
<pin id="247" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="accum_loc "/>
</bind>
</comp>

<comp id="254" class="1005" name="select_ln48_reg_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="9" slack="1"/>
<pin id="256" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="select_ln48 "/>
</bind>
</comp>

<comp id="259" class="1005" name="select_ln48_1_reg_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="9" slack="1"/>
<pin id="261" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="select_ln48_1 "/>
</bind>
</comp>

<comp id="264" class="1005" name="trunc_ln55_reg_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="1" slack="1"/>
<pin id="266" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln55 "/>
</bind>
</comp>

<comp id="269" class="1005" name="add_ln52_reg_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="16" slack="10"/>
<pin id="271" dir="1" index="1" bw="16" slack="10"/>
</pin_list>
<bind>
<opset="add_ln52 "/>
</bind>
</comp>

<comp id="277" class="1005" name="add_reg_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="32" slack="1"/>
<pin id="279" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add "/>
</bind>
</comp>

<comp id="282" class="1004" name="grp_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="284" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="285" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul/3 mul_1/4 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="55"><net_src comp="6" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="59"><net_src comp="6" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="63"><net_src comp="6" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="67"><net_src comp="8" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="73"><net_src comp="0" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="74"><net_src comp="48" pin="0"/><net_sink comp="68" pin=1"/></net>

<net id="80"><net_src comp="68" pin="3"/><net_sink comp="75" pin=0"/></net>

<net id="90"><net_src comp="36" pin="0"/><net_sink comp="81" pin=0"/></net>

<net id="91"><net_src comp="2" pin="0"/><net_sink comp="81" pin=3"/></net>

<net id="92"><net_src comp="4" pin="0"/><net_sink comp="81" pin=5"/></net>

<net id="97"><net_src comp="38" pin="0"/><net_sink comp="93" pin=1"/></net>

<net id="102"><net_src comp="20" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="107"><net_src comp="22" pin="0"/><net_sink comp="103" pin=0"/></net>

<net id="112"><net_src comp="22" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="120"><net_src comp="113" pin="1"/><net_sink comp="116" pin=0"/></net>

<net id="121"><net_src comp="24" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="126"><net_src comp="113" pin="1"/><net_sink comp="122" pin=0"/></net>

<net id="127"><net_src comp="26" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="138"><net_src comp="131" pin="1"/><net_sink comp="134" pin=0"/></net>

<net id="139"><net_src comp="28" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="144"><net_src comp="128" pin="1"/><net_sink comp="140" pin=0"/></net>

<net id="145"><net_src comp="30" pin="0"/><net_sink comp="140" pin=1"/></net>

<net id="151"><net_src comp="140" pin="2"/><net_sink comp="146" pin=0"/></net>

<net id="152"><net_src comp="22" pin="0"/><net_sink comp="146" pin=1"/></net>

<net id="153"><net_src comp="128" pin="1"/><net_sink comp="146" pin=2"/></net>

<net id="154"><net_src comp="146" pin="3"/><net_sink comp="81" pin=4"/></net>

<net id="160"><net_src comp="140" pin="2"/><net_sink comp="155" pin=0"/></net>

<net id="161"><net_src comp="134" pin="2"/><net_sink comp="155" pin=1"/></net>

<net id="162"><net_src comp="131" pin="1"/><net_sink comp="155" pin=2"/></net>

<net id="163"><net_src comp="155" pin="3"/><net_sink comp="81" pin=1"/></net>

<net id="167"><net_src comp="155" pin="3"/><net_sink comp="164" pin=0"/></net>

<net id="173"><net_src comp="32" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="174"><net_src comp="164" pin="1"/><net_sink comp="168" pin=1"/></net>

<net id="175"><net_src comp="34" pin="0"/><net_sink comp="168" pin=2"/></net>

<net id="179"><net_src comp="155" pin="3"/><net_sink comp="176" pin=0"/></net>

<net id="180"><net_src comp="176" pin="1"/><net_sink comp="81" pin=2"/></net>

<net id="184"><net_src comp="146" pin="3"/><net_sink comp="181" pin=0"/></net>

<net id="189"><net_src comp="168" pin="3"/><net_sink comp="185" pin=0"/></net>

<net id="190"><net_src comp="181" pin="1"/><net_sink comp="185" pin=1"/></net>

<net id="195"><net_src comp="146" pin="3"/><net_sink comp="191" pin=0"/></net>

<net id="196"><net_src comp="28" pin="0"/><net_sink comp="191" pin=1"/></net>

<net id="201"><net_src comp="122" pin="2"/><net_sink comp="197" pin=0"/></net>

<net id="206"><net_src comp="155" pin="3"/><net_sink comp="202" pin=0"/></net>

<net id="211"><net_src comp="191" pin="2"/><net_sink comp="207" pin=0"/></net>

<net id="215"><net_src comp="212" pin="1"/><net_sink comp="93" pin=0"/></net>

<net id="219"><net_src comp="216" pin="1"/><net_sink comp="68" pin=2"/></net>

<net id="223"><net_src comp="220" pin="1"/><net_sink comp="75" pin=1"/></net>

<net id="227"><net_src comp="52" pin="1"/><net_sink comp="224" pin=0"/></net>

<net id="228"><net_src comp="224" pin="1"/><net_sink comp="108" pin=1"/></net>

<net id="229"><net_src comp="224" pin="1"/><net_sink comp="128" pin=0"/></net>

<net id="230"><net_src comp="224" pin="1"/><net_sink comp="207" pin=1"/></net>

<net id="234"><net_src comp="56" pin="1"/><net_sink comp="231" pin=0"/></net>

<net id="235"><net_src comp="231" pin="1"/><net_sink comp="103" pin=1"/></net>

<net id="236"><net_src comp="231" pin="1"/><net_sink comp="131" pin=0"/></net>

<net id="237"><net_src comp="231" pin="1"/><net_sink comp="202" pin=1"/></net>

<net id="241"><net_src comp="60" pin="1"/><net_sink comp="238" pin=0"/></net>

<net id="242"><net_src comp="238" pin="1"/><net_sink comp="98" pin=1"/></net>

<net id="243"><net_src comp="238" pin="1"/><net_sink comp="113" pin=0"/></net>

<net id="244"><net_src comp="238" pin="1"/><net_sink comp="197" pin=1"/></net>

<net id="248"><net_src comp="64" pin="1"/><net_sink comp="245" pin=0"/></net>

<net id="249"><net_src comp="245" pin="1"/><net_sink comp="81" pin=6"/></net>

<net id="250"><net_src comp="245" pin="1"/><net_sink comp="212" pin=0"/></net>

<net id="257"><net_src comp="146" pin="3"/><net_sink comp="254" pin=0"/></net>

<net id="258"><net_src comp="254" pin="1"/><net_sink comp="81" pin=4"/></net>

<net id="262"><net_src comp="155" pin="3"/><net_sink comp="259" pin=0"/></net>

<net id="263"><net_src comp="259" pin="1"/><net_sink comp="81" pin=1"/></net>

<net id="267"><net_src comp="176" pin="1"/><net_sink comp="264" pin=0"/></net>

<net id="268"><net_src comp="264" pin="1"/><net_sink comp="81" pin=2"/></net>

<net id="272"><net_src comp="185" pin="2"/><net_sink comp="269" pin=0"/></net>

<net id="273"><net_src comp="269" pin="1"/><net_sink comp="216" pin=0"/></net>

<net id="280"><net_src comp="93" pin="2"/><net_sink comp="277" pin=0"/></net>

<net id="281"><net_src comp="277" pin="1"/><net_sink comp="220" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: C | {12 }
	Port: A | {}
	Port: B | {}
 - Input state : 
	Port: mmm_accum : C | {}
	Port: mmm_accum : A | {2 3 }
	Port: mmm_accum : B | {2 3 }
  - Chain level:
	State 1
		store_ln48 : 1
		store_ln48 : 1
		store_ln48 : 1
	State 2
		icmp_ln48 : 1
		add_ln48_1 : 1
		br_ln48 : 2
		add_ln48 : 1
		icmp_ln49 : 1
		select_ln48 : 2
		select_ln48_1 : 2
		trunc_ln52 : 3
		tmp_16_cast : 4
		trunc_ln55 : 3
		zext_ln52 : 3
		add_ln52 : 5
		call_ln48 : 4
		add_ln49 : 3
		store_ln48 : 2
		store_ln48 : 3
		store_ln49 : 4
	State 3
	State 4
		add : 1
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
		C_addr : 1
		store_ln57 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------|---------|---------|---------|---------|
| Operation|         Functional Unit         |   DSP   |  Delay  |    FF   |   LUT   |
|----------|---------------------------------|---------|---------|---------|---------|
|   call   | grp_mmm_accum_Pipeline_ak_fu_81 |    5    |  2.807  |   903   |   503   |
|----------|---------------------------------|---------|---------|---------|---------|
|   fadd   |            grp_fu_93            |    2    |    0    |   296   |   239   |
|----------|---------------------------------|---------|---------|---------|---------|
|   fmul   |            grp_fu_282           |    3    |    0    |   151   |   145   |
|----------|---------------------------------|---------|---------|---------|---------|
|          |        add_ln48_1_fu_122        |    0    |    0    |    0    |    24   |
|    add   |         add_ln48_fu_134         |    0    |    0    |    0    |    16   |
|          |         add_ln52_fu_185         |    0    |    0    |    0    |    23   |
|          |         add_ln49_fu_191         |    0    |    0    |    0    |    16   |
|----------|---------------------------------|---------|---------|---------|---------|
|   icmp   |         icmp_ln48_fu_116        |    0    |    0    |    0    |    13   |
|          |         icmp_ln49_fu_140        |    0    |    0    |    0    |    11   |
|----------|---------------------------------|---------|---------|---------|---------|
|  select  |        select_ln48_fu_146       |    0    |    0    |    0    |    9    |
|          |       select_ln48_1_fu_155      |    0    |    0    |    0    |    9    |
|----------|---------------------------------|---------|---------|---------|---------|
|   trunc  |        trunc_ln52_fu_164        |    0    |    0    |    0    |    0    |
|          |        trunc_ln55_fu_176        |    0    |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|---------|
|bitconcatenate|        tmp_16_cast_fu_168       |    0    |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|---------|
|   zext   |         zext_ln52_fu_181        |    0    |    0    |    0    |    0    |
|          |        zext_ln52_1_fu_216       |    0    |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|---------|
|   Total  |                                 |    10   |  2.807  |   1350  |   1008  |
|----------|---------------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|   accum_loc_reg_245  |   32   |
|   add_ln52_reg_269   |   16   |
|      add_reg_277     |   32   |
|       i_reg_231      |    9   |
|indvar_flatten_reg_238|   17   |
|       j_reg_224      |    9   |
| select_ln48_1_reg_259|    9   |
|  select_ln48_reg_254 |    9   |
|  trunc_ln55_reg_264  |    1   |
+----------------------+--------+
|         Total        |   134  |
+----------------------+--------+

* Multiplexer (MUX) list: 
|---------------------------------|------|------|------|--------||---------||---------|
|               Comp              |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|---------------------------------|------|------|------|--------||---------||---------|
| grp_mmm_accum_Pipeline_ak_fu_81 |  p1  |   2  |   9  |   18   ||    9    |
| grp_mmm_accum_Pipeline_ak_fu_81 |  p2  |   2  |   1  |    2   ||    9    |
| grp_mmm_accum_Pipeline_ak_fu_81 |  p4  |   2  |   9  |   18   ||    9    |
|---------------------------------|------|------|------|--------||---------||---------|
|              Total              |      |      |      |   38   ||  1.281  ||    27   |
|---------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   10   |    2   |  1350  |  1008  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    1   |    -   |   27   |
|  Register |    -   |    -   |   134  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   10   |    4   |  1484  |  1035  |
+-----------+--------+--------+--------+--------+
