// Seed: 1147955890
module module_0;
  assign id_1 = id_1;
  assign module_1.id_2 = 0;
  assign id_1 = id_1;
  assign module_2.id_7 = 0;
endmodule
module module_1;
  assign id_1 = 1'b0;
  module_0 modCall_1 ();
  specify
    (id_2 => id_3) = 1;
    (id_4 => id_5) = (id_3);
  endspecify
endmodule
module module_2 (
    input tri0 id_0,
    output wand id_1,
    input tri1 id_2,
    input wire id_3,
    input logic id_4,
    input tri1 id_5,
    input tri0 id_6,
    input supply1 id_7,
    output logic id_8,
    output supply1 id_9
);
  assign id_9 = 1;
  module_0 modCall_1 ();
  always @(1 == id_6 or posedge 1 == id_3 << id_6) if (1) id_8 <= id_4;
endmodule
