#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Thu May 29 12:35:11 2025
# Process ID: 7536
# Current directory: D:/1/final
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent27768 D:\1\final\final.xpr
# Log file: D:/1/final/vivado.log
# Journal file: D:/1/final\vivado.jou
# Running On: LAPTOP-PE6S5DGH, OS: Windows, CPU Frequency: 2995 MHz, CPU Physical cores: 16, Host memory: 33846 MB
#-----------------------------------------------------------
sstart_guioopen_project D:/1/final/final.xprWARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at D:/app/xilinix/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at D:/app/xilinix/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.4 available at D:/app/xilinix/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.4/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.5 available at D:/app/xilinix/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.5/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at D:/app/xilinix/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at D:/app/xilinix/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at D:/app/xilinix/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.1 available at D:/app/xilinix/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at D:/app/xilinix/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at D:/app/xilinix/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at D:/app/xilinix/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at D:/app/xilinix/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at D:/app/xilinix/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at D:/app/xilinix/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at D:/app/xilinix/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128:part0:1.0 available at D:/app/xilinix/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu128/production/1.0/board.xml as part xcvu37p-fsvh2892-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at D:/app/xilinix/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at D:/app/xilinix/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at D:/app/xilinix/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at D:/app/xilinix/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at D:/app/xilinix/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at D:/app/xilinix/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.1 available at D:/app/xilinix/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at D:/app/xilinix/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.0 available at D:/app/xilinix/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at D:/app/xilinix/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at D:/app/xilinix/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at D:/app/xilinix/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at D:/app/xilinix/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at D:/app/xilinix/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at D:/app/xilinix/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at D:/app/xilinix/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
IINFO: [Project 1-313] Project file moved from 'D:/ldcf/final' since last save.
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'D:/1/final/final.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/app/xilinix/Vivado/2022.2/data/ip'.oopen_project: Time (s): cpu = 00:00:33 ; elapsed = 00:00:24 . Memory (MB): peak = 1199.379 ; gain = 314.664update_compile_order -fileset sources_1
close [ open D:/1/final/final.srcs/sources_1/new/carcnt.v w ]
add_files D:/1/final/final.srcs/sources_1/new/carcnt.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
reset_run synth_1
INFO: [Project 1-1161] Replacing file D:/1/final/final.srcs/utils_1/imports/synth_1/top.dcp with file D:/1/final/final.runs/synth_1/top.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 11
[Thu May 29 12:41:55 2025] Launched synth_1...
Run output will be captured here: D:/1/final/final.runs/synth_1/runme.log
[Thu May 29 12:41:55 2025] Launched impl_1...
Run output will be captured here: D:/1/final/final.runs/impl_1/runme.log
reorder_files -fileset constrs_1 -after D:/1/final/final.srcs/constrs_1/new/xd.xdc D:/1/final/final.srcs/constrs_1/new/xd.xdc
reset_run synth_1
INFO: [Project 1-1161] Replacing file D:/1/final/final.srcs/utils_1/imports/synth_1/top.dcp with file D:/1/final/final.runs/synth_1/top.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 11
[Thu May 29 13:42:12 2025] Launched synth_1...
Run output will be captured here: D:/1/final/final.runs/synth_1/runme.log
[Thu May 29 13:42:12 2025] Launched impl_1...
Run output will be captured here: D:/1/final/final.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 11
[Thu May 29 13:43:18 2025] Launched synth_1...
Run output will be captured here: D:/1/final/final.runs/synth_1/runme.log
[Thu May 29 13:43:18 2025] Launched impl_1...
Run output will be captured here: D:/1/final/final.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 11
[Thu May 29 13:44:49 2025] Launched synth_1...
Run output will be captured here: D:/1/final/final.runs/synth_1/runme.log
[Thu May 29 13:44:49 2025] Launched impl_1...
Run output will be captured here: D:/1/final/final.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 11
[Thu May 29 13:45:43 2025] Launched synth_1...
Run output will be captured here: D:/1/final/final.runs/synth_1/runme.log
[Thu May 29 13:45:43 2025] Launched impl_1...
Run output will be captured here: D:/1/final/final.runs/impl_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/1/final/final.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 11
[Thu May 29 13:46:23 2025] Launched synth_1...
Run output will be captured here: D:/1/final/final.runs/synth_1/runme.log
[Thu May 29 13:46:23 2025] Launched impl_1...
Run output will be captured here: D:/1/final/final.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 11
[Thu May 29 13:49:51 2025] Launched synth_1...
Run output will be captured here: D:/1/final/final.runs/synth_1/runme.log
[Thu May 29 13:49:51 2025] Launched impl_1...
Run output will be captured here: D:/1/final/final.runs/impl_1/runme.log
reset_run synth_1
INFO: [Project 1-1161] Replacing file D:/1/final/final.srcs/utils_1/imports/synth_1/top.dcp with file D:/1/final/final.runs/synth_1/top.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 11
[Thu May 29 14:07:19 2025] Launched synth_1...
Run output will be captured here: D:/1/final/final.runs/synth_1/runme.log
[Thu May 29 14:07:20 2025] Launched impl_1...
Run output will be captured here: D:/1/final/final.runs/impl_1/runme.log
reset_run synth_1
INFO: [Project 1-1161] Replacing file D:/1/final/final.srcs/utils_1/imports/synth_1/top.dcp with file D:/1/final/final.runs/synth_1/top.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 11
[Thu May 29 14:13:52 2025] Launched synth_1...
Run output will be captured here: D:/1/final/final.runs/synth_1/runme.log
[Thu May 29 14:13:52 2025] Launched impl_1...
Run output will be captured here: D:/1/final/final.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2022.2
  **** Build date : Oct 14 2022 at 05:18:10
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:0
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2022.2.0
  ****** Build date   : Oct 05 2022-07:25:37
    **** Build number : 2022.2.1664925937
      ** Copyright 2017-2025 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1279.484 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210241598856
open_hw_target: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 3447.891 ; gain = 2168.406
set_property PROGRAM.FILE {D:/1/final/final.runs/impl_1/top.bit} [get_hw_devices xc7k160t_0]
current_hw_device [get_hw_devices xc7k160t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7k160t_0] 0]
INFO: [Labtools 27-1435] Device xc7k160t (JTAG device index = 0) is not programmed (DONE status = 0).
set_property PROBES.FILE {} [get_hw_devices xc7k160t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7k160t_0]
set_property PROGRAM.FILE {D:/1/final/final.runs/impl_1/top.bit} [get_hw_devices xc7k160t_0]
program_hw_devices [get_hw_devices xc7k160t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3455.258 ; gain = 0.000
refresh_hw_device [lindex [get_hw_devices xc7k160t_0] 0]
INFO: [Labtools 27-1434] Device xc7k160t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
INFO: [Project 1-1161] Replacing file D:/1/final/final.srcs/utils_1/imports/synth_1/top.dcp with file D:/1/final/final.runs/synth_1/top.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 11
[Thu May 29 15:00:58 2025] Launched synth_1...
Run output will be captured here: D:/1/final/final.runs/synth_1/runme.log
[Thu May 29 15:00:58 2025] Launched impl_1...
Run output will be captured here: D:/1/final/final.runs/impl_1/runme.log
reset_run impl_1
reset_run synth_1
INFO: [Project 1-1161] Replacing file D:/1/final/final.srcs/utils_1/imports/synth_1/top.dcp with file D:/1/final/final.runs/synth_1/top.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 11
[Thu May 29 15:03:39 2025] Launched synth_1...
Run output will be captured here: D:/1/final/final.runs/synth_1/runme.log
[Thu May 29 15:03:39 2025] Launched impl_1...
Run output will be captured here: D:/1/final/final.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7k160t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7k160t_0]
set_property PROGRAM.FILE {D:/1/final/final.runs/impl_1/top.bit} [get_hw_devices xc7k160t_0]
program_hw_devices [get_hw_devices xc7k160t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3511.562 ; gain = 0.000
refresh_hw_device [lindex [get_hw_devices xc7k160t_0] 0]
INFO: [Labtools 27-1434] Device xc7k160t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
INFO: [Project 1-1161] Replacing file D:/1/final/final.srcs/utils_1/imports/synth_1/top.dcp with file D:/1/final/final.runs/synth_1/top.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 11
[Thu May 29 15:22:46 2025] Launched synth_1...
Run output will be captured here: D:/1/final/final.runs/synth_1/runme.log
[Thu May 29 15:22:46 2025] Launched impl_1...
Run output will be captured here: D:/1/final/final.runs/impl_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. PID not specified

launch_runs impl_1 -to_step write_bitstream -jobs 11
[Thu May 29 15:22:54 2025] Launched synth_1...
Run output will be captured here: D:/1/final/final.runs/synth_1/runme.log
[Thu May 29 15:22:54 2025] Launched impl_1...
Run output will be captured here: D:/1/final/final.runs/impl_1/runme.log
reset_run synth_1
INFO: [Project 1-1161] Replacing file D:/1/final/final.srcs/utils_1/imports/synth_1/top.dcp with file D:/1/final/final.runs/synth_1/top.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 11
[Thu May 29 15:26:05 2025] Launched synth_1...
Run output will be captured here: D:/1/final/final.runs/synth_1/runme.log
[Thu May 29 15:26:05 2025] Launched impl_1...
Run output will be captured here: D:/1/final/final.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 11
[Thu May 29 15:26:21 2025] Launched synth_1...
Run output will be captured here: D:/1/final/final.runs/synth_1/runme.log
[Thu May 29 15:26:21 2025] Launched impl_1...
Run output will be captured here: D:/1/final/final.runs/impl_1/runme.log
exit
INFO: [Common 17-206] Exiting Vivado at Thu May 29 15:26:46 2025...
