Vivado Simulator 2017.4
Time resolution is 1 ps
Test 1
PASS: rd1 reads 00000000000000000000000000000000
Test 2
PASS: rd1 reads 11111111111111111111111111111111
Test 3
Stopped at time : 50 ns : File "C:/sp18_team69/vivado_final/vivado_final.srcs/sim_1/imports/testbenches/reg_file_testbench.v" Line 72
Stopped at time : 50 ns : File "C:/sp18_team69/vivado_final/vivado_final.srcs/sim_1/imports/testbenches/reg_file_testbench.v" Line 73
Stopped at time : 50 ns : File "C:/sp18_team69/vivado_final/vivado_final.srcs/sim_1/imports/testbenches/reg_file_testbench.v" Line 74
Stopped at time : 50 ns : File "C:/sp18_team69/vivado_final/vivado_final.srcs/sim_1/imports/testbenches/reg_file_testbench.v" Line 75
Stopped at time : 70 ns : File "C:/sp18_team69/vivado_final/vivado_final.srcs/sim_1/imports/testbenches/reg_file_testbench.v" Line 77
Stopped at time : 70 ns : File "C:/sp18_team69/vivado_final/vivado_final.srcs/sim_1/imports/testbenches/reg_file_testbench.v" Line 78
Stopped at time : 70 ns : File "C:/sp18_team69/vivado_final/vivado_final.srcs/sim_1/imports/testbenches/reg_file_testbench.v" Line 79
Stopped at time : 70 ns : File "C:/sp18_team69/vivado_final/vivado_final.srcs/sim_1/imports/testbenches/reg_file_testbench.v" Line 80
Stopped at time : 70 ns : File "C:/sp18_team69/vivado_final/vivado_final.srcs/sim_1/imports/testbenches/reg_file_testbench.v" Line 81
Stopped at time : 90 ns : File "C:/sp18_team69/vivado_final/vivado_final.srcs/sim_1/imports/testbenches/reg_file_testbench.v" Line 82
Stopped at time : 90 ns : File "C:/sp18_team69/vivado_final/vivado_final.srcs/sim_1/imports/testbenches/reg_file_testbench.v" Line 83
PASS: rd1 reads 11111111111111111111111111111111
Stopped at time : 90 ns : File "C:/sp18_team69/vivado_final/vivado_final.srcs/sim_1/imports/testbenches/reg_file_testbench.v" Line 89
Test 4
PASS: rd1 reads 00000000000000000000000000000000
PASS: rd1 reads 11111111111111111111111111111111
Test 5
PASS: rd1's reg          1 reads 00000000000000000000000000000001
PASS: rd2's reg          1 reads 00000000000000000000000000000001
PASS: rd1's reg          2 reads 00000000000000000000000000000010
PASS: rd2's reg          2 reads 00000000000000000000000000000010
PASS: rd1's reg          3 reads 00000000000000000000000000000011
PASS: rd2's reg          3 reads 00000000000000000000000000000011
PASS: rd1's reg          4 reads 00000000000000000000000000000100
PASS: rd2's reg          4 reads 00000000000000000000000000000100
PASS: rd1's reg          5 reads 00000000000000000000000000000101
PASS: rd2's reg          5 reads 00000000000000000000000000000101
PASS: rd1's reg          6 reads 00000000000000000000000000000110
PASS: rd2's reg          6 reads 00000000000000000000000000000110
PASS: rd1's reg          7 reads 00000000000000000000000000000111
PASS: rd2's reg          7 reads 00000000000000000000000000000111
PASS: rd1's reg          8 reads 00000000000000000000000000001000
PASS: rd2's reg          8 reads 00000000000000000000000000001000
PASS: rd1's reg          9 reads 00000000000000000000000000001001
PASS: rd2's reg          9 reads 00000000000000000000000000001001
PASS: rd1's reg         10 reads 00000000000000000000000000001010
PASS: rd2's reg         10 reads 00000000000000000000000000001010
PASS: rd1's reg         11 reads 00000000000000000000000000001011
PASS: rd2's reg         11 reads 00000000000000000000000000001011
PASS: rd1's reg         12 reads 00000000000000000000000000001100
PASS: rd2's reg         12 reads 00000000000000000000000000001100
PASS: rd1's reg         13 reads 00000000000000000000000000001101
PASS: rd2's reg         13 reads 00000000000000000000000000001101
PASS: rd1's reg         14 reads 00000000000000000000000000001110
PASS: rd2's reg         14 reads 00000000000000000000000000001110
PASS: rd1's reg         15 reads 00000000000000000000000000001111
PASS: rd2's reg         15 reads 00000000000000000000000000001111
PASS: rd1's reg         16 reads 00000000000000000000000000010000
PASS: rd2's reg         16 reads 00000000000000000000000000010000
PASS: rd1's reg         17 reads 00000000000000000000000000010001
PASS: rd2's reg         17 reads 00000000000000000000000000010001
PASS: rd1's reg         18 reads 00000000000000000000000000010010
PASS: rd2's reg         18 reads 00000000000000000000000000010010
PASS: rd1's reg         19 reads 00000000000000000000000000010011
PASS: rd2's reg         19 reads 00000000000000000000000000010011
PASS: rd1's reg         20 reads 00000000000000000000000000010100
PASS: rd2's reg         20 reads 00000000000000000000000000010100
PASS: rd1's reg         21 reads 00000000000000000000000000010101
PASS: rd2's reg         21 reads 00000000000000000000000000010101
PASS: rd1's reg         22 reads 00000000000000000000000000010110
PASS: rd2's reg         22 reads 00000000000000000000000000010110
PASS: rd1's reg         23 reads 00000000000000000000000000010111
PASS: rd2's reg         23 reads 00000000000000000000000000010111
PASS: rd1's reg         24 reads 00000000000000000000000000011000
PASS: rd2's reg         24 reads 00000000000000000000000000011000
PASS: rd1's reg         25 reads 00000000000000000000000000011001
PASS: rd2's reg         25 reads 00000000000000000000000000011001
PASS: rd1's reg         26 reads 00000000000000000000000000011010
PASS: rd2's reg         26 reads 00000000000000000000000000011010
PASS: rd1's reg         27 reads 00000000000000000000000000011011
PASS: rd2's reg         27 reads 00000000000000000000000000011011
PASS: rd1's reg         28 reads 00000000000000000000000000011100
PASS: rd2's reg         28 reads 00000000000000000000000000011100
PASS: rd1's reg         29 reads 00000000000000000000000000011101
PASS: rd2's reg         29 reads 00000000000000000000000000011101
PASS: rd1's reg         30 reads 00000000000000000000000000011110
PASS: rd2's reg         30 reads 00000000000000000000000000011110
PASS: rd1's reg         31 reads 00000000000000000000000000011111
PASS: rd2's reg         31 reads 00000000000000000000000000011111
$finish called at time : 730 ns : File "C:/sp18_team69/vivado_final/vivado_final.srcs/sim_1/imports/testbenches/reg_file_testbench.v" Line 122
