// Seed: 1044531052
module module_0;
  wire id_44;
  module_2(
      id_44, id_44, id_44, id_44
  );
  wire id_45;
endmodule : id_46
module module_1 (
    input tri1  id_0,
    input tri0  id_1,
    input uwire id_2
);
  wire id_4;
  wire id_5, id_6;
  module_0();
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  input wire id_3;
  output wire id_2;
  output wire id_1;
  assign id_1 = 1'b0;
endmodule
module module_3 ();
  wire id_1;
  assign id_1 = id_1;
  wire id_2;
  wire id_3;
  wire id_4;
  module_2(
      id_3, id_3, id_4, id_3
  );
endmodule
