

Implementation tool: Xilinx Vivado v.2024.1
Project:             hls_component
Solution:            hls
Device target:       xc7z020-clg400-2
Report date:         Mon Nov 25 19:27:48 +0800 2024

#=== Post-Implementation Resource usage ===
SLICE:           39
LUT:             64
FF:             176
DSP:              0
BRAM:             0
URAM:             0
LATCH:            0
SRL:              0
CLB:              0

#=== Final timing ===
CP required:                     2.778
CP achieved post-synthesis:      2.133
CP achieved post-implementation: 2.159
Timing met
