<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="pt">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.8"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>RP2040 OLED SSD1306: Código-Fonte de accessctrl.h</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">RP2040 OLED SSD1306
   </div>
   <div id="projectbrief">Driver/Exemplos para display OLED SSD1306 no RP2040</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Gerado por Doxygen 1.9.8 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search/",'.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Localizar');
  $(document).ready(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(document).ready(function() { init_codefold(0); });
/* @license-end */
</script>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(document).ready(function(){initNavTree('hardware__regs_2include_2hardware_2regs_2accessctrl_8h_source.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<div id="MSearchResults">
<div class="SRPage">
<div id="SRIndex">
<div id="SRResults"></div>
<div class="SRStatus" id="Loading">Carregando...</div>
<div class="SRStatus" id="Searching">Procurando...</div>
<div class="SRStatus" id="NoMatches">Nenhuma entrada encontrada</div>
</div>
</div>
</div>
</div>

<div class="header">
  <div class="headertitle"><div class="title">hardware_regs/include/hardware/regs/accessctrl.h</div></div>
</div><!--header-->
<div class="contents">
<a href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html">Ir para a documentação deste ficheiro.</a><div class="fragment"><div class="line"><a id="l00001" name="l00001"></a><span class="lineno">    1</span><span class="comment">// THIS HEADER FILE IS AUTOMATICALLY GENERATED -- DO NOT EDIT</span></div>
<div class="line"><a id="l00002" name="l00002"></a><span class="lineno">    2</span> </div>
<div class="line"><a id="l00008" name="l00008"></a><span class="lineno">    8</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l00009" name="l00009"></a><span class="lineno">    9</span><span class="comment">// Register block : ACCESSCTRL</span></div>
<div class="line"><a id="l00010" name="l00010"></a><span class="lineno">   10</span><span class="comment">// Version        : 1</span></div>
<div class="line"><a id="l00011" name="l00011"></a><span class="lineno">   11</span><span class="comment">// Bus type       : apb</span></div>
<div class="line"><a id="l00012" name="l00012"></a><span class="lineno">   12</span><span class="comment">// Description    : Hardware access control registers</span></div>
<div class="line"><a id="l00013" name="l00013"></a><span class="lineno">   13</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l00014" name="l00014"></a><span class="lineno">   14</span><span class="preprocessor">#ifndef _HARDWARE_REGS_ACCESSCTRL_H</span></div>
<div class="line"><a id="l00015" name="l00015"></a><span class="lineno">   15</span><span class="preprocessor">#define _HARDWARE_REGS_ACCESSCTRL_H</span></div>
<div class="line"><a id="l00016" name="l00016"></a><span class="lineno">   16</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l00017" name="l00017"></a><span class="lineno">   17</span><span class="comment">// Register    : ACCESSCTRL_LOCK</span></div>
<div class="line"><a id="l00018" name="l00018"></a><span class="lineno">   18</span><span class="comment">// Description : Once a LOCK bit is written to 1, ACCESSCTRL silently ignores</span></div>
<div class="line"><a id="l00019" name="l00019"></a><span class="lineno">   19</span><span class="comment">//               writes from that master. LOCK is writable only by a Secure,</span></div>
<div class="line"><a id="l00020" name="l00020"></a><span class="lineno">   20</span><span class="comment">//               Privileged processor or debugger.</span></div>
<div class="line"><a id="l00021" name="l00021"></a><span class="lineno">   21</span><span class="comment">//</span></div>
<div class="line"><a id="l00022" name="l00022"></a><span class="lineno">   22</span><span class="comment">//               LOCK bits are only writable when their value is zero. Once set,</span></div>
<div class="line"><a id="l00023" name="l00023"></a><span class="lineno">   23</span><span class="comment">//               they can never be cleared, except by a full reset of ACCESSCTRL</span></div>
<div class="line"><a id="l00024" name="l00024"></a><span class="lineno">   24</span><span class="comment">//</span></div>
<div class="line"><a id="l00025" name="l00025"></a><span class="lineno">   25</span><span class="comment">//               Setting the LOCK bit does not affect whether an access raises a</span></div>
<div class="line"><a id="l00026" name="l00026"></a><span class="lineno">   26</span><span class="comment">//               bus error. Unprivileged writes, or writes from the DMA, will</span></div>
<div class="line"><a id="l00027" name="l00027"></a><span class="lineno">   27</span><span class="comment">//               continue to raise bus errors. All other accesses will continue</span></div>
<div class="line"><a id="l00028" name="l00028"></a><span class="lineno">   28</span><span class="comment">//               not to.</span></div>
<div class="line"><a id="l00029" name="l00029"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a7f8ba2681199648edea7b8e6c4e01a2d">   29</a></span><span class="preprocessor">#define ACCESSCTRL_LOCK_OFFSET _u(0x00000000)</span></div>
<div class="line"><a id="l00030" name="l00030"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a19641200eee1d63bd615450a9f536cf8">   30</a></span><span class="preprocessor">#define ACCESSCTRL_LOCK_BITS   _u(0x0000000f)</span></div>
<div class="line"><a id="l00031" name="l00031"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a16d1858e5b91ebe6372a261908ab3a36">   31</a></span><span class="preprocessor">#define ACCESSCTRL_LOCK_RESET  _u(0x00000004)</span></div>
<div class="line"><a id="l00032" name="l00032"></a><span class="lineno">   32</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00033" name="l00033"></a><span class="lineno">   33</span><span class="comment">// Field       : ACCESSCTRL_LOCK_DEBUG</span></div>
<div class="line"><a id="l00034" name="l00034"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#abdc3bfcdbb75a281c6eee1de20f050fb">   34</a></span><span class="preprocessor">#define ACCESSCTRL_LOCK_DEBUG_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00035" name="l00035"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a6880034041757fc7c002ba3b96c78501">   35</a></span><span class="preprocessor">#define ACCESSCTRL_LOCK_DEBUG_BITS   _u(0x00000008)</span></div>
<div class="line"><a id="l00036" name="l00036"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a375e6682906d651b9142c30f0ef1cec4">   36</a></span><span class="preprocessor">#define ACCESSCTRL_LOCK_DEBUG_MSB    _u(3)</span></div>
<div class="line"><a id="l00037" name="l00037"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#aff13855453ecec93d289ee87775638fd">   37</a></span><span class="preprocessor">#define ACCESSCTRL_LOCK_DEBUG_LSB    _u(3)</span></div>
<div class="line"><a id="l00038" name="l00038"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a7ed41effc824385425ba079c712f2bcc">   38</a></span><span class="preprocessor">#define ACCESSCTRL_LOCK_DEBUG_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00039" name="l00039"></a><span class="lineno">   39</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00040" name="l00040"></a><span class="lineno">   40</span><span class="comment">// Field       : ACCESSCTRL_LOCK_DMA</span></div>
<div class="line"><a id="l00041" name="l00041"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#ab7c06b325a5ea5e25f547f23b80337ee">   41</a></span><span class="preprocessor">#define ACCESSCTRL_LOCK_DMA_RESET  _u(0x1)</span></div>
<div class="line"><a id="l00042" name="l00042"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#aebe38fedc57fff04b21f3a98068dad2e">   42</a></span><span class="preprocessor">#define ACCESSCTRL_LOCK_DMA_BITS   _u(0x00000004)</span></div>
<div class="line"><a id="l00043" name="l00043"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#aa6cc536425975cd8816d172607eb46d2">   43</a></span><span class="preprocessor">#define ACCESSCTRL_LOCK_DMA_MSB    _u(2)</span></div>
<div class="line"><a id="l00044" name="l00044"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a997cc2b3add7298a4db0d4a1c07ccf0f">   44</a></span><span class="preprocessor">#define ACCESSCTRL_LOCK_DMA_LSB    _u(2)</span></div>
<div class="line"><a id="l00045" name="l00045"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#ac7fe3a500dec02e6943f9648fd9831cf">   45</a></span><span class="preprocessor">#define ACCESSCTRL_LOCK_DMA_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l00046" name="l00046"></a><span class="lineno">   46</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00047" name="l00047"></a><span class="lineno">   47</span><span class="comment">// Field       : ACCESSCTRL_LOCK_CORE1</span></div>
<div class="line"><a id="l00048" name="l00048"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a0fa29c739ebb60c7d9b6954eb33a759b">   48</a></span><span class="preprocessor">#define ACCESSCTRL_LOCK_CORE1_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00049" name="l00049"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a0eda5f6566737ca40fd0b134b6cb2a37">   49</a></span><span class="preprocessor">#define ACCESSCTRL_LOCK_CORE1_BITS   _u(0x00000002)</span></div>
<div class="line"><a id="l00050" name="l00050"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a566c53047194dafd2f6aaacd56329e77">   50</a></span><span class="preprocessor">#define ACCESSCTRL_LOCK_CORE1_MSB    _u(1)</span></div>
<div class="line"><a id="l00051" name="l00051"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a4977db9260634c7ceeea20e52c8e5146">   51</a></span><span class="preprocessor">#define ACCESSCTRL_LOCK_CORE1_LSB    _u(1)</span></div>
<div class="line"><a id="l00052" name="l00052"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a41b840a1ff3d695c2e5078e851dc2480">   52</a></span><span class="preprocessor">#define ACCESSCTRL_LOCK_CORE1_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00053" name="l00053"></a><span class="lineno">   53</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00054" name="l00054"></a><span class="lineno">   54</span><span class="comment">// Field       : ACCESSCTRL_LOCK_CORE0</span></div>
<div class="line"><a id="l00055" name="l00055"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#aa15047f7544b0e8d2c64de86bc2f4a65">   55</a></span><span class="preprocessor">#define ACCESSCTRL_LOCK_CORE0_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00056" name="l00056"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a36189d718d28d96dc911240e0d881f5c">   56</a></span><span class="preprocessor">#define ACCESSCTRL_LOCK_CORE0_BITS   _u(0x00000001)</span></div>
<div class="line"><a id="l00057" name="l00057"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a1e344b7cfe36d738497aa0739a1bc658">   57</a></span><span class="preprocessor">#define ACCESSCTRL_LOCK_CORE0_MSB    _u(0)</span></div>
<div class="line"><a id="l00058" name="l00058"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a0e6be3aa83866e36301724a707fdc93c">   58</a></span><span class="preprocessor">#define ACCESSCTRL_LOCK_CORE0_LSB    _u(0)</span></div>
<div class="line"><a id="l00059" name="l00059"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a1c08a688f527beef615a93cd2efa39ac">   59</a></span><span class="preprocessor">#define ACCESSCTRL_LOCK_CORE0_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00060" name="l00060"></a><span class="lineno">   60</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l00061" name="l00061"></a><span class="lineno">   61</span><span class="comment">// Register    : ACCESSCTRL_FORCE_CORE_NS</span></div>
<div class="line"><a id="l00062" name="l00062"></a><span class="lineno">   62</span><span class="comment">// Description : Force core 1&#39;s bus accesses to always be Non-secure, no matter</span></div>
<div class="line"><a id="l00063" name="l00063"></a><span class="lineno">   63</span><span class="comment">//               the core&#39;s internal state.</span></div>
<div class="line"><a id="l00064" name="l00064"></a><span class="lineno">   64</span><span class="comment">//</span></div>
<div class="line"><a id="l00065" name="l00065"></a><span class="lineno">   65</span><span class="comment">//               Useful for schemes where one core is designated as the Non-</span></div>
<div class="line"><a id="l00066" name="l00066"></a><span class="lineno">   66</span><span class="comment">//               secure core, since some peripherals may filter individual</span></div>
<div class="line"><a id="l00067" name="l00067"></a><span class="lineno">   67</span><span class="comment">//               registers internally based on security state but not on master</span></div>
<div class="line"><a id="l00068" name="l00068"></a><span class="lineno">   68</span><span class="comment">//               ID.</span></div>
<div class="line"><a id="l00069" name="l00069"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#aac7980fe9803c4b6eb6f2bfdba964a2d">   69</a></span><span class="preprocessor">#define ACCESSCTRL_FORCE_CORE_NS_OFFSET _u(0x00000004)</span></div>
<div class="line"><a id="l00070" name="l00070"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a5085301cbbfe547edb49c5f6bec0e9c1">   70</a></span><span class="preprocessor">#define ACCESSCTRL_FORCE_CORE_NS_BITS   _u(0x00000002)</span></div>
<div class="line"><a id="l00071" name="l00071"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#af9c4cd14739916ce5e8fe906aa21cf27">   71</a></span><span class="preprocessor">#define ACCESSCTRL_FORCE_CORE_NS_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l00072" name="l00072"></a><span class="lineno">   72</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00073" name="l00073"></a><span class="lineno">   73</span><span class="comment">// Field       : ACCESSCTRL_FORCE_CORE_NS_CORE1</span></div>
<div class="line"><a id="l00074" name="l00074"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#abc408a59a9f47ffb1577373261ba9e19">   74</a></span><span class="preprocessor">#define ACCESSCTRL_FORCE_CORE_NS_CORE1_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00075" name="l00075"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a2773c5208e62e9b0245f5838a00fd208">   75</a></span><span class="preprocessor">#define ACCESSCTRL_FORCE_CORE_NS_CORE1_BITS   _u(0x00000002)</span></div>
<div class="line"><a id="l00076" name="l00076"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#ae9d7f3619f76458eeed5325e3497e48b">   76</a></span><span class="preprocessor">#define ACCESSCTRL_FORCE_CORE_NS_CORE1_MSB    _u(1)</span></div>
<div class="line"><a id="l00077" name="l00077"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#ac776826604ce2bd75a4005c8e772bb79">   77</a></span><span class="preprocessor">#define ACCESSCTRL_FORCE_CORE_NS_CORE1_LSB    _u(1)</span></div>
<div class="line"><a id="l00078" name="l00078"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a649a17a968051f85a7ba1582499a5192">   78</a></span><span class="preprocessor">#define ACCESSCTRL_FORCE_CORE_NS_CORE1_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00079" name="l00079"></a><span class="lineno">   79</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l00080" name="l00080"></a><span class="lineno">   80</span><span class="comment">// Register    : ACCESSCTRL_CFGRESET</span></div>
<div class="line"><a id="l00081" name="l00081"></a><span class="lineno">   81</span><span class="comment">// Description : Write 1 to reset all ACCESSCTRL configuration, except for the</span></div>
<div class="line"><a id="l00082" name="l00082"></a><span class="lineno">   82</span><span class="comment">//               LOCK and FORCE_CORE_NS registers.</span></div>
<div class="line"><a id="l00083" name="l00083"></a><span class="lineno">   83</span><span class="comment">//</span></div>
<div class="line"><a id="l00084" name="l00084"></a><span class="lineno">   84</span><span class="comment">//               This bit is used in the RP2350 bootrom to quickly restore</span></div>
<div class="line"><a id="l00085" name="l00085"></a><span class="lineno">   85</span><span class="comment">//               ACCESSCTRL to a known state during the boot path.</span></div>
<div class="line"><a id="l00086" name="l00086"></a><span class="lineno">   86</span><span class="comment">//</span></div>
<div class="line"><a id="l00087" name="l00087"></a><span class="lineno">   87</span><span class="comment">//               Note that, like all registers in ACCESSCTRL, this register is</span></div>
<div class="line"><a id="l00088" name="l00088"></a><span class="lineno">   88</span><span class="comment">//               not writable when the writer&#39;s corresponding LOCK bit is set,</span></div>
<div class="line"><a id="l00089" name="l00089"></a><span class="lineno">   89</span><span class="comment">//               therefore a master which has been locked out of ACCESSCTRL can</span></div>
<div class="line"><a id="l00090" name="l00090"></a><span class="lineno">   90</span><span class="comment">//               not use the CFGRESET register to disturb its contents.</span></div>
<div class="line"><a id="l00091" name="l00091"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a7e1af23b8ed0c3e605a41d09c3dd2b33">   91</a></span><span class="preprocessor">#define ACCESSCTRL_CFGRESET_OFFSET _u(0x00000008)</span></div>
<div class="line"><a id="l00092" name="l00092"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a6b0a9b9a6b6212232c99632d55bb9ff5">   92</a></span><span class="preprocessor">#define ACCESSCTRL_CFGRESET_BITS   _u(0x00000001)</span></div>
<div class="line"><a id="l00093" name="l00093"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a7d289c71e310b9cf3012c97756de35c5">   93</a></span><span class="preprocessor">#define ACCESSCTRL_CFGRESET_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l00094" name="l00094"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#aba5a6da93d894d204c3b89879810d1f7">   94</a></span><span class="preprocessor">#define ACCESSCTRL_CFGRESET_MSB    _u(0)</span></div>
<div class="line"><a id="l00095" name="l00095"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a1879d58e6f73921afe1a5a0d65b64230">   95</a></span><span class="preprocessor">#define ACCESSCTRL_CFGRESET_LSB    _u(0)</span></div>
<div class="line"><a id="l00096" name="l00096"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#ae39d33eeb4507ab8e050356231202bf4">   96</a></span><span class="preprocessor">#define ACCESSCTRL_CFGRESET_ACCESS &quot;SC&quot;</span></div>
<div class="line"><a id="l00097" name="l00097"></a><span class="lineno">   97</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l00098" name="l00098"></a><span class="lineno">   98</span><span class="comment">// Register    : ACCESSCTRL_GPIO_NSMASK0</span></div>
<div class="line"><a id="l00099" name="l00099"></a><span class="lineno">   99</span><span class="comment">// Description : Control whether GPIO0...31 are accessible to Non-secure code.</span></div>
<div class="line"><a id="l00100" name="l00100"></a><span class="lineno">  100</span><span class="comment">//               Writable only by a Secure, Privileged processor or debugger.</span></div>
<div class="line"><a id="l00101" name="l00101"></a><span class="lineno">  101</span><span class="comment">//</span></div>
<div class="line"><a id="l00102" name="l00102"></a><span class="lineno">  102</span><span class="comment">//               0 -&gt; Secure access only</span></div>
<div class="line"><a id="l00103" name="l00103"></a><span class="lineno">  103</span><span class="comment">//</span></div>
<div class="line"><a id="l00104" name="l00104"></a><span class="lineno">  104</span><span class="comment">//               1 -&gt; Secure + Non-secure access</span></div>
<div class="line"><a id="l00105" name="l00105"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a8ee8f31c68be4d5296c4cf1c755ced49">  105</a></span><span class="preprocessor">#define ACCESSCTRL_GPIO_NSMASK0_OFFSET _u(0x0000000c)</span></div>
<div class="line"><a id="l00106" name="l00106"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a2e7ca027b1cad1573dd99c20d63fae0f">  106</a></span><span class="preprocessor">#define ACCESSCTRL_GPIO_NSMASK0_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l00107" name="l00107"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a04792ee90fe2e2016b0027ec2700973c">  107</a></span><span class="preprocessor">#define ACCESSCTRL_GPIO_NSMASK0_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l00108" name="l00108"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a2f6e4e5472202bfdefdca3c28097746f">  108</a></span><span class="preprocessor">#define ACCESSCTRL_GPIO_NSMASK0_MSB    _u(31)</span></div>
<div class="line"><a id="l00109" name="l00109"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#ad344f5ad770bea7eaaa71fab2b1e2da3">  109</a></span><span class="preprocessor">#define ACCESSCTRL_GPIO_NSMASK0_LSB    _u(0)</span></div>
<div class="line"><a id="l00110" name="l00110"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a55a0e869d22c4f53ea063c12e15eb4c1">  110</a></span><span class="preprocessor">#define ACCESSCTRL_GPIO_NSMASK0_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00111" name="l00111"></a><span class="lineno">  111</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l00112" name="l00112"></a><span class="lineno">  112</span><span class="comment">// Register    : ACCESSCTRL_GPIO_NSMASK1</span></div>
<div class="line"><a id="l00113" name="l00113"></a><span class="lineno">  113</span><span class="comment">// Description : Control whether GPIO32..47 are accessible to Non-secure code,</span></div>
<div class="line"><a id="l00114" name="l00114"></a><span class="lineno">  114</span><span class="comment">//               and whether QSPI and USB bitbang are accessible through the</span></div>
<div class="line"><a id="l00115" name="l00115"></a><span class="lineno">  115</span><span class="comment">//               Non-secure SIO. Writable only by a Secure, Privileged processor</span></div>
<div class="line"><a id="l00116" name="l00116"></a><span class="lineno">  116</span><span class="comment">//               or debugger.</span></div>
<div class="line"><a id="l00117" name="l00117"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#ab07f36a2b9aec4a4a1e9278c43b7e913">  117</a></span><span class="preprocessor">#define ACCESSCTRL_GPIO_NSMASK1_OFFSET _u(0x00000010)</span></div>
<div class="line"><a id="l00118" name="l00118"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a107d623fff0c1dfacd357ee2284ecd4e">  118</a></span><span class="preprocessor">#define ACCESSCTRL_GPIO_NSMASK1_BITS   _u(0xff00ffff)</span></div>
<div class="line"><a id="l00119" name="l00119"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#abdbaf89eba9d7cbec1ae77025d70c63f">  119</a></span><span class="preprocessor">#define ACCESSCTRL_GPIO_NSMASK1_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l00120" name="l00120"></a><span class="lineno">  120</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00121" name="l00121"></a><span class="lineno">  121</span><span class="comment">// Field       : ACCESSCTRL_GPIO_NSMASK1_QSPI_SD</span></div>
<div class="line"><a id="l00122" name="l00122"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#ae6a9bcaede0048545f22142dd10b66ca">  122</a></span><span class="preprocessor">#define ACCESSCTRL_GPIO_NSMASK1_QSPI_SD_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00123" name="l00123"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#ab3340f43220852be1f3c27c93a204337">  123</a></span><span class="preprocessor">#define ACCESSCTRL_GPIO_NSMASK1_QSPI_SD_BITS   _u(0xf0000000)</span></div>
<div class="line"><a id="l00124" name="l00124"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a99d85139fafe011240867712acd3497b">  124</a></span><span class="preprocessor">#define ACCESSCTRL_GPIO_NSMASK1_QSPI_SD_MSB    _u(31)</span></div>
<div class="line"><a id="l00125" name="l00125"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a8e28c9c71bdef7e07c5059b91de64188">  125</a></span><span class="preprocessor">#define ACCESSCTRL_GPIO_NSMASK1_QSPI_SD_LSB    _u(28)</span></div>
<div class="line"><a id="l00126" name="l00126"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a39e2af31519a5a31c3f159058f19d6fb">  126</a></span><span class="preprocessor">#define ACCESSCTRL_GPIO_NSMASK1_QSPI_SD_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00127" name="l00127"></a><span class="lineno">  127</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00128" name="l00128"></a><span class="lineno">  128</span><span class="comment">// Field       : ACCESSCTRL_GPIO_NSMASK1_QSPI_CSN</span></div>
<div class="line"><a id="l00129" name="l00129"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a6acdee87cea56b4f666994dc5693df09">  129</a></span><span class="preprocessor">#define ACCESSCTRL_GPIO_NSMASK1_QSPI_CSN_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00130" name="l00130"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a340378bb667f1f0aad2a981a41c62cd5">  130</a></span><span class="preprocessor">#define ACCESSCTRL_GPIO_NSMASK1_QSPI_CSN_BITS   _u(0x08000000)</span></div>
<div class="line"><a id="l00131" name="l00131"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#ab39301523ed3256f72106fc98eaf450b">  131</a></span><span class="preprocessor">#define ACCESSCTRL_GPIO_NSMASK1_QSPI_CSN_MSB    _u(27)</span></div>
<div class="line"><a id="l00132" name="l00132"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#add282ca1cb4e1a4bf2a3d5fc07a92d0d">  132</a></span><span class="preprocessor">#define ACCESSCTRL_GPIO_NSMASK1_QSPI_CSN_LSB    _u(27)</span></div>
<div class="line"><a id="l00133" name="l00133"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#ad3facf84fb2ebe85f71b156ff863f215">  133</a></span><span class="preprocessor">#define ACCESSCTRL_GPIO_NSMASK1_QSPI_CSN_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00134" name="l00134"></a><span class="lineno">  134</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00135" name="l00135"></a><span class="lineno">  135</span><span class="comment">// Field       : ACCESSCTRL_GPIO_NSMASK1_QSPI_SCK</span></div>
<div class="line"><a id="l00136" name="l00136"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a12f11e922186279678ca4912bc51e3cb">  136</a></span><span class="preprocessor">#define ACCESSCTRL_GPIO_NSMASK1_QSPI_SCK_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00137" name="l00137"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#addd505eb180086ccbfedf4df03f11b49">  137</a></span><span class="preprocessor">#define ACCESSCTRL_GPIO_NSMASK1_QSPI_SCK_BITS   _u(0x04000000)</span></div>
<div class="line"><a id="l00138" name="l00138"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#aa438773304240b028ba48792bcbbaa10">  138</a></span><span class="preprocessor">#define ACCESSCTRL_GPIO_NSMASK1_QSPI_SCK_MSB    _u(26)</span></div>
<div class="line"><a id="l00139" name="l00139"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a8ec905591b1b885b3ad4de70f673c998">  139</a></span><span class="preprocessor">#define ACCESSCTRL_GPIO_NSMASK1_QSPI_SCK_LSB    _u(26)</span></div>
<div class="line"><a id="l00140" name="l00140"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#afa3c3023a9778923f8b3656653d0dd91">  140</a></span><span class="preprocessor">#define ACCESSCTRL_GPIO_NSMASK1_QSPI_SCK_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00141" name="l00141"></a><span class="lineno">  141</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00142" name="l00142"></a><span class="lineno">  142</span><span class="comment">// Field       : ACCESSCTRL_GPIO_NSMASK1_USB_DM</span></div>
<div class="line"><a id="l00143" name="l00143"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a2da29c579af62cfe0abad1c186ea9b15">  143</a></span><span class="preprocessor">#define ACCESSCTRL_GPIO_NSMASK1_USB_DM_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00144" name="l00144"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a12df37675c20892fc459e26e1d95531e">  144</a></span><span class="preprocessor">#define ACCESSCTRL_GPIO_NSMASK1_USB_DM_BITS   _u(0x02000000)</span></div>
<div class="line"><a id="l00145" name="l00145"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#aebf25629b7cd484b54c7c8ec2ad3ba51">  145</a></span><span class="preprocessor">#define ACCESSCTRL_GPIO_NSMASK1_USB_DM_MSB    _u(25)</span></div>
<div class="line"><a id="l00146" name="l00146"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a86814cd46fb9218bf76bc0691f73ca06">  146</a></span><span class="preprocessor">#define ACCESSCTRL_GPIO_NSMASK1_USB_DM_LSB    _u(25)</span></div>
<div class="line"><a id="l00147" name="l00147"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a15f841a1bc9a7f35dea3d834d31d0221">  147</a></span><span class="preprocessor">#define ACCESSCTRL_GPIO_NSMASK1_USB_DM_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00148" name="l00148"></a><span class="lineno">  148</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00149" name="l00149"></a><span class="lineno">  149</span><span class="comment">// Field       : ACCESSCTRL_GPIO_NSMASK1_USB_DP</span></div>
<div class="line"><a id="l00150" name="l00150"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a6bab7ce7af31800b131dc7e936ce2f2a">  150</a></span><span class="preprocessor">#define ACCESSCTRL_GPIO_NSMASK1_USB_DP_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00151" name="l00151"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a953df35ab5178db94bc9126a57cf35a2">  151</a></span><span class="preprocessor">#define ACCESSCTRL_GPIO_NSMASK1_USB_DP_BITS   _u(0x01000000)</span></div>
<div class="line"><a id="l00152" name="l00152"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a6c87d576ee51bfab4d7637bbb082f6fc">  152</a></span><span class="preprocessor">#define ACCESSCTRL_GPIO_NSMASK1_USB_DP_MSB    _u(24)</span></div>
<div class="line"><a id="l00153" name="l00153"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a4c6d959186fb8088fd6fc933604fc47a">  153</a></span><span class="preprocessor">#define ACCESSCTRL_GPIO_NSMASK1_USB_DP_LSB    _u(24)</span></div>
<div class="line"><a id="l00154" name="l00154"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a424299af34dc0007e386c29b8eb9f605">  154</a></span><span class="preprocessor">#define ACCESSCTRL_GPIO_NSMASK1_USB_DP_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00155" name="l00155"></a><span class="lineno">  155</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00156" name="l00156"></a><span class="lineno">  156</span><span class="comment">// Field       : ACCESSCTRL_GPIO_NSMASK1_GPIO</span></div>
<div class="line"><a id="l00157" name="l00157"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a2acde2dfe257e6d42682b8acb36aa13b">  157</a></span><span class="preprocessor">#define ACCESSCTRL_GPIO_NSMASK1_GPIO_RESET  _u(0x0000)</span></div>
<div class="line"><a id="l00158" name="l00158"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a500d3fd167d954cb64075d5af065a583">  158</a></span><span class="preprocessor">#define ACCESSCTRL_GPIO_NSMASK1_GPIO_BITS   _u(0x0000ffff)</span></div>
<div class="line"><a id="l00159" name="l00159"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#aae66787e62580e8773b51229623c438c">  159</a></span><span class="preprocessor">#define ACCESSCTRL_GPIO_NSMASK1_GPIO_MSB    _u(15)</span></div>
<div class="line"><a id="l00160" name="l00160"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a33b0e0b486a66e2a4dab8660a4a05f85">  160</a></span><span class="preprocessor">#define ACCESSCTRL_GPIO_NSMASK1_GPIO_LSB    _u(0)</span></div>
<div class="line"><a id="l00161" name="l00161"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#ac825e2421d5be8d40580eeb8dce1b568">  161</a></span><span class="preprocessor">#define ACCESSCTRL_GPIO_NSMASK1_GPIO_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00162" name="l00162"></a><span class="lineno">  162</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l00163" name="l00163"></a><span class="lineno">  163</span><span class="comment">// Register    : ACCESSCTRL_ROM</span></div>
<div class="line"><a id="l00164" name="l00164"></a><span class="lineno">  164</span><span class="comment">// Description : Control whether debugger, DMA, core 0 and core 1 can access</span></div>
<div class="line"><a id="l00165" name="l00165"></a><span class="lineno">  165</span><span class="comment">//               ROM, and at what security/privilege levels they can do so.</span></div>
<div class="line"><a id="l00166" name="l00166"></a><span class="lineno">  166</span><span class="comment">//</span></div>
<div class="line"><a id="l00167" name="l00167"></a><span class="lineno">  167</span><span class="comment">//               Defaults to fully open access.</span></div>
<div class="line"><a id="l00168" name="l00168"></a><span class="lineno">  168</span><span class="comment">//</span></div>
<div class="line"><a id="l00169" name="l00169"></a><span class="lineno">  169</span><span class="comment">//               This register is writable only from a Secure, Privileged</span></div>
<div class="line"><a id="l00170" name="l00170"></a><span class="lineno">  170</span><span class="comment">//               processor or debugger, with the exception of the NSU bit, which</span></div>
<div class="line"><a id="l00171" name="l00171"></a><span class="lineno">  171</span><span class="comment">//               becomes Non-secure-Privileged-writable when the NSP bit is set.</span></div>
<div class="line"><a id="l00172" name="l00172"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a0a70a1c236deb987bcbeac72dd97b4ee">  172</a></span><span class="preprocessor">#define ACCESSCTRL_ROM_OFFSET _u(0x00000014)</span></div>
<div class="line"><a id="l00173" name="l00173"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a42750ae354b3ce4a60d48d7227411992">  173</a></span><span class="preprocessor">#define ACCESSCTRL_ROM_BITS   _u(0x000000ff)</span></div>
<div class="line"><a id="l00174" name="l00174"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#acd74741b97ecb4dbf772982bda6ad2ad">  174</a></span><span class="preprocessor">#define ACCESSCTRL_ROM_RESET  _u(0x000000ff)</span></div>
<div class="line"><a id="l00175" name="l00175"></a><span class="lineno">  175</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00176" name="l00176"></a><span class="lineno">  176</span><span class="comment">// Field       : ACCESSCTRL_ROM_DBG</span></div>
<div class="line"><a id="l00177" name="l00177"></a><span class="lineno">  177</span><span class="comment">// Description : If 1, ROM can be accessed by the debugger, at</span></div>
<div class="line"><a id="l00178" name="l00178"></a><span class="lineno">  178</span><span class="comment">//               security/privilege levels permitted by SP/NSP/SU/NSU in this</span></div>
<div class="line"><a id="l00179" name="l00179"></a><span class="lineno">  179</span><span class="comment">//               register.</span></div>
<div class="line"><a id="l00180" name="l00180"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#abd04256ee4f8080baad6fc0684feaf42">  180</a></span><span class="preprocessor">#define ACCESSCTRL_ROM_DBG_RESET  _u(0x1)</span></div>
<div class="line"><a id="l00181" name="l00181"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a0c6ebe6a67f236e2d9b5dbe6ec90c0a6">  181</a></span><span class="preprocessor">#define ACCESSCTRL_ROM_DBG_BITS   _u(0x00000080)</span></div>
<div class="line"><a id="l00182" name="l00182"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a63b29bd02be974d3f07634212bb62ee7">  182</a></span><span class="preprocessor">#define ACCESSCTRL_ROM_DBG_MSB    _u(7)</span></div>
<div class="line"><a id="l00183" name="l00183"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a2225d12f9b209fa302411b2a1ac70ccb">  183</a></span><span class="preprocessor">#define ACCESSCTRL_ROM_DBG_LSB    _u(7)</span></div>
<div class="line"><a id="l00184" name="l00184"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a826c9c664c244c865711b058cbd7b3c2">  184</a></span><span class="preprocessor">#define ACCESSCTRL_ROM_DBG_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00185" name="l00185"></a><span class="lineno">  185</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00186" name="l00186"></a><span class="lineno">  186</span><span class="comment">// Field       : ACCESSCTRL_ROM_DMA</span></div>
<div class="line"><a id="l00187" name="l00187"></a><span class="lineno">  187</span><span class="comment">// Description : If 1, ROM can be accessed by the DMA, at security/privilege</span></div>
<div class="line"><a id="l00188" name="l00188"></a><span class="lineno">  188</span><span class="comment">//               levels permitted by SP/NSP/SU/NSU in this register.</span></div>
<div class="line"><a id="l00189" name="l00189"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a50b24209b29b7f2c5faba73ba68294be">  189</a></span><span class="preprocessor">#define ACCESSCTRL_ROM_DMA_RESET  _u(0x1)</span></div>
<div class="line"><a id="l00190" name="l00190"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a19bb599a037c2118bbe540b882ee5981">  190</a></span><span class="preprocessor">#define ACCESSCTRL_ROM_DMA_BITS   _u(0x00000040)</span></div>
<div class="line"><a id="l00191" name="l00191"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a64e011497835fb14be37c244d7273a6b">  191</a></span><span class="preprocessor">#define ACCESSCTRL_ROM_DMA_MSB    _u(6)</span></div>
<div class="line"><a id="l00192" name="l00192"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#ae8be3681704bdab23d5d6fcb6e7ade96">  192</a></span><span class="preprocessor">#define ACCESSCTRL_ROM_DMA_LSB    _u(6)</span></div>
<div class="line"><a id="l00193" name="l00193"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#ace30408584beb32d422dfe1c1a4a870b">  193</a></span><span class="preprocessor">#define ACCESSCTRL_ROM_DMA_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00194" name="l00194"></a><span class="lineno">  194</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00195" name="l00195"></a><span class="lineno">  195</span><span class="comment">// Field       : ACCESSCTRL_ROM_CORE1</span></div>
<div class="line"><a id="l00196" name="l00196"></a><span class="lineno">  196</span><span class="comment">// Description : If 1, ROM can be accessed by core 1, at security/privilege</span></div>
<div class="line"><a id="l00197" name="l00197"></a><span class="lineno">  197</span><span class="comment">//               levels permitted by SP/NSP/SU/NSU in this register.</span></div>
<div class="line"><a id="l00198" name="l00198"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#ae36cf1e2a8adf191101ba333c47ba1c2">  198</a></span><span class="preprocessor">#define ACCESSCTRL_ROM_CORE1_RESET  _u(0x1)</span></div>
<div class="line"><a id="l00199" name="l00199"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#adc9353b81e3cfdc28ae49c82b7e55d6c">  199</a></span><span class="preprocessor">#define ACCESSCTRL_ROM_CORE1_BITS   _u(0x00000020)</span></div>
<div class="line"><a id="l00200" name="l00200"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#aa3668e8a19e62584affdf4744eefda85">  200</a></span><span class="preprocessor">#define ACCESSCTRL_ROM_CORE1_MSB    _u(5)</span></div>
<div class="line"><a id="l00201" name="l00201"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#add053a462bd6e6f405f260b4462fe86e">  201</a></span><span class="preprocessor">#define ACCESSCTRL_ROM_CORE1_LSB    _u(5)</span></div>
<div class="line"><a id="l00202" name="l00202"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#aad35577312f45f18b0b33ca0031462a5">  202</a></span><span class="preprocessor">#define ACCESSCTRL_ROM_CORE1_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00203" name="l00203"></a><span class="lineno">  203</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00204" name="l00204"></a><span class="lineno">  204</span><span class="comment">// Field       : ACCESSCTRL_ROM_CORE0</span></div>
<div class="line"><a id="l00205" name="l00205"></a><span class="lineno">  205</span><span class="comment">// Description : If 1, ROM can be accessed by core 0, at security/privilege</span></div>
<div class="line"><a id="l00206" name="l00206"></a><span class="lineno">  206</span><span class="comment">//               levels permitted by SP/NSP/SU/NSU in this register.</span></div>
<div class="line"><a id="l00207" name="l00207"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#afd6c81e1df0781c6747a5719fa4b686a">  207</a></span><span class="preprocessor">#define ACCESSCTRL_ROM_CORE0_RESET  _u(0x1)</span></div>
<div class="line"><a id="l00208" name="l00208"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#aac3e278fad237a941f3ac9bb8968e283">  208</a></span><span class="preprocessor">#define ACCESSCTRL_ROM_CORE0_BITS   _u(0x00000010)</span></div>
<div class="line"><a id="l00209" name="l00209"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#aab086f08b6931ed58ae5c544cb7484fa">  209</a></span><span class="preprocessor">#define ACCESSCTRL_ROM_CORE0_MSB    _u(4)</span></div>
<div class="line"><a id="l00210" name="l00210"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a5ea4e1a915efa691338e496fb9674fd1">  210</a></span><span class="preprocessor">#define ACCESSCTRL_ROM_CORE0_LSB    _u(4)</span></div>
<div class="line"><a id="l00211" name="l00211"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#aad6e36d938453b52c2b9ad1b1faa355f">  211</a></span><span class="preprocessor">#define ACCESSCTRL_ROM_CORE0_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00212" name="l00212"></a><span class="lineno">  212</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00213" name="l00213"></a><span class="lineno">  213</span><span class="comment">// Field       : ACCESSCTRL_ROM_SP</span></div>
<div class="line"><a id="l00214" name="l00214"></a><span class="lineno">  214</span><span class="comment">// Description : If 1, ROM can be accessed from a Secure, Privileged context.</span></div>
<div class="line"><a id="l00215" name="l00215"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a7bc77a946e7a7972f5385106d53be23a">  215</a></span><span class="preprocessor">#define ACCESSCTRL_ROM_SP_RESET  _u(0x1)</span></div>
<div class="line"><a id="l00216" name="l00216"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a30af92cbf2ef2bcc8d3fcc63a7508a3c">  216</a></span><span class="preprocessor">#define ACCESSCTRL_ROM_SP_BITS   _u(0x00000008)</span></div>
<div class="line"><a id="l00217" name="l00217"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a29d48a4b9c271414bdb79aeeab468f28">  217</a></span><span class="preprocessor">#define ACCESSCTRL_ROM_SP_MSB    _u(3)</span></div>
<div class="line"><a id="l00218" name="l00218"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#ae8e33a98b76041330c229fc8de3dc7ec">  218</a></span><span class="preprocessor">#define ACCESSCTRL_ROM_SP_LSB    _u(3)</span></div>
<div class="line"><a id="l00219" name="l00219"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a0143a1e0a7cfa323ebc24ce25b78cd7c">  219</a></span><span class="preprocessor">#define ACCESSCTRL_ROM_SP_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00220" name="l00220"></a><span class="lineno">  220</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00221" name="l00221"></a><span class="lineno">  221</span><span class="comment">// Field       : ACCESSCTRL_ROM_SU</span></div>
<div class="line"><a id="l00222" name="l00222"></a><span class="lineno">  222</span><span class="comment">// Description : If 1, and SP is also set, ROM can be accessed from a Secure,</span></div>
<div class="line"><a id="l00223" name="l00223"></a><span class="lineno">  223</span><span class="comment">//               Unprivileged context.</span></div>
<div class="line"><a id="l00224" name="l00224"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a91620634b78569713d36601c2047f689">  224</a></span><span class="preprocessor">#define ACCESSCTRL_ROM_SU_RESET  _u(0x1)</span></div>
<div class="line"><a id="l00225" name="l00225"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#ab5b78df855356525ae21a7d61cb8703b">  225</a></span><span class="preprocessor">#define ACCESSCTRL_ROM_SU_BITS   _u(0x00000004)</span></div>
<div class="line"><a id="l00226" name="l00226"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#ac0feb82512f995a29dedc019f36aa22c">  226</a></span><span class="preprocessor">#define ACCESSCTRL_ROM_SU_MSB    _u(2)</span></div>
<div class="line"><a id="l00227" name="l00227"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a73dcfb14d759dfb1c2e99bfb1fe42960">  227</a></span><span class="preprocessor">#define ACCESSCTRL_ROM_SU_LSB    _u(2)</span></div>
<div class="line"><a id="l00228" name="l00228"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#aebfd197d0ccb55f2a51f76122fe4cc28">  228</a></span><span class="preprocessor">#define ACCESSCTRL_ROM_SU_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00229" name="l00229"></a><span class="lineno">  229</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00230" name="l00230"></a><span class="lineno">  230</span><span class="comment">// Field       : ACCESSCTRL_ROM_NSP</span></div>
<div class="line"><a id="l00231" name="l00231"></a><span class="lineno">  231</span><span class="comment">// Description : If 1, ROM can be accessed from a Non-secure, Privileged</span></div>
<div class="line"><a id="l00232" name="l00232"></a><span class="lineno">  232</span><span class="comment">//               context.</span></div>
<div class="line"><a id="l00233" name="l00233"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#acbb89e2d1a08fea5391688a5b4628e4c">  233</a></span><span class="preprocessor">#define ACCESSCTRL_ROM_NSP_RESET  _u(0x1)</span></div>
<div class="line"><a id="l00234" name="l00234"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a295ea8bb923466508328b97f225e68b0">  234</a></span><span class="preprocessor">#define ACCESSCTRL_ROM_NSP_BITS   _u(0x00000002)</span></div>
<div class="line"><a id="l00235" name="l00235"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#af46f7422f5612e9f15f891532a757571">  235</a></span><span class="preprocessor">#define ACCESSCTRL_ROM_NSP_MSB    _u(1)</span></div>
<div class="line"><a id="l00236" name="l00236"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a3533a5554a853d05ccf4afc77590ec78">  236</a></span><span class="preprocessor">#define ACCESSCTRL_ROM_NSP_LSB    _u(1)</span></div>
<div class="line"><a id="l00237" name="l00237"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a47aec9716df818aaffe566e89065972c">  237</a></span><span class="preprocessor">#define ACCESSCTRL_ROM_NSP_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00238" name="l00238"></a><span class="lineno">  238</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00239" name="l00239"></a><span class="lineno">  239</span><span class="comment">// Field       : ACCESSCTRL_ROM_NSU</span></div>
<div class="line"><a id="l00240" name="l00240"></a><span class="lineno">  240</span><span class="comment">// Description : If 1, and NSP is also set, ROM can be accessed from a Non-</span></div>
<div class="line"><a id="l00241" name="l00241"></a><span class="lineno">  241</span><span class="comment">//               secure, Unprivileged context.</span></div>
<div class="line"><a id="l00242" name="l00242"></a><span class="lineno">  242</span><span class="comment">//</span></div>
<div class="line"><a id="l00243" name="l00243"></a><span class="lineno">  243</span><span class="comment">//               This bit is writable from a Non-secure, Privileged context, if</span></div>
<div class="line"><a id="l00244" name="l00244"></a><span class="lineno">  244</span><span class="comment">//               and only if the NSP bit is set.</span></div>
<div class="line"><a id="l00245" name="l00245"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#aa0a1a70f48037ad2f5fea82b7ff28d3d">  245</a></span><span class="preprocessor">#define ACCESSCTRL_ROM_NSU_RESET  _u(0x1)</span></div>
<div class="line"><a id="l00246" name="l00246"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a8d9f4579240716840a860b84bce823be">  246</a></span><span class="preprocessor">#define ACCESSCTRL_ROM_NSU_BITS   _u(0x00000001)</span></div>
<div class="line"><a id="l00247" name="l00247"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a968bf61b8f7248e050614e78ca11cead">  247</a></span><span class="preprocessor">#define ACCESSCTRL_ROM_NSU_MSB    _u(0)</span></div>
<div class="line"><a id="l00248" name="l00248"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a308447e85ee2ee7a0a6fd74964e8141a">  248</a></span><span class="preprocessor">#define ACCESSCTRL_ROM_NSU_LSB    _u(0)</span></div>
<div class="line"><a id="l00249" name="l00249"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a1daadcf342ad0c5d766ce591d42de2b8">  249</a></span><span class="preprocessor">#define ACCESSCTRL_ROM_NSU_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00250" name="l00250"></a><span class="lineno">  250</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l00251" name="l00251"></a><span class="lineno">  251</span><span class="comment">// Register    : ACCESSCTRL_XIP_MAIN</span></div>
<div class="line"><a id="l00252" name="l00252"></a><span class="lineno">  252</span><span class="comment">// Description : Control whether debugger, DMA, core 0 and core 1 can access</span></div>
<div class="line"><a id="l00253" name="l00253"></a><span class="lineno">  253</span><span class="comment">//               XIP_MAIN, and at what security/privilege levels they can do so.</span></div>
<div class="line"><a id="l00254" name="l00254"></a><span class="lineno">  254</span><span class="comment">//</span></div>
<div class="line"><a id="l00255" name="l00255"></a><span class="lineno">  255</span><span class="comment">//               Defaults to fully open access.</span></div>
<div class="line"><a id="l00256" name="l00256"></a><span class="lineno">  256</span><span class="comment">//</span></div>
<div class="line"><a id="l00257" name="l00257"></a><span class="lineno">  257</span><span class="comment">//               This register is writable only from a Secure, Privileged</span></div>
<div class="line"><a id="l00258" name="l00258"></a><span class="lineno">  258</span><span class="comment">//               processor or debugger, with the exception of the NSU bit, which</span></div>
<div class="line"><a id="l00259" name="l00259"></a><span class="lineno">  259</span><span class="comment">//               becomes Non-secure-Privileged-writable when the NSP bit is set.</span></div>
<div class="line"><a id="l00260" name="l00260"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a307c5d9d45b5e2f5203a4a128df8e8cc">  260</a></span><span class="preprocessor">#define ACCESSCTRL_XIP_MAIN_OFFSET _u(0x00000018)</span></div>
<div class="line"><a id="l00261" name="l00261"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#aab4c7569d7424d3229a3ed5e27b06a8d">  261</a></span><span class="preprocessor">#define ACCESSCTRL_XIP_MAIN_BITS   _u(0x000000ff)</span></div>
<div class="line"><a id="l00262" name="l00262"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#acfda21d886e37e1922fc741ae4d34b61">  262</a></span><span class="preprocessor">#define ACCESSCTRL_XIP_MAIN_RESET  _u(0x000000ff)</span></div>
<div class="line"><a id="l00263" name="l00263"></a><span class="lineno">  263</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00264" name="l00264"></a><span class="lineno">  264</span><span class="comment">// Field       : ACCESSCTRL_XIP_MAIN_DBG</span></div>
<div class="line"><a id="l00265" name="l00265"></a><span class="lineno">  265</span><span class="comment">// Description : If 1, XIP_MAIN can be accessed by the debugger, at</span></div>
<div class="line"><a id="l00266" name="l00266"></a><span class="lineno">  266</span><span class="comment">//               security/privilege levels permitted by SP/NSP/SU/NSU in this</span></div>
<div class="line"><a id="l00267" name="l00267"></a><span class="lineno">  267</span><span class="comment">//               register.</span></div>
<div class="line"><a id="l00268" name="l00268"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a89ae35e2fa7d438c54b332df45151447">  268</a></span><span class="preprocessor">#define ACCESSCTRL_XIP_MAIN_DBG_RESET  _u(0x1)</span></div>
<div class="line"><a id="l00269" name="l00269"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#afbe2cf3f0c02b6c263b6ffdb4d8a72ae">  269</a></span><span class="preprocessor">#define ACCESSCTRL_XIP_MAIN_DBG_BITS   _u(0x00000080)</span></div>
<div class="line"><a id="l00270" name="l00270"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#ab7a124880c38283f01b06f3da0cf0b9a">  270</a></span><span class="preprocessor">#define ACCESSCTRL_XIP_MAIN_DBG_MSB    _u(7)</span></div>
<div class="line"><a id="l00271" name="l00271"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#ac08655a28886c3b9ef89a1ec4a6e7940">  271</a></span><span class="preprocessor">#define ACCESSCTRL_XIP_MAIN_DBG_LSB    _u(7)</span></div>
<div class="line"><a id="l00272" name="l00272"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a94e8de465b9428c956c9349f7b7f8c20">  272</a></span><span class="preprocessor">#define ACCESSCTRL_XIP_MAIN_DBG_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00273" name="l00273"></a><span class="lineno">  273</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00274" name="l00274"></a><span class="lineno">  274</span><span class="comment">// Field       : ACCESSCTRL_XIP_MAIN_DMA</span></div>
<div class="line"><a id="l00275" name="l00275"></a><span class="lineno">  275</span><span class="comment">// Description : If 1, XIP_MAIN can be accessed by the DMA, at</span></div>
<div class="line"><a id="l00276" name="l00276"></a><span class="lineno">  276</span><span class="comment">//               security/privilege levels permitted by SP/NSP/SU/NSU in this</span></div>
<div class="line"><a id="l00277" name="l00277"></a><span class="lineno">  277</span><span class="comment">//               register.</span></div>
<div class="line"><a id="l00278" name="l00278"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#ad3fcdb8acf251a7841b247f242e111c8">  278</a></span><span class="preprocessor">#define ACCESSCTRL_XIP_MAIN_DMA_RESET  _u(0x1)</span></div>
<div class="line"><a id="l00279" name="l00279"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a361d9300bbbd52fde6b667dfe3449587">  279</a></span><span class="preprocessor">#define ACCESSCTRL_XIP_MAIN_DMA_BITS   _u(0x00000040)</span></div>
<div class="line"><a id="l00280" name="l00280"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a494f415aa25b0ef02898a759c7010534">  280</a></span><span class="preprocessor">#define ACCESSCTRL_XIP_MAIN_DMA_MSB    _u(6)</span></div>
<div class="line"><a id="l00281" name="l00281"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a1d36dac3698c3ea15c913b5637989486">  281</a></span><span class="preprocessor">#define ACCESSCTRL_XIP_MAIN_DMA_LSB    _u(6)</span></div>
<div class="line"><a id="l00282" name="l00282"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a237e8686a00818257d1aa332194ed267">  282</a></span><span class="preprocessor">#define ACCESSCTRL_XIP_MAIN_DMA_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00283" name="l00283"></a><span class="lineno">  283</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00284" name="l00284"></a><span class="lineno">  284</span><span class="comment">// Field       : ACCESSCTRL_XIP_MAIN_CORE1</span></div>
<div class="line"><a id="l00285" name="l00285"></a><span class="lineno">  285</span><span class="comment">// Description : If 1, XIP_MAIN can be accessed by core 1, at security/privilege</span></div>
<div class="line"><a id="l00286" name="l00286"></a><span class="lineno">  286</span><span class="comment">//               levels permitted by SP/NSP/SU/NSU in this register.</span></div>
<div class="line"><a id="l00287" name="l00287"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a7347f8760b1ce7f4c319a43b68bd7982">  287</a></span><span class="preprocessor">#define ACCESSCTRL_XIP_MAIN_CORE1_RESET  _u(0x1)</span></div>
<div class="line"><a id="l00288" name="l00288"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a03a85b3b379fd6ce9beadba16b2ce6c2">  288</a></span><span class="preprocessor">#define ACCESSCTRL_XIP_MAIN_CORE1_BITS   _u(0x00000020)</span></div>
<div class="line"><a id="l00289" name="l00289"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a8cc74d20952082450e6c9305ef3d0d5b">  289</a></span><span class="preprocessor">#define ACCESSCTRL_XIP_MAIN_CORE1_MSB    _u(5)</span></div>
<div class="line"><a id="l00290" name="l00290"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a6443c3bdda7619d0ab5b40fc5f006fd3">  290</a></span><span class="preprocessor">#define ACCESSCTRL_XIP_MAIN_CORE1_LSB    _u(5)</span></div>
<div class="line"><a id="l00291" name="l00291"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a9a6b149fff28e586ee45bc499b5c1d85">  291</a></span><span class="preprocessor">#define ACCESSCTRL_XIP_MAIN_CORE1_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00292" name="l00292"></a><span class="lineno">  292</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00293" name="l00293"></a><span class="lineno">  293</span><span class="comment">// Field       : ACCESSCTRL_XIP_MAIN_CORE0</span></div>
<div class="line"><a id="l00294" name="l00294"></a><span class="lineno">  294</span><span class="comment">// Description : If 1, XIP_MAIN can be accessed by core 0, at security/privilege</span></div>
<div class="line"><a id="l00295" name="l00295"></a><span class="lineno">  295</span><span class="comment">//               levels permitted by SP/NSP/SU/NSU in this register.</span></div>
<div class="line"><a id="l00296" name="l00296"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a8d34f36ed5583f15620dd37c68a7efd6">  296</a></span><span class="preprocessor">#define ACCESSCTRL_XIP_MAIN_CORE0_RESET  _u(0x1)</span></div>
<div class="line"><a id="l00297" name="l00297"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a7877b1f1245db9ec28e6cd0e4df2bc94">  297</a></span><span class="preprocessor">#define ACCESSCTRL_XIP_MAIN_CORE0_BITS   _u(0x00000010)</span></div>
<div class="line"><a id="l00298" name="l00298"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#af883b32b7a8bc7783d2495bca65c2e4c">  298</a></span><span class="preprocessor">#define ACCESSCTRL_XIP_MAIN_CORE0_MSB    _u(4)</span></div>
<div class="line"><a id="l00299" name="l00299"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#acd9e7381579d03e1e954610792f93b83">  299</a></span><span class="preprocessor">#define ACCESSCTRL_XIP_MAIN_CORE0_LSB    _u(4)</span></div>
<div class="line"><a id="l00300" name="l00300"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a52185a964b9b95794fa6329c9dbe2e3b">  300</a></span><span class="preprocessor">#define ACCESSCTRL_XIP_MAIN_CORE0_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00301" name="l00301"></a><span class="lineno">  301</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00302" name="l00302"></a><span class="lineno">  302</span><span class="comment">// Field       : ACCESSCTRL_XIP_MAIN_SP</span></div>
<div class="line"><a id="l00303" name="l00303"></a><span class="lineno">  303</span><span class="comment">// Description : If 1, XIP_MAIN can be accessed from a Secure, Privileged</span></div>
<div class="line"><a id="l00304" name="l00304"></a><span class="lineno">  304</span><span class="comment">//               context.</span></div>
<div class="line"><a id="l00305" name="l00305"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a66d941af875e31f3e135ac4b8f70fd53">  305</a></span><span class="preprocessor">#define ACCESSCTRL_XIP_MAIN_SP_RESET  _u(0x1)</span></div>
<div class="line"><a id="l00306" name="l00306"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#afef3a8029e74b64521e4563de9a64db3">  306</a></span><span class="preprocessor">#define ACCESSCTRL_XIP_MAIN_SP_BITS   _u(0x00000008)</span></div>
<div class="line"><a id="l00307" name="l00307"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#ae53f8a494719d5e4cca3840ed4c1ad7e">  307</a></span><span class="preprocessor">#define ACCESSCTRL_XIP_MAIN_SP_MSB    _u(3)</span></div>
<div class="line"><a id="l00308" name="l00308"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a531e725ab4f03508bb8ee8d3908d0a8a">  308</a></span><span class="preprocessor">#define ACCESSCTRL_XIP_MAIN_SP_LSB    _u(3)</span></div>
<div class="line"><a id="l00309" name="l00309"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a0b81871e87dc582ddd64a9f8ae6603af">  309</a></span><span class="preprocessor">#define ACCESSCTRL_XIP_MAIN_SP_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00310" name="l00310"></a><span class="lineno">  310</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00311" name="l00311"></a><span class="lineno">  311</span><span class="comment">// Field       : ACCESSCTRL_XIP_MAIN_SU</span></div>
<div class="line"><a id="l00312" name="l00312"></a><span class="lineno">  312</span><span class="comment">// Description : If 1, and SP is also set, XIP_MAIN can be accessed from a</span></div>
<div class="line"><a id="l00313" name="l00313"></a><span class="lineno">  313</span><span class="comment">//               Secure, Unprivileged context.</span></div>
<div class="line"><a id="l00314" name="l00314"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#ac28afe9cc95a2119bac3cb45881dff8e">  314</a></span><span class="preprocessor">#define ACCESSCTRL_XIP_MAIN_SU_RESET  _u(0x1)</span></div>
<div class="line"><a id="l00315" name="l00315"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a7e6a12c1a2997e27cb5ddcceb3ab21ee">  315</a></span><span class="preprocessor">#define ACCESSCTRL_XIP_MAIN_SU_BITS   _u(0x00000004)</span></div>
<div class="line"><a id="l00316" name="l00316"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a6bcd42b81a3762f948d6b3488ed68324">  316</a></span><span class="preprocessor">#define ACCESSCTRL_XIP_MAIN_SU_MSB    _u(2)</span></div>
<div class="line"><a id="l00317" name="l00317"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a476f704c353af6e205d6a6ed0d84743d">  317</a></span><span class="preprocessor">#define ACCESSCTRL_XIP_MAIN_SU_LSB    _u(2)</span></div>
<div class="line"><a id="l00318" name="l00318"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a156d43884f3ea05244ac6179f790a85c">  318</a></span><span class="preprocessor">#define ACCESSCTRL_XIP_MAIN_SU_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00319" name="l00319"></a><span class="lineno">  319</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00320" name="l00320"></a><span class="lineno">  320</span><span class="comment">// Field       : ACCESSCTRL_XIP_MAIN_NSP</span></div>
<div class="line"><a id="l00321" name="l00321"></a><span class="lineno">  321</span><span class="comment">// Description : If 1, XIP_MAIN can be accessed from a Non-secure, Privileged</span></div>
<div class="line"><a id="l00322" name="l00322"></a><span class="lineno">  322</span><span class="comment">//               context.</span></div>
<div class="line"><a id="l00323" name="l00323"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a618a9d082ca61b5b376aaf41a251ea7b">  323</a></span><span class="preprocessor">#define ACCESSCTRL_XIP_MAIN_NSP_RESET  _u(0x1)</span></div>
<div class="line"><a id="l00324" name="l00324"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a1b1162ff3e1de57c92bb60d54ad31a44">  324</a></span><span class="preprocessor">#define ACCESSCTRL_XIP_MAIN_NSP_BITS   _u(0x00000002)</span></div>
<div class="line"><a id="l00325" name="l00325"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#ac91a4b080256e7e53f04f17c4025196f">  325</a></span><span class="preprocessor">#define ACCESSCTRL_XIP_MAIN_NSP_MSB    _u(1)</span></div>
<div class="line"><a id="l00326" name="l00326"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a9e5b51a36f9afbd18ba415bcba32a8df">  326</a></span><span class="preprocessor">#define ACCESSCTRL_XIP_MAIN_NSP_LSB    _u(1)</span></div>
<div class="line"><a id="l00327" name="l00327"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a712dd1cf8ca7df185e89641b5131758a">  327</a></span><span class="preprocessor">#define ACCESSCTRL_XIP_MAIN_NSP_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00328" name="l00328"></a><span class="lineno">  328</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00329" name="l00329"></a><span class="lineno">  329</span><span class="comment">// Field       : ACCESSCTRL_XIP_MAIN_NSU</span></div>
<div class="line"><a id="l00330" name="l00330"></a><span class="lineno">  330</span><span class="comment">// Description : If 1, and NSP is also set, XIP_MAIN can be accessed from a Non-</span></div>
<div class="line"><a id="l00331" name="l00331"></a><span class="lineno">  331</span><span class="comment">//               secure, Unprivileged context.</span></div>
<div class="line"><a id="l00332" name="l00332"></a><span class="lineno">  332</span><span class="comment">//</span></div>
<div class="line"><a id="l00333" name="l00333"></a><span class="lineno">  333</span><span class="comment">//               This bit is writable from a Non-secure, Privileged context, if</span></div>
<div class="line"><a id="l00334" name="l00334"></a><span class="lineno">  334</span><span class="comment">//               and only if the NSP bit is set.</span></div>
<div class="line"><a id="l00335" name="l00335"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a288b948f637f852770376c28ec1eb174">  335</a></span><span class="preprocessor">#define ACCESSCTRL_XIP_MAIN_NSU_RESET  _u(0x1)</span></div>
<div class="line"><a id="l00336" name="l00336"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a57fe9cda5b72050bda5280f7898d854f">  336</a></span><span class="preprocessor">#define ACCESSCTRL_XIP_MAIN_NSU_BITS   _u(0x00000001)</span></div>
<div class="line"><a id="l00337" name="l00337"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#aa9f81a150d63fb7c0bee3fbcf1ece771">  337</a></span><span class="preprocessor">#define ACCESSCTRL_XIP_MAIN_NSU_MSB    _u(0)</span></div>
<div class="line"><a id="l00338" name="l00338"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a02313ae229786e091a788d73f75c2402">  338</a></span><span class="preprocessor">#define ACCESSCTRL_XIP_MAIN_NSU_LSB    _u(0)</span></div>
<div class="line"><a id="l00339" name="l00339"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#ac85e26ee2278ae5714211dd8eb283eb1">  339</a></span><span class="preprocessor">#define ACCESSCTRL_XIP_MAIN_NSU_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00340" name="l00340"></a><span class="lineno">  340</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l00341" name="l00341"></a><span class="lineno">  341</span><span class="comment">// Register    : ACCESSCTRL_SRAM0</span></div>
<div class="line"><a id="l00342" name="l00342"></a><span class="lineno">  342</span><span class="comment">// Description : Control whether debugger, DMA, core 0 and core 1 can access</span></div>
<div class="line"><a id="l00343" name="l00343"></a><span class="lineno">  343</span><span class="comment">//               SRAM0, and at what security/privilege levels they can do so.</span></div>
<div class="line"><a id="l00344" name="l00344"></a><span class="lineno">  344</span><span class="comment">//</span></div>
<div class="line"><a id="l00345" name="l00345"></a><span class="lineno">  345</span><span class="comment">//               Defaults to fully open access.</span></div>
<div class="line"><a id="l00346" name="l00346"></a><span class="lineno">  346</span><span class="comment">//</span></div>
<div class="line"><a id="l00347" name="l00347"></a><span class="lineno">  347</span><span class="comment">//               This register is writable only from a Secure, Privileged</span></div>
<div class="line"><a id="l00348" name="l00348"></a><span class="lineno">  348</span><span class="comment">//               processor or debugger, with the exception of the NSU bit, which</span></div>
<div class="line"><a id="l00349" name="l00349"></a><span class="lineno">  349</span><span class="comment">//               becomes Non-secure-Privileged-writable when the NSP bit is set.</span></div>
<div class="line"><a id="l00350" name="l00350"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a4408c8a8cb70f0067d54289d624debd9">  350</a></span><span class="preprocessor">#define ACCESSCTRL_SRAM0_OFFSET _u(0x0000001c)</span></div>
<div class="line"><a id="l00351" name="l00351"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a66dbb6499a4283149fd0999788bc078a">  351</a></span><span class="preprocessor">#define ACCESSCTRL_SRAM0_BITS   _u(0x000000ff)</span></div>
<div class="line"><a id="l00352" name="l00352"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#adcec103b191f8d2c07ae3bb0350a561c">  352</a></span><span class="preprocessor">#define ACCESSCTRL_SRAM0_RESET  _u(0x000000ff)</span></div>
<div class="line"><a id="l00353" name="l00353"></a><span class="lineno">  353</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00354" name="l00354"></a><span class="lineno">  354</span><span class="comment">// Field       : ACCESSCTRL_SRAM0_DBG</span></div>
<div class="line"><a id="l00355" name="l00355"></a><span class="lineno">  355</span><span class="comment">// Description : If 1, SRAM0 can be accessed by the debugger, at</span></div>
<div class="line"><a id="l00356" name="l00356"></a><span class="lineno">  356</span><span class="comment">//               security/privilege levels permitted by SP/NSP/SU/NSU in this</span></div>
<div class="line"><a id="l00357" name="l00357"></a><span class="lineno">  357</span><span class="comment">//               register.</span></div>
<div class="line"><a id="l00358" name="l00358"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#ab514f8d51638b0eb923e5abdb2c8e557">  358</a></span><span class="preprocessor">#define ACCESSCTRL_SRAM0_DBG_RESET  _u(0x1)</span></div>
<div class="line"><a id="l00359" name="l00359"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a88d6217f0795e1f0106eda667395b5df">  359</a></span><span class="preprocessor">#define ACCESSCTRL_SRAM0_DBG_BITS   _u(0x00000080)</span></div>
<div class="line"><a id="l00360" name="l00360"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#aaaaf6010980bf8740b10d8c568494157">  360</a></span><span class="preprocessor">#define ACCESSCTRL_SRAM0_DBG_MSB    _u(7)</span></div>
<div class="line"><a id="l00361" name="l00361"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a2668ae07bd2e958a0f68876c6767be29">  361</a></span><span class="preprocessor">#define ACCESSCTRL_SRAM0_DBG_LSB    _u(7)</span></div>
<div class="line"><a id="l00362" name="l00362"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a06f59de5e94c069bcf1089c082724cde">  362</a></span><span class="preprocessor">#define ACCESSCTRL_SRAM0_DBG_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00363" name="l00363"></a><span class="lineno">  363</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00364" name="l00364"></a><span class="lineno">  364</span><span class="comment">// Field       : ACCESSCTRL_SRAM0_DMA</span></div>
<div class="line"><a id="l00365" name="l00365"></a><span class="lineno">  365</span><span class="comment">// Description : If 1, SRAM0 can be accessed by the DMA, at security/privilege</span></div>
<div class="line"><a id="l00366" name="l00366"></a><span class="lineno">  366</span><span class="comment">//               levels permitted by SP/NSP/SU/NSU in this register.</span></div>
<div class="line"><a id="l00367" name="l00367"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#acbf5dc34345c9346c24b722c57d3f688">  367</a></span><span class="preprocessor">#define ACCESSCTRL_SRAM0_DMA_RESET  _u(0x1)</span></div>
<div class="line"><a id="l00368" name="l00368"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#acef29a898603ff66958d9cc8aaf6784b">  368</a></span><span class="preprocessor">#define ACCESSCTRL_SRAM0_DMA_BITS   _u(0x00000040)</span></div>
<div class="line"><a id="l00369" name="l00369"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a7f5eeaff044ddfd6822f7d6e034eee78">  369</a></span><span class="preprocessor">#define ACCESSCTRL_SRAM0_DMA_MSB    _u(6)</span></div>
<div class="line"><a id="l00370" name="l00370"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a68ef49f4ac27ab8223fed9955d288b04">  370</a></span><span class="preprocessor">#define ACCESSCTRL_SRAM0_DMA_LSB    _u(6)</span></div>
<div class="line"><a id="l00371" name="l00371"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a08276786bea12a17fc1bd2dbaface391">  371</a></span><span class="preprocessor">#define ACCESSCTRL_SRAM0_DMA_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00372" name="l00372"></a><span class="lineno">  372</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00373" name="l00373"></a><span class="lineno">  373</span><span class="comment">// Field       : ACCESSCTRL_SRAM0_CORE1</span></div>
<div class="line"><a id="l00374" name="l00374"></a><span class="lineno">  374</span><span class="comment">// Description : If 1, SRAM0 can be accessed by core 1, at security/privilege</span></div>
<div class="line"><a id="l00375" name="l00375"></a><span class="lineno">  375</span><span class="comment">//               levels permitted by SP/NSP/SU/NSU in this register.</span></div>
<div class="line"><a id="l00376" name="l00376"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a0440b56ec283d9910a6146f16a2bdd01">  376</a></span><span class="preprocessor">#define ACCESSCTRL_SRAM0_CORE1_RESET  _u(0x1)</span></div>
<div class="line"><a id="l00377" name="l00377"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a58586ff954b0e2324da308bc8235fc5b">  377</a></span><span class="preprocessor">#define ACCESSCTRL_SRAM0_CORE1_BITS   _u(0x00000020)</span></div>
<div class="line"><a id="l00378" name="l00378"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a378bc88776be526f4c06444f656f9a7d">  378</a></span><span class="preprocessor">#define ACCESSCTRL_SRAM0_CORE1_MSB    _u(5)</span></div>
<div class="line"><a id="l00379" name="l00379"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#ab69c6caf6c2d049d82ae68004959d7d5">  379</a></span><span class="preprocessor">#define ACCESSCTRL_SRAM0_CORE1_LSB    _u(5)</span></div>
<div class="line"><a id="l00380" name="l00380"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a1869635af26bdb71e4affea48f90054f">  380</a></span><span class="preprocessor">#define ACCESSCTRL_SRAM0_CORE1_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00381" name="l00381"></a><span class="lineno">  381</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00382" name="l00382"></a><span class="lineno">  382</span><span class="comment">// Field       : ACCESSCTRL_SRAM0_CORE0</span></div>
<div class="line"><a id="l00383" name="l00383"></a><span class="lineno">  383</span><span class="comment">// Description : If 1, SRAM0 can be accessed by core 0, at security/privilege</span></div>
<div class="line"><a id="l00384" name="l00384"></a><span class="lineno">  384</span><span class="comment">//               levels permitted by SP/NSP/SU/NSU in this register.</span></div>
<div class="line"><a id="l00385" name="l00385"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#add375927b6a42c4ea0af9b3c4a5af5ef">  385</a></span><span class="preprocessor">#define ACCESSCTRL_SRAM0_CORE0_RESET  _u(0x1)</span></div>
<div class="line"><a id="l00386" name="l00386"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a7407bb8ffcbe504f0a22a7bed982cf50">  386</a></span><span class="preprocessor">#define ACCESSCTRL_SRAM0_CORE0_BITS   _u(0x00000010)</span></div>
<div class="line"><a id="l00387" name="l00387"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a76a12457394257a2cbc11526b1de7141">  387</a></span><span class="preprocessor">#define ACCESSCTRL_SRAM0_CORE0_MSB    _u(4)</span></div>
<div class="line"><a id="l00388" name="l00388"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#ac93a0bc4d68e8d715196d7fbdd7705d0">  388</a></span><span class="preprocessor">#define ACCESSCTRL_SRAM0_CORE0_LSB    _u(4)</span></div>
<div class="line"><a id="l00389" name="l00389"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a8d3f19e40ac8061512e6835c2ede2406">  389</a></span><span class="preprocessor">#define ACCESSCTRL_SRAM0_CORE0_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00390" name="l00390"></a><span class="lineno">  390</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00391" name="l00391"></a><span class="lineno">  391</span><span class="comment">// Field       : ACCESSCTRL_SRAM0_SP</span></div>
<div class="line"><a id="l00392" name="l00392"></a><span class="lineno">  392</span><span class="comment">// Description : If 1, SRAM0 can be accessed from a Secure, Privileged context.</span></div>
<div class="line"><a id="l00393" name="l00393"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a6599769464e6798961d335e0d8310a7e">  393</a></span><span class="preprocessor">#define ACCESSCTRL_SRAM0_SP_RESET  _u(0x1)</span></div>
<div class="line"><a id="l00394" name="l00394"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#aab23bd6583017772c6e9d870a18994ee">  394</a></span><span class="preprocessor">#define ACCESSCTRL_SRAM0_SP_BITS   _u(0x00000008)</span></div>
<div class="line"><a id="l00395" name="l00395"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a186df6db62e8dd6bf5efc50c31ef40dc">  395</a></span><span class="preprocessor">#define ACCESSCTRL_SRAM0_SP_MSB    _u(3)</span></div>
<div class="line"><a id="l00396" name="l00396"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#ae24c8c80cd810e7fc2788f952a032450">  396</a></span><span class="preprocessor">#define ACCESSCTRL_SRAM0_SP_LSB    _u(3)</span></div>
<div class="line"><a id="l00397" name="l00397"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a67a47db99b32b949e789445c249039d8">  397</a></span><span class="preprocessor">#define ACCESSCTRL_SRAM0_SP_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00398" name="l00398"></a><span class="lineno">  398</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00399" name="l00399"></a><span class="lineno">  399</span><span class="comment">// Field       : ACCESSCTRL_SRAM0_SU</span></div>
<div class="line"><a id="l00400" name="l00400"></a><span class="lineno">  400</span><span class="comment">// Description : If 1, and SP is also set, SRAM0 can be accessed from a Secure,</span></div>
<div class="line"><a id="l00401" name="l00401"></a><span class="lineno">  401</span><span class="comment">//               Unprivileged context.</span></div>
<div class="line"><a id="l00402" name="l00402"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#ae830c5c7cfa97963d8c507111a6021d5">  402</a></span><span class="preprocessor">#define ACCESSCTRL_SRAM0_SU_RESET  _u(0x1)</span></div>
<div class="line"><a id="l00403" name="l00403"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a749ff2a82367eb2a8595fc8c5bc5db62">  403</a></span><span class="preprocessor">#define ACCESSCTRL_SRAM0_SU_BITS   _u(0x00000004)</span></div>
<div class="line"><a id="l00404" name="l00404"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a1ae1fb539851612b5451908b9e7935f6">  404</a></span><span class="preprocessor">#define ACCESSCTRL_SRAM0_SU_MSB    _u(2)</span></div>
<div class="line"><a id="l00405" name="l00405"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a5cde2a23fb4ebf7eee4691c0864780d0">  405</a></span><span class="preprocessor">#define ACCESSCTRL_SRAM0_SU_LSB    _u(2)</span></div>
<div class="line"><a id="l00406" name="l00406"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a118b43fd31670aba20e33ae1240e1337">  406</a></span><span class="preprocessor">#define ACCESSCTRL_SRAM0_SU_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00407" name="l00407"></a><span class="lineno">  407</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00408" name="l00408"></a><span class="lineno">  408</span><span class="comment">// Field       : ACCESSCTRL_SRAM0_NSP</span></div>
<div class="line"><a id="l00409" name="l00409"></a><span class="lineno">  409</span><span class="comment">// Description : If 1, SRAM0 can be accessed from a Non-secure, Privileged</span></div>
<div class="line"><a id="l00410" name="l00410"></a><span class="lineno">  410</span><span class="comment">//               context.</span></div>
<div class="line"><a id="l00411" name="l00411"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a605d32d240d4f65b7e565b7e16229b69">  411</a></span><span class="preprocessor">#define ACCESSCTRL_SRAM0_NSP_RESET  _u(0x1)</span></div>
<div class="line"><a id="l00412" name="l00412"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#acf7fcad970306b39a314071bf18e2934">  412</a></span><span class="preprocessor">#define ACCESSCTRL_SRAM0_NSP_BITS   _u(0x00000002)</span></div>
<div class="line"><a id="l00413" name="l00413"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a61ea5f791b3e80294e8c0b9d3a457ad3">  413</a></span><span class="preprocessor">#define ACCESSCTRL_SRAM0_NSP_MSB    _u(1)</span></div>
<div class="line"><a id="l00414" name="l00414"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#adb49780bb8f363c3e025ba049fb8bd89">  414</a></span><span class="preprocessor">#define ACCESSCTRL_SRAM0_NSP_LSB    _u(1)</span></div>
<div class="line"><a id="l00415" name="l00415"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#ac4b5ca0400f1b9d1de808edd4aea8fa2">  415</a></span><span class="preprocessor">#define ACCESSCTRL_SRAM0_NSP_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00416" name="l00416"></a><span class="lineno">  416</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00417" name="l00417"></a><span class="lineno">  417</span><span class="comment">// Field       : ACCESSCTRL_SRAM0_NSU</span></div>
<div class="line"><a id="l00418" name="l00418"></a><span class="lineno">  418</span><span class="comment">// Description : If 1, and NSP is also set, SRAM0 can be accessed from a Non-</span></div>
<div class="line"><a id="l00419" name="l00419"></a><span class="lineno">  419</span><span class="comment">//               secure, Unprivileged context.</span></div>
<div class="line"><a id="l00420" name="l00420"></a><span class="lineno">  420</span><span class="comment">//</span></div>
<div class="line"><a id="l00421" name="l00421"></a><span class="lineno">  421</span><span class="comment">//               This bit is writable from a Non-secure, Privileged context, if</span></div>
<div class="line"><a id="l00422" name="l00422"></a><span class="lineno">  422</span><span class="comment">//               and only if the NSP bit is set.</span></div>
<div class="line"><a id="l00423" name="l00423"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a4ed728dd0941de410e63f0a5ec83f679">  423</a></span><span class="preprocessor">#define ACCESSCTRL_SRAM0_NSU_RESET  _u(0x1)</span></div>
<div class="line"><a id="l00424" name="l00424"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a8a6fcd62302c34b93da43a6a307f3efc">  424</a></span><span class="preprocessor">#define ACCESSCTRL_SRAM0_NSU_BITS   _u(0x00000001)</span></div>
<div class="line"><a id="l00425" name="l00425"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#aac63bb303e8ae5b0cf5714f4faa05ecf">  425</a></span><span class="preprocessor">#define ACCESSCTRL_SRAM0_NSU_MSB    _u(0)</span></div>
<div class="line"><a id="l00426" name="l00426"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#ac377b22fa26477392d9f1faf2ec39590">  426</a></span><span class="preprocessor">#define ACCESSCTRL_SRAM0_NSU_LSB    _u(0)</span></div>
<div class="line"><a id="l00427" name="l00427"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a286ff78659d3c2147ee1400002423653">  427</a></span><span class="preprocessor">#define ACCESSCTRL_SRAM0_NSU_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00428" name="l00428"></a><span class="lineno">  428</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l00429" name="l00429"></a><span class="lineno">  429</span><span class="comment">// Register    : ACCESSCTRL_SRAM1</span></div>
<div class="line"><a id="l00430" name="l00430"></a><span class="lineno">  430</span><span class="comment">// Description : Control whether debugger, DMA, core 0 and core 1 can access</span></div>
<div class="line"><a id="l00431" name="l00431"></a><span class="lineno">  431</span><span class="comment">//               SRAM1, and at what security/privilege levels they can do so.</span></div>
<div class="line"><a id="l00432" name="l00432"></a><span class="lineno">  432</span><span class="comment">//</span></div>
<div class="line"><a id="l00433" name="l00433"></a><span class="lineno">  433</span><span class="comment">//               Defaults to fully open access.</span></div>
<div class="line"><a id="l00434" name="l00434"></a><span class="lineno">  434</span><span class="comment">//</span></div>
<div class="line"><a id="l00435" name="l00435"></a><span class="lineno">  435</span><span class="comment">//               This register is writable only from a Secure, Privileged</span></div>
<div class="line"><a id="l00436" name="l00436"></a><span class="lineno">  436</span><span class="comment">//               processor or debugger, with the exception of the NSU bit, which</span></div>
<div class="line"><a id="l00437" name="l00437"></a><span class="lineno">  437</span><span class="comment">//               becomes Non-secure-Privileged-writable when the NSP bit is set.</span></div>
<div class="line"><a id="l00438" name="l00438"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#ace4a13bf23916685a209f5431b2bf28e">  438</a></span><span class="preprocessor">#define ACCESSCTRL_SRAM1_OFFSET _u(0x00000020)</span></div>
<div class="line"><a id="l00439" name="l00439"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a1b7526bc4faea3532e35b9811b2f48f4">  439</a></span><span class="preprocessor">#define ACCESSCTRL_SRAM1_BITS   _u(0x000000ff)</span></div>
<div class="line"><a id="l00440" name="l00440"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#afb544362911688488e95166cf2ce71b3">  440</a></span><span class="preprocessor">#define ACCESSCTRL_SRAM1_RESET  _u(0x000000ff)</span></div>
<div class="line"><a id="l00441" name="l00441"></a><span class="lineno">  441</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00442" name="l00442"></a><span class="lineno">  442</span><span class="comment">// Field       : ACCESSCTRL_SRAM1_DBG</span></div>
<div class="line"><a id="l00443" name="l00443"></a><span class="lineno">  443</span><span class="comment">// Description : If 1, SRAM1 can be accessed by the debugger, at</span></div>
<div class="line"><a id="l00444" name="l00444"></a><span class="lineno">  444</span><span class="comment">//               security/privilege levels permitted by SP/NSP/SU/NSU in this</span></div>
<div class="line"><a id="l00445" name="l00445"></a><span class="lineno">  445</span><span class="comment">//               register.</span></div>
<div class="line"><a id="l00446" name="l00446"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#addc3decabfa2f21f3debd59e3ce16131">  446</a></span><span class="preprocessor">#define ACCESSCTRL_SRAM1_DBG_RESET  _u(0x1)</span></div>
<div class="line"><a id="l00447" name="l00447"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a0dab9724497e7ae8baca626735ff79b2">  447</a></span><span class="preprocessor">#define ACCESSCTRL_SRAM1_DBG_BITS   _u(0x00000080)</span></div>
<div class="line"><a id="l00448" name="l00448"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#abd706f4cbb95c0b8eedc5987364d3364">  448</a></span><span class="preprocessor">#define ACCESSCTRL_SRAM1_DBG_MSB    _u(7)</span></div>
<div class="line"><a id="l00449" name="l00449"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#acbc5fbe8c342d96bdee8e33392f30279">  449</a></span><span class="preprocessor">#define ACCESSCTRL_SRAM1_DBG_LSB    _u(7)</span></div>
<div class="line"><a id="l00450" name="l00450"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a0cad312bae8582c01c4ddb22b623aad7">  450</a></span><span class="preprocessor">#define ACCESSCTRL_SRAM1_DBG_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00451" name="l00451"></a><span class="lineno">  451</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00452" name="l00452"></a><span class="lineno">  452</span><span class="comment">// Field       : ACCESSCTRL_SRAM1_DMA</span></div>
<div class="line"><a id="l00453" name="l00453"></a><span class="lineno">  453</span><span class="comment">// Description : If 1, SRAM1 can be accessed by the DMA, at security/privilege</span></div>
<div class="line"><a id="l00454" name="l00454"></a><span class="lineno">  454</span><span class="comment">//               levels permitted by SP/NSP/SU/NSU in this register.</span></div>
<div class="line"><a id="l00455" name="l00455"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a9569de6081e9242dd09b731ae3936cc3">  455</a></span><span class="preprocessor">#define ACCESSCTRL_SRAM1_DMA_RESET  _u(0x1)</span></div>
<div class="line"><a id="l00456" name="l00456"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a8466cf1d26b1b2edbef3e45b3624e33e">  456</a></span><span class="preprocessor">#define ACCESSCTRL_SRAM1_DMA_BITS   _u(0x00000040)</span></div>
<div class="line"><a id="l00457" name="l00457"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#ad8a6977aa51c342c29a2c12c579f1480">  457</a></span><span class="preprocessor">#define ACCESSCTRL_SRAM1_DMA_MSB    _u(6)</span></div>
<div class="line"><a id="l00458" name="l00458"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#af6dad68b045426383ca8c0d00a343ac8">  458</a></span><span class="preprocessor">#define ACCESSCTRL_SRAM1_DMA_LSB    _u(6)</span></div>
<div class="line"><a id="l00459" name="l00459"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#abcc68e90055e3707d96eb5b26d492261">  459</a></span><span class="preprocessor">#define ACCESSCTRL_SRAM1_DMA_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00460" name="l00460"></a><span class="lineno">  460</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00461" name="l00461"></a><span class="lineno">  461</span><span class="comment">// Field       : ACCESSCTRL_SRAM1_CORE1</span></div>
<div class="line"><a id="l00462" name="l00462"></a><span class="lineno">  462</span><span class="comment">// Description : If 1, SRAM1 can be accessed by core 1, at security/privilege</span></div>
<div class="line"><a id="l00463" name="l00463"></a><span class="lineno">  463</span><span class="comment">//               levels permitted by SP/NSP/SU/NSU in this register.</span></div>
<div class="line"><a id="l00464" name="l00464"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a17213543c27105a206ccdcbfe9416945">  464</a></span><span class="preprocessor">#define ACCESSCTRL_SRAM1_CORE1_RESET  _u(0x1)</span></div>
<div class="line"><a id="l00465" name="l00465"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a8482c9c2cdb9feef3a2bc37b0c2a4c4e">  465</a></span><span class="preprocessor">#define ACCESSCTRL_SRAM1_CORE1_BITS   _u(0x00000020)</span></div>
<div class="line"><a id="l00466" name="l00466"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a9c3ec7696f1dd4e50186a0445c2bca8b">  466</a></span><span class="preprocessor">#define ACCESSCTRL_SRAM1_CORE1_MSB    _u(5)</span></div>
<div class="line"><a id="l00467" name="l00467"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a4a17c88775fbeb5d60da3e42f454cccf">  467</a></span><span class="preprocessor">#define ACCESSCTRL_SRAM1_CORE1_LSB    _u(5)</span></div>
<div class="line"><a id="l00468" name="l00468"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a9ae28083dd69446cd7e69176f31081e0">  468</a></span><span class="preprocessor">#define ACCESSCTRL_SRAM1_CORE1_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00469" name="l00469"></a><span class="lineno">  469</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00470" name="l00470"></a><span class="lineno">  470</span><span class="comment">// Field       : ACCESSCTRL_SRAM1_CORE0</span></div>
<div class="line"><a id="l00471" name="l00471"></a><span class="lineno">  471</span><span class="comment">// Description : If 1, SRAM1 can be accessed by core 0, at security/privilege</span></div>
<div class="line"><a id="l00472" name="l00472"></a><span class="lineno">  472</span><span class="comment">//               levels permitted by SP/NSP/SU/NSU in this register.</span></div>
<div class="line"><a id="l00473" name="l00473"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#acccff058d74f0ea4cb71b1361d87a013">  473</a></span><span class="preprocessor">#define ACCESSCTRL_SRAM1_CORE0_RESET  _u(0x1)</span></div>
<div class="line"><a id="l00474" name="l00474"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a7d7c38c1d3c492c959cb73739653f6ce">  474</a></span><span class="preprocessor">#define ACCESSCTRL_SRAM1_CORE0_BITS   _u(0x00000010)</span></div>
<div class="line"><a id="l00475" name="l00475"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a04529e04bf35e72e250b7bad111ce16a">  475</a></span><span class="preprocessor">#define ACCESSCTRL_SRAM1_CORE0_MSB    _u(4)</span></div>
<div class="line"><a id="l00476" name="l00476"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#aa829910dea67b367e909a666601b4b8d">  476</a></span><span class="preprocessor">#define ACCESSCTRL_SRAM1_CORE0_LSB    _u(4)</span></div>
<div class="line"><a id="l00477" name="l00477"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a5eb64bc2ff8ba7d893721b402056fac5">  477</a></span><span class="preprocessor">#define ACCESSCTRL_SRAM1_CORE0_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00478" name="l00478"></a><span class="lineno">  478</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00479" name="l00479"></a><span class="lineno">  479</span><span class="comment">// Field       : ACCESSCTRL_SRAM1_SP</span></div>
<div class="line"><a id="l00480" name="l00480"></a><span class="lineno">  480</span><span class="comment">// Description : If 1, SRAM1 can be accessed from a Secure, Privileged context.</span></div>
<div class="line"><a id="l00481" name="l00481"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a4ca3a5daa2116042cc87b41983e74d4a">  481</a></span><span class="preprocessor">#define ACCESSCTRL_SRAM1_SP_RESET  _u(0x1)</span></div>
<div class="line"><a id="l00482" name="l00482"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a3d38c60fb9bea405c062ff36865a23f7">  482</a></span><span class="preprocessor">#define ACCESSCTRL_SRAM1_SP_BITS   _u(0x00000008)</span></div>
<div class="line"><a id="l00483" name="l00483"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a845a5d72a82316cd6edf6a123d86955c">  483</a></span><span class="preprocessor">#define ACCESSCTRL_SRAM1_SP_MSB    _u(3)</span></div>
<div class="line"><a id="l00484" name="l00484"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a0f74857466266f729acaf5fe6042b2a0">  484</a></span><span class="preprocessor">#define ACCESSCTRL_SRAM1_SP_LSB    _u(3)</span></div>
<div class="line"><a id="l00485" name="l00485"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#ada34ce954f7c3709a87712bd7e11ef62">  485</a></span><span class="preprocessor">#define ACCESSCTRL_SRAM1_SP_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00486" name="l00486"></a><span class="lineno">  486</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00487" name="l00487"></a><span class="lineno">  487</span><span class="comment">// Field       : ACCESSCTRL_SRAM1_SU</span></div>
<div class="line"><a id="l00488" name="l00488"></a><span class="lineno">  488</span><span class="comment">// Description : If 1, and SP is also set, SRAM1 can be accessed from a Secure,</span></div>
<div class="line"><a id="l00489" name="l00489"></a><span class="lineno">  489</span><span class="comment">//               Unprivileged context.</span></div>
<div class="line"><a id="l00490" name="l00490"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a25a77b5467a6d2d365b2bd6894c285dc">  490</a></span><span class="preprocessor">#define ACCESSCTRL_SRAM1_SU_RESET  _u(0x1)</span></div>
<div class="line"><a id="l00491" name="l00491"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#ad40e504a8aac4ebf60379f5c302f12f8">  491</a></span><span class="preprocessor">#define ACCESSCTRL_SRAM1_SU_BITS   _u(0x00000004)</span></div>
<div class="line"><a id="l00492" name="l00492"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#aeed7a910af0e930699c0948e25ee7de3">  492</a></span><span class="preprocessor">#define ACCESSCTRL_SRAM1_SU_MSB    _u(2)</span></div>
<div class="line"><a id="l00493" name="l00493"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a1c0114b9cd898e0bc96933ea006bd5b8">  493</a></span><span class="preprocessor">#define ACCESSCTRL_SRAM1_SU_LSB    _u(2)</span></div>
<div class="line"><a id="l00494" name="l00494"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a86bba76d3af825e1fb43b4485d06a6d7">  494</a></span><span class="preprocessor">#define ACCESSCTRL_SRAM1_SU_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00495" name="l00495"></a><span class="lineno">  495</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00496" name="l00496"></a><span class="lineno">  496</span><span class="comment">// Field       : ACCESSCTRL_SRAM1_NSP</span></div>
<div class="line"><a id="l00497" name="l00497"></a><span class="lineno">  497</span><span class="comment">// Description : If 1, SRAM1 can be accessed from a Non-secure, Privileged</span></div>
<div class="line"><a id="l00498" name="l00498"></a><span class="lineno">  498</span><span class="comment">//               context.</span></div>
<div class="line"><a id="l00499" name="l00499"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a17233e0e531d379eb8072402bc41df95">  499</a></span><span class="preprocessor">#define ACCESSCTRL_SRAM1_NSP_RESET  _u(0x1)</span></div>
<div class="line"><a id="l00500" name="l00500"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a03e103b68c5f91da5f4456fe5d8889b0">  500</a></span><span class="preprocessor">#define ACCESSCTRL_SRAM1_NSP_BITS   _u(0x00000002)</span></div>
<div class="line"><a id="l00501" name="l00501"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a7bc775e12828245ec7793f5144d0eeb2">  501</a></span><span class="preprocessor">#define ACCESSCTRL_SRAM1_NSP_MSB    _u(1)</span></div>
<div class="line"><a id="l00502" name="l00502"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a25c3627542b9c4856bf8a7bca7f0f683">  502</a></span><span class="preprocessor">#define ACCESSCTRL_SRAM1_NSP_LSB    _u(1)</span></div>
<div class="line"><a id="l00503" name="l00503"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#abbd513d09e35ab50b18d18ce55330f62">  503</a></span><span class="preprocessor">#define ACCESSCTRL_SRAM1_NSP_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00504" name="l00504"></a><span class="lineno">  504</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00505" name="l00505"></a><span class="lineno">  505</span><span class="comment">// Field       : ACCESSCTRL_SRAM1_NSU</span></div>
<div class="line"><a id="l00506" name="l00506"></a><span class="lineno">  506</span><span class="comment">// Description : If 1, and NSP is also set, SRAM1 can be accessed from a Non-</span></div>
<div class="line"><a id="l00507" name="l00507"></a><span class="lineno">  507</span><span class="comment">//               secure, Unprivileged context.</span></div>
<div class="line"><a id="l00508" name="l00508"></a><span class="lineno">  508</span><span class="comment">//</span></div>
<div class="line"><a id="l00509" name="l00509"></a><span class="lineno">  509</span><span class="comment">//               This bit is writable from a Non-secure, Privileged context, if</span></div>
<div class="line"><a id="l00510" name="l00510"></a><span class="lineno">  510</span><span class="comment">//               and only if the NSP bit is set.</span></div>
<div class="line"><a id="l00511" name="l00511"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a48c8126ecc6ad9c9a23503080187170b">  511</a></span><span class="preprocessor">#define ACCESSCTRL_SRAM1_NSU_RESET  _u(0x1)</span></div>
<div class="line"><a id="l00512" name="l00512"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a3856253db5c0ddf0c9bd304fc0e20110">  512</a></span><span class="preprocessor">#define ACCESSCTRL_SRAM1_NSU_BITS   _u(0x00000001)</span></div>
<div class="line"><a id="l00513" name="l00513"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#aa6b4398122514f60f2a28b05932a1f4a">  513</a></span><span class="preprocessor">#define ACCESSCTRL_SRAM1_NSU_MSB    _u(0)</span></div>
<div class="line"><a id="l00514" name="l00514"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a119f021370a8b6cbfbc5ac33788e32d5">  514</a></span><span class="preprocessor">#define ACCESSCTRL_SRAM1_NSU_LSB    _u(0)</span></div>
<div class="line"><a id="l00515" name="l00515"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a0c55d99d68b39afaf4a771ad9b614847">  515</a></span><span class="preprocessor">#define ACCESSCTRL_SRAM1_NSU_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00516" name="l00516"></a><span class="lineno">  516</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l00517" name="l00517"></a><span class="lineno">  517</span><span class="comment">// Register    : ACCESSCTRL_SRAM2</span></div>
<div class="line"><a id="l00518" name="l00518"></a><span class="lineno">  518</span><span class="comment">// Description : Control whether debugger, DMA, core 0 and core 1 can access</span></div>
<div class="line"><a id="l00519" name="l00519"></a><span class="lineno">  519</span><span class="comment">//               SRAM2, and at what security/privilege levels they can do so.</span></div>
<div class="line"><a id="l00520" name="l00520"></a><span class="lineno">  520</span><span class="comment">//</span></div>
<div class="line"><a id="l00521" name="l00521"></a><span class="lineno">  521</span><span class="comment">//               Defaults to fully open access.</span></div>
<div class="line"><a id="l00522" name="l00522"></a><span class="lineno">  522</span><span class="comment">//</span></div>
<div class="line"><a id="l00523" name="l00523"></a><span class="lineno">  523</span><span class="comment">//               This register is writable only from a Secure, Privileged</span></div>
<div class="line"><a id="l00524" name="l00524"></a><span class="lineno">  524</span><span class="comment">//               processor or debugger, with the exception of the NSU bit, which</span></div>
<div class="line"><a id="l00525" name="l00525"></a><span class="lineno">  525</span><span class="comment">//               becomes Non-secure-Privileged-writable when the NSP bit is set.</span></div>
<div class="line"><a id="l00526" name="l00526"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a290acda1102e8b70b3238833c1f05f46">  526</a></span><span class="preprocessor">#define ACCESSCTRL_SRAM2_OFFSET _u(0x00000024)</span></div>
<div class="line"><a id="l00527" name="l00527"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a7ba313e877e4773f5f6fc49679a732ea">  527</a></span><span class="preprocessor">#define ACCESSCTRL_SRAM2_BITS   _u(0x000000ff)</span></div>
<div class="line"><a id="l00528" name="l00528"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a2033a023d07f15ada84bd1606bc7a13a">  528</a></span><span class="preprocessor">#define ACCESSCTRL_SRAM2_RESET  _u(0x000000ff)</span></div>
<div class="line"><a id="l00529" name="l00529"></a><span class="lineno">  529</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00530" name="l00530"></a><span class="lineno">  530</span><span class="comment">// Field       : ACCESSCTRL_SRAM2_DBG</span></div>
<div class="line"><a id="l00531" name="l00531"></a><span class="lineno">  531</span><span class="comment">// Description : If 1, SRAM2 can be accessed by the debugger, at</span></div>
<div class="line"><a id="l00532" name="l00532"></a><span class="lineno">  532</span><span class="comment">//               security/privilege levels permitted by SP/NSP/SU/NSU in this</span></div>
<div class="line"><a id="l00533" name="l00533"></a><span class="lineno">  533</span><span class="comment">//               register.</span></div>
<div class="line"><a id="l00534" name="l00534"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a229bdfb4642580ac89f9e1e7f96df95a">  534</a></span><span class="preprocessor">#define ACCESSCTRL_SRAM2_DBG_RESET  _u(0x1)</span></div>
<div class="line"><a id="l00535" name="l00535"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a63ed3ee2d11ffc29d5b277a7c82e598b">  535</a></span><span class="preprocessor">#define ACCESSCTRL_SRAM2_DBG_BITS   _u(0x00000080)</span></div>
<div class="line"><a id="l00536" name="l00536"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#ad7d0a04a9bbaf0cc8433f4ef5e4c3f90">  536</a></span><span class="preprocessor">#define ACCESSCTRL_SRAM2_DBG_MSB    _u(7)</span></div>
<div class="line"><a id="l00537" name="l00537"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a547c282f826ad596d84013610b087160">  537</a></span><span class="preprocessor">#define ACCESSCTRL_SRAM2_DBG_LSB    _u(7)</span></div>
<div class="line"><a id="l00538" name="l00538"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a570334a2db1b64c15c8f577546e1a704">  538</a></span><span class="preprocessor">#define ACCESSCTRL_SRAM2_DBG_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00539" name="l00539"></a><span class="lineno">  539</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00540" name="l00540"></a><span class="lineno">  540</span><span class="comment">// Field       : ACCESSCTRL_SRAM2_DMA</span></div>
<div class="line"><a id="l00541" name="l00541"></a><span class="lineno">  541</span><span class="comment">// Description : If 1, SRAM2 can be accessed by the DMA, at security/privilege</span></div>
<div class="line"><a id="l00542" name="l00542"></a><span class="lineno">  542</span><span class="comment">//               levels permitted by SP/NSP/SU/NSU in this register.</span></div>
<div class="line"><a id="l00543" name="l00543"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#aa840ecee34818c28495cb6a138f9b84b">  543</a></span><span class="preprocessor">#define ACCESSCTRL_SRAM2_DMA_RESET  _u(0x1)</span></div>
<div class="line"><a id="l00544" name="l00544"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#ad27aab336ebb2261f17b449e5011e8a6">  544</a></span><span class="preprocessor">#define ACCESSCTRL_SRAM2_DMA_BITS   _u(0x00000040)</span></div>
<div class="line"><a id="l00545" name="l00545"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#aff3e93f14596d885a8c1f16a43367da9">  545</a></span><span class="preprocessor">#define ACCESSCTRL_SRAM2_DMA_MSB    _u(6)</span></div>
<div class="line"><a id="l00546" name="l00546"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a5a2e9ed37711a2615dd72215b8171879">  546</a></span><span class="preprocessor">#define ACCESSCTRL_SRAM2_DMA_LSB    _u(6)</span></div>
<div class="line"><a id="l00547" name="l00547"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a0640956835940479f2366bbece655f65">  547</a></span><span class="preprocessor">#define ACCESSCTRL_SRAM2_DMA_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00548" name="l00548"></a><span class="lineno">  548</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00549" name="l00549"></a><span class="lineno">  549</span><span class="comment">// Field       : ACCESSCTRL_SRAM2_CORE1</span></div>
<div class="line"><a id="l00550" name="l00550"></a><span class="lineno">  550</span><span class="comment">// Description : If 1, SRAM2 can be accessed by core 1, at security/privilege</span></div>
<div class="line"><a id="l00551" name="l00551"></a><span class="lineno">  551</span><span class="comment">//               levels permitted by SP/NSP/SU/NSU in this register.</span></div>
<div class="line"><a id="l00552" name="l00552"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a1fbc061a002de320e04d0fadb3e5edea">  552</a></span><span class="preprocessor">#define ACCESSCTRL_SRAM2_CORE1_RESET  _u(0x1)</span></div>
<div class="line"><a id="l00553" name="l00553"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#aff923b5aafbc82f4e1db5d99bb57c414">  553</a></span><span class="preprocessor">#define ACCESSCTRL_SRAM2_CORE1_BITS   _u(0x00000020)</span></div>
<div class="line"><a id="l00554" name="l00554"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a7ad01d900500669759f47a0c5567c7da">  554</a></span><span class="preprocessor">#define ACCESSCTRL_SRAM2_CORE1_MSB    _u(5)</span></div>
<div class="line"><a id="l00555" name="l00555"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a02faec58c3fb4a5f3e8929344af15993">  555</a></span><span class="preprocessor">#define ACCESSCTRL_SRAM2_CORE1_LSB    _u(5)</span></div>
<div class="line"><a id="l00556" name="l00556"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a0cab2177fc42ac1ea2882cae7b3cff22">  556</a></span><span class="preprocessor">#define ACCESSCTRL_SRAM2_CORE1_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00557" name="l00557"></a><span class="lineno">  557</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00558" name="l00558"></a><span class="lineno">  558</span><span class="comment">// Field       : ACCESSCTRL_SRAM2_CORE0</span></div>
<div class="line"><a id="l00559" name="l00559"></a><span class="lineno">  559</span><span class="comment">// Description : If 1, SRAM2 can be accessed by core 0, at security/privilege</span></div>
<div class="line"><a id="l00560" name="l00560"></a><span class="lineno">  560</span><span class="comment">//               levels permitted by SP/NSP/SU/NSU in this register.</span></div>
<div class="line"><a id="l00561" name="l00561"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#aad3d6ef2608b484ba4fc082893b41d27">  561</a></span><span class="preprocessor">#define ACCESSCTRL_SRAM2_CORE0_RESET  _u(0x1)</span></div>
<div class="line"><a id="l00562" name="l00562"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a57acbb0e9775aed96996cdca71be9bbc">  562</a></span><span class="preprocessor">#define ACCESSCTRL_SRAM2_CORE0_BITS   _u(0x00000010)</span></div>
<div class="line"><a id="l00563" name="l00563"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a5b48adaad22bcf8903d36ec27c4cdedf">  563</a></span><span class="preprocessor">#define ACCESSCTRL_SRAM2_CORE0_MSB    _u(4)</span></div>
<div class="line"><a id="l00564" name="l00564"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a802491c667e51a83c4b5d28b1a42bf69">  564</a></span><span class="preprocessor">#define ACCESSCTRL_SRAM2_CORE0_LSB    _u(4)</span></div>
<div class="line"><a id="l00565" name="l00565"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a3675ca2545d3771857cb05ac842132d7">  565</a></span><span class="preprocessor">#define ACCESSCTRL_SRAM2_CORE0_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00566" name="l00566"></a><span class="lineno">  566</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00567" name="l00567"></a><span class="lineno">  567</span><span class="comment">// Field       : ACCESSCTRL_SRAM2_SP</span></div>
<div class="line"><a id="l00568" name="l00568"></a><span class="lineno">  568</span><span class="comment">// Description : If 1, SRAM2 can be accessed from a Secure, Privileged context.</span></div>
<div class="line"><a id="l00569" name="l00569"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a55b9015b9bf33426667663e3337d8fa0">  569</a></span><span class="preprocessor">#define ACCESSCTRL_SRAM2_SP_RESET  _u(0x1)</span></div>
<div class="line"><a id="l00570" name="l00570"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a17c065fec8db0d8c2b536d4b3ea404e2">  570</a></span><span class="preprocessor">#define ACCESSCTRL_SRAM2_SP_BITS   _u(0x00000008)</span></div>
<div class="line"><a id="l00571" name="l00571"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a0432211d916555073460809c4664f313">  571</a></span><span class="preprocessor">#define ACCESSCTRL_SRAM2_SP_MSB    _u(3)</span></div>
<div class="line"><a id="l00572" name="l00572"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a40208477b70f0557bfa614aaa2b28734">  572</a></span><span class="preprocessor">#define ACCESSCTRL_SRAM2_SP_LSB    _u(3)</span></div>
<div class="line"><a id="l00573" name="l00573"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#ac3c31ce615ee80507da30d38c6d26fc8">  573</a></span><span class="preprocessor">#define ACCESSCTRL_SRAM2_SP_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00574" name="l00574"></a><span class="lineno">  574</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00575" name="l00575"></a><span class="lineno">  575</span><span class="comment">// Field       : ACCESSCTRL_SRAM2_SU</span></div>
<div class="line"><a id="l00576" name="l00576"></a><span class="lineno">  576</span><span class="comment">// Description : If 1, and SP is also set, SRAM2 can be accessed from a Secure,</span></div>
<div class="line"><a id="l00577" name="l00577"></a><span class="lineno">  577</span><span class="comment">//               Unprivileged context.</span></div>
<div class="line"><a id="l00578" name="l00578"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#af6969cd7dc826f28714da26550e48cff">  578</a></span><span class="preprocessor">#define ACCESSCTRL_SRAM2_SU_RESET  _u(0x1)</span></div>
<div class="line"><a id="l00579" name="l00579"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#af38b430f6c4112563094de14e4d31fce">  579</a></span><span class="preprocessor">#define ACCESSCTRL_SRAM2_SU_BITS   _u(0x00000004)</span></div>
<div class="line"><a id="l00580" name="l00580"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a0654ad5906fa62813b7106d288a4bab0">  580</a></span><span class="preprocessor">#define ACCESSCTRL_SRAM2_SU_MSB    _u(2)</span></div>
<div class="line"><a id="l00581" name="l00581"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a54c9e3e417365cd5bd731b5a60b35293">  581</a></span><span class="preprocessor">#define ACCESSCTRL_SRAM2_SU_LSB    _u(2)</span></div>
<div class="line"><a id="l00582" name="l00582"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a4bfc3691a4f5e0f445bd571707346208">  582</a></span><span class="preprocessor">#define ACCESSCTRL_SRAM2_SU_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00583" name="l00583"></a><span class="lineno">  583</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00584" name="l00584"></a><span class="lineno">  584</span><span class="comment">// Field       : ACCESSCTRL_SRAM2_NSP</span></div>
<div class="line"><a id="l00585" name="l00585"></a><span class="lineno">  585</span><span class="comment">// Description : If 1, SRAM2 can be accessed from a Non-secure, Privileged</span></div>
<div class="line"><a id="l00586" name="l00586"></a><span class="lineno">  586</span><span class="comment">//               context.</span></div>
<div class="line"><a id="l00587" name="l00587"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a4fb5d46c8695b2ac10a6a9980df3cdb7">  587</a></span><span class="preprocessor">#define ACCESSCTRL_SRAM2_NSP_RESET  _u(0x1)</span></div>
<div class="line"><a id="l00588" name="l00588"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a3273d5908eec53a07736d858d9831bfa">  588</a></span><span class="preprocessor">#define ACCESSCTRL_SRAM2_NSP_BITS   _u(0x00000002)</span></div>
<div class="line"><a id="l00589" name="l00589"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a6997ab867714761d37f2432b5f77adde">  589</a></span><span class="preprocessor">#define ACCESSCTRL_SRAM2_NSP_MSB    _u(1)</span></div>
<div class="line"><a id="l00590" name="l00590"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a2371c9ea4c55c67fad22fe19c3b01a45">  590</a></span><span class="preprocessor">#define ACCESSCTRL_SRAM2_NSP_LSB    _u(1)</span></div>
<div class="line"><a id="l00591" name="l00591"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a5657f6f3dbf1cb208c01468c1e549dcb">  591</a></span><span class="preprocessor">#define ACCESSCTRL_SRAM2_NSP_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00592" name="l00592"></a><span class="lineno">  592</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00593" name="l00593"></a><span class="lineno">  593</span><span class="comment">// Field       : ACCESSCTRL_SRAM2_NSU</span></div>
<div class="line"><a id="l00594" name="l00594"></a><span class="lineno">  594</span><span class="comment">// Description : If 1, and NSP is also set, SRAM2 can be accessed from a Non-</span></div>
<div class="line"><a id="l00595" name="l00595"></a><span class="lineno">  595</span><span class="comment">//               secure, Unprivileged context.</span></div>
<div class="line"><a id="l00596" name="l00596"></a><span class="lineno">  596</span><span class="comment">//</span></div>
<div class="line"><a id="l00597" name="l00597"></a><span class="lineno">  597</span><span class="comment">//               This bit is writable from a Non-secure, Privileged context, if</span></div>
<div class="line"><a id="l00598" name="l00598"></a><span class="lineno">  598</span><span class="comment">//               and only if the NSP bit is set.</span></div>
<div class="line"><a id="l00599" name="l00599"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a13d72d69c1d760f3c781cc938d47575b">  599</a></span><span class="preprocessor">#define ACCESSCTRL_SRAM2_NSU_RESET  _u(0x1)</span></div>
<div class="line"><a id="l00600" name="l00600"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#ae869c155a3fbdf73a3a456a673f68f75">  600</a></span><span class="preprocessor">#define ACCESSCTRL_SRAM2_NSU_BITS   _u(0x00000001)</span></div>
<div class="line"><a id="l00601" name="l00601"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#aa0a209aa129a48229c0f1637b0e3dacb">  601</a></span><span class="preprocessor">#define ACCESSCTRL_SRAM2_NSU_MSB    _u(0)</span></div>
<div class="line"><a id="l00602" name="l00602"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a02076b33aadef46f5518227eccc78136">  602</a></span><span class="preprocessor">#define ACCESSCTRL_SRAM2_NSU_LSB    _u(0)</span></div>
<div class="line"><a id="l00603" name="l00603"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a87c91242387df3bbe43c3603f60a913e">  603</a></span><span class="preprocessor">#define ACCESSCTRL_SRAM2_NSU_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00604" name="l00604"></a><span class="lineno">  604</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l00605" name="l00605"></a><span class="lineno">  605</span><span class="comment">// Register    : ACCESSCTRL_SRAM3</span></div>
<div class="line"><a id="l00606" name="l00606"></a><span class="lineno">  606</span><span class="comment">// Description : Control whether debugger, DMA, core 0 and core 1 can access</span></div>
<div class="line"><a id="l00607" name="l00607"></a><span class="lineno">  607</span><span class="comment">//               SRAM3, and at what security/privilege levels they can do so.</span></div>
<div class="line"><a id="l00608" name="l00608"></a><span class="lineno">  608</span><span class="comment">//</span></div>
<div class="line"><a id="l00609" name="l00609"></a><span class="lineno">  609</span><span class="comment">//               Defaults to fully open access.</span></div>
<div class="line"><a id="l00610" name="l00610"></a><span class="lineno">  610</span><span class="comment">//</span></div>
<div class="line"><a id="l00611" name="l00611"></a><span class="lineno">  611</span><span class="comment">//               This register is writable only from a Secure, Privileged</span></div>
<div class="line"><a id="l00612" name="l00612"></a><span class="lineno">  612</span><span class="comment">//               processor or debugger, with the exception of the NSU bit, which</span></div>
<div class="line"><a id="l00613" name="l00613"></a><span class="lineno">  613</span><span class="comment">//               becomes Non-secure-Privileged-writable when the NSP bit is set.</span></div>
<div class="line"><a id="l00614" name="l00614"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#aca8bfc8c8f92e925a51fc054420d7778">  614</a></span><span class="preprocessor">#define ACCESSCTRL_SRAM3_OFFSET _u(0x00000028)</span></div>
<div class="line"><a id="l00615" name="l00615"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#afa50985458089da2beb0101a7f299c55">  615</a></span><span class="preprocessor">#define ACCESSCTRL_SRAM3_BITS   _u(0x000000ff)</span></div>
<div class="line"><a id="l00616" name="l00616"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#abb7d886ae7bbb02626a236a3762f88df">  616</a></span><span class="preprocessor">#define ACCESSCTRL_SRAM3_RESET  _u(0x000000ff)</span></div>
<div class="line"><a id="l00617" name="l00617"></a><span class="lineno">  617</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00618" name="l00618"></a><span class="lineno">  618</span><span class="comment">// Field       : ACCESSCTRL_SRAM3_DBG</span></div>
<div class="line"><a id="l00619" name="l00619"></a><span class="lineno">  619</span><span class="comment">// Description : If 1, SRAM3 can be accessed by the debugger, at</span></div>
<div class="line"><a id="l00620" name="l00620"></a><span class="lineno">  620</span><span class="comment">//               security/privilege levels permitted by SP/NSP/SU/NSU in this</span></div>
<div class="line"><a id="l00621" name="l00621"></a><span class="lineno">  621</span><span class="comment">//               register.</span></div>
<div class="line"><a id="l00622" name="l00622"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a7891a47ca940a09cc3b2da5605c5758f">  622</a></span><span class="preprocessor">#define ACCESSCTRL_SRAM3_DBG_RESET  _u(0x1)</span></div>
<div class="line"><a id="l00623" name="l00623"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a5564083e3dbea9b8da09a5912de334a4">  623</a></span><span class="preprocessor">#define ACCESSCTRL_SRAM3_DBG_BITS   _u(0x00000080)</span></div>
<div class="line"><a id="l00624" name="l00624"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#aa72c836eee0a119edfda986968198e91">  624</a></span><span class="preprocessor">#define ACCESSCTRL_SRAM3_DBG_MSB    _u(7)</span></div>
<div class="line"><a id="l00625" name="l00625"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#acff00bea722198bfec24ffed2a59f267">  625</a></span><span class="preprocessor">#define ACCESSCTRL_SRAM3_DBG_LSB    _u(7)</span></div>
<div class="line"><a id="l00626" name="l00626"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a6e690d3dad970a01b6f7ff3e79c358ae">  626</a></span><span class="preprocessor">#define ACCESSCTRL_SRAM3_DBG_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00627" name="l00627"></a><span class="lineno">  627</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00628" name="l00628"></a><span class="lineno">  628</span><span class="comment">// Field       : ACCESSCTRL_SRAM3_DMA</span></div>
<div class="line"><a id="l00629" name="l00629"></a><span class="lineno">  629</span><span class="comment">// Description : If 1, SRAM3 can be accessed by the DMA, at security/privilege</span></div>
<div class="line"><a id="l00630" name="l00630"></a><span class="lineno">  630</span><span class="comment">//               levels permitted by SP/NSP/SU/NSU in this register.</span></div>
<div class="line"><a id="l00631" name="l00631"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a138cda2b1ac4356d598add85235f4e6e">  631</a></span><span class="preprocessor">#define ACCESSCTRL_SRAM3_DMA_RESET  _u(0x1)</span></div>
<div class="line"><a id="l00632" name="l00632"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#affe5b054dca77ad53292946112ce9d3f">  632</a></span><span class="preprocessor">#define ACCESSCTRL_SRAM3_DMA_BITS   _u(0x00000040)</span></div>
<div class="line"><a id="l00633" name="l00633"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a166c45505184605051d01896e1192a93">  633</a></span><span class="preprocessor">#define ACCESSCTRL_SRAM3_DMA_MSB    _u(6)</span></div>
<div class="line"><a id="l00634" name="l00634"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a9d1f99842b2fb0f96750df6d76b4eef9">  634</a></span><span class="preprocessor">#define ACCESSCTRL_SRAM3_DMA_LSB    _u(6)</span></div>
<div class="line"><a id="l00635" name="l00635"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a25455339076a90a7a53b9762fbd033ad">  635</a></span><span class="preprocessor">#define ACCESSCTRL_SRAM3_DMA_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00636" name="l00636"></a><span class="lineno">  636</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00637" name="l00637"></a><span class="lineno">  637</span><span class="comment">// Field       : ACCESSCTRL_SRAM3_CORE1</span></div>
<div class="line"><a id="l00638" name="l00638"></a><span class="lineno">  638</span><span class="comment">// Description : If 1, SRAM3 can be accessed by core 1, at security/privilege</span></div>
<div class="line"><a id="l00639" name="l00639"></a><span class="lineno">  639</span><span class="comment">//               levels permitted by SP/NSP/SU/NSU in this register.</span></div>
<div class="line"><a id="l00640" name="l00640"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#ae39f17d020e940b8bd0dc486a11d432f">  640</a></span><span class="preprocessor">#define ACCESSCTRL_SRAM3_CORE1_RESET  _u(0x1)</span></div>
<div class="line"><a id="l00641" name="l00641"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#ad0360ee68df5efa02c0cd4a327fdb547">  641</a></span><span class="preprocessor">#define ACCESSCTRL_SRAM3_CORE1_BITS   _u(0x00000020)</span></div>
<div class="line"><a id="l00642" name="l00642"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#adf8d714bf17a967a2b81904e325d1152">  642</a></span><span class="preprocessor">#define ACCESSCTRL_SRAM3_CORE1_MSB    _u(5)</span></div>
<div class="line"><a id="l00643" name="l00643"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a96db6feaa356e323ce38d7f8ea78d56a">  643</a></span><span class="preprocessor">#define ACCESSCTRL_SRAM3_CORE1_LSB    _u(5)</span></div>
<div class="line"><a id="l00644" name="l00644"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a1c117f6fdf34f2f424a52fa350a7bf4d">  644</a></span><span class="preprocessor">#define ACCESSCTRL_SRAM3_CORE1_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00645" name="l00645"></a><span class="lineno">  645</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00646" name="l00646"></a><span class="lineno">  646</span><span class="comment">// Field       : ACCESSCTRL_SRAM3_CORE0</span></div>
<div class="line"><a id="l00647" name="l00647"></a><span class="lineno">  647</span><span class="comment">// Description : If 1, SRAM3 can be accessed by core 0, at security/privilege</span></div>
<div class="line"><a id="l00648" name="l00648"></a><span class="lineno">  648</span><span class="comment">//               levels permitted by SP/NSP/SU/NSU in this register.</span></div>
<div class="line"><a id="l00649" name="l00649"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a13e70265790dd0f9ed529c56d22dcc82">  649</a></span><span class="preprocessor">#define ACCESSCTRL_SRAM3_CORE0_RESET  _u(0x1)</span></div>
<div class="line"><a id="l00650" name="l00650"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a59aa82726bd84a85f3eaed5b13d74ba1">  650</a></span><span class="preprocessor">#define ACCESSCTRL_SRAM3_CORE0_BITS   _u(0x00000010)</span></div>
<div class="line"><a id="l00651" name="l00651"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#adb38f664f5c9d5a4f7041f4d3284d91e">  651</a></span><span class="preprocessor">#define ACCESSCTRL_SRAM3_CORE0_MSB    _u(4)</span></div>
<div class="line"><a id="l00652" name="l00652"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a71b58a586cec4f885758b95c4e8e45da">  652</a></span><span class="preprocessor">#define ACCESSCTRL_SRAM3_CORE0_LSB    _u(4)</span></div>
<div class="line"><a id="l00653" name="l00653"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a7d8373ed5c0aac2a03eb93e838fe5b56">  653</a></span><span class="preprocessor">#define ACCESSCTRL_SRAM3_CORE0_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00654" name="l00654"></a><span class="lineno">  654</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00655" name="l00655"></a><span class="lineno">  655</span><span class="comment">// Field       : ACCESSCTRL_SRAM3_SP</span></div>
<div class="line"><a id="l00656" name="l00656"></a><span class="lineno">  656</span><span class="comment">// Description : If 1, SRAM3 can be accessed from a Secure, Privileged context.</span></div>
<div class="line"><a id="l00657" name="l00657"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a3508be5b68460407668873d1d492dfa9">  657</a></span><span class="preprocessor">#define ACCESSCTRL_SRAM3_SP_RESET  _u(0x1)</span></div>
<div class="line"><a id="l00658" name="l00658"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a1b3a7a8c9ac8373583b1e939e96ca21b">  658</a></span><span class="preprocessor">#define ACCESSCTRL_SRAM3_SP_BITS   _u(0x00000008)</span></div>
<div class="line"><a id="l00659" name="l00659"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a0ff2fe4a155029d488c67db703e9ff6b">  659</a></span><span class="preprocessor">#define ACCESSCTRL_SRAM3_SP_MSB    _u(3)</span></div>
<div class="line"><a id="l00660" name="l00660"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a012599c7a92f97b754cbac5b208853e6">  660</a></span><span class="preprocessor">#define ACCESSCTRL_SRAM3_SP_LSB    _u(3)</span></div>
<div class="line"><a id="l00661" name="l00661"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a69fc06ef4f1a9496d1a9719f0e84d49d">  661</a></span><span class="preprocessor">#define ACCESSCTRL_SRAM3_SP_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00662" name="l00662"></a><span class="lineno">  662</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00663" name="l00663"></a><span class="lineno">  663</span><span class="comment">// Field       : ACCESSCTRL_SRAM3_SU</span></div>
<div class="line"><a id="l00664" name="l00664"></a><span class="lineno">  664</span><span class="comment">// Description : If 1, and SP is also set, SRAM3 can be accessed from a Secure,</span></div>
<div class="line"><a id="l00665" name="l00665"></a><span class="lineno">  665</span><span class="comment">//               Unprivileged context.</span></div>
<div class="line"><a id="l00666" name="l00666"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a34296cffde543d8ddfeb40364e8b86d7">  666</a></span><span class="preprocessor">#define ACCESSCTRL_SRAM3_SU_RESET  _u(0x1)</span></div>
<div class="line"><a id="l00667" name="l00667"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#af310079e4b42d74824604761527e5e46">  667</a></span><span class="preprocessor">#define ACCESSCTRL_SRAM3_SU_BITS   _u(0x00000004)</span></div>
<div class="line"><a id="l00668" name="l00668"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a6b3f1a06805a435fad8e2fd014e33770">  668</a></span><span class="preprocessor">#define ACCESSCTRL_SRAM3_SU_MSB    _u(2)</span></div>
<div class="line"><a id="l00669" name="l00669"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a7f4e2e14157738fae5eba3905a58ea90">  669</a></span><span class="preprocessor">#define ACCESSCTRL_SRAM3_SU_LSB    _u(2)</span></div>
<div class="line"><a id="l00670" name="l00670"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a29e659e3fb283580d8e8face9477d784">  670</a></span><span class="preprocessor">#define ACCESSCTRL_SRAM3_SU_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00671" name="l00671"></a><span class="lineno">  671</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00672" name="l00672"></a><span class="lineno">  672</span><span class="comment">// Field       : ACCESSCTRL_SRAM3_NSP</span></div>
<div class="line"><a id="l00673" name="l00673"></a><span class="lineno">  673</span><span class="comment">// Description : If 1, SRAM3 can be accessed from a Non-secure, Privileged</span></div>
<div class="line"><a id="l00674" name="l00674"></a><span class="lineno">  674</span><span class="comment">//               context.</span></div>
<div class="line"><a id="l00675" name="l00675"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a8445994e44e9f934e29a3d78ec515f50">  675</a></span><span class="preprocessor">#define ACCESSCTRL_SRAM3_NSP_RESET  _u(0x1)</span></div>
<div class="line"><a id="l00676" name="l00676"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a5f374ba06860e41c0b881b8dd7c506a9">  676</a></span><span class="preprocessor">#define ACCESSCTRL_SRAM3_NSP_BITS   _u(0x00000002)</span></div>
<div class="line"><a id="l00677" name="l00677"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a4da2d264e95491f80f95cd12a4beb5b3">  677</a></span><span class="preprocessor">#define ACCESSCTRL_SRAM3_NSP_MSB    _u(1)</span></div>
<div class="line"><a id="l00678" name="l00678"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#ad391ae367d0fa4b3d4f0b3d2fef59d9e">  678</a></span><span class="preprocessor">#define ACCESSCTRL_SRAM3_NSP_LSB    _u(1)</span></div>
<div class="line"><a id="l00679" name="l00679"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a8ca52b479164e0a781a047a93d4fab17">  679</a></span><span class="preprocessor">#define ACCESSCTRL_SRAM3_NSP_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00680" name="l00680"></a><span class="lineno">  680</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00681" name="l00681"></a><span class="lineno">  681</span><span class="comment">// Field       : ACCESSCTRL_SRAM3_NSU</span></div>
<div class="line"><a id="l00682" name="l00682"></a><span class="lineno">  682</span><span class="comment">// Description : If 1, and NSP is also set, SRAM3 can be accessed from a Non-</span></div>
<div class="line"><a id="l00683" name="l00683"></a><span class="lineno">  683</span><span class="comment">//               secure, Unprivileged context.</span></div>
<div class="line"><a id="l00684" name="l00684"></a><span class="lineno">  684</span><span class="comment">//</span></div>
<div class="line"><a id="l00685" name="l00685"></a><span class="lineno">  685</span><span class="comment">//               This bit is writable from a Non-secure, Privileged context, if</span></div>
<div class="line"><a id="l00686" name="l00686"></a><span class="lineno">  686</span><span class="comment">//               and only if the NSP bit is set.</span></div>
<div class="line"><a id="l00687" name="l00687"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a075dfbdd56c7d4ec5be0f3670e9c84aa">  687</a></span><span class="preprocessor">#define ACCESSCTRL_SRAM3_NSU_RESET  _u(0x1)</span></div>
<div class="line"><a id="l00688" name="l00688"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#acca277ef13b1c7303d568fa3ab49aae9">  688</a></span><span class="preprocessor">#define ACCESSCTRL_SRAM3_NSU_BITS   _u(0x00000001)</span></div>
<div class="line"><a id="l00689" name="l00689"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#ae07824729ea54b8056ddf1023cfc9f65">  689</a></span><span class="preprocessor">#define ACCESSCTRL_SRAM3_NSU_MSB    _u(0)</span></div>
<div class="line"><a id="l00690" name="l00690"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#aac4300e6d25e45eaf85b084c21eaf0a2">  690</a></span><span class="preprocessor">#define ACCESSCTRL_SRAM3_NSU_LSB    _u(0)</span></div>
<div class="line"><a id="l00691" name="l00691"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#abece80fb3cba36eb480fb3744b9dd287">  691</a></span><span class="preprocessor">#define ACCESSCTRL_SRAM3_NSU_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00692" name="l00692"></a><span class="lineno">  692</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l00693" name="l00693"></a><span class="lineno">  693</span><span class="comment">// Register    : ACCESSCTRL_SRAM4</span></div>
<div class="line"><a id="l00694" name="l00694"></a><span class="lineno">  694</span><span class="comment">// Description : Control whether debugger, DMA, core 0 and core 1 can access</span></div>
<div class="line"><a id="l00695" name="l00695"></a><span class="lineno">  695</span><span class="comment">//               SRAM4, and at what security/privilege levels they can do so.</span></div>
<div class="line"><a id="l00696" name="l00696"></a><span class="lineno">  696</span><span class="comment">//</span></div>
<div class="line"><a id="l00697" name="l00697"></a><span class="lineno">  697</span><span class="comment">//               Defaults to fully open access.</span></div>
<div class="line"><a id="l00698" name="l00698"></a><span class="lineno">  698</span><span class="comment">//</span></div>
<div class="line"><a id="l00699" name="l00699"></a><span class="lineno">  699</span><span class="comment">//               This register is writable only from a Secure, Privileged</span></div>
<div class="line"><a id="l00700" name="l00700"></a><span class="lineno">  700</span><span class="comment">//               processor or debugger, with the exception of the NSU bit, which</span></div>
<div class="line"><a id="l00701" name="l00701"></a><span class="lineno">  701</span><span class="comment">//               becomes Non-secure-Privileged-writable when the NSP bit is set.</span></div>
<div class="line"><a id="l00702" name="l00702"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#adeb493405a767144570260bc9963914d">  702</a></span><span class="preprocessor">#define ACCESSCTRL_SRAM4_OFFSET _u(0x0000002c)</span></div>
<div class="line"><a id="l00703" name="l00703"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#af4d53c638033a279d325cc60c9751d9a">  703</a></span><span class="preprocessor">#define ACCESSCTRL_SRAM4_BITS   _u(0x000000ff)</span></div>
<div class="line"><a id="l00704" name="l00704"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a6818a4d43a2d92b4d0a542fd2cb6aa00">  704</a></span><span class="preprocessor">#define ACCESSCTRL_SRAM4_RESET  _u(0x000000ff)</span></div>
<div class="line"><a id="l00705" name="l00705"></a><span class="lineno">  705</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00706" name="l00706"></a><span class="lineno">  706</span><span class="comment">// Field       : ACCESSCTRL_SRAM4_DBG</span></div>
<div class="line"><a id="l00707" name="l00707"></a><span class="lineno">  707</span><span class="comment">// Description : If 1, SRAM4 can be accessed by the debugger, at</span></div>
<div class="line"><a id="l00708" name="l00708"></a><span class="lineno">  708</span><span class="comment">//               security/privilege levels permitted by SP/NSP/SU/NSU in this</span></div>
<div class="line"><a id="l00709" name="l00709"></a><span class="lineno">  709</span><span class="comment">//               register.</span></div>
<div class="line"><a id="l00710" name="l00710"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#aabc9951ac6b050b0ecd39bbb35f111c2">  710</a></span><span class="preprocessor">#define ACCESSCTRL_SRAM4_DBG_RESET  _u(0x1)</span></div>
<div class="line"><a id="l00711" name="l00711"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#ab2e300cdd0899a3984afba1aa2b1ce50">  711</a></span><span class="preprocessor">#define ACCESSCTRL_SRAM4_DBG_BITS   _u(0x00000080)</span></div>
<div class="line"><a id="l00712" name="l00712"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#ae807d585dec474777f34de1e10f6377e">  712</a></span><span class="preprocessor">#define ACCESSCTRL_SRAM4_DBG_MSB    _u(7)</span></div>
<div class="line"><a id="l00713" name="l00713"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#acd8716e2788696940a224858609c4e53">  713</a></span><span class="preprocessor">#define ACCESSCTRL_SRAM4_DBG_LSB    _u(7)</span></div>
<div class="line"><a id="l00714" name="l00714"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#aa1fbdd03da79b5dfd4e192bdf7e8ddcb">  714</a></span><span class="preprocessor">#define ACCESSCTRL_SRAM4_DBG_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00715" name="l00715"></a><span class="lineno">  715</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00716" name="l00716"></a><span class="lineno">  716</span><span class="comment">// Field       : ACCESSCTRL_SRAM4_DMA</span></div>
<div class="line"><a id="l00717" name="l00717"></a><span class="lineno">  717</span><span class="comment">// Description : If 1, SRAM4 can be accessed by the DMA, at security/privilege</span></div>
<div class="line"><a id="l00718" name="l00718"></a><span class="lineno">  718</span><span class="comment">//               levels permitted by SP/NSP/SU/NSU in this register.</span></div>
<div class="line"><a id="l00719" name="l00719"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a5330c93411f5c705eb8450249d6763dd">  719</a></span><span class="preprocessor">#define ACCESSCTRL_SRAM4_DMA_RESET  _u(0x1)</span></div>
<div class="line"><a id="l00720" name="l00720"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a0a0e741757ad29436a434ad0849ad125">  720</a></span><span class="preprocessor">#define ACCESSCTRL_SRAM4_DMA_BITS   _u(0x00000040)</span></div>
<div class="line"><a id="l00721" name="l00721"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a4c559f914545b1d1de5b5249b7c304cf">  721</a></span><span class="preprocessor">#define ACCESSCTRL_SRAM4_DMA_MSB    _u(6)</span></div>
<div class="line"><a id="l00722" name="l00722"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#ab2b358fa38d4e5e83940a5a178b8afc1">  722</a></span><span class="preprocessor">#define ACCESSCTRL_SRAM4_DMA_LSB    _u(6)</span></div>
<div class="line"><a id="l00723" name="l00723"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#ab064fa4a82499d3388659b95cc9fb003">  723</a></span><span class="preprocessor">#define ACCESSCTRL_SRAM4_DMA_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00724" name="l00724"></a><span class="lineno">  724</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00725" name="l00725"></a><span class="lineno">  725</span><span class="comment">// Field       : ACCESSCTRL_SRAM4_CORE1</span></div>
<div class="line"><a id="l00726" name="l00726"></a><span class="lineno">  726</span><span class="comment">// Description : If 1, SRAM4 can be accessed by core 1, at security/privilege</span></div>
<div class="line"><a id="l00727" name="l00727"></a><span class="lineno">  727</span><span class="comment">//               levels permitted by SP/NSP/SU/NSU in this register.</span></div>
<div class="line"><a id="l00728" name="l00728"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#ac7be22776e95a52208884e9497b42f1b">  728</a></span><span class="preprocessor">#define ACCESSCTRL_SRAM4_CORE1_RESET  _u(0x1)</span></div>
<div class="line"><a id="l00729" name="l00729"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a793f200f0e28faf45d5ff45a95fe2f15">  729</a></span><span class="preprocessor">#define ACCESSCTRL_SRAM4_CORE1_BITS   _u(0x00000020)</span></div>
<div class="line"><a id="l00730" name="l00730"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#adcbb86de6c91f0082f4bbb42fedef148">  730</a></span><span class="preprocessor">#define ACCESSCTRL_SRAM4_CORE1_MSB    _u(5)</span></div>
<div class="line"><a id="l00731" name="l00731"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a598f2c0b8b2b0e62e2efd666b39d681d">  731</a></span><span class="preprocessor">#define ACCESSCTRL_SRAM4_CORE1_LSB    _u(5)</span></div>
<div class="line"><a id="l00732" name="l00732"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a0481a0ed3c44202e09d1ec09a684991b">  732</a></span><span class="preprocessor">#define ACCESSCTRL_SRAM4_CORE1_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00733" name="l00733"></a><span class="lineno">  733</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00734" name="l00734"></a><span class="lineno">  734</span><span class="comment">// Field       : ACCESSCTRL_SRAM4_CORE0</span></div>
<div class="line"><a id="l00735" name="l00735"></a><span class="lineno">  735</span><span class="comment">// Description : If 1, SRAM4 can be accessed by core 0, at security/privilege</span></div>
<div class="line"><a id="l00736" name="l00736"></a><span class="lineno">  736</span><span class="comment">//               levels permitted by SP/NSP/SU/NSU in this register.</span></div>
<div class="line"><a id="l00737" name="l00737"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a8ddcfe9a2bf627f7848c8c0d1f35d347">  737</a></span><span class="preprocessor">#define ACCESSCTRL_SRAM4_CORE0_RESET  _u(0x1)</span></div>
<div class="line"><a id="l00738" name="l00738"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a8443848914ccd1504379239cec8484ec">  738</a></span><span class="preprocessor">#define ACCESSCTRL_SRAM4_CORE0_BITS   _u(0x00000010)</span></div>
<div class="line"><a id="l00739" name="l00739"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#ac684f3ac384bc2374ed29ae8700526fd">  739</a></span><span class="preprocessor">#define ACCESSCTRL_SRAM4_CORE0_MSB    _u(4)</span></div>
<div class="line"><a id="l00740" name="l00740"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#af3dafbf1260a98b3cb63ac7e1bc1ad8f">  740</a></span><span class="preprocessor">#define ACCESSCTRL_SRAM4_CORE0_LSB    _u(4)</span></div>
<div class="line"><a id="l00741" name="l00741"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a26e44510ef45bd66d3f6c13e05461d21">  741</a></span><span class="preprocessor">#define ACCESSCTRL_SRAM4_CORE0_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00742" name="l00742"></a><span class="lineno">  742</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00743" name="l00743"></a><span class="lineno">  743</span><span class="comment">// Field       : ACCESSCTRL_SRAM4_SP</span></div>
<div class="line"><a id="l00744" name="l00744"></a><span class="lineno">  744</span><span class="comment">// Description : If 1, SRAM4 can be accessed from a Secure, Privileged context.</span></div>
<div class="line"><a id="l00745" name="l00745"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#ae503b52062a3e35742c9b950ad49e301">  745</a></span><span class="preprocessor">#define ACCESSCTRL_SRAM4_SP_RESET  _u(0x1)</span></div>
<div class="line"><a id="l00746" name="l00746"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a25c5567ca3b65bac6246f6238c1f871c">  746</a></span><span class="preprocessor">#define ACCESSCTRL_SRAM4_SP_BITS   _u(0x00000008)</span></div>
<div class="line"><a id="l00747" name="l00747"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#af55839a06d5809dee244309c2bb386e1">  747</a></span><span class="preprocessor">#define ACCESSCTRL_SRAM4_SP_MSB    _u(3)</span></div>
<div class="line"><a id="l00748" name="l00748"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a6cd32082fe3bc45f146597920e197bf0">  748</a></span><span class="preprocessor">#define ACCESSCTRL_SRAM4_SP_LSB    _u(3)</span></div>
<div class="line"><a id="l00749" name="l00749"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#ad67dbc706be4c9f78f4ead36b2297f9d">  749</a></span><span class="preprocessor">#define ACCESSCTRL_SRAM4_SP_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00750" name="l00750"></a><span class="lineno">  750</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00751" name="l00751"></a><span class="lineno">  751</span><span class="comment">// Field       : ACCESSCTRL_SRAM4_SU</span></div>
<div class="line"><a id="l00752" name="l00752"></a><span class="lineno">  752</span><span class="comment">// Description : If 1, and SP is also set, SRAM4 can be accessed from a Secure,</span></div>
<div class="line"><a id="l00753" name="l00753"></a><span class="lineno">  753</span><span class="comment">//               Unprivileged context.</span></div>
<div class="line"><a id="l00754" name="l00754"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#acb69db30be3be36233f04cedb1ba4fe7">  754</a></span><span class="preprocessor">#define ACCESSCTRL_SRAM4_SU_RESET  _u(0x1)</span></div>
<div class="line"><a id="l00755" name="l00755"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#af186789ed0f503719ce6c402ae32e5be">  755</a></span><span class="preprocessor">#define ACCESSCTRL_SRAM4_SU_BITS   _u(0x00000004)</span></div>
<div class="line"><a id="l00756" name="l00756"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#abba0576941c53ef1b60bf63f767c95f9">  756</a></span><span class="preprocessor">#define ACCESSCTRL_SRAM4_SU_MSB    _u(2)</span></div>
<div class="line"><a id="l00757" name="l00757"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a1b3e398beccab95368af48ce46e45c60">  757</a></span><span class="preprocessor">#define ACCESSCTRL_SRAM4_SU_LSB    _u(2)</span></div>
<div class="line"><a id="l00758" name="l00758"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#ac6b1c46bb64f05452480eb8d1fade20f">  758</a></span><span class="preprocessor">#define ACCESSCTRL_SRAM4_SU_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00759" name="l00759"></a><span class="lineno">  759</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00760" name="l00760"></a><span class="lineno">  760</span><span class="comment">// Field       : ACCESSCTRL_SRAM4_NSP</span></div>
<div class="line"><a id="l00761" name="l00761"></a><span class="lineno">  761</span><span class="comment">// Description : If 1, SRAM4 can be accessed from a Non-secure, Privileged</span></div>
<div class="line"><a id="l00762" name="l00762"></a><span class="lineno">  762</span><span class="comment">//               context.</span></div>
<div class="line"><a id="l00763" name="l00763"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a881fe70f721379668692a998c6b75f63">  763</a></span><span class="preprocessor">#define ACCESSCTRL_SRAM4_NSP_RESET  _u(0x1)</span></div>
<div class="line"><a id="l00764" name="l00764"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a53adf343736db2879ae9d8bbcfb97bcd">  764</a></span><span class="preprocessor">#define ACCESSCTRL_SRAM4_NSP_BITS   _u(0x00000002)</span></div>
<div class="line"><a id="l00765" name="l00765"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a75188f310d45cf4ed5c6ec64c0f82cdd">  765</a></span><span class="preprocessor">#define ACCESSCTRL_SRAM4_NSP_MSB    _u(1)</span></div>
<div class="line"><a id="l00766" name="l00766"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a7b7a30f47067cc13d907bdc92af50ea3">  766</a></span><span class="preprocessor">#define ACCESSCTRL_SRAM4_NSP_LSB    _u(1)</span></div>
<div class="line"><a id="l00767" name="l00767"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#ae1d3a5b0d5fc84b2b3f42b25b78ef632">  767</a></span><span class="preprocessor">#define ACCESSCTRL_SRAM4_NSP_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00768" name="l00768"></a><span class="lineno">  768</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00769" name="l00769"></a><span class="lineno">  769</span><span class="comment">// Field       : ACCESSCTRL_SRAM4_NSU</span></div>
<div class="line"><a id="l00770" name="l00770"></a><span class="lineno">  770</span><span class="comment">// Description : If 1, and NSP is also set, SRAM4 can be accessed from a Non-</span></div>
<div class="line"><a id="l00771" name="l00771"></a><span class="lineno">  771</span><span class="comment">//               secure, Unprivileged context.</span></div>
<div class="line"><a id="l00772" name="l00772"></a><span class="lineno">  772</span><span class="comment">//</span></div>
<div class="line"><a id="l00773" name="l00773"></a><span class="lineno">  773</span><span class="comment">//               This bit is writable from a Non-secure, Privileged context, if</span></div>
<div class="line"><a id="l00774" name="l00774"></a><span class="lineno">  774</span><span class="comment">//               and only if the NSP bit is set.</span></div>
<div class="line"><a id="l00775" name="l00775"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a230d4557152a6c7687509193d2750dc7">  775</a></span><span class="preprocessor">#define ACCESSCTRL_SRAM4_NSU_RESET  _u(0x1)</span></div>
<div class="line"><a id="l00776" name="l00776"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#aa9307900411a544949f1273cacfd82d1">  776</a></span><span class="preprocessor">#define ACCESSCTRL_SRAM4_NSU_BITS   _u(0x00000001)</span></div>
<div class="line"><a id="l00777" name="l00777"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#abb91fe83e2d9fef51d5e3e91051d372f">  777</a></span><span class="preprocessor">#define ACCESSCTRL_SRAM4_NSU_MSB    _u(0)</span></div>
<div class="line"><a id="l00778" name="l00778"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a859b30a7d498dd6f59230b8316e03aa8">  778</a></span><span class="preprocessor">#define ACCESSCTRL_SRAM4_NSU_LSB    _u(0)</span></div>
<div class="line"><a id="l00779" name="l00779"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#abef332e219b5b84f5ffe3cbab30af964">  779</a></span><span class="preprocessor">#define ACCESSCTRL_SRAM4_NSU_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00780" name="l00780"></a><span class="lineno">  780</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l00781" name="l00781"></a><span class="lineno">  781</span><span class="comment">// Register    : ACCESSCTRL_SRAM5</span></div>
<div class="line"><a id="l00782" name="l00782"></a><span class="lineno">  782</span><span class="comment">// Description : Control whether debugger, DMA, core 0 and core 1 can access</span></div>
<div class="line"><a id="l00783" name="l00783"></a><span class="lineno">  783</span><span class="comment">//               SRAM5, and at what security/privilege levels they can do so.</span></div>
<div class="line"><a id="l00784" name="l00784"></a><span class="lineno">  784</span><span class="comment">//</span></div>
<div class="line"><a id="l00785" name="l00785"></a><span class="lineno">  785</span><span class="comment">//               Defaults to fully open access.</span></div>
<div class="line"><a id="l00786" name="l00786"></a><span class="lineno">  786</span><span class="comment">//</span></div>
<div class="line"><a id="l00787" name="l00787"></a><span class="lineno">  787</span><span class="comment">//               This register is writable only from a Secure, Privileged</span></div>
<div class="line"><a id="l00788" name="l00788"></a><span class="lineno">  788</span><span class="comment">//               processor or debugger, with the exception of the NSU bit, which</span></div>
<div class="line"><a id="l00789" name="l00789"></a><span class="lineno">  789</span><span class="comment">//               becomes Non-secure-Privileged-writable when the NSP bit is set.</span></div>
<div class="line"><a id="l00790" name="l00790"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#ac6dc148e786898f4333f06378b857a69">  790</a></span><span class="preprocessor">#define ACCESSCTRL_SRAM5_OFFSET _u(0x00000030)</span></div>
<div class="line"><a id="l00791" name="l00791"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a40641c4f68e8ae3d85cfe0ea761ec219">  791</a></span><span class="preprocessor">#define ACCESSCTRL_SRAM5_BITS   _u(0x000000ff)</span></div>
<div class="line"><a id="l00792" name="l00792"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a0ffd92b05834c4ce535605d36d7220f1">  792</a></span><span class="preprocessor">#define ACCESSCTRL_SRAM5_RESET  _u(0x000000ff)</span></div>
<div class="line"><a id="l00793" name="l00793"></a><span class="lineno">  793</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00794" name="l00794"></a><span class="lineno">  794</span><span class="comment">// Field       : ACCESSCTRL_SRAM5_DBG</span></div>
<div class="line"><a id="l00795" name="l00795"></a><span class="lineno">  795</span><span class="comment">// Description : If 1, SRAM5 can be accessed by the debugger, at</span></div>
<div class="line"><a id="l00796" name="l00796"></a><span class="lineno">  796</span><span class="comment">//               security/privilege levels permitted by SP/NSP/SU/NSU in this</span></div>
<div class="line"><a id="l00797" name="l00797"></a><span class="lineno">  797</span><span class="comment">//               register.</span></div>
<div class="line"><a id="l00798" name="l00798"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a9a1154f741bcb85d13594fea03bcd4f2">  798</a></span><span class="preprocessor">#define ACCESSCTRL_SRAM5_DBG_RESET  _u(0x1)</span></div>
<div class="line"><a id="l00799" name="l00799"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a4f6eb21e0999a1a87fd9677cf2dfe24c">  799</a></span><span class="preprocessor">#define ACCESSCTRL_SRAM5_DBG_BITS   _u(0x00000080)</span></div>
<div class="line"><a id="l00800" name="l00800"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#ae6d6ad0f72d9672efa3ef2ac5c5c1699">  800</a></span><span class="preprocessor">#define ACCESSCTRL_SRAM5_DBG_MSB    _u(7)</span></div>
<div class="line"><a id="l00801" name="l00801"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a9512f333b551fb86d7fdd5beea4cc6c2">  801</a></span><span class="preprocessor">#define ACCESSCTRL_SRAM5_DBG_LSB    _u(7)</span></div>
<div class="line"><a id="l00802" name="l00802"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#ac0735ff66065fe614bc63dafa5287e6c">  802</a></span><span class="preprocessor">#define ACCESSCTRL_SRAM5_DBG_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00803" name="l00803"></a><span class="lineno">  803</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00804" name="l00804"></a><span class="lineno">  804</span><span class="comment">// Field       : ACCESSCTRL_SRAM5_DMA</span></div>
<div class="line"><a id="l00805" name="l00805"></a><span class="lineno">  805</span><span class="comment">// Description : If 1, SRAM5 can be accessed by the DMA, at security/privilege</span></div>
<div class="line"><a id="l00806" name="l00806"></a><span class="lineno">  806</span><span class="comment">//               levels permitted by SP/NSP/SU/NSU in this register.</span></div>
<div class="line"><a id="l00807" name="l00807"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a32ddaa06dd7a95eadcfa1d58d604989c">  807</a></span><span class="preprocessor">#define ACCESSCTRL_SRAM5_DMA_RESET  _u(0x1)</span></div>
<div class="line"><a id="l00808" name="l00808"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#aa82fa90a235965676d7c1998d5f2a1d3">  808</a></span><span class="preprocessor">#define ACCESSCTRL_SRAM5_DMA_BITS   _u(0x00000040)</span></div>
<div class="line"><a id="l00809" name="l00809"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a448aa9dd02eab8c3191729b9cea23876">  809</a></span><span class="preprocessor">#define ACCESSCTRL_SRAM5_DMA_MSB    _u(6)</span></div>
<div class="line"><a id="l00810" name="l00810"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a575507e8d548712e94df03479bf3c471">  810</a></span><span class="preprocessor">#define ACCESSCTRL_SRAM5_DMA_LSB    _u(6)</span></div>
<div class="line"><a id="l00811" name="l00811"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#af7f023f62695a0323259eb1ec811610b">  811</a></span><span class="preprocessor">#define ACCESSCTRL_SRAM5_DMA_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00812" name="l00812"></a><span class="lineno">  812</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00813" name="l00813"></a><span class="lineno">  813</span><span class="comment">// Field       : ACCESSCTRL_SRAM5_CORE1</span></div>
<div class="line"><a id="l00814" name="l00814"></a><span class="lineno">  814</span><span class="comment">// Description : If 1, SRAM5 can be accessed by core 1, at security/privilege</span></div>
<div class="line"><a id="l00815" name="l00815"></a><span class="lineno">  815</span><span class="comment">//               levels permitted by SP/NSP/SU/NSU in this register.</span></div>
<div class="line"><a id="l00816" name="l00816"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a983e0123ffc67f38ab6c52f82035910b">  816</a></span><span class="preprocessor">#define ACCESSCTRL_SRAM5_CORE1_RESET  _u(0x1)</span></div>
<div class="line"><a id="l00817" name="l00817"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a987921266c2cca8d5dc2f3d07701ff98">  817</a></span><span class="preprocessor">#define ACCESSCTRL_SRAM5_CORE1_BITS   _u(0x00000020)</span></div>
<div class="line"><a id="l00818" name="l00818"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#afc050edb3d8e83771e88da2c173b6faf">  818</a></span><span class="preprocessor">#define ACCESSCTRL_SRAM5_CORE1_MSB    _u(5)</span></div>
<div class="line"><a id="l00819" name="l00819"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a3932859e4d15d6bb64c1f7b06aa6f81b">  819</a></span><span class="preprocessor">#define ACCESSCTRL_SRAM5_CORE1_LSB    _u(5)</span></div>
<div class="line"><a id="l00820" name="l00820"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#ae425027a4ae2b7cec1ab38f7019cf9ab">  820</a></span><span class="preprocessor">#define ACCESSCTRL_SRAM5_CORE1_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00821" name="l00821"></a><span class="lineno">  821</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00822" name="l00822"></a><span class="lineno">  822</span><span class="comment">// Field       : ACCESSCTRL_SRAM5_CORE0</span></div>
<div class="line"><a id="l00823" name="l00823"></a><span class="lineno">  823</span><span class="comment">// Description : If 1, SRAM5 can be accessed by core 0, at security/privilege</span></div>
<div class="line"><a id="l00824" name="l00824"></a><span class="lineno">  824</span><span class="comment">//               levels permitted by SP/NSP/SU/NSU in this register.</span></div>
<div class="line"><a id="l00825" name="l00825"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#aaca7e13405468bf09aa177951b523dde">  825</a></span><span class="preprocessor">#define ACCESSCTRL_SRAM5_CORE0_RESET  _u(0x1)</span></div>
<div class="line"><a id="l00826" name="l00826"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#ace3a4c459825d7ad4afb4e8fb0486eba">  826</a></span><span class="preprocessor">#define ACCESSCTRL_SRAM5_CORE0_BITS   _u(0x00000010)</span></div>
<div class="line"><a id="l00827" name="l00827"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a51628a7b9e5fea9e5d4d9aeebd5bf5bb">  827</a></span><span class="preprocessor">#define ACCESSCTRL_SRAM5_CORE0_MSB    _u(4)</span></div>
<div class="line"><a id="l00828" name="l00828"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#ae79f58491fa079d476ca20927052381f">  828</a></span><span class="preprocessor">#define ACCESSCTRL_SRAM5_CORE0_LSB    _u(4)</span></div>
<div class="line"><a id="l00829" name="l00829"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a587b07b40b905c2e5999d3b7135a5e9c">  829</a></span><span class="preprocessor">#define ACCESSCTRL_SRAM5_CORE0_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00830" name="l00830"></a><span class="lineno">  830</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00831" name="l00831"></a><span class="lineno">  831</span><span class="comment">// Field       : ACCESSCTRL_SRAM5_SP</span></div>
<div class="line"><a id="l00832" name="l00832"></a><span class="lineno">  832</span><span class="comment">// Description : If 1, SRAM5 can be accessed from a Secure, Privileged context.</span></div>
<div class="line"><a id="l00833" name="l00833"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a5faefa02ae44673421a9dcc69cdd2e5c">  833</a></span><span class="preprocessor">#define ACCESSCTRL_SRAM5_SP_RESET  _u(0x1)</span></div>
<div class="line"><a id="l00834" name="l00834"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#ab2e33f4b889fc9feb2a0064d86779acd">  834</a></span><span class="preprocessor">#define ACCESSCTRL_SRAM5_SP_BITS   _u(0x00000008)</span></div>
<div class="line"><a id="l00835" name="l00835"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#aaf7b9ae35913c4bebc902a7176e251c7">  835</a></span><span class="preprocessor">#define ACCESSCTRL_SRAM5_SP_MSB    _u(3)</span></div>
<div class="line"><a id="l00836" name="l00836"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a100e06ec6b426dd0c4f54ce21d0c039c">  836</a></span><span class="preprocessor">#define ACCESSCTRL_SRAM5_SP_LSB    _u(3)</span></div>
<div class="line"><a id="l00837" name="l00837"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a2ce8f6a6ea0c2ffad9a108d220417e70">  837</a></span><span class="preprocessor">#define ACCESSCTRL_SRAM5_SP_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00838" name="l00838"></a><span class="lineno">  838</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00839" name="l00839"></a><span class="lineno">  839</span><span class="comment">// Field       : ACCESSCTRL_SRAM5_SU</span></div>
<div class="line"><a id="l00840" name="l00840"></a><span class="lineno">  840</span><span class="comment">// Description : If 1, and SP is also set, SRAM5 can be accessed from a Secure,</span></div>
<div class="line"><a id="l00841" name="l00841"></a><span class="lineno">  841</span><span class="comment">//               Unprivileged context.</span></div>
<div class="line"><a id="l00842" name="l00842"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a5d69bf94a08a830a06179f714d2a2217">  842</a></span><span class="preprocessor">#define ACCESSCTRL_SRAM5_SU_RESET  _u(0x1)</span></div>
<div class="line"><a id="l00843" name="l00843"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a6dc3037487237da9d030cce311a0297d">  843</a></span><span class="preprocessor">#define ACCESSCTRL_SRAM5_SU_BITS   _u(0x00000004)</span></div>
<div class="line"><a id="l00844" name="l00844"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a9059993728add71dfc8b944f8af30acf">  844</a></span><span class="preprocessor">#define ACCESSCTRL_SRAM5_SU_MSB    _u(2)</span></div>
<div class="line"><a id="l00845" name="l00845"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#ab3d38d6ca842e9a11d57795cd84504a2">  845</a></span><span class="preprocessor">#define ACCESSCTRL_SRAM5_SU_LSB    _u(2)</span></div>
<div class="line"><a id="l00846" name="l00846"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a2c1801b19767d85248e075fc77571a0e">  846</a></span><span class="preprocessor">#define ACCESSCTRL_SRAM5_SU_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00847" name="l00847"></a><span class="lineno">  847</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00848" name="l00848"></a><span class="lineno">  848</span><span class="comment">// Field       : ACCESSCTRL_SRAM5_NSP</span></div>
<div class="line"><a id="l00849" name="l00849"></a><span class="lineno">  849</span><span class="comment">// Description : If 1, SRAM5 can be accessed from a Non-secure, Privileged</span></div>
<div class="line"><a id="l00850" name="l00850"></a><span class="lineno">  850</span><span class="comment">//               context.</span></div>
<div class="line"><a id="l00851" name="l00851"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a29e1ef31388c593da0ab5cfff4de7448">  851</a></span><span class="preprocessor">#define ACCESSCTRL_SRAM5_NSP_RESET  _u(0x1)</span></div>
<div class="line"><a id="l00852" name="l00852"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#af77bf852cf928208de0608a3e47d966c">  852</a></span><span class="preprocessor">#define ACCESSCTRL_SRAM5_NSP_BITS   _u(0x00000002)</span></div>
<div class="line"><a id="l00853" name="l00853"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a2ab23726cab40eef3f0b01c49095abf6">  853</a></span><span class="preprocessor">#define ACCESSCTRL_SRAM5_NSP_MSB    _u(1)</span></div>
<div class="line"><a id="l00854" name="l00854"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#af25ffccc8b4500b3d1aec8d2ddf13ca2">  854</a></span><span class="preprocessor">#define ACCESSCTRL_SRAM5_NSP_LSB    _u(1)</span></div>
<div class="line"><a id="l00855" name="l00855"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a75e95fdaff652018b7c761aa48f27574">  855</a></span><span class="preprocessor">#define ACCESSCTRL_SRAM5_NSP_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00856" name="l00856"></a><span class="lineno">  856</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00857" name="l00857"></a><span class="lineno">  857</span><span class="comment">// Field       : ACCESSCTRL_SRAM5_NSU</span></div>
<div class="line"><a id="l00858" name="l00858"></a><span class="lineno">  858</span><span class="comment">// Description : If 1, and NSP is also set, SRAM5 can be accessed from a Non-</span></div>
<div class="line"><a id="l00859" name="l00859"></a><span class="lineno">  859</span><span class="comment">//               secure, Unprivileged context.</span></div>
<div class="line"><a id="l00860" name="l00860"></a><span class="lineno">  860</span><span class="comment">//</span></div>
<div class="line"><a id="l00861" name="l00861"></a><span class="lineno">  861</span><span class="comment">//               This bit is writable from a Non-secure, Privileged context, if</span></div>
<div class="line"><a id="l00862" name="l00862"></a><span class="lineno">  862</span><span class="comment">//               and only if the NSP bit is set.</span></div>
<div class="line"><a id="l00863" name="l00863"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#aea8a8262f8d408b0664cd3fc5ab31d7a">  863</a></span><span class="preprocessor">#define ACCESSCTRL_SRAM5_NSU_RESET  _u(0x1)</span></div>
<div class="line"><a id="l00864" name="l00864"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a50a587b7a40b5d74dc3ca7207900a8ac">  864</a></span><span class="preprocessor">#define ACCESSCTRL_SRAM5_NSU_BITS   _u(0x00000001)</span></div>
<div class="line"><a id="l00865" name="l00865"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#afd17282b135857cfbbe19948f9bb08a4">  865</a></span><span class="preprocessor">#define ACCESSCTRL_SRAM5_NSU_MSB    _u(0)</span></div>
<div class="line"><a id="l00866" name="l00866"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a110beff29f69475af0d1f9ad1963c88e">  866</a></span><span class="preprocessor">#define ACCESSCTRL_SRAM5_NSU_LSB    _u(0)</span></div>
<div class="line"><a id="l00867" name="l00867"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a259b5f5f40e33a3d39a4b92bb835eaa0">  867</a></span><span class="preprocessor">#define ACCESSCTRL_SRAM5_NSU_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00868" name="l00868"></a><span class="lineno">  868</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l00869" name="l00869"></a><span class="lineno">  869</span><span class="comment">// Register    : ACCESSCTRL_SRAM6</span></div>
<div class="line"><a id="l00870" name="l00870"></a><span class="lineno">  870</span><span class="comment">// Description : Control whether debugger, DMA, core 0 and core 1 can access</span></div>
<div class="line"><a id="l00871" name="l00871"></a><span class="lineno">  871</span><span class="comment">//               SRAM6, and at what security/privilege levels they can do so.</span></div>
<div class="line"><a id="l00872" name="l00872"></a><span class="lineno">  872</span><span class="comment">//</span></div>
<div class="line"><a id="l00873" name="l00873"></a><span class="lineno">  873</span><span class="comment">//               Defaults to fully open access.</span></div>
<div class="line"><a id="l00874" name="l00874"></a><span class="lineno">  874</span><span class="comment">//</span></div>
<div class="line"><a id="l00875" name="l00875"></a><span class="lineno">  875</span><span class="comment">//               This register is writable only from a Secure, Privileged</span></div>
<div class="line"><a id="l00876" name="l00876"></a><span class="lineno">  876</span><span class="comment">//               processor or debugger, with the exception of the NSU bit, which</span></div>
<div class="line"><a id="l00877" name="l00877"></a><span class="lineno">  877</span><span class="comment">//               becomes Non-secure-Privileged-writable when the NSP bit is set.</span></div>
<div class="line"><a id="l00878" name="l00878"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#aad03dbbdc40c1c1db2d7f0abf04e22fe">  878</a></span><span class="preprocessor">#define ACCESSCTRL_SRAM6_OFFSET _u(0x00000034)</span></div>
<div class="line"><a id="l00879" name="l00879"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#abcf12b068d9be8d8bdca4e64ece494de">  879</a></span><span class="preprocessor">#define ACCESSCTRL_SRAM6_BITS   _u(0x000000ff)</span></div>
<div class="line"><a id="l00880" name="l00880"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#acedefdf2a6a478525dfe16538709989f">  880</a></span><span class="preprocessor">#define ACCESSCTRL_SRAM6_RESET  _u(0x000000ff)</span></div>
<div class="line"><a id="l00881" name="l00881"></a><span class="lineno">  881</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00882" name="l00882"></a><span class="lineno">  882</span><span class="comment">// Field       : ACCESSCTRL_SRAM6_DBG</span></div>
<div class="line"><a id="l00883" name="l00883"></a><span class="lineno">  883</span><span class="comment">// Description : If 1, SRAM6 can be accessed by the debugger, at</span></div>
<div class="line"><a id="l00884" name="l00884"></a><span class="lineno">  884</span><span class="comment">//               security/privilege levels permitted by SP/NSP/SU/NSU in this</span></div>
<div class="line"><a id="l00885" name="l00885"></a><span class="lineno">  885</span><span class="comment">//               register.</span></div>
<div class="line"><a id="l00886" name="l00886"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a9d0f1692a2c747f671f4b83aad0ee4c4">  886</a></span><span class="preprocessor">#define ACCESSCTRL_SRAM6_DBG_RESET  _u(0x1)</span></div>
<div class="line"><a id="l00887" name="l00887"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a690c8b67f32b967f1622c60bd6a0f9be">  887</a></span><span class="preprocessor">#define ACCESSCTRL_SRAM6_DBG_BITS   _u(0x00000080)</span></div>
<div class="line"><a id="l00888" name="l00888"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#ab418c344b7752b4092a512bece60dcc6">  888</a></span><span class="preprocessor">#define ACCESSCTRL_SRAM6_DBG_MSB    _u(7)</span></div>
<div class="line"><a id="l00889" name="l00889"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#af3f7a6e6b0c7671651eac3e2d323897d">  889</a></span><span class="preprocessor">#define ACCESSCTRL_SRAM6_DBG_LSB    _u(7)</span></div>
<div class="line"><a id="l00890" name="l00890"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#aa36f601165e92f20e24bbe7c7d7c0169">  890</a></span><span class="preprocessor">#define ACCESSCTRL_SRAM6_DBG_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00891" name="l00891"></a><span class="lineno">  891</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00892" name="l00892"></a><span class="lineno">  892</span><span class="comment">// Field       : ACCESSCTRL_SRAM6_DMA</span></div>
<div class="line"><a id="l00893" name="l00893"></a><span class="lineno">  893</span><span class="comment">// Description : If 1, SRAM6 can be accessed by the DMA, at security/privilege</span></div>
<div class="line"><a id="l00894" name="l00894"></a><span class="lineno">  894</span><span class="comment">//               levels permitted by SP/NSP/SU/NSU in this register.</span></div>
<div class="line"><a id="l00895" name="l00895"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#ab5ec20e53f106e509fd18471c3c8f01d">  895</a></span><span class="preprocessor">#define ACCESSCTRL_SRAM6_DMA_RESET  _u(0x1)</span></div>
<div class="line"><a id="l00896" name="l00896"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a582d102785459c75e81ffbfef8444a88">  896</a></span><span class="preprocessor">#define ACCESSCTRL_SRAM6_DMA_BITS   _u(0x00000040)</span></div>
<div class="line"><a id="l00897" name="l00897"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a44e90d3d3ba2111a6ada21643d9f3957">  897</a></span><span class="preprocessor">#define ACCESSCTRL_SRAM6_DMA_MSB    _u(6)</span></div>
<div class="line"><a id="l00898" name="l00898"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#ac76642519e81ea24cff18bc7cf826694">  898</a></span><span class="preprocessor">#define ACCESSCTRL_SRAM6_DMA_LSB    _u(6)</span></div>
<div class="line"><a id="l00899" name="l00899"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a4e888a3898d7e46aee63290d825f8991">  899</a></span><span class="preprocessor">#define ACCESSCTRL_SRAM6_DMA_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00900" name="l00900"></a><span class="lineno">  900</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00901" name="l00901"></a><span class="lineno">  901</span><span class="comment">// Field       : ACCESSCTRL_SRAM6_CORE1</span></div>
<div class="line"><a id="l00902" name="l00902"></a><span class="lineno">  902</span><span class="comment">// Description : If 1, SRAM6 can be accessed by core 1, at security/privilege</span></div>
<div class="line"><a id="l00903" name="l00903"></a><span class="lineno">  903</span><span class="comment">//               levels permitted by SP/NSP/SU/NSU in this register.</span></div>
<div class="line"><a id="l00904" name="l00904"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a68e533923e740b69fac2bf54fbab6683">  904</a></span><span class="preprocessor">#define ACCESSCTRL_SRAM6_CORE1_RESET  _u(0x1)</span></div>
<div class="line"><a id="l00905" name="l00905"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a8279de5540fd82a0ea5134a3500e6318">  905</a></span><span class="preprocessor">#define ACCESSCTRL_SRAM6_CORE1_BITS   _u(0x00000020)</span></div>
<div class="line"><a id="l00906" name="l00906"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#ae9a8adc9ebc79338224b0fbcfc7fec56">  906</a></span><span class="preprocessor">#define ACCESSCTRL_SRAM6_CORE1_MSB    _u(5)</span></div>
<div class="line"><a id="l00907" name="l00907"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a2cda20c9be7eaddb4d2ff255e535ceea">  907</a></span><span class="preprocessor">#define ACCESSCTRL_SRAM6_CORE1_LSB    _u(5)</span></div>
<div class="line"><a id="l00908" name="l00908"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#ab565e2b3b5909b259a6911aac682d49f">  908</a></span><span class="preprocessor">#define ACCESSCTRL_SRAM6_CORE1_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00909" name="l00909"></a><span class="lineno">  909</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00910" name="l00910"></a><span class="lineno">  910</span><span class="comment">// Field       : ACCESSCTRL_SRAM6_CORE0</span></div>
<div class="line"><a id="l00911" name="l00911"></a><span class="lineno">  911</span><span class="comment">// Description : If 1, SRAM6 can be accessed by core 0, at security/privilege</span></div>
<div class="line"><a id="l00912" name="l00912"></a><span class="lineno">  912</span><span class="comment">//               levels permitted by SP/NSP/SU/NSU in this register.</span></div>
<div class="line"><a id="l00913" name="l00913"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#ae96f73a6da77355e62467133d4215c68">  913</a></span><span class="preprocessor">#define ACCESSCTRL_SRAM6_CORE0_RESET  _u(0x1)</span></div>
<div class="line"><a id="l00914" name="l00914"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a7c262ab114e83874f7ae9dadb1876498">  914</a></span><span class="preprocessor">#define ACCESSCTRL_SRAM6_CORE0_BITS   _u(0x00000010)</span></div>
<div class="line"><a id="l00915" name="l00915"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#afc3d07d503c418332b22aed6028205bd">  915</a></span><span class="preprocessor">#define ACCESSCTRL_SRAM6_CORE0_MSB    _u(4)</span></div>
<div class="line"><a id="l00916" name="l00916"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a7e3853516bd55e68de0dbf7bd8663f0b">  916</a></span><span class="preprocessor">#define ACCESSCTRL_SRAM6_CORE0_LSB    _u(4)</span></div>
<div class="line"><a id="l00917" name="l00917"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a4d6de7b1915c5e5e4664f6dbf20e2968">  917</a></span><span class="preprocessor">#define ACCESSCTRL_SRAM6_CORE0_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00918" name="l00918"></a><span class="lineno">  918</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00919" name="l00919"></a><span class="lineno">  919</span><span class="comment">// Field       : ACCESSCTRL_SRAM6_SP</span></div>
<div class="line"><a id="l00920" name="l00920"></a><span class="lineno">  920</span><span class="comment">// Description : If 1, SRAM6 can be accessed from a Secure, Privileged context.</span></div>
<div class="line"><a id="l00921" name="l00921"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#abe35990983b4c04d8206fe934d8fceda">  921</a></span><span class="preprocessor">#define ACCESSCTRL_SRAM6_SP_RESET  _u(0x1)</span></div>
<div class="line"><a id="l00922" name="l00922"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a6f35d14bed4b58e50cb64e70d7ae3599">  922</a></span><span class="preprocessor">#define ACCESSCTRL_SRAM6_SP_BITS   _u(0x00000008)</span></div>
<div class="line"><a id="l00923" name="l00923"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#aa72f519662e7b2217a72eb8dad2d8c95">  923</a></span><span class="preprocessor">#define ACCESSCTRL_SRAM6_SP_MSB    _u(3)</span></div>
<div class="line"><a id="l00924" name="l00924"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a3a58ada10631d6613960585d880939ae">  924</a></span><span class="preprocessor">#define ACCESSCTRL_SRAM6_SP_LSB    _u(3)</span></div>
<div class="line"><a id="l00925" name="l00925"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a7107b2c408a1b20fc11f5afd4e6288c6">  925</a></span><span class="preprocessor">#define ACCESSCTRL_SRAM6_SP_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00926" name="l00926"></a><span class="lineno">  926</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00927" name="l00927"></a><span class="lineno">  927</span><span class="comment">// Field       : ACCESSCTRL_SRAM6_SU</span></div>
<div class="line"><a id="l00928" name="l00928"></a><span class="lineno">  928</span><span class="comment">// Description : If 1, and SP is also set, SRAM6 can be accessed from a Secure,</span></div>
<div class="line"><a id="l00929" name="l00929"></a><span class="lineno">  929</span><span class="comment">//               Unprivileged context.</span></div>
<div class="line"><a id="l00930" name="l00930"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#ae71d11ae6bc2b43c94ff5e9c12ea77de">  930</a></span><span class="preprocessor">#define ACCESSCTRL_SRAM6_SU_RESET  _u(0x1)</span></div>
<div class="line"><a id="l00931" name="l00931"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a374a617e9f205334225da7351030fbcf">  931</a></span><span class="preprocessor">#define ACCESSCTRL_SRAM6_SU_BITS   _u(0x00000004)</span></div>
<div class="line"><a id="l00932" name="l00932"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a6dc211534150afeff466b0c6296cd830">  932</a></span><span class="preprocessor">#define ACCESSCTRL_SRAM6_SU_MSB    _u(2)</span></div>
<div class="line"><a id="l00933" name="l00933"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a2e6da0c279fed0157b62cce36a7dfe7b">  933</a></span><span class="preprocessor">#define ACCESSCTRL_SRAM6_SU_LSB    _u(2)</span></div>
<div class="line"><a id="l00934" name="l00934"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#ad4d479c4c28a534f59dcf6a55088865c">  934</a></span><span class="preprocessor">#define ACCESSCTRL_SRAM6_SU_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00935" name="l00935"></a><span class="lineno">  935</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00936" name="l00936"></a><span class="lineno">  936</span><span class="comment">// Field       : ACCESSCTRL_SRAM6_NSP</span></div>
<div class="line"><a id="l00937" name="l00937"></a><span class="lineno">  937</span><span class="comment">// Description : If 1, SRAM6 can be accessed from a Non-secure, Privileged</span></div>
<div class="line"><a id="l00938" name="l00938"></a><span class="lineno">  938</span><span class="comment">//               context.</span></div>
<div class="line"><a id="l00939" name="l00939"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#ab7a3c1b073e0609ed7315812b08f668b">  939</a></span><span class="preprocessor">#define ACCESSCTRL_SRAM6_NSP_RESET  _u(0x1)</span></div>
<div class="line"><a id="l00940" name="l00940"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a6af856970e1bcb55aeef1d9aec54a687">  940</a></span><span class="preprocessor">#define ACCESSCTRL_SRAM6_NSP_BITS   _u(0x00000002)</span></div>
<div class="line"><a id="l00941" name="l00941"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#ab717a6f3597b78af0c82cd64d65e92a7">  941</a></span><span class="preprocessor">#define ACCESSCTRL_SRAM6_NSP_MSB    _u(1)</span></div>
<div class="line"><a id="l00942" name="l00942"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a8e69f338531cf90ef5e09c1e410878e9">  942</a></span><span class="preprocessor">#define ACCESSCTRL_SRAM6_NSP_LSB    _u(1)</span></div>
<div class="line"><a id="l00943" name="l00943"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#ad2da450a636795a6e79f88286f634565">  943</a></span><span class="preprocessor">#define ACCESSCTRL_SRAM6_NSP_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00944" name="l00944"></a><span class="lineno">  944</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00945" name="l00945"></a><span class="lineno">  945</span><span class="comment">// Field       : ACCESSCTRL_SRAM6_NSU</span></div>
<div class="line"><a id="l00946" name="l00946"></a><span class="lineno">  946</span><span class="comment">// Description : If 1, and NSP is also set, SRAM6 can be accessed from a Non-</span></div>
<div class="line"><a id="l00947" name="l00947"></a><span class="lineno">  947</span><span class="comment">//               secure, Unprivileged context.</span></div>
<div class="line"><a id="l00948" name="l00948"></a><span class="lineno">  948</span><span class="comment">//</span></div>
<div class="line"><a id="l00949" name="l00949"></a><span class="lineno">  949</span><span class="comment">//               This bit is writable from a Non-secure, Privileged context, if</span></div>
<div class="line"><a id="l00950" name="l00950"></a><span class="lineno">  950</span><span class="comment">//               and only if the NSP bit is set.</span></div>
<div class="line"><a id="l00951" name="l00951"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a5cedb2e04e58f15fa7a13794a7902e87">  951</a></span><span class="preprocessor">#define ACCESSCTRL_SRAM6_NSU_RESET  _u(0x1)</span></div>
<div class="line"><a id="l00952" name="l00952"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#ac4e3468d7822cb0e3dbb6de2d4e0c386">  952</a></span><span class="preprocessor">#define ACCESSCTRL_SRAM6_NSU_BITS   _u(0x00000001)</span></div>
<div class="line"><a id="l00953" name="l00953"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#adcc250bf6512650ccc71ba2c271bf449">  953</a></span><span class="preprocessor">#define ACCESSCTRL_SRAM6_NSU_MSB    _u(0)</span></div>
<div class="line"><a id="l00954" name="l00954"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a0c147cb02f8f7a65696ce4438d2874f2">  954</a></span><span class="preprocessor">#define ACCESSCTRL_SRAM6_NSU_LSB    _u(0)</span></div>
<div class="line"><a id="l00955" name="l00955"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#af9ceba8cf501b72c1d9faed69dc473a8">  955</a></span><span class="preprocessor">#define ACCESSCTRL_SRAM6_NSU_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00956" name="l00956"></a><span class="lineno">  956</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l00957" name="l00957"></a><span class="lineno">  957</span><span class="comment">// Register    : ACCESSCTRL_SRAM7</span></div>
<div class="line"><a id="l00958" name="l00958"></a><span class="lineno">  958</span><span class="comment">// Description : Control whether debugger, DMA, core 0 and core 1 can access</span></div>
<div class="line"><a id="l00959" name="l00959"></a><span class="lineno">  959</span><span class="comment">//               SRAM7, and at what security/privilege levels they can do so.</span></div>
<div class="line"><a id="l00960" name="l00960"></a><span class="lineno">  960</span><span class="comment">//</span></div>
<div class="line"><a id="l00961" name="l00961"></a><span class="lineno">  961</span><span class="comment">//               Defaults to fully open access.</span></div>
<div class="line"><a id="l00962" name="l00962"></a><span class="lineno">  962</span><span class="comment">//</span></div>
<div class="line"><a id="l00963" name="l00963"></a><span class="lineno">  963</span><span class="comment">//               This register is writable only from a Secure, Privileged</span></div>
<div class="line"><a id="l00964" name="l00964"></a><span class="lineno">  964</span><span class="comment">//               processor or debugger, with the exception of the NSU bit, which</span></div>
<div class="line"><a id="l00965" name="l00965"></a><span class="lineno">  965</span><span class="comment">//               becomes Non-secure-Privileged-writable when the NSP bit is set.</span></div>
<div class="line"><a id="l00966" name="l00966"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a67e7bfc9ba942666211540336349ba33">  966</a></span><span class="preprocessor">#define ACCESSCTRL_SRAM7_OFFSET _u(0x00000038)</span></div>
<div class="line"><a id="l00967" name="l00967"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a3e5501f4af0ab8ce3dc5406eebc463eb">  967</a></span><span class="preprocessor">#define ACCESSCTRL_SRAM7_BITS   _u(0x000000ff)</span></div>
<div class="line"><a id="l00968" name="l00968"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#add88200d4370cb70ac4c21e2e7aef8bd">  968</a></span><span class="preprocessor">#define ACCESSCTRL_SRAM7_RESET  _u(0x000000ff)</span></div>
<div class="line"><a id="l00969" name="l00969"></a><span class="lineno">  969</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00970" name="l00970"></a><span class="lineno">  970</span><span class="comment">// Field       : ACCESSCTRL_SRAM7_DBG</span></div>
<div class="line"><a id="l00971" name="l00971"></a><span class="lineno">  971</span><span class="comment">// Description : If 1, SRAM7 can be accessed by the debugger, at</span></div>
<div class="line"><a id="l00972" name="l00972"></a><span class="lineno">  972</span><span class="comment">//               security/privilege levels permitted by SP/NSP/SU/NSU in this</span></div>
<div class="line"><a id="l00973" name="l00973"></a><span class="lineno">  973</span><span class="comment">//               register.</span></div>
<div class="line"><a id="l00974" name="l00974"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#aff50f27fe5b02b2f0363ba650b8ad94e">  974</a></span><span class="preprocessor">#define ACCESSCTRL_SRAM7_DBG_RESET  _u(0x1)</span></div>
<div class="line"><a id="l00975" name="l00975"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a55279ee62b63c029bc440e0866d3da14">  975</a></span><span class="preprocessor">#define ACCESSCTRL_SRAM7_DBG_BITS   _u(0x00000080)</span></div>
<div class="line"><a id="l00976" name="l00976"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a812d1b0be568d4b5122fd50bedc868aa">  976</a></span><span class="preprocessor">#define ACCESSCTRL_SRAM7_DBG_MSB    _u(7)</span></div>
<div class="line"><a id="l00977" name="l00977"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#ac81aa9f9e5786f98c021dd0e11468b42">  977</a></span><span class="preprocessor">#define ACCESSCTRL_SRAM7_DBG_LSB    _u(7)</span></div>
<div class="line"><a id="l00978" name="l00978"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a428fc6b1867d61f2e2821af89e4f9c30">  978</a></span><span class="preprocessor">#define ACCESSCTRL_SRAM7_DBG_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00979" name="l00979"></a><span class="lineno">  979</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00980" name="l00980"></a><span class="lineno">  980</span><span class="comment">// Field       : ACCESSCTRL_SRAM7_DMA</span></div>
<div class="line"><a id="l00981" name="l00981"></a><span class="lineno">  981</span><span class="comment">// Description : If 1, SRAM7 can be accessed by the DMA, at security/privilege</span></div>
<div class="line"><a id="l00982" name="l00982"></a><span class="lineno">  982</span><span class="comment">//               levels permitted by SP/NSP/SU/NSU in this register.</span></div>
<div class="line"><a id="l00983" name="l00983"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a626468b1c041bbd4070f7f7c72e1a23e">  983</a></span><span class="preprocessor">#define ACCESSCTRL_SRAM7_DMA_RESET  _u(0x1)</span></div>
<div class="line"><a id="l00984" name="l00984"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#af311d1435b2c25f3ac5d7ad90ee6b8ad">  984</a></span><span class="preprocessor">#define ACCESSCTRL_SRAM7_DMA_BITS   _u(0x00000040)</span></div>
<div class="line"><a id="l00985" name="l00985"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#aebb8d5feb2254604649a69577346b6bd">  985</a></span><span class="preprocessor">#define ACCESSCTRL_SRAM7_DMA_MSB    _u(6)</span></div>
<div class="line"><a id="l00986" name="l00986"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#aece976372643c7c7f3b32fe0d4d6ac5c">  986</a></span><span class="preprocessor">#define ACCESSCTRL_SRAM7_DMA_LSB    _u(6)</span></div>
<div class="line"><a id="l00987" name="l00987"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#ab00b527a1e68115c9d78af9a9a2c63f9">  987</a></span><span class="preprocessor">#define ACCESSCTRL_SRAM7_DMA_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00988" name="l00988"></a><span class="lineno">  988</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00989" name="l00989"></a><span class="lineno">  989</span><span class="comment">// Field       : ACCESSCTRL_SRAM7_CORE1</span></div>
<div class="line"><a id="l00990" name="l00990"></a><span class="lineno">  990</span><span class="comment">// Description : If 1, SRAM7 can be accessed by core 1, at security/privilege</span></div>
<div class="line"><a id="l00991" name="l00991"></a><span class="lineno">  991</span><span class="comment">//               levels permitted by SP/NSP/SU/NSU in this register.</span></div>
<div class="line"><a id="l00992" name="l00992"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a083da8fa109ab07795b151c57c72ac5f">  992</a></span><span class="preprocessor">#define ACCESSCTRL_SRAM7_CORE1_RESET  _u(0x1)</span></div>
<div class="line"><a id="l00993" name="l00993"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a813907fe965f1cc2f84051f280cca831">  993</a></span><span class="preprocessor">#define ACCESSCTRL_SRAM7_CORE1_BITS   _u(0x00000020)</span></div>
<div class="line"><a id="l00994" name="l00994"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a151329fc2eccc1e09a5c70fd4fa5f7fa">  994</a></span><span class="preprocessor">#define ACCESSCTRL_SRAM7_CORE1_MSB    _u(5)</span></div>
<div class="line"><a id="l00995" name="l00995"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#afffed83eb9f6c3156144a9d77517dba1">  995</a></span><span class="preprocessor">#define ACCESSCTRL_SRAM7_CORE1_LSB    _u(5)</span></div>
<div class="line"><a id="l00996" name="l00996"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a5bd988e4c5920a254df62d179af562c3">  996</a></span><span class="preprocessor">#define ACCESSCTRL_SRAM7_CORE1_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00997" name="l00997"></a><span class="lineno">  997</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00998" name="l00998"></a><span class="lineno">  998</span><span class="comment">// Field       : ACCESSCTRL_SRAM7_CORE0</span></div>
<div class="line"><a id="l00999" name="l00999"></a><span class="lineno">  999</span><span class="comment">// Description : If 1, SRAM7 can be accessed by core 0, at security/privilege</span></div>
<div class="line"><a id="l01000" name="l01000"></a><span class="lineno"> 1000</span><span class="comment">//               levels permitted by SP/NSP/SU/NSU in this register.</span></div>
<div class="line"><a id="l01001" name="l01001"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#ac9762b31bc63c478b4eb57cc9364ecf5"> 1001</a></span><span class="preprocessor">#define ACCESSCTRL_SRAM7_CORE0_RESET  _u(0x1)</span></div>
<div class="line"><a id="l01002" name="l01002"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a72c8ced361a55392034543a6c2a69720"> 1002</a></span><span class="preprocessor">#define ACCESSCTRL_SRAM7_CORE0_BITS   _u(0x00000010)</span></div>
<div class="line"><a id="l01003" name="l01003"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#abe6ab472738f1948e3f79d102b76bc18"> 1003</a></span><span class="preprocessor">#define ACCESSCTRL_SRAM7_CORE0_MSB    _u(4)</span></div>
<div class="line"><a id="l01004" name="l01004"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#aabfe6086b264bf4bb59f6e5052a7d51f"> 1004</a></span><span class="preprocessor">#define ACCESSCTRL_SRAM7_CORE0_LSB    _u(4)</span></div>
<div class="line"><a id="l01005" name="l01005"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a1fe7c5ae04837a5ff159b693c793c724"> 1005</a></span><span class="preprocessor">#define ACCESSCTRL_SRAM7_CORE0_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01006" name="l01006"></a><span class="lineno"> 1006</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01007" name="l01007"></a><span class="lineno"> 1007</span><span class="comment">// Field       : ACCESSCTRL_SRAM7_SP</span></div>
<div class="line"><a id="l01008" name="l01008"></a><span class="lineno"> 1008</span><span class="comment">// Description : If 1, SRAM7 can be accessed from a Secure, Privileged context.</span></div>
<div class="line"><a id="l01009" name="l01009"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a993bd02751efab0a4b2db3ae41efc2f5"> 1009</a></span><span class="preprocessor">#define ACCESSCTRL_SRAM7_SP_RESET  _u(0x1)</span></div>
<div class="line"><a id="l01010" name="l01010"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a235224e4b0ffa8c52e814987fe2ff64e"> 1010</a></span><span class="preprocessor">#define ACCESSCTRL_SRAM7_SP_BITS   _u(0x00000008)</span></div>
<div class="line"><a id="l01011" name="l01011"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a5e39fb3b4c5cd09b43aa3f451c88c694"> 1011</a></span><span class="preprocessor">#define ACCESSCTRL_SRAM7_SP_MSB    _u(3)</span></div>
<div class="line"><a id="l01012" name="l01012"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#affb6fba53b095e7516bfbcbda80370a0"> 1012</a></span><span class="preprocessor">#define ACCESSCTRL_SRAM7_SP_LSB    _u(3)</span></div>
<div class="line"><a id="l01013" name="l01013"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a9a0a3dff2823ed8da3f9a8dabe76da7b"> 1013</a></span><span class="preprocessor">#define ACCESSCTRL_SRAM7_SP_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01014" name="l01014"></a><span class="lineno"> 1014</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01015" name="l01015"></a><span class="lineno"> 1015</span><span class="comment">// Field       : ACCESSCTRL_SRAM7_SU</span></div>
<div class="line"><a id="l01016" name="l01016"></a><span class="lineno"> 1016</span><span class="comment">// Description : If 1, and SP is also set, SRAM7 can be accessed from a Secure,</span></div>
<div class="line"><a id="l01017" name="l01017"></a><span class="lineno"> 1017</span><span class="comment">//               Unprivileged context.</span></div>
<div class="line"><a id="l01018" name="l01018"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#afcde9970fa24b7f88bef38b17250e25c"> 1018</a></span><span class="preprocessor">#define ACCESSCTRL_SRAM7_SU_RESET  _u(0x1)</span></div>
<div class="line"><a id="l01019" name="l01019"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#ad77f1deaf2d604d3402eef46d7f32f5c"> 1019</a></span><span class="preprocessor">#define ACCESSCTRL_SRAM7_SU_BITS   _u(0x00000004)</span></div>
<div class="line"><a id="l01020" name="l01020"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a17d5ce9b942bf5a885f11d99a9be3567"> 1020</a></span><span class="preprocessor">#define ACCESSCTRL_SRAM7_SU_MSB    _u(2)</span></div>
<div class="line"><a id="l01021" name="l01021"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#ab5a7e4c8fcff338981e327fa2e19347e"> 1021</a></span><span class="preprocessor">#define ACCESSCTRL_SRAM7_SU_LSB    _u(2)</span></div>
<div class="line"><a id="l01022" name="l01022"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a305c55a80a1a1976eac6b295ec70a6d1"> 1022</a></span><span class="preprocessor">#define ACCESSCTRL_SRAM7_SU_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01023" name="l01023"></a><span class="lineno"> 1023</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01024" name="l01024"></a><span class="lineno"> 1024</span><span class="comment">// Field       : ACCESSCTRL_SRAM7_NSP</span></div>
<div class="line"><a id="l01025" name="l01025"></a><span class="lineno"> 1025</span><span class="comment">// Description : If 1, SRAM7 can be accessed from a Non-secure, Privileged</span></div>
<div class="line"><a id="l01026" name="l01026"></a><span class="lineno"> 1026</span><span class="comment">//               context.</span></div>
<div class="line"><a id="l01027" name="l01027"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#af1de46c6af110067c67391398a64e76a"> 1027</a></span><span class="preprocessor">#define ACCESSCTRL_SRAM7_NSP_RESET  _u(0x1)</span></div>
<div class="line"><a id="l01028" name="l01028"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#aab32086844ef40a1ed794a210c01f56a"> 1028</a></span><span class="preprocessor">#define ACCESSCTRL_SRAM7_NSP_BITS   _u(0x00000002)</span></div>
<div class="line"><a id="l01029" name="l01029"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#af781361de2f22b3ab6eee88d71c4c0a8"> 1029</a></span><span class="preprocessor">#define ACCESSCTRL_SRAM7_NSP_MSB    _u(1)</span></div>
<div class="line"><a id="l01030" name="l01030"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#ae0e799bed0b6deeb76f9cf727dd961db"> 1030</a></span><span class="preprocessor">#define ACCESSCTRL_SRAM7_NSP_LSB    _u(1)</span></div>
<div class="line"><a id="l01031" name="l01031"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#aeafaf7b83f9d07b5b6cc0197e9162047"> 1031</a></span><span class="preprocessor">#define ACCESSCTRL_SRAM7_NSP_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01032" name="l01032"></a><span class="lineno"> 1032</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01033" name="l01033"></a><span class="lineno"> 1033</span><span class="comment">// Field       : ACCESSCTRL_SRAM7_NSU</span></div>
<div class="line"><a id="l01034" name="l01034"></a><span class="lineno"> 1034</span><span class="comment">// Description : If 1, and NSP is also set, SRAM7 can be accessed from a Non-</span></div>
<div class="line"><a id="l01035" name="l01035"></a><span class="lineno"> 1035</span><span class="comment">//               secure, Unprivileged context.</span></div>
<div class="line"><a id="l01036" name="l01036"></a><span class="lineno"> 1036</span><span class="comment">//</span></div>
<div class="line"><a id="l01037" name="l01037"></a><span class="lineno"> 1037</span><span class="comment">//               This bit is writable from a Non-secure, Privileged context, if</span></div>
<div class="line"><a id="l01038" name="l01038"></a><span class="lineno"> 1038</span><span class="comment">//               and only if the NSP bit is set.</span></div>
<div class="line"><a id="l01039" name="l01039"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a5e03997cded8b6de499ed8b6bd9a8d1c"> 1039</a></span><span class="preprocessor">#define ACCESSCTRL_SRAM7_NSU_RESET  _u(0x1)</span></div>
<div class="line"><a id="l01040" name="l01040"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#ac4f2044ff59731082a74a18340185091"> 1040</a></span><span class="preprocessor">#define ACCESSCTRL_SRAM7_NSU_BITS   _u(0x00000001)</span></div>
<div class="line"><a id="l01041" name="l01041"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a39accdef592e790bbceee408620b3c67"> 1041</a></span><span class="preprocessor">#define ACCESSCTRL_SRAM7_NSU_MSB    _u(0)</span></div>
<div class="line"><a id="l01042" name="l01042"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a9e7719f1175eba0d8724d218f834f54c"> 1042</a></span><span class="preprocessor">#define ACCESSCTRL_SRAM7_NSU_LSB    _u(0)</span></div>
<div class="line"><a id="l01043" name="l01043"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#afff05bc807018f7bd8e80b6a16bdacea"> 1043</a></span><span class="preprocessor">#define ACCESSCTRL_SRAM7_NSU_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01044" name="l01044"></a><span class="lineno"> 1044</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l01045" name="l01045"></a><span class="lineno"> 1045</span><span class="comment">// Register    : ACCESSCTRL_SRAM8</span></div>
<div class="line"><a id="l01046" name="l01046"></a><span class="lineno"> 1046</span><span class="comment">// Description : Control whether debugger, DMA, core 0 and core 1 can access</span></div>
<div class="line"><a id="l01047" name="l01047"></a><span class="lineno"> 1047</span><span class="comment">//               SRAM8, and at what security/privilege levels they can do so.</span></div>
<div class="line"><a id="l01048" name="l01048"></a><span class="lineno"> 1048</span><span class="comment">//</span></div>
<div class="line"><a id="l01049" name="l01049"></a><span class="lineno"> 1049</span><span class="comment">//               Defaults to fully open access.</span></div>
<div class="line"><a id="l01050" name="l01050"></a><span class="lineno"> 1050</span><span class="comment">//</span></div>
<div class="line"><a id="l01051" name="l01051"></a><span class="lineno"> 1051</span><span class="comment">//               This register is writable only from a Secure, Privileged</span></div>
<div class="line"><a id="l01052" name="l01052"></a><span class="lineno"> 1052</span><span class="comment">//               processor or debugger, with the exception of the NSU bit, which</span></div>
<div class="line"><a id="l01053" name="l01053"></a><span class="lineno"> 1053</span><span class="comment">//               becomes Non-secure-Privileged-writable when the NSP bit is set.</span></div>
<div class="line"><a id="l01054" name="l01054"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#ac4c57ee9fa86607181bf890abd262cfa"> 1054</a></span><span class="preprocessor">#define ACCESSCTRL_SRAM8_OFFSET _u(0x0000003c)</span></div>
<div class="line"><a id="l01055" name="l01055"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a6bdf719661043b56fb557568e6fba1e7"> 1055</a></span><span class="preprocessor">#define ACCESSCTRL_SRAM8_BITS   _u(0x000000ff)</span></div>
<div class="line"><a id="l01056" name="l01056"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#ac3cc45df2d60b422347c794c04aa76ba"> 1056</a></span><span class="preprocessor">#define ACCESSCTRL_SRAM8_RESET  _u(0x000000ff)</span></div>
<div class="line"><a id="l01057" name="l01057"></a><span class="lineno"> 1057</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01058" name="l01058"></a><span class="lineno"> 1058</span><span class="comment">// Field       : ACCESSCTRL_SRAM8_DBG</span></div>
<div class="line"><a id="l01059" name="l01059"></a><span class="lineno"> 1059</span><span class="comment">// Description : If 1, SRAM8 can be accessed by the debugger, at</span></div>
<div class="line"><a id="l01060" name="l01060"></a><span class="lineno"> 1060</span><span class="comment">//               security/privilege levels permitted by SP/NSP/SU/NSU in this</span></div>
<div class="line"><a id="l01061" name="l01061"></a><span class="lineno"> 1061</span><span class="comment">//               register.</span></div>
<div class="line"><a id="l01062" name="l01062"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a9e3d6f6697ba0b83423a947ab64f7e27"> 1062</a></span><span class="preprocessor">#define ACCESSCTRL_SRAM8_DBG_RESET  _u(0x1)</span></div>
<div class="line"><a id="l01063" name="l01063"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a2d3ff3425d2c50687746aaf5261c4442"> 1063</a></span><span class="preprocessor">#define ACCESSCTRL_SRAM8_DBG_BITS   _u(0x00000080)</span></div>
<div class="line"><a id="l01064" name="l01064"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a5c6ca098152322d4ff52c5ad116492df"> 1064</a></span><span class="preprocessor">#define ACCESSCTRL_SRAM8_DBG_MSB    _u(7)</span></div>
<div class="line"><a id="l01065" name="l01065"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a69235585d6c63d7cf3bdadb8503f3d35"> 1065</a></span><span class="preprocessor">#define ACCESSCTRL_SRAM8_DBG_LSB    _u(7)</span></div>
<div class="line"><a id="l01066" name="l01066"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#aa80a30c4c04da087be6f5780e87e02a5"> 1066</a></span><span class="preprocessor">#define ACCESSCTRL_SRAM8_DBG_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01067" name="l01067"></a><span class="lineno"> 1067</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01068" name="l01068"></a><span class="lineno"> 1068</span><span class="comment">// Field       : ACCESSCTRL_SRAM8_DMA</span></div>
<div class="line"><a id="l01069" name="l01069"></a><span class="lineno"> 1069</span><span class="comment">// Description : If 1, SRAM8 can be accessed by the DMA, at security/privilege</span></div>
<div class="line"><a id="l01070" name="l01070"></a><span class="lineno"> 1070</span><span class="comment">//               levels permitted by SP/NSP/SU/NSU in this register.</span></div>
<div class="line"><a id="l01071" name="l01071"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#ad01439a11fb3add8539560f33bd94912"> 1071</a></span><span class="preprocessor">#define ACCESSCTRL_SRAM8_DMA_RESET  _u(0x1)</span></div>
<div class="line"><a id="l01072" name="l01072"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a22ee316454d3e5637da336088045e010"> 1072</a></span><span class="preprocessor">#define ACCESSCTRL_SRAM8_DMA_BITS   _u(0x00000040)</span></div>
<div class="line"><a id="l01073" name="l01073"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#aef580d69e83b5001b3cbdf79b640da42"> 1073</a></span><span class="preprocessor">#define ACCESSCTRL_SRAM8_DMA_MSB    _u(6)</span></div>
<div class="line"><a id="l01074" name="l01074"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#af99d2d1c1a5afd7f7f87029b215ba1bd"> 1074</a></span><span class="preprocessor">#define ACCESSCTRL_SRAM8_DMA_LSB    _u(6)</span></div>
<div class="line"><a id="l01075" name="l01075"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a2a743d0af632ed60d52223a3d911d317"> 1075</a></span><span class="preprocessor">#define ACCESSCTRL_SRAM8_DMA_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01076" name="l01076"></a><span class="lineno"> 1076</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01077" name="l01077"></a><span class="lineno"> 1077</span><span class="comment">// Field       : ACCESSCTRL_SRAM8_CORE1</span></div>
<div class="line"><a id="l01078" name="l01078"></a><span class="lineno"> 1078</span><span class="comment">// Description : If 1, SRAM8 can be accessed by core 1, at security/privilege</span></div>
<div class="line"><a id="l01079" name="l01079"></a><span class="lineno"> 1079</span><span class="comment">//               levels permitted by SP/NSP/SU/NSU in this register.</span></div>
<div class="line"><a id="l01080" name="l01080"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#ab1a08a44dbe6f7496aea65c10bcb923b"> 1080</a></span><span class="preprocessor">#define ACCESSCTRL_SRAM8_CORE1_RESET  _u(0x1)</span></div>
<div class="line"><a id="l01081" name="l01081"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a6e9d58ecb2f0859f1215afbec1fa371d"> 1081</a></span><span class="preprocessor">#define ACCESSCTRL_SRAM8_CORE1_BITS   _u(0x00000020)</span></div>
<div class="line"><a id="l01082" name="l01082"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a61325ee0b6dbceb41ba4e91e85873d95"> 1082</a></span><span class="preprocessor">#define ACCESSCTRL_SRAM8_CORE1_MSB    _u(5)</span></div>
<div class="line"><a id="l01083" name="l01083"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a965aa714151124a747848105ecbf9661"> 1083</a></span><span class="preprocessor">#define ACCESSCTRL_SRAM8_CORE1_LSB    _u(5)</span></div>
<div class="line"><a id="l01084" name="l01084"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a650655302e3b30781919b9e61c9dcbf8"> 1084</a></span><span class="preprocessor">#define ACCESSCTRL_SRAM8_CORE1_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01085" name="l01085"></a><span class="lineno"> 1085</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01086" name="l01086"></a><span class="lineno"> 1086</span><span class="comment">// Field       : ACCESSCTRL_SRAM8_CORE0</span></div>
<div class="line"><a id="l01087" name="l01087"></a><span class="lineno"> 1087</span><span class="comment">// Description : If 1, SRAM8 can be accessed by core 0, at security/privilege</span></div>
<div class="line"><a id="l01088" name="l01088"></a><span class="lineno"> 1088</span><span class="comment">//               levels permitted by SP/NSP/SU/NSU in this register.</span></div>
<div class="line"><a id="l01089" name="l01089"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a5fbd99cbb7d95a8e6f1132639e51d6fe"> 1089</a></span><span class="preprocessor">#define ACCESSCTRL_SRAM8_CORE0_RESET  _u(0x1)</span></div>
<div class="line"><a id="l01090" name="l01090"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a895e3dd7508d3a2604c213432aa827ed"> 1090</a></span><span class="preprocessor">#define ACCESSCTRL_SRAM8_CORE0_BITS   _u(0x00000010)</span></div>
<div class="line"><a id="l01091" name="l01091"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a296d4a226ce915852f938fbd7130d4a1"> 1091</a></span><span class="preprocessor">#define ACCESSCTRL_SRAM8_CORE0_MSB    _u(4)</span></div>
<div class="line"><a id="l01092" name="l01092"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a30caa2099f604632f8ced01587a83307"> 1092</a></span><span class="preprocessor">#define ACCESSCTRL_SRAM8_CORE0_LSB    _u(4)</span></div>
<div class="line"><a id="l01093" name="l01093"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a076126bb8bdfc892785fbe79186dc30d"> 1093</a></span><span class="preprocessor">#define ACCESSCTRL_SRAM8_CORE0_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01094" name="l01094"></a><span class="lineno"> 1094</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01095" name="l01095"></a><span class="lineno"> 1095</span><span class="comment">// Field       : ACCESSCTRL_SRAM8_SP</span></div>
<div class="line"><a id="l01096" name="l01096"></a><span class="lineno"> 1096</span><span class="comment">// Description : If 1, SRAM8 can be accessed from a Secure, Privileged context.</span></div>
<div class="line"><a id="l01097" name="l01097"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#af56bb8db165024c8d2578927650a3b49"> 1097</a></span><span class="preprocessor">#define ACCESSCTRL_SRAM8_SP_RESET  _u(0x1)</span></div>
<div class="line"><a id="l01098" name="l01098"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a725119c3344aee3996f8ba5aa2f66e24"> 1098</a></span><span class="preprocessor">#define ACCESSCTRL_SRAM8_SP_BITS   _u(0x00000008)</span></div>
<div class="line"><a id="l01099" name="l01099"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#af29ba9f3424d7a7af3d748aabf21c85d"> 1099</a></span><span class="preprocessor">#define ACCESSCTRL_SRAM8_SP_MSB    _u(3)</span></div>
<div class="line"><a id="l01100" name="l01100"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#ab115f9366d05d63647b5ea6b28438753"> 1100</a></span><span class="preprocessor">#define ACCESSCTRL_SRAM8_SP_LSB    _u(3)</span></div>
<div class="line"><a id="l01101" name="l01101"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#ab067644016a7b7b9adf47c0a93d46146"> 1101</a></span><span class="preprocessor">#define ACCESSCTRL_SRAM8_SP_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01102" name="l01102"></a><span class="lineno"> 1102</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01103" name="l01103"></a><span class="lineno"> 1103</span><span class="comment">// Field       : ACCESSCTRL_SRAM8_SU</span></div>
<div class="line"><a id="l01104" name="l01104"></a><span class="lineno"> 1104</span><span class="comment">// Description : If 1, and SP is also set, SRAM8 can be accessed from a Secure,</span></div>
<div class="line"><a id="l01105" name="l01105"></a><span class="lineno"> 1105</span><span class="comment">//               Unprivileged context.</span></div>
<div class="line"><a id="l01106" name="l01106"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a6e23b6a869509b7379c7f5b658b93b00"> 1106</a></span><span class="preprocessor">#define ACCESSCTRL_SRAM8_SU_RESET  _u(0x1)</span></div>
<div class="line"><a id="l01107" name="l01107"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#ab8a6cd97d246c2cc280090c0204b8884"> 1107</a></span><span class="preprocessor">#define ACCESSCTRL_SRAM8_SU_BITS   _u(0x00000004)</span></div>
<div class="line"><a id="l01108" name="l01108"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a41ed5cb5dec67fc0e44b6cc18a8ee861"> 1108</a></span><span class="preprocessor">#define ACCESSCTRL_SRAM8_SU_MSB    _u(2)</span></div>
<div class="line"><a id="l01109" name="l01109"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a453689ddf3acca1d28c6d95da7430cd2"> 1109</a></span><span class="preprocessor">#define ACCESSCTRL_SRAM8_SU_LSB    _u(2)</span></div>
<div class="line"><a id="l01110" name="l01110"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a0710925b6a4b7b80e513779d731daad6"> 1110</a></span><span class="preprocessor">#define ACCESSCTRL_SRAM8_SU_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01111" name="l01111"></a><span class="lineno"> 1111</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01112" name="l01112"></a><span class="lineno"> 1112</span><span class="comment">// Field       : ACCESSCTRL_SRAM8_NSP</span></div>
<div class="line"><a id="l01113" name="l01113"></a><span class="lineno"> 1113</span><span class="comment">// Description : If 1, SRAM8 can be accessed from a Non-secure, Privileged</span></div>
<div class="line"><a id="l01114" name="l01114"></a><span class="lineno"> 1114</span><span class="comment">//               context.</span></div>
<div class="line"><a id="l01115" name="l01115"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#aa69c214d6522d84220ea6e91ce1cc827"> 1115</a></span><span class="preprocessor">#define ACCESSCTRL_SRAM8_NSP_RESET  _u(0x1)</span></div>
<div class="line"><a id="l01116" name="l01116"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a3e22319c435c05b17ae5969c338ceaf2"> 1116</a></span><span class="preprocessor">#define ACCESSCTRL_SRAM8_NSP_BITS   _u(0x00000002)</span></div>
<div class="line"><a id="l01117" name="l01117"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a26a93b4de4af079442f756823b78ac1b"> 1117</a></span><span class="preprocessor">#define ACCESSCTRL_SRAM8_NSP_MSB    _u(1)</span></div>
<div class="line"><a id="l01118" name="l01118"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#accba15bcda091039cb5723a48488641d"> 1118</a></span><span class="preprocessor">#define ACCESSCTRL_SRAM8_NSP_LSB    _u(1)</span></div>
<div class="line"><a id="l01119" name="l01119"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a208fe8ffbf3f9d355700090efeef5150"> 1119</a></span><span class="preprocessor">#define ACCESSCTRL_SRAM8_NSP_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01120" name="l01120"></a><span class="lineno"> 1120</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01121" name="l01121"></a><span class="lineno"> 1121</span><span class="comment">// Field       : ACCESSCTRL_SRAM8_NSU</span></div>
<div class="line"><a id="l01122" name="l01122"></a><span class="lineno"> 1122</span><span class="comment">// Description : If 1, and NSP is also set, SRAM8 can be accessed from a Non-</span></div>
<div class="line"><a id="l01123" name="l01123"></a><span class="lineno"> 1123</span><span class="comment">//               secure, Unprivileged context.</span></div>
<div class="line"><a id="l01124" name="l01124"></a><span class="lineno"> 1124</span><span class="comment">//</span></div>
<div class="line"><a id="l01125" name="l01125"></a><span class="lineno"> 1125</span><span class="comment">//               This bit is writable from a Non-secure, Privileged context, if</span></div>
<div class="line"><a id="l01126" name="l01126"></a><span class="lineno"> 1126</span><span class="comment">//               and only if the NSP bit is set.</span></div>
<div class="line"><a id="l01127" name="l01127"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a3302395e820c0ae33757cc15b6058a7c"> 1127</a></span><span class="preprocessor">#define ACCESSCTRL_SRAM8_NSU_RESET  _u(0x1)</span></div>
<div class="line"><a id="l01128" name="l01128"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a3f60080b2df240b5a84f513cea323f59"> 1128</a></span><span class="preprocessor">#define ACCESSCTRL_SRAM8_NSU_BITS   _u(0x00000001)</span></div>
<div class="line"><a id="l01129" name="l01129"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#ad55131d4b46ff016dd27fe4273bd04f0"> 1129</a></span><span class="preprocessor">#define ACCESSCTRL_SRAM8_NSU_MSB    _u(0)</span></div>
<div class="line"><a id="l01130" name="l01130"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a21a54c83bb056ee2005a739f9ac2e6be"> 1130</a></span><span class="preprocessor">#define ACCESSCTRL_SRAM8_NSU_LSB    _u(0)</span></div>
<div class="line"><a id="l01131" name="l01131"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a92437ebd0ba76c36cd3f9772cdb61090"> 1131</a></span><span class="preprocessor">#define ACCESSCTRL_SRAM8_NSU_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01132" name="l01132"></a><span class="lineno"> 1132</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l01133" name="l01133"></a><span class="lineno"> 1133</span><span class="comment">// Register    : ACCESSCTRL_SRAM9</span></div>
<div class="line"><a id="l01134" name="l01134"></a><span class="lineno"> 1134</span><span class="comment">// Description : Control whether debugger, DMA, core 0 and core 1 can access</span></div>
<div class="line"><a id="l01135" name="l01135"></a><span class="lineno"> 1135</span><span class="comment">//               SRAM9, and at what security/privilege levels they can do so.</span></div>
<div class="line"><a id="l01136" name="l01136"></a><span class="lineno"> 1136</span><span class="comment">//</span></div>
<div class="line"><a id="l01137" name="l01137"></a><span class="lineno"> 1137</span><span class="comment">//               Defaults to fully open access.</span></div>
<div class="line"><a id="l01138" name="l01138"></a><span class="lineno"> 1138</span><span class="comment">//</span></div>
<div class="line"><a id="l01139" name="l01139"></a><span class="lineno"> 1139</span><span class="comment">//               This register is writable only from a Secure, Privileged</span></div>
<div class="line"><a id="l01140" name="l01140"></a><span class="lineno"> 1140</span><span class="comment">//               processor or debugger, with the exception of the NSU bit, which</span></div>
<div class="line"><a id="l01141" name="l01141"></a><span class="lineno"> 1141</span><span class="comment">//               becomes Non-secure-Privileged-writable when the NSP bit is set.</span></div>
<div class="line"><a id="l01142" name="l01142"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#ac55ee9dc414ecc17f6164a0ee73df5ae"> 1142</a></span><span class="preprocessor">#define ACCESSCTRL_SRAM9_OFFSET _u(0x00000040)</span></div>
<div class="line"><a id="l01143" name="l01143"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a56dd4a063d3b90756d092a02a3a1798f"> 1143</a></span><span class="preprocessor">#define ACCESSCTRL_SRAM9_BITS   _u(0x000000ff)</span></div>
<div class="line"><a id="l01144" name="l01144"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a634b5ee54d5cdf7f93a7921116a949ca"> 1144</a></span><span class="preprocessor">#define ACCESSCTRL_SRAM9_RESET  _u(0x000000ff)</span></div>
<div class="line"><a id="l01145" name="l01145"></a><span class="lineno"> 1145</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01146" name="l01146"></a><span class="lineno"> 1146</span><span class="comment">// Field       : ACCESSCTRL_SRAM9_DBG</span></div>
<div class="line"><a id="l01147" name="l01147"></a><span class="lineno"> 1147</span><span class="comment">// Description : If 1, SRAM9 can be accessed by the debugger, at</span></div>
<div class="line"><a id="l01148" name="l01148"></a><span class="lineno"> 1148</span><span class="comment">//               security/privilege levels permitted by SP/NSP/SU/NSU in this</span></div>
<div class="line"><a id="l01149" name="l01149"></a><span class="lineno"> 1149</span><span class="comment">//               register.</span></div>
<div class="line"><a id="l01150" name="l01150"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a7ce82dccace4a00e8c68a1013fb70ecf"> 1150</a></span><span class="preprocessor">#define ACCESSCTRL_SRAM9_DBG_RESET  _u(0x1)</span></div>
<div class="line"><a id="l01151" name="l01151"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a5a9d083eeed1c3a1c35fd1ffe0be7b8e"> 1151</a></span><span class="preprocessor">#define ACCESSCTRL_SRAM9_DBG_BITS   _u(0x00000080)</span></div>
<div class="line"><a id="l01152" name="l01152"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#aec3bc08516655a29fbe1c4e348f3b118"> 1152</a></span><span class="preprocessor">#define ACCESSCTRL_SRAM9_DBG_MSB    _u(7)</span></div>
<div class="line"><a id="l01153" name="l01153"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a205647ced0ee6622810ec6cc19618824"> 1153</a></span><span class="preprocessor">#define ACCESSCTRL_SRAM9_DBG_LSB    _u(7)</span></div>
<div class="line"><a id="l01154" name="l01154"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#af39bf046c94fd1e1da1b8198e81b1abf"> 1154</a></span><span class="preprocessor">#define ACCESSCTRL_SRAM9_DBG_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01155" name="l01155"></a><span class="lineno"> 1155</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01156" name="l01156"></a><span class="lineno"> 1156</span><span class="comment">// Field       : ACCESSCTRL_SRAM9_DMA</span></div>
<div class="line"><a id="l01157" name="l01157"></a><span class="lineno"> 1157</span><span class="comment">// Description : If 1, SRAM9 can be accessed by the DMA, at security/privilege</span></div>
<div class="line"><a id="l01158" name="l01158"></a><span class="lineno"> 1158</span><span class="comment">//               levels permitted by SP/NSP/SU/NSU in this register.</span></div>
<div class="line"><a id="l01159" name="l01159"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#aab77682669b786de92528e434ded6e8c"> 1159</a></span><span class="preprocessor">#define ACCESSCTRL_SRAM9_DMA_RESET  _u(0x1)</span></div>
<div class="line"><a id="l01160" name="l01160"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a00695ff7d7b749e410f0d67b0cfb45d6"> 1160</a></span><span class="preprocessor">#define ACCESSCTRL_SRAM9_DMA_BITS   _u(0x00000040)</span></div>
<div class="line"><a id="l01161" name="l01161"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a2949ebc8ed1bd27fbb5b76efa1cb1517"> 1161</a></span><span class="preprocessor">#define ACCESSCTRL_SRAM9_DMA_MSB    _u(6)</span></div>
<div class="line"><a id="l01162" name="l01162"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#ae8839c976b4a2222aca2a937727ab52f"> 1162</a></span><span class="preprocessor">#define ACCESSCTRL_SRAM9_DMA_LSB    _u(6)</span></div>
<div class="line"><a id="l01163" name="l01163"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#ae27997ff4b61f00499da7aac28eb9b70"> 1163</a></span><span class="preprocessor">#define ACCESSCTRL_SRAM9_DMA_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01164" name="l01164"></a><span class="lineno"> 1164</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01165" name="l01165"></a><span class="lineno"> 1165</span><span class="comment">// Field       : ACCESSCTRL_SRAM9_CORE1</span></div>
<div class="line"><a id="l01166" name="l01166"></a><span class="lineno"> 1166</span><span class="comment">// Description : If 1, SRAM9 can be accessed by core 1, at security/privilege</span></div>
<div class="line"><a id="l01167" name="l01167"></a><span class="lineno"> 1167</span><span class="comment">//               levels permitted by SP/NSP/SU/NSU in this register.</span></div>
<div class="line"><a id="l01168" name="l01168"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#aa75718841d4dc861c055159d0f01e6c7"> 1168</a></span><span class="preprocessor">#define ACCESSCTRL_SRAM9_CORE1_RESET  _u(0x1)</span></div>
<div class="line"><a id="l01169" name="l01169"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a21bafbec183d28dd65d31518ee4dac24"> 1169</a></span><span class="preprocessor">#define ACCESSCTRL_SRAM9_CORE1_BITS   _u(0x00000020)</span></div>
<div class="line"><a id="l01170" name="l01170"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#ae768e9fef6eabeaa12d237c1bb15bbf1"> 1170</a></span><span class="preprocessor">#define ACCESSCTRL_SRAM9_CORE1_MSB    _u(5)</span></div>
<div class="line"><a id="l01171" name="l01171"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a25e2c95e9fa8d508c1295ef496f3a09d"> 1171</a></span><span class="preprocessor">#define ACCESSCTRL_SRAM9_CORE1_LSB    _u(5)</span></div>
<div class="line"><a id="l01172" name="l01172"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#abdb7222364fac17f8b2b3fc7f7d742ad"> 1172</a></span><span class="preprocessor">#define ACCESSCTRL_SRAM9_CORE1_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01173" name="l01173"></a><span class="lineno"> 1173</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01174" name="l01174"></a><span class="lineno"> 1174</span><span class="comment">// Field       : ACCESSCTRL_SRAM9_CORE0</span></div>
<div class="line"><a id="l01175" name="l01175"></a><span class="lineno"> 1175</span><span class="comment">// Description : If 1, SRAM9 can be accessed by core 0, at security/privilege</span></div>
<div class="line"><a id="l01176" name="l01176"></a><span class="lineno"> 1176</span><span class="comment">//               levels permitted by SP/NSP/SU/NSU in this register.</span></div>
<div class="line"><a id="l01177" name="l01177"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#aa6055faf0657abf5da84cbb6db9dbc2a"> 1177</a></span><span class="preprocessor">#define ACCESSCTRL_SRAM9_CORE0_RESET  _u(0x1)</span></div>
<div class="line"><a id="l01178" name="l01178"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#ac863464a7e2931e536b9a9507ce62aa5"> 1178</a></span><span class="preprocessor">#define ACCESSCTRL_SRAM9_CORE0_BITS   _u(0x00000010)</span></div>
<div class="line"><a id="l01179" name="l01179"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a1de2aae54a4d10cac7c5e1b06fc7ea94"> 1179</a></span><span class="preprocessor">#define ACCESSCTRL_SRAM9_CORE0_MSB    _u(4)</span></div>
<div class="line"><a id="l01180" name="l01180"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#aa70036aaf64142463d4325fed979549f"> 1180</a></span><span class="preprocessor">#define ACCESSCTRL_SRAM9_CORE0_LSB    _u(4)</span></div>
<div class="line"><a id="l01181" name="l01181"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#ad334fc7065b5100fda3460cc2880ddfa"> 1181</a></span><span class="preprocessor">#define ACCESSCTRL_SRAM9_CORE0_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01182" name="l01182"></a><span class="lineno"> 1182</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01183" name="l01183"></a><span class="lineno"> 1183</span><span class="comment">// Field       : ACCESSCTRL_SRAM9_SP</span></div>
<div class="line"><a id="l01184" name="l01184"></a><span class="lineno"> 1184</span><span class="comment">// Description : If 1, SRAM9 can be accessed from a Secure, Privileged context.</span></div>
<div class="line"><a id="l01185" name="l01185"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#ad285e78c072e2c6dcfcebfb43c2aea75"> 1185</a></span><span class="preprocessor">#define ACCESSCTRL_SRAM9_SP_RESET  _u(0x1)</span></div>
<div class="line"><a id="l01186" name="l01186"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#adb1b938fc4b2110d78e4c5adc7784b55"> 1186</a></span><span class="preprocessor">#define ACCESSCTRL_SRAM9_SP_BITS   _u(0x00000008)</span></div>
<div class="line"><a id="l01187" name="l01187"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a56d817294e10b852d1458d49ec0b5789"> 1187</a></span><span class="preprocessor">#define ACCESSCTRL_SRAM9_SP_MSB    _u(3)</span></div>
<div class="line"><a id="l01188" name="l01188"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a0048fe374cabb1f53719bb8b74f84b16"> 1188</a></span><span class="preprocessor">#define ACCESSCTRL_SRAM9_SP_LSB    _u(3)</span></div>
<div class="line"><a id="l01189" name="l01189"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#ae77d840cef3ca7980743d04e2083df7f"> 1189</a></span><span class="preprocessor">#define ACCESSCTRL_SRAM9_SP_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01190" name="l01190"></a><span class="lineno"> 1190</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01191" name="l01191"></a><span class="lineno"> 1191</span><span class="comment">// Field       : ACCESSCTRL_SRAM9_SU</span></div>
<div class="line"><a id="l01192" name="l01192"></a><span class="lineno"> 1192</span><span class="comment">// Description : If 1, and SP is also set, SRAM9 can be accessed from a Secure,</span></div>
<div class="line"><a id="l01193" name="l01193"></a><span class="lineno"> 1193</span><span class="comment">//               Unprivileged context.</span></div>
<div class="line"><a id="l01194" name="l01194"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#ae2eba90bb8f9bbc8e564b954fcaf5eff"> 1194</a></span><span class="preprocessor">#define ACCESSCTRL_SRAM9_SU_RESET  _u(0x1)</span></div>
<div class="line"><a id="l01195" name="l01195"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a6e6de448c9ae64ddc117724ae56c7137"> 1195</a></span><span class="preprocessor">#define ACCESSCTRL_SRAM9_SU_BITS   _u(0x00000004)</span></div>
<div class="line"><a id="l01196" name="l01196"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#ad8ebff457f7c11d505db0f1986410f94"> 1196</a></span><span class="preprocessor">#define ACCESSCTRL_SRAM9_SU_MSB    _u(2)</span></div>
<div class="line"><a id="l01197" name="l01197"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a95b391c5f100d50a7f1693132c465bcc"> 1197</a></span><span class="preprocessor">#define ACCESSCTRL_SRAM9_SU_LSB    _u(2)</span></div>
<div class="line"><a id="l01198" name="l01198"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a755c505dafd9eb387a37402b7b24e9e0"> 1198</a></span><span class="preprocessor">#define ACCESSCTRL_SRAM9_SU_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01199" name="l01199"></a><span class="lineno"> 1199</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01200" name="l01200"></a><span class="lineno"> 1200</span><span class="comment">// Field       : ACCESSCTRL_SRAM9_NSP</span></div>
<div class="line"><a id="l01201" name="l01201"></a><span class="lineno"> 1201</span><span class="comment">// Description : If 1, SRAM9 can be accessed from a Non-secure, Privileged</span></div>
<div class="line"><a id="l01202" name="l01202"></a><span class="lineno"> 1202</span><span class="comment">//               context.</span></div>
<div class="line"><a id="l01203" name="l01203"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#ad178982b64e107c4749ddd2d29eca49f"> 1203</a></span><span class="preprocessor">#define ACCESSCTRL_SRAM9_NSP_RESET  _u(0x1)</span></div>
<div class="line"><a id="l01204" name="l01204"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a10b536a2c19bb272f65fea13f401f3c6"> 1204</a></span><span class="preprocessor">#define ACCESSCTRL_SRAM9_NSP_BITS   _u(0x00000002)</span></div>
<div class="line"><a id="l01205" name="l01205"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a68eba714995420bdcc9be4ed9e3bf5d5"> 1205</a></span><span class="preprocessor">#define ACCESSCTRL_SRAM9_NSP_MSB    _u(1)</span></div>
<div class="line"><a id="l01206" name="l01206"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#ac03325972061d71f2b4364ba3bfc8448"> 1206</a></span><span class="preprocessor">#define ACCESSCTRL_SRAM9_NSP_LSB    _u(1)</span></div>
<div class="line"><a id="l01207" name="l01207"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#aeb705947c8e6c692550699b3eaae636c"> 1207</a></span><span class="preprocessor">#define ACCESSCTRL_SRAM9_NSP_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01208" name="l01208"></a><span class="lineno"> 1208</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01209" name="l01209"></a><span class="lineno"> 1209</span><span class="comment">// Field       : ACCESSCTRL_SRAM9_NSU</span></div>
<div class="line"><a id="l01210" name="l01210"></a><span class="lineno"> 1210</span><span class="comment">// Description : If 1, and NSP is also set, SRAM9 can be accessed from a Non-</span></div>
<div class="line"><a id="l01211" name="l01211"></a><span class="lineno"> 1211</span><span class="comment">//               secure, Unprivileged context.</span></div>
<div class="line"><a id="l01212" name="l01212"></a><span class="lineno"> 1212</span><span class="comment">//</span></div>
<div class="line"><a id="l01213" name="l01213"></a><span class="lineno"> 1213</span><span class="comment">//               This bit is writable from a Non-secure, Privileged context, if</span></div>
<div class="line"><a id="l01214" name="l01214"></a><span class="lineno"> 1214</span><span class="comment">//               and only if the NSP bit is set.</span></div>
<div class="line"><a id="l01215" name="l01215"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#acd7b733366dff5f74ce283c321d4efe7"> 1215</a></span><span class="preprocessor">#define ACCESSCTRL_SRAM9_NSU_RESET  _u(0x1)</span></div>
<div class="line"><a id="l01216" name="l01216"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a04071183807cdf9fd1c52ddae88776de"> 1216</a></span><span class="preprocessor">#define ACCESSCTRL_SRAM9_NSU_BITS   _u(0x00000001)</span></div>
<div class="line"><a id="l01217" name="l01217"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#af74157d790194358caa09d22fb9e832f"> 1217</a></span><span class="preprocessor">#define ACCESSCTRL_SRAM9_NSU_MSB    _u(0)</span></div>
<div class="line"><a id="l01218" name="l01218"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#ac0934cf228263719c8edbc97ba0412a4"> 1218</a></span><span class="preprocessor">#define ACCESSCTRL_SRAM9_NSU_LSB    _u(0)</span></div>
<div class="line"><a id="l01219" name="l01219"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a1f08a2456970c6e12652441a4e57257d"> 1219</a></span><span class="preprocessor">#define ACCESSCTRL_SRAM9_NSU_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01220" name="l01220"></a><span class="lineno"> 1220</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l01221" name="l01221"></a><span class="lineno"> 1221</span><span class="comment">// Register    : ACCESSCTRL_DMA</span></div>
<div class="line"><a id="l01222" name="l01222"></a><span class="lineno"> 1222</span><span class="comment">// Description : Control whether debugger, DMA, core 0 and core 1 can access</span></div>
<div class="line"><a id="l01223" name="l01223"></a><span class="lineno"> 1223</span><span class="comment">//               DMA, and at what security/privilege levels they can do so.</span></div>
<div class="line"><a id="l01224" name="l01224"></a><span class="lineno"> 1224</span><span class="comment">//</span></div>
<div class="line"><a id="l01225" name="l01225"></a><span class="lineno"> 1225</span><span class="comment">//               Defaults to Secure access from any master.</span></div>
<div class="line"><a id="l01226" name="l01226"></a><span class="lineno"> 1226</span><span class="comment">//</span></div>
<div class="line"><a id="l01227" name="l01227"></a><span class="lineno"> 1227</span><span class="comment">//               This register is writable only from a Secure, Privileged</span></div>
<div class="line"><a id="l01228" name="l01228"></a><span class="lineno"> 1228</span><span class="comment">//               processor or debugger, with the exception of the NSU bit, which</span></div>
<div class="line"><a id="l01229" name="l01229"></a><span class="lineno"> 1229</span><span class="comment">//               becomes Non-secure-Privileged-writable when the NSP bit is set.</span></div>
<div class="line"><a id="l01230" name="l01230"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a440847a1974428b11959b247f513cd2c"> 1230</a></span><span class="preprocessor">#define ACCESSCTRL_DMA_OFFSET _u(0x00000044)</span></div>
<div class="line"><a id="l01231" name="l01231"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a3bb705d6a2380e2c88eb8a0ba71ae653"> 1231</a></span><span class="preprocessor">#define ACCESSCTRL_DMA_BITS   _u(0x000000ff)</span></div>
<div class="line"><a id="l01232" name="l01232"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a5439323d285c20a4e843340adf696570"> 1232</a></span><span class="preprocessor">#define ACCESSCTRL_DMA_RESET  _u(0x000000fc)</span></div>
<div class="line"><a id="l01233" name="l01233"></a><span class="lineno"> 1233</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01234" name="l01234"></a><span class="lineno"> 1234</span><span class="comment">// Field       : ACCESSCTRL_DMA_DBG</span></div>
<div class="line"><a id="l01235" name="l01235"></a><span class="lineno"> 1235</span><span class="comment">// Description : If 1, DMA can be accessed by the debugger, at</span></div>
<div class="line"><a id="l01236" name="l01236"></a><span class="lineno"> 1236</span><span class="comment">//               security/privilege levels permitted by SP/NSP/SU/NSU in this</span></div>
<div class="line"><a id="l01237" name="l01237"></a><span class="lineno"> 1237</span><span class="comment">//               register.</span></div>
<div class="line"><a id="l01238" name="l01238"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a8a762265b147d6a7cfc2c31acc99f687"> 1238</a></span><span class="preprocessor">#define ACCESSCTRL_DMA_DBG_RESET  _u(0x1)</span></div>
<div class="line"><a id="l01239" name="l01239"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a813153c2382a8c04ae23e8026df69f30"> 1239</a></span><span class="preprocessor">#define ACCESSCTRL_DMA_DBG_BITS   _u(0x00000080)</span></div>
<div class="line"><a id="l01240" name="l01240"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a5876868177047f121e5a5f46f9303c5a"> 1240</a></span><span class="preprocessor">#define ACCESSCTRL_DMA_DBG_MSB    _u(7)</span></div>
<div class="line"><a id="l01241" name="l01241"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a3a17bc432620c8652c814cb9c188dbab"> 1241</a></span><span class="preprocessor">#define ACCESSCTRL_DMA_DBG_LSB    _u(7)</span></div>
<div class="line"><a id="l01242" name="l01242"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#ada4ecea5fea506014fdcbd05a63ad40f"> 1242</a></span><span class="preprocessor">#define ACCESSCTRL_DMA_DBG_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01243" name="l01243"></a><span class="lineno"> 1243</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01244" name="l01244"></a><span class="lineno"> 1244</span><span class="comment">// Field       : ACCESSCTRL_DMA_DMA</span></div>
<div class="line"><a id="l01245" name="l01245"></a><span class="lineno"> 1245</span><span class="comment">// Description : If 1, DMA can be accessed by the DMA, at security/privilege</span></div>
<div class="line"><a id="l01246" name="l01246"></a><span class="lineno"> 1246</span><span class="comment">//               levels permitted by SP/NSP/SU/NSU in this register.</span></div>
<div class="line"><a id="l01247" name="l01247"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a762773187318accecfe5057429a3900f"> 1247</a></span><span class="preprocessor">#define ACCESSCTRL_DMA_DMA_RESET  _u(0x1)</span></div>
<div class="line"><a id="l01248" name="l01248"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#ae7c85251bf6d25114adc69a43725fc6d"> 1248</a></span><span class="preprocessor">#define ACCESSCTRL_DMA_DMA_BITS   _u(0x00000040)</span></div>
<div class="line"><a id="l01249" name="l01249"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#ab393ad50af44ecb26a2bb6a4acf4dab5"> 1249</a></span><span class="preprocessor">#define ACCESSCTRL_DMA_DMA_MSB    _u(6)</span></div>
<div class="line"><a id="l01250" name="l01250"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#af7fc12ff95a169c00fc8c5cdbfc96e28"> 1250</a></span><span class="preprocessor">#define ACCESSCTRL_DMA_DMA_LSB    _u(6)</span></div>
<div class="line"><a id="l01251" name="l01251"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a01f0045d692839f43fefc11b2f73c916"> 1251</a></span><span class="preprocessor">#define ACCESSCTRL_DMA_DMA_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01252" name="l01252"></a><span class="lineno"> 1252</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01253" name="l01253"></a><span class="lineno"> 1253</span><span class="comment">// Field       : ACCESSCTRL_DMA_CORE1</span></div>
<div class="line"><a id="l01254" name="l01254"></a><span class="lineno"> 1254</span><span class="comment">// Description : If 1, DMA can be accessed by core 1, at security/privilege</span></div>
<div class="line"><a id="l01255" name="l01255"></a><span class="lineno"> 1255</span><span class="comment">//               levels permitted by SP/NSP/SU/NSU in this register.</span></div>
<div class="line"><a id="l01256" name="l01256"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a321e664139f6328e23def1825e0424fa"> 1256</a></span><span class="preprocessor">#define ACCESSCTRL_DMA_CORE1_RESET  _u(0x1)</span></div>
<div class="line"><a id="l01257" name="l01257"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#adab5b09df02281f56dd8fff2bf34ad76"> 1257</a></span><span class="preprocessor">#define ACCESSCTRL_DMA_CORE1_BITS   _u(0x00000020)</span></div>
<div class="line"><a id="l01258" name="l01258"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a09cd93b5804727af94bacc3ea462486e"> 1258</a></span><span class="preprocessor">#define ACCESSCTRL_DMA_CORE1_MSB    _u(5)</span></div>
<div class="line"><a id="l01259" name="l01259"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a6626f80779f44592c848974651fb52e0"> 1259</a></span><span class="preprocessor">#define ACCESSCTRL_DMA_CORE1_LSB    _u(5)</span></div>
<div class="line"><a id="l01260" name="l01260"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#ab8dd522333af19b5b6806c582091c196"> 1260</a></span><span class="preprocessor">#define ACCESSCTRL_DMA_CORE1_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01261" name="l01261"></a><span class="lineno"> 1261</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01262" name="l01262"></a><span class="lineno"> 1262</span><span class="comment">// Field       : ACCESSCTRL_DMA_CORE0</span></div>
<div class="line"><a id="l01263" name="l01263"></a><span class="lineno"> 1263</span><span class="comment">// Description : If 1, DMA can be accessed by core 0, at security/privilege</span></div>
<div class="line"><a id="l01264" name="l01264"></a><span class="lineno"> 1264</span><span class="comment">//               levels permitted by SP/NSP/SU/NSU in this register.</span></div>
<div class="line"><a id="l01265" name="l01265"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a61e4172ecf69249f72de48b3dfcb4365"> 1265</a></span><span class="preprocessor">#define ACCESSCTRL_DMA_CORE0_RESET  _u(0x1)</span></div>
<div class="line"><a id="l01266" name="l01266"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a6d1ac2efdcfd3346f7a1ae24e29ba6dd"> 1266</a></span><span class="preprocessor">#define ACCESSCTRL_DMA_CORE0_BITS   _u(0x00000010)</span></div>
<div class="line"><a id="l01267" name="l01267"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#ae2d00eb63007c5f3d9b2a720623b0f9f"> 1267</a></span><span class="preprocessor">#define ACCESSCTRL_DMA_CORE0_MSB    _u(4)</span></div>
<div class="line"><a id="l01268" name="l01268"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a2c239e0db7439f54042bfa070255a240"> 1268</a></span><span class="preprocessor">#define ACCESSCTRL_DMA_CORE0_LSB    _u(4)</span></div>
<div class="line"><a id="l01269" name="l01269"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a5296448baeb96674ee2557d4514a07bb"> 1269</a></span><span class="preprocessor">#define ACCESSCTRL_DMA_CORE0_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01270" name="l01270"></a><span class="lineno"> 1270</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01271" name="l01271"></a><span class="lineno"> 1271</span><span class="comment">// Field       : ACCESSCTRL_DMA_SP</span></div>
<div class="line"><a id="l01272" name="l01272"></a><span class="lineno"> 1272</span><span class="comment">// Description : If 1, DMA can be accessed from a Secure, Privileged context.</span></div>
<div class="line"><a id="l01273" name="l01273"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a5fe53fc48226efcb74b7bd892802041c"> 1273</a></span><span class="preprocessor">#define ACCESSCTRL_DMA_SP_RESET  _u(0x1)</span></div>
<div class="line"><a id="l01274" name="l01274"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#aabfe6665edb319ff3979611417f096ce"> 1274</a></span><span class="preprocessor">#define ACCESSCTRL_DMA_SP_BITS   _u(0x00000008)</span></div>
<div class="line"><a id="l01275" name="l01275"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a19aef912461764697a5eba12f97d1972"> 1275</a></span><span class="preprocessor">#define ACCESSCTRL_DMA_SP_MSB    _u(3)</span></div>
<div class="line"><a id="l01276" name="l01276"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#aaed21e9f9391e84a4f6529595d962565"> 1276</a></span><span class="preprocessor">#define ACCESSCTRL_DMA_SP_LSB    _u(3)</span></div>
<div class="line"><a id="l01277" name="l01277"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#ad71f11a0c56b6b743177f4d6cc679227"> 1277</a></span><span class="preprocessor">#define ACCESSCTRL_DMA_SP_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01278" name="l01278"></a><span class="lineno"> 1278</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01279" name="l01279"></a><span class="lineno"> 1279</span><span class="comment">// Field       : ACCESSCTRL_DMA_SU</span></div>
<div class="line"><a id="l01280" name="l01280"></a><span class="lineno"> 1280</span><span class="comment">// Description : If 1, and SP is also set, DMA can be accessed from a Secure,</span></div>
<div class="line"><a id="l01281" name="l01281"></a><span class="lineno"> 1281</span><span class="comment">//               Unprivileged context.</span></div>
<div class="line"><a id="l01282" name="l01282"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#acb325e2b26536bef124a6ef3f624d9e9"> 1282</a></span><span class="preprocessor">#define ACCESSCTRL_DMA_SU_RESET  _u(0x1)</span></div>
<div class="line"><a id="l01283" name="l01283"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a59d3ef8c7625a9740d62f45e73dc9b45"> 1283</a></span><span class="preprocessor">#define ACCESSCTRL_DMA_SU_BITS   _u(0x00000004)</span></div>
<div class="line"><a id="l01284" name="l01284"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#af7ea08591e6c44fb01b83d28eec9a098"> 1284</a></span><span class="preprocessor">#define ACCESSCTRL_DMA_SU_MSB    _u(2)</span></div>
<div class="line"><a id="l01285" name="l01285"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a3fec4782b55cbf7677cba0a5cf6232a2"> 1285</a></span><span class="preprocessor">#define ACCESSCTRL_DMA_SU_LSB    _u(2)</span></div>
<div class="line"><a id="l01286" name="l01286"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#ad691556038a3ef0a346e9c15a818e308"> 1286</a></span><span class="preprocessor">#define ACCESSCTRL_DMA_SU_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01287" name="l01287"></a><span class="lineno"> 1287</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01288" name="l01288"></a><span class="lineno"> 1288</span><span class="comment">// Field       : ACCESSCTRL_DMA_NSP</span></div>
<div class="line"><a id="l01289" name="l01289"></a><span class="lineno"> 1289</span><span class="comment">// Description : If 1, DMA can be accessed from a Non-secure, Privileged</span></div>
<div class="line"><a id="l01290" name="l01290"></a><span class="lineno"> 1290</span><span class="comment">//               context.</span></div>
<div class="line"><a id="l01291" name="l01291"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a336fc3cd471485ef87db61ab7b3949a4"> 1291</a></span><span class="preprocessor">#define ACCESSCTRL_DMA_NSP_RESET  _u(0x0)</span></div>
<div class="line"><a id="l01292" name="l01292"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a57ffa8f2163de7eec056a74eabce31cd"> 1292</a></span><span class="preprocessor">#define ACCESSCTRL_DMA_NSP_BITS   _u(0x00000002)</span></div>
<div class="line"><a id="l01293" name="l01293"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a0177f0f541efd6b0fac4312945137f0f"> 1293</a></span><span class="preprocessor">#define ACCESSCTRL_DMA_NSP_MSB    _u(1)</span></div>
<div class="line"><a id="l01294" name="l01294"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a9bce656cb60a7bcfee3d642304d9fd98"> 1294</a></span><span class="preprocessor">#define ACCESSCTRL_DMA_NSP_LSB    _u(1)</span></div>
<div class="line"><a id="l01295" name="l01295"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#ac4fcac74de80ff21e12e6f5575541263"> 1295</a></span><span class="preprocessor">#define ACCESSCTRL_DMA_NSP_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01296" name="l01296"></a><span class="lineno"> 1296</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01297" name="l01297"></a><span class="lineno"> 1297</span><span class="comment">// Field       : ACCESSCTRL_DMA_NSU</span></div>
<div class="line"><a id="l01298" name="l01298"></a><span class="lineno"> 1298</span><span class="comment">// Description : If 1, and NSP is also set, DMA can be accessed from a Non-</span></div>
<div class="line"><a id="l01299" name="l01299"></a><span class="lineno"> 1299</span><span class="comment">//               secure, Unprivileged context.</span></div>
<div class="line"><a id="l01300" name="l01300"></a><span class="lineno"> 1300</span><span class="comment">//</span></div>
<div class="line"><a id="l01301" name="l01301"></a><span class="lineno"> 1301</span><span class="comment">//               This bit is writable from a Non-secure, Privileged context, if</span></div>
<div class="line"><a id="l01302" name="l01302"></a><span class="lineno"> 1302</span><span class="comment">//               and only if the NSP bit is set.</span></div>
<div class="line"><a id="l01303" name="l01303"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a50de93563c771d8abdb010d98d5cde4c"> 1303</a></span><span class="preprocessor">#define ACCESSCTRL_DMA_NSU_RESET  _u(0x0)</span></div>
<div class="line"><a id="l01304" name="l01304"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#aefb9948ad0d7c7ac3937d58326974738"> 1304</a></span><span class="preprocessor">#define ACCESSCTRL_DMA_NSU_BITS   _u(0x00000001)</span></div>
<div class="line"><a id="l01305" name="l01305"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a2038a313455da83a9a8978cff4528924"> 1305</a></span><span class="preprocessor">#define ACCESSCTRL_DMA_NSU_MSB    _u(0)</span></div>
<div class="line"><a id="l01306" name="l01306"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a5d06aa1eb32f2b8d336104694401f259"> 1306</a></span><span class="preprocessor">#define ACCESSCTRL_DMA_NSU_LSB    _u(0)</span></div>
<div class="line"><a id="l01307" name="l01307"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#ae40b3912785e24d5ffcc6aa84088ec9b"> 1307</a></span><span class="preprocessor">#define ACCESSCTRL_DMA_NSU_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01308" name="l01308"></a><span class="lineno"> 1308</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l01309" name="l01309"></a><span class="lineno"> 1309</span><span class="comment">// Register    : ACCESSCTRL_USBCTRL</span></div>
<div class="line"><a id="l01310" name="l01310"></a><span class="lineno"> 1310</span><span class="comment">// Description : Control whether debugger, DMA, core 0 and core 1 can access</span></div>
<div class="line"><a id="l01311" name="l01311"></a><span class="lineno"> 1311</span><span class="comment">//               USBCTRL, and at what security/privilege levels they can do so.</span></div>
<div class="line"><a id="l01312" name="l01312"></a><span class="lineno"> 1312</span><span class="comment">//</span></div>
<div class="line"><a id="l01313" name="l01313"></a><span class="lineno"> 1313</span><span class="comment">//               Defaults to Secure access from any master.</span></div>
<div class="line"><a id="l01314" name="l01314"></a><span class="lineno"> 1314</span><span class="comment">//</span></div>
<div class="line"><a id="l01315" name="l01315"></a><span class="lineno"> 1315</span><span class="comment">//               This register is writable only from a Secure, Privileged</span></div>
<div class="line"><a id="l01316" name="l01316"></a><span class="lineno"> 1316</span><span class="comment">//               processor or debugger, with the exception of the NSU bit, which</span></div>
<div class="line"><a id="l01317" name="l01317"></a><span class="lineno"> 1317</span><span class="comment">//               becomes Non-secure-Privileged-writable when the NSP bit is set.</span></div>
<div class="line"><a id="l01318" name="l01318"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a19a86549bd1d2c393b9d9e592ada5748"> 1318</a></span><span class="preprocessor">#define ACCESSCTRL_USBCTRL_OFFSET _u(0x00000048)</span></div>
<div class="line"><a id="l01319" name="l01319"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#ac17f6c9a6f001c2f54e327d2fade7cd8"> 1319</a></span><span class="preprocessor">#define ACCESSCTRL_USBCTRL_BITS   _u(0x000000ff)</span></div>
<div class="line"><a id="l01320" name="l01320"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a7a0b7e676812275d430b434ffacfb514"> 1320</a></span><span class="preprocessor">#define ACCESSCTRL_USBCTRL_RESET  _u(0x000000fc)</span></div>
<div class="line"><a id="l01321" name="l01321"></a><span class="lineno"> 1321</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01322" name="l01322"></a><span class="lineno"> 1322</span><span class="comment">// Field       : ACCESSCTRL_USBCTRL_DBG</span></div>
<div class="line"><a id="l01323" name="l01323"></a><span class="lineno"> 1323</span><span class="comment">// Description : If 1, USBCTRL can be accessed by the debugger, at</span></div>
<div class="line"><a id="l01324" name="l01324"></a><span class="lineno"> 1324</span><span class="comment">//               security/privilege levels permitted by SP/NSP/SU/NSU in this</span></div>
<div class="line"><a id="l01325" name="l01325"></a><span class="lineno"> 1325</span><span class="comment">//               register.</span></div>
<div class="line"><a id="l01326" name="l01326"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a56e6fae72e07c0a0b4d5ffaf15d9b46a"> 1326</a></span><span class="preprocessor">#define ACCESSCTRL_USBCTRL_DBG_RESET  _u(0x1)</span></div>
<div class="line"><a id="l01327" name="l01327"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a7c6a9e92df9c6bb73db6ffee3e9907f3"> 1327</a></span><span class="preprocessor">#define ACCESSCTRL_USBCTRL_DBG_BITS   _u(0x00000080)</span></div>
<div class="line"><a id="l01328" name="l01328"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#acb1ee149863c092fc82ece4622ed03cb"> 1328</a></span><span class="preprocessor">#define ACCESSCTRL_USBCTRL_DBG_MSB    _u(7)</span></div>
<div class="line"><a id="l01329" name="l01329"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a78f73659d8bf4e3b57cb9075d874cd7d"> 1329</a></span><span class="preprocessor">#define ACCESSCTRL_USBCTRL_DBG_LSB    _u(7)</span></div>
<div class="line"><a id="l01330" name="l01330"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a34faf9f583234e52055e63b4c69804fc"> 1330</a></span><span class="preprocessor">#define ACCESSCTRL_USBCTRL_DBG_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01331" name="l01331"></a><span class="lineno"> 1331</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01332" name="l01332"></a><span class="lineno"> 1332</span><span class="comment">// Field       : ACCESSCTRL_USBCTRL_DMA</span></div>
<div class="line"><a id="l01333" name="l01333"></a><span class="lineno"> 1333</span><span class="comment">// Description : If 1, USBCTRL can be accessed by the DMA, at security/privilege</span></div>
<div class="line"><a id="l01334" name="l01334"></a><span class="lineno"> 1334</span><span class="comment">//               levels permitted by SP/NSP/SU/NSU in this register.</span></div>
<div class="line"><a id="l01335" name="l01335"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#afdabf1d7d5f9d8e51ee2595aa14b5314"> 1335</a></span><span class="preprocessor">#define ACCESSCTRL_USBCTRL_DMA_RESET  _u(0x1)</span></div>
<div class="line"><a id="l01336" name="l01336"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#aad9c5c7403619dc095a7b2539122fd9a"> 1336</a></span><span class="preprocessor">#define ACCESSCTRL_USBCTRL_DMA_BITS   _u(0x00000040)</span></div>
<div class="line"><a id="l01337" name="l01337"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#ae570c5fd4a7a44563ff46fe934977b5f"> 1337</a></span><span class="preprocessor">#define ACCESSCTRL_USBCTRL_DMA_MSB    _u(6)</span></div>
<div class="line"><a id="l01338" name="l01338"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a252e04cfe279611f133817836d652c4c"> 1338</a></span><span class="preprocessor">#define ACCESSCTRL_USBCTRL_DMA_LSB    _u(6)</span></div>
<div class="line"><a id="l01339" name="l01339"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a34bd80a04434130eb7043c8242c818e1"> 1339</a></span><span class="preprocessor">#define ACCESSCTRL_USBCTRL_DMA_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01340" name="l01340"></a><span class="lineno"> 1340</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01341" name="l01341"></a><span class="lineno"> 1341</span><span class="comment">// Field       : ACCESSCTRL_USBCTRL_CORE1</span></div>
<div class="line"><a id="l01342" name="l01342"></a><span class="lineno"> 1342</span><span class="comment">// Description : If 1, USBCTRL can be accessed by core 1, at security/privilege</span></div>
<div class="line"><a id="l01343" name="l01343"></a><span class="lineno"> 1343</span><span class="comment">//               levels permitted by SP/NSP/SU/NSU in this register.</span></div>
<div class="line"><a id="l01344" name="l01344"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a2dce95795a312b5ed7965ec6760f39fc"> 1344</a></span><span class="preprocessor">#define ACCESSCTRL_USBCTRL_CORE1_RESET  _u(0x1)</span></div>
<div class="line"><a id="l01345" name="l01345"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a20c00a4efefe4dd7f0cacd499bd30ad6"> 1345</a></span><span class="preprocessor">#define ACCESSCTRL_USBCTRL_CORE1_BITS   _u(0x00000020)</span></div>
<div class="line"><a id="l01346" name="l01346"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a2d58834a9a62e374196d9e0a4eb35270"> 1346</a></span><span class="preprocessor">#define ACCESSCTRL_USBCTRL_CORE1_MSB    _u(5)</span></div>
<div class="line"><a id="l01347" name="l01347"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#aa78bedf422f0f5d94eb44b1984a66c5d"> 1347</a></span><span class="preprocessor">#define ACCESSCTRL_USBCTRL_CORE1_LSB    _u(5)</span></div>
<div class="line"><a id="l01348" name="l01348"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a38babd0064ea6d911fc2efce57f0bf4f"> 1348</a></span><span class="preprocessor">#define ACCESSCTRL_USBCTRL_CORE1_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01349" name="l01349"></a><span class="lineno"> 1349</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01350" name="l01350"></a><span class="lineno"> 1350</span><span class="comment">// Field       : ACCESSCTRL_USBCTRL_CORE0</span></div>
<div class="line"><a id="l01351" name="l01351"></a><span class="lineno"> 1351</span><span class="comment">// Description : If 1, USBCTRL can be accessed by core 0, at security/privilege</span></div>
<div class="line"><a id="l01352" name="l01352"></a><span class="lineno"> 1352</span><span class="comment">//               levels permitted by SP/NSP/SU/NSU in this register.</span></div>
<div class="line"><a id="l01353" name="l01353"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a7342c70dd5514d4168b4337a59ab6095"> 1353</a></span><span class="preprocessor">#define ACCESSCTRL_USBCTRL_CORE0_RESET  _u(0x1)</span></div>
<div class="line"><a id="l01354" name="l01354"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a6fde63d73ed0a3831ad95393f48b0f0d"> 1354</a></span><span class="preprocessor">#define ACCESSCTRL_USBCTRL_CORE0_BITS   _u(0x00000010)</span></div>
<div class="line"><a id="l01355" name="l01355"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a10d0fb02a97fe33c41571daab4736f2a"> 1355</a></span><span class="preprocessor">#define ACCESSCTRL_USBCTRL_CORE0_MSB    _u(4)</span></div>
<div class="line"><a id="l01356" name="l01356"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a9486bf5fae4e20a1b9512c6a0dfe43e1"> 1356</a></span><span class="preprocessor">#define ACCESSCTRL_USBCTRL_CORE0_LSB    _u(4)</span></div>
<div class="line"><a id="l01357" name="l01357"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a4792fa664c5e668e956389e24924e2aa"> 1357</a></span><span class="preprocessor">#define ACCESSCTRL_USBCTRL_CORE0_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01358" name="l01358"></a><span class="lineno"> 1358</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01359" name="l01359"></a><span class="lineno"> 1359</span><span class="comment">// Field       : ACCESSCTRL_USBCTRL_SP</span></div>
<div class="line"><a id="l01360" name="l01360"></a><span class="lineno"> 1360</span><span class="comment">// Description : If 1, USBCTRL can be accessed from a Secure, Privileged</span></div>
<div class="line"><a id="l01361" name="l01361"></a><span class="lineno"> 1361</span><span class="comment">//               context.</span></div>
<div class="line"><a id="l01362" name="l01362"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a68db6788a0dbc80390a1ee48968d0718"> 1362</a></span><span class="preprocessor">#define ACCESSCTRL_USBCTRL_SP_RESET  _u(0x1)</span></div>
<div class="line"><a id="l01363" name="l01363"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#adcd910315a874faf634b8711bfec4de7"> 1363</a></span><span class="preprocessor">#define ACCESSCTRL_USBCTRL_SP_BITS   _u(0x00000008)</span></div>
<div class="line"><a id="l01364" name="l01364"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#adc6ff63d800726310d0d972800b0d77c"> 1364</a></span><span class="preprocessor">#define ACCESSCTRL_USBCTRL_SP_MSB    _u(3)</span></div>
<div class="line"><a id="l01365" name="l01365"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#ae0d7dc9a096e2018d0ae253c126d8ed4"> 1365</a></span><span class="preprocessor">#define ACCESSCTRL_USBCTRL_SP_LSB    _u(3)</span></div>
<div class="line"><a id="l01366" name="l01366"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a03273a1fc06421d7352bfc82058c6327"> 1366</a></span><span class="preprocessor">#define ACCESSCTRL_USBCTRL_SP_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01367" name="l01367"></a><span class="lineno"> 1367</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01368" name="l01368"></a><span class="lineno"> 1368</span><span class="comment">// Field       : ACCESSCTRL_USBCTRL_SU</span></div>
<div class="line"><a id="l01369" name="l01369"></a><span class="lineno"> 1369</span><span class="comment">// Description : If 1, and SP is also set, USBCTRL can be accessed from a</span></div>
<div class="line"><a id="l01370" name="l01370"></a><span class="lineno"> 1370</span><span class="comment">//               Secure, Unprivileged context.</span></div>
<div class="line"><a id="l01371" name="l01371"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a18a2ef7b9ab5fe7230f248fcb5c1d236"> 1371</a></span><span class="preprocessor">#define ACCESSCTRL_USBCTRL_SU_RESET  _u(0x1)</span></div>
<div class="line"><a id="l01372" name="l01372"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a19c8fa22b2537680f3dcd43a78521d29"> 1372</a></span><span class="preprocessor">#define ACCESSCTRL_USBCTRL_SU_BITS   _u(0x00000004)</span></div>
<div class="line"><a id="l01373" name="l01373"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a8077edaa6c91c1c5338baae52f710e81"> 1373</a></span><span class="preprocessor">#define ACCESSCTRL_USBCTRL_SU_MSB    _u(2)</span></div>
<div class="line"><a id="l01374" name="l01374"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#ae268f3d135d7876987c8e509730e79b0"> 1374</a></span><span class="preprocessor">#define ACCESSCTRL_USBCTRL_SU_LSB    _u(2)</span></div>
<div class="line"><a id="l01375" name="l01375"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a3beaab87bbdd596a05c45abc07e25978"> 1375</a></span><span class="preprocessor">#define ACCESSCTRL_USBCTRL_SU_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01376" name="l01376"></a><span class="lineno"> 1376</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01377" name="l01377"></a><span class="lineno"> 1377</span><span class="comment">// Field       : ACCESSCTRL_USBCTRL_NSP</span></div>
<div class="line"><a id="l01378" name="l01378"></a><span class="lineno"> 1378</span><span class="comment">// Description : If 1, USBCTRL can be accessed from a Non-secure, Privileged</span></div>
<div class="line"><a id="l01379" name="l01379"></a><span class="lineno"> 1379</span><span class="comment">//               context.</span></div>
<div class="line"><a id="l01380" name="l01380"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a7586eea66708888be8809366807694c6"> 1380</a></span><span class="preprocessor">#define ACCESSCTRL_USBCTRL_NSP_RESET  _u(0x0)</span></div>
<div class="line"><a id="l01381" name="l01381"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a6d9d3978b5464a1320cb9038b1076466"> 1381</a></span><span class="preprocessor">#define ACCESSCTRL_USBCTRL_NSP_BITS   _u(0x00000002)</span></div>
<div class="line"><a id="l01382" name="l01382"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a8cd8d691bf337e64edbde774cc185407"> 1382</a></span><span class="preprocessor">#define ACCESSCTRL_USBCTRL_NSP_MSB    _u(1)</span></div>
<div class="line"><a id="l01383" name="l01383"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a1d281879b4fbfa4aa8202614b20e4a7b"> 1383</a></span><span class="preprocessor">#define ACCESSCTRL_USBCTRL_NSP_LSB    _u(1)</span></div>
<div class="line"><a id="l01384" name="l01384"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a3560159098a50aedb610602034df58e8"> 1384</a></span><span class="preprocessor">#define ACCESSCTRL_USBCTRL_NSP_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01385" name="l01385"></a><span class="lineno"> 1385</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01386" name="l01386"></a><span class="lineno"> 1386</span><span class="comment">// Field       : ACCESSCTRL_USBCTRL_NSU</span></div>
<div class="line"><a id="l01387" name="l01387"></a><span class="lineno"> 1387</span><span class="comment">// Description : If 1, and NSP is also set, USBCTRL can be accessed from a Non-</span></div>
<div class="line"><a id="l01388" name="l01388"></a><span class="lineno"> 1388</span><span class="comment">//               secure, Unprivileged context.</span></div>
<div class="line"><a id="l01389" name="l01389"></a><span class="lineno"> 1389</span><span class="comment">//</span></div>
<div class="line"><a id="l01390" name="l01390"></a><span class="lineno"> 1390</span><span class="comment">//               This bit is writable from a Non-secure, Privileged context, if</span></div>
<div class="line"><a id="l01391" name="l01391"></a><span class="lineno"> 1391</span><span class="comment">//               and only if the NSP bit is set.</span></div>
<div class="line"><a id="l01392" name="l01392"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a40fe228d6be3967066c7e02f090ab6be"> 1392</a></span><span class="preprocessor">#define ACCESSCTRL_USBCTRL_NSU_RESET  _u(0x0)</span></div>
<div class="line"><a id="l01393" name="l01393"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a21aa6f733fd676e735d228d020aa5ff4"> 1393</a></span><span class="preprocessor">#define ACCESSCTRL_USBCTRL_NSU_BITS   _u(0x00000001)</span></div>
<div class="line"><a id="l01394" name="l01394"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a86c50a99762120d32ec796f6199a8496"> 1394</a></span><span class="preprocessor">#define ACCESSCTRL_USBCTRL_NSU_MSB    _u(0)</span></div>
<div class="line"><a id="l01395" name="l01395"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a4283088b7f07f4427e2b9d36094c6964"> 1395</a></span><span class="preprocessor">#define ACCESSCTRL_USBCTRL_NSU_LSB    _u(0)</span></div>
<div class="line"><a id="l01396" name="l01396"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#afe19b4c9c6507995be9903eda4fcb34b"> 1396</a></span><span class="preprocessor">#define ACCESSCTRL_USBCTRL_NSU_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01397" name="l01397"></a><span class="lineno"> 1397</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l01398" name="l01398"></a><span class="lineno"> 1398</span><span class="comment">// Register    : ACCESSCTRL_PIO0</span></div>
<div class="line"><a id="l01399" name="l01399"></a><span class="lineno"> 1399</span><span class="comment">// Description : Control whether debugger, DMA, core 0 and core 1 can access</span></div>
<div class="line"><a id="l01400" name="l01400"></a><span class="lineno"> 1400</span><span class="comment">//               PIO0, and at what security/privilege levels they can do so.</span></div>
<div class="line"><a id="l01401" name="l01401"></a><span class="lineno"> 1401</span><span class="comment">//</span></div>
<div class="line"><a id="l01402" name="l01402"></a><span class="lineno"> 1402</span><span class="comment">//               Defaults to Secure access from any master.</span></div>
<div class="line"><a id="l01403" name="l01403"></a><span class="lineno"> 1403</span><span class="comment">//</span></div>
<div class="line"><a id="l01404" name="l01404"></a><span class="lineno"> 1404</span><span class="comment">//               This register is writable only from a Secure, Privileged</span></div>
<div class="line"><a id="l01405" name="l01405"></a><span class="lineno"> 1405</span><span class="comment">//               processor or debugger, with the exception of the NSU bit, which</span></div>
<div class="line"><a id="l01406" name="l01406"></a><span class="lineno"> 1406</span><span class="comment">//               becomes Non-secure-Privileged-writable when the NSP bit is set.</span></div>
<div class="line"><a id="l01407" name="l01407"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a9d0c2bfd0a00a82410ed62e4888d8bce"> 1407</a></span><span class="preprocessor">#define ACCESSCTRL_PIO0_OFFSET _u(0x0000004c)</span></div>
<div class="line"><a id="l01408" name="l01408"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a68422e40b909ee9cefeefde42ddec662"> 1408</a></span><span class="preprocessor">#define ACCESSCTRL_PIO0_BITS   _u(0x000000ff)</span></div>
<div class="line"><a id="l01409" name="l01409"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#ab773b5cc2a8d23674ca1ae981fafd854"> 1409</a></span><span class="preprocessor">#define ACCESSCTRL_PIO0_RESET  _u(0x000000fc)</span></div>
<div class="line"><a id="l01410" name="l01410"></a><span class="lineno"> 1410</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01411" name="l01411"></a><span class="lineno"> 1411</span><span class="comment">// Field       : ACCESSCTRL_PIO0_DBG</span></div>
<div class="line"><a id="l01412" name="l01412"></a><span class="lineno"> 1412</span><span class="comment">// Description : If 1, PIO0 can be accessed by the debugger, at</span></div>
<div class="line"><a id="l01413" name="l01413"></a><span class="lineno"> 1413</span><span class="comment">//               security/privilege levels permitted by SP/NSP/SU/NSU in this</span></div>
<div class="line"><a id="l01414" name="l01414"></a><span class="lineno"> 1414</span><span class="comment">//               register.</span></div>
<div class="line"><a id="l01415" name="l01415"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a3b354d242440ebc09116258046c883bb"> 1415</a></span><span class="preprocessor">#define ACCESSCTRL_PIO0_DBG_RESET  _u(0x1)</span></div>
<div class="line"><a id="l01416" name="l01416"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a332605e4254475f92f14afa4154b85d8"> 1416</a></span><span class="preprocessor">#define ACCESSCTRL_PIO0_DBG_BITS   _u(0x00000080)</span></div>
<div class="line"><a id="l01417" name="l01417"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#aa2f79b2b055d49000464cec313313573"> 1417</a></span><span class="preprocessor">#define ACCESSCTRL_PIO0_DBG_MSB    _u(7)</span></div>
<div class="line"><a id="l01418" name="l01418"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a1238cddd96f1871018f02ba362da464b"> 1418</a></span><span class="preprocessor">#define ACCESSCTRL_PIO0_DBG_LSB    _u(7)</span></div>
<div class="line"><a id="l01419" name="l01419"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a51bbaa79f657a542210b2ed16b14bdfe"> 1419</a></span><span class="preprocessor">#define ACCESSCTRL_PIO0_DBG_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01420" name="l01420"></a><span class="lineno"> 1420</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01421" name="l01421"></a><span class="lineno"> 1421</span><span class="comment">// Field       : ACCESSCTRL_PIO0_DMA</span></div>
<div class="line"><a id="l01422" name="l01422"></a><span class="lineno"> 1422</span><span class="comment">// Description : If 1, PIO0 can be accessed by the DMA, at security/privilege</span></div>
<div class="line"><a id="l01423" name="l01423"></a><span class="lineno"> 1423</span><span class="comment">//               levels permitted by SP/NSP/SU/NSU in this register.</span></div>
<div class="line"><a id="l01424" name="l01424"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a13f227d1a099981578fe66eae6326981"> 1424</a></span><span class="preprocessor">#define ACCESSCTRL_PIO0_DMA_RESET  _u(0x1)</span></div>
<div class="line"><a id="l01425" name="l01425"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a415ea820bee47c7133ce578f0748f24d"> 1425</a></span><span class="preprocessor">#define ACCESSCTRL_PIO0_DMA_BITS   _u(0x00000040)</span></div>
<div class="line"><a id="l01426" name="l01426"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a06c931943615f9292924607fca1f8870"> 1426</a></span><span class="preprocessor">#define ACCESSCTRL_PIO0_DMA_MSB    _u(6)</span></div>
<div class="line"><a id="l01427" name="l01427"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#acbff28a13793c9fc217b07101379eee5"> 1427</a></span><span class="preprocessor">#define ACCESSCTRL_PIO0_DMA_LSB    _u(6)</span></div>
<div class="line"><a id="l01428" name="l01428"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#aea32489c4733375f648adb9057cea2e0"> 1428</a></span><span class="preprocessor">#define ACCESSCTRL_PIO0_DMA_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01429" name="l01429"></a><span class="lineno"> 1429</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01430" name="l01430"></a><span class="lineno"> 1430</span><span class="comment">// Field       : ACCESSCTRL_PIO0_CORE1</span></div>
<div class="line"><a id="l01431" name="l01431"></a><span class="lineno"> 1431</span><span class="comment">// Description : If 1, PIO0 can be accessed by core 1, at security/privilege</span></div>
<div class="line"><a id="l01432" name="l01432"></a><span class="lineno"> 1432</span><span class="comment">//               levels permitted by SP/NSP/SU/NSU in this register.</span></div>
<div class="line"><a id="l01433" name="l01433"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a7556d449d4e8714761062af50ccc66e0"> 1433</a></span><span class="preprocessor">#define ACCESSCTRL_PIO0_CORE1_RESET  _u(0x1)</span></div>
<div class="line"><a id="l01434" name="l01434"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a7cf85a704938772ff986a38e8e04223e"> 1434</a></span><span class="preprocessor">#define ACCESSCTRL_PIO0_CORE1_BITS   _u(0x00000020)</span></div>
<div class="line"><a id="l01435" name="l01435"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a0ff884eb0bf86938e2a3d7669f7a00b1"> 1435</a></span><span class="preprocessor">#define ACCESSCTRL_PIO0_CORE1_MSB    _u(5)</span></div>
<div class="line"><a id="l01436" name="l01436"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#aeac87095642b0bc4495fee3076f68c1f"> 1436</a></span><span class="preprocessor">#define ACCESSCTRL_PIO0_CORE1_LSB    _u(5)</span></div>
<div class="line"><a id="l01437" name="l01437"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#ab4e1121e2645feec6752a6c80df08974"> 1437</a></span><span class="preprocessor">#define ACCESSCTRL_PIO0_CORE1_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01438" name="l01438"></a><span class="lineno"> 1438</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01439" name="l01439"></a><span class="lineno"> 1439</span><span class="comment">// Field       : ACCESSCTRL_PIO0_CORE0</span></div>
<div class="line"><a id="l01440" name="l01440"></a><span class="lineno"> 1440</span><span class="comment">// Description : If 1, PIO0 can be accessed by core 0, at security/privilege</span></div>
<div class="line"><a id="l01441" name="l01441"></a><span class="lineno"> 1441</span><span class="comment">//               levels permitted by SP/NSP/SU/NSU in this register.</span></div>
<div class="line"><a id="l01442" name="l01442"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#aeb708f6e6845a19ef3a3d2e9ef73ca2a"> 1442</a></span><span class="preprocessor">#define ACCESSCTRL_PIO0_CORE0_RESET  _u(0x1)</span></div>
<div class="line"><a id="l01443" name="l01443"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#af912d86449e066636a94e466293e1ac2"> 1443</a></span><span class="preprocessor">#define ACCESSCTRL_PIO0_CORE0_BITS   _u(0x00000010)</span></div>
<div class="line"><a id="l01444" name="l01444"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#adb4e54faed0574feedaa7daeb7634a77"> 1444</a></span><span class="preprocessor">#define ACCESSCTRL_PIO0_CORE0_MSB    _u(4)</span></div>
<div class="line"><a id="l01445" name="l01445"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a6f11da82fe1c404cb7e47e2cc8209df2"> 1445</a></span><span class="preprocessor">#define ACCESSCTRL_PIO0_CORE0_LSB    _u(4)</span></div>
<div class="line"><a id="l01446" name="l01446"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#aab816de25d5436999c6b50730141f995"> 1446</a></span><span class="preprocessor">#define ACCESSCTRL_PIO0_CORE0_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01447" name="l01447"></a><span class="lineno"> 1447</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01448" name="l01448"></a><span class="lineno"> 1448</span><span class="comment">// Field       : ACCESSCTRL_PIO0_SP</span></div>
<div class="line"><a id="l01449" name="l01449"></a><span class="lineno"> 1449</span><span class="comment">// Description : If 1, PIO0 can be accessed from a Secure, Privileged context.</span></div>
<div class="line"><a id="l01450" name="l01450"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#aed50585b2f257662d2586c00a706b692"> 1450</a></span><span class="preprocessor">#define ACCESSCTRL_PIO0_SP_RESET  _u(0x1)</span></div>
<div class="line"><a id="l01451" name="l01451"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a6a2f9dff26f13b8540cf58babfe9b3ff"> 1451</a></span><span class="preprocessor">#define ACCESSCTRL_PIO0_SP_BITS   _u(0x00000008)</span></div>
<div class="line"><a id="l01452" name="l01452"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#ad18f1163a8dcc5fe59f7e41a94265fde"> 1452</a></span><span class="preprocessor">#define ACCESSCTRL_PIO0_SP_MSB    _u(3)</span></div>
<div class="line"><a id="l01453" name="l01453"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a68678ea2c7a964ad352021c611625c43"> 1453</a></span><span class="preprocessor">#define ACCESSCTRL_PIO0_SP_LSB    _u(3)</span></div>
<div class="line"><a id="l01454" name="l01454"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#abde0ed34606809ad9e772ee64edca12e"> 1454</a></span><span class="preprocessor">#define ACCESSCTRL_PIO0_SP_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01455" name="l01455"></a><span class="lineno"> 1455</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01456" name="l01456"></a><span class="lineno"> 1456</span><span class="comment">// Field       : ACCESSCTRL_PIO0_SU</span></div>
<div class="line"><a id="l01457" name="l01457"></a><span class="lineno"> 1457</span><span class="comment">// Description : If 1, and SP is also set, PIO0 can be accessed from a Secure,</span></div>
<div class="line"><a id="l01458" name="l01458"></a><span class="lineno"> 1458</span><span class="comment">//               Unprivileged context.</span></div>
<div class="line"><a id="l01459" name="l01459"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a66d9c96680249850cb17006338cc6302"> 1459</a></span><span class="preprocessor">#define ACCESSCTRL_PIO0_SU_RESET  _u(0x1)</span></div>
<div class="line"><a id="l01460" name="l01460"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a35e7df6626b1d47605c3edea02cd3dac"> 1460</a></span><span class="preprocessor">#define ACCESSCTRL_PIO0_SU_BITS   _u(0x00000004)</span></div>
<div class="line"><a id="l01461" name="l01461"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a249f11452084c382d95d9a7f3c75b624"> 1461</a></span><span class="preprocessor">#define ACCESSCTRL_PIO0_SU_MSB    _u(2)</span></div>
<div class="line"><a id="l01462" name="l01462"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a9d136d23e182fe4b860afcfbfed43852"> 1462</a></span><span class="preprocessor">#define ACCESSCTRL_PIO0_SU_LSB    _u(2)</span></div>
<div class="line"><a id="l01463" name="l01463"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a0431da7feb1a281cd8b74a12c20ed634"> 1463</a></span><span class="preprocessor">#define ACCESSCTRL_PIO0_SU_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01464" name="l01464"></a><span class="lineno"> 1464</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01465" name="l01465"></a><span class="lineno"> 1465</span><span class="comment">// Field       : ACCESSCTRL_PIO0_NSP</span></div>
<div class="line"><a id="l01466" name="l01466"></a><span class="lineno"> 1466</span><span class="comment">// Description : If 1, PIO0 can be accessed from a Non-secure, Privileged</span></div>
<div class="line"><a id="l01467" name="l01467"></a><span class="lineno"> 1467</span><span class="comment">//               context.</span></div>
<div class="line"><a id="l01468" name="l01468"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a3029e383d59e52a97e10f263ece5dffa"> 1468</a></span><span class="preprocessor">#define ACCESSCTRL_PIO0_NSP_RESET  _u(0x0)</span></div>
<div class="line"><a id="l01469" name="l01469"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a7d4b8d761f218787f938564eb3cdcffe"> 1469</a></span><span class="preprocessor">#define ACCESSCTRL_PIO0_NSP_BITS   _u(0x00000002)</span></div>
<div class="line"><a id="l01470" name="l01470"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a0473753e1c8f24359282825450832d7a"> 1470</a></span><span class="preprocessor">#define ACCESSCTRL_PIO0_NSP_MSB    _u(1)</span></div>
<div class="line"><a id="l01471" name="l01471"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#ae5e88787b71dab9de68d218d9f600416"> 1471</a></span><span class="preprocessor">#define ACCESSCTRL_PIO0_NSP_LSB    _u(1)</span></div>
<div class="line"><a id="l01472" name="l01472"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#ab356558afbd44026e308d5655b713457"> 1472</a></span><span class="preprocessor">#define ACCESSCTRL_PIO0_NSP_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01473" name="l01473"></a><span class="lineno"> 1473</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01474" name="l01474"></a><span class="lineno"> 1474</span><span class="comment">// Field       : ACCESSCTRL_PIO0_NSU</span></div>
<div class="line"><a id="l01475" name="l01475"></a><span class="lineno"> 1475</span><span class="comment">// Description : If 1, and NSP is also set, PIO0 can be accessed from a Non-</span></div>
<div class="line"><a id="l01476" name="l01476"></a><span class="lineno"> 1476</span><span class="comment">//               secure, Unprivileged context.</span></div>
<div class="line"><a id="l01477" name="l01477"></a><span class="lineno"> 1477</span><span class="comment">//</span></div>
<div class="line"><a id="l01478" name="l01478"></a><span class="lineno"> 1478</span><span class="comment">//               This bit is writable from a Non-secure, Privileged context, if</span></div>
<div class="line"><a id="l01479" name="l01479"></a><span class="lineno"> 1479</span><span class="comment">//               and only if the NSP bit is set.</span></div>
<div class="line"><a id="l01480" name="l01480"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a91e2bdfc737b375a4fb33c02484e3523"> 1480</a></span><span class="preprocessor">#define ACCESSCTRL_PIO0_NSU_RESET  _u(0x0)</span></div>
<div class="line"><a id="l01481" name="l01481"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#ae0980df2ee3f421fdcc1a07604720703"> 1481</a></span><span class="preprocessor">#define ACCESSCTRL_PIO0_NSU_BITS   _u(0x00000001)</span></div>
<div class="line"><a id="l01482" name="l01482"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a9d2dfb0cfc13764e859e37dc1a469605"> 1482</a></span><span class="preprocessor">#define ACCESSCTRL_PIO0_NSU_MSB    _u(0)</span></div>
<div class="line"><a id="l01483" name="l01483"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#abf3553e09de48ebeb39f8b0f640a3ce8"> 1483</a></span><span class="preprocessor">#define ACCESSCTRL_PIO0_NSU_LSB    _u(0)</span></div>
<div class="line"><a id="l01484" name="l01484"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a00966519f8599a21b14f7b324fe6e633"> 1484</a></span><span class="preprocessor">#define ACCESSCTRL_PIO0_NSU_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01485" name="l01485"></a><span class="lineno"> 1485</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l01486" name="l01486"></a><span class="lineno"> 1486</span><span class="comment">// Register    : ACCESSCTRL_PIO1</span></div>
<div class="line"><a id="l01487" name="l01487"></a><span class="lineno"> 1487</span><span class="comment">// Description : Control whether debugger, DMA, core 0 and core 1 can access</span></div>
<div class="line"><a id="l01488" name="l01488"></a><span class="lineno"> 1488</span><span class="comment">//               PIO1, and at what security/privilege levels they can do so.</span></div>
<div class="line"><a id="l01489" name="l01489"></a><span class="lineno"> 1489</span><span class="comment">//</span></div>
<div class="line"><a id="l01490" name="l01490"></a><span class="lineno"> 1490</span><span class="comment">//               Defaults to Secure access from any master.</span></div>
<div class="line"><a id="l01491" name="l01491"></a><span class="lineno"> 1491</span><span class="comment">//</span></div>
<div class="line"><a id="l01492" name="l01492"></a><span class="lineno"> 1492</span><span class="comment">//               This register is writable only from a Secure, Privileged</span></div>
<div class="line"><a id="l01493" name="l01493"></a><span class="lineno"> 1493</span><span class="comment">//               processor or debugger, with the exception of the NSU bit, which</span></div>
<div class="line"><a id="l01494" name="l01494"></a><span class="lineno"> 1494</span><span class="comment">//               becomes Non-secure-Privileged-writable when the NSP bit is set.</span></div>
<div class="line"><a id="l01495" name="l01495"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a79033f2fc4ec857802115978791d866e"> 1495</a></span><span class="preprocessor">#define ACCESSCTRL_PIO1_OFFSET _u(0x00000050)</span></div>
<div class="line"><a id="l01496" name="l01496"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a3e765aab38afca44a05b81c9f0407e4a"> 1496</a></span><span class="preprocessor">#define ACCESSCTRL_PIO1_BITS   _u(0x000000ff)</span></div>
<div class="line"><a id="l01497" name="l01497"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a143bd0c3f79edd3127e5a3127933c2bf"> 1497</a></span><span class="preprocessor">#define ACCESSCTRL_PIO1_RESET  _u(0x000000fc)</span></div>
<div class="line"><a id="l01498" name="l01498"></a><span class="lineno"> 1498</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01499" name="l01499"></a><span class="lineno"> 1499</span><span class="comment">// Field       : ACCESSCTRL_PIO1_DBG</span></div>
<div class="line"><a id="l01500" name="l01500"></a><span class="lineno"> 1500</span><span class="comment">// Description : If 1, PIO1 can be accessed by the debugger, at</span></div>
<div class="line"><a id="l01501" name="l01501"></a><span class="lineno"> 1501</span><span class="comment">//               security/privilege levels permitted by SP/NSP/SU/NSU in this</span></div>
<div class="line"><a id="l01502" name="l01502"></a><span class="lineno"> 1502</span><span class="comment">//               register.</span></div>
<div class="line"><a id="l01503" name="l01503"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a203f0595b9169fbcbe94141b9c486874"> 1503</a></span><span class="preprocessor">#define ACCESSCTRL_PIO1_DBG_RESET  _u(0x1)</span></div>
<div class="line"><a id="l01504" name="l01504"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a89302ebab108f87dee5b0c7bd54d2adf"> 1504</a></span><span class="preprocessor">#define ACCESSCTRL_PIO1_DBG_BITS   _u(0x00000080)</span></div>
<div class="line"><a id="l01505" name="l01505"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a0811e7963df29700a2e2e70aec1de6db"> 1505</a></span><span class="preprocessor">#define ACCESSCTRL_PIO1_DBG_MSB    _u(7)</span></div>
<div class="line"><a id="l01506" name="l01506"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a657f15e790862d6dcf1f7eb0bbc96607"> 1506</a></span><span class="preprocessor">#define ACCESSCTRL_PIO1_DBG_LSB    _u(7)</span></div>
<div class="line"><a id="l01507" name="l01507"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a2325c59d8ff6ce410920fdc76d310039"> 1507</a></span><span class="preprocessor">#define ACCESSCTRL_PIO1_DBG_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01508" name="l01508"></a><span class="lineno"> 1508</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01509" name="l01509"></a><span class="lineno"> 1509</span><span class="comment">// Field       : ACCESSCTRL_PIO1_DMA</span></div>
<div class="line"><a id="l01510" name="l01510"></a><span class="lineno"> 1510</span><span class="comment">// Description : If 1, PIO1 can be accessed by the DMA, at security/privilege</span></div>
<div class="line"><a id="l01511" name="l01511"></a><span class="lineno"> 1511</span><span class="comment">//               levels permitted by SP/NSP/SU/NSU in this register.</span></div>
<div class="line"><a id="l01512" name="l01512"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a2a2cb880432b707f8017b9236d75e98c"> 1512</a></span><span class="preprocessor">#define ACCESSCTRL_PIO1_DMA_RESET  _u(0x1)</span></div>
<div class="line"><a id="l01513" name="l01513"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#aa759751aba8da0c19e1f89f9dffc86ce"> 1513</a></span><span class="preprocessor">#define ACCESSCTRL_PIO1_DMA_BITS   _u(0x00000040)</span></div>
<div class="line"><a id="l01514" name="l01514"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#adf9d40da4b32621042536556daddd42b"> 1514</a></span><span class="preprocessor">#define ACCESSCTRL_PIO1_DMA_MSB    _u(6)</span></div>
<div class="line"><a id="l01515" name="l01515"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#ad1ca626a387c100cec052394932a1779"> 1515</a></span><span class="preprocessor">#define ACCESSCTRL_PIO1_DMA_LSB    _u(6)</span></div>
<div class="line"><a id="l01516" name="l01516"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a71cb63b303a1f2fd52a13c72c0e692c4"> 1516</a></span><span class="preprocessor">#define ACCESSCTRL_PIO1_DMA_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01517" name="l01517"></a><span class="lineno"> 1517</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01518" name="l01518"></a><span class="lineno"> 1518</span><span class="comment">// Field       : ACCESSCTRL_PIO1_CORE1</span></div>
<div class="line"><a id="l01519" name="l01519"></a><span class="lineno"> 1519</span><span class="comment">// Description : If 1, PIO1 can be accessed by core 1, at security/privilege</span></div>
<div class="line"><a id="l01520" name="l01520"></a><span class="lineno"> 1520</span><span class="comment">//               levels permitted by SP/NSP/SU/NSU in this register.</span></div>
<div class="line"><a id="l01521" name="l01521"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a052786c3acdb4ab3db7e97536bdef1c1"> 1521</a></span><span class="preprocessor">#define ACCESSCTRL_PIO1_CORE1_RESET  _u(0x1)</span></div>
<div class="line"><a id="l01522" name="l01522"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#aa448625349b7beefb124f29b26f3ac12"> 1522</a></span><span class="preprocessor">#define ACCESSCTRL_PIO1_CORE1_BITS   _u(0x00000020)</span></div>
<div class="line"><a id="l01523" name="l01523"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a569aa2fcbc1a2a620eed16ed323306b4"> 1523</a></span><span class="preprocessor">#define ACCESSCTRL_PIO1_CORE1_MSB    _u(5)</span></div>
<div class="line"><a id="l01524" name="l01524"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a5a8e58b3445e8ebeaf9d58d0de1afb08"> 1524</a></span><span class="preprocessor">#define ACCESSCTRL_PIO1_CORE1_LSB    _u(5)</span></div>
<div class="line"><a id="l01525" name="l01525"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a7c1f1e56c115aa8cef1f22d4b77ce8f2"> 1525</a></span><span class="preprocessor">#define ACCESSCTRL_PIO1_CORE1_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01526" name="l01526"></a><span class="lineno"> 1526</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01527" name="l01527"></a><span class="lineno"> 1527</span><span class="comment">// Field       : ACCESSCTRL_PIO1_CORE0</span></div>
<div class="line"><a id="l01528" name="l01528"></a><span class="lineno"> 1528</span><span class="comment">// Description : If 1, PIO1 can be accessed by core 0, at security/privilege</span></div>
<div class="line"><a id="l01529" name="l01529"></a><span class="lineno"> 1529</span><span class="comment">//               levels permitted by SP/NSP/SU/NSU in this register.</span></div>
<div class="line"><a id="l01530" name="l01530"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#acc2ab6cf00bd241b31b80d016dc04f17"> 1530</a></span><span class="preprocessor">#define ACCESSCTRL_PIO1_CORE0_RESET  _u(0x1)</span></div>
<div class="line"><a id="l01531" name="l01531"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a663f4da017778e05436ccb7da4a8f8bc"> 1531</a></span><span class="preprocessor">#define ACCESSCTRL_PIO1_CORE0_BITS   _u(0x00000010)</span></div>
<div class="line"><a id="l01532" name="l01532"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a501aecffa98f9f81c728b87217474088"> 1532</a></span><span class="preprocessor">#define ACCESSCTRL_PIO1_CORE0_MSB    _u(4)</span></div>
<div class="line"><a id="l01533" name="l01533"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#ae931112cf72e02fe0e1437340b4043f4"> 1533</a></span><span class="preprocessor">#define ACCESSCTRL_PIO1_CORE0_LSB    _u(4)</span></div>
<div class="line"><a id="l01534" name="l01534"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a83d702dbf734bbddf3f683c842e6c7bd"> 1534</a></span><span class="preprocessor">#define ACCESSCTRL_PIO1_CORE0_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01535" name="l01535"></a><span class="lineno"> 1535</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01536" name="l01536"></a><span class="lineno"> 1536</span><span class="comment">// Field       : ACCESSCTRL_PIO1_SP</span></div>
<div class="line"><a id="l01537" name="l01537"></a><span class="lineno"> 1537</span><span class="comment">// Description : If 1, PIO1 can be accessed from a Secure, Privileged context.</span></div>
<div class="line"><a id="l01538" name="l01538"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a5391b97f451e75f2126f5394df816b57"> 1538</a></span><span class="preprocessor">#define ACCESSCTRL_PIO1_SP_RESET  _u(0x1)</span></div>
<div class="line"><a id="l01539" name="l01539"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a0ce1ab7bd8e0a09c9571d631181e6cd5"> 1539</a></span><span class="preprocessor">#define ACCESSCTRL_PIO1_SP_BITS   _u(0x00000008)</span></div>
<div class="line"><a id="l01540" name="l01540"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#af319dd070ef25ceac0ecb3d4f395da03"> 1540</a></span><span class="preprocessor">#define ACCESSCTRL_PIO1_SP_MSB    _u(3)</span></div>
<div class="line"><a id="l01541" name="l01541"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a3cb212c5c8404c689881178593b7335e"> 1541</a></span><span class="preprocessor">#define ACCESSCTRL_PIO1_SP_LSB    _u(3)</span></div>
<div class="line"><a id="l01542" name="l01542"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a8b3a38463a4562319cf8392a29f0caf5"> 1542</a></span><span class="preprocessor">#define ACCESSCTRL_PIO1_SP_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01543" name="l01543"></a><span class="lineno"> 1543</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01544" name="l01544"></a><span class="lineno"> 1544</span><span class="comment">// Field       : ACCESSCTRL_PIO1_SU</span></div>
<div class="line"><a id="l01545" name="l01545"></a><span class="lineno"> 1545</span><span class="comment">// Description : If 1, and SP is also set, PIO1 can be accessed from a Secure,</span></div>
<div class="line"><a id="l01546" name="l01546"></a><span class="lineno"> 1546</span><span class="comment">//               Unprivileged context.</span></div>
<div class="line"><a id="l01547" name="l01547"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#abd1dd9f8a3309cdd84656ea718e728e0"> 1547</a></span><span class="preprocessor">#define ACCESSCTRL_PIO1_SU_RESET  _u(0x1)</span></div>
<div class="line"><a id="l01548" name="l01548"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a3a11cf483a22ed3965d411e6753911d9"> 1548</a></span><span class="preprocessor">#define ACCESSCTRL_PIO1_SU_BITS   _u(0x00000004)</span></div>
<div class="line"><a id="l01549" name="l01549"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a80f4d2ecae354ec242378976a20198a1"> 1549</a></span><span class="preprocessor">#define ACCESSCTRL_PIO1_SU_MSB    _u(2)</span></div>
<div class="line"><a id="l01550" name="l01550"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#aaf3329372c0f47d7c4c5b7dbc856d3b0"> 1550</a></span><span class="preprocessor">#define ACCESSCTRL_PIO1_SU_LSB    _u(2)</span></div>
<div class="line"><a id="l01551" name="l01551"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#af0a972853699c68f4e4519266095076a"> 1551</a></span><span class="preprocessor">#define ACCESSCTRL_PIO1_SU_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01552" name="l01552"></a><span class="lineno"> 1552</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01553" name="l01553"></a><span class="lineno"> 1553</span><span class="comment">// Field       : ACCESSCTRL_PIO1_NSP</span></div>
<div class="line"><a id="l01554" name="l01554"></a><span class="lineno"> 1554</span><span class="comment">// Description : If 1, PIO1 can be accessed from a Non-secure, Privileged</span></div>
<div class="line"><a id="l01555" name="l01555"></a><span class="lineno"> 1555</span><span class="comment">//               context.</span></div>
<div class="line"><a id="l01556" name="l01556"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a387235a6b0f99a5335689582dc051707"> 1556</a></span><span class="preprocessor">#define ACCESSCTRL_PIO1_NSP_RESET  _u(0x0)</span></div>
<div class="line"><a id="l01557" name="l01557"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a8682297e81616cdd8f61df8273570fd7"> 1557</a></span><span class="preprocessor">#define ACCESSCTRL_PIO1_NSP_BITS   _u(0x00000002)</span></div>
<div class="line"><a id="l01558" name="l01558"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#abfbcbdf62cc02f4f337ea17de9f59298"> 1558</a></span><span class="preprocessor">#define ACCESSCTRL_PIO1_NSP_MSB    _u(1)</span></div>
<div class="line"><a id="l01559" name="l01559"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a39aa474a44ab4257d1096071f0325307"> 1559</a></span><span class="preprocessor">#define ACCESSCTRL_PIO1_NSP_LSB    _u(1)</span></div>
<div class="line"><a id="l01560" name="l01560"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a10924b9357a806b5afd0063f6e06092e"> 1560</a></span><span class="preprocessor">#define ACCESSCTRL_PIO1_NSP_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01561" name="l01561"></a><span class="lineno"> 1561</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01562" name="l01562"></a><span class="lineno"> 1562</span><span class="comment">// Field       : ACCESSCTRL_PIO1_NSU</span></div>
<div class="line"><a id="l01563" name="l01563"></a><span class="lineno"> 1563</span><span class="comment">// Description : If 1, and NSP is also set, PIO1 can be accessed from a Non-</span></div>
<div class="line"><a id="l01564" name="l01564"></a><span class="lineno"> 1564</span><span class="comment">//               secure, Unprivileged context.</span></div>
<div class="line"><a id="l01565" name="l01565"></a><span class="lineno"> 1565</span><span class="comment">//</span></div>
<div class="line"><a id="l01566" name="l01566"></a><span class="lineno"> 1566</span><span class="comment">//               This bit is writable from a Non-secure, Privileged context, if</span></div>
<div class="line"><a id="l01567" name="l01567"></a><span class="lineno"> 1567</span><span class="comment">//               and only if the NSP bit is set.</span></div>
<div class="line"><a id="l01568" name="l01568"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a9f5b3021e5a18f39682e61aba2379ea1"> 1568</a></span><span class="preprocessor">#define ACCESSCTRL_PIO1_NSU_RESET  _u(0x0)</span></div>
<div class="line"><a id="l01569" name="l01569"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a9c0810277a9ae8a2372c2ce4bbc1f48b"> 1569</a></span><span class="preprocessor">#define ACCESSCTRL_PIO1_NSU_BITS   _u(0x00000001)</span></div>
<div class="line"><a id="l01570" name="l01570"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a4afeac390be180403b57de8516dacb28"> 1570</a></span><span class="preprocessor">#define ACCESSCTRL_PIO1_NSU_MSB    _u(0)</span></div>
<div class="line"><a id="l01571" name="l01571"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#acd3a71e4da769cb7e9d84bba4cef59f0"> 1571</a></span><span class="preprocessor">#define ACCESSCTRL_PIO1_NSU_LSB    _u(0)</span></div>
<div class="line"><a id="l01572" name="l01572"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a1a07270f7ca76f68a485e9b7e2b25058"> 1572</a></span><span class="preprocessor">#define ACCESSCTRL_PIO1_NSU_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01573" name="l01573"></a><span class="lineno"> 1573</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l01574" name="l01574"></a><span class="lineno"> 1574</span><span class="comment">// Register    : ACCESSCTRL_PIO2</span></div>
<div class="line"><a id="l01575" name="l01575"></a><span class="lineno"> 1575</span><span class="comment">// Description : Control whether debugger, DMA, core 0 and core 1 can access</span></div>
<div class="line"><a id="l01576" name="l01576"></a><span class="lineno"> 1576</span><span class="comment">//               PIO2, and at what security/privilege levels they can do so.</span></div>
<div class="line"><a id="l01577" name="l01577"></a><span class="lineno"> 1577</span><span class="comment">//</span></div>
<div class="line"><a id="l01578" name="l01578"></a><span class="lineno"> 1578</span><span class="comment">//               Defaults to Secure access from any master.</span></div>
<div class="line"><a id="l01579" name="l01579"></a><span class="lineno"> 1579</span><span class="comment">//</span></div>
<div class="line"><a id="l01580" name="l01580"></a><span class="lineno"> 1580</span><span class="comment">//               This register is writable only from a Secure, Privileged</span></div>
<div class="line"><a id="l01581" name="l01581"></a><span class="lineno"> 1581</span><span class="comment">//               processor or debugger, with the exception of the NSU bit, which</span></div>
<div class="line"><a id="l01582" name="l01582"></a><span class="lineno"> 1582</span><span class="comment">//               becomes Non-secure-Privileged-writable when the NSP bit is set.</span></div>
<div class="line"><a id="l01583" name="l01583"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a751f4a4af3aa26a7bf11de6a17adee88"> 1583</a></span><span class="preprocessor">#define ACCESSCTRL_PIO2_OFFSET _u(0x00000054)</span></div>
<div class="line"><a id="l01584" name="l01584"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#ac34c4ab4f8aaf033d3f0e7b887ef118c"> 1584</a></span><span class="preprocessor">#define ACCESSCTRL_PIO2_BITS   _u(0x000000ff)</span></div>
<div class="line"><a id="l01585" name="l01585"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a7bdedcb55e1d33013aea9b7708845667"> 1585</a></span><span class="preprocessor">#define ACCESSCTRL_PIO2_RESET  _u(0x000000fc)</span></div>
<div class="line"><a id="l01586" name="l01586"></a><span class="lineno"> 1586</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01587" name="l01587"></a><span class="lineno"> 1587</span><span class="comment">// Field       : ACCESSCTRL_PIO2_DBG</span></div>
<div class="line"><a id="l01588" name="l01588"></a><span class="lineno"> 1588</span><span class="comment">// Description : If 1, PIO2 can be accessed by the debugger, at</span></div>
<div class="line"><a id="l01589" name="l01589"></a><span class="lineno"> 1589</span><span class="comment">//               security/privilege levels permitted by SP/NSP/SU/NSU in this</span></div>
<div class="line"><a id="l01590" name="l01590"></a><span class="lineno"> 1590</span><span class="comment">//               register.</span></div>
<div class="line"><a id="l01591" name="l01591"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#abb8f902bcf1efcdd02aba4036e6b501b"> 1591</a></span><span class="preprocessor">#define ACCESSCTRL_PIO2_DBG_RESET  _u(0x1)</span></div>
<div class="line"><a id="l01592" name="l01592"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a680952f7afb941586c83f78e4dec248c"> 1592</a></span><span class="preprocessor">#define ACCESSCTRL_PIO2_DBG_BITS   _u(0x00000080)</span></div>
<div class="line"><a id="l01593" name="l01593"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a1f9fd5f1b152c24036ee493bfd26c7d0"> 1593</a></span><span class="preprocessor">#define ACCESSCTRL_PIO2_DBG_MSB    _u(7)</span></div>
<div class="line"><a id="l01594" name="l01594"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a0fc975b56cb2c2dca5d33c79c818adb3"> 1594</a></span><span class="preprocessor">#define ACCESSCTRL_PIO2_DBG_LSB    _u(7)</span></div>
<div class="line"><a id="l01595" name="l01595"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#acb251109252ff068398c0dbb45e22854"> 1595</a></span><span class="preprocessor">#define ACCESSCTRL_PIO2_DBG_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01596" name="l01596"></a><span class="lineno"> 1596</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01597" name="l01597"></a><span class="lineno"> 1597</span><span class="comment">// Field       : ACCESSCTRL_PIO2_DMA</span></div>
<div class="line"><a id="l01598" name="l01598"></a><span class="lineno"> 1598</span><span class="comment">// Description : If 1, PIO2 can be accessed by the DMA, at security/privilege</span></div>
<div class="line"><a id="l01599" name="l01599"></a><span class="lineno"> 1599</span><span class="comment">//               levels permitted by SP/NSP/SU/NSU in this register.</span></div>
<div class="line"><a id="l01600" name="l01600"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a3ad82b59af985843cacf0c237a7c47be"> 1600</a></span><span class="preprocessor">#define ACCESSCTRL_PIO2_DMA_RESET  _u(0x1)</span></div>
<div class="line"><a id="l01601" name="l01601"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a87ce6d2609feb1baf64bd0852c683e3b"> 1601</a></span><span class="preprocessor">#define ACCESSCTRL_PIO2_DMA_BITS   _u(0x00000040)</span></div>
<div class="line"><a id="l01602" name="l01602"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a6d2af4fb6b585bed120a73832710d58e"> 1602</a></span><span class="preprocessor">#define ACCESSCTRL_PIO2_DMA_MSB    _u(6)</span></div>
<div class="line"><a id="l01603" name="l01603"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a94c7c772ad95b53f8b7ed5acde2e3840"> 1603</a></span><span class="preprocessor">#define ACCESSCTRL_PIO2_DMA_LSB    _u(6)</span></div>
<div class="line"><a id="l01604" name="l01604"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a494b6b8b12d2d562c01ea3cac6f84fe8"> 1604</a></span><span class="preprocessor">#define ACCESSCTRL_PIO2_DMA_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01605" name="l01605"></a><span class="lineno"> 1605</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01606" name="l01606"></a><span class="lineno"> 1606</span><span class="comment">// Field       : ACCESSCTRL_PIO2_CORE1</span></div>
<div class="line"><a id="l01607" name="l01607"></a><span class="lineno"> 1607</span><span class="comment">// Description : If 1, PIO2 can be accessed by core 1, at security/privilege</span></div>
<div class="line"><a id="l01608" name="l01608"></a><span class="lineno"> 1608</span><span class="comment">//               levels permitted by SP/NSP/SU/NSU in this register.</span></div>
<div class="line"><a id="l01609" name="l01609"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a755517d98de2b65295ceb9be9f53e145"> 1609</a></span><span class="preprocessor">#define ACCESSCTRL_PIO2_CORE1_RESET  _u(0x1)</span></div>
<div class="line"><a id="l01610" name="l01610"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a2298187a7da34776fb3142cc720600b4"> 1610</a></span><span class="preprocessor">#define ACCESSCTRL_PIO2_CORE1_BITS   _u(0x00000020)</span></div>
<div class="line"><a id="l01611" name="l01611"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a5985718c9486f34159010a79bbebf98d"> 1611</a></span><span class="preprocessor">#define ACCESSCTRL_PIO2_CORE1_MSB    _u(5)</span></div>
<div class="line"><a id="l01612" name="l01612"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a695307fe2d2cfed4979a859115b92b93"> 1612</a></span><span class="preprocessor">#define ACCESSCTRL_PIO2_CORE1_LSB    _u(5)</span></div>
<div class="line"><a id="l01613" name="l01613"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a0649addfd21f7666a0a9901b1218bb20"> 1613</a></span><span class="preprocessor">#define ACCESSCTRL_PIO2_CORE1_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01614" name="l01614"></a><span class="lineno"> 1614</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01615" name="l01615"></a><span class="lineno"> 1615</span><span class="comment">// Field       : ACCESSCTRL_PIO2_CORE0</span></div>
<div class="line"><a id="l01616" name="l01616"></a><span class="lineno"> 1616</span><span class="comment">// Description : If 1, PIO2 can be accessed by core 0, at security/privilege</span></div>
<div class="line"><a id="l01617" name="l01617"></a><span class="lineno"> 1617</span><span class="comment">//               levels permitted by SP/NSP/SU/NSU in this register.</span></div>
<div class="line"><a id="l01618" name="l01618"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#ab0cecd1cfdff5b01cd6ee93115f02182"> 1618</a></span><span class="preprocessor">#define ACCESSCTRL_PIO2_CORE0_RESET  _u(0x1)</span></div>
<div class="line"><a id="l01619" name="l01619"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a468c02b35d43011c60c40b7746953a51"> 1619</a></span><span class="preprocessor">#define ACCESSCTRL_PIO2_CORE0_BITS   _u(0x00000010)</span></div>
<div class="line"><a id="l01620" name="l01620"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#ab14a123743e5bd4b65b3dad8dd6c3e32"> 1620</a></span><span class="preprocessor">#define ACCESSCTRL_PIO2_CORE0_MSB    _u(4)</span></div>
<div class="line"><a id="l01621" name="l01621"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a1d4f5e2f79062917ae8d69f9a19fdf5e"> 1621</a></span><span class="preprocessor">#define ACCESSCTRL_PIO2_CORE0_LSB    _u(4)</span></div>
<div class="line"><a id="l01622" name="l01622"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#afbc521f333f97d6f5cba437189c0b1ef"> 1622</a></span><span class="preprocessor">#define ACCESSCTRL_PIO2_CORE0_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01623" name="l01623"></a><span class="lineno"> 1623</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01624" name="l01624"></a><span class="lineno"> 1624</span><span class="comment">// Field       : ACCESSCTRL_PIO2_SP</span></div>
<div class="line"><a id="l01625" name="l01625"></a><span class="lineno"> 1625</span><span class="comment">// Description : If 1, PIO2 can be accessed from a Secure, Privileged context.</span></div>
<div class="line"><a id="l01626" name="l01626"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a26bd39b4a678addc722b95ce49c210af"> 1626</a></span><span class="preprocessor">#define ACCESSCTRL_PIO2_SP_RESET  _u(0x1)</span></div>
<div class="line"><a id="l01627" name="l01627"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a154fa3de344d8aba51dfde8f1bd608ef"> 1627</a></span><span class="preprocessor">#define ACCESSCTRL_PIO2_SP_BITS   _u(0x00000008)</span></div>
<div class="line"><a id="l01628" name="l01628"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a72a5394725dc1dd3a5144aedeaab0f43"> 1628</a></span><span class="preprocessor">#define ACCESSCTRL_PIO2_SP_MSB    _u(3)</span></div>
<div class="line"><a id="l01629" name="l01629"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#adb768a02ece655dcd30b3fd0b357e1d6"> 1629</a></span><span class="preprocessor">#define ACCESSCTRL_PIO2_SP_LSB    _u(3)</span></div>
<div class="line"><a id="l01630" name="l01630"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a90255bf7ecf498d123a622423369ad8c"> 1630</a></span><span class="preprocessor">#define ACCESSCTRL_PIO2_SP_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01631" name="l01631"></a><span class="lineno"> 1631</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01632" name="l01632"></a><span class="lineno"> 1632</span><span class="comment">// Field       : ACCESSCTRL_PIO2_SU</span></div>
<div class="line"><a id="l01633" name="l01633"></a><span class="lineno"> 1633</span><span class="comment">// Description : If 1, and SP is also set, PIO2 can be accessed from a Secure,</span></div>
<div class="line"><a id="l01634" name="l01634"></a><span class="lineno"> 1634</span><span class="comment">//               Unprivileged context.</span></div>
<div class="line"><a id="l01635" name="l01635"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a0fff88087232ec2079294ba45b8482bd"> 1635</a></span><span class="preprocessor">#define ACCESSCTRL_PIO2_SU_RESET  _u(0x1)</span></div>
<div class="line"><a id="l01636" name="l01636"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#af5308ec04f086dd4d2956e168aa8389d"> 1636</a></span><span class="preprocessor">#define ACCESSCTRL_PIO2_SU_BITS   _u(0x00000004)</span></div>
<div class="line"><a id="l01637" name="l01637"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a121ab303b2224553979501c2dc26f0c6"> 1637</a></span><span class="preprocessor">#define ACCESSCTRL_PIO2_SU_MSB    _u(2)</span></div>
<div class="line"><a id="l01638" name="l01638"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a62791b93a3d360fd15184bdd53ddc390"> 1638</a></span><span class="preprocessor">#define ACCESSCTRL_PIO2_SU_LSB    _u(2)</span></div>
<div class="line"><a id="l01639" name="l01639"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a2251d458b72cf9203349813b02eb9a3f"> 1639</a></span><span class="preprocessor">#define ACCESSCTRL_PIO2_SU_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01640" name="l01640"></a><span class="lineno"> 1640</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01641" name="l01641"></a><span class="lineno"> 1641</span><span class="comment">// Field       : ACCESSCTRL_PIO2_NSP</span></div>
<div class="line"><a id="l01642" name="l01642"></a><span class="lineno"> 1642</span><span class="comment">// Description : If 1, PIO2 can be accessed from a Non-secure, Privileged</span></div>
<div class="line"><a id="l01643" name="l01643"></a><span class="lineno"> 1643</span><span class="comment">//               context.</span></div>
<div class="line"><a id="l01644" name="l01644"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a73b66c1d80230aa76d42e297c0d034d9"> 1644</a></span><span class="preprocessor">#define ACCESSCTRL_PIO2_NSP_RESET  _u(0x0)</span></div>
<div class="line"><a id="l01645" name="l01645"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#ab53b25deb2b91560a32f96fa3a9a4ec1"> 1645</a></span><span class="preprocessor">#define ACCESSCTRL_PIO2_NSP_BITS   _u(0x00000002)</span></div>
<div class="line"><a id="l01646" name="l01646"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a1e42e0b7867a2927b8f7fcb098b8816d"> 1646</a></span><span class="preprocessor">#define ACCESSCTRL_PIO2_NSP_MSB    _u(1)</span></div>
<div class="line"><a id="l01647" name="l01647"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#ac50234c1e74ae573a296929926a2c080"> 1647</a></span><span class="preprocessor">#define ACCESSCTRL_PIO2_NSP_LSB    _u(1)</span></div>
<div class="line"><a id="l01648" name="l01648"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a024832a1137091f8ed75de3fac0a9aaa"> 1648</a></span><span class="preprocessor">#define ACCESSCTRL_PIO2_NSP_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01649" name="l01649"></a><span class="lineno"> 1649</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01650" name="l01650"></a><span class="lineno"> 1650</span><span class="comment">// Field       : ACCESSCTRL_PIO2_NSU</span></div>
<div class="line"><a id="l01651" name="l01651"></a><span class="lineno"> 1651</span><span class="comment">// Description : If 1, and NSP is also set, PIO2 can be accessed from a Non-</span></div>
<div class="line"><a id="l01652" name="l01652"></a><span class="lineno"> 1652</span><span class="comment">//               secure, Unprivileged context.</span></div>
<div class="line"><a id="l01653" name="l01653"></a><span class="lineno"> 1653</span><span class="comment">//</span></div>
<div class="line"><a id="l01654" name="l01654"></a><span class="lineno"> 1654</span><span class="comment">//               This bit is writable from a Non-secure, Privileged context, if</span></div>
<div class="line"><a id="l01655" name="l01655"></a><span class="lineno"> 1655</span><span class="comment">//               and only if the NSP bit is set.</span></div>
<div class="line"><a id="l01656" name="l01656"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a6e33505e9cf7900fd9742455c9b8abc6"> 1656</a></span><span class="preprocessor">#define ACCESSCTRL_PIO2_NSU_RESET  _u(0x0)</span></div>
<div class="line"><a id="l01657" name="l01657"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a4643144f46826dd21d50a56dc963a3e1"> 1657</a></span><span class="preprocessor">#define ACCESSCTRL_PIO2_NSU_BITS   _u(0x00000001)</span></div>
<div class="line"><a id="l01658" name="l01658"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a0c8f5a851721d6709524231d278daece"> 1658</a></span><span class="preprocessor">#define ACCESSCTRL_PIO2_NSU_MSB    _u(0)</span></div>
<div class="line"><a id="l01659" name="l01659"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a6fc7aaa1275d96a4488261e19454da37"> 1659</a></span><span class="preprocessor">#define ACCESSCTRL_PIO2_NSU_LSB    _u(0)</span></div>
<div class="line"><a id="l01660" name="l01660"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#ad06bf37d28cac71edc3a72a16df50e23"> 1660</a></span><span class="preprocessor">#define ACCESSCTRL_PIO2_NSU_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01661" name="l01661"></a><span class="lineno"> 1661</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l01662" name="l01662"></a><span class="lineno"> 1662</span><span class="comment">// Register    : ACCESSCTRL_CORESIGHT_TRACE</span></div>
<div class="line"><a id="l01663" name="l01663"></a><span class="lineno"> 1663</span><span class="comment">// Description : Control whether debugger, DMA, core 0 and core 1 can access</span></div>
<div class="line"><a id="l01664" name="l01664"></a><span class="lineno"> 1664</span><span class="comment">//               CORESIGHT_TRACE, and at what security/privilege levels they can</span></div>
<div class="line"><a id="l01665" name="l01665"></a><span class="lineno"> 1665</span><span class="comment">//               do so.</span></div>
<div class="line"><a id="l01666" name="l01666"></a><span class="lineno"> 1666</span><span class="comment">//</span></div>
<div class="line"><a id="l01667" name="l01667"></a><span class="lineno"> 1667</span><span class="comment">//               Defaults to Secure, Privileged processor or debug access only.</span></div>
<div class="line"><a id="l01668" name="l01668"></a><span class="lineno"> 1668</span><span class="comment">//</span></div>
<div class="line"><a id="l01669" name="l01669"></a><span class="lineno"> 1669</span><span class="comment">//               This register is writable only from a Secure, Privileged</span></div>
<div class="line"><a id="l01670" name="l01670"></a><span class="lineno"> 1670</span><span class="comment">//               processor or debugger, with the exception of the NSU bit, which</span></div>
<div class="line"><a id="l01671" name="l01671"></a><span class="lineno"> 1671</span><span class="comment">//               becomes Non-secure-Privileged-writable when the NSP bit is set.</span></div>
<div class="line"><a id="l01672" name="l01672"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a4deeb8473e5da3538d4893b1a24359ab"> 1672</a></span><span class="preprocessor">#define ACCESSCTRL_CORESIGHT_TRACE_OFFSET _u(0x00000058)</span></div>
<div class="line"><a id="l01673" name="l01673"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a3651ed4c0a001bf43869a55866b38793"> 1673</a></span><span class="preprocessor">#define ACCESSCTRL_CORESIGHT_TRACE_BITS   _u(0x000000ff)</span></div>
<div class="line"><a id="l01674" name="l01674"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#affbd4a65a40564871e14f5b556843a2d"> 1674</a></span><span class="preprocessor">#define ACCESSCTRL_CORESIGHT_TRACE_RESET  _u(0x000000b8)</span></div>
<div class="line"><a id="l01675" name="l01675"></a><span class="lineno"> 1675</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01676" name="l01676"></a><span class="lineno"> 1676</span><span class="comment">// Field       : ACCESSCTRL_CORESIGHT_TRACE_DBG</span></div>
<div class="line"><a id="l01677" name="l01677"></a><span class="lineno"> 1677</span><span class="comment">// Description : If 1, CORESIGHT_TRACE can be accessed by the debugger, at</span></div>
<div class="line"><a id="l01678" name="l01678"></a><span class="lineno"> 1678</span><span class="comment">//               security/privilege levels permitted by SP/NSP/SU/NSU in this</span></div>
<div class="line"><a id="l01679" name="l01679"></a><span class="lineno"> 1679</span><span class="comment">//               register.</span></div>
<div class="line"><a id="l01680" name="l01680"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a6e6013d8eed818154babdf66511a99af"> 1680</a></span><span class="preprocessor">#define ACCESSCTRL_CORESIGHT_TRACE_DBG_RESET  _u(0x1)</span></div>
<div class="line"><a id="l01681" name="l01681"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#afaae9f97cb01a2127e5eefc75f1b1dff"> 1681</a></span><span class="preprocessor">#define ACCESSCTRL_CORESIGHT_TRACE_DBG_BITS   _u(0x00000080)</span></div>
<div class="line"><a id="l01682" name="l01682"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a8fd231a942047a068ff7672f2bfa9888"> 1682</a></span><span class="preprocessor">#define ACCESSCTRL_CORESIGHT_TRACE_DBG_MSB    _u(7)</span></div>
<div class="line"><a id="l01683" name="l01683"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a2129bb37c57f8d5d872a3d7b4b506a6f"> 1683</a></span><span class="preprocessor">#define ACCESSCTRL_CORESIGHT_TRACE_DBG_LSB    _u(7)</span></div>
<div class="line"><a id="l01684" name="l01684"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a1241f5e28f217f01b176c545e13c1966"> 1684</a></span><span class="preprocessor">#define ACCESSCTRL_CORESIGHT_TRACE_DBG_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01685" name="l01685"></a><span class="lineno"> 1685</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01686" name="l01686"></a><span class="lineno"> 1686</span><span class="comment">// Field       : ACCESSCTRL_CORESIGHT_TRACE_DMA</span></div>
<div class="line"><a id="l01687" name="l01687"></a><span class="lineno"> 1687</span><span class="comment">// Description : If 1, CORESIGHT_TRACE can be accessed by the DMA, at</span></div>
<div class="line"><a id="l01688" name="l01688"></a><span class="lineno"> 1688</span><span class="comment">//               security/privilege levels permitted by SP/NSP/SU/NSU in this</span></div>
<div class="line"><a id="l01689" name="l01689"></a><span class="lineno"> 1689</span><span class="comment">//               register.</span></div>
<div class="line"><a id="l01690" name="l01690"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#ac0c8820a30de577b1fcf7564d4f7d4b6"> 1690</a></span><span class="preprocessor">#define ACCESSCTRL_CORESIGHT_TRACE_DMA_RESET  _u(0x0)</span></div>
<div class="line"><a id="l01691" name="l01691"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#afa2cbadfb6f9b9d90504ede0562b0c84"> 1691</a></span><span class="preprocessor">#define ACCESSCTRL_CORESIGHT_TRACE_DMA_BITS   _u(0x00000040)</span></div>
<div class="line"><a id="l01692" name="l01692"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#ae944b06e0eb8e0c185de2e75c41ec7d0"> 1692</a></span><span class="preprocessor">#define ACCESSCTRL_CORESIGHT_TRACE_DMA_MSB    _u(6)</span></div>
<div class="line"><a id="l01693" name="l01693"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#afe34d37604f5da2dd730b26f32dd9363"> 1693</a></span><span class="preprocessor">#define ACCESSCTRL_CORESIGHT_TRACE_DMA_LSB    _u(6)</span></div>
<div class="line"><a id="l01694" name="l01694"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#ad6cbe16c21bd0ca2fcdf86046b30bb20"> 1694</a></span><span class="preprocessor">#define ACCESSCTRL_CORESIGHT_TRACE_DMA_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01695" name="l01695"></a><span class="lineno"> 1695</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01696" name="l01696"></a><span class="lineno"> 1696</span><span class="comment">// Field       : ACCESSCTRL_CORESIGHT_TRACE_CORE1</span></div>
<div class="line"><a id="l01697" name="l01697"></a><span class="lineno"> 1697</span><span class="comment">// Description : If 1, CORESIGHT_TRACE can be accessed by core 1, at</span></div>
<div class="line"><a id="l01698" name="l01698"></a><span class="lineno"> 1698</span><span class="comment">//               security/privilege levels permitted by SP/NSP/SU/NSU in this</span></div>
<div class="line"><a id="l01699" name="l01699"></a><span class="lineno"> 1699</span><span class="comment">//               register.</span></div>
<div class="line"><a id="l01700" name="l01700"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a1c437ff40b112a7070be25defe67a5b0"> 1700</a></span><span class="preprocessor">#define ACCESSCTRL_CORESIGHT_TRACE_CORE1_RESET  _u(0x1)</span></div>
<div class="line"><a id="l01701" name="l01701"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a5102c2faef21efca4548e6732c3a7e97"> 1701</a></span><span class="preprocessor">#define ACCESSCTRL_CORESIGHT_TRACE_CORE1_BITS   _u(0x00000020)</span></div>
<div class="line"><a id="l01702" name="l01702"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#ade71e536c4e71d3520334abcae8db761"> 1702</a></span><span class="preprocessor">#define ACCESSCTRL_CORESIGHT_TRACE_CORE1_MSB    _u(5)</span></div>
<div class="line"><a id="l01703" name="l01703"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a1fe299276c06d2b2b56359a7f4ec3cad"> 1703</a></span><span class="preprocessor">#define ACCESSCTRL_CORESIGHT_TRACE_CORE1_LSB    _u(5)</span></div>
<div class="line"><a id="l01704" name="l01704"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a41cf8de801e80803167730729751289b"> 1704</a></span><span class="preprocessor">#define ACCESSCTRL_CORESIGHT_TRACE_CORE1_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01705" name="l01705"></a><span class="lineno"> 1705</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01706" name="l01706"></a><span class="lineno"> 1706</span><span class="comment">// Field       : ACCESSCTRL_CORESIGHT_TRACE_CORE0</span></div>
<div class="line"><a id="l01707" name="l01707"></a><span class="lineno"> 1707</span><span class="comment">// Description : If 1, CORESIGHT_TRACE can be accessed by core 0, at</span></div>
<div class="line"><a id="l01708" name="l01708"></a><span class="lineno"> 1708</span><span class="comment">//               security/privilege levels permitted by SP/NSP/SU/NSU in this</span></div>
<div class="line"><a id="l01709" name="l01709"></a><span class="lineno"> 1709</span><span class="comment">//               register.</span></div>
<div class="line"><a id="l01710" name="l01710"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a96cac46663e4bf9a4ae26e55ccf045c0"> 1710</a></span><span class="preprocessor">#define ACCESSCTRL_CORESIGHT_TRACE_CORE0_RESET  _u(0x1)</span></div>
<div class="line"><a id="l01711" name="l01711"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a746ba271ae533b5b5b7d9f434283f223"> 1711</a></span><span class="preprocessor">#define ACCESSCTRL_CORESIGHT_TRACE_CORE0_BITS   _u(0x00000010)</span></div>
<div class="line"><a id="l01712" name="l01712"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a4a55b3d0eab1516e3738a32a3c9733d2"> 1712</a></span><span class="preprocessor">#define ACCESSCTRL_CORESIGHT_TRACE_CORE0_MSB    _u(4)</span></div>
<div class="line"><a id="l01713" name="l01713"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a73582fb27d3bdbdda7842e15d0b79a01"> 1713</a></span><span class="preprocessor">#define ACCESSCTRL_CORESIGHT_TRACE_CORE0_LSB    _u(4)</span></div>
<div class="line"><a id="l01714" name="l01714"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a644c16d5d7cbd8f194eedbefb1ee93ff"> 1714</a></span><span class="preprocessor">#define ACCESSCTRL_CORESIGHT_TRACE_CORE0_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01715" name="l01715"></a><span class="lineno"> 1715</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01716" name="l01716"></a><span class="lineno"> 1716</span><span class="comment">// Field       : ACCESSCTRL_CORESIGHT_TRACE_SP</span></div>
<div class="line"><a id="l01717" name="l01717"></a><span class="lineno"> 1717</span><span class="comment">// Description : If 1, CORESIGHT_TRACE can be accessed from a Secure, Privileged</span></div>
<div class="line"><a id="l01718" name="l01718"></a><span class="lineno"> 1718</span><span class="comment">//               context.</span></div>
<div class="line"><a id="l01719" name="l01719"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a22dc4927d1d5f9a7eb38df18ed16b686"> 1719</a></span><span class="preprocessor">#define ACCESSCTRL_CORESIGHT_TRACE_SP_RESET  _u(0x1)</span></div>
<div class="line"><a id="l01720" name="l01720"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#af0e5c4bef8d125f5c00942b42b0023d2"> 1720</a></span><span class="preprocessor">#define ACCESSCTRL_CORESIGHT_TRACE_SP_BITS   _u(0x00000008)</span></div>
<div class="line"><a id="l01721" name="l01721"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a608165989bf79d15b280403542909081"> 1721</a></span><span class="preprocessor">#define ACCESSCTRL_CORESIGHT_TRACE_SP_MSB    _u(3)</span></div>
<div class="line"><a id="l01722" name="l01722"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a3a5760150cbf933c6a1be3d282f5902e"> 1722</a></span><span class="preprocessor">#define ACCESSCTRL_CORESIGHT_TRACE_SP_LSB    _u(3)</span></div>
<div class="line"><a id="l01723" name="l01723"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#af8558edf10cf00ad321fcc33819437af"> 1723</a></span><span class="preprocessor">#define ACCESSCTRL_CORESIGHT_TRACE_SP_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01724" name="l01724"></a><span class="lineno"> 1724</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01725" name="l01725"></a><span class="lineno"> 1725</span><span class="comment">// Field       : ACCESSCTRL_CORESIGHT_TRACE_SU</span></div>
<div class="line"><a id="l01726" name="l01726"></a><span class="lineno"> 1726</span><span class="comment">// Description : If 1, and SP is also set, CORESIGHT_TRACE can be accessed from</span></div>
<div class="line"><a id="l01727" name="l01727"></a><span class="lineno"> 1727</span><span class="comment">//               a Secure, Unprivileged context.</span></div>
<div class="line"><a id="l01728" name="l01728"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a489bb4d2de7641056d14bea1173814a8"> 1728</a></span><span class="preprocessor">#define ACCESSCTRL_CORESIGHT_TRACE_SU_RESET  _u(0x0)</span></div>
<div class="line"><a id="l01729" name="l01729"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#ab2c8acedf620c96a55ee5d01142e5e95"> 1729</a></span><span class="preprocessor">#define ACCESSCTRL_CORESIGHT_TRACE_SU_BITS   _u(0x00000004)</span></div>
<div class="line"><a id="l01730" name="l01730"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a11858f6680f4945978f8a2fb95282557"> 1730</a></span><span class="preprocessor">#define ACCESSCTRL_CORESIGHT_TRACE_SU_MSB    _u(2)</span></div>
<div class="line"><a id="l01731" name="l01731"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a7704ee60b80df95419121a15b0e3bcc7"> 1731</a></span><span class="preprocessor">#define ACCESSCTRL_CORESIGHT_TRACE_SU_LSB    _u(2)</span></div>
<div class="line"><a id="l01732" name="l01732"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#af0fe0dc28095e6efed71f83f28017d69"> 1732</a></span><span class="preprocessor">#define ACCESSCTRL_CORESIGHT_TRACE_SU_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01733" name="l01733"></a><span class="lineno"> 1733</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01734" name="l01734"></a><span class="lineno"> 1734</span><span class="comment">// Field       : ACCESSCTRL_CORESIGHT_TRACE_NSP</span></div>
<div class="line"><a id="l01735" name="l01735"></a><span class="lineno"> 1735</span><span class="comment">// Description : If 1, CORESIGHT_TRACE can be accessed from a Non-secure,</span></div>
<div class="line"><a id="l01736" name="l01736"></a><span class="lineno"> 1736</span><span class="comment">//               Privileged context.</span></div>
<div class="line"><a id="l01737" name="l01737"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#ad416011b9352ec0f1633efed69ec972d"> 1737</a></span><span class="preprocessor">#define ACCESSCTRL_CORESIGHT_TRACE_NSP_RESET  _u(0x0)</span></div>
<div class="line"><a id="l01738" name="l01738"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a4b381861b4a07e4eb4272d5272c8ea14"> 1738</a></span><span class="preprocessor">#define ACCESSCTRL_CORESIGHT_TRACE_NSP_BITS   _u(0x00000002)</span></div>
<div class="line"><a id="l01739" name="l01739"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a2e72817a173b81d299a9c973ebcbd50d"> 1739</a></span><span class="preprocessor">#define ACCESSCTRL_CORESIGHT_TRACE_NSP_MSB    _u(1)</span></div>
<div class="line"><a id="l01740" name="l01740"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a2033433de43c3aab8ebf2bf37f111853"> 1740</a></span><span class="preprocessor">#define ACCESSCTRL_CORESIGHT_TRACE_NSP_LSB    _u(1)</span></div>
<div class="line"><a id="l01741" name="l01741"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a1d812dda0e68b3b0a3f7ff87543432a6"> 1741</a></span><span class="preprocessor">#define ACCESSCTRL_CORESIGHT_TRACE_NSP_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01742" name="l01742"></a><span class="lineno"> 1742</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01743" name="l01743"></a><span class="lineno"> 1743</span><span class="comment">// Field       : ACCESSCTRL_CORESIGHT_TRACE_NSU</span></div>
<div class="line"><a id="l01744" name="l01744"></a><span class="lineno"> 1744</span><span class="comment">// Description : If 1, and NSP is also set, CORESIGHT_TRACE can be accessed from</span></div>
<div class="line"><a id="l01745" name="l01745"></a><span class="lineno"> 1745</span><span class="comment">//               a Non-secure, Unprivileged context.</span></div>
<div class="line"><a id="l01746" name="l01746"></a><span class="lineno"> 1746</span><span class="comment">//</span></div>
<div class="line"><a id="l01747" name="l01747"></a><span class="lineno"> 1747</span><span class="comment">//               This bit is writable from a Non-secure, Privileged context, if</span></div>
<div class="line"><a id="l01748" name="l01748"></a><span class="lineno"> 1748</span><span class="comment">//               and only if the NSP bit is set.</span></div>
<div class="line"><a id="l01749" name="l01749"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#aeb6b7467f96a920260a42da7eeb8a4b1"> 1749</a></span><span class="preprocessor">#define ACCESSCTRL_CORESIGHT_TRACE_NSU_RESET  _u(0x0)</span></div>
<div class="line"><a id="l01750" name="l01750"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#aa787d9064fbae159b35ade071cced02e"> 1750</a></span><span class="preprocessor">#define ACCESSCTRL_CORESIGHT_TRACE_NSU_BITS   _u(0x00000001)</span></div>
<div class="line"><a id="l01751" name="l01751"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#ac47f9d4ee93d95145ef07cbfbd652692"> 1751</a></span><span class="preprocessor">#define ACCESSCTRL_CORESIGHT_TRACE_NSU_MSB    _u(0)</span></div>
<div class="line"><a id="l01752" name="l01752"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a72e3b1583725b223a85647c57863d763"> 1752</a></span><span class="preprocessor">#define ACCESSCTRL_CORESIGHT_TRACE_NSU_LSB    _u(0)</span></div>
<div class="line"><a id="l01753" name="l01753"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a197171c4bf6728cfc2f8b225a2182c28"> 1753</a></span><span class="preprocessor">#define ACCESSCTRL_CORESIGHT_TRACE_NSU_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01754" name="l01754"></a><span class="lineno"> 1754</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l01755" name="l01755"></a><span class="lineno"> 1755</span><span class="comment">// Register    : ACCESSCTRL_CORESIGHT_PERIPH</span></div>
<div class="line"><a id="l01756" name="l01756"></a><span class="lineno"> 1756</span><span class="comment">// Description : Control whether debugger, DMA, core 0 and core 1 can access</span></div>
<div class="line"><a id="l01757" name="l01757"></a><span class="lineno"> 1757</span><span class="comment">//               CORESIGHT_PERIPH, and at what security/privilege levels they</span></div>
<div class="line"><a id="l01758" name="l01758"></a><span class="lineno"> 1758</span><span class="comment">//               can do so.</span></div>
<div class="line"><a id="l01759" name="l01759"></a><span class="lineno"> 1759</span><span class="comment">//</span></div>
<div class="line"><a id="l01760" name="l01760"></a><span class="lineno"> 1760</span><span class="comment">//               Defaults to Secure, Privileged processor or debug access only.</span></div>
<div class="line"><a id="l01761" name="l01761"></a><span class="lineno"> 1761</span><span class="comment">//</span></div>
<div class="line"><a id="l01762" name="l01762"></a><span class="lineno"> 1762</span><span class="comment">//               This register is writable only from a Secure, Privileged</span></div>
<div class="line"><a id="l01763" name="l01763"></a><span class="lineno"> 1763</span><span class="comment">//               processor or debugger, with the exception of the NSU bit, which</span></div>
<div class="line"><a id="l01764" name="l01764"></a><span class="lineno"> 1764</span><span class="comment">//               becomes Non-secure-Privileged-writable when the NSP bit is set.</span></div>
<div class="line"><a id="l01765" name="l01765"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a6ea3a63ee6d9369c5f2b04d96bafa248"> 1765</a></span><span class="preprocessor">#define ACCESSCTRL_CORESIGHT_PERIPH_OFFSET _u(0x0000005c)</span></div>
<div class="line"><a id="l01766" name="l01766"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a1e3a17e6e8e436a04d488dc12225f793"> 1766</a></span><span class="preprocessor">#define ACCESSCTRL_CORESIGHT_PERIPH_BITS   _u(0x000000ff)</span></div>
<div class="line"><a id="l01767" name="l01767"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a2ecc300c43b423100456f6b5fdcb9359"> 1767</a></span><span class="preprocessor">#define ACCESSCTRL_CORESIGHT_PERIPH_RESET  _u(0x000000b8)</span></div>
<div class="line"><a id="l01768" name="l01768"></a><span class="lineno"> 1768</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01769" name="l01769"></a><span class="lineno"> 1769</span><span class="comment">// Field       : ACCESSCTRL_CORESIGHT_PERIPH_DBG</span></div>
<div class="line"><a id="l01770" name="l01770"></a><span class="lineno"> 1770</span><span class="comment">// Description : If 1, CORESIGHT_PERIPH can be accessed by the debugger, at</span></div>
<div class="line"><a id="l01771" name="l01771"></a><span class="lineno"> 1771</span><span class="comment">//               security/privilege levels permitted by SP/NSP/SU/NSU in this</span></div>
<div class="line"><a id="l01772" name="l01772"></a><span class="lineno"> 1772</span><span class="comment">//               register.</span></div>
<div class="line"><a id="l01773" name="l01773"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a8246dcaf360633246f2d8128db5265bc"> 1773</a></span><span class="preprocessor">#define ACCESSCTRL_CORESIGHT_PERIPH_DBG_RESET  _u(0x1)</span></div>
<div class="line"><a id="l01774" name="l01774"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a25a471c932832d082d2e6b31a84963ae"> 1774</a></span><span class="preprocessor">#define ACCESSCTRL_CORESIGHT_PERIPH_DBG_BITS   _u(0x00000080)</span></div>
<div class="line"><a id="l01775" name="l01775"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#adef1a413eaa0cd4220e91ea2dec83fbe"> 1775</a></span><span class="preprocessor">#define ACCESSCTRL_CORESIGHT_PERIPH_DBG_MSB    _u(7)</span></div>
<div class="line"><a id="l01776" name="l01776"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a5214464f94de37d3d1d15f02daf983bd"> 1776</a></span><span class="preprocessor">#define ACCESSCTRL_CORESIGHT_PERIPH_DBG_LSB    _u(7)</span></div>
<div class="line"><a id="l01777" name="l01777"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a78d6c0002ec640bad5511155b0900a62"> 1777</a></span><span class="preprocessor">#define ACCESSCTRL_CORESIGHT_PERIPH_DBG_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01778" name="l01778"></a><span class="lineno"> 1778</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01779" name="l01779"></a><span class="lineno"> 1779</span><span class="comment">// Field       : ACCESSCTRL_CORESIGHT_PERIPH_DMA</span></div>
<div class="line"><a id="l01780" name="l01780"></a><span class="lineno"> 1780</span><span class="comment">// Description : If 1, CORESIGHT_PERIPH can be accessed by the DMA, at</span></div>
<div class="line"><a id="l01781" name="l01781"></a><span class="lineno"> 1781</span><span class="comment">//               security/privilege levels permitted by SP/NSP/SU/NSU in this</span></div>
<div class="line"><a id="l01782" name="l01782"></a><span class="lineno"> 1782</span><span class="comment">//               register.</span></div>
<div class="line"><a id="l01783" name="l01783"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a5f7ee7238ab9abe7634898d766e71bda"> 1783</a></span><span class="preprocessor">#define ACCESSCTRL_CORESIGHT_PERIPH_DMA_RESET  _u(0x0)</span></div>
<div class="line"><a id="l01784" name="l01784"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a92f32b539a11401d5c563bb62fa45043"> 1784</a></span><span class="preprocessor">#define ACCESSCTRL_CORESIGHT_PERIPH_DMA_BITS   _u(0x00000040)</span></div>
<div class="line"><a id="l01785" name="l01785"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#ac163f0f0984bc76cb8fc6ced8cd2a59e"> 1785</a></span><span class="preprocessor">#define ACCESSCTRL_CORESIGHT_PERIPH_DMA_MSB    _u(6)</span></div>
<div class="line"><a id="l01786" name="l01786"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#ab28072ace4d3935a51179e489bc2c711"> 1786</a></span><span class="preprocessor">#define ACCESSCTRL_CORESIGHT_PERIPH_DMA_LSB    _u(6)</span></div>
<div class="line"><a id="l01787" name="l01787"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a0fa2333c5bd72e966302d3008976f00c"> 1787</a></span><span class="preprocessor">#define ACCESSCTRL_CORESIGHT_PERIPH_DMA_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01788" name="l01788"></a><span class="lineno"> 1788</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01789" name="l01789"></a><span class="lineno"> 1789</span><span class="comment">// Field       : ACCESSCTRL_CORESIGHT_PERIPH_CORE1</span></div>
<div class="line"><a id="l01790" name="l01790"></a><span class="lineno"> 1790</span><span class="comment">// Description : If 1, CORESIGHT_PERIPH can be accessed by core 1, at</span></div>
<div class="line"><a id="l01791" name="l01791"></a><span class="lineno"> 1791</span><span class="comment">//               security/privilege levels permitted by SP/NSP/SU/NSU in this</span></div>
<div class="line"><a id="l01792" name="l01792"></a><span class="lineno"> 1792</span><span class="comment">//               register.</span></div>
<div class="line"><a id="l01793" name="l01793"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a994ed295b4a8fe259ec4787cc7425322"> 1793</a></span><span class="preprocessor">#define ACCESSCTRL_CORESIGHT_PERIPH_CORE1_RESET  _u(0x1)</span></div>
<div class="line"><a id="l01794" name="l01794"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#ae440cff636036ef211d2c9d7591f83d0"> 1794</a></span><span class="preprocessor">#define ACCESSCTRL_CORESIGHT_PERIPH_CORE1_BITS   _u(0x00000020)</span></div>
<div class="line"><a id="l01795" name="l01795"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a2f1582f7be7eaab5c87c65cb5ce61303"> 1795</a></span><span class="preprocessor">#define ACCESSCTRL_CORESIGHT_PERIPH_CORE1_MSB    _u(5)</span></div>
<div class="line"><a id="l01796" name="l01796"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a363b1269a24f5db913bbc177d374f605"> 1796</a></span><span class="preprocessor">#define ACCESSCTRL_CORESIGHT_PERIPH_CORE1_LSB    _u(5)</span></div>
<div class="line"><a id="l01797" name="l01797"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a5dc3694f6152ef2046b4f360fe61b95b"> 1797</a></span><span class="preprocessor">#define ACCESSCTRL_CORESIGHT_PERIPH_CORE1_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01798" name="l01798"></a><span class="lineno"> 1798</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01799" name="l01799"></a><span class="lineno"> 1799</span><span class="comment">// Field       : ACCESSCTRL_CORESIGHT_PERIPH_CORE0</span></div>
<div class="line"><a id="l01800" name="l01800"></a><span class="lineno"> 1800</span><span class="comment">// Description : If 1, CORESIGHT_PERIPH can be accessed by core 0, at</span></div>
<div class="line"><a id="l01801" name="l01801"></a><span class="lineno"> 1801</span><span class="comment">//               security/privilege levels permitted by SP/NSP/SU/NSU in this</span></div>
<div class="line"><a id="l01802" name="l01802"></a><span class="lineno"> 1802</span><span class="comment">//               register.</span></div>
<div class="line"><a id="l01803" name="l01803"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#acb693a998ece82f2d754d50a2f064cf1"> 1803</a></span><span class="preprocessor">#define ACCESSCTRL_CORESIGHT_PERIPH_CORE0_RESET  _u(0x1)</span></div>
<div class="line"><a id="l01804" name="l01804"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a7c245c1a71b669a357d2f2f03ce6a557"> 1804</a></span><span class="preprocessor">#define ACCESSCTRL_CORESIGHT_PERIPH_CORE0_BITS   _u(0x00000010)</span></div>
<div class="line"><a id="l01805" name="l01805"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a3b0ba7ef169954a6139f16e67cbdc9fa"> 1805</a></span><span class="preprocessor">#define ACCESSCTRL_CORESIGHT_PERIPH_CORE0_MSB    _u(4)</span></div>
<div class="line"><a id="l01806" name="l01806"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a6b60a52e448a24ad7d8c28846ebf50f0"> 1806</a></span><span class="preprocessor">#define ACCESSCTRL_CORESIGHT_PERIPH_CORE0_LSB    _u(4)</span></div>
<div class="line"><a id="l01807" name="l01807"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a29d0d80d2edfd81202a63f8f64a58482"> 1807</a></span><span class="preprocessor">#define ACCESSCTRL_CORESIGHT_PERIPH_CORE0_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01808" name="l01808"></a><span class="lineno"> 1808</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01809" name="l01809"></a><span class="lineno"> 1809</span><span class="comment">// Field       : ACCESSCTRL_CORESIGHT_PERIPH_SP</span></div>
<div class="line"><a id="l01810" name="l01810"></a><span class="lineno"> 1810</span><span class="comment">// Description : If 1, CORESIGHT_PERIPH can be accessed from a Secure,</span></div>
<div class="line"><a id="l01811" name="l01811"></a><span class="lineno"> 1811</span><span class="comment">//               Privileged context.</span></div>
<div class="line"><a id="l01812" name="l01812"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a2aebdf68a11d9d060ffb29d0b1700e8e"> 1812</a></span><span class="preprocessor">#define ACCESSCTRL_CORESIGHT_PERIPH_SP_RESET  _u(0x1)</span></div>
<div class="line"><a id="l01813" name="l01813"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#acc777d9148a3414b39781d404e59482b"> 1813</a></span><span class="preprocessor">#define ACCESSCTRL_CORESIGHT_PERIPH_SP_BITS   _u(0x00000008)</span></div>
<div class="line"><a id="l01814" name="l01814"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#aa5b3a279572f6f951959656fb0244205"> 1814</a></span><span class="preprocessor">#define ACCESSCTRL_CORESIGHT_PERIPH_SP_MSB    _u(3)</span></div>
<div class="line"><a id="l01815" name="l01815"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#ad2d9fd815de45f00675f9363879e0e6f"> 1815</a></span><span class="preprocessor">#define ACCESSCTRL_CORESIGHT_PERIPH_SP_LSB    _u(3)</span></div>
<div class="line"><a id="l01816" name="l01816"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a15f2e4a73d2308b723ad40c917bf664b"> 1816</a></span><span class="preprocessor">#define ACCESSCTRL_CORESIGHT_PERIPH_SP_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01817" name="l01817"></a><span class="lineno"> 1817</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01818" name="l01818"></a><span class="lineno"> 1818</span><span class="comment">// Field       : ACCESSCTRL_CORESIGHT_PERIPH_SU</span></div>
<div class="line"><a id="l01819" name="l01819"></a><span class="lineno"> 1819</span><span class="comment">// Description : If 1, and SP is also set, CORESIGHT_PERIPH can be accessed from</span></div>
<div class="line"><a id="l01820" name="l01820"></a><span class="lineno"> 1820</span><span class="comment">//               a Secure, Unprivileged context.</span></div>
<div class="line"><a id="l01821" name="l01821"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#ad69f02a0b6a3da2e3721f6be854626d5"> 1821</a></span><span class="preprocessor">#define ACCESSCTRL_CORESIGHT_PERIPH_SU_RESET  _u(0x0)</span></div>
<div class="line"><a id="l01822" name="l01822"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a2068b252e2cae59aef55c3f6cf36a34e"> 1822</a></span><span class="preprocessor">#define ACCESSCTRL_CORESIGHT_PERIPH_SU_BITS   _u(0x00000004)</span></div>
<div class="line"><a id="l01823" name="l01823"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a04d7574059946db3b971855a66cac1c3"> 1823</a></span><span class="preprocessor">#define ACCESSCTRL_CORESIGHT_PERIPH_SU_MSB    _u(2)</span></div>
<div class="line"><a id="l01824" name="l01824"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a64481d7cbed45c630aca873090b5fb43"> 1824</a></span><span class="preprocessor">#define ACCESSCTRL_CORESIGHT_PERIPH_SU_LSB    _u(2)</span></div>
<div class="line"><a id="l01825" name="l01825"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a6feeab2a2196ce124210dd0a2e33c146"> 1825</a></span><span class="preprocessor">#define ACCESSCTRL_CORESIGHT_PERIPH_SU_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01826" name="l01826"></a><span class="lineno"> 1826</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01827" name="l01827"></a><span class="lineno"> 1827</span><span class="comment">// Field       : ACCESSCTRL_CORESIGHT_PERIPH_NSP</span></div>
<div class="line"><a id="l01828" name="l01828"></a><span class="lineno"> 1828</span><span class="comment">// Description : If 1, CORESIGHT_PERIPH can be accessed from a Non-secure,</span></div>
<div class="line"><a id="l01829" name="l01829"></a><span class="lineno"> 1829</span><span class="comment">//               Privileged context.</span></div>
<div class="line"><a id="l01830" name="l01830"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a21f40f53b7144f9e0654eefa47d499d6"> 1830</a></span><span class="preprocessor">#define ACCESSCTRL_CORESIGHT_PERIPH_NSP_RESET  _u(0x0)</span></div>
<div class="line"><a id="l01831" name="l01831"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a5a20e3356262ac26873245f2147fd774"> 1831</a></span><span class="preprocessor">#define ACCESSCTRL_CORESIGHT_PERIPH_NSP_BITS   _u(0x00000002)</span></div>
<div class="line"><a id="l01832" name="l01832"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#aa4ef7742534c1bb8da724c741e1a75fa"> 1832</a></span><span class="preprocessor">#define ACCESSCTRL_CORESIGHT_PERIPH_NSP_MSB    _u(1)</span></div>
<div class="line"><a id="l01833" name="l01833"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#af61cfac49d1f6cea10e102e1be0a0609"> 1833</a></span><span class="preprocessor">#define ACCESSCTRL_CORESIGHT_PERIPH_NSP_LSB    _u(1)</span></div>
<div class="line"><a id="l01834" name="l01834"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#abe1d1f5ad859206e461eb381aaa4b084"> 1834</a></span><span class="preprocessor">#define ACCESSCTRL_CORESIGHT_PERIPH_NSP_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01835" name="l01835"></a><span class="lineno"> 1835</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01836" name="l01836"></a><span class="lineno"> 1836</span><span class="comment">// Field       : ACCESSCTRL_CORESIGHT_PERIPH_NSU</span></div>
<div class="line"><a id="l01837" name="l01837"></a><span class="lineno"> 1837</span><span class="comment">// Description : If 1, and NSP is also set, CORESIGHT_PERIPH can be accessed</span></div>
<div class="line"><a id="l01838" name="l01838"></a><span class="lineno"> 1838</span><span class="comment">//               from a Non-secure, Unprivileged context.</span></div>
<div class="line"><a id="l01839" name="l01839"></a><span class="lineno"> 1839</span><span class="comment">//</span></div>
<div class="line"><a id="l01840" name="l01840"></a><span class="lineno"> 1840</span><span class="comment">//               This bit is writable from a Non-secure, Privileged context, if</span></div>
<div class="line"><a id="l01841" name="l01841"></a><span class="lineno"> 1841</span><span class="comment">//               and only if the NSP bit is set.</span></div>
<div class="line"><a id="l01842" name="l01842"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#ad3f87ac3dfe32dcec4aa4b2e41e942aa"> 1842</a></span><span class="preprocessor">#define ACCESSCTRL_CORESIGHT_PERIPH_NSU_RESET  _u(0x0)</span></div>
<div class="line"><a id="l01843" name="l01843"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a6b77b5457261a70ff664d7b2312cfd0c"> 1843</a></span><span class="preprocessor">#define ACCESSCTRL_CORESIGHT_PERIPH_NSU_BITS   _u(0x00000001)</span></div>
<div class="line"><a id="l01844" name="l01844"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a0c6960c7c7cead2f709ec195545632e4"> 1844</a></span><span class="preprocessor">#define ACCESSCTRL_CORESIGHT_PERIPH_NSU_MSB    _u(0)</span></div>
<div class="line"><a id="l01845" name="l01845"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a5d90795378aafef2935dc5cce9795b77"> 1845</a></span><span class="preprocessor">#define ACCESSCTRL_CORESIGHT_PERIPH_NSU_LSB    _u(0)</span></div>
<div class="line"><a id="l01846" name="l01846"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#ad338ff6a73fe74d9be055931532adee8"> 1846</a></span><span class="preprocessor">#define ACCESSCTRL_CORESIGHT_PERIPH_NSU_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01847" name="l01847"></a><span class="lineno"> 1847</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l01848" name="l01848"></a><span class="lineno"> 1848</span><span class="comment">// Register    : ACCESSCTRL_SYSINFO</span></div>
<div class="line"><a id="l01849" name="l01849"></a><span class="lineno"> 1849</span><span class="comment">// Description : Control whether debugger, DMA, core 0 and core 1 can access</span></div>
<div class="line"><a id="l01850" name="l01850"></a><span class="lineno"> 1850</span><span class="comment">//               SYSINFO, and at what security/privilege levels they can do so.</span></div>
<div class="line"><a id="l01851" name="l01851"></a><span class="lineno"> 1851</span><span class="comment">//</span></div>
<div class="line"><a id="l01852" name="l01852"></a><span class="lineno"> 1852</span><span class="comment">//               Defaults to fully open access.</span></div>
<div class="line"><a id="l01853" name="l01853"></a><span class="lineno"> 1853</span><span class="comment">//</span></div>
<div class="line"><a id="l01854" name="l01854"></a><span class="lineno"> 1854</span><span class="comment">//               This register is writable only from a Secure, Privileged</span></div>
<div class="line"><a id="l01855" name="l01855"></a><span class="lineno"> 1855</span><span class="comment">//               processor or debugger, with the exception of the NSU bit, which</span></div>
<div class="line"><a id="l01856" name="l01856"></a><span class="lineno"> 1856</span><span class="comment">//               becomes Non-secure-Privileged-writable when the NSP bit is set.</span></div>
<div class="line"><a id="l01857" name="l01857"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a738158917024101f6a4a6a3af7fafb8e"> 1857</a></span><span class="preprocessor">#define ACCESSCTRL_SYSINFO_OFFSET _u(0x00000060)</span></div>
<div class="line"><a id="l01858" name="l01858"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a9d8e4f1c3dc24d271bac04ad0a62ede7"> 1858</a></span><span class="preprocessor">#define ACCESSCTRL_SYSINFO_BITS   _u(0x000000ff)</span></div>
<div class="line"><a id="l01859" name="l01859"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#af0a11458ab6afe65e2f9ba1e76f01663"> 1859</a></span><span class="preprocessor">#define ACCESSCTRL_SYSINFO_RESET  _u(0x000000ff)</span></div>
<div class="line"><a id="l01860" name="l01860"></a><span class="lineno"> 1860</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01861" name="l01861"></a><span class="lineno"> 1861</span><span class="comment">// Field       : ACCESSCTRL_SYSINFO_DBG</span></div>
<div class="line"><a id="l01862" name="l01862"></a><span class="lineno"> 1862</span><span class="comment">// Description : If 1, SYSINFO can be accessed by the debugger, at</span></div>
<div class="line"><a id="l01863" name="l01863"></a><span class="lineno"> 1863</span><span class="comment">//               security/privilege levels permitted by SP/NSP/SU/NSU in this</span></div>
<div class="line"><a id="l01864" name="l01864"></a><span class="lineno"> 1864</span><span class="comment">//               register.</span></div>
<div class="line"><a id="l01865" name="l01865"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#aaa276161834ac7a6ecf608aa24098210"> 1865</a></span><span class="preprocessor">#define ACCESSCTRL_SYSINFO_DBG_RESET  _u(0x1)</span></div>
<div class="line"><a id="l01866" name="l01866"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a1bc09a1a6b4d01cd09ca2ec8cf1a9f3e"> 1866</a></span><span class="preprocessor">#define ACCESSCTRL_SYSINFO_DBG_BITS   _u(0x00000080)</span></div>
<div class="line"><a id="l01867" name="l01867"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a656bd7ae7cfbc826f7ae96ad43cc1011"> 1867</a></span><span class="preprocessor">#define ACCESSCTRL_SYSINFO_DBG_MSB    _u(7)</span></div>
<div class="line"><a id="l01868" name="l01868"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#aa28245d1fe40399d8f9e5d024809dd66"> 1868</a></span><span class="preprocessor">#define ACCESSCTRL_SYSINFO_DBG_LSB    _u(7)</span></div>
<div class="line"><a id="l01869" name="l01869"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a2ef6c9b8ec10d1b88ec970a8265c00d2"> 1869</a></span><span class="preprocessor">#define ACCESSCTRL_SYSINFO_DBG_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01870" name="l01870"></a><span class="lineno"> 1870</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01871" name="l01871"></a><span class="lineno"> 1871</span><span class="comment">// Field       : ACCESSCTRL_SYSINFO_DMA</span></div>
<div class="line"><a id="l01872" name="l01872"></a><span class="lineno"> 1872</span><span class="comment">// Description : If 1, SYSINFO can be accessed by the DMA, at security/privilege</span></div>
<div class="line"><a id="l01873" name="l01873"></a><span class="lineno"> 1873</span><span class="comment">//               levels permitted by SP/NSP/SU/NSU in this register.</span></div>
<div class="line"><a id="l01874" name="l01874"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#af1fabe970747d9d775d043a1aea53069"> 1874</a></span><span class="preprocessor">#define ACCESSCTRL_SYSINFO_DMA_RESET  _u(0x1)</span></div>
<div class="line"><a id="l01875" name="l01875"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#abedec8eb98ec31121e3e9f136915f911"> 1875</a></span><span class="preprocessor">#define ACCESSCTRL_SYSINFO_DMA_BITS   _u(0x00000040)</span></div>
<div class="line"><a id="l01876" name="l01876"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a32f6a8b0fac1bf975075c9e7a379e24f"> 1876</a></span><span class="preprocessor">#define ACCESSCTRL_SYSINFO_DMA_MSB    _u(6)</span></div>
<div class="line"><a id="l01877" name="l01877"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a872d900675a5921f5c89e6f7fbc56d42"> 1877</a></span><span class="preprocessor">#define ACCESSCTRL_SYSINFO_DMA_LSB    _u(6)</span></div>
<div class="line"><a id="l01878" name="l01878"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a56a257ff2a8db2c71dd7a2bcb4b713f7"> 1878</a></span><span class="preprocessor">#define ACCESSCTRL_SYSINFO_DMA_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01879" name="l01879"></a><span class="lineno"> 1879</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01880" name="l01880"></a><span class="lineno"> 1880</span><span class="comment">// Field       : ACCESSCTRL_SYSINFO_CORE1</span></div>
<div class="line"><a id="l01881" name="l01881"></a><span class="lineno"> 1881</span><span class="comment">// Description : If 1, SYSINFO can be accessed by core 1, at security/privilege</span></div>
<div class="line"><a id="l01882" name="l01882"></a><span class="lineno"> 1882</span><span class="comment">//               levels permitted by SP/NSP/SU/NSU in this register.</span></div>
<div class="line"><a id="l01883" name="l01883"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#ab4ba44a9043320af4e0f695cc585a8c6"> 1883</a></span><span class="preprocessor">#define ACCESSCTRL_SYSINFO_CORE1_RESET  _u(0x1)</span></div>
<div class="line"><a id="l01884" name="l01884"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a7770c31a96c98d766daac637acde1f9a"> 1884</a></span><span class="preprocessor">#define ACCESSCTRL_SYSINFO_CORE1_BITS   _u(0x00000020)</span></div>
<div class="line"><a id="l01885" name="l01885"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a5b51404ff192d7aa7c978fd6c57fd11b"> 1885</a></span><span class="preprocessor">#define ACCESSCTRL_SYSINFO_CORE1_MSB    _u(5)</span></div>
<div class="line"><a id="l01886" name="l01886"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#ab90333bcf97a8cd161b24b315e1c36d0"> 1886</a></span><span class="preprocessor">#define ACCESSCTRL_SYSINFO_CORE1_LSB    _u(5)</span></div>
<div class="line"><a id="l01887" name="l01887"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a45c022f732f00181a673733e5874a04a"> 1887</a></span><span class="preprocessor">#define ACCESSCTRL_SYSINFO_CORE1_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01888" name="l01888"></a><span class="lineno"> 1888</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01889" name="l01889"></a><span class="lineno"> 1889</span><span class="comment">// Field       : ACCESSCTRL_SYSINFO_CORE0</span></div>
<div class="line"><a id="l01890" name="l01890"></a><span class="lineno"> 1890</span><span class="comment">// Description : If 1, SYSINFO can be accessed by core 0, at security/privilege</span></div>
<div class="line"><a id="l01891" name="l01891"></a><span class="lineno"> 1891</span><span class="comment">//               levels permitted by SP/NSP/SU/NSU in this register.</span></div>
<div class="line"><a id="l01892" name="l01892"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a3e46db09175e2eeb47eb06417ad05443"> 1892</a></span><span class="preprocessor">#define ACCESSCTRL_SYSINFO_CORE0_RESET  _u(0x1)</span></div>
<div class="line"><a id="l01893" name="l01893"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#aba2a6c06f2ca193d0592014fa88487e2"> 1893</a></span><span class="preprocessor">#define ACCESSCTRL_SYSINFO_CORE0_BITS   _u(0x00000010)</span></div>
<div class="line"><a id="l01894" name="l01894"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a701880d20fb316072779d98d3916ca50"> 1894</a></span><span class="preprocessor">#define ACCESSCTRL_SYSINFO_CORE0_MSB    _u(4)</span></div>
<div class="line"><a id="l01895" name="l01895"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a281456a1190f0023e06610b11044fb19"> 1895</a></span><span class="preprocessor">#define ACCESSCTRL_SYSINFO_CORE0_LSB    _u(4)</span></div>
<div class="line"><a id="l01896" name="l01896"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a11a4add18168aaf315356701ac87a24a"> 1896</a></span><span class="preprocessor">#define ACCESSCTRL_SYSINFO_CORE0_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01897" name="l01897"></a><span class="lineno"> 1897</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01898" name="l01898"></a><span class="lineno"> 1898</span><span class="comment">// Field       : ACCESSCTRL_SYSINFO_SP</span></div>
<div class="line"><a id="l01899" name="l01899"></a><span class="lineno"> 1899</span><span class="comment">// Description : If 1, SYSINFO can be accessed from a Secure, Privileged</span></div>
<div class="line"><a id="l01900" name="l01900"></a><span class="lineno"> 1900</span><span class="comment">//               context.</span></div>
<div class="line"><a id="l01901" name="l01901"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a7e31104f47f110661dc2e2d2352cea52"> 1901</a></span><span class="preprocessor">#define ACCESSCTRL_SYSINFO_SP_RESET  _u(0x1)</span></div>
<div class="line"><a id="l01902" name="l01902"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a536ab484bb3a7b5712362c11ac830843"> 1902</a></span><span class="preprocessor">#define ACCESSCTRL_SYSINFO_SP_BITS   _u(0x00000008)</span></div>
<div class="line"><a id="l01903" name="l01903"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a28eddf3440a2637cd0135413a179ccdc"> 1903</a></span><span class="preprocessor">#define ACCESSCTRL_SYSINFO_SP_MSB    _u(3)</span></div>
<div class="line"><a id="l01904" name="l01904"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a64660e958c2340993095fb4ad42e12c7"> 1904</a></span><span class="preprocessor">#define ACCESSCTRL_SYSINFO_SP_LSB    _u(3)</span></div>
<div class="line"><a id="l01905" name="l01905"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a2e0285d6ae2fa8c1d383d948210b16b0"> 1905</a></span><span class="preprocessor">#define ACCESSCTRL_SYSINFO_SP_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01906" name="l01906"></a><span class="lineno"> 1906</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01907" name="l01907"></a><span class="lineno"> 1907</span><span class="comment">// Field       : ACCESSCTRL_SYSINFO_SU</span></div>
<div class="line"><a id="l01908" name="l01908"></a><span class="lineno"> 1908</span><span class="comment">// Description : If 1, and SP is also set, SYSINFO can be accessed from a</span></div>
<div class="line"><a id="l01909" name="l01909"></a><span class="lineno"> 1909</span><span class="comment">//               Secure, Unprivileged context.</span></div>
<div class="line"><a id="l01910" name="l01910"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a63467728bca7d42e75699f4dd356cc00"> 1910</a></span><span class="preprocessor">#define ACCESSCTRL_SYSINFO_SU_RESET  _u(0x1)</span></div>
<div class="line"><a id="l01911" name="l01911"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a585c900769b85e9ad320a20edff13e9a"> 1911</a></span><span class="preprocessor">#define ACCESSCTRL_SYSINFO_SU_BITS   _u(0x00000004)</span></div>
<div class="line"><a id="l01912" name="l01912"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#ad6d6c48c41a9ac7a523f4e79079d44b4"> 1912</a></span><span class="preprocessor">#define ACCESSCTRL_SYSINFO_SU_MSB    _u(2)</span></div>
<div class="line"><a id="l01913" name="l01913"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a44233d270b62eed85910ab68d476d548"> 1913</a></span><span class="preprocessor">#define ACCESSCTRL_SYSINFO_SU_LSB    _u(2)</span></div>
<div class="line"><a id="l01914" name="l01914"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a6501c0599c4341a71288295ac5dd0912"> 1914</a></span><span class="preprocessor">#define ACCESSCTRL_SYSINFO_SU_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01915" name="l01915"></a><span class="lineno"> 1915</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01916" name="l01916"></a><span class="lineno"> 1916</span><span class="comment">// Field       : ACCESSCTRL_SYSINFO_NSP</span></div>
<div class="line"><a id="l01917" name="l01917"></a><span class="lineno"> 1917</span><span class="comment">// Description : If 1, SYSINFO can be accessed from a Non-secure, Privileged</span></div>
<div class="line"><a id="l01918" name="l01918"></a><span class="lineno"> 1918</span><span class="comment">//               context.</span></div>
<div class="line"><a id="l01919" name="l01919"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#ac5dc07425751d3aa895aa2d924bcb56b"> 1919</a></span><span class="preprocessor">#define ACCESSCTRL_SYSINFO_NSP_RESET  _u(0x1)</span></div>
<div class="line"><a id="l01920" name="l01920"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#ac9172221afe6f2da475e0bd10cf620ab"> 1920</a></span><span class="preprocessor">#define ACCESSCTRL_SYSINFO_NSP_BITS   _u(0x00000002)</span></div>
<div class="line"><a id="l01921" name="l01921"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a628f6b0a053ea64fd07c5f3a20a79af2"> 1921</a></span><span class="preprocessor">#define ACCESSCTRL_SYSINFO_NSP_MSB    _u(1)</span></div>
<div class="line"><a id="l01922" name="l01922"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#aac1010ac25cae151fba58b243c55aaf4"> 1922</a></span><span class="preprocessor">#define ACCESSCTRL_SYSINFO_NSP_LSB    _u(1)</span></div>
<div class="line"><a id="l01923" name="l01923"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a7c9f631329fbdb55864fb7dbcd74e32e"> 1923</a></span><span class="preprocessor">#define ACCESSCTRL_SYSINFO_NSP_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01924" name="l01924"></a><span class="lineno"> 1924</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01925" name="l01925"></a><span class="lineno"> 1925</span><span class="comment">// Field       : ACCESSCTRL_SYSINFO_NSU</span></div>
<div class="line"><a id="l01926" name="l01926"></a><span class="lineno"> 1926</span><span class="comment">// Description : If 1, and NSP is also set, SYSINFO can be accessed from a Non-</span></div>
<div class="line"><a id="l01927" name="l01927"></a><span class="lineno"> 1927</span><span class="comment">//               secure, Unprivileged context.</span></div>
<div class="line"><a id="l01928" name="l01928"></a><span class="lineno"> 1928</span><span class="comment">//</span></div>
<div class="line"><a id="l01929" name="l01929"></a><span class="lineno"> 1929</span><span class="comment">//               This bit is writable from a Non-secure, Privileged context, if</span></div>
<div class="line"><a id="l01930" name="l01930"></a><span class="lineno"> 1930</span><span class="comment">//               and only if the NSP bit is set.</span></div>
<div class="line"><a id="l01931" name="l01931"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#ae4b91051ca2100d15ea898a0573458d5"> 1931</a></span><span class="preprocessor">#define ACCESSCTRL_SYSINFO_NSU_RESET  _u(0x1)</span></div>
<div class="line"><a id="l01932" name="l01932"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#ac8e5faf776e4575757a49dc1525bb07d"> 1932</a></span><span class="preprocessor">#define ACCESSCTRL_SYSINFO_NSU_BITS   _u(0x00000001)</span></div>
<div class="line"><a id="l01933" name="l01933"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a187b42ddf33c03aa374151171548f1d6"> 1933</a></span><span class="preprocessor">#define ACCESSCTRL_SYSINFO_NSU_MSB    _u(0)</span></div>
<div class="line"><a id="l01934" name="l01934"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#aae850f56756756f6a2a79d4255e0329a"> 1934</a></span><span class="preprocessor">#define ACCESSCTRL_SYSINFO_NSU_LSB    _u(0)</span></div>
<div class="line"><a id="l01935" name="l01935"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a85dc24b3a3f4164f7e693fb63b286880"> 1935</a></span><span class="preprocessor">#define ACCESSCTRL_SYSINFO_NSU_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01936" name="l01936"></a><span class="lineno"> 1936</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l01937" name="l01937"></a><span class="lineno"> 1937</span><span class="comment">// Register    : ACCESSCTRL_RESETS</span></div>
<div class="line"><a id="l01938" name="l01938"></a><span class="lineno"> 1938</span><span class="comment">// Description : Control whether debugger, DMA, core 0 and core 1 can access</span></div>
<div class="line"><a id="l01939" name="l01939"></a><span class="lineno"> 1939</span><span class="comment">//               RESETS, and at what security/privilege levels they can do so.</span></div>
<div class="line"><a id="l01940" name="l01940"></a><span class="lineno"> 1940</span><span class="comment">//</span></div>
<div class="line"><a id="l01941" name="l01941"></a><span class="lineno"> 1941</span><span class="comment">//               Defaults to Secure access from any master.</span></div>
<div class="line"><a id="l01942" name="l01942"></a><span class="lineno"> 1942</span><span class="comment">//</span></div>
<div class="line"><a id="l01943" name="l01943"></a><span class="lineno"> 1943</span><span class="comment">//               This register is writable only from a Secure, Privileged</span></div>
<div class="line"><a id="l01944" name="l01944"></a><span class="lineno"> 1944</span><span class="comment">//               processor or debugger, with the exception of the NSU bit, which</span></div>
<div class="line"><a id="l01945" name="l01945"></a><span class="lineno"> 1945</span><span class="comment">//               becomes Non-secure-Privileged-writable when the NSP bit is set.</span></div>
<div class="line"><a id="l01946" name="l01946"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#af72702a66d35b15d5cd26f705e91f6a3"> 1946</a></span><span class="preprocessor">#define ACCESSCTRL_RESETS_OFFSET _u(0x00000064)</span></div>
<div class="line"><a id="l01947" name="l01947"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#af4977c0ee8ccf24e080a42bf93c38722"> 1947</a></span><span class="preprocessor">#define ACCESSCTRL_RESETS_BITS   _u(0x000000ff)</span></div>
<div class="line"><a id="l01948" name="l01948"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#ac4ab3fb3f5cc936696bf3a0062f172ad"> 1948</a></span><span class="preprocessor">#define ACCESSCTRL_RESETS_RESET  _u(0x000000fc)</span></div>
<div class="line"><a id="l01949" name="l01949"></a><span class="lineno"> 1949</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01950" name="l01950"></a><span class="lineno"> 1950</span><span class="comment">// Field       : ACCESSCTRL_RESETS_DBG</span></div>
<div class="line"><a id="l01951" name="l01951"></a><span class="lineno"> 1951</span><span class="comment">// Description : If 1, RESETS can be accessed by the debugger, at</span></div>
<div class="line"><a id="l01952" name="l01952"></a><span class="lineno"> 1952</span><span class="comment">//               security/privilege levels permitted by SP/NSP/SU/NSU in this</span></div>
<div class="line"><a id="l01953" name="l01953"></a><span class="lineno"> 1953</span><span class="comment">//               register.</span></div>
<div class="line"><a id="l01954" name="l01954"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#aeeae1288921e407ab92d16a277ffccc9"> 1954</a></span><span class="preprocessor">#define ACCESSCTRL_RESETS_DBG_RESET  _u(0x1)</span></div>
<div class="line"><a id="l01955" name="l01955"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a3569361c69f593f94aa623d42a23e7b8"> 1955</a></span><span class="preprocessor">#define ACCESSCTRL_RESETS_DBG_BITS   _u(0x00000080)</span></div>
<div class="line"><a id="l01956" name="l01956"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#af10e0be10ce3114f50d09727ef116ee3"> 1956</a></span><span class="preprocessor">#define ACCESSCTRL_RESETS_DBG_MSB    _u(7)</span></div>
<div class="line"><a id="l01957" name="l01957"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a8a0416bf92b351d3d01b5c49e157cb52"> 1957</a></span><span class="preprocessor">#define ACCESSCTRL_RESETS_DBG_LSB    _u(7)</span></div>
<div class="line"><a id="l01958" name="l01958"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a88873a3947cf96fd1f4347937eb1f63f"> 1958</a></span><span class="preprocessor">#define ACCESSCTRL_RESETS_DBG_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01959" name="l01959"></a><span class="lineno"> 1959</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01960" name="l01960"></a><span class="lineno"> 1960</span><span class="comment">// Field       : ACCESSCTRL_RESETS_DMA</span></div>
<div class="line"><a id="l01961" name="l01961"></a><span class="lineno"> 1961</span><span class="comment">// Description : If 1, RESETS can be accessed by the DMA, at security/privilege</span></div>
<div class="line"><a id="l01962" name="l01962"></a><span class="lineno"> 1962</span><span class="comment">//               levels permitted by SP/NSP/SU/NSU in this register.</span></div>
<div class="line"><a id="l01963" name="l01963"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#ac4a215c5c2de69e48f2bc030ad20a36b"> 1963</a></span><span class="preprocessor">#define ACCESSCTRL_RESETS_DMA_RESET  _u(0x1)</span></div>
<div class="line"><a id="l01964" name="l01964"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#ae0c15a103fbb24f15cb1359957495cac"> 1964</a></span><span class="preprocessor">#define ACCESSCTRL_RESETS_DMA_BITS   _u(0x00000040)</span></div>
<div class="line"><a id="l01965" name="l01965"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#aa52e4fa1c7686d14bdfa9f61cd4ea5ee"> 1965</a></span><span class="preprocessor">#define ACCESSCTRL_RESETS_DMA_MSB    _u(6)</span></div>
<div class="line"><a id="l01966" name="l01966"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#af0d2eb773eaed87ceb7969ab96e93df8"> 1966</a></span><span class="preprocessor">#define ACCESSCTRL_RESETS_DMA_LSB    _u(6)</span></div>
<div class="line"><a id="l01967" name="l01967"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a3074d9eec033848e19058b070b2b4871"> 1967</a></span><span class="preprocessor">#define ACCESSCTRL_RESETS_DMA_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01968" name="l01968"></a><span class="lineno"> 1968</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01969" name="l01969"></a><span class="lineno"> 1969</span><span class="comment">// Field       : ACCESSCTRL_RESETS_CORE1</span></div>
<div class="line"><a id="l01970" name="l01970"></a><span class="lineno"> 1970</span><span class="comment">// Description : If 1, RESETS can be accessed by core 1, at security/privilege</span></div>
<div class="line"><a id="l01971" name="l01971"></a><span class="lineno"> 1971</span><span class="comment">//               levels permitted by SP/NSP/SU/NSU in this register.</span></div>
<div class="line"><a id="l01972" name="l01972"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#afab96e5fd54c489b5bb0dacb50a6c27a"> 1972</a></span><span class="preprocessor">#define ACCESSCTRL_RESETS_CORE1_RESET  _u(0x1)</span></div>
<div class="line"><a id="l01973" name="l01973"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a0e8986315656bd4bcbf37d79544aae77"> 1973</a></span><span class="preprocessor">#define ACCESSCTRL_RESETS_CORE1_BITS   _u(0x00000020)</span></div>
<div class="line"><a id="l01974" name="l01974"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a0071caed476c42477f5844dfb6355ae8"> 1974</a></span><span class="preprocessor">#define ACCESSCTRL_RESETS_CORE1_MSB    _u(5)</span></div>
<div class="line"><a id="l01975" name="l01975"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#afee39d17c1aad0b303ef477f1ea824ea"> 1975</a></span><span class="preprocessor">#define ACCESSCTRL_RESETS_CORE1_LSB    _u(5)</span></div>
<div class="line"><a id="l01976" name="l01976"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a7531f8d6e649648f31840c659a1eeb9f"> 1976</a></span><span class="preprocessor">#define ACCESSCTRL_RESETS_CORE1_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01977" name="l01977"></a><span class="lineno"> 1977</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01978" name="l01978"></a><span class="lineno"> 1978</span><span class="comment">// Field       : ACCESSCTRL_RESETS_CORE0</span></div>
<div class="line"><a id="l01979" name="l01979"></a><span class="lineno"> 1979</span><span class="comment">// Description : If 1, RESETS can be accessed by core 0, at security/privilege</span></div>
<div class="line"><a id="l01980" name="l01980"></a><span class="lineno"> 1980</span><span class="comment">//               levels permitted by SP/NSP/SU/NSU in this register.</span></div>
<div class="line"><a id="l01981" name="l01981"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#aba6f7e62f63535fdb8e378e34049cc25"> 1981</a></span><span class="preprocessor">#define ACCESSCTRL_RESETS_CORE0_RESET  _u(0x1)</span></div>
<div class="line"><a id="l01982" name="l01982"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a29f7b23050adf05275d7e7c52c301224"> 1982</a></span><span class="preprocessor">#define ACCESSCTRL_RESETS_CORE0_BITS   _u(0x00000010)</span></div>
<div class="line"><a id="l01983" name="l01983"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a5fb32a3872dca8a20d06893116356121"> 1983</a></span><span class="preprocessor">#define ACCESSCTRL_RESETS_CORE0_MSB    _u(4)</span></div>
<div class="line"><a id="l01984" name="l01984"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a90b010cae14d2835d00f79718ebbe32e"> 1984</a></span><span class="preprocessor">#define ACCESSCTRL_RESETS_CORE0_LSB    _u(4)</span></div>
<div class="line"><a id="l01985" name="l01985"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a6e07ba207f7f6b25352b693d1a13bd95"> 1985</a></span><span class="preprocessor">#define ACCESSCTRL_RESETS_CORE0_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01986" name="l01986"></a><span class="lineno"> 1986</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01987" name="l01987"></a><span class="lineno"> 1987</span><span class="comment">// Field       : ACCESSCTRL_RESETS_SP</span></div>
<div class="line"><a id="l01988" name="l01988"></a><span class="lineno"> 1988</span><span class="comment">// Description : If 1, RESETS can be accessed from a Secure, Privileged context.</span></div>
<div class="line"><a id="l01989" name="l01989"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a3a4640ac7317858df09024d4e72c63dc"> 1989</a></span><span class="preprocessor">#define ACCESSCTRL_RESETS_SP_RESET  _u(0x1)</span></div>
<div class="line"><a id="l01990" name="l01990"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a05bad3ccd14f6e24725d56a26fb2914c"> 1990</a></span><span class="preprocessor">#define ACCESSCTRL_RESETS_SP_BITS   _u(0x00000008)</span></div>
<div class="line"><a id="l01991" name="l01991"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a34f7ee55a9073337981634c7fca0e90c"> 1991</a></span><span class="preprocessor">#define ACCESSCTRL_RESETS_SP_MSB    _u(3)</span></div>
<div class="line"><a id="l01992" name="l01992"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a1144caff2dbb26eb53c41697a38bfb41"> 1992</a></span><span class="preprocessor">#define ACCESSCTRL_RESETS_SP_LSB    _u(3)</span></div>
<div class="line"><a id="l01993" name="l01993"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#abb812124ad2a57fe2c56aa64c3f06a40"> 1993</a></span><span class="preprocessor">#define ACCESSCTRL_RESETS_SP_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01994" name="l01994"></a><span class="lineno"> 1994</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01995" name="l01995"></a><span class="lineno"> 1995</span><span class="comment">// Field       : ACCESSCTRL_RESETS_SU</span></div>
<div class="line"><a id="l01996" name="l01996"></a><span class="lineno"> 1996</span><span class="comment">// Description : If 1, and SP is also set, RESETS can be accessed from a Secure,</span></div>
<div class="line"><a id="l01997" name="l01997"></a><span class="lineno"> 1997</span><span class="comment">//               Unprivileged context.</span></div>
<div class="line"><a id="l01998" name="l01998"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#af246cdbccb95b133e915f2479801c6c8"> 1998</a></span><span class="preprocessor">#define ACCESSCTRL_RESETS_SU_RESET  _u(0x1)</span></div>
<div class="line"><a id="l01999" name="l01999"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#aa2de83be3a03a30c93824647c49f34fd"> 1999</a></span><span class="preprocessor">#define ACCESSCTRL_RESETS_SU_BITS   _u(0x00000004)</span></div>
<div class="line"><a id="l02000" name="l02000"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a9169bba4a240a341711efd89b042f579"> 2000</a></span><span class="preprocessor">#define ACCESSCTRL_RESETS_SU_MSB    _u(2)</span></div>
<div class="line"><a id="l02001" name="l02001"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#ac760944eee9a3d315f42fd21906f52d5"> 2001</a></span><span class="preprocessor">#define ACCESSCTRL_RESETS_SU_LSB    _u(2)</span></div>
<div class="line"><a id="l02002" name="l02002"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a78903bb96418c4a2a5cd13d5d4d4f7d3"> 2002</a></span><span class="preprocessor">#define ACCESSCTRL_RESETS_SU_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l02003" name="l02003"></a><span class="lineno"> 2003</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l02004" name="l02004"></a><span class="lineno"> 2004</span><span class="comment">// Field       : ACCESSCTRL_RESETS_NSP</span></div>
<div class="line"><a id="l02005" name="l02005"></a><span class="lineno"> 2005</span><span class="comment">// Description : If 1, RESETS can be accessed from a Non-secure, Privileged</span></div>
<div class="line"><a id="l02006" name="l02006"></a><span class="lineno"> 2006</span><span class="comment">//               context.</span></div>
<div class="line"><a id="l02007" name="l02007"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#ac050611053b586e95aef5a7fe5b458be"> 2007</a></span><span class="preprocessor">#define ACCESSCTRL_RESETS_NSP_RESET  _u(0x0)</span></div>
<div class="line"><a id="l02008" name="l02008"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a6200926c537b2f5d5951d7ba1f19b421"> 2008</a></span><span class="preprocessor">#define ACCESSCTRL_RESETS_NSP_BITS   _u(0x00000002)</span></div>
<div class="line"><a id="l02009" name="l02009"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#afe9afb3284f312fd6b7ba73e9dc8e9c0"> 2009</a></span><span class="preprocessor">#define ACCESSCTRL_RESETS_NSP_MSB    _u(1)</span></div>
<div class="line"><a id="l02010" name="l02010"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a7c7ea9b74a9d632042b8c00f4e238c19"> 2010</a></span><span class="preprocessor">#define ACCESSCTRL_RESETS_NSP_LSB    _u(1)</span></div>
<div class="line"><a id="l02011" name="l02011"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a485ce66636419e68e88b861c61dce2b6"> 2011</a></span><span class="preprocessor">#define ACCESSCTRL_RESETS_NSP_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l02012" name="l02012"></a><span class="lineno"> 2012</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l02013" name="l02013"></a><span class="lineno"> 2013</span><span class="comment">// Field       : ACCESSCTRL_RESETS_NSU</span></div>
<div class="line"><a id="l02014" name="l02014"></a><span class="lineno"> 2014</span><span class="comment">// Description : If 1, and NSP is also set, RESETS can be accessed from a Non-</span></div>
<div class="line"><a id="l02015" name="l02015"></a><span class="lineno"> 2015</span><span class="comment">//               secure, Unprivileged context.</span></div>
<div class="line"><a id="l02016" name="l02016"></a><span class="lineno"> 2016</span><span class="comment">//</span></div>
<div class="line"><a id="l02017" name="l02017"></a><span class="lineno"> 2017</span><span class="comment">//               This bit is writable from a Non-secure, Privileged context, if</span></div>
<div class="line"><a id="l02018" name="l02018"></a><span class="lineno"> 2018</span><span class="comment">//               and only if the NSP bit is set.</span></div>
<div class="line"><a id="l02019" name="l02019"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a5dfbadf42a92543db5650e9d18de5034"> 2019</a></span><span class="preprocessor">#define ACCESSCTRL_RESETS_NSU_RESET  _u(0x0)</span></div>
<div class="line"><a id="l02020" name="l02020"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a13c0e48d3a2969564bd02848acc38ed2"> 2020</a></span><span class="preprocessor">#define ACCESSCTRL_RESETS_NSU_BITS   _u(0x00000001)</span></div>
<div class="line"><a id="l02021" name="l02021"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a5a24c4299ec1583d7580d55f838aca3e"> 2021</a></span><span class="preprocessor">#define ACCESSCTRL_RESETS_NSU_MSB    _u(0)</span></div>
<div class="line"><a id="l02022" name="l02022"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a518ac85cc82ed0476cd918ce5d10df47"> 2022</a></span><span class="preprocessor">#define ACCESSCTRL_RESETS_NSU_LSB    _u(0)</span></div>
<div class="line"><a id="l02023" name="l02023"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a8dd6ff630f4792f5b1f644599f04a34f"> 2023</a></span><span class="preprocessor">#define ACCESSCTRL_RESETS_NSU_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l02024" name="l02024"></a><span class="lineno"> 2024</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l02025" name="l02025"></a><span class="lineno"> 2025</span><span class="comment">// Register    : ACCESSCTRL_IO_BANK0</span></div>
<div class="line"><a id="l02026" name="l02026"></a><span class="lineno"> 2026</span><span class="comment">// Description : Control whether debugger, DMA, core 0 and core 1 can access</span></div>
<div class="line"><a id="l02027" name="l02027"></a><span class="lineno"> 2027</span><span class="comment">//               IO_BANK0, and at what security/privilege levels they can do so.</span></div>
<div class="line"><a id="l02028" name="l02028"></a><span class="lineno"> 2028</span><span class="comment">//</span></div>
<div class="line"><a id="l02029" name="l02029"></a><span class="lineno"> 2029</span><span class="comment">//               Defaults to Secure access from any master.</span></div>
<div class="line"><a id="l02030" name="l02030"></a><span class="lineno"> 2030</span><span class="comment">//</span></div>
<div class="line"><a id="l02031" name="l02031"></a><span class="lineno"> 2031</span><span class="comment">//               This register is writable only from a Secure, Privileged</span></div>
<div class="line"><a id="l02032" name="l02032"></a><span class="lineno"> 2032</span><span class="comment">//               processor or debugger, with the exception of the NSU bit, which</span></div>
<div class="line"><a id="l02033" name="l02033"></a><span class="lineno"> 2033</span><span class="comment">//               becomes Non-secure-Privileged-writable when the NSP bit is set.</span></div>
<div class="line"><a id="l02034" name="l02034"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#ae080e6c3686b18cf495fbfef7ebb6a22"> 2034</a></span><span class="preprocessor">#define ACCESSCTRL_IO_BANK0_OFFSET _u(0x00000068)</span></div>
<div class="line"><a id="l02035" name="l02035"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a357a5c28d7c41ff8aa50d286e425c14f"> 2035</a></span><span class="preprocessor">#define ACCESSCTRL_IO_BANK0_BITS   _u(0x000000ff)</span></div>
<div class="line"><a id="l02036" name="l02036"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a809412bd3c44ef33246de564ce916fa9"> 2036</a></span><span class="preprocessor">#define ACCESSCTRL_IO_BANK0_RESET  _u(0x000000fc)</span></div>
<div class="line"><a id="l02037" name="l02037"></a><span class="lineno"> 2037</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l02038" name="l02038"></a><span class="lineno"> 2038</span><span class="comment">// Field       : ACCESSCTRL_IO_BANK0_DBG</span></div>
<div class="line"><a id="l02039" name="l02039"></a><span class="lineno"> 2039</span><span class="comment">// Description : If 1, IO_BANK0 can be accessed by the debugger, at</span></div>
<div class="line"><a id="l02040" name="l02040"></a><span class="lineno"> 2040</span><span class="comment">//               security/privilege levels permitted by SP/NSP/SU/NSU in this</span></div>
<div class="line"><a id="l02041" name="l02041"></a><span class="lineno"> 2041</span><span class="comment">//               register.</span></div>
<div class="line"><a id="l02042" name="l02042"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#af5abe788249ead09e66e251d6728a003"> 2042</a></span><span class="preprocessor">#define ACCESSCTRL_IO_BANK0_DBG_RESET  _u(0x1)</span></div>
<div class="line"><a id="l02043" name="l02043"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#aab384966f6d312a5f7213484f16b6a71"> 2043</a></span><span class="preprocessor">#define ACCESSCTRL_IO_BANK0_DBG_BITS   _u(0x00000080)</span></div>
<div class="line"><a id="l02044" name="l02044"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a5e3d8d7c8117e309c89d2ffe19626cb0"> 2044</a></span><span class="preprocessor">#define ACCESSCTRL_IO_BANK0_DBG_MSB    _u(7)</span></div>
<div class="line"><a id="l02045" name="l02045"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#aa12c5ad7d3b03509b3a112045507b1db"> 2045</a></span><span class="preprocessor">#define ACCESSCTRL_IO_BANK0_DBG_LSB    _u(7)</span></div>
<div class="line"><a id="l02046" name="l02046"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#ae9788e88bb195097ee7a281f7ab8aaa8"> 2046</a></span><span class="preprocessor">#define ACCESSCTRL_IO_BANK0_DBG_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l02047" name="l02047"></a><span class="lineno"> 2047</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l02048" name="l02048"></a><span class="lineno"> 2048</span><span class="comment">// Field       : ACCESSCTRL_IO_BANK0_DMA</span></div>
<div class="line"><a id="l02049" name="l02049"></a><span class="lineno"> 2049</span><span class="comment">// Description : If 1, IO_BANK0 can be accessed by the DMA, at</span></div>
<div class="line"><a id="l02050" name="l02050"></a><span class="lineno"> 2050</span><span class="comment">//               security/privilege levels permitted by SP/NSP/SU/NSU in this</span></div>
<div class="line"><a id="l02051" name="l02051"></a><span class="lineno"> 2051</span><span class="comment">//               register.</span></div>
<div class="line"><a id="l02052" name="l02052"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a6aea9c9e9c16fa54af1a56495697188c"> 2052</a></span><span class="preprocessor">#define ACCESSCTRL_IO_BANK0_DMA_RESET  _u(0x1)</span></div>
<div class="line"><a id="l02053" name="l02053"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#ad6e00ab9d3c153b897c07188af22ab40"> 2053</a></span><span class="preprocessor">#define ACCESSCTRL_IO_BANK0_DMA_BITS   _u(0x00000040)</span></div>
<div class="line"><a id="l02054" name="l02054"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a32c0f4439b237509fab912fbf61ac5b3"> 2054</a></span><span class="preprocessor">#define ACCESSCTRL_IO_BANK0_DMA_MSB    _u(6)</span></div>
<div class="line"><a id="l02055" name="l02055"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#ab0f3925b646412571e3209061b158ab0"> 2055</a></span><span class="preprocessor">#define ACCESSCTRL_IO_BANK0_DMA_LSB    _u(6)</span></div>
<div class="line"><a id="l02056" name="l02056"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a538d50ede09418249d40c6eec5a07a84"> 2056</a></span><span class="preprocessor">#define ACCESSCTRL_IO_BANK0_DMA_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l02057" name="l02057"></a><span class="lineno"> 2057</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l02058" name="l02058"></a><span class="lineno"> 2058</span><span class="comment">// Field       : ACCESSCTRL_IO_BANK0_CORE1</span></div>
<div class="line"><a id="l02059" name="l02059"></a><span class="lineno"> 2059</span><span class="comment">// Description : If 1, IO_BANK0 can be accessed by core 1, at security/privilege</span></div>
<div class="line"><a id="l02060" name="l02060"></a><span class="lineno"> 2060</span><span class="comment">//               levels permitted by SP/NSP/SU/NSU in this register.</span></div>
<div class="line"><a id="l02061" name="l02061"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#abb21759cc11557197264729b107a25d2"> 2061</a></span><span class="preprocessor">#define ACCESSCTRL_IO_BANK0_CORE1_RESET  _u(0x1)</span></div>
<div class="line"><a id="l02062" name="l02062"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#ac4ad61d7d61e72120c643260c214050b"> 2062</a></span><span class="preprocessor">#define ACCESSCTRL_IO_BANK0_CORE1_BITS   _u(0x00000020)</span></div>
<div class="line"><a id="l02063" name="l02063"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a1ed759c7de2aa47175a8dfa3b305fa56"> 2063</a></span><span class="preprocessor">#define ACCESSCTRL_IO_BANK0_CORE1_MSB    _u(5)</span></div>
<div class="line"><a id="l02064" name="l02064"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a3a307c7fa1371b33d144601d1fe8ca49"> 2064</a></span><span class="preprocessor">#define ACCESSCTRL_IO_BANK0_CORE1_LSB    _u(5)</span></div>
<div class="line"><a id="l02065" name="l02065"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a6240d8fbda8bee7f17cb9055c9eeba26"> 2065</a></span><span class="preprocessor">#define ACCESSCTRL_IO_BANK0_CORE1_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l02066" name="l02066"></a><span class="lineno"> 2066</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l02067" name="l02067"></a><span class="lineno"> 2067</span><span class="comment">// Field       : ACCESSCTRL_IO_BANK0_CORE0</span></div>
<div class="line"><a id="l02068" name="l02068"></a><span class="lineno"> 2068</span><span class="comment">// Description : If 1, IO_BANK0 can be accessed by core 0, at security/privilege</span></div>
<div class="line"><a id="l02069" name="l02069"></a><span class="lineno"> 2069</span><span class="comment">//               levels permitted by SP/NSP/SU/NSU in this register.</span></div>
<div class="line"><a id="l02070" name="l02070"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a2137587e231013c64a6aade321a5c182"> 2070</a></span><span class="preprocessor">#define ACCESSCTRL_IO_BANK0_CORE0_RESET  _u(0x1)</span></div>
<div class="line"><a id="l02071" name="l02071"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#afc3eb071f5789ce5e279343c937eb40d"> 2071</a></span><span class="preprocessor">#define ACCESSCTRL_IO_BANK0_CORE0_BITS   _u(0x00000010)</span></div>
<div class="line"><a id="l02072" name="l02072"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a91402b4d730d6975b336a0443cb59472"> 2072</a></span><span class="preprocessor">#define ACCESSCTRL_IO_BANK0_CORE0_MSB    _u(4)</span></div>
<div class="line"><a id="l02073" name="l02073"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a4a8c9891d5f5d660803075e82390efe5"> 2073</a></span><span class="preprocessor">#define ACCESSCTRL_IO_BANK0_CORE0_LSB    _u(4)</span></div>
<div class="line"><a id="l02074" name="l02074"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a884d28e8caa9adb1c18eb4b920bcf7ec"> 2074</a></span><span class="preprocessor">#define ACCESSCTRL_IO_BANK0_CORE0_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l02075" name="l02075"></a><span class="lineno"> 2075</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l02076" name="l02076"></a><span class="lineno"> 2076</span><span class="comment">// Field       : ACCESSCTRL_IO_BANK0_SP</span></div>
<div class="line"><a id="l02077" name="l02077"></a><span class="lineno"> 2077</span><span class="comment">// Description : If 1, IO_BANK0 can be accessed from a Secure, Privileged</span></div>
<div class="line"><a id="l02078" name="l02078"></a><span class="lineno"> 2078</span><span class="comment">//               context.</span></div>
<div class="line"><a id="l02079" name="l02079"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a7d4e9d06e27072e4f711894942d111f8"> 2079</a></span><span class="preprocessor">#define ACCESSCTRL_IO_BANK0_SP_RESET  _u(0x1)</span></div>
<div class="line"><a id="l02080" name="l02080"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a84c18d220d564798b75330ef32ac69f2"> 2080</a></span><span class="preprocessor">#define ACCESSCTRL_IO_BANK0_SP_BITS   _u(0x00000008)</span></div>
<div class="line"><a id="l02081" name="l02081"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a9d07ab4a10ca525d8fd465befbc393f8"> 2081</a></span><span class="preprocessor">#define ACCESSCTRL_IO_BANK0_SP_MSB    _u(3)</span></div>
<div class="line"><a id="l02082" name="l02082"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a1a65a7df4bd5fb61c32319b33e1b2558"> 2082</a></span><span class="preprocessor">#define ACCESSCTRL_IO_BANK0_SP_LSB    _u(3)</span></div>
<div class="line"><a id="l02083" name="l02083"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a5e5c569e3e4e2564dcbcd4d697ec9e64"> 2083</a></span><span class="preprocessor">#define ACCESSCTRL_IO_BANK0_SP_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l02084" name="l02084"></a><span class="lineno"> 2084</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l02085" name="l02085"></a><span class="lineno"> 2085</span><span class="comment">// Field       : ACCESSCTRL_IO_BANK0_SU</span></div>
<div class="line"><a id="l02086" name="l02086"></a><span class="lineno"> 2086</span><span class="comment">// Description : If 1, and SP is also set, IO_BANK0 can be accessed from a</span></div>
<div class="line"><a id="l02087" name="l02087"></a><span class="lineno"> 2087</span><span class="comment">//               Secure, Unprivileged context.</span></div>
<div class="line"><a id="l02088" name="l02088"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#abab3a6f1a09a7ea8c11d1b37a0715350"> 2088</a></span><span class="preprocessor">#define ACCESSCTRL_IO_BANK0_SU_RESET  _u(0x1)</span></div>
<div class="line"><a id="l02089" name="l02089"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a8e9e3c43a375e3dd8f6c1015bb63e25f"> 2089</a></span><span class="preprocessor">#define ACCESSCTRL_IO_BANK0_SU_BITS   _u(0x00000004)</span></div>
<div class="line"><a id="l02090" name="l02090"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#aedf68d17cae8f4eac597e02ed82df197"> 2090</a></span><span class="preprocessor">#define ACCESSCTRL_IO_BANK0_SU_MSB    _u(2)</span></div>
<div class="line"><a id="l02091" name="l02091"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a1acb0dcf21ba0e34ef7ab5458e2e6c32"> 2091</a></span><span class="preprocessor">#define ACCESSCTRL_IO_BANK0_SU_LSB    _u(2)</span></div>
<div class="line"><a id="l02092" name="l02092"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a5065292007341a74363ac1c7aa4c9280"> 2092</a></span><span class="preprocessor">#define ACCESSCTRL_IO_BANK0_SU_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l02093" name="l02093"></a><span class="lineno"> 2093</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l02094" name="l02094"></a><span class="lineno"> 2094</span><span class="comment">// Field       : ACCESSCTRL_IO_BANK0_NSP</span></div>
<div class="line"><a id="l02095" name="l02095"></a><span class="lineno"> 2095</span><span class="comment">// Description : If 1, IO_BANK0 can be accessed from a Non-secure, Privileged</span></div>
<div class="line"><a id="l02096" name="l02096"></a><span class="lineno"> 2096</span><span class="comment">//               context.</span></div>
<div class="line"><a id="l02097" name="l02097"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a5b68e96077e5a12ed0eefa725a462f96"> 2097</a></span><span class="preprocessor">#define ACCESSCTRL_IO_BANK0_NSP_RESET  _u(0x0)</span></div>
<div class="line"><a id="l02098" name="l02098"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#aa6b8efaa3226ffb6da3fbae27d782d3e"> 2098</a></span><span class="preprocessor">#define ACCESSCTRL_IO_BANK0_NSP_BITS   _u(0x00000002)</span></div>
<div class="line"><a id="l02099" name="l02099"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#ad89d9116ea0ec6c1895af9a0d6a1d7f2"> 2099</a></span><span class="preprocessor">#define ACCESSCTRL_IO_BANK0_NSP_MSB    _u(1)</span></div>
<div class="line"><a id="l02100" name="l02100"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#ac767931bc906ee8adb6b5ecef71a4ca2"> 2100</a></span><span class="preprocessor">#define ACCESSCTRL_IO_BANK0_NSP_LSB    _u(1)</span></div>
<div class="line"><a id="l02101" name="l02101"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a1db22caac2685a314a36a7568935d965"> 2101</a></span><span class="preprocessor">#define ACCESSCTRL_IO_BANK0_NSP_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l02102" name="l02102"></a><span class="lineno"> 2102</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l02103" name="l02103"></a><span class="lineno"> 2103</span><span class="comment">// Field       : ACCESSCTRL_IO_BANK0_NSU</span></div>
<div class="line"><a id="l02104" name="l02104"></a><span class="lineno"> 2104</span><span class="comment">// Description : If 1, and NSP is also set, IO_BANK0 can be accessed from a Non-</span></div>
<div class="line"><a id="l02105" name="l02105"></a><span class="lineno"> 2105</span><span class="comment">//               secure, Unprivileged context.</span></div>
<div class="line"><a id="l02106" name="l02106"></a><span class="lineno"> 2106</span><span class="comment">//</span></div>
<div class="line"><a id="l02107" name="l02107"></a><span class="lineno"> 2107</span><span class="comment">//               This bit is writable from a Non-secure, Privileged context, if</span></div>
<div class="line"><a id="l02108" name="l02108"></a><span class="lineno"> 2108</span><span class="comment">//               and only if the NSP bit is set.</span></div>
<div class="line"><a id="l02109" name="l02109"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a38e6437d01abc7a5af071ac6e87b79d9"> 2109</a></span><span class="preprocessor">#define ACCESSCTRL_IO_BANK0_NSU_RESET  _u(0x0)</span></div>
<div class="line"><a id="l02110" name="l02110"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a41d6fbe19fc16b21ef0df0ae880bb8ca"> 2110</a></span><span class="preprocessor">#define ACCESSCTRL_IO_BANK0_NSU_BITS   _u(0x00000001)</span></div>
<div class="line"><a id="l02111" name="l02111"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#ad367c36a1dd0dea9f674c230155816a9"> 2111</a></span><span class="preprocessor">#define ACCESSCTRL_IO_BANK0_NSU_MSB    _u(0)</span></div>
<div class="line"><a id="l02112" name="l02112"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#aa0474ea4187219b67bc0d5d21a25880d"> 2112</a></span><span class="preprocessor">#define ACCESSCTRL_IO_BANK0_NSU_LSB    _u(0)</span></div>
<div class="line"><a id="l02113" name="l02113"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a55b8ac3c55b1b1d5e91d9e2cf5d4c50c"> 2113</a></span><span class="preprocessor">#define ACCESSCTRL_IO_BANK0_NSU_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l02114" name="l02114"></a><span class="lineno"> 2114</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l02115" name="l02115"></a><span class="lineno"> 2115</span><span class="comment">// Register    : ACCESSCTRL_IO_BANK1</span></div>
<div class="line"><a id="l02116" name="l02116"></a><span class="lineno"> 2116</span><span class="comment">// Description : Control whether debugger, DMA, core 0 and core 1 can access</span></div>
<div class="line"><a id="l02117" name="l02117"></a><span class="lineno"> 2117</span><span class="comment">//               IO_BANK1, and at what security/privilege levels they can do so.</span></div>
<div class="line"><a id="l02118" name="l02118"></a><span class="lineno"> 2118</span><span class="comment">//</span></div>
<div class="line"><a id="l02119" name="l02119"></a><span class="lineno"> 2119</span><span class="comment">//               Defaults to Secure access from any master.</span></div>
<div class="line"><a id="l02120" name="l02120"></a><span class="lineno"> 2120</span><span class="comment">//</span></div>
<div class="line"><a id="l02121" name="l02121"></a><span class="lineno"> 2121</span><span class="comment">//               This register is writable only from a Secure, Privileged</span></div>
<div class="line"><a id="l02122" name="l02122"></a><span class="lineno"> 2122</span><span class="comment">//               processor or debugger, with the exception of the NSU bit, which</span></div>
<div class="line"><a id="l02123" name="l02123"></a><span class="lineno"> 2123</span><span class="comment">//               becomes Non-secure-Privileged-writable when the NSP bit is set.</span></div>
<div class="line"><a id="l02124" name="l02124"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#ada46ad32df7fd08cbdfa2616292fb1d2"> 2124</a></span><span class="preprocessor">#define ACCESSCTRL_IO_BANK1_OFFSET _u(0x0000006c)</span></div>
<div class="line"><a id="l02125" name="l02125"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a44bd21c8ad733fecc82120409c2a3cee"> 2125</a></span><span class="preprocessor">#define ACCESSCTRL_IO_BANK1_BITS   _u(0x000000ff)</span></div>
<div class="line"><a id="l02126" name="l02126"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a965839919ca39b612fce7d5f0e3c4e7d"> 2126</a></span><span class="preprocessor">#define ACCESSCTRL_IO_BANK1_RESET  _u(0x000000fc)</span></div>
<div class="line"><a id="l02127" name="l02127"></a><span class="lineno"> 2127</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l02128" name="l02128"></a><span class="lineno"> 2128</span><span class="comment">// Field       : ACCESSCTRL_IO_BANK1_DBG</span></div>
<div class="line"><a id="l02129" name="l02129"></a><span class="lineno"> 2129</span><span class="comment">// Description : If 1, IO_BANK1 can be accessed by the debugger, at</span></div>
<div class="line"><a id="l02130" name="l02130"></a><span class="lineno"> 2130</span><span class="comment">//               security/privilege levels permitted by SP/NSP/SU/NSU in this</span></div>
<div class="line"><a id="l02131" name="l02131"></a><span class="lineno"> 2131</span><span class="comment">//               register.</span></div>
<div class="line"><a id="l02132" name="l02132"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a9a81b7aefade259bdf43b8489afc84be"> 2132</a></span><span class="preprocessor">#define ACCESSCTRL_IO_BANK1_DBG_RESET  _u(0x1)</span></div>
<div class="line"><a id="l02133" name="l02133"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a0c4e5886cd593ab8e7168aa7c11342bf"> 2133</a></span><span class="preprocessor">#define ACCESSCTRL_IO_BANK1_DBG_BITS   _u(0x00000080)</span></div>
<div class="line"><a id="l02134" name="l02134"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#aa0e43c6212f40f5c25421023d88ea179"> 2134</a></span><span class="preprocessor">#define ACCESSCTRL_IO_BANK1_DBG_MSB    _u(7)</span></div>
<div class="line"><a id="l02135" name="l02135"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a06551d230f5c8145792538aa3c9e6540"> 2135</a></span><span class="preprocessor">#define ACCESSCTRL_IO_BANK1_DBG_LSB    _u(7)</span></div>
<div class="line"><a id="l02136" name="l02136"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a772ecd450eee1a5e80f05059d7784316"> 2136</a></span><span class="preprocessor">#define ACCESSCTRL_IO_BANK1_DBG_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l02137" name="l02137"></a><span class="lineno"> 2137</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l02138" name="l02138"></a><span class="lineno"> 2138</span><span class="comment">// Field       : ACCESSCTRL_IO_BANK1_DMA</span></div>
<div class="line"><a id="l02139" name="l02139"></a><span class="lineno"> 2139</span><span class="comment">// Description : If 1, IO_BANK1 can be accessed by the DMA, at</span></div>
<div class="line"><a id="l02140" name="l02140"></a><span class="lineno"> 2140</span><span class="comment">//               security/privilege levels permitted by SP/NSP/SU/NSU in this</span></div>
<div class="line"><a id="l02141" name="l02141"></a><span class="lineno"> 2141</span><span class="comment">//               register.</span></div>
<div class="line"><a id="l02142" name="l02142"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#ad06986155ca2be166b4640dd96ff8cd4"> 2142</a></span><span class="preprocessor">#define ACCESSCTRL_IO_BANK1_DMA_RESET  _u(0x1)</span></div>
<div class="line"><a id="l02143" name="l02143"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a4f65aa747e1a3e2cc3d47914fc39d293"> 2143</a></span><span class="preprocessor">#define ACCESSCTRL_IO_BANK1_DMA_BITS   _u(0x00000040)</span></div>
<div class="line"><a id="l02144" name="l02144"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#abcc01f5e2751f394c3b09f2d348631de"> 2144</a></span><span class="preprocessor">#define ACCESSCTRL_IO_BANK1_DMA_MSB    _u(6)</span></div>
<div class="line"><a id="l02145" name="l02145"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#aacea7667dc8cc68bb6494dd64bfcabd3"> 2145</a></span><span class="preprocessor">#define ACCESSCTRL_IO_BANK1_DMA_LSB    _u(6)</span></div>
<div class="line"><a id="l02146" name="l02146"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a695936d6a15897e0f70485f7956d2d7b"> 2146</a></span><span class="preprocessor">#define ACCESSCTRL_IO_BANK1_DMA_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l02147" name="l02147"></a><span class="lineno"> 2147</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l02148" name="l02148"></a><span class="lineno"> 2148</span><span class="comment">// Field       : ACCESSCTRL_IO_BANK1_CORE1</span></div>
<div class="line"><a id="l02149" name="l02149"></a><span class="lineno"> 2149</span><span class="comment">// Description : If 1, IO_BANK1 can be accessed by core 1, at security/privilege</span></div>
<div class="line"><a id="l02150" name="l02150"></a><span class="lineno"> 2150</span><span class="comment">//               levels permitted by SP/NSP/SU/NSU in this register.</span></div>
<div class="line"><a id="l02151" name="l02151"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a75899c43f8c8f575e8a6f74327b96a80"> 2151</a></span><span class="preprocessor">#define ACCESSCTRL_IO_BANK1_CORE1_RESET  _u(0x1)</span></div>
<div class="line"><a id="l02152" name="l02152"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a255686440d3c5781d3c9ebae20f8067e"> 2152</a></span><span class="preprocessor">#define ACCESSCTRL_IO_BANK1_CORE1_BITS   _u(0x00000020)</span></div>
<div class="line"><a id="l02153" name="l02153"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#aa8dcefb7099a8640f9abf08209b84467"> 2153</a></span><span class="preprocessor">#define ACCESSCTRL_IO_BANK1_CORE1_MSB    _u(5)</span></div>
<div class="line"><a id="l02154" name="l02154"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a097be68fd1bde85ee293f8138a0556ab"> 2154</a></span><span class="preprocessor">#define ACCESSCTRL_IO_BANK1_CORE1_LSB    _u(5)</span></div>
<div class="line"><a id="l02155" name="l02155"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a829c067ddc027f6e296e09b803ef77d7"> 2155</a></span><span class="preprocessor">#define ACCESSCTRL_IO_BANK1_CORE1_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l02156" name="l02156"></a><span class="lineno"> 2156</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l02157" name="l02157"></a><span class="lineno"> 2157</span><span class="comment">// Field       : ACCESSCTRL_IO_BANK1_CORE0</span></div>
<div class="line"><a id="l02158" name="l02158"></a><span class="lineno"> 2158</span><span class="comment">// Description : If 1, IO_BANK1 can be accessed by core 0, at security/privilege</span></div>
<div class="line"><a id="l02159" name="l02159"></a><span class="lineno"> 2159</span><span class="comment">//               levels permitted by SP/NSP/SU/NSU in this register.</span></div>
<div class="line"><a id="l02160" name="l02160"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a1da68524042bb6fcf7fb709149ff7a9a"> 2160</a></span><span class="preprocessor">#define ACCESSCTRL_IO_BANK1_CORE0_RESET  _u(0x1)</span></div>
<div class="line"><a id="l02161" name="l02161"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#ad91bd261d75d9fdfa4071708d2a31881"> 2161</a></span><span class="preprocessor">#define ACCESSCTRL_IO_BANK1_CORE0_BITS   _u(0x00000010)</span></div>
<div class="line"><a id="l02162" name="l02162"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a58e0f90a7d0952b08600c53af6f23b47"> 2162</a></span><span class="preprocessor">#define ACCESSCTRL_IO_BANK1_CORE0_MSB    _u(4)</span></div>
<div class="line"><a id="l02163" name="l02163"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a9805025abea4f91b0f4e95eac5e5ee33"> 2163</a></span><span class="preprocessor">#define ACCESSCTRL_IO_BANK1_CORE0_LSB    _u(4)</span></div>
<div class="line"><a id="l02164" name="l02164"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#ab051e15d0bd6612405f6bb13fbb5d806"> 2164</a></span><span class="preprocessor">#define ACCESSCTRL_IO_BANK1_CORE0_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l02165" name="l02165"></a><span class="lineno"> 2165</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l02166" name="l02166"></a><span class="lineno"> 2166</span><span class="comment">// Field       : ACCESSCTRL_IO_BANK1_SP</span></div>
<div class="line"><a id="l02167" name="l02167"></a><span class="lineno"> 2167</span><span class="comment">// Description : If 1, IO_BANK1 can be accessed from a Secure, Privileged</span></div>
<div class="line"><a id="l02168" name="l02168"></a><span class="lineno"> 2168</span><span class="comment">//               context.</span></div>
<div class="line"><a id="l02169" name="l02169"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#aa00940927f812a8c99b13ba1d1865c51"> 2169</a></span><span class="preprocessor">#define ACCESSCTRL_IO_BANK1_SP_RESET  _u(0x1)</span></div>
<div class="line"><a id="l02170" name="l02170"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#ac2a2aa3578daaea376a489b9d074be0c"> 2170</a></span><span class="preprocessor">#define ACCESSCTRL_IO_BANK1_SP_BITS   _u(0x00000008)</span></div>
<div class="line"><a id="l02171" name="l02171"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#ad69c07ff2b123c6441d2e5a490b6c1ce"> 2171</a></span><span class="preprocessor">#define ACCESSCTRL_IO_BANK1_SP_MSB    _u(3)</span></div>
<div class="line"><a id="l02172" name="l02172"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#aa4cc9a1f240da509ba10641af9045882"> 2172</a></span><span class="preprocessor">#define ACCESSCTRL_IO_BANK1_SP_LSB    _u(3)</span></div>
<div class="line"><a id="l02173" name="l02173"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a6d8096ef6c2f7d2d80e85a095963e5d0"> 2173</a></span><span class="preprocessor">#define ACCESSCTRL_IO_BANK1_SP_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l02174" name="l02174"></a><span class="lineno"> 2174</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l02175" name="l02175"></a><span class="lineno"> 2175</span><span class="comment">// Field       : ACCESSCTRL_IO_BANK1_SU</span></div>
<div class="line"><a id="l02176" name="l02176"></a><span class="lineno"> 2176</span><span class="comment">// Description : If 1, and SP is also set, IO_BANK1 can be accessed from a</span></div>
<div class="line"><a id="l02177" name="l02177"></a><span class="lineno"> 2177</span><span class="comment">//               Secure, Unprivileged context.</span></div>
<div class="line"><a id="l02178" name="l02178"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#ab9d6805dccd0813767742dbff3c02281"> 2178</a></span><span class="preprocessor">#define ACCESSCTRL_IO_BANK1_SU_RESET  _u(0x1)</span></div>
<div class="line"><a id="l02179" name="l02179"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a3612cf7ec5e60affdfe2686b58f2282c"> 2179</a></span><span class="preprocessor">#define ACCESSCTRL_IO_BANK1_SU_BITS   _u(0x00000004)</span></div>
<div class="line"><a id="l02180" name="l02180"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a17e40b353c71eb8a93369a1840456fd1"> 2180</a></span><span class="preprocessor">#define ACCESSCTRL_IO_BANK1_SU_MSB    _u(2)</span></div>
<div class="line"><a id="l02181" name="l02181"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#ab3bed2e8209ed307dcf055e9e5d3ec21"> 2181</a></span><span class="preprocessor">#define ACCESSCTRL_IO_BANK1_SU_LSB    _u(2)</span></div>
<div class="line"><a id="l02182" name="l02182"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a7e748513edd7ef501b6fb97ab9ab74b2"> 2182</a></span><span class="preprocessor">#define ACCESSCTRL_IO_BANK1_SU_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l02183" name="l02183"></a><span class="lineno"> 2183</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l02184" name="l02184"></a><span class="lineno"> 2184</span><span class="comment">// Field       : ACCESSCTRL_IO_BANK1_NSP</span></div>
<div class="line"><a id="l02185" name="l02185"></a><span class="lineno"> 2185</span><span class="comment">// Description : If 1, IO_BANK1 can be accessed from a Non-secure, Privileged</span></div>
<div class="line"><a id="l02186" name="l02186"></a><span class="lineno"> 2186</span><span class="comment">//               context.</span></div>
<div class="line"><a id="l02187" name="l02187"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a1fd7cfd4a6de7fa658102576dd7d924d"> 2187</a></span><span class="preprocessor">#define ACCESSCTRL_IO_BANK1_NSP_RESET  _u(0x0)</span></div>
<div class="line"><a id="l02188" name="l02188"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a4e83e72943a6037a82a39005d34a474e"> 2188</a></span><span class="preprocessor">#define ACCESSCTRL_IO_BANK1_NSP_BITS   _u(0x00000002)</span></div>
<div class="line"><a id="l02189" name="l02189"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#af335e1c279058ded6dcd131af70d7ab8"> 2189</a></span><span class="preprocessor">#define ACCESSCTRL_IO_BANK1_NSP_MSB    _u(1)</span></div>
<div class="line"><a id="l02190" name="l02190"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#ac990c4edd32f63b47f62da53e6b56228"> 2190</a></span><span class="preprocessor">#define ACCESSCTRL_IO_BANK1_NSP_LSB    _u(1)</span></div>
<div class="line"><a id="l02191" name="l02191"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a027a9245adc8a37fbdbccd7bed4c64e4"> 2191</a></span><span class="preprocessor">#define ACCESSCTRL_IO_BANK1_NSP_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l02192" name="l02192"></a><span class="lineno"> 2192</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l02193" name="l02193"></a><span class="lineno"> 2193</span><span class="comment">// Field       : ACCESSCTRL_IO_BANK1_NSU</span></div>
<div class="line"><a id="l02194" name="l02194"></a><span class="lineno"> 2194</span><span class="comment">// Description : If 1, and NSP is also set, IO_BANK1 can be accessed from a Non-</span></div>
<div class="line"><a id="l02195" name="l02195"></a><span class="lineno"> 2195</span><span class="comment">//               secure, Unprivileged context.</span></div>
<div class="line"><a id="l02196" name="l02196"></a><span class="lineno"> 2196</span><span class="comment">//</span></div>
<div class="line"><a id="l02197" name="l02197"></a><span class="lineno"> 2197</span><span class="comment">//               This bit is writable from a Non-secure, Privileged context, if</span></div>
<div class="line"><a id="l02198" name="l02198"></a><span class="lineno"> 2198</span><span class="comment">//               and only if the NSP bit is set.</span></div>
<div class="line"><a id="l02199" name="l02199"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#ad483f144c6d23b4d101abf0be6da02e8"> 2199</a></span><span class="preprocessor">#define ACCESSCTRL_IO_BANK1_NSU_RESET  _u(0x0)</span></div>
<div class="line"><a id="l02200" name="l02200"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a8281c274a364e9ba8cc09fa9fd98772e"> 2200</a></span><span class="preprocessor">#define ACCESSCTRL_IO_BANK1_NSU_BITS   _u(0x00000001)</span></div>
<div class="line"><a id="l02201" name="l02201"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a9025e9b27e75d434be5b37c33d8f6b14"> 2201</a></span><span class="preprocessor">#define ACCESSCTRL_IO_BANK1_NSU_MSB    _u(0)</span></div>
<div class="line"><a id="l02202" name="l02202"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a65a6ef36c6aa602ed0cefc04512528be"> 2202</a></span><span class="preprocessor">#define ACCESSCTRL_IO_BANK1_NSU_LSB    _u(0)</span></div>
<div class="line"><a id="l02203" name="l02203"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a4b787b68fe0a149d602a6d332fd7c31b"> 2203</a></span><span class="preprocessor">#define ACCESSCTRL_IO_BANK1_NSU_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l02204" name="l02204"></a><span class="lineno"> 2204</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l02205" name="l02205"></a><span class="lineno"> 2205</span><span class="comment">// Register    : ACCESSCTRL_PADS_BANK0</span></div>
<div class="line"><a id="l02206" name="l02206"></a><span class="lineno"> 2206</span><span class="comment">// Description : Control whether debugger, DMA, core 0 and core 1 can access</span></div>
<div class="line"><a id="l02207" name="l02207"></a><span class="lineno"> 2207</span><span class="comment">//               PADS_BANK0, and at what security/privilege levels they can do</span></div>
<div class="line"><a id="l02208" name="l02208"></a><span class="lineno"> 2208</span><span class="comment">//               so.</span></div>
<div class="line"><a id="l02209" name="l02209"></a><span class="lineno"> 2209</span><span class="comment">//</span></div>
<div class="line"><a id="l02210" name="l02210"></a><span class="lineno"> 2210</span><span class="comment">//               Defaults to Secure access from any master.</span></div>
<div class="line"><a id="l02211" name="l02211"></a><span class="lineno"> 2211</span><span class="comment">//</span></div>
<div class="line"><a id="l02212" name="l02212"></a><span class="lineno"> 2212</span><span class="comment">//               This register is writable only from a Secure, Privileged</span></div>
<div class="line"><a id="l02213" name="l02213"></a><span class="lineno"> 2213</span><span class="comment">//               processor or debugger, with the exception of the NSU bit, which</span></div>
<div class="line"><a id="l02214" name="l02214"></a><span class="lineno"> 2214</span><span class="comment">//               becomes Non-secure-Privileged-writable when the NSP bit is set.</span></div>
<div class="line"><a id="l02215" name="l02215"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a4edc3fa23f30dddca4d7382b9e80006c"> 2215</a></span><span class="preprocessor">#define ACCESSCTRL_PADS_BANK0_OFFSET _u(0x00000070)</span></div>
<div class="line"><a id="l02216" name="l02216"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a6ec37c5c7dea7b112f86a3d840f086f4"> 2216</a></span><span class="preprocessor">#define ACCESSCTRL_PADS_BANK0_BITS   _u(0x000000ff)</span></div>
<div class="line"><a id="l02217" name="l02217"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#aa3fa6ac7256b4d7a4ca32f644bb05a2d"> 2217</a></span><span class="preprocessor">#define ACCESSCTRL_PADS_BANK0_RESET  _u(0x000000fc)</span></div>
<div class="line"><a id="l02218" name="l02218"></a><span class="lineno"> 2218</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l02219" name="l02219"></a><span class="lineno"> 2219</span><span class="comment">// Field       : ACCESSCTRL_PADS_BANK0_DBG</span></div>
<div class="line"><a id="l02220" name="l02220"></a><span class="lineno"> 2220</span><span class="comment">// Description : If 1, PADS_BANK0 can be accessed by the debugger, at</span></div>
<div class="line"><a id="l02221" name="l02221"></a><span class="lineno"> 2221</span><span class="comment">//               security/privilege levels permitted by SP/NSP/SU/NSU in this</span></div>
<div class="line"><a id="l02222" name="l02222"></a><span class="lineno"> 2222</span><span class="comment">//               register.</span></div>
<div class="line"><a id="l02223" name="l02223"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#ab42f2838f51b9ecf04370a16df0cb83f"> 2223</a></span><span class="preprocessor">#define ACCESSCTRL_PADS_BANK0_DBG_RESET  _u(0x1)</span></div>
<div class="line"><a id="l02224" name="l02224"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a42ff57c7ba16f7f7fb4b56620833e4f5"> 2224</a></span><span class="preprocessor">#define ACCESSCTRL_PADS_BANK0_DBG_BITS   _u(0x00000080)</span></div>
<div class="line"><a id="l02225" name="l02225"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#abd6f1e1b77309c634fdf46f1fa3326bf"> 2225</a></span><span class="preprocessor">#define ACCESSCTRL_PADS_BANK0_DBG_MSB    _u(7)</span></div>
<div class="line"><a id="l02226" name="l02226"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a9ae5390b088411a4d203609717f3342a"> 2226</a></span><span class="preprocessor">#define ACCESSCTRL_PADS_BANK0_DBG_LSB    _u(7)</span></div>
<div class="line"><a id="l02227" name="l02227"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#aebf0837399184053aa64c50b7dc2ecfd"> 2227</a></span><span class="preprocessor">#define ACCESSCTRL_PADS_BANK0_DBG_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l02228" name="l02228"></a><span class="lineno"> 2228</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l02229" name="l02229"></a><span class="lineno"> 2229</span><span class="comment">// Field       : ACCESSCTRL_PADS_BANK0_DMA</span></div>
<div class="line"><a id="l02230" name="l02230"></a><span class="lineno"> 2230</span><span class="comment">// Description : If 1, PADS_BANK0 can be accessed by the DMA, at</span></div>
<div class="line"><a id="l02231" name="l02231"></a><span class="lineno"> 2231</span><span class="comment">//               security/privilege levels permitted by SP/NSP/SU/NSU in this</span></div>
<div class="line"><a id="l02232" name="l02232"></a><span class="lineno"> 2232</span><span class="comment">//               register.</span></div>
<div class="line"><a id="l02233" name="l02233"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a9a8c6bfce81199b8c33aed935adbab09"> 2233</a></span><span class="preprocessor">#define ACCESSCTRL_PADS_BANK0_DMA_RESET  _u(0x1)</span></div>
<div class="line"><a id="l02234" name="l02234"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a94c5154233bb57088f6bc9df0415b00a"> 2234</a></span><span class="preprocessor">#define ACCESSCTRL_PADS_BANK0_DMA_BITS   _u(0x00000040)</span></div>
<div class="line"><a id="l02235" name="l02235"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a625c14c4287f0355469713c86ee12f3b"> 2235</a></span><span class="preprocessor">#define ACCESSCTRL_PADS_BANK0_DMA_MSB    _u(6)</span></div>
<div class="line"><a id="l02236" name="l02236"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a9c8ebcea0d44bfc56d1500ce6867e7b0"> 2236</a></span><span class="preprocessor">#define ACCESSCTRL_PADS_BANK0_DMA_LSB    _u(6)</span></div>
<div class="line"><a id="l02237" name="l02237"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#ad4b7a458fdd0059bc0fda6a41a26a8e6"> 2237</a></span><span class="preprocessor">#define ACCESSCTRL_PADS_BANK0_DMA_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l02238" name="l02238"></a><span class="lineno"> 2238</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l02239" name="l02239"></a><span class="lineno"> 2239</span><span class="comment">// Field       : ACCESSCTRL_PADS_BANK0_CORE1</span></div>
<div class="line"><a id="l02240" name="l02240"></a><span class="lineno"> 2240</span><span class="comment">// Description : If 1, PADS_BANK0 can be accessed by core 1, at</span></div>
<div class="line"><a id="l02241" name="l02241"></a><span class="lineno"> 2241</span><span class="comment">//               security/privilege levels permitted by SP/NSP/SU/NSU in this</span></div>
<div class="line"><a id="l02242" name="l02242"></a><span class="lineno"> 2242</span><span class="comment">//               register.</span></div>
<div class="line"><a id="l02243" name="l02243"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a9b3e68c9c9705c2768c03689e74ab272"> 2243</a></span><span class="preprocessor">#define ACCESSCTRL_PADS_BANK0_CORE1_RESET  _u(0x1)</span></div>
<div class="line"><a id="l02244" name="l02244"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a39d9387d793950ca170408b34fe95b2d"> 2244</a></span><span class="preprocessor">#define ACCESSCTRL_PADS_BANK0_CORE1_BITS   _u(0x00000020)</span></div>
<div class="line"><a id="l02245" name="l02245"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#aa0c842dea2d4c92362b8348a929d7e42"> 2245</a></span><span class="preprocessor">#define ACCESSCTRL_PADS_BANK0_CORE1_MSB    _u(5)</span></div>
<div class="line"><a id="l02246" name="l02246"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a35cdacb2896e5003c36ea9e9a7aa1768"> 2246</a></span><span class="preprocessor">#define ACCESSCTRL_PADS_BANK0_CORE1_LSB    _u(5)</span></div>
<div class="line"><a id="l02247" name="l02247"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#ac147dff6eebfd35c737538fb1406fbdf"> 2247</a></span><span class="preprocessor">#define ACCESSCTRL_PADS_BANK0_CORE1_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l02248" name="l02248"></a><span class="lineno"> 2248</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l02249" name="l02249"></a><span class="lineno"> 2249</span><span class="comment">// Field       : ACCESSCTRL_PADS_BANK0_CORE0</span></div>
<div class="line"><a id="l02250" name="l02250"></a><span class="lineno"> 2250</span><span class="comment">// Description : If 1, PADS_BANK0 can be accessed by core 0, at</span></div>
<div class="line"><a id="l02251" name="l02251"></a><span class="lineno"> 2251</span><span class="comment">//               security/privilege levels permitted by SP/NSP/SU/NSU in this</span></div>
<div class="line"><a id="l02252" name="l02252"></a><span class="lineno"> 2252</span><span class="comment">//               register.</span></div>
<div class="line"><a id="l02253" name="l02253"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a87da40e81f63b6af920e0240beab5e29"> 2253</a></span><span class="preprocessor">#define ACCESSCTRL_PADS_BANK0_CORE0_RESET  _u(0x1)</span></div>
<div class="line"><a id="l02254" name="l02254"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a5e1627a3d0d4bbd9344090765ca1b3f7"> 2254</a></span><span class="preprocessor">#define ACCESSCTRL_PADS_BANK0_CORE0_BITS   _u(0x00000010)</span></div>
<div class="line"><a id="l02255" name="l02255"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#abdf66ee9ac360889b641d48bab4f92a9"> 2255</a></span><span class="preprocessor">#define ACCESSCTRL_PADS_BANK0_CORE0_MSB    _u(4)</span></div>
<div class="line"><a id="l02256" name="l02256"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a10064de2d9d49438140992cfbe234840"> 2256</a></span><span class="preprocessor">#define ACCESSCTRL_PADS_BANK0_CORE0_LSB    _u(4)</span></div>
<div class="line"><a id="l02257" name="l02257"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#af764492279c9ff60adf5475309fe2afc"> 2257</a></span><span class="preprocessor">#define ACCESSCTRL_PADS_BANK0_CORE0_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l02258" name="l02258"></a><span class="lineno"> 2258</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l02259" name="l02259"></a><span class="lineno"> 2259</span><span class="comment">// Field       : ACCESSCTRL_PADS_BANK0_SP</span></div>
<div class="line"><a id="l02260" name="l02260"></a><span class="lineno"> 2260</span><span class="comment">// Description : If 1, PADS_BANK0 can be accessed from a Secure, Privileged</span></div>
<div class="line"><a id="l02261" name="l02261"></a><span class="lineno"> 2261</span><span class="comment">//               context.</span></div>
<div class="line"><a id="l02262" name="l02262"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a7d1280ce8c7e6c4ec7cbb13c575553a9"> 2262</a></span><span class="preprocessor">#define ACCESSCTRL_PADS_BANK0_SP_RESET  _u(0x1)</span></div>
<div class="line"><a id="l02263" name="l02263"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a897e3eefa753a9a164b30572d6d42ea6"> 2263</a></span><span class="preprocessor">#define ACCESSCTRL_PADS_BANK0_SP_BITS   _u(0x00000008)</span></div>
<div class="line"><a id="l02264" name="l02264"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a5cacf8cf2fc2acc3ab24599b8aba178f"> 2264</a></span><span class="preprocessor">#define ACCESSCTRL_PADS_BANK0_SP_MSB    _u(3)</span></div>
<div class="line"><a id="l02265" name="l02265"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a566e40aca9906f13cce115629a97a2ae"> 2265</a></span><span class="preprocessor">#define ACCESSCTRL_PADS_BANK0_SP_LSB    _u(3)</span></div>
<div class="line"><a id="l02266" name="l02266"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a0dde7ac6c4f285328f64723f491d5b12"> 2266</a></span><span class="preprocessor">#define ACCESSCTRL_PADS_BANK0_SP_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l02267" name="l02267"></a><span class="lineno"> 2267</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l02268" name="l02268"></a><span class="lineno"> 2268</span><span class="comment">// Field       : ACCESSCTRL_PADS_BANK0_SU</span></div>
<div class="line"><a id="l02269" name="l02269"></a><span class="lineno"> 2269</span><span class="comment">// Description : If 1, and SP is also set, PADS_BANK0 can be accessed from a</span></div>
<div class="line"><a id="l02270" name="l02270"></a><span class="lineno"> 2270</span><span class="comment">//               Secure, Unprivileged context.</span></div>
<div class="line"><a id="l02271" name="l02271"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#ab2d1cefabbdb3ec6c6f6d6f6e292ff4f"> 2271</a></span><span class="preprocessor">#define ACCESSCTRL_PADS_BANK0_SU_RESET  _u(0x1)</span></div>
<div class="line"><a id="l02272" name="l02272"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#aef2a7e449d949aa3c11809111c37bb32"> 2272</a></span><span class="preprocessor">#define ACCESSCTRL_PADS_BANK0_SU_BITS   _u(0x00000004)</span></div>
<div class="line"><a id="l02273" name="l02273"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#ad46d90759dbcdf1d6f3a7a16d2741403"> 2273</a></span><span class="preprocessor">#define ACCESSCTRL_PADS_BANK0_SU_MSB    _u(2)</span></div>
<div class="line"><a id="l02274" name="l02274"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a4d19ce2a2c6b7bbbcf0c6abc34659a44"> 2274</a></span><span class="preprocessor">#define ACCESSCTRL_PADS_BANK0_SU_LSB    _u(2)</span></div>
<div class="line"><a id="l02275" name="l02275"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a8f4d17ca145329353d3095bd27d6d090"> 2275</a></span><span class="preprocessor">#define ACCESSCTRL_PADS_BANK0_SU_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l02276" name="l02276"></a><span class="lineno"> 2276</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l02277" name="l02277"></a><span class="lineno"> 2277</span><span class="comment">// Field       : ACCESSCTRL_PADS_BANK0_NSP</span></div>
<div class="line"><a id="l02278" name="l02278"></a><span class="lineno"> 2278</span><span class="comment">// Description : If 1, PADS_BANK0 can be accessed from a Non-secure, Privileged</span></div>
<div class="line"><a id="l02279" name="l02279"></a><span class="lineno"> 2279</span><span class="comment">//               context.</span></div>
<div class="line"><a id="l02280" name="l02280"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#ab5b3f1637956590701868a9f671cff91"> 2280</a></span><span class="preprocessor">#define ACCESSCTRL_PADS_BANK0_NSP_RESET  _u(0x0)</span></div>
<div class="line"><a id="l02281" name="l02281"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a3fd26956ed56d4b3d5fdf30916214184"> 2281</a></span><span class="preprocessor">#define ACCESSCTRL_PADS_BANK0_NSP_BITS   _u(0x00000002)</span></div>
<div class="line"><a id="l02282" name="l02282"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#ad950ca14b62772b93ce97c27598f54a1"> 2282</a></span><span class="preprocessor">#define ACCESSCTRL_PADS_BANK0_NSP_MSB    _u(1)</span></div>
<div class="line"><a id="l02283" name="l02283"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a5b706bfba53efad4c88ce200fd243e60"> 2283</a></span><span class="preprocessor">#define ACCESSCTRL_PADS_BANK0_NSP_LSB    _u(1)</span></div>
<div class="line"><a id="l02284" name="l02284"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a0f245aed6e4fe6eb0bbcbebcbd629029"> 2284</a></span><span class="preprocessor">#define ACCESSCTRL_PADS_BANK0_NSP_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l02285" name="l02285"></a><span class="lineno"> 2285</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l02286" name="l02286"></a><span class="lineno"> 2286</span><span class="comment">// Field       : ACCESSCTRL_PADS_BANK0_NSU</span></div>
<div class="line"><a id="l02287" name="l02287"></a><span class="lineno"> 2287</span><span class="comment">// Description : If 1, and NSP is also set, PADS_BANK0 can be accessed from a</span></div>
<div class="line"><a id="l02288" name="l02288"></a><span class="lineno"> 2288</span><span class="comment">//               Non-secure, Unprivileged context.</span></div>
<div class="line"><a id="l02289" name="l02289"></a><span class="lineno"> 2289</span><span class="comment">//</span></div>
<div class="line"><a id="l02290" name="l02290"></a><span class="lineno"> 2290</span><span class="comment">//               This bit is writable from a Non-secure, Privileged context, if</span></div>
<div class="line"><a id="l02291" name="l02291"></a><span class="lineno"> 2291</span><span class="comment">//               and only if the NSP bit is set.</span></div>
<div class="line"><a id="l02292" name="l02292"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#afca958931ee4b46dd146360769a3c535"> 2292</a></span><span class="preprocessor">#define ACCESSCTRL_PADS_BANK0_NSU_RESET  _u(0x0)</span></div>
<div class="line"><a id="l02293" name="l02293"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#aee4f8ee4c5a3d256f244473be237dd6c"> 2293</a></span><span class="preprocessor">#define ACCESSCTRL_PADS_BANK0_NSU_BITS   _u(0x00000001)</span></div>
<div class="line"><a id="l02294" name="l02294"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a96a89325420d4f42144ce86745f5d087"> 2294</a></span><span class="preprocessor">#define ACCESSCTRL_PADS_BANK0_NSU_MSB    _u(0)</span></div>
<div class="line"><a id="l02295" name="l02295"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#aa317bb7ba6201f2ab97054d1f779d71c"> 2295</a></span><span class="preprocessor">#define ACCESSCTRL_PADS_BANK0_NSU_LSB    _u(0)</span></div>
<div class="line"><a id="l02296" name="l02296"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a6e6aa07dbec84d6a2916a54cc1471837"> 2296</a></span><span class="preprocessor">#define ACCESSCTRL_PADS_BANK0_NSU_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l02297" name="l02297"></a><span class="lineno"> 2297</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l02298" name="l02298"></a><span class="lineno"> 2298</span><span class="comment">// Register    : ACCESSCTRL_PADS_QSPI</span></div>
<div class="line"><a id="l02299" name="l02299"></a><span class="lineno"> 2299</span><span class="comment">// Description : Control whether debugger, DMA, core 0 and core 1 can access</span></div>
<div class="line"><a id="l02300" name="l02300"></a><span class="lineno"> 2300</span><span class="comment">//               PADS_QSPI, and at what security/privilege levels they can do</span></div>
<div class="line"><a id="l02301" name="l02301"></a><span class="lineno"> 2301</span><span class="comment">//               so.</span></div>
<div class="line"><a id="l02302" name="l02302"></a><span class="lineno"> 2302</span><span class="comment">//</span></div>
<div class="line"><a id="l02303" name="l02303"></a><span class="lineno"> 2303</span><span class="comment">//               Defaults to Secure access from any master.</span></div>
<div class="line"><a id="l02304" name="l02304"></a><span class="lineno"> 2304</span><span class="comment">//</span></div>
<div class="line"><a id="l02305" name="l02305"></a><span class="lineno"> 2305</span><span class="comment">//               This register is writable only from a Secure, Privileged</span></div>
<div class="line"><a id="l02306" name="l02306"></a><span class="lineno"> 2306</span><span class="comment">//               processor or debugger, with the exception of the NSU bit, which</span></div>
<div class="line"><a id="l02307" name="l02307"></a><span class="lineno"> 2307</span><span class="comment">//               becomes Non-secure-Privileged-writable when the NSP bit is set.</span></div>
<div class="line"><a id="l02308" name="l02308"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a0658c84a2a5e005b0e445beed3f716a2"> 2308</a></span><span class="preprocessor">#define ACCESSCTRL_PADS_QSPI_OFFSET _u(0x00000074)</span></div>
<div class="line"><a id="l02309" name="l02309"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#af643c65ea27e33a349ccb5e0558169bd"> 2309</a></span><span class="preprocessor">#define ACCESSCTRL_PADS_QSPI_BITS   _u(0x000000ff)</span></div>
<div class="line"><a id="l02310" name="l02310"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a5fb06e2ce43fb87000009496e6566f2f"> 2310</a></span><span class="preprocessor">#define ACCESSCTRL_PADS_QSPI_RESET  _u(0x000000fc)</span></div>
<div class="line"><a id="l02311" name="l02311"></a><span class="lineno"> 2311</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l02312" name="l02312"></a><span class="lineno"> 2312</span><span class="comment">// Field       : ACCESSCTRL_PADS_QSPI_DBG</span></div>
<div class="line"><a id="l02313" name="l02313"></a><span class="lineno"> 2313</span><span class="comment">// Description : If 1, PADS_QSPI can be accessed by the debugger, at</span></div>
<div class="line"><a id="l02314" name="l02314"></a><span class="lineno"> 2314</span><span class="comment">//               security/privilege levels permitted by SP/NSP/SU/NSU in this</span></div>
<div class="line"><a id="l02315" name="l02315"></a><span class="lineno"> 2315</span><span class="comment">//               register.</span></div>
<div class="line"><a id="l02316" name="l02316"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#aa7de887ac6e20e88761bca617dcb8db5"> 2316</a></span><span class="preprocessor">#define ACCESSCTRL_PADS_QSPI_DBG_RESET  _u(0x1)</span></div>
<div class="line"><a id="l02317" name="l02317"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#afa3022f4700e239646fd12bf286d8245"> 2317</a></span><span class="preprocessor">#define ACCESSCTRL_PADS_QSPI_DBG_BITS   _u(0x00000080)</span></div>
<div class="line"><a id="l02318" name="l02318"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a2ac1db3d44761a913e662d560503634c"> 2318</a></span><span class="preprocessor">#define ACCESSCTRL_PADS_QSPI_DBG_MSB    _u(7)</span></div>
<div class="line"><a id="l02319" name="l02319"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a4eb922d625fa5242755e733efd312daa"> 2319</a></span><span class="preprocessor">#define ACCESSCTRL_PADS_QSPI_DBG_LSB    _u(7)</span></div>
<div class="line"><a id="l02320" name="l02320"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a7e148e31db3ab26411967ff4309f0276"> 2320</a></span><span class="preprocessor">#define ACCESSCTRL_PADS_QSPI_DBG_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l02321" name="l02321"></a><span class="lineno"> 2321</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l02322" name="l02322"></a><span class="lineno"> 2322</span><span class="comment">// Field       : ACCESSCTRL_PADS_QSPI_DMA</span></div>
<div class="line"><a id="l02323" name="l02323"></a><span class="lineno"> 2323</span><span class="comment">// Description : If 1, PADS_QSPI can be accessed by the DMA, at</span></div>
<div class="line"><a id="l02324" name="l02324"></a><span class="lineno"> 2324</span><span class="comment">//               security/privilege levels permitted by SP/NSP/SU/NSU in this</span></div>
<div class="line"><a id="l02325" name="l02325"></a><span class="lineno"> 2325</span><span class="comment">//               register.</span></div>
<div class="line"><a id="l02326" name="l02326"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a8b8db72924793e65d6b0e5bec5a49dbd"> 2326</a></span><span class="preprocessor">#define ACCESSCTRL_PADS_QSPI_DMA_RESET  _u(0x1)</span></div>
<div class="line"><a id="l02327" name="l02327"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a2e732279b27260b077c728b05128e1b4"> 2327</a></span><span class="preprocessor">#define ACCESSCTRL_PADS_QSPI_DMA_BITS   _u(0x00000040)</span></div>
<div class="line"><a id="l02328" name="l02328"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a7dc55cc98a1af7105f319ee8e074c109"> 2328</a></span><span class="preprocessor">#define ACCESSCTRL_PADS_QSPI_DMA_MSB    _u(6)</span></div>
<div class="line"><a id="l02329" name="l02329"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a78ab36f97abab2222507889309c58652"> 2329</a></span><span class="preprocessor">#define ACCESSCTRL_PADS_QSPI_DMA_LSB    _u(6)</span></div>
<div class="line"><a id="l02330" name="l02330"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#ad4dca01f8e8029f4f733235593f1e359"> 2330</a></span><span class="preprocessor">#define ACCESSCTRL_PADS_QSPI_DMA_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l02331" name="l02331"></a><span class="lineno"> 2331</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l02332" name="l02332"></a><span class="lineno"> 2332</span><span class="comment">// Field       : ACCESSCTRL_PADS_QSPI_CORE1</span></div>
<div class="line"><a id="l02333" name="l02333"></a><span class="lineno"> 2333</span><span class="comment">// Description : If 1, PADS_QSPI can be accessed by core 1, at</span></div>
<div class="line"><a id="l02334" name="l02334"></a><span class="lineno"> 2334</span><span class="comment">//               security/privilege levels permitted by SP/NSP/SU/NSU in this</span></div>
<div class="line"><a id="l02335" name="l02335"></a><span class="lineno"> 2335</span><span class="comment">//               register.</span></div>
<div class="line"><a id="l02336" name="l02336"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a09d7bd899ebe8aec6cc0b080b43202e4"> 2336</a></span><span class="preprocessor">#define ACCESSCTRL_PADS_QSPI_CORE1_RESET  _u(0x1)</span></div>
<div class="line"><a id="l02337" name="l02337"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a560eb6b015cb8fceedab2cdb6e90a1d8"> 2337</a></span><span class="preprocessor">#define ACCESSCTRL_PADS_QSPI_CORE1_BITS   _u(0x00000020)</span></div>
<div class="line"><a id="l02338" name="l02338"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a91730cd7a45b4d3676c53ce68d63e494"> 2338</a></span><span class="preprocessor">#define ACCESSCTRL_PADS_QSPI_CORE1_MSB    _u(5)</span></div>
<div class="line"><a id="l02339" name="l02339"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a0037f0724b3626c552ed3bffd9e31003"> 2339</a></span><span class="preprocessor">#define ACCESSCTRL_PADS_QSPI_CORE1_LSB    _u(5)</span></div>
<div class="line"><a id="l02340" name="l02340"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a37b4b62272126aef3b227fc0d7e78ac3"> 2340</a></span><span class="preprocessor">#define ACCESSCTRL_PADS_QSPI_CORE1_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l02341" name="l02341"></a><span class="lineno"> 2341</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l02342" name="l02342"></a><span class="lineno"> 2342</span><span class="comment">// Field       : ACCESSCTRL_PADS_QSPI_CORE0</span></div>
<div class="line"><a id="l02343" name="l02343"></a><span class="lineno"> 2343</span><span class="comment">// Description : If 1, PADS_QSPI can be accessed by core 0, at</span></div>
<div class="line"><a id="l02344" name="l02344"></a><span class="lineno"> 2344</span><span class="comment">//               security/privilege levels permitted by SP/NSP/SU/NSU in this</span></div>
<div class="line"><a id="l02345" name="l02345"></a><span class="lineno"> 2345</span><span class="comment">//               register.</span></div>
<div class="line"><a id="l02346" name="l02346"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#abe55c4a4ff0e6289ff483c08d4b64137"> 2346</a></span><span class="preprocessor">#define ACCESSCTRL_PADS_QSPI_CORE0_RESET  _u(0x1)</span></div>
<div class="line"><a id="l02347" name="l02347"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a068db0d785d7b2f9f3879cf5cc1a316b"> 2347</a></span><span class="preprocessor">#define ACCESSCTRL_PADS_QSPI_CORE0_BITS   _u(0x00000010)</span></div>
<div class="line"><a id="l02348" name="l02348"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#ab162893f2a63cd726ecf2cde7d13b461"> 2348</a></span><span class="preprocessor">#define ACCESSCTRL_PADS_QSPI_CORE0_MSB    _u(4)</span></div>
<div class="line"><a id="l02349" name="l02349"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a4921e9d455497646bfd72e8ff219dfa2"> 2349</a></span><span class="preprocessor">#define ACCESSCTRL_PADS_QSPI_CORE0_LSB    _u(4)</span></div>
<div class="line"><a id="l02350" name="l02350"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a435cced6ce0ab7800dcc40f387cd3eb0"> 2350</a></span><span class="preprocessor">#define ACCESSCTRL_PADS_QSPI_CORE0_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l02351" name="l02351"></a><span class="lineno"> 2351</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l02352" name="l02352"></a><span class="lineno"> 2352</span><span class="comment">// Field       : ACCESSCTRL_PADS_QSPI_SP</span></div>
<div class="line"><a id="l02353" name="l02353"></a><span class="lineno"> 2353</span><span class="comment">// Description : If 1, PADS_QSPI can be accessed from a Secure, Privileged</span></div>
<div class="line"><a id="l02354" name="l02354"></a><span class="lineno"> 2354</span><span class="comment">//               context.</span></div>
<div class="line"><a id="l02355" name="l02355"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#acbc0cf332814eebd27e2db7ad2ff9a30"> 2355</a></span><span class="preprocessor">#define ACCESSCTRL_PADS_QSPI_SP_RESET  _u(0x1)</span></div>
<div class="line"><a id="l02356" name="l02356"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#aed9883089711a2ccd9a65478d0885043"> 2356</a></span><span class="preprocessor">#define ACCESSCTRL_PADS_QSPI_SP_BITS   _u(0x00000008)</span></div>
<div class="line"><a id="l02357" name="l02357"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a7f3b6b75e2e0d9d04d13429c00f1fa4c"> 2357</a></span><span class="preprocessor">#define ACCESSCTRL_PADS_QSPI_SP_MSB    _u(3)</span></div>
<div class="line"><a id="l02358" name="l02358"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#aab8e4e134d0d9e5414757212639043b3"> 2358</a></span><span class="preprocessor">#define ACCESSCTRL_PADS_QSPI_SP_LSB    _u(3)</span></div>
<div class="line"><a id="l02359" name="l02359"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#aea76cf3bf72c03eaa0b9e3306f02232f"> 2359</a></span><span class="preprocessor">#define ACCESSCTRL_PADS_QSPI_SP_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l02360" name="l02360"></a><span class="lineno"> 2360</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l02361" name="l02361"></a><span class="lineno"> 2361</span><span class="comment">// Field       : ACCESSCTRL_PADS_QSPI_SU</span></div>
<div class="line"><a id="l02362" name="l02362"></a><span class="lineno"> 2362</span><span class="comment">// Description : If 1, and SP is also set, PADS_QSPI can be accessed from a</span></div>
<div class="line"><a id="l02363" name="l02363"></a><span class="lineno"> 2363</span><span class="comment">//               Secure, Unprivileged context.</span></div>
<div class="line"><a id="l02364" name="l02364"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#aab115c9b61ca88d121649c7fd806fcbd"> 2364</a></span><span class="preprocessor">#define ACCESSCTRL_PADS_QSPI_SU_RESET  _u(0x1)</span></div>
<div class="line"><a id="l02365" name="l02365"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#afb1c5cdab066dc067d309d9767aceb5f"> 2365</a></span><span class="preprocessor">#define ACCESSCTRL_PADS_QSPI_SU_BITS   _u(0x00000004)</span></div>
<div class="line"><a id="l02366" name="l02366"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#aa8e09958329f9153b9233819c9f154ac"> 2366</a></span><span class="preprocessor">#define ACCESSCTRL_PADS_QSPI_SU_MSB    _u(2)</span></div>
<div class="line"><a id="l02367" name="l02367"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a03aec6428d8b92f0ed5bc107a1d1a183"> 2367</a></span><span class="preprocessor">#define ACCESSCTRL_PADS_QSPI_SU_LSB    _u(2)</span></div>
<div class="line"><a id="l02368" name="l02368"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#abbfbf755966b5638f0bed93a7fae7b1e"> 2368</a></span><span class="preprocessor">#define ACCESSCTRL_PADS_QSPI_SU_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l02369" name="l02369"></a><span class="lineno"> 2369</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l02370" name="l02370"></a><span class="lineno"> 2370</span><span class="comment">// Field       : ACCESSCTRL_PADS_QSPI_NSP</span></div>
<div class="line"><a id="l02371" name="l02371"></a><span class="lineno"> 2371</span><span class="comment">// Description : If 1, PADS_QSPI can be accessed from a Non-secure, Privileged</span></div>
<div class="line"><a id="l02372" name="l02372"></a><span class="lineno"> 2372</span><span class="comment">//               context.</span></div>
<div class="line"><a id="l02373" name="l02373"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a763bc26f2d9f1bba9eb0af674a75e830"> 2373</a></span><span class="preprocessor">#define ACCESSCTRL_PADS_QSPI_NSP_RESET  _u(0x0)</span></div>
<div class="line"><a id="l02374" name="l02374"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a9c467c5494882166a83c23aa11027073"> 2374</a></span><span class="preprocessor">#define ACCESSCTRL_PADS_QSPI_NSP_BITS   _u(0x00000002)</span></div>
<div class="line"><a id="l02375" name="l02375"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a083cd988e0e5ca86aaf5a1794a87d53f"> 2375</a></span><span class="preprocessor">#define ACCESSCTRL_PADS_QSPI_NSP_MSB    _u(1)</span></div>
<div class="line"><a id="l02376" name="l02376"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#aab914d45a6919da30a094508a46bb1c5"> 2376</a></span><span class="preprocessor">#define ACCESSCTRL_PADS_QSPI_NSP_LSB    _u(1)</span></div>
<div class="line"><a id="l02377" name="l02377"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a8f35f07dd1285ef4b19d4104b987669a"> 2377</a></span><span class="preprocessor">#define ACCESSCTRL_PADS_QSPI_NSP_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l02378" name="l02378"></a><span class="lineno"> 2378</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l02379" name="l02379"></a><span class="lineno"> 2379</span><span class="comment">// Field       : ACCESSCTRL_PADS_QSPI_NSU</span></div>
<div class="line"><a id="l02380" name="l02380"></a><span class="lineno"> 2380</span><span class="comment">// Description : If 1, and NSP is also set, PADS_QSPI can be accessed from a</span></div>
<div class="line"><a id="l02381" name="l02381"></a><span class="lineno"> 2381</span><span class="comment">//               Non-secure, Unprivileged context.</span></div>
<div class="line"><a id="l02382" name="l02382"></a><span class="lineno"> 2382</span><span class="comment">//</span></div>
<div class="line"><a id="l02383" name="l02383"></a><span class="lineno"> 2383</span><span class="comment">//               This bit is writable from a Non-secure, Privileged context, if</span></div>
<div class="line"><a id="l02384" name="l02384"></a><span class="lineno"> 2384</span><span class="comment">//               and only if the NSP bit is set.</span></div>
<div class="line"><a id="l02385" name="l02385"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a1b20dfae0267426f55b8d43131847008"> 2385</a></span><span class="preprocessor">#define ACCESSCTRL_PADS_QSPI_NSU_RESET  _u(0x0)</span></div>
<div class="line"><a id="l02386" name="l02386"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a042fa0a987deb737dcc18a6fb1a1cbb1"> 2386</a></span><span class="preprocessor">#define ACCESSCTRL_PADS_QSPI_NSU_BITS   _u(0x00000001)</span></div>
<div class="line"><a id="l02387" name="l02387"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a864a891f1ebe8262128130145d792528"> 2387</a></span><span class="preprocessor">#define ACCESSCTRL_PADS_QSPI_NSU_MSB    _u(0)</span></div>
<div class="line"><a id="l02388" name="l02388"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a588099f96f5f9b5a3fbc350c83a43ab1"> 2388</a></span><span class="preprocessor">#define ACCESSCTRL_PADS_QSPI_NSU_LSB    _u(0)</span></div>
<div class="line"><a id="l02389" name="l02389"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a0358a3b465a7054b022291e509fb4ad7"> 2389</a></span><span class="preprocessor">#define ACCESSCTRL_PADS_QSPI_NSU_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l02390" name="l02390"></a><span class="lineno"> 2390</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l02391" name="l02391"></a><span class="lineno"> 2391</span><span class="comment">// Register    : ACCESSCTRL_BUSCTRL</span></div>
<div class="line"><a id="l02392" name="l02392"></a><span class="lineno"> 2392</span><span class="comment">// Description : Control whether debugger, DMA, core 0 and core 1 can access</span></div>
<div class="line"><a id="l02393" name="l02393"></a><span class="lineno"> 2393</span><span class="comment">//               BUSCTRL, and at what security/privilege levels they can do so.</span></div>
<div class="line"><a id="l02394" name="l02394"></a><span class="lineno"> 2394</span><span class="comment">//</span></div>
<div class="line"><a id="l02395" name="l02395"></a><span class="lineno"> 2395</span><span class="comment">//               Defaults to Secure access from any master.</span></div>
<div class="line"><a id="l02396" name="l02396"></a><span class="lineno"> 2396</span><span class="comment">//</span></div>
<div class="line"><a id="l02397" name="l02397"></a><span class="lineno"> 2397</span><span class="comment">//               This register is writable only from a Secure, Privileged</span></div>
<div class="line"><a id="l02398" name="l02398"></a><span class="lineno"> 2398</span><span class="comment">//               processor or debugger, with the exception of the NSU bit, which</span></div>
<div class="line"><a id="l02399" name="l02399"></a><span class="lineno"> 2399</span><span class="comment">//               becomes Non-secure-Privileged-writable when the NSP bit is set.</span></div>
<div class="line"><a id="l02400" name="l02400"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#afd3264f3077ec0cf6c7d1cf8c4c97fbb"> 2400</a></span><span class="preprocessor">#define ACCESSCTRL_BUSCTRL_OFFSET _u(0x00000078)</span></div>
<div class="line"><a id="l02401" name="l02401"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a9a7e9dc86c49a3c7e525bbfa71048965"> 2401</a></span><span class="preprocessor">#define ACCESSCTRL_BUSCTRL_BITS   _u(0x000000ff)</span></div>
<div class="line"><a id="l02402" name="l02402"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#aa4e48a82c46794d13d13a191c432ef94"> 2402</a></span><span class="preprocessor">#define ACCESSCTRL_BUSCTRL_RESET  _u(0x000000fc)</span></div>
<div class="line"><a id="l02403" name="l02403"></a><span class="lineno"> 2403</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l02404" name="l02404"></a><span class="lineno"> 2404</span><span class="comment">// Field       : ACCESSCTRL_BUSCTRL_DBG</span></div>
<div class="line"><a id="l02405" name="l02405"></a><span class="lineno"> 2405</span><span class="comment">// Description : If 1, BUSCTRL can be accessed by the debugger, at</span></div>
<div class="line"><a id="l02406" name="l02406"></a><span class="lineno"> 2406</span><span class="comment">//               security/privilege levels permitted by SP/NSP/SU/NSU in this</span></div>
<div class="line"><a id="l02407" name="l02407"></a><span class="lineno"> 2407</span><span class="comment">//               register.</span></div>
<div class="line"><a id="l02408" name="l02408"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a896f1f7a43ece1103de467880bc7f478"> 2408</a></span><span class="preprocessor">#define ACCESSCTRL_BUSCTRL_DBG_RESET  _u(0x1)</span></div>
<div class="line"><a id="l02409" name="l02409"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a23ea37ce845caecae4e53ed03ee429c3"> 2409</a></span><span class="preprocessor">#define ACCESSCTRL_BUSCTRL_DBG_BITS   _u(0x00000080)</span></div>
<div class="line"><a id="l02410" name="l02410"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#ade11bb8a74079118151e91d90f7190bc"> 2410</a></span><span class="preprocessor">#define ACCESSCTRL_BUSCTRL_DBG_MSB    _u(7)</span></div>
<div class="line"><a id="l02411" name="l02411"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a69cd4be2f69bd2be4a2928adfbd81cc2"> 2411</a></span><span class="preprocessor">#define ACCESSCTRL_BUSCTRL_DBG_LSB    _u(7)</span></div>
<div class="line"><a id="l02412" name="l02412"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a7d264936770c2bab433764d6305b41fc"> 2412</a></span><span class="preprocessor">#define ACCESSCTRL_BUSCTRL_DBG_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l02413" name="l02413"></a><span class="lineno"> 2413</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l02414" name="l02414"></a><span class="lineno"> 2414</span><span class="comment">// Field       : ACCESSCTRL_BUSCTRL_DMA</span></div>
<div class="line"><a id="l02415" name="l02415"></a><span class="lineno"> 2415</span><span class="comment">// Description : If 1, BUSCTRL can be accessed by the DMA, at security/privilege</span></div>
<div class="line"><a id="l02416" name="l02416"></a><span class="lineno"> 2416</span><span class="comment">//               levels permitted by SP/NSP/SU/NSU in this register.</span></div>
<div class="line"><a id="l02417" name="l02417"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#ad6d0b6cca523fb2df5d7359558e6e82b"> 2417</a></span><span class="preprocessor">#define ACCESSCTRL_BUSCTRL_DMA_RESET  _u(0x1)</span></div>
<div class="line"><a id="l02418" name="l02418"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#aa9bc80ad4d631f7bfc1a0cb354888388"> 2418</a></span><span class="preprocessor">#define ACCESSCTRL_BUSCTRL_DMA_BITS   _u(0x00000040)</span></div>
<div class="line"><a id="l02419" name="l02419"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a844f8e3f9ec58164ac02233c9707205a"> 2419</a></span><span class="preprocessor">#define ACCESSCTRL_BUSCTRL_DMA_MSB    _u(6)</span></div>
<div class="line"><a id="l02420" name="l02420"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#ae0b3fbcd6cbd6e34b199ea242f61497d"> 2420</a></span><span class="preprocessor">#define ACCESSCTRL_BUSCTRL_DMA_LSB    _u(6)</span></div>
<div class="line"><a id="l02421" name="l02421"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#ad6675536f098882fca290ee3ee20127b"> 2421</a></span><span class="preprocessor">#define ACCESSCTRL_BUSCTRL_DMA_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l02422" name="l02422"></a><span class="lineno"> 2422</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l02423" name="l02423"></a><span class="lineno"> 2423</span><span class="comment">// Field       : ACCESSCTRL_BUSCTRL_CORE1</span></div>
<div class="line"><a id="l02424" name="l02424"></a><span class="lineno"> 2424</span><span class="comment">// Description : If 1, BUSCTRL can be accessed by core 1, at security/privilege</span></div>
<div class="line"><a id="l02425" name="l02425"></a><span class="lineno"> 2425</span><span class="comment">//               levels permitted by SP/NSP/SU/NSU in this register.</span></div>
<div class="line"><a id="l02426" name="l02426"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a9819488a8452db2eef8ebe7d9e74e817"> 2426</a></span><span class="preprocessor">#define ACCESSCTRL_BUSCTRL_CORE1_RESET  _u(0x1)</span></div>
<div class="line"><a id="l02427" name="l02427"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a0bef47f5efecdc3ee593b6599c618df2"> 2427</a></span><span class="preprocessor">#define ACCESSCTRL_BUSCTRL_CORE1_BITS   _u(0x00000020)</span></div>
<div class="line"><a id="l02428" name="l02428"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#ab643e0aa93d5ebd03cd48e6cbf0436c3"> 2428</a></span><span class="preprocessor">#define ACCESSCTRL_BUSCTRL_CORE1_MSB    _u(5)</span></div>
<div class="line"><a id="l02429" name="l02429"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a7456920575839a418469d173ef26937b"> 2429</a></span><span class="preprocessor">#define ACCESSCTRL_BUSCTRL_CORE1_LSB    _u(5)</span></div>
<div class="line"><a id="l02430" name="l02430"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a9f8f5fa6721d525c50345fbfeeba129d"> 2430</a></span><span class="preprocessor">#define ACCESSCTRL_BUSCTRL_CORE1_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l02431" name="l02431"></a><span class="lineno"> 2431</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l02432" name="l02432"></a><span class="lineno"> 2432</span><span class="comment">// Field       : ACCESSCTRL_BUSCTRL_CORE0</span></div>
<div class="line"><a id="l02433" name="l02433"></a><span class="lineno"> 2433</span><span class="comment">// Description : If 1, BUSCTRL can be accessed by core 0, at security/privilege</span></div>
<div class="line"><a id="l02434" name="l02434"></a><span class="lineno"> 2434</span><span class="comment">//               levels permitted by SP/NSP/SU/NSU in this register.</span></div>
<div class="line"><a id="l02435" name="l02435"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#aa3bbca63f2efd4d35720a39e751e6ef1"> 2435</a></span><span class="preprocessor">#define ACCESSCTRL_BUSCTRL_CORE0_RESET  _u(0x1)</span></div>
<div class="line"><a id="l02436" name="l02436"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#ab76671d4824a5b6453109318606e46ae"> 2436</a></span><span class="preprocessor">#define ACCESSCTRL_BUSCTRL_CORE0_BITS   _u(0x00000010)</span></div>
<div class="line"><a id="l02437" name="l02437"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#aa5009459fa826a26a542ae6d30498f67"> 2437</a></span><span class="preprocessor">#define ACCESSCTRL_BUSCTRL_CORE0_MSB    _u(4)</span></div>
<div class="line"><a id="l02438" name="l02438"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a62fd1e44b1d568bb4470a7005f53afbd"> 2438</a></span><span class="preprocessor">#define ACCESSCTRL_BUSCTRL_CORE0_LSB    _u(4)</span></div>
<div class="line"><a id="l02439" name="l02439"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a86dd4e95f2f1166225ba9bbaacccacbe"> 2439</a></span><span class="preprocessor">#define ACCESSCTRL_BUSCTRL_CORE0_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l02440" name="l02440"></a><span class="lineno"> 2440</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l02441" name="l02441"></a><span class="lineno"> 2441</span><span class="comment">// Field       : ACCESSCTRL_BUSCTRL_SP</span></div>
<div class="line"><a id="l02442" name="l02442"></a><span class="lineno"> 2442</span><span class="comment">// Description : If 1, BUSCTRL can be accessed from a Secure, Privileged</span></div>
<div class="line"><a id="l02443" name="l02443"></a><span class="lineno"> 2443</span><span class="comment">//               context.</span></div>
<div class="line"><a id="l02444" name="l02444"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a36d717dd0aebdf0ef9285ca3cfe4b87c"> 2444</a></span><span class="preprocessor">#define ACCESSCTRL_BUSCTRL_SP_RESET  _u(0x1)</span></div>
<div class="line"><a id="l02445" name="l02445"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#afb32676e0293a4fabc645c3c319c2c09"> 2445</a></span><span class="preprocessor">#define ACCESSCTRL_BUSCTRL_SP_BITS   _u(0x00000008)</span></div>
<div class="line"><a id="l02446" name="l02446"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#ad8a708576f28f6ae92d69bdb41087fc8"> 2446</a></span><span class="preprocessor">#define ACCESSCTRL_BUSCTRL_SP_MSB    _u(3)</span></div>
<div class="line"><a id="l02447" name="l02447"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a30ba82ab0355ffdcf4b4f9971d338cc5"> 2447</a></span><span class="preprocessor">#define ACCESSCTRL_BUSCTRL_SP_LSB    _u(3)</span></div>
<div class="line"><a id="l02448" name="l02448"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a3cbfdd94e3c450851012bddc20419a1c"> 2448</a></span><span class="preprocessor">#define ACCESSCTRL_BUSCTRL_SP_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l02449" name="l02449"></a><span class="lineno"> 2449</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l02450" name="l02450"></a><span class="lineno"> 2450</span><span class="comment">// Field       : ACCESSCTRL_BUSCTRL_SU</span></div>
<div class="line"><a id="l02451" name="l02451"></a><span class="lineno"> 2451</span><span class="comment">// Description : If 1, and SP is also set, BUSCTRL can be accessed from a</span></div>
<div class="line"><a id="l02452" name="l02452"></a><span class="lineno"> 2452</span><span class="comment">//               Secure, Unprivileged context.</span></div>
<div class="line"><a id="l02453" name="l02453"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#af67f008096e80ebfe697e57687e4af83"> 2453</a></span><span class="preprocessor">#define ACCESSCTRL_BUSCTRL_SU_RESET  _u(0x1)</span></div>
<div class="line"><a id="l02454" name="l02454"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a7a636a628e758ff665d8db52b1744fe6"> 2454</a></span><span class="preprocessor">#define ACCESSCTRL_BUSCTRL_SU_BITS   _u(0x00000004)</span></div>
<div class="line"><a id="l02455" name="l02455"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#af6653c60a8e1e84ef3cf1b68aa66a49f"> 2455</a></span><span class="preprocessor">#define ACCESSCTRL_BUSCTRL_SU_MSB    _u(2)</span></div>
<div class="line"><a id="l02456" name="l02456"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a865a26e3d577624e98179295e08efbff"> 2456</a></span><span class="preprocessor">#define ACCESSCTRL_BUSCTRL_SU_LSB    _u(2)</span></div>
<div class="line"><a id="l02457" name="l02457"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a04b36b5c452b6a9747a93a517fd94a8e"> 2457</a></span><span class="preprocessor">#define ACCESSCTRL_BUSCTRL_SU_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l02458" name="l02458"></a><span class="lineno"> 2458</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l02459" name="l02459"></a><span class="lineno"> 2459</span><span class="comment">// Field       : ACCESSCTRL_BUSCTRL_NSP</span></div>
<div class="line"><a id="l02460" name="l02460"></a><span class="lineno"> 2460</span><span class="comment">// Description : If 1, BUSCTRL can be accessed from a Non-secure, Privileged</span></div>
<div class="line"><a id="l02461" name="l02461"></a><span class="lineno"> 2461</span><span class="comment">//               context.</span></div>
<div class="line"><a id="l02462" name="l02462"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a66088a19941df8c83483eebacf93a254"> 2462</a></span><span class="preprocessor">#define ACCESSCTRL_BUSCTRL_NSP_RESET  _u(0x0)</span></div>
<div class="line"><a id="l02463" name="l02463"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a792b5b273f0049f94fca84114cbb655c"> 2463</a></span><span class="preprocessor">#define ACCESSCTRL_BUSCTRL_NSP_BITS   _u(0x00000002)</span></div>
<div class="line"><a id="l02464" name="l02464"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a5e54c84da396b5c9693be827d1cd178c"> 2464</a></span><span class="preprocessor">#define ACCESSCTRL_BUSCTRL_NSP_MSB    _u(1)</span></div>
<div class="line"><a id="l02465" name="l02465"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a1af7f5c51bf0c3d0319d96ce01e94e7c"> 2465</a></span><span class="preprocessor">#define ACCESSCTRL_BUSCTRL_NSP_LSB    _u(1)</span></div>
<div class="line"><a id="l02466" name="l02466"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a7adee472af067a29ec439c7706000465"> 2466</a></span><span class="preprocessor">#define ACCESSCTRL_BUSCTRL_NSP_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l02467" name="l02467"></a><span class="lineno"> 2467</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l02468" name="l02468"></a><span class="lineno"> 2468</span><span class="comment">// Field       : ACCESSCTRL_BUSCTRL_NSU</span></div>
<div class="line"><a id="l02469" name="l02469"></a><span class="lineno"> 2469</span><span class="comment">// Description : If 1, and NSP is also set, BUSCTRL can be accessed from a Non-</span></div>
<div class="line"><a id="l02470" name="l02470"></a><span class="lineno"> 2470</span><span class="comment">//               secure, Unprivileged context.</span></div>
<div class="line"><a id="l02471" name="l02471"></a><span class="lineno"> 2471</span><span class="comment">//</span></div>
<div class="line"><a id="l02472" name="l02472"></a><span class="lineno"> 2472</span><span class="comment">//               This bit is writable from a Non-secure, Privileged context, if</span></div>
<div class="line"><a id="l02473" name="l02473"></a><span class="lineno"> 2473</span><span class="comment">//               and only if the NSP bit is set.</span></div>
<div class="line"><a id="l02474" name="l02474"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#ab0720ad2a4dbbb2a48ae6cb42ef6c01b"> 2474</a></span><span class="preprocessor">#define ACCESSCTRL_BUSCTRL_NSU_RESET  _u(0x0)</span></div>
<div class="line"><a id="l02475" name="l02475"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a89b5d0d39039ce51735d160b6495522b"> 2475</a></span><span class="preprocessor">#define ACCESSCTRL_BUSCTRL_NSU_BITS   _u(0x00000001)</span></div>
<div class="line"><a id="l02476" name="l02476"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a8dec3cb5baf684fe8188b7ccdc60f45a"> 2476</a></span><span class="preprocessor">#define ACCESSCTRL_BUSCTRL_NSU_MSB    _u(0)</span></div>
<div class="line"><a id="l02477" name="l02477"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a766fdc4a4ce6b93996319219853de841"> 2477</a></span><span class="preprocessor">#define ACCESSCTRL_BUSCTRL_NSU_LSB    _u(0)</span></div>
<div class="line"><a id="l02478" name="l02478"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#aef5f82e434f7a58a127d1f6197b2b585"> 2478</a></span><span class="preprocessor">#define ACCESSCTRL_BUSCTRL_NSU_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l02479" name="l02479"></a><span class="lineno"> 2479</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l02480" name="l02480"></a><span class="lineno"> 2480</span><span class="comment">// Register    : ACCESSCTRL_ADC0</span></div>
<div class="line"><a id="l02481" name="l02481"></a><span class="lineno"> 2481</span><span class="comment">// Description : Control whether debugger, DMA, core 0 and core 1 can access</span></div>
<div class="line"><a id="l02482" name="l02482"></a><span class="lineno"> 2482</span><span class="comment">//               ADC0, and at what security/privilege levels they can do so.</span></div>
<div class="line"><a id="l02483" name="l02483"></a><span class="lineno"> 2483</span><span class="comment">//</span></div>
<div class="line"><a id="l02484" name="l02484"></a><span class="lineno"> 2484</span><span class="comment">//               Defaults to Secure access from any master.</span></div>
<div class="line"><a id="l02485" name="l02485"></a><span class="lineno"> 2485</span><span class="comment">//</span></div>
<div class="line"><a id="l02486" name="l02486"></a><span class="lineno"> 2486</span><span class="comment">//               This register is writable only from a Secure, Privileged</span></div>
<div class="line"><a id="l02487" name="l02487"></a><span class="lineno"> 2487</span><span class="comment">//               processor or debugger, with the exception of the NSU bit, which</span></div>
<div class="line"><a id="l02488" name="l02488"></a><span class="lineno"> 2488</span><span class="comment">//               becomes Non-secure-Privileged-writable when the NSP bit is set.</span></div>
<div class="line"><a id="l02489" name="l02489"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#ac1137876f80897318049f21f3c2c7a77"> 2489</a></span><span class="preprocessor">#define ACCESSCTRL_ADC0_OFFSET _u(0x0000007c)</span></div>
<div class="line"><a id="l02490" name="l02490"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a39c9ee6e16b6627017cd08e6d9fcd7db"> 2490</a></span><span class="preprocessor">#define ACCESSCTRL_ADC0_BITS   _u(0x000000ff)</span></div>
<div class="line"><a id="l02491" name="l02491"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a4b2f7c30295b8bf9da9ebbebbe1e6e80"> 2491</a></span><span class="preprocessor">#define ACCESSCTRL_ADC0_RESET  _u(0x000000fc)</span></div>
<div class="line"><a id="l02492" name="l02492"></a><span class="lineno"> 2492</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l02493" name="l02493"></a><span class="lineno"> 2493</span><span class="comment">// Field       : ACCESSCTRL_ADC0_DBG</span></div>
<div class="line"><a id="l02494" name="l02494"></a><span class="lineno"> 2494</span><span class="comment">// Description : If 1, ADC0 can be accessed by the debugger, at</span></div>
<div class="line"><a id="l02495" name="l02495"></a><span class="lineno"> 2495</span><span class="comment">//               security/privilege levels permitted by SP/NSP/SU/NSU in this</span></div>
<div class="line"><a id="l02496" name="l02496"></a><span class="lineno"> 2496</span><span class="comment">//               register.</span></div>
<div class="line"><a id="l02497" name="l02497"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#afb49171a5cab0f2546e04b1d49288e52"> 2497</a></span><span class="preprocessor">#define ACCESSCTRL_ADC0_DBG_RESET  _u(0x1)</span></div>
<div class="line"><a id="l02498" name="l02498"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a9ba189407cd707642f0e1c40a1c261fc"> 2498</a></span><span class="preprocessor">#define ACCESSCTRL_ADC0_DBG_BITS   _u(0x00000080)</span></div>
<div class="line"><a id="l02499" name="l02499"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a8f608fb5183e19678b13da5e1f5343f3"> 2499</a></span><span class="preprocessor">#define ACCESSCTRL_ADC0_DBG_MSB    _u(7)</span></div>
<div class="line"><a id="l02500" name="l02500"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#af0b1f02bc64209bfe083fac721a48f10"> 2500</a></span><span class="preprocessor">#define ACCESSCTRL_ADC0_DBG_LSB    _u(7)</span></div>
<div class="line"><a id="l02501" name="l02501"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#ac59cd5d8fcd0813acf1dc64f564e201f"> 2501</a></span><span class="preprocessor">#define ACCESSCTRL_ADC0_DBG_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l02502" name="l02502"></a><span class="lineno"> 2502</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l02503" name="l02503"></a><span class="lineno"> 2503</span><span class="comment">// Field       : ACCESSCTRL_ADC0_DMA</span></div>
<div class="line"><a id="l02504" name="l02504"></a><span class="lineno"> 2504</span><span class="comment">// Description : If 1, ADC0 can be accessed by the DMA, at security/privilege</span></div>
<div class="line"><a id="l02505" name="l02505"></a><span class="lineno"> 2505</span><span class="comment">//               levels permitted by SP/NSP/SU/NSU in this register.</span></div>
<div class="line"><a id="l02506" name="l02506"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#ad4c966090e49bf261a0d2f355040efd1"> 2506</a></span><span class="preprocessor">#define ACCESSCTRL_ADC0_DMA_RESET  _u(0x1)</span></div>
<div class="line"><a id="l02507" name="l02507"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a81e66205e9ff3c74632b7e2e830d0b09"> 2507</a></span><span class="preprocessor">#define ACCESSCTRL_ADC0_DMA_BITS   _u(0x00000040)</span></div>
<div class="line"><a id="l02508" name="l02508"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a39d9cc332e83cd93dda4260e49ecb46a"> 2508</a></span><span class="preprocessor">#define ACCESSCTRL_ADC0_DMA_MSB    _u(6)</span></div>
<div class="line"><a id="l02509" name="l02509"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a8a484369603c0fc221aefce94c92beb1"> 2509</a></span><span class="preprocessor">#define ACCESSCTRL_ADC0_DMA_LSB    _u(6)</span></div>
<div class="line"><a id="l02510" name="l02510"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a160f366f2acf6593b4dda5764487176e"> 2510</a></span><span class="preprocessor">#define ACCESSCTRL_ADC0_DMA_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l02511" name="l02511"></a><span class="lineno"> 2511</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l02512" name="l02512"></a><span class="lineno"> 2512</span><span class="comment">// Field       : ACCESSCTRL_ADC0_CORE1</span></div>
<div class="line"><a id="l02513" name="l02513"></a><span class="lineno"> 2513</span><span class="comment">// Description : If 1, ADC0 can be accessed by core 1, at security/privilege</span></div>
<div class="line"><a id="l02514" name="l02514"></a><span class="lineno"> 2514</span><span class="comment">//               levels permitted by SP/NSP/SU/NSU in this register.</span></div>
<div class="line"><a id="l02515" name="l02515"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a89729d1bcead6fb6675008bbfee66dde"> 2515</a></span><span class="preprocessor">#define ACCESSCTRL_ADC0_CORE1_RESET  _u(0x1)</span></div>
<div class="line"><a id="l02516" name="l02516"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#ad2ef6d9d233a48b29581d4c596e83a45"> 2516</a></span><span class="preprocessor">#define ACCESSCTRL_ADC0_CORE1_BITS   _u(0x00000020)</span></div>
<div class="line"><a id="l02517" name="l02517"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a2601576a311569918875d6ec6561bcbc"> 2517</a></span><span class="preprocessor">#define ACCESSCTRL_ADC0_CORE1_MSB    _u(5)</span></div>
<div class="line"><a id="l02518" name="l02518"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a392cdabcead040ecca515c9a0ee76cf4"> 2518</a></span><span class="preprocessor">#define ACCESSCTRL_ADC0_CORE1_LSB    _u(5)</span></div>
<div class="line"><a id="l02519" name="l02519"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a61d56730fe59035b005d19583c1dc3d0"> 2519</a></span><span class="preprocessor">#define ACCESSCTRL_ADC0_CORE1_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l02520" name="l02520"></a><span class="lineno"> 2520</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l02521" name="l02521"></a><span class="lineno"> 2521</span><span class="comment">// Field       : ACCESSCTRL_ADC0_CORE0</span></div>
<div class="line"><a id="l02522" name="l02522"></a><span class="lineno"> 2522</span><span class="comment">// Description : If 1, ADC0 can be accessed by core 0, at security/privilege</span></div>
<div class="line"><a id="l02523" name="l02523"></a><span class="lineno"> 2523</span><span class="comment">//               levels permitted by SP/NSP/SU/NSU in this register.</span></div>
<div class="line"><a id="l02524" name="l02524"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a2b7e8e16e24d9957d775ca74e6a01725"> 2524</a></span><span class="preprocessor">#define ACCESSCTRL_ADC0_CORE0_RESET  _u(0x1)</span></div>
<div class="line"><a id="l02525" name="l02525"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a85a02facf69d68950e52b469c916636d"> 2525</a></span><span class="preprocessor">#define ACCESSCTRL_ADC0_CORE0_BITS   _u(0x00000010)</span></div>
<div class="line"><a id="l02526" name="l02526"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#aefd760e7aea82eb382372f71dfc7adc4"> 2526</a></span><span class="preprocessor">#define ACCESSCTRL_ADC0_CORE0_MSB    _u(4)</span></div>
<div class="line"><a id="l02527" name="l02527"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a2fbef34f8c1cd45a23a5d545cda6b2c2"> 2527</a></span><span class="preprocessor">#define ACCESSCTRL_ADC0_CORE0_LSB    _u(4)</span></div>
<div class="line"><a id="l02528" name="l02528"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#abea939b8757b9627e22ef9dad39aa0fd"> 2528</a></span><span class="preprocessor">#define ACCESSCTRL_ADC0_CORE0_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l02529" name="l02529"></a><span class="lineno"> 2529</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l02530" name="l02530"></a><span class="lineno"> 2530</span><span class="comment">// Field       : ACCESSCTRL_ADC0_SP</span></div>
<div class="line"><a id="l02531" name="l02531"></a><span class="lineno"> 2531</span><span class="comment">// Description : If 1, ADC0 can be accessed from a Secure, Privileged context.</span></div>
<div class="line"><a id="l02532" name="l02532"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#ab0697cce968ea01c357accc523b7a39f"> 2532</a></span><span class="preprocessor">#define ACCESSCTRL_ADC0_SP_RESET  _u(0x1)</span></div>
<div class="line"><a id="l02533" name="l02533"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a34ee8545467ea64b5fe9a939150e2756"> 2533</a></span><span class="preprocessor">#define ACCESSCTRL_ADC0_SP_BITS   _u(0x00000008)</span></div>
<div class="line"><a id="l02534" name="l02534"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#ac82b6bb30833018f5193620ada53b201"> 2534</a></span><span class="preprocessor">#define ACCESSCTRL_ADC0_SP_MSB    _u(3)</span></div>
<div class="line"><a id="l02535" name="l02535"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#af834ecec6818102fbe992434f289c6d7"> 2535</a></span><span class="preprocessor">#define ACCESSCTRL_ADC0_SP_LSB    _u(3)</span></div>
<div class="line"><a id="l02536" name="l02536"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a1e1e2ff78cbeb8444df48d3dc8f7f877"> 2536</a></span><span class="preprocessor">#define ACCESSCTRL_ADC0_SP_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l02537" name="l02537"></a><span class="lineno"> 2537</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l02538" name="l02538"></a><span class="lineno"> 2538</span><span class="comment">// Field       : ACCESSCTRL_ADC0_SU</span></div>
<div class="line"><a id="l02539" name="l02539"></a><span class="lineno"> 2539</span><span class="comment">// Description : If 1, and SP is also set, ADC0 can be accessed from a Secure,</span></div>
<div class="line"><a id="l02540" name="l02540"></a><span class="lineno"> 2540</span><span class="comment">//               Unprivileged context.</span></div>
<div class="line"><a id="l02541" name="l02541"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a20ae50e3640d9d12b026e1a4266c0f82"> 2541</a></span><span class="preprocessor">#define ACCESSCTRL_ADC0_SU_RESET  _u(0x1)</span></div>
<div class="line"><a id="l02542" name="l02542"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a035f54d79548ef602eff7449b8fbdacd"> 2542</a></span><span class="preprocessor">#define ACCESSCTRL_ADC0_SU_BITS   _u(0x00000004)</span></div>
<div class="line"><a id="l02543" name="l02543"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a7a3317d0c4ab538f39d9fa6bd3979f19"> 2543</a></span><span class="preprocessor">#define ACCESSCTRL_ADC0_SU_MSB    _u(2)</span></div>
<div class="line"><a id="l02544" name="l02544"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#ae9ffaea199ff04468d7288c12f8a0519"> 2544</a></span><span class="preprocessor">#define ACCESSCTRL_ADC0_SU_LSB    _u(2)</span></div>
<div class="line"><a id="l02545" name="l02545"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a62707c98abe16feb568a627b728110cc"> 2545</a></span><span class="preprocessor">#define ACCESSCTRL_ADC0_SU_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l02546" name="l02546"></a><span class="lineno"> 2546</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l02547" name="l02547"></a><span class="lineno"> 2547</span><span class="comment">// Field       : ACCESSCTRL_ADC0_NSP</span></div>
<div class="line"><a id="l02548" name="l02548"></a><span class="lineno"> 2548</span><span class="comment">// Description : If 1, ADC0 can be accessed from a Non-secure, Privileged</span></div>
<div class="line"><a id="l02549" name="l02549"></a><span class="lineno"> 2549</span><span class="comment">//               context.</span></div>
<div class="line"><a id="l02550" name="l02550"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a4f455195d3bcfea7f5373b8428341bf5"> 2550</a></span><span class="preprocessor">#define ACCESSCTRL_ADC0_NSP_RESET  _u(0x0)</span></div>
<div class="line"><a id="l02551" name="l02551"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#adb41a0953d6146d0c7985776ff729f1c"> 2551</a></span><span class="preprocessor">#define ACCESSCTRL_ADC0_NSP_BITS   _u(0x00000002)</span></div>
<div class="line"><a id="l02552" name="l02552"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a2ea34ec5d88595e00ae8aa3c570f1862"> 2552</a></span><span class="preprocessor">#define ACCESSCTRL_ADC0_NSP_MSB    _u(1)</span></div>
<div class="line"><a id="l02553" name="l02553"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a6b14091582ba75fb1806489201d7ec78"> 2553</a></span><span class="preprocessor">#define ACCESSCTRL_ADC0_NSP_LSB    _u(1)</span></div>
<div class="line"><a id="l02554" name="l02554"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a5b8c11885c2fbd3df9f44840e747689e"> 2554</a></span><span class="preprocessor">#define ACCESSCTRL_ADC0_NSP_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l02555" name="l02555"></a><span class="lineno"> 2555</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l02556" name="l02556"></a><span class="lineno"> 2556</span><span class="comment">// Field       : ACCESSCTRL_ADC0_NSU</span></div>
<div class="line"><a id="l02557" name="l02557"></a><span class="lineno"> 2557</span><span class="comment">// Description : If 1, and NSP is also set, ADC0 can be accessed from a Non-</span></div>
<div class="line"><a id="l02558" name="l02558"></a><span class="lineno"> 2558</span><span class="comment">//               secure, Unprivileged context.</span></div>
<div class="line"><a id="l02559" name="l02559"></a><span class="lineno"> 2559</span><span class="comment">//</span></div>
<div class="line"><a id="l02560" name="l02560"></a><span class="lineno"> 2560</span><span class="comment">//               This bit is writable from a Non-secure, Privileged context, if</span></div>
<div class="line"><a id="l02561" name="l02561"></a><span class="lineno"> 2561</span><span class="comment">//               and only if the NSP bit is set.</span></div>
<div class="line"><a id="l02562" name="l02562"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a000ac106aa52b35c0f798318f106d0c5"> 2562</a></span><span class="preprocessor">#define ACCESSCTRL_ADC0_NSU_RESET  _u(0x0)</span></div>
<div class="line"><a id="l02563" name="l02563"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a2fa71f1b88a31bf98dedd9d8edd396a2"> 2563</a></span><span class="preprocessor">#define ACCESSCTRL_ADC0_NSU_BITS   _u(0x00000001)</span></div>
<div class="line"><a id="l02564" name="l02564"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a1c37fca3995d22c34bf75a82a2080d5a"> 2564</a></span><span class="preprocessor">#define ACCESSCTRL_ADC0_NSU_MSB    _u(0)</span></div>
<div class="line"><a id="l02565" name="l02565"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a11c4104451a6e0bd167b9fdb22723ac5"> 2565</a></span><span class="preprocessor">#define ACCESSCTRL_ADC0_NSU_LSB    _u(0)</span></div>
<div class="line"><a id="l02566" name="l02566"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#ab8da3e5ad7401d557ac2d80095b3ff7e"> 2566</a></span><span class="preprocessor">#define ACCESSCTRL_ADC0_NSU_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l02567" name="l02567"></a><span class="lineno"> 2567</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l02568" name="l02568"></a><span class="lineno"> 2568</span><span class="comment">// Register    : ACCESSCTRL_HSTX</span></div>
<div class="line"><a id="l02569" name="l02569"></a><span class="lineno"> 2569</span><span class="comment">// Description : Control whether debugger, DMA, core 0 and core 1 can access</span></div>
<div class="line"><a id="l02570" name="l02570"></a><span class="lineno"> 2570</span><span class="comment">//               HSTX, and at what security/privilege levels they can do so.</span></div>
<div class="line"><a id="l02571" name="l02571"></a><span class="lineno"> 2571</span><span class="comment">//</span></div>
<div class="line"><a id="l02572" name="l02572"></a><span class="lineno"> 2572</span><span class="comment">//               Defaults to Secure access from any master.</span></div>
<div class="line"><a id="l02573" name="l02573"></a><span class="lineno"> 2573</span><span class="comment">//</span></div>
<div class="line"><a id="l02574" name="l02574"></a><span class="lineno"> 2574</span><span class="comment">//               This register is writable only from a Secure, Privileged</span></div>
<div class="line"><a id="l02575" name="l02575"></a><span class="lineno"> 2575</span><span class="comment">//               processor or debugger, with the exception of the NSU bit, which</span></div>
<div class="line"><a id="l02576" name="l02576"></a><span class="lineno"> 2576</span><span class="comment">//               becomes Non-secure-Privileged-writable when the NSP bit is set.</span></div>
<div class="line"><a id="l02577" name="l02577"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a7e153e83a3b47302a8208d99ebeae339"> 2577</a></span><span class="preprocessor">#define ACCESSCTRL_HSTX_OFFSET _u(0x00000080)</span></div>
<div class="line"><a id="l02578" name="l02578"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a6d12d31109874a9ba925399c91a35baf"> 2578</a></span><span class="preprocessor">#define ACCESSCTRL_HSTX_BITS   _u(0x000000ff)</span></div>
<div class="line"><a id="l02579" name="l02579"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a7aa23f5b22cf22a73dcac880fdd58643"> 2579</a></span><span class="preprocessor">#define ACCESSCTRL_HSTX_RESET  _u(0x000000fc)</span></div>
<div class="line"><a id="l02580" name="l02580"></a><span class="lineno"> 2580</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l02581" name="l02581"></a><span class="lineno"> 2581</span><span class="comment">// Field       : ACCESSCTRL_HSTX_DBG</span></div>
<div class="line"><a id="l02582" name="l02582"></a><span class="lineno"> 2582</span><span class="comment">// Description : If 1, HSTX can be accessed by the debugger, at</span></div>
<div class="line"><a id="l02583" name="l02583"></a><span class="lineno"> 2583</span><span class="comment">//               security/privilege levels permitted by SP/NSP/SU/NSU in this</span></div>
<div class="line"><a id="l02584" name="l02584"></a><span class="lineno"> 2584</span><span class="comment">//               register.</span></div>
<div class="line"><a id="l02585" name="l02585"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a6d851b624e2038a140890b5fd5d52cee"> 2585</a></span><span class="preprocessor">#define ACCESSCTRL_HSTX_DBG_RESET  _u(0x1)</span></div>
<div class="line"><a id="l02586" name="l02586"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a461d5ac18ff0cc7dc050d00979f6dc99"> 2586</a></span><span class="preprocessor">#define ACCESSCTRL_HSTX_DBG_BITS   _u(0x00000080)</span></div>
<div class="line"><a id="l02587" name="l02587"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a2eb710e427dcb3854138f2b7f424dcbe"> 2587</a></span><span class="preprocessor">#define ACCESSCTRL_HSTX_DBG_MSB    _u(7)</span></div>
<div class="line"><a id="l02588" name="l02588"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a4feed72d5dc1a2b074f2c6aef36196a3"> 2588</a></span><span class="preprocessor">#define ACCESSCTRL_HSTX_DBG_LSB    _u(7)</span></div>
<div class="line"><a id="l02589" name="l02589"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#ab04514bf660b2fc0ccaf2423fc3a4d70"> 2589</a></span><span class="preprocessor">#define ACCESSCTRL_HSTX_DBG_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l02590" name="l02590"></a><span class="lineno"> 2590</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l02591" name="l02591"></a><span class="lineno"> 2591</span><span class="comment">// Field       : ACCESSCTRL_HSTX_DMA</span></div>
<div class="line"><a id="l02592" name="l02592"></a><span class="lineno"> 2592</span><span class="comment">// Description : If 1, HSTX can be accessed by the DMA, at security/privilege</span></div>
<div class="line"><a id="l02593" name="l02593"></a><span class="lineno"> 2593</span><span class="comment">//               levels permitted by SP/NSP/SU/NSU in this register.</span></div>
<div class="line"><a id="l02594" name="l02594"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a4afa72689932e16168fa3a5a12beec5a"> 2594</a></span><span class="preprocessor">#define ACCESSCTRL_HSTX_DMA_RESET  _u(0x1)</span></div>
<div class="line"><a id="l02595" name="l02595"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#aed78c2b0a9eba5ebf5f436980bcad2cd"> 2595</a></span><span class="preprocessor">#define ACCESSCTRL_HSTX_DMA_BITS   _u(0x00000040)</span></div>
<div class="line"><a id="l02596" name="l02596"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a302d83e3ababc60c0df191c73ca7e2e9"> 2596</a></span><span class="preprocessor">#define ACCESSCTRL_HSTX_DMA_MSB    _u(6)</span></div>
<div class="line"><a id="l02597" name="l02597"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a44ccfb64046b4953b566650f4f770b55"> 2597</a></span><span class="preprocessor">#define ACCESSCTRL_HSTX_DMA_LSB    _u(6)</span></div>
<div class="line"><a id="l02598" name="l02598"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a9f955b737cde007ae4c589d949ec6f8f"> 2598</a></span><span class="preprocessor">#define ACCESSCTRL_HSTX_DMA_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l02599" name="l02599"></a><span class="lineno"> 2599</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l02600" name="l02600"></a><span class="lineno"> 2600</span><span class="comment">// Field       : ACCESSCTRL_HSTX_CORE1</span></div>
<div class="line"><a id="l02601" name="l02601"></a><span class="lineno"> 2601</span><span class="comment">// Description : If 1, HSTX can be accessed by core 1, at security/privilege</span></div>
<div class="line"><a id="l02602" name="l02602"></a><span class="lineno"> 2602</span><span class="comment">//               levels permitted by SP/NSP/SU/NSU in this register.</span></div>
<div class="line"><a id="l02603" name="l02603"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a8640c8cf4e2cced00fb2083489da8c5d"> 2603</a></span><span class="preprocessor">#define ACCESSCTRL_HSTX_CORE1_RESET  _u(0x1)</span></div>
<div class="line"><a id="l02604" name="l02604"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a5128c44e7228e370e094bdfbb39b6f43"> 2604</a></span><span class="preprocessor">#define ACCESSCTRL_HSTX_CORE1_BITS   _u(0x00000020)</span></div>
<div class="line"><a id="l02605" name="l02605"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#ac2b232eb8c3165d9ab65e50ee443e44e"> 2605</a></span><span class="preprocessor">#define ACCESSCTRL_HSTX_CORE1_MSB    _u(5)</span></div>
<div class="line"><a id="l02606" name="l02606"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a60c6815aa2b3b6b8be17b15dad55feac"> 2606</a></span><span class="preprocessor">#define ACCESSCTRL_HSTX_CORE1_LSB    _u(5)</span></div>
<div class="line"><a id="l02607" name="l02607"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a5eb86a295769455027a73276a2feb941"> 2607</a></span><span class="preprocessor">#define ACCESSCTRL_HSTX_CORE1_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l02608" name="l02608"></a><span class="lineno"> 2608</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l02609" name="l02609"></a><span class="lineno"> 2609</span><span class="comment">// Field       : ACCESSCTRL_HSTX_CORE0</span></div>
<div class="line"><a id="l02610" name="l02610"></a><span class="lineno"> 2610</span><span class="comment">// Description : If 1, HSTX can be accessed by core 0, at security/privilege</span></div>
<div class="line"><a id="l02611" name="l02611"></a><span class="lineno"> 2611</span><span class="comment">//               levels permitted by SP/NSP/SU/NSU in this register.</span></div>
<div class="line"><a id="l02612" name="l02612"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a897c12af57583848d4b5610fb8f5fe9a"> 2612</a></span><span class="preprocessor">#define ACCESSCTRL_HSTX_CORE0_RESET  _u(0x1)</span></div>
<div class="line"><a id="l02613" name="l02613"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a3e55337a4c2462f5f9c9fb2fb0d63ec4"> 2613</a></span><span class="preprocessor">#define ACCESSCTRL_HSTX_CORE0_BITS   _u(0x00000010)</span></div>
<div class="line"><a id="l02614" name="l02614"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a54311562a481c5479fb38eac1fbc415e"> 2614</a></span><span class="preprocessor">#define ACCESSCTRL_HSTX_CORE0_MSB    _u(4)</span></div>
<div class="line"><a id="l02615" name="l02615"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a0618ec36306ee66bc6be73ee1297df5f"> 2615</a></span><span class="preprocessor">#define ACCESSCTRL_HSTX_CORE0_LSB    _u(4)</span></div>
<div class="line"><a id="l02616" name="l02616"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a2612a8111b1bcfa7fc0d002ce9bb2ec2"> 2616</a></span><span class="preprocessor">#define ACCESSCTRL_HSTX_CORE0_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l02617" name="l02617"></a><span class="lineno"> 2617</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l02618" name="l02618"></a><span class="lineno"> 2618</span><span class="comment">// Field       : ACCESSCTRL_HSTX_SP</span></div>
<div class="line"><a id="l02619" name="l02619"></a><span class="lineno"> 2619</span><span class="comment">// Description : If 1, HSTX can be accessed from a Secure, Privileged context.</span></div>
<div class="line"><a id="l02620" name="l02620"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#aaca485ca420916cef2cc4df886b9c02e"> 2620</a></span><span class="preprocessor">#define ACCESSCTRL_HSTX_SP_RESET  _u(0x1)</span></div>
<div class="line"><a id="l02621" name="l02621"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#ae881e49932ce9531276d3d96c9c55c78"> 2621</a></span><span class="preprocessor">#define ACCESSCTRL_HSTX_SP_BITS   _u(0x00000008)</span></div>
<div class="line"><a id="l02622" name="l02622"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a6c116c50cea2d82673ba634486691dbf"> 2622</a></span><span class="preprocessor">#define ACCESSCTRL_HSTX_SP_MSB    _u(3)</span></div>
<div class="line"><a id="l02623" name="l02623"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#ad23645fab588c92db0f6f6c655ba74c3"> 2623</a></span><span class="preprocessor">#define ACCESSCTRL_HSTX_SP_LSB    _u(3)</span></div>
<div class="line"><a id="l02624" name="l02624"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#ac8a6d50c4dd606450720561fab29e7ae"> 2624</a></span><span class="preprocessor">#define ACCESSCTRL_HSTX_SP_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l02625" name="l02625"></a><span class="lineno"> 2625</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l02626" name="l02626"></a><span class="lineno"> 2626</span><span class="comment">// Field       : ACCESSCTRL_HSTX_SU</span></div>
<div class="line"><a id="l02627" name="l02627"></a><span class="lineno"> 2627</span><span class="comment">// Description : If 1, and SP is also set, HSTX can be accessed from a Secure,</span></div>
<div class="line"><a id="l02628" name="l02628"></a><span class="lineno"> 2628</span><span class="comment">//               Unprivileged context.</span></div>
<div class="line"><a id="l02629" name="l02629"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a5fb4a215c72b2df8ad78899079dabcca"> 2629</a></span><span class="preprocessor">#define ACCESSCTRL_HSTX_SU_RESET  _u(0x1)</span></div>
<div class="line"><a id="l02630" name="l02630"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a14f19d082c17df0a3aafd08d6223536e"> 2630</a></span><span class="preprocessor">#define ACCESSCTRL_HSTX_SU_BITS   _u(0x00000004)</span></div>
<div class="line"><a id="l02631" name="l02631"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a6a30908f298abb894c8acf876bacd01d"> 2631</a></span><span class="preprocessor">#define ACCESSCTRL_HSTX_SU_MSB    _u(2)</span></div>
<div class="line"><a id="l02632" name="l02632"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a27ed68c63177f41390366cde43070151"> 2632</a></span><span class="preprocessor">#define ACCESSCTRL_HSTX_SU_LSB    _u(2)</span></div>
<div class="line"><a id="l02633" name="l02633"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#ad3ef525e154393523a29bfdb5df8804e"> 2633</a></span><span class="preprocessor">#define ACCESSCTRL_HSTX_SU_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l02634" name="l02634"></a><span class="lineno"> 2634</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l02635" name="l02635"></a><span class="lineno"> 2635</span><span class="comment">// Field       : ACCESSCTRL_HSTX_NSP</span></div>
<div class="line"><a id="l02636" name="l02636"></a><span class="lineno"> 2636</span><span class="comment">// Description : If 1, HSTX can be accessed from a Non-secure, Privileged</span></div>
<div class="line"><a id="l02637" name="l02637"></a><span class="lineno"> 2637</span><span class="comment">//               context.</span></div>
<div class="line"><a id="l02638" name="l02638"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a2989dfc2a9999f62567b712fc05dd54f"> 2638</a></span><span class="preprocessor">#define ACCESSCTRL_HSTX_NSP_RESET  _u(0x0)</span></div>
<div class="line"><a id="l02639" name="l02639"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a1f2e968ba9fbc11648eb0c45cae4458b"> 2639</a></span><span class="preprocessor">#define ACCESSCTRL_HSTX_NSP_BITS   _u(0x00000002)</span></div>
<div class="line"><a id="l02640" name="l02640"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a94a2a6a6f74941b00aebfdc6239b6834"> 2640</a></span><span class="preprocessor">#define ACCESSCTRL_HSTX_NSP_MSB    _u(1)</span></div>
<div class="line"><a id="l02641" name="l02641"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a5b07fb27c57b9f05f92650644210f367"> 2641</a></span><span class="preprocessor">#define ACCESSCTRL_HSTX_NSP_LSB    _u(1)</span></div>
<div class="line"><a id="l02642" name="l02642"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#aab66e2910aaaf81df5f01c9a6cb049e4"> 2642</a></span><span class="preprocessor">#define ACCESSCTRL_HSTX_NSP_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l02643" name="l02643"></a><span class="lineno"> 2643</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l02644" name="l02644"></a><span class="lineno"> 2644</span><span class="comment">// Field       : ACCESSCTRL_HSTX_NSU</span></div>
<div class="line"><a id="l02645" name="l02645"></a><span class="lineno"> 2645</span><span class="comment">// Description : If 1, and NSP is also set, HSTX can be accessed from a Non-</span></div>
<div class="line"><a id="l02646" name="l02646"></a><span class="lineno"> 2646</span><span class="comment">//               secure, Unprivileged context.</span></div>
<div class="line"><a id="l02647" name="l02647"></a><span class="lineno"> 2647</span><span class="comment">//</span></div>
<div class="line"><a id="l02648" name="l02648"></a><span class="lineno"> 2648</span><span class="comment">//               This bit is writable from a Non-secure, Privileged context, if</span></div>
<div class="line"><a id="l02649" name="l02649"></a><span class="lineno"> 2649</span><span class="comment">//               and only if the NSP bit is set.</span></div>
<div class="line"><a id="l02650" name="l02650"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a138eef68e93ce30ee08999b4073686bc"> 2650</a></span><span class="preprocessor">#define ACCESSCTRL_HSTX_NSU_RESET  _u(0x0)</span></div>
<div class="line"><a id="l02651" name="l02651"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a9b342b612b5dcc836a6faca3cd3333c0"> 2651</a></span><span class="preprocessor">#define ACCESSCTRL_HSTX_NSU_BITS   _u(0x00000001)</span></div>
<div class="line"><a id="l02652" name="l02652"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#ab2f636542d0d210bcabd67d42d096b8f"> 2652</a></span><span class="preprocessor">#define ACCESSCTRL_HSTX_NSU_MSB    _u(0)</span></div>
<div class="line"><a id="l02653" name="l02653"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#af5cd9003952d62341847fed2987a03c8"> 2653</a></span><span class="preprocessor">#define ACCESSCTRL_HSTX_NSU_LSB    _u(0)</span></div>
<div class="line"><a id="l02654" name="l02654"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#adfeee9d1bafb1ebea9b513da83794d14"> 2654</a></span><span class="preprocessor">#define ACCESSCTRL_HSTX_NSU_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l02655" name="l02655"></a><span class="lineno"> 2655</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l02656" name="l02656"></a><span class="lineno"> 2656</span><span class="comment">// Register    : ACCESSCTRL_I2C0</span></div>
<div class="line"><a id="l02657" name="l02657"></a><span class="lineno"> 2657</span><span class="comment">// Description : Control whether debugger, DMA, core 0 and core 1 can access</span></div>
<div class="line"><a id="l02658" name="l02658"></a><span class="lineno"> 2658</span><span class="comment">//               I2C0, and at what security/privilege levels they can do so.</span></div>
<div class="line"><a id="l02659" name="l02659"></a><span class="lineno"> 2659</span><span class="comment">//</span></div>
<div class="line"><a id="l02660" name="l02660"></a><span class="lineno"> 2660</span><span class="comment">//               Defaults to Secure access from any master.</span></div>
<div class="line"><a id="l02661" name="l02661"></a><span class="lineno"> 2661</span><span class="comment">//</span></div>
<div class="line"><a id="l02662" name="l02662"></a><span class="lineno"> 2662</span><span class="comment">//               This register is writable only from a Secure, Privileged</span></div>
<div class="line"><a id="l02663" name="l02663"></a><span class="lineno"> 2663</span><span class="comment">//               processor or debugger, with the exception of the NSU bit, which</span></div>
<div class="line"><a id="l02664" name="l02664"></a><span class="lineno"> 2664</span><span class="comment">//               becomes Non-secure-Privileged-writable when the NSP bit is set.</span></div>
<div class="line"><a id="l02665" name="l02665"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a58876f2900090a52b7c71e002aac344e"> 2665</a></span><span class="preprocessor">#define ACCESSCTRL_I2C0_OFFSET _u(0x00000084)</span></div>
<div class="line"><a id="l02666" name="l02666"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a9fb12f7cf26bebad10c54a47da83206a"> 2666</a></span><span class="preprocessor">#define ACCESSCTRL_I2C0_BITS   _u(0x000000ff)</span></div>
<div class="line"><a id="l02667" name="l02667"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a85dc604a5a5d6e13a1f97c6c263d807c"> 2667</a></span><span class="preprocessor">#define ACCESSCTRL_I2C0_RESET  _u(0x000000fc)</span></div>
<div class="line"><a id="l02668" name="l02668"></a><span class="lineno"> 2668</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l02669" name="l02669"></a><span class="lineno"> 2669</span><span class="comment">// Field       : ACCESSCTRL_I2C0_DBG</span></div>
<div class="line"><a id="l02670" name="l02670"></a><span class="lineno"> 2670</span><span class="comment">// Description : If 1, I2C0 can be accessed by the debugger, at</span></div>
<div class="line"><a id="l02671" name="l02671"></a><span class="lineno"> 2671</span><span class="comment">//               security/privilege levels permitted by SP/NSP/SU/NSU in this</span></div>
<div class="line"><a id="l02672" name="l02672"></a><span class="lineno"> 2672</span><span class="comment">//               register.</span></div>
<div class="line"><a id="l02673" name="l02673"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a7d88df60fe4b4e16cc3294940b6c1dc1"> 2673</a></span><span class="preprocessor">#define ACCESSCTRL_I2C0_DBG_RESET  _u(0x1)</span></div>
<div class="line"><a id="l02674" name="l02674"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a759e8c92a3e2dce2b356cc8a3dcf744a"> 2674</a></span><span class="preprocessor">#define ACCESSCTRL_I2C0_DBG_BITS   _u(0x00000080)</span></div>
<div class="line"><a id="l02675" name="l02675"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#ac2c836ca33aec34818f2277030373c24"> 2675</a></span><span class="preprocessor">#define ACCESSCTRL_I2C0_DBG_MSB    _u(7)</span></div>
<div class="line"><a id="l02676" name="l02676"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a349aea21a1206dc6b491626e460cf71a"> 2676</a></span><span class="preprocessor">#define ACCESSCTRL_I2C0_DBG_LSB    _u(7)</span></div>
<div class="line"><a id="l02677" name="l02677"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a17f2f9b0960bcb3b73b4cabd99081e40"> 2677</a></span><span class="preprocessor">#define ACCESSCTRL_I2C0_DBG_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l02678" name="l02678"></a><span class="lineno"> 2678</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l02679" name="l02679"></a><span class="lineno"> 2679</span><span class="comment">// Field       : ACCESSCTRL_I2C0_DMA</span></div>
<div class="line"><a id="l02680" name="l02680"></a><span class="lineno"> 2680</span><span class="comment">// Description : If 1, I2C0 can be accessed by the DMA, at security/privilege</span></div>
<div class="line"><a id="l02681" name="l02681"></a><span class="lineno"> 2681</span><span class="comment">//               levels permitted by SP/NSP/SU/NSU in this register.</span></div>
<div class="line"><a id="l02682" name="l02682"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a0dd7e2b8e7815f7a5523fbd735323f03"> 2682</a></span><span class="preprocessor">#define ACCESSCTRL_I2C0_DMA_RESET  _u(0x1)</span></div>
<div class="line"><a id="l02683" name="l02683"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#aa2c0c05147e42aa985f67a1c0c1e8bf3"> 2683</a></span><span class="preprocessor">#define ACCESSCTRL_I2C0_DMA_BITS   _u(0x00000040)</span></div>
<div class="line"><a id="l02684" name="l02684"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a26d1436ac021e03fc7bd0797403b8174"> 2684</a></span><span class="preprocessor">#define ACCESSCTRL_I2C0_DMA_MSB    _u(6)</span></div>
<div class="line"><a id="l02685" name="l02685"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a4fa1b760c19c0c4d881e9f20f298e6f1"> 2685</a></span><span class="preprocessor">#define ACCESSCTRL_I2C0_DMA_LSB    _u(6)</span></div>
<div class="line"><a id="l02686" name="l02686"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#aadf3f4125f9bb0f2e7b7a21292e2f281"> 2686</a></span><span class="preprocessor">#define ACCESSCTRL_I2C0_DMA_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l02687" name="l02687"></a><span class="lineno"> 2687</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l02688" name="l02688"></a><span class="lineno"> 2688</span><span class="comment">// Field       : ACCESSCTRL_I2C0_CORE1</span></div>
<div class="line"><a id="l02689" name="l02689"></a><span class="lineno"> 2689</span><span class="comment">// Description : If 1, I2C0 can be accessed by core 1, at security/privilege</span></div>
<div class="line"><a id="l02690" name="l02690"></a><span class="lineno"> 2690</span><span class="comment">//               levels permitted by SP/NSP/SU/NSU in this register.</span></div>
<div class="line"><a id="l02691" name="l02691"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#acc253df769f4bbf8c5691baf4f448a40"> 2691</a></span><span class="preprocessor">#define ACCESSCTRL_I2C0_CORE1_RESET  _u(0x1)</span></div>
<div class="line"><a id="l02692" name="l02692"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a07fd1acbf69ef9c012d6e4c29e9a110e"> 2692</a></span><span class="preprocessor">#define ACCESSCTRL_I2C0_CORE1_BITS   _u(0x00000020)</span></div>
<div class="line"><a id="l02693" name="l02693"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a27fb9ba9bfa6cbb7c4570f8bf56f138f"> 2693</a></span><span class="preprocessor">#define ACCESSCTRL_I2C0_CORE1_MSB    _u(5)</span></div>
<div class="line"><a id="l02694" name="l02694"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a937450928eafaa5e700ca0784657d7f0"> 2694</a></span><span class="preprocessor">#define ACCESSCTRL_I2C0_CORE1_LSB    _u(5)</span></div>
<div class="line"><a id="l02695" name="l02695"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#ae6894b5890bac38c4efbbbad1d15e8e8"> 2695</a></span><span class="preprocessor">#define ACCESSCTRL_I2C0_CORE1_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l02696" name="l02696"></a><span class="lineno"> 2696</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l02697" name="l02697"></a><span class="lineno"> 2697</span><span class="comment">// Field       : ACCESSCTRL_I2C0_CORE0</span></div>
<div class="line"><a id="l02698" name="l02698"></a><span class="lineno"> 2698</span><span class="comment">// Description : If 1, I2C0 can be accessed by core 0, at security/privilege</span></div>
<div class="line"><a id="l02699" name="l02699"></a><span class="lineno"> 2699</span><span class="comment">//               levels permitted by SP/NSP/SU/NSU in this register.</span></div>
<div class="line"><a id="l02700" name="l02700"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#ae8672f53611900e305af07097a8ca011"> 2700</a></span><span class="preprocessor">#define ACCESSCTRL_I2C0_CORE0_RESET  _u(0x1)</span></div>
<div class="line"><a id="l02701" name="l02701"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a8cb2d14b553020a7ea416307259df706"> 2701</a></span><span class="preprocessor">#define ACCESSCTRL_I2C0_CORE0_BITS   _u(0x00000010)</span></div>
<div class="line"><a id="l02702" name="l02702"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#ae32e54ecb1bb4cc583c7ae2fdf4419a9"> 2702</a></span><span class="preprocessor">#define ACCESSCTRL_I2C0_CORE0_MSB    _u(4)</span></div>
<div class="line"><a id="l02703" name="l02703"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#afd868d5da52bfcdeb9b80ae9acba5e14"> 2703</a></span><span class="preprocessor">#define ACCESSCTRL_I2C0_CORE0_LSB    _u(4)</span></div>
<div class="line"><a id="l02704" name="l02704"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a7b30f879a262d45e5ee3d3915090cdf3"> 2704</a></span><span class="preprocessor">#define ACCESSCTRL_I2C0_CORE0_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l02705" name="l02705"></a><span class="lineno"> 2705</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l02706" name="l02706"></a><span class="lineno"> 2706</span><span class="comment">// Field       : ACCESSCTRL_I2C0_SP</span></div>
<div class="line"><a id="l02707" name="l02707"></a><span class="lineno"> 2707</span><span class="comment">// Description : If 1, I2C0 can be accessed from a Secure, Privileged context.</span></div>
<div class="line"><a id="l02708" name="l02708"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a8f4a6795a75696908695def13d286271"> 2708</a></span><span class="preprocessor">#define ACCESSCTRL_I2C0_SP_RESET  _u(0x1)</span></div>
<div class="line"><a id="l02709" name="l02709"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a90ae71466d7abe6ff9ca60353804587b"> 2709</a></span><span class="preprocessor">#define ACCESSCTRL_I2C0_SP_BITS   _u(0x00000008)</span></div>
<div class="line"><a id="l02710" name="l02710"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a92f8cff320871b1faff18f458708e5b6"> 2710</a></span><span class="preprocessor">#define ACCESSCTRL_I2C0_SP_MSB    _u(3)</span></div>
<div class="line"><a id="l02711" name="l02711"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a5b12b26153a13aeb934348c1e9559a2c"> 2711</a></span><span class="preprocessor">#define ACCESSCTRL_I2C0_SP_LSB    _u(3)</span></div>
<div class="line"><a id="l02712" name="l02712"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a85db8fded0e34afc5bb29ab8a6ca427c"> 2712</a></span><span class="preprocessor">#define ACCESSCTRL_I2C0_SP_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l02713" name="l02713"></a><span class="lineno"> 2713</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l02714" name="l02714"></a><span class="lineno"> 2714</span><span class="comment">// Field       : ACCESSCTRL_I2C0_SU</span></div>
<div class="line"><a id="l02715" name="l02715"></a><span class="lineno"> 2715</span><span class="comment">// Description : If 1, and SP is also set, I2C0 can be accessed from a Secure,</span></div>
<div class="line"><a id="l02716" name="l02716"></a><span class="lineno"> 2716</span><span class="comment">//               Unprivileged context.</span></div>
<div class="line"><a id="l02717" name="l02717"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a7be0755ab48af9585852031f1ce6b640"> 2717</a></span><span class="preprocessor">#define ACCESSCTRL_I2C0_SU_RESET  _u(0x1)</span></div>
<div class="line"><a id="l02718" name="l02718"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a3dadef4ef09d69d29e150f940739295a"> 2718</a></span><span class="preprocessor">#define ACCESSCTRL_I2C0_SU_BITS   _u(0x00000004)</span></div>
<div class="line"><a id="l02719" name="l02719"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a31e1b24f9e10725b8a13041f9b8ca84a"> 2719</a></span><span class="preprocessor">#define ACCESSCTRL_I2C0_SU_MSB    _u(2)</span></div>
<div class="line"><a id="l02720" name="l02720"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#af6abf01fdb41a56e88a13a1811c64dc6"> 2720</a></span><span class="preprocessor">#define ACCESSCTRL_I2C0_SU_LSB    _u(2)</span></div>
<div class="line"><a id="l02721" name="l02721"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#ad2dd06f91acdd24b8e941fba6b649250"> 2721</a></span><span class="preprocessor">#define ACCESSCTRL_I2C0_SU_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l02722" name="l02722"></a><span class="lineno"> 2722</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l02723" name="l02723"></a><span class="lineno"> 2723</span><span class="comment">// Field       : ACCESSCTRL_I2C0_NSP</span></div>
<div class="line"><a id="l02724" name="l02724"></a><span class="lineno"> 2724</span><span class="comment">// Description : If 1, I2C0 can be accessed from a Non-secure, Privileged</span></div>
<div class="line"><a id="l02725" name="l02725"></a><span class="lineno"> 2725</span><span class="comment">//               context.</span></div>
<div class="line"><a id="l02726" name="l02726"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a78ed66a88203ba3979b00377b1f1d114"> 2726</a></span><span class="preprocessor">#define ACCESSCTRL_I2C0_NSP_RESET  _u(0x0)</span></div>
<div class="line"><a id="l02727" name="l02727"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a499ac4b313045a60ddf281b1c54d3fd5"> 2727</a></span><span class="preprocessor">#define ACCESSCTRL_I2C0_NSP_BITS   _u(0x00000002)</span></div>
<div class="line"><a id="l02728" name="l02728"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#aee6f41ec2767fbe880aad9469e4e6e5f"> 2728</a></span><span class="preprocessor">#define ACCESSCTRL_I2C0_NSP_MSB    _u(1)</span></div>
<div class="line"><a id="l02729" name="l02729"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a4bc85aa7fe6717c5ba171969f816b5a7"> 2729</a></span><span class="preprocessor">#define ACCESSCTRL_I2C0_NSP_LSB    _u(1)</span></div>
<div class="line"><a id="l02730" name="l02730"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a0ccbcef3a69dc09abbce9f18e65cc1ef"> 2730</a></span><span class="preprocessor">#define ACCESSCTRL_I2C0_NSP_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l02731" name="l02731"></a><span class="lineno"> 2731</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l02732" name="l02732"></a><span class="lineno"> 2732</span><span class="comment">// Field       : ACCESSCTRL_I2C0_NSU</span></div>
<div class="line"><a id="l02733" name="l02733"></a><span class="lineno"> 2733</span><span class="comment">// Description : If 1, and NSP is also set, I2C0 can be accessed from a Non-</span></div>
<div class="line"><a id="l02734" name="l02734"></a><span class="lineno"> 2734</span><span class="comment">//               secure, Unprivileged context.</span></div>
<div class="line"><a id="l02735" name="l02735"></a><span class="lineno"> 2735</span><span class="comment">//</span></div>
<div class="line"><a id="l02736" name="l02736"></a><span class="lineno"> 2736</span><span class="comment">//               This bit is writable from a Non-secure, Privileged context, if</span></div>
<div class="line"><a id="l02737" name="l02737"></a><span class="lineno"> 2737</span><span class="comment">//               and only if the NSP bit is set.</span></div>
<div class="line"><a id="l02738" name="l02738"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#aeda0f30676a8982314d3b9651aed80e7"> 2738</a></span><span class="preprocessor">#define ACCESSCTRL_I2C0_NSU_RESET  _u(0x0)</span></div>
<div class="line"><a id="l02739" name="l02739"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a1b066fa5e477b3e6190b04623afb4935"> 2739</a></span><span class="preprocessor">#define ACCESSCTRL_I2C0_NSU_BITS   _u(0x00000001)</span></div>
<div class="line"><a id="l02740" name="l02740"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a77dd4568781d973e66d0bfa12ed1cf1c"> 2740</a></span><span class="preprocessor">#define ACCESSCTRL_I2C0_NSU_MSB    _u(0)</span></div>
<div class="line"><a id="l02741" name="l02741"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#aa510690aed649ba60322295bdd4605f4"> 2741</a></span><span class="preprocessor">#define ACCESSCTRL_I2C0_NSU_LSB    _u(0)</span></div>
<div class="line"><a id="l02742" name="l02742"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a35f5cfac65b8812e52ba76c3acaa0b8c"> 2742</a></span><span class="preprocessor">#define ACCESSCTRL_I2C0_NSU_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l02743" name="l02743"></a><span class="lineno"> 2743</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l02744" name="l02744"></a><span class="lineno"> 2744</span><span class="comment">// Register    : ACCESSCTRL_I2C1</span></div>
<div class="line"><a id="l02745" name="l02745"></a><span class="lineno"> 2745</span><span class="comment">// Description : Control whether debugger, DMA, core 0 and core 1 can access</span></div>
<div class="line"><a id="l02746" name="l02746"></a><span class="lineno"> 2746</span><span class="comment">//               I2C1, and at what security/privilege levels they can do so.</span></div>
<div class="line"><a id="l02747" name="l02747"></a><span class="lineno"> 2747</span><span class="comment">//</span></div>
<div class="line"><a id="l02748" name="l02748"></a><span class="lineno"> 2748</span><span class="comment">//               Defaults to Secure access from any master.</span></div>
<div class="line"><a id="l02749" name="l02749"></a><span class="lineno"> 2749</span><span class="comment">//</span></div>
<div class="line"><a id="l02750" name="l02750"></a><span class="lineno"> 2750</span><span class="comment">//               This register is writable only from a Secure, Privileged</span></div>
<div class="line"><a id="l02751" name="l02751"></a><span class="lineno"> 2751</span><span class="comment">//               processor or debugger, with the exception of the NSU bit, which</span></div>
<div class="line"><a id="l02752" name="l02752"></a><span class="lineno"> 2752</span><span class="comment">//               becomes Non-secure-Privileged-writable when the NSP bit is set.</span></div>
<div class="line"><a id="l02753" name="l02753"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a4bf22b0e28e18b34cda8102d77c0afa9"> 2753</a></span><span class="preprocessor">#define ACCESSCTRL_I2C1_OFFSET _u(0x00000088)</span></div>
<div class="line"><a id="l02754" name="l02754"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#aa7fbd5aaf67f502fd631262fcecc7b2d"> 2754</a></span><span class="preprocessor">#define ACCESSCTRL_I2C1_BITS   _u(0x000000ff)</span></div>
<div class="line"><a id="l02755" name="l02755"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a57069fa42773e43345c85a1b78e90dce"> 2755</a></span><span class="preprocessor">#define ACCESSCTRL_I2C1_RESET  _u(0x000000fc)</span></div>
<div class="line"><a id="l02756" name="l02756"></a><span class="lineno"> 2756</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l02757" name="l02757"></a><span class="lineno"> 2757</span><span class="comment">// Field       : ACCESSCTRL_I2C1_DBG</span></div>
<div class="line"><a id="l02758" name="l02758"></a><span class="lineno"> 2758</span><span class="comment">// Description : If 1, I2C1 can be accessed by the debugger, at</span></div>
<div class="line"><a id="l02759" name="l02759"></a><span class="lineno"> 2759</span><span class="comment">//               security/privilege levels permitted by SP/NSP/SU/NSU in this</span></div>
<div class="line"><a id="l02760" name="l02760"></a><span class="lineno"> 2760</span><span class="comment">//               register.</span></div>
<div class="line"><a id="l02761" name="l02761"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#ae14623ab6849c55b0581d785b63e4182"> 2761</a></span><span class="preprocessor">#define ACCESSCTRL_I2C1_DBG_RESET  _u(0x1)</span></div>
<div class="line"><a id="l02762" name="l02762"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a59ef3d06d8c6f468da794499ef3844df"> 2762</a></span><span class="preprocessor">#define ACCESSCTRL_I2C1_DBG_BITS   _u(0x00000080)</span></div>
<div class="line"><a id="l02763" name="l02763"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#af5f9d9fa1a3cd4fdc4a4360447968147"> 2763</a></span><span class="preprocessor">#define ACCESSCTRL_I2C1_DBG_MSB    _u(7)</span></div>
<div class="line"><a id="l02764" name="l02764"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#ae3d5ed4e266d98312b9b08fd3a2bf441"> 2764</a></span><span class="preprocessor">#define ACCESSCTRL_I2C1_DBG_LSB    _u(7)</span></div>
<div class="line"><a id="l02765" name="l02765"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#ab7225daa6605fd8824d0d923cc5580e1"> 2765</a></span><span class="preprocessor">#define ACCESSCTRL_I2C1_DBG_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l02766" name="l02766"></a><span class="lineno"> 2766</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l02767" name="l02767"></a><span class="lineno"> 2767</span><span class="comment">// Field       : ACCESSCTRL_I2C1_DMA</span></div>
<div class="line"><a id="l02768" name="l02768"></a><span class="lineno"> 2768</span><span class="comment">// Description : If 1, I2C1 can be accessed by the DMA, at security/privilege</span></div>
<div class="line"><a id="l02769" name="l02769"></a><span class="lineno"> 2769</span><span class="comment">//               levels permitted by SP/NSP/SU/NSU in this register.</span></div>
<div class="line"><a id="l02770" name="l02770"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#af8ad39a9fab77170c91b4ae90df01c47"> 2770</a></span><span class="preprocessor">#define ACCESSCTRL_I2C1_DMA_RESET  _u(0x1)</span></div>
<div class="line"><a id="l02771" name="l02771"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#ac9e4bf50ae57c3279ac7fc29bf2c3025"> 2771</a></span><span class="preprocessor">#define ACCESSCTRL_I2C1_DMA_BITS   _u(0x00000040)</span></div>
<div class="line"><a id="l02772" name="l02772"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#aa52c4bb29b657ecfa68f2ae2360ee319"> 2772</a></span><span class="preprocessor">#define ACCESSCTRL_I2C1_DMA_MSB    _u(6)</span></div>
<div class="line"><a id="l02773" name="l02773"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a2af6120c63831544654b46b200801f41"> 2773</a></span><span class="preprocessor">#define ACCESSCTRL_I2C1_DMA_LSB    _u(6)</span></div>
<div class="line"><a id="l02774" name="l02774"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a486cea07a988444f058a917d099a3ca2"> 2774</a></span><span class="preprocessor">#define ACCESSCTRL_I2C1_DMA_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l02775" name="l02775"></a><span class="lineno"> 2775</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l02776" name="l02776"></a><span class="lineno"> 2776</span><span class="comment">// Field       : ACCESSCTRL_I2C1_CORE1</span></div>
<div class="line"><a id="l02777" name="l02777"></a><span class="lineno"> 2777</span><span class="comment">// Description : If 1, I2C1 can be accessed by core 1, at security/privilege</span></div>
<div class="line"><a id="l02778" name="l02778"></a><span class="lineno"> 2778</span><span class="comment">//               levels permitted by SP/NSP/SU/NSU in this register.</span></div>
<div class="line"><a id="l02779" name="l02779"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#ab1ce7bf2b9154a96319f981dbfcc4c53"> 2779</a></span><span class="preprocessor">#define ACCESSCTRL_I2C1_CORE1_RESET  _u(0x1)</span></div>
<div class="line"><a id="l02780" name="l02780"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#aa4d0760df5e588365bf53df1c20a8eaa"> 2780</a></span><span class="preprocessor">#define ACCESSCTRL_I2C1_CORE1_BITS   _u(0x00000020)</span></div>
<div class="line"><a id="l02781" name="l02781"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a938c432dde4ea093db556108aeb99a12"> 2781</a></span><span class="preprocessor">#define ACCESSCTRL_I2C1_CORE1_MSB    _u(5)</span></div>
<div class="line"><a id="l02782" name="l02782"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a23992b118fcead119bd2f7d7d685fe5a"> 2782</a></span><span class="preprocessor">#define ACCESSCTRL_I2C1_CORE1_LSB    _u(5)</span></div>
<div class="line"><a id="l02783" name="l02783"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#ae99f0401d70fc63cd65336df2efb3cfb"> 2783</a></span><span class="preprocessor">#define ACCESSCTRL_I2C1_CORE1_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l02784" name="l02784"></a><span class="lineno"> 2784</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l02785" name="l02785"></a><span class="lineno"> 2785</span><span class="comment">// Field       : ACCESSCTRL_I2C1_CORE0</span></div>
<div class="line"><a id="l02786" name="l02786"></a><span class="lineno"> 2786</span><span class="comment">// Description : If 1, I2C1 can be accessed by core 0, at security/privilege</span></div>
<div class="line"><a id="l02787" name="l02787"></a><span class="lineno"> 2787</span><span class="comment">//               levels permitted by SP/NSP/SU/NSU in this register.</span></div>
<div class="line"><a id="l02788" name="l02788"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a53a70079f21cb80e3f317a729a535a68"> 2788</a></span><span class="preprocessor">#define ACCESSCTRL_I2C1_CORE0_RESET  _u(0x1)</span></div>
<div class="line"><a id="l02789" name="l02789"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a19551920c7806d8608abb63d7cad229a"> 2789</a></span><span class="preprocessor">#define ACCESSCTRL_I2C1_CORE0_BITS   _u(0x00000010)</span></div>
<div class="line"><a id="l02790" name="l02790"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a9a442a69e50cec6a071018485367462f"> 2790</a></span><span class="preprocessor">#define ACCESSCTRL_I2C1_CORE0_MSB    _u(4)</span></div>
<div class="line"><a id="l02791" name="l02791"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a4053c3b538d00088af0b68c49f6d0232"> 2791</a></span><span class="preprocessor">#define ACCESSCTRL_I2C1_CORE0_LSB    _u(4)</span></div>
<div class="line"><a id="l02792" name="l02792"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#aebe2a37057b0d1f95ec5b66cb9708195"> 2792</a></span><span class="preprocessor">#define ACCESSCTRL_I2C1_CORE0_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l02793" name="l02793"></a><span class="lineno"> 2793</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l02794" name="l02794"></a><span class="lineno"> 2794</span><span class="comment">// Field       : ACCESSCTRL_I2C1_SP</span></div>
<div class="line"><a id="l02795" name="l02795"></a><span class="lineno"> 2795</span><span class="comment">// Description : If 1, I2C1 can be accessed from a Secure, Privileged context.</span></div>
<div class="line"><a id="l02796" name="l02796"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a4e390a4d09f399fe07b2e8608b26ed7c"> 2796</a></span><span class="preprocessor">#define ACCESSCTRL_I2C1_SP_RESET  _u(0x1)</span></div>
<div class="line"><a id="l02797" name="l02797"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#aa166fcea079b17b82819a0b9c11e9b23"> 2797</a></span><span class="preprocessor">#define ACCESSCTRL_I2C1_SP_BITS   _u(0x00000008)</span></div>
<div class="line"><a id="l02798" name="l02798"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#ab9d40b400e86320f79fc87498da66bc7"> 2798</a></span><span class="preprocessor">#define ACCESSCTRL_I2C1_SP_MSB    _u(3)</span></div>
<div class="line"><a id="l02799" name="l02799"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a73ea917bae8726648cb23874dc287c87"> 2799</a></span><span class="preprocessor">#define ACCESSCTRL_I2C1_SP_LSB    _u(3)</span></div>
<div class="line"><a id="l02800" name="l02800"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a806f0b107238855ca3f430f1b81b5492"> 2800</a></span><span class="preprocessor">#define ACCESSCTRL_I2C1_SP_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l02801" name="l02801"></a><span class="lineno"> 2801</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l02802" name="l02802"></a><span class="lineno"> 2802</span><span class="comment">// Field       : ACCESSCTRL_I2C1_SU</span></div>
<div class="line"><a id="l02803" name="l02803"></a><span class="lineno"> 2803</span><span class="comment">// Description : If 1, and SP is also set, I2C1 can be accessed from a Secure,</span></div>
<div class="line"><a id="l02804" name="l02804"></a><span class="lineno"> 2804</span><span class="comment">//               Unprivileged context.</span></div>
<div class="line"><a id="l02805" name="l02805"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#aaa1a29abcd0a53bd450cec189e13848d"> 2805</a></span><span class="preprocessor">#define ACCESSCTRL_I2C1_SU_RESET  _u(0x1)</span></div>
<div class="line"><a id="l02806" name="l02806"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a494fe7572cd022279f10882c864bc9d6"> 2806</a></span><span class="preprocessor">#define ACCESSCTRL_I2C1_SU_BITS   _u(0x00000004)</span></div>
<div class="line"><a id="l02807" name="l02807"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#ae36c78af82eaaf06bd3e460e2f2fbfb4"> 2807</a></span><span class="preprocessor">#define ACCESSCTRL_I2C1_SU_MSB    _u(2)</span></div>
<div class="line"><a id="l02808" name="l02808"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#aa2d96762cdfa74e6caed7095a6519f63"> 2808</a></span><span class="preprocessor">#define ACCESSCTRL_I2C1_SU_LSB    _u(2)</span></div>
<div class="line"><a id="l02809" name="l02809"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a7cb488e6d297b1289e41e79f616eade1"> 2809</a></span><span class="preprocessor">#define ACCESSCTRL_I2C1_SU_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l02810" name="l02810"></a><span class="lineno"> 2810</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l02811" name="l02811"></a><span class="lineno"> 2811</span><span class="comment">// Field       : ACCESSCTRL_I2C1_NSP</span></div>
<div class="line"><a id="l02812" name="l02812"></a><span class="lineno"> 2812</span><span class="comment">// Description : If 1, I2C1 can be accessed from a Non-secure, Privileged</span></div>
<div class="line"><a id="l02813" name="l02813"></a><span class="lineno"> 2813</span><span class="comment">//               context.</span></div>
<div class="line"><a id="l02814" name="l02814"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#ab2d099213e9ce88008e2813ee0aedc02"> 2814</a></span><span class="preprocessor">#define ACCESSCTRL_I2C1_NSP_RESET  _u(0x0)</span></div>
<div class="line"><a id="l02815" name="l02815"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a8b462021f162c8ec9d408a4dee2a09ef"> 2815</a></span><span class="preprocessor">#define ACCESSCTRL_I2C1_NSP_BITS   _u(0x00000002)</span></div>
<div class="line"><a id="l02816" name="l02816"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a28ca2667a81b597bccb8fb1c8ae668b1"> 2816</a></span><span class="preprocessor">#define ACCESSCTRL_I2C1_NSP_MSB    _u(1)</span></div>
<div class="line"><a id="l02817" name="l02817"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#abeeebb524eae6b946bd35b911501f944"> 2817</a></span><span class="preprocessor">#define ACCESSCTRL_I2C1_NSP_LSB    _u(1)</span></div>
<div class="line"><a id="l02818" name="l02818"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a054ee1c3e52276241730f09e62df9362"> 2818</a></span><span class="preprocessor">#define ACCESSCTRL_I2C1_NSP_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l02819" name="l02819"></a><span class="lineno"> 2819</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l02820" name="l02820"></a><span class="lineno"> 2820</span><span class="comment">// Field       : ACCESSCTRL_I2C1_NSU</span></div>
<div class="line"><a id="l02821" name="l02821"></a><span class="lineno"> 2821</span><span class="comment">// Description : If 1, and NSP is also set, I2C1 can be accessed from a Non-</span></div>
<div class="line"><a id="l02822" name="l02822"></a><span class="lineno"> 2822</span><span class="comment">//               secure, Unprivileged context.</span></div>
<div class="line"><a id="l02823" name="l02823"></a><span class="lineno"> 2823</span><span class="comment">//</span></div>
<div class="line"><a id="l02824" name="l02824"></a><span class="lineno"> 2824</span><span class="comment">//               This bit is writable from a Non-secure, Privileged context, if</span></div>
<div class="line"><a id="l02825" name="l02825"></a><span class="lineno"> 2825</span><span class="comment">//               and only if the NSP bit is set.</span></div>
<div class="line"><a id="l02826" name="l02826"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a19c21de3c151ee6a690728e24ee1bf83"> 2826</a></span><span class="preprocessor">#define ACCESSCTRL_I2C1_NSU_RESET  _u(0x0)</span></div>
<div class="line"><a id="l02827" name="l02827"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a2c7986939c692d161ec73cc39c8536f7"> 2827</a></span><span class="preprocessor">#define ACCESSCTRL_I2C1_NSU_BITS   _u(0x00000001)</span></div>
<div class="line"><a id="l02828" name="l02828"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#aa40a99925677e9079dbc2223653532cf"> 2828</a></span><span class="preprocessor">#define ACCESSCTRL_I2C1_NSU_MSB    _u(0)</span></div>
<div class="line"><a id="l02829" name="l02829"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a4866e8aec93ea33ed77d5fdd558ed293"> 2829</a></span><span class="preprocessor">#define ACCESSCTRL_I2C1_NSU_LSB    _u(0)</span></div>
<div class="line"><a id="l02830" name="l02830"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a52e8d08d97ff06ffc95c433c7c944762"> 2830</a></span><span class="preprocessor">#define ACCESSCTRL_I2C1_NSU_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l02831" name="l02831"></a><span class="lineno"> 2831</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l02832" name="l02832"></a><span class="lineno"> 2832</span><span class="comment">// Register    : ACCESSCTRL_PWM</span></div>
<div class="line"><a id="l02833" name="l02833"></a><span class="lineno"> 2833</span><span class="comment">// Description : Control whether debugger, DMA, core 0 and core 1 can access</span></div>
<div class="line"><a id="l02834" name="l02834"></a><span class="lineno"> 2834</span><span class="comment">//               PWM, and at what security/privilege levels they can do so.</span></div>
<div class="line"><a id="l02835" name="l02835"></a><span class="lineno"> 2835</span><span class="comment">//</span></div>
<div class="line"><a id="l02836" name="l02836"></a><span class="lineno"> 2836</span><span class="comment">//               Defaults to Secure access from any master.</span></div>
<div class="line"><a id="l02837" name="l02837"></a><span class="lineno"> 2837</span><span class="comment">//</span></div>
<div class="line"><a id="l02838" name="l02838"></a><span class="lineno"> 2838</span><span class="comment">//               This register is writable only from a Secure, Privileged</span></div>
<div class="line"><a id="l02839" name="l02839"></a><span class="lineno"> 2839</span><span class="comment">//               processor or debugger, with the exception of the NSU bit, which</span></div>
<div class="line"><a id="l02840" name="l02840"></a><span class="lineno"> 2840</span><span class="comment">//               becomes Non-secure-Privileged-writable when the NSP bit is set.</span></div>
<div class="line"><a id="l02841" name="l02841"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#aaeded2ed3d8c123065e26b3ece4952c4"> 2841</a></span><span class="preprocessor">#define ACCESSCTRL_PWM_OFFSET _u(0x0000008c)</span></div>
<div class="line"><a id="l02842" name="l02842"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a394dae83bc11b1685d9ce812faca3ff5"> 2842</a></span><span class="preprocessor">#define ACCESSCTRL_PWM_BITS   _u(0x000000ff)</span></div>
<div class="line"><a id="l02843" name="l02843"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a47036349e06d5699c62335695e0d14b4"> 2843</a></span><span class="preprocessor">#define ACCESSCTRL_PWM_RESET  _u(0x000000fc)</span></div>
<div class="line"><a id="l02844" name="l02844"></a><span class="lineno"> 2844</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l02845" name="l02845"></a><span class="lineno"> 2845</span><span class="comment">// Field       : ACCESSCTRL_PWM_DBG</span></div>
<div class="line"><a id="l02846" name="l02846"></a><span class="lineno"> 2846</span><span class="comment">// Description : If 1, PWM can be accessed by the debugger, at</span></div>
<div class="line"><a id="l02847" name="l02847"></a><span class="lineno"> 2847</span><span class="comment">//               security/privilege levels permitted by SP/NSP/SU/NSU in this</span></div>
<div class="line"><a id="l02848" name="l02848"></a><span class="lineno"> 2848</span><span class="comment">//               register.</span></div>
<div class="line"><a id="l02849" name="l02849"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a35b9451c4ef9f21a4913496a65415dc2"> 2849</a></span><span class="preprocessor">#define ACCESSCTRL_PWM_DBG_RESET  _u(0x1)</span></div>
<div class="line"><a id="l02850" name="l02850"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a813de19bcd41bfc8672bac08b8c72ada"> 2850</a></span><span class="preprocessor">#define ACCESSCTRL_PWM_DBG_BITS   _u(0x00000080)</span></div>
<div class="line"><a id="l02851" name="l02851"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#aea2f9554475e7eef5671d38e828cf304"> 2851</a></span><span class="preprocessor">#define ACCESSCTRL_PWM_DBG_MSB    _u(7)</span></div>
<div class="line"><a id="l02852" name="l02852"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a3dd84992856e1bad16866b74dc5291a3"> 2852</a></span><span class="preprocessor">#define ACCESSCTRL_PWM_DBG_LSB    _u(7)</span></div>
<div class="line"><a id="l02853" name="l02853"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#af92bad9b4627321d2966ec13ea0b2537"> 2853</a></span><span class="preprocessor">#define ACCESSCTRL_PWM_DBG_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l02854" name="l02854"></a><span class="lineno"> 2854</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l02855" name="l02855"></a><span class="lineno"> 2855</span><span class="comment">// Field       : ACCESSCTRL_PWM_DMA</span></div>
<div class="line"><a id="l02856" name="l02856"></a><span class="lineno"> 2856</span><span class="comment">// Description : If 1, PWM can be accessed by the DMA, at security/privilege</span></div>
<div class="line"><a id="l02857" name="l02857"></a><span class="lineno"> 2857</span><span class="comment">//               levels permitted by SP/NSP/SU/NSU in this register.</span></div>
<div class="line"><a id="l02858" name="l02858"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#adda559b49021992aa5628ed996ecea36"> 2858</a></span><span class="preprocessor">#define ACCESSCTRL_PWM_DMA_RESET  _u(0x1)</span></div>
<div class="line"><a id="l02859" name="l02859"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#aa2ea425a88cb5a0adfdf69c74960d1e5"> 2859</a></span><span class="preprocessor">#define ACCESSCTRL_PWM_DMA_BITS   _u(0x00000040)</span></div>
<div class="line"><a id="l02860" name="l02860"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#aec9fb7f85fb574f1d16ab9cbc4c083d2"> 2860</a></span><span class="preprocessor">#define ACCESSCTRL_PWM_DMA_MSB    _u(6)</span></div>
<div class="line"><a id="l02861" name="l02861"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#abd2c21be2a54c3cf913012f19287bd61"> 2861</a></span><span class="preprocessor">#define ACCESSCTRL_PWM_DMA_LSB    _u(6)</span></div>
<div class="line"><a id="l02862" name="l02862"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a3b128182bf1cf01983c39d360a2aaffb"> 2862</a></span><span class="preprocessor">#define ACCESSCTRL_PWM_DMA_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l02863" name="l02863"></a><span class="lineno"> 2863</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l02864" name="l02864"></a><span class="lineno"> 2864</span><span class="comment">// Field       : ACCESSCTRL_PWM_CORE1</span></div>
<div class="line"><a id="l02865" name="l02865"></a><span class="lineno"> 2865</span><span class="comment">// Description : If 1, PWM can be accessed by core 1, at security/privilege</span></div>
<div class="line"><a id="l02866" name="l02866"></a><span class="lineno"> 2866</span><span class="comment">//               levels permitted by SP/NSP/SU/NSU in this register.</span></div>
<div class="line"><a id="l02867" name="l02867"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a9f3eadc80d64f15df8761994a62d1c92"> 2867</a></span><span class="preprocessor">#define ACCESSCTRL_PWM_CORE1_RESET  _u(0x1)</span></div>
<div class="line"><a id="l02868" name="l02868"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a917e1da8f9852930070f9691b870f502"> 2868</a></span><span class="preprocessor">#define ACCESSCTRL_PWM_CORE1_BITS   _u(0x00000020)</span></div>
<div class="line"><a id="l02869" name="l02869"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a82eb255ae4b942f6095b7e181b8c0b7b"> 2869</a></span><span class="preprocessor">#define ACCESSCTRL_PWM_CORE1_MSB    _u(5)</span></div>
<div class="line"><a id="l02870" name="l02870"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a5d6da15678e9abc1d2d4fdaf38bcb7a1"> 2870</a></span><span class="preprocessor">#define ACCESSCTRL_PWM_CORE1_LSB    _u(5)</span></div>
<div class="line"><a id="l02871" name="l02871"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#ae62517f9c13b835129ae2fc9bcb7a027"> 2871</a></span><span class="preprocessor">#define ACCESSCTRL_PWM_CORE1_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l02872" name="l02872"></a><span class="lineno"> 2872</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l02873" name="l02873"></a><span class="lineno"> 2873</span><span class="comment">// Field       : ACCESSCTRL_PWM_CORE0</span></div>
<div class="line"><a id="l02874" name="l02874"></a><span class="lineno"> 2874</span><span class="comment">// Description : If 1, PWM can be accessed by core 0, at security/privilege</span></div>
<div class="line"><a id="l02875" name="l02875"></a><span class="lineno"> 2875</span><span class="comment">//               levels permitted by SP/NSP/SU/NSU in this register.</span></div>
<div class="line"><a id="l02876" name="l02876"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a13a17cb28123a1861f95be57c0c4d69b"> 2876</a></span><span class="preprocessor">#define ACCESSCTRL_PWM_CORE0_RESET  _u(0x1)</span></div>
<div class="line"><a id="l02877" name="l02877"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a3ce72e9e6b7d8e06059a54c4ad8dacfa"> 2877</a></span><span class="preprocessor">#define ACCESSCTRL_PWM_CORE0_BITS   _u(0x00000010)</span></div>
<div class="line"><a id="l02878" name="l02878"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a731e56ad3f7f7e644d03ba10d460abb2"> 2878</a></span><span class="preprocessor">#define ACCESSCTRL_PWM_CORE0_MSB    _u(4)</span></div>
<div class="line"><a id="l02879" name="l02879"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a9a85dac8d123ed1e717cc5c6b2fd37a9"> 2879</a></span><span class="preprocessor">#define ACCESSCTRL_PWM_CORE0_LSB    _u(4)</span></div>
<div class="line"><a id="l02880" name="l02880"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#ad533d5ee747068b877c7cacc6c2e6336"> 2880</a></span><span class="preprocessor">#define ACCESSCTRL_PWM_CORE0_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l02881" name="l02881"></a><span class="lineno"> 2881</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l02882" name="l02882"></a><span class="lineno"> 2882</span><span class="comment">// Field       : ACCESSCTRL_PWM_SP</span></div>
<div class="line"><a id="l02883" name="l02883"></a><span class="lineno"> 2883</span><span class="comment">// Description : If 1, PWM can be accessed from a Secure, Privileged context.</span></div>
<div class="line"><a id="l02884" name="l02884"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a174bce773b5dda293569cf83a04fee8c"> 2884</a></span><span class="preprocessor">#define ACCESSCTRL_PWM_SP_RESET  _u(0x1)</span></div>
<div class="line"><a id="l02885" name="l02885"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a52c2fb390c5e572b3c079ea33c03c278"> 2885</a></span><span class="preprocessor">#define ACCESSCTRL_PWM_SP_BITS   _u(0x00000008)</span></div>
<div class="line"><a id="l02886" name="l02886"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#ab0e4ba965c14ebc41d04bde6cdba1924"> 2886</a></span><span class="preprocessor">#define ACCESSCTRL_PWM_SP_MSB    _u(3)</span></div>
<div class="line"><a id="l02887" name="l02887"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a1ce616d25c5de6335182d7d6627171e7"> 2887</a></span><span class="preprocessor">#define ACCESSCTRL_PWM_SP_LSB    _u(3)</span></div>
<div class="line"><a id="l02888" name="l02888"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a417dd8e467069960dfefa100c03ed6b8"> 2888</a></span><span class="preprocessor">#define ACCESSCTRL_PWM_SP_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l02889" name="l02889"></a><span class="lineno"> 2889</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l02890" name="l02890"></a><span class="lineno"> 2890</span><span class="comment">// Field       : ACCESSCTRL_PWM_SU</span></div>
<div class="line"><a id="l02891" name="l02891"></a><span class="lineno"> 2891</span><span class="comment">// Description : If 1, and SP is also set, PWM can be accessed from a Secure,</span></div>
<div class="line"><a id="l02892" name="l02892"></a><span class="lineno"> 2892</span><span class="comment">//               Unprivileged context.</span></div>
<div class="line"><a id="l02893" name="l02893"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a99c462eab11ab3af85ba2ce22c33b794"> 2893</a></span><span class="preprocessor">#define ACCESSCTRL_PWM_SU_RESET  _u(0x1)</span></div>
<div class="line"><a id="l02894" name="l02894"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a23e654c30b05bde838222885802e5bfd"> 2894</a></span><span class="preprocessor">#define ACCESSCTRL_PWM_SU_BITS   _u(0x00000004)</span></div>
<div class="line"><a id="l02895" name="l02895"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a4eea1f40fb0a5d74ca3821d5056919e6"> 2895</a></span><span class="preprocessor">#define ACCESSCTRL_PWM_SU_MSB    _u(2)</span></div>
<div class="line"><a id="l02896" name="l02896"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#ac7523fa40a570eaa407fbf87fdfd3c65"> 2896</a></span><span class="preprocessor">#define ACCESSCTRL_PWM_SU_LSB    _u(2)</span></div>
<div class="line"><a id="l02897" name="l02897"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a90fe60dd485dc5a219418de126064c9d"> 2897</a></span><span class="preprocessor">#define ACCESSCTRL_PWM_SU_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l02898" name="l02898"></a><span class="lineno"> 2898</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l02899" name="l02899"></a><span class="lineno"> 2899</span><span class="comment">// Field       : ACCESSCTRL_PWM_NSP</span></div>
<div class="line"><a id="l02900" name="l02900"></a><span class="lineno"> 2900</span><span class="comment">// Description : If 1, PWM can be accessed from a Non-secure, Privileged</span></div>
<div class="line"><a id="l02901" name="l02901"></a><span class="lineno"> 2901</span><span class="comment">//               context.</span></div>
<div class="line"><a id="l02902" name="l02902"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a78c7e3135ae5b327fe650dba7e555f7b"> 2902</a></span><span class="preprocessor">#define ACCESSCTRL_PWM_NSP_RESET  _u(0x0)</span></div>
<div class="line"><a id="l02903" name="l02903"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a7d8a3e8e9012be6e70adf39ed3236c55"> 2903</a></span><span class="preprocessor">#define ACCESSCTRL_PWM_NSP_BITS   _u(0x00000002)</span></div>
<div class="line"><a id="l02904" name="l02904"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#acca6050151de95ca8e1293e4bbfe1285"> 2904</a></span><span class="preprocessor">#define ACCESSCTRL_PWM_NSP_MSB    _u(1)</span></div>
<div class="line"><a id="l02905" name="l02905"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a4de4bfde636d153be6cb481303f13ead"> 2905</a></span><span class="preprocessor">#define ACCESSCTRL_PWM_NSP_LSB    _u(1)</span></div>
<div class="line"><a id="l02906" name="l02906"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a0c097e61da7a944da1a348ef980af436"> 2906</a></span><span class="preprocessor">#define ACCESSCTRL_PWM_NSP_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l02907" name="l02907"></a><span class="lineno"> 2907</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l02908" name="l02908"></a><span class="lineno"> 2908</span><span class="comment">// Field       : ACCESSCTRL_PWM_NSU</span></div>
<div class="line"><a id="l02909" name="l02909"></a><span class="lineno"> 2909</span><span class="comment">// Description : If 1, and NSP is also set, PWM can be accessed from a Non-</span></div>
<div class="line"><a id="l02910" name="l02910"></a><span class="lineno"> 2910</span><span class="comment">//               secure, Unprivileged context.</span></div>
<div class="line"><a id="l02911" name="l02911"></a><span class="lineno"> 2911</span><span class="comment">//</span></div>
<div class="line"><a id="l02912" name="l02912"></a><span class="lineno"> 2912</span><span class="comment">//               This bit is writable from a Non-secure, Privileged context, if</span></div>
<div class="line"><a id="l02913" name="l02913"></a><span class="lineno"> 2913</span><span class="comment">//               and only if the NSP bit is set.</span></div>
<div class="line"><a id="l02914" name="l02914"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a58138a472d3821eba53d2cf6de6c8e0d"> 2914</a></span><span class="preprocessor">#define ACCESSCTRL_PWM_NSU_RESET  _u(0x0)</span></div>
<div class="line"><a id="l02915" name="l02915"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a23790e7fb6ec193e7b861bf53b612a30"> 2915</a></span><span class="preprocessor">#define ACCESSCTRL_PWM_NSU_BITS   _u(0x00000001)</span></div>
<div class="line"><a id="l02916" name="l02916"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a69279c98cbf5dbe578bb46e13769d678"> 2916</a></span><span class="preprocessor">#define ACCESSCTRL_PWM_NSU_MSB    _u(0)</span></div>
<div class="line"><a id="l02917" name="l02917"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#aface77e1bf086583be78178a498db902"> 2917</a></span><span class="preprocessor">#define ACCESSCTRL_PWM_NSU_LSB    _u(0)</span></div>
<div class="line"><a id="l02918" name="l02918"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#aa5fc4227b748b56b697c56efaf269269"> 2918</a></span><span class="preprocessor">#define ACCESSCTRL_PWM_NSU_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l02919" name="l02919"></a><span class="lineno"> 2919</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l02920" name="l02920"></a><span class="lineno"> 2920</span><span class="comment">// Register    : ACCESSCTRL_SPI0</span></div>
<div class="line"><a id="l02921" name="l02921"></a><span class="lineno"> 2921</span><span class="comment">// Description : Control whether debugger, DMA, core 0 and core 1 can access</span></div>
<div class="line"><a id="l02922" name="l02922"></a><span class="lineno"> 2922</span><span class="comment">//               SPI0, and at what security/privilege levels they can do so.</span></div>
<div class="line"><a id="l02923" name="l02923"></a><span class="lineno"> 2923</span><span class="comment">//</span></div>
<div class="line"><a id="l02924" name="l02924"></a><span class="lineno"> 2924</span><span class="comment">//               Defaults to Secure access from any master.</span></div>
<div class="line"><a id="l02925" name="l02925"></a><span class="lineno"> 2925</span><span class="comment">//</span></div>
<div class="line"><a id="l02926" name="l02926"></a><span class="lineno"> 2926</span><span class="comment">//               This register is writable only from a Secure, Privileged</span></div>
<div class="line"><a id="l02927" name="l02927"></a><span class="lineno"> 2927</span><span class="comment">//               processor or debugger, with the exception of the NSU bit, which</span></div>
<div class="line"><a id="l02928" name="l02928"></a><span class="lineno"> 2928</span><span class="comment">//               becomes Non-secure-Privileged-writable when the NSP bit is set.</span></div>
<div class="line"><a id="l02929" name="l02929"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#aec22a2f145739bfe0e74428ef4cebc21"> 2929</a></span><span class="preprocessor">#define ACCESSCTRL_SPI0_OFFSET _u(0x00000090)</span></div>
<div class="line"><a id="l02930" name="l02930"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#af306b2c729e156277da2ecd2c5c88bfb"> 2930</a></span><span class="preprocessor">#define ACCESSCTRL_SPI0_BITS   _u(0x000000ff)</span></div>
<div class="line"><a id="l02931" name="l02931"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a24a6d8f502af4c8b4fd3616b908bcea7"> 2931</a></span><span class="preprocessor">#define ACCESSCTRL_SPI0_RESET  _u(0x000000fc)</span></div>
<div class="line"><a id="l02932" name="l02932"></a><span class="lineno"> 2932</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l02933" name="l02933"></a><span class="lineno"> 2933</span><span class="comment">// Field       : ACCESSCTRL_SPI0_DBG</span></div>
<div class="line"><a id="l02934" name="l02934"></a><span class="lineno"> 2934</span><span class="comment">// Description : If 1, SPI0 can be accessed by the debugger, at</span></div>
<div class="line"><a id="l02935" name="l02935"></a><span class="lineno"> 2935</span><span class="comment">//               security/privilege levels permitted by SP/NSP/SU/NSU in this</span></div>
<div class="line"><a id="l02936" name="l02936"></a><span class="lineno"> 2936</span><span class="comment">//               register.</span></div>
<div class="line"><a id="l02937" name="l02937"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#ad998403a42003d66775d72c057c37418"> 2937</a></span><span class="preprocessor">#define ACCESSCTRL_SPI0_DBG_RESET  _u(0x1)</span></div>
<div class="line"><a id="l02938" name="l02938"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#ab12c6623787df0974e484881202dbb83"> 2938</a></span><span class="preprocessor">#define ACCESSCTRL_SPI0_DBG_BITS   _u(0x00000080)</span></div>
<div class="line"><a id="l02939" name="l02939"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a33282d6d46ded6b37ad28e26d99311ce"> 2939</a></span><span class="preprocessor">#define ACCESSCTRL_SPI0_DBG_MSB    _u(7)</span></div>
<div class="line"><a id="l02940" name="l02940"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a82be654f5791c6cf01e4f8bbf9ae2f2d"> 2940</a></span><span class="preprocessor">#define ACCESSCTRL_SPI0_DBG_LSB    _u(7)</span></div>
<div class="line"><a id="l02941" name="l02941"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a8cd3d1fb6aeeb14467e2131a119fdb30"> 2941</a></span><span class="preprocessor">#define ACCESSCTRL_SPI0_DBG_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l02942" name="l02942"></a><span class="lineno"> 2942</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l02943" name="l02943"></a><span class="lineno"> 2943</span><span class="comment">// Field       : ACCESSCTRL_SPI0_DMA</span></div>
<div class="line"><a id="l02944" name="l02944"></a><span class="lineno"> 2944</span><span class="comment">// Description : If 1, SPI0 can be accessed by the DMA, at security/privilege</span></div>
<div class="line"><a id="l02945" name="l02945"></a><span class="lineno"> 2945</span><span class="comment">//               levels permitted by SP/NSP/SU/NSU in this register.</span></div>
<div class="line"><a id="l02946" name="l02946"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#ad81f7bdb710da41b436aa21882dd0390"> 2946</a></span><span class="preprocessor">#define ACCESSCTRL_SPI0_DMA_RESET  _u(0x1)</span></div>
<div class="line"><a id="l02947" name="l02947"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#abe5329bbf5aec78138a61ee4a8e50c60"> 2947</a></span><span class="preprocessor">#define ACCESSCTRL_SPI0_DMA_BITS   _u(0x00000040)</span></div>
<div class="line"><a id="l02948" name="l02948"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#af5d2f32713f77108a679eb420149a9a7"> 2948</a></span><span class="preprocessor">#define ACCESSCTRL_SPI0_DMA_MSB    _u(6)</span></div>
<div class="line"><a id="l02949" name="l02949"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#ab963ba198b807928451091eae57bd4aa"> 2949</a></span><span class="preprocessor">#define ACCESSCTRL_SPI0_DMA_LSB    _u(6)</span></div>
<div class="line"><a id="l02950" name="l02950"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a364f602481f8284385864a58c0c63a6a"> 2950</a></span><span class="preprocessor">#define ACCESSCTRL_SPI0_DMA_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l02951" name="l02951"></a><span class="lineno"> 2951</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l02952" name="l02952"></a><span class="lineno"> 2952</span><span class="comment">// Field       : ACCESSCTRL_SPI0_CORE1</span></div>
<div class="line"><a id="l02953" name="l02953"></a><span class="lineno"> 2953</span><span class="comment">// Description : If 1, SPI0 can be accessed by core 1, at security/privilege</span></div>
<div class="line"><a id="l02954" name="l02954"></a><span class="lineno"> 2954</span><span class="comment">//               levels permitted by SP/NSP/SU/NSU in this register.</span></div>
<div class="line"><a id="l02955" name="l02955"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#af0f491ca8df86867bb5bef94b86fca71"> 2955</a></span><span class="preprocessor">#define ACCESSCTRL_SPI0_CORE1_RESET  _u(0x1)</span></div>
<div class="line"><a id="l02956" name="l02956"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a2a2aa8ddaefe279ca8b945562b19789d"> 2956</a></span><span class="preprocessor">#define ACCESSCTRL_SPI0_CORE1_BITS   _u(0x00000020)</span></div>
<div class="line"><a id="l02957" name="l02957"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a523ddb4f1ada17e89fc0cee15caadf78"> 2957</a></span><span class="preprocessor">#define ACCESSCTRL_SPI0_CORE1_MSB    _u(5)</span></div>
<div class="line"><a id="l02958" name="l02958"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a720c812b2cec6cb5ee27180944999b23"> 2958</a></span><span class="preprocessor">#define ACCESSCTRL_SPI0_CORE1_LSB    _u(5)</span></div>
<div class="line"><a id="l02959" name="l02959"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a1be39ab0eaa85f5bcba93d1d6ab17c9c"> 2959</a></span><span class="preprocessor">#define ACCESSCTRL_SPI0_CORE1_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l02960" name="l02960"></a><span class="lineno"> 2960</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l02961" name="l02961"></a><span class="lineno"> 2961</span><span class="comment">// Field       : ACCESSCTRL_SPI0_CORE0</span></div>
<div class="line"><a id="l02962" name="l02962"></a><span class="lineno"> 2962</span><span class="comment">// Description : If 1, SPI0 can be accessed by core 0, at security/privilege</span></div>
<div class="line"><a id="l02963" name="l02963"></a><span class="lineno"> 2963</span><span class="comment">//               levels permitted by SP/NSP/SU/NSU in this register.</span></div>
<div class="line"><a id="l02964" name="l02964"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a24299b2520da6279ae9854abff358a2c"> 2964</a></span><span class="preprocessor">#define ACCESSCTRL_SPI0_CORE0_RESET  _u(0x1)</span></div>
<div class="line"><a id="l02965" name="l02965"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a2cfa6e833e0ced3ac343bfdeb8d07a2a"> 2965</a></span><span class="preprocessor">#define ACCESSCTRL_SPI0_CORE0_BITS   _u(0x00000010)</span></div>
<div class="line"><a id="l02966" name="l02966"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a1b2e01c134ef337d71baa52f85801f6b"> 2966</a></span><span class="preprocessor">#define ACCESSCTRL_SPI0_CORE0_MSB    _u(4)</span></div>
<div class="line"><a id="l02967" name="l02967"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#abe02144402c765d52572d24c9ca188e1"> 2967</a></span><span class="preprocessor">#define ACCESSCTRL_SPI0_CORE0_LSB    _u(4)</span></div>
<div class="line"><a id="l02968" name="l02968"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a3b70377900848b02a9858df339c1747e"> 2968</a></span><span class="preprocessor">#define ACCESSCTRL_SPI0_CORE0_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l02969" name="l02969"></a><span class="lineno"> 2969</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l02970" name="l02970"></a><span class="lineno"> 2970</span><span class="comment">// Field       : ACCESSCTRL_SPI0_SP</span></div>
<div class="line"><a id="l02971" name="l02971"></a><span class="lineno"> 2971</span><span class="comment">// Description : If 1, SPI0 can be accessed from a Secure, Privileged context.</span></div>
<div class="line"><a id="l02972" name="l02972"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a1989a8969de8cf8927c90d43dce9382f"> 2972</a></span><span class="preprocessor">#define ACCESSCTRL_SPI0_SP_RESET  _u(0x1)</span></div>
<div class="line"><a id="l02973" name="l02973"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a1322df81611429ba9e3ae49e3c5f2dc7"> 2973</a></span><span class="preprocessor">#define ACCESSCTRL_SPI0_SP_BITS   _u(0x00000008)</span></div>
<div class="line"><a id="l02974" name="l02974"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#ad8f4f414b09b5a044a90596192f96bf3"> 2974</a></span><span class="preprocessor">#define ACCESSCTRL_SPI0_SP_MSB    _u(3)</span></div>
<div class="line"><a id="l02975" name="l02975"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#af7aa7400093a996ed289c10835664669"> 2975</a></span><span class="preprocessor">#define ACCESSCTRL_SPI0_SP_LSB    _u(3)</span></div>
<div class="line"><a id="l02976" name="l02976"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a730f2b45f8d8f5c945bec9ea0f7dd42d"> 2976</a></span><span class="preprocessor">#define ACCESSCTRL_SPI0_SP_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l02977" name="l02977"></a><span class="lineno"> 2977</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l02978" name="l02978"></a><span class="lineno"> 2978</span><span class="comment">// Field       : ACCESSCTRL_SPI0_SU</span></div>
<div class="line"><a id="l02979" name="l02979"></a><span class="lineno"> 2979</span><span class="comment">// Description : If 1, and SP is also set, SPI0 can be accessed from a Secure,</span></div>
<div class="line"><a id="l02980" name="l02980"></a><span class="lineno"> 2980</span><span class="comment">//               Unprivileged context.</span></div>
<div class="line"><a id="l02981" name="l02981"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#ad9b860b63f0e009e2786385bf07c28d7"> 2981</a></span><span class="preprocessor">#define ACCESSCTRL_SPI0_SU_RESET  _u(0x1)</span></div>
<div class="line"><a id="l02982" name="l02982"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a9773caff55b45a2e506761f227156420"> 2982</a></span><span class="preprocessor">#define ACCESSCTRL_SPI0_SU_BITS   _u(0x00000004)</span></div>
<div class="line"><a id="l02983" name="l02983"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a26b10b63dae492af3f045044b89cfc33"> 2983</a></span><span class="preprocessor">#define ACCESSCTRL_SPI0_SU_MSB    _u(2)</span></div>
<div class="line"><a id="l02984" name="l02984"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a6abe26bbdee53390757bb2240e9fcb08"> 2984</a></span><span class="preprocessor">#define ACCESSCTRL_SPI0_SU_LSB    _u(2)</span></div>
<div class="line"><a id="l02985" name="l02985"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a645ce5691edc1bed9fd35b47da051235"> 2985</a></span><span class="preprocessor">#define ACCESSCTRL_SPI0_SU_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l02986" name="l02986"></a><span class="lineno"> 2986</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l02987" name="l02987"></a><span class="lineno"> 2987</span><span class="comment">// Field       : ACCESSCTRL_SPI0_NSP</span></div>
<div class="line"><a id="l02988" name="l02988"></a><span class="lineno"> 2988</span><span class="comment">// Description : If 1, SPI0 can be accessed from a Non-secure, Privileged</span></div>
<div class="line"><a id="l02989" name="l02989"></a><span class="lineno"> 2989</span><span class="comment">//               context.</span></div>
<div class="line"><a id="l02990" name="l02990"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a381dffc3a7702e7b6cbb80772d8e7aa0"> 2990</a></span><span class="preprocessor">#define ACCESSCTRL_SPI0_NSP_RESET  _u(0x0)</span></div>
<div class="line"><a id="l02991" name="l02991"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#ac194890a274f1a67b154f3fc4b9b9136"> 2991</a></span><span class="preprocessor">#define ACCESSCTRL_SPI0_NSP_BITS   _u(0x00000002)</span></div>
<div class="line"><a id="l02992" name="l02992"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#aceb8a626a8f26a4fa81f5b0dc7ae6198"> 2992</a></span><span class="preprocessor">#define ACCESSCTRL_SPI0_NSP_MSB    _u(1)</span></div>
<div class="line"><a id="l02993" name="l02993"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#ad43b97b34e00d989383d6b43edeb6fa2"> 2993</a></span><span class="preprocessor">#define ACCESSCTRL_SPI0_NSP_LSB    _u(1)</span></div>
<div class="line"><a id="l02994" name="l02994"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a38dc0cf444c7b354d3af2bbfe3b50d91"> 2994</a></span><span class="preprocessor">#define ACCESSCTRL_SPI0_NSP_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l02995" name="l02995"></a><span class="lineno"> 2995</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l02996" name="l02996"></a><span class="lineno"> 2996</span><span class="comment">// Field       : ACCESSCTRL_SPI0_NSU</span></div>
<div class="line"><a id="l02997" name="l02997"></a><span class="lineno"> 2997</span><span class="comment">// Description : If 1, and NSP is also set, SPI0 can be accessed from a Non-</span></div>
<div class="line"><a id="l02998" name="l02998"></a><span class="lineno"> 2998</span><span class="comment">//               secure, Unprivileged context.</span></div>
<div class="line"><a id="l02999" name="l02999"></a><span class="lineno"> 2999</span><span class="comment">//</span></div>
<div class="line"><a id="l03000" name="l03000"></a><span class="lineno"> 3000</span><span class="comment">//               This bit is writable from a Non-secure, Privileged context, if</span></div>
<div class="line"><a id="l03001" name="l03001"></a><span class="lineno"> 3001</span><span class="comment">//               and only if the NSP bit is set.</span></div>
<div class="line"><a id="l03002" name="l03002"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#aa804ecba7d07713f3a4d3049259e6706"> 3002</a></span><span class="preprocessor">#define ACCESSCTRL_SPI0_NSU_RESET  _u(0x0)</span></div>
<div class="line"><a id="l03003" name="l03003"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#ac8a5fdf0e9bed64f313267ffbe0f6246"> 3003</a></span><span class="preprocessor">#define ACCESSCTRL_SPI0_NSU_BITS   _u(0x00000001)</span></div>
<div class="line"><a id="l03004" name="l03004"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#ace42935380ec7f48818955624197a469"> 3004</a></span><span class="preprocessor">#define ACCESSCTRL_SPI0_NSU_MSB    _u(0)</span></div>
<div class="line"><a id="l03005" name="l03005"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a31fc8dd423765e181a86b3b38c622ec4"> 3005</a></span><span class="preprocessor">#define ACCESSCTRL_SPI0_NSU_LSB    _u(0)</span></div>
<div class="line"><a id="l03006" name="l03006"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a5e8b7f412b5bf123348eb764a9a3c9dc"> 3006</a></span><span class="preprocessor">#define ACCESSCTRL_SPI0_NSU_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l03007" name="l03007"></a><span class="lineno"> 3007</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l03008" name="l03008"></a><span class="lineno"> 3008</span><span class="comment">// Register    : ACCESSCTRL_SPI1</span></div>
<div class="line"><a id="l03009" name="l03009"></a><span class="lineno"> 3009</span><span class="comment">// Description : Control whether debugger, DMA, core 0 and core 1 can access</span></div>
<div class="line"><a id="l03010" name="l03010"></a><span class="lineno"> 3010</span><span class="comment">//               SPI1, and at what security/privilege levels they can do so.</span></div>
<div class="line"><a id="l03011" name="l03011"></a><span class="lineno"> 3011</span><span class="comment">//</span></div>
<div class="line"><a id="l03012" name="l03012"></a><span class="lineno"> 3012</span><span class="comment">//               Defaults to Secure access from any master.</span></div>
<div class="line"><a id="l03013" name="l03013"></a><span class="lineno"> 3013</span><span class="comment">//</span></div>
<div class="line"><a id="l03014" name="l03014"></a><span class="lineno"> 3014</span><span class="comment">//               This register is writable only from a Secure, Privileged</span></div>
<div class="line"><a id="l03015" name="l03015"></a><span class="lineno"> 3015</span><span class="comment">//               processor or debugger, with the exception of the NSU bit, which</span></div>
<div class="line"><a id="l03016" name="l03016"></a><span class="lineno"> 3016</span><span class="comment">//               becomes Non-secure-Privileged-writable when the NSP bit is set.</span></div>
<div class="line"><a id="l03017" name="l03017"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a8a3759425747f6ee74cb75f59c66a7ff"> 3017</a></span><span class="preprocessor">#define ACCESSCTRL_SPI1_OFFSET _u(0x00000094)</span></div>
<div class="line"><a id="l03018" name="l03018"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a65ed1a681bfb63cfcb546c140885031d"> 3018</a></span><span class="preprocessor">#define ACCESSCTRL_SPI1_BITS   _u(0x000000ff)</span></div>
<div class="line"><a id="l03019" name="l03019"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#abe42a705ef474a79a2239c2ceb6d423e"> 3019</a></span><span class="preprocessor">#define ACCESSCTRL_SPI1_RESET  _u(0x000000fc)</span></div>
<div class="line"><a id="l03020" name="l03020"></a><span class="lineno"> 3020</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l03021" name="l03021"></a><span class="lineno"> 3021</span><span class="comment">// Field       : ACCESSCTRL_SPI1_DBG</span></div>
<div class="line"><a id="l03022" name="l03022"></a><span class="lineno"> 3022</span><span class="comment">// Description : If 1, SPI1 can be accessed by the debugger, at</span></div>
<div class="line"><a id="l03023" name="l03023"></a><span class="lineno"> 3023</span><span class="comment">//               security/privilege levels permitted by SP/NSP/SU/NSU in this</span></div>
<div class="line"><a id="l03024" name="l03024"></a><span class="lineno"> 3024</span><span class="comment">//               register.</span></div>
<div class="line"><a id="l03025" name="l03025"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#aa7f5a644236d97dbbc29f578d6aa8d7b"> 3025</a></span><span class="preprocessor">#define ACCESSCTRL_SPI1_DBG_RESET  _u(0x1)</span></div>
<div class="line"><a id="l03026" name="l03026"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a9f868fa46b9652cc3986e0f2991002fe"> 3026</a></span><span class="preprocessor">#define ACCESSCTRL_SPI1_DBG_BITS   _u(0x00000080)</span></div>
<div class="line"><a id="l03027" name="l03027"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#aea52a87bb8b71f83fc95f35e5232a007"> 3027</a></span><span class="preprocessor">#define ACCESSCTRL_SPI1_DBG_MSB    _u(7)</span></div>
<div class="line"><a id="l03028" name="l03028"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a63cd1e8cd5c082c0bdf871ce7c15485b"> 3028</a></span><span class="preprocessor">#define ACCESSCTRL_SPI1_DBG_LSB    _u(7)</span></div>
<div class="line"><a id="l03029" name="l03029"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#aaa798c3da4c8e0123a52ace0106e01d2"> 3029</a></span><span class="preprocessor">#define ACCESSCTRL_SPI1_DBG_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l03030" name="l03030"></a><span class="lineno"> 3030</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l03031" name="l03031"></a><span class="lineno"> 3031</span><span class="comment">// Field       : ACCESSCTRL_SPI1_DMA</span></div>
<div class="line"><a id="l03032" name="l03032"></a><span class="lineno"> 3032</span><span class="comment">// Description : If 1, SPI1 can be accessed by the DMA, at security/privilege</span></div>
<div class="line"><a id="l03033" name="l03033"></a><span class="lineno"> 3033</span><span class="comment">//               levels permitted by SP/NSP/SU/NSU in this register.</span></div>
<div class="line"><a id="l03034" name="l03034"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a655a88e3440a3eba172d00bb8f4af78b"> 3034</a></span><span class="preprocessor">#define ACCESSCTRL_SPI1_DMA_RESET  _u(0x1)</span></div>
<div class="line"><a id="l03035" name="l03035"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#ae29456a599f0bdf18bd87ccdffcf0165"> 3035</a></span><span class="preprocessor">#define ACCESSCTRL_SPI1_DMA_BITS   _u(0x00000040)</span></div>
<div class="line"><a id="l03036" name="l03036"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#ab12b978b7d5eb58d93325bbf709e2831"> 3036</a></span><span class="preprocessor">#define ACCESSCTRL_SPI1_DMA_MSB    _u(6)</span></div>
<div class="line"><a id="l03037" name="l03037"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a83fd2231c890eb1822c4d543bf068712"> 3037</a></span><span class="preprocessor">#define ACCESSCTRL_SPI1_DMA_LSB    _u(6)</span></div>
<div class="line"><a id="l03038" name="l03038"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a6ffeef694b6d380eb395e530e84d1e30"> 3038</a></span><span class="preprocessor">#define ACCESSCTRL_SPI1_DMA_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l03039" name="l03039"></a><span class="lineno"> 3039</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l03040" name="l03040"></a><span class="lineno"> 3040</span><span class="comment">// Field       : ACCESSCTRL_SPI1_CORE1</span></div>
<div class="line"><a id="l03041" name="l03041"></a><span class="lineno"> 3041</span><span class="comment">// Description : If 1, SPI1 can be accessed by core 1, at security/privilege</span></div>
<div class="line"><a id="l03042" name="l03042"></a><span class="lineno"> 3042</span><span class="comment">//               levels permitted by SP/NSP/SU/NSU in this register.</span></div>
<div class="line"><a id="l03043" name="l03043"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a510cd1664785c07a4c8f2f703c49d367"> 3043</a></span><span class="preprocessor">#define ACCESSCTRL_SPI1_CORE1_RESET  _u(0x1)</span></div>
<div class="line"><a id="l03044" name="l03044"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a37420da28093db531b990594982d1263"> 3044</a></span><span class="preprocessor">#define ACCESSCTRL_SPI1_CORE1_BITS   _u(0x00000020)</span></div>
<div class="line"><a id="l03045" name="l03045"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a9c2f680e143ce7d18eae13191dc8a00d"> 3045</a></span><span class="preprocessor">#define ACCESSCTRL_SPI1_CORE1_MSB    _u(5)</span></div>
<div class="line"><a id="l03046" name="l03046"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a257c147e94cd7d8741052127e2295124"> 3046</a></span><span class="preprocessor">#define ACCESSCTRL_SPI1_CORE1_LSB    _u(5)</span></div>
<div class="line"><a id="l03047" name="l03047"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#af6124357ee991f15e280398a959a4f3a"> 3047</a></span><span class="preprocessor">#define ACCESSCTRL_SPI1_CORE1_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l03048" name="l03048"></a><span class="lineno"> 3048</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l03049" name="l03049"></a><span class="lineno"> 3049</span><span class="comment">// Field       : ACCESSCTRL_SPI1_CORE0</span></div>
<div class="line"><a id="l03050" name="l03050"></a><span class="lineno"> 3050</span><span class="comment">// Description : If 1, SPI1 can be accessed by core 0, at security/privilege</span></div>
<div class="line"><a id="l03051" name="l03051"></a><span class="lineno"> 3051</span><span class="comment">//               levels permitted by SP/NSP/SU/NSU in this register.</span></div>
<div class="line"><a id="l03052" name="l03052"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a582ddac3eff331dacf415f7b1e3d5c48"> 3052</a></span><span class="preprocessor">#define ACCESSCTRL_SPI1_CORE0_RESET  _u(0x1)</span></div>
<div class="line"><a id="l03053" name="l03053"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#aff4393694310901aabd045ceedb62d1b"> 3053</a></span><span class="preprocessor">#define ACCESSCTRL_SPI1_CORE0_BITS   _u(0x00000010)</span></div>
<div class="line"><a id="l03054" name="l03054"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a9ec0d51dad43533600679de6685439ec"> 3054</a></span><span class="preprocessor">#define ACCESSCTRL_SPI1_CORE0_MSB    _u(4)</span></div>
<div class="line"><a id="l03055" name="l03055"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a318224ed46437b57ac5c70a3042af013"> 3055</a></span><span class="preprocessor">#define ACCESSCTRL_SPI1_CORE0_LSB    _u(4)</span></div>
<div class="line"><a id="l03056" name="l03056"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#acead0a22d45a525fa9f24b1119354d45"> 3056</a></span><span class="preprocessor">#define ACCESSCTRL_SPI1_CORE0_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l03057" name="l03057"></a><span class="lineno"> 3057</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l03058" name="l03058"></a><span class="lineno"> 3058</span><span class="comment">// Field       : ACCESSCTRL_SPI1_SP</span></div>
<div class="line"><a id="l03059" name="l03059"></a><span class="lineno"> 3059</span><span class="comment">// Description : If 1, SPI1 can be accessed from a Secure, Privileged context.</span></div>
<div class="line"><a id="l03060" name="l03060"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a2ea1762cf5c5d101a2c5fde05b0b87c5"> 3060</a></span><span class="preprocessor">#define ACCESSCTRL_SPI1_SP_RESET  _u(0x1)</span></div>
<div class="line"><a id="l03061" name="l03061"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#af523a340dbeab0cef9de17a403b745c3"> 3061</a></span><span class="preprocessor">#define ACCESSCTRL_SPI1_SP_BITS   _u(0x00000008)</span></div>
<div class="line"><a id="l03062" name="l03062"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a95448af8d3ca21a75cb9b67e0c8b8b7e"> 3062</a></span><span class="preprocessor">#define ACCESSCTRL_SPI1_SP_MSB    _u(3)</span></div>
<div class="line"><a id="l03063" name="l03063"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#ad480c6afe1a726994096dc68001f0df2"> 3063</a></span><span class="preprocessor">#define ACCESSCTRL_SPI1_SP_LSB    _u(3)</span></div>
<div class="line"><a id="l03064" name="l03064"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a023ff66ec037eb65686b29e3a77f13ef"> 3064</a></span><span class="preprocessor">#define ACCESSCTRL_SPI1_SP_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l03065" name="l03065"></a><span class="lineno"> 3065</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l03066" name="l03066"></a><span class="lineno"> 3066</span><span class="comment">// Field       : ACCESSCTRL_SPI1_SU</span></div>
<div class="line"><a id="l03067" name="l03067"></a><span class="lineno"> 3067</span><span class="comment">// Description : If 1, and SP is also set, SPI1 can be accessed from a Secure,</span></div>
<div class="line"><a id="l03068" name="l03068"></a><span class="lineno"> 3068</span><span class="comment">//               Unprivileged context.</span></div>
<div class="line"><a id="l03069" name="l03069"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#aa60cb94cacb9cf04e4070a912d6c1770"> 3069</a></span><span class="preprocessor">#define ACCESSCTRL_SPI1_SU_RESET  _u(0x1)</span></div>
<div class="line"><a id="l03070" name="l03070"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a6cbf26b5d005ca70510d64535dfb2aee"> 3070</a></span><span class="preprocessor">#define ACCESSCTRL_SPI1_SU_BITS   _u(0x00000004)</span></div>
<div class="line"><a id="l03071" name="l03071"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#ae8db12016efc83415a044569935551d9"> 3071</a></span><span class="preprocessor">#define ACCESSCTRL_SPI1_SU_MSB    _u(2)</span></div>
<div class="line"><a id="l03072" name="l03072"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a1d64c3a8c2756a34cfdbfbe11bf1ae00"> 3072</a></span><span class="preprocessor">#define ACCESSCTRL_SPI1_SU_LSB    _u(2)</span></div>
<div class="line"><a id="l03073" name="l03073"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#aa299159a2f54f95d3ca5a3a533c7ef24"> 3073</a></span><span class="preprocessor">#define ACCESSCTRL_SPI1_SU_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l03074" name="l03074"></a><span class="lineno"> 3074</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l03075" name="l03075"></a><span class="lineno"> 3075</span><span class="comment">// Field       : ACCESSCTRL_SPI1_NSP</span></div>
<div class="line"><a id="l03076" name="l03076"></a><span class="lineno"> 3076</span><span class="comment">// Description : If 1, SPI1 can be accessed from a Non-secure, Privileged</span></div>
<div class="line"><a id="l03077" name="l03077"></a><span class="lineno"> 3077</span><span class="comment">//               context.</span></div>
<div class="line"><a id="l03078" name="l03078"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a9be9d93be0caa0fd18c40233270e4425"> 3078</a></span><span class="preprocessor">#define ACCESSCTRL_SPI1_NSP_RESET  _u(0x0)</span></div>
<div class="line"><a id="l03079" name="l03079"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#abadeffe480ecdfbe2cb7881a55d7f538"> 3079</a></span><span class="preprocessor">#define ACCESSCTRL_SPI1_NSP_BITS   _u(0x00000002)</span></div>
<div class="line"><a id="l03080" name="l03080"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#ae6ff0832c07b61a37487dacd0869b498"> 3080</a></span><span class="preprocessor">#define ACCESSCTRL_SPI1_NSP_MSB    _u(1)</span></div>
<div class="line"><a id="l03081" name="l03081"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#ac782b0f9d688a5c72c99facd85de7193"> 3081</a></span><span class="preprocessor">#define ACCESSCTRL_SPI1_NSP_LSB    _u(1)</span></div>
<div class="line"><a id="l03082" name="l03082"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a0a60c14fd4733c2a9e21de0b0c623b52"> 3082</a></span><span class="preprocessor">#define ACCESSCTRL_SPI1_NSP_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l03083" name="l03083"></a><span class="lineno"> 3083</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l03084" name="l03084"></a><span class="lineno"> 3084</span><span class="comment">// Field       : ACCESSCTRL_SPI1_NSU</span></div>
<div class="line"><a id="l03085" name="l03085"></a><span class="lineno"> 3085</span><span class="comment">// Description : If 1, and NSP is also set, SPI1 can be accessed from a Non-</span></div>
<div class="line"><a id="l03086" name="l03086"></a><span class="lineno"> 3086</span><span class="comment">//               secure, Unprivileged context.</span></div>
<div class="line"><a id="l03087" name="l03087"></a><span class="lineno"> 3087</span><span class="comment">//</span></div>
<div class="line"><a id="l03088" name="l03088"></a><span class="lineno"> 3088</span><span class="comment">//               This bit is writable from a Non-secure, Privileged context, if</span></div>
<div class="line"><a id="l03089" name="l03089"></a><span class="lineno"> 3089</span><span class="comment">//               and only if the NSP bit is set.</span></div>
<div class="line"><a id="l03090" name="l03090"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a8da5a96405708fdbf3694317e5a0e3f2"> 3090</a></span><span class="preprocessor">#define ACCESSCTRL_SPI1_NSU_RESET  _u(0x0)</span></div>
<div class="line"><a id="l03091" name="l03091"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#afeac0e57e65f15862138a422f65080a5"> 3091</a></span><span class="preprocessor">#define ACCESSCTRL_SPI1_NSU_BITS   _u(0x00000001)</span></div>
<div class="line"><a id="l03092" name="l03092"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a745f6c4cdd38f97762b304c0fc3eaea6"> 3092</a></span><span class="preprocessor">#define ACCESSCTRL_SPI1_NSU_MSB    _u(0)</span></div>
<div class="line"><a id="l03093" name="l03093"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a486fb3e0d732c8406491c63a808ae2ea"> 3093</a></span><span class="preprocessor">#define ACCESSCTRL_SPI1_NSU_LSB    _u(0)</span></div>
<div class="line"><a id="l03094" name="l03094"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#aacd3e5ee8e2f8ad15757f83037c7b62f"> 3094</a></span><span class="preprocessor">#define ACCESSCTRL_SPI1_NSU_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l03095" name="l03095"></a><span class="lineno"> 3095</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l03096" name="l03096"></a><span class="lineno"> 3096</span><span class="comment">// Register    : ACCESSCTRL_TIMER0</span></div>
<div class="line"><a id="l03097" name="l03097"></a><span class="lineno"> 3097</span><span class="comment">// Description : Control whether debugger, DMA, core 0 and core 1 can access</span></div>
<div class="line"><a id="l03098" name="l03098"></a><span class="lineno"> 3098</span><span class="comment">//               TIMER0, and at what security/privilege levels they can do so.</span></div>
<div class="line"><a id="l03099" name="l03099"></a><span class="lineno"> 3099</span><span class="comment">//</span></div>
<div class="line"><a id="l03100" name="l03100"></a><span class="lineno"> 3100</span><span class="comment">//               Defaults to Secure access from any master.</span></div>
<div class="line"><a id="l03101" name="l03101"></a><span class="lineno"> 3101</span><span class="comment">//</span></div>
<div class="line"><a id="l03102" name="l03102"></a><span class="lineno"> 3102</span><span class="comment">//               This register is writable only from a Secure, Privileged</span></div>
<div class="line"><a id="l03103" name="l03103"></a><span class="lineno"> 3103</span><span class="comment">//               processor or debugger, with the exception of the NSU bit, which</span></div>
<div class="line"><a id="l03104" name="l03104"></a><span class="lineno"> 3104</span><span class="comment">//               becomes Non-secure-Privileged-writable when the NSP bit is set.</span></div>
<div class="line"><a id="l03105" name="l03105"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a6eb82138e78b048a0bcfb2649ca09172"> 3105</a></span><span class="preprocessor">#define ACCESSCTRL_TIMER0_OFFSET _u(0x00000098)</span></div>
<div class="line"><a id="l03106" name="l03106"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a71cd20345178466818f4db618d61c357"> 3106</a></span><span class="preprocessor">#define ACCESSCTRL_TIMER0_BITS   _u(0x000000ff)</span></div>
<div class="line"><a id="l03107" name="l03107"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#abcc53b1cf4b178ccfcd2fd3be81a4dad"> 3107</a></span><span class="preprocessor">#define ACCESSCTRL_TIMER0_RESET  _u(0x000000fc)</span></div>
<div class="line"><a id="l03108" name="l03108"></a><span class="lineno"> 3108</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l03109" name="l03109"></a><span class="lineno"> 3109</span><span class="comment">// Field       : ACCESSCTRL_TIMER0_DBG</span></div>
<div class="line"><a id="l03110" name="l03110"></a><span class="lineno"> 3110</span><span class="comment">// Description : If 1, TIMER0 can be accessed by the debugger, at</span></div>
<div class="line"><a id="l03111" name="l03111"></a><span class="lineno"> 3111</span><span class="comment">//               security/privilege levels permitted by SP/NSP/SU/NSU in this</span></div>
<div class="line"><a id="l03112" name="l03112"></a><span class="lineno"> 3112</span><span class="comment">//               register.</span></div>
<div class="line"><a id="l03113" name="l03113"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a41865c967668bb422ce26aed7d696fa1"> 3113</a></span><span class="preprocessor">#define ACCESSCTRL_TIMER0_DBG_RESET  _u(0x1)</span></div>
<div class="line"><a id="l03114" name="l03114"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#ab6a82ccbc16c7b139b82c4e31105e98b"> 3114</a></span><span class="preprocessor">#define ACCESSCTRL_TIMER0_DBG_BITS   _u(0x00000080)</span></div>
<div class="line"><a id="l03115" name="l03115"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a2857101a315fad70102b7f4961dd7f44"> 3115</a></span><span class="preprocessor">#define ACCESSCTRL_TIMER0_DBG_MSB    _u(7)</span></div>
<div class="line"><a id="l03116" name="l03116"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#ab00aaf69367478c5de5dbcaf3c909cf9"> 3116</a></span><span class="preprocessor">#define ACCESSCTRL_TIMER0_DBG_LSB    _u(7)</span></div>
<div class="line"><a id="l03117" name="l03117"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a7120f95a2fdab0759377855748f9a476"> 3117</a></span><span class="preprocessor">#define ACCESSCTRL_TIMER0_DBG_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l03118" name="l03118"></a><span class="lineno"> 3118</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l03119" name="l03119"></a><span class="lineno"> 3119</span><span class="comment">// Field       : ACCESSCTRL_TIMER0_DMA</span></div>
<div class="line"><a id="l03120" name="l03120"></a><span class="lineno"> 3120</span><span class="comment">// Description : If 1, TIMER0 can be accessed by the DMA, at security/privilege</span></div>
<div class="line"><a id="l03121" name="l03121"></a><span class="lineno"> 3121</span><span class="comment">//               levels permitted by SP/NSP/SU/NSU in this register.</span></div>
<div class="line"><a id="l03122" name="l03122"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a2d2807bd5c6d86fbb53319c9ebad13dc"> 3122</a></span><span class="preprocessor">#define ACCESSCTRL_TIMER0_DMA_RESET  _u(0x1)</span></div>
<div class="line"><a id="l03123" name="l03123"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#add985a77e32241d18a94b657d74c610a"> 3123</a></span><span class="preprocessor">#define ACCESSCTRL_TIMER0_DMA_BITS   _u(0x00000040)</span></div>
<div class="line"><a id="l03124" name="l03124"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a5fca824c044f789cf290cd6060d5b28f"> 3124</a></span><span class="preprocessor">#define ACCESSCTRL_TIMER0_DMA_MSB    _u(6)</span></div>
<div class="line"><a id="l03125" name="l03125"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a3887202db9c1bed58ed418eb8596727d"> 3125</a></span><span class="preprocessor">#define ACCESSCTRL_TIMER0_DMA_LSB    _u(6)</span></div>
<div class="line"><a id="l03126" name="l03126"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#ab49f555335d8c7bc04b826600572e6ea"> 3126</a></span><span class="preprocessor">#define ACCESSCTRL_TIMER0_DMA_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l03127" name="l03127"></a><span class="lineno"> 3127</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l03128" name="l03128"></a><span class="lineno"> 3128</span><span class="comment">// Field       : ACCESSCTRL_TIMER0_CORE1</span></div>
<div class="line"><a id="l03129" name="l03129"></a><span class="lineno"> 3129</span><span class="comment">// Description : If 1, TIMER0 can be accessed by core 1, at security/privilege</span></div>
<div class="line"><a id="l03130" name="l03130"></a><span class="lineno"> 3130</span><span class="comment">//               levels permitted by SP/NSP/SU/NSU in this register.</span></div>
<div class="line"><a id="l03131" name="l03131"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#ab0b0a678010f9bea3894a257ec5e69b2"> 3131</a></span><span class="preprocessor">#define ACCESSCTRL_TIMER0_CORE1_RESET  _u(0x1)</span></div>
<div class="line"><a id="l03132" name="l03132"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#acfa34d8e581604a5094d5252c946980e"> 3132</a></span><span class="preprocessor">#define ACCESSCTRL_TIMER0_CORE1_BITS   _u(0x00000020)</span></div>
<div class="line"><a id="l03133" name="l03133"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a18a0ac5ac6b2b72171ac9866c8e5852c"> 3133</a></span><span class="preprocessor">#define ACCESSCTRL_TIMER0_CORE1_MSB    _u(5)</span></div>
<div class="line"><a id="l03134" name="l03134"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#ac01c6667184abed2d5e8ead81d3083a9"> 3134</a></span><span class="preprocessor">#define ACCESSCTRL_TIMER0_CORE1_LSB    _u(5)</span></div>
<div class="line"><a id="l03135" name="l03135"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a949dfd1ce6f4345d865c7d92a4dfa2ae"> 3135</a></span><span class="preprocessor">#define ACCESSCTRL_TIMER0_CORE1_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l03136" name="l03136"></a><span class="lineno"> 3136</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l03137" name="l03137"></a><span class="lineno"> 3137</span><span class="comment">// Field       : ACCESSCTRL_TIMER0_CORE0</span></div>
<div class="line"><a id="l03138" name="l03138"></a><span class="lineno"> 3138</span><span class="comment">// Description : If 1, TIMER0 can be accessed by core 0, at security/privilege</span></div>
<div class="line"><a id="l03139" name="l03139"></a><span class="lineno"> 3139</span><span class="comment">//               levels permitted by SP/NSP/SU/NSU in this register.</span></div>
<div class="line"><a id="l03140" name="l03140"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a64a079205b52d291bb049ad5c85ff5e9"> 3140</a></span><span class="preprocessor">#define ACCESSCTRL_TIMER0_CORE0_RESET  _u(0x1)</span></div>
<div class="line"><a id="l03141" name="l03141"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#af11cb83aa015e7a1a28cc3912b556c4e"> 3141</a></span><span class="preprocessor">#define ACCESSCTRL_TIMER0_CORE0_BITS   _u(0x00000010)</span></div>
<div class="line"><a id="l03142" name="l03142"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#ab1b58ee7769fe305ec7ec2894a6dd88e"> 3142</a></span><span class="preprocessor">#define ACCESSCTRL_TIMER0_CORE0_MSB    _u(4)</span></div>
<div class="line"><a id="l03143" name="l03143"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#aee018f0d69d5168799c31916a775b49a"> 3143</a></span><span class="preprocessor">#define ACCESSCTRL_TIMER0_CORE0_LSB    _u(4)</span></div>
<div class="line"><a id="l03144" name="l03144"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a35d3b9792468eefb26b1fe9fd87cf446"> 3144</a></span><span class="preprocessor">#define ACCESSCTRL_TIMER0_CORE0_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l03145" name="l03145"></a><span class="lineno"> 3145</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l03146" name="l03146"></a><span class="lineno"> 3146</span><span class="comment">// Field       : ACCESSCTRL_TIMER0_SP</span></div>
<div class="line"><a id="l03147" name="l03147"></a><span class="lineno"> 3147</span><span class="comment">// Description : If 1, TIMER0 can be accessed from a Secure, Privileged context.</span></div>
<div class="line"><a id="l03148" name="l03148"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a1efd880d0a8bb53ba724d4fb4be5c1e4"> 3148</a></span><span class="preprocessor">#define ACCESSCTRL_TIMER0_SP_RESET  _u(0x1)</span></div>
<div class="line"><a id="l03149" name="l03149"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#ae0bd851fa55f0e5b378ca821665dc9ac"> 3149</a></span><span class="preprocessor">#define ACCESSCTRL_TIMER0_SP_BITS   _u(0x00000008)</span></div>
<div class="line"><a id="l03150" name="l03150"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a083206c519bf488e5e8331fbd85dffbe"> 3150</a></span><span class="preprocessor">#define ACCESSCTRL_TIMER0_SP_MSB    _u(3)</span></div>
<div class="line"><a id="l03151" name="l03151"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a6988650c293ea9cea2ab935469e0d66a"> 3151</a></span><span class="preprocessor">#define ACCESSCTRL_TIMER0_SP_LSB    _u(3)</span></div>
<div class="line"><a id="l03152" name="l03152"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a0fd64f072c82411a241852612fae8cf0"> 3152</a></span><span class="preprocessor">#define ACCESSCTRL_TIMER0_SP_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l03153" name="l03153"></a><span class="lineno"> 3153</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l03154" name="l03154"></a><span class="lineno"> 3154</span><span class="comment">// Field       : ACCESSCTRL_TIMER0_SU</span></div>
<div class="line"><a id="l03155" name="l03155"></a><span class="lineno"> 3155</span><span class="comment">// Description : If 1, and SP is also set, TIMER0 can be accessed from a Secure,</span></div>
<div class="line"><a id="l03156" name="l03156"></a><span class="lineno"> 3156</span><span class="comment">//               Unprivileged context.</span></div>
<div class="line"><a id="l03157" name="l03157"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a7b9d520ad6e684c0bba6618c20a8e31f"> 3157</a></span><span class="preprocessor">#define ACCESSCTRL_TIMER0_SU_RESET  _u(0x1)</span></div>
<div class="line"><a id="l03158" name="l03158"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#aec297ab7992a19854c5de150a9fc17c8"> 3158</a></span><span class="preprocessor">#define ACCESSCTRL_TIMER0_SU_BITS   _u(0x00000004)</span></div>
<div class="line"><a id="l03159" name="l03159"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#abdcf232d4712c1c675c5a1f0a17d4d1d"> 3159</a></span><span class="preprocessor">#define ACCESSCTRL_TIMER0_SU_MSB    _u(2)</span></div>
<div class="line"><a id="l03160" name="l03160"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a18a0ae18baf6d57515164a56d04438f5"> 3160</a></span><span class="preprocessor">#define ACCESSCTRL_TIMER0_SU_LSB    _u(2)</span></div>
<div class="line"><a id="l03161" name="l03161"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a57d0fb00015cd21d97814b5ddd03af34"> 3161</a></span><span class="preprocessor">#define ACCESSCTRL_TIMER0_SU_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l03162" name="l03162"></a><span class="lineno"> 3162</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l03163" name="l03163"></a><span class="lineno"> 3163</span><span class="comment">// Field       : ACCESSCTRL_TIMER0_NSP</span></div>
<div class="line"><a id="l03164" name="l03164"></a><span class="lineno"> 3164</span><span class="comment">// Description : If 1, TIMER0 can be accessed from a Non-secure, Privileged</span></div>
<div class="line"><a id="l03165" name="l03165"></a><span class="lineno"> 3165</span><span class="comment">//               context.</span></div>
<div class="line"><a id="l03166" name="l03166"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#add6814712fc915fc6b149c9a52de6074"> 3166</a></span><span class="preprocessor">#define ACCESSCTRL_TIMER0_NSP_RESET  _u(0x0)</span></div>
<div class="line"><a id="l03167" name="l03167"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a3f7077b991e3906989cde41b6e95474c"> 3167</a></span><span class="preprocessor">#define ACCESSCTRL_TIMER0_NSP_BITS   _u(0x00000002)</span></div>
<div class="line"><a id="l03168" name="l03168"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a286cd4309f388a77b4c3ebe9472a95c9"> 3168</a></span><span class="preprocessor">#define ACCESSCTRL_TIMER0_NSP_MSB    _u(1)</span></div>
<div class="line"><a id="l03169" name="l03169"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a209e700aa319e6237620aa1f2ffa7d47"> 3169</a></span><span class="preprocessor">#define ACCESSCTRL_TIMER0_NSP_LSB    _u(1)</span></div>
<div class="line"><a id="l03170" name="l03170"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#ab89043d040541547dc5b2878a1e9c374"> 3170</a></span><span class="preprocessor">#define ACCESSCTRL_TIMER0_NSP_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l03171" name="l03171"></a><span class="lineno"> 3171</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l03172" name="l03172"></a><span class="lineno"> 3172</span><span class="comment">// Field       : ACCESSCTRL_TIMER0_NSU</span></div>
<div class="line"><a id="l03173" name="l03173"></a><span class="lineno"> 3173</span><span class="comment">// Description : If 1, and NSP is also set, TIMER0 can be accessed from a Non-</span></div>
<div class="line"><a id="l03174" name="l03174"></a><span class="lineno"> 3174</span><span class="comment">//               secure, Unprivileged context.</span></div>
<div class="line"><a id="l03175" name="l03175"></a><span class="lineno"> 3175</span><span class="comment">//</span></div>
<div class="line"><a id="l03176" name="l03176"></a><span class="lineno"> 3176</span><span class="comment">//               This bit is writable from a Non-secure, Privileged context, if</span></div>
<div class="line"><a id="l03177" name="l03177"></a><span class="lineno"> 3177</span><span class="comment">//               and only if the NSP bit is set.</span></div>
<div class="line"><a id="l03178" name="l03178"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#ab90f041001a75f7ff80c3504ef47159b"> 3178</a></span><span class="preprocessor">#define ACCESSCTRL_TIMER0_NSU_RESET  _u(0x0)</span></div>
<div class="line"><a id="l03179" name="l03179"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a861f1abc4b12208418865941e03f48b1"> 3179</a></span><span class="preprocessor">#define ACCESSCTRL_TIMER0_NSU_BITS   _u(0x00000001)</span></div>
<div class="line"><a id="l03180" name="l03180"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a36f7cb66144fe7b84c4617983f35d53d"> 3180</a></span><span class="preprocessor">#define ACCESSCTRL_TIMER0_NSU_MSB    _u(0)</span></div>
<div class="line"><a id="l03181" name="l03181"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a7d9cc99e1b0f5c12c52fa20e5f6543e0"> 3181</a></span><span class="preprocessor">#define ACCESSCTRL_TIMER0_NSU_LSB    _u(0)</span></div>
<div class="line"><a id="l03182" name="l03182"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a9cb95b7faab05b1a93c523cf27edfda9"> 3182</a></span><span class="preprocessor">#define ACCESSCTRL_TIMER0_NSU_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l03183" name="l03183"></a><span class="lineno"> 3183</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l03184" name="l03184"></a><span class="lineno"> 3184</span><span class="comment">// Register    : ACCESSCTRL_TIMER1</span></div>
<div class="line"><a id="l03185" name="l03185"></a><span class="lineno"> 3185</span><span class="comment">// Description : Control whether debugger, DMA, core 0 and core 1 can access</span></div>
<div class="line"><a id="l03186" name="l03186"></a><span class="lineno"> 3186</span><span class="comment">//               TIMER1, and at what security/privilege levels they can do so.</span></div>
<div class="line"><a id="l03187" name="l03187"></a><span class="lineno"> 3187</span><span class="comment">//</span></div>
<div class="line"><a id="l03188" name="l03188"></a><span class="lineno"> 3188</span><span class="comment">//               Defaults to Secure access from any master.</span></div>
<div class="line"><a id="l03189" name="l03189"></a><span class="lineno"> 3189</span><span class="comment">//</span></div>
<div class="line"><a id="l03190" name="l03190"></a><span class="lineno"> 3190</span><span class="comment">//               This register is writable only from a Secure, Privileged</span></div>
<div class="line"><a id="l03191" name="l03191"></a><span class="lineno"> 3191</span><span class="comment">//               processor or debugger, with the exception of the NSU bit, which</span></div>
<div class="line"><a id="l03192" name="l03192"></a><span class="lineno"> 3192</span><span class="comment">//               becomes Non-secure-Privileged-writable when the NSP bit is set.</span></div>
<div class="line"><a id="l03193" name="l03193"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#ad6af51ba099af92c8370961fb3ec22aa"> 3193</a></span><span class="preprocessor">#define ACCESSCTRL_TIMER1_OFFSET _u(0x0000009c)</span></div>
<div class="line"><a id="l03194" name="l03194"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a59531bccef9120c1a3c7a80a24af5d18"> 3194</a></span><span class="preprocessor">#define ACCESSCTRL_TIMER1_BITS   _u(0x000000ff)</span></div>
<div class="line"><a id="l03195" name="l03195"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#aa4cd570344ddcfb1d7d48968e31929f3"> 3195</a></span><span class="preprocessor">#define ACCESSCTRL_TIMER1_RESET  _u(0x000000fc)</span></div>
<div class="line"><a id="l03196" name="l03196"></a><span class="lineno"> 3196</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l03197" name="l03197"></a><span class="lineno"> 3197</span><span class="comment">// Field       : ACCESSCTRL_TIMER1_DBG</span></div>
<div class="line"><a id="l03198" name="l03198"></a><span class="lineno"> 3198</span><span class="comment">// Description : If 1, TIMER1 can be accessed by the debugger, at</span></div>
<div class="line"><a id="l03199" name="l03199"></a><span class="lineno"> 3199</span><span class="comment">//               security/privilege levels permitted by SP/NSP/SU/NSU in this</span></div>
<div class="line"><a id="l03200" name="l03200"></a><span class="lineno"> 3200</span><span class="comment">//               register.</span></div>
<div class="line"><a id="l03201" name="l03201"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a71004fa2c04dd3aa1fe308a720a29def"> 3201</a></span><span class="preprocessor">#define ACCESSCTRL_TIMER1_DBG_RESET  _u(0x1)</span></div>
<div class="line"><a id="l03202" name="l03202"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a373e5b46b7d3e6b5b083113b7aa8edf4"> 3202</a></span><span class="preprocessor">#define ACCESSCTRL_TIMER1_DBG_BITS   _u(0x00000080)</span></div>
<div class="line"><a id="l03203" name="l03203"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#aa58b455f7a3c1b4f661b6b2ff88dfbf9"> 3203</a></span><span class="preprocessor">#define ACCESSCTRL_TIMER1_DBG_MSB    _u(7)</span></div>
<div class="line"><a id="l03204" name="l03204"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a0027f86b86c9a56ff30b269ea8a51c61"> 3204</a></span><span class="preprocessor">#define ACCESSCTRL_TIMER1_DBG_LSB    _u(7)</span></div>
<div class="line"><a id="l03205" name="l03205"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#af0a87463ab20d704e1631ac7447f95a5"> 3205</a></span><span class="preprocessor">#define ACCESSCTRL_TIMER1_DBG_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l03206" name="l03206"></a><span class="lineno"> 3206</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l03207" name="l03207"></a><span class="lineno"> 3207</span><span class="comment">// Field       : ACCESSCTRL_TIMER1_DMA</span></div>
<div class="line"><a id="l03208" name="l03208"></a><span class="lineno"> 3208</span><span class="comment">// Description : If 1, TIMER1 can be accessed by the DMA, at security/privilege</span></div>
<div class="line"><a id="l03209" name="l03209"></a><span class="lineno"> 3209</span><span class="comment">//               levels permitted by SP/NSP/SU/NSU in this register.</span></div>
<div class="line"><a id="l03210" name="l03210"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a16f1ae2394f8bebad3dee039b1d53afe"> 3210</a></span><span class="preprocessor">#define ACCESSCTRL_TIMER1_DMA_RESET  _u(0x1)</span></div>
<div class="line"><a id="l03211" name="l03211"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a8e676d3138a8fec4b76c2b71da2f0149"> 3211</a></span><span class="preprocessor">#define ACCESSCTRL_TIMER1_DMA_BITS   _u(0x00000040)</span></div>
<div class="line"><a id="l03212" name="l03212"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#aef63d67024d4cc446e41417a154d4f63"> 3212</a></span><span class="preprocessor">#define ACCESSCTRL_TIMER1_DMA_MSB    _u(6)</span></div>
<div class="line"><a id="l03213" name="l03213"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#ab74704ede628b6909c53614b7dc06668"> 3213</a></span><span class="preprocessor">#define ACCESSCTRL_TIMER1_DMA_LSB    _u(6)</span></div>
<div class="line"><a id="l03214" name="l03214"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a5ee6f0b3bf4064bcb86a83216b4b4270"> 3214</a></span><span class="preprocessor">#define ACCESSCTRL_TIMER1_DMA_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l03215" name="l03215"></a><span class="lineno"> 3215</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l03216" name="l03216"></a><span class="lineno"> 3216</span><span class="comment">// Field       : ACCESSCTRL_TIMER1_CORE1</span></div>
<div class="line"><a id="l03217" name="l03217"></a><span class="lineno"> 3217</span><span class="comment">// Description : If 1, TIMER1 can be accessed by core 1, at security/privilege</span></div>
<div class="line"><a id="l03218" name="l03218"></a><span class="lineno"> 3218</span><span class="comment">//               levels permitted by SP/NSP/SU/NSU in this register.</span></div>
<div class="line"><a id="l03219" name="l03219"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#ab3a6a5b8845b575fd6cf9f99e7deffc6"> 3219</a></span><span class="preprocessor">#define ACCESSCTRL_TIMER1_CORE1_RESET  _u(0x1)</span></div>
<div class="line"><a id="l03220" name="l03220"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a654e65c20dbf9c471ce68a8453e66b56"> 3220</a></span><span class="preprocessor">#define ACCESSCTRL_TIMER1_CORE1_BITS   _u(0x00000020)</span></div>
<div class="line"><a id="l03221" name="l03221"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#aa27df46fa0798ec6a666e4dab5c9ddd0"> 3221</a></span><span class="preprocessor">#define ACCESSCTRL_TIMER1_CORE1_MSB    _u(5)</span></div>
<div class="line"><a id="l03222" name="l03222"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a37da22c7e000a2f2d782e5039bc89f3f"> 3222</a></span><span class="preprocessor">#define ACCESSCTRL_TIMER1_CORE1_LSB    _u(5)</span></div>
<div class="line"><a id="l03223" name="l03223"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#afee1997fe63da8d989dbb3c2b6f55208"> 3223</a></span><span class="preprocessor">#define ACCESSCTRL_TIMER1_CORE1_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l03224" name="l03224"></a><span class="lineno"> 3224</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l03225" name="l03225"></a><span class="lineno"> 3225</span><span class="comment">// Field       : ACCESSCTRL_TIMER1_CORE0</span></div>
<div class="line"><a id="l03226" name="l03226"></a><span class="lineno"> 3226</span><span class="comment">// Description : If 1, TIMER1 can be accessed by core 0, at security/privilege</span></div>
<div class="line"><a id="l03227" name="l03227"></a><span class="lineno"> 3227</span><span class="comment">//               levels permitted by SP/NSP/SU/NSU in this register.</span></div>
<div class="line"><a id="l03228" name="l03228"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#aba91b2d758aa66e226d952dfe1ad0ec7"> 3228</a></span><span class="preprocessor">#define ACCESSCTRL_TIMER1_CORE0_RESET  _u(0x1)</span></div>
<div class="line"><a id="l03229" name="l03229"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#abf67ada9e9ee72cbf0238c9348a4fffb"> 3229</a></span><span class="preprocessor">#define ACCESSCTRL_TIMER1_CORE0_BITS   _u(0x00000010)</span></div>
<div class="line"><a id="l03230" name="l03230"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a919133f9cb4ca287f259d8203b651d7a"> 3230</a></span><span class="preprocessor">#define ACCESSCTRL_TIMER1_CORE0_MSB    _u(4)</span></div>
<div class="line"><a id="l03231" name="l03231"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a32508546cdba013a91a36bc1e251bd96"> 3231</a></span><span class="preprocessor">#define ACCESSCTRL_TIMER1_CORE0_LSB    _u(4)</span></div>
<div class="line"><a id="l03232" name="l03232"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#ac2f4d683a99a7fa1cdfb91fbd6ae57dc"> 3232</a></span><span class="preprocessor">#define ACCESSCTRL_TIMER1_CORE0_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l03233" name="l03233"></a><span class="lineno"> 3233</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l03234" name="l03234"></a><span class="lineno"> 3234</span><span class="comment">// Field       : ACCESSCTRL_TIMER1_SP</span></div>
<div class="line"><a id="l03235" name="l03235"></a><span class="lineno"> 3235</span><span class="comment">// Description : If 1, TIMER1 can be accessed from a Secure, Privileged context.</span></div>
<div class="line"><a id="l03236" name="l03236"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a2acddfe901fdb96df3b18d0c56520fab"> 3236</a></span><span class="preprocessor">#define ACCESSCTRL_TIMER1_SP_RESET  _u(0x1)</span></div>
<div class="line"><a id="l03237" name="l03237"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a3e7e7fd90d3b40997011141f38c89c1f"> 3237</a></span><span class="preprocessor">#define ACCESSCTRL_TIMER1_SP_BITS   _u(0x00000008)</span></div>
<div class="line"><a id="l03238" name="l03238"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#acc6618ae6a73f30cab4023508c5765b9"> 3238</a></span><span class="preprocessor">#define ACCESSCTRL_TIMER1_SP_MSB    _u(3)</span></div>
<div class="line"><a id="l03239" name="l03239"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#acc1f18dc06473ac8eb7ca1a92a6e191c"> 3239</a></span><span class="preprocessor">#define ACCESSCTRL_TIMER1_SP_LSB    _u(3)</span></div>
<div class="line"><a id="l03240" name="l03240"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a947ea3944ad5b4ee4ae02e72caefbd77"> 3240</a></span><span class="preprocessor">#define ACCESSCTRL_TIMER1_SP_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l03241" name="l03241"></a><span class="lineno"> 3241</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l03242" name="l03242"></a><span class="lineno"> 3242</span><span class="comment">// Field       : ACCESSCTRL_TIMER1_SU</span></div>
<div class="line"><a id="l03243" name="l03243"></a><span class="lineno"> 3243</span><span class="comment">// Description : If 1, and SP is also set, TIMER1 can be accessed from a Secure,</span></div>
<div class="line"><a id="l03244" name="l03244"></a><span class="lineno"> 3244</span><span class="comment">//               Unprivileged context.</span></div>
<div class="line"><a id="l03245" name="l03245"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a2476c8c9283e4a56a4cbbc4f292febc0"> 3245</a></span><span class="preprocessor">#define ACCESSCTRL_TIMER1_SU_RESET  _u(0x1)</span></div>
<div class="line"><a id="l03246" name="l03246"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a25a121df7f5794ae8ef73489772fdcf8"> 3246</a></span><span class="preprocessor">#define ACCESSCTRL_TIMER1_SU_BITS   _u(0x00000004)</span></div>
<div class="line"><a id="l03247" name="l03247"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a81e8259426b1e44c70db3dfa34573899"> 3247</a></span><span class="preprocessor">#define ACCESSCTRL_TIMER1_SU_MSB    _u(2)</span></div>
<div class="line"><a id="l03248" name="l03248"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a77e31ce288f1965c5a1f6bb22abeff5b"> 3248</a></span><span class="preprocessor">#define ACCESSCTRL_TIMER1_SU_LSB    _u(2)</span></div>
<div class="line"><a id="l03249" name="l03249"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a7cd494c403297cf1fdf9a6e5fdbcd9cc"> 3249</a></span><span class="preprocessor">#define ACCESSCTRL_TIMER1_SU_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l03250" name="l03250"></a><span class="lineno"> 3250</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l03251" name="l03251"></a><span class="lineno"> 3251</span><span class="comment">// Field       : ACCESSCTRL_TIMER1_NSP</span></div>
<div class="line"><a id="l03252" name="l03252"></a><span class="lineno"> 3252</span><span class="comment">// Description : If 1, TIMER1 can be accessed from a Non-secure, Privileged</span></div>
<div class="line"><a id="l03253" name="l03253"></a><span class="lineno"> 3253</span><span class="comment">//               context.</span></div>
<div class="line"><a id="l03254" name="l03254"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#ab23fe015e0c6203311627a66bd21aeaa"> 3254</a></span><span class="preprocessor">#define ACCESSCTRL_TIMER1_NSP_RESET  _u(0x0)</span></div>
<div class="line"><a id="l03255" name="l03255"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a226e8d1432e8f6d012f24abb9152481f"> 3255</a></span><span class="preprocessor">#define ACCESSCTRL_TIMER1_NSP_BITS   _u(0x00000002)</span></div>
<div class="line"><a id="l03256" name="l03256"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#acbfa791810814846545bc6acb0b08035"> 3256</a></span><span class="preprocessor">#define ACCESSCTRL_TIMER1_NSP_MSB    _u(1)</span></div>
<div class="line"><a id="l03257" name="l03257"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#ae70fb4a22f426bf258fb410b4b2f9f89"> 3257</a></span><span class="preprocessor">#define ACCESSCTRL_TIMER1_NSP_LSB    _u(1)</span></div>
<div class="line"><a id="l03258" name="l03258"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#ab5d9bdeb262ed8b6ec5339cb3a96fcb3"> 3258</a></span><span class="preprocessor">#define ACCESSCTRL_TIMER1_NSP_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l03259" name="l03259"></a><span class="lineno"> 3259</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l03260" name="l03260"></a><span class="lineno"> 3260</span><span class="comment">// Field       : ACCESSCTRL_TIMER1_NSU</span></div>
<div class="line"><a id="l03261" name="l03261"></a><span class="lineno"> 3261</span><span class="comment">// Description : If 1, and NSP is also set, TIMER1 can be accessed from a Non-</span></div>
<div class="line"><a id="l03262" name="l03262"></a><span class="lineno"> 3262</span><span class="comment">//               secure, Unprivileged context.</span></div>
<div class="line"><a id="l03263" name="l03263"></a><span class="lineno"> 3263</span><span class="comment">//</span></div>
<div class="line"><a id="l03264" name="l03264"></a><span class="lineno"> 3264</span><span class="comment">//               This bit is writable from a Non-secure, Privileged context, if</span></div>
<div class="line"><a id="l03265" name="l03265"></a><span class="lineno"> 3265</span><span class="comment">//               and only if the NSP bit is set.</span></div>
<div class="line"><a id="l03266" name="l03266"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a431ab69e4b1bbcb47cf839acabcbe60e"> 3266</a></span><span class="preprocessor">#define ACCESSCTRL_TIMER1_NSU_RESET  _u(0x0)</span></div>
<div class="line"><a id="l03267" name="l03267"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a58e3c0bcb8a4617cc8b1a3aea3fd90cc"> 3267</a></span><span class="preprocessor">#define ACCESSCTRL_TIMER1_NSU_BITS   _u(0x00000001)</span></div>
<div class="line"><a id="l03268" name="l03268"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#aa92b9ca1ddcb8e5cb01550074ec4fa1c"> 3268</a></span><span class="preprocessor">#define ACCESSCTRL_TIMER1_NSU_MSB    _u(0)</span></div>
<div class="line"><a id="l03269" name="l03269"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a8cb582521a2e2781dbc28952e3f3e823"> 3269</a></span><span class="preprocessor">#define ACCESSCTRL_TIMER1_NSU_LSB    _u(0)</span></div>
<div class="line"><a id="l03270" name="l03270"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a7fefd532b33fb7ddc825c99e374c7e66"> 3270</a></span><span class="preprocessor">#define ACCESSCTRL_TIMER1_NSU_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l03271" name="l03271"></a><span class="lineno"> 3271</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l03272" name="l03272"></a><span class="lineno"> 3272</span><span class="comment">// Register    : ACCESSCTRL_UART0</span></div>
<div class="line"><a id="l03273" name="l03273"></a><span class="lineno"> 3273</span><span class="comment">// Description : Control whether debugger, DMA, core 0 and core 1 can access</span></div>
<div class="line"><a id="l03274" name="l03274"></a><span class="lineno"> 3274</span><span class="comment">//               UART0, and at what security/privilege levels they can do so.</span></div>
<div class="line"><a id="l03275" name="l03275"></a><span class="lineno"> 3275</span><span class="comment">//</span></div>
<div class="line"><a id="l03276" name="l03276"></a><span class="lineno"> 3276</span><span class="comment">//               Defaults to Secure access from any master.</span></div>
<div class="line"><a id="l03277" name="l03277"></a><span class="lineno"> 3277</span><span class="comment">//</span></div>
<div class="line"><a id="l03278" name="l03278"></a><span class="lineno"> 3278</span><span class="comment">//               This register is writable only from a Secure, Privileged</span></div>
<div class="line"><a id="l03279" name="l03279"></a><span class="lineno"> 3279</span><span class="comment">//               processor or debugger, with the exception of the NSU bit, which</span></div>
<div class="line"><a id="l03280" name="l03280"></a><span class="lineno"> 3280</span><span class="comment">//               becomes Non-secure-Privileged-writable when the NSP bit is set.</span></div>
<div class="line"><a id="l03281" name="l03281"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a8935e211c35a328ee5a831a57ff0fb44"> 3281</a></span><span class="preprocessor">#define ACCESSCTRL_UART0_OFFSET _u(0x000000a0)</span></div>
<div class="line"><a id="l03282" name="l03282"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a15e14d83042cc86c64884d601c61b9a2"> 3282</a></span><span class="preprocessor">#define ACCESSCTRL_UART0_BITS   _u(0x000000ff)</span></div>
<div class="line"><a id="l03283" name="l03283"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#ab76989bc9cec7db1aba80418eca6aa5b"> 3283</a></span><span class="preprocessor">#define ACCESSCTRL_UART0_RESET  _u(0x000000fc)</span></div>
<div class="line"><a id="l03284" name="l03284"></a><span class="lineno"> 3284</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l03285" name="l03285"></a><span class="lineno"> 3285</span><span class="comment">// Field       : ACCESSCTRL_UART0_DBG</span></div>
<div class="line"><a id="l03286" name="l03286"></a><span class="lineno"> 3286</span><span class="comment">// Description : If 1, UART0 can be accessed by the debugger, at</span></div>
<div class="line"><a id="l03287" name="l03287"></a><span class="lineno"> 3287</span><span class="comment">//               security/privilege levels permitted by SP/NSP/SU/NSU in this</span></div>
<div class="line"><a id="l03288" name="l03288"></a><span class="lineno"> 3288</span><span class="comment">//               register.</span></div>
<div class="line"><a id="l03289" name="l03289"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a6ea57ccfe6d0852692410edfe4417313"> 3289</a></span><span class="preprocessor">#define ACCESSCTRL_UART0_DBG_RESET  _u(0x1)</span></div>
<div class="line"><a id="l03290" name="l03290"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#aa2ab555ea74924180e027080a27e02cd"> 3290</a></span><span class="preprocessor">#define ACCESSCTRL_UART0_DBG_BITS   _u(0x00000080)</span></div>
<div class="line"><a id="l03291" name="l03291"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#ada8dc0d4a0d6f433b2a73e11da3e7856"> 3291</a></span><span class="preprocessor">#define ACCESSCTRL_UART0_DBG_MSB    _u(7)</span></div>
<div class="line"><a id="l03292" name="l03292"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a7894f719f5f19b952962186c3b0abc4b"> 3292</a></span><span class="preprocessor">#define ACCESSCTRL_UART0_DBG_LSB    _u(7)</span></div>
<div class="line"><a id="l03293" name="l03293"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a5c9d60006e234d29890e30d9fb61a493"> 3293</a></span><span class="preprocessor">#define ACCESSCTRL_UART0_DBG_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l03294" name="l03294"></a><span class="lineno"> 3294</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l03295" name="l03295"></a><span class="lineno"> 3295</span><span class="comment">// Field       : ACCESSCTRL_UART0_DMA</span></div>
<div class="line"><a id="l03296" name="l03296"></a><span class="lineno"> 3296</span><span class="comment">// Description : If 1, UART0 can be accessed by the DMA, at security/privilege</span></div>
<div class="line"><a id="l03297" name="l03297"></a><span class="lineno"> 3297</span><span class="comment">//               levels permitted by SP/NSP/SU/NSU in this register.</span></div>
<div class="line"><a id="l03298" name="l03298"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#aff82bc64ec30b3d818371eed327bef54"> 3298</a></span><span class="preprocessor">#define ACCESSCTRL_UART0_DMA_RESET  _u(0x1)</span></div>
<div class="line"><a id="l03299" name="l03299"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a013f3b8a7fa27dd34b94836abcafa613"> 3299</a></span><span class="preprocessor">#define ACCESSCTRL_UART0_DMA_BITS   _u(0x00000040)</span></div>
<div class="line"><a id="l03300" name="l03300"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#ad1cf9fd5818f62561bf029af6625c3d9"> 3300</a></span><span class="preprocessor">#define ACCESSCTRL_UART0_DMA_MSB    _u(6)</span></div>
<div class="line"><a id="l03301" name="l03301"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a677650b4c53432b565f2fb333308d331"> 3301</a></span><span class="preprocessor">#define ACCESSCTRL_UART0_DMA_LSB    _u(6)</span></div>
<div class="line"><a id="l03302" name="l03302"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#aae38dbf14697791b8d7f39dec0aef8bf"> 3302</a></span><span class="preprocessor">#define ACCESSCTRL_UART0_DMA_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l03303" name="l03303"></a><span class="lineno"> 3303</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l03304" name="l03304"></a><span class="lineno"> 3304</span><span class="comment">// Field       : ACCESSCTRL_UART0_CORE1</span></div>
<div class="line"><a id="l03305" name="l03305"></a><span class="lineno"> 3305</span><span class="comment">// Description : If 1, UART0 can be accessed by core 1, at security/privilege</span></div>
<div class="line"><a id="l03306" name="l03306"></a><span class="lineno"> 3306</span><span class="comment">//               levels permitted by SP/NSP/SU/NSU in this register.</span></div>
<div class="line"><a id="l03307" name="l03307"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a7064e00ed5b5f57d529d77282f555d69"> 3307</a></span><span class="preprocessor">#define ACCESSCTRL_UART0_CORE1_RESET  _u(0x1)</span></div>
<div class="line"><a id="l03308" name="l03308"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#acb69137852e9f11fe95497aaf7134424"> 3308</a></span><span class="preprocessor">#define ACCESSCTRL_UART0_CORE1_BITS   _u(0x00000020)</span></div>
<div class="line"><a id="l03309" name="l03309"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a2baa006fc9d29d3461a6c3ad84bc3358"> 3309</a></span><span class="preprocessor">#define ACCESSCTRL_UART0_CORE1_MSB    _u(5)</span></div>
<div class="line"><a id="l03310" name="l03310"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a4cc38ecef32010a9a16964572339ec28"> 3310</a></span><span class="preprocessor">#define ACCESSCTRL_UART0_CORE1_LSB    _u(5)</span></div>
<div class="line"><a id="l03311" name="l03311"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a23d6c794c14318841b0cab8219bdc1d1"> 3311</a></span><span class="preprocessor">#define ACCESSCTRL_UART0_CORE1_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l03312" name="l03312"></a><span class="lineno"> 3312</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l03313" name="l03313"></a><span class="lineno"> 3313</span><span class="comment">// Field       : ACCESSCTRL_UART0_CORE0</span></div>
<div class="line"><a id="l03314" name="l03314"></a><span class="lineno"> 3314</span><span class="comment">// Description : If 1, UART0 can be accessed by core 0, at security/privilege</span></div>
<div class="line"><a id="l03315" name="l03315"></a><span class="lineno"> 3315</span><span class="comment">//               levels permitted by SP/NSP/SU/NSU in this register.</span></div>
<div class="line"><a id="l03316" name="l03316"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a1eda4a05cf05a93268b4d6516f766dcf"> 3316</a></span><span class="preprocessor">#define ACCESSCTRL_UART0_CORE0_RESET  _u(0x1)</span></div>
<div class="line"><a id="l03317" name="l03317"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#aa31bf4b56ad3202b5f29e3136c41d97b"> 3317</a></span><span class="preprocessor">#define ACCESSCTRL_UART0_CORE0_BITS   _u(0x00000010)</span></div>
<div class="line"><a id="l03318" name="l03318"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#ad339786588022066a14ff57fa81c724b"> 3318</a></span><span class="preprocessor">#define ACCESSCTRL_UART0_CORE0_MSB    _u(4)</span></div>
<div class="line"><a id="l03319" name="l03319"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a341279633fd42c4eea0a03d5ab4d47ef"> 3319</a></span><span class="preprocessor">#define ACCESSCTRL_UART0_CORE0_LSB    _u(4)</span></div>
<div class="line"><a id="l03320" name="l03320"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#ae71d5ea4938d886944eab447ca14c57d"> 3320</a></span><span class="preprocessor">#define ACCESSCTRL_UART0_CORE0_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l03321" name="l03321"></a><span class="lineno"> 3321</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l03322" name="l03322"></a><span class="lineno"> 3322</span><span class="comment">// Field       : ACCESSCTRL_UART0_SP</span></div>
<div class="line"><a id="l03323" name="l03323"></a><span class="lineno"> 3323</span><span class="comment">// Description : If 1, UART0 can be accessed from a Secure, Privileged context.</span></div>
<div class="line"><a id="l03324" name="l03324"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#ab90e8b7fde8eeed50f598c18e66cdbd3"> 3324</a></span><span class="preprocessor">#define ACCESSCTRL_UART0_SP_RESET  _u(0x1)</span></div>
<div class="line"><a id="l03325" name="l03325"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a6e308f76f119c47228d87a2e574e97dc"> 3325</a></span><span class="preprocessor">#define ACCESSCTRL_UART0_SP_BITS   _u(0x00000008)</span></div>
<div class="line"><a id="l03326" name="l03326"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#af28e5a5a44d86db32a5a045cbf3ec4f8"> 3326</a></span><span class="preprocessor">#define ACCESSCTRL_UART0_SP_MSB    _u(3)</span></div>
<div class="line"><a id="l03327" name="l03327"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#ad81e338d21d07bc3cb5e2d264d6b9562"> 3327</a></span><span class="preprocessor">#define ACCESSCTRL_UART0_SP_LSB    _u(3)</span></div>
<div class="line"><a id="l03328" name="l03328"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a44bb96164d17ff33821c0d08f5cd2594"> 3328</a></span><span class="preprocessor">#define ACCESSCTRL_UART0_SP_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l03329" name="l03329"></a><span class="lineno"> 3329</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l03330" name="l03330"></a><span class="lineno"> 3330</span><span class="comment">// Field       : ACCESSCTRL_UART0_SU</span></div>
<div class="line"><a id="l03331" name="l03331"></a><span class="lineno"> 3331</span><span class="comment">// Description : If 1, and SP is also set, UART0 can be accessed from a Secure,</span></div>
<div class="line"><a id="l03332" name="l03332"></a><span class="lineno"> 3332</span><span class="comment">//               Unprivileged context.</span></div>
<div class="line"><a id="l03333" name="l03333"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a8021341b46115f7f8042c905dd47c620"> 3333</a></span><span class="preprocessor">#define ACCESSCTRL_UART0_SU_RESET  _u(0x1)</span></div>
<div class="line"><a id="l03334" name="l03334"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a4f823719742633969393944711d4f788"> 3334</a></span><span class="preprocessor">#define ACCESSCTRL_UART0_SU_BITS   _u(0x00000004)</span></div>
<div class="line"><a id="l03335" name="l03335"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a31baeaa4502858ac4c457f328d5127ca"> 3335</a></span><span class="preprocessor">#define ACCESSCTRL_UART0_SU_MSB    _u(2)</span></div>
<div class="line"><a id="l03336" name="l03336"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a259dc6b8172e8268c77048ec07ea67d3"> 3336</a></span><span class="preprocessor">#define ACCESSCTRL_UART0_SU_LSB    _u(2)</span></div>
<div class="line"><a id="l03337" name="l03337"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#af43a2d50c505db9524b2ee56a7e5fec0"> 3337</a></span><span class="preprocessor">#define ACCESSCTRL_UART0_SU_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l03338" name="l03338"></a><span class="lineno"> 3338</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l03339" name="l03339"></a><span class="lineno"> 3339</span><span class="comment">// Field       : ACCESSCTRL_UART0_NSP</span></div>
<div class="line"><a id="l03340" name="l03340"></a><span class="lineno"> 3340</span><span class="comment">// Description : If 1, UART0 can be accessed from a Non-secure, Privileged</span></div>
<div class="line"><a id="l03341" name="l03341"></a><span class="lineno"> 3341</span><span class="comment">//               context.</span></div>
<div class="line"><a id="l03342" name="l03342"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a1b8b9b0be3a0987bbc420178ba60e0cd"> 3342</a></span><span class="preprocessor">#define ACCESSCTRL_UART0_NSP_RESET  _u(0x0)</span></div>
<div class="line"><a id="l03343" name="l03343"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#aac6869f49a2a96481e4d8620d2ff4962"> 3343</a></span><span class="preprocessor">#define ACCESSCTRL_UART0_NSP_BITS   _u(0x00000002)</span></div>
<div class="line"><a id="l03344" name="l03344"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#ad1c32748b8390cd55f2a6c08e599d36d"> 3344</a></span><span class="preprocessor">#define ACCESSCTRL_UART0_NSP_MSB    _u(1)</span></div>
<div class="line"><a id="l03345" name="l03345"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a1304e4556008760278e8b7257e2093cf"> 3345</a></span><span class="preprocessor">#define ACCESSCTRL_UART0_NSP_LSB    _u(1)</span></div>
<div class="line"><a id="l03346" name="l03346"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a51e8a2a2b9af4dc03d3d9b00abe77db4"> 3346</a></span><span class="preprocessor">#define ACCESSCTRL_UART0_NSP_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l03347" name="l03347"></a><span class="lineno"> 3347</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l03348" name="l03348"></a><span class="lineno"> 3348</span><span class="comment">// Field       : ACCESSCTRL_UART0_NSU</span></div>
<div class="line"><a id="l03349" name="l03349"></a><span class="lineno"> 3349</span><span class="comment">// Description : If 1, and NSP is also set, UART0 can be accessed from a Non-</span></div>
<div class="line"><a id="l03350" name="l03350"></a><span class="lineno"> 3350</span><span class="comment">//               secure, Unprivileged context.</span></div>
<div class="line"><a id="l03351" name="l03351"></a><span class="lineno"> 3351</span><span class="comment">//</span></div>
<div class="line"><a id="l03352" name="l03352"></a><span class="lineno"> 3352</span><span class="comment">//               This bit is writable from a Non-secure, Privileged context, if</span></div>
<div class="line"><a id="l03353" name="l03353"></a><span class="lineno"> 3353</span><span class="comment">//               and only if the NSP bit is set.</span></div>
<div class="line"><a id="l03354" name="l03354"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a200f2a8244ab4ce7fdf4fbc6088cf59e"> 3354</a></span><span class="preprocessor">#define ACCESSCTRL_UART0_NSU_RESET  _u(0x0)</span></div>
<div class="line"><a id="l03355" name="l03355"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#af1016e5d14fb417e5074c84636dcd0a8"> 3355</a></span><span class="preprocessor">#define ACCESSCTRL_UART0_NSU_BITS   _u(0x00000001)</span></div>
<div class="line"><a id="l03356" name="l03356"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a5d1ac7454f37b98ee2e6dbab98c641f7"> 3356</a></span><span class="preprocessor">#define ACCESSCTRL_UART0_NSU_MSB    _u(0)</span></div>
<div class="line"><a id="l03357" name="l03357"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a18fd453a8885d4357618928ed5c837f5"> 3357</a></span><span class="preprocessor">#define ACCESSCTRL_UART0_NSU_LSB    _u(0)</span></div>
<div class="line"><a id="l03358" name="l03358"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#ac3369d5c1930bff55af8da76561838a3"> 3358</a></span><span class="preprocessor">#define ACCESSCTRL_UART0_NSU_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l03359" name="l03359"></a><span class="lineno"> 3359</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l03360" name="l03360"></a><span class="lineno"> 3360</span><span class="comment">// Register    : ACCESSCTRL_UART1</span></div>
<div class="line"><a id="l03361" name="l03361"></a><span class="lineno"> 3361</span><span class="comment">// Description : Control whether debugger, DMA, core 0 and core 1 can access</span></div>
<div class="line"><a id="l03362" name="l03362"></a><span class="lineno"> 3362</span><span class="comment">//               UART1, and at what security/privilege levels they can do so.</span></div>
<div class="line"><a id="l03363" name="l03363"></a><span class="lineno"> 3363</span><span class="comment">//</span></div>
<div class="line"><a id="l03364" name="l03364"></a><span class="lineno"> 3364</span><span class="comment">//               Defaults to Secure access from any master.</span></div>
<div class="line"><a id="l03365" name="l03365"></a><span class="lineno"> 3365</span><span class="comment">//</span></div>
<div class="line"><a id="l03366" name="l03366"></a><span class="lineno"> 3366</span><span class="comment">//               This register is writable only from a Secure, Privileged</span></div>
<div class="line"><a id="l03367" name="l03367"></a><span class="lineno"> 3367</span><span class="comment">//               processor or debugger, with the exception of the NSU bit, which</span></div>
<div class="line"><a id="l03368" name="l03368"></a><span class="lineno"> 3368</span><span class="comment">//               becomes Non-secure-Privileged-writable when the NSP bit is set.</span></div>
<div class="line"><a id="l03369" name="l03369"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a5e4a9c8e61fad4793b56d30ee0155415"> 3369</a></span><span class="preprocessor">#define ACCESSCTRL_UART1_OFFSET _u(0x000000a4)</span></div>
<div class="line"><a id="l03370" name="l03370"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a41b3a97d8896e38756282c55f42adbcb"> 3370</a></span><span class="preprocessor">#define ACCESSCTRL_UART1_BITS   _u(0x000000ff)</span></div>
<div class="line"><a id="l03371" name="l03371"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a4b5104323379a2c9133c89d976d2e5ac"> 3371</a></span><span class="preprocessor">#define ACCESSCTRL_UART1_RESET  _u(0x000000fc)</span></div>
<div class="line"><a id="l03372" name="l03372"></a><span class="lineno"> 3372</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l03373" name="l03373"></a><span class="lineno"> 3373</span><span class="comment">// Field       : ACCESSCTRL_UART1_DBG</span></div>
<div class="line"><a id="l03374" name="l03374"></a><span class="lineno"> 3374</span><span class="comment">// Description : If 1, UART1 can be accessed by the debugger, at</span></div>
<div class="line"><a id="l03375" name="l03375"></a><span class="lineno"> 3375</span><span class="comment">//               security/privilege levels permitted by SP/NSP/SU/NSU in this</span></div>
<div class="line"><a id="l03376" name="l03376"></a><span class="lineno"> 3376</span><span class="comment">//               register.</span></div>
<div class="line"><a id="l03377" name="l03377"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#acbb2f93924a90d942726bc4c312a3d0b"> 3377</a></span><span class="preprocessor">#define ACCESSCTRL_UART1_DBG_RESET  _u(0x1)</span></div>
<div class="line"><a id="l03378" name="l03378"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a91cba2ee5b97bff5a4776743a1eaee17"> 3378</a></span><span class="preprocessor">#define ACCESSCTRL_UART1_DBG_BITS   _u(0x00000080)</span></div>
<div class="line"><a id="l03379" name="l03379"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a932bc856011c2c7ae60040768300ee65"> 3379</a></span><span class="preprocessor">#define ACCESSCTRL_UART1_DBG_MSB    _u(7)</span></div>
<div class="line"><a id="l03380" name="l03380"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#aa5a0517d4bcc50371e91d3f081960860"> 3380</a></span><span class="preprocessor">#define ACCESSCTRL_UART1_DBG_LSB    _u(7)</span></div>
<div class="line"><a id="l03381" name="l03381"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a2c97eb7c6d6a356732f88265419ea454"> 3381</a></span><span class="preprocessor">#define ACCESSCTRL_UART1_DBG_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l03382" name="l03382"></a><span class="lineno"> 3382</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l03383" name="l03383"></a><span class="lineno"> 3383</span><span class="comment">// Field       : ACCESSCTRL_UART1_DMA</span></div>
<div class="line"><a id="l03384" name="l03384"></a><span class="lineno"> 3384</span><span class="comment">// Description : If 1, UART1 can be accessed by the DMA, at security/privilege</span></div>
<div class="line"><a id="l03385" name="l03385"></a><span class="lineno"> 3385</span><span class="comment">//               levels permitted by SP/NSP/SU/NSU in this register.</span></div>
<div class="line"><a id="l03386" name="l03386"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a3ebc8e622219f2ad9166d20822c7c773"> 3386</a></span><span class="preprocessor">#define ACCESSCTRL_UART1_DMA_RESET  _u(0x1)</span></div>
<div class="line"><a id="l03387" name="l03387"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#ae2541fab0ef58b632868070df637be7f"> 3387</a></span><span class="preprocessor">#define ACCESSCTRL_UART1_DMA_BITS   _u(0x00000040)</span></div>
<div class="line"><a id="l03388" name="l03388"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a9231c8e3b5973148ff2f2b88ca58ee63"> 3388</a></span><span class="preprocessor">#define ACCESSCTRL_UART1_DMA_MSB    _u(6)</span></div>
<div class="line"><a id="l03389" name="l03389"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a1b350a7c947fbe6a7bf2422dde24702a"> 3389</a></span><span class="preprocessor">#define ACCESSCTRL_UART1_DMA_LSB    _u(6)</span></div>
<div class="line"><a id="l03390" name="l03390"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a8712a811c1bee4c473d2025e45f1b5db"> 3390</a></span><span class="preprocessor">#define ACCESSCTRL_UART1_DMA_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l03391" name="l03391"></a><span class="lineno"> 3391</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l03392" name="l03392"></a><span class="lineno"> 3392</span><span class="comment">// Field       : ACCESSCTRL_UART1_CORE1</span></div>
<div class="line"><a id="l03393" name="l03393"></a><span class="lineno"> 3393</span><span class="comment">// Description : If 1, UART1 can be accessed by core 1, at security/privilege</span></div>
<div class="line"><a id="l03394" name="l03394"></a><span class="lineno"> 3394</span><span class="comment">//               levels permitted by SP/NSP/SU/NSU in this register.</span></div>
<div class="line"><a id="l03395" name="l03395"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a8938f53f64eb1dbc9a712c03715ebdda"> 3395</a></span><span class="preprocessor">#define ACCESSCTRL_UART1_CORE1_RESET  _u(0x1)</span></div>
<div class="line"><a id="l03396" name="l03396"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a76dfec5edc16a04c6a45a1782cbea6d3"> 3396</a></span><span class="preprocessor">#define ACCESSCTRL_UART1_CORE1_BITS   _u(0x00000020)</span></div>
<div class="line"><a id="l03397" name="l03397"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a7c8bc9e18061b79a099a3781f0156f0f"> 3397</a></span><span class="preprocessor">#define ACCESSCTRL_UART1_CORE1_MSB    _u(5)</span></div>
<div class="line"><a id="l03398" name="l03398"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#aec48d76f18868457f7f7608922d89db1"> 3398</a></span><span class="preprocessor">#define ACCESSCTRL_UART1_CORE1_LSB    _u(5)</span></div>
<div class="line"><a id="l03399" name="l03399"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a3cf90f5ed862a9eca8f9cb797d325a31"> 3399</a></span><span class="preprocessor">#define ACCESSCTRL_UART1_CORE1_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l03400" name="l03400"></a><span class="lineno"> 3400</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l03401" name="l03401"></a><span class="lineno"> 3401</span><span class="comment">// Field       : ACCESSCTRL_UART1_CORE0</span></div>
<div class="line"><a id="l03402" name="l03402"></a><span class="lineno"> 3402</span><span class="comment">// Description : If 1, UART1 can be accessed by core 0, at security/privilege</span></div>
<div class="line"><a id="l03403" name="l03403"></a><span class="lineno"> 3403</span><span class="comment">//               levels permitted by SP/NSP/SU/NSU in this register.</span></div>
<div class="line"><a id="l03404" name="l03404"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a3fe037b95d3d5b33961ce7891b74e97f"> 3404</a></span><span class="preprocessor">#define ACCESSCTRL_UART1_CORE0_RESET  _u(0x1)</span></div>
<div class="line"><a id="l03405" name="l03405"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a76132b2b449344c10bbc01737d39fa12"> 3405</a></span><span class="preprocessor">#define ACCESSCTRL_UART1_CORE0_BITS   _u(0x00000010)</span></div>
<div class="line"><a id="l03406" name="l03406"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a30c6ba65b87c92c9c6e7de7aa4694a6e"> 3406</a></span><span class="preprocessor">#define ACCESSCTRL_UART1_CORE0_MSB    _u(4)</span></div>
<div class="line"><a id="l03407" name="l03407"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a6746ddaa9930e5ca4193a6eec618ec33"> 3407</a></span><span class="preprocessor">#define ACCESSCTRL_UART1_CORE0_LSB    _u(4)</span></div>
<div class="line"><a id="l03408" name="l03408"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a06f0b61d288d41561296bc6ba54c4b3a"> 3408</a></span><span class="preprocessor">#define ACCESSCTRL_UART1_CORE0_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l03409" name="l03409"></a><span class="lineno"> 3409</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l03410" name="l03410"></a><span class="lineno"> 3410</span><span class="comment">// Field       : ACCESSCTRL_UART1_SP</span></div>
<div class="line"><a id="l03411" name="l03411"></a><span class="lineno"> 3411</span><span class="comment">// Description : If 1, UART1 can be accessed from a Secure, Privileged context.</span></div>
<div class="line"><a id="l03412" name="l03412"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a86d81194b73490825e91c6857f8294eb"> 3412</a></span><span class="preprocessor">#define ACCESSCTRL_UART1_SP_RESET  _u(0x1)</span></div>
<div class="line"><a id="l03413" name="l03413"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a387f38a1c8430881e5052038ea1a094d"> 3413</a></span><span class="preprocessor">#define ACCESSCTRL_UART1_SP_BITS   _u(0x00000008)</span></div>
<div class="line"><a id="l03414" name="l03414"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a1e45285c14bc2be8c84028ff89088505"> 3414</a></span><span class="preprocessor">#define ACCESSCTRL_UART1_SP_MSB    _u(3)</span></div>
<div class="line"><a id="l03415" name="l03415"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a78561c2ea63b2f271e979598ca55b1b5"> 3415</a></span><span class="preprocessor">#define ACCESSCTRL_UART1_SP_LSB    _u(3)</span></div>
<div class="line"><a id="l03416" name="l03416"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#aa1ee6ea63bc33f46383c0ad44ed6bf29"> 3416</a></span><span class="preprocessor">#define ACCESSCTRL_UART1_SP_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l03417" name="l03417"></a><span class="lineno"> 3417</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l03418" name="l03418"></a><span class="lineno"> 3418</span><span class="comment">// Field       : ACCESSCTRL_UART1_SU</span></div>
<div class="line"><a id="l03419" name="l03419"></a><span class="lineno"> 3419</span><span class="comment">// Description : If 1, and SP is also set, UART1 can be accessed from a Secure,</span></div>
<div class="line"><a id="l03420" name="l03420"></a><span class="lineno"> 3420</span><span class="comment">//               Unprivileged context.</span></div>
<div class="line"><a id="l03421" name="l03421"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#acd88d861ac72dc09fd8f9fdfce9e8ddb"> 3421</a></span><span class="preprocessor">#define ACCESSCTRL_UART1_SU_RESET  _u(0x1)</span></div>
<div class="line"><a id="l03422" name="l03422"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a9e0d024d103d63432c3b12936719547c"> 3422</a></span><span class="preprocessor">#define ACCESSCTRL_UART1_SU_BITS   _u(0x00000004)</span></div>
<div class="line"><a id="l03423" name="l03423"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a94e5b7d32ca0247f0f3902e4bf761204"> 3423</a></span><span class="preprocessor">#define ACCESSCTRL_UART1_SU_MSB    _u(2)</span></div>
<div class="line"><a id="l03424" name="l03424"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#adcea0b2553c19ba4454daf360238668d"> 3424</a></span><span class="preprocessor">#define ACCESSCTRL_UART1_SU_LSB    _u(2)</span></div>
<div class="line"><a id="l03425" name="l03425"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#aace6479cf13a206e453d15d6ca9d646d"> 3425</a></span><span class="preprocessor">#define ACCESSCTRL_UART1_SU_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l03426" name="l03426"></a><span class="lineno"> 3426</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l03427" name="l03427"></a><span class="lineno"> 3427</span><span class="comment">// Field       : ACCESSCTRL_UART1_NSP</span></div>
<div class="line"><a id="l03428" name="l03428"></a><span class="lineno"> 3428</span><span class="comment">// Description : If 1, UART1 can be accessed from a Non-secure, Privileged</span></div>
<div class="line"><a id="l03429" name="l03429"></a><span class="lineno"> 3429</span><span class="comment">//               context.</span></div>
<div class="line"><a id="l03430" name="l03430"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a42f546cfc8402dc7e4772815932c684b"> 3430</a></span><span class="preprocessor">#define ACCESSCTRL_UART1_NSP_RESET  _u(0x0)</span></div>
<div class="line"><a id="l03431" name="l03431"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a2eec62d20fc4ddd375808a61b8a491b4"> 3431</a></span><span class="preprocessor">#define ACCESSCTRL_UART1_NSP_BITS   _u(0x00000002)</span></div>
<div class="line"><a id="l03432" name="l03432"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a14979247d5827cd7b1d79e0d0f862ff6"> 3432</a></span><span class="preprocessor">#define ACCESSCTRL_UART1_NSP_MSB    _u(1)</span></div>
<div class="line"><a id="l03433" name="l03433"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a3ada9551a33f1b7cab8481230bb881bd"> 3433</a></span><span class="preprocessor">#define ACCESSCTRL_UART1_NSP_LSB    _u(1)</span></div>
<div class="line"><a id="l03434" name="l03434"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a6f51666efc151e01477e9b037e3e7ff5"> 3434</a></span><span class="preprocessor">#define ACCESSCTRL_UART1_NSP_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l03435" name="l03435"></a><span class="lineno"> 3435</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l03436" name="l03436"></a><span class="lineno"> 3436</span><span class="comment">// Field       : ACCESSCTRL_UART1_NSU</span></div>
<div class="line"><a id="l03437" name="l03437"></a><span class="lineno"> 3437</span><span class="comment">// Description : If 1, and NSP is also set, UART1 can be accessed from a Non-</span></div>
<div class="line"><a id="l03438" name="l03438"></a><span class="lineno"> 3438</span><span class="comment">//               secure, Unprivileged context.</span></div>
<div class="line"><a id="l03439" name="l03439"></a><span class="lineno"> 3439</span><span class="comment">//</span></div>
<div class="line"><a id="l03440" name="l03440"></a><span class="lineno"> 3440</span><span class="comment">//               This bit is writable from a Non-secure, Privileged context, if</span></div>
<div class="line"><a id="l03441" name="l03441"></a><span class="lineno"> 3441</span><span class="comment">//               and only if the NSP bit is set.</span></div>
<div class="line"><a id="l03442" name="l03442"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a1da49d6fcda10ae3529aad17bd206d4f"> 3442</a></span><span class="preprocessor">#define ACCESSCTRL_UART1_NSU_RESET  _u(0x0)</span></div>
<div class="line"><a id="l03443" name="l03443"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#abc138480b10f79f8c92f68f51e385d83"> 3443</a></span><span class="preprocessor">#define ACCESSCTRL_UART1_NSU_BITS   _u(0x00000001)</span></div>
<div class="line"><a id="l03444" name="l03444"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#ac3bf38b852ef21e9c82312d7494155ef"> 3444</a></span><span class="preprocessor">#define ACCESSCTRL_UART1_NSU_MSB    _u(0)</span></div>
<div class="line"><a id="l03445" name="l03445"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#af85fd85458404bd36414f923913e0ef2"> 3445</a></span><span class="preprocessor">#define ACCESSCTRL_UART1_NSU_LSB    _u(0)</span></div>
<div class="line"><a id="l03446" name="l03446"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#ae39fb2dc68939fa3b6ebb1ca23b94b96"> 3446</a></span><span class="preprocessor">#define ACCESSCTRL_UART1_NSU_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l03447" name="l03447"></a><span class="lineno"> 3447</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l03448" name="l03448"></a><span class="lineno"> 3448</span><span class="comment">// Register    : ACCESSCTRL_OTP</span></div>
<div class="line"><a id="l03449" name="l03449"></a><span class="lineno"> 3449</span><span class="comment">// Description : Control whether debugger, DMA, core 0 and core 1 can access</span></div>
<div class="line"><a id="l03450" name="l03450"></a><span class="lineno"> 3450</span><span class="comment">//               OTP, and at what security/privilege levels they can do so.</span></div>
<div class="line"><a id="l03451" name="l03451"></a><span class="lineno"> 3451</span><span class="comment">//</span></div>
<div class="line"><a id="l03452" name="l03452"></a><span class="lineno"> 3452</span><span class="comment">//               Defaults to Secure access from any master.</span></div>
<div class="line"><a id="l03453" name="l03453"></a><span class="lineno"> 3453</span><span class="comment">//</span></div>
<div class="line"><a id="l03454" name="l03454"></a><span class="lineno"> 3454</span><span class="comment">//               This register is writable only from a Secure, Privileged</span></div>
<div class="line"><a id="l03455" name="l03455"></a><span class="lineno"> 3455</span><span class="comment">//               processor or debugger, with the exception of the NSU bit, which</span></div>
<div class="line"><a id="l03456" name="l03456"></a><span class="lineno"> 3456</span><span class="comment">//               becomes Non-secure-Privileged-writable when the NSP bit is set.</span></div>
<div class="line"><a id="l03457" name="l03457"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a70fae85a64b2de542c29794fba0e0697"> 3457</a></span><span class="preprocessor">#define ACCESSCTRL_OTP_OFFSET _u(0x000000a8)</span></div>
<div class="line"><a id="l03458" name="l03458"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a3f9b1809dfb8201059897d2e49b92552"> 3458</a></span><span class="preprocessor">#define ACCESSCTRL_OTP_BITS   _u(0x000000ff)</span></div>
<div class="line"><a id="l03459" name="l03459"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a799272562090007a27bc71d3614ceeda"> 3459</a></span><span class="preprocessor">#define ACCESSCTRL_OTP_RESET  _u(0x000000fc)</span></div>
<div class="line"><a id="l03460" name="l03460"></a><span class="lineno"> 3460</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l03461" name="l03461"></a><span class="lineno"> 3461</span><span class="comment">// Field       : ACCESSCTRL_OTP_DBG</span></div>
<div class="line"><a id="l03462" name="l03462"></a><span class="lineno"> 3462</span><span class="comment">// Description : If 1, OTP can be accessed by the debugger, at</span></div>
<div class="line"><a id="l03463" name="l03463"></a><span class="lineno"> 3463</span><span class="comment">//               security/privilege levels permitted by SP/NSP/SU/NSU in this</span></div>
<div class="line"><a id="l03464" name="l03464"></a><span class="lineno"> 3464</span><span class="comment">//               register.</span></div>
<div class="line"><a id="l03465" name="l03465"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#aa24b36592c128651ace90df5f881e6b1"> 3465</a></span><span class="preprocessor">#define ACCESSCTRL_OTP_DBG_RESET  _u(0x1)</span></div>
<div class="line"><a id="l03466" name="l03466"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a7b7b6d0af83a381f742199498d883530"> 3466</a></span><span class="preprocessor">#define ACCESSCTRL_OTP_DBG_BITS   _u(0x00000080)</span></div>
<div class="line"><a id="l03467" name="l03467"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a24897236f96e9850599c601051cbcadb"> 3467</a></span><span class="preprocessor">#define ACCESSCTRL_OTP_DBG_MSB    _u(7)</span></div>
<div class="line"><a id="l03468" name="l03468"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#acae0df357bdc617bec4292f9313dcf27"> 3468</a></span><span class="preprocessor">#define ACCESSCTRL_OTP_DBG_LSB    _u(7)</span></div>
<div class="line"><a id="l03469" name="l03469"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a099f0226cdbf61345441379e9883a4e2"> 3469</a></span><span class="preprocessor">#define ACCESSCTRL_OTP_DBG_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l03470" name="l03470"></a><span class="lineno"> 3470</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l03471" name="l03471"></a><span class="lineno"> 3471</span><span class="comment">// Field       : ACCESSCTRL_OTP_DMA</span></div>
<div class="line"><a id="l03472" name="l03472"></a><span class="lineno"> 3472</span><span class="comment">// Description : If 1, OTP can be accessed by the DMA, at security/privilege</span></div>
<div class="line"><a id="l03473" name="l03473"></a><span class="lineno"> 3473</span><span class="comment">//               levels permitted by SP/NSP/SU/NSU in this register.</span></div>
<div class="line"><a id="l03474" name="l03474"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a72944fb1f261392aeddb2e693fd368e2"> 3474</a></span><span class="preprocessor">#define ACCESSCTRL_OTP_DMA_RESET  _u(0x1)</span></div>
<div class="line"><a id="l03475" name="l03475"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a1ef12ef8a1fa5730ccac16f95c818d05"> 3475</a></span><span class="preprocessor">#define ACCESSCTRL_OTP_DMA_BITS   _u(0x00000040)</span></div>
<div class="line"><a id="l03476" name="l03476"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a48a930f9eeb2deaaee20a14e2fb127ca"> 3476</a></span><span class="preprocessor">#define ACCESSCTRL_OTP_DMA_MSB    _u(6)</span></div>
<div class="line"><a id="l03477" name="l03477"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a82bf502a0ab415022eb200314e26eedf"> 3477</a></span><span class="preprocessor">#define ACCESSCTRL_OTP_DMA_LSB    _u(6)</span></div>
<div class="line"><a id="l03478" name="l03478"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#af7fa59060db6fdd3ebccd73ce076f7aa"> 3478</a></span><span class="preprocessor">#define ACCESSCTRL_OTP_DMA_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l03479" name="l03479"></a><span class="lineno"> 3479</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l03480" name="l03480"></a><span class="lineno"> 3480</span><span class="comment">// Field       : ACCESSCTRL_OTP_CORE1</span></div>
<div class="line"><a id="l03481" name="l03481"></a><span class="lineno"> 3481</span><span class="comment">// Description : If 1, OTP can be accessed by core 1, at security/privilege</span></div>
<div class="line"><a id="l03482" name="l03482"></a><span class="lineno"> 3482</span><span class="comment">//               levels permitted by SP/NSP/SU/NSU in this register.</span></div>
<div class="line"><a id="l03483" name="l03483"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a24f096113c7bf8fc81b8066f66ce27a9"> 3483</a></span><span class="preprocessor">#define ACCESSCTRL_OTP_CORE1_RESET  _u(0x1)</span></div>
<div class="line"><a id="l03484" name="l03484"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a29357a6ee55cf2311248bdf885f706db"> 3484</a></span><span class="preprocessor">#define ACCESSCTRL_OTP_CORE1_BITS   _u(0x00000020)</span></div>
<div class="line"><a id="l03485" name="l03485"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a0479abb79fc7bb86639130a45439e33c"> 3485</a></span><span class="preprocessor">#define ACCESSCTRL_OTP_CORE1_MSB    _u(5)</span></div>
<div class="line"><a id="l03486" name="l03486"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a42ca218689c1cc6695ac37722ced95a2"> 3486</a></span><span class="preprocessor">#define ACCESSCTRL_OTP_CORE1_LSB    _u(5)</span></div>
<div class="line"><a id="l03487" name="l03487"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a09400fa70fcfa317ee252c7a0a9e8897"> 3487</a></span><span class="preprocessor">#define ACCESSCTRL_OTP_CORE1_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l03488" name="l03488"></a><span class="lineno"> 3488</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l03489" name="l03489"></a><span class="lineno"> 3489</span><span class="comment">// Field       : ACCESSCTRL_OTP_CORE0</span></div>
<div class="line"><a id="l03490" name="l03490"></a><span class="lineno"> 3490</span><span class="comment">// Description : If 1, OTP can be accessed by core 0, at security/privilege</span></div>
<div class="line"><a id="l03491" name="l03491"></a><span class="lineno"> 3491</span><span class="comment">//               levels permitted by SP/NSP/SU/NSU in this register.</span></div>
<div class="line"><a id="l03492" name="l03492"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#ad146f94442938efd17ce38171cbbd672"> 3492</a></span><span class="preprocessor">#define ACCESSCTRL_OTP_CORE0_RESET  _u(0x1)</span></div>
<div class="line"><a id="l03493" name="l03493"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a2ebc1b48022136f34a6511985021e899"> 3493</a></span><span class="preprocessor">#define ACCESSCTRL_OTP_CORE0_BITS   _u(0x00000010)</span></div>
<div class="line"><a id="l03494" name="l03494"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a6a8b7124767fee67f68f96c624d941b0"> 3494</a></span><span class="preprocessor">#define ACCESSCTRL_OTP_CORE0_MSB    _u(4)</span></div>
<div class="line"><a id="l03495" name="l03495"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a27e6670327a124470e0d122a4f828692"> 3495</a></span><span class="preprocessor">#define ACCESSCTRL_OTP_CORE0_LSB    _u(4)</span></div>
<div class="line"><a id="l03496" name="l03496"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a68db4139cfd0a7c7aa3755bd1201ba9a"> 3496</a></span><span class="preprocessor">#define ACCESSCTRL_OTP_CORE0_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l03497" name="l03497"></a><span class="lineno"> 3497</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l03498" name="l03498"></a><span class="lineno"> 3498</span><span class="comment">// Field       : ACCESSCTRL_OTP_SP</span></div>
<div class="line"><a id="l03499" name="l03499"></a><span class="lineno"> 3499</span><span class="comment">// Description : If 1, OTP can be accessed from a Secure, Privileged context.</span></div>
<div class="line"><a id="l03500" name="l03500"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#ac381d287133a4d29e32cc8e26bc6122d"> 3500</a></span><span class="preprocessor">#define ACCESSCTRL_OTP_SP_RESET  _u(0x1)</span></div>
<div class="line"><a id="l03501" name="l03501"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#ae8984b89ef3906396a5c73475f102101"> 3501</a></span><span class="preprocessor">#define ACCESSCTRL_OTP_SP_BITS   _u(0x00000008)</span></div>
<div class="line"><a id="l03502" name="l03502"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a074fb0f78cb63fdd5ea7dcd177696fea"> 3502</a></span><span class="preprocessor">#define ACCESSCTRL_OTP_SP_MSB    _u(3)</span></div>
<div class="line"><a id="l03503" name="l03503"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a4b76df70818a3a499e44d620bb47fec3"> 3503</a></span><span class="preprocessor">#define ACCESSCTRL_OTP_SP_LSB    _u(3)</span></div>
<div class="line"><a id="l03504" name="l03504"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#aaecf2157016f1566f3e9c7075decdb07"> 3504</a></span><span class="preprocessor">#define ACCESSCTRL_OTP_SP_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l03505" name="l03505"></a><span class="lineno"> 3505</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l03506" name="l03506"></a><span class="lineno"> 3506</span><span class="comment">// Field       : ACCESSCTRL_OTP_SU</span></div>
<div class="line"><a id="l03507" name="l03507"></a><span class="lineno"> 3507</span><span class="comment">// Description : If 1, and SP is also set, OTP can be accessed from a Secure,</span></div>
<div class="line"><a id="l03508" name="l03508"></a><span class="lineno"> 3508</span><span class="comment">//               Unprivileged context.</span></div>
<div class="line"><a id="l03509" name="l03509"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#aa17308551c54e6f77cba5244df861b38"> 3509</a></span><span class="preprocessor">#define ACCESSCTRL_OTP_SU_RESET  _u(0x1)</span></div>
<div class="line"><a id="l03510" name="l03510"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a38766b1a405f7e673ab4d6174383dc9a"> 3510</a></span><span class="preprocessor">#define ACCESSCTRL_OTP_SU_BITS   _u(0x00000004)</span></div>
<div class="line"><a id="l03511" name="l03511"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a7649071309106a116b69e8bc18266567"> 3511</a></span><span class="preprocessor">#define ACCESSCTRL_OTP_SU_MSB    _u(2)</span></div>
<div class="line"><a id="l03512" name="l03512"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a56112b7bcca7ca339d0926b759f13c81"> 3512</a></span><span class="preprocessor">#define ACCESSCTRL_OTP_SU_LSB    _u(2)</span></div>
<div class="line"><a id="l03513" name="l03513"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a642b074e6027a796c10fff1c13b69b8c"> 3513</a></span><span class="preprocessor">#define ACCESSCTRL_OTP_SU_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l03514" name="l03514"></a><span class="lineno"> 3514</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l03515" name="l03515"></a><span class="lineno"> 3515</span><span class="comment">// Field       : ACCESSCTRL_OTP_NSP</span></div>
<div class="line"><a id="l03516" name="l03516"></a><span class="lineno"> 3516</span><span class="comment">// Description : If 1, OTP can be accessed from a Non-secure, Privileged</span></div>
<div class="line"><a id="l03517" name="l03517"></a><span class="lineno"> 3517</span><span class="comment">//               context.</span></div>
<div class="line"><a id="l03518" name="l03518"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a7af1a25ce8ca1e6f686a42674eafd838"> 3518</a></span><span class="preprocessor">#define ACCESSCTRL_OTP_NSP_RESET  _u(0x0)</span></div>
<div class="line"><a id="l03519" name="l03519"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#ab0e29416d2f4e844872b65f610f2cf0b"> 3519</a></span><span class="preprocessor">#define ACCESSCTRL_OTP_NSP_BITS   _u(0x00000002)</span></div>
<div class="line"><a id="l03520" name="l03520"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a0ac0bef2ca0b6ca0689f57b6373d4774"> 3520</a></span><span class="preprocessor">#define ACCESSCTRL_OTP_NSP_MSB    _u(1)</span></div>
<div class="line"><a id="l03521" name="l03521"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a194b6a25457577670f55d562ee3de0df"> 3521</a></span><span class="preprocessor">#define ACCESSCTRL_OTP_NSP_LSB    _u(1)</span></div>
<div class="line"><a id="l03522" name="l03522"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#ad44fafb290e10c350c6e6adbdcaa89e0"> 3522</a></span><span class="preprocessor">#define ACCESSCTRL_OTP_NSP_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l03523" name="l03523"></a><span class="lineno"> 3523</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l03524" name="l03524"></a><span class="lineno"> 3524</span><span class="comment">// Field       : ACCESSCTRL_OTP_NSU</span></div>
<div class="line"><a id="l03525" name="l03525"></a><span class="lineno"> 3525</span><span class="comment">// Description : If 1, and NSP is also set, OTP can be accessed from a Non-</span></div>
<div class="line"><a id="l03526" name="l03526"></a><span class="lineno"> 3526</span><span class="comment">//               secure, Unprivileged context.</span></div>
<div class="line"><a id="l03527" name="l03527"></a><span class="lineno"> 3527</span><span class="comment">//</span></div>
<div class="line"><a id="l03528" name="l03528"></a><span class="lineno"> 3528</span><span class="comment">//               This bit is writable from a Non-secure, Privileged context, if</span></div>
<div class="line"><a id="l03529" name="l03529"></a><span class="lineno"> 3529</span><span class="comment">//               and only if the NSP bit is set.</span></div>
<div class="line"><a id="l03530" name="l03530"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#aa5d35cc02882282364c9ff8c472760a8"> 3530</a></span><span class="preprocessor">#define ACCESSCTRL_OTP_NSU_RESET  _u(0x0)</span></div>
<div class="line"><a id="l03531" name="l03531"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a1d388900a54d2efe00ab528b54af8d55"> 3531</a></span><span class="preprocessor">#define ACCESSCTRL_OTP_NSU_BITS   _u(0x00000001)</span></div>
<div class="line"><a id="l03532" name="l03532"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#acceec6e75ed5e10e796552bf32641eef"> 3532</a></span><span class="preprocessor">#define ACCESSCTRL_OTP_NSU_MSB    _u(0)</span></div>
<div class="line"><a id="l03533" name="l03533"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a5dc3f06c57cc0cf596ab87fde734924a"> 3533</a></span><span class="preprocessor">#define ACCESSCTRL_OTP_NSU_LSB    _u(0)</span></div>
<div class="line"><a id="l03534" name="l03534"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a74f9a4d328dcbb7bad26e7f1328b2e43"> 3534</a></span><span class="preprocessor">#define ACCESSCTRL_OTP_NSU_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l03535" name="l03535"></a><span class="lineno"> 3535</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l03536" name="l03536"></a><span class="lineno"> 3536</span><span class="comment">// Register    : ACCESSCTRL_TBMAN</span></div>
<div class="line"><a id="l03537" name="l03537"></a><span class="lineno"> 3537</span><span class="comment">// Description : Control whether debugger, DMA, core 0 and core 1 can access</span></div>
<div class="line"><a id="l03538" name="l03538"></a><span class="lineno"> 3538</span><span class="comment">//               TBMAN, and at what security/privilege levels they can do so.</span></div>
<div class="line"><a id="l03539" name="l03539"></a><span class="lineno"> 3539</span><span class="comment">//</span></div>
<div class="line"><a id="l03540" name="l03540"></a><span class="lineno"> 3540</span><span class="comment">//               Defaults to Secure access from any master.</span></div>
<div class="line"><a id="l03541" name="l03541"></a><span class="lineno"> 3541</span><span class="comment">//</span></div>
<div class="line"><a id="l03542" name="l03542"></a><span class="lineno"> 3542</span><span class="comment">//               This register is writable only from a Secure, Privileged</span></div>
<div class="line"><a id="l03543" name="l03543"></a><span class="lineno"> 3543</span><span class="comment">//               processor or debugger, with the exception of the NSU bit, which</span></div>
<div class="line"><a id="l03544" name="l03544"></a><span class="lineno"> 3544</span><span class="comment">//               becomes Non-secure-Privileged-writable when the NSP bit is set.</span></div>
<div class="line"><a id="l03545" name="l03545"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#aaa6d5967e9c226a5ee1b48d0f8ccb798"> 3545</a></span><span class="preprocessor">#define ACCESSCTRL_TBMAN_OFFSET _u(0x000000ac)</span></div>
<div class="line"><a id="l03546" name="l03546"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a667a0749a3d276a372bf8a91afebd277"> 3546</a></span><span class="preprocessor">#define ACCESSCTRL_TBMAN_BITS   _u(0x000000ff)</span></div>
<div class="line"><a id="l03547" name="l03547"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#abb347159177922c977f9d04e94df95f7"> 3547</a></span><span class="preprocessor">#define ACCESSCTRL_TBMAN_RESET  _u(0x000000fc)</span></div>
<div class="line"><a id="l03548" name="l03548"></a><span class="lineno"> 3548</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l03549" name="l03549"></a><span class="lineno"> 3549</span><span class="comment">// Field       : ACCESSCTRL_TBMAN_DBG</span></div>
<div class="line"><a id="l03550" name="l03550"></a><span class="lineno"> 3550</span><span class="comment">// Description : If 1, TBMAN can be accessed by the debugger, at</span></div>
<div class="line"><a id="l03551" name="l03551"></a><span class="lineno"> 3551</span><span class="comment">//               security/privilege levels permitted by SP/NSP/SU/NSU in this</span></div>
<div class="line"><a id="l03552" name="l03552"></a><span class="lineno"> 3552</span><span class="comment">//               register.</span></div>
<div class="line"><a id="l03553" name="l03553"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a83f0ec374b1214003fbb9ab2896300c0"> 3553</a></span><span class="preprocessor">#define ACCESSCTRL_TBMAN_DBG_RESET  _u(0x1)</span></div>
<div class="line"><a id="l03554" name="l03554"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#ac807b2e8ed545e953267d745a6886143"> 3554</a></span><span class="preprocessor">#define ACCESSCTRL_TBMAN_DBG_BITS   _u(0x00000080)</span></div>
<div class="line"><a id="l03555" name="l03555"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a9ecf5370c6547450faf2f7a65eb70079"> 3555</a></span><span class="preprocessor">#define ACCESSCTRL_TBMAN_DBG_MSB    _u(7)</span></div>
<div class="line"><a id="l03556" name="l03556"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a4be3851d77575346d07b24658e9224ca"> 3556</a></span><span class="preprocessor">#define ACCESSCTRL_TBMAN_DBG_LSB    _u(7)</span></div>
<div class="line"><a id="l03557" name="l03557"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#ad220917519e05f3b13c4018981f35097"> 3557</a></span><span class="preprocessor">#define ACCESSCTRL_TBMAN_DBG_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l03558" name="l03558"></a><span class="lineno"> 3558</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l03559" name="l03559"></a><span class="lineno"> 3559</span><span class="comment">// Field       : ACCESSCTRL_TBMAN_DMA</span></div>
<div class="line"><a id="l03560" name="l03560"></a><span class="lineno"> 3560</span><span class="comment">// Description : If 1, TBMAN can be accessed by the DMA, at security/privilege</span></div>
<div class="line"><a id="l03561" name="l03561"></a><span class="lineno"> 3561</span><span class="comment">//               levels permitted by SP/NSP/SU/NSU in this register.</span></div>
<div class="line"><a id="l03562" name="l03562"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a112609bc456697e362c3cec41d5d1544"> 3562</a></span><span class="preprocessor">#define ACCESSCTRL_TBMAN_DMA_RESET  _u(0x1)</span></div>
<div class="line"><a id="l03563" name="l03563"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a21ba1d0a887a00af4ff457345e2c9d27"> 3563</a></span><span class="preprocessor">#define ACCESSCTRL_TBMAN_DMA_BITS   _u(0x00000040)</span></div>
<div class="line"><a id="l03564" name="l03564"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a88b9db26fda24ce0944210544517ddff"> 3564</a></span><span class="preprocessor">#define ACCESSCTRL_TBMAN_DMA_MSB    _u(6)</span></div>
<div class="line"><a id="l03565" name="l03565"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a6eaf2f8baeee8cd207328f1fba1fe9f7"> 3565</a></span><span class="preprocessor">#define ACCESSCTRL_TBMAN_DMA_LSB    _u(6)</span></div>
<div class="line"><a id="l03566" name="l03566"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a77f57232dcf5c8be1027394a9a823c42"> 3566</a></span><span class="preprocessor">#define ACCESSCTRL_TBMAN_DMA_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l03567" name="l03567"></a><span class="lineno"> 3567</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l03568" name="l03568"></a><span class="lineno"> 3568</span><span class="comment">// Field       : ACCESSCTRL_TBMAN_CORE1</span></div>
<div class="line"><a id="l03569" name="l03569"></a><span class="lineno"> 3569</span><span class="comment">// Description : If 1, TBMAN can be accessed by core 1, at security/privilege</span></div>
<div class="line"><a id="l03570" name="l03570"></a><span class="lineno"> 3570</span><span class="comment">//               levels permitted by SP/NSP/SU/NSU in this register.</span></div>
<div class="line"><a id="l03571" name="l03571"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a158f98e84d4507b8758385c10b94f214"> 3571</a></span><span class="preprocessor">#define ACCESSCTRL_TBMAN_CORE1_RESET  _u(0x1)</span></div>
<div class="line"><a id="l03572" name="l03572"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a7b3f8b471ec1b38bb6f19931e98bc368"> 3572</a></span><span class="preprocessor">#define ACCESSCTRL_TBMAN_CORE1_BITS   _u(0x00000020)</span></div>
<div class="line"><a id="l03573" name="l03573"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#af83caed7e193ef95c8a4489b835a8c87"> 3573</a></span><span class="preprocessor">#define ACCESSCTRL_TBMAN_CORE1_MSB    _u(5)</span></div>
<div class="line"><a id="l03574" name="l03574"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#ae5cd715f0bdd0ddbde6e74646ffa7803"> 3574</a></span><span class="preprocessor">#define ACCESSCTRL_TBMAN_CORE1_LSB    _u(5)</span></div>
<div class="line"><a id="l03575" name="l03575"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a9a2eb892589ab43f8abc986bbc8eba0a"> 3575</a></span><span class="preprocessor">#define ACCESSCTRL_TBMAN_CORE1_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l03576" name="l03576"></a><span class="lineno"> 3576</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l03577" name="l03577"></a><span class="lineno"> 3577</span><span class="comment">// Field       : ACCESSCTRL_TBMAN_CORE0</span></div>
<div class="line"><a id="l03578" name="l03578"></a><span class="lineno"> 3578</span><span class="comment">// Description : If 1, TBMAN can be accessed by core 0, at security/privilege</span></div>
<div class="line"><a id="l03579" name="l03579"></a><span class="lineno"> 3579</span><span class="comment">//               levels permitted by SP/NSP/SU/NSU in this register.</span></div>
<div class="line"><a id="l03580" name="l03580"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#ad34beaaa7c8df00cdb9f477f89e2a1ec"> 3580</a></span><span class="preprocessor">#define ACCESSCTRL_TBMAN_CORE0_RESET  _u(0x1)</span></div>
<div class="line"><a id="l03581" name="l03581"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a30c219899401017e17c83f0cdb2a7ced"> 3581</a></span><span class="preprocessor">#define ACCESSCTRL_TBMAN_CORE0_BITS   _u(0x00000010)</span></div>
<div class="line"><a id="l03582" name="l03582"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#ac5c70ee23dbeb71ef9735a1acd0edfd1"> 3582</a></span><span class="preprocessor">#define ACCESSCTRL_TBMAN_CORE0_MSB    _u(4)</span></div>
<div class="line"><a id="l03583" name="l03583"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a298616bee44fb6d81f2b0cbf1479149d"> 3583</a></span><span class="preprocessor">#define ACCESSCTRL_TBMAN_CORE0_LSB    _u(4)</span></div>
<div class="line"><a id="l03584" name="l03584"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a85ddc8d4aceda3d4f69af3ccfee74899"> 3584</a></span><span class="preprocessor">#define ACCESSCTRL_TBMAN_CORE0_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l03585" name="l03585"></a><span class="lineno"> 3585</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l03586" name="l03586"></a><span class="lineno"> 3586</span><span class="comment">// Field       : ACCESSCTRL_TBMAN_SP</span></div>
<div class="line"><a id="l03587" name="l03587"></a><span class="lineno"> 3587</span><span class="comment">// Description : If 1, TBMAN can be accessed from a Secure, Privileged context.</span></div>
<div class="line"><a id="l03588" name="l03588"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#ad558dd0e6fdd7b6847178023b5751eae"> 3588</a></span><span class="preprocessor">#define ACCESSCTRL_TBMAN_SP_RESET  _u(0x1)</span></div>
<div class="line"><a id="l03589" name="l03589"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a5cf55b7b633cb3ee88bf72bd12e59620"> 3589</a></span><span class="preprocessor">#define ACCESSCTRL_TBMAN_SP_BITS   _u(0x00000008)</span></div>
<div class="line"><a id="l03590" name="l03590"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#ab1463d95edd53376d81f4679103feee4"> 3590</a></span><span class="preprocessor">#define ACCESSCTRL_TBMAN_SP_MSB    _u(3)</span></div>
<div class="line"><a id="l03591" name="l03591"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#af0bccda1537ace641b44ad4f28ae15c3"> 3591</a></span><span class="preprocessor">#define ACCESSCTRL_TBMAN_SP_LSB    _u(3)</span></div>
<div class="line"><a id="l03592" name="l03592"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#afbb914547d5d9842fc4da5a1ec42f87d"> 3592</a></span><span class="preprocessor">#define ACCESSCTRL_TBMAN_SP_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l03593" name="l03593"></a><span class="lineno"> 3593</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l03594" name="l03594"></a><span class="lineno"> 3594</span><span class="comment">// Field       : ACCESSCTRL_TBMAN_SU</span></div>
<div class="line"><a id="l03595" name="l03595"></a><span class="lineno"> 3595</span><span class="comment">// Description : If 1, and SP is also set, TBMAN can be accessed from a Secure,</span></div>
<div class="line"><a id="l03596" name="l03596"></a><span class="lineno"> 3596</span><span class="comment">//               Unprivileged context.</span></div>
<div class="line"><a id="l03597" name="l03597"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a9444a4dc2221c654923069688128d1ad"> 3597</a></span><span class="preprocessor">#define ACCESSCTRL_TBMAN_SU_RESET  _u(0x1)</span></div>
<div class="line"><a id="l03598" name="l03598"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a81aeac80b044d8d050148527aa294e7b"> 3598</a></span><span class="preprocessor">#define ACCESSCTRL_TBMAN_SU_BITS   _u(0x00000004)</span></div>
<div class="line"><a id="l03599" name="l03599"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a7a2f4fbf4343d808573ad789ecd729d6"> 3599</a></span><span class="preprocessor">#define ACCESSCTRL_TBMAN_SU_MSB    _u(2)</span></div>
<div class="line"><a id="l03600" name="l03600"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a0ab1f60c0a5ffc474423cf05a4d01250"> 3600</a></span><span class="preprocessor">#define ACCESSCTRL_TBMAN_SU_LSB    _u(2)</span></div>
<div class="line"><a id="l03601" name="l03601"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a79200eacdd50914051ff46dcce852b86"> 3601</a></span><span class="preprocessor">#define ACCESSCTRL_TBMAN_SU_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l03602" name="l03602"></a><span class="lineno"> 3602</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l03603" name="l03603"></a><span class="lineno"> 3603</span><span class="comment">// Field       : ACCESSCTRL_TBMAN_NSP</span></div>
<div class="line"><a id="l03604" name="l03604"></a><span class="lineno"> 3604</span><span class="comment">// Description : If 1, TBMAN can be accessed from a Non-secure, Privileged</span></div>
<div class="line"><a id="l03605" name="l03605"></a><span class="lineno"> 3605</span><span class="comment">//               context.</span></div>
<div class="line"><a id="l03606" name="l03606"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#aee5a2cb5a4e1b5d5e000df3d47091924"> 3606</a></span><span class="preprocessor">#define ACCESSCTRL_TBMAN_NSP_RESET  _u(0x0)</span></div>
<div class="line"><a id="l03607" name="l03607"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#ae5770a1a8a4fa7044237aa1e2395b83e"> 3607</a></span><span class="preprocessor">#define ACCESSCTRL_TBMAN_NSP_BITS   _u(0x00000002)</span></div>
<div class="line"><a id="l03608" name="l03608"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#addb4e4a4d36d3d67fc70a4bc9784fa17"> 3608</a></span><span class="preprocessor">#define ACCESSCTRL_TBMAN_NSP_MSB    _u(1)</span></div>
<div class="line"><a id="l03609" name="l03609"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a2a750d8e51ebcd6d83fc5f1d15bb0b74"> 3609</a></span><span class="preprocessor">#define ACCESSCTRL_TBMAN_NSP_LSB    _u(1)</span></div>
<div class="line"><a id="l03610" name="l03610"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a0b9da01afdfbee5cb35f0df1d84cb747"> 3610</a></span><span class="preprocessor">#define ACCESSCTRL_TBMAN_NSP_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l03611" name="l03611"></a><span class="lineno"> 3611</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l03612" name="l03612"></a><span class="lineno"> 3612</span><span class="comment">// Field       : ACCESSCTRL_TBMAN_NSU</span></div>
<div class="line"><a id="l03613" name="l03613"></a><span class="lineno"> 3613</span><span class="comment">// Description : If 1, and NSP is also set, TBMAN can be accessed from a Non-</span></div>
<div class="line"><a id="l03614" name="l03614"></a><span class="lineno"> 3614</span><span class="comment">//               secure, Unprivileged context.</span></div>
<div class="line"><a id="l03615" name="l03615"></a><span class="lineno"> 3615</span><span class="comment">//</span></div>
<div class="line"><a id="l03616" name="l03616"></a><span class="lineno"> 3616</span><span class="comment">//               This bit is writable from a Non-secure, Privileged context, if</span></div>
<div class="line"><a id="l03617" name="l03617"></a><span class="lineno"> 3617</span><span class="comment">//               and only if the NSP bit is set.</span></div>
<div class="line"><a id="l03618" name="l03618"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a0c8c52cd153285567a29833fa00e81f5"> 3618</a></span><span class="preprocessor">#define ACCESSCTRL_TBMAN_NSU_RESET  _u(0x0)</span></div>
<div class="line"><a id="l03619" name="l03619"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a1830bee8aadc619566038d5300a59de9"> 3619</a></span><span class="preprocessor">#define ACCESSCTRL_TBMAN_NSU_BITS   _u(0x00000001)</span></div>
<div class="line"><a id="l03620" name="l03620"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a7e0fdeeaa92431d914c11185250ae4d2"> 3620</a></span><span class="preprocessor">#define ACCESSCTRL_TBMAN_NSU_MSB    _u(0)</span></div>
<div class="line"><a id="l03621" name="l03621"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#aba3ebf7ab072084bf7b5c272b5370bc0"> 3621</a></span><span class="preprocessor">#define ACCESSCTRL_TBMAN_NSU_LSB    _u(0)</span></div>
<div class="line"><a id="l03622" name="l03622"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a1f04000a0ebd95e2745aed33ada459b5"> 3622</a></span><span class="preprocessor">#define ACCESSCTRL_TBMAN_NSU_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l03623" name="l03623"></a><span class="lineno"> 3623</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l03624" name="l03624"></a><span class="lineno"> 3624</span><span class="comment">// Register    : ACCESSCTRL_POWMAN</span></div>
<div class="line"><a id="l03625" name="l03625"></a><span class="lineno"> 3625</span><span class="comment">// Description : Control whether debugger, DMA, core 0 and core 1 can access</span></div>
<div class="line"><a id="l03626" name="l03626"></a><span class="lineno"> 3626</span><span class="comment">//               POWMAN, and at what security/privilege levels they can do so.</span></div>
<div class="line"><a id="l03627" name="l03627"></a><span class="lineno"> 3627</span><span class="comment">//</span></div>
<div class="line"><a id="l03628" name="l03628"></a><span class="lineno"> 3628</span><span class="comment">//               Defaults to Secure, Privileged processor or debug access only.</span></div>
<div class="line"><a id="l03629" name="l03629"></a><span class="lineno"> 3629</span><span class="comment">//</span></div>
<div class="line"><a id="l03630" name="l03630"></a><span class="lineno"> 3630</span><span class="comment">//               This register is writable only from a Secure, Privileged</span></div>
<div class="line"><a id="l03631" name="l03631"></a><span class="lineno"> 3631</span><span class="comment">//               processor or debugger, with the exception of the NSU bit, which</span></div>
<div class="line"><a id="l03632" name="l03632"></a><span class="lineno"> 3632</span><span class="comment">//               becomes Non-secure-Privileged-writable when the NSP bit is set.</span></div>
<div class="line"><a id="l03633" name="l03633"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a82fe2b8d1ddc63739d7fa9b5666da91d"> 3633</a></span><span class="preprocessor">#define ACCESSCTRL_POWMAN_OFFSET _u(0x000000b0)</span></div>
<div class="line"><a id="l03634" name="l03634"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a3b258bc4bf8b349f805f3bd61e236b17"> 3634</a></span><span class="preprocessor">#define ACCESSCTRL_POWMAN_BITS   _u(0x000000ff)</span></div>
<div class="line"><a id="l03635" name="l03635"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a7e7fe696e22e215db694a14da41fa730"> 3635</a></span><span class="preprocessor">#define ACCESSCTRL_POWMAN_RESET  _u(0x000000b8)</span></div>
<div class="line"><a id="l03636" name="l03636"></a><span class="lineno"> 3636</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l03637" name="l03637"></a><span class="lineno"> 3637</span><span class="comment">// Field       : ACCESSCTRL_POWMAN_DBG</span></div>
<div class="line"><a id="l03638" name="l03638"></a><span class="lineno"> 3638</span><span class="comment">// Description : If 1, POWMAN can be accessed by the debugger, at</span></div>
<div class="line"><a id="l03639" name="l03639"></a><span class="lineno"> 3639</span><span class="comment">//               security/privilege levels permitted by SP/NSP/SU/NSU in this</span></div>
<div class="line"><a id="l03640" name="l03640"></a><span class="lineno"> 3640</span><span class="comment">//               register.</span></div>
<div class="line"><a id="l03641" name="l03641"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a8e7961e319c46cb3d4f8652bbeba9d70"> 3641</a></span><span class="preprocessor">#define ACCESSCTRL_POWMAN_DBG_RESET  _u(0x1)</span></div>
<div class="line"><a id="l03642" name="l03642"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#abb769cff1a39fca1bb4720a0e8df04fb"> 3642</a></span><span class="preprocessor">#define ACCESSCTRL_POWMAN_DBG_BITS   _u(0x00000080)</span></div>
<div class="line"><a id="l03643" name="l03643"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#aae98115b7d1b988b9ec4c250515a6dc1"> 3643</a></span><span class="preprocessor">#define ACCESSCTRL_POWMAN_DBG_MSB    _u(7)</span></div>
<div class="line"><a id="l03644" name="l03644"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a8c16a4e65f72fc9644b864a7593e1eb7"> 3644</a></span><span class="preprocessor">#define ACCESSCTRL_POWMAN_DBG_LSB    _u(7)</span></div>
<div class="line"><a id="l03645" name="l03645"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a50163d2b8ae48b4127a5d72585be508f"> 3645</a></span><span class="preprocessor">#define ACCESSCTRL_POWMAN_DBG_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l03646" name="l03646"></a><span class="lineno"> 3646</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l03647" name="l03647"></a><span class="lineno"> 3647</span><span class="comment">// Field       : ACCESSCTRL_POWMAN_DMA</span></div>
<div class="line"><a id="l03648" name="l03648"></a><span class="lineno"> 3648</span><span class="comment">// Description : If 1, POWMAN can be accessed by the DMA, at security/privilege</span></div>
<div class="line"><a id="l03649" name="l03649"></a><span class="lineno"> 3649</span><span class="comment">//               levels permitted by SP/NSP/SU/NSU in this register.</span></div>
<div class="line"><a id="l03650" name="l03650"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a5f152d79b90950fce61e886cab7c105c"> 3650</a></span><span class="preprocessor">#define ACCESSCTRL_POWMAN_DMA_RESET  _u(0x0)</span></div>
<div class="line"><a id="l03651" name="l03651"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a38183181faffa5985166a7fb811969df"> 3651</a></span><span class="preprocessor">#define ACCESSCTRL_POWMAN_DMA_BITS   _u(0x00000040)</span></div>
<div class="line"><a id="l03652" name="l03652"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#af7c33e109a8c7e5cbd14c68f5e676633"> 3652</a></span><span class="preprocessor">#define ACCESSCTRL_POWMAN_DMA_MSB    _u(6)</span></div>
<div class="line"><a id="l03653" name="l03653"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a7a05e32429d0c7362a7e6882dac7883d"> 3653</a></span><span class="preprocessor">#define ACCESSCTRL_POWMAN_DMA_LSB    _u(6)</span></div>
<div class="line"><a id="l03654" name="l03654"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a1f0952d01051041003456eb91f200cae"> 3654</a></span><span class="preprocessor">#define ACCESSCTRL_POWMAN_DMA_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l03655" name="l03655"></a><span class="lineno"> 3655</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l03656" name="l03656"></a><span class="lineno"> 3656</span><span class="comment">// Field       : ACCESSCTRL_POWMAN_CORE1</span></div>
<div class="line"><a id="l03657" name="l03657"></a><span class="lineno"> 3657</span><span class="comment">// Description : If 1, POWMAN can be accessed by core 1, at security/privilege</span></div>
<div class="line"><a id="l03658" name="l03658"></a><span class="lineno"> 3658</span><span class="comment">//               levels permitted by SP/NSP/SU/NSU in this register.</span></div>
<div class="line"><a id="l03659" name="l03659"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a9e0fd90e9dc36b77034694ce4a06096f"> 3659</a></span><span class="preprocessor">#define ACCESSCTRL_POWMAN_CORE1_RESET  _u(0x1)</span></div>
<div class="line"><a id="l03660" name="l03660"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a3f6f08d37ee4c3318bae26396cc686da"> 3660</a></span><span class="preprocessor">#define ACCESSCTRL_POWMAN_CORE1_BITS   _u(0x00000020)</span></div>
<div class="line"><a id="l03661" name="l03661"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#ab9ff52bcd22eb0f8466373a1d40c73c7"> 3661</a></span><span class="preprocessor">#define ACCESSCTRL_POWMAN_CORE1_MSB    _u(5)</span></div>
<div class="line"><a id="l03662" name="l03662"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a6f174092d5ef7ccd598b9960b7b9cd64"> 3662</a></span><span class="preprocessor">#define ACCESSCTRL_POWMAN_CORE1_LSB    _u(5)</span></div>
<div class="line"><a id="l03663" name="l03663"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a5a68d1a2e170e30efa5da7cbc25d5334"> 3663</a></span><span class="preprocessor">#define ACCESSCTRL_POWMAN_CORE1_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l03664" name="l03664"></a><span class="lineno"> 3664</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l03665" name="l03665"></a><span class="lineno"> 3665</span><span class="comment">// Field       : ACCESSCTRL_POWMAN_CORE0</span></div>
<div class="line"><a id="l03666" name="l03666"></a><span class="lineno"> 3666</span><span class="comment">// Description : If 1, POWMAN can be accessed by core 0, at security/privilege</span></div>
<div class="line"><a id="l03667" name="l03667"></a><span class="lineno"> 3667</span><span class="comment">//               levels permitted by SP/NSP/SU/NSU in this register.</span></div>
<div class="line"><a id="l03668" name="l03668"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a2da2d690652abe315a098c97a95f8f72"> 3668</a></span><span class="preprocessor">#define ACCESSCTRL_POWMAN_CORE0_RESET  _u(0x1)</span></div>
<div class="line"><a id="l03669" name="l03669"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#aa17508bf0e9ab8bb4de286a60b367d47"> 3669</a></span><span class="preprocessor">#define ACCESSCTRL_POWMAN_CORE0_BITS   _u(0x00000010)</span></div>
<div class="line"><a id="l03670" name="l03670"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a48cb9b3d88a48af916d1e96048998f87"> 3670</a></span><span class="preprocessor">#define ACCESSCTRL_POWMAN_CORE0_MSB    _u(4)</span></div>
<div class="line"><a id="l03671" name="l03671"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a9da09d66d378e5be0fc093348d4bd8bd"> 3671</a></span><span class="preprocessor">#define ACCESSCTRL_POWMAN_CORE0_LSB    _u(4)</span></div>
<div class="line"><a id="l03672" name="l03672"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a2b1ea9ec4fa90c1fe3060fe26cd39517"> 3672</a></span><span class="preprocessor">#define ACCESSCTRL_POWMAN_CORE0_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l03673" name="l03673"></a><span class="lineno"> 3673</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l03674" name="l03674"></a><span class="lineno"> 3674</span><span class="comment">// Field       : ACCESSCTRL_POWMAN_SP</span></div>
<div class="line"><a id="l03675" name="l03675"></a><span class="lineno"> 3675</span><span class="comment">// Description : If 1, POWMAN can be accessed from a Secure, Privileged context.</span></div>
<div class="line"><a id="l03676" name="l03676"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a5c1b2fc738a64c649c13e1748d2c60b4"> 3676</a></span><span class="preprocessor">#define ACCESSCTRL_POWMAN_SP_RESET  _u(0x1)</span></div>
<div class="line"><a id="l03677" name="l03677"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a0971c6c657424ce966bd5daa9e9592a9"> 3677</a></span><span class="preprocessor">#define ACCESSCTRL_POWMAN_SP_BITS   _u(0x00000008)</span></div>
<div class="line"><a id="l03678" name="l03678"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a94f44f7f3fe2c5fccab7f7178f011635"> 3678</a></span><span class="preprocessor">#define ACCESSCTRL_POWMAN_SP_MSB    _u(3)</span></div>
<div class="line"><a id="l03679" name="l03679"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#ae4d0381bcaedab7a30a79984e276c221"> 3679</a></span><span class="preprocessor">#define ACCESSCTRL_POWMAN_SP_LSB    _u(3)</span></div>
<div class="line"><a id="l03680" name="l03680"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a0b0a0acb51ceec32ec5c7cfa8a314b53"> 3680</a></span><span class="preprocessor">#define ACCESSCTRL_POWMAN_SP_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l03681" name="l03681"></a><span class="lineno"> 3681</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l03682" name="l03682"></a><span class="lineno"> 3682</span><span class="comment">// Field       : ACCESSCTRL_POWMAN_SU</span></div>
<div class="line"><a id="l03683" name="l03683"></a><span class="lineno"> 3683</span><span class="comment">// Description : If 1, and SP is also set, POWMAN can be accessed from a Secure,</span></div>
<div class="line"><a id="l03684" name="l03684"></a><span class="lineno"> 3684</span><span class="comment">//               Unprivileged context.</span></div>
<div class="line"><a id="l03685" name="l03685"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#ab821f361c71e1e1c8b12867abf40154d"> 3685</a></span><span class="preprocessor">#define ACCESSCTRL_POWMAN_SU_RESET  _u(0x0)</span></div>
<div class="line"><a id="l03686" name="l03686"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#ad7d3e83f383990fc37e9341f4db522dc"> 3686</a></span><span class="preprocessor">#define ACCESSCTRL_POWMAN_SU_BITS   _u(0x00000004)</span></div>
<div class="line"><a id="l03687" name="l03687"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a2ae905c5e18af843e88aa374606603f8"> 3687</a></span><span class="preprocessor">#define ACCESSCTRL_POWMAN_SU_MSB    _u(2)</span></div>
<div class="line"><a id="l03688" name="l03688"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a2667bf54f3950265126191f93920b700"> 3688</a></span><span class="preprocessor">#define ACCESSCTRL_POWMAN_SU_LSB    _u(2)</span></div>
<div class="line"><a id="l03689" name="l03689"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a001d29bbff37784039c610ec25970c19"> 3689</a></span><span class="preprocessor">#define ACCESSCTRL_POWMAN_SU_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l03690" name="l03690"></a><span class="lineno"> 3690</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l03691" name="l03691"></a><span class="lineno"> 3691</span><span class="comment">// Field       : ACCESSCTRL_POWMAN_NSP</span></div>
<div class="line"><a id="l03692" name="l03692"></a><span class="lineno"> 3692</span><span class="comment">// Description : If 1, POWMAN can be accessed from a Non-secure, Privileged</span></div>
<div class="line"><a id="l03693" name="l03693"></a><span class="lineno"> 3693</span><span class="comment">//               context.</span></div>
<div class="line"><a id="l03694" name="l03694"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a8931347c6f389af0894594d8f314e153"> 3694</a></span><span class="preprocessor">#define ACCESSCTRL_POWMAN_NSP_RESET  _u(0x0)</span></div>
<div class="line"><a id="l03695" name="l03695"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a06b85ece0913f1c9361560874f283c62"> 3695</a></span><span class="preprocessor">#define ACCESSCTRL_POWMAN_NSP_BITS   _u(0x00000002)</span></div>
<div class="line"><a id="l03696" name="l03696"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a8d23c4a340ab4fdb8989198388cd5e86"> 3696</a></span><span class="preprocessor">#define ACCESSCTRL_POWMAN_NSP_MSB    _u(1)</span></div>
<div class="line"><a id="l03697" name="l03697"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a69982b24e83d46e0c05352f936165183"> 3697</a></span><span class="preprocessor">#define ACCESSCTRL_POWMAN_NSP_LSB    _u(1)</span></div>
<div class="line"><a id="l03698" name="l03698"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#abe3acb2d18f2e29bbce237ddfc034346"> 3698</a></span><span class="preprocessor">#define ACCESSCTRL_POWMAN_NSP_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l03699" name="l03699"></a><span class="lineno"> 3699</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l03700" name="l03700"></a><span class="lineno"> 3700</span><span class="comment">// Field       : ACCESSCTRL_POWMAN_NSU</span></div>
<div class="line"><a id="l03701" name="l03701"></a><span class="lineno"> 3701</span><span class="comment">// Description : If 1, and NSP is also set, POWMAN can be accessed from a Non-</span></div>
<div class="line"><a id="l03702" name="l03702"></a><span class="lineno"> 3702</span><span class="comment">//               secure, Unprivileged context.</span></div>
<div class="line"><a id="l03703" name="l03703"></a><span class="lineno"> 3703</span><span class="comment">//</span></div>
<div class="line"><a id="l03704" name="l03704"></a><span class="lineno"> 3704</span><span class="comment">//               This bit is writable from a Non-secure, Privileged context, if</span></div>
<div class="line"><a id="l03705" name="l03705"></a><span class="lineno"> 3705</span><span class="comment">//               and only if the NSP bit is set.</span></div>
<div class="line"><a id="l03706" name="l03706"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#ac99dde2219717994c3ebaff5962e81f8"> 3706</a></span><span class="preprocessor">#define ACCESSCTRL_POWMAN_NSU_RESET  _u(0x0)</span></div>
<div class="line"><a id="l03707" name="l03707"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a29cc66a0f75dccad5081d3afc53c9765"> 3707</a></span><span class="preprocessor">#define ACCESSCTRL_POWMAN_NSU_BITS   _u(0x00000001)</span></div>
<div class="line"><a id="l03708" name="l03708"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#afa4a54e4c30690cfee1983cf0315ecda"> 3708</a></span><span class="preprocessor">#define ACCESSCTRL_POWMAN_NSU_MSB    _u(0)</span></div>
<div class="line"><a id="l03709" name="l03709"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#ae78f21705ee08407697a81c4cfa5f6da"> 3709</a></span><span class="preprocessor">#define ACCESSCTRL_POWMAN_NSU_LSB    _u(0)</span></div>
<div class="line"><a id="l03710" name="l03710"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a927c12931afb5ffbfd77a5c7980ba7a4"> 3710</a></span><span class="preprocessor">#define ACCESSCTRL_POWMAN_NSU_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l03711" name="l03711"></a><span class="lineno"> 3711</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l03712" name="l03712"></a><span class="lineno"> 3712</span><span class="comment">// Register    : ACCESSCTRL_TRNG</span></div>
<div class="line"><a id="l03713" name="l03713"></a><span class="lineno"> 3713</span><span class="comment">// Description : Control whether debugger, DMA, core 0 and core 1 can access</span></div>
<div class="line"><a id="l03714" name="l03714"></a><span class="lineno"> 3714</span><span class="comment">//               TRNG, and at what security/privilege levels they can do so.</span></div>
<div class="line"><a id="l03715" name="l03715"></a><span class="lineno"> 3715</span><span class="comment">//</span></div>
<div class="line"><a id="l03716" name="l03716"></a><span class="lineno"> 3716</span><span class="comment">//               Defaults to Secure, Privileged processor or debug access only.</span></div>
<div class="line"><a id="l03717" name="l03717"></a><span class="lineno"> 3717</span><span class="comment">//</span></div>
<div class="line"><a id="l03718" name="l03718"></a><span class="lineno"> 3718</span><span class="comment">//               This register is writable only from a Secure, Privileged</span></div>
<div class="line"><a id="l03719" name="l03719"></a><span class="lineno"> 3719</span><span class="comment">//               processor or debugger, with the exception of the NSU bit, which</span></div>
<div class="line"><a id="l03720" name="l03720"></a><span class="lineno"> 3720</span><span class="comment">//               becomes Non-secure-Privileged-writable when the NSP bit is set.</span></div>
<div class="line"><a id="l03721" name="l03721"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a014018708b7843804e78abcc42d53197"> 3721</a></span><span class="preprocessor">#define ACCESSCTRL_TRNG_OFFSET _u(0x000000b4)</span></div>
<div class="line"><a id="l03722" name="l03722"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#adf8cf8da3e5ea278d6b4de9a9be6e42b"> 3722</a></span><span class="preprocessor">#define ACCESSCTRL_TRNG_BITS   _u(0x000000ff)</span></div>
<div class="line"><a id="l03723" name="l03723"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a50fe5deb9ee6c9c3c06302ce9c525751"> 3723</a></span><span class="preprocessor">#define ACCESSCTRL_TRNG_RESET  _u(0x000000b8)</span></div>
<div class="line"><a id="l03724" name="l03724"></a><span class="lineno"> 3724</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l03725" name="l03725"></a><span class="lineno"> 3725</span><span class="comment">// Field       : ACCESSCTRL_TRNG_DBG</span></div>
<div class="line"><a id="l03726" name="l03726"></a><span class="lineno"> 3726</span><span class="comment">// Description : If 1, TRNG can be accessed by the debugger, at</span></div>
<div class="line"><a id="l03727" name="l03727"></a><span class="lineno"> 3727</span><span class="comment">//               security/privilege levels permitted by SP/NSP/SU/NSU in this</span></div>
<div class="line"><a id="l03728" name="l03728"></a><span class="lineno"> 3728</span><span class="comment">//               register.</span></div>
<div class="line"><a id="l03729" name="l03729"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#ae4e27cc8285b88921d822b34f23236b3"> 3729</a></span><span class="preprocessor">#define ACCESSCTRL_TRNG_DBG_RESET  _u(0x1)</span></div>
<div class="line"><a id="l03730" name="l03730"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#ae44a14f83a87b2d648296965926472ad"> 3730</a></span><span class="preprocessor">#define ACCESSCTRL_TRNG_DBG_BITS   _u(0x00000080)</span></div>
<div class="line"><a id="l03731" name="l03731"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a78275f8cd459548130f498d8c3bb3dae"> 3731</a></span><span class="preprocessor">#define ACCESSCTRL_TRNG_DBG_MSB    _u(7)</span></div>
<div class="line"><a id="l03732" name="l03732"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a95418747e220edae65162c653ffa2187"> 3732</a></span><span class="preprocessor">#define ACCESSCTRL_TRNG_DBG_LSB    _u(7)</span></div>
<div class="line"><a id="l03733" name="l03733"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a623c1cd2e914064cb108326c3b92a0f3"> 3733</a></span><span class="preprocessor">#define ACCESSCTRL_TRNG_DBG_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l03734" name="l03734"></a><span class="lineno"> 3734</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l03735" name="l03735"></a><span class="lineno"> 3735</span><span class="comment">// Field       : ACCESSCTRL_TRNG_DMA</span></div>
<div class="line"><a id="l03736" name="l03736"></a><span class="lineno"> 3736</span><span class="comment">// Description : If 1, TRNG can be accessed by the DMA, at security/privilege</span></div>
<div class="line"><a id="l03737" name="l03737"></a><span class="lineno"> 3737</span><span class="comment">//               levels permitted by SP/NSP/SU/NSU in this register.</span></div>
<div class="line"><a id="l03738" name="l03738"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#afdd945f66f839761214d6e58aa0590d2"> 3738</a></span><span class="preprocessor">#define ACCESSCTRL_TRNG_DMA_RESET  _u(0x0)</span></div>
<div class="line"><a id="l03739" name="l03739"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#ab5f5fdacad711b23a95c1cbf24b59080"> 3739</a></span><span class="preprocessor">#define ACCESSCTRL_TRNG_DMA_BITS   _u(0x00000040)</span></div>
<div class="line"><a id="l03740" name="l03740"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#abcb9de70261cb58ada099cfd4faf1471"> 3740</a></span><span class="preprocessor">#define ACCESSCTRL_TRNG_DMA_MSB    _u(6)</span></div>
<div class="line"><a id="l03741" name="l03741"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a974fb3701f8627e88234e9216614b6bc"> 3741</a></span><span class="preprocessor">#define ACCESSCTRL_TRNG_DMA_LSB    _u(6)</span></div>
<div class="line"><a id="l03742" name="l03742"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a42116114425f756fe101d5c6cf3cb46c"> 3742</a></span><span class="preprocessor">#define ACCESSCTRL_TRNG_DMA_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l03743" name="l03743"></a><span class="lineno"> 3743</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l03744" name="l03744"></a><span class="lineno"> 3744</span><span class="comment">// Field       : ACCESSCTRL_TRNG_CORE1</span></div>
<div class="line"><a id="l03745" name="l03745"></a><span class="lineno"> 3745</span><span class="comment">// Description : If 1, TRNG can be accessed by core 1, at security/privilege</span></div>
<div class="line"><a id="l03746" name="l03746"></a><span class="lineno"> 3746</span><span class="comment">//               levels permitted by SP/NSP/SU/NSU in this register.</span></div>
<div class="line"><a id="l03747" name="l03747"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a53ac8405068c548b9795ed91b336b7bc"> 3747</a></span><span class="preprocessor">#define ACCESSCTRL_TRNG_CORE1_RESET  _u(0x1)</span></div>
<div class="line"><a id="l03748" name="l03748"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a27154b4c9568ee2da525c9a7ede6877a"> 3748</a></span><span class="preprocessor">#define ACCESSCTRL_TRNG_CORE1_BITS   _u(0x00000020)</span></div>
<div class="line"><a id="l03749" name="l03749"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#abf87db251e1283c7f8d15d28bcd252b9"> 3749</a></span><span class="preprocessor">#define ACCESSCTRL_TRNG_CORE1_MSB    _u(5)</span></div>
<div class="line"><a id="l03750" name="l03750"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#ac07f17fd1b36587040467dcc0a4b5e4b"> 3750</a></span><span class="preprocessor">#define ACCESSCTRL_TRNG_CORE1_LSB    _u(5)</span></div>
<div class="line"><a id="l03751" name="l03751"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a8825e1ef9c9ce9e976a40a2a3886bfe8"> 3751</a></span><span class="preprocessor">#define ACCESSCTRL_TRNG_CORE1_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l03752" name="l03752"></a><span class="lineno"> 3752</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l03753" name="l03753"></a><span class="lineno"> 3753</span><span class="comment">// Field       : ACCESSCTRL_TRNG_CORE0</span></div>
<div class="line"><a id="l03754" name="l03754"></a><span class="lineno"> 3754</span><span class="comment">// Description : If 1, TRNG can be accessed by core 0, at security/privilege</span></div>
<div class="line"><a id="l03755" name="l03755"></a><span class="lineno"> 3755</span><span class="comment">//               levels permitted by SP/NSP/SU/NSU in this register.</span></div>
<div class="line"><a id="l03756" name="l03756"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a337b6199319c85a2fa743b10af272283"> 3756</a></span><span class="preprocessor">#define ACCESSCTRL_TRNG_CORE0_RESET  _u(0x1)</span></div>
<div class="line"><a id="l03757" name="l03757"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#ac4806b1737af490cf19cf7419c8aeaed"> 3757</a></span><span class="preprocessor">#define ACCESSCTRL_TRNG_CORE0_BITS   _u(0x00000010)</span></div>
<div class="line"><a id="l03758" name="l03758"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#afac0ac1b62f76207517f73470992a846"> 3758</a></span><span class="preprocessor">#define ACCESSCTRL_TRNG_CORE0_MSB    _u(4)</span></div>
<div class="line"><a id="l03759" name="l03759"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a56cf2058232213a56a4c944f2ead26a4"> 3759</a></span><span class="preprocessor">#define ACCESSCTRL_TRNG_CORE0_LSB    _u(4)</span></div>
<div class="line"><a id="l03760" name="l03760"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a2d5f58ab62fe4e9c9f96b5bafb4cb425"> 3760</a></span><span class="preprocessor">#define ACCESSCTRL_TRNG_CORE0_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l03761" name="l03761"></a><span class="lineno"> 3761</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l03762" name="l03762"></a><span class="lineno"> 3762</span><span class="comment">// Field       : ACCESSCTRL_TRNG_SP</span></div>
<div class="line"><a id="l03763" name="l03763"></a><span class="lineno"> 3763</span><span class="comment">// Description : If 1, TRNG can be accessed from a Secure, Privileged context.</span></div>
<div class="line"><a id="l03764" name="l03764"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a5c972e6beedf8e274ef8cf7d81d8b922"> 3764</a></span><span class="preprocessor">#define ACCESSCTRL_TRNG_SP_RESET  _u(0x1)</span></div>
<div class="line"><a id="l03765" name="l03765"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#ae56fcb43ddaef3be3632168fd9089925"> 3765</a></span><span class="preprocessor">#define ACCESSCTRL_TRNG_SP_BITS   _u(0x00000008)</span></div>
<div class="line"><a id="l03766" name="l03766"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#ab1b2a6ee77b5d1c8011fda64e5d183c7"> 3766</a></span><span class="preprocessor">#define ACCESSCTRL_TRNG_SP_MSB    _u(3)</span></div>
<div class="line"><a id="l03767" name="l03767"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#ae12c641c1aed647ada0152bae5a5fca6"> 3767</a></span><span class="preprocessor">#define ACCESSCTRL_TRNG_SP_LSB    _u(3)</span></div>
<div class="line"><a id="l03768" name="l03768"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a2d4f41dd438a6d8f62cd211f910fb4c3"> 3768</a></span><span class="preprocessor">#define ACCESSCTRL_TRNG_SP_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l03769" name="l03769"></a><span class="lineno"> 3769</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l03770" name="l03770"></a><span class="lineno"> 3770</span><span class="comment">// Field       : ACCESSCTRL_TRNG_SU</span></div>
<div class="line"><a id="l03771" name="l03771"></a><span class="lineno"> 3771</span><span class="comment">// Description : If 1, and SP is also set, TRNG can be accessed from a Secure,</span></div>
<div class="line"><a id="l03772" name="l03772"></a><span class="lineno"> 3772</span><span class="comment">//               Unprivileged context.</span></div>
<div class="line"><a id="l03773" name="l03773"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a279a961f7bdc45a64d96a1631f365195"> 3773</a></span><span class="preprocessor">#define ACCESSCTRL_TRNG_SU_RESET  _u(0x0)</span></div>
<div class="line"><a id="l03774" name="l03774"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a9e8cb865029680b5f94b63a01c86fe0e"> 3774</a></span><span class="preprocessor">#define ACCESSCTRL_TRNG_SU_BITS   _u(0x00000004)</span></div>
<div class="line"><a id="l03775" name="l03775"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#adef3ea9a63e903372be96f7ba64dfe0e"> 3775</a></span><span class="preprocessor">#define ACCESSCTRL_TRNG_SU_MSB    _u(2)</span></div>
<div class="line"><a id="l03776" name="l03776"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a99147088c803eec4f435d8da490c3cc2"> 3776</a></span><span class="preprocessor">#define ACCESSCTRL_TRNG_SU_LSB    _u(2)</span></div>
<div class="line"><a id="l03777" name="l03777"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a93255b17c36fbe107f7374357f4abd01"> 3777</a></span><span class="preprocessor">#define ACCESSCTRL_TRNG_SU_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l03778" name="l03778"></a><span class="lineno"> 3778</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l03779" name="l03779"></a><span class="lineno"> 3779</span><span class="comment">// Field       : ACCESSCTRL_TRNG_NSP</span></div>
<div class="line"><a id="l03780" name="l03780"></a><span class="lineno"> 3780</span><span class="comment">// Description : If 1, TRNG can be accessed from a Non-secure, Privileged</span></div>
<div class="line"><a id="l03781" name="l03781"></a><span class="lineno"> 3781</span><span class="comment">//               context.</span></div>
<div class="line"><a id="l03782" name="l03782"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a521411ec05192c299d2750675e0ee381"> 3782</a></span><span class="preprocessor">#define ACCESSCTRL_TRNG_NSP_RESET  _u(0x0)</span></div>
<div class="line"><a id="l03783" name="l03783"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a392b24ec6bd7a88e6b6654d56a763157"> 3783</a></span><span class="preprocessor">#define ACCESSCTRL_TRNG_NSP_BITS   _u(0x00000002)</span></div>
<div class="line"><a id="l03784" name="l03784"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a4e53c2f0ce3ab2f68480fa548554f06d"> 3784</a></span><span class="preprocessor">#define ACCESSCTRL_TRNG_NSP_MSB    _u(1)</span></div>
<div class="line"><a id="l03785" name="l03785"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a707498d63cab7b5a503ea686d8d0c13f"> 3785</a></span><span class="preprocessor">#define ACCESSCTRL_TRNG_NSP_LSB    _u(1)</span></div>
<div class="line"><a id="l03786" name="l03786"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#ada8f9e8222d950b4d3fd0e5fe92293c9"> 3786</a></span><span class="preprocessor">#define ACCESSCTRL_TRNG_NSP_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l03787" name="l03787"></a><span class="lineno"> 3787</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l03788" name="l03788"></a><span class="lineno"> 3788</span><span class="comment">// Field       : ACCESSCTRL_TRNG_NSU</span></div>
<div class="line"><a id="l03789" name="l03789"></a><span class="lineno"> 3789</span><span class="comment">// Description : If 1, and NSP is also set, TRNG can be accessed from a Non-</span></div>
<div class="line"><a id="l03790" name="l03790"></a><span class="lineno"> 3790</span><span class="comment">//               secure, Unprivileged context.</span></div>
<div class="line"><a id="l03791" name="l03791"></a><span class="lineno"> 3791</span><span class="comment">//</span></div>
<div class="line"><a id="l03792" name="l03792"></a><span class="lineno"> 3792</span><span class="comment">//               This bit is writable from a Non-secure, Privileged context, if</span></div>
<div class="line"><a id="l03793" name="l03793"></a><span class="lineno"> 3793</span><span class="comment">//               and only if the NSP bit is set.</span></div>
<div class="line"><a id="l03794" name="l03794"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a662e96a393d7b0eab85d235e3f561501"> 3794</a></span><span class="preprocessor">#define ACCESSCTRL_TRNG_NSU_RESET  _u(0x0)</span></div>
<div class="line"><a id="l03795" name="l03795"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a78273298999efb7c055fbf2a4c3e5150"> 3795</a></span><span class="preprocessor">#define ACCESSCTRL_TRNG_NSU_BITS   _u(0x00000001)</span></div>
<div class="line"><a id="l03796" name="l03796"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a01fb7bf1af03a7c0660ad2596e7e7d3b"> 3796</a></span><span class="preprocessor">#define ACCESSCTRL_TRNG_NSU_MSB    _u(0)</span></div>
<div class="line"><a id="l03797" name="l03797"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a303a85f86ace1ba1522cf4701ef161d0"> 3797</a></span><span class="preprocessor">#define ACCESSCTRL_TRNG_NSU_LSB    _u(0)</span></div>
<div class="line"><a id="l03798" name="l03798"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a7aa697fff091892341fa9d0503bb26f9"> 3798</a></span><span class="preprocessor">#define ACCESSCTRL_TRNG_NSU_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l03799" name="l03799"></a><span class="lineno"> 3799</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l03800" name="l03800"></a><span class="lineno"> 3800</span><span class="comment">// Register    : ACCESSCTRL_SHA256</span></div>
<div class="line"><a id="l03801" name="l03801"></a><span class="lineno"> 3801</span><span class="comment">// Description : Control whether debugger, DMA, core 0 and core 1 can access</span></div>
<div class="line"><a id="l03802" name="l03802"></a><span class="lineno"> 3802</span><span class="comment">//               SHA256, and at what security/privilege levels they can do so.</span></div>
<div class="line"><a id="l03803" name="l03803"></a><span class="lineno"> 3803</span><span class="comment">//</span></div>
<div class="line"><a id="l03804" name="l03804"></a><span class="lineno"> 3804</span><span class="comment">//               Defaults to Secure, Privileged access only.</span></div>
<div class="line"><a id="l03805" name="l03805"></a><span class="lineno"> 3805</span><span class="comment">//</span></div>
<div class="line"><a id="l03806" name="l03806"></a><span class="lineno"> 3806</span><span class="comment">//               This register is writable only from a Secure, Privileged</span></div>
<div class="line"><a id="l03807" name="l03807"></a><span class="lineno"> 3807</span><span class="comment">//               processor or debugger, with the exception of the NSU bit, which</span></div>
<div class="line"><a id="l03808" name="l03808"></a><span class="lineno"> 3808</span><span class="comment">//               becomes Non-secure-Privileged-writable when the NSP bit is set.</span></div>
<div class="line"><a id="l03809" name="l03809"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#aaf197f7397de5b01980cc30ea0b561a7"> 3809</a></span><span class="preprocessor">#define ACCESSCTRL_SHA256_OFFSET _u(0x000000b8)</span></div>
<div class="line"><a id="l03810" name="l03810"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#ae5221cd993d61e29541a489ff85487d0"> 3810</a></span><span class="preprocessor">#define ACCESSCTRL_SHA256_BITS   _u(0x000000ff)</span></div>
<div class="line"><a id="l03811" name="l03811"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a825856595f3fcccbb2618075101eb6d8"> 3811</a></span><span class="preprocessor">#define ACCESSCTRL_SHA256_RESET  _u(0x000000f8)</span></div>
<div class="line"><a id="l03812" name="l03812"></a><span class="lineno"> 3812</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l03813" name="l03813"></a><span class="lineno"> 3813</span><span class="comment">// Field       : ACCESSCTRL_SHA256_DBG</span></div>
<div class="line"><a id="l03814" name="l03814"></a><span class="lineno"> 3814</span><span class="comment">// Description : If 1, SHA256 can be accessed by the debugger, at</span></div>
<div class="line"><a id="l03815" name="l03815"></a><span class="lineno"> 3815</span><span class="comment">//               security/privilege levels permitted by SP/NSP/SU/NSU in this</span></div>
<div class="line"><a id="l03816" name="l03816"></a><span class="lineno"> 3816</span><span class="comment">//               register.</span></div>
<div class="line"><a id="l03817" name="l03817"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a524220d49967beb313ec1fc2fe7241c2"> 3817</a></span><span class="preprocessor">#define ACCESSCTRL_SHA256_DBG_RESET  _u(0x1)</span></div>
<div class="line"><a id="l03818" name="l03818"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#ad5341efdfc5b90d7fea929104ee1dc13"> 3818</a></span><span class="preprocessor">#define ACCESSCTRL_SHA256_DBG_BITS   _u(0x00000080)</span></div>
<div class="line"><a id="l03819" name="l03819"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#aae490309f8620a9c2d7cf7792be47a0d"> 3819</a></span><span class="preprocessor">#define ACCESSCTRL_SHA256_DBG_MSB    _u(7)</span></div>
<div class="line"><a id="l03820" name="l03820"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a839ccbc63e6e40a8af57dae151ff6ee0"> 3820</a></span><span class="preprocessor">#define ACCESSCTRL_SHA256_DBG_LSB    _u(7)</span></div>
<div class="line"><a id="l03821" name="l03821"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#aeb6d23337c3280fa4d1d2bbbd8a2a277"> 3821</a></span><span class="preprocessor">#define ACCESSCTRL_SHA256_DBG_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l03822" name="l03822"></a><span class="lineno"> 3822</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l03823" name="l03823"></a><span class="lineno"> 3823</span><span class="comment">// Field       : ACCESSCTRL_SHA256_DMA</span></div>
<div class="line"><a id="l03824" name="l03824"></a><span class="lineno"> 3824</span><span class="comment">// Description : If 1, SHA256 can be accessed by the DMA, at security/privilege</span></div>
<div class="line"><a id="l03825" name="l03825"></a><span class="lineno"> 3825</span><span class="comment">//               levels permitted by SP/NSP/SU/NSU in this register.</span></div>
<div class="line"><a id="l03826" name="l03826"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#ac8bc341ee70f07d89a1645d85ff04b51"> 3826</a></span><span class="preprocessor">#define ACCESSCTRL_SHA256_DMA_RESET  _u(0x1)</span></div>
<div class="line"><a id="l03827" name="l03827"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#af5d745cb00394958cbe09a4cee8d95c8"> 3827</a></span><span class="preprocessor">#define ACCESSCTRL_SHA256_DMA_BITS   _u(0x00000040)</span></div>
<div class="line"><a id="l03828" name="l03828"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#ac9f3807c710b82a4d92a4d2f90dbbda8"> 3828</a></span><span class="preprocessor">#define ACCESSCTRL_SHA256_DMA_MSB    _u(6)</span></div>
<div class="line"><a id="l03829" name="l03829"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a88a9ee270f2188f2720b177a824306de"> 3829</a></span><span class="preprocessor">#define ACCESSCTRL_SHA256_DMA_LSB    _u(6)</span></div>
<div class="line"><a id="l03830" name="l03830"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#abd7b59106cad5c538473c6a283617f86"> 3830</a></span><span class="preprocessor">#define ACCESSCTRL_SHA256_DMA_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l03831" name="l03831"></a><span class="lineno"> 3831</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l03832" name="l03832"></a><span class="lineno"> 3832</span><span class="comment">// Field       : ACCESSCTRL_SHA256_CORE1</span></div>
<div class="line"><a id="l03833" name="l03833"></a><span class="lineno"> 3833</span><span class="comment">// Description : If 1, SHA256 can be accessed by core 1, at security/privilege</span></div>
<div class="line"><a id="l03834" name="l03834"></a><span class="lineno"> 3834</span><span class="comment">//               levels permitted by SP/NSP/SU/NSU in this register.</span></div>
<div class="line"><a id="l03835" name="l03835"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a1c27ec7d6cd7a52a823cddd7c8f87c4c"> 3835</a></span><span class="preprocessor">#define ACCESSCTRL_SHA256_CORE1_RESET  _u(0x1)</span></div>
<div class="line"><a id="l03836" name="l03836"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a0516133c26391295e110efbb127baba8"> 3836</a></span><span class="preprocessor">#define ACCESSCTRL_SHA256_CORE1_BITS   _u(0x00000020)</span></div>
<div class="line"><a id="l03837" name="l03837"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a84a3b334b04045eb7b28c8368b5290e4"> 3837</a></span><span class="preprocessor">#define ACCESSCTRL_SHA256_CORE1_MSB    _u(5)</span></div>
<div class="line"><a id="l03838" name="l03838"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a3dcd4cfaaa69f4740f05ed4aef392265"> 3838</a></span><span class="preprocessor">#define ACCESSCTRL_SHA256_CORE1_LSB    _u(5)</span></div>
<div class="line"><a id="l03839" name="l03839"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#ae06abdd75834a38a6cdad6cbed8dec28"> 3839</a></span><span class="preprocessor">#define ACCESSCTRL_SHA256_CORE1_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l03840" name="l03840"></a><span class="lineno"> 3840</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l03841" name="l03841"></a><span class="lineno"> 3841</span><span class="comment">// Field       : ACCESSCTRL_SHA256_CORE0</span></div>
<div class="line"><a id="l03842" name="l03842"></a><span class="lineno"> 3842</span><span class="comment">// Description : If 1, SHA256 can be accessed by core 0, at security/privilege</span></div>
<div class="line"><a id="l03843" name="l03843"></a><span class="lineno"> 3843</span><span class="comment">//               levels permitted by SP/NSP/SU/NSU in this register.</span></div>
<div class="line"><a id="l03844" name="l03844"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a5c9ae80d693e5ec4f7cf054e5755dad8"> 3844</a></span><span class="preprocessor">#define ACCESSCTRL_SHA256_CORE0_RESET  _u(0x1)</span></div>
<div class="line"><a id="l03845" name="l03845"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a58c7a0ce82dee6112056651b255512a8"> 3845</a></span><span class="preprocessor">#define ACCESSCTRL_SHA256_CORE0_BITS   _u(0x00000010)</span></div>
<div class="line"><a id="l03846" name="l03846"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a02e5c13eab10db885ee1e18f296e88a9"> 3846</a></span><span class="preprocessor">#define ACCESSCTRL_SHA256_CORE0_MSB    _u(4)</span></div>
<div class="line"><a id="l03847" name="l03847"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a5fd8a5f1dec9c07d68041ad090d1574a"> 3847</a></span><span class="preprocessor">#define ACCESSCTRL_SHA256_CORE0_LSB    _u(4)</span></div>
<div class="line"><a id="l03848" name="l03848"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a69305905049df3a2bd4d7c129315f9e0"> 3848</a></span><span class="preprocessor">#define ACCESSCTRL_SHA256_CORE0_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l03849" name="l03849"></a><span class="lineno"> 3849</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l03850" name="l03850"></a><span class="lineno"> 3850</span><span class="comment">// Field       : ACCESSCTRL_SHA256_SP</span></div>
<div class="line"><a id="l03851" name="l03851"></a><span class="lineno"> 3851</span><span class="comment">// Description : If 1, SHA256 can be accessed from a Secure, Privileged context.</span></div>
<div class="line"><a id="l03852" name="l03852"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a7f80e3aa224ed6ea4ea7d393c0a10ffa"> 3852</a></span><span class="preprocessor">#define ACCESSCTRL_SHA256_SP_RESET  _u(0x1)</span></div>
<div class="line"><a id="l03853" name="l03853"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a243961d202006509a22084b1c878f84b"> 3853</a></span><span class="preprocessor">#define ACCESSCTRL_SHA256_SP_BITS   _u(0x00000008)</span></div>
<div class="line"><a id="l03854" name="l03854"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a8c934bfb85a340e0754af3bd7a1466be"> 3854</a></span><span class="preprocessor">#define ACCESSCTRL_SHA256_SP_MSB    _u(3)</span></div>
<div class="line"><a id="l03855" name="l03855"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a123384a77b5740d2cc5ea2093410d465"> 3855</a></span><span class="preprocessor">#define ACCESSCTRL_SHA256_SP_LSB    _u(3)</span></div>
<div class="line"><a id="l03856" name="l03856"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a204e1235d06230ca30454178a2fd949f"> 3856</a></span><span class="preprocessor">#define ACCESSCTRL_SHA256_SP_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l03857" name="l03857"></a><span class="lineno"> 3857</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l03858" name="l03858"></a><span class="lineno"> 3858</span><span class="comment">// Field       : ACCESSCTRL_SHA256_SU</span></div>
<div class="line"><a id="l03859" name="l03859"></a><span class="lineno"> 3859</span><span class="comment">// Description : If 1, and SP is also set, SHA256 can be accessed from a Secure,</span></div>
<div class="line"><a id="l03860" name="l03860"></a><span class="lineno"> 3860</span><span class="comment">//               Unprivileged context.</span></div>
<div class="line"><a id="l03861" name="l03861"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a6b92ad2ddf86685802e0e177c98aa4b7"> 3861</a></span><span class="preprocessor">#define ACCESSCTRL_SHA256_SU_RESET  _u(0x0)</span></div>
<div class="line"><a id="l03862" name="l03862"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#ab46e615d4cce8df6bd61753c0f524c1d"> 3862</a></span><span class="preprocessor">#define ACCESSCTRL_SHA256_SU_BITS   _u(0x00000004)</span></div>
<div class="line"><a id="l03863" name="l03863"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a6482d4789b4913e0835d4df9cf0c2b04"> 3863</a></span><span class="preprocessor">#define ACCESSCTRL_SHA256_SU_MSB    _u(2)</span></div>
<div class="line"><a id="l03864" name="l03864"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a2b450135e19cc1e33b3f654fae235304"> 3864</a></span><span class="preprocessor">#define ACCESSCTRL_SHA256_SU_LSB    _u(2)</span></div>
<div class="line"><a id="l03865" name="l03865"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a99cf2b6d6a827f6400540f130d2d078a"> 3865</a></span><span class="preprocessor">#define ACCESSCTRL_SHA256_SU_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l03866" name="l03866"></a><span class="lineno"> 3866</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l03867" name="l03867"></a><span class="lineno"> 3867</span><span class="comment">// Field       : ACCESSCTRL_SHA256_NSP</span></div>
<div class="line"><a id="l03868" name="l03868"></a><span class="lineno"> 3868</span><span class="comment">// Description : If 1, SHA256 can be accessed from a Non-secure, Privileged</span></div>
<div class="line"><a id="l03869" name="l03869"></a><span class="lineno"> 3869</span><span class="comment">//               context.</span></div>
<div class="line"><a id="l03870" name="l03870"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#ae0727e3ec6cb9933fc3ba12b8f17fbd8"> 3870</a></span><span class="preprocessor">#define ACCESSCTRL_SHA256_NSP_RESET  _u(0x0)</span></div>
<div class="line"><a id="l03871" name="l03871"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a4810ce8574ba68b5fc9ce00089a8fba8"> 3871</a></span><span class="preprocessor">#define ACCESSCTRL_SHA256_NSP_BITS   _u(0x00000002)</span></div>
<div class="line"><a id="l03872" name="l03872"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#aa837c938962e279eb03337eeaa514f32"> 3872</a></span><span class="preprocessor">#define ACCESSCTRL_SHA256_NSP_MSB    _u(1)</span></div>
<div class="line"><a id="l03873" name="l03873"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#af6c3aec667f799e7de2836bbbf5c6d98"> 3873</a></span><span class="preprocessor">#define ACCESSCTRL_SHA256_NSP_LSB    _u(1)</span></div>
<div class="line"><a id="l03874" name="l03874"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a285ba9623a5e8d983532b52f8e738bf6"> 3874</a></span><span class="preprocessor">#define ACCESSCTRL_SHA256_NSP_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l03875" name="l03875"></a><span class="lineno"> 3875</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l03876" name="l03876"></a><span class="lineno"> 3876</span><span class="comment">// Field       : ACCESSCTRL_SHA256_NSU</span></div>
<div class="line"><a id="l03877" name="l03877"></a><span class="lineno"> 3877</span><span class="comment">// Description : If 1, and NSP is also set, SHA256 can be accessed from a Non-</span></div>
<div class="line"><a id="l03878" name="l03878"></a><span class="lineno"> 3878</span><span class="comment">//               secure, Unprivileged context.</span></div>
<div class="line"><a id="l03879" name="l03879"></a><span class="lineno"> 3879</span><span class="comment">//</span></div>
<div class="line"><a id="l03880" name="l03880"></a><span class="lineno"> 3880</span><span class="comment">//               This bit is writable from a Non-secure, Privileged context, if</span></div>
<div class="line"><a id="l03881" name="l03881"></a><span class="lineno"> 3881</span><span class="comment">//               and only if the NSP bit is set.</span></div>
<div class="line"><a id="l03882" name="l03882"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#afef82616d4b71b3b889ddba060b163a8"> 3882</a></span><span class="preprocessor">#define ACCESSCTRL_SHA256_NSU_RESET  _u(0x0)</span></div>
<div class="line"><a id="l03883" name="l03883"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a4f5f2459f08ca52a22f0c69c521692a5"> 3883</a></span><span class="preprocessor">#define ACCESSCTRL_SHA256_NSU_BITS   _u(0x00000001)</span></div>
<div class="line"><a id="l03884" name="l03884"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a78c2e95879efeb9e439126f9dfb03562"> 3884</a></span><span class="preprocessor">#define ACCESSCTRL_SHA256_NSU_MSB    _u(0)</span></div>
<div class="line"><a id="l03885" name="l03885"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a0df1369a1fa2eb8f10b6d998b7be0008"> 3885</a></span><span class="preprocessor">#define ACCESSCTRL_SHA256_NSU_LSB    _u(0)</span></div>
<div class="line"><a id="l03886" name="l03886"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a9c4e3c4938c6452a102e52f744ad55e4"> 3886</a></span><span class="preprocessor">#define ACCESSCTRL_SHA256_NSU_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l03887" name="l03887"></a><span class="lineno"> 3887</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l03888" name="l03888"></a><span class="lineno"> 3888</span><span class="comment">// Register    : ACCESSCTRL_SYSCFG</span></div>
<div class="line"><a id="l03889" name="l03889"></a><span class="lineno"> 3889</span><span class="comment">// Description : Control whether debugger, DMA, core 0 and core 1 can access</span></div>
<div class="line"><a id="l03890" name="l03890"></a><span class="lineno"> 3890</span><span class="comment">//               SYSCFG, and at what security/privilege levels they can do so.</span></div>
<div class="line"><a id="l03891" name="l03891"></a><span class="lineno"> 3891</span><span class="comment">//</span></div>
<div class="line"><a id="l03892" name="l03892"></a><span class="lineno"> 3892</span><span class="comment">//               Defaults to Secure, Privileged processor or debug access only.</span></div>
<div class="line"><a id="l03893" name="l03893"></a><span class="lineno"> 3893</span><span class="comment">//</span></div>
<div class="line"><a id="l03894" name="l03894"></a><span class="lineno"> 3894</span><span class="comment">//               This register is writable only from a Secure, Privileged</span></div>
<div class="line"><a id="l03895" name="l03895"></a><span class="lineno"> 3895</span><span class="comment">//               processor or debugger, with the exception of the NSU bit, which</span></div>
<div class="line"><a id="l03896" name="l03896"></a><span class="lineno"> 3896</span><span class="comment">//               becomes Non-secure-Privileged-writable when the NSP bit is set.</span></div>
<div class="line"><a id="l03897" name="l03897"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#aaea46c502a0fe9c134e6a3a51cae0d48"> 3897</a></span><span class="preprocessor">#define ACCESSCTRL_SYSCFG_OFFSET _u(0x000000bc)</span></div>
<div class="line"><a id="l03898" name="l03898"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a5ab1a704bafe3c9b0a8af8585920ea5a"> 3898</a></span><span class="preprocessor">#define ACCESSCTRL_SYSCFG_BITS   _u(0x000000ff)</span></div>
<div class="line"><a id="l03899" name="l03899"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a9b65040d12c4f2c92d7b358cbdcbcdcd"> 3899</a></span><span class="preprocessor">#define ACCESSCTRL_SYSCFG_RESET  _u(0x000000b8)</span></div>
<div class="line"><a id="l03900" name="l03900"></a><span class="lineno"> 3900</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l03901" name="l03901"></a><span class="lineno"> 3901</span><span class="comment">// Field       : ACCESSCTRL_SYSCFG_DBG</span></div>
<div class="line"><a id="l03902" name="l03902"></a><span class="lineno"> 3902</span><span class="comment">// Description : If 1, SYSCFG can be accessed by the debugger, at</span></div>
<div class="line"><a id="l03903" name="l03903"></a><span class="lineno"> 3903</span><span class="comment">//               security/privilege levels permitted by SP/NSP/SU/NSU in this</span></div>
<div class="line"><a id="l03904" name="l03904"></a><span class="lineno"> 3904</span><span class="comment">//               register.</span></div>
<div class="line"><a id="l03905" name="l03905"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a7033ea654e1b15898872fbb74ea6f172"> 3905</a></span><span class="preprocessor">#define ACCESSCTRL_SYSCFG_DBG_RESET  _u(0x1)</span></div>
<div class="line"><a id="l03906" name="l03906"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a6a19bc7381dcae5ee2c42dd04800c96f"> 3906</a></span><span class="preprocessor">#define ACCESSCTRL_SYSCFG_DBG_BITS   _u(0x00000080)</span></div>
<div class="line"><a id="l03907" name="l03907"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a96db3384eeb24cae793e52d95cdd2607"> 3907</a></span><span class="preprocessor">#define ACCESSCTRL_SYSCFG_DBG_MSB    _u(7)</span></div>
<div class="line"><a id="l03908" name="l03908"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a6455aa275b2a176a344b23288fb4bcd0"> 3908</a></span><span class="preprocessor">#define ACCESSCTRL_SYSCFG_DBG_LSB    _u(7)</span></div>
<div class="line"><a id="l03909" name="l03909"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a30265da5a4415a6ee90f9e48a2444c7d"> 3909</a></span><span class="preprocessor">#define ACCESSCTRL_SYSCFG_DBG_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l03910" name="l03910"></a><span class="lineno"> 3910</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l03911" name="l03911"></a><span class="lineno"> 3911</span><span class="comment">// Field       : ACCESSCTRL_SYSCFG_DMA</span></div>
<div class="line"><a id="l03912" name="l03912"></a><span class="lineno"> 3912</span><span class="comment">// Description : If 1, SYSCFG can be accessed by the DMA, at security/privilege</span></div>
<div class="line"><a id="l03913" name="l03913"></a><span class="lineno"> 3913</span><span class="comment">//               levels permitted by SP/NSP/SU/NSU in this register.</span></div>
<div class="line"><a id="l03914" name="l03914"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a9eac7f14439eadf0733db7a7f0ed7837"> 3914</a></span><span class="preprocessor">#define ACCESSCTRL_SYSCFG_DMA_RESET  _u(0x0)</span></div>
<div class="line"><a id="l03915" name="l03915"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a07e1990174879508ceaf4d6a612e3bcb"> 3915</a></span><span class="preprocessor">#define ACCESSCTRL_SYSCFG_DMA_BITS   _u(0x00000040)</span></div>
<div class="line"><a id="l03916" name="l03916"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#ad6828683f5804ededc7819099bc3337e"> 3916</a></span><span class="preprocessor">#define ACCESSCTRL_SYSCFG_DMA_MSB    _u(6)</span></div>
<div class="line"><a id="l03917" name="l03917"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a1657f072304df8714525a86f9bdcf2f1"> 3917</a></span><span class="preprocessor">#define ACCESSCTRL_SYSCFG_DMA_LSB    _u(6)</span></div>
<div class="line"><a id="l03918" name="l03918"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a99dcfb12caa919c67c582894b22fb9ac"> 3918</a></span><span class="preprocessor">#define ACCESSCTRL_SYSCFG_DMA_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l03919" name="l03919"></a><span class="lineno"> 3919</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l03920" name="l03920"></a><span class="lineno"> 3920</span><span class="comment">// Field       : ACCESSCTRL_SYSCFG_CORE1</span></div>
<div class="line"><a id="l03921" name="l03921"></a><span class="lineno"> 3921</span><span class="comment">// Description : If 1, SYSCFG can be accessed by core 1, at security/privilege</span></div>
<div class="line"><a id="l03922" name="l03922"></a><span class="lineno"> 3922</span><span class="comment">//               levels permitted by SP/NSP/SU/NSU in this register.</span></div>
<div class="line"><a id="l03923" name="l03923"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a358539697936365459d25c0c44cb8fd3"> 3923</a></span><span class="preprocessor">#define ACCESSCTRL_SYSCFG_CORE1_RESET  _u(0x1)</span></div>
<div class="line"><a id="l03924" name="l03924"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a5ef5ca3177f4fd987386e5c43a73a872"> 3924</a></span><span class="preprocessor">#define ACCESSCTRL_SYSCFG_CORE1_BITS   _u(0x00000020)</span></div>
<div class="line"><a id="l03925" name="l03925"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a8bebdf5eced2d5eff8bd102a219dac65"> 3925</a></span><span class="preprocessor">#define ACCESSCTRL_SYSCFG_CORE1_MSB    _u(5)</span></div>
<div class="line"><a id="l03926" name="l03926"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a93c2d75c5d784aa4dca94e3455b1460a"> 3926</a></span><span class="preprocessor">#define ACCESSCTRL_SYSCFG_CORE1_LSB    _u(5)</span></div>
<div class="line"><a id="l03927" name="l03927"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a77316c7ecdf918130d52ad67d95fd2d6"> 3927</a></span><span class="preprocessor">#define ACCESSCTRL_SYSCFG_CORE1_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l03928" name="l03928"></a><span class="lineno"> 3928</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l03929" name="l03929"></a><span class="lineno"> 3929</span><span class="comment">// Field       : ACCESSCTRL_SYSCFG_CORE0</span></div>
<div class="line"><a id="l03930" name="l03930"></a><span class="lineno"> 3930</span><span class="comment">// Description : If 1, SYSCFG can be accessed by core 0, at security/privilege</span></div>
<div class="line"><a id="l03931" name="l03931"></a><span class="lineno"> 3931</span><span class="comment">//               levels permitted by SP/NSP/SU/NSU in this register.</span></div>
<div class="line"><a id="l03932" name="l03932"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#acb048c89eb0c767066f4eba40f6b0b9f"> 3932</a></span><span class="preprocessor">#define ACCESSCTRL_SYSCFG_CORE0_RESET  _u(0x1)</span></div>
<div class="line"><a id="l03933" name="l03933"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a97d26253297e6fae1d014b59579bb8b1"> 3933</a></span><span class="preprocessor">#define ACCESSCTRL_SYSCFG_CORE0_BITS   _u(0x00000010)</span></div>
<div class="line"><a id="l03934" name="l03934"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a6af2cd47dda468d1ebc0c1d64e2bcc8a"> 3934</a></span><span class="preprocessor">#define ACCESSCTRL_SYSCFG_CORE0_MSB    _u(4)</span></div>
<div class="line"><a id="l03935" name="l03935"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a3fdaed5575c8f3877f5e6f8587a23174"> 3935</a></span><span class="preprocessor">#define ACCESSCTRL_SYSCFG_CORE0_LSB    _u(4)</span></div>
<div class="line"><a id="l03936" name="l03936"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a8414cd8e1a805b849e417dee2c23a2ab"> 3936</a></span><span class="preprocessor">#define ACCESSCTRL_SYSCFG_CORE0_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l03937" name="l03937"></a><span class="lineno"> 3937</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l03938" name="l03938"></a><span class="lineno"> 3938</span><span class="comment">// Field       : ACCESSCTRL_SYSCFG_SP</span></div>
<div class="line"><a id="l03939" name="l03939"></a><span class="lineno"> 3939</span><span class="comment">// Description : If 1, SYSCFG can be accessed from a Secure, Privileged context.</span></div>
<div class="line"><a id="l03940" name="l03940"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a194f9893faa88ed8889fbe16194c9017"> 3940</a></span><span class="preprocessor">#define ACCESSCTRL_SYSCFG_SP_RESET  _u(0x1)</span></div>
<div class="line"><a id="l03941" name="l03941"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a0a80d4cf120a0b2986224f2ca22d530f"> 3941</a></span><span class="preprocessor">#define ACCESSCTRL_SYSCFG_SP_BITS   _u(0x00000008)</span></div>
<div class="line"><a id="l03942" name="l03942"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a345cd69be52aa69cd7d9058600d0cc5b"> 3942</a></span><span class="preprocessor">#define ACCESSCTRL_SYSCFG_SP_MSB    _u(3)</span></div>
<div class="line"><a id="l03943" name="l03943"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a0bdaff28210108293000b3b4c4a9fe6d"> 3943</a></span><span class="preprocessor">#define ACCESSCTRL_SYSCFG_SP_LSB    _u(3)</span></div>
<div class="line"><a id="l03944" name="l03944"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#ae564e1288b135b0a2d6184f4a2fc97fc"> 3944</a></span><span class="preprocessor">#define ACCESSCTRL_SYSCFG_SP_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l03945" name="l03945"></a><span class="lineno"> 3945</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l03946" name="l03946"></a><span class="lineno"> 3946</span><span class="comment">// Field       : ACCESSCTRL_SYSCFG_SU</span></div>
<div class="line"><a id="l03947" name="l03947"></a><span class="lineno"> 3947</span><span class="comment">// Description : If 1, and SP is also set, SYSCFG can be accessed from a Secure,</span></div>
<div class="line"><a id="l03948" name="l03948"></a><span class="lineno"> 3948</span><span class="comment">//               Unprivileged context.</span></div>
<div class="line"><a id="l03949" name="l03949"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a18f1edcd5fb4d761eb4e6546e5505ef5"> 3949</a></span><span class="preprocessor">#define ACCESSCTRL_SYSCFG_SU_RESET  _u(0x0)</span></div>
<div class="line"><a id="l03950" name="l03950"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a4e37b45d4bb4411230a137464e6a6116"> 3950</a></span><span class="preprocessor">#define ACCESSCTRL_SYSCFG_SU_BITS   _u(0x00000004)</span></div>
<div class="line"><a id="l03951" name="l03951"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#aae71018c28d060b06bb8eb41f1fedd04"> 3951</a></span><span class="preprocessor">#define ACCESSCTRL_SYSCFG_SU_MSB    _u(2)</span></div>
<div class="line"><a id="l03952" name="l03952"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a9c0100dc44f92804df8602b883962232"> 3952</a></span><span class="preprocessor">#define ACCESSCTRL_SYSCFG_SU_LSB    _u(2)</span></div>
<div class="line"><a id="l03953" name="l03953"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a1ebb2f09482db3f4269f2e9709a54ffb"> 3953</a></span><span class="preprocessor">#define ACCESSCTRL_SYSCFG_SU_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l03954" name="l03954"></a><span class="lineno"> 3954</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l03955" name="l03955"></a><span class="lineno"> 3955</span><span class="comment">// Field       : ACCESSCTRL_SYSCFG_NSP</span></div>
<div class="line"><a id="l03956" name="l03956"></a><span class="lineno"> 3956</span><span class="comment">// Description : If 1, SYSCFG can be accessed from a Non-secure, Privileged</span></div>
<div class="line"><a id="l03957" name="l03957"></a><span class="lineno"> 3957</span><span class="comment">//               context.</span></div>
<div class="line"><a id="l03958" name="l03958"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a1d1924c65de40d997f20dc13d3e32381"> 3958</a></span><span class="preprocessor">#define ACCESSCTRL_SYSCFG_NSP_RESET  _u(0x0)</span></div>
<div class="line"><a id="l03959" name="l03959"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#ae879daf4208f0d1b968776774a540c48"> 3959</a></span><span class="preprocessor">#define ACCESSCTRL_SYSCFG_NSP_BITS   _u(0x00000002)</span></div>
<div class="line"><a id="l03960" name="l03960"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a69062d3f4d2645a3b91e1f65af296d3b"> 3960</a></span><span class="preprocessor">#define ACCESSCTRL_SYSCFG_NSP_MSB    _u(1)</span></div>
<div class="line"><a id="l03961" name="l03961"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a174b867d1a833d910fc6471723426a97"> 3961</a></span><span class="preprocessor">#define ACCESSCTRL_SYSCFG_NSP_LSB    _u(1)</span></div>
<div class="line"><a id="l03962" name="l03962"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#ae580a9d33cbbdb81a257179841b35256"> 3962</a></span><span class="preprocessor">#define ACCESSCTRL_SYSCFG_NSP_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l03963" name="l03963"></a><span class="lineno"> 3963</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l03964" name="l03964"></a><span class="lineno"> 3964</span><span class="comment">// Field       : ACCESSCTRL_SYSCFG_NSU</span></div>
<div class="line"><a id="l03965" name="l03965"></a><span class="lineno"> 3965</span><span class="comment">// Description : If 1, and NSP is also set, SYSCFG can be accessed from a Non-</span></div>
<div class="line"><a id="l03966" name="l03966"></a><span class="lineno"> 3966</span><span class="comment">//               secure, Unprivileged context.</span></div>
<div class="line"><a id="l03967" name="l03967"></a><span class="lineno"> 3967</span><span class="comment">//</span></div>
<div class="line"><a id="l03968" name="l03968"></a><span class="lineno"> 3968</span><span class="comment">//               This bit is writable from a Non-secure, Privileged context, if</span></div>
<div class="line"><a id="l03969" name="l03969"></a><span class="lineno"> 3969</span><span class="comment">//               and only if the NSP bit is set.</span></div>
<div class="line"><a id="l03970" name="l03970"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a69d929be52249b18144d2c798c2e15b3"> 3970</a></span><span class="preprocessor">#define ACCESSCTRL_SYSCFG_NSU_RESET  _u(0x0)</span></div>
<div class="line"><a id="l03971" name="l03971"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#af9c69cf26cac830276b18038b62842b8"> 3971</a></span><span class="preprocessor">#define ACCESSCTRL_SYSCFG_NSU_BITS   _u(0x00000001)</span></div>
<div class="line"><a id="l03972" name="l03972"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#ae66a63c9f7fb486b3ac5ed9996a86ec2"> 3972</a></span><span class="preprocessor">#define ACCESSCTRL_SYSCFG_NSU_MSB    _u(0)</span></div>
<div class="line"><a id="l03973" name="l03973"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a5311cbf46e611df2f5c47acedfb4b298"> 3973</a></span><span class="preprocessor">#define ACCESSCTRL_SYSCFG_NSU_LSB    _u(0)</span></div>
<div class="line"><a id="l03974" name="l03974"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a16b1b8837545097bbc27ea2743984578"> 3974</a></span><span class="preprocessor">#define ACCESSCTRL_SYSCFG_NSU_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l03975" name="l03975"></a><span class="lineno"> 3975</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l03976" name="l03976"></a><span class="lineno"> 3976</span><span class="comment">// Register    : ACCESSCTRL_CLOCKS</span></div>
<div class="line"><a id="l03977" name="l03977"></a><span class="lineno"> 3977</span><span class="comment">// Description : Control whether debugger, DMA, core 0 and core 1 can access</span></div>
<div class="line"><a id="l03978" name="l03978"></a><span class="lineno"> 3978</span><span class="comment">//               CLOCKS, and at what security/privilege levels they can do so.</span></div>
<div class="line"><a id="l03979" name="l03979"></a><span class="lineno"> 3979</span><span class="comment">//</span></div>
<div class="line"><a id="l03980" name="l03980"></a><span class="lineno"> 3980</span><span class="comment">//               Defaults to Secure, Privileged processor or debug access only.</span></div>
<div class="line"><a id="l03981" name="l03981"></a><span class="lineno"> 3981</span><span class="comment">//</span></div>
<div class="line"><a id="l03982" name="l03982"></a><span class="lineno"> 3982</span><span class="comment">//               This register is writable only from a Secure, Privileged</span></div>
<div class="line"><a id="l03983" name="l03983"></a><span class="lineno"> 3983</span><span class="comment">//               processor or debugger, with the exception of the NSU bit, which</span></div>
<div class="line"><a id="l03984" name="l03984"></a><span class="lineno"> 3984</span><span class="comment">//               becomes Non-secure-Privileged-writable when the NSP bit is set.</span></div>
<div class="line"><a id="l03985" name="l03985"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a3cfec46fe9606a7c9a131f6f7780be36"> 3985</a></span><span class="preprocessor">#define ACCESSCTRL_CLOCKS_OFFSET _u(0x000000c0)</span></div>
<div class="line"><a id="l03986" name="l03986"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a6f59c132a7bc0cab559b635ab5e73113"> 3986</a></span><span class="preprocessor">#define ACCESSCTRL_CLOCKS_BITS   _u(0x000000ff)</span></div>
<div class="line"><a id="l03987" name="l03987"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a44e7339c2f5bdb4a8fb66f8c9d8f3a57"> 3987</a></span><span class="preprocessor">#define ACCESSCTRL_CLOCKS_RESET  _u(0x000000b8)</span></div>
<div class="line"><a id="l03988" name="l03988"></a><span class="lineno"> 3988</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l03989" name="l03989"></a><span class="lineno"> 3989</span><span class="comment">// Field       : ACCESSCTRL_CLOCKS_DBG</span></div>
<div class="line"><a id="l03990" name="l03990"></a><span class="lineno"> 3990</span><span class="comment">// Description : If 1, CLOCKS can be accessed by the debugger, at</span></div>
<div class="line"><a id="l03991" name="l03991"></a><span class="lineno"> 3991</span><span class="comment">//               security/privilege levels permitted by SP/NSP/SU/NSU in this</span></div>
<div class="line"><a id="l03992" name="l03992"></a><span class="lineno"> 3992</span><span class="comment">//               register.</span></div>
<div class="line"><a id="l03993" name="l03993"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a59d08c852dd4ad19b5a4f198983d0042"> 3993</a></span><span class="preprocessor">#define ACCESSCTRL_CLOCKS_DBG_RESET  _u(0x1)</span></div>
<div class="line"><a id="l03994" name="l03994"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#ad29f99afc8b0f2fac456a46462c7594a"> 3994</a></span><span class="preprocessor">#define ACCESSCTRL_CLOCKS_DBG_BITS   _u(0x00000080)</span></div>
<div class="line"><a id="l03995" name="l03995"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a931aa46f3f8a7c6b02e373f687288205"> 3995</a></span><span class="preprocessor">#define ACCESSCTRL_CLOCKS_DBG_MSB    _u(7)</span></div>
<div class="line"><a id="l03996" name="l03996"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a5f4d70f504ab0513237f7a7b9b84d2a5"> 3996</a></span><span class="preprocessor">#define ACCESSCTRL_CLOCKS_DBG_LSB    _u(7)</span></div>
<div class="line"><a id="l03997" name="l03997"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#aa66e9e0c0f75d91ec2f7b5874c437f30"> 3997</a></span><span class="preprocessor">#define ACCESSCTRL_CLOCKS_DBG_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l03998" name="l03998"></a><span class="lineno"> 3998</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l03999" name="l03999"></a><span class="lineno"> 3999</span><span class="comment">// Field       : ACCESSCTRL_CLOCKS_DMA</span></div>
<div class="line"><a id="l04000" name="l04000"></a><span class="lineno"> 4000</span><span class="comment">// Description : If 1, CLOCKS can be accessed by the DMA, at security/privilege</span></div>
<div class="line"><a id="l04001" name="l04001"></a><span class="lineno"> 4001</span><span class="comment">//               levels permitted by SP/NSP/SU/NSU in this register.</span></div>
<div class="line"><a id="l04002" name="l04002"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a70e273523542834b1bf22db4d75a0f89"> 4002</a></span><span class="preprocessor">#define ACCESSCTRL_CLOCKS_DMA_RESET  _u(0x0)</span></div>
<div class="line"><a id="l04003" name="l04003"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#ab1c0864b610058d934d3fc327ca27cd9"> 4003</a></span><span class="preprocessor">#define ACCESSCTRL_CLOCKS_DMA_BITS   _u(0x00000040)</span></div>
<div class="line"><a id="l04004" name="l04004"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#ad73e8d411d02909a90d6db15e777554e"> 4004</a></span><span class="preprocessor">#define ACCESSCTRL_CLOCKS_DMA_MSB    _u(6)</span></div>
<div class="line"><a id="l04005" name="l04005"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#ab62adcbf60eecab7a937d54deb95d5f1"> 4005</a></span><span class="preprocessor">#define ACCESSCTRL_CLOCKS_DMA_LSB    _u(6)</span></div>
<div class="line"><a id="l04006" name="l04006"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a098fdae3d1b56856fcdbe10d56bdea9d"> 4006</a></span><span class="preprocessor">#define ACCESSCTRL_CLOCKS_DMA_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l04007" name="l04007"></a><span class="lineno"> 4007</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l04008" name="l04008"></a><span class="lineno"> 4008</span><span class="comment">// Field       : ACCESSCTRL_CLOCKS_CORE1</span></div>
<div class="line"><a id="l04009" name="l04009"></a><span class="lineno"> 4009</span><span class="comment">// Description : If 1, CLOCKS can be accessed by core 1, at security/privilege</span></div>
<div class="line"><a id="l04010" name="l04010"></a><span class="lineno"> 4010</span><span class="comment">//               levels permitted by SP/NSP/SU/NSU in this register.</span></div>
<div class="line"><a id="l04011" name="l04011"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a1d307dadc116cfcd0b69b4d4c34f1be1"> 4011</a></span><span class="preprocessor">#define ACCESSCTRL_CLOCKS_CORE1_RESET  _u(0x1)</span></div>
<div class="line"><a id="l04012" name="l04012"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#aefb3a8762b33d9eeb7b5025668e79a9f"> 4012</a></span><span class="preprocessor">#define ACCESSCTRL_CLOCKS_CORE1_BITS   _u(0x00000020)</span></div>
<div class="line"><a id="l04013" name="l04013"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a5414a8491dc616dbe9ffb57c069e276e"> 4013</a></span><span class="preprocessor">#define ACCESSCTRL_CLOCKS_CORE1_MSB    _u(5)</span></div>
<div class="line"><a id="l04014" name="l04014"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#afbc557b6933e5249584a1a4429dbf295"> 4014</a></span><span class="preprocessor">#define ACCESSCTRL_CLOCKS_CORE1_LSB    _u(5)</span></div>
<div class="line"><a id="l04015" name="l04015"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#aeee3bf06d7c4c26f2c4c8eb8ce6e597e"> 4015</a></span><span class="preprocessor">#define ACCESSCTRL_CLOCKS_CORE1_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l04016" name="l04016"></a><span class="lineno"> 4016</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l04017" name="l04017"></a><span class="lineno"> 4017</span><span class="comment">// Field       : ACCESSCTRL_CLOCKS_CORE0</span></div>
<div class="line"><a id="l04018" name="l04018"></a><span class="lineno"> 4018</span><span class="comment">// Description : If 1, CLOCKS can be accessed by core 0, at security/privilege</span></div>
<div class="line"><a id="l04019" name="l04019"></a><span class="lineno"> 4019</span><span class="comment">//               levels permitted by SP/NSP/SU/NSU in this register.</span></div>
<div class="line"><a id="l04020" name="l04020"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a808b3d461b126e3f001df2bb3d9dc872"> 4020</a></span><span class="preprocessor">#define ACCESSCTRL_CLOCKS_CORE0_RESET  _u(0x1)</span></div>
<div class="line"><a id="l04021" name="l04021"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#ad0566800a30402f65ad7e3f044e6b4d4"> 4021</a></span><span class="preprocessor">#define ACCESSCTRL_CLOCKS_CORE0_BITS   _u(0x00000010)</span></div>
<div class="line"><a id="l04022" name="l04022"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#aef82eea24598c3ba2b15108f7532d7ff"> 4022</a></span><span class="preprocessor">#define ACCESSCTRL_CLOCKS_CORE0_MSB    _u(4)</span></div>
<div class="line"><a id="l04023" name="l04023"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a206ed883e5c8602a152cda9c5b63771e"> 4023</a></span><span class="preprocessor">#define ACCESSCTRL_CLOCKS_CORE0_LSB    _u(4)</span></div>
<div class="line"><a id="l04024" name="l04024"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a25fc30b2d2121e55d2ec448071cfc51c"> 4024</a></span><span class="preprocessor">#define ACCESSCTRL_CLOCKS_CORE0_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l04025" name="l04025"></a><span class="lineno"> 4025</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l04026" name="l04026"></a><span class="lineno"> 4026</span><span class="comment">// Field       : ACCESSCTRL_CLOCKS_SP</span></div>
<div class="line"><a id="l04027" name="l04027"></a><span class="lineno"> 4027</span><span class="comment">// Description : If 1, CLOCKS can be accessed from a Secure, Privileged context.</span></div>
<div class="line"><a id="l04028" name="l04028"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a51fecba008f7a89ff089520139159b1c"> 4028</a></span><span class="preprocessor">#define ACCESSCTRL_CLOCKS_SP_RESET  _u(0x1)</span></div>
<div class="line"><a id="l04029" name="l04029"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#abcbcc6f9a4eead5a70f53abe6209a955"> 4029</a></span><span class="preprocessor">#define ACCESSCTRL_CLOCKS_SP_BITS   _u(0x00000008)</span></div>
<div class="line"><a id="l04030" name="l04030"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a221caf333f68d758346bcdbd0871b3f8"> 4030</a></span><span class="preprocessor">#define ACCESSCTRL_CLOCKS_SP_MSB    _u(3)</span></div>
<div class="line"><a id="l04031" name="l04031"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#aa001a463484f1a0bda1fec7137dfaf86"> 4031</a></span><span class="preprocessor">#define ACCESSCTRL_CLOCKS_SP_LSB    _u(3)</span></div>
<div class="line"><a id="l04032" name="l04032"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#ae7ac6a881770bdd16fbe9bff6a3bb2e6"> 4032</a></span><span class="preprocessor">#define ACCESSCTRL_CLOCKS_SP_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l04033" name="l04033"></a><span class="lineno"> 4033</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l04034" name="l04034"></a><span class="lineno"> 4034</span><span class="comment">// Field       : ACCESSCTRL_CLOCKS_SU</span></div>
<div class="line"><a id="l04035" name="l04035"></a><span class="lineno"> 4035</span><span class="comment">// Description : If 1, and SP is also set, CLOCKS can be accessed from a Secure,</span></div>
<div class="line"><a id="l04036" name="l04036"></a><span class="lineno"> 4036</span><span class="comment">//               Unprivileged context.</span></div>
<div class="line"><a id="l04037" name="l04037"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a3f853007ffa0f4c9d0e57890cd1d59f2"> 4037</a></span><span class="preprocessor">#define ACCESSCTRL_CLOCKS_SU_RESET  _u(0x0)</span></div>
<div class="line"><a id="l04038" name="l04038"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a2554af909b1c9129a9c358c46155b487"> 4038</a></span><span class="preprocessor">#define ACCESSCTRL_CLOCKS_SU_BITS   _u(0x00000004)</span></div>
<div class="line"><a id="l04039" name="l04039"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#aec5902a2e8a83be0b092a845c6d1ffe2"> 4039</a></span><span class="preprocessor">#define ACCESSCTRL_CLOCKS_SU_MSB    _u(2)</span></div>
<div class="line"><a id="l04040" name="l04040"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a08e194956448f86a27aece78b878cd1c"> 4040</a></span><span class="preprocessor">#define ACCESSCTRL_CLOCKS_SU_LSB    _u(2)</span></div>
<div class="line"><a id="l04041" name="l04041"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#acc76fe8410fb16b7f641a7805970f50e"> 4041</a></span><span class="preprocessor">#define ACCESSCTRL_CLOCKS_SU_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l04042" name="l04042"></a><span class="lineno"> 4042</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l04043" name="l04043"></a><span class="lineno"> 4043</span><span class="comment">// Field       : ACCESSCTRL_CLOCKS_NSP</span></div>
<div class="line"><a id="l04044" name="l04044"></a><span class="lineno"> 4044</span><span class="comment">// Description : If 1, CLOCKS can be accessed from a Non-secure, Privileged</span></div>
<div class="line"><a id="l04045" name="l04045"></a><span class="lineno"> 4045</span><span class="comment">//               context.</span></div>
<div class="line"><a id="l04046" name="l04046"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#acb034823f6dd681a8675345fb767b58a"> 4046</a></span><span class="preprocessor">#define ACCESSCTRL_CLOCKS_NSP_RESET  _u(0x0)</span></div>
<div class="line"><a id="l04047" name="l04047"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a8ebe807e05c34018f12689483807a49b"> 4047</a></span><span class="preprocessor">#define ACCESSCTRL_CLOCKS_NSP_BITS   _u(0x00000002)</span></div>
<div class="line"><a id="l04048" name="l04048"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#ac1b21be65526c354fa1997ef1beabb3b"> 4048</a></span><span class="preprocessor">#define ACCESSCTRL_CLOCKS_NSP_MSB    _u(1)</span></div>
<div class="line"><a id="l04049" name="l04049"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a7136612e6941bdc247f185b5abd024ff"> 4049</a></span><span class="preprocessor">#define ACCESSCTRL_CLOCKS_NSP_LSB    _u(1)</span></div>
<div class="line"><a id="l04050" name="l04050"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a71fea9376aa9787ba795bf3271dc5553"> 4050</a></span><span class="preprocessor">#define ACCESSCTRL_CLOCKS_NSP_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l04051" name="l04051"></a><span class="lineno"> 4051</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l04052" name="l04052"></a><span class="lineno"> 4052</span><span class="comment">// Field       : ACCESSCTRL_CLOCKS_NSU</span></div>
<div class="line"><a id="l04053" name="l04053"></a><span class="lineno"> 4053</span><span class="comment">// Description : If 1, and NSP is also set, CLOCKS can be accessed from a Non-</span></div>
<div class="line"><a id="l04054" name="l04054"></a><span class="lineno"> 4054</span><span class="comment">//               secure, Unprivileged context.</span></div>
<div class="line"><a id="l04055" name="l04055"></a><span class="lineno"> 4055</span><span class="comment">//</span></div>
<div class="line"><a id="l04056" name="l04056"></a><span class="lineno"> 4056</span><span class="comment">//               This bit is writable from a Non-secure, Privileged context, if</span></div>
<div class="line"><a id="l04057" name="l04057"></a><span class="lineno"> 4057</span><span class="comment">//               and only if the NSP bit is set.</span></div>
<div class="line"><a id="l04058" name="l04058"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a55a65e11fb668145e3b6b469fe22930d"> 4058</a></span><span class="preprocessor">#define ACCESSCTRL_CLOCKS_NSU_RESET  _u(0x0)</span></div>
<div class="line"><a id="l04059" name="l04059"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a9acbe9c94e6709c62948c387f39c2c85"> 4059</a></span><span class="preprocessor">#define ACCESSCTRL_CLOCKS_NSU_BITS   _u(0x00000001)</span></div>
<div class="line"><a id="l04060" name="l04060"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a0c46f19def8ea2447e30ec8e2ff4708e"> 4060</a></span><span class="preprocessor">#define ACCESSCTRL_CLOCKS_NSU_MSB    _u(0)</span></div>
<div class="line"><a id="l04061" name="l04061"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#ad4f833488aea332c8b3fb0235bf37622"> 4061</a></span><span class="preprocessor">#define ACCESSCTRL_CLOCKS_NSU_LSB    _u(0)</span></div>
<div class="line"><a id="l04062" name="l04062"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a6eba9d16c9ddb46643b63abe15797102"> 4062</a></span><span class="preprocessor">#define ACCESSCTRL_CLOCKS_NSU_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l04063" name="l04063"></a><span class="lineno"> 4063</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l04064" name="l04064"></a><span class="lineno"> 4064</span><span class="comment">// Register    : ACCESSCTRL_XOSC</span></div>
<div class="line"><a id="l04065" name="l04065"></a><span class="lineno"> 4065</span><span class="comment">// Description : Control whether debugger, DMA, core 0 and core 1 can access</span></div>
<div class="line"><a id="l04066" name="l04066"></a><span class="lineno"> 4066</span><span class="comment">//               XOSC, and at what security/privilege levels they can do so.</span></div>
<div class="line"><a id="l04067" name="l04067"></a><span class="lineno"> 4067</span><span class="comment">//</span></div>
<div class="line"><a id="l04068" name="l04068"></a><span class="lineno"> 4068</span><span class="comment">//               Defaults to Secure, Privileged processor or debug access only.</span></div>
<div class="line"><a id="l04069" name="l04069"></a><span class="lineno"> 4069</span><span class="comment">//</span></div>
<div class="line"><a id="l04070" name="l04070"></a><span class="lineno"> 4070</span><span class="comment">//               This register is writable only from a Secure, Privileged</span></div>
<div class="line"><a id="l04071" name="l04071"></a><span class="lineno"> 4071</span><span class="comment">//               processor or debugger, with the exception of the NSU bit, which</span></div>
<div class="line"><a id="l04072" name="l04072"></a><span class="lineno"> 4072</span><span class="comment">//               becomes Non-secure-Privileged-writable when the NSP bit is set.</span></div>
<div class="line"><a id="l04073" name="l04073"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#aa62b917f293d1af1c88089b178c78219"> 4073</a></span><span class="preprocessor">#define ACCESSCTRL_XOSC_OFFSET _u(0x000000c4)</span></div>
<div class="line"><a id="l04074" name="l04074"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#aa7922c4288d39a13d5c4095d8d7d5bd0"> 4074</a></span><span class="preprocessor">#define ACCESSCTRL_XOSC_BITS   _u(0x000000ff)</span></div>
<div class="line"><a id="l04075" name="l04075"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a66fab667d53b6a19927e755438d1a7d2"> 4075</a></span><span class="preprocessor">#define ACCESSCTRL_XOSC_RESET  _u(0x000000b8)</span></div>
<div class="line"><a id="l04076" name="l04076"></a><span class="lineno"> 4076</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l04077" name="l04077"></a><span class="lineno"> 4077</span><span class="comment">// Field       : ACCESSCTRL_XOSC_DBG</span></div>
<div class="line"><a id="l04078" name="l04078"></a><span class="lineno"> 4078</span><span class="comment">// Description : If 1, XOSC can be accessed by the debugger, at</span></div>
<div class="line"><a id="l04079" name="l04079"></a><span class="lineno"> 4079</span><span class="comment">//               security/privilege levels permitted by SP/NSP/SU/NSU in this</span></div>
<div class="line"><a id="l04080" name="l04080"></a><span class="lineno"> 4080</span><span class="comment">//               register.</span></div>
<div class="line"><a id="l04081" name="l04081"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#abfd9b6bf2fdc9aad1e7d12b854dccdb2"> 4081</a></span><span class="preprocessor">#define ACCESSCTRL_XOSC_DBG_RESET  _u(0x1)</span></div>
<div class="line"><a id="l04082" name="l04082"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#ab6734fde721e58d991aaf0b8c613415c"> 4082</a></span><span class="preprocessor">#define ACCESSCTRL_XOSC_DBG_BITS   _u(0x00000080)</span></div>
<div class="line"><a id="l04083" name="l04083"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a7b8af64ec67eb3100e59a4c488fe9d78"> 4083</a></span><span class="preprocessor">#define ACCESSCTRL_XOSC_DBG_MSB    _u(7)</span></div>
<div class="line"><a id="l04084" name="l04084"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#ac9e70e5d8cfd06b1028d8875980d49e2"> 4084</a></span><span class="preprocessor">#define ACCESSCTRL_XOSC_DBG_LSB    _u(7)</span></div>
<div class="line"><a id="l04085" name="l04085"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a4dbf6f5f634f2fe97ba97e001b4458df"> 4085</a></span><span class="preprocessor">#define ACCESSCTRL_XOSC_DBG_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l04086" name="l04086"></a><span class="lineno"> 4086</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l04087" name="l04087"></a><span class="lineno"> 4087</span><span class="comment">// Field       : ACCESSCTRL_XOSC_DMA</span></div>
<div class="line"><a id="l04088" name="l04088"></a><span class="lineno"> 4088</span><span class="comment">// Description : If 1, XOSC can be accessed by the DMA, at security/privilege</span></div>
<div class="line"><a id="l04089" name="l04089"></a><span class="lineno"> 4089</span><span class="comment">//               levels permitted by SP/NSP/SU/NSU in this register.</span></div>
<div class="line"><a id="l04090" name="l04090"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a0289ed38b7fff6e1da683267a6600a4d"> 4090</a></span><span class="preprocessor">#define ACCESSCTRL_XOSC_DMA_RESET  _u(0x0)</span></div>
<div class="line"><a id="l04091" name="l04091"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a1ba656773dd10639e76c3de707cb3f13"> 4091</a></span><span class="preprocessor">#define ACCESSCTRL_XOSC_DMA_BITS   _u(0x00000040)</span></div>
<div class="line"><a id="l04092" name="l04092"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a74e9cae2943b772768c38d4c67990710"> 4092</a></span><span class="preprocessor">#define ACCESSCTRL_XOSC_DMA_MSB    _u(6)</span></div>
<div class="line"><a id="l04093" name="l04093"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#ac020bc949018f02970c2645bd5951885"> 4093</a></span><span class="preprocessor">#define ACCESSCTRL_XOSC_DMA_LSB    _u(6)</span></div>
<div class="line"><a id="l04094" name="l04094"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a174f97802de1ede9d9a68d011be02199"> 4094</a></span><span class="preprocessor">#define ACCESSCTRL_XOSC_DMA_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l04095" name="l04095"></a><span class="lineno"> 4095</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l04096" name="l04096"></a><span class="lineno"> 4096</span><span class="comment">// Field       : ACCESSCTRL_XOSC_CORE1</span></div>
<div class="line"><a id="l04097" name="l04097"></a><span class="lineno"> 4097</span><span class="comment">// Description : If 1, XOSC can be accessed by core 1, at security/privilege</span></div>
<div class="line"><a id="l04098" name="l04098"></a><span class="lineno"> 4098</span><span class="comment">//               levels permitted by SP/NSP/SU/NSU in this register.</span></div>
<div class="line"><a id="l04099" name="l04099"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#acf801b6353739d60ceb8108a0c1c7765"> 4099</a></span><span class="preprocessor">#define ACCESSCTRL_XOSC_CORE1_RESET  _u(0x1)</span></div>
<div class="line"><a id="l04100" name="l04100"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#ae3bb29e2588c16d4af7e22496e8a8960"> 4100</a></span><span class="preprocessor">#define ACCESSCTRL_XOSC_CORE1_BITS   _u(0x00000020)</span></div>
<div class="line"><a id="l04101" name="l04101"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a78f1a8419ef1756d2577aa6df3cf281d"> 4101</a></span><span class="preprocessor">#define ACCESSCTRL_XOSC_CORE1_MSB    _u(5)</span></div>
<div class="line"><a id="l04102" name="l04102"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a2821d9437d71479073bf35b60dee32a4"> 4102</a></span><span class="preprocessor">#define ACCESSCTRL_XOSC_CORE1_LSB    _u(5)</span></div>
<div class="line"><a id="l04103" name="l04103"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a50ee48728032f74f9f66e8198db4c145"> 4103</a></span><span class="preprocessor">#define ACCESSCTRL_XOSC_CORE1_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l04104" name="l04104"></a><span class="lineno"> 4104</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l04105" name="l04105"></a><span class="lineno"> 4105</span><span class="comment">// Field       : ACCESSCTRL_XOSC_CORE0</span></div>
<div class="line"><a id="l04106" name="l04106"></a><span class="lineno"> 4106</span><span class="comment">// Description : If 1, XOSC can be accessed by core 0, at security/privilege</span></div>
<div class="line"><a id="l04107" name="l04107"></a><span class="lineno"> 4107</span><span class="comment">//               levels permitted by SP/NSP/SU/NSU in this register.</span></div>
<div class="line"><a id="l04108" name="l04108"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a8fa64e41addf0d8fd608219cb2a0bf2c"> 4108</a></span><span class="preprocessor">#define ACCESSCTRL_XOSC_CORE0_RESET  _u(0x1)</span></div>
<div class="line"><a id="l04109" name="l04109"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a9528c0506948dd444d84016fe1bdb88d"> 4109</a></span><span class="preprocessor">#define ACCESSCTRL_XOSC_CORE0_BITS   _u(0x00000010)</span></div>
<div class="line"><a id="l04110" name="l04110"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#aad3b8ca655d208a3036ef4212ef8141e"> 4110</a></span><span class="preprocessor">#define ACCESSCTRL_XOSC_CORE0_MSB    _u(4)</span></div>
<div class="line"><a id="l04111" name="l04111"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a18cbbdf16ebe83e894b10bafb58fefe3"> 4111</a></span><span class="preprocessor">#define ACCESSCTRL_XOSC_CORE0_LSB    _u(4)</span></div>
<div class="line"><a id="l04112" name="l04112"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#aad334d3a91b378c979bbd8bc8435a2c9"> 4112</a></span><span class="preprocessor">#define ACCESSCTRL_XOSC_CORE0_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l04113" name="l04113"></a><span class="lineno"> 4113</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l04114" name="l04114"></a><span class="lineno"> 4114</span><span class="comment">// Field       : ACCESSCTRL_XOSC_SP</span></div>
<div class="line"><a id="l04115" name="l04115"></a><span class="lineno"> 4115</span><span class="comment">// Description : If 1, XOSC can be accessed from a Secure, Privileged context.</span></div>
<div class="line"><a id="l04116" name="l04116"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a4436af3cd42aec5c570260d581173586"> 4116</a></span><span class="preprocessor">#define ACCESSCTRL_XOSC_SP_RESET  _u(0x1)</span></div>
<div class="line"><a id="l04117" name="l04117"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#ad787d7061308cb4d6fda8f5fd339fa0c"> 4117</a></span><span class="preprocessor">#define ACCESSCTRL_XOSC_SP_BITS   _u(0x00000008)</span></div>
<div class="line"><a id="l04118" name="l04118"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a36b0cf9543866076dfc449f8ca9fac2a"> 4118</a></span><span class="preprocessor">#define ACCESSCTRL_XOSC_SP_MSB    _u(3)</span></div>
<div class="line"><a id="l04119" name="l04119"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#aa5b1114204af36705c010fb5da56fd04"> 4119</a></span><span class="preprocessor">#define ACCESSCTRL_XOSC_SP_LSB    _u(3)</span></div>
<div class="line"><a id="l04120" name="l04120"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a1d65160e42db4a17116f1c6256cd7d67"> 4120</a></span><span class="preprocessor">#define ACCESSCTRL_XOSC_SP_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l04121" name="l04121"></a><span class="lineno"> 4121</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l04122" name="l04122"></a><span class="lineno"> 4122</span><span class="comment">// Field       : ACCESSCTRL_XOSC_SU</span></div>
<div class="line"><a id="l04123" name="l04123"></a><span class="lineno"> 4123</span><span class="comment">// Description : If 1, and SP is also set, XOSC can be accessed from a Secure,</span></div>
<div class="line"><a id="l04124" name="l04124"></a><span class="lineno"> 4124</span><span class="comment">//               Unprivileged context.</span></div>
<div class="line"><a id="l04125" name="l04125"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#ad295e6fc0b4235c7fd86f5a7c7255468"> 4125</a></span><span class="preprocessor">#define ACCESSCTRL_XOSC_SU_RESET  _u(0x0)</span></div>
<div class="line"><a id="l04126" name="l04126"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#abf184c99e545868153312763268f223a"> 4126</a></span><span class="preprocessor">#define ACCESSCTRL_XOSC_SU_BITS   _u(0x00000004)</span></div>
<div class="line"><a id="l04127" name="l04127"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#aac186cd7e522ff1aa31e0dddd218cccd"> 4127</a></span><span class="preprocessor">#define ACCESSCTRL_XOSC_SU_MSB    _u(2)</span></div>
<div class="line"><a id="l04128" name="l04128"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a1fe9cd2ed1f8628bd577a76272b88d2c"> 4128</a></span><span class="preprocessor">#define ACCESSCTRL_XOSC_SU_LSB    _u(2)</span></div>
<div class="line"><a id="l04129" name="l04129"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a92cabd3f96aeb159bd01430b5e25aca5"> 4129</a></span><span class="preprocessor">#define ACCESSCTRL_XOSC_SU_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l04130" name="l04130"></a><span class="lineno"> 4130</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l04131" name="l04131"></a><span class="lineno"> 4131</span><span class="comment">// Field       : ACCESSCTRL_XOSC_NSP</span></div>
<div class="line"><a id="l04132" name="l04132"></a><span class="lineno"> 4132</span><span class="comment">// Description : If 1, XOSC can be accessed from a Non-secure, Privileged</span></div>
<div class="line"><a id="l04133" name="l04133"></a><span class="lineno"> 4133</span><span class="comment">//               context.</span></div>
<div class="line"><a id="l04134" name="l04134"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#abde8bc8daea26287bdc88f31b1d0fa87"> 4134</a></span><span class="preprocessor">#define ACCESSCTRL_XOSC_NSP_RESET  _u(0x0)</span></div>
<div class="line"><a id="l04135" name="l04135"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#add171f04ae27542d3955ad8fd668dc93"> 4135</a></span><span class="preprocessor">#define ACCESSCTRL_XOSC_NSP_BITS   _u(0x00000002)</span></div>
<div class="line"><a id="l04136" name="l04136"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a1af4c83e704e1413ed086b0643189163"> 4136</a></span><span class="preprocessor">#define ACCESSCTRL_XOSC_NSP_MSB    _u(1)</span></div>
<div class="line"><a id="l04137" name="l04137"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#abd8cd4202125dc86c127f5d24a3139ff"> 4137</a></span><span class="preprocessor">#define ACCESSCTRL_XOSC_NSP_LSB    _u(1)</span></div>
<div class="line"><a id="l04138" name="l04138"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a77df6462756fa7b13d004de0c93c19b9"> 4138</a></span><span class="preprocessor">#define ACCESSCTRL_XOSC_NSP_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l04139" name="l04139"></a><span class="lineno"> 4139</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l04140" name="l04140"></a><span class="lineno"> 4140</span><span class="comment">// Field       : ACCESSCTRL_XOSC_NSU</span></div>
<div class="line"><a id="l04141" name="l04141"></a><span class="lineno"> 4141</span><span class="comment">// Description : If 1, and NSP is also set, XOSC can be accessed from a Non-</span></div>
<div class="line"><a id="l04142" name="l04142"></a><span class="lineno"> 4142</span><span class="comment">//               secure, Unprivileged context.</span></div>
<div class="line"><a id="l04143" name="l04143"></a><span class="lineno"> 4143</span><span class="comment">//</span></div>
<div class="line"><a id="l04144" name="l04144"></a><span class="lineno"> 4144</span><span class="comment">//               This bit is writable from a Non-secure, Privileged context, if</span></div>
<div class="line"><a id="l04145" name="l04145"></a><span class="lineno"> 4145</span><span class="comment">//               and only if the NSP bit is set.</span></div>
<div class="line"><a id="l04146" name="l04146"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a636e0dd340d4d913575d5d7d09dfee11"> 4146</a></span><span class="preprocessor">#define ACCESSCTRL_XOSC_NSU_RESET  _u(0x0)</span></div>
<div class="line"><a id="l04147" name="l04147"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a4fb51f5228155102f2399ffa40841a4e"> 4147</a></span><span class="preprocessor">#define ACCESSCTRL_XOSC_NSU_BITS   _u(0x00000001)</span></div>
<div class="line"><a id="l04148" name="l04148"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#adf4852a4fb7ff6776daa684b60a394ae"> 4148</a></span><span class="preprocessor">#define ACCESSCTRL_XOSC_NSU_MSB    _u(0)</span></div>
<div class="line"><a id="l04149" name="l04149"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#ae4a00925b8dcab94a9e9103374aac531"> 4149</a></span><span class="preprocessor">#define ACCESSCTRL_XOSC_NSU_LSB    _u(0)</span></div>
<div class="line"><a id="l04150" name="l04150"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a1780ad5a97010ccaa1b1ea143d4b0ab6"> 4150</a></span><span class="preprocessor">#define ACCESSCTRL_XOSC_NSU_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l04151" name="l04151"></a><span class="lineno"> 4151</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l04152" name="l04152"></a><span class="lineno"> 4152</span><span class="comment">// Register    : ACCESSCTRL_ROSC</span></div>
<div class="line"><a id="l04153" name="l04153"></a><span class="lineno"> 4153</span><span class="comment">// Description : Control whether debugger, DMA, core 0 and core 1 can access</span></div>
<div class="line"><a id="l04154" name="l04154"></a><span class="lineno"> 4154</span><span class="comment">//               ROSC, and at what security/privilege levels they can do so.</span></div>
<div class="line"><a id="l04155" name="l04155"></a><span class="lineno"> 4155</span><span class="comment">//</span></div>
<div class="line"><a id="l04156" name="l04156"></a><span class="lineno"> 4156</span><span class="comment">//               Defaults to Secure, Privileged processor or debug access only.</span></div>
<div class="line"><a id="l04157" name="l04157"></a><span class="lineno"> 4157</span><span class="comment">//</span></div>
<div class="line"><a id="l04158" name="l04158"></a><span class="lineno"> 4158</span><span class="comment">//               This register is writable only from a Secure, Privileged</span></div>
<div class="line"><a id="l04159" name="l04159"></a><span class="lineno"> 4159</span><span class="comment">//               processor or debugger, with the exception of the NSU bit, which</span></div>
<div class="line"><a id="l04160" name="l04160"></a><span class="lineno"> 4160</span><span class="comment">//               becomes Non-secure-Privileged-writable when the NSP bit is set.</span></div>
<div class="line"><a id="l04161" name="l04161"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#aa52c0068021c10ef8a3dc26ad2de54a4"> 4161</a></span><span class="preprocessor">#define ACCESSCTRL_ROSC_OFFSET _u(0x000000c8)</span></div>
<div class="line"><a id="l04162" name="l04162"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a4823da462178d373563ef8ea8ca5c4df"> 4162</a></span><span class="preprocessor">#define ACCESSCTRL_ROSC_BITS   _u(0x000000ff)</span></div>
<div class="line"><a id="l04163" name="l04163"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#ac8ea3615d025acbdc54caee9d8a419dd"> 4163</a></span><span class="preprocessor">#define ACCESSCTRL_ROSC_RESET  _u(0x000000b8)</span></div>
<div class="line"><a id="l04164" name="l04164"></a><span class="lineno"> 4164</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l04165" name="l04165"></a><span class="lineno"> 4165</span><span class="comment">// Field       : ACCESSCTRL_ROSC_DBG</span></div>
<div class="line"><a id="l04166" name="l04166"></a><span class="lineno"> 4166</span><span class="comment">// Description : If 1, ROSC can be accessed by the debugger, at</span></div>
<div class="line"><a id="l04167" name="l04167"></a><span class="lineno"> 4167</span><span class="comment">//               security/privilege levels permitted by SP/NSP/SU/NSU in this</span></div>
<div class="line"><a id="l04168" name="l04168"></a><span class="lineno"> 4168</span><span class="comment">//               register.</span></div>
<div class="line"><a id="l04169" name="l04169"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a4b1932668ef169cd4c15a83be281f494"> 4169</a></span><span class="preprocessor">#define ACCESSCTRL_ROSC_DBG_RESET  _u(0x1)</span></div>
<div class="line"><a id="l04170" name="l04170"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a91731a8118f4a3b97800d67faf393afa"> 4170</a></span><span class="preprocessor">#define ACCESSCTRL_ROSC_DBG_BITS   _u(0x00000080)</span></div>
<div class="line"><a id="l04171" name="l04171"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#afaaf83762aebe4acf47750816a583243"> 4171</a></span><span class="preprocessor">#define ACCESSCTRL_ROSC_DBG_MSB    _u(7)</span></div>
<div class="line"><a id="l04172" name="l04172"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#aa811bc6e38878a48d11bfe467735370e"> 4172</a></span><span class="preprocessor">#define ACCESSCTRL_ROSC_DBG_LSB    _u(7)</span></div>
<div class="line"><a id="l04173" name="l04173"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a93519d4ed5fe88134b36aa250293b20b"> 4173</a></span><span class="preprocessor">#define ACCESSCTRL_ROSC_DBG_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l04174" name="l04174"></a><span class="lineno"> 4174</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l04175" name="l04175"></a><span class="lineno"> 4175</span><span class="comment">// Field       : ACCESSCTRL_ROSC_DMA</span></div>
<div class="line"><a id="l04176" name="l04176"></a><span class="lineno"> 4176</span><span class="comment">// Description : If 1, ROSC can be accessed by the DMA, at security/privilege</span></div>
<div class="line"><a id="l04177" name="l04177"></a><span class="lineno"> 4177</span><span class="comment">//               levels permitted by SP/NSP/SU/NSU in this register.</span></div>
<div class="line"><a id="l04178" name="l04178"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#af568c020cc0136c13281a815ad12760b"> 4178</a></span><span class="preprocessor">#define ACCESSCTRL_ROSC_DMA_RESET  _u(0x0)</span></div>
<div class="line"><a id="l04179" name="l04179"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#ae787e2bc61b629fbe44bd2b4cdc0ac12"> 4179</a></span><span class="preprocessor">#define ACCESSCTRL_ROSC_DMA_BITS   _u(0x00000040)</span></div>
<div class="line"><a id="l04180" name="l04180"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a5a2c20478d1091378ef2387430643875"> 4180</a></span><span class="preprocessor">#define ACCESSCTRL_ROSC_DMA_MSB    _u(6)</span></div>
<div class="line"><a id="l04181" name="l04181"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a5ed47e6af6fd0188472ade52edb55247"> 4181</a></span><span class="preprocessor">#define ACCESSCTRL_ROSC_DMA_LSB    _u(6)</span></div>
<div class="line"><a id="l04182" name="l04182"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a138592f9cecf73a012820b307105e313"> 4182</a></span><span class="preprocessor">#define ACCESSCTRL_ROSC_DMA_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l04183" name="l04183"></a><span class="lineno"> 4183</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l04184" name="l04184"></a><span class="lineno"> 4184</span><span class="comment">// Field       : ACCESSCTRL_ROSC_CORE1</span></div>
<div class="line"><a id="l04185" name="l04185"></a><span class="lineno"> 4185</span><span class="comment">// Description : If 1, ROSC can be accessed by core 1, at security/privilege</span></div>
<div class="line"><a id="l04186" name="l04186"></a><span class="lineno"> 4186</span><span class="comment">//               levels permitted by SP/NSP/SU/NSU in this register.</span></div>
<div class="line"><a id="l04187" name="l04187"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a411b89bf3585db3f5ae8ba110dc6e571"> 4187</a></span><span class="preprocessor">#define ACCESSCTRL_ROSC_CORE1_RESET  _u(0x1)</span></div>
<div class="line"><a id="l04188" name="l04188"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a3875d82c76932fcb1f41d78d3b4e4d49"> 4188</a></span><span class="preprocessor">#define ACCESSCTRL_ROSC_CORE1_BITS   _u(0x00000020)</span></div>
<div class="line"><a id="l04189" name="l04189"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#af0947c1651c18f2675a69639daafc5c7"> 4189</a></span><span class="preprocessor">#define ACCESSCTRL_ROSC_CORE1_MSB    _u(5)</span></div>
<div class="line"><a id="l04190" name="l04190"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#afd5f635cc9035b1e44623c6245ceee8d"> 4190</a></span><span class="preprocessor">#define ACCESSCTRL_ROSC_CORE1_LSB    _u(5)</span></div>
<div class="line"><a id="l04191" name="l04191"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#abdc84a046c2ec8d2888271a19f034c55"> 4191</a></span><span class="preprocessor">#define ACCESSCTRL_ROSC_CORE1_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l04192" name="l04192"></a><span class="lineno"> 4192</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l04193" name="l04193"></a><span class="lineno"> 4193</span><span class="comment">// Field       : ACCESSCTRL_ROSC_CORE0</span></div>
<div class="line"><a id="l04194" name="l04194"></a><span class="lineno"> 4194</span><span class="comment">// Description : If 1, ROSC can be accessed by core 0, at security/privilege</span></div>
<div class="line"><a id="l04195" name="l04195"></a><span class="lineno"> 4195</span><span class="comment">//               levels permitted by SP/NSP/SU/NSU in this register.</span></div>
<div class="line"><a id="l04196" name="l04196"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#ad012a852d6242da9cc14cf9f41f776d2"> 4196</a></span><span class="preprocessor">#define ACCESSCTRL_ROSC_CORE0_RESET  _u(0x1)</span></div>
<div class="line"><a id="l04197" name="l04197"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a20f5e32c7f2e68cef2730b3754962efd"> 4197</a></span><span class="preprocessor">#define ACCESSCTRL_ROSC_CORE0_BITS   _u(0x00000010)</span></div>
<div class="line"><a id="l04198" name="l04198"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#aa721daa454a87addcd1c0b225945c2c0"> 4198</a></span><span class="preprocessor">#define ACCESSCTRL_ROSC_CORE0_MSB    _u(4)</span></div>
<div class="line"><a id="l04199" name="l04199"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#ac4e05a4d75d01d2e7d8f5254d5780368"> 4199</a></span><span class="preprocessor">#define ACCESSCTRL_ROSC_CORE0_LSB    _u(4)</span></div>
<div class="line"><a id="l04200" name="l04200"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#aed5670a213c2546e9b5710c9a66f376a"> 4200</a></span><span class="preprocessor">#define ACCESSCTRL_ROSC_CORE0_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l04201" name="l04201"></a><span class="lineno"> 4201</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l04202" name="l04202"></a><span class="lineno"> 4202</span><span class="comment">// Field       : ACCESSCTRL_ROSC_SP</span></div>
<div class="line"><a id="l04203" name="l04203"></a><span class="lineno"> 4203</span><span class="comment">// Description : If 1, ROSC can be accessed from a Secure, Privileged context.</span></div>
<div class="line"><a id="l04204" name="l04204"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#aa7c3707d3f6ae467ea44bf3d5f84677d"> 4204</a></span><span class="preprocessor">#define ACCESSCTRL_ROSC_SP_RESET  _u(0x1)</span></div>
<div class="line"><a id="l04205" name="l04205"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a4ec9602e8459d0f1ceeab833c748cdf1"> 4205</a></span><span class="preprocessor">#define ACCESSCTRL_ROSC_SP_BITS   _u(0x00000008)</span></div>
<div class="line"><a id="l04206" name="l04206"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a6dfd0a5e1677e9540eadbe6c02af9e69"> 4206</a></span><span class="preprocessor">#define ACCESSCTRL_ROSC_SP_MSB    _u(3)</span></div>
<div class="line"><a id="l04207" name="l04207"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#ad69f3d780b9e99cc8dd854ed6caa8af7"> 4207</a></span><span class="preprocessor">#define ACCESSCTRL_ROSC_SP_LSB    _u(3)</span></div>
<div class="line"><a id="l04208" name="l04208"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a83ebca56d139e1298ddceae782bc3a0b"> 4208</a></span><span class="preprocessor">#define ACCESSCTRL_ROSC_SP_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l04209" name="l04209"></a><span class="lineno"> 4209</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l04210" name="l04210"></a><span class="lineno"> 4210</span><span class="comment">// Field       : ACCESSCTRL_ROSC_SU</span></div>
<div class="line"><a id="l04211" name="l04211"></a><span class="lineno"> 4211</span><span class="comment">// Description : If 1, and SP is also set, ROSC can be accessed from a Secure,</span></div>
<div class="line"><a id="l04212" name="l04212"></a><span class="lineno"> 4212</span><span class="comment">//               Unprivileged context.</span></div>
<div class="line"><a id="l04213" name="l04213"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#ac1e47b3ce7a6b2154aef10d0529b7f74"> 4213</a></span><span class="preprocessor">#define ACCESSCTRL_ROSC_SU_RESET  _u(0x0)</span></div>
<div class="line"><a id="l04214" name="l04214"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a2128448a337ac2b62e715fa021c1301b"> 4214</a></span><span class="preprocessor">#define ACCESSCTRL_ROSC_SU_BITS   _u(0x00000004)</span></div>
<div class="line"><a id="l04215" name="l04215"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a683ac4feb4180f6c17d1d9bb1e38be5a"> 4215</a></span><span class="preprocessor">#define ACCESSCTRL_ROSC_SU_MSB    _u(2)</span></div>
<div class="line"><a id="l04216" name="l04216"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a572103b221e554560d4e8941382d7255"> 4216</a></span><span class="preprocessor">#define ACCESSCTRL_ROSC_SU_LSB    _u(2)</span></div>
<div class="line"><a id="l04217" name="l04217"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a04d837f5d56b092ac727a223ceeaae7a"> 4217</a></span><span class="preprocessor">#define ACCESSCTRL_ROSC_SU_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l04218" name="l04218"></a><span class="lineno"> 4218</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l04219" name="l04219"></a><span class="lineno"> 4219</span><span class="comment">// Field       : ACCESSCTRL_ROSC_NSP</span></div>
<div class="line"><a id="l04220" name="l04220"></a><span class="lineno"> 4220</span><span class="comment">// Description : If 1, ROSC can be accessed from a Non-secure, Privileged</span></div>
<div class="line"><a id="l04221" name="l04221"></a><span class="lineno"> 4221</span><span class="comment">//               context.</span></div>
<div class="line"><a id="l04222" name="l04222"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#ab067e5114ae4a1f317c797b418f82c3f"> 4222</a></span><span class="preprocessor">#define ACCESSCTRL_ROSC_NSP_RESET  _u(0x0)</span></div>
<div class="line"><a id="l04223" name="l04223"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#aabf73dbb2550f06873000e448c69bc06"> 4223</a></span><span class="preprocessor">#define ACCESSCTRL_ROSC_NSP_BITS   _u(0x00000002)</span></div>
<div class="line"><a id="l04224" name="l04224"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a7b2fc3b42ba80b091f158fa74bfc3aa3"> 4224</a></span><span class="preprocessor">#define ACCESSCTRL_ROSC_NSP_MSB    _u(1)</span></div>
<div class="line"><a id="l04225" name="l04225"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a547e68dd8085b1ae21536efad7a9ecff"> 4225</a></span><span class="preprocessor">#define ACCESSCTRL_ROSC_NSP_LSB    _u(1)</span></div>
<div class="line"><a id="l04226" name="l04226"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a7071aa4297f6417f3bf6d7a3a4652a63"> 4226</a></span><span class="preprocessor">#define ACCESSCTRL_ROSC_NSP_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l04227" name="l04227"></a><span class="lineno"> 4227</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l04228" name="l04228"></a><span class="lineno"> 4228</span><span class="comment">// Field       : ACCESSCTRL_ROSC_NSU</span></div>
<div class="line"><a id="l04229" name="l04229"></a><span class="lineno"> 4229</span><span class="comment">// Description : If 1, and NSP is also set, ROSC can be accessed from a Non-</span></div>
<div class="line"><a id="l04230" name="l04230"></a><span class="lineno"> 4230</span><span class="comment">//               secure, Unprivileged context.</span></div>
<div class="line"><a id="l04231" name="l04231"></a><span class="lineno"> 4231</span><span class="comment">//</span></div>
<div class="line"><a id="l04232" name="l04232"></a><span class="lineno"> 4232</span><span class="comment">//               This bit is writable from a Non-secure, Privileged context, if</span></div>
<div class="line"><a id="l04233" name="l04233"></a><span class="lineno"> 4233</span><span class="comment">//               and only if the NSP bit is set.</span></div>
<div class="line"><a id="l04234" name="l04234"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a4ca2d5b8edb675d6bf26176be10800d5"> 4234</a></span><span class="preprocessor">#define ACCESSCTRL_ROSC_NSU_RESET  _u(0x0)</span></div>
<div class="line"><a id="l04235" name="l04235"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a9a74ca94b260751c1fcdcc8552773a28"> 4235</a></span><span class="preprocessor">#define ACCESSCTRL_ROSC_NSU_BITS   _u(0x00000001)</span></div>
<div class="line"><a id="l04236" name="l04236"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a06e1018e32da642596aae9ce901e0c35"> 4236</a></span><span class="preprocessor">#define ACCESSCTRL_ROSC_NSU_MSB    _u(0)</span></div>
<div class="line"><a id="l04237" name="l04237"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#abc7735243da2eda637c8fee49fef63c7"> 4237</a></span><span class="preprocessor">#define ACCESSCTRL_ROSC_NSU_LSB    _u(0)</span></div>
<div class="line"><a id="l04238" name="l04238"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#ac1cd727b63f4e191cd8655715b0acdef"> 4238</a></span><span class="preprocessor">#define ACCESSCTRL_ROSC_NSU_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l04239" name="l04239"></a><span class="lineno"> 4239</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l04240" name="l04240"></a><span class="lineno"> 4240</span><span class="comment">// Register    : ACCESSCTRL_PLL_SYS</span></div>
<div class="line"><a id="l04241" name="l04241"></a><span class="lineno"> 4241</span><span class="comment">// Description : Control whether debugger, DMA, core 0 and core 1 can access</span></div>
<div class="line"><a id="l04242" name="l04242"></a><span class="lineno"> 4242</span><span class="comment">//               PLL_SYS, and at what security/privilege levels they can do so.</span></div>
<div class="line"><a id="l04243" name="l04243"></a><span class="lineno"> 4243</span><span class="comment">//</span></div>
<div class="line"><a id="l04244" name="l04244"></a><span class="lineno"> 4244</span><span class="comment">//               Defaults to Secure, Privileged processor or debug access only.</span></div>
<div class="line"><a id="l04245" name="l04245"></a><span class="lineno"> 4245</span><span class="comment">//</span></div>
<div class="line"><a id="l04246" name="l04246"></a><span class="lineno"> 4246</span><span class="comment">//               This register is writable only from a Secure, Privileged</span></div>
<div class="line"><a id="l04247" name="l04247"></a><span class="lineno"> 4247</span><span class="comment">//               processor or debugger, with the exception of the NSU bit, which</span></div>
<div class="line"><a id="l04248" name="l04248"></a><span class="lineno"> 4248</span><span class="comment">//               becomes Non-secure-Privileged-writable when the NSP bit is set.</span></div>
<div class="line"><a id="l04249" name="l04249"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a559b1e5bfa92a293a4829f0c06706652"> 4249</a></span><span class="preprocessor">#define ACCESSCTRL_PLL_SYS_OFFSET _u(0x000000cc)</span></div>
<div class="line"><a id="l04250" name="l04250"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#ac619a8f88366f50624c88d152738e594"> 4250</a></span><span class="preprocessor">#define ACCESSCTRL_PLL_SYS_BITS   _u(0x000000ff)</span></div>
<div class="line"><a id="l04251" name="l04251"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a1d8e16b3f14d07a6f94a659445a38821"> 4251</a></span><span class="preprocessor">#define ACCESSCTRL_PLL_SYS_RESET  _u(0x000000b8)</span></div>
<div class="line"><a id="l04252" name="l04252"></a><span class="lineno"> 4252</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l04253" name="l04253"></a><span class="lineno"> 4253</span><span class="comment">// Field       : ACCESSCTRL_PLL_SYS_DBG</span></div>
<div class="line"><a id="l04254" name="l04254"></a><span class="lineno"> 4254</span><span class="comment">// Description : If 1, PLL_SYS can be accessed by the debugger, at</span></div>
<div class="line"><a id="l04255" name="l04255"></a><span class="lineno"> 4255</span><span class="comment">//               security/privilege levels permitted by SP/NSP/SU/NSU in this</span></div>
<div class="line"><a id="l04256" name="l04256"></a><span class="lineno"> 4256</span><span class="comment">//               register.</span></div>
<div class="line"><a id="l04257" name="l04257"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a33b3c068a61dc02db178e8b9d4f46633"> 4257</a></span><span class="preprocessor">#define ACCESSCTRL_PLL_SYS_DBG_RESET  _u(0x1)</span></div>
<div class="line"><a id="l04258" name="l04258"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#af3533ad57c8c2eef1d7ae4bb633fbd69"> 4258</a></span><span class="preprocessor">#define ACCESSCTRL_PLL_SYS_DBG_BITS   _u(0x00000080)</span></div>
<div class="line"><a id="l04259" name="l04259"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#abf5dba517cd9f75c9a32f064a0fa1b1f"> 4259</a></span><span class="preprocessor">#define ACCESSCTRL_PLL_SYS_DBG_MSB    _u(7)</span></div>
<div class="line"><a id="l04260" name="l04260"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#aaf60ecd017adefba612ff890a33bf879"> 4260</a></span><span class="preprocessor">#define ACCESSCTRL_PLL_SYS_DBG_LSB    _u(7)</span></div>
<div class="line"><a id="l04261" name="l04261"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a81f194325b1a4672dd89104f7f855e93"> 4261</a></span><span class="preprocessor">#define ACCESSCTRL_PLL_SYS_DBG_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l04262" name="l04262"></a><span class="lineno"> 4262</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l04263" name="l04263"></a><span class="lineno"> 4263</span><span class="comment">// Field       : ACCESSCTRL_PLL_SYS_DMA</span></div>
<div class="line"><a id="l04264" name="l04264"></a><span class="lineno"> 4264</span><span class="comment">// Description : If 1, PLL_SYS can be accessed by the DMA, at security/privilege</span></div>
<div class="line"><a id="l04265" name="l04265"></a><span class="lineno"> 4265</span><span class="comment">//               levels permitted by SP/NSP/SU/NSU in this register.</span></div>
<div class="line"><a id="l04266" name="l04266"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a7543d6ab82776109656d56e00d5839a6"> 4266</a></span><span class="preprocessor">#define ACCESSCTRL_PLL_SYS_DMA_RESET  _u(0x0)</span></div>
<div class="line"><a id="l04267" name="l04267"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a4e31366cac47239110e4839283e25e67"> 4267</a></span><span class="preprocessor">#define ACCESSCTRL_PLL_SYS_DMA_BITS   _u(0x00000040)</span></div>
<div class="line"><a id="l04268" name="l04268"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a7fabfc25c4a7968d9d142b885f5a27f7"> 4268</a></span><span class="preprocessor">#define ACCESSCTRL_PLL_SYS_DMA_MSB    _u(6)</span></div>
<div class="line"><a id="l04269" name="l04269"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#aa27dc47c36cf2f11f05c6acc55f2466b"> 4269</a></span><span class="preprocessor">#define ACCESSCTRL_PLL_SYS_DMA_LSB    _u(6)</span></div>
<div class="line"><a id="l04270" name="l04270"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#adc460f9a26cacba2c0f824530e034a6e"> 4270</a></span><span class="preprocessor">#define ACCESSCTRL_PLL_SYS_DMA_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l04271" name="l04271"></a><span class="lineno"> 4271</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l04272" name="l04272"></a><span class="lineno"> 4272</span><span class="comment">// Field       : ACCESSCTRL_PLL_SYS_CORE1</span></div>
<div class="line"><a id="l04273" name="l04273"></a><span class="lineno"> 4273</span><span class="comment">// Description : If 1, PLL_SYS can be accessed by core 1, at security/privilege</span></div>
<div class="line"><a id="l04274" name="l04274"></a><span class="lineno"> 4274</span><span class="comment">//               levels permitted by SP/NSP/SU/NSU in this register.</span></div>
<div class="line"><a id="l04275" name="l04275"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a5b3ae97874ea153320a5818277e698e3"> 4275</a></span><span class="preprocessor">#define ACCESSCTRL_PLL_SYS_CORE1_RESET  _u(0x1)</span></div>
<div class="line"><a id="l04276" name="l04276"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#aeb45c81c2eb365301781009effacf879"> 4276</a></span><span class="preprocessor">#define ACCESSCTRL_PLL_SYS_CORE1_BITS   _u(0x00000020)</span></div>
<div class="line"><a id="l04277" name="l04277"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a8f2e8a2af1f7b3650646eacf7589a3e1"> 4277</a></span><span class="preprocessor">#define ACCESSCTRL_PLL_SYS_CORE1_MSB    _u(5)</span></div>
<div class="line"><a id="l04278" name="l04278"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a13fa6b75290b63c5593c39953fa0784f"> 4278</a></span><span class="preprocessor">#define ACCESSCTRL_PLL_SYS_CORE1_LSB    _u(5)</span></div>
<div class="line"><a id="l04279" name="l04279"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a000023eab9edeac8e73d319636c83f84"> 4279</a></span><span class="preprocessor">#define ACCESSCTRL_PLL_SYS_CORE1_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l04280" name="l04280"></a><span class="lineno"> 4280</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l04281" name="l04281"></a><span class="lineno"> 4281</span><span class="comment">// Field       : ACCESSCTRL_PLL_SYS_CORE0</span></div>
<div class="line"><a id="l04282" name="l04282"></a><span class="lineno"> 4282</span><span class="comment">// Description : If 1, PLL_SYS can be accessed by core 0, at security/privilege</span></div>
<div class="line"><a id="l04283" name="l04283"></a><span class="lineno"> 4283</span><span class="comment">//               levels permitted by SP/NSP/SU/NSU in this register.</span></div>
<div class="line"><a id="l04284" name="l04284"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#aaae253a3a5840870c47004c42e82a246"> 4284</a></span><span class="preprocessor">#define ACCESSCTRL_PLL_SYS_CORE0_RESET  _u(0x1)</span></div>
<div class="line"><a id="l04285" name="l04285"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a0cabc7f2431543842c5d51b0f25d4345"> 4285</a></span><span class="preprocessor">#define ACCESSCTRL_PLL_SYS_CORE0_BITS   _u(0x00000010)</span></div>
<div class="line"><a id="l04286" name="l04286"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a5487c2b4d6e97c95a07cf64eb5e9c9cb"> 4286</a></span><span class="preprocessor">#define ACCESSCTRL_PLL_SYS_CORE0_MSB    _u(4)</span></div>
<div class="line"><a id="l04287" name="l04287"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a7c202a28c3be73a10f31445eb819f757"> 4287</a></span><span class="preprocessor">#define ACCESSCTRL_PLL_SYS_CORE0_LSB    _u(4)</span></div>
<div class="line"><a id="l04288" name="l04288"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a5e933015a0f1d6cf31caf24c38201cda"> 4288</a></span><span class="preprocessor">#define ACCESSCTRL_PLL_SYS_CORE0_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l04289" name="l04289"></a><span class="lineno"> 4289</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l04290" name="l04290"></a><span class="lineno"> 4290</span><span class="comment">// Field       : ACCESSCTRL_PLL_SYS_SP</span></div>
<div class="line"><a id="l04291" name="l04291"></a><span class="lineno"> 4291</span><span class="comment">// Description : If 1, PLL_SYS can be accessed from a Secure, Privileged</span></div>
<div class="line"><a id="l04292" name="l04292"></a><span class="lineno"> 4292</span><span class="comment">//               context.</span></div>
<div class="line"><a id="l04293" name="l04293"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a7701f995299f5e7165fa9aea65315283"> 4293</a></span><span class="preprocessor">#define ACCESSCTRL_PLL_SYS_SP_RESET  _u(0x1)</span></div>
<div class="line"><a id="l04294" name="l04294"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#addbfd10c34eded9ae7711192d41621b9"> 4294</a></span><span class="preprocessor">#define ACCESSCTRL_PLL_SYS_SP_BITS   _u(0x00000008)</span></div>
<div class="line"><a id="l04295" name="l04295"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a45b53ac4e7569ed8a174a04063156216"> 4295</a></span><span class="preprocessor">#define ACCESSCTRL_PLL_SYS_SP_MSB    _u(3)</span></div>
<div class="line"><a id="l04296" name="l04296"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a2b4010f23807b73ca2263756a5377a5c"> 4296</a></span><span class="preprocessor">#define ACCESSCTRL_PLL_SYS_SP_LSB    _u(3)</span></div>
<div class="line"><a id="l04297" name="l04297"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a40f8d2f1d3dcab509b4aaff034767e9b"> 4297</a></span><span class="preprocessor">#define ACCESSCTRL_PLL_SYS_SP_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l04298" name="l04298"></a><span class="lineno"> 4298</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l04299" name="l04299"></a><span class="lineno"> 4299</span><span class="comment">// Field       : ACCESSCTRL_PLL_SYS_SU</span></div>
<div class="line"><a id="l04300" name="l04300"></a><span class="lineno"> 4300</span><span class="comment">// Description : If 1, and SP is also set, PLL_SYS can be accessed from a</span></div>
<div class="line"><a id="l04301" name="l04301"></a><span class="lineno"> 4301</span><span class="comment">//               Secure, Unprivileged context.</span></div>
<div class="line"><a id="l04302" name="l04302"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a9f07e44f4cdc3ec8e1c2bba323b01ec6"> 4302</a></span><span class="preprocessor">#define ACCESSCTRL_PLL_SYS_SU_RESET  _u(0x0)</span></div>
<div class="line"><a id="l04303" name="l04303"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a873306666aa6b874c1659a1061d8dfd4"> 4303</a></span><span class="preprocessor">#define ACCESSCTRL_PLL_SYS_SU_BITS   _u(0x00000004)</span></div>
<div class="line"><a id="l04304" name="l04304"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a916782f4f108737e02ba82f2aa6021e4"> 4304</a></span><span class="preprocessor">#define ACCESSCTRL_PLL_SYS_SU_MSB    _u(2)</span></div>
<div class="line"><a id="l04305" name="l04305"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#aca5746fa03909e8af69d53a54acc53d5"> 4305</a></span><span class="preprocessor">#define ACCESSCTRL_PLL_SYS_SU_LSB    _u(2)</span></div>
<div class="line"><a id="l04306" name="l04306"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a524c69218aa0ccd0027b00489fdeafa7"> 4306</a></span><span class="preprocessor">#define ACCESSCTRL_PLL_SYS_SU_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l04307" name="l04307"></a><span class="lineno"> 4307</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l04308" name="l04308"></a><span class="lineno"> 4308</span><span class="comment">// Field       : ACCESSCTRL_PLL_SYS_NSP</span></div>
<div class="line"><a id="l04309" name="l04309"></a><span class="lineno"> 4309</span><span class="comment">// Description : If 1, PLL_SYS can be accessed from a Non-secure, Privileged</span></div>
<div class="line"><a id="l04310" name="l04310"></a><span class="lineno"> 4310</span><span class="comment">//               context.</span></div>
<div class="line"><a id="l04311" name="l04311"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a12499265d272448d74a3d0c851c77a73"> 4311</a></span><span class="preprocessor">#define ACCESSCTRL_PLL_SYS_NSP_RESET  _u(0x0)</span></div>
<div class="line"><a id="l04312" name="l04312"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a59f36fd59daaa0535d40108b8198e6a7"> 4312</a></span><span class="preprocessor">#define ACCESSCTRL_PLL_SYS_NSP_BITS   _u(0x00000002)</span></div>
<div class="line"><a id="l04313" name="l04313"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#aa93b7ffcae50a14a44323b54fbcf8f51"> 4313</a></span><span class="preprocessor">#define ACCESSCTRL_PLL_SYS_NSP_MSB    _u(1)</span></div>
<div class="line"><a id="l04314" name="l04314"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#ae8dd0826ffda53ad3161dc030900cc1f"> 4314</a></span><span class="preprocessor">#define ACCESSCTRL_PLL_SYS_NSP_LSB    _u(1)</span></div>
<div class="line"><a id="l04315" name="l04315"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a9900416076ca85a45db06a70df359131"> 4315</a></span><span class="preprocessor">#define ACCESSCTRL_PLL_SYS_NSP_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l04316" name="l04316"></a><span class="lineno"> 4316</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l04317" name="l04317"></a><span class="lineno"> 4317</span><span class="comment">// Field       : ACCESSCTRL_PLL_SYS_NSU</span></div>
<div class="line"><a id="l04318" name="l04318"></a><span class="lineno"> 4318</span><span class="comment">// Description : If 1, and NSP is also set, PLL_SYS can be accessed from a Non-</span></div>
<div class="line"><a id="l04319" name="l04319"></a><span class="lineno"> 4319</span><span class="comment">//               secure, Unprivileged context.</span></div>
<div class="line"><a id="l04320" name="l04320"></a><span class="lineno"> 4320</span><span class="comment">//</span></div>
<div class="line"><a id="l04321" name="l04321"></a><span class="lineno"> 4321</span><span class="comment">//               This bit is writable from a Non-secure, Privileged context, if</span></div>
<div class="line"><a id="l04322" name="l04322"></a><span class="lineno"> 4322</span><span class="comment">//               and only if the NSP bit is set.</span></div>
<div class="line"><a id="l04323" name="l04323"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a2fdf52b3a01682acde3f06fe79db232e"> 4323</a></span><span class="preprocessor">#define ACCESSCTRL_PLL_SYS_NSU_RESET  _u(0x0)</span></div>
<div class="line"><a id="l04324" name="l04324"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#aa9a996b909d08da154e51033f0f3c6a8"> 4324</a></span><span class="preprocessor">#define ACCESSCTRL_PLL_SYS_NSU_BITS   _u(0x00000001)</span></div>
<div class="line"><a id="l04325" name="l04325"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a72d867257a299fb329a7f86a01cd9695"> 4325</a></span><span class="preprocessor">#define ACCESSCTRL_PLL_SYS_NSU_MSB    _u(0)</span></div>
<div class="line"><a id="l04326" name="l04326"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a8ab75634807cc750d6f4d0b602c3e456"> 4326</a></span><span class="preprocessor">#define ACCESSCTRL_PLL_SYS_NSU_LSB    _u(0)</span></div>
<div class="line"><a id="l04327" name="l04327"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a6f259b0484c048c6336b505070de3dba"> 4327</a></span><span class="preprocessor">#define ACCESSCTRL_PLL_SYS_NSU_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l04328" name="l04328"></a><span class="lineno"> 4328</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l04329" name="l04329"></a><span class="lineno"> 4329</span><span class="comment">// Register    : ACCESSCTRL_PLL_USB</span></div>
<div class="line"><a id="l04330" name="l04330"></a><span class="lineno"> 4330</span><span class="comment">// Description : Control whether debugger, DMA, core 0 and core 1 can access</span></div>
<div class="line"><a id="l04331" name="l04331"></a><span class="lineno"> 4331</span><span class="comment">//               PLL_USB, and at what security/privilege levels they can do so.</span></div>
<div class="line"><a id="l04332" name="l04332"></a><span class="lineno"> 4332</span><span class="comment">//</span></div>
<div class="line"><a id="l04333" name="l04333"></a><span class="lineno"> 4333</span><span class="comment">//               Defaults to Secure, Privileged processor or debug access only.</span></div>
<div class="line"><a id="l04334" name="l04334"></a><span class="lineno"> 4334</span><span class="comment">//</span></div>
<div class="line"><a id="l04335" name="l04335"></a><span class="lineno"> 4335</span><span class="comment">//               This register is writable only from a Secure, Privileged</span></div>
<div class="line"><a id="l04336" name="l04336"></a><span class="lineno"> 4336</span><span class="comment">//               processor or debugger, with the exception of the NSU bit, which</span></div>
<div class="line"><a id="l04337" name="l04337"></a><span class="lineno"> 4337</span><span class="comment">//               becomes Non-secure-Privileged-writable when the NSP bit is set.</span></div>
<div class="line"><a id="l04338" name="l04338"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a048b277a5a39c45efc31fd30c07a97f3"> 4338</a></span><span class="preprocessor">#define ACCESSCTRL_PLL_USB_OFFSET _u(0x000000d0)</span></div>
<div class="line"><a id="l04339" name="l04339"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a2603d077b1062bd5b9234a04c33b5003"> 4339</a></span><span class="preprocessor">#define ACCESSCTRL_PLL_USB_BITS   _u(0x000000ff)</span></div>
<div class="line"><a id="l04340" name="l04340"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a68e08b0364d65f8cd2f088b3bf7ce3d7"> 4340</a></span><span class="preprocessor">#define ACCESSCTRL_PLL_USB_RESET  _u(0x000000b8)</span></div>
<div class="line"><a id="l04341" name="l04341"></a><span class="lineno"> 4341</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l04342" name="l04342"></a><span class="lineno"> 4342</span><span class="comment">// Field       : ACCESSCTRL_PLL_USB_DBG</span></div>
<div class="line"><a id="l04343" name="l04343"></a><span class="lineno"> 4343</span><span class="comment">// Description : If 1, PLL_USB can be accessed by the debugger, at</span></div>
<div class="line"><a id="l04344" name="l04344"></a><span class="lineno"> 4344</span><span class="comment">//               security/privilege levels permitted by SP/NSP/SU/NSU in this</span></div>
<div class="line"><a id="l04345" name="l04345"></a><span class="lineno"> 4345</span><span class="comment">//               register.</span></div>
<div class="line"><a id="l04346" name="l04346"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#aac67f8765bd83e79d25816aac75ffcb4"> 4346</a></span><span class="preprocessor">#define ACCESSCTRL_PLL_USB_DBG_RESET  _u(0x1)</span></div>
<div class="line"><a id="l04347" name="l04347"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a63ae61efa90af795804c4cc46d76737c"> 4347</a></span><span class="preprocessor">#define ACCESSCTRL_PLL_USB_DBG_BITS   _u(0x00000080)</span></div>
<div class="line"><a id="l04348" name="l04348"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a257da7b95c43e8974d9eaf2a6269989d"> 4348</a></span><span class="preprocessor">#define ACCESSCTRL_PLL_USB_DBG_MSB    _u(7)</span></div>
<div class="line"><a id="l04349" name="l04349"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a31cf4bf2c3595168ce44c2a50e909ad3"> 4349</a></span><span class="preprocessor">#define ACCESSCTRL_PLL_USB_DBG_LSB    _u(7)</span></div>
<div class="line"><a id="l04350" name="l04350"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#ac98defbc4c880f8e33ad51653e465898"> 4350</a></span><span class="preprocessor">#define ACCESSCTRL_PLL_USB_DBG_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l04351" name="l04351"></a><span class="lineno"> 4351</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l04352" name="l04352"></a><span class="lineno"> 4352</span><span class="comment">// Field       : ACCESSCTRL_PLL_USB_DMA</span></div>
<div class="line"><a id="l04353" name="l04353"></a><span class="lineno"> 4353</span><span class="comment">// Description : If 1, PLL_USB can be accessed by the DMA, at security/privilege</span></div>
<div class="line"><a id="l04354" name="l04354"></a><span class="lineno"> 4354</span><span class="comment">//               levels permitted by SP/NSP/SU/NSU in this register.</span></div>
<div class="line"><a id="l04355" name="l04355"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a78ccd4ee90364fd8184ca69d0d792df6"> 4355</a></span><span class="preprocessor">#define ACCESSCTRL_PLL_USB_DMA_RESET  _u(0x0)</span></div>
<div class="line"><a id="l04356" name="l04356"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a69607c9ac1d168c3bc53ca6dd408ce52"> 4356</a></span><span class="preprocessor">#define ACCESSCTRL_PLL_USB_DMA_BITS   _u(0x00000040)</span></div>
<div class="line"><a id="l04357" name="l04357"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a6a3345e6f298d17880cf087664c81ce1"> 4357</a></span><span class="preprocessor">#define ACCESSCTRL_PLL_USB_DMA_MSB    _u(6)</span></div>
<div class="line"><a id="l04358" name="l04358"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a4e82d15f822185068096854af7ab455e"> 4358</a></span><span class="preprocessor">#define ACCESSCTRL_PLL_USB_DMA_LSB    _u(6)</span></div>
<div class="line"><a id="l04359" name="l04359"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a3b281ff14af1c8e66831bf3b3e4ca1dc"> 4359</a></span><span class="preprocessor">#define ACCESSCTRL_PLL_USB_DMA_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l04360" name="l04360"></a><span class="lineno"> 4360</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l04361" name="l04361"></a><span class="lineno"> 4361</span><span class="comment">// Field       : ACCESSCTRL_PLL_USB_CORE1</span></div>
<div class="line"><a id="l04362" name="l04362"></a><span class="lineno"> 4362</span><span class="comment">// Description : If 1, PLL_USB can be accessed by core 1, at security/privilege</span></div>
<div class="line"><a id="l04363" name="l04363"></a><span class="lineno"> 4363</span><span class="comment">//               levels permitted by SP/NSP/SU/NSU in this register.</span></div>
<div class="line"><a id="l04364" name="l04364"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a1da467e400e74a7685f7a2de08caea47"> 4364</a></span><span class="preprocessor">#define ACCESSCTRL_PLL_USB_CORE1_RESET  _u(0x1)</span></div>
<div class="line"><a id="l04365" name="l04365"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a9f2e43927fedb7c7faaa4c9b3f29393e"> 4365</a></span><span class="preprocessor">#define ACCESSCTRL_PLL_USB_CORE1_BITS   _u(0x00000020)</span></div>
<div class="line"><a id="l04366" name="l04366"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a10c3759fc593fcbf6bc11b1d017c0700"> 4366</a></span><span class="preprocessor">#define ACCESSCTRL_PLL_USB_CORE1_MSB    _u(5)</span></div>
<div class="line"><a id="l04367" name="l04367"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a7ef09a2a513617f38be55feeaac2d0fc"> 4367</a></span><span class="preprocessor">#define ACCESSCTRL_PLL_USB_CORE1_LSB    _u(5)</span></div>
<div class="line"><a id="l04368" name="l04368"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a1703a65989a371ad57adb72ff30d7aa8"> 4368</a></span><span class="preprocessor">#define ACCESSCTRL_PLL_USB_CORE1_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l04369" name="l04369"></a><span class="lineno"> 4369</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l04370" name="l04370"></a><span class="lineno"> 4370</span><span class="comment">// Field       : ACCESSCTRL_PLL_USB_CORE0</span></div>
<div class="line"><a id="l04371" name="l04371"></a><span class="lineno"> 4371</span><span class="comment">// Description : If 1, PLL_USB can be accessed by core 0, at security/privilege</span></div>
<div class="line"><a id="l04372" name="l04372"></a><span class="lineno"> 4372</span><span class="comment">//               levels permitted by SP/NSP/SU/NSU in this register.</span></div>
<div class="line"><a id="l04373" name="l04373"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#abba8d54b05b82d99fb87553826cf4b7e"> 4373</a></span><span class="preprocessor">#define ACCESSCTRL_PLL_USB_CORE0_RESET  _u(0x1)</span></div>
<div class="line"><a id="l04374" name="l04374"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a644f81674ca34962260c859abbe28da2"> 4374</a></span><span class="preprocessor">#define ACCESSCTRL_PLL_USB_CORE0_BITS   _u(0x00000010)</span></div>
<div class="line"><a id="l04375" name="l04375"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#aa72d8e8669ea1a5084a27a9e767d67c8"> 4375</a></span><span class="preprocessor">#define ACCESSCTRL_PLL_USB_CORE0_MSB    _u(4)</span></div>
<div class="line"><a id="l04376" name="l04376"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a171ad567b304e0ef2f23a72abe2e7e7c"> 4376</a></span><span class="preprocessor">#define ACCESSCTRL_PLL_USB_CORE0_LSB    _u(4)</span></div>
<div class="line"><a id="l04377" name="l04377"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a3d213397cac2b7669f1493b795b4ed4c"> 4377</a></span><span class="preprocessor">#define ACCESSCTRL_PLL_USB_CORE0_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l04378" name="l04378"></a><span class="lineno"> 4378</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l04379" name="l04379"></a><span class="lineno"> 4379</span><span class="comment">// Field       : ACCESSCTRL_PLL_USB_SP</span></div>
<div class="line"><a id="l04380" name="l04380"></a><span class="lineno"> 4380</span><span class="comment">// Description : If 1, PLL_USB can be accessed from a Secure, Privileged</span></div>
<div class="line"><a id="l04381" name="l04381"></a><span class="lineno"> 4381</span><span class="comment">//               context.</span></div>
<div class="line"><a id="l04382" name="l04382"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#aa2fd7d7ea0bfc85a01176e7471b6796b"> 4382</a></span><span class="preprocessor">#define ACCESSCTRL_PLL_USB_SP_RESET  _u(0x1)</span></div>
<div class="line"><a id="l04383" name="l04383"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a1281ef2b4d29ca2c699a937d0dec7392"> 4383</a></span><span class="preprocessor">#define ACCESSCTRL_PLL_USB_SP_BITS   _u(0x00000008)</span></div>
<div class="line"><a id="l04384" name="l04384"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a33e1b1782ee38570a6cdc8bdb6d616ee"> 4384</a></span><span class="preprocessor">#define ACCESSCTRL_PLL_USB_SP_MSB    _u(3)</span></div>
<div class="line"><a id="l04385" name="l04385"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a970a80d1d3e0d9df059768cad1b63d96"> 4385</a></span><span class="preprocessor">#define ACCESSCTRL_PLL_USB_SP_LSB    _u(3)</span></div>
<div class="line"><a id="l04386" name="l04386"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a8c83e55f2b87c065a4de5a03bc7d7871"> 4386</a></span><span class="preprocessor">#define ACCESSCTRL_PLL_USB_SP_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l04387" name="l04387"></a><span class="lineno"> 4387</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l04388" name="l04388"></a><span class="lineno"> 4388</span><span class="comment">// Field       : ACCESSCTRL_PLL_USB_SU</span></div>
<div class="line"><a id="l04389" name="l04389"></a><span class="lineno"> 4389</span><span class="comment">// Description : If 1, and SP is also set, PLL_USB can be accessed from a</span></div>
<div class="line"><a id="l04390" name="l04390"></a><span class="lineno"> 4390</span><span class="comment">//               Secure, Unprivileged context.</span></div>
<div class="line"><a id="l04391" name="l04391"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a7218a7ed1e32039124298977f8e6539a"> 4391</a></span><span class="preprocessor">#define ACCESSCTRL_PLL_USB_SU_RESET  _u(0x0)</span></div>
<div class="line"><a id="l04392" name="l04392"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a199146d675113998ff1ed3ceff808659"> 4392</a></span><span class="preprocessor">#define ACCESSCTRL_PLL_USB_SU_BITS   _u(0x00000004)</span></div>
<div class="line"><a id="l04393" name="l04393"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a9a71fe39e5c4cc3fe5422520b537a311"> 4393</a></span><span class="preprocessor">#define ACCESSCTRL_PLL_USB_SU_MSB    _u(2)</span></div>
<div class="line"><a id="l04394" name="l04394"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#ab91a648db5e55f0e258e348263174cff"> 4394</a></span><span class="preprocessor">#define ACCESSCTRL_PLL_USB_SU_LSB    _u(2)</span></div>
<div class="line"><a id="l04395" name="l04395"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#adcfc3e85a8b2621b07686f139b9dedab"> 4395</a></span><span class="preprocessor">#define ACCESSCTRL_PLL_USB_SU_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l04396" name="l04396"></a><span class="lineno"> 4396</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l04397" name="l04397"></a><span class="lineno"> 4397</span><span class="comment">// Field       : ACCESSCTRL_PLL_USB_NSP</span></div>
<div class="line"><a id="l04398" name="l04398"></a><span class="lineno"> 4398</span><span class="comment">// Description : If 1, PLL_USB can be accessed from a Non-secure, Privileged</span></div>
<div class="line"><a id="l04399" name="l04399"></a><span class="lineno"> 4399</span><span class="comment">//               context.</span></div>
<div class="line"><a id="l04400" name="l04400"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#ac14807279e3ad877e28cf4cbb90090b7"> 4400</a></span><span class="preprocessor">#define ACCESSCTRL_PLL_USB_NSP_RESET  _u(0x0)</span></div>
<div class="line"><a id="l04401" name="l04401"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a1627a35fd2d63bbb95e69592faa72a7d"> 4401</a></span><span class="preprocessor">#define ACCESSCTRL_PLL_USB_NSP_BITS   _u(0x00000002)</span></div>
<div class="line"><a id="l04402" name="l04402"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a6abf1b189d61574753aa23235b7a26de"> 4402</a></span><span class="preprocessor">#define ACCESSCTRL_PLL_USB_NSP_MSB    _u(1)</span></div>
<div class="line"><a id="l04403" name="l04403"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a38465e0845175250f63d60624f9fd1f4"> 4403</a></span><span class="preprocessor">#define ACCESSCTRL_PLL_USB_NSP_LSB    _u(1)</span></div>
<div class="line"><a id="l04404" name="l04404"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a3df48f9d5ba5a12be81d1c980ca30093"> 4404</a></span><span class="preprocessor">#define ACCESSCTRL_PLL_USB_NSP_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l04405" name="l04405"></a><span class="lineno"> 4405</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l04406" name="l04406"></a><span class="lineno"> 4406</span><span class="comment">// Field       : ACCESSCTRL_PLL_USB_NSU</span></div>
<div class="line"><a id="l04407" name="l04407"></a><span class="lineno"> 4407</span><span class="comment">// Description : If 1, and NSP is also set, PLL_USB can be accessed from a Non-</span></div>
<div class="line"><a id="l04408" name="l04408"></a><span class="lineno"> 4408</span><span class="comment">//               secure, Unprivileged context.</span></div>
<div class="line"><a id="l04409" name="l04409"></a><span class="lineno"> 4409</span><span class="comment">//</span></div>
<div class="line"><a id="l04410" name="l04410"></a><span class="lineno"> 4410</span><span class="comment">//               This bit is writable from a Non-secure, Privileged context, if</span></div>
<div class="line"><a id="l04411" name="l04411"></a><span class="lineno"> 4411</span><span class="comment">//               and only if the NSP bit is set.</span></div>
<div class="line"><a id="l04412" name="l04412"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#ab99b5910105bfee17005f817001e7cf8"> 4412</a></span><span class="preprocessor">#define ACCESSCTRL_PLL_USB_NSU_RESET  _u(0x0)</span></div>
<div class="line"><a id="l04413" name="l04413"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a99481b47fb3c32828a40f3c7496d042e"> 4413</a></span><span class="preprocessor">#define ACCESSCTRL_PLL_USB_NSU_BITS   _u(0x00000001)</span></div>
<div class="line"><a id="l04414" name="l04414"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#aec4d420b09f7e53a62a2bb679c4846e9"> 4414</a></span><span class="preprocessor">#define ACCESSCTRL_PLL_USB_NSU_MSB    _u(0)</span></div>
<div class="line"><a id="l04415" name="l04415"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a19bb14d1ce3fe9cdc7157f9424fdccc5"> 4415</a></span><span class="preprocessor">#define ACCESSCTRL_PLL_USB_NSU_LSB    _u(0)</span></div>
<div class="line"><a id="l04416" name="l04416"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#ad2a4f28fa707de11bfdc8b9d769ec9de"> 4416</a></span><span class="preprocessor">#define ACCESSCTRL_PLL_USB_NSU_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l04417" name="l04417"></a><span class="lineno"> 4417</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l04418" name="l04418"></a><span class="lineno"> 4418</span><span class="comment">// Register    : ACCESSCTRL_TICKS</span></div>
<div class="line"><a id="l04419" name="l04419"></a><span class="lineno"> 4419</span><span class="comment">// Description : Control whether debugger, DMA, core 0 and core 1 can access</span></div>
<div class="line"><a id="l04420" name="l04420"></a><span class="lineno"> 4420</span><span class="comment">//               TICKS, and at what security/privilege levels they can do so.</span></div>
<div class="line"><a id="l04421" name="l04421"></a><span class="lineno"> 4421</span><span class="comment">//</span></div>
<div class="line"><a id="l04422" name="l04422"></a><span class="lineno"> 4422</span><span class="comment">//               Defaults to Secure, Privileged processor or debug access only.</span></div>
<div class="line"><a id="l04423" name="l04423"></a><span class="lineno"> 4423</span><span class="comment">//</span></div>
<div class="line"><a id="l04424" name="l04424"></a><span class="lineno"> 4424</span><span class="comment">//               This register is writable only from a Secure, Privileged</span></div>
<div class="line"><a id="l04425" name="l04425"></a><span class="lineno"> 4425</span><span class="comment">//               processor or debugger, with the exception of the NSU bit, which</span></div>
<div class="line"><a id="l04426" name="l04426"></a><span class="lineno"> 4426</span><span class="comment">//               becomes Non-secure-Privileged-writable when the NSP bit is set.</span></div>
<div class="line"><a id="l04427" name="l04427"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a93e72049a328be0c17f75aebbe347546"> 4427</a></span><span class="preprocessor">#define ACCESSCTRL_TICKS_OFFSET _u(0x000000d4)</span></div>
<div class="line"><a id="l04428" name="l04428"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#af77c87ce94b80165a16e19e3b7be62e1"> 4428</a></span><span class="preprocessor">#define ACCESSCTRL_TICKS_BITS   _u(0x000000ff)</span></div>
<div class="line"><a id="l04429" name="l04429"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a254971c9789b22901a8cd9c9f765ed1c"> 4429</a></span><span class="preprocessor">#define ACCESSCTRL_TICKS_RESET  _u(0x000000b8)</span></div>
<div class="line"><a id="l04430" name="l04430"></a><span class="lineno"> 4430</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l04431" name="l04431"></a><span class="lineno"> 4431</span><span class="comment">// Field       : ACCESSCTRL_TICKS_DBG</span></div>
<div class="line"><a id="l04432" name="l04432"></a><span class="lineno"> 4432</span><span class="comment">// Description : If 1, TICKS can be accessed by the debugger, at</span></div>
<div class="line"><a id="l04433" name="l04433"></a><span class="lineno"> 4433</span><span class="comment">//               security/privilege levels permitted by SP/NSP/SU/NSU in this</span></div>
<div class="line"><a id="l04434" name="l04434"></a><span class="lineno"> 4434</span><span class="comment">//               register.</span></div>
<div class="line"><a id="l04435" name="l04435"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#ae6793a8a5fed6df06c4eeed9540de999"> 4435</a></span><span class="preprocessor">#define ACCESSCTRL_TICKS_DBG_RESET  _u(0x1)</span></div>
<div class="line"><a id="l04436" name="l04436"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a672a8180da409ee99353aa63061393e6"> 4436</a></span><span class="preprocessor">#define ACCESSCTRL_TICKS_DBG_BITS   _u(0x00000080)</span></div>
<div class="line"><a id="l04437" name="l04437"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a14100af63a3101a5a4304650e9e59ef8"> 4437</a></span><span class="preprocessor">#define ACCESSCTRL_TICKS_DBG_MSB    _u(7)</span></div>
<div class="line"><a id="l04438" name="l04438"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#abb30ea41f060bda7183cdd6a90e5ff4a"> 4438</a></span><span class="preprocessor">#define ACCESSCTRL_TICKS_DBG_LSB    _u(7)</span></div>
<div class="line"><a id="l04439" name="l04439"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a687e5b29922f6bd69ac87f91020a99b0"> 4439</a></span><span class="preprocessor">#define ACCESSCTRL_TICKS_DBG_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l04440" name="l04440"></a><span class="lineno"> 4440</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l04441" name="l04441"></a><span class="lineno"> 4441</span><span class="comment">// Field       : ACCESSCTRL_TICKS_DMA</span></div>
<div class="line"><a id="l04442" name="l04442"></a><span class="lineno"> 4442</span><span class="comment">// Description : If 1, TICKS can be accessed by the DMA, at security/privilege</span></div>
<div class="line"><a id="l04443" name="l04443"></a><span class="lineno"> 4443</span><span class="comment">//               levels permitted by SP/NSP/SU/NSU in this register.</span></div>
<div class="line"><a id="l04444" name="l04444"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#af82f17eee7eba095cc8e879f13254fdd"> 4444</a></span><span class="preprocessor">#define ACCESSCTRL_TICKS_DMA_RESET  _u(0x0)</span></div>
<div class="line"><a id="l04445" name="l04445"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a3d563be120b2d481312f3fbfc47cecb1"> 4445</a></span><span class="preprocessor">#define ACCESSCTRL_TICKS_DMA_BITS   _u(0x00000040)</span></div>
<div class="line"><a id="l04446" name="l04446"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a2bcc474e4f97c5ead0d95038f1da77ef"> 4446</a></span><span class="preprocessor">#define ACCESSCTRL_TICKS_DMA_MSB    _u(6)</span></div>
<div class="line"><a id="l04447" name="l04447"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#ae3104f5e5101a59b0c9b75ec154904c4"> 4447</a></span><span class="preprocessor">#define ACCESSCTRL_TICKS_DMA_LSB    _u(6)</span></div>
<div class="line"><a id="l04448" name="l04448"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a5b18bdf892a68cec8609168e94e6ccad"> 4448</a></span><span class="preprocessor">#define ACCESSCTRL_TICKS_DMA_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l04449" name="l04449"></a><span class="lineno"> 4449</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l04450" name="l04450"></a><span class="lineno"> 4450</span><span class="comment">// Field       : ACCESSCTRL_TICKS_CORE1</span></div>
<div class="line"><a id="l04451" name="l04451"></a><span class="lineno"> 4451</span><span class="comment">// Description : If 1, TICKS can be accessed by core 1, at security/privilege</span></div>
<div class="line"><a id="l04452" name="l04452"></a><span class="lineno"> 4452</span><span class="comment">//               levels permitted by SP/NSP/SU/NSU in this register.</span></div>
<div class="line"><a id="l04453" name="l04453"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a56823e4371edd09bb18cb20a9e92d8ce"> 4453</a></span><span class="preprocessor">#define ACCESSCTRL_TICKS_CORE1_RESET  _u(0x1)</span></div>
<div class="line"><a id="l04454" name="l04454"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#aeab326dd1ff0cb487814822e72a5c9a5"> 4454</a></span><span class="preprocessor">#define ACCESSCTRL_TICKS_CORE1_BITS   _u(0x00000020)</span></div>
<div class="line"><a id="l04455" name="l04455"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a41956599525fd423837034803e1177fb"> 4455</a></span><span class="preprocessor">#define ACCESSCTRL_TICKS_CORE1_MSB    _u(5)</span></div>
<div class="line"><a id="l04456" name="l04456"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a7c187b3af0a748d7f979651ef14d00a5"> 4456</a></span><span class="preprocessor">#define ACCESSCTRL_TICKS_CORE1_LSB    _u(5)</span></div>
<div class="line"><a id="l04457" name="l04457"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a74ecda19bfb7a4faf826fb2ea99fa27b"> 4457</a></span><span class="preprocessor">#define ACCESSCTRL_TICKS_CORE1_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l04458" name="l04458"></a><span class="lineno"> 4458</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l04459" name="l04459"></a><span class="lineno"> 4459</span><span class="comment">// Field       : ACCESSCTRL_TICKS_CORE0</span></div>
<div class="line"><a id="l04460" name="l04460"></a><span class="lineno"> 4460</span><span class="comment">// Description : If 1, TICKS can be accessed by core 0, at security/privilege</span></div>
<div class="line"><a id="l04461" name="l04461"></a><span class="lineno"> 4461</span><span class="comment">//               levels permitted by SP/NSP/SU/NSU in this register.</span></div>
<div class="line"><a id="l04462" name="l04462"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a773a28a9145f24b82fe867950e1992ba"> 4462</a></span><span class="preprocessor">#define ACCESSCTRL_TICKS_CORE0_RESET  _u(0x1)</span></div>
<div class="line"><a id="l04463" name="l04463"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#aad05fa40dba2dca4227f6570f32c4686"> 4463</a></span><span class="preprocessor">#define ACCESSCTRL_TICKS_CORE0_BITS   _u(0x00000010)</span></div>
<div class="line"><a id="l04464" name="l04464"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#ab257036884b7af01d926ab8809f89032"> 4464</a></span><span class="preprocessor">#define ACCESSCTRL_TICKS_CORE0_MSB    _u(4)</span></div>
<div class="line"><a id="l04465" name="l04465"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#aad3d3d7624cea5bf71d83ad1b866982c"> 4465</a></span><span class="preprocessor">#define ACCESSCTRL_TICKS_CORE0_LSB    _u(4)</span></div>
<div class="line"><a id="l04466" name="l04466"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a28249edf5a2f9daa7aa1cbaa04d9849e"> 4466</a></span><span class="preprocessor">#define ACCESSCTRL_TICKS_CORE0_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l04467" name="l04467"></a><span class="lineno"> 4467</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l04468" name="l04468"></a><span class="lineno"> 4468</span><span class="comment">// Field       : ACCESSCTRL_TICKS_SP</span></div>
<div class="line"><a id="l04469" name="l04469"></a><span class="lineno"> 4469</span><span class="comment">// Description : If 1, TICKS can be accessed from a Secure, Privileged context.</span></div>
<div class="line"><a id="l04470" name="l04470"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#aa27d9be3ce62b50126d8c918aeb022df"> 4470</a></span><span class="preprocessor">#define ACCESSCTRL_TICKS_SP_RESET  _u(0x1)</span></div>
<div class="line"><a id="l04471" name="l04471"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#ad7d3595f5a6e86f6bcb9bf72b65b4df7"> 4471</a></span><span class="preprocessor">#define ACCESSCTRL_TICKS_SP_BITS   _u(0x00000008)</span></div>
<div class="line"><a id="l04472" name="l04472"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a45bb4ad6b32985c30bae5714264e39e2"> 4472</a></span><span class="preprocessor">#define ACCESSCTRL_TICKS_SP_MSB    _u(3)</span></div>
<div class="line"><a id="l04473" name="l04473"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a760262857125b987b92755bf4aa88d67"> 4473</a></span><span class="preprocessor">#define ACCESSCTRL_TICKS_SP_LSB    _u(3)</span></div>
<div class="line"><a id="l04474" name="l04474"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a72c996dc08b4f106a43cbab75daf1a32"> 4474</a></span><span class="preprocessor">#define ACCESSCTRL_TICKS_SP_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l04475" name="l04475"></a><span class="lineno"> 4475</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l04476" name="l04476"></a><span class="lineno"> 4476</span><span class="comment">// Field       : ACCESSCTRL_TICKS_SU</span></div>
<div class="line"><a id="l04477" name="l04477"></a><span class="lineno"> 4477</span><span class="comment">// Description : If 1, and SP is also set, TICKS can be accessed from a Secure,</span></div>
<div class="line"><a id="l04478" name="l04478"></a><span class="lineno"> 4478</span><span class="comment">//               Unprivileged context.</span></div>
<div class="line"><a id="l04479" name="l04479"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a2d5590a2b74cc790881457184e691e5e"> 4479</a></span><span class="preprocessor">#define ACCESSCTRL_TICKS_SU_RESET  _u(0x0)</span></div>
<div class="line"><a id="l04480" name="l04480"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#aa798efb0f07446136d96e29edd5ab9a3"> 4480</a></span><span class="preprocessor">#define ACCESSCTRL_TICKS_SU_BITS   _u(0x00000004)</span></div>
<div class="line"><a id="l04481" name="l04481"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#ac8cfb1688439d4f0d1e54fea95833330"> 4481</a></span><span class="preprocessor">#define ACCESSCTRL_TICKS_SU_MSB    _u(2)</span></div>
<div class="line"><a id="l04482" name="l04482"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a360b3b9e0650d1ec8589d099ef943106"> 4482</a></span><span class="preprocessor">#define ACCESSCTRL_TICKS_SU_LSB    _u(2)</span></div>
<div class="line"><a id="l04483" name="l04483"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#af7a01748d24d68308050314615ae8da7"> 4483</a></span><span class="preprocessor">#define ACCESSCTRL_TICKS_SU_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l04484" name="l04484"></a><span class="lineno"> 4484</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l04485" name="l04485"></a><span class="lineno"> 4485</span><span class="comment">// Field       : ACCESSCTRL_TICKS_NSP</span></div>
<div class="line"><a id="l04486" name="l04486"></a><span class="lineno"> 4486</span><span class="comment">// Description : If 1, TICKS can be accessed from a Non-secure, Privileged</span></div>
<div class="line"><a id="l04487" name="l04487"></a><span class="lineno"> 4487</span><span class="comment">//               context.</span></div>
<div class="line"><a id="l04488" name="l04488"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#afc3ca65e22f4aba63d77f37f1b951014"> 4488</a></span><span class="preprocessor">#define ACCESSCTRL_TICKS_NSP_RESET  _u(0x0)</span></div>
<div class="line"><a id="l04489" name="l04489"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#ae6c446aba6936a3a794c9b8ff32d5ba4"> 4489</a></span><span class="preprocessor">#define ACCESSCTRL_TICKS_NSP_BITS   _u(0x00000002)</span></div>
<div class="line"><a id="l04490" name="l04490"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a5f1e51958a48830626713d97b614ca50"> 4490</a></span><span class="preprocessor">#define ACCESSCTRL_TICKS_NSP_MSB    _u(1)</span></div>
<div class="line"><a id="l04491" name="l04491"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a0eae30e3f5406a35db1dfb6f9422cc2b"> 4491</a></span><span class="preprocessor">#define ACCESSCTRL_TICKS_NSP_LSB    _u(1)</span></div>
<div class="line"><a id="l04492" name="l04492"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a33ddfd358ccaa1fa7daf039f2dc5d6c9"> 4492</a></span><span class="preprocessor">#define ACCESSCTRL_TICKS_NSP_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l04493" name="l04493"></a><span class="lineno"> 4493</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l04494" name="l04494"></a><span class="lineno"> 4494</span><span class="comment">// Field       : ACCESSCTRL_TICKS_NSU</span></div>
<div class="line"><a id="l04495" name="l04495"></a><span class="lineno"> 4495</span><span class="comment">// Description : If 1, and NSP is also set, TICKS can be accessed from a Non-</span></div>
<div class="line"><a id="l04496" name="l04496"></a><span class="lineno"> 4496</span><span class="comment">//               secure, Unprivileged context.</span></div>
<div class="line"><a id="l04497" name="l04497"></a><span class="lineno"> 4497</span><span class="comment">//</span></div>
<div class="line"><a id="l04498" name="l04498"></a><span class="lineno"> 4498</span><span class="comment">//               This bit is writable from a Non-secure, Privileged context, if</span></div>
<div class="line"><a id="l04499" name="l04499"></a><span class="lineno"> 4499</span><span class="comment">//               and only if the NSP bit is set.</span></div>
<div class="line"><a id="l04500" name="l04500"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a4a7ac0c520dcdf7fb986e4eb3d1802a1"> 4500</a></span><span class="preprocessor">#define ACCESSCTRL_TICKS_NSU_RESET  _u(0x0)</span></div>
<div class="line"><a id="l04501" name="l04501"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#acb1a88101a0ce3da7c32129bde811f86"> 4501</a></span><span class="preprocessor">#define ACCESSCTRL_TICKS_NSU_BITS   _u(0x00000001)</span></div>
<div class="line"><a id="l04502" name="l04502"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a7ac66458b69ef7c23448bc85ad3c4894"> 4502</a></span><span class="preprocessor">#define ACCESSCTRL_TICKS_NSU_MSB    _u(0)</span></div>
<div class="line"><a id="l04503" name="l04503"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#af78c841085f2513a1337dc27dcd0acfc"> 4503</a></span><span class="preprocessor">#define ACCESSCTRL_TICKS_NSU_LSB    _u(0)</span></div>
<div class="line"><a id="l04504" name="l04504"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a33b85978c5dcd4aa49bab7daed35dd18"> 4504</a></span><span class="preprocessor">#define ACCESSCTRL_TICKS_NSU_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l04505" name="l04505"></a><span class="lineno"> 4505</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l04506" name="l04506"></a><span class="lineno"> 4506</span><span class="comment">// Register    : ACCESSCTRL_WATCHDOG</span></div>
<div class="line"><a id="l04507" name="l04507"></a><span class="lineno"> 4507</span><span class="comment">// Description : Control whether debugger, DMA, core 0 and core 1 can access</span></div>
<div class="line"><a id="l04508" name="l04508"></a><span class="lineno"> 4508</span><span class="comment">//               WATCHDOG, and at what security/privilege levels they can do so.</span></div>
<div class="line"><a id="l04509" name="l04509"></a><span class="lineno"> 4509</span><span class="comment">//</span></div>
<div class="line"><a id="l04510" name="l04510"></a><span class="lineno"> 4510</span><span class="comment">//               Defaults to Secure, Privileged processor or debug access only.</span></div>
<div class="line"><a id="l04511" name="l04511"></a><span class="lineno"> 4511</span><span class="comment">//</span></div>
<div class="line"><a id="l04512" name="l04512"></a><span class="lineno"> 4512</span><span class="comment">//               This register is writable only from a Secure, Privileged</span></div>
<div class="line"><a id="l04513" name="l04513"></a><span class="lineno"> 4513</span><span class="comment">//               processor or debugger, with the exception of the NSU bit, which</span></div>
<div class="line"><a id="l04514" name="l04514"></a><span class="lineno"> 4514</span><span class="comment">//               becomes Non-secure-Privileged-writable when the NSP bit is set.</span></div>
<div class="line"><a id="l04515" name="l04515"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#aaa0dd46f6b150c86ac19bdcda0d583d4"> 4515</a></span><span class="preprocessor">#define ACCESSCTRL_WATCHDOG_OFFSET _u(0x000000d8)</span></div>
<div class="line"><a id="l04516" name="l04516"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a9d829dbf4c6f9fe9150896072e410c18"> 4516</a></span><span class="preprocessor">#define ACCESSCTRL_WATCHDOG_BITS   _u(0x000000ff)</span></div>
<div class="line"><a id="l04517" name="l04517"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#aa9beba33f1c26140dd51660061ba4a2f"> 4517</a></span><span class="preprocessor">#define ACCESSCTRL_WATCHDOG_RESET  _u(0x000000b8)</span></div>
<div class="line"><a id="l04518" name="l04518"></a><span class="lineno"> 4518</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l04519" name="l04519"></a><span class="lineno"> 4519</span><span class="comment">// Field       : ACCESSCTRL_WATCHDOG_DBG</span></div>
<div class="line"><a id="l04520" name="l04520"></a><span class="lineno"> 4520</span><span class="comment">// Description : If 1, WATCHDOG can be accessed by the debugger, at</span></div>
<div class="line"><a id="l04521" name="l04521"></a><span class="lineno"> 4521</span><span class="comment">//               security/privilege levels permitted by SP/NSP/SU/NSU in this</span></div>
<div class="line"><a id="l04522" name="l04522"></a><span class="lineno"> 4522</span><span class="comment">//               register.</span></div>
<div class="line"><a id="l04523" name="l04523"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#ae6d1c42acbd75e98f72c5b3db7c3751c"> 4523</a></span><span class="preprocessor">#define ACCESSCTRL_WATCHDOG_DBG_RESET  _u(0x1)</span></div>
<div class="line"><a id="l04524" name="l04524"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a88e021803980195b28e29e8ecd6617d2"> 4524</a></span><span class="preprocessor">#define ACCESSCTRL_WATCHDOG_DBG_BITS   _u(0x00000080)</span></div>
<div class="line"><a id="l04525" name="l04525"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#aef043bc2cdd13c9a98f74a6f06491245"> 4525</a></span><span class="preprocessor">#define ACCESSCTRL_WATCHDOG_DBG_MSB    _u(7)</span></div>
<div class="line"><a id="l04526" name="l04526"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a830942690608a73b67590a19ddf9405e"> 4526</a></span><span class="preprocessor">#define ACCESSCTRL_WATCHDOG_DBG_LSB    _u(7)</span></div>
<div class="line"><a id="l04527" name="l04527"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#adacc609c040a69ce1e2f482bd6c243a4"> 4527</a></span><span class="preprocessor">#define ACCESSCTRL_WATCHDOG_DBG_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l04528" name="l04528"></a><span class="lineno"> 4528</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l04529" name="l04529"></a><span class="lineno"> 4529</span><span class="comment">// Field       : ACCESSCTRL_WATCHDOG_DMA</span></div>
<div class="line"><a id="l04530" name="l04530"></a><span class="lineno"> 4530</span><span class="comment">// Description : If 1, WATCHDOG can be accessed by the DMA, at</span></div>
<div class="line"><a id="l04531" name="l04531"></a><span class="lineno"> 4531</span><span class="comment">//               security/privilege levels permitted by SP/NSP/SU/NSU in this</span></div>
<div class="line"><a id="l04532" name="l04532"></a><span class="lineno"> 4532</span><span class="comment">//               register.</span></div>
<div class="line"><a id="l04533" name="l04533"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a9be0e6164d1eca7e124e83749878cb13"> 4533</a></span><span class="preprocessor">#define ACCESSCTRL_WATCHDOG_DMA_RESET  _u(0x0)</span></div>
<div class="line"><a id="l04534" name="l04534"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#ad4c6acb64eeb32e34eb999644c5581a3"> 4534</a></span><span class="preprocessor">#define ACCESSCTRL_WATCHDOG_DMA_BITS   _u(0x00000040)</span></div>
<div class="line"><a id="l04535" name="l04535"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a798a30e65ed83ee9507c3ce1e027754d"> 4535</a></span><span class="preprocessor">#define ACCESSCTRL_WATCHDOG_DMA_MSB    _u(6)</span></div>
<div class="line"><a id="l04536" name="l04536"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#ae168c2f885ab435b05f76b16f07ceb93"> 4536</a></span><span class="preprocessor">#define ACCESSCTRL_WATCHDOG_DMA_LSB    _u(6)</span></div>
<div class="line"><a id="l04537" name="l04537"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#af8e92e8a3f71197d7ceed35917245c46"> 4537</a></span><span class="preprocessor">#define ACCESSCTRL_WATCHDOG_DMA_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l04538" name="l04538"></a><span class="lineno"> 4538</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l04539" name="l04539"></a><span class="lineno"> 4539</span><span class="comment">// Field       : ACCESSCTRL_WATCHDOG_CORE1</span></div>
<div class="line"><a id="l04540" name="l04540"></a><span class="lineno"> 4540</span><span class="comment">// Description : If 1, WATCHDOG can be accessed by core 1, at security/privilege</span></div>
<div class="line"><a id="l04541" name="l04541"></a><span class="lineno"> 4541</span><span class="comment">//               levels permitted by SP/NSP/SU/NSU in this register.</span></div>
<div class="line"><a id="l04542" name="l04542"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a554e12985bc04fe6d85446c24d12e1c4"> 4542</a></span><span class="preprocessor">#define ACCESSCTRL_WATCHDOG_CORE1_RESET  _u(0x1)</span></div>
<div class="line"><a id="l04543" name="l04543"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a89fe80acc6c793166e6dda928fe16185"> 4543</a></span><span class="preprocessor">#define ACCESSCTRL_WATCHDOG_CORE1_BITS   _u(0x00000020)</span></div>
<div class="line"><a id="l04544" name="l04544"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a95625acd455d546455620d07b66ab08b"> 4544</a></span><span class="preprocessor">#define ACCESSCTRL_WATCHDOG_CORE1_MSB    _u(5)</span></div>
<div class="line"><a id="l04545" name="l04545"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a70d1c1f008b3eddf8e88ceadc5d6df14"> 4545</a></span><span class="preprocessor">#define ACCESSCTRL_WATCHDOG_CORE1_LSB    _u(5)</span></div>
<div class="line"><a id="l04546" name="l04546"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a1d3988fcce3f4a9defc5db76e193e51a"> 4546</a></span><span class="preprocessor">#define ACCESSCTRL_WATCHDOG_CORE1_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l04547" name="l04547"></a><span class="lineno"> 4547</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l04548" name="l04548"></a><span class="lineno"> 4548</span><span class="comment">// Field       : ACCESSCTRL_WATCHDOG_CORE0</span></div>
<div class="line"><a id="l04549" name="l04549"></a><span class="lineno"> 4549</span><span class="comment">// Description : If 1, WATCHDOG can be accessed by core 0, at security/privilege</span></div>
<div class="line"><a id="l04550" name="l04550"></a><span class="lineno"> 4550</span><span class="comment">//               levels permitted by SP/NSP/SU/NSU in this register.</span></div>
<div class="line"><a id="l04551" name="l04551"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a8cfc2926d20e5f015db515bdda58fe59"> 4551</a></span><span class="preprocessor">#define ACCESSCTRL_WATCHDOG_CORE0_RESET  _u(0x1)</span></div>
<div class="line"><a id="l04552" name="l04552"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a79b72dd42591257632b10436dc3d87ec"> 4552</a></span><span class="preprocessor">#define ACCESSCTRL_WATCHDOG_CORE0_BITS   _u(0x00000010)</span></div>
<div class="line"><a id="l04553" name="l04553"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#ac7dc3efab2663da6ff2126243d39be3f"> 4553</a></span><span class="preprocessor">#define ACCESSCTRL_WATCHDOG_CORE0_MSB    _u(4)</span></div>
<div class="line"><a id="l04554" name="l04554"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a7061351267b0c77596f8ef3aa40970d1"> 4554</a></span><span class="preprocessor">#define ACCESSCTRL_WATCHDOG_CORE0_LSB    _u(4)</span></div>
<div class="line"><a id="l04555" name="l04555"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a05424e5b6eb5a6bb26f4e0c8a1fdeed0"> 4555</a></span><span class="preprocessor">#define ACCESSCTRL_WATCHDOG_CORE0_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l04556" name="l04556"></a><span class="lineno"> 4556</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l04557" name="l04557"></a><span class="lineno"> 4557</span><span class="comment">// Field       : ACCESSCTRL_WATCHDOG_SP</span></div>
<div class="line"><a id="l04558" name="l04558"></a><span class="lineno"> 4558</span><span class="comment">// Description : If 1, WATCHDOG can be accessed from a Secure, Privileged</span></div>
<div class="line"><a id="l04559" name="l04559"></a><span class="lineno"> 4559</span><span class="comment">//               context.</span></div>
<div class="line"><a id="l04560" name="l04560"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#af86c3d0f93f043da7c8969a35613c664"> 4560</a></span><span class="preprocessor">#define ACCESSCTRL_WATCHDOG_SP_RESET  _u(0x1)</span></div>
<div class="line"><a id="l04561" name="l04561"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a3b272b7e0190b158ee646c36ee0a751d"> 4561</a></span><span class="preprocessor">#define ACCESSCTRL_WATCHDOG_SP_BITS   _u(0x00000008)</span></div>
<div class="line"><a id="l04562" name="l04562"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#ad11bb5aa00459ba6533bb115b98ec0f1"> 4562</a></span><span class="preprocessor">#define ACCESSCTRL_WATCHDOG_SP_MSB    _u(3)</span></div>
<div class="line"><a id="l04563" name="l04563"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a58efa76784d493f6b7daf6317c405e8f"> 4563</a></span><span class="preprocessor">#define ACCESSCTRL_WATCHDOG_SP_LSB    _u(3)</span></div>
<div class="line"><a id="l04564" name="l04564"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a6a982dc24727edb3b630f37022f5713c"> 4564</a></span><span class="preprocessor">#define ACCESSCTRL_WATCHDOG_SP_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l04565" name="l04565"></a><span class="lineno"> 4565</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l04566" name="l04566"></a><span class="lineno"> 4566</span><span class="comment">// Field       : ACCESSCTRL_WATCHDOG_SU</span></div>
<div class="line"><a id="l04567" name="l04567"></a><span class="lineno"> 4567</span><span class="comment">// Description : If 1, and SP is also set, WATCHDOG can be accessed from a</span></div>
<div class="line"><a id="l04568" name="l04568"></a><span class="lineno"> 4568</span><span class="comment">//               Secure, Unprivileged context.</span></div>
<div class="line"><a id="l04569" name="l04569"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#aebf2f0de39b7223b4393e9d5aa89637f"> 4569</a></span><span class="preprocessor">#define ACCESSCTRL_WATCHDOG_SU_RESET  _u(0x0)</span></div>
<div class="line"><a id="l04570" name="l04570"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a12cc112f4287e696d247db264c7e7c2d"> 4570</a></span><span class="preprocessor">#define ACCESSCTRL_WATCHDOG_SU_BITS   _u(0x00000004)</span></div>
<div class="line"><a id="l04571" name="l04571"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a80e88bc245e24c564cc028d28d0008ec"> 4571</a></span><span class="preprocessor">#define ACCESSCTRL_WATCHDOG_SU_MSB    _u(2)</span></div>
<div class="line"><a id="l04572" name="l04572"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a81c5e51459489d142177d84451deb33e"> 4572</a></span><span class="preprocessor">#define ACCESSCTRL_WATCHDOG_SU_LSB    _u(2)</span></div>
<div class="line"><a id="l04573" name="l04573"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a66a19fbcfa5970414f59e6726e353941"> 4573</a></span><span class="preprocessor">#define ACCESSCTRL_WATCHDOG_SU_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l04574" name="l04574"></a><span class="lineno"> 4574</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l04575" name="l04575"></a><span class="lineno"> 4575</span><span class="comment">// Field       : ACCESSCTRL_WATCHDOG_NSP</span></div>
<div class="line"><a id="l04576" name="l04576"></a><span class="lineno"> 4576</span><span class="comment">// Description : If 1, WATCHDOG can be accessed from a Non-secure, Privileged</span></div>
<div class="line"><a id="l04577" name="l04577"></a><span class="lineno"> 4577</span><span class="comment">//               context.</span></div>
<div class="line"><a id="l04578" name="l04578"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#ab9df9b921c841a1287af0d9fbfc7b8a8"> 4578</a></span><span class="preprocessor">#define ACCESSCTRL_WATCHDOG_NSP_RESET  _u(0x0)</span></div>
<div class="line"><a id="l04579" name="l04579"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#ac5a405c21313549caacdb442a8e46232"> 4579</a></span><span class="preprocessor">#define ACCESSCTRL_WATCHDOG_NSP_BITS   _u(0x00000002)</span></div>
<div class="line"><a id="l04580" name="l04580"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a76785f6940ccfdbf50a6f19be36b2ff9"> 4580</a></span><span class="preprocessor">#define ACCESSCTRL_WATCHDOG_NSP_MSB    _u(1)</span></div>
<div class="line"><a id="l04581" name="l04581"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a6bc2697ffca98fb4300e1c7fcbda39af"> 4581</a></span><span class="preprocessor">#define ACCESSCTRL_WATCHDOG_NSP_LSB    _u(1)</span></div>
<div class="line"><a id="l04582" name="l04582"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#afe14103ba84545fe1e9fc13602f14569"> 4582</a></span><span class="preprocessor">#define ACCESSCTRL_WATCHDOG_NSP_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l04583" name="l04583"></a><span class="lineno"> 4583</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l04584" name="l04584"></a><span class="lineno"> 4584</span><span class="comment">// Field       : ACCESSCTRL_WATCHDOG_NSU</span></div>
<div class="line"><a id="l04585" name="l04585"></a><span class="lineno"> 4585</span><span class="comment">// Description : If 1, and NSP is also set, WATCHDOG can be accessed from a Non-</span></div>
<div class="line"><a id="l04586" name="l04586"></a><span class="lineno"> 4586</span><span class="comment">//               secure, Unprivileged context.</span></div>
<div class="line"><a id="l04587" name="l04587"></a><span class="lineno"> 4587</span><span class="comment">//</span></div>
<div class="line"><a id="l04588" name="l04588"></a><span class="lineno"> 4588</span><span class="comment">//               This bit is writable from a Non-secure, Privileged context, if</span></div>
<div class="line"><a id="l04589" name="l04589"></a><span class="lineno"> 4589</span><span class="comment">//               and only if the NSP bit is set.</span></div>
<div class="line"><a id="l04590" name="l04590"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#ad43159b9eaad4cdde12f21e1b79a4be8"> 4590</a></span><span class="preprocessor">#define ACCESSCTRL_WATCHDOG_NSU_RESET  _u(0x0)</span></div>
<div class="line"><a id="l04591" name="l04591"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a6febc3d22039462ff5713df68a0379c7"> 4591</a></span><span class="preprocessor">#define ACCESSCTRL_WATCHDOG_NSU_BITS   _u(0x00000001)</span></div>
<div class="line"><a id="l04592" name="l04592"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a9e84b1d74cc5d616646ec64dbae58e19"> 4592</a></span><span class="preprocessor">#define ACCESSCTRL_WATCHDOG_NSU_MSB    _u(0)</span></div>
<div class="line"><a id="l04593" name="l04593"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a47f3bb2f20a896d56d5f68671d04b68f"> 4593</a></span><span class="preprocessor">#define ACCESSCTRL_WATCHDOG_NSU_LSB    _u(0)</span></div>
<div class="line"><a id="l04594" name="l04594"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a38988e41b8e426d3ff888757c4809875"> 4594</a></span><span class="preprocessor">#define ACCESSCTRL_WATCHDOG_NSU_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l04595" name="l04595"></a><span class="lineno"> 4595</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l04596" name="l04596"></a><span class="lineno"> 4596</span><span class="comment">// Register    : ACCESSCTRL_RSM</span></div>
<div class="line"><a id="l04597" name="l04597"></a><span class="lineno"> 4597</span><span class="comment">// Description : Control whether debugger, DMA, core 0 and core 1 can access</span></div>
<div class="line"><a id="l04598" name="l04598"></a><span class="lineno"> 4598</span><span class="comment">//               RSM, and at what security/privilege levels they can do so.</span></div>
<div class="line"><a id="l04599" name="l04599"></a><span class="lineno"> 4599</span><span class="comment">//</span></div>
<div class="line"><a id="l04600" name="l04600"></a><span class="lineno"> 4600</span><span class="comment">//               Defaults to Secure, Privileged processor or debug access only.</span></div>
<div class="line"><a id="l04601" name="l04601"></a><span class="lineno"> 4601</span><span class="comment">//</span></div>
<div class="line"><a id="l04602" name="l04602"></a><span class="lineno"> 4602</span><span class="comment">//               This register is writable only from a Secure, Privileged</span></div>
<div class="line"><a id="l04603" name="l04603"></a><span class="lineno"> 4603</span><span class="comment">//               processor or debugger, with the exception of the NSU bit, which</span></div>
<div class="line"><a id="l04604" name="l04604"></a><span class="lineno"> 4604</span><span class="comment">//               becomes Non-secure-Privileged-writable when the NSP bit is set.</span></div>
<div class="line"><a id="l04605" name="l04605"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a6d491830b6ca389a48ffd9892ef3d3a9"> 4605</a></span><span class="preprocessor">#define ACCESSCTRL_RSM_OFFSET _u(0x000000dc)</span></div>
<div class="line"><a id="l04606" name="l04606"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a762cad5a0be649c7a56f20ba8e41faae"> 4606</a></span><span class="preprocessor">#define ACCESSCTRL_RSM_BITS   _u(0x000000ff)</span></div>
<div class="line"><a id="l04607" name="l04607"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#aeb71da89f3b5ac1b171c134c7e0d34ea"> 4607</a></span><span class="preprocessor">#define ACCESSCTRL_RSM_RESET  _u(0x000000b8)</span></div>
<div class="line"><a id="l04608" name="l04608"></a><span class="lineno"> 4608</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l04609" name="l04609"></a><span class="lineno"> 4609</span><span class="comment">// Field       : ACCESSCTRL_RSM_DBG</span></div>
<div class="line"><a id="l04610" name="l04610"></a><span class="lineno"> 4610</span><span class="comment">// Description : If 1, RSM can be accessed by the debugger, at</span></div>
<div class="line"><a id="l04611" name="l04611"></a><span class="lineno"> 4611</span><span class="comment">//               security/privilege levels permitted by SP/NSP/SU/NSU in this</span></div>
<div class="line"><a id="l04612" name="l04612"></a><span class="lineno"> 4612</span><span class="comment">//               register.</span></div>
<div class="line"><a id="l04613" name="l04613"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a37e7b0513c2f89b15224f361cfd90c46"> 4613</a></span><span class="preprocessor">#define ACCESSCTRL_RSM_DBG_RESET  _u(0x1)</span></div>
<div class="line"><a id="l04614" name="l04614"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a79066fac3d884afb2787b6cb020c79ff"> 4614</a></span><span class="preprocessor">#define ACCESSCTRL_RSM_DBG_BITS   _u(0x00000080)</span></div>
<div class="line"><a id="l04615" name="l04615"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a1a6dc304740eef1b69128015eb378c05"> 4615</a></span><span class="preprocessor">#define ACCESSCTRL_RSM_DBG_MSB    _u(7)</span></div>
<div class="line"><a id="l04616" name="l04616"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a0a32fa0d06e5828f0691966317c59477"> 4616</a></span><span class="preprocessor">#define ACCESSCTRL_RSM_DBG_LSB    _u(7)</span></div>
<div class="line"><a id="l04617" name="l04617"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a196fb4f1947173cf4ef3621dc3f5d1f1"> 4617</a></span><span class="preprocessor">#define ACCESSCTRL_RSM_DBG_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l04618" name="l04618"></a><span class="lineno"> 4618</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l04619" name="l04619"></a><span class="lineno"> 4619</span><span class="comment">// Field       : ACCESSCTRL_RSM_DMA</span></div>
<div class="line"><a id="l04620" name="l04620"></a><span class="lineno"> 4620</span><span class="comment">// Description : If 1, RSM can be accessed by the DMA, at security/privilege</span></div>
<div class="line"><a id="l04621" name="l04621"></a><span class="lineno"> 4621</span><span class="comment">//               levels permitted by SP/NSP/SU/NSU in this register.</span></div>
<div class="line"><a id="l04622" name="l04622"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a564a42e5d6867e38c9480889daa1aef7"> 4622</a></span><span class="preprocessor">#define ACCESSCTRL_RSM_DMA_RESET  _u(0x0)</span></div>
<div class="line"><a id="l04623" name="l04623"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#abc8c92d2c634dc594ab8a1a439654672"> 4623</a></span><span class="preprocessor">#define ACCESSCTRL_RSM_DMA_BITS   _u(0x00000040)</span></div>
<div class="line"><a id="l04624" name="l04624"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#afca8467867a1395c53e84ac606acc4ab"> 4624</a></span><span class="preprocessor">#define ACCESSCTRL_RSM_DMA_MSB    _u(6)</span></div>
<div class="line"><a id="l04625" name="l04625"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#ac22525ff23f6954b7600e1aa7a96d963"> 4625</a></span><span class="preprocessor">#define ACCESSCTRL_RSM_DMA_LSB    _u(6)</span></div>
<div class="line"><a id="l04626" name="l04626"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#ad4d7c45b1671560d9bfe12c0289668e2"> 4626</a></span><span class="preprocessor">#define ACCESSCTRL_RSM_DMA_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l04627" name="l04627"></a><span class="lineno"> 4627</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l04628" name="l04628"></a><span class="lineno"> 4628</span><span class="comment">// Field       : ACCESSCTRL_RSM_CORE1</span></div>
<div class="line"><a id="l04629" name="l04629"></a><span class="lineno"> 4629</span><span class="comment">// Description : If 1, RSM can be accessed by core 1, at security/privilege</span></div>
<div class="line"><a id="l04630" name="l04630"></a><span class="lineno"> 4630</span><span class="comment">//               levels permitted by SP/NSP/SU/NSU in this register.</span></div>
<div class="line"><a id="l04631" name="l04631"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a2d02f0c03ea73ed94c13a59ca2f8c9d9"> 4631</a></span><span class="preprocessor">#define ACCESSCTRL_RSM_CORE1_RESET  _u(0x1)</span></div>
<div class="line"><a id="l04632" name="l04632"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a4192fed2c415462ad66c33aa856c1050"> 4632</a></span><span class="preprocessor">#define ACCESSCTRL_RSM_CORE1_BITS   _u(0x00000020)</span></div>
<div class="line"><a id="l04633" name="l04633"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#ac9a73e8c0441508622026cdd6d53ac13"> 4633</a></span><span class="preprocessor">#define ACCESSCTRL_RSM_CORE1_MSB    _u(5)</span></div>
<div class="line"><a id="l04634" name="l04634"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#ab44ffca0b876da7a5f2e2dfebb119179"> 4634</a></span><span class="preprocessor">#define ACCESSCTRL_RSM_CORE1_LSB    _u(5)</span></div>
<div class="line"><a id="l04635" name="l04635"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#add621c3de9be1e8b6bd3d9c20cc27554"> 4635</a></span><span class="preprocessor">#define ACCESSCTRL_RSM_CORE1_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l04636" name="l04636"></a><span class="lineno"> 4636</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l04637" name="l04637"></a><span class="lineno"> 4637</span><span class="comment">// Field       : ACCESSCTRL_RSM_CORE0</span></div>
<div class="line"><a id="l04638" name="l04638"></a><span class="lineno"> 4638</span><span class="comment">// Description : If 1, RSM can be accessed by core 0, at security/privilege</span></div>
<div class="line"><a id="l04639" name="l04639"></a><span class="lineno"> 4639</span><span class="comment">//               levels permitted by SP/NSP/SU/NSU in this register.</span></div>
<div class="line"><a id="l04640" name="l04640"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a0d18e3f858b821313a219f9c677a1a95"> 4640</a></span><span class="preprocessor">#define ACCESSCTRL_RSM_CORE0_RESET  _u(0x1)</span></div>
<div class="line"><a id="l04641" name="l04641"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a18abd3abe417923dc0819276a3c5958e"> 4641</a></span><span class="preprocessor">#define ACCESSCTRL_RSM_CORE0_BITS   _u(0x00000010)</span></div>
<div class="line"><a id="l04642" name="l04642"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a01d639f8c60f3a558a9e14be40135eef"> 4642</a></span><span class="preprocessor">#define ACCESSCTRL_RSM_CORE0_MSB    _u(4)</span></div>
<div class="line"><a id="l04643" name="l04643"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#ab4e510da8d15a50c21c88a3ea609919d"> 4643</a></span><span class="preprocessor">#define ACCESSCTRL_RSM_CORE0_LSB    _u(4)</span></div>
<div class="line"><a id="l04644" name="l04644"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#aae8d4f4b30b5298eef377269ade0c259"> 4644</a></span><span class="preprocessor">#define ACCESSCTRL_RSM_CORE0_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l04645" name="l04645"></a><span class="lineno"> 4645</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l04646" name="l04646"></a><span class="lineno"> 4646</span><span class="comment">// Field       : ACCESSCTRL_RSM_SP</span></div>
<div class="line"><a id="l04647" name="l04647"></a><span class="lineno"> 4647</span><span class="comment">// Description : If 1, RSM can be accessed from a Secure, Privileged context.</span></div>
<div class="line"><a id="l04648" name="l04648"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a0861f390f46b980c2a0045245475f9ea"> 4648</a></span><span class="preprocessor">#define ACCESSCTRL_RSM_SP_RESET  _u(0x1)</span></div>
<div class="line"><a id="l04649" name="l04649"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#aa165d652dfe6aa790c59132e49297265"> 4649</a></span><span class="preprocessor">#define ACCESSCTRL_RSM_SP_BITS   _u(0x00000008)</span></div>
<div class="line"><a id="l04650" name="l04650"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a741fcb3562920537f58adb295990b47b"> 4650</a></span><span class="preprocessor">#define ACCESSCTRL_RSM_SP_MSB    _u(3)</span></div>
<div class="line"><a id="l04651" name="l04651"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#af62e9543c1a092bf2c571659ad7c7e1c"> 4651</a></span><span class="preprocessor">#define ACCESSCTRL_RSM_SP_LSB    _u(3)</span></div>
<div class="line"><a id="l04652" name="l04652"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a1cdb782556c0448b41c9f4df99ee4d25"> 4652</a></span><span class="preprocessor">#define ACCESSCTRL_RSM_SP_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l04653" name="l04653"></a><span class="lineno"> 4653</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l04654" name="l04654"></a><span class="lineno"> 4654</span><span class="comment">// Field       : ACCESSCTRL_RSM_SU</span></div>
<div class="line"><a id="l04655" name="l04655"></a><span class="lineno"> 4655</span><span class="comment">// Description : If 1, and SP is also set, RSM can be accessed from a Secure,</span></div>
<div class="line"><a id="l04656" name="l04656"></a><span class="lineno"> 4656</span><span class="comment">//               Unprivileged context.</span></div>
<div class="line"><a id="l04657" name="l04657"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a06a0fbb42c0eed0adea28aa82419588a"> 4657</a></span><span class="preprocessor">#define ACCESSCTRL_RSM_SU_RESET  _u(0x0)</span></div>
<div class="line"><a id="l04658" name="l04658"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#aa976c55f5da5dbc02f990c00e7bc1e2e"> 4658</a></span><span class="preprocessor">#define ACCESSCTRL_RSM_SU_BITS   _u(0x00000004)</span></div>
<div class="line"><a id="l04659" name="l04659"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a35c7e065e1132ad0fceb0281df169173"> 4659</a></span><span class="preprocessor">#define ACCESSCTRL_RSM_SU_MSB    _u(2)</span></div>
<div class="line"><a id="l04660" name="l04660"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a87aa67f52b1595aa0ed0ade94495a5d7"> 4660</a></span><span class="preprocessor">#define ACCESSCTRL_RSM_SU_LSB    _u(2)</span></div>
<div class="line"><a id="l04661" name="l04661"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a890d61bc6944ef2668afe645a4fc8308"> 4661</a></span><span class="preprocessor">#define ACCESSCTRL_RSM_SU_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l04662" name="l04662"></a><span class="lineno"> 4662</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l04663" name="l04663"></a><span class="lineno"> 4663</span><span class="comment">// Field       : ACCESSCTRL_RSM_NSP</span></div>
<div class="line"><a id="l04664" name="l04664"></a><span class="lineno"> 4664</span><span class="comment">// Description : If 1, RSM can be accessed from a Non-secure, Privileged</span></div>
<div class="line"><a id="l04665" name="l04665"></a><span class="lineno"> 4665</span><span class="comment">//               context.</span></div>
<div class="line"><a id="l04666" name="l04666"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#ae219a23a82a7377de09dfece6a0c694e"> 4666</a></span><span class="preprocessor">#define ACCESSCTRL_RSM_NSP_RESET  _u(0x0)</span></div>
<div class="line"><a id="l04667" name="l04667"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a3d399ef771292060a9f010392de859ce"> 4667</a></span><span class="preprocessor">#define ACCESSCTRL_RSM_NSP_BITS   _u(0x00000002)</span></div>
<div class="line"><a id="l04668" name="l04668"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#af9cb0b03f0023d8ee75d7edcbe9bd85b"> 4668</a></span><span class="preprocessor">#define ACCESSCTRL_RSM_NSP_MSB    _u(1)</span></div>
<div class="line"><a id="l04669" name="l04669"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#ac1b57ed41658c47eba32bddd0f43e505"> 4669</a></span><span class="preprocessor">#define ACCESSCTRL_RSM_NSP_LSB    _u(1)</span></div>
<div class="line"><a id="l04670" name="l04670"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#ad6c7f471dc87104887a92e6b3143b08b"> 4670</a></span><span class="preprocessor">#define ACCESSCTRL_RSM_NSP_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l04671" name="l04671"></a><span class="lineno"> 4671</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l04672" name="l04672"></a><span class="lineno"> 4672</span><span class="comment">// Field       : ACCESSCTRL_RSM_NSU</span></div>
<div class="line"><a id="l04673" name="l04673"></a><span class="lineno"> 4673</span><span class="comment">// Description : If 1, and NSP is also set, RSM can be accessed from a Non-</span></div>
<div class="line"><a id="l04674" name="l04674"></a><span class="lineno"> 4674</span><span class="comment">//               secure, Unprivileged context.</span></div>
<div class="line"><a id="l04675" name="l04675"></a><span class="lineno"> 4675</span><span class="comment">//</span></div>
<div class="line"><a id="l04676" name="l04676"></a><span class="lineno"> 4676</span><span class="comment">//               This bit is writable from a Non-secure, Privileged context, if</span></div>
<div class="line"><a id="l04677" name="l04677"></a><span class="lineno"> 4677</span><span class="comment">//               and only if the NSP bit is set.</span></div>
<div class="line"><a id="l04678" name="l04678"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a463b118a24b1d604c4539ae266c4902c"> 4678</a></span><span class="preprocessor">#define ACCESSCTRL_RSM_NSU_RESET  _u(0x0)</span></div>
<div class="line"><a id="l04679" name="l04679"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a60754cdad2fc8e0ca865c11bdddbbc82"> 4679</a></span><span class="preprocessor">#define ACCESSCTRL_RSM_NSU_BITS   _u(0x00000001)</span></div>
<div class="line"><a id="l04680" name="l04680"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#aa7fa5acd22cfa160bd0d23ca4a7a85cc"> 4680</a></span><span class="preprocessor">#define ACCESSCTRL_RSM_NSU_MSB    _u(0)</span></div>
<div class="line"><a id="l04681" name="l04681"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#ae3e90531dc46e3b48cda4038777146a8"> 4681</a></span><span class="preprocessor">#define ACCESSCTRL_RSM_NSU_LSB    _u(0)</span></div>
<div class="line"><a id="l04682" name="l04682"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#acb5830d6a2beaa67a8ed2e003d46334d"> 4682</a></span><span class="preprocessor">#define ACCESSCTRL_RSM_NSU_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l04683" name="l04683"></a><span class="lineno"> 4683</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l04684" name="l04684"></a><span class="lineno"> 4684</span><span class="comment">// Register    : ACCESSCTRL_XIP_CTRL</span></div>
<div class="line"><a id="l04685" name="l04685"></a><span class="lineno"> 4685</span><span class="comment">// Description : Control whether debugger, DMA, core 0 and core 1 can access</span></div>
<div class="line"><a id="l04686" name="l04686"></a><span class="lineno"> 4686</span><span class="comment">//               XIP_CTRL, and at what security/privilege levels they can do so.</span></div>
<div class="line"><a id="l04687" name="l04687"></a><span class="lineno"> 4687</span><span class="comment">//</span></div>
<div class="line"><a id="l04688" name="l04688"></a><span class="lineno"> 4688</span><span class="comment">//               Defaults to Secure, Privileged processor or debug access only.</span></div>
<div class="line"><a id="l04689" name="l04689"></a><span class="lineno"> 4689</span><span class="comment">//</span></div>
<div class="line"><a id="l04690" name="l04690"></a><span class="lineno"> 4690</span><span class="comment">//               This register is writable only from a Secure, Privileged</span></div>
<div class="line"><a id="l04691" name="l04691"></a><span class="lineno"> 4691</span><span class="comment">//               processor or debugger, with the exception of the NSU bit, which</span></div>
<div class="line"><a id="l04692" name="l04692"></a><span class="lineno"> 4692</span><span class="comment">//               becomes Non-secure-Privileged-writable when the NSP bit is set.</span></div>
<div class="line"><a id="l04693" name="l04693"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a308d47a6b65dd9b70cec0c12f62ed401"> 4693</a></span><span class="preprocessor">#define ACCESSCTRL_XIP_CTRL_OFFSET _u(0x000000e0)</span></div>
<div class="line"><a id="l04694" name="l04694"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#af14bddf8243d77a482b3204b2433b7af"> 4694</a></span><span class="preprocessor">#define ACCESSCTRL_XIP_CTRL_BITS   _u(0x000000ff)</span></div>
<div class="line"><a id="l04695" name="l04695"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a531442b85d6f6f706afe44c8b0573201"> 4695</a></span><span class="preprocessor">#define ACCESSCTRL_XIP_CTRL_RESET  _u(0x000000b8)</span></div>
<div class="line"><a id="l04696" name="l04696"></a><span class="lineno"> 4696</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l04697" name="l04697"></a><span class="lineno"> 4697</span><span class="comment">// Field       : ACCESSCTRL_XIP_CTRL_DBG</span></div>
<div class="line"><a id="l04698" name="l04698"></a><span class="lineno"> 4698</span><span class="comment">// Description : If 1, XIP_CTRL can be accessed by the debugger, at</span></div>
<div class="line"><a id="l04699" name="l04699"></a><span class="lineno"> 4699</span><span class="comment">//               security/privilege levels permitted by SP/NSP/SU/NSU in this</span></div>
<div class="line"><a id="l04700" name="l04700"></a><span class="lineno"> 4700</span><span class="comment">//               register.</span></div>
<div class="line"><a id="l04701" name="l04701"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#ab7aa9151a9aa942c1a10c3ff0cd6132a"> 4701</a></span><span class="preprocessor">#define ACCESSCTRL_XIP_CTRL_DBG_RESET  _u(0x1)</span></div>
<div class="line"><a id="l04702" name="l04702"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a7d04e1edf1765a80715e2b4e58df306a"> 4702</a></span><span class="preprocessor">#define ACCESSCTRL_XIP_CTRL_DBG_BITS   _u(0x00000080)</span></div>
<div class="line"><a id="l04703" name="l04703"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#aed6b62bd66eaa6067703ec5c4f172cc6"> 4703</a></span><span class="preprocessor">#define ACCESSCTRL_XIP_CTRL_DBG_MSB    _u(7)</span></div>
<div class="line"><a id="l04704" name="l04704"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a5b279df464cd5a9d4ad773addd6af04a"> 4704</a></span><span class="preprocessor">#define ACCESSCTRL_XIP_CTRL_DBG_LSB    _u(7)</span></div>
<div class="line"><a id="l04705" name="l04705"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#af1cdabbc32eab389797b49be51b44876"> 4705</a></span><span class="preprocessor">#define ACCESSCTRL_XIP_CTRL_DBG_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l04706" name="l04706"></a><span class="lineno"> 4706</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l04707" name="l04707"></a><span class="lineno"> 4707</span><span class="comment">// Field       : ACCESSCTRL_XIP_CTRL_DMA</span></div>
<div class="line"><a id="l04708" name="l04708"></a><span class="lineno"> 4708</span><span class="comment">// Description : If 1, XIP_CTRL can be accessed by the DMA, at</span></div>
<div class="line"><a id="l04709" name="l04709"></a><span class="lineno"> 4709</span><span class="comment">//               security/privilege levels permitted by SP/NSP/SU/NSU in this</span></div>
<div class="line"><a id="l04710" name="l04710"></a><span class="lineno"> 4710</span><span class="comment">//               register.</span></div>
<div class="line"><a id="l04711" name="l04711"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a7a4a65e1ea7a12e7a006d1ae4369ab90"> 4711</a></span><span class="preprocessor">#define ACCESSCTRL_XIP_CTRL_DMA_RESET  _u(0x0)</span></div>
<div class="line"><a id="l04712" name="l04712"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a4f5a1a80a1be9eace83121769e758cbb"> 4712</a></span><span class="preprocessor">#define ACCESSCTRL_XIP_CTRL_DMA_BITS   _u(0x00000040)</span></div>
<div class="line"><a id="l04713" name="l04713"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a4f5b842a8558d462d29128b96a6d0ef6"> 4713</a></span><span class="preprocessor">#define ACCESSCTRL_XIP_CTRL_DMA_MSB    _u(6)</span></div>
<div class="line"><a id="l04714" name="l04714"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a35c945b94d1ca961ac7f397f19ecd5dc"> 4714</a></span><span class="preprocessor">#define ACCESSCTRL_XIP_CTRL_DMA_LSB    _u(6)</span></div>
<div class="line"><a id="l04715" name="l04715"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#ac46802c7b5b8ed6751ef902b742075ce"> 4715</a></span><span class="preprocessor">#define ACCESSCTRL_XIP_CTRL_DMA_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l04716" name="l04716"></a><span class="lineno"> 4716</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l04717" name="l04717"></a><span class="lineno"> 4717</span><span class="comment">// Field       : ACCESSCTRL_XIP_CTRL_CORE1</span></div>
<div class="line"><a id="l04718" name="l04718"></a><span class="lineno"> 4718</span><span class="comment">// Description : If 1, XIP_CTRL can be accessed by core 1, at security/privilege</span></div>
<div class="line"><a id="l04719" name="l04719"></a><span class="lineno"> 4719</span><span class="comment">//               levels permitted by SP/NSP/SU/NSU in this register.</span></div>
<div class="line"><a id="l04720" name="l04720"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#aa696ee1ec956299849afe1db932ecf9a"> 4720</a></span><span class="preprocessor">#define ACCESSCTRL_XIP_CTRL_CORE1_RESET  _u(0x1)</span></div>
<div class="line"><a id="l04721" name="l04721"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a439818b77c09939e036c2ffe2fc87a0c"> 4721</a></span><span class="preprocessor">#define ACCESSCTRL_XIP_CTRL_CORE1_BITS   _u(0x00000020)</span></div>
<div class="line"><a id="l04722" name="l04722"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#afc5519efefadb793ef88945e05f537da"> 4722</a></span><span class="preprocessor">#define ACCESSCTRL_XIP_CTRL_CORE1_MSB    _u(5)</span></div>
<div class="line"><a id="l04723" name="l04723"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#ae9fa4b961362512c3c95ab3ee3df77fd"> 4723</a></span><span class="preprocessor">#define ACCESSCTRL_XIP_CTRL_CORE1_LSB    _u(5)</span></div>
<div class="line"><a id="l04724" name="l04724"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#ae0dfd926ba1e11cc47abd3fb17e7d8db"> 4724</a></span><span class="preprocessor">#define ACCESSCTRL_XIP_CTRL_CORE1_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l04725" name="l04725"></a><span class="lineno"> 4725</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l04726" name="l04726"></a><span class="lineno"> 4726</span><span class="comment">// Field       : ACCESSCTRL_XIP_CTRL_CORE0</span></div>
<div class="line"><a id="l04727" name="l04727"></a><span class="lineno"> 4727</span><span class="comment">// Description : If 1, XIP_CTRL can be accessed by core 0, at security/privilege</span></div>
<div class="line"><a id="l04728" name="l04728"></a><span class="lineno"> 4728</span><span class="comment">//               levels permitted by SP/NSP/SU/NSU in this register.</span></div>
<div class="line"><a id="l04729" name="l04729"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a8c96870fa06a764a2e1c053403b0795f"> 4729</a></span><span class="preprocessor">#define ACCESSCTRL_XIP_CTRL_CORE0_RESET  _u(0x1)</span></div>
<div class="line"><a id="l04730" name="l04730"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#afc0e08870a14980824ec608c39726a6f"> 4730</a></span><span class="preprocessor">#define ACCESSCTRL_XIP_CTRL_CORE0_BITS   _u(0x00000010)</span></div>
<div class="line"><a id="l04731" name="l04731"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#ac5db9ec7fba64d27b08840ec2744d80a"> 4731</a></span><span class="preprocessor">#define ACCESSCTRL_XIP_CTRL_CORE0_MSB    _u(4)</span></div>
<div class="line"><a id="l04732" name="l04732"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a00035c32f130764b6f647b68173daf5c"> 4732</a></span><span class="preprocessor">#define ACCESSCTRL_XIP_CTRL_CORE0_LSB    _u(4)</span></div>
<div class="line"><a id="l04733" name="l04733"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a6857bebbffd33e9ab6f27740799632da"> 4733</a></span><span class="preprocessor">#define ACCESSCTRL_XIP_CTRL_CORE0_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l04734" name="l04734"></a><span class="lineno"> 4734</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l04735" name="l04735"></a><span class="lineno"> 4735</span><span class="comment">// Field       : ACCESSCTRL_XIP_CTRL_SP</span></div>
<div class="line"><a id="l04736" name="l04736"></a><span class="lineno"> 4736</span><span class="comment">// Description : If 1, XIP_CTRL can be accessed from a Secure, Privileged</span></div>
<div class="line"><a id="l04737" name="l04737"></a><span class="lineno"> 4737</span><span class="comment">//               context.</span></div>
<div class="line"><a id="l04738" name="l04738"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#ade9325e5aa3cc1875432fdfedfb2f011"> 4738</a></span><span class="preprocessor">#define ACCESSCTRL_XIP_CTRL_SP_RESET  _u(0x1)</span></div>
<div class="line"><a id="l04739" name="l04739"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a55f4594c682bc11d6d12f4f2427dff4d"> 4739</a></span><span class="preprocessor">#define ACCESSCTRL_XIP_CTRL_SP_BITS   _u(0x00000008)</span></div>
<div class="line"><a id="l04740" name="l04740"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a1496cc65524614df63ea17c860ddcc95"> 4740</a></span><span class="preprocessor">#define ACCESSCTRL_XIP_CTRL_SP_MSB    _u(3)</span></div>
<div class="line"><a id="l04741" name="l04741"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#ad02d6637b5c3fab1536e63af8c17bc1d"> 4741</a></span><span class="preprocessor">#define ACCESSCTRL_XIP_CTRL_SP_LSB    _u(3)</span></div>
<div class="line"><a id="l04742" name="l04742"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#af8d7892f539ea0e90414b56a91a18cbf"> 4742</a></span><span class="preprocessor">#define ACCESSCTRL_XIP_CTRL_SP_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l04743" name="l04743"></a><span class="lineno"> 4743</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l04744" name="l04744"></a><span class="lineno"> 4744</span><span class="comment">// Field       : ACCESSCTRL_XIP_CTRL_SU</span></div>
<div class="line"><a id="l04745" name="l04745"></a><span class="lineno"> 4745</span><span class="comment">// Description : If 1, and SP is also set, XIP_CTRL can be accessed from a</span></div>
<div class="line"><a id="l04746" name="l04746"></a><span class="lineno"> 4746</span><span class="comment">//               Secure, Unprivileged context.</span></div>
<div class="line"><a id="l04747" name="l04747"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a361ab952668c4ef31c54f0561ec1c2b2"> 4747</a></span><span class="preprocessor">#define ACCESSCTRL_XIP_CTRL_SU_RESET  _u(0x0)</span></div>
<div class="line"><a id="l04748" name="l04748"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a5e2783c4072ed5ca3d25062446998f97"> 4748</a></span><span class="preprocessor">#define ACCESSCTRL_XIP_CTRL_SU_BITS   _u(0x00000004)</span></div>
<div class="line"><a id="l04749" name="l04749"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a3334a69180f78aa89746c86b0658c456"> 4749</a></span><span class="preprocessor">#define ACCESSCTRL_XIP_CTRL_SU_MSB    _u(2)</span></div>
<div class="line"><a id="l04750" name="l04750"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#aa993b453dcfcfdfb3f8cc3465a14f97d"> 4750</a></span><span class="preprocessor">#define ACCESSCTRL_XIP_CTRL_SU_LSB    _u(2)</span></div>
<div class="line"><a id="l04751" name="l04751"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#ad8a22f1b79965a50bf2fce961058d09b"> 4751</a></span><span class="preprocessor">#define ACCESSCTRL_XIP_CTRL_SU_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l04752" name="l04752"></a><span class="lineno"> 4752</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l04753" name="l04753"></a><span class="lineno"> 4753</span><span class="comment">// Field       : ACCESSCTRL_XIP_CTRL_NSP</span></div>
<div class="line"><a id="l04754" name="l04754"></a><span class="lineno"> 4754</span><span class="comment">// Description : If 1, XIP_CTRL can be accessed from a Non-secure, Privileged</span></div>
<div class="line"><a id="l04755" name="l04755"></a><span class="lineno"> 4755</span><span class="comment">//               context.</span></div>
<div class="line"><a id="l04756" name="l04756"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a12ede1ddc18ff7761a1c3e43faf729fb"> 4756</a></span><span class="preprocessor">#define ACCESSCTRL_XIP_CTRL_NSP_RESET  _u(0x0)</span></div>
<div class="line"><a id="l04757" name="l04757"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a28e821957b01c7a3040086381635cc96"> 4757</a></span><span class="preprocessor">#define ACCESSCTRL_XIP_CTRL_NSP_BITS   _u(0x00000002)</span></div>
<div class="line"><a id="l04758" name="l04758"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a3b47b62475d76a51765bae284af283e8"> 4758</a></span><span class="preprocessor">#define ACCESSCTRL_XIP_CTRL_NSP_MSB    _u(1)</span></div>
<div class="line"><a id="l04759" name="l04759"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#adfb81704bf8c6ed2a4d22cb05fa1914b"> 4759</a></span><span class="preprocessor">#define ACCESSCTRL_XIP_CTRL_NSP_LSB    _u(1)</span></div>
<div class="line"><a id="l04760" name="l04760"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a27e6daa532437a3329ef8267e974df20"> 4760</a></span><span class="preprocessor">#define ACCESSCTRL_XIP_CTRL_NSP_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l04761" name="l04761"></a><span class="lineno"> 4761</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l04762" name="l04762"></a><span class="lineno"> 4762</span><span class="comment">// Field       : ACCESSCTRL_XIP_CTRL_NSU</span></div>
<div class="line"><a id="l04763" name="l04763"></a><span class="lineno"> 4763</span><span class="comment">// Description : If 1, and NSP is also set, XIP_CTRL can be accessed from a Non-</span></div>
<div class="line"><a id="l04764" name="l04764"></a><span class="lineno"> 4764</span><span class="comment">//               secure, Unprivileged context.</span></div>
<div class="line"><a id="l04765" name="l04765"></a><span class="lineno"> 4765</span><span class="comment">//</span></div>
<div class="line"><a id="l04766" name="l04766"></a><span class="lineno"> 4766</span><span class="comment">//               This bit is writable from a Non-secure, Privileged context, if</span></div>
<div class="line"><a id="l04767" name="l04767"></a><span class="lineno"> 4767</span><span class="comment">//               and only if the NSP bit is set.</span></div>
<div class="line"><a id="l04768" name="l04768"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a164cf8554948043e9d52ae30cdf50ca9"> 4768</a></span><span class="preprocessor">#define ACCESSCTRL_XIP_CTRL_NSU_RESET  _u(0x0)</span></div>
<div class="line"><a id="l04769" name="l04769"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a3231489918dd334435a796438df9a9d9"> 4769</a></span><span class="preprocessor">#define ACCESSCTRL_XIP_CTRL_NSU_BITS   _u(0x00000001)</span></div>
<div class="line"><a id="l04770" name="l04770"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a938a8a6385bcd5025f19a57475370f05"> 4770</a></span><span class="preprocessor">#define ACCESSCTRL_XIP_CTRL_NSU_MSB    _u(0)</span></div>
<div class="line"><a id="l04771" name="l04771"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#ac783d2e3303c55ec0b6a80ee9be0ac11"> 4771</a></span><span class="preprocessor">#define ACCESSCTRL_XIP_CTRL_NSU_LSB    _u(0)</span></div>
<div class="line"><a id="l04772" name="l04772"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#ac92ba4ecadf3799fc7f954f957194e54"> 4772</a></span><span class="preprocessor">#define ACCESSCTRL_XIP_CTRL_NSU_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l04773" name="l04773"></a><span class="lineno"> 4773</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l04774" name="l04774"></a><span class="lineno"> 4774</span><span class="comment">// Register    : ACCESSCTRL_XIP_QMI</span></div>
<div class="line"><a id="l04775" name="l04775"></a><span class="lineno"> 4775</span><span class="comment">// Description : Control whether debugger, DMA, core 0 and core 1 can access</span></div>
<div class="line"><a id="l04776" name="l04776"></a><span class="lineno"> 4776</span><span class="comment">//               XIP_QMI, and at what security/privilege levels they can do so.</span></div>
<div class="line"><a id="l04777" name="l04777"></a><span class="lineno"> 4777</span><span class="comment">//</span></div>
<div class="line"><a id="l04778" name="l04778"></a><span class="lineno"> 4778</span><span class="comment">//               Defaults to Secure, Privileged processor or debug access only.</span></div>
<div class="line"><a id="l04779" name="l04779"></a><span class="lineno"> 4779</span><span class="comment">//</span></div>
<div class="line"><a id="l04780" name="l04780"></a><span class="lineno"> 4780</span><span class="comment">//               This register is writable only from a Secure, Privileged</span></div>
<div class="line"><a id="l04781" name="l04781"></a><span class="lineno"> 4781</span><span class="comment">//               processor or debugger, with the exception of the NSU bit, which</span></div>
<div class="line"><a id="l04782" name="l04782"></a><span class="lineno"> 4782</span><span class="comment">//               becomes Non-secure-Privileged-writable when the NSP bit is set.</span></div>
<div class="line"><a id="l04783" name="l04783"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a39b57333157e4e576fd2c9815fdee3f6"> 4783</a></span><span class="preprocessor">#define ACCESSCTRL_XIP_QMI_OFFSET _u(0x000000e4)</span></div>
<div class="line"><a id="l04784" name="l04784"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#acb77c027aa55540409d3469c9d2209fe"> 4784</a></span><span class="preprocessor">#define ACCESSCTRL_XIP_QMI_BITS   _u(0x000000ff)</span></div>
<div class="line"><a id="l04785" name="l04785"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#ac8fb62396759f45958d83f99f2db7f4c"> 4785</a></span><span class="preprocessor">#define ACCESSCTRL_XIP_QMI_RESET  _u(0x000000b8)</span></div>
<div class="line"><a id="l04786" name="l04786"></a><span class="lineno"> 4786</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l04787" name="l04787"></a><span class="lineno"> 4787</span><span class="comment">// Field       : ACCESSCTRL_XIP_QMI_DBG</span></div>
<div class="line"><a id="l04788" name="l04788"></a><span class="lineno"> 4788</span><span class="comment">// Description : If 1, XIP_QMI can be accessed by the debugger, at</span></div>
<div class="line"><a id="l04789" name="l04789"></a><span class="lineno"> 4789</span><span class="comment">//               security/privilege levels permitted by SP/NSP/SU/NSU in this</span></div>
<div class="line"><a id="l04790" name="l04790"></a><span class="lineno"> 4790</span><span class="comment">//               register.</span></div>
<div class="line"><a id="l04791" name="l04791"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a08bfc2c2b2967bfd8e8b3d3ca10dde49"> 4791</a></span><span class="preprocessor">#define ACCESSCTRL_XIP_QMI_DBG_RESET  _u(0x1)</span></div>
<div class="line"><a id="l04792" name="l04792"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a4b76d8a6efe3ac44c85596491eaf840e"> 4792</a></span><span class="preprocessor">#define ACCESSCTRL_XIP_QMI_DBG_BITS   _u(0x00000080)</span></div>
<div class="line"><a id="l04793" name="l04793"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a2bea3581dcb49c302e320096b0206135"> 4793</a></span><span class="preprocessor">#define ACCESSCTRL_XIP_QMI_DBG_MSB    _u(7)</span></div>
<div class="line"><a id="l04794" name="l04794"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a1cc80570a0b3205fba0058a7f4f81efb"> 4794</a></span><span class="preprocessor">#define ACCESSCTRL_XIP_QMI_DBG_LSB    _u(7)</span></div>
<div class="line"><a id="l04795" name="l04795"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a4a7a5da6ca1717058f3f7506e40c1f36"> 4795</a></span><span class="preprocessor">#define ACCESSCTRL_XIP_QMI_DBG_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l04796" name="l04796"></a><span class="lineno"> 4796</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l04797" name="l04797"></a><span class="lineno"> 4797</span><span class="comment">// Field       : ACCESSCTRL_XIP_QMI_DMA</span></div>
<div class="line"><a id="l04798" name="l04798"></a><span class="lineno"> 4798</span><span class="comment">// Description : If 1, XIP_QMI can be accessed by the DMA, at security/privilege</span></div>
<div class="line"><a id="l04799" name="l04799"></a><span class="lineno"> 4799</span><span class="comment">//               levels permitted by SP/NSP/SU/NSU in this register.</span></div>
<div class="line"><a id="l04800" name="l04800"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#ad03ac78089a6478c0b0699f156f54539"> 4800</a></span><span class="preprocessor">#define ACCESSCTRL_XIP_QMI_DMA_RESET  _u(0x0)</span></div>
<div class="line"><a id="l04801" name="l04801"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a31090c77dcfce701d32c0e734e5e11fb"> 4801</a></span><span class="preprocessor">#define ACCESSCTRL_XIP_QMI_DMA_BITS   _u(0x00000040)</span></div>
<div class="line"><a id="l04802" name="l04802"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a351057601383556d831c94d575ed5b7f"> 4802</a></span><span class="preprocessor">#define ACCESSCTRL_XIP_QMI_DMA_MSB    _u(6)</span></div>
<div class="line"><a id="l04803" name="l04803"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a0a60d9d917dcd506451450e5635af0f9"> 4803</a></span><span class="preprocessor">#define ACCESSCTRL_XIP_QMI_DMA_LSB    _u(6)</span></div>
<div class="line"><a id="l04804" name="l04804"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a714a81bba649f7938176cb0d95ceb888"> 4804</a></span><span class="preprocessor">#define ACCESSCTRL_XIP_QMI_DMA_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l04805" name="l04805"></a><span class="lineno"> 4805</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l04806" name="l04806"></a><span class="lineno"> 4806</span><span class="comment">// Field       : ACCESSCTRL_XIP_QMI_CORE1</span></div>
<div class="line"><a id="l04807" name="l04807"></a><span class="lineno"> 4807</span><span class="comment">// Description : If 1, XIP_QMI can be accessed by core 1, at security/privilege</span></div>
<div class="line"><a id="l04808" name="l04808"></a><span class="lineno"> 4808</span><span class="comment">//               levels permitted by SP/NSP/SU/NSU in this register.</span></div>
<div class="line"><a id="l04809" name="l04809"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a10f6bb1984be721b6d89ad28dbe732d1"> 4809</a></span><span class="preprocessor">#define ACCESSCTRL_XIP_QMI_CORE1_RESET  _u(0x1)</span></div>
<div class="line"><a id="l04810" name="l04810"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a7f5c4cc1f7699f91312931171c8bdf56"> 4810</a></span><span class="preprocessor">#define ACCESSCTRL_XIP_QMI_CORE1_BITS   _u(0x00000020)</span></div>
<div class="line"><a id="l04811" name="l04811"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#adc309ddfb74db66bad25e86d724a5ddd"> 4811</a></span><span class="preprocessor">#define ACCESSCTRL_XIP_QMI_CORE1_MSB    _u(5)</span></div>
<div class="line"><a id="l04812" name="l04812"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a19cc5fa27ba8832a5120ab8869a9bea3"> 4812</a></span><span class="preprocessor">#define ACCESSCTRL_XIP_QMI_CORE1_LSB    _u(5)</span></div>
<div class="line"><a id="l04813" name="l04813"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#adfb7132750e6aaa7d2a435b022468265"> 4813</a></span><span class="preprocessor">#define ACCESSCTRL_XIP_QMI_CORE1_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l04814" name="l04814"></a><span class="lineno"> 4814</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l04815" name="l04815"></a><span class="lineno"> 4815</span><span class="comment">// Field       : ACCESSCTRL_XIP_QMI_CORE0</span></div>
<div class="line"><a id="l04816" name="l04816"></a><span class="lineno"> 4816</span><span class="comment">// Description : If 1, XIP_QMI can be accessed by core 0, at security/privilege</span></div>
<div class="line"><a id="l04817" name="l04817"></a><span class="lineno"> 4817</span><span class="comment">//               levels permitted by SP/NSP/SU/NSU in this register.</span></div>
<div class="line"><a id="l04818" name="l04818"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a4ecaf81061bd1a5b1478997c5307fce3"> 4818</a></span><span class="preprocessor">#define ACCESSCTRL_XIP_QMI_CORE0_RESET  _u(0x1)</span></div>
<div class="line"><a id="l04819" name="l04819"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a18fbc38b5230392aa8f70e8a8fcd2f77"> 4819</a></span><span class="preprocessor">#define ACCESSCTRL_XIP_QMI_CORE0_BITS   _u(0x00000010)</span></div>
<div class="line"><a id="l04820" name="l04820"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#aa889111862cd0ec2139095c325720011"> 4820</a></span><span class="preprocessor">#define ACCESSCTRL_XIP_QMI_CORE0_MSB    _u(4)</span></div>
<div class="line"><a id="l04821" name="l04821"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a5cd863248fa36ff02c10034ef1016805"> 4821</a></span><span class="preprocessor">#define ACCESSCTRL_XIP_QMI_CORE0_LSB    _u(4)</span></div>
<div class="line"><a id="l04822" name="l04822"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a898a4042fd3e322cb4e1c36eb1ddc156"> 4822</a></span><span class="preprocessor">#define ACCESSCTRL_XIP_QMI_CORE0_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l04823" name="l04823"></a><span class="lineno"> 4823</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l04824" name="l04824"></a><span class="lineno"> 4824</span><span class="comment">// Field       : ACCESSCTRL_XIP_QMI_SP</span></div>
<div class="line"><a id="l04825" name="l04825"></a><span class="lineno"> 4825</span><span class="comment">// Description : If 1, XIP_QMI can be accessed from a Secure, Privileged</span></div>
<div class="line"><a id="l04826" name="l04826"></a><span class="lineno"> 4826</span><span class="comment">//               context.</span></div>
<div class="line"><a id="l04827" name="l04827"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a01822b2428eab2f8f1ad33bfceef3042"> 4827</a></span><span class="preprocessor">#define ACCESSCTRL_XIP_QMI_SP_RESET  _u(0x1)</span></div>
<div class="line"><a id="l04828" name="l04828"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a4448899f8bb9ad3cdc5f7990532d686d"> 4828</a></span><span class="preprocessor">#define ACCESSCTRL_XIP_QMI_SP_BITS   _u(0x00000008)</span></div>
<div class="line"><a id="l04829" name="l04829"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a89dc3509b62e70fde1dd150c68bf7e7c"> 4829</a></span><span class="preprocessor">#define ACCESSCTRL_XIP_QMI_SP_MSB    _u(3)</span></div>
<div class="line"><a id="l04830" name="l04830"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#abe8f25741cfb5c36faf0072e04a6b020"> 4830</a></span><span class="preprocessor">#define ACCESSCTRL_XIP_QMI_SP_LSB    _u(3)</span></div>
<div class="line"><a id="l04831" name="l04831"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a71b8e21b5494ba5c7153eb33a3cb13ff"> 4831</a></span><span class="preprocessor">#define ACCESSCTRL_XIP_QMI_SP_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l04832" name="l04832"></a><span class="lineno"> 4832</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l04833" name="l04833"></a><span class="lineno"> 4833</span><span class="comment">// Field       : ACCESSCTRL_XIP_QMI_SU</span></div>
<div class="line"><a id="l04834" name="l04834"></a><span class="lineno"> 4834</span><span class="comment">// Description : If 1, and SP is also set, XIP_QMI can be accessed from a</span></div>
<div class="line"><a id="l04835" name="l04835"></a><span class="lineno"> 4835</span><span class="comment">//               Secure, Unprivileged context.</span></div>
<div class="line"><a id="l04836" name="l04836"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#af3b9ffd3142ad456cabf3a827071b06e"> 4836</a></span><span class="preprocessor">#define ACCESSCTRL_XIP_QMI_SU_RESET  _u(0x0)</span></div>
<div class="line"><a id="l04837" name="l04837"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#abd085d501f5024f7f53a5ca493725de1"> 4837</a></span><span class="preprocessor">#define ACCESSCTRL_XIP_QMI_SU_BITS   _u(0x00000004)</span></div>
<div class="line"><a id="l04838" name="l04838"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a9c6fb660711a9d4cca518b5ef1b47223"> 4838</a></span><span class="preprocessor">#define ACCESSCTRL_XIP_QMI_SU_MSB    _u(2)</span></div>
<div class="line"><a id="l04839" name="l04839"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a9c785774f4cd1ef583ec8ddf847dd079"> 4839</a></span><span class="preprocessor">#define ACCESSCTRL_XIP_QMI_SU_LSB    _u(2)</span></div>
<div class="line"><a id="l04840" name="l04840"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a6113180213ac757af771ac787edb0ad7"> 4840</a></span><span class="preprocessor">#define ACCESSCTRL_XIP_QMI_SU_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l04841" name="l04841"></a><span class="lineno"> 4841</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l04842" name="l04842"></a><span class="lineno"> 4842</span><span class="comment">// Field       : ACCESSCTRL_XIP_QMI_NSP</span></div>
<div class="line"><a id="l04843" name="l04843"></a><span class="lineno"> 4843</span><span class="comment">// Description : If 1, XIP_QMI can be accessed from a Non-secure, Privileged</span></div>
<div class="line"><a id="l04844" name="l04844"></a><span class="lineno"> 4844</span><span class="comment">//               context.</span></div>
<div class="line"><a id="l04845" name="l04845"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#aeeb543b0537698f66d949ee2462f8d23"> 4845</a></span><span class="preprocessor">#define ACCESSCTRL_XIP_QMI_NSP_RESET  _u(0x0)</span></div>
<div class="line"><a id="l04846" name="l04846"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a88a1a4c12ebdad9da96d7b0d7bb5f36a"> 4846</a></span><span class="preprocessor">#define ACCESSCTRL_XIP_QMI_NSP_BITS   _u(0x00000002)</span></div>
<div class="line"><a id="l04847" name="l04847"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#afbad2529eb5244c9eaca4ade6f106756"> 4847</a></span><span class="preprocessor">#define ACCESSCTRL_XIP_QMI_NSP_MSB    _u(1)</span></div>
<div class="line"><a id="l04848" name="l04848"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#ad4981a5f0c598583fda190c11d3075dd"> 4848</a></span><span class="preprocessor">#define ACCESSCTRL_XIP_QMI_NSP_LSB    _u(1)</span></div>
<div class="line"><a id="l04849" name="l04849"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a41b946ed1f134b3102e8276b2d818903"> 4849</a></span><span class="preprocessor">#define ACCESSCTRL_XIP_QMI_NSP_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l04850" name="l04850"></a><span class="lineno"> 4850</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l04851" name="l04851"></a><span class="lineno"> 4851</span><span class="comment">// Field       : ACCESSCTRL_XIP_QMI_NSU</span></div>
<div class="line"><a id="l04852" name="l04852"></a><span class="lineno"> 4852</span><span class="comment">// Description : If 1, and NSP is also set, XIP_QMI can be accessed from a Non-</span></div>
<div class="line"><a id="l04853" name="l04853"></a><span class="lineno"> 4853</span><span class="comment">//               secure, Unprivileged context.</span></div>
<div class="line"><a id="l04854" name="l04854"></a><span class="lineno"> 4854</span><span class="comment">//</span></div>
<div class="line"><a id="l04855" name="l04855"></a><span class="lineno"> 4855</span><span class="comment">//               This bit is writable from a Non-secure, Privileged context, if</span></div>
<div class="line"><a id="l04856" name="l04856"></a><span class="lineno"> 4856</span><span class="comment">//               and only if the NSP bit is set.</span></div>
<div class="line"><a id="l04857" name="l04857"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#aa5dd1b7e5ef94294ee3c3352516420e4"> 4857</a></span><span class="preprocessor">#define ACCESSCTRL_XIP_QMI_NSU_RESET  _u(0x0)</span></div>
<div class="line"><a id="l04858" name="l04858"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a8168d11bc23b5e3b6effc383f81daa1e"> 4858</a></span><span class="preprocessor">#define ACCESSCTRL_XIP_QMI_NSU_BITS   _u(0x00000001)</span></div>
<div class="line"><a id="l04859" name="l04859"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a2f4d218af066f06bcd77780d550787a1"> 4859</a></span><span class="preprocessor">#define ACCESSCTRL_XIP_QMI_NSU_MSB    _u(0)</span></div>
<div class="line"><a id="l04860" name="l04860"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a7b76921d633392c776179b62e6b32566"> 4860</a></span><span class="preprocessor">#define ACCESSCTRL_XIP_QMI_NSU_LSB    _u(0)</span></div>
<div class="line"><a id="l04861" name="l04861"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#ac6bedf79dd5b0347ebb839c3e2ee6604"> 4861</a></span><span class="preprocessor">#define ACCESSCTRL_XIP_QMI_NSU_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l04862" name="l04862"></a><span class="lineno"> 4862</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l04863" name="l04863"></a><span class="lineno"> 4863</span><span class="comment">// Register    : ACCESSCTRL_XIP_AUX</span></div>
<div class="line"><a id="l04864" name="l04864"></a><span class="lineno"> 4864</span><span class="comment">// Description : Control whether debugger, DMA, core 0 and core 1 can access</span></div>
<div class="line"><a id="l04865" name="l04865"></a><span class="lineno"> 4865</span><span class="comment">//               XIP_AUX, and at what security/privilege levels they can do so.</span></div>
<div class="line"><a id="l04866" name="l04866"></a><span class="lineno"> 4866</span><span class="comment">//</span></div>
<div class="line"><a id="l04867" name="l04867"></a><span class="lineno"> 4867</span><span class="comment">//               Defaults to Secure, Privileged access only.</span></div>
<div class="line"><a id="l04868" name="l04868"></a><span class="lineno"> 4868</span><span class="comment">//</span></div>
<div class="line"><a id="l04869" name="l04869"></a><span class="lineno"> 4869</span><span class="comment">//               This register is writable only from a Secure, Privileged</span></div>
<div class="line"><a id="l04870" name="l04870"></a><span class="lineno"> 4870</span><span class="comment">//               processor or debugger, with the exception of the NSU bit, which</span></div>
<div class="line"><a id="l04871" name="l04871"></a><span class="lineno"> 4871</span><span class="comment">//               becomes Non-secure-Privileged-writable when the NSP bit is set.</span></div>
<div class="line"><a id="l04872" name="l04872"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a0cb5342d5d9487fd82cb4e8a48f0b227"> 4872</a></span><span class="preprocessor">#define ACCESSCTRL_XIP_AUX_OFFSET _u(0x000000e8)</span></div>
<div class="line"><a id="l04873" name="l04873"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a5c5ea50c0025b62f774f827188937be0"> 4873</a></span><span class="preprocessor">#define ACCESSCTRL_XIP_AUX_BITS   _u(0x000000ff)</span></div>
<div class="line"><a id="l04874" name="l04874"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#af30c155fc8ae93ee5a14fef697afc579"> 4874</a></span><span class="preprocessor">#define ACCESSCTRL_XIP_AUX_RESET  _u(0x000000f8)</span></div>
<div class="line"><a id="l04875" name="l04875"></a><span class="lineno"> 4875</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l04876" name="l04876"></a><span class="lineno"> 4876</span><span class="comment">// Field       : ACCESSCTRL_XIP_AUX_DBG</span></div>
<div class="line"><a id="l04877" name="l04877"></a><span class="lineno"> 4877</span><span class="comment">// Description : If 1, XIP_AUX can be accessed by the debugger, at</span></div>
<div class="line"><a id="l04878" name="l04878"></a><span class="lineno"> 4878</span><span class="comment">//               security/privilege levels permitted by SP/NSP/SU/NSU in this</span></div>
<div class="line"><a id="l04879" name="l04879"></a><span class="lineno"> 4879</span><span class="comment">//               register.</span></div>
<div class="line"><a id="l04880" name="l04880"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a51c69fc6dda169341271db31bc07d8e6"> 4880</a></span><span class="preprocessor">#define ACCESSCTRL_XIP_AUX_DBG_RESET  _u(0x1)</span></div>
<div class="line"><a id="l04881" name="l04881"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#afad1b25a2f0b73a559b828d8b6e3604f"> 4881</a></span><span class="preprocessor">#define ACCESSCTRL_XIP_AUX_DBG_BITS   _u(0x00000080)</span></div>
<div class="line"><a id="l04882" name="l04882"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#ad13f75c75c480f49c7eb7bb3c4964b55"> 4882</a></span><span class="preprocessor">#define ACCESSCTRL_XIP_AUX_DBG_MSB    _u(7)</span></div>
<div class="line"><a id="l04883" name="l04883"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a317e7634878859e93838dab3d2449b9d"> 4883</a></span><span class="preprocessor">#define ACCESSCTRL_XIP_AUX_DBG_LSB    _u(7)</span></div>
<div class="line"><a id="l04884" name="l04884"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a50d9989ca8a3653518888fddc6801913"> 4884</a></span><span class="preprocessor">#define ACCESSCTRL_XIP_AUX_DBG_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l04885" name="l04885"></a><span class="lineno"> 4885</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l04886" name="l04886"></a><span class="lineno"> 4886</span><span class="comment">// Field       : ACCESSCTRL_XIP_AUX_DMA</span></div>
<div class="line"><a id="l04887" name="l04887"></a><span class="lineno"> 4887</span><span class="comment">// Description : If 1, XIP_AUX can be accessed by the DMA, at security/privilege</span></div>
<div class="line"><a id="l04888" name="l04888"></a><span class="lineno"> 4888</span><span class="comment">//               levels permitted by SP/NSP/SU/NSU in this register.</span></div>
<div class="line"><a id="l04889" name="l04889"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a59e6c1690dd881eaf6acf9e54ab8a2a4"> 4889</a></span><span class="preprocessor">#define ACCESSCTRL_XIP_AUX_DMA_RESET  _u(0x1)</span></div>
<div class="line"><a id="l04890" name="l04890"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#ad7a20bb43c4b64930957ed5f4a926ab6"> 4890</a></span><span class="preprocessor">#define ACCESSCTRL_XIP_AUX_DMA_BITS   _u(0x00000040)</span></div>
<div class="line"><a id="l04891" name="l04891"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a8114cfa8fe30d775233e852c23ef9247"> 4891</a></span><span class="preprocessor">#define ACCESSCTRL_XIP_AUX_DMA_MSB    _u(6)</span></div>
<div class="line"><a id="l04892" name="l04892"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a328d1918ea2d4776c5a4eb98aad7f24c"> 4892</a></span><span class="preprocessor">#define ACCESSCTRL_XIP_AUX_DMA_LSB    _u(6)</span></div>
<div class="line"><a id="l04893" name="l04893"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#aafab1a4489883667e09419682618e89e"> 4893</a></span><span class="preprocessor">#define ACCESSCTRL_XIP_AUX_DMA_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l04894" name="l04894"></a><span class="lineno"> 4894</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l04895" name="l04895"></a><span class="lineno"> 4895</span><span class="comment">// Field       : ACCESSCTRL_XIP_AUX_CORE1</span></div>
<div class="line"><a id="l04896" name="l04896"></a><span class="lineno"> 4896</span><span class="comment">// Description : If 1, XIP_AUX can be accessed by core 1, at security/privilege</span></div>
<div class="line"><a id="l04897" name="l04897"></a><span class="lineno"> 4897</span><span class="comment">//               levels permitted by SP/NSP/SU/NSU in this register.</span></div>
<div class="line"><a id="l04898" name="l04898"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#aa061ec7f81b3391f127dc7124eba7f08"> 4898</a></span><span class="preprocessor">#define ACCESSCTRL_XIP_AUX_CORE1_RESET  _u(0x1)</span></div>
<div class="line"><a id="l04899" name="l04899"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#ab4c7c1a8825359a2b38acb0610507271"> 4899</a></span><span class="preprocessor">#define ACCESSCTRL_XIP_AUX_CORE1_BITS   _u(0x00000020)</span></div>
<div class="line"><a id="l04900" name="l04900"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a168bfa7eede7f95f6fbbf1710ee95bc8"> 4900</a></span><span class="preprocessor">#define ACCESSCTRL_XIP_AUX_CORE1_MSB    _u(5)</span></div>
<div class="line"><a id="l04901" name="l04901"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a268d5d53f267efb162698be754474796"> 4901</a></span><span class="preprocessor">#define ACCESSCTRL_XIP_AUX_CORE1_LSB    _u(5)</span></div>
<div class="line"><a id="l04902" name="l04902"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a51efe85765090c0c2e772e3da4120300"> 4902</a></span><span class="preprocessor">#define ACCESSCTRL_XIP_AUX_CORE1_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l04903" name="l04903"></a><span class="lineno"> 4903</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l04904" name="l04904"></a><span class="lineno"> 4904</span><span class="comment">// Field       : ACCESSCTRL_XIP_AUX_CORE0</span></div>
<div class="line"><a id="l04905" name="l04905"></a><span class="lineno"> 4905</span><span class="comment">// Description : If 1, XIP_AUX can be accessed by core 0, at security/privilege</span></div>
<div class="line"><a id="l04906" name="l04906"></a><span class="lineno"> 4906</span><span class="comment">//               levels permitted by SP/NSP/SU/NSU in this register.</span></div>
<div class="line"><a id="l04907" name="l04907"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a5f24ef7ea547b0ff67fbf4a1b5669404"> 4907</a></span><span class="preprocessor">#define ACCESSCTRL_XIP_AUX_CORE0_RESET  _u(0x1)</span></div>
<div class="line"><a id="l04908" name="l04908"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a4bed02735e77124b0cd6bdc515888057"> 4908</a></span><span class="preprocessor">#define ACCESSCTRL_XIP_AUX_CORE0_BITS   _u(0x00000010)</span></div>
<div class="line"><a id="l04909" name="l04909"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a099808406bf0fc37c94bb8934d61eca4"> 4909</a></span><span class="preprocessor">#define ACCESSCTRL_XIP_AUX_CORE0_MSB    _u(4)</span></div>
<div class="line"><a id="l04910" name="l04910"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#ac190e7bd7067f5130b71a2e87e0eebf9"> 4910</a></span><span class="preprocessor">#define ACCESSCTRL_XIP_AUX_CORE0_LSB    _u(4)</span></div>
<div class="line"><a id="l04911" name="l04911"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#aa25a9eb31ee98542327b70936f5e57d6"> 4911</a></span><span class="preprocessor">#define ACCESSCTRL_XIP_AUX_CORE0_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l04912" name="l04912"></a><span class="lineno"> 4912</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l04913" name="l04913"></a><span class="lineno"> 4913</span><span class="comment">// Field       : ACCESSCTRL_XIP_AUX_SP</span></div>
<div class="line"><a id="l04914" name="l04914"></a><span class="lineno"> 4914</span><span class="comment">// Description : If 1, XIP_AUX can be accessed from a Secure, Privileged</span></div>
<div class="line"><a id="l04915" name="l04915"></a><span class="lineno"> 4915</span><span class="comment">//               context.</span></div>
<div class="line"><a id="l04916" name="l04916"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a65618a7d90b2ae7136068d9bc4f40eca"> 4916</a></span><span class="preprocessor">#define ACCESSCTRL_XIP_AUX_SP_RESET  _u(0x1)</span></div>
<div class="line"><a id="l04917" name="l04917"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#ade02e78281b9c8cb3d76fd0756237a10"> 4917</a></span><span class="preprocessor">#define ACCESSCTRL_XIP_AUX_SP_BITS   _u(0x00000008)</span></div>
<div class="line"><a id="l04918" name="l04918"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a1f399b795b0c179fc8e5210e497039f8"> 4918</a></span><span class="preprocessor">#define ACCESSCTRL_XIP_AUX_SP_MSB    _u(3)</span></div>
<div class="line"><a id="l04919" name="l04919"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#ab768dcbb614fcfe9ff9cf4ba005d4313"> 4919</a></span><span class="preprocessor">#define ACCESSCTRL_XIP_AUX_SP_LSB    _u(3)</span></div>
<div class="line"><a id="l04920" name="l04920"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a847ef6ee9ec32f0b0dd5fc116adf266c"> 4920</a></span><span class="preprocessor">#define ACCESSCTRL_XIP_AUX_SP_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l04921" name="l04921"></a><span class="lineno"> 4921</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l04922" name="l04922"></a><span class="lineno"> 4922</span><span class="comment">// Field       : ACCESSCTRL_XIP_AUX_SU</span></div>
<div class="line"><a id="l04923" name="l04923"></a><span class="lineno"> 4923</span><span class="comment">// Description : If 1, and SP is also set, XIP_AUX can be accessed from a</span></div>
<div class="line"><a id="l04924" name="l04924"></a><span class="lineno"> 4924</span><span class="comment">//               Secure, Unprivileged context.</span></div>
<div class="line"><a id="l04925" name="l04925"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a9aed322ce5bfcbc46bebbaa6e239e6e2"> 4925</a></span><span class="preprocessor">#define ACCESSCTRL_XIP_AUX_SU_RESET  _u(0x0)</span></div>
<div class="line"><a id="l04926" name="l04926"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#acf82fb5e125fa2c64df173f9a3f72f6f"> 4926</a></span><span class="preprocessor">#define ACCESSCTRL_XIP_AUX_SU_BITS   _u(0x00000004)</span></div>
<div class="line"><a id="l04927" name="l04927"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a443f9f652f4af21e3e15f94455518392"> 4927</a></span><span class="preprocessor">#define ACCESSCTRL_XIP_AUX_SU_MSB    _u(2)</span></div>
<div class="line"><a id="l04928" name="l04928"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a4240caca13d49998049ee951fc426251"> 4928</a></span><span class="preprocessor">#define ACCESSCTRL_XIP_AUX_SU_LSB    _u(2)</span></div>
<div class="line"><a id="l04929" name="l04929"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#acc577a7d27470ffcb0058abfbf717556"> 4929</a></span><span class="preprocessor">#define ACCESSCTRL_XIP_AUX_SU_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l04930" name="l04930"></a><span class="lineno"> 4930</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l04931" name="l04931"></a><span class="lineno"> 4931</span><span class="comment">// Field       : ACCESSCTRL_XIP_AUX_NSP</span></div>
<div class="line"><a id="l04932" name="l04932"></a><span class="lineno"> 4932</span><span class="comment">// Description : If 1, XIP_AUX can be accessed from a Non-secure, Privileged</span></div>
<div class="line"><a id="l04933" name="l04933"></a><span class="lineno"> 4933</span><span class="comment">//               context.</span></div>
<div class="line"><a id="l04934" name="l04934"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#ac0964b89502cfc104151f415d2a8af88"> 4934</a></span><span class="preprocessor">#define ACCESSCTRL_XIP_AUX_NSP_RESET  _u(0x0)</span></div>
<div class="line"><a id="l04935" name="l04935"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a9b86f7eb1e08fd3eda2ba2e6b844b555"> 4935</a></span><span class="preprocessor">#define ACCESSCTRL_XIP_AUX_NSP_BITS   _u(0x00000002)</span></div>
<div class="line"><a id="l04936" name="l04936"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a6df6316e1c97fbcaae4a644085732699"> 4936</a></span><span class="preprocessor">#define ACCESSCTRL_XIP_AUX_NSP_MSB    _u(1)</span></div>
<div class="line"><a id="l04937" name="l04937"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#abab48b56c2707f01e4c6e7e919de2b57"> 4937</a></span><span class="preprocessor">#define ACCESSCTRL_XIP_AUX_NSP_LSB    _u(1)</span></div>
<div class="line"><a id="l04938" name="l04938"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a1e5f17bf86905baa1add58b72c7ee450"> 4938</a></span><span class="preprocessor">#define ACCESSCTRL_XIP_AUX_NSP_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l04939" name="l04939"></a><span class="lineno"> 4939</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l04940" name="l04940"></a><span class="lineno"> 4940</span><span class="comment">// Field       : ACCESSCTRL_XIP_AUX_NSU</span></div>
<div class="line"><a id="l04941" name="l04941"></a><span class="lineno"> 4941</span><span class="comment">// Description : If 1, and NSP is also set, XIP_AUX can be accessed from a Non-</span></div>
<div class="line"><a id="l04942" name="l04942"></a><span class="lineno"> 4942</span><span class="comment">//               secure, Unprivileged context.</span></div>
<div class="line"><a id="l04943" name="l04943"></a><span class="lineno"> 4943</span><span class="comment">//</span></div>
<div class="line"><a id="l04944" name="l04944"></a><span class="lineno"> 4944</span><span class="comment">//               This bit is writable from a Non-secure, Privileged context, if</span></div>
<div class="line"><a id="l04945" name="l04945"></a><span class="lineno"> 4945</span><span class="comment">//               and only if the NSP bit is set.</span></div>
<div class="line"><a id="l04946" name="l04946"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#ab493057658804c4c72e05b4e4b123780"> 4946</a></span><span class="preprocessor">#define ACCESSCTRL_XIP_AUX_NSU_RESET  _u(0x0)</span></div>
<div class="line"><a id="l04947" name="l04947"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a5763a9047c567fa5a11169123092e3d4"> 4947</a></span><span class="preprocessor">#define ACCESSCTRL_XIP_AUX_NSU_BITS   _u(0x00000001)</span></div>
<div class="line"><a id="l04948" name="l04948"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a181ecff81d8f129a108d7249b992062f"> 4948</a></span><span class="preprocessor">#define ACCESSCTRL_XIP_AUX_NSU_MSB    _u(0)</span></div>
<div class="line"><a id="l04949" name="l04949"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#a021b34f82dd0e3ee796a6935a9f53487"> 4949</a></span><span class="preprocessor">#define ACCESSCTRL_XIP_AUX_NSU_LSB    _u(0)</span></div>
<div class="line"><a id="l04950" name="l04950"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html#aec588ad2e7ffc474ff895c4a124a05aa"> 4950</a></span><span class="preprocessor">#define ACCESSCTRL_XIP_AUX_NSU_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l04951" name="l04951"></a><span class="lineno"> 4951</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l04952" name="l04952"></a><span class="lineno"> 4952</span><span class="preprocessor">#endif </span><span class="comment">// _HARDWARE_REGS_ACCESSCTRL_H</span></div>
<div class="line"><a id="l04953" name="l04953"></a><span class="lineno"> 4953</span> </div>
</div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_4fef79e7177ba769987a8da36c892c5f.html">build</a></li><li class="navelem"><a class="el" href="dir_a57a94e38c03835eed49274b75b0176d.html">_deps</a></li><li class="navelem"><a class="el" href="dir_94ca29bc8fee502b657b271c0f4d7b9f.html">pico_sdk-src</a></li><li class="navelem"><a class="el" href="dir_95c2d016205e82d1735adeeb1baa7b1e.html">src</a></li><li class="navelem"><a class="el" href="dir_c20cf07c74f8c11629d6d184d929685a.html">rp2350</a></li><li class="navelem"><a class="el" href="dir_7593c0a7689797976df9ac5167c06f9c.html">hardware_regs</a></li><li class="navelem"><a class="el" href="dir_df2b2bb0441eed18ad584d80d5bba470.html">include</a></li><li class="navelem"><a class="el" href="dir_2db4aeb58b3771a2be98660263d68c8b.html">hardware</a></li><li class="navelem"><a class="el" href="dir_ed155ad4b56137aea12b45f699429a2f.html">regs</a></li><li class="navelem"><a class="el" href="hardware__regs_2include_2hardware_2regs_2accessctrl_8h.html">accessctrl.h</a></li>
    <li class="footer">Gerado por <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.8 </li>
  </ul>
</div>
</body>
</html>
