INFO: [VRFC 10-163] Analyzing VHDL file "D:/Study in SUSTech/Second semester of junior year/Digital system design/lab/lab2/exercise3/tree_16_to_4_priority_encoder/tree_16_to_4_priority_encoder.sim/sim_1/synth/func/xsim/tb_16_to_4_tree_func_synth.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'improved_16_to_4_priority_encoder'
