    IF :LNOT::DEF:INCLUDED_CYFITTERRV_INC
INCLUDED_CYFITTERRV_INC EQU 1
    GET cydevicerv_trm.inc

; Timer_1_TimerUDB
Timer_1_TimerUDB_rstSts_stsreg__0__MASK EQU 0x01
Timer_1_TimerUDB_rstSts_stsreg__0__POS EQU 0
Timer_1_TimerUDB_rstSts_stsreg__2__MASK EQU 0x04
Timer_1_TimerUDB_rstSts_stsreg__2__POS EQU 2
Timer_1_TimerUDB_rstSts_stsreg__3__MASK EQU 0x08
Timer_1_TimerUDB_rstSts_stsreg__3__POS EQU 3
Timer_1_TimerUDB_rstSts_stsreg__MASK EQU 0x0D
Timer_1_TimerUDB_rstSts_stsreg__MASK_REG EQU CYREG_UDB_W8_MSK_03
Timer_1_TimerUDB_rstSts_stsreg__MASK_ST_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_03
Timer_1_TimerUDB_rstSts_stsreg__PER_ST_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_03
Timer_1_TimerUDB_rstSts_stsreg__STATUS_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL_03
Timer_1_TimerUDB_rstSts_stsreg__STATUS_CNT_REG EQU CYREG_UDB_CAT16_CTL_ST_03
Timer_1_TimerUDB_rstSts_stsreg__STATUS_CONTROL_REG EQU CYREG_UDB_CAT16_CTL_ST_03
Timer_1_TimerUDB_rstSts_stsreg__STATUS_REG EQU CYREG_UDB_W8_ST_03
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK EQU 0x80
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS EQU 7
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL_03
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG EQU CYREG_UDB_W8_CTL_03
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG EQU CYREG_UDB_CAT16_CTL_ST_03
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG EQU CYREG_UDB_W8_CTL_03
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG EQU CYREG_UDB_CAT16_CTL_ST_03
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK EQU 0x80
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_03
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG EQU CYREG_UDB_W8_MSK_03
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_03
Timer_1_TimerUDB_sT16_timerdp_u0__16BIT_A0_REG EQU CYREG_UDB_W16_A0_02
Timer_1_TimerUDB_sT16_timerdp_u0__16BIT_A1_REG EQU CYREG_UDB_W16_A1_02
Timer_1_TimerUDB_sT16_timerdp_u0__16BIT_D0_REG EQU CYREG_UDB_W16_D0_02
Timer_1_TimerUDB_sT16_timerdp_u0__16BIT_D1_REG EQU CYREG_UDB_W16_D1_02
Timer_1_TimerUDB_sT16_timerdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL_02
Timer_1_TimerUDB_sT16_timerdp_u0__16BIT_F0_REG EQU CYREG_UDB_W16_F0_02
Timer_1_TimerUDB_sT16_timerdp_u0__16BIT_F1_REG EQU CYREG_UDB_W16_F1_02
Timer_1_TimerUDB_sT16_timerdp_u0__A0_A1_REG EQU CYREG_UDB_CAT16_A_02
Timer_1_TimerUDB_sT16_timerdp_u0__A0_REG EQU CYREG_UDB_W8_A0_02
Timer_1_TimerUDB_sT16_timerdp_u0__A1_REG EQU CYREG_UDB_W8_A1_02
Timer_1_TimerUDB_sT16_timerdp_u0__D0_D1_REG EQU CYREG_UDB_CAT16_D_02
Timer_1_TimerUDB_sT16_timerdp_u0__D0_REG EQU CYREG_UDB_W8_D0_02
Timer_1_TimerUDB_sT16_timerdp_u0__D1_REG EQU CYREG_UDB_W8_D1_02
Timer_1_TimerUDB_sT16_timerdp_u0__DP_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL_02
Timer_1_TimerUDB_sT16_timerdp_u0__F0_F1_REG EQU CYREG_UDB_CAT16_F_02
Timer_1_TimerUDB_sT16_timerdp_u0__F0_REG EQU CYREG_UDB_W8_F0_02
Timer_1_TimerUDB_sT16_timerdp_u0__F1_REG EQU CYREG_UDB_W8_F1_02
Timer_1_TimerUDB_sT16_timerdp_u1__A0_A1_REG EQU CYREG_UDB_CAT16_A_03
Timer_1_TimerUDB_sT16_timerdp_u1__A0_REG EQU CYREG_UDB_W8_A0_03
Timer_1_TimerUDB_sT16_timerdp_u1__A1_REG EQU CYREG_UDB_W8_A1_03
Timer_1_TimerUDB_sT16_timerdp_u1__D0_D1_REG EQU CYREG_UDB_CAT16_D_03
Timer_1_TimerUDB_sT16_timerdp_u1__D0_REG EQU CYREG_UDB_W8_D0_03
Timer_1_TimerUDB_sT16_timerdp_u1__D1_REG EQU CYREG_UDB_W8_D1_03
Timer_1_TimerUDB_sT16_timerdp_u1__DP_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL_03
Timer_1_TimerUDB_sT16_timerdp_u1__F0_F1_REG EQU CYREG_UDB_CAT16_F_03
Timer_1_TimerUDB_sT16_timerdp_u1__F0_REG EQU CYREG_UDB_W8_F0_03
Timer_1_TimerUDB_sT16_timerdp_u1__F1_REG EQU CYREG_UDB_W8_F1_03
Timer_1_TimerUDB_sT16_timerdp_u1__MSK_DP_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_03
Timer_1_TimerUDB_sT16_timerdp_u1__PER_DP_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_03

; PWM_1_PWMUDB
PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL_01
PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_UDB_W16_CTL_01
PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_UDB_W16_CTL_01
PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_UDB_W16_CTL_01
PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_UDB_W16_CTL_01
PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_UDB_W16_MSK_01
PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_UDB_W16_MSK_01
PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_UDB_W16_MSK_01
PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_UDB_W16_MSK_01
PWM_1_PWMUDB_genblk1_ctrlreg__7__MASK EQU 0x80
PWM_1_PWMUDB_genblk1_ctrlreg__7__POS EQU 7
PWM_1_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL_01
PWM_1_PWMUDB_genblk1_ctrlreg__CONTROL_REG EQU CYREG_UDB_W8_CTL_01
PWM_1_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG EQU CYREG_UDB_CAT16_CTL_ST_01
PWM_1_PWMUDB_genblk1_ctrlreg__COUNT_REG EQU CYREG_UDB_W8_CTL_01
PWM_1_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG EQU CYREG_UDB_CAT16_CTL_ST_01
PWM_1_PWMUDB_genblk1_ctrlreg__MASK EQU 0x80
PWM_1_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_01
PWM_1_PWMUDB_genblk1_ctrlreg__PERIOD_REG EQU CYREG_UDB_W8_MSK_01
PWM_1_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_01
PWM_1_PWMUDB_genblk8_stsreg__0__MASK EQU 0x01
PWM_1_PWMUDB_genblk8_stsreg__0__POS EQU 0
PWM_1_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL_01
PWM_1_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG EQU CYREG_UDB_W16_ST_01
PWM_1_PWMUDB_genblk8_stsreg__1__MASK EQU 0x02
PWM_1_PWMUDB_genblk8_stsreg__1__POS EQU 1
PWM_1_PWMUDB_genblk8_stsreg__2__MASK EQU 0x04
PWM_1_PWMUDB_genblk8_stsreg__2__POS EQU 2
PWM_1_PWMUDB_genblk8_stsreg__3__MASK EQU 0x08
PWM_1_PWMUDB_genblk8_stsreg__3__POS EQU 3
PWM_1_PWMUDB_genblk8_stsreg__5__MASK EQU 0x20
PWM_1_PWMUDB_genblk8_stsreg__5__POS EQU 5
PWM_1_PWMUDB_genblk8_stsreg__MASK EQU 0x2F
PWM_1_PWMUDB_genblk8_stsreg__MASK_REG EQU CYREG_UDB_W8_MSK_01
PWM_1_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_01
PWM_1_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_01
PWM_1_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL_01
PWM_1_PWMUDB_genblk8_stsreg__STATUS_CNT_REG EQU CYREG_UDB_CAT16_CTL_ST_01
PWM_1_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG EQU CYREG_UDB_CAT16_CTL_ST_01
PWM_1_PWMUDB_genblk8_stsreg__STATUS_REG EQU CYREG_UDB_W8_ST_01
PWM_1_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG EQU CYREG_UDB_W16_A0_00
PWM_1_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG EQU CYREG_UDB_W16_A1_00
PWM_1_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG EQU CYREG_UDB_W16_D0_00
PWM_1_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG EQU CYREG_UDB_W16_D1_00
PWM_1_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL_00
PWM_1_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG EQU CYREG_UDB_W16_F0_00
PWM_1_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG EQU CYREG_UDB_W16_F1_00
PWM_1_PWMUDB_sP16_pwmdp_u0__32BIT_A0_REG EQU CYREG_UDB_W32_A0_00
PWM_1_PWMUDB_sP16_pwmdp_u0__32BIT_A1_REG EQU CYREG_UDB_W32_A1_00
PWM_1_PWMUDB_sP16_pwmdp_u0__32BIT_D0_REG EQU CYREG_UDB_W32_D0_00
PWM_1_PWMUDB_sP16_pwmdp_u0__32BIT_D1_REG EQU CYREG_UDB_W32_D1_00
PWM_1_PWMUDB_sP16_pwmdp_u0__32BIT_DP_AUX_CTL_REG EQU CYREG_UDB_W32_ACTL_00
PWM_1_PWMUDB_sP16_pwmdp_u0__32BIT_F0_REG EQU CYREG_UDB_W32_F0_00
PWM_1_PWMUDB_sP16_pwmdp_u0__32BIT_F1_REG EQU CYREG_UDB_W32_F1_00
PWM_1_PWMUDB_sP16_pwmdp_u0__A0_A1_REG EQU CYREG_UDB_CAT16_A_00
PWM_1_PWMUDB_sP16_pwmdp_u0__A0_REG EQU CYREG_UDB_W8_A0_00
PWM_1_PWMUDB_sP16_pwmdp_u0__A1_REG EQU CYREG_UDB_W8_A1_00
PWM_1_PWMUDB_sP16_pwmdp_u0__D0_D1_REG EQU CYREG_UDB_CAT16_D_00
PWM_1_PWMUDB_sP16_pwmdp_u0__D0_REG EQU CYREG_UDB_W8_D0_00
PWM_1_PWMUDB_sP16_pwmdp_u0__D1_REG EQU CYREG_UDB_W8_D1_00
PWM_1_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL_00
PWM_1_PWMUDB_sP16_pwmdp_u0__F0_F1_REG EQU CYREG_UDB_CAT16_F_00
PWM_1_PWMUDB_sP16_pwmdp_u0__F0_REG EQU CYREG_UDB_W8_F0_00
PWM_1_PWMUDB_sP16_pwmdp_u0__F1_REG EQU CYREG_UDB_W8_F1_00
PWM_1_PWMUDB_sP16_pwmdp_u1__16BIT_A0_REG EQU CYREG_UDB_W16_A0_01
PWM_1_PWMUDB_sP16_pwmdp_u1__16BIT_A1_REG EQU CYREG_UDB_W16_A1_01
PWM_1_PWMUDB_sP16_pwmdp_u1__16BIT_D0_REG EQU CYREG_UDB_W16_D0_01
PWM_1_PWMUDB_sP16_pwmdp_u1__16BIT_D1_REG EQU CYREG_UDB_W16_D1_01
PWM_1_PWMUDB_sP16_pwmdp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL_01
PWM_1_PWMUDB_sP16_pwmdp_u1__16BIT_F0_REG EQU CYREG_UDB_W16_F0_01
PWM_1_PWMUDB_sP16_pwmdp_u1__16BIT_F1_REG EQU CYREG_UDB_W16_F1_01
PWM_1_PWMUDB_sP16_pwmdp_u1__A0_A1_REG EQU CYREG_UDB_CAT16_A_01
PWM_1_PWMUDB_sP16_pwmdp_u1__A0_REG EQU CYREG_UDB_W8_A0_01
PWM_1_PWMUDB_sP16_pwmdp_u1__A1_REG EQU CYREG_UDB_W8_A1_01
PWM_1_PWMUDB_sP16_pwmdp_u1__D0_D1_REG EQU CYREG_UDB_CAT16_D_01
PWM_1_PWMUDB_sP16_pwmdp_u1__D0_REG EQU CYREG_UDB_W8_D0_01
PWM_1_PWMUDB_sP16_pwmdp_u1__D1_REG EQU CYREG_UDB_W8_D1_01
PWM_1_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL_01
PWM_1_PWMUDB_sP16_pwmdp_u1__F0_F1_REG EQU CYREG_UDB_CAT16_F_01
PWM_1_PWMUDB_sP16_pwmdp_u1__F0_REG EQU CYREG_UDB_W8_F0_01
PWM_1_PWMUDB_sP16_pwmdp_u1__F1_REG EQU CYREG_UDB_W8_F1_01
PWM_1_PWMUDB_sP16_pwmdp_u1__MSK_DP_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_01
PWM_1_PWMUDB_sP16_pwmdp_u1__PER_DP_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_01

; blue_isr
blue_isr__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
blue_isr__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
blue_isr__INTC_MASK EQU 0x01
blue_isr__INTC_NUMBER EQU 0
blue_isr__INTC_PRIOR_MASK EQU 0xC0
blue_isr__INTC_PRIOR_NUM EQU 3
blue_isr__INTC_PRIOR_REG EQU CYREG_CM0_IPR0
blue_isr__INTC_SET_EN_REG EQU CYREG_CM0_ISER
blue_isr__INTC_SET_PD_REG EQU CYREG_CM0_ISPR

; Blue_LED
Blue_LED__0__DM__MASK EQU 0x7000
Blue_LED__0__DM__SHIFT EQU 12
Blue_LED__0__DR EQU CYREG_PRT1_DR
Blue_LED__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
Blue_LED__0__HSIOM_MASK EQU 0x000F0000
Blue_LED__0__HSIOM_SHIFT EQU 16
Blue_LED__0__INTCFG EQU CYREG_PRT1_INTCFG
Blue_LED__0__INTSTAT EQU CYREG_PRT1_INTSTAT
Blue_LED__0__MASK EQU 0x10
Blue_LED__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
Blue_LED__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
Blue_LED__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
Blue_LED__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
Blue_LED__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
Blue_LED__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
Blue_LED__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
Blue_LED__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
Blue_LED__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
Blue_LED__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
Blue_LED__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
Blue_LED__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
Blue_LED__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
Blue_LED__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
Blue_LED__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
Blue_LED__0__PC EQU CYREG_PRT1_PC
Blue_LED__0__PC2 EQU CYREG_PRT1_PC2
Blue_LED__0__PORT EQU 1
Blue_LED__0__PS EQU CYREG_PRT1_PS
Blue_LED__0__SHIFT EQU 4
Blue_LED__DR EQU CYREG_PRT1_DR
Blue_LED__INTCFG EQU CYREG_PRT1_INTCFG
Blue_LED__INTSTAT EQU CYREG_PRT1_INTSTAT
Blue_LED__MASK EQU 0x10
Blue_LED__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
Blue_LED__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
Blue_LED__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
Blue_LED__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
Blue_LED__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
Blue_LED__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
Blue_LED__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
Blue_LED__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
Blue_LED__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
Blue_LED__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
Blue_LED__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
Blue_LED__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
Blue_LED__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
Blue_LED__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
Blue_LED__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
Blue_LED__PC EQU CYREG_PRT1_PC
Blue_LED__PC2 EQU CYREG_PRT1_PC2
Blue_LED__PORT EQU 1
Blue_LED__PS EQU CYREG_PRT1_PS
Blue_LED__SHIFT EQU 4

; Clock_1
Clock_1__DIVIDER_MASK EQU 0x0000FFFF
Clock_1__ENABLE EQU CYREG_CLK_DIVIDER_A00
Clock_1__ENABLE_MASK EQU 0x80000000
Clock_1__MASK EQU 0x80000000
Clock_1__REGISTER EQU CYREG_CLK_DIVIDER_A00

; red_isr
red_isr__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
red_isr__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
red_isr__INTC_MASK EQU 0x08
red_isr__INTC_NUMBER EQU 3
red_isr__INTC_PRIOR_MASK EQU 0xC0000000
red_isr__INTC_PRIOR_NUM EQU 3
red_isr__INTC_PRIOR_REG EQU CYREG_CM0_IPR0
red_isr__INTC_SET_EN_REG EQU CYREG_CM0_ISER
red_isr__INTC_SET_PD_REG EQU CYREG_CM0_ISPR

; Red_LED
Red_LED__0__DM__MASK EQU 0x38000
Red_LED__0__DM__SHIFT EQU 15
Red_LED__0__DR EQU CYREG_PRT1_DR
Red_LED__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
Red_LED__0__HSIOM_MASK EQU 0x00F00000
Red_LED__0__HSIOM_SHIFT EQU 20
Red_LED__0__INTCFG EQU CYREG_PRT1_INTCFG
Red_LED__0__INTSTAT EQU CYREG_PRT1_INTSTAT
Red_LED__0__MASK EQU 0x20
Red_LED__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
Red_LED__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
Red_LED__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
Red_LED__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
Red_LED__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
Red_LED__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
Red_LED__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
Red_LED__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
Red_LED__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
Red_LED__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
Red_LED__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
Red_LED__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
Red_LED__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
Red_LED__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
Red_LED__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
Red_LED__0__PC EQU CYREG_PRT1_PC
Red_LED__0__PC2 EQU CYREG_PRT1_PC2
Red_LED__0__PORT EQU 1
Red_LED__0__PS EQU CYREG_PRT1_PS
Red_LED__0__SHIFT EQU 5
Red_LED__DR EQU CYREG_PRT1_DR
Red_LED__INTCFG EQU CYREG_PRT1_INTCFG
Red_LED__INTSTAT EQU CYREG_PRT1_INTSTAT
Red_LED__MASK EQU 0x20
Red_LED__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
Red_LED__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
Red_LED__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
Red_LED__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
Red_LED__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
Red_LED__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
Red_LED__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
Red_LED__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
Red_LED__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
Red_LED__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
Red_LED__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
Red_LED__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
Red_LED__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
Red_LED__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
Red_LED__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
Red_LED__PC EQU CYREG_PRT1_PC
Red_LED__PC2 EQU CYREG_PRT1_PC2
Red_LED__PORT EQU 1
Red_LED__PS EQU CYREG_PRT1_PS
Red_LED__SHIFT EQU 5

; ms_isr
ms_isr__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
ms_isr__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
ms_isr__INTC_MASK EQU 0x04
ms_isr__INTC_NUMBER EQU 2
ms_isr__INTC_PRIOR_MASK EQU 0xC00000
ms_isr__INTC_PRIOR_NUM EQU 3
ms_isr__INTC_PRIOR_REG EQU CYREG_CM0_IPR0
ms_isr__INTC_SET_EN_REG EQU CYREG_CM0_ISER
ms_isr__INTC_SET_PD_REG EQU CYREG_CM0_ISPR

; tc_isr
tc_isr__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
tc_isr__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
tc_isr__INTC_MASK EQU 0x10
tc_isr__INTC_NUMBER EQU 4
tc_isr__INTC_PRIOR_MASK EQU 0xC0
tc_isr__INTC_PRIOR_NUM EQU 3
tc_isr__INTC_PRIOR_REG EQU CYREG_CM0_IPR1
tc_isr__INTC_SET_EN_REG EQU CYREG_CM0_ISER
tc_isr__INTC_SET_PD_REG EQU CYREG_CM0_ISPR

; Miscellaneous
; -- WARNING: define names containing LEOPARD or PANTHER are deprecated and will be removed in a future release
CYDEV_DEBUG_PROTECT_OPEN EQU 1
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_MEMBER_4A EQU 2
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_DIE_PSOC4A EQU 2
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_DIE_PSOC4A
CYDEV_BCLK__HFCLK__HZ EQU 24000000
CYDEV_BCLK__HFCLK__KHZ EQU 24000
CYDEV_BCLK__HFCLK__MHZ EQU 24
CYDEV_BCLK__SYSCLK__HZ EQU 24000000
CYDEV_BCLK__SYSCLK__KHZ EQU 24000
CYDEV_BCLK__SYSCLK__MHZ EQU 24
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PANTHER EQU 3
CYDEV_CHIP_DIE_PSOC5LP EQU 4
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC4
CYDEV_CHIP_JTAG_ID EQU 0x04C81193
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_5A EQU 3
CYDEV_CHIP_MEMBER_5B EQU 4
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_4A
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_4A_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REV_PSOC4A_PRODUCTION
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PANTHER_ES0 EQU 0
CYDEV_CHIP_REV_PANTHER_ES1 EQU 1
CYDEV_CHIP_REV_PANTHER_PRODUCTION EQU 1
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_CONFIG_READ_ACCELERATOR EQU 1
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DEBUG_PROTECT EQU CYDEV_DEBUG_PROTECT_OPEN
CYDEV_DEBUG_PROTECT_KILL EQU 4
CYDEV_DEBUG_PROTECT_PROTECTED EQU 2
CYDEV_HEAP_SIZE EQU 0x0100
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_STACK_SIZE EQU 0x0400
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 1
CYDEV_VDDA_MV EQU 3300
CYDEV_VDDD_MV EQU 3300
CYDEV_BOOTLOADER_ENABLE EQU 0
    ENDIF
    END
