<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<EDKSYSTEM EDWVERSION="1.2" TIMESTAMP="Tue Apr 22 11:42:10 2025" VIVADOVERSION="2022.1">

  <SYSTEMINFO ARCH="zynquplusRFSOC" BOARD="realdigital.org:rfsoc4x2:part0:1.0" DEVICE="xczu48dr" NAME="adj" PACKAGE="ffvg1517" SPEEDGRADE="-2"/>

  <EXTERNALPORTS>
    <PORT CLKFREQUENCY="100000000" DIR="I" NAME="adc0_clk_clk_n" SIGIS="clk" SIGNAME="radio_rfdc_adc0_clk_n">
      <CONNECTIONS>
        <CONNECTION INSTANCE="radio_rfdc" PORT="adc0_clk_n"/>
      </CONNECTIONS>
    </PORT>
    <PORT CLKFREQUENCY="100000000" DIR="I" NAME="adc0_clk_clk_p" SIGIS="clk" SIGNAME="radio_rfdc_adc0_clk_p">
      <CONNECTIONS>
        <CONNECTION INSTANCE="radio_rfdc" PORT="adc0_clk_p"/>
      </CONNECTIONS>
    </PORT>
    <PORT CLKFREQUENCY="100000000" DIR="I" NAME="dac0_clk_clk_n" SIGIS="clk" SIGNAME="radio_rfdc_dac0_clk_n">
      <CONNECTIONS>
        <CONNECTION INSTANCE="radio_rfdc" PORT="dac0_clk_n"/>
      </CONNECTIONS>
    </PORT>
    <PORT CLKFREQUENCY="100000000" DIR="I" NAME="dac0_clk_clk_p" SIGIS="clk" SIGNAME="radio_rfdc_dac0_clk_p">
      <CONNECTIONS>
        <CONNECTION INSTANCE="radio_rfdc" PORT="dac0_clk_p"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="ddr4_pl_act_n" SIGIS="undef" SIGNAME="ddr_ddr4_0_c0_ddr4_act_n">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ddr_ddr4_0" PORT="c0_ddr4_act_n"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="16" NAME="ddr4_pl_adr" RIGHT="0" SIGIS="undef" SIGNAME="ddr_ddr4_0_c0_ddr4_adr">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ddr_ddr4_0" PORT="c0_ddr4_adr"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="1" NAME="ddr4_pl_ba" RIGHT="0" SIGIS="undef" SIGNAME="ddr_ddr4_0_c0_ddr4_ba">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ddr_ddr4_0" PORT="c0_ddr4_ba"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="0" NAME="ddr4_pl_bg" RIGHT="0" SIGIS="undef" SIGNAME="ddr_ddr4_0_c0_ddr4_bg">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ddr_ddr4_0" PORT="c0_ddr4_bg"/>
      </CONNECTIONS>
    </PORT>
    <PORT CLKFREQUENCY="100000000" DIR="O" LEFT="0" NAME="ddr4_pl_ck_c" RIGHT="0" SIGIS="clk" SIGNAME="ddr_ddr4_0_c0_ddr4_ck_c">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ddr_ddr4_0" PORT="c0_ddr4_ck_c"/>
      </CONNECTIONS>
    </PORT>
    <PORT CLKFREQUENCY="100000000" DIR="O" LEFT="0" NAME="ddr4_pl_ck_t" RIGHT="0" SIGIS="clk" SIGNAME="ddr_ddr4_0_c0_ddr4_ck_t">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ddr_ddr4_0" PORT="c0_ddr4_ck_t"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="0" NAME="ddr4_pl_cke" RIGHT="0" SIGIS="undef" SIGNAME="ddr_ddr4_0_c0_ddr4_cke">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ddr_ddr4_0" PORT="c0_ddr4_cke"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="0" NAME="ddr4_pl_cs_n" RIGHT="0" SIGIS="undef" SIGNAME="ddr_ddr4_0_c0_ddr4_cs_n">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ddr_ddr4_0" PORT="c0_ddr4_cs_n"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="IO" LEFT="7" NAME="ddr4_pl_dm_n" RIGHT="0" SIGIS="undef" SIGNAME="ddr_ddr4_0_c0_ddr4_dm_dbi_n">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ddr_ddr4_0" PORT="c0_ddr4_dm_dbi_n"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="IO" LEFT="63" NAME="ddr4_pl_dq" RIGHT="0" SIGIS="undef" SIGNAME="ddr_ddr4_0_c0_ddr4_dq">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ddr_ddr4_0" PORT="c0_ddr4_dq"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="IO" LEFT="7" NAME="ddr4_pl_dqs_c" RIGHT="0" SIGIS="undef" SIGNAME="ddr_ddr4_0_c0_ddr4_dqs_c">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ddr_ddr4_0" PORT="c0_ddr4_dqs_c"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="IO" LEFT="7" NAME="ddr4_pl_dqs_t" RIGHT="0" SIGIS="undef" SIGNAME="ddr_ddr4_0_c0_ddr4_dqs_t">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ddr_ddr4_0" PORT="c0_ddr4_dqs_t"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="0" NAME="ddr4_pl_odt" RIGHT="0" SIGIS="undef" SIGNAME="ddr_ddr4_0_c0_ddr4_odt">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ddr_ddr4_0" PORT="c0_ddr4_odt"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="ddr4_pl_reset_n" SIGIS="undef" SIGNAME="ddr_ddr4_0_c0_ddr4_reset_n">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ddr_ddr4_0" PORT="c0_ddr4_reset_n"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="vout00_v_n" SIGIS="undef" SIGNAME="radio_rfdc_vout00_n">
      <CONNECTIONS>
        <CONNECTION INSTANCE="radio_rfdc" PORT="vout00_n"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="vout00_v_p" SIGIS="undef" SIGNAME="radio_rfdc_vout00_p">
      <CONNECTIONS>
        <CONNECTION INSTANCE="radio_rfdc" PORT="vout00_p"/>
      </CONNECTIONS>
    </PORT>
    <PORT CLKFREQUENCY="100000000" DIR="I" LEFT="0" NAME="sys_clk_ddr4_clk_p" RIGHT="0" SIGIS="clk" SIGNAME="ddr_util_ds_buf_0_IBUF_DS_P">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ddr_util_ds_buf_0" PORT="IBUF_DS_P"/>
      </CONNECTIONS>
    </PORT>
    <PORT CLKFREQUENCY="100000000" DIR="I" LEFT="0" NAME="sys_clk_ddr4_clk_n" RIGHT="0" SIGIS="clk" SIGNAME="ddr_util_ds_buf_0_IBUF_DS_N">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ddr_util_ds_buf_0" PORT="IBUF_DS_N"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="sysref_in_diff_n" SIGIS="undef" SIGNAME="radio_rfdc_sysref_in_n">
      <CONNECTIONS>
        <CONNECTION INSTANCE="radio_rfdc" PORT="sysref_in_n"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="sysref_in_diff_p" SIGIS="undef" SIGNAME="radio_rfdc_sysref_in_p">
      <CONNECTIONS>
        <CONNECTION INSTANCE="radio_rfdc" PORT="sysref_in_p"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="vin0_01_v_n" SIGIS="undef" SIGNAME="radio_rfdc_vin0_01_n">
      <CONNECTIONS>
        <CONNECTION INSTANCE="radio_rfdc" PORT="vin0_01_n"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="vin0_01_v_p" SIGIS="undef" SIGNAME="radio_rfdc_vin0_01_p">
      <CONNECTIONS>
        <CONNECTION INSTANCE="radio_rfdc" PORT="vin0_01_p"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="vin0_23_v_n" SIGIS="undef" SIGNAME="radio_rfdc_vin0_23_n">
      <CONNECTIONS>
        <CONNECTION INSTANCE="radio_rfdc" PORT="vin0_23_n"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="vin0_23_v_p" SIGIS="undef" SIGNAME="radio_rfdc_vin0_23_p">
      <CONNECTIONS>
        <CONNECTION INSTANCE="radio_rfdc" PORT="vin0_23_p"/>
      </CONNECTIONS>
    </PORT>
  </EXTERNALPORTS>

  <EXTERNALINTERFACES>
    <BUSINTERFACE BUSNAME="External_Interface_adc0_clk" NAME="adc0_clk" TYPE="TARGET">
      <PARAMETER NAME="CAN_DEBUG" VALUE="false"/>
      <PARAMETER NAME="FREQ_HZ" VALUE="491520000.0"/>
      <PORTMAPS>
        <PORTMAP LOGICAL="CLK_N" PHYSICAL="adc0_clk_clk_n"/>
        <PORTMAP LOGICAL="CLK_P" PHYSICAL="adc0_clk_clk_p"/>
      </PORTMAPS>
    </BUSINTERFACE>
    <BUSINTERFACE BUSNAME="__NOC__" NAME="adc2_clk" TYPE="TARGET">
      <PARAMETER NAME="CAN_DEBUG" VALUE="false"/>
      <PARAMETER NAME="FREQ_HZ" VALUE="491520000.0"/>
      <PORTMAPS/>
    </BUSINTERFACE>
    <BUSINTERFACE BUSNAME="External_Interface_dac0_clk" NAME="dac0_clk" TYPE="TARGET">
      <PARAMETER NAME="CAN_DEBUG" VALUE="false"/>
      <PARAMETER NAME="FREQ_HZ" VALUE="491520000.0"/>
      <PORTMAPS>
        <PORTMAP LOGICAL="CLK_N" PHYSICAL="dac0_clk_clk_n"/>
        <PORTMAP LOGICAL="CLK_P" PHYSICAL="dac0_clk_clk_p"/>
      </PORTMAPS>
    </BUSINTERFACE>
    <BUSINTERFACE BUSNAME="__NOC__" NAME="dac2_clk" TYPE="TARGET">
      <PARAMETER NAME="CAN_DEBUG" VALUE="false"/>
      <PARAMETER NAME="FREQ_HZ" VALUE="491520000.0"/>
      <PORTMAPS/>
    </BUSINTERFACE>
    <BUSINTERFACE BUSNAME="__NOC__" NAME="dac2_clk_1" TYPE="TARGET">
      <PARAMETER NAME="CAN_DEBUG" VALUE="false"/>
      <PARAMETER NAME="FREQ_HZ" VALUE="491520000.0"/>
      <PORTMAPS/>
    </BUSINTERFACE>
    <BUSINTERFACE BUSNAME="ddr_ddr4_0_C0_DDR4" DATAWIDTH="64" NAME="ddr4_pl" TYPE="INITIATOR">
      <PARAMETER NAME="CAN_DEBUG" VALUE="false"/>
      <PARAMETER NAME="TIMEPERIOD_PS" VALUE="769"/>
      <PARAMETER NAME="MEMORY_TYPE" VALUE="Components"/>
      <PARAMETER NAME="MEMORY_PART" VALUE="MT40A1G16RC-062E"/>
      <PARAMETER NAME="DATA_WIDTH" VALUE="64"/>
      <PARAMETER NAME="CS_ENABLED" VALUE="true"/>
      <PARAMETER NAME="DATA_MASK_ENABLED" VALUE="DM_NO_DBI"/>
      <PARAMETER NAME="SLOT" VALUE="Single"/>
      <PARAMETER NAME="CUSTOM_PARTS" VALUE="no_file_loaded"/>
      <PARAMETER NAME="MEM_ADDR_MAP" VALUE="ROW_COLUMN_BANK"/>
      <PARAMETER NAME="BURST_LENGTH" VALUE="8"/>
      <PARAMETER NAME="AXI_ARBITRATION_SCHEME" VALUE="RD_PRI_REG"/>
      <PARAMETER NAME="CAS_LATENCY" VALUE="19"/>
      <PARAMETER NAME="CAS_WRITE_LATENCY" VALUE="14"/>
      <PORTMAPS>
        <PORTMAP LOGICAL="ACT_N" PHYSICAL="ddr4_pl_act_n"/>
        <PORTMAP LOGICAL="ADR" PHYSICAL="ddr4_pl_adr"/>
        <PORTMAP LOGICAL="BA" PHYSICAL="ddr4_pl_ba"/>
        <PORTMAP LOGICAL="BG" PHYSICAL="ddr4_pl_bg"/>
        <PORTMAP LOGICAL="CK_C" PHYSICAL="ddr4_pl_ck_c"/>
        <PORTMAP LOGICAL="CK_T" PHYSICAL="ddr4_pl_ck_t"/>
        <PORTMAP LOGICAL="CKE" PHYSICAL="ddr4_pl_cke"/>
        <PORTMAP LOGICAL="CS_N" PHYSICAL="ddr4_pl_cs_n"/>
        <PORTMAP LOGICAL="DM_N" PHYSICAL="ddr4_pl_dm_n"/>
        <PORTMAP LOGICAL="DQ" PHYSICAL="ddr4_pl_dq"/>
        <PORTMAP LOGICAL="DQS_C" PHYSICAL="ddr4_pl_dqs_c"/>
        <PORTMAP LOGICAL="DQS_T" PHYSICAL="ddr4_pl_dqs_t"/>
        <PORTMAP LOGICAL="ODT" PHYSICAL="ddr4_pl_odt"/>
        <PORTMAP LOGICAL="RESET_N" PHYSICAL="ddr4_pl_reset_n"/>
      </PORTMAPS>
    </BUSINTERFACE>
    <BUSINTERFACE BUSNAME="External_Interface_sys_clk_ddr4" NAME="sys_clk_ddr4" TYPE="TARGET">
      <PARAMETER NAME="CAN_DEBUG" VALUE="false"/>
      <PARAMETER NAME="FREQ_HZ" VALUE="200000000"/>
      <PORTMAPS>
        <PORTMAP LOGICAL="CLK_P" PHYSICAL="sys_clk_ddr4_clk_p"/>
        <PORTMAP LOGICAL="CLK_N" PHYSICAL="sys_clk_ddr4_clk_n"/>
      </PORTMAPS>
    </BUSINTERFACE>
    <BUSINTERFACE BUSNAME="External_Interface_sysref_in" NAME="sysref_in" TYPE="TARGET">
      <PORTMAPS>
        <PORTMAP LOGICAL="diff_n" PHYSICAL="sysref_in_diff_n"/>
        <PORTMAP LOGICAL="diff_p" PHYSICAL="sysref_in_diff_p"/>
      </PORTMAPS>
    </BUSINTERFACE>
    <BUSINTERFACE BUSNAME="External_Interface_vin0_01" NAME="vin0_01" TYPE="TARGET">
      <PORTMAPS>
        <PORTMAP LOGICAL="V_N" PHYSICAL="vin0_01_v_n"/>
        <PORTMAP LOGICAL="V_P" PHYSICAL="vin0_01_v_p"/>
      </PORTMAPS>
    </BUSINTERFACE>
    <BUSINTERFACE BUSNAME="External_Interface_vin0_23" NAME="vin0_23" TYPE="TARGET">
      <PORTMAPS>
        <PORTMAP LOGICAL="V_N" PHYSICAL="vin0_23_v_n"/>
        <PORTMAP LOGICAL="V_P" PHYSICAL="vin0_23_v_p"/>
      </PORTMAPS>
    </BUSINTERFACE>
    <BUSINTERFACE BUSNAME="__NOC__" NAME="vin2_01" TYPE="TARGET">
      <PORTMAPS/>
    </BUSINTERFACE>
    <BUSINTERFACE BUSNAME="__NOC__" NAME="vin2_23" TYPE="TARGET">
      <PORTMAPS/>
    </BUSINTERFACE>
    <BUSINTERFACE BUSNAME="radio_rfdc_vout00" NAME="vout00" TYPE="INITIATOR">
      <PORTMAPS>
        <PORTMAP LOGICAL="V_N" PHYSICAL="vout00_v_n"/>
        <PORTMAP LOGICAL="V_P" PHYSICAL="vout00_v_p"/>
      </PORTMAPS>
    </BUSINTERFACE>
    <BUSINTERFACE BUSNAME="__NOC__" NAME="vout20" TYPE="INITIATOR">
      <PORTMAPS/>
    </BUSINTERFACE>
  </EXTERNALINTERFACES>

  <MODULES>
    <MODULE COREREVISION="27" FULLNAME="/axi_hpm0_fpd" HWVERSION="2.1" INSTANCE="axi_hpm0_fpd" IPTYPE="BUS" IS_ENABLE="1" MODCLASS="BUS" MODTYPE="axi_interconnect" VLNV="xilinx.com:ip:axi_interconnect:2.1">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_interconnect;v=v2_1;d=pg059-axi-interconnect.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="NUM_SI" VALUE="2"/>
        <PARAMETER NAME="NUM_MI" VALUE="1"/>
        <PARAMETER NAME="STRATEGY" VALUE="0"/>
        <PARAMETER NAME="ENABLE_ADVANCED_OPTIONS" VALUE="0"/>
        <PARAMETER NAME="ENABLE_PROTOCOL_CHECKERS" VALUE="0"/>
        <PARAMETER NAME="XBAR_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="PCHK_WAITS" VALUE="0"/>
        <PARAMETER NAME="PCHK_MAX_RD_BURSTS" VALUE="2"/>
        <PARAMETER NAME="PCHK_MAX_WR_BURSTS" VALUE="2"/>
        <PARAMETER NAME="SYNCHRONIZATION_STAGES" VALUE="3"/>
        <PARAMETER NAME="M00_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M01_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M02_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M03_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M04_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M05_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M06_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M07_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M08_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M09_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M10_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M11_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M12_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M13_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M14_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M15_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M16_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M17_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M18_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M19_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M20_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M21_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M22_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M23_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M24_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M25_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M26_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M27_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M28_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M29_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M30_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M31_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M32_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M33_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M34_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M35_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M36_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M37_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M38_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M39_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M40_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M41_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M42_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M43_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M44_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M45_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M46_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M47_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M48_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M49_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M50_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M51_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M52_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M53_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M54_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M55_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M56_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M57_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M58_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M59_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M60_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M61_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M62_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M63_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M00_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M01_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M02_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M03_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M04_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M05_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M06_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M07_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M08_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M09_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M10_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M11_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M12_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M13_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M14_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M15_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M16_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M17_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M18_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M19_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M20_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M21_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M22_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M23_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M24_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M25_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M26_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M27_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M28_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M29_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M30_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M31_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M32_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M33_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M34_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M35_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M36_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M37_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M38_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M39_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M40_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M41_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M42_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M43_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M44_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M45_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M46_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M47_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M48_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M49_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M50_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M51_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M52_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M53_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M54_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M55_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M56_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M57_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M58_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M59_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M60_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M61_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M62_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M63_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S00_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="S01_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S02_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S03_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S04_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S05_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S06_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S07_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S08_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S09_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S10_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S11_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S12_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S13_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S14_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S15_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S00_HAS_DATA_FIFO" VALUE="2"/>
        <PARAMETER NAME="S01_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S02_HAS_DATA_FIFO" VALUE="2"/>
        <PARAMETER NAME="S03_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S04_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S05_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S06_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S07_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S08_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S09_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S10_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S11_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S12_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S13_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S14_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S15_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M00_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M01_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M02_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M03_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M04_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M05_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M06_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M07_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M08_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M09_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M10_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M11_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M12_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M13_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M14_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M15_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M16_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M17_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M18_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M19_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M20_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M21_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M22_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M23_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M24_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M25_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M26_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M27_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M28_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M29_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M30_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M31_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M32_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M33_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M34_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M35_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M36_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M37_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M38_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M39_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M40_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M41_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M42_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M43_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M44_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M45_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M46_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M47_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M48_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M49_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M50_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M51_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M52_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M53_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M54_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M55_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M56_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M57_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M58_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M59_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M60_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M61_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M62_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M63_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M00_SECURE" VALUE="0"/>
        <PARAMETER NAME="M01_SECURE" VALUE="0"/>
        <PARAMETER NAME="M02_SECURE" VALUE="0"/>
        <PARAMETER NAME="M03_SECURE" VALUE="0"/>
        <PARAMETER NAME="M04_SECURE" VALUE="0"/>
        <PARAMETER NAME="M05_SECURE" VALUE="0"/>
        <PARAMETER NAME="M06_SECURE" VALUE="0"/>
        <PARAMETER NAME="M07_SECURE" VALUE="0"/>
        <PARAMETER NAME="M08_SECURE" VALUE="0"/>
        <PARAMETER NAME="M09_SECURE" VALUE="0"/>
        <PARAMETER NAME="M10_SECURE" VALUE="0"/>
        <PARAMETER NAME="M11_SECURE" VALUE="0"/>
        <PARAMETER NAME="M12_SECURE" VALUE="0"/>
        <PARAMETER NAME="M13_SECURE" VALUE="0"/>
        <PARAMETER NAME="M14_SECURE" VALUE="0"/>
        <PARAMETER NAME="M15_SECURE" VALUE="0"/>
        <PARAMETER NAME="M16_SECURE" VALUE="0"/>
        <PARAMETER NAME="M17_SECURE" VALUE="0"/>
        <PARAMETER NAME="M18_SECURE" VALUE="0"/>
        <PARAMETER NAME="M19_SECURE" VALUE="0"/>
        <PARAMETER NAME="M20_SECURE" VALUE="0"/>
        <PARAMETER NAME="M21_SECURE" VALUE="0"/>
        <PARAMETER NAME="M22_SECURE" VALUE="0"/>
        <PARAMETER NAME="M23_SECURE" VALUE="0"/>
        <PARAMETER NAME="M24_SECURE" VALUE="0"/>
        <PARAMETER NAME="M25_SECURE" VALUE="0"/>
        <PARAMETER NAME="M26_SECURE" VALUE="0"/>
        <PARAMETER NAME="M27_SECURE" VALUE="0"/>
        <PARAMETER NAME="M28_SECURE" VALUE="0"/>
        <PARAMETER NAME="M29_SECURE" VALUE="0"/>
        <PARAMETER NAME="M30_SECURE" VALUE="0"/>
        <PARAMETER NAME="M31_SECURE" VALUE="0"/>
        <PARAMETER NAME="M32_SECURE" VALUE="0"/>
        <PARAMETER NAME="M33_SECURE" VALUE="0"/>
        <PARAMETER NAME="M34_SECURE" VALUE="0"/>
        <PARAMETER NAME="M35_SECURE" VALUE="0"/>
        <PARAMETER NAME="M36_SECURE" VALUE="0"/>
        <PARAMETER NAME="M37_SECURE" VALUE="0"/>
        <PARAMETER NAME="M38_SECURE" VALUE="0"/>
        <PARAMETER NAME="M39_SECURE" VALUE="0"/>
        <PARAMETER NAME="M40_SECURE" VALUE="0"/>
        <PARAMETER NAME="M41_SECURE" VALUE="0"/>
        <PARAMETER NAME="M42_SECURE" VALUE="0"/>
        <PARAMETER NAME="M43_SECURE" VALUE="0"/>
        <PARAMETER NAME="M44_SECURE" VALUE="0"/>
        <PARAMETER NAME="M45_SECURE" VALUE="0"/>
        <PARAMETER NAME="M46_SECURE" VALUE="0"/>
        <PARAMETER NAME="M47_SECURE" VALUE="0"/>
        <PARAMETER NAME="M48_SECURE" VALUE="0"/>
        <PARAMETER NAME="M49_SECURE" VALUE="0"/>
        <PARAMETER NAME="M50_SECURE" VALUE="0"/>
        <PARAMETER NAME="M51_SECURE" VALUE="0"/>
        <PARAMETER NAME="M52_SECURE" VALUE="0"/>
        <PARAMETER NAME="M53_SECURE" VALUE="0"/>
        <PARAMETER NAME="M54_SECURE" VALUE="0"/>
        <PARAMETER NAME="M55_SECURE" VALUE="0"/>
        <PARAMETER NAME="M56_SECURE" VALUE="0"/>
        <PARAMETER NAME="M57_SECURE" VALUE="0"/>
        <PARAMETER NAME="M58_SECURE" VALUE="0"/>
        <PARAMETER NAME="M59_SECURE" VALUE="0"/>
        <PARAMETER NAME="M60_SECURE" VALUE="0"/>
        <PARAMETER NAME="M61_SECURE" VALUE="0"/>
        <PARAMETER NAME="M62_SECURE" VALUE="0"/>
        <PARAMETER NAME="M63_SECURE" VALUE="0"/>
        <PARAMETER NAME="S00_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S01_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S02_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S03_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S04_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S05_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S06_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S07_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S08_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S09_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S10_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S11_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S12_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S13_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S14_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S15_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="Component_Name" VALUE="adj_axi_hpm0_fpd_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="BUS"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="ACLK" SIGIS="clk" SIGNAME="ddr_ddr4_0_c0_ddr4_ui_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ddr_ddr4_0" PORT="c0_ddr4_ui_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ARESETN" SIGIS="rst" SIGNAME="ddr_ddr4_0_sys_reset_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ddr_ddr4_0_sys_reset" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_ACLK" SIGIS="clk" SIGNAME="zynq_ultra_ps_e_0_pl_clk1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0" PORT="pl_clk1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_ARESETN" SIGIS="rst" SIGNAME="proc_sys_reset_1_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="proc_sys_reset_1" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_ACLK" SIGIS="clk" SIGNAME="ddr_ddr4_0_c0_ddr4_ui_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ddr_ddr4_0" PORT="c0_ddr4_ui_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_ARESETN" SIGIS="rst" SIGNAME="ddr_ddr4_0_sys_reset_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ddr_ddr4_0_sys_reset" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="39" NAME="S00_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_hpm0_fpd_S00_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0" PORT="maxigp0_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="S00_AXI_awlen" RIGHT="0" SIGIS="undef" SIGNAME="axi_hpm0_fpd_S00_AXI_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0" PORT="maxigp0_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S00_AXI_awsize" RIGHT="0" SIGIS="undef" SIGNAME="axi_hpm0_fpd_S00_AXI_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0" PORT="maxigp0_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S00_AXI_awburst" RIGHT="0" SIGIS="undef" SIGNAME="axi_hpm0_fpd_S00_AXI_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0" PORT="maxigp0_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_awlock" SIGIS="undef" SIGNAME="axi_hpm0_fpd_S00_AXI_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0" PORT="maxigp0_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S00_AXI_awcache" RIGHT="0" SIGIS="undef" SIGNAME="axi_hpm0_fpd_S00_AXI_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0" PORT="maxigp0_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S00_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_hpm0_fpd_S00_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0" PORT="maxigp0_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S00_AXI_awqos" RIGHT="0" SIGIS="undef" SIGNAME="axi_hpm0_fpd_S00_AXI_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0" PORT="maxigp0_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_awvalid" SIGIS="undef" SIGNAME="axi_hpm0_fpd_S00_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0" PORT="maxigp0_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_awready" SIGIS="undef" SIGNAME="axi_hpm0_fpd_S00_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0" PORT="maxigp0_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="127" NAME="S00_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_hpm0_fpd_S00_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0" PORT="maxigp0_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="S00_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi_hpm0_fpd_S00_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0" PORT="maxigp0_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_wlast" SIGIS="undef" SIGNAME="axi_hpm0_fpd_S00_AXI_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0" PORT="maxigp0_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_wvalid" SIGIS="undef" SIGNAME="axi_hpm0_fpd_S00_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0" PORT="maxigp0_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_wready" SIGIS="undef" SIGNAME="axi_hpm0_fpd_S00_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0" PORT="maxigp0_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S00_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_hpm0_fpd_S00_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0" PORT="maxigp0_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_bvalid" SIGIS="undef" SIGNAME="axi_hpm0_fpd_S00_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0" PORT="maxigp0_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_bready" SIGIS="undef" SIGNAME="axi_hpm0_fpd_S00_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0" PORT="maxigp0_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="39" NAME="S00_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_hpm0_fpd_S00_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0" PORT="maxigp0_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="S00_AXI_arlen" RIGHT="0" SIGIS="undef" SIGNAME="axi_hpm0_fpd_S00_AXI_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0" PORT="maxigp0_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S00_AXI_arsize" RIGHT="0" SIGIS="undef" SIGNAME="axi_hpm0_fpd_S00_AXI_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0" PORT="maxigp0_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S00_AXI_arburst" RIGHT="0" SIGIS="undef" SIGNAME="axi_hpm0_fpd_S00_AXI_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0" PORT="maxigp0_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_arlock" SIGIS="undef" SIGNAME="axi_hpm0_fpd_S00_AXI_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0" PORT="maxigp0_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S00_AXI_arcache" RIGHT="0" SIGIS="undef" SIGNAME="axi_hpm0_fpd_S00_AXI_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0" PORT="maxigp0_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S00_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_hpm0_fpd_S00_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0" PORT="maxigp0_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S00_AXI_arqos" RIGHT="0" SIGIS="undef" SIGNAME="axi_hpm0_fpd_S00_AXI_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0" PORT="maxigp0_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_arvalid" SIGIS="undef" SIGNAME="axi_hpm0_fpd_S00_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0" PORT="maxigp0_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_arready" SIGIS="undef" SIGNAME="axi_hpm0_fpd_S00_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0" PORT="maxigp0_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="127" NAME="S00_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_hpm0_fpd_S00_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0" PORT="maxigp0_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S00_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_hpm0_fpd_S00_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0" PORT="maxigp0_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_rlast" SIGIS="undef" SIGNAME="axi_hpm0_fpd_S00_AXI_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0" PORT="maxigp0_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_rvalid" SIGIS="undef" SIGNAME="axi_hpm0_fpd_S00_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0" PORT="maxigp0_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_rready" SIGIS="undef" SIGNAME="axi_hpm0_fpd_S00_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0" PORT="maxigp0_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="M00_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_hpm0_fpd_M00_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ddr_ddr4_0" PORT="c0_ddr4_s_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="M00_AXI_awlen" RIGHT="0" SIGIS="undef" SIGNAME="axi_hpm0_fpd_M00_AXI_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ddr_ddr4_0" PORT="c0_ddr4_s_axi_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M00_AXI_awsize" RIGHT="0" SIGIS="undef" SIGNAME="axi_hpm0_fpd_M00_AXI_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ddr_ddr4_0" PORT="c0_ddr4_s_axi_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="M00_AXI_awburst" RIGHT="0" SIGIS="undef" SIGNAME="axi_hpm0_fpd_M00_AXI_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ddr_ddr4_0" PORT="c0_ddr4_s_axi_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M00_AXI_awlock" RIGHT="0" SIGIS="undef" SIGNAME="axi_hpm0_fpd_M00_AXI_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ddr_ddr4_0" PORT="c0_ddr4_s_axi_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M00_AXI_awcache" RIGHT="0" SIGIS="undef" SIGNAME="axi_hpm0_fpd_M00_AXI_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ddr_ddr4_0" PORT="c0_ddr4_s_axi_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M00_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_hpm0_fpd_M00_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ddr_ddr4_0" PORT="c0_ddr4_s_axi_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_awregion" SIGIS="undef"/>
        <PORT DIR="O" LEFT="3" NAME="M00_AXI_awqos" RIGHT="0" SIGIS="undef" SIGNAME="axi_hpm0_fpd_M00_AXI_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ddr_ddr4_0" PORT="c0_ddr4_s_axi_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_awvalid" SIGIS="undef" SIGNAME="axi_hpm0_fpd_M00_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ddr_ddr4_0" PORT="c0_ddr4_s_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_awready" SIGIS="undef" SIGNAME="axi_hpm0_fpd_M00_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ddr_ddr4_0" PORT="c0_ddr4_s_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="511" NAME="M00_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_hpm0_fpd_M00_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ddr_ddr4_0" PORT="c0_ddr4_s_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="M00_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi_hpm0_fpd_M00_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ddr_ddr4_0" PORT="c0_ddr4_s_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_wlast" SIGIS="undef" SIGNAME="axi_hpm0_fpd_M00_AXI_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ddr_ddr4_0" PORT="c0_ddr4_s_axi_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_wvalid" SIGIS="undef" SIGNAME="axi_hpm0_fpd_M00_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ddr_ddr4_0" PORT="c0_ddr4_s_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_wready" SIGIS="undef" SIGNAME="axi_hpm0_fpd_M00_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ddr_ddr4_0" PORT="c0_ddr4_s_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M00_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_hpm0_fpd_M00_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ddr_ddr4_0" PORT="c0_ddr4_s_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_bvalid" SIGIS="undef" SIGNAME="axi_hpm0_fpd_M00_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ddr_ddr4_0" PORT="c0_ddr4_s_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_bready" SIGIS="undef" SIGNAME="axi_hpm0_fpd_M00_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ddr_ddr4_0" PORT="c0_ddr4_s_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="M00_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_hpm0_fpd_M00_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ddr_ddr4_0" PORT="c0_ddr4_s_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="M00_AXI_arlen" RIGHT="0" SIGIS="undef" SIGNAME="axi_hpm0_fpd_M00_AXI_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ddr_ddr4_0" PORT="c0_ddr4_s_axi_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M00_AXI_arsize" RIGHT="0" SIGIS="undef" SIGNAME="axi_hpm0_fpd_M00_AXI_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ddr_ddr4_0" PORT="c0_ddr4_s_axi_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="M00_AXI_arburst" RIGHT="0" SIGIS="undef" SIGNAME="axi_hpm0_fpd_M00_AXI_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ddr_ddr4_0" PORT="c0_ddr4_s_axi_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M00_AXI_arlock" RIGHT="0" SIGIS="undef" SIGNAME="axi_hpm0_fpd_M00_AXI_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ddr_ddr4_0" PORT="c0_ddr4_s_axi_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M00_AXI_arcache" RIGHT="0" SIGIS="undef" SIGNAME="axi_hpm0_fpd_M00_AXI_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ddr_ddr4_0" PORT="c0_ddr4_s_axi_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M00_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_hpm0_fpd_M00_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ddr_ddr4_0" PORT="c0_ddr4_s_axi_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_arregion" SIGIS="undef"/>
        <PORT DIR="O" LEFT="3" NAME="M00_AXI_arqos" RIGHT="0" SIGIS="undef" SIGNAME="axi_hpm0_fpd_M00_AXI_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ddr_ddr4_0" PORT="c0_ddr4_s_axi_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_arvalid" SIGIS="undef" SIGNAME="axi_hpm0_fpd_M00_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ddr_ddr4_0" PORT="c0_ddr4_s_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_arready" SIGIS="undef" SIGNAME="axi_hpm0_fpd_M00_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ddr_ddr4_0" PORT="c0_ddr4_s_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="511" NAME="M00_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_hpm0_fpd_M00_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ddr_ddr4_0" PORT="c0_ddr4_s_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M00_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_hpm0_fpd_M00_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ddr_ddr4_0" PORT="c0_ddr4_s_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_rlast" SIGIS="undef" SIGNAME="axi_hpm0_fpd_M00_AXI_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ddr_ddr4_0" PORT="c0_ddr4_s_axi_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_rvalid" SIGIS="undef" SIGNAME="axi_hpm0_fpd_M00_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ddr_ddr4_0" PORT="c0_ddr4_s_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_rready" SIGIS="undef" SIGNAME="axi_hpm0_fpd_M00_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ddr_ddr4_0" PORT="c0_ddr4_s_axi_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S01_ACLK" SIGIS="clk" SIGNAME="radio_rfdc_clk_adc0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_rfdc" PORT="clk_adc0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S01_ARESETN" SIGIS="rst" SIGNAME="radio_proc_sys_reset_adc0_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_proc_sys_reset_adc0" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S01_AXI_awid" RIGHT="0" SIGIS="undef" SIGNAME="axi_hpm0_fpd_S01_AXI_awid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_0" PORT="M00_AXI_awid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="S01_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_hpm0_fpd_S01_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_0" PORT="M00_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="S01_AXI_awlen" RIGHT="0" SIGIS="undef" SIGNAME="axi_hpm0_fpd_S01_AXI_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_0" PORT="M00_AXI_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S01_AXI_awsize" RIGHT="0" SIGIS="undef" SIGNAME="axi_hpm0_fpd_S01_AXI_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_0" PORT="M00_AXI_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S01_AXI_awburst" RIGHT="0" SIGIS="undef" SIGNAME="axi_hpm0_fpd_S01_AXI_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_0" PORT="M00_AXI_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S01_AXI_awlock" RIGHT="0" SIGIS="undef" SIGNAME="axi_hpm0_fpd_S01_AXI_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_0" PORT="M00_AXI_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S01_AXI_awcache" RIGHT="0" SIGIS="undef" SIGNAME="axi_hpm0_fpd_S01_AXI_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_0" PORT="M00_AXI_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S01_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_hpm0_fpd_S01_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_0" PORT="M00_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S01_AXI_awqos" RIGHT="0" SIGIS="undef" SIGNAME="axi_hpm0_fpd_S01_AXI_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_0" PORT="M00_AXI_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S01_AXI_awvalid" RIGHT="0" SIGIS="undef" SIGNAME="axi_hpm0_fpd_S01_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_0" PORT="M00_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="S01_AXI_awready" RIGHT="0" SIGIS="undef" SIGNAME="axi_hpm0_fpd_S01_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_0" PORT="M00_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="511" NAME="S01_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_hpm0_fpd_S01_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_0" PORT="M00_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="S01_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi_hpm0_fpd_S01_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_0" PORT="M00_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S01_AXI_wlast" RIGHT="0" SIGIS="undef" SIGNAME="axi_hpm0_fpd_S01_AXI_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_0" PORT="M00_AXI_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S01_AXI_wvalid" RIGHT="0" SIGIS="undef" SIGNAME="axi_hpm0_fpd_S01_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_0" PORT="M00_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="S01_AXI_wready" RIGHT="0" SIGIS="undef" SIGNAME="axi_hpm0_fpd_S01_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_0" PORT="M00_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="S01_AXI_bid" RIGHT="0" SIGIS="undef" SIGNAME="axi_hpm0_fpd_S01_AXI_bid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_0" PORT="M00_AXI_bid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S01_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_hpm0_fpd_S01_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_0" PORT="M00_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="S01_AXI_bvalid" RIGHT="0" SIGIS="undef" SIGNAME="axi_hpm0_fpd_S01_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_0" PORT="M00_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S01_AXI_bready" RIGHT="0" SIGIS="undef" SIGNAME="axi_hpm0_fpd_S01_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_0" PORT="M00_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S01_AXI_arid" RIGHT="0" SIGIS="undef" SIGNAME="axi_hpm0_fpd_S01_AXI_arid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_0" PORT="M00_AXI_arid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="S01_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_hpm0_fpd_S01_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_0" PORT="M00_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="S01_AXI_arlen" RIGHT="0" SIGIS="undef" SIGNAME="axi_hpm0_fpd_S01_AXI_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_0" PORT="M00_AXI_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S01_AXI_arsize" RIGHT="0" SIGIS="undef" SIGNAME="axi_hpm0_fpd_S01_AXI_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_0" PORT="M00_AXI_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S01_AXI_arburst" RIGHT="0" SIGIS="undef" SIGNAME="axi_hpm0_fpd_S01_AXI_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_0" PORT="M00_AXI_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S01_AXI_arlock" RIGHT="0" SIGIS="undef" SIGNAME="axi_hpm0_fpd_S01_AXI_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_0" PORT="M00_AXI_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S01_AXI_arcache" RIGHT="0" SIGIS="undef" SIGNAME="axi_hpm0_fpd_S01_AXI_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_0" PORT="M00_AXI_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S01_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_hpm0_fpd_S01_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_0" PORT="M00_AXI_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S01_AXI_arqos" RIGHT="0" SIGIS="undef" SIGNAME="axi_hpm0_fpd_S01_AXI_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_0" PORT="M00_AXI_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S01_AXI_arvalid" RIGHT="0" SIGIS="undef" SIGNAME="axi_hpm0_fpd_S01_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_0" PORT="M00_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="S01_AXI_arready" RIGHT="0" SIGIS="undef" SIGNAME="axi_hpm0_fpd_S01_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_0" PORT="M00_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="S01_AXI_rid" RIGHT="0" SIGIS="undef" SIGNAME="axi_hpm0_fpd_S01_AXI_rid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_0" PORT="M00_AXI_rid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="511" NAME="S01_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_hpm0_fpd_S01_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_0" PORT="M00_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S01_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_hpm0_fpd_S01_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_0" PORT="M00_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="S01_AXI_rlast" RIGHT="0" SIGIS="undef" SIGNAME="axi_hpm0_fpd_S01_AXI_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_0" PORT="M00_AXI_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="S01_AXI_rvalid" RIGHT="0" SIGIS="undef" SIGNAME="axi_hpm0_fpd_S01_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_0" PORT="M00_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S01_AXI_rready" RIGHT="0" SIGIS="undef" SIGNAME="axi_hpm0_fpd_S01_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_0" PORT="M00_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="4" NAME="M00_AXI_arid" RIGHT="0" SIGIS="undef" SIGNAME="axi_hpm0_fpd_M00_AXI_arid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ddr_ddr4_0" PORT="c0_ddr4_s_axi_arid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="4" NAME="M00_AXI_awid" RIGHT="0" SIGIS="undef" SIGNAME="axi_hpm0_fpd_M00_AXI_awid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ddr_ddr4_0" PORT="c0_ddr4_s_axi_awid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="4" NAME="M00_AXI_bid" RIGHT="0" SIGIS="undef" SIGNAME="axi_hpm0_fpd_M00_AXI_bid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ddr_ddr4_0" PORT="c0_ddr4_s_axi_bid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="4" NAME="M00_AXI_rid" RIGHT="0" SIGIS="undef" SIGNAME="axi_hpm0_fpd_M00_AXI_rid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ddr_ddr4_0" PORT="c0_ddr4_s_axi_rid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="S00_AXI_arid" RIGHT="0" SIGIS="undef" SIGNAME="axi_hpm0_fpd_S00_AXI_arid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0" PORT="maxigp0_arid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="S00_AXI_aruser" RIGHT="0" SIGIS="undef" SIGNAME="axi_hpm0_fpd_S00_AXI_aruser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0" PORT="maxigp0_aruser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="S00_AXI_awid" RIGHT="0" SIGIS="undef" SIGNAME="axi_hpm0_fpd_S00_AXI_awid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0" PORT="maxigp0_awid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="S00_AXI_awuser" RIGHT="0" SIGIS="undef" SIGNAME="axi_hpm0_fpd_S00_AXI_awuser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0" PORT="maxigp0_awuser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="S00_AXI_bid" RIGHT="0" SIGIS="undef" SIGNAME="axi_hpm0_fpd_S00_AXI_bid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0" PORT="maxigp0_bid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="S00_AXI_rid" RIGHT="0" SIGIS="undef" SIGNAME="axi_hpm0_fpd_S00_AXI_rid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0" PORT="maxigp0_rid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S01_AXI_arregion" RIGHT="0" SIGIS="undef" SIGNAME="axi_hpm0_fpd_S01_AXI_arregion">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_0" PORT="M00_AXI_arregion"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S01_AXI_awregion" RIGHT="0" SIGIS="undef" SIGNAME="axi_hpm0_fpd_S01_AXI_awregion">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_0" PORT="M00_AXI_awregion"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="zynq_ultra_ps_e_0_M_AXI_HPM0_FPD" DATAWIDTH="128" NAME="S00_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="S00_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="S00_AXI_awlen"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="S00_AXI_awsize"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="S00_AXI_awburst"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="S00_AXI_awlock"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="S00_AXI_awcache"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="S00_AXI_awprot"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="S00_AXI_awqos"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="S00_AXI_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="S00_AXI_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="S00_AXI_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="S00_AXI_wstrb"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="S00_AXI_wlast"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="S00_AXI_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="S00_AXI_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="S00_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="S00_AXI_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="S00_AXI_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="S00_AXI_araddr"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="S00_AXI_arlen"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="S00_AXI_arsize"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="S00_AXI_arburst"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="S00_AXI_arlock"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="S00_AXI_arcache"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="S00_AXI_arprot"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="S00_AXI_arqos"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="S00_AXI_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="S00_AXI_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="S00_AXI_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="S00_AXI_rresp"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="S00_AXI_rlast"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="S00_AXI_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="S00_AXI_rready"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="S00_AXI_arid"/>
            <PORTMAP LOGICAL="ARUSER" PHYSICAL="S00_AXI_aruser"/>
            <PORTMAP LOGICAL="AWID" PHYSICAL="S00_AXI_awid"/>
            <PORTMAP LOGICAL="AWUSER" PHYSICAL="S00_AXI_awuser"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="S00_AXI_bid"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="S00_AXI_rid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_hpm0_fpd_M00_AXI" DATAWIDTH="512" NAME="M00_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="M00_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="M00_AXI_awlen"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="M00_AXI_awsize"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="M00_AXI_awburst"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="M00_AXI_awlock"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="M00_AXI_awcache"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="M00_AXI_awprot"/>
            <PORTMAP LOGICAL="AWREGION" PHYSICAL="M00_AXI_awregion"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="M00_AXI_awqos"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="M00_AXI_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="M00_AXI_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="M00_AXI_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="M00_AXI_wstrb"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="M00_AXI_wlast"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="M00_AXI_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="M00_AXI_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="M00_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="M00_AXI_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="M00_AXI_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="M00_AXI_araddr"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="M00_AXI_arlen"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="M00_AXI_arsize"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="M00_AXI_arburst"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="M00_AXI_arlock"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="M00_AXI_arcache"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="M00_AXI_arprot"/>
            <PORTMAP LOGICAL="ARREGION" PHYSICAL="M00_AXI_arregion"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="M00_AXI_arqos"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="M00_AXI_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="M00_AXI_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="M00_AXI_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="M00_AXI_rresp"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="M00_AXI_rlast"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="M00_AXI_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="M00_AXI_rready"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="M00_AXI_arid"/>
            <PORTMAP LOGICAL="AWID" PHYSICAL="M00_AXI_awid"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="M00_AXI_bid"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="M00_AXI_rid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="radio_axi_interconnect_0_M00_AXI" DATAWIDTH="512" NAME="S01_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="AWID" PHYSICAL="S01_AXI_awid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="S01_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="S01_AXI_awlen"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="S01_AXI_awsize"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="S01_AXI_awburst"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="S01_AXI_awlock"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="S01_AXI_awcache"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="S01_AXI_awprot"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="S01_AXI_awqos"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="S01_AXI_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="S01_AXI_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="S01_AXI_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="S01_AXI_wstrb"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="S01_AXI_wlast"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="S01_AXI_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="S01_AXI_wready"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="S01_AXI_bid"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="S01_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="S01_AXI_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="S01_AXI_bready"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="S01_AXI_arid"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="S01_AXI_araddr"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="S01_AXI_arlen"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="S01_AXI_arsize"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="S01_AXI_arburst"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="S01_AXI_arlock"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="S01_AXI_arcache"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="S01_AXI_arprot"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="S01_AXI_arqos"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="S01_AXI_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="S01_AXI_arready"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="S01_AXI_rid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="S01_AXI_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="S01_AXI_rresp"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="S01_AXI_rlast"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="S01_AXI_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="S01_AXI_rready"/>
            <PORTMAP LOGICAL="ARREGION" PHYSICAL="S01_AXI_arregion"/>
            <PORTMAP LOGICAL="AWREGION" PHYSICAL="S01_AXI_awregion"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="27" FULLNAME="/axi_interconnect_0" HWVERSION="2.1" INSTANCE="axi_interconnect_0" IPTYPE="BUS" IS_ENABLE="1" MODCLASS="BUS" MODTYPE="axi_interconnect" VLNV="xilinx.com:ip:axi_interconnect:2.1">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_interconnect;v=v2_1;d=pg059-axi-interconnect.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="NUM_SI" VALUE="1"/>
        <PARAMETER NAME="NUM_MI" VALUE="1"/>
        <PARAMETER NAME="STRATEGY" VALUE="0"/>
        <PARAMETER NAME="ENABLE_ADVANCED_OPTIONS" VALUE="0"/>
        <PARAMETER NAME="ENABLE_PROTOCOL_CHECKERS" VALUE="0"/>
        <PARAMETER NAME="XBAR_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="PCHK_WAITS" VALUE="0"/>
        <PARAMETER NAME="PCHK_MAX_RD_BURSTS" VALUE="2"/>
        <PARAMETER NAME="PCHK_MAX_WR_BURSTS" VALUE="2"/>
        <PARAMETER NAME="SYNCHRONIZATION_STAGES" VALUE="3"/>
        <PARAMETER NAME="M00_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M01_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M02_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M03_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M04_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M05_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M06_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M07_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M08_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M09_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M10_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M11_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M12_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M13_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M14_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M15_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M16_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M17_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M18_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M19_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M20_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M21_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M22_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M23_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M24_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M25_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M26_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M27_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M28_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M29_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M30_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M31_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M32_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M33_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M34_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M35_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M36_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M37_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M38_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M39_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M40_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M41_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M42_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M43_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M44_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M45_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M46_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M47_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M48_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M49_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M50_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M51_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M52_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M53_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M54_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M55_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M56_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M57_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M58_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M59_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M60_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M61_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M62_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M63_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M00_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M01_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M02_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M03_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M04_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M05_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M06_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M07_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M08_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M09_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M10_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M11_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M12_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M13_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M14_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M15_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M16_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M17_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M18_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M19_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M20_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M21_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M22_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M23_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M24_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M25_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M26_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M27_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M28_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M29_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M30_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M31_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M32_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M33_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M34_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M35_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M36_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M37_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M38_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M39_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M40_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M41_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M42_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M43_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M44_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M45_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M46_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M47_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M48_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M49_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M50_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M51_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M52_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M53_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M54_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M55_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M56_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M57_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M58_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M59_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M60_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M61_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M62_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M63_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S00_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S01_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S02_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S03_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S04_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S05_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S06_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S07_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S08_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S09_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S10_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S11_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S12_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S13_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S14_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S15_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S00_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S01_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S02_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S03_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S04_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S05_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S06_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S07_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S08_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S09_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S10_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S11_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S12_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S13_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S14_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S15_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M00_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M01_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M02_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M03_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M04_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M05_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M06_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M07_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M08_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M09_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M10_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M11_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M12_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M13_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M14_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M15_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M16_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M17_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M18_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M19_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M20_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M21_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M22_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M23_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M24_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M25_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M26_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M27_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M28_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M29_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M30_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M31_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M32_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M33_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M34_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M35_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M36_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M37_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M38_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M39_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M40_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M41_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M42_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M43_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M44_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M45_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M46_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M47_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M48_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M49_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M50_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M51_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M52_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M53_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M54_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M55_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M56_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M57_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M58_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M59_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M60_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M61_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M62_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M63_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M00_SECURE" VALUE="0"/>
        <PARAMETER NAME="M01_SECURE" VALUE="0"/>
        <PARAMETER NAME="M02_SECURE" VALUE="0"/>
        <PARAMETER NAME="M03_SECURE" VALUE="0"/>
        <PARAMETER NAME="M04_SECURE" VALUE="0"/>
        <PARAMETER NAME="M05_SECURE" VALUE="0"/>
        <PARAMETER NAME="M06_SECURE" VALUE="0"/>
        <PARAMETER NAME="M07_SECURE" VALUE="0"/>
        <PARAMETER NAME="M08_SECURE" VALUE="0"/>
        <PARAMETER NAME="M09_SECURE" VALUE="0"/>
        <PARAMETER NAME="M10_SECURE" VALUE="0"/>
        <PARAMETER NAME="M11_SECURE" VALUE="0"/>
        <PARAMETER NAME="M12_SECURE" VALUE="0"/>
        <PARAMETER NAME="M13_SECURE" VALUE="0"/>
        <PARAMETER NAME="M14_SECURE" VALUE="0"/>
        <PARAMETER NAME="M15_SECURE" VALUE="0"/>
        <PARAMETER NAME="M16_SECURE" VALUE="0"/>
        <PARAMETER NAME="M17_SECURE" VALUE="0"/>
        <PARAMETER NAME="M18_SECURE" VALUE="0"/>
        <PARAMETER NAME="M19_SECURE" VALUE="0"/>
        <PARAMETER NAME="M20_SECURE" VALUE="0"/>
        <PARAMETER NAME="M21_SECURE" VALUE="0"/>
        <PARAMETER NAME="M22_SECURE" VALUE="0"/>
        <PARAMETER NAME="M23_SECURE" VALUE="0"/>
        <PARAMETER NAME="M24_SECURE" VALUE="0"/>
        <PARAMETER NAME="M25_SECURE" VALUE="0"/>
        <PARAMETER NAME="M26_SECURE" VALUE="0"/>
        <PARAMETER NAME="M27_SECURE" VALUE="0"/>
        <PARAMETER NAME="M28_SECURE" VALUE="0"/>
        <PARAMETER NAME="M29_SECURE" VALUE="0"/>
        <PARAMETER NAME="M30_SECURE" VALUE="0"/>
        <PARAMETER NAME="M31_SECURE" VALUE="0"/>
        <PARAMETER NAME="M32_SECURE" VALUE="0"/>
        <PARAMETER NAME="M33_SECURE" VALUE="0"/>
        <PARAMETER NAME="M34_SECURE" VALUE="0"/>
        <PARAMETER NAME="M35_SECURE" VALUE="0"/>
        <PARAMETER NAME="M36_SECURE" VALUE="0"/>
        <PARAMETER NAME="M37_SECURE" VALUE="0"/>
        <PARAMETER NAME="M38_SECURE" VALUE="0"/>
        <PARAMETER NAME="M39_SECURE" VALUE="0"/>
        <PARAMETER NAME="M40_SECURE" VALUE="0"/>
        <PARAMETER NAME="M41_SECURE" VALUE="0"/>
        <PARAMETER NAME="M42_SECURE" VALUE="0"/>
        <PARAMETER NAME="M43_SECURE" VALUE="0"/>
        <PARAMETER NAME="M44_SECURE" VALUE="0"/>
        <PARAMETER NAME="M45_SECURE" VALUE="0"/>
        <PARAMETER NAME="M46_SECURE" VALUE="0"/>
        <PARAMETER NAME="M47_SECURE" VALUE="0"/>
        <PARAMETER NAME="M48_SECURE" VALUE="0"/>
        <PARAMETER NAME="M49_SECURE" VALUE="0"/>
        <PARAMETER NAME="M50_SECURE" VALUE="0"/>
        <PARAMETER NAME="M51_SECURE" VALUE="0"/>
        <PARAMETER NAME="M52_SECURE" VALUE="0"/>
        <PARAMETER NAME="M53_SECURE" VALUE="0"/>
        <PARAMETER NAME="M54_SECURE" VALUE="0"/>
        <PARAMETER NAME="M55_SECURE" VALUE="0"/>
        <PARAMETER NAME="M56_SECURE" VALUE="0"/>
        <PARAMETER NAME="M57_SECURE" VALUE="0"/>
        <PARAMETER NAME="M58_SECURE" VALUE="0"/>
        <PARAMETER NAME="M59_SECURE" VALUE="0"/>
        <PARAMETER NAME="M60_SECURE" VALUE="0"/>
        <PARAMETER NAME="M61_SECURE" VALUE="0"/>
        <PARAMETER NAME="M62_SECURE" VALUE="0"/>
        <PARAMETER NAME="M63_SECURE" VALUE="0"/>
        <PARAMETER NAME="S00_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S01_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S02_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S03_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S04_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S05_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S06_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S07_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S08_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S09_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S10_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S11_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S12_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S13_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S14_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S15_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="Component_Name" VALUE="adj_axi_interconnect_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="BUS"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="ACLK" SIGIS="clk" SIGNAME="zynq_ultra_ps_e_0_pl_clk0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0" PORT="pl_clk0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ARESETN" SIGIS="rst" SIGNAME="proc_sys_reset_0_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="proc_sys_reset_0" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_ACLK" SIGIS="clk" SIGNAME="zynq_ultra_ps_e_0_pl_clk0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0" PORT="pl_clk0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_ARESETN" SIGIS="rst" SIGNAME="proc_sys_reset_0_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="proc_sys_reset_0" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_ACLK" SIGIS="clk" SIGNAME="zynq_ultra_ps_e_0_pl_clk0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0" PORT="pl_clk0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_ARESETN" SIGIS="rst" SIGNAME="proc_sys_reset_0_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="proc_sys_reset_0" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="39" NAME="S00_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_S00_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0" PORT="maxigp1_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="S00_AXI_awlen" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_S00_AXI_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0" PORT="maxigp1_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S00_AXI_awsize" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_S00_AXI_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0" PORT="maxigp1_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S00_AXI_awburst" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_S00_AXI_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0" PORT="maxigp1_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_awlock" SIGIS="undef" SIGNAME="axi_interconnect_0_S00_AXI_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0" PORT="maxigp1_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S00_AXI_awcache" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_S00_AXI_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0" PORT="maxigp1_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S00_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_S00_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0" PORT="maxigp1_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S00_AXI_awqos" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_S00_AXI_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0" PORT="maxigp1_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_awvalid" SIGIS="undef" SIGNAME="axi_interconnect_0_S00_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0" PORT="maxigp1_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_awready" SIGIS="undef" SIGNAME="axi_interconnect_0_S00_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0" PORT="maxigp1_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="127" NAME="S00_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_S00_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0" PORT="maxigp1_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="S00_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_S00_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0" PORT="maxigp1_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_wlast" SIGIS="undef" SIGNAME="axi_interconnect_0_S00_AXI_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0" PORT="maxigp1_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_wvalid" SIGIS="undef" SIGNAME="axi_interconnect_0_S00_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0" PORT="maxigp1_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_wready" SIGIS="undef" SIGNAME="axi_interconnect_0_S00_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0" PORT="maxigp1_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S00_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_S00_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0" PORT="maxigp1_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_bvalid" SIGIS="undef" SIGNAME="axi_interconnect_0_S00_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0" PORT="maxigp1_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_bready" SIGIS="undef" SIGNAME="axi_interconnect_0_S00_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0" PORT="maxigp1_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="39" NAME="S00_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_S00_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0" PORT="maxigp1_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="S00_AXI_arlen" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_S00_AXI_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0" PORT="maxigp1_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S00_AXI_arsize" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_S00_AXI_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0" PORT="maxigp1_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S00_AXI_arburst" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_S00_AXI_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0" PORT="maxigp1_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_arlock" SIGIS="undef" SIGNAME="axi_interconnect_0_S00_AXI_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0" PORT="maxigp1_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S00_AXI_arcache" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_S00_AXI_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0" PORT="maxigp1_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S00_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_S00_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0" PORT="maxigp1_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S00_AXI_arqos" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_S00_AXI_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0" PORT="maxigp1_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_arvalid" SIGIS="undef" SIGNAME="axi_interconnect_0_S00_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0" PORT="maxigp1_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_arready" SIGIS="undef" SIGNAME="axi_interconnect_0_S00_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0" PORT="maxigp1_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="127" NAME="S00_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_S00_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0" PORT="maxigp1_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S00_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_S00_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0" PORT="maxigp1_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_rlast" SIGIS="undef" SIGNAME="axi_interconnect_0_S00_AXI_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0" PORT="maxigp1_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_rvalid" SIGIS="undef" SIGNAME="axi_interconnect_0_S00_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0" PORT="maxigp1_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_rready" SIGIS="undef" SIGNAME="axi_interconnect_0_S00_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0" PORT="maxigp1_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="39" NAME="M00_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M00_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_ps" PORT="S00_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_awlen" SIGIS="undef" SIGNAME="axi_interconnect_0_M00_AXI_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_ps" PORT="S00_AXI_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_awsize" SIGIS="undef" SIGNAME="axi_interconnect_0_M00_AXI_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_ps" PORT="S00_AXI_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_awburst" SIGIS="undef" SIGNAME="axi_interconnect_0_M00_AXI_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_ps" PORT="S00_AXI_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_awlock" SIGIS="undef" SIGNAME="axi_interconnect_0_M00_AXI_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_ps" PORT="S00_AXI_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_awcache" SIGIS="undef" SIGNAME="axi_interconnect_0_M00_AXI_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_ps" PORT="S00_AXI_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M00_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M00_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_ps" PORT="S00_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_awregion" SIGIS="undef"/>
        <PORT DIR="O" NAME="M00_AXI_awqos" SIGIS="undef" SIGNAME="axi_interconnect_0_M00_AXI_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_ps" PORT="S00_AXI_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M00_AXI_awvalid" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M00_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_ps" PORT="S00_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M00_AXI_awready" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M00_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_ps" PORT="S00_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M00_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M00_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_ps" PORT="S00_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M00_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M00_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_ps" PORT="S00_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_wlast" SIGIS="undef" SIGNAME="axi_interconnect_0_M00_AXI_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_ps" PORT="S00_AXI_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M00_AXI_wvalid" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M00_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_ps" PORT="S00_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M00_AXI_wready" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M00_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_ps" PORT="S00_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M00_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M00_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_ps" PORT="S00_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M00_AXI_bvalid" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M00_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_ps" PORT="S00_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M00_AXI_bready" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M00_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_ps" PORT="S00_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="39" NAME="M00_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M00_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_ps" PORT="S00_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_arlen" SIGIS="undef" SIGNAME="axi_interconnect_0_M00_AXI_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_ps" PORT="S00_AXI_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_arsize" SIGIS="undef" SIGNAME="axi_interconnect_0_M00_AXI_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_ps" PORT="S00_AXI_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_arburst" SIGIS="undef" SIGNAME="axi_interconnect_0_M00_AXI_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_ps" PORT="S00_AXI_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_arlock" SIGIS="undef" SIGNAME="axi_interconnect_0_M00_AXI_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_ps" PORT="S00_AXI_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_arcache" SIGIS="undef" SIGNAME="axi_interconnect_0_M00_AXI_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_ps" PORT="S00_AXI_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M00_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M00_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_ps" PORT="S00_AXI_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_arregion" SIGIS="undef"/>
        <PORT DIR="O" NAME="M00_AXI_arqos" SIGIS="undef" SIGNAME="axi_interconnect_0_M00_AXI_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_ps" PORT="S00_AXI_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M00_AXI_arvalid" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M00_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_ps" PORT="S00_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M00_AXI_arready" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M00_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_ps" PORT="S00_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="M00_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M00_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_ps" PORT="S00_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M00_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M00_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_ps" PORT="S00_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_rlast" SIGIS="undef" SIGNAME="axi_interconnect_0_M00_AXI_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_ps" PORT="S00_AXI_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M00_AXI_rvalid" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M00_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_ps" PORT="S00_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M00_AXI_rready" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M00_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_ps" PORT="S00_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="S00_AXI_arid" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_S00_AXI_arid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0" PORT="maxigp1_arid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="S00_AXI_awid" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_S00_AXI_awid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0" PORT="maxigp1_awid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="S00_AXI_bid" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_S00_AXI_bid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0" PORT="maxigp1_bid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="S00_AXI_rid" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_S00_AXI_rid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0" PORT="maxigp1_rid"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="zynq_ultra_ps_e_0_M_AXI_HPM1_FPD" DATAWIDTH="128" NAME="S00_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="S00_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="S00_AXI_awlen"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="S00_AXI_awsize"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="S00_AXI_awburst"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="S00_AXI_awlock"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="S00_AXI_awcache"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="S00_AXI_awprot"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="S00_AXI_awqos"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="S00_AXI_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="S00_AXI_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="S00_AXI_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="S00_AXI_wstrb"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="S00_AXI_wlast"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="S00_AXI_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="S00_AXI_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="S00_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="S00_AXI_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="S00_AXI_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="S00_AXI_araddr"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="S00_AXI_arlen"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="S00_AXI_arsize"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="S00_AXI_arburst"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="S00_AXI_arlock"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="S00_AXI_arcache"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="S00_AXI_arprot"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="S00_AXI_arqos"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="S00_AXI_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="S00_AXI_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="S00_AXI_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="S00_AXI_rresp"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="S00_AXI_rlast"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="S00_AXI_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="S00_AXI_rready"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="S00_AXI_arid"/>
            <PORTMAP LOGICAL="AWID" PHYSICAL="S00_AXI_awid"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="S00_AXI_bid"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="S00_AXI_rid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_interconnect_0_M00_AXI" DATAWIDTH="32" NAME="M00_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="M00_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="M00_AXI_awlen"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="M00_AXI_awsize"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="M00_AXI_awburst"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="M00_AXI_awlock"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="M00_AXI_awcache"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="M00_AXI_awprot"/>
            <PORTMAP LOGICAL="AWREGION" PHYSICAL="M00_AXI_awregion"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="M00_AXI_awqos"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="M00_AXI_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="M00_AXI_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="M00_AXI_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="M00_AXI_wstrb"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="M00_AXI_wlast"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="M00_AXI_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="M00_AXI_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="M00_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="M00_AXI_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="M00_AXI_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="M00_AXI_araddr"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="M00_AXI_arlen"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="M00_AXI_arsize"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="M00_AXI_arburst"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="M00_AXI_arlock"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="M00_AXI_arcache"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="M00_AXI_arprot"/>
            <PORTMAP LOGICAL="ARREGION" PHYSICAL="M00_AXI_arregion"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="M00_AXI_arqos"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="M00_AXI_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="M00_AXI_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="M00_AXI_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="M00_AXI_rresp"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="M00_AXI_rlast"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="M00_AXI_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="M00_AXI_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="10" FULLNAME="/clk_wiz_0" HWVERSION="6.0" INSTANCE="clk_wiz_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="clk_wiz" VLNV="xilinx.com:ip:clk_wiz:6.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=clk_wiz;v=v6_0;d=pg065-clk-wiz.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_CLKOUT2_USED" VALUE="0"/>
        <PARAMETER NAME="C_USER_CLK_FREQ0" VALUE="100.0"/>
        <PARAMETER NAME="C_AUTO_PRIMITIVE" VALUE="MMCM"/>
        <PARAMETER NAME="C_USER_CLK_FREQ1" VALUE="100.0"/>
        <PARAMETER NAME="C_USER_CLK_FREQ2" VALUE="100.0"/>
        <PARAMETER NAME="C_USER_CLK_FREQ3" VALUE="100.0"/>
        <PARAMETER NAME="C_ENABLE_CLOCK_MONITOR" VALUE="0"/>
        <PARAMETER NAME="C_ENABLE_USER_CLOCK0" VALUE="0"/>
        <PARAMETER NAME="C_ENABLE_USER_CLOCK1" VALUE="0"/>
        <PARAMETER NAME="C_ENABLE_USER_CLOCK2" VALUE="0"/>
        <PARAMETER NAME="C_ENABLE_USER_CLOCK3" VALUE="0"/>
        <PARAMETER NAME="C_Enable_PLL0" VALUE="0"/>
        <PARAMETER NAME="C_Enable_PLL1" VALUE="0"/>
        <PARAMETER NAME="C_REF_CLK_FREQ" VALUE="100.0"/>
        <PARAMETER NAME="C_PRECISION" VALUE="1"/>
        <PARAMETER NAME="C_CLKOUT3_USED" VALUE="0"/>
        <PARAMETER NAME="C_CLKOUT4_USED" VALUE="0"/>
        <PARAMETER NAME="C_CLKOUT5_USED" VALUE="0"/>
        <PARAMETER NAME="C_CLKOUT6_USED" VALUE="0"/>
        <PARAMETER NAME="C_CLKOUT7_USED" VALUE="0"/>
        <PARAMETER NAME="C_USE_CLKOUT1_BAR" VALUE="0"/>
        <PARAMETER NAME="C_USE_CLKOUT2_BAR" VALUE="0"/>
        <PARAMETER NAME="C_USE_CLKOUT3_BAR" VALUE="0"/>
        <PARAMETER NAME="C_USE_CLKOUT4_BAR" VALUE="0"/>
        <PARAMETER NAME="c_component_name" VALUE="adj_clk_wiz_0_0"/>
        <PARAMETER NAME="C_PLATFORM" VALUE="UNKNOWN"/>
        <PARAMETER NAME="C_USE_FREQ_SYNTH" VALUE="1"/>
        <PARAMETER NAME="C_USE_PHASE_ALIGNMENT" VALUE="0"/>
        <PARAMETER NAME="C_PRIM_IN_JITTER" VALUE="0.010"/>
        <PARAMETER NAME="C_SECONDARY_IN_JITTER" VALUE="0.010"/>
        <PARAMETER NAME="C_JITTER_SEL" VALUE="No_Jitter"/>
        <PARAMETER NAME="C_USE_MIN_POWER" VALUE="0"/>
        <PARAMETER NAME="C_USE_MIN_O_JITTER" VALUE="0"/>
        <PARAMETER NAME="C_USE_MAX_I_JITTER" VALUE="0"/>
        <PARAMETER NAME="C_USE_DYN_PHASE_SHIFT" VALUE="0"/>
        <PARAMETER NAME="C_OPTIMIZE_CLOCKING_STRUCTURE_EN" VALUE="0"/>
        <PARAMETER NAME="C_USE_INCLK_SWITCHOVER" VALUE="0"/>
        <PARAMETER NAME="C_USE_DYN_RECONFIG" VALUE="0"/>
        <PARAMETER NAME="C_USE_SPREAD_SPECTRUM" VALUE="0"/>
        <PARAMETER NAME="C_USE_FAST_SIMULATION" VALUE="0"/>
        <PARAMETER NAME="C_PRIMTYPE_SEL" VALUE="AUTO"/>
        <PARAMETER NAME="C_USE_CLK_VALID" VALUE="0"/>
        <PARAMETER NAME="C_PRIM_IN_FREQ" VALUE="300.000"/>
        <PARAMETER NAME="C_PRIM_IN_TIMEPERIOD" VALUE="10.000"/>
        <PARAMETER NAME="C_IN_FREQ_UNITS" VALUE="Units_MHz"/>
        <PARAMETER NAME="C_SECONDARY_IN_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_SECONDARY_IN_TIMEPERIOD" VALUE="10.000"/>
        <PARAMETER NAME="C_FEEDBACK_SOURCE" VALUE="FDBK_AUTO"/>
        <PARAMETER NAME="C_PRIM_SOURCE" VALUE="Single_ended_clock_capable_pin"/>
        <PARAMETER NAME="C_PHASESHIFT_MODE" VALUE="LATENCY"/>
        <PARAMETER NAME="C_SECONDARY_SOURCE" VALUE="Single_ended_clock_capable_pin"/>
        <PARAMETER NAME="C_CLKFB_IN_SIGNALING" VALUE="SINGLE"/>
        <PARAMETER NAME="C_USE_RESET" VALUE="1"/>
        <PARAMETER NAME="C_RESET_LOW" VALUE="1"/>
        <PARAMETER NAME="C_USE_LOCKED" VALUE="1"/>
        <PARAMETER NAME="C_USE_INCLK_STOPPED" VALUE="0"/>
        <PARAMETER NAME="C_USE_CLKFB_STOPPED" VALUE="0"/>
        <PARAMETER NAME="C_USE_POWER_DOWN" VALUE="0"/>
        <PARAMETER NAME="C_USE_STATUS" VALUE="0"/>
        <PARAMETER NAME="C_USE_FREEZE" VALUE="0"/>
        <PARAMETER NAME="C_NUM_OUT_CLKS" VALUE="1"/>
        <PARAMETER NAME="C_CLKOUT1_DRIVES" VALUE="BUFG"/>
        <PARAMETER NAME="C_CLKOUT2_DRIVES" VALUE="BUFG"/>
        <PARAMETER NAME="C_CLKOUT3_DRIVES" VALUE="BUFG"/>
        <PARAMETER NAME="C_CLKOUT4_DRIVES" VALUE="BUFG"/>
        <PARAMETER NAME="C_CLKOUT5_DRIVES" VALUE="BUFG"/>
        <PARAMETER NAME="C_CLKOUT6_DRIVES" VALUE="BUFG"/>
        <PARAMETER NAME="C_CLKOUT7_DRIVES" VALUE="BUFG"/>
        <PARAMETER NAME="C_INCLK_SUM_ROW0" VALUE="Input Clock   Freq (MHz)    Input Jitter (UI)"/>
        <PARAMETER NAME="C_INCLK_SUM_ROW1" VALUE="__primary_________300.000____________0.010"/>
        <PARAMETER NAME="C_INCLK_SUM_ROW2" VALUE="no_secondary_input_clock"/>
        <PARAMETER NAME="C_OUTCLK_SUM_ROW0A" VALUE="Output     Output      Phase    Duty Cycle   Pk-to-Pk     Phase"/>
        <PARAMETER NAME="C_OUTCLK_SUM_ROW0B" VALUE="Clock     Freq (MHz)  (degrees)    (%)     Jitter (ps)  Error (ps)"/>
        <PARAMETER NAME="C_OUTCLK_SUM_ROW1" VALUE="clk_out1__310.00000______0.000______50.0______177.750____352.538"/>
        <PARAMETER NAME="C_OUTCLK_SUM_ROW2" VALUE="no_CLK_OUT2_output"/>
        <PARAMETER NAME="C_OUTCLK_SUM_ROW3" VALUE="no_CLK_OUT3_output"/>
        <PARAMETER NAME="C_OUTCLK_SUM_ROW4" VALUE="no_CLK_OUT4_output"/>
        <PARAMETER NAME="C_OUTCLK_SUM_ROW5" VALUE="no_CLK_OUT5_output"/>
        <PARAMETER NAME="C_OUTCLK_SUM_ROW6" VALUE="no_CLK_OUT6_output"/>
        <PARAMETER NAME="C_OUTCLK_SUM_ROW7" VALUE="no_CLK_OUT7_output"/>
        <PARAMETER NAME="C_CLKOUT1_REQUESTED_OUT_FREQ" VALUE="310.000"/>
        <PARAMETER NAME="C_CLKOUT2_REQUESTED_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT3_REQUESTED_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT4_REQUESTED_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT5_REQUESTED_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT6_REQUESTED_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT7_REQUESTED_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT1_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT2_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT3_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT4_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT5_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT6_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT7_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT1_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="C_CLKOUT2_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="C_CLKOUT3_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="C_CLKOUT4_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="C_CLKOUT5_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="C_CLKOUT6_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="C_CLKOUT7_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="C_CLKOUT1_OUT_FREQ" VALUE="310.00000"/>
        <PARAMETER NAME="C_CLKOUT2_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT3_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT4_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT5_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT6_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT7_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT1_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT2_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT3_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT4_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT5_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT6_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT7_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT1_DUTY_CYCLE" VALUE="50.0"/>
        <PARAMETER NAME="C_CLKOUT2_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="C_CLKOUT3_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="C_CLKOUT4_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="C_CLKOUT5_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="C_CLKOUT6_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="C_CLKOUT7_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="C_USE_SAFE_CLOCK_STARTUP" VALUE="0"/>
        <PARAMETER NAME="C_USE_CLOCK_SEQUENCING" VALUE="0"/>
        <PARAMETER NAME="C_CLKOUT1_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="C_CLKOUT2_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="C_CLKOUT3_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="C_CLKOUT4_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="C_CLKOUT5_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="C_CLKOUT6_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="C_CLKOUT7_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="C_MMCM_NOTES" VALUE="None"/>
        <PARAMETER NAME="C_MMCM_BANDWIDTH" VALUE="OPTIMIZED"/>
        <PARAMETER NAME="C_MMCM_CLKFBOUT_MULT_F" VALUE="120.125"/>
        <PARAMETER NAME="C_MMCM_CLKIN1_PERIOD" VALUE="3.333"/>
        <PARAMETER NAME="C_MMCM_CLKIN2_PERIOD" VALUE="10.0"/>
        <PARAMETER NAME="C_MMCM_CLKOUT4_CASCADE" VALUE="FALSE"/>
        <PARAMETER NAME="C_MMCM_CLOCK_HOLD" VALUE="FALSE"/>
        <PARAMETER NAME="C_MMCM_COMPENSATION" VALUE="AUTO"/>
        <PARAMETER NAME="C_MMCM_DIVCLK_DIVIDE" VALUE="30"/>
        <PARAMETER NAME="C_MMCM_REF_JITTER1" VALUE="0.010"/>
        <PARAMETER NAME="C_MMCM_REF_JITTER2" VALUE="0.010"/>
        <PARAMETER NAME="C_MMCM_STARTUP_WAIT" VALUE="FALSE"/>
        <PARAMETER NAME="C_MMCM_CLKOUT0_DIVIDE_F" VALUE="3.875"/>
        <PARAMETER NAME="C_MMCM_CLKOUT1_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="C_MMCM_CLKOUT2_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="C_MMCM_CLKOUT3_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="C_MMCM_CLKOUT4_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="C_MMCM_CLKOUT5_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="C_MMCM_CLKOUT6_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="C_MMCM_CLKOUT0_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="C_MMCM_CLKOUT1_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="C_MMCM_CLKOUT2_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="C_MMCM_CLKOUT3_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="C_MMCM_CLKOUT4_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="C_MMCM_CLKOUT5_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="C_MMCM_CLKOUT6_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="C_MMCM_CLKFBOUT_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_MMCM_CLKOUT0_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_MMCM_CLKOUT1_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_MMCM_CLKOUT2_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_MMCM_CLKOUT3_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_MMCM_CLKOUT4_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_MMCM_CLKOUT5_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_MMCM_CLKOUT6_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_MMCM_CLKFBOUT_USE_FINE_PS" VALUE="FALSE"/>
        <PARAMETER NAME="C_MMCM_CLKOUT0_USE_FINE_PS" VALUE="FALSE"/>
        <PARAMETER NAME="C_MMCM_CLKOUT1_USE_FINE_PS" VALUE="FALSE"/>
        <PARAMETER NAME="C_MMCM_CLKOUT2_USE_FINE_PS" VALUE="FALSE"/>
        <PARAMETER NAME="C_MMCM_CLKOUT3_USE_FINE_PS" VALUE="FALSE"/>
        <PARAMETER NAME="C_MMCM_CLKOUT4_USE_FINE_PS" VALUE="FALSE"/>
        <PARAMETER NAME="C_MMCM_CLKOUT5_USE_FINE_PS" VALUE="FALSE"/>
        <PARAMETER NAME="C_MMCM_CLKOUT6_USE_FINE_PS" VALUE="FALSE"/>
        <PARAMETER NAME="C_PLL_NOTES" VALUE="No notes"/>
        <PARAMETER NAME="C_PLL_BANDWIDTH" VALUE="OPTIMIZED"/>
        <PARAMETER NAME="C_PLL_CLK_FEEDBACK" VALUE="CLKFBOUT"/>
        <PARAMETER NAME="C_PLL_CLKFBOUT_MULT" VALUE="1"/>
        <PARAMETER NAME="C_PLL_CLKIN_PERIOD" VALUE="1.000"/>
        <PARAMETER NAME="C_PLL_COMPENSATION" VALUE="SYSTEM_SYNCHRONOUS"/>
        <PARAMETER NAME="C_PLL_DIVCLK_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="C_PLL_REF_JITTER" VALUE="0.010"/>
        <PARAMETER NAME="C_PLL_CLKOUT0_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="C_PLL_CLKOUT1_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="C_PLL_CLKOUT2_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="C_PLL_CLKOUT3_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="C_PLL_CLKOUT4_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="C_PLL_CLKOUT5_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="C_PLL_CLKOUT0_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="C_PLL_CLKOUT1_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="C_PLL_CLKOUT2_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="C_PLL_CLKOUT3_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="C_PLL_CLKOUT4_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="C_PLL_CLKOUT5_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="C_PLL_CLKFBOUT_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_PLL_CLKOUT0_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_PLL_CLKOUT1_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_PLL_CLKOUT2_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_PLL_CLKOUT3_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_PLL_CLKOUT4_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_PLL_CLKOUT5_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLOCK_MGR_TYPE" VALUE="NA"/>
        <PARAMETER NAME="C_OVERRIDE_MMCM" VALUE="0"/>
        <PARAMETER NAME="C_OVERRIDE_PLL" VALUE="0"/>
        <PARAMETER NAME="C_PRIMARY_PORT" VALUE="clk_in1"/>
        <PARAMETER NAME="C_SECONDARY_PORT" VALUE="clk_in2"/>
        <PARAMETER NAME="C_CLK_OUT1_PORT" VALUE="clk_out1"/>
        <PARAMETER NAME="C_CLK_OUT2_PORT" VALUE="clk_out2"/>
        <PARAMETER NAME="C_CLK_OUT3_PORT" VALUE="clk_out3"/>
        <PARAMETER NAME="C_CLK_OUT4_PORT" VALUE="clk_out4"/>
        <PARAMETER NAME="C_CLK_OUT5_PORT" VALUE="clk_out5"/>
        <PARAMETER NAME="C_CLK_OUT6_PORT" VALUE="clk_out6"/>
        <PARAMETER NAME="C_CLK_OUT7_PORT" VALUE="clk_out7"/>
        <PARAMETER NAME="C_RESET_PORT" VALUE="resetn"/>
        <PARAMETER NAME="C_LOCKED_PORT" VALUE="locked"/>
        <PARAMETER NAME="C_CLKFB_IN_PORT" VALUE="clkfb_in"/>
        <PARAMETER NAME="C_CLKFB_IN_P_PORT" VALUE="clkfb_in_p"/>
        <PARAMETER NAME="C_CLKFB_IN_N_PORT" VALUE="clkfb_in_n"/>
        <PARAMETER NAME="C_CLKFB_OUT_PORT" VALUE="clkfb_out"/>
        <PARAMETER NAME="C_CLKFB_OUT_P_PORT" VALUE="clkfb_out_p"/>
        <PARAMETER NAME="C_CLKFB_OUT_N_PORT" VALUE="clkfb_out_n"/>
        <PARAMETER NAME="C_POWER_DOWN_PORT" VALUE="power_down"/>
        <PARAMETER NAME="C_DADDR_PORT" VALUE="daddr"/>
        <PARAMETER NAME="C_DCLK_PORT" VALUE="dclk"/>
        <PARAMETER NAME="C_DRDY_PORT" VALUE="drdy"/>
        <PARAMETER NAME="C_DWE_PORT" VALUE="dwe"/>
        <PARAMETER NAME="C_DIN_PORT" VALUE="din"/>
        <PARAMETER NAME="C_DOUT_PORT" VALUE="dout"/>
        <PARAMETER NAME="C_DEN_PORT" VALUE="den"/>
        <PARAMETER NAME="C_PSCLK_PORT" VALUE="psclk"/>
        <PARAMETER NAME="C_PSEN_PORT" VALUE="psen"/>
        <PARAMETER NAME="C_PSINCDEC_PORT" VALUE="psincdec"/>
        <PARAMETER NAME="C_PSDONE_PORT" VALUE="psdone"/>
        <PARAMETER NAME="C_CLK_VALID_PORT" VALUE="CLK_VALID"/>
        <PARAMETER NAME="C_STATUS_PORT" VALUE="STATUS"/>
        <PARAMETER NAME="C_CLK_IN_SEL_PORT" VALUE="clk_in_sel"/>
        <PARAMETER NAME="C_INPUT_CLK_STOPPED_PORT" VALUE="input_clk_stopped"/>
        <PARAMETER NAME="C_CLKFB_STOPPED_PORT" VALUE="clkfb_stopped"/>
        <PARAMETER NAME="C_CLKIN1_JITTER_PS" VALUE="33.330000000000005"/>
        <PARAMETER NAME="C_CLKIN2_JITTER_PS" VALUE="100.0"/>
        <PARAMETER NAME="C_PRIMITIVE" VALUE="MMCM"/>
        <PARAMETER NAME="C_SS_MODE" VALUE="CENTER_HIGH"/>
        <PARAMETER NAME="C_SS_MOD_PERIOD" VALUE="4000"/>
        <PARAMETER NAME="C_SS_MOD_TIME" VALUE="0.004"/>
        <PARAMETER NAME="C_HAS_CDDC" VALUE="0"/>
        <PARAMETER NAME="C_CDDCDONE_PORT" VALUE="cddcdone"/>
        <PARAMETER NAME="C_CDDCREQ_PORT" VALUE="cddcreq"/>
        <PARAMETER NAME="C_CLKOUTPHY_MODE" VALUE="VCO"/>
        <PARAMETER NAME="C_ENABLE_CLKOUTPHY" VALUE="0"/>
        <PARAMETER NAME="C_INTERFACE_SELECTION" VALUE="0"/>
        <PARAMETER NAME="C_S_AXI_ADDR_WIDTH" VALUE="11"/>
        <PARAMETER NAME="C_S_AXI_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_POWER_REG" VALUE="0000"/>
        <PARAMETER NAME="C_CLKOUT0_1" VALUE="0000"/>
        <PARAMETER NAME="C_CLKOUT0_2" VALUE="0000"/>
        <PARAMETER NAME="C_CLKOUT1_1" VALUE="0000"/>
        <PARAMETER NAME="C_CLKOUT1_2" VALUE="0000"/>
        <PARAMETER NAME="C_CLKOUT2_1" VALUE="0000"/>
        <PARAMETER NAME="C_CLKOUT2_2" VALUE="0000"/>
        <PARAMETER NAME="C_CLKOUT3_1" VALUE="0000"/>
        <PARAMETER NAME="C_CLKOUT3_2" VALUE="0000"/>
        <PARAMETER NAME="C_CLKOUT4_1" VALUE="0000"/>
        <PARAMETER NAME="C_CLKOUT4_2" VALUE="0000"/>
        <PARAMETER NAME="C_CLKOUT5_1" VALUE="0000"/>
        <PARAMETER NAME="C_CLKOUT5_2" VALUE="0000"/>
        <PARAMETER NAME="C_CLKOUT6_1" VALUE="0000"/>
        <PARAMETER NAME="C_CLKOUT6_2" VALUE="0000"/>
        <PARAMETER NAME="C_CLKFBOUT_1" VALUE="0000"/>
        <PARAMETER NAME="C_CLKFBOUT_2" VALUE="0000"/>
        <PARAMETER NAME="C_DIVCLK" VALUE="0000"/>
        <PARAMETER NAME="C_LOCK_1" VALUE="0000"/>
        <PARAMETER NAME="C_LOCK_2" VALUE="0000"/>
        <PARAMETER NAME="C_LOCK_3" VALUE="0000"/>
        <PARAMETER NAME="C_FILTER_1" VALUE="0000"/>
        <PARAMETER NAME="C_FILTER_2" VALUE="0000"/>
        <PARAMETER NAME="C_DIVIDE1_AUTO" VALUE="1"/>
        <PARAMETER NAME="C_DIVIDE2_AUTO" VALUE="0.25806451612903225"/>
        <PARAMETER NAME="C_DIVIDE3_AUTO" VALUE="0.25806451612903225"/>
        <PARAMETER NAME="C_DIVIDE4_AUTO" VALUE="0.25806451612903225"/>
        <PARAMETER NAME="C_DIVIDE5_AUTO" VALUE="0.25806451612903225"/>
        <PARAMETER NAME="C_DIVIDE6_AUTO" VALUE="0.25806451612903225"/>
        <PARAMETER NAME="C_DIVIDE7_AUTO" VALUE="0.25806451612903225"/>
        <PARAMETER NAME="C_PLLBUFGCEDIV" VALUE="false"/>
        <PARAMETER NAME="C_MMCMBUFGCEDIV" VALUE="false"/>
        <PARAMETER NAME="C_PLLBUFGCEDIV1" VALUE="false"/>
        <PARAMETER NAME="C_PLLBUFGCEDIV2" VALUE="false"/>
        <PARAMETER NAME="C_PLLBUFGCEDIV3" VALUE="false"/>
        <PARAMETER NAME="C_PLLBUFGCEDIV4" VALUE="false"/>
        <PARAMETER NAME="C_MMCMBUFGCEDIV1" VALUE="false"/>
        <PARAMETER NAME="C_MMCMBUFGCEDIV2" VALUE="false"/>
        <PARAMETER NAME="C_MMCMBUFGCEDIV3" VALUE="false"/>
        <PARAMETER NAME="C_MMCMBUFGCEDIV4" VALUE="false"/>
        <PARAMETER NAME="C_MMCMBUFGCEDIV5" VALUE="false"/>
        <PARAMETER NAME="C_MMCMBUFGCEDIV6" VALUE="false"/>
        <PARAMETER NAME="C_MMCMBUFGCEDIV7" VALUE="false"/>
        <PARAMETER NAME="C_CLKOUT1_MATCHED_ROUTING" VALUE="false"/>
        <PARAMETER NAME="C_CLKOUT2_MATCHED_ROUTING" VALUE="false"/>
        <PARAMETER NAME="C_CLKOUT3_MATCHED_ROUTING" VALUE="false"/>
        <PARAMETER NAME="C_CLKOUT4_MATCHED_ROUTING" VALUE="false"/>
        <PARAMETER NAME="C_CLKOUT5_MATCHED_ROUTING" VALUE="false"/>
        <PARAMETER NAME="C_CLKOUT6_MATCHED_ROUTING" VALUE="false"/>
        <PARAMETER NAME="C_CLKOUT7_MATCHED_ROUTING" VALUE="false"/>
        <PARAMETER NAME="C_CLKOUT0_ACTUAL_FREQ" VALUE="310.00000"/>
        <PARAMETER NAME="C_CLKOUT1_ACTUAL_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT2_ACTUAL_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT3_ACTUAL_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT4_ACTUAL_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT5_ACTUAL_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT6_ACTUAL_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_M_MAX" VALUE="128.000"/>
        <PARAMETER NAME="C_M_MIN" VALUE="2.000"/>
        <PARAMETER NAME="C_D_MAX" VALUE="93.000"/>
        <PARAMETER NAME="C_D_MIN" VALUE="1.000"/>
        <PARAMETER NAME="C_O_MAX" VALUE="128.000"/>
        <PARAMETER NAME="C_O_MIN" VALUE="1.000"/>
        <PARAMETER NAME="C_VCO_MIN" VALUE="800.000"/>
        <PARAMETER NAME="C_VCO_MAX" VALUE="1600.000"/>
        <PARAMETER NAME="Component_Name" VALUE="adj_clk_wiz_0_0"/>
        <PARAMETER NAME="USER_CLK_FREQ0" VALUE="100.0"/>
        <PARAMETER NAME="USER_CLK_FREQ1" VALUE="100.0"/>
        <PARAMETER NAME="USER_CLK_FREQ2" VALUE="100.0"/>
        <PARAMETER NAME="USER_CLK_FREQ3" VALUE="100.0"/>
        <PARAMETER NAME="ENABLE_CLOCK_MONITOR" VALUE="false"/>
        <PARAMETER NAME="OPTIMIZE_CLOCKING_STRUCTURE_EN" VALUE="false"/>
        <PARAMETER NAME="ENABLE_USER_CLOCK0" VALUE="false"/>
        <PARAMETER NAME="ENABLE_USER_CLOCK1" VALUE="false"/>
        <PARAMETER NAME="ENABLE_USER_CLOCK2" VALUE="false"/>
        <PARAMETER NAME="ENABLE_USER_CLOCK3" VALUE="false"/>
        <PARAMETER NAME="Enable_PLL0" VALUE="false"/>
        <PARAMETER NAME="Enable_PLL1" VALUE="false"/>
        <PARAMETER NAME="REF_CLK_FREQ" VALUE="100.0"/>
        <PARAMETER NAME="PRECISION" VALUE="1"/>
        <PARAMETER NAME="PRIMITIVE" VALUE="MMCM"/>
        <PARAMETER NAME="PRIMTYPE_SEL" VALUE="mmcm_adv"/>
        <PARAMETER NAME="CLOCK_MGR_TYPE" VALUE="auto"/>
        <PARAMETER NAME="USE_FREQ_SYNTH" VALUE="true"/>
        <PARAMETER NAME="USE_SPREAD_SPECTRUM" VALUE="false"/>
        <PARAMETER NAME="USE_PHASE_ALIGNMENT" VALUE="false"/>
        <PARAMETER NAME="USE_MIN_POWER" VALUE="false"/>
        <PARAMETER NAME="USE_DYN_PHASE_SHIFT" VALUE="false"/>
        <PARAMETER NAME="USE_DYN_RECONFIG" VALUE="false"/>
        <PARAMETER NAME="JITTER_SEL" VALUE="No_Jitter"/>
        <PARAMETER NAME="PRIM_IN_FREQ" VALUE="300.000"/>
        <PARAMETER NAME="PRIM_IN_TIMEPERIOD" VALUE="10.000"/>
        <PARAMETER NAME="IN_FREQ_UNITS" VALUE="Units_MHz"/>
        <PARAMETER NAME="PHASESHIFT_MODE" VALUE="LATENCY"/>
        <PARAMETER NAME="IN_JITTER_UNITS" VALUE="Units_UI"/>
        <PARAMETER NAME="RELATIVE_INCLK" VALUE="REL_PRIMARY"/>
        <PARAMETER NAME="USE_INCLK_SWITCHOVER" VALUE="false"/>
        <PARAMETER NAME="SECONDARY_IN_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="SECONDARY_IN_TIMEPERIOD" VALUE="10.000"/>
        <PARAMETER NAME="SECONDARY_PORT" VALUE="clk_in2"/>
        <PARAMETER NAME="SECONDARY_SOURCE" VALUE="Single_ended_clock_capable_pin"/>
        <PARAMETER NAME="JITTER_OPTIONS" VALUE="UI"/>
        <PARAMETER NAME="CLKIN1_UI_JITTER" VALUE="0.010"/>
        <PARAMETER NAME="CLKIN2_UI_JITTER" VALUE="0.010"/>
        <PARAMETER NAME="PRIM_IN_JITTER" VALUE="0.010"/>
        <PARAMETER NAME="SECONDARY_IN_JITTER" VALUE="0.010"/>
        <PARAMETER NAME="CLKIN1_JITTER_PS" VALUE="33.330000000000005"/>
        <PARAMETER NAME="CLKIN2_JITTER_PS" VALUE="100.0"/>
        <PARAMETER NAME="CLKOUT1_USED" VALUE="true"/>
        <PARAMETER NAME="CLKOUT2_USED" VALUE="false"/>
        <PARAMETER NAME="CLKOUT3_USED" VALUE="false"/>
        <PARAMETER NAME="CLKOUT4_USED" VALUE="false"/>
        <PARAMETER NAME="CLKOUT5_USED" VALUE="false"/>
        <PARAMETER NAME="CLKOUT6_USED" VALUE="false"/>
        <PARAMETER NAME="CLKOUT7_USED" VALUE="false"/>
        <PARAMETER NAME="NUM_OUT_CLKS" VALUE="1"/>
        <PARAMETER NAME="CLK_OUT1_USE_FINE_PS_GUI" VALUE="false"/>
        <PARAMETER NAME="CLK_OUT2_USE_FINE_PS_GUI" VALUE="false"/>
        <PARAMETER NAME="CLK_OUT3_USE_FINE_PS_GUI" VALUE="false"/>
        <PARAMETER NAME="CLK_OUT4_USE_FINE_PS_GUI" VALUE="false"/>
        <PARAMETER NAME="CLK_OUT5_USE_FINE_PS_GUI" VALUE="false"/>
        <PARAMETER NAME="CLK_OUT6_USE_FINE_PS_GUI" VALUE="false"/>
        <PARAMETER NAME="CLK_OUT7_USE_FINE_PS_GUI" VALUE="false"/>
        <PARAMETER NAME="PRIMARY_PORT" VALUE="clk_in1"/>
        <PARAMETER NAME="CLK_OUT1_PORT" VALUE="clk_out1"/>
        <PARAMETER NAME="CLK_OUT2_PORT" VALUE="clk_out2"/>
        <PARAMETER NAME="CLK_OUT3_PORT" VALUE="clk_out3"/>
        <PARAMETER NAME="CLK_OUT4_PORT" VALUE="clk_out4"/>
        <PARAMETER NAME="CLK_OUT5_PORT" VALUE="clk_out5"/>
        <PARAMETER NAME="CLK_OUT6_PORT" VALUE="clk_out6"/>
        <PARAMETER NAME="CLK_OUT7_PORT" VALUE="clk_out7"/>
        <PARAMETER NAME="DADDR_PORT" VALUE="daddr"/>
        <PARAMETER NAME="DCLK_PORT" VALUE="dclk"/>
        <PARAMETER NAME="DRDY_PORT" VALUE="drdy"/>
        <PARAMETER NAME="DWE_PORT" VALUE="dwe"/>
        <PARAMETER NAME="DIN_PORT" VALUE="din"/>
        <PARAMETER NAME="DOUT_PORT" VALUE="dout"/>
        <PARAMETER NAME="DEN_PORT" VALUE="den"/>
        <PARAMETER NAME="PSCLK_PORT" VALUE="psclk"/>
        <PARAMETER NAME="PSEN_PORT" VALUE="psen"/>
        <PARAMETER NAME="PSINCDEC_PORT" VALUE="psincdec"/>
        <PARAMETER NAME="PSDONE_PORT" VALUE="psdone"/>
        <PARAMETER NAME="CLKOUT1_REQUESTED_OUT_FREQ" VALUE="310.000"/>
        <PARAMETER NAME="CLKOUT1_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="CLKOUT1_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="CLKOUT2_REQUESTED_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="CLKOUT2_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="CLKOUT2_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="CLKOUT3_REQUESTED_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="CLKOUT3_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="CLKOUT3_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="CLKOUT4_REQUESTED_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="CLKOUT4_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="CLKOUT4_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="CLKOUT5_REQUESTED_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="CLKOUT5_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="CLKOUT5_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="CLKOUT6_REQUESTED_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="CLKOUT6_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="CLKOUT6_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="CLKOUT7_REQUESTED_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="CLKOUT7_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="CLKOUT7_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="USE_MAX_I_JITTER" VALUE="false"/>
        <PARAMETER NAME="USE_MIN_O_JITTER" VALUE="false"/>
        <PARAMETER NAME="CLKOUT1_MATCHED_ROUTING" VALUE="false"/>
        <PARAMETER NAME="CLKOUT2_MATCHED_ROUTING" VALUE="false"/>
        <PARAMETER NAME="CLKOUT3_MATCHED_ROUTING" VALUE="false"/>
        <PARAMETER NAME="CLKOUT4_MATCHED_ROUTING" VALUE="false"/>
        <PARAMETER NAME="CLKOUT5_MATCHED_ROUTING" VALUE="false"/>
        <PARAMETER NAME="CLKOUT6_MATCHED_ROUTING" VALUE="false"/>
        <PARAMETER NAME="CLKOUT7_MATCHED_ROUTING" VALUE="false"/>
        <PARAMETER NAME="PRIM_SOURCE" VALUE="Single_ended_clock_capable_pin"/>
        <PARAMETER NAME="CLKOUT1_DRIVES" VALUE="Buffer"/>
        <PARAMETER NAME="CLKOUT2_DRIVES" VALUE="Buffer"/>
        <PARAMETER NAME="CLKOUT3_DRIVES" VALUE="Buffer"/>
        <PARAMETER NAME="CLKOUT4_DRIVES" VALUE="Buffer"/>
        <PARAMETER NAME="CLKOUT5_DRIVES" VALUE="Buffer"/>
        <PARAMETER NAME="CLKOUT6_DRIVES" VALUE="Buffer"/>
        <PARAMETER NAME="CLKOUT7_DRIVES" VALUE="Buffer"/>
        <PARAMETER NAME="FEEDBACK_SOURCE" VALUE="FDBK_AUTO"/>
        <PARAMETER NAME="CLKFB_IN_SIGNALING" VALUE="SINGLE"/>
        <PARAMETER NAME="CLKFB_IN_PORT" VALUE="clkfb_in"/>
        <PARAMETER NAME="CLKFB_IN_P_PORT" VALUE="clkfb_in_p"/>
        <PARAMETER NAME="CLKFB_IN_N_PORT" VALUE="clkfb_in_n"/>
        <PARAMETER NAME="CLKFB_OUT_PORT" VALUE="clkfb_out"/>
        <PARAMETER NAME="CLKFB_OUT_P_PORT" VALUE="clkfb_out_p"/>
        <PARAMETER NAME="CLKFB_OUT_N_PORT" VALUE="clkfb_out_n"/>
        <PARAMETER NAME="PLATFORM" VALUE="UNKNOWN"/>
        <PARAMETER NAME="SUMMARY_STRINGS" VALUE="empty"/>
        <PARAMETER NAME="USE_LOCKED" VALUE="true"/>
        <PARAMETER NAME="CALC_DONE" VALUE="empty"/>
        <PARAMETER NAME="USE_RESET" VALUE="true"/>
        <PARAMETER NAME="USE_POWER_DOWN" VALUE="false"/>
        <PARAMETER NAME="USE_STATUS" VALUE="false"/>
        <PARAMETER NAME="USE_FREEZE" VALUE="false"/>
        <PARAMETER NAME="USE_CLK_VALID" VALUE="false"/>
        <PARAMETER NAME="USE_INCLK_STOPPED" VALUE="false"/>
        <PARAMETER NAME="USE_CLKFB_STOPPED" VALUE="false"/>
        <PARAMETER NAME="RESET_PORT" VALUE="resetn"/>
        <PARAMETER NAME="LOCKED_PORT" VALUE="locked"/>
        <PARAMETER NAME="POWER_DOWN_PORT" VALUE="power_down"/>
        <PARAMETER NAME="CLK_VALID_PORT" VALUE="CLK_VALID"/>
        <PARAMETER NAME="STATUS_PORT" VALUE="STATUS"/>
        <PARAMETER NAME="CLK_IN_SEL_PORT" VALUE="clk_in_sel"/>
        <PARAMETER NAME="INPUT_CLK_STOPPED_PORT" VALUE="input_clk_stopped"/>
        <PARAMETER NAME="CLKFB_STOPPED_PORT" VALUE="clkfb_stopped"/>
        <PARAMETER NAME="SS_MODE" VALUE="CENTER_HIGH"/>
        <PARAMETER NAME="SS_MOD_FREQ" VALUE="250"/>
        <PARAMETER NAME="SS_MOD_TIME" VALUE="0.004"/>
        <PARAMETER NAME="OVERRIDE_MMCM" VALUE="false"/>
        <PARAMETER NAME="MMCM_NOTES" VALUE="None"/>
        <PARAMETER NAME="MMCM_DIVCLK_DIVIDE" VALUE="30"/>
        <PARAMETER NAME="MMCM_BANDWIDTH" VALUE="OPTIMIZED"/>
        <PARAMETER NAME="MMCM_CLKFBOUT_MULT_F" VALUE="120.125"/>
        <PARAMETER NAME="MMCM_CLKFBOUT_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="MMCM_CLKFBOUT_USE_FINE_PS" VALUE="false"/>
        <PARAMETER NAME="MMCM_CLKIN1_PERIOD" VALUE="3.333"/>
        <PARAMETER NAME="MMCM_CLKIN2_PERIOD" VALUE="10.0"/>
        <PARAMETER NAME="MMCM_CLKOUT4_CASCADE" VALUE="false"/>
        <PARAMETER NAME="MMCM_CLOCK_HOLD" VALUE="false"/>
        <PARAMETER NAME="MMCM_COMPENSATION" VALUE="AUTO"/>
        <PARAMETER NAME="MMCM_REF_JITTER1" VALUE="0.010"/>
        <PARAMETER NAME="MMCM_REF_JITTER2" VALUE="0.010"/>
        <PARAMETER NAME="MMCM_STARTUP_WAIT" VALUE="false"/>
        <PARAMETER NAME="MMCM_CLKOUT0_DIVIDE_F" VALUE="3.875"/>
        <PARAMETER NAME="MMCM_CLKOUT0_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="MMCM_CLKOUT0_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="MMCM_CLKOUT0_USE_FINE_PS" VALUE="false"/>
        <PARAMETER NAME="MMCM_CLKOUT1_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="MMCM_CLKOUT1_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="MMCM_CLKOUT1_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="MMCM_CLKOUT1_USE_FINE_PS" VALUE="false"/>
        <PARAMETER NAME="MMCM_CLKOUT2_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="MMCM_CLKOUT2_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="MMCM_CLKOUT2_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="MMCM_CLKOUT2_USE_FINE_PS" VALUE="false"/>
        <PARAMETER NAME="MMCM_CLKOUT3_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="MMCM_CLKOUT3_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="MMCM_CLKOUT3_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="MMCM_CLKOUT3_USE_FINE_PS" VALUE="false"/>
        <PARAMETER NAME="MMCM_CLKOUT4_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="MMCM_CLKOUT4_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="MMCM_CLKOUT4_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="MMCM_CLKOUT4_USE_FINE_PS" VALUE="false"/>
        <PARAMETER NAME="MMCM_CLKOUT5_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="MMCM_CLKOUT5_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="MMCM_CLKOUT5_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="MMCM_CLKOUT5_USE_FINE_PS" VALUE="false"/>
        <PARAMETER NAME="MMCM_CLKOUT6_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="MMCM_CLKOUT6_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="MMCM_CLKOUT6_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="MMCM_CLKOUT6_USE_FINE_PS" VALUE="false"/>
        <PARAMETER NAME="OVERRIDE_PLL" VALUE="false"/>
        <PARAMETER NAME="PLL_NOTES" VALUE="None"/>
        <PARAMETER NAME="PLL_BANDWIDTH" VALUE="OPTIMIZED"/>
        <PARAMETER NAME="PLL_CLKFBOUT_MULT" VALUE="4"/>
        <PARAMETER NAME="PLL_CLKFBOUT_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="PLL_CLK_FEEDBACK" VALUE="CLKFBOUT"/>
        <PARAMETER NAME="PLL_DIVCLK_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="PLL_CLKIN_PERIOD" VALUE="10.000"/>
        <PARAMETER NAME="PLL_COMPENSATION" VALUE="SYSTEM_SYNCHRONOUS"/>
        <PARAMETER NAME="PLL_REF_JITTER" VALUE="0.010"/>
        <PARAMETER NAME="PLL_CLKOUT0_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="PLL_CLKOUT0_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="PLL_CLKOUT0_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="PLL_CLKOUT1_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="PLL_CLKOUT1_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="PLL_CLKOUT1_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="PLL_CLKOUT2_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="PLL_CLKOUT2_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="PLL_CLKOUT2_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="PLL_CLKOUT3_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="PLL_CLKOUT3_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="PLL_CLKOUT3_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="PLL_CLKOUT4_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="PLL_CLKOUT4_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="PLL_CLKOUT4_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="PLL_CLKOUT5_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="PLL_CLKOUT5_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="PLL_CLKOUT5_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="RESET_TYPE" VALUE="ACTIVE_LOW"/>
        <PARAMETER NAME="USE_SAFE_CLOCK_STARTUP" VALUE="false"/>
        <PARAMETER NAME="USE_CLOCK_SEQUENCING" VALUE="false"/>
        <PARAMETER NAME="CLKOUT1_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="CLKOUT2_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="CLKOUT3_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="CLKOUT4_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="CLKOUT5_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="CLKOUT6_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="CLKOUT7_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="USE_BOARD_FLOW" VALUE="false"/>
        <PARAMETER NAME="CLK_IN1_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="CLK_IN2_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="DIFF_CLK_IN1_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="DIFF_CLK_IN2_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="AUTO_PRIMITIVE" VALUE="MMCM"/>
        <PARAMETER NAME="RESET_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="ENABLE_CDDC" VALUE="false"/>
        <PARAMETER NAME="CDDCDONE_PORT" VALUE="cddcdone"/>
        <PARAMETER NAME="CDDCREQ_PORT" VALUE="cddcreq"/>
        <PARAMETER NAME="ENABLE_CLKOUTPHY" VALUE="false"/>
        <PARAMETER NAME="CLKOUTPHY_REQUESTED_FREQ" VALUE="600.000"/>
        <PARAMETER NAME="CLKOUT1_JITTER" VALUE="177.750"/>
        <PARAMETER NAME="CLKOUT1_PHASE_ERROR" VALUE="352.538"/>
        <PARAMETER NAME="CLKOUT2_JITTER" VALUE="0.0"/>
        <PARAMETER NAME="CLKOUT2_PHASE_ERROR" VALUE="0.0"/>
        <PARAMETER NAME="CLKOUT3_JITTER" VALUE="0.0"/>
        <PARAMETER NAME="CLKOUT3_PHASE_ERROR" VALUE="0.0"/>
        <PARAMETER NAME="CLKOUT4_JITTER" VALUE="0.0"/>
        <PARAMETER NAME="CLKOUT4_PHASE_ERROR" VALUE="0.0"/>
        <PARAMETER NAME="CLKOUT5_JITTER" VALUE="0.0"/>
        <PARAMETER NAME="CLKOUT5_PHASE_ERROR" VALUE="0.0"/>
        <PARAMETER NAME="CLKOUT6_JITTER" VALUE="0.0"/>
        <PARAMETER NAME="CLKOUT6_PHASE_ERROR" VALUE="0.0"/>
        <PARAMETER NAME="CLKOUT7_JITTER" VALUE="0.0"/>
        <PARAMETER NAME="CLKOUT7_PHASE_ERROR" VALUE="0.0"/>
        <PARAMETER NAME="INPUT_MODE" VALUE="frequency"/>
        <PARAMETER NAME="INTERFACE_SELECTION" VALUE="Enable_AXI"/>
        <PARAMETER NAME="AXI_DRP" VALUE="false"/>
        <PARAMETER NAME="PHASE_DUTY_CONFIG" VALUE="false"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="resetn" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="proc_sys_reset_1_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="proc_sys_reset_1" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="299999939" DIR="I" NAME="clk_in1" SIGIS="clk" SIGNAME="zynq_ultra_ps_e_0_pl_clk1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0" PORT="pl_clk1"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="310000000" DIR="O" NAME="clk_out1" SIGIS="clk" SIGNAME="clk_wiz_0_clk_out1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="proc_sys_reset_2" PORT="slowest_sync_clk"/>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0" PORT="saxihp2_fpd_aclk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="locked" SIGIS="undef"/>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="5" FULLNAME="/ddr/binary_latch_counter_0" HWVERSION="1.0" INSTANCE="ddr_binary_latch_counter_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="binary_latch_counter" VLNV="xilinx:user:binary_latch_counter:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="LATCH_VALUE" VALUE="131071"/>
        <PARAMETER NAME="COUNTER_WIDTH" VALUE="17"/>
        <PARAMETER NAME="Component_Name" VALUE="adj_binary_latch_counter_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="clk" SIGIS="clk" SIGNAME="zynq_ultra_ps_e_0_pl_clk0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0" PORT="pl_clk0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="resetn" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="proc_sys_reset_0_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="proc_sys_reset_0" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="16" NAME="counter" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="latched" SIGIS="undef" SIGNAME="ddr_binary_latch_counter_0_latched">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ddr_clk_mmcm_reset" PORT="Op1"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="10" FULLNAME="/ddr/c_clk_mmcm_200" HWVERSION="6.0" INSTANCE="ddr_c_clk_mmcm_200" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="clk_wiz" VLNV="xilinx.com:ip:clk_wiz:6.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=clk_wiz;v=v6_0;d=pg065-clk-wiz.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_CLKOUT2_USED" VALUE="0"/>
        <PARAMETER NAME="C_USER_CLK_FREQ0" VALUE="100.0"/>
        <PARAMETER NAME="C_AUTO_PRIMITIVE" VALUE="MMCM"/>
        <PARAMETER NAME="C_USER_CLK_FREQ1" VALUE="100.0"/>
        <PARAMETER NAME="C_USER_CLK_FREQ2" VALUE="100.0"/>
        <PARAMETER NAME="C_USER_CLK_FREQ3" VALUE="100.0"/>
        <PARAMETER NAME="C_ENABLE_CLOCK_MONITOR" VALUE="0"/>
        <PARAMETER NAME="C_ENABLE_USER_CLOCK0" VALUE="0"/>
        <PARAMETER NAME="C_ENABLE_USER_CLOCK1" VALUE="0"/>
        <PARAMETER NAME="C_ENABLE_USER_CLOCK2" VALUE="0"/>
        <PARAMETER NAME="C_ENABLE_USER_CLOCK3" VALUE="0"/>
        <PARAMETER NAME="C_Enable_PLL0" VALUE="0"/>
        <PARAMETER NAME="C_Enable_PLL1" VALUE="0"/>
        <PARAMETER NAME="C_REF_CLK_FREQ" VALUE="100.0"/>
        <PARAMETER NAME="C_PRECISION" VALUE="1"/>
        <PARAMETER NAME="C_CLKOUT3_USED" VALUE="0"/>
        <PARAMETER NAME="C_CLKOUT4_USED" VALUE="0"/>
        <PARAMETER NAME="C_CLKOUT5_USED" VALUE="0"/>
        <PARAMETER NAME="C_CLKOUT6_USED" VALUE="0"/>
        <PARAMETER NAME="C_CLKOUT7_USED" VALUE="0"/>
        <PARAMETER NAME="C_USE_CLKOUT1_BAR" VALUE="0"/>
        <PARAMETER NAME="C_USE_CLKOUT2_BAR" VALUE="0"/>
        <PARAMETER NAME="C_USE_CLKOUT3_BAR" VALUE="0"/>
        <PARAMETER NAME="C_USE_CLKOUT4_BAR" VALUE="0"/>
        <PARAMETER NAME="c_component_name" VALUE="adj_c_clk_mmcm_200_0"/>
        <PARAMETER NAME="C_PLATFORM" VALUE="UNKNOWN"/>
        <PARAMETER NAME="C_USE_FREQ_SYNTH" VALUE="1"/>
        <PARAMETER NAME="C_USE_PHASE_ALIGNMENT" VALUE="0"/>
        <PARAMETER NAME="C_PRIM_IN_JITTER" VALUE="0.010"/>
        <PARAMETER NAME="C_SECONDARY_IN_JITTER" VALUE="0.010"/>
        <PARAMETER NAME="C_JITTER_SEL" VALUE="No_Jitter"/>
        <PARAMETER NAME="C_USE_MIN_POWER" VALUE="0"/>
        <PARAMETER NAME="C_USE_MIN_O_JITTER" VALUE="0"/>
        <PARAMETER NAME="C_USE_MAX_I_JITTER" VALUE="0"/>
        <PARAMETER NAME="C_USE_DYN_PHASE_SHIFT" VALUE="0"/>
        <PARAMETER NAME="C_OPTIMIZE_CLOCKING_STRUCTURE_EN" VALUE="0"/>
        <PARAMETER NAME="C_USE_INCLK_SWITCHOVER" VALUE="0"/>
        <PARAMETER NAME="C_USE_DYN_RECONFIG" VALUE="0"/>
        <PARAMETER NAME="C_USE_SPREAD_SPECTRUM" VALUE="0"/>
        <PARAMETER NAME="C_USE_FAST_SIMULATION" VALUE="0"/>
        <PARAMETER NAME="C_PRIMTYPE_SEL" VALUE="AUTO"/>
        <PARAMETER NAME="C_USE_CLK_VALID" VALUE="0"/>
        <PARAMETER NAME="C_PRIM_IN_FREQ" VALUE="200.000"/>
        <PARAMETER NAME="C_PRIM_IN_TIMEPERIOD" VALUE="10.000"/>
        <PARAMETER NAME="C_IN_FREQ_UNITS" VALUE="Units_MHz"/>
        <PARAMETER NAME="C_SECONDARY_IN_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_SECONDARY_IN_TIMEPERIOD" VALUE="10.000"/>
        <PARAMETER NAME="C_FEEDBACK_SOURCE" VALUE="FDBK_AUTO"/>
        <PARAMETER NAME="C_PRIM_SOURCE" VALUE="No_buffer"/>
        <PARAMETER NAME="C_PHASESHIFT_MODE" VALUE="LATENCY"/>
        <PARAMETER NAME="C_SECONDARY_SOURCE" VALUE="Single_ended_clock_capable_pin"/>
        <PARAMETER NAME="C_CLKFB_IN_SIGNALING" VALUE="SINGLE"/>
        <PARAMETER NAME="C_USE_RESET" VALUE="1"/>
        <PARAMETER NAME="C_RESET_LOW" VALUE="0"/>
        <PARAMETER NAME="C_USE_LOCKED" VALUE="1"/>
        <PARAMETER NAME="C_USE_INCLK_STOPPED" VALUE="0"/>
        <PARAMETER NAME="C_USE_CLKFB_STOPPED" VALUE="0"/>
        <PARAMETER NAME="C_USE_POWER_DOWN" VALUE="0"/>
        <PARAMETER NAME="C_USE_STATUS" VALUE="0"/>
        <PARAMETER NAME="C_USE_FREEZE" VALUE="0"/>
        <PARAMETER NAME="C_NUM_OUT_CLKS" VALUE="1"/>
        <PARAMETER NAME="C_CLKOUT1_DRIVES" VALUE="BUFG"/>
        <PARAMETER NAME="C_CLKOUT2_DRIVES" VALUE="BUFG"/>
        <PARAMETER NAME="C_CLKOUT3_DRIVES" VALUE="BUFG"/>
        <PARAMETER NAME="C_CLKOUT4_DRIVES" VALUE="BUFG"/>
        <PARAMETER NAME="C_CLKOUT5_DRIVES" VALUE="BUFG"/>
        <PARAMETER NAME="C_CLKOUT6_DRIVES" VALUE="BUFG"/>
        <PARAMETER NAME="C_CLKOUT7_DRIVES" VALUE="BUFG"/>
        <PARAMETER NAME="C_INCLK_SUM_ROW0" VALUE="Input Clock   Freq (MHz)    Input Jitter (UI)"/>
        <PARAMETER NAME="C_INCLK_SUM_ROW1" VALUE="__primary_________200.000____________0.010"/>
        <PARAMETER NAME="C_INCLK_SUM_ROW2" VALUE="no_secondary_input_clock"/>
        <PARAMETER NAME="C_OUTCLK_SUM_ROW0A" VALUE="Output     Output      Phase    Duty Cycle   Pk-to-Pk     Phase"/>
        <PARAMETER NAME="C_OUTCLK_SUM_ROW0B" VALUE="Clock     Freq (MHz)  (degrees)    (%)     Jitter (ps)  Error (ps)"/>
        <PARAMETER NAME="C_OUTCLK_SUM_ROW1" VALUE="clk_out1__200.00000______0.000______50.0_______92.799_____82.655"/>
        <PARAMETER NAME="C_OUTCLK_SUM_ROW2" VALUE="no_CLK_OUT2_output"/>
        <PARAMETER NAME="C_OUTCLK_SUM_ROW3" VALUE="no_CLK_OUT3_output"/>
        <PARAMETER NAME="C_OUTCLK_SUM_ROW4" VALUE="no_CLK_OUT4_output"/>
        <PARAMETER NAME="C_OUTCLK_SUM_ROW5" VALUE="no_CLK_OUT5_output"/>
        <PARAMETER NAME="C_OUTCLK_SUM_ROW6" VALUE="no_CLK_OUT6_output"/>
        <PARAMETER NAME="C_OUTCLK_SUM_ROW7" VALUE="no_CLK_OUT7_output"/>
        <PARAMETER NAME="C_CLKOUT1_REQUESTED_OUT_FREQ" VALUE="200.000"/>
        <PARAMETER NAME="C_CLKOUT2_REQUESTED_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT3_REQUESTED_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT4_REQUESTED_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT5_REQUESTED_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT6_REQUESTED_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT7_REQUESTED_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT1_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT2_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT3_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT4_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT5_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT6_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT7_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT1_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="C_CLKOUT2_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="C_CLKOUT3_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="C_CLKOUT4_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="C_CLKOUT5_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="C_CLKOUT6_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="C_CLKOUT7_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="C_CLKOUT1_OUT_FREQ" VALUE="200.00000"/>
        <PARAMETER NAME="C_CLKOUT2_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT3_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT4_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT5_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT6_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT7_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT1_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT2_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT3_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT4_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT5_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT6_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT7_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT1_DUTY_CYCLE" VALUE="50.0"/>
        <PARAMETER NAME="C_CLKOUT2_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="C_CLKOUT3_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="C_CLKOUT4_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="C_CLKOUT5_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="C_CLKOUT6_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="C_CLKOUT7_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="C_USE_SAFE_CLOCK_STARTUP" VALUE="0"/>
        <PARAMETER NAME="C_USE_CLOCK_SEQUENCING" VALUE="0"/>
        <PARAMETER NAME="C_CLKOUT1_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="C_CLKOUT2_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="C_CLKOUT3_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="C_CLKOUT4_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="C_CLKOUT5_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="C_CLKOUT6_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="C_CLKOUT7_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="C_MMCM_NOTES" VALUE="None"/>
        <PARAMETER NAME="C_MMCM_BANDWIDTH" VALUE="OPTIMIZED"/>
        <PARAMETER NAME="C_MMCM_CLKFBOUT_MULT_F" VALUE="6.000"/>
        <PARAMETER NAME="C_MMCM_CLKIN1_PERIOD" VALUE="5.000"/>
        <PARAMETER NAME="C_MMCM_CLKIN2_PERIOD" VALUE="10.0"/>
        <PARAMETER NAME="C_MMCM_CLKOUT4_CASCADE" VALUE="FALSE"/>
        <PARAMETER NAME="C_MMCM_CLOCK_HOLD" VALUE="FALSE"/>
        <PARAMETER NAME="C_MMCM_COMPENSATION" VALUE="AUTO"/>
        <PARAMETER NAME="C_MMCM_DIVCLK_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="C_MMCM_REF_JITTER1" VALUE="0.010"/>
        <PARAMETER NAME="C_MMCM_REF_JITTER2" VALUE="0.010"/>
        <PARAMETER NAME="C_MMCM_STARTUP_WAIT" VALUE="FALSE"/>
        <PARAMETER NAME="C_MMCM_CLKOUT0_DIVIDE_F" VALUE="6.000"/>
        <PARAMETER NAME="C_MMCM_CLKOUT1_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="C_MMCM_CLKOUT2_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="C_MMCM_CLKOUT3_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="C_MMCM_CLKOUT4_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="C_MMCM_CLKOUT5_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="C_MMCM_CLKOUT6_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="C_MMCM_CLKOUT0_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="C_MMCM_CLKOUT1_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="C_MMCM_CLKOUT2_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="C_MMCM_CLKOUT3_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="C_MMCM_CLKOUT4_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="C_MMCM_CLKOUT5_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="C_MMCM_CLKOUT6_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="C_MMCM_CLKFBOUT_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_MMCM_CLKOUT0_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_MMCM_CLKOUT1_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_MMCM_CLKOUT2_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_MMCM_CLKOUT3_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_MMCM_CLKOUT4_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_MMCM_CLKOUT5_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_MMCM_CLKOUT6_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_MMCM_CLKFBOUT_USE_FINE_PS" VALUE="FALSE"/>
        <PARAMETER NAME="C_MMCM_CLKOUT0_USE_FINE_PS" VALUE="FALSE"/>
        <PARAMETER NAME="C_MMCM_CLKOUT1_USE_FINE_PS" VALUE="FALSE"/>
        <PARAMETER NAME="C_MMCM_CLKOUT2_USE_FINE_PS" VALUE="FALSE"/>
        <PARAMETER NAME="C_MMCM_CLKOUT3_USE_FINE_PS" VALUE="FALSE"/>
        <PARAMETER NAME="C_MMCM_CLKOUT4_USE_FINE_PS" VALUE="FALSE"/>
        <PARAMETER NAME="C_MMCM_CLKOUT5_USE_FINE_PS" VALUE="FALSE"/>
        <PARAMETER NAME="C_MMCM_CLKOUT6_USE_FINE_PS" VALUE="FALSE"/>
        <PARAMETER NAME="C_PLL_NOTES" VALUE="No notes"/>
        <PARAMETER NAME="C_PLL_BANDWIDTH" VALUE="OPTIMIZED"/>
        <PARAMETER NAME="C_PLL_CLK_FEEDBACK" VALUE="CLKFBOUT"/>
        <PARAMETER NAME="C_PLL_CLKFBOUT_MULT" VALUE="1"/>
        <PARAMETER NAME="C_PLL_CLKIN_PERIOD" VALUE="1.000"/>
        <PARAMETER NAME="C_PLL_COMPENSATION" VALUE="SYSTEM_SYNCHRONOUS"/>
        <PARAMETER NAME="C_PLL_DIVCLK_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="C_PLL_REF_JITTER" VALUE="0.010"/>
        <PARAMETER NAME="C_PLL_CLKOUT0_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="C_PLL_CLKOUT1_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="C_PLL_CLKOUT2_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="C_PLL_CLKOUT3_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="C_PLL_CLKOUT4_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="C_PLL_CLKOUT5_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="C_PLL_CLKOUT0_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="C_PLL_CLKOUT1_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="C_PLL_CLKOUT2_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="C_PLL_CLKOUT3_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="C_PLL_CLKOUT4_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="C_PLL_CLKOUT5_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="C_PLL_CLKFBOUT_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_PLL_CLKOUT0_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_PLL_CLKOUT1_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_PLL_CLKOUT2_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_PLL_CLKOUT3_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_PLL_CLKOUT4_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_PLL_CLKOUT5_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLOCK_MGR_TYPE" VALUE="NA"/>
        <PARAMETER NAME="C_OVERRIDE_MMCM" VALUE="0"/>
        <PARAMETER NAME="C_OVERRIDE_PLL" VALUE="0"/>
        <PARAMETER NAME="C_PRIMARY_PORT" VALUE="clk_in1"/>
        <PARAMETER NAME="C_SECONDARY_PORT" VALUE="clk_in2"/>
        <PARAMETER NAME="C_CLK_OUT1_PORT" VALUE="clk_out1"/>
        <PARAMETER NAME="C_CLK_OUT2_PORT" VALUE="clk_out2"/>
        <PARAMETER NAME="C_CLK_OUT3_PORT" VALUE="clk_out3"/>
        <PARAMETER NAME="C_CLK_OUT4_PORT" VALUE="clk_out4"/>
        <PARAMETER NAME="C_CLK_OUT5_PORT" VALUE="clk_out5"/>
        <PARAMETER NAME="C_CLK_OUT6_PORT" VALUE="clk_out6"/>
        <PARAMETER NAME="C_CLK_OUT7_PORT" VALUE="clk_out7"/>
        <PARAMETER NAME="C_RESET_PORT" VALUE="reset"/>
        <PARAMETER NAME="C_LOCKED_PORT" VALUE="locked"/>
        <PARAMETER NAME="C_CLKFB_IN_PORT" VALUE="clkfb_in"/>
        <PARAMETER NAME="C_CLKFB_IN_P_PORT" VALUE="clkfb_in_p"/>
        <PARAMETER NAME="C_CLKFB_IN_N_PORT" VALUE="clkfb_in_n"/>
        <PARAMETER NAME="C_CLKFB_OUT_PORT" VALUE="clkfb_out"/>
        <PARAMETER NAME="C_CLKFB_OUT_P_PORT" VALUE="clkfb_out_p"/>
        <PARAMETER NAME="C_CLKFB_OUT_N_PORT" VALUE="clkfb_out_n"/>
        <PARAMETER NAME="C_POWER_DOWN_PORT" VALUE="power_down"/>
        <PARAMETER NAME="C_DADDR_PORT" VALUE="daddr"/>
        <PARAMETER NAME="C_DCLK_PORT" VALUE="dclk"/>
        <PARAMETER NAME="C_DRDY_PORT" VALUE="drdy"/>
        <PARAMETER NAME="C_DWE_PORT" VALUE="dwe"/>
        <PARAMETER NAME="C_DIN_PORT" VALUE="din"/>
        <PARAMETER NAME="C_DOUT_PORT" VALUE="dout"/>
        <PARAMETER NAME="C_DEN_PORT" VALUE="den"/>
        <PARAMETER NAME="C_PSCLK_PORT" VALUE="psclk"/>
        <PARAMETER NAME="C_PSEN_PORT" VALUE="psen"/>
        <PARAMETER NAME="C_PSINCDEC_PORT" VALUE="psincdec"/>
        <PARAMETER NAME="C_PSDONE_PORT" VALUE="psdone"/>
        <PARAMETER NAME="C_CLK_VALID_PORT" VALUE="CLK_VALID"/>
        <PARAMETER NAME="C_STATUS_PORT" VALUE="STATUS"/>
        <PARAMETER NAME="C_CLK_IN_SEL_PORT" VALUE="clk_in_sel"/>
        <PARAMETER NAME="C_INPUT_CLK_STOPPED_PORT" VALUE="input_clk_stopped"/>
        <PARAMETER NAME="C_CLKFB_STOPPED_PORT" VALUE="clkfb_stopped"/>
        <PARAMETER NAME="C_CLKIN1_JITTER_PS" VALUE="50.0"/>
        <PARAMETER NAME="C_CLKIN2_JITTER_PS" VALUE="100.0"/>
        <PARAMETER NAME="C_PRIMITIVE" VALUE="MMCM"/>
        <PARAMETER NAME="C_SS_MODE" VALUE="CENTER_HIGH"/>
        <PARAMETER NAME="C_SS_MOD_PERIOD" VALUE="4000"/>
        <PARAMETER NAME="C_SS_MOD_TIME" VALUE="0.004"/>
        <PARAMETER NAME="C_HAS_CDDC" VALUE="0"/>
        <PARAMETER NAME="C_CDDCDONE_PORT" VALUE="cddcdone"/>
        <PARAMETER NAME="C_CDDCREQ_PORT" VALUE="cddcreq"/>
        <PARAMETER NAME="C_CLKOUTPHY_MODE" VALUE="VCO"/>
        <PARAMETER NAME="C_ENABLE_CLKOUTPHY" VALUE="0"/>
        <PARAMETER NAME="C_INTERFACE_SELECTION" VALUE="0"/>
        <PARAMETER NAME="C_S_AXI_ADDR_WIDTH" VALUE="11"/>
        <PARAMETER NAME="C_S_AXI_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_POWER_REG" VALUE="0000"/>
        <PARAMETER NAME="C_CLKOUT0_1" VALUE="0000"/>
        <PARAMETER NAME="C_CLKOUT0_2" VALUE="0000"/>
        <PARAMETER NAME="C_CLKOUT1_1" VALUE="0000"/>
        <PARAMETER NAME="C_CLKOUT1_2" VALUE="0000"/>
        <PARAMETER NAME="C_CLKOUT2_1" VALUE="0000"/>
        <PARAMETER NAME="C_CLKOUT2_2" VALUE="0000"/>
        <PARAMETER NAME="C_CLKOUT3_1" VALUE="0000"/>
        <PARAMETER NAME="C_CLKOUT3_2" VALUE="0000"/>
        <PARAMETER NAME="C_CLKOUT4_1" VALUE="0000"/>
        <PARAMETER NAME="C_CLKOUT4_2" VALUE="0000"/>
        <PARAMETER NAME="C_CLKOUT5_1" VALUE="0000"/>
        <PARAMETER NAME="C_CLKOUT5_2" VALUE="0000"/>
        <PARAMETER NAME="C_CLKOUT6_1" VALUE="0000"/>
        <PARAMETER NAME="C_CLKOUT6_2" VALUE="0000"/>
        <PARAMETER NAME="C_CLKFBOUT_1" VALUE="0000"/>
        <PARAMETER NAME="C_CLKFBOUT_2" VALUE="0000"/>
        <PARAMETER NAME="C_DIVCLK" VALUE="0000"/>
        <PARAMETER NAME="C_LOCK_1" VALUE="0000"/>
        <PARAMETER NAME="C_LOCK_2" VALUE="0000"/>
        <PARAMETER NAME="C_LOCK_3" VALUE="0000"/>
        <PARAMETER NAME="C_FILTER_1" VALUE="0000"/>
        <PARAMETER NAME="C_FILTER_2" VALUE="0000"/>
        <PARAMETER NAME="C_DIVIDE1_AUTO" VALUE="1"/>
        <PARAMETER NAME="C_DIVIDE2_AUTO" VALUE="0.16666666666666666"/>
        <PARAMETER NAME="C_DIVIDE3_AUTO" VALUE="0.16666666666666666"/>
        <PARAMETER NAME="C_DIVIDE4_AUTO" VALUE="0.16666666666666666"/>
        <PARAMETER NAME="C_DIVIDE5_AUTO" VALUE="0.16666666666666666"/>
        <PARAMETER NAME="C_DIVIDE6_AUTO" VALUE="0.16666666666666666"/>
        <PARAMETER NAME="C_DIVIDE7_AUTO" VALUE="0.16666666666666666"/>
        <PARAMETER NAME="C_PLLBUFGCEDIV" VALUE="false"/>
        <PARAMETER NAME="C_MMCMBUFGCEDIV" VALUE="false"/>
        <PARAMETER NAME="C_PLLBUFGCEDIV1" VALUE="false"/>
        <PARAMETER NAME="C_PLLBUFGCEDIV2" VALUE="false"/>
        <PARAMETER NAME="C_PLLBUFGCEDIV3" VALUE="false"/>
        <PARAMETER NAME="C_PLLBUFGCEDIV4" VALUE="false"/>
        <PARAMETER NAME="C_MMCMBUFGCEDIV1" VALUE="false"/>
        <PARAMETER NAME="C_MMCMBUFGCEDIV2" VALUE="false"/>
        <PARAMETER NAME="C_MMCMBUFGCEDIV3" VALUE="false"/>
        <PARAMETER NAME="C_MMCMBUFGCEDIV4" VALUE="false"/>
        <PARAMETER NAME="C_MMCMBUFGCEDIV5" VALUE="false"/>
        <PARAMETER NAME="C_MMCMBUFGCEDIV6" VALUE="false"/>
        <PARAMETER NAME="C_MMCMBUFGCEDIV7" VALUE="false"/>
        <PARAMETER NAME="C_CLKOUT1_MATCHED_ROUTING" VALUE="false"/>
        <PARAMETER NAME="C_CLKOUT2_MATCHED_ROUTING" VALUE="false"/>
        <PARAMETER NAME="C_CLKOUT3_MATCHED_ROUTING" VALUE="false"/>
        <PARAMETER NAME="C_CLKOUT4_MATCHED_ROUTING" VALUE="false"/>
        <PARAMETER NAME="C_CLKOUT5_MATCHED_ROUTING" VALUE="false"/>
        <PARAMETER NAME="C_CLKOUT6_MATCHED_ROUTING" VALUE="false"/>
        <PARAMETER NAME="C_CLKOUT7_MATCHED_ROUTING" VALUE="false"/>
        <PARAMETER NAME="C_CLKOUT0_ACTUAL_FREQ" VALUE="200.00000"/>
        <PARAMETER NAME="C_CLKOUT1_ACTUAL_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT2_ACTUAL_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT3_ACTUAL_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT4_ACTUAL_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT5_ACTUAL_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT6_ACTUAL_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_M_MAX" VALUE="128.000"/>
        <PARAMETER NAME="C_M_MIN" VALUE="2.000"/>
        <PARAMETER NAME="C_D_MAX" VALUE="93.000"/>
        <PARAMETER NAME="C_D_MIN" VALUE="1.000"/>
        <PARAMETER NAME="C_O_MAX" VALUE="128.000"/>
        <PARAMETER NAME="C_O_MIN" VALUE="1.000"/>
        <PARAMETER NAME="C_VCO_MIN" VALUE="800.000"/>
        <PARAMETER NAME="C_VCO_MAX" VALUE="1600.000"/>
        <PARAMETER NAME="Component_Name" VALUE="adj_c_clk_mmcm_200_0"/>
        <PARAMETER NAME="USER_CLK_FREQ0" VALUE="100.0"/>
        <PARAMETER NAME="USER_CLK_FREQ1" VALUE="100.0"/>
        <PARAMETER NAME="USER_CLK_FREQ2" VALUE="100.0"/>
        <PARAMETER NAME="USER_CLK_FREQ3" VALUE="100.0"/>
        <PARAMETER NAME="ENABLE_CLOCK_MONITOR" VALUE="false"/>
        <PARAMETER NAME="OPTIMIZE_CLOCKING_STRUCTURE_EN" VALUE="false"/>
        <PARAMETER NAME="ENABLE_USER_CLOCK0" VALUE="false"/>
        <PARAMETER NAME="ENABLE_USER_CLOCK1" VALUE="false"/>
        <PARAMETER NAME="ENABLE_USER_CLOCK2" VALUE="false"/>
        <PARAMETER NAME="ENABLE_USER_CLOCK3" VALUE="false"/>
        <PARAMETER NAME="Enable_PLL0" VALUE="false"/>
        <PARAMETER NAME="Enable_PLL1" VALUE="false"/>
        <PARAMETER NAME="REF_CLK_FREQ" VALUE="100.0"/>
        <PARAMETER NAME="PRECISION" VALUE="1"/>
        <PARAMETER NAME="PRIMITIVE" VALUE="MMCM"/>
        <PARAMETER NAME="PRIMTYPE_SEL" VALUE="mmcm_adv"/>
        <PARAMETER NAME="CLOCK_MGR_TYPE" VALUE="auto"/>
        <PARAMETER NAME="USE_FREQ_SYNTH" VALUE="true"/>
        <PARAMETER NAME="USE_SPREAD_SPECTRUM" VALUE="false"/>
        <PARAMETER NAME="USE_PHASE_ALIGNMENT" VALUE="false"/>
        <PARAMETER NAME="USE_MIN_POWER" VALUE="false"/>
        <PARAMETER NAME="USE_DYN_PHASE_SHIFT" VALUE="false"/>
        <PARAMETER NAME="USE_DYN_RECONFIG" VALUE="false"/>
        <PARAMETER NAME="JITTER_SEL" VALUE="No_Jitter"/>
        <PARAMETER NAME="PRIM_IN_FREQ" VALUE="200.000"/>
        <PARAMETER NAME="PRIM_IN_TIMEPERIOD" VALUE="10.000"/>
        <PARAMETER NAME="IN_FREQ_UNITS" VALUE="Units_MHz"/>
        <PARAMETER NAME="PHASESHIFT_MODE" VALUE="LATENCY"/>
        <PARAMETER NAME="IN_JITTER_UNITS" VALUE="Units_UI"/>
        <PARAMETER NAME="RELATIVE_INCLK" VALUE="REL_PRIMARY"/>
        <PARAMETER NAME="USE_INCLK_SWITCHOVER" VALUE="false"/>
        <PARAMETER NAME="SECONDARY_IN_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="SECONDARY_IN_TIMEPERIOD" VALUE="10.000"/>
        <PARAMETER NAME="SECONDARY_PORT" VALUE="clk_in2"/>
        <PARAMETER NAME="SECONDARY_SOURCE" VALUE="Single_ended_clock_capable_pin"/>
        <PARAMETER NAME="JITTER_OPTIONS" VALUE="UI"/>
        <PARAMETER NAME="CLKIN1_UI_JITTER" VALUE="0.010"/>
        <PARAMETER NAME="CLKIN2_UI_JITTER" VALUE="0.010"/>
        <PARAMETER NAME="PRIM_IN_JITTER" VALUE="0.010"/>
        <PARAMETER NAME="SECONDARY_IN_JITTER" VALUE="0.010"/>
        <PARAMETER NAME="CLKIN1_JITTER_PS" VALUE="50.0"/>
        <PARAMETER NAME="CLKIN2_JITTER_PS" VALUE="100.0"/>
        <PARAMETER NAME="CLKOUT1_USED" VALUE="true"/>
        <PARAMETER NAME="CLKOUT2_USED" VALUE="false"/>
        <PARAMETER NAME="CLKOUT3_USED" VALUE="false"/>
        <PARAMETER NAME="CLKOUT4_USED" VALUE="false"/>
        <PARAMETER NAME="CLKOUT5_USED" VALUE="false"/>
        <PARAMETER NAME="CLKOUT6_USED" VALUE="false"/>
        <PARAMETER NAME="CLKOUT7_USED" VALUE="false"/>
        <PARAMETER NAME="NUM_OUT_CLKS" VALUE="1"/>
        <PARAMETER NAME="CLK_OUT1_USE_FINE_PS_GUI" VALUE="false"/>
        <PARAMETER NAME="CLK_OUT2_USE_FINE_PS_GUI" VALUE="false"/>
        <PARAMETER NAME="CLK_OUT3_USE_FINE_PS_GUI" VALUE="false"/>
        <PARAMETER NAME="CLK_OUT4_USE_FINE_PS_GUI" VALUE="false"/>
        <PARAMETER NAME="CLK_OUT5_USE_FINE_PS_GUI" VALUE="false"/>
        <PARAMETER NAME="CLK_OUT6_USE_FINE_PS_GUI" VALUE="false"/>
        <PARAMETER NAME="CLK_OUT7_USE_FINE_PS_GUI" VALUE="false"/>
        <PARAMETER NAME="PRIMARY_PORT" VALUE="clk_in1"/>
        <PARAMETER NAME="CLK_OUT1_PORT" VALUE="clk_out1"/>
        <PARAMETER NAME="CLK_OUT2_PORT" VALUE="clk_out2"/>
        <PARAMETER NAME="CLK_OUT3_PORT" VALUE="clk_out3"/>
        <PARAMETER NAME="CLK_OUT4_PORT" VALUE="clk_out4"/>
        <PARAMETER NAME="CLK_OUT5_PORT" VALUE="clk_out5"/>
        <PARAMETER NAME="CLK_OUT6_PORT" VALUE="clk_out6"/>
        <PARAMETER NAME="CLK_OUT7_PORT" VALUE="clk_out7"/>
        <PARAMETER NAME="DADDR_PORT" VALUE="daddr"/>
        <PARAMETER NAME="DCLK_PORT" VALUE="dclk"/>
        <PARAMETER NAME="DRDY_PORT" VALUE="drdy"/>
        <PARAMETER NAME="DWE_PORT" VALUE="dwe"/>
        <PARAMETER NAME="DIN_PORT" VALUE="din"/>
        <PARAMETER NAME="DOUT_PORT" VALUE="dout"/>
        <PARAMETER NAME="DEN_PORT" VALUE="den"/>
        <PARAMETER NAME="PSCLK_PORT" VALUE="psclk"/>
        <PARAMETER NAME="PSEN_PORT" VALUE="psen"/>
        <PARAMETER NAME="PSINCDEC_PORT" VALUE="psincdec"/>
        <PARAMETER NAME="PSDONE_PORT" VALUE="psdone"/>
        <PARAMETER NAME="CLKOUT1_REQUESTED_OUT_FREQ" VALUE="200.000"/>
        <PARAMETER NAME="CLKOUT1_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="CLKOUT1_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="CLKOUT2_REQUESTED_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="CLKOUT2_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="CLKOUT2_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="CLKOUT3_REQUESTED_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="CLKOUT3_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="CLKOUT3_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="CLKOUT4_REQUESTED_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="CLKOUT4_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="CLKOUT4_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="CLKOUT5_REQUESTED_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="CLKOUT5_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="CLKOUT5_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="CLKOUT6_REQUESTED_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="CLKOUT6_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="CLKOUT6_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="CLKOUT7_REQUESTED_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="CLKOUT7_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="CLKOUT7_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="USE_MAX_I_JITTER" VALUE="false"/>
        <PARAMETER NAME="USE_MIN_O_JITTER" VALUE="false"/>
        <PARAMETER NAME="CLKOUT1_MATCHED_ROUTING" VALUE="false"/>
        <PARAMETER NAME="CLKOUT2_MATCHED_ROUTING" VALUE="false"/>
        <PARAMETER NAME="CLKOUT3_MATCHED_ROUTING" VALUE="false"/>
        <PARAMETER NAME="CLKOUT4_MATCHED_ROUTING" VALUE="false"/>
        <PARAMETER NAME="CLKOUT5_MATCHED_ROUTING" VALUE="false"/>
        <PARAMETER NAME="CLKOUT6_MATCHED_ROUTING" VALUE="false"/>
        <PARAMETER NAME="CLKOUT7_MATCHED_ROUTING" VALUE="false"/>
        <PARAMETER NAME="PRIM_SOURCE" VALUE="No_buffer"/>
        <PARAMETER NAME="CLKOUT1_DRIVES" VALUE="Buffer"/>
        <PARAMETER NAME="CLKOUT2_DRIVES" VALUE="Buffer"/>
        <PARAMETER NAME="CLKOUT3_DRIVES" VALUE="Buffer"/>
        <PARAMETER NAME="CLKOUT4_DRIVES" VALUE="Buffer"/>
        <PARAMETER NAME="CLKOUT5_DRIVES" VALUE="Buffer"/>
        <PARAMETER NAME="CLKOUT6_DRIVES" VALUE="Buffer"/>
        <PARAMETER NAME="CLKOUT7_DRIVES" VALUE="Buffer"/>
        <PARAMETER NAME="FEEDBACK_SOURCE" VALUE="FDBK_AUTO"/>
        <PARAMETER NAME="CLKFB_IN_SIGNALING" VALUE="SINGLE"/>
        <PARAMETER NAME="CLKFB_IN_PORT" VALUE="clkfb_in"/>
        <PARAMETER NAME="CLKFB_IN_P_PORT" VALUE="clkfb_in_p"/>
        <PARAMETER NAME="CLKFB_IN_N_PORT" VALUE="clkfb_in_n"/>
        <PARAMETER NAME="CLKFB_OUT_PORT" VALUE="clkfb_out"/>
        <PARAMETER NAME="CLKFB_OUT_P_PORT" VALUE="clkfb_out_p"/>
        <PARAMETER NAME="CLKFB_OUT_N_PORT" VALUE="clkfb_out_n"/>
        <PARAMETER NAME="PLATFORM" VALUE="UNKNOWN"/>
        <PARAMETER NAME="SUMMARY_STRINGS" VALUE="empty"/>
        <PARAMETER NAME="USE_LOCKED" VALUE="true"/>
        <PARAMETER NAME="CALC_DONE" VALUE="empty"/>
        <PARAMETER NAME="USE_RESET" VALUE="true"/>
        <PARAMETER NAME="USE_POWER_DOWN" VALUE="false"/>
        <PARAMETER NAME="USE_STATUS" VALUE="false"/>
        <PARAMETER NAME="USE_FREEZE" VALUE="false"/>
        <PARAMETER NAME="USE_CLK_VALID" VALUE="false"/>
        <PARAMETER NAME="USE_INCLK_STOPPED" VALUE="false"/>
        <PARAMETER NAME="USE_CLKFB_STOPPED" VALUE="false"/>
        <PARAMETER NAME="RESET_PORT" VALUE="reset"/>
        <PARAMETER NAME="LOCKED_PORT" VALUE="locked"/>
        <PARAMETER NAME="POWER_DOWN_PORT" VALUE="power_down"/>
        <PARAMETER NAME="CLK_VALID_PORT" VALUE="CLK_VALID"/>
        <PARAMETER NAME="STATUS_PORT" VALUE="STATUS"/>
        <PARAMETER NAME="CLK_IN_SEL_PORT" VALUE="clk_in_sel"/>
        <PARAMETER NAME="INPUT_CLK_STOPPED_PORT" VALUE="input_clk_stopped"/>
        <PARAMETER NAME="CLKFB_STOPPED_PORT" VALUE="clkfb_stopped"/>
        <PARAMETER NAME="SS_MODE" VALUE="CENTER_HIGH"/>
        <PARAMETER NAME="SS_MOD_FREQ" VALUE="250"/>
        <PARAMETER NAME="SS_MOD_TIME" VALUE="0.004"/>
        <PARAMETER NAME="OVERRIDE_MMCM" VALUE="false"/>
        <PARAMETER NAME="MMCM_NOTES" VALUE="None"/>
        <PARAMETER NAME="MMCM_DIVCLK_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="MMCM_BANDWIDTH" VALUE="OPTIMIZED"/>
        <PARAMETER NAME="MMCM_CLKFBOUT_MULT_F" VALUE="6.000"/>
        <PARAMETER NAME="MMCM_CLKFBOUT_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="MMCM_CLKFBOUT_USE_FINE_PS" VALUE="false"/>
        <PARAMETER NAME="MMCM_CLKIN1_PERIOD" VALUE="5.000"/>
        <PARAMETER NAME="MMCM_CLKIN2_PERIOD" VALUE="10.0"/>
        <PARAMETER NAME="MMCM_CLKOUT4_CASCADE" VALUE="false"/>
        <PARAMETER NAME="MMCM_CLOCK_HOLD" VALUE="false"/>
        <PARAMETER NAME="MMCM_COMPENSATION" VALUE="AUTO"/>
        <PARAMETER NAME="MMCM_REF_JITTER1" VALUE="0.010"/>
        <PARAMETER NAME="MMCM_REF_JITTER2" VALUE="0.010"/>
        <PARAMETER NAME="MMCM_STARTUP_WAIT" VALUE="false"/>
        <PARAMETER NAME="MMCM_CLKOUT0_DIVIDE_F" VALUE="6.000"/>
        <PARAMETER NAME="MMCM_CLKOUT0_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="MMCM_CLKOUT0_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="MMCM_CLKOUT0_USE_FINE_PS" VALUE="false"/>
        <PARAMETER NAME="MMCM_CLKOUT1_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="MMCM_CLKOUT1_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="MMCM_CLKOUT1_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="MMCM_CLKOUT1_USE_FINE_PS" VALUE="false"/>
        <PARAMETER NAME="MMCM_CLKOUT2_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="MMCM_CLKOUT2_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="MMCM_CLKOUT2_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="MMCM_CLKOUT2_USE_FINE_PS" VALUE="false"/>
        <PARAMETER NAME="MMCM_CLKOUT3_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="MMCM_CLKOUT3_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="MMCM_CLKOUT3_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="MMCM_CLKOUT3_USE_FINE_PS" VALUE="false"/>
        <PARAMETER NAME="MMCM_CLKOUT4_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="MMCM_CLKOUT4_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="MMCM_CLKOUT4_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="MMCM_CLKOUT4_USE_FINE_PS" VALUE="false"/>
        <PARAMETER NAME="MMCM_CLKOUT5_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="MMCM_CLKOUT5_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="MMCM_CLKOUT5_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="MMCM_CLKOUT5_USE_FINE_PS" VALUE="false"/>
        <PARAMETER NAME="MMCM_CLKOUT6_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="MMCM_CLKOUT6_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="MMCM_CLKOUT6_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="MMCM_CLKOUT6_USE_FINE_PS" VALUE="false"/>
        <PARAMETER NAME="OVERRIDE_PLL" VALUE="false"/>
        <PARAMETER NAME="PLL_NOTES" VALUE="None"/>
        <PARAMETER NAME="PLL_BANDWIDTH" VALUE="OPTIMIZED"/>
        <PARAMETER NAME="PLL_CLKFBOUT_MULT" VALUE="4"/>
        <PARAMETER NAME="PLL_CLKFBOUT_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="PLL_CLK_FEEDBACK" VALUE="CLKFBOUT"/>
        <PARAMETER NAME="PLL_DIVCLK_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="PLL_CLKIN_PERIOD" VALUE="10.000"/>
        <PARAMETER NAME="PLL_COMPENSATION" VALUE="SYSTEM_SYNCHRONOUS"/>
        <PARAMETER NAME="PLL_REF_JITTER" VALUE="0.010"/>
        <PARAMETER NAME="PLL_CLKOUT0_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="PLL_CLKOUT0_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="PLL_CLKOUT0_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="PLL_CLKOUT1_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="PLL_CLKOUT1_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="PLL_CLKOUT1_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="PLL_CLKOUT2_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="PLL_CLKOUT2_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="PLL_CLKOUT2_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="PLL_CLKOUT3_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="PLL_CLKOUT3_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="PLL_CLKOUT3_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="PLL_CLKOUT4_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="PLL_CLKOUT4_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="PLL_CLKOUT4_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="PLL_CLKOUT5_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="PLL_CLKOUT5_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="PLL_CLKOUT5_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="RESET_TYPE" VALUE="ACTIVE_HIGH"/>
        <PARAMETER NAME="USE_SAFE_CLOCK_STARTUP" VALUE="false"/>
        <PARAMETER NAME="USE_CLOCK_SEQUENCING" VALUE="false"/>
        <PARAMETER NAME="CLKOUT1_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="CLKOUT2_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="CLKOUT3_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="CLKOUT4_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="CLKOUT5_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="CLKOUT6_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="CLKOUT7_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="USE_BOARD_FLOW" VALUE="false"/>
        <PARAMETER NAME="CLK_IN1_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="CLK_IN2_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="DIFF_CLK_IN1_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="DIFF_CLK_IN2_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="AUTO_PRIMITIVE" VALUE="MMCM"/>
        <PARAMETER NAME="RESET_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="ENABLE_CDDC" VALUE="false"/>
        <PARAMETER NAME="CDDCDONE_PORT" VALUE="cddcdone"/>
        <PARAMETER NAME="CDDCREQ_PORT" VALUE="cddcreq"/>
        <PARAMETER NAME="ENABLE_CLKOUTPHY" VALUE="false"/>
        <PARAMETER NAME="CLKOUTPHY_REQUESTED_FREQ" VALUE="600.000"/>
        <PARAMETER NAME="CLKOUT1_JITTER" VALUE="92.799"/>
        <PARAMETER NAME="CLKOUT1_PHASE_ERROR" VALUE="82.655"/>
        <PARAMETER NAME="CLKOUT2_JITTER" VALUE="0.0"/>
        <PARAMETER NAME="CLKOUT2_PHASE_ERROR" VALUE="0.0"/>
        <PARAMETER NAME="CLKOUT3_JITTER" VALUE="0.0"/>
        <PARAMETER NAME="CLKOUT3_PHASE_ERROR" VALUE="0.0"/>
        <PARAMETER NAME="CLKOUT4_JITTER" VALUE="0.0"/>
        <PARAMETER NAME="CLKOUT4_PHASE_ERROR" VALUE="0.0"/>
        <PARAMETER NAME="CLKOUT5_JITTER" VALUE="0.0"/>
        <PARAMETER NAME="CLKOUT5_PHASE_ERROR" VALUE="0.0"/>
        <PARAMETER NAME="CLKOUT6_JITTER" VALUE="0.0"/>
        <PARAMETER NAME="CLKOUT6_PHASE_ERROR" VALUE="0.0"/>
        <PARAMETER NAME="CLKOUT7_JITTER" VALUE="0.0"/>
        <PARAMETER NAME="CLKOUT7_PHASE_ERROR" VALUE="0.0"/>
        <PARAMETER NAME="INPUT_MODE" VALUE="frequency"/>
        <PARAMETER NAME="INTERFACE_SELECTION" VALUE="Enable_AXI"/>
        <PARAMETER NAME="AXI_DRP" VALUE="false"/>
        <PARAMETER NAME="PHASE_DUTY_CONFIG" VALUE="false"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="reset" POLARITY="ACTIVE_HIGH" SIGIS="rst" SIGNAME="ddr_clk_mmcm_reset_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ddr_clk_mmcm_reset" PORT="Res"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="200000000" DIR="I" NAME="clk_in1" SIGIS="clk" SIGNAME="ddr_util_ds_buf_1_BUFG_O">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ddr_util_ds_buf_1" PORT="BUFG_O"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="200000000" DIR="O" NAME="clk_out1" SIGIS="clk"/>
        <PORT DIR="O" NAME="locked" SIGIS="undef" SIGNAME="ddr_c_clk_mmcm_200_locked">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ddr_c_clk_mmcm_200_locked" PORT="Op1"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="2" FULLNAME="/ddr/c_clk_mmcm_200_locked" HWVERSION="2.0" INSTANCE="ddr_c_clk_mmcm_200_locked" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="util_vector_logic" VLNV="xilinx.com:ip:util_vector_logic:2.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="C_OPERATION" VALUE="not"/>
        <PARAMETER NAME="C_SIZE" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="adj_c_clk_mmcm_200_locked_0"/>
        <PARAMETER NAME="LOGO_FILE" VALUE="data/sym_notgate.png"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="Op1" RIGHT="0" SIGIS="undef" SIGNAME="ddr_c_clk_mmcm_200_locked">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ddr_c_clk_mmcm_200" PORT="locked"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Res" RIGHT="0" SIGIS="undef" SIGNAME="ddr_c_clk_mmcm_200_locked_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ddr_ddr4_0" PORT="sys_rst"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="2" FULLNAME="/ddr/clk_mmcm_reset" HWVERSION="2.0" INSTANCE="ddr_clk_mmcm_reset" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="util_vector_logic" VLNV="xilinx.com:ip:util_vector_logic:2.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="C_OPERATION" VALUE="not"/>
        <PARAMETER NAME="C_SIZE" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="adj_clk_mmcm_reset_0"/>
        <PARAMETER NAME="LOGO_FILE" VALUE="data/sym_notgate.png"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="Op1" RIGHT="0" SIGIS="undef" SIGNAME="ddr_binary_latch_counter_0_latched">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ddr_binary_latch_counter_0" PORT="latched"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Res" RIGHT="0" SIGIS="undef" SIGNAME="ddr_clk_mmcm_reset_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ddr_c_clk_mmcm_200" PORT="reset"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="16" FULLNAME="/ddr/ddr4_0" HWVERSION="2.2" INSTANCE="ddr_ddr4_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="ddr4" VLNV="xilinx.com:ip:ddr4:2.2">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=ddr4;v=v2_2;d=pg150-ultrascale-memory-ip.pdf"/>
      </DOCUMENTS>
      <ADDRESSBLOCKS>
        <ADDRESSBLOCK ACCESS="read-write" INTERFACE="C0_DDR4_MEMORY_MAP" NAME="C0_DDR4_ADDRESS_BLOCK" RANGE="8589934592" USAGE="memory"/>
      </ADDRESSBLOCKS>
      <ADDRESSBLOCKS>
        <ADDRESSBLOCK ACCESS="read-write" INTERFACE="C0_DDR4_MEMORY_MAP" NAME="C0_DDR4_ADDRESS_BLOCK" RANGE="8589934592" USAGE="memory"/>
      </ADDRESSBLOCKS>
      <ADDRESSBLOCKS>
        <ADDRESSBLOCK ACCESS="read-write" INTERFACE="C0_DDR4_MEMORY_MAP" NAME="C0_DDR4_ADDRESS_BLOCK" RANGE="8589934592" USAGE="memory"/>
      </ADDRESSBLOCKS>
      <ADDRESSBLOCKS>
        <ADDRESSBLOCK ACCESS="read-write" INTERFACE="C0_DDR4_MEMORY_MAP" NAME="C0_DDR4_ADDRESS_BLOCK" RANGE="8589934592" USAGE="memory"/>
      </ADDRESSBLOCKS>
      <ADDRESSBLOCKS>
        <ADDRESSBLOCK ACCESS="read-write" INTERFACE="C0_DDR4_MEMORY_MAP" NAME="C0_DDR4_ADDRESS_BLOCK" RANGE="8589934592" USAGE="memory"/>
      </ADDRESSBLOCKS>
      <ADDRESSBLOCKS>
        <ADDRESSBLOCK ACCESS="read-write" INTERFACE="C0_DDR4_MEMORY_MAP" NAME="C0_DDR4_ADDRESS_BLOCK" RANGE="8589934592" USAGE="memory"/>
      </ADDRESSBLOCKS>
      <ADDRESSBLOCKS>
        <ADDRESSBLOCK ACCESS="read-write" INTERFACE="C0_DDR4_MEMORY_MAP" NAME="C0_DDR4_ADDRESS_BLOCK" RANGE="8589934592" USAGE="memory"/>
      </ADDRESSBLOCKS>
      <ADDRESSBLOCKS>
        <ADDRESSBLOCK ACCESS="read-write" INTERFACE="C0_DDR4_MEMORY_MAP" NAME="C0_DDR4_ADDRESS_BLOCK" RANGE="8589934592" USAGE="memory"/>
      </ADDRESSBLOCKS>
      <ADDRESSBLOCKS>
        <ADDRESSBLOCK ACCESS="read-write" INTERFACE="C0_DDR4_MEMORY_MAP" NAME="C0_DDR4_ADDRESS_BLOCK" RANGE="8589934592" USAGE="memory"/>
      </ADDRESSBLOCKS>
      <ADDRESSBLOCKS>
        <ADDRESSBLOCK ACCESS="read-write" INTERFACE="C0_DDR4_MEMORY_MAP" NAME="C0_DDR4_ADDRESS_BLOCK" RANGE="8589934592" USAGE="memory"/>
      </ADDRESSBLOCKS>
      <PARAMETERS>
        <PARAMETER NAME="C0.DDR4_Mem_Add_Map" VALUE="ROW_COLUMN_BANK"/>
        <PARAMETER NAME="System_Clock" VALUE="No_Buffer"/>
        <PARAMETER NAME="C0.ControllerType" VALUE="DDR4_SDRAM"/>
        <PARAMETER NAME="C0.APP_ADDR_WIDTH" VALUE="30"/>
        <PARAMETER NAME="C0.MEM_TYPE" VALUE="DDR4"/>
        <PARAMETER NAME="C0.BUFG_LOC_1" VALUE="X0Y46"/>
        <PARAMETER NAME="C0.BUFG_LOC_2" VALUE="X0Y7"/>
        <PARAMETER NAME="C0.BUFG_DIV_LOC_1" VALUE="X0Y7"/>
        <PARAMETER NAME="C0.BUFG_DIV_LOC_2" VALUE="X0Y6"/>
        <PARAMETER NAME="C0.PBLOCK_SLICE_LOC" VALUE="0"/>
        <PARAMETER NAME="C0.PBLOCK_RAMB36_LOC" VALUE="0"/>
        <PARAMETER NAME="C0.PBLOCK_RAMB18_LOC" VALUE="0"/>
        <PARAMETER NAME="C0.PBLOCK_SLICE_LOC_SC" VALUE="0"/>
        <PARAMETER NAME="C0.PBLOCK_RAMB36_LOC_SC" VALUE="0"/>
        <PARAMETER NAME="C0.PBLOCK_RAMB18_LOC_SC" VALUE="0"/>
        <PARAMETER NAME="C0.MMCM_IDX_BANK" VALUE="1"/>
        <PARAMETER NAME="C0.CENTER_BANK_CLOCK_REGION" VALUE="0"/>
        <PARAMETER NAME="C0.CENTER_BANK_MMCME3_ADV_SITE" VALUE="0"/>
        <PARAMETER NAME="C0.SYSCLK_CENTER_INFO" VALUE="TRUE"/>
        <PARAMETER NAME="PING_PONG_PHY" VALUE="1"/>
        <PARAMETER NAME="C0.DDR4_CS_ADDR" VALUE="30"/>
        <PARAMETER NAME="C0.DDR4_VrefVoltage" VALUE="0.84"/>
        <PARAMETER NAME="C0.DDR4_AL" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_DQ_WIDTH" VALUE="64"/>
        <PARAMETER NAME="C0.DDR4_nCK_PER_CLK" VALUE="4"/>
        <PARAMETER NAME="C0.DDR4_DM_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C0.DDR4_DQS_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C0.DDR4_nCS_PER_RANK" VALUE="1"/>
        <PARAMETER NAME="C0.DDR4_MEM_DEVICE_WIDTH" VALUE="16"/>
        <PARAMETER NAME="C0.DDR4_USE_DM_PORT" VALUE="1"/>
        <PARAMETER NAME="C0.DDR4_USE_CS_PORT" VALUE="1"/>
        <PARAMETER NAME="C0.DDR4_ROW_WIDTH" VALUE="17"/>
        <PARAMETER NAME="C0.DDR4_ADDR_WIDTH" VALUE="17"/>
        <PARAMETER NAME="C0.DDR4_BANK_WIDTH" VALUE="2"/>
        <PARAMETER NAME="C0.DDR4_BANK_GROUP_WIDTH" VALUE="1"/>
        <PARAMETER NAME="LR_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C0.DDR4_CK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C0.DDR4_CKE_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C0.DDR4_CS_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C0.DDR4_ODT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C0.DDR4_MEMORY_TYPE" VALUE="Components"/>
        <PARAMETER NAME="C0.DDR4_MEMORY_PART" VALUE="MT40A1G16RC-062E"/>
        <PARAMETER NAME="C0.DDR4_DATA_MASK" VALUE="8"/>
        <PARAMETER NAME="C0.DDR4_COLUMN_WIDTH" VALUE="10"/>
        <PARAMETER NAME="C0.DDR4_SPEED_GRADE" VALUE="062E"/>
        <PARAMETER NAME="C0.DDR4_MEM_DENSITY" VALUE="16Gb"/>
        <PARAMETER NAME="C0.DDR4_MEM_DENSITY_MB" VALUE="16384"/>
        <PARAMETER NAME="C0.DDR4_MEM_DENSITY_GB" VALUE="16"/>
        <PARAMETER NAME="C0.DDR4_COMP_DENSITY" VALUE="16Gb"/>
        <PARAMETER NAME="C0.DDR4_MEM_COMP_WIDTH" VALUE="16"/>
        <PARAMETER NAME="C0.DDR4_DATABITS_PER_STROBE" VALUE="8"/>
        <PARAMETER NAME="C0.DDR4_MODEL_SPEED_GRADE" VALUE="DDR4_625_Timing"/>
        <PARAMETER NAME="C0.DDR4_RANK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C0.DDR4_IO_VOLTAGE" VALUE="1.2V"/>
        <PARAMETER NAME="C0.DDR4_MIN_PERIOD" VALUE="750"/>
        <PARAMETER NAME="C0.DDR4_MAX_PERIOD" VALUE="1600"/>
        <PARAMETER NAME="C0.DDR4_MR0" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_MR2" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_nAL" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_BURST_MODE" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_BURST_TYPE" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_CL" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_CWL" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_OUTPUT_DRV" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_RTT_NOM" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_RTT_WR" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_MEM" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_DBAW" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_tCK" VALUE="769"/>
        <PARAMETER NAME="C0.DDR4_Configuration" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_tCKE" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_tFAW" VALUE="40"/>
        <PARAMETER NAME="C0.DDR4_tFAW_dlr" VALUE="16"/>
        <PARAMETER NAME="C0.DDR4_tMRD" VALUE="2"/>
        <PARAMETER NAME="C0.DDR4_tRAS" VALUE="42"/>
        <PARAMETER NAME="C0.DDR4_tRCD" VALUE="18"/>
        <PARAMETER NAME="C0.DDR4_tREFI" VALUE="10143"/>
        <PARAMETER NAME="C0.DDR4_tRFC" VALUE="456"/>
        <PARAMETER NAME="C0.DDR4_tRFC_dlr" VALUE="248"/>
        <PARAMETER NAME="C0.DDR4_tRP" VALUE="18"/>
        <PARAMETER NAME="C0.DDR4_tWR" VALUE="20"/>
        <PARAMETER NAME="C0.DDR4_tRRD"/>
        <PARAMETER NAME="C0.DDR4_tRTP" VALUE="10"/>
        <PARAMETER NAME="C0.DDR4_tRRD_S" VALUE="7"/>
        <PARAMETER NAME="C0.DDR4_tRRD_L" VALUE="9"/>
        <PARAMETER NAME="C0.DDR4_tRRD_dlr" VALUE="4"/>
        <PARAMETER NAME="C0.DDR4_tWTR"/>
        <PARAMETER NAME="C0.DDR4_tWTR_S" VALUE="4"/>
        <PARAMETER NAME="C0.DDR4_tWTR_L" VALUE="10"/>
        <PARAMETER NAME="C0.DDR4_tXPR" VALUE="118"/>
        <PARAMETER NAME="C0.DDR4_tZQI" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_tZQCS" VALUE="128"/>
        <PARAMETER NAME="C0.DDR4_tZQINIT" VALUE="256"/>
        <PARAMETER NAME="C0.DDR4_tCCD_3ds" VALUE="5"/>
        <PARAMETER NAME="C0.DDR4_CLKOUTPHY_MODE" VALUE="VCO_2X"/>
        <PARAMETER NAME="C0.DDR4_CLKOUT0_DIVIDE" VALUE="4"/>
        <PARAMETER NAME="C0.DDR4_CLKOUT1_DIVIDE" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_CLKFBOUT_MULT" VALUE="13"/>
        <PARAMETER NAME="C0.DDR4_DIVCLK_DIVIDE" VALUE="2"/>
        <PARAMETER NAME="CAL_INPUT_CLK_PERIOD" VALUE="4998"/>
        <PARAMETER NAME="C0.DDR4_CLKIN_PERIOD" VALUE="4998"/>
        <PARAMETER NAME="C0.DDR4_HR_MIN_FREQ" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_DCI_CASCADE_CUTOFF" VALUE="938"/>
        <PARAMETER NAME="C0.DDR4_IS_FASTER_SPEED_RAM" VALUE="No"/>
        <PARAMETER NAME="C0.DDR4_AXI_ID_WIDTH" VALUE="5"/>
        <PARAMETER NAME="C0.DDR4_AXI_ADDR_WIDTH" VALUE="33"/>
        <PARAMETER NAME="C0.DDR4_AXI_DATA_WIDTH" VALUE="512"/>
        <PARAMETER NAME="C0.DDR4_MEM_SIZE" VALUE="8589934592"/>
        <PARAMETER NAME="C0.DDR4_UI_CLOCK" VALUE="325000000"/>
        <PARAMETER NAME="C0.DDR4_CA_MIRROR" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_IS_CUSTOM" VALUE="false"/>
        <PARAMETER NAME="C0.DDR4_AUTO_AP_COL_A3" VALUE="false"/>
        <PARAMETER NAME="C0.DDR4_MCS_ECC" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_Slot" VALUE="1"/>
        <PARAMETER NAME="C0.APP_DATA_WIDTH" VALUE="512"/>
        <PARAMETER NAME="C0.APP_MASK_WIDTH" VALUE="64"/>
        <PARAMETER NAME="C0.DDR4_StackHeight" VALUE="1"/>
        <PARAMETER NAME="CUSTOM_PART_ATTRIBUTES" VALUE="NONE"/>
        <PARAMETER NAME="M_ADDN_UI_CLKOUT1_FREQ_HZ" VALUE="0.0"/>
        <PARAMETER NAME="M_ADDN_UI_CLKOUT2_FREQ_HZ" VALUE="0.0"/>
        <PARAMETER NAME="M_ADDN_UI_CLKOUT3_FREQ_HZ" VALUE="0.0"/>
        <PARAMETER NAME="M_ADDN_UI_CLKOUT4_FREQ_HZ" VALUE="0.0"/>
        <PARAMETER NAME="M_ADDN_UI_CLKOUT1_PHASE" VALUE="0"/>
        <PARAMETER NAME="M_ADDN_UI_CLKOUT2_PHASE" VALUE="0"/>
        <PARAMETER NAME="M_ADDN_UI_CLKOUT3_PHASE" VALUE="0"/>
        <PARAMETER NAME="M_ADDN_UI_CLKOUT4_PHASE" VALUE="0"/>
        <PARAMETER NAME="CLKOUT0_DIVIDE" VALUE="0"/>
        <PARAMETER NAME="CLKOUT1_DIVIDE" VALUE="0"/>
        <PARAMETER NAME="CLKOUT2_DIVIDE" VALUE="0"/>
        <PARAMETER NAME="CLKOUT3_DIVIDE" VALUE="0"/>
        <PARAMETER NAME="CLKOUT4_DIVIDE" VALUE="0"/>
        <PARAMETER NAME="CLKOUT6_DIVIDE" VALUE="0"/>
        <PARAMETER NAME="Debug_Signal" VALUE="Disable"/>
        <PARAMETER NAME="Simulation_Mode" VALUE="BFM"/>
        <PARAMETER NAME="C0.DDR4_Ecc" VALUE="false"/>
        <PARAMETER NAME="IOPowerReduction" VALUE="OFF"/>
        <PARAMETER NAME="Enable_SysPorts" VALUE="true"/>
        <PARAMETER NAME="Phy_Only" VALUE="Complete_Memory_Controller"/>
        <PARAMETER NAME="RESET_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="C0_CLOCK_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="IS_FROM_PHY" VALUE="1"/>
        <PARAMETER NAME="RECONFIG_XSDB_SAVE_RESTORE" VALUE="false"/>
        <PARAMETER NAME="AL_SEL" VALUE="0"/>
        <PARAMETER NAME="Example_TG" VALUE="SIMPLE_TG"/>
        <PARAMETER NAME="C0.DDR4_Clamshell" VALUE="false"/>
        <PARAMETER NAME="C0.MIGRATION" VALUE="false"/>
        <PARAMETER NAME="TIMING_OP1" VALUE="false"/>
        <PARAMETER NAME="TIMING_OP2" VALUE="false"/>
        <PARAMETER NAME="TIMING_3DS" VALUE="false"/>
        <PARAMETER NAME="SET_DW_TO_40" VALUE="false"/>
        <PARAMETER NAME="DIFF_TERM_SYSCLK" VALUE="false"/>
        <PARAMETER NAME="C0_DDR4_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="C0.DDR4_TimePeriod" VALUE="769"/>
        <PARAMETER NAME="C0.DDR4_InputClockPeriod" VALUE="4998"/>
        <PARAMETER NAME="C0.DDR4_Specify_MandD" VALUE="false"/>
        <PARAMETER NAME="C0.DDR4_PhyClockRatio" VALUE="4:1"/>
        <PARAMETER NAME="C0.DDR4_MemoryType" VALUE="Components"/>
        <PARAMETER NAME="C0.DDR4_MemoryPart" VALUE="MT40A1G16RC-062E"/>
        <PARAMETER NAME="C0.DDR4_MemoryVoltage" VALUE="1.2V"/>
        <PARAMETER NAME="C0.DDR4_DataWidth" VALUE="64"/>
        <PARAMETER NAME="C0.DDR4_DataMask" VALUE="DM_NO_DBI"/>
        <PARAMETER NAME="C0.DDR4_AxiSelection" VALUE="true"/>
        <PARAMETER NAME="C0.DDR4_Ordering" VALUE="Normal"/>
        <PARAMETER NAME="C0.DDR4_BurstLength" VALUE="8"/>
        <PARAMETER NAME="C0.DDR4_BurstType" VALUE="Sequential"/>
        <PARAMETER NAME="C0.DDR4_OutputDriverImpedenceControl" VALUE="RZQ/7"/>
        <PARAMETER NAME="C0.DDR4_OnDieTermination" VALUE="RZQ/6"/>
        <PARAMETER NAME="C0.DDR4_CasLatency" VALUE="19"/>
        <PARAMETER NAME="C0.DDR4_CasWriteLatency" VALUE="14"/>
        <PARAMETER NAME="C0.DDR4_ChipSelect" VALUE="true"/>
        <PARAMETER NAME="C0.DDR4_isCKEShared" VALUE="false"/>
        <PARAMETER NAME="C0.DDR4_AxiDataWidth" VALUE="512"/>
        <PARAMETER NAME="C0.DDR4_AxiArbitrationScheme" VALUE="RD_PRI_REG"/>
        <PARAMETER NAME="C0.DDR4_AxiNarrowBurst" VALUE="true"/>
        <PARAMETER NAME="C0.DDR4_AxiAddressWidth" VALUE="33"/>
        <PARAMETER NAME="C0.DDR4_AxiIDWidth" VALUE="5"/>
        <PARAMETER NAME="C0.DDR4_Capacity" VALUE="512"/>
        <PARAMETER NAME="C0.DDR4_MemoryName" VALUE="MainMemory"/>
        <PARAMETER NAME="C0.DDR4_AutoPrecharge" VALUE="false"/>
        <PARAMETER NAME="C0.DDR4_UserRefresh_ZQCS" VALUE="false"/>
        <PARAMETER NAME="C0.DDR4_CustomParts" VALUE="no_file_loaded"/>
        <PARAMETER NAME="C0.DDR4_isCustom" VALUE="false"/>
        <PARAMETER NAME="C0.DDR4_SELF_REFRESH" VALUE="false"/>
        <PARAMETER NAME="C0.DDR4_SAVE_RESTORE" VALUE="false"/>
        <PARAMETER NAME="C0.DDR4_RESTORE_CRC" VALUE="false"/>
        <PARAMETER NAME="ADDN_UI_CLKOUT1_FREQ_HZ" VALUE="None"/>
        <PARAMETER NAME="ADDN_UI_CLKOUT2_FREQ_HZ" VALUE="None"/>
        <PARAMETER NAME="ADDN_UI_CLKOUT3_FREQ_HZ" VALUE="None"/>
        <PARAMETER NAME="ADDN_UI_CLKOUT4_FREQ_HZ" VALUE="None"/>
        <PARAMETER NAME="CLKOUT6" VALUE="false"/>
        <PARAMETER NAME="Component_Name" VALUE="adj_ddr4_0_0"/>
        <PARAMETER NAME="No_Controller" VALUE="1"/>
        <PARAMETER NAME="Reference_Clock" VALUE="Differential"/>
        <PARAMETER NAME="IO_Power_Reduction" VALUE="false"/>
        <PARAMETER NAME="DCI_Cascade" VALUE="false"/>
        <PARAMETER NAME="Default_Bank_Selections" VALUE="false"/>
        <PARAMETER NAME="PARTIAL_RECONFIG_FLOW_MIG" VALUE="false"/>
        <PARAMETER NAME="MCS_DBG_EN" VALUE="false"/>
        <PARAMETER NAME="C0.DDR4_CK_SKEW_0" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_CK_SKEW_1" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_CK_SKEW_2" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_CK_SKEW_3" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_ADDR_SKEW_0" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_ADDR_SKEW_1" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_ADDR_SKEW_2" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_ADDR_SKEW_3" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_ADDR_SKEW_4" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_ADDR_SKEW_5" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_ADDR_SKEW_6" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_ADDR_SKEW_7" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_ADDR_SKEW_8" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_ADDR_SKEW_9" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_ADDR_SKEW_10" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_ADDR_SKEW_11" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_ADDR_SKEW_12" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_ADDR_SKEW_13" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_ADDR_SKEW_14" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_ADDR_SKEW_15" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_ADDR_SKEW_16" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_ADDR_SKEW_17" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_BA_SKEW_0" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_BA_SKEW_1" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_BG_SKEW_0" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_BG_SKEW_1" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_CS_SKEW_0" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_CS_SKEW_1" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_CS_SKEW_2" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_CS_SKEW_3" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_CKE_SKEW_0" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_CKE_SKEW_1" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_CKE_SKEW_2" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_CKE_SKEW_3" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_ACT_SKEW" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_PAR_SKEW" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_ODT_SKEW_0" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_ODT_SKEW_1" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_ODT_SKEW_2" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_ODT_SKEW_3" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_LR_SKEW_0" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_LR_SKEW_1" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_TREFI" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_TRFC" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_TRFC_DLR" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_TXPR" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_nCK_TREFI" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_nCK_TRFC" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_nCK_TRFC_DLR" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_nCK_TXPR" VALUE="5"/>
        <PARAMETER NAME="C0.ADDR_WIDTH" VALUE="17"/>
        <PARAMETER NAME="C0.BANK_GROUP_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C0.LR_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C0.CK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C0.CKE_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C0.CS_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C0.ODT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C0.StackHeight" VALUE="1"/>
        <PARAMETER NAME="C0.DDR4_Enable_LVAUX" VALUE="false"/>
        <PARAMETER NAME="C0.DDR4_EN_PARITY" VALUE="false"/>
        <PARAMETER NAME="EN_PP_4R_MIR" VALUE="false"/>
        <PARAMETER NAME="MCS_WO_DSP" VALUE="false"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
        <PARAMETER NAME="C_BASEADDR" VALUE="0x1000000000"/>
        <PARAMETER NAME="C_HIGHADDR" VALUE="0x11FFFFFFFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="O" NAME="c0_init_calib_complete" SIGIS="undef"/>
        <PORT DIR="O" NAME="dbg_clk" SIGIS="undef"/>
        <PORT CLKFREQUENCY="200000000" DIR="I" NAME="c0_sys_clk_i" SIGIS="clk" SIGNAME="ddr_util_ds_buf_1_BUFG_O">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ddr_util_ds_buf_1" PORT="BUFG_O"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="511" NAME="dbg_bus" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="16" NAME="c0_ddr4_adr" RIGHT="0" SIGIS="undef" SIGNAME="ddr_ddr4_0_c0_ddr4_adr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="adj_imp" PORT="ddr4_pl_adr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="c0_ddr4_ba" RIGHT="0" SIGIS="undef" SIGNAME="ddr_ddr4_0_c0_ddr4_ba">
          <CONNECTIONS>
            <CONNECTION INSTANCE="adj_imp" PORT="ddr4_pl_ba"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="c0_ddr4_cke" RIGHT="0" SIGIS="undef" SIGNAME="ddr_ddr4_0_c0_ddr4_cke">
          <CONNECTIONS>
            <CONNECTION INSTANCE="adj_imp" PORT="ddr4_pl_cke"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="c0_ddr4_cs_n" RIGHT="0" SIGIS="undef" SIGNAME="ddr_ddr4_0_c0_ddr4_cs_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="adj_imp" PORT="ddr4_pl_cs_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="IO" LEFT="7" NAME="c0_ddr4_dm_dbi_n" RIGHT="0" SIGIS="undef" SIGNAME="ddr_ddr4_0_c0_ddr4_dm_dbi_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="adj_imp" PORT="ddr4_pl_dm_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="IO" LEFT="63" NAME="c0_ddr4_dq" RIGHT="0" SIGIS="undef" SIGNAME="ddr_ddr4_0_c0_ddr4_dq">
          <CONNECTIONS>
            <CONNECTION INSTANCE="adj_imp" PORT="ddr4_pl_dq"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="IO" LEFT="7" NAME="c0_ddr4_dqs_c" RIGHT="0" SIGIS="undef" SIGNAME="ddr_ddr4_0_c0_ddr4_dqs_c">
          <CONNECTIONS>
            <CONNECTION INSTANCE="adj_imp" PORT="ddr4_pl_dqs_c"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="IO" LEFT="7" NAME="c0_ddr4_dqs_t" RIGHT="0" SIGIS="undef" SIGNAME="ddr_ddr4_0_c0_ddr4_dqs_t">
          <CONNECTIONS>
            <CONNECTION INSTANCE="adj_imp" PORT="ddr4_pl_dqs_t"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="c0_ddr4_odt" RIGHT="0" SIGIS="undef" SIGNAME="ddr_ddr4_0_c0_ddr4_odt">
          <CONNECTIONS>
            <CONNECTION INSTANCE="adj_imp" PORT="ddr4_pl_odt"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="c0_ddr4_bg" RIGHT="0" SIGIS="undef" SIGNAME="ddr_ddr4_0_c0_ddr4_bg">
          <CONNECTIONS>
            <CONNECTION INSTANCE="adj_imp" PORT="ddr4_pl_bg"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="c0_ddr4_reset_n" SIGIS="undef" SIGNAME="ddr_ddr4_0_c0_ddr4_reset_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="adj_imp" PORT="ddr4_pl_reset_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="c0_ddr4_act_n" SIGIS="undef" SIGNAME="ddr_ddr4_0_c0_ddr4_act_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="adj_imp" PORT="ddr4_pl_act_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="c0_ddr4_ck_c" RIGHT="0" SIGIS="clk" SIGNAME="ddr_ddr4_0_c0_ddr4_ck_c">
          <CONNECTIONS>
            <CONNECTION INSTANCE="adj_imp" PORT="ddr4_pl_ck_c"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="c0_ddr4_ck_t" RIGHT="0" SIGIS="clk" SIGNAME="ddr_ddr4_0_c0_ddr4_ck_t">
          <CONNECTIONS>
            <CONNECTION INSTANCE="adj_imp" PORT="ddr4_pl_ck_t"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="325000000" DIR="O" NAME="c0_ddr4_ui_clk" SIGIS="clk" SIGNAME="ddr_ddr4_0_c0_ddr4_ui_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_hpm0_fpd" PORT="ACLK"/>
            <CONNECTION INSTANCE="axi_hpm0_fpd" PORT="M00_ACLK"/>
            <CONNECTION INSTANCE="ddr_ddr4_0_sys_reset" PORT="slowest_sync_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="c0_ddr4_ui_clk_sync_rst" POLARITY="ACTIVE_HIGH" SIGIS="rst" SIGNAME="ddr_ddr4_0_c0_ddr4_ui_clk_sync_rst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ddr_ddr4_0_sys_reset" PORT="ext_reset_in"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="c0_ddr4_aresetn" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="ddr_ddr4_0_sys_reset_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ddr_ddr4_0_sys_reset" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="4" NAME="c0_ddr4_s_axi_awid" RIGHT="0" SIGIS="undef" SIGNAME="axi_hpm0_fpd_M00_AXI_awid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_hpm0_fpd" PORT="M00_AXI_awid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="32" NAME="c0_ddr4_s_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_hpm0_fpd_M00_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_hpm0_fpd" PORT="M00_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="c0_ddr4_s_axi_awlen" RIGHT="0" SIGIS="undef" SIGNAME="axi_hpm0_fpd_M00_AXI_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_hpm0_fpd" PORT="M00_AXI_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="c0_ddr4_s_axi_awsize" RIGHT="0" SIGIS="undef" SIGNAME="axi_hpm0_fpd_M00_AXI_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_hpm0_fpd" PORT="M00_AXI_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="c0_ddr4_s_axi_awburst" RIGHT="0" SIGIS="undef" SIGNAME="axi_hpm0_fpd_M00_AXI_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_hpm0_fpd" PORT="M00_AXI_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="c0_ddr4_s_axi_awlock" RIGHT="0" SIGIS="undef" SIGNAME="axi_hpm0_fpd_M00_AXI_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_hpm0_fpd" PORT="M00_AXI_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="c0_ddr4_s_axi_awcache" RIGHT="0" SIGIS="undef" SIGNAME="axi_hpm0_fpd_M00_AXI_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_hpm0_fpd" PORT="M00_AXI_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="c0_ddr4_s_axi_awprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_hpm0_fpd_M00_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_hpm0_fpd" PORT="M00_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="c0_ddr4_s_axi_awqos" RIGHT="0" SIGIS="undef" SIGNAME="axi_hpm0_fpd_M00_AXI_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_hpm0_fpd" PORT="M00_AXI_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="c0_ddr4_s_axi_awvalid" SIGIS="undef" SIGNAME="axi_hpm0_fpd_M00_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_hpm0_fpd" PORT="M00_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="c0_ddr4_s_axi_awready" SIGIS="undef" SIGNAME="axi_hpm0_fpd_M00_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_hpm0_fpd" PORT="M00_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="511" NAME="c0_ddr4_s_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_hpm0_fpd_M00_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_hpm0_fpd" PORT="M00_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="c0_ddr4_s_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi_hpm0_fpd_M00_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_hpm0_fpd" PORT="M00_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="c0_ddr4_s_axi_wlast" SIGIS="undef" SIGNAME="axi_hpm0_fpd_M00_AXI_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_hpm0_fpd" PORT="M00_AXI_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="c0_ddr4_s_axi_wvalid" SIGIS="undef" SIGNAME="axi_hpm0_fpd_M00_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_hpm0_fpd" PORT="M00_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="c0_ddr4_s_axi_wready" SIGIS="undef" SIGNAME="axi_hpm0_fpd_M00_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_hpm0_fpd" PORT="M00_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="c0_ddr4_s_axi_bready" SIGIS="undef" SIGNAME="axi_hpm0_fpd_M00_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_hpm0_fpd" PORT="M00_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="4" NAME="c0_ddr4_s_axi_bid" RIGHT="0" SIGIS="undef" SIGNAME="axi_hpm0_fpd_M00_AXI_bid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_hpm0_fpd" PORT="M00_AXI_bid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="c0_ddr4_s_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_hpm0_fpd_M00_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_hpm0_fpd" PORT="M00_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="c0_ddr4_s_axi_bvalid" SIGIS="undef" SIGNAME="axi_hpm0_fpd_M00_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_hpm0_fpd" PORT="M00_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="4" NAME="c0_ddr4_s_axi_arid" RIGHT="0" SIGIS="undef" SIGNAME="axi_hpm0_fpd_M00_AXI_arid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_hpm0_fpd" PORT="M00_AXI_arid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="32" NAME="c0_ddr4_s_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_hpm0_fpd_M00_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_hpm0_fpd" PORT="M00_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="c0_ddr4_s_axi_arlen" RIGHT="0" SIGIS="undef" SIGNAME="axi_hpm0_fpd_M00_AXI_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_hpm0_fpd" PORT="M00_AXI_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="c0_ddr4_s_axi_arsize" RIGHT="0" SIGIS="undef" SIGNAME="axi_hpm0_fpd_M00_AXI_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_hpm0_fpd" PORT="M00_AXI_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="c0_ddr4_s_axi_arburst" RIGHT="0" SIGIS="undef" SIGNAME="axi_hpm0_fpd_M00_AXI_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_hpm0_fpd" PORT="M00_AXI_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="c0_ddr4_s_axi_arlock" RIGHT="0" SIGIS="undef" SIGNAME="axi_hpm0_fpd_M00_AXI_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_hpm0_fpd" PORT="M00_AXI_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="c0_ddr4_s_axi_arcache" RIGHT="0" SIGIS="undef" SIGNAME="axi_hpm0_fpd_M00_AXI_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_hpm0_fpd" PORT="M00_AXI_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="c0_ddr4_s_axi_arprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_hpm0_fpd_M00_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_hpm0_fpd" PORT="M00_AXI_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="c0_ddr4_s_axi_arqos" RIGHT="0" SIGIS="undef" SIGNAME="axi_hpm0_fpd_M00_AXI_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_hpm0_fpd" PORT="M00_AXI_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="c0_ddr4_s_axi_arvalid" SIGIS="undef" SIGNAME="axi_hpm0_fpd_M00_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_hpm0_fpd" PORT="M00_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="c0_ddr4_s_axi_arready" SIGIS="undef" SIGNAME="axi_hpm0_fpd_M00_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_hpm0_fpd" PORT="M00_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="c0_ddr4_s_axi_rready" SIGIS="undef" SIGNAME="axi_hpm0_fpd_M00_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_hpm0_fpd" PORT="M00_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="c0_ddr4_s_axi_rlast" SIGIS="undef" SIGNAME="axi_hpm0_fpd_M00_AXI_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_hpm0_fpd" PORT="M00_AXI_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="c0_ddr4_s_axi_rvalid" SIGIS="undef" SIGNAME="axi_hpm0_fpd_M00_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_hpm0_fpd" PORT="M00_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="c0_ddr4_s_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_hpm0_fpd_M00_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_hpm0_fpd" PORT="M00_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="4" NAME="c0_ddr4_s_axi_rid" RIGHT="0" SIGIS="undef" SIGNAME="axi_hpm0_fpd_M00_AXI_rid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_hpm0_fpd" PORT="M00_AXI_rid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="511" NAME="c0_ddr4_s_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_hpm0_fpd_M00_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_hpm0_fpd" PORT="M00_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="sys_rst" POLARITY="ACTIVE_HIGH" SIGIS="rst" SIGNAME="ddr_c_clk_mmcm_200_locked_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ddr_c_clk_mmcm_200_locked" PORT="Res"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="ddr_ddr4_0_C0_DDR4" DATAWIDTH="64" NAME="C0_DDR4" TYPE="INITIATOR" VLNV="xilinx.com:interface:ddr4:1.0">
          <PARAMETER NAME="CAN_DEBUG" VALUE="false"/>
          <PARAMETER NAME="TIMEPERIOD_PS" VALUE="769"/>
          <PARAMETER NAME="MEMORY_TYPE" VALUE="Components"/>
          <PARAMETER NAME="MEMORY_PART" VALUE="MT40A1G16RC-062E"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="64"/>
          <PARAMETER NAME="CS_ENABLED" VALUE="true"/>
          <PARAMETER NAME="DATA_MASK_ENABLED" VALUE="DM_NO_DBI"/>
          <PARAMETER NAME="SLOT" VALUE="Single"/>
          <PARAMETER NAME="CUSTOM_PARTS" VALUE="no_file_loaded"/>
          <PARAMETER NAME="MEM_ADDR_MAP" VALUE="ROW_COLUMN_BANK"/>
          <PARAMETER NAME="BURST_LENGTH" VALUE="8"/>
          <PARAMETER NAME="AXI_ARBITRATION_SCHEME" VALUE="RD_PRI_REG"/>
          <PARAMETER NAME="CAS_LATENCY" VALUE="19"/>
          <PARAMETER NAME="CAS_WRITE_LATENCY" VALUE="14"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ACT_N" PHYSICAL="c0_ddr4_act_n"/>
            <PORTMAP LOGICAL="ADR" PHYSICAL="c0_ddr4_adr"/>
            <PORTMAP LOGICAL="BA" PHYSICAL="c0_ddr4_ba"/>
            <PORTMAP LOGICAL="BG" PHYSICAL="c0_ddr4_bg"/>
            <PORTMAP LOGICAL="CK_C" PHYSICAL="c0_ddr4_ck_c"/>
            <PORTMAP LOGICAL="CK_T" PHYSICAL="c0_ddr4_ck_t"/>
            <PORTMAP LOGICAL="CKE" PHYSICAL="c0_ddr4_cke"/>
            <PORTMAP LOGICAL="CS_N" PHYSICAL="c0_ddr4_cs_n"/>
            <PORTMAP LOGICAL="DM_N" PHYSICAL="c0_ddr4_dm_dbi_n"/>
            <PORTMAP LOGICAL="DQ" PHYSICAL="c0_ddr4_dq"/>
            <PORTMAP LOGICAL="DQS_C" PHYSICAL="c0_ddr4_dqs_c"/>
            <PORTMAP LOGICAL="DQS_T" PHYSICAL="c0_ddr4_dqs_t"/>
            <PORTMAP LOGICAL="ODT" PHYSICAL="c0_ddr4_odt"/>
            <PORTMAP LOGICAL="RESET_N" PHYSICAL="c0_ddr4_reset_n"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_hpm0_fpd_M00_AXI" DATAWIDTH="512" NAME="C0_DDR4_S_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="FREQ_HZ" VALUE="325000000"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="512"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="5"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="33"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="1"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="8"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="8"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="PHASE" VALUE="0.00"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="adj_ddr4_0_0_c0_ddr4_ui_clk"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="c0_ddr4_s_axi_araddr"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="c0_ddr4_s_axi_arburst"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="c0_ddr4_s_axi_arcache"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="c0_ddr4_s_axi_arid"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="c0_ddr4_s_axi_arlen"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="c0_ddr4_s_axi_arlock"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="c0_ddr4_s_axi_arprot"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="c0_ddr4_s_axi_arqos"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="c0_ddr4_s_axi_arready"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="c0_ddr4_s_axi_arsize"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="c0_ddr4_s_axi_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="c0_ddr4_s_axi_awaddr"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="c0_ddr4_s_axi_awburst"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="c0_ddr4_s_axi_awcache"/>
            <PORTMAP LOGICAL="AWID" PHYSICAL="c0_ddr4_s_axi_awid"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="c0_ddr4_s_axi_awlen"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="c0_ddr4_s_axi_awlock"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="c0_ddr4_s_axi_awprot"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="c0_ddr4_s_axi_awqos"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="c0_ddr4_s_axi_awready"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="c0_ddr4_s_axi_awsize"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="c0_ddr4_s_axi_awvalid"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="c0_ddr4_s_axi_bid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="c0_ddr4_s_axi_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="c0_ddr4_s_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="c0_ddr4_s_axi_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="c0_ddr4_s_axi_rdata"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="c0_ddr4_s_axi_rid"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="c0_ddr4_s_axi_rlast"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="c0_ddr4_s_axi_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="c0_ddr4_s_axi_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="c0_ddr4_s_axi_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="c0_ddr4_s_axi_wdata"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="c0_ddr4_s_axi_wlast"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="c0_ddr4_s_axi_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="c0_ddr4_s_axi_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="c0_ddr4_s_axi_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="13" FULLNAME="/ddr/ddr4_0_sys_reset" HWVERSION="5.0" INSTANCE="ddr_ddr4_0_sys_reset" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="proc_sys_reset" VLNV="xilinx.com:ip:proc_sys_reset:5.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=proc_sys_reset;v=v5_0;d=pg164-proc-sys-reset.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_FAMILY" VALUE="zynquplus"/>
        <PARAMETER NAME="C_EXT_RST_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C_AUX_RST_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C_EXT_RESET_HIGH" VALUE="1"/>
        <PARAMETER NAME="C_AUX_RESET_HIGH" VALUE="0"/>
        <PARAMETER NAME="C_NUM_BUS_RST" VALUE="1"/>
        <PARAMETER NAME="C_NUM_PERP_RST" VALUE="1"/>
        <PARAMETER NAME="C_NUM_INTERCONNECT_ARESETN" VALUE="1"/>
        <PARAMETER NAME="C_NUM_PERP_ARESETN" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="adj_ddr4_0_sys_reset_0"/>
        <PARAMETER NAME="USE_BOARD_FLOW" VALUE="false"/>
        <PARAMETER NAME="RESET_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="325000000" DIR="I" NAME="slowest_sync_clk" SIGIS="clk" SIGNAME="ddr_ddr4_0_c0_ddr4_ui_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ddr_ddr4_0" PORT="c0_ddr4_ui_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ext_reset_in" POLARITY="ACTIVE_HIGH" SIGIS="rst" SIGNAME="ddr_ddr4_0_c0_ddr4_ui_clk_sync_rst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ddr_ddr4_0" PORT="c0_ddr4_ui_clk_sync_rst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="aux_reset_in" POLARITY="ACTIVE_LOW" SIGIS="rst"/>
        <PORT DIR="I" NAME="mb_debug_sys_rst" POLARITY="ACTIVE_HIGH" SIGIS="rst"/>
        <PORT DIR="I" NAME="dcm_locked" SIGIS="undef"/>
        <PORT DIR="O" NAME="mb_reset" POLARITY="ACTIVE_HIGH" SIGIS="rst"/>
        <PORT DIR="O" LEFT="0" NAME="bus_struct_reset" POLARITY="ACTIVE_HIGH" RIGHT="0" SIGIS="rst"/>
        <PORT DIR="O" LEFT="0" NAME="peripheral_reset" POLARITY="ACTIVE_HIGH" RIGHT="0" SIGIS="rst"/>
        <PORT DIR="O" LEFT="0" NAME="interconnect_aresetn" POLARITY="ACTIVE_LOW" RIGHT="0" SIGIS="rst"/>
        <PORT DIR="O" LEFT="0" NAME="peripheral_aresetn" POLARITY="ACTIVE_LOW" RIGHT="0" SIGIS="rst" SIGNAME="ddr_ddr4_0_sys_reset_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_hpm0_fpd" PORT="ARESETN"/>
            <CONNECTION INSTANCE="axi_hpm0_fpd" PORT="M00_ARESETN"/>
            <CONNECTION INSTANCE="ddr_ddr4_0" PORT="c0_ddr4_aresetn"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="27" FULLNAME="/ddr/util_ds_buf_0" HWVERSION="2.2" INSTANCE="ddr_util_ds_buf_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="util_ds_buf" VLNV="xilinx.com:ip:util_ds_buf:2.2">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="C_BUF_TYPE" VALUE="IBUFDS"/>
        <PARAMETER NAME="C_SIZE" VALUE="1"/>
        <PARAMETER NAME="C_BUFGCE_DIV" VALUE="1"/>
        <PARAMETER NAME="C_BUFG_GT_SYNC" VALUE="0"/>
        <PARAMETER NAME="C_SIM_DEVICE" VALUE="VERSAL_AI_CORE_ES1"/>
        <PARAMETER NAME="C_OBUFDS_GTE5_ADV" VALUE="&quot;00&quot;"/>
        <PARAMETER NAME="C_REFCLK_ICNTL_TX" VALUE="&quot;00000&quot;"/>
        <PARAMETER NAME="Component_Name" VALUE="adj_util_ds_buf_0_0"/>
        <PARAMETER NAME="USE_BOARD_FLOW" VALUE="false"/>
        <PARAMETER NAME="BOARD_PARAMETER"/>
        <PARAMETER NAME="FREQ_HZ" VALUE="156250000"/>
        <PARAMETER NAME="DIFF_CLK_IN_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="IBUF_DS_P" RIGHT="0" SIGIS="clk" SIGNAME="ddr_util_ds_buf_0_IBUF_DS_P">
          <CONNECTIONS>
            <CONNECTION INSTANCE="adj_imp" PORT="sys_clk_ddr4_clk_p"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="IBUF_DS_N" RIGHT="0" SIGIS="clk" SIGNAME="ddr_util_ds_buf_0_IBUF_DS_N">
          <CONNECTIONS>
            <CONNECTION INSTANCE="adj_imp" PORT="sys_clk_ddr4_clk_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="200000000" DIR="O" LEFT="0" NAME="IBUF_OUT" RIGHT="0" SIGIS="clk" SIGNAME="ddr_util_ds_buf_0_IBUF_OUT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ddr_util_ds_buf_1" PORT="BUFG_I"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="External_Interface_sys_clk_ddr4" NAME="CLK_IN_D" TYPE="TARGET" VLNV="xilinx.com:interface:diff_clock:1.0">
          <PARAMETER NAME="CAN_DEBUG" VALUE="false"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="200000000"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="CLK_P" PHYSICAL="IBUF_DS_P"/>
            <PORTMAP LOGICAL="CLK_N" PHYSICAL="IBUF_DS_N"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="27" FULLNAME="/ddr/util_ds_buf_1" HWVERSION="2.2" INSTANCE="ddr_util_ds_buf_1" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="util_ds_buf" VLNV="xilinx.com:ip:util_ds_buf:2.2">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="C_BUF_TYPE" VALUE="BUFG"/>
        <PARAMETER NAME="C_SIZE" VALUE="1"/>
        <PARAMETER NAME="C_BUFGCE_DIV" VALUE="1"/>
        <PARAMETER NAME="C_BUFG_GT_SYNC" VALUE="0"/>
        <PARAMETER NAME="C_SIM_DEVICE" VALUE="VERSAL_AI_CORE_ES1"/>
        <PARAMETER NAME="C_OBUFDS_GTE5_ADV" VALUE="&quot;00&quot;"/>
        <PARAMETER NAME="C_REFCLK_ICNTL_TX" VALUE="&quot;00000&quot;"/>
        <PARAMETER NAME="Component_Name" VALUE="adj_util_ds_buf_1_0"/>
        <PARAMETER NAME="USE_BOARD_FLOW" VALUE="false"/>
        <PARAMETER NAME="BOARD_PARAMETER"/>
        <PARAMETER NAME="FREQ_HZ" VALUE="156250000"/>
        <PARAMETER NAME="DIFF_CLK_IN_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="200000000" DIR="I" LEFT="0" NAME="BUFG_I" RIGHT="0" SIGIS="clk" SIGNAME="ddr_util_ds_buf_0_IBUF_OUT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ddr_util_ds_buf_0" PORT="IBUF_OUT"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="200000000" DIR="O" LEFT="0" NAME="BUFG_O" RIGHT="0" SIGIS="clk" SIGNAME="ddr_util_ds_buf_1_BUFG_O">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ddr_c_clk_mmcm_200" PORT="clk_in1"/>
            <CONNECTION INSTANCE="ddr_ddr4_0" PORT="c0_sys_clk_i"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="13" FULLNAME="/proc_sys_reset_0" HWVERSION="5.0" INSTANCE="proc_sys_reset_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="proc_sys_reset" VLNV="xilinx.com:ip:proc_sys_reset:5.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=proc_sys_reset;v=v5_0;d=pg164-proc-sys-reset.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_FAMILY" VALUE="zynquplus"/>
        <PARAMETER NAME="C_EXT_RST_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C_AUX_RST_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C_EXT_RESET_HIGH" VALUE="0"/>
        <PARAMETER NAME="C_AUX_RESET_HIGH" VALUE="0"/>
        <PARAMETER NAME="C_NUM_BUS_RST" VALUE="1"/>
        <PARAMETER NAME="C_NUM_PERP_RST" VALUE="1"/>
        <PARAMETER NAME="C_NUM_INTERCONNECT_ARESETN" VALUE="1"/>
        <PARAMETER NAME="C_NUM_PERP_ARESETN" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="adj_proc_sys_reset_0_0"/>
        <PARAMETER NAME="USE_BOARD_FLOW" VALUE="false"/>
        <PARAMETER NAME="RESET_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="99999985" DIR="I" NAME="slowest_sync_clk" SIGIS="clk" SIGNAME="zynq_ultra_ps_e_0_pl_clk0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0" PORT="pl_clk0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ext_reset_in" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="zynq_ultra_ps_e_0_pl_resetn0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0" PORT="pl_resetn0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="aux_reset_in" POLARITY="ACTIVE_LOW" SIGIS="rst"/>
        <PORT DIR="I" NAME="mb_debug_sys_rst" POLARITY="ACTIVE_HIGH" SIGIS="rst"/>
        <PORT DIR="I" NAME="dcm_locked" SIGIS="undef"/>
        <PORT DIR="O" NAME="mb_reset" POLARITY="ACTIVE_HIGH" SIGIS="rst"/>
        <PORT DIR="O" LEFT="0" NAME="bus_struct_reset" POLARITY="ACTIVE_HIGH" RIGHT="0" SIGIS="rst"/>
        <PORT DIR="O" LEFT="0" NAME="peripheral_reset" POLARITY="ACTIVE_HIGH" RIGHT="0" SIGIS="rst"/>
        <PORT DIR="O" LEFT="0" NAME="interconnect_aresetn" POLARITY="ACTIVE_LOW" RIGHT="0" SIGIS="rst"/>
        <PORT DIR="O" LEFT="0" NAME="peripheral_aresetn" POLARITY="ACTIVE_LOW" RIGHT="0" SIGIS="rst" SIGNAME="proc_sys_reset_0_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="ARESETN"/>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M00_ARESETN"/>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S00_ARESETN"/>
            <CONNECTION INSTANCE="ddr_binary_latch_counter_0" PORT="resetn"/>
            <CONNECTION INSTANCE="radio_axi_interconnect_ps" PORT="ARESETN"/>
            <CONNECTION INSTANCE="radio_axi_interconnect_ps" PORT="M00_ARESETN"/>
            <CONNECTION INSTANCE="radio_axi_interconnect_ps" PORT="S00_ARESETN"/>
            <CONNECTION INSTANCE="radio_rfdc" PORT="s_axi_aresetn"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="13" FULLNAME="/proc_sys_reset_1" HWVERSION="5.0" INSTANCE="proc_sys_reset_1" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="proc_sys_reset" VLNV="xilinx.com:ip:proc_sys_reset:5.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=proc_sys_reset;v=v5_0;d=pg164-proc-sys-reset.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_FAMILY" VALUE="zynquplus"/>
        <PARAMETER NAME="C_EXT_RST_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C_AUX_RST_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C_EXT_RESET_HIGH" VALUE="0"/>
        <PARAMETER NAME="C_AUX_RESET_HIGH" VALUE="0"/>
        <PARAMETER NAME="C_NUM_BUS_RST" VALUE="1"/>
        <PARAMETER NAME="C_NUM_PERP_RST" VALUE="1"/>
        <PARAMETER NAME="C_NUM_INTERCONNECT_ARESETN" VALUE="1"/>
        <PARAMETER NAME="C_NUM_PERP_ARESETN" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="adj_proc_sys_reset_1_0"/>
        <PARAMETER NAME="USE_BOARD_FLOW" VALUE="false"/>
        <PARAMETER NAME="RESET_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="299999939" DIR="I" NAME="slowest_sync_clk" SIGIS="clk" SIGNAME="zynq_ultra_ps_e_0_pl_clk1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0" PORT="pl_clk1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ext_reset_in" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="zynq_ultra_ps_e_0_pl_resetn0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0" PORT="pl_resetn0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="aux_reset_in" POLARITY="ACTIVE_LOW" SIGIS="rst"/>
        <PORT DIR="I" NAME="mb_debug_sys_rst" POLARITY="ACTIVE_HIGH" SIGIS="rst"/>
        <PORT DIR="I" NAME="dcm_locked" SIGIS="undef"/>
        <PORT DIR="O" NAME="mb_reset" POLARITY="ACTIVE_HIGH" SIGIS="rst"/>
        <PORT DIR="O" LEFT="0" NAME="bus_struct_reset" POLARITY="ACTIVE_HIGH" RIGHT="0" SIGIS="rst"/>
        <PORT DIR="O" LEFT="0" NAME="peripheral_reset" POLARITY="ACTIVE_HIGH" RIGHT="0" SIGIS="rst"/>
        <PORT DIR="O" LEFT="0" NAME="interconnect_aresetn" POLARITY="ACTIVE_LOW" RIGHT="0" SIGIS="rst"/>
        <PORT DIR="O" LEFT="0" NAME="peripheral_aresetn" POLARITY="ACTIVE_LOW" RIGHT="0" SIGIS="rst" SIGNAME="proc_sys_reset_1_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_hpm0_fpd" PORT="S00_ARESETN"/>
            <CONNECTION INSTANCE="clk_wiz_0" PORT="resetn"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="13" FULLNAME="/proc_sys_reset_2" HWVERSION="5.0" INSTANCE="proc_sys_reset_2" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="proc_sys_reset" VLNV="xilinx.com:ip:proc_sys_reset:5.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=proc_sys_reset;v=v5_0;d=pg164-proc-sys-reset.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_FAMILY" VALUE="zynquplus"/>
        <PARAMETER NAME="C_EXT_RST_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C_AUX_RST_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C_EXT_RESET_HIGH" VALUE="0"/>
        <PARAMETER NAME="C_AUX_RESET_HIGH" VALUE="0"/>
        <PARAMETER NAME="C_NUM_BUS_RST" VALUE="1"/>
        <PARAMETER NAME="C_NUM_PERP_RST" VALUE="1"/>
        <PARAMETER NAME="C_NUM_INTERCONNECT_ARESETN" VALUE="1"/>
        <PARAMETER NAME="C_NUM_PERP_ARESETN" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="adj_proc_sys_reset_2_0"/>
        <PARAMETER NAME="USE_BOARD_FLOW" VALUE="false"/>
        <PARAMETER NAME="RESET_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="310000000" DIR="I" NAME="slowest_sync_clk" SIGIS="clk" SIGNAME="clk_wiz_0_clk_out1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_wiz_0" PORT="clk_out1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ext_reset_in" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="zynq_ultra_ps_e_0_pl_resetn0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0" PORT="pl_resetn0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="aux_reset_in" POLARITY="ACTIVE_LOW" SIGIS="rst"/>
        <PORT DIR="I" NAME="mb_debug_sys_rst" POLARITY="ACTIVE_HIGH" SIGIS="rst"/>
        <PORT DIR="I" NAME="dcm_locked" SIGIS="undef"/>
        <PORT DIR="O" NAME="mb_reset" POLARITY="ACTIVE_HIGH" SIGIS="rst"/>
        <PORT DIR="O" LEFT="0" NAME="bus_struct_reset" POLARITY="ACTIVE_HIGH" RIGHT="0" SIGIS="rst"/>
        <PORT DIR="O" LEFT="0" NAME="peripheral_reset" POLARITY="ACTIVE_HIGH" RIGHT="0" SIGIS="rst"/>
        <PORT DIR="O" LEFT="0" NAME="interconnect_aresetn" POLARITY="ACTIVE_LOW" RIGHT="0" SIGIS="rst"/>
        <PORT DIR="O" LEFT="0" NAME="peripheral_aresetn" POLARITY="ACTIVE_LOW" RIGHT="0" SIGIS="rst"/>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="27" FULLNAME="/radio/axi_interconnect_0" HWVERSION="2.1" INSTANCE="radio_axi_interconnect_0" IPTYPE="BUS" IS_ENABLE="1" MODCLASS="BUS" MODTYPE="axi_interconnect" VLNV="xilinx.com:ip:axi_interconnect:2.1">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_interconnect;v=v2_1;d=pg059-axi-interconnect.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="NUM_SI" VALUE="13"/>
        <PARAMETER NAME="NUM_MI" VALUE="1"/>
        <PARAMETER NAME="STRATEGY" VALUE="0"/>
        <PARAMETER NAME="ENABLE_ADVANCED_OPTIONS" VALUE="0"/>
        <PARAMETER NAME="ENABLE_PROTOCOL_CHECKERS" VALUE="0"/>
        <PARAMETER NAME="XBAR_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="PCHK_WAITS" VALUE="0"/>
        <PARAMETER NAME="PCHK_MAX_RD_BURSTS" VALUE="2"/>
        <PARAMETER NAME="PCHK_MAX_WR_BURSTS" VALUE="2"/>
        <PARAMETER NAME="SYNCHRONIZATION_STAGES" VALUE="3"/>
        <PARAMETER NAME="M00_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M01_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M02_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M03_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M04_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M05_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M06_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M07_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M08_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M09_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M10_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M11_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M12_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M13_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M14_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M15_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M16_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M17_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M18_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M19_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M20_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M21_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M22_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M23_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M24_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M25_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M26_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M27_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M28_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M29_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M30_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M31_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M32_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M33_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M34_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M35_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M36_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M37_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M38_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M39_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M40_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M41_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M42_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M43_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M44_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M45_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M46_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M47_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M48_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M49_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M50_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M51_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M52_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M53_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M54_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M55_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M56_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M57_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M58_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M59_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M60_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M61_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M62_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M63_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M00_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M01_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M02_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M03_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M04_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M05_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M06_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M07_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M08_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M09_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M10_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M11_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M12_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M13_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M14_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M15_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M16_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M17_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M18_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M19_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M20_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M21_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M22_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M23_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M24_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M25_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M26_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M27_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M28_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M29_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M30_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M31_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M32_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M33_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M34_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M35_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M36_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M37_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M38_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M39_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M40_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M41_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M42_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M43_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M44_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M45_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M46_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M47_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M48_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M49_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M50_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M51_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M52_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M53_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M54_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M55_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M56_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M57_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M58_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M59_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M60_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M61_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M62_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M63_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S00_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="S01_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="S02_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="S03_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="S04_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="S05_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="S06_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="S07_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="S08_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="S09_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="S10_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="S11_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="S12_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="S13_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S14_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S15_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S00_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S01_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S02_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S03_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S04_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S05_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S06_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S07_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S08_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S09_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S10_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S11_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S12_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S13_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S14_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S15_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M00_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M01_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M02_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M03_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M04_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M05_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M06_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M07_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M08_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M09_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M10_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M11_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M12_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M13_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M14_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M15_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M16_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M17_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M18_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M19_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M20_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M21_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M22_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M23_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M24_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M25_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M26_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M27_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M28_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M29_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M30_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M31_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M32_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M33_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M34_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M35_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M36_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M37_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M38_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M39_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M40_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M41_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M42_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M43_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M44_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M45_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M46_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M47_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M48_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M49_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M50_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M51_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M52_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M53_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M54_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M55_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M56_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M57_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M58_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M59_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M60_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M61_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M62_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M63_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M00_SECURE" VALUE="0"/>
        <PARAMETER NAME="M01_SECURE" VALUE="0"/>
        <PARAMETER NAME="M02_SECURE" VALUE="0"/>
        <PARAMETER NAME="M03_SECURE" VALUE="0"/>
        <PARAMETER NAME="M04_SECURE" VALUE="0"/>
        <PARAMETER NAME="M05_SECURE" VALUE="0"/>
        <PARAMETER NAME="M06_SECURE" VALUE="0"/>
        <PARAMETER NAME="M07_SECURE" VALUE="0"/>
        <PARAMETER NAME="M08_SECURE" VALUE="0"/>
        <PARAMETER NAME="M09_SECURE" VALUE="0"/>
        <PARAMETER NAME="M10_SECURE" VALUE="0"/>
        <PARAMETER NAME="M11_SECURE" VALUE="0"/>
        <PARAMETER NAME="M12_SECURE" VALUE="0"/>
        <PARAMETER NAME="M13_SECURE" VALUE="0"/>
        <PARAMETER NAME="M14_SECURE" VALUE="0"/>
        <PARAMETER NAME="M15_SECURE" VALUE="0"/>
        <PARAMETER NAME="M16_SECURE" VALUE="0"/>
        <PARAMETER NAME="M17_SECURE" VALUE="0"/>
        <PARAMETER NAME="M18_SECURE" VALUE="0"/>
        <PARAMETER NAME="M19_SECURE" VALUE="0"/>
        <PARAMETER NAME="M20_SECURE" VALUE="0"/>
        <PARAMETER NAME="M21_SECURE" VALUE="0"/>
        <PARAMETER NAME="M22_SECURE" VALUE="0"/>
        <PARAMETER NAME="M23_SECURE" VALUE="0"/>
        <PARAMETER NAME="M24_SECURE" VALUE="0"/>
        <PARAMETER NAME="M25_SECURE" VALUE="0"/>
        <PARAMETER NAME="M26_SECURE" VALUE="0"/>
        <PARAMETER NAME="M27_SECURE" VALUE="0"/>
        <PARAMETER NAME="M28_SECURE" VALUE="0"/>
        <PARAMETER NAME="M29_SECURE" VALUE="0"/>
        <PARAMETER NAME="M30_SECURE" VALUE="0"/>
        <PARAMETER NAME="M31_SECURE" VALUE="0"/>
        <PARAMETER NAME="M32_SECURE" VALUE="0"/>
        <PARAMETER NAME="M33_SECURE" VALUE="0"/>
        <PARAMETER NAME="M34_SECURE" VALUE="0"/>
        <PARAMETER NAME="M35_SECURE" VALUE="0"/>
        <PARAMETER NAME="M36_SECURE" VALUE="0"/>
        <PARAMETER NAME="M37_SECURE" VALUE="0"/>
        <PARAMETER NAME="M38_SECURE" VALUE="0"/>
        <PARAMETER NAME="M39_SECURE" VALUE="0"/>
        <PARAMETER NAME="M40_SECURE" VALUE="0"/>
        <PARAMETER NAME="M41_SECURE" VALUE="0"/>
        <PARAMETER NAME="M42_SECURE" VALUE="0"/>
        <PARAMETER NAME="M43_SECURE" VALUE="0"/>
        <PARAMETER NAME="M44_SECURE" VALUE="0"/>
        <PARAMETER NAME="M45_SECURE" VALUE="0"/>
        <PARAMETER NAME="M46_SECURE" VALUE="0"/>
        <PARAMETER NAME="M47_SECURE" VALUE="0"/>
        <PARAMETER NAME="M48_SECURE" VALUE="0"/>
        <PARAMETER NAME="M49_SECURE" VALUE="0"/>
        <PARAMETER NAME="M50_SECURE" VALUE="0"/>
        <PARAMETER NAME="M51_SECURE" VALUE="0"/>
        <PARAMETER NAME="M52_SECURE" VALUE="0"/>
        <PARAMETER NAME="M53_SECURE" VALUE="0"/>
        <PARAMETER NAME="M54_SECURE" VALUE="0"/>
        <PARAMETER NAME="M55_SECURE" VALUE="0"/>
        <PARAMETER NAME="M56_SECURE" VALUE="0"/>
        <PARAMETER NAME="M57_SECURE" VALUE="0"/>
        <PARAMETER NAME="M58_SECURE" VALUE="0"/>
        <PARAMETER NAME="M59_SECURE" VALUE="0"/>
        <PARAMETER NAME="M60_SECURE" VALUE="0"/>
        <PARAMETER NAME="M61_SECURE" VALUE="0"/>
        <PARAMETER NAME="M62_SECURE" VALUE="0"/>
        <PARAMETER NAME="M63_SECURE" VALUE="0"/>
        <PARAMETER NAME="S00_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S01_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S02_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S03_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S04_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S05_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S06_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S07_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S08_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S09_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S10_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S11_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S12_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S13_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S14_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S15_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="Component_Name" VALUE="adj_axi_interconnect_0_1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="BUS"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="ACLK" SIGIS="clk" SIGNAME="radio_rfdc_clk_adc0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_rfdc" PORT="clk_adc0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ARESETN" SIGIS="rst" SIGNAME="radio_proc_sys_reset_adc0_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_proc_sys_reset_adc0" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_ACLK" SIGIS="clk" SIGNAME="radio_rfdc_clk_adc0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_rfdc" PORT="clk_adc0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_ARESETN" SIGIS="rst" SIGNAME="radio_proc_sys_reset_adc0_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_proc_sys_reset_adc0" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_ACLK" SIGIS="clk" SIGNAME="radio_rfdc_clk_adc0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_rfdc" PORT="clk_adc0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_ARESETN" SIGIS="rst" SIGNAME="radio_proc_sys_reset_adc0_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_proc_sys_reset_adc0" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="S00_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S00_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_writer_log" PORT="m_axi_result_mem_AWADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="S00_AXI_awlen" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S00_AXI_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_writer_log" PORT="m_axi_result_mem_AWLEN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S00_AXI_awsize" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S00_AXI_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_writer_log" PORT="m_axi_result_mem_AWSIZE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S00_AXI_awburst" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S00_AXI_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_writer_log" PORT="m_axi_result_mem_AWBURST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S00_AXI_awlock" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S00_AXI_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_writer_log" PORT="m_axi_result_mem_AWLOCK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S00_AXI_awcache" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S00_AXI_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_writer_log" PORT="m_axi_result_mem_AWCACHE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S00_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S00_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_writer_log" PORT="m_axi_result_mem_AWPROT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S00_AXI_awqos" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S00_AXI_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_writer_log" PORT="m_axi_result_mem_AWQOS"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_awvalid" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S00_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_writer_log" PORT="m_axi_result_mem_AWVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_awready" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S00_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_writer_log" PORT="m_axi_result_mem_AWREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="511" NAME="S00_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S00_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_writer_log" PORT="m_axi_result_mem_WDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="S00_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S00_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_writer_log" PORT="m_axi_result_mem_WSTRB"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_wlast" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S00_AXI_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_writer_log" PORT="m_axi_result_mem_WLAST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_wvalid" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S00_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_writer_log" PORT="m_axi_result_mem_WVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_wready" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S00_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_writer_log" PORT="m_axi_result_mem_WREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S00_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S00_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_writer_log" PORT="m_axi_result_mem_BRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_bvalid" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S00_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_writer_log" PORT="m_axi_result_mem_BVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_bready" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S00_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_writer_log" PORT="m_axi_result_mem_BREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_araddr" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S00_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_writer_log" PORT="m_axi_result_mem_ARADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_arlen" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S00_AXI_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_writer_log" PORT="m_axi_result_mem_ARLEN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_arsize" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S00_AXI_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_writer_log" PORT="m_axi_result_mem_ARSIZE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_arburst" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S00_AXI_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_writer_log" PORT="m_axi_result_mem_ARBURST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_arlock" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S00_AXI_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_writer_log" PORT="m_axi_result_mem_ARLOCK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_arcache" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S00_AXI_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_writer_log" PORT="m_axi_result_mem_ARCACHE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_arprot" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S00_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_writer_log" PORT="m_axi_result_mem_ARPROT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_arqos" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S00_AXI_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_writer_log" PORT="m_axi_result_mem_ARQOS"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_arvalid" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S00_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_writer_log" PORT="m_axi_result_mem_ARVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_arready" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S00_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_writer_log" PORT="m_axi_result_mem_ARREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_rdata" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S00_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_writer_log" PORT="m_axi_result_mem_RDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_rresp" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S00_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_writer_log" PORT="m_axi_result_mem_RRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_rlast" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S00_AXI_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_writer_log" PORT="m_axi_result_mem_RLAST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_rvalid" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S00_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_writer_log" PORT="m_axi_result_mem_RVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_rready" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S00_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_writer_log" PORT="m_axi_result_mem_RREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="M00_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_hpm0_fpd_S01_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_hpm0_fpd" PORT="S01_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="M00_AXI_awlen" RIGHT="0" SIGIS="undef" SIGNAME="axi_hpm0_fpd_S01_AXI_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_hpm0_fpd" PORT="S01_AXI_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M00_AXI_awsize" RIGHT="0" SIGIS="undef" SIGNAME="axi_hpm0_fpd_S01_AXI_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_hpm0_fpd" PORT="S01_AXI_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="M00_AXI_awburst" RIGHT="0" SIGIS="undef" SIGNAME="axi_hpm0_fpd_S01_AXI_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_hpm0_fpd" PORT="S01_AXI_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M00_AXI_awlock" RIGHT="0" SIGIS="undef" SIGNAME="axi_hpm0_fpd_S01_AXI_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_hpm0_fpd" PORT="S01_AXI_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M00_AXI_awcache" RIGHT="0" SIGIS="undef" SIGNAME="axi_hpm0_fpd_S01_AXI_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_hpm0_fpd" PORT="S01_AXI_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M00_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_hpm0_fpd_S01_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_hpm0_fpd" PORT="S01_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M00_AXI_awregion" RIGHT="0" SIGIS="undef" SIGNAME="axi_hpm0_fpd_S01_AXI_awregion">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_hpm0_fpd" PORT="S01_AXI_awregion"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M00_AXI_awqos" RIGHT="0" SIGIS="undef" SIGNAME="axi_hpm0_fpd_S01_AXI_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_hpm0_fpd" PORT="S01_AXI_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M00_AXI_awvalid" RIGHT="0" SIGIS="undef" SIGNAME="axi_hpm0_fpd_S01_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_hpm0_fpd" PORT="S01_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M00_AXI_awready" RIGHT="0" SIGIS="undef" SIGNAME="axi_hpm0_fpd_S01_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_hpm0_fpd" PORT="S01_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="511" NAME="M00_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_hpm0_fpd_S01_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_hpm0_fpd" PORT="S01_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="M00_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi_hpm0_fpd_S01_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_hpm0_fpd" PORT="S01_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M00_AXI_wlast" RIGHT="0" SIGIS="undef" SIGNAME="axi_hpm0_fpd_S01_AXI_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_hpm0_fpd" PORT="S01_AXI_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M00_AXI_wvalid" RIGHT="0" SIGIS="undef" SIGNAME="axi_hpm0_fpd_S01_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_hpm0_fpd" PORT="S01_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M00_AXI_wready" RIGHT="0" SIGIS="undef" SIGNAME="axi_hpm0_fpd_S01_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_hpm0_fpd" PORT="S01_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M00_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_hpm0_fpd_S01_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_hpm0_fpd" PORT="S01_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M00_AXI_bvalid" RIGHT="0" SIGIS="undef" SIGNAME="axi_hpm0_fpd_S01_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_hpm0_fpd" PORT="S01_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M00_AXI_bready" RIGHT="0" SIGIS="undef" SIGNAME="axi_hpm0_fpd_S01_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_hpm0_fpd" PORT="S01_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="M00_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_hpm0_fpd_S01_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_hpm0_fpd" PORT="S01_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="M00_AXI_arlen" RIGHT="0" SIGIS="undef" SIGNAME="axi_hpm0_fpd_S01_AXI_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_hpm0_fpd" PORT="S01_AXI_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M00_AXI_arsize" RIGHT="0" SIGIS="undef" SIGNAME="axi_hpm0_fpd_S01_AXI_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_hpm0_fpd" PORT="S01_AXI_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="M00_AXI_arburst" RIGHT="0" SIGIS="undef" SIGNAME="axi_hpm0_fpd_S01_AXI_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_hpm0_fpd" PORT="S01_AXI_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M00_AXI_arlock" RIGHT="0" SIGIS="undef" SIGNAME="axi_hpm0_fpd_S01_AXI_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_hpm0_fpd" PORT="S01_AXI_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M00_AXI_arcache" RIGHT="0" SIGIS="undef" SIGNAME="axi_hpm0_fpd_S01_AXI_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_hpm0_fpd" PORT="S01_AXI_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M00_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_hpm0_fpd_S01_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_hpm0_fpd" PORT="S01_AXI_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M00_AXI_arregion" RIGHT="0" SIGIS="undef" SIGNAME="axi_hpm0_fpd_S01_AXI_arregion">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_hpm0_fpd" PORT="S01_AXI_arregion"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M00_AXI_arqos" RIGHT="0" SIGIS="undef" SIGNAME="axi_hpm0_fpd_S01_AXI_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_hpm0_fpd" PORT="S01_AXI_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M00_AXI_arvalid" RIGHT="0" SIGIS="undef" SIGNAME="axi_hpm0_fpd_S01_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_hpm0_fpd" PORT="S01_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M00_AXI_arready" RIGHT="0" SIGIS="undef" SIGNAME="axi_hpm0_fpd_S01_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_hpm0_fpd" PORT="S01_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="511" NAME="M00_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_hpm0_fpd_S01_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_hpm0_fpd" PORT="S01_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M00_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_hpm0_fpd_S01_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_hpm0_fpd" PORT="S01_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M00_AXI_rlast" RIGHT="0" SIGIS="undef" SIGNAME="axi_hpm0_fpd_S01_AXI_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_hpm0_fpd" PORT="S01_AXI_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M00_AXI_rvalid" RIGHT="0" SIGIS="undef" SIGNAME="axi_hpm0_fpd_S01_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_hpm0_fpd" PORT="S01_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M00_AXI_rready" RIGHT="0" SIGIS="undef" SIGNAME="axi_hpm0_fpd_S01_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_hpm0_fpd" PORT="S01_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S01_ACLK" SIGIS="clk" SIGNAME="radio_rfdc_clk_adc0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_rfdc" PORT="clk_adc0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S01_ARESETN" SIGIS="rst" SIGNAME="radio_proc_sys_reset_adc0_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_proc_sys_reset_adc0" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S02_ACLK" SIGIS="clk" SIGNAME="radio_rfdc_clk_adc0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_rfdc" PORT="clk_adc0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S02_ARESETN" SIGIS="rst" SIGNAME="radio_proc_sys_reset_adc0_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_proc_sys_reset_adc0" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S03_ACLK" SIGIS="clk" SIGNAME="radio_rfdc_clk_adc0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_rfdc" PORT="clk_adc0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S03_ARESETN" SIGIS="rst" SIGNAME="radio_proc_sys_reset_adc0_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_proc_sys_reset_adc0" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S04_ACLK" SIGIS="clk" SIGNAME="radio_rfdc_clk_adc0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_rfdc" PORT="clk_adc0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S04_ARESETN" SIGIS="rst" SIGNAME="radio_proc_sys_reset_adc0_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_proc_sys_reset_adc0" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S05_ACLK" SIGIS="clk" SIGNAME="radio_rfdc_clk_adc0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_rfdc" PORT="clk_adc0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S05_ARESETN" SIGIS="rst" SIGNAME="radio_proc_sys_reset_adc0_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_proc_sys_reset_adc0" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S06_ACLK" SIGIS="clk" SIGNAME="radio_rfdc_clk_adc0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_rfdc" PORT="clk_adc0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S06_ARESETN" SIGIS="rst" SIGNAME="radio_proc_sys_reset_adc0_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_proc_sys_reset_adc0" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S07_ACLK" SIGIS="clk" SIGNAME="radio_rfdc_clk_adc0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_rfdc" PORT="clk_adc0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S07_ARESETN" SIGIS="rst" SIGNAME="radio_proc_sys_reset_adc0_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_proc_sys_reset_adc0" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S08_ACLK" SIGIS="clk" SIGNAME="radio_rfdc_clk_adc0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_rfdc" PORT="clk_adc0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S08_ARESETN" SIGIS="rst" SIGNAME="radio_proc_sys_reset_adc0_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_proc_sys_reset_adc0" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S09_ACLK" SIGIS="clk" SIGNAME="radio_rfdc_clk_adc0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_rfdc" PORT="clk_adc0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S09_ARESETN" SIGIS="rst" SIGNAME="radio_proc_sys_reset_adc0_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_proc_sys_reset_adc0" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S10_ACLK" SIGIS="clk" SIGNAME="radio_rfdc_clk_adc0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_rfdc" PORT="clk_adc0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S10_ARESETN" SIGIS="rst" SIGNAME="radio_proc_sys_reset_adc0_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_proc_sys_reset_adc0" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S11_ACLK" SIGIS="clk" SIGNAME="radio_rfdc_clk_adc0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_rfdc" PORT="clk_adc0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S11_ARESETN" SIGIS="rst" SIGNAME="radio_proc_sys_reset_adc0_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_proc_sys_reset_adc0" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S12_ACLK" SIGIS="clk" SIGNAME="radio_rfdc_clk_adc0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_rfdc" PORT="clk_adc0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S12_ARESETN" SIGIS="rst" SIGNAME="radio_proc_sys_reset_adc0_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_proc_sys_reset_adc0" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S01_AXI_araddr" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S01_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_writer_orig" PORT="m_axi_result_mem_ARADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S01_AXI_arburst" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S01_AXI_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_writer_orig" PORT="m_axi_result_mem_ARBURST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S01_AXI_arcache" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S01_AXI_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_writer_orig" PORT="m_axi_result_mem_ARCACHE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S01_AXI_arlen" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S01_AXI_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_writer_orig" PORT="m_axi_result_mem_ARLEN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S01_AXI_arlock" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S01_AXI_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_writer_orig" PORT="m_axi_result_mem_ARLOCK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S01_AXI_arprot" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S01_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_writer_orig" PORT="m_axi_result_mem_ARPROT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S01_AXI_arqos" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S01_AXI_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_writer_orig" PORT="m_axi_result_mem_ARQOS"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S01_AXI_arready" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S01_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_writer_orig" PORT="m_axi_result_mem_ARREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S01_AXI_arregion" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S01_AXI_arregion">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_writer_orig" PORT="m_axi_result_mem_ARREGION"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S01_AXI_arsize" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S01_AXI_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_writer_orig" PORT="m_axi_result_mem_ARSIZE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S01_AXI_arvalid" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S01_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_writer_orig" PORT="m_axi_result_mem_ARVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="S01_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S01_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_writer_orig" PORT="m_axi_result_mem_AWADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S01_AXI_awburst" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S01_AXI_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_writer_orig" PORT="m_axi_result_mem_AWBURST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S01_AXI_awcache" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S01_AXI_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_writer_orig" PORT="m_axi_result_mem_AWCACHE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="S01_AXI_awlen" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S01_AXI_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_writer_orig" PORT="m_axi_result_mem_AWLEN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S01_AXI_awlock" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S01_AXI_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_writer_orig" PORT="m_axi_result_mem_AWLOCK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S01_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S01_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_writer_orig" PORT="m_axi_result_mem_AWPROT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S01_AXI_awqos" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S01_AXI_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_writer_orig" PORT="m_axi_result_mem_AWQOS"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S01_AXI_awready" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S01_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_writer_orig" PORT="m_axi_result_mem_AWREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S01_AXI_awregion" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S01_AXI_awregion">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_writer_orig" PORT="m_axi_result_mem_AWREGION"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S01_AXI_awsize" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S01_AXI_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_writer_orig" PORT="m_axi_result_mem_AWSIZE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S01_AXI_awvalid" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S01_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_writer_orig" PORT="m_axi_result_mem_AWVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S01_AXI_bready" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S01_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_writer_orig" PORT="m_axi_result_mem_BREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S01_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S01_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_writer_orig" PORT="m_axi_result_mem_BRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S01_AXI_bvalid" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S01_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_writer_orig" PORT="m_axi_result_mem_BVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S01_AXI_rdata" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S01_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_writer_orig" PORT="m_axi_result_mem_RDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S01_AXI_rlast" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S01_AXI_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_writer_orig" PORT="m_axi_result_mem_RLAST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S01_AXI_rready" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S01_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_writer_orig" PORT="m_axi_result_mem_RREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S01_AXI_rresp" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S01_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_writer_orig" PORT="m_axi_result_mem_RRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S01_AXI_rvalid" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S01_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_writer_orig" PORT="m_axi_result_mem_RVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="511" NAME="S01_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S01_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_writer_orig" PORT="m_axi_result_mem_WDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S01_AXI_wlast" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S01_AXI_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_writer_orig" PORT="m_axi_result_mem_WLAST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S01_AXI_wready" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S01_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_writer_orig" PORT="m_axi_result_mem_WREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="S01_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S01_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_writer_orig" PORT="m_axi_result_mem_WSTRB"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S01_AXI_wvalid" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S01_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_writer_orig" PORT="m_axi_result_mem_WVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S02_AXI_araddr" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S02_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_writer_orig_corrected" PORT="m_axi_result_mem_ARADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S02_AXI_arburst" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S02_AXI_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_writer_orig_corrected" PORT="m_axi_result_mem_ARBURST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S02_AXI_arcache" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S02_AXI_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_writer_orig_corrected" PORT="m_axi_result_mem_ARCACHE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S02_AXI_arlen" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S02_AXI_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_writer_orig_corrected" PORT="m_axi_result_mem_ARLEN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S02_AXI_arlock" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S02_AXI_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_writer_orig_corrected" PORT="m_axi_result_mem_ARLOCK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S02_AXI_arprot" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S02_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_writer_orig_corrected" PORT="m_axi_result_mem_ARPROT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S02_AXI_arqos" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S02_AXI_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_writer_orig_corrected" PORT="m_axi_result_mem_ARQOS"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S02_AXI_arready" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S02_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_writer_orig_corrected" PORT="m_axi_result_mem_ARREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S02_AXI_arregion" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S02_AXI_arregion">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_writer_orig_corrected" PORT="m_axi_result_mem_ARREGION"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S02_AXI_arsize" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S02_AXI_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_writer_orig_corrected" PORT="m_axi_result_mem_ARSIZE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S02_AXI_arvalid" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S02_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_writer_orig_corrected" PORT="m_axi_result_mem_ARVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="S02_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S02_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_writer_orig_corrected" PORT="m_axi_result_mem_AWADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S02_AXI_awburst" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S02_AXI_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_writer_orig_corrected" PORT="m_axi_result_mem_AWBURST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S02_AXI_awcache" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S02_AXI_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_writer_orig_corrected" PORT="m_axi_result_mem_AWCACHE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="S02_AXI_awlen" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S02_AXI_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_writer_orig_corrected" PORT="m_axi_result_mem_AWLEN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S02_AXI_awlock" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S02_AXI_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_writer_orig_corrected" PORT="m_axi_result_mem_AWLOCK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S02_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S02_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_writer_orig_corrected" PORT="m_axi_result_mem_AWPROT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S02_AXI_awqos" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S02_AXI_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_writer_orig_corrected" PORT="m_axi_result_mem_AWQOS"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S02_AXI_awready" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S02_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_writer_orig_corrected" PORT="m_axi_result_mem_AWREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S02_AXI_awregion" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S02_AXI_awregion">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_writer_orig_corrected" PORT="m_axi_result_mem_AWREGION"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S02_AXI_awsize" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S02_AXI_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_writer_orig_corrected" PORT="m_axi_result_mem_AWSIZE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S02_AXI_awvalid" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S02_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_writer_orig_corrected" PORT="m_axi_result_mem_AWVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S02_AXI_bready" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S02_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_writer_orig_corrected" PORT="m_axi_result_mem_BREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S02_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S02_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_writer_orig_corrected" PORT="m_axi_result_mem_BRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S02_AXI_bvalid" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S02_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_writer_orig_corrected" PORT="m_axi_result_mem_BVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S02_AXI_rdata" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S02_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_writer_orig_corrected" PORT="m_axi_result_mem_RDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S02_AXI_rlast" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S02_AXI_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_writer_orig_corrected" PORT="m_axi_result_mem_RLAST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S02_AXI_rready" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S02_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_writer_orig_corrected" PORT="m_axi_result_mem_RREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S02_AXI_rresp" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S02_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_writer_orig_corrected" PORT="m_axi_result_mem_RRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S02_AXI_rvalid" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S02_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_writer_orig_corrected" PORT="m_axi_result_mem_RVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="511" NAME="S02_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S02_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_writer_orig_corrected" PORT="m_axi_result_mem_WDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S02_AXI_wlast" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S02_AXI_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_writer_orig_corrected" PORT="m_axi_result_mem_WLAST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S02_AXI_wready" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S02_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_writer_orig_corrected" PORT="m_axi_result_mem_WREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="S02_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S02_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_writer_orig_corrected" PORT="m_axi_result_mem_WSTRB"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S02_AXI_wvalid" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S02_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_writer_orig_corrected" PORT="m_axi_result_mem_WVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="S03_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S03_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_pc_averager" PORT="m_axi_avg_mem_ARADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S03_AXI_arburst" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S03_AXI_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_pc_averager" PORT="m_axi_avg_mem_ARBURST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S03_AXI_arcache" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S03_AXI_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_pc_averager" PORT="m_axi_avg_mem_ARCACHE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="S03_AXI_arlen" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S03_AXI_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_pc_averager" PORT="m_axi_avg_mem_ARLEN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S03_AXI_arlock" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S03_AXI_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_pc_averager" PORT="m_axi_avg_mem_ARLOCK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S03_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S03_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_pc_averager" PORT="m_axi_avg_mem_ARPROT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S03_AXI_arqos" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S03_AXI_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_pc_averager" PORT="m_axi_avg_mem_ARQOS"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S03_AXI_arready" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S03_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_pc_averager" PORT="m_axi_avg_mem_ARREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S03_AXI_arregion" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S03_AXI_arregion">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_pc_averager" PORT="m_axi_avg_mem_ARREGION"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S03_AXI_arsize" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S03_AXI_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_pc_averager" PORT="m_axi_avg_mem_ARSIZE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S03_AXI_arvalid" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S03_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_pc_averager" PORT="m_axi_avg_mem_ARVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="S03_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S03_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_pc_averager" PORT="m_axi_avg_mem_AWADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S03_AXI_awburst" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S03_AXI_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_pc_averager" PORT="m_axi_avg_mem_AWBURST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S03_AXI_awcache" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S03_AXI_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_pc_averager" PORT="m_axi_avg_mem_AWCACHE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="S03_AXI_awlen" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S03_AXI_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_pc_averager" PORT="m_axi_avg_mem_AWLEN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S03_AXI_awlock" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S03_AXI_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_pc_averager" PORT="m_axi_avg_mem_AWLOCK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S03_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S03_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_pc_averager" PORT="m_axi_avg_mem_AWPROT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S03_AXI_awqos" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S03_AXI_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_pc_averager" PORT="m_axi_avg_mem_AWQOS"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S03_AXI_awready" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S03_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_pc_averager" PORT="m_axi_avg_mem_AWREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S03_AXI_awregion" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S03_AXI_awregion">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_pc_averager" PORT="m_axi_avg_mem_AWREGION"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S03_AXI_awsize" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S03_AXI_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_pc_averager" PORT="m_axi_avg_mem_AWSIZE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S03_AXI_awvalid" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S03_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_pc_averager" PORT="m_axi_avg_mem_AWVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S03_AXI_bready" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S03_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_pc_averager" PORT="m_axi_avg_mem_BREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S03_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S03_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_pc_averager" PORT="m_axi_avg_mem_BRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S03_AXI_bvalid" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S03_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_pc_averager" PORT="m_axi_avg_mem_BVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="511" NAME="S03_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S03_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_pc_averager" PORT="m_axi_avg_mem_RDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S03_AXI_rlast" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S03_AXI_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_pc_averager" PORT="m_axi_avg_mem_RLAST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S03_AXI_rready" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S03_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_pc_averager" PORT="m_axi_avg_mem_RREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S03_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S03_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_pc_averager" PORT="m_axi_avg_mem_RRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S03_AXI_rvalid" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S03_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_pc_averager" PORT="m_axi_avg_mem_RVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="511" NAME="S03_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S03_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_pc_averager" PORT="m_axi_avg_mem_WDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S03_AXI_wlast" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S03_AXI_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_pc_averager" PORT="m_axi_avg_mem_WLAST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S03_AXI_wready" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S03_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_pc_averager" PORT="m_axi_avg_mem_WREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="S03_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S03_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_pc_averager" PORT="m_axi_avg_mem_WSTRB"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S03_AXI_wvalid" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S03_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_pc_averager" PORT="m_axi_avg_mem_WVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S04_AXI_araddr" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S04_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_pc_averager" PORT="m_axi_result_mem_ARADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S04_AXI_arburst" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S04_AXI_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_pc_averager" PORT="m_axi_result_mem_ARBURST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S04_AXI_arcache" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S04_AXI_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_pc_averager" PORT="m_axi_result_mem_ARCACHE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S04_AXI_arlen" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S04_AXI_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_pc_averager" PORT="m_axi_result_mem_ARLEN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S04_AXI_arlock" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S04_AXI_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_pc_averager" PORT="m_axi_result_mem_ARLOCK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S04_AXI_arprot" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S04_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_pc_averager" PORT="m_axi_result_mem_ARPROT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S04_AXI_arqos" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S04_AXI_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_pc_averager" PORT="m_axi_result_mem_ARQOS"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S04_AXI_arready" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S04_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_pc_averager" PORT="m_axi_result_mem_ARREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S04_AXI_arregion" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S04_AXI_arregion">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_pc_averager" PORT="m_axi_result_mem_ARREGION"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S04_AXI_arsize" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S04_AXI_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_pc_averager" PORT="m_axi_result_mem_ARSIZE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S04_AXI_arvalid" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S04_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_pc_averager" PORT="m_axi_result_mem_ARVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="S04_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S04_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_pc_averager" PORT="m_axi_result_mem_AWADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S04_AXI_awburst" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S04_AXI_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_pc_averager" PORT="m_axi_result_mem_AWBURST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S04_AXI_awcache" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S04_AXI_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_pc_averager" PORT="m_axi_result_mem_AWCACHE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="S04_AXI_awlen" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S04_AXI_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_pc_averager" PORT="m_axi_result_mem_AWLEN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S04_AXI_awlock" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S04_AXI_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_pc_averager" PORT="m_axi_result_mem_AWLOCK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S04_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S04_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_pc_averager" PORT="m_axi_result_mem_AWPROT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S04_AXI_awqos" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S04_AXI_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_pc_averager" PORT="m_axi_result_mem_AWQOS"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S04_AXI_awready" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S04_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_pc_averager" PORT="m_axi_result_mem_AWREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S04_AXI_awregion" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S04_AXI_awregion">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_pc_averager" PORT="m_axi_result_mem_AWREGION"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S04_AXI_awsize" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S04_AXI_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_pc_averager" PORT="m_axi_result_mem_AWSIZE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S04_AXI_awvalid" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S04_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_pc_averager" PORT="m_axi_result_mem_AWVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S04_AXI_bready" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S04_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_pc_averager" PORT="m_axi_result_mem_BREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S04_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S04_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_pc_averager" PORT="m_axi_result_mem_BRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S04_AXI_bvalid" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S04_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_pc_averager" PORT="m_axi_result_mem_BVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S04_AXI_rdata" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S04_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_pc_averager" PORT="m_axi_result_mem_RDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S04_AXI_rlast" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S04_AXI_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_pc_averager" PORT="m_axi_result_mem_RLAST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S04_AXI_rready" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S04_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_pc_averager" PORT="m_axi_result_mem_RREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S04_AXI_rresp" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S04_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_pc_averager" PORT="m_axi_result_mem_RRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S04_AXI_rvalid" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S04_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_pc_averager" PORT="m_axi_result_mem_RVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="511" NAME="S04_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S04_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_pc_averager" PORT="m_axi_result_mem_WDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S04_AXI_wlast" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S04_AXI_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_pc_averager" PORT="m_axi_result_mem_WLAST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S04_AXI_wready" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S04_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_pc_averager" PORT="m_axi_result_mem_WREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="S04_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S04_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_pc_averager" PORT="m_axi_result_mem_WSTRB"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S04_AXI_wvalid" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S04_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_pc_averager" PORT="m_axi_result_mem_WVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="S05_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S05_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_dma_passer" PORT="m_axi_mem_r_ARADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S05_AXI_arburst" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S05_AXI_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_dma_passer" PORT="m_axi_mem_r_ARBURST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S05_AXI_arcache" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S05_AXI_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_dma_passer" PORT="m_axi_mem_r_ARCACHE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="S05_AXI_arlen" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S05_AXI_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_dma_passer" PORT="m_axi_mem_r_ARLEN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S05_AXI_arlock" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S05_AXI_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_dma_passer" PORT="m_axi_mem_r_ARLOCK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S05_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S05_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_dma_passer" PORT="m_axi_mem_r_ARPROT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S05_AXI_arqos" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S05_AXI_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_dma_passer" PORT="m_axi_mem_r_ARQOS"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S05_AXI_arready" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S05_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_dma_passer" PORT="m_axi_mem_r_ARREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S05_AXI_arregion" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S05_AXI_arregion">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_dma_passer" PORT="m_axi_mem_r_ARREGION"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S05_AXI_arsize" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S05_AXI_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_dma_passer" PORT="m_axi_mem_r_ARSIZE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S05_AXI_arvalid" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S05_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_dma_passer" PORT="m_axi_mem_r_ARVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S05_AXI_awaddr" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S05_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_dma_passer" PORT="m_axi_mem_r_AWADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S05_AXI_awburst" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S05_AXI_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_dma_passer" PORT="m_axi_mem_r_AWBURST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S05_AXI_awcache" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S05_AXI_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_dma_passer" PORT="m_axi_mem_r_AWCACHE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S05_AXI_awlen" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S05_AXI_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_dma_passer" PORT="m_axi_mem_r_AWLEN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S05_AXI_awlock" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S05_AXI_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_dma_passer" PORT="m_axi_mem_r_AWLOCK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S05_AXI_awprot" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S05_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_dma_passer" PORT="m_axi_mem_r_AWPROT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S05_AXI_awqos" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S05_AXI_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_dma_passer" PORT="m_axi_mem_r_AWQOS"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S05_AXI_awready" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S05_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_dma_passer" PORT="m_axi_mem_r_AWREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S05_AXI_awregion" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S05_AXI_awregion">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_dma_passer" PORT="m_axi_mem_r_AWREGION"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S05_AXI_awsize" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S05_AXI_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_dma_passer" PORT="m_axi_mem_r_AWSIZE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S05_AXI_awvalid" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S05_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_dma_passer" PORT="m_axi_mem_r_AWVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S05_AXI_bready" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S05_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_dma_passer" PORT="m_axi_mem_r_BREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S05_AXI_bresp" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S05_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_dma_passer" PORT="m_axi_mem_r_BRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S05_AXI_bvalid" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S05_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_dma_passer" PORT="m_axi_mem_r_BVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="511" NAME="S05_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S05_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_dma_passer" PORT="m_axi_mem_r_RDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S05_AXI_rlast" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S05_AXI_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_dma_passer" PORT="m_axi_mem_r_RLAST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S05_AXI_rready" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S05_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_dma_passer" PORT="m_axi_mem_r_RREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S05_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S05_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_dma_passer" PORT="m_axi_mem_r_RRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S05_AXI_rvalid" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S05_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_dma_passer" PORT="m_axi_mem_r_RVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S05_AXI_wdata" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S05_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_dma_passer" PORT="m_axi_mem_r_WDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S05_AXI_wlast" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S05_AXI_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_dma_passer" PORT="m_axi_mem_r_WLAST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S05_AXI_wready" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S05_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_dma_passer" PORT="m_axi_mem_r_WREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S05_AXI_wstrb" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S05_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_dma_passer" PORT="m_axi_mem_r_WSTRB"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S05_AXI_wvalid" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S05_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_dma_passer" PORT="m_axi_mem_r_WVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S06_AXI_araddr" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S06_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_dma_passer" PORT="m_axi_mem_w_ARADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S06_AXI_arburst" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S06_AXI_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_dma_passer" PORT="m_axi_mem_w_ARBURST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S06_AXI_arcache" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S06_AXI_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_dma_passer" PORT="m_axi_mem_w_ARCACHE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S06_AXI_arlen" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S06_AXI_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_dma_passer" PORT="m_axi_mem_w_ARLEN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S06_AXI_arlock" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S06_AXI_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_dma_passer" PORT="m_axi_mem_w_ARLOCK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S06_AXI_arprot" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S06_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_dma_passer" PORT="m_axi_mem_w_ARPROT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S06_AXI_arqos" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S06_AXI_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_dma_passer" PORT="m_axi_mem_w_ARQOS"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S06_AXI_arready" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S06_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_dma_passer" PORT="m_axi_mem_w_ARREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S06_AXI_arregion" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S06_AXI_arregion">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_dma_passer" PORT="m_axi_mem_w_ARREGION"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S06_AXI_arsize" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S06_AXI_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_dma_passer" PORT="m_axi_mem_w_ARSIZE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S06_AXI_arvalid" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S06_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_dma_passer" PORT="m_axi_mem_w_ARVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="S06_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S06_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_dma_passer" PORT="m_axi_mem_w_AWADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S06_AXI_awburst" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S06_AXI_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_dma_passer" PORT="m_axi_mem_w_AWBURST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S06_AXI_awcache" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S06_AXI_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_dma_passer" PORT="m_axi_mem_w_AWCACHE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="S06_AXI_awlen" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S06_AXI_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_dma_passer" PORT="m_axi_mem_w_AWLEN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S06_AXI_awlock" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S06_AXI_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_dma_passer" PORT="m_axi_mem_w_AWLOCK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S06_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S06_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_dma_passer" PORT="m_axi_mem_w_AWPROT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S06_AXI_awqos" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S06_AXI_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_dma_passer" PORT="m_axi_mem_w_AWQOS"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S06_AXI_awready" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S06_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_dma_passer" PORT="m_axi_mem_w_AWREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S06_AXI_awregion" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S06_AXI_awregion">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_dma_passer" PORT="m_axi_mem_w_AWREGION"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S06_AXI_awsize" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S06_AXI_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_dma_passer" PORT="m_axi_mem_w_AWSIZE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S06_AXI_awvalid" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S06_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_dma_passer" PORT="m_axi_mem_w_AWVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S06_AXI_bready" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S06_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_dma_passer" PORT="m_axi_mem_w_BREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S06_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S06_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_dma_passer" PORT="m_axi_mem_w_BRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S06_AXI_bvalid" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S06_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_dma_passer" PORT="m_axi_mem_w_BVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S06_AXI_rdata" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S06_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_dma_passer" PORT="m_axi_mem_w_RDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S06_AXI_rlast" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S06_AXI_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_dma_passer" PORT="m_axi_mem_w_RLAST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S06_AXI_rready" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S06_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_dma_passer" PORT="m_axi_mem_w_RREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S06_AXI_rresp" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S06_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_dma_passer" PORT="m_axi_mem_w_RRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S06_AXI_rvalid" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S06_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_dma_passer" PORT="m_axi_mem_w_RVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="511" NAME="S06_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S06_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_dma_passer" PORT="m_axi_mem_w_WDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S06_AXI_wlast" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S06_AXI_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_dma_passer" PORT="m_axi_mem_w_WLAST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S06_AXI_wready" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S06_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_dma_passer" PORT="m_axi_mem_w_WREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="S06_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S06_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_dma_passer" PORT="m_axi_mem_w_WSTRB"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S06_AXI_wvalid" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S06_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_dma_passer" PORT="m_axi_mem_w_WVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="S07_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S07_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_pc_averager_2" PORT="m_axi_avg_mem_ARADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S07_AXI_arburst" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S07_AXI_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_pc_averager_2" PORT="m_axi_avg_mem_ARBURST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S07_AXI_arcache" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S07_AXI_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_pc_averager_2" PORT="m_axi_avg_mem_ARCACHE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="S07_AXI_arlen" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S07_AXI_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_pc_averager_2" PORT="m_axi_avg_mem_ARLEN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S07_AXI_arlock" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S07_AXI_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_pc_averager_2" PORT="m_axi_avg_mem_ARLOCK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S07_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S07_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_pc_averager_2" PORT="m_axi_avg_mem_ARPROT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S07_AXI_arqos" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S07_AXI_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_pc_averager_2" PORT="m_axi_avg_mem_ARQOS"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S07_AXI_arready" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S07_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_pc_averager_2" PORT="m_axi_avg_mem_ARREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S07_AXI_arregion" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S07_AXI_arregion">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_pc_averager_2" PORT="m_axi_avg_mem_ARREGION"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S07_AXI_arsize" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S07_AXI_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_pc_averager_2" PORT="m_axi_avg_mem_ARSIZE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S07_AXI_arvalid" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S07_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_pc_averager_2" PORT="m_axi_avg_mem_ARVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="S07_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S07_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_pc_averager_2" PORT="m_axi_avg_mem_AWADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S07_AXI_awburst" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S07_AXI_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_pc_averager_2" PORT="m_axi_avg_mem_AWBURST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S07_AXI_awcache" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S07_AXI_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_pc_averager_2" PORT="m_axi_avg_mem_AWCACHE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="S07_AXI_awlen" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S07_AXI_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_pc_averager_2" PORT="m_axi_avg_mem_AWLEN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S07_AXI_awlock" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S07_AXI_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_pc_averager_2" PORT="m_axi_avg_mem_AWLOCK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S07_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S07_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_pc_averager_2" PORT="m_axi_avg_mem_AWPROT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S07_AXI_awqos" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S07_AXI_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_pc_averager_2" PORT="m_axi_avg_mem_AWQOS"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S07_AXI_awready" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S07_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_pc_averager_2" PORT="m_axi_avg_mem_AWREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S07_AXI_awregion" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S07_AXI_awregion">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_pc_averager_2" PORT="m_axi_avg_mem_AWREGION"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S07_AXI_awsize" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S07_AXI_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_pc_averager_2" PORT="m_axi_avg_mem_AWSIZE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S07_AXI_awvalid" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S07_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_pc_averager_2" PORT="m_axi_avg_mem_AWVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S07_AXI_bready" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S07_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_pc_averager_2" PORT="m_axi_avg_mem_BREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S07_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S07_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_pc_averager_2" PORT="m_axi_avg_mem_BRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S07_AXI_bvalid" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S07_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_pc_averager_2" PORT="m_axi_avg_mem_BVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="511" NAME="S07_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S07_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_pc_averager_2" PORT="m_axi_avg_mem_RDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S07_AXI_rlast" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S07_AXI_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_pc_averager_2" PORT="m_axi_avg_mem_RLAST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S07_AXI_rready" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S07_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_pc_averager_2" PORT="m_axi_avg_mem_RREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S07_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S07_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_pc_averager_2" PORT="m_axi_avg_mem_RRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S07_AXI_rvalid" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S07_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_pc_averager_2" PORT="m_axi_avg_mem_RVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="511" NAME="S07_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S07_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_pc_averager_2" PORT="m_axi_avg_mem_WDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S07_AXI_wlast" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S07_AXI_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_pc_averager_2" PORT="m_axi_avg_mem_WLAST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S07_AXI_wready" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S07_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_pc_averager_2" PORT="m_axi_avg_mem_WREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="S07_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S07_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_pc_averager_2" PORT="m_axi_avg_mem_WSTRB"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S07_AXI_wvalid" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S07_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_pc_averager_2" PORT="m_axi_avg_mem_WVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S08_AXI_araddr" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S08_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_pc_averager_2" PORT="m_axi_result_mem_ARADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S08_AXI_arburst" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S08_AXI_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_pc_averager_2" PORT="m_axi_result_mem_ARBURST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S08_AXI_arcache" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S08_AXI_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_pc_averager_2" PORT="m_axi_result_mem_ARCACHE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S08_AXI_arlen" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S08_AXI_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_pc_averager_2" PORT="m_axi_result_mem_ARLEN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S08_AXI_arlock" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S08_AXI_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_pc_averager_2" PORT="m_axi_result_mem_ARLOCK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S08_AXI_arprot" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S08_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_pc_averager_2" PORT="m_axi_result_mem_ARPROT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S08_AXI_arqos" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S08_AXI_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_pc_averager_2" PORT="m_axi_result_mem_ARQOS"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S08_AXI_arready" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S08_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_pc_averager_2" PORT="m_axi_result_mem_ARREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S08_AXI_arregion" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S08_AXI_arregion">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_pc_averager_2" PORT="m_axi_result_mem_ARREGION"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S08_AXI_arsize" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S08_AXI_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_pc_averager_2" PORT="m_axi_result_mem_ARSIZE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S08_AXI_arvalid" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S08_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_pc_averager_2" PORT="m_axi_result_mem_ARVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="S08_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S08_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_pc_averager_2" PORT="m_axi_result_mem_AWADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S08_AXI_awburst" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S08_AXI_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_pc_averager_2" PORT="m_axi_result_mem_AWBURST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S08_AXI_awcache" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S08_AXI_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_pc_averager_2" PORT="m_axi_result_mem_AWCACHE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="S08_AXI_awlen" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S08_AXI_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_pc_averager_2" PORT="m_axi_result_mem_AWLEN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S08_AXI_awlock" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S08_AXI_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_pc_averager_2" PORT="m_axi_result_mem_AWLOCK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S08_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S08_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_pc_averager_2" PORT="m_axi_result_mem_AWPROT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S08_AXI_awqos" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S08_AXI_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_pc_averager_2" PORT="m_axi_result_mem_AWQOS"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S08_AXI_awready" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S08_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_pc_averager_2" PORT="m_axi_result_mem_AWREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S08_AXI_awregion" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S08_AXI_awregion">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_pc_averager_2" PORT="m_axi_result_mem_AWREGION"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S08_AXI_awsize" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S08_AXI_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_pc_averager_2" PORT="m_axi_result_mem_AWSIZE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S08_AXI_awvalid" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S08_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_pc_averager_2" PORT="m_axi_result_mem_AWVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S08_AXI_bready" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S08_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_pc_averager_2" PORT="m_axi_result_mem_BREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S08_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S08_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_pc_averager_2" PORT="m_axi_result_mem_BRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S08_AXI_bvalid" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S08_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_pc_averager_2" PORT="m_axi_result_mem_BVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S08_AXI_rdata" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S08_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_pc_averager_2" PORT="m_axi_result_mem_RDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S08_AXI_rlast" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S08_AXI_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_pc_averager_2" PORT="m_axi_result_mem_RLAST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S08_AXI_rready" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S08_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_pc_averager_2" PORT="m_axi_result_mem_RREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S08_AXI_rresp" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S08_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_pc_averager_2" PORT="m_axi_result_mem_RRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S08_AXI_rvalid" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S08_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_pc_averager_2" PORT="m_axi_result_mem_RVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="511" NAME="S08_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S08_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_pc_averager_2" PORT="m_axi_result_mem_WDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S08_AXI_wlast" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S08_AXI_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_pc_averager_2" PORT="m_axi_result_mem_WLAST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S08_AXI_wready" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S08_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_pc_averager_2" PORT="m_axi_result_mem_WREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="S08_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S08_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_pc_averager_2" PORT="m_axi_result_mem_WSTRB"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S08_AXI_wvalid" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S08_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_pc_averager_2" PORT="m_axi_result_mem_WVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S09_AXI_araddr" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S09_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_writer_orig_2" PORT="m_axi_result_mem_ARADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S09_AXI_arburst" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S09_AXI_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_writer_orig_2" PORT="m_axi_result_mem_ARBURST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S09_AXI_arcache" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S09_AXI_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_writer_orig_2" PORT="m_axi_result_mem_ARCACHE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S09_AXI_arlen" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S09_AXI_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_writer_orig_2" PORT="m_axi_result_mem_ARLEN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S09_AXI_arlock" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S09_AXI_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_writer_orig_2" PORT="m_axi_result_mem_ARLOCK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S09_AXI_arprot" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S09_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_writer_orig_2" PORT="m_axi_result_mem_ARPROT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S09_AXI_arqos" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S09_AXI_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_writer_orig_2" PORT="m_axi_result_mem_ARQOS"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S09_AXI_arready" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S09_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_writer_orig_2" PORT="m_axi_result_mem_ARREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S09_AXI_arregion" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S09_AXI_arregion">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_writer_orig_2" PORT="m_axi_result_mem_ARREGION"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S09_AXI_arsize" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S09_AXI_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_writer_orig_2" PORT="m_axi_result_mem_ARSIZE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S09_AXI_arvalid" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S09_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_writer_orig_2" PORT="m_axi_result_mem_ARVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="S09_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S09_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_writer_orig_2" PORT="m_axi_result_mem_AWADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S09_AXI_awburst" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S09_AXI_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_writer_orig_2" PORT="m_axi_result_mem_AWBURST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S09_AXI_awcache" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S09_AXI_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_writer_orig_2" PORT="m_axi_result_mem_AWCACHE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="S09_AXI_awlen" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S09_AXI_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_writer_orig_2" PORT="m_axi_result_mem_AWLEN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S09_AXI_awlock" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S09_AXI_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_writer_orig_2" PORT="m_axi_result_mem_AWLOCK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S09_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S09_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_writer_orig_2" PORT="m_axi_result_mem_AWPROT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S09_AXI_awqos" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S09_AXI_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_writer_orig_2" PORT="m_axi_result_mem_AWQOS"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S09_AXI_awready" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S09_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_writer_orig_2" PORT="m_axi_result_mem_AWREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S09_AXI_awregion" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S09_AXI_awregion">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_writer_orig_2" PORT="m_axi_result_mem_AWREGION"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S09_AXI_awsize" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S09_AXI_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_writer_orig_2" PORT="m_axi_result_mem_AWSIZE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S09_AXI_awvalid" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S09_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_writer_orig_2" PORT="m_axi_result_mem_AWVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S09_AXI_bready" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S09_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_writer_orig_2" PORT="m_axi_result_mem_BREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S09_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S09_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_writer_orig_2" PORT="m_axi_result_mem_BRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S09_AXI_bvalid" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S09_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_writer_orig_2" PORT="m_axi_result_mem_BVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S09_AXI_rdata" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S09_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_writer_orig_2" PORT="m_axi_result_mem_RDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S09_AXI_rlast" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S09_AXI_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_writer_orig_2" PORT="m_axi_result_mem_RLAST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S09_AXI_rready" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S09_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_writer_orig_2" PORT="m_axi_result_mem_RREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S09_AXI_rresp" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S09_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_writer_orig_2" PORT="m_axi_result_mem_RRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S09_AXI_rvalid" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S09_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_writer_orig_2" PORT="m_axi_result_mem_RVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="511" NAME="S09_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S09_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_writer_orig_2" PORT="m_axi_result_mem_WDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S09_AXI_wlast" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S09_AXI_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_writer_orig_2" PORT="m_axi_result_mem_WLAST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S09_AXI_wready" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S09_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_writer_orig_2" PORT="m_axi_result_mem_WREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="S09_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S09_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_writer_orig_2" PORT="m_axi_result_mem_WSTRB"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S09_AXI_wvalid" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S09_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_writer_orig_2" PORT="m_axi_result_mem_WVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S10_AXI_araddr" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S10_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_writer_orig_corrected_2" PORT="m_axi_result_mem_ARADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S10_AXI_arburst" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S10_AXI_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_writer_orig_corrected_2" PORT="m_axi_result_mem_ARBURST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S10_AXI_arcache" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S10_AXI_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_writer_orig_corrected_2" PORT="m_axi_result_mem_ARCACHE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S10_AXI_arlen" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S10_AXI_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_writer_orig_corrected_2" PORT="m_axi_result_mem_ARLEN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S10_AXI_arlock" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S10_AXI_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_writer_orig_corrected_2" PORT="m_axi_result_mem_ARLOCK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S10_AXI_arprot" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S10_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_writer_orig_corrected_2" PORT="m_axi_result_mem_ARPROT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S10_AXI_arqos" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S10_AXI_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_writer_orig_corrected_2" PORT="m_axi_result_mem_ARQOS"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S10_AXI_arready" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S10_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_writer_orig_corrected_2" PORT="m_axi_result_mem_ARREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S10_AXI_arregion" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S10_AXI_arregion">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_writer_orig_corrected_2" PORT="m_axi_result_mem_ARREGION"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S10_AXI_arsize" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S10_AXI_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_writer_orig_corrected_2" PORT="m_axi_result_mem_ARSIZE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S10_AXI_arvalid" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S10_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_writer_orig_corrected_2" PORT="m_axi_result_mem_ARVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="S10_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S10_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_writer_orig_corrected_2" PORT="m_axi_result_mem_AWADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S10_AXI_awburst" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S10_AXI_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_writer_orig_corrected_2" PORT="m_axi_result_mem_AWBURST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S10_AXI_awcache" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S10_AXI_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_writer_orig_corrected_2" PORT="m_axi_result_mem_AWCACHE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="S10_AXI_awlen" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S10_AXI_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_writer_orig_corrected_2" PORT="m_axi_result_mem_AWLEN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S10_AXI_awlock" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S10_AXI_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_writer_orig_corrected_2" PORT="m_axi_result_mem_AWLOCK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S10_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S10_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_writer_orig_corrected_2" PORT="m_axi_result_mem_AWPROT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S10_AXI_awqos" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S10_AXI_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_writer_orig_corrected_2" PORT="m_axi_result_mem_AWQOS"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S10_AXI_awready" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S10_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_writer_orig_corrected_2" PORT="m_axi_result_mem_AWREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S10_AXI_awregion" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S10_AXI_awregion">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_writer_orig_corrected_2" PORT="m_axi_result_mem_AWREGION"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S10_AXI_awsize" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S10_AXI_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_writer_orig_corrected_2" PORT="m_axi_result_mem_AWSIZE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S10_AXI_awvalid" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S10_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_writer_orig_corrected_2" PORT="m_axi_result_mem_AWVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S10_AXI_bready" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S10_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_writer_orig_corrected_2" PORT="m_axi_result_mem_BREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S10_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S10_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_writer_orig_corrected_2" PORT="m_axi_result_mem_BRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S10_AXI_bvalid" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S10_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_writer_orig_corrected_2" PORT="m_axi_result_mem_BVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S10_AXI_rdata" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S10_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_writer_orig_corrected_2" PORT="m_axi_result_mem_RDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S10_AXI_rlast" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S10_AXI_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_writer_orig_corrected_2" PORT="m_axi_result_mem_RLAST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S10_AXI_rready" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S10_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_writer_orig_corrected_2" PORT="m_axi_result_mem_RREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S10_AXI_rresp" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S10_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_writer_orig_corrected_2" PORT="m_axi_result_mem_RRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S10_AXI_rvalid" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S10_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_writer_orig_corrected_2" PORT="m_axi_result_mem_RVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="511" NAME="S10_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S10_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_writer_orig_corrected_2" PORT="m_axi_result_mem_WDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S10_AXI_wlast" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S10_AXI_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_writer_orig_corrected_2" PORT="m_axi_result_mem_WLAST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S10_AXI_wready" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S10_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_writer_orig_corrected_2" PORT="m_axi_result_mem_WREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="S10_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S10_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_writer_orig_corrected_2" PORT="m_axi_result_mem_WSTRB"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S10_AXI_wvalid" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S10_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_writer_orig_corrected_2" PORT="m_axi_result_mem_WVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="S11_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S11_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_dma_passer_2" PORT="m_axi_mem_r_ARADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S11_AXI_arburst" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S11_AXI_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_dma_passer_2" PORT="m_axi_mem_r_ARBURST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S11_AXI_arcache" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S11_AXI_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_dma_passer_2" PORT="m_axi_mem_r_ARCACHE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="S11_AXI_arlen" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S11_AXI_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_dma_passer_2" PORT="m_axi_mem_r_ARLEN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S11_AXI_arlock" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S11_AXI_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_dma_passer_2" PORT="m_axi_mem_r_ARLOCK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S11_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S11_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_dma_passer_2" PORT="m_axi_mem_r_ARPROT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S11_AXI_arqos" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S11_AXI_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_dma_passer_2" PORT="m_axi_mem_r_ARQOS"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S11_AXI_arready" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S11_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_dma_passer_2" PORT="m_axi_mem_r_ARREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S11_AXI_arregion" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S11_AXI_arregion">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_dma_passer_2" PORT="m_axi_mem_r_ARREGION"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S11_AXI_arsize" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S11_AXI_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_dma_passer_2" PORT="m_axi_mem_r_ARSIZE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S11_AXI_arvalid" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S11_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_dma_passer_2" PORT="m_axi_mem_r_ARVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S11_AXI_awaddr" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S11_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_dma_passer_2" PORT="m_axi_mem_r_AWADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S11_AXI_awburst" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S11_AXI_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_dma_passer_2" PORT="m_axi_mem_r_AWBURST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S11_AXI_awcache" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S11_AXI_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_dma_passer_2" PORT="m_axi_mem_r_AWCACHE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S11_AXI_awlen" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S11_AXI_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_dma_passer_2" PORT="m_axi_mem_r_AWLEN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S11_AXI_awlock" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S11_AXI_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_dma_passer_2" PORT="m_axi_mem_r_AWLOCK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S11_AXI_awprot" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S11_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_dma_passer_2" PORT="m_axi_mem_r_AWPROT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S11_AXI_awqos" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S11_AXI_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_dma_passer_2" PORT="m_axi_mem_r_AWQOS"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S11_AXI_awready" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S11_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_dma_passer_2" PORT="m_axi_mem_r_AWREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S11_AXI_awregion" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S11_AXI_awregion">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_dma_passer_2" PORT="m_axi_mem_r_AWREGION"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S11_AXI_awsize" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S11_AXI_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_dma_passer_2" PORT="m_axi_mem_r_AWSIZE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S11_AXI_awvalid" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S11_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_dma_passer_2" PORT="m_axi_mem_r_AWVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S11_AXI_bready" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S11_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_dma_passer_2" PORT="m_axi_mem_r_BREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S11_AXI_bresp" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S11_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_dma_passer_2" PORT="m_axi_mem_r_BRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S11_AXI_bvalid" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S11_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_dma_passer_2" PORT="m_axi_mem_r_BVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="511" NAME="S11_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S11_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_dma_passer_2" PORT="m_axi_mem_r_RDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S11_AXI_rlast" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S11_AXI_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_dma_passer_2" PORT="m_axi_mem_r_RLAST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S11_AXI_rready" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S11_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_dma_passer_2" PORT="m_axi_mem_r_RREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S11_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S11_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_dma_passer_2" PORT="m_axi_mem_r_RRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S11_AXI_rvalid" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S11_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_dma_passer_2" PORT="m_axi_mem_r_RVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S11_AXI_wdata" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S11_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_dma_passer_2" PORT="m_axi_mem_r_WDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S11_AXI_wlast" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S11_AXI_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_dma_passer_2" PORT="m_axi_mem_r_WLAST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S11_AXI_wready" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S11_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_dma_passer_2" PORT="m_axi_mem_r_WREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S11_AXI_wstrb" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S11_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_dma_passer_2" PORT="m_axi_mem_r_WSTRB"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S11_AXI_wvalid" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S11_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_dma_passer_2" PORT="m_axi_mem_r_WVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S12_AXI_araddr" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S12_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_dma_passer_2" PORT="m_axi_mem_w_ARADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S12_AXI_arburst" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S12_AXI_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_dma_passer_2" PORT="m_axi_mem_w_ARBURST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S12_AXI_arcache" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S12_AXI_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_dma_passer_2" PORT="m_axi_mem_w_ARCACHE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S12_AXI_arlen" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S12_AXI_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_dma_passer_2" PORT="m_axi_mem_w_ARLEN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S12_AXI_arlock" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S12_AXI_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_dma_passer_2" PORT="m_axi_mem_w_ARLOCK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S12_AXI_arprot" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S12_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_dma_passer_2" PORT="m_axi_mem_w_ARPROT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S12_AXI_arqos" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S12_AXI_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_dma_passer_2" PORT="m_axi_mem_w_ARQOS"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S12_AXI_arready" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S12_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_dma_passer_2" PORT="m_axi_mem_w_ARREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S12_AXI_arregion" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S12_AXI_arregion">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_dma_passer_2" PORT="m_axi_mem_w_ARREGION"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S12_AXI_arsize" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S12_AXI_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_dma_passer_2" PORT="m_axi_mem_w_ARSIZE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S12_AXI_arvalid" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S12_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_dma_passer_2" PORT="m_axi_mem_w_ARVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="S12_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S12_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_dma_passer_2" PORT="m_axi_mem_w_AWADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S12_AXI_awburst" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S12_AXI_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_dma_passer_2" PORT="m_axi_mem_w_AWBURST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S12_AXI_awcache" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S12_AXI_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_dma_passer_2" PORT="m_axi_mem_w_AWCACHE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="S12_AXI_awlen" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S12_AXI_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_dma_passer_2" PORT="m_axi_mem_w_AWLEN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S12_AXI_awlock" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S12_AXI_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_dma_passer_2" PORT="m_axi_mem_w_AWLOCK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S12_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S12_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_dma_passer_2" PORT="m_axi_mem_w_AWPROT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S12_AXI_awqos" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S12_AXI_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_dma_passer_2" PORT="m_axi_mem_w_AWQOS"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S12_AXI_awready" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S12_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_dma_passer_2" PORT="m_axi_mem_w_AWREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S12_AXI_awregion" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S12_AXI_awregion">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_dma_passer_2" PORT="m_axi_mem_w_AWREGION"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S12_AXI_awsize" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S12_AXI_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_dma_passer_2" PORT="m_axi_mem_w_AWSIZE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S12_AXI_awvalid" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S12_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_dma_passer_2" PORT="m_axi_mem_w_AWVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S12_AXI_bready" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S12_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_dma_passer_2" PORT="m_axi_mem_w_BREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S12_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S12_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_dma_passer_2" PORT="m_axi_mem_w_BRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S12_AXI_bvalid" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S12_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_dma_passer_2" PORT="m_axi_mem_w_BVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S12_AXI_rdata" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S12_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_dma_passer_2" PORT="m_axi_mem_w_RDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S12_AXI_rlast" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S12_AXI_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_dma_passer_2" PORT="m_axi_mem_w_RLAST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S12_AXI_rready" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S12_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_dma_passer_2" PORT="m_axi_mem_w_RREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S12_AXI_rresp" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S12_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_dma_passer_2" PORT="m_axi_mem_w_RRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S12_AXI_rvalid" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S12_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_dma_passer_2" PORT="m_axi_mem_w_RVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="511" NAME="S12_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S12_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_dma_passer_2" PORT="m_axi_mem_w_WDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S12_AXI_wlast" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S12_AXI_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_dma_passer_2" PORT="m_axi_mem_w_WLAST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S12_AXI_wready" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S12_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_dma_passer_2" PORT="m_axi_mem_w_WREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="S12_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S12_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_dma_passer_2" PORT="m_axi_mem_w_WSTRB"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S12_AXI_wvalid" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S12_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_dma_passer_2" PORT="m_axi_mem_w_WVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M00_AXI_arid" RIGHT="0" SIGIS="undef" SIGNAME="axi_hpm0_fpd_S01_AXI_arid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_hpm0_fpd" PORT="S01_AXI_arid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M00_AXI_awid" RIGHT="0" SIGIS="undef" SIGNAME="axi_hpm0_fpd_S01_AXI_awid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_hpm0_fpd" PORT="S01_AXI_awid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="M00_AXI_bid" RIGHT="0" SIGIS="undef" SIGNAME="axi_hpm0_fpd_S01_AXI_bid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_hpm0_fpd" PORT="S01_AXI_bid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="M00_AXI_rid" RIGHT="0" SIGIS="undef" SIGNAME="axi_hpm0_fpd_S01_AXI_rid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_hpm0_fpd" PORT="S01_AXI_rid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S00_AXI_awregion" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S00_AXI_awregion">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_writer_log" PORT="m_axi_result_mem_AWREGION"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="radio_writer_log_m_axi_result_mem" DATAWIDTH="512" NAME="S00_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="S00_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="S00_AXI_awlen"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="S00_AXI_awsize"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="S00_AXI_awburst"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="S00_AXI_awlock"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="S00_AXI_awcache"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="S00_AXI_awprot"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="S00_AXI_awqos"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="S00_AXI_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="S00_AXI_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="S00_AXI_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="S00_AXI_wstrb"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="S00_AXI_wlast"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="S00_AXI_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="S00_AXI_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="S00_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="S00_AXI_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="S00_AXI_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="S00_AXI_araddr"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="S00_AXI_arlen"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="S00_AXI_arsize"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="S00_AXI_arburst"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="S00_AXI_arlock"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="S00_AXI_arcache"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="S00_AXI_arprot"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="S00_AXI_arqos"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="S00_AXI_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="S00_AXI_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="S00_AXI_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="S00_AXI_rresp"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="S00_AXI_rlast"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="S00_AXI_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="S00_AXI_rready"/>
            <PORTMAP LOGICAL="AWREGION" PHYSICAL="S00_AXI_awregion"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="radio_axi_interconnect_0_M00_AXI" DATAWIDTH="512" NAME="M00_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="M00_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="M00_AXI_awlen"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="M00_AXI_awsize"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="M00_AXI_awburst"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="M00_AXI_awlock"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="M00_AXI_awcache"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="M00_AXI_awprot"/>
            <PORTMAP LOGICAL="AWREGION" PHYSICAL="M00_AXI_awregion"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="M00_AXI_awqos"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="M00_AXI_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="M00_AXI_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="M00_AXI_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="M00_AXI_wstrb"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="M00_AXI_wlast"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="M00_AXI_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="M00_AXI_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="M00_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="M00_AXI_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="M00_AXI_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="M00_AXI_araddr"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="M00_AXI_arlen"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="M00_AXI_arsize"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="M00_AXI_arburst"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="M00_AXI_arlock"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="M00_AXI_arcache"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="M00_AXI_arprot"/>
            <PORTMAP LOGICAL="ARREGION" PHYSICAL="M00_AXI_arregion"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="M00_AXI_arqos"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="M00_AXI_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="M00_AXI_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="M00_AXI_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="M00_AXI_rresp"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="M00_AXI_rlast"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="M00_AXI_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="M00_AXI_rready"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="M00_AXI_arid"/>
            <PORTMAP LOGICAL="AWID" PHYSICAL="M00_AXI_awid"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="M00_AXI_bid"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="M00_AXI_rid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="radio_writer_orig_m_axi_result_mem" DATAWIDTH="512" NAME="S01_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="S01_AXI_araddr"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="S01_AXI_arburst"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="S01_AXI_arcache"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="S01_AXI_arlen"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="S01_AXI_arlock"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="S01_AXI_arprot"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="S01_AXI_arqos"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="S01_AXI_arready"/>
            <PORTMAP LOGICAL="ARREGION" PHYSICAL="S01_AXI_arregion"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="S01_AXI_arsize"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="S01_AXI_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="S01_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="S01_AXI_awburst"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="S01_AXI_awcache"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="S01_AXI_awlen"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="S01_AXI_awlock"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="S01_AXI_awprot"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="S01_AXI_awqos"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="S01_AXI_awready"/>
            <PORTMAP LOGICAL="AWREGION" PHYSICAL="S01_AXI_awregion"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="S01_AXI_awsize"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="S01_AXI_awvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="S01_AXI_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="S01_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="S01_AXI_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="S01_AXI_rdata"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="S01_AXI_rlast"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="S01_AXI_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="S01_AXI_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="S01_AXI_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="S01_AXI_wdata"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="S01_AXI_wlast"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="S01_AXI_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="S01_AXI_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="S01_AXI_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="radio_writer_orig_corrected_m_axi_result_mem" DATAWIDTH="512" NAME="S02_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="S02_AXI_araddr"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="S02_AXI_arburst"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="S02_AXI_arcache"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="S02_AXI_arlen"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="S02_AXI_arlock"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="S02_AXI_arprot"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="S02_AXI_arqos"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="S02_AXI_arready"/>
            <PORTMAP LOGICAL="ARREGION" PHYSICAL="S02_AXI_arregion"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="S02_AXI_arsize"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="S02_AXI_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="S02_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="S02_AXI_awburst"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="S02_AXI_awcache"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="S02_AXI_awlen"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="S02_AXI_awlock"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="S02_AXI_awprot"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="S02_AXI_awqos"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="S02_AXI_awready"/>
            <PORTMAP LOGICAL="AWREGION" PHYSICAL="S02_AXI_awregion"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="S02_AXI_awsize"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="S02_AXI_awvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="S02_AXI_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="S02_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="S02_AXI_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="S02_AXI_rdata"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="S02_AXI_rlast"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="S02_AXI_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="S02_AXI_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="S02_AXI_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="S02_AXI_wdata"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="S02_AXI_wlast"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="S02_AXI_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="S02_AXI_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="S02_AXI_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="radio_pc_averager_m_axi_avg_mem" DATAWIDTH="512" NAME="S03_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="S03_AXI_araddr"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="S03_AXI_arburst"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="S03_AXI_arcache"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="S03_AXI_arlen"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="S03_AXI_arlock"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="S03_AXI_arprot"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="S03_AXI_arqos"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="S03_AXI_arready"/>
            <PORTMAP LOGICAL="ARREGION" PHYSICAL="S03_AXI_arregion"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="S03_AXI_arsize"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="S03_AXI_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="S03_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="S03_AXI_awburst"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="S03_AXI_awcache"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="S03_AXI_awlen"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="S03_AXI_awlock"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="S03_AXI_awprot"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="S03_AXI_awqos"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="S03_AXI_awready"/>
            <PORTMAP LOGICAL="AWREGION" PHYSICAL="S03_AXI_awregion"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="S03_AXI_awsize"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="S03_AXI_awvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="S03_AXI_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="S03_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="S03_AXI_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="S03_AXI_rdata"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="S03_AXI_rlast"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="S03_AXI_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="S03_AXI_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="S03_AXI_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="S03_AXI_wdata"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="S03_AXI_wlast"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="S03_AXI_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="S03_AXI_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="S03_AXI_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="radio_pc_averager_m_axi_result_mem" DATAWIDTH="512" NAME="S04_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="S04_AXI_araddr"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="S04_AXI_arburst"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="S04_AXI_arcache"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="S04_AXI_arlen"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="S04_AXI_arlock"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="S04_AXI_arprot"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="S04_AXI_arqos"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="S04_AXI_arready"/>
            <PORTMAP LOGICAL="ARREGION" PHYSICAL="S04_AXI_arregion"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="S04_AXI_arsize"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="S04_AXI_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="S04_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="S04_AXI_awburst"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="S04_AXI_awcache"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="S04_AXI_awlen"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="S04_AXI_awlock"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="S04_AXI_awprot"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="S04_AXI_awqos"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="S04_AXI_awready"/>
            <PORTMAP LOGICAL="AWREGION" PHYSICAL="S04_AXI_awregion"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="S04_AXI_awsize"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="S04_AXI_awvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="S04_AXI_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="S04_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="S04_AXI_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="S04_AXI_rdata"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="S04_AXI_rlast"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="S04_AXI_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="S04_AXI_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="S04_AXI_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="S04_AXI_wdata"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="S04_AXI_wlast"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="S04_AXI_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="S04_AXI_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="S04_AXI_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="radio_dma_passer_m_axi_mem_r" DATAWIDTH="512" NAME="S05_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="S05_AXI_araddr"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="S05_AXI_arburst"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="S05_AXI_arcache"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="S05_AXI_arlen"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="S05_AXI_arlock"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="S05_AXI_arprot"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="S05_AXI_arqos"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="S05_AXI_arready"/>
            <PORTMAP LOGICAL="ARREGION" PHYSICAL="S05_AXI_arregion"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="S05_AXI_arsize"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="S05_AXI_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="S05_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="S05_AXI_awburst"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="S05_AXI_awcache"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="S05_AXI_awlen"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="S05_AXI_awlock"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="S05_AXI_awprot"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="S05_AXI_awqos"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="S05_AXI_awready"/>
            <PORTMAP LOGICAL="AWREGION" PHYSICAL="S05_AXI_awregion"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="S05_AXI_awsize"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="S05_AXI_awvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="S05_AXI_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="S05_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="S05_AXI_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="S05_AXI_rdata"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="S05_AXI_rlast"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="S05_AXI_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="S05_AXI_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="S05_AXI_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="S05_AXI_wdata"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="S05_AXI_wlast"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="S05_AXI_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="S05_AXI_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="S05_AXI_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="radio_dma_passer_m_axi_mem_w" DATAWIDTH="512" NAME="S06_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="S06_AXI_araddr"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="S06_AXI_arburst"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="S06_AXI_arcache"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="S06_AXI_arlen"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="S06_AXI_arlock"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="S06_AXI_arprot"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="S06_AXI_arqos"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="S06_AXI_arready"/>
            <PORTMAP LOGICAL="ARREGION" PHYSICAL="S06_AXI_arregion"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="S06_AXI_arsize"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="S06_AXI_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="S06_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="S06_AXI_awburst"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="S06_AXI_awcache"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="S06_AXI_awlen"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="S06_AXI_awlock"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="S06_AXI_awprot"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="S06_AXI_awqos"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="S06_AXI_awready"/>
            <PORTMAP LOGICAL="AWREGION" PHYSICAL="S06_AXI_awregion"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="S06_AXI_awsize"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="S06_AXI_awvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="S06_AXI_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="S06_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="S06_AXI_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="S06_AXI_rdata"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="S06_AXI_rlast"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="S06_AXI_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="S06_AXI_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="S06_AXI_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="S06_AXI_wdata"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="S06_AXI_wlast"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="S06_AXI_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="S06_AXI_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="S06_AXI_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="radio_pc_averager_2_m_axi_avg_mem" DATAWIDTH="512" NAME="S07_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="S07_AXI_araddr"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="S07_AXI_arburst"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="S07_AXI_arcache"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="S07_AXI_arlen"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="S07_AXI_arlock"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="S07_AXI_arprot"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="S07_AXI_arqos"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="S07_AXI_arready"/>
            <PORTMAP LOGICAL="ARREGION" PHYSICAL="S07_AXI_arregion"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="S07_AXI_arsize"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="S07_AXI_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="S07_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="S07_AXI_awburst"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="S07_AXI_awcache"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="S07_AXI_awlen"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="S07_AXI_awlock"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="S07_AXI_awprot"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="S07_AXI_awqos"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="S07_AXI_awready"/>
            <PORTMAP LOGICAL="AWREGION" PHYSICAL="S07_AXI_awregion"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="S07_AXI_awsize"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="S07_AXI_awvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="S07_AXI_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="S07_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="S07_AXI_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="S07_AXI_rdata"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="S07_AXI_rlast"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="S07_AXI_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="S07_AXI_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="S07_AXI_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="S07_AXI_wdata"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="S07_AXI_wlast"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="S07_AXI_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="S07_AXI_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="S07_AXI_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="radio_pc_averager_2_m_axi_result_mem" DATAWIDTH="512" NAME="S08_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="S08_AXI_araddr"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="S08_AXI_arburst"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="S08_AXI_arcache"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="S08_AXI_arlen"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="S08_AXI_arlock"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="S08_AXI_arprot"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="S08_AXI_arqos"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="S08_AXI_arready"/>
            <PORTMAP LOGICAL="ARREGION" PHYSICAL="S08_AXI_arregion"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="S08_AXI_arsize"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="S08_AXI_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="S08_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="S08_AXI_awburst"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="S08_AXI_awcache"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="S08_AXI_awlen"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="S08_AXI_awlock"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="S08_AXI_awprot"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="S08_AXI_awqos"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="S08_AXI_awready"/>
            <PORTMAP LOGICAL="AWREGION" PHYSICAL="S08_AXI_awregion"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="S08_AXI_awsize"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="S08_AXI_awvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="S08_AXI_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="S08_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="S08_AXI_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="S08_AXI_rdata"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="S08_AXI_rlast"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="S08_AXI_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="S08_AXI_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="S08_AXI_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="S08_AXI_wdata"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="S08_AXI_wlast"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="S08_AXI_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="S08_AXI_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="S08_AXI_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="radio_writer_orig_2_m_axi_result_mem" DATAWIDTH="512" NAME="S09_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="S09_AXI_araddr"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="S09_AXI_arburst"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="S09_AXI_arcache"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="S09_AXI_arlen"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="S09_AXI_arlock"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="S09_AXI_arprot"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="S09_AXI_arqos"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="S09_AXI_arready"/>
            <PORTMAP LOGICAL="ARREGION" PHYSICAL="S09_AXI_arregion"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="S09_AXI_arsize"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="S09_AXI_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="S09_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="S09_AXI_awburst"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="S09_AXI_awcache"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="S09_AXI_awlen"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="S09_AXI_awlock"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="S09_AXI_awprot"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="S09_AXI_awqos"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="S09_AXI_awready"/>
            <PORTMAP LOGICAL="AWREGION" PHYSICAL="S09_AXI_awregion"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="S09_AXI_awsize"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="S09_AXI_awvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="S09_AXI_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="S09_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="S09_AXI_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="S09_AXI_rdata"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="S09_AXI_rlast"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="S09_AXI_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="S09_AXI_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="S09_AXI_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="S09_AXI_wdata"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="S09_AXI_wlast"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="S09_AXI_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="S09_AXI_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="S09_AXI_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="radio_writer_orig_corrected_2_m_axi_result_mem" DATAWIDTH="512" NAME="S10_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="S10_AXI_araddr"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="S10_AXI_arburst"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="S10_AXI_arcache"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="S10_AXI_arlen"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="S10_AXI_arlock"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="S10_AXI_arprot"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="S10_AXI_arqos"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="S10_AXI_arready"/>
            <PORTMAP LOGICAL="ARREGION" PHYSICAL="S10_AXI_arregion"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="S10_AXI_arsize"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="S10_AXI_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="S10_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="S10_AXI_awburst"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="S10_AXI_awcache"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="S10_AXI_awlen"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="S10_AXI_awlock"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="S10_AXI_awprot"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="S10_AXI_awqos"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="S10_AXI_awready"/>
            <PORTMAP LOGICAL="AWREGION" PHYSICAL="S10_AXI_awregion"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="S10_AXI_awsize"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="S10_AXI_awvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="S10_AXI_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="S10_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="S10_AXI_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="S10_AXI_rdata"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="S10_AXI_rlast"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="S10_AXI_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="S10_AXI_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="S10_AXI_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="S10_AXI_wdata"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="S10_AXI_wlast"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="S10_AXI_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="S10_AXI_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="S10_AXI_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="radio_dma_passer_2_m_axi_mem_r" DATAWIDTH="512" NAME="S11_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="S11_AXI_araddr"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="S11_AXI_arburst"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="S11_AXI_arcache"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="S11_AXI_arlen"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="S11_AXI_arlock"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="S11_AXI_arprot"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="S11_AXI_arqos"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="S11_AXI_arready"/>
            <PORTMAP LOGICAL="ARREGION" PHYSICAL="S11_AXI_arregion"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="S11_AXI_arsize"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="S11_AXI_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="S11_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="S11_AXI_awburst"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="S11_AXI_awcache"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="S11_AXI_awlen"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="S11_AXI_awlock"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="S11_AXI_awprot"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="S11_AXI_awqos"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="S11_AXI_awready"/>
            <PORTMAP LOGICAL="AWREGION" PHYSICAL="S11_AXI_awregion"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="S11_AXI_awsize"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="S11_AXI_awvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="S11_AXI_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="S11_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="S11_AXI_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="S11_AXI_rdata"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="S11_AXI_rlast"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="S11_AXI_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="S11_AXI_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="S11_AXI_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="S11_AXI_wdata"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="S11_AXI_wlast"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="S11_AXI_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="S11_AXI_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="S11_AXI_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="radio_dma_passer_2_m_axi_mem_w" DATAWIDTH="512" NAME="S12_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="S12_AXI_araddr"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="S12_AXI_arburst"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="S12_AXI_arcache"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="S12_AXI_arlen"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="S12_AXI_arlock"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="S12_AXI_arprot"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="S12_AXI_arqos"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="S12_AXI_arready"/>
            <PORTMAP LOGICAL="ARREGION" PHYSICAL="S12_AXI_arregion"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="S12_AXI_arsize"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="S12_AXI_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="S12_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="S12_AXI_awburst"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="S12_AXI_awcache"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="S12_AXI_awlen"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="S12_AXI_awlock"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="S12_AXI_awprot"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="S12_AXI_awqos"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="S12_AXI_awready"/>
            <PORTMAP LOGICAL="AWREGION" PHYSICAL="S12_AXI_awregion"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="S12_AXI_awsize"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="S12_AXI_awvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="S12_AXI_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="S12_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="S12_AXI_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="S12_AXI_rdata"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="S12_AXI_rlast"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="S12_AXI_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="S12_AXI_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="S12_AXI_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="S12_AXI_wdata"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="S12_AXI_wlast"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="S12_AXI_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="S12_AXI_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="S12_AXI_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="27" FULLNAME="/radio/axi_interconnect_hpm" HWVERSION="2.1" INSTANCE="radio_axi_interconnect_hpm" IPTYPE="BUS" IS_ENABLE="1" MODCLASS="BUS" MODTYPE="axi_interconnect" VLNV="xilinx.com:ip:axi_interconnect:2.1">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_interconnect;v=v2_1;d=pg059-axi-interconnect.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="NUM_SI" VALUE="1"/>
        <PARAMETER NAME="NUM_MI" VALUE="12"/>
        <PARAMETER NAME="STRATEGY" VALUE="1"/>
        <PARAMETER NAME="ENABLE_ADVANCED_OPTIONS" VALUE="0"/>
        <PARAMETER NAME="ENABLE_PROTOCOL_CHECKERS" VALUE="0"/>
        <PARAMETER NAME="XBAR_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="PCHK_WAITS" VALUE="0"/>
        <PARAMETER NAME="PCHK_MAX_RD_BURSTS" VALUE="2"/>
        <PARAMETER NAME="PCHK_MAX_WR_BURSTS" VALUE="2"/>
        <PARAMETER NAME="SYNCHRONIZATION_STAGES" VALUE="3"/>
        <PARAMETER NAME="M00_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M01_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M02_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M03_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M04_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M05_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M06_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M07_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M08_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M09_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M10_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M11_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M12_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M13_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M14_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M15_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M16_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M17_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M18_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M19_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M20_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M21_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M22_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M23_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M24_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M25_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M26_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M27_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M28_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M29_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M30_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M31_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M32_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M33_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M34_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M35_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M36_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M37_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M38_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M39_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M40_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M41_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M42_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M43_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M44_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M45_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M46_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M47_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M48_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M49_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M50_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M51_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M52_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M53_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M54_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M55_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M56_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M57_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M58_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M59_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M60_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M61_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M62_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M63_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M00_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M01_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M02_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M03_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M04_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M05_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M06_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M07_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M08_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M09_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M10_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M11_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M12_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M13_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M14_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M15_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M16_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M17_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M18_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M19_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M20_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M21_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M22_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M23_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M24_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M25_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M26_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M27_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M28_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M29_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M30_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M31_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M32_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M33_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M34_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M35_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M36_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M37_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M38_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M39_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M40_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M41_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M42_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M43_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M44_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M45_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M46_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M47_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M48_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M49_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M50_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M51_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M52_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M53_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M54_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M55_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M56_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M57_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M58_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M59_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M60_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M61_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M62_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M63_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S00_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S01_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S02_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S03_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S04_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S05_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S06_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S07_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S08_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S09_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S10_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S11_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S12_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S13_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S14_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S15_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S00_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S01_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S02_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S03_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S04_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S05_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S06_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S07_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S08_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S09_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S10_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S11_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S12_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S13_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S14_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S15_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M00_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M01_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M02_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M03_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M04_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M05_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M06_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M07_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M08_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M09_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M10_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M11_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M12_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M13_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M14_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M15_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M16_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M17_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M18_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M19_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M20_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M21_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M22_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M23_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M24_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M25_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M26_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M27_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M28_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M29_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M30_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M31_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M32_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M33_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M34_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M35_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M36_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M37_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M38_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M39_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M40_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M41_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M42_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M43_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M44_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M45_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M46_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M47_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M48_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M49_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M50_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M51_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M52_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M53_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M54_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M55_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M56_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M57_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M58_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M59_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M60_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M61_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M62_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M63_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M00_SECURE" VALUE="0"/>
        <PARAMETER NAME="M01_SECURE" VALUE="0"/>
        <PARAMETER NAME="M02_SECURE" VALUE="0"/>
        <PARAMETER NAME="M03_SECURE" VALUE="0"/>
        <PARAMETER NAME="M04_SECURE" VALUE="0"/>
        <PARAMETER NAME="M05_SECURE" VALUE="0"/>
        <PARAMETER NAME="M06_SECURE" VALUE="0"/>
        <PARAMETER NAME="M07_SECURE" VALUE="0"/>
        <PARAMETER NAME="M08_SECURE" VALUE="0"/>
        <PARAMETER NAME="M09_SECURE" VALUE="0"/>
        <PARAMETER NAME="M10_SECURE" VALUE="0"/>
        <PARAMETER NAME="M11_SECURE" VALUE="0"/>
        <PARAMETER NAME="M12_SECURE" VALUE="0"/>
        <PARAMETER NAME="M13_SECURE" VALUE="0"/>
        <PARAMETER NAME="M14_SECURE" VALUE="0"/>
        <PARAMETER NAME="M15_SECURE" VALUE="0"/>
        <PARAMETER NAME="M16_SECURE" VALUE="0"/>
        <PARAMETER NAME="M17_SECURE" VALUE="0"/>
        <PARAMETER NAME="M18_SECURE" VALUE="0"/>
        <PARAMETER NAME="M19_SECURE" VALUE="0"/>
        <PARAMETER NAME="M20_SECURE" VALUE="0"/>
        <PARAMETER NAME="M21_SECURE" VALUE="0"/>
        <PARAMETER NAME="M22_SECURE" VALUE="0"/>
        <PARAMETER NAME="M23_SECURE" VALUE="0"/>
        <PARAMETER NAME="M24_SECURE" VALUE="0"/>
        <PARAMETER NAME="M25_SECURE" VALUE="0"/>
        <PARAMETER NAME="M26_SECURE" VALUE="0"/>
        <PARAMETER NAME="M27_SECURE" VALUE="0"/>
        <PARAMETER NAME="M28_SECURE" VALUE="0"/>
        <PARAMETER NAME="M29_SECURE" VALUE="0"/>
        <PARAMETER NAME="M30_SECURE" VALUE="0"/>
        <PARAMETER NAME="M31_SECURE" VALUE="0"/>
        <PARAMETER NAME="M32_SECURE" VALUE="0"/>
        <PARAMETER NAME="M33_SECURE" VALUE="0"/>
        <PARAMETER NAME="M34_SECURE" VALUE="0"/>
        <PARAMETER NAME="M35_SECURE" VALUE="0"/>
        <PARAMETER NAME="M36_SECURE" VALUE="0"/>
        <PARAMETER NAME="M37_SECURE" VALUE="0"/>
        <PARAMETER NAME="M38_SECURE" VALUE="0"/>
        <PARAMETER NAME="M39_SECURE" VALUE="0"/>
        <PARAMETER NAME="M40_SECURE" VALUE="0"/>
        <PARAMETER NAME="M41_SECURE" VALUE="0"/>
        <PARAMETER NAME="M42_SECURE" VALUE="0"/>
        <PARAMETER NAME="M43_SECURE" VALUE="0"/>
        <PARAMETER NAME="M44_SECURE" VALUE="0"/>
        <PARAMETER NAME="M45_SECURE" VALUE="0"/>
        <PARAMETER NAME="M46_SECURE" VALUE="0"/>
        <PARAMETER NAME="M47_SECURE" VALUE="0"/>
        <PARAMETER NAME="M48_SECURE" VALUE="0"/>
        <PARAMETER NAME="M49_SECURE" VALUE="0"/>
        <PARAMETER NAME="M50_SECURE" VALUE="0"/>
        <PARAMETER NAME="M51_SECURE" VALUE="0"/>
        <PARAMETER NAME="M52_SECURE" VALUE="0"/>
        <PARAMETER NAME="M53_SECURE" VALUE="0"/>
        <PARAMETER NAME="M54_SECURE" VALUE="0"/>
        <PARAMETER NAME="M55_SECURE" VALUE="0"/>
        <PARAMETER NAME="M56_SECURE" VALUE="0"/>
        <PARAMETER NAME="M57_SECURE" VALUE="0"/>
        <PARAMETER NAME="M58_SECURE" VALUE="0"/>
        <PARAMETER NAME="M59_SECURE" VALUE="0"/>
        <PARAMETER NAME="M60_SECURE" VALUE="0"/>
        <PARAMETER NAME="M61_SECURE" VALUE="0"/>
        <PARAMETER NAME="M62_SECURE" VALUE="0"/>
        <PARAMETER NAME="M63_SECURE" VALUE="0"/>
        <PARAMETER NAME="S00_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S01_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S02_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S03_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S04_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S05_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S06_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S07_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S08_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S09_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S10_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S11_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S12_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S13_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S14_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S15_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="Component_Name" VALUE="adj_axi_interconnect_hpm_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="BUS"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="ACLK" SIGIS="clk" SIGNAME="radio_rfdc_clk_adc0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_rfdc" PORT="clk_adc0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ARESETN" SIGIS="rst" SIGNAME="radio_proc_sys_reset_adc0_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_proc_sys_reset_adc0" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_ACLK" SIGIS="clk" SIGNAME="radio_rfdc_clk_adc0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_rfdc" PORT="clk_adc0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_ARESETN" SIGIS="rst" SIGNAME="radio_proc_sys_reset_adc0_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_proc_sys_reset_adc0" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_ACLK" SIGIS="clk" SIGNAME="radio_rfdc_clk_adc0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_rfdc" PORT="clk_adc0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_ARESETN" SIGIS="rst" SIGNAME="radio_proc_sys_reset_adc0_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_proc_sys_reset_adc0" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M01_ACLK" SIGIS="clk" SIGNAME="radio_rfdc_clk_adc0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_rfdc" PORT="clk_adc0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M01_ARESETN" SIGIS="rst" SIGNAME="radio_proc_sys_reset_adc0_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_proc_sys_reset_adc0" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="39" NAME="S00_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_hpm_S00_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_ps" PORT="M01_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_awlen" SIGIS="undef" SIGNAME="radio_axi_interconnect_hpm_S00_AXI_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_ps" PORT="M01_AXI_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_awsize" SIGIS="undef" SIGNAME="radio_axi_interconnect_hpm_S00_AXI_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_ps" PORT="M01_AXI_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_awburst" SIGIS="undef" SIGNAME="radio_axi_interconnect_hpm_S00_AXI_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_ps" PORT="M01_AXI_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_awlock" SIGIS="undef" SIGNAME="radio_axi_interconnect_hpm_S00_AXI_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_ps" PORT="M01_AXI_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_awcache" SIGIS="undef" SIGNAME="radio_axi_interconnect_hpm_S00_AXI_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_ps" PORT="M01_AXI_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S00_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_hpm_S00_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_ps" PORT="M01_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_awqos" SIGIS="undef" SIGNAME="radio_axi_interconnect_hpm_S00_AXI_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_ps" PORT="M01_AXI_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_awvalid" SIGIS="undef" SIGNAME="radio_axi_interconnect_hpm_S00_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_ps" PORT="M01_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_awready" SIGIS="undef" SIGNAME="radio_axi_interconnect_hpm_S00_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_ps" PORT="M01_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="S00_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_hpm_S00_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_ps" PORT="M01_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S00_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_hpm_S00_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_ps" PORT="M01_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_wlast" SIGIS="undef" SIGNAME="radio_axi_interconnect_hpm_S00_AXI_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_ps" PORT="M01_AXI_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_wvalid" SIGIS="undef" SIGNAME="radio_axi_interconnect_hpm_S00_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_ps" PORT="M01_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_wready" SIGIS="undef" SIGNAME="radio_axi_interconnect_hpm_S00_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_ps" PORT="M01_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S00_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_hpm_S00_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_ps" PORT="M01_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_bvalid" SIGIS="undef" SIGNAME="radio_axi_interconnect_hpm_S00_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_ps" PORT="M01_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_bready" SIGIS="undef" SIGNAME="radio_axi_interconnect_hpm_S00_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_ps" PORT="M01_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="39" NAME="S00_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_hpm_S00_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_ps" PORT="M01_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_arlen" SIGIS="undef" SIGNAME="radio_axi_interconnect_hpm_S00_AXI_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_ps" PORT="M01_AXI_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_arsize" SIGIS="undef" SIGNAME="radio_axi_interconnect_hpm_S00_AXI_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_ps" PORT="M01_AXI_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_arburst" SIGIS="undef" SIGNAME="radio_axi_interconnect_hpm_S00_AXI_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_ps" PORT="M01_AXI_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_arlock" SIGIS="undef" SIGNAME="radio_axi_interconnect_hpm_S00_AXI_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_ps" PORT="M01_AXI_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_arcache" SIGIS="undef" SIGNAME="radio_axi_interconnect_hpm_S00_AXI_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_ps" PORT="M01_AXI_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S00_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_hpm_S00_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_ps" PORT="M01_AXI_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_arqos" SIGIS="undef" SIGNAME="radio_axi_interconnect_hpm_S00_AXI_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_ps" PORT="M01_AXI_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_arvalid" SIGIS="undef" SIGNAME="radio_axi_interconnect_hpm_S00_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_ps" PORT="M01_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_arready" SIGIS="undef" SIGNAME="radio_axi_interconnect_hpm_S00_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_ps" PORT="M01_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="S00_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_hpm_S00_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_ps" PORT="M01_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S00_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_hpm_S00_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_ps" PORT="M01_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_rlast" SIGIS="undef" SIGNAME="radio_axi_interconnect_hpm_S00_AXI_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_ps" PORT="M01_AXI_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_rvalid" SIGIS="undef" SIGNAME="radio_axi_interconnect_hpm_S00_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_ps" PORT="M01_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_rready" SIGIS="undef" SIGNAME="radio_axi_interconnect_hpm_S00_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_ps" PORT="M01_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="39" NAME="M00_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_hpm_M00_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_input_passer_double" PORT="s_axi_a_AWADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_awlen" SIGIS="undef"/>
        <PORT DIR="O" NAME="M00_AXI_awsize" SIGIS="undef"/>
        <PORT DIR="O" NAME="M00_AXI_awburst" SIGIS="undef"/>
        <PORT DIR="O" NAME="M00_AXI_awlock" SIGIS="undef"/>
        <PORT DIR="O" NAME="M00_AXI_awcache" SIGIS="undef"/>
        <PORT DIR="O" NAME="M00_AXI_awprot" SIGIS="undef"/>
        <PORT DIR="O" NAME="M00_AXI_awregion" SIGIS="undef"/>
        <PORT DIR="O" NAME="M00_AXI_awqos" SIGIS="undef"/>
        <PORT DIR="O" NAME="M00_AXI_awvalid" SIGIS="undef" SIGNAME="radio_axi_interconnect_hpm_M00_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_input_passer_double" PORT="s_axi_a_AWVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_awready" SIGIS="undef" SIGNAME="radio_axi_interconnect_hpm_M00_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_input_passer_double" PORT="s_axi_a_AWREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M00_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_hpm_M00_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_input_passer_double" PORT="s_axi_a_WDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M00_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_hpm_M00_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_input_passer_double" PORT="s_axi_a_WSTRB"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_wlast" SIGIS="undef"/>
        <PORT DIR="O" NAME="M00_AXI_wvalid" SIGIS="undef" SIGNAME="radio_axi_interconnect_hpm_M00_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_input_passer_double" PORT="s_axi_a_WVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_wready" SIGIS="undef" SIGNAME="radio_axi_interconnect_hpm_M00_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_input_passer_double" PORT="s_axi_a_WREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M00_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_hpm_M00_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_input_passer_double" PORT="s_axi_a_BRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_bvalid" SIGIS="undef" SIGNAME="radio_axi_interconnect_hpm_M00_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_input_passer_double" PORT="s_axi_a_BVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_bready" SIGIS="undef" SIGNAME="radio_axi_interconnect_hpm_M00_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_input_passer_double" PORT="s_axi_a_BREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="39" NAME="M00_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_hpm_M00_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_input_passer_double" PORT="s_axi_a_ARADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_arlen" SIGIS="undef"/>
        <PORT DIR="O" NAME="M00_AXI_arsize" SIGIS="undef"/>
        <PORT DIR="O" NAME="M00_AXI_arburst" SIGIS="undef"/>
        <PORT DIR="O" NAME="M00_AXI_arlock" SIGIS="undef"/>
        <PORT DIR="O" NAME="M00_AXI_arcache" SIGIS="undef"/>
        <PORT DIR="O" NAME="M00_AXI_arprot" SIGIS="undef"/>
        <PORT DIR="O" NAME="M00_AXI_arregion" SIGIS="undef"/>
        <PORT DIR="O" NAME="M00_AXI_arqos" SIGIS="undef"/>
        <PORT DIR="O" NAME="M00_AXI_arvalid" SIGIS="undef" SIGNAME="radio_axi_interconnect_hpm_M00_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_input_passer_double" PORT="s_axi_a_ARVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_arready" SIGIS="undef" SIGNAME="radio_axi_interconnect_hpm_M00_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_input_passer_double" PORT="s_axi_a_ARREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="M00_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_hpm_M00_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_input_passer_double" PORT="s_axi_a_RDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M00_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_hpm_M00_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_input_passer_double" PORT="s_axi_a_RRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_rlast" SIGIS="undef"/>
        <PORT DIR="I" NAME="M00_AXI_rvalid" SIGIS="undef" SIGNAME="radio_axi_interconnect_hpm_M00_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_input_passer_double" PORT="s_axi_a_RVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_rready" SIGIS="undef" SIGNAME="radio_axi_interconnect_hpm_M00_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_input_passer_double" PORT="s_axi_a_RREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="39" NAME="M01_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_hpm_M01_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_writer_log" PORT="s_axi_control_AWADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M01_AXI_awlen" SIGIS="undef"/>
        <PORT DIR="O" NAME="M01_AXI_awsize" SIGIS="undef"/>
        <PORT DIR="O" NAME="M01_AXI_awburst" SIGIS="undef"/>
        <PORT DIR="O" NAME="M01_AXI_awlock" SIGIS="undef"/>
        <PORT DIR="O" NAME="M01_AXI_awcache" SIGIS="undef"/>
        <PORT DIR="O" NAME="M01_AXI_awprot" SIGIS="undef"/>
        <PORT DIR="O" NAME="M01_AXI_awregion" SIGIS="undef"/>
        <PORT DIR="O" NAME="M01_AXI_awqos" SIGIS="undef"/>
        <PORT DIR="O" NAME="M01_AXI_awvalid" SIGIS="undef" SIGNAME="radio_axi_interconnect_hpm_M01_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_writer_log" PORT="s_axi_control_AWVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M01_AXI_awready" SIGIS="undef" SIGNAME="radio_axi_interconnect_hpm_M01_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_writer_log" PORT="s_axi_control_AWREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M01_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_hpm_M01_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_writer_log" PORT="s_axi_control_WDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M01_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_hpm_M01_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_writer_log" PORT="s_axi_control_WSTRB"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M01_AXI_wlast" SIGIS="undef"/>
        <PORT DIR="O" NAME="M01_AXI_wvalid" SIGIS="undef" SIGNAME="radio_axi_interconnect_hpm_M01_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_writer_log" PORT="s_axi_control_WVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M01_AXI_wready" SIGIS="undef" SIGNAME="radio_axi_interconnect_hpm_M01_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_writer_log" PORT="s_axi_control_WREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M01_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_hpm_M01_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_writer_log" PORT="s_axi_control_BRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M01_AXI_bvalid" SIGIS="undef" SIGNAME="radio_axi_interconnect_hpm_M01_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_writer_log" PORT="s_axi_control_BVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M01_AXI_bready" SIGIS="undef" SIGNAME="radio_axi_interconnect_hpm_M01_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_writer_log" PORT="s_axi_control_BREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="39" NAME="M01_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_hpm_M01_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_writer_log" PORT="s_axi_control_ARADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M01_AXI_arlen" SIGIS="undef"/>
        <PORT DIR="O" NAME="M01_AXI_arsize" SIGIS="undef"/>
        <PORT DIR="O" NAME="M01_AXI_arburst" SIGIS="undef"/>
        <PORT DIR="O" NAME="M01_AXI_arlock" SIGIS="undef"/>
        <PORT DIR="O" NAME="M01_AXI_arcache" SIGIS="undef"/>
        <PORT DIR="O" NAME="M01_AXI_arprot" SIGIS="undef"/>
        <PORT DIR="O" NAME="M01_AXI_arregion" SIGIS="undef"/>
        <PORT DIR="O" NAME="M01_AXI_arqos" SIGIS="undef"/>
        <PORT DIR="O" NAME="M01_AXI_arvalid" SIGIS="undef" SIGNAME="radio_axi_interconnect_hpm_M01_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_writer_log" PORT="s_axi_control_ARVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M01_AXI_arready" SIGIS="undef" SIGNAME="radio_axi_interconnect_hpm_M01_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_writer_log" PORT="s_axi_control_ARREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="M01_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_hpm_M01_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_writer_log" PORT="s_axi_control_RDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M01_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_hpm_M01_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_writer_log" PORT="s_axi_control_RRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M01_AXI_rlast" SIGIS="undef"/>
        <PORT DIR="I" NAME="M01_AXI_rvalid" SIGIS="undef" SIGNAME="radio_axi_interconnect_hpm_M01_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_writer_log" PORT="s_axi_control_RVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M01_AXI_rready" SIGIS="undef" SIGNAME="radio_axi_interconnect_hpm_M01_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_writer_log" PORT="s_axi_control_RREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M02_ACLK" SIGIS="clk" SIGNAME="radio_rfdc_clk_adc0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_rfdc" PORT="clk_adc0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M02_ARESETN" SIGIS="rst" SIGNAME="radio_proc_sys_reset_adc0_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_proc_sys_reset_adc0" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M03_ACLK" SIGIS="clk" SIGNAME="radio_rfdc_clk_adc0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_rfdc" PORT="clk_adc0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M03_ARESETN" SIGIS="rst" SIGNAME="radio_proc_sys_reset_adc0_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_proc_sys_reset_adc0" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M04_ACLK" SIGIS="clk" SIGNAME="radio_rfdc_clk_adc0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_rfdc" PORT="clk_adc0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M04_ARESETN" SIGIS="rst" SIGNAME="radio_proc_sys_reset_adc0_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_proc_sys_reset_adc0" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M05_ACLK" SIGIS="clk" SIGNAME="radio_rfdc_clk_adc0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_rfdc" PORT="clk_adc0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M05_ARESETN" SIGIS="rst" SIGNAME="radio_proc_sys_reset_adc0_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_proc_sys_reset_adc0" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M06_ACLK" SIGIS="clk" SIGNAME="radio_rfdc_clk_adc0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_rfdc" PORT="clk_adc0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M06_ARESETN" SIGIS="rst" SIGNAME="radio_proc_sys_reset_adc0_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_proc_sys_reset_adc0" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M07_ACLK" SIGIS="clk" SIGNAME="radio_rfdc_clk_adc0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_rfdc" PORT="clk_adc0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M07_ARESETN" SIGIS="rst" SIGNAME="radio_proc_sys_reset_adc0_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_proc_sys_reset_adc0" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M08_ACLK" SIGIS="clk" SIGNAME="radio_rfdc_clk_adc0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_rfdc" PORT="clk_adc0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M08_ARESETN" SIGIS="rst" SIGNAME="radio_proc_sys_reset_adc0_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_proc_sys_reset_adc0" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M09_ACLK" SIGIS="clk" SIGNAME="radio_rfdc_clk_adc0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_rfdc" PORT="clk_adc0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M09_ARESETN" SIGIS="rst" SIGNAME="radio_proc_sys_reset_adc0_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_proc_sys_reset_adc0" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M10_ACLK" SIGIS="clk" SIGNAME="radio_rfdc_clk_adc0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_rfdc" PORT="clk_adc0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M10_ARESETN" SIGIS="rst" SIGNAME="radio_proc_sys_reset_adc0_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_proc_sys_reset_adc0" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M11_ACLK" SIGIS="clk" SIGNAME="radio_rfdc_clk_adc0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_rfdc" PORT="clk_adc0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M11_ARESETN" SIGIS="rst" SIGNAME="radio_proc_sys_reset_adc0_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_proc_sys_reset_adc0" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="39" NAME="M02_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_hpm_M02_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_writer_orig" PORT="s_axi_control_AWADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M02_AXI_awlen" SIGIS="undef"/>
        <PORT DIR="O" NAME="M02_AXI_awsize" SIGIS="undef"/>
        <PORT DIR="O" NAME="M02_AXI_awburst" SIGIS="undef"/>
        <PORT DIR="O" NAME="M02_AXI_awlock" SIGIS="undef"/>
        <PORT DIR="O" NAME="M02_AXI_awcache" SIGIS="undef"/>
        <PORT DIR="O" NAME="M02_AXI_awprot" SIGIS="undef"/>
        <PORT DIR="O" NAME="M02_AXI_awregion" SIGIS="undef"/>
        <PORT DIR="O" NAME="M02_AXI_awqos" SIGIS="undef"/>
        <PORT DIR="O" NAME="M02_AXI_awvalid" SIGIS="undef" SIGNAME="radio_axi_interconnect_hpm_M02_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_writer_orig" PORT="s_axi_control_AWVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M02_AXI_awready" SIGIS="undef" SIGNAME="radio_axi_interconnect_hpm_M02_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_writer_orig" PORT="s_axi_control_AWREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M02_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_hpm_M02_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_writer_orig" PORT="s_axi_control_WDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M02_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_hpm_M02_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_writer_orig" PORT="s_axi_control_WSTRB"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M02_AXI_wlast" SIGIS="undef"/>
        <PORT DIR="O" NAME="M02_AXI_wvalid" SIGIS="undef" SIGNAME="radio_axi_interconnect_hpm_M02_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_writer_orig" PORT="s_axi_control_WVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M02_AXI_wready" SIGIS="undef" SIGNAME="radio_axi_interconnect_hpm_M02_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_writer_orig" PORT="s_axi_control_WREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M02_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_hpm_M02_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_writer_orig" PORT="s_axi_control_BRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M02_AXI_bvalid" SIGIS="undef" SIGNAME="radio_axi_interconnect_hpm_M02_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_writer_orig" PORT="s_axi_control_BVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M02_AXI_bready" SIGIS="undef" SIGNAME="radio_axi_interconnect_hpm_M02_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_writer_orig" PORT="s_axi_control_BREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="39" NAME="M02_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_hpm_M02_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_writer_orig" PORT="s_axi_control_ARADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M02_AXI_arlen" SIGIS="undef"/>
        <PORT DIR="O" NAME="M02_AXI_arsize" SIGIS="undef"/>
        <PORT DIR="O" NAME="M02_AXI_arburst" SIGIS="undef"/>
        <PORT DIR="O" NAME="M02_AXI_arlock" SIGIS="undef"/>
        <PORT DIR="O" NAME="M02_AXI_arcache" SIGIS="undef"/>
        <PORT DIR="O" NAME="M02_AXI_arprot" SIGIS="undef"/>
        <PORT DIR="O" NAME="M02_AXI_arregion" SIGIS="undef"/>
        <PORT DIR="O" NAME="M02_AXI_arqos" SIGIS="undef"/>
        <PORT DIR="O" NAME="M02_AXI_arvalid" SIGIS="undef" SIGNAME="radio_axi_interconnect_hpm_M02_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_writer_orig" PORT="s_axi_control_ARVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M02_AXI_arready" SIGIS="undef" SIGNAME="radio_axi_interconnect_hpm_M02_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_writer_orig" PORT="s_axi_control_ARREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="M02_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_hpm_M02_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_writer_orig" PORT="s_axi_control_RDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M02_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_hpm_M02_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_writer_orig" PORT="s_axi_control_RRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M02_AXI_rlast" SIGIS="undef"/>
        <PORT DIR="I" NAME="M02_AXI_rvalid" SIGIS="undef" SIGNAME="radio_axi_interconnect_hpm_M02_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_writer_orig" PORT="s_axi_control_RVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M02_AXI_rready" SIGIS="undef" SIGNAME="radio_axi_interconnect_hpm_M02_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_writer_orig" PORT="s_axi_control_RREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="39" NAME="M03_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_hpm_M03_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_writer_orig_corrected" PORT="s_axi_control_AWADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M03_AXI_awlen" SIGIS="undef"/>
        <PORT DIR="O" NAME="M03_AXI_awsize" SIGIS="undef"/>
        <PORT DIR="O" NAME="M03_AXI_awburst" SIGIS="undef"/>
        <PORT DIR="O" NAME="M03_AXI_awlock" SIGIS="undef"/>
        <PORT DIR="O" NAME="M03_AXI_awcache" SIGIS="undef"/>
        <PORT DIR="O" NAME="M03_AXI_awprot" SIGIS="undef"/>
        <PORT DIR="O" NAME="M03_AXI_awregion" SIGIS="undef"/>
        <PORT DIR="O" NAME="M03_AXI_awqos" SIGIS="undef"/>
        <PORT DIR="O" NAME="M03_AXI_awvalid" SIGIS="undef" SIGNAME="radio_axi_interconnect_hpm_M03_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_writer_orig_corrected" PORT="s_axi_control_AWVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M03_AXI_awready" SIGIS="undef" SIGNAME="radio_axi_interconnect_hpm_M03_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_writer_orig_corrected" PORT="s_axi_control_AWREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M03_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_hpm_M03_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_writer_orig_corrected" PORT="s_axi_control_WDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M03_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_hpm_M03_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_writer_orig_corrected" PORT="s_axi_control_WSTRB"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M03_AXI_wlast" SIGIS="undef"/>
        <PORT DIR="O" NAME="M03_AXI_wvalid" SIGIS="undef" SIGNAME="radio_axi_interconnect_hpm_M03_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_writer_orig_corrected" PORT="s_axi_control_WVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M03_AXI_wready" SIGIS="undef" SIGNAME="radio_axi_interconnect_hpm_M03_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_writer_orig_corrected" PORT="s_axi_control_WREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M03_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_hpm_M03_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_writer_orig_corrected" PORT="s_axi_control_BRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M03_AXI_bvalid" SIGIS="undef" SIGNAME="radio_axi_interconnect_hpm_M03_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_writer_orig_corrected" PORT="s_axi_control_BVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M03_AXI_bready" SIGIS="undef" SIGNAME="radio_axi_interconnect_hpm_M03_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_writer_orig_corrected" PORT="s_axi_control_BREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="39" NAME="M03_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_hpm_M03_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_writer_orig_corrected" PORT="s_axi_control_ARADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M03_AXI_arlen" SIGIS="undef"/>
        <PORT DIR="O" NAME="M03_AXI_arsize" SIGIS="undef"/>
        <PORT DIR="O" NAME="M03_AXI_arburst" SIGIS="undef"/>
        <PORT DIR="O" NAME="M03_AXI_arlock" SIGIS="undef"/>
        <PORT DIR="O" NAME="M03_AXI_arcache" SIGIS="undef"/>
        <PORT DIR="O" NAME="M03_AXI_arprot" SIGIS="undef"/>
        <PORT DIR="O" NAME="M03_AXI_arregion" SIGIS="undef"/>
        <PORT DIR="O" NAME="M03_AXI_arqos" SIGIS="undef"/>
        <PORT DIR="O" NAME="M03_AXI_arvalid" SIGIS="undef" SIGNAME="radio_axi_interconnect_hpm_M03_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_writer_orig_corrected" PORT="s_axi_control_ARVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M03_AXI_arready" SIGIS="undef" SIGNAME="radio_axi_interconnect_hpm_M03_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_writer_orig_corrected" PORT="s_axi_control_ARREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="M03_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_hpm_M03_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_writer_orig_corrected" PORT="s_axi_control_RDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M03_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_hpm_M03_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_writer_orig_corrected" PORT="s_axi_control_RRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M03_AXI_rlast" SIGIS="undef"/>
        <PORT DIR="I" NAME="M03_AXI_rvalid" SIGIS="undef" SIGNAME="radio_axi_interconnect_hpm_M03_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_writer_orig_corrected" PORT="s_axi_control_RVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M03_AXI_rready" SIGIS="undef" SIGNAME="radio_axi_interconnect_hpm_M03_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_writer_orig_corrected" PORT="s_axi_control_RREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="39" NAME="M04_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_hpm_M04_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_pc_averager" PORT="s_axi_control_AWADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M04_AXI_awlen" SIGIS="undef"/>
        <PORT DIR="O" NAME="M04_AXI_awsize" SIGIS="undef"/>
        <PORT DIR="O" NAME="M04_AXI_awburst" SIGIS="undef"/>
        <PORT DIR="O" NAME="M04_AXI_awlock" SIGIS="undef"/>
        <PORT DIR="O" NAME="M04_AXI_awcache" SIGIS="undef"/>
        <PORT DIR="O" NAME="M04_AXI_awprot" SIGIS="undef"/>
        <PORT DIR="O" NAME="M04_AXI_awregion" SIGIS="undef"/>
        <PORT DIR="O" NAME="M04_AXI_awqos" SIGIS="undef"/>
        <PORT DIR="O" NAME="M04_AXI_awvalid" SIGIS="undef" SIGNAME="radio_axi_interconnect_hpm_M04_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_pc_averager" PORT="s_axi_control_AWVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M04_AXI_awready" SIGIS="undef" SIGNAME="radio_axi_interconnect_hpm_M04_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_pc_averager" PORT="s_axi_control_AWREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M04_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_hpm_M04_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_pc_averager" PORT="s_axi_control_WDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M04_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_hpm_M04_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_pc_averager" PORT="s_axi_control_WSTRB"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M04_AXI_wlast" SIGIS="undef"/>
        <PORT DIR="O" NAME="M04_AXI_wvalid" SIGIS="undef" SIGNAME="radio_axi_interconnect_hpm_M04_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_pc_averager" PORT="s_axi_control_WVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M04_AXI_wready" SIGIS="undef" SIGNAME="radio_axi_interconnect_hpm_M04_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_pc_averager" PORT="s_axi_control_WREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M04_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_hpm_M04_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_pc_averager" PORT="s_axi_control_BRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M04_AXI_bvalid" SIGIS="undef" SIGNAME="radio_axi_interconnect_hpm_M04_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_pc_averager" PORT="s_axi_control_BVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M04_AXI_bready" SIGIS="undef" SIGNAME="radio_axi_interconnect_hpm_M04_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_pc_averager" PORT="s_axi_control_BREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="39" NAME="M04_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_hpm_M04_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_pc_averager" PORT="s_axi_control_ARADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M04_AXI_arlen" SIGIS="undef"/>
        <PORT DIR="O" NAME="M04_AXI_arsize" SIGIS="undef"/>
        <PORT DIR="O" NAME="M04_AXI_arburst" SIGIS="undef"/>
        <PORT DIR="O" NAME="M04_AXI_arlock" SIGIS="undef"/>
        <PORT DIR="O" NAME="M04_AXI_arcache" SIGIS="undef"/>
        <PORT DIR="O" NAME="M04_AXI_arprot" SIGIS="undef"/>
        <PORT DIR="O" NAME="M04_AXI_arregion" SIGIS="undef"/>
        <PORT DIR="O" NAME="M04_AXI_arqos" SIGIS="undef"/>
        <PORT DIR="O" NAME="M04_AXI_arvalid" SIGIS="undef" SIGNAME="radio_axi_interconnect_hpm_M04_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_pc_averager" PORT="s_axi_control_ARVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M04_AXI_arready" SIGIS="undef" SIGNAME="radio_axi_interconnect_hpm_M04_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_pc_averager" PORT="s_axi_control_ARREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="M04_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_hpm_M04_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_pc_averager" PORT="s_axi_control_RDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M04_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_hpm_M04_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_pc_averager" PORT="s_axi_control_RRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M04_AXI_rlast" SIGIS="undef"/>
        <PORT DIR="I" NAME="M04_AXI_rvalid" SIGIS="undef" SIGNAME="radio_axi_interconnect_hpm_M04_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_pc_averager" PORT="s_axi_control_RVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M04_AXI_rready" SIGIS="undef" SIGNAME="radio_axi_interconnect_hpm_M04_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_pc_averager" PORT="s_axi_control_RREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="39" NAME="M05_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_hpm_M05_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_measure_worker" PORT="s_axi_control_AWADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M05_AXI_awlen" SIGIS="undef"/>
        <PORT DIR="O" NAME="M05_AXI_awsize" SIGIS="undef"/>
        <PORT DIR="O" NAME="M05_AXI_awburst" SIGIS="undef"/>
        <PORT DIR="O" NAME="M05_AXI_awlock" SIGIS="undef"/>
        <PORT DIR="O" NAME="M05_AXI_awcache" SIGIS="undef"/>
        <PORT DIR="O" NAME="M05_AXI_awprot" SIGIS="undef"/>
        <PORT DIR="O" NAME="M05_AXI_awregion" SIGIS="undef"/>
        <PORT DIR="O" NAME="M05_AXI_awqos" SIGIS="undef"/>
        <PORT DIR="O" NAME="M05_AXI_awvalid" SIGIS="undef" SIGNAME="radio_axi_interconnect_hpm_M05_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_measure_worker" PORT="s_axi_control_AWVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M05_AXI_awready" SIGIS="undef" SIGNAME="radio_axi_interconnect_hpm_M05_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_measure_worker" PORT="s_axi_control_AWREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M05_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_hpm_M05_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_measure_worker" PORT="s_axi_control_WDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M05_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_hpm_M05_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_measure_worker" PORT="s_axi_control_WSTRB"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M05_AXI_wlast" SIGIS="undef"/>
        <PORT DIR="O" NAME="M05_AXI_wvalid" SIGIS="undef" SIGNAME="radio_axi_interconnect_hpm_M05_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_measure_worker" PORT="s_axi_control_WVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M05_AXI_wready" SIGIS="undef" SIGNAME="radio_axi_interconnect_hpm_M05_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_measure_worker" PORT="s_axi_control_WREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M05_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_hpm_M05_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_measure_worker" PORT="s_axi_control_BRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M05_AXI_bvalid" SIGIS="undef" SIGNAME="radio_axi_interconnect_hpm_M05_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_measure_worker" PORT="s_axi_control_BVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M05_AXI_bready" SIGIS="undef" SIGNAME="radio_axi_interconnect_hpm_M05_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_measure_worker" PORT="s_axi_control_BREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="39" NAME="M05_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_hpm_M05_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_measure_worker" PORT="s_axi_control_ARADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M05_AXI_arlen" SIGIS="undef"/>
        <PORT DIR="O" NAME="M05_AXI_arsize" SIGIS="undef"/>
        <PORT DIR="O" NAME="M05_AXI_arburst" SIGIS="undef"/>
        <PORT DIR="O" NAME="M05_AXI_arlock" SIGIS="undef"/>
        <PORT DIR="O" NAME="M05_AXI_arcache" SIGIS="undef"/>
        <PORT DIR="O" NAME="M05_AXI_arprot" SIGIS="undef"/>
        <PORT DIR="O" NAME="M05_AXI_arregion" SIGIS="undef"/>
        <PORT DIR="O" NAME="M05_AXI_arqos" SIGIS="undef"/>
        <PORT DIR="O" NAME="M05_AXI_arvalid" SIGIS="undef" SIGNAME="radio_axi_interconnect_hpm_M05_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_measure_worker" PORT="s_axi_control_ARVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M05_AXI_arready" SIGIS="undef" SIGNAME="radio_axi_interconnect_hpm_M05_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_measure_worker" PORT="s_axi_control_ARREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="M05_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_hpm_M05_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_measure_worker" PORT="s_axi_control_RDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M05_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_hpm_M05_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_measure_worker" PORT="s_axi_control_RRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M05_AXI_rlast" SIGIS="undef"/>
        <PORT DIR="I" NAME="M05_AXI_rvalid" SIGIS="undef" SIGNAME="radio_axi_interconnect_hpm_M05_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_measure_worker" PORT="s_axi_control_RVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M05_AXI_rready" SIGIS="undef" SIGNAME="radio_axi_interconnect_hpm_M05_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_measure_worker" PORT="s_axi_control_RREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="39" NAME="M06_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_hpm_M06_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_dma_passer" PORT="s_axi_control_AWADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M06_AXI_awlen" SIGIS="undef"/>
        <PORT DIR="O" NAME="M06_AXI_awsize" SIGIS="undef"/>
        <PORT DIR="O" NAME="M06_AXI_awburst" SIGIS="undef"/>
        <PORT DIR="O" NAME="M06_AXI_awlock" SIGIS="undef"/>
        <PORT DIR="O" NAME="M06_AXI_awcache" SIGIS="undef"/>
        <PORT DIR="O" NAME="M06_AXI_awprot" SIGIS="undef"/>
        <PORT DIR="O" NAME="M06_AXI_awregion" SIGIS="undef"/>
        <PORT DIR="O" NAME="M06_AXI_awqos" SIGIS="undef"/>
        <PORT DIR="O" NAME="M06_AXI_awvalid" SIGIS="undef" SIGNAME="radio_axi_interconnect_hpm_M06_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_dma_passer" PORT="s_axi_control_AWVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M06_AXI_awready" SIGIS="undef" SIGNAME="radio_axi_interconnect_hpm_M06_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_dma_passer" PORT="s_axi_control_AWREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M06_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_hpm_M06_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_dma_passer" PORT="s_axi_control_WDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M06_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_hpm_M06_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_dma_passer" PORT="s_axi_control_WSTRB"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M06_AXI_wlast" SIGIS="undef"/>
        <PORT DIR="O" NAME="M06_AXI_wvalid" SIGIS="undef" SIGNAME="radio_axi_interconnect_hpm_M06_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_dma_passer" PORT="s_axi_control_WVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M06_AXI_wready" SIGIS="undef" SIGNAME="radio_axi_interconnect_hpm_M06_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_dma_passer" PORT="s_axi_control_WREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M06_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_hpm_M06_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_dma_passer" PORT="s_axi_control_BRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M06_AXI_bvalid" SIGIS="undef" SIGNAME="radio_axi_interconnect_hpm_M06_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_dma_passer" PORT="s_axi_control_BVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M06_AXI_bready" SIGIS="undef" SIGNAME="radio_axi_interconnect_hpm_M06_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_dma_passer" PORT="s_axi_control_BREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="39" NAME="M06_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_hpm_M06_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_dma_passer" PORT="s_axi_control_ARADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M06_AXI_arlen" SIGIS="undef"/>
        <PORT DIR="O" NAME="M06_AXI_arsize" SIGIS="undef"/>
        <PORT DIR="O" NAME="M06_AXI_arburst" SIGIS="undef"/>
        <PORT DIR="O" NAME="M06_AXI_arlock" SIGIS="undef"/>
        <PORT DIR="O" NAME="M06_AXI_arcache" SIGIS="undef"/>
        <PORT DIR="O" NAME="M06_AXI_arprot" SIGIS="undef"/>
        <PORT DIR="O" NAME="M06_AXI_arregion" SIGIS="undef"/>
        <PORT DIR="O" NAME="M06_AXI_arqos" SIGIS="undef"/>
        <PORT DIR="O" NAME="M06_AXI_arvalid" SIGIS="undef" SIGNAME="radio_axi_interconnect_hpm_M06_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_dma_passer" PORT="s_axi_control_ARVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M06_AXI_arready" SIGIS="undef" SIGNAME="radio_axi_interconnect_hpm_M06_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_dma_passer" PORT="s_axi_control_ARREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="M06_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_hpm_M06_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_dma_passer" PORT="s_axi_control_RDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M06_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_hpm_M06_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_dma_passer" PORT="s_axi_control_RRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M06_AXI_rlast" SIGIS="undef"/>
        <PORT DIR="I" NAME="M06_AXI_rvalid" SIGIS="undef" SIGNAME="radio_axi_interconnect_hpm_M06_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_dma_passer" PORT="s_axi_control_RVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M06_AXI_rready" SIGIS="undef" SIGNAME="radio_axi_interconnect_hpm_M06_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_dma_passer" PORT="s_axi_control_RREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="39" NAME="M07_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_hpm_M07_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_dma_passer_2" PORT="s_axi_control_AWADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M07_AXI_awlen" SIGIS="undef"/>
        <PORT DIR="O" NAME="M07_AXI_awsize" SIGIS="undef"/>
        <PORT DIR="O" NAME="M07_AXI_awburst" SIGIS="undef"/>
        <PORT DIR="O" NAME="M07_AXI_awlock" SIGIS="undef"/>
        <PORT DIR="O" NAME="M07_AXI_awcache" SIGIS="undef"/>
        <PORT DIR="O" NAME="M07_AXI_awprot" SIGIS="undef"/>
        <PORT DIR="O" NAME="M07_AXI_awregion" SIGIS="undef"/>
        <PORT DIR="O" NAME="M07_AXI_awqos" SIGIS="undef"/>
        <PORT DIR="O" NAME="M07_AXI_awvalid" SIGIS="undef" SIGNAME="radio_axi_interconnect_hpm_M07_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_dma_passer_2" PORT="s_axi_control_AWVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M07_AXI_awready" SIGIS="undef" SIGNAME="radio_axi_interconnect_hpm_M07_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_dma_passer_2" PORT="s_axi_control_AWREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M07_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_hpm_M07_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_dma_passer_2" PORT="s_axi_control_WDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M07_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_hpm_M07_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_dma_passer_2" PORT="s_axi_control_WSTRB"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M07_AXI_wlast" SIGIS="undef"/>
        <PORT DIR="O" NAME="M07_AXI_wvalid" SIGIS="undef" SIGNAME="radio_axi_interconnect_hpm_M07_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_dma_passer_2" PORT="s_axi_control_WVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M07_AXI_wready" SIGIS="undef" SIGNAME="radio_axi_interconnect_hpm_M07_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_dma_passer_2" PORT="s_axi_control_WREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M07_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_hpm_M07_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_dma_passer_2" PORT="s_axi_control_BRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M07_AXI_bvalid" SIGIS="undef" SIGNAME="radio_axi_interconnect_hpm_M07_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_dma_passer_2" PORT="s_axi_control_BVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M07_AXI_bready" SIGIS="undef" SIGNAME="radio_axi_interconnect_hpm_M07_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_dma_passer_2" PORT="s_axi_control_BREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="39" NAME="M07_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_hpm_M07_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_dma_passer_2" PORT="s_axi_control_ARADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M07_AXI_arlen" SIGIS="undef"/>
        <PORT DIR="O" NAME="M07_AXI_arsize" SIGIS="undef"/>
        <PORT DIR="O" NAME="M07_AXI_arburst" SIGIS="undef"/>
        <PORT DIR="O" NAME="M07_AXI_arlock" SIGIS="undef"/>
        <PORT DIR="O" NAME="M07_AXI_arcache" SIGIS="undef"/>
        <PORT DIR="O" NAME="M07_AXI_arprot" SIGIS="undef"/>
        <PORT DIR="O" NAME="M07_AXI_arregion" SIGIS="undef"/>
        <PORT DIR="O" NAME="M07_AXI_arqos" SIGIS="undef"/>
        <PORT DIR="O" NAME="M07_AXI_arvalid" SIGIS="undef" SIGNAME="radio_axi_interconnect_hpm_M07_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_dma_passer_2" PORT="s_axi_control_ARVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M07_AXI_arready" SIGIS="undef" SIGNAME="radio_axi_interconnect_hpm_M07_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_dma_passer_2" PORT="s_axi_control_ARREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="M07_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_hpm_M07_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_dma_passer_2" PORT="s_axi_control_RDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M07_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_hpm_M07_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_dma_passer_2" PORT="s_axi_control_RRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M07_AXI_rlast" SIGIS="undef"/>
        <PORT DIR="I" NAME="M07_AXI_rvalid" SIGIS="undef" SIGNAME="radio_axi_interconnect_hpm_M07_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_dma_passer_2" PORT="s_axi_control_RVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M07_AXI_rready" SIGIS="undef" SIGNAME="radio_axi_interconnect_hpm_M07_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_dma_passer_2" PORT="s_axi_control_RREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="39" NAME="M08_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_hpm_M08_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_pc_averager_2" PORT="s_axi_control_AWADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M08_AXI_awlen" SIGIS="undef"/>
        <PORT DIR="O" NAME="M08_AXI_awsize" SIGIS="undef"/>
        <PORT DIR="O" NAME="M08_AXI_awburst" SIGIS="undef"/>
        <PORT DIR="O" NAME="M08_AXI_awlock" SIGIS="undef"/>
        <PORT DIR="O" NAME="M08_AXI_awcache" SIGIS="undef"/>
        <PORT DIR="O" NAME="M08_AXI_awprot" SIGIS="undef"/>
        <PORT DIR="O" NAME="M08_AXI_awregion" SIGIS="undef"/>
        <PORT DIR="O" NAME="M08_AXI_awqos" SIGIS="undef"/>
        <PORT DIR="O" NAME="M08_AXI_awvalid" SIGIS="undef" SIGNAME="radio_axi_interconnect_hpm_M08_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_pc_averager_2" PORT="s_axi_control_AWVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M08_AXI_awready" SIGIS="undef" SIGNAME="radio_axi_interconnect_hpm_M08_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_pc_averager_2" PORT="s_axi_control_AWREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M08_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_hpm_M08_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_pc_averager_2" PORT="s_axi_control_WDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M08_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_hpm_M08_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_pc_averager_2" PORT="s_axi_control_WSTRB"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M08_AXI_wlast" SIGIS="undef"/>
        <PORT DIR="O" NAME="M08_AXI_wvalid" SIGIS="undef" SIGNAME="radio_axi_interconnect_hpm_M08_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_pc_averager_2" PORT="s_axi_control_WVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M08_AXI_wready" SIGIS="undef" SIGNAME="radio_axi_interconnect_hpm_M08_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_pc_averager_2" PORT="s_axi_control_WREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M08_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_hpm_M08_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_pc_averager_2" PORT="s_axi_control_BRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M08_AXI_bvalid" SIGIS="undef" SIGNAME="radio_axi_interconnect_hpm_M08_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_pc_averager_2" PORT="s_axi_control_BVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M08_AXI_bready" SIGIS="undef" SIGNAME="radio_axi_interconnect_hpm_M08_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_pc_averager_2" PORT="s_axi_control_BREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="39" NAME="M08_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_hpm_M08_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_pc_averager_2" PORT="s_axi_control_ARADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M08_AXI_arlen" SIGIS="undef"/>
        <PORT DIR="O" NAME="M08_AXI_arsize" SIGIS="undef"/>
        <PORT DIR="O" NAME="M08_AXI_arburst" SIGIS="undef"/>
        <PORT DIR="O" NAME="M08_AXI_arlock" SIGIS="undef"/>
        <PORT DIR="O" NAME="M08_AXI_arcache" SIGIS="undef"/>
        <PORT DIR="O" NAME="M08_AXI_arprot" SIGIS="undef"/>
        <PORT DIR="O" NAME="M08_AXI_arregion" SIGIS="undef"/>
        <PORT DIR="O" NAME="M08_AXI_arqos" SIGIS="undef"/>
        <PORT DIR="O" NAME="M08_AXI_arvalid" SIGIS="undef" SIGNAME="radio_axi_interconnect_hpm_M08_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_pc_averager_2" PORT="s_axi_control_ARVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M08_AXI_arready" SIGIS="undef" SIGNAME="radio_axi_interconnect_hpm_M08_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_pc_averager_2" PORT="s_axi_control_ARREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="M08_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_hpm_M08_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_pc_averager_2" PORT="s_axi_control_RDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M08_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_hpm_M08_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_pc_averager_2" PORT="s_axi_control_RRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M08_AXI_rlast" SIGIS="undef"/>
        <PORT DIR="I" NAME="M08_AXI_rvalid" SIGIS="undef" SIGNAME="radio_axi_interconnect_hpm_M08_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_pc_averager_2" PORT="s_axi_control_RVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M08_AXI_rready" SIGIS="undef" SIGNAME="radio_axi_interconnect_hpm_M08_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_pc_averager_2" PORT="s_axi_control_RREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="39" NAME="M09_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_hpm_M09_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_writer_orig_2" PORT="s_axi_control_AWADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M09_AXI_awlen" SIGIS="undef"/>
        <PORT DIR="O" NAME="M09_AXI_awsize" SIGIS="undef"/>
        <PORT DIR="O" NAME="M09_AXI_awburst" SIGIS="undef"/>
        <PORT DIR="O" NAME="M09_AXI_awlock" SIGIS="undef"/>
        <PORT DIR="O" NAME="M09_AXI_awcache" SIGIS="undef"/>
        <PORT DIR="O" NAME="M09_AXI_awprot" SIGIS="undef"/>
        <PORT DIR="O" NAME="M09_AXI_awregion" SIGIS="undef"/>
        <PORT DIR="O" NAME="M09_AXI_awqos" SIGIS="undef"/>
        <PORT DIR="O" NAME="M09_AXI_awvalid" SIGIS="undef" SIGNAME="radio_axi_interconnect_hpm_M09_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_writer_orig_2" PORT="s_axi_control_AWVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M09_AXI_awready" SIGIS="undef" SIGNAME="radio_axi_interconnect_hpm_M09_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_writer_orig_2" PORT="s_axi_control_AWREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M09_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_hpm_M09_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_writer_orig_2" PORT="s_axi_control_WDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M09_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_hpm_M09_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_writer_orig_2" PORT="s_axi_control_WSTRB"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M09_AXI_wlast" SIGIS="undef"/>
        <PORT DIR="O" NAME="M09_AXI_wvalid" SIGIS="undef" SIGNAME="radio_axi_interconnect_hpm_M09_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_writer_orig_2" PORT="s_axi_control_WVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M09_AXI_wready" SIGIS="undef" SIGNAME="radio_axi_interconnect_hpm_M09_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_writer_orig_2" PORT="s_axi_control_WREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M09_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_hpm_M09_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_writer_orig_2" PORT="s_axi_control_BRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M09_AXI_bvalid" SIGIS="undef" SIGNAME="radio_axi_interconnect_hpm_M09_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_writer_orig_2" PORT="s_axi_control_BVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M09_AXI_bready" SIGIS="undef" SIGNAME="radio_axi_interconnect_hpm_M09_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_writer_orig_2" PORT="s_axi_control_BREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="39" NAME="M09_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_hpm_M09_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_writer_orig_2" PORT="s_axi_control_ARADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M09_AXI_arlen" SIGIS="undef"/>
        <PORT DIR="O" NAME="M09_AXI_arsize" SIGIS="undef"/>
        <PORT DIR="O" NAME="M09_AXI_arburst" SIGIS="undef"/>
        <PORT DIR="O" NAME="M09_AXI_arlock" SIGIS="undef"/>
        <PORT DIR="O" NAME="M09_AXI_arcache" SIGIS="undef"/>
        <PORT DIR="O" NAME="M09_AXI_arprot" SIGIS="undef"/>
        <PORT DIR="O" NAME="M09_AXI_arregion" SIGIS="undef"/>
        <PORT DIR="O" NAME="M09_AXI_arqos" SIGIS="undef"/>
        <PORT DIR="O" NAME="M09_AXI_arvalid" SIGIS="undef" SIGNAME="radio_axi_interconnect_hpm_M09_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_writer_orig_2" PORT="s_axi_control_ARVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M09_AXI_arready" SIGIS="undef" SIGNAME="radio_axi_interconnect_hpm_M09_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_writer_orig_2" PORT="s_axi_control_ARREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="M09_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_hpm_M09_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_writer_orig_2" PORT="s_axi_control_RDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M09_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_hpm_M09_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_writer_orig_2" PORT="s_axi_control_RRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M09_AXI_rlast" SIGIS="undef"/>
        <PORT DIR="I" NAME="M09_AXI_rvalid" SIGIS="undef" SIGNAME="radio_axi_interconnect_hpm_M09_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_writer_orig_2" PORT="s_axi_control_RVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M09_AXI_rready" SIGIS="undef" SIGNAME="radio_axi_interconnect_hpm_M09_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_writer_orig_2" PORT="s_axi_control_RREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="39" NAME="M10_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_hpm_M10_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_writer_orig_corrected_2" PORT="s_axi_control_AWADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M10_AXI_awlen" SIGIS="undef"/>
        <PORT DIR="O" NAME="M10_AXI_awsize" SIGIS="undef"/>
        <PORT DIR="O" NAME="M10_AXI_awburst" SIGIS="undef"/>
        <PORT DIR="O" NAME="M10_AXI_awlock" SIGIS="undef"/>
        <PORT DIR="O" NAME="M10_AXI_awcache" SIGIS="undef"/>
        <PORT DIR="O" NAME="M10_AXI_awprot" SIGIS="undef"/>
        <PORT DIR="O" NAME="M10_AXI_awregion" SIGIS="undef"/>
        <PORT DIR="O" NAME="M10_AXI_awqos" SIGIS="undef"/>
        <PORT DIR="O" NAME="M10_AXI_awvalid" SIGIS="undef" SIGNAME="radio_axi_interconnect_hpm_M10_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_writer_orig_corrected_2" PORT="s_axi_control_AWVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M10_AXI_awready" SIGIS="undef" SIGNAME="radio_axi_interconnect_hpm_M10_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_writer_orig_corrected_2" PORT="s_axi_control_AWREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M10_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_hpm_M10_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_writer_orig_corrected_2" PORT="s_axi_control_WDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M10_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_hpm_M10_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_writer_orig_corrected_2" PORT="s_axi_control_WSTRB"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M10_AXI_wlast" SIGIS="undef"/>
        <PORT DIR="O" NAME="M10_AXI_wvalid" SIGIS="undef" SIGNAME="radio_axi_interconnect_hpm_M10_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_writer_orig_corrected_2" PORT="s_axi_control_WVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M10_AXI_wready" SIGIS="undef" SIGNAME="radio_axi_interconnect_hpm_M10_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_writer_orig_corrected_2" PORT="s_axi_control_WREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M10_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_hpm_M10_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_writer_orig_corrected_2" PORT="s_axi_control_BRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M10_AXI_bvalid" SIGIS="undef" SIGNAME="radio_axi_interconnect_hpm_M10_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_writer_orig_corrected_2" PORT="s_axi_control_BVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M10_AXI_bready" SIGIS="undef" SIGNAME="radio_axi_interconnect_hpm_M10_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_writer_orig_corrected_2" PORT="s_axi_control_BREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="39" NAME="M10_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_hpm_M10_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_writer_orig_corrected_2" PORT="s_axi_control_ARADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M10_AXI_arlen" SIGIS="undef"/>
        <PORT DIR="O" NAME="M10_AXI_arsize" SIGIS="undef"/>
        <PORT DIR="O" NAME="M10_AXI_arburst" SIGIS="undef"/>
        <PORT DIR="O" NAME="M10_AXI_arlock" SIGIS="undef"/>
        <PORT DIR="O" NAME="M10_AXI_arcache" SIGIS="undef"/>
        <PORT DIR="O" NAME="M10_AXI_arprot" SIGIS="undef"/>
        <PORT DIR="O" NAME="M10_AXI_arregion" SIGIS="undef"/>
        <PORT DIR="O" NAME="M10_AXI_arqos" SIGIS="undef"/>
        <PORT DIR="O" NAME="M10_AXI_arvalid" SIGIS="undef" SIGNAME="radio_axi_interconnect_hpm_M10_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_writer_orig_corrected_2" PORT="s_axi_control_ARVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M10_AXI_arready" SIGIS="undef" SIGNAME="radio_axi_interconnect_hpm_M10_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_writer_orig_corrected_2" PORT="s_axi_control_ARREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="M10_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_hpm_M10_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_writer_orig_corrected_2" PORT="s_axi_control_RDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M10_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_hpm_M10_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_writer_orig_corrected_2" PORT="s_axi_control_RRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M10_AXI_rlast" SIGIS="undef"/>
        <PORT DIR="I" NAME="M10_AXI_rvalid" SIGIS="undef" SIGNAME="radio_axi_interconnect_hpm_M10_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_writer_orig_corrected_2" PORT="s_axi_control_RVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M10_AXI_rready" SIGIS="undef" SIGNAME="radio_axi_interconnect_hpm_M10_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_writer_orig_corrected_2" PORT="s_axi_control_RREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="39" NAME="M11_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_hpm_M11_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_trigger_worker" PORT="s_axi_a_AWADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M11_AXI_awlen" SIGIS="undef"/>
        <PORT DIR="O" NAME="M11_AXI_awsize" SIGIS="undef"/>
        <PORT DIR="O" NAME="M11_AXI_awburst" SIGIS="undef"/>
        <PORT DIR="O" NAME="M11_AXI_awlock" SIGIS="undef"/>
        <PORT DIR="O" NAME="M11_AXI_awcache" SIGIS="undef"/>
        <PORT DIR="O" NAME="M11_AXI_awprot" SIGIS="undef"/>
        <PORT DIR="O" NAME="M11_AXI_awregion" SIGIS="undef"/>
        <PORT DIR="O" NAME="M11_AXI_awqos" SIGIS="undef"/>
        <PORT DIR="O" NAME="M11_AXI_awvalid" SIGIS="undef" SIGNAME="radio_axi_interconnect_hpm_M11_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_trigger_worker" PORT="s_axi_a_AWVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M11_AXI_awready" SIGIS="undef" SIGNAME="radio_axi_interconnect_hpm_M11_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_trigger_worker" PORT="s_axi_a_AWREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M11_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_hpm_M11_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_trigger_worker" PORT="s_axi_a_WDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M11_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_hpm_M11_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_trigger_worker" PORT="s_axi_a_WSTRB"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M11_AXI_wlast" SIGIS="undef"/>
        <PORT DIR="O" NAME="M11_AXI_wvalid" SIGIS="undef" SIGNAME="radio_axi_interconnect_hpm_M11_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_trigger_worker" PORT="s_axi_a_WVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M11_AXI_wready" SIGIS="undef" SIGNAME="radio_axi_interconnect_hpm_M11_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_trigger_worker" PORT="s_axi_a_WREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M11_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_hpm_M11_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_trigger_worker" PORT="s_axi_a_BRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M11_AXI_bvalid" SIGIS="undef" SIGNAME="radio_axi_interconnect_hpm_M11_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_trigger_worker" PORT="s_axi_a_BVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M11_AXI_bready" SIGIS="undef" SIGNAME="radio_axi_interconnect_hpm_M11_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_trigger_worker" PORT="s_axi_a_BREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="39" NAME="M11_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_hpm_M11_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_trigger_worker" PORT="s_axi_a_ARADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M11_AXI_arlen" SIGIS="undef"/>
        <PORT DIR="O" NAME="M11_AXI_arsize" SIGIS="undef"/>
        <PORT DIR="O" NAME="M11_AXI_arburst" SIGIS="undef"/>
        <PORT DIR="O" NAME="M11_AXI_arlock" SIGIS="undef"/>
        <PORT DIR="O" NAME="M11_AXI_arcache" SIGIS="undef"/>
        <PORT DIR="O" NAME="M11_AXI_arprot" SIGIS="undef"/>
        <PORT DIR="O" NAME="M11_AXI_arregion" SIGIS="undef"/>
        <PORT DIR="O" NAME="M11_AXI_arqos" SIGIS="undef"/>
        <PORT DIR="O" NAME="M11_AXI_arvalid" SIGIS="undef" SIGNAME="radio_axi_interconnect_hpm_M11_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_trigger_worker" PORT="s_axi_a_ARVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M11_AXI_arready" SIGIS="undef" SIGNAME="radio_axi_interconnect_hpm_M11_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_trigger_worker" PORT="s_axi_a_ARREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="M11_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_hpm_M11_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_trigger_worker" PORT="s_axi_a_RDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M11_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_hpm_M11_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_trigger_worker" PORT="s_axi_a_RRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M11_AXI_rlast" SIGIS="undef"/>
        <PORT DIR="I" NAME="M11_AXI_rvalid" SIGIS="undef" SIGNAME="radio_axi_interconnect_hpm_M11_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_trigger_worker" PORT="s_axi_a_RVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M11_AXI_rready" SIGIS="undef" SIGNAME="radio_axi_interconnect_hpm_M11_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_trigger_worker" PORT="s_axi_a_RREADY"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="radio_axi_interconnect_ps_M01_AXI" DATAWIDTH="32" NAME="S00_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="S00_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="S00_AXI_awlen"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="S00_AXI_awsize"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="S00_AXI_awburst"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="S00_AXI_awlock"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="S00_AXI_awcache"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="S00_AXI_awprot"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="S00_AXI_awqos"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="S00_AXI_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="S00_AXI_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="S00_AXI_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="S00_AXI_wstrb"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="S00_AXI_wlast"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="S00_AXI_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="S00_AXI_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="S00_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="S00_AXI_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="S00_AXI_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="S00_AXI_araddr"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="S00_AXI_arlen"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="S00_AXI_arsize"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="S00_AXI_arburst"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="S00_AXI_arlock"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="S00_AXI_arcache"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="S00_AXI_arprot"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="S00_AXI_arqos"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="S00_AXI_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="S00_AXI_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="S00_AXI_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="S00_AXI_rresp"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="S00_AXI_rlast"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="S00_AXI_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="S00_AXI_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="radio_axi_interconnect_hpm_M00_AXI" DATAWIDTH="32" NAME="M00_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="M00_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="M00_AXI_awlen"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="M00_AXI_awsize"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="M00_AXI_awburst"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="M00_AXI_awlock"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="M00_AXI_awcache"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="M00_AXI_awprot"/>
            <PORTMAP LOGICAL="AWREGION" PHYSICAL="M00_AXI_awregion"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="M00_AXI_awqos"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="M00_AXI_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="M00_AXI_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="M00_AXI_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="M00_AXI_wstrb"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="M00_AXI_wlast"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="M00_AXI_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="M00_AXI_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="M00_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="M00_AXI_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="M00_AXI_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="M00_AXI_araddr"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="M00_AXI_arlen"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="M00_AXI_arsize"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="M00_AXI_arburst"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="M00_AXI_arlock"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="M00_AXI_arcache"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="M00_AXI_arprot"/>
            <PORTMAP LOGICAL="ARREGION" PHYSICAL="M00_AXI_arregion"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="M00_AXI_arqos"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="M00_AXI_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="M00_AXI_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="M00_AXI_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="M00_AXI_rresp"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="M00_AXI_rlast"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="M00_AXI_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="M00_AXI_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="radio_axi_interconnect_hpm_M01_AXI" DATAWIDTH="32" NAME="M01_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="M01_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="M01_AXI_awlen"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="M01_AXI_awsize"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="M01_AXI_awburst"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="M01_AXI_awlock"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="M01_AXI_awcache"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="M01_AXI_awprot"/>
            <PORTMAP LOGICAL="AWREGION" PHYSICAL="M01_AXI_awregion"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="M01_AXI_awqos"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="M01_AXI_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="M01_AXI_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="M01_AXI_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="M01_AXI_wstrb"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="M01_AXI_wlast"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="M01_AXI_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="M01_AXI_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="M01_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="M01_AXI_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="M01_AXI_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="M01_AXI_araddr"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="M01_AXI_arlen"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="M01_AXI_arsize"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="M01_AXI_arburst"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="M01_AXI_arlock"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="M01_AXI_arcache"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="M01_AXI_arprot"/>
            <PORTMAP LOGICAL="ARREGION" PHYSICAL="M01_AXI_arregion"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="M01_AXI_arqos"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="M01_AXI_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="M01_AXI_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="M01_AXI_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="M01_AXI_rresp"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="M01_AXI_rlast"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="M01_AXI_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="M01_AXI_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="radio_axi_interconnect_hpm_M02_AXI" DATAWIDTH="32" NAME="M02_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="M02_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="M02_AXI_awlen"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="M02_AXI_awsize"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="M02_AXI_awburst"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="M02_AXI_awlock"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="M02_AXI_awcache"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="M02_AXI_awprot"/>
            <PORTMAP LOGICAL="AWREGION" PHYSICAL="M02_AXI_awregion"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="M02_AXI_awqos"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="M02_AXI_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="M02_AXI_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="M02_AXI_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="M02_AXI_wstrb"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="M02_AXI_wlast"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="M02_AXI_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="M02_AXI_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="M02_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="M02_AXI_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="M02_AXI_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="M02_AXI_araddr"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="M02_AXI_arlen"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="M02_AXI_arsize"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="M02_AXI_arburst"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="M02_AXI_arlock"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="M02_AXI_arcache"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="M02_AXI_arprot"/>
            <PORTMAP LOGICAL="ARREGION" PHYSICAL="M02_AXI_arregion"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="M02_AXI_arqos"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="M02_AXI_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="M02_AXI_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="M02_AXI_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="M02_AXI_rresp"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="M02_AXI_rlast"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="M02_AXI_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="M02_AXI_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="radio_axi_interconnect_hpm_M03_AXI" DATAWIDTH="32" NAME="M03_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="M03_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="M03_AXI_awlen"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="M03_AXI_awsize"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="M03_AXI_awburst"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="M03_AXI_awlock"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="M03_AXI_awcache"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="M03_AXI_awprot"/>
            <PORTMAP LOGICAL="AWREGION" PHYSICAL="M03_AXI_awregion"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="M03_AXI_awqos"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="M03_AXI_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="M03_AXI_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="M03_AXI_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="M03_AXI_wstrb"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="M03_AXI_wlast"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="M03_AXI_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="M03_AXI_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="M03_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="M03_AXI_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="M03_AXI_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="M03_AXI_araddr"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="M03_AXI_arlen"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="M03_AXI_arsize"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="M03_AXI_arburst"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="M03_AXI_arlock"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="M03_AXI_arcache"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="M03_AXI_arprot"/>
            <PORTMAP LOGICAL="ARREGION" PHYSICAL="M03_AXI_arregion"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="M03_AXI_arqos"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="M03_AXI_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="M03_AXI_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="M03_AXI_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="M03_AXI_rresp"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="M03_AXI_rlast"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="M03_AXI_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="M03_AXI_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="radio_axi_interconnect_hpm_M04_AXI" DATAWIDTH="32" NAME="M04_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="M04_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="M04_AXI_awlen"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="M04_AXI_awsize"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="M04_AXI_awburst"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="M04_AXI_awlock"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="M04_AXI_awcache"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="M04_AXI_awprot"/>
            <PORTMAP LOGICAL="AWREGION" PHYSICAL="M04_AXI_awregion"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="M04_AXI_awqos"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="M04_AXI_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="M04_AXI_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="M04_AXI_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="M04_AXI_wstrb"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="M04_AXI_wlast"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="M04_AXI_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="M04_AXI_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="M04_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="M04_AXI_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="M04_AXI_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="M04_AXI_araddr"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="M04_AXI_arlen"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="M04_AXI_arsize"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="M04_AXI_arburst"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="M04_AXI_arlock"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="M04_AXI_arcache"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="M04_AXI_arprot"/>
            <PORTMAP LOGICAL="ARREGION" PHYSICAL="M04_AXI_arregion"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="M04_AXI_arqos"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="M04_AXI_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="M04_AXI_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="M04_AXI_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="M04_AXI_rresp"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="M04_AXI_rlast"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="M04_AXI_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="M04_AXI_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="radio_axi_interconnect_hpm_M05_AXI" DATAWIDTH="32" NAME="M05_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="M05_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="M05_AXI_awlen"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="M05_AXI_awsize"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="M05_AXI_awburst"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="M05_AXI_awlock"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="M05_AXI_awcache"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="M05_AXI_awprot"/>
            <PORTMAP LOGICAL="AWREGION" PHYSICAL="M05_AXI_awregion"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="M05_AXI_awqos"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="M05_AXI_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="M05_AXI_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="M05_AXI_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="M05_AXI_wstrb"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="M05_AXI_wlast"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="M05_AXI_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="M05_AXI_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="M05_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="M05_AXI_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="M05_AXI_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="M05_AXI_araddr"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="M05_AXI_arlen"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="M05_AXI_arsize"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="M05_AXI_arburst"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="M05_AXI_arlock"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="M05_AXI_arcache"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="M05_AXI_arprot"/>
            <PORTMAP LOGICAL="ARREGION" PHYSICAL="M05_AXI_arregion"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="M05_AXI_arqos"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="M05_AXI_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="M05_AXI_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="M05_AXI_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="M05_AXI_rresp"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="M05_AXI_rlast"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="M05_AXI_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="M05_AXI_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="radio_axi_interconnect_hpm_M06_AXI" DATAWIDTH="32" NAME="M06_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="M06_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="M06_AXI_awlen"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="M06_AXI_awsize"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="M06_AXI_awburst"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="M06_AXI_awlock"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="M06_AXI_awcache"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="M06_AXI_awprot"/>
            <PORTMAP LOGICAL="AWREGION" PHYSICAL="M06_AXI_awregion"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="M06_AXI_awqos"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="M06_AXI_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="M06_AXI_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="M06_AXI_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="M06_AXI_wstrb"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="M06_AXI_wlast"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="M06_AXI_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="M06_AXI_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="M06_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="M06_AXI_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="M06_AXI_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="M06_AXI_araddr"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="M06_AXI_arlen"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="M06_AXI_arsize"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="M06_AXI_arburst"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="M06_AXI_arlock"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="M06_AXI_arcache"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="M06_AXI_arprot"/>
            <PORTMAP LOGICAL="ARREGION" PHYSICAL="M06_AXI_arregion"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="M06_AXI_arqos"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="M06_AXI_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="M06_AXI_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="M06_AXI_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="M06_AXI_rresp"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="M06_AXI_rlast"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="M06_AXI_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="M06_AXI_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="radio_axi_interconnect_hpm_M07_AXI" DATAWIDTH="32" NAME="M07_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="M07_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="M07_AXI_awlen"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="M07_AXI_awsize"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="M07_AXI_awburst"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="M07_AXI_awlock"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="M07_AXI_awcache"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="M07_AXI_awprot"/>
            <PORTMAP LOGICAL="AWREGION" PHYSICAL="M07_AXI_awregion"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="M07_AXI_awqos"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="M07_AXI_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="M07_AXI_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="M07_AXI_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="M07_AXI_wstrb"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="M07_AXI_wlast"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="M07_AXI_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="M07_AXI_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="M07_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="M07_AXI_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="M07_AXI_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="M07_AXI_araddr"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="M07_AXI_arlen"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="M07_AXI_arsize"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="M07_AXI_arburst"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="M07_AXI_arlock"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="M07_AXI_arcache"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="M07_AXI_arprot"/>
            <PORTMAP LOGICAL="ARREGION" PHYSICAL="M07_AXI_arregion"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="M07_AXI_arqos"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="M07_AXI_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="M07_AXI_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="M07_AXI_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="M07_AXI_rresp"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="M07_AXI_rlast"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="M07_AXI_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="M07_AXI_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="radio_axi_interconnect_hpm_M08_AXI" DATAWIDTH="32" NAME="M08_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="M08_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="M08_AXI_awlen"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="M08_AXI_awsize"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="M08_AXI_awburst"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="M08_AXI_awlock"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="M08_AXI_awcache"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="M08_AXI_awprot"/>
            <PORTMAP LOGICAL="AWREGION" PHYSICAL="M08_AXI_awregion"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="M08_AXI_awqos"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="M08_AXI_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="M08_AXI_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="M08_AXI_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="M08_AXI_wstrb"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="M08_AXI_wlast"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="M08_AXI_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="M08_AXI_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="M08_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="M08_AXI_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="M08_AXI_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="M08_AXI_araddr"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="M08_AXI_arlen"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="M08_AXI_arsize"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="M08_AXI_arburst"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="M08_AXI_arlock"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="M08_AXI_arcache"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="M08_AXI_arprot"/>
            <PORTMAP LOGICAL="ARREGION" PHYSICAL="M08_AXI_arregion"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="M08_AXI_arqos"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="M08_AXI_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="M08_AXI_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="M08_AXI_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="M08_AXI_rresp"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="M08_AXI_rlast"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="M08_AXI_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="M08_AXI_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="radio_axi_interconnect_hpm_M09_AXI" DATAWIDTH="32" NAME="M09_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="M09_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="M09_AXI_awlen"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="M09_AXI_awsize"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="M09_AXI_awburst"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="M09_AXI_awlock"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="M09_AXI_awcache"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="M09_AXI_awprot"/>
            <PORTMAP LOGICAL="AWREGION" PHYSICAL="M09_AXI_awregion"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="M09_AXI_awqos"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="M09_AXI_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="M09_AXI_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="M09_AXI_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="M09_AXI_wstrb"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="M09_AXI_wlast"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="M09_AXI_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="M09_AXI_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="M09_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="M09_AXI_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="M09_AXI_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="M09_AXI_araddr"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="M09_AXI_arlen"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="M09_AXI_arsize"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="M09_AXI_arburst"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="M09_AXI_arlock"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="M09_AXI_arcache"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="M09_AXI_arprot"/>
            <PORTMAP LOGICAL="ARREGION" PHYSICAL="M09_AXI_arregion"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="M09_AXI_arqos"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="M09_AXI_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="M09_AXI_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="M09_AXI_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="M09_AXI_rresp"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="M09_AXI_rlast"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="M09_AXI_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="M09_AXI_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="radio_axi_interconnect_hpm_M10_AXI" DATAWIDTH="32" NAME="M10_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="M10_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="M10_AXI_awlen"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="M10_AXI_awsize"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="M10_AXI_awburst"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="M10_AXI_awlock"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="M10_AXI_awcache"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="M10_AXI_awprot"/>
            <PORTMAP LOGICAL="AWREGION" PHYSICAL="M10_AXI_awregion"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="M10_AXI_awqos"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="M10_AXI_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="M10_AXI_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="M10_AXI_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="M10_AXI_wstrb"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="M10_AXI_wlast"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="M10_AXI_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="M10_AXI_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="M10_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="M10_AXI_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="M10_AXI_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="M10_AXI_araddr"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="M10_AXI_arlen"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="M10_AXI_arsize"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="M10_AXI_arburst"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="M10_AXI_arlock"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="M10_AXI_arcache"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="M10_AXI_arprot"/>
            <PORTMAP LOGICAL="ARREGION" PHYSICAL="M10_AXI_arregion"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="M10_AXI_arqos"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="M10_AXI_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="M10_AXI_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="M10_AXI_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="M10_AXI_rresp"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="M10_AXI_rlast"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="M10_AXI_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="M10_AXI_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="radio_axi_interconnect_hpm_M11_AXI" DATAWIDTH="32" NAME="M11_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="M11_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="M11_AXI_awlen"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="M11_AXI_awsize"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="M11_AXI_awburst"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="M11_AXI_awlock"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="M11_AXI_awcache"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="M11_AXI_awprot"/>
            <PORTMAP LOGICAL="AWREGION" PHYSICAL="M11_AXI_awregion"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="M11_AXI_awqos"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="M11_AXI_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="M11_AXI_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="M11_AXI_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="M11_AXI_wstrb"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="M11_AXI_wlast"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="M11_AXI_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="M11_AXI_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="M11_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="M11_AXI_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="M11_AXI_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="M11_AXI_araddr"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="M11_AXI_arlen"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="M11_AXI_arsize"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="M11_AXI_arburst"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="M11_AXI_arlock"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="M11_AXI_arcache"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="M11_AXI_arprot"/>
            <PORTMAP LOGICAL="ARREGION" PHYSICAL="M11_AXI_arregion"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="M11_AXI_arqos"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="M11_AXI_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="M11_AXI_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="M11_AXI_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="M11_AXI_rresp"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="M11_AXI_rlast"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="M11_AXI_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="M11_AXI_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="27" FULLNAME="/radio/axi_interconnect_ps" HWVERSION="2.1" INSTANCE="radio_axi_interconnect_ps" IPTYPE="BUS" IS_ENABLE="1" MODCLASS="BUS" MODTYPE="axi_interconnect" VLNV="xilinx.com:ip:axi_interconnect:2.1">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_interconnect;v=v2_1;d=pg059-axi-interconnect.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="NUM_SI" VALUE="1"/>
        <PARAMETER NAME="NUM_MI" VALUE="2"/>
        <PARAMETER NAME="STRATEGY" VALUE="1"/>
        <PARAMETER NAME="ENABLE_ADVANCED_OPTIONS" VALUE="0"/>
        <PARAMETER NAME="ENABLE_PROTOCOL_CHECKERS" VALUE="0"/>
        <PARAMETER NAME="XBAR_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="PCHK_WAITS" VALUE="0"/>
        <PARAMETER NAME="PCHK_MAX_RD_BURSTS" VALUE="2"/>
        <PARAMETER NAME="PCHK_MAX_WR_BURSTS" VALUE="2"/>
        <PARAMETER NAME="SYNCHRONIZATION_STAGES" VALUE="3"/>
        <PARAMETER NAME="M00_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M01_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M02_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M03_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M04_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M05_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M06_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M07_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M08_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M09_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M10_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M11_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M12_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M13_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M14_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M15_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M16_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M17_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M18_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M19_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M20_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M21_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M22_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M23_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M24_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M25_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M26_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M27_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M28_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M29_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M30_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M31_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M32_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M33_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M34_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M35_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M36_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M37_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M38_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M39_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M40_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M41_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M42_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M43_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M44_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M45_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M46_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M47_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M48_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M49_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M50_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M51_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M52_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M53_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M54_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M55_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M56_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M57_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M58_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M59_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M60_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M61_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M62_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M63_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M00_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M01_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M02_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M03_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M04_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M05_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M06_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M07_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M08_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M09_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M10_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M11_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M12_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M13_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M14_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M15_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M16_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M17_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M18_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M19_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M20_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M21_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M22_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M23_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M24_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M25_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M26_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M27_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M28_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M29_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M30_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M31_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M32_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M33_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M34_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M35_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M36_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M37_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M38_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M39_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M40_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M41_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M42_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M43_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M44_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M45_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M46_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M47_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M48_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M49_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M50_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M51_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M52_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M53_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M54_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M55_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M56_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M57_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M58_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M59_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M60_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M61_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M62_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M63_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S00_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S01_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S02_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S03_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S04_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S05_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S06_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S07_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S08_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S09_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S10_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S11_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S12_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S13_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S14_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S15_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S00_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S01_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S02_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S03_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S04_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S05_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S06_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S07_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S08_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S09_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S10_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S11_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S12_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S13_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S14_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S15_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M00_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M01_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M02_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M03_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M04_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M05_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M06_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M07_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M08_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M09_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M10_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M11_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M12_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M13_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M14_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M15_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M16_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M17_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M18_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M19_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M20_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M21_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M22_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M23_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M24_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M25_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M26_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M27_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M28_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M29_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M30_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M31_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M32_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M33_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M34_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M35_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M36_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M37_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M38_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M39_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M40_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M41_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M42_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M43_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M44_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M45_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M46_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M47_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M48_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M49_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M50_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M51_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M52_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M53_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M54_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M55_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M56_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M57_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M58_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M59_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M60_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M61_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M62_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M63_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M00_SECURE" VALUE="0"/>
        <PARAMETER NAME="M01_SECURE" VALUE="0"/>
        <PARAMETER NAME="M02_SECURE" VALUE="0"/>
        <PARAMETER NAME="M03_SECURE" VALUE="0"/>
        <PARAMETER NAME="M04_SECURE" VALUE="0"/>
        <PARAMETER NAME="M05_SECURE" VALUE="0"/>
        <PARAMETER NAME="M06_SECURE" VALUE="0"/>
        <PARAMETER NAME="M07_SECURE" VALUE="0"/>
        <PARAMETER NAME="M08_SECURE" VALUE="0"/>
        <PARAMETER NAME="M09_SECURE" VALUE="0"/>
        <PARAMETER NAME="M10_SECURE" VALUE="0"/>
        <PARAMETER NAME="M11_SECURE" VALUE="0"/>
        <PARAMETER NAME="M12_SECURE" VALUE="0"/>
        <PARAMETER NAME="M13_SECURE" VALUE="0"/>
        <PARAMETER NAME="M14_SECURE" VALUE="0"/>
        <PARAMETER NAME="M15_SECURE" VALUE="0"/>
        <PARAMETER NAME="M16_SECURE" VALUE="0"/>
        <PARAMETER NAME="M17_SECURE" VALUE="0"/>
        <PARAMETER NAME="M18_SECURE" VALUE="0"/>
        <PARAMETER NAME="M19_SECURE" VALUE="0"/>
        <PARAMETER NAME="M20_SECURE" VALUE="0"/>
        <PARAMETER NAME="M21_SECURE" VALUE="0"/>
        <PARAMETER NAME="M22_SECURE" VALUE="0"/>
        <PARAMETER NAME="M23_SECURE" VALUE="0"/>
        <PARAMETER NAME="M24_SECURE" VALUE="0"/>
        <PARAMETER NAME="M25_SECURE" VALUE="0"/>
        <PARAMETER NAME="M26_SECURE" VALUE="0"/>
        <PARAMETER NAME="M27_SECURE" VALUE="0"/>
        <PARAMETER NAME="M28_SECURE" VALUE="0"/>
        <PARAMETER NAME="M29_SECURE" VALUE="0"/>
        <PARAMETER NAME="M30_SECURE" VALUE="0"/>
        <PARAMETER NAME="M31_SECURE" VALUE="0"/>
        <PARAMETER NAME="M32_SECURE" VALUE="0"/>
        <PARAMETER NAME="M33_SECURE" VALUE="0"/>
        <PARAMETER NAME="M34_SECURE" VALUE="0"/>
        <PARAMETER NAME="M35_SECURE" VALUE="0"/>
        <PARAMETER NAME="M36_SECURE" VALUE="0"/>
        <PARAMETER NAME="M37_SECURE" VALUE="0"/>
        <PARAMETER NAME="M38_SECURE" VALUE="0"/>
        <PARAMETER NAME="M39_SECURE" VALUE="0"/>
        <PARAMETER NAME="M40_SECURE" VALUE="0"/>
        <PARAMETER NAME="M41_SECURE" VALUE="0"/>
        <PARAMETER NAME="M42_SECURE" VALUE="0"/>
        <PARAMETER NAME="M43_SECURE" VALUE="0"/>
        <PARAMETER NAME="M44_SECURE" VALUE="0"/>
        <PARAMETER NAME="M45_SECURE" VALUE="0"/>
        <PARAMETER NAME="M46_SECURE" VALUE="0"/>
        <PARAMETER NAME="M47_SECURE" VALUE="0"/>
        <PARAMETER NAME="M48_SECURE" VALUE="0"/>
        <PARAMETER NAME="M49_SECURE" VALUE="0"/>
        <PARAMETER NAME="M50_SECURE" VALUE="0"/>
        <PARAMETER NAME="M51_SECURE" VALUE="0"/>
        <PARAMETER NAME="M52_SECURE" VALUE="0"/>
        <PARAMETER NAME="M53_SECURE" VALUE="0"/>
        <PARAMETER NAME="M54_SECURE" VALUE="0"/>
        <PARAMETER NAME="M55_SECURE" VALUE="0"/>
        <PARAMETER NAME="M56_SECURE" VALUE="0"/>
        <PARAMETER NAME="M57_SECURE" VALUE="0"/>
        <PARAMETER NAME="M58_SECURE" VALUE="0"/>
        <PARAMETER NAME="M59_SECURE" VALUE="0"/>
        <PARAMETER NAME="M60_SECURE" VALUE="0"/>
        <PARAMETER NAME="M61_SECURE" VALUE="0"/>
        <PARAMETER NAME="M62_SECURE" VALUE="0"/>
        <PARAMETER NAME="M63_SECURE" VALUE="0"/>
        <PARAMETER NAME="S00_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S01_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S02_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S03_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S04_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S05_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S06_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S07_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S08_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S09_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S10_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S11_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S12_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S13_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S14_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S15_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="Component_Name" VALUE="adj_axi_interconnect_ps_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="BUS"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="ACLK" SIGIS="clk" SIGNAME="zynq_ultra_ps_e_0_pl_clk0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0" PORT="pl_clk0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ARESETN" SIGIS="rst" SIGNAME="proc_sys_reset_0_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="proc_sys_reset_0" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_ACLK" SIGIS="clk" SIGNAME="zynq_ultra_ps_e_0_pl_clk0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0" PORT="pl_clk0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_ARESETN" SIGIS="rst" SIGNAME="proc_sys_reset_0_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="proc_sys_reset_0" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_ACLK" SIGIS="clk" SIGNAME="zynq_ultra_ps_e_0_pl_clk0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0" PORT="pl_clk0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_ARESETN" SIGIS="rst" SIGNAME="proc_sys_reset_0_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="proc_sys_reset_0" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M01_ACLK" SIGIS="clk" SIGNAME="radio_rfdc_clk_adc0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_rfdc" PORT="clk_adc0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M01_ARESETN" SIGIS="rst" SIGNAME="radio_proc_sys_reset_adc0_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_proc_sys_reset_adc0" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="39" NAME="S00_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M00_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M00_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_awlen" SIGIS="undef" SIGNAME="axi_interconnect_0_M00_AXI_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M00_AXI_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_awsize" SIGIS="undef" SIGNAME="axi_interconnect_0_M00_AXI_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M00_AXI_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_awburst" SIGIS="undef" SIGNAME="axi_interconnect_0_M00_AXI_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M00_AXI_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_awlock" SIGIS="undef" SIGNAME="axi_interconnect_0_M00_AXI_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M00_AXI_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_awcache" SIGIS="undef" SIGNAME="axi_interconnect_0_M00_AXI_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M00_AXI_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S00_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M00_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M00_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_awqos" SIGIS="undef" SIGNAME="axi_interconnect_0_M00_AXI_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M00_AXI_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S00_AXI_awvalid" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M00_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M00_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="S00_AXI_awready" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M00_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M00_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="S00_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M00_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M00_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S00_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M00_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M00_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_wlast" SIGIS="undef" SIGNAME="axi_interconnect_0_M00_AXI_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M00_AXI_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S00_AXI_wvalid" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M00_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M00_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="S00_AXI_wready" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M00_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M00_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S00_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M00_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M00_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="S00_AXI_bvalid" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M00_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M00_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S00_AXI_bready" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M00_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M00_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="39" NAME="S00_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M00_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M00_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_arlen" SIGIS="undef" SIGNAME="axi_interconnect_0_M00_AXI_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M00_AXI_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_arsize" SIGIS="undef" SIGNAME="axi_interconnect_0_M00_AXI_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M00_AXI_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_arburst" SIGIS="undef" SIGNAME="axi_interconnect_0_M00_AXI_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M00_AXI_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_arlock" SIGIS="undef" SIGNAME="axi_interconnect_0_M00_AXI_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M00_AXI_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_arcache" SIGIS="undef" SIGNAME="axi_interconnect_0_M00_AXI_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M00_AXI_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S00_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M00_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M00_AXI_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_arqos" SIGIS="undef" SIGNAME="axi_interconnect_0_M00_AXI_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M00_AXI_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S00_AXI_arvalid" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M00_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M00_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="S00_AXI_arready" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M00_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M00_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="S00_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M00_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M00_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S00_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M00_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M00_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_rlast" SIGIS="undef" SIGNAME="axi_interconnect_0_M00_AXI_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M00_AXI_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="S00_AXI_rvalid" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M00_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M00_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S00_AXI_rready" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M00_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M00_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="39" NAME="M00_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_ps_M00_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_rfdc" PORT="s_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_awlen" SIGIS="undef"/>
        <PORT DIR="O" NAME="M00_AXI_awsize" SIGIS="undef"/>
        <PORT DIR="O" NAME="M00_AXI_awburst" SIGIS="undef"/>
        <PORT DIR="O" NAME="M00_AXI_awlock" SIGIS="undef"/>
        <PORT DIR="O" NAME="M00_AXI_awcache" SIGIS="undef"/>
        <PORT DIR="O" NAME="M00_AXI_awprot" SIGIS="undef"/>
        <PORT DIR="O" NAME="M00_AXI_awregion" SIGIS="undef"/>
        <PORT DIR="O" NAME="M00_AXI_awqos" SIGIS="undef"/>
        <PORT DIR="O" NAME="M00_AXI_awvalid" SIGIS="undef" SIGNAME="radio_axi_interconnect_ps_M00_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_rfdc" PORT="s_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_awready" SIGIS="undef" SIGNAME="radio_axi_interconnect_ps_M00_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_rfdc" PORT="s_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M00_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_ps_M00_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_rfdc" PORT="s_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M00_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_ps_M00_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_rfdc" PORT="s_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_wlast" SIGIS="undef"/>
        <PORT DIR="O" NAME="M00_AXI_wvalid" SIGIS="undef" SIGNAME="radio_axi_interconnect_ps_M00_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_rfdc" PORT="s_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_wready" SIGIS="undef" SIGNAME="radio_axi_interconnect_ps_M00_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_rfdc" PORT="s_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M00_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_ps_M00_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_rfdc" PORT="s_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_bvalid" SIGIS="undef" SIGNAME="radio_axi_interconnect_ps_M00_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_rfdc" PORT="s_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_bready" SIGIS="undef" SIGNAME="radio_axi_interconnect_ps_M00_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_rfdc" PORT="s_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="39" NAME="M00_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_ps_M00_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_rfdc" PORT="s_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_arlen" SIGIS="undef"/>
        <PORT DIR="O" NAME="M00_AXI_arsize" SIGIS="undef"/>
        <PORT DIR="O" NAME="M00_AXI_arburst" SIGIS="undef"/>
        <PORT DIR="O" NAME="M00_AXI_arlock" SIGIS="undef"/>
        <PORT DIR="O" NAME="M00_AXI_arcache" SIGIS="undef"/>
        <PORT DIR="O" NAME="M00_AXI_arprot" SIGIS="undef"/>
        <PORT DIR="O" NAME="M00_AXI_arregion" SIGIS="undef"/>
        <PORT DIR="O" NAME="M00_AXI_arqos" SIGIS="undef"/>
        <PORT DIR="O" NAME="M00_AXI_arvalid" SIGIS="undef" SIGNAME="radio_axi_interconnect_ps_M00_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_rfdc" PORT="s_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_arready" SIGIS="undef" SIGNAME="radio_axi_interconnect_ps_M00_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_rfdc" PORT="s_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="M00_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_ps_M00_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_rfdc" PORT="s_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M00_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_ps_M00_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_rfdc" PORT="s_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_rlast" SIGIS="undef"/>
        <PORT DIR="I" NAME="M00_AXI_rvalid" SIGIS="undef" SIGNAME="radio_axi_interconnect_ps_M00_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_rfdc" PORT="s_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_rready" SIGIS="undef" SIGNAME="radio_axi_interconnect_ps_M00_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_rfdc" PORT="s_axi_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="39" NAME="M01_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_hpm_S00_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_hpm" PORT="S00_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M01_AXI_awlen" SIGIS="undef" SIGNAME="radio_axi_interconnect_hpm_S00_AXI_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_hpm" PORT="S00_AXI_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M01_AXI_awsize" SIGIS="undef" SIGNAME="radio_axi_interconnect_hpm_S00_AXI_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_hpm" PORT="S00_AXI_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M01_AXI_awburst" SIGIS="undef" SIGNAME="radio_axi_interconnect_hpm_S00_AXI_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_hpm" PORT="S00_AXI_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M01_AXI_awlock" SIGIS="undef" SIGNAME="radio_axi_interconnect_hpm_S00_AXI_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_hpm" PORT="S00_AXI_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M01_AXI_awcache" SIGIS="undef" SIGNAME="radio_axi_interconnect_hpm_S00_AXI_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_hpm" PORT="S00_AXI_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M01_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_hpm_S00_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_hpm" PORT="S00_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M01_AXI_awregion" SIGIS="undef"/>
        <PORT DIR="O" NAME="M01_AXI_awqos" SIGIS="undef" SIGNAME="radio_axi_interconnect_hpm_S00_AXI_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_hpm" PORT="S00_AXI_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M01_AXI_awvalid" SIGIS="undef" SIGNAME="radio_axi_interconnect_hpm_S00_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_hpm" PORT="S00_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M01_AXI_awready" SIGIS="undef" SIGNAME="radio_axi_interconnect_hpm_S00_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_hpm" PORT="S00_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M01_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_hpm_S00_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_hpm" PORT="S00_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M01_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_hpm_S00_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_hpm" PORT="S00_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M01_AXI_wlast" SIGIS="undef" SIGNAME="radio_axi_interconnect_hpm_S00_AXI_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_hpm" PORT="S00_AXI_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M01_AXI_wvalid" SIGIS="undef" SIGNAME="radio_axi_interconnect_hpm_S00_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_hpm" PORT="S00_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M01_AXI_wready" SIGIS="undef" SIGNAME="radio_axi_interconnect_hpm_S00_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_hpm" PORT="S00_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M01_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_hpm_S00_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_hpm" PORT="S00_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M01_AXI_bvalid" SIGIS="undef" SIGNAME="radio_axi_interconnect_hpm_S00_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_hpm" PORT="S00_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M01_AXI_bready" SIGIS="undef" SIGNAME="radio_axi_interconnect_hpm_S00_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_hpm" PORT="S00_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="39" NAME="M01_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_hpm_S00_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_hpm" PORT="S00_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M01_AXI_arlen" SIGIS="undef" SIGNAME="radio_axi_interconnect_hpm_S00_AXI_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_hpm" PORT="S00_AXI_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M01_AXI_arsize" SIGIS="undef" SIGNAME="radio_axi_interconnect_hpm_S00_AXI_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_hpm" PORT="S00_AXI_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M01_AXI_arburst" SIGIS="undef" SIGNAME="radio_axi_interconnect_hpm_S00_AXI_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_hpm" PORT="S00_AXI_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M01_AXI_arlock" SIGIS="undef" SIGNAME="radio_axi_interconnect_hpm_S00_AXI_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_hpm" PORT="S00_AXI_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M01_AXI_arcache" SIGIS="undef" SIGNAME="radio_axi_interconnect_hpm_S00_AXI_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_hpm" PORT="S00_AXI_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M01_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_hpm_S00_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_hpm" PORT="S00_AXI_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M01_AXI_arregion" SIGIS="undef"/>
        <PORT DIR="O" NAME="M01_AXI_arqos" SIGIS="undef" SIGNAME="radio_axi_interconnect_hpm_S00_AXI_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_hpm" PORT="S00_AXI_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M01_AXI_arvalid" SIGIS="undef" SIGNAME="radio_axi_interconnect_hpm_S00_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_hpm" PORT="S00_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M01_AXI_arready" SIGIS="undef" SIGNAME="radio_axi_interconnect_hpm_S00_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_hpm" PORT="S00_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="M01_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_hpm_S00_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_hpm" PORT="S00_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M01_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_hpm_S00_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_hpm" PORT="S00_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M01_AXI_rlast" SIGIS="undef" SIGNAME="radio_axi_interconnect_hpm_S00_AXI_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_hpm" PORT="S00_AXI_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M01_AXI_rvalid" SIGIS="undef" SIGNAME="radio_axi_interconnect_hpm_S00_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_hpm" PORT="S00_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M01_AXI_rready" SIGIS="undef" SIGNAME="radio_axi_interconnect_hpm_S00_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_hpm" PORT="S00_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="axi_interconnect_0_M00_AXI" DATAWIDTH="32" NAME="S00_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="S00_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="S00_AXI_awlen"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="S00_AXI_awsize"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="S00_AXI_awburst"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="S00_AXI_awlock"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="S00_AXI_awcache"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="S00_AXI_awprot"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="S00_AXI_awqos"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="S00_AXI_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="S00_AXI_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="S00_AXI_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="S00_AXI_wstrb"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="S00_AXI_wlast"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="S00_AXI_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="S00_AXI_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="S00_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="S00_AXI_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="S00_AXI_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="S00_AXI_araddr"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="S00_AXI_arlen"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="S00_AXI_arsize"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="S00_AXI_arburst"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="S00_AXI_arlock"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="S00_AXI_arcache"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="S00_AXI_arprot"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="S00_AXI_arqos"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="S00_AXI_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="S00_AXI_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="S00_AXI_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="S00_AXI_rresp"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="S00_AXI_rlast"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="S00_AXI_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="S00_AXI_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="radio_axi_interconnect_ps_M00_AXI" DATAWIDTH="32" NAME="M00_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="M00_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="M00_AXI_awlen"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="M00_AXI_awsize"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="M00_AXI_awburst"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="M00_AXI_awlock"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="M00_AXI_awcache"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="M00_AXI_awprot"/>
            <PORTMAP LOGICAL="AWREGION" PHYSICAL="M00_AXI_awregion"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="M00_AXI_awqos"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="M00_AXI_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="M00_AXI_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="M00_AXI_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="M00_AXI_wstrb"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="M00_AXI_wlast"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="M00_AXI_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="M00_AXI_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="M00_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="M00_AXI_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="M00_AXI_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="M00_AXI_araddr"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="M00_AXI_arlen"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="M00_AXI_arsize"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="M00_AXI_arburst"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="M00_AXI_arlock"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="M00_AXI_arcache"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="M00_AXI_arprot"/>
            <PORTMAP LOGICAL="ARREGION" PHYSICAL="M00_AXI_arregion"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="M00_AXI_arqos"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="M00_AXI_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="M00_AXI_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="M00_AXI_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="M00_AXI_rresp"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="M00_AXI_rlast"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="M00_AXI_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="M00_AXI_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="radio_axi_interconnect_ps_M01_AXI" DATAWIDTH="32" NAME="M01_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="M01_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="M01_AXI_awlen"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="M01_AXI_awsize"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="M01_AXI_awburst"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="M01_AXI_awlock"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="M01_AXI_awcache"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="M01_AXI_awprot"/>
            <PORTMAP LOGICAL="AWREGION" PHYSICAL="M01_AXI_awregion"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="M01_AXI_awqos"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="M01_AXI_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="M01_AXI_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="M01_AXI_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="M01_AXI_wstrb"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="M01_AXI_wlast"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="M01_AXI_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="M01_AXI_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="M01_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="M01_AXI_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="M01_AXI_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="M01_AXI_araddr"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="M01_AXI_arlen"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="M01_AXI_arsize"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="M01_AXI_arburst"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="M01_AXI_arlock"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="M01_AXI_arcache"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="M01_AXI_arprot"/>
            <PORTMAP LOGICAL="ARREGION" PHYSICAL="M01_AXI_arregion"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="M01_AXI_arqos"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="M01_AXI_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="M01_AXI_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="M01_AXI_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="M01_AXI_rresp"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="M01_AXI_rlast"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="M01_AXI_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="M01_AXI_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="2114050970" FULLNAME="/radio/dma_passer" HWVERSION="1.0" INSTANCE="radio_dma_passer" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="dma_passer" VLNV="xilinx.com:hls:dma_passer:1.0">
      <DOCUMENTS/>
      <ADDRESSBLOCKS>
        <ADDRESSBLOCK ACCESS="read-write" INTERFACE="s_axi_control" NAME="Reg" RANGE="65536" USAGE="register">
          <REGISTERS>
            <REGISTER NAME="mem_w_offset_1">
              <PROPERTY NAME="DESCRIPTION" VALUE="Data signal of mem_w_offset"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="16"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="write-only"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0"/>
              <FIELDS>
                <FIELD NAME="mem_w_offset">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Bit 31 to 0 of mem_w_offset"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="write-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="mem_w_offset_2">
              <PROPERTY NAME="DESCRIPTION" VALUE="Data signal of mem_w_offset"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="20"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="write-only"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0"/>
              <FIELDS>
                <FIELD NAME="mem_w_offset">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Bit 63 to 32 of mem_w_offset"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="write-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="mem_r_offset_1">
              <PROPERTY NAME="DESCRIPTION" VALUE="Data signal of mem_r_offset"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="28"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="write-only"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0"/>
              <FIELDS>
                <FIELD NAME="mem_r_offset">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Bit 31 to 0 of mem_r_offset"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="write-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="mem_r_offset_2">
              <PROPERTY NAME="DESCRIPTION" VALUE="Data signal of mem_r_offset"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="32"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="write-only"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0"/>
              <FIELDS>
                <FIELD NAME="mem_r_offset">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Bit 63 to 32 of mem_r_offset"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="write-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="num_samples">
              <PROPERTY NAME="DESCRIPTION" VALUE="Data signal of num_samples"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="40"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="write-only"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0"/>
              <FIELDS>
                <FIELD NAME="num_samples">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Bit 31 to 0 of num_samples"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="write-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
          </REGISTERS>
        </ADDRESSBLOCK>
      </ADDRESSBLOCKS>
      <PARAMETERS>
        <PARAMETER NAME="C_S_AXI_CONTROL_ADDR_WIDTH" VALUE="6"/>
        <PARAMETER NAME="C_S_AXI_CONTROL_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_M_AXI_MEM_R_ID_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXI_MEM_R_ADDR_WIDTH" VALUE="64"/>
        <PARAMETER NAME="C_M_AXI_MEM_R_DATA_WIDTH" VALUE="512"/>
        <PARAMETER NAME="C_M_AXI_MEM_R_AWUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXI_MEM_R_ARUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXI_MEM_R_WUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXI_MEM_R_RUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXI_MEM_R_BUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXI_MEM_R_USER_VALUE" VALUE="0x00000000"/>
        <PARAMETER NAME="C_M_AXI_MEM_R_PROT_VALUE" VALUE="&quot;000&quot;"/>
        <PARAMETER NAME="C_M_AXI_MEM_R_CACHE_VALUE" VALUE="&quot;0011&quot;"/>
        <PARAMETER NAME="C_M_AXI_MEM_W_ID_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXI_MEM_W_ADDR_WIDTH" VALUE="64"/>
        <PARAMETER NAME="C_M_AXI_MEM_W_DATA_WIDTH" VALUE="512"/>
        <PARAMETER NAME="C_M_AXI_MEM_W_AWUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXI_MEM_W_ARUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXI_MEM_W_WUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXI_MEM_W_RUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXI_MEM_W_BUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXI_MEM_W_USER_VALUE" VALUE="0x00000000"/>
        <PARAMETER NAME="C_M_AXI_MEM_W_PROT_VALUE" VALUE="&quot;000&quot;"/>
        <PARAMETER NAME="C_M_AXI_MEM_W_CACHE_VALUE" VALUE="&quot;0011&quot;"/>
        <PARAMETER NAME="C_M_AXI_MEM_R_ENABLE_ID_PORTS" VALUE="false"/>
        <PARAMETER NAME="C_M_AXI_MEM_R_ENABLE_USER_PORTS" VALUE="false"/>
        <PARAMETER NAME="C_M_AXI_MEM_W_ENABLE_ID_PORTS" VALUE="false"/>
        <PARAMETER NAME="C_M_AXI_MEM_W_ENABLE_USER_PORTS" VALUE="false"/>
        <PARAMETER NAME="Component_Name" VALUE="adj_dma_passer_0"/>
        <PARAMETER NAME="clk_period" VALUE="3.1"/>
        <PARAMETER NAME="machine" VALUE="64"/>
        <PARAMETER NAME="combinational" VALUE="0"/>
        <PARAMETER NAME="latency" VALUE="undef"/>
        <PARAMETER NAME="II" VALUE="x"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
        <PARAMETER NAME="C_S_AXI_CONTROL_BASEADDR" VALUE="0xB00A0000"/>
        <PARAMETER NAME="C_S_AXI_CONTROL_HIGHADDR" VALUE="0xB00AFFFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="5" NAME="s_axi_control_AWADDR" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_hpm_M06_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_hpm" PORT="M06_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_control_AWVALID" SIGIS="undef" SIGNAME="radio_axi_interconnect_hpm_M06_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_hpm" PORT="M06_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_control_AWREADY" SIGIS="undef" SIGNAME="radio_axi_interconnect_hpm_M06_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_hpm" PORT="M06_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axi_control_WDATA" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_hpm_M06_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_hpm" PORT="M06_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_control_WSTRB" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_hpm_M06_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_hpm" PORT="M06_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_control_WVALID" SIGIS="undef" SIGNAME="radio_axi_interconnect_hpm_M06_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_hpm" PORT="M06_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_control_WREADY" SIGIS="undef" SIGNAME="radio_axi_interconnect_hpm_M06_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_hpm" PORT="M06_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_control_BRESP" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_hpm_M06_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_hpm" PORT="M06_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_control_BVALID" SIGIS="undef" SIGNAME="radio_axi_interconnect_hpm_M06_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_hpm" PORT="M06_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_control_BREADY" SIGIS="undef" SIGNAME="radio_axi_interconnect_hpm_M06_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_hpm" PORT="M06_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="5" NAME="s_axi_control_ARADDR" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_hpm_M06_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_hpm" PORT="M06_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_control_ARVALID" SIGIS="undef" SIGNAME="radio_axi_interconnect_hpm_M06_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_hpm" PORT="M06_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_control_ARREADY" SIGIS="undef" SIGNAME="radio_axi_interconnect_hpm_M06_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_hpm" PORT="M06_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="s_axi_control_RDATA" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_hpm_M06_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_hpm" PORT="M06_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_control_RRESP" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_hpm_M06_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_hpm" PORT="M06_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_control_RVALID" SIGIS="undef" SIGNAME="radio_axi_interconnect_hpm_M06_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_hpm" PORT="M06_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_control_RREADY" SIGIS="undef" SIGNAME="radio_axi_interconnect_hpm_M06_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_hpm" PORT="M06_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="307200000" DIR="I" NAME="ap_clk" SIGIS="clk" SIGNAME="radio_rfdc_clk_adc0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_rfdc" PORT="clk_adc0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ap_rst_n" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="radio_proc_sys_reset_adc0_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_proc_sys_reset_adc0" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="m_axi_mem_r_AWADDR" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S05_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_0" PORT="S05_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="m_axi_mem_r_AWLEN" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S05_AXI_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_0" PORT="S05_AXI_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_mem_r_AWSIZE" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S05_AXI_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_0" PORT="S05_AXI_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axi_mem_r_AWBURST" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S05_AXI_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_0" PORT="S05_AXI_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axi_mem_r_AWLOCK" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S05_AXI_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_0" PORT="S05_AXI_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_mem_r_AWREGION" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S05_AXI_awregion">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_0" PORT="S05_AXI_awregion"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_mem_r_AWCACHE" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S05_AXI_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_0" PORT="S05_AXI_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_mem_r_AWPROT" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S05_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_0" PORT="S05_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_mem_r_AWQOS" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S05_AXI_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_0" PORT="S05_AXI_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_mem_r_AWVALID" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S05_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_0" PORT="S05_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_mem_r_AWREADY" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S05_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_0" PORT="S05_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="511" NAME="m_axi_mem_r_WDATA" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S05_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_0" PORT="S05_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="m_axi_mem_r_WSTRB" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S05_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_0" PORT="S05_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_mem_r_WLAST" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S05_AXI_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_0" PORT="S05_AXI_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_mem_r_WVALID" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S05_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_0" PORT="S05_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_mem_r_WREADY" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S05_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_0" PORT="S05_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="m_axi_mem_r_BRESP" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S05_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_0" PORT="S05_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_mem_r_BVALID" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S05_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_0" PORT="S05_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_mem_r_BREADY" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S05_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_0" PORT="S05_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="m_axi_mem_r_ARADDR" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S05_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_0" PORT="S05_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="m_axi_mem_r_ARLEN" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S05_AXI_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_0" PORT="S05_AXI_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_mem_r_ARSIZE" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S05_AXI_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_0" PORT="S05_AXI_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axi_mem_r_ARBURST" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S05_AXI_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_0" PORT="S05_AXI_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axi_mem_r_ARLOCK" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S05_AXI_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_0" PORT="S05_AXI_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_mem_r_ARREGION" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S05_AXI_arregion">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_0" PORT="S05_AXI_arregion"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_mem_r_ARCACHE" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S05_AXI_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_0" PORT="S05_AXI_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_mem_r_ARPROT" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S05_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_0" PORT="S05_AXI_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_mem_r_ARQOS" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S05_AXI_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_0" PORT="S05_AXI_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_mem_r_ARVALID" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S05_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_0" PORT="S05_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_mem_r_ARREADY" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S05_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_0" PORT="S05_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="511" NAME="m_axi_mem_r_RDATA" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S05_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_0" PORT="S05_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="m_axi_mem_r_RRESP" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S05_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_0" PORT="S05_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_mem_r_RLAST" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S05_AXI_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_0" PORT="S05_AXI_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_mem_r_RVALID" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S05_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_0" PORT="S05_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_mem_r_RREADY" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S05_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_0" PORT="S05_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="m_axi_mem_w_AWADDR" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S06_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_0" PORT="S06_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="m_axi_mem_w_AWLEN" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S06_AXI_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_0" PORT="S06_AXI_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_mem_w_AWSIZE" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S06_AXI_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_0" PORT="S06_AXI_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axi_mem_w_AWBURST" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S06_AXI_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_0" PORT="S06_AXI_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axi_mem_w_AWLOCK" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S06_AXI_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_0" PORT="S06_AXI_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_mem_w_AWREGION" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S06_AXI_awregion">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_0" PORT="S06_AXI_awregion"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_mem_w_AWCACHE" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S06_AXI_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_0" PORT="S06_AXI_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_mem_w_AWPROT" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S06_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_0" PORT="S06_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_mem_w_AWQOS" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S06_AXI_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_0" PORT="S06_AXI_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_mem_w_AWVALID" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S06_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_0" PORT="S06_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_mem_w_AWREADY" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S06_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_0" PORT="S06_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="511" NAME="m_axi_mem_w_WDATA" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S06_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_0" PORT="S06_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="m_axi_mem_w_WSTRB" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S06_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_0" PORT="S06_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_mem_w_WLAST" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S06_AXI_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_0" PORT="S06_AXI_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_mem_w_WVALID" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S06_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_0" PORT="S06_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_mem_w_WREADY" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S06_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_0" PORT="S06_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="m_axi_mem_w_BRESP" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S06_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_0" PORT="S06_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_mem_w_BVALID" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S06_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_0" PORT="S06_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_mem_w_BREADY" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S06_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_0" PORT="S06_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="m_axi_mem_w_ARADDR" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S06_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_0" PORT="S06_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="m_axi_mem_w_ARLEN" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S06_AXI_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_0" PORT="S06_AXI_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_mem_w_ARSIZE" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S06_AXI_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_0" PORT="S06_AXI_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axi_mem_w_ARBURST" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S06_AXI_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_0" PORT="S06_AXI_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axi_mem_w_ARLOCK" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S06_AXI_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_0" PORT="S06_AXI_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_mem_w_ARREGION" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S06_AXI_arregion">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_0" PORT="S06_AXI_arregion"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_mem_w_ARCACHE" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S06_AXI_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_0" PORT="S06_AXI_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_mem_w_ARPROT" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S06_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_0" PORT="S06_AXI_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_mem_w_ARQOS" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S06_AXI_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_0" PORT="S06_AXI_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_mem_w_ARVALID" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S06_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_0" PORT="S06_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_mem_w_ARREADY" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S06_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_0" PORT="S06_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="511" NAME="m_axi_mem_w_RDATA" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S06_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_0" PORT="S06_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="m_axi_mem_w_RRESP" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S06_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_0" PORT="S06_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_mem_w_RLAST" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S06_AXI_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_0" PORT="S06_AXI_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_mem_w_RVALID" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S06_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_0" PORT="S06_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_mem_w_RREADY" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S06_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_0" PORT="S06_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="in_q_TVALID" SIGIS="undef" SIGNAME="radio_dma_passer_in_q_TVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_trigger_worker" PORT="proc1_buf_out_q_TVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="in_q_TREADY" SIGIS="undef" SIGNAME="radio_dma_passer_in_q_TREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_trigger_worker" PORT="proc1_buf_out_q_TREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="in_q_TDATA" RIGHT="0" SIGIS="undef" SIGNAME="radio_dma_passer_in_q_TDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_trigger_worker" PORT="proc1_buf_out_q_TDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="out_q_TVALID" SIGIS="undef" SIGNAME="radio_dma_passer_out_q_TVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_pc_dr" PORT="proc1_buf_in_q_TVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="out_q_TREADY" SIGIS="undef" SIGNAME="radio_dma_passer_out_q_TREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_pc_dr" PORT="proc1_buf_in_q_TREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="out_q_TDATA" RIGHT="0" SIGIS="undef" SIGNAME="radio_dma_passer_out_q_TDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_pc_dr" PORT="proc1_buf_in_q_TDATA"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="radio_axi_interconnect_hpm_M06_AXI" DATAWIDTH="32" NAME="s_axi_control" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="ADDR_WIDTH" VALUE="6"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="307200000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="0"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="adj_rfdc_0_clk_adc0"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s_axi_control_AWADDR"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s_axi_control_AWVALID"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s_axi_control_AWREADY"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s_axi_control_WDATA"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="s_axi_control_WSTRB"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s_axi_control_WVALID"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s_axi_control_WREADY"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s_axi_control_BRESP"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s_axi_control_BVALID"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s_axi_control_BREADY"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s_axi_control_ARADDR"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s_axi_control_ARVALID"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s_axi_control_ARREADY"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s_axi_control_RDATA"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s_axi_control_RRESP"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s_axi_control_RVALID"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s_axi_control_RREADY"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="radio_dma_passer_m_axi_mem_r" DATAWIDTH="512" NAME="m_axi_mem_r" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="MAX_READ_BURST_LENGTH" VALUE="64"/>
          <PARAMETER NAME="MAX_WRITE_BURST_LENGTH" VALUE="2"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_ONLY"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="512"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="307200000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="64"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="1"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="adj_rfdc_0_clk_adc0"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="m_axi_mem_r_AWADDR"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="m_axi_mem_r_AWLEN"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="m_axi_mem_r_AWSIZE"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="m_axi_mem_r_AWBURST"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="m_axi_mem_r_AWLOCK"/>
            <PORTMAP LOGICAL="AWREGION" PHYSICAL="m_axi_mem_r_AWREGION"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="m_axi_mem_r_AWCACHE"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="m_axi_mem_r_AWPROT"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="m_axi_mem_r_AWQOS"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="m_axi_mem_r_AWVALID"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="m_axi_mem_r_AWREADY"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="m_axi_mem_r_WDATA"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="m_axi_mem_r_WSTRB"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="m_axi_mem_r_WLAST"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="m_axi_mem_r_WVALID"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="m_axi_mem_r_WREADY"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="m_axi_mem_r_BRESP"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="m_axi_mem_r_BVALID"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="m_axi_mem_r_BREADY"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="m_axi_mem_r_ARADDR"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="m_axi_mem_r_ARLEN"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="m_axi_mem_r_ARSIZE"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="m_axi_mem_r_ARBURST"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="m_axi_mem_r_ARLOCK"/>
            <PORTMAP LOGICAL="ARREGION" PHYSICAL="m_axi_mem_r_ARREGION"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="m_axi_mem_r_ARCACHE"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="m_axi_mem_r_ARPROT"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="m_axi_mem_r_ARQOS"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="m_axi_mem_r_ARVALID"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="m_axi_mem_r_ARREADY"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="m_axi_mem_r_RDATA"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="m_axi_mem_r_RRESP"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="m_axi_mem_r_RLAST"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="m_axi_mem_r_RVALID"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="m_axi_mem_r_RREADY"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="radio_dma_passer_m_axi_mem_w" DATAWIDTH="512" NAME="m_axi_mem_w" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="MAX_READ_BURST_LENGTH" VALUE="2"/>
          <PARAMETER NAME="MAX_WRITE_BURST_LENGTH" VALUE="64"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="WRITE_ONLY"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="512"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="307200000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="64"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="1"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="adj_rfdc_0_clk_adc0"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="m_axi_mem_w_AWADDR"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="m_axi_mem_w_AWLEN"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="m_axi_mem_w_AWSIZE"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="m_axi_mem_w_AWBURST"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="m_axi_mem_w_AWLOCK"/>
            <PORTMAP LOGICAL="AWREGION" PHYSICAL="m_axi_mem_w_AWREGION"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="m_axi_mem_w_AWCACHE"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="m_axi_mem_w_AWPROT"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="m_axi_mem_w_AWQOS"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="m_axi_mem_w_AWVALID"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="m_axi_mem_w_AWREADY"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="m_axi_mem_w_WDATA"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="m_axi_mem_w_WSTRB"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="m_axi_mem_w_WLAST"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="m_axi_mem_w_WVALID"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="m_axi_mem_w_WREADY"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="m_axi_mem_w_BRESP"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="m_axi_mem_w_BVALID"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="m_axi_mem_w_BREADY"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="m_axi_mem_w_ARADDR"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="m_axi_mem_w_ARLEN"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="m_axi_mem_w_ARSIZE"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="m_axi_mem_w_ARBURST"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="m_axi_mem_w_ARLOCK"/>
            <PORTMAP LOGICAL="ARREGION" PHYSICAL="m_axi_mem_w_ARREGION"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="m_axi_mem_w_ARCACHE"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="m_axi_mem_w_ARPROT"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="m_axi_mem_w_ARQOS"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="m_axi_mem_w_ARVALID"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="m_axi_mem_w_ARREADY"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="m_axi_mem_w_RDATA"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="m_axi_mem_w_RRESP"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="m_axi_mem_w_RLAST"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="m_axi_mem_w_RVALID"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="m_axi_mem_w_RREADY"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="radio_trigger_worker_proc1_buf_out_q" NAME="in_q" TYPE="TARGET" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="4"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="LAYERED_METADATA"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="307200000"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="adj_rfdc_0_clk_adc0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="in_q_TVALID"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="in_q_TREADY"/>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="in_q_TDATA"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="radio_dma_passer_out_q" NAME="out_q" TYPE="INITIATOR" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="4"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="LAYERED_METADATA"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="307200000"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="adj_rfdc_0_clk_adc0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="out_q_TVALID"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="out_q_TREADY"/>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="out_q_TDATA"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
      <MEMORYMAP>
        <MEMRANGE ADDRESSBLOCK="C0_DDR4_ADDRESS_BLOCK" BASENAME="C_BASEADDR" BASEVALUE="0x1000000000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x11FFFFFFFF" INSTANCE="ddr_ddr4_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="m_axi_mem_r" MEMTYPE="MEMORY" SLAVEBUSINTERFACE="C0_DDR4_S_AXI"/>
        <MEMRANGE ADDRESSBLOCK="C0_DDR4_ADDRESS_BLOCK" BASENAME="C_BASEADDR" BASEVALUE="0x1000000000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x11FFFFFFFF" INSTANCE="ddr_ddr4_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="m_axi_mem_w" MEMTYPE="MEMORY" SLAVEBUSINTERFACE="C0_DDR4_S_AXI"/>
      </MEMORYMAP>
      <PERIPHERALS>
        <PERIPHERAL INSTANCE="ddr_ddr4_0"/>
        <PERIPHERAL INSTANCE="radio_pc_dr"/>
      </PERIPHERALS>
    </MODULE>
    <MODULE COREREVISION="2114050970" FULLNAME="/radio/dma_passer_2" HWVERSION="1.0" INSTANCE="radio_dma_passer_2" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="dma_passer" VLNV="xilinx.com:hls:dma_passer:1.0">
      <DOCUMENTS/>
      <ADDRESSBLOCKS>
        <ADDRESSBLOCK ACCESS="read-write" INTERFACE="s_axi_control" NAME="Reg" RANGE="65536" USAGE="register">
          <REGISTERS>
            <REGISTER NAME="mem_w_offset_1">
              <PROPERTY NAME="DESCRIPTION" VALUE="Data signal of mem_w_offset"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="16"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="write-only"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0"/>
              <FIELDS>
                <FIELD NAME="mem_w_offset">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Bit 31 to 0 of mem_w_offset"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="write-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="mem_w_offset_2">
              <PROPERTY NAME="DESCRIPTION" VALUE="Data signal of mem_w_offset"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="20"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="write-only"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0"/>
              <FIELDS>
                <FIELD NAME="mem_w_offset">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Bit 63 to 32 of mem_w_offset"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="write-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="mem_r_offset_1">
              <PROPERTY NAME="DESCRIPTION" VALUE="Data signal of mem_r_offset"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="28"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="write-only"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0"/>
              <FIELDS>
                <FIELD NAME="mem_r_offset">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Bit 31 to 0 of mem_r_offset"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="write-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="mem_r_offset_2">
              <PROPERTY NAME="DESCRIPTION" VALUE="Data signal of mem_r_offset"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="32"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="write-only"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0"/>
              <FIELDS>
                <FIELD NAME="mem_r_offset">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Bit 63 to 32 of mem_r_offset"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="write-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="num_samples">
              <PROPERTY NAME="DESCRIPTION" VALUE="Data signal of num_samples"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="40"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="write-only"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0"/>
              <FIELDS>
                <FIELD NAME="num_samples">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Bit 31 to 0 of num_samples"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="write-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
          </REGISTERS>
        </ADDRESSBLOCK>
      </ADDRESSBLOCKS>
      <PARAMETERS>
        <PARAMETER NAME="C_S_AXI_CONTROL_ADDR_WIDTH" VALUE="6"/>
        <PARAMETER NAME="C_S_AXI_CONTROL_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_M_AXI_MEM_R_ID_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXI_MEM_R_ADDR_WIDTH" VALUE="64"/>
        <PARAMETER NAME="C_M_AXI_MEM_R_DATA_WIDTH" VALUE="512"/>
        <PARAMETER NAME="C_M_AXI_MEM_R_AWUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXI_MEM_R_ARUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXI_MEM_R_WUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXI_MEM_R_RUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXI_MEM_R_BUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXI_MEM_R_USER_VALUE" VALUE="0x00000000"/>
        <PARAMETER NAME="C_M_AXI_MEM_R_PROT_VALUE" VALUE="&quot;000&quot;"/>
        <PARAMETER NAME="C_M_AXI_MEM_R_CACHE_VALUE" VALUE="&quot;0011&quot;"/>
        <PARAMETER NAME="C_M_AXI_MEM_W_ID_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXI_MEM_W_ADDR_WIDTH" VALUE="64"/>
        <PARAMETER NAME="C_M_AXI_MEM_W_DATA_WIDTH" VALUE="512"/>
        <PARAMETER NAME="C_M_AXI_MEM_W_AWUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXI_MEM_W_ARUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXI_MEM_W_WUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXI_MEM_W_RUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXI_MEM_W_BUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXI_MEM_W_USER_VALUE" VALUE="0x00000000"/>
        <PARAMETER NAME="C_M_AXI_MEM_W_PROT_VALUE" VALUE="&quot;000&quot;"/>
        <PARAMETER NAME="C_M_AXI_MEM_W_CACHE_VALUE" VALUE="&quot;0011&quot;"/>
        <PARAMETER NAME="C_M_AXI_MEM_R_ENABLE_ID_PORTS" VALUE="false"/>
        <PARAMETER NAME="C_M_AXI_MEM_R_ENABLE_USER_PORTS" VALUE="false"/>
        <PARAMETER NAME="C_M_AXI_MEM_W_ENABLE_ID_PORTS" VALUE="false"/>
        <PARAMETER NAME="C_M_AXI_MEM_W_ENABLE_USER_PORTS" VALUE="false"/>
        <PARAMETER NAME="Component_Name" VALUE="adj_dma_passer_2_0"/>
        <PARAMETER NAME="clk_period" VALUE="3.1"/>
        <PARAMETER NAME="machine" VALUE="64"/>
        <PARAMETER NAME="combinational" VALUE="0"/>
        <PARAMETER NAME="latency" VALUE="undef"/>
        <PARAMETER NAME="II" VALUE="x"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
        <PARAMETER NAME="C_S_AXI_CONTROL_BASEADDR" VALUE="0xB00B0000"/>
        <PARAMETER NAME="C_S_AXI_CONTROL_HIGHADDR" VALUE="0xB00BFFFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="5" NAME="s_axi_control_AWADDR" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_hpm_M07_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_hpm" PORT="M07_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_control_AWVALID" SIGIS="undef" SIGNAME="radio_axi_interconnect_hpm_M07_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_hpm" PORT="M07_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_control_AWREADY" SIGIS="undef" SIGNAME="radio_axi_interconnect_hpm_M07_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_hpm" PORT="M07_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axi_control_WDATA" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_hpm_M07_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_hpm" PORT="M07_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_control_WSTRB" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_hpm_M07_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_hpm" PORT="M07_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_control_WVALID" SIGIS="undef" SIGNAME="radio_axi_interconnect_hpm_M07_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_hpm" PORT="M07_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_control_WREADY" SIGIS="undef" SIGNAME="radio_axi_interconnect_hpm_M07_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_hpm" PORT="M07_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_control_BRESP" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_hpm_M07_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_hpm" PORT="M07_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_control_BVALID" SIGIS="undef" SIGNAME="radio_axi_interconnect_hpm_M07_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_hpm" PORT="M07_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_control_BREADY" SIGIS="undef" SIGNAME="radio_axi_interconnect_hpm_M07_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_hpm" PORT="M07_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="5" NAME="s_axi_control_ARADDR" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_hpm_M07_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_hpm" PORT="M07_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_control_ARVALID" SIGIS="undef" SIGNAME="radio_axi_interconnect_hpm_M07_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_hpm" PORT="M07_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_control_ARREADY" SIGIS="undef" SIGNAME="radio_axi_interconnect_hpm_M07_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_hpm" PORT="M07_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="s_axi_control_RDATA" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_hpm_M07_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_hpm" PORT="M07_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_control_RRESP" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_hpm_M07_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_hpm" PORT="M07_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_control_RVALID" SIGIS="undef" SIGNAME="radio_axi_interconnect_hpm_M07_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_hpm" PORT="M07_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_control_RREADY" SIGIS="undef" SIGNAME="radio_axi_interconnect_hpm_M07_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_hpm" PORT="M07_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="307200000" DIR="I" NAME="ap_clk" SIGIS="clk" SIGNAME="radio_rfdc_clk_adc0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_rfdc" PORT="clk_adc0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ap_rst_n" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="radio_proc_sys_reset_adc0_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_proc_sys_reset_adc0" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="m_axi_mem_r_AWADDR" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S11_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_0" PORT="S11_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="m_axi_mem_r_AWLEN" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S11_AXI_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_0" PORT="S11_AXI_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_mem_r_AWSIZE" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S11_AXI_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_0" PORT="S11_AXI_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axi_mem_r_AWBURST" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S11_AXI_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_0" PORT="S11_AXI_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axi_mem_r_AWLOCK" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S11_AXI_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_0" PORT="S11_AXI_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_mem_r_AWREGION" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S11_AXI_awregion">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_0" PORT="S11_AXI_awregion"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_mem_r_AWCACHE" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S11_AXI_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_0" PORT="S11_AXI_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_mem_r_AWPROT" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S11_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_0" PORT="S11_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_mem_r_AWQOS" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S11_AXI_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_0" PORT="S11_AXI_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_mem_r_AWVALID" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S11_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_0" PORT="S11_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_mem_r_AWREADY" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S11_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_0" PORT="S11_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="511" NAME="m_axi_mem_r_WDATA" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S11_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_0" PORT="S11_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="m_axi_mem_r_WSTRB" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S11_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_0" PORT="S11_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_mem_r_WLAST" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S11_AXI_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_0" PORT="S11_AXI_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_mem_r_WVALID" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S11_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_0" PORT="S11_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_mem_r_WREADY" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S11_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_0" PORT="S11_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="m_axi_mem_r_BRESP" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S11_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_0" PORT="S11_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_mem_r_BVALID" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S11_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_0" PORT="S11_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_mem_r_BREADY" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S11_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_0" PORT="S11_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="m_axi_mem_r_ARADDR" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S11_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_0" PORT="S11_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="m_axi_mem_r_ARLEN" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S11_AXI_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_0" PORT="S11_AXI_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_mem_r_ARSIZE" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S11_AXI_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_0" PORT="S11_AXI_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axi_mem_r_ARBURST" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S11_AXI_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_0" PORT="S11_AXI_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axi_mem_r_ARLOCK" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S11_AXI_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_0" PORT="S11_AXI_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_mem_r_ARREGION" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S11_AXI_arregion">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_0" PORT="S11_AXI_arregion"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_mem_r_ARCACHE" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S11_AXI_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_0" PORT="S11_AXI_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_mem_r_ARPROT" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S11_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_0" PORT="S11_AXI_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_mem_r_ARQOS" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S11_AXI_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_0" PORT="S11_AXI_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_mem_r_ARVALID" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S11_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_0" PORT="S11_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_mem_r_ARREADY" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S11_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_0" PORT="S11_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="511" NAME="m_axi_mem_r_RDATA" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S11_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_0" PORT="S11_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="m_axi_mem_r_RRESP" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S11_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_0" PORT="S11_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_mem_r_RLAST" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S11_AXI_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_0" PORT="S11_AXI_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_mem_r_RVALID" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S11_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_0" PORT="S11_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_mem_r_RREADY" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S11_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_0" PORT="S11_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="m_axi_mem_w_AWADDR" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S12_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_0" PORT="S12_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="m_axi_mem_w_AWLEN" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S12_AXI_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_0" PORT="S12_AXI_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_mem_w_AWSIZE" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S12_AXI_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_0" PORT="S12_AXI_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axi_mem_w_AWBURST" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S12_AXI_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_0" PORT="S12_AXI_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axi_mem_w_AWLOCK" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S12_AXI_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_0" PORT="S12_AXI_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_mem_w_AWREGION" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S12_AXI_awregion">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_0" PORT="S12_AXI_awregion"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_mem_w_AWCACHE" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S12_AXI_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_0" PORT="S12_AXI_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_mem_w_AWPROT" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S12_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_0" PORT="S12_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_mem_w_AWQOS" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S12_AXI_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_0" PORT="S12_AXI_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_mem_w_AWVALID" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S12_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_0" PORT="S12_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_mem_w_AWREADY" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S12_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_0" PORT="S12_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="511" NAME="m_axi_mem_w_WDATA" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S12_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_0" PORT="S12_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="m_axi_mem_w_WSTRB" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S12_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_0" PORT="S12_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_mem_w_WLAST" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S12_AXI_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_0" PORT="S12_AXI_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_mem_w_WVALID" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S12_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_0" PORT="S12_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_mem_w_WREADY" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S12_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_0" PORT="S12_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="m_axi_mem_w_BRESP" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S12_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_0" PORT="S12_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_mem_w_BVALID" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S12_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_0" PORT="S12_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_mem_w_BREADY" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S12_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_0" PORT="S12_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="m_axi_mem_w_ARADDR" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S12_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_0" PORT="S12_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="m_axi_mem_w_ARLEN" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S12_AXI_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_0" PORT="S12_AXI_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_mem_w_ARSIZE" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S12_AXI_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_0" PORT="S12_AXI_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axi_mem_w_ARBURST" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S12_AXI_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_0" PORT="S12_AXI_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axi_mem_w_ARLOCK" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S12_AXI_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_0" PORT="S12_AXI_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_mem_w_ARREGION" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S12_AXI_arregion">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_0" PORT="S12_AXI_arregion"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_mem_w_ARCACHE" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S12_AXI_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_0" PORT="S12_AXI_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_mem_w_ARPROT" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S12_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_0" PORT="S12_AXI_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_mem_w_ARQOS" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S12_AXI_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_0" PORT="S12_AXI_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_mem_w_ARVALID" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S12_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_0" PORT="S12_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_mem_w_ARREADY" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S12_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_0" PORT="S12_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="511" NAME="m_axi_mem_w_RDATA" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S12_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_0" PORT="S12_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="m_axi_mem_w_RRESP" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S12_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_0" PORT="S12_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_mem_w_RLAST" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S12_AXI_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_0" PORT="S12_AXI_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_mem_w_RVALID" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S12_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_0" PORT="S12_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_mem_w_RREADY" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S12_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_0" PORT="S12_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="in_q_TVALID" SIGIS="undef" SIGNAME="radio_dma_passer_2_in_q_TVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_input_passer_double" PORT="out_2_q_TVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="in_q_TREADY" SIGIS="undef" SIGNAME="radio_dma_passer_2_in_q_TREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_input_passer_double" PORT="out_2_q_TREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="in_q_TDATA" RIGHT="0" SIGIS="undef" SIGNAME="radio_dma_passer_2_in_q_TDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_input_passer_double" PORT="out_2_q_TDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="out_q_TVALID" SIGIS="undef" SIGNAME="radio_dma_passer_2_out_q_TVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_pc_dr_x2_0" PORT="proc1_buf_in_q_TVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="out_q_TREADY" SIGIS="undef" SIGNAME="radio_dma_passer_2_out_q_TREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_pc_dr_x2_0" PORT="proc1_buf_in_q_TREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="out_q_TDATA" RIGHT="0" SIGIS="undef" SIGNAME="radio_dma_passer_2_out_q_TDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_pc_dr_x2_0" PORT="proc1_buf_in_q_TDATA"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="radio_axi_interconnect_hpm_M07_AXI" DATAWIDTH="32" NAME="s_axi_control" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="ADDR_WIDTH" VALUE="6"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="307200000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="0"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="adj_rfdc_0_clk_adc0"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s_axi_control_AWADDR"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s_axi_control_AWVALID"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s_axi_control_AWREADY"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s_axi_control_WDATA"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="s_axi_control_WSTRB"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s_axi_control_WVALID"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s_axi_control_WREADY"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s_axi_control_BRESP"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s_axi_control_BVALID"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s_axi_control_BREADY"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s_axi_control_ARADDR"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s_axi_control_ARVALID"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s_axi_control_ARREADY"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s_axi_control_RDATA"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s_axi_control_RRESP"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s_axi_control_RVALID"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s_axi_control_RREADY"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="radio_dma_passer_2_m_axi_mem_r" DATAWIDTH="512" NAME="m_axi_mem_r" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="MAX_READ_BURST_LENGTH" VALUE="64"/>
          <PARAMETER NAME="MAX_WRITE_BURST_LENGTH" VALUE="2"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_ONLY"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="512"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="307200000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="64"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="1"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="adj_rfdc_0_clk_adc0"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="m_axi_mem_r_AWADDR"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="m_axi_mem_r_AWLEN"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="m_axi_mem_r_AWSIZE"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="m_axi_mem_r_AWBURST"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="m_axi_mem_r_AWLOCK"/>
            <PORTMAP LOGICAL="AWREGION" PHYSICAL="m_axi_mem_r_AWREGION"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="m_axi_mem_r_AWCACHE"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="m_axi_mem_r_AWPROT"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="m_axi_mem_r_AWQOS"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="m_axi_mem_r_AWVALID"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="m_axi_mem_r_AWREADY"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="m_axi_mem_r_WDATA"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="m_axi_mem_r_WSTRB"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="m_axi_mem_r_WLAST"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="m_axi_mem_r_WVALID"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="m_axi_mem_r_WREADY"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="m_axi_mem_r_BRESP"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="m_axi_mem_r_BVALID"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="m_axi_mem_r_BREADY"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="m_axi_mem_r_ARADDR"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="m_axi_mem_r_ARLEN"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="m_axi_mem_r_ARSIZE"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="m_axi_mem_r_ARBURST"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="m_axi_mem_r_ARLOCK"/>
            <PORTMAP LOGICAL="ARREGION" PHYSICAL="m_axi_mem_r_ARREGION"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="m_axi_mem_r_ARCACHE"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="m_axi_mem_r_ARPROT"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="m_axi_mem_r_ARQOS"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="m_axi_mem_r_ARVALID"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="m_axi_mem_r_ARREADY"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="m_axi_mem_r_RDATA"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="m_axi_mem_r_RRESP"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="m_axi_mem_r_RLAST"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="m_axi_mem_r_RVALID"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="m_axi_mem_r_RREADY"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="radio_dma_passer_2_m_axi_mem_w" DATAWIDTH="512" NAME="m_axi_mem_w" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="MAX_READ_BURST_LENGTH" VALUE="2"/>
          <PARAMETER NAME="MAX_WRITE_BURST_LENGTH" VALUE="64"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="WRITE_ONLY"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="512"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="307200000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="64"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="1"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="adj_rfdc_0_clk_adc0"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="m_axi_mem_w_AWADDR"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="m_axi_mem_w_AWLEN"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="m_axi_mem_w_AWSIZE"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="m_axi_mem_w_AWBURST"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="m_axi_mem_w_AWLOCK"/>
            <PORTMAP LOGICAL="AWREGION" PHYSICAL="m_axi_mem_w_AWREGION"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="m_axi_mem_w_AWCACHE"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="m_axi_mem_w_AWPROT"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="m_axi_mem_w_AWQOS"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="m_axi_mem_w_AWVALID"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="m_axi_mem_w_AWREADY"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="m_axi_mem_w_WDATA"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="m_axi_mem_w_WSTRB"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="m_axi_mem_w_WLAST"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="m_axi_mem_w_WVALID"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="m_axi_mem_w_WREADY"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="m_axi_mem_w_BRESP"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="m_axi_mem_w_BVALID"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="m_axi_mem_w_BREADY"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="m_axi_mem_w_ARADDR"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="m_axi_mem_w_ARLEN"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="m_axi_mem_w_ARSIZE"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="m_axi_mem_w_ARBURST"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="m_axi_mem_w_ARLOCK"/>
            <PORTMAP LOGICAL="ARREGION" PHYSICAL="m_axi_mem_w_ARREGION"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="m_axi_mem_w_ARCACHE"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="m_axi_mem_w_ARPROT"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="m_axi_mem_w_ARQOS"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="m_axi_mem_w_ARVALID"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="m_axi_mem_w_ARREADY"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="m_axi_mem_w_RDATA"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="m_axi_mem_w_RRESP"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="m_axi_mem_w_RLAST"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="m_axi_mem_w_RVALID"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="m_axi_mem_w_RREADY"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="radio_input_passer_double_out_2_q" NAME="in_q" TYPE="TARGET" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="4"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="LAYERED_METADATA"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="307200000"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="adj_rfdc_0_clk_adc0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="in_q_TVALID"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="in_q_TREADY"/>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="in_q_TDATA"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="radio_dma_passer_2_out_q" NAME="out_q" TYPE="INITIATOR" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="4"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="LAYERED_METADATA"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="307200000"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="adj_rfdc_0_clk_adc0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="out_q_TVALID"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="out_q_TREADY"/>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="out_q_TDATA"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
      <MEMORYMAP>
        <MEMRANGE ADDRESSBLOCK="C0_DDR4_ADDRESS_BLOCK" BASENAME="C_BASEADDR" BASEVALUE="0x1000000000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x11FFFFFFFF" INSTANCE="ddr_ddr4_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="m_axi_mem_r" MEMTYPE="MEMORY" SLAVEBUSINTERFACE="C0_DDR4_S_AXI"/>
        <MEMRANGE ADDRESSBLOCK="C0_DDR4_ADDRESS_BLOCK" BASENAME="C_BASEADDR" BASEVALUE="0x1000000000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x11FFFFFFFF" INSTANCE="ddr_ddr4_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="m_axi_mem_w" MEMTYPE="MEMORY" SLAVEBUSINTERFACE="C0_DDR4_S_AXI"/>
      </MEMORYMAP>
      <PERIPHERALS>
        <PERIPHERAL INSTANCE="ddr_ddr4_0"/>
        <PERIPHERAL INSTANCE="radio_pc_dr_x2_0"/>
      </PERIPHERALS>
    </MODULE>
    <MODULE COREREVISION="2114050971" FULLNAME="/radio/hilbert_transform_0" HWVERSION="1.0" INSTANCE="radio_hilbert_transform_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="hilbert_transform" VLNV="xilinx.com:hls:hilbert_transform:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="adj_hilbert_transform_0_0"/>
        <PARAMETER NAME="clk_period" VALUE="3.1"/>
        <PARAMETER NAME="machine" VALUE="64"/>
        <PARAMETER NAME="combinational" VALUE="0"/>
        <PARAMETER NAME="latency" VALUE="30"/>
        <PARAMETER NAME="II" VALUE="1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="307200000" DIR="I" NAME="ap_clk" SIGIS="clk" SIGNAME="radio_rfdc_clk_adc0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_rfdc" PORT="clk_adc0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ap_rst_n" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="radio_proc_sys_reset_adc0_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_proc_sys_reset_adc0" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="in_sig_q_TVALID" SIGIS="undef" SIGNAME="radio_hilbert_transform_0_in_sig_q_TVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_rfdc" PORT="m00_axis_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="in_sig_q_TREADY" SIGIS="undef" SIGNAME="radio_hilbert_transform_0_in_sig_q_TREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_rfdc" PORT="m00_axis_tready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="in_sig_q_TDATA" RIGHT="0" SIGIS="undef" SIGNAME="radio_hilbert_transform_0_in_sig_q_TDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_rfdc" PORT="m00_axis_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="out_sig_h_q_TVALID" SIGIS="undef" SIGNAME="radio_hilbert_transform_0_out_sig_h_q_TVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_input_passer_double" PORT="in_data_q_TVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="out_sig_h_q_TREADY" SIGIS="undef" SIGNAME="radio_hilbert_transform_0_out_sig_h_q_TREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_input_passer_double" PORT="in_data_q_TREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="out_sig_h_q_TDATA" RIGHT="0" SIGIS="undef" SIGNAME="radio_hilbert_transform_0_out_sig_h_q_TDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_input_passer_double" PORT="in_data_q_TDATA"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="radio_rfdc_m00_axis" NAME="in_sig_q" TYPE="TARGET" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="4"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="LAYERED_METADATA"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="307200000"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="adj_rfdc_0_clk_adc0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="in_sig_q_TVALID"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="in_sig_q_TREADY"/>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="in_sig_q_TDATA"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="radio_hilbert_transform_0_out_sig_h_q" NAME="out_sig_h_q" TYPE="INITIATOR" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="4"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="LAYERED_METADATA"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="307200000"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="adj_rfdc_0_clk_adc0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="out_sig_h_q_TVALID"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="out_sig_h_q_TREADY"/>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="out_sig_h_q_TDATA"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="2114050971" FULLNAME="/radio/hilbert_transform_1" HWVERSION="1.0" INSTANCE="radio_hilbert_transform_1" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="hilbert_transform" VLNV="xilinx.com:hls:hilbert_transform:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="adj_hilbert_transform_1_0"/>
        <PARAMETER NAME="clk_period" VALUE="3.1"/>
        <PARAMETER NAME="machine" VALUE="64"/>
        <PARAMETER NAME="combinational" VALUE="0"/>
        <PARAMETER NAME="latency" VALUE="30"/>
        <PARAMETER NAME="II" VALUE="1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="307200000" DIR="I" NAME="ap_clk" SIGIS="clk" SIGNAME="radio_rfdc_clk_adc0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_rfdc" PORT="clk_adc0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ap_rst_n" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="radio_proc_sys_reset_adc0_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_proc_sys_reset_adc0" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="in_sig_q_TVALID" SIGIS="undef" SIGNAME="radio_hilbert_transform_1_in_sig_q_TVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_rfdc" PORT="m02_axis_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="in_sig_q_TREADY" SIGIS="undef" SIGNAME="radio_hilbert_transform_1_in_sig_q_TREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_rfdc" PORT="m02_axis_tready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="in_sig_q_TDATA" RIGHT="0" SIGIS="undef" SIGNAME="radio_hilbert_transform_1_in_sig_q_TDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_rfdc" PORT="m02_axis_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="out_sig_h_q_TVALID" SIGIS="undef" SIGNAME="radio_hilbert_transform_1_out_sig_h_q_TVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_input_passer_double" PORT="in_data_2_q_TVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="out_sig_h_q_TREADY" SIGIS="undef" SIGNAME="radio_hilbert_transform_1_out_sig_h_q_TREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_input_passer_double" PORT="in_data_2_q_TREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="out_sig_h_q_TDATA" RIGHT="0" SIGIS="undef" SIGNAME="radio_hilbert_transform_1_out_sig_h_q_TDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_input_passer_double" PORT="in_data_2_q_TDATA"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="radio_rfdc_m02_axis" NAME="in_sig_q" TYPE="TARGET" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="4"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="LAYERED_METADATA"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="307200000"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="adj_rfdc_0_clk_adc0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="in_sig_q_TVALID"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="in_sig_q_TREADY"/>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="in_sig_q_TDATA"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="radio_hilbert_transform_1_out_sig_h_q" NAME="out_sig_h_q" TYPE="INITIATOR" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="4"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="LAYERED_METADATA"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="307200000"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="adj_rfdc_0_clk_adc0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="out_sig_h_q_TVALID"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="out_sig_h_q_TREADY"/>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="out_sig_h_q_TDATA"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="2114050969" FULLNAME="/radio/input_passer_double" HWVERSION="1.0" INSTANCE="radio_input_passer_double" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="passer_32_double" VLNV="xilinx.com:hls:passer_32_double:1.0">
      <DOCUMENTS/>
      <ADDRESSBLOCKS>
        <ADDRESSBLOCK ACCESS="read-write" INTERFACE="s_axi_a" NAME="Reg" RANGE="65536" USAGE="register">
          <REGISTERS>
            <REGISTER NAME="send">
              <PROPERTY NAME="DESCRIPTION" VALUE="Data signal of send"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="16"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="write-only"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0"/>
              <FIELDS>
                <FIELD NAME="send">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Bit 31 to 0 of send"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="write-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
          </REGISTERS>
        </ADDRESSBLOCK>
      </ADDRESSBLOCKS>
      <PARAMETERS>
        <PARAMETER NAME="C_S_AXI_A_ADDR_WIDTH" VALUE="5"/>
        <PARAMETER NAME="C_S_AXI_A_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="Component_Name" VALUE="adj_input_passer_double_0"/>
        <PARAMETER NAME="clk_period" VALUE="3.1"/>
        <PARAMETER NAME="machine" VALUE="64"/>
        <PARAMETER NAME="combinational" VALUE="0"/>
        <PARAMETER NAME="latency" VALUE="4"/>
        <PARAMETER NAME="II" VALUE="x"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
        <PARAMETER NAME="C_S_AXI_A_BASEADDR" VALUE="0xB0010000"/>
        <PARAMETER NAME="C_S_AXI_A_HIGHADDR" VALUE="0xB001FFFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="4" NAME="s_axi_a_AWADDR" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_hpm_M00_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_hpm" PORT="M00_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_a_AWVALID" SIGIS="undef" SIGNAME="radio_axi_interconnect_hpm_M00_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_hpm" PORT="M00_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_a_AWREADY" SIGIS="undef" SIGNAME="radio_axi_interconnect_hpm_M00_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_hpm" PORT="M00_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axi_a_WDATA" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_hpm_M00_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_hpm" PORT="M00_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_a_WSTRB" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_hpm_M00_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_hpm" PORT="M00_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_a_WVALID" SIGIS="undef" SIGNAME="radio_axi_interconnect_hpm_M00_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_hpm" PORT="M00_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_a_WREADY" SIGIS="undef" SIGNAME="radio_axi_interconnect_hpm_M00_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_hpm" PORT="M00_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_a_BRESP" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_hpm_M00_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_hpm" PORT="M00_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_a_BVALID" SIGIS="undef" SIGNAME="radio_axi_interconnect_hpm_M00_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_hpm" PORT="M00_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_a_BREADY" SIGIS="undef" SIGNAME="radio_axi_interconnect_hpm_M00_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_hpm" PORT="M00_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="4" NAME="s_axi_a_ARADDR" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_hpm_M00_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_hpm" PORT="M00_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_a_ARVALID" SIGIS="undef" SIGNAME="radio_axi_interconnect_hpm_M00_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_hpm" PORT="M00_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_a_ARREADY" SIGIS="undef" SIGNAME="radio_axi_interconnect_hpm_M00_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_hpm" PORT="M00_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="s_axi_a_RDATA" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_hpm_M00_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_hpm" PORT="M00_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_a_RRESP" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_hpm_M00_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_hpm" PORT="M00_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_a_RVALID" SIGIS="undef" SIGNAME="radio_axi_interconnect_hpm_M00_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_hpm" PORT="M00_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_a_RREADY" SIGIS="undef" SIGNAME="radio_axi_interconnect_hpm_M00_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_hpm" PORT="M00_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="307200000" DIR="I" NAME="ap_clk" SIGIS="clk" SIGNAME="radio_rfdc_clk_adc0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_rfdc" PORT="clk_adc0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ap_rst_n" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="radio_proc_sys_reset_adc0_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_proc_sys_reset_adc0" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="in_data_q_TVALID" SIGIS="undef" SIGNAME="radio_hilbert_transform_0_out_sig_h_q_TVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_hilbert_transform_0" PORT="out_sig_h_q_TVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="in_data_q_TREADY" SIGIS="undef" SIGNAME="radio_hilbert_transform_0_out_sig_h_q_TREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_hilbert_transform_0" PORT="out_sig_h_q_TREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="in_data_q_TDATA" RIGHT="0" SIGIS="undef" SIGNAME="radio_hilbert_transform_0_out_sig_h_q_TDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_hilbert_transform_0" PORT="out_sig_h_q_TDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="out_q_TVALID" SIGIS="undef" SIGNAME="radio_input_passer_double_out_q_TVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_trigger_worker" PORT="in_q_TVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="out_q_TREADY" SIGIS="undef" SIGNAME="radio_input_passer_double_out_q_TREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_trigger_worker" PORT="in_q_TREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="out_q_TDATA" RIGHT="0" SIGIS="undef" SIGNAME="radio_input_passer_double_out_q_TDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_trigger_worker" PORT="in_q_TDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="in_data_2_q_TVALID" SIGIS="undef" SIGNAME="radio_hilbert_transform_1_out_sig_h_q_TVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_hilbert_transform_1" PORT="out_sig_h_q_TVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="in_data_2_q_TREADY" SIGIS="undef" SIGNAME="radio_hilbert_transform_1_out_sig_h_q_TREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_hilbert_transform_1" PORT="out_sig_h_q_TREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="in_data_2_q_TDATA" RIGHT="0" SIGIS="undef" SIGNAME="radio_hilbert_transform_1_out_sig_h_q_TDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_hilbert_transform_1" PORT="out_sig_h_q_TDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="out_2_q_TVALID" SIGIS="undef" SIGNAME="radio_dma_passer_2_in_q_TVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_dma_passer_2" PORT="in_q_TVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="out_2_q_TREADY" SIGIS="undef" SIGNAME="radio_dma_passer_2_in_q_TREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_dma_passer_2" PORT="in_q_TREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="out_2_q_TDATA" RIGHT="0" SIGIS="undef" SIGNAME="radio_dma_passer_2_in_q_TDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_dma_passer_2" PORT="in_q_TDATA"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="radio_axi_interconnect_hpm_M00_AXI" DATAWIDTH="32" NAME="s_axi_a" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="ADDR_WIDTH" VALUE="5"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="307200000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="0"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="adj_rfdc_0_clk_adc0"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s_axi_a_AWADDR"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s_axi_a_AWVALID"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s_axi_a_AWREADY"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s_axi_a_WDATA"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="s_axi_a_WSTRB"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s_axi_a_WVALID"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s_axi_a_WREADY"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s_axi_a_BRESP"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s_axi_a_BVALID"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s_axi_a_BREADY"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s_axi_a_ARADDR"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s_axi_a_ARVALID"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s_axi_a_ARREADY"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s_axi_a_RDATA"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s_axi_a_RRESP"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s_axi_a_RVALID"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s_axi_a_RREADY"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="radio_hilbert_transform_0_out_sig_h_q" NAME="in_data_q" TYPE="TARGET" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="4"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="LAYERED_METADATA"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="307200000"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="adj_rfdc_0_clk_adc0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="in_data_q_TVALID"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="in_data_q_TREADY"/>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="in_data_q_TDATA"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="radio_input_passer_double_out_q" NAME="out_q" TYPE="INITIATOR" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="4"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="LAYERED_METADATA"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="307200000"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="adj_rfdc_0_clk_adc0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="out_q_TVALID"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="out_q_TREADY"/>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="out_q_TDATA"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="radio_hilbert_transform_1_out_sig_h_q" NAME="in_data_2_q" TYPE="TARGET" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="4"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="LAYERED_METADATA"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="307200000"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="adj_rfdc_0_clk_adc0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="in_data_2_q_TVALID"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="in_data_2_q_TREADY"/>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="in_data_2_q_TDATA"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="radio_input_passer_double_out_2_q" NAME="out_2_q" TYPE="INITIATOR" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="4"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="LAYERED_METADATA"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="307200000"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="adj_rfdc_0_clk_adc0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="out_2_q_TVALID"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="out_2_q_TREADY"/>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="out_2_q_TDATA"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="2114050973" FULLNAME="/radio/measure_worker" HWVERSION="1.0" INSTANCE="radio_measure_worker" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="measure_worker" VLNV="xilinx.com:hls:measure_worker:1.0">
      <DOCUMENTS/>
      <ADDRESSBLOCKS>
        <ADDRESSBLOCK ACCESS="read-write" INTERFACE="s_axi_control" NAME="Reg" RANGE="65536" USAGE="register">
          <REGISTERS>
            <REGISTER NAME="CTRL">
              <PROPERTY NAME="DESCRIPTION" VALUE="Control signals"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0"/>
              <FIELDS>
                <FIELD NAME="AP_START">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Control signal Register for 'ap_start'."/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE="modify"/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="AP_DONE">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Control signal Register for 'ap_done'."/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="1"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE="modify"/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="1"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="AP_IDLE">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Control signal Register for 'ap_idle'."/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="2"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE="modify"/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="2"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="AP_READY">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Control signal Register for 'ap_ready'."/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="3"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE="modify"/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="3"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="RESERVED_1">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Reserved.  0s on read."/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="4"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE="modify"/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="4"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="3"/>
                </FIELD>
                <FIELD NAME="AUTO_RESTART">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Control signal Register for 'auto_restart'."/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="7"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE="modify"/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="7"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="RESERVED_2">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Reserved.  0s on read."/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="8"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE="modify"/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="8"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="INTERRUPT">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Control signal Register for 'interrupt'."/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="9"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE="modify"/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="9"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="RESERVED_3">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Reserved.  0s on read."/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="10"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE="modify"/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="10"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="22"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="GIER">
              <PROPERTY NAME="DESCRIPTION" VALUE="Global Interrupt Enable Register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="4"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0"/>
              <FIELDS>
                <FIELD NAME="Enable">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE="modify"/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="RESERVED">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Reserved.  0s on read."/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="1"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE="modify"/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="1"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="31"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IP_IER">
              <PROPERTY NAME="DESCRIPTION" VALUE="IP Interrupt Enable Register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="8"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0"/>
              <FIELDS>
                <FIELD NAME="CHAN0_INT_EN">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE="modify"/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="CHAN1_INT_EN">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="1"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE="modify"/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="1"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="RESERVED_0">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Reserved.  0s on read."/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="2"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE="modify"/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="2"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="30"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IP_ISR">
              <PROPERTY NAME="DESCRIPTION" VALUE="IP Interrupt Status Register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="12"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0"/>
              <FIELDS>
                <FIELD NAME="CHAN0_INT_ST">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 interrupt, 1 = Channel 0 interrupt."/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE="modify"/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="CHAN1_INT_ST">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 interrupt, 1 = Channel 1 interrupt."/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="1"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE="modify"/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="1"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="RESERVED_0">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Reserved.  0s on read."/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="2"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE="modify"/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="2"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="30"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="num_samples">
              <PROPERTY NAME="DESCRIPTION" VALUE="Data signal of num_samples"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="16"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="write-only"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0"/>
              <FIELDS>
                <FIELD NAME="num_samples">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Bit 31 to 0 of num_samples"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="write-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="delay_ch_2">
              <PROPERTY NAME="DESCRIPTION" VALUE="Data signal of delay_ch_2"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="24"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="write-only"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0"/>
              <FIELDS>
                <FIELD NAME="delay_ch_2">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Bit 31 to 0 of delay_ch_2"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="write-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="phase_mult_ch_2">
              <PROPERTY NAME="DESCRIPTION" VALUE="Data signal of phase_mult_ch_2"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="32"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="write-only"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0"/>
              <FIELDS>
                <FIELD NAME="phase_mult_ch_2">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Bit 31 to 0 of phase_mult_ch_2"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="write-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
          </REGISTERS>
        </ADDRESSBLOCK>
      </ADDRESSBLOCKS>
      <PARAMETERS>
        <PARAMETER NAME="C_S_AXI_CONTROL_ADDR_WIDTH" VALUE="6"/>
        <PARAMETER NAME="C_S_AXI_CONTROL_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="Component_Name" VALUE="adj_measure_worker_0"/>
        <PARAMETER NAME="clk_period" VALUE="3.1"/>
        <PARAMETER NAME="machine" VALUE="64"/>
        <PARAMETER NAME="combinational" VALUE="0"/>
        <PARAMETER NAME="latency" VALUE="3268"/>
        <PARAMETER NAME="II" VALUE="x"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
        <PARAMETER NAME="C_S_AXI_CONTROL_BASEADDR" VALUE="0xB0090000"/>
        <PARAMETER NAME="C_S_AXI_CONTROL_HIGHADDR" VALUE="0xB009FFFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="5" NAME="s_axi_control_AWADDR" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_hpm_M05_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_hpm" PORT="M05_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_control_AWVALID" SIGIS="undef" SIGNAME="radio_axi_interconnect_hpm_M05_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_hpm" PORT="M05_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_control_AWREADY" SIGIS="undef" SIGNAME="radio_axi_interconnect_hpm_M05_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_hpm" PORT="M05_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axi_control_WDATA" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_hpm_M05_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_hpm" PORT="M05_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_control_WSTRB" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_hpm_M05_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_hpm" PORT="M05_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_control_WVALID" SIGIS="undef" SIGNAME="radio_axi_interconnect_hpm_M05_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_hpm" PORT="M05_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_control_WREADY" SIGIS="undef" SIGNAME="radio_axi_interconnect_hpm_M05_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_hpm" PORT="M05_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_control_BRESP" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_hpm_M05_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_hpm" PORT="M05_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_control_BVALID" SIGIS="undef" SIGNAME="radio_axi_interconnect_hpm_M05_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_hpm" PORT="M05_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_control_BREADY" SIGIS="undef" SIGNAME="radio_axi_interconnect_hpm_M05_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_hpm" PORT="M05_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="5" NAME="s_axi_control_ARADDR" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_hpm_M05_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_hpm" PORT="M05_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_control_ARVALID" SIGIS="undef" SIGNAME="radio_axi_interconnect_hpm_M05_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_hpm" PORT="M05_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_control_ARREADY" SIGIS="undef" SIGNAME="radio_axi_interconnect_hpm_M05_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_hpm" PORT="M05_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="s_axi_control_RDATA" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_hpm_M05_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_hpm" PORT="M05_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_control_RRESP" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_hpm_M05_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_hpm" PORT="M05_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_control_RVALID" SIGIS="undef" SIGNAME="radio_axi_interconnect_hpm_M05_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_hpm" PORT="M05_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_control_RREADY" SIGIS="undef" SIGNAME="radio_axi_interconnect_hpm_M05_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_hpm" PORT="M05_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="307200000" DIR="I" NAME="ap_clk" SIGIS="clk" SIGNAME="radio_rfdc_clk_adc0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_rfdc" PORT="clk_adc0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ap_rst_n" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="radio_proc_sys_reset_adc0_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_proc_sys_reset_adc0" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="interrupt" SENSITIVITY="LEVEL_HIGH" SIGIS="INTERRUPT"/>
        <PORT DIR="I" NAME="in_ifg_q_TVALID" SIGIS="undef" SIGNAME="radio_measure_worker_in_ifg_q_TVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_trigger_worker" PORT="out_meas_ifg_q_TVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="in_ifg_q_TREADY" SIGIS="undef" SIGNAME="radio_measure_worker_in_ifg_q_TREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_trigger_worker" PORT="out_meas_ifg_q_TREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="in_ifg_q_TDATA" RIGHT="0" SIGIS="undef" SIGNAME="radio_measure_worker_in_ifg_q_TDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_trigger_worker" PORT="out_meas_ifg_q_TDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="in_ifg_time_q_TVALID" SIGIS="undef" SIGNAME="radio_measure_worker_in_ifg_time_q_TVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_trigger_worker" PORT="out_meas_ifg_time_q_TVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="in_ifg_time_q_TREADY" SIGIS="undef" SIGNAME="radio_measure_worker_in_ifg_time_q_TREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_trigger_worker" PORT="out_meas_ifg_time_q_TREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="47" NAME="in_ifg_time_q_TDATA" RIGHT="0" SIGIS="undef" SIGNAME="radio_measure_worker_in_ifg_time_q_TDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_trigger_worker" PORT="out_meas_ifg_time_q_TDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="out_correction_data_q_TVALID" SIGIS="undef" SIGNAME="radio_measure_worker_out_correction_data_q_TVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_pc_dr" PORT="in_correction_data1_q_TVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="out_correction_data_q_TREADY" SIGIS="undef" SIGNAME="radio_measure_worker_out_correction_data_q_TREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_pc_dr" PORT="in_correction_data1_q_TREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="511" NAME="out_correction_data_q_TDATA" RIGHT="0" SIGIS="undef" SIGNAME="radio_measure_worker_out_correction_data_q_TDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_pc_dr" PORT="in_correction_data1_q_TDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="out_correction_data_ch_2_q_TVALID" SIGIS="undef" SIGNAME="radio_measure_worker_out_correction_data_ch_2_q_TVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_pc_dr_x2_0" PORT="in_correction_data1_q_TVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="out_correction_data_ch_2_q_TREADY" SIGIS="undef" SIGNAME="radio_measure_worker_out_correction_data_ch_2_q_TREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_pc_dr_x2_0" PORT="in_correction_data1_q_TREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="511" NAME="out_correction_data_ch_2_q_TDATA" RIGHT="0" SIGIS="undef" SIGNAME="radio_measure_worker_out_correction_data_ch_2_q_TDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_pc_dr_x2_0" PORT="in_correction_data1_q_TDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="out_log_data_q_TVALID" SIGIS="undef" SIGNAME="radio_measure_worker_out_log_data_q_TVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_writer_log" PORT="in_q_TVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="out_log_data_q_TREADY" SIGIS="undef" SIGNAME="radio_measure_worker_out_log_data_q_TREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_writer_log" PORT="in_q_TREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="511" NAME="out_log_data_q_TDATA" RIGHT="0" SIGIS="undef" SIGNAME="radio_measure_worker_out_log_data_q_TDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_writer_log" PORT="in_q_TDATA"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="radio_axi_interconnect_hpm_M05_AXI" DATAWIDTH="32" NAME="s_axi_control" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="ADDR_WIDTH" VALUE="6"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="307200000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="0"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="adj_rfdc_0_clk_adc0"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s_axi_control_AWADDR"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s_axi_control_AWVALID"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s_axi_control_AWREADY"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s_axi_control_WDATA"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="s_axi_control_WSTRB"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s_axi_control_WVALID"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s_axi_control_WREADY"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s_axi_control_BRESP"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s_axi_control_BVALID"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s_axi_control_BREADY"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s_axi_control_ARADDR"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s_axi_control_ARVALID"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s_axi_control_ARREADY"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s_axi_control_RDATA"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s_axi_control_RRESP"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s_axi_control_RVALID"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s_axi_control_RREADY"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="radio_trigger_worker_out_meas_ifg_q" NAME="in_ifg_q" TYPE="TARGET" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="8"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="LAYERED_METADATA"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="307200000"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="adj_rfdc_0_clk_adc0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="in_ifg_q_TVALID"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="in_ifg_q_TREADY"/>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="in_ifg_q_TDATA"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="radio_trigger_worker_out_meas_ifg_time_q" NAME="in_ifg_time_q" TYPE="TARGET" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="6"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="LAYERED_METADATA"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="307200000"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="adj_rfdc_0_clk_adc0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="in_ifg_time_q_TVALID"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="in_ifg_time_q_TREADY"/>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="in_ifg_time_q_TDATA"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="radio_measure_worker_out_correction_data_q" NAME="out_correction_data_q" TYPE="INITIATOR" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="64"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="LAYERED_METADATA"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="307200000"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="adj_rfdc_0_clk_adc0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="out_correction_data_q_TVALID"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="out_correction_data_q_TREADY"/>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="out_correction_data_q_TDATA"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="radio_measure_worker_out_correction_data_ch_2_q" NAME="out_correction_data_ch_2_q" TYPE="INITIATOR" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="64"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="LAYERED_METADATA"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="307200000"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="adj_rfdc_0_clk_adc0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="out_correction_data_ch_2_q_TVALID"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="out_correction_data_ch_2_q_TREADY"/>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="out_correction_data_ch_2_q_TDATA"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="radio_measure_worker_out_log_data_q" NAME="out_log_data_q" TYPE="INITIATOR" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="64"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="LAYERED_METADATA"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="307200000"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="adj_rfdc_0_clk_adc0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="out_log_data_q_TVALID"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="out_log_data_q_TREADY"/>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="out_log_data_q_TDATA"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="2114050974" FULLNAME="/radio/pc_averager" HWVERSION="1.0" INSTANCE="radio_pc_averager" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="pc_averager" VLNV="xilinx.com:hls:pc_averager:1.0">
      <DOCUMENTS/>
      <ADDRESSBLOCKS>
        <ADDRESSBLOCK ACCESS="read-write" INTERFACE="s_axi_control" NAME="Reg" RANGE="65536" USAGE="register">
          <REGISTERS>
            <REGISTER NAME="CTRL">
              <PROPERTY NAME="DESCRIPTION" VALUE="Control signals"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0"/>
              <FIELDS>
                <FIELD NAME="AP_START">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Control signal Register for 'ap_start'."/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE="modify"/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="AP_DONE">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Control signal Register for 'ap_done'."/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="1"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE="modify"/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="1"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="AP_IDLE">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Control signal Register for 'ap_idle'."/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="2"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE="modify"/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="2"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="AP_READY">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Control signal Register for 'ap_ready'."/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="3"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE="modify"/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="3"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="RESERVED_1">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Reserved.  0s on read."/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="4"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE="modify"/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="4"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="3"/>
                </FIELD>
                <FIELD NAME="AUTO_RESTART">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Control signal Register for 'auto_restart'."/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="7"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE="modify"/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="7"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="RESERVED_2">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Reserved.  0s on read."/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="8"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE="modify"/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="8"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="INTERRUPT">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Control signal Register for 'interrupt'."/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="9"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE="modify"/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="9"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="RESERVED_3">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Reserved.  0s on read."/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="10"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE="modify"/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="10"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="22"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="GIER">
              <PROPERTY NAME="DESCRIPTION" VALUE="Global Interrupt Enable Register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="4"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0"/>
              <FIELDS>
                <FIELD NAME="Enable">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE="modify"/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="RESERVED">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Reserved.  0s on read."/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="1"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE="modify"/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="1"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="31"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IP_IER">
              <PROPERTY NAME="DESCRIPTION" VALUE="IP Interrupt Enable Register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="8"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0"/>
              <FIELDS>
                <FIELD NAME="CHAN0_INT_EN">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE="modify"/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="CHAN1_INT_EN">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="1"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE="modify"/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="1"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="RESERVED_0">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Reserved.  0s on read."/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="2"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE="modify"/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="2"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="30"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IP_ISR">
              <PROPERTY NAME="DESCRIPTION" VALUE="IP Interrupt Status Register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="12"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0"/>
              <FIELDS>
                <FIELD NAME="CHAN0_INT_ST">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 interrupt, 1 = Channel 0 interrupt."/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE="modify"/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="CHAN1_INT_ST">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 interrupt, 1 = Channel 1 interrupt."/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="1"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE="modify"/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="1"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="RESERVED_0">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Reserved.  0s on read."/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="2"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE="modify"/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="2"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="30"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="avg_mem_offset_1">
              <PROPERTY NAME="DESCRIPTION" VALUE="Data signal of avg_mem_offset"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="16"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="write-only"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0"/>
              <FIELDS>
                <FIELD NAME="avg_mem_offset">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Bit 31 to 0 of avg_mem_offset"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="write-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="avg_mem_offset_2">
              <PROPERTY NAME="DESCRIPTION" VALUE="Data signal of avg_mem_offset"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="20"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="write-only"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0"/>
              <FIELDS>
                <FIELD NAME="avg_mem_offset">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Bit 63 to 32 of avg_mem_offset"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="write-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="result_mem_offset_1">
              <PROPERTY NAME="DESCRIPTION" VALUE="Data signal of result_mem_offset"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="28"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="write-only"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0"/>
              <FIELDS>
                <FIELD NAME="result_mem_offset">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Bit 31 to 0 of result_mem_offset"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="write-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="result_mem_offset_2">
              <PROPERTY NAME="DESCRIPTION" VALUE="Data signal of result_mem_offset"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="32"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="write-only"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0"/>
              <FIELDS>
                <FIELD NAME="result_mem_offset">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Bit 63 to 32 of result_mem_offset"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="write-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="num_samples">
              <PROPERTY NAME="DESCRIPTION" VALUE="Data signal of num_samples"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="40"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="write-only"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0"/>
              <FIELDS>
                <FIELD NAME="num_samples">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Bit 31 to 0 of num_samples"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="write-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="demanded_avgs">
              <PROPERTY NAME="DESCRIPTION" VALUE="Data signal of demanded_avgs"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="48"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="write-only"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0"/>
              <FIELDS>
                <FIELD NAME="demanded_avgs">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Bit 31 to 0 of demanded_avgs"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="write-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="write_in">
              <PROPERTY NAME="DESCRIPTION" VALUE="Data signal of write_in"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="56"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="write-only"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0"/>
              <FIELDS>
                <FIELD NAME="write_in">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Bit 31 to 0 of write_in"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="write-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="write_out">
              <PROPERTY NAME="DESCRIPTION" VALUE="Data signal of write_out"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="64"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-only"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0"/>
              <FIELDS>
                <FIELD NAME="write_out">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Bit 31 to 0 of write_out"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE="modify"/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="write_out_ctrl">
              <PROPERTY NAME="DESCRIPTION" VALUE="Control signal of write_out"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="68"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-only"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0"/>
              <FIELDS>
                <FIELD NAME="write_out_ap_vld">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Control signal write_out_ap_vld"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE="modify"/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="RESERVED">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Reserved.  0s on read."/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="1"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE="modify"/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="1"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="31"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
          </REGISTERS>
        </ADDRESSBLOCK>
      </ADDRESSBLOCKS>
      <PARAMETERS>
        <PARAMETER NAME="C_S_AXI_CONTROL_ADDR_WIDTH" VALUE="7"/>
        <PARAMETER NAME="C_S_AXI_CONTROL_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_M_AXI_AVG_MEM_ID_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXI_AVG_MEM_ADDR_WIDTH" VALUE="64"/>
        <PARAMETER NAME="C_M_AXI_AVG_MEM_DATA_WIDTH" VALUE="512"/>
        <PARAMETER NAME="C_M_AXI_AVG_MEM_AWUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXI_AVG_MEM_ARUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXI_AVG_MEM_WUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXI_AVG_MEM_RUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXI_AVG_MEM_BUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXI_AVG_MEM_USER_VALUE" VALUE="0x00000000"/>
        <PARAMETER NAME="C_M_AXI_AVG_MEM_PROT_VALUE" VALUE="&quot;000&quot;"/>
        <PARAMETER NAME="C_M_AXI_AVG_MEM_CACHE_VALUE" VALUE="&quot;0011&quot;"/>
        <PARAMETER NAME="C_M_AXI_RESULT_MEM_ID_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXI_RESULT_MEM_ADDR_WIDTH" VALUE="64"/>
        <PARAMETER NAME="C_M_AXI_RESULT_MEM_DATA_WIDTH" VALUE="512"/>
        <PARAMETER NAME="C_M_AXI_RESULT_MEM_AWUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXI_RESULT_MEM_ARUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXI_RESULT_MEM_WUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXI_RESULT_MEM_RUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXI_RESULT_MEM_BUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXI_RESULT_MEM_USER_VALUE" VALUE="0x00000000"/>
        <PARAMETER NAME="C_M_AXI_RESULT_MEM_PROT_VALUE" VALUE="&quot;000&quot;"/>
        <PARAMETER NAME="C_M_AXI_RESULT_MEM_CACHE_VALUE" VALUE="&quot;0011&quot;"/>
        <PARAMETER NAME="C_M_AXI_AVG_MEM_ENABLE_ID_PORTS" VALUE="false"/>
        <PARAMETER NAME="C_M_AXI_AVG_MEM_ENABLE_USER_PORTS" VALUE="false"/>
        <PARAMETER NAME="C_M_AXI_RESULT_MEM_ENABLE_ID_PORTS" VALUE="false"/>
        <PARAMETER NAME="C_M_AXI_RESULT_MEM_ENABLE_USER_PORTS" VALUE="false"/>
        <PARAMETER NAME="Component_Name" VALUE="adj_pc_averager_0"/>
        <PARAMETER NAME="clk_period" VALUE="3.1"/>
        <PARAMETER NAME="machine" VALUE="64"/>
        <PARAMETER NAME="combinational" VALUE="0"/>
        <PARAMETER NAME="latency" VALUE="undef"/>
        <PARAMETER NAME="II" VALUE="x"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
        <PARAMETER NAME="C_S_AXI_CONTROL_BASEADDR" VALUE="0xB0000000"/>
        <PARAMETER NAME="C_S_AXI_CONTROL_HIGHADDR" VALUE="0xB000FFFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="6" NAME="s_axi_control_AWADDR" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_hpm_M04_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_hpm" PORT="M04_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_control_AWVALID" SIGIS="undef" SIGNAME="radio_axi_interconnect_hpm_M04_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_hpm" PORT="M04_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_control_AWREADY" SIGIS="undef" SIGNAME="radio_axi_interconnect_hpm_M04_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_hpm" PORT="M04_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axi_control_WDATA" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_hpm_M04_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_hpm" PORT="M04_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_control_WSTRB" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_hpm_M04_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_hpm" PORT="M04_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_control_WVALID" SIGIS="undef" SIGNAME="radio_axi_interconnect_hpm_M04_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_hpm" PORT="M04_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_control_WREADY" SIGIS="undef" SIGNAME="radio_axi_interconnect_hpm_M04_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_hpm" PORT="M04_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_control_BRESP" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_hpm_M04_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_hpm" PORT="M04_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_control_BVALID" SIGIS="undef" SIGNAME="radio_axi_interconnect_hpm_M04_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_hpm" PORT="M04_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_control_BREADY" SIGIS="undef" SIGNAME="radio_axi_interconnect_hpm_M04_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_hpm" PORT="M04_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="6" NAME="s_axi_control_ARADDR" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_hpm_M04_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_hpm" PORT="M04_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_control_ARVALID" SIGIS="undef" SIGNAME="radio_axi_interconnect_hpm_M04_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_hpm" PORT="M04_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_control_ARREADY" SIGIS="undef" SIGNAME="radio_axi_interconnect_hpm_M04_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_hpm" PORT="M04_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="s_axi_control_RDATA" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_hpm_M04_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_hpm" PORT="M04_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_control_RRESP" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_hpm_M04_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_hpm" PORT="M04_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_control_RVALID" SIGIS="undef" SIGNAME="radio_axi_interconnect_hpm_M04_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_hpm" PORT="M04_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_control_RREADY" SIGIS="undef" SIGNAME="radio_axi_interconnect_hpm_M04_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_hpm" PORT="M04_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="307200000" DIR="I" NAME="ap_clk" SIGIS="clk" SIGNAME="radio_rfdc_clk_adc0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_rfdc" PORT="clk_adc0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ap_rst_n" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="radio_proc_sys_reset_adc0_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_proc_sys_reset_adc0" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="interrupt" SENSITIVITY="LEVEL_HIGH" SIGIS="INTERRUPT"/>
        <PORT DIR="O" LEFT="63" NAME="m_axi_avg_mem_AWADDR" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S03_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_0" PORT="S03_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="m_axi_avg_mem_AWLEN" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S03_AXI_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_0" PORT="S03_AXI_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_avg_mem_AWSIZE" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S03_AXI_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_0" PORT="S03_AXI_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axi_avg_mem_AWBURST" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S03_AXI_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_0" PORT="S03_AXI_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axi_avg_mem_AWLOCK" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S03_AXI_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_0" PORT="S03_AXI_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_avg_mem_AWREGION" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S03_AXI_awregion">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_0" PORT="S03_AXI_awregion"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_avg_mem_AWCACHE" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S03_AXI_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_0" PORT="S03_AXI_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_avg_mem_AWPROT" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S03_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_0" PORT="S03_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_avg_mem_AWQOS" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S03_AXI_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_0" PORT="S03_AXI_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_avg_mem_AWVALID" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S03_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_0" PORT="S03_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_avg_mem_AWREADY" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S03_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_0" PORT="S03_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="511" NAME="m_axi_avg_mem_WDATA" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S03_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_0" PORT="S03_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="m_axi_avg_mem_WSTRB" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S03_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_0" PORT="S03_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_avg_mem_WLAST" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S03_AXI_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_0" PORT="S03_AXI_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_avg_mem_WVALID" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S03_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_0" PORT="S03_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_avg_mem_WREADY" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S03_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_0" PORT="S03_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="m_axi_avg_mem_BRESP" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S03_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_0" PORT="S03_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_avg_mem_BVALID" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S03_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_0" PORT="S03_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_avg_mem_BREADY" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S03_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_0" PORT="S03_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="m_axi_avg_mem_ARADDR" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S03_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_0" PORT="S03_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="m_axi_avg_mem_ARLEN" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S03_AXI_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_0" PORT="S03_AXI_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_avg_mem_ARSIZE" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S03_AXI_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_0" PORT="S03_AXI_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axi_avg_mem_ARBURST" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S03_AXI_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_0" PORT="S03_AXI_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axi_avg_mem_ARLOCK" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S03_AXI_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_0" PORT="S03_AXI_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_avg_mem_ARREGION" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S03_AXI_arregion">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_0" PORT="S03_AXI_arregion"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_avg_mem_ARCACHE" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S03_AXI_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_0" PORT="S03_AXI_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_avg_mem_ARPROT" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S03_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_0" PORT="S03_AXI_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_avg_mem_ARQOS" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S03_AXI_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_0" PORT="S03_AXI_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_avg_mem_ARVALID" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S03_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_0" PORT="S03_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_avg_mem_ARREADY" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S03_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_0" PORT="S03_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="511" NAME="m_axi_avg_mem_RDATA" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S03_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_0" PORT="S03_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="m_axi_avg_mem_RRESP" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S03_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_0" PORT="S03_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_avg_mem_RLAST" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S03_AXI_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_0" PORT="S03_AXI_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_avg_mem_RVALID" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S03_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_0" PORT="S03_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_avg_mem_RREADY" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S03_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_0" PORT="S03_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="m_axi_result_mem_AWADDR" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S04_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_0" PORT="S04_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="m_axi_result_mem_AWLEN" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S04_AXI_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_0" PORT="S04_AXI_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_result_mem_AWSIZE" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S04_AXI_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_0" PORT="S04_AXI_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axi_result_mem_AWBURST" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S04_AXI_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_0" PORT="S04_AXI_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axi_result_mem_AWLOCK" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S04_AXI_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_0" PORT="S04_AXI_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_result_mem_AWREGION" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S04_AXI_awregion">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_0" PORT="S04_AXI_awregion"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_result_mem_AWCACHE" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S04_AXI_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_0" PORT="S04_AXI_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_result_mem_AWPROT" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S04_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_0" PORT="S04_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_result_mem_AWQOS" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S04_AXI_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_0" PORT="S04_AXI_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_result_mem_AWVALID" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S04_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_0" PORT="S04_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_result_mem_AWREADY" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S04_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_0" PORT="S04_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="511" NAME="m_axi_result_mem_WDATA" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S04_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_0" PORT="S04_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="m_axi_result_mem_WSTRB" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S04_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_0" PORT="S04_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_result_mem_WLAST" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S04_AXI_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_0" PORT="S04_AXI_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_result_mem_WVALID" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S04_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_0" PORT="S04_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_result_mem_WREADY" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S04_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_0" PORT="S04_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="m_axi_result_mem_BRESP" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S04_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_0" PORT="S04_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_result_mem_BVALID" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S04_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_0" PORT="S04_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_result_mem_BREADY" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S04_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_0" PORT="S04_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="m_axi_result_mem_ARADDR" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S04_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_0" PORT="S04_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="m_axi_result_mem_ARLEN" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S04_AXI_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_0" PORT="S04_AXI_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_result_mem_ARSIZE" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S04_AXI_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_0" PORT="S04_AXI_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axi_result_mem_ARBURST" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S04_AXI_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_0" PORT="S04_AXI_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axi_result_mem_ARLOCK" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S04_AXI_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_0" PORT="S04_AXI_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_result_mem_ARREGION" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S04_AXI_arregion">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_0" PORT="S04_AXI_arregion"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_result_mem_ARCACHE" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S04_AXI_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_0" PORT="S04_AXI_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_result_mem_ARPROT" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S04_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_0" PORT="S04_AXI_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_result_mem_ARQOS" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S04_AXI_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_0" PORT="S04_AXI_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_result_mem_ARVALID" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S04_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_0" PORT="S04_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_result_mem_ARREADY" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S04_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_0" PORT="S04_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="511" NAME="m_axi_result_mem_RDATA" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S04_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_0" PORT="S04_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="m_axi_result_mem_RRESP" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S04_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_0" PORT="S04_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_result_mem_RLAST" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S04_AXI_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_0" PORT="S04_AXI_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_result_mem_RVALID" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S04_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_0" PORT="S04_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_result_mem_RREADY" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S04_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_0" PORT="S04_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="avg_q_TVALID" SIGIS="undef" SIGNAME="radio_pc_averager_avg_q_TVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_pc_dr" PORT="avg_q_TVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="avg_q_TREADY" SIGIS="undef" SIGNAME="radio_pc_averager_avg_q_TREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_pc_dr" PORT="avg_q_TREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="511" NAME="avg_q_TDATA" RIGHT="0" SIGIS="undef" SIGNAME="radio_pc_averager_avg_q_TDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_pc_dr" PORT="avg_q_TDATA"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="radio_axi_interconnect_hpm_M04_AXI" DATAWIDTH="32" NAME="s_axi_control" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="ADDR_WIDTH" VALUE="7"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="307200000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="0"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="adj_rfdc_0_clk_adc0"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s_axi_control_AWADDR"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s_axi_control_AWVALID"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s_axi_control_AWREADY"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s_axi_control_WDATA"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="s_axi_control_WSTRB"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s_axi_control_WVALID"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s_axi_control_WREADY"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s_axi_control_BRESP"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s_axi_control_BVALID"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s_axi_control_BREADY"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s_axi_control_ARADDR"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s_axi_control_ARVALID"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s_axi_control_ARREADY"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s_axi_control_RDATA"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s_axi_control_RRESP"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s_axi_control_RVALID"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s_axi_control_RREADY"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="radio_pc_averager_m_axi_avg_mem" DATAWIDTH="512" NAME="m_axi_avg_mem" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="MAX_READ_BURST_LENGTH" VALUE="64"/>
          <PARAMETER NAME="MAX_WRITE_BURST_LENGTH" VALUE="64"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="512"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="307200000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="64"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="1"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="adj_rfdc_0_clk_adc0"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="m_axi_avg_mem_AWADDR"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="m_axi_avg_mem_AWLEN"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="m_axi_avg_mem_AWSIZE"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="m_axi_avg_mem_AWBURST"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="m_axi_avg_mem_AWLOCK"/>
            <PORTMAP LOGICAL="AWREGION" PHYSICAL="m_axi_avg_mem_AWREGION"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="m_axi_avg_mem_AWCACHE"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="m_axi_avg_mem_AWPROT"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="m_axi_avg_mem_AWQOS"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="m_axi_avg_mem_AWVALID"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="m_axi_avg_mem_AWREADY"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="m_axi_avg_mem_WDATA"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="m_axi_avg_mem_WSTRB"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="m_axi_avg_mem_WLAST"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="m_axi_avg_mem_WVALID"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="m_axi_avg_mem_WREADY"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="m_axi_avg_mem_BRESP"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="m_axi_avg_mem_BVALID"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="m_axi_avg_mem_BREADY"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="m_axi_avg_mem_ARADDR"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="m_axi_avg_mem_ARLEN"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="m_axi_avg_mem_ARSIZE"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="m_axi_avg_mem_ARBURST"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="m_axi_avg_mem_ARLOCK"/>
            <PORTMAP LOGICAL="ARREGION" PHYSICAL="m_axi_avg_mem_ARREGION"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="m_axi_avg_mem_ARCACHE"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="m_axi_avg_mem_ARPROT"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="m_axi_avg_mem_ARQOS"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="m_axi_avg_mem_ARVALID"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="m_axi_avg_mem_ARREADY"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="m_axi_avg_mem_RDATA"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="m_axi_avg_mem_RRESP"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="m_axi_avg_mem_RLAST"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="m_axi_avg_mem_RVALID"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="m_axi_avg_mem_RREADY"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="radio_pc_averager_m_axi_result_mem" DATAWIDTH="512" NAME="m_axi_result_mem" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="MAX_READ_BURST_LENGTH" VALUE="2"/>
          <PARAMETER NAME="MAX_WRITE_BURST_LENGTH" VALUE="64"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="WRITE_ONLY"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="512"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="307200000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="64"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="1"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="adj_rfdc_0_clk_adc0"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="m_axi_result_mem_AWADDR"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="m_axi_result_mem_AWLEN"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="m_axi_result_mem_AWSIZE"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="m_axi_result_mem_AWBURST"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="m_axi_result_mem_AWLOCK"/>
            <PORTMAP LOGICAL="AWREGION" PHYSICAL="m_axi_result_mem_AWREGION"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="m_axi_result_mem_AWCACHE"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="m_axi_result_mem_AWPROT"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="m_axi_result_mem_AWQOS"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="m_axi_result_mem_AWVALID"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="m_axi_result_mem_AWREADY"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="m_axi_result_mem_WDATA"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="m_axi_result_mem_WSTRB"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="m_axi_result_mem_WLAST"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="m_axi_result_mem_WVALID"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="m_axi_result_mem_WREADY"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="m_axi_result_mem_BRESP"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="m_axi_result_mem_BVALID"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="m_axi_result_mem_BREADY"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="m_axi_result_mem_ARADDR"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="m_axi_result_mem_ARLEN"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="m_axi_result_mem_ARSIZE"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="m_axi_result_mem_ARBURST"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="m_axi_result_mem_ARLOCK"/>
            <PORTMAP LOGICAL="ARREGION" PHYSICAL="m_axi_result_mem_ARREGION"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="m_axi_result_mem_ARCACHE"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="m_axi_result_mem_ARPROT"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="m_axi_result_mem_ARQOS"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="m_axi_result_mem_ARVALID"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="m_axi_result_mem_ARREADY"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="m_axi_result_mem_RDATA"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="m_axi_result_mem_RRESP"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="m_axi_result_mem_RLAST"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="m_axi_result_mem_RVALID"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="m_axi_result_mem_RREADY"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="radio_pc_dr_avg_q" NAME="avg_q" TYPE="TARGET" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="64"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="LAYERED_METADATA"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="307200000"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="adj_rfdc_0_clk_adc0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="avg_q_TVALID"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="avg_q_TREADY"/>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="avg_q_TDATA"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
      <MEMORYMAP>
        <MEMRANGE ADDRESSBLOCK="C0_DDR4_ADDRESS_BLOCK" BASENAME="C_BASEADDR" BASEVALUE="0x1000000000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x11FFFFFFFF" INSTANCE="ddr_ddr4_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="m_axi_avg_mem" MEMTYPE="MEMORY" SLAVEBUSINTERFACE="C0_DDR4_S_AXI"/>
        <MEMRANGE ADDRESSBLOCK="C0_DDR4_ADDRESS_BLOCK" BASENAME="C_BASEADDR" BASEVALUE="0x1000000000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x11FFFFFFFF" INSTANCE="ddr_ddr4_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="m_axi_result_mem" MEMTYPE="MEMORY" SLAVEBUSINTERFACE="C0_DDR4_S_AXI"/>
      </MEMORYMAP>
      <PERIPHERALS>
        <PERIPHERAL INSTANCE="ddr_ddr4_0"/>
      </PERIPHERALS>
    </MODULE>
    <MODULE COREREVISION="2114050974" FULLNAME="/radio/pc_averager_2" HWVERSION="1.0" INSTANCE="radio_pc_averager_2" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="pc_averager" VLNV="xilinx.com:hls:pc_averager:1.0">
      <DOCUMENTS/>
      <ADDRESSBLOCKS>
        <ADDRESSBLOCK ACCESS="read-write" INTERFACE="s_axi_control" NAME="Reg" RANGE="65536" USAGE="register">
          <REGISTERS>
            <REGISTER NAME="CTRL">
              <PROPERTY NAME="DESCRIPTION" VALUE="Control signals"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0"/>
              <FIELDS>
                <FIELD NAME="AP_START">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Control signal Register for 'ap_start'."/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE="modify"/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="AP_DONE">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Control signal Register for 'ap_done'."/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="1"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE="modify"/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="1"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="AP_IDLE">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Control signal Register for 'ap_idle'."/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="2"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE="modify"/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="2"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="AP_READY">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Control signal Register for 'ap_ready'."/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="3"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE="modify"/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="3"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="RESERVED_1">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Reserved.  0s on read."/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="4"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE="modify"/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="4"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="3"/>
                </FIELD>
                <FIELD NAME="AUTO_RESTART">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Control signal Register for 'auto_restart'."/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="7"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE="modify"/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="7"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="RESERVED_2">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Reserved.  0s on read."/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="8"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE="modify"/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="8"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="INTERRUPT">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Control signal Register for 'interrupt'."/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="9"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE="modify"/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="9"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="RESERVED_3">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Reserved.  0s on read."/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="10"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE="modify"/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="10"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="22"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="GIER">
              <PROPERTY NAME="DESCRIPTION" VALUE="Global Interrupt Enable Register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="4"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0"/>
              <FIELDS>
                <FIELD NAME="Enable">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE="modify"/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="RESERVED">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Reserved.  0s on read."/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="1"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE="modify"/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="1"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="31"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IP_IER">
              <PROPERTY NAME="DESCRIPTION" VALUE="IP Interrupt Enable Register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="8"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0"/>
              <FIELDS>
                <FIELD NAME="CHAN0_INT_EN">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE="modify"/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="CHAN1_INT_EN">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="1"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE="modify"/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="1"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="RESERVED_0">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Reserved.  0s on read."/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="2"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE="modify"/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="2"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="30"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IP_ISR">
              <PROPERTY NAME="DESCRIPTION" VALUE="IP Interrupt Status Register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="12"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0"/>
              <FIELDS>
                <FIELD NAME="CHAN0_INT_ST">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 interrupt, 1 = Channel 0 interrupt."/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE="modify"/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="CHAN1_INT_ST">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 interrupt, 1 = Channel 1 interrupt."/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="1"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE="modify"/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="1"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="RESERVED_0">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Reserved.  0s on read."/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="2"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE="modify"/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="2"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="30"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="avg_mem_offset_1">
              <PROPERTY NAME="DESCRIPTION" VALUE="Data signal of avg_mem_offset"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="16"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="write-only"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0"/>
              <FIELDS>
                <FIELD NAME="avg_mem_offset">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Bit 31 to 0 of avg_mem_offset"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="write-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="avg_mem_offset_2">
              <PROPERTY NAME="DESCRIPTION" VALUE="Data signal of avg_mem_offset"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="20"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="write-only"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0"/>
              <FIELDS>
                <FIELD NAME="avg_mem_offset">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Bit 63 to 32 of avg_mem_offset"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="write-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="result_mem_offset_1">
              <PROPERTY NAME="DESCRIPTION" VALUE="Data signal of result_mem_offset"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="28"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="write-only"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0"/>
              <FIELDS>
                <FIELD NAME="result_mem_offset">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Bit 31 to 0 of result_mem_offset"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="write-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="result_mem_offset_2">
              <PROPERTY NAME="DESCRIPTION" VALUE="Data signal of result_mem_offset"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="32"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="write-only"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0"/>
              <FIELDS>
                <FIELD NAME="result_mem_offset">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Bit 63 to 32 of result_mem_offset"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="write-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="num_samples">
              <PROPERTY NAME="DESCRIPTION" VALUE="Data signal of num_samples"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="40"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="write-only"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0"/>
              <FIELDS>
                <FIELD NAME="num_samples">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Bit 31 to 0 of num_samples"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="write-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="demanded_avgs">
              <PROPERTY NAME="DESCRIPTION" VALUE="Data signal of demanded_avgs"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="48"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="write-only"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0"/>
              <FIELDS>
                <FIELD NAME="demanded_avgs">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Bit 31 to 0 of demanded_avgs"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="write-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="write_in">
              <PROPERTY NAME="DESCRIPTION" VALUE="Data signal of write_in"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="56"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="write-only"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0"/>
              <FIELDS>
                <FIELD NAME="write_in">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Bit 31 to 0 of write_in"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="write-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="write_out">
              <PROPERTY NAME="DESCRIPTION" VALUE="Data signal of write_out"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="64"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-only"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0"/>
              <FIELDS>
                <FIELD NAME="write_out">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Bit 31 to 0 of write_out"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE="modify"/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="write_out_ctrl">
              <PROPERTY NAME="DESCRIPTION" VALUE="Control signal of write_out"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="68"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-only"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0"/>
              <FIELDS>
                <FIELD NAME="write_out_ap_vld">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Control signal write_out_ap_vld"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE="modify"/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="RESERVED">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Reserved.  0s on read."/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="1"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE="modify"/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="1"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="31"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
          </REGISTERS>
        </ADDRESSBLOCK>
      </ADDRESSBLOCKS>
      <PARAMETERS>
        <PARAMETER NAME="C_S_AXI_CONTROL_ADDR_WIDTH" VALUE="7"/>
        <PARAMETER NAME="C_S_AXI_CONTROL_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_M_AXI_AVG_MEM_ID_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXI_AVG_MEM_ADDR_WIDTH" VALUE="64"/>
        <PARAMETER NAME="C_M_AXI_AVG_MEM_DATA_WIDTH" VALUE="512"/>
        <PARAMETER NAME="C_M_AXI_AVG_MEM_AWUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXI_AVG_MEM_ARUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXI_AVG_MEM_WUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXI_AVG_MEM_RUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXI_AVG_MEM_BUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXI_AVG_MEM_USER_VALUE" VALUE="0x00000000"/>
        <PARAMETER NAME="C_M_AXI_AVG_MEM_PROT_VALUE" VALUE="&quot;000&quot;"/>
        <PARAMETER NAME="C_M_AXI_AVG_MEM_CACHE_VALUE" VALUE="&quot;0011&quot;"/>
        <PARAMETER NAME="C_M_AXI_RESULT_MEM_ID_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXI_RESULT_MEM_ADDR_WIDTH" VALUE="64"/>
        <PARAMETER NAME="C_M_AXI_RESULT_MEM_DATA_WIDTH" VALUE="512"/>
        <PARAMETER NAME="C_M_AXI_RESULT_MEM_AWUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXI_RESULT_MEM_ARUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXI_RESULT_MEM_WUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXI_RESULT_MEM_RUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXI_RESULT_MEM_BUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXI_RESULT_MEM_USER_VALUE" VALUE="0x00000000"/>
        <PARAMETER NAME="C_M_AXI_RESULT_MEM_PROT_VALUE" VALUE="&quot;000&quot;"/>
        <PARAMETER NAME="C_M_AXI_RESULT_MEM_CACHE_VALUE" VALUE="&quot;0011&quot;"/>
        <PARAMETER NAME="C_M_AXI_AVG_MEM_ENABLE_ID_PORTS" VALUE="false"/>
        <PARAMETER NAME="C_M_AXI_AVG_MEM_ENABLE_USER_PORTS" VALUE="false"/>
        <PARAMETER NAME="C_M_AXI_RESULT_MEM_ENABLE_ID_PORTS" VALUE="false"/>
        <PARAMETER NAME="C_M_AXI_RESULT_MEM_ENABLE_USER_PORTS" VALUE="false"/>
        <PARAMETER NAME="Component_Name" VALUE="adj_pc_averager_2_0"/>
        <PARAMETER NAME="clk_period" VALUE="3.1"/>
        <PARAMETER NAME="machine" VALUE="64"/>
        <PARAMETER NAME="combinational" VALUE="0"/>
        <PARAMETER NAME="latency" VALUE="undef"/>
        <PARAMETER NAME="II" VALUE="x"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
        <PARAMETER NAME="C_S_AXI_CONTROL_BASEADDR" VALUE="0xB00C0000"/>
        <PARAMETER NAME="C_S_AXI_CONTROL_HIGHADDR" VALUE="0xB00CFFFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="6" NAME="s_axi_control_AWADDR" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_hpm_M08_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_hpm" PORT="M08_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_control_AWVALID" SIGIS="undef" SIGNAME="radio_axi_interconnect_hpm_M08_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_hpm" PORT="M08_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_control_AWREADY" SIGIS="undef" SIGNAME="radio_axi_interconnect_hpm_M08_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_hpm" PORT="M08_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axi_control_WDATA" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_hpm_M08_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_hpm" PORT="M08_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_control_WSTRB" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_hpm_M08_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_hpm" PORT="M08_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_control_WVALID" SIGIS="undef" SIGNAME="radio_axi_interconnect_hpm_M08_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_hpm" PORT="M08_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_control_WREADY" SIGIS="undef" SIGNAME="radio_axi_interconnect_hpm_M08_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_hpm" PORT="M08_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_control_BRESP" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_hpm_M08_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_hpm" PORT="M08_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_control_BVALID" SIGIS="undef" SIGNAME="radio_axi_interconnect_hpm_M08_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_hpm" PORT="M08_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_control_BREADY" SIGIS="undef" SIGNAME="radio_axi_interconnect_hpm_M08_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_hpm" PORT="M08_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="6" NAME="s_axi_control_ARADDR" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_hpm_M08_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_hpm" PORT="M08_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_control_ARVALID" SIGIS="undef" SIGNAME="radio_axi_interconnect_hpm_M08_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_hpm" PORT="M08_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_control_ARREADY" SIGIS="undef" SIGNAME="radio_axi_interconnect_hpm_M08_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_hpm" PORT="M08_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="s_axi_control_RDATA" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_hpm_M08_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_hpm" PORT="M08_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_control_RRESP" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_hpm_M08_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_hpm" PORT="M08_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_control_RVALID" SIGIS="undef" SIGNAME="radio_axi_interconnect_hpm_M08_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_hpm" PORT="M08_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_control_RREADY" SIGIS="undef" SIGNAME="radio_axi_interconnect_hpm_M08_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_hpm" PORT="M08_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="307200000" DIR="I" NAME="ap_clk" SIGIS="clk" SIGNAME="radio_rfdc_clk_adc0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_rfdc" PORT="clk_adc0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ap_rst_n" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="radio_proc_sys_reset_adc0_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_proc_sys_reset_adc0" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="interrupt" SENSITIVITY="LEVEL_HIGH" SIGIS="INTERRUPT"/>
        <PORT DIR="O" LEFT="63" NAME="m_axi_avg_mem_AWADDR" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S07_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_0" PORT="S07_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="m_axi_avg_mem_AWLEN" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S07_AXI_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_0" PORT="S07_AXI_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_avg_mem_AWSIZE" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S07_AXI_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_0" PORT="S07_AXI_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axi_avg_mem_AWBURST" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S07_AXI_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_0" PORT="S07_AXI_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axi_avg_mem_AWLOCK" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S07_AXI_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_0" PORT="S07_AXI_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_avg_mem_AWREGION" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S07_AXI_awregion">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_0" PORT="S07_AXI_awregion"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_avg_mem_AWCACHE" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S07_AXI_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_0" PORT="S07_AXI_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_avg_mem_AWPROT" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S07_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_0" PORT="S07_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_avg_mem_AWQOS" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S07_AXI_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_0" PORT="S07_AXI_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_avg_mem_AWVALID" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S07_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_0" PORT="S07_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_avg_mem_AWREADY" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S07_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_0" PORT="S07_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="511" NAME="m_axi_avg_mem_WDATA" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S07_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_0" PORT="S07_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="m_axi_avg_mem_WSTRB" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S07_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_0" PORT="S07_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_avg_mem_WLAST" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S07_AXI_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_0" PORT="S07_AXI_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_avg_mem_WVALID" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S07_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_0" PORT="S07_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_avg_mem_WREADY" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S07_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_0" PORT="S07_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="m_axi_avg_mem_BRESP" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S07_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_0" PORT="S07_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_avg_mem_BVALID" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S07_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_0" PORT="S07_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_avg_mem_BREADY" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S07_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_0" PORT="S07_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="m_axi_avg_mem_ARADDR" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S07_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_0" PORT="S07_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="m_axi_avg_mem_ARLEN" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S07_AXI_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_0" PORT="S07_AXI_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_avg_mem_ARSIZE" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S07_AXI_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_0" PORT="S07_AXI_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axi_avg_mem_ARBURST" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S07_AXI_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_0" PORT="S07_AXI_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axi_avg_mem_ARLOCK" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S07_AXI_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_0" PORT="S07_AXI_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_avg_mem_ARREGION" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S07_AXI_arregion">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_0" PORT="S07_AXI_arregion"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_avg_mem_ARCACHE" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S07_AXI_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_0" PORT="S07_AXI_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_avg_mem_ARPROT" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S07_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_0" PORT="S07_AXI_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_avg_mem_ARQOS" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S07_AXI_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_0" PORT="S07_AXI_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_avg_mem_ARVALID" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S07_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_0" PORT="S07_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_avg_mem_ARREADY" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S07_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_0" PORT="S07_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="511" NAME="m_axi_avg_mem_RDATA" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S07_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_0" PORT="S07_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="m_axi_avg_mem_RRESP" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S07_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_0" PORT="S07_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_avg_mem_RLAST" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S07_AXI_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_0" PORT="S07_AXI_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_avg_mem_RVALID" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S07_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_0" PORT="S07_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_avg_mem_RREADY" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S07_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_0" PORT="S07_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="m_axi_result_mem_AWADDR" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S08_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_0" PORT="S08_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="m_axi_result_mem_AWLEN" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S08_AXI_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_0" PORT="S08_AXI_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_result_mem_AWSIZE" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S08_AXI_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_0" PORT="S08_AXI_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axi_result_mem_AWBURST" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S08_AXI_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_0" PORT="S08_AXI_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axi_result_mem_AWLOCK" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S08_AXI_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_0" PORT="S08_AXI_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_result_mem_AWREGION" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S08_AXI_awregion">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_0" PORT="S08_AXI_awregion"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_result_mem_AWCACHE" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S08_AXI_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_0" PORT="S08_AXI_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_result_mem_AWPROT" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S08_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_0" PORT="S08_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_result_mem_AWQOS" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S08_AXI_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_0" PORT="S08_AXI_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_result_mem_AWVALID" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S08_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_0" PORT="S08_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_result_mem_AWREADY" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S08_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_0" PORT="S08_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="511" NAME="m_axi_result_mem_WDATA" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S08_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_0" PORT="S08_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="m_axi_result_mem_WSTRB" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S08_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_0" PORT="S08_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_result_mem_WLAST" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S08_AXI_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_0" PORT="S08_AXI_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_result_mem_WVALID" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S08_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_0" PORT="S08_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_result_mem_WREADY" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S08_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_0" PORT="S08_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="m_axi_result_mem_BRESP" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S08_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_0" PORT="S08_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_result_mem_BVALID" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S08_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_0" PORT="S08_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_result_mem_BREADY" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S08_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_0" PORT="S08_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="m_axi_result_mem_ARADDR" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S08_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_0" PORT="S08_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="m_axi_result_mem_ARLEN" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S08_AXI_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_0" PORT="S08_AXI_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_result_mem_ARSIZE" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S08_AXI_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_0" PORT="S08_AXI_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axi_result_mem_ARBURST" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S08_AXI_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_0" PORT="S08_AXI_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axi_result_mem_ARLOCK" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S08_AXI_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_0" PORT="S08_AXI_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_result_mem_ARREGION" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S08_AXI_arregion">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_0" PORT="S08_AXI_arregion"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_result_mem_ARCACHE" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S08_AXI_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_0" PORT="S08_AXI_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_result_mem_ARPROT" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S08_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_0" PORT="S08_AXI_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_result_mem_ARQOS" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S08_AXI_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_0" PORT="S08_AXI_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_result_mem_ARVALID" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S08_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_0" PORT="S08_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_result_mem_ARREADY" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S08_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_0" PORT="S08_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="511" NAME="m_axi_result_mem_RDATA" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S08_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_0" PORT="S08_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="m_axi_result_mem_RRESP" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S08_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_0" PORT="S08_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_result_mem_RLAST" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S08_AXI_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_0" PORT="S08_AXI_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_result_mem_RVALID" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S08_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_0" PORT="S08_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_result_mem_RREADY" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S08_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_0" PORT="S08_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="avg_q_TVALID" SIGIS="undef" SIGNAME="radio_pc_averager_2_avg_q_TVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_pc_dr_x2_0" PORT="avg_q_TVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="avg_q_TREADY" SIGIS="undef" SIGNAME="radio_pc_averager_2_avg_q_TREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_pc_dr_x2_0" PORT="avg_q_TREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="511" NAME="avg_q_TDATA" RIGHT="0" SIGIS="undef" SIGNAME="radio_pc_averager_2_avg_q_TDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_pc_dr_x2_0" PORT="avg_q_TDATA"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="radio_axi_interconnect_hpm_M08_AXI" DATAWIDTH="32" NAME="s_axi_control" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="ADDR_WIDTH" VALUE="7"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="307200000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="0"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="adj_rfdc_0_clk_adc0"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s_axi_control_AWADDR"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s_axi_control_AWVALID"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s_axi_control_AWREADY"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s_axi_control_WDATA"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="s_axi_control_WSTRB"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s_axi_control_WVALID"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s_axi_control_WREADY"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s_axi_control_BRESP"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s_axi_control_BVALID"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s_axi_control_BREADY"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s_axi_control_ARADDR"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s_axi_control_ARVALID"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s_axi_control_ARREADY"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s_axi_control_RDATA"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s_axi_control_RRESP"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s_axi_control_RVALID"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s_axi_control_RREADY"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="radio_pc_averager_2_m_axi_avg_mem" DATAWIDTH="512" NAME="m_axi_avg_mem" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="MAX_READ_BURST_LENGTH" VALUE="64"/>
          <PARAMETER NAME="MAX_WRITE_BURST_LENGTH" VALUE="64"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="512"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="307200000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="64"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="1"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="adj_rfdc_0_clk_adc0"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="m_axi_avg_mem_AWADDR"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="m_axi_avg_mem_AWLEN"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="m_axi_avg_mem_AWSIZE"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="m_axi_avg_mem_AWBURST"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="m_axi_avg_mem_AWLOCK"/>
            <PORTMAP LOGICAL="AWREGION" PHYSICAL="m_axi_avg_mem_AWREGION"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="m_axi_avg_mem_AWCACHE"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="m_axi_avg_mem_AWPROT"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="m_axi_avg_mem_AWQOS"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="m_axi_avg_mem_AWVALID"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="m_axi_avg_mem_AWREADY"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="m_axi_avg_mem_WDATA"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="m_axi_avg_mem_WSTRB"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="m_axi_avg_mem_WLAST"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="m_axi_avg_mem_WVALID"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="m_axi_avg_mem_WREADY"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="m_axi_avg_mem_BRESP"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="m_axi_avg_mem_BVALID"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="m_axi_avg_mem_BREADY"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="m_axi_avg_mem_ARADDR"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="m_axi_avg_mem_ARLEN"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="m_axi_avg_mem_ARSIZE"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="m_axi_avg_mem_ARBURST"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="m_axi_avg_mem_ARLOCK"/>
            <PORTMAP LOGICAL="ARREGION" PHYSICAL="m_axi_avg_mem_ARREGION"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="m_axi_avg_mem_ARCACHE"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="m_axi_avg_mem_ARPROT"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="m_axi_avg_mem_ARQOS"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="m_axi_avg_mem_ARVALID"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="m_axi_avg_mem_ARREADY"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="m_axi_avg_mem_RDATA"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="m_axi_avg_mem_RRESP"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="m_axi_avg_mem_RLAST"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="m_axi_avg_mem_RVALID"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="m_axi_avg_mem_RREADY"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="radio_pc_averager_2_m_axi_result_mem" DATAWIDTH="512" NAME="m_axi_result_mem" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="MAX_READ_BURST_LENGTH" VALUE="2"/>
          <PARAMETER NAME="MAX_WRITE_BURST_LENGTH" VALUE="64"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="WRITE_ONLY"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="512"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="307200000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="64"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="1"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="adj_rfdc_0_clk_adc0"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="m_axi_result_mem_AWADDR"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="m_axi_result_mem_AWLEN"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="m_axi_result_mem_AWSIZE"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="m_axi_result_mem_AWBURST"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="m_axi_result_mem_AWLOCK"/>
            <PORTMAP LOGICAL="AWREGION" PHYSICAL="m_axi_result_mem_AWREGION"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="m_axi_result_mem_AWCACHE"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="m_axi_result_mem_AWPROT"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="m_axi_result_mem_AWQOS"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="m_axi_result_mem_AWVALID"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="m_axi_result_mem_AWREADY"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="m_axi_result_mem_WDATA"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="m_axi_result_mem_WSTRB"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="m_axi_result_mem_WLAST"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="m_axi_result_mem_WVALID"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="m_axi_result_mem_WREADY"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="m_axi_result_mem_BRESP"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="m_axi_result_mem_BVALID"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="m_axi_result_mem_BREADY"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="m_axi_result_mem_ARADDR"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="m_axi_result_mem_ARLEN"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="m_axi_result_mem_ARSIZE"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="m_axi_result_mem_ARBURST"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="m_axi_result_mem_ARLOCK"/>
            <PORTMAP LOGICAL="ARREGION" PHYSICAL="m_axi_result_mem_ARREGION"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="m_axi_result_mem_ARCACHE"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="m_axi_result_mem_ARPROT"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="m_axi_result_mem_ARQOS"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="m_axi_result_mem_ARVALID"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="m_axi_result_mem_ARREADY"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="m_axi_result_mem_RDATA"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="m_axi_result_mem_RRESP"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="m_axi_result_mem_RLAST"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="m_axi_result_mem_RVALID"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="m_axi_result_mem_RREADY"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="radio_pc_dr_x2_0_avg_q" NAME="avg_q" TYPE="TARGET" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="64"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="LAYERED_METADATA"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="307200000"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="adj_rfdc_0_clk_adc0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="avg_q_TVALID"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="avg_q_TREADY"/>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="avg_q_TDATA"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
      <MEMORYMAP>
        <MEMRANGE ADDRESSBLOCK="C0_DDR4_ADDRESS_BLOCK" BASENAME="C_BASEADDR" BASEVALUE="0x1000000000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x11FFFFFFFF" INSTANCE="ddr_ddr4_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="m_axi_avg_mem" MEMTYPE="MEMORY" SLAVEBUSINTERFACE="C0_DDR4_S_AXI"/>
        <MEMRANGE ADDRESSBLOCK="C0_DDR4_ADDRESS_BLOCK" BASENAME="C_BASEADDR" BASEVALUE="0x1000000000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x11FFFFFFFF" INSTANCE="ddr_ddr4_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="m_axi_result_mem" MEMTYPE="MEMORY" SLAVEBUSINTERFACE="C0_DDR4_S_AXI"/>
      </MEMORYMAP>
      <PERIPHERALS>
        <PERIPHERAL INSTANCE="ddr_ddr4_0"/>
      </PERIPHERALS>
    </MODULE>
    <MODULE COREREVISION="2114051059" FULLNAME="/radio/pc_dr" HWVERSION="1.0" INSTANCE="radio_pc_dr" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="pc_dr" VLNV="xilinx.com:hls:pc_dr:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="adj_pc_dr_0"/>
        <PARAMETER NAME="clk_period" VALUE="3.1"/>
        <PARAMETER NAME="machine" VALUE="64"/>
        <PARAMETER NAME="combinational" VALUE="0"/>
        <PARAMETER NAME="latency" VALUE="104"/>
        <PARAMETER NAME="II" VALUE="x"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="proc1_buf_in_q_TVALID" SIGIS="undef" SIGNAME="radio_dma_passer_out_q_TVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_dma_passer" PORT="out_q_TVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="proc1_buf_in_q_TREADY" SIGIS="undef" SIGNAME="radio_dma_passer_out_q_TREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_dma_passer" PORT="out_q_TREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="proc1_buf_in_q_TDATA" RIGHT="0" SIGIS="undef" SIGNAME="radio_dma_passer_out_q_TDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_dma_passer" PORT="out_q_TDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="out_orig_q_TVALID" SIGIS="undef" SIGNAME="radio_pc_dr_out_orig_q_TVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_writer_orig" PORT="in_q_TVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="out_orig_q_TREADY" SIGIS="undef" SIGNAME="radio_pc_dr_out_orig_q_TREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_writer_orig" PORT="in_q_TREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="511" NAME="out_orig_q_TDATA" RIGHT="0" SIGIS="undef" SIGNAME="radio_pc_dr_out_orig_q_TDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_writer_orig" PORT="in_q_TDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="out_orig_corrected_q_TVALID" SIGIS="undef" SIGNAME="radio_pc_dr_out_orig_corrected_q_TVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_writer_orig_corrected" PORT="in_q_TVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="out_orig_corrected_q_TREADY" SIGIS="undef" SIGNAME="radio_pc_dr_out_orig_corrected_q_TREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_writer_orig_corrected" PORT="in_q_TREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="511" NAME="out_orig_corrected_q_TDATA" RIGHT="0" SIGIS="undef" SIGNAME="radio_pc_dr_out_orig_corrected_q_TDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_writer_orig_corrected" PORT="in_q_TDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="avg_q_TVALID" SIGIS="undef" SIGNAME="radio_pc_averager_avg_q_TVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_pc_averager" PORT="avg_q_TVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="avg_q_TREADY" SIGIS="undef" SIGNAME="radio_pc_averager_avg_q_TREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_pc_averager" PORT="avg_q_TREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="511" NAME="avg_q_TDATA" RIGHT="0" SIGIS="undef" SIGNAME="radio_pc_averager_avg_q_TDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_pc_averager" PORT="avg_q_TDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="in_correction_data1_q_TVALID" SIGIS="undef" SIGNAME="radio_measure_worker_out_correction_data_q_TVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_measure_worker" PORT="out_correction_data_q_TVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="in_correction_data1_q_TREADY" SIGIS="undef" SIGNAME="radio_measure_worker_out_correction_data_q_TREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_measure_worker" PORT="out_correction_data_q_TREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="511" NAME="in_correction_data1_q_TDATA" RIGHT="0" SIGIS="undef" SIGNAME="radio_measure_worker_out_correction_data_q_TDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_measure_worker" PORT="out_correction_data_q_TDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="307200000" DIR="I" NAME="ap_clk" SIGIS="clk" SIGNAME="radio_rfdc_clk_adc0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_rfdc" PORT="clk_adc0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ap_rst_n" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="radio_proc_sys_reset_adc0_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_proc_sys_reset_adc0" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="radio_dma_passer_out_q" NAME="proc1_buf_in_q" TYPE="TARGET" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="4"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="LAYERED_METADATA"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="307200000"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="adj_rfdc_0_clk_adc0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="proc1_buf_in_q_TVALID"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="proc1_buf_in_q_TREADY"/>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="proc1_buf_in_q_TDATA"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="radio_pc_dr_out_orig_q" NAME="out_orig_q" TYPE="INITIATOR" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="64"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="LAYERED_METADATA"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="307200000"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="adj_rfdc_0_clk_adc0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="out_orig_q_TVALID"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="out_orig_q_TREADY"/>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="out_orig_q_TDATA"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="radio_pc_dr_out_orig_corrected_q" NAME="out_orig_corrected_q" TYPE="INITIATOR" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="64"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="LAYERED_METADATA"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="307200000"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="adj_rfdc_0_clk_adc0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="out_orig_corrected_q_TVALID"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="out_orig_corrected_q_TREADY"/>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="out_orig_corrected_q_TDATA"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="radio_pc_dr_avg_q" NAME="avg_q" TYPE="INITIATOR" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="64"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="LAYERED_METADATA"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="307200000"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="adj_rfdc_0_clk_adc0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="avg_q_TVALID"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="avg_q_TREADY"/>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="avg_q_TDATA"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="radio_measure_worker_out_correction_data_q" NAME="in_correction_data1_q" TYPE="TARGET" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="64"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="LAYERED_METADATA"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="307200000"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="adj_rfdc_0_clk_adc0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="in_correction_data1_q_TVALID"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="in_correction_data1_q_TREADY"/>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="in_correction_data1_q_TDATA"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="2114051075" FULLNAME="/radio/pc_dr_x2_0" HWVERSION="1.0" INSTANCE="radio_pc_dr_x2_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="pc_dr_x2" VLNV="xilinx.com:hls:pc_dr_x2:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="adj_pc_dr_x2_0_1"/>
        <PARAMETER NAME="clk_period" VALUE="3.1"/>
        <PARAMETER NAME="machine" VALUE="64"/>
        <PARAMETER NAME="combinational" VALUE="0"/>
        <PARAMETER NAME="latency" VALUE="115"/>
        <PARAMETER NAME="II" VALUE="x"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="proc1_buf_in_q_TVALID" SIGIS="undef" SIGNAME="radio_dma_passer_2_out_q_TVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_dma_passer_2" PORT="out_q_TVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="proc1_buf_in_q_TREADY" SIGIS="undef" SIGNAME="radio_dma_passer_2_out_q_TREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_dma_passer_2" PORT="out_q_TREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="proc1_buf_in_q_TDATA" RIGHT="0" SIGIS="undef" SIGNAME="radio_dma_passer_2_out_q_TDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_dma_passer_2" PORT="out_q_TDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="out_orig_q_TVALID" SIGIS="undef" SIGNAME="radio_pc_dr_x2_0_out_orig_q_TVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_writer_orig_2" PORT="in_q_TVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="out_orig_q_TREADY" SIGIS="undef" SIGNAME="radio_pc_dr_x2_0_out_orig_q_TREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_writer_orig_2" PORT="in_q_TREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="511" NAME="out_orig_q_TDATA" RIGHT="0" SIGIS="undef" SIGNAME="radio_pc_dr_x2_0_out_orig_q_TDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_writer_orig_2" PORT="in_q_TDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="out_orig_corrected_q_TVALID" SIGIS="undef" SIGNAME="radio_pc_dr_x2_0_out_orig_corrected_q_TVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_writer_orig_corrected_2" PORT="in_q_TVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="out_orig_corrected_q_TREADY" SIGIS="undef" SIGNAME="radio_pc_dr_x2_0_out_orig_corrected_q_TREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_writer_orig_corrected_2" PORT="in_q_TREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="511" NAME="out_orig_corrected_q_TDATA" RIGHT="0" SIGIS="undef" SIGNAME="radio_pc_dr_x2_0_out_orig_corrected_q_TDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_writer_orig_corrected_2" PORT="in_q_TDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="avg_q_TVALID" SIGIS="undef" SIGNAME="radio_pc_averager_2_avg_q_TVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_pc_averager_2" PORT="avg_q_TVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="avg_q_TREADY" SIGIS="undef" SIGNAME="radio_pc_averager_2_avg_q_TREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_pc_averager_2" PORT="avg_q_TREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="511" NAME="avg_q_TDATA" RIGHT="0" SIGIS="undef" SIGNAME="radio_pc_averager_2_avg_q_TDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_pc_averager_2" PORT="avg_q_TDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="in_correction_data1_q_TVALID" SIGIS="undef" SIGNAME="radio_measure_worker_out_correction_data_ch_2_q_TVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_measure_worker" PORT="out_correction_data_ch_2_q_TVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="in_correction_data1_q_TREADY" SIGIS="undef" SIGNAME="radio_measure_worker_out_correction_data_ch_2_q_TREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_measure_worker" PORT="out_correction_data_ch_2_q_TREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="511" NAME="in_correction_data1_q_TDATA" RIGHT="0" SIGIS="undef" SIGNAME="radio_measure_worker_out_correction_data_ch_2_q_TDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_measure_worker" PORT="out_correction_data_ch_2_q_TDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="307200000" DIR="I" NAME="ap_clk" SIGIS="clk" SIGNAME="radio_rfdc_clk_adc0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_rfdc" PORT="clk_adc0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ap_rst_n" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="radio_proc_sys_reset_adc0_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_proc_sys_reset_adc0" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="radio_dma_passer_2_out_q" NAME="proc1_buf_in_q" TYPE="TARGET" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="4"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="LAYERED_METADATA"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="307200000"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="adj_rfdc_0_clk_adc0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="proc1_buf_in_q_TVALID"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="proc1_buf_in_q_TREADY"/>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="proc1_buf_in_q_TDATA"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="radio_pc_dr_x2_0_out_orig_q" NAME="out_orig_q" TYPE="INITIATOR" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="64"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="LAYERED_METADATA"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="307200000"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="adj_rfdc_0_clk_adc0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="out_orig_q_TVALID"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="out_orig_q_TREADY"/>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="out_orig_q_TDATA"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="radio_pc_dr_x2_0_out_orig_corrected_q" NAME="out_orig_corrected_q" TYPE="INITIATOR" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="64"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="LAYERED_METADATA"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="307200000"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="adj_rfdc_0_clk_adc0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="out_orig_corrected_q_TVALID"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="out_orig_corrected_q_TREADY"/>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="out_orig_corrected_q_TDATA"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="radio_pc_dr_x2_0_avg_q" NAME="avg_q" TYPE="INITIATOR" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="64"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="LAYERED_METADATA"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="307200000"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="adj_rfdc_0_clk_adc0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="avg_q_TVALID"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="avg_q_TREADY"/>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="avg_q_TDATA"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="radio_measure_worker_out_correction_data_ch_2_q" NAME="in_correction_data1_q" TYPE="TARGET" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="64"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="LAYERED_METADATA"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="307200000"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="adj_rfdc_0_clk_adc0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="in_correction_data1_q_TVALID"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="in_correction_data1_q_TREADY"/>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="in_correction_data1_q_TDATA"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="13" FULLNAME="/radio/proc_sys_reset_adc0" HWVERSION="5.0" INSTANCE="radio_proc_sys_reset_adc0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="proc_sys_reset" VLNV="xilinx.com:ip:proc_sys_reset:5.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=proc_sys_reset;v=v5_0;d=pg164-proc-sys-reset.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_FAMILY" VALUE="zynquplus"/>
        <PARAMETER NAME="C_EXT_RST_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C_AUX_RST_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C_EXT_RESET_HIGH" VALUE="0"/>
        <PARAMETER NAME="C_AUX_RESET_HIGH" VALUE="0"/>
        <PARAMETER NAME="C_NUM_BUS_RST" VALUE="1"/>
        <PARAMETER NAME="C_NUM_PERP_RST" VALUE="1"/>
        <PARAMETER NAME="C_NUM_INTERCONNECT_ARESETN" VALUE="1"/>
        <PARAMETER NAME="C_NUM_PERP_ARESETN" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="adj_proc_sys_reset_adc0_0"/>
        <PARAMETER NAME="USE_BOARD_FLOW" VALUE="false"/>
        <PARAMETER NAME="RESET_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="307200000" DIR="I" NAME="slowest_sync_clk" SIGIS="clk" SIGNAME="radio_rfdc_clk_adc0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_rfdc" PORT="clk_adc0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ext_reset_in" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="zynq_ultra_ps_e_0_pl_resetn0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0" PORT="pl_resetn0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="aux_reset_in" POLARITY="ACTIVE_LOW" SIGIS="rst"/>
        <PORT DIR="I" NAME="mb_debug_sys_rst" POLARITY="ACTIVE_HIGH" SIGIS="rst"/>
        <PORT DIR="I" NAME="dcm_locked" SIGIS="undef"/>
        <PORT DIR="O" NAME="mb_reset" POLARITY="ACTIVE_HIGH" SIGIS="rst"/>
        <PORT DIR="O" LEFT="0" NAME="bus_struct_reset" POLARITY="ACTIVE_HIGH" RIGHT="0" SIGIS="rst"/>
        <PORT DIR="O" LEFT="0" NAME="peripheral_reset" POLARITY="ACTIVE_HIGH" RIGHT="0" SIGIS="rst"/>
        <PORT DIR="O" LEFT="0" NAME="interconnect_aresetn" POLARITY="ACTIVE_LOW" RIGHT="0" SIGIS="rst"/>
        <PORT DIR="O" LEFT="0" NAME="peripheral_aresetn" POLARITY="ACTIVE_LOW" RIGHT="0" SIGIS="rst" SIGNAME="radio_proc_sys_reset_adc0_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_hpm0_fpd" PORT="S01_ARESETN"/>
            <CONNECTION INSTANCE="radio_axi_interconnect_0" PORT="ARESETN"/>
            <CONNECTION INSTANCE="radio_axi_interconnect_0" PORT="M00_ARESETN"/>
            <CONNECTION INSTANCE="radio_axi_interconnect_0" PORT="S00_ARESETN"/>
            <CONNECTION INSTANCE="radio_axi_interconnect_0" PORT="S01_ARESETN"/>
            <CONNECTION INSTANCE="radio_axi_interconnect_0" PORT="S02_ARESETN"/>
            <CONNECTION INSTANCE="radio_axi_interconnect_0" PORT="S03_ARESETN"/>
            <CONNECTION INSTANCE="radio_axi_interconnect_0" PORT="S04_ARESETN"/>
            <CONNECTION INSTANCE="radio_axi_interconnect_0" PORT="S05_ARESETN"/>
            <CONNECTION INSTANCE="radio_axi_interconnect_0" PORT="S06_ARESETN"/>
            <CONNECTION INSTANCE="radio_axi_interconnect_0" PORT="S07_ARESETN"/>
            <CONNECTION INSTANCE="radio_axi_interconnect_0" PORT="S08_ARESETN"/>
            <CONNECTION INSTANCE="radio_axi_interconnect_0" PORT="S09_ARESETN"/>
            <CONNECTION INSTANCE="radio_axi_interconnect_0" PORT="S10_ARESETN"/>
            <CONNECTION INSTANCE="radio_axi_interconnect_0" PORT="S11_ARESETN"/>
            <CONNECTION INSTANCE="radio_axi_interconnect_0" PORT="S12_ARESETN"/>
            <CONNECTION INSTANCE="radio_axi_interconnect_hpm" PORT="ARESETN"/>
            <CONNECTION INSTANCE="radio_axi_interconnect_hpm" PORT="M00_ARESETN"/>
            <CONNECTION INSTANCE="radio_axi_interconnect_hpm" PORT="M01_ARESETN"/>
            <CONNECTION INSTANCE="radio_axi_interconnect_hpm" PORT="M02_ARESETN"/>
            <CONNECTION INSTANCE="radio_axi_interconnect_hpm" PORT="M03_ARESETN"/>
            <CONNECTION INSTANCE="radio_axi_interconnect_hpm" PORT="M04_ARESETN"/>
            <CONNECTION INSTANCE="radio_axi_interconnect_hpm" PORT="M05_ARESETN"/>
            <CONNECTION INSTANCE="radio_axi_interconnect_hpm" PORT="M06_ARESETN"/>
            <CONNECTION INSTANCE="radio_axi_interconnect_hpm" PORT="M07_ARESETN"/>
            <CONNECTION INSTANCE="radio_axi_interconnect_hpm" PORT="M08_ARESETN"/>
            <CONNECTION INSTANCE="radio_axi_interconnect_hpm" PORT="M09_ARESETN"/>
            <CONNECTION INSTANCE="radio_axi_interconnect_hpm" PORT="M10_ARESETN"/>
            <CONNECTION INSTANCE="radio_axi_interconnect_hpm" PORT="M11_ARESETN"/>
            <CONNECTION INSTANCE="radio_axi_interconnect_hpm" PORT="S00_ARESETN"/>
            <CONNECTION INSTANCE="radio_axi_interconnect_ps" PORT="M01_ARESETN"/>
            <CONNECTION INSTANCE="radio_dma_passer" PORT="ap_rst_n"/>
            <CONNECTION INSTANCE="radio_dma_passer_2" PORT="ap_rst_n"/>
            <CONNECTION INSTANCE="radio_input_passer_double" PORT="ap_rst_n"/>
            <CONNECTION INSTANCE="radio_measure_worker" PORT="ap_rst_n"/>
            <CONNECTION INSTANCE="radio_pc_averager" PORT="ap_rst_n"/>
            <CONNECTION INSTANCE="radio_pc_averager_2" PORT="ap_rst_n"/>
            <CONNECTION INSTANCE="radio_rfdc" PORT="m0_axis_aresetn"/>
            <CONNECTION INSTANCE="radio_trigger_worker" PORT="ap_rst_n"/>
            <CONNECTION INSTANCE="radio_writer_log" PORT="ap_rst_n"/>
            <CONNECTION INSTANCE="radio_writer_orig" PORT="ap_rst_n"/>
            <CONNECTION INSTANCE="radio_writer_orig_2" PORT="ap_rst_n"/>
            <CONNECTION INSTANCE="radio_writer_orig_corrected" PORT="ap_rst_n"/>
            <CONNECTION INSTANCE="radio_writer_orig_corrected_2" PORT="ap_rst_n"/>
            <CONNECTION INSTANCE="radio_hilbert_transform_0" PORT="ap_rst_n"/>
            <CONNECTION INSTANCE="radio_hilbert_transform_1" PORT="ap_rst_n"/>
            <CONNECTION INSTANCE="radio_pc_dr" PORT="ap_rst_n"/>
            <CONNECTION INSTANCE="radio_pc_dr_x2_0" PORT="ap_rst_n"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="13" FULLNAME="/radio/proc_sys_reset_dac0" HWVERSION="5.0" INSTANCE="radio_proc_sys_reset_dac0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="proc_sys_reset" VLNV="xilinx.com:ip:proc_sys_reset:5.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=proc_sys_reset;v=v5_0;d=pg164-proc-sys-reset.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_FAMILY" VALUE="zynquplus"/>
        <PARAMETER NAME="C_EXT_RST_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C_AUX_RST_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C_EXT_RESET_HIGH" VALUE="0"/>
        <PARAMETER NAME="C_AUX_RESET_HIGH" VALUE="0"/>
        <PARAMETER NAME="C_NUM_BUS_RST" VALUE="1"/>
        <PARAMETER NAME="C_NUM_PERP_RST" VALUE="1"/>
        <PARAMETER NAME="C_NUM_INTERCONNECT_ARESETN" VALUE="1"/>
        <PARAMETER NAME="C_NUM_PERP_ARESETN" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="adj_proc_sys_reset_dac0_0"/>
        <PARAMETER NAME="USE_BOARD_FLOW" VALUE="false"/>
        <PARAMETER NAME="RESET_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="307200000" DIR="I" NAME="slowest_sync_clk" SIGIS="clk" SIGNAME="radio_rfdc_clk_dac0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_rfdc" PORT="clk_dac0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ext_reset_in" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="zynq_ultra_ps_e_0_pl_resetn0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0" PORT="pl_resetn0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="aux_reset_in" POLARITY="ACTIVE_LOW" SIGIS="rst"/>
        <PORT DIR="I" NAME="mb_debug_sys_rst" POLARITY="ACTIVE_HIGH" SIGIS="rst"/>
        <PORT DIR="I" NAME="dcm_locked" SIGIS="undef"/>
        <PORT DIR="O" NAME="mb_reset" POLARITY="ACTIVE_HIGH" SIGIS="rst"/>
        <PORT DIR="O" LEFT="0" NAME="bus_struct_reset" POLARITY="ACTIVE_HIGH" RIGHT="0" SIGIS="rst"/>
        <PORT DIR="O" LEFT="0" NAME="peripheral_reset" POLARITY="ACTIVE_HIGH" RIGHT="0" SIGIS="rst"/>
        <PORT DIR="O" LEFT="0" NAME="interconnect_aresetn" POLARITY="ACTIVE_LOW" RIGHT="0" SIGIS="rst"/>
        <PORT DIR="O" LEFT="0" NAME="peripheral_aresetn" POLARITY="ACTIVE_LOW" RIGHT="0" SIGIS="rst" SIGNAME="radio_proc_sys_reset_dac0_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_rfdc" PORT="s0_axis_aresetn"/>
            <CONNECTION INSTANCE="radio_saturate_stream_dr_ch_1" PORT="ap_rst_n"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="2" FULLNAME="/radio/rfdc" HWVERSION="2.6" INSTANCE="radio_rfdc" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="usp_rf_data_converter" VLNV="xilinx.com:ip:usp_rf_data_converter:2.6">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=usp_rf_data_converter;v=v2_6;d=pg269-rf-data-converter.pdf"/>
      </DOCUMENTS>
      <ADDRESSBLOCKS>
        <ADDRESSBLOCK ACCESS="read-write" INTERFACE="s_axi" NAME="Reg" RANGE="262144" USAGE=""/>
      </ADDRESSBLOCKS>
      <PARAMETERS>
        <PARAMETER NAME="C_AMS_Factory_Var" VALUE="0"/>
        <PARAMETER NAME="C_COMPONENT_NAME" VALUE="adj_rfdc_0"/>
        <PARAMETER NAME="C_High_Speed_ADC" VALUE="1"/>
        <PARAMETER NAME="C_IP_Type" VALUE="2"/>
        <PARAMETER NAME="C_Axiclk_Freq" VALUE="100.0"/>
        <PARAMETER NAME="C_Sysref_Source" VALUE="1"/>
        <PARAMETER NAME="C_Converter_Setup" VALUE="1"/>
        <PARAMETER NAME="C_ADC_Debug" VALUE="false"/>
        <PARAMETER NAME="C_DAC_Debug" VALUE="false"/>
        <PARAMETER NAME="C_DAC_Output_Current" VALUE="0"/>
        <PARAMETER NAME="C_DAC_VOP_Mode" VALUE="1"/>
        <PARAMETER NAME="C_DAC_RTS" VALUE="false"/>
        <PARAMETER NAME="C_ADC_RTS" VALUE="false"/>
        <PARAMETER NAME="C_Analog_Detection" VALUE="1"/>
        <PARAMETER NAME="C_Calibration_Freeze" VALUE="false"/>
        <PARAMETER NAME="C_Auto_Calibration_Freeze" VALUE="false"/>
        <PARAMETER NAME="C_Calibration_Time" VALUE="10"/>
        <PARAMETER NAME="C_DAC_NCO_RTS" VALUE="false"/>
        <PARAMETER NAME="C_DAC_VOP_RTS" VALUE="false"/>
        <PARAMETER NAME="C_DAC_MTS_Variable_Fabric_Width" VALUE="false"/>
        <PARAMETER NAME="C_ADC_NCO_RTS" VALUE="false"/>
        <PARAMETER NAME="C_ADC_DSA_RTS" VALUE="false"/>
        <PARAMETER NAME="C_ADC_MTS_Variable_Fabric_Width" VALUE="false"/>
        <PARAMETER NAME="C_RESERVED_2" VALUE="false"/>
        <PARAMETER NAME="C_ADC0_Enable" VALUE="1"/>
        <PARAMETER NAME="C_ADC0_PLL_Enable" VALUE="true"/>
        <PARAMETER NAME="C_ADC0_Sampling_Rate" VALUE="4.9152"/>
        <PARAMETER NAME="C_ADC0_Fs_Max" VALUE="5.000"/>
        <PARAMETER NAME="C_ADC0_Refclk_Freq" VALUE="491.520"/>
        <PARAMETER NAME="C_ADC0_Outclk_Freq" VALUE="307.200"/>
        <PARAMETER NAME="C_ADC0_FBDIV" VALUE="20"/>
        <PARAMETER NAME="C_ADC0_OutDiv" VALUE="2"/>
        <PARAMETER NAME="C_ADC0_Vco" VALUE="9830.4"/>
        <PARAMETER NAME="C_ADC0_Fabric_Freq" VALUE="307.200"/>
        <PARAMETER NAME="C_ADC0_OBS_Fabric_Freq" VALUE="0.0"/>
        <PARAMETER NAME="C_ADC0_Multi_Tile_Sync" VALUE="false"/>
        <PARAMETER NAME="C_ADC0_Link_Coupling" VALUE="0"/>
        <PARAMETER NAME="C_ADC0_Band" VALUE="0"/>
        <PARAMETER NAME="C_ADC0_Refclk_Div" VALUE="1"/>
        <PARAMETER NAME="C_ADC0_Slices" VALUE="2"/>
        <PARAMETER NAME="C_ADC0_Decimation" VALUE="8"/>
        <PARAMETER NAME="C_ADC0_Clock_Source" VALUE="0"/>
        <PARAMETER NAME="C_ADC0_Clock_Source_MX" VALUE="0"/>
        <PARAMETER NAME="C_ADC0_Clock_Dist" VALUE="0"/>
        <PARAMETER NAME="C_ADC_Slice00_Enable" VALUE="true"/>
        <PARAMETER NAME="C_ADC_Dither00" VALUE="true"/>
        <PARAMETER NAME="C_ADC_Data_Type00" VALUE="0"/>
        <PARAMETER NAME="C_ADC_Decimation_Mode00" VALUE="8"/>
        <PARAMETER NAME="C_ADC_OBS_Decimation_Mode00" VALUE="1"/>
        <PARAMETER NAME="C_ADC_CalOpt_Mode00" VALUE="1"/>
        <PARAMETER NAME="C_ADC_Mixer_Type00" VALUE="1"/>
        <PARAMETER NAME="C_ADC_Mixer_Mode00" VALUE="2"/>
        <PARAMETER NAME="C_ADC_Data_Width00" VALUE="2"/>
        <PARAMETER NAME="C_ADC_OBS_Data_Width00" VALUE="8"/>
        <PARAMETER NAME="C_ADC_Coarse_Mixer_Freq00" VALUE="3"/>
        <PARAMETER NAME="C_ADC_NCO_Freq00" VALUE="0.1536"/>
        <PARAMETER NAME="C_ADC_NCO_Phase00" VALUE="0"/>
        <PARAMETER NAME="C_ADC_Neg_Quadrature00" VALUE="false"/>
        <PARAMETER NAME="C_ADC_Nyquist00" VALUE="0"/>
        <PARAMETER NAME="C_ADC_Bypass_BG_Cal00" VALUE="false"/>
        <PARAMETER NAME="C_ADC_RESERVED_1_00" VALUE="false"/>
        <PARAMETER NAME="C_ADC_TDD_RTS00" VALUE="0"/>
        <PARAMETER NAME="C_ADC_OBS00" VALUE="false"/>
        <PARAMETER NAME="C_ADC00_Dig_Port" VALUE="1"/>
        <PARAMETER NAME="C_ADC_Slice01_Enable" VALUE="true"/>
        <PARAMETER NAME="C_ADC_Dither01" VALUE="true"/>
        <PARAMETER NAME="C_ADC_Data_Type01" VALUE="0"/>
        <PARAMETER NAME="C_ADC_Decimation_Mode01" VALUE="8"/>
        <PARAMETER NAME="C_ADC_OBS_Decimation_Mode01" VALUE="1"/>
        <PARAMETER NAME="C_ADC_CalOpt_Mode01" VALUE="1"/>
        <PARAMETER NAME="C_ADC_Mixer_Type01" VALUE="1"/>
        <PARAMETER NAME="C_ADC_Mixer_Mode01" VALUE="2"/>
        <PARAMETER NAME="C_ADC_Data_Width01" VALUE="2"/>
        <PARAMETER NAME="C_ADC_OBS_Data_Width01" VALUE="8"/>
        <PARAMETER NAME="C_ADC_Coarse_Mixer_Freq01" VALUE="3"/>
        <PARAMETER NAME="C_ADC_NCO_Freq01" VALUE="0.1536"/>
        <PARAMETER NAME="C_ADC_NCO_Phase01" VALUE="0"/>
        <PARAMETER NAME="C_ADC_Neg_Quadrature01" VALUE="false"/>
        <PARAMETER NAME="C_ADC_Nyquist01" VALUE="0"/>
        <PARAMETER NAME="C_ADC_Bypass_BG_Cal01" VALUE="false"/>
        <PARAMETER NAME="C_ADC_RESERVED_1_01" VALUE="false"/>
        <PARAMETER NAME="C_ADC_TDD_RTS01" VALUE="0"/>
        <PARAMETER NAME="C_ADC_OBS01" VALUE="false"/>
        <PARAMETER NAME="C_ADC01_Dig_Port" VALUE="0"/>
        <PARAMETER NAME="C_ADC_Slice02_Enable" VALUE="true"/>
        <PARAMETER NAME="C_ADC_Dither02" VALUE="true"/>
        <PARAMETER NAME="C_ADC_Data_Type02" VALUE="0"/>
        <PARAMETER NAME="C_ADC_Decimation_Mode02" VALUE="8"/>
        <PARAMETER NAME="C_ADC_OBS_Decimation_Mode02" VALUE="0"/>
        <PARAMETER NAME="C_ADC_CalOpt_Mode02" VALUE="1"/>
        <PARAMETER NAME="C_ADC_Mixer_Type02" VALUE="1"/>
        <PARAMETER NAME="C_ADC_Mixer_Mode02" VALUE="2"/>
        <PARAMETER NAME="C_ADC_Data_Width02" VALUE="2"/>
        <PARAMETER NAME="C_ADC_OBS_Data_Width02" VALUE="8"/>
        <PARAMETER NAME="C_ADC_Coarse_Mixer_Freq02" VALUE="3"/>
        <PARAMETER NAME="C_ADC_NCO_Freq02" VALUE="0.1536"/>
        <PARAMETER NAME="C_ADC_NCO_Phase02" VALUE="0"/>
        <PARAMETER NAME="C_ADC_Neg_Quadrature02" VALUE="false"/>
        <PARAMETER NAME="C_ADC_Nyquist02" VALUE="0"/>
        <PARAMETER NAME="C_ADC_Bypass_BG_Cal02" VALUE="false"/>
        <PARAMETER NAME="C_ADC_RESERVED_1_02" VALUE="false"/>
        <PARAMETER NAME="C_ADC_TDD_RTS02" VALUE="0"/>
        <PARAMETER NAME="C_ADC_OBS02" VALUE="false"/>
        <PARAMETER NAME="C_ADC02_Dig_Port" VALUE="1"/>
        <PARAMETER NAME="C_ADC_Slice03_Enable" VALUE="true"/>
        <PARAMETER NAME="C_ADC_Dither03" VALUE="true"/>
        <PARAMETER NAME="C_ADC_Data_Type03" VALUE="0"/>
        <PARAMETER NAME="C_ADC_Decimation_Mode03" VALUE="8"/>
        <PARAMETER NAME="C_ADC_OBS_Decimation_Mode03" VALUE="0"/>
        <PARAMETER NAME="C_ADC_CalOpt_Mode03" VALUE="1"/>
        <PARAMETER NAME="C_ADC_Mixer_Type03" VALUE="1"/>
        <PARAMETER NAME="C_ADC_Mixer_Mode03" VALUE="2"/>
        <PARAMETER NAME="C_ADC_Data_Width03" VALUE="2"/>
        <PARAMETER NAME="C_ADC_OBS_Data_Width03" VALUE="8"/>
        <PARAMETER NAME="C_ADC_Coarse_Mixer_Freq03" VALUE="3"/>
        <PARAMETER NAME="C_ADC_NCO_Freq03" VALUE="0.1536"/>
        <PARAMETER NAME="C_ADC_NCO_Phase03" VALUE="0"/>
        <PARAMETER NAME="C_ADC_Neg_Quadrature03" VALUE="false"/>
        <PARAMETER NAME="C_ADC_Nyquist03" VALUE="0"/>
        <PARAMETER NAME="C_ADC_Bypass_BG_Cal03" VALUE="false"/>
        <PARAMETER NAME="C_ADC_RESERVED_1_03" VALUE="false"/>
        <PARAMETER NAME="C_ADC_TDD_RTS03" VALUE="0"/>
        <PARAMETER NAME="C_ADC_OBS03" VALUE="false"/>
        <PARAMETER NAME="C_ADC03_Dig_Port" VALUE="0"/>
        <PARAMETER NAME="C_ADC1_Enable" VALUE="0"/>
        <PARAMETER NAME="C_ADC1_PLL_Enable" VALUE="false"/>
        <PARAMETER NAME="C_ADC1_Sampling_Rate" VALUE="2.0"/>
        <PARAMETER NAME="C_ADC1_Fs_Max" VALUE="5.000"/>
        <PARAMETER NAME="C_ADC1_Refclk_Freq" VALUE="2000.000"/>
        <PARAMETER NAME="C_ADC1_Outclk_Freq" VALUE="15.625"/>
        <PARAMETER NAME="C_ADC1_FBDIV" VALUE="10"/>
        <PARAMETER NAME="C_ADC1_OutDiv" VALUE="1"/>
        <PARAMETER NAME="C_ADC1_Vco" VALUE="8500.0"/>
        <PARAMETER NAME="C_ADC1_Fabric_Freq" VALUE="0.0"/>
        <PARAMETER NAME="C_ADC1_OBS_Fabric_Freq" VALUE="0.0"/>
        <PARAMETER NAME="C_ADC1_Multi_Tile_Sync" VALUE="false"/>
        <PARAMETER NAME="C_ADC1_Link_Coupling" VALUE="0"/>
        <PARAMETER NAME="C_ADC1_Band" VALUE="0"/>
        <PARAMETER NAME="C_ADC1_Refclk_Div" VALUE="1"/>
        <PARAMETER NAME="C_ADC1_Slices" VALUE="2"/>
        <PARAMETER NAME="C_ADC1_Decimation" VALUE="0"/>
        <PARAMETER NAME="C_ADC1_Clock_Source" VALUE="1"/>
        <PARAMETER NAME="C_ADC1_Clock_Source_MX" VALUE="1"/>
        <PARAMETER NAME="C_ADC1_Clock_Dist" VALUE="0"/>
        <PARAMETER NAME="C_ADC_Slice10_Enable" VALUE="false"/>
        <PARAMETER NAME="C_ADC_Dither10" VALUE="true"/>
        <PARAMETER NAME="C_ADC_Data_Type10" VALUE="0"/>
        <PARAMETER NAME="C_ADC_Decimation_Mode10" VALUE="0"/>
        <PARAMETER NAME="C_ADC_OBS_Decimation_Mode10" VALUE="1"/>
        <PARAMETER NAME="C_ADC_CalOpt_Mode10" VALUE="1"/>
        <PARAMETER NAME="C_ADC_Mixer_Type10" VALUE="3"/>
        <PARAMETER NAME="C_ADC_Mixer_Mode10" VALUE="2"/>
        <PARAMETER NAME="C_ADC_Data_Width10" VALUE="8"/>
        <PARAMETER NAME="C_ADC_OBS_Data_Width10" VALUE="8"/>
        <PARAMETER NAME="C_ADC_Coarse_Mixer_Freq10" VALUE="0"/>
        <PARAMETER NAME="C_ADC_NCO_Freq10" VALUE="0.0"/>
        <PARAMETER NAME="C_ADC_NCO_Phase10" VALUE="0"/>
        <PARAMETER NAME="C_ADC_Neg_Quadrature10" VALUE="false"/>
        <PARAMETER NAME="C_ADC_Nyquist10" VALUE="0"/>
        <PARAMETER NAME="C_ADC_Bypass_BG_Cal10" VALUE="false"/>
        <PARAMETER NAME="C_ADC_RESERVED_1_10" VALUE="false"/>
        <PARAMETER NAME="C_ADC_TDD_RTS10" VALUE="0"/>
        <PARAMETER NAME="C_ADC_OBS10" VALUE="false"/>
        <PARAMETER NAME="C_ADC10_Dig_Port" VALUE="0"/>
        <PARAMETER NAME="C_ADC_Slice11_Enable" VALUE="false"/>
        <PARAMETER NAME="C_ADC_Dither11" VALUE="true"/>
        <PARAMETER NAME="C_ADC_Data_Type11" VALUE="0"/>
        <PARAMETER NAME="C_ADC_Decimation_Mode11" VALUE="0"/>
        <PARAMETER NAME="C_ADC_OBS_Decimation_Mode11" VALUE="1"/>
        <PARAMETER NAME="C_ADC_CalOpt_Mode11" VALUE="1"/>
        <PARAMETER NAME="C_ADC_Mixer_Type11" VALUE="3"/>
        <PARAMETER NAME="C_ADC_Mixer_Mode11" VALUE="2"/>
        <PARAMETER NAME="C_ADC_Data_Width11" VALUE="8"/>
        <PARAMETER NAME="C_ADC_OBS_Data_Width11" VALUE="8"/>
        <PARAMETER NAME="C_ADC_Coarse_Mixer_Freq11" VALUE="0"/>
        <PARAMETER NAME="C_ADC_NCO_Freq11" VALUE="0.0"/>
        <PARAMETER NAME="C_ADC_NCO_Phase11" VALUE="0"/>
        <PARAMETER NAME="C_ADC_Neg_Quadrature11" VALUE="false"/>
        <PARAMETER NAME="C_ADC_Nyquist11" VALUE="0"/>
        <PARAMETER NAME="C_ADC_Bypass_BG_Cal11" VALUE="false"/>
        <PARAMETER NAME="C_ADC_RESERVED_1_11" VALUE="false"/>
        <PARAMETER NAME="C_ADC_TDD_RTS11" VALUE="0"/>
        <PARAMETER NAME="C_ADC_OBS11" VALUE="false"/>
        <PARAMETER NAME="C_ADC11_Dig_Port" VALUE="0"/>
        <PARAMETER NAME="C_ADC_Slice12_Enable" VALUE="false"/>
        <PARAMETER NAME="C_ADC_Dither12" VALUE="true"/>
        <PARAMETER NAME="C_ADC_Data_Type12" VALUE="0"/>
        <PARAMETER NAME="C_ADC_Decimation_Mode12" VALUE="0"/>
        <PARAMETER NAME="C_ADC_OBS_Decimation_Mode12" VALUE="1"/>
        <PARAMETER NAME="C_ADC_CalOpt_Mode12" VALUE="1"/>
        <PARAMETER NAME="C_ADC_Mixer_Type12" VALUE="3"/>
        <PARAMETER NAME="C_ADC_Mixer_Mode12" VALUE="2"/>
        <PARAMETER NAME="C_ADC_Data_Width12" VALUE="8"/>
        <PARAMETER NAME="C_ADC_OBS_Data_Width12" VALUE="8"/>
        <PARAMETER NAME="C_ADC_Coarse_Mixer_Freq12" VALUE="0"/>
        <PARAMETER NAME="C_ADC_NCO_Freq12" VALUE="0.0"/>
        <PARAMETER NAME="C_ADC_NCO_Phase12" VALUE="0"/>
        <PARAMETER NAME="C_ADC_Neg_Quadrature12" VALUE="false"/>
        <PARAMETER NAME="C_ADC_Nyquist12" VALUE="0"/>
        <PARAMETER NAME="C_ADC_Bypass_BG_Cal12" VALUE="false"/>
        <PARAMETER NAME="C_ADC_RESERVED_1_12" VALUE="false"/>
        <PARAMETER NAME="C_ADC_TDD_RTS12" VALUE="0"/>
        <PARAMETER NAME="C_ADC_OBS12" VALUE="false"/>
        <PARAMETER NAME="C_ADC12_Dig_Port" VALUE="0"/>
        <PARAMETER NAME="C_ADC_Slice13_Enable" VALUE="false"/>
        <PARAMETER NAME="C_ADC_Dither13" VALUE="true"/>
        <PARAMETER NAME="C_ADC_Data_Type13" VALUE="0"/>
        <PARAMETER NAME="C_ADC_Decimation_Mode13" VALUE="0"/>
        <PARAMETER NAME="C_ADC_OBS_Decimation_Mode13" VALUE="1"/>
        <PARAMETER NAME="C_ADC_CalOpt_Mode13" VALUE="1"/>
        <PARAMETER NAME="C_ADC_Mixer_Type13" VALUE="3"/>
        <PARAMETER NAME="C_ADC_Mixer_Mode13" VALUE="2"/>
        <PARAMETER NAME="C_ADC_Data_Width13" VALUE="8"/>
        <PARAMETER NAME="C_ADC_OBS_Data_Width13" VALUE="8"/>
        <PARAMETER NAME="C_ADC_Coarse_Mixer_Freq13" VALUE="0"/>
        <PARAMETER NAME="C_ADC_NCO_Freq13" VALUE="0.0"/>
        <PARAMETER NAME="C_ADC_NCO_Phase13" VALUE="0"/>
        <PARAMETER NAME="C_ADC_Neg_Quadrature13" VALUE="false"/>
        <PARAMETER NAME="C_ADC_Nyquist13" VALUE="0"/>
        <PARAMETER NAME="C_ADC_Bypass_BG_Cal13" VALUE="false"/>
        <PARAMETER NAME="C_ADC_RESERVED_1_13" VALUE="false"/>
        <PARAMETER NAME="C_ADC_TDD_RTS13" VALUE="0"/>
        <PARAMETER NAME="C_ADC_OBS13" VALUE="false"/>
        <PARAMETER NAME="C_ADC13_Dig_Port" VALUE="0"/>
        <PARAMETER NAME="C_ADC2_Enable" VALUE="0"/>
        <PARAMETER NAME="C_ADC2_PLL_Enable" VALUE="false"/>
        <PARAMETER NAME="C_ADC2_Sampling_Rate" VALUE="2.0"/>
        <PARAMETER NAME="C_ADC2_Fs_Max" VALUE="5.000"/>
        <PARAMETER NAME="C_ADC2_Refclk_Freq" VALUE="2000.000"/>
        <PARAMETER NAME="C_ADC2_Outclk_Freq" VALUE="15.625"/>
        <PARAMETER NAME="C_ADC2_FBDIV" VALUE="10"/>
        <PARAMETER NAME="C_ADC2_OutDiv" VALUE="1"/>
        <PARAMETER NAME="C_ADC2_Vco" VALUE="8500.0"/>
        <PARAMETER NAME="C_ADC2_Fabric_Freq" VALUE="0.0"/>
        <PARAMETER NAME="C_ADC2_OBS_Fabric_Freq" VALUE="0.0"/>
        <PARAMETER NAME="C_ADC2_Multi_Tile_Sync" VALUE="false"/>
        <PARAMETER NAME="C_ADC2_Link_Coupling" VALUE="0"/>
        <PARAMETER NAME="C_ADC2_Band" VALUE="0"/>
        <PARAMETER NAME="C_ADC2_Refclk_Div" VALUE="1"/>
        <PARAMETER NAME="C_ADC2_Slices" VALUE="2"/>
        <PARAMETER NAME="C_ADC2_Decimation" VALUE="0"/>
        <PARAMETER NAME="C_ADC2_Clock_Source" VALUE="2"/>
        <PARAMETER NAME="C_ADC2_Clock_Source_MX" VALUE="2"/>
        <PARAMETER NAME="C_ADC2_Clock_Dist" VALUE="0"/>
        <PARAMETER NAME="C_ADC_Slice20_Enable" VALUE="false"/>
        <PARAMETER NAME="C_ADC_Dither20" VALUE="true"/>
        <PARAMETER NAME="C_ADC_Data_Type20" VALUE="0"/>
        <PARAMETER NAME="C_ADC_Decimation_Mode20" VALUE="0"/>
        <PARAMETER NAME="C_ADC_OBS_Decimation_Mode20" VALUE="1"/>
        <PARAMETER NAME="C_ADC_CalOpt_Mode20" VALUE="1"/>
        <PARAMETER NAME="C_ADC_Mixer_Type20" VALUE="3"/>
        <PARAMETER NAME="C_ADC_Mixer_Mode20" VALUE="2"/>
        <PARAMETER NAME="C_ADC_Data_Width20" VALUE="8"/>
        <PARAMETER NAME="C_ADC_OBS_Data_Width20" VALUE="8"/>
        <PARAMETER NAME="C_ADC_Coarse_Mixer_Freq20" VALUE="0"/>
        <PARAMETER NAME="C_ADC_NCO_Freq20" VALUE="0.0"/>
        <PARAMETER NAME="C_ADC_NCO_Phase20" VALUE="0"/>
        <PARAMETER NAME="C_ADC_Neg_Quadrature20" VALUE="false"/>
        <PARAMETER NAME="C_ADC_Nyquist20" VALUE="0"/>
        <PARAMETER NAME="C_ADC_Bypass_BG_Cal20" VALUE="false"/>
        <PARAMETER NAME="C_ADC_RESERVED_1_20" VALUE="false"/>
        <PARAMETER NAME="C_ADC_TDD_RTS20" VALUE="0"/>
        <PARAMETER NAME="C_ADC_OBS20" VALUE="false"/>
        <PARAMETER NAME="C_ADC20_Dig_Port" VALUE="0"/>
        <PARAMETER NAME="C_ADC_Slice21_Enable" VALUE="false"/>
        <PARAMETER NAME="C_ADC_Dither21" VALUE="true"/>
        <PARAMETER NAME="C_ADC_Data_Type21" VALUE="0"/>
        <PARAMETER NAME="C_ADC_Decimation_Mode21" VALUE="0"/>
        <PARAMETER NAME="C_ADC_OBS_Decimation_Mode21" VALUE="1"/>
        <PARAMETER NAME="C_ADC_CalOpt_Mode21" VALUE="1"/>
        <PARAMETER NAME="C_ADC_Mixer_Type21" VALUE="3"/>
        <PARAMETER NAME="C_ADC_Mixer_Mode21" VALUE="2"/>
        <PARAMETER NAME="C_ADC_Data_Width21" VALUE="8"/>
        <PARAMETER NAME="C_ADC_OBS_Data_Width21" VALUE="8"/>
        <PARAMETER NAME="C_ADC_Coarse_Mixer_Freq21" VALUE="0"/>
        <PARAMETER NAME="C_ADC_NCO_Freq21" VALUE="0.0"/>
        <PARAMETER NAME="C_ADC_NCO_Phase21" VALUE="0"/>
        <PARAMETER NAME="C_ADC_Neg_Quadrature21" VALUE="false"/>
        <PARAMETER NAME="C_ADC_Nyquist21" VALUE="0"/>
        <PARAMETER NAME="C_ADC_Bypass_BG_Cal21" VALUE="false"/>
        <PARAMETER NAME="C_ADC_RESERVED_1_21" VALUE="false"/>
        <PARAMETER NAME="C_ADC_TDD_RTS21" VALUE="0"/>
        <PARAMETER NAME="C_ADC_OBS21" VALUE="false"/>
        <PARAMETER NAME="C_ADC21_Dig_Port" VALUE="0"/>
        <PARAMETER NAME="C_ADC_Slice22_Enable" VALUE="false"/>
        <PARAMETER NAME="C_ADC_Dither22" VALUE="true"/>
        <PARAMETER NAME="C_ADC_Data_Type22" VALUE="0"/>
        <PARAMETER NAME="C_ADC_Decimation_Mode22" VALUE="0"/>
        <PARAMETER NAME="C_ADC_OBS_Decimation_Mode22" VALUE="1"/>
        <PARAMETER NAME="C_ADC_CalOpt_Mode22" VALUE="1"/>
        <PARAMETER NAME="C_ADC_Mixer_Type22" VALUE="3"/>
        <PARAMETER NAME="C_ADC_Mixer_Mode22" VALUE="2"/>
        <PARAMETER NAME="C_ADC_Data_Width22" VALUE="8"/>
        <PARAMETER NAME="C_ADC_OBS_Data_Width22" VALUE="8"/>
        <PARAMETER NAME="C_ADC_Coarse_Mixer_Freq22" VALUE="0"/>
        <PARAMETER NAME="C_ADC_NCO_Freq22" VALUE="0.0"/>
        <PARAMETER NAME="C_ADC_NCO_Phase22" VALUE="0"/>
        <PARAMETER NAME="C_ADC_Neg_Quadrature22" VALUE="false"/>
        <PARAMETER NAME="C_ADC_Nyquist22" VALUE="0"/>
        <PARAMETER NAME="C_ADC_Bypass_BG_Cal22" VALUE="false"/>
        <PARAMETER NAME="C_ADC_RESERVED_1_22" VALUE="false"/>
        <PARAMETER NAME="C_ADC_TDD_RTS22" VALUE="0"/>
        <PARAMETER NAME="C_ADC_OBS22" VALUE="false"/>
        <PARAMETER NAME="C_ADC22_Dig_Port" VALUE="0"/>
        <PARAMETER NAME="C_ADC_Slice23_Enable" VALUE="false"/>
        <PARAMETER NAME="C_ADC_Dither23" VALUE="true"/>
        <PARAMETER NAME="C_ADC_Data_Type23" VALUE="0"/>
        <PARAMETER NAME="C_ADC_Decimation_Mode23" VALUE="0"/>
        <PARAMETER NAME="C_ADC_OBS_Decimation_Mode23" VALUE="1"/>
        <PARAMETER NAME="C_ADC_CalOpt_Mode23" VALUE="1"/>
        <PARAMETER NAME="C_ADC_Mixer_Type23" VALUE="3"/>
        <PARAMETER NAME="C_ADC_Mixer_Mode23" VALUE="2"/>
        <PARAMETER NAME="C_ADC_Data_Width23" VALUE="8"/>
        <PARAMETER NAME="C_ADC_OBS_Data_Width23" VALUE="8"/>
        <PARAMETER NAME="C_ADC_Coarse_Mixer_Freq23" VALUE="0"/>
        <PARAMETER NAME="C_ADC_NCO_Freq23" VALUE="0.0"/>
        <PARAMETER NAME="C_ADC_NCO_Phase23" VALUE="0"/>
        <PARAMETER NAME="C_ADC_Neg_Quadrature23" VALUE="false"/>
        <PARAMETER NAME="C_ADC_Nyquist23" VALUE="0"/>
        <PARAMETER NAME="C_ADC_Bypass_BG_Cal23" VALUE="false"/>
        <PARAMETER NAME="C_ADC_RESERVED_1_23" VALUE="false"/>
        <PARAMETER NAME="C_ADC_TDD_RTS23" VALUE="0"/>
        <PARAMETER NAME="C_ADC_OBS23" VALUE="false"/>
        <PARAMETER NAME="C_ADC23_Dig_Port" VALUE="0"/>
        <PARAMETER NAME="C_ADC3_Enable" VALUE="0"/>
        <PARAMETER NAME="C_ADC3_PLL_Enable" VALUE="false"/>
        <PARAMETER NAME="C_ADC3_Sampling_Rate" VALUE="2.0"/>
        <PARAMETER NAME="C_ADC3_Fs_Max" VALUE="5.000"/>
        <PARAMETER NAME="C_ADC3_Refclk_Freq" VALUE="2000.000"/>
        <PARAMETER NAME="C_ADC3_Outclk_Freq" VALUE="15.625"/>
        <PARAMETER NAME="C_ADC3_FBDIV" VALUE="10"/>
        <PARAMETER NAME="C_ADC3_OutDiv" VALUE="1"/>
        <PARAMETER NAME="C_ADC3_Vco" VALUE="8500.0"/>
        <PARAMETER NAME="C_ADC3_Fabric_Freq" VALUE="0.0"/>
        <PARAMETER NAME="C_ADC3_OBS_Fabric_Freq" VALUE="0.0"/>
        <PARAMETER NAME="C_ADC3_Multi_Tile_Sync" VALUE="false"/>
        <PARAMETER NAME="C_ADC3_Link_Coupling" VALUE="0"/>
        <PARAMETER NAME="C_ADC3_Band" VALUE="0"/>
        <PARAMETER NAME="C_ADC3_Refclk_Div" VALUE="1"/>
        <PARAMETER NAME="C_ADC3_Slices" VALUE="2"/>
        <PARAMETER NAME="C_ADC3_Decimation" VALUE="0"/>
        <PARAMETER NAME="C_ADC3_Clock_Source" VALUE="3"/>
        <PARAMETER NAME="C_ADC3_Clock_Source_MX" VALUE="3"/>
        <PARAMETER NAME="C_ADC3_Clock_Dist" VALUE="0"/>
        <PARAMETER NAME="C_ADC_Slice30_Enable" VALUE="false"/>
        <PARAMETER NAME="C_ADC_Dither30" VALUE="true"/>
        <PARAMETER NAME="C_ADC_Data_Type30" VALUE="0"/>
        <PARAMETER NAME="C_ADC_Decimation_Mode30" VALUE="0"/>
        <PARAMETER NAME="C_ADC_OBS_Decimation_Mode30" VALUE="1"/>
        <PARAMETER NAME="C_ADC_CalOpt_Mode30" VALUE="1"/>
        <PARAMETER NAME="C_ADC_Mixer_Type30" VALUE="3"/>
        <PARAMETER NAME="C_ADC_Mixer_Mode30" VALUE="2"/>
        <PARAMETER NAME="C_ADC_Data_Width30" VALUE="8"/>
        <PARAMETER NAME="C_ADC_OBS_Data_Width30" VALUE="8"/>
        <PARAMETER NAME="C_ADC_Coarse_Mixer_Freq30" VALUE="0"/>
        <PARAMETER NAME="C_ADC_NCO_Freq30" VALUE="0.0"/>
        <PARAMETER NAME="C_ADC_NCO_Phase30" VALUE="0"/>
        <PARAMETER NAME="C_ADC_Neg_Quadrature30" VALUE="false"/>
        <PARAMETER NAME="C_ADC_Nyquist30" VALUE="0"/>
        <PARAMETER NAME="C_ADC_Bypass_BG_Cal30" VALUE="false"/>
        <PARAMETER NAME="C_ADC_RESERVED_1_30" VALUE="false"/>
        <PARAMETER NAME="C_ADC_TDD_RTS30" VALUE="0"/>
        <PARAMETER NAME="C_ADC_OBS30" VALUE="false"/>
        <PARAMETER NAME="C_ADC30_Dig_Port" VALUE="0"/>
        <PARAMETER NAME="C_ADC_Slice31_Enable" VALUE="false"/>
        <PARAMETER NAME="C_ADC_Dither31" VALUE="true"/>
        <PARAMETER NAME="C_ADC_Data_Type31" VALUE="0"/>
        <PARAMETER NAME="C_ADC_Decimation_Mode31" VALUE="0"/>
        <PARAMETER NAME="C_ADC_OBS_Decimation_Mode31" VALUE="1"/>
        <PARAMETER NAME="C_ADC_CalOpt_Mode31" VALUE="1"/>
        <PARAMETER NAME="C_ADC_Mixer_Type31" VALUE="3"/>
        <PARAMETER NAME="C_ADC_Mixer_Mode31" VALUE="2"/>
        <PARAMETER NAME="C_ADC_Data_Width31" VALUE="8"/>
        <PARAMETER NAME="C_ADC_OBS_Data_Width31" VALUE="8"/>
        <PARAMETER NAME="C_ADC_Coarse_Mixer_Freq31" VALUE="0"/>
        <PARAMETER NAME="C_ADC_NCO_Freq31" VALUE="0.0"/>
        <PARAMETER NAME="C_ADC_NCO_Phase31" VALUE="0"/>
        <PARAMETER NAME="C_ADC_Neg_Quadrature31" VALUE="false"/>
        <PARAMETER NAME="C_ADC_Nyquist31" VALUE="0"/>
        <PARAMETER NAME="C_ADC_Bypass_BG_Cal31" VALUE="false"/>
        <PARAMETER NAME="C_ADC_RESERVED_1_31" VALUE="false"/>
        <PARAMETER NAME="C_ADC_TDD_RTS31" VALUE="0"/>
        <PARAMETER NAME="C_ADC_OBS31" VALUE="false"/>
        <PARAMETER NAME="C_ADC31_Dig_Port" VALUE="0"/>
        <PARAMETER NAME="C_ADC_Slice32_Enable" VALUE="false"/>
        <PARAMETER NAME="C_ADC_Dither32" VALUE="true"/>
        <PARAMETER NAME="C_ADC_Data_Type32" VALUE="0"/>
        <PARAMETER NAME="C_ADC_Decimation_Mode32" VALUE="0"/>
        <PARAMETER NAME="C_ADC_OBS_Decimation_Mode32" VALUE="1"/>
        <PARAMETER NAME="C_ADC_CalOpt_Mode32" VALUE="1"/>
        <PARAMETER NAME="C_ADC_Mixer_Type32" VALUE="3"/>
        <PARAMETER NAME="C_ADC_Mixer_Mode32" VALUE="2"/>
        <PARAMETER NAME="C_ADC_Data_Width32" VALUE="8"/>
        <PARAMETER NAME="C_ADC_OBS_Data_Width32" VALUE="8"/>
        <PARAMETER NAME="C_ADC_Coarse_Mixer_Freq32" VALUE="0"/>
        <PARAMETER NAME="C_ADC_NCO_Freq32" VALUE="0.0"/>
        <PARAMETER NAME="C_ADC_NCO_Phase32" VALUE="0"/>
        <PARAMETER NAME="C_ADC_Neg_Quadrature32" VALUE="false"/>
        <PARAMETER NAME="C_ADC_Nyquist32" VALUE="0"/>
        <PARAMETER NAME="C_ADC_Bypass_BG_Cal32" VALUE="false"/>
        <PARAMETER NAME="C_ADC_RESERVED_1_32" VALUE="false"/>
        <PARAMETER NAME="C_ADC_TDD_RTS32" VALUE="0"/>
        <PARAMETER NAME="C_ADC_OBS32" VALUE="false"/>
        <PARAMETER NAME="C_ADC32_Dig_Port" VALUE="0"/>
        <PARAMETER NAME="C_ADC_Slice33_Enable" VALUE="false"/>
        <PARAMETER NAME="C_ADC_Dither33" VALUE="true"/>
        <PARAMETER NAME="C_ADC_Data_Type33" VALUE="0"/>
        <PARAMETER NAME="C_ADC_Decimation_Mode33" VALUE="0"/>
        <PARAMETER NAME="C_ADC_OBS_Decimation_Mode33" VALUE="1"/>
        <PARAMETER NAME="C_ADC_CalOpt_Mode33" VALUE="1"/>
        <PARAMETER NAME="C_ADC_Mixer_Type33" VALUE="3"/>
        <PARAMETER NAME="C_ADC_Mixer_Mode33" VALUE="2"/>
        <PARAMETER NAME="C_ADC_Data_Width33" VALUE="8"/>
        <PARAMETER NAME="C_ADC_OBS_Data_Width33" VALUE="8"/>
        <PARAMETER NAME="C_ADC_Coarse_Mixer_Freq33" VALUE="0"/>
        <PARAMETER NAME="C_ADC_NCO_Freq33" VALUE="0.0"/>
        <PARAMETER NAME="C_ADC_NCO_Phase33" VALUE="0"/>
        <PARAMETER NAME="C_ADC_Neg_Quadrature33" VALUE="false"/>
        <PARAMETER NAME="C_ADC_Nyquist33" VALUE="0"/>
        <PARAMETER NAME="C_ADC_Bypass_BG_Cal33" VALUE="false"/>
        <PARAMETER NAME="C_ADC_RESERVED_1_33" VALUE="false"/>
        <PARAMETER NAME="C_ADC_TDD_RTS33" VALUE="0"/>
        <PARAMETER NAME="C_ADC_OBS33" VALUE="false"/>
        <PARAMETER NAME="C_ADC33_Dig_Port" VALUE="0"/>
        <PARAMETER NAME="C_DAC0_Enable" VALUE="1"/>
        <PARAMETER NAME="C_DAC0_PLL_Enable" VALUE="true"/>
        <PARAMETER NAME="C_DAC0_Sampling_Rate" VALUE="4.9152"/>
        <PARAMETER NAME="C_DAC0_Fs_Max" VALUE="7.000"/>
        <PARAMETER NAME="C_DAC0_Refclk_Freq" VALUE="491.520"/>
        <PARAMETER NAME="C_DAC0_Outclk_Freq" VALUE="307.200"/>
        <PARAMETER NAME="C_DAC0_FBDIV" VALUE="20"/>
        <PARAMETER NAME="C_DAC0_OutDiv" VALUE="2"/>
        <PARAMETER NAME="C_DAC0_Vco" VALUE="9830.4"/>
        <PARAMETER NAME="C_DAC0_Fabric_Freq" VALUE="307.200"/>
        <PARAMETER NAME="C_DAC0_Multi_Tile_Sync" VALUE="false"/>
        <PARAMETER NAME="C_DAC0_Link_Coupling" VALUE="0"/>
        <PARAMETER NAME="C_DAC0_Band" VALUE="0"/>
        <PARAMETER NAME="C_DAC0_VOP" VALUE="20.0"/>
        <PARAMETER NAME="C_DAC0_Refclk_Div" VALUE="1"/>
        <PARAMETER NAME="C_DAC0_Slices" VALUE="2"/>
        <PARAMETER NAME="C_DAC0_Interpolation" VALUE="16"/>
        <PARAMETER NAME="C_DAC0_Clock_Source" VALUE="4"/>
        <PARAMETER NAME="C_DAC0_Clock_Source_MX" VALUE="4"/>
        <PARAMETER NAME="C_DAC0_Clock_Dist" VALUE="0"/>
        <PARAMETER NAME="C_DAC_Slice00_Enable" VALUE="true"/>
        <PARAMETER NAME="C_DAC_Data_Type00" VALUE="0"/>
        <PARAMETER NAME="C_DAC_Data_Width00" VALUE="2"/>
        <PARAMETER NAME="C_DAC_Interpolation_Mode00" VALUE="16"/>
        <PARAMETER NAME="C_DAC_Decoder_Mode00" VALUE="0"/>
        <PARAMETER NAME="C_DAC_Mixer_Type00" VALUE="2"/>
        <PARAMETER NAME="C_DAC_Mixer_Mode00" VALUE="0"/>
        <PARAMETER NAME="C_DAC_Invsinc_Ctrl00" VALUE="false"/>
        <PARAMETER NAME="C_DAC_Coarse_Mixer_Freq00" VALUE="3"/>
        <PARAMETER NAME="C_DAC_NCO_Freq00" VALUE="0.0"/>
        <PARAMETER NAME="C_DAC_NCO_Phase00" VALUE="0"/>
        <PARAMETER NAME="C_DAC_Neg_Quadrature00" VALUE="false"/>
        <PARAMETER NAME="C_DAC_Nyquist00" VALUE="0"/>
        <PARAMETER NAME="C_DAC_Mode00" VALUE="0"/>
        <PARAMETER NAME="C_DAC_RESERVED_1_00" VALUE="false"/>
        <PARAMETER NAME="C_DAC_TDD_RTS00" VALUE="0"/>
        <PARAMETER NAME="C_DAC_Slice01_Enable" VALUE="false"/>
        <PARAMETER NAME="C_DAC_Data_Type01" VALUE="0"/>
        <PARAMETER NAME="C_DAC_Data_Width01" VALUE="16"/>
        <PARAMETER NAME="C_DAC_Interpolation_Mode01" VALUE="0"/>
        <PARAMETER NAME="C_DAC_Decoder_Mode01" VALUE="0"/>
        <PARAMETER NAME="C_DAC_Mixer_Type01" VALUE="3"/>
        <PARAMETER NAME="C_DAC_Mixer_Mode01" VALUE="2"/>
        <PARAMETER NAME="C_DAC_Invsinc_Ctrl01" VALUE="false"/>
        <PARAMETER NAME="C_DAC_Coarse_Mixer_Freq01" VALUE="0"/>
        <PARAMETER NAME="C_DAC_NCO_Freq01" VALUE="0.0"/>
        <PARAMETER NAME="C_DAC_NCO_Phase01" VALUE="0"/>
        <PARAMETER NAME="C_DAC_Neg_Quadrature01" VALUE="false"/>
        <PARAMETER NAME="C_DAC_Nyquist01" VALUE="0"/>
        <PARAMETER NAME="C_DAC_Mode01" VALUE="0"/>
        <PARAMETER NAME="C_DAC_RESERVED_1_01" VALUE="false"/>
        <PARAMETER NAME="C_DAC_TDD_RTS01" VALUE="0"/>
        <PARAMETER NAME="C_DAC_Slice02_Enable" VALUE="false"/>
        <PARAMETER NAME="C_DAC_Data_Type02" VALUE="0"/>
        <PARAMETER NAME="C_DAC_Data_Width02" VALUE="16"/>
        <PARAMETER NAME="C_DAC_Interpolation_Mode02" VALUE="0"/>
        <PARAMETER NAME="C_DAC_Decoder_Mode02" VALUE="0"/>
        <PARAMETER NAME="C_DAC_Mixer_Type02" VALUE="3"/>
        <PARAMETER NAME="C_DAC_Mixer_Mode02" VALUE="2"/>
        <PARAMETER NAME="C_DAC_Invsinc_Ctrl02" VALUE="false"/>
        <PARAMETER NAME="C_DAC_Coarse_Mixer_Freq02" VALUE="0"/>
        <PARAMETER NAME="C_DAC_NCO_Freq02" VALUE="0.0"/>
        <PARAMETER NAME="C_DAC_NCO_Phase02" VALUE="0"/>
        <PARAMETER NAME="C_DAC_Neg_Quadrature02" VALUE="false"/>
        <PARAMETER NAME="C_DAC_Nyquist02" VALUE="0"/>
        <PARAMETER NAME="C_DAC_Mode02" VALUE="0"/>
        <PARAMETER NAME="C_DAC_RESERVED_1_02" VALUE="false"/>
        <PARAMETER NAME="C_DAC_TDD_RTS02" VALUE="0"/>
        <PARAMETER NAME="C_DAC_Slice03_Enable" VALUE="false"/>
        <PARAMETER NAME="C_DAC_Data_Type03" VALUE="0"/>
        <PARAMETER NAME="C_DAC_Data_Width03" VALUE="16"/>
        <PARAMETER NAME="C_DAC_Interpolation_Mode03" VALUE="0"/>
        <PARAMETER NAME="C_DAC_Decoder_Mode03" VALUE="0"/>
        <PARAMETER NAME="C_DAC_Mixer_Type03" VALUE="3"/>
        <PARAMETER NAME="C_DAC_Mixer_Mode03" VALUE="2"/>
        <PARAMETER NAME="C_DAC_Invsinc_Ctrl03" VALUE="false"/>
        <PARAMETER NAME="C_DAC_Coarse_Mixer_Freq03" VALUE="0"/>
        <PARAMETER NAME="C_DAC_NCO_Freq03" VALUE="0.0"/>
        <PARAMETER NAME="C_DAC_NCO_Phase03" VALUE="0"/>
        <PARAMETER NAME="C_DAC_Neg_Quadrature03" VALUE="false"/>
        <PARAMETER NAME="C_DAC_Nyquist03" VALUE="0"/>
        <PARAMETER NAME="C_DAC_Mode03" VALUE="0"/>
        <PARAMETER NAME="C_DAC_RESERVED_1_03" VALUE="false"/>
        <PARAMETER NAME="C_DAC_TDD_RTS03" VALUE="0"/>
        <PARAMETER NAME="C_DAC1_Enable" VALUE="0"/>
        <PARAMETER NAME="C_DAC1_PLL_Enable" VALUE="false"/>
        <PARAMETER NAME="C_DAC1_Sampling_Rate" VALUE="6.4"/>
        <PARAMETER NAME="C_DAC1_Fs_Max" VALUE="10.000"/>
        <PARAMETER NAME="C_DAC1_Refclk_Freq" VALUE="6400.000"/>
        <PARAMETER NAME="C_DAC1_Outclk_Freq" VALUE="50.000"/>
        <PARAMETER NAME="C_DAC1_FBDIV" VALUE="10"/>
        <PARAMETER NAME="C_DAC1_OutDiv" VALUE="1"/>
        <PARAMETER NAME="C_DAC1_Vco" VALUE="8500.0"/>
        <PARAMETER NAME="C_DAC1_Fabric_Freq" VALUE="0.0"/>
        <PARAMETER NAME="C_DAC1_Multi_Tile_Sync" VALUE="false"/>
        <PARAMETER NAME="C_DAC1_Link_Coupling" VALUE="0"/>
        <PARAMETER NAME="C_DAC1_Band" VALUE="0"/>
        <PARAMETER NAME="C_DAC1_VOP" VALUE="20.0"/>
        <PARAMETER NAME="C_DAC1_Refclk_Div" VALUE="1"/>
        <PARAMETER NAME="C_DAC1_Slices" VALUE="2"/>
        <PARAMETER NAME="C_DAC1_Interpolation" VALUE="0"/>
        <PARAMETER NAME="C_DAC1_Clock_Source" VALUE="5"/>
        <PARAMETER NAME="C_DAC1_Clock_Source_MX" VALUE="5"/>
        <PARAMETER NAME="C_DAC1_Clock_Dist" VALUE="0"/>
        <PARAMETER NAME="C_DAC_Slice10_Enable" VALUE="false"/>
        <PARAMETER NAME="C_DAC_Data_Type10" VALUE="0"/>
        <PARAMETER NAME="C_DAC_Data_Width10" VALUE="16"/>
        <PARAMETER NAME="C_DAC_Interpolation_Mode10" VALUE="0"/>
        <PARAMETER NAME="C_DAC_Decoder_Mode10" VALUE="0"/>
        <PARAMETER NAME="C_DAC_Mixer_Type10" VALUE="3"/>
        <PARAMETER NAME="C_DAC_Mixer_Mode10" VALUE="2"/>
        <PARAMETER NAME="C_DAC_Invsinc_Ctrl10" VALUE="false"/>
        <PARAMETER NAME="C_DAC_Coarse_Mixer_Freq10" VALUE="0"/>
        <PARAMETER NAME="C_DAC_NCO_Freq10" VALUE="0.0"/>
        <PARAMETER NAME="C_DAC_NCO_Phase10" VALUE="0"/>
        <PARAMETER NAME="C_DAC_Neg_Quadrature10" VALUE="false"/>
        <PARAMETER NAME="C_DAC_Nyquist10" VALUE="0"/>
        <PARAMETER NAME="C_DAC_Mode10" VALUE="0"/>
        <PARAMETER NAME="C_DAC_RESERVED_1_10" VALUE="false"/>
        <PARAMETER NAME="C_DAC_TDD_RTS10" VALUE="0"/>
        <PARAMETER NAME="C_DAC_Slice11_Enable" VALUE="false"/>
        <PARAMETER NAME="C_DAC_Data_Type11" VALUE="0"/>
        <PARAMETER NAME="C_DAC_Data_Width11" VALUE="16"/>
        <PARAMETER NAME="C_DAC_Interpolation_Mode11" VALUE="0"/>
        <PARAMETER NAME="C_DAC_Decoder_Mode11" VALUE="0"/>
        <PARAMETER NAME="C_DAC_Mixer_Type11" VALUE="3"/>
        <PARAMETER NAME="C_DAC_Mixer_Mode11" VALUE="2"/>
        <PARAMETER NAME="C_DAC_Invsinc_Ctrl11" VALUE="false"/>
        <PARAMETER NAME="C_DAC_Coarse_Mixer_Freq11" VALUE="0"/>
        <PARAMETER NAME="C_DAC_NCO_Freq11" VALUE="0.0"/>
        <PARAMETER NAME="C_DAC_NCO_Phase11" VALUE="0"/>
        <PARAMETER NAME="C_DAC_Neg_Quadrature11" VALUE="false"/>
        <PARAMETER NAME="C_DAC_Nyquist11" VALUE="0"/>
        <PARAMETER NAME="C_DAC_Mode11" VALUE="0"/>
        <PARAMETER NAME="C_DAC_RESERVED_1_11" VALUE="false"/>
        <PARAMETER NAME="C_DAC_TDD_RTS11" VALUE="0"/>
        <PARAMETER NAME="C_DAC_Slice12_Enable" VALUE="false"/>
        <PARAMETER NAME="C_DAC_Data_Type12" VALUE="0"/>
        <PARAMETER NAME="C_DAC_Data_Width12" VALUE="16"/>
        <PARAMETER NAME="C_DAC_Interpolation_Mode12" VALUE="0"/>
        <PARAMETER NAME="C_DAC_Decoder_Mode12" VALUE="0"/>
        <PARAMETER NAME="C_DAC_Mixer_Type12" VALUE="3"/>
        <PARAMETER NAME="C_DAC_Mixer_Mode12" VALUE="2"/>
        <PARAMETER NAME="C_DAC_Invsinc_Ctrl12" VALUE="false"/>
        <PARAMETER NAME="C_DAC_Coarse_Mixer_Freq12" VALUE="0"/>
        <PARAMETER NAME="C_DAC_NCO_Freq12" VALUE="0.0"/>
        <PARAMETER NAME="C_DAC_NCO_Phase12" VALUE="0"/>
        <PARAMETER NAME="C_DAC_Neg_Quadrature12" VALUE="false"/>
        <PARAMETER NAME="C_DAC_Nyquist12" VALUE="0"/>
        <PARAMETER NAME="C_DAC_Mode12" VALUE="0"/>
        <PARAMETER NAME="C_DAC_RESERVED_1_12" VALUE="false"/>
        <PARAMETER NAME="C_DAC_TDD_RTS12" VALUE="0"/>
        <PARAMETER NAME="C_DAC_Slice13_Enable" VALUE="false"/>
        <PARAMETER NAME="C_DAC_Data_Type13" VALUE="0"/>
        <PARAMETER NAME="C_DAC_Data_Width13" VALUE="16"/>
        <PARAMETER NAME="C_DAC_Interpolation_Mode13" VALUE="0"/>
        <PARAMETER NAME="C_DAC_Decoder_Mode13" VALUE="0"/>
        <PARAMETER NAME="C_DAC_Mixer_Type13" VALUE="3"/>
        <PARAMETER NAME="C_DAC_Mixer_Mode13" VALUE="2"/>
        <PARAMETER NAME="C_DAC_Invsinc_Ctrl13" VALUE="false"/>
        <PARAMETER NAME="C_DAC_Coarse_Mixer_Freq13" VALUE="0"/>
        <PARAMETER NAME="C_DAC_NCO_Freq13" VALUE="0.0"/>
        <PARAMETER NAME="C_DAC_NCO_Phase13" VALUE="0"/>
        <PARAMETER NAME="C_DAC_Neg_Quadrature13" VALUE="false"/>
        <PARAMETER NAME="C_DAC_Nyquist13" VALUE="0"/>
        <PARAMETER NAME="C_DAC_Mode13" VALUE="0"/>
        <PARAMETER NAME="C_DAC_RESERVED_1_13" VALUE="false"/>
        <PARAMETER NAME="C_DAC_TDD_RTS13" VALUE="0"/>
        <PARAMETER NAME="C_DAC2_Enable" VALUE="0"/>
        <PARAMETER NAME="C_DAC2_PLL_Enable" VALUE="false"/>
        <PARAMETER NAME="C_DAC2_Sampling_Rate" VALUE="6.4"/>
        <PARAMETER NAME="C_DAC2_Fs_Max" VALUE="10.000"/>
        <PARAMETER NAME="C_DAC2_Refclk_Freq" VALUE="6400.000"/>
        <PARAMETER NAME="C_DAC2_Outclk_Freq" VALUE="50.000"/>
        <PARAMETER NAME="C_DAC2_FBDIV" VALUE="10"/>
        <PARAMETER NAME="C_DAC2_OutDiv" VALUE="1"/>
        <PARAMETER NAME="C_DAC2_Vco" VALUE="8500.0"/>
        <PARAMETER NAME="C_DAC2_Fabric_Freq" VALUE="0.0"/>
        <PARAMETER NAME="C_DAC2_Multi_Tile_Sync" VALUE="false"/>
        <PARAMETER NAME="C_DAC2_Link_Coupling" VALUE="0"/>
        <PARAMETER NAME="C_DAC2_Band" VALUE="0"/>
        <PARAMETER NAME="C_DAC2_VOP" VALUE="20.0"/>
        <PARAMETER NAME="C_DAC2_Refclk_Div" VALUE="1"/>
        <PARAMETER NAME="C_DAC2_Slices" VALUE="2"/>
        <PARAMETER NAME="C_DAC2_Interpolation" VALUE="0"/>
        <PARAMETER NAME="C_DAC2_Clock_Source" VALUE="6"/>
        <PARAMETER NAME="C_DAC2_Clock_Source_MX" VALUE="6"/>
        <PARAMETER NAME="C_DAC2_Clock_Dist" VALUE="0"/>
        <PARAMETER NAME="C_DAC_Slice20_Enable" VALUE="false"/>
        <PARAMETER NAME="C_DAC_Data_Type20" VALUE="0"/>
        <PARAMETER NAME="C_DAC_Data_Width20" VALUE="16"/>
        <PARAMETER NAME="C_DAC_Interpolation_Mode20" VALUE="0"/>
        <PARAMETER NAME="C_DAC_Decoder_Mode20" VALUE="0"/>
        <PARAMETER NAME="C_DAC_Mixer_Type20" VALUE="3"/>
        <PARAMETER NAME="C_DAC_Mixer_Mode20" VALUE="2"/>
        <PARAMETER NAME="C_DAC_Invsinc_Ctrl20" VALUE="false"/>
        <PARAMETER NAME="C_DAC_Coarse_Mixer_Freq20" VALUE="0"/>
        <PARAMETER NAME="C_DAC_NCO_Freq20" VALUE="0.0"/>
        <PARAMETER NAME="C_DAC_NCO_Phase20" VALUE="0"/>
        <PARAMETER NAME="C_DAC_Neg_Quadrature20" VALUE="false"/>
        <PARAMETER NAME="C_DAC_Nyquist20" VALUE="0"/>
        <PARAMETER NAME="C_DAC_Mode20" VALUE="0"/>
        <PARAMETER NAME="C_DAC_RESERVED_1_20" VALUE="false"/>
        <PARAMETER NAME="C_DAC_TDD_RTS20" VALUE="0"/>
        <PARAMETER NAME="C_DAC_Slice21_Enable" VALUE="false"/>
        <PARAMETER NAME="C_DAC_Data_Type21" VALUE="0"/>
        <PARAMETER NAME="C_DAC_Data_Width21" VALUE="16"/>
        <PARAMETER NAME="C_DAC_Interpolation_Mode21" VALUE="0"/>
        <PARAMETER NAME="C_DAC_Decoder_Mode21" VALUE="0"/>
        <PARAMETER NAME="C_DAC_Mixer_Type21" VALUE="3"/>
        <PARAMETER NAME="C_DAC_Mixer_Mode21" VALUE="2"/>
        <PARAMETER NAME="C_DAC_Invsinc_Ctrl21" VALUE="false"/>
        <PARAMETER NAME="C_DAC_Coarse_Mixer_Freq21" VALUE="0"/>
        <PARAMETER NAME="C_DAC_NCO_Freq21" VALUE="0.0"/>
        <PARAMETER NAME="C_DAC_NCO_Phase21" VALUE="0"/>
        <PARAMETER NAME="C_DAC_Neg_Quadrature21" VALUE="false"/>
        <PARAMETER NAME="C_DAC_Nyquist21" VALUE="0"/>
        <PARAMETER NAME="C_DAC_Mode21" VALUE="0"/>
        <PARAMETER NAME="C_DAC_RESERVED_1_21" VALUE="false"/>
        <PARAMETER NAME="C_DAC_TDD_RTS21" VALUE="0"/>
        <PARAMETER NAME="C_DAC_Slice22_Enable" VALUE="false"/>
        <PARAMETER NAME="C_DAC_Data_Type22" VALUE="0"/>
        <PARAMETER NAME="C_DAC_Data_Width22" VALUE="16"/>
        <PARAMETER NAME="C_DAC_Interpolation_Mode22" VALUE="0"/>
        <PARAMETER NAME="C_DAC_Decoder_Mode22" VALUE="0"/>
        <PARAMETER NAME="C_DAC_Mixer_Type22" VALUE="3"/>
        <PARAMETER NAME="C_DAC_Mixer_Mode22" VALUE="2"/>
        <PARAMETER NAME="C_DAC_Invsinc_Ctrl22" VALUE="false"/>
        <PARAMETER NAME="C_DAC_Coarse_Mixer_Freq22" VALUE="0"/>
        <PARAMETER NAME="C_DAC_NCO_Freq22" VALUE="0.0"/>
        <PARAMETER NAME="C_DAC_NCO_Phase22" VALUE="0"/>
        <PARAMETER NAME="C_DAC_Neg_Quadrature22" VALUE="false"/>
        <PARAMETER NAME="C_DAC_Nyquist22" VALUE="0"/>
        <PARAMETER NAME="C_DAC_Mode22" VALUE="0"/>
        <PARAMETER NAME="C_DAC_RESERVED_1_22" VALUE="false"/>
        <PARAMETER NAME="C_DAC_TDD_RTS22" VALUE="0"/>
        <PARAMETER NAME="C_DAC_Slice23_Enable" VALUE="false"/>
        <PARAMETER NAME="C_DAC_Data_Type23" VALUE="0"/>
        <PARAMETER NAME="C_DAC_Data_Width23" VALUE="16"/>
        <PARAMETER NAME="C_DAC_Interpolation_Mode23" VALUE="0"/>
        <PARAMETER NAME="C_DAC_Decoder_Mode23" VALUE="0"/>
        <PARAMETER NAME="C_DAC_Mixer_Type23" VALUE="3"/>
        <PARAMETER NAME="C_DAC_Mixer_Mode23" VALUE="2"/>
        <PARAMETER NAME="C_DAC_Invsinc_Ctrl23" VALUE="false"/>
        <PARAMETER NAME="C_DAC_Coarse_Mixer_Freq23" VALUE="0"/>
        <PARAMETER NAME="C_DAC_NCO_Freq23" VALUE="0.0"/>
        <PARAMETER NAME="C_DAC_NCO_Phase23" VALUE="0"/>
        <PARAMETER NAME="C_DAC_Neg_Quadrature23" VALUE="false"/>
        <PARAMETER NAME="C_DAC_Nyquist23" VALUE="0"/>
        <PARAMETER NAME="C_DAC_Mode23" VALUE="0"/>
        <PARAMETER NAME="C_DAC_RESERVED_1_23" VALUE="false"/>
        <PARAMETER NAME="C_DAC_TDD_RTS23" VALUE="0"/>
        <PARAMETER NAME="C_DAC3_Enable" VALUE="0"/>
        <PARAMETER NAME="C_DAC3_PLL_Enable" VALUE="false"/>
        <PARAMETER NAME="C_DAC3_Sampling_Rate" VALUE="6.4"/>
        <PARAMETER NAME="C_DAC3_Fs_Max" VALUE="10.000"/>
        <PARAMETER NAME="C_DAC3_Refclk_Freq" VALUE="6400.000"/>
        <PARAMETER NAME="C_DAC3_Outclk_Freq" VALUE="50.000"/>
        <PARAMETER NAME="C_DAC3_FBDIV" VALUE="10"/>
        <PARAMETER NAME="C_DAC3_OutDiv" VALUE="1"/>
        <PARAMETER NAME="C_DAC3_Vco" VALUE="8500.0"/>
        <PARAMETER NAME="C_DAC3_Fabric_Freq" VALUE="0.0"/>
        <PARAMETER NAME="C_DAC3_Multi_Tile_Sync" VALUE="false"/>
        <PARAMETER NAME="C_DAC3_Link_Coupling" VALUE="0"/>
        <PARAMETER NAME="C_DAC3_Band" VALUE="0"/>
        <PARAMETER NAME="C_DAC3_VOP" VALUE="20.0"/>
        <PARAMETER NAME="C_DAC3_Refclk_Div" VALUE="1"/>
        <PARAMETER NAME="C_DAC3_Slices" VALUE="2"/>
        <PARAMETER NAME="C_DAC3_Interpolation" VALUE="0"/>
        <PARAMETER NAME="C_DAC3_Clock_Source" VALUE="7"/>
        <PARAMETER NAME="C_DAC3_Clock_Source_MX" VALUE="7"/>
        <PARAMETER NAME="C_DAC3_Clock_Dist" VALUE="0"/>
        <PARAMETER NAME="C_DAC_Slice30_Enable" VALUE="false"/>
        <PARAMETER NAME="C_DAC_Data_Type30" VALUE="0"/>
        <PARAMETER NAME="C_DAC_Data_Width30" VALUE="16"/>
        <PARAMETER NAME="C_DAC_Interpolation_Mode30" VALUE="0"/>
        <PARAMETER NAME="C_DAC_Decoder_Mode30" VALUE="0"/>
        <PARAMETER NAME="C_DAC_Mixer_Type30" VALUE="3"/>
        <PARAMETER NAME="C_DAC_Mixer_Mode30" VALUE="2"/>
        <PARAMETER NAME="C_DAC_Invsinc_Ctrl30" VALUE="false"/>
        <PARAMETER NAME="C_DAC_Coarse_Mixer_Freq30" VALUE="0"/>
        <PARAMETER NAME="C_DAC_NCO_Freq30" VALUE="0.0"/>
        <PARAMETER NAME="C_DAC_NCO_Phase30" VALUE="0"/>
        <PARAMETER NAME="C_DAC_Neg_Quadrature30" VALUE="false"/>
        <PARAMETER NAME="C_DAC_Nyquist30" VALUE="0"/>
        <PARAMETER NAME="C_DAC_Mode30" VALUE="0"/>
        <PARAMETER NAME="C_DAC_RESERVED_1_30" VALUE="false"/>
        <PARAMETER NAME="C_DAC_TDD_RTS30" VALUE="0"/>
        <PARAMETER NAME="C_DAC_Slice31_Enable" VALUE="false"/>
        <PARAMETER NAME="C_DAC_Data_Type31" VALUE="0"/>
        <PARAMETER NAME="C_DAC_Data_Width31" VALUE="16"/>
        <PARAMETER NAME="C_DAC_Interpolation_Mode31" VALUE="0"/>
        <PARAMETER NAME="C_DAC_Decoder_Mode31" VALUE="0"/>
        <PARAMETER NAME="C_DAC_Mixer_Type31" VALUE="3"/>
        <PARAMETER NAME="C_DAC_Mixer_Mode31" VALUE="2"/>
        <PARAMETER NAME="C_DAC_Invsinc_Ctrl31" VALUE="false"/>
        <PARAMETER NAME="C_DAC_Coarse_Mixer_Freq31" VALUE="0"/>
        <PARAMETER NAME="C_DAC_NCO_Freq31" VALUE="0.0"/>
        <PARAMETER NAME="C_DAC_NCO_Phase31" VALUE="0"/>
        <PARAMETER NAME="C_DAC_Neg_Quadrature31" VALUE="false"/>
        <PARAMETER NAME="C_DAC_Nyquist31" VALUE="0"/>
        <PARAMETER NAME="C_DAC_Mode31" VALUE="0"/>
        <PARAMETER NAME="C_DAC_RESERVED_1_31" VALUE="false"/>
        <PARAMETER NAME="C_DAC_TDD_RTS31" VALUE="0"/>
        <PARAMETER NAME="C_DAC_Slice32_Enable" VALUE="false"/>
        <PARAMETER NAME="C_DAC_Data_Type32" VALUE="0"/>
        <PARAMETER NAME="C_DAC_Data_Width32" VALUE="16"/>
        <PARAMETER NAME="C_DAC_Interpolation_Mode32" VALUE="0"/>
        <PARAMETER NAME="C_DAC_Decoder_Mode32" VALUE="0"/>
        <PARAMETER NAME="C_DAC_Mixer_Type32" VALUE="3"/>
        <PARAMETER NAME="C_DAC_Mixer_Mode32" VALUE="2"/>
        <PARAMETER NAME="C_DAC_Invsinc_Ctrl32" VALUE="false"/>
        <PARAMETER NAME="C_DAC_Coarse_Mixer_Freq32" VALUE="0"/>
        <PARAMETER NAME="C_DAC_NCO_Freq32" VALUE="0.0"/>
        <PARAMETER NAME="C_DAC_NCO_Phase32" VALUE="0"/>
        <PARAMETER NAME="C_DAC_Neg_Quadrature32" VALUE="false"/>
        <PARAMETER NAME="C_DAC_Nyquist32" VALUE="0"/>
        <PARAMETER NAME="C_DAC_Mode32" VALUE="0"/>
        <PARAMETER NAME="C_DAC_RESERVED_1_32" VALUE="false"/>
        <PARAMETER NAME="C_DAC_TDD_RTS32" VALUE="0"/>
        <PARAMETER NAME="C_DAC_Slice33_Enable" VALUE="false"/>
        <PARAMETER NAME="C_DAC_Data_Type33" VALUE="0"/>
        <PARAMETER NAME="C_DAC_Data_Width33" VALUE="16"/>
        <PARAMETER NAME="C_DAC_Interpolation_Mode33" VALUE="0"/>
        <PARAMETER NAME="C_DAC_Decoder_Mode33" VALUE="0"/>
        <PARAMETER NAME="C_DAC_Mixer_Type33" VALUE="3"/>
        <PARAMETER NAME="C_DAC_Mixer_Mode33" VALUE="2"/>
        <PARAMETER NAME="C_DAC_Invsinc_Ctrl33" VALUE="false"/>
        <PARAMETER NAME="C_DAC_Coarse_Mixer_Freq33" VALUE="0"/>
        <PARAMETER NAME="C_DAC_NCO_Freq33" VALUE="0.0"/>
        <PARAMETER NAME="C_DAC_NCO_Phase33" VALUE="0"/>
        <PARAMETER NAME="C_DAC_Neg_Quadrature33" VALUE="false"/>
        <PARAMETER NAME="C_DAC_Nyquist33" VALUE="0"/>
        <PARAMETER NAME="C_DAC_Mode33" VALUE="0"/>
        <PARAMETER NAME="C_DAC_RESERVED_1_33" VALUE="false"/>
        <PARAMETER NAME="C_DAC_TDD_RTS33" VALUE="0"/>
        <PARAMETER NAME="C_Clock_Forwarding" VALUE="false"/>
        <PARAMETER NAME="production_simulation" VALUE="0"/>
        <PARAMETER NAME="disable_bg_cal_en" VALUE="1"/>
        <PARAMETER NAME="C_VNC_Testing" VALUE="false"/>
        <PARAMETER NAME="C_RESERVED_3" VALUE="110000"/>
        <PARAMETER NAME="C_VNC_Include_OIS_Change" VALUE="true"/>
        <PARAMETER NAME="C_VNC_Include_Fs2_Change" VALUE="true"/>
        <PARAMETER NAME="C_RF_Analyzer" VALUE="0"/>
        <PARAMETER NAME="C_PL_Clock_Freq" VALUE="100.0"/>
        <PARAMETER NAME="tb_dac_fft" VALUE="true"/>
        <PARAMETER NAME="tb_adc_fft" VALUE="true"/>
        <PARAMETER NAME="use_bram" VALUE="1"/>
        <PARAMETER NAME="C_Silicon_Revision" VALUE="1"/>
        <PARAMETER NAME="AMS_Factory_Var" VALUE="0"/>
        <PARAMETER NAME="Component_Name" VALUE="adj_rfdc_0"/>
        <PARAMETER NAME="Axiclk_Freq" VALUE="100.0"/>
        <PARAMETER NAME="Sysref_Source" VALUE="1"/>
        <PARAMETER NAME="PRESET" VALUE="None"/>
        <PARAMETER NAME="Converter_Setup" VALUE="1"/>
        <PARAMETER NAME="ADC224_En" VALUE="false"/>
        <PARAMETER NAME="ADC225_En" VALUE="false"/>
        <PARAMETER NAME="ADC226_En" VALUE="false"/>
        <PARAMETER NAME="ADC227_En" VALUE="false"/>
        <PARAMETER NAME="DAC228_En" VALUE="false"/>
        <PARAMETER NAME="DAC229_En" VALUE="false"/>
        <PARAMETER NAME="DAC230_En" VALUE="false"/>
        <PARAMETER NAME="DAC231_En" VALUE="false"/>
        <PARAMETER NAME="ADC_Debug" VALUE="false"/>
        <PARAMETER NAME="DAC_Debug" VALUE="false"/>
        <PARAMETER NAME="DAC_Output_Current" VALUE="0"/>
        <PARAMETER NAME="DAC_VOP_Mode" VALUE="1"/>
        <PARAMETER NAME="ADC_RTS" VALUE="false"/>
        <PARAMETER NAME="DAC_RTS" VALUE="false"/>
        <PARAMETER NAME="Analog_Detection" VALUE="1"/>
        <PARAMETER NAME="Calibration_Freeze" VALUE="false"/>
        <PARAMETER NAME="Auto_Calibration_Freeze" VALUE="false"/>
        <PARAMETER NAME="Calibration_Time" VALUE="10"/>
        <PARAMETER NAME="DAC_NCO_RTS" VALUE="false"/>
        <PARAMETER NAME="DAC_VOP_RTS" VALUE="false"/>
        <PARAMETER NAME="DAC_MTS_Variable_Fabric_Width" VALUE="false"/>
        <PARAMETER NAME="ADC_NCO_RTS" VALUE="false"/>
        <PARAMETER NAME="ADC_DSA_RTS" VALUE="false"/>
        <PARAMETER NAME="ADC_MTS_Variable_Fabric_Width" VALUE="false"/>
        <PARAMETER NAME="ADC0_Enable" VALUE="1"/>
        <PARAMETER NAME="ADC0_PLL_Enable" VALUE="true"/>
        <PARAMETER NAME="ADC0_Sampling_Rate" VALUE="4.9152"/>
        <PARAMETER NAME="ADC0_Refclk_Freq" VALUE="491.520"/>
        <PARAMETER NAME="ADC0_Outclk_Freq" VALUE="307.200"/>
        <PARAMETER NAME="ADC0_Fabric_Freq" VALUE="307.200"/>
        <PARAMETER NAME="ADC0_OBS_Fabric_Freq" VALUE="0.0"/>
        <PARAMETER NAME="ADC0_Link_Coupling" VALUE="0"/>
        <PARAMETER NAME="ADC0_Multi_Tile_Sync" VALUE="false"/>
        <PARAMETER NAME="ADC0_Band" VALUE="0"/>
        <PARAMETER NAME="ADC0_Refclk_Div" VALUE="1"/>
        <PARAMETER NAME="ADC0_Clock_Source" VALUE="0"/>
        <PARAMETER NAME="ADC0_Clock_Source_MX" VALUE="0"/>
        <PARAMETER NAME="ADC0_Clock_Dist" VALUE="0"/>
        <PARAMETER NAME="ADC_Slice00_Enable" VALUE="true"/>
        <PARAMETER NAME="ADC_Dither00" VALUE="true"/>
        <PARAMETER NAME="ADC_Data_Type00" VALUE="0"/>
        <PARAMETER NAME="ADC_Decimation_Mode00" VALUE="8"/>
        <PARAMETER NAME="ADC_OBS_Decimation_Mode00" VALUE="1"/>
        <PARAMETER NAME="ADC_CalOpt_Mode00" VALUE="1"/>
        <PARAMETER NAME="ADC_Mixer_Type00" VALUE="1"/>
        <PARAMETER NAME="ADC_Mixer_Mode00" VALUE="2"/>
        <PARAMETER NAME="ADC_Data_Width00" VALUE="2"/>
        <PARAMETER NAME="ADC_OBS_Data_Width00" VALUE="8"/>
        <PARAMETER NAME="ADC_Coarse_Mixer_Freq00" VALUE="3"/>
        <PARAMETER NAME="ADC_NCO_Freq00" VALUE="0.1536"/>
        <PARAMETER NAME="ADC_NCO_Phase00" VALUE="0"/>
        <PARAMETER NAME="ADC_Neg_Quadrature00" VALUE="false"/>
        <PARAMETER NAME="ADC_Nyquist00" VALUE="0"/>
        <PARAMETER NAME="ADC_Bypass_BG_Cal00" VALUE="false"/>
        <PARAMETER NAME="ADC_RESERVED_1_00" VALUE="false"/>
        <PARAMETER NAME="ADC_TDD_RTS00" VALUE="0"/>
        <PARAMETER NAME="ADC_OBS00" VALUE="false"/>
        <PARAMETER NAME="ADC_Slice01_Enable" VALUE="true"/>
        <PARAMETER NAME="ADC_Dither01" VALUE="true"/>
        <PARAMETER NAME="ADC_Data_Type01" VALUE="0"/>
        <PARAMETER NAME="ADC_Decimation_Mode01" VALUE="8"/>
        <PARAMETER NAME="ADC_OBS_Decimation_Mode01" VALUE="1"/>
        <PARAMETER NAME="ADC_CalOpt_Mode01" VALUE="1"/>
        <PARAMETER NAME="ADC_Mixer_Type01" VALUE="1"/>
        <PARAMETER NAME="ADC_Mixer_Mode01" VALUE="2"/>
        <PARAMETER NAME="ADC_Data_Width01" VALUE="2"/>
        <PARAMETER NAME="ADC_OBS_Data_Width01" VALUE="8"/>
        <PARAMETER NAME="ADC_Coarse_Mixer_Freq01" VALUE="3"/>
        <PARAMETER NAME="ADC_NCO_Freq01" VALUE="0.1536"/>
        <PARAMETER NAME="ADC_NCO_Phase01" VALUE="0"/>
        <PARAMETER NAME="ADC_Neg_Quadrature01" VALUE="false"/>
        <PARAMETER NAME="ADC_Nyquist01" VALUE="0"/>
        <PARAMETER NAME="ADC_Bypass_BG_Cal01" VALUE="false"/>
        <PARAMETER NAME="ADC_RESERVED_1_01" VALUE="false"/>
        <PARAMETER NAME="ADC_TDD_RTS01" VALUE="0"/>
        <PARAMETER NAME="ADC_OBS01" VALUE="false"/>
        <PARAMETER NAME="ADC_Slice02_Enable" VALUE="true"/>
        <PARAMETER NAME="ADC_Dither02" VALUE="true"/>
        <PARAMETER NAME="ADC_Data_Type02" VALUE="0"/>
        <PARAMETER NAME="ADC_Decimation_Mode02" VALUE="8"/>
        <PARAMETER NAME="ADC_OBS_Decimation_Mode02" VALUE="0"/>
        <PARAMETER NAME="ADC_CalOpt_Mode02" VALUE="1"/>
        <PARAMETER NAME="ADC_Mixer_Type02" VALUE="1"/>
        <PARAMETER NAME="ADC_Mixer_Mode02" VALUE="2"/>
        <PARAMETER NAME="ADC_Data_Width02" VALUE="2"/>
        <PARAMETER NAME="ADC_OBS_Data_Width02" VALUE="8"/>
        <PARAMETER NAME="ADC_Coarse_Mixer_Freq02" VALUE="3"/>
        <PARAMETER NAME="ADC_NCO_Freq02" VALUE="0.1536"/>
        <PARAMETER NAME="ADC_NCO_Phase02" VALUE="0"/>
        <PARAMETER NAME="ADC_Neg_Quadrature02" VALUE="false"/>
        <PARAMETER NAME="ADC_Nyquist02" VALUE="0"/>
        <PARAMETER NAME="ADC_Bypass_BG_Cal02" VALUE="false"/>
        <PARAMETER NAME="ADC_RESERVED_1_02" VALUE="false"/>
        <PARAMETER NAME="ADC_TDD_RTS02" VALUE="0"/>
        <PARAMETER NAME="ADC_OBS02" VALUE="false"/>
        <PARAMETER NAME="ADC_Slice03_Enable" VALUE="true"/>
        <PARAMETER NAME="ADC_Dither03" VALUE="true"/>
        <PARAMETER NAME="ADC_Data_Type03" VALUE="0"/>
        <PARAMETER NAME="ADC_Decimation_Mode03" VALUE="8"/>
        <PARAMETER NAME="ADC_OBS_Decimation_Mode03" VALUE="0"/>
        <PARAMETER NAME="ADC_CalOpt_Mode03" VALUE="1"/>
        <PARAMETER NAME="ADC_Mixer_Type03" VALUE="1"/>
        <PARAMETER NAME="ADC_Mixer_Mode03" VALUE="2"/>
        <PARAMETER NAME="ADC_Data_Width03" VALUE="2"/>
        <PARAMETER NAME="ADC_OBS_Data_Width03" VALUE="8"/>
        <PARAMETER NAME="ADC_Coarse_Mixer_Freq03" VALUE="3"/>
        <PARAMETER NAME="ADC_NCO_Freq03" VALUE="0.1536"/>
        <PARAMETER NAME="ADC_NCO_Phase03" VALUE="0"/>
        <PARAMETER NAME="ADC_Neg_Quadrature03" VALUE="false"/>
        <PARAMETER NAME="ADC_Nyquist03" VALUE="0"/>
        <PARAMETER NAME="ADC_Bypass_BG_Cal03" VALUE="false"/>
        <PARAMETER NAME="ADC_RESERVED_1_03" VALUE="false"/>
        <PARAMETER NAME="ADC_TDD_RTS03" VALUE="0"/>
        <PARAMETER NAME="ADC_OBS03" VALUE="false"/>
        <PARAMETER NAME="ADC1_Enable" VALUE="0"/>
        <PARAMETER NAME="ADC1_PLL_Enable" VALUE="false"/>
        <PARAMETER NAME="ADC1_Sampling_Rate" VALUE="2.0"/>
        <PARAMETER NAME="ADC1_Refclk_Freq" VALUE="2000.000"/>
        <PARAMETER NAME="ADC1_Outclk_Freq" VALUE="15.625"/>
        <PARAMETER NAME="ADC1_Fabric_Freq" VALUE="0.0"/>
        <PARAMETER NAME="ADC1_OBS_Fabric_Freq" VALUE="0.0"/>
        <PARAMETER NAME="ADC1_Link_Coupling" VALUE="0"/>
        <PARAMETER NAME="ADC1_Multi_Tile_Sync" VALUE="false"/>
        <PARAMETER NAME="ADC1_Band" VALUE="0"/>
        <PARAMETER NAME="ADC1_Refclk_Div" VALUE="1"/>
        <PARAMETER NAME="ADC1_Clock_Source" VALUE="1"/>
        <PARAMETER NAME="ADC1_Clock_Source_MX" VALUE="1"/>
        <PARAMETER NAME="ADC1_Clock_Dist" VALUE="0"/>
        <PARAMETER NAME="ADC_Slice10_Enable" VALUE="false"/>
        <PARAMETER NAME="ADC_Dither10" VALUE="true"/>
        <PARAMETER NAME="ADC_Data_Type10" VALUE="0"/>
        <PARAMETER NAME="ADC_Decimation_Mode10" VALUE="0"/>
        <PARAMETER NAME="ADC_OBS_Decimation_Mode10" VALUE="1"/>
        <PARAMETER NAME="ADC_CalOpt_Mode10" VALUE="1"/>
        <PARAMETER NAME="ADC_Mixer_Type10" VALUE="3"/>
        <PARAMETER NAME="ADC_Mixer_Mode10" VALUE="2"/>
        <PARAMETER NAME="ADC_Data_Width10" VALUE="8"/>
        <PARAMETER NAME="ADC_OBS_Data_Width10" VALUE="8"/>
        <PARAMETER NAME="ADC_Coarse_Mixer_Freq10" VALUE="0"/>
        <PARAMETER NAME="ADC_NCO_Freq10" VALUE="0.0"/>
        <PARAMETER NAME="ADC_NCO_Phase10" VALUE="0"/>
        <PARAMETER NAME="ADC_Neg_Quadrature10" VALUE="false"/>
        <PARAMETER NAME="ADC_Nyquist10" VALUE="0"/>
        <PARAMETER NAME="ADC_Bypass_BG_Cal10" VALUE="false"/>
        <PARAMETER NAME="ADC_RESERVED_1_10" VALUE="false"/>
        <PARAMETER NAME="ADC_TDD_RTS10" VALUE="0"/>
        <PARAMETER NAME="ADC_OBS10" VALUE="false"/>
        <PARAMETER NAME="ADC_Slice11_Enable" VALUE="false"/>
        <PARAMETER NAME="ADC_Dither11" VALUE="true"/>
        <PARAMETER NAME="ADC_Data_Type11" VALUE="0"/>
        <PARAMETER NAME="ADC_Decimation_Mode11" VALUE="0"/>
        <PARAMETER NAME="ADC_OBS_Decimation_Mode11" VALUE="1"/>
        <PARAMETER NAME="ADC_CalOpt_Mode11" VALUE="1"/>
        <PARAMETER NAME="ADC_Mixer_Type11" VALUE="3"/>
        <PARAMETER NAME="ADC_Mixer_Mode11" VALUE="2"/>
        <PARAMETER NAME="ADC_Data_Width11" VALUE="8"/>
        <PARAMETER NAME="ADC_OBS_Data_Width11" VALUE="8"/>
        <PARAMETER NAME="ADC_Coarse_Mixer_Freq11" VALUE="0"/>
        <PARAMETER NAME="ADC_NCO_Freq11" VALUE="0.0"/>
        <PARAMETER NAME="ADC_NCO_Phase11" VALUE="0"/>
        <PARAMETER NAME="ADC_Neg_Quadrature11" VALUE="false"/>
        <PARAMETER NAME="ADC_Nyquist11" VALUE="0"/>
        <PARAMETER NAME="ADC_Bypass_BG_Cal11" VALUE="false"/>
        <PARAMETER NAME="ADC_RESERVED_1_11" VALUE="false"/>
        <PARAMETER NAME="ADC_TDD_RTS11" VALUE="0"/>
        <PARAMETER NAME="ADC_OBS11" VALUE="false"/>
        <PARAMETER NAME="ADC_Slice12_Enable" VALUE="false"/>
        <PARAMETER NAME="ADC_Dither12" VALUE="true"/>
        <PARAMETER NAME="ADC_Data_Type12" VALUE="0"/>
        <PARAMETER NAME="ADC_Decimation_Mode12" VALUE="0"/>
        <PARAMETER NAME="ADC_OBS_Decimation_Mode12" VALUE="1"/>
        <PARAMETER NAME="ADC_CalOpt_Mode12" VALUE="1"/>
        <PARAMETER NAME="ADC_Mixer_Type12" VALUE="3"/>
        <PARAMETER NAME="ADC_Mixer_Mode12" VALUE="2"/>
        <PARAMETER NAME="ADC_Data_Width12" VALUE="8"/>
        <PARAMETER NAME="ADC_OBS_Data_Width12" VALUE="8"/>
        <PARAMETER NAME="ADC_Coarse_Mixer_Freq12" VALUE="0"/>
        <PARAMETER NAME="ADC_NCO_Freq12" VALUE="0.0"/>
        <PARAMETER NAME="ADC_NCO_Phase12" VALUE="0"/>
        <PARAMETER NAME="ADC_Neg_Quadrature12" VALUE="false"/>
        <PARAMETER NAME="ADC_Nyquist12" VALUE="0"/>
        <PARAMETER NAME="ADC_Bypass_BG_Cal12" VALUE="false"/>
        <PARAMETER NAME="ADC_RESERVED_1_12" VALUE="false"/>
        <PARAMETER NAME="ADC_TDD_RTS12" VALUE="0"/>
        <PARAMETER NAME="ADC_OBS12" VALUE="false"/>
        <PARAMETER NAME="ADC_Slice13_Enable" VALUE="false"/>
        <PARAMETER NAME="ADC_Dither13" VALUE="true"/>
        <PARAMETER NAME="ADC_Data_Type13" VALUE="0"/>
        <PARAMETER NAME="ADC_Decimation_Mode13" VALUE="0"/>
        <PARAMETER NAME="ADC_OBS_Decimation_Mode13" VALUE="1"/>
        <PARAMETER NAME="ADC_CalOpt_Mode13" VALUE="1"/>
        <PARAMETER NAME="ADC_Mixer_Type13" VALUE="3"/>
        <PARAMETER NAME="ADC_Mixer_Mode13" VALUE="2"/>
        <PARAMETER NAME="ADC_Data_Width13" VALUE="8"/>
        <PARAMETER NAME="ADC_OBS_Data_Width13" VALUE="8"/>
        <PARAMETER NAME="ADC_Coarse_Mixer_Freq13" VALUE="0"/>
        <PARAMETER NAME="ADC_NCO_Freq13" VALUE="0.0"/>
        <PARAMETER NAME="ADC_NCO_Phase13" VALUE="0"/>
        <PARAMETER NAME="ADC_Neg_Quadrature13" VALUE="false"/>
        <PARAMETER NAME="ADC_Nyquist13" VALUE="0"/>
        <PARAMETER NAME="ADC_Bypass_BG_Cal13" VALUE="false"/>
        <PARAMETER NAME="ADC_RESERVED_1_13" VALUE="false"/>
        <PARAMETER NAME="ADC_TDD_RTS13" VALUE="0"/>
        <PARAMETER NAME="ADC_OBS13" VALUE="false"/>
        <PARAMETER NAME="ADC2_Enable" VALUE="0"/>
        <PARAMETER NAME="ADC2_PLL_Enable" VALUE="false"/>
        <PARAMETER NAME="ADC2_Sampling_Rate" VALUE="2.0"/>
        <PARAMETER NAME="ADC2_Refclk_Freq" VALUE="2000.000"/>
        <PARAMETER NAME="ADC2_Outclk_Freq" VALUE="15.625"/>
        <PARAMETER NAME="ADC2_Fabric_Freq" VALUE="0.0"/>
        <PARAMETER NAME="ADC2_OBS_Fabric_Freq" VALUE="0.0"/>
        <PARAMETER NAME="ADC2_Link_Coupling" VALUE="0"/>
        <PARAMETER NAME="ADC2_Multi_Tile_Sync" VALUE="false"/>
        <PARAMETER NAME="ADC2_Band" VALUE="0"/>
        <PARAMETER NAME="ADC2_Refclk_Div" VALUE="1"/>
        <PARAMETER NAME="ADC2_Clock_Source" VALUE="2"/>
        <PARAMETER NAME="ADC2_Clock_Source_MX" VALUE="2"/>
        <PARAMETER NAME="ADC2_Clock_Dist" VALUE="0"/>
        <PARAMETER NAME="ADC_Slice20_Enable" VALUE="false"/>
        <PARAMETER NAME="ADC_Dither20" VALUE="true"/>
        <PARAMETER NAME="ADC_Data_Type20" VALUE="0"/>
        <PARAMETER NAME="ADC_Decimation_Mode20" VALUE="0"/>
        <PARAMETER NAME="ADC_OBS_Decimation_Mode20" VALUE="1"/>
        <PARAMETER NAME="ADC_CalOpt_Mode20" VALUE="1"/>
        <PARAMETER NAME="ADC_Mixer_Type20" VALUE="3"/>
        <PARAMETER NAME="ADC_Mixer_Mode20" VALUE="2"/>
        <PARAMETER NAME="ADC_Data_Width20" VALUE="8"/>
        <PARAMETER NAME="ADC_OBS_Data_Width20" VALUE="8"/>
        <PARAMETER NAME="ADC_Coarse_Mixer_Freq20" VALUE="0"/>
        <PARAMETER NAME="ADC_NCO_Freq20" VALUE="0.0"/>
        <PARAMETER NAME="ADC_NCO_Phase20" VALUE="0"/>
        <PARAMETER NAME="ADC_Neg_Quadrature20" VALUE="false"/>
        <PARAMETER NAME="ADC_Nyquist20" VALUE="0"/>
        <PARAMETER NAME="ADC_Bypass_BG_Cal20" VALUE="false"/>
        <PARAMETER NAME="ADC_RESERVED_1_20" VALUE="false"/>
        <PARAMETER NAME="ADC_TDD_RTS20" VALUE="0"/>
        <PARAMETER NAME="ADC_OBS20" VALUE="false"/>
        <PARAMETER NAME="ADC_Slice21_Enable" VALUE="false"/>
        <PARAMETER NAME="ADC_Dither21" VALUE="true"/>
        <PARAMETER NAME="ADC_Data_Type21" VALUE="0"/>
        <PARAMETER NAME="ADC_Decimation_Mode21" VALUE="0"/>
        <PARAMETER NAME="ADC_OBS_Decimation_Mode21" VALUE="1"/>
        <PARAMETER NAME="ADC_CalOpt_Mode21" VALUE="1"/>
        <PARAMETER NAME="ADC_Mixer_Type21" VALUE="3"/>
        <PARAMETER NAME="ADC_Mixer_Mode21" VALUE="2"/>
        <PARAMETER NAME="ADC_Data_Width21" VALUE="8"/>
        <PARAMETER NAME="ADC_OBS_Data_Width21" VALUE="8"/>
        <PARAMETER NAME="ADC_Coarse_Mixer_Freq21" VALUE="0"/>
        <PARAMETER NAME="ADC_NCO_Freq21" VALUE="0.0"/>
        <PARAMETER NAME="ADC_NCO_Phase21" VALUE="0"/>
        <PARAMETER NAME="ADC_Neg_Quadrature21" VALUE="false"/>
        <PARAMETER NAME="ADC_Nyquist21" VALUE="0"/>
        <PARAMETER NAME="ADC_Bypass_BG_Cal21" VALUE="false"/>
        <PARAMETER NAME="ADC_RESERVED_1_21" VALUE="false"/>
        <PARAMETER NAME="ADC_TDD_RTS21" VALUE="0"/>
        <PARAMETER NAME="ADC_OBS21" VALUE="false"/>
        <PARAMETER NAME="ADC_Slice22_Enable" VALUE="false"/>
        <PARAMETER NAME="ADC_Dither22" VALUE="true"/>
        <PARAMETER NAME="ADC_Data_Type22" VALUE="0"/>
        <PARAMETER NAME="ADC_Decimation_Mode22" VALUE="0"/>
        <PARAMETER NAME="ADC_OBS_Decimation_Mode22" VALUE="1"/>
        <PARAMETER NAME="ADC_CalOpt_Mode22" VALUE="1"/>
        <PARAMETER NAME="ADC_Mixer_Type22" VALUE="3"/>
        <PARAMETER NAME="ADC_Mixer_Mode22" VALUE="2"/>
        <PARAMETER NAME="ADC_Data_Width22" VALUE="8"/>
        <PARAMETER NAME="ADC_OBS_Data_Width22" VALUE="8"/>
        <PARAMETER NAME="ADC_Coarse_Mixer_Freq22" VALUE="0"/>
        <PARAMETER NAME="ADC_NCO_Freq22" VALUE="0.0"/>
        <PARAMETER NAME="ADC_NCO_Phase22" VALUE="0"/>
        <PARAMETER NAME="ADC_Neg_Quadrature22" VALUE="false"/>
        <PARAMETER NAME="ADC_Nyquist22" VALUE="0"/>
        <PARAMETER NAME="ADC_Bypass_BG_Cal22" VALUE="false"/>
        <PARAMETER NAME="ADC_RESERVED_1_22" VALUE="false"/>
        <PARAMETER NAME="ADC_TDD_RTS22" VALUE="0"/>
        <PARAMETER NAME="ADC_OBS22" VALUE="false"/>
        <PARAMETER NAME="ADC_Slice23_Enable" VALUE="false"/>
        <PARAMETER NAME="ADC_Dither23" VALUE="true"/>
        <PARAMETER NAME="ADC_Data_Type23" VALUE="0"/>
        <PARAMETER NAME="ADC_Decimation_Mode23" VALUE="0"/>
        <PARAMETER NAME="ADC_OBS_Decimation_Mode23" VALUE="1"/>
        <PARAMETER NAME="ADC_CalOpt_Mode23" VALUE="1"/>
        <PARAMETER NAME="ADC_Mixer_Type23" VALUE="3"/>
        <PARAMETER NAME="ADC_Mixer_Mode23" VALUE="2"/>
        <PARAMETER NAME="ADC_Data_Width23" VALUE="8"/>
        <PARAMETER NAME="ADC_OBS_Data_Width23" VALUE="8"/>
        <PARAMETER NAME="ADC_Coarse_Mixer_Freq23" VALUE="0"/>
        <PARAMETER NAME="ADC_NCO_Freq23" VALUE="0.0"/>
        <PARAMETER NAME="ADC_NCO_Phase23" VALUE="0"/>
        <PARAMETER NAME="ADC_Neg_Quadrature23" VALUE="false"/>
        <PARAMETER NAME="ADC_Nyquist23" VALUE="0"/>
        <PARAMETER NAME="ADC_Bypass_BG_Cal23" VALUE="false"/>
        <PARAMETER NAME="ADC_RESERVED_1_23" VALUE="false"/>
        <PARAMETER NAME="ADC_TDD_RTS23" VALUE="0"/>
        <PARAMETER NAME="ADC_OBS23" VALUE="false"/>
        <PARAMETER NAME="ADC3_Enable" VALUE="0"/>
        <PARAMETER NAME="ADC3_PLL_Enable" VALUE="false"/>
        <PARAMETER NAME="ADC3_Sampling_Rate" VALUE="2.0"/>
        <PARAMETER NAME="ADC3_Refclk_Freq" VALUE="2000.000"/>
        <PARAMETER NAME="ADC3_Outclk_Freq" VALUE="15.625"/>
        <PARAMETER NAME="ADC3_Fabric_Freq" VALUE="0.0"/>
        <PARAMETER NAME="ADC3_OBS_Fabric_Freq" VALUE="0.0"/>
        <PARAMETER NAME="ADC3_Link_Coupling" VALUE="0"/>
        <PARAMETER NAME="ADC3_Multi_Tile_Sync" VALUE="false"/>
        <PARAMETER NAME="ADC3_Band" VALUE="0"/>
        <PARAMETER NAME="ADC3_Refclk_Div" VALUE="1"/>
        <PARAMETER NAME="ADC3_Clock_Source" VALUE="3"/>
        <PARAMETER NAME="ADC3_Clock_Source_MX" VALUE="3"/>
        <PARAMETER NAME="ADC3_Clock_Dist" VALUE="0"/>
        <PARAMETER NAME="ADC_Slice30_Enable" VALUE="false"/>
        <PARAMETER NAME="ADC_Dither30" VALUE="true"/>
        <PARAMETER NAME="ADC_Data_Type30" VALUE="0"/>
        <PARAMETER NAME="ADC_Decimation_Mode30" VALUE="0"/>
        <PARAMETER NAME="ADC_OBS_Decimation_Mode30" VALUE="1"/>
        <PARAMETER NAME="ADC_CalOpt_Mode30" VALUE="1"/>
        <PARAMETER NAME="ADC_Mixer_Type30" VALUE="3"/>
        <PARAMETER NAME="ADC_Mixer_Mode30" VALUE="2"/>
        <PARAMETER NAME="ADC_Data_Width30" VALUE="8"/>
        <PARAMETER NAME="ADC_OBS_Data_Width30" VALUE="8"/>
        <PARAMETER NAME="ADC_Coarse_Mixer_Freq30" VALUE="0"/>
        <PARAMETER NAME="ADC_NCO_Freq30" VALUE="0.0"/>
        <PARAMETER NAME="ADC_NCO_Phase30" VALUE="0"/>
        <PARAMETER NAME="ADC_Neg_Quadrature30" VALUE="false"/>
        <PARAMETER NAME="ADC_Nyquist30" VALUE="0"/>
        <PARAMETER NAME="ADC_Bypass_BG_Cal30" VALUE="false"/>
        <PARAMETER NAME="ADC_RESERVED_1_30" VALUE="false"/>
        <PARAMETER NAME="ADC_TDD_RTS30" VALUE="0"/>
        <PARAMETER NAME="ADC_OBS30" VALUE="false"/>
        <PARAMETER NAME="ADC_Slice31_Enable" VALUE="false"/>
        <PARAMETER NAME="ADC_Dither31" VALUE="true"/>
        <PARAMETER NAME="ADC_Data_Type31" VALUE="0"/>
        <PARAMETER NAME="ADC_Decimation_Mode31" VALUE="0"/>
        <PARAMETER NAME="ADC_OBS_Decimation_Mode31" VALUE="1"/>
        <PARAMETER NAME="ADC_CalOpt_Mode31" VALUE="1"/>
        <PARAMETER NAME="ADC_Mixer_Type31" VALUE="3"/>
        <PARAMETER NAME="ADC_Mixer_Mode31" VALUE="2"/>
        <PARAMETER NAME="ADC_Data_Width31" VALUE="8"/>
        <PARAMETER NAME="ADC_OBS_Data_Width31" VALUE="8"/>
        <PARAMETER NAME="ADC_Coarse_Mixer_Freq31" VALUE="0"/>
        <PARAMETER NAME="ADC_NCO_Freq31" VALUE="0.0"/>
        <PARAMETER NAME="ADC_NCO_Phase31" VALUE="0"/>
        <PARAMETER NAME="ADC_Neg_Quadrature31" VALUE="false"/>
        <PARAMETER NAME="ADC_Nyquist31" VALUE="0"/>
        <PARAMETER NAME="ADC_Bypass_BG_Cal31" VALUE="false"/>
        <PARAMETER NAME="ADC_RESERVED_1_31" VALUE="false"/>
        <PARAMETER NAME="ADC_TDD_RTS31" VALUE="0"/>
        <PARAMETER NAME="ADC_OBS31" VALUE="false"/>
        <PARAMETER NAME="ADC_Slice32_Enable" VALUE="false"/>
        <PARAMETER NAME="ADC_Dither32" VALUE="true"/>
        <PARAMETER NAME="ADC_Data_Type32" VALUE="0"/>
        <PARAMETER NAME="ADC_Decimation_Mode32" VALUE="0"/>
        <PARAMETER NAME="ADC_OBS_Decimation_Mode32" VALUE="1"/>
        <PARAMETER NAME="ADC_CalOpt_Mode32" VALUE="1"/>
        <PARAMETER NAME="ADC_Mixer_Type32" VALUE="3"/>
        <PARAMETER NAME="ADC_Mixer_Mode32" VALUE="2"/>
        <PARAMETER NAME="ADC_Data_Width32" VALUE="8"/>
        <PARAMETER NAME="ADC_OBS_Data_Width32" VALUE="8"/>
        <PARAMETER NAME="ADC_Coarse_Mixer_Freq32" VALUE="0"/>
        <PARAMETER NAME="ADC_NCO_Freq32" VALUE="0.0"/>
        <PARAMETER NAME="ADC_NCO_Phase32" VALUE="0"/>
        <PARAMETER NAME="ADC_Neg_Quadrature32" VALUE="false"/>
        <PARAMETER NAME="ADC_Nyquist32" VALUE="0"/>
        <PARAMETER NAME="ADC_Bypass_BG_Cal32" VALUE="false"/>
        <PARAMETER NAME="ADC_RESERVED_1_32" VALUE="false"/>
        <PARAMETER NAME="ADC_TDD_RTS32" VALUE="0"/>
        <PARAMETER NAME="ADC_OBS32" VALUE="false"/>
        <PARAMETER NAME="ADC_Slice33_Enable" VALUE="false"/>
        <PARAMETER NAME="ADC_Dither33" VALUE="true"/>
        <PARAMETER NAME="ADC_Data_Type33" VALUE="0"/>
        <PARAMETER NAME="ADC_Decimation_Mode33" VALUE="0"/>
        <PARAMETER NAME="ADC_OBS_Decimation_Mode33" VALUE="1"/>
        <PARAMETER NAME="ADC_CalOpt_Mode33" VALUE="1"/>
        <PARAMETER NAME="ADC_Mixer_Type33" VALUE="3"/>
        <PARAMETER NAME="ADC_Mixer_Mode33" VALUE="2"/>
        <PARAMETER NAME="ADC_Data_Width33" VALUE="8"/>
        <PARAMETER NAME="ADC_OBS_Data_Width33" VALUE="8"/>
        <PARAMETER NAME="ADC_Coarse_Mixer_Freq33" VALUE="0"/>
        <PARAMETER NAME="ADC_NCO_Freq33" VALUE="0.0"/>
        <PARAMETER NAME="ADC_NCO_Phase33" VALUE="0"/>
        <PARAMETER NAME="ADC_Neg_Quadrature33" VALUE="false"/>
        <PARAMETER NAME="ADC_Nyquist33" VALUE="0"/>
        <PARAMETER NAME="ADC_Bypass_BG_Cal33" VALUE="false"/>
        <PARAMETER NAME="ADC_RESERVED_1_33" VALUE="false"/>
        <PARAMETER NAME="ADC_TDD_RTS33" VALUE="0"/>
        <PARAMETER NAME="ADC_OBS33" VALUE="false"/>
        <PARAMETER NAME="mADC_Enable" VALUE="0"/>
        <PARAMETER NAME="mADC_PLL_Enable" VALUE="false"/>
        <PARAMETER NAME="mADC_Sampling_Rate" VALUE="2.0"/>
        <PARAMETER NAME="mADC_Refclk_Freq" VALUE="2000.000"/>
        <PARAMETER NAME="mADC_Outclk_Freq" VALUE="15.625"/>
        <PARAMETER NAME="mADC_Fabric_Freq" VALUE="0.0"/>
        <PARAMETER NAME="mADC_Link_Coupling" VALUE="0"/>
        <PARAMETER NAME="mADC_Multi_Tile_Sync" VALUE="false"/>
        <PARAMETER NAME="mADC_Band" VALUE="0"/>
        <PARAMETER NAME="mADC_Refclk_Div" VALUE="1"/>
        <PARAMETER NAME="mADC_Slice00_Enable" VALUE="false"/>
        <PARAMETER NAME="mADC_Dither00" VALUE="true"/>
        <PARAMETER NAME="mADC_Data_Type00" VALUE="0"/>
        <PARAMETER NAME="mADC_Decimation_Mode00" VALUE="0"/>
        <PARAMETER NAME="mADC_CalOpt_Mode00" VALUE="1"/>
        <PARAMETER NAME="mADC_Mixer_Type00" VALUE="3"/>
        <PARAMETER NAME="mADC_Mixer_Mode00" VALUE="2"/>
        <PARAMETER NAME="mADC_Data_Width00" VALUE="8"/>
        <PARAMETER NAME="mADC_Coarse_Mixer_Freq00" VALUE="0"/>
        <PARAMETER NAME="mADC_NCO_Freq00" VALUE="0.0"/>
        <PARAMETER NAME="mADC_NCO_Phase00" VALUE="0"/>
        <PARAMETER NAME="mADC_Neg_Quadrature00" VALUE="false"/>
        <PARAMETER NAME="mADC_Nyquist00" VALUE="0"/>
        <PARAMETER NAME="mADC_Bypass_BG_Cal00" VALUE="false"/>
        <PARAMETER NAME="mADC_RESERVED_1_00" VALUE="false"/>
        <PARAMETER NAME="mADC_TDD_RTS00" VALUE="0"/>
        <PARAMETER NAME="mADC_OBS00" VALUE="false"/>
        <PARAMETER NAME="mADC_Slice01_Enable" VALUE="false"/>
        <PARAMETER NAME="mADC_Dither01" VALUE="true"/>
        <PARAMETER NAME="mADC_Data_Type01" VALUE="0"/>
        <PARAMETER NAME="mADC_Decimation_Mode01" VALUE="0"/>
        <PARAMETER NAME="mADC_CalOpt_Mode01" VALUE="1"/>
        <PARAMETER NAME="mADC_Mixer_Type01" VALUE="3"/>
        <PARAMETER NAME="mADC_Mixer_Mode01" VALUE="2"/>
        <PARAMETER NAME="mADC_Data_Width01" VALUE="8"/>
        <PARAMETER NAME="mADC_Coarse_Mixer_Freq01" VALUE="0"/>
        <PARAMETER NAME="mADC_NCO_Freq01" VALUE="0.0"/>
        <PARAMETER NAME="mADC_NCO_Phase01" VALUE="0"/>
        <PARAMETER NAME="mADC_Neg_Quadrature01" VALUE="false"/>
        <PARAMETER NAME="mADC_Nyquist01" VALUE="0"/>
        <PARAMETER NAME="mADC_Bypass_BG_Cal01" VALUE="false"/>
        <PARAMETER NAME="mADC_RESERVED_1_01" VALUE="false"/>
        <PARAMETER NAME="mADC_TDD_RTS01" VALUE="0"/>
        <PARAMETER NAME="mADC_OBS01" VALUE="false"/>
        <PARAMETER NAME="mADC_Slice02_Enable" VALUE="false"/>
        <PARAMETER NAME="mADC_Dither02" VALUE="true"/>
        <PARAMETER NAME="mADC_Data_Type02" VALUE="0"/>
        <PARAMETER NAME="mADC_Decimation_Mode02" VALUE="0"/>
        <PARAMETER NAME="mADC_CalOpt_Mode02" VALUE="1"/>
        <PARAMETER NAME="mADC_Mixer_Type02" VALUE="3"/>
        <PARAMETER NAME="mADC_Mixer_Mode02" VALUE="2"/>
        <PARAMETER NAME="mADC_Data_Width02" VALUE="8"/>
        <PARAMETER NAME="mADC_Coarse_Mixer_Freq02" VALUE="0"/>
        <PARAMETER NAME="mADC_NCO_Freq02" VALUE="0.0"/>
        <PARAMETER NAME="mADC_NCO_Phase02" VALUE="0"/>
        <PARAMETER NAME="mADC_Neg_Quadrature02" VALUE="false"/>
        <PARAMETER NAME="mADC_Nyquist02" VALUE="0"/>
        <PARAMETER NAME="mADC_Bypass_BG_Cal02" VALUE="false"/>
        <PARAMETER NAME="mADC_RESERVED_1_02" VALUE="false"/>
        <PARAMETER NAME="mADC_TDD_RTS02" VALUE="0"/>
        <PARAMETER NAME="mADC_OBS02" VALUE="false"/>
        <PARAMETER NAME="mADC_Slice03_Enable" VALUE="false"/>
        <PARAMETER NAME="mADC_Dither03" VALUE="true"/>
        <PARAMETER NAME="mADC_Data_Type03" VALUE="0"/>
        <PARAMETER NAME="mADC_Decimation_Mode03" VALUE="0"/>
        <PARAMETER NAME="mADC_CalOpt_Mode03" VALUE="1"/>
        <PARAMETER NAME="mADC_Mixer_Type03" VALUE="3"/>
        <PARAMETER NAME="mADC_Mixer_Mode03" VALUE="2"/>
        <PARAMETER NAME="mADC_Data_Width03" VALUE="8"/>
        <PARAMETER NAME="mADC_Coarse_Mixer_Freq03" VALUE="0"/>
        <PARAMETER NAME="mADC_NCO_Freq03" VALUE="0.0"/>
        <PARAMETER NAME="mADC_NCO_Phase03" VALUE="0"/>
        <PARAMETER NAME="mADC_Neg_Quadrature03" VALUE="false"/>
        <PARAMETER NAME="mADC_Nyquist03" VALUE="0"/>
        <PARAMETER NAME="mADC_Bypass_BG_Cal03" VALUE="false"/>
        <PARAMETER NAME="mADC_RESERVED_1_03" VALUE="false"/>
        <PARAMETER NAME="mADC_TDD_RTS03" VALUE="0"/>
        <PARAMETER NAME="mADC_OBS03" VALUE="false"/>
        <PARAMETER NAME="DAC0_Enable" VALUE="1"/>
        <PARAMETER NAME="DAC0_PLL_Enable" VALUE="true"/>
        <PARAMETER NAME="DAC0_Sampling_Rate" VALUE="4.9152"/>
        <PARAMETER NAME="DAC0_Refclk_Freq" VALUE="491.520"/>
        <PARAMETER NAME="DAC0_Outclk_Freq" VALUE="307.200"/>
        <PARAMETER NAME="DAC0_Fabric_Freq" VALUE="307.200"/>
        <PARAMETER NAME="DAC0_Link_Coupling" VALUE="0"/>
        <PARAMETER NAME="DAC0_Multi_Tile_Sync" VALUE="false"/>
        <PARAMETER NAME="DAC0_Band" VALUE="0"/>
        <PARAMETER NAME="DAC0_VOP" VALUE="20.0"/>
        <PARAMETER NAME="DAC0_Refclk_Div" VALUE="1"/>
        <PARAMETER NAME="DAC0_Clock_Source" VALUE="4"/>
        <PARAMETER NAME="DAC0_Clock_Source_MX" VALUE="4"/>
        <PARAMETER NAME="DAC0_Clock_Dist" VALUE="0"/>
        <PARAMETER NAME="DAC_Slice00_Enable" VALUE="true"/>
        <PARAMETER NAME="DAC_Data_Type00" VALUE="0"/>
        <PARAMETER NAME="DAC_Data_Width00" VALUE="2"/>
        <PARAMETER NAME="DAC_Interpolation_Mode00" VALUE="16"/>
        <PARAMETER NAME="DAC_Decoder_Mode00" VALUE="0"/>
        <PARAMETER NAME="DAC_Mixer_Type00" VALUE="2"/>
        <PARAMETER NAME="DAC_Mixer_Mode00" VALUE="0"/>
        <PARAMETER NAME="DAC_Invsinc_Ctrl00" VALUE="false"/>
        <PARAMETER NAME="DAC_Coarse_Mixer_Freq00" VALUE="3"/>
        <PARAMETER NAME="DAC_NCO_Freq00" VALUE="0.0"/>
        <PARAMETER NAME="DAC_NCO_Phase00" VALUE="0"/>
        <PARAMETER NAME="DAC_Neg_Quadrature00" VALUE="false"/>
        <PARAMETER NAME="DAC_Nyquist00" VALUE="0"/>
        <PARAMETER NAME="DAC_Mode00" VALUE="0"/>
        <PARAMETER NAME="DAC_RESERVED_1_00" VALUE="false"/>
        <PARAMETER NAME="DAC_TDD_RTS00" VALUE="0"/>
        <PARAMETER NAME="DAC_Slice01_Enable" VALUE="false"/>
        <PARAMETER NAME="DAC_Data_Type01" VALUE="0"/>
        <PARAMETER NAME="DAC_Data_Width01" VALUE="16"/>
        <PARAMETER NAME="DAC_Interpolation_Mode01" VALUE="0"/>
        <PARAMETER NAME="DAC_Decoder_Mode01" VALUE="0"/>
        <PARAMETER NAME="DAC_Mixer_Type01" VALUE="3"/>
        <PARAMETER NAME="DAC_Mixer_Mode01" VALUE="2"/>
        <PARAMETER NAME="DAC_Invsinc_Ctrl01" VALUE="false"/>
        <PARAMETER NAME="DAC_Coarse_Mixer_Freq01" VALUE="0"/>
        <PARAMETER NAME="DAC_NCO_Freq01" VALUE="0.0"/>
        <PARAMETER NAME="DAC_NCO_Phase01" VALUE="0"/>
        <PARAMETER NAME="DAC_Neg_Quadrature01" VALUE="false"/>
        <PARAMETER NAME="DAC_Nyquist01" VALUE="0"/>
        <PARAMETER NAME="DAC_Mode01" VALUE="0"/>
        <PARAMETER NAME="DAC_RESERVED_1_01" VALUE="false"/>
        <PARAMETER NAME="DAC_TDD_RTS01" VALUE="0"/>
        <PARAMETER NAME="DAC_Slice02_Enable" VALUE="false"/>
        <PARAMETER NAME="DAC_Data_Type02" VALUE="0"/>
        <PARAMETER NAME="DAC_Data_Width02" VALUE="16"/>
        <PARAMETER NAME="DAC_Interpolation_Mode02" VALUE="0"/>
        <PARAMETER NAME="DAC_Decoder_Mode02" VALUE="0"/>
        <PARAMETER NAME="DAC_Mixer_Type02" VALUE="3"/>
        <PARAMETER NAME="DAC_Mixer_Mode02" VALUE="2"/>
        <PARAMETER NAME="DAC_Invsinc_Ctrl02" VALUE="false"/>
        <PARAMETER NAME="DAC_Coarse_Mixer_Freq02" VALUE="0"/>
        <PARAMETER NAME="DAC_NCO_Freq02" VALUE="0.0"/>
        <PARAMETER NAME="DAC_NCO_Phase02" VALUE="0"/>
        <PARAMETER NAME="DAC_Neg_Quadrature02" VALUE="false"/>
        <PARAMETER NAME="DAC_Nyquist02" VALUE="0"/>
        <PARAMETER NAME="DAC_Mode02" VALUE="0"/>
        <PARAMETER NAME="DAC_RESERVED_1_02" VALUE="false"/>
        <PARAMETER NAME="DAC_TDD_RTS02" VALUE="0"/>
        <PARAMETER NAME="DAC_Slice03_Enable" VALUE="false"/>
        <PARAMETER NAME="DAC_Data_Type03" VALUE="0"/>
        <PARAMETER NAME="DAC_Data_Width03" VALUE="16"/>
        <PARAMETER NAME="DAC_Interpolation_Mode03" VALUE="0"/>
        <PARAMETER NAME="DAC_Decoder_Mode03" VALUE="0"/>
        <PARAMETER NAME="DAC_Mixer_Type03" VALUE="3"/>
        <PARAMETER NAME="DAC_Mixer_Mode03" VALUE="2"/>
        <PARAMETER NAME="DAC_Invsinc_Ctrl03" VALUE="false"/>
        <PARAMETER NAME="DAC_Coarse_Mixer_Freq03" VALUE="0"/>
        <PARAMETER NAME="DAC_NCO_Freq03" VALUE="0.0"/>
        <PARAMETER NAME="DAC_NCO_Phase03" VALUE="0"/>
        <PARAMETER NAME="DAC_Neg_Quadrature03" VALUE="false"/>
        <PARAMETER NAME="DAC_Nyquist03" VALUE="0"/>
        <PARAMETER NAME="DAC_Mode03" VALUE="0"/>
        <PARAMETER NAME="DAC_RESERVED_1_03" VALUE="false"/>
        <PARAMETER NAME="DAC_TDD_RTS03" VALUE="0"/>
        <PARAMETER NAME="DAC1_Enable" VALUE="0"/>
        <PARAMETER NAME="DAC1_PLL_Enable" VALUE="false"/>
        <PARAMETER NAME="DAC1_Sampling_Rate" VALUE="6.4"/>
        <PARAMETER NAME="DAC1_Refclk_Freq" VALUE="6400.000"/>
        <PARAMETER NAME="DAC1_Outclk_Freq" VALUE="50.000"/>
        <PARAMETER NAME="DAC1_Fabric_Freq" VALUE="0.0"/>
        <PARAMETER NAME="DAC1_Link_Coupling" VALUE="0"/>
        <PARAMETER NAME="DAC1_Multi_Tile_Sync" VALUE="false"/>
        <PARAMETER NAME="DAC1_Band" VALUE="0"/>
        <PARAMETER NAME="DAC1_VOP" VALUE="20.0"/>
        <PARAMETER NAME="DAC1_Refclk_Div" VALUE="1"/>
        <PARAMETER NAME="DAC1_Clock_Source" VALUE="5"/>
        <PARAMETER NAME="DAC1_Clock_Source_MX" VALUE="5"/>
        <PARAMETER NAME="DAC1_Clock_Dist" VALUE="0"/>
        <PARAMETER NAME="DAC_Slice10_Enable" VALUE="false"/>
        <PARAMETER NAME="DAC_Data_Type10" VALUE="0"/>
        <PARAMETER NAME="DAC_Data_Width10" VALUE="16"/>
        <PARAMETER NAME="DAC_Interpolation_Mode10" VALUE="0"/>
        <PARAMETER NAME="DAC_Decoder_Mode10" VALUE="0"/>
        <PARAMETER NAME="DAC_Mixer_Type10" VALUE="3"/>
        <PARAMETER NAME="DAC_Mixer_Mode10" VALUE="2"/>
        <PARAMETER NAME="DAC_Invsinc_Ctrl10" VALUE="false"/>
        <PARAMETER NAME="DAC_Coarse_Mixer_Freq10" VALUE="0"/>
        <PARAMETER NAME="DAC_NCO_Freq10" VALUE="0.0"/>
        <PARAMETER NAME="DAC_NCO_Phase10" VALUE="0"/>
        <PARAMETER NAME="DAC_Neg_Quadrature10" VALUE="false"/>
        <PARAMETER NAME="DAC_Nyquist10" VALUE="0"/>
        <PARAMETER NAME="DAC_Mode10" VALUE="0"/>
        <PARAMETER NAME="DAC_RESERVED_1_10" VALUE="false"/>
        <PARAMETER NAME="DAC_TDD_RTS10" VALUE="0"/>
        <PARAMETER NAME="DAC_Slice11_Enable" VALUE="false"/>
        <PARAMETER NAME="DAC_Data_Type11" VALUE="0"/>
        <PARAMETER NAME="DAC_Data_Width11" VALUE="16"/>
        <PARAMETER NAME="DAC_Interpolation_Mode11" VALUE="0"/>
        <PARAMETER NAME="DAC_Decoder_Mode11" VALUE="0"/>
        <PARAMETER NAME="DAC_Mixer_Type11" VALUE="3"/>
        <PARAMETER NAME="DAC_Mixer_Mode11" VALUE="2"/>
        <PARAMETER NAME="DAC_Invsinc_Ctrl11" VALUE="false"/>
        <PARAMETER NAME="DAC_Coarse_Mixer_Freq11" VALUE="0"/>
        <PARAMETER NAME="DAC_NCO_Freq11" VALUE="0.0"/>
        <PARAMETER NAME="DAC_NCO_Phase11" VALUE="0"/>
        <PARAMETER NAME="DAC_Neg_Quadrature11" VALUE="false"/>
        <PARAMETER NAME="DAC_Nyquist11" VALUE="0"/>
        <PARAMETER NAME="DAC_Mode11" VALUE="0"/>
        <PARAMETER NAME="DAC_RESERVED_1_11" VALUE="false"/>
        <PARAMETER NAME="DAC_TDD_RTS11" VALUE="0"/>
        <PARAMETER NAME="DAC_Slice12_Enable" VALUE="false"/>
        <PARAMETER NAME="DAC_Data_Type12" VALUE="0"/>
        <PARAMETER NAME="DAC_Data_Width12" VALUE="16"/>
        <PARAMETER NAME="DAC_Interpolation_Mode12" VALUE="0"/>
        <PARAMETER NAME="DAC_Decoder_Mode12" VALUE="0"/>
        <PARAMETER NAME="DAC_Mixer_Type12" VALUE="3"/>
        <PARAMETER NAME="DAC_Mixer_Mode12" VALUE="2"/>
        <PARAMETER NAME="DAC_Invsinc_Ctrl12" VALUE="false"/>
        <PARAMETER NAME="DAC_Coarse_Mixer_Freq12" VALUE="0"/>
        <PARAMETER NAME="DAC_NCO_Freq12" VALUE="0.0"/>
        <PARAMETER NAME="DAC_NCO_Phase12" VALUE="0"/>
        <PARAMETER NAME="DAC_Neg_Quadrature12" VALUE="false"/>
        <PARAMETER NAME="DAC_Nyquist12" VALUE="0"/>
        <PARAMETER NAME="DAC_Mode12" VALUE="0"/>
        <PARAMETER NAME="DAC_RESERVED_1_12" VALUE="false"/>
        <PARAMETER NAME="DAC_TDD_RTS12" VALUE="0"/>
        <PARAMETER NAME="DAC_Slice13_Enable" VALUE="false"/>
        <PARAMETER NAME="DAC_Data_Type13" VALUE="0"/>
        <PARAMETER NAME="DAC_Data_Width13" VALUE="16"/>
        <PARAMETER NAME="DAC_Interpolation_Mode13" VALUE="0"/>
        <PARAMETER NAME="DAC_Decoder_Mode13" VALUE="0"/>
        <PARAMETER NAME="DAC_Mixer_Type13" VALUE="3"/>
        <PARAMETER NAME="DAC_Mixer_Mode13" VALUE="2"/>
        <PARAMETER NAME="DAC_Invsinc_Ctrl13" VALUE="false"/>
        <PARAMETER NAME="DAC_Coarse_Mixer_Freq13" VALUE="0"/>
        <PARAMETER NAME="DAC_NCO_Freq13" VALUE="0.0"/>
        <PARAMETER NAME="DAC_NCO_Phase13" VALUE="0"/>
        <PARAMETER NAME="DAC_Neg_Quadrature13" VALUE="false"/>
        <PARAMETER NAME="DAC_Nyquist13" VALUE="0"/>
        <PARAMETER NAME="DAC_Mode13" VALUE="0"/>
        <PARAMETER NAME="DAC_RESERVED_1_13" VALUE="false"/>
        <PARAMETER NAME="DAC_TDD_RTS13" VALUE="0"/>
        <PARAMETER NAME="DAC2_Enable" VALUE="0"/>
        <PARAMETER NAME="DAC2_PLL_Enable" VALUE="false"/>
        <PARAMETER NAME="DAC2_Sampling_Rate" VALUE="6.4"/>
        <PARAMETER NAME="DAC2_Refclk_Freq" VALUE="6400.000"/>
        <PARAMETER NAME="DAC2_Outclk_Freq" VALUE="50.000"/>
        <PARAMETER NAME="DAC2_Fabric_Freq" VALUE="0.0"/>
        <PARAMETER NAME="DAC2_Link_Coupling" VALUE="0"/>
        <PARAMETER NAME="DAC2_Multi_Tile_Sync" VALUE="false"/>
        <PARAMETER NAME="DAC2_Band" VALUE="0"/>
        <PARAMETER NAME="DAC2_VOP" VALUE="20.0"/>
        <PARAMETER NAME="DAC2_Refclk_Div" VALUE="1"/>
        <PARAMETER NAME="DAC2_Clock_Source" VALUE="6"/>
        <PARAMETER NAME="DAC2_Clock_Source_MX" VALUE="6"/>
        <PARAMETER NAME="DAC2_Clock_Dist" VALUE="0"/>
        <PARAMETER NAME="DAC_Slice20_Enable" VALUE="false"/>
        <PARAMETER NAME="DAC_Data_Type20" VALUE="0"/>
        <PARAMETER NAME="DAC_Data_Width20" VALUE="16"/>
        <PARAMETER NAME="DAC_Interpolation_Mode20" VALUE="0"/>
        <PARAMETER NAME="DAC_Decoder_Mode20" VALUE="0"/>
        <PARAMETER NAME="DAC_Mixer_Type20" VALUE="3"/>
        <PARAMETER NAME="DAC_Mixer_Mode20" VALUE="2"/>
        <PARAMETER NAME="DAC_Invsinc_Ctrl20" VALUE="false"/>
        <PARAMETER NAME="DAC_Coarse_Mixer_Freq20" VALUE="0"/>
        <PARAMETER NAME="DAC_NCO_Freq20" VALUE="0.0"/>
        <PARAMETER NAME="DAC_NCO_Phase20" VALUE="0"/>
        <PARAMETER NAME="DAC_Neg_Quadrature20" VALUE="false"/>
        <PARAMETER NAME="DAC_Nyquist20" VALUE="0"/>
        <PARAMETER NAME="DAC_Mode20" VALUE="0"/>
        <PARAMETER NAME="DAC_RESERVED_1_20" VALUE="false"/>
        <PARAMETER NAME="DAC_TDD_RTS20" VALUE="0"/>
        <PARAMETER NAME="DAC_Slice21_Enable" VALUE="false"/>
        <PARAMETER NAME="DAC_Data_Type21" VALUE="0"/>
        <PARAMETER NAME="DAC_Data_Width21" VALUE="16"/>
        <PARAMETER NAME="DAC_Interpolation_Mode21" VALUE="0"/>
        <PARAMETER NAME="DAC_Decoder_Mode21" VALUE="0"/>
        <PARAMETER NAME="DAC_Mixer_Type21" VALUE="3"/>
        <PARAMETER NAME="DAC_Mixer_Mode21" VALUE="2"/>
        <PARAMETER NAME="DAC_Invsinc_Ctrl21" VALUE="false"/>
        <PARAMETER NAME="DAC_Coarse_Mixer_Freq21" VALUE="0"/>
        <PARAMETER NAME="DAC_NCO_Freq21" VALUE="0.0"/>
        <PARAMETER NAME="DAC_NCO_Phase21" VALUE="0"/>
        <PARAMETER NAME="DAC_Neg_Quadrature21" VALUE="false"/>
        <PARAMETER NAME="DAC_Nyquist21" VALUE="0"/>
        <PARAMETER NAME="DAC_Mode21" VALUE="0"/>
        <PARAMETER NAME="DAC_RESERVED_1_21" VALUE="false"/>
        <PARAMETER NAME="DAC_TDD_RTS21" VALUE="0"/>
        <PARAMETER NAME="DAC_Slice22_Enable" VALUE="false"/>
        <PARAMETER NAME="DAC_Data_Type22" VALUE="0"/>
        <PARAMETER NAME="DAC_Data_Width22" VALUE="16"/>
        <PARAMETER NAME="DAC_Interpolation_Mode22" VALUE="0"/>
        <PARAMETER NAME="DAC_Decoder_Mode22" VALUE="0"/>
        <PARAMETER NAME="DAC_Mixer_Type22" VALUE="3"/>
        <PARAMETER NAME="DAC_Mixer_Mode22" VALUE="2"/>
        <PARAMETER NAME="DAC_Invsinc_Ctrl22" VALUE="false"/>
        <PARAMETER NAME="DAC_Coarse_Mixer_Freq22" VALUE="0"/>
        <PARAMETER NAME="DAC_NCO_Freq22" VALUE="0.0"/>
        <PARAMETER NAME="DAC_NCO_Phase22" VALUE="0"/>
        <PARAMETER NAME="DAC_Neg_Quadrature22" VALUE="false"/>
        <PARAMETER NAME="DAC_Nyquist22" VALUE="0"/>
        <PARAMETER NAME="DAC_Mode22" VALUE="0"/>
        <PARAMETER NAME="DAC_RESERVED_1_22" VALUE="false"/>
        <PARAMETER NAME="DAC_TDD_RTS22" VALUE="0"/>
        <PARAMETER NAME="DAC_Slice23_Enable" VALUE="false"/>
        <PARAMETER NAME="DAC_Data_Type23" VALUE="0"/>
        <PARAMETER NAME="DAC_Data_Width23" VALUE="16"/>
        <PARAMETER NAME="DAC_Interpolation_Mode23" VALUE="0"/>
        <PARAMETER NAME="DAC_Decoder_Mode23" VALUE="0"/>
        <PARAMETER NAME="DAC_Mixer_Type23" VALUE="3"/>
        <PARAMETER NAME="DAC_Mixer_Mode23" VALUE="2"/>
        <PARAMETER NAME="DAC_Invsinc_Ctrl23" VALUE="false"/>
        <PARAMETER NAME="DAC_Coarse_Mixer_Freq23" VALUE="0"/>
        <PARAMETER NAME="DAC_NCO_Freq23" VALUE="0.0"/>
        <PARAMETER NAME="DAC_NCO_Phase23" VALUE="0"/>
        <PARAMETER NAME="DAC_Neg_Quadrature23" VALUE="false"/>
        <PARAMETER NAME="DAC_Nyquist23" VALUE="0"/>
        <PARAMETER NAME="DAC_Mode23" VALUE="0"/>
        <PARAMETER NAME="DAC_RESERVED_1_23" VALUE="false"/>
        <PARAMETER NAME="DAC_TDD_RTS23" VALUE="0"/>
        <PARAMETER NAME="DAC3_Enable" VALUE="0"/>
        <PARAMETER NAME="DAC3_PLL_Enable" VALUE="false"/>
        <PARAMETER NAME="DAC3_Sampling_Rate" VALUE="6.4"/>
        <PARAMETER NAME="DAC3_Refclk_Freq" VALUE="6400.000"/>
        <PARAMETER NAME="DAC3_Outclk_Freq" VALUE="50.000"/>
        <PARAMETER NAME="DAC3_Fabric_Freq" VALUE="0.0"/>
        <PARAMETER NAME="DAC3_Link_Coupling" VALUE="0"/>
        <PARAMETER NAME="DAC3_Multi_Tile_Sync" VALUE="false"/>
        <PARAMETER NAME="DAC3_Band" VALUE="0"/>
        <PARAMETER NAME="DAC3_VOP" VALUE="20.0"/>
        <PARAMETER NAME="DAC3_Refclk_Div" VALUE="1"/>
        <PARAMETER NAME="DAC3_Clock_Source" VALUE="7"/>
        <PARAMETER NAME="DAC3_Clock_Source_MX" VALUE="7"/>
        <PARAMETER NAME="DAC3_Clock_Dist" VALUE="0"/>
        <PARAMETER NAME="DAC_Slice30_Enable" VALUE="false"/>
        <PARAMETER NAME="DAC_Data_Type30" VALUE="0"/>
        <PARAMETER NAME="DAC_Data_Width30" VALUE="16"/>
        <PARAMETER NAME="DAC_Interpolation_Mode30" VALUE="0"/>
        <PARAMETER NAME="DAC_Decoder_Mode30" VALUE="0"/>
        <PARAMETER NAME="DAC_Mixer_Type30" VALUE="3"/>
        <PARAMETER NAME="DAC_Mixer_Mode30" VALUE="2"/>
        <PARAMETER NAME="DAC_Invsinc_Ctrl30" VALUE="false"/>
        <PARAMETER NAME="DAC_Coarse_Mixer_Freq30" VALUE="0"/>
        <PARAMETER NAME="DAC_NCO_Freq30" VALUE="0.0"/>
        <PARAMETER NAME="DAC_NCO_Phase30" VALUE="0"/>
        <PARAMETER NAME="DAC_Neg_Quadrature30" VALUE="false"/>
        <PARAMETER NAME="DAC_Nyquist30" VALUE="0"/>
        <PARAMETER NAME="DAC_Mode30" VALUE="0"/>
        <PARAMETER NAME="DAC_RESERVED_1_30" VALUE="false"/>
        <PARAMETER NAME="DAC_TDD_RTS30" VALUE="0"/>
        <PARAMETER NAME="DAC_Slice31_Enable" VALUE="false"/>
        <PARAMETER NAME="DAC_Data_Type31" VALUE="0"/>
        <PARAMETER NAME="DAC_Data_Width31" VALUE="16"/>
        <PARAMETER NAME="DAC_Interpolation_Mode31" VALUE="0"/>
        <PARAMETER NAME="DAC_Decoder_Mode31" VALUE="0"/>
        <PARAMETER NAME="DAC_Mixer_Type31" VALUE="3"/>
        <PARAMETER NAME="DAC_Mixer_Mode31" VALUE="2"/>
        <PARAMETER NAME="DAC_Invsinc_Ctrl31" VALUE="false"/>
        <PARAMETER NAME="DAC_Coarse_Mixer_Freq31" VALUE="0"/>
        <PARAMETER NAME="DAC_NCO_Freq31" VALUE="0.0"/>
        <PARAMETER NAME="DAC_NCO_Phase31" VALUE="0"/>
        <PARAMETER NAME="DAC_Neg_Quadrature31" VALUE="false"/>
        <PARAMETER NAME="DAC_Nyquist31" VALUE="0"/>
        <PARAMETER NAME="DAC_Mode31" VALUE="0"/>
        <PARAMETER NAME="DAC_RESERVED_1_31" VALUE="false"/>
        <PARAMETER NAME="DAC_TDD_RTS31" VALUE="0"/>
        <PARAMETER NAME="DAC_Slice32_Enable" VALUE="false"/>
        <PARAMETER NAME="DAC_Data_Type32" VALUE="0"/>
        <PARAMETER NAME="DAC_Data_Width32" VALUE="16"/>
        <PARAMETER NAME="DAC_Interpolation_Mode32" VALUE="0"/>
        <PARAMETER NAME="DAC_Decoder_Mode32" VALUE="0"/>
        <PARAMETER NAME="DAC_Mixer_Type32" VALUE="3"/>
        <PARAMETER NAME="DAC_Mixer_Mode32" VALUE="2"/>
        <PARAMETER NAME="DAC_Invsinc_Ctrl32" VALUE="false"/>
        <PARAMETER NAME="DAC_Coarse_Mixer_Freq32" VALUE="0"/>
        <PARAMETER NAME="DAC_NCO_Freq32" VALUE="0.0"/>
        <PARAMETER NAME="DAC_NCO_Phase32" VALUE="0"/>
        <PARAMETER NAME="DAC_Neg_Quadrature32" VALUE="false"/>
        <PARAMETER NAME="DAC_Nyquist32" VALUE="0"/>
        <PARAMETER NAME="DAC_Mode32" VALUE="0"/>
        <PARAMETER NAME="DAC_RESERVED_1_32" VALUE="false"/>
        <PARAMETER NAME="DAC_TDD_RTS32" VALUE="0"/>
        <PARAMETER NAME="DAC_Slice33_Enable" VALUE="false"/>
        <PARAMETER NAME="DAC_Data_Type33" VALUE="0"/>
        <PARAMETER NAME="DAC_Data_Width33" VALUE="16"/>
        <PARAMETER NAME="DAC_Interpolation_Mode33" VALUE="0"/>
        <PARAMETER NAME="DAC_Decoder_Mode33" VALUE="0"/>
        <PARAMETER NAME="DAC_Mixer_Type33" VALUE="3"/>
        <PARAMETER NAME="DAC_Mixer_Mode33" VALUE="2"/>
        <PARAMETER NAME="DAC_Invsinc_Ctrl33" VALUE="false"/>
        <PARAMETER NAME="DAC_Coarse_Mixer_Freq33" VALUE="0"/>
        <PARAMETER NAME="DAC_NCO_Freq33" VALUE="0.0"/>
        <PARAMETER NAME="DAC_NCO_Phase33" VALUE="0"/>
        <PARAMETER NAME="DAC_Neg_Quadrature33" VALUE="false"/>
        <PARAMETER NAME="DAC_Nyquist33" VALUE="0"/>
        <PARAMETER NAME="DAC_Mode33" VALUE="0"/>
        <PARAMETER NAME="DAC_RESERVED_1_33" VALUE="false"/>
        <PARAMETER NAME="DAC_TDD_RTS33" VALUE="0"/>
        <PARAMETER NAME="mDAC_Enable" VALUE="0"/>
        <PARAMETER NAME="mDAC_PLL_Enable" VALUE="false"/>
        <PARAMETER NAME="mDAC_Sampling_Rate" VALUE="6.4"/>
        <PARAMETER NAME="mDAC_Refclk_Freq" VALUE="6400.000"/>
        <PARAMETER NAME="mDAC_Outclk_Freq" VALUE="50.000"/>
        <PARAMETER NAME="mDAC_Fabric_Freq" VALUE="0.0"/>
        <PARAMETER NAME="mDAC_Link_Coupling" VALUE="0"/>
        <PARAMETER NAME="mDAC_Multi_Tile_Sync" VALUE="false"/>
        <PARAMETER NAME="mDAC_Band" VALUE="0"/>
        <PARAMETER NAME="mDAC_VOP" VALUE="20.0"/>
        <PARAMETER NAME="mDAC_Refclk_Div" VALUE="1"/>
        <PARAMETER NAME="mDAC_Slice00_Enable" VALUE="false"/>
        <PARAMETER NAME="mDAC_Data_Type00" VALUE="0"/>
        <PARAMETER NAME="mDAC_Data_Width00" VALUE="16"/>
        <PARAMETER NAME="mDAC_Interpolation_Mode00" VALUE="0"/>
        <PARAMETER NAME="mDAC_Decoder_Mode00" VALUE="0"/>
        <PARAMETER NAME="mDAC_Mixer_Type00" VALUE="3"/>
        <PARAMETER NAME="mDAC_Mixer_Mode00" VALUE="2"/>
        <PARAMETER NAME="mDAC_Invsinc_Ctrl00" VALUE="false"/>
        <PARAMETER NAME="mDAC_Coarse_Mixer_Freq00" VALUE="0"/>
        <PARAMETER NAME="mDAC_NCO_Freq00" VALUE="0.0"/>
        <PARAMETER NAME="mDAC_NCO_Phase00" VALUE="0"/>
        <PARAMETER NAME="mDAC_Neg_Quadrature00" VALUE="false"/>
        <PARAMETER NAME="mDAC_Nyquist00" VALUE="0"/>
        <PARAMETER NAME="mDAC_Mode00" VALUE="0"/>
        <PARAMETER NAME="mDAC_RESERVED_1_00" VALUE="false"/>
        <PARAMETER NAME="mDAC_TDD_RTS00" VALUE="0"/>
        <PARAMETER NAME="mDAC_Slice01_Enable" VALUE="false"/>
        <PARAMETER NAME="mDAC_Data_Type01" VALUE="0"/>
        <PARAMETER NAME="mDAC_Data_Width01" VALUE="16"/>
        <PARAMETER NAME="mDAC_Interpolation_Mode01" VALUE="0"/>
        <PARAMETER NAME="mDAC_Decoder_Mode01" VALUE="0"/>
        <PARAMETER NAME="mDAC_Mixer_Type01" VALUE="3"/>
        <PARAMETER NAME="mDAC_Mixer_Mode01" VALUE="2"/>
        <PARAMETER NAME="mDAC_Invsinc_Ctrl01" VALUE="false"/>
        <PARAMETER NAME="mDAC_Coarse_Mixer_Freq01" VALUE="0"/>
        <PARAMETER NAME="mDAC_NCO_Freq01" VALUE="0.0"/>
        <PARAMETER NAME="mDAC_NCO_Phase01" VALUE="0"/>
        <PARAMETER NAME="mDAC_Neg_Quadrature01" VALUE="false"/>
        <PARAMETER NAME="mDAC_Nyquist01" VALUE="0"/>
        <PARAMETER NAME="mDAC_Mode01" VALUE="0"/>
        <PARAMETER NAME="mDAC_RESERVED_1_01" VALUE="false"/>
        <PARAMETER NAME="mDAC_TDD_RTS01" VALUE="0"/>
        <PARAMETER NAME="mDAC_Slice02_Enable" VALUE="false"/>
        <PARAMETER NAME="mDAC_Data_Type02" VALUE="0"/>
        <PARAMETER NAME="mDAC_Data_Width02" VALUE="16"/>
        <PARAMETER NAME="mDAC_Interpolation_Mode02" VALUE="0"/>
        <PARAMETER NAME="mDAC_Decoder_Mode02" VALUE="0"/>
        <PARAMETER NAME="mDAC_Mixer_Type02" VALUE="3"/>
        <PARAMETER NAME="mDAC_Mixer_Mode02" VALUE="2"/>
        <PARAMETER NAME="mDAC_Invsinc_Ctrl02" VALUE="false"/>
        <PARAMETER NAME="mDAC_Coarse_Mixer_Freq02" VALUE="0"/>
        <PARAMETER NAME="mDAC_NCO_Freq02" VALUE="0.0"/>
        <PARAMETER NAME="mDAC_NCO_Phase02" VALUE="0"/>
        <PARAMETER NAME="mDAC_Neg_Quadrature02" VALUE="false"/>
        <PARAMETER NAME="mDAC_Nyquist02" VALUE="0"/>
        <PARAMETER NAME="mDAC_Mode02" VALUE="0"/>
        <PARAMETER NAME="mDAC_RESERVED_1_02" VALUE="false"/>
        <PARAMETER NAME="mDAC_TDD_RTS02" VALUE="0"/>
        <PARAMETER NAME="mDAC_Slice03_Enable" VALUE="false"/>
        <PARAMETER NAME="mDAC_Data_Type03" VALUE="0"/>
        <PARAMETER NAME="mDAC_Data_Width03" VALUE="16"/>
        <PARAMETER NAME="mDAC_Interpolation_Mode03" VALUE="0"/>
        <PARAMETER NAME="mDAC_Decoder_Mode03" VALUE="0"/>
        <PARAMETER NAME="mDAC_Mixer_Type03" VALUE="3"/>
        <PARAMETER NAME="mDAC_Mixer_Mode03" VALUE="2"/>
        <PARAMETER NAME="mDAC_Invsinc_Ctrl03" VALUE="false"/>
        <PARAMETER NAME="mDAC_Coarse_Mixer_Freq03" VALUE="0"/>
        <PARAMETER NAME="mDAC_NCO_Freq03" VALUE="0.0"/>
        <PARAMETER NAME="mDAC_NCO_Phase03" VALUE="0"/>
        <PARAMETER NAME="mDAC_Neg_Quadrature03" VALUE="false"/>
        <PARAMETER NAME="mDAC_Nyquist03" VALUE="0"/>
        <PARAMETER NAME="mDAC_Mode03" VALUE="0"/>
        <PARAMETER NAME="mDAC_RESERVED_1_03" VALUE="false"/>
        <PARAMETER NAME="mDAC_TDD_RTS03" VALUE="0"/>
        <PARAMETER NAME="Clock_Forwarding" VALUE="false"/>
        <PARAMETER NAME="VNC_Testing" VALUE="false"/>
        <PARAMETER NAME="RESERVED_3" VALUE="110000"/>
        <PARAMETER NAME="VNC_Include_OIS_Change" VALUE="true"/>
        <PARAMETER NAME="VNC_Include_Fs2_Change" VALUE="true"/>
        <PARAMETER NAME="RF_Analyzer" VALUE="0"/>
        <PARAMETER NAME="PL_Clock_Freq" VALUE="100.0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
        <PARAMETER NAME="C_BASEADDR" VALUE="0xB0040000"/>
        <PARAMETER NAME="C_HIGHADDR" VALUE="0xB007FFFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="adc0_clk_p" SIGIS="clk" SIGNAME="radio_rfdc_adc0_clk_p">
          <CONNECTIONS>
            <CONNECTION INSTANCE="adj_imp" PORT="adc0_clk_clk_p"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="adc0_clk_n" SIGIS="clk" SIGNAME="radio_rfdc_adc0_clk_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="adj_imp" PORT="adc0_clk_clk_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="307200000" DIR="O" NAME="clk_adc0" SIGIS="clk" SIGNAME="radio_rfdc_clk_adc0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_hpm0_fpd" PORT="S01_ACLK"/>
            <CONNECTION INSTANCE="radio_axi_interconnect_0" PORT="ACLK"/>
            <CONNECTION INSTANCE="radio_axi_interconnect_0" PORT="M00_ACLK"/>
            <CONNECTION INSTANCE="radio_axi_interconnect_0" PORT="S00_ACLK"/>
            <CONNECTION INSTANCE="radio_axi_interconnect_0" PORT="S01_ACLK"/>
            <CONNECTION INSTANCE="radio_axi_interconnect_0" PORT="S02_ACLK"/>
            <CONNECTION INSTANCE="radio_axi_interconnect_0" PORT="S03_ACLK"/>
            <CONNECTION INSTANCE="radio_axi_interconnect_0" PORT="S04_ACLK"/>
            <CONNECTION INSTANCE="radio_axi_interconnect_0" PORT="S05_ACLK"/>
            <CONNECTION INSTANCE="radio_axi_interconnect_0" PORT="S06_ACLK"/>
            <CONNECTION INSTANCE="radio_axi_interconnect_0" PORT="S07_ACLK"/>
            <CONNECTION INSTANCE="radio_axi_interconnect_0" PORT="S08_ACLK"/>
            <CONNECTION INSTANCE="radio_axi_interconnect_0" PORT="S09_ACLK"/>
            <CONNECTION INSTANCE="radio_axi_interconnect_0" PORT="S10_ACLK"/>
            <CONNECTION INSTANCE="radio_axi_interconnect_0" PORT="S11_ACLK"/>
            <CONNECTION INSTANCE="radio_axi_interconnect_0" PORT="S12_ACLK"/>
            <CONNECTION INSTANCE="radio_axi_interconnect_hpm" PORT="ACLK"/>
            <CONNECTION INSTANCE="radio_axi_interconnect_hpm" PORT="M00_ACLK"/>
            <CONNECTION INSTANCE="radio_axi_interconnect_hpm" PORT="M01_ACLK"/>
            <CONNECTION INSTANCE="radio_axi_interconnect_hpm" PORT="M02_ACLK"/>
            <CONNECTION INSTANCE="radio_axi_interconnect_hpm" PORT="M03_ACLK"/>
            <CONNECTION INSTANCE="radio_axi_interconnect_hpm" PORT="M04_ACLK"/>
            <CONNECTION INSTANCE="radio_axi_interconnect_hpm" PORT="M05_ACLK"/>
            <CONNECTION INSTANCE="radio_axi_interconnect_hpm" PORT="M06_ACLK"/>
            <CONNECTION INSTANCE="radio_axi_interconnect_hpm" PORT="M07_ACLK"/>
            <CONNECTION INSTANCE="radio_axi_interconnect_hpm" PORT="M08_ACLK"/>
            <CONNECTION INSTANCE="radio_axi_interconnect_hpm" PORT="M09_ACLK"/>
            <CONNECTION INSTANCE="radio_axi_interconnect_hpm" PORT="M10_ACLK"/>
            <CONNECTION INSTANCE="radio_axi_interconnect_hpm" PORT="M11_ACLK"/>
            <CONNECTION INSTANCE="radio_axi_interconnect_hpm" PORT="S00_ACLK"/>
            <CONNECTION INSTANCE="radio_axi_interconnect_ps" PORT="M01_ACLK"/>
            <CONNECTION INSTANCE="radio_dma_passer" PORT="ap_clk"/>
            <CONNECTION INSTANCE="radio_dma_passer_2" PORT="ap_clk"/>
            <CONNECTION INSTANCE="radio_input_passer_double" PORT="ap_clk"/>
            <CONNECTION INSTANCE="radio_measure_worker" PORT="ap_clk"/>
            <CONNECTION INSTANCE="radio_pc_averager" PORT="ap_clk"/>
            <CONNECTION INSTANCE="radio_pc_averager_2" PORT="ap_clk"/>
            <CONNECTION INSTANCE="radio_proc_sys_reset_adc0" PORT="slowest_sync_clk"/>
            <CONNECTION INSTANCE="radio_rfdc" PORT="m0_axis_aclk"/>
            <CONNECTION INSTANCE="radio_trigger_worker" PORT="ap_clk"/>
            <CONNECTION INSTANCE="radio_writer_log" PORT="ap_clk"/>
            <CONNECTION INSTANCE="radio_writer_orig" PORT="ap_clk"/>
            <CONNECTION INSTANCE="radio_writer_orig_2" PORT="ap_clk"/>
            <CONNECTION INSTANCE="radio_writer_orig_corrected" PORT="ap_clk"/>
            <CONNECTION INSTANCE="radio_writer_orig_corrected_2" PORT="ap_clk"/>
            <CONNECTION INSTANCE="radio_hilbert_transform_0" PORT="ap_clk"/>
            <CONNECTION INSTANCE="radio_hilbert_transform_1" PORT="ap_clk"/>
            <CONNECTION INSTANCE="radio_pc_dr" PORT="ap_clk"/>
            <CONNECTION INSTANCE="radio_pc_dr_x2_0" PORT="ap_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="dac0_clk_p" SIGIS="clk" SIGNAME="radio_rfdc_dac0_clk_p">
          <CONNECTIONS>
            <CONNECTION INSTANCE="adj_imp" PORT="dac0_clk_clk_p"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="dac0_clk_n" SIGIS="clk" SIGNAME="radio_rfdc_dac0_clk_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="adj_imp" PORT="dac0_clk_clk_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="307200000" DIR="O" NAME="clk_dac0" SIGIS="clk" SIGNAME="radio_rfdc_clk_dac0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_proc_sys_reset_dac0" PORT="slowest_sync_clk"/>
            <CONNECTION INSTANCE="radio_rfdc" PORT="s0_axis_aclk"/>
            <CONNECTION INSTANCE="radio_saturate_stream_dr_ch_1" PORT="ap_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="99999985" DIR="I" NAME="s_axi_aclk" SIGIS="clk" SIGNAME="zynq_ultra_ps_e_0_pl_clk0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0" PORT="pl_clk0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_aresetn" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="proc_sys_reset_0_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="proc_sys_reset_0" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="17" NAME="s_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_ps_M00_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_ps" PORT="M00_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awvalid" SIGIS="undef" SIGNAME="radio_axi_interconnect_ps_M00_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_ps" PORT="M00_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_awready" SIGIS="undef" SIGNAME="radio_axi_interconnect_ps_M00_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_ps" PORT="M00_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_ps_M00_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_ps" PORT="M00_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_ps_M00_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_ps" PORT="M00_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wvalid" SIGIS="undef" SIGNAME="radio_axi_interconnect_ps_M00_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_ps" PORT="M00_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_wready" SIGIS="undef" SIGNAME="radio_axi_interconnect_ps_M00_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_ps" PORT="M00_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_ps_M00_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_ps" PORT="M00_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_bvalid" SIGIS="undef" SIGNAME="radio_axi_interconnect_ps_M00_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_ps" PORT="M00_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_bready" SIGIS="undef" SIGNAME="radio_axi_interconnect_ps_M00_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_ps" PORT="M00_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="17" NAME="s_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_ps_M00_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_ps" PORT="M00_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arvalid" SIGIS="undef" SIGNAME="radio_axi_interconnect_ps_M00_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_ps" PORT="M00_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_arready" SIGIS="undef" SIGNAME="radio_axi_interconnect_ps_M00_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_ps" PORT="M00_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="s_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_ps_M00_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_ps" PORT="M00_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_ps_M00_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_ps" PORT="M00_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rvalid" SIGIS="undef" SIGNAME="radio_axi_interconnect_ps_M00_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_ps" PORT="M00_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_rready" SIGIS="undef" SIGNAME="radio_axi_interconnect_ps_M00_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_ps" PORT="M00_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="irq" SENSITIVITY="LEVEL_HIGH" SIGIS="INTERRUPT"/>
        <PORT DIR="I" NAME="sysref_in_p" SIGIS="undef" SIGNAME="radio_rfdc_sysref_in_p">
          <CONNECTIONS>
            <CONNECTION INSTANCE="adj_imp" PORT="sysref_in_diff_p"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="sysref_in_n" SIGIS="undef" SIGNAME="radio_rfdc_sysref_in_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="adj_imp" PORT="sysref_in_diff_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="vin0_01_p" SIGIS="undef" SIGNAME="radio_rfdc_vin0_01_p">
          <CONNECTIONS>
            <CONNECTION INSTANCE="adj_imp" PORT="vin0_01_v_p"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="vin0_01_n" SIGIS="undef" SIGNAME="radio_rfdc_vin0_01_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="adj_imp" PORT="vin0_01_v_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="vin0_23_p" SIGIS="undef" SIGNAME="radio_rfdc_vin0_23_p">
          <CONNECTIONS>
            <CONNECTION INSTANCE="adj_imp" PORT="vin0_23_v_p"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="vin0_23_n" SIGIS="undef" SIGNAME="radio_rfdc_vin0_23_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="adj_imp" PORT="vin0_23_v_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="vout00_p" SIGIS="undef" SIGNAME="radio_rfdc_vout00_p">
          <CONNECTIONS>
            <CONNECTION INSTANCE="adj_imp" PORT="vout00_v_p"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="vout00_n" SIGIS="undef" SIGNAME="radio_rfdc_vout00_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="adj_imp" PORT="vout00_v_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m0_axis_aresetn" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="radio_proc_sys_reset_adc0_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_proc_sys_reset_adc0" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="307200000" DIR="I" NAME="m0_axis_aclk" SIGIS="clk" SIGNAME="radio_rfdc_clk_adc0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_rfdc" PORT="clk_adc0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="m00_axis_tdata" RIGHT="0" SIGIS="undef" SIGNAME="radio_hilbert_transform_0_in_sig_q_TDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_hilbert_transform_0" PORT="in_sig_q_TDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m00_axis_tvalid" SIGIS="undef" SIGNAME="radio_hilbert_transform_0_in_sig_q_TVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_hilbert_transform_0" PORT="in_sig_q_TVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m00_axis_tready" SIGIS="undef" SIGNAME="radio_hilbert_transform_0_in_sig_q_TREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_hilbert_transform_0" PORT="in_sig_q_TREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="m02_axis_tdata" RIGHT="0" SIGIS="undef" SIGNAME="radio_hilbert_transform_1_in_sig_q_TDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_hilbert_transform_1" PORT="in_sig_q_TDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m02_axis_tvalid" SIGIS="undef" SIGNAME="radio_hilbert_transform_1_in_sig_q_TVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_hilbert_transform_1" PORT="in_sig_q_TVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m02_axis_tready" SIGIS="undef" SIGNAME="radio_hilbert_transform_1_in_sig_q_TREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_hilbert_transform_1" PORT="in_sig_q_TREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s0_axis_aresetn" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="radio_proc_sys_reset_dac0_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_proc_sys_reset_dac0" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="307200000" DIR="I" NAME="s0_axis_aclk" SIGIS="clk" SIGNAME="radio_rfdc_clk_dac0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_rfdc" PORT="clk_dac0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s00_axis_tdata" RIGHT="0" SIGIS="undef" SIGNAME="radio_rfdc_s00_axis_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_saturate_stream_dr_ch_1" PORT="out_q_TDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s00_axis_tvalid" SIGIS="undef" SIGNAME="radio_rfdc_s00_axis_tvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_saturate_stream_dr_ch_1" PORT="out_q_TVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s00_axis_tready" SIGIS="undef" SIGNAME="radio_rfdc_s00_axis_tready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_saturate_stream_dr_ch_1" PORT="out_q_TREADY"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="radio_axi_interconnect_ps_M00_AXI" DATAWIDTH="32" NAME="s_axi" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="99999985"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="18"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="0"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="adj_zynq_ultra_ps_e_0_0_pl_clk0"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s_axi_araddr"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s_axi_arready"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s_axi_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s_axi_awaddr"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s_axi_awready"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s_axi_awvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s_axi_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s_axi_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s_axi_rdata"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s_axi_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s_axi_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s_axi_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s_axi_wdata"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s_axi_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="s_axi_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s_axi_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="radio_rfdc_m00_axis" NAME="m00_axis" TYPE="INITIATOR" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="4"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="307200000"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="adj_rfdc_0_clk_adc0"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="m00_axis_tdata"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="m00_axis_tready"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="m00_axis_tvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="radio_rfdc_m02_axis" NAME="m02_axis" TYPE="INITIATOR" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="4"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="307200000"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="adj_rfdc_0_clk_adc0"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="m02_axis_tdata"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="m02_axis_tready"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="m02_axis_tvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="radio_saturate_stream_dr_ch_1_out_q" NAME="s00_axis" TYPE="TARGET" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="4"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="307200000"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="adj_rfdc_0_clk_dac0"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="s00_axis_tdata"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="s00_axis_tready"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="s00_axis_tvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="External_Interface_adc0_clk" NAME="adc0_clk" TYPE="TARGET" VLNV="xilinx.com:interface:diff_clock:1.0">
          <PARAMETER NAME="CAN_DEBUG" VALUE="false"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="491520000.0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="CLK_N" PHYSICAL="adc0_clk_n"/>
            <PORTMAP LOGICAL="CLK_P" PHYSICAL="adc0_clk_p"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="External_Interface_dac0_clk" NAME="dac0_clk" TYPE="TARGET" VLNV="xilinx.com:interface:diff_clock:1.0">
          <PARAMETER NAME="CAN_DEBUG" VALUE="false"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="491520000.0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="CLK_N" PHYSICAL="dac0_clk_n"/>
            <PORTMAP LOGICAL="CLK_P" PHYSICAL="dac0_clk_p"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="External_Interface_vin0_01" NAME="vin0_01" TYPE="TARGET" VLNV="xilinx.com:interface:diff_analog_io:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="V_N" PHYSICAL="vin0_01_n"/>
            <PORTMAP LOGICAL="V_P" PHYSICAL="vin0_01_p"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="External_Interface_vin0_23" NAME="vin0_23" TYPE="TARGET" VLNV="xilinx.com:interface:diff_analog_io:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="V_N" PHYSICAL="vin0_23_n"/>
            <PORTMAP LOGICAL="V_P" PHYSICAL="vin0_23_p"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="radio_rfdc_vout00" NAME="vout00" TYPE="INITIATOR" VLNV="xilinx.com:interface:diff_analog_io:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="V_N" PHYSICAL="vout00_n"/>
            <PORTMAP LOGICAL="V_P" PHYSICAL="vout00_p"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="External_Interface_sysref_in" NAME="sysref_in" TYPE="TARGET" VLNV="xilinx.com:display_usp_rf_data_converter:diff_pins:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="diff_n" PHYSICAL="sysref_in_n"/>
            <PORTMAP LOGICAL="diff_p" PHYSICAL="sysref_in_p"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="2114050981" FULLNAME="/radio/saturate_stream_dr_ch_1" HWVERSION="1.0" INSTANCE="radio_saturate_stream_dr_ch_1" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="saturate_stream_dr" VLNV="xilinx.com:hls:saturate_stream_dr:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="adj_saturate_stream_dr_ch_1_0"/>
        <PARAMETER NAME="clk_period" VALUE="3.17"/>
        <PARAMETER NAME="machine" VALUE="64"/>
        <PARAMETER NAME="combinational" VALUE="0"/>
        <PARAMETER NAME="latency" VALUE="59"/>
        <PARAMETER NAME="II" VALUE="1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="307200000" DIR="I" NAME="ap_clk" SIGIS="clk" SIGNAME="radio_rfdc_clk_dac0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_rfdc" PORT="clk_dac0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ap_rst_n" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="radio_proc_sys_reset_dac0_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_proc_sys_reset_dac0" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="out_q_TVALID" SIGIS="undef" SIGNAME="radio_rfdc_s00_axis_tvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_rfdc" PORT="s00_axis_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="out_q_TREADY" SIGIS="undef" SIGNAME="radio_rfdc_s00_axis_tready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_rfdc" PORT="s00_axis_tready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="out_q_TDATA" RIGHT="0" SIGIS="undef" SIGNAME="radio_rfdc_s00_axis_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_rfdc" PORT="s00_axis_tdata"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="radio_saturate_stream_dr_ch_1_out_q" NAME="out_q" TYPE="INITIATOR" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="4"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="LAYERED_METADATA"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="307200000"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="adj_rfdc_0_clk_dac0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="out_q_TVALID"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="out_q_TREADY"/>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="out_q_TDATA"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="2114050970" FULLNAME="/radio/trigger_worker" HWVERSION="1.0" INSTANCE="radio_trigger_worker" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="trigger_worker" VLNV="xilinx.com:hls:trigger_worker:1.0">
      <DOCUMENTS/>
      <ADDRESSBLOCKS>
        <ADDRESSBLOCK ACCESS="read-write" INTERFACE="s_axi_a" NAME="Reg" RANGE="65536" USAGE="register">
          <REGISTERS>
            <REGISTER NAME="trig_val_sq">
              <PROPERTY NAME="DESCRIPTION" VALUE="Data signal of trig_val_sq"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="16"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="write-only"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0"/>
              <FIELDS>
                <FIELD NAME="trig_val_sq">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Bit 31 to 0 of trig_val_sq"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="write-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
          </REGISTERS>
        </ADDRESSBLOCK>
      </ADDRESSBLOCKS>
      <PARAMETERS>
        <PARAMETER NAME="C_S_AXI_A_ADDR_WIDTH" VALUE="5"/>
        <PARAMETER NAME="C_S_AXI_A_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="Component_Name" VALUE="adj_trigger_worker_0"/>
        <PARAMETER NAME="clk_period" VALUE="3.1"/>
        <PARAMETER NAME="machine" VALUE="64"/>
        <PARAMETER NAME="combinational" VALUE="0"/>
        <PARAMETER NAME="latency" VALUE="8"/>
        <PARAMETER NAME="II" VALUE="x"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
        <PARAMETER NAME="C_S_AXI_A_BASEADDR" VALUE="0xB00F0000"/>
        <PARAMETER NAME="C_S_AXI_A_HIGHADDR" VALUE="0xB00FFFFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="4" NAME="s_axi_a_AWADDR" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_hpm_M11_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_hpm" PORT="M11_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_a_AWVALID" SIGIS="undef" SIGNAME="radio_axi_interconnect_hpm_M11_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_hpm" PORT="M11_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_a_AWREADY" SIGIS="undef" SIGNAME="radio_axi_interconnect_hpm_M11_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_hpm" PORT="M11_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axi_a_WDATA" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_hpm_M11_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_hpm" PORT="M11_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_a_WSTRB" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_hpm_M11_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_hpm" PORT="M11_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_a_WVALID" SIGIS="undef" SIGNAME="radio_axi_interconnect_hpm_M11_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_hpm" PORT="M11_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_a_WREADY" SIGIS="undef" SIGNAME="radio_axi_interconnect_hpm_M11_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_hpm" PORT="M11_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_a_BRESP" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_hpm_M11_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_hpm" PORT="M11_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_a_BVALID" SIGIS="undef" SIGNAME="radio_axi_interconnect_hpm_M11_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_hpm" PORT="M11_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_a_BREADY" SIGIS="undef" SIGNAME="radio_axi_interconnect_hpm_M11_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_hpm" PORT="M11_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="4" NAME="s_axi_a_ARADDR" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_hpm_M11_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_hpm" PORT="M11_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_a_ARVALID" SIGIS="undef" SIGNAME="radio_axi_interconnect_hpm_M11_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_hpm" PORT="M11_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_a_ARREADY" SIGIS="undef" SIGNAME="radio_axi_interconnect_hpm_M11_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_hpm" PORT="M11_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="s_axi_a_RDATA" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_hpm_M11_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_hpm" PORT="M11_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_a_RRESP" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_hpm_M11_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_hpm" PORT="M11_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_a_RVALID" SIGIS="undef" SIGNAME="radio_axi_interconnect_hpm_M11_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_hpm" PORT="M11_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_a_RREADY" SIGIS="undef" SIGNAME="radio_axi_interconnect_hpm_M11_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_hpm" PORT="M11_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="307200000" DIR="I" NAME="ap_clk" SIGIS="clk" SIGNAME="radio_rfdc_clk_adc0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_rfdc" PORT="clk_adc0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ap_rst_n" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="radio_proc_sys_reset_adc0_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_proc_sys_reset_adc0" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="in_q_TVALID" SIGIS="undef" SIGNAME="radio_input_passer_double_out_q_TVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_input_passer_double" PORT="out_q_TVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="in_q_TREADY" SIGIS="undef" SIGNAME="radio_input_passer_double_out_q_TREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_input_passer_double" PORT="out_q_TREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="in_q_TDATA" RIGHT="0" SIGIS="undef" SIGNAME="radio_input_passer_double_out_q_TDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_input_passer_double" PORT="out_q_TDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="proc1_buf_out_q_TVALID" SIGIS="undef" SIGNAME="radio_dma_passer_in_q_TVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_dma_passer" PORT="in_q_TVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="proc1_buf_out_q_TREADY" SIGIS="undef" SIGNAME="radio_dma_passer_in_q_TREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_dma_passer" PORT="in_q_TREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="proc1_buf_out_q_TDATA" RIGHT="0" SIGIS="undef" SIGNAME="radio_dma_passer_in_q_TDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_dma_passer" PORT="in_q_TDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="out_meas_ifg_q_TVALID" SIGIS="undef" SIGNAME="radio_measure_worker_in_ifg_q_TVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_measure_worker" PORT="in_ifg_q_TVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="out_meas_ifg_q_TREADY" SIGIS="undef" SIGNAME="radio_measure_worker_in_ifg_q_TREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_measure_worker" PORT="in_ifg_q_TREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="out_meas_ifg_q_TDATA" RIGHT="0" SIGIS="undef" SIGNAME="radio_measure_worker_in_ifg_q_TDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_measure_worker" PORT="in_ifg_q_TDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="out_meas_ifg_time_q_TVALID" SIGIS="undef" SIGNAME="radio_measure_worker_in_ifg_time_q_TVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_measure_worker" PORT="in_ifg_time_q_TVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="out_meas_ifg_time_q_TREADY" SIGIS="undef" SIGNAME="radio_measure_worker_in_ifg_time_q_TREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_measure_worker" PORT="in_ifg_time_q_TREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="47" NAME="out_meas_ifg_time_q_TDATA" RIGHT="0" SIGIS="undef" SIGNAME="radio_measure_worker_in_ifg_time_q_TDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_measure_worker" PORT="in_ifg_time_q_TDATA"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="radio_axi_interconnect_hpm_M11_AXI" DATAWIDTH="32" NAME="s_axi_a" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="ADDR_WIDTH" VALUE="5"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="307200000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="0"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="adj_rfdc_0_clk_adc0"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s_axi_a_AWADDR"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s_axi_a_AWVALID"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s_axi_a_AWREADY"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s_axi_a_WDATA"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="s_axi_a_WSTRB"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s_axi_a_WVALID"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s_axi_a_WREADY"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s_axi_a_BRESP"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s_axi_a_BVALID"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s_axi_a_BREADY"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s_axi_a_ARADDR"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s_axi_a_ARVALID"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s_axi_a_ARREADY"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s_axi_a_RDATA"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s_axi_a_RRESP"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s_axi_a_RVALID"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s_axi_a_RREADY"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="radio_input_passer_double_out_q" NAME="in_q" TYPE="TARGET" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="4"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="LAYERED_METADATA"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="307200000"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="adj_rfdc_0_clk_adc0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="in_q_TVALID"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="in_q_TREADY"/>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="in_q_TDATA"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="radio_trigger_worker_proc1_buf_out_q" NAME="proc1_buf_out_q" TYPE="INITIATOR" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="4"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="LAYERED_METADATA"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="307200000"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="adj_rfdc_0_clk_adc0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="proc1_buf_out_q_TVALID"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="proc1_buf_out_q_TREADY"/>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="proc1_buf_out_q_TDATA"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="radio_trigger_worker_out_meas_ifg_q" NAME="out_meas_ifg_q" TYPE="INITIATOR" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="8"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="LAYERED_METADATA"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="307200000"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="adj_rfdc_0_clk_adc0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="out_meas_ifg_q_TVALID"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="out_meas_ifg_q_TREADY"/>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="out_meas_ifg_q_TDATA"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="radio_trigger_worker_out_meas_ifg_time_q" NAME="out_meas_ifg_time_q" TYPE="INITIATOR" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="6"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="LAYERED_METADATA"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="307200000"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="adj_rfdc_0_clk_adc0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="out_meas_ifg_time_q_TVALID"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="out_meas_ifg_time_q_TREADY"/>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="out_meas_ifg_time_q_TDATA"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="2114050971" FULLNAME="/radio/writer_log" HWVERSION="1.0" INSTANCE="radio_writer_log" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="dma_writer" VLNV="xilinx.com:hls:dma_writer:1.0">
      <DOCUMENTS/>
      <ADDRESSBLOCKS>
        <ADDRESSBLOCK ACCESS="read-write" INTERFACE="s_axi_control" NAME="Reg" RANGE="65536" USAGE="register">
          <REGISTERS>
            <REGISTER NAME="CTRL">
              <PROPERTY NAME="DESCRIPTION" VALUE="Control signals"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0"/>
              <FIELDS>
                <FIELD NAME="AP_START">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Control signal Register for 'ap_start'."/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE="modify"/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="AP_DONE">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Control signal Register for 'ap_done'."/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="1"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE="modify"/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="1"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="AP_IDLE">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Control signal Register for 'ap_idle'."/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="2"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE="modify"/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="2"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="AP_READY">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Control signal Register for 'ap_ready'."/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="3"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE="modify"/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="3"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="RESERVED_1">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Reserved.  0s on read."/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="4"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE="modify"/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="4"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="3"/>
                </FIELD>
                <FIELD NAME="AUTO_RESTART">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Control signal Register for 'auto_restart'."/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="7"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE="modify"/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="7"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="RESERVED_2">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Reserved.  0s on read."/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="8"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE="modify"/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="8"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="INTERRUPT">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Control signal Register for 'interrupt'."/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="9"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE="modify"/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="9"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="RESERVED_3">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Reserved.  0s on read."/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="10"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE="modify"/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="10"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="22"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="GIER">
              <PROPERTY NAME="DESCRIPTION" VALUE="Global Interrupt Enable Register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="4"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0"/>
              <FIELDS>
                <FIELD NAME="Enable">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE="modify"/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="RESERVED">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Reserved.  0s on read."/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="1"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE="modify"/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="1"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="31"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IP_IER">
              <PROPERTY NAME="DESCRIPTION" VALUE="IP Interrupt Enable Register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="8"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0"/>
              <FIELDS>
                <FIELD NAME="CHAN0_INT_EN">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE="modify"/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="CHAN1_INT_EN">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="1"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE="modify"/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="1"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="RESERVED_0">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Reserved.  0s on read."/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="2"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE="modify"/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="2"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="30"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IP_ISR">
              <PROPERTY NAME="DESCRIPTION" VALUE="IP Interrupt Status Register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="12"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0"/>
              <FIELDS>
                <FIELD NAME="CHAN0_INT_ST">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 interrupt, 1 = Channel 0 interrupt."/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE="modify"/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="CHAN1_INT_ST">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 interrupt, 1 = Channel 1 interrupt."/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="1"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE="modify"/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="1"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="RESERVED_0">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Reserved.  0s on read."/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="2"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE="modify"/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="2"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="30"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="result_mem_offset_1">
              <PROPERTY NAME="DESCRIPTION" VALUE="Data signal of result_mem_offset"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="16"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="write-only"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0"/>
              <FIELDS>
                <FIELD NAME="result_mem_offset">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Bit 31 to 0 of result_mem_offset"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="write-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="result_mem_offset_2">
              <PROPERTY NAME="DESCRIPTION" VALUE="Data signal of result_mem_offset"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="20"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="write-only"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0"/>
              <FIELDS>
                <FIELD NAME="result_mem_offset">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Bit 63 to 32 of result_mem_offset"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="write-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="num_samples">
              <PROPERTY NAME="DESCRIPTION" VALUE="Data signal of num_samples"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="28"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="write-only"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0"/>
              <FIELDS>
                <FIELD NAME="num_samples">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Bit 31 to 0 of num_samples"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="write-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="write_in">
              <PROPERTY NAME="DESCRIPTION" VALUE="Data signal of write_in"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="36"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="write-only"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0"/>
              <FIELDS>
                <FIELD NAME="write_in">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Bit 31 to 0 of write_in"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="write-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="write_out">
              <PROPERTY NAME="DESCRIPTION" VALUE="Data signal of write_out"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="44"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-only"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0"/>
              <FIELDS>
                <FIELD NAME="write_out">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Bit 31 to 0 of write_out"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE="modify"/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="write_out_ctrl">
              <PROPERTY NAME="DESCRIPTION" VALUE="Control signal of write_out"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="48"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-only"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0"/>
              <FIELDS>
                <FIELD NAME="write_out_ap_vld">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Control signal write_out_ap_vld"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE="modify"/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="RESERVED">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Reserved.  0s on read."/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="1"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE="modify"/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="1"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="31"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
          </REGISTERS>
        </ADDRESSBLOCK>
      </ADDRESSBLOCKS>
      <PARAMETERS>
        <PARAMETER NAME="C_S_AXI_CONTROL_ADDR_WIDTH" VALUE="6"/>
        <PARAMETER NAME="C_S_AXI_CONTROL_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_M_AXI_RESULT_MEM_ID_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXI_RESULT_MEM_ADDR_WIDTH" VALUE="64"/>
        <PARAMETER NAME="C_M_AXI_RESULT_MEM_DATA_WIDTH" VALUE="512"/>
        <PARAMETER NAME="C_M_AXI_RESULT_MEM_AWUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXI_RESULT_MEM_ARUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXI_RESULT_MEM_WUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXI_RESULT_MEM_RUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXI_RESULT_MEM_BUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXI_RESULT_MEM_USER_VALUE" VALUE="0x00000000"/>
        <PARAMETER NAME="C_M_AXI_RESULT_MEM_PROT_VALUE" VALUE="&quot;000&quot;"/>
        <PARAMETER NAME="C_M_AXI_RESULT_MEM_CACHE_VALUE" VALUE="&quot;0011&quot;"/>
        <PARAMETER NAME="C_M_AXI_RESULT_MEM_ENABLE_ID_PORTS" VALUE="false"/>
        <PARAMETER NAME="C_M_AXI_RESULT_MEM_ENABLE_USER_PORTS" VALUE="false"/>
        <PARAMETER NAME="Component_Name" VALUE="adj_writer_log_0"/>
        <PARAMETER NAME="clk_period" VALUE="3.1"/>
        <PARAMETER NAME="machine" VALUE="64"/>
        <PARAMETER NAME="combinational" VALUE="0"/>
        <PARAMETER NAME="latency" VALUE="undef"/>
        <PARAMETER NAME="II" VALUE="x"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
        <PARAMETER NAME="C_S_AXI_CONTROL_BASEADDR" VALUE="0xB0020000"/>
        <PARAMETER NAME="C_S_AXI_CONTROL_HIGHADDR" VALUE="0xB002FFFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="5" NAME="s_axi_control_AWADDR" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_hpm_M01_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_hpm" PORT="M01_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_control_AWVALID" SIGIS="undef" SIGNAME="radio_axi_interconnect_hpm_M01_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_hpm" PORT="M01_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_control_AWREADY" SIGIS="undef" SIGNAME="radio_axi_interconnect_hpm_M01_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_hpm" PORT="M01_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axi_control_WDATA" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_hpm_M01_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_hpm" PORT="M01_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_control_WSTRB" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_hpm_M01_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_hpm" PORT="M01_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_control_WVALID" SIGIS="undef" SIGNAME="radio_axi_interconnect_hpm_M01_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_hpm" PORT="M01_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_control_WREADY" SIGIS="undef" SIGNAME="radio_axi_interconnect_hpm_M01_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_hpm" PORT="M01_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_control_BRESP" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_hpm_M01_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_hpm" PORT="M01_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_control_BVALID" SIGIS="undef" SIGNAME="radio_axi_interconnect_hpm_M01_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_hpm" PORT="M01_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_control_BREADY" SIGIS="undef" SIGNAME="radio_axi_interconnect_hpm_M01_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_hpm" PORT="M01_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="5" NAME="s_axi_control_ARADDR" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_hpm_M01_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_hpm" PORT="M01_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_control_ARVALID" SIGIS="undef" SIGNAME="radio_axi_interconnect_hpm_M01_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_hpm" PORT="M01_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_control_ARREADY" SIGIS="undef" SIGNAME="radio_axi_interconnect_hpm_M01_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_hpm" PORT="M01_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="s_axi_control_RDATA" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_hpm_M01_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_hpm" PORT="M01_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_control_RRESP" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_hpm_M01_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_hpm" PORT="M01_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_control_RVALID" SIGIS="undef" SIGNAME="radio_axi_interconnect_hpm_M01_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_hpm" PORT="M01_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_control_RREADY" SIGIS="undef" SIGNAME="radio_axi_interconnect_hpm_M01_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_hpm" PORT="M01_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="307200000" DIR="I" NAME="ap_clk" SIGIS="clk" SIGNAME="radio_rfdc_clk_adc0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_rfdc" PORT="clk_adc0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ap_rst_n" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="radio_proc_sys_reset_adc0_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_proc_sys_reset_adc0" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="interrupt" SENSITIVITY="LEVEL_HIGH" SIGIS="INTERRUPT"/>
        <PORT DIR="O" LEFT="63" NAME="m_axi_result_mem_AWADDR" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S00_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_0" PORT="S00_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="m_axi_result_mem_AWLEN" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S00_AXI_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_0" PORT="S00_AXI_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_result_mem_AWSIZE" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S00_AXI_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_0" PORT="S00_AXI_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axi_result_mem_AWBURST" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S00_AXI_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_0" PORT="S00_AXI_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axi_result_mem_AWLOCK" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S00_AXI_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_0" PORT="S00_AXI_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_result_mem_AWREGION" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S00_AXI_awregion">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_0" PORT="S00_AXI_awregion"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_result_mem_AWCACHE" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S00_AXI_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_0" PORT="S00_AXI_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_result_mem_AWPROT" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S00_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_0" PORT="S00_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_result_mem_AWQOS" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S00_AXI_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_0" PORT="S00_AXI_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_result_mem_AWVALID" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S00_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_0" PORT="S00_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_result_mem_AWREADY" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S00_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_0" PORT="S00_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="511" NAME="m_axi_result_mem_WDATA" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S00_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_0" PORT="S00_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="m_axi_result_mem_WSTRB" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S00_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_0" PORT="S00_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_result_mem_WLAST" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S00_AXI_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_0" PORT="S00_AXI_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_result_mem_WVALID" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S00_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_0" PORT="S00_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_result_mem_WREADY" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S00_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_0" PORT="S00_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="m_axi_result_mem_BRESP" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S00_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_0" PORT="S00_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_result_mem_BVALID" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S00_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_0" PORT="S00_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_result_mem_BREADY" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S00_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_0" PORT="S00_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="m_axi_result_mem_ARADDR" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S00_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_0" PORT="S00_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="m_axi_result_mem_ARLEN" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S00_AXI_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_0" PORT="S00_AXI_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_result_mem_ARSIZE" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S00_AXI_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_0" PORT="S00_AXI_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axi_result_mem_ARBURST" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S00_AXI_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_0" PORT="S00_AXI_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axi_result_mem_ARLOCK" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S00_AXI_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_0" PORT="S00_AXI_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_result_mem_ARREGION" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="3" NAME="m_axi_result_mem_ARCACHE" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S00_AXI_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_0" PORT="S00_AXI_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_result_mem_ARPROT" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S00_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_0" PORT="S00_AXI_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_result_mem_ARQOS" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S00_AXI_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_0" PORT="S00_AXI_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_result_mem_ARVALID" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S00_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_0" PORT="S00_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_result_mem_ARREADY" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S00_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_0" PORT="S00_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="511" NAME="m_axi_result_mem_RDATA" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S00_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_0" PORT="S00_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="m_axi_result_mem_RRESP" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S00_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_0" PORT="S00_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_result_mem_RLAST" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S00_AXI_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_0" PORT="S00_AXI_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_result_mem_RVALID" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S00_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_0" PORT="S00_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_result_mem_RREADY" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S00_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_0" PORT="S00_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="in_q_TVALID" SIGIS="undef" SIGNAME="radio_measure_worker_out_log_data_q_TVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_measure_worker" PORT="out_log_data_q_TVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="in_q_TREADY" SIGIS="undef" SIGNAME="radio_measure_worker_out_log_data_q_TREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_measure_worker" PORT="out_log_data_q_TREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="511" NAME="in_q_TDATA" RIGHT="0" SIGIS="undef" SIGNAME="radio_measure_worker_out_log_data_q_TDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_measure_worker" PORT="out_log_data_q_TDATA"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="radio_axi_interconnect_hpm_M01_AXI" DATAWIDTH="32" NAME="s_axi_control" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="ADDR_WIDTH" VALUE="6"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="307200000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="0"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="adj_rfdc_0_clk_adc0"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s_axi_control_AWADDR"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s_axi_control_AWVALID"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s_axi_control_AWREADY"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s_axi_control_WDATA"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="s_axi_control_WSTRB"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s_axi_control_WVALID"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s_axi_control_WREADY"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s_axi_control_BRESP"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s_axi_control_BVALID"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s_axi_control_BREADY"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s_axi_control_ARADDR"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s_axi_control_ARVALID"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s_axi_control_ARREADY"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s_axi_control_RDATA"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s_axi_control_RRESP"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s_axi_control_RVALID"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s_axi_control_RREADY"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="radio_writer_log_m_axi_result_mem" DATAWIDTH="512" NAME="m_axi_result_mem" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="MAX_READ_BURST_LENGTH" VALUE="2"/>
          <PARAMETER NAME="MAX_WRITE_BURST_LENGTH" VALUE="64"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="WRITE_ONLY"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="512"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="307200000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="64"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="1"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="adj_rfdc_0_clk_adc0"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="m_axi_result_mem_AWADDR"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="m_axi_result_mem_AWLEN"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="m_axi_result_mem_AWSIZE"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="m_axi_result_mem_AWBURST"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="m_axi_result_mem_AWLOCK"/>
            <PORTMAP LOGICAL="AWREGION" PHYSICAL="m_axi_result_mem_AWREGION"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="m_axi_result_mem_AWCACHE"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="m_axi_result_mem_AWPROT"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="m_axi_result_mem_AWQOS"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="m_axi_result_mem_AWVALID"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="m_axi_result_mem_AWREADY"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="m_axi_result_mem_WDATA"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="m_axi_result_mem_WSTRB"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="m_axi_result_mem_WLAST"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="m_axi_result_mem_WVALID"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="m_axi_result_mem_WREADY"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="m_axi_result_mem_BRESP"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="m_axi_result_mem_BVALID"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="m_axi_result_mem_BREADY"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="m_axi_result_mem_ARADDR"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="m_axi_result_mem_ARLEN"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="m_axi_result_mem_ARSIZE"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="m_axi_result_mem_ARBURST"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="m_axi_result_mem_ARLOCK"/>
            <PORTMAP LOGICAL="ARREGION" PHYSICAL="m_axi_result_mem_ARREGION"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="m_axi_result_mem_ARCACHE"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="m_axi_result_mem_ARPROT"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="m_axi_result_mem_ARQOS"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="m_axi_result_mem_ARVALID"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="m_axi_result_mem_ARREADY"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="m_axi_result_mem_RDATA"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="m_axi_result_mem_RRESP"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="m_axi_result_mem_RLAST"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="m_axi_result_mem_RVALID"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="m_axi_result_mem_RREADY"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="radio_measure_worker_out_log_data_q" NAME="in_q" TYPE="TARGET" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="64"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="LAYERED_METADATA"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="307200000"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="adj_rfdc_0_clk_adc0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="in_q_TVALID"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="in_q_TREADY"/>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="in_q_TDATA"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
      <MEMORYMAP>
        <MEMRANGE ADDRESSBLOCK="C0_DDR4_ADDRESS_BLOCK" BASENAME="C_BASEADDR" BASEVALUE="0x1000000000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x11FFFFFFFF" INSTANCE="ddr_ddr4_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="m_axi_result_mem" MEMTYPE="MEMORY" SLAVEBUSINTERFACE="C0_DDR4_S_AXI"/>
      </MEMORYMAP>
      <PERIPHERALS>
        <PERIPHERAL INSTANCE="ddr_ddr4_0"/>
      </PERIPHERALS>
    </MODULE>
    <MODULE COREREVISION="2114050971" FULLNAME="/radio/writer_orig" HWVERSION="1.0" INSTANCE="radio_writer_orig" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="dma_writer" VLNV="xilinx.com:hls:dma_writer:1.0">
      <DOCUMENTS/>
      <ADDRESSBLOCKS>
        <ADDRESSBLOCK ACCESS="read-write" INTERFACE="s_axi_control" NAME="Reg" RANGE="65536" USAGE="register">
          <REGISTERS>
            <REGISTER NAME="CTRL">
              <PROPERTY NAME="DESCRIPTION" VALUE="Control signals"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0"/>
              <FIELDS>
                <FIELD NAME="AP_START">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Control signal Register for 'ap_start'."/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE="modify"/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="AP_DONE">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Control signal Register for 'ap_done'."/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="1"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE="modify"/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="1"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="AP_IDLE">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Control signal Register for 'ap_idle'."/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="2"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE="modify"/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="2"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="AP_READY">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Control signal Register for 'ap_ready'."/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="3"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE="modify"/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="3"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="RESERVED_1">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Reserved.  0s on read."/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="4"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE="modify"/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="4"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="3"/>
                </FIELD>
                <FIELD NAME="AUTO_RESTART">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Control signal Register for 'auto_restart'."/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="7"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE="modify"/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="7"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="RESERVED_2">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Reserved.  0s on read."/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="8"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE="modify"/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="8"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="INTERRUPT">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Control signal Register for 'interrupt'."/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="9"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE="modify"/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="9"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="RESERVED_3">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Reserved.  0s on read."/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="10"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE="modify"/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="10"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="22"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="GIER">
              <PROPERTY NAME="DESCRIPTION" VALUE="Global Interrupt Enable Register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="4"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0"/>
              <FIELDS>
                <FIELD NAME="Enable">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE="modify"/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="RESERVED">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Reserved.  0s on read."/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="1"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE="modify"/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="1"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="31"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IP_IER">
              <PROPERTY NAME="DESCRIPTION" VALUE="IP Interrupt Enable Register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="8"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0"/>
              <FIELDS>
                <FIELD NAME="CHAN0_INT_EN">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE="modify"/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="CHAN1_INT_EN">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="1"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE="modify"/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="1"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="RESERVED_0">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Reserved.  0s on read."/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="2"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE="modify"/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="2"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="30"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IP_ISR">
              <PROPERTY NAME="DESCRIPTION" VALUE="IP Interrupt Status Register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="12"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0"/>
              <FIELDS>
                <FIELD NAME="CHAN0_INT_ST">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 interrupt, 1 = Channel 0 interrupt."/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE="modify"/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="CHAN1_INT_ST">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 interrupt, 1 = Channel 1 interrupt."/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="1"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE="modify"/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="1"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="RESERVED_0">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Reserved.  0s on read."/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="2"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE="modify"/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="2"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="30"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="result_mem_offset_1">
              <PROPERTY NAME="DESCRIPTION" VALUE="Data signal of result_mem_offset"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="16"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="write-only"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0"/>
              <FIELDS>
                <FIELD NAME="result_mem_offset">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Bit 31 to 0 of result_mem_offset"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="write-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="result_mem_offset_2">
              <PROPERTY NAME="DESCRIPTION" VALUE="Data signal of result_mem_offset"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="20"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="write-only"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0"/>
              <FIELDS>
                <FIELD NAME="result_mem_offset">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Bit 63 to 32 of result_mem_offset"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="write-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="num_samples">
              <PROPERTY NAME="DESCRIPTION" VALUE="Data signal of num_samples"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="28"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="write-only"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0"/>
              <FIELDS>
                <FIELD NAME="num_samples">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Bit 31 to 0 of num_samples"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="write-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="write_in">
              <PROPERTY NAME="DESCRIPTION" VALUE="Data signal of write_in"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="36"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="write-only"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0"/>
              <FIELDS>
                <FIELD NAME="write_in">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Bit 31 to 0 of write_in"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="write-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="write_out">
              <PROPERTY NAME="DESCRIPTION" VALUE="Data signal of write_out"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="44"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-only"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0"/>
              <FIELDS>
                <FIELD NAME="write_out">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Bit 31 to 0 of write_out"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE="modify"/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="write_out_ctrl">
              <PROPERTY NAME="DESCRIPTION" VALUE="Control signal of write_out"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="48"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-only"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0"/>
              <FIELDS>
                <FIELD NAME="write_out_ap_vld">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Control signal write_out_ap_vld"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE="modify"/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="RESERVED">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Reserved.  0s on read."/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="1"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE="modify"/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="1"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="31"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
          </REGISTERS>
        </ADDRESSBLOCK>
      </ADDRESSBLOCKS>
      <PARAMETERS>
        <PARAMETER NAME="C_S_AXI_CONTROL_ADDR_WIDTH" VALUE="6"/>
        <PARAMETER NAME="C_S_AXI_CONTROL_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_M_AXI_RESULT_MEM_ID_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXI_RESULT_MEM_ADDR_WIDTH" VALUE="64"/>
        <PARAMETER NAME="C_M_AXI_RESULT_MEM_DATA_WIDTH" VALUE="512"/>
        <PARAMETER NAME="C_M_AXI_RESULT_MEM_AWUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXI_RESULT_MEM_ARUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXI_RESULT_MEM_WUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXI_RESULT_MEM_RUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXI_RESULT_MEM_BUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXI_RESULT_MEM_USER_VALUE" VALUE="0x00000000"/>
        <PARAMETER NAME="C_M_AXI_RESULT_MEM_PROT_VALUE" VALUE="&quot;000&quot;"/>
        <PARAMETER NAME="C_M_AXI_RESULT_MEM_CACHE_VALUE" VALUE="&quot;0011&quot;"/>
        <PARAMETER NAME="C_M_AXI_RESULT_MEM_ENABLE_ID_PORTS" VALUE="false"/>
        <PARAMETER NAME="C_M_AXI_RESULT_MEM_ENABLE_USER_PORTS" VALUE="false"/>
        <PARAMETER NAME="Component_Name" VALUE="adj_writer_orig_0"/>
        <PARAMETER NAME="clk_period" VALUE="3.1"/>
        <PARAMETER NAME="machine" VALUE="64"/>
        <PARAMETER NAME="combinational" VALUE="0"/>
        <PARAMETER NAME="latency" VALUE="undef"/>
        <PARAMETER NAME="II" VALUE="x"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
        <PARAMETER NAME="C_S_AXI_CONTROL_BASEADDR" VALUE="0xB0030000"/>
        <PARAMETER NAME="C_S_AXI_CONTROL_HIGHADDR" VALUE="0xB003FFFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="5" NAME="s_axi_control_AWADDR" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_hpm_M02_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_hpm" PORT="M02_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_control_AWVALID" SIGIS="undef" SIGNAME="radio_axi_interconnect_hpm_M02_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_hpm" PORT="M02_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_control_AWREADY" SIGIS="undef" SIGNAME="radio_axi_interconnect_hpm_M02_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_hpm" PORT="M02_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axi_control_WDATA" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_hpm_M02_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_hpm" PORT="M02_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_control_WSTRB" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_hpm_M02_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_hpm" PORT="M02_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_control_WVALID" SIGIS="undef" SIGNAME="radio_axi_interconnect_hpm_M02_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_hpm" PORT="M02_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_control_WREADY" SIGIS="undef" SIGNAME="radio_axi_interconnect_hpm_M02_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_hpm" PORT="M02_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_control_BRESP" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_hpm_M02_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_hpm" PORT="M02_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_control_BVALID" SIGIS="undef" SIGNAME="radio_axi_interconnect_hpm_M02_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_hpm" PORT="M02_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_control_BREADY" SIGIS="undef" SIGNAME="radio_axi_interconnect_hpm_M02_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_hpm" PORT="M02_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="5" NAME="s_axi_control_ARADDR" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_hpm_M02_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_hpm" PORT="M02_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_control_ARVALID" SIGIS="undef" SIGNAME="radio_axi_interconnect_hpm_M02_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_hpm" PORT="M02_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_control_ARREADY" SIGIS="undef" SIGNAME="radio_axi_interconnect_hpm_M02_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_hpm" PORT="M02_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="s_axi_control_RDATA" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_hpm_M02_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_hpm" PORT="M02_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_control_RRESP" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_hpm_M02_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_hpm" PORT="M02_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_control_RVALID" SIGIS="undef" SIGNAME="radio_axi_interconnect_hpm_M02_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_hpm" PORT="M02_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_control_RREADY" SIGIS="undef" SIGNAME="radio_axi_interconnect_hpm_M02_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_hpm" PORT="M02_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="307200000" DIR="I" NAME="ap_clk" SIGIS="clk" SIGNAME="radio_rfdc_clk_adc0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_rfdc" PORT="clk_adc0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ap_rst_n" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="radio_proc_sys_reset_adc0_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_proc_sys_reset_adc0" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="interrupt" SENSITIVITY="LEVEL_HIGH" SIGIS="INTERRUPT"/>
        <PORT DIR="O" LEFT="63" NAME="m_axi_result_mem_AWADDR" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S01_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_0" PORT="S01_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="m_axi_result_mem_AWLEN" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S01_AXI_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_0" PORT="S01_AXI_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_result_mem_AWSIZE" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S01_AXI_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_0" PORT="S01_AXI_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axi_result_mem_AWBURST" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S01_AXI_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_0" PORT="S01_AXI_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axi_result_mem_AWLOCK" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S01_AXI_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_0" PORT="S01_AXI_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_result_mem_AWREGION" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S01_AXI_awregion">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_0" PORT="S01_AXI_awregion"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_result_mem_AWCACHE" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S01_AXI_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_0" PORT="S01_AXI_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_result_mem_AWPROT" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S01_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_0" PORT="S01_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_result_mem_AWQOS" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S01_AXI_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_0" PORT="S01_AXI_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_result_mem_AWVALID" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S01_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_0" PORT="S01_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_result_mem_AWREADY" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S01_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_0" PORT="S01_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="511" NAME="m_axi_result_mem_WDATA" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S01_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_0" PORT="S01_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="m_axi_result_mem_WSTRB" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S01_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_0" PORT="S01_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_result_mem_WLAST" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S01_AXI_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_0" PORT="S01_AXI_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_result_mem_WVALID" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S01_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_0" PORT="S01_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_result_mem_WREADY" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S01_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_0" PORT="S01_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="m_axi_result_mem_BRESP" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S01_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_0" PORT="S01_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_result_mem_BVALID" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S01_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_0" PORT="S01_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_result_mem_BREADY" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S01_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_0" PORT="S01_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="m_axi_result_mem_ARADDR" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S01_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_0" PORT="S01_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="m_axi_result_mem_ARLEN" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S01_AXI_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_0" PORT="S01_AXI_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_result_mem_ARSIZE" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S01_AXI_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_0" PORT="S01_AXI_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axi_result_mem_ARBURST" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S01_AXI_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_0" PORT="S01_AXI_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axi_result_mem_ARLOCK" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S01_AXI_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_0" PORT="S01_AXI_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_result_mem_ARREGION" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S01_AXI_arregion">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_0" PORT="S01_AXI_arregion"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_result_mem_ARCACHE" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S01_AXI_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_0" PORT="S01_AXI_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_result_mem_ARPROT" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S01_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_0" PORT="S01_AXI_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_result_mem_ARQOS" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S01_AXI_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_0" PORT="S01_AXI_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_result_mem_ARVALID" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S01_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_0" PORT="S01_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_result_mem_ARREADY" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S01_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_0" PORT="S01_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="511" NAME="m_axi_result_mem_RDATA" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S01_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_0" PORT="S01_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="m_axi_result_mem_RRESP" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S01_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_0" PORT="S01_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_result_mem_RLAST" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S01_AXI_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_0" PORT="S01_AXI_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_result_mem_RVALID" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S01_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_0" PORT="S01_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_result_mem_RREADY" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S01_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_0" PORT="S01_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="in_q_TVALID" SIGIS="undef" SIGNAME="radio_pc_dr_out_orig_q_TVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_pc_dr" PORT="out_orig_q_TVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="in_q_TREADY" SIGIS="undef" SIGNAME="radio_pc_dr_out_orig_q_TREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_pc_dr" PORT="out_orig_q_TREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="511" NAME="in_q_TDATA" RIGHT="0" SIGIS="undef" SIGNAME="radio_pc_dr_out_orig_q_TDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_pc_dr" PORT="out_orig_q_TDATA"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="radio_axi_interconnect_hpm_M02_AXI" DATAWIDTH="32" NAME="s_axi_control" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="ADDR_WIDTH" VALUE="6"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="307200000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="0"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="adj_rfdc_0_clk_adc0"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s_axi_control_AWADDR"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s_axi_control_AWVALID"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s_axi_control_AWREADY"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s_axi_control_WDATA"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="s_axi_control_WSTRB"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s_axi_control_WVALID"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s_axi_control_WREADY"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s_axi_control_BRESP"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s_axi_control_BVALID"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s_axi_control_BREADY"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s_axi_control_ARADDR"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s_axi_control_ARVALID"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s_axi_control_ARREADY"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s_axi_control_RDATA"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s_axi_control_RRESP"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s_axi_control_RVALID"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s_axi_control_RREADY"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="radio_writer_orig_m_axi_result_mem" DATAWIDTH="512" NAME="m_axi_result_mem" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="MAX_READ_BURST_LENGTH" VALUE="2"/>
          <PARAMETER NAME="MAX_WRITE_BURST_LENGTH" VALUE="64"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="WRITE_ONLY"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="512"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="307200000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="64"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="1"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="adj_rfdc_0_clk_adc0"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="m_axi_result_mem_AWADDR"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="m_axi_result_mem_AWLEN"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="m_axi_result_mem_AWSIZE"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="m_axi_result_mem_AWBURST"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="m_axi_result_mem_AWLOCK"/>
            <PORTMAP LOGICAL="AWREGION" PHYSICAL="m_axi_result_mem_AWREGION"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="m_axi_result_mem_AWCACHE"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="m_axi_result_mem_AWPROT"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="m_axi_result_mem_AWQOS"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="m_axi_result_mem_AWVALID"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="m_axi_result_mem_AWREADY"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="m_axi_result_mem_WDATA"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="m_axi_result_mem_WSTRB"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="m_axi_result_mem_WLAST"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="m_axi_result_mem_WVALID"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="m_axi_result_mem_WREADY"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="m_axi_result_mem_BRESP"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="m_axi_result_mem_BVALID"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="m_axi_result_mem_BREADY"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="m_axi_result_mem_ARADDR"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="m_axi_result_mem_ARLEN"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="m_axi_result_mem_ARSIZE"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="m_axi_result_mem_ARBURST"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="m_axi_result_mem_ARLOCK"/>
            <PORTMAP LOGICAL="ARREGION" PHYSICAL="m_axi_result_mem_ARREGION"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="m_axi_result_mem_ARCACHE"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="m_axi_result_mem_ARPROT"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="m_axi_result_mem_ARQOS"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="m_axi_result_mem_ARVALID"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="m_axi_result_mem_ARREADY"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="m_axi_result_mem_RDATA"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="m_axi_result_mem_RRESP"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="m_axi_result_mem_RLAST"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="m_axi_result_mem_RVALID"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="m_axi_result_mem_RREADY"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="radio_pc_dr_out_orig_q" NAME="in_q" TYPE="TARGET" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="64"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="LAYERED_METADATA"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="307200000"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="adj_rfdc_0_clk_adc0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="in_q_TVALID"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="in_q_TREADY"/>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="in_q_TDATA"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
      <MEMORYMAP>
        <MEMRANGE ADDRESSBLOCK="C0_DDR4_ADDRESS_BLOCK" BASENAME="C_BASEADDR" BASEVALUE="0x1000000000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x11FFFFFFFF" INSTANCE="ddr_ddr4_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="m_axi_result_mem" MEMTYPE="MEMORY" SLAVEBUSINTERFACE="C0_DDR4_S_AXI"/>
      </MEMORYMAP>
      <PERIPHERALS>
        <PERIPHERAL INSTANCE="ddr_ddr4_0"/>
      </PERIPHERALS>
    </MODULE>
    <MODULE COREREVISION="2114050971" FULLNAME="/radio/writer_orig_2" HWVERSION="1.0" INSTANCE="radio_writer_orig_2" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="dma_writer" VLNV="xilinx.com:hls:dma_writer:1.0">
      <DOCUMENTS/>
      <ADDRESSBLOCKS>
        <ADDRESSBLOCK ACCESS="read-write" INTERFACE="s_axi_control" NAME="Reg" RANGE="65536" USAGE="register">
          <REGISTERS>
            <REGISTER NAME="CTRL">
              <PROPERTY NAME="DESCRIPTION" VALUE="Control signals"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0"/>
              <FIELDS>
                <FIELD NAME="AP_START">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Control signal Register for 'ap_start'."/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE="modify"/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="AP_DONE">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Control signal Register for 'ap_done'."/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="1"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE="modify"/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="1"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="AP_IDLE">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Control signal Register for 'ap_idle'."/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="2"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE="modify"/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="2"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="AP_READY">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Control signal Register for 'ap_ready'."/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="3"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE="modify"/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="3"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="RESERVED_1">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Reserved.  0s on read."/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="4"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE="modify"/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="4"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="3"/>
                </FIELD>
                <FIELD NAME="AUTO_RESTART">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Control signal Register for 'auto_restart'."/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="7"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE="modify"/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="7"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="RESERVED_2">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Reserved.  0s on read."/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="8"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE="modify"/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="8"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="INTERRUPT">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Control signal Register for 'interrupt'."/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="9"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE="modify"/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="9"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="RESERVED_3">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Reserved.  0s on read."/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="10"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE="modify"/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="10"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="22"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="GIER">
              <PROPERTY NAME="DESCRIPTION" VALUE="Global Interrupt Enable Register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="4"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0"/>
              <FIELDS>
                <FIELD NAME="Enable">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE="modify"/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="RESERVED">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Reserved.  0s on read."/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="1"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE="modify"/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="1"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="31"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IP_IER">
              <PROPERTY NAME="DESCRIPTION" VALUE="IP Interrupt Enable Register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="8"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0"/>
              <FIELDS>
                <FIELD NAME="CHAN0_INT_EN">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE="modify"/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="CHAN1_INT_EN">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="1"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE="modify"/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="1"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="RESERVED_0">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Reserved.  0s on read."/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="2"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE="modify"/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="2"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="30"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IP_ISR">
              <PROPERTY NAME="DESCRIPTION" VALUE="IP Interrupt Status Register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="12"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0"/>
              <FIELDS>
                <FIELD NAME="CHAN0_INT_ST">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 interrupt, 1 = Channel 0 interrupt."/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE="modify"/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="CHAN1_INT_ST">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 interrupt, 1 = Channel 1 interrupt."/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="1"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE="modify"/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="1"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="RESERVED_0">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Reserved.  0s on read."/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="2"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE="modify"/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="2"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="30"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="result_mem_offset_1">
              <PROPERTY NAME="DESCRIPTION" VALUE="Data signal of result_mem_offset"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="16"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="write-only"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0"/>
              <FIELDS>
                <FIELD NAME="result_mem_offset">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Bit 31 to 0 of result_mem_offset"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="write-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="result_mem_offset_2">
              <PROPERTY NAME="DESCRIPTION" VALUE="Data signal of result_mem_offset"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="20"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="write-only"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0"/>
              <FIELDS>
                <FIELD NAME="result_mem_offset">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Bit 63 to 32 of result_mem_offset"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="write-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="num_samples">
              <PROPERTY NAME="DESCRIPTION" VALUE="Data signal of num_samples"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="28"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="write-only"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0"/>
              <FIELDS>
                <FIELD NAME="num_samples">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Bit 31 to 0 of num_samples"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="write-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="write_in">
              <PROPERTY NAME="DESCRIPTION" VALUE="Data signal of write_in"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="36"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="write-only"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0"/>
              <FIELDS>
                <FIELD NAME="write_in">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Bit 31 to 0 of write_in"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="write-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="write_out">
              <PROPERTY NAME="DESCRIPTION" VALUE="Data signal of write_out"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="44"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-only"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0"/>
              <FIELDS>
                <FIELD NAME="write_out">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Bit 31 to 0 of write_out"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE="modify"/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="write_out_ctrl">
              <PROPERTY NAME="DESCRIPTION" VALUE="Control signal of write_out"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="48"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-only"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0"/>
              <FIELDS>
                <FIELD NAME="write_out_ap_vld">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Control signal write_out_ap_vld"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE="modify"/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="RESERVED">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Reserved.  0s on read."/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="1"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE="modify"/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="1"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="31"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
          </REGISTERS>
        </ADDRESSBLOCK>
      </ADDRESSBLOCKS>
      <PARAMETERS>
        <PARAMETER NAME="C_S_AXI_CONTROL_ADDR_WIDTH" VALUE="6"/>
        <PARAMETER NAME="C_S_AXI_CONTROL_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_M_AXI_RESULT_MEM_ID_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXI_RESULT_MEM_ADDR_WIDTH" VALUE="64"/>
        <PARAMETER NAME="C_M_AXI_RESULT_MEM_DATA_WIDTH" VALUE="512"/>
        <PARAMETER NAME="C_M_AXI_RESULT_MEM_AWUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXI_RESULT_MEM_ARUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXI_RESULT_MEM_WUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXI_RESULT_MEM_RUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXI_RESULT_MEM_BUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXI_RESULT_MEM_USER_VALUE" VALUE="0x00000000"/>
        <PARAMETER NAME="C_M_AXI_RESULT_MEM_PROT_VALUE" VALUE="&quot;000&quot;"/>
        <PARAMETER NAME="C_M_AXI_RESULT_MEM_CACHE_VALUE" VALUE="&quot;0011&quot;"/>
        <PARAMETER NAME="C_M_AXI_RESULT_MEM_ENABLE_ID_PORTS" VALUE="false"/>
        <PARAMETER NAME="C_M_AXI_RESULT_MEM_ENABLE_USER_PORTS" VALUE="false"/>
        <PARAMETER NAME="Component_Name" VALUE="adj_writer_orig_2_0"/>
        <PARAMETER NAME="clk_period" VALUE="3.1"/>
        <PARAMETER NAME="machine" VALUE="64"/>
        <PARAMETER NAME="combinational" VALUE="0"/>
        <PARAMETER NAME="latency" VALUE="undef"/>
        <PARAMETER NAME="II" VALUE="x"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
        <PARAMETER NAME="C_S_AXI_CONTROL_BASEADDR" VALUE="0xB00D0000"/>
        <PARAMETER NAME="C_S_AXI_CONTROL_HIGHADDR" VALUE="0xB00DFFFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="5" NAME="s_axi_control_AWADDR" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_hpm_M09_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_hpm" PORT="M09_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_control_AWVALID" SIGIS="undef" SIGNAME="radio_axi_interconnect_hpm_M09_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_hpm" PORT="M09_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_control_AWREADY" SIGIS="undef" SIGNAME="radio_axi_interconnect_hpm_M09_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_hpm" PORT="M09_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axi_control_WDATA" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_hpm_M09_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_hpm" PORT="M09_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_control_WSTRB" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_hpm_M09_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_hpm" PORT="M09_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_control_WVALID" SIGIS="undef" SIGNAME="radio_axi_interconnect_hpm_M09_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_hpm" PORT="M09_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_control_WREADY" SIGIS="undef" SIGNAME="radio_axi_interconnect_hpm_M09_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_hpm" PORT="M09_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_control_BRESP" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_hpm_M09_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_hpm" PORT="M09_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_control_BVALID" SIGIS="undef" SIGNAME="radio_axi_interconnect_hpm_M09_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_hpm" PORT="M09_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_control_BREADY" SIGIS="undef" SIGNAME="radio_axi_interconnect_hpm_M09_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_hpm" PORT="M09_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="5" NAME="s_axi_control_ARADDR" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_hpm_M09_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_hpm" PORT="M09_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_control_ARVALID" SIGIS="undef" SIGNAME="radio_axi_interconnect_hpm_M09_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_hpm" PORT="M09_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_control_ARREADY" SIGIS="undef" SIGNAME="radio_axi_interconnect_hpm_M09_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_hpm" PORT="M09_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="s_axi_control_RDATA" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_hpm_M09_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_hpm" PORT="M09_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_control_RRESP" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_hpm_M09_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_hpm" PORT="M09_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_control_RVALID" SIGIS="undef" SIGNAME="radio_axi_interconnect_hpm_M09_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_hpm" PORT="M09_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_control_RREADY" SIGIS="undef" SIGNAME="radio_axi_interconnect_hpm_M09_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_hpm" PORT="M09_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="307200000" DIR="I" NAME="ap_clk" SIGIS="clk" SIGNAME="radio_rfdc_clk_adc0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_rfdc" PORT="clk_adc0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ap_rst_n" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="radio_proc_sys_reset_adc0_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_proc_sys_reset_adc0" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="interrupt" SENSITIVITY="LEVEL_HIGH" SIGIS="INTERRUPT"/>
        <PORT DIR="O" LEFT="63" NAME="m_axi_result_mem_AWADDR" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S09_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_0" PORT="S09_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="m_axi_result_mem_AWLEN" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S09_AXI_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_0" PORT="S09_AXI_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_result_mem_AWSIZE" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S09_AXI_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_0" PORT="S09_AXI_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axi_result_mem_AWBURST" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S09_AXI_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_0" PORT="S09_AXI_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axi_result_mem_AWLOCK" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S09_AXI_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_0" PORT="S09_AXI_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_result_mem_AWREGION" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S09_AXI_awregion">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_0" PORT="S09_AXI_awregion"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_result_mem_AWCACHE" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S09_AXI_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_0" PORT="S09_AXI_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_result_mem_AWPROT" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S09_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_0" PORT="S09_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_result_mem_AWQOS" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S09_AXI_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_0" PORT="S09_AXI_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_result_mem_AWVALID" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S09_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_0" PORT="S09_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_result_mem_AWREADY" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S09_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_0" PORT="S09_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="511" NAME="m_axi_result_mem_WDATA" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S09_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_0" PORT="S09_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="m_axi_result_mem_WSTRB" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S09_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_0" PORT="S09_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_result_mem_WLAST" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S09_AXI_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_0" PORT="S09_AXI_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_result_mem_WVALID" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S09_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_0" PORT="S09_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_result_mem_WREADY" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S09_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_0" PORT="S09_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="m_axi_result_mem_BRESP" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S09_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_0" PORT="S09_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_result_mem_BVALID" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S09_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_0" PORT="S09_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_result_mem_BREADY" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S09_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_0" PORT="S09_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="m_axi_result_mem_ARADDR" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S09_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_0" PORT="S09_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="m_axi_result_mem_ARLEN" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S09_AXI_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_0" PORT="S09_AXI_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_result_mem_ARSIZE" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S09_AXI_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_0" PORT="S09_AXI_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axi_result_mem_ARBURST" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S09_AXI_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_0" PORT="S09_AXI_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axi_result_mem_ARLOCK" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S09_AXI_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_0" PORT="S09_AXI_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_result_mem_ARREGION" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S09_AXI_arregion">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_0" PORT="S09_AXI_arregion"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_result_mem_ARCACHE" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S09_AXI_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_0" PORT="S09_AXI_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_result_mem_ARPROT" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S09_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_0" PORT="S09_AXI_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_result_mem_ARQOS" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S09_AXI_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_0" PORT="S09_AXI_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_result_mem_ARVALID" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S09_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_0" PORT="S09_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_result_mem_ARREADY" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S09_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_0" PORT="S09_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="511" NAME="m_axi_result_mem_RDATA" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S09_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_0" PORT="S09_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="m_axi_result_mem_RRESP" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S09_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_0" PORT="S09_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_result_mem_RLAST" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S09_AXI_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_0" PORT="S09_AXI_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_result_mem_RVALID" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S09_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_0" PORT="S09_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_result_mem_RREADY" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S09_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_0" PORT="S09_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="in_q_TVALID" SIGIS="undef" SIGNAME="radio_pc_dr_x2_0_out_orig_q_TVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_pc_dr_x2_0" PORT="out_orig_q_TVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="in_q_TREADY" SIGIS="undef" SIGNAME="radio_pc_dr_x2_0_out_orig_q_TREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_pc_dr_x2_0" PORT="out_orig_q_TREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="511" NAME="in_q_TDATA" RIGHT="0" SIGIS="undef" SIGNAME="radio_pc_dr_x2_0_out_orig_q_TDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_pc_dr_x2_0" PORT="out_orig_q_TDATA"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="radio_axi_interconnect_hpm_M09_AXI" DATAWIDTH="32" NAME="s_axi_control" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="ADDR_WIDTH" VALUE="6"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="307200000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="0"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="adj_rfdc_0_clk_adc0"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s_axi_control_AWADDR"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s_axi_control_AWVALID"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s_axi_control_AWREADY"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s_axi_control_WDATA"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="s_axi_control_WSTRB"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s_axi_control_WVALID"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s_axi_control_WREADY"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s_axi_control_BRESP"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s_axi_control_BVALID"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s_axi_control_BREADY"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s_axi_control_ARADDR"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s_axi_control_ARVALID"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s_axi_control_ARREADY"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s_axi_control_RDATA"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s_axi_control_RRESP"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s_axi_control_RVALID"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s_axi_control_RREADY"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="radio_writer_orig_2_m_axi_result_mem" DATAWIDTH="512" NAME="m_axi_result_mem" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="MAX_READ_BURST_LENGTH" VALUE="2"/>
          <PARAMETER NAME="MAX_WRITE_BURST_LENGTH" VALUE="64"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="WRITE_ONLY"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="512"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="307200000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="64"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="1"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="adj_rfdc_0_clk_adc0"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="m_axi_result_mem_AWADDR"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="m_axi_result_mem_AWLEN"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="m_axi_result_mem_AWSIZE"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="m_axi_result_mem_AWBURST"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="m_axi_result_mem_AWLOCK"/>
            <PORTMAP LOGICAL="AWREGION" PHYSICAL="m_axi_result_mem_AWREGION"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="m_axi_result_mem_AWCACHE"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="m_axi_result_mem_AWPROT"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="m_axi_result_mem_AWQOS"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="m_axi_result_mem_AWVALID"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="m_axi_result_mem_AWREADY"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="m_axi_result_mem_WDATA"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="m_axi_result_mem_WSTRB"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="m_axi_result_mem_WLAST"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="m_axi_result_mem_WVALID"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="m_axi_result_mem_WREADY"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="m_axi_result_mem_BRESP"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="m_axi_result_mem_BVALID"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="m_axi_result_mem_BREADY"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="m_axi_result_mem_ARADDR"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="m_axi_result_mem_ARLEN"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="m_axi_result_mem_ARSIZE"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="m_axi_result_mem_ARBURST"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="m_axi_result_mem_ARLOCK"/>
            <PORTMAP LOGICAL="ARREGION" PHYSICAL="m_axi_result_mem_ARREGION"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="m_axi_result_mem_ARCACHE"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="m_axi_result_mem_ARPROT"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="m_axi_result_mem_ARQOS"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="m_axi_result_mem_ARVALID"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="m_axi_result_mem_ARREADY"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="m_axi_result_mem_RDATA"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="m_axi_result_mem_RRESP"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="m_axi_result_mem_RLAST"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="m_axi_result_mem_RVALID"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="m_axi_result_mem_RREADY"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="radio_pc_dr_x2_0_out_orig_q" NAME="in_q" TYPE="TARGET" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="64"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="LAYERED_METADATA"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="307200000"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="adj_rfdc_0_clk_adc0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="in_q_TVALID"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="in_q_TREADY"/>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="in_q_TDATA"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
      <MEMORYMAP>
        <MEMRANGE ADDRESSBLOCK="C0_DDR4_ADDRESS_BLOCK" BASENAME="C_BASEADDR" BASEVALUE="0x1000000000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x11FFFFFFFF" INSTANCE="ddr_ddr4_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="m_axi_result_mem" MEMTYPE="MEMORY" SLAVEBUSINTERFACE="C0_DDR4_S_AXI"/>
      </MEMORYMAP>
      <PERIPHERALS>
        <PERIPHERAL INSTANCE="ddr_ddr4_0"/>
      </PERIPHERALS>
    </MODULE>
    <MODULE COREREVISION="2114050971" FULLNAME="/radio/writer_orig_corrected" HWVERSION="1.0" INSTANCE="radio_writer_orig_corrected" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="dma_writer" VLNV="xilinx.com:hls:dma_writer:1.0">
      <DOCUMENTS/>
      <ADDRESSBLOCKS>
        <ADDRESSBLOCK ACCESS="read-write" INTERFACE="s_axi_control" NAME="Reg" RANGE="65536" USAGE="register">
          <REGISTERS>
            <REGISTER NAME="CTRL">
              <PROPERTY NAME="DESCRIPTION" VALUE="Control signals"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0"/>
              <FIELDS>
                <FIELD NAME="AP_START">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Control signal Register for 'ap_start'."/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE="modify"/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="AP_DONE">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Control signal Register for 'ap_done'."/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="1"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE="modify"/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="1"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="AP_IDLE">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Control signal Register for 'ap_idle'."/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="2"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE="modify"/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="2"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="AP_READY">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Control signal Register for 'ap_ready'."/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="3"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE="modify"/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="3"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="RESERVED_1">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Reserved.  0s on read."/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="4"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE="modify"/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="4"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="3"/>
                </FIELD>
                <FIELD NAME="AUTO_RESTART">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Control signal Register for 'auto_restart'."/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="7"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE="modify"/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="7"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="RESERVED_2">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Reserved.  0s on read."/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="8"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE="modify"/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="8"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="INTERRUPT">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Control signal Register for 'interrupt'."/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="9"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE="modify"/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="9"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="RESERVED_3">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Reserved.  0s on read."/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="10"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE="modify"/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="10"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="22"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="GIER">
              <PROPERTY NAME="DESCRIPTION" VALUE="Global Interrupt Enable Register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="4"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0"/>
              <FIELDS>
                <FIELD NAME="Enable">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE="modify"/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="RESERVED">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Reserved.  0s on read."/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="1"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE="modify"/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="1"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="31"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IP_IER">
              <PROPERTY NAME="DESCRIPTION" VALUE="IP Interrupt Enable Register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="8"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0"/>
              <FIELDS>
                <FIELD NAME="CHAN0_INT_EN">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE="modify"/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="CHAN1_INT_EN">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="1"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE="modify"/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="1"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="RESERVED_0">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Reserved.  0s on read."/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="2"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE="modify"/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="2"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="30"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IP_ISR">
              <PROPERTY NAME="DESCRIPTION" VALUE="IP Interrupt Status Register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="12"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0"/>
              <FIELDS>
                <FIELD NAME="CHAN0_INT_ST">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 interrupt, 1 = Channel 0 interrupt."/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE="modify"/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="CHAN1_INT_ST">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 interrupt, 1 = Channel 1 interrupt."/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="1"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE="modify"/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="1"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="RESERVED_0">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Reserved.  0s on read."/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="2"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE="modify"/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="2"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="30"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="result_mem_offset_1">
              <PROPERTY NAME="DESCRIPTION" VALUE="Data signal of result_mem_offset"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="16"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="write-only"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0"/>
              <FIELDS>
                <FIELD NAME="result_mem_offset">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Bit 31 to 0 of result_mem_offset"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="write-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="result_mem_offset_2">
              <PROPERTY NAME="DESCRIPTION" VALUE="Data signal of result_mem_offset"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="20"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="write-only"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0"/>
              <FIELDS>
                <FIELD NAME="result_mem_offset">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Bit 63 to 32 of result_mem_offset"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="write-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="num_samples">
              <PROPERTY NAME="DESCRIPTION" VALUE="Data signal of num_samples"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="28"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="write-only"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0"/>
              <FIELDS>
                <FIELD NAME="num_samples">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Bit 31 to 0 of num_samples"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="write-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="write_in">
              <PROPERTY NAME="DESCRIPTION" VALUE="Data signal of write_in"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="36"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="write-only"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0"/>
              <FIELDS>
                <FIELD NAME="write_in">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Bit 31 to 0 of write_in"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="write-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="write_out">
              <PROPERTY NAME="DESCRIPTION" VALUE="Data signal of write_out"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="44"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-only"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0"/>
              <FIELDS>
                <FIELD NAME="write_out">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Bit 31 to 0 of write_out"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE="modify"/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="write_out_ctrl">
              <PROPERTY NAME="DESCRIPTION" VALUE="Control signal of write_out"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="48"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-only"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0"/>
              <FIELDS>
                <FIELD NAME="write_out_ap_vld">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Control signal write_out_ap_vld"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE="modify"/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="RESERVED">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Reserved.  0s on read."/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="1"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE="modify"/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="1"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="31"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
          </REGISTERS>
        </ADDRESSBLOCK>
      </ADDRESSBLOCKS>
      <PARAMETERS>
        <PARAMETER NAME="C_S_AXI_CONTROL_ADDR_WIDTH" VALUE="6"/>
        <PARAMETER NAME="C_S_AXI_CONTROL_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_M_AXI_RESULT_MEM_ID_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXI_RESULT_MEM_ADDR_WIDTH" VALUE="64"/>
        <PARAMETER NAME="C_M_AXI_RESULT_MEM_DATA_WIDTH" VALUE="512"/>
        <PARAMETER NAME="C_M_AXI_RESULT_MEM_AWUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXI_RESULT_MEM_ARUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXI_RESULT_MEM_WUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXI_RESULT_MEM_RUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXI_RESULT_MEM_BUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXI_RESULT_MEM_USER_VALUE" VALUE="0x00000000"/>
        <PARAMETER NAME="C_M_AXI_RESULT_MEM_PROT_VALUE" VALUE="&quot;000&quot;"/>
        <PARAMETER NAME="C_M_AXI_RESULT_MEM_CACHE_VALUE" VALUE="&quot;0011&quot;"/>
        <PARAMETER NAME="C_M_AXI_RESULT_MEM_ENABLE_ID_PORTS" VALUE="false"/>
        <PARAMETER NAME="C_M_AXI_RESULT_MEM_ENABLE_USER_PORTS" VALUE="false"/>
        <PARAMETER NAME="Component_Name" VALUE="adj_writer_orig_corrected_0"/>
        <PARAMETER NAME="clk_period" VALUE="3.1"/>
        <PARAMETER NAME="machine" VALUE="64"/>
        <PARAMETER NAME="combinational" VALUE="0"/>
        <PARAMETER NAME="latency" VALUE="undef"/>
        <PARAMETER NAME="II" VALUE="x"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
        <PARAMETER NAME="C_S_AXI_CONTROL_BASEADDR" VALUE="0xB0080000"/>
        <PARAMETER NAME="C_S_AXI_CONTROL_HIGHADDR" VALUE="0xB008FFFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="5" NAME="s_axi_control_AWADDR" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_hpm_M03_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_hpm" PORT="M03_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_control_AWVALID" SIGIS="undef" SIGNAME="radio_axi_interconnect_hpm_M03_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_hpm" PORT="M03_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_control_AWREADY" SIGIS="undef" SIGNAME="radio_axi_interconnect_hpm_M03_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_hpm" PORT="M03_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axi_control_WDATA" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_hpm_M03_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_hpm" PORT="M03_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_control_WSTRB" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_hpm_M03_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_hpm" PORT="M03_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_control_WVALID" SIGIS="undef" SIGNAME="radio_axi_interconnect_hpm_M03_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_hpm" PORT="M03_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_control_WREADY" SIGIS="undef" SIGNAME="radio_axi_interconnect_hpm_M03_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_hpm" PORT="M03_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_control_BRESP" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_hpm_M03_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_hpm" PORT="M03_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_control_BVALID" SIGIS="undef" SIGNAME="radio_axi_interconnect_hpm_M03_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_hpm" PORT="M03_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_control_BREADY" SIGIS="undef" SIGNAME="radio_axi_interconnect_hpm_M03_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_hpm" PORT="M03_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="5" NAME="s_axi_control_ARADDR" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_hpm_M03_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_hpm" PORT="M03_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_control_ARVALID" SIGIS="undef" SIGNAME="radio_axi_interconnect_hpm_M03_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_hpm" PORT="M03_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_control_ARREADY" SIGIS="undef" SIGNAME="radio_axi_interconnect_hpm_M03_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_hpm" PORT="M03_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="s_axi_control_RDATA" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_hpm_M03_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_hpm" PORT="M03_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_control_RRESP" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_hpm_M03_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_hpm" PORT="M03_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_control_RVALID" SIGIS="undef" SIGNAME="radio_axi_interconnect_hpm_M03_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_hpm" PORT="M03_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_control_RREADY" SIGIS="undef" SIGNAME="radio_axi_interconnect_hpm_M03_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_hpm" PORT="M03_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="307200000" DIR="I" NAME="ap_clk" SIGIS="clk" SIGNAME="radio_rfdc_clk_adc0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_rfdc" PORT="clk_adc0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ap_rst_n" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="radio_proc_sys_reset_adc0_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_proc_sys_reset_adc0" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="interrupt" SENSITIVITY="LEVEL_HIGH" SIGIS="INTERRUPT"/>
        <PORT DIR="O" LEFT="63" NAME="m_axi_result_mem_AWADDR" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S02_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_0" PORT="S02_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="m_axi_result_mem_AWLEN" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S02_AXI_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_0" PORT="S02_AXI_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_result_mem_AWSIZE" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S02_AXI_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_0" PORT="S02_AXI_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axi_result_mem_AWBURST" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S02_AXI_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_0" PORT="S02_AXI_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axi_result_mem_AWLOCK" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S02_AXI_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_0" PORT="S02_AXI_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_result_mem_AWREGION" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S02_AXI_awregion">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_0" PORT="S02_AXI_awregion"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_result_mem_AWCACHE" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S02_AXI_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_0" PORT="S02_AXI_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_result_mem_AWPROT" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S02_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_0" PORT="S02_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_result_mem_AWQOS" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S02_AXI_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_0" PORT="S02_AXI_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_result_mem_AWVALID" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S02_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_0" PORT="S02_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_result_mem_AWREADY" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S02_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_0" PORT="S02_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="511" NAME="m_axi_result_mem_WDATA" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S02_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_0" PORT="S02_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="m_axi_result_mem_WSTRB" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S02_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_0" PORT="S02_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_result_mem_WLAST" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S02_AXI_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_0" PORT="S02_AXI_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_result_mem_WVALID" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S02_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_0" PORT="S02_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_result_mem_WREADY" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S02_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_0" PORT="S02_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="m_axi_result_mem_BRESP" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S02_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_0" PORT="S02_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_result_mem_BVALID" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S02_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_0" PORT="S02_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_result_mem_BREADY" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S02_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_0" PORT="S02_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="m_axi_result_mem_ARADDR" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S02_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_0" PORT="S02_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="m_axi_result_mem_ARLEN" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S02_AXI_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_0" PORT="S02_AXI_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_result_mem_ARSIZE" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S02_AXI_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_0" PORT="S02_AXI_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axi_result_mem_ARBURST" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S02_AXI_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_0" PORT="S02_AXI_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axi_result_mem_ARLOCK" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S02_AXI_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_0" PORT="S02_AXI_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_result_mem_ARREGION" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S02_AXI_arregion">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_0" PORT="S02_AXI_arregion"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_result_mem_ARCACHE" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S02_AXI_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_0" PORT="S02_AXI_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_result_mem_ARPROT" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S02_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_0" PORT="S02_AXI_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_result_mem_ARQOS" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S02_AXI_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_0" PORT="S02_AXI_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_result_mem_ARVALID" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S02_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_0" PORT="S02_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_result_mem_ARREADY" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S02_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_0" PORT="S02_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="511" NAME="m_axi_result_mem_RDATA" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S02_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_0" PORT="S02_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="m_axi_result_mem_RRESP" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S02_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_0" PORT="S02_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_result_mem_RLAST" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S02_AXI_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_0" PORT="S02_AXI_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_result_mem_RVALID" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S02_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_0" PORT="S02_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_result_mem_RREADY" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S02_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_0" PORT="S02_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="in_q_TVALID" SIGIS="undef" SIGNAME="radio_pc_dr_out_orig_corrected_q_TVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_pc_dr" PORT="out_orig_corrected_q_TVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="in_q_TREADY" SIGIS="undef" SIGNAME="radio_pc_dr_out_orig_corrected_q_TREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_pc_dr" PORT="out_orig_corrected_q_TREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="511" NAME="in_q_TDATA" RIGHT="0" SIGIS="undef" SIGNAME="radio_pc_dr_out_orig_corrected_q_TDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_pc_dr" PORT="out_orig_corrected_q_TDATA"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="radio_axi_interconnect_hpm_M03_AXI" DATAWIDTH="32" NAME="s_axi_control" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="ADDR_WIDTH" VALUE="6"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="307200000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="0"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="adj_rfdc_0_clk_adc0"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s_axi_control_AWADDR"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s_axi_control_AWVALID"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s_axi_control_AWREADY"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s_axi_control_WDATA"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="s_axi_control_WSTRB"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s_axi_control_WVALID"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s_axi_control_WREADY"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s_axi_control_BRESP"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s_axi_control_BVALID"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s_axi_control_BREADY"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s_axi_control_ARADDR"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s_axi_control_ARVALID"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s_axi_control_ARREADY"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s_axi_control_RDATA"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s_axi_control_RRESP"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s_axi_control_RVALID"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s_axi_control_RREADY"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="radio_writer_orig_corrected_m_axi_result_mem" DATAWIDTH="512" NAME="m_axi_result_mem" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="MAX_READ_BURST_LENGTH" VALUE="2"/>
          <PARAMETER NAME="MAX_WRITE_BURST_LENGTH" VALUE="64"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="WRITE_ONLY"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="512"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="307200000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="64"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="1"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="adj_rfdc_0_clk_adc0"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="m_axi_result_mem_AWADDR"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="m_axi_result_mem_AWLEN"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="m_axi_result_mem_AWSIZE"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="m_axi_result_mem_AWBURST"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="m_axi_result_mem_AWLOCK"/>
            <PORTMAP LOGICAL="AWREGION" PHYSICAL="m_axi_result_mem_AWREGION"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="m_axi_result_mem_AWCACHE"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="m_axi_result_mem_AWPROT"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="m_axi_result_mem_AWQOS"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="m_axi_result_mem_AWVALID"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="m_axi_result_mem_AWREADY"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="m_axi_result_mem_WDATA"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="m_axi_result_mem_WSTRB"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="m_axi_result_mem_WLAST"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="m_axi_result_mem_WVALID"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="m_axi_result_mem_WREADY"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="m_axi_result_mem_BRESP"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="m_axi_result_mem_BVALID"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="m_axi_result_mem_BREADY"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="m_axi_result_mem_ARADDR"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="m_axi_result_mem_ARLEN"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="m_axi_result_mem_ARSIZE"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="m_axi_result_mem_ARBURST"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="m_axi_result_mem_ARLOCK"/>
            <PORTMAP LOGICAL="ARREGION" PHYSICAL="m_axi_result_mem_ARREGION"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="m_axi_result_mem_ARCACHE"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="m_axi_result_mem_ARPROT"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="m_axi_result_mem_ARQOS"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="m_axi_result_mem_ARVALID"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="m_axi_result_mem_ARREADY"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="m_axi_result_mem_RDATA"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="m_axi_result_mem_RRESP"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="m_axi_result_mem_RLAST"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="m_axi_result_mem_RVALID"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="m_axi_result_mem_RREADY"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="radio_pc_dr_out_orig_corrected_q" NAME="in_q" TYPE="TARGET" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="64"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="LAYERED_METADATA"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="307200000"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="adj_rfdc_0_clk_adc0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="in_q_TVALID"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="in_q_TREADY"/>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="in_q_TDATA"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
      <MEMORYMAP>
        <MEMRANGE ADDRESSBLOCK="C0_DDR4_ADDRESS_BLOCK" BASENAME="C_BASEADDR" BASEVALUE="0x1000000000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x11FFFFFFFF" INSTANCE="ddr_ddr4_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="m_axi_result_mem" MEMTYPE="MEMORY" SLAVEBUSINTERFACE="C0_DDR4_S_AXI"/>
      </MEMORYMAP>
      <PERIPHERALS>
        <PERIPHERAL INSTANCE="ddr_ddr4_0"/>
      </PERIPHERALS>
    </MODULE>
    <MODULE COREREVISION="2114050971" FULLNAME="/radio/writer_orig_corrected_2" HWVERSION="1.0" INSTANCE="radio_writer_orig_corrected_2" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="dma_writer" VLNV="xilinx.com:hls:dma_writer:1.0">
      <DOCUMENTS/>
      <ADDRESSBLOCKS>
        <ADDRESSBLOCK ACCESS="read-write" INTERFACE="s_axi_control" NAME="Reg" RANGE="65536" USAGE="register">
          <REGISTERS>
            <REGISTER NAME="CTRL">
              <PROPERTY NAME="DESCRIPTION" VALUE="Control signals"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0"/>
              <FIELDS>
                <FIELD NAME="AP_START">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Control signal Register for 'ap_start'."/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE="modify"/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="AP_DONE">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Control signal Register for 'ap_done'."/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="1"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE="modify"/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="1"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="AP_IDLE">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Control signal Register for 'ap_idle'."/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="2"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE="modify"/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="2"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="AP_READY">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Control signal Register for 'ap_ready'."/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="3"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE="modify"/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="3"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="RESERVED_1">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Reserved.  0s on read."/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="4"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE="modify"/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="4"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="3"/>
                </FIELD>
                <FIELD NAME="AUTO_RESTART">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Control signal Register for 'auto_restart'."/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="7"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE="modify"/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="7"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="RESERVED_2">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Reserved.  0s on read."/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="8"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE="modify"/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="8"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="INTERRUPT">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Control signal Register for 'interrupt'."/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="9"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE="modify"/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="9"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="RESERVED_3">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Reserved.  0s on read."/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="10"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE="modify"/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="10"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="22"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="GIER">
              <PROPERTY NAME="DESCRIPTION" VALUE="Global Interrupt Enable Register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="4"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0"/>
              <FIELDS>
                <FIELD NAME="Enable">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE="modify"/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="RESERVED">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Reserved.  0s on read."/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="1"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE="modify"/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="1"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="31"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IP_IER">
              <PROPERTY NAME="DESCRIPTION" VALUE="IP Interrupt Enable Register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="8"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0"/>
              <FIELDS>
                <FIELD NAME="CHAN0_INT_EN">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE="modify"/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="CHAN1_INT_EN">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="1"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE="modify"/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="1"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="RESERVED_0">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Reserved.  0s on read."/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="2"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE="modify"/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="2"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="30"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IP_ISR">
              <PROPERTY NAME="DESCRIPTION" VALUE="IP Interrupt Status Register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="12"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0"/>
              <FIELDS>
                <FIELD NAME="CHAN0_INT_ST">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 interrupt, 1 = Channel 0 interrupt."/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE="modify"/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="CHAN1_INT_ST">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 interrupt, 1 = Channel 1 interrupt."/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="1"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE="modify"/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="1"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="RESERVED_0">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Reserved.  0s on read."/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="2"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE="modify"/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="2"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="30"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="result_mem_offset_1">
              <PROPERTY NAME="DESCRIPTION" VALUE="Data signal of result_mem_offset"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="16"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="write-only"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0"/>
              <FIELDS>
                <FIELD NAME="result_mem_offset">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Bit 31 to 0 of result_mem_offset"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="write-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="result_mem_offset_2">
              <PROPERTY NAME="DESCRIPTION" VALUE="Data signal of result_mem_offset"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="20"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="write-only"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0"/>
              <FIELDS>
                <FIELD NAME="result_mem_offset">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Bit 63 to 32 of result_mem_offset"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="write-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="num_samples">
              <PROPERTY NAME="DESCRIPTION" VALUE="Data signal of num_samples"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="28"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="write-only"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0"/>
              <FIELDS>
                <FIELD NAME="num_samples">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Bit 31 to 0 of num_samples"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="write-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="write_in">
              <PROPERTY NAME="DESCRIPTION" VALUE="Data signal of write_in"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="36"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="write-only"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0"/>
              <FIELDS>
                <FIELD NAME="write_in">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Bit 31 to 0 of write_in"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="write-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="write_out">
              <PROPERTY NAME="DESCRIPTION" VALUE="Data signal of write_out"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="44"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-only"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0"/>
              <FIELDS>
                <FIELD NAME="write_out">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Bit 31 to 0 of write_out"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE="modify"/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="write_out_ctrl">
              <PROPERTY NAME="DESCRIPTION" VALUE="Control signal of write_out"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="48"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-only"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0"/>
              <FIELDS>
                <FIELD NAME="write_out_ap_vld">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Control signal write_out_ap_vld"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE="modify"/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="RESERVED">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Reserved.  0s on read."/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="1"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE="modify"/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="1"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="31"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
          </REGISTERS>
        </ADDRESSBLOCK>
      </ADDRESSBLOCKS>
      <PARAMETERS>
        <PARAMETER NAME="C_S_AXI_CONTROL_ADDR_WIDTH" VALUE="6"/>
        <PARAMETER NAME="C_S_AXI_CONTROL_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_M_AXI_RESULT_MEM_ID_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXI_RESULT_MEM_ADDR_WIDTH" VALUE="64"/>
        <PARAMETER NAME="C_M_AXI_RESULT_MEM_DATA_WIDTH" VALUE="512"/>
        <PARAMETER NAME="C_M_AXI_RESULT_MEM_AWUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXI_RESULT_MEM_ARUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXI_RESULT_MEM_WUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXI_RESULT_MEM_RUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXI_RESULT_MEM_BUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXI_RESULT_MEM_USER_VALUE" VALUE="0x00000000"/>
        <PARAMETER NAME="C_M_AXI_RESULT_MEM_PROT_VALUE" VALUE="&quot;000&quot;"/>
        <PARAMETER NAME="C_M_AXI_RESULT_MEM_CACHE_VALUE" VALUE="&quot;0011&quot;"/>
        <PARAMETER NAME="C_M_AXI_RESULT_MEM_ENABLE_ID_PORTS" VALUE="false"/>
        <PARAMETER NAME="C_M_AXI_RESULT_MEM_ENABLE_USER_PORTS" VALUE="false"/>
        <PARAMETER NAME="Component_Name" VALUE="adj_writer_orig_corrected_2_0"/>
        <PARAMETER NAME="clk_period" VALUE="3.1"/>
        <PARAMETER NAME="machine" VALUE="64"/>
        <PARAMETER NAME="combinational" VALUE="0"/>
        <PARAMETER NAME="latency" VALUE="undef"/>
        <PARAMETER NAME="II" VALUE="x"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
        <PARAMETER NAME="C_S_AXI_CONTROL_BASEADDR" VALUE="0xB00E0000"/>
        <PARAMETER NAME="C_S_AXI_CONTROL_HIGHADDR" VALUE="0xB00EFFFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="5" NAME="s_axi_control_AWADDR" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_hpm_M10_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_hpm" PORT="M10_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_control_AWVALID" SIGIS="undef" SIGNAME="radio_axi_interconnect_hpm_M10_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_hpm" PORT="M10_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_control_AWREADY" SIGIS="undef" SIGNAME="radio_axi_interconnect_hpm_M10_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_hpm" PORT="M10_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axi_control_WDATA" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_hpm_M10_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_hpm" PORT="M10_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_control_WSTRB" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_hpm_M10_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_hpm" PORT="M10_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_control_WVALID" SIGIS="undef" SIGNAME="radio_axi_interconnect_hpm_M10_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_hpm" PORT="M10_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_control_WREADY" SIGIS="undef" SIGNAME="radio_axi_interconnect_hpm_M10_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_hpm" PORT="M10_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_control_BRESP" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_hpm_M10_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_hpm" PORT="M10_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_control_BVALID" SIGIS="undef" SIGNAME="radio_axi_interconnect_hpm_M10_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_hpm" PORT="M10_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_control_BREADY" SIGIS="undef" SIGNAME="radio_axi_interconnect_hpm_M10_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_hpm" PORT="M10_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="5" NAME="s_axi_control_ARADDR" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_hpm_M10_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_hpm" PORT="M10_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_control_ARVALID" SIGIS="undef" SIGNAME="radio_axi_interconnect_hpm_M10_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_hpm" PORT="M10_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_control_ARREADY" SIGIS="undef" SIGNAME="radio_axi_interconnect_hpm_M10_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_hpm" PORT="M10_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="s_axi_control_RDATA" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_hpm_M10_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_hpm" PORT="M10_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_control_RRESP" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_hpm_M10_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_hpm" PORT="M10_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_control_RVALID" SIGIS="undef" SIGNAME="radio_axi_interconnect_hpm_M10_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_hpm" PORT="M10_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_control_RREADY" SIGIS="undef" SIGNAME="radio_axi_interconnect_hpm_M10_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_hpm" PORT="M10_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="307200000" DIR="I" NAME="ap_clk" SIGIS="clk" SIGNAME="radio_rfdc_clk_adc0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_rfdc" PORT="clk_adc0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ap_rst_n" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="radio_proc_sys_reset_adc0_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_proc_sys_reset_adc0" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="interrupt" SENSITIVITY="LEVEL_HIGH" SIGIS="INTERRUPT"/>
        <PORT DIR="O" LEFT="63" NAME="m_axi_result_mem_AWADDR" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S10_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_0" PORT="S10_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="m_axi_result_mem_AWLEN" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S10_AXI_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_0" PORT="S10_AXI_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_result_mem_AWSIZE" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S10_AXI_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_0" PORT="S10_AXI_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axi_result_mem_AWBURST" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S10_AXI_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_0" PORT="S10_AXI_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axi_result_mem_AWLOCK" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S10_AXI_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_0" PORT="S10_AXI_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_result_mem_AWREGION" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S10_AXI_awregion">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_0" PORT="S10_AXI_awregion"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_result_mem_AWCACHE" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S10_AXI_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_0" PORT="S10_AXI_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_result_mem_AWPROT" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S10_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_0" PORT="S10_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_result_mem_AWQOS" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S10_AXI_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_0" PORT="S10_AXI_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_result_mem_AWVALID" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S10_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_0" PORT="S10_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_result_mem_AWREADY" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S10_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_0" PORT="S10_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="511" NAME="m_axi_result_mem_WDATA" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S10_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_0" PORT="S10_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="m_axi_result_mem_WSTRB" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S10_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_0" PORT="S10_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_result_mem_WLAST" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S10_AXI_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_0" PORT="S10_AXI_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_result_mem_WVALID" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S10_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_0" PORT="S10_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_result_mem_WREADY" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S10_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_0" PORT="S10_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="m_axi_result_mem_BRESP" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S10_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_0" PORT="S10_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_result_mem_BVALID" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S10_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_0" PORT="S10_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_result_mem_BREADY" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S10_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_0" PORT="S10_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="m_axi_result_mem_ARADDR" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S10_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_0" PORT="S10_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="m_axi_result_mem_ARLEN" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S10_AXI_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_0" PORT="S10_AXI_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_result_mem_ARSIZE" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S10_AXI_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_0" PORT="S10_AXI_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axi_result_mem_ARBURST" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S10_AXI_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_0" PORT="S10_AXI_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axi_result_mem_ARLOCK" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S10_AXI_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_0" PORT="S10_AXI_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_result_mem_ARREGION" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S10_AXI_arregion">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_0" PORT="S10_AXI_arregion"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_result_mem_ARCACHE" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S10_AXI_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_0" PORT="S10_AXI_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_result_mem_ARPROT" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S10_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_0" PORT="S10_AXI_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_result_mem_ARQOS" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S10_AXI_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_0" PORT="S10_AXI_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_result_mem_ARVALID" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S10_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_0" PORT="S10_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_result_mem_ARREADY" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S10_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_0" PORT="S10_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="511" NAME="m_axi_result_mem_RDATA" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S10_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_0" PORT="S10_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="m_axi_result_mem_RRESP" RIGHT="0" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S10_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_0" PORT="S10_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_result_mem_RLAST" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S10_AXI_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_0" PORT="S10_AXI_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_result_mem_RVALID" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S10_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_0" PORT="S10_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_result_mem_RREADY" SIGIS="undef" SIGNAME="radio_axi_interconnect_0_S10_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_axi_interconnect_0" PORT="S10_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="in_q_TVALID" SIGIS="undef" SIGNAME="radio_pc_dr_x2_0_out_orig_corrected_q_TVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_pc_dr_x2_0" PORT="out_orig_corrected_q_TVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="in_q_TREADY" SIGIS="undef" SIGNAME="radio_pc_dr_x2_0_out_orig_corrected_q_TREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_pc_dr_x2_0" PORT="out_orig_corrected_q_TREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="511" NAME="in_q_TDATA" RIGHT="0" SIGIS="undef" SIGNAME="radio_pc_dr_x2_0_out_orig_corrected_q_TDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="radio_pc_dr_x2_0" PORT="out_orig_corrected_q_TDATA"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="radio_axi_interconnect_hpm_M10_AXI" DATAWIDTH="32" NAME="s_axi_control" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="ADDR_WIDTH" VALUE="6"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="307200000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="0"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="adj_rfdc_0_clk_adc0"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s_axi_control_AWADDR"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s_axi_control_AWVALID"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s_axi_control_AWREADY"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s_axi_control_WDATA"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="s_axi_control_WSTRB"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s_axi_control_WVALID"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s_axi_control_WREADY"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s_axi_control_BRESP"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s_axi_control_BVALID"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s_axi_control_BREADY"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s_axi_control_ARADDR"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s_axi_control_ARVALID"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s_axi_control_ARREADY"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s_axi_control_RDATA"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s_axi_control_RRESP"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s_axi_control_RVALID"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s_axi_control_RREADY"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="radio_writer_orig_corrected_2_m_axi_result_mem" DATAWIDTH="512" NAME="m_axi_result_mem" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="MAX_READ_BURST_LENGTH" VALUE="2"/>
          <PARAMETER NAME="MAX_WRITE_BURST_LENGTH" VALUE="64"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="WRITE_ONLY"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="512"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="307200000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="64"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="1"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="adj_rfdc_0_clk_adc0"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="m_axi_result_mem_AWADDR"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="m_axi_result_mem_AWLEN"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="m_axi_result_mem_AWSIZE"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="m_axi_result_mem_AWBURST"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="m_axi_result_mem_AWLOCK"/>
            <PORTMAP LOGICAL="AWREGION" PHYSICAL="m_axi_result_mem_AWREGION"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="m_axi_result_mem_AWCACHE"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="m_axi_result_mem_AWPROT"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="m_axi_result_mem_AWQOS"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="m_axi_result_mem_AWVALID"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="m_axi_result_mem_AWREADY"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="m_axi_result_mem_WDATA"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="m_axi_result_mem_WSTRB"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="m_axi_result_mem_WLAST"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="m_axi_result_mem_WVALID"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="m_axi_result_mem_WREADY"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="m_axi_result_mem_BRESP"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="m_axi_result_mem_BVALID"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="m_axi_result_mem_BREADY"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="m_axi_result_mem_ARADDR"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="m_axi_result_mem_ARLEN"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="m_axi_result_mem_ARSIZE"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="m_axi_result_mem_ARBURST"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="m_axi_result_mem_ARLOCK"/>
            <PORTMAP LOGICAL="ARREGION" PHYSICAL="m_axi_result_mem_ARREGION"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="m_axi_result_mem_ARCACHE"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="m_axi_result_mem_ARPROT"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="m_axi_result_mem_ARQOS"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="m_axi_result_mem_ARVALID"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="m_axi_result_mem_ARREADY"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="m_axi_result_mem_RDATA"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="m_axi_result_mem_RRESP"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="m_axi_result_mem_RLAST"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="m_axi_result_mem_RVALID"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="m_axi_result_mem_RREADY"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="radio_pc_dr_x2_0_out_orig_corrected_q" NAME="in_q" TYPE="TARGET" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="64"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="LAYERED_METADATA"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="307200000"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="adj_rfdc_0_clk_adc0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="in_q_TVALID"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="in_q_TREADY"/>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="in_q_TDATA"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
      <MEMORYMAP>
        <MEMRANGE ADDRESSBLOCK="C0_DDR4_ADDRESS_BLOCK" BASENAME="C_BASEADDR" BASEVALUE="0x1000000000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x11FFFFFFFF" INSTANCE="ddr_ddr4_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="m_axi_result_mem" MEMTYPE="MEMORY" SLAVEBUSINTERFACE="C0_DDR4_S_AXI"/>
      </MEMORYMAP>
      <PERIPHERALS>
        <PERIPHERAL INSTANCE="ddr_ddr4_0"/>
      </PERIPHERALS>
    </MODULE>
    <MODULE CONFIGURABLE="TRUE" COREREVISION="0" FULLNAME="/zynq_ultra_ps_e_0" HWVERSION="3.4" INSTANCE="zynq_ultra_ps_e_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" IS_PL="FALSE" MODTYPE="zynq_ultra_ps_e" VLNV="xilinx.com:ip:zynq_ultra_ps_e:3.4">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=zynq_ultra_ps_e;v=v3_4;d=pg201-zynq-ultrascale-plus-processing-system.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_DP_USE_AUDIO" VALUE="0"/>
        <PARAMETER NAME="C_DP_USE_VIDEO" VALUE="0"/>
        <PARAMETER NAME="C_MAXIGP0_DATA_WIDTH" VALUE="128"/>
        <PARAMETER NAME="C_MAXIGP1_DATA_WIDTH" VALUE="128"/>
        <PARAMETER NAME="C_MAXIGP2_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_SAXIGP0_DATA_WIDTH" VALUE="128"/>
        <PARAMETER NAME="C_SAXIGP1_DATA_WIDTH" VALUE="128"/>
        <PARAMETER NAME="C_SAXIGP2_DATA_WIDTH" VALUE="128"/>
        <PARAMETER NAME="C_SAXIGP3_DATA_WIDTH" VALUE="128"/>
        <PARAMETER NAME="C_SAXIGP4_DATA_WIDTH" VALUE="128"/>
        <PARAMETER NAME="C_SAXIGP5_DATA_WIDTH" VALUE="128"/>
        <PARAMETER NAME="C_SAXIGP6_DATA_WIDTH" VALUE="128"/>
        <PARAMETER NAME="C_USE_DIFF_RW_CLK_GP0" VALUE="0"/>
        <PARAMETER NAME="C_USE_DIFF_RW_CLK_GP1" VALUE="0"/>
        <PARAMETER NAME="C_USE_DIFF_RW_CLK_GP2" VALUE="0"/>
        <PARAMETER NAME="C_USE_DIFF_RW_CLK_GP3" VALUE="0"/>
        <PARAMETER NAME="C_USE_DIFF_RW_CLK_GP4" VALUE="0"/>
        <PARAMETER NAME="C_USE_DIFF_RW_CLK_GP5" VALUE="0"/>
        <PARAMETER NAME="C_USE_DIFF_RW_CLK_GP6" VALUE="0"/>
        <PARAMETER NAME="C_EN_FIFO_ENET0" VALUE="0"/>
        <PARAMETER NAME="C_EN_FIFO_ENET1" VALUE="0"/>
        <PARAMETER NAME="C_EN_FIFO_ENET2" VALUE="0"/>
        <PARAMETER NAME="C_EN_FIFO_ENET3" VALUE="0"/>
        <PARAMETER NAME="C_PL_CLK0_BUF" VALUE="TRUE"/>
        <PARAMETER NAME="C_PL_CLK1_BUF" VALUE="TRUE"/>
        <PARAMETER NAME="C_PL_CLK2_BUF" VALUE="FALSE"/>
        <PARAMETER NAME="C_PL_CLK3_BUF" VALUE="FALSE"/>
        <PARAMETER NAME="C_TRACE_PIPELINE_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C_EN_EMIO_TRACE" VALUE="0"/>
        <PARAMETER NAME="C_TRACE_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_USE_DEBUG_TEST" VALUE="0"/>
        <PARAMETER NAME="C_SD0_INTERNAL_BUS_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C_SD1_INTERNAL_BUS_WIDTH" VALUE="5"/>
        <PARAMETER NAME="C_NUM_F2P_0_INTR_INPUTS" VALUE="1"/>
        <PARAMETER NAME="C_NUM_F2P_1_INTR_INPUTS" VALUE="1"/>
        <PARAMETER NAME="C_EMIO_GPIO_WIDTH" VALUE="95"/>
        <PARAMETER NAME="C_NUM_FABRIC_RESETS" VALUE="1"/>
        <PARAMETER NAME="PSU_VALUE_SILVERSION" VALUE="3"/>
        <PARAMETER NAME="PSU__USE__DDR_INTF_REQUESTED" VALUE="0"/>
        <PARAMETER NAME="PSU__EN_AXI_STATUS_PORTS" VALUE="0"/>
        <PARAMETER NAME="PSU__PSS_REF_CLK__FREQMHZ" VALUE="33.33333"/>
        <PARAMETER NAME="PSU__PSS_ALT_REF_CLK__FREQMHZ" VALUE="33.333"/>
        <PARAMETER NAME="PSU__VIDEO_REF_CLK__FREQMHZ" VALUE="33.333"/>
        <PARAMETER NAME="PSU__AUX_REF_CLK__FREQMHZ" VALUE="33.333"/>
        <PARAMETER NAME="PSU__GT_REF_CLK__FREQMHZ" VALUE="33.333"/>
        <PARAMETER NAME="PSU__VIDEO_REF_CLK__ENABLE" VALUE="0"/>
        <PARAMETER NAME="PSU__VIDEO_REF_CLK__IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PSU__PSS_ALT_REF_CLK__ENABLE" VALUE="0"/>
        <PARAMETER NAME="PSU__PSS_ALT_REF_CLK__IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PSU__CAN0__PERIPHERAL__ENABLE" VALUE="0"/>
        <PARAMETER NAME="PSU__CAN0__PERIPHERAL__IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PSU__CAN0__GRP_CLK__ENABLE" VALUE="0"/>
        <PARAMETER NAME="PSU__CAN0__GRP_CLK__IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PSU__CAN1__PERIPHERAL__ENABLE" VALUE="0"/>
        <PARAMETER NAME="PSU__CAN1__PERIPHERAL__IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PSU__CAN1__GRP_CLK__ENABLE" VALUE="0"/>
        <PARAMETER NAME="PSU__CAN1__GRP_CLK__IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PSU__CAN0_LOOP_CAN1__ENABLE" VALUE="0"/>
        <PARAMETER NAME="PSU__DPAUX__PERIPHERAL__ENABLE" VALUE="1"/>
        <PARAMETER NAME="PSU__DPAUX__PERIPHERAL__IO" VALUE="MIO 27 .. 30"/>
        <PARAMETER NAME="PSU__ENET0__GRP_MDIO__ENABLE" VALUE="0"/>
        <PARAMETER NAME="PSU__ACT_DDR_FREQ_MHZ" VALUE="1199.999756"/>
        <PARAMETER NAME="PSU__ENET0__GRP_MDIO__IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PSU__GEM__TSU__ENABLE" VALUE="0"/>
        <PARAMETER NAME="PSU__GEM__TSU__IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PSU__ENET0__PERIPHERAL__ENABLE" VALUE="0"/>
        <PARAMETER NAME="PSU__ENET0__FIFO__ENABLE" VALUE="0"/>
        <PARAMETER NAME="PSU__ENET0__PTP__ENABLE" VALUE="0"/>
        <PARAMETER NAME="PSU__ENET0__PERIPHERAL__IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PSU__ENET1__PERIPHERAL__ENABLE" VALUE="1"/>
        <PARAMETER NAME="PSU__ENET1__FIFO__ENABLE" VALUE="0"/>
        <PARAMETER NAME="PSU__ENET1__PTP__ENABLE" VALUE="0"/>
        <PARAMETER NAME="PSU__ENET1__PERIPHERAL__IO" VALUE="MIO 38 .. 49"/>
        <PARAMETER NAME="PSU__ENET1__GRP_MDIO__ENABLE" VALUE="1"/>
        <PARAMETER NAME="PSU__FPGA_PL0_ENABLE" VALUE="1"/>
        <PARAMETER NAME="PSU__FPGA_PL1_ENABLE" VALUE="1"/>
        <PARAMETER NAME="PSU__FPGA_PL2_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PSU__FPGA_PL3_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PSU__ENET1__GRP_MDIO__IO" VALUE="MIO 50 .. 51"/>
        <PARAMETER NAME="PSU__ENET2__PERIPHERAL__ENABLE" VALUE="0"/>
        <PARAMETER NAME="PSU__ENET2__FIFO__ENABLE" VALUE="0"/>
        <PARAMETER NAME="PSU__ENET2__PTP__ENABLE" VALUE="0"/>
        <PARAMETER NAME="PSU__ENET2__PERIPHERAL__IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PSU__ENET2__GRP_MDIO__ENABLE" VALUE="0"/>
        <PARAMETER NAME="PSU__ENET2__GRP_MDIO__IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PSU__ENET3__PERIPHERAL__ENABLE" VALUE="0"/>
        <PARAMETER NAME="PSU__ENET3__FIFO__ENABLE" VALUE="0"/>
        <PARAMETER NAME="PSU__ENET3__PTP__ENABLE" VALUE="0"/>
        <PARAMETER NAME="PSU__ENET3__PERIPHERAL__IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PSU__ENET3__GRP_MDIO__ENABLE" VALUE="0"/>
        <PARAMETER NAME="PSU__ENET3__GRP_MDIO__IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PSU__GPIO_EMIO__PERIPHERAL__ENABLE" VALUE="0"/>
        <PARAMETER NAME="PSU__GPIO_EMIO__PERIPHERAL__IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PSU__GPIO0_MIO__PERIPHERAL__ENABLE" VALUE="0"/>
        <PARAMETER NAME="PSU__GPIO0_MIO__IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PSU__GPIO1_MIO__PERIPHERAL__ENABLE" VALUE="0"/>
        <PARAMETER NAME="PSU__GPIO1_MIO__IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PSU__GPIO2_MIO__PERIPHERAL__ENABLE" VALUE="0"/>
        <PARAMETER NAME="PSU__GPIO2_MIO__IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PSU__I2C0__PERIPHERAL__ENABLE" VALUE="1"/>
        <PARAMETER NAME="PSU__I2C0__PERIPHERAL__IO" VALUE="MIO 18 .. 19"/>
        <PARAMETER NAME="PSU__I2C0__GRP_INT__ENABLE" VALUE="0"/>
        <PARAMETER NAME="PSU__I2C0__GRP_INT__IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PSU__I2C1__PERIPHERAL__ENABLE" VALUE="1"/>
        <PARAMETER NAME="PSU__I2C1__PERIPHERAL__IO" VALUE="MIO 36 .. 37"/>
        <PARAMETER NAME="PSU__I2C1__GRP_INT__ENABLE" VALUE="0"/>
        <PARAMETER NAME="PSU__I2C1__GRP_INT__IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PSU__I2C0_LOOP_I2C1__ENABLE" VALUE="0"/>
        <PARAMETER NAME="PSU__TESTSCAN__PERIPHERAL__ENABLE" VALUE="0"/>
        <PARAMETER NAME="PSU__PCIE__PERIPHERAL__ENABLE" VALUE="0"/>
        <PARAMETER NAME="PSU__PCIE__PERIPHERAL__ENDPOINT_ENABLE" VALUE="1"/>
        <PARAMETER NAME="PSU__PCIE__PERIPHERAL__ROOTPORT_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PSU__PCIE__PERIPHERAL__ENDPOINT_IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PSU__PCIE__PERIPHERAL__ROOTPORT_IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PSU__PCIE__LANE0__ENABLE" VALUE="0"/>
        <PARAMETER NAME="PSU__PCIE__LANE0__IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PSU__PCIE__LANE1__ENABLE" VALUE="0"/>
        <PARAMETER NAME="PSU__PCIE__LANE1__IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PSU__PCIE__LANE2__ENABLE" VALUE="0"/>
        <PARAMETER NAME="PSU__PCIE__LANE2__IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PSU__PCIE__LANE3__ENABLE" VALUE="0"/>
        <PARAMETER NAME="PSU__PCIE__LANE3__IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PSU__PCIE__RESET__POLARITY" VALUE="Active Low"/>
        <PARAMETER NAME="PSU__GT__LINK_SPEED" VALUE="HBR"/>
        <PARAMETER NAME="PSU__GT__VLT_SWNG_LVL_4" VALUE="0"/>
        <PARAMETER NAME="PSU__GT__PRE_EMPH_LVL_4" VALUE="0"/>
        <PARAMETER NAME="PSU__USB0__REF_CLK_SEL" VALUE="Ref Clk1"/>
        <PARAMETER NAME="PSU__USB0__REF_CLK_FREQ" VALUE="100"/>
        <PARAMETER NAME="PSU__USB1__REF_CLK_SEL" VALUE="Ref Clk1"/>
        <PARAMETER NAME="PSU__USB1__REF_CLK_FREQ" VALUE="100"/>
        <PARAMETER NAME="PSU__GEM0__REF_CLK_SEL" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PSU__GEM0__REF_CLK_FREQ" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PSU__GEM1__REF_CLK_SEL" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PSU__GEM1__REF_CLK_FREQ" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PSU__GEM2__REF_CLK_SEL" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PSU__GEM2__REF_CLK_FREQ" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PSU__GEM3__REF_CLK_SEL" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PSU__GEM3__REF_CLK_FREQ" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PSU__DP__REF_CLK_SEL" VALUE="Ref Clk0"/>
        <PARAMETER NAME="PSU__DP__REF_CLK_FREQ" VALUE="27"/>
        <PARAMETER NAME="PSU__SATA__REF_CLK_SEL" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PSU__SATA__REF_CLK_FREQ" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PSU__PCIE__REF_CLK_SEL" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PSU__PCIE__REF_CLK_FREQ" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PSU__DP__LANE_SEL" VALUE="Dual Lower"/>
        <PARAMETER NAME="PSU__PCIE__DEVICE_PORT_TYPE" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PSU__PCIE__MAXIMUM_LINK_WIDTH" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PSU__PCIE__LINK_SPEED" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PSU__PCIE__INTERFACE_WIDTH" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PSU__PCIE__BAR0_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PSU__PCIE__BAR0_TYPE" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PSU__PCIE__BAR0_SCALE" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PSU__PCIE__BAR0_64BIT" VALUE="0"/>
        <PARAMETER NAME="PSU__PCIE__BAR0_SIZE" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PSU__PCIE__BAR0_VAL"/>
        <PARAMETER NAME="PSU__PCIE__BAR0_PREFETCHABLE" VALUE="0"/>
        <PARAMETER NAME="PSU__PCIE__BAR1_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PSU__PCIE__BAR1_TYPE" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PSU__PCIE__BAR1_SCALE" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PSU__PCIE__BAR1_64BIT" VALUE="0"/>
        <PARAMETER NAME="PSU__PCIE__BAR1_SIZE" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PSU__PCIE__BAR1_VAL"/>
        <PARAMETER NAME="PSU__PCIE__BAR1_PREFETCHABLE" VALUE="0"/>
        <PARAMETER NAME="PSU__PCIE__BAR2_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PSU__PCIE__BAR2_TYPE" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PSU__PCIE__BAR2_SCALE" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PSU__PCIE__BAR2_64BIT" VALUE="0"/>
        <PARAMETER NAME="PSU__PCIE__BAR2_SIZE" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PSU__PCIE__BAR2_VAL"/>
        <PARAMETER NAME="PSU__PCIE__BAR2_PREFETCHABLE" VALUE="0"/>
        <PARAMETER NAME="PSU__PCIE__BAR3_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PSU__PCIE__BAR3_TYPE" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PSU__PCIE__BAR3_SCALE" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PSU__PCIE__BAR3_64BIT" VALUE="0"/>
        <PARAMETER NAME="PSU__PCIE__BAR3_SIZE" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PSU__PCIE__BAR3_VAL"/>
        <PARAMETER NAME="PSU__PCIE__BAR3_PREFETCHABLE" VALUE="0"/>
        <PARAMETER NAME="PSU__PCIE__BAR4_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PSU__PCIE__BAR4_TYPE" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PSU__PCIE__BAR4_SCALE" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PSU__PCIE__BAR4_64BIT" VALUE="0"/>
        <PARAMETER NAME="PSU__PCIE__BAR4_SIZE" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PSU__PCIE__BAR4_VAL"/>
        <PARAMETER NAME="PSU__PCIE__BAR4_PREFETCHABLE" VALUE="0"/>
        <PARAMETER NAME="PSU__PCIE__BAR5_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PSU__PCIE__BAR5_TYPE" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PSU__PCIE__BAR5_SCALE" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PSU__PCIE__BAR5_64BIT" VALUE="0"/>
        <PARAMETER NAME="PSU__PCIE__BAR5_SIZE" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PSU__PCIE__BAR5_VAL"/>
        <PARAMETER NAME="PSU__PCIE__BAR5_PREFETCHABLE" VALUE="0"/>
        <PARAMETER NAME="PSU__PCIE__EROM_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PSU__PCIE__EROM_SCALE" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PSU__PCIE__EROM_SIZE" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PSU__PCIE__EROM_VAL"/>
        <PARAMETER NAME="PSU__PCIE__CAP_SLOT_IMPLEMENTED" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PSU__PCIE__MAX_PAYLOAD_SIZE" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PSU__PCIE__LEGACY_INTERRUPT" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PSU__PCIE__VENDOR_ID"/>
        <PARAMETER NAME="PSU__PCIE__DEVICE_ID"/>
        <PARAMETER NAME="PSU__PCIE__REVISION_ID"/>
        <PARAMETER NAME="PSU__PCIE__SUBSYSTEM_VENDOR_ID"/>
        <PARAMETER NAME="PSU__PCIE__SUBSYSTEM_ID"/>
        <PARAMETER NAME="PSU__PCIE__BASE_CLASS_MENU" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PSU__PCIE__USE_CLASS_CODE_LOOKUP_ASSISTANT" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PSU__PCIE__SUB_CLASS_INTERFACE_MENU" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PSU__PCIE__CLASS_CODE_BASE"/>
        <PARAMETER NAME="PSU__PCIE__CLASS_CODE_SUB"/>
        <PARAMETER NAME="PSU__PCIE__CLASS_CODE_INTERFACE"/>
        <PARAMETER NAME="PSU__PCIE__CLASS_CODE_VALUE"/>
        <PARAMETER NAME="PSU__PCIE__AER_CAPABILITY" VALUE="0"/>
        <PARAMETER NAME="PSU__PCIE__CORRECTABLE_INT_ERR" VALUE="0"/>
        <PARAMETER NAME="PSU__PCIE__HEADER_LOG_OVERFLOW" VALUE="0"/>
        <PARAMETER NAME="PSU__PCIE__RECEIVER_ERR" VALUE="0"/>
        <PARAMETER NAME="PSU__PCIE__SURPRISE_DOWN" VALUE="0"/>
        <PARAMETER NAME="PSU__PCIE__FLOW_CONTROL_ERR" VALUE="0"/>
        <PARAMETER NAME="PSU__PCIE__COMPLTION_TIMEOUT" VALUE="0"/>
        <PARAMETER NAME="PSU__PCIE__COMPLETER_ABORT" VALUE="0"/>
        <PARAMETER NAME="PSU__PCIE__RECEIVER_OVERFLOW" VALUE="0"/>
        <PARAMETER NAME="PSU__PCIE__ECRC_ERR" VALUE="0"/>
        <PARAMETER NAME="PSU__PCIE__ACS_VIOLAION" VALUE="0"/>
        <PARAMETER NAME="PSU__PCIE__UNCORRECTABL_INT_ERR" VALUE="0"/>
        <PARAMETER NAME="PSU__PCIE__MC_BLOCKED_TLP" VALUE="0"/>
        <PARAMETER NAME="PSU__PCIE__ATOMICOP_EGRESS_BLOCKED" VALUE="0"/>
        <PARAMETER NAME="PSU__PCIE__TLP_PREFIX_BLOCKED" VALUE="0"/>
        <PARAMETER NAME="PSU__PCIE__FLOW_CONTROL_PROTOCOL_ERR" VALUE="0"/>
        <PARAMETER NAME="PSU__PCIE__ACS_VIOLATION" VALUE="0"/>
        <PARAMETER NAME="PSU__PCIE__MULTIHEADER" VALUE="0"/>
        <PARAMETER NAME="PSU__PCIE__ECRC_CHECK" VALUE="0"/>
        <PARAMETER NAME="PSU__PCIE__ECRC_GEN" VALUE="0"/>
        <PARAMETER NAME="PSU__PCIE__PERM_ROOT_ERR_UPDATE" VALUE="0"/>
        <PARAMETER NAME="PSU__PCIE__CRS_SW_VISIBILITY" VALUE="0"/>
        <PARAMETER NAME="PSU__PCIE__INTX_GENERATION" VALUE="0"/>
        <PARAMETER NAME="PSU__PCIE__INTX_PIN" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PSU__PCIE__MSI_CAPABILITY" VALUE="0"/>
        <PARAMETER NAME="PSU__PCIE__MSI_64BIT_ADDR_CAPABLE" VALUE="0"/>
        <PARAMETER NAME="PSU__PCIE__MSI_MULTIPLE_MSG_CAPABLE" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PSU__PCIE__MSIX_CAPABILITY" VALUE="0"/>
        <PARAMETER NAME="PSU__PCIE__MSIX_TABLE_SIZE" VALUE="0"/>
        <PARAMETER NAME="PSU__PCIE__MSIX_TABLE_OFFSET" VALUE="0"/>
        <PARAMETER NAME="PSU__PCIE__MSIX_BAR_INDICATOR"/>
        <PARAMETER NAME="PSU__PCIE__MSIX_PBA_OFFSET" VALUE="0"/>
        <PARAMETER NAME="PSU__PCIE__MSIX_PBA_BAR_INDICATOR"/>
        <PARAMETER NAME="PSU__PCIE__BRIDGE_BAR_INDICATOR" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PSU_IMPORT_BOARD_PRESET"/>
        <PARAMETER NAME="PSU__PROTECTION__SUBSYSTEMS" VALUE="PMU Firmware:PMU|Secure Subsystem:"/>
        <PARAMETER NAME="PSU__PROTECTION__MASTERS_TZ" VALUE="GEM0:NonSecure|SD1:NonSecure|GEM2:NonSecure|GEM1:NonSecure|GEM3:NonSecure|PCIe:NonSecure|DP:NonSecure|NAND:NonSecure|GPU:NonSecure|USB1:NonSecure|USB0:NonSecure|LDMA:NonSecure|FDMA:NonSecure|QSPI:NonSecure|SD0:NonSecure"/>
        <PARAMETER NAME="PSU__PROTECTION__MASTERS" VALUE="USB1:NonSecure;1|USB0:NonSecure;1|S_AXI_LPD:NA;0|S_AXI_HPC1_FPD:NA;0|S_AXI_HPC0_FPD:NA;0|S_AXI_HP3_FPD:NA;0|S_AXI_HP2_FPD:NA;1|S_AXI_HP1_FPD:NA;0|S_AXI_HP0_FPD:NA;0|S_AXI_ACP:NA;0|S_AXI_ACE:NA;0|SD1:NonSecure;0|SD0:NonSecure;1|SATA1:NonSecure;0|SATA0:NonSecure;0|RPU1:Secure;1|RPU0:Secure;1|QSPI:NonSecure;0|PMU:NA;1|PCIe:NonSecure;0|NAND:NonSecure;0|LDMA:NonSecure;1|GPU:NonSecure;1|GEM3:NonSecure;0|GEM2:NonSecure;0|GEM1:NonSecure;1|GEM0:NonSecure;0|FDMA:NonSecure;1|DP:NonSecure;1|DAP:NA;1|Coresight:NA;1|CSU:NA;1|APU:NA;1"/>
        <PARAMETER NAME="PSU__PROTECTION__DDR_SEGMENTS" VALUE="NONE"/>
        <PARAMETER NAME="PSU__PROTECTION__OCM_SEGMENTS" VALUE="NONE"/>
        <PARAMETER NAME="PSU__PROTECTION__LPD_SEGMENTS" VALUE="SA:0xFF980000; SIZE:64; UNIT:KB; RegionTZ:Secure; WrAllowed:Read/Write; subsystemId:PMU Firmware| SA:0xFF5E0000; SIZE:2560; UNIT:KB; RegionTZ:Secure; WrAllowed:Read/Write; subsystemId:PMU Firmware| SA:0xFFCC0000; SIZE:64; UNIT:KB; RegionTZ:Secure; WrAllowed:Read/Write; subsystemId:PMU Firmware| SA:0xFF180000; SIZE:768; UNIT:KB; RegionTZ:Secure; WrAllowed:Read/Write; subsystemId:PMU Firmware| SA:0xFF410000; SIZE:640; UNIT:KB; RegionTZ:Secure; WrAllowed:Read/Write; subsystemId:PMU Firmware| SA:0xFFA70000; SIZE:64; UNIT:KB; RegionTZ:Secure; WrAllowed:Read/Write; subsystemId:PMU Firmware| SA:0xFF9A0000; SIZE:64; UNIT:KB; RegionTZ:Secure; WrAllowed:Read/Write; subsystemId:PMU Firmware|SA:0xFF5E0000 ; SIZE:2560; UNIT:KB; RegionTZ:Secure ; WrAllowed:Read/Write; subsystemId:Secure Subsystem|SA:0xFFCC0000 ; SIZE:64; UNIT:KB; RegionTZ:Secure ; WrAllowed:Read/Write; subsystemId:Secure Subsystem|SA:0xFF180000 ; SIZE:768; UNIT:KB; RegionTZ:Secure ; WrAllowed:Read/Write; subsystemId:Secure Subsystem|SA:0xFF9A0000 ; SIZE:64; UNIT:KB; RegionTZ:Secure ; WrAllowed:Read/Write; subsystemId:Secure Subsystem"/>
        <PARAMETER NAME="PSU__PROTECTION__FPD_SEGMENTS" VALUE="SA:0xFD1A0000; SIZE:1280; UNIT:KB; RegionTZ:Secure; WrAllowed:Read/Write; subsystemId:PMU Firmware |  SA:0xFD000000; SIZE:64; UNIT:KB; RegionTZ:Secure; WrAllowed:Read/Write; subsystemId:PMU Firmware |  SA:0xFD010000; SIZE:64; UNIT:KB; RegionTZ:Secure; WrAllowed:Read/Write; subsystemId:PMU Firmware |  SA:0xFD020000; SIZE:64; UNIT:KB; RegionTZ:Secure; WrAllowed:Read/Write; subsystemId:PMU Firmware |  SA:0xFD030000; SIZE:64; UNIT:KB; RegionTZ:Secure; WrAllowed:Read/Write; subsystemId:PMU Firmware |  SA:0xFD040000; SIZE:64; UNIT:KB; RegionTZ:Secure; WrAllowed:Read/Write; subsystemId:PMU Firmware |  SA:0xFD050000; SIZE:64; UNIT:KB; RegionTZ:Secure; WrAllowed:Read/Write; subsystemId:PMU Firmware |  SA:0xFD610000; SIZE:512; UNIT:KB; RegionTZ:Secure; WrAllowed:Read/Write; subsystemId:PMU Firmware |  SA:0xFD5D0000; SIZE:64; UNIT:KB; RegionTZ:Secure; WrAllowed:Read/Write; subsystemId:PMU Firmware | SA:0xFD1A0000 ; SIZE:1280; UNIT:KB; RegionTZ:Secure ; WrAllowed:Read/Write; subsystemId:Secure Subsystem"/>
        <PARAMETER NAME="PSU__PROTECTION__DEBUG" VALUE="0"/>
        <PARAMETER NAME="PSU__PROTECTION__SLAVES" VALUE="LPD;USB3_1_XHCI;FE300000;FE3FFFFF;1|LPD;USB3_1;FF9E0000;FF9EFFFF;1|LPD;USB3_0_XHCI;FE200000;FE2FFFFF;1|LPD;USB3_0;FF9D0000;FF9DFFFF;1|LPD;UART1;FF010000;FF01FFFF;1|LPD;UART0;FF000000;FF00FFFF;0|LPD;TTC3;FF140000;FF14FFFF;0|LPD;TTC2;FF130000;FF13FFFF;0|LPD;TTC1;FF120000;FF12FFFF;0|LPD;TTC0;FF110000;FF11FFFF;0|FPD;SWDT1;FD4D0000;FD4DFFFF;0|LPD;SWDT0;FF150000;FF15FFFF;0|LPD;SPI1;FF050000;FF05FFFF;1|LPD;SPI0;FF040000;FF04FFFF;1|FPD;SMMU_REG;FD5F0000;FD5FFFFF;1|FPD;SMMU;FD800000;FDFFFFFF;1|FPD;SIOU;FD3D0000;FD3DFFFF;1|FPD;SERDES;FD400000;FD47FFFF;1|LPD;SD1;FF170000;FF17FFFF;0|LPD;SD0;FF160000;FF16FFFF;1|FPD;SATA;FD0C0000;FD0CFFFF;0|LPD;RTC;FFA60000;FFA6FFFF;1|LPD;RSA_CORE;FFCE0000;FFCEFFFF;1|LPD;RPU;FF9A0000;FF9AFFFF;1|LPD;R5_TCM_RAM_GLOBAL;FFE00000;FFE3FFFF;1|LPD;R5_1_Instruction_Cache;FFEC0000;FFECFFFF;1|LPD;R5_1_Data_Cache;FFED0000;FFEDFFFF;1|LPD;R5_1_BTCM_GLOBAL;FFEB0000;FFEBFFFF;1|LPD;R5_1_ATCM_GLOBAL;FFE90000;FFE9FFFF;1|LPD;R5_0_Instruction_Cache;FFE40000;FFE4FFFF;1|LPD;R5_0_Data_Cache;FFE50000;FFE5FFFF;1|LPD;R5_0_BTCM_GLOBAL;FFE20000;FFE2FFFF;1|LPD;R5_0_ATCM_GLOBAL;FFE00000;FFE0FFFF;1|LPD;QSPI_Linear_Address;C0000000;DFFFFFFF;1|LPD;QSPI;FF0F0000;FF0FFFFF;0|LPD;PMU_RAM;FFDC0000;FFDDFFFF;1|LPD;PMU_GLOBAL;FFD80000;FFDBFFFF;1|FPD;PCIE_MAIN;FD0E0000;FD0EFFFF;0|FPD;PCIE_LOW;E0000000;EFFFFFFF;0|FPD;PCIE_HIGH2;8000000000;BFFFFFFFFF;0|FPD;PCIE_HIGH1;600000000;7FFFFFFFF;0|FPD;PCIE_DMA;FD0F0000;FD0FFFFF;0|FPD;PCIE_ATTRIB;FD480000;FD48FFFF;0|LPD;OCM_XMPU_CFG;FFA70000;FFA7FFFF;1|LPD;OCM_SLCR;FF960000;FF96FFFF;1|OCM;OCM;FFFC0000;FFFFFFFF;1|LPD;NAND;FF100000;FF10FFFF;0|LPD;MBISTJTAG;FFCF0000;FFCFFFFF;1|LPD;LPD_XPPU_SINK;FF9C0000;FF9CFFFF;1|LPD;LPD_XPPU;FF980000;FF98FFFF;1|LPD;LPD_SLCR_SECURE;FF4B0000;FF4DFFFF;1|LPD;LPD_SLCR;FF410000;FF4AFFFF;1|LPD;LPD_GPV;FE100000;FE1FFFFF;1|LPD;LPD_DMA_7;FFAF0000;FFAFFFFF;1|LPD;LPD_DMA_6;FFAE0000;FFAEFFFF;1|LPD;LPD_DMA_5;FFAD0000;FFADFFFF;1|LPD;LPD_DMA_4;FFAC0000;FFACFFFF;1|LPD;LPD_DMA_3;FFAB0000;FFABFFFF;1|LPD;LPD_DMA_2;FFAA0000;FFAAFFFF;1|LPD;LPD_DMA_1;FFA90000;FFA9FFFF;1|LPD;LPD_DMA_0;FFA80000;FFA8FFFF;1|LPD;IPI_CTRL;FF380000;FF3FFFFF;1|LPD;IOU_SLCR;FF180000;FF23FFFF;1|LPD;IOU_SECURE_SLCR;FF240000;FF24FFFF;1|LPD;IOU_SCNTRS;FF260000;FF26FFFF;1|LPD;IOU_SCNTR;FF250000;FF25FFFF;1|LPD;IOU_GPV;FE000000;FE0FFFFF;1|LPD;I2C1;FF030000;FF03FFFF;1|LPD;I2C0;FF020000;FF02FFFF;1|FPD;GPU;FD4B0000;FD4BFFFF;0|LPD;GPIO;FF0A0000;FF0AFFFF;1|LPD;GEM3;FF0E0000;FF0EFFFF;0|LPD;GEM2;FF0D0000;FF0DFFFF;0|LPD;GEM1;FF0C0000;FF0CFFFF;1|LPD;GEM0;FF0B0000;FF0BFFFF;0|FPD;FPD_XMPU_SINK;FD4F0000;FD4FFFFF;1|FPD;FPD_XMPU_CFG;FD5D0000;FD5DFFFF;1|FPD;FPD_SLCR_SECURE;FD690000;FD6CFFFF;1|FPD;FPD_SLCR;FD610000;FD68FFFF;1|FPD;FPD_DMA_CH7;FD570000;FD57FFFF;1|FPD;FPD_DMA_CH6;FD560000;FD56FFFF;1|FPD;FPD_DMA_CH5;FD550000;FD55FFFF;1|FPD;FPD_DMA_CH4;FD540000;FD54FFFF;1|FPD;FPD_DMA_CH3;FD530000;FD53FFFF;1|FPD;FPD_DMA_CH2;FD520000;FD52FFFF;1|FPD;FPD_DMA_CH1;FD510000;FD51FFFF;1|FPD;FPD_DMA_CH0;FD500000;FD50FFFF;1|LPD;EFUSE;FFCC0000;FFCCFFFF;1|FPD;Display Port;FD4A0000;FD4AFFFF;1|FPD;DPDMA;FD4C0000;FD4CFFFF;1|FPD;DDR_XMPU5_CFG;FD050000;FD05FFFF;1|FPD;DDR_XMPU4_CFG;FD040000;FD04FFFF;1|FPD;DDR_XMPU3_CFG;FD030000;FD03FFFF;1|FPD;DDR_XMPU2_CFG;FD020000;FD02FFFF;1|FPD;DDR_XMPU1_CFG;FD010000;FD01FFFF;1|FPD;DDR_XMPU0_CFG;FD000000;FD00FFFF;1|FPD;DDR_QOS_CTRL;FD090000;FD09FFFF;1|FPD;DDR_PHY;FD080000;FD08FFFF;1|DDR;DDR_LOW;0;7FFFFFFF;1|DDR;DDR_HIGH;800000000;97FFFFFFF;1|FPD;DDDR_CTRL;FD070000;FD070FFF;1|LPD;Coresight;FE800000;FEFFFFFF;1|LPD;CSU_DMA;FFC80000;FFC9FFFF;1|LPD;CSU;FFCA0000;FFCAFFFF;1|LPD;CRL_APB;FF5E0000;FF85FFFF;1|FPD;CRF_APB;FD1A0000;FD2DFFFF;1|FPD;CCI_REG;FD5E0000;FD5EFFFF;1|LPD;CAN1;FF070000;FF07FFFF;0|LPD;CAN0;FF060000;FF06FFFF;0|FPD;APU;FD5C0000;FD5CFFFF;1|LPD;APM_INTC_IOU;FFA20000;FFA2FFFF;1|LPD;APM_FPD_LPD;FFA30000;FFA3FFFF;1|FPD;APM_5;FD490000;FD49FFFF;1|FPD;APM_0;FD0B0000;FD0BFFFF;1|LPD;APM2;FFA10000;FFA1FFFF;1|LPD;APM1;FFA00000;FFA0FFFF;1|LPD;AMS;FFA50000;FFA5FFFF;1|FPD;AFI_5;FD3B0000;FD3BFFFF;1|FPD;AFI_4;FD3A0000;FD3AFFFF;1|FPD;AFI_3;FD390000;FD39FFFF;1|FPD;AFI_2;FD380000;FD38FFFF;1|FPD;AFI_1;FD370000;FD37FFFF;1|FPD;AFI_0;FD360000;FD36FFFF;1|LPD;AFIFM6;FF9B0000;FF9BFFFF;1|FPD;ACPU_GIC;F9010000;F907FFFF;1"/>
        <PARAMETER NAME="PSU__PROTECTION__PRESUBSYSTEMS" VALUE="NONE"/>
        <PARAMETER NAME="PSU__PROTECTION__ENABLE" VALUE="0"/>
        <PARAMETER NAME="PSU__DDR_SW_REFRESH_ENABLED" VALUE="1"/>
        <PARAMETER NAME="PSU__PROTECTION__LOCK_UNUSED_SEGMENTS" VALUE="0"/>
        <PARAMETER NAME="PSU__EP__IP" VALUE="0"/>
        <PARAMETER NAME="PSU__ACTUAL__IP" VALUE="1"/>
        <PARAMETER NAME="SUBPRESET1" VALUE="Custom"/>
        <PARAMETER NAME="SUBPRESET2" VALUE="Custom"/>
        <PARAMETER NAME="PSU_UIPARAM_GENERATE_SUMMARY" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PSU_MIO_TREE_PERIPHERALS" VALUE="SPI 0#SPI 0#SPI 0#SPI 0#SPI 0#SPI 0#SPI 1###SPI 1#SPI 1#SPI 1##SD 0#SD 0#SD 0#SD 0##I2C 0#I2C 0##SD 0#SD 0##SD 0#SD 0##DPAUX#DPAUX#DPAUX#DPAUX##UART 1#UART 1###I2C 1#I2C 1#Gem 1#Gem 1#Gem 1#Gem 1#Gem 1#Gem 1#Gem 1#Gem 1#Gem 1#Gem 1#Gem 1#Gem 1#MDIO 1#MDIO 1#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 1#USB 1#USB 1#USB 1#USB 1#USB 1#USB 1#USB 1#USB 1#USB 1#USB 1#USB 1##"/>
        <PARAMETER NAME="PSU_MIO_TREE_SIGNALS" VALUE="sclk_out#n_ss_out[2]#n_ss_out[1]#n_ss_out[0]#miso#mosi#sclk_out###n_ss_out[0]#miso#mosi##sdio0_data_out[0]#sdio0_data_out[1]#sdio0_data_out[2]#sdio0_data_out[3]##scl_out#sda_out##sdio0_cmd_out#sdio0_clk_out##sdio0_cd_n#sdio0_wp##dp_aux_data_out#dp_hot_plug_detect#dp_aux_data_oe#dp_aux_data_in##txd#rxd###scl_out#sda_out#rgmii_tx_clk#rgmii_txd[0]#rgmii_txd[1]#rgmii_txd[2]#rgmii_txd[3]#rgmii_tx_ctl#rgmii_rx_clk#rgmii_rxd[0]#rgmii_rxd[1]#rgmii_rxd[2]#rgmii_rxd[3]#rgmii_rx_ctl#gem1_mdc#gem1_mdio_out#ulpi_clk_in#ulpi_dir#ulpi_tx_data[2]#ulpi_nxt#ulpi_tx_data[0]#ulpi_tx_data[1]#ulpi_stp#ulpi_tx_data[3]#ulpi_tx_data[4]#ulpi_tx_data[5]#ulpi_tx_data[6]#ulpi_tx_data[7]#ulpi_clk_in#ulpi_dir#ulpi_tx_data[2]#ulpi_nxt#ulpi_tx_data[0]#ulpi_tx_data[1]#ulpi_stp#ulpi_tx_data[3]#ulpi_tx_data[4]#ulpi_tx_data[5]#ulpi_tx_data[6]#ulpi_tx_data[7]##"/>
        <PARAMETER NAME="PSU_PERIPHERAL_BOARD_PRESET"/>
        <PARAMETER NAME="PSU__NAND__PERIPHERAL__IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PSU__NAND__PERIPHERAL__ENABLE" VALUE="0"/>
        <PARAMETER NAME="PSU__NAND__READY_BUSY__ENABLE" VALUE="0"/>
        <PARAMETER NAME="PSU__NAND__READY0_BUSY__ENABLE" VALUE="0"/>
        <PARAMETER NAME="PSU__NAND__READY1_BUSY__ENABLE" VALUE="0"/>
        <PARAMETER NAME="PSU__NAND__READY_BUSY__IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PSU__NAND__READY0_BUSY__IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PSU__NAND__READY1_BUSY__IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PSU__NAND__CHIP_ENABLE__ENABLE" VALUE="0"/>
        <PARAMETER NAME="PSU__NAND__CHIP_ENABLE__IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PSU__NAND__DATA_STROBE__ENABLE" VALUE="0"/>
        <PARAMETER NAME="PSU__NAND__DATA_STROBE__IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PSU__PJTAG__PERIPHERAL__ENABLE" VALUE="0"/>
        <PARAMETER NAME="PSU__PJTAG__PERIPHERAL__IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PSU__PMU__AIBACK__ENABLE" VALUE="0"/>
        <PARAMETER NAME="PSU__PMU__PLERROR__ENABLE" VALUE="0"/>
        <PARAMETER NAME="PSU__PMU__PERIPHERAL__ENABLE" VALUE="0"/>
        <PARAMETER NAME="PSU__PMU__PERIPHERAL__IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PSU__PMU__EMIO_GPI__ENABLE" VALUE="0"/>
        <PARAMETER NAME="PSU__PMU__EMIO_GPO__ENABLE" VALUE="0"/>
        <PARAMETER NAME="PSU__PMU__GPI0__ENABLE" VALUE="0"/>
        <PARAMETER NAME="PSU__PMU__GPI1__ENABLE" VALUE="0"/>
        <PARAMETER NAME="PSU__PMU__GPI2__ENABLE" VALUE="0"/>
        <PARAMETER NAME="PSU__PMU__GPI3__ENABLE" VALUE="0"/>
        <PARAMETER NAME="PSU__PMU__GPI4__ENABLE" VALUE="0"/>
        <PARAMETER NAME="PSU__PMU__GPI5__ENABLE" VALUE="0"/>
        <PARAMETER NAME="PSU__PMU__GPO0__ENABLE" VALUE="0"/>
        <PARAMETER NAME="PSU__PMU__GPO1__ENABLE" VALUE="0"/>
        <PARAMETER NAME="PSU__PMU__GPO2__ENABLE" VALUE="0"/>
        <PARAMETER NAME="PSU__PMU__GPO3__ENABLE" VALUE="0"/>
        <PARAMETER NAME="PSU__PMU__GPO4__ENABLE" VALUE="0"/>
        <PARAMETER NAME="PSU__PMU__GPO5__ENABLE" VALUE="0"/>
        <PARAMETER NAME="PSU__PMU__GPI0__IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PSU__PMU__GPI1__IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PSU__PMU__GPI2__IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PSU__PMU__GPI3__IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PSU__PMU__GPI4__IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PSU__PMU__GPI5__IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PSU__PMU__GPO0__IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PSU__PMU__GPO1__IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PSU__PMU__GPO2__IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PSU__PMU__GPO3__IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PSU__PMU__GPO4__IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PSU__PMU__GPO5__IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PSU__PMU__GPO2__POLARITY" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PSU__PMU__GPO3__POLARITY" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PSU__PMU__GPO4__POLARITY" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PSU__PMU__GPO5__POLARITY" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PSU__CSU__PERIPHERAL__ENABLE" VALUE="0"/>
        <PARAMETER NAME="PSU__CSU__PERIPHERAL__IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PSU__QSPI__PERIPHERAL__ENABLE" VALUE="0"/>
        <PARAMETER NAME="PSU__QSPI__PERIPHERAL__IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PSU__QSPI__PERIPHERAL__MODE" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PSU__QSPI__PERIPHERAL__DATA_MODE" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PSU__QSPI__GRP_FBCLK__ENABLE" VALUE="0"/>
        <PARAMETER NAME="PSU__QSPI__GRP_FBCLK__IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PSU__SD0__PERIPHERAL__ENABLE" VALUE="1"/>
        <PARAMETER NAME="PSU__SD0__PERIPHERAL__IO" VALUE="MIO 13 .. 16 21 22"/>
        <PARAMETER NAME="PSU__SD0__GRP_CD__ENABLE" VALUE="1"/>
        <PARAMETER NAME="PSU__SD0__GRP_CD__IO" VALUE="MIO 24"/>
        <PARAMETER NAME="PSU__SD0__GRP_POW__ENABLE" VALUE="0"/>
        <PARAMETER NAME="PSU__SD0__GRP_POW__IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PSU__SD0__GRP_WP__ENABLE" VALUE="1"/>
        <PARAMETER NAME="PSU__SD0__GRP_WP__IO" VALUE="MIO 25"/>
        <PARAMETER NAME="PSU__SD0__SLOT_TYPE" VALUE="SD 2.0"/>
        <PARAMETER NAME="PSU__SD0__RESET__ENABLE" VALUE="0"/>
        <PARAMETER NAME="PSU__SD0__DATA_TRANSFER_MODE" VALUE="4Bit"/>
        <PARAMETER NAME="PSU__SD0__CLK_50_SDR_ITAP_DLY" VALUE="0x15"/>
        <PARAMETER NAME="PSU__SD0__CLK_50_SDR_OTAP_DLY" VALUE="0x5"/>
        <PARAMETER NAME="PSU__SD0__CLK_50_DDR_ITAP_DLY" VALUE="0x0"/>
        <PARAMETER NAME="PSU__SD0__CLK_50_DDR_OTAP_DLY" VALUE="0x0"/>
        <PARAMETER NAME="PSU__SD0__CLK_100_SDR_OTAP_DLY" VALUE="0x0"/>
        <PARAMETER NAME="PSU__SD0__CLK_200_SDR_OTAP_DLY" VALUE="0x0"/>
        <PARAMETER NAME="PSU__SD1__PERIPHERAL__ENABLE" VALUE="0"/>
        <PARAMETER NAME="PSU__SD1__PERIPHERAL__IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PSU__SD1__GRP_CD__ENABLE" VALUE="0"/>
        <PARAMETER NAME="PSU__SD1__GRP_CD__IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PSU__SD1__GRP_POW__ENABLE" VALUE="0"/>
        <PARAMETER NAME="PSU__SD1__GRP_POW__IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PSU__SD1__GRP_WP__ENABLE" VALUE="0"/>
        <PARAMETER NAME="PSU__SD1__GRP_WP__IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PSU__SD1__SLOT_TYPE" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PSU__SD1__RESET__ENABLE" VALUE="0"/>
        <PARAMETER NAME="PSU__SD1__DATA_TRANSFER_MODE" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PSU__SD1__CLK_50_SDR_ITAP_DLY" VALUE="0x15"/>
        <PARAMETER NAME="PSU__SD1__CLK_50_SDR_OTAP_DLY" VALUE="0x5"/>
        <PARAMETER NAME="PSU__SD1__CLK_50_DDR_ITAP_DLY" VALUE="0x3D"/>
        <PARAMETER NAME="PSU__SD1__CLK_50_DDR_OTAP_DLY" VALUE="0x4"/>
        <PARAMETER NAME="PSU__SD1__CLK_100_SDR_OTAP_DLY" VALUE="0x3"/>
        <PARAMETER NAME="PSU__SD1__CLK_200_SDR_OTAP_DLY" VALUE="0x3"/>
        <PARAMETER NAME="PSU__DEVICE_TYPE" VALUE="RFSOC"/>
        <PARAMETER NAME="PSU_SMC_CYCLE_T0" VALUE="NA"/>
        <PARAMETER NAME="PSU_SMC_CYCLE_T1" VALUE="NA"/>
        <PARAMETER NAME="PSU_SMC_CYCLE_T2" VALUE="NA"/>
        <PARAMETER NAME="PSU_SMC_CYCLE_T3" VALUE="NA"/>
        <PARAMETER NAME="PSU_SMC_CYCLE_T4" VALUE="NA"/>
        <PARAMETER NAME="PSU_SMC_CYCLE_T5" VALUE="NA"/>
        <PARAMETER NAME="PSU_SMC_CYCLE_T6" VALUE="NA"/>
        <PARAMETER NAME="PSU__SPI0__PERIPHERAL__ENABLE" VALUE="1"/>
        <PARAMETER NAME="PSU__SPI0__PERIPHERAL__IO" VALUE="MIO 0 .. 5"/>
        <PARAMETER NAME="PSU__SPI0__GRP_SS0__ENABLE" VALUE="1"/>
        <PARAMETER NAME="PSU__SPI0__GRP_SS0__IO" VALUE="MIO 3"/>
        <PARAMETER NAME="PSU__SPI0__GRP_SS1__ENABLE" VALUE="1"/>
        <PARAMETER NAME="PSU__SPI0__GRP_SS1__IO" VALUE="MIO 2"/>
        <PARAMETER NAME="PSU__SPI0__GRP_SS2__ENABLE" VALUE="1"/>
        <PARAMETER NAME="PSU__SPI0__GRP_SS2__IO" VALUE="MIO 1"/>
        <PARAMETER NAME="PSU__SPI1__PERIPHERAL__ENABLE" VALUE="1"/>
        <PARAMETER NAME="PSU__SPI1__PERIPHERAL__IO" VALUE="MIO 6 .. 11"/>
        <PARAMETER NAME="PSU__SPI1__GRP_SS0__ENABLE" VALUE="1"/>
        <PARAMETER NAME="PSU__SPI1__GRP_SS0__IO" VALUE="MIO 9"/>
        <PARAMETER NAME="PSU__SPI1__GRP_SS1__ENABLE" VALUE="0"/>
        <PARAMETER NAME="PSU__SPI1__GRP_SS1__IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PSU__SPI1__GRP_SS2__ENABLE" VALUE="0"/>
        <PARAMETER NAME="PSU__SPI1__GRP_SS2__IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PSU__SPI0_LOOP_SPI1__ENABLE" VALUE="0"/>
        <PARAMETER NAME="PSU__LPD_SLCR__CSUPMU_WDT_CLK_SEL__SELECT" VALUE="APB"/>
        <PARAMETER NAME="PSU__SWDT0__PERIPHERAL__ENABLE" VALUE="0"/>
        <PARAMETER NAME="PSU__SWDT0__CLOCK__ENABLE" VALUE="0"/>
        <PARAMETER NAME="PSU__SWDT0__RESET__ENABLE" VALUE="0"/>
        <PARAMETER NAME="PSU__SWDT0__PERIPHERAL__IO" VALUE="NA"/>
        <PARAMETER NAME="PSU__SWDT0__CLOCK__IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PSU__SWDT0__RESET__IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PSU__SWDT1__PERIPHERAL__ENABLE" VALUE="0"/>
        <PARAMETER NAME="PSU__SWDT1__CLOCK__ENABLE" VALUE="0"/>
        <PARAMETER NAME="PSU__SWDT1__RESET__ENABLE" VALUE="0"/>
        <PARAMETER NAME="PSU__SWDT1__PERIPHERAL__IO" VALUE="NA"/>
        <PARAMETER NAME="PSU__SWDT1__CLOCK__IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PSU__SWDT1__RESET__IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PSU__UART0__BAUD_RATE" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PSU__TRACE__PERIPHERAL__ENABLE" VALUE="0"/>
        <PARAMETER NAME="PSU__TRACE__PERIPHERAL__IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PSU__TRACE__WIDTH" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PSU__TRACE__INTERNAL_WIDTH" VALUE="32"/>
        <PARAMETER NAME="PSU_SD0_INTERNAL_BUS_WIDTH" VALUE="4"/>
        <PARAMETER NAME="PSU__TTC0__PERIPHERAL__ENABLE" VALUE="0"/>
        <PARAMETER NAME="PSU__TTC0__CLOCK__ENABLE" VALUE="0"/>
        <PARAMETER NAME="PSU__TTC0__WAVEOUT__ENABLE" VALUE="0"/>
        <PARAMETER NAME="PSU__TTC0__CLOCK__IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PSU__TTC0__WAVEOUT__IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PSU__TTC0__PERIPHERAL__IO" VALUE="NA"/>
        <PARAMETER NAME="PSU__TTC1__PERIPHERAL__ENABLE" VALUE="0"/>
        <PARAMETER NAME="PSU__TTC1__PERIPHERAL__IO" VALUE="NA"/>
        <PARAMETER NAME="PSU__UART1__BAUD_RATE" VALUE="115200"/>
        <PARAMETER NAME="PSU__TTC1__CLOCK__ENABLE" VALUE="0"/>
        <PARAMETER NAME="PSU__TTC1__WAVEOUT__ENABLE" VALUE="0"/>
        <PARAMETER NAME="PSU__TTC1__CLOCK__IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PSU__TTC1__WAVEOUT__IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PSU__TTC2__PERIPHERAL__ENABLE" VALUE="0"/>
        <PARAMETER NAME="PSU__TTC2__PERIPHERAL__IO" VALUE="NA"/>
        <PARAMETER NAME="PSU__TTC2__CLOCK__ENABLE" VALUE="0"/>
        <PARAMETER NAME="PSU__TTC2__WAVEOUT__ENABLE" VALUE="0"/>
        <PARAMETER NAME="PSU__TTC2__CLOCK__IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PSU__TTC2__WAVEOUT__IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PSU__TTC3__PERIPHERAL__ENABLE" VALUE="0"/>
        <PARAMETER NAME="PSU__TTC3__PERIPHERAL__IO" VALUE="NA"/>
        <PARAMETER NAME="PSU__TTC3__CLOCK__ENABLE" VALUE="0"/>
        <PARAMETER NAME="PSU__TTC3__WAVEOUT__ENABLE" VALUE="0"/>
        <PARAMETER NAME="PSU__TTC3__CLOCK__IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PSU__TTC3__WAVEOUT__IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PSU__CSUPMU__PERIPHERAL__VALID" VALUE="0"/>
        <PARAMETER NAME="PSU__DDRC__AL" VALUE="0"/>
        <PARAMETER NAME="PSU__DDRC__BANK_ADDR_COUNT" VALUE="2"/>
        <PARAMETER NAME="PSU__DDRC__BUS_WIDTH" VALUE="64 Bit"/>
        <PARAMETER NAME="PSU__DDRC__CL" VALUE="16"/>
        <PARAMETER NAME="PSU__DDRC__CLOCK_STOP_EN" VALUE="0"/>
        <PARAMETER NAME="PSU_DYNAMIC_DDR_CONFIG_EN" VALUE="0"/>
        <PARAMETER NAME="PSU__DDRC__COL_ADDR_COUNT" VALUE="10"/>
        <PARAMETER NAME="PSU__DDRC__RANK_ADDR_COUNT" VALUE="0"/>
        <PARAMETER NAME="PSU__DDRC__CWL" VALUE="12"/>
        <PARAMETER NAME="PSU__DDRC__BG_ADDR_COUNT" VALUE="1"/>
        <PARAMETER NAME="PSU__DDRC__DEVICE_CAPACITY" VALUE="16384 MBits"/>
        <PARAMETER NAME="PSU__DDRC__DRAM_WIDTH" VALUE="16 Bits"/>
        <PARAMETER NAME="PSU__DDRC__ECC" VALUE="Disabled"/>
        <PARAMETER NAME="PSU__DDRC__ECC_SCRUB" VALUE="0"/>
        <PARAMETER NAME="PSU__DDRC__ENABLE" VALUE="1"/>
        <PARAMETER NAME="PSU__DDRC__FREQ_MHZ" VALUE="1"/>
        <PARAMETER NAME="PSU__DDRC__HIGH_TEMP" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PSU__DDRC__MEMORY_TYPE" VALUE="DDR 4"/>
        <PARAMETER NAME="PSU__DDRC__PARTNO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PSU__DDRC__ROW_ADDR_COUNT" VALUE="17"/>
        <PARAMETER NAME="PSU__DDRC__SPEED_BIN" VALUE="DDR4_2400R"/>
        <PARAMETER NAME="PSU__DDRC__T_FAW" VALUE="30.0"/>
        <PARAMETER NAME="PSU__DDRC__T_RAS_MIN" VALUE="32.0"/>
        <PARAMETER NAME="PSU__DDRC__T_RC" VALUE="45.32"/>
        <PARAMETER NAME="PSU__DDRC__T_RCD" VALUE="16"/>
        <PARAMETER NAME="PSU__DDRC__T_RP" VALUE="16"/>
        <PARAMETER NAME="PSU__DDRC__TRAIN_DATA_EYE" VALUE="1"/>
        <PARAMETER NAME="PSU__DDRC__TRAIN_READ_GATE" VALUE="1"/>
        <PARAMETER NAME="PSU__DDRC__TRAIN_WRITE_LEVEL" VALUE="1"/>
        <PARAMETER NAME="PSU__DDRC__VREF" VALUE="1"/>
        <PARAMETER NAME="PSU__DDRC__VIDEO_BUFFER_SIZE" VALUE="0"/>
        <PARAMETER NAME="PSU__DDRC__BRC_MAPPING" VALUE="ROW_BANK_COL"/>
        <PARAMETER NAME="PSU__DDRC__DIMM_ADDR_MIRROR" VALUE="0"/>
        <PARAMETER NAME="PSU__DDRC__STATIC_RD_MODE" VALUE="0"/>
        <PARAMETER NAME="PSU__DDRC__DDR4_MAXPWR_SAVING_EN" VALUE="0"/>
        <PARAMETER NAME="PSU__DDRC__PWR_DOWN_EN" VALUE="0"/>
        <PARAMETER NAME="PSU__DDRC__DEEP_PWR_DOWN_EN" VALUE="0"/>
        <PARAMETER NAME="PSU__DDRC__PLL_BYPASS" VALUE="0"/>
        <PARAMETER NAME="PSU__DDRC__DDR4_T_REF_MODE" VALUE="0"/>
        <PARAMETER NAME="PSU__DDRC__DDR4_T_REF_RANGE" VALUE="Normal (0-85)"/>
        <PARAMETER NAME="PSU__DDRC__DDR3_T_REF_RANGE" VALUE="NA"/>
        <PARAMETER NAME="PSU__DDRC__DDR3L_T_REF_RANGE" VALUE="NA"/>
        <PARAMETER NAME="PSU__DDRC__LPDDR3_T_REF_RANGE" VALUE="NA"/>
        <PARAMETER NAME="PSU__DDRC__LPDDR4_T_REF_RANGE" VALUE="NA"/>
        <PARAMETER NAME="PSU__DDRC__PHY_DBI_MODE" VALUE="0"/>
        <PARAMETER NAME="PSU__DDRC__DM_DBI" VALUE="DM_NO_DBI"/>
        <PARAMETER NAME="PSU__DDRC__COMPONENTS" VALUE="Components"/>
        <PARAMETER NAME="PSU__DDRC__PARITY_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PSU__DDRC__DDR4_CAL_MODE_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PSU__DDRC__DDR4_CRC_CONTROL" VALUE="0"/>
        <PARAMETER NAME="PSU__DDRC__FGRM" VALUE="1X"/>
        <PARAMETER NAME="PSU__DDRC__VENDOR_PART" VALUE="OTHERS"/>
        <PARAMETER NAME="PSU__DDRC__SB_TARGET" VALUE="16-16-16"/>
        <PARAMETER NAME="PSU__DDRC__LP_ASR" VALUE="manual normal"/>
        <PARAMETER NAME="PSU__DDRC__DDR4_ADDR_MAPPING" VALUE="1"/>
        <PARAMETER NAME="PSU__DDRC__SELF_REF_ABORT" VALUE="0"/>
        <PARAMETER NAME="PSU__DDRC__DERATE_INT_D" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PSU__DDRC__ADDR_MIRROR" VALUE="0"/>
        <PARAMETER NAME="PSU__DDRC__EN_2ND_CLK" VALUE="0"/>
        <PARAMETER NAME="PSU__DDRC__LPDDR3_DUALRANK_SDP" VALUE="0"/>
        <PARAMETER NAME="PSU__DDRC__PER_BANK_REFRESH" VALUE="0"/>
        <PARAMETER NAME="PSU__DDRC__ENABLE_DP_SWITCH" VALUE="0"/>
        <PARAMETER NAME="PSU__DDRC__ENABLE_LP4_SLOWBOOT" VALUE="0"/>
        <PARAMETER NAME="PSU__DDRC__ENABLE_LP4_HAS_ECC_COMP" VALUE="0"/>
        <PARAMETER NAME="PSU__DDRC__ENABLE_2T_TIMING" VALUE="0"/>
        <PARAMETER NAME="PSU__DDRC__RD_DQS_CENTER" VALUE="0"/>
        <PARAMETER NAME="PSU__DDRC__DQMAP_0_3" VALUE="0"/>
        <PARAMETER NAME="PSU__DDRC__DQMAP_4_7" VALUE="0"/>
        <PARAMETER NAME="PSU__DDRC__DQMAP_8_11" VALUE="0"/>
        <PARAMETER NAME="PSU__DDRC__DQMAP_12_15" VALUE="0"/>
        <PARAMETER NAME="PSU__DDRC__DQMAP_16_19" VALUE="0"/>
        <PARAMETER NAME="PSU__DDRC__DQMAP_20_23" VALUE="0"/>
        <PARAMETER NAME="PSU__DDRC__DQMAP_24_27" VALUE="0"/>
        <PARAMETER NAME="PSU__DDRC__DQMAP_28_31" VALUE="0"/>
        <PARAMETER NAME="PSU__DDRC__DQMAP_32_35" VALUE="0"/>
        <PARAMETER NAME="PSU__DDRC__DQMAP_36_39" VALUE="0"/>
        <PARAMETER NAME="PSU__DDRC__DQMAP_40_43" VALUE="0"/>
        <PARAMETER NAME="PSU__DDRC__DQMAP_44_47" VALUE="0"/>
        <PARAMETER NAME="PSU__DDRC__DQMAP_48_51" VALUE="0"/>
        <PARAMETER NAME="PSU__DDRC__DQMAP_52_55" VALUE="0"/>
        <PARAMETER NAME="PSU__DDRC__DQMAP_56_59" VALUE="0"/>
        <PARAMETER NAME="PSU__DDRC__DQMAP_60_63" VALUE="0"/>
        <PARAMETER NAME="PSU__DDRC__DQMAP_64_67" VALUE="0"/>
        <PARAMETER NAME="PSU__DDRC__DQMAP_68_71" VALUE="0"/>
        <PARAMETER NAME="PSU_DDR_RAM_HIGHADDR" VALUE="0x1FFFFFFFF"/>
        <PARAMETER NAME="PSU_DDR_RAM_HIGHADDR_OFFSET" VALUE="0x800000000"/>
        <PARAMETER NAME="PSU_DDR_RAM_LOWADDR_OFFSET" VALUE="0x80000000"/>
        <PARAMETER NAME="PSU__DDR_QOS_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PSU__DDR_QOS_PORT0_TYPE" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PSU__DDR_QOS_PORT1_VN1_TYPE" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PSU__DDR_QOS_PORT1_VN2_TYPE" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PSU__DDR_QOS_PORT2_VN1_TYPE" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PSU__DDR_QOS_PORT2_VN2_TYPE" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PSU__DDR_QOS_PORT3_TYPE" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PSU__DDR_QOS_PORT4_TYPE" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PSU__DDR_QOS_PORT5_TYPE" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PSU__DDR_QOS_RD_LPR_THRSHLD"/>
        <PARAMETER NAME="PSU__DDR_QOS_RD_HPR_THRSHLD"/>
        <PARAMETER NAME="PSU__DDR_QOS_WR_THRSHLD"/>
        <PARAMETER NAME="PSU__DDR_QOS_HP0_RDQOS"/>
        <PARAMETER NAME="PSU__DDR_QOS_HP0_WRQOS"/>
        <PARAMETER NAME="PSU__DDR_QOS_HP1_RDQOS"/>
        <PARAMETER NAME="PSU__DDR_QOS_HP1_WRQOS"/>
        <PARAMETER NAME="PSU__DDR_QOS_HP2_RDQOS"/>
        <PARAMETER NAME="PSU__DDR_QOS_HP2_WRQOS"/>
        <PARAMETER NAME="PSU__DDR_QOS_HP3_RDQOS"/>
        <PARAMETER NAME="PSU__DDR_QOS_HP3_WRQOS"/>
        <PARAMETER NAME="PSU__DDR_QOS_FIX_HP0_RDQOS"/>
        <PARAMETER NAME="PSU__DDR_QOS_FIX_HP0_WRQOS"/>
        <PARAMETER NAME="PSU__DDR_QOS_FIX_HP1_RDQOS"/>
        <PARAMETER NAME="PSU__DDR_QOS_FIX_HP1_WRQOS"/>
        <PARAMETER NAME="PSU__DDR_QOS_FIX_HP2_RDQOS"/>
        <PARAMETER NAME="PSU__DDR_QOS_FIX_HP2_WRQOS"/>
        <PARAMETER NAME="PSU__DDR_QOS_FIX_HP3_RDQOS"/>
        <PARAMETER NAME="PSU__DDR_QOS_FIX_HP3_WRQOS"/>
        <PARAMETER NAME="PSU__OVERRIDE_HPX_QOS" VALUE="0"/>
        <PARAMETER NAME="PSU__FP__POWER__ON" VALUE="1"/>
        <PARAMETER NAME="PSU__PL__POWER__ON" VALUE="1"/>
        <PARAMETER NAME="PSU__OCM_BANK0__POWER__ON" VALUE="1"/>
        <PARAMETER NAME="PSU__OCM_BANK1__POWER__ON" VALUE="1"/>
        <PARAMETER NAME="PSU__OCM_BANK2__POWER__ON" VALUE="1"/>
        <PARAMETER NAME="PSU__OCM_BANK3__POWER__ON" VALUE="1"/>
        <PARAMETER NAME="PSU__TCM0A__POWER__ON" VALUE="1"/>
        <PARAMETER NAME="PSU__TCM0B__POWER__ON" VALUE="1"/>
        <PARAMETER NAME="PSU__TCM1A__POWER__ON" VALUE="1"/>
        <PARAMETER NAME="PSU__TCM1B__POWER__ON" VALUE="1"/>
        <PARAMETER NAME="PSU__RPU__POWER__ON" VALUE="1"/>
        <PARAMETER NAME="PSU__L2_BANK0__POWER__ON" VALUE="1"/>
        <PARAMETER NAME="PSU__GPU_PP0__POWER__ON" VALUE="0"/>
        <PARAMETER NAME="PSU__GPU_PP1__POWER__ON" VALUE="0"/>
        <PARAMETER NAME="PSU__ACPU0__POWER__ON" VALUE="1"/>
        <PARAMETER NAME="PSU__ACPU1__POWER__ON" VALUE="1"/>
        <PARAMETER NAME="PSU__ACPU2__POWER__ON" VALUE="1"/>
        <PARAMETER NAME="PSU__ACPU3__POWER__ON" VALUE="1"/>
        <PARAMETER NAME="PSU__UART0__PERIPHERAL__ENABLE" VALUE="0"/>
        <PARAMETER NAME="PSU__UART0__PERIPHERAL__IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PSU__UART0__MODEM__ENABLE" VALUE="0"/>
        <PARAMETER NAME="PSU__UART1__PERIPHERAL__ENABLE" VALUE="1"/>
        <PARAMETER NAME="PSU__UART1__PERIPHERAL__IO" VALUE="MIO 32 .. 33"/>
        <PARAMETER NAME="PSU__UART1__MODEM__ENABLE" VALUE="0"/>
        <PARAMETER NAME="PSU__UART0_LOOP_UART1__ENABLE" VALUE="0"/>
        <PARAMETER NAME="PSU__USB0__PERIPHERAL__ENABLE" VALUE="1"/>
        <PARAMETER NAME="PSU__USB0__PERIPHERAL__IO" VALUE="MIO 52 .. 63"/>
        <PARAMETER NAME="PSU__USB0__RESET__ENABLE" VALUE="0"/>
        <PARAMETER NAME="PSU__USB0__RESET__IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PSU__USB__RESET__MODE" VALUE="Boot Pin"/>
        <PARAMETER NAME="PSU__USB__RESET__POLARITY" VALUE="Active Low"/>
        <PARAMETER NAME="PSU__USB1__PERIPHERAL__ENABLE" VALUE="1"/>
        <PARAMETER NAME="PSU__USB1__PERIPHERAL__IO" VALUE="MIO 64 .. 75"/>
        <PARAMETER NAME="PSU__USB1__RESET__ENABLE" VALUE="0"/>
        <PARAMETER NAME="PSU__USB1__RESET__IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PSU__USB3_0__PERIPHERAL__ENABLE" VALUE="1"/>
        <PARAMETER NAME="PSU__USB3_0__PERIPHERAL__IO" VALUE="GT Lane2"/>
        <PARAMETER NAME="PSU__USB3_1__PERIPHERAL__ENABLE" VALUE="1"/>
        <PARAMETER NAME="PSU__USB3_1__PERIPHERAL__IO" VALUE="GT Lane3"/>
        <PARAMETER NAME="PSU__USB3_0__EMIO__ENABLE" VALUE="0"/>
        <PARAMETER NAME="PSU__USB2_0__EMIO__ENABLE" VALUE="0"/>
        <PARAMETER NAME="PSU__USB3_1__EMIO__ENABLE" VALUE="0"/>
        <PARAMETER NAME="PSU__USB2_1__EMIO__ENABLE" VALUE="0"/>
        <PARAMETER NAME="PSU__USE__USB3_0_HUB" VALUE="0"/>
        <PARAMETER NAME="PSU__USE__USB3_1_HUB" VALUE="0"/>
        <PARAMETER NAME="PSU__USE__ADMA" VALUE="0"/>
        <PARAMETER NAME="PSU__USE__M_AXI_GP0" VALUE="1"/>
        <PARAMETER NAME="PSU__M_AXI_GP0_SUPPORTS_NARROW_BURST" VALUE="1"/>
        <PARAMETER NAME="PSU__MAXIGP0__DATA_WIDTH" VALUE="128"/>
        <PARAMETER NAME="PSU__USE__M_AXI_GP1" VALUE="1"/>
        <PARAMETER NAME="PSU__M_AXI_GP1_SUPPORTS_NARROW_BURST" VALUE="1"/>
        <PARAMETER NAME="PSU__MAXIGP1__DATA_WIDTH" VALUE="128"/>
        <PARAMETER NAME="PSU__USE__M_AXI_GP2" VALUE="0"/>
        <PARAMETER NAME="PSU__M_AXI_GP2_SUPPORTS_NARROW_BURST" VALUE="1"/>
        <PARAMETER NAME="PSU__MAXIGP2__DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="PSU__USE__S_AXI_ACP" VALUE="0"/>
        <PARAMETER NAME="PSU__USE__S_AXI_GP0" VALUE="0"/>
        <PARAMETER NAME="PSU__USE_DIFF_RW_CLK_GP0" VALUE="0"/>
        <PARAMETER NAME="PSU__SAXIGP0__DATA_WIDTH" VALUE="128"/>
        <PARAMETER NAME="PSU__USE__S_AXI_GP1" VALUE="0"/>
        <PARAMETER NAME="PSU__USE_DIFF_RW_CLK_GP1" VALUE="0"/>
        <PARAMETER NAME="PSU__SAXIGP1__DATA_WIDTH" VALUE="128"/>
        <PARAMETER NAME="PSU__USE__S_AXI_GP2" VALUE="0"/>
        <PARAMETER NAME="PSU__USE_DIFF_RW_CLK_GP2" VALUE="0"/>
        <PARAMETER NAME="PSU__SAXIGP2__DATA_WIDTH" VALUE="128"/>
        <PARAMETER NAME="PSU__USE__S_AXI_GP3" VALUE="0"/>
        <PARAMETER NAME="PSU__USE_DIFF_RW_CLK_GP3" VALUE="0"/>
        <PARAMETER NAME="PSU__SAXIGP3__DATA_WIDTH" VALUE="128"/>
        <PARAMETER NAME="PSU__USE__S_AXI_GP4" VALUE="1"/>
        <PARAMETER NAME="PSU__USE_DIFF_RW_CLK_GP4" VALUE="0"/>
        <PARAMETER NAME="PSU__SAXIGP4__DATA_WIDTH" VALUE="128"/>
        <PARAMETER NAME="PSU__USE__S_AXI_GP5" VALUE="0"/>
        <PARAMETER NAME="PSU__USE_DIFF_RW_CLK_GP5" VALUE="0"/>
        <PARAMETER NAME="PSU__SAXIGP5__DATA_WIDTH" VALUE="128"/>
        <PARAMETER NAME="PSU__USE__S_AXI_GP6" VALUE="0"/>
        <PARAMETER NAME="PSU__USE_DIFF_RW_CLK_GP6" VALUE="0"/>
        <PARAMETER NAME="PSU__SAXIGP6__DATA_WIDTH" VALUE="128"/>
        <PARAMETER NAME="PSU__USE__S_AXI_ACE" VALUE="0"/>
        <PARAMETER NAME="PSU__TRACE_PIPELINE_WIDTH" VALUE="8"/>
        <PARAMETER NAME="PSU__EN_EMIO_TRACE" VALUE="0"/>
        <PARAMETER NAME="PSU__USE__AUDIO" VALUE="0"/>
        <PARAMETER NAME="PSU__USE__VIDEO" VALUE="0"/>
        <PARAMETER NAME="PSU__USE__PROC_EVENT_BUS" VALUE="0"/>
        <PARAMETER NAME="PSU__USE__FTM" VALUE="0"/>
        <PARAMETER NAME="PSU__USE__CROSS_TRIGGER" VALUE="0"/>
        <PARAMETER NAME="PSU__FTM__CTI_IN_0" VALUE="0"/>
        <PARAMETER NAME="PSU__FTM__CTI_IN_1" VALUE="0"/>
        <PARAMETER NAME="PSU__FTM__CTI_IN_2" VALUE="0"/>
        <PARAMETER NAME="PSU__FTM__CTI_IN_3" VALUE="0"/>
        <PARAMETER NAME="PSU__FTM__CTI_OUT_0" VALUE="0"/>
        <PARAMETER NAME="PSU__FTM__CTI_OUT_1" VALUE="0"/>
        <PARAMETER NAME="PSU__FTM__CTI_OUT_2" VALUE="0"/>
        <PARAMETER NAME="PSU__FTM__CTI_OUT_3" VALUE="0"/>
        <PARAMETER NAME="PSU__FTM__GPO" VALUE="0"/>
        <PARAMETER NAME="PSU__FTM__GPI" VALUE="0"/>
        <PARAMETER NAME="PSU__USE__GDMA" VALUE="0"/>
        <PARAMETER NAME="PSU__USE__IRQ" VALUE="0"/>
        <PARAMETER NAME="PSU__USE__IRQ0" VALUE="1"/>
        <PARAMETER NAME="PSU__USE__IRQ1" VALUE="0"/>
        <PARAMETER NAME="PSU__USE__CLK0" VALUE="0"/>
        <PARAMETER NAME="PSU__USE__CLK1" VALUE="0"/>
        <PARAMETER NAME="PSU__USE__CLK2" VALUE="0"/>
        <PARAMETER NAME="PSU__USE__CLK3" VALUE="0"/>
        <PARAMETER NAME="PSU__USE__RST0" VALUE="0"/>
        <PARAMETER NAME="PSU__USE__RST1" VALUE="0"/>
        <PARAMETER NAME="PSU__USE__RST2" VALUE="0"/>
        <PARAMETER NAME="PSU__USE__RST3" VALUE="0"/>
        <PARAMETER NAME="PSU__USE__FABRIC__RST" VALUE="1"/>
        <PARAMETER NAME="PSU__USE__RTC" VALUE="0"/>
        <PARAMETER NAME="PSU__PRESET_APPLIED" VALUE="1"/>
        <PARAMETER NAME="PSU__USE__EVENT_RPU" VALUE="0"/>
        <PARAMETER NAME="PSU__USE__APU_LEGACY_INTERRUPT" VALUE="0"/>
        <PARAMETER NAME="PSU__USE__RPU_LEGACY_INTERRUPT" VALUE="0"/>
        <PARAMETER NAME="PSU__USE__STM" VALUE="0"/>
        <PARAMETER NAME="PSU__USE__DEBUG__TEST" VALUE="0"/>
        <PARAMETER NAME="PSU__HIGH_ADDRESS__ENABLE" VALUE="1"/>
        <PARAMETER NAME="PSU__DDR_HIGH_ADDRESS_GUI_ENABLE" VALUE="1"/>
        <PARAMETER NAME="PSU__EXPAND__LOWER_LPS_SLAVES" VALUE="0"/>
        <PARAMETER NAME="PSU__EXPAND__CORESIGHT" VALUE="0"/>
        <PARAMETER NAME="PSU__EXPAND__GIC" VALUE="0"/>
        <PARAMETER NAME="PSU__EXPAND__FPD_SLAVES" VALUE="0"/>
        <PARAMETER NAME="PSU__EXPAND__UPPER_LPS_SLAVES" VALUE="0"/>
        <PARAMETER NAME="PSU_MIO_0_PULLUPDOWN" VALUE="pullup"/>
        <PARAMETER NAME="PSU_MIO_0_DRIVE_STRENGTH" VALUE="12"/>
        <PARAMETER NAME="PSU_MIO_0_POLARITY" VALUE="Default"/>
        <PARAMETER NAME="PSU_MIO_0_INPUT_TYPE" VALUE="cmos"/>
        <PARAMETER NAME="PSU_MIO_0_SLEW" VALUE="fast"/>
        <PARAMETER NAME="PSU_MIO_0_DIRECTION" VALUE="inout"/>
        <PARAMETER NAME="PSU_MIO_1_PULLUPDOWN" VALUE="pullup"/>
        <PARAMETER NAME="PSU_MIO_1_DRIVE_STRENGTH" VALUE="12"/>
        <PARAMETER NAME="PSU_MIO_1_POLARITY" VALUE="Default"/>
        <PARAMETER NAME="PSU_MIO_1_INPUT_TYPE" VALUE="cmos"/>
        <PARAMETER NAME="PSU_MIO_1_SLEW" VALUE="fast"/>
        <PARAMETER NAME="PSU_MIO_1_DIRECTION" VALUE="out"/>
        <PARAMETER NAME="PSU_MIO_2_PULLUPDOWN" VALUE="pullup"/>
        <PARAMETER NAME="PSU_MIO_2_DRIVE_STRENGTH" VALUE="12"/>
        <PARAMETER NAME="PSU_MIO_2_POLARITY" VALUE="Default"/>
        <PARAMETER NAME="PSU_MIO_2_INPUT_TYPE" VALUE="cmos"/>
        <PARAMETER NAME="PSU_MIO_2_SLEW" VALUE="fast"/>
        <PARAMETER NAME="PSU_MIO_2_DIRECTION" VALUE="out"/>
        <PARAMETER NAME="PSU_MIO_3_PULLUPDOWN" VALUE="pullup"/>
        <PARAMETER NAME="PSU_MIO_3_DRIVE_STRENGTH" VALUE="12"/>
        <PARAMETER NAME="PSU_MIO_3_POLARITY" VALUE="Default"/>
        <PARAMETER NAME="PSU_MIO_3_INPUT_TYPE" VALUE="cmos"/>
        <PARAMETER NAME="PSU_MIO_3_SLEW" VALUE="fast"/>
        <PARAMETER NAME="PSU_MIO_3_DIRECTION" VALUE="inout"/>
        <PARAMETER NAME="PSU_MIO_4_PULLUPDOWN" VALUE="pullup"/>
        <PARAMETER NAME="PSU_MIO_4_DRIVE_STRENGTH" VALUE="12"/>
        <PARAMETER NAME="PSU_MIO_4_POLARITY" VALUE="Default"/>
        <PARAMETER NAME="PSU_MIO_4_INPUT_TYPE" VALUE="cmos"/>
        <PARAMETER NAME="PSU_MIO_4_SLEW" VALUE="fast"/>
        <PARAMETER NAME="PSU_MIO_4_DIRECTION" VALUE="inout"/>
        <PARAMETER NAME="PSU_MIO_5_PULLUPDOWN" VALUE="pullup"/>
        <PARAMETER NAME="PSU_MIO_5_DRIVE_STRENGTH" VALUE="12"/>
        <PARAMETER NAME="PSU_MIO_5_POLARITY" VALUE="Default"/>
        <PARAMETER NAME="PSU_MIO_5_INPUT_TYPE" VALUE="cmos"/>
        <PARAMETER NAME="PSU_MIO_5_SLEW" VALUE="fast"/>
        <PARAMETER NAME="PSU_MIO_5_DIRECTION" VALUE="inout"/>
        <PARAMETER NAME="PSU_MIO_6_PULLUPDOWN" VALUE="pullup"/>
        <PARAMETER NAME="PSU_MIO_6_DRIVE_STRENGTH" VALUE="12"/>
        <PARAMETER NAME="PSU_MIO_6_POLARITY" VALUE="Default"/>
        <PARAMETER NAME="PSU_MIO_6_INPUT_TYPE" VALUE="cmos"/>
        <PARAMETER NAME="PSU_MIO_6_SLEW" VALUE="fast"/>
        <PARAMETER NAME="PSU_MIO_6_DIRECTION" VALUE="inout"/>
        <PARAMETER NAME="PSU_MIO_7_PULLUPDOWN" VALUE="pullup"/>
        <PARAMETER NAME="PSU_MIO_7_DRIVE_STRENGTH" VALUE="12"/>
        <PARAMETER NAME="PSU_MIO_7_POLARITY" VALUE="Default"/>
        <PARAMETER NAME="PSU_MIO_7_INPUT_TYPE" VALUE="cmos"/>
        <PARAMETER NAME="PSU_MIO_7_SLEW" VALUE="fast"/>
        <PARAMETER NAME="PSU_MIO_7_DIRECTION" VALUE="inout"/>
        <PARAMETER NAME="PSU_MIO_8_PULLUPDOWN" VALUE="pullup"/>
        <PARAMETER NAME="PSU_MIO_8_DRIVE_STRENGTH" VALUE="12"/>
        <PARAMETER NAME="PSU_MIO_8_POLARITY" VALUE="Default"/>
        <PARAMETER NAME="PSU_MIO_8_INPUT_TYPE" VALUE="cmos"/>
        <PARAMETER NAME="PSU_MIO_8_SLEW" VALUE="fast"/>
        <PARAMETER NAME="PSU_MIO_8_DIRECTION" VALUE="inout"/>
        <PARAMETER NAME="PSU_MIO_9_PULLUPDOWN" VALUE="pullup"/>
        <PARAMETER NAME="PSU_MIO_9_DRIVE_STRENGTH" VALUE="12"/>
        <PARAMETER NAME="PSU_MIO_9_POLARITY" VALUE="Default"/>
        <PARAMETER NAME="PSU_MIO_9_INPUT_TYPE" VALUE="cmos"/>
        <PARAMETER NAME="PSU_MIO_9_SLEW" VALUE="fast"/>
        <PARAMETER NAME="PSU_MIO_9_DIRECTION" VALUE="inout"/>
        <PARAMETER NAME="PSU_MIO_10_PULLUPDOWN" VALUE="pullup"/>
        <PARAMETER NAME="PSU_MIO_10_DRIVE_STRENGTH" VALUE="12"/>
        <PARAMETER NAME="PSU_MIO_10_POLARITY" VALUE="Default"/>
        <PARAMETER NAME="PSU_MIO_10_INPUT_TYPE" VALUE="cmos"/>
        <PARAMETER NAME="PSU_MIO_10_SLEW" VALUE="fast"/>
        <PARAMETER NAME="PSU_MIO_10_DIRECTION" VALUE="inout"/>
        <PARAMETER NAME="PSU_MIO_11_PULLUPDOWN" VALUE="pullup"/>
        <PARAMETER NAME="PSU_MIO_11_DRIVE_STRENGTH" VALUE="12"/>
        <PARAMETER NAME="PSU_MIO_11_POLARITY" VALUE="Default"/>
        <PARAMETER NAME="PSU_MIO_11_INPUT_TYPE" VALUE="cmos"/>
        <PARAMETER NAME="PSU_MIO_11_SLEW" VALUE="fast"/>
        <PARAMETER NAME="PSU_MIO_11_DIRECTION" VALUE="inout"/>
        <PARAMETER NAME="PSU_MIO_12_PULLUPDOWN" VALUE="pullup"/>
        <PARAMETER NAME="PSU_MIO_12_DRIVE_STRENGTH" VALUE="12"/>
        <PARAMETER NAME="PSU_MIO_12_POLARITY" VALUE="Default"/>
        <PARAMETER NAME="PSU_MIO_12_INPUT_TYPE" VALUE="cmos"/>
        <PARAMETER NAME="PSU_MIO_12_SLEW" VALUE="fast"/>
        <PARAMETER NAME="PSU_MIO_12_DIRECTION" VALUE="inout"/>
        <PARAMETER NAME="PSU_MIO_13_PULLUPDOWN" VALUE="pullup"/>
        <PARAMETER NAME="PSU_MIO_13_DRIVE_STRENGTH" VALUE="12"/>
        <PARAMETER NAME="PSU_MIO_13_POLARITY" VALUE="Default"/>
        <PARAMETER NAME="PSU_MIO_13_INPUT_TYPE" VALUE="cmos"/>
        <PARAMETER NAME="PSU_MIO_13_SLEW" VALUE="fast"/>
        <PARAMETER NAME="PSU_MIO_13_DIRECTION" VALUE="inout"/>
        <PARAMETER NAME="PSU_MIO_14_PULLUPDOWN" VALUE="pullup"/>
        <PARAMETER NAME="PSU_MIO_14_DRIVE_STRENGTH" VALUE="12"/>
        <PARAMETER NAME="PSU_MIO_14_POLARITY" VALUE="Default"/>
        <PARAMETER NAME="PSU_MIO_14_INPUT_TYPE" VALUE="cmos"/>
        <PARAMETER NAME="PSU_MIO_14_SLEW" VALUE="fast"/>
        <PARAMETER NAME="PSU_MIO_14_DIRECTION" VALUE="inout"/>
        <PARAMETER NAME="PSU_MIO_15_PULLUPDOWN" VALUE="pullup"/>
        <PARAMETER NAME="PSU_MIO_15_DRIVE_STRENGTH" VALUE="12"/>
        <PARAMETER NAME="PSU_MIO_15_POLARITY" VALUE="Default"/>
        <PARAMETER NAME="PSU_MIO_15_INPUT_TYPE" VALUE="cmos"/>
        <PARAMETER NAME="PSU_MIO_15_SLEW" VALUE="fast"/>
        <PARAMETER NAME="PSU_MIO_15_DIRECTION" VALUE="inout"/>
        <PARAMETER NAME="PSU_MIO_16_PULLUPDOWN" VALUE="pullup"/>
        <PARAMETER NAME="PSU_MIO_16_DRIVE_STRENGTH" VALUE="12"/>
        <PARAMETER NAME="PSU_MIO_16_POLARITY" VALUE="Default"/>
        <PARAMETER NAME="PSU_MIO_16_INPUT_TYPE" VALUE="cmos"/>
        <PARAMETER NAME="PSU_MIO_16_SLEW" VALUE="fast"/>
        <PARAMETER NAME="PSU_MIO_16_DIRECTION" VALUE="inout"/>
        <PARAMETER NAME="PSU_MIO_17_PULLUPDOWN" VALUE="pullup"/>
        <PARAMETER NAME="PSU_MIO_17_DRIVE_STRENGTH" VALUE="12"/>
        <PARAMETER NAME="PSU_MIO_17_POLARITY" VALUE="Default"/>
        <PARAMETER NAME="PSU_MIO_17_INPUT_TYPE" VALUE="cmos"/>
        <PARAMETER NAME="PSU_MIO_17_SLEW" VALUE="fast"/>
        <PARAMETER NAME="PSU_MIO_17_DIRECTION" VALUE="inout"/>
        <PARAMETER NAME="PSU_MIO_18_PULLUPDOWN" VALUE="pullup"/>
        <PARAMETER NAME="PSU_MIO_18_DRIVE_STRENGTH" VALUE="12"/>
        <PARAMETER NAME="PSU_MIO_18_POLARITY" VALUE="Default"/>
        <PARAMETER NAME="PSU_MIO_18_INPUT_TYPE" VALUE="cmos"/>
        <PARAMETER NAME="PSU_MIO_18_SLEW" VALUE="fast"/>
        <PARAMETER NAME="PSU_MIO_18_DIRECTION" VALUE="inout"/>
        <PARAMETER NAME="PSU_MIO_19_PULLUPDOWN" VALUE="pullup"/>
        <PARAMETER NAME="PSU_MIO_19_DRIVE_STRENGTH" VALUE="12"/>
        <PARAMETER NAME="PSU_MIO_19_POLARITY" VALUE="Default"/>
        <PARAMETER NAME="PSU_MIO_19_INPUT_TYPE" VALUE="cmos"/>
        <PARAMETER NAME="PSU_MIO_19_SLEW" VALUE="fast"/>
        <PARAMETER NAME="PSU_MIO_19_DIRECTION" VALUE="inout"/>
        <PARAMETER NAME="PSU_MIO_20_PULLUPDOWN" VALUE="pullup"/>
        <PARAMETER NAME="PSU_MIO_20_DRIVE_STRENGTH" VALUE="12"/>
        <PARAMETER NAME="PSU_MIO_20_POLARITY" VALUE="Default"/>
        <PARAMETER NAME="PSU_MIO_20_INPUT_TYPE" VALUE="cmos"/>
        <PARAMETER NAME="PSU_MIO_20_SLEW" VALUE="fast"/>
        <PARAMETER NAME="PSU_MIO_20_DIRECTION" VALUE="inout"/>
        <PARAMETER NAME="PSU_MIO_21_PULLUPDOWN" VALUE="pullup"/>
        <PARAMETER NAME="PSU_MIO_21_DRIVE_STRENGTH" VALUE="12"/>
        <PARAMETER NAME="PSU_MIO_21_POLARITY" VALUE="Default"/>
        <PARAMETER NAME="PSU_MIO_21_INPUT_TYPE" VALUE="cmos"/>
        <PARAMETER NAME="PSU_MIO_21_SLEW" VALUE="fast"/>
        <PARAMETER NAME="PSU_MIO_21_DIRECTION" VALUE="inout"/>
        <PARAMETER NAME="PSU_MIO_22_PULLUPDOWN" VALUE="pullup"/>
        <PARAMETER NAME="PSU_MIO_22_DRIVE_STRENGTH" VALUE="12"/>
        <PARAMETER NAME="PSU_MIO_22_POLARITY" VALUE="Default"/>
        <PARAMETER NAME="PSU_MIO_22_INPUT_TYPE" VALUE="cmos"/>
        <PARAMETER NAME="PSU_MIO_22_SLEW" VALUE="fast"/>
        <PARAMETER NAME="PSU_MIO_22_DIRECTION" VALUE="out"/>
        <PARAMETER NAME="PSU_MIO_23_PULLUPDOWN" VALUE="pullup"/>
        <PARAMETER NAME="PSU_MIO_23_DRIVE_STRENGTH" VALUE="12"/>
        <PARAMETER NAME="PSU_MIO_23_POLARITY" VALUE="Default"/>
        <PARAMETER NAME="PSU_MIO_23_INPUT_TYPE" VALUE="cmos"/>
        <PARAMETER NAME="PSU_MIO_23_SLEW" VALUE="fast"/>
        <PARAMETER NAME="PSU_MIO_23_DIRECTION" VALUE="inout"/>
        <PARAMETER NAME="PSU_MIO_24_PULLUPDOWN" VALUE="pullup"/>
        <PARAMETER NAME="PSU_MIO_24_DRIVE_STRENGTH" VALUE="12"/>
        <PARAMETER NAME="PSU_MIO_24_POLARITY" VALUE="Default"/>
        <PARAMETER NAME="PSU_MIO_24_INPUT_TYPE" VALUE="cmos"/>
        <PARAMETER NAME="PSU_MIO_24_SLEW" VALUE="fast"/>
        <PARAMETER NAME="PSU_MIO_24_DIRECTION" VALUE="in"/>
        <PARAMETER NAME="PSU_MIO_25_PULLUPDOWN" VALUE="pullup"/>
        <PARAMETER NAME="PSU_MIO_25_DRIVE_STRENGTH" VALUE="12"/>
        <PARAMETER NAME="PSU_MIO_25_POLARITY" VALUE="Default"/>
        <PARAMETER NAME="PSU_MIO_25_INPUT_TYPE" VALUE="cmos"/>
        <PARAMETER NAME="PSU_MIO_25_SLEW" VALUE="fast"/>
        <PARAMETER NAME="PSU_MIO_25_DIRECTION" VALUE="in"/>
        <PARAMETER NAME="PSU_MIO_26_PULLUPDOWN" VALUE="pullup"/>
        <PARAMETER NAME="PSU_MIO_26_DRIVE_STRENGTH" VALUE="12"/>
        <PARAMETER NAME="PSU_MIO_26_POLARITY" VALUE="Default"/>
        <PARAMETER NAME="PSU_MIO_26_INPUT_TYPE" VALUE="cmos"/>
        <PARAMETER NAME="PSU_MIO_26_SLEW" VALUE="fast"/>
        <PARAMETER NAME="PSU_MIO_26_DIRECTION" VALUE="inout"/>
        <PARAMETER NAME="PSU_MIO_27_PULLUPDOWN" VALUE="pullup"/>
        <PARAMETER NAME="PSU_MIO_27_DRIVE_STRENGTH" VALUE="12"/>
        <PARAMETER NAME="PSU_MIO_27_POLARITY" VALUE="Default"/>
        <PARAMETER NAME="PSU_MIO_27_INPUT_TYPE" VALUE="cmos"/>
        <PARAMETER NAME="PSU_MIO_27_SLEW" VALUE="fast"/>
        <PARAMETER NAME="PSU_MIO_27_DIRECTION" VALUE="out"/>
        <PARAMETER NAME="PSU_MIO_28_PULLUPDOWN" VALUE="pullup"/>
        <PARAMETER NAME="PSU_MIO_28_DRIVE_STRENGTH" VALUE="12"/>
        <PARAMETER NAME="PSU_MIO_28_POLARITY" VALUE="Default"/>
        <PARAMETER NAME="PSU_MIO_28_INPUT_TYPE" VALUE="cmos"/>
        <PARAMETER NAME="PSU_MIO_28_SLEW" VALUE="fast"/>
        <PARAMETER NAME="PSU_MIO_28_DIRECTION" VALUE="in"/>
        <PARAMETER NAME="PSU_MIO_29_PULLUPDOWN" VALUE="pullup"/>
        <PARAMETER NAME="PSU_MIO_29_DRIVE_STRENGTH" VALUE="12"/>
        <PARAMETER NAME="PSU_MIO_29_POLARITY" VALUE="Default"/>
        <PARAMETER NAME="PSU_MIO_29_INPUT_TYPE" VALUE="cmos"/>
        <PARAMETER NAME="PSU_MIO_29_SLEW" VALUE="fast"/>
        <PARAMETER NAME="PSU_MIO_29_DIRECTION" VALUE="out"/>
        <PARAMETER NAME="PSU_MIO_30_PULLUPDOWN" VALUE="pullup"/>
        <PARAMETER NAME="PSU_MIO_30_DRIVE_STRENGTH" VALUE="12"/>
        <PARAMETER NAME="PSU_MIO_30_POLARITY" VALUE="Default"/>
        <PARAMETER NAME="PSU_MIO_30_INPUT_TYPE" VALUE="cmos"/>
        <PARAMETER NAME="PSU_MIO_30_SLEW" VALUE="fast"/>
        <PARAMETER NAME="PSU_MIO_30_DIRECTION" VALUE="in"/>
        <PARAMETER NAME="PSU_MIO_31_PULLUPDOWN" VALUE="pullup"/>
        <PARAMETER NAME="PSU_MIO_31_DRIVE_STRENGTH" VALUE="12"/>
        <PARAMETER NAME="PSU_MIO_31_POLARITY" VALUE="Default"/>
        <PARAMETER NAME="PSU_MIO_31_INPUT_TYPE" VALUE="cmos"/>
        <PARAMETER NAME="PSU_MIO_31_SLEW" VALUE="fast"/>
        <PARAMETER NAME="PSU_MIO_31_DIRECTION" VALUE="inout"/>
        <PARAMETER NAME="PSU_MIO_32_PULLUPDOWN" VALUE="pullup"/>
        <PARAMETER NAME="PSU_MIO_32_DRIVE_STRENGTH" VALUE="12"/>
        <PARAMETER NAME="PSU_MIO_32_POLARITY" VALUE="Default"/>
        <PARAMETER NAME="PSU_MIO_32_INPUT_TYPE" VALUE="cmos"/>
        <PARAMETER NAME="PSU_MIO_32_SLEW" VALUE="fast"/>
        <PARAMETER NAME="PSU_MIO_32_DIRECTION" VALUE="out"/>
        <PARAMETER NAME="PSU_MIO_33_PULLUPDOWN" VALUE="pullup"/>
        <PARAMETER NAME="PSU_MIO_33_DRIVE_STRENGTH" VALUE="12"/>
        <PARAMETER NAME="PSU_MIO_33_POLARITY" VALUE="Default"/>
        <PARAMETER NAME="PSU_MIO_33_INPUT_TYPE" VALUE="cmos"/>
        <PARAMETER NAME="PSU_MIO_33_SLEW" VALUE="fast"/>
        <PARAMETER NAME="PSU_MIO_33_DIRECTION" VALUE="in"/>
        <PARAMETER NAME="PSU_MIO_34_PULLUPDOWN" VALUE="pullup"/>
        <PARAMETER NAME="PSU_MIO_34_DRIVE_STRENGTH" VALUE="12"/>
        <PARAMETER NAME="PSU_MIO_34_POLARITY" VALUE="Default"/>
        <PARAMETER NAME="PSU_MIO_34_INPUT_TYPE" VALUE="cmos"/>
        <PARAMETER NAME="PSU_MIO_34_SLEW" VALUE="fast"/>
        <PARAMETER NAME="PSU_MIO_34_DIRECTION" VALUE="inout"/>
        <PARAMETER NAME="PSU_MIO_35_PULLUPDOWN" VALUE="pullup"/>
        <PARAMETER NAME="PSU_MIO_35_DRIVE_STRENGTH" VALUE="12"/>
        <PARAMETER NAME="PSU_MIO_35_POLARITY" VALUE="Default"/>
        <PARAMETER NAME="PSU_MIO_35_INPUT_TYPE" VALUE="cmos"/>
        <PARAMETER NAME="PSU_MIO_35_SLEW" VALUE="fast"/>
        <PARAMETER NAME="PSU_MIO_35_DIRECTION" VALUE="inout"/>
        <PARAMETER NAME="PSU_MIO_36_PULLUPDOWN" VALUE="pullup"/>
        <PARAMETER NAME="PSU_MIO_36_DRIVE_STRENGTH" VALUE="12"/>
        <PARAMETER NAME="PSU_MIO_36_POLARITY" VALUE="Default"/>
        <PARAMETER NAME="PSU_MIO_36_INPUT_TYPE" VALUE="cmos"/>
        <PARAMETER NAME="PSU_MIO_36_SLEW" VALUE="fast"/>
        <PARAMETER NAME="PSU_MIO_36_DIRECTION" VALUE="inout"/>
        <PARAMETER NAME="PSU_MIO_37_PULLUPDOWN" VALUE="pullup"/>
        <PARAMETER NAME="PSU_MIO_37_DRIVE_STRENGTH" VALUE="12"/>
        <PARAMETER NAME="PSU_MIO_37_POLARITY" VALUE="Default"/>
        <PARAMETER NAME="PSU_MIO_37_INPUT_TYPE" VALUE="cmos"/>
        <PARAMETER NAME="PSU_MIO_37_SLEW" VALUE="fast"/>
        <PARAMETER NAME="PSU_MIO_37_DIRECTION" VALUE="inout"/>
        <PARAMETER NAME="PSU_MIO_38_PULLUPDOWN" VALUE="pullup"/>
        <PARAMETER NAME="PSU_MIO_38_DRIVE_STRENGTH" VALUE="12"/>
        <PARAMETER NAME="PSU_MIO_38_POLARITY" VALUE="Default"/>
        <PARAMETER NAME="PSU_MIO_38_INPUT_TYPE" VALUE="cmos"/>
        <PARAMETER NAME="PSU_MIO_38_SLEW" VALUE="fast"/>
        <PARAMETER NAME="PSU_MIO_38_DIRECTION" VALUE="out"/>
        <PARAMETER NAME="PSU_MIO_39_PULLUPDOWN" VALUE="pullup"/>
        <PARAMETER NAME="PSU_MIO_39_DRIVE_STRENGTH" VALUE="12"/>
        <PARAMETER NAME="PSU_MIO_39_POLARITY" VALUE="Default"/>
        <PARAMETER NAME="PSU_MIO_39_INPUT_TYPE" VALUE="cmos"/>
        <PARAMETER NAME="PSU_MIO_39_SLEW" VALUE="fast"/>
        <PARAMETER NAME="PSU_MIO_39_DIRECTION" VALUE="out"/>
        <PARAMETER NAME="PSU_MIO_40_PULLUPDOWN" VALUE="pullup"/>
        <PARAMETER NAME="PSU_MIO_40_DRIVE_STRENGTH" VALUE="12"/>
        <PARAMETER NAME="PSU_MIO_40_POLARITY" VALUE="Default"/>
        <PARAMETER NAME="PSU_MIO_40_INPUT_TYPE" VALUE="cmos"/>
        <PARAMETER NAME="PSU_MIO_40_SLEW" VALUE="fast"/>
        <PARAMETER NAME="PSU_MIO_40_DIRECTION" VALUE="out"/>
        <PARAMETER NAME="PSU_MIO_41_PULLUPDOWN" VALUE="pullup"/>
        <PARAMETER NAME="PSU_MIO_41_DRIVE_STRENGTH" VALUE="12"/>
        <PARAMETER NAME="PSU_MIO_41_POLARITY" VALUE="Default"/>
        <PARAMETER NAME="PSU_MIO_41_INPUT_TYPE" VALUE="cmos"/>
        <PARAMETER NAME="PSU_MIO_41_SLEW" VALUE="fast"/>
        <PARAMETER NAME="PSU_MIO_41_DIRECTION" VALUE="out"/>
        <PARAMETER NAME="PSU_MIO_42_PULLUPDOWN" VALUE="pullup"/>
        <PARAMETER NAME="PSU_MIO_42_DRIVE_STRENGTH" VALUE="12"/>
        <PARAMETER NAME="PSU_MIO_42_POLARITY" VALUE="Default"/>
        <PARAMETER NAME="PSU_MIO_42_INPUT_TYPE" VALUE="cmos"/>
        <PARAMETER NAME="PSU_MIO_42_SLEW" VALUE="fast"/>
        <PARAMETER NAME="PSU_MIO_42_DIRECTION" VALUE="out"/>
        <PARAMETER NAME="PSU_MIO_43_PULLUPDOWN" VALUE="pullup"/>
        <PARAMETER NAME="PSU_MIO_43_DRIVE_STRENGTH" VALUE="12"/>
        <PARAMETER NAME="PSU_MIO_43_POLARITY" VALUE="Default"/>
        <PARAMETER NAME="PSU_MIO_43_INPUT_TYPE" VALUE="cmos"/>
        <PARAMETER NAME="PSU_MIO_43_SLEW" VALUE="fast"/>
        <PARAMETER NAME="PSU_MIO_43_DIRECTION" VALUE="out"/>
        <PARAMETER NAME="PSU_MIO_44_PULLUPDOWN" VALUE="pullup"/>
        <PARAMETER NAME="PSU_MIO_44_DRIVE_STRENGTH" VALUE="12"/>
        <PARAMETER NAME="PSU_MIO_44_POLARITY" VALUE="Default"/>
        <PARAMETER NAME="PSU_MIO_44_INPUT_TYPE" VALUE="cmos"/>
        <PARAMETER NAME="PSU_MIO_44_SLEW" VALUE="fast"/>
        <PARAMETER NAME="PSU_MIO_44_DIRECTION" VALUE="in"/>
        <PARAMETER NAME="PSU_MIO_45_PULLUPDOWN" VALUE="pullup"/>
        <PARAMETER NAME="PSU_MIO_45_DRIVE_STRENGTH" VALUE="12"/>
        <PARAMETER NAME="PSU_MIO_45_POLARITY" VALUE="Default"/>
        <PARAMETER NAME="PSU_MIO_45_INPUT_TYPE" VALUE="cmos"/>
        <PARAMETER NAME="PSU_MIO_45_SLEW" VALUE="fast"/>
        <PARAMETER NAME="PSU_MIO_45_DIRECTION" VALUE="in"/>
        <PARAMETER NAME="PSU_MIO_46_PULLUPDOWN" VALUE="pullup"/>
        <PARAMETER NAME="PSU_MIO_46_DRIVE_STRENGTH" VALUE="12"/>
        <PARAMETER NAME="PSU_MIO_46_POLARITY" VALUE="Default"/>
        <PARAMETER NAME="PSU_MIO_46_INPUT_TYPE" VALUE="cmos"/>
        <PARAMETER NAME="PSU_MIO_46_SLEW" VALUE="fast"/>
        <PARAMETER NAME="PSU_MIO_46_DIRECTION" VALUE="in"/>
        <PARAMETER NAME="PSU_MIO_47_PULLUPDOWN" VALUE="pullup"/>
        <PARAMETER NAME="PSU_MIO_47_DRIVE_STRENGTH" VALUE="12"/>
        <PARAMETER NAME="PSU_MIO_47_POLARITY" VALUE="Default"/>
        <PARAMETER NAME="PSU_MIO_47_INPUT_TYPE" VALUE="cmos"/>
        <PARAMETER NAME="PSU_MIO_47_SLEW" VALUE="fast"/>
        <PARAMETER NAME="PSU_MIO_47_DIRECTION" VALUE="in"/>
        <PARAMETER NAME="PSU_MIO_48_PULLUPDOWN" VALUE="pullup"/>
        <PARAMETER NAME="PSU_MIO_48_DRIVE_STRENGTH" VALUE="12"/>
        <PARAMETER NAME="PSU_MIO_48_POLARITY" VALUE="Default"/>
        <PARAMETER NAME="PSU_MIO_48_INPUT_TYPE" VALUE="cmos"/>
        <PARAMETER NAME="PSU_MIO_48_SLEW" VALUE="fast"/>
        <PARAMETER NAME="PSU_MIO_48_DIRECTION" VALUE="in"/>
        <PARAMETER NAME="PSU_MIO_49_PULLUPDOWN" VALUE="pullup"/>
        <PARAMETER NAME="PSU_MIO_49_DRIVE_STRENGTH" VALUE="12"/>
        <PARAMETER NAME="PSU_MIO_49_POLARITY" VALUE="Default"/>
        <PARAMETER NAME="PSU_MIO_49_INPUT_TYPE" VALUE="cmos"/>
        <PARAMETER NAME="PSU_MIO_49_SLEW" VALUE="fast"/>
        <PARAMETER NAME="PSU_MIO_49_DIRECTION" VALUE="in"/>
        <PARAMETER NAME="PSU_MIO_50_PULLUPDOWN" VALUE="pullup"/>
        <PARAMETER NAME="PSU_MIO_50_DRIVE_STRENGTH" VALUE="12"/>
        <PARAMETER NAME="PSU_MIO_50_POLARITY" VALUE="Default"/>
        <PARAMETER NAME="PSU_MIO_50_INPUT_TYPE" VALUE="cmos"/>
        <PARAMETER NAME="PSU_MIO_50_SLEW" VALUE="fast"/>
        <PARAMETER NAME="PSU_MIO_50_DIRECTION" VALUE="out"/>
        <PARAMETER NAME="PSU_MIO_51_PULLUPDOWN" VALUE="pullup"/>
        <PARAMETER NAME="PSU_MIO_51_DRIVE_STRENGTH" VALUE="12"/>
        <PARAMETER NAME="PSU_MIO_51_POLARITY" VALUE="Default"/>
        <PARAMETER NAME="PSU_MIO_51_INPUT_TYPE" VALUE="cmos"/>
        <PARAMETER NAME="PSU_MIO_51_SLEW" VALUE="fast"/>
        <PARAMETER NAME="PSU_MIO_51_DIRECTION" VALUE="inout"/>
        <PARAMETER NAME="PSU_MIO_52_PULLUPDOWN" VALUE="pullup"/>
        <PARAMETER NAME="PSU_MIO_52_DRIVE_STRENGTH" VALUE="12"/>
        <PARAMETER NAME="PSU_MIO_52_POLARITY" VALUE="Default"/>
        <PARAMETER NAME="PSU_MIO_52_INPUT_TYPE" VALUE="cmos"/>
        <PARAMETER NAME="PSU_MIO_52_SLEW" VALUE="fast"/>
        <PARAMETER NAME="PSU_MIO_52_DIRECTION" VALUE="in"/>
        <PARAMETER NAME="PSU_MIO_53_PULLUPDOWN" VALUE="pullup"/>
        <PARAMETER NAME="PSU_MIO_53_DRIVE_STRENGTH" VALUE="12"/>
        <PARAMETER NAME="PSU_MIO_53_POLARITY" VALUE="Default"/>
        <PARAMETER NAME="PSU_MIO_53_INPUT_TYPE" VALUE="cmos"/>
        <PARAMETER NAME="PSU_MIO_53_SLEW" VALUE="fast"/>
        <PARAMETER NAME="PSU_MIO_53_DIRECTION" VALUE="in"/>
        <PARAMETER NAME="PSU_MIO_54_PULLUPDOWN" VALUE="pullup"/>
        <PARAMETER NAME="PSU_MIO_54_DRIVE_STRENGTH" VALUE="12"/>
        <PARAMETER NAME="PSU_MIO_54_POLARITY" VALUE="Default"/>
        <PARAMETER NAME="PSU_MIO_54_INPUT_TYPE" VALUE="cmos"/>
        <PARAMETER NAME="PSU_MIO_54_SLEW" VALUE="fast"/>
        <PARAMETER NAME="PSU_MIO_54_DIRECTION" VALUE="inout"/>
        <PARAMETER NAME="PSU_MIO_55_PULLUPDOWN" VALUE="pullup"/>
        <PARAMETER NAME="PSU_MIO_55_DRIVE_STRENGTH" VALUE="12"/>
        <PARAMETER NAME="PSU_MIO_55_POLARITY" VALUE="Default"/>
        <PARAMETER NAME="PSU_MIO_55_INPUT_TYPE" VALUE="cmos"/>
        <PARAMETER NAME="PSU_MIO_55_SLEW" VALUE="fast"/>
        <PARAMETER NAME="PSU_MIO_55_DIRECTION" VALUE="in"/>
        <PARAMETER NAME="PSU_MIO_56_PULLUPDOWN" VALUE="pullup"/>
        <PARAMETER NAME="PSU_MIO_56_DRIVE_STRENGTH" VALUE="12"/>
        <PARAMETER NAME="PSU_MIO_56_POLARITY" VALUE="Default"/>
        <PARAMETER NAME="PSU_MIO_56_INPUT_TYPE" VALUE="cmos"/>
        <PARAMETER NAME="PSU_MIO_56_SLEW" VALUE="fast"/>
        <PARAMETER NAME="PSU_MIO_56_DIRECTION" VALUE="inout"/>
        <PARAMETER NAME="PSU_MIO_57_PULLUPDOWN" VALUE="pullup"/>
        <PARAMETER NAME="PSU_MIO_57_DRIVE_STRENGTH" VALUE="12"/>
        <PARAMETER NAME="PSU_MIO_57_POLARITY" VALUE="Default"/>
        <PARAMETER NAME="PSU_MIO_57_INPUT_TYPE" VALUE="cmos"/>
        <PARAMETER NAME="PSU_MIO_57_SLEW" VALUE="fast"/>
        <PARAMETER NAME="PSU_MIO_57_DIRECTION" VALUE="inout"/>
        <PARAMETER NAME="PSU_MIO_58_PULLUPDOWN" VALUE="pullup"/>
        <PARAMETER NAME="PSU_MIO_58_DRIVE_STRENGTH" VALUE="12"/>
        <PARAMETER NAME="PSU_MIO_58_POLARITY" VALUE="Default"/>
        <PARAMETER NAME="PSU_MIO_58_INPUT_TYPE" VALUE="cmos"/>
        <PARAMETER NAME="PSU_MIO_58_SLEW" VALUE="fast"/>
        <PARAMETER NAME="PSU_MIO_58_DIRECTION" VALUE="out"/>
        <PARAMETER NAME="PSU_MIO_59_PULLUPDOWN" VALUE="pullup"/>
        <PARAMETER NAME="PSU_MIO_59_DRIVE_STRENGTH" VALUE="12"/>
        <PARAMETER NAME="PSU_MIO_59_POLARITY" VALUE="Default"/>
        <PARAMETER NAME="PSU_MIO_59_INPUT_TYPE" VALUE="cmos"/>
        <PARAMETER NAME="PSU_MIO_59_SLEW" VALUE="fast"/>
        <PARAMETER NAME="PSU_MIO_59_DIRECTION" VALUE="inout"/>
        <PARAMETER NAME="PSU_MIO_60_PULLUPDOWN" VALUE="pullup"/>
        <PARAMETER NAME="PSU_MIO_60_DRIVE_STRENGTH" VALUE="12"/>
        <PARAMETER NAME="PSU_MIO_60_POLARITY" VALUE="Default"/>
        <PARAMETER NAME="PSU_MIO_60_INPUT_TYPE" VALUE="cmos"/>
        <PARAMETER NAME="PSU_MIO_60_SLEW" VALUE="fast"/>
        <PARAMETER NAME="PSU_MIO_60_DIRECTION" VALUE="inout"/>
        <PARAMETER NAME="PSU_MIO_61_PULLUPDOWN" VALUE="pullup"/>
        <PARAMETER NAME="PSU_MIO_61_DRIVE_STRENGTH" VALUE="12"/>
        <PARAMETER NAME="PSU_MIO_61_POLARITY" VALUE="Default"/>
        <PARAMETER NAME="PSU_MIO_61_INPUT_TYPE" VALUE="cmos"/>
        <PARAMETER NAME="PSU_MIO_61_SLEW" VALUE="fast"/>
        <PARAMETER NAME="PSU_MIO_61_DIRECTION" VALUE="inout"/>
        <PARAMETER NAME="PSU_MIO_62_PULLUPDOWN" VALUE="pullup"/>
        <PARAMETER NAME="PSU_MIO_62_DRIVE_STRENGTH" VALUE="12"/>
        <PARAMETER NAME="PSU_MIO_62_POLARITY" VALUE="Default"/>
        <PARAMETER NAME="PSU_MIO_62_INPUT_TYPE" VALUE="cmos"/>
        <PARAMETER NAME="PSU_MIO_62_SLEW" VALUE="fast"/>
        <PARAMETER NAME="PSU_MIO_62_DIRECTION" VALUE="inout"/>
        <PARAMETER NAME="PSU_MIO_63_PULLUPDOWN" VALUE="pullup"/>
        <PARAMETER NAME="PSU_MIO_63_DRIVE_STRENGTH" VALUE="12"/>
        <PARAMETER NAME="PSU_MIO_63_POLARITY" VALUE="Default"/>
        <PARAMETER NAME="PSU_MIO_63_INPUT_TYPE" VALUE="cmos"/>
        <PARAMETER NAME="PSU_MIO_63_SLEW" VALUE="fast"/>
        <PARAMETER NAME="PSU_MIO_63_DIRECTION" VALUE="inout"/>
        <PARAMETER NAME="PSU_MIO_64_PULLUPDOWN" VALUE="pullup"/>
        <PARAMETER NAME="PSU_MIO_64_DRIVE_STRENGTH" VALUE="12"/>
        <PARAMETER NAME="PSU_MIO_64_POLARITY" VALUE="Default"/>
        <PARAMETER NAME="PSU_MIO_64_INPUT_TYPE" VALUE="cmos"/>
        <PARAMETER NAME="PSU_MIO_64_SLEW" VALUE="fast"/>
        <PARAMETER NAME="PSU_MIO_64_DIRECTION" VALUE="in"/>
        <PARAMETER NAME="PSU_MIO_65_PULLUPDOWN" VALUE="pullup"/>
        <PARAMETER NAME="PSU_MIO_65_DRIVE_STRENGTH" VALUE="12"/>
        <PARAMETER NAME="PSU_MIO_65_POLARITY" VALUE="Default"/>
        <PARAMETER NAME="PSU_MIO_65_INPUT_TYPE" VALUE="cmos"/>
        <PARAMETER NAME="PSU_MIO_65_SLEW" VALUE="fast"/>
        <PARAMETER NAME="PSU_MIO_65_DIRECTION" VALUE="in"/>
        <PARAMETER NAME="PSU_MIO_66_PULLUPDOWN" VALUE="pullup"/>
        <PARAMETER NAME="PSU_MIO_66_DRIVE_STRENGTH" VALUE="12"/>
        <PARAMETER NAME="PSU_MIO_66_POLARITY" VALUE="Default"/>
        <PARAMETER NAME="PSU_MIO_66_INPUT_TYPE" VALUE="cmos"/>
        <PARAMETER NAME="PSU_MIO_66_SLEW" VALUE="fast"/>
        <PARAMETER NAME="PSU_MIO_66_DIRECTION" VALUE="inout"/>
        <PARAMETER NAME="PSU_MIO_67_PULLUPDOWN" VALUE="pullup"/>
        <PARAMETER NAME="PSU_MIO_67_DRIVE_STRENGTH" VALUE="12"/>
        <PARAMETER NAME="PSU_MIO_67_POLARITY" VALUE="Default"/>
        <PARAMETER NAME="PSU_MIO_67_INPUT_TYPE" VALUE="cmos"/>
        <PARAMETER NAME="PSU_MIO_67_SLEW" VALUE="fast"/>
        <PARAMETER NAME="PSU_MIO_67_DIRECTION" VALUE="in"/>
        <PARAMETER NAME="PSU_MIO_68_PULLUPDOWN" VALUE="pullup"/>
        <PARAMETER NAME="PSU_MIO_68_DRIVE_STRENGTH" VALUE="12"/>
        <PARAMETER NAME="PSU_MIO_68_POLARITY" VALUE="Default"/>
        <PARAMETER NAME="PSU_MIO_68_INPUT_TYPE" VALUE="cmos"/>
        <PARAMETER NAME="PSU_MIO_68_SLEW" VALUE="fast"/>
        <PARAMETER NAME="PSU_MIO_68_DIRECTION" VALUE="inout"/>
        <PARAMETER NAME="PSU_MIO_69_PULLUPDOWN" VALUE="pullup"/>
        <PARAMETER NAME="PSU_MIO_69_DRIVE_STRENGTH" VALUE="12"/>
        <PARAMETER NAME="PSU_MIO_69_POLARITY" VALUE="Default"/>
        <PARAMETER NAME="PSU_MIO_69_INPUT_TYPE" VALUE="cmos"/>
        <PARAMETER NAME="PSU_MIO_69_SLEW" VALUE="fast"/>
        <PARAMETER NAME="PSU_MIO_69_DIRECTION" VALUE="inout"/>
        <PARAMETER NAME="PSU_MIO_70_PULLUPDOWN" VALUE="pullup"/>
        <PARAMETER NAME="PSU_MIO_70_DRIVE_STRENGTH" VALUE="12"/>
        <PARAMETER NAME="PSU_MIO_70_POLARITY" VALUE="Default"/>
        <PARAMETER NAME="PSU_MIO_70_INPUT_TYPE" VALUE="cmos"/>
        <PARAMETER NAME="PSU_MIO_70_SLEW" VALUE="fast"/>
        <PARAMETER NAME="PSU_MIO_70_DIRECTION" VALUE="out"/>
        <PARAMETER NAME="PSU_MIO_71_PULLUPDOWN" VALUE="pullup"/>
        <PARAMETER NAME="PSU_MIO_71_DRIVE_STRENGTH" VALUE="12"/>
        <PARAMETER NAME="PSU_MIO_71_POLARITY" VALUE="Default"/>
        <PARAMETER NAME="PSU_MIO_71_INPUT_TYPE" VALUE="cmos"/>
        <PARAMETER NAME="PSU_MIO_71_SLEW" VALUE="fast"/>
        <PARAMETER NAME="PSU_MIO_71_DIRECTION" VALUE="inout"/>
        <PARAMETER NAME="PSU_MIO_72_PULLUPDOWN" VALUE="pullup"/>
        <PARAMETER NAME="PSU_MIO_72_DRIVE_STRENGTH" VALUE="12"/>
        <PARAMETER NAME="PSU_MIO_72_POLARITY" VALUE="Default"/>
        <PARAMETER NAME="PSU_MIO_72_INPUT_TYPE" VALUE="cmos"/>
        <PARAMETER NAME="PSU_MIO_72_SLEW" VALUE="fast"/>
        <PARAMETER NAME="PSU_MIO_72_DIRECTION" VALUE="inout"/>
        <PARAMETER NAME="PSU_MIO_73_PULLUPDOWN" VALUE="pullup"/>
        <PARAMETER NAME="PSU_MIO_73_DRIVE_STRENGTH" VALUE="12"/>
        <PARAMETER NAME="PSU_MIO_73_POLARITY" VALUE="Default"/>
        <PARAMETER NAME="PSU_MIO_73_INPUT_TYPE" VALUE="cmos"/>
        <PARAMETER NAME="PSU_MIO_73_SLEW" VALUE="fast"/>
        <PARAMETER NAME="PSU_MIO_73_DIRECTION" VALUE="inout"/>
        <PARAMETER NAME="PSU_MIO_74_PULLUPDOWN" VALUE="pullup"/>
        <PARAMETER NAME="PSU_MIO_74_DRIVE_STRENGTH" VALUE="12"/>
        <PARAMETER NAME="PSU_MIO_74_POLARITY" VALUE="Default"/>
        <PARAMETER NAME="PSU_MIO_74_INPUT_TYPE" VALUE="cmos"/>
        <PARAMETER NAME="PSU_MIO_74_SLEW" VALUE="fast"/>
        <PARAMETER NAME="PSU_MIO_74_DIRECTION" VALUE="inout"/>
        <PARAMETER NAME="PSU_MIO_75_PULLUPDOWN" VALUE="pullup"/>
        <PARAMETER NAME="PSU_MIO_75_DRIVE_STRENGTH" VALUE="12"/>
        <PARAMETER NAME="PSU_MIO_75_POLARITY" VALUE="Default"/>
        <PARAMETER NAME="PSU_MIO_75_INPUT_TYPE" VALUE="cmos"/>
        <PARAMETER NAME="PSU_MIO_75_SLEW" VALUE="fast"/>
        <PARAMETER NAME="PSU_MIO_75_DIRECTION" VALUE="inout"/>
        <PARAMETER NAME="PSU_MIO_76_PULLUPDOWN" VALUE="pullup"/>
        <PARAMETER NAME="PSU_MIO_76_DRIVE_STRENGTH" VALUE="12"/>
        <PARAMETER NAME="PSU_MIO_76_POLARITY" VALUE="Default"/>
        <PARAMETER NAME="PSU_MIO_76_INPUT_TYPE" VALUE="cmos"/>
        <PARAMETER NAME="PSU_MIO_76_SLEW" VALUE="fast"/>
        <PARAMETER NAME="PSU_MIO_76_DIRECTION" VALUE="inout"/>
        <PARAMETER NAME="PSU_MIO_77_PULLUPDOWN" VALUE="pullup"/>
        <PARAMETER NAME="PSU_MIO_77_DRIVE_STRENGTH" VALUE="12"/>
        <PARAMETER NAME="PSU_MIO_77_POLARITY" VALUE="Default"/>
        <PARAMETER NAME="PSU_MIO_77_INPUT_TYPE" VALUE="cmos"/>
        <PARAMETER NAME="PSU_MIO_77_SLEW" VALUE="fast"/>
        <PARAMETER NAME="PSU_MIO_77_DIRECTION" VALUE="inout"/>
        <PARAMETER NAME="PSU_BANK_0_IO_STANDARD" VALUE="LVCMOS33"/>
        <PARAMETER NAME="PSU_BANK_1_IO_STANDARD" VALUE="LVCMOS18"/>
        <PARAMETER NAME="PSU_BANK_2_IO_STANDARD" VALUE="LVCMOS18"/>
        <PARAMETER NAME="PSU_BANK_3_IO_STANDARD" VALUE="LVCMOS18"/>
        <PARAMETER NAME="PSU__CRF_APB__APLL_CTRL__FRACDATA" VALUE="0.000000"/>
        <PARAMETER NAME="PSU__CRF_APB__VPLL_CTRL__FRACDATA" VALUE="0.000000"/>
        <PARAMETER NAME="PSU__CRF_APB__DPLL_CTRL__FRACDATA" VALUE="0.000000"/>
        <PARAMETER NAME="PSU__CRL_APB__IOPLL_CTRL__FRACDATA" VALUE="0.000000"/>
        <PARAMETER NAME="PSU__CRL_APB__RPLL_CTRL__FRACDATA" VALUE="0.000000"/>
        <PARAMETER NAME="PSU__CRF_APB__DPLL_CTRL__DIV2" VALUE="1"/>
        <PARAMETER NAME="PSU__CRF_APB__APLL_CTRL__DIV2" VALUE="1"/>
        <PARAMETER NAME="PSU__CRF_APB__VPLL_CTRL__DIV2" VALUE="1"/>
        <PARAMETER NAME="PSU__CRL_APB__IOPLL_CTRL__DIV2" VALUE="1"/>
        <PARAMETER NAME="PSU__CRL_APB__RPLL_CTRL__DIV2" VALUE="1"/>
        <PARAMETER NAME="PSU__CRF_APB__APLL_CTRL__FBDIV" VALUE="72"/>
        <PARAMETER NAME="PSU__CRF_APB__DPLL_CTRL__FBDIV" VALUE="72"/>
        <PARAMETER NAME="PSU__CRF_APB__VPLL_CTRL__FBDIV" VALUE="90"/>
        <PARAMETER NAME="PSU__CRF_APB__APLL_TO_LPD_CTRL__DIVISOR0" VALUE="3"/>
        <PARAMETER NAME="PSU__CRF_APB__DPLL_TO_LPD_CTRL__DIVISOR0" VALUE="3"/>
        <PARAMETER NAME="PSU__CRF_APB__VPLL_TO_LPD_CTRL__DIVISOR0" VALUE="4"/>
        <PARAMETER NAME="PSU__CRF_APB__ACPU_CTRL__DIVISOR0" VALUE="1"/>
        <PARAMETER NAME="PSU__CRF_APB__DBG_TRACE_CTRL__DIVISOR0" VALUE="5"/>
        <PARAMETER NAME="PSU__DISPLAYPORT__PERIPHERAL__ENABLE" VALUE="1"/>
        <PARAMETER NAME="PSU__DISPLAYPORT__LANE0__ENABLE" VALUE="1"/>
        <PARAMETER NAME="PSU__DISPLAYPORT__LANE0__IO" VALUE="GT Lane1"/>
        <PARAMETER NAME="PSU__DISPLAYPORT__LANE1__ENABLE" VALUE="1"/>
        <PARAMETER NAME="PSU__DISPLAYPORT__LANE1__IO" VALUE="GT Lane0"/>
        <PARAMETER NAME="PSU__CRF_APB__DBG_FPD_CTRL__DIVISOR0" VALUE="2"/>
        <PARAMETER NAME="PSU__CRF_APB__APM_CTRL__DIVISOR0" VALUE="1"/>
        <PARAMETER NAME="PSU__CRF_APB__DP_VIDEO_REF_CTRL__DIVISOR0" VALUE="4"/>
        <PARAMETER NAME="PSU__CRF_APB__DP_VIDEO_REF_CTRL__DIVISOR1" VALUE="1"/>
        <PARAMETER NAME="PSU__CRF_APB__DP_AUDIO_REF_CTRL__DIVISOR0" VALUE="21"/>
        <PARAMETER NAME="PSU__CRF_APB__DP_AUDIO_REF_CTRL__DIVISOR1" VALUE="1"/>
        <PARAMETER NAME="PSU__CRF_APB__DP_STC_REF_CTRL__DIVISOR0" VALUE="20"/>
        <PARAMETER NAME="PSU__CRF_APB__DP_STC_REF_CTRL__DIVISOR1" VALUE="1"/>
        <PARAMETER NAME="PSU__CRF_APB__DDR_CTRL__DIVISOR0" VALUE="2"/>
        <PARAMETER NAME="PSU__CRF_APB__GPU_REF_CTRL__DIVISOR0" VALUE="3"/>
        <PARAMETER NAME="PSU__CRF_APB__AFI0_REF_CTRL__DIVISOR0" VALUE="2"/>
        <PARAMETER NAME="PSU__CRF_APB__AFI0_REF__ENABLE" VALUE="0"/>
        <PARAMETER NAME="PSU__CRF_APB__AFI1_REF_CTRL__DIVISOR0" VALUE="2"/>
        <PARAMETER NAME="PSU__CRF_APB__AFI1_REF__ENABLE" VALUE="0"/>
        <PARAMETER NAME="PSU__CRF_APB__AFI2_REF_CTRL__DIVISOR0" VALUE="2"/>
        <PARAMETER NAME="PSU__CRF_APB__AFI2_REF__ENABLE" VALUE="0"/>
        <PARAMETER NAME="PSU__CRF_APB__AFI3_REF_CTRL__DIVISOR0" VALUE="2"/>
        <PARAMETER NAME="PSU__CRF_APB__AFI3_REF__ENABLE" VALUE="0"/>
        <PARAMETER NAME="PSU__CRF_APB__AFI4_REF_CTRL__DIVISOR0" VALUE="2"/>
        <PARAMETER NAME="PSU__CRF_APB__AFI4_REF__ENABLE" VALUE="0"/>
        <PARAMETER NAME="PSU__CRF_APB__AFI5_REF_CTRL__DIVISOR0" VALUE="2"/>
        <PARAMETER NAME="PSU__CRF_APB__AFI5_REF__ENABLE" VALUE="0"/>
        <PARAMETER NAME="PSU__CRF_APB__SATA_REF_CTRL__DIVISOR0" VALUE="5"/>
        <PARAMETER NAME="PSU__SATA__PERIPHERAL__ENABLE" VALUE="0"/>
        <PARAMETER NAME="PSU__SATA__LANE0__ENABLE" VALUE="0"/>
        <PARAMETER NAME="PSU__SATA__LANE0__IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PSU__SATA__LANE1__ENABLE" VALUE="0"/>
        <PARAMETER NAME="PSU__SATA__LANE1__IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PSU__CRF_APB__PCIE_REF_CTRL__DIVISOR0" VALUE="6"/>
        <PARAMETER NAME="PSU__CRL_APB__PL0_REF_CTRL__DIVISOR0" VALUE="15"/>
        <PARAMETER NAME="PSU__CRL_APB__PL1_REF_CTRL__DIVISOR0" VALUE="5"/>
        <PARAMETER NAME="PSU__CRL_APB__PL2_REF_CTRL__DIVISOR0" VALUE="4"/>
        <PARAMETER NAME="PSU__CRL_APB__PL3_REF_CTRL__DIVISOR0" VALUE="4"/>
        <PARAMETER NAME="PSU__CRL_APB__PL0_REF_CTRL__DIVISOR1" VALUE="1"/>
        <PARAMETER NAME="PSU__CRL_APB__PL1_REF_CTRL__DIVISOR1" VALUE="1"/>
        <PARAMETER NAME="PSU__CRL_APB__PL2_REF_CTRL__DIVISOR1" VALUE="1"/>
        <PARAMETER NAME="PSU__CRL_APB__PL3_REF_CTRL__DIVISOR1" VALUE="1"/>
        <PARAMETER NAME="PSU__CRL_APB__AMS_REF_CTRL__DIVISOR0" VALUE="30"/>
        <PARAMETER NAME="PSU__CRL_APB__AMS_REF_CTRL__DIVISOR1" VALUE="1"/>
        <PARAMETER NAME="PSU__CRL_APB__TIMESTAMP_REF_CTRL__DIVISOR0" VALUE="1"/>
        <PARAMETER NAME="PSU__CRL_APB__AFI6_REF_CTRL__DIVISOR0" VALUE="3"/>
        <PARAMETER NAME="PSU__CRL_APB__AFI6__ENABLE" VALUE="0"/>
        <PARAMETER NAME="PSU__CRL_APB__USB3_DUAL_REF_CTRL__DIVISOR0" VALUE="25"/>
        <PARAMETER NAME="PSU__CRL_APB__USB3_DUAL_REF_CTRL__DIVISOR1" VALUE="3"/>
        <PARAMETER NAME="PSU_USB3__DUAL_CLOCK_ENABLE" VALUE="1"/>
        <PARAMETER NAME="PSU__CRL_APB__USB3__ENABLE" VALUE="1"/>
        <PARAMETER NAME="PSU__CRF_APB__GDMA_REF_CTRL__DIVISOR0" VALUE="2"/>
        <PARAMETER NAME="PSU__USE__CLK" VALUE="0"/>
        <PARAMETER NAME="PSU__CRF_APB__DPDMA_REF_CTRL__DIVISOR0" VALUE="2"/>
        <PARAMETER NAME="PSU__CRF_APB__TOPSW_MAIN_CTRL__DIVISOR0" VALUE="3"/>
        <PARAMETER NAME="PSU__CRF_APB__TOPSW_LSBUS_CTRL__DIVISOR0" VALUE="5"/>
        <PARAMETER NAME="PSU__CRF_APB__GTGREF0_REF_CTRL__DIVISOR0" VALUE="-1"/>
        <PARAMETER NAME="PSU__CRF_APB__GTGREF0__ENABLE" VALUE="NA"/>
        <PARAMETER NAME="PSU__CRF_APB__DBG_TSTMP_CTRL__DIVISOR0" VALUE="2"/>
        <PARAMETER NAME="PSU__CRL_APB__IOPLL_CTRL__FBDIV" VALUE="90"/>
        <PARAMETER NAME="PSU__CRL_APB__RPLL_CTRL__FBDIV" VALUE="63"/>
        <PARAMETER NAME="PSU__CRL_APB__IOPLL_TO_FPD_CTRL__DIVISOR0" VALUE="3"/>
        <PARAMETER NAME="PSU__CRL_APB__RPLL_TO_FPD_CTRL__DIVISOR0" VALUE="2"/>
        <PARAMETER NAME="PSU__CRL_APB__GEM0_REF_CTRL__DIVISOR0" VALUE="12"/>
        <PARAMETER NAME="PSU__CRL_APB__GEM1_REF_CTRL__DIVISOR0" VALUE="12"/>
        <PARAMETER NAME="PSU__CRL_APB__GEM2_REF_CTRL__DIVISOR0" VALUE="12"/>
        <PARAMETER NAME="PSU__CRL_APB__GEM3_REF_CTRL__DIVISOR0" VALUE="12"/>
        <PARAMETER NAME="PSU__CRL_APB__GEM0_REF_CTRL__DIVISOR1" VALUE="1"/>
        <PARAMETER NAME="PSU__CRL_APB__GEM1_REF_CTRL__DIVISOR1" VALUE="1"/>
        <PARAMETER NAME="PSU__CRL_APB__GEM2_REF_CTRL__DIVISOR1" VALUE="1"/>
        <PARAMETER NAME="PSU__CRL_APB__GEM3_REF_CTRL__DIVISOR1" VALUE="1"/>
        <PARAMETER NAME="PSU__CRL_APB__GEM_TSU_REF_CTRL__DIVISOR0" VALUE="6"/>
        <PARAMETER NAME="PSU__CRL_APB__GEM_TSU_REF_CTRL__DIVISOR1" VALUE="1"/>
        <PARAMETER NAME="PSU__CRL_APB__USB0_BUS_REF_CTRL__DIVISOR0" VALUE="6"/>
        <PARAMETER NAME="PSU__CRL_APB__USB0_BUS_REF_CTRL__DIVISOR1" VALUE="1"/>
        <PARAMETER NAME="PSU__CRL_APB__USB1_BUS_REF_CTRL__DIVISOR0" VALUE="6"/>
        <PARAMETER NAME="PSU__CRL_APB__USB1_BUS_REF_CTRL__DIVISOR1" VALUE="1"/>
        <PARAMETER NAME="PSU__CRL_APB__QSPI_REF_CTRL__DIVISOR0" VALUE="5"/>
        <PARAMETER NAME="PSU__CRL_APB__QSPI_REF_CTRL__DIVISOR1" VALUE="1"/>
        <PARAMETER NAME="PSU__CRL_APB__SDIO0_REF_CTRL__DIVISOR0" VALUE="8"/>
        <PARAMETER NAME="PSU__CRL_APB__SDIO0_REF_CTRL__DIVISOR1" VALUE="1"/>
        <PARAMETER NAME="PSU__CRL_APB__SDIO1_REF_CTRL__DIVISOR0" VALUE="7"/>
        <PARAMETER NAME="PSU__CRL_APB__SDIO1_REF_CTRL__DIVISOR1" VALUE="1"/>
        <PARAMETER NAME="PSU__CRL_APB__UART0_REF_CTRL__DIVISOR0" VALUE="15"/>
        <PARAMETER NAME="PSU__CRL_APB__UART0_REF_CTRL__DIVISOR1" VALUE="1"/>
        <PARAMETER NAME="PSU__CRL_APB__UART1_REF_CTRL__DIVISOR0" VALUE="15"/>
        <PARAMETER NAME="PSU__CRL_APB__UART1_REF_CTRL__DIVISOR1" VALUE="1"/>
        <PARAMETER NAME="PSU__CRL_APB__I2C0_REF_CTRL__DIVISOR0" VALUE="15"/>
        <PARAMETER NAME="PSU__CRL_APB__I2C0_REF_CTRL__DIVISOR1" VALUE="1"/>
        <PARAMETER NAME="PSU__CRL_APB__I2C1_REF_CTRL__DIVISOR0" VALUE="15"/>
        <PARAMETER NAME="PSU__CRL_APB__I2C1_REF_CTRL__DIVISOR1" VALUE="1"/>
        <PARAMETER NAME="PSU__CRL_APB__SPI0_REF_CTRL__DIVISOR0" VALUE="25"/>
        <PARAMETER NAME="PSU__CRL_APB__SPI0_REF_CTRL__DIVISOR1" VALUE="3"/>
        <PARAMETER NAME="PSU__CRL_APB__SPI1_REF_CTRL__DIVISOR0" VALUE="60"/>
        <PARAMETER NAME="PSU__CRL_APB__SPI1_REF_CTRL__DIVISOR1" VALUE="25"/>
        <PARAMETER NAME="PSU__CRL_APB__CAN0_REF_CTRL__DIVISOR0" VALUE="15"/>
        <PARAMETER NAME="PSU__CRL_APB__CAN0_REF_CTRL__DIVISOR1" VALUE="1"/>
        <PARAMETER NAME="PSU__CRL_APB__CAN1_REF_CTRL__DIVISOR0" VALUE="15"/>
        <PARAMETER NAME="PSU__CRL_APB__CAN1_REF_CTRL__DIVISOR1" VALUE="1"/>
        <PARAMETER NAME="PSU__CRL_APB__DEBUG_R5_ATCLK_CTRL__DIVISOR0" VALUE="6"/>
        <PARAMETER NAME="PSU__CRL_APB__CPU_R5_CTRL__DIVISOR0" VALUE="3"/>
        <PARAMETER NAME="PSU__CRL_APB__OCM_MAIN_CTRL__DIVISOR0" VALUE="3"/>
        <PARAMETER NAME="PSU__CRL_APB__IOU_SWITCH_CTRL__DIVISOR0" VALUE="4"/>
        <PARAMETER NAME="PSU__CRL_APB__CSU_PLL_CTRL__DIVISOR0" VALUE="3"/>
        <PARAMETER NAME="PSU__CRL_APB__PCAP_CTRL__DIVISOR0" VALUE="8"/>
        <PARAMETER NAME="PSU__CRL_APB__LPD_LSBUS_CTRL__DIVISOR0" VALUE="15"/>
        <PARAMETER NAME="PSU__CRL_APB__LPD_SWITCH_CTRL__DIVISOR0" VALUE="2"/>
        <PARAMETER NAME="PSU__CRL_APB__DBG_LPD_CTRL__DIVISOR0" VALUE="6"/>
        <PARAMETER NAME="PSU__CRL_APB__NAND_REF_CTRL__DIVISOR0" VALUE="15"/>
        <PARAMETER NAME="PSU__CRL_APB__NAND_REF_CTRL__DIVISOR1" VALUE="1"/>
        <PARAMETER NAME="PSU__CRL_APB__ADMA_REF_CTRL__DIVISOR0" VALUE="2"/>
        <PARAMETER NAME="PSU__CRF_APB__APLL_CTRL__SRCSEL" VALUE="PSS_REF_CLK"/>
        <PARAMETER NAME="PSU__CRF_APB__DPLL_CTRL__SRCSEL" VALUE="PSS_REF_CLK"/>
        <PARAMETER NAME="PSU__CRF_APB__VPLL_CTRL__SRCSEL" VALUE="PSS_REF_CLK"/>
        <PARAMETER NAME="PSU__CRF_APB__ACPU_CTRL__SRCSEL" VALUE="APLL"/>
        <PARAMETER NAME="PSU__CRF_APB__DBG_TRACE_CTRL__SRCSEL" VALUE="IOPLL"/>
        <PARAMETER NAME="PSU__CRF_APB__DBG_FPD_CTRL__SRCSEL" VALUE="IOPLL"/>
        <PARAMETER NAME="PSU__CRF_APB__APM_CTRL__SRCSEL" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PSU__CRF_APB__DP_VIDEO_REF_CTRL__SRCSEL" VALUE="DPLL"/>
        <PARAMETER NAME="PSU__CRF_APB__DP_AUDIO_REF_CTRL__SRCSEL" VALUE="RPLL"/>
        <PARAMETER NAME="PSU__CRF_APB__DP_STC_REF_CTRL__SRCSEL" VALUE="RPLL"/>
        <PARAMETER NAME="PSU__CRF_APB__DDR_CTRL__SRCSEL" VALUE="DPLL"/>
        <PARAMETER NAME="PSU__CRF_APB__GPU_REF_CTRL__SRCSEL" VALUE="DPLL"/>
        <PARAMETER NAME="PSU__CRF_APB__AFI0_REF_CTRL__SRCSEL" VALUE="DPLL"/>
        <PARAMETER NAME="PSU__CRF_APB__AFI1_REF_CTRL__SRCSEL" VALUE="DPLL"/>
        <PARAMETER NAME="PSU__CRF_APB__AFI2_REF_CTRL__SRCSEL" VALUE="DPLL"/>
        <PARAMETER NAME="PSU__CRF_APB__AFI3_REF_CTRL__SRCSEL" VALUE="DPLL"/>
        <PARAMETER NAME="PSU__CRF_APB__AFI4_REF_CTRL__SRCSEL" VALUE="DPLL"/>
        <PARAMETER NAME="PSU__CRF_APB__AFI5_REF_CTRL__SRCSEL" VALUE="DPLL"/>
        <PARAMETER NAME="PSU__CRF_APB__SATA_REF_CTRL__SRCSEL" VALUE="IOPLL"/>
        <PARAMETER NAME="PSU__CRF_APB__PCIE_REF_CTRL__SRCSEL" VALUE="IOPLL"/>
        <PARAMETER NAME="PSU__CRL_APB__PL0_REF_CTRL__SRCSEL" VALUE="IOPLL"/>
        <PARAMETER NAME="PSU__CRL_APB__PL1_REF_CTRL__SRCSEL" VALUE="IOPLL"/>
        <PARAMETER NAME="PSU__CRL_APB__PL2_REF_CTRL__SRCSEL" VALUE="RPLL"/>
        <PARAMETER NAME="PSU__CRL_APB__PL3_REF_CTRL__SRCSEL" VALUE="RPLL"/>
        <PARAMETER NAME="PSU__CRF_APB__GDMA_REF_CTRL__SRCSEL" VALUE="DPLL"/>
        <PARAMETER NAME="PSU__CRF_APB__DPDMA_REF_CTRL__SRCSEL" VALUE="DPLL"/>
        <PARAMETER NAME="PSU__CRF_APB__TOPSW_MAIN_CTRL__SRCSEL" VALUE="DPLL"/>
        <PARAMETER NAME="PSU__CRF_APB__TOPSW_LSBUS_CTRL__SRCSEL" VALUE="IOPLL"/>
        <PARAMETER NAME="PSU__CRF_APB__GTGREF0_REF_CTRL__SRCSEL" VALUE="NA"/>
        <PARAMETER NAME="PSU__CRF_APB__DBG_TSTMP_CTRL__SRCSEL" VALUE="IOPLL"/>
        <PARAMETER NAME="PSU__CRL_APB__IOPLL_CTRL__SRCSEL" VALUE="PSS_REF_CLK"/>
        <PARAMETER NAME="PSU__CRL_APB__RPLL_CTRL__SRCSEL" VALUE="PSS_REF_CLK"/>
        <PARAMETER NAME="PSU__CRL_APB__GEM0_REF_CTRL__SRCSEL" VALUE="IOPLL"/>
        <PARAMETER NAME="PSU__CRL_APB__GEM1_REF_CTRL__SRCSEL" VALUE="IOPLL"/>
        <PARAMETER NAME="PSU__CRL_APB__GEM2_REF_CTRL__SRCSEL" VALUE="IOPLL"/>
        <PARAMETER NAME="PSU__CRL_APB__GEM3_REF_CTRL__SRCSEL" VALUE="IOPLL"/>
        <PARAMETER NAME="PSU__CRL_APB__GEM_TSU_REF_CTRL__SRCSEL" VALUE="IOPLL"/>
        <PARAMETER NAME="PSU__CRL_APB__USB0_BUS_REF_CTRL__SRCSEL" VALUE="IOPLL"/>
        <PARAMETER NAME="PSU__CRL_APB__USB1_BUS_REF_CTRL__SRCSEL" VALUE="IOPLL"/>
        <PARAMETER NAME="PSU__CRL_APB__QSPI_REF_CTRL__SRCSEL" VALUE="IOPLL"/>
        <PARAMETER NAME="PSU__CRL_APB__SDIO0_REF_CTRL__SRCSEL" VALUE="IOPLL"/>
        <PARAMETER NAME="PSU__CRL_APB__SDIO1_REF_CTRL__SRCSEL" VALUE="IOPLL"/>
        <PARAMETER NAME="PSU__CRL_APB__UART0_REF_CTRL__SRCSEL" VALUE="IOPLL"/>
        <PARAMETER NAME="PSU__CRL_APB__UART1_REF_CTRL__SRCSEL" VALUE="IOPLL"/>
        <PARAMETER NAME="PSU__CRL_APB__I2C0_REF_CTRL__SRCSEL" VALUE="IOPLL"/>
        <PARAMETER NAME="PSU__CRL_APB__I2C1_REF_CTRL__SRCSEL" VALUE="IOPLL"/>
        <PARAMETER NAME="PSU__CRL_APB__SPI0_REF_CTRL__SRCSEL" VALUE="IOPLL"/>
        <PARAMETER NAME="PSU__CRL_APB__SPI1_REF_CTRL__SRCSEL" VALUE="IOPLL"/>
        <PARAMETER NAME="PSU__CRL_APB__CAN0_REF_CTRL__SRCSEL" VALUE="IOPLL"/>
        <PARAMETER NAME="PSU__CRL_APB__CAN1_REF_CTRL__SRCSEL" VALUE="IOPLL"/>
        <PARAMETER NAME="PSU__CRL_APB__DEBUG_R5_ATCLK_CTRL__SRCSEL" VALUE="RPLL"/>
        <PARAMETER NAME="PSU__CRL_APB__CPU_R5_CTRL__SRCSEL" VALUE="IOPLL"/>
        <PARAMETER NAME="PSU__CRL_APB__OCM_MAIN_CTRL__SRCSEL" VALUE="IOPLL"/>
        <PARAMETER NAME="PSU__CRL_APB__IOU_SWITCH_CTRL__SRCSEL" VALUE="RPLL"/>
        <PARAMETER NAME="PSU__CRL_APB__CSU_PLL_CTRL__SRCSEL" VALUE="SysOsc"/>
        <PARAMETER NAME="PSU__CRL_APB__PCAP_CTRL__SRCSEL" VALUE="IOPLL"/>
        <PARAMETER NAME="PSU__CRL_APB__LPD_LSBUS_CTRL__SRCSEL" VALUE="IOPLL"/>
        <PARAMETER NAME="PSU__CRL_APB__LPD_SWITCH_CTRL__SRCSEL" VALUE="RPLL"/>
        <PARAMETER NAME="PSU__CRL_APB__DBG_LPD_CTRL__SRCSEL" VALUE="IOPLL"/>
        <PARAMETER NAME="PSU__CRL_APB__NAND_REF_CTRL__SRCSEL" VALUE="IOPLL"/>
        <PARAMETER NAME="PSU__CRL_APB__ADMA_REF_CTRL__SRCSEL" VALUE="RPLL"/>
        <PARAMETER NAME="PSU__CRL_APB__DLL_REF_CTRL__SRCSEL" VALUE="IOPLL"/>
        <PARAMETER NAME="PSU__CRL_APB__AMS_REF_CTRL__SRCSEL" VALUE="IOPLL"/>
        <PARAMETER NAME="PSU__CRL_APB__TIMESTAMP_REF_CTRL__SRCSEL" VALUE="PSS_REF_CLK"/>
        <PARAMETER NAME="PSU__CRL_APB__AFI6_REF_CTRL__SRCSEL" VALUE="IOPLL"/>
        <PARAMETER NAME="PSU__CRL_APB__USB3_DUAL_REF_CTRL__SRCSEL" VALUE="IOPLL"/>
        <PARAMETER NAME="PSU__IOU_SLCR__WDT_CLK_SEL__SELECT" VALUE="APB"/>
        <PARAMETER NAME="PSU__FPD_SLCR__WDT_CLK_SEL__SELECT" VALUE="APB"/>
        <PARAMETER NAME="PSU__IOU_SLCR__IOU_TTC_APB_CLK__TTC0_SEL" VALUE="APB"/>
        <PARAMETER NAME="PSU__IOU_SLCR__IOU_TTC_APB_CLK__TTC1_SEL" VALUE="APB"/>
        <PARAMETER NAME="PSU__IOU_SLCR__IOU_TTC_APB_CLK__TTC2_SEL" VALUE="APB"/>
        <PARAMETER NAME="PSU__IOU_SLCR__IOU_TTC_APB_CLK__TTC3_SEL" VALUE="APB"/>
        <PARAMETER NAME="PSU__CRF_APB__APLL_FRAC_CFG__ENABLED" VALUE="0"/>
        <PARAMETER NAME="PSU__CRF_APB__VPLL_FRAC_CFG__ENABLED" VALUE="0"/>
        <PARAMETER NAME="PSU__CRF_APB__DPLL_FRAC_CFG__ENABLED" VALUE="0"/>
        <PARAMETER NAME="PSU__CRL_APB__IOPLL_FRAC_CFG__ENABLED" VALUE="0"/>
        <PARAMETER NAME="PSU__CRL_APB__RPLL_FRAC_CFG__ENABLED" VALUE="0"/>
        <PARAMETER NAME="PSU__CRF_APB__DP_VIDEO__FRAC_ENABLED" VALUE="0"/>
        <PARAMETER NAME="PSU__CRF_APB__DP_AUDIO__FRAC_ENABLED" VALUE="0"/>
        <PARAMETER NAME="PSU__CRF_APB__ACPU__FRAC_ENABLED" VALUE="0"/>
        <PARAMETER NAME="PSU__OVERRIDE__BASIC_CLOCK" VALUE="0"/>
        <PARAMETER NAME="PSU__DLL__ISUSED" VALUE="1"/>
        <PARAMETER NAME="PSU__PL_CLK0_BUF" VALUE="TRUE"/>
        <PARAMETER NAME="PSU__PL_CLK1_BUF" VALUE="TRUE"/>
        <PARAMETER NAME="PSU__PL_CLK2_BUF" VALUE="FALSE"/>
        <PARAMETER NAME="PSU__PL_CLK3_BUF" VALUE="FALSE"/>
        <PARAMETER NAME="PSU__CRF_APB__APLL_CTRL__FRACFREQ" VALUE="27.138"/>
        <PARAMETER NAME="PSU__CRF_APB__VPLL_CTRL__FRACFREQ" VALUE="27.138"/>
        <PARAMETER NAME="PSU__CRF_APB__DPLL_CTRL__FRACFREQ" VALUE="27.138"/>
        <PARAMETER NAME="PSU__CRL_APB__IOPLL_CTRL__FRACFREQ" VALUE="27.138"/>
        <PARAMETER NAME="PSU__CRL_APB__RPLL_CTRL__FRACFREQ" VALUE="27.138"/>
        <PARAMETER NAME="PSU__IOU_SLCR__TTC0__ACT_FREQMHZ" VALUE="100"/>
        <PARAMETER NAME="PSU__IOU_SLCR__TTC1__ACT_FREQMHZ" VALUE="100"/>
        <PARAMETER NAME="PSU__IOU_SLCR__TTC2__ACT_FREQMHZ" VALUE="100"/>
        <PARAMETER NAME="PSU__IOU_SLCR__TTC3__ACT_FREQMHZ" VALUE="100"/>
        <PARAMETER NAME="PSU__IOU_SLCR__WDT0__ACT_FREQMHZ" VALUE="100"/>
        <PARAMETER NAME="PSU__FPD_SLCR__WDT1__ACT_FREQMHZ" VALUE="100"/>
        <PARAMETER NAME="PSU__LPD_SLCR__CSUPMU__ACT_FREQMHZ" VALUE="100"/>
        <PARAMETER NAME="PSU__CRF_APB__ACPU_CTRL__ACT_FREQMHZ" VALUE="1199.999756"/>
        <PARAMETER NAME="PSU__CRF_APB__DBG_TRACE_CTRL__ACT_FREQMHZ" VALUE="250"/>
        <PARAMETER NAME="PSU__CRF_APB__DBG_FPD_CTRL__ACT_FREQMHZ" VALUE="249.999954"/>
        <PARAMETER NAME="PSU__CRF_APB__APM_CTRL__ACT_FREQMHZ" VALUE="1"/>
        <PARAMETER NAME="PSU__CRF_APB__DP_VIDEO_REF_CTRL__ACT_FREQMHZ" VALUE="299.999939"/>
        <PARAMETER NAME="PSU__CRF_APB__DP_AUDIO_REF_CTRL__ACT_FREQMHZ" VALUE="24.999996"/>
        <PARAMETER NAME="PSU__CRF_APB__DP_STC_REF_CTRL__ACT_FREQMHZ" VALUE="26.249996"/>
        <PARAMETER NAME="PSU__CRF_APB__DDR_CTRL__ACT_FREQMHZ" VALUE="599.999878"/>
        <PARAMETER NAME="PSU__DDR__INTERFACE__FREQMHZ" VALUE="600.000"/>
        <PARAMETER NAME="PSU__CRF_APB__GPU_REF_CTRL__ACT_FREQMHZ" VALUE="0"/>
        <PARAMETER NAME="PSU__CRF_APB__AFI0_REF_CTRL__ACT_FREQMHZ" VALUE="667"/>
        <PARAMETER NAME="PSU__CRF_APB__AFI1_REF_CTRL__ACT_FREQMHZ" VALUE="667"/>
        <PARAMETER NAME="PSU__CRF_APB__AFI2_REF_CTRL__ACT_FREQMHZ" VALUE="667"/>
        <PARAMETER NAME="PSU__CRF_APB__AFI3_REF_CTRL__ACT_FREQMHZ" VALUE="667"/>
        <PARAMETER NAME="PSU__CRF_APB__AFI4_REF_CTRL__ACT_FREQMHZ" VALUE="667"/>
        <PARAMETER NAME="PSU__CRF_APB__AFI5_REF_CTRL__ACT_FREQMHZ" VALUE="667"/>
        <PARAMETER NAME="PSU__CRF_APB__SATA_REF_CTRL__ACT_FREQMHZ" VALUE="250"/>
        <PARAMETER NAME="PSU__CRF_APB__PCIE_REF_CTRL__ACT_FREQMHZ" VALUE="250"/>
        <PARAMETER NAME="PSU__CRL_APB__PL0_REF_CTRL__ACT_FREQMHZ" VALUE="99.999985"/>
        <PARAMETER NAME="PSU__CRL_APB__PL1_REF_CTRL__ACT_FREQMHZ" VALUE="299.999939"/>
        <PARAMETER NAME="PSU__CRL_APB__PL2_REF_CTRL__ACT_FREQMHZ" VALUE="100"/>
        <PARAMETER NAME="PSU__CRL_APB__PL3_REF_CTRL__ACT_FREQMHZ" VALUE="100"/>
        <PARAMETER NAME="PSU__CRF_APB__GDMA_REF_CTRL__ACT_FREQMHZ" VALUE="599.999878"/>
        <PARAMETER NAME="PSU__CRF_APB__DPDMA_REF_CTRL__ACT_FREQMHZ" VALUE="599.999878"/>
        <PARAMETER NAME="PSU__CRF_APB__TOPSW_MAIN_CTRL__ACT_FREQMHZ" VALUE="399.999908"/>
        <PARAMETER NAME="PSU__CRF_APB__TOPSW_LSBUS_CTRL__ACT_FREQMHZ" VALUE="99.999985"/>
        <PARAMETER NAME="PSU__CRF_APB__GTGREF0_REF_CTRL__ACT_FREQMHZ" VALUE="-1"/>
        <PARAMETER NAME="PSU__CRF_APB__DBG_TSTMP_CTRL__ACT_FREQMHZ" VALUE="249.999954"/>
        <PARAMETER NAME="PSU__CRL_APB__GEM0_REF_CTRL__ACT_FREQMHZ" VALUE="125"/>
        <PARAMETER NAME="PSU__CRL_APB__GEM1_REF_CTRL__ACT_FREQMHZ" VALUE="124.999977"/>
        <PARAMETER NAME="PSU__CRL_APB__GEM2_REF_CTRL__ACT_FREQMHZ" VALUE="125"/>
        <PARAMETER NAME="PSU__CRL_APB__GEM3_REF_CTRL__ACT_FREQMHZ" VALUE="125"/>
        <PARAMETER NAME="PSU__CRL_APB__GEM_TSU_REF_CTRL__ACT_FREQMHZ" VALUE="249.999954"/>
        <PARAMETER NAME="PSU__CRL_APB__USB0_BUS_REF_CTRL__ACT_FREQMHZ" VALUE="249.999954"/>
        <PARAMETER NAME="PSU__CRL_APB__USB1_BUS_REF_CTRL__ACT_FREQMHZ" VALUE="249.999954"/>
        <PARAMETER NAME="PSU__CRL_APB__QSPI_REF_CTRL__ACT_FREQMHZ" VALUE="300"/>
        <PARAMETER NAME="PSU__CRL_APB__SDIO0_REF_CTRL__ACT_FREQMHZ" VALUE="187.499969"/>
        <PARAMETER NAME="PSU__CRL_APB__SDIO1_REF_CTRL__ACT_FREQMHZ" VALUE="200"/>
        <PARAMETER NAME="PSU__CRL_APB__UART0_REF_CTRL__ACT_FREQMHZ" VALUE="100"/>
        <PARAMETER NAME="PSU__CRL_APB__UART1_REF_CTRL__ACT_FREQMHZ" VALUE="99.999985"/>
        <PARAMETER NAME="PSU__CRL_APB__I2C0_REF_CTRL__ACT_FREQMHZ" VALUE="99.999985"/>
        <PARAMETER NAME="PSU__CRL_APB__I2C1_REF_CTRL__ACT_FREQMHZ" VALUE="99.999985"/>
        <PARAMETER NAME="PSU__CRL_APB__SPI0_REF_CTRL__ACT_FREQMHZ" VALUE="19.999996"/>
        <PARAMETER NAME="PSU__CRL_APB__SPI1_REF_CTRL__ACT_FREQMHZ" VALUE="1.000000"/>
        <PARAMETER NAME="PSU__CRL_APB__CAN0_REF_CTRL__ACT_FREQMHZ" VALUE="100"/>
        <PARAMETER NAME="PSU__CRL_APB__CAN1_REF_CTRL__ACT_FREQMHZ" VALUE="100"/>
        <PARAMETER NAME="PSU__CRL_APB__DEBUG_R5_ATCLK_CTRL__ACT_FREQMHZ" VALUE="1000"/>
        <PARAMETER NAME="PSU__CRL_APB__CPU_R5_CTRL__ACT_FREQMHZ" VALUE="499.999908"/>
        <PARAMETER NAME="PSU__CRL_APB__OCM_MAIN_CTRL__ACT_FREQMHZ" VALUE="500"/>
        <PARAMETER NAME="PSU__CRL_APB__IOU_SWITCH_CTRL__ACT_FREQMHZ" VALUE="262.499969"/>
        <PARAMETER NAME="PSU__CRL_APB__CSU_PLL_CTRL__ACT_FREQMHZ" VALUE="180"/>
        <PARAMETER NAME="PSU__CRL_APB__PCAP_CTRL__ACT_FREQMHZ" VALUE="187.499969"/>
        <PARAMETER NAME="PSU__CRL_APB__LPD_LSBUS_CTRL__ACT_FREQMHZ" VALUE="99.999985"/>
        <PARAMETER NAME="PSU__CRL_APB__LPD_SWITCH_CTRL__ACT_FREQMHZ" VALUE="524.999939"/>
        <PARAMETER NAME="PSU__CRL_APB__DBG_LPD_CTRL__ACT_FREQMHZ" VALUE="249.999954"/>
        <PARAMETER NAME="PSU__CRL_APB__NAND_REF_CTRL__ACT_FREQMHZ" VALUE="100"/>
        <PARAMETER NAME="PSU__CRL_APB__ADMA_REF_CTRL__ACT_FREQMHZ" VALUE="524.999939"/>
        <PARAMETER NAME="PSU__CRL_APB__DLL_REF_CTRL__ACT_FREQMHZ" VALUE="1499.999756"/>
        <PARAMETER NAME="PSU__CRL_APB__AMS_REF_CTRL__ACT_FREQMHZ" VALUE="49.999992"/>
        <PARAMETER NAME="PSU__CRL_APB__TIMESTAMP_REF_CTRL__ACT_FREQMHZ" VALUE="33.333328"/>
        <PARAMETER NAME="PSU__CRL_APB__AFI6_REF_CTRL__ACT_FREQMHZ" VALUE="500"/>
        <PARAMETER NAME="PSU__CRL_APB__USB3_DUAL_REF_CTRL__ACT_FREQMHZ" VALUE="19.999996"/>
        <PARAMETER NAME="PSU__CRF_APB__ACPU_CTRL__FREQMHZ" VALUE="1200"/>
        <PARAMETER NAME="PSU__CRF_APB__DBG_TRACE_CTRL__FREQMHZ" VALUE="250"/>
        <PARAMETER NAME="PSU__CRF_APB__DBG_FPD_CTRL__FREQMHZ" VALUE="250"/>
        <PARAMETER NAME="PSU__CRF_APB__APM_CTRL__FREQMHZ" VALUE="1"/>
        <PARAMETER NAME="PSU__CRF_APB__DP_VIDEO_REF_CTRL__FREQMHZ" VALUE="300"/>
        <PARAMETER NAME="PSU__CRF_APB__DP_AUDIO_REF_CTRL__FREQMHZ" VALUE="25"/>
        <PARAMETER NAME="PSU__CRF_APB__DP_STC_REF_CTRL__FREQMHZ" VALUE="27"/>
        <PARAMETER NAME="PSU__CRF_APB__DDR_CTRL__FREQMHZ" VALUE="1200"/>
        <PARAMETER NAME="PSU__CRF_APB__GPU_REF_CTRL__FREQMHZ" VALUE="600"/>
        <PARAMETER NAME="PSU__CRF_APB__AFI0_REF_CTRL__FREQMHZ" VALUE="667"/>
        <PARAMETER NAME="PSU__CRF_APB__AFI1_REF_CTRL__FREQMHZ" VALUE="667"/>
        <PARAMETER NAME="PSU__CRF_APB__AFI2_REF_CTRL__FREQMHZ" VALUE="667"/>
        <PARAMETER NAME="PSU__CRF_APB__AFI3_REF_CTRL__FREQMHZ" VALUE="667"/>
        <PARAMETER NAME="PSU__CRF_APB__AFI4_REF_CTRL__FREQMHZ" VALUE="667"/>
        <PARAMETER NAME="PSU__CRF_APB__AFI5_REF_CTRL__FREQMHZ" VALUE="667"/>
        <PARAMETER NAME="PSU__CRF_APB__SATA_REF_CTRL__FREQMHZ" VALUE="250"/>
        <PARAMETER NAME="PSU__CRF_APB__PCIE_REF_CTRL__FREQMHZ" VALUE="250"/>
        <PARAMETER NAME="PSU__CRL_APB__PL0_REF_CTRL__FREQMHZ" VALUE="100"/>
        <PARAMETER NAME="PSU__CRL_APB__PL1_REF_CTRL__FREQMHZ" VALUE="300"/>
        <PARAMETER NAME="PSU__CRL_APB__PL2_REF_CTRL__FREQMHZ" VALUE="100"/>
        <PARAMETER NAME="PSU__CRL_APB__PL3_REF_CTRL__FREQMHZ" VALUE="100"/>
        <PARAMETER NAME="PSU__CRF_APB__GDMA_REF_CTRL__FREQMHZ" VALUE="600"/>
        <PARAMETER NAME="PSU__CRF_APB__DPDMA_REF_CTRL__FREQMHZ" VALUE="600"/>
        <PARAMETER NAME="PSU__CRF_APB__TOPSW_MAIN_CTRL__FREQMHZ" VALUE="533.33"/>
        <PARAMETER NAME="PSU__CRF_APB__TOPSW_LSBUS_CTRL__FREQMHZ" VALUE="100"/>
        <PARAMETER NAME="PSU__CRF_APB__GTGREF0_REF_CTRL__FREQMHZ" VALUE="-1"/>
        <PARAMETER NAME="PSU__CRF_APB__DBG_TSTMP_CTRL__FREQMHZ" VALUE="250"/>
        <PARAMETER NAME="PSU__CRL_APB__GEM0_REF_CTRL__FREQMHZ" VALUE="125"/>
        <PARAMETER NAME="PSU__CRL_APB__GEM1_REF_CTRL__FREQMHZ" VALUE="125"/>
        <PARAMETER NAME="PSU__CRL_APB__GEM2_REF_CTRL__FREQMHZ" VALUE="125"/>
        <PARAMETER NAME="PSU__CRL_APB__GEM3_REF_CTRL__FREQMHZ" VALUE="125"/>
        <PARAMETER NAME="PSU__CRL_APB__GEM_TSU_REF_CTRL__FREQMHZ" VALUE="250"/>
        <PARAMETER NAME="PSU__CRL_APB__USB0_BUS_REF_CTRL__FREQMHZ" VALUE="250"/>
        <PARAMETER NAME="PSU__CRL_APB__USB1_BUS_REF_CTRL__FREQMHZ" VALUE="250"/>
        <PARAMETER NAME="PSU__CRL_APB__QSPI_REF_CTRL__FREQMHZ" VALUE="125"/>
        <PARAMETER NAME="PSU__CRL_APB__SDIO0_REF_CTRL__FREQMHZ" VALUE="200"/>
        <PARAMETER NAME="PSU__CRL_APB__SDIO1_REF_CTRL__FREQMHZ" VALUE="200"/>
        <PARAMETER NAME="PSU__CRL_APB__UART0_REF_CTRL__FREQMHZ" VALUE="100"/>
        <PARAMETER NAME="PSU__CRL_APB__UART1_REF_CTRL__FREQMHZ" VALUE="100"/>
        <PARAMETER NAME="PSU__CRL_APB__I2C0_REF_CTRL__FREQMHZ" VALUE="100"/>
        <PARAMETER NAME="PSU__CRL_APB__I2C1_REF_CTRL__FREQMHZ" VALUE="100"/>
        <PARAMETER NAME="PSU__CRL_APB__SPI0_REF_CTRL__FREQMHZ" VALUE="20"/>
        <PARAMETER NAME="PSU__CRL_APB__SPI1_REF_CTRL__FREQMHZ" VALUE="1"/>
        <PARAMETER NAME="PSU__CRL_APB__CAN0_REF_CTRL__FREQMHZ" VALUE="100"/>
        <PARAMETER NAME="PSU__CRL_APB__CAN1_REF_CTRL__FREQMHZ" VALUE="100"/>
        <PARAMETER NAME="PSU__CRL_APB__DEBUG_R5_ATCLK_CTRL__FREQMHZ" VALUE="1000"/>
        <PARAMETER NAME="PSU__CRL_APB__CPU_R5_CTRL__FREQMHZ" VALUE="500"/>
        <PARAMETER NAME="PSU__CRL_APB__OCM_MAIN_CTRL__FREQMHZ" VALUE="500"/>
        <PARAMETER NAME="PSU__CRL_APB__IOU_SWITCH_CTRL__FREQMHZ" VALUE="267"/>
        <PARAMETER NAME="PSU__CRL_APB__CSU_PLL_CTRL__FREQMHZ" VALUE="180"/>
        <PARAMETER NAME="PSU__CRL_APB__PCAP_CTRL__FREQMHZ" VALUE="200"/>
        <PARAMETER NAME="PSU__CRL_APB__LPD_LSBUS_CTRL__FREQMHZ" VALUE="100"/>
        <PARAMETER NAME="PSU__CRL_APB__LPD_SWITCH_CTRL__FREQMHZ" VALUE="533.333"/>
        <PARAMETER NAME="PSU__CRL_APB__DBG_LPD_CTRL__FREQMHZ" VALUE="250"/>
        <PARAMETER NAME="PSU__CRL_APB__NAND_REF_CTRL__FREQMHZ" VALUE="100"/>
        <PARAMETER NAME="PSU__CRL_APB__ADMA_REF_CTRL__FREQMHZ" VALUE="533.333"/>
        <PARAMETER NAME="PSU__CRL_APB__DLL_REF_CTRL__FREQMHZ" VALUE="1500"/>
        <PARAMETER NAME="PSU__CRL_APB__AMS_REF_CTRL__FREQMHZ" VALUE="50"/>
        <PARAMETER NAME="PSU__CRL_APB__TIMESTAMP_REF_CTRL__FREQMHZ" VALUE="100"/>
        <PARAMETER NAME="PSU__CRL_APB__AFI6_REF_CTRL__FREQMHZ" VALUE="500"/>
        <PARAMETER NAME="PSU__CRL_APB__USB3_DUAL_REF_CTRL__FREQMHZ" VALUE="20"/>
        <PARAMETER NAME="PSU__IOU_SLCR__TTC0__FREQMHZ" VALUE="100"/>
        <PARAMETER NAME="PSU__IOU_SLCR__TTC1__FREQMHZ" VALUE="100"/>
        <PARAMETER NAME="PSU__IOU_SLCR__TTC2__FREQMHZ" VALUE="100"/>
        <PARAMETER NAME="PSU__IOU_SLCR__TTC3__FREQMHZ" VALUE="100"/>
        <PARAMETER NAME="PSU__IOU_SLCR__WDT0__FREQMHZ" VALUE="100"/>
        <PARAMETER NAME="PSU__FPD_SLCR__WDT1__FREQMHZ" VALUE="100"/>
        <PARAMETER NAME="PSU__LPD_SLCR__CSUPMU__FREQMHZ" VALUE="100"/>
        <PARAMETER NAME="PSU__CSU__CSU_TAMPER_0__ENABLE" VALUE="0"/>
        <PARAMETER NAME="PSU__CSU__CSU_TAMPER_1__ENABLE" VALUE="0"/>
        <PARAMETER NAME="PSU__CSU__CSU_TAMPER_2__ENABLE" VALUE="0"/>
        <PARAMETER NAME="PSU__CSU__CSU_TAMPER_3__ENABLE" VALUE="0"/>
        <PARAMETER NAME="PSU__CSU__CSU_TAMPER_4__ENABLE" VALUE="0"/>
        <PARAMETER NAME="PSU__CSU__CSU_TAMPER_5__ENABLE" VALUE="0"/>
        <PARAMETER NAME="PSU__CSU__CSU_TAMPER_6__ENABLE" VALUE="0"/>
        <PARAMETER NAME="PSU__CSU__CSU_TAMPER_7__ENABLE" VALUE="0"/>
        <PARAMETER NAME="PSU__CSU__CSU_TAMPER_8__ENABLE" VALUE="0"/>
        <PARAMETER NAME="PSU__CSU__CSU_TAMPER_9__ENABLE" VALUE="0"/>
        <PARAMETER NAME="PSU__CSU__CSU_TAMPER_10__ENABLE" VALUE="0"/>
        <PARAMETER NAME="PSU__CSU__CSU_TAMPER_11__ENABLE" VALUE="0"/>
        <PARAMETER NAME="PSU__CSU__CSU_TAMPER_12__ENABLE" VALUE="0"/>
        <PARAMETER NAME="PSU__CSU__CSU_TAMPER_0__ERASE_BBRAM" VALUE="0"/>
        <PARAMETER NAME="PSU__CSU__CSU_TAMPER_1__ERASE_BBRAM" VALUE="0"/>
        <PARAMETER NAME="PSU__CSU__CSU_TAMPER_2__ERASE_BBRAM" VALUE="0"/>
        <PARAMETER NAME="PSU__CSU__CSU_TAMPER_3__ERASE_BBRAM" VALUE="0"/>
        <PARAMETER NAME="PSU__CSU__CSU_TAMPER_4__ERASE_BBRAM" VALUE="0"/>
        <PARAMETER NAME="PSU__CSU__CSU_TAMPER_5__ERASE_BBRAM" VALUE="0"/>
        <PARAMETER NAME="PSU__CSU__CSU_TAMPER_6__ERASE_BBRAM" VALUE="0"/>
        <PARAMETER NAME="PSU__CSU__CSU_TAMPER_7__ERASE_BBRAM" VALUE="0"/>
        <PARAMETER NAME="PSU__CSU__CSU_TAMPER_8__ERASE_BBRAM" VALUE="0"/>
        <PARAMETER NAME="PSU__CSU__CSU_TAMPER_9__ERASE_BBRAM" VALUE="0"/>
        <PARAMETER NAME="PSU__CSU__CSU_TAMPER_10__ERASE_BBRAM" VALUE="0"/>
        <PARAMETER NAME="PSU__CSU__CSU_TAMPER_11__ERASE_BBRAM" VALUE="0"/>
        <PARAMETER NAME="PSU__CSU__CSU_TAMPER_12__ERASE_BBRAM" VALUE="0"/>
        <PARAMETER NAME="PSU__CSU__CSU_TAMPER_0__RESPONSE" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PSU__CSU__CSU_TAMPER_1__RESPONSE" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PSU__CSU__CSU_TAMPER_2__RESPONSE" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PSU__CSU__CSU_TAMPER_3__RESPONSE" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PSU__CSU__CSU_TAMPER_4__RESPONSE" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PSU__CSU__CSU_TAMPER_5__RESPONSE" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PSU__CSU__CSU_TAMPER_6__RESPONSE" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PSU__CSU__CSU_TAMPER_7__RESPONSE" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PSU__CSU__CSU_TAMPER_8__RESPONSE" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PSU__CSU__CSU_TAMPER_9__RESPONSE" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PSU__CSU__CSU_TAMPER_10__RESPONSE" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PSU__CSU__CSU_TAMPER_11__RESPONSE" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PSU__CSU__CSU_TAMPER_12__RESPONSE" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PSU__GEN_IPI_0__MASTER" VALUE="APU"/>
        <PARAMETER NAME="PSU__GEN_IPI_1__MASTER" VALUE="RPU0"/>
        <PARAMETER NAME="PSU__GEN_IPI_2__MASTER" VALUE="RPU1"/>
        <PARAMETER NAME="PSU__GEN_IPI_3__MASTER" VALUE="PMU"/>
        <PARAMETER NAME="PSU__GEN_IPI_4__MASTER" VALUE="PMU"/>
        <PARAMETER NAME="PSU__GEN_IPI_5__MASTER" VALUE="PMU"/>
        <PARAMETER NAME="PSU__GEN_IPI_6__MASTER" VALUE="PMU"/>
        <PARAMETER NAME="PSU__GEN_IPI_7__MASTER" VALUE="NONE"/>
        <PARAMETER NAME="PSU__GEN_IPI_8__MASTER" VALUE="NONE"/>
        <PARAMETER NAME="PSU__GEN_IPI_9__MASTER" VALUE="NONE"/>
        <PARAMETER NAME="PSU__GEN_IPI_10__MASTER" VALUE="NONE"/>
        <PARAMETER NAME="PSU__GEN_IPI__TRUSTZONE" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PSU__IRQ_P2F_RPU_PERMON__INT" VALUE="0"/>
        <PARAMETER NAME="PSU__IRQ_P2F_OCM_ERR__INT" VALUE="0"/>
        <PARAMETER NAME="PSU__IRQ_P2F_LPD_APB__INT" VALUE="0"/>
        <PARAMETER NAME="PSU__IRQ_P2F_R5_CORE0_ECC_ERR__INT" VALUE="0"/>
        <PARAMETER NAME="PSU__IRQ_P2F_R5_CORE1_ECC_ERR__INT" VALUE="0"/>
        <PARAMETER NAME="PSU__IRQ_P2F_NAND__INT" VALUE="0"/>
        <PARAMETER NAME="PSU__IRQ_P2F_QSPI__INT" VALUE="0"/>
        <PARAMETER NAME="PSU__IRQ_P2F_GPIO__INT" VALUE="0"/>
        <PARAMETER NAME="PSU__IRQ_P2F_I2C0__INT" VALUE="0"/>
        <PARAMETER NAME="PSU__IRQ_P2F_I2C1__INT" VALUE="0"/>
        <PARAMETER NAME="PSU__IRQ_P2F_SPI0__INT" VALUE="0"/>
        <PARAMETER NAME="PSU__IRQ_P2F_SPI1__INT" VALUE="0"/>
        <PARAMETER NAME="PSU__IRQ_P2F_UART0__INT" VALUE="0"/>
        <PARAMETER NAME="PSU__IRQ_P2F_UART1__INT" VALUE="0"/>
        <PARAMETER NAME="PSU__IRQ_P2F_CAN0__INT" VALUE="0"/>
        <PARAMETER NAME="PSU__IRQ_P2F_CAN1__INT" VALUE="0"/>
        <PARAMETER NAME="PSU__IRQ_P2F_LPD_APM__INT" VALUE="0"/>
        <PARAMETER NAME="PSU__IRQ_P2F_RTC_ALARM__INT" VALUE="0"/>
        <PARAMETER NAME="PSU__IRQ_P2F_RTC_SECONDS__INT" VALUE="0"/>
        <PARAMETER NAME="PSU__IRQ_P2F_CLKMON__INT" VALUE="0"/>
        <PARAMETER NAME="PSU__IRQ_P2F_PL_IPI__INT" VALUE="0"/>
        <PARAMETER NAME="PSU__IRQ_P2F_RPU_IPI__INT" VALUE="0"/>
        <PARAMETER NAME="PSU__IRQ_P2F_APU_IPI__INT" VALUE="0"/>
        <PARAMETER NAME="PSU__IRQ_P2F_TTC0__INT0" VALUE="0"/>
        <PARAMETER NAME="PSU__IRQ_P2F_TTC0__INT1" VALUE="0"/>
        <PARAMETER NAME="PSU__IRQ_P2F_TTC0__INT2" VALUE="0"/>
        <PARAMETER NAME="PSU__IRQ_P2F_TTC1__INT0" VALUE="0"/>
        <PARAMETER NAME="PSU__IRQ_P2F_TTC1__INT1" VALUE="0"/>
        <PARAMETER NAME="PSU__IRQ_P2F_TTC1__INT2" VALUE="0"/>
        <PARAMETER NAME="PSU__IRQ_P2F_TTC2__INT0" VALUE="0"/>
        <PARAMETER NAME="PSU__IRQ_P2F_TTC2__INT1" VALUE="0"/>
        <PARAMETER NAME="PSU__IRQ_P2F_TTC2__INT2" VALUE="0"/>
        <PARAMETER NAME="PSU__IRQ_P2F_TTC3__INT0" VALUE="0"/>
        <PARAMETER NAME="PSU__IRQ_P2F_TTC3__INT1" VALUE="0"/>
        <PARAMETER NAME="PSU__IRQ_P2F_TTC3__INT2" VALUE="0"/>
        <PARAMETER NAME="PSU__IRQ_P2F_SDIO0__INT" VALUE="0"/>
        <PARAMETER NAME="PSU__IRQ_P2F_SDIO1__INT" VALUE="0"/>
        <PARAMETER NAME="PSU__IRQ_P2F_SDIO0_WAKE__INT" VALUE="0"/>
        <PARAMETER NAME="PSU__IRQ_P2F_SDIO1_WAKE__INT" VALUE="0"/>
        <PARAMETER NAME="PSU__IRQ_P2F_LP_WDT__INT" VALUE="0"/>
        <PARAMETER NAME="PSU__IRQ_P2F_CSUPMU_WDT__INT" VALUE="0"/>
        <PARAMETER NAME="PSU__IRQ_P2F_ATB_LPD__INT" VALUE="0"/>
        <PARAMETER NAME="PSU__IRQ_P2F_AIB_AXI__INT" VALUE="0"/>
        <PARAMETER NAME="PSU__IRQ_P2F_AMS__INT" VALUE="0"/>
        <PARAMETER NAME="PSU__IRQ_P2F_ENT0__INT" VALUE="0"/>
        <PARAMETER NAME="PSU__IRQ_P2F_ENT0_WAKEUP__INT" VALUE="0"/>
        <PARAMETER NAME="PSU__IRQ_P2F_ENT1__INT" VALUE="0"/>
        <PARAMETER NAME="PSU__IRQ_P2F_ENT1_WAKEUP__INT" VALUE="0"/>
        <PARAMETER NAME="PSU__IRQ_P2F_ENT2__INT" VALUE="0"/>
        <PARAMETER NAME="PSU__IRQ_P2F_ENT2_WAKEUP__INT" VALUE="0"/>
        <PARAMETER NAME="PSU__IRQ_P2F_ENT3__INT" VALUE="0"/>
        <PARAMETER NAME="PSU__IRQ_P2F_ENT3_WAKEUP__INT" VALUE="0"/>
        <PARAMETER NAME="PSU__IRQ_P2F_USB3_ENDPOINT__INT0" VALUE="0"/>
        <PARAMETER NAME="PSU__IRQ_P2F_USB3_OTG__INT0" VALUE="0"/>
        <PARAMETER NAME="PSU__IRQ_P2F_USB3_ENDPOINT__INT1" VALUE="0"/>
        <PARAMETER NAME="PSU__IRQ_P2F_USB3_OTG__INT1" VALUE="0"/>
        <PARAMETER NAME="PSU__IRQ_P2F_USB3_PMU_WAKEUP__INT" VALUE="0"/>
        <PARAMETER NAME="PSU__IRQ_P2F_ADMA_CHAN__INT" VALUE="0"/>
        <PARAMETER NAME="PSU__IRQ_P2F_CSU__INT" VALUE="0"/>
        <PARAMETER NAME="PSU__IRQ_P2F_CSU_DMA__INT" VALUE="0"/>
        <PARAMETER NAME="PSU__IRQ_P2F_EFUSE__INT" VALUE="0"/>
        <PARAMETER NAME="PSU__IRQ_P2F_XMPU_LPD__INT" VALUE="0"/>
        <PARAMETER NAME="PSU__IRQ_P2F_DDR_SS__INT" VALUE="0"/>
        <PARAMETER NAME="PSU__IRQ_P2F_FP_WDT__INT" VALUE="0"/>
        <PARAMETER NAME="PSU__IRQ_P2F_PCIE_MSI__INT" VALUE="0"/>
        <PARAMETER NAME="PSU__IRQ_P2F_PCIE_LEGACY__INT" VALUE="0"/>
        <PARAMETER NAME="PSU__IRQ_P2F_PCIE_DMA__INT" VALUE="0"/>
        <PARAMETER NAME="PSU__IRQ_P2F_PCIE_MSC__INT" VALUE="0"/>
        <PARAMETER NAME="PSU__IRQ_P2F_DPORT__INT" VALUE="0"/>
        <PARAMETER NAME="PSU__IRQ_P2F_FPD_APB__INT" VALUE="0"/>
        <PARAMETER NAME="PSU__IRQ_P2F_FPD_ATB_ERR__INT" VALUE="0"/>
        <PARAMETER NAME="PSU__IRQ_P2F_DPDMA__INT" VALUE="0"/>
        <PARAMETER NAME="PSU__IRQ_P2F_APM_FPD__INT" VALUE="0"/>
        <PARAMETER NAME="PSU__IRQ_P2F_GDMA_CHAN__INT" VALUE="0"/>
        <PARAMETER NAME="PSU__IRQ_P2F_GPU__INT" VALUE="0"/>
        <PARAMETER NAME="PSU__IRQ_P2F_SATA__INT" VALUE="0"/>
        <PARAMETER NAME="PSU__IRQ_P2F_XMPU_FPD__INT" VALUE="0"/>
        <PARAMETER NAME="PSU__IRQ_P2F_APU_CPUMNT__INT" VALUE="0"/>
        <PARAMETER NAME="PSU__IRQ_P2F_APU_CTI__INT" VALUE="0"/>
        <PARAMETER NAME="PSU__IRQ_P2F_APU_PMU__INT" VALUE="0"/>
        <PARAMETER NAME="PSU__IRQ_P2F_APU_COMM__INT" VALUE="0"/>
        <PARAMETER NAME="PSU__IRQ_P2F_APU_L2ERR__INT" VALUE="0"/>
        <PARAMETER NAME="PSU__IRQ_P2F_APU_EXTERR__INT" VALUE="0"/>
        <PARAMETER NAME="PSU__IRQ_P2F_APU_REGS__INT" VALUE="0"/>
        <PARAMETER NAME="PSU__IRQ_P2F__INTF_PPD_CCI__INT" VALUE="0"/>
        <PARAMETER NAME="PSU__IRQ_P2F__INTF_FPD_SMMU__INT" VALUE="0"/>
        <PARAMETER NAME="PSU__NUM_F2P0__INTR__INPUTS" VALUE="1"/>
        <PARAMETER NAME="PSU__NUM_F2P1__INTR__INPUTS" VALUE="1"/>
        <PARAMETER NAME="PSU__NUM_FABRIC_RESETS" VALUE="1"/>
        <PARAMETER NAME="PSU__GPIO_EMIO_WIDTH" VALUE="95"/>
        <PARAMETER NAME="PSU__HPM0_FPD__NUM_WRITE_THREADS" VALUE="4"/>
        <PARAMETER NAME="PSU__HPM0_FPD__NUM_READ_THREADS" VALUE="4"/>
        <PARAMETER NAME="PSU__HPM1_FPD__NUM_WRITE_THREADS" VALUE="4"/>
        <PARAMETER NAME="PSU__HPM1_FPD__NUM_READ_THREADS" VALUE="4"/>
        <PARAMETER NAME="PSU__HPM0_LPD__NUM_WRITE_THREADS" VALUE="4"/>
        <PARAMETER NAME="PSU__HPM0_LPD__NUM_READ_THREADS" VALUE="4"/>
        <PARAMETER NAME="PSU__TRISTATE__INVERTED" VALUE="1"/>
        <PARAMETER NAME="PSU__GPIO_EMIO__WIDTH" VALUE="[94:0]"/>
        <PARAMETER NAME="PSU__REPORT__DBGLOG" VALUE="0"/>
        <PARAMETER NAME="IIC0_BOARD_INTERFACE" VALUE="custom"/>
        <PARAMETER NAME="IIC1_BOARD_INTERFACE" VALUE="custom"/>
        <PARAMETER NAME="QSPI_BOARD_INTERFACE" VALUE="custom"/>
        <PARAMETER NAME="NAND_BOARD_INTERFACE" VALUE="custom"/>
        <PARAMETER NAME="SD0_BOARD_INTERFACE" VALUE="custom"/>
        <PARAMETER NAME="SD1_BOARD_INTERFACE" VALUE="custom"/>
        <PARAMETER NAME="CAN0_BOARD_INTERFACE" VALUE="custom"/>
        <PARAMETER NAME="CAN1_BOARD_INTERFACE" VALUE="custom"/>
        <PARAMETER NAME="PJTAG_BOARD_INTERFACE" VALUE="custom"/>
        <PARAMETER NAME="PMU_BOARD_INTERFACE" VALUE="custom"/>
        <PARAMETER NAME="CSU_BOARD_INTERFACE" VALUE="custom"/>
        <PARAMETER NAME="SPI0_BOARD_INTERFACE" VALUE="custom"/>
        <PARAMETER NAME="SPI1_BOARD_INTERFACE" VALUE="custom"/>
        <PARAMETER NAME="UART0_BOARD_INTERFACE" VALUE="custom"/>
        <PARAMETER NAME="UART1_BOARD_INTERFACE" VALUE="custom"/>
        <PARAMETER NAME="GPIO_BOARD_INTERFACE" VALUE="custom"/>
        <PARAMETER NAME="SWDT0_BOARD_INTERFACE" VALUE="custom"/>
        <PARAMETER NAME="SWDT1_BOARD_INTERFACE" VALUE="custom"/>
        <PARAMETER NAME="TRACE_BOARD_INTERFACE" VALUE="custom"/>
        <PARAMETER NAME="TTC0_BOARD_INTERFACE" VALUE="custom"/>
        <PARAMETER NAME="TTC1_BOARD_INTERFACE" VALUE="custom"/>
        <PARAMETER NAME="TTC2_BOARD_INTERFACE" VALUE="custom"/>
        <PARAMETER NAME="TTC3_BOARD_INTERFACE" VALUE="custom"/>
        <PARAMETER NAME="GEM0_BOARD_INTERFACE" VALUE="custom"/>
        <PARAMETER NAME="GEM1_BOARD_INTERFACE" VALUE="custom"/>
        <PARAMETER NAME="GEM2_BOARD_INTERFACE" VALUE="custom"/>
        <PARAMETER NAME="GEM3_BOARD_INTERFACE" VALUE="custom"/>
        <PARAMETER NAME="USB0_BOARD_INTERFACE" VALUE="custom"/>
        <PARAMETER NAME="USB1_BOARD_INTERFACE" VALUE="custom"/>
        <PARAMETER NAME="PCIE_BOARD_INTERFACE" VALUE="custom"/>
        <PARAMETER NAME="DP_BOARD_INTERFACE" VALUE="custom"/>
        <PARAMETER NAME="SATA_BOARD_INTERFACE" VALUE="custom"/>
        <PARAMETER NAME="preset" VALUE="None"/>
        <PARAMETER NAME="PSU__SD0_ROUTE_THROUGH_FPD" VALUE="0"/>
        <PARAMETER NAME="PSU__SD1_ROUTE_THROUGH_FPD" VALUE="0"/>
        <PARAMETER NAME="PSU__NAND_ROUTE_THROUGH_FPD" VALUE="0"/>
        <PARAMETER NAME="PSU__QSPI_ROUTE_THROUGH_FPD" VALUE="0"/>
        <PARAMETER NAME="PSU__GEM0_ROUTE_THROUGH_FPD" VALUE="0"/>
        <PARAMETER NAME="PSU__GEM1_ROUTE_THROUGH_FPD" VALUE="0"/>
        <PARAMETER NAME="PSU__GEM2_ROUTE_THROUGH_FPD" VALUE="0"/>
        <PARAMETER NAME="PSU__GEM3_ROUTE_THROUGH_FPD" VALUE="0"/>
        <PARAMETER NAME="PSU__RPU_COHERENCY" VALUE="0"/>
        <PARAMETER NAME="PSU__PMU_COHERENCY" VALUE="0"/>
        <PARAMETER NAME="PSU__CSU_COHERENCY" VALUE="0"/>
        <PARAMETER NAME="PSU__USB0_COHERENCY" VALUE="0"/>
        <PARAMETER NAME="PSU__USB1_COHERENCY" VALUE="0"/>
        <PARAMETER NAME="PSU__LPDMA0_COHERENCY" VALUE="0"/>
        <PARAMETER NAME="PSU__LPDMA1_COHERENCY" VALUE="0"/>
        <PARAMETER NAME="PSU__LPDMA2_COHERENCY" VALUE="0"/>
        <PARAMETER NAME="PSU__LPDMA3_COHERENCY" VALUE="0"/>
        <PARAMETER NAME="PSU__LPDMA4_COHERENCY" VALUE="0"/>
        <PARAMETER NAME="PSU__LPDMA5_COHERENCY" VALUE="0"/>
        <PARAMETER NAME="PSU__LPDMA6_COHERENCY" VALUE="0"/>
        <PARAMETER NAME="PSU__LPDMA7_COHERENCY" VALUE="0"/>
        <PARAMETER NAME="PSU__SD0_COHERENCY" VALUE="0"/>
        <PARAMETER NAME="PSU__SD1_COHERENCY" VALUE="0"/>
        <PARAMETER NAME="PSU__NAND_COHERENCY" VALUE="0"/>
        <PARAMETER NAME="PSU__QSPI_COHERENCY" VALUE="0"/>
        <PARAMETER NAME="PSU__ENET0__TSU__ENABLE" VALUE="0"/>
        <PARAMETER NAME="PSU__ENET1__TSU__ENABLE" VALUE="0"/>
        <PARAMETER NAME="PSU__ENET2__TSU__ENABLE" VALUE="0"/>
        <PARAMETER NAME="PSU__ENET3__TSU__ENABLE" VALUE="0"/>
        <PARAMETER NAME="PSU__TSU__BUFG_PORT_PAIR" VALUE="0"/>
        <PARAMETER NAME="PSU__TSU__BUFG_PORT_LOOPBACK" VALUE="0"/>
        <PARAMETER NAME="PSU__GEM0_COHERENCY" VALUE="0"/>
        <PARAMETER NAME="PSU__GEM1_COHERENCY" VALUE="0"/>
        <PARAMETER NAME="PSU__GEM2_COHERENCY" VALUE="0"/>
        <PARAMETER NAME="PSU__GEM3_COHERENCY" VALUE="0"/>
        <PARAMETER NAME="PSU__AFI0_COHERENCY" VALUE="0"/>
        <PARAMETER NAME="PSU__AFI1_COHERENCY" VALUE="0"/>
        <PARAMETER NAME="PSU__FPDMASTERS_COHERENCY" VALUE="0"/>
        <PARAMETER NAME="PSU__ENABLE__DDR__REFRESH__SIGNALS" VALUE="0"/>
        <PARAMETER NAME="PSU__M_AXI_GP0__FREQMHZ" VALUE="299.999939"/>
        <PARAMETER NAME="PSU__M_AXI_GP1__FREQMHZ" VALUE="99.999985"/>
        <PARAMETER NAME="PSU__M_AXI_GP2__FREQMHZ" VALUE="10"/>
        <PARAMETER NAME="PSU__S_AXI_GP0__FREQMHZ" VALUE="10"/>
        <PARAMETER NAME="PSU__S_AXI_GP1__FREQMHZ" VALUE="10"/>
        <PARAMETER NAME="PSU__S_AXI_GP2__FREQMHZ" VALUE="10"/>
        <PARAMETER NAME="PSU__S_AXI_GP3__FREQMHZ" VALUE="10"/>
        <PARAMETER NAME="PSU__S_AXI_GP4__FREQMHZ" VALUE="310.0"/>
        <PARAMETER NAME="PSU__S_AXI_GP5__FREQMHZ" VALUE="10"/>
        <PARAMETER NAME="PSU__S_AXI_GP6__FREQMHZ" VALUE="10"/>
        <PARAMETER NAME="PSU_SD1_INTERNAL_BUS_WIDTH" VALUE="8"/>
        <PARAMETER NAME="Component_Name" VALUE="adj_zynq_ultra_ps_e_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="299999939" DIR="I" NAME="maxihpm0_fpd_aclk" SIGIS="clk" SIGNAME="zynq_ultra_ps_e_0_pl_clk1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0" PORT="pl_clk1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="maxigp0_awid" RIGHT="0" SIGIS="undef" SIGNAME="axi_hpm0_fpd_S00_AXI_awid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_hpm0_fpd" PORT="S00_AXI_awid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="39" NAME="maxigp0_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_hpm0_fpd_S00_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_hpm0_fpd" PORT="S00_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="maxigp0_awlen" RIGHT="0" SIGIS="undef" SIGNAME="axi_hpm0_fpd_S00_AXI_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_hpm0_fpd" PORT="S00_AXI_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="maxigp0_awsize" RIGHT="0" SIGIS="undef" SIGNAME="axi_hpm0_fpd_S00_AXI_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_hpm0_fpd" PORT="S00_AXI_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="maxigp0_awburst" RIGHT="0" SIGIS="undef" SIGNAME="axi_hpm0_fpd_S00_AXI_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_hpm0_fpd" PORT="S00_AXI_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="maxigp0_awlock" SIGIS="undef" SIGNAME="axi_hpm0_fpd_S00_AXI_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_hpm0_fpd" PORT="S00_AXI_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="maxigp0_awcache" RIGHT="0" SIGIS="undef" SIGNAME="axi_hpm0_fpd_S00_AXI_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_hpm0_fpd" PORT="S00_AXI_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="maxigp0_awprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_hpm0_fpd_S00_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_hpm0_fpd" PORT="S00_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="maxigp0_awvalid" SIGIS="undef" SIGNAME="axi_hpm0_fpd_S00_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_hpm0_fpd" PORT="S00_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="maxigp0_awuser" RIGHT="0" SIGIS="undef" SIGNAME="axi_hpm0_fpd_S00_AXI_awuser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_hpm0_fpd" PORT="S00_AXI_awuser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="maxigp0_awready" SIGIS="undef" SIGNAME="axi_hpm0_fpd_S00_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_hpm0_fpd" PORT="S00_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="127" NAME="maxigp0_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_hpm0_fpd_S00_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_hpm0_fpd" PORT="S00_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="maxigp0_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi_hpm0_fpd_S00_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_hpm0_fpd" PORT="S00_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="maxigp0_wlast" SIGIS="undef" SIGNAME="axi_hpm0_fpd_S00_AXI_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_hpm0_fpd" PORT="S00_AXI_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="maxigp0_wvalid" SIGIS="undef" SIGNAME="axi_hpm0_fpd_S00_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_hpm0_fpd" PORT="S00_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="maxigp0_wready" SIGIS="undef" SIGNAME="axi_hpm0_fpd_S00_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_hpm0_fpd" PORT="S00_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="maxigp0_bid" RIGHT="0" SIGIS="undef" SIGNAME="axi_hpm0_fpd_S00_AXI_bid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_hpm0_fpd" PORT="S00_AXI_bid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="maxigp0_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_hpm0_fpd_S00_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_hpm0_fpd" PORT="S00_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="maxigp0_bvalid" SIGIS="undef" SIGNAME="axi_hpm0_fpd_S00_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_hpm0_fpd" PORT="S00_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="maxigp0_bready" SIGIS="undef" SIGNAME="axi_hpm0_fpd_S00_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_hpm0_fpd" PORT="S00_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="maxigp0_arid" RIGHT="0" SIGIS="undef" SIGNAME="axi_hpm0_fpd_S00_AXI_arid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_hpm0_fpd" PORT="S00_AXI_arid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="39" NAME="maxigp0_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_hpm0_fpd_S00_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_hpm0_fpd" PORT="S00_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="maxigp0_arlen" RIGHT="0" SIGIS="undef" SIGNAME="axi_hpm0_fpd_S00_AXI_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_hpm0_fpd" PORT="S00_AXI_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="maxigp0_arsize" RIGHT="0" SIGIS="undef" SIGNAME="axi_hpm0_fpd_S00_AXI_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_hpm0_fpd" PORT="S00_AXI_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="maxigp0_arburst" RIGHT="0" SIGIS="undef" SIGNAME="axi_hpm0_fpd_S00_AXI_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_hpm0_fpd" PORT="S00_AXI_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="maxigp0_arlock" SIGIS="undef" SIGNAME="axi_hpm0_fpd_S00_AXI_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_hpm0_fpd" PORT="S00_AXI_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="maxigp0_arcache" RIGHT="0" SIGIS="undef" SIGNAME="axi_hpm0_fpd_S00_AXI_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_hpm0_fpd" PORT="S00_AXI_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="maxigp0_arprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_hpm0_fpd_S00_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_hpm0_fpd" PORT="S00_AXI_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="maxigp0_arvalid" SIGIS="undef" SIGNAME="axi_hpm0_fpd_S00_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_hpm0_fpd" PORT="S00_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="maxigp0_aruser" RIGHT="0" SIGIS="undef" SIGNAME="axi_hpm0_fpd_S00_AXI_aruser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_hpm0_fpd" PORT="S00_AXI_aruser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="maxigp0_arready" SIGIS="undef" SIGNAME="axi_hpm0_fpd_S00_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_hpm0_fpd" PORT="S00_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="maxigp0_rid" RIGHT="0" SIGIS="undef" SIGNAME="axi_hpm0_fpd_S00_AXI_rid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_hpm0_fpd" PORT="S00_AXI_rid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="127" NAME="maxigp0_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_hpm0_fpd_S00_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_hpm0_fpd" PORT="S00_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="maxigp0_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_hpm0_fpd_S00_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_hpm0_fpd" PORT="S00_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="maxigp0_rlast" SIGIS="undef" SIGNAME="axi_hpm0_fpd_S00_AXI_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_hpm0_fpd" PORT="S00_AXI_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="maxigp0_rvalid" SIGIS="undef" SIGNAME="axi_hpm0_fpd_S00_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_hpm0_fpd" PORT="S00_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="maxigp0_rready" SIGIS="undef" SIGNAME="axi_hpm0_fpd_S00_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_hpm0_fpd" PORT="S00_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="maxigp0_awqos" RIGHT="0" SIGIS="undef" SIGNAME="axi_hpm0_fpd_S00_AXI_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_hpm0_fpd" PORT="S00_AXI_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="maxigp0_arqos" RIGHT="0" SIGIS="undef" SIGNAME="axi_hpm0_fpd_S00_AXI_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_hpm0_fpd" PORT="S00_AXI_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="99999985" DIR="I" NAME="maxihpm1_fpd_aclk" SIGIS="clk" SIGNAME="zynq_ultra_ps_e_0_pl_clk0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0" PORT="pl_clk0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="maxigp1_awid" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_S00_AXI_awid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S00_AXI_awid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="39" NAME="maxigp1_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_S00_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S00_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="maxigp1_awlen" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_S00_AXI_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S00_AXI_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="maxigp1_awsize" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_S00_AXI_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S00_AXI_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="maxigp1_awburst" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_S00_AXI_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S00_AXI_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="maxigp1_awlock" SIGIS="undef" SIGNAME="axi_interconnect_0_S00_AXI_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S00_AXI_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="maxigp1_awcache" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_S00_AXI_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S00_AXI_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="maxigp1_awprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_S00_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S00_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="maxigp1_awvalid" SIGIS="undef" SIGNAME="axi_interconnect_0_S00_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S00_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="maxigp1_awuser" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="maxigp1_awready" SIGIS="undef" SIGNAME="axi_interconnect_0_S00_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S00_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="127" NAME="maxigp1_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_S00_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S00_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="maxigp1_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_S00_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S00_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="maxigp1_wlast" SIGIS="undef" SIGNAME="axi_interconnect_0_S00_AXI_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S00_AXI_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="maxigp1_wvalid" SIGIS="undef" SIGNAME="axi_interconnect_0_S00_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S00_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="maxigp1_wready" SIGIS="undef" SIGNAME="axi_interconnect_0_S00_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S00_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="maxigp1_bid" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_S00_AXI_bid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S00_AXI_bid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="maxigp1_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_S00_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S00_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="maxigp1_bvalid" SIGIS="undef" SIGNAME="axi_interconnect_0_S00_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S00_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="maxigp1_bready" SIGIS="undef" SIGNAME="axi_interconnect_0_S00_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S00_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="maxigp1_arid" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_S00_AXI_arid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S00_AXI_arid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="39" NAME="maxigp1_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_S00_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S00_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="maxigp1_arlen" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_S00_AXI_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S00_AXI_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="maxigp1_arsize" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_S00_AXI_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S00_AXI_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="maxigp1_arburst" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_S00_AXI_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S00_AXI_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="maxigp1_arlock" SIGIS="undef" SIGNAME="axi_interconnect_0_S00_AXI_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S00_AXI_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="maxigp1_arcache" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_S00_AXI_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S00_AXI_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="maxigp1_arprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_S00_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S00_AXI_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="maxigp1_arvalid" SIGIS="undef" SIGNAME="axi_interconnect_0_S00_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S00_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="maxigp1_aruser" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="maxigp1_arready" SIGIS="undef" SIGNAME="axi_interconnect_0_S00_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S00_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="maxigp1_rid" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_S00_AXI_rid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S00_AXI_rid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="127" NAME="maxigp1_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_S00_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S00_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="maxigp1_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_S00_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S00_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="maxigp1_rlast" SIGIS="undef" SIGNAME="axi_interconnect_0_S00_AXI_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S00_AXI_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="maxigp1_rvalid" SIGIS="undef" SIGNAME="axi_interconnect_0_S00_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S00_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="maxigp1_rready" SIGIS="undef" SIGNAME="axi_interconnect_0_S00_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S00_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="maxigp1_awqos" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_S00_AXI_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S00_AXI_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="maxigp1_arqos" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_S00_AXI_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S00_AXI_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="310000000" DIR="I" NAME="saxihp2_fpd_aclk" SIGIS="clk" SIGNAME="clk_wiz_0_clk_out1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_wiz_0" PORT="clk_out1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="saxigp4_aruser" SIGIS="undef"/>
        <PORT DIR="I" NAME="saxigp4_awuser" SIGIS="undef"/>
        <PORT DIR="I" LEFT="5" NAME="saxigp4_awid" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="48" NAME="saxigp4_awaddr" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="7" NAME="saxigp4_awlen" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="2" NAME="saxigp4_awsize" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="1" NAME="saxigp4_awburst" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="saxigp4_awlock" SIGIS="undef"/>
        <PORT DIR="I" LEFT="3" NAME="saxigp4_awcache" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="2" NAME="saxigp4_awprot" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="saxigp4_awvalid" SIGIS="undef"/>
        <PORT DIR="O" NAME="saxigp4_awready" SIGIS="undef"/>
        <PORT DIR="I" LEFT="127" NAME="saxigp4_wdata" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="15" NAME="saxigp4_wstrb" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="saxigp4_wlast" SIGIS="undef"/>
        <PORT DIR="I" NAME="saxigp4_wvalid" SIGIS="undef"/>
        <PORT DIR="O" NAME="saxigp4_wready" SIGIS="undef"/>
        <PORT DIR="O" LEFT="5" NAME="saxigp4_bid" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="1" NAME="saxigp4_bresp" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="saxigp4_bvalid" SIGIS="undef"/>
        <PORT DIR="I" NAME="saxigp4_bready" SIGIS="undef"/>
        <PORT DIR="I" LEFT="5" NAME="saxigp4_arid" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="48" NAME="saxigp4_araddr" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="7" NAME="saxigp4_arlen" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="2" NAME="saxigp4_arsize" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="1" NAME="saxigp4_arburst" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="saxigp4_arlock" SIGIS="undef"/>
        <PORT DIR="I" LEFT="3" NAME="saxigp4_arcache" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="2" NAME="saxigp4_arprot" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="saxigp4_arvalid" SIGIS="undef"/>
        <PORT DIR="O" NAME="saxigp4_arready" SIGIS="undef"/>
        <PORT DIR="O" LEFT="5" NAME="saxigp4_rid" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="127" NAME="saxigp4_rdata" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="1" NAME="saxigp4_rresp" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="saxigp4_rlast" SIGIS="undef"/>
        <PORT DIR="O" NAME="saxigp4_rvalid" SIGIS="undef"/>
        <PORT DIR="I" NAME="saxigp4_rready" SIGIS="undef"/>
        <PORT DIR="I" LEFT="3" NAME="saxigp4_awqos" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="3" NAME="saxigp4_arqos" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="0" NAME="pl_ps_irq0" RIGHT="0" SENSITIVITY="LEVEL_HIGH" SIGIS="INTERRUPT"/>
        <PORT DIR="O" NAME="pl_resetn0" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="zynq_ultra_ps_e_0_pl_resetn0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="proc_sys_reset_0" PORT="ext_reset_in"/>
            <CONNECTION INSTANCE="proc_sys_reset_1" PORT="ext_reset_in"/>
            <CONNECTION INSTANCE="proc_sys_reset_2" PORT="ext_reset_in"/>
            <CONNECTION INSTANCE="radio_proc_sys_reset_adc0" PORT="ext_reset_in"/>
            <CONNECTION INSTANCE="radio_proc_sys_reset_dac0" PORT="ext_reset_in"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="99999985" DIR="O" NAME="pl_clk0" SIGIS="clk" SIGNAME="zynq_ultra_ps_e_0_pl_clk0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="ACLK"/>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M00_ACLK"/>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S00_ACLK"/>
            <CONNECTION INSTANCE="ddr_binary_latch_counter_0" PORT="clk"/>
            <CONNECTION INSTANCE="proc_sys_reset_0" PORT="slowest_sync_clk"/>
            <CONNECTION INSTANCE="radio_axi_interconnect_ps" PORT="ACLK"/>
            <CONNECTION INSTANCE="radio_axi_interconnect_ps" PORT="M00_ACLK"/>
            <CONNECTION INSTANCE="radio_axi_interconnect_ps" PORT="S00_ACLK"/>
            <CONNECTION INSTANCE="radio_rfdc" PORT="s_axi_aclk"/>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0" PORT="maxihpm1_fpd_aclk"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="299999939" DIR="O" NAME="pl_clk1" SIGIS="clk" SIGNAME="zynq_ultra_ps_e_0_pl_clk1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_hpm0_fpd" PORT="S00_ACLK"/>
            <CONNECTION INSTANCE="clk_wiz_0" PORT="clk_in1"/>
            <CONNECTION INSTANCE="proc_sys_reset_1" PORT="slowest_sync_clk"/>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0" PORT="maxihpm0_fpd_aclk"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="zynq_ultra_ps_e_0_M_AXI_HPM0_FPD" DATAWIDTH="128" NAME="M_AXI_HPM0_FPD" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="8"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="8"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="128"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="299999939"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="16"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="40"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="16"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="16"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="1"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="adj_zynq_ultra_ps_e_0_0_pl_clk1"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="4"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="4"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWID" PHYSICAL="maxigp0_awid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="maxigp0_awaddr"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="maxigp0_awlen"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="maxigp0_awsize"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="maxigp0_awburst"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="maxigp0_awlock"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="maxigp0_awcache"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="maxigp0_awprot"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="maxigp0_awvalid"/>
            <PORTMAP LOGICAL="AWUSER" PHYSICAL="maxigp0_awuser"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="maxigp0_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="maxigp0_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="maxigp0_wstrb"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="maxigp0_wlast"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="maxigp0_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="maxigp0_wready"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="maxigp0_bid"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="maxigp0_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="maxigp0_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="maxigp0_bready"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="maxigp0_arid"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="maxigp0_araddr"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="maxigp0_arlen"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="maxigp0_arsize"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="maxigp0_arburst"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="maxigp0_arlock"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="maxigp0_arcache"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="maxigp0_arprot"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="maxigp0_arvalid"/>
            <PORTMAP LOGICAL="ARUSER" PHYSICAL="maxigp0_aruser"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="maxigp0_arready"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="maxigp0_rid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="maxigp0_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="maxigp0_rresp"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="maxigp0_rlast"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="maxigp0_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="maxigp0_rready"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="maxigp0_awqos"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="maxigp0_arqos"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="zynq_ultra_ps_e_0_M_AXI_HPM1_FPD" DATAWIDTH="128" NAME="M_AXI_HPM1_FPD" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="8"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="8"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="128"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="99999985"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="16"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="40"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="16"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="16"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="1"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="adj_zynq_ultra_ps_e_0_0_pl_clk0"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="4"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="4"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWID" PHYSICAL="maxigp1_awid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="maxigp1_awaddr"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="maxigp1_awlen"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="maxigp1_awsize"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="maxigp1_awburst"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="maxigp1_awlock"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="maxigp1_awcache"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="maxigp1_awprot"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="maxigp1_awvalid"/>
            <PORTMAP LOGICAL="AWUSER" PHYSICAL="maxigp1_awuser"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="maxigp1_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="maxigp1_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="maxigp1_wstrb"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="maxigp1_wlast"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="maxigp1_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="maxigp1_wready"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="maxigp1_bid"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="maxigp1_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="maxigp1_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="maxigp1_bready"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="maxigp1_arid"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="maxigp1_araddr"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="maxigp1_arlen"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="maxigp1_arsize"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="maxigp1_arburst"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="maxigp1_arlock"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="maxigp1_arcache"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="maxigp1_arprot"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="maxigp1_arvalid"/>
            <PORTMAP LOGICAL="ARUSER" PHYSICAL="maxigp1_aruser"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="maxigp1_arready"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="maxigp1_rid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="maxigp1_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="maxigp1_rresp"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="maxigp1_rlast"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="maxigp1_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="maxigp1_rready"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="maxigp1_awqos"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="maxigp1_arqos"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" DATAWIDTH="128" NAME="S_AXI_HP2_FPD" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="16"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="16"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="128"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="310000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="6"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="49"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="1"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="1"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="1"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="adj_clk_wiz_0_0_clk_out1"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARUSER" PHYSICAL="saxigp4_aruser"/>
            <PORTMAP LOGICAL="AWUSER" PHYSICAL="saxigp4_awuser"/>
            <PORTMAP LOGICAL="AWID" PHYSICAL="saxigp4_awid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="saxigp4_awaddr"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="saxigp4_awlen"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="saxigp4_awsize"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="saxigp4_awburst"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="saxigp4_awlock"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="saxigp4_awcache"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="saxigp4_awprot"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="saxigp4_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="saxigp4_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="saxigp4_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="saxigp4_wstrb"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="saxigp4_wlast"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="saxigp4_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="saxigp4_wready"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="saxigp4_bid"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="saxigp4_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="saxigp4_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="saxigp4_bready"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="saxigp4_arid"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="saxigp4_araddr"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="saxigp4_arlen"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="saxigp4_arsize"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="saxigp4_arburst"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="saxigp4_arlock"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="saxigp4_arcache"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="saxigp4_arprot"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="saxigp4_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="saxigp4_arready"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="saxigp4_rid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="saxigp4_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="saxigp4_rresp"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="saxigp4_rlast"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="saxigp4_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="saxigp4_rready"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="saxigp4_awqos"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="saxigp4_arqos"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
      <MEMORYMAP>
        <MEMRANGE ADDRESSBLOCK="Reg" BASENAME="C_S_AXI_CONTROL_BASEADDR" BASEVALUE="0xB0000000" HIGHNAME="C_S_AXI_CONTROL_HIGHADDR" HIGHVALUE="0xB000FFFF" INSTANCE="radio_pc_averager" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="M_AXI_HPM1_FPD" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="s_axi_control"/>
        <MEMRANGE ADDRESSBLOCK="Reg" BASENAME="C_S_AXI_A_BASEADDR" BASEVALUE="0xB0010000" HIGHNAME="C_S_AXI_A_HIGHADDR" HIGHVALUE="0xB001FFFF" INSTANCE="radio_input_passer_double" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="M_AXI_HPM1_FPD" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="s_axi_a"/>
        <MEMRANGE ADDRESSBLOCK="Reg" BASENAME="C_S_AXI_CONTROL_BASEADDR" BASEVALUE="0xB0020000" HIGHNAME="C_S_AXI_CONTROL_HIGHADDR" HIGHVALUE="0xB002FFFF" INSTANCE="radio_writer_log" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="M_AXI_HPM1_FPD" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="s_axi_control"/>
        <MEMRANGE ADDRESSBLOCK="Reg" BASENAME="C_S_AXI_CONTROL_BASEADDR" BASEVALUE="0xB0030000" HIGHNAME="C_S_AXI_CONTROL_HIGHADDR" HIGHVALUE="0xB003FFFF" INSTANCE="radio_writer_orig" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="M_AXI_HPM1_FPD" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="s_axi_control"/>
        <MEMRANGE ADDRESSBLOCK="Reg" BASENAME="C_BASEADDR" BASEVALUE="0xB0040000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0xB007FFFF" INSTANCE="radio_rfdc" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="M_AXI_HPM1_FPD" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="s_axi"/>
        <MEMRANGE ADDRESSBLOCK="Reg" BASENAME="C_S_AXI_CONTROL_BASEADDR" BASEVALUE="0xB0080000" HIGHNAME="C_S_AXI_CONTROL_HIGHADDR" HIGHVALUE="0xB008FFFF" INSTANCE="radio_writer_orig_corrected" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="M_AXI_HPM1_FPD" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="s_axi_control"/>
        <MEMRANGE ADDRESSBLOCK="Reg" BASENAME="C_S_AXI_CONTROL_BASEADDR" BASEVALUE="0xB0090000" HIGHNAME="C_S_AXI_CONTROL_HIGHADDR" HIGHVALUE="0xB009FFFF" INSTANCE="radio_measure_worker" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="M_AXI_HPM1_FPD" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="s_axi_control"/>
        <MEMRANGE ADDRESSBLOCK="Reg" BASENAME="C_S_AXI_CONTROL_BASEADDR" BASEVALUE="0xB00A0000" HIGHNAME="C_S_AXI_CONTROL_HIGHADDR" HIGHVALUE="0xB00AFFFF" INSTANCE="radio_dma_passer" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="M_AXI_HPM1_FPD" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="s_axi_control"/>
        <MEMRANGE ADDRESSBLOCK="Reg" BASENAME="C_S_AXI_CONTROL_BASEADDR" BASEVALUE="0xB00B0000" HIGHNAME="C_S_AXI_CONTROL_HIGHADDR" HIGHVALUE="0xB00BFFFF" INSTANCE="radio_dma_passer_2" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="M_AXI_HPM1_FPD" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="s_axi_control"/>
        <MEMRANGE ADDRESSBLOCK="Reg" BASENAME="C_S_AXI_CONTROL_BASEADDR" BASEVALUE="0xB00C0000" HIGHNAME="C_S_AXI_CONTROL_HIGHADDR" HIGHVALUE="0xB00CFFFF" INSTANCE="radio_pc_averager_2" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="M_AXI_HPM1_FPD" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="s_axi_control"/>
        <MEMRANGE ADDRESSBLOCK="Reg" BASENAME="C_S_AXI_CONTROL_BASEADDR" BASEVALUE="0xB00D0000" HIGHNAME="C_S_AXI_CONTROL_HIGHADDR" HIGHVALUE="0xB00DFFFF" INSTANCE="radio_writer_orig_2" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="M_AXI_HPM1_FPD" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="s_axi_control"/>
        <MEMRANGE ADDRESSBLOCK="Reg" BASENAME="C_S_AXI_CONTROL_BASEADDR" BASEVALUE="0xB00E0000" HIGHNAME="C_S_AXI_CONTROL_HIGHADDR" HIGHVALUE="0xB00EFFFF" INSTANCE="radio_writer_orig_corrected_2" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="M_AXI_HPM1_FPD" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="s_axi_control"/>
        <MEMRANGE ADDRESSBLOCK="Reg" BASENAME="C_S_AXI_A_BASEADDR" BASEVALUE="0xB00F0000" HIGHNAME="C_S_AXI_A_HIGHADDR" HIGHVALUE="0xB00FFFFF" INSTANCE="radio_trigger_worker" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="M_AXI_HPM1_FPD" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="s_axi_a"/>
        <MEMRANGE ADDRESSBLOCK="C0_DDR4_ADDRESS_BLOCK" BASENAME="C_BASEADDR" BASEVALUE="0x1000000000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x11FFFFFFFF" INSTANCE="ddr_ddr4_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="M_AXI_HPM0_FPD" MEMTYPE="MEMORY" SLAVEBUSINTERFACE="C0_DDR4_S_AXI"/>
      </MEMORYMAP>
      <PERIPHERALS>
        <PERIPHERAL INSTANCE="radio_pc_averager"/>
        <PERIPHERAL INSTANCE="radio_input_passer_double"/>
        <PERIPHERAL INSTANCE="radio_writer_log"/>
        <PERIPHERAL INSTANCE="radio_writer_orig"/>
        <PERIPHERAL INSTANCE="radio_rfdc"/>
        <PERIPHERAL INSTANCE="radio_writer_orig_corrected"/>
        <PERIPHERAL INSTANCE="radio_measure_worker"/>
        <PERIPHERAL INSTANCE="radio_dma_passer"/>
        <PERIPHERAL INSTANCE="radio_dma_passer_2"/>
        <PERIPHERAL INSTANCE="radio_pc_averager_2"/>
        <PERIPHERAL INSTANCE="radio_writer_orig_2"/>
        <PERIPHERAL INSTANCE="radio_writer_orig_corrected_2"/>
        <PERIPHERAL INSTANCE="radio_trigger_worker"/>
        <PERIPHERAL INSTANCE="ddr_ddr4_0"/>
      </PERIPHERALS>
    </MODULE>
  </MODULES>

</EDKSYSTEM>
