{"vcs1":{"timestamp_begin":1754295146.774218714, "rt":13.20, "ut":13.27, "st":0.51}}
{"vcselab":{"timestamp_begin":1754295160.048298219, "rt":0.14, "ut":0.11, "st":0.02}}
{"link":{"timestamp_begin":1754295160.243474192, "rt":0.89, "ut":0.64, "st":0.28}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1754295146.087007796}
{"VCS_COMP_START_TIME": 1754295146.087007796}
{"VCS_COMP_END_TIME": 1754295161.259253210}
{"VCS_USER_OPTIONS": "-full64 -l ptop_comp.log -sverilog +v2k +vcs+lic+wait +vcs+flush+all -debug_access+all -kdb -debug_report -top ptop_tb -o ptop_simv -ntb_opts uvm-ieee-2020-2.0 +define+UVM_OBJECT_MUST_HAVE_CONSTRUCTOR -file /home/user17/qylim/repo/own/work/w3.1/uvm_labs/lab2/design/ptop.f -timescale=1ns/1ps"}
{"vcs1": {"peak_mem": 533732}}
{"vcselab": {"peak_mem": 162428}}
