#-----------------------------------------------------------
# PlanAhead v14.2 (64-bit)
# Build 194362 by xbuild on Fri Jul 20 18:52:11 MDT 2012
# Start of session at: Wed Dec 14 19:44:15 2016
# Process ID: 9888
# Log file: D:/FPGA/IEEE/Lab20/planAhead_run_1/planAhead.log
# Journal file: D:/FPGA/IEEE/Lab20/planAhead_run_1/planAhead.jou
#-----------------------------------------------------------
start_gui
source D:/FPGA/IEEE/Lab20/pa.fromHdl.tcl
startgroup
set_property package_pin B8 [get_ports CLK]
endgroup
startgroup
set_property package_pin M5 [get_ports CLK_div_N]
endgroup
save_design
