// Seed: 2806986389
module module_0 (
    output wire id_0,
    input  tri0 id_1
);
  assign id_0 = -1;
  assign module_1.id_18 = 0;
  assign id_0 = id_1 - id_1 - -1'b0;
endmodule
module module_1 (
    input  uwire id_0,
    output wire  id_1,
    input  tri0  id_2,
    input  tri1  id_3,
    input  tri0  id_4,
    input  uwire id_5,
    input  wire  id_6,
    output tri0  id_7,
    output uwire id_8,
    output tri0  id_9,
    input  tri   id_10,
    output wire  id_11,
    input  tri   id_12,
    input  tri0  id_13,
    output logic id_14,
    output wand  id_15,
    inout  tri0  id_16
    , id_20,
    input  uwire id_17,
    input  uwire id_18
);
  initial @(posedge "" or posedge id_16) id_14 = -1;
  module_0 modCall_1 (
      id_15,
      id_18
  );
endmodule
