# Copyright (C) 1991-2011 Altera Corporation
# Your use of Altera Corporation's design tools, logic functions 
# and other software and tools, and its AMPP partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Altera Program License 
# Subscription Agreement, Altera MegaCore Function License 
# Agreement, or other applicable license agreement, including, 
# without limitation, that your use is for the sole purpose of 
# programming logic devices manufactured by Altera and sold by 
# Altera or its authorized distributors.  Please refer to the 
# applicable agreement for further details.

# Quartus II 64-Bit Version 11.0 Build 157 04/27/2011 SJ Full Version
# File: C:/Users/sdf/Desktop/EP4CE6开发板光盘资料/project_verilog/2LED/LED.csv
# Generated on: Fri May 27 22:49:22 2016

# Note: The column header names should not be changed if you wish to import this .csv file into the Quartus II software.

To,Direction,Location,I/O Bank,VREF Group,I/O Standard,Reserved,Current Strength,Slew Rate,Differential Pair
LED[7],Output,PIN_142,8,B8_N0,,,,,
LED[6],Output,PIN_143,8,B8_N0,,,,,
LED[5],Output,PIN_144,8,B8_N0,,,,,
LED[4],Output,PIN_1,1,B1_N0,,,,,
LED[3],Output,PIN_2,1,B1_N0,,,,,
LED[2],Output,PIN_3,1,B1_N0,,,,,
LED[1],Output,PIN_31,2,B2_N0,,,,,
LED[0],Output,PIN_39,3,B3_N0,,,,,
sys_clk,Input,PIN_91,6,B6_N0,,,,,
sys_rst_n,Input,PIN_90,6,B6_N0,,,,,
