

================================================================
== Vitis HLS Report for 'receiver_Pipeline_VITIS_LOOP_211_17'
================================================================
* Date:           Thu May  2 23:56:53 2024

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        receiver
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.077 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       20|       20|  0.200 us|  0.200 us|   20|   20|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_211_17  |       18|       18|         2|          1|          1|    17|       yes|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.45>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 5 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (1.58ns)   --->   "%store_ln0 = store i7 0, i7 %i"   --->   Operation 6 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body617.0.split"   --->   Operation 7 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%i_8 = load i7 %i" [receiver.cpp:211]   --->   Operation 8 'load' 'i_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%lshr_ln = partselect i5 @_ssdm_op_PartSelect.i5.i7.i32.i32, i7 %i_8, i32 2, i32 6" [receiver.cpp:211]   --->   Operation 9 'partselect' 'lshr_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%zext_ln211 = zext i5 %lshr_ln" [receiver.cpp:211]   --->   Operation 10 'zext' 'zext_ln211' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%arr_5_I_addr = getelementptr i28 %arr_5_I, i64 0, i64 %zext_ln211" [receiver.cpp:213]   --->   Operation 11 'getelementptr' 'arr_5_I_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [2/2] (2.32ns)   --->   "%arr_5_I_load = load i5 %arr_5_I_addr" [receiver.cpp:213]   --->   Operation 12 'load' 'arr_5_I_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 18> <RAM>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%arr_5_I_1_addr = getelementptr i28 %arr_5_I_1, i64 0, i64 %zext_ln211" [receiver.cpp:213]   --->   Operation 13 'getelementptr' 'arr_5_I_1_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [2/2] (2.32ns)   --->   "%arr_5_I_1_load = load i5 %arr_5_I_1_addr" [receiver.cpp:213]   --->   Operation 14 'load' 'arr_5_I_1_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 18> <RAM>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%arr_5_Q_addr = getelementptr i28 %arr_5_Q, i64 0, i64 %zext_ln211" [receiver.cpp:214]   --->   Operation 15 'getelementptr' 'arr_5_Q_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%arr_5_Q_1_addr = getelementptr i28 %arr_5_Q_1, i64 0, i64 %zext_ln211" [receiver.cpp:214]   --->   Operation 16 'getelementptr' 'arr_5_Q_1_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [2/2] (2.32ns)   --->   "%arr_5_Q_load = load i5 %arr_5_Q_addr" [receiver.cpp:214]   --->   Operation 17 'load' 'arr_5_Q_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 18> <RAM>
ST_1 : Operation 18 [2/2] (2.32ns)   --->   "%arr_5_Q_1_load = load i5 %arr_5_Q_1_addr" [receiver.cpp:214]   --->   Operation 18 'load' 'arr_5_Q_1_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 18> <RAM>
ST_1 : Operation 19 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln211)   --->   "%or_ln211 = or i7 %i_8, i7 2" [receiver.cpp:211]   --->   Operation 19 'or' 'or_ln211' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (1.87ns) (out node of the LUT)   --->   "%icmp_ln211 = icmp_ult  i7 %or_ln211, i7 70" [receiver.cpp:211]   --->   Operation 20 'icmp' 'icmp_ln211' <Predicate = true> <Delay = 1.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%br_ln211 = br i1 %icmp_ln211, void %for.end638.exitStub, void %for.body617.1" [receiver.cpp:211]   --->   Operation 21 'br' 'br_ln211' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%arr_5_I_2_addr = getelementptr i28 %arr_5_I_2, i64 0, i64 %zext_ln211" [receiver.cpp:213]   --->   Operation 22 'getelementptr' 'arr_5_I_2_addr' <Predicate = (icmp_ln211)> <Delay = 0.00>
ST_1 : Operation 23 [2/2] (2.32ns)   --->   "%arr_5_I_2_load = load i5 %arr_5_I_2_addr" [receiver.cpp:213]   --->   Operation 23 'load' 'arr_5_I_2_load' <Predicate = (icmp_ln211)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 18> <RAM>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%arr_5_I_3_addr = getelementptr i28 %arr_5_I_3, i64 0, i64 %zext_ln211" [receiver.cpp:213]   --->   Operation 24 'getelementptr' 'arr_5_I_3_addr' <Predicate = (icmp_ln211)> <Delay = 0.00>
ST_1 : Operation 25 [2/2] (2.32ns)   --->   "%arr_5_I_3_load = load i5 %arr_5_I_3_addr" [receiver.cpp:213]   --->   Operation 25 'load' 'arr_5_I_3_load' <Predicate = (icmp_ln211)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 18> <RAM>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%arr_5_Q_2_addr = getelementptr i28 %arr_5_Q_2, i64 0, i64 %zext_ln211" [receiver.cpp:214]   --->   Operation 26 'getelementptr' 'arr_5_Q_2_addr' <Predicate = (icmp_ln211)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%arr_5_Q_3_addr = getelementptr i28 %arr_5_Q_3, i64 0, i64 %zext_ln211" [receiver.cpp:214]   --->   Operation 27 'getelementptr' 'arr_5_Q_3_addr' <Predicate = (icmp_ln211)> <Delay = 0.00>
ST_1 : Operation 28 [2/2] (2.32ns)   --->   "%arr_5_Q_2_load = load i5 %arr_5_Q_2_addr" [receiver.cpp:214]   --->   Operation 28 'load' 'arr_5_Q_2_load' <Predicate = (icmp_ln211)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 18> <RAM>
ST_1 : Operation 29 [2/2] (2.32ns)   --->   "%arr_5_Q_3_load = load i5 %arr_5_Q_3_addr" [receiver.cpp:214]   --->   Operation 29 'load' 'arr_5_Q_3_load' <Predicate = (icmp_ln211)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 18> <RAM>
ST_1 : Operation 30 [1/1] (1.87ns)   --->   "%add_ln211 = add i7 %i_8, i7 4" [receiver.cpp:211]   --->   Operation 30 'add' 'add_ln211' <Predicate = (icmp_ln211)> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (1.58ns)   --->   "%store_ln211 = store i7 %add_ln211, i7 %i" [receiver.cpp:211]   --->   Operation 31 'store' 'store_ln211' <Predicate = (icmp_ln211)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 7.07>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 32 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%specloopname_ln211 = specloopname void @_ssdm_op_SpecLoopName, void @empty_18" [receiver.cpp:211]   --->   Operation 33 'specloopname' 'specloopname_ln211' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/2] (2.32ns)   --->   "%arr_5_I_load = load i5 %arr_5_I_addr" [receiver.cpp:213]   --->   Operation 34 'load' 'arr_5_I_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 18> <RAM>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%sext_ln213 = sext i28 %arr_5_I_load" [receiver.cpp:213]   --->   Operation 35 'sext' 'sext_ln213' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/2] (2.32ns)   --->   "%arr_5_I_1_load = load i5 %arr_5_I_1_addr" [receiver.cpp:213]   --->   Operation 36 'load' 'arr_5_I_1_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 18> <RAM>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%sext_ln213_1 = sext i28 %arr_5_I_1_load" [receiver.cpp:213]   --->   Operation 37 'sext' 'sext_ln213_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (2.43ns)   --->   "%add_ln213 = add i29 %sext_ln213_1, i29 %sext_ln213" [receiver.cpp:213]   --->   Operation 38 'add' 'add_ln213' <Predicate = true> <Delay = 2.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%arr_6_I_addr = getelementptr i29 %arr_6_I, i64 0, i64 %zext_ln211" [receiver.cpp:213]   --->   Operation 39 'getelementptr' 'arr_6_I_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (2.32ns)   --->   "%store_ln213 = store i29 %add_ln213, i5 %arr_6_I_addr" [receiver.cpp:213]   --->   Operation 40 'store' 'store_ln213' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 29> <Depth = 18> <RAM>
ST_2 : Operation 41 [1/2] (2.32ns)   --->   "%arr_5_Q_load = load i5 %arr_5_Q_addr" [receiver.cpp:214]   --->   Operation 41 'load' 'arr_5_Q_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 18> <RAM>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%sext_ln214 = sext i28 %arr_5_Q_load" [receiver.cpp:214]   --->   Operation 42 'sext' 'sext_ln214' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/2] (2.32ns)   --->   "%arr_5_Q_1_load = load i5 %arr_5_Q_1_addr" [receiver.cpp:214]   --->   Operation 43 'load' 'arr_5_Q_1_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 18> <RAM>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%sext_ln214_1 = sext i28 %arr_5_Q_1_load" [receiver.cpp:214]   --->   Operation 44 'sext' 'sext_ln214_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (2.43ns)   --->   "%add_ln214 = add i29 %sext_ln214_1, i29 %sext_ln214" [receiver.cpp:214]   --->   Operation 45 'add' 'add_ln214' <Predicate = true> <Delay = 2.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%arr_6_Q_addr = getelementptr i29 %arr_6_Q, i64 0, i64 %zext_ln211" [receiver.cpp:214]   --->   Operation 46 'getelementptr' 'arr_6_Q_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (2.32ns)   --->   "%store_ln214 = store i29 %add_ln214, i5 %arr_6_Q_addr" [receiver.cpp:214]   --->   Operation 47 'store' 'store_ln214' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 29> <Depth = 18> <RAM>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 17, i64 17, i64 17"   --->   Operation 48 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 49 [1/2] (2.32ns)   --->   "%arr_5_I_2_load = load i5 %arr_5_I_2_addr" [receiver.cpp:213]   --->   Operation 49 'load' 'arr_5_I_2_load' <Predicate = (icmp_ln211)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 18> <RAM>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%sext_ln213_2 = sext i28 %arr_5_I_2_load" [receiver.cpp:213]   --->   Operation 50 'sext' 'sext_ln213_2' <Predicate = (icmp_ln211)> <Delay = 0.00>
ST_2 : Operation 51 [1/2] (2.32ns)   --->   "%arr_5_I_3_load = load i5 %arr_5_I_3_addr" [receiver.cpp:213]   --->   Operation 51 'load' 'arr_5_I_3_load' <Predicate = (icmp_ln211)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 18> <RAM>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%sext_ln213_3 = sext i28 %arr_5_I_3_load" [receiver.cpp:213]   --->   Operation 52 'sext' 'sext_ln213_3' <Predicate = (icmp_ln211)> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (2.43ns)   --->   "%add_ln213_1 = add i29 %sext_ln213_3, i29 %sext_ln213_2" [receiver.cpp:213]   --->   Operation 53 'add' 'add_ln213_1' <Predicate = (icmp_ln211)> <Delay = 2.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%arr_6_I_1_addr = getelementptr i29 %arr_6_I_1, i64 0, i64 %zext_ln211" [receiver.cpp:213]   --->   Operation 54 'getelementptr' 'arr_6_I_1_addr' <Predicate = (icmp_ln211)> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (2.32ns)   --->   "%store_ln213 = store i29 %add_ln213_1, i5 %arr_6_I_1_addr" [receiver.cpp:213]   --->   Operation 55 'store' 'store_ln213' <Predicate = (icmp_ln211)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 29> <Depth = 18> <RAM>
ST_2 : Operation 56 [1/2] (2.32ns)   --->   "%arr_5_Q_2_load = load i5 %arr_5_Q_2_addr" [receiver.cpp:214]   --->   Operation 56 'load' 'arr_5_Q_2_load' <Predicate = (icmp_ln211)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 18> <RAM>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%sext_ln214_2 = sext i28 %arr_5_Q_2_load" [receiver.cpp:214]   --->   Operation 57 'sext' 'sext_ln214_2' <Predicate = (icmp_ln211)> <Delay = 0.00>
ST_2 : Operation 58 [1/2] (2.32ns)   --->   "%arr_5_Q_3_load = load i5 %arr_5_Q_3_addr" [receiver.cpp:214]   --->   Operation 58 'load' 'arr_5_Q_3_load' <Predicate = (icmp_ln211)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 18> <RAM>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%sext_ln214_3 = sext i28 %arr_5_Q_3_load" [receiver.cpp:214]   --->   Operation 59 'sext' 'sext_ln214_3' <Predicate = (icmp_ln211)> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (2.43ns)   --->   "%add_ln214_1 = add i29 %sext_ln214_3, i29 %sext_ln214_2" [receiver.cpp:214]   --->   Operation 60 'add' 'add_ln214_1' <Predicate = (icmp_ln211)> <Delay = 2.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%arr_6_Q_1_addr = getelementptr i29 %arr_6_Q_1, i64 0, i64 %zext_ln211" [receiver.cpp:214]   --->   Operation 61 'getelementptr' 'arr_6_Q_1_addr' <Predicate = (icmp_ln211)> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (2.32ns)   --->   "%store_ln214 = store i29 %add_ln214_1, i5 %arr_6_Q_1_addr" [receiver.cpp:214]   --->   Operation 62 'store' 'store_ln214' <Predicate = (icmp_ln211)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 29> <Depth = 18> <RAM>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%br_ln211 = br void %for.body617.0.split" [receiver.cpp:211]   --->   Operation 63 'br' 'br_ln211' <Predicate = (icmp_ln211)> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 64 'ret' 'ret_ln0' <Predicate = (!icmp_ln211)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 3.458ns
The critical path consists of the following:
	'alloca' operation ('i') [13]  (0.000 ns)
	'load' operation ('i', receiver.cpp:211) on local variable 'i' [17]  (0.000 ns)
	'add' operation ('add_ln211', receiver.cpp:211) [63]  (1.870 ns)
	'store' operation ('store_ln211', receiver.cpp:211) of variable 'add_ln211', receiver.cpp:211 on local variable 'i' [64]  (1.588 ns)

 <State 2>: 7.077ns
The critical path consists of the following:
	'load' operation ('arr_5_I_2_load', receiver.cpp:213) on array 'arr_5_I_2' [46]  (2.322 ns)
	'add' operation ('add_ln213_1', receiver.cpp:213) [51]  (2.433 ns)
	'store' operation ('store_ln213', receiver.cpp:213) of variable 'add_ln213_1', receiver.cpp:213 on array 'arr_6_I_1' [53]  (2.322 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
