// Module declaration for a single-bit D flip-flop
module D_FF (input D, CLK, output Q);

  // Declare internal reg type variables
  reg d_state, q_state;

  // Sequential logic that updates on positive clock edge
  always @(posedge CLK)
    d_state = D; // Update d_state with input D on positive clock edge

  // Combinational logic that updates on either data or clock change
  always @(*) begin
    // Simple flip-flop behavior
    q_state <= d_state;
  end

  // Assign output signal to internal state
  assign Q = q_state;

endmodule