V1 27
FL F:/PT-Trilevel/Xilinx/IC14-18-22/v4/spartan/Tri_level_timer.vhd 2003/11/28.11:16:16
AR work/TRI_LEVEL_TIMER/BEHAVIORAL \
      FL F:/PT-Trilevel/Xilinx/IC14-18-22/v4/spartan/Tri_level_timer.vhd \
      EN work/TRI_LEVEL_TIMER CP SYNC_STATEMACHINE
FL F:/PT-Trilevel/Xilinx/IC14-18-22/v4/spartan/Tri_level_Sync_Generator.vhd 2003/11/28.10:05:58
FL F:/PT-Trilevel/Xilinx/IC14-18-22/v4/spartan/genlock_timing.vhd 2003/11/28.10:06:54
EN work/DA_CONVERTER \
      FL F:/PT-Trilevel/Xilinx/IC14-18-22/v4/spartan/da_converter.vhd \
      PB ieee/STD_LOGIC_1164 PB ieee/STD_LOGIC_ARITH PB ieee/STD_LOGIC_UNSIGNED
FL F:/PT-Trilevel/Xilinx/IC14-18-22/v4/spartan/serial_interface.vhd 2003/11/27.09:02:30
EN work/TRI_LEVEL_TIMER \
      FL F:/PT-Trilevel/Xilinx/IC14-18-22/v4/spartan/Tri_level_timer.vhd \
      PB ieee/STD_LOGIC_1164 PB ieee/STD_LOGIC_ARITH PB ieee/STD_LOGIC_UNSIGNED
FL F:/PT-Trilevel/Xilinx/IC14-18-22/v4/spartan/phasedelay_count.vhd 2003/11/27.16:26:24
AR work/DA_CONVERTER/BEHAVIORAL \
      FL F:/PT-Trilevel/Xilinx/IC14-18-22/v4/spartan/da_converter.vhd \
      EN work/DA_CONVERTER
AR work/SYNC_STATEMACHINE/BEHAVIORAL \
      FL F:/PT-Trilevel/Xilinx/IC14-18-22/v4/spartan/sync_statemachine.vhd \
      EN work/SYNC_STATEMACHINE
EN work/SERIAL_INTERFACE \
      FL F:/PT-Trilevel/Xilinx/IC14-18-22/v4/spartan/serial_interface.vhd \
      PB ieee/STD_LOGIC_1164 PB ieee/STD_LOGIC_ARITH PB ieee/STD_LOGIC_UNSIGNED
AR work/TRI_LEVEL_SYNC_GENERATOR/BEHAVIORAL \
      FL F:/PT-Trilevel/Xilinx/IC14-18-22/v4/spartan/Tri_level_Sync_Generator.vhd \
      EN work/TRI_LEVEL_SYNC_GENERATOR CP DA_CONVERTER CP GENLOCK_TIMING \
      CP SERIAL_INTERFACE CP TRI_LEVEL_TIMER
EN work/GENLOCK_TIMING \
      FL F:/PT-Trilevel/Xilinx/IC14-18-22/v4/spartan/genlock_timing.vhd \
      PB ieee/STD_LOGIC_1164 PB ieee/STD_LOGIC_ARITH PB ieee/STD_LOGIC_UNSIGNED
AR work/SERIAL_INTERFACE/BEHAVIORAL \
      FL F:/PT-Trilevel/Xilinx/IC14-18-22/v4/spartan/serial_interface.vhd \
      EN work/SERIAL_INTERFACE
AR work/PHASEDELAY_COUNT/BEHAVIORAL \
      FL F:/PT-Trilevel/Xilinx/IC14-18-22/v4/spartan/phasedelay_count.vhd \
      EN work/PHASEDELAY_COUNT
FL F:/PT-Trilevel/Xilinx/IC14-18-22/v4/spartan/da_converter.vhd 2003/11/25.14:04:20
EN work/PHASEDELAY_COUNT \
      FL F:/PT-Trilevel/Xilinx/IC14-18-22/v4/spartan/phasedelay_count.vhd \
      PB ieee/STD_LOGIC_1164 PB ieee/STD_LOGIC_ARITH PB ieee/STD_LOGIC_UNSIGNED
AR work/GENLOCK_TIMING/BEHAVIORAL \
      FL F:/PT-Trilevel/Xilinx/IC14-18-22/v4/spartan/genlock_timing.vhd \
      EN work/GENLOCK_TIMING CP PHASEDELAY_COUNT
EN work/TRI_LEVEL_SYNC_GENERATOR \
      FL F:/PT-Trilevel/Xilinx/IC14-18-22/v4/spartan/Tri_level_Sync_Generator.vhd \
      PB ieee/STD_LOGIC_1164 PB ieee/STD_LOGIC_ARITH PB ieee/STD_LOGIC_UNSIGNED
FL F:/PT-Trilevel/Xilinx/IC14-18-22/v4/spartan/sync_statemachine.vhd 2003/11/10.15:42:12
EN work/SYNC_STATEMACHINE \
      FL F:/PT-Trilevel/Xilinx/IC14-18-22/v4/spartan/sync_statemachine.vhd \
      PB ieee/STD_LOGIC_1164 PB ieee/STD_LOGIC_ARITH PB ieee/STD_LOGIC_UNSIGNED
