

================================================================
== Vitis HLS Report for 'readVec2Stream_float_32u_2'
================================================================
* Date:           Tue Mar 16 16:15:53 2021

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        krnl_lstm
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: zynq
* Target device:  xc7z045-ffg900-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.156 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        1|        1|  10.000 ns|  10.000 ns|    1|    1|     none|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+--------+-----+
|       Name      | BRAM_18K| DSP |   FF   |   LUT  | URAM|
+-----------------+---------+-----+--------+--------+-----+
|DSP              |        -|    -|       -|       -|    -|
|Expression       |        -|    -|       0|       1|    -|
|FIFO             |        -|    -|       -|       -|    -|
|Instance         |        -|    -|       -|       -|    -|
|Memory           |        0|    -|    1024|     160|    -|
|Multiplexer      |        -|    -|       -|      40|    -|
|Register         |        -|    -|       3|       -|    -|
+-----------------+---------+-----+--------+--------+-----+
|Total            |        0|    0|    1027|     201|    0|
+-----------------+---------+-----+--------+--------+-----+
|Available        |     1090|  900|  437200|  218600|    0|
+-----------------+---------+-----+--------+--------+-----+
|Utilization (%)  |        0|    0|      ~0|      ~0|    0|
+-----------------+---------+-----+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    +--------+---------------------------------+---------+----+----+-----+------+-----+------+-------------+
    | Memory |              Module             | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +--------+---------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |W_0_U   |readVec2Stream_float_32u_2_W_0   |        0|  32|   5|    0|    10|   32|     1|          320|
    |W_1_U   |readVec2Stream_float_32u_2_W_1   |        0|  32|   5|    0|    10|   32|     1|          320|
    |W_10_U  |readVec2Stream_float_32u_2_W_10  |        0|  32|   5|    0|    10|   32|     1|          320|
    |W_11_U  |readVec2Stream_float_32u_2_W_11  |        0|  32|   5|    0|    10|   32|     1|          320|
    |W_12_U  |readVec2Stream_float_32u_2_W_12  |        0|  32|   5|    0|    10|   32|     1|          320|
    |W_13_U  |readVec2Stream_float_32u_2_W_13  |        0|  32|   5|    0|    10|   32|     1|          320|
    |W_14_U  |readVec2Stream_float_32u_2_W_14  |        0|  32|   5|    0|    10|   32|     1|          320|
    |W_15_U  |readVec2Stream_float_32u_2_W_15  |        0|  32|   5|    0|    10|   32|     1|          320|
    |W_16_U  |readVec2Stream_float_32u_2_W_16  |        0|  32|   5|    0|    10|   32|     1|          320|
    |W_17_U  |readVec2Stream_float_32u_2_W_17  |        0|  32|   5|    0|    10|   32|     1|          320|
    |W_18_U  |readVec2Stream_float_32u_2_W_18  |        0|  32|   5|    0|    10|   32|     1|          320|
    |W_19_U  |readVec2Stream_float_32u_2_W_19  |        0|  32|   5|    0|    10|   32|     1|          320|
    |W_2_U   |readVec2Stream_float_32u_2_W_2   |        0|  32|   5|    0|    10|   32|     1|          320|
    |W_20_U  |readVec2Stream_float_32u_2_W_20  |        0|  32|   5|    0|    10|   32|     1|          320|
    |W_21_U  |readVec2Stream_float_32u_2_W_21  |        0|  32|   5|    0|    10|   32|     1|          320|
    |W_22_U  |readVec2Stream_float_32u_2_W_22  |        0|  32|   5|    0|    10|   32|     1|          320|
    |W_23_U  |readVec2Stream_float_32u_2_W_23  |        0|  32|   5|    0|    10|   32|     1|          320|
    |W_24_U  |readVec2Stream_float_32u_2_W_24  |        0|  32|   5|    0|    10|   32|     1|          320|
    |W_25_U  |readVec2Stream_float_32u_2_W_25  |        0|  32|   5|    0|    10|   32|     1|          320|
    |W_26_U  |readVec2Stream_float_32u_2_W_26  |        0|  32|   5|    0|    10|   32|     1|          320|
    |W_27_U  |readVec2Stream_float_32u_2_W_27  |        0|  32|   5|    0|    10|   32|     1|          320|
    |W_28_U  |readVec2Stream_float_32u_2_W_28  |        0|  32|   5|    0|    10|   32|     1|          320|
    |W_29_U  |readVec2Stream_float_32u_2_W_29  |        0|  32|   5|    0|    10|   32|     1|          320|
    |W_3_U   |readVec2Stream_float_32u_2_W_3   |        0|  32|   5|    0|    10|   32|     1|          320|
    |W_30_U  |readVec2Stream_float_32u_2_W_30  |        0|  32|   5|    0|    10|   32|     1|          320|
    |W_31_U  |readVec2Stream_float_32u_2_W_31  |        0|  32|   5|    0|    10|   32|     1|          320|
    |W_4_U   |readVec2Stream_float_32u_2_W_4   |        0|  32|   5|    0|    10|   32|     1|          320|
    |W_5_U   |readVec2Stream_float_32u_2_W_5   |        0|  32|   5|    0|    10|   32|     1|          320|
    |W_6_U   |readVec2Stream_float_32u_2_W_6   |        0|  32|   5|    0|    10|   32|     1|          320|
    |W_7_U   |readVec2Stream_float_32u_2_W_7   |        0|  32|   5|    0|    10|   32|     1|          320|
    |W_8_U   |readVec2Stream_float_32u_2_W_8   |        0|  32|   5|    0|    10|   32|     1|          320|
    |W_9_U   |readVec2Stream_float_32u_2_W_9   |        0|  32|   5|    0|    10|   32|     1|          320|
    +--------+---------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total   |                                 |        0|1024| 160|    0|   320| 1024|    32|        10240|
    +--------+---------------------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------+----------+----+---+----+------------+------------+
    |  Variable Name  | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------+----------+----+---+----+------------+------------+
    |ap_block_state1  |        or|   0|  0|   1|           1|           1|
    +-----------------+----------+----+---+----+------------+------------+
    |Total            |          |   0|  0|   1|           1|           1|
    +-----------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------+----+-----------+-----+-----------+
    |        Name       | LUT| Input Size| Bits| Total Bits|
    +-------------------+----+-----------+-----+-----------+
    |ap_NS_fsm          |  13|          3|    1|          3|
    |ap_done            |   9|          2|    1|          2|
    |p_in_offset_blk_n  |   9|          2|    1|          2|
    |str_in12_blk_n     |   9|          2|    1|          2|
    +-------------------+----+-----------+-----+-----------+
    |Total              |  40|          9|    4|          9|
    +-------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------+---+----+-----+-----------+
    |     Name    | FF| LUT| Bits| Const Bits|
    +-------------+---+----+-----+-----------+
    |ap_CS_fsm    |  2|   0|    2|          0|
    |ap_done_reg  |  1|   0|    1|          0|
    +-------------+---+----+-----+-----------+
    |Total        |  3|   0|    3|          0|
    +-------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+------+------------+------------------------------+--------------+
|      RTL Ports      | Dir | Bits |  Protocol  |         Source Object        |    C Type    |
+---------------------+-----+------+------------+------------------------------+--------------+
|ap_clk               |   in|     1|  ap_ctrl_hs|  readVec2Stream<float, 32u>.2|  return value|
|ap_rst               |   in|     1|  ap_ctrl_hs|  readVec2Stream<float, 32u>.2|  return value|
|ap_start             |   in|     1|  ap_ctrl_hs|  readVec2Stream<float, 32u>.2|  return value|
|ap_done              |  out|     1|  ap_ctrl_hs|  readVec2Stream<float, 32u>.2|  return value|
|ap_continue          |   in|     1|  ap_ctrl_hs|  readVec2Stream<float, 32u>.2|  return value|
|ap_idle              |  out|     1|  ap_ctrl_hs|  readVec2Stream<float, 32u>.2|  return value|
|ap_ready             |  out|     1|  ap_ctrl_hs|  readVec2Stream<float, 32u>.2|  return value|
|str_in12_din         |  out|  1024|     ap_fifo|                      str_in12|       pointer|
|str_in12_full_n      |   in|     1|     ap_fifo|                      str_in12|       pointer|
|str_in12_write       |  out|     1|     ap_fifo|                      str_in12|       pointer|
|p_in_offset_dout     |   in|     4|     ap_fifo|                   p_in_offset|       pointer|
|p_in_offset_empty_n  |   in|     1|     ap_fifo|                   p_in_offset|       pointer|
|p_in_offset_read     |  out|     1|     ap_fifo|                   p_in_offset|       pointer|
+---------------------+-----+------+------------+------------------------------+--------------+

