{
    "paperId": "e21897ac8357dbb96c13ceeb7cdd205bafc83f80",
    "title": "Low-Threshold IIâ€“VI Lattice-Matched SWS-FETs for Multivalued Low-Power Logic",
    "year": 2021,
    "venue": "Journal of Electronic Materials",
    "authors": [
        "F. Jain",
        "B. Saman",
        "R. Gudlavalleti",
        "R. Mays",
        "J. Chandy",
        "E. Heller"
    ],
    "doi": "10.1007/s11664-021-08807-w",
    "arxivId": null,
    "url": "https://www.semanticscholar.org/paper/e21897ac8357dbb96c13ceeb7cdd205bafc83f80",
    "isOpenAccess": false,
    "openAccessPdf": "",
    "publicationTypes": null,
    "s2FieldsOfStudy": [
        {
            "category": "Engineering",
            "source": "s2-fos-model"
        },
        {
            "category": "Physics",
            "source": "s2-fos-model"
        }
    ],
    "abstract": null,
    "citationCount": 0,
    "referenceCount": 20
}