./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_not_A_SIGNED_0_A_WIDTH_1_Y_WIDTH_1.v; hierarchy -top sat_not_A_SIGNED_0_A_WIDTH_1_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_not_A_SIGNED_0_A_WIDTH_1_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_not_A_SIGNED_0_A_WIDTH_1_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_not_A_SIGNED_1_A_WIDTH_1_Y_WIDTH_1.v; hierarchy -top sat_not_A_SIGNED_1_A_WIDTH_1_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_not_A_SIGNED_1_A_WIDTH_1_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_not_A_SIGNED_1_A_WIDTH_1_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_not_A_SIGNED_0_A_WIDTH_3_Y_WIDTH_6.v; hierarchy -top sat_not_A_SIGNED_0_A_WIDTH_3_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_not_A_SIGNED_0_A_WIDTH_3_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_not_A_SIGNED_0_A_WIDTH_3_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_not_A_SIGNED_1_A_WIDTH_3_Y_WIDTH_6.v; hierarchy -top sat_not_A_SIGNED_1_A_WIDTH_3_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_not_A_SIGNED_1_A_WIDTH_3_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_not_A_SIGNED_1_A_WIDTH_3_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_not_A_SIGNED_0_A_WIDTH_6_Y_WIDTH_3.v; hierarchy -top sat_not_A_SIGNED_0_A_WIDTH_6_Y_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_not_A_SIGNED_0_A_WIDTH_6_Y_WIDTH_3' -q -q 2>/dev/null || echo sat_not_A_SIGNED_0_A_WIDTH_6_Y_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_not_A_SIGNED_1_A_WIDTH_6_Y_WIDTH_3.v; hierarchy -top sat_not_A_SIGNED_1_A_WIDTH_6_Y_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_not_A_SIGNED_1_A_WIDTH_6_Y_WIDTH_3' -q -q 2>/dev/null || echo sat_not_A_SIGNED_1_A_WIDTH_6_Y_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_not_A_SIGNED_0_A_WIDTH_6_Y_WIDTH_5.v; hierarchy -top sat_not_A_SIGNED_0_A_WIDTH_6_Y_WIDTH_5; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_not_A_SIGNED_0_A_WIDTH_6_Y_WIDTH_5' -q -q 2>/dev/null || echo sat_not_A_SIGNED_0_A_WIDTH_6_Y_WIDTH_5 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_not_A_SIGNED_1_A_WIDTH_6_Y_WIDTH_5.v; hierarchy -top sat_not_A_SIGNED_1_A_WIDTH_6_Y_WIDTH_5; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_not_A_SIGNED_1_A_WIDTH_6_Y_WIDTH_5' -q -q 2>/dev/null || echo sat_not_A_SIGNED_1_A_WIDTH_6_Y_WIDTH_5 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_not_A_SIGNED_0_A_WIDTH_10_Y_WIDTH_2.v; hierarchy -top sat_not_A_SIGNED_0_A_WIDTH_10_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_not_A_SIGNED_0_A_WIDTH_10_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_not_A_SIGNED_0_A_WIDTH_10_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_not_A_SIGNED_1_A_WIDTH_10_Y_WIDTH_2.v; hierarchy -top sat_not_A_SIGNED_1_A_WIDTH_10_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_not_A_SIGNED_1_A_WIDTH_10_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_not_A_SIGNED_1_A_WIDTH_10_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_not_A_SIGNED_0_A_WIDTH_1_Y_WIDTH_5.v; hierarchy -top sat_not_A_SIGNED_0_A_WIDTH_1_Y_WIDTH_5; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_not_A_SIGNED_0_A_WIDTH_1_Y_WIDTH_5' -q -q 2>/dev/null || echo sat_not_A_SIGNED_0_A_WIDTH_1_Y_WIDTH_5 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_not_A_SIGNED_1_A_WIDTH_1_Y_WIDTH_5.v; hierarchy -top sat_not_A_SIGNED_1_A_WIDTH_1_Y_WIDTH_5; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_not_A_SIGNED_1_A_WIDTH_1_Y_WIDTH_5' -q -q 2>/dev/null || echo sat_not_A_SIGNED_1_A_WIDTH_1_Y_WIDTH_5 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_not_A_SIGNED_0_A_WIDTH_8_Y_WIDTH_1.v; hierarchy -top sat_not_A_SIGNED_0_A_WIDTH_8_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_not_A_SIGNED_0_A_WIDTH_8_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_not_A_SIGNED_0_A_WIDTH_8_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_not_A_SIGNED_1_A_WIDTH_8_Y_WIDTH_1.v; hierarchy -top sat_not_A_SIGNED_1_A_WIDTH_8_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_not_A_SIGNED_1_A_WIDTH_8_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_not_A_SIGNED_1_A_WIDTH_8_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_not_A_SIGNED_0_A_WIDTH_9_Y_WIDTH_10.v; hierarchy -top sat_not_A_SIGNED_0_A_WIDTH_9_Y_WIDTH_10; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_not_A_SIGNED_0_A_WIDTH_9_Y_WIDTH_10' -q -q 2>/dev/null || echo sat_not_A_SIGNED_0_A_WIDTH_9_Y_WIDTH_10 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_not_A_SIGNED_1_A_WIDTH_9_Y_WIDTH_10.v; hierarchy -top sat_not_A_SIGNED_1_A_WIDTH_9_Y_WIDTH_10; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_not_A_SIGNED_1_A_WIDTH_9_Y_WIDTH_10' -q -q 2>/dev/null || echo sat_not_A_SIGNED_1_A_WIDTH_9_Y_WIDTH_10 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_not_A_SIGNED_0_A_WIDTH_2_Y_WIDTH_3.v; hierarchy -top sat_not_A_SIGNED_0_A_WIDTH_2_Y_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_not_A_SIGNED_0_A_WIDTH_2_Y_WIDTH_3' -q -q 2>/dev/null || echo sat_not_A_SIGNED_0_A_WIDTH_2_Y_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_not_A_SIGNED_1_A_WIDTH_2_Y_WIDTH_3.v; hierarchy -top sat_not_A_SIGNED_1_A_WIDTH_2_Y_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_not_A_SIGNED_1_A_WIDTH_2_Y_WIDTH_3' -q -q 2>/dev/null || echo sat_not_A_SIGNED_1_A_WIDTH_2_Y_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_not_A_SIGNED_0_A_WIDTH_10_Y_WIDTH_9.v; hierarchy -top sat_not_A_SIGNED_0_A_WIDTH_10_Y_WIDTH_9; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_not_A_SIGNED_0_A_WIDTH_10_Y_WIDTH_9' -q -q 2>/dev/null || echo sat_not_A_SIGNED_0_A_WIDTH_10_Y_WIDTH_9 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_not_A_SIGNED_1_A_WIDTH_10_Y_WIDTH_9.v; hierarchy -top sat_not_A_SIGNED_1_A_WIDTH_10_Y_WIDTH_9; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_not_A_SIGNED_1_A_WIDTH_10_Y_WIDTH_9' -q -q 2>/dev/null || echo sat_not_A_SIGNED_1_A_WIDTH_10_Y_WIDTH_9 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_not_A_SIGNED_0_A_WIDTH_5_Y_WIDTH_4.v; hierarchy -top sat_not_A_SIGNED_0_A_WIDTH_5_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_not_A_SIGNED_0_A_WIDTH_5_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_not_A_SIGNED_0_A_WIDTH_5_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_not_A_SIGNED_1_A_WIDTH_5_Y_WIDTH_4.v; hierarchy -top sat_not_A_SIGNED_1_A_WIDTH_5_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_not_A_SIGNED_1_A_WIDTH_5_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_not_A_SIGNED_1_A_WIDTH_5_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_not_A_SIGNED_0_A_WIDTH_5_Y_WIDTH_4.v; hierarchy -top sat_not_A_SIGNED_0_A_WIDTH_5_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_not_A_SIGNED_0_A_WIDTH_5_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_not_A_SIGNED_0_A_WIDTH_5_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_not_A_SIGNED_1_A_WIDTH_5_Y_WIDTH_4.v; hierarchy -top sat_not_A_SIGNED_1_A_WIDTH_5_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_not_A_SIGNED_1_A_WIDTH_5_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_not_A_SIGNED_1_A_WIDTH_5_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_not_A_SIGNED_0_A_WIDTH_1_Y_WIDTH_4.v; hierarchy -top sat_not_A_SIGNED_0_A_WIDTH_1_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_not_A_SIGNED_0_A_WIDTH_1_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_not_A_SIGNED_0_A_WIDTH_1_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_not_A_SIGNED_1_A_WIDTH_1_Y_WIDTH_4.v; hierarchy -top sat_not_A_SIGNED_1_A_WIDTH_1_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_not_A_SIGNED_1_A_WIDTH_1_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_not_A_SIGNED_1_A_WIDTH_1_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_not_A_SIGNED_0_A_WIDTH_3_Y_WIDTH_10.v; hierarchy -top sat_not_A_SIGNED_0_A_WIDTH_3_Y_WIDTH_10; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_not_A_SIGNED_0_A_WIDTH_3_Y_WIDTH_10' -q -q 2>/dev/null || echo sat_not_A_SIGNED_0_A_WIDTH_3_Y_WIDTH_10 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_not_A_SIGNED_1_A_WIDTH_3_Y_WIDTH_10.v; hierarchy -top sat_not_A_SIGNED_1_A_WIDTH_3_Y_WIDTH_10; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_not_A_SIGNED_1_A_WIDTH_3_Y_WIDTH_10' -q -q 2>/dev/null || echo sat_not_A_SIGNED_1_A_WIDTH_3_Y_WIDTH_10 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_not_A_SIGNED_0_A_WIDTH_8_Y_WIDTH_2.v; hierarchy -top sat_not_A_SIGNED_0_A_WIDTH_8_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_not_A_SIGNED_0_A_WIDTH_8_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_not_A_SIGNED_0_A_WIDTH_8_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_not_A_SIGNED_1_A_WIDTH_8_Y_WIDTH_2.v; hierarchy -top sat_not_A_SIGNED_1_A_WIDTH_8_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_not_A_SIGNED_1_A_WIDTH_8_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_not_A_SIGNED_1_A_WIDTH_8_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_not_A_SIGNED_0_A_WIDTH_1_Y_WIDTH_8.v; hierarchy -top sat_not_A_SIGNED_0_A_WIDTH_1_Y_WIDTH_8; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_not_A_SIGNED_0_A_WIDTH_1_Y_WIDTH_8' -q -q 2>/dev/null || echo sat_not_A_SIGNED_0_A_WIDTH_1_Y_WIDTH_8 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_not_A_SIGNED_1_A_WIDTH_1_Y_WIDTH_8.v; hierarchy -top sat_not_A_SIGNED_1_A_WIDTH_1_Y_WIDTH_8; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_not_A_SIGNED_1_A_WIDTH_1_Y_WIDTH_8' -q -q 2>/dev/null || echo sat_not_A_SIGNED_1_A_WIDTH_1_Y_WIDTH_8 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_not_A_SIGNED_0_A_WIDTH_1_Y_WIDTH_4.v; hierarchy -top sat_not_A_SIGNED_0_A_WIDTH_1_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_not_A_SIGNED_0_A_WIDTH_1_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_not_A_SIGNED_0_A_WIDTH_1_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_not_A_SIGNED_1_A_WIDTH_1_Y_WIDTH_4.v; hierarchy -top sat_not_A_SIGNED_1_A_WIDTH_1_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_not_A_SIGNED_1_A_WIDTH_1_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_not_A_SIGNED_1_A_WIDTH_1_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_not_A_SIGNED_0_A_WIDTH_1_Y_WIDTH_10.v; hierarchy -top sat_not_A_SIGNED_0_A_WIDTH_1_Y_WIDTH_10; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_not_A_SIGNED_0_A_WIDTH_1_Y_WIDTH_10' -q -q 2>/dev/null || echo sat_not_A_SIGNED_0_A_WIDTH_1_Y_WIDTH_10 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_not_A_SIGNED_1_A_WIDTH_1_Y_WIDTH_10.v; hierarchy -top sat_not_A_SIGNED_1_A_WIDTH_1_Y_WIDTH_10; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_not_A_SIGNED_1_A_WIDTH_1_Y_WIDTH_10' -q -q 2>/dev/null || echo sat_not_A_SIGNED_1_A_WIDTH_1_Y_WIDTH_10 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_not_A_SIGNED_0_A_WIDTH_1_Y_WIDTH_4.v; hierarchy -top sat_not_A_SIGNED_0_A_WIDTH_1_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_not_A_SIGNED_0_A_WIDTH_1_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_not_A_SIGNED_0_A_WIDTH_1_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_not_A_SIGNED_1_A_WIDTH_1_Y_WIDTH_4.v; hierarchy -top sat_not_A_SIGNED_1_A_WIDTH_1_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_not_A_SIGNED_1_A_WIDTH_1_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_not_A_SIGNED_1_A_WIDTH_1_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_not_A_SIGNED_0_A_WIDTH_9_Y_WIDTH_5.v; hierarchy -top sat_not_A_SIGNED_0_A_WIDTH_9_Y_WIDTH_5; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_not_A_SIGNED_0_A_WIDTH_9_Y_WIDTH_5' -q -q 2>/dev/null || echo sat_not_A_SIGNED_0_A_WIDTH_9_Y_WIDTH_5 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_not_A_SIGNED_1_A_WIDTH_9_Y_WIDTH_5.v; hierarchy -top sat_not_A_SIGNED_1_A_WIDTH_9_Y_WIDTH_5; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_not_A_SIGNED_1_A_WIDTH_9_Y_WIDTH_5' -q -q 2>/dev/null || echo sat_not_A_SIGNED_1_A_WIDTH_9_Y_WIDTH_5 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_not_A_SIGNED_0_A_WIDTH_5_Y_WIDTH_9.v; hierarchy -top sat_not_A_SIGNED_0_A_WIDTH_5_Y_WIDTH_9; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_not_A_SIGNED_0_A_WIDTH_5_Y_WIDTH_9' -q -q 2>/dev/null || echo sat_not_A_SIGNED_0_A_WIDTH_5_Y_WIDTH_9 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_not_A_SIGNED_1_A_WIDTH_5_Y_WIDTH_9.v; hierarchy -top sat_not_A_SIGNED_1_A_WIDTH_5_Y_WIDTH_9; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_not_A_SIGNED_1_A_WIDTH_5_Y_WIDTH_9' -q -q 2>/dev/null || echo sat_not_A_SIGNED_1_A_WIDTH_5_Y_WIDTH_9 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_not_A_SIGNED_0_A_WIDTH_10_Y_WIDTH_10.v; hierarchy -top sat_not_A_SIGNED_0_A_WIDTH_10_Y_WIDTH_10; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_not_A_SIGNED_0_A_WIDTH_10_Y_WIDTH_10' -q -q 2>/dev/null || echo sat_not_A_SIGNED_0_A_WIDTH_10_Y_WIDTH_10 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_not_A_SIGNED_1_A_WIDTH_10_Y_WIDTH_10.v; hierarchy -top sat_not_A_SIGNED_1_A_WIDTH_10_Y_WIDTH_10; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_not_A_SIGNED_1_A_WIDTH_10_Y_WIDTH_10' -q -q 2>/dev/null || echo sat_not_A_SIGNED_1_A_WIDTH_10_Y_WIDTH_10 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_not_A_SIGNED_0_A_WIDTH_9_Y_WIDTH_7.v; hierarchy -top sat_not_A_SIGNED_0_A_WIDTH_9_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_not_A_SIGNED_0_A_WIDTH_9_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_not_A_SIGNED_0_A_WIDTH_9_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_not_A_SIGNED_1_A_WIDTH_9_Y_WIDTH_7.v; hierarchy -top sat_not_A_SIGNED_1_A_WIDTH_9_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_not_A_SIGNED_1_A_WIDTH_9_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_not_A_SIGNED_1_A_WIDTH_9_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_not_A_SIGNED_0_A_WIDTH_3_Y_WIDTH_6.v; hierarchy -top sat_not_A_SIGNED_0_A_WIDTH_3_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_not_A_SIGNED_0_A_WIDTH_3_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_not_A_SIGNED_0_A_WIDTH_3_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_not_A_SIGNED_1_A_WIDTH_3_Y_WIDTH_6.v; hierarchy -top sat_not_A_SIGNED_1_A_WIDTH_3_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_not_A_SIGNED_1_A_WIDTH_3_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_not_A_SIGNED_1_A_WIDTH_3_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_not_A_SIGNED_0_A_WIDTH_3_Y_WIDTH_4.v; hierarchy -top sat_not_A_SIGNED_0_A_WIDTH_3_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_not_A_SIGNED_0_A_WIDTH_3_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_not_A_SIGNED_0_A_WIDTH_3_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_not_A_SIGNED_1_A_WIDTH_3_Y_WIDTH_4.v; hierarchy -top sat_not_A_SIGNED_1_A_WIDTH_3_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_not_A_SIGNED_1_A_WIDTH_3_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_not_A_SIGNED_1_A_WIDTH_3_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_not_A_SIGNED_0_A_WIDTH_6_Y_WIDTH_1.v; hierarchy -top sat_not_A_SIGNED_0_A_WIDTH_6_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_not_A_SIGNED_0_A_WIDTH_6_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_not_A_SIGNED_0_A_WIDTH_6_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_not_A_SIGNED_1_A_WIDTH_6_Y_WIDTH_1.v; hierarchy -top sat_not_A_SIGNED_1_A_WIDTH_6_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_not_A_SIGNED_1_A_WIDTH_6_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_not_A_SIGNED_1_A_WIDTH_6_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_not_A_SIGNED_0_A_WIDTH_9_Y_WIDTH_2.v; hierarchy -top sat_not_A_SIGNED_0_A_WIDTH_9_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_not_A_SIGNED_0_A_WIDTH_9_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_not_A_SIGNED_0_A_WIDTH_9_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_not_A_SIGNED_1_A_WIDTH_9_Y_WIDTH_2.v; hierarchy -top sat_not_A_SIGNED_1_A_WIDTH_9_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_not_A_SIGNED_1_A_WIDTH_9_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_not_A_SIGNED_1_A_WIDTH_9_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_not_A_SIGNED_0_A_WIDTH_7_Y_WIDTH_3.v; hierarchy -top sat_not_A_SIGNED_0_A_WIDTH_7_Y_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_not_A_SIGNED_0_A_WIDTH_7_Y_WIDTH_3' -q -q 2>/dev/null || echo sat_not_A_SIGNED_0_A_WIDTH_7_Y_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_not_A_SIGNED_1_A_WIDTH_7_Y_WIDTH_3.v; hierarchy -top sat_not_A_SIGNED_1_A_WIDTH_7_Y_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_not_A_SIGNED_1_A_WIDTH_7_Y_WIDTH_3' -q -q 2>/dev/null || echo sat_not_A_SIGNED_1_A_WIDTH_7_Y_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_not_A_SIGNED_0_A_WIDTH_7_Y_WIDTH_9.v; hierarchy -top sat_not_A_SIGNED_0_A_WIDTH_7_Y_WIDTH_9; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_not_A_SIGNED_0_A_WIDTH_7_Y_WIDTH_9' -q -q 2>/dev/null || echo sat_not_A_SIGNED_0_A_WIDTH_7_Y_WIDTH_9 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_not_A_SIGNED_1_A_WIDTH_7_Y_WIDTH_9.v; hierarchy -top sat_not_A_SIGNED_1_A_WIDTH_7_Y_WIDTH_9; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_not_A_SIGNED_1_A_WIDTH_7_Y_WIDTH_9' -q -q 2>/dev/null || echo sat_not_A_SIGNED_1_A_WIDTH_7_Y_WIDTH_9 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_not_A_SIGNED_0_A_WIDTH_2_Y_WIDTH_4.v; hierarchy -top sat_not_A_SIGNED_0_A_WIDTH_2_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_not_A_SIGNED_0_A_WIDTH_2_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_not_A_SIGNED_0_A_WIDTH_2_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_not_A_SIGNED_1_A_WIDTH_2_Y_WIDTH_4.v; hierarchy -top sat_not_A_SIGNED_1_A_WIDTH_2_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_not_A_SIGNED_1_A_WIDTH_2_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_not_A_SIGNED_1_A_WIDTH_2_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_not_A_SIGNED_0_A_WIDTH_8_Y_WIDTH_6.v; hierarchy -top sat_not_A_SIGNED_0_A_WIDTH_8_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_not_A_SIGNED_0_A_WIDTH_8_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_not_A_SIGNED_0_A_WIDTH_8_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_not_A_SIGNED_1_A_WIDTH_8_Y_WIDTH_6.v; hierarchy -top sat_not_A_SIGNED_1_A_WIDTH_8_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_not_A_SIGNED_1_A_WIDTH_8_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_not_A_SIGNED_1_A_WIDTH_8_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_not_A_SIGNED_0_A_WIDTH_7_Y_WIDTH_5.v; hierarchy -top sat_not_A_SIGNED_0_A_WIDTH_7_Y_WIDTH_5; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_not_A_SIGNED_0_A_WIDTH_7_Y_WIDTH_5' -q -q 2>/dev/null || echo sat_not_A_SIGNED_0_A_WIDTH_7_Y_WIDTH_5 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_not_A_SIGNED_1_A_WIDTH_7_Y_WIDTH_5.v; hierarchy -top sat_not_A_SIGNED_1_A_WIDTH_7_Y_WIDTH_5; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_not_A_SIGNED_1_A_WIDTH_7_Y_WIDTH_5' -q -q 2>/dev/null || echo sat_not_A_SIGNED_1_A_WIDTH_7_Y_WIDTH_5 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_not_A_SIGNED_0_A_WIDTH_9_Y_WIDTH_4.v; hierarchy -top sat_not_A_SIGNED_0_A_WIDTH_9_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_not_A_SIGNED_0_A_WIDTH_9_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_not_A_SIGNED_0_A_WIDTH_9_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_not_A_SIGNED_1_A_WIDTH_9_Y_WIDTH_4.v; hierarchy -top sat_not_A_SIGNED_1_A_WIDTH_9_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_not_A_SIGNED_1_A_WIDTH_9_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_not_A_SIGNED_1_A_WIDTH_9_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_not_A_SIGNED_0_A_WIDTH_9_Y_WIDTH_6.v; hierarchy -top sat_not_A_SIGNED_0_A_WIDTH_9_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_not_A_SIGNED_0_A_WIDTH_9_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_not_A_SIGNED_0_A_WIDTH_9_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_not_A_SIGNED_1_A_WIDTH_9_Y_WIDTH_6.v; hierarchy -top sat_not_A_SIGNED_1_A_WIDTH_9_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_not_A_SIGNED_1_A_WIDTH_9_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_not_A_SIGNED_1_A_WIDTH_9_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_not_A_SIGNED_0_A_WIDTH_7_Y_WIDTH_2.v; hierarchy -top sat_not_A_SIGNED_0_A_WIDTH_7_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_not_A_SIGNED_0_A_WIDTH_7_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_not_A_SIGNED_0_A_WIDTH_7_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_not_A_SIGNED_1_A_WIDTH_7_Y_WIDTH_2.v; hierarchy -top sat_not_A_SIGNED_1_A_WIDTH_7_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_not_A_SIGNED_1_A_WIDTH_7_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_not_A_SIGNED_1_A_WIDTH_7_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_not_A_SIGNED_0_A_WIDTH_4_Y_WIDTH_10.v; hierarchy -top sat_not_A_SIGNED_0_A_WIDTH_4_Y_WIDTH_10; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_not_A_SIGNED_0_A_WIDTH_4_Y_WIDTH_10' -q -q 2>/dev/null || echo sat_not_A_SIGNED_0_A_WIDTH_4_Y_WIDTH_10 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_not_A_SIGNED_1_A_WIDTH_4_Y_WIDTH_10.v; hierarchy -top sat_not_A_SIGNED_1_A_WIDTH_4_Y_WIDTH_10; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_not_A_SIGNED_1_A_WIDTH_4_Y_WIDTH_10' -q -q 2>/dev/null || echo sat_not_A_SIGNED_1_A_WIDTH_4_Y_WIDTH_10 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_not_A_SIGNED_0_A_WIDTH_7_Y_WIDTH_8.v; hierarchy -top sat_not_A_SIGNED_0_A_WIDTH_7_Y_WIDTH_8; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_not_A_SIGNED_0_A_WIDTH_7_Y_WIDTH_8' -q -q 2>/dev/null || echo sat_not_A_SIGNED_0_A_WIDTH_7_Y_WIDTH_8 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_not_A_SIGNED_1_A_WIDTH_7_Y_WIDTH_8.v; hierarchy -top sat_not_A_SIGNED_1_A_WIDTH_7_Y_WIDTH_8; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_not_A_SIGNED_1_A_WIDTH_7_Y_WIDTH_8' -q -q 2>/dev/null || echo sat_not_A_SIGNED_1_A_WIDTH_7_Y_WIDTH_8 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_not_A_SIGNED_0_A_WIDTH_9_Y_WIDTH_5.v; hierarchy -top sat_not_A_SIGNED_0_A_WIDTH_9_Y_WIDTH_5; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_not_A_SIGNED_0_A_WIDTH_9_Y_WIDTH_5' -q -q 2>/dev/null || echo sat_not_A_SIGNED_0_A_WIDTH_9_Y_WIDTH_5 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_not_A_SIGNED_1_A_WIDTH_9_Y_WIDTH_5.v; hierarchy -top sat_not_A_SIGNED_1_A_WIDTH_9_Y_WIDTH_5; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_not_A_SIGNED_1_A_WIDTH_9_Y_WIDTH_5' -q -q 2>/dev/null || echo sat_not_A_SIGNED_1_A_WIDTH_9_Y_WIDTH_5 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_not_A_SIGNED_0_A_WIDTH_2_Y_WIDTH_2.v; hierarchy -top sat_not_A_SIGNED_0_A_WIDTH_2_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_not_A_SIGNED_0_A_WIDTH_2_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_not_A_SIGNED_0_A_WIDTH_2_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_not_A_SIGNED_1_A_WIDTH_2_Y_WIDTH_2.v; hierarchy -top sat_not_A_SIGNED_1_A_WIDTH_2_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_not_A_SIGNED_1_A_WIDTH_2_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_not_A_SIGNED_1_A_WIDTH_2_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_not_A_SIGNED_0_A_WIDTH_10_Y_WIDTH_6.v; hierarchy -top sat_not_A_SIGNED_0_A_WIDTH_10_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_not_A_SIGNED_0_A_WIDTH_10_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_not_A_SIGNED_0_A_WIDTH_10_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_not_A_SIGNED_1_A_WIDTH_10_Y_WIDTH_6.v; hierarchy -top sat_not_A_SIGNED_1_A_WIDTH_10_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_not_A_SIGNED_1_A_WIDTH_10_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_not_A_SIGNED_1_A_WIDTH_10_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_not_A_SIGNED_0_A_WIDTH_10_Y_WIDTH_1.v; hierarchy -top sat_not_A_SIGNED_0_A_WIDTH_10_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_not_A_SIGNED_0_A_WIDTH_10_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_not_A_SIGNED_0_A_WIDTH_10_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_not_A_SIGNED_1_A_WIDTH_10_Y_WIDTH_1.v; hierarchy -top sat_not_A_SIGNED_1_A_WIDTH_10_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_not_A_SIGNED_1_A_WIDTH_10_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_not_A_SIGNED_1_A_WIDTH_10_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_not_A_SIGNED_0_A_WIDTH_4_Y_WIDTH_3.v; hierarchy -top sat_not_A_SIGNED_0_A_WIDTH_4_Y_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_not_A_SIGNED_0_A_WIDTH_4_Y_WIDTH_3' -q -q 2>/dev/null || echo sat_not_A_SIGNED_0_A_WIDTH_4_Y_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_not_A_SIGNED_1_A_WIDTH_4_Y_WIDTH_3.v; hierarchy -top sat_not_A_SIGNED_1_A_WIDTH_4_Y_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_not_A_SIGNED_1_A_WIDTH_4_Y_WIDTH_3' -q -q 2>/dev/null || echo sat_not_A_SIGNED_1_A_WIDTH_4_Y_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_not_A_SIGNED_0_A_WIDTH_10_Y_WIDTH_7.v; hierarchy -top sat_not_A_SIGNED_0_A_WIDTH_10_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_not_A_SIGNED_0_A_WIDTH_10_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_not_A_SIGNED_0_A_WIDTH_10_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_not_A_SIGNED_1_A_WIDTH_10_Y_WIDTH_7.v; hierarchy -top sat_not_A_SIGNED_1_A_WIDTH_10_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_not_A_SIGNED_1_A_WIDTH_10_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_not_A_SIGNED_1_A_WIDTH_10_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_not_A_SIGNED_0_A_WIDTH_10_Y_WIDTH_2.v; hierarchy -top sat_not_A_SIGNED_0_A_WIDTH_10_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_not_A_SIGNED_0_A_WIDTH_10_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_not_A_SIGNED_0_A_WIDTH_10_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_not_A_SIGNED_1_A_WIDTH_10_Y_WIDTH_2.v; hierarchy -top sat_not_A_SIGNED_1_A_WIDTH_10_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_not_A_SIGNED_1_A_WIDTH_10_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_not_A_SIGNED_1_A_WIDTH_10_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_not_A_SIGNED_0_A_WIDTH_4_Y_WIDTH_8.v; hierarchy -top sat_not_A_SIGNED_0_A_WIDTH_4_Y_WIDTH_8; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_not_A_SIGNED_0_A_WIDTH_4_Y_WIDTH_8' -q -q 2>/dev/null || echo sat_not_A_SIGNED_0_A_WIDTH_4_Y_WIDTH_8 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_not_A_SIGNED_1_A_WIDTH_4_Y_WIDTH_8.v; hierarchy -top sat_not_A_SIGNED_1_A_WIDTH_4_Y_WIDTH_8; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_not_A_SIGNED_1_A_WIDTH_4_Y_WIDTH_8' -q -q 2>/dev/null || echo sat_not_A_SIGNED_1_A_WIDTH_4_Y_WIDTH_8 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_not_A_SIGNED_0_A_WIDTH_2_Y_WIDTH_1.v; hierarchy -top sat_not_A_SIGNED_0_A_WIDTH_2_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_not_A_SIGNED_0_A_WIDTH_2_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_not_A_SIGNED_0_A_WIDTH_2_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_not_A_SIGNED_1_A_WIDTH_2_Y_WIDTH_1.v; hierarchy -top sat_not_A_SIGNED_1_A_WIDTH_2_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_not_A_SIGNED_1_A_WIDTH_2_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_not_A_SIGNED_1_A_WIDTH_2_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_not_A_SIGNED_0_A_WIDTH_5_Y_WIDTH_10.v; hierarchy -top sat_not_A_SIGNED_0_A_WIDTH_5_Y_WIDTH_10; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_not_A_SIGNED_0_A_WIDTH_5_Y_WIDTH_10' -q -q 2>/dev/null || echo sat_not_A_SIGNED_0_A_WIDTH_5_Y_WIDTH_10 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_not_A_SIGNED_1_A_WIDTH_5_Y_WIDTH_10.v; hierarchy -top sat_not_A_SIGNED_1_A_WIDTH_5_Y_WIDTH_10; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_not_A_SIGNED_1_A_WIDTH_5_Y_WIDTH_10' -q -q 2>/dev/null || echo sat_not_A_SIGNED_1_A_WIDTH_5_Y_WIDTH_10 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_not_A_SIGNED_0_A_WIDTH_8_Y_WIDTH_10.v; hierarchy -top sat_not_A_SIGNED_0_A_WIDTH_8_Y_WIDTH_10; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_not_A_SIGNED_0_A_WIDTH_8_Y_WIDTH_10' -q -q 2>/dev/null || echo sat_not_A_SIGNED_0_A_WIDTH_8_Y_WIDTH_10 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_not_A_SIGNED_1_A_WIDTH_8_Y_WIDTH_10.v; hierarchy -top sat_not_A_SIGNED_1_A_WIDTH_8_Y_WIDTH_10; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_not_A_SIGNED_1_A_WIDTH_8_Y_WIDTH_10' -q -q 2>/dev/null || echo sat_not_A_SIGNED_1_A_WIDTH_8_Y_WIDTH_10 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_not_A_SIGNED_0_A_WIDTH_10_Y_WIDTH_8.v; hierarchy -top sat_not_A_SIGNED_0_A_WIDTH_10_Y_WIDTH_8; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_not_A_SIGNED_0_A_WIDTH_10_Y_WIDTH_8' -q -q 2>/dev/null || echo sat_not_A_SIGNED_0_A_WIDTH_10_Y_WIDTH_8 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_not_A_SIGNED_1_A_WIDTH_10_Y_WIDTH_8.v; hierarchy -top sat_not_A_SIGNED_1_A_WIDTH_10_Y_WIDTH_8; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_not_A_SIGNED_1_A_WIDTH_10_Y_WIDTH_8' -q -q 2>/dev/null || echo sat_not_A_SIGNED_1_A_WIDTH_10_Y_WIDTH_8 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_not_A_SIGNED_0_A_WIDTH_7_Y_WIDTH_2.v; hierarchy -top sat_not_A_SIGNED_0_A_WIDTH_7_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_not_A_SIGNED_0_A_WIDTH_7_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_not_A_SIGNED_0_A_WIDTH_7_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_not_A_SIGNED_1_A_WIDTH_7_Y_WIDTH_2.v; hierarchy -top sat_not_A_SIGNED_1_A_WIDTH_7_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_not_A_SIGNED_1_A_WIDTH_7_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_not_A_SIGNED_1_A_WIDTH_7_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_not_A_SIGNED_0_A_WIDTH_9_Y_WIDTH_6.v; hierarchy -top sat_not_A_SIGNED_0_A_WIDTH_9_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_not_A_SIGNED_0_A_WIDTH_9_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_not_A_SIGNED_0_A_WIDTH_9_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_not_A_SIGNED_1_A_WIDTH_9_Y_WIDTH_6.v; hierarchy -top sat_not_A_SIGNED_1_A_WIDTH_9_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_not_A_SIGNED_1_A_WIDTH_9_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_not_A_SIGNED_1_A_WIDTH_9_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_not_A_SIGNED_0_A_WIDTH_4_Y_WIDTH_3.v; hierarchy -top sat_not_A_SIGNED_0_A_WIDTH_4_Y_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_not_A_SIGNED_0_A_WIDTH_4_Y_WIDTH_3' -q -q 2>/dev/null || echo sat_not_A_SIGNED_0_A_WIDTH_4_Y_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_not_A_SIGNED_1_A_WIDTH_4_Y_WIDTH_3.v; hierarchy -top sat_not_A_SIGNED_1_A_WIDTH_4_Y_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_not_A_SIGNED_1_A_WIDTH_4_Y_WIDTH_3' -q -q 2>/dev/null || echo sat_not_A_SIGNED_1_A_WIDTH_4_Y_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_not_A_SIGNED_0_A_WIDTH_9_Y_WIDTH_8.v; hierarchy -top sat_not_A_SIGNED_0_A_WIDTH_9_Y_WIDTH_8; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_not_A_SIGNED_0_A_WIDTH_9_Y_WIDTH_8' -q -q 2>/dev/null || echo sat_not_A_SIGNED_0_A_WIDTH_9_Y_WIDTH_8 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_not_A_SIGNED_1_A_WIDTH_9_Y_WIDTH_8.v; hierarchy -top sat_not_A_SIGNED_1_A_WIDTH_9_Y_WIDTH_8; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_not_A_SIGNED_1_A_WIDTH_9_Y_WIDTH_8' -q -q 2>/dev/null || echo sat_not_A_SIGNED_1_A_WIDTH_9_Y_WIDTH_8 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_pos_A_SIGNED_0_A_WIDTH_1_Y_WIDTH_1.v; hierarchy -top sat_pos_A_SIGNED_0_A_WIDTH_1_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_pos_A_SIGNED_0_A_WIDTH_1_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_pos_A_SIGNED_0_A_WIDTH_1_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_pos_A_SIGNED_1_A_WIDTH_1_Y_WIDTH_1.v; hierarchy -top sat_pos_A_SIGNED_1_A_WIDTH_1_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_pos_A_SIGNED_1_A_WIDTH_1_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_pos_A_SIGNED_1_A_WIDTH_1_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_pos_A_SIGNED_0_A_WIDTH_3_Y_WIDTH_6.v; hierarchy -top sat_pos_A_SIGNED_0_A_WIDTH_3_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_pos_A_SIGNED_0_A_WIDTH_3_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_pos_A_SIGNED_0_A_WIDTH_3_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_pos_A_SIGNED_1_A_WIDTH_3_Y_WIDTH_6.v; hierarchy -top sat_pos_A_SIGNED_1_A_WIDTH_3_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_pos_A_SIGNED_1_A_WIDTH_3_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_pos_A_SIGNED_1_A_WIDTH_3_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_pos_A_SIGNED_0_A_WIDTH_6_Y_WIDTH_3.v; hierarchy -top sat_pos_A_SIGNED_0_A_WIDTH_6_Y_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_pos_A_SIGNED_0_A_WIDTH_6_Y_WIDTH_3' -q -q 2>/dev/null || echo sat_pos_A_SIGNED_0_A_WIDTH_6_Y_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_pos_A_SIGNED_1_A_WIDTH_6_Y_WIDTH_3.v; hierarchy -top sat_pos_A_SIGNED_1_A_WIDTH_6_Y_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_pos_A_SIGNED_1_A_WIDTH_6_Y_WIDTH_3' -q -q 2>/dev/null || echo sat_pos_A_SIGNED_1_A_WIDTH_6_Y_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_pos_A_SIGNED_0_A_WIDTH_6_Y_WIDTH_5.v; hierarchy -top sat_pos_A_SIGNED_0_A_WIDTH_6_Y_WIDTH_5; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_pos_A_SIGNED_0_A_WIDTH_6_Y_WIDTH_5' -q -q 2>/dev/null || echo sat_pos_A_SIGNED_0_A_WIDTH_6_Y_WIDTH_5 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_pos_A_SIGNED_1_A_WIDTH_6_Y_WIDTH_5.v; hierarchy -top sat_pos_A_SIGNED_1_A_WIDTH_6_Y_WIDTH_5; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_pos_A_SIGNED_1_A_WIDTH_6_Y_WIDTH_5' -q -q 2>/dev/null || echo sat_pos_A_SIGNED_1_A_WIDTH_6_Y_WIDTH_5 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_pos_A_SIGNED_0_A_WIDTH_10_Y_WIDTH_2.v; hierarchy -top sat_pos_A_SIGNED_0_A_WIDTH_10_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_pos_A_SIGNED_0_A_WIDTH_10_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_pos_A_SIGNED_0_A_WIDTH_10_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_pos_A_SIGNED_1_A_WIDTH_10_Y_WIDTH_2.v; hierarchy -top sat_pos_A_SIGNED_1_A_WIDTH_10_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_pos_A_SIGNED_1_A_WIDTH_10_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_pos_A_SIGNED_1_A_WIDTH_10_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_pos_A_SIGNED_0_A_WIDTH_1_Y_WIDTH_5.v; hierarchy -top sat_pos_A_SIGNED_0_A_WIDTH_1_Y_WIDTH_5; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_pos_A_SIGNED_0_A_WIDTH_1_Y_WIDTH_5' -q -q 2>/dev/null || echo sat_pos_A_SIGNED_0_A_WIDTH_1_Y_WIDTH_5 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_pos_A_SIGNED_1_A_WIDTH_1_Y_WIDTH_5.v; hierarchy -top sat_pos_A_SIGNED_1_A_WIDTH_1_Y_WIDTH_5; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_pos_A_SIGNED_1_A_WIDTH_1_Y_WIDTH_5' -q -q 2>/dev/null || echo sat_pos_A_SIGNED_1_A_WIDTH_1_Y_WIDTH_5 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_pos_A_SIGNED_0_A_WIDTH_8_Y_WIDTH_1.v; hierarchy -top sat_pos_A_SIGNED_0_A_WIDTH_8_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_pos_A_SIGNED_0_A_WIDTH_8_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_pos_A_SIGNED_0_A_WIDTH_8_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_pos_A_SIGNED_1_A_WIDTH_8_Y_WIDTH_1.v; hierarchy -top sat_pos_A_SIGNED_1_A_WIDTH_8_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_pos_A_SIGNED_1_A_WIDTH_8_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_pos_A_SIGNED_1_A_WIDTH_8_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_pos_A_SIGNED_0_A_WIDTH_9_Y_WIDTH_10.v; hierarchy -top sat_pos_A_SIGNED_0_A_WIDTH_9_Y_WIDTH_10; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_pos_A_SIGNED_0_A_WIDTH_9_Y_WIDTH_10' -q -q 2>/dev/null || echo sat_pos_A_SIGNED_0_A_WIDTH_9_Y_WIDTH_10 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_pos_A_SIGNED_1_A_WIDTH_9_Y_WIDTH_10.v; hierarchy -top sat_pos_A_SIGNED_1_A_WIDTH_9_Y_WIDTH_10; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_pos_A_SIGNED_1_A_WIDTH_9_Y_WIDTH_10' -q -q 2>/dev/null || echo sat_pos_A_SIGNED_1_A_WIDTH_9_Y_WIDTH_10 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_pos_A_SIGNED_0_A_WIDTH_2_Y_WIDTH_3.v; hierarchy -top sat_pos_A_SIGNED_0_A_WIDTH_2_Y_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_pos_A_SIGNED_0_A_WIDTH_2_Y_WIDTH_3' -q -q 2>/dev/null || echo sat_pos_A_SIGNED_0_A_WIDTH_2_Y_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_pos_A_SIGNED_1_A_WIDTH_2_Y_WIDTH_3.v; hierarchy -top sat_pos_A_SIGNED_1_A_WIDTH_2_Y_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_pos_A_SIGNED_1_A_WIDTH_2_Y_WIDTH_3' -q -q 2>/dev/null || echo sat_pos_A_SIGNED_1_A_WIDTH_2_Y_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_pos_A_SIGNED_0_A_WIDTH_10_Y_WIDTH_9.v; hierarchy -top sat_pos_A_SIGNED_0_A_WIDTH_10_Y_WIDTH_9; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_pos_A_SIGNED_0_A_WIDTH_10_Y_WIDTH_9' -q -q 2>/dev/null || echo sat_pos_A_SIGNED_0_A_WIDTH_10_Y_WIDTH_9 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_pos_A_SIGNED_1_A_WIDTH_10_Y_WIDTH_9.v; hierarchy -top sat_pos_A_SIGNED_1_A_WIDTH_10_Y_WIDTH_9; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_pos_A_SIGNED_1_A_WIDTH_10_Y_WIDTH_9' -q -q 2>/dev/null || echo sat_pos_A_SIGNED_1_A_WIDTH_10_Y_WIDTH_9 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_pos_A_SIGNED_0_A_WIDTH_5_Y_WIDTH_4.v; hierarchy -top sat_pos_A_SIGNED_0_A_WIDTH_5_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_pos_A_SIGNED_0_A_WIDTH_5_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_pos_A_SIGNED_0_A_WIDTH_5_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_pos_A_SIGNED_1_A_WIDTH_5_Y_WIDTH_4.v; hierarchy -top sat_pos_A_SIGNED_1_A_WIDTH_5_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_pos_A_SIGNED_1_A_WIDTH_5_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_pos_A_SIGNED_1_A_WIDTH_5_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_pos_A_SIGNED_0_A_WIDTH_5_Y_WIDTH_4.v; hierarchy -top sat_pos_A_SIGNED_0_A_WIDTH_5_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_pos_A_SIGNED_0_A_WIDTH_5_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_pos_A_SIGNED_0_A_WIDTH_5_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_pos_A_SIGNED_1_A_WIDTH_5_Y_WIDTH_4.v; hierarchy -top sat_pos_A_SIGNED_1_A_WIDTH_5_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_pos_A_SIGNED_1_A_WIDTH_5_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_pos_A_SIGNED_1_A_WIDTH_5_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_pos_A_SIGNED_0_A_WIDTH_1_Y_WIDTH_4.v; hierarchy -top sat_pos_A_SIGNED_0_A_WIDTH_1_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_pos_A_SIGNED_0_A_WIDTH_1_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_pos_A_SIGNED_0_A_WIDTH_1_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_pos_A_SIGNED_1_A_WIDTH_1_Y_WIDTH_4.v; hierarchy -top sat_pos_A_SIGNED_1_A_WIDTH_1_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_pos_A_SIGNED_1_A_WIDTH_1_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_pos_A_SIGNED_1_A_WIDTH_1_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_pos_A_SIGNED_0_A_WIDTH_3_Y_WIDTH_10.v; hierarchy -top sat_pos_A_SIGNED_0_A_WIDTH_3_Y_WIDTH_10; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_pos_A_SIGNED_0_A_WIDTH_3_Y_WIDTH_10' -q -q 2>/dev/null || echo sat_pos_A_SIGNED_0_A_WIDTH_3_Y_WIDTH_10 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_pos_A_SIGNED_1_A_WIDTH_3_Y_WIDTH_10.v; hierarchy -top sat_pos_A_SIGNED_1_A_WIDTH_3_Y_WIDTH_10; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_pos_A_SIGNED_1_A_WIDTH_3_Y_WIDTH_10' -q -q 2>/dev/null || echo sat_pos_A_SIGNED_1_A_WIDTH_3_Y_WIDTH_10 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_pos_A_SIGNED_0_A_WIDTH_8_Y_WIDTH_2.v; hierarchy -top sat_pos_A_SIGNED_0_A_WIDTH_8_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_pos_A_SIGNED_0_A_WIDTH_8_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_pos_A_SIGNED_0_A_WIDTH_8_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_pos_A_SIGNED_1_A_WIDTH_8_Y_WIDTH_2.v; hierarchy -top sat_pos_A_SIGNED_1_A_WIDTH_8_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_pos_A_SIGNED_1_A_WIDTH_8_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_pos_A_SIGNED_1_A_WIDTH_8_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_pos_A_SIGNED_0_A_WIDTH_1_Y_WIDTH_8.v; hierarchy -top sat_pos_A_SIGNED_0_A_WIDTH_1_Y_WIDTH_8; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_pos_A_SIGNED_0_A_WIDTH_1_Y_WIDTH_8' -q -q 2>/dev/null || echo sat_pos_A_SIGNED_0_A_WIDTH_1_Y_WIDTH_8 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_pos_A_SIGNED_1_A_WIDTH_1_Y_WIDTH_8.v; hierarchy -top sat_pos_A_SIGNED_1_A_WIDTH_1_Y_WIDTH_8; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_pos_A_SIGNED_1_A_WIDTH_1_Y_WIDTH_8' -q -q 2>/dev/null || echo sat_pos_A_SIGNED_1_A_WIDTH_1_Y_WIDTH_8 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_pos_A_SIGNED_0_A_WIDTH_1_Y_WIDTH_4.v; hierarchy -top sat_pos_A_SIGNED_0_A_WIDTH_1_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_pos_A_SIGNED_0_A_WIDTH_1_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_pos_A_SIGNED_0_A_WIDTH_1_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_pos_A_SIGNED_1_A_WIDTH_1_Y_WIDTH_4.v; hierarchy -top sat_pos_A_SIGNED_1_A_WIDTH_1_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_pos_A_SIGNED_1_A_WIDTH_1_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_pos_A_SIGNED_1_A_WIDTH_1_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_pos_A_SIGNED_0_A_WIDTH_1_Y_WIDTH_10.v; hierarchy -top sat_pos_A_SIGNED_0_A_WIDTH_1_Y_WIDTH_10; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_pos_A_SIGNED_0_A_WIDTH_1_Y_WIDTH_10' -q -q 2>/dev/null || echo sat_pos_A_SIGNED_0_A_WIDTH_1_Y_WIDTH_10 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_pos_A_SIGNED_1_A_WIDTH_1_Y_WIDTH_10.v; hierarchy -top sat_pos_A_SIGNED_1_A_WIDTH_1_Y_WIDTH_10; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_pos_A_SIGNED_1_A_WIDTH_1_Y_WIDTH_10' -q -q 2>/dev/null || echo sat_pos_A_SIGNED_1_A_WIDTH_1_Y_WIDTH_10 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_pos_A_SIGNED_0_A_WIDTH_1_Y_WIDTH_4.v; hierarchy -top sat_pos_A_SIGNED_0_A_WIDTH_1_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_pos_A_SIGNED_0_A_WIDTH_1_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_pos_A_SIGNED_0_A_WIDTH_1_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_pos_A_SIGNED_1_A_WIDTH_1_Y_WIDTH_4.v; hierarchy -top sat_pos_A_SIGNED_1_A_WIDTH_1_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_pos_A_SIGNED_1_A_WIDTH_1_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_pos_A_SIGNED_1_A_WIDTH_1_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_pos_A_SIGNED_0_A_WIDTH_9_Y_WIDTH_5.v; hierarchy -top sat_pos_A_SIGNED_0_A_WIDTH_9_Y_WIDTH_5; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_pos_A_SIGNED_0_A_WIDTH_9_Y_WIDTH_5' -q -q 2>/dev/null || echo sat_pos_A_SIGNED_0_A_WIDTH_9_Y_WIDTH_5 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_pos_A_SIGNED_1_A_WIDTH_9_Y_WIDTH_5.v; hierarchy -top sat_pos_A_SIGNED_1_A_WIDTH_9_Y_WIDTH_5; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_pos_A_SIGNED_1_A_WIDTH_9_Y_WIDTH_5' -q -q 2>/dev/null || echo sat_pos_A_SIGNED_1_A_WIDTH_9_Y_WIDTH_5 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_pos_A_SIGNED_0_A_WIDTH_5_Y_WIDTH_9.v; hierarchy -top sat_pos_A_SIGNED_0_A_WIDTH_5_Y_WIDTH_9; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_pos_A_SIGNED_0_A_WIDTH_5_Y_WIDTH_9' -q -q 2>/dev/null || echo sat_pos_A_SIGNED_0_A_WIDTH_5_Y_WIDTH_9 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_pos_A_SIGNED_1_A_WIDTH_5_Y_WIDTH_9.v; hierarchy -top sat_pos_A_SIGNED_1_A_WIDTH_5_Y_WIDTH_9; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_pos_A_SIGNED_1_A_WIDTH_5_Y_WIDTH_9' -q -q 2>/dev/null || echo sat_pos_A_SIGNED_1_A_WIDTH_5_Y_WIDTH_9 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_pos_A_SIGNED_0_A_WIDTH_10_Y_WIDTH_10.v; hierarchy -top sat_pos_A_SIGNED_0_A_WIDTH_10_Y_WIDTH_10; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_pos_A_SIGNED_0_A_WIDTH_10_Y_WIDTH_10' -q -q 2>/dev/null || echo sat_pos_A_SIGNED_0_A_WIDTH_10_Y_WIDTH_10 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_pos_A_SIGNED_1_A_WIDTH_10_Y_WIDTH_10.v; hierarchy -top sat_pos_A_SIGNED_1_A_WIDTH_10_Y_WIDTH_10; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_pos_A_SIGNED_1_A_WIDTH_10_Y_WIDTH_10' -q -q 2>/dev/null || echo sat_pos_A_SIGNED_1_A_WIDTH_10_Y_WIDTH_10 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_pos_A_SIGNED_0_A_WIDTH_9_Y_WIDTH_7.v; hierarchy -top sat_pos_A_SIGNED_0_A_WIDTH_9_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_pos_A_SIGNED_0_A_WIDTH_9_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_pos_A_SIGNED_0_A_WIDTH_9_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_pos_A_SIGNED_1_A_WIDTH_9_Y_WIDTH_7.v; hierarchy -top sat_pos_A_SIGNED_1_A_WIDTH_9_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_pos_A_SIGNED_1_A_WIDTH_9_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_pos_A_SIGNED_1_A_WIDTH_9_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_pos_A_SIGNED_0_A_WIDTH_3_Y_WIDTH_6.v; hierarchy -top sat_pos_A_SIGNED_0_A_WIDTH_3_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_pos_A_SIGNED_0_A_WIDTH_3_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_pos_A_SIGNED_0_A_WIDTH_3_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_pos_A_SIGNED_1_A_WIDTH_3_Y_WIDTH_6.v; hierarchy -top sat_pos_A_SIGNED_1_A_WIDTH_3_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_pos_A_SIGNED_1_A_WIDTH_3_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_pos_A_SIGNED_1_A_WIDTH_3_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_pos_A_SIGNED_0_A_WIDTH_3_Y_WIDTH_4.v; hierarchy -top sat_pos_A_SIGNED_0_A_WIDTH_3_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_pos_A_SIGNED_0_A_WIDTH_3_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_pos_A_SIGNED_0_A_WIDTH_3_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_pos_A_SIGNED_1_A_WIDTH_3_Y_WIDTH_4.v; hierarchy -top sat_pos_A_SIGNED_1_A_WIDTH_3_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_pos_A_SIGNED_1_A_WIDTH_3_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_pos_A_SIGNED_1_A_WIDTH_3_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_pos_A_SIGNED_0_A_WIDTH_6_Y_WIDTH_1.v; hierarchy -top sat_pos_A_SIGNED_0_A_WIDTH_6_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_pos_A_SIGNED_0_A_WIDTH_6_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_pos_A_SIGNED_0_A_WIDTH_6_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_pos_A_SIGNED_1_A_WIDTH_6_Y_WIDTH_1.v; hierarchy -top sat_pos_A_SIGNED_1_A_WIDTH_6_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_pos_A_SIGNED_1_A_WIDTH_6_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_pos_A_SIGNED_1_A_WIDTH_6_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_pos_A_SIGNED_0_A_WIDTH_9_Y_WIDTH_2.v; hierarchy -top sat_pos_A_SIGNED_0_A_WIDTH_9_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_pos_A_SIGNED_0_A_WIDTH_9_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_pos_A_SIGNED_0_A_WIDTH_9_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_pos_A_SIGNED_1_A_WIDTH_9_Y_WIDTH_2.v; hierarchy -top sat_pos_A_SIGNED_1_A_WIDTH_9_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_pos_A_SIGNED_1_A_WIDTH_9_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_pos_A_SIGNED_1_A_WIDTH_9_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_pos_A_SIGNED_0_A_WIDTH_7_Y_WIDTH_3.v; hierarchy -top sat_pos_A_SIGNED_0_A_WIDTH_7_Y_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_pos_A_SIGNED_0_A_WIDTH_7_Y_WIDTH_3' -q -q 2>/dev/null || echo sat_pos_A_SIGNED_0_A_WIDTH_7_Y_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_pos_A_SIGNED_1_A_WIDTH_7_Y_WIDTH_3.v; hierarchy -top sat_pos_A_SIGNED_1_A_WIDTH_7_Y_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_pos_A_SIGNED_1_A_WIDTH_7_Y_WIDTH_3' -q -q 2>/dev/null || echo sat_pos_A_SIGNED_1_A_WIDTH_7_Y_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_pos_A_SIGNED_0_A_WIDTH_7_Y_WIDTH_9.v; hierarchy -top sat_pos_A_SIGNED_0_A_WIDTH_7_Y_WIDTH_9; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_pos_A_SIGNED_0_A_WIDTH_7_Y_WIDTH_9' -q -q 2>/dev/null || echo sat_pos_A_SIGNED_0_A_WIDTH_7_Y_WIDTH_9 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_pos_A_SIGNED_1_A_WIDTH_7_Y_WIDTH_9.v; hierarchy -top sat_pos_A_SIGNED_1_A_WIDTH_7_Y_WIDTH_9; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_pos_A_SIGNED_1_A_WIDTH_7_Y_WIDTH_9' -q -q 2>/dev/null || echo sat_pos_A_SIGNED_1_A_WIDTH_7_Y_WIDTH_9 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_pos_A_SIGNED_0_A_WIDTH_2_Y_WIDTH_4.v; hierarchy -top sat_pos_A_SIGNED_0_A_WIDTH_2_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_pos_A_SIGNED_0_A_WIDTH_2_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_pos_A_SIGNED_0_A_WIDTH_2_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_pos_A_SIGNED_1_A_WIDTH_2_Y_WIDTH_4.v; hierarchy -top sat_pos_A_SIGNED_1_A_WIDTH_2_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_pos_A_SIGNED_1_A_WIDTH_2_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_pos_A_SIGNED_1_A_WIDTH_2_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_pos_A_SIGNED_0_A_WIDTH_8_Y_WIDTH_6.v; hierarchy -top sat_pos_A_SIGNED_0_A_WIDTH_8_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_pos_A_SIGNED_0_A_WIDTH_8_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_pos_A_SIGNED_0_A_WIDTH_8_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_pos_A_SIGNED_1_A_WIDTH_8_Y_WIDTH_6.v; hierarchy -top sat_pos_A_SIGNED_1_A_WIDTH_8_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_pos_A_SIGNED_1_A_WIDTH_8_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_pos_A_SIGNED_1_A_WIDTH_8_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_pos_A_SIGNED_0_A_WIDTH_7_Y_WIDTH_5.v; hierarchy -top sat_pos_A_SIGNED_0_A_WIDTH_7_Y_WIDTH_5; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_pos_A_SIGNED_0_A_WIDTH_7_Y_WIDTH_5' -q -q 2>/dev/null || echo sat_pos_A_SIGNED_0_A_WIDTH_7_Y_WIDTH_5 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_pos_A_SIGNED_1_A_WIDTH_7_Y_WIDTH_5.v; hierarchy -top sat_pos_A_SIGNED_1_A_WIDTH_7_Y_WIDTH_5; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_pos_A_SIGNED_1_A_WIDTH_7_Y_WIDTH_5' -q -q 2>/dev/null || echo sat_pos_A_SIGNED_1_A_WIDTH_7_Y_WIDTH_5 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_pos_A_SIGNED_0_A_WIDTH_9_Y_WIDTH_4.v; hierarchy -top sat_pos_A_SIGNED_0_A_WIDTH_9_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_pos_A_SIGNED_0_A_WIDTH_9_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_pos_A_SIGNED_0_A_WIDTH_9_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_pos_A_SIGNED_1_A_WIDTH_9_Y_WIDTH_4.v; hierarchy -top sat_pos_A_SIGNED_1_A_WIDTH_9_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_pos_A_SIGNED_1_A_WIDTH_9_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_pos_A_SIGNED_1_A_WIDTH_9_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_pos_A_SIGNED_0_A_WIDTH_9_Y_WIDTH_6.v; hierarchy -top sat_pos_A_SIGNED_0_A_WIDTH_9_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_pos_A_SIGNED_0_A_WIDTH_9_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_pos_A_SIGNED_0_A_WIDTH_9_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_pos_A_SIGNED_1_A_WIDTH_9_Y_WIDTH_6.v; hierarchy -top sat_pos_A_SIGNED_1_A_WIDTH_9_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_pos_A_SIGNED_1_A_WIDTH_9_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_pos_A_SIGNED_1_A_WIDTH_9_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_pos_A_SIGNED_0_A_WIDTH_7_Y_WIDTH_2.v; hierarchy -top sat_pos_A_SIGNED_0_A_WIDTH_7_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_pos_A_SIGNED_0_A_WIDTH_7_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_pos_A_SIGNED_0_A_WIDTH_7_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_pos_A_SIGNED_1_A_WIDTH_7_Y_WIDTH_2.v; hierarchy -top sat_pos_A_SIGNED_1_A_WIDTH_7_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_pos_A_SIGNED_1_A_WIDTH_7_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_pos_A_SIGNED_1_A_WIDTH_7_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_pos_A_SIGNED_0_A_WIDTH_4_Y_WIDTH_10.v; hierarchy -top sat_pos_A_SIGNED_0_A_WIDTH_4_Y_WIDTH_10; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_pos_A_SIGNED_0_A_WIDTH_4_Y_WIDTH_10' -q -q 2>/dev/null || echo sat_pos_A_SIGNED_0_A_WIDTH_4_Y_WIDTH_10 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_pos_A_SIGNED_1_A_WIDTH_4_Y_WIDTH_10.v; hierarchy -top sat_pos_A_SIGNED_1_A_WIDTH_4_Y_WIDTH_10; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_pos_A_SIGNED_1_A_WIDTH_4_Y_WIDTH_10' -q -q 2>/dev/null || echo sat_pos_A_SIGNED_1_A_WIDTH_4_Y_WIDTH_10 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_pos_A_SIGNED_0_A_WIDTH_7_Y_WIDTH_8.v; hierarchy -top sat_pos_A_SIGNED_0_A_WIDTH_7_Y_WIDTH_8; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_pos_A_SIGNED_0_A_WIDTH_7_Y_WIDTH_8' -q -q 2>/dev/null || echo sat_pos_A_SIGNED_0_A_WIDTH_7_Y_WIDTH_8 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_pos_A_SIGNED_1_A_WIDTH_7_Y_WIDTH_8.v; hierarchy -top sat_pos_A_SIGNED_1_A_WIDTH_7_Y_WIDTH_8; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_pos_A_SIGNED_1_A_WIDTH_7_Y_WIDTH_8' -q -q 2>/dev/null || echo sat_pos_A_SIGNED_1_A_WIDTH_7_Y_WIDTH_8 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_pos_A_SIGNED_0_A_WIDTH_9_Y_WIDTH_5.v; hierarchy -top sat_pos_A_SIGNED_0_A_WIDTH_9_Y_WIDTH_5; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_pos_A_SIGNED_0_A_WIDTH_9_Y_WIDTH_5' -q -q 2>/dev/null || echo sat_pos_A_SIGNED_0_A_WIDTH_9_Y_WIDTH_5 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_pos_A_SIGNED_1_A_WIDTH_9_Y_WIDTH_5.v; hierarchy -top sat_pos_A_SIGNED_1_A_WIDTH_9_Y_WIDTH_5; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_pos_A_SIGNED_1_A_WIDTH_9_Y_WIDTH_5' -q -q 2>/dev/null || echo sat_pos_A_SIGNED_1_A_WIDTH_9_Y_WIDTH_5 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_pos_A_SIGNED_0_A_WIDTH_2_Y_WIDTH_2.v; hierarchy -top sat_pos_A_SIGNED_0_A_WIDTH_2_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_pos_A_SIGNED_0_A_WIDTH_2_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_pos_A_SIGNED_0_A_WIDTH_2_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_pos_A_SIGNED_1_A_WIDTH_2_Y_WIDTH_2.v; hierarchy -top sat_pos_A_SIGNED_1_A_WIDTH_2_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_pos_A_SIGNED_1_A_WIDTH_2_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_pos_A_SIGNED_1_A_WIDTH_2_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_pos_A_SIGNED_0_A_WIDTH_10_Y_WIDTH_6.v; hierarchy -top sat_pos_A_SIGNED_0_A_WIDTH_10_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_pos_A_SIGNED_0_A_WIDTH_10_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_pos_A_SIGNED_0_A_WIDTH_10_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_pos_A_SIGNED_1_A_WIDTH_10_Y_WIDTH_6.v; hierarchy -top sat_pos_A_SIGNED_1_A_WIDTH_10_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_pos_A_SIGNED_1_A_WIDTH_10_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_pos_A_SIGNED_1_A_WIDTH_10_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_pos_A_SIGNED_0_A_WIDTH_10_Y_WIDTH_1.v; hierarchy -top sat_pos_A_SIGNED_0_A_WIDTH_10_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_pos_A_SIGNED_0_A_WIDTH_10_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_pos_A_SIGNED_0_A_WIDTH_10_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_pos_A_SIGNED_1_A_WIDTH_10_Y_WIDTH_1.v; hierarchy -top sat_pos_A_SIGNED_1_A_WIDTH_10_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_pos_A_SIGNED_1_A_WIDTH_10_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_pos_A_SIGNED_1_A_WIDTH_10_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_pos_A_SIGNED_0_A_WIDTH_4_Y_WIDTH_3.v; hierarchy -top sat_pos_A_SIGNED_0_A_WIDTH_4_Y_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_pos_A_SIGNED_0_A_WIDTH_4_Y_WIDTH_3' -q -q 2>/dev/null || echo sat_pos_A_SIGNED_0_A_WIDTH_4_Y_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_pos_A_SIGNED_1_A_WIDTH_4_Y_WIDTH_3.v; hierarchy -top sat_pos_A_SIGNED_1_A_WIDTH_4_Y_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_pos_A_SIGNED_1_A_WIDTH_4_Y_WIDTH_3' -q -q 2>/dev/null || echo sat_pos_A_SIGNED_1_A_WIDTH_4_Y_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_pos_A_SIGNED_0_A_WIDTH_10_Y_WIDTH_7.v; hierarchy -top sat_pos_A_SIGNED_0_A_WIDTH_10_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_pos_A_SIGNED_0_A_WIDTH_10_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_pos_A_SIGNED_0_A_WIDTH_10_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_pos_A_SIGNED_1_A_WIDTH_10_Y_WIDTH_7.v; hierarchy -top sat_pos_A_SIGNED_1_A_WIDTH_10_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_pos_A_SIGNED_1_A_WIDTH_10_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_pos_A_SIGNED_1_A_WIDTH_10_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_pos_A_SIGNED_0_A_WIDTH_10_Y_WIDTH_2.v; hierarchy -top sat_pos_A_SIGNED_0_A_WIDTH_10_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_pos_A_SIGNED_0_A_WIDTH_10_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_pos_A_SIGNED_0_A_WIDTH_10_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_pos_A_SIGNED_1_A_WIDTH_10_Y_WIDTH_2.v; hierarchy -top sat_pos_A_SIGNED_1_A_WIDTH_10_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_pos_A_SIGNED_1_A_WIDTH_10_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_pos_A_SIGNED_1_A_WIDTH_10_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_pos_A_SIGNED_0_A_WIDTH_4_Y_WIDTH_8.v; hierarchy -top sat_pos_A_SIGNED_0_A_WIDTH_4_Y_WIDTH_8; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_pos_A_SIGNED_0_A_WIDTH_4_Y_WIDTH_8' -q -q 2>/dev/null || echo sat_pos_A_SIGNED_0_A_WIDTH_4_Y_WIDTH_8 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_pos_A_SIGNED_1_A_WIDTH_4_Y_WIDTH_8.v; hierarchy -top sat_pos_A_SIGNED_1_A_WIDTH_4_Y_WIDTH_8; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_pos_A_SIGNED_1_A_WIDTH_4_Y_WIDTH_8' -q -q 2>/dev/null || echo sat_pos_A_SIGNED_1_A_WIDTH_4_Y_WIDTH_8 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_pos_A_SIGNED_0_A_WIDTH_2_Y_WIDTH_1.v; hierarchy -top sat_pos_A_SIGNED_0_A_WIDTH_2_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_pos_A_SIGNED_0_A_WIDTH_2_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_pos_A_SIGNED_0_A_WIDTH_2_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_pos_A_SIGNED_1_A_WIDTH_2_Y_WIDTH_1.v; hierarchy -top sat_pos_A_SIGNED_1_A_WIDTH_2_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_pos_A_SIGNED_1_A_WIDTH_2_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_pos_A_SIGNED_1_A_WIDTH_2_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_pos_A_SIGNED_0_A_WIDTH_5_Y_WIDTH_10.v; hierarchy -top sat_pos_A_SIGNED_0_A_WIDTH_5_Y_WIDTH_10; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_pos_A_SIGNED_0_A_WIDTH_5_Y_WIDTH_10' -q -q 2>/dev/null || echo sat_pos_A_SIGNED_0_A_WIDTH_5_Y_WIDTH_10 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_pos_A_SIGNED_1_A_WIDTH_5_Y_WIDTH_10.v; hierarchy -top sat_pos_A_SIGNED_1_A_WIDTH_5_Y_WIDTH_10; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_pos_A_SIGNED_1_A_WIDTH_5_Y_WIDTH_10' -q -q 2>/dev/null || echo sat_pos_A_SIGNED_1_A_WIDTH_5_Y_WIDTH_10 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_pos_A_SIGNED_0_A_WIDTH_8_Y_WIDTH_10.v; hierarchy -top sat_pos_A_SIGNED_0_A_WIDTH_8_Y_WIDTH_10; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_pos_A_SIGNED_0_A_WIDTH_8_Y_WIDTH_10' -q -q 2>/dev/null || echo sat_pos_A_SIGNED_0_A_WIDTH_8_Y_WIDTH_10 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_pos_A_SIGNED_1_A_WIDTH_8_Y_WIDTH_10.v; hierarchy -top sat_pos_A_SIGNED_1_A_WIDTH_8_Y_WIDTH_10; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_pos_A_SIGNED_1_A_WIDTH_8_Y_WIDTH_10' -q -q 2>/dev/null || echo sat_pos_A_SIGNED_1_A_WIDTH_8_Y_WIDTH_10 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_pos_A_SIGNED_0_A_WIDTH_10_Y_WIDTH_8.v; hierarchy -top sat_pos_A_SIGNED_0_A_WIDTH_10_Y_WIDTH_8; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_pos_A_SIGNED_0_A_WIDTH_10_Y_WIDTH_8' -q -q 2>/dev/null || echo sat_pos_A_SIGNED_0_A_WIDTH_10_Y_WIDTH_8 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_pos_A_SIGNED_1_A_WIDTH_10_Y_WIDTH_8.v; hierarchy -top sat_pos_A_SIGNED_1_A_WIDTH_10_Y_WIDTH_8; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_pos_A_SIGNED_1_A_WIDTH_10_Y_WIDTH_8' -q -q 2>/dev/null || echo sat_pos_A_SIGNED_1_A_WIDTH_10_Y_WIDTH_8 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_pos_A_SIGNED_0_A_WIDTH_7_Y_WIDTH_2.v; hierarchy -top sat_pos_A_SIGNED_0_A_WIDTH_7_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_pos_A_SIGNED_0_A_WIDTH_7_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_pos_A_SIGNED_0_A_WIDTH_7_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_pos_A_SIGNED_1_A_WIDTH_7_Y_WIDTH_2.v; hierarchy -top sat_pos_A_SIGNED_1_A_WIDTH_7_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_pos_A_SIGNED_1_A_WIDTH_7_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_pos_A_SIGNED_1_A_WIDTH_7_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_pos_A_SIGNED_0_A_WIDTH_9_Y_WIDTH_6.v; hierarchy -top sat_pos_A_SIGNED_0_A_WIDTH_9_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_pos_A_SIGNED_0_A_WIDTH_9_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_pos_A_SIGNED_0_A_WIDTH_9_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_pos_A_SIGNED_1_A_WIDTH_9_Y_WIDTH_6.v; hierarchy -top sat_pos_A_SIGNED_1_A_WIDTH_9_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_pos_A_SIGNED_1_A_WIDTH_9_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_pos_A_SIGNED_1_A_WIDTH_9_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_pos_A_SIGNED_0_A_WIDTH_4_Y_WIDTH_3.v; hierarchy -top sat_pos_A_SIGNED_0_A_WIDTH_4_Y_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_pos_A_SIGNED_0_A_WIDTH_4_Y_WIDTH_3' -q -q 2>/dev/null || echo sat_pos_A_SIGNED_0_A_WIDTH_4_Y_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_pos_A_SIGNED_1_A_WIDTH_4_Y_WIDTH_3.v; hierarchy -top sat_pos_A_SIGNED_1_A_WIDTH_4_Y_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_pos_A_SIGNED_1_A_WIDTH_4_Y_WIDTH_3' -q -q 2>/dev/null || echo sat_pos_A_SIGNED_1_A_WIDTH_4_Y_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_pos_A_SIGNED_0_A_WIDTH_9_Y_WIDTH_8.v; hierarchy -top sat_pos_A_SIGNED_0_A_WIDTH_9_Y_WIDTH_8; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_pos_A_SIGNED_0_A_WIDTH_9_Y_WIDTH_8' -q -q 2>/dev/null || echo sat_pos_A_SIGNED_0_A_WIDTH_9_Y_WIDTH_8 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_pos_A_SIGNED_1_A_WIDTH_9_Y_WIDTH_8.v; hierarchy -top sat_pos_A_SIGNED_1_A_WIDTH_9_Y_WIDTH_8; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_pos_A_SIGNED_1_A_WIDTH_9_Y_WIDTH_8' -q -q 2>/dev/null || echo sat_pos_A_SIGNED_1_A_WIDTH_9_Y_WIDTH_8 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_neg_A_SIGNED_0_A_WIDTH_1_Y_WIDTH_1.v; hierarchy -top sat_neg_A_SIGNED_0_A_WIDTH_1_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_neg_A_SIGNED_0_A_WIDTH_1_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_neg_A_SIGNED_0_A_WIDTH_1_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_neg_A_SIGNED_1_A_WIDTH_1_Y_WIDTH_1.v; hierarchy -top sat_neg_A_SIGNED_1_A_WIDTH_1_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_neg_A_SIGNED_1_A_WIDTH_1_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_neg_A_SIGNED_1_A_WIDTH_1_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_neg_A_SIGNED_0_A_WIDTH_3_Y_WIDTH_6.v; hierarchy -top sat_neg_A_SIGNED_0_A_WIDTH_3_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_neg_A_SIGNED_0_A_WIDTH_3_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_neg_A_SIGNED_0_A_WIDTH_3_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_neg_A_SIGNED_1_A_WIDTH_3_Y_WIDTH_6.v; hierarchy -top sat_neg_A_SIGNED_1_A_WIDTH_3_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_neg_A_SIGNED_1_A_WIDTH_3_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_neg_A_SIGNED_1_A_WIDTH_3_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_neg_A_SIGNED_0_A_WIDTH_6_Y_WIDTH_3.v; hierarchy -top sat_neg_A_SIGNED_0_A_WIDTH_6_Y_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_neg_A_SIGNED_0_A_WIDTH_6_Y_WIDTH_3' -q -q 2>/dev/null || echo sat_neg_A_SIGNED_0_A_WIDTH_6_Y_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_neg_A_SIGNED_1_A_WIDTH_6_Y_WIDTH_3.v; hierarchy -top sat_neg_A_SIGNED_1_A_WIDTH_6_Y_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_neg_A_SIGNED_1_A_WIDTH_6_Y_WIDTH_3' -q -q 2>/dev/null || echo sat_neg_A_SIGNED_1_A_WIDTH_6_Y_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_neg_A_SIGNED_0_A_WIDTH_6_Y_WIDTH_5.v; hierarchy -top sat_neg_A_SIGNED_0_A_WIDTH_6_Y_WIDTH_5; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_neg_A_SIGNED_0_A_WIDTH_6_Y_WIDTH_5' -q -q 2>/dev/null || echo sat_neg_A_SIGNED_0_A_WIDTH_6_Y_WIDTH_5 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_neg_A_SIGNED_1_A_WIDTH_6_Y_WIDTH_5.v; hierarchy -top sat_neg_A_SIGNED_1_A_WIDTH_6_Y_WIDTH_5; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_neg_A_SIGNED_1_A_WIDTH_6_Y_WIDTH_5' -q -q 2>/dev/null || echo sat_neg_A_SIGNED_1_A_WIDTH_6_Y_WIDTH_5 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_neg_A_SIGNED_0_A_WIDTH_10_Y_WIDTH_2.v; hierarchy -top sat_neg_A_SIGNED_0_A_WIDTH_10_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_neg_A_SIGNED_0_A_WIDTH_10_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_neg_A_SIGNED_0_A_WIDTH_10_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_neg_A_SIGNED_1_A_WIDTH_10_Y_WIDTH_2.v; hierarchy -top sat_neg_A_SIGNED_1_A_WIDTH_10_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_neg_A_SIGNED_1_A_WIDTH_10_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_neg_A_SIGNED_1_A_WIDTH_10_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_neg_A_SIGNED_0_A_WIDTH_1_Y_WIDTH_5.v; hierarchy -top sat_neg_A_SIGNED_0_A_WIDTH_1_Y_WIDTH_5; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_neg_A_SIGNED_0_A_WIDTH_1_Y_WIDTH_5' -q -q 2>/dev/null || echo sat_neg_A_SIGNED_0_A_WIDTH_1_Y_WIDTH_5 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_neg_A_SIGNED_1_A_WIDTH_1_Y_WIDTH_5.v; hierarchy -top sat_neg_A_SIGNED_1_A_WIDTH_1_Y_WIDTH_5; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_neg_A_SIGNED_1_A_WIDTH_1_Y_WIDTH_5' -q -q 2>/dev/null || echo sat_neg_A_SIGNED_1_A_WIDTH_1_Y_WIDTH_5 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_neg_A_SIGNED_0_A_WIDTH_8_Y_WIDTH_1.v; hierarchy -top sat_neg_A_SIGNED_0_A_WIDTH_8_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_neg_A_SIGNED_0_A_WIDTH_8_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_neg_A_SIGNED_0_A_WIDTH_8_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_neg_A_SIGNED_1_A_WIDTH_8_Y_WIDTH_1.v; hierarchy -top sat_neg_A_SIGNED_1_A_WIDTH_8_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_neg_A_SIGNED_1_A_WIDTH_8_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_neg_A_SIGNED_1_A_WIDTH_8_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_neg_A_SIGNED_0_A_WIDTH_9_Y_WIDTH_10.v; hierarchy -top sat_neg_A_SIGNED_0_A_WIDTH_9_Y_WIDTH_10; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_neg_A_SIGNED_0_A_WIDTH_9_Y_WIDTH_10' -q -q 2>/dev/null || echo sat_neg_A_SIGNED_0_A_WIDTH_9_Y_WIDTH_10 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_neg_A_SIGNED_1_A_WIDTH_9_Y_WIDTH_10.v; hierarchy -top sat_neg_A_SIGNED_1_A_WIDTH_9_Y_WIDTH_10; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_neg_A_SIGNED_1_A_WIDTH_9_Y_WIDTH_10' -q -q 2>/dev/null || echo sat_neg_A_SIGNED_1_A_WIDTH_9_Y_WIDTH_10 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_neg_A_SIGNED_0_A_WIDTH_2_Y_WIDTH_3.v; hierarchy -top sat_neg_A_SIGNED_0_A_WIDTH_2_Y_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_neg_A_SIGNED_0_A_WIDTH_2_Y_WIDTH_3' -q -q 2>/dev/null || echo sat_neg_A_SIGNED_0_A_WIDTH_2_Y_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_neg_A_SIGNED_1_A_WIDTH_2_Y_WIDTH_3.v; hierarchy -top sat_neg_A_SIGNED_1_A_WIDTH_2_Y_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_neg_A_SIGNED_1_A_WIDTH_2_Y_WIDTH_3' -q -q 2>/dev/null || echo sat_neg_A_SIGNED_1_A_WIDTH_2_Y_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_neg_A_SIGNED_0_A_WIDTH_10_Y_WIDTH_9.v; hierarchy -top sat_neg_A_SIGNED_0_A_WIDTH_10_Y_WIDTH_9; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_neg_A_SIGNED_0_A_WIDTH_10_Y_WIDTH_9' -q -q 2>/dev/null || echo sat_neg_A_SIGNED_0_A_WIDTH_10_Y_WIDTH_9 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_neg_A_SIGNED_1_A_WIDTH_10_Y_WIDTH_9.v; hierarchy -top sat_neg_A_SIGNED_1_A_WIDTH_10_Y_WIDTH_9; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_neg_A_SIGNED_1_A_WIDTH_10_Y_WIDTH_9' -q -q 2>/dev/null || echo sat_neg_A_SIGNED_1_A_WIDTH_10_Y_WIDTH_9 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_neg_A_SIGNED_0_A_WIDTH_5_Y_WIDTH_4.v; hierarchy -top sat_neg_A_SIGNED_0_A_WIDTH_5_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_neg_A_SIGNED_0_A_WIDTH_5_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_neg_A_SIGNED_0_A_WIDTH_5_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_neg_A_SIGNED_1_A_WIDTH_5_Y_WIDTH_4.v; hierarchy -top sat_neg_A_SIGNED_1_A_WIDTH_5_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_neg_A_SIGNED_1_A_WIDTH_5_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_neg_A_SIGNED_1_A_WIDTH_5_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_neg_A_SIGNED_0_A_WIDTH_5_Y_WIDTH_4.v; hierarchy -top sat_neg_A_SIGNED_0_A_WIDTH_5_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_neg_A_SIGNED_0_A_WIDTH_5_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_neg_A_SIGNED_0_A_WIDTH_5_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_neg_A_SIGNED_1_A_WIDTH_5_Y_WIDTH_4.v; hierarchy -top sat_neg_A_SIGNED_1_A_WIDTH_5_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_neg_A_SIGNED_1_A_WIDTH_5_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_neg_A_SIGNED_1_A_WIDTH_5_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_neg_A_SIGNED_0_A_WIDTH_1_Y_WIDTH_4.v; hierarchy -top sat_neg_A_SIGNED_0_A_WIDTH_1_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_neg_A_SIGNED_0_A_WIDTH_1_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_neg_A_SIGNED_0_A_WIDTH_1_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_neg_A_SIGNED_1_A_WIDTH_1_Y_WIDTH_4.v; hierarchy -top sat_neg_A_SIGNED_1_A_WIDTH_1_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_neg_A_SIGNED_1_A_WIDTH_1_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_neg_A_SIGNED_1_A_WIDTH_1_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_neg_A_SIGNED_0_A_WIDTH_3_Y_WIDTH_10.v; hierarchy -top sat_neg_A_SIGNED_0_A_WIDTH_3_Y_WIDTH_10; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_neg_A_SIGNED_0_A_WIDTH_3_Y_WIDTH_10' -q -q 2>/dev/null || echo sat_neg_A_SIGNED_0_A_WIDTH_3_Y_WIDTH_10 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_neg_A_SIGNED_1_A_WIDTH_3_Y_WIDTH_10.v; hierarchy -top sat_neg_A_SIGNED_1_A_WIDTH_3_Y_WIDTH_10; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_neg_A_SIGNED_1_A_WIDTH_3_Y_WIDTH_10' -q -q 2>/dev/null || echo sat_neg_A_SIGNED_1_A_WIDTH_3_Y_WIDTH_10 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_neg_A_SIGNED_0_A_WIDTH_8_Y_WIDTH_2.v; hierarchy -top sat_neg_A_SIGNED_0_A_WIDTH_8_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_neg_A_SIGNED_0_A_WIDTH_8_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_neg_A_SIGNED_0_A_WIDTH_8_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_neg_A_SIGNED_1_A_WIDTH_8_Y_WIDTH_2.v; hierarchy -top sat_neg_A_SIGNED_1_A_WIDTH_8_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_neg_A_SIGNED_1_A_WIDTH_8_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_neg_A_SIGNED_1_A_WIDTH_8_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_neg_A_SIGNED_0_A_WIDTH_1_Y_WIDTH_8.v; hierarchy -top sat_neg_A_SIGNED_0_A_WIDTH_1_Y_WIDTH_8; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_neg_A_SIGNED_0_A_WIDTH_1_Y_WIDTH_8' -q -q 2>/dev/null || echo sat_neg_A_SIGNED_0_A_WIDTH_1_Y_WIDTH_8 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_neg_A_SIGNED_1_A_WIDTH_1_Y_WIDTH_8.v; hierarchy -top sat_neg_A_SIGNED_1_A_WIDTH_1_Y_WIDTH_8; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_neg_A_SIGNED_1_A_WIDTH_1_Y_WIDTH_8' -q -q 2>/dev/null || echo sat_neg_A_SIGNED_1_A_WIDTH_1_Y_WIDTH_8 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_neg_A_SIGNED_0_A_WIDTH_1_Y_WIDTH_4.v; hierarchy -top sat_neg_A_SIGNED_0_A_WIDTH_1_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_neg_A_SIGNED_0_A_WIDTH_1_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_neg_A_SIGNED_0_A_WIDTH_1_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_neg_A_SIGNED_1_A_WIDTH_1_Y_WIDTH_4.v; hierarchy -top sat_neg_A_SIGNED_1_A_WIDTH_1_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_neg_A_SIGNED_1_A_WIDTH_1_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_neg_A_SIGNED_1_A_WIDTH_1_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_neg_A_SIGNED_0_A_WIDTH_1_Y_WIDTH_10.v; hierarchy -top sat_neg_A_SIGNED_0_A_WIDTH_1_Y_WIDTH_10; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_neg_A_SIGNED_0_A_WIDTH_1_Y_WIDTH_10' -q -q 2>/dev/null || echo sat_neg_A_SIGNED_0_A_WIDTH_1_Y_WIDTH_10 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_neg_A_SIGNED_1_A_WIDTH_1_Y_WIDTH_10.v; hierarchy -top sat_neg_A_SIGNED_1_A_WIDTH_1_Y_WIDTH_10; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_neg_A_SIGNED_1_A_WIDTH_1_Y_WIDTH_10' -q -q 2>/dev/null || echo sat_neg_A_SIGNED_1_A_WIDTH_1_Y_WIDTH_10 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_neg_A_SIGNED_0_A_WIDTH_1_Y_WIDTH_4.v; hierarchy -top sat_neg_A_SIGNED_0_A_WIDTH_1_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_neg_A_SIGNED_0_A_WIDTH_1_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_neg_A_SIGNED_0_A_WIDTH_1_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_neg_A_SIGNED_1_A_WIDTH_1_Y_WIDTH_4.v; hierarchy -top sat_neg_A_SIGNED_1_A_WIDTH_1_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_neg_A_SIGNED_1_A_WIDTH_1_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_neg_A_SIGNED_1_A_WIDTH_1_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_neg_A_SIGNED_0_A_WIDTH_9_Y_WIDTH_5.v; hierarchy -top sat_neg_A_SIGNED_0_A_WIDTH_9_Y_WIDTH_5; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_neg_A_SIGNED_0_A_WIDTH_9_Y_WIDTH_5' -q -q 2>/dev/null || echo sat_neg_A_SIGNED_0_A_WIDTH_9_Y_WIDTH_5 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_neg_A_SIGNED_1_A_WIDTH_9_Y_WIDTH_5.v; hierarchy -top sat_neg_A_SIGNED_1_A_WIDTH_9_Y_WIDTH_5; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_neg_A_SIGNED_1_A_WIDTH_9_Y_WIDTH_5' -q -q 2>/dev/null || echo sat_neg_A_SIGNED_1_A_WIDTH_9_Y_WIDTH_5 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_neg_A_SIGNED_0_A_WIDTH_5_Y_WIDTH_9.v; hierarchy -top sat_neg_A_SIGNED_0_A_WIDTH_5_Y_WIDTH_9; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_neg_A_SIGNED_0_A_WIDTH_5_Y_WIDTH_9' -q -q 2>/dev/null || echo sat_neg_A_SIGNED_0_A_WIDTH_5_Y_WIDTH_9 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_neg_A_SIGNED_1_A_WIDTH_5_Y_WIDTH_9.v; hierarchy -top sat_neg_A_SIGNED_1_A_WIDTH_5_Y_WIDTH_9; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_neg_A_SIGNED_1_A_WIDTH_5_Y_WIDTH_9' -q -q 2>/dev/null || echo sat_neg_A_SIGNED_1_A_WIDTH_5_Y_WIDTH_9 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_neg_A_SIGNED_0_A_WIDTH_10_Y_WIDTH_10.v; hierarchy -top sat_neg_A_SIGNED_0_A_WIDTH_10_Y_WIDTH_10; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_neg_A_SIGNED_0_A_WIDTH_10_Y_WIDTH_10' -q -q 2>/dev/null || echo sat_neg_A_SIGNED_0_A_WIDTH_10_Y_WIDTH_10 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_neg_A_SIGNED_1_A_WIDTH_10_Y_WIDTH_10.v; hierarchy -top sat_neg_A_SIGNED_1_A_WIDTH_10_Y_WIDTH_10; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_neg_A_SIGNED_1_A_WIDTH_10_Y_WIDTH_10' -q -q 2>/dev/null || echo sat_neg_A_SIGNED_1_A_WIDTH_10_Y_WIDTH_10 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_neg_A_SIGNED_0_A_WIDTH_9_Y_WIDTH_7.v; hierarchy -top sat_neg_A_SIGNED_0_A_WIDTH_9_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_neg_A_SIGNED_0_A_WIDTH_9_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_neg_A_SIGNED_0_A_WIDTH_9_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_neg_A_SIGNED_1_A_WIDTH_9_Y_WIDTH_7.v; hierarchy -top sat_neg_A_SIGNED_1_A_WIDTH_9_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_neg_A_SIGNED_1_A_WIDTH_9_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_neg_A_SIGNED_1_A_WIDTH_9_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_neg_A_SIGNED_0_A_WIDTH_3_Y_WIDTH_6.v; hierarchy -top sat_neg_A_SIGNED_0_A_WIDTH_3_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_neg_A_SIGNED_0_A_WIDTH_3_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_neg_A_SIGNED_0_A_WIDTH_3_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_neg_A_SIGNED_1_A_WIDTH_3_Y_WIDTH_6.v; hierarchy -top sat_neg_A_SIGNED_1_A_WIDTH_3_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_neg_A_SIGNED_1_A_WIDTH_3_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_neg_A_SIGNED_1_A_WIDTH_3_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_neg_A_SIGNED_0_A_WIDTH_3_Y_WIDTH_4.v; hierarchy -top sat_neg_A_SIGNED_0_A_WIDTH_3_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_neg_A_SIGNED_0_A_WIDTH_3_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_neg_A_SIGNED_0_A_WIDTH_3_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_neg_A_SIGNED_1_A_WIDTH_3_Y_WIDTH_4.v; hierarchy -top sat_neg_A_SIGNED_1_A_WIDTH_3_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_neg_A_SIGNED_1_A_WIDTH_3_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_neg_A_SIGNED_1_A_WIDTH_3_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_neg_A_SIGNED_0_A_WIDTH_6_Y_WIDTH_1.v; hierarchy -top sat_neg_A_SIGNED_0_A_WIDTH_6_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_neg_A_SIGNED_0_A_WIDTH_6_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_neg_A_SIGNED_0_A_WIDTH_6_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_neg_A_SIGNED_1_A_WIDTH_6_Y_WIDTH_1.v; hierarchy -top sat_neg_A_SIGNED_1_A_WIDTH_6_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_neg_A_SIGNED_1_A_WIDTH_6_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_neg_A_SIGNED_1_A_WIDTH_6_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_neg_A_SIGNED_0_A_WIDTH_9_Y_WIDTH_2.v; hierarchy -top sat_neg_A_SIGNED_0_A_WIDTH_9_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_neg_A_SIGNED_0_A_WIDTH_9_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_neg_A_SIGNED_0_A_WIDTH_9_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_neg_A_SIGNED_1_A_WIDTH_9_Y_WIDTH_2.v; hierarchy -top sat_neg_A_SIGNED_1_A_WIDTH_9_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_neg_A_SIGNED_1_A_WIDTH_9_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_neg_A_SIGNED_1_A_WIDTH_9_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_neg_A_SIGNED_0_A_WIDTH_7_Y_WIDTH_3.v; hierarchy -top sat_neg_A_SIGNED_0_A_WIDTH_7_Y_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_neg_A_SIGNED_0_A_WIDTH_7_Y_WIDTH_3' -q -q 2>/dev/null || echo sat_neg_A_SIGNED_0_A_WIDTH_7_Y_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_neg_A_SIGNED_1_A_WIDTH_7_Y_WIDTH_3.v; hierarchy -top sat_neg_A_SIGNED_1_A_WIDTH_7_Y_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_neg_A_SIGNED_1_A_WIDTH_7_Y_WIDTH_3' -q -q 2>/dev/null || echo sat_neg_A_SIGNED_1_A_WIDTH_7_Y_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_neg_A_SIGNED_0_A_WIDTH_7_Y_WIDTH_9.v; hierarchy -top sat_neg_A_SIGNED_0_A_WIDTH_7_Y_WIDTH_9; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_neg_A_SIGNED_0_A_WIDTH_7_Y_WIDTH_9' -q -q 2>/dev/null || echo sat_neg_A_SIGNED_0_A_WIDTH_7_Y_WIDTH_9 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_neg_A_SIGNED_1_A_WIDTH_7_Y_WIDTH_9.v; hierarchy -top sat_neg_A_SIGNED_1_A_WIDTH_7_Y_WIDTH_9; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_neg_A_SIGNED_1_A_WIDTH_7_Y_WIDTH_9' -q -q 2>/dev/null || echo sat_neg_A_SIGNED_1_A_WIDTH_7_Y_WIDTH_9 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_neg_A_SIGNED_0_A_WIDTH_2_Y_WIDTH_4.v; hierarchy -top sat_neg_A_SIGNED_0_A_WIDTH_2_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_neg_A_SIGNED_0_A_WIDTH_2_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_neg_A_SIGNED_0_A_WIDTH_2_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_neg_A_SIGNED_1_A_WIDTH_2_Y_WIDTH_4.v; hierarchy -top sat_neg_A_SIGNED_1_A_WIDTH_2_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_neg_A_SIGNED_1_A_WIDTH_2_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_neg_A_SIGNED_1_A_WIDTH_2_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_neg_A_SIGNED_0_A_WIDTH_8_Y_WIDTH_6.v; hierarchy -top sat_neg_A_SIGNED_0_A_WIDTH_8_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_neg_A_SIGNED_0_A_WIDTH_8_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_neg_A_SIGNED_0_A_WIDTH_8_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_neg_A_SIGNED_1_A_WIDTH_8_Y_WIDTH_6.v; hierarchy -top sat_neg_A_SIGNED_1_A_WIDTH_8_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_neg_A_SIGNED_1_A_WIDTH_8_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_neg_A_SIGNED_1_A_WIDTH_8_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_neg_A_SIGNED_0_A_WIDTH_7_Y_WIDTH_5.v; hierarchy -top sat_neg_A_SIGNED_0_A_WIDTH_7_Y_WIDTH_5; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_neg_A_SIGNED_0_A_WIDTH_7_Y_WIDTH_5' -q -q 2>/dev/null || echo sat_neg_A_SIGNED_0_A_WIDTH_7_Y_WIDTH_5 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_neg_A_SIGNED_1_A_WIDTH_7_Y_WIDTH_5.v; hierarchy -top sat_neg_A_SIGNED_1_A_WIDTH_7_Y_WIDTH_5; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_neg_A_SIGNED_1_A_WIDTH_7_Y_WIDTH_5' -q -q 2>/dev/null || echo sat_neg_A_SIGNED_1_A_WIDTH_7_Y_WIDTH_5 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_neg_A_SIGNED_0_A_WIDTH_9_Y_WIDTH_4.v; hierarchy -top sat_neg_A_SIGNED_0_A_WIDTH_9_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_neg_A_SIGNED_0_A_WIDTH_9_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_neg_A_SIGNED_0_A_WIDTH_9_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_neg_A_SIGNED_1_A_WIDTH_9_Y_WIDTH_4.v; hierarchy -top sat_neg_A_SIGNED_1_A_WIDTH_9_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_neg_A_SIGNED_1_A_WIDTH_9_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_neg_A_SIGNED_1_A_WIDTH_9_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_neg_A_SIGNED_0_A_WIDTH_9_Y_WIDTH_6.v; hierarchy -top sat_neg_A_SIGNED_0_A_WIDTH_9_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_neg_A_SIGNED_0_A_WIDTH_9_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_neg_A_SIGNED_0_A_WIDTH_9_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_neg_A_SIGNED_1_A_WIDTH_9_Y_WIDTH_6.v; hierarchy -top sat_neg_A_SIGNED_1_A_WIDTH_9_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_neg_A_SIGNED_1_A_WIDTH_9_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_neg_A_SIGNED_1_A_WIDTH_9_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_neg_A_SIGNED_0_A_WIDTH_7_Y_WIDTH_2.v; hierarchy -top sat_neg_A_SIGNED_0_A_WIDTH_7_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_neg_A_SIGNED_0_A_WIDTH_7_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_neg_A_SIGNED_0_A_WIDTH_7_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_neg_A_SIGNED_1_A_WIDTH_7_Y_WIDTH_2.v; hierarchy -top sat_neg_A_SIGNED_1_A_WIDTH_7_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_neg_A_SIGNED_1_A_WIDTH_7_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_neg_A_SIGNED_1_A_WIDTH_7_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_neg_A_SIGNED_0_A_WIDTH_4_Y_WIDTH_10.v; hierarchy -top sat_neg_A_SIGNED_0_A_WIDTH_4_Y_WIDTH_10; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_neg_A_SIGNED_0_A_WIDTH_4_Y_WIDTH_10' -q -q 2>/dev/null || echo sat_neg_A_SIGNED_0_A_WIDTH_4_Y_WIDTH_10 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_neg_A_SIGNED_1_A_WIDTH_4_Y_WIDTH_10.v; hierarchy -top sat_neg_A_SIGNED_1_A_WIDTH_4_Y_WIDTH_10; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_neg_A_SIGNED_1_A_WIDTH_4_Y_WIDTH_10' -q -q 2>/dev/null || echo sat_neg_A_SIGNED_1_A_WIDTH_4_Y_WIDTH_10 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_neg_A_SIGNED_0_A_WIDTH_7_Y_WIDTH_8.v; hierarchy -top sat_neg_A_SIGNED_0_A_WIDTH_7_Y_WIDTH_8; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_neg_A_SIGNED_0_A_WIDTH_7_Y_WIDTH_8' -q -q 2>/dev/null || echo sat_neg_A_SIGNED_0_A_WIDTH_7_Y_WIDTH_8 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_neg_A_SIGNED_1_A_WIDTH_7_Y_WIDTH_8.v; hierarchy -top sat_neg_A_SIGNED_1_A_WIDTH_7_Y_WIDTH_8; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_neg_A_SIGNED_1_A_WIDTH_7_Y_WIDTH_8' -q -q 2>/dev/null || echo sat_neg_A_SIGNED_1_A_WIDTH_7_Y_WIDTH_8 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_neg_A_SIGNED_0_A_WIDTH_9_Y_WIDTH_5.v; hierarchy -top sat_neg_A_SIGNED_0_A_WIDTH_9_Y_WIDTH_5; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_neg_A_SIGNED_0_A_WIDTH_9_Y_WIDTH_5' -q -q 2>/dev/null || echo sat_neg_A_SIGNED_0_A_WIDTH_9_Y_WIDTH_5 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_neg_A_SIGNED_1_A_WIDTH_9_Y_WIDTH_5.v; hierarchy -top sat_neg_A_SIGNED_1_A_WIDTH_9_Y_WIDTH_5; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_neg_A_SIGNED_1_A_WIDTH_9_Y_WIDTH_5' -q -q 2>/dev/null || echo sat_neg_A_SIGNED_1_A_WIDTH_9_Y_WIDTH_5 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_neg_A_SIGNED_0_A_WIDTH_2_Y_WIDTH_2.v; hierarchy -top sat_neg_A_SIGNED_0_A_WIDTH_2_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_neg_A_SIGNED_0_A_WIDTH_2_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_neg_A_SIGNED_0_A_WIDTH_2_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_neg_A_SIGNED_1_A_WIDTH_2_Y_WIDTH_2.v; hierarchy -top sat_neg_A_SIGNED_1_A_WIDTH_2_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_neg_A_SIGNED_1_A_WIDTH_2_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_neg_A_SIGNED_1_A_WIDTH_2_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_neg_A_SIGNED_0_A_WIDTH_10_Y_WIDTH_6.v; hierarchy -top sat_neg_A_SIGNED_0_A_WIDTH_10_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_neg_A_SIGNED_0_A_WIDTH_10_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_neg_A_SIGNED_0_A_WIDTH_10_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_neg_A_SIGNED_1_A_WIDTH_10_Y_WIDTH_6.v; hierarchy -top sat_neg_A_SIGNED_1_A_WIDTH_10_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_neg_A_SIGNED_1_A_WIDTH_10_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_neg_A_SIGNED_1_A_WIDTH_10_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_neg_A_SIGNED_0_A_WIDTH_10_Y_WIDTH_1.v; hierarchy -top sat_neg_A_SIGNED_0_A_WIDTH_10_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_neg_A_SIGNED_0_A_WIDTH_10_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_neg_A_SIGNED_0_A_WIDTH_10_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_neg_A_SIGNED_1_A_WIDTH_10_Y_WIDTH_1.v; hierarchy -top sat_neg_A_SIGNED_1_A_WIDTH_10_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_neg_A_SIGNED_1_A_WIDTH_10_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_neg_A_SIGNED_1_A_WIDTH_10_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_neg_A_SIGNED_0_A_WIDTH_4_Y_WIDTH_3.v; hierarchy -top sat_neg_A_SIGNED_0_A_WIDTH_4_Y_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_neg_A_SIGNED_0_A_WIDTH_4_Y_WIDTH_3' -q -q 2>/dev/null || echo sat_neg_A_SIGNED_0_A_WIDTH_4_Y_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_neg_A_SIGNED_1_A_WIDTH_4_Y_WIDTH_3.v; hierarchy -top sat_neg_A_SIGNED_1_A_WIDTH_4_Y_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_neg_A_SIGNED_1_A_WIDTH_4_Y_WIDTH_3' -q -q 2>/dev/null || echo sat_neg_A_SIGNED_1_A_WIDTH_4_Y_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_neg_A_SIGNED_0_A_WIDTH_10_Y_WIDTH_7.v; hierarchy -top sat_neg_A_SIGNED_0_A_WIDTH_10_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_neg_A_SIGNED_0_A_WIDTH_10_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_neg_A_SIGNED_0_A_WIDTH_10_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_neg_A_SIGNED_1_A_WIDTH_10_Y_WIDTH_7.v; hierarchy -top sat_neg_A_SIGNED_1_A_WIDTH_10_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_neg_A_SIGNED_1_A_WIDTH_10_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_neg_A_SIGNED_1_A_WIDTH_10_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_neg_A_SIGNED_0_A_WIDTH_10_Y_WIDTH_2.v; hierarchy -top sat_neg_A_SIGNED_0_A_WIDTH_10_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_neg_A_SIGNED_0_A_WIDTH_10_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_neg_A_SIGNED_0_A_WIDTH_10_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_neg_A_SIGNED_1_A_WIDTH_10_Y_WIDTH_2.v; hierarchy -top sat_neg_A_SIGNED_1_A_WIDTH_10_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_neg_A_SIGNED_1_A_WIDTH_10_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_neg_A_SIGNED_1_A_WIDTH_10_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_neg_A_SIGNED_0_A_WIDTH_4_Y_WIDTH_8.v; hierarchy -top sat_neg_A_SIGNED_0_A_WIDTH_4_Y_WIDTH_8; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_neg_A_SIGNED_0_A_WIDTH_4_Y_WIDTH_8' -q -q 2>/dev/null || echo sat_neg_A_SIGNED_0_A_WIDTH_4_Y_WIDTH_8 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_neg_A_SIGNED_1_A_WIDTH_4_Y_WIDTH_8.v; hierarchy -top sat_neg_A_SIGNED_1_A_WIDTH_4_Y_WIDTH_8; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_neg_A_SIGNED_1_A_WIDTH_4_Y_WIDTH_8' -q -q 2>/dev/null || echo sat_neg_A_SIGNED_1_A_WIDTH_4_Y_WIDTH_8 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_neg_A_SIGNED_0_A_WIDTH_2_Y_WIDTH_1.v; hierarchy -top sat_neg_A_SIGNED_0_A_WIDTH_2_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_neg_A_SIGNED_0_A_WIDTH_2_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_neg_A_SIGNED_0_A_WIDTH_2_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_neg_A_SIGNED_1_A_WIDTH_2_Y_WIDTH_1.v; hierarchy -top sat_neg_A_SIGNED_1_A_WIDTH_2_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_neg_A_SIGNED_1_A_WIDTH_2_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_neg_A_SIGNED_1_A_WIDTH_2_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_neg_A_SIGNED_0_A_WIDTH_5_Y_WIDTH_10.v; hierarchy -top sat_neg_A_SIGNED_0_A_WIDTH_5_Y_WIDTH_10; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_neg_A_SIGNED_0_A_WIDTH_5_Y_WIDTH_10' -q -q 2>/dev/null || echo sat_neg_A_SIGNED_0_A_WIDTH_5_Y_WIDTH_10 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_neg_A_SIGNED_1_A_WIDTH_5_Y_WIDTH_10.v; hierarchy -top sat_neg_A_SIGNED_1_A_WIDTH_5_Y_WIDTH_10; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_neg_A_SIGNED_1_A_WIDTH_5_Y_WIDTH_10' -q -q 2>/dev/null || echo sat_neg_A_SIGNED_1_A_WIDTH_5_Y_WIDTH_10 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_neg_A_SIGNED_0_A_WIDTH_8_Y_WIDTH_10.v; hierarchy -top sat_neg_A_SIGNED_0_A_WIDTH_8_Y_WIDTH_10; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_neg_A_SIGNED_0_A_WIDTH_8_Y_WIDTH_10' -q -q 2>/dev/null || echo sat_neg_A_SIGNED_0_A_WIDTH_8_Y_WIDTH_10 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_neg_A_SIGNED_1_A_WIDTH_8_Y_WIDTH_10.v; hierarchy -top sat_neg_A_SIGNED_1_A_WIDTH_8_Y_WIDTH_10; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_neg_A_SIGNED_1_A_WIDTH_8_Y_WIDTH_10' -q -q 2>/dev/null || echo sat_neg_A_SIGNED_1_A_WIDTH_8_Y_WIDTH_10 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_neg_A_SIGNED_0_A_WIDTH_10_Y_WIDTH_8.v; hierarchy -top sat_neg_A_SIGNED_0_A_WIDTH_10_Y_WIDTH_8; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_neg_A_SIGNED_0_A_WIDTH_10_Y_WIDTH_8' -q -q 2>/dev/null || echo sat_neg_A_SIGNED_0_A_WIDTH_10_Y_WIDTH_8 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_neg_A_SIGNED_1_A_WIDTH_10_Y_WIDTH_8.v; hierarchy -top sat_neg_A_SIGNED_1_A_WIDTH_10_Y_WIDTH_8; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_neg_A_SIGNED_1_A_WIDTH_10_Y_WIDTH_8' -q -q 2>/dev/null || echo sat_neg_A_SIGNED_1_A_WIDTH_10_Y_WIDTH_8 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_neg_A_SIGNED_0_A_WIDTH_7_Y_WIDTH_2.v; hierarchy -top sat_neg_A_SIGNED_0_A_WIDTH_7_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_neg_A_SIGNED_0_A_WIDTH_7_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_neg_A_SIGNED_0_A_WIDTH_7_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_neg_A_SIGNED_1_A_WIDTH_7_Y_WIDTH_2.v; hierarchy -top sat_neg_A_SIGNED_1_A_WIDTH_7_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_neg_A_SIGNED_1_A_WIDTH_7_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_neg_A_SIGNED_1_A_WIDTH_7_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_neg_A_SIGNED_0_A_WIDTH_9_Y_WIDTH_6.v; hierarchy -top sat_neg_A_SIGNED_0_A_WIDTH_9_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_neg_A_SIGNED_0_A_WIDTH_9_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_neg_A_SIGNED_0_A_WIDTH_9_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_neg_A_SIGNED_1_A_WIDTH_9_Y_WIDTH_6.v; hierarchy -top sat_neg_A_SIGNED_1_A_WIDTH_9_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_neg_A_SIGNED_1_A_WIDTH_9_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_neg_A_SIGNED_1_A_WIDTH_9_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_neg_A_SIGNED_0_A_WIDTH_4_Y_WIDTH_3.v; hierarchy -top sat_neg_A_SIGNED_0_A_WIDTH_4_Y_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_neg_A_SIGNED_0_A_WIDTH_4_Y_WIDTH_3' -q -q 2>/dev/null || echo sat_neg_A_SIGNED_0_A_WIDTH_4_Y_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_neg_A_SIGNED_1_A_WIDTH_4_Y_WIDTH_3.v; hierarchy -top sat_neg_A_SIGNED_1_A_WIDTH_4_Y_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_neg_A_SIGNED_1_A_WIDTH_4_Y_WIDTH_3' -q -q 2>/dev/null || echo sat_neg_A_SIGNED_1_A_WIDTH_4_Y_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_neg_A_SIGNED_0_A_WIDTH_9_Y_WIDTH_8.v; hierarchy -top sat_neg_A_SIGNED_0_A_WIDTH_9_Y_WIDTH_8; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_neg_A_SIGNED_0_A_WIDTH_9_Y_WIDTH_8' -q -q 2>/dev/null || echo sat_neg_A_SIGNED_0_A_WIDTH_9_Y_WIDTH_8 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_neg_A_SIGNED_1_A_WIDTH_9_Y_WIDTH_8.v; hierarchy -top sat_neg_A_SIGNED_1_A_WIDTH_9_Y_WIDTH_8; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_neg_A_SIGNED_1_A_WIDTH_9_Y_WIDTH_8' -q -q 2>/dev/null || echo sat_neg_A_SIGNED_1_A_WIDTH_9_Y_WIDTH_8 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_reduce_or_A_SIGNED_0_A_WIDTH_1_Y_WIDTH_1.v; hierarchy -top sat_reduce_or_A_SIGNED_0_A_WIDTH_1_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_reduce_or_A_SIGNED_0_A_WIDTH_1_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_reduce_or_A_SIGNED_0_A_WIDTH_1_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_reduce_or_A_SIGNED_1_A_WIDTH_1_Y_WIDTH_1.v; hierarchy -top sat_reduce_or_A_SIGNED_1_A_WIDTH_1_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_reduce_or_A_SIGNED_1_A_WIDTH_1_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_reduce_or_A_SIGNED_1_A_WIDTH_1_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_reduce_or_A_SIGNED_0_A_WIDTH_3_Y_WIDTH_6.v; hierarchy -top sat_reduce_or_A_SIGNED_0_A_WIDTH_3_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_reduce_or_A_SIGNED_0_A_WIDTH_3_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_reduce_or_A_SIGNED_0_A_WIDTH_3_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_reduce_or_A_SIGNED_1_A_WIDTH_3_Y_WIDTH_6.v; hierarchy -top sat_reduce_or_A_SIGNED_1_A_WIDTH_3_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_reduce_or_A_SIGNED_1_A_WIDTH_3_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_reduce_or_A_SIGNED_1_A_WIDTH_3_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_reduce_or_A_SIGNED_0_A_WIDTH_6_Y_WIDTH_3.v; hierarchy -top sat_reduce_or_A_SIGNED_0_A_WIDTH_6_Y_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_reduce_or_A_SIGNED_0_A_WIDTH_6_Y_WIDTH_3' -q -q 2>/dev/null || echo sat_reduce_or_A_SIGNED_0_A_WIDTH_6_Y_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_reduce_or_A_SIGNED_1_A_WIDTH_6_Y_WIDTH_3.v; hierarchy -top sat_reduce_or_A_SIGNED_1_A_WIDTH_6_Y_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_reduce_or_A_SIGNED_1_A_WIDTH_6_Y_WIDTH_3' -q -q 2>/dev/null || echo sat_reduce_or_A_SIGNED_1_A_WIDTH_6_Y_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_reduce_or_A_SIGNED_0_A_WIDTH_6_Y_WIDTH_5.v; hierarchy -top sat_reduce_or_A_SIGNED_0_A_WIDTH_6_Y_WIDTH_5; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_reduce_or_A_SIGNED_0_A_WIDTH_6_Y_WIDTH_5' -q -q 2>/dev/null || echo sat_reduce_or_A_SIGNED_0_A_WIDTH_6_Y_WIDTH_5 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_reduce_or_A_SIGNED_1_A_WIDTH_6_Y_WIDTH_5.v; hierarchy -top sat_reduce_or_A_SIGNED_1_A_WIDTH_6_Y_WIDTH_5; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_reduce_or_A_SIGNED_1_A_WIDTH_6_Y_WIDTH_5' -q -q 2>/dev/null || echo sat_reduce_or_A_SIGNED_1_A_WIDTH_6_Y_WIDTH_5 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_reduce_or_A_SIGNED_0_A_WIDTH_10_Y_WIDTH_2.v; hierarchy -top sat_reduce_or_A_SIGNED_0_A_WIDTH_10_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_reduce_or_A_SIGNED_0_A_WIDTH_10_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_reduce_or_A_SIGNED_0_A_WIDTH_10_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_reduce_or_A_SIGNED_1_A_WIDTH_10_Y_WIDTH_2.v; hierarchy -top sat_reduce_or_A_SIGNED_1_A_WIDTH_10_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_reduce_or_A_SIGNED_1_A_WIDTH_10_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_reduce_or_A_SIGNED_1_A_WIDTH_10_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_reduce_or_A_SIGNED_0_A_WIDTH_1_Y_WIDTH_5.v; hierarchy -top sat_reduce_or_A_SIGNED_0_A_WIDTH_1_Y_WIDTH_5; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_reduce_or_A_SIGNED_0_A_WIDTH_1_Y_WIDTH_5' -q -q 2>/dev/null || echo sat_reduce_or_A_SIGNED_0_A_WIDTH_1_Y_WIDTH_5 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_reduce_or_A_SIGNED_1_A_WIDTH_1_Y_WIDTH_5.v; hierarchy -top sat_reduce_or_A_SIGNED_1_A_WIDTH_1_Y_WIDTH_5; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_reduce_or_A_SIGNED_1_A_WIDTH_1_Y_WIDTH_5' -q -q 2>/dev/null || echo sat_reduce_or_A_SIGNED_1_A_WIDTH_1_Y_WIDTH_5 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_reduce_or_A_SIGNED_0_A_WIDTH_8_Y_WIDTH_1.v; hierarchy -top sat_reduce_or_A_SIGNED_0_A_WIDTH_8_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_reduce_or_A_SIGNED_0_A_WIDTH_8_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_reduce_or_A_SIGNED_0_A_WIDTH_8_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_reduce_or_A_SIGNED_1_A_WIDTH_8_Y_WIDTH_1.v; hierarchy -top sat_reduce_or_A_SIGNED_1_A_WIDTH_8_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_reduce_or_A_SIGNED_1_A_WIDTH_8_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_reduce_or_A_SIGNED_1_A_WIDTH_8_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_reduce_or_A_SIGNED_0_A_WIDTH_9_Y_WIDTH_10.v; hierarchy -top sat_reduce_or_A_SIGNED_0_A_WIDTH_9_Y_WIDTH_10; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_reduce_or_A_SIGNED_0_A_WIDTH_9_Y_WIDTH_10' -q -q 2>/dev/null || echo sat_reduce_or_A_SIGNED_0_A_WIDTH_9_Y_WIDTH_10 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_reduce_or_A_SIGNED_1_A_WIDTH_9_Y_WIDTH_10.v; hierarchy -top sat_reduce_or_A_SIGNED_1_A_WIDTH_9_Y_WIDTH_10; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_reduce_or_A_SIGNED_1_A_WIDTH_9_Y_WIDTH_10' -q -q 2>/dev/null || echo sat_reduce_or_A_SIGNED_1_A_WIDTH_9_Y_WIDTH_10 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_reduce_or_A_SIGNED_0_A_WIDTH_2_Y_WIDTH_3.v; hierarchy -top sat_reduce_or_A_SIGNED_0_A_WIDTH_2_Y_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_reduce_or_A_SIGNED_0_A_WIDTH_2_Y_WIDTH_3' -q -q 2>/dev/null || echo sat_reduce_or_A_SIGNED_0_A_WIDTH_2_Y_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_reduce_or_A_SIGNED_1_A_WIDTH_2_Y_WIDTH_3.v; hierarchy -top sat_reduce_or_A_SIGNED_1_A_WIDTH_2_Y_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_reduce_or_A_SIGNED_1_A_WIDTH_2_Y_WIDTH_3' -q -q 2>/dev/null || echo sat_reduce_or_A_SIGNED_1_A_WIDTH_2_Y_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_reduce_or_A_SIGNED_0_A_WIDTH_10_Y_WIDTH_9.v; hierarchy -top sat_reduce_or_A_SIGNED_0_A_WIDTH_10_Y_WIDTH_9; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_reduce_or_A_SIGNED_0_A_WIDTH_10_Y_WIDTH_9' -q -q 2>/dev/null || echo sat_reduce_or_A_SIGNED_0_A_WIDTH_10_Y_WIDTH_9 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_reduce_or_A_SIGNED_1_A_WIDTH_10_Y_WIDTH_9.v; hierarchy -top sat_reduce_or_A_SIGNED_1_A_WIDTH_10_Y_WIDTH_9; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_reduce_or_A_SIGNED_1_A_WIDTH_10_Y_WIDTH_9' -q -q 2>/dev/null || echo sat_reduce_or_A_SIGNED_1_A_WIDTH_10_Y_WIDTH_9 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_reduce_or_A_SIGNED_0_A_WIDTH_5_Y_WIDTH_4.v; hierarchy -top sat_reduce_or_A_SIGNED_0_A_WIDTH_5_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_reduce_or_A_SIGNED_0_A_WIDTH_5_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_reduce_or_A_SIGNED_0_A_WIDTH_5_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_reduce_or_A_SIGNED_1_A_WIDTH_5_Y_WIDTH_4.v; hierarchy -top sat_reduce_or_A_SIGNED_1_A_WIDTH_5_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_reduce_or_A_SIGNED_1_A_WIDTH_5_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_reduce_or_A_SIGNED_1_A_WIDTH_5_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_reduce_or_A_SIGNED_0_A_WIDTH_5_Y_WIDTH_4.v; hierarchy -top sat_reduce_or_A_SIGNED_0_A_WIDTH_5_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_reduce_or_A_SIGNED_0_A_WIDTH_5_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_reduce_or_A_SIGNED_0_A_WIDTH_5_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_reduce_or_A_SIGNED_1_A_WIDTH_5_Y_WIDTH_4.v; hierarchy -top sat_reduce_or_A_SIGNED_1_A_WIDTH_5_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_reduce_or_A_SIGNED_1_A_WIDTH_5_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_reduce_or_A_SIGNED_1_A_WIDTH_5_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_reduce_or_A_SIGNED_0_A_WIDTH_1_Y_WIDTH_4.v; hierarchy -top sat_reduce_or_A_SIGNED_0_A_WIDTH_1_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_reduce_or_A_SIGNED_0_A_WIDTH_1_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_reduce_or_A_SIGNED_0_A_WIDTH_1_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_reduce_or_A_SIGNED_1_A_WIDTH_1_Y_WIDTH_4.v; hierarchy -top sat_reduce_or_A_SIGNED_1_A_WIDTH_1_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_reduce_or_A_SIGNED_1_A_WIDTH_1_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_reduce_or_A_SIGNED_1_A_WIDTH_1_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_reduce_or_A_SIGNED_0_A_WIDTH_3_Y_WIDTH_10.v; hierarchy -top sat_reduce_or_A_SIGNED_0_A_WIDTH_3_Y_WIDTH_10; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_reduce_or_A_SIGNED_0_A_WIDTH_3_Y_WIDTH_10' -q -q 2>/dev/null || echo sat_reduce_or_A_SIGNED_0_A_WIDTH_3_Y_WIDTH_10 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_reduce_or_A_SIGNED_1_A_WIDTH_3_Y_WIDTH_10.v; hierarchy -top sat_reduce_or_A_SIGNED_1_A_WIDTH_3_Y_WIDTH_10; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_reduce_or_A_SIGNED_1_A_WIDTH_3_Y_WIDTH_10' -q -q 2>/dev/null || echo sat_reduce_or_A_SIGNED_1_A_WIDTH_3_Y_WIDTH_10 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_reduce_or_A_SIGNED_0_A_WIDTH_8_Y_WIDTH_2.v; hierarchy -top sat_reduce_or_A_SIGNED_0_A_WIDTH_8_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_reduce_or_A_SIGNED_0_A_WIDTH_8_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_reduce_or_A_SIGNED_0_A_WIDTH_8_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_reduce_or_A_SIGNED_1_A_WIDTH_8_Y_WIDTH_2.v; hierarchy -top sat_reduce_or_A_SIGNED_1_A_WIDTH_8_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_reduce_or_A_SIGNED_1_A_WIDTH_8_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_reduce_or_A_SIGNED_1_A_WIDTH_8_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_reduce_or_A_SIGNED_0_A_WIDTH_1_Y_WIDTH_8.v; hierarchy -top sat_reduce_or_A_SIGNED_0_A_WIDTH_1_Y_WIDTH_8; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_reduce_or_A_SIGNED_0_A_WIDTH_1_Y_WIDTH_8' -q -q 2>/dev/null || echo sat_reduce_or_A_SIGNED_0_A_WIDTH_1_Y_WIDTH_8 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_reduce_or_A_SIGNED_1_A_WIDTH_1_Y_WIDTH_8.v; hierarchy -top sat_reduce_or_A_SIGNED_1_A_WIDTH_1_Y_WIDTH_8; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_reduce_or_A_SIGNED_1_A_WIDTH_1_Y_WIDTH_8' -q -q 2>/dev/null || echo sat_reduce_or_A_SIGNED_1_A_WIDTH_1_Y_WIDTH_8 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_reduce_or_A_SIGNED_0_A_WIDTH_1_Y_WIDTH_4.v; hierarchy -top sat_reduce_or_A_SIGNED_0_A_WIDTH_1_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_reduce_or_A_SIGNED_0_A_WIDTH_1_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_reduce_or_A_SIGNED_0_A_WIDTH_1_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_reduce_or_A_SIGNED_1_A_WIDTH_1_Y_WIDTH_4.v; hierarchy -top sat_reduce_or_A_SIGNED_1_A_WIDTH_1_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_reduce_or_A_SIGNED_1_A_WIDTH_1_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_reduce_or_A_SIGNED_1_A_WIDTH_1_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_reduce_or_A_SIGNED_0_A_WIDTH_1_Y_WIDTH_10.v; hierarchy -top sat_reduce_or_A_SIGNED_0_A_WIDTH_1_Y_WIDTH_10; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_reduce_or_A_SIGNED_0_A_WIDTH_1_Y_WIDTH_10' -q -q 2>/dev/null || echo sat_reduce_or_A_SIGNED_0_A_WIDTH_1_Y_WIDTH_10 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_reduce_or_A_SIGNED_1_A_WIDTH_1_Y_WIDTH_10.v; hierarchy -top sat_reduce_or_A_SIGNED_1_A_WIDTH_1_Y_WIDTH_10; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_reduce_or_A_SIGNED_1_A_WIDTH_1_Y_WIDTH_10' -q -q 2>/dev/null || echo sat_reduce_or_A_SIGNED_1_A_WIDTH_1_Y_WIDTH_10 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_reduce_or_A_SIGNED_0_A_WIDTH_1_Y_WIDTH_4.v; hierarchy -top sat_reduce_or_A_SIGNED_0_A_WIDTH_1_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_reduce_or_A_SIGNED_0_A_WIDTH_1_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_reduce_or_A_SIGNED_0_A_WIDTH_1_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_reduce_or_A_SIGNED_1_A_WIDTH_1_Y_WIDTH_4.v; hierarchy -top sat_reduce_or_A_SIGNED_1_A_WIDTH_1_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_reduce_or_A_SIGNED_1_A_WIDTH_1_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_reduce_or_A_SIGNED_1_A_WIDTH_1_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_reduce_or_A_SIGNED_0_A_WIDTH_9_Y_WIDTH_5.v; hierarchy -top sat_reduce_or_A_SIGNED_0_A_WIDTH_9_Y_WIDTH_5; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_reduce_or_A_SIGNED_0_A_WIDTH_9_Y_WIDTH_5' -q -q 2>/dev/null || echo sat_reduce_or_A_SIGNED_0_A_WIDTH_9_Y_WIDTH_5 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_reduce_or_A_SIGNED_1_A_WIDTH_9_Y_WIDTH_5.v; hierarchy -top sat_reduce_or_A_SIGNED_1_A_WIDTH_9_Y_WIDTH_5; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_reduce_or_A_SIGNED_1_A_WIDTH_9_Y_WIDTH_5' -q -q 2>/dev/null || echo sat_reduce_or_A_SIGNED_1_A_WIDTH_9_Y_WIDTH_5 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_reduce_or_A_SIGNED_0_A_WIDTH_5_Y_WIDTH_9.v; hierarchy -top sat_reduce_or_A_SIGNED_0_A_WIDTH_5_Y_WIDTH_9; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_reduce_or_A_SIGNED_0_A_WIDTH_5_Y_WIDTH_9' -q -q 2>/dev/null || echo sat_reduce_or_A_SIGNED_0_A_WIDTH_5_Y_WIDTH_9 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_reduce_or_A_SIGNED_1_A_WIDTH_5_Y_WIDTH_9.v; hierarchy -top sat_reduce_or_A_SIGNED_1_A_WIDTH_5_Y_WIDTH_9; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_reduce_or_A_SIGNED_1_A_WIDTH_5_Y_WIDTH_9' -q -q 2>/dev/null || echo sat_reduce_or_A_SIGNED_1_A_WIDTH_5_Y_WIDTH_9 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_reduce_or_A_SIGNED_0_A_WIDTH_10_Y_WIDTH_10.v; hierarchy -top sat_reduce_or_A_SIGNED_0_A_WIDTH_10_Y_WIDTH_10; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_reduce_or_A_SIGNED_0_A_WIDTH_10_Y_WIDTH_10' -q -q 2>/dev/null || echo sat_reduce_or_A_SIGNED_0_A_WIDTH_10_Y_WIDTH_10 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_reduce_or_A_SIGNED_1_A_WIDTH_10_Y_WIDTH_10.v; hierarchy -top sat_reduce_or_A_SIGNED_1_A_WIDTH_10_Y_WIDTH_10; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_reduce_or_A_SIGNED_1_A_WIDTH_10_Y_WIDTH_10' -q -q 2>/dev/null || echo sat_reduce_or_A_SIGNED_1_A_WIDTH_10_Y_WIDTH_10 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_reduce_or_A_SIGNED_0_A_WIDTH_9_Y_WIDTH_7.v; hierarchy -top sat_reduce_or_A_SIGNED_0_A_WIDTH_9_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_reduce_or_A_SIGNED_0_A_WIDTH_9_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_reduce_or_A_SIGNED_0_A_WIDTH_9_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_reduce_or_A_SIGNED_1_A_WIDTH_9_Y_WIDTH_7.v; hierarchy -top sat_reduce_or_A_SIGNED_1_A_WIDTH_9_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_reduce_or_A_SIGNED_1_A_WIDTH_9_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_reduce_or_A_SIGNED_1_A_WIDTH_9_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_reduce_or_A_SIGNED_0_A_WIDTH_3_Y_WIDTH_6.v; hierarchy -top sat_reduce_or_A_SIGNED_0_A_WIDTH_3_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_reduce_or_A_SIGNED_0_A_WIDTH_3_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_reduce_or_A_SIGNED_0_A_WIDTH_3_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_reduce_or_A_SIGNED_1_A_WIDTH_3_Y_WIDTH_6.v; hierarchy -top sat_reduce_or_A_SIGNED_1_A_WIDTH_3_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_reduce_or_A_SIGNED_1_A_WIDTH_3_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_reduce_or_A_SIGNED_1_A_WIDTH_3_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_reduce_or_A_SIGNED_0_A_WIDTH_3_Y_WIDTH_4.v; hierarchy -top sat_reduce_or_A_SIGNED_0_A_WIDTH_3_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_reduce_or_A_SIGNED_0_A_WIDTH_3_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_reduce_or_A_SIGNED_0_A_WIDTH_3_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_reduce_or_A_SIGNED_1_A_WIDTH_3_Y_WIDTH_4.v; hierarchy -top sat_reduce_or_A_SIGNED_1_A_WIDTH_3_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_reduce_or_A_SIGNED_1_A_WIDTH_3_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_reduce_or_A_SIGNED_1_A_WIDTH_3_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_reduce_or_A_SIGNED_0_A_WIDTH_6_Y_WIDTH_1.v; hierarchy -top sat_reduce_or_A_SIGNED_0_A_WIDTH_6_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_reduce_or_A_SIGNED_0_A_WIDTH_6_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_reduce_or_A_SIGNED_0_A_WIDTH_6_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_reduce_or_A_SIGNED_1_A_WIDTH_6_Y_WIDTH_1.v; hierarchy -top sat_reduce_or_A_SIGNED_1_A_WIDTH_6_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_reduce_or_A_SIGNED_1_A_WIDTH_6_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_reduce_or_A_SIGNED_1_A_WIDTH_6_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_reduce_or_A_SIGNED_0_A_WIDTH_9_Y_WIDTH_2.v; hierarchy -top sat_reduce_or_A_SIGNED_0_A_WIDTH_9_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_reduce_or_A_SIGNED_0_A_WIDTH_9_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_reduce_or_A_SIGNED_0_A_WIDTH_9_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_reduce_or_A_SIGNED_1_A_WIDTH_9_Y_WIDTH_2.v; hierarchy -top sat_reduce_or_A_SIGNED_1_A_WIDTH_9_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_reduce_or_A_SIGNED_1_A_WIDTH_9_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_reduce_or_A_SIGNED_1_A_WIDTH_9_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_reduce_or_A_SIGNED_0_A_WIDTH_7_Y_WIDTH_3.v; hierarchy -top sat_reduce_or_A_SIGNED_0_A_WIDTH_7_Y_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_reduce_or_A_SIGNED_0_A_WIDTH_7_Y_WIDTH_3' -q -q 2>/dev/null || echo sat_reduce_or_A_SIGNED_0_A_WIDTH_7_Y_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_reduce_or_A_SIGNED_1_A_WIDTH_7_Y_WIDTH_3.v; hierarchy -top sat_reduce_or_A_SIGNED_1_A_WIDTH_7_Y_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_reduce_or_A_SIGNED_1_A_WIDTH_7_Y_WIDTH_3' -q -q 2>/dev/null || echo sat_reduce_or_A_SIGNED_1_A_WIDTH_7_Y_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_reduce_or_A_SIGNED_0_A_WIDTH_7_Y_WIDTH_9.v; hierarchy -top sat_reduce_or_A_SIGNED_0_A_WIDTH_7_Y_WIDTH_9; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_reduce_or_A_SIGNED_0_A_WIDTH_7_Y_WIDTH_9' -q -q 2>/dev/null || echo sat_reduce_or_A_SIGNED_0_A_WIDTH_7_Y_WIDTH_9 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_reduce_or_A_SIGNED_1_A_WIDTH_7_Y_WIDTH_9.v; hierarchy -top sat_reduce_or_A_SIGNED_1_A_WIDTH_7_Y_WIDTH_9; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_reduce_or_A_SIGNED_1_A_WIDTH_7_Y_WIDTH_9' -q -q 2>/dev/null || echo sat_reduce_or_A_SIGNED_1_A_WIDTH_7_Y_WIDTH_9 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_reduce_or_A_SIGNED_0_A_WIDTH_2_Y_WIDTH_4.v; hierarchy -top sat_reduce_or_A_SIGNED_0_A_WIDTH_2_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_reduce_or_A_SIGNED_0_A_WIDTH_2_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_reduce_or_A_SIGNED_0_A_WIDTH_2_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_reduce_or_A_SIGNED_1_A_WIDTH_2_Y_WIDTH_4.v; hierarchy -top sat_reduce_or_A_SIGNED_1_A_WIDTH_2_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_reduce_or_A_SIGNED_1_A_WIDTH_2_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_reduce_or_A_SIGNED_1_A_WIDTH_2_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_reduce_or_A_SIGNED_0_A_WIDTH_8_Y_WIDTH_6.v; hierarchy -top sat_reduce_or_A_SIGNED_0_A_WIDTH_8_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_reduce_or_A_SIGNED_0_A_WIDTH_8_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_reduce_or_A_SIGNED_0_A_WIDTH_8_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_reduce_or_A_SIGNED_1_A_WIDTH_8_Y_WIDTH_6.v; hierarchy -top sat_reduce_or_A_SIGNED_1_A_WIDTH_8_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_reduce_or_A_SIGNED_1_A_WIDTH_8_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_reduce_or_A_SIGNED_1_A_WIDTH_8_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_reduce_or_A_SIGNED_0_A_WIDTH_7_Y_WIDTH_5.v; hierarchy -top sat_reduce_or_A_SIGNED_0_A_WIDTH_7_Y_WIDTH_5; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_reduce_or_A_SIGNED_0_A_WIDTH_7_Y_WIDTH_5' -q -q 2>/dev/null || echo sat_reduce_or_A_SIGNED_0_A_WIDTH_7_Y_WIDTH_5 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_reduce_or_A_SIGNED_1_A_WIDTH_7_Y_WIDTH_5.v; hierarchy -top sat_reduce_or_A_SIGNED_1_A_WIDTH_7_Y_WIDTH_5; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_reduce_or_A_SIGNED_1_A_WIDTH_7_Y_WIDTH_5' -q -q 2>/dev/null || echo sat_reduce_or_A_SIGNED_1_A_WIDTH_7_Y_WIDTH_5 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_reduce_or_A_SIGNED_0_A_WIDTH_9_Y_WIDTH_4.v; hierarchy -top sat_reduce_or_A_SIGNED_0_A_WIDTH_9_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_reduce_or_A_SIGNED_0_A_WIDTH_9_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_reduce_or_A_SIGNED_0_A_WIDTH_9_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_reduce_or_A_SIGNED_1_A_WIDTH_9_Y_WIDTH_4.v; hierarchy -top sat_reduce_or_A_SIGNED_1_A_WIDTH_9_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_reduce_or_A_SIGNED_1_A_WIDTH_9_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_reduce_or_A_SIGNED_1_A_WIDTH_9_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_reduce_or_A_SIGNED_0_A_WIDTH_9_Y_WIDTH_6.v; hierarchy -top sat_reduce_or_A_SIGNED_0_A_WIDTH_9_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_reduce_or_A_SIGNED_0_A_WIDTH_9_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_reduce_or_A_SIGNED_0_A_WIDTH_9_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_reduce_or_A_SIGNED_1_A_WIDTH_9_Y_WIDTH_6.v; hierarchy -top sat_reduce_or_A_SIGNED_1_A_WIDTH_9_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_reduce_or_A_SIGNED_1_A_WIDTH_9_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_reduce_or_A_SIGNED_1_A_WIDTH_9_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_reduce_or_A_SIGNED_0_A_WIDTH_7_Y_WIDTH_2.v; hierarchy -top sat_reduce_or_A_SIGNED_0_A_WIDTH_7_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_reduce_or_A_SIGNED_0_A_WIDTH_7_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_reduce_or_A_SIGNED_0_A_WIDTH_7_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_reduce_or_A_SIGNED_1_A_WIDTH_7_Y_WIDTH_2.v; hierarchy -top sat_reduce_or_A_SIGNED_1_A_WIDTH_7_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_reduce_or_A_SIGNED_1_A_WIDTH_7_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_reduce_or_A_SIGNED_1_A_WIDTH_7_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_reduce_or_A_SIGNED_0_A_WIDTH_4_Y_WIDTH_10.v; hierarchy -top sat_reduce_or_A_SIGNED_0_A_WIDTH_4_Y_WIDTH_10; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_reduce_or_A_SIGNED_0_A_WIDTH_4_Y_WIDTH_10' -q -q 2>/dev/null || echo sat_reduce_or_A_SIGNED_0_A_WIDTH_4_Y_WIDTH_10 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_reduce_or_A_SIGNED_1_A_WIDTH_4_Y_WIDTH_10.v; hierarchy -top sat_reduce_or_A_SIGNED_1_A_WIDTH_4_Y_WIDTH_10; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_reduce_or_A_SIGNED_1_A_WIDTH_4_Y_WIDTH_10' -q -q 2>/dev/null || echo sat_reduce_or_A_SIGNED_1_A_WIDTH_4_Y_WIDTH_10 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_reduce_or_A_SIGNED_0_A_WIDTH_7_Y_WIDTH_8.v; hierarchy -top sat_reduce_or_A_SIGNED_0_A_WIDTH_7_Y_WIDTH_8; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_reduce_or_A_SIGNED_0_A_WIDTH_7_Y_WIDTH_8' -q -q 2>/dev/null || echo sat_reduce_or_A_SIGNED_0_A_WIDTH_7_Y_WIDTH_8 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_reduce_or_A_SIGNED_1_A_WIDTH_7_Y_WIDTH_8.v; hierarchy -top sat_reduce_or_A_SIGNED_1_A_WIDTH_7_Y_WIDTH_8; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_reduce_or_A_SIGNED_1_A_WIDTH_7_Y_WIDTH_8' -q -q 2>/dev/null || echo sat_reduce_or_A_SIGNED_1_A_WIDTH_7_Y_WIDTH_8 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_reduce_or_A_SIGNED_0_A_WIDTH_9_Y_WIDTH_5.v; hierarchy -top sat_reduce_or_A_SIGNED_0_A_WIDTH_9_Y_WIDTH_5; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_reduce_or_A_SIGNED_0_A_WIDTH_9_Y_WIDTH_5' -q -q 2>/dev/null || echo sat_reduce_or_A_SIGNED_0_A_WIDTH_9_Y_WIDTH_5 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_reduce_or_A_SIGNED_1_A_WIDTH_9_Y_WIDTH_5.v; hierarchy -top sat_reduce_or_A_SIGNED_1_A_WIDTH_9_Y_WIDTH_5; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_reduce_or_A_SIGNED_1_A_WIDTH_9_Y_WIDTH_5' -q -q 2>/dev/null || echo sat_reduce_or_A_SIGNED_1_A_WIDTH_9_Y_WIDTH_5 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_reduce_or_A_SIGNED_0_A_WIDTH_2_Y_WIDTH_2.v; hierarchy -top sat_reduce_or_A_SIGNED_0_A_WIDTH_2_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_reduce_or_A_SIGNED_0_A_WIDTH_2_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_reduce_or_A_SIGNED_0_A_WIDTH_2_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_reduce_or_A_SIGNED_1_A_WIDTH_2_Y_WIDTH_2.v; hierarchy -top sat_reduce_or_A_SIGNED_1_A_WIDTH_2_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_reduce_or_A_SIGNED_1_A_WIDTH_2_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_reduce_or_A_SIGNED_1_A_WIDTH_2_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_reduce_or_A_SIGNED_0_A_WIDTH_10_Y_WIDTH_6.v; hierarchy -top sat_reduce_or_A_SIGNED_0_A_WIDTH_10_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_reduce_or_A_SIGNED_0_A_WIDTH_10_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_reduce_or_A_SIGNED_0_A_WIDTH_10_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_reduce_or_A_SIGNED_1_A_WIDTH_10_Y_WIDTH_6.v; hierarchy -top sat_reduce_or_A_SIGNED_1_A_WIDTH_10_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_reduce_or_A_SIGNED_1_A_WIDTH_10_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_reduce_or_A_SIGNED_1_A_WIDTH_10_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_reduce_or_A_SIGNED_0_A_WIDTH_10_Y_WIDTH_1.v; hierarchy -top sat_reduce_or_A_SIGNED_0_A_WIDTH_10_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_reduce_or_A_SIGNED_0_A_WIDTH_10_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_reduce_or_A_SIGNED_0_A_WIDTH_10_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_reduce_or_A_SIGNED_1_A_WIDTH_10_Y_WIDTH_1.v; hierarchy -top sat_reduce_or_A_SIGNED_1_A_WIDTH_10_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_reduce_or_A_SIGNED_1_A_WIDTH_10_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_reduce_or_A_SIGNED_1_A_WIDTH_10_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_reduce_or_A_SIGNED_0_A_WIDTH_4_Y_WIDTH_3.v; hierarchy -top sat_reduce_or_A_SIGNED_0_A_WIDTH_4_Y_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_reduce_or_A_SIGNED_0_A_WIDTH_4_Y_WIDTH_3' -q -q 2>/dev/null || echo sat_reduce_or_A_SIGNED_0_A_WIDTH_4_Y_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_reduce_or_A_SIGNED_1_A_WIDTH_4_Y_WIDTH_3.v; hierarchy -top sat_reduce_or_A_SIGNED_1_A_WIDTH_4_Y_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_reduce_or_A_SIGNED_1_A_WIDTH_4_Y_WIDTH_3' -q -q 2>/dev/null || echo sat_reduce_or_A_SIGNED_1_A_WIDTH_4_Y_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_reduce_or_A_SIGNED_0_A_WIDTH_10_Y_WIDTH_7.v; hierarchy -top sat_reduce_or_A_SIGNED_0_A_WIDTH_10_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_reduce_or_A_SIGNED_0_A_WIDTH_10_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_reduce_or_A_SIGNED_0_A_WIDTH_10_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_reduce_or_A_SIGNED_1_A_WIDTH_10_Y_WIDTH_7.v; hierarchy -top sat_reduce_or_A_SIGNED_1_A_WIDTH_10_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_reduce_or_A_SIGNED_1_A_WIDTH_10_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_reduce_or_A_SIGNED_1_A_WIDTH_10_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_reduce_or_A_SIGNED_0_A_WIDTH_10_Y_WIDTH_2.v; hierarchy -top sat_reduce_or_A_SIGNED_0_A_WIDTH_10_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_reduce_or_A_SIGNED_0_A_WIDTH_10_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_reduce_or_A_SIGNED_0_A_WIDTH_10_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_reduce_or_A_SIGNED_1_A_WIDTH_10_Y_WIDTH_2.v; hierarchy -top sat_reduce_or_A_SIGNED_1_A_WIDTH_10_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_reduce_or_A_SIGNED_1_A_WIDTH_10_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_reduce_or_A_SIGNED_1_A_WIDTH_10_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_reduce_or_A_SIGNED_0_A_WIDTH_4_Y_WIDTH_8.v; hierarchy -top sat_reduce_or_A_SIGNED_0_A_WIDTH_4_Y_WIDTH_8; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_reduce_or_A_SIGNED_0_A_WIDTH_4_Y_WIDTH_8' -q -q 2>/dev/null || echo sat_reduce_or_A_SIGNED_0_A_WIDTH_4_Y_WIDTH_8 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_reduce_or_A_SIGNED_1_A_WIDTH_4_Y_WIDTH_8.v; hierarchy -top sat_reduce_or_A_SIGNED_1_A_WIDTH_4_Y_WIDTH_8; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_reduce_or_A_SIGNED_1_A_WIDTH_4_Y_WIDTH_8' -q -q 2>/dev/null || echo sat_reduce_or_A_SIGNED_1_A_WIDTH_4_Y_WIDTH_8 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_reduce_or_A_SIGNED_0_A_WIDTH_2_Y_WIDTH_1.v; hierarchy -top sat_reduce_or_A_SIGNED_0_A_WIDTH_2_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_reduce_or_A_SIGNED_0_A_WIDTH_2_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_reduce_or_A_SIGNED_0_A_WIDTH_2_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_reduce_or_A_SIGNED_1_A_WIDTH_2_Y_WIDTH_1.v; hierarchy -top sat_reduce_or_A_SIGNED_1_A_WIDTH_2_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_reduce_or_A_SIGNED_1_A_WIDTH_2_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_reduce_or_A_SIGNED_1_A_WIDTH_2_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_reduce_or_A_SIGNED_0_A_WIDTH_5_Y_WIDTH_10.v; hierarchy -top sat_reduce_or_A_SIGNED_0_A_WIDTH_5_Y_WIDTH_10; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_reduce_or_A_SIGNED_0_A_WIDTH_5_Y_WIDTH_10' -q -q 2>/dev/null || echo sat_reduce_or_A_SIGNED_0_A_WIDTH_5_Y_WIDTH_10 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_reduce_or_A_SIGNED_1_A_WIDTH_5_Y_WIDTH_10.v; hierarchy -top sat_reduce_or_A_SIGNED_1_A_WIDTH_5_Y_WIDTH_10; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_reduce_or_A_SIGNED_1_A_WIDTH_5_Y_WIDTH_10' -q -q 2>/dev/null || echo sat_reduce_or_A_SIGNED_1_A_WIDTH_5_Y_WIDTH_10 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_reduce_or_A_SIGNED_0_A_WIDTH_8_Y_WIDTH_10.v; hierarchy -top sat_reduce_or_A_SIGNED_0_A_WIDTH_8_Y_WIDTH_10; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_reduce_or_A_SIGNED_0_A_WIDTH_8_Y_WIDTH_10' -q -q 2>/dev/null || echo sat_reduce_or_A_SIGNED_0_A_WIDTH_8_Y_WIDTH_10 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_reduce_or_A_SIGNED_1_A_WIDTH_8_Y_WIDTH_10.v; hierarchy -top sat_reduce_or_A_SIGNED_1_A_WIDTH_8_Y_WIDTH_10; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_reduce_or_A_SIGNED_1_A_WIDTH_8_Y_WIDTH_10' -q -q 2>/dev/null || echo sat_reduce_or_A_SIGNED_1_A_WIDTH_8_Y_WIDTH_10 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_reduce_or_A_SIGNED_0_A_WIDTH_10_Y_WIDTH_8.v; hierarchy -top sat_reduce_or_A_SIGNED_0_A_WIDTH_10_Y_WIDTH_8; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_reduce_or_A_SIGNED_0_A_WIDTH_10_Y_WIDTH_8' -q -q 2>/dev/null || echo sat_reduce_or_A_SIGNED_0_A_WIDTH_10_Y_WIDTH_8 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_reduce_or_A_SIGNED_1_A_WIDTH_10_Y_WIDTH_8.v; hierarchy -top sat_reduce_or_A_SIGNED_1_A_WIDTH_10_Y_WIDTH_8; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_reduce_or_A_SIGNED_1_A_WIDTH_10_Y_WIDTH_8' -q -q 2>/dev/null || echo sat_reduce_or_A_SIGNED_1_A_WIDTH_10_Y_WIDTH_8 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_reduce_or_A_SIGNED_0_A_WIDTH_7_Y_WIDTH_2.v; hierarchy -top sat_reduce_or_A_SIGNED_0_A_WIDTH_7_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_reduce_or_A_SIGNED_0_A_WIDTH_7_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_reduce_or_A_SIGNED_0_A_WIDTH_7_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_reduce_or_A_SIGNED_1_A_WIDTH_7_Y_WIDTH_2.v; hierarchy -top sat_reduce_or_A_SIGNED_1_A_WIDTH_7_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_reduce_or_A_SIGNED_1_A_WIDTH_7_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_reduce_or_A_SIGNED_1_A_WIDTH_7_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_reduce_or_A_SIGNED_0_A_WIDTH_9_Y_WIDTH_6.v; hierarchy -top sat_reduce_or_A_SIGNED_0_A_WIDTH_9_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_reduce_or_A_SIGNED_0_A_WIDTH_9_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_reduce_or_A_SIGNED_0_A_WIDTH_9_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_reduce_or_A_SIGNED_1_A_WIDTH_9_Y_WIDTH_6.v; hierarchy -top sat_reduce_or_A_SIGNED_1_A_WIDTH_9_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_reduce_or_A_SIGNED_1_A_WIDTH_9_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_reduce_or_A_SIGNED_1_A_WIDTH_9_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_reduce_or_A_SIGNED_0_A_WIDTH_4_Y_WIDTH_3.v; hierarchy -top sat_reduce_or_A_SIGNED_0_A_WIDTH_4_Y_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_reduce_or_A_SIGNED_0_A_WIDTH_4_Y_WIDTH_3' -q -q 2>/dev/null || echo sat_reduce_or_A_SIGNED_0_A_WIDTH_4_Y_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_reduce_or_A_SIGNED_1_A_WIDTH_4_Y_WIDTH_3.v; hierarchy -top sat_reduce_or_A_SIGNED_1_A_WIDTH_4_Y_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_reduce_or_A_SIGNED_1_A_WIDTH_4_Y_WIDTH_3' -q -q 2>/dev/null || echo sat_reduce_or_A_SIGNED_1_A_WIDTH_4_Y_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_reduce_or_A_SIGNED_0_A_WIDTH_9_Y_WIDTH_8.v; hierarchy -top sat_reduce_or_A_SIGNED_0_A_WIDTH_9_Y_WIDTH_8; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_reduce_or_A_SIGNED_0_A_WIDTH_9_Y_WIDTH_8' -q -q 2>/dev/null || echo sat_reduce_or_A_SIGNED_0_A_WIDTH_9_Y_WIDTH_8 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_reduce_or_A_SIGNED_1_A_WIDTH_9_Y_WIDTH_8.v; hierarchy -top sat_reduce_or_A_SIGNED_1_A_WIDTH_9_Y_WIDTH_8; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_reduce_or_A_SIGNED_1_A_WIDTH_9_Y_WIDTH_8' -q -q 2>/dev/null || echo sat_reduce_or_A_SIGNED_1_A_WIDTH_9_Y_WIDTH_8 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_reduce_and_A_SIGNED_0_A_WIDTH_1_Y_WIDTH_1.v; hierarchy -top sat_reduce_and_A_SIGNED_0_A_WIDTH_1_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_reduce_and_A_SIGNED_0_A_WIDTH_1_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_reduce_and_A_SIGNED_0_A_WIDTH_1_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_reduce_and_A_SIGNED_1_A_WIDTH_1_Y_WIDTH_1.v; hierarchy -top sat_reduce_and_A_SIGNED_1_A_WIDTH_1_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_reduce_and_A_SIGNED_1_A_WIDTH_1_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_reduce_and_A_SIGNED_1_A_WIDTH_1_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_reduce_and_A_SIGNED_0_A_WIDTH_3_Y_WIDTH_6.v; hierarchy -top sat_reduce_and_A_SIGNED_0_A_WIDTH_3_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_reduce_and_A_SIGNED_0_A_WIDTH_3_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_reduce_and_A_SIGNED_0_A_WIDTH_3_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_reduce_and_A_SIGNED_1_A_WIDTH_3_Y_WIDTH_6.v; hierarchy -top sat_reduce_and_A_SIGNED_1_A_WIDTH_3_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_reduce_and_A_SIGNED_1_A_WIDTH_3_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_reduce_and_A_SIGNED_1_A_WIDTH_3_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_reduce_and_A_SIGNED_0_A_WIDTH_6_Y_WIDTH_3.v; hierarchy -top sat_reduce_and_A_SIGNED_0_A_WIDTH_6_Y_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_reduce_and_A_SIGNED_0_A_WIDTH_6_Y_WIDTH_3' -q -q 2>/dev/null || echo sat_reduce_and_A_SIGNED_0_A_WIDTH_6_Y_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_reduce_and_A_SIGNED_1_A_WIDTH_6_Y_WIDTH_3.v; hierarchy -top sat_reduce_and_A_SIGNED_1_A_WIDTH_6_Y_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_reduce_and_A_SIGNED_1_A_WIDTH_6_Y_WIDTH_3' -q -q 2>/dev/null || echo sat_reduce_and_A_SIGNED_1_A_WIDTH_6_Y_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_reduce_and_A_SIGNED_0_A_WIDTH_6_Y_WIDTH_5.v; hierarchy -top sat_reduce_and_A_SIGNED_0_A_WIDTH_6_Y_WIDTH_5; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_reduce_and_A_SIGNED_0_A_WIDTH_6_Y_WIDTH_5' -q -q 2>/dev/null || echo sat_reduce_and_A_SIGNED_0_A_WIDTH_6_Y_WIDTH_5 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_reduce_and_A_SIGNED_1_A_WIDTH_6_Y_WIDTH_5.v; hierarchy -top sat_reduce_and_A_SIGNED_1_A_WIDTH_6_Y_WIDTH_5; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_reduce_and_A_SIGNED_1_A_WIDTH_6_Y_WIDTH_5' -q -q 2>/dev/null || echo sat_reduce_and_A_SIGNED_1_A_WIDTH_6_Y_WIDTH_5 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_reduce_and_A_SIGNED_0_A_WIDTH_10_Y_WIDTH_2.v; hierarchy -top sat_reduce_and_A_SIGNED_0_A_WIDTH_10_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_reduce_and_A_SIGNED_0_A_WIDTH_10_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_reduce_and_A_SIGNED_0_A_WIDTH_10_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_reduce_and_A_SIGNED_1_A_WIDTH_10_Y_WIDTH_2.v; hierarchy -top sat_reduce_and_A_SIGNED_1_A_WIDTH_10_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_reduce_and_A_SIGNED_1_A_WIDTH_10_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_reduce_and_A_SIGNED_1_A_WIDTH_10_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_reduce_and_A_SIGNED_0_A_WIDTH_1_Y_WIDTH_5.v; hierarchy -top sat_reduce_and_A_SIGNED_0_A_WIDTH_1_Y_WIDTH_5; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_reduce_and_A_SIGNED_0_A_WIDTH_1_Y_WIDTH_5' -q -q 2>/dev/null || echo sat_reduce_and_A_SIGNED_0_A_WIDTH_1_Y_WIDTH_5 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_reduce_and_A_SIGNED_1_A_WIDTH_1_Y_WIDTH_5.v; hierarchy -top sat_reduce_and_A_SIGNED_1_A_WIDTH_1_Y_WIDTH_5; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_reduce_and_A_SIGNED_1_A_WIDTH_1_Y_WIDTH_5' -q -q 2>/dev/null || echo sat_reduce_and_A_SIGNED_1_A_WIDTH_1_Y_WIDTH_5 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_reduce_and_A_SIGNED_0_A_WIDTH_8_Y_WIDTH_1.v; hierarchy -top sat_reduce_and_A_SIGNED_0_A_WIDTH_8_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_reduce_and_A_SIGNED_0_A_WIDTH_8_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_reduce_and_A_SIGNED_0_A_WIDTH_8_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_reduce_and_A_SIGNED_1_A_WIDTH_8_Y_WIDTH_1.v; hierarchy -top sat_reduce_and_A_SIGNED_1_A_WIDTH_8_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_reduce_and_A_SIGNED_1_A_WIDTH_8_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_reduce_and_A_SIGNED_1_A_WIDTH_8_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_reduce_and_A_SIGNED_0_A_WIDTH_9_Y_WIDTH_10.v; hierarchy -top sat_reduce_and_A_SIGNED_0_A_WIDTH_9_Y_WIDTH_10; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_reduce_and_A_SIGNED_0_A_WIDTH_9_Y_WIDTH_10' -q -q 2>/dev/null || echo sat_reduce_and_A_SIGNED_0_A_WIDTH_9_Y_WIDTH_10 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_reduce_and_A_SIGNED_1_A_WIDTH_9_Y_WIDTH_10.v; hierarchy -top sat_reduce_and_A_SIGNED_1_A_WIDTH_9_Y_WIDTH_10; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_reduce_and_A_SIGNED_1_A_WIDTH_9_Y_WIDTH_10' -q -q 2>/dev/null || echo sat_reduce_and_A_SIGNED_1_A_WIDTH_9_Y_WIDTH_10 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_reduce_and_A_SIGNED_0_A_WIDTH_2_Y_WIDTH_3.v; hierarchy -top sat_reduce_and_A_SIGNED_0_A_WIDTH_2_Y_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_reduce_and_A_SIGNED_0_A_WIDTH_2_Y_WIDTH_3' -q -q 2>/dev/null || echo sat_reduce_and_A_SIGNED_0_A_WIDTH_2_Y_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_reduce_and_A_SIGNED_1_A_WIDTH_2_Y_WIDTH_3.v; hierarchy -top sat_reduce_and_A_SIGNED_1_A_WIDTH_2_Y_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_reduce_and_A_SIGNED_1_A_WIDTH_2_Y_WIDTH_3' -q -q 2>/dev/null || echo sat_reduce_and_A_SIGNED_1_A_WIDTH_2_Y_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_reduce_and_A_SIGNED_0_A_WIDTH_10_Y_WIDTH_9.v; hierarchy -top sat_reduce_and_A_SIGNED_0_A_WIDTH_10_Y_WIDTH_9; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_reduce_and_A_SIGNED_0_A_WIDTH_10_Y_WIDTH_9' -q -q 2>/dev/null || echo sat_reduce_and_A_SIGNED_0_A_WIDTH_10_Y_WIDTH_9 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_reduce_and_A_SIGNED_1_A_WIDTH_10_Y_WIDTH_9.v; hierarchy -top sat_reduce_and_A_SIGNED_1_A_WIDTH_10_Y_WIDTH_9; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_reduce_and_A_SIGNED_1_A_WIDTH_10_Y_WIDTH_9' -q -q 2>/dev/null || echo sat_reduce_and_A_SIGNED_1_A_WIDTH_10_Y_WIDTH_9 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_reduce_and_A_SIGNED_0_A_WIDTH_5_Y_WIDTH_4.v; hierarchy -top sat_reduce_and_A_SIGNED_0_A_WIDTH_5_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_reduce_and_A_SIGNED_0_A_WIDTH_5_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_reduce_and_A_SIGNED_0_A_WIDTH_5_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_reduce_and_A_SIGNED_1_A_WIDTH_5_Y_WIDTH_4.v; hierarchy -top sat_reduce_and_A_SIGNED_1_A_WIDTH_5_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_reduce_and_A_SIGNED_1_A_WIDTH_5_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_reduce_and_A_SIGNED_1_A_WIDTH_5_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_reduce_and_A_SIGNED_0_A_WIDTH_5_Y_WIDTH_4.v; hierarchy -top sat_reduce_and_A_SIGNED_0_A_WIDTH_5_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_reduce_and_A_SIGNED_0_A_WIDTH_5_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_reduce_and_A_SIGNED_0_A_WIDTH_5_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_reduce_and_A_SIGNED_1_A_WIDTH_5_Y_WIDTH_4.v; hierarchy -top sat_reduce_and_A_SIGNED_1_A_WIDTH_5_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_reduce_and_A_SIGNED_1_A_WIDTH_5_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_reduce_and_A_SIGNED_1_A_WIDTH_5_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_reduce_and_A_SIGNED_0_A_WIDTH_1_Y_WIDTH_4.v; hierarchy -top sat_reduce_and_A_SIGNED_0_A_WIDTH_1_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_reduce_and_A_SIGNED_0_A_WIDTH_1_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_reduce_and_A_SIGNED_0_A_WIDTH_1_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_reduce_and_A_SIGNED_1_A_WIDTH_1_Y_WIDTH_4.v; hierarchy -top sat_reduce_and_A_SIGNED_1_A_WIDTH_1_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_reduce_and_A_SIGNED_1_A_WIDTH_1_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_reduce_and_A_SIGNED_1_A_WIDTH_1_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_reduce_and_A_SIGNED_0_A_WIDTH_3_Y_WIDTH_10.v; hierarchy -top sat_reduce_and_A_SIGNED_0_A_WIDTH_3_Y_WIDTH_10; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_reduce_and_A_SIGNED_0_A_WIDTH_3_Y_WIDTH_10' -q -q 2>/dev/null || echo sat_reduce_and_A_SIGNED_0_A_WIDTH_3_Y_WIDTH_10 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_reduce_and_A_SIGNED_1_A_WIDTH_3_Y_WIDTH_10.v; hierarchy -top sat_reduce_and_A_SIGNED_1_A_WIDTH_3_Y_WIDTH_10; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_reduce_and_A_SIGNED_1_A_WIDTH_3_Y_WIDTH_10' -q -q 2>/dev/null || echo sat_reduce_and_A_SIGNED_1_A_WIDTH_3_Y_WIDTH_10 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_reduce_and_A_SIGNED_0_A_WIDTH_8_Y_WIDTH_2.v; hierarchy -top sat_reduce_and_A_SIGNED_0_A_WIDTH_8_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_reduce_and_A_SIGNED_0_A_WIDTH_8_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_reduce_and_A_SIGNED_0_A_WIDTH_8_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_reduce_and_A_SIGNED_1_A_WIDTH_8_Y_WIDTH_2.v; hierarchy -top sat_reduce_and_A_SIGNED_1_A_WIDTH_8_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_reduce_and_A_SIGNED_1_A_WIDTH_8_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_reduce_and_A_SIGNED_1_A_WIDTH_8_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_reduce_and_A_SIGNED_0_A_WIDTH_1_Y_WIDTH_8.v; hierarchy -top sat_reduce_and_A_SIGNED_0_A_WIDTH_1_Y_WIDTH_8; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_reduce_and_A_SIGNED_0_A_WIDTH_1_Y_WIDTH_8' -q -q 2>/dev/null || echo sat_reduce_and_A_SIGNED_0_A_WIDTH_1_Y_WIDTH_8 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_reduce_and_A_SIGNED_1_A_WIDTH_1_Y_WIDTH_8.v; hierarchy -top sat_reduce_and_A_SIGNED_1_A_WIDTH_1_Y_WIDTH_8; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_reduce_and_A_SIGNED_1_A_WIDTH_1_Y_WIDTH_8' -q -q 2>/dev/null || echo sat_reduce_and_A_SIGNED_1_A_WIDTH_1_Y_WIDTH_8 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_reduce_and_A_SIGNED_0_A_WIDTH_1_Y_WIDTH_4.v; hierarchy -top sat_reduce_and_A_SIGNED_0_A_WIDTH_1_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_reduce_and_A_SIGNED_0_A_WIDTH_1_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_reduce_and_A_SIGNED_0_A_WIDTH_1_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_reduce_and_A_SIGNED_1_A_WIDTH_1_Y_WIDTH_4.v; hierarchy -top sat_reduce_and_A_SIGNED_1_A_WIDTH_1_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_reduce_and_A_SIGNED_1_A_WIDTH_1_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_reduce_and_A_SIGNED_1_A_WIDTH_1_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_reduce_and_A_SIGNED_0_A_WIDTH_1_Y_WIDTH_10.v; hierarchy -top sat_reduce_and_A_SIGNED_0_A_WIDTH_1_Y_WIDTH_10; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_reduce_and_A_SIGNED_0_A_WIDTH_1_Y_WIDTH_10' -q -q 2>/dev/null || echo sat_reduce_and_A_SIGNED_0_A_WIDTH_1_Y_WIDTH_10 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_reduce_and_A_SIGNED_1_A_WIDTH_1_Y_WIDTH_10.v; hierarchy -top sat_reduce_and_A_SIGNED_1_A_WIDTH_1_Y_WIDTH_10; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_reduce_and_A_SIGNED_1_A_WIDTH_1_Y_WIDTH_10' -q -q 2>/dev/null || echo sat_reduce_and_A_SIGNED_1_A_WIDTH_1_Y_WIDTH_10 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_reduce_and_A_SIGNED_0_A_WIDTH_1_Y_WIDTH_4.v; hierarchy -top sat_reduce_and_A_SIGNED_0_A_WIDTH_1_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_reduce_and_A_SIGNED_0_A_WIDTH_1_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_reduce_and_A_SIGNED_0_A_WIDTH_1_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_reduce_and_A_SIGNED_1_A_WIDTH_1_Y_WIDTH_4.v; hierarchy -top sat_reduce_and_A_SIGNED_1_A_WIDTH_1_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_reduce_and_A_SIGNED_1_A_WIDTH_1_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_reduce_and_A_SIGNED_1_A_WIDTH_1_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_reduce_and_A_SIGNED_0_A_WIDTH_9_Y_WIDTH_5.v; hierarchy -top sat_reduce_and_A_SIGNED_0_A_WIDTH_9_Y_WIDTH_5; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_reduce_and_A_SIGNED_0_A_WIDTH_9_Y_WIDTH_5' -q -q 2>/dev/null || echo sat_reduce_and_A_SIGNED_0_A_WIDTH_9_Y_WIDTH_5 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_reduce_and_A_SIGNED_1_A_WIDTH_9_Y_WIDTH_5.v; hierarchy -top sat_reduce_and_A_SIGNED_1_A_WIDTH_9_Y_WIDTH_5; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_reduce_and_A_SIGNED_1_A_WIDTH_9_Y_WIDTH_5' -q -q 2>/dev/null || echo sat_reduce_and_A_SIGNED_1_A_WIDTH_9_Y_WIDTH_5 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_reduce_and_A_SIGNED_0_A_WIDTH_5_Y_WIDTH_9.v; hierarchy -top sat_reduce_and_A_SIGNED_0_A_WIDTH_5_Y_WIDTH_9; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_reduce_and_A_SIGNED_0_A_WIDTH_5_Y_WIDTH_9' -q -q 2>/dev/null || echo sat_reduce_and_A_SIGNED_0_A_WIDTH_5_Y_WIDTH_9 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_reduce_and_A_SIGNED_1_A_WIDTH_5_Y_WIDTH_9.v; hierarchy -top sat_reduce_and_A_SIGNED_1_A_WIDTH_5_Y_WIDTH_9; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_reduce_and_A_SIGNED_1_A_WIDTH_5_Y_WIDTH_9' -q -q 2>/dev/null || echo sat_reduce_and_A_SIGNED_1_A_WIDTH_5_Y_WIDTH_9 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_reduce_and_A_SIGNED_0_A_WIDTH_10_Y_WIDTH_10.v; hierarchy -top sat_reduce_and_A_SIGNED_0_A_WIDTH_10_Y_WIDTH_10; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_reduce_and_A_SIGNED_0_A_WIDTH_10_Y_WIDTH_10' -q -q 2>/dev/null || echo sat_reduce_and_A_SIGNED_0_A_WIDTH_10_Y_WIDTH_10 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_reduce_and_A_SIGNED_1_A_WIDTH_10_Y_WIDTH_10.v; hierarchy -top sat_reduce_and_A_SIGNED_1_A_WIDTH_10_Y_WIDTH_10; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_reduce_and_A_SIGNED_1_A_WIDTH_10_Y_WIDTH_10' -q -q 2>/dev/null || echo sat_reduce_and_A_SIGNED_1_A_WIDTH_10_Y_WIDTH_10 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_reduce_and_A_SIGNED_0_A_WIDTH_9_Y_WIDTH_7.v; hierarchy -top sat_reduce_and_A_SIGNED_0_A_WIDTH_9_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_reduce_and_A_SIGNED_0_A_WIDTH_9_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_reduce_and_A_SIGNED_0_A_WIDTH_9_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_reduce_and_A_SIGNED_1_A_WIDTH_9_Y_WIDTH_7.v; hierarchy -top sat_reduce_and_A_SIGNED_1_A_WIDTH_9_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_reduce_and_A_SIGNED_1_A_WIDTH_9_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_reduce_and_A_SIGNED_1_A_WIDTH_9_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_reduce_and_A_SIGNED_0_A_WIDTH_3_Y_WIDTH_6.v; hierarchy -top sat_reduce_and_A_SIGNED_0_A_WIDTH_3_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_reduce_and_A_SIGNED_0_A_WIDTH_3_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_reduce_and_A_SIGNED_0_A_WIDTH_3_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_reduce_and_A_SIGNED_1_A_WIDTH_3_Y_WIDTH_6.v; hierarchy -top sat_reduce_and_A_SIGNED_1_A_WIDTH_3_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_reduce_and_A_SIGNED_1_A_WIDTH_3_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_reduce_and_A_SIGNED_1_A_WIDTH_3_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_reduce_and_A_SIGNED_0_A_WIDTH_3_Y_WIDTH_4.v; hierarchy -top sat_reduce_and_A_SIGNED_0_A_WIDTH_3_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_reduce_and_A_SIGNED_0_A_WIDTH_3_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_reduce_and_A_SIGNED_0_A_WIDTH_3_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_reduce_and_A_SIGNED_1_A_WIDTH_3_Y_WIDTH_4.v; hierarchy -top sat_reduce_and_A_SIGNED_1_A_WIDTH_3_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_reduce_and_A_SIGNED_1_A_WIDTH_3_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_reduce_and_A_SIGNED_1_A_WIDTH_3_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_reduce_and_A_SIGNED_0_A_WIDTH_6_Y_WIDTH_1.v; hierarchy -top sat_reduce_and_A_SIGNED_0_A_WIDTH_6_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_reduce_and_A_SIGNED_0_A_WIDTH_6_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_reduce_and_A_SIGNED_0_A_WIDTH_6_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_reduce_and_A_SIGNED_1_A_WIDTH_6_Y_WIDTH_1.v; hierarchy -top sat_reduce_and_A_SIGNED_1_A_WIDTH_6_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_reduce_and_A_SIGNED_1_A_WIDTH_6_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_reduce_and_A_SIGNED_1_A_WIDTH_6_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_reduce_and_A_SIGNED_0_A_WIDTH_9_Y_WIDTH_2.v; hierarchy -top sat_reduce_and_A_SIGNED_0_A_WIDTH_9_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_reduce_and_A_SIGNED_0_A_WIDTH_9_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_reduce_and_A_SIGNED_0_A_WIDTH_9_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_reduce_and_A_SIGNED_1_A_WIDTH_9_Y_WIDTH_2.v; hierarchy -top sat_reduce_and_A_SIGNED_1_A_WIDTH_9_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_reduce_and_A_SIGNED_1_A_WIDTH_9_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_reduce_and_A_SIGNED_1_A_WIDTH_9_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_reduce_and_A_SIGNED_0_A_WIDTH_7_Y_WIDTH_3.v; hierarchy -top sat_reduce_and_A_SIGNED_0_A_WIDTH_7_Y_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_reduce_and_A_SIGNED_0_A_WIDTH_7_Y_WIDTH_3' -q -q 2>/dev/null || echo sat_reduce_and_A_SIGNED_0_A_WIDTH_7_Y_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_reduce_and_A_SIGNED_1_A_WIDTH_7_Y_WIDTH_3.v; hierarchy -top sat_reduce_and_A_SIGNED_1_A_WIDTH_7_Y_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_reduce_and_A_SIGNED_1_A_WIDTH_7_Y_WIDTH_3' -q -q 2>/dev/null || echo sat_reduce_and_A_SIGNED_1_A_WIDTH_7_Y_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_reduce_and_A_SIGNED_0_A_WIDTH_7_Y_WIDTH_9.v; hierarchy -top sat_reduce_and_A_SIGNED_0_A_WIDTH_7_Y_WIDTH_9; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_reduce_and_A_SIGNED_0_A_WIDTH_7_Y_WIDTH_9' -q -q 2>/dev/null || echo sat_reduce_and_A_SIGNED_0_A_WIDTH_7_Y_WIDTH_9 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_reduce_and_A_SIGNED_1_A_WIDTH_7_Y_WIDTH_9.v; hierarchy -top sat_reduce_and_A_SIGNED_1_A_WIDTH_7_Y_WIDTH_9; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_reduce_and_A_SIGNED_1_A_WIDTH_7_Y_WIDTH_9' -q -q 2>/dev/null || echo sat_reduce_and_A_SIGNED_1_A_WIDTH_7_Y_WIDTH_9 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_reduce_and_A_SIGNED_0_A_WIDTH_2_Y_WIDTH_4.v; hierarchy -top sat_reduce_and_A_SIGNED_0_A_WIDTH_2_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_reduce_and_A_SIGNED_0_A_WIDTH_2_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_reduce_and_A_SIGNED_0_A_WIDTH_2_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_reduce_and_A_SIGNED_1_A_WIDTH_2_Y_WIDTH_4.v; hierarchy -top sat_reduce_and_A_SIGNED_1_A_WIDTH_2_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_reduce_and_A_SIGNED_1_A_WIDTH_2_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_reduce_and_A_SIGNED_1_A_WIDTH_2_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_reduce_and_A_SIGNED_0_A_WIDTH_8_Y_WIDTH_6.v; hierarchy -top sat_reduce_and_A_SIGNED_0_A_WIDTH_8_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_reduce_and_A_SIGNED_0_A_WIDTH_8_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_reduce_and_A_SIGNED_0_A_WIDTH_8_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_reduce_and_A_SIGNED_1_A_WIDTH_8_Y_WIDTH_6.v; hierarchy -top sat_reduce_and_A_SIGNED_1_A_WIDTH_8_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_reduce_and_A_SIGNED_1_A_WIDTH_8_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_reduce_and_A_SIGNED_1_A_WIDTH_8_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_reduce_and_A_SIGNED_0_A_WIDTH_7_Y_WIDTH_5.v; hierarchy -top sat_reduce_and_A_SIGNED_0_A_WIDTH_7_Y_WIDTH_5; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_reduce_and_A_SIGNED_0_A_WIDTH_7_Y_WIDTH_5' -q -q 2>/dev/null || echo sat_reduce_and_A_SIGNED_0_A_WIDTH_7_Y_WIDTH_5 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_reduce_and_A_SIGNED_1_A_WIDTH_7_Y_WIDTH_5.v; hierarchy -top sat_reduce_and_A_SIGNED_1_A_WIDTH_7_Y_WIDTH_5; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_reduce_and_A_SIGNED_1_A_WIDTH_7_Y_WIDTH_5' -q -q 2>/dev/null || echo sat_reduce_and_A_SIGNED_1_A_WIDTH_7_Y_WIDTH_5 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_reduce_and_A_SIGNED_0_A_WIDTH_9_Y_WIDTH_4.v; hierarchy -top sat_reduce_and_A_SIGNED_0_A_WIDTH_9_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_reduce_and_A_SIGNED_0_A_WIDTH_9_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_reduce_and_A_SIGNED_0_A_WIDTH_9_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_reduce_and_A_SIGNED_1_A_WIDTH_9_Y_WIDTH_4.v; hierarchy -top sat_reduce_and_A_SIGNED_1_A_WIDTH_9_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_reduce_and_A_SIGNED_1_A_WIDTH_9_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_reduce_and_A_SIGNED_1_A_WIDTH_9_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_reduce_and_A_SIGNED_0_A_WIDTH_9_Y_WIDTH_6.v; hierarchy -top sat_reduce_and_A_SIGNED_0_A_WIDTH_9_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_reduce_and_A_SIGNED_0_A_WIDTH_9_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_reduce_and_A_SIGNED_0_A_WIDTH_9_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_reduce_and_A_SIGNED_1_A_WIDTH_9_Y_WIDTH_6.v; hierarchy -top sat_reduce_and_A_SIGNED_1_A_WIDTH_9_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_reduce_and_A_SIGNED_1_A_WIDTH_9_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_reduce_and_A_SIGNED_1_A_WIDTH_9_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_reduce_and_A_SIGNED_0_A_WIDTH_7_Y_WIDTH_2.v; hierarchy -top sat_reduce_and_A_SIGNED_0_A_WIDTH_7_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_reduce_and_A_SIGNED_0_A_WIDTH_7_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_reduce_and_A_SIGNED_0_A_WIDTH_7_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_reduce_and_A_SIGNED_1_A_WIDTH_7_Y_WIDTH_2.v; hierarchy -top sat_reduce_and_A_SIGNED_1_A_WIDTH_7_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_reduce_and_A_SIGNED_1_A_WIDTH_7_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_reduce_and_A_SIGNED_1_A_WIDTH_7_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_reduce_and_A_SIGNED_0_A_WIDTH_4_Y_WIDTH_10.v; hierarchy -top sat_reduce_and_A_SIGNED_0_A_WIDTH_4_Y_WIDTH_10; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_reduce_and_A_SIGNED_0_A_WIDTH_4_Y_WIDTH_10' -q -q 2>/dev/null || echo sat_reduce_and_A_SIGNED_0_A_WIDTH_4_Y_WIDTH_10 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_reduce_and_A_SIGNED_1_A_WIDTH_4_Y_WIDTH_10.v; hierarchy -top sat_reduce_and_A_SIGNED_1_A_WIDTH_4_Y_WIDTH_10; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_reduce_and_A_SIGNED_1_A_WIDTH_4_Y_WIDTH_10' -q -q 2>/dev/null || echo sat_reduce_and_A_SIGNED_1_A_WIDTH_4_Y_WIDTH_10 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_reduce_and_A_SIGNED_0_A_WIDTH_7_Y_WIDTH_8.v; hierarchy -top sat_reduce_and_A_SIGNED_0_A_WIDTH_7_Y_WIDTH_8; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_reduce_and_A_SIGNED_0_A_WIDTH_7_Y_WIDTH_8' -q -q 2>/dev/null || echo sat_reduce_and_A_SIGNED_0_A_WIDTH_7_Y_WIDTH_8 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_reduce_and_A_SIGNED_1_A_WIDTH_7_Y_WIDTH_8.v; hierarchy -top sat_reduce_and_A_SIGNED_1_A_WIDTH_7_Y_WIDTH_8; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_reduce_and_A_SIGNED_1_A_WIDTH_7_Y_WIDTH_8' -q -q 2>/dev/null || echo sat_reduce_and_A_SIGNED_1_A_WIDTH_7_Y_WIDTH_8 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_reduce_and_A_SIGNED_0_A_WIDTH_9_Y_WIDTH_5.v; hierarchy -top sat_reduce_and_A_SIGNED_0_A_WIDTH_9_Y_WIDTH_5; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_reduce_and_A_SIGNED_0_A_WIDTH_9_Y_WIDTH_5' -q -q 2>/dev/null || echo sat_reduce_and_A_SIGNED_0_A_WIDTH_9_Y_WIDTH_5 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_reduce_and_A_SIGNED_1_A_WIDTH_9_Y_WIDTH_5.v; hierarchy -top sat_reduce_and_A_SIGNED_1_A_WIDTH_9_Y_WIDTH_5; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_reduce_and_A_SIGNED_1_A_WIDTH_9_Y_WIDTH_5' -q -q 2>/dev/null || echo sat_reduce_and_A_SIGNED_1_A_WIDTH_9_Y_WIDTH_5 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_reduce_and_A_SIGNED_0_A_WIDTH_2_Y_WIDTH_2.v; hierarchy -top sat_reduce_and_A_SIGNED_0_A_WIDTH_2_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_reduce_and_A_SIGNED_0_A_WIDTH_2_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_reduce_and_A_SIGNED_0_A_WIDTH_2_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_reduce_and_A_SIGNED_1_A_WIDTH_2_Y_WIDTH_2.v; hierarchy -top sat_reduce_and_A_SIGNED_1_A_WIDTH_2_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_reduce_and_A_SIGNED_1_A_WIDTH_2_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_reduce_and_A_SIGNED_1_A_WIDTH_2_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_reduce_and_A_SIGNED_0_A_WIDTH_10_Y_WIDTH_6.v; hierarchy -top sat_reduce_and_A_SIGNED_0_A_WIDTH_10_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_reduce_and_A_SIGNED_0_A_WIDTH_10_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_reduce_and_A_SIGNED_0_A_WIDTH_10_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_reduce_and_A_SIGNED_1_A_WIDTH_10_Y_WIDTH_6.v; hierarchy -top sat_reduce_and_A_SIGNED_1_A_WIDTH_10_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_reduce_and_A_SIGNED_1_A_WIDTH_10_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_reduce_and_A_SIGNED_1_A_WIDTH_10_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_reduce_and_A_SIGNED_0_A_WIDTH_10_Y_WIDTH_1.v; hierarchy -top sat_reduce_and_A_SIGNED_0_A_WIDTH_10_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_reduce_and_A_SIGNED_0_A_WIDTH_10_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_reduce_and_A_SIGNED_0_A_WIDTH_10_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_reduce_and_A_SIGNED_1_A_WIDTH_10_Y_WIDTH_1.v; hierarchy -top sat_reduce_and_A_SIGNED_1_A_WIDTH_10_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_reduce_and_A_SIGNED_1_A_WIDTH_10_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_reduce_and_A_SIGNED_1_A_WIDTH_10_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_reduce_and_A_SIGNED_0_A_WIDTH_4_Y_WIDTH_3.v; hierarchy -top sat_reduce_and_A_SIGNED_0_A_WIDTH_4_Y_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_reduce_and_A_SIGNED_0_A_WIDTH_4_Y_WIDTH_3' -q -q 2>/dev/null || echo sat_reduce_and_A_SIGNED_0_A_WIDTH_4_Y_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_reduce_and_A_SIGNED_1_A_WIDTH_4_Y_WIDTH_3.v; hierarchy -top sat_reduce_and_A_SIGNED_1_A_WIDTH_4_Y_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_reduce_and_A_SIGNED_1_A_WIDTH_4_Y_WIDTH_3' -q -q 2>/dev/null || echo sat_reduce_and_A_SIGNED_1_A_WIDTH_4_Y_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_reduce_and_A_SIGNED_0_A_WIDTH_10_Y_WIDTH_7.v; hierarchy -top sat_reduce_and_A_SIGNED_0_A_WIDTH_10_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_reduce_and_A_SIGNED_0_A_WIDTH_10_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_reduce_and_A_SIGNED_0_A_WIDTH_10_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_reduce_and_A_SIGNED_1_A_WIDTH_10_Y_WIDTH_7.v; hierarchy -top sat_reduce_and_A_SIGNED_1_A_WIDTH_10_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_reduce_and_A_SIGNED_1_A_WIDTH_10_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_reduce_and_A_SIGNED_1_A_WIDTH_10_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_reduce_and_A_SIGNED_0_A_WIDTH_10_Y_WIDTH_2.v; hierarchy -top sat_reduce_and_A_SIGNED_0_A_WIDTH_10_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_reduce_and_A_SIGNED_0_A_WIDTH_10_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_reduce_and_A_SIGNED_0_A_WIDTH_10_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_reduce_and_A_SIGNED_1_A_WIDTH_10_Y_WIDTH_2.v; hierarchy -top sat_reduce_and_A_SIGNED_1_A_WIDTH_10_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_reduce_and_A_SIGNED_1_A_WIDTH_10_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_reduce_and_A_SIGNED_1_A_WIDTH_10_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_reduce_and_A_SIGNED_0_A_WIDTH_4_Y_WIDTH_8.v; hierarchy -top sat_reduce_and_A_SIGNED_0_A_WIDTH_4_Y_WIDTH_8; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_reduce_and_A_SIGNED_0_A_WIDTH_4_Y_WIDTH_8' -q -q 2>/dev/null || echo sat_reduce_and_A_SIGNED_0_A_WIDTH_4_Y_WIDTH_8 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_reduce_and_A_SIGNED_1_A_WIDTH_4_Y_WIDTH_8.v; hierarchy -top sat_reduce_and_A_SIGNED_1_A_WIDTH_4_Y_WIDTH_8; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_reduce_and_A_SIGNED_1_A_WIDTH_4_Y_WIDTH_8' -q -q 2>/dev/null || echo sat_reduce_and_A_SIGNED_1_A_WIDTH_4_Y_WIDTH_8 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_reduce_and_A_SIGNED_0_A_WIDTH_2_Y_WIDTH_1.v; hierarchy -top sat_reduce_and_A_SIGNED_0_A_WIDTH_2_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_reduce_and_A_SIGNED_0_A_WIDTH_2_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_reduce_and_A_SIGNED_0_A_WIDTH_2_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_reduce_and_A_SIGNED_1_A_WIDTH_2_Y_WIDTH_1.v; hierarchy -top sat_reduce_and_A_SIGNED_1_A_WIDTH_2_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_reduce_and_A_SIGNED_1_A_WIDTH_2_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_reduce_and_A_SIGNED_1_A_WIDTH_2_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_reduce_and_A_SIGNED_0_A_WIDTH_5_Y_WIDTH_10.v; hierarchy -top sat_reduce_and_A_SIGNED_0_A_WIDTH_5_Y_WIDTH_10; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_reduce_and_A_SIGNED_0_A_WIDTH_5_Y_WIDTH_10' -q -q 2>/dev/null || echo sat_reduce_and_A_SIGNED_0_A_WIDTH_5_Y_WIDTH_10 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_reduce_and_A_SIGNED_1_A_WIDTH_5_Y_WIDTH_10.v; hierarchy -top sat_reduce_and_A_SIGNED_1_A_WIDTH_5_Y_WIDTH_10; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_reduce_and_A_SIGNED_1_A_WIDTH_5_Y_WIDTH_10' -q -q 2>/dev/null || echo sat_reduce_and_A_SIGNED_1_A_WIDTH_5_Y_WIDTH_10 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_reduce_and_A_SIGNED_0_A_WIDTH_8_Y_WIDTH_10.v; hierarchy -top sat_reduce_and_A_SIGNED_0_A_WIDTH_8_Y_WIDTH_10; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_reduce_and_A_SIGNED_0_A_WIDTH_8_Y_WIDTH_10' -q -q 2>/dev/null || echo sat_reduce_and_A_SIGNED_0_A_WIDTH_8_Y_WIDTH_10 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_reduce_and_A_SIGNED_1_A_WIDTH_8_Y_WIDTH_10.v; hierarchy -top sat_reduce_and_A_SIGNED_1_A_WIDTH_8_Y_WIDTH_10; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_reduce_and_A_SIGNED_1_A_WIDTH_8_Y_WIDTH_10' -q -q 2>/dev/null || echo sat_reduce_and_A_SIGNED_1_A_WIDTH_8_Y_WIDTH_10 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_reduce_and_A_SIGNED_0_A_WIDTH_10_Y_WIDTH_8.v; hierarchy -top sat_reduce_and_A_SIGNED_0_A_WIDTH_10_Y_WIDTH_8; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_reduce_and_A_SIGNED_0_A_WIDTH_10_Y_WIDTH_8' -q -q 2>/dev/null || echo sat_reduce_and_A_SIGNED_0_A_WIDTH_10_Y_WIDTH_8 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_reduce_and_A_SIGNED_1_A_WIDTH_10_Y_WIDTH_8.v; hierarchy -top sat_reduce_and_A_SIGNED_1_A_WIDTH_10_Y_WIDTH_8; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_reduce_and_A_SIGNED_1_A_WIDTH_10_Y_WIDTH_8' -q -q 2>/dev/null || echo sat_reduce_and_A_SIGNED_1_A_WIDTH_10_Y_WIDTH_8 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_reduce_and_A_SIGNED_0_A_WIDTH_7_Y_WIDTH_2.v; hierarchy -top sat_reduce_and_A_SIGNED_0_A_WIDTH_7_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_reduce_and_A_SIGNED_0_A_WIDTH_7_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_reduce_and_A_SIGNED_0_A_WIDTH_7_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_reduce_and_A_SIGNED_1_A_WIDTH_7_Y_WIDTH_2.v; hierarchy -top sat_reduce_and_A_SIGNED_1_A_WIDTH_7_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_reduce_and_A_SIGNED_1_A_WIDTH_7_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_reduce_and_A_SIGNED_1_A_WIDTH_7_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_reduce_and_A_SIGNED_0_A_WIDTH_9_Y_WIDTH_6.v; hierarchy -top sat_reduce_and_A_SIGNED_0_A_WIDTH_9_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_reduce_and_A_SIGNED_0_A_WIDTH_9_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_reduce_and_A_SIGNED_0_A_WIDTH_9_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_reduce_and_A_SIGNED_1_A_WIDTH_9_Y_WIDTH_6.v; hierarchy -top sat_reduce_and_A_SIGNED_1_A_WIDTH_9_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_reduce_and_A_SIGNED_1_A_WIDTH_9_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_reduce_and_A_SIGNED_1_A_WIDTH_9_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_reduce_and_A_SIGNED_0_A_WIDTH_4_Y_WIDTH_3.v; hierarchy -top sat_reduce_and_A_SIGNED_0_A_WIDTH_4_Y_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_reduce_and_A_SIGNED_0_A_WIDTH_4_Y_WIDTH_3' -q -q 2>/dev/null || echo sat_reduce_and_A_SIGNED_0_A_WIDTH_4_Y_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_reduce_and_A_SIGNED_1_A_WIDTH_4_Y_WIDTH_3.v; hierarchy -top sat_reduce_and_A_SIGNED_1_A_WIDTH_4_Y_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_reduce_and_A_SIGNED_1_A_WIDTH_4_Y_WIDTH_3' -q -q 2>/dev/null || echo sat_reduce_and_A_SIGNED_1_A_WIDTH_4_Y_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_reduce_and_A_SIGNED_0_A_WIDTH_9_Y_WIDTH_8.v; hierarchy -top sat_reduce_and_A_SIGNED_0_A_WIDTH_9_Y_WIDTH_8; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_reduce_and_A_SIGNED_0_A_WIDTH_9_Y_WIDTH_8' -q -q 2>/dev/null || echo sat_reduce_and_A_SIGNED_0_A_WIDTH_9_Y_WIDTH_8 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_reduce_and_A_SIGNED_1_A_WIDTH_9_Y_WIDTH_8.v; hierarchy -top sat_reduce_and_A_SIGNED_1_A_WIDTH_9_Y_WIDTH_8; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_reduce_and_A_SIGNED_1_A_WIDTH_9_Y_WIDTH_8' -q -q 2>/dev/null || echo sat_reduce_and_A_SIGNED_1_A_WIDTH_9_Y_WIDTH_8 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_reduce_xor_A_SIGNED_0_A_WIDTH_1_Y_WIDTH_1.v; hierarchy -top sat_reduce_xor_A_SIGNED_0_A_WIDTH_1_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_reduce_xor_A_SIGNED_0_A_WIDTH_1_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_reduce_xor_A_SIGNED_0_A_WIDTH_1_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_reduce_xor_A_SIGNED_1_A_WIDTH_1_Y_WIDTH_1.v; hierarchy -top sat_reduce_xor_A_SIGNED_1_A_WIDTH_1_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_reduce_xor_A_SIGNED_1_A_WIDTH_1_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_reduce_xor_A_SIGNED_1_A_WIDTH_1_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_reduce_xor_A_SIGNED_0_A_WIDTH_3_Y_WIDTH_6.v; hierarchy -top sat_reduce_xor_A_SIGNED_0_A_WIDTH_3_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_reduce_xor_A_SIGNED_0_A_WIDTH_3_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_reduce_xor_A_SIGNED_0_A_WIDTH_3_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_reduce_xor_A_SIGNED_1_A_WIDTH_3_Y_WIDTH_6.v; hierarchy -top sat_reduce_xor_A_SIGNED_1_A_WIDTH_3_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_reduce_xor_A_SIGNED_1_A_WIDTH_3_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_reduce_xor_A_SIGNED_1_A_WIDTH_3_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_reduce_xor_A_SIGNED_0_A_WIDTH_6_Y_WIDTH_3.v; hierarchy -top sat_reduce_xor_A_SIGNED_0_A_WIDTH_6_Y_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_reduce_xor_A_SIGNED_0_A_WIDTH_6_Y_WIDTH_3' -q -q 2>/dev/null || echo sat_reduce_xor_A_SIGNED_0_A_WIDTH_6_Y_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_reduce_xor_A_SIGNED_1_A_WIDTH_6_Y_WIDTH_3.v; hierarchy -top sat_reduce_xor_A_SIGNED_1_A_WIDTH_6_Y_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_reduce_xor_A_SIGNED_1_A_WIDTH_6_Y_WIDTH_3' -q -q 2>/dev/null || echo sat_reduce_xor_A_SIGNED_1_A_WIDTH_6_Y_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_reduce_xor_A_SIGNED_0_A_WIDTH_6_Y_WIDTH_5.v; hierarchy -top sat_reduce_xor_A_SIGNED_0_A_WIDTH_6_Y_WIDTH_5; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_reduce_xor_A_SIGNED_0_A_WIDTH_6_Y_WIDTH_5' -q -q 2>/dev/null || echo sat_reduce_xor_A_SIGNED_0_A_WIDTH_6_Y_WIDTH_5 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_reduce_xor_A_SIGNED_1_A_WIDTH_6_Y_WIDTH_5.v; hierarchy -top sat_reduce_xor_A_SIGNED_1_A_WIDTH_6_Y_WIDTH_5; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_reduce_xor_A_SIGNED_1_A_WIDTH_6_Y_WIDTH_5' -q -q 2>/dev/null || echo sat_reduce_xor_A_SIGNED_1_A_WIDTH_6_Y_WIDTH_5 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_reduce_xor_A_SIGNED_0_A_WIDTH_10_Y_WIDTH_2.v; hierarchy -top sat_reduce_xor_A_SIGNED_0_A_WIDTH_10_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_reduce_xor_A_SIGNED_0_A_WIDTH_10_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_reduce_xor_A_SIGNED_0_A_WIDTH_10_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_reduce_xor_A_SIGNED_1_A_WIDTH_10_Y_WIDTH_2.v; hierarchy -top sat_reduce_xor_A_SIGNED_1_A_WIDTH_10_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_reduce_xor_A_SIGNED_1_A_WIDTH_10_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_reduce_xor_A_SIGNED_1_A_WIDTH_10_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_reduce_xor_A_SIGNED_0_A_WIDTH_1_Y_WIDTH_5.v; hierarchy -top sat_reduce_xor_A_SIGNED_0_A_WIDTH_1_Y_WIDTH_5; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_reduce_xor_A_SIGNED_0_A_WIDTH_1_Y_WIDTH_5' -q -q 2>/dev/null || echo sat_reduce_xor_A_SIGNED_0_A_WIDTH_1_Y_WIDTH_5 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_reduce_xor_A_SIGNED_1_A_WIDTH_1_Y_WIDTH_5.v; hierarchy -top sat_reduce_xor_A_SIGNED_1_A_WIDTH_1_Y_WIDTH_5; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_reduce_xor_A_SIGNED_1_A_WIDTH_1_Y_WIDTH_5' -q -q 2>/dev/null || echo sat_reduce_xor_A_SIGNED_1_A_WIDTH_1_Y_WIDTH_5 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_reduce_xor_A_SIGNED_0_A_WIDTH_8_Y_WIDTH_1.v; hierarchy -top sat_reduce_xor_A_SIGNED_0_A_WIDTH_8_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_reduce_xor_A_SIGNED_0_A_WIDTH_8_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_reduce_xor_A_SIGNED_0_A_WIDTH_8_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_reduce_xor_A_SIGNED_1_A_WIDTH_8_Y_WIDTH_1.v; hierarchy -top sat_reduce_xor_A_SIGNED_1_A_WIDTH_8_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_reduce_xor_A_SIGNED_1_A_WIDTH_8_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_reduce_xor_A_SIGNED_1_A_WIDTH_8_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_reduce_xor_A_SIGNED_0_A_WIDTH_9_Y_WIDTH_10.v; hierarchy -top sat_reduce_xor_A_SIGNED_0_A_WIDTH_9_Y_WIDTH_10; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_reduce_xor_A_SIGNED_0_A_WIDTH_9_Y_WIDTH_10' -q -q 2>/dev/null || echo sat_reduce_xor_A_SIGNED_0_A_WIDTH_9_Y_WIDTH_10 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_reduce_xor_A_SIGNED_1_A_WIDTH_9_Y_WIDTH_10.v; hierarchy -top sat_reduce_xor_A_SIGNED_1_A_WIDTH_9_Y_WIDTH_10; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_reduce_xor_A_SIGNED_1_A_WIDTH_9_Y_WIDTH_10' -q -q 2>/dev/null || echo sat_reduce_xor_A_SIGNED_1_A_WIDTH_9_Y_WIDTH_10 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_reduce_xor_A_SIGNED_0_A_WIDTH_2_Y_WIDTH_3.v; hierarchy -top sat_reduce_xor_A_SIGNED_0_A_WIDTH_2_Y_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_reduce_xor_A_SIGNED_0_A_WIDTH_2_Y_WIDTH_3' -q -q 2>/dev/null || echo sat_reduce_xor_A_SIGNED_0_A_WIDTH_2_Y_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_reduce_xor_A_SIGNED_1_A_WIDTH_2_Y_WIDTH_3.v; hierarchy -top sat_reduce_xor_A_SIGNED_1_A_WIDTH_2_Y_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_reduce_xor_A_SIGNED_1_A_WIDTH_2_Y_WIDTH_3' -q -q 2>/dev/null || echo sat_reduce_xor_A_SIGNED_1_A_WIDTH_2_Y_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_reduce_xor_A_SIGNED_0_A_WIDTH_10_Y_WIDTH_9.v; hierarchy -top sat_reduce_xor_A_SIGNED_0_A_WIDTH_10_Y_WIDTH_9; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_reduce_xor_A_SIGNED_0_A_WIDTH_10_Y_WIDTH_9' -q -q 2>/dev/null || echo sat_reduce_xor_A_SIGNED_0_A_WIDTH_10_Y_WIDTH_9 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_reduce_xor_A_SIGNED_1_A_WIDTH_10_Y_WIDTH_9.v; hierarchy -top sat_reduce_xor_A_SIGNED_1_A_WIDTH_10_Y_WIDTH_9; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_reduce_xor_A_SIGNED_1_A_WIDTH_10_Y_WIDTH_9' -q -q 2>/dev/null || echo sat_reduce_xor_A_SIGNED_1_A_WIDTH_10_Y_WIDTH_9 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_reduce_xor_A_SIGNED_0_A_WIDTH_5_Y_WIDTH_4.v; hierarchy -top sat_reduce_xor_A_SIGNED_0_A_WIDTH_5_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_reduce_xor_A_SIGNED_0_A_WIDTH_5_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_reduce_xor_A_SIGNED_0_A_WIDTH_5_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_reduce_xor_A_SIGNED_1_A_WIDTH_5_Y_WIDTH_4.v; hierarchy -top sat_reduce_xor_A_SIGNED_1_A_WIDTH_5_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_reduce_xor_A_SIGNED_1_A_WIDTH_5_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_reduce_xor_A_SIGNED_1_A_WIDTH_5_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_reduce_xor_A_SIGNED_0_A_WIDTH_5_Y_WIDTH_4.v; hierarchy -top sat_reduce_xor_A_SIGNED_0_A_WIDTH_5_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_reduce_xor_A_SIGNED_0_A_WIDTH_5_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_reduce_xor_A_SIGNED_0_A_WIDTH_5_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_reduce_xor_A_SIGNED_1_A_WIDTH_5_Y_WIDTH_4.v; hierarchy -top sat_reduce_xor_A_SIGNED_1_A_WIDTH_5_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_reduce_xor_A_SIGNED_1_A_WIDTH_5_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_reduce_xor_A_SIGNED_1_A_WIDTH_5_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_reduce_xor_A_SIGNED_0_A_WIDTH_1_Y_WIDTH_4.v; hierarchy -top sat_reduce_xor_A_SIGNED_0_A_WIDTH_1_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_reduce_xor_A_SIGNED_0_A_WIDTH_1_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_reduce_xor_A_SIGNED_0_A_WIDTH_1_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_reduce_xor_A_SIGNED_1_A_WIDTH_1_Y_WIDTH_4.v; hierarchy -top sat_reduce_xor_A_SIGNED_1_A_WIDTH_1_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_reduce_xor_A_SIGNED_1_A_WIDTH_1_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_reduce_xor_A_SIGNED_1_A_WIDTH_1_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_reduce_xor_A_SIGNED_0_A_WIDTH_3_Y_WIDTH_10.v; hierarchy -top sat_reduce_xor_A_SIGNED_0_A_WIDTH_3_Y_WIDTH_10; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_reduce_xor_A_SIGNED_0_A_WIDTH_3_Y_WIDTH_10' -q -q 2>/dev/null || echo sat_reduce_xor_A_SIGNED_0_A_WIDTH_3_Y_WIDTH_10 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_reduce_xor_A_SIGNED_1_A_WIDTH_3_Y_WIDTH_10.v; hierarchy -top sat_reduce_xor_A_SIGNED_1_A_WIDTH_3_Y_WIDTH_10; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_reduce_xor_A_SIGNED_1_A_WIDTH_3_Y_WIDTH_10' -q -q 2>/dev/null || echo sat_reduce_xor_A_SIGNED_1_A_WIDTH_3_Y_WIDTH_10 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_reduce_xor_A_SIGNED_0_A_WIDTH_8_Y_WIDTH_2.v; hierarchy -top sat_reduce_xor_A_SIGNED_0_A_WIDTH_8_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_reduce_xor_A_SIGNED_0_A_WIDTH_8_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_reduce_xor_A_SIGNED_0_A_WIDTH_8_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_reduce_xor_A_SIGNED_1_A_WIDTH_8_Y_WIDTH_2.v; hierarchy -top sat_reduce_xor_A_SIGNED_1_A_WIDTH_8_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_reduce_xor_A_SIGNED_1_A_WIDTH_8_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_reduce_xor_A_SIGNED_1_A_WIDTH_8_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_reduce_xor_A_SIGNED_0_A_WIDTH_1_Y_WIDTH_8.v; hierarchy -top sat_reduce_xor_A_SIGNED_0_A_WIDTH_1_Y_WIDTH_8; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_reduce_xor_A_SIGNED_0_A_WIDTH_1_Y_WIDTH_8' -q -q 2>/dev/null || echo sat_reduce_xor_A_SIGNED_0_A_WIDTH_1_Y_WIDTH_8 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_reduce_xor_A_SIGNED_1_A_WIDTH_1_Y_WIDTH_8.v; hierarchy -top sat_reduce_xor_A_SIGNED_1_A_WIDTH_1_Y_WIDTH_8; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_reduce_xor_A_SIGNED_1_A_WIDTH_1_Y_WIDTH_8' -q -q 2>/dev/null || echo sat_reduce_xor_A_SIGNED_1_A_WIDTH_1_Y_WIDTH_8 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_reduce_xor_A_SIGNED_0_A_WIDTH_1_Y_WIDTH_4.v; hierarchy -top sat_reduce_xor_A_SIGNED_0_A_WIDTH_1_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_reduce_xor_A_SIGNED_0_A_WIDTH_1_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_reduce_xor_A_SIGNED_0_A_WIDTH_1_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_reduce_xor_A_SIGNED_1_A_WIDTH_1_Y_WIDTH_4.v; hierarchy -top sat_reduce_xor_A_SIGNED_1_A_WIDTH_1_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_reduce_xor_A_SIGNED_1_A_WIDTH_1_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_reduce_xor_A_SIGNED_1_A_WIDTH_1_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_reduce_xor_A_SIGNED_0_A_WIDTH_1_Y_WIDTH_10.v; hierarchy -top sat_reduce_xor_A_SIGNED_0_A_WIDTH_1_Y_WIDTH_10; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_reduce_xor_A_SIGNED_0_A_WIDTH_1_Y_WIDTH_10' -q -q 2>/dev/null || echo sat_reduce_xor_A_SIGNED_0_A_WIDTH_1_Y_WIDTH_10 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_reduce_xor_A_SIGNED_1_A_WIDTH_1_Y_WIDTH_10.v; hierarchy -top sat_reduce_xor_A_SIGNED_1_A_WIDTH_1_Y_WIDTH_10; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_reduce_xor_A_SIGNED_1_A_WIDTH_1_Y_WIDTH_10' -q -q 2>/dev/null || echo sat_reduce_xor_A_SIGNED_1_A_WIDTH_1_Y_WIDTH_10 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_reduce_xor_A_SIGNED_0_A_WIDTH_1_Y_WIDTH_4.v; hierarchy -top sat_reduce_xor_A_SIGNED_0_A_WIDTH_1_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_reduce_xor_A_SIGNED_0_A_WIDTH_1_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_reduce_xor_A_SIGNED_0_A_WIDTH_1_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_reduce_xor_A_SIGNED_1_A_WIDTH_1_Y_WIDTH_4.v; hierarchy -top sat_reduce_xor_A_SIGNED_1_A_WIDTH_1_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_reduce_xor_A_SIGNED_1_A_WIDTH_1_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_reduce_xor_A_SIGNED_1_A_WIDTH_1_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_reduce_xor_A_SIGNED_0_A_WIDTH_9_Y_WIDTH_5.v; hierarchy -top sat_reduce_xor_A_SIGNED_0_A_WIDTH_9_Y_WIDTH_5; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_reduce_xor_A_SIGNED_0_A_WIDTH_9_Y_WIDTH_5' -q -q 2>/dev/null || echo sat_reduce_xor_A_SIGNED_0_A_WIDTH_9_Y_WIDTH_5 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_reduce_xor_A_SIGNED_1_A_WIDTH_9_Y_WIDTH_5.v; hierarchy -top sat_reduce_xor_A_SIGNED_1_A_WIDTH_9_Y_WIDTH_5; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_reduce_xor_A_SIGNED_1_A_WIDTH_9_Y_WIDTH_5' -q -q 2>/dev/null || echo sat_reduce_xor_A_SIGNED_1_A_WIDTH_9_Y_WIDTH_5 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_reduce_xor_A_SIGNED_0_A_WIDTH_5_Y_WIDTH_9.v; hierarchy -top sat_reduce_xor_A_SIGNED_0_A_WIDTH_5_Y_WIDTH_9; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_reduce_xor_A_SIGNED_0_A_WIDTH_5_Y_WIDTH_9' -q -q 2>/dev/null || echo sat_reduce_xor_A_SIGNED_0_A_WIDTH_5_Y_WIDTH_9 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_reduce_xor_A_SIGNED_1_A_WIDTH_5_Y_WIDTH_9.v; hierarchy -top sat_reduce_xor_A_SIGNED_1_A_WIDTH_5_Y_WIDTH_9; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_reduce_xor_A_SIGNED_1_A_WIDTH_5_Y_WIDTH_9' -q -q 2>/dev/null || echo sat_reduce_xor_A_SIGNED_1_A_WIDTH_5_Y_WIDTH_9 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_reduce_xor_A_SIGNED_0_A_WIDTH_10_Y_WIDTH_10.v; hierarchy -top sat_reduce_xor_A_SIGNED_0_A_WIDTH_10_Y_WIDTH_10; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_reduce_xor_A_SIGNED_0_A_WIDTH_10_Y_WIDTH_10' -q -q 2>/dev/null || echo sat_reduce_xor_A_SIGNED_0_A_WIDTH_10_Y_WIDTH_10 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_reduce_xor_A_SIGNED_1_A_WIDTH_10_Y_WIDTH_10.v; hierarchy -top sat_reduce_xor_A_SIGNED_1_A_WIDTH_10_Y_WIDTH_10; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_reduce_xor_A_SIGNED_1_A_WIDTH_10_Y_WIDTH_10' -q -q 2>/dev/null || echo sat_reduce_xor_A_SIGNED_1_A_WIDTH_10_Y_WIDTH_10 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_reduce_xor_A_SIGNED_0_A_WIDTH_9_Y_WIDTH_7.v; hierarchy -top sat_reduce_xor_A_SIGNED_0_A_WIDTH_9_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_reduce_xor_A_SIGNED_0_A_WIDTH_9_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_reduce_xor_A_SIGNED_0_A_WIDTH_9_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_reduce_xor_A_SIGNED_1_A_WIDTH_9_Y_WIDTH_7.v; hierarchy -top sat_reduce_xor_A_SIGNED_1_A_WIDTH_9_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_reduce_xor_A_SIGNED_1_A_WIDTH_9_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_reduce_xor_A_SIGNED_1_A_WIDTH_9_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_reduce_xor_A_SIGNED_0_A_WIDTH_3_Y_WIDTH_6.v; hierarchy -top sat_reduce_xor_A_SIGNED_0_A_WIDTH_3_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_reduce_xor_A_SIGNED_0_A_WIDTH_3_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_reduce_xor_A_SIGNED_0_A_WIDTH_3_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_reduce_xor_A_SIGNED_1_A_WIDTH_3_Y_WIDTH_6.v; hierarchy -top sat_reduce_xor_A_SIGNED_1_A_WIDTH_3_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_reduce_xor_A_SIGNED_1_A_WIDTH_3_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_reduce_xor_A_SIGNED_1_A_WIDTH_3_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_reduce_xor_A_SIGNED_0_A_WIDTH_3_Y_WIDTH_4.v; hierarchy -top sat_reduce_xor_A_SIGNED_0_A_WIDTH_3_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_reduce_xor_A_SIGNED_0_A_WIDTH_3_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_reduce_xor_A_SIGNED_0_A_WIDTH_3_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_reduce_xor_A_SIGNED_1_A_WIDTH_3_Y_WIDTH_4.v; hierarchy -top sat_reduce_xor_A_SIGNED_1_A_WIDTH_3_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_reduce_xor_A_SIGNED_1_A_WIDTH_3_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_reduce_xor_A_SIGNED_1_A_WIDTH_3_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_reduce_xor_A_SIGNED_0_A_WIDTH_6_Y_WIDTH_1.v; hierarchy -top sat_reduce_xor_A_SIGNED_0_A_WIDTH_6_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_reduce_xor_A_SIGNED_0_A_WIDTH_6_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_reduce_xor_A_SIGNED_0_A_WIDTH_6_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_reduce_xor_A_SIGNED_1_A_WIDTH_6_Y_WIDTH_1.v; hierarchy -top sat_reduce_xor_A_SIGNED_1_A_WIDTH_6_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_reduce_xor_A_SIGNED_1_A_WIDTH_6_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_reduce_xor_A_SIGNED_1_A_WIDTH_6_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_reduce_xor_A_SIGNED_0_A_WIDTH_9_Y_WIDTH_2.v; hierarchy -top sat_reduce_xor_A_SIGNED_0_A_WIDTH_9_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_reduce_xor_A_SIGNED_0_A_WIDTH_9_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_reduce_xor_A_SIGNED_0_A_WIDTH_9_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_reduce_xor_A_SIGNED_1_A_WIDTH_9_Y_WIDTH_2.v; hierarchy -top sat_reduce_xor_A_SIGNED_1_A_WIDTH_9_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_reduce_xor_A_SIGNED_1_A_WIDTH_9_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_reduce_xor_A_SIGNED_1_A_WIDTH_9_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_reduce_xor_A_SIGNED_0_A_WIDTH_7_Y_WIDTH_3.v; hierarchy -top sat_reduce_xor_A_SIGNED_0_A_WIDTH_7_Y_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_reduce_xor_A_SIGNED_0_A_WIDTH_7_Y_WIDTH_3' -q -q 2>/dev/null || echo sat_reduce_xor_A_SIGNED_0_A_WIDTH_7_Y_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_reduce_xor_A_SIGNED_1_A_WIDTH_7_Y_WIDTH_3.v; hierarchy -top sat_reduce_xor_A_SIGNED_1_A_WIDTH_7_Y_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_reduce_xor_A_SIGNED_1_A_WIDTH_7_Y_WIDTH_3' -q -q 2>/dev/null || echo sat_reduce_xor_A_SIGNED_1_A_WIDTH_7_Y_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_reduce_xor_A_SIGNED_0_A_WIDTH_7_Y_WIDTH_9.v; hierarchy -top sat_reduce_xor_A_SIGNED_0_A_WIDTH_7_Y_WIDTH_9; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_reduce_xor_A_SIGNED_0_A_WIDTH_7_Y_WIDTH_9' -q -q 2>/dev/null || echo sat_reduce_xor_A_SIGNED_0_A_WIDTH_7_Y_WIDTH_9 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_reduce_xor_A_SIGNED_1_A_WIDTH_7_Y_WIDTH_9.v; hierarchy -top sat_reduce_xor_A_SIGNED_1_A_WIDTH_7_Y_WIDTH_9; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_reduce_xor_A_SIGNED_1_A_WIDTH_7_Y_WIDTH_9' -q -q 2>/dev/null || echo sat_reduce_xor_A_SIGNED_1_A_WIDTH_7_Y_WIDTH_9 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_reduce_xor_A_SIGNED_0_A_WIDTH_2_Y_WIDTH_4.v; hierarchy -top sat_reduce_xor_A_SIGNED_0_A_WIDTH_2_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_reduce_xor_A_SIGNED_0_A_WIDTH_2_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_reduce_xor_A_SIGNED_0_A_WIDTH_2_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_reduce_xor_A_SIGNED_1_A_WIDTH_2_Y_WIDTH_4.v; hierarchy -top sat_reduce_xor_A_SIGNED_1_A_WIDTH_2_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_reduce_xor_A_SIGNED_1_A_WIDTH_2_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_reduce_xor_A_SIGNED_1_A_WIDTH_2_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_reduce_xor_A_SIGNED_0_A_WIDTH_8_Y_WIDTH_6.v; hierarchy -top sat_reduce_xor_A_SIGNED_0_A_WIDTH_8_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_reduce_xor_A_SIGNED_0_A_WIDTH_8_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_reduce_xor_A_SIGNED_0_A_WIDTH_8_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_reduce_xor_A_SIGNED_1_A_WIDTH_8_Y_WIDTH_6.v; hierarchy -top sat_reduce_xor_A_SIGNED_1_A_WIDTH_8_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_reduce_xor_A_SIGNED_1_A_WIDTH_8_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_reduce_xor_A_SIGNED_1_A_WIDTH_8_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_reduce_xor_A_SIGNED_0_A_WIDTH_7_Y_WIDTH_5.v; hierarchy -top sat_reduce_xor_A_SIGNED_0_A_WIDTH_7_Y_WIDTH_5; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_reduce_xor_A_SIGNED_0_A_WIDTH_7_Y_WIDTH_5' -q -q 2>/dev/null || echo sat_reduce_xor_A_SIGNED_0_A_WIDTH_7_Y_WIDTH_5 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_reduce_xor_A_SIGNED_1_A_WIDTH_7_Y_WIDTH_5.v; hierarchy -top sat_reduce_xor_A_SIGNED_1_A_WIDTH_7_Y_WIDTH_5; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_reduce_xor_A_SIGNED_1_A_WIDTH_7_Y_WIDTH_5' -q -q 2>/dev/null || echo sat_reduce_xor_A_SIGNED_1_A_WIDTH_7_Y_WIDTH_5 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_reduce_xor_A_SIGNED_0_A_WIDTH_9_Y_WIDTH_4.v; hierarchy -top sat_reduce_xor_A_SIGNED_0_A_WIDTH_9_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_reduce_xor_A_SIGNED_0_A_WIDTH_9_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_reduce_xor_A_SIGNED_0_A_WIDTH_9_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_reduce_xor_A_SIGNED_1_A_WIDTH_9_Y_WIDTH_4.v; hierarchy -top sat_reduce_xor_A_SIGNED_1_A_WIDTH_9_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_reduce_xor_A_SIGNED_1_A_WIDTH_9_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_reduce_xor_A_SIGNED_1_A_WIDTH_9_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_reduce_xor_A_SIGNED_0_A_WIDTH_9_Y_WIDTH_6.v; hierarchy -top sat_reduce_xor_A_SIGNED_0_A_WIDTH_9_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_reduce_xor_A_SIGNED_0_A_WIDTH_9_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_reduce_xor_A_SIGNED_0_A_WIDTH_9_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_reduce_xor_A_SIGNED_1_A_WIDTH_9_Y_WIDTH_6.v; hierarchy -top sat_reduce_xor_A_SIGNED_1_A_WIDTH_9_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_reduce_xor_A_SIGNED_1_A_WIDTH_9_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_reduce_xor_A_SIGNED_1_A_WIDTH_9_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_reduce_xor_A_SIGNED_0_A_WIDTH_7_Y_WIDTH_2.v; hierarchy -top sat_reduce_xor_A_SIGNED_0_A_WIDTH_7_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_reduce_xor_A_SIGNED_0_A_WIDTH_7_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_reduce_xor_A_SIGNED_0_A_WIDTH_7_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_reduce_xor_A_SIGNED_1_A_WIDTH_7_Y_WIDTH_2.v; hierarchy -top sat_reduce_xor_A_SIGNED_1_A_WIDTH_7_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_reduce_xor_A_SIGNED_1_A_WIDTH_7_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_reduce_xor_A_SIGNED_1_A_WIDTH_7_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_reduce_xor_A_SIGNED_0_A_WIDTH_4_Y_WIDTH_10.v; hierarchy -top sat_reduce_xor_A_SIGNED_0_A_WIDTH_4_Y_WIDTH_10; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_reduce_xor_A_SIGNED_0_A_WIDTH_4_Y_WIDTH_10' -q -q 2>/dev/null || echo sat_reduce_xor_A_SIGNED_0_A_WIDTH_4_Y_WIDTH_10 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_reduce_xor_A_SIGNED_1_A_WIDTH_4_Y_WIDTH_10.v; hierarchy -top sat_reduce_xor_A_SIGNED_1_A_WIDTH_4_Y_WIDTH_10; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_reduce_xor_A_SIGNED_1_A_WIDTH_4_Y_WIDTH_10' -q -q 2>/dev/null || echo sat_reduce_xor_A_SIGNED_1_A_WIDTH_4_Y_WIDTH_10 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_reduce_xor_A_SIGNED_0_A_WIDTH_7_Y_WIDTH_8.v; hierarchy -top sat_reduce_xor_A_SIGNED_0_A_WIDTH_7_Y_WIDTH_8; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_reduce_xor_A_SIGNED_0_A_WIDTH_7_Y_WIDTH_8' -q -q 2>/dev/null || echo sat_reduce_xor_A_SIGNED_0_A_WIDTH_7_Y_WIDTH_8 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_reduce_xor_A_SIGNED_1_A_WIDTH_7_Y_WIDTH_8.v; hierarchy -top sat_reduce_xor_A_SIGNED_1_A_WIDTH_7_Y_WIDTH_8; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_reduce_xor_A_SIGNED_1_A_WIDTH_7_Y_WIDTH_8' -q -q 2>/dev/null || echo sat_reduce_xor_A_SIGNED_1_A_WIDTH_7_Y_WIDTH_8 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_reduce_xor_A_SIGNED_0_A_WIDTH_9_Y_WIDTH_5.v; hierarchy -top sat_reduce_xor_A_SIGNED_0_A_WIDTH_9_Y_WIDTH_5; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_reduce_xor_A_SIGNED_0_A_WIDTH_9_Y_WIDTH_5' -q -q 2>/dev/null || echo sat_reduce_xor_A_SIGNED_0_A_WIDTH_9_Y_WIDTH_5 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_reduce_xor_A_SIGNED_1_A_WIDTH_9_Y_WIDTH_5.v; hierarchy -top sat_reduce_xor_A_SIGNED_1_A_WIDTH_9_Y_WIDTH_5; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_reduce_xor_A_SIGNED_1_A_WIDTH_9_Y_WIDTH_5' -q -q 2>/dev/null || echo sat_reduce_xor_A_SIGNED_1_A_WIDTH_9_Y_WIDTH_5 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_reduce_xor_A_SIGNED_0_A_WIDTH_2_Y_WIDTH_2.v; hierarchy -top sat_reduce_xor_A_SIGNED_0_A_WIDTH_2_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_reduce_xor_A_SIGNED_0_A_WIDTH_2_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_reduce_xor_A_SIGNED_0_A_WIDTH_2_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_reduce_xor_A_SIGNED_1_A_WIDTH_2_Y_WIDTH_2.v; hierarchy -top sat_reduce_xor_A_SIGNED_1_A_WIDTH_2_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_reduce_xor_A_SIGNED_1_A_WIDTH_2_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_reduce_xor_A_SIGNED_1_A_WIDTH_2_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_reduce_xor_A_SIGNED_0_A_WIDTH_10_Y_WIDTH_6.v; hierarchy -top sat_reduce_xor_A_SIGNED_0_A_WIDTH_10_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_reduce_xor_A_SIGNED_0_A_WIDTH_10_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_reduce_xor_A_SIGNED_0_A_WIDTH_10_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_reduce_xor_A_SIGNED_1_A_WIDTH_10_Y_WIDTH_6.v; hierarchy -top sat_reduce_xor_A_SIGNED_1_A_WIDTH_10_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_reduce_xor_A_SIGNED_1_A_WIDTH_10_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_reduce_xor_A_SIGNED_1_A_WIDTH_10_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_reduce_xor_A_SIGNED_0_A_WIDTH_10_Y_WIDTH_1.v; hierarchy -top sat_reduce_xor_A_SIGNED_0_A_WIDTH_10_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_reduce_xor_A_SIGNED_0_A_WIDTH_10_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_reduce_xor_A_SIGNED_0_A_WIDTH_10_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_reduce_xor_A_SIGNED_1_A_WIDTH_10_Y_WIDTH_1.v; hierarchy -top sat_reduce_xor_A_SIGNED_1_A_WIDTH_10_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_reduce_xor_A_SIGNED_1_A_WIDTH_10_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_reduce_xor_A_SIGNED_1_A_WIDTH_10_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_reduce_xor_A_SIGNED_0_A_WIDTH_4_Y_WIDTH_3.v; hierarchy -top sat_reduce_xor_A_SIGNED_0_A_WIDTH_4_Y_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_reduce_xor_A_SIGNED_0_A_WIDTH_4_Y_WIDTH_3' -q -q 2>/dev/null || echo sat_reduce_xor_A_SIGNED_0_A_WIDTH_4_Y_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_reduce_xor_A_SIGNED_1_A_WIDTH_4_Y_WIDTH_3.v; hierarchy -top sat_reduce_xor_A_SIGNED_1_A_WIDTH_4_Y_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_reduce_xor_A_SIGNED_1_A_WIDTH_4_Y_WIDTH_3' -q -q 2>/dev/null || echo sat_reduce_xor_A_SIGNED_1_A_WIDTH_4_Y_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_reduce_xor_A_SIGNED_0_A_WIDTH_10_Y_WIDTH_7.v; hierarchy -top sat_reduce_xor_A_SIGNED_0_A_WIDTH_10_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_reduce_xor_A_SIGNED_0_A_WIDTH_10_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_reduce_xor_A_SIGNED_0_A_WIDTH_10_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_reduce_xor_A_SIGNED_1_A_WIDTH_10_Y_WIDTH_7.v; hierarchy -top sat_reduce_xor_A_SIGNED_1_A_WIDTH_10_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_reduce_xor_A_SIGNED_1_A_WIDTH_10_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_reduce_xor_A_SIGNED_1_A_WIDTH_10_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_reduce_xor_A_SIGNED_0_A_WIDTH_10_Y_WIDTH_2.v; hierarchy -top sat_reduce_xor_A_SIGNED_0_A_WIDTH_10_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_reduce_xor_A_SIGNED_0_A_WIDTH_10_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_reduce_xor_A_SIGNED_0_A_WIDTH_10_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_reduce_xor_A_SIGNED_1_A_WIDTH_10_Y_WIDTH_2.v; hierarchy -top sat_reduce_xor_A_SIGNED_1_A_WIDTH_10_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_reduce_xor_A_SIGNED_1_A_WIDTH_10_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_reduce_xor_A_SIGNED_1_A_WIDTH_10_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_reduce_xor_A_SIGNED_0_A_WIDTH_4_Y_WIDTH_8.v; hierarchy -top sat_reduce_xor_A_SIGNED_0_A_WIDTH_4_Y_WIDTH_8; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_reduce_xor_A_SIGNED_0_A_WIDTH_4_Y_WIDTH_8' -q -q 2>/dev/null || echo sat_reduce_xor_A_SIGNED_0_A_WIDTH_4_Y_WIDTH_8 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_reduce_xor_A_SIGNED_1_A_WIDTH_4_Y_WIDTH_8.v; hierarchy -top sat_reduce_xor_A_SIGNED_1_A_WIDTH_4_Y_WIDTH_8; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_reduce_xor_A_SIGNED_1_A_WIDTH_4_Y_WIDTH_8' -q -q 2>/dev/null || echo sat_reduce_xor_A_SIGNED_1_A_WIDTH_4_Y_WIDTH_8 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_reduce_xor_A_SIGNED_0_A_WIDTH_2_Y_WIDTH_1.v; hierarchy -top sat_reduce_xor_A_SIGNED_0_A_WIDTH_2_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_reduce_xor_A_SIGNED_0_A_WIDTH_2_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_reduce_xor_A_SIGNED_0_A_WIDTH_2_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_reduce_xor_A_SIGNED_1_A_WIDTH_2_Y_WIDTH_1.v; hierarchy -top sat_reduce_xor_A_SIGNED_1_A_WIDTH_2_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_reduce_xor_A_SIGNED_1_A_WIDTH_2_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_reduce_xor_A_SIGNED_1_A_WIDTH_2_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_reduce_xor_A_SIGNED_0_A_WIDTH_5_Y_WIDTH_10.v; hierarchy -top sat_reduce_xor_A_SIGNED_0_A_WIDTH_5_Y_WIDTH_10; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_reduce_xor_A_SIGNED_0_A_WIDTH_5_Y_WIDTH_10' -q -q 2>/dev/null || echo sat_reduce_xor_A_SIGNED_0_A_WIDTH_5_Y_WIDTH_10 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_reduce_xor_A_SIGNED_1_A_WIDTH_5_Y_WIDTH_10.v; hierarchy -top sat_reduce_xor_A_SIGNED_1_A_WIDTH_5_Y_WIDTH_10; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_reduce_xor_A_SIGNED_1_A_WIDTH_5_Y_WIDTH_10' -q -q 2>/dev/null || echo sat_reduce_xor_A_SIGNED_1_A_WIDTH_5_Y_WIDTH_10 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_reduce_xor_A_SIGNED_0_A_WIDTH_8_Y_WIDTH_10.v; hierarchy -top sat_reduce_xor_A_SIGNED_0_A_WIDTH_8_Y_WIDTH_10; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_reduce_xor_A_SIGNED_0_A_WIDTH_8_Y_WIDTH_10' -q -q 2>/dev/null || echo sat_reduce_xor_A_SIGNED_0_A_WIDTH_8_Y_WIDTH_10 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_reduce_xor_A_SIGNED_1_A_WIDTH_8_Y_WIDTH_10.v; hierarchy -top sat_reduce_xor_A_SIGNED_1_A_WIDTH_8_Y_WIDTH_10; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_reduce_xor_A_SIGNED_1_A_WIDTH_8_Y_WIDTH_10' -q -q 2>/dev/null || echo sat_reduce_xor_A_SIGNED_1_A_WIDTH_8_Y_WIDTH_10 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_reduce_xor_A_SIGNED_0_A_WIDTH_10_Y_WIDTH_8.v; hierarchy -top sat_reduce_xor_A_SIGNED_0_A_WIDTH_10_Y_WIDTH_8; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_reduce_xor_A_SIGNED_0_A_WIDTH_10_Y_WIDTH_8' -q -q 2>/dev/null || echo sat_reduce_xor_A_SIGNED_0_A_WIDTH_10_Y_WIDTH_8 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_reduce_xor_A_SIGNED_1_A_WIDTH_10_Y_WIDTH_8.v; hierarchy -top sat_reduce_xor_A_SIGNED_1_A_WIDTH_10_Y_WIDTH_8; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_reduce_xor_A_SIGNED_1_A_WIDTH_10_Y_WIDTH_8' -q -q 2>/dev/null || echo sat_reduce_xor_A_SIGNED_1_A_WIDTH_10_Y_WIDTH_8 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_reduce_xor_A_SIGNED_0_A_WIDTH_7_Y_WIDTH_2.v; hierarchy -top sat_reduce_xor_A_SIGNED_0_A_WIDTH_7_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_reduce_xor_A_SIGNED_0_A_WIDTH_7_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_reduce_xor_A_SIGNED_0_A_WIDTH_7_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_reduce_xor_A_SIGNED_1_A_WIDTH_7_Y_WIDTH_2.v; hierarchy -top sat_reduce_xor_A_SIGNED_1_A_WIDTH_7_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_reduce_xor_A_SIGNED_1_A_WIDTH_7_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_reduce_xor_A_SIGNED_1_A_WIDTH_7_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_reduce_xor_A_SIGNED_0_A_WIDTH_9_Y_WIDTH_6.v; hierarchy -top sat_reduce_xor_A_SIGNED_0_A_WIDTH_9_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_reduce_xor_A_SIGNED_0_A_WIDTH_9_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_reduce_xor_A_SIGNED_0_A_WIDTH_9_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_reduce_xor_A_SIGNED_1_A_WIDTH_9_Y_WIDTH_6.v; hierarchy -top sat_reduce_xor_A_SIGNED_1_A_WIDTH_9_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_reduce_xor_A_SIGNED_1_A_WIDTH_9_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_reduce_xor_A_SIGNED_1_A_WIDTH_9_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_reduce_xor_A_SIGNED_0_A_WIDTH_4_Y_WIDTH_3.v; hierarchy -top sat_reduce_xor_A_SIGNED_0_A_WIDTH_4_Y_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_reduce_xor_A_SIGNED_0_A_WIDTH_4_Y_WIDTH_3' -q -q 2>/dev/null || echo sat_reduce_xor_A_SIGNED_0_A_WIDTH_4_Y_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_reduce_xor_A_SIGNED_1_A_WIDTH_4_Y_WIDTH_3.v; hierarchy -top sat_reduce_xor_A_SIGNED_1_A_WIDTH_4_Y_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_reduce_xor_A_SIGNED_1_A_WIDTH_4_Y_WIDTH_3' -q -q 2>/dev/null || echo sat_reduce_xor_A_SIGNED_1_A_WIDTH_4_Y_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_reduce_xor_A_SIGNED_0_A_WIDTH_9_Y_WIDTH_8.v; hierarchy -top sat_reduce_xor_A_SIGNED_0_A_WIDTH_9_Y_WIDTH_8; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_reduce_xor_A_SIGNED_0_A_WIDTH_9_Y_WIDTH_8' -q -q 2>/dev/null || echo sat_reduce_xor_A_SIGNED_0_A_WIDTH_9_Y_WIDTH_8 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_reduce_xor_A_SIGNED_1_A_WIDTH_9_Y_WIDTH_8.v; hierarchy -top sat_reduce_xor_A_SIGNED_1_A_WIDTH_9_Y_WIDTH_8; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_reduce_xor_A_SIGNED_1_A_WIDTH_9_Y_WIDTH_8' -q -q 2>/dev/null || echo sat_reduce_xor_A_SIGNED_1_A_WIDTH_9_Y_WIDTH_8 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_reduce_xnor_A_SIGNED_0_A_WIDTH_1_Y_WIDTH_1.v; hierarchy -top sat_reduce_xnor_A_SIGNED_0_A_WIDTH_1_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_reduce_xnor_A_SIGNED_0_A_WIDTH_1_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_reduce_xnor_A_SIGNED_0_A_WIDTH_1_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_reduce_xnor_A_SIGNED_1_A_WIDTH_1_Y_WIDTH_1.v; hierarchy -top sat_reduce_xnor_A_SIGNED_1_A_WIDTH_1_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_reduce_xnor_A_SIGNED_1_A_WIDTH_1_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_reduce_xnor_A_SIGNED_1_A_WIDTH_1_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_reduce_xnor_A_SIGNED_0_A_WIDTH_3_Y_WIDTH_6.v; hierarchy -top sat_reduce_xnor_A_SIGNED_0_A_WIDTH_3_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_reduce_xnor_A_SIGNED_0_A_WIDTH_3_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_reduce_xnor_A_SIGNED_0_A_WIDTH_3_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_reduce_xnor_A_SIGNED_1_A_WIDTH_3_Y_WIDTH_6.v; hierarchy -top sat_reduce_xnor_A_SIGNED_1_A_WIDTH_3_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_reduce_xnor_A_SIGNED_1_A_WIDTH_3_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_reduce_xnor_A_SIGNED_1_A_WIDTH_3_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_reduce_xnor_A_SIGNED_0_A_WIDTH_6_Y_WIDTH_3.v; hierarchy -top sat_reduce_xnor_A_SIGNED_0_A_WIDTH_6_Y_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_reduce_xnor_A_SIGNED_0_A_WIDTH_6_Y_WIDTH_3' -q -q 2>/dev/null || echo sat_reduce_xnor_A_SIGNED_0_A_WIDTH_6_Y_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_reduce_xnor_A_SIGNED_1_A_WIDTH_6_Y_WIDTH_3.v; hierarchy -top sat_reduce_xnor_A_SIGNED_1_A_WIDTH_6_Y_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_reduce_xnor_A_SIGNED_1_A_WIDTH_6_Y_WIDTH_3' -q -q 2>/dev/null || echo sat_reduce_xnor_A_SIGNED_1_A_WIDTH_6_Y_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_reduce_xnor_A_SIGNED_0_A_WIDTH_6_Y_WIDTH_5.v; hierarchy -top sat_reduce_xnor_A_SIGNED_0_A_WIDTH_6_Y_WIDTH_5; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_reduce_xnor_A_SIGNED_0_A_WIDTH_6_Y_WIDTH_5' -q -q 2>/dev/null || echo sat_reduce_xnor_A_SIGNED_0_A_WIDTH_6_Y_WIDTH_5 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_reduce_xnor_A_SIGNED_1_A_WIDTH_6_Y_WIDTH_5.v; hierarchy -top sat_reduce_xnor_A_SIGNED_1_A_WIDTH_6_Y_WIDTH_5; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_reduce_xnor_A_SIGNED_1_A_WIDTH_6_Y_WIDTH_5' -q -q 2>/dev/null || echo sat_reduce_xnor_A_SIGNED_1_A_WIDTH_6_Y_WIDTH_5 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_reduce_xnor_A_SIGNED_0_A_WIDTH_10_Y_WIDTH_2.v; hierarchy -top sat_reduce_xnor_A_SIGNED_0_A_WIDTH_10_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_reduce_xnor_A_SIGNED_0_A_WIDTH_10_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_reduce_xnor_A_SIGNED_0_A_WIDTH_10_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_reduce_xnor_A_SIGNED_1_A_WIDTH_10_Y_WIDTH_2.v; hierarchy -top sat_reduce_xnor_A_SIGNED_1_A_WIDTH_10_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_reduce_xnor_A_SIGNED_1_A_WIDTH_10_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_reduce_xnor_A_SIGNED_1_A_WIDTH_10_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_reduce_xnor_A_SIGNED_0_A_WIDTH_1_Y_WIDTH_5.v; hierarchy -top sat_reduce_xnor_A_SIGNED_0_A_WIDTH_1_Y_WIDTH_5; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_reduce_xnor_A_SIGNED_0_A_WIDTH_1_Y_WIDTH_5' -q -q 2>/dev/null || echo sat_reduce_xnor_A_SIGNED_0_A_WIDTH_1_Y_WIDTH_5 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_reduce_xnor_A_SIGNED_1_A_WIDTH_1_Y_WIDTH_5.v; hierarchy -top sat_reduce_xnor_A_SIGNED_1_A_WIDTH_1_Y_WIDTH_5; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_reduce_xnor_A_SIGNED_1_A_WIDTH_1_Y_WIDTH_5' -q -q 2>/dev/null || echo sat_reduce_xnor_A_SIGNED_1_A_WIDTH_1_Y_WIDTH_5 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_reduce_xnor_A_SIGNED_0_A_WIDTH_8_Y_WIDTH_1.v; hierarchy -top sat_reduce_xnor_A_SIGNED_0_A_WIDTH_8_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_reduce_xnor_A_SIGNED_0_A_WIDTH_8_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_reduce_xnor_A_SIGNED_0_A_WIDTH_8_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_reduce_xnor_A_SIGNED_1_A_WIDTH_8_Y_WIDTH_1.v; hierarchy -top sat_reduce_xnor_A_SIGNED_1_A_WIDTH_8_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_reduce_xnor_A_SIGNED_1_A_WIDTH_8_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_reduce_xnor_A_SIGNED_1_A_WIDTH_8_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_reduce_xnor_A_SIGNED_0_A_WIDTH_9_Y_WIDTH_10.v; hierarchy -top sat_reduce_xnor_A_SIGNED_0_A_WIDTH_9_Y_WIDTH_10; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_reduce_xnor_A_SIGNED_0_A_WIDTH_9_Y_WIDTH_10' -q -q 2>/dev/null || echo sat_reduce_xnor_A_SIGNED_0_A_WIDTH_9_Y_WIDTH_10 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_reduce_xnor_A_SIGNED_1_A_WIDTH_9_Y_WIDTH_10.v; hierarchy -top sat_reduce_xnor_A_SIGNED_1_A_WIDTH_9_Y_WIDTH_10; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_reduce_xnor_A_SIGNED_1_A_WIDTH_9_Y_WIDTH_10' -q -q 2>/dev/null || echo sat_reduce_xnor_A_SIGNED_1_A_WIDTH_9_Y_WIDTH_10 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_reduce_xnor_A_SIGNED_0_A_WIDTH_2_Y_WIDTH_3.v; hierarchy -top sat_reduce_xnor_A_SIGNED_0_A_WIDTH_2_Y_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_reduce_xnor_A_SIGNED_0_A_WIDTH_2_Y_WIDTH_3' -q -q 2>/dev/null || echo sat_reduce_xnor_A_SIGNED_0_A_WIDTH_2_Y_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_reduce_xnor_A_SIGNED_1_A_WIDTH_2_Y_WIDTH_3.v; hierarchy -top sat_reduce_xnor_A_SIGNED_1_A_WIDTH_2_Y_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_reduce_xnor_A_SIGNED_1_A_WIDTH_2_Y_WIDTH_3' -q -q 2>/dev/null || echo sat_reduce_xnor_A_SIGNED_1_A_WIDTH_2_Y_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_reduce_xnor_A_SIGNED_0_A_WIDTH_10_Y_WIDTH_9.v; hierarchy -top sat_reduce_xnor_A_SIGNED_0_A_WIDTH_10_Y_WIDTH_9; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_reduce_xnor_A_SIGNED_0_A_WIDTH_10_Y_WIDTH_9' -q -q 2>/dev/null || echo sat_reduce_xnor_A_SIGNED_0_A_WIDTH_10_Y_WIDTH_9 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_reduce_xnor_A_SIGNED_1_A_WIDTH_10_Y_WIDTH_9.v; hierarchy -top sat_reduce_xnor_A_SIGNED_1_A_WIDTH_10_Y_WIDTH_9; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_reduce_xnor_A_SIGNED_1_A_WIDTH_10_Y_WIDTH_9' -q -q 2>/dev/null || echo sat_reduce_xnor_A_SIGNED_1_A_WIDTH_10_Y_WIDTH_9 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_reduce_xnor_A_SIGNED_0_A_WIDTH_5_Y_WIDTH_4.v; hierarchy -top sat_reduce_xnor_A_SIGNED_0_A_WIDTH_5_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_reduce_xnor_A_SIGNED_0_A_WIDTH_5_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_reduce_xnor_A_SIGNED_0_A_WIDTH_5_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_reduce_xnor_A_SIGNED_1_A_WIDTH_5_Y_WIDTH_4.v; hierarchy -top sat_reduce_xnor_A_SIGNED_1_A_WIDTH_5_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_reduce_xnor_A_SIGNED_1_A_WIDTH_5_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_reduce_xnor_A_SIGNED_1_A_WIDTH_5_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_reduce_xnor_A_SIGNED_0_A_WIDTH_5_Y_WIDTH_4.v; hierarchy -top sat_reduce_xnor_A_SIGNED_0_A_WIDTH_5_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_reduce_xnor_A_SIGNED_0_A_WIDTH_5_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_reduce_xnor_A_SIGNED_0_A_WIDTH_5_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_reduce_xnor_A_SIGNED_1_A_WIDTH_5_Y_WIDTH_4.v; hierarchy -top sat_reduce_xnor_A_SIGNED_1_A_WIDTH_5_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_reduce_xnor_A_SIGNED_1_A_WIDTH_5_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_reduce_xnor_A_SIGNED_1_A_WIDTH_5_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_reduce_xnor_A_SIGNED_0_A_WIDTH_1_Y_WIDTH_4.v; hierarchy -top sat_reduce_xnor_A_SIGNED_0_A_WIDTH_1_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_reduce_xnor_A_SIGNED_0_A_WIDTH_1_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_reduce_xnor_A_SIGNED_0_A_WIDTH_1_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_reduce_xnor_A_SIGNED_1_A_WIDTH_1_Y_WIDTH_4.v; hierarchy -top sat_reduce_xnor_A_SIGNED_1_A_WIDTH_1_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_reduce_xnor_A_SIGNED_1_A_WIDTH_1_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_reduce_xnor_A_SIGNED_1_A_WIDTH_1_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_reduce_xnor_A_SIGNED_0_A_WIDTH_3_Y_WIDTH_10.v; hierarchy -top sat_reduce_xnor_A_SIGNED_0_A_WIDTH_3_Y_WIDTH_10; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_reduce_xnor_A_SIGNED_0_A_WIDTH_3_Y_WIDTH_10' -q -q 2>/dev/null || echo sat_reduce_xnor_A_SIGNED_0_A_WIDTH_3_Y_WIDTH_10 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_reduce_xnor_A_SIGNED_1_A_WIDTH_3_Y_WIDTH_10.v; hierarchy -top sat_reduce_xnor_A_SIGNED_1_A_WIDTH_3_Y_WIDTH_10; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_reduce_xnor_A_SIGNED_1_A_WIDTH_3_Y_WIDTH_10' -q -q 2>/dev/null || echo sat_reduce_xnor_A_SIGNED_1_A_WIDTH_3_Y_WIDTH_10 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_reduce_xnor_A_SIGNED_0_A_WIDTH_8_Y_WIDTH_2.v; hierarchy -top sat_reduce_xnor_A_SIGNED_0_A_WIDTH_8_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_reduce_xnor_A_SIGNED_0_A_WIDTH_8_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_reduce_xnor_A_SIGNED_0_A_WIDTH_8_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_reduce_xnor_A_SIGNED_1_A_WIDTH_8_Y_WIDTH_2.v; hierarchy -top sat_reduce_xnor_A_SIGNED_1_A_WIDTH_8_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_reduce_xnor_A_SIGNED_1_A_WIDTH_8_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_reduce_xnor_A_SIGNED_1_A_WIDTH_8_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_reduce_xnor_A_SIGNED_0_A_WIDTH_1_Y_WIDTH_8.v; hierarchy -top sat_reduce_xnor_A_SIGNED_0_A_WIDTH_1_Y_WIDTH_8; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_reduce_xnor_A_SIGNED_0_A_WIDTH_1_Y_WIDTH_8' -q -q 2>/dev/null || echo sat_reduce_xnor_A_SIGNED_0_A_WIDTH_1_Y_WIDTH_8 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_reduce_xnor_A_SIGNED_1_A_WIDTH_1_Y_WIDTH_8.v; hierarchy -top sat_reduce_xnor_A_SIGNED_1_A_WIDTH_1_Y_WIDTH_8; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_reduce_xnor_A_SIGNED_1_A_WIDTH_1_Y_WIDTH_8' -q -q 2>/dev/null || echo sat_reduce_xnor_A_SIGNED_1_A_WIDTH_1_Y_WIDTH_8 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_reduce_xnor_A_SIGNED_0_A_WIDTH_1_Y_WIDTH_4.v; hierarchy -top sat_reduce_xnor_A_SIGNED_0_A_WIDTH_1_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_reduce_xnor_A_SIGNED_0_A_WIDTH_1_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_reduce_xnor_A_SIGNED_0_A_WIDTH_1_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_reduce_xnor_A_SIGNED_1_A_WIDTH_1_Y_WIDTH_4.v; hierarchy -top sat_reduce_xnor_A_SIGNED_1_A_WIDTH_1_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_reduce_xnor_A_SIGNED_1_A_WIDTH_1_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_reduce_xnor_A_SIGNED_1_A_WIDTH_1_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_reduce_xnor_A_SIGNED_0_A_WIDTH_1_Y_WIDTH_10.v; hierarchy -top sat_reduce_xnor_A_SIGNED_0_A_WIDTH_1_Y_WIDTH_10; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_reduce_xnor_A_SIGNED_0_A_WIDTH_1_Y_WIDTH_10' -q -q 2>/dev/null || echo sat_reduce_xnor_A_SIGNED_0_A_WIDTH_1_Y_WIDTH_10 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_reduce_xnor_A_SIGNED_1_A_WIDTH_1_Y_WIDTH_10.v; hierarchy -top sat_reduce_xnor_A_SIGNED_1_A_WIDTH_1_Y_WIDTH_10; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_reduce_xnor_A_SIGNED_1_A_WIDTH_1_Y_WIDTH_10' -q -q 2>/dev/null || echo sat_reduce_xnor_A_SIGNED_1_A_WIDTH_1_Y_WIDTH_10 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_reduce_xnor_A_SIGNED_0_A_WIDTH_1_Y_WIDTH_4.v; hierarchy -top sat_reduce_xnor_A_SIGNED_0_A_WIDTH_1_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_reduce_xnor_A_SIGNED_0_A_WIDTH_1_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_reduce_xnor_A_SIGNED_0_A_WIDTH_1_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_reduce_xnor_A_SIGNED_1_A_WIDTH_1_Y_WIDTH_4.v; hierarchy -top sat_reduce_xnor_A_SIGNED_1_A_WIDTH_1_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_reduce_xnor_A_SIGNED_1_A_WIDTH_1_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_reduce_xnor_A_SIGNED_1_A_WIDTH_1_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_reduce_xnor_A_SIGNED_0_A_WIDTH_9_Y_WIDTH_5.v; hierarchy -top sat_reduce_xnor_A_SIGNED_0_A_WIDTH_9_Y_WIDTH_5; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_reduce_xnor_A_SIGNED_0_A_WIDTH_9_Y_WIDTH_5' -q -q 2>/dev/null || echo sat_reduce_xnor_A_SIGNED_0_A_WIDTH_9_Y_WIDTH_5 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_reduce_xnor_A_SIGNED_1_A_WIDTH_9_Y_WIDTH_5.v; hierarchy -top sat_reduce_xnor_A_SIGNED_1_A_WIDTH_9_Y_WIDTH_5; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_reduce_xnor_A_SIGNED_1_A_WIDTH_9_Y_WIDTH_5' -q -q 2>/dev/null || echo sat_reduce_xnor_A_SIGNED_1_A_WIDTH_9_Y_WIDTH_5 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_reduce_xnor_A_SIGNED_0_A_WIDTH_5_Y_WIDTH_9.v; hierarchy -top sat_reduce_xnor_A_SIGNED_0_A_WIDTH_5_Y_WIDTH_9; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_reduce_xnor_A_SIGNED_0_A_WIDTH_5_Y_WIDTH_9' -q -q 2>/dev/null || echo sat_reduce_xnor_A_SIGNED_0_A_WIDTH_5_Y_WIDTH_9 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_reduce_xnor_A_SIGNED_1_A_WIDTH_5_Y_WIDTH_9.v; hierarchy -top sat_reduce_xnor_A_SIGNED_1_A_WIDTH_5_Y_WIDTH_9; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_reduce_xnor_A_SIGNED_1_A_WIDTH_5_Y_WIDTH_9' -q -q 2>/dev/null || echo sat_reduce_xnor_A_SIGNED_1_A_WIDTH_5_Y_WIDTH_9 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_reduce_xnor_A_SIGNED_0_A_WIDTH_10_Y_WIDTH_10.v; hierarchy -top sat_reduce_xnor_A_SIGNED_0_A_WIDTH_10_Y_WIDTH_10; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_reduce_xnor_A_SIGNED_0_A_WIDTH_10_Y_WIDTH_10' -q -q 2>/dev/null || echo sat_reduce_xnor_A_SIGNED_0_A_WIDTH_10_Y_WIDTH_10 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_reduce_xnor_A_SIGNED_1_A_WIDTH_10_Y_WIDTH_10.v; hierarchy -top sat_reduce_xnor_A_SIGNED_1_A_WIDTH_10_Y_WIDTH_10; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_reduce_xnor_A_SIGNED_1_A_WIDTH_10_Y_WIDTH_10' -q -q 2>/dev/null || echo sat_reduce_xnor_A_SIGNED_1_A_WIDTH_10_Y_WIDTH_10 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_reduce_xnor_A_SIGNED_0_A_WIDTH_9_Y_WIDTH_7.v; hierarchy -top sat_reduce_xnor_A_SIGNED_0_A_WIDTH_9_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_reduce_xnor_A_SIGNED_0_A_WIDTH_9_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_reduce_xnor_A_SIGNED_0_A_WIDTH_9_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_reduce_xnor_A_SIGNED_1_A_WIDTH_9_Y_WIDTH_7.v; hierarchy -top sat_reduce_xnor_A_SIGNED_1_A_WIDTH_9_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_reduce_xnor_A_SIGNED_1_A_WIDTH_9_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_reduce_xnor_A_SIGNED_1_A_WIDTH_9_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_reduce_xnor_A_SIGNED_0_A_WIDTH_3_Y_WIDTH_6.v; hierarchy -top sat_reduce_xnor_A_SIGNED_0_A_WIDTH_3_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_reduce_xnor_A_SIGNED_0_A_WIDTH_3_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_reduce_xnor_A_SIGNED_0_A_WIDTH_3_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_reduce_xnor_A_SIGNED_1_A_WIDTH_3_Y_WIDTH_6.v; hierarchy -top sat_reduce_xnor_A_SIGNED_1_A_WIDTH_3_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_reduce_xnor_A_SIGNED_1_A_WIDTH_3_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_reduce_xnor_A_SIGNED_1_A_WIDTH_3_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_reduce_xnor_A_SIGNED_0_A_WIDTH_3_Y_WIDTH_4.v; hierarchy -top sat_reduce_xnor_A_SIGNED_0_A_WIDTH_3_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_reduce_xnor_A_SIGNED_0_A_WIDTH_3_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_reduce_xnor_A_SIGNED_0_A_WIDTH_3_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_reduce_xnor_A_SIGNED_1_A_WIDTH_3_Y_WIDTH_4.v; hierarchy -top sat_reduce_xnor_A_SIGNED_1_A_WIDTH_3_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_reduce_xnor_A_SIGNED_1_A_WIDTH_3_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_reduce_xnor_A_SIGNED_1_A_WIDTH_3_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_reduce_xnor_A_SIGNED_0_A_WIDTH_6_Y_WIDTH_1.v; hierarchy -top sat_reduce_xnor_A_SIGNED_0_A_WIDTH_6_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_reduce_xnor_A_SIGNED_0_A_WIDTH_6_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_reduce_xnor_A_SIGNED_0_A_WIDTH_6_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_reduce_xnor_A_SIGNED_1_A_WIDTH_6_Y_WIDTH_1.v; hierarchy -top sat_reduce_xnor_A_SIGNED_1_A_WIDTH_6_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_reduce_xnor_A_SIGNED_1_A_WIDTH_6_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_reduce_xnor_A_SIGNED_1_A_WIDTH_6_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_reduce_xnor_A_SIGNED_0_A_WIDTH_9_Y_WIDTH_2.v; hierarchy -top sat_reduce_xnor_A_SIGNED_0_A_WIDTH_9_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_reduce_xnor_A_SIGNED_0_A_WIDTH_9_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_reduce_xnor_A_SIGNED_0_A_WIDTH_9_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_reduce_xnor_A_SIGNED_1_A_WIDTH_9_Y_WIDTH_2.v; hierarchy -top sat_reduce_xnor_A_SIGNED_1_A_WIDTH_9_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_reduce_xnor_A_SIGNED_1_A_WIDTH_9_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_reduce_xnor_A_SIGNED_1_A_WIDTH_9_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_reduce_xnor_A_SIGNED_0_A_WIDTH_7_Y_WIDTH_3.v; hierarchy -top sat_reduce_xnor_A_SIGNED_0_A_WIDTH_7_Y_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_reduce_xnor_A_SIGNED_0_A_WIDTH_7_Y_WIDTH_3' -q -q 2>/dev/null || echo sat_reduce_xnor_A_SIGNED_0_A_WIDTH_7_Y_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_reduce_xnor_A_SIGNED_1_A_WIDTH_7_Y_WIDTH_3.v; hierarchy -top sat_reduce_xnor_A_SIGNED_1_A_WIDTH_7_Y_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_reduce_xnor_A_SIGNED_1_A_WIDTH_7_Y_WIDTH_3' -q -q 2>/dev/null || echo sat_reduce_xnor_A_SIGNED_1_A_WIDTH_7_Y_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_reduce_xnor_A_SIGNED_0_A_WIDTH_7_Y_WIDTH_9.v; hierarchy -top sat_reduce_xnor_A_SIGNED_0_A_WIDTH_7_Y_WIDTH_9; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_reduce_xnor_A_SIGNED_0_A_WIDTH_7_Y_WIDTH_9' -q -q 2>/dev/null || echo sat_reduce_xnor_A_SIGNED_0_A_WIDTH_7_Y_WIDTH_9 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_reduce_xnor_A_SIGNED_1_A_WIDTH_7_Y_WIDTH_9.v; hierarchy -top sat_reduce_xnor_A_SIGNED_1_A_WIDTH_7_Y_WIDTH_9; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_reduce_xnor_A_SIGNED_1_A_WIDTH_7_Y_WIDTH_9' -q -q 2>/dev/null || echo sat_reduce_xnor_A_SIGNED_1_A_WIDTH_7_Y_WIDTH_9 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_reduce_xnor_A_SIGNED_0_A_WIDTH_2_Y_WIDTH_4.v; hierarchy -top sat_reduce_xnor_A_SIGNED_0_A_WIDTH_2_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_reduce_xnor_A_SIGNED_0_A_WIDTH_2_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_reduce_xnor_A_SIGNED_0_A_WIDTH_2_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_reduce_xnor_A_SIGNED_1_A_WIDTH_2_Y_WIDTH_4.v; hierarchy -top sat_reduce_xnor_A_SIGNED_1_A_WIDTH_2_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_reduce_xnor_A_SIGNED_1_A_WIDTH_2_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_reduce_xnor_A_SIGNED_1_A_WIDTH_2_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_reduce_xnor_A_SIGNED_0_A_WIDTH_8_Y_WIDTH_6.v; hierarchy -top sat_reduce_xnor_A_SIGNED_0_A_WIDTH_8_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_reduce_xnor_A_SIGNED_0_A_WIDTH_8_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_reduce_xnor_A_SIGNED_0_A_WIDTH_8_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_reduce_xnor_A_SIGNED_1_A_WIDTH_8_Y_WIDTH_6.v; hierarchy -top sat_reduce_xnor_A_SIGNED_1_A_WIDTH_8_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_reduce_xnor_A_SIGNED_1_A_WIDTH_8_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_reduce_xnor_A_SIGNED_1_A_WIDTH_8_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_reduce_xnor_A_SIGNED_0_A_WIDTH_7_Y_WIDTH_5.v; hierarchy -top sat_reduce_xnor_A_SIGNED_0_A_WIDTH_7_Y_WIDTH_5; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_reduce_xnor_A_SIGNED_0_A_WIDTH_7_Y_WIDTH_5' -q -q 2>/dev/null || echo sat_reduce_xnor_A_SIGNED_0_A_WIDTH_7_Y_WIDTH_5 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_reduce_xnor_A_SIGNED_1_A_WIDTH_7_Y_WIDTH_5.v; hierarchy -top sat_reduce_xnor_A_SIGNED_1_A_WIDTH_7_Y_WIDTH_5; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_reduce_xnor_A_SIGNED_1_A_WIDTH_7_Y_WIDTH_5' -q -q 2>/dev/null || echo sat_reduce_xnor_A_SIGNED_1_A_WIDTH_7_Y_WIDTH_5 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_reduce_xnor_A_SIGNED_0_A_WIDTH_9_Y_WIDTH_4.v; hierarchy -top sat_reduce_xnor_A_SIGNED_0_A_WIDTH_9_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_reduce_xnor_A_SIGNED_0_A_WIDTH_9_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_reduce_xnor_A_SIGNED_0_A_WIDTH_9_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_reduce_xnor_A_SIGNED_1_A_WIDTH_9_Y_WIDTH_4.v; hierarchy -top sat_reduce_xnor_A_SIGNED_1_A_WIDTH_9_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_reduce_xnor_A_SIGNED_1_A_WIDTH_9_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_reduce_xnor_A_SIGNED_1_A_WIDTH_9_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_reduce_xnor_A_SIGNED_0_A_WIDTH_9_Y_WIDTH_6.v; hierarchy -top sat_reduce_xnor_A_SIGNED_0_A_WIDTH_9_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_reduce_xnor_A_SIGNED_0_A_WIDTH_9_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_reduce_xnor_A_SIGNED_0_A_WIDTH_9_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_reduce_xnor_A_SIGNED_1_A_WIDTH_9_Y_WIDTH_6.v; hierarchy -top sat_reduce_xnor_A_SIGNED_1_A_WIDTH_9_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_reduce_xnor_A_SIGNED_1_A_WIDTH_9_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_reduce_xnor_A_SIGNED_1_A_WIDTH_9_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_reduce_xnor_A_SIGNED_0_A_WIDTH_7_Y_WIDTH_2.v; hierarchy -top sat_reduce_xnor_A_SIGNED_0_A_WIDTH_7_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_reduce_xnor_A_SIGNED_0_A_WIDTH_7_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_reduce_xnor_A_SIGNED_0_A_WIDTH_7_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_reduce_xnor_A_SIGNED_1_A_WIDTH_7_Y_WIDTH_2.v; hierarchy -top sat_reduce_xnor_A_SIGNED_1_A_WIDTH_7_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_reduce_xnor_A_SIGNED_1_A_WIDTH_7_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_reduce_xnor_A_SIGNED_1_A_WIDTH_7_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_reduce_xnor_A_SIGNED_0_A_WIDTH_4_Y_WIDTH_10.v; hierarchy -top sat_reduce_xnor_A_SIGNED_0_A_WIDTH_4_Y_WIDTH_10; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_reduce_xnor_A_SIGNED_0_A_WIDTH_4_Y_WIDTH_10' -q -q 2>/dev/null || echo sat_reduce_xnor_A_SIGNED_0_A_WIDTH_4_Y_WIDTH_10 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_reduce_xnor_A_SIGNED_1_A_WIDTH_4_Y_WIDTH_10.v; hierarchy -top sat_reduce_xnor_A_SIGNED_1_A_WIDTH_4_Y_WIDTH_10; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_reduce_xnor_A_SIGNED_1_A_WIDTH_4_Y_WIDTH_10' -q -q 2>/dev/null || echo sat_reduce_xnor_A_SIGNED_1_A_WIDTH_4_Y_WIDTH_10 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_reduce_xnor_A_SIGNED_0_A_WIDTH_7_Y_WIDTH_8.v; hierarchy -top sat_reduce_xnor_A_SIGNED_0_A_WIDTH_7_Y_WIDTH_8; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_reduce_xnor_A_SIGNED_0_A_WIDTH_7_Y_WIDTH_8' -q -q 2>/dev/null || echo sat_reduce_xnor_A_SIGNED_0_A_WIDTH_7_Y_WIDTH_8 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_reduce_xnor_A_SIGNED_1_A_WIDTH_7_Y_WIDTH_8.v; hierarchy -top sat_reduce_xnor_A_SIGNED_1_A_WIDTH_7_Y_WIDTH_8; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_reduce_xnor_A_SIGNED_1_A_WIDTH_7_Y_WIDTH_8' -q -q 2>/dev/null || echo sat_reduce_xnor_A_SIGNED_1_A_WIDTH_7_Y_WIDTH_8 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_reduce_xnor_A_SIGNED_0_A_WIDTH_9_Y_WIDTH_5.v; hierarchy -top sat_reduce_xnor_A_SIGNED_0_A_WIDTH_9_Y_WIDTH_5; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_reduce_xnor_A_SIGNED_0_A_WIDTH_9_Y_WIDTH_5' -q -q 2>/dev/null || echo sat_reduce_xnor_A_SIGNED_0_A_WIDTH_9_Y_WIDTH_5 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_reduce_xnor_A_SIGNED_1_A_WIDTH_9_Y_WIDTH_5.v; hierarchy -top sat_reduce_xnor_A_SIGNED_1_A_WIDTH_9_Y_WIDTH_5; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_reduce_xnor_A_SIGNED_1_A_WIDTH_9_Y_WIDTH_5' -q -q 2>/dev/null || echo sat_reduce_xnor_A_SIGNED_1_A_WIDTH_9_Y_WIDTH_5 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_reduce_xnor_A_SIGNED_0_A_WIDTH_2_Y_WIDTH_2.v; hierarchy -top sat_reduce_xnor_A_SIGNED_0_A_WIDTH_2_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_reduce_xnor_A_SIGNED_0_A_WIDTH_2_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_reduce_xnor_A_SIGNED_0_A_WIDTH_2_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_reduce_xnor_A_SIGNED_1_A_WIDTH_2_Y_WIDTH_2.v; hierarchy -top sat_reduce_xnor_A_SIGNED_1_A_WIDTH_2_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_reduce_xnor_A_SIGNED_1_A_WIDTH_2_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_reduce_xnor_A_SIGNED_1_A_WIDTH_2_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_reduce_xnor_A_SIGNED_0_A_WIDTH_10_Y_WIDTH_6.v; hierarchy -top sat_reduce_xnor_A_SIGNED_0_A_WIDTH_10_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_reduce_xnor_A_SIGNED_0_A_WIDTH_10_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_reduce_xnor_A_SIGNED_0_A_WIDTH_10_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_reduce_xnor_A_SIGNED_1_A_WIDTH_10_Y_WIDTH_6.v; hierarchy -top sat_reduce_xnor_A_SIGNED_1_A_WIDTH_10_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_reduce_xnor_A_SIGNED_1_A_WIDTH_10_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_reduce_xnor_A_SIGNED_1_A_WIDTH_10_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_reduce_xnor_A_SIGNED_0_A_WIDTH_10_Y_WIDTH_1.v; hierarchy -top sat_reduce_xnor_A_SIGNED_0_A_WIDTH_10_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_reduce_xnor_A_SIGNED_0_A_WIDTH_10_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_reduce_xnor_A_SIGNED_0_A_WIDTH_10_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_reduce_xnor_A_SIGNED_1_A_WIDTH_10_Y_WIDTH_1.v; hierarchy -top sat_reduce_xnor_A_SIGNED_1_A_WIDTH_10_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_reduce_xnor_A_SIGNED_1_A_WIDTH_10_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_reduce_xnor_A_SIGNED_1_A_WIDTH_10_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_reduce_xnor_A_SIGNED_0_A_WIDTH_4_Y_WIDTH_3.v; hierarchy -top sat_reduce_xnor_A_SIGNED_0_A_WIDTH_4_Y_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_reduce_xnor_A_SIGNED_0_A_WIDTH_4_Y_WIDTH_3' -q -q 2>/dev/null || echo sat_reduce_xnor_A_SIGNED_0_A_WIDTH_4_Y_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_reduce_xnor_A_SIGNED_1_A_WIDTH_4_Y_WIDTH_3.v; hierarchy -top sat_reduce_xnor_A_SIGNED_1_A_WIDTH_4_Y_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_reduce_xnor_A_SIGNED_1_A_WIDTH_4_Y_WIDTH_3' -q -q 2>/dev/null || echo sat_reduce_xnor_A_SIGNED_1_A_WIDTH_4_Y_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_reduce_xnor_A_SIGNED_0_A_WIDTH_10_Y_WIDTH_7.v; hierarchy -top sat_reduce_xnor_A_SIGNED_0_A_WIDTH_10_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_reduce_xnor_A_SIGNED_0_A_WIDTH_10_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_reduce_xnor_A_SIGNED_0_A_WIDTH_10_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_reduce_xnor_A_SIGNED_1_A_WIDTH_10_Y_WIDTH_7.v; hierarchy -top sat_reduce_xnor_A_SIGNED_1_A_WIDTH_10_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_reduce_xnor_A_SIGNED_1_A_WIDTH_10_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_reduce_xnor_A_SIGNED_1_A_WIDTH_10_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_reduce_xnor_A_SIGNED_0_A_WIDTH_10_Y_WIDTH_2.v; hierarchy -top sat_reduce_xnor_A_SIGNED_0_A_WIDTH_10_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_reduce_xnor_A_SIGNED_0_A_WIDTH_10_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_reduce_xnor_A_SIGNED_0_A_WIDTH_10_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_reduce_xnor_A_SIGNED_1_A_WIDTH_10_Y_WIDTH_2.v; hierarchy -top sat_reduce_xnor_A_SIGNED_1_A_WIDTH_10_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_reduce_xnor_A_SIGNED_1_A_WIDTH_10_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_reduce_xnor_A_SIGNED_1_A_WIDTH_10_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_reduce_xnor_A_SIGNED_0_A_WIDTH_4_Y_WIDTH_8.v; hierarchy -top sat_reduce_xnor_A_SIGNED_0_A_WIDTH_4_Y_WIDTH_8; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_reduce_xnor_A_SIGNED_0_A_WIDTH_4_Y_WIDTH_8' -q -q 2>/dev/null || echo sat_reduce_xnor_A_SIGNED_0_A_WIDTH_4_Y_WIDTH_8 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_reduce_xnor_A_SIGNED_1_A_WIDTH_4_Y_WIDTH_8.v; hierarchy -top sat_reduce_xnor_A_SIGNED_1_A_WIDTH_4_Y_WIDTH_8; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_reduce_xnor_A_SIGNED_1_A_WIDTH_4_Y_WIDTH_8' -q -q 2>/dev/null || echo sat_reduce_xnor_A_SIGNED_1_A_WIDTH_4_Y_WIDTH_8 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_reduce_xnor_A_SIGNED_0_A_WIDTH_2_Y_WIDTH_1.v; hierarchy -top sat_reduce_xnor_A_SIGNED_0_A_WIDTH_2_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_reduce_xnor_A_SIGNED_0_A_WIDTH_2_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_reduce_xnor_A_SIGNED_0_A_WIDTH_2_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_reduce_xnor_A_SIGNED_1_A_WIDTH_2_Y_WIDTH_1.v; hierarchy -top sat_reduce_xnor_A_SIGNED_1_A_WIDTH_2_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_reduce_xnor_A_SIGNED_1_A_WIDTH_2_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_reduce_xnor_A_SIGNED_1_A_WIDTH_2_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_reduce_xnor_A_SIGNED_0_A_WIDTH_5_Y_WIDTH_10.v; hierarchy -top sat_reduce_xnor_A_SIGNED_0_A_WIDTH_5_Y_WIDTH_10; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_reduce_xnor_A_SIGNED_0_A_WIDTH_5_Y_WIDTH_10' -q -q 2>/dev/null || echo sat_reduce_xnor_A_SIGNED_0_A_WIDTH_5_Y_WIDTH_10 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_reduce_xnor_A_SIGNED_1_A_WIDTH_5_Y_WIDTH_10.v; hierarchy -top sat_reduce_xnor_A_SIGNED_1_A_WIDTH_5_Y_WIDTH_10; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_reduce_xnor_A_SIGNED_1_A_WIDTH_5_Y_WIDTH_10' -q -q 2>/dev/null || echo sat_reduce_xnor_A_SIGNED_1_A_WIDTH_5_Y_WIDTH_10 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_reduce_xnor_A_SIGNED_0_A_WIDTH_8_Y_WIDTH_10.v; hierarchy -top sat_reduce_xnor_A_SIGNED_0_A_WIDTH_8_Y_WIDTH_10; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_reduce_xnor_A_SIGNED_0_A_WIDTH_8_Y_WIDTH_10' -q -q 2>/dev/null || echo sat_reduce_xnor_A_SIGNED_0_A_WIDTH_8_Y_WIDTH_10 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_reduce_xnor_A_SIGNED_1_A_WIDTH_8_Y_WIDTH_10.v; hierarchy -top sat_reduce_xnor_A_SIGNED_1_A_WIDTH_8_Y_WIDTH_10; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_reduce_xnor_A_SIGNED_1_A_WIDTH_8_Y_WIDTH_10' -q -q 2>/dev/null || echo sat_reduce_xnor_A_SIGNED_1_A_WIDTH_8_Y_WIDTH_10 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_reduce_xnor_A_SIGNED_0_A_WIDTH_10_Y_WIDTH_8.v; hierarchy -top sat_reduce_xnor_A_SIGNED_0_A_WIDTH_10_Y_WIDTH_8; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_reduce_xnor_A_SIGNED_0_A_WIDTH_10_Y_WIDTH_8' -q -q 2>/dev/null || echo sat_reduce_xnor_A_SIGNED_0_A_WIDTH_10_Y_WIDTH_8 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_reduce_xnor_A_SIGNED_1_A_WIDTH_10_Y_WIDTH_8.v; hierarchy -top sat_reduce_xnor_A_SIGNED_1_A_WIDTH_10_Y_WIDTH_8; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_reduce_xnor_A_SIGNED_1_A_WIDTH_10_Y_WIDTH_8' -q -q 2>/dev/null || echo sat_reduce_xnor_A_SIGNED_1_A_WIDTH_10_Y_WIDTH_8 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_reduce_xnor_A_SIGNED_0_A_WIDTH_7_Y_WIDTH_2.v; hierarchy -top sat_reduce_xnor_A_SIGNED_0_A_WIDTH_7_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_reduce_xnor_A_SIGNED_0_A_WIDTH_7_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_reduce_xnor_A_SIGNED_0_A_WIDTH_7_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_reduce_xnor_A_SIGNED_1_A_WIDTH_7_Y_WIDTH_2.v; hierarchy -top sat_reduce_xnor_A_SIGNED_1_A_WIDTH_7_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_reduce_xnor_A_SIGNED_1_A_WIDTH_7_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_reduce_xnor_A_SIGNED_1_A_WIDTH_7_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_reduce_xnor_A_SIGNED_0_A_WIDTH_9_Y_WIDTH_6.v; hierarchy -top sat_reduce_xnor_A_SIGNED_0_A_WIDTH_9_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_reduce_xnor_A_SIGNED_0_A_WIDTH_9_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_reduce_xnor_A_SIGNED_0_A_WIDTH_9_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_reduce_xnor_A_SIGNED_1_A_WIDTH_9_Y_WIDTH_6.v; hierarchy -top sat_reduce_xnor_A_SIGNED_1_A_WIDTH_9_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_reduce_xnor_A_SIGNED_1_A_WIDTH_9_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_reduce_xnor_A_SIGNED_1_A_WIDTH_9_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_reduce_xnor_A_SIGNED_0_A_WIDTH_4_Y_WIDTH_3.v; hierarchy -top sat_reduce_xnor_A_SIGNED_0_A_WIDTH_4_Y_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_reduce_xnor_A_SIGNED_0_A_WIDTH_4_Y_WIDTH_3' -q -q 2>/dev/null || echo sat_reduce_xnor_A_SIGNED_0_A_WIDTH_4_Y_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_reduce_xnor_A_SIGNED_1_A_WIDTH_4_Y_WIDTH_3.v; hierarchy -top sat_reduce_xnor_A_SIGNED_1_A_WIDTH_4_Y_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_reduce_xnor_A_SIGNED_1_A_WIDTH_4_Y_WIDTH_3' -q -q 2>/dev/null || echo sat_reduce_xnor_A_SIGNED_1_A_WIDTH_4_Y_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_reduce_xnor_A_SIGNED_0_A_WIDTH_9_Y_WIDTH_8.v; hierarchy -top sat_reduce_xnor_A_SIGNED_0_A_WIDTH_9_Y_WIDTH_8; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_reduce_xnor_A_SIGNED_0_A_WIDTH_9_Y_WIDTH_8' -q -q 2>/dev/null || echo sat_reduce_xnor_A_SIGNED_0_A_WIDTH_9_Y_WIDTH_8 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_reduce_xnor_A_SIGNED_1_A_WIDTH_9_Y_WIDTH_8.v; hierarchy -top sat_reduce_xnor_A_SIGNED_1_A_WIDTH_9_Y_WIDTH_8; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_reduce_xnor_A_SIGNED_1_A_WIDTH_9_Y_WIDTH_8' -q -q 2>/dev/null || echo sat_reduce_xnor_A_SIGNED_1_A_WIDTH_9_Y_WIDTH_8 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_reduce_bool_A_SIGNED_0_A_WIDTH_1_Y_WIDTH_1.v; hierarchy -top sat_reduce_bool_A_SIGNED_0_A_WIDTH_1_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_reduce_bool_A_SIGNED_0_A_WIDTH_1_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_reduce_bool_A_SIGNED_0_A_WIDTH_1_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_reduce_bool_A_SIGNED_1_A_WIDTH_1_Y_WIDTH_1.v; hierarchy -top sat_reduce_bool_A_SIGNED_1_A_WIDTH_1_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_reduce_bool_A_SIGNED_1_A_WIDTH_1_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_reduce_bool_A_SIGNED_1_A_WIDTH_1_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_reduce_bool_A_SIGNED_0_A_WIDTH_3_Y_WIDTH_6.v; hierarchy -top sat_reduce_bool_A_SIGNED_0_A_WIDTH_3_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_reduce_bool_A_SIGNED_0_A_WIDTH_3_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_reduce_bool_A_SIGNED_0_A_WIDTH_3_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_reduce_bool_A_SIGNED_1_A_WIDTH_3_Y_WIDTH_6.v; hierarchy -top sat_reduce_bool_A_SIGNED_1_A_WIDTH_3_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_reduce_bool_A_SIGNED_1_A_WIDTH_3_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_reduce_bool_A_SIGNED_1_A_WIDTH_3_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_reduce_bool_A_SIGNED_0_A_WIDTH_6_Y_WIDTH_3.v; hierarchy -top sat_reduce_bool_A_SIGNED_0_A_WIDTH_6_Y_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_reduce_bool_A_SIGNED_0_A_WIDTH_6_Y_WIDTH_3' -q -q 2>/dev/null || echo sat_reduce_bool_A_SIGNED_0_A_WIDTH_6_Y_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_reduce_bool_A_SIGNED_1_A_WIDTH_6_Y_WIDTH_3.v; hierarchy -top sat_reduce_bool_A_SIGNED_1_A_WIDTH_6_Y_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_reduce_bool_A_SIGNED_1_A_WIDTH_6_Y_WIDTH_3' -q -q 2>/dev/null || echo sat_reduce_bool_A_SIGNED_1_A_WIDTH_6_Y_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_reduce_bool_A_SIGNED_0_A_WIDTH_6_Y_WIDTH_5.v; hierarchy -top sat_reduce_bool_A_SIGNED_0_A_WIDTH_6_Y_WIDTH_5; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_reduce_bool_A_SIGNED_0_A_WIDTH_6_Y_WIDTH_5' -q -q 2>/dev/null || echo sat_reduce_bool_A_SIGNED_0_A_WIDTH_6_Y_WIDTH_5 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_reduce_bool_A_SIGNED_1_A_WIDTH_6_Y_WIDTH_5.v; hierarchy -top sat_reduce_bool_A_SIGNED_1_A_WIDTH_6_Y_WIDTH_5; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_reduce_bool_A_SIGNED_1_A_WIDTH_6_Y_WIDTH_5' -q -q 2>/dev/null || echo sat_reduce_bool_A_SIGNED_1_A_WIDTH_6_Y_WIDTH_5 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_reduce_bool_A_SIGNED_0_A_WIDTH_10_Y_WIDTH_2.v; hierarchy -top sat_reduce_bool_A_SIGNED_0_A_WIDTH_10_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_reduce_bool_A_SIGNED_0_A_WIDTH_10_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_reduce_bool_A_SIGNED_0_A_WIDTH_10_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_reduce_bool_A_SIGNED_1_A_WIDTH_10_Y_WIDTH_2.v; hierarchy -top sat_reduce_bool_A_SIGNED_1_A_WIDTH_10_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_reduce_bool_A_SIGNED_1_A_WIDTH_10_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_reduce_bool_A_SIGNED_1_A_WIDTH_10_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_reduce_bool_A_SIGNED_0_A_WIDTH_1_Y_WIDTH_5.v; hierarchy -top sat_reduce_bool_A_SIGNED_0_A_WIDTH_1_Y_WIDTH_5; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_reduce_bool_A_SIGNED_0_A_WIDTH_1_Y_WIDTH_5' -q -q 2>/dev/null || echo sat_reduce_bool_A_SIGNED_0_A_WIDTH_1_Y_WIDTH_5 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_reduce_bool_A_SIGNED_1_A_WIDTH_1_Y_WIDTH_5.v; hierarchy -top sat_reduce_bool_A_SIGNED_1_A_WIDTH_1_Y_WIDTH_5; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_reduce_bool_A_SIGNED_1_A_WIDTH_1_Y_WIDTH_5' -q -q 2>/dev/null || echo sat_reduce_bool_A_SIGNED_1_A_WIDTH_1_Y_WIDTH_5 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_reduce_bool_A_SIGNED_0_A_WIDTH_8_Y_WIDTH_1.v; hierarchy -top sat_reduce_bool_A_SIGNED_0_A_WIDTH_8_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_reduce_bool_A_SIGNED_0_A_WIDTH_8_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_reduce_bool_A_SIGNED_0_A_WIDTH_8_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_reduce_bool_A_SIGNED_1_A_WIDTH_8_Y_WIDTH_1.v; hierarchy -top sat_reduce_bool_A_SIGNED_1_A_WIDTH_8_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_reduce_bool_A_SIGNED_1_A_WIDTH_8_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_reduce_bool_A_SIGNED_1_A_WIDTH_8_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_reduce_bool_A_SIGNED_0_A_WIDTH_9_Y_WIDTH_10.v; hierarchy -top sat_reduce_bool_A_SIGNED_0_A_WIDTH_9_Y_WIDTH_10; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_reduce_bool_A_SIGNED_0_A_WIDTH_9_Y_WIDTH_10' -q -q 2>/dev/null || echo sat_reduce_bool_A_SIGNED_0_A_WIDTH_9_Y_WIDTH_10 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_reduce_bool_A_SIGNED_1_A_WIDTH_9_Y_WIDTH_10.v; hierarchy -top sat_reduce_bool_A_SIGNED_1_A_WIDTH_9_Y_WIDTH_10; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_reduce_bool_A_SIGNED_1_A_WIDTH_9_Y_WIDTH_10' -q -q 2>/dev/null || echo sat_reduce_bool_A_SIGNED_1_A_WIDTH_9_Y_WIDTH_10 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_reduce_bool_A_SIGNED_0_A_WIDTH_2_Y_WIDTH_3.v; hierarchy -top sat_reduce_bool_A_SIGNED_0_A_WIDTH_2_Y_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_reduce_bool_A_SIGNED_0_A_WIDTH_2_Y_WIDTH_3' -q -q 2>/dev/null || echo sat_reduce_bool_A_SIGNED_0_A_WIDTH_2_Y_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_reduce_bool_A_SIGNED_1_A_WIDTH_2_Y_WIDTH_3.v; hierarchy -top sat_reduce_bool_A_SIGNED_1_A_WIDTH_2_Y_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_reduce_bool_A_SIGNED_1_A_WIDTH_2_Y_WIDTH_3' -q -q 2>/dev/null || echo sat_reduce_bool_A_SIGNED_1_A_WIDTH_2_Y_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_reduce_bool_A_SIGNED_0_A_WIDTH_10_Y_WIDTH_9.v; hierarchy -top sat_reduce_bool_A_SIGNED_0_A_WIDTH_10_Y_WIDTH_9; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_reduce_bool_A_SIGNED_0_A_WIDTH_10_Y_WIDTH_9' -q -q 2>/dev/null || echo sat_reduce_bool_A_SIGNED_0_A_WIDTH_10_Y_WIDTH_9 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_reduce_bool_A_SIGNED_1_A_WIDTH_10_Y_WIDTH_9.v; hierarchy -top sat_reduce_bool_A_SIGNED_1_A_WIDTH_10_Y_WIDTH_9; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_reduce_bool_A_SIGNED_1_A_WIDTH_10_Y_WIDTH_9' -q -q 2>/dev/null || echo sat_reduce_bool_A_SIGNED_1_A_WIDTH_10_Y_WIDTH_9 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_reduce_bool_A_SIGNED_0_A_WIDTH_5_Y_WIDTH_4.v; hierarchy -top sat_reduce_bool_A_SIGNED_0_A_WIDTH_5_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_reduce_bool_A_SIGNED_0_A_WIDTH_5_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_reduce_bool_A_SIGNED_0_A_WIDTH_5_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_reduce_bool_A_SIGNED_1_A_WIDTH_5_Y_WIDTH_4.v; hierarchy -top sat_reduce_bool_A_SIGNED_1_A_WIDTH_5_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_reduce_bool_A_SIGNED_1_A_WIDTH_5_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_reduce_bool_A_SIGNED_1_A_WIDTH_5_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_reduce_bool_A_SIGNED_0_A_WIDTH_5_Y_WIDTH_4.v; hierarchy -top sat_reduce_bool_A_SIGNED_0_A_WIDTH_5_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_reduce_bool_A_SIGNED_0_A_WIDTH_5_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_reduce_bool_A_SIGNED_0_A_WIDTH_5_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_reduce_bool_A_SIGNED_1_A_WIDTH_5_Y_WIDTH_4.v; hierarchy -top sat_reduce_bool_A_SIGNED_1_A_WIDTH_5_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_reduce_bool_A_SIGNED_1_A_WIDTH_5_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_reduce_bool_A_SIGNED_1_A_WIDTH_5_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_reduce_bool_A_SIGNED_0_A_WIDTH_1_Y_WIDTH_4.v; hierarchy -top sat_reduce_bool_A_SIGNED_0_A_WIDTH_1_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_reduce_bool_A_SIGNED_0_A_WIDTH_1_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_reduce_bool_A_SIGNED_0_A_WIDTH_1_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_reduce_bool_A_SIGNED_1_A_WIDTH_1_Y_WIDTH_4.v; hierarchy -top sat_reduce_bool_A_SIGNED_1_A_WIDTH_1_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_reduce_bool_A_SIGNED_1_A_WIDTH_1_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_reduce_bool_A_SIGNED_1_A_WIDTH_1_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_reduce_bool_A_SIGNED_0_A_WIDTH_3_Y_WIDTH_10.v; hierarchy -top sat_reduce_bool_A_SIGNED_0_A_WIDTH_3_Y_WIDTH_10; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_reduce_bool_A_SIGNED_0_A_WIDTH_3_Y_WIDTH_10' -q -q 2>/dev/null || echo sat_reduce_bool_A_SIGNED_0_A_WIDTH_3_Y_WIDTH_10 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_reduce_bool_A_SIGNED_1_A_WIDTH_3_Y_WIDTH_10.v; hierarchy -top sat_reduce_bool_A_SIGNED_1_A_WIDTH_3_Y_WIDTH_10; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_reduce_bool_A_SIGNED_1_A_WIDTH_3_Y_WIDTH_10' -q -q 2>/dev/null || echo sat_reduce_bool_A_SIGNED_1_A_WIDTH_3_Y_WIDTH_10 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_reduce_bool_A_SIGNED_0_A_WIDTH_8_Y_WIDTH_2.v; hierarchy -top sat_reduce_bool_A_SIGNED_0_A_WIDTH_8_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_reduce_bool_A_SIGNED_0_A_WIDTH_8_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_reduce_bool_A_SIGNED_0_A_WIDTH_8_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_reduce_bool_A_SIGNED_1_A_WIDTH_8_Y_WIDTH_2.v; hierarchy -top sat_reduce_bool_A_SIGNED_1_A_WIDTH_8_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_reduce_bool_A_SIGNED_1_A_WIDTH_8_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_reduce_bool_A_SIGNED_1_A_WIDTH_8_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_reduce_bool_A_SIGNED_0_A_WIDTH_1_Y_WIDTH_8.v; hierarchy -top sat_reduce_bool_A_SIGNED_0_A_WIDTH_1_Y_WIDTH_8; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_reduce_bool_A_SIGNED_0_A_WIDTH_1_Y_WIDTH_8' -q -q 2>/dev/null || echo sat_reduce_bool_A_SIGNED_0_A_WIDTH_1_Y_WIDTH_8 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_reduce_bool_A_SIGNED_1_A_WIDTH_1_Y_WIDTH_8.v; hierarchy -top sat_reduce_bool_A_SIGNED_1_A_WIDTH_1_Y_WIDTH_8; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_reduce_bool_A_SIGNED_1_A_WIDTH_1_Y_WIDTH_8' -q -q 2>/dev/null || echo sat_reduce_bool_A_SIGNED_1_A_WIDTH_1_Y_WIDTH_8 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_reduce_bool_A_SIGNED_0_A_WIDTH_1_Y_WIDTH_4.v; hierarchy -top sat_reduce_bool_A_SIGNED_0_A_WIDTH_1_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_reduce_bool_A_SIGNED_0_A_WIDTH_1_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_reduce_bool_A_SIGNED_0_A_WIDTH_1_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_reduce_bool_A_SIGNED_1_A_WIDTH_1_Y_WIDTH_4.v; hierarchy -top sat_reduce_bool_A_SIGNED_1_A_WIDTH_1_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_reduce_bool_A_SIGNED_1_A_WIDTH_1_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_reduce_bool_A_SIGNED_1_A_WIDTH_1_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_reduce_bool_A_SIGNED_0_A_WIDTH_1_Y_WIDTH_10.v; hierarchy -top sat_reduce_bool_A_SIGNED_0_A_WIDTH_1_Y_WIDTH_10; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_reduce_bool_A_SIGNED_0_A_WIDTH_1_Y_WIDTH_10' -q -q 2>/dev/null || echo sat_reduce_bool_A_SIGNED_0_A_WIDTH_1_Y_WIDTH_10 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_reduce_bool_A_SIGNED_1_A_WIDTH_1_Y_WIDTH_10.v; hierarchy -top sat_reduce_bool_A_SIGNED_1_A_WIDTH_1_Y_WIDTH_10; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_reduce_bool_A_SIGNED_1_A_WIDTH_1_Y_WIDTH_10' -q -q 2>/dev/null || echo sat_reduce_bool_A_SIGNED_1_A_WIDTH_1_Y_WIDTH_10 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_reduce_bool_A_SIGNED_0_A_WIDTH_1_Y_WIDTH_4.v; hierarchy -top sat_reduce_bool_A_SIGNED_0_A_WIDTH_1_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_reduce_bool_A_SIGNED_0_A_WIDTH_1_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_reduce_bool_A_SIGNED_0_A_WIDTH_1_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_reduce_bool_A_SIGNED_1_A_WIDTH_1_Y_WIDTH_4.v; hierarchy -top sat_reduce_bool_A_SIGNED_1_A_WIDTH_1_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_reduce_bool_A_SIGNED_1_A_WIDTH_1_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_reduce_bool_A_SIGNED_1_A_WIDTH_1_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_reduce_bool_A_SIGNED_0_A_WIDTH_9_Y_WIDTH_5.v; hierarchy -top sat_reduce_bool_A_SIGNED_0_A_WIDTH_9_Y_WIDTH_5; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_reduce_bool_A_SIGNED_0_A_WIDTH_9_Y_WIDTH_5' -q -q 2>/dev/null || echo sat_reduce_bool_A_SIGNED_0_A_WIDTH_9_Y_WIDTH_5 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_reduce_bool_A_SIGNED_1_A_WIDTH_9_Y_WIDTH_5.v; hierarchy -top sat_reduce_bool_A_SIGNED_1_A_WIDTH_9_Y_WIDTH_5; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_reduce_bool_A_SIGNED_1_A_WIDTH_9_Y_WIDTH_5' -q -q 2>/dev/null || echo sat_reduce_bool_A_SIGNED_1_A_WIDTH_9_Y_WIDTH_5 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_reduce_bool_A_SIGNED_0_A_WIDTH_5_Y_WIDTH_9.v; hierarchy -top sat_reduce_bool_A_SIGNED_0_A_WIDTH_5_Y_WIDTH_9; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_reduce_bool_A_SIGNED_0_A_WIDTH_5_Y_WIDTH_9' -q -q 2>/dev/null || echo sat_reduce_bool_A_SIGNED_0_A_WIDTH_5_Y_WIDTH_9 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_reduce_bool_A_SIGNED_1_A_WIDTH_5_Y_WIDTH_9.v; hierarchy -top sat_reduce_bool_A_SIGNED_1_A_WIDTH_5_Y_WIDTH_9; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_reduce_bool_A_SIGNED_1_A_WIDTH_5_Y_WIDTH_9' -q -q 2>/dev/null || echo sat_reduce_bool_A_SIGNED_1_A_WIDTH_5_Y_WIDTH_9 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_reduce_bool_A_SIGNED_0_A_WIDTH_10_Y_WIDTH_10.v; hierarchy -top sat_reduce_bool_A_SIGNED_0_A_WIDTH_10_Y_WIDTH_10; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_reduce_bool_A_SIGNED_0_A_WIDTH_10_Y_WIDTH_10' -q -q 2>/dev/null || echo sat_reduce_bool_A_SIGNED_0_A_WIDTH_10_Y_WIDTH_10 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_reduce_bool_A_SIGNED_1_A_WIDTH_10_Y_WIDTH_10.v; hierarchy -top sat_reduce_bool_A_SIGNED_1_A_WIDTH_10_Y_WIDTH_10; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_reduce_bool_A_SIGNED_1_A_WIDTH_10_Y_WIDTH_10' -q -q 2>/dev/null || echo sat_reduce_bool_A_SIGNED_1_A_WIDTH_10_Y_WIDTH_10 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_reduce_bool_A_SIGNED_0_A_WIDTH_9_Y_WIDTH_7.v; hierarchy -top sat_reduce_bool_A_SIGNED_0_A_WIDTH_9_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_reduce_bool_A_SIGNED_0_A_WIDTH_9_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_reduce_bool_A_SIGNED_0_A_WIDTH_9_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_reduce_bool_A_SIGNED_1_A_WIDTH_9_Y_WIDTH_7.v; hierarchy -top sat_reduce_bool_A_SIGNED_1_A_WIDTH_9_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_reduce_bool_A_SIGNED_1_A_WIDTH_9_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_reduce_bool_A_SIGNED_1_A_WIDTH_9_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_reduce_bool_A_SIGNED_0_A_WIDTH_3_Y_WIDTH_6.v; hierarchy -top sat_reduce_bool_A_SIGNED_0_A_WIDTH_3_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_reduce_bool_A_SIGNED_0_A_WIDTH_3_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_reduce_bool_A_SIGNED_0_A_WIDTH_3_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_reduce_bool_A_SIGNED_1_A_WIDTH_3_Y_WIDTH_6.v; hierarchy -top sat_reduce_bool_A_SIGNED_1_A_WIDTH_3_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_reduce_bool_A_SIGNED_1_A_WIDTH_3_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_reduce_bool_A_SIGNED_1_A_WIDTH_3_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_reduce_bool_A_SIGNED_0_A_WIDTH_3_Y_WIDTH_4.v; hierarchy -top sat_reduce_bool_A_SIGNED_0_A_WIDTH_3_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_reduce_bool_A_SIGNED_0_A_WIDTH_3_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_reduce_bool_A_SIGNED_0_A_WIDTH_3_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_reduce_bool_A_SIGNED_1_A_WIDTH_3_Y_WIDTH_4.v; hierarchy -top sat_reduce_bool_A_SIGNED_1_A_WIDTH_3_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_reduce_bool_A_SIGNED_1_A_WIDTH_3_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_reduce_bool_A_SIGNED_1_A_WIDTH_3_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_reduce_bool_A_SIGNED_0_A_WIDTH_6_Y_WIDTH_1.v; hierarchy -top sat_reduce_bool_A_SIGNED_0_A_WIDTH_6_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_reduce_bool_A_SIGNED_0_A_WIDTH_6_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_reduce_bool_A_SIGNED_0_A_WIDTH_6_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_reduce_bool_A_SIGNED_1_A_WIDTH_6_Y_WIDTH_1.v; hierarchy -top sat_reduce_bool_A_SIGNED_1_A_WIDTH_6_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_reduce_bool_A_SIGNED_1_A_WIDTH_6_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_reduce_bool_A_SIGNED_1_A_WIDTH_6_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_reduce_bool_A_SIGNED_0_A_WIDTH_9_Y_WIDTH_2.v; hierarchy -top sat_reduce_bool_A_SIGNED_0_A_WIDTH_9_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_reduce_bool_A_SIGNED_0_A_WIDTH_9_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_reduce_bool_A_SIGNED_0_A_WIDTH_9_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_reduce_bool_A_SIGNED_1_A_WIDTH_9_Y_WIDTH_2.v; hierarchy -top sat_reduce_bool_A_SIGNED_1_A_WIDTH_9_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_reduce_bool_A_SIGNED_1_A_WIDTH_9_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_reduce_bool_A_SIGNED_1_A_WIDTH_9_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_reduce_bool_A_SIGNED_0_A_WIDTH_7_Y_WIDTH_3.v; hierarchy -top sat_reduce_bool_A_SIGNED_0_A_WIDTH_7_Y_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_reduce_bool_A_SIGNED_0_A_WIDTH_7_Y_WIDTH_3' -q -q 2>/dev/null || echo sat_reduce_bool_A_SIGNED_0_A_WIDTH_7_Y_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_reduce_bool_A_SIGNED_1_A_WIDTH_7_Y_WIDTH_3.v; hierarchy -top sat_reduce_bool_A_SIGNED_1_A_WIDTH_7_Y_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_reduce_bool_A_SIGNED_1_A_WIDTH_7_Y_WIDTH_3' -q -q 2>/dev/null || echo sat_reduce_bool_A_SIGNED_1_A_WIDTH_7_Y_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_reduce_bool_A_SIGNED_0_A_WIDTH_7_Y_WIDTH_9.v; hierarchy -top sat_reduce_bool_A_SIGNED_0_A_WIDTH_7_Y_WIDTH_9; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_reduce_bool_A_SIGNED_0_A_WIDTH_7_Y_WIDTH_9' -q -q 2>/dev/null || echo sat_reduce_bool_A_SIGNED_0_A_WIDTH_7_Y_WIDTH_9 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_reduce_bool_A_SIGNED_1_A_WIDTH_7_Y_WIDTH_9.v; hierarchy -top sat_reduce_bool_A_SIGNED_1_A_WIDTH_7_Y_WIDTH_9; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_reduce_bool_A_SIGNED_1_A_WIDTH_7_Y_WIDTH_9' -q -q 2>/dev/null || echo sat_reduce_bool_A_SIGNED_1_A_WIDTH_7_Y_WIDTH_9 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_reduce_bool_A_SIGNED_0_A_WIDTH_2_Y_WIDTH_4.v; hierarchy -top sat_reduce_bool_A_SIGNED_0_A_WIDTH_2_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_reduce_bool_A_SIGNED_0_A_WIDTH_2_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_reduce_bool_A_SIGNED_0_A_WIDTH_2_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_reduce_bool_A_SIGNED_1_A_WIDTH_2_Y_WIDTH_4.v; hierarchy -top sat_reduce_bool_A_SIGNED_1_A_WIDTH_2_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_reduce_bool_A_SIGNED_1_A_WIDTH_2_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_reduce_bool_A_SIGNED_1_A_WIDTH_2_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_reduce_bool_A_SIGNED_0_A_WIDTH_8_Y_WIDTH_6.v; hierarchy -top sat_reduce_bool_A_SIGNED_0_A_WIDTH_8_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_reduce_bool_A_SIGNED_0_A_WIDTH_8_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_reduce_bool_A_SIGNED_0_A_WIDTH_8_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_reduce_bool_A_SIGNED_1_A_WIDTH_8_Y_WIDTH_6.v; hierarchy -top sat_reduce_bool_A_SIGNED_1_A_WIDTH_8_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_reduce_bool_A_SIGNED_1_A_WIDTH_8_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_reduce_bool_A_SIGNED_1_A_WIDTH_8_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_reduce_bool_A_SIGNED_0_A_WIDTH_7_Y_WIDTH_5.v; hierarchy -top sat_reduce_bool_A_SIGNED_0_A_WIDTH_7_Y_WIDTH_5; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_reduce_bool_A_SIGNED_0_A_WIDTH_7_Y_WIDTH_5' -q -q 2>/dev/null || echo sat_reduce_bool_A_SIGNED_0_A_WIDTH_7_Y_WIDTH_5 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_reduce_bool_A_SIGNED_1_A_WIDTH_7_Y_WIDTH_5.v; hierarchy -top sat_reduce_bool_A_SIGNED_1_A_WIDTH_7_Y_WIDTH_5; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_reduce_bool_A_SIGNED_1_A_WIDTH_7_Y_WIDTH_5' -q -q 2>/dev/null || echo sat_reduce_bool_A_SIGNED_1_A_WIDTH_7_Y_WIDTH_5 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_reduce_bool_A_SIGNED_0_A_WIDTH_9_Y_WIDTH_4.v; hierarchy -top sat_reduce_bool_A_SIGNED_0_A_WIDTH_9_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_reduce_bool_A_SIGNED_0_A_WIDTH_9_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_reduce_bool_A_SIGNED_0_A_WIDTH_9_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_reduce_bool_A_SIGNED_1_A_WIDTH_9_Y_WIDTH_4.v; hierarchy -top sat_reduce_bool_A_SIGNED_1_A_WIDTH_9_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_reduce_bool_A_SIGNED_1_A_WIDTH_9_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_reduce_bool_A_SIGNED_1_A_WIDTH_9_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_reduce_bool_A_SIGNED_0_A_WIDTH_9_Y_WIDTH_6.v; hierarchy -top sat_reduce_bool_A_SIGNED_0_A_WIDTH_9_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_reduce_bool_A_SIGNED_0_A_WIDTH_9_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_reduce_bool_A_SIGNED_0_A_WIDTH_9_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_reduce_bool_A_SIGNED_1_A_WIDTH_9_Y_WIDTH_6.v; hierarchy -top sat_reduce_bool_A_SIGNED_1_A_WIDTH_9_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_reduce_bool_A_SIGNED_1_A_WIDTH_9_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_reduce_bool_A_SIGNED_1_A_WIDTH_9_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_reduce_bool_A_SIGNED_0_A_WIDTH_7_Y_WIDTH_2.v; hierarchy -top sat_reduce_bool_A_SIGNED_0_A_WIDTH_7_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_reduce_bool_A_SIGNED_0_A_WIDTH_7_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_reduce_bool_A_SIGNED_0_A_WIDTH_7_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_reduce_bool_A_SIGNED_1_A_WIDTH_7_Y_WIDTH_2.v; hierarchy -top sat_reduce_bool_A_SIGNED_1_A_WIDTH_7_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_reduce_bool_A_SIGNED_1_A_WIDTH_7_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_reduce_bool_A_SIGNED_1_A_WIDTH_7_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_reduce_bool_A_SIGNED_0_A_WIDTH_4_Y_WIDTH_10.v; hierarchy -top sat_reduce_bool_A_SIGNED_0_A_WIDTH_4_Y_WIDTH_10; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_reduce_bool_A_SIGNED_0_A_WIDTH_4_Y_WIDTH_10' -q -q 2>/dev/null || echo sat_reduce_bool_A_SIGNED_0_A_WIDTH_4_Y_WIDTH_10 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_reduce_bool_A_SIGNED_1_A_WIDTH_4_Y_WIDTH_10.v; hierarchy -top sat_reduce_bool_A_SIGNED_1_A_WIDTH_4_Y_WIDTH_10; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_reduce_bool_A_SIGNED_1_A_WIDTH_4_Y_WIDTH_10' -q -q 2>/dev/null || echo sat_reduce_bool_A_SIGNED_1_A_WIDTH_4_Y_WIDTH_10 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_reduce_bool_A_SIGNED_0_A_WIDTH_7_Y_WIDTH_8.v; hierarchy -top sat_reduce_bool_A_SIGNED_0_A_WIDTH_7_Y_WIDTH_8; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_reduce_bool_A_SIGNED_0_A_WIDTH_7_Y_WIDTH_8' -q -q 2>/dev/null || echo sat_reduce_bool_A_SIGNED_0_A_WIDTH_7_Y_WIDTH_8 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_reduce_bool_A_SIGNED_1_A_WIDTH_7_Y_WIDTH_8.v; hierarchy -top sat_reduce_bool_A_SIGNED_1_A_WIDTH_7_Y_WIDTH_8; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_reduce_bool_A_SIGNED_1_A_WIDTH_7_Y_WIDTH_8' -q -q 2>/dev/null || echo sat_reduce_bool_A_SIGNED_1_A_WIDTH_7_Y_WIDTH_8 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_reduce_bool_A_SIGNED_0_A_WIDTH_9_Y_WIDTH_5.v; hierarchy -top sat_reduce_bool_A_SIGNED_0_A_WIDTH_9_Y_WIDTH_5; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_reduce_bool_A_SIGNED_0_A_WIDTH_9_Y_WIDTH_5' -q -q 2>/dev/null || echo sat_reduce_bool_A_SIGNED_0_A_WIDTH_9_Y_WIDTH_5 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_reduce_bool_A_SIGNED_1_A_WIDTH_9_Y_WIDTH_5.v; hierarchy -top sat_reduce_bool_A_SIGNED_1_A_WIDTH_9_Y_WIDTH_5; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_reduce_bool_A_SIGNED_1_A_WIDTH_9_Y_WIDTH_5' -q -q 2>/dev/null || echo sat_reduce_bool_A_SIGNED_1_A_WIDTH_9_Y_WIDTH_5 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_reduce_bool_A_SIGNED_0_A_WIDTH_2_Y_WIDTH_2.v; hierarchy -top sat_reduce_bool_A_SIGNED_0_A_WIDTH_2_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_reduce_bool_A_SIGNED_0_A_WIDTH_2_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_reduce_bool_A_SIGNED_0_A_WIDTH_2_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_reduce_bool_A_SIGNED_1_A_WIDTH_2_Y_WIDTH_2.v; hierarchy -top sat_reduce_bool_A_SIGNED_1_A_WIDTH_2_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_reduce_bool_A_SIGNED_1_A_WIDTH_2_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_reduce_bool_A_SIGNED_1_A_WIDTH_2_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_reduce_bool_A_SIGNED_0_A_WIDTH_10_Y_WIDTH_6.v; hierarchy -top sat_reduce_bool_A_SIGNED_0_A_WIDTH_10_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_reduce_bool_A_SIGNED_0_A_WIDTH_10_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_reduce_bool_A_SIGNED_0_A_WIDTH_10_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_reduce_bool_A_SIGNED_1_A_WIDTH_10_Y_WIDTH_6.v; hierarchy -top sat_reduce_bool_A_SIGNED_1_A_WIDTH_10_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_reduce_bool_A_SIGNED_1_A_WIDTH_10_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_reduce_bool_A_SIGNED_1_A_WIDTH_10_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_reduce_bool_A_SIGNED_0_A_WIDTH_10_Y_WIDTH_1.v; hierarchy -top sat_reduce_bool_A_SIGNED_0_A_WIDTH_10_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_reduce_bool_A_SIGNED_0_A_WIDTH_10_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_reduce_bool_A_SIGNED_0_A_WIDTH_10_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_reduce_bool_A_SIGNED_1_A_WIDTH_10_Y_WIDTH_1.v; hierarchy -top sat_reduce_bool_A_SIGNED_1_A_WIDTH_10_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_reduce_bool_A_SIGNED_1_A_WIDTH_10_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_reduce_bool_A_SIGNED_1_A_WIDTH_10_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_reduce_bool_A_SIGNED_0_A_WIDTH_4_Y_WIDTH_3.v; hierarchy -top sat_reduce_bool_A_SIGNED_0_A_WIDTH_4_Y_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_reduce_bool_A_SIGNED_0_A_WIDTH_4_Y_WIDTH_3' -q -q 2>/dev/null || echo sat_reduce_bool_A_SIGNED_0_A_WIDTH_4_Y_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_reduce_bool_A_SIGNED_1_A_WIDTH_4_Y_WIDTH_3.v; hierarchy -top sat_reduce_bool_A_SIGNED_1_A_WIDTH_4_Y_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_reduce_bool_A_SIGNED_1_A_WIDTH_4_Y_WIDTH_3' -q -q 2>/dev/null || echo sat_reduce_bool_A_SIGNED_1_A_WIDTH_4_Y_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_reduce_bool_A_SIGNED_0_A_WIDTH_10_Y_WIDTH_7.v; hierarchy -top sat_reduce_bool_A_SIGNED_0_A_WIDTH_10_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_reduce_bool_A_SIGNED_0_A_WIDTH_10_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_reduce_bool_A_SIGNED_0_A_WIDTH_10_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_reduce_bool_A_SIGNED_1_A_WIDTH_10_Y_WIDTH_7.v; hierarchy -top sat_reduce_bool_A_SIGNED_1_A_WIDTH_10_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_reduce_bool_A_SIGNED_1_A_WIDTH_10_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_reduce_bool_A_SIGNED_1_A_WIDTH_10_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_reduce_bool_A_SIGNED_0_A_WIDTH_10_Y_WIDTH_2.v; hierarchy -top sat_reduce_bool_A_SIGNED_0_A_WIDTH_10_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_reduce_bool_A_SIGNED_0_A_WIDTH_10_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_reduce_bool_A_SIGNED_0_A_WIDTH_10_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_reduce_bool_A_SIGNED_1_A_WIDTH_10_Y_WIDTH_2.v; hierarchy -top sat_reduce_bool_A_SIGNED_1_A_WIDTH_10_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_reduce_bool_A_SIGNED_1_A_WIDTH_10_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_reduce_bool_A_SIGNED_1_A_WIDTH_10_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_reduce_bool_A_SIGNED_0_A_WIDTH_4_Y_WIDTH_8.v; hierarchy -top sat_reduce_bool_A_SIGNED_0_A_WIDTH_4_Y_WIDTH_8; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_reduce_bool_A_SIGNED_0_A_WIDTH_4_Y_WIDTH_8' -q -q 2>/dev/null || echo sat_reduce_bool_A_SIGNED_0_A_WIDTH_4_Y_WIDTH_8 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_reduce_bool_A_SIGNED_1_A_WIDTH_4_Y_WIDTH_8.v; hierarchy -top sat_reduce_bool_A_SIGNED_1_A_WIDTH_4_Y_WIDTH_8; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_reduce_bool_A_SIGNED_1_A_WIDTH_4_Y_WIDTH_8' -q -q 2>/dev/null || echo sat_reduce_bool_A_SIGNED_1_A_WIDTH_4_Y_WIDTH_8 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_reduce_bool_A_SIGNED_0_A_WIDTH_2_Y_WIDTH_1.v; hierarchy -top sat_reduce_bool_A_SIGNED_0_A_WIDTH_2_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_reduce_bool_A_SIGNED_0_A_WIDTH_2_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_reduce_bool_A_SIGNED_0_A_WIDTH_2_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_reduce_bool_A_SIGNED_1_A_WIDTH_2_Y_WIDTH_1.v; hierarchy -top sat_reduce_bool_A_SIGNED_1_A_WIDTH_2_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_reduce_bool_A_SIGNED_1_A_WIDTH_2_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_reduce_bool_A_SIGNED_1_A_WIDTH_2_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_reduce_bool_A_SIGNED_0_A_WIDTH_5_Y_WIDTH_10.v; hierarchy -top sat_reduce_bool_A_SIGNED_0_A_WIDTH_5_Y_WIDTH_10; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_reduce_bool_A_SIGNED_0_A_WIDTH_5_Y_WIDTH_10' -q -q 2>/dev/null || echo sat_reduce_bool_A_SIGNED_0_A_WIDTH_5_Y_WIDTH_10 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_reduce_bool_A_SIGNED_1_A_WIDTH_5_Y_WIDTH_10.v; hierarchy -top sat_reduce_bool_A_SIGNED_1_A_WIDTH_5_Y_WIDTH_10; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_reduce_bool_A_SIGNED_1_A_WIDTH_5_Y_WIDTH_10' -q -q 2>/dev/null || echo sat_reduce_bool_A_SIGNED_1_A_WIDTH_5_Y_WIDTH_10 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_reduce_bool_A_SIGNED_0_A_WIDTH_8_Y_WIDTH_10.v; hierarchy -top sat_reduce_bool_A_SIGNED_0_A_WIDTH_8_Y_WIDTH_10; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_reduce_bool_A_SIGNED_0_A_WIDTH_8_Y_WIDTH_10' -q -q 2>/dev/null || echo sat_reduce_bool_A_SIGNED_0_A_WIDTH_8_Y_WIDTH_10 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_reduce_bool_A_SIGNED_1_A_WIDTH_8_Y_WIDTH_10.v; hierarchy -top sat_reduce_bool_A_SIGNED_1_A_WIDTH_8_Y_WIDTH_10; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_reduce_bool_A_SIGNED_1_A_WIDTH_8_Y_WIDTH_10' -q -q 2>/dev/null || echo sat_reduce_bool_A_SIGNED_1_A_WIDTH_8_Y_WIDTH_10 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_reduce_bool_A_SIGNED_0_A_WIDTH_10_Y_WIDTH_8.v; hierarchy -top sat_reduce_bool_A_SIGNED_0_A_WIDTH_10_Y_WIDTH_8; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_reduce_bool_A_SIGNED_0_A_WIDTH_10_Y_WIDTH_8' -q -q 2>/dev/null || echo sat_reduce_bool_A_SIGNED_0_A_WIDTH_10_Y_WIDTH_8 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_reduce_bool_A_SIGNED_1_A_WIDTH_10_Y_WIDTH_8.v; hierarchy -top sat_reduce_bool_A_SIGNED_1_A_WIDTH_10_Y_WIDTH_8; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_reduce_bool_A_SIGNED_1_A_WIDTH_10_Y_WIDTH_8' -q -q 2>/dev/null || echo sat_reduce_bool_A_SIGNED_1_A_WIDTH_10_Y_WIDTH_8 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_reduce_bool_A_SIGNED_0_A_WIDTH_7_Y_WIDTH_2.v; hierarchy -top sat_reduce_bool_A_SIGNED_0_A_WIDTH_7_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_reduce_bool_A_SIGNED_0_A_WIDTH_7_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_reduce_bool_A_SIGNED_0_A_WIDTH_7_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_reduce_bool_A_SIGNED_1_A_WIDTH_7_Y_WIDTH_2.v; hierarchy -top sat_reduce_bool_A_SIGNED_1_A_WIDTH_7_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_reduce_bool_A_SIGNED_1_A_WIDTH_7_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_reduce_bool_A_SIGNED_1_A_WIDTH_7_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_reduce_bool_A_SIGNED_0_A_WIDTH_9_Y_WIDTH_6.v; hierarchy -top sat_reduce_bool_A_SIGNED_0_A_WIDTH_9_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_reduce_bool_A_SIGNED_0_A_WIDTH_9_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_reduce_bool_A_SIGNED_0_A_WIDTH_9_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_reduce_bool_A_SIGNED_1_A_WIDTH_9_Y_WIDTH_6.v; hierarchy -top sat_reduce_bool_A_SIGNED_1_A_WIDTH_9_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_reduce_bool_A_SIGNED_1_A_WIDTH_9_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_reduce_bool_A_SIGNED_1_A_WIDTH_9_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_reduce_bool_A_SIGNED_0_A_WIDTH_4_Y_WIDTH_3.v; hierarchy -top sat_reduce_bool_A_SIGNED_0_A_WIDTH_4_Y_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_reduce_bool_A_SIGNED_0_A_WIDTH_4_Y_WIDTH_3' -q -q 2>/dev/null || echo sat_reduce_bool_A_SIGNED_0_A_WIDTH_4_Y_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_reduce_bool_A_SIGNED_1_A_WIDTH_4_Y_WIDTH_3.v; hierarchy -top sat_reduce_bool_A_SIGNED_1_A_WIDTH_4_Y_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_reduce_bool_A_SIGNED_1_A_WIDTH_4_Y_WIDTH_3' -q -q 2>/dev/null || echo sat_reduce_bool_A_SIGNED_1_A_WIDTH_4_Y_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_reduce_bool_A_SIGNED_0_A_WIDTH_9_Y_WIDTH_8.v; hierarchy -top sat_reduce_bool_A_SIGNED_0_A_WIDTH_9_Y_WIDTH_8; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_reduce_bool_A_SIGNED_0_A_WIDTH_9_Y_WIDTH_8' -q -q 2>/dev/null || echo sat_reduce_bool_A_SIGNED_0_A_WIDTH_9_Y_WIDTH_8 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_reduce_bool_A_SIGNED_1_A_WIDTH_9_Y_WIDTH_8.v; hierarchy -top sat_reduce_bool_A_SIGNED_1_A_WIDTH_9_Y_WIDTH_8; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_reduce_bool_A_SIGNED_1_A_WIDTH_9_Y_WIDTH_8' -q -q 2>/dev/null || echo sat_reduce_bool_A_SIGNED_1_A_WIDTH_9_Y_WIDTH_8 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_logic_not_A_SIGNED_0_A_WIDTH_1_Y_WIDTH_1.v; hierarchy -top sat_logic_not_A_SIGNED_0_A_WIDTH_1_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_logic_not_A_SIGNED_0_A_WIDTH_1_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_logic_not_A_SIGNED_0_A_WIDTH_1_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_logic_not_A_SIGNED_1_A_WIDTH_1_Y_WIDTH_1.v; hierarchy -top sat_logic_not_A_SIGNED_1_A_WIDTH_1_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_logic_not_A_SIGNED_1_A_WIDTH_1_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_logic_not_A_SIGNED_1_A_WIDTH_1_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_logic_not_A_SIGNED_0_A_WIDTH_3_Y_WIDTH_6.v; hierarchy -top sat_logic_not_A_SIGNED_0_A_WIDTH_3_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_logic_not_A_SIGNED_0_A_WIDTH_3_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_logic_not_A_SIGNED_0_A_WIDTH_3_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_logic_not_A_SIGNED_1_A_WIDTH_3_Y_WIDTH_6.v; hierarchy -top sat_logic_not_A_SIGNED_1_A_WIDTH_3_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_logic_not_A_SIGNED_1_A_WIDTH_3_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_logic_not_A_SIGNED_1_A_WIDTH_3_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_logic_not_A_SIGNED_0_A_WIDTH_6_Y_WIDTH_3.v; hierarchy -top sat_logic_not_A_SIGNED_0_A_WIDTH_6_Y_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_logic_not_A_SIGNED_0_A_WIDTH_6_Y_WIDTH_3' -q -q 2>/dev/null || echo sat_logic_not_A_SIGNED_0_A_WIDTH_6_Y_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_logic_not_A_SIGNED_1_A_WIDTH_6_Y_WIDTH_3.v; hierarchy -top sat_logic_not_A_SIGNED_1_A_WIDTH_6_Y_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_logic_not_A_SIGNED_1_A_WIDTH_6_Y_WIDTH_3' -q -q 2>/dev/null || echo sat_logic_not_A_SIGNED_1_A_WIDTH_6_Y_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_logic_not_A_SIGNED_0_A_WIDTH_6_Y_WIDTH_5.v; hierarchy -top sat_logic_not_A_SIGNED_0_A_WIDTH_6_Y_WIDTH_5; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_logic_not_A_SIGNED_0_A_WIDTH_6_Y_WIDTH_5' -q -q 2>/dev/null || echo sat_logic_not_A_SIGNED_0_A_WIDTH_6_Y_WIDTH_5 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_logic_not_A_SIGNED_1_A_WIDTH_6_Y_WIDTH_5.v; hierarchy -top sat_logic_not_A_SIGNED_1_A_WIDTH_6_Y_WIDTH_5; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_logic_not_A_SIGNED_1_A_WIDTH_6_Y_WIDTH_5' -q -q 2>/dev/null || echo sat_logic_not_A_SIGNED_1_A_WIDTH_6_Y_WIDTH_5 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_logic_not_A_SIGNED_0_A_WIDTH_10_Y_WIDTH_2.v; hierarchy -top sat_logic_not_A_SIGNED_0_A_WIDTH_10_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_logic_not_A_SIGNED_0_A_WIDTH_10_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_logic_not_A_SIGNED_0_A_WIDTH_10_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_logic_not_A_SIGNED_1_A_WIDTH_10_Y_WIDTH_2.v; hierarchy -top sat_logic_not_A_SIGNED_1_A_WIDTH_10_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_logic_not_A_SIGNED_1_A_WIDTH_10_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_logic_not_A_SIGNED_1_A_WIDTH_10_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_logic_not_A_SIGNED_0_A_WIDTH_1_Y_WIDTH_5.v; hierarchy -top sat_logic_not_A_SIGNED_0_A_WIDTH_1_Y_WIDTH_5; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_logic_not_A_SIGNED_0_A_WIDTH_1_Y_WIDTH_5' -q -q 2>/dev/null || echo sat_logic_not_A_SIGNED_0_A_WIDTH_1_Y_WIDTH_5 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_logic_not_A_SIGNED_1_A_WIDTH_1_Y_WIDTH_5.v; hierarchy -top sat_logic_not_A_SIGNED_1_A_WIDTH_1_Y_WIDTH_5; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_logic_not_A_SIGNED_1_A_WIDTH_1_Y_WIDTH_5' -q -q 2>/dev/null || echo sat_logic_not_A_SIGNED_1_A_WIDTH_1_Y_WIDTH_5 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_logic_not_A_SIGNED_0_A_WIDTH_8_Y_WIDTH_1.v; hierarchy -top sat_logic_not_A_SIGNED_0_A_WIDTH_8_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_logic_not_A_SIGNED_0_A_WIDTH_8_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_logic_not_A_SIGNED_0_A_WIDTH_8_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_logic_not_A_SIGNED_1_A_WIDTH_8_Y_WIDTH_1.v; hierarchy -top sat_logic_not_A_SIGNED_1_A_WIDTH_8_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_logic_not_A_SIGNED_1_A_WIDTH_8_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_logic_not_A_SIGNED_1_A_WIDTH_8_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_logic_not_A_SIGNED_0_A_WIDTH_9_Y_WIDTH_10.v; hierarchy -top sat_logic_not_A_SIGNED_0_A_WIDTH_9_Y_WIDTH_10; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_logic_not_A_SIGNED_0_A_WIDTH_9_Y_WIDTH_10' -q -q 2>/dev/null || echo sat_logic_not_A_SIGNED_0_A_WIDTH_9_Y_WIDTH_10 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_logic_not_A_SIGNED_1_A_WIDTH_9_Y_WIDTH_10.v; hierarchy -top sat_logic_not_A_SIGNED_1_A_WIDTH_9_Y_WIDTH_10; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_logic_not_A_SIGNED_1_A_WIDTH_9_Y_WIDTH_10' -q -q 2>/dev/null || echo sat_logic_not_A_SIGNED_1_A_WIDTH_9_Y_WIDTH_10 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_logic_not_A_SIGNED_0_A_WIDTH_2_Y_WIDTH_3.v; hierarchy -top sat_logic_not_A_SIGNED_0_A_WIDTH_2_Y_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_logic_not_A_SIGNED_0_A_WIDTH_2_Y_WIDTH_3' -q -q 2>/dev/null || echo sat_logic_not_A_SIGNED_0_A_WIDTH_2_Y_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_logic_not_A_SIGNED_1_A_WIDTH_2_Y_WIDTH_3.v; hierarchy -top sat_logic_not_A_SIGNED_1_A_WIDTH_2_Y_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_logic_not_A_SIGNED_1_A_WIDTH_2_Y_WIDTH_3' -q -q 2>/dev/null || echo sat_logic_not_A_SIGNED_1_A_WIDTH_2_Y_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_logic_not_A_SIGNED_0_A_WIDTH_10_Y_WIDTH_9.v; hierarchy -top sat_logic_not_A_SIGNED_0_A_WIDTH_10_Y_WIDTH_9; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_logic_not_A_SIGNED_0_A_WIDTH_10_Y_WIDTH_9' -q -q 2>/dev/null || echo sat_logic_not_A_SIGNED_0_A_WIDTH_10_Y_WIDTH_9 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_logic_not_A_SIGNED_1_A_WIDTH_10_Y_WIDTH_9.v; hierarchy -top sat_logic_not_A_SIGNED_1_A_WIDTH_10_Y_WIDTH_9; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_logic_not_A_SIGNED_1_A_WIDTH_10_Y_WIDTH_9' -q -q 2>/dev/null || echo sat_logic_not_A_SIGNED_1_A_WIDTH_10_Y_WIDTH_9 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_logic_not_A_SIGNED_0_A_WIDTH_5_Y_WIDTH_4.v; hierarchy -top sat_logic_not_A_SIGNED_0_A_WIDTH_5_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_logic_not_A_SIGNED_0_A_WIDTH_5_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_logic_not_A_SIGNED_0_A_WIDTH_5_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_logic_not_A_SIGNED_1_A_WIDTH_5_Y_WIDTH_4.v; hierarchy -top sat_logic_not_A_SIGNED_1_A_WIDTH_5_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_logic_not_A_SIGNED_1_A_WIDTH_5_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_logic_not_A_SIGNED_1_A_WIDTH_5_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_logic_not_A_SIGNED_0_A_WIDTH_5_Y_WIDTH_4.v; hierarchy -top sat_logic_not_A_SIGNED_0_A_WIDTH_5_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_logic_not_A_SIGNED_0_A_WIDTH_5_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_logic_not_A_SIGNED_0_A_WIDTH_5_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_logic_not_A_SIGNED_1_A_WIDTH_5_Y_WIDTH_4.v; hierarchy -top sat_logic_not_A_SIGNED_1_A_WIDTH_5_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_logic_not_A_SIGNED_1_A_WIDTH_5_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_logic_not_A_SIGNED_1_A_WIDTH_5_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_logic_not_A_SIGNED_0_A_WIDTH_1_Y_WIDTH_4.v; hierarchy -top sat_logic_not_A_SIGNED_0_A_WIDTH_1_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_logic_not_A_SIGNED_0_A_WIDTH_1_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_logic_not_A_SIGNED_0_A_WIDTH_1_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_logic_not_A_SIGNED_1_A_WIDTH_1_Y_WIDTH_4.v; hierarchy -top sat_logic_not_A_SIGNED_1_A_WIDTH_1_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_logic_not_A_SIGNED_1_A_WIDTH_1_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_logic_not_A_SIGNED_1_A_WIDTH_1_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_logic_not_A_SIGNED_0_A_WIDTH_3_Y_WIDTH_10.v; hierarchy -top sat_logic_not_A_SIGNED_0_A_WIDTH_3_Y_WIDTH_10; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_logic_not_A_SIGNED_0_A_WIDTH_3_Y_WIDTH_10' -q -q 2>/dev/null || echo sat_logic_not_A_SIGNED_0_A_WIDTH_3_Y_WIDTH_10 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_logic_not_A_SIGNED_1_A_WIDTH_3_Y_WIDTH_10.v; hierarchy -top sat_logic_not_A_SIGNED_1_A_WIDTH_3_Y_WIDTH_10; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_logic_not_A_SIGNED_1_A_WIDTH_3_Y_WIDTH_10' -q -q 2>/dev/null || echo sat_logic_not_A_SIGNED_1_A_WIDTH_3_Y_WIDTH_10 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_logic_not_A_SIGNED_0_A_WIDTH_8_Y_WIDTH_2.v; hierarchy -top sat_logic_not_A_SIGNED_0_A_WIDTH_8_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_logic_not_A_SIGNED_0_A_WIDTH_8_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_logic_not_A_SIGNED_0_A_WIDTH_8_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_logic_not_A_SIGNED_1_A_WIDTH_8_Y_WIDTH_2.v; hierarchy -top sat_logic_not_A_SIGNED_1_A_WIDTH_8_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_logic_not_A_SIGNED_1_A_WIDTH_8_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_logic_not_A_SIGNED_1_A_WIDTH_8_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_logic_not_A_SIGNED_0_A_WIDTH_1_Y_WIDTH_8.v; hierarchy -top sat_logic_not_A_SIGNED_0_A_WIDTH_1_Y_WIDTH_8; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_logic_not_A_SIGNED_0_A_WIDTH_1_Y_WIDTH_8' -q -q 2>/dev/null || echo sat_logic_not_A_SIGNED_0_A_WIDTH_1_Y_WIDTH_8 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_logic_not_A_SIGNED_1_A_WIDTH_1_Y_WIDTH_8.v; hierarchy -top sat_logic_not_A_SIGNED_1_A_WIDTH_1_Y_WIDTH_8; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_logic_not_A_SIGNED_1_A_WIDTH_1_Y_WIDTH_8' -q -q 2>/dev/null || echo sat_logic_not_A_SIGNED_1_A_WIDTH_1_Y_WIDTH_8 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_logic_not_A_SIGNED_0_A_WIDTH_1_Y_WIDTH_4.v; hierarchy -top sat_logic_not_A_SIGNED_0_A_WIDTH_1_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_logic_not_A_SIGNED_0_A_WIDTH_1_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_logic_not_A_SIGNED_0_A_WIDTH_1_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_logic_not_A_SIGNED_1_A_WIDTH_1_Y_WIDTH_4.v; hierarchy -top sat_logic_not_A_SIGNED_1_A_WIDTH_1_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_logic_not_A_SIGNED_1_A_WIDTH_1_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_logic_not_A_SIGNED_1_A_WIDTH_1_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_logic_not_A_SIGNED_0_A_WIDTH_1_Y_WIDTH_10.v; hierarchy -top sat_logic_not_A_SIGNED_0_A_WIDTH_1_Y_WIDTH_10; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_logic_not_A_SIGNED_0_A_WIDTH_1_Y_WIDTH_10' -q -q 2>/dev/null || echo sat_logic_not_A_SIGNED_0_A_WIDTH_1_Y_WIDTH_10 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_logic_not_A_SIGNED_1_A_WIDTH_1_Y_WIDTH_10.v; hierarchy -top sat_logic_not_A_SIGNED_1_A_WIDTH_1_Y_WIDTH_10; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_logic_not_A_SIGNED_1_A_WIDTH_1_Y_WIDTH_10' -q -q 2>/dev/null || echo sat_logic_not_A_SIGNED_1_A_WIDTH_1_Y_WIDTH_10 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_logic_not_A_SIGNED_0_A_WIDTH_1_Y_WIDTH_4.v; hierarchy -top sat_logic_not_A_SIGNED_0_A_WIDTH_1_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_logic_not_A_SIGNED_0_A_WIDTH_1_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_logic_not_A_SIGNED_0_A_WIDTH_1_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_logic_not_A_SIGNED_1_A_WIDTH_1_Y_WIDTH_4.v; hierarchy -top sat_logic_not_A_SIGNED_1_A_WIDTH_1_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_logic_not_A_SIGNED_1_A_WIDTH_1_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_logic_not_A_SIGNED_1_A_WIDTH_1_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_logic_not_A_SIGNED_0_A_WIDTH_9_Y_WIDTH_5.v; hierarchy -top sat_logic_not_A_SIGNED_0_A_WIDTH_9_Y_WIDTH_5; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_logic_not_A_SIGNED_0_A_WIDTH_9_Y_WIDTH_5' -q -q 2>/dev/null || echo sat_logic_not_A_SIGNED_0_A_WIDTH_9_Y_WIDTH_5 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_logic_not_A_SIGNED_1_A_WIDTH_9_Y_WIDTH_5.v; hierarchy -top sat_logic_not_A_SIGNED_1_A_WIDTH_9_Y_WIDTH_5; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_logic_not_A_SIGNED_1_A_WIDTH_9_Y_WIDTH_5' -q -q 2>/dev/null || echo sat_logic_not_A_SIGNED_1_A_WIDTH_9_Y_WIDTH_5 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_logic_not_A_SIGNED_0_A_WIDTH_5_Y_WIDTH_9.v; hierarchy -top sat_logic_not_A_SIGNED_0_A_WIDTH_5_Y_WIDTH_9; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_logic_not_A_SIGNED_0_A_WIDTH_5_Y_WIDTH_9' -q -q 2>/dev/null || echo sat_logic_not_A_SIGNED_0_A_WIDTH_5_Y_WIDTH_9 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_logic_not_A_SIGNED_1_A_WIDTH_5_Y_WIDTH_9.v; hierarchy -top sat_logic_not_A_SIGNED_1_A_WIDTH_5_Y_WIDTH_9; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_logic_not_A_SIGNED_1_A_WIDTH_5_Y_WIDTH_9' -q -q 2>/dev/null || echo sat_logic_not_A_SIGNED_1_A_WIDTH_5_Y_WIDTH_9 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_logic_not_A_SIGNED_0_A_WIDTH_10_Y_WIDTH_10.v; hierarchy -top sat_logic_not_A_SIGNED_0_A_WIDTH_10_Y_WIDTH_10; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_logic_not_A_SIGNED_0_A_WIDTH_10_Y_WIDTH_10' -q -q 2>/dev/null || echo sat_logic_not_A_SIGNED_0_A_WIDTH_10_Y_WIDTH_10 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_logic_not_A_SIGNED_1_A_WIDTH_10_Y_WIDTH_10.v; hierarchy -top sat_logic_not_A_SIGNED_1_A_WIDTH_10_Y_WIDTH_10; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_logic_not_A_SIGNED_1_A_WIDTH_10_Y_WIDTH_10' -q -q 2>/dev/null || echo sat_logic_not_A_SIGNED_1_A_WIDTH_10_Y_WIDTH_10 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_logic_not_A_SIGNED_0_A_WIDTH_9_Y_WIDTH_7.v; hierarchy -top sat_logic_not_A_SIGNED_0_A_WIDTH_9_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_logic_not_A_SIGNED_0_A_WIDTH_9_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_logic_not_A_SIGNED_0_A_WIDTH_9_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_logic_not_A_SIGNED_1_A_WIDTH_9_Y_WIDTH_7.v; hierarchy -top sat_logic_not_A_SIGNED_1_A_WIDTH_9_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_logic_not_A_SIGNED_1_A_WIDTH_9_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_logic_not_A_SIGNED_1_A_WIDTH_9_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_logic_not_A_SIGNED_0_A_WIDTH_3_Y_WIDTH_6.v; hierarchy -top sat_logic_not_A_SIGNED_0_A_WIDTH_3_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_logic_not_A_SIGNED_0_A_WIDTH_3_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_logic_not_A_SIGNED_0_A_WIDTH_3_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_logic_not_A_SIGNED_1_A_WIDTH_3_Y_WIDTH_6.v; hierarchy -top sat_logic_not_A_SIGNED_1_A_WIDTH_3_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_logic_not_A_SIGNED_1_A_WIDTH_3_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_logic_not_A_SIGNED_1_A_WIDTH_3_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_logic_not_A_SIGNED_0_A_WIDTH_3_Y_WIDTH_4.v; hierarchy -top sat_logic_not_A_SIGNED_0_A_WIDTH_3_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_logic_not_A_SIGNED_0_A_WIDTH_3_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_logic_not_A_SIGNED_0_A_WIDTH_3_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_logic_not_A_SIGNED_1_A_WIDTH_3_Y_WIDTH_4.v; hierarchy -top sat_logic_not_A_SIGNED_1_A_WIDTH_3_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_logic_not_A_SIGNED_1_A_WIDTH_3_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_logic_not_A_SIGNED_1_A_WIDTH_3_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_logic_not_A_SIGNED_0_A_WIDTH_6_Y_WIDTH_1.v; hierarchy -top sat_logic_not_A_SIGNED_0_A_WIDTH_6_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_logic_not_A_SIGNED_0_A_WIDTH_6_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_logic_not_A_SIGNED_0_A_WIDTH_6_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_logic_not_A_SIGNED_1_A_WIDTH_6_Y_WIDTH_1.v; hierarchy -top sat_logic_not_A_SIGNED_1_A_WIDTH_6_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_logic_not_A_SIGNED_1_A_WIDTH_6_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_logic_not_A_SIGNED_1_A_WIDTH_6_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_logic_not_A_SIGNED_0_A_WIDTH_9_Y_WIDTH_2.v; hierarchy -top sat_logic_not_A_SIGNED_0_A_WIDTH_9_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_logic_not_A_SIGNED_0_A_WIDTH_9_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_logic_not_A_SIGNED_0_A_WIDTH_9_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_logic_not_A_SIGNED_1_A_WIDTH_9_Y_WIDTH_2.v; hierarchy -top sat_logic_not_A_SIGNED_1_A_WIDTH_9_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_logic_not_A_SIGNED_1_A_WIDTH_9_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_logic_not_A_SIGNED_1_A_WIDTH_9_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_logic_not_A_SIGNED_0_A_WIDTH_7_Y_WIDTH_3.v; hierarchy -top sat_logic_not_A_SIGNED_0_A_WIDTH_7_Y_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_logic_not_A_SIGNED_0_A_WIDTH_7_Y_WIDTH_3' -q -q 2>/dev/null || echo sat_logic_not_A_SIGNED_0_A_WIDTH_7_Y_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_logic_not_A_SIGNED_1_A_WIDTH_7_Y_WIDTH_3.v; hierarchy -top sat_logic_not_A_SIGNED_1_A_WIDTH_7_Y_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_logic_not_A_SIGNED_1_A_WIDTH_7_Y_WIDTH_3' -q -q 2>/dev/null || echo sat_logic_not_A_SIGNED_1_A_WIDTH_7_Y_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_logic_not_A_SIGNED_0_A_WIDTH_7_Y_WIDTH_9.v; hierarchy -top sat_logic_not_A_SIGNED_0_A_WIDTH_7_Y_WIDTH_9; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_logic_not_A_SIGNED_0_A_WIDTH_7_Y_WIDTH_9' -q -q 2>/dev/null || echo sat_logic_not_A_SIGNED_0_A_WIDTH_7_Y_WIDTH_9 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_logic_not_A_SIGNED_1_A_WIDTH_7_Y_WIDTH_9.v; hierarchy -top sat_logic_not_A_SIGNED_1_A_WIDTH_7_Y_WIDTH_9; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_logic_not_A_SIGNED_1_A_WIDTH_7_Y_WIDTH_9' -q -q 2>/dev/null || echo sat_logic_not_A_SIGNED_1_A_WIDTH_7_Y_WIDTH_9 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_logic_not_A_SIGNED_0_A_WIDTH_2_Y_WIDTH_4.v; hierarchy -top sat_logic_not_A_SIGNED_0_A_WIDTH_2_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_logic_not_A_SIGNED_0_A_WIDTH_2_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_logic_not_A_SIGNED_0_A_WIDTH_2_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_logic_not_A_SIGNED_1_A_WIDTH_2_Y_WIDTH_4.v; hierarchy -top sat_logic_not_A_SIGNED_1_A_WIDTH_2_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_logic_not_A_SIGNED_1_A_WIDTH_2_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_logic_not_A_SIGNED_1_A_WIDTH_2_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_logic_not_A_SIGNED_0_A_WIDTH_8_Y_WIDTH_6.v; hierarchy -top sat_logic_not_A_SIGNED_0_A_WIDTH_8_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_logic_not_A_SIGNED_0_A_WIDTH_8_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_logic_not_A_SIGNED_0_A_WIDTH_8_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_logic_not_A_SIGNED_1_A_WIDTH_8_Y_WIDTH_6.v; hierarchy -top sat_logic_not_A_SIGNED_1_A_WIDTH_8_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_logic_not_A_SIGNED_1_A_WIDTH_8_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_logic_not_A_SIGNED_1_A_WIDTH_8_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_logic_not_A_SIGNED_0_A_WIDTH_7_Y_WIDTH_5.v; hierarchy -top sat_logic_not_A_SIGNED_0_A_WIDTH_7_Y_WIDTH_5; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_logic_not_A_SIGNED_0_A_WIDTH_7_Y_WIDTH_5' -q -q 2>/dev/null || echo sat_logic_not_A_SIGNED_0_A_WIDTH_7_Y_WIDTH_5 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_logic_not_A_SIGNED_1_A_WIDTH_7_Y_WIDTH_5.v; hierarchy -top sat_logic_not_A_SIGNED_1_A_WIDTH_7_Y_WIDTH_5; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_logic_not_A_SIGNED_1_A_WIDTH_7_Y_WIDTH_5' -q -q 2>/dev/null || echo sat_logic_not_A_SIGNED_1_A_WIDTH_7_Y_WIDTH_5 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_logic_not_A_SIGNED_0_A_WIDTH_9_Y_WIDTH_4.v; hierarchy -top sat_logic_not_A_SIGNED_0_A_WIDTH_9_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_logic_not_A_SIGNED_0_A_WIDTH_9_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_logic_not_A_SIGNED_0_A_WIDTH_9_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_logic_not_A_SIGNED_1_A_WIDTH_9_Y_WIDTH_4.v; hierarchy -top sat_logic_not_A_SIGNED_1_A_WIDTH_9_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_logic_not_A_SIGNED_1_A_WIDTH_9_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_logic_not_A_SIGNED_1_A_WIDTH_9_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_logic_not_A_SIGNED_0_A_WIDTH_9_Y_WIDTH_6.v; hierarchy -top sat_logic_not_A_SIGNED_0_A_WIDTH_9_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_logic_not_A_SIGNED_0_A_WIDTH_9_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_logic_not_A_SIGNED_0_A_WIDTH_9_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_logic_not_A_SIGNED_1_A_WIDTH_9_Y_WIDTH_6.v; hierarchy -top sat_logic_not_A_SIGNED_1_A_WIDTH_9_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_logic_not_A_SIGNED_1_A_WIDTH_9_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_logic_not_A_SIGNED_1_A_WIDTH_9_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_logic_not_A_SIGNED_0_A_WIDTH_7_Y_WIDTH_2.v; hierarchy -top sat_logic_not_A_SIGNED_0_A_WIDTH_7_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_logic_not_A_SIGNED_0_A_WIDTH_7_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_logic_not_A_SIGNED_0_A_WIDTH_7_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_logic_not_A_SIGNED_1_A_WIDTH_7_Y_WIDTH_2.v; hierarchy -top sat_logic_not_A_SIGNED_1_A_WIDTH_7_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_logic_not_A_SIGNED_1_A_WIDTH_7_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_logic_not_A_SIGNED_1_A_WIDTH_7_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_logic_not_A_SIGNED_0_A_WIDTH_4_Y_WIDTH_10.v; hierarchy -top sat_logic_not_A_SIGNED_0_A_WIDTH_4_Y_WIDTH_10; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_logic_not_A_SIGNED_0_A_WIDTH_4_Y_WIDTH_10' -q -q 2>/dev/null || echo sat_logic_not_A_SIGNED_0_A_WIDTH_4_Y_WIDTH_10 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_logic_not_A_SIGNED_1_A_WIDTH_4_Y_WIDTH_10.v; hierarchy -top sat_logic_not_A_SIGNED_1_A_WIDTH_4_Y_WIDTH_10; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_logic_not_A_SIGNED_1_A_WIDTH_4_Y_WIDTH_10' -q -q 2>/dev/null || echo sat_logic_not_A_SIGNED_1_A_WIDTH_4_Y_WIDTH_10 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_logic_not_A_SIGNED_0_A_WIDTH_7_Y_WIDTH_8.v; hierarchy -top sat_logic_not_A_SIGNED_0_A_WIDTH_7_Y_WIDTH_8; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_logic_not_A_SIGNED_0_A_WIDTH_7_Y_WIDTH_8' -q -q 2>/dev/null || echo sat_logic_not_A_SIGNED_0_A_WIDTH_7_Y_WIDTH_8 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_logic_not_A_SIGNED_1_A_WIDTH_7_Y_WIDTH_8.v; hierarchy -top sat_logic_not_A_SIGNED_1_A_WIDTH_7_Y_WIDTH_8; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_logic_not_A_SIGNED_1_A_WIDTH_7_Y_WIDTH_8' -q -q 2>/dev/null || echo sat_logic_not_A_SIGNED_1_A_WIDTH_7_Y_WIDTH_8 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_logic_not_A_SIGNED_0_A_WIDTH_9_Y_WIDTH_5.v; hierarchy -top sat_logic_not_A_SIGNED_0_A_WIDTH_9_Y_WIDTH_5; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_logic_not_A_SIGNED_0_A_WIDTH_9_Y_WIDTH_5' -q -q 2>/dev/null || echo sat_logic_not_A_SIGNED_0_A_WIDTH_9_Y_WIDTH_5 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_logic_not_A_SIGNED_1_A_WIDTH_9_Y_WIDTH_5.v; hierarchy -top sat_logic_not_A_SIGNED_1_A_WIDTH_9_Y_WIDTH_5; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_logic_not_A_SIGNED_1_A_WIDTH_9_Y_WIDTH_5' -q -q 2>/dev/null || echo sat_logic_not_A_SIGNED_1_A_WIDTH_9_Y_WIDTH_5 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_logic_not_A_SIGNED_0_A_WIDTH_2_Y_WIDTH_2.v; hierarchy -top sat_logic_not_A_SIGNED_0_A_WIDTH_2_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_logic_not_A_SIGNED_0_A_WIDTH_2_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_logic_not_A_SIGNED_0_A_WIDTH_2_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_logic_not_A_SIGNED_1_A_WIDTH_2_Y_WIDTH_2.v; hierarchy -top sat_logic_not_A_SIGNED_1_A_WIDTH_2_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_logic_not_A_SIGNED_1_A_WIDTH_2_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_logic_not_A_SIGNED_1_A_WIDTH_2_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_logic_not_A_SIGNED_0_A_WIDTH_10_Y_WIDTH_6.v; hierarchy -top sat_logic_not_A_SIGNED_0_A_WIDTH_10_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_logic_not_A_SIGNED_0_A_WIDTH_10_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_logic_not_A_SIGNED_0_A_WIDTH_10_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_logic_not_A_SIGNED_1_A_WIDTH_10_Y_WIDTH_6.v; hierarchy -top sat_logic_not_A_SIGNED_1_A_WIDTH_10_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_logic_not_A_SIGNED_1_A_WIDTH_10_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_logic_not_A_SIGNED_1_A_WIDTH_10_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_logic_not_A_SIGNED_0_A_WIDTH_10_Y_WIDTH_1.v; hierarchy -top sat_logic_not_A_SIGNED_0_A_WIDTH_10_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_logic_not_A_SIGNED_0_A_WIDTH_10_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_logic_not_A_SIGNED_0_A_WIDTH_10_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_logic_not_A_SIGNED_1_A_WIDTH_10_Y_WIDTH_1.v; hierarchy -top sat_logic_not_A_SIGNED_1_A_WIDTH_10_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_logic_not_A_SIGNED_1_A_WIDTH_10_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_logic_not_A_SIGNED_1_A_WIDTH_10_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_logic_not_A_SIGNED_0_A_WIDTH_4_Y_WIDTH_3.v; hierarchy -top sat_logic_not_A_SIGNED_0_A_WIDTH_4_Y_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_logic_not_A_SIGNED_0_A_WIDTH_4_Y_WIDTH_3' -q -q 2>/dev/null || echo sat_logic_not_A_SIGNED_0_A_WIDTH_4_Y_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_logic_not_A_SIGNED_1_A_WIDTH_4_Y_WIDTH_3.v; hierarchy -top sat_logic_not_A_SIGNED_1_A_WIDTH_4_Y_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_logic_not_A_SIGNED_1_A_WIDTH_4_Y_WIDTH_3' -q -q 2>/dev/null || echo sat_logic_not_A_SIGNED_1_A_WIDTH_4_Y_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_logic_not_A_SIGNED_0_A_WIDTH_10_Y_WIDTH_7.v; hierarchy -top sat_logic_not_A_SIGNED_0_A_WIDTH_10_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_logic_not_A_SIGNED_0_A_WIDTH_10_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_logic_not_A_SIGNED_0_A_WIDTH_10_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_logic_not_A_SIGNED_1_A_WIDTH_10_Y_WIDTH_7.v; hierarchy -top sat_logic_not_A_SIGNED_1_A_WIDTH_10_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_logic_not_A_SIGNED_1_A_WIDTH_10_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_logic_not_A_SIGNED_1_A_WIDTH_10_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_logic_not_A_SIGNED_0_A_WIDTH_10_Y_WIDTH_2.v; hierarchy -top sat_logic_not_A_SIGNED_0_A_WIDTH_10_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_logic_not_A_SIGNED_0_A_WIDTH_10_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_logic_not_A_SIGNED_0_A_WIDTH_10_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_logic_not_A_SIGNED_1_A_WIDTH_10_Y_WIDTH_2.v; hierarchy -top sat_logic_not_A_SIGNED_1_A_WIDTH_10_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_logic_not_A_SIGNED_1_A_WIDTH_10_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_logic_not_A_SIGNED_1_A_WIDTH_10_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_logic_not_A_SIGNED_0_A_WIDTH_4_Y_WIDTH_8.v; hierarchy -top sat_logic_not_A_SIGNED_0_A_WIDTH_4_Y_WIDTH_8; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_logic_not_A_SIGNED_0_A_WIDTH_4_Y_WIDTH_8' -q -q 2>/dev/null || echo sat_logic_not_A_SIGNED_0_A_WIDTH_4_Y_WIDTH_8 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_logic_not_A_SIGNED_1_A_WIDTH_4_Y_WIDTH_8.v; hierarchy -top sat_logic_not_A_SIGNED_1_A_WIDTH_4_Y_WIDTH_8; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_logic_not_A_SIGNED_1_A_WIDTH_4_Y_WIDTH_8' -q -q 2>/dev/null || echo sat_logic_not_A_SIGNED_1_A_WIDTH_4_Y_WIDTH_8 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_logic_not_A_SIGNED_0_A_WIDTH_2_Y_WIDTH_1.v; hierarchy -top sat_logic_not_A_SIGNED_0_A_WIDTH_2_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_logic_not_A_SIGNED_0_A_WIDTH_2_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_logic_not_A_SIGNED_0_A_WIDTH_2_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_logic_not_A_SIGNED_1_A_WIDTH_2_Y_WIDTH_1.v; hierarchy -top sat_logic_not_A_SIGNED_1_A_WIDTH_2_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_logic_not_A_SIGNED_1_A_WIDTH_2_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_logic_not_A_SIGNED_1_A_WIDTH_2_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_logic_not_A_SIGNED_0_A_WIDTH_5_Y_WIDTH_10.v; hierarchy -top sat_logic_not_A_SIGNED_0_A_WIDTH_5_Y_WIDTH_10; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_logic_not_A_SIGNED_0_A_WIDTH_5_Y_WIDTH_10' -q -q 2>/dev/null || echo sat_logic_not_A_SIGNED_0_A_WIDTH_5_Y_WIDTH_10 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_logic_not_A_SIGNED_1_A_WIDTH_5_Y_WIDTH_10.v; hierarchy -top sat_logic_not_A_SIGNED_1_A_WIDTH_5_Y_WIDTH_10; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_logic_not_A_SIGNED_1_A_WIDTH_5_Y_WIDTH_10' -q -q 2>/dev/null || echo sat_logic_not_A_SIGNED_1_A_WIDTH_5_Y_WIDTH_10 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_logic_not_A_SIGNED_0_A_WIDTH_8_Y_WIDTH_10.v; hierarchy -top sat_logic_not_A_SIGNED_0_A_WIDTH_8_Y_WIDTH_10; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_logic_not_A_SIGNED_0_A_WIDTH_8_Y_WIDTH_10' -q -q 2>/dev/null || echo sat_logic_not_A_SIGNED_0_A_WIDTH_8_Y_WIDTH_10 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_logic_not_A_SIGNED_1_A_WIDTH_8_Y_WIDTH_10.v; hierarchy -top sat_logic_not_A_SIGNED_1_A_WIDTH_8_Y_WIDTH_10; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_logic_not_A_SIGNED_1_A_WIDTH_8_Y_WIDTH_10' -q -q 2>/dev/null || echo sat_logic_not_A_SIGNED_1_A_WIDTH_8_Y_WIDTH_10 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_logic_not_A_SIGNED_0_A_WIDTH_10_Y_WIDTH_8.v; hierarchy -top sat_logic_not_A_SIGNED_0_A_WIDTH_10_Y_WIDTH_8; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_logic_not_A_SIGNED_0_A_WIDTH_10_Y_WIDTH_8' -q -q 2>/dev/null || echo sat_logic_not_A_SIGNED_0_A_WIDTH_10_Y_WIDTH_8 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_logic_not_A_SIGNED_1_A_WIDTH_10_Y_WIDTH_8.v; hierarchy -top sat_logic_not_A_SIGNED_1_A_WIDTH_10_Y_WIDTH_8; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_logic_not_A_SIGNED_1_A_WIDTH_10_Y_WIDTH_8' -q -q 2>/dev/null || echo sat_logic_not_A_SIGNED_1_A_WIDTH_10_Y_WIDTH_8 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_logic_not_A_SIGNED_0_A_WIDTH_7_Y_WIDTH_2.v; hierarchy -top sat_logic_not_A_SIGNED_0_A_WIDTH_7_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_logic_not_A_SIGNED_0_A_WIDTH_7_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_logic_not_A_SIGNED_0_A_WIDTH_7_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_logic_not_A_SIGNED_1_A_WIDTH_7_Y_WIDTH_2.v; hierarchy -top sat_logic_not_A_SIGNED_1_A_WIDTH_7_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_logic_not_A_SIGNED_1_A_WIDTH_7_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_logic_not_A_SIGNED_1_A_WIDTH_7_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_logic_not_A_SIGNED_0_A_WIDTH_9_Y_WIDTH_6.v; hierarchy -top sat_logic_not_A_SIGNED_0_A_WIDTH_9_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_logic_not_A_SIGNED_0_A_WIDTH_9_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_logic_not_A_SIGNED_0_A_WIDTH_9_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_logic_not_A_SIGNED_1_A_WIDTH_9_Y_WIDTH_6.v; hierarchy -top sat_logic_not_A_SIGNED_1_A_WIDTH_9_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_logic_not_A_SIGNED_1_A_WIDTH_9_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_logic_not_A_SIGNED_1_A_WIDTH_9_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_logic_not_A_SIGNED_0_A_WIDTH_4_Y_WIDTH_3.v; hierarchy -top sat_logic_not_A_SIGNED_0_A_WIDTH_4_Y_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_logic_not_A_SIGNED_0_A_WIDTH_4_Y_WIDTH_3' -q -q 2>/dev/null || echo sat_logic_not_A_SIGNED_0_A_WIDTH_4_Y_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_logic_not_A_SIGNED_1_A_WIDTH_4_Y_WIDTH_3.v; hierarchy -top sat_logic_not_A_SIGNED_1_A_WIDTH_4_Y_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_logic_not_A_SIGNED_1_A_WIDTH_4_Y_WIDTH_3' -q -q 2>/dev/null || echo sat_logic_not_A_SIGNED_1_A_WIDTH_4_Y_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_logic_not_A_SIGNED_0_A_WIDTH_9_Y_WIDTH_8.v; hierarchy -top sat_logic_not_A_SIGNED_0_A_WIDTH_9_Y_WIDTH_8; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_logic_not_A_SIGNED_0_A_WIDTH_9_Y_WIDTH_8' -q -q 2>/dev/null || echo sat_logic_not_A_SIGNED_0_A_WIDTH_9_Y_WIDTH_8 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_logic_not_A_SIGNED_1_A_WIDTH_9_Y_WIDTH_8.v; hierarchy -top sat_logic_not_A_SIGNED_1_A_WIDTH_9_Y_WIDTH_8; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_logic_not_A_SIGNED_1_A_WIDTH_9_Y_WIDTH_8' -q -q 2>/dev/null || echo sat_logic_not_A_SIGNED_1_A_WIDTH_9_Y_WIDTH_8 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_and_A_SIGNED_0_B_SIGNED_0_A_WIDTH_1_B_WIDTH_1_Y_WIDTH_1.v; hierarchy -top sat_and_A_SIGNED_0_B_SIGNED_0_A_WIDTH_1_B_WIDTH_1_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_and_A_SIGNED_0_B_SIGNED_0_A_WIDTH_1_B_WIDTH_1_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_and_A_SIGNED_0_B_SIGNED_0_A_WIDTH_1_B_WIDTH_1_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_and_A_SIGNED_0_B_SIGNED_1_A_WIDTH_1_B_WIDTH_1_Y_WIDTH_1.v; hierarchy -top sat_and_A_SIGNED_0_B_SIGNED_1_A_WIDTH_1_B_WIDTH_1_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_and_A_SIGNED_0_B_SIGNED_1_A_WIDTH_1_B_WIDTH_1_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_and_A_SIGNED_0_B_SIGNED_1_A_WIDTH_1_B_WIDTH_1_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_and_A_SIGNED_1_B_SIGNED_0_A_WIDTH_1_B_WIDTH_1_Y_WIDTH_1.v; hierarchy -top sat_and_A_SIGNED_1_B_SIGNED_0_A_WIDTH_1_B_WIDTH_1_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_and_A_SIGNED_1_B_SIGNED_0_A_WIDTH_1_B_WIDTH_1_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_and_A_SIGNED_1_B_SIGNED_0_A_WIDTH_1_B_WIDTH_1_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_and_A_SIGNED_1_B_SIGNED_1_A_WIDTH_1_B_WIDTH_1_Y_WIDTH_1.v; hierarchy -top sat_and_A_SIGNED_1_B_SIGNED_1_A_WIDTH_1_B_WIDTH_1_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_and_A_SIGNED_1_B_SIGNED_1_A_WIDTH_1_B_WIDTH_1_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_and_A_SIGNED_1_B_SIGNED_1_A_WIDTH_1_B_WIDTH_1_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_and_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_4_Y_WIDTH_6.v; hierarchy -top sat_and_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_4_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_and_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_4_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_and_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_4_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_and_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_4_Y_WIDTH_6.v; hierarchy -top sat_and_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_4_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_and_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_4_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_and_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_4_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_and_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_4_Y_WIDTH_6.v; hierarchy -top sat_and_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_4_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_and_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_4_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_and_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_4_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_and_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_4_Y_WIDTH_6.v; hierarchy -top sat_and_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_4_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_and_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_4_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_and_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_4_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_and_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4.v; hierarchy -top sat_and_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_and_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_and_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_and_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4.v; hierarchy -top sat_and_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_and_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_and_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_and_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4.v; hierarchy -top sat_and_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_and_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_and_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_and_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4.v; hierarchy -top sat_and_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_and_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_and_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_and_A_SIGNED_0_B_SIGNED_0_A_WIDTH_4_B_WIDTH_3_Y_WIDTH_6.v; hierarchy -top sat_and_A_SIGNED_0_B_SIGNED_0_A_WIDTH_4_B_WIDTH_3_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_and_A_SIGNED_0_B_SIGNED_0_A_WIDTH_4_B_WIDTH_3_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_and_A_SIGNED_0_B_SIGNED_0_A_WIDTH_4_B_WIDTH_3_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_and_A_SIGNED_0_B_SIGNED_1_A_WIDTH_4_B_WIDTH_3_Y_WIDTH_6.v; hierarchy -top sat_and_A_SIGNED_0_B_SIGNED_1_A_WIDTH_4_B_WIDTH_3_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_and_A_SIGNED_0_B_SIGNED_1_A_WIDTH_4_B_WIDTH_3_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_and_A_SIGNED_0_B_SIGNED_1_A_WIDTH_4_B_WIDTH_3_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_and_A_SIGNED_1_B_SIGNED_0_A_WIDTH_4_B_WIDTH_3_Y_WIDTH_6.v; hierarchy -top sat_and_A_SIGNED_1_B_SIGNED_0_A_WIDTH_4_B_WIDTH_3_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_and_A_SIGNED_1_B_SIGNED_0_A_WIDTH_4_B_WIDTH_3_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_and_A_SIGNED_1_B_SIGNED_0_A_WIDTH_4_B_WIDTH_3_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_and_A_SIGNED_1_B_SIGNED_1_A_WIDTH_4_B_WIDTH_3_Y_WIDTH_6.v; hierarchy -top sat_and_A_SIGNED_1_B_SIGNED_1_A_WIDTH_4_B_WIDTH_3_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_and_A_SIGNED_1_B_SIGNED_1_A_WIDTH_4_B_WIDTH_3_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_and_A_SIGNED_1_B_SIGNED_1_A_WIDTH_4_B_WIDTH_3_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_and_A_SIGNED_0_B_SIGNED_0_A_WIDTH_4_B_WIDTH_6_Y_WIDTH_3.v; hierarchy -top sat_and_A_SIGNED_0_B_SIGNED_0_A_WIDTH_4_B_WIDTH_6_Y_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_and_A_SIGNED_0_B_SIGNED_0_A_WIDTH_4_B_WIDTH_6_Y_WIDTH_3' -q -q 2>/dev/null || echo sat_and_A_SIGNED_0_B_SIGNED_0_A_WIDTH_4_B_WIDTH_6_Y_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_and_A_SIGNED_0_B_SIGNED_1_A_WIDTH_4_B_WIDTH_6_Y_WIDTH_3.v; hierarchy -top sat_and_A_SIGNED_0_B_SIGNED_1_A_WIDTH_4_B_WIDTH_6_Y_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_and_A_SIGNED_0_B_SIGNED_1_A_WIDTH_4_B_WIDTH_6_Y_WIDTH_3' -q -q 2>/dev/null || echo sat_and_A_SIGNED_0_B_SIGNED_1_A_WIDTH_4_B_WIDTH_6_Y_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_and_A_SIGNED_1_B_SIGNED_0_A_WIDTH_4_B_WIDTH_6_Y_WIDTH_3.v; hierarchy -top sat_and_A_SIGNED_1_B_SIGNED_0_A_WIDTH_4_B_WIDTH_6_Y_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_and_A_SIGNED_1_B_SIGNED_0_A_WIDTH_4_B_WIDTH_6_Y_WIDTH_3' -q -q 2>/dev/null || echo sat_and_A_SIGNED_1_B_SIGNED_0_A_WIDTH_4_B_WIDTH_6_Y_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_and_A_SIGNED_1_B_SIGNED_1_A_WIDTH_4_B_WIDTH_6_Y_WIDTH_3.v; hierarchy -top sat_and_A_SIGNED_1_B_SIGNED_1_A_WIDTH_4_B_WIDTH_6_Y_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_and_A_SIGNED_1_B_SIGNED_1_A_WIDTH_4_B_WIDTH_6_Y_WIDTH_3' -q -q 2>/dev/null || echo sat_and_A_SIGNED_1_B_SIGNED_1_A_WIDTH_4_B_WIDTH_6_Y_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_and_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_4.v; hierarchy -top sat_and_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_and_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_and_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_and_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_4.v; hierarchy -top sat_and_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_and_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_and_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_and_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_4.v; hierarchy -top sat_and_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_and_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_and_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_and_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_4.v; hierarchy -top sat_and_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_and_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_and_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_and_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_3.v; hierarchy -top sat_and_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_and_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_3' -q -q 2>/dev/null || echo sat_and_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_and_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_3.v; hierarchy -top sat_and_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_and_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_3' -q -q 2>/dev/null || echo sat_and_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_and_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_3.v; hierarchy -top sat_and_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_and_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_3' -q -q 2>/dev/null || echo sat_and_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_and_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_3.v; hierarchy -top sat_and_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_and_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_3' -q -q 2>/dev/null || echo sat_and_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_and_A_SIGNED_0_B_SIGNED_0_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_1.v; hierarchy -top sat_and_A_SIGNED_0_B_SIGNED_0_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_and_A_SIGNED_0_B_SIGNED_0_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_and_A_SIGNED_0_B_SIGNED_0_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_and_A_SIGNED_0_B_SIGNED_1_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_1.v; hierarchy -top sat_and_A_SIGNED_0_B_SIGNED_1_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_and_A_SIGNED_0_B_SIGNED_1_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_and_A_SIGNED_0_B_SIGNED_1_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_and_A_SIGNED_1_B_SIGNED_0_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_1.v; hierarchy -top sat_and_A_SIGNED_1_B_SIGNED_0_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_and_A_SIGNED_1_B_SIGNED_0_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_and_A_SIGNED_1_B_SIGNED_0_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_and_A_SIGNED_1_B_SIGNED_1_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_1.v; hierarchy -top sat_and_A_SIGNED_1_B_SIGNED_1_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_and_A_SIGNED_1_B_SIGNED_1_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_and_A_SIGNED_1_B_SIGNED_1_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_and_A_SIGNED_0_B_SIGNED_0_A_WIDTH_8_B_WIDTH_6_Y_WIDTH_1.v; hierarchy -top sat_and_A_SIGNED_0_B_SIGNED_0_A_WIDTH_8_B_WIDTH_6_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_and_A_SIGNED_0_B_SIGNED_0_A_WIDTH_8_B_WIDTH_6_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_and_A_SIGNED_0_B_SIGNED_0_A_WIDTH_8_B_WIDTH_6_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_and_A_SIGNED_0_B_SIGNED_1_A_WIDTH_8_B_WIDTH_6_Y_WIDTH_1.v; hierarchy -top sat_and_A_SIGNED_0_B_SIGNED_1_A_WIDTH_8_B_WIDTH_6_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_and_A_SIGNED_0_B_SIGNED_1_A_WIDTH_8_B_WIDTH_6_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_and_A_SIGNED_0_B_SIGNED_1_A_WIDTH_8_B_WIDTH_6_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_and_A_SIGNED_1_B_SIGNED_0_A_WIDTH_8_B_WIDTH_6_Y_WIDTH_1.v; hierarchy -top sat_and_A_SIGNED_1_B_SIGNED_0_A_WIDTH_8_B_WIDTH_6_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_and_A_SIGNED_1_B_SIGNED_0_A_WIDTH_8_B_WIDTH_6_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_and_A_SIGNED_1_B_SIGNED_0_A_WIDTH_8_B_WIDTH_6_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_and_A_SIGNED_1_B_SIGNED_1_A_WIDTH_8_B_WIDTH_6_Y_WIDTH_1.v; hierarchy -top sat_and_A_SIGNED_1_B_SIGNED_1_A_WIDTH_8_B_WIDTH_6_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_and_A_SIGNED_1_B_SIGNED_1_A_WIDTH_8_B_WIDTH_6_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_and_A_SIGNED_1_B_SIGNED_1_A_WIDTH_8_B_WIDTH_6_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_and_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1.v; hierarchy -top sat_and_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_and_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_and_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_and_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1.v; hierarchy -top sat_and_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_and_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_and_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_and_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1.v; hierarchy -top sat_and_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_and_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_and_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_and_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1.v; hierarchy -top sat_and_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_and_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_and_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_and_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_4_Y_WIDTH_6.v; hierarchy -top sat_and_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_4_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_and_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_4_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_and_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_4_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_and_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_4_Y_WIDTH_6.v; hierarchy -top sat_and_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_4_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_and_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_4_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_and_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_4_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_and_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_4_Y_WIDTH_6.v; hierarchy -top sat_and_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_4_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_and_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_4_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_and_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_4_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_and_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_4_Y_WIDTH_6.v; hierarchy -top sat_and_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_4_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_and_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_4_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_and_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_4_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_and_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_4.v; hierarchy -top sat_and_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_and_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_and_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_and_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_4.v; hierarchy -top sat_and_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_and_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_and_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_and_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_4.v; hierarchy -top sat_and_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_and_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_and_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_and_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_4.v; hierarchy -top sat_and_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_and_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_and_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_and_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_8_Y_WIDTH_4.v; hierarchy -top sat_and_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_8_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_and_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_8_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_and_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_8_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_and_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_8_Y_WIDTH_4.v; hierarchy -top sat_and_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_8_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_and_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_8_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_and_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_8_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_and_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_8_Y_WIDTH_4.v; hierarchy -top sat_and_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_8_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_and_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_8_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_and_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_8_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_and_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_8_Y_WIDTH_4.v; hierarchy -top sat_and_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_8_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_and_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_8_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_and_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_8_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_and_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_7.v; hierarchy -top sat_and_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_and_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_and_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_and_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_7.v; hierarchy -top sat_and_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_and_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_and_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_and_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_7.v; hierarchy -top sat_and_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_and_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_and_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_and_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_7.v; hierarchy -top sat_and_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_and_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_and_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_and_A_SIGNED_0_B_SIGNED_0_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_6.v; hierarchy -top sat_and_A_SIGNED_0_B_SIGNED_0_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_and_A_SIGNED_0_B_SIGNED_0_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_and_A_SIGNED_0_B_SIGNED_0_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_and_A_SIGNED_0_B_SIGNED_1_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_6.v; hierarchy -top sat_and_A_SIGNED_0_B_SIGNED_1_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_and_A_SIGNED_0_B_SIGNED_1_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_and_A_SIGNED_0_B_SIGNED_1_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_and_A_SIGNED_1_B_SIGNED_0_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_6.v; hierarchy -top sat_and_A_SIGNED_1_B_SIGNED_0_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_and_A_SIGNED_1_B_SIGNED_0_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_and_A_SIGNED_1_B_SIGNED_0_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_and_A_SIGNED_1_B_SIGNED_1_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_6.v; hierarchy -top sat_and_A_SIGNED_1_B_SIGNED_1_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_and_A_SIGNED_1_B_SIGNED_1_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_and_A_SIGNED_1_B_SIGNED_1_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_and_A_SIGNED_0_B_SIGNED_0_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_2.v; hierarchy -top sat_and_A_SIGNED_0_B_SIGNED_0_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_and_A_SIGNED_0_B_SIGNED_0_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_and_A_SIGNED_0_B_SIGNED_0_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_and_A_SIGNED_0_B_SIGNED_1_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_2.v; hierarchy -top sat_and_A_SIGNED_0_B_SIGNED_1_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_and_A_SIGNED_0_B_SIGNED_1_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_and_A_SIGNED_0_B_SIGNED_1_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_and_A_SIGNED_1_B_SIGNED_0_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_2.v; hierarchy -top sat_and_A_SIGNED_1_B_SIGNED_0_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_and_A_SIGNED_1_B_SIGNED_0_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_and_A_SIGNED_1_B_SIGNED_0_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_and_A_SIGNED_1_B_SIGNED_1_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_2.v; hierarchy -top sat_and_A_SIGNED_1_B_SIGNED_1_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_and_A_SIGNED_1_B_SIGNED_1_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_and_A_SIGNED_1_B_SIGNED_1_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_and_A_SIGNED_0_B_SIGNED_0_A_WIDTH_9_B_WIDTH_8_Y_WIDTH_2.v; hierarchy -top sat_and_A_SIGNED_0_B_SIGNED_0_A_WIDTH_9_B_WIDTH_8_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_and_A_SIGNED_0_B_SIGNED_0_A_WIDTH_9_B_WIDTH_8_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_and_A_SIGNED_0_B_SIGNED_0_A_WIDTH_9_B_WIDTH_8_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_and_A_SIGNED_0_B_SIGNED_1_A_WIDTH_9_B_WIDTH_8_Y_WIDTH_2.v; hierarchy -top sat_and_A_SIGNED_0_B_SIGNED_1_A_WIDTH_9_B_WIDTH_8_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_and_A_SIGNED_0_B_SIGNED_1_A_WIDTH_9_B_WIDTH_8_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_and_A_SIGNED_0_B_SIGNED_1_A_WIDTH_9_B_WIDTH_8_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_and_A_SIGNED_1_B_SIGNED_0_A_WIDTH_9_B_WIDTH_8_Y_WIDTH_2.v; hierarchy -top sat_and_A_SIGNED_1_B_SIGNED_0_A_WIDTH_9_B_WIDTH_8_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_and_A_SIGNED_1_B_SIGNED_0_A_WIDTH_9_B_WIDTH_8_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_and_A_SIGNED_1_B_SIGNED_0_A_WIDTH_9_B_WIDTH_8_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_and_A_SIGNED_1_B_SIGNED_1_A_WIDTH_9_B_WIDTH_8_Y_WIDTH_2.v; hierarchy -top sat_and_A_SIGNED_1_B_SIGNED_1_A_WIDTH_9_B_WIDTH_8_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_and_A_SIGNED_1_B_SIGNED_1_A_WIDTH_9_B_WIDTH_8_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_and_A_SIGNED_1_B_SIGNED_1_A_WIDTH_9_B_WIDTH_8_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_and_A_SIGNED_0_B_SIGNED_0_A_WIDTH_10_B_WIDTH_1_Y_WIDTH_8.v; hierarchy -top sat_and_A_SIGNED_0_B_SIGNED_0_A_WIDTH_10_B_WIDTH_1_Y_WIDTH_8; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_and_A_SIGNED_0_B_SIGNED_0_A_WIDTH_10_B_WIDTH_1_Y_WIDTH_8' -q -q 2>/dev/null || echo sat_and_A_SIGNED_0_B_SIGNED_0_A_WIDTH_10_B_WIDTH_1_Y_WIDTH_8 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_and_A_SIGNED_0_B_SIGNED_1_A_WIDTH_10_B_WIDTH_1_Y_WIDTH_8.v; hierarchy -top sat_and_A_SIGNED_0_B_SIGNED_1_A_WIDTH_10_B_WIDTH_1_Y_WIDTH_8; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_and_A_SIGNED_0_B_SIGNED_1_A_WIDTH_10_B_WIDTH_1_Y_WIDTH_8' -q -q 2>/dev/null || echo sat_and_A_SIGNED_0_B_SIGNED_1_A_WIDTH_10_B_WIDTH_1_Y_WIDTH_8 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_and_A_SIGNED_1_B_SIGNED_0_A_WIDTH_10_B_WIDTH_1_Y_WIDTH_8.v; hierarchy -top sat_and_A_SIGNED_1_B_SIGNED_0_A_WIDTH_10_B_WIDTH_1_Y_WIDTH_8; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_and_A_SIGNED_1_B_SIGNED_0_A_WIDTH_10_B_WIDTH_1_Y_WIDTH_8' -q -q 2>/dev/null || echo sat_and_A_SIGNED_1_B_SIGNED_0_A_WIDTH_10_B_WIDTH_1_Y_WIDTH_8 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_and_A_SIGNED_1_B_SIGNED_1_A_WIDTH_10_B_WIDTH_1_Y_WIDTH_8.v; hierarchy -top sat_and_A_SIGNED_1_B_SIGNED_1_A_WIDTH_10_B_WIDTH_1_Y_WIDTH_8; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_and_A_SIGNED_1_B_SIGNED_1_A_WIDTH_10_B_WIDTH_1_Y_WIDTH_8' -q -q 2>/dev/null || echo sat_and_A_SIGNED_1_B_SIGNED_1_A_WIDTH_10_B_WIDTH_1_Y_WIDTH_8 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_and_A_SIGNED_0_B_SIGNED_0_A_WIDTH_7_B_WIDTH_2_Y_WIDTH_3.v; hierarchy -top sat_and_A_SIGNED_0_B_SIGNED_0_A_WIDTH_7_B_WIDTH_2_Y_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_and_A_SIGNED_0_B_SIGNED_0_A_WIDTH_7_B_WIDTH_2_Y_WIDTH_3' -q -q 2>/dev/null || echo sat_and_A_SIGNED_0_B_SIGNED_0_A_WIDTH_7_B_WIDTH_2_Y_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_and_A_SIGNED_0_B_SIGNED_1_A_WIDTH_7_B_WIDTH_2_Y_WIDTH_3.v; hierarchy -top sat_and_A_SIGNED_0_B_SIGNED_1_A_WIDTH_7_B_WIDTH_2_Y_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_and_A_SIGNED_0_B_SIGNED_1_A_WIDTH_7_B_WIDTH_2_Y_WIDTH_3' -q -q 2>/dev/null || echo sat_and_A_SIGNED_0_B_SIGNED_1_A_WIDTH_7_B_WIDTH_2_Y_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_and_A_SIGNED_1_B_SIGNED_0_A_WIDTH_7_B_WIDTH_2_Y_WIDTH_3.v; hierarchy -top sat_and_A_SIGNED_1_B_SIGNED_0_A_WIDTH_7_B_WIDTH_2_Y_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_and_A_SIGNED_1_B_SIGNED_0_A_WIDTH_7_B_WIDTH_2_Y_WIDTH_3' -q -q 2>/dev/null || echo sat_and_A_SIGNED_1_B_SIGNED_0_A_WIDTH_7_B_WIDTH_2_Y_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_and_A_SIGNED_1_B_SIGNED_1_A_WIDTH_7_B_WIDTH_2_Y_WIDTH_3.v; hierarchy -top sat_and_A_SIGNED_1_B_SIGNED_1_A_WIDTH_7_B_WIDTH_2_Y_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_and_A_SIGNED_1_B_SIGNED_1_A_WIDTH_7_B_WIDTH_2_Y_WIDTH_3' -q -q 2>/dev/null || echo sat_and_A_SIGNED_1_B_SIGNED_1_A_WIDTH_7_B_WIDTH_2_Y_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_and_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_1_Y_WIDTH_6.v; hierarchy -top sat_and_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_1_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_and_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_1_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_and_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_1_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_and_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_1_Y_WIDTH_6.v; hierarchy -top sat_and_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_1_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_and_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_1_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_and_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_1_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_and_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_1_Y_WIDTH_6.v; hierarchy -top sat_and_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_1_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_and_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_1_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_and_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_1_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_and_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_1_Y_WIDTH_6.v; hierarchy -top sat_and_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_1_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_and_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_1_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_and_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_1_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_and_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_1.v; hierarchy -top sat_and_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_and_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_and_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_and_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_1.v; hierarchy -top sat_and_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_and_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_and_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_and_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_1.v; hierarchy -top sat_and_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_and_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_and_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_and_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_1.v; hierarchy -top sat_and_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_and_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_and_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_and_A_SIGNED_0_B_SIGNED_0_A_WIDTH_1_B_WIDTH_9_Y_WIDTH_5.v; hierarchy -top sat_and_A_SIGNED_0_B_SIGNED_0_A_WIDTH_1_B_WIDTH_9_Y_WIDTH_5; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_and_A_SIGNED_0_B_SIGNED_0_A_WIDTH_1_B_WIDTH_9_Y_WIDTH_5' -q -q 2>/dev/null || echo sat_and_A_SIGNED_0_B_SIGNED_0_A_WIDTH_1_B_WIDTH_9_Y_WIDTH_5 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_and_A_SIGNED_0_B_SIGNED_1_A_WIDTH_1_B_WIDTH_9_Y_WIDTH_5.v; hierarchy -top sat_and_A_SIGNED_0_B_SIGNED_1_A_WIDTH_1_B_WIDTH_9_Y_WIDTH_5; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_and_A_SIGNED_0_B_SIGNED_1_A_WIDTH_1_B_WIDTH_9_Y_WIDTH_5' -q -q 2>/dev/null || echo sat_and_A_SIGNED_0_B_SIGNED_1_A_WIDTH_1_B_WIDTH_9_Y_WIDTH_5 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_and_A_SIGNED_1_B_SIGNED_0_A_WIDTH_1_B_WIDTH_9_Y_WIDTH_5.v; hierarchy -top sat_and_A_SIGNED_1_B_SIGNED_0_A_WIDTH_1_B_WIDTH_9_Y_WIDTH_5; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_and_A_SIGNED_1_B_SIGNED_0_A_WIDTH_1_B_WIDTH_9_Y_WIDTH_5' -q -q 2>/dev/null || echo sat_and_A_SIGNED_1_B_SIGNED_0_A_WIDTH_1_B_WIDTH_9_Y_WIDTH_5 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_and_A_SIGNED_1_B_SIGNED_1_A_WIDTH_1_B_WIDTH_9_Y_WIDTH_5.v; hierarchy -top sat_and_A_SIGNED_1_B_SIGNED_1_A_WIDTH_1_B_WIDTH_9_Y_WIDTH_5; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_and_A_SIGNED_1_B_SIGNED_1_A_WIDTH_1_B_WIDTH_9_Y_WIDTH_5' -q -q 2>/dev/null || echo sat_and_A_SIGNED_1_B_SIGNED_1_A_WIDTH_1_B_WIDTH_9_Y_WIDTH_5 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_and_A_SIGNED_0_B_SIGNED_0_A_WIDTH_1_B_WIDTH_2_Y_WIDTH_7.v; hierarchy -top sat_and_A_SIGNED_0_B_SIGNED_0_A_WIDTH_1_B_WIDTH_2_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_and_A_SIGNED_0_B_SIGNED_0_A_WIDTH_1_B_WIDTH_2_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_and_A_SIGNED_0_B_SIGNED_0_A_WIDTH_1_B_WIDTH_2_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_and_A_SIGNED_0_B_SIGNED_1_A_WIDTH_1_B_WIDTH_2_Y_WIDTH_7.v; hierarchy -top sat_and_A_SIGNED_0_B_SIGNED_1_A_WIDTH_1_B_WIDTH_2_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_and_A_SIGNED_0_B_SIGNED_1_A_WIDTH_1_B_WIDTH_2_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_and_A_SIGNED_0_B_SIGNED_1_A_WIDTH_1_B_WIDTH_2_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_and_A_SIGNED_1_B_SIGNED_0_A_WIDTH_1_B_WIDTH_2_Y_WIDTH_7.v; hierarchy -top sat_and_A_SIGNED_1_B_SIGNED_0_A_WIDTH_1_B_WIDTH_2_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_and_A_SIGNED_1_B_SIGNED_0_A_WIDTH_1_B_WIDTH_2_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_and_A_SIGNED_1_B_SIGNED_0_A_WIDTH_1_B_WIDTH_2_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_and_A_SIGNED_1_B_SIGNED_1_A_WIDTH_1_B_WIDTH_2_Y_WIDTH_7.v; hierarchy -top sat_and_A_SIGNED_1_B_SIGNED_1_A_WIDTH_1_B_WIDTH_2_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_and_A_SIGNED_1_B_SIGNED_1_A_WIDTH_1_B_WIDTH_2_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_and_A_SIGNED_1_B_SIGNED_1_A_WIDTH_1_B_WIDTH_2_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_and_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4.v; hierarchy -top sat_and_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_and_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_and_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_and_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4.v; hierarchy -top sat_and_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_and_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_and_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_and_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4.v; hierarchy -top sat_and_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_and_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_and_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_and_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4.v; hierarchy -top sat_and_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_and_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_and_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_and_A_SIGNED_0_B_SIGNED_0_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_8.v; hierarchy -top sat_and_A_SIGNED_0_B_SIGNED_0_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_8; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_and_A_SIGNED_0_B_SIGNED_0_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_8' -q -q 2>/dev/null || echo sat_and_A_SIGNED_0_B_SIGNED_0_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_8 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_and_A_SIGNED_0_B_SIGNED_1_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_8.v; hierarchy -top sat_and_A_SIGNED_0_B_SIGNED_1_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_8; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_and_A_SIGNED_0_B_SIGNED_1_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_8' -q -q 2>/dev/null || echo sat_and_A_SIGNED_0_B_SIGNED_1_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_8 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_and_A_SIGNED_1_B_SIGNED_0_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_8.v; hierarchy -top sat_and_A_SIGNED_1_B_SIGNED_0_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_8; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_and_A_SIGNED_1_B_SIGNED_0_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_8' -q -q 2>/dev/null || echo sat_and_A_SIGNED_1_B_SIGNED_0_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_8 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_and_A_SIGNED_1_B_SIGNED_1_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_8.v; hierarchy -top sat_and_A_SIGNED_1_B_SIGNED_1_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_8; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_and_A_SIGNED_1_B_SIGNED_1_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_8' -q -q 2>/dev/null || echo sat_and_A_SIGNED_1_B_SIGNED_1_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_8 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_and_A_SIGNED_0_B_SIGNED_0_A_WIDTH_5_B_WIDTH_1_Y_WIDTH_5.v; hierarchy -top sat_and_A_SIGNED_0_B_SIGNED_0_A_WIDTH_5_B_WIDTH_1_Y_WIDTH_5; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_and_A_SIGNED_0_B_SIGNED_0_A_WIDTH_5_B_WIDTH_1_Y_WIDTH_5' -q -q 2>/dev/null || echo sat_and_A_SIGNED_0_B_SIGNED_0_A_WIDTH_5_B_WIDTH_1_Y_WIDTH_5 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_and_A_SIGNED_0_B_SIGNED_1_A_WIDTH_5_B_WIDTH_1_Y_WIDTH_5.v; hierarchy -top sat_and_A_SIGNED_0_B_SIGNED_1_A_WIDTH_5_B_WIDTH_1_Y_WIDTH_5; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_and_A_SIGNED_0_B_SIGNED_1_A_WIDTH_5_B_WIDTH_1_Y_WIDTH_5' -q -q 2>/dev/null || echo sat_and_A_SIGNED_0_B_SIGNED_1_A_WIDTH_5_B_WIDTH_1_Y_WIDTH_5 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_and_A_SIGNED_1_B_SIGNED_0_A_WIDTH_5_B_WIDTH_1_Y_WIDTH_5.v; hierarchy -top sat_and_A_SIGNED_1_B_SIGNED_0_A_WIDTH_5_B_WIDTH_1_Y_WIDTH_5; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_and_A_SIGNED_1_B_SIGNED_0_A_WIDTH_5_B_WIDTH_1_Y_WIDTH_5' -q -q 2>/dev/null || echo sat_and_A_SIGNED_1_B_SIGNED_0_A_WIDTH_5_B_WIDTH_1_Y_WIDTH_5 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_and_A_SIGNED_1_B_SIGNED_1_A_WIDTH_5_B_WIDTH_1_Y_WIDTH_5.v; hierarchy -top sat_and_A_SIGNED_1_B_SIGNED_1_A_WIDTH_5_B_WIDTH_1_Y_WIDTH_5; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_and_A_SIGNED_1_B_SIGNED_1_A_WIDTH_5_B_WIDTH_1_Y_WIDTH_5' -q -q 2>/dev/null || echo sat_and_A_SIGNED_1_B_SIGNED_1_A_WIDTH_5_B_WIDTH_1_Y_WIDTH_5 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_and_A_SIGNED_0_B_SIGNED_0_A_WIDTH_7_B_WIDTH_1_Y_WIDTH_5.v; hierarchy -top sat_and_A_SIGNED_0_B_SIGNED_0_A_WIDTH_7_B_WIDTH_1_Y_WIDTH_5; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_and_A_SIGNED_0_B_SIGNED_0_A_WIDTH_7_B_WIDTH_1_Y_WIDTH_5' -q -q 2>/dev/null || echo sat_and_A_SIGNED_0_B_SIGNED_0_A_WIDTH_7_B_WIDTH_1_Y_WIDTH_5 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_and_A_SIGNED_0_B_SIGNED_1_A_WIDTH_7_B_WIDTH_1_Y_WIDTH_5.v; hierarchy -top sat_and_A_SIGNED_0_B_SIGNED_1_A_WIDTH_7_B_WIDTH_1_Y_WIDTH_5; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_and_A_SIGNED_0_B_SIGNED_1_A_WIDTH_7_B_WIDTH_1_Y_WIDTH_5' -q -q 2>/dev/null || echo sat_and_A_SIGNED_0_B_SIGNED_1_A_WIDTH_7_B_WIDTH_1_Y_WIDTH_5 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_and_A_SIGNED_1_B_SIGNED_0_A_WIDTH_7_B_WIDTH_1_Y_WIDTH_5.v; hierarchy -top sat_and_A_SIGNED_1_B_SIGNED_0_A_WIDTH_7_B_WIDTH_1_Y_WIDTH_5; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_and_A_SIGNED_1_B_SIGNED_0_A_WIDTH_7_B_WIDTH_1_Y_WIDTH_5' -q -q 2>/dev/null || echo sat_and_A_SIGNED_1_B_SIGNED_0_A_WIDTH_7_B_WIDTH_1_Y_WIDTH_5 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_and_A_SIGNED_1_B_SIGNED_1_A_WIDTH_7_B_WIDTH_1_Y_WIDTH_5.v; hierarchy -top sat_and_A_SIGNED_1_B_SIGNED_1_A_WIDTH_7_B_WIDTH_1_Y_WIDTH_5; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_and_A_SIGNED_1_B_SIGNED_1_A_WIDTH_7_B_WIDTH_1_Y_WIDTH_5' -q -q 2>/dev/null || echo sat_and_A_SIGNED_1_B_SIGNED_1_A_WIDTH_7_B_WIDTH_1_Y_WIDTH_5 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_and_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_2.v; hierarchy -top sat_and_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_and_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_and_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_and_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_2.v; hierarchy -top sat_and_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_and_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_and_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_and_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_2.v; hierarchy -top sat_and_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_and_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_and_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_and_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_2.v; hierarchy -top sat_and_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_and_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_and_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_and_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_5.v; hierarchy -top sat_and_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_5; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_and_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_5' -q -q 2>/dev/null || echo sat_and_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_5 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_and_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_5.v; hierarchy -top sat_and_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_5; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_and_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_5' -q -q 2>/dev/null || echo sat_and_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_5 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_and_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_5.v; hierarchy -top sat_and_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_5; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_and_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_5' -q -q 2>/dev/null || echo sat_and_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_5 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_and_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_5.v; hierarchy -top sat_and_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_5; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_and_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_5' -q -q 2>/dev/null || echo sat_and_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_5 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_and_A_SIGNED_0_B_SIGNED_0_A_WIDTH_9_B_WIDTH_5_Y_WIDTH_3.v; hierarchy -top sat_and_A_SIGNED_0_B_SIGNED_0_A_WIDTH_9_B_WIDTH_5_Y_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_and_A_SIGNED_0_B_SIGNED_0_A_WIDTH_9_B_WIDTH_5_Y_WIDTH_3' -q -q 2>/dev/null || echo sat_and_A_SIGNED_0_B_SIGNED_0_A_WIDTH_9_B_WIDTH_5_Y_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_and_A_SIGNED_0_B_SIGNED_1_A_WIDTH_9_B_WIDTH_5_Y_WIDTH_3.v; hierarchy -top sat_and_A_SIGNED_0_B_SIGNED_1_A_WIDTH_9_B_WIDTH_5_Y_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_and_A_SIGNED_0_B_SIGNED_1_A_WIDTH_9_B_WIDTH_5_Y_WIDTH_3' -q -q 2>/dev/null || echo sat_and_A_SIGNED_0_B_SIGNED_1_A_WIDTH_9_B_WIDTH_5_Y_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_and_A_SIGNED_1_B_SIGNED_0_A_WIDTH_9_B_WIDTH_5_Y_WIDTH_3.v; hierarchy -top sat_and_A_SIGNED_1_B_SIGNED_0_A_WIDTH_9_B_WIDTH_5_Y_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_and_A_SIGNED_1_B_SIGNED_0_A_WIDTH_9_B_WIDTH_5_Y_WIDTH_3' -q -q 2>/dev/null || echo sat_and_A_SIGNED_1_B_SIGNED_0_A_WIDTH_9_B_WIDTH_5_Y_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_and_A_SIGNED_1_B_SIGNED_1_A_WIDTH_9_B_WIDTH_5_Y_WIDTH_3.v; hierarchy -top sat_and_A_SIGNED_1_B_SIGNED_1_A_WIDTH_9_B_WIDTH_5_Y_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_and_A_SIGNED_1_B_SIGNED_1_A_WIDTH_9_B_WIDTH_5_Y_WIDTH_3' -q -q 2>/dev/null || echo sat_and_A_SIGNED_1_B_SIGNED_1_A_WIDTH_9_B_WIDTH_5_Y_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_and_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_10.v; hierarchy -top sat_and_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_10; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_and_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_10' -q -q 2>/dev/null || echo sat_and_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_10 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_and_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_10.v; hierarchy -top sat_and_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_10; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_and_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_10' -q -q 2>/dev/null || echo sat_and_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_10 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_and_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_10.v; hierarchy -top sat_and_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_10; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_and_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_10' -q -q 2>/dev/null || echo sat_and_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_10 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_and_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_10.v; hierarchy -top sat_and_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_10; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_and_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_10' -q -q 2>/dev/null || echo sat_and_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_10 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_and_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1.v; hierarchy -top sat_and_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_and_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_and_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_and_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1.v; hierarchy -top sat_and_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_and_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_and_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_and_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1.v; hierarchy -top sat_and_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_and_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_and_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_and_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1.v; hierarchy -top sat_and_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_and_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_and_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_and_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_2.v; hierarchy -top sat_and_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_and_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_and_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_and_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_2.v; hierarchy -top sat_and_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_and_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_and_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_and_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_2.v; hierarchy -top sat_and_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_and_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_and_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_and_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_2.v; hierarchy -top sat_and_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_and_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_and_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_and_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_5_Y_WIDTH_2.v; hierarchy -top sat_and_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_5_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_and_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_5_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_and_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_5_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_and_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_5_Y_WIDTH_2.v; hierarchy -top sat_and_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_5_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_and_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_5_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_and_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_5_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_and_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_5_Y_WIDTH_2.v; hierarchy -top sat_and_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_5_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_and_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_5_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_and_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_5_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_and_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_5_Y_WIDTH_2.v; hierarchy -top sat_and_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_5_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_and_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_5_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_and_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_5_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_and_A_SIGNED_0_B_SIGNED_0_A_WIDTH_1_B_WIDTH_5_Y_WIDTH_3.v; hierarchy -top sat_and_A_SIGNED_0_B_SIGNED_0_A_WIDTH_1_B_WIDTH_5_Y_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_and_A_SIGNED_0_B_SIGNED_0_A_WIDTH_1_B_WIDTH_5_Y_WIDTH_3' -q -q 2>/dev/null || echo sat_and_A_SIGNED_0_B_SIGNED_0_A_WIDTH_1_B_WIDTH_5_Y_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_and_A_SIGNED_0_B_SIGNED_1_A_WIDTH_1_B_WIDTH_5_Y_WIDTH_3.v; hierarchy -top sat_and_A_SIGNED_0_B_SIGNED_1_A_WIDTH_1_B_WIDTH_5_Y_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_and_A_SIGNED_0_B_SIGNED_1_A_WIDTH_1_B_WIDTH_5_Y_WIDTH_3' -q -q 2>/dev/null || echo sat_and_A_SIGNED_0_B_SIGNED_1_A_WIDTH_1_B_WIDTH_5_Y_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_and_A_SIGNED_1_B_SIGNED_0_A_WIDTH_1_B_WIDTH_5_Y_WIDTH_3.v; hierarchy -top sat_and_A_SIGNED_1_B_SIGNED_0_A_WIDTH_1_B_WIDTH_5_Y_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_and_A_SIGNED_1_B_SIGNED_0_A_WIDTH_1_B_WIDTH_5_Y_WIDTH_3' -q -q 2>/dev/null || echo sat_and_A_SIGNED_1_B_SIGNED_0_A_WIDTH_1_B_WIDTH_5_Y_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_and_A_SIGNED_1_B_SIGNED_1_A_WIDTH_1_B_WIDTH_5_Y_WIDTH_3.v; hierarchy -top sat_and_A_SIGNED_1_B_SIGNED_1_A_WIDTH_1_B_WIDTH_5_Y_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_and_A_SIGNED_1_B_SIGNED_1_A_WIDTH_1_B_WIDTH_5_Y_WIDTH_3' -q -q 2>/dev/null || echo sat_and_A_SIGNED_1_B_SIGNED_1_A_WIDTH_1_B_WIDTH_5_Y_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_and_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_8_Y_WIDTH_9.v; hierarchy -top sat_and_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_8_Y_WIDTH_9; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_and_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_8_Y_WIDTH_9' -q -q 2>/dev/null || echo sat_and_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_8_Y_WIDTH_9 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_and_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_8_Y_WIDTH_9.v; hierarchy -top sat_and_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_8_Y_WIDTH_9; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_and_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_8_Y_WIDTH_9' -q -q 2>/dev/null || echo sat_and_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_8_Y_WIDTH_9 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_and_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_8_Y_WIDTH_9.v; hierarchy -top sat_and_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_8_Y_WIDTH_9; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_and_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_8_Y_WIDTH_9' -q -q 2>/dev/null || echo sat_and_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_8_Y_WIDTH_9 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_and_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_8_Y_WIDTH_9.v; hierarchy -top sat_and_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_8_Y_WIDTH_9; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_and_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_8_Y_WIDTH_9' -q -q 2>/dev/null || echo sat_and_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_8_Y_WIDTH_9 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_and_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_7_Y_WIDTH_2.v; hierarchy -top sat_and_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_7_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_and_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_7_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_and_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_7_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_and_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_7_Y_WIDTH_2.v; hierarchy -top sat_and_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_7_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_and_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_7_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_and_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_7_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_and_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_7_Y_WIDTH_2.v; hierarchy -top sat_and_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_7_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_and_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_7_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_and_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_7_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_and_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_7_Y_WIDTH_2.v; hierarchy -top sat_and_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_7_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_and_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_7_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_and_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_7_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_and_A_SIGNED_0_B_SIGNED_0_A_WIDTH_10_B_WIDTH_2_Y_WIDTH_2.v; hierarchy -top sat_and_A_SIGNED_0_B_SIGNED_0_A_WIDTH_10_B_WIDTH_2_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_and_A_SIGNED_0_B_SIGNED_0_A_WIDTH_10_B_WIDTH_2_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_and_A_SIGNED_0_B_SIGNED_0_A_WIDTH_10_B_WIDTH_2_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_and_A_SIGNED_0_B_SIGNED_1_A_WIDTH_10_B_WIDTH_2_Y_WIDTH_2.v; hierarchy -top sat_and_A_SIGNED_0_B_SIGNED_1_A_WIDTH_10_B_WIDTH_2_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_and_A_SIGNED_0_B_SIGNED_1_A_WIDTH_10_B_WIDTH_2_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_and_A_SIGNED_0_B_SIGNED_1_A_WIDTH_10_B_WIDTH_2_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_and_A_SIGNED_1_B_SIGNED_0_A_WIDTH_10_B_WIDTH_2_Y_WIDTH_2.v; hierarchy -top sat_and_A_SIGNED_1_B_SIGNED_0_A_WIDTH_10_B_WIDTH_2_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_and_A_SIGNED_1_B_SIGNED_0_A_WIDTH_10_B_WIDTH_2_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_and_A_SIGNED_1_B_SIGNED_0_A_WIDTH_10_B_WIDTH_2_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_and_A_SIGNED_1_B_SIGNED_1_A_WIDTH_10_B_WIDTH_2_Y_WIDTH_2.v; hierarchy -top sat_and_A_SIGNED_1_B_SIGNED_1_A_WIDTH_10_B_WIDTH_2_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_and_A_SIGNED_1_B_SIGNED_1_A_WIDTH_10_B_WIDTH_2_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_and_A_SIGNED_1_B_SIGNED_1_A_WIDTH_10_B_WIDTH_2_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_and_A_SIGNED_0_B_SIGNED_0_A_WIDTH_1_B_WIDTH_6_Y_WIDTH_7.v; hierarchy -top sat_and_A_SIGNED_0_B_SIGNED_0_A_WIDTH_1_B_WIDTH_6_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_and_A_SIGNED_0_B_SIGNED_0_A_WIDTH_1_B_WIDTH_6_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_and_A_SIGNED_0_B_SIGNED_0_A_WIDTH_1_B_WIDTH_6_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_and_A_SIGNED_0_B_SIGNED_1_A_WIDTH_1_B_WIDTH_6_Y_WIDTH_7.v; hierarchy -top sat_and_A_SIGNED_0_B_SIGNED_1_A_WIDTH_1_B_WIDTH_6_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_and_A_SIGNED_0_B_SIGNED_1_A_WIDTH_1_B_WIDTH_6_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_and_A_SIGNED_0_B_SIGNED_1_A_WIDTH_1_B_WIDTH_6_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_and_A_SIGNED_1_B_SIGNED_0_A_WIDTH_1_B_WIDTH_6_Y_WIDTH_7.v; hierarchy -top sat_and_A_SIGNED_1_B_SIGNED_0_A_WIDTH_1_B_WIDTH_6_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_and_A_SIGNED_1_B_SIGNED_0_A_WIDTH_1_B_WIDTH_6_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_and_A_SIGNED_1_B_SIGNED_0_A_WIDTH_1_B_WIDTH_6_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_and_A_SIGNED_1_B_SIGNED_1_A_WIDTH_1_B_WIDTH_6_Y_WIDTH_7.v; hierarchy -top sat_and_A_SIGNED_1_B_SIGNED_1_A_WIDTH_1_B_WIDTH_6_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_and_A_SIGNED_1_B_SIGNED_1_A_WIDTH_1_B_WIDTH_6_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_and_A_SIGNED_1_B_SIGNED_1_A_WIDTH_1_B_WIDTH_6_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_and_A_SIGNED_0_B_SIGNED_0_A_WIDTH_8_B_WIDTH_10_Y_WIDTH_2.v; hierarchy -top sat_and_A_SIGNED_0_B_SIGNED_0_A_WIDTH_8_B_WIDTH_10_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_and_A_SIGNED_0_B_SIGNED_0_A_WIDTH_8_B_WIDTH_10_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_and_A_SIGNED_0_B_SIGNED_0_A_WIDTH_8_B_WIDTH_10_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_and_A_SIGNED_0_B_SIGNED_1_A_WIDTH_8_B_WIDTH_10_Y_WIDTH_2.v; hierarchy -top sat_and_A_SIGNED_0_B_SIGNED_1_A_WIDTH_8_B_WIDTH_10_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_and_A_SIGNED_0_B_SIGNED_1_A_WIDTH_8_B_WIDTH_10_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_and_A_SIGNED_0_B_SIGNED_1_A_WIDTH_8_B_WIDTH_10_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_and_A_SIGNED_1_B_SIGNED_0_A_WIDTH_8_B_WIDTH_10_Y_WIDTH_2.v; hierarchy -top sat_and_A_SIGNED_1_B_SIGNED_0_A_WIDTH_8_B_WIDTH_10_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_and_A_SIGNED_1_B_SIGNED_0_A_WIDTH_8_B_WIDTH_10_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_and_A_SIGNED_1_B_SIGNED_0_A_WIDTH_8_B_WIDTH_10_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_and_A_SIGNED_1_B_SIGNED_1_A_WIDTH_8_B_WIDTH_10_Y_WIDTH_2.v; hierarchy -top sat_and_A_SIGNED_1_B_SIGNED_1_A_WIDTH_8_B_WIDTH_10_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_and_A_SIGNED_1_B_SIGNED_1_A_WIDTH_8_B_WIDTH_10_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_and_A_SIGNED_1_B_SIGNED_1_A_WIDTH_8_B_WIDTH_10_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_and_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_9.v; hierarchy -top sat_and_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_9; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_and_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_9' -q -q 2>/dev/null || echo sat_and_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_9 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_and_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_9.v; hierarchy -top sat_and_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_9; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_and_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_9' -q -q 2>/dev/null || echo sat_and_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_9 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_and_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_9.v; hierarchy -top sat_and_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_9; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_and_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_9' -q -q 2>/dev/null || echo sat_and_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_9 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_and_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_9.v; hierarchy -top sat_and_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_9; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_and_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_9' -q -q 2>/dev/null || echo sat_and_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_9 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_and_A_SIGNED_0_B_SIGNED_0_A_WIDTH_8_B_WIDTH_2_Y_WIDTH_2.v; hierarchy -top sat_and_A_SIGNED_0_B_SIGNED_0_A_WIDTH_8_B_WIDTH_2_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_and_A_SIGNED_0_B_SIGNED_0_A_WIDTH_8_B_WIDTH_2_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_and_A_SIGNED_0_B_SIGNED_0_A_WIDTH_8_B_WIDTH_2_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_and_A_SIGNED_0_B_SIGNED_1_A_WIDTH_8_B_WIDTH_2_Y_WIDTH_2.v; hierarchy -top sat_and_A_SIGNED_0_B_SIGNED_1_A_WIDTH_8_B_WIDTH_2_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_and_A_SIGNED_0_B_SIGNED_1_A_WIDTH_8_B_WIDTH_2_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_and_A_SIGNED_0_B_SIGNED_1_A_WIDTH_8_B_WIDTH_2_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_and_A_SIGNED_1_B_SIGNED_0_A_WIDTH_8_B_WIDTH_2_Y_WIDTH_2.v; hierarchy -top sat_and_A_SIGNED_1_B_SIGNED_0_A_WIDTH_8_B_WIDTH_2_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_and_A_SIGNED_1_B_SIGNED_0_A_WIDTH_8_B_WIDTH_2_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_and_A_SIGNED_1_B_SIGNED_0_A_WIDTH_8_B_WIDTH_2_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_and_A_SIGNED_1_B_SIGNED_1_A_WIDTH_8_B_WIDTH_2_Y_WIDTH_2.v; hierarchy -top sat_and_A_SIGNED_1_B_SIGNED_1_A_WIDTH_8_B_WIDTH_2_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_and_A_SIGNED_1_B_SIGNED_1_A_WIDTH_8_B_WIDTH_2_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_and_A_SIGNED_1_B_SIGNED_1_A_WIDTH_8_B_WIDTH_2_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_and_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_6.v; hierarchy -top sat_and_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_and_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_and_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_and_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_6.v; hierarchy -top sat_and_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_and_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_and_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_and_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_6.v; hierarchy -top sat_and_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_and_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_and_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_and_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_6.v; hierarchy -top sat_and_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_and_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_and_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_and_A_SIGNED_0_B_SIGNED_0_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_1.v; hierarchy -top sat_and_A_SIGNED_0_B_SIGNED_0_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_and_A_SIGNED_0_B_SIGNED_0_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_and_A_SIGNED_0_B_SIGNED_0_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_and_A_SIGNED_0_B_SIGNED_1_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_1.v; hierarchy -top sat_and_A_SIGNED_0_B_SIGNED_1_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_and_A_SIGNED_0_B_SIGNED_1_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_and_A_SIGNED_0_B_SIGNED_1_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_and_A_SIGNED_1_B_SIGNED_0_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_1.v; hierarchy -top sat_and_A_SIGNED_1_B_SIGNED_0_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_and_A_SIGNED_1_B_SIGNED_0_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_and_A_SIGNED_1_B_SIGNED_0_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_and_A_SIGNED_1_B_SIGNED_1_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_1.v; hierarchy -top sat_and_A_SIGNED_1_B_SIGNED_1_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_and_A_SIGNED_1_B_SIGNED_1_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_and_A_SIGNED_1_B_SIGNED_1_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_and_A_SIGNED_0_B_SIGNED_0_A_WIDTH_10_B_WIDTH_6_Y_WIDTH_8.v; hierarchy -top sat_and_A_SIGNED_0_B_SIGNED_0_A_WIDTH_10_B_WIDTH_6_Y_WIDTH_8; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_and_A_SIGNED_0_B_SIGNED_0_A_WIDTH_10_B_WIDTH_6_Y_WIDTH_8' -q -q 2>/dev/null || echo sat_and_A_SIGNED_0_B_SIGNED_0_A_WIDTH_10_B_WIDTH_6_Y_WIDTH_8 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_and_A_SIGNED_0_B_SIGNED_1_A_WIDTH_10_B_WIDTH_6_Y_WIDTH_8.v; hierarchy -top sat_and_A_SIGNED_0_B_SIGNED_1_A_WIDTH_10_B_WIDTH_6_Y_WIDTH_8; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_and_A_SIGNED_0_B_SIGNED_1_A_WIDTH_10_B_WIDTH_6_Y_WIDTH_8' -q -q 2>/dev/null || echo sat_and_A_SIGNED_0_B_SIGNED_1_A_WIDTH_10_B_WIDTH_6_Y_WIDTH_8 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_and_A_SIGNED_1_B_SIGNED_0_A_WIDTH_10_B_WIDTH_6_Y_WIDTH_8.v; hierarchy -top sat_and_A_SIGNED_1_B_SIGNED_0_A_WIDTH_10_B_WIDTH_6_Y_WIDTH_8; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_and_A_SIGNED_1_B_SIGNED_0_A_WIDTH_10_B_WIDTH_6_Y_WIDTH_8' -q -q 2>/dev/null || echo sat_and_A_SIGNED_1_B_SIGNED_0_A_WIDTH_10_B_WIDTH_6_Y_WIDTH_8 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_and_A_SIGNED_1_B_SIGNED_1_A_WIDTH_10_B_WIDTH_6_Y_WIDTH_8.v; hierarchy -top sat_and_A_SIGNED_1_B_SIGNED_1_A_WIDTH_10_B_WIDTH_6_Y_WIDTH_8; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_and_A_SIGNED_1_B_SIGNED_1_A_WIDTH_10_B_WIDTH_6_Y_WIDTH_8' -q -q 2>/dev/null || echo sat_and_A_SIGNED_1_B_SIGNED_1_A_WIDTH_10_B_WIDTH_6_Y_WIDTH_8 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_and_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_3.v; hierarchy -top sat_and_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_and_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_3' -q -q 2>/dev/null || echo sat_and_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_and_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_3.v; hierarchy -top sat_and_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_and_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_3' -q -q 2>/dev/null || echo sat_and_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_and_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_3.v; hierarchy -top sat_and_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_and_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_3' -q -q 2>/dev/null || echo sat_and_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_and_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_3.v; hierarchy -top sat_and_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_and_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_3' -q -q 2>/dev/null || echo sat_and_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_and_A_SIGNED_0_B_SIGNED_0_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_5.v; hierarchy -top sat_and_A_SIGNED_0_B_SIGNED_0_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_5; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_and_A_SIGNED_0_B_SIGNED_0_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_5' -q -q 2>/dev/null || echo sat_and_A_SIGNED_0_B_SIGNED_0_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_5 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_and_A_SIGNED_0_B_SIGNED_1_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_5.v; hierarchy -top sat_and_A_SIGNED_0_B_SIGNED_1_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_5; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_and_A_SIGNED_0_B_SIGNED_1_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_5' -q -q 2>/dev/null || echo sat_and_A_SIGNED_0_B_SIGNED_1_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_5 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_and_A_SIGNED_1_B_SIGNED_0_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_5.v; hierarchy -top sat_and_A_SIGNED_1_B_SIGNED_0_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_5; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_and_A_SIGNED_1_B_SIGNED_0_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_5' -q -q 2>/dev/null || echo sat_and_A_SIGNED_1_B_SIGNED_0_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_5 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_and_A_SIGNED_1_B_SIGNED_1_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_5.v; hierarchy -top sat_and_A_SIGNED_1_B_SIGNED_1_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_5; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_and_A_SIGNED_1_B_SIGNED_1_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_5' -q -q 2>/dev/null || echo sat_and_A_SIGNED_1_B_SIGNED_1_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_5 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_and_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_7_Y_WIDTH_7.v; hierarchy -top sat_and_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_7_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_and_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_7_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_and_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_7_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_and_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_7_Y_WIDTH_7.v; hierarchy -top sat_and_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_7_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_and_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_7_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_and_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_7_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_and_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_7_Y_WIDTH_7.v; hierarchy -top sat_and_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_7_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_and_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_7_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_and_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_7_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_and_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_7_Y_WIDTH_7.v; hierarchy -top sat_and_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_7_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_and_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_7_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_and_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_7_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_and_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_1_Y_WIDTH_1.v; hierarchy -top sat_and_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_1_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_and_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_1_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_and_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_1_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_and_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_1_Y_WIDTH_1.v; hierarchy -top sat_and_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_1_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_and_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_1_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_and_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_1_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_and_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_1_Y_WIDTH_1.v; hierarchy -top sat_and_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_1_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_and_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_1_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_and_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_1_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_and_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_1_Y_WIDTH_1.v; hierarchy -top sat_and_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_1_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_and_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_1_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_and_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_1_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_and_A_SIGNED_0_B_SIGNED_0_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_7.v; hierarchy -top sat_and_A_SIGNED_0_B_SIGNED_0_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_and_A_SIGNED_0_B_SIGNED_0_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_and_A_SIGNED_0_B_SIGNED_0_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_and_A_SIGNED_0_B_SIGNED_1_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_7.v; hierarchy -top sat_and_A_SIGNED_0_B_SIGNED_1_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_and_A_SIGNED_0_B_SIGNED_1_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_and_A_SIGNED_0_B_SIGNED_1_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_and_A_SIGNED_1_B_SIGNED_0_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_7.v; hierarchy -top sat_and_A_SIGNED_1_B_SIGNED_0_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_and_A_SIGNED_1_B_SIGNED_0_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_and_A_SIGNED_1_B_SIGNED_0_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_and_A_SIGNED_1_B_SIGNED_1_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_7.v; hierarchy -top sat_and_A_SIGNED_1_B_SIGNED_1_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_and_A_SIGNED_1_B_SIGNED_1_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_and_A_SIGNED_1_B_SIGNED_1_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_and_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_7.v; hierarchy -top sat_and_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_and_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_and_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_and_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_7.v; hierarchy -top sat_and_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_and_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_and_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_and_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_7.v; hierarchy -top sat_and_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_and_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_and_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_and_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_7.v; hierarchy -top sat_and_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_and_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_and_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_and_A_SIGNED_0_B_SIGNED_0_A_WIDTH_8_B_WIDTH_9_Y_WIDTH_8.v; hierarchy -top sat_and_A_SIGNED_0_B_SIGNED_0_A_WIDTH_8_B_WIDTH_9_Y_WIDTH_8; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_and_A_SIGNED_0_B_SIGNED_0_A_WIDTH_8_B_WIDTH_9_Y_WIDTH_8' -q -q 2>/dev/null || echo sat_and_A_SIGNED_0_B_SIGNED_0_A_WIDTH_8_B_WIDTH_9_Y_WIDTH_8 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_and_A_SIGNED_0_B_SIGNED_1_A_WIDTH_8_B_WIDTH_9_Y_WIDTH_8.v; hierarchy -top sat_and_A_SIGNED_0_B_SIGNED_1_A_WIDTH_8_B_WIDTH_9_Y_WIDTH_8; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_and_A_SIGNED_0_B_SIGNED_1_A_WIDTH_8_B_WIDTH_9_Y_WIDTH_8' -q -q 2>/dev/null || echo sat_and_A_SIGNED_0_B_SIGNED_1_A_WIDTH_8_B_WIDTH_9_Y_WIDTH_8 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_and_A_SIGNED_1_B_SIGNED_0_A_WIDTH_8_B_WIDTH_9_Y_WIDTH_8.v; hierarchy -top sat_and_A_SIGNED_1_B_SIGNED_0_A_WIDTH_8_B_WIDTH_9_Y_WIDTH_8; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_and_A_SIGNED_1_B_SIGNED_0_A_WIDTH_8_B_WIDTH_9_Y_WIDTH_8' -q -q 2>/dev/null || echo sat_and_A_SIGNED_1_B_SIGNED_0_A_WIDTH_8_B_WIDTH_9_Y_WIDTH_8 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_and_A_SIGNED_1_B_SIGNED_1_A_WIDTH_8_B_WIDTH_9_Y_WIDTH_8.v; hierarchy -top sat_and_A_SIGNED_1_B_SIGNED_1_A_WIDTH_8_B_WIDTH_9_Y_WIDTH_8; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_and_A_SIGNED_1_B_SIGNED_1_A_WIDTH_8_B_WIDTH_9_Y_WIDTH_8' -q -q 2>/dev/null || echo sat_and_A_SIGNED_1_B_SIGNED_1_A_WIDTH_8_B_WIDTH_9_Y_WIDTH_8 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_and_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_5_Y_WIDTH_7.v; hierarchy -top sat_and_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_5_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_and_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_5_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_and_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_5_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_and_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_5_Y_WIDTH_7.v; hierarchy -top sat_and_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_5_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_and_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_5_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_and_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_5_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_and_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_5_Y_WIDTH_7.v; hierarchy -top sat_and_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_5_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_and_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_5_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_and_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_5_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_and_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_5_Y_WIDTH_7.v; hierarchy -top sat_and_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_5_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_and_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_5_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_and_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_5_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_and_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_4.v; hierarchy -top sat_and_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_and_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_and_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_and_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_4.v; hierarchy -top sat_and_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_and_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_and_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_and_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_4.v; hierarchy -top sat_and_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_and_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_and_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_and_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_4.v; hierarchy -top sat_and_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_and_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_and_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_and_A_SIGNED_0_B_SIGNED_0_A_WIDTH_9_B_WIDTH_4_Y_WIDTH_7.v; hierarchy -top sat_and_A_SIGNED_0_B_SIGNED_0_A_WIDTH_9_B_WIDTH_4_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_and_A_SIGNED_0_B_SIGNED_0_A_WIDTH_9_B_WIDTH_4_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_and_A_SIGNED_0_B_SIGNED_0_A_WIDTH_9_B_WIDTH_4_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_and_A_SIGNED_0_B_SIGNED_1_A_WIDTH_9_B_WIDTH_4_Y_WIDTH_7.v; hierarchy -top sat_and_A_SIGNED_0_B_SIGNED_1_A_WIDTH_9_B_WIDTH_4_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_and_A_SIGNED_0_B_SIGNED_1_A_WIDTH_9_B_WIDTH_4_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_and_A_SIGNED_0_B_SIGNED_1_A_WIDTH_9_B_WIDTH_4_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_and_A_SIGNED_1_B_SIGNED_0_A_WIDTH_9_B_WIDTH_4_Y_WIDTH_7.v; hierarchy -top sat_and_A_SIGNED_1_B_SIGNED_0_A_WIDTH_9_B_WIDTH_4_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_and_A_SIGNED_1_B_SIGNED_0_A_WIDTH_9_B_WIDTH_4_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_and_A_SIGNED_1_B_SIGNED_0_A_WIDTH_9_B_WIDTH_4_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_and_A_SIGNED_1_B_SIGNED_1_A_WIDTH_9_B_WIDTH_4_Y_WIDTH_7.v; hierarchy -top sat_and_A_SIGNED_1_B_SIGNED_1_A_WIDTH_9_B_WIDTH_4_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_and_A_SIGNED_1_B_SIGNED_1_A_WIDTH_9_B_WIDTH_4_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_and_A_SIGNED_1_B_SIGNED_1_A_WIDTH_9_B_WIDTH_4_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_and_A_SIGNED_0_B_SIGNED_0_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_9.v; hierarchy -top sat_and_A_SIGNED_0_B_SIGNED_0_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_9; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_and_A_SIGNED_0_B_SIGNED_0_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_9' -q -q 2>/dev/null || echo sat_and_A_SIGNED_0_B_SIGNED_0_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_9 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_and_A_SIGNED_0_B_SIGNED_1_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_9.v; hierarchy -top sat_and_A_SIGNED_0_B_SIGNED_1_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_9; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_and_A_SIGNED_0_B_SIGNED_1_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_9' -q -q 2>/dev/null || echo sat_and_A_SIGNED_0_B_SIGNED_1_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_9 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_and_A_SIGNED_1_B_SIGNED_0_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_9.v; hierarchy -top sat_and_A_SIGNED_1_B_SIGNED_0_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_9; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_and_A_SIGNED_1_B_SIGNED_0_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_9' -q -q 2>/dev/null || echo sat_and_A_SIGNED_1_B_SIGNED_0_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_9 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_and_A_SIGNED_1_B_SIGNED_1_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_9.v; hierarchy -top sat_and_A_SIGNED_1_B_SIGNED_1_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_9; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_and_A_SIGNED_1_B_SIGNED_1_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_9' -q -q 2>/dev/null || echo sat_and_A_SIGNED_1_B_SIGNED_1_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_9 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_and_A_SIGNED_0_B_SIGNED_0_A_WIDTH_4_B_WIDTH_8_Y_WIDTH_10.v; hierarchy -top sat_and_A_SIGNED_0_B_SIGNED_0_A_WIDTH_4_B_WIDTH_8_Y_WIDTH_10; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_and_A_SIGNED_0_B_SIGNED_0_A_WIDTH_4_B_WIDTH_8_Y_WIDTH_10' -q -q 2>/dev/null || echo sat_and_A_SIGNED_0_B_SIGNED_0_A_WIDTH_4_B_WIDTH_8_Y_WIDTH_10 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_and_A_SIGNED_0_B_SIGNED_1_A_WIDTH_4_B_WIDTH_8_Y_WIDTH_10.v; hierarchy -top sat_and_A_SIGNED_0_B_SIGNED_1_A_WIDTH_4_B_WIDTH_8_Y_WIDTH_10; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_and_A_SIGNED_0_B_SIGNED_1_A_WIDTH_4_B_WIDTH_8_Y_WIDTH_10' -q -q 2>/dev/null || echo sat_and_A_SIGNED_0_B_SIGNED_1_A_WIDTH_4_B_WIDTH_8_Y_WIDTH_10 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_and_A_SIGNED_1_B_SIGNED_0_A_WIDTH_4_B_WIDTH_8_Y_WIDTH_10.v; hierarchy -top sat_and_A_SIGNED_1_B_SIGNED_0_A_WIDTH_4_B_WIDTH_8_Y_WIDTH_10; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_and_A_SIGNED_1_B_SIGNED_0_A_WIDTH_4_B_WIDTH_8_Y_WIDTH_10' -q -q 2>/dev/null || echo sat_and_A_SIGNED_1_B_SIGNED_0_A_WIDTH_4_B_WIDTH_8_Y_WIDTH_10 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_and_A_SIGNED_1_B_SIGNED_1_A_WIDTH_4_B_WIDTH_8_Y_WIDTH_10.v; hierarchy -top sat_and_A_SIGNED_1_B_SIGNED_1_A_WIDTH_4_B_WIDTH_8_Y_WIDTH_10; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_and_A_SIGNED_1_B_SIGNED_1_A_WIDTH_4_B_WIDTH_8_Y_WIDTH_10' -q -q 2>/dev/null || echo sat_and_A_SIGNED_1_B_SIGNED_1_A_WIDTH_4_B_WIDTH_8_Y_WIDTH_10 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_or_A_SIGNED_0_B_SIGNED_0_A_WIDTH_1_B_WIDTH_1_Y_WIDTH_1.v; hierarchy -top sat_or_A_SIGNED_0_B_SIGNED_0_A_WIDTH_1_B_WIDTH_1_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_or_A_SIGNED_0_B_SIGNED_0_A_WIDTH_1_B_WIDTH_1_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_or_A_SIGNED_0_B_SIGNED_0_A_WIDTH_1_B_WIDTH_1_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_or_A_SIGNED_0_B_SIGNED_1_A_WIDTH_1_B_WIDTH_1_Y_WIDTH_1.v; hierarchy -top sat_or_A_SIGNED_0_B_SIGNED_1_A_WIDTH_1_B_WIDTH_1_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_or_A_SIGNED_0_B_SIGNED_1_A_WIDTH_1_B_WIDTH_1_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_or_A_SIGNED_0_B_SIGNED_1_A_WIDTH_1_B_WIDTH_1_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_or_A_SIGNED_1_B_SIGNED_0_A_WIDTH_1_B_WIDTH_1_Y_WIDTH_1.v; hierarchy -top sat_or_A_SIGNED_1_B_SIGNED_0_A_WIDTH_1_B_WIDTH_1_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_or_A_SIGNED_1_B_SIGNED_0_A_WIDTH_1_B_WIDTH_1_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_or_A_SIGNED_1_B_SIGNED_0_A_WIDTH_1_B_WIDTH_1_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_or_A_SIGNED_1_B_SIGNED_1_A_WIDTH_1_B_WIDTH_1_Y_WIDTH_1.v; hierarchy -top sat_or_A_SIGNED_1_B_SIGNED_1_A_WIDTH_1_B_WIDTH_1_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_or_A_SIGNED_1_B_SIGNED_1_A_WIDTH_1_B_WIDTH_1_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_or_A_SIGNED_1_B_SIGNED_1_A_WIDTH_1_B_WIDTH_1_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_or_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_4_Y_WIDTH_6.v; hierarchy -top sat_or_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_4_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_or_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_4_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_or_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_4_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_or_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_4_Y_WIDTH_6.v; hierarchy -top sat_or_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_4_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_or_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_4_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_or_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_4_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_or_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_4_Y_WIDTH_6.v; hierarchy -top sat_or_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_4_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_or_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_4_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_or_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_4_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_or_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_4_Y_WIDTH_6.v; hierarchy -top sat_or_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_4_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_or_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_4_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_or_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_4_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_or_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4.v; hierarchy -top sat_or_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_or_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_or_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_or_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4.v; hierarchy -top sat_or_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_or_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_or_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_or_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4.v; hierarchy -top sat_or_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_or_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_or_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_or_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4.v; hierarchy -top sat_or_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_or_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_or_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_or_A_SIGNED_0_B_SIGNED_0_A_WIDTH_4_B_WIDTH_3_Y_WIDTH_6.v; hierarchy -top sat_or_A_SIGNED_0_B_SIGNED_0_A_WIDTH_4_B_WIDTH_3_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_or_A_SIGNED_0_B_SIGNED_0_A_WIDTH_4_B_WIDTH_3_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_or_A_SIGNED_0_B_SIGNED_0_A_WIDTH_4_B_WIDTH_3_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_or_A_SIGNED_0_B_SIGNED_1_A_WIDTH_4_B_WIDTH_3_Y_WIDTH_6.v; hierarchy -top sat_or_A_SIGNED_0_B_SIGNED_1_A_WIDTH_4_B_WIDTH_3_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_or_A_SIGNED_0_B_SIGNED_1_A_WIDTH_4_B_WIDTH_3_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_or_A_SIGNED_0_B_SIGNED_1_A_WIDTH_4_B_WIDTH_3_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_or_A_SIGNED_1_B_SIGNED_0_A_WIDTH_4_B_WIDTH_3_Y_WIDTH_6.v; hierarchy -top sat_or_A_SIGNED_1_B_SIGNED_0_A_WIDTH_4_B_WIDTH_3_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_or_A_SIGNED_1_B_SIGNED_0_A_WIDTH_4_B_WIDTH_3_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_or_A_SIGNED_1_B_SIGNED_0_A_WIDTH_4_B_WIDTH_3_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_or_A_SIGNED_1_B_SIGNED_1_A_WIDTH_4_B_WIDTH_3_Y_WIDTH_6.v; hierarchy -top sat_or_A_SIGNED_1_B_SIGNED_1_A_WIDTH_4_B_WIDTH_3_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_or_A_SIGNED_1_B_SIGNED_1_A_WIDTH_4_B_WIDTH_3_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_or_A_SIGNED_1_B_SIGNED_1_A_WIDTH_4_B_WIDTH_3_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_or_A_SIGNED_0_B_SIGNED_0_A_WIDTH_4_B_WIDTH_6_Y_WIDTH_3.v; hierarchy -top sat_or_A_SIGNED_0_B_SIGNED_0_A_WIDTH_4_B_WIDTH_6_Y_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_or_A_SIGNED_0_B_SIGNED_0_A_WIDTH_4_B_WIDTH_6_Y_WIDTH_3' -q -q 2>/dev/null || echo sat_or_A_SIGNED_0_B_SIGNED_0_A_WIDTH_4_B_WIDTH_6_Y_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_or_A_SIGNED_0_B_SIGNED_1_A_WIDTH_4_B_WIDTH_6_Y_WIDTH_3.v; hierarchy -top sat_or_A_SIGNED_0_B_SIGNED_1_A_WIDTH_4_B_WIDTH_6_Y_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_or_A_SIGNED_0_B_SIGNED_1_A_WIDTH_4_B_WIDTH_6_Y_WIDTH_3' -q -q 2>/dev/null || echo sat_or_A_SIGNED_0_B_SIGNED_1_A_WIDTH_4_B_WIDTH_6_Y_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_or_A_SIGNED_1_B_SIGNED_0_A_WIDTH_4_B_WIDTH_6_Y_WIDTH_3.v; hierarchy -top sat_or_A_SIGNED_1_B_SIGNED_0_A_WIDTH_4_B_WIDTH_6_Y_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_or_A_SIGNED_1_B_SIGNED_0_A_WIDTH_4_B_WIDTH_6_Y_WIDTH_3' -q -q 2>/dev/null || echo sat_or_A_SIGNED_1_B_SIGNED_0_A_WIDTH_4_B_WIDTH_6_Y_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_or_A_SIGNED_1_B_SIGNED_1_A_WIDTH_4_B_WIDTH_6_Y_WIDTH_3.v; hierarchy -top sat_or_A_SIGNED_1_B_SIGNED_1_A_WIDTH_4_B_WIDTH_6_Y_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_or_A_SIGNED_1_B_SIGNED_1_A_WIDTH_4_B_WIDTH_6_Y_WIDTH_3' -q -q 2>/dev/null || echo sat_or_A_SIGNED_1_B_SIGNED_1_A_WIDTH_4_B_WIDTH_6_Y_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_or_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_4.v; hierarchy -top sat_or_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_or_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_or_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_or_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_4.v; hierarchy -top sat_or_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_or_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_or_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_or_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_4.v; hierarchy -top sat_or_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_or_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_or_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_or_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_4.v; hierarchy -top sat_or_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_or_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_or_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_or_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_3.v; hierarchy -top sat_or_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_or_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_3' -q -q 2>/dev/null || echo sat_or_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_or_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_3.v; hierarchy -top sat_or_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_or_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_3' -q -q 2>/dev/null || echo sat_or_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_or_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_3.v; hierarchy -top sat_or_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_or_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_3' -q -q 2>/dev/null || echo sat_or_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_or_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_3.v; hierarchy -top sat_or_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_or_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_3' -q -q 2>/dev/null || echo sat_or_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_or_A_SIGNED_0_B_SIGNED_0_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_1.v; hierarchy -top sat_or_A_SIGNED_0_B_SIGNED_0_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_or_A_SIGNED_0_B_SIGNED_0_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_or_A_SIGNED_0_B_SIGNED_0_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_or_A_SIGNED_0_B_SIGNED_1_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_1.v; hierarchy -top sat_or_A_SIGNED_0_B_SIGNED_1_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_or_A_SIGNED_0_B_SIGNED_1_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_or_A_SIGNED_0_B_SIGNED_1_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_or_A_SIGNED_1_B_SIGNED_0_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_1.v; hierarchy -top sat_or_A_SIGNED_1_B_SIGNED_0_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_or_A_SIGNED_1_B_SIGNED_0_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_or_A_SIGNED_1_B_SIGNED_0_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_or_A_SIGNED_1_B_SIGNED_1_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_1.v; hierarchy -top sat_or_A_SIGNED_1_B_SIGNED_1_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_or_A_SIGNED_1_B_SIGNED_1_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_or_A_SIGNED_1_B_SIGNED_1_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_or_A_SIGNED_0_B_SIGNED_0_A_WIDTH_8_B_WIDTH_6_Y_WIDTH_1.v; hierarchy -top sat_or_A_SIGNED_0_B_SIGNED_0_A_WIDTH_8_B_WIDTH_6_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_or_A_SIGNED_0_B_SIGNED_0_A_WIDTH_8_B_WIDTH_6_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_or_A_SIGNED_0_B_SIGNED_0_A_WIDTH_8_B_WIDTH_6_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_or_A_SIGNED_0_B_SIGNED_1_A_WIDTH_8_B_WIDTH_6_Y_WIDTH_1.v; hierarchy -top sat_or_A_SIGNED_0_B_SIGNED_1_A_WIDTH_8_B_WIDTH_6_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_or_A_SIGNED_0_B_SIGNED_1_A_WIDTH_8_B_WIDTH_6_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_or_A_SIGNED_0_B_SIGNED_1_A_WIDTH_8_B_WIDTH_6_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_or_A_SIGNED_1_B_SIGNED_0_A_WIDTH_8_B_WIDTH_6_Y_WIDTH_1.v; hierarchy -top sat_or_A_SIGNED_1_B_SIGNED_0_A_WIDTH_8_B_WIDTH_6_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_or_A_SIGNED_1_B_SIGNED_0_A_WIDTH_8_B_WIDTH_6_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_or_A_SIGNED_1_B_SIGNED_0_A_WIDTH_8_B_WIDTH_6_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_or_A_SIGNED_1_B_SIGNED_1_A_WIDTH_8_B_WIDTH_6_Y_WIDTH_1.v; hierarchy -top sat_or_A_SIGNED_1_B_SIGNED_1_A_WIDTH_8_B_WIDTH_6_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_or_A_SIGNED_1_B_SIGNED_1_A_WIDTH_8_B_WIDTH_6_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_or_A_SIGNED_1_B_SIGNED_1_A_WIDTH_8_B_WIDTH_6_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_or_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1.v; hierarchy -top sat_or_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_or_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_or_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_or_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1.v; hierarchy -top sat_or_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_or_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_or_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_or_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1.v; hierarchy -top sat_or_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_or_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_or_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_or_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1.v; hierarchy -top sat_or_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_or_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_or_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_or_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_4_Y_WIDTH_6.v; hierarchy -top sat_or_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_4_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_or_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_4_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_or_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_4_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_or_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_4_Y_WIDTH_6.v; hierarchy -top sat_or_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_4_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_or_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_4_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_or_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_4_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_or_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_4_Y_WIDTH_6.v; hierarchy -top sat_or_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_4_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_or_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_4_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_or_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_4_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_or_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_4_Y_WIDTH_6.v; hierarchy -top sat_or_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_4_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_or_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_4_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_or_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_4_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_or_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_4.v; hierarchy -top sat_or_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_or_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_or_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_or_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_4.v; hierarchy -top sat_or_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_or_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_or_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_or_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_4.v; hierarchy -top sat_or_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_or_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_or_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_or_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_4.v; hierarchy -top sat_or_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_or_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_or_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_or_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_8_Y_WIDTH_4.v; hierarchy -top sat_or_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_8_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_or_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_8_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_or_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_8_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_or_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_8_Y_WIDTH_4.v; hierarchy -top sat_or_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_8_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_or_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_8_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_or_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_8_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_or_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_8_Y_WIDTH_4.v; hierarchy -top sat_or_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_8_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_or_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_8_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_or_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_8_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_or_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_8_Y_WIDTH_4.v; hierarchy -top sat_or_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_8_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_or_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_8_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_or_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_8_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_or_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_7.v; hierarchy -top sat_or_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_or_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_or_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_or_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_7.v; hierarchy -top sat_or_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_or_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_or_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_or_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_7.v; hierarchy -top sat_or_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_or_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_or_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_or_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_7.v; hierarchy -top sat_or_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_or_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_or_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_or_A_SIGNED_0_B_SIGNED_0_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_6.v; hierarchy -top sat_or_A_SIGNED_0_B_SIGNED_0_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_or_A_SIGNED_0_B_SIGNED_0_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_or_A_SIGNED_0_B_SIGNED_0_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_or_A_SIGNED_0_B_SIGNED_1_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_6.v; hierarchy -top sat_or_A_SIGNED_0_B_SIGNED_1_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_or_A_SIGNED_0_B_SIGNED_1_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_or_A_SIGNED_0_B_SIGNED_1_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_or_A_SIGNED_1_B_SIGNED_0_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_6.v; hierarchy -top sat_or_A_SIGNED_1_B_SIGNED_0_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_or_A_SIGNED_1_B_SIGNED_0_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_or_A_SIGNED_1_B_SIGNED_0_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_or_A_SIGNED_1_B_SIGNED_1_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_6.v; hierarchy -top sat_or_A_SIGNED_1_B_SIGNED_1_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_or_A_SIGNED_1_B_SIGNED_1_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_or_A_SIGNED_1_B_SIGNED_1_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_or_A_SIGNED_0_B_SIGNED_0_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_2.v; hierarchy -top sat_or_A_SIGNED_0_B_SIGNED_0_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_or_A_SIGNED_0_B_SIGNED_0_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_or_A_SIGNED_0_B_SIGNED_0_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_or_A_SIGNED_0_B_SIGNED_1_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_2.v; hierarchy -top sat_or_A_SIGNED_0_B_SIGNED_1_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_or_A_SIGNED_0_B_SIGNED_1_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_or_A_SIGNED_0_B_SIGNED_1_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_or_A_SIGNED_1_B_SIGNED_0_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_2.v; hierarchy -top sat_or_A_SIGNED_1_B_SIGNED_0_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_or_A_SIGNED_1_B_SIGNED_0_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_or_A_SIGNED_1_B_SIGNED_0_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_or_A_SIGNED_1_B_SIGNED_1_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_2.v; hierarchy -top sat_or_A_SIGNED_1_B_SIGNED_1_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_or_A_SIGNED_1_B_SIGNED_1_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_or_A_SIGNED_1_B_SIGNED_1_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_or_A_SIGNED_0_B_SIGNED_0_A_WIDTH_9_B_WIDTH_8_Y_WIDTH_2.v; hierarchy -top sat_or_A_SIGNED_0_B_SIGNED_0_A_WIDTH_9_B_WIDTH_8_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_or_A_SIGNED_0_B_SIGNED_0_A_WIDTH_9_B_WIDTH_8_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_or_A_SIGNED_0_B_SIGNED_0_A_WIDTH_9_B_WIDTH_8_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_or_A_SIGNED_0_B_SIGNED_1_A_WIDTH_9_B_WIDTH_8_Y_WIDTH_2.v; hierarchy -top sat_or_A_SIGNED_0_B_SIGNED_1_A_WIDTH_9_B_WIDTH_8_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_or_A_SIGNED_0_B_SIGNED_1_A_WIDTH_9_B_WIDTH_8_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_or_A_SIGNED_0_B_SIGNED_1_A_WIDTH_9_B_WIDTH_8_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_or_A_SIGNED_1_B_SIGNED_0_A_WIDTH_9_B_WIDTH_8_Y_WIDTH_2.v; hierarchy -top sat_or_A_SIGNED_1_B_SIGNED_0_A_WIDTH_9_B_WIDTH_8_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_or_A_SIGNED_1_B_SIGNED_0_A_WIDTH_9_B_WIDTH_8_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_or_A_SIGNED_1_B_SIGNED_0_A_WIDTH_9_B_WIDTH_8_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_or_A_SIGNED_1_B_SIGNED_1_A_WIDTH_9_B_WIDTH_8_Y_WIDTH_2.v; hierarchy -top sat_or_A_SIGNED_1_B_SIGNED_1_A_WIDTH_9_B_WIDTH_8_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_or_A_SIGNED_1_B_SIGNED_1_A_WIDTH_9_B_WIDTH_8_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_or_A_SIGNED_1_B_SIGNED_1_A_WIDTH_9_B_WIDTH_8_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_or_A_SIGNED_0_B_SIGNED_0_A_WIDTH_10_B_WIDTH_1_Y_WIDTH_8.v; hierarchy -top sat_or_A_SIGNED_0_B_SIGNED_0_A_WIDTH_10_B_WIDTH_1_Y_WIDTH_8; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_or_A_SIGNED_0_B_SIGNED_0_A_WIDTH_10_B_WIDTH_1_Y_WIDTH_8' -q -q 2>/dev/null || echo sat_or_A_SIGNED_0_B_SIGNED_0_A_WIDTH_10_B_WIDTH_1_Y_WIDTH_8 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_or_A_SIGNED_0_B_SIGNED_1_A_WIDTH_10_B_WIDTH_1_Y_WIDTH_8.v; hierarchy -top sat_or_A_SIGNED_0_B_SIGNED_1_A_WIDTH_10_B_WIDTH_1_Y_WIDTH_8; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_or_A_SIGNED_0_B_SIGNED_1_A_WIDTH_10_B_WIDTH_1_Y_WIDTH_8' -q -q 2>/dev/null || echo sat_or_A_SIGNED_0_B_SIGNED_1_A_WIDTH_10_B_WIDTH_1_Y_WIDTH_8 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_or_A_SIGNED_1_B_SIGNED_0_A_WIDTH_10_B_WIDTH_1_Y_WIDTH_8.v; hierarchy -top sat_or_A_SIGNED_1_B_SIGNED_0_A_WIDTH_10_B_WIDTH_1_Y_WIDTH_8; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_or_A_SIGNED_1_B_SIGNED_0_A_WIDTH_10_B_WIDTH_1_Y_WIDTH_8' -q -q 2>/dev/null || echo sat_or_A_SIGNED_1_B_SIGNED_0_A_WIDTH_10_B_WIDTH_1_Y_WIDTH_8 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_or_A_SIGNED_1_B_SIGNED_1_A_WIDTH_10_B_WIDTH_1_Y_WIDTH_8.v; hierarchy -top sat_or_A_SIGNED_1_B_SIGNED_1_A_WIDTH_10_B_WIDTH_1_Y_WIDTH_8; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_or_A_SIGNED_1_B_SIGNED_1_A_WIDTH_10_B_WIDTH_1_Y_WIDTH_8' -q -q 2>/dev/null || echo sat_or_A_SIGNED_1_B_SIGNED_1_A_WIDTH_10_B_WIDTH_1_Y_WIDTH_8 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_or_A_SIGNED_0_B_SIGNED_0_A_WIDTH_7_B_WIDTH_2_Y_WIDTH_3.v; hierarchy -top sat_or_A_SIGNED_0_B_SIGNED_0_A_WIDTH_7_B_WIDTH_2_Y_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_or_A_SIGNED_0_B_SIGNED_0_A_WIDTH_7_B_WIDTH_2_Y_WIDTH_3' -q -q 2>/dev/null || echo sat_or_A_SIGNED_0_B_SIGNED_0_A_WIDTH_7_B_WIDTH_2_Y_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_or_A_SIGNED_0_B_SIGNED_1_A_WIDTH_7_B_WIDTH_2_Y_WIDTH_3.v; hierarchy -top sat_or_A_SIGNED_0_B_SIGNED_1_A_WIDTH_7_B_WIDTH_2_Y_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_or_A_SIGNED_0_B_SIGNED_1_A_WIDTH_7_B_WIDTH_2_Y_WIDTH_3' -q -q 2>/dev/null || echo sat_or_A_SIGNED_0_B_SIGNED_1_A_WIDTH_7_B_WIDTH_2_Y_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_or_A_SIGNED_1_B_SIGNED_0_A_WIDTH_7_B_WIDTH_2_Y_WIDTH_3.v; hierarchy -top sat_or_A_SIGNED_1_B_SIGNED_0_A_WIDTH_7_B_WIDTH_2_Y_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_or_A_SIGNED_1_B_SIGNED_0_A_WIDTH_7_B_WIDTH_2_Y_WIDTH_3' -q -q 2>/dev/null || echo sat_or_A_SIGNED_1_B_SIGNED_0_A_WIDTH_7_B_WIDTH_2_Y_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_or_A_SIGNED_1_B_SIGNED_1_A_WIDTH_7_B_WIDTH_2_Y_WIDTH_3.v; hierarchy -top sat_or_A_SIGNED_1_B_SIGNED_1_A_WIDTH_7_B_WIDTH_2_Y_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_or_A_SIGNED_1_B_SIGNED_1_A_WIDTH_7_B_WIDTH_2_Y_WIDTH_3' -q -q 2>/dev/null || echo sat_or_A_SIGNED_1_B_SIGNED_1_A_WIDTH_7_B_WIDTH_2_Y_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_or_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_1_Y_WIDTH_6.v; hierarchy -top sat_or_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_1_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_or_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_1_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_or_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_1_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_or_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_1_Y_WIDTH_6.v; hierarchy -top sat_or_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_1_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_or_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_1_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_or_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_1_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_or_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_1_Y_WIDTH_6.v; hierarchy -top sat_or_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_1_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_or_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_1_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_or_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_1_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_or_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_1_Y_WIDTH_6.v; hierarchy -top sat_or_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_1_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_or_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_1_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_or_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_1_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_or_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_1.v; hierarchy -top sat_or_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_or_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_or_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_or_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_1.v; hierarchy -top sat_or_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_or_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_or_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_or_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_1.v; hierarchy -top sat_or_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_or_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_or_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_or_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_1.v; hierarchy -top sat_or_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_or_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_or_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_or_A_SIGNED_0_B_SIGNED_0_A_WIDTH_1_B_WIDTH_9_Y_WIDTH_5.v; hierarchy -top sat_or_A_SIGNED_0_B_SIGNED_0_A_WIDTH_1_B_WIDTH_9_Y_WIDTH_5; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_or_A_SIGNED_0_B_SIGNED_0_A_WIDTH_1_B_WIDTH_9_Y_WIDTH_5' -q -q 2>/dev/null || echo sat_or_A_SIGNED_0_B_SIGNED_0_A_WIDTH_1_B_WIDTH_9_Y_WIDTH_5 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_or_A_SIGNED_0_B_SIGNED_1_A_WIDTH_1_B_WIDTH_9_Y_WIDTH_5.v; hierarchy -top sat_or_A_SIGNED_0_B_SIGNED_1_A_WIDTH_1_B_WIDTH_9_Y_WIDTH_5; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_or_A_SIGNED_0_B_SIGNED_1_A_WIDTH_1_B_WIDTH_9_Y_WIDTH_5' -q -q 2>/dev/null || echo sat_or_A_SIGNED_0_B_SIGNED_1_A_WIDTH_1_B_WIDTH_9_Y_WIDTH_5 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_or_A_SIGNED_1_B_SIGNED_0_A_WIDTH_1_B_WIDTH_9_Y_WIDTH_5.v; hierarchy -top sat_or_A_SIGNED_1_B_SIGNED_0_A_WIDTH_1_B_WIDTH_9_Y_WIDTH_5; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_or_A_SIGNED_1_B_SIGNED_0_A_WIDTH_1_B_WIDTH_9_Y_WIDTH_5' -q -q 2>/dev/null || echo sat_or_A_SIGNED_1_B_SIGNED_0_A_WIDTH_1_B_WIDTH_9_Y_WIDTH_5 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_or_A_SIGNED_1_B_SIGNED_1_A_WIDTH_1_B_WIDTH_9_Y_WIDTH_5.v; hierarchy -top sat_or_A_SIGNED_1_B_SIGNED_1_A_WIDTH_1_B_WIDTH_9_Y_WIDTH_5; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_or_A_SIGNED_1_B_SIGNED_1_A_WIDTH_1_B_WIDTH_9_Y_WIDTH_5' -q -q 2>/dev/null || echo sat_or_A_SIGNED_1_B_SIGNED_1_A_WIDTH_1_B_WIDTH_9_Y_WIDTH_5 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_or_A_SIGNED_0_B_SIGNED_0_A_WIDTH_1_B_WIDTH_2_Y_WIDTH_7.v; hierarchy -top sat_or_A_SIGNED_0_B_SIGNED_0_A_WIDTH_1_B_WIDTH_2_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_or_A_SIGNED_0_B_SIGNED_0_A_WIDTH_1_B_WIDTH_2_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_or_A_SIGNED_0_B_SIGNED_0_A_WIDTH_1_B_WIDTH_2_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_or_A_SIGNED_0_B_SIGNED_1_A_WIDTH_1_B_WIDTH_2_Y_WIDTH_7.v; hierarchy -top sat_or_A_SIGNED_0_B_SIGNED_1_A_WIDTH_1_B_WIDTH_2_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_or_A_SIGNED_0_B_SIGNED_1_A_WIDTH_1_B_WIDTH_2_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_or_A_SIGNED_0_B_SIGNED_1_A_WIDTH_1_B_WIDTH_2_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_or_A_SIGNED_1_B_SIGNED_0_A_WIDTH_1_B_WIDTH_2_Y_WIDTH_7.v; hierarchy -top sat_or_A_SIGNED_1_B_SIGNED_0_A_WIDTH_1_B_WIDTH_2_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_or_A_SIGNED_1_B_SIGNED_0_A_WIDTH_1_B_WIDTH_2_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_or_A_SIGNED_1_B_SIGNED_0_A_WIDTH_1_B_WIDTH_2_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_or_A_SIGNED_1_B_SIGNED_1_A_WIDTH_1_B_WIDTH_2_Y_WIDTH_7.v; hierarchy -top sat_or_A_SIGNED_1_B_SIGNED_1_A_WIDTH_1_B_WIDTH_2_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_or_A_SIGNED_1_B_SIGNED_1_A_WIDTH_1_B_WIDTH_2_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_or_A_SIGNED_1_B_SIGNED_1_A_WIDTH_1_B_WIDTH_2_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_or_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4.v; hierarchy -top sat_or_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_or_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_or_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_or_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4.v; hierarchy -top sat_or_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_or_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_or_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_or_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4.v; hierarchy -top sat_or_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_or_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_or_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_or_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4.v; hierarchy -top sat_or_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_or_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_or_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_or_A_SIGNED_0_B_SIGNED_0_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_8.v; hierarchy -top sat_or_A_SIGNED_0_B_SIGNED_0_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_8; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_or_A_SIGNED_0_B_SIGNED_0_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_8' -q -q 2>/dev/null || echo sat_or_A_SIGNED_0_B_SIGNED_0_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_8 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_or_A_SIGNED_0_B_SIGNED_1_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_8.v; hierarchy -top sat_or_A_SIGNED_0_B_SIGNED_1_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_8; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_or_A_SIGNED_0_B_SIGNED_1_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_8' -q -q 2>/dev/null || echo sat_or_A_SIGNED_0_B_SIGNED_1_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_8 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_or_A_SIGNED_1_B_SIGNED_0_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_8.v; hierarchy -top sat_or_A_SIGNED_1_B_SIGNED_0_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_8; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_or_A_SIGNED_1_B_SIGNED_0_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_8' -q -q 2>/dev/null || echo sat_or_A_SIGNED_1_B_SIGNED_0_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_8 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_or_A_SIGNED_1_B_SIGNED_1_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_8.v; hierarchy -top sat_or_A_SIGNED_1_B_SIGNED_1_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_8; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_or_A_SIGNED_1_B_SIGNED_1_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_8' -q -q 2>/dev/null || echo sat_or_A_SIGNED_1_B_SIGNED_1_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_8 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_or_A_SIGNED_0_B_SIGNED_0_A_WIDTH_5_B_WIDTH_1_Y_WIDTH_5.v; hierarchy -top sat_or_A_SIGNED_0_B_SIGNED_0_A_WIDTH_5_B_WIDTH_1_Y_WIDTH_5; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_or_A_SIGNED_0_B_SIGNED_0_A_WIDTH_5_B_WIDTH_1_Y_WIDTH_5' -q -q 2>/dev/null || echo sat_or_A_SIGNED_0_B_SIGNED_0_A_WIDTH_5_B_WIDTH_1_Y_WIDTH_5 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_or_A_SIGNED_0_B_SIGNED_1_A_WIDTH_5_B_WIDTH_1_Y_WIDTH_5.v; hierarchy -top sat_or_A_SIGNED_0_B_SIGNED_1_A_WIDTH_5_B_WIDTH_1_Y_WIDTH_5; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_or_A_SIGNED_0_B_SIGNED_1_A_WIDTH_5_B_WIDTH_1_Y_WIDTH_5' -q -q 2>/dev/null || echo sat_or_A_SIGNED_0_B_SIGNED_1_A_WIDTH_5_B_WIDTH_1_Y_WIDTH_5 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_or_A_SIGNED_1_B_SIGNED_0_A_WIDTH_5_B_WIDTH_1_Y_WIDTH_5.v; hierarchy -top sat_or_A_SIGNED_1_B_SIGNED_0_A_WIDTH_5_B_WIDTH_1_Y_WIDTH_5; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_or_A_SIGNED_1_B_SIGNED_0_A_WIDTH_5_B_WIDTH_1_Y_WIDTH_5' -q -q 2>/dev/null || echo sat_or_A_SIGNED_1_B_SIGNED_0_A_WIDTH_5_B_WIDTH_1_Y_WIDTH_5 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_or_A_SIGNED_1_B_SIGNED_1_A_WIDTH_5_B_WIDTH_1_Y_WIDTH_5.v; hierarchy -top sat_or_A_SIGNED_1_B_SIGNED_1_A_WIDTH_5_B_WIDTH_1_Y_WIDTH_5; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_or_A_SIGNED_1_B_SIGNED_1_A_WIDTH_5_B_WIDTH_1_Y_WIDTH_5' -q -q 2>/dev/null || echo sat_or_A_SIGNED_1_B_SIGNED_1_A_WIDTH_5_B_WIDTH_1_Y_WIDTH_5 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_or_A_SIGNED_0_B_SIGNED_0_A_WIDTH_7_B_WIDTH_1_Y_WIDTH_5.v; hierarchy -top sat_or_A_SIGNED_0_B_SIGNED_0_A_WIDTH_7_B_WIDTH_1_Y_WIDTH_5; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_or_A_SIGNED_0_B_SIGNED_0_A_WIDTH_7_B_WIDTH_1_Y_WIDTH_5' -q -q 2>/dev/null || echo sat_or_A_SIGNED_0_B_SIGNED_0_A_WIDTH_7_B_WIDTH_1_Y_WIDTH_5 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_or_A_SIGNED_0_B_SIGNED_1_A_WIDTH_7_B_WIDTH_1_Y_WIDTH_5.v; hierarchy -top sat_or_A_SIGNED_0_B_SIGNED_1_A_WIDTH_7_B_WIDTH_1_Y_WIDTH_5; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_or_A_SIGNED_0_B_SIGNED_1_A_WIDTH_7_B_WIDTH_1_Y_WIDTH_5' -q -q 2>/dev/null || echo sat_or_A_SIGNED_0_B_SIGNED_1_A_WIDTH_7_B_WIDTH_1_Y_WIDTH_5 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_or_A_SIGNED_1_B_SIGNED_0_A_WIDTH_7_B_WIDTH_1_Y_WIDTH_5.v; hierarchy -top sat_or_A_SIGNED_1_B_SIGNED_0_A_WIDTH_7_B_WIDTH_1_Y_WIDTH_5; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_or_A_SIGNED_1_B_SIGNED_0_A_WIDTH_7_B_WIDTH_1_Y_WIDTH_5' -q -q 2>/dev/null || echo sat_or_A_SIGNED_1_B_SIGNED_0_A_WIDTH_7_B_WIDTH_1_Y_WIDTH_5 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_or_A_SIGNED_1_B_SIGNED_1_A_WIDTH_7_B_WIDTH_1_Y_WIDTH_5.v; hierarchy -top sat_or_A_SIGNED_1_B_SIGNED_1_A_WIDTH_7_B_WIDTH_1_Y_WIDTH_5; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_or_A_SIGNED_1_B_SIGNED_1_A_WIDTH_7_B_WIDTH_1_Y_WIDTH_5' -q -q 2>/dev/null || echo sat_or_A_SIGNED_1_B_SIGNED_1_A_WIDTH_7_B_WIDTH_1_Y_WIDTH_5 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_or_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_2.v; hierarchy -top sat_or_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_or_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_or_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_or_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_2.v; hierarchy -top sat_or_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_or_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_or_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_or_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_2.v; hierarchy -top sat_or_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_or_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_or_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_or_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_2.v; hierarchy -top sat_or_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_or_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_or_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_or_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_5.v; hierarchy -top sat_or_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_5; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_or_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_5' -q -q 2>/dev/null || echo sat_or_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_5 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_or_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_5.v; hierarchy -top sat_or_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_5; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_or_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_5' -q -q 2>/dev/null || echo sat_or_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_5 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_or_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_5.v; hierarchy -top sat_or_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_5; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_or_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_5' -q -q 2>/dev/null || echo sat_or_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_5 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_or_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_5.v; hierarchy -top sat_or_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_5; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_or_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_5' -q -q 2>/dev/null || echo sat_or_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_5 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_or_A_SIGNED_0_B_SIGNED_0_A_WIDTH_9_B_WIDTH_5_Y_WIDTH_3.v; hierarchy -top sat_or_A_SIGNED_0_B_SIGNED_0_A_WIDTH_9_B_WIDTH_5_Y_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_or_A_SIGNED_0_B_SIGNED_0_A_WIDTH_9_B_WIDTH_5_Y_WIDTH_3' -q -q 2>/dev/null || echo sat_or_A_SIGNED_0_B_SIGNED_0_A_WIDTH_9_B_WIDTH_5_Y_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_or_A_SIGNED_0_B_SIGNED_1_A_WIDTH_9_B_WIDTH_5_Y_WIDTH_3.v; hierarchy -top sat_or_A_SIGNED_0_B_SIGNED_1_A_WIDTH_9_B_WIDTH_5_Y_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_or_A_SIGNED_0_B_SIGNED_1_A_WIDTH_9_B_WIDTH_5_Y_WIDTH_3' -q -q 2>/dev/null || echo sat_or_A_SIGNED_0_B_SIGNED_1_A_WIDTH_9_B_WIDTH_5_Y_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_or_A_SIGNED_1_B_SIGNED_0_A_WIDTH_9_B_WIDTH_5_Y_WIDTH_3.v; hierarchy -top sat_or_A_SIGNED_1_B_SIGNED_0_A_WIDTH_9_B_WIDTH_5_Y_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_or_A_SIGNED_1_B_SIGNED_0_A_WIDTH_9_B_WIDTH_5_Y_WIDTH_3' -q -q 2>/dev/null || echo sat_or_A_SIGNED_1_B_SIGNED_0_A_WIDTH_9_B_WIDTH_5_Y_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_or_A_SIGNED_1_B_SIGNED_1_A_WIDTH_9_B_WIDTH_5_Y_WIDTH_3.v; hierarchy -top sat_or_A_SIGNED_1_B_SIGNED_1_A_WIDTH_9_B_WIDTH_5_Y_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_or_A_SIGNED_1_B_SIGNED_1_A_WIDTH_9_B_WIDTH_5_Y_WIDTH_3' -q -q 2>/dev/null || echo sat_or_A_SIGNED_1_B_SIGNED_1_A_WIDTH_9_B_WIDTH_5_Y_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_or_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_10.v; hierarchy -top sat_or_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_10; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_or_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_10' -q -q 2>/dev/null || echo sat_or_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_10 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_or_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_10.v; hierarchy -top sat_or_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_10; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_or_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_10' -q -q 2>/dev/null || echo sat_or_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_10 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_or_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_10.v; hierarchy -top sat_or_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_10; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_or_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_10' -q -q 2>/dev/null || echo sat_or_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_10 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_or_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_10.v; hierarchy -top sat_or_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_10; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_or_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_10' -q -q 2>/dev/null || echo sat_or_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_10 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_or_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1.v; hierarchy -top sat_or_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_or_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_or_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_or_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1.v; hierarchy -top sat_or_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_or_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_or_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_or_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1.v; hierarchy -top sat_or_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_or_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_or_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_or_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1.v; hierarchy -top sat_or_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_or_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_or_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_or_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_2.v; hierarchy -top sat_or_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_or_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_or_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_or_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_2.v; hierarchy -top sat_or_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_or_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_or_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_or_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_2.v; hierarchy -top sat_or_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_or_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_or_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_or_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_2.v; hierarchy -top sat_or_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_or_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_or_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_or_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_5_Y_WIDTH_2.v; hierarchy -top sat_or_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_5_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_or_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_5_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_or_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_5_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_or_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_5_Y_WIDTH_2.v; hierarchy -top sat_or_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_5_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_or_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_5_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_or_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_5_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_or_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_5_Y_WIDTH_2.v; hierarchy -top sat_or_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_5_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_or_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_5_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_or_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_5_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_or_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_5_Y_WIDTH_2.v; hierarchy -top sat_or_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_5_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_or_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_5_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_or_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_5_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_or_A_SIGNED_0_B_SIGNED_0_A_WIDTH_1_B_WIDTH_5_Y_WIDTH_3.v; hierarchy -top sat_or_A_SIGNED_0_B_SIGNED_0_A_WIDTH_1_B_WIDTH_5_Y_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_or_A_SIGNED_0_B_SIGNED_0_A_WIDTH_1_B_WIDTH_5_Y_WIDTH_3' -q -q 2>/dev/null || echo sat_or_A_SIGNED_0_B_SIGNED_0_A_WIDTH_1_B_WIDTH_5_Y_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_or_A_SIGNED_0_B_SIGNED_1_A_WIDTH_1_B_WIDTH_5_Y_WIDTH_3.v; hierarchy -top sat_or_A_SIGNED_0_B_SIGNED_1_A_WIDTH_1_B_WIDTH_5_Y_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_or_A_SIGNED_0_B_SIGNED_1_A_WIDTH_1_B_WIDTH_5_Y_WIDTH_3' -q -q 2>/dev/null || echo sat_or_A_SIGNED_0_B_SIGNED_1_A_WIDTH_1_B_WIDTH_5_Y_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_or_A_SIGNED_1_B_SIGNED_0_A_WIDTH_1_B_WIDTH_5_Y_WIDTH_3.v; hierarchy -top sat_or_A_SIGNED_1_B_SIGNED_0_A_WIDTH_1_B_WIDTH_5_Y_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_or_A_SIGNED_1_B_SIGNED_0_A_WIDTH_1_B_WIDTH_5_Y_WIDTH_3' -q -q 2>/dev/null || echo sat_or_A_SIGNED_1_B_SIGNED_0_A_WIDTH_1_B_WIDTH_5_Y_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_or_A_SIGNED_1_B_SIGNED_1_A_WIDTH_1_B_WIDTH_5_Y_WIDTH_3.v; hierarchy -top sat_or_A_SIGNED_1_B_SIGNED_1_A_WIDTH_1_B_WIDTH_5_Y_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_or_A_SIGNED_1_B_SIGNED_1_A_WIDTH_1_B_WIDTH_5_Y_WIDTH_3' -q -q 2>/dev/null || echo sat_or_A_SIGNED_1_B_SIGNED_1_A_WIDTH_1_B_WIDTH_5_Y_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_or_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_8_Y_WIDTH_9.v; hierarchy -top sat_or_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_8_Y_WIDTH_9; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_or_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_8_Y_WIDTH_9' -q -q 2>/dev/null || echo sat_or_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_8_Y_WIDTH_9 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_or_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_8_Y_WIDTH_9.v; hierarchy -top sat_or_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_8_Y_WIDTH_9; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_or_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_8_Y_WIDTH_9' -q -q 2>/dev/null || echo sat_or_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_8_Y_WIDTH_9 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_or_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_8_Y_WIDTH_9.v; hierarchy -top sat_or_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_8_Y_WIDTH_9; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_or_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_8_Y_WIDTH_9' -q -q 2>/dev/null || echo sat_or_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_8_Y_WIDTH_9 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_or_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_8_Y_WIDTH_9.v; hierarchy -top sat_or_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_8_Y_WIDTH_9; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_or_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_8_Y_WIDTH_9' -q -q 2>/dev/null || echo sat_or_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_8_Y_WIDTH_9 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_or_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_7_Y_WIDTH_2.v; hierarchy -top sat_or_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_7_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_or_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_7_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_or_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_7_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_or_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_7_Y_WIDTH_2.v; hierarchy -top sat_or_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_7_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_or_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_7_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_or_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_7_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_or_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_7_Y_WIDTH_2.v; hierarchy -top sat_or_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_7_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_or_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_7_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_or_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_7_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_or_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_7_Y_WIDTH_2.v; hierarchy -top sat_or_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_7_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_or_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_7_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_or_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_7_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_or_A_SIGNED_0_B_SIGNED_0_A_WIDTH_10_B_WIDTH_2_Y_WIDTH_2.v; hierarchy -top sat_or_A_SIGNED_0_B_SIGNED_0_A_WIDTH_10_B_WIDTH_2_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_or_A_SIGNED_0_B_SIGNED_0_A_WIDTH_10_B_WIDTH_2_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_or_A_SIGNED_0_B_SIGNED_0_A_WIDTH_10_B_WIDTH_2_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_or_A_SIGNED_0_B_SIGNED_1_A_WIDTH_10_B_WIDTH_2_Y_WIDTH_2.v; hierarchy -top sat_or_A_SIGNED_0_B_SIGNED_1_A_WIDTH_10_B_WIDTH_2_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_or_A_SIGNED_0_B_SIGNED_1_A_WIDTH_10_B_WIDTH_2_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_or_A_SIGNED_0_B_SIGNED_1_A_WIDTH_10_B_WIDTH_2_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_or_A_SIGNED_1_B_SIGNED_0_A_WIDTH_10_B_WIDTH_2_Y_WIDTH_2.v; hierarchy -top sat_or_A_SIGNED_1_B_SIGNED_0_A_WIDTH_10_B_WIDTH_2_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_or_A_SIGNED_1_B_SIGNED_0_A_WIDTH_10_B_WIDTH_2_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_or_A_SIGNED_1_B_SIGNED_0_A_WIDTH_10_B_WIDTH_2_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_or_A_SIGNED_1_B_SIGNED_1_A_WIDTH_10_B_WIDTH_2_Y_WIDTH_2.v; hierarchy -top sat_or_A_SIGNED_1_B_SIGNED_1_A_WIDTH_10_B_WIDTH_2_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_or_A_SIGNED_1_B_SIGNED_1_A_WIDTH_10_B_WIDTH_2_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_or_A_SIGNED_1_B_SIGNED_1_A_WIDTH_10_B_WIDTH_2_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_or_A_SIGNED_0_B_SIGNED_0_A_WIDTH_1_B_WIDTH_6_Y_WIDTH_7.v; hierarchy -top sat_or_A_SIGNED_0_B_SIGNED_0_A_WIDTH_1_B_WIDTH_6_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_or_A_SIGNED_0_B_SIGNED_0_A_WIDTH_1_B_WIDTH_6_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_or_A_SIGNED_0_B_SIGNED_0_A_WIDTH_1_B_WIDTH_6_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_or_A_SIGNED_0_B_SIGNED_1_A_WIDTH_1_B_WIDTH_6_Y_WIDTH_7.v; hierarchy -top sat_or_A_SIGNED_0_B_SIGNED_1_A_WIDTH_1_B_WIDTH_6_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_or_A_SIGNED_0_B_SIGNED_1_A_WIDTH_1_B_WIDTH_6_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_or_A_SIGNED_0_B_SIGNED_1_A_WIDTH_1_B_WIDTH_6_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_or_A_SIGNED_1_B_SIGNED_0_A_WIDTH_1_B_WIDTH_6_Y_WIDTH_7.v; hierarchy -top sat_or_A_SIGNED_1_B_SIGNED_0_A_WIDTH_1_B_WIDTH_6_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_or_A_SIGNED_1_B_SIGNED_0_A_WIDTH_1_B_WIDTH_6_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_or_A_SIGNED_1_B_SIGNED_0_A_WIDTH_1_B_WIDTH_6_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_or_A_SIGNED_1_B_SIGNED_1_A_WIDTH_1_B_WIDTH_6_Y_WIDTH_7.v; hierarchy -top sat_or_A_SIGNED_1_B_SIGNED_1_A_WIDTH_1_B_WIDTH_6_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_or_A_SIGNED_1_B_SIGNED_1_A_WIDTH_1_B_WIDTH_6_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_or_A_SIGNED_1_B_SIGNED_1_A_WIDTH_1_B_WIDTH_6_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_or_A_SIGNED_0_B_SIGNED_0_A_WIDTH_8_B_WIDTH_10_Y_WIDTH_2.v; hierarchy -top sat_or_A_SIGNED_0_B_SIGNED_0_A_WIDTH_8_B_WIDTH_10_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_or_A_SIGNED_0_B_SIGNED_0_A_WIDTH_8_B_WIDTH_10_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_or_A_SIGNED_0_B_SIGNED_0_A_WIDTH_8_B_WIDTH_10_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_or_A_SIGNED_0_B_SIGNED_1_A_WIDTH_8_B_WIDTH_10_Y_WIDTH_2.v; hierarchy -top sat_or_A_SIGNED_0_B_SIGNED_1_A_WIDTH_8_B_WIDTH_10_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_or_A_SIGNED_0_B_SIGNED_1_A_WIDTH_8_B_WIDTH_10_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_or_A_SIGNED_0_B_SIGNED_1_A_WIDTH_8_B_WIDTH_10_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_or_A_SIGNED_1_B_SIGNED_0_A_WIDTH_8_B_WIDTH_10_Y_WIDTH_2.v; hierarchy -top sat_or_A_SIGNED_1_B_SIGNED_0_A_WIDTH_8_B_WIDTH_10_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_or_A_SIGNED_1_B_SIGNED_0_A_WIDTH_8_B_WIDTH_10_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_or_A_SIGNED_1_B_SIGNED_0_A_WIDTH_8_B_WIDTH_10_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_or_A_SIGNED_1_B_SIGNED_1_A_WIDTH_8_B_WIDTH_10_Y_WIDTH_2.v; hierarchy -top sat_or_A_SIGNED_1_B_SIGNED_1_A_WIDTH_8_B_WIDTH_10_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_or_A_SIGNED_1_B_SIGNED_1_A_WIDTH_8_B_WIDTH_10_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_or_A_SIGNED_1_B_SIGNED_1_A_WIDTH_8_B_WIDTH_10_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_or_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_9.v; hierarchy -top sat_or_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_9; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_or_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_9' -q -q 2>/dev/null || echo sat_or_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_9 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_or_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_9.v; hierarchy -top sat_or_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_9; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_or_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_9' -q -q 2>/dev/null || echo sat_or_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_9 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_or_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_9.v; hierarchy -top sat_or_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_9; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_or_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_9' -q -q 2>/dev/null || echo sat_or_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_9 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_or_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_9.v; hierarchy -top sat_or_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_9; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_or_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_9' -q -q 2>/dev/null || echo sat_or_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_9 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_or_A_SIGNED_0_B_SIGNED_0_A_WIDTH_8_B_WIDTH_2_Y_WIDTH_2.v; hierarchy -top sat_or_A_SIGNED_0_B_SIGNED_0_A_WIDTH_8_B_WIDTH_2_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_or_A_SIGNED_0_B_SIGNED_0_A_WIDTH_8_B_WIDTH_2_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_or_A_SIGNED_0_B_SIGNED_0_A_WIDTH_8_B_WIDTH_2_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_or_A_SIGNED_0_B_SIGNED_1_A_WIDTH_8_B_WIDTH_2_Y_WIDTH_2.v; hierarchy -top sat_or_A_SIGNED_0_B_SIGNED_1_A_WIDTH_8_B_WIDTH_2_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_or_A_SIGNED_0_B_SIGNED_1_A_WIDTH_8_B_WIDTH_2_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_or_A_SIGNED_0_B_SIGNED_1_A_WIDTH_8_B_WIDTH_2_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_or_A_SIGNED_1_B_SIGNED_0_A_WIDTH_8_B_WIDTH_2_Y_WIDTH_2.v; hierarchy -top sat_or_A_SIGNED_1_B_SIGNED_0_A_WIDTH_8_B_WIDTH_2_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_or_A_SIGNED_1_B_SIGNED_0_A_WIDTH_8_B_WIDTH_2_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_or_A_SIGNED_1_B_SIGNED_0_A_WIDTH_8_B_WIDTH_2_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_or_A_SIGNED_1_B_SIGNED_1_A_WIDTH_8_B_WIDTH_2_Y_WIDTH_2.v; hierarchy -top sat_or_A_SIGNED_1_B_SIGNED_1_A_WIDTH_8_B_WIDTH_2_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_or_A_SIGNED_1_B_SIGNED_1_A_WIDTH_8_B_WIDTH_2_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_or_A_SIGNED_1_B_SIGNED_1_A_WIDTH_8_B_WIDTH_2_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_or_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_6.v; hierarchy -top sat_or_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_or_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_or_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_or_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_6.v; hierarchy -top sat_or_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_or_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_or_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_or_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_6.v; hierarchy -top sat_or_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_or_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_or_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_or_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_6.v; hierarchy -top sat_or_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_or_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_or_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_or_A_SIGNED_0_B_SIGNED_0_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_1.v; hierarchy -top sat_or_A_SIGNED_0_B_SIGNED_0_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_or_A_SIGNED_0_B_SIGNED_0_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_or_A_SIGNED_0_B_SIGNED_0_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_or_A_SIGNED_0_B_SIGNED_1_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_1.v; hierarchy -top sat_or_A_SIGNED_0_B_SIGNED_1_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_or_A_SIGNED_0_B_SIGNED_1_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_or_A_SIGNED_0_B_SIGNED_1_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_or_A_SIGNED_1_B_SIGNED_0_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_1.v; hierarchy -top sat_or_A_SIGNED_1_B_SIGNED_0_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_or_A_SIGNED_1_B_SIGNED_0_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_or_A_SIGNED_1_B_SIGNED_0_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_or_A_SIGNED_1_B_SIGNED_1_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_1.v; hierarchy -top sat_or_A_SIGNED_1_B_SIGNED_1_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_or_A_SIGNED_1_B_SIGNED_1_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_or_A_SIGNED_1_B_SIGNED_1_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_or_A_SIGNED_0_B_SIGNED_0_A_WIDTH_10_B_WIDTH_6_Y_WIDTH_8.v; hierarchy -top sat_or_A_SIGNED_0_B_SIGNED_0_A_WIDTH_10_B_WIDTH_6_Y_WIDTH_8; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_or_A_SIGNED_0_B_SIGNED_0_A_WIDTH_10_B_WIDTH_6_Y_WIDTH_8' -q -q 2>/dev/null || echo sat_or_A_SIGNED_0_B_SIGNED_0_A_WIDTH_10_B_WIDTH_6_Y_WIDTH_8 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_or_A_SIGNED_0_B_SIGNED_1_A_WIDTH_10_B_WIDTH_6_Y_WIDTH_8.v; hierarchy -top sat_or_A_SIGNED_0_B_SIGNED_1_A_WIDTH_10_B_WIDTH_6_Y_WIDTH_8; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_or_A_SIGNED_0_B_SIGNED_1_A_WIDTH_10_B_WIDTH_6_Y_WIDTH_8' -q -q 2>/dev/null || echo sat_or_A_SIGNED_0_B_SIGNED_1_A_WIDTH_10_B_WIDTH_6_Y_WIDTH_8 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_or_A_SIGNED_1_B_SIGNED_0_A_WIDTH_10_B_WIDTH_6_Y_WIDTH_8.v; hierarchy -top sat_or_A_SIGNED_1_B_SIGNED_0_A_WIDTH_10_B_WIDTH_6_Y_WIDTH_8; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_or_A_SIGNED_1_B_SIGNED_0_A_WIDTH_10_B_WIDTH_6_Y_WIDTH_8' -q -q 2>/dev/null || echo sat_or_A_SIGNED_1_B_SIGNED_0_A_WIDTH_10_B_WIDTH_6_Y_WIDTH_8 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_or_A_SIGNED_1_B_SIGNED_1_A_WIDTH_10_B_WIDTH_6_Y_WIDTH_8.v; hierarchy -top sat_or_A_SIGNED_1_B_SIGNED_1_A_WIDTH_10_B_WIDTH_6_Y_WIDTH_8; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_or_A_SIGNED_1_B_SIGNED_1_A_WIDTH_10_B_WIDTH_6_Y_WIDTH_8' -q -q 2>/dev/null || echo sat_or_A_SIGNED_1_B_SIGNED_1_A_WIDTH_10_B_WIDTH_6_Y_WIDTH_8 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_or_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_3.v; hierarchy -top sat_or_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_or_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_3' -q -q 2>/dev/null || echo sat_or_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_or_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_3.v; hierarchy -top sat_or_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_or_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_3' -q -q 2>/dev/null || echo sat_or_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_or_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_3.v; hierarchy -top sat_or_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_or_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_3' -q -q 2>/dev/null || echo sat_or_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_or_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_3.v; hierarchy -top sat_or_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_or_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_3' -q -q 2>/dev/null || echo sat_or_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_or_A_SIGNED_0_B_SIGNED_0_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_5.v; hierarchy -top sat_or_A_SIGNED_0_B_SIGNED_0_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_5; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_or_A_SIGNED_0_B_SIGNED_0_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_5' -q -q 2>/dev/null || echo sat_or_A_SIGNED_0_B_SIGNED_0_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_5 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_or_A_SIGNED_0_B_SIGNED_1_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_5.v; hierarchy -top sat_or_A_SIGNED_0_B_SIGNED_1_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_5; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_or_A_SIGNED_0_B_SIGNED_1_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_5' -q -q 2>/dev/null || echo sat_or_A_SIGNED_0_B_SIGNED_1_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_5 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_or_A_SIGNED_1_B_SIGNED_0_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_5.v; hierarchy -top sat_or_A_SIGNED_1_B_SIGNED_0_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_5; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_or_A_SIGNED_1_B_SIGNED_0_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_5' -q -q 2>/dev/null || echo sat_or_A_SIGNED_1_B_SIGNED_0_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_5 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_or_A_SIGNED_1_B_SIGNED_1_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_5.v; hierarchy -top sat_or_A_SIGNED_1_B_SIGNED_1_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_5; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_or_A_SIGNED_1_B_SIGNED_1_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_5' -q -q 2>/dev/null || echo sat_or_A_SIGNED_1_B_SIGNED_1_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_5 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_or_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_7_Y_WIDTH_7.v; hierarchy -top sat_or_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_7_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_or_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_7_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_or_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_7_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_or_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_7_Y_WIDTH_7.v; hierarchy -top sat_or_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_7_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_or_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_7_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_or_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_7_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_or_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_7_Y_WIDTH_7.v; hierarchy -top sat_or_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_7_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_or_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_7_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_or_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_7_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_or_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_7_Y_WIDTH_7.v; hierarchy -top sat_or_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_7_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_or_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_7_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_or_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_7_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_or_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_1_Y_WIDTH_1.v; hierarchy -top sat_or_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_1_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_or_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_1_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_or_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_1_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_or_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_1_Y_WIDTH_1.v; hierarchy -top sat_or_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_1_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_or_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_1_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_or_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_1_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_or_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_1_Y_WIDTH_1.v; hierarchy -top sat_or_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_1_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_or_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_1_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_or_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_1_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_or_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_1_Y_WIDTH_1.v; hierarchy -top sat_or_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_1_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_or_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_1_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_or_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_1_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_or_A_SIGNED_0_B_SIGNED_0_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_7.v; hierarchy -top sat_or_A_SIGNED_0_B_SIGNED_0_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_or_A_SIGNED_0_B_SIGNED_0_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_or_A_SIGNED_0_B_SIGNED_0_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_or_A_SIGNED_0_B_SIGNED_1_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_7.v; hierarchy -top sat_or_A_SIGNED_0_B_SIGNED_1_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_or_A_SIGNED_0_B_SIGNED_1_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_or_A_SIGNED_0_B_SIGNED_1_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_or_A_SIGNED_1_B_SIGNED_0_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_7.v; hierarchy -top sat_or_A_SIGNED_1_B_SIGNED_0_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_or_A_SIGNED_1_B_SIGNED_0_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_or_A_SIGNED_1_B_SIGNED_0_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_or_A_SIGNED_1_B_SIGNED_1_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_7.v; hierarchy -top sat_or_A_SIGNED_1_B_SIGNED_1_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_or_A_SIGNED_1_B_SIGNED_1_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_or_A_SIGNED_1_B_SIGNED_1_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_or_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_7.v; hierarchy -top sat_or_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_or_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_or_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_or_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_7.v; hierarchy -top sat_or_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_or_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_or_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_or_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_7.v; hierarchy -top sat_or_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_or_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_or_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_or_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_7.v; hierarchy -top sat_or_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_or_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_or_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_or_A_SIGNED_0_B_SIGNED_0_A_WIDTH_8_B_WIDTH_9_Y_WIDTH_8.v; hierarchy -top sat_or_A_SIGNED_0_B_SIGNED_0_A_WIDTH_8_B_WIDTH_9_Y_WIDTH_8; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_or_A_SIGNED_0_B_SIGNED_0_A_WIDTH_8_B_WIDTH_9_Y_WIDTH_8' -q -q 2>/dev/null || echo sat_or_A_SIGNED_0_B_SIGNED_0_A_WIDTH_8_B_WIDTH_9_Y_WIDTH_8 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_or_A_SIGNED_0_B_SIGNED_1_A_WIDTH_8_B_WIDTH_9_Y_WIDTH_8.v; hierarchy -top sat_or_A_SIGNED_0_B_SIGNED_1_A_WIDTH_8_B_WIDTH_9_Y_WIDTH_8; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_or_A_SIGNED_0_B_SIGNED_1_A_WIDTH_8_B_WIDTH_9_Y_WIDTH_8' -q -q 2>/dev/null || echo sat_or_A_SIGNED_0_B_SIGNED_1_A_WIDTH_8_B_WIDTH_9_Y_WIDTH_8 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_or_A_SIGNED_1_B_SIGNED_0_A_WIDTH_8_B_WIDTH_9_Y_WIDTH_8.v; hierarchy -top sat_or_A_SIGNED_1_B_SIGNED_0_A_WIDTH_8_B_WIDTH_9_Y_WIDTH_8; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_or_A_SIGNED_1_B_SIGNED_0_A_WIDTH_8_B_WIDTH_9_Y_WIDTH_8' -q -q 2>/dev/null || echo sat_or_A_SIGNED_1_B_SIGNED_0_A_WIDTH_8_B_WIDTH_9_Y_WIDTH_8 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_or_A_SIGNED_1_B_SIGNED_1_A_WIDTH_8_B_WIDTH_9_Y_WIDTH_8.v; hierarchy -top sat_or_A_SIGNED_1_B_SIGNED_1_A_WIDTH_8_B_WIDTH_9_Y_WIDTH_8; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_or_A_SIGNED_1_B_SIGNED_1_A_WIDTH_8_B_WIDTH_9_Y_WIDTH_8' -q -q 2>/dev/null || echo sat_or_A_SIGNED_1_B_SIGNED_1_A_WIDTH_8_B_WIDTH_9_Y_WIDTH_8 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_or_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_5_Y_WIDTH_7.v; hierarchy -top sat_or_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_5_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_or_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_5_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_or_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_5_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_or_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_5_Y_WIDTH_7.v; hierarchy -top sat_or_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_5_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_or_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_5_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_or_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_5_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_or_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_5_Y_WIDTH_7.v; hierarchy -top sat_or_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_5_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_or_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_5_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_or_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_5_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_or_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_5_Y_WIDTH_7.v; hierarchy -top sat_or_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_5_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_or_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_5_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_or_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_5_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_or_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_4.v; hierarchy -top sat_or_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_or_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_or_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_or_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_4.v; hierarchy -top sat_or_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_or_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_or_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_or_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_4.v; hierarchy -top sat_or_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_or_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_or_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_or_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_4.v; hierarchy -top sat_or_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_or_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_or_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_or_A_SIGNED_0_B_SIGNED_0_A_WIDTH_9_B_WIDTH_4_Y_WIDTH_7.v; hierarchy -top sat_or_A_SIGNED_0_B_SIGNED_0_A_WIDTH_9_B_WIDTH_4_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_or_A_SIGNED_0_B_SIGNED_0_A_WIDTH_9_B_WIDTH_4_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_or_A_SIGNED_0_B_SIGNED_0_A_WIDTH_9_B_WIDTH_4_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_or_A_SIGNED_0_B_SIGNED_1_A_WIDTH_9_B_WIDTH_4_Y_WIDTH_7.v; hierarchy -top sat_or_A_SIGNED_0_B_SIGNED_1_A_WIDTH_9_B_WIDTH_4_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_or_A_SIGNED_0_B_SIGNED_1_A_WIDTH_9_B_WIDTH_4_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_or_A_SIGNED_0_B_SIGNED_1_A_WIDTH_9_B_WIDTH_4_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_or_A_SIGNED_1_B_SIGNED_0_A_WIDTH_9_B_WIDTH_4_Y_WIDTH_7.v; hierarchy -top sat_or_A_SIGNED_1_B_SIGNED_0_A_WIDTH_9_B_WIDTH_4_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_or_A_SIGNED_1_B_SIGNED_0_A_WIDTH_9_B_WIDTH_4_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_or_A_SIGNED_1_B_SIGNED_0_A_WIDTH_9_B_WIDTH_4_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_or_A_SIGNED_1_B_SIGNED_1_A_WIDTH_9_B_WIDTH_4_Y_WIDTH_7.v; hierarchy -top sat_or_A_SIGNED_1_B_SIGNED_1_A_WIDTH_9_B_WIDTH_4_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_or_A_SIGNED_1_B_SIGNED_1_A_WIDTH_9_B_WIDTH_4_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_or_A_SIGNED_1_B_SIGNED_1_A_WIDTH_9_B_WIDTH_4_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_or_A_SIGNED_0_B_SIGNED_0_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_9.v; hierarchy -top sat_or_A_SIGNED_0_B_SIGNED_0_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_9; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_or_A_SIGNED_0_B_SIGNED_0_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_9' -q -q 2>/dev/null || echo sat_or_A_SIGNED_0_B_SIGNED_0_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_9 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_or_A_SIGNED_0_B_SIGNED_1_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_9.v; hierarchy -top sat_or_A_SIGNED_0_B_SIGNED_1_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_9; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_or_A_SIGNED_0_B_SIGNED_1_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_9' -q -q 2>/dev/null || echo sat_or_A_SIGNED_0_B_SIGNED_1_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_9 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_or_A_SIGNED_1_B_SIGNED_0_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_9.v; hierarchy -top sat_or_A_SIGNED_1_B_SIGNED_0_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_9; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_or_A_SIGNED_1_B_SIGNED_0_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_9' -q -q 2>/dev/null || echo sat_or_A_SIGNED_1_B_SIGNED_0_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_9 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_or_A_SIGNED_1_B_SIGNED_1_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_9.v; hierarchy -top sat_or_A_SIGNED_1_B_SIGNED_1_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_9; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_or_A_SIGNED_1_B_SIGNED_1_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_9' -q -q 2>/dev/null || echo sat_or_A_SIGNED_1_B_SIGNED_1_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_9 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_or_A_SIGNED_0_B_SIGNED_0_A_WIDTH_4_B_WIDTH_8_Y_WIDTH_10.v; hierarchy -top sat_or_A_SIGNED_0_B_SIGNED_0_A_WIDTH_4_B_WIDTH_8_Y_WIDTH_10; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_or_A_SIGNED_0_B_SIGNED_0_A_WIDTH_4_B_WIDTH_8_Y_WIDTH_10' -q -q 2>/dev/null || echo sat_or_A_SIGNED_0_B_SIGNED_0_A_WIDTH_4_B_WIDTH_8_Y_WIDTH_10 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_or_A_SIGNED_0_B_SIGNED_1_A_WIDTH_4_B_WIDTH_8_Y_WIDTH_10.v; hierarchy -top sat_or_A_SIGNED_0_B_SIGNED_1_A_WIDTH_4_B_WIDTH_8_Y_WIDTH_10; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_or_A_SIGNED_0_B_SIGNED_1_A_WIDTH_4_B_WIDTH_8_Y_WIDTH_10' -q -q 2>/dev/null || echo sat_or_A_SIGNED_0_B_SIGNED_1_A_WIDTH_4_B_WIDTH_8_Y_WIDTH_10 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_or_A_SIGNED_1_B_SIGNED_0_A_WIDTH_4_B_WIDTH_8_Y_WIDTH_10.v; hierarchy -top sat_or_A_SIGNED_1_B_SIGNED_0_A_WIDTH_4_B_WIDTH_8_Y_WIDTH_10; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_or_A_SIGNED_1_B_SIGNED_0_A_WIDTH_4_B_WIDTH_8_Y_WIDTH_10' -q -q 2>/dev/null || echo sat_or_A_SIGNED_1_B_SIGNED_0_A_WIDTH_4_B_WIDTH_8_Y_WIDTH_10 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_or_A_SIGNED_1_B_SIGNED_1_A_WIDTH_4_B_WIDTH_8_Y_WIDTH_10.v; hierarchy -top sat_or_A_SIGNED_1_B_SIGNED_1_A_WIDTH_4_B_WIDTH_8_Y_WIDTH_10; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_or_A_SIGNED_1_B_SIGNED_1_A_WIDTH_4_B_WIDTH_8_Y_WIDTH_10' -q -q 2>/dev/null || echo sat_or_A_SIGNED_1_B_SIGNED_1_A_WIDTH_4_B_WIDTH_8_Y_WIDTH_10 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_xor_A_SIGNED_0_B_SIGNED_0_A_WIDTH_1_B_WIDTH_1_Y_WIDTH_1.v; hierarchy -top sat_xor_A_SIGNED_0_B_SIGNED_0_A_WIDTH_1_B_WIDTH_1_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_xor_A_SIGNED_0_B_SIGNED_0_A_WIDTH_1_B_WIDTH_1_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_xor_A_SIGNED_0_B_SIGNED_0_A_WIDTH_1_B_WIDTH_1_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_xor_A_SIGNED_0_B_SIGNED_1_A_WIDTH_1_B_WIDTH_1_Y_WIDTH_1.v; hierarchy -top sat_xor_A_SIGNED_0_B_SIGNED_1_A_WIDTH_1_B_WIDTH_1_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_xor_A_SIGNED_0_B_SIGNED_1_A_WIDTH_1_B_WIDTH_1_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_xor_A_SIGNED_0_B_SIGNED_1_A_WIDTH_1_B_WIDTH_1_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_xor_A_SIGNED_1_B_SIGNED_0_A_WIDTH_1_B_WIDTH_1_Y_WIDTH_1.v; hierarchy -top sat_xor_A_SIGNED_1_B_SIGNED_0_A_WIDTH_1_B_WIDTH_1_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_xor_A_SIGNED_1_B_SIGNED_0_A_WIDTH_1_B_WIDTH_1_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_xor_A_SIGNED_1_B_SIGNED_0_A_WIDTH_1_B_WIDTH_1_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_xor_A_SIGNED_1_B_SIGNED_1_A_WIDTH_1_B_WIDTH_1_Y_WIDTH_1.v; hierarchy -top sat_xor_A_SIGNED_1_B_SIGNED_1_A_WIDTH_1_B_WIDTH_1_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_xor_A_SIGNED_1_B_SIGNED_1_A_WIDTH_1_B_WIDTH_1_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_xor_A_SIGNED_1_B_SIGNED_1_A_WIDTH_1_B_WIDTH_1_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_xor_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_4_Y_WIDTH_6.v; hierarchy -top sat_xor_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_4_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_xor_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_4_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_xor_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_4_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_xor_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_4_Y_WIDTH_6.v; hierarchy -top sat_xor_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_4_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_xor_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_4_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_xor_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_4_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_xor_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_4_Y_WIDTH_6.v; hierarchy -top sat_xor_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_4_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_xor_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_4_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_xor_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_4_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_xor_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_4_Y_WIDTH_6.v; hierarchy -top sat_xor_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_4_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_xor_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_4_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_xor_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_4_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_xor_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4.v; hierarchy -top sat_xor_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_xor_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_xor_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_xor_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4.v; hierarchy -top sat_xor_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_xor_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_xor_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_xor_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4.v; hierarchy -top sat_xor_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_xor_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_xor_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_xor_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4.v; hierarchy -top sat_xor_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_xor_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_xor_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_xor_A_SIGNED_0_B_SIGNED_0_A_WIDTH_4_B_WIDTH_3_Y_WIDTH_6.v; hierarchy -top sat_xor_A_SIGNED_0_B_SIGNED_0_A_WIDTH_4_B_WIDTH_3_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_xor_A_SIGNED_0_B_SIGNED_0_A_WIDTH_4_B_WIDTH_3_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_xor_A_SIGNED_0_B_SIGNED_0_A_WIDTH_4_B_WIDTH_3_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_xor_A_SIGNED_0_B_SIGNED_1_A_WIDTH_4_B_WIDTH_3_Y_WIDTH_6.v; hierarchy -top sat_xor_A_SIGNED_0_B_SIGNED_1_A_WIDTH_4_B_WIDTH_3_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_xor_A_SIGNED_0_B_SIGNED_1_A_WIDTH_4_B_WIDTH_3_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_xor_A_SIGNED_0_B_SIGNED_1_A_WIDTH_4_B_WIDTH_3_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_xor_A_SIGNED_1_B_SIGNED_0_A_WIDTH_4_B_WIDTH_3_Y_WIDTH_6.v; hierarchy -top sat_xor_A_SIGNED_1_B_SIGNED_0_A_WIDTH_4_B_WIDTH_3_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_xor_A_SIGNED_1_B_SIGNED_0_A_WIDTH_4_B_WIDTH_3_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_xor_A_SIGNED_1_B_SIGNED_0_A_WIDTH_4_B_WIDTH_3_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_xor_A_SIGNED_1_B_SIGNED_1_A_WIDTH_4_B_WIDTH_3_Y_WIDTH_6.v; hierarchy -top sat_xor_A_SIGNED_1_B_SIGNED_1_A_WIDTH_4_B_WIDTH_3_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_xor_A_SIGNED_1_B_SIGNED_1_A_WIDTH_4_B_WIDTH_3_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_xor_A_SIGNED_1_B_SIGNED_1_A_WIDTH_4_B_WIDTH_3_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_xor_A_SIGNED_0_B_SIGNED_0_A_WIDTH_4_B_WIDTH_6_Y_WIDTH_3.v; hierarchy -top sat_xor_A_SIGNED_0_B_SIGNED_0_A_WIDTH_4_B_WIDTH_6_Y_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_xor_A_SIGNED_0_B_SIGNED_0_A_WIDTH_4_B_WIDTH_6_Y_WIDTH_3' -q -q 2>/dev/null || echo sat_xor_A_SIGNED_0_B_SIGNED_0_A_WIDTH_4_B_WIDTH_6_Y_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_xor_A_SIGNED_0_B_SIGNED_1_A_WIDTH_4_B_WIDTH_6_Y_WIDTH_3.v; hierarchy -top sat_xor_A_SIGNED_0_B_SIGNED_1_A_WIDTH_4_B_WIDTH_6_Y_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_xor_A_SIGNED_0_B_SIGNED_1_A_WIDTH_4_B_WIDTH_6_Y_WIDTH_3' -q -q 2>/dev/null || echo sat_xor_A_SIGNED_0_B_SIGNED_1_A_WIDTH_4_B_WIDTH_6_Y_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_xor_A_SIGNED_1_B_SIGNED_0_A_WIDTH_4_B_WIDTH_6_Y_WIDTH_3.v; hierarchy -top sat_xor_A_SIGNED_1_B_SIGNED_0_A_WIDTH_4_B_WIDTH_6_Y_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_xor_A_SIGNED_1_B_SIGNED_0_A_WIDTH_4_B_WIDTH_6_Y_WIDTH_3' -q -q 2>/dev/null || echo sat_xor_A_SIGNED_1_B_SIGNED_0_A_WIDTH_4_B_WIDTH_6_Y_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_xor_A_SIGNED_1_B_SIGNED_1_A_WIDTH_4_B_WIDTH_6_Y_WIDTH_3.v; hierarchy -top sat_xor_A_SIGNED_1_B_SIGNED_1_A_WIDTH_4_B_WIDTH_6_Y_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_xor_A_SIGNED_1_B_SIGNED_1_A_WIDTH_4_B_WIDTH_6_Y_WIDTH_3' -q -q 2>/dev/null || echo sat_xor_A_SIGNED_1_B_SIGNED_1_A_WIDTH_4_B_WIDTH_6_Y_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_xor_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_4.v; hierarchy -top sat_xor_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_xor_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_xor_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_xor_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_4.v; hierarchy -top sat_xor_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_xor_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_xor_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_xor_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_4.v; hierarchy -top sat_xor_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_xor_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_xor_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_xor_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_4.v; hierarchy -top sat_xor_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_xor_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_xor_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_xor_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_3.v; hierarchy -top sat_xor_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_xor_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_3' -q -q 2>/dev/null || echo sat_xor_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_xor_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_3.v; hierarchy -top sat_xor_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_xor_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_3' -q -q 2>/dev/null || echo sat_xor_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_xor_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_3.v; hierarchy -top sat_xor_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_xor_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_3' -q -q 2>/dev/null || echo sat_xor_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_xor_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_3.v; hierarchy -top sat_xor_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_xor_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_3' -q -q 2>/dev/null || echo sat_xor_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_xor_A_SIGNED_0_B_SIGNED_0_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_1.v; hierarchy -top sat_xor_A_SIGNED_0_B_SIGNED_0_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_xor_A_SIGNED_0_B_SIGNED_0_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_xor_A_SIGNED_0_B_SIGNED_0_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_xor_A_SIGNED_0_B_SIGNED_1_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_1.v; hierarchy -top sat_xor_A_SIGNED_0_B_SIGNED_1_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_xor_A_SIGNED_0_B_SIGNED_1_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_xor_A_SIGNED_0_B_SIGNED_1_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_xor_A_SIGNED_1_B_SIGNED_0_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_1.v; hierarchy -top sat_xor_A_SIGNED_1_B_SIGNED_0_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_xor_A_SIGNED_1_B_SIGNED_0_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_xor_A_SIGNED_1_B_SIGNED_0_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_xor_A_SIGNED_1_B_SIGNED_1_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_1.v; hierarchy -top sat_xor_A_SIGNED_1_B_SIGNED_1_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_xor_A_SIGNED_1_B_SIGNED_1_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_xor_A_SIGNED_1_B_SIGNED_1_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_xor_A_SIGNED_0_B_SIGNED_0_A_WIDTH_8_B_WIDTH_6_Y_WIDTH_1.v; hierarchy -top sat_xor_A_SIGNED_0_B_SIGNED_0_A_WIDTH_8_B_WIDTH_6_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_xor_A_SIGNED_0_B_SIGNED_0_A_WIDTH_8_B_WIDTH_6_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_xor_A_SIGNED_0_B_SIGNED_0_A_WIDTH_8_B_WIDTH_6_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_xor_A_SIGNED_0_B_SIGNED_1_A_WIDTH_8_B_WIDTH_6_Y_WIDTH_1.v; hierarchy -top sat_xor_A_SIGNED_0_B_SIGNED_1_A_WIDTH_8_B_WIDTH_6_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_xor_A_SIGNED_0_B_SIGNED_1_A_WIDTH_8_B_WIDTH_6_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_xor_A_SIGNED_0_B_SIGNED_1_A_WIDTH_8_B_WIDTH_6_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_xor_A_SIGNED_1_B_SIGNED_0_A_WIDTH_8_B_WIDTH_6_Y_WIDTH_1.v; hierarchy -top sat_xor_A_SIGNED_1_B_SIGNED_0_A_WIDTH_8_B_WIDTH_6_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_xor_A_SIGNED_1_B_SIGNED_0_A_WIDTH_8_B_WIDTH_6_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_xor_A_SIGNED_1_B_SIGNED_0_A_WIDTH_8_B_WIDTH_6_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_xor_A_SIGNED_1_B_SIGNED_1_A_WIDTH_8_B_WIDTH_6_Y_WIDTH_1.v; hierarchy -top sat_xor_A_SIGNED_1_B_SIGNED_1_A_WIDTH_8_B_WIDTH_6_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_xor_A_SIGNED_1_B_SIGNED_1_A_WIDTH_8_B_WIDTH_6_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_xor_A_SIGNED_1_B_SIGNED_1_A_WIDTH_8_B_WIDTH_6_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_xor_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1.v; hierarchy -top sat_xor_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_xor_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_xor_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_xor_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1.v; hierarchy -top sat_xor_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_xor_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_xor_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_xor_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1.v; hierarchy -top sat_xor_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_xor_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_xor_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_xor_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1.v; hierarchy -top sat_xor_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_xor_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_xor_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_xor_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_4_Y_WIDTH_6.v; hierarchy -top sat_xor_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_4_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_xor_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_4_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_xor_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_4_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_xor_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_4_Y_WIDTH_6.v; hierarchy -top sat_xor_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_4_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_xor_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_4_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_xor_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_4_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_xor_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_4_Y_WIDTH_6.v; hierarchy -top sat_xor_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_4_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_xor_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_4_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_xor_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_4_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_xor_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_4_Y_WIDTH_6.v; hierarchy -top sat_xor_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_4_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_xor_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_4_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_xor_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_4_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_xor_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_4.v; hierarchy -top sat_xor_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_xor_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_xor_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_xor_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_4.v; hierarchy -top sat_xor_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_xor_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_xor_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_xor_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_4.v; hierarchy -top sat_xor_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_xor_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_xor_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_xor_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_4.v; hierarchy -top sat_xor_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_xor_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_xor_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_xor_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_8_Y_WIDTH_4.v; hierarchy -top sat_xor_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_8_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_xor_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_8_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_xor_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_8_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_xor_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_8_Y_WIDTH_4.v; hierarchy -top sat_xor_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_8_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_xor_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_8_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_xor_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_8_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_xor_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_8_Y_WIDTH_4.v; hierarchy -top sat_xor_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_8_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_xor_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_8_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_xor_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_8_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_xor_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_8_Y_WIDTH_4.v; hierarchy -top sat_xor_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_8_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_xor_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_8_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_xor_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_8_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_xor_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_7.v; hierarchy -top sat_xor_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_xor_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_xor_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_xor_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_7.v; hierarchy -top sat_xor_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_xor_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_xor_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_xor_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_7.v; hierarchy -top sat_xor_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_xor_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_xor_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_xor_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_7.v; hierarchy -top sat_xor_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_xor_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_xor_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_xor_A_SIGNED_0_B_SIGNED_0_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_6.v; hierarchy -top sat_xor_A_SIGNED_0_B_SIGNED_0_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_xor_A_SIGNED_0_B_SIGNED_0_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_xor_A_SIGNED_0_B_SIGNED_0_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_xor_A_SIGNED_0_B_SIGNED_1_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_6.v; hierarchy -top sat_xor_A_SIGNED_0_B_SIGNED_1_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_xor_A_SIGNED_0_B_SIGNED_1_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_xor_A_SIGNED_0_B_SIGNED_1_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_xor_A_SIGNED_1_B_SIGNED_0_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_6.v; hierarchy -top sat_xor_A_SIGNED_1_B_SIGNED_0_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_xor_A_SIGNED_1_B_SIGNED_0_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_xor_A_SIGNED_1_B_SIGNED_0_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_xor_A_SIGNED_1_B_SIGNED_1_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_6.v; hierarchy -top sat_xor_A_SIGNED_1_B_SIGNED_1_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_xor_A_SIGNED_1_B_SIGNED_1_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_xor_A_SIGNED_1_B_SIGNED_1_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_xor_A_SIGNED_0_B_SIGNED_0_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_2.v; hierarchy -top sat_xor_A_SIGNED_0_B_SIGNED_0_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_xor_A_SIGNED_0_B_SIGNED_0_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_xor_A_SIGNED_0_B_SIGNED_0_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_xor_A_SIGNED_0_B_SIGNED_1_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_2.v; hierarchy -top sat_xor_A_SIGNED_0_B_SIGNED_1_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_xor_A_SIGNED_0_B_SIGNED_1_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_xor_A_SIGNED_0_B_SIGNED_1_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_xor_A_SIGNED_1_B_SIGNED_0_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_2.v; hierarchy -top sat_xor_A_SIGNED_1_B_SIGNED_0_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_xor_A_SIGNED_1_B_SIGNED_0_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_xor_A_SIGNED_1_B_SIGNED_0_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_xor_A_SIGNED_1_B_SIGNED_1_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_2.v; hierarchy -top sat_xor_A_SIGNED_1_B_SIGNED_1_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_xor_A_SIGNED_1_B_SIGNED_1_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_xor_A_SIGNED_1_B_SIGNED_1_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_xor_A_SIGNED_0_B_SIGNED_0_A_WIDTH_9_B_WIDTH_8_Y_WIDTH_2.v; hierarchy -top sat_xor_A_SIGNED_0_B_SIGNED_0_A_WIDTH_9_B_WIDTH_8_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_xor_A_SIGNED_0_B_SIGNED_0_A_WIDTH_9_B_WIDTH_8_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_xor_A_SIGNED_0_B_SIGNED_0_A_WIDTH_9_B_WIDTH_8_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_xor_A_SIGNED_0_B_SIGNED_1_A_WIDTH_9_B_WIDTH_8_Y_WIDTH_2.v; hierarchy -top sat_xor_A_SIGNED_0_B_SIGNED_1_A_WIDTH_9_B_WIDTH_8_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_xor_A_SIGNED_0_B_SIGNED_1_A_WIDTH_9_B_WIDTH_8_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_xor_A_SIGNED_0_B_SIGNED_1_A_WIDTH_9_B_WIDTH_8_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_xor_A_SIGNED_1_B_SIGNED_0_A_WIDTH_9_B_WIDTH_8_Y_WIDTH_2.v; hierarchy -top sat_xor_A_SIGNED_1_B_SIGNED_0_A_WIDTH_9_B_WIDTH_8_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_xor_A_SIGNED_1_B_SIGNED_0_A_WIDTH_9_B_WIDTH_8_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_xor_A_SIGNED_1_B_SIGNED_0_A_WIDTH_9_B_WIDTH_8_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_xor_A_SIGNED_1_B_SIGNED_1_A_WIDTH_9_B_WIDTH_8_Y_WIDTH_2.v; hierarchy -top sat_xor_A_SIGNED_1_B_SIGNED_1_A_WIDTH_9_B_WIDTH_8_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_xor_A_SIGNED_1_B_SIGNED_1_A_WIDTH_9_B_WIDTH_8_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_xor_A_SIGNED_1_B_SIGNED_1_A_WIDTH_9_B_WIDTH_8_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_xor_A_SIGNED_0_B_SIGNED_0_A_WIDTH_10_B_WIDTH_1_Y_WIDTH_8.v; hierarchy -top sat_xor_A_SIGNED_0_B_SIGNED_0_A_WIDTH_10_B_WIDTH_1_Y_WIDTH_8; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_xor_A_SIGNED_0_B_SIGNED_0_A_WIDTH_10_B_WIDTH_1_Y_WIDTH_8' -q -q 2>/dev/null || echo sat_xor_A_SIGNED_0_B_SIGNED_0_A_WIDTH_10_B_WIDTH_1_Y_WIDTH_8 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_xor_A_SIGNED_0_B_SIGNED_1_A_WIDTH_10_B_WIDTH_1_Y_WIDTH_8.v; hierarchy -top sat_xor_A_SIGNED_0_B_SIGNED_1_A_WIDTH_10_B_WIDTH_1_Y_WIDTH_8; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_xor_A_SIGNED_0_B_SIGNED_1_A_WIDTH_10_B_WIDTH_1_Y_WIDTH_8' -q -q 2>/dev/null || echo sat_xor_A_SIGNED_0_B_SIGNED_1_A_WIDTH_10_B_WIDTH_1_Y_WIDTH_8 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_xor_A_SIGNED_1_B_SIGNED_0_A_WIDTH_10_B_WIDTH_1_Y_WIDTH_8.v; hierarchy -top sat_xor_A_SIGNED_1_B_SIGNED_0_A_WIDTH_10_B_WIDTH_1_Y_WIDTH_8; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_xor_A_SIGNED_1_B_SIGNED_0_A_WIDTH_10_B_WIDTH_1_Y_WIDTH_8' -q -q 2>/dev/null || echo sat_xor_A_SIGNED_1_B_SIGNED_0_A_WIDTH_10_B_WIDTH_1_Y_WIDTH_8 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_xor_A_SIGNED_1_B_SIGNED_1_A_WIDTH_10_B_WIDTH_1_Y_WIDTH_8.v; hierarchy -top sat_xor_A_SIGNED_1_B_SIGNED_1_A_WIDTH_10_B_WIDTH_1_Y_WIDTH_8; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_xor_A_SIGNED_1_B_SIGNED_1_A_WIDTH_10_B_WIDTH_1_Y_WIDTH_8' -q -q 2>/dev/null || echo sat_xor_A_SIGNED_1_B_SIGNED_1_A_WIDTH_10_B_WIDTH_1_Y_WIDTH_8 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_xor_A_SIGNED_0_B_SIGNED_0_A_WIDTH_7_B_WIDTH_2_Y_WIDTH_3.v; hierarchy -top sat_xor_A_SIGNED_0_B_SIGNED_0_A_WIDTH_7_B_WIDTH_2_Y_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_xor_A_SIGNED_0_B_SIGNED_0_A_WIDTH_7_B_WIDTH_2_Y_WIDTH_3' -q -q 2>/dev/null || echo sat_xor_A_SIGNED_0_B_SIGNED_0_A_WIDTH_7_B_WIDTH_2_Y_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_xor_A_SIGNED_0_B_SIGNED_1_A_WIDTH_7_B_WIDTH_2_Y_WIDTH_3.v; hierarchy -top sat_xor_A_SIGNED_0_B_SIGNED_1_A_WIDTH_7_B_WIDTH_2_Y_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_xor_A_SIGNED_0_B_SIGNED_1_A_WIDTH_7_B_WIDTH_2_Y_WIDTH_3' -q -q 2>/dev/null || echo sat_xor_A_SIGNED_0_B_SIGNED_1_A_WIDTH_7_B_WIDTH_2_Y_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_xor_A_SIGNED_1_B_SIGNED_0_A_WIDTH_7_B_WIDTH_2_Y_WIDTH_3.v; hierarchy -top sat_xor_A_SIGNED_1_B_SIGNED_0_A_WIDTH_7_B_WIDTH_2_Y_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_xor_A_SIGNED_1_B_SIGNED_0_A_WIDTH_7_B_WIDTH_2_Y_WIDTH_3' -q -q 2>/dev/null || echo sat_xor_A_SIGNED_1_B_SIGNED_0_A_WIDTH_7_B_WIDTH_2_Y_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_xor_A_SIGNED_1_B_SIGNED_1_A_WIDTH_7_B_WIDTH_2_Y_WIDTH_3.v; hierarchy -top sat_xor_A_SIGNED_1_B_SIGNED_1_A_WIDTH_7_B_WIDTH_2_Y_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_xor_A_SIGNED_1_B_SIGNED_1_A_WIDTH_7_B_WIDTH_2_Y_WIDTH_3' -q -q 2>/dev/null || echo sat_xor_A_SIGNED_1_B_SIGNED_1_A_WIDTH_7_B_WIDTH_2_Y_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_xor_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_1_Y_WIDTH_6.v; hierarchy -top sat_xor_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_1_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_xor_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_1_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_xor_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_1_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_xor_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_1_Y_WIDTH_6.v; hierarchy -top sat_xor_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_1_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_xor_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_1_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_xor_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_1_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_xor_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_1_Y_WIDTH_6.v; hierarchy -top sat_xor_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_1_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_xor_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_1_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_xor_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_1_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_xor_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_1_Y_WIDTH_6.v; hierarchy -top sat_xor_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_1_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_xor_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_1_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_xor_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_1_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_xor_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_1.v; hierarchy -top sat_xor_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_xor_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_xor_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_xor_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_1.v; hierarchy -top sat_xor_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_xor_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_xor_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_xor_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_1.v; hierarchy -top sat_xor_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_xor_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_xor_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_xor_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_1.v; hierarchy -top sat_xor_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_xor_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_xor_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_xor_A_SIGNED_0_B_SIGNED_0_A_WIDTH_1_B_WIDTH_9_Y_WIDTH_5.v; hierarchy -top sat_xor_A_SIGNED_0_B_SIGNED_0_A_WIDTH_1_B_WIDTH_9_Y_WIDTH_5; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_xor_A_SIGNED_0_B_SIGNED_0_A_WIDTH_1_B_WIDTH_9_Y_WIDTH_5' -q -q 2>/dev/null || echo sat_xor_A_SIGNED_0_B_SIGNED_0_A_WIDTH_1_B_WIDTH_9_Y_WIDTH_5 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_xor_A_SIGNED_0_B_SIGNED_1_A_WIDTH_1_B_WIDTH_9_Y_WIDTH_5.v; hierarchy -top sat_xor_A_SIGNED_0_B_SIGNED_1_A_WIDTH_1_B_WIDTH_9_Y_WIDTH_5; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_xor_A_SIGNED_0_B_SIGNED_1_A_WIDTH_1_B_WIDTH_9_Y_WIDTH_5' -q -q 2>/dev/null || echo sat_xor_A_SIGNED_0_B_SIGNED_1_A_WIDTH_1_B_WIDTH_9_Y_WIDTH_5 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_xor_A_SIGNED_1_B_SIGNED_0_A_WIDTH_1_B_WIDTH_9_Y_WIDTH_5.v; hierarchy -top sat_xor_A_SIGNED_1_B_SIGNED_0_A_WIDTH_1_B_WIDTH_9_Y_WIDTH_5; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_xor_A_SIGNED_1_B_SIGNED_0_A_WIDTH_1_B_WIDTH_9_Y_WIDTH_5' -q -q 2>/dev/null || echo sat_xor_A_SIGNED_1_B_SIGNED_0_A_WIDTH_1_B_WIDTH_9_Y_WIDTH_5 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_xor_A_SIGNED_1_B_SIGNED_1_A_WIDTH_1_B_WIDTH_9_Y_WIDTH_5.v; hierarchy -top sat_xor_A_SIGNED_1_B_SIGNED_1_A_WIDTH_1_B_WIDTH_9_Y_WIDTH_5; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_xor_A_SIGNED_1_B_SIGNED_1_A_WIDTH_1_B_WIDTH_9_Y_WIDTH_5' -q -q 2>/dev/null || echo sat_xor_A_SIGNED_1_B_SIGNED_1_A_WIDTH_1_B_WIDTH_9_Y_WIDTH_5 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_xor_A_SIGNED_0_B_SIGNED_0_A_WIDTH_1_B_WIDTH_2_Y_WIDTH_7.v; hierarchy -top sat_xor_A_SIGNED_0_B_SIGNED_0_A_WIDTH_1_B_WIDTH_2_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_xor_A_SIGNED_0_B_SIGNED_0_A_WIDTH_1_B_WIDTH_2_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_xor_A_SIGNED_0_B_SIGNED_0_A_WIDTH_1_B_WIDTH_2_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_xor_A_SIGNED_0_B_SIGNED_1_A_WIDTH_1_B_WIDTH_2_Y_WIDTH_7.v; hierarchy -top sat_xor_A_SIGNED_0_B_SIGNED_1_A_WIDTH_1_B_WIDTH_2_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_xor_A_SIGNED_0_B_SIGNED_1_A_WIDTH_1_B_WIDTH_2_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_xor_A_SIGNED_0_B_SIGNED_1_A_WIDTH_1_B_WIDTH_2_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_xor_A_SIGNED_1_B_SIGNED_0_A_WIDTH_1_B_WIDTH_2_Y_WIDTH_7.v; hierarchy -top sat_xor_A_SIGNED_1_B_SIGNED_0_A_WIDTH_1_B_WIDTH_2_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_xor_A_SIGNED_1_B_SIGNED_0_A_WIDTH_1_B_WIDTH_2_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_xor_A_SIGNED_1_B_SIGNED_0_A_WIDTH_1_B_WIDTH_2_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_xor_A_SIGNED_1_B_SIGNED_1_A_WIDTH_1_B_WIDTH_2_Y_WIDTH_7.v; hierarchy -top sat_xor_A_SIGNED_1_B_SIGNED_1_A_WIDTH_1_B_WIDTH_2_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_xor_A_SIGNED_1_B_SIGNED_1_A_WIDTH_1_B_WIDTH_2_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_xor_A_SIGNED_1_B_SIGNED_1_A_WIDTH_1_B_WIDTH_2_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_xor_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4.v; hierarchy -top sat_xor_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_xor_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_xor_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_xor_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4.v; hierarchy -top sat_xor_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_xor_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_xor_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_xor_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4.v; hierarchy -top sat_xor_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_xor_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_xor_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_xor_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4.v; hierarchy -top sat_xor_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_xor_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_xor_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_xor_A_SIGNED_0_B_SIGNED_0_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_8.v; hierarchy -top sat_xor_A_SIGNED_0_B_SIGNED_0_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_8; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_xor_A_SIGNED_0_B_SIGNED_0_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_8' -q -q 2>/dev/null || echo sat_xor_A_SIGNED_0_B_SIGNED_0_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_8 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_xor_A_SIGNED_0_B_SIGNED_1_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_8.v; hierarchy -top sat_xor_A_SIGNED_0_B_SIGNED_1_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_8; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_xor_A_SIGNED_0_B_SIGNED_1_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_8' -q -q 2>/dev/null || echo sat_xor_A_SIGNED_0_B_SIGNED_1_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_8 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_xor_A_SIGNED_1_B_SIGNED_0_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_8.v; hierarchy -top sat_xor_A_SIGNED_1_B_SIGNED_0_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_8; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_xor_A_SIGNED_1_B_SIGNED_0_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_8' -q -q 2>/dev/null || echo sat_xor_A_SIGNED_1_B_SIGNED_0_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_8 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_xor_A_SIGNED_1_B_SIGNED_1_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_8.v; hierarchy -top sat_xor_A_SIGNED_1_B_SIGNED_1_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_8; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_xor_A_SIGNED_1_B_SIGNED_1_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_8' -q -q 2>/dev/null || echo sat_xor_A_SIGNED_1_B_SIGNED_1_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_8 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_xor_A_SIGNED_0_B_SIGNED_0_A_WIDTH_5_B_WIDTH_1_Y_WIDTH_5.v; hierarchy -top sat_xor_A_SIGNED_0_B_SIGNED_0_A_WIDTH_5_B_WIDTH_1_Y_WIDTH_5; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_xor_A_SIGNED_0_B_SIGNED_0_A_WIDTH_5_B_WIDTH_1_Y_WIDTH_5' -q -q 2>/dev/null || echo sat_xor_A_SIGNED_0_B_SIGNED_0_A_WIDTH_5_B_WIDTH_1_Y_WIDTH_5 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_xor_A_SIGNED_0_B_SIGNED_1_A_WIDTH_5_B_WIDTH_1_Y_WIDTH_5.v; hierarchy -top sat_xor_A_SIGNED_0_B_SIGNED_1_A_WIDTH_5_B_WIDTH_1_Y_WIDTH_5; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_xor_A_SIGNED_0_B_SIGNED_1_A_WIDTH_5_B_WIDTH_1_Y_WIDTH_5' -q -q 2>/dev/null || echo sat_xor_A_SIGNED_0_B_SIGNED_1_A_WIDTH_5_B_WIDTH_1_Y_WIDTH_5 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_xor_A_SIGNED_1_B_SIGNED_0_A_WIDTH_5_B_WIDTH_1_Y_WIDTH_5.v; hierarchy -top sat_xor_A_SIGNED_1_B_SIGNED_0_A_WIDTH_5_B_WIDTH_1_Y_WIDTH_5; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_xor_A_SIGNED_1_B_SIGNED_0_A_WIDTH_5_B_WIDTH_1_Y_WIDTH_5' -q -q 2>/dev/null || echo sat_xor_A_SIGNED_1_B_SIGNED_0_A_WIDTH_5_B_WIDTH_1_Y_WIDTH_5 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_xor_A_SIGNED_1_B_SIGNED_1_A_WIDTH_5_B_WIDTH_1_Y_WIDTH_5.v; hierarchy -top sat_xor_A_SIGNED_1_B_SIGNED_1_A_WIDTH_5_B_WIDTH_1_Y_WIDTH_5; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_xor_A_SIGNED_1_B_SIGNED_1_A_WIDTH_5_B_WIDTH_1_Y_WIDTH_5' -q -q 2>/dev/null || echo sat_xor_A_SIGNED_1_B_SIGNED_1_A_WIDTH_5_B_WIDTH_1_Y_WIDTH_5 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_xor_A_SIGNED_0_B_SIGNED_0_A_WIDTH_7_B_WIDTH_1_Y_WIDTH_5.v; hierarchy -top sat_xor_A_SIGNED_0_B_SIGNED_0_A_WIDTH_7_B_WIDTH_1_Y_WIDTH_5; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_xor_A_SIGNED_0_B_SIGNED_0_A_WIDTH_7_B_WIDTH_1_Y_WIDTH_5' -q -q 2>/dev/null || echo sat_xor_A_SIGNED_0_B_SIGNED_0_A_WIDTH_7_B_WIDTH_1_Y_WIDTH_5 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_xor_A_SIGNED_0_B_SIGNED_1_A_WIDTH_7_B_WIDTH_1_Y_WIDTH_5.v; hierarchy -top sat_xor_A_SIGNED_0_B_SIGNED_1_A_WIDTH_7_B_WIDTH_1_Y_WIDTH_5; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_xor_A_SIGNED_0_B_SIGNED_1_A_WIDTH_7_B_WIDTH_1_Y_WIDTH_5' -q -q 2>/dev/null || echo sat_xor_A_SIGNED_0_B_SIGNED_1_A_WIDTH_7_B_WIDTH_1_Y_WIDTH_5 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_xor_A_SIGNED_1_B_SIGNED_0_A_WIDTH_7_B_WIDTH_1_Y_WIDTH_5.v; hierarchy -top sat_xor_A_SIGNED_1_B_SIGNED_0_A_WIDTH_7_B_WIDTH_1_Y_WIDTH_5; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_xor_A_SIGNED_1_B_SIGNED_0_A_WIDTH_7_B_WIDTH_1_Y_WIDTH_5' -q -q 2>/dev/null || echo sat_xor_A_SIGNED_1_B_SIGNED_0_A_WIDTH_7_B_WIDTH_1_Y_WIDTH_5 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_xor_A_SIGNED_1_B_SIGNED_1_A_WIDTH_7_B_WIDTH_1_Y_WIDTH_5.v; hierarchy -top sat_xor_A_SIGNED_1_B_SIGNED_1_A_WIDTH_7_B_WIDTH_1_Y_WIDTH_5; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_xor_A_SIGNED_1_B_SIGNED_1_A_WIDTH_7_B_WIDTH_1_Y_WIDTH_5' -q -q 2>/dev/null || echo sat_xor_A_SIGNED_1_B_SIGNED_1_A_WIDTH_7_B_WIDTH_1_Y_WIDTH_5 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_xor_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_2.v; hierarchy -top sat_xor_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_xor_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_xor_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_xor_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_2.v; hierarchy -top sat_xor_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_xor_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_xor_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_xor_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_2.v; hierarchy -top sat_xor_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_xor_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_xor_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_xor_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_2.v; hierarchy -top sat_xor_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_xor_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_xor_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_xor_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_5.v; hierarchy -top sat_xor_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_5; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_xor_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_5' -q -q 2>/dev/null || echo sat_xor_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_5 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_xor_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_5.v; hierarchy -top sat_xor_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_5; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_xor_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_5' -q -q 2>/dev/null || echo sat_xor_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_5 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_xor_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_5.v; hierarchy -top sat_xor_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_5; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_xor_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_5' -q -q 2>/dev/null || echo sat_xor_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_5 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_xor_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_5.v; hierarchy -top sat_xor_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_5; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_xor_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_5' -q -q 2>/dev/null || echo sat_xor_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_5 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_xor_A_SIGNED_0_B_SIGNED_0_A_WIDTH_9_B_WIDTH_5_Y_WIDTH_3.v; hierarchy -top sat_xor_A_SIGNED_0_B_SIGNED_0_A_WIDTH_9_B_WIDTH_5_Y_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_xor_A_SIGNED_0_B_SIGNED_0_A_WIDTH_9_B_WIDTH_5_Y_WIDTH_3' -q -q 2>/dev/null || echo sat_xor_A_SIGNED_0_B_SIGNED_0_A_WIDTH_9_B_WIDTH_5_Y_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_xor_A_SIGNED_0_B_SIGNED_1_A_WIDTH_9_B_WIDTH_5_Y_WIDTH_3.v; hierarchy -top sat_xor_A_SIGNED_0_B_SIGNED_1_A_WIDTH_9_B_WIDTH_5_Y_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_xor_A_SIGNED_0_B_SIGNED_1_A_WIDTH_9_B_WIDTH_5_Y_WIDTH_3' -q -q 2>/dev/null || echo sat_xor_A_SIGNED_0_B_SIGNED_1_A_WIDTH_9_B_WIDTH_5_Y_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_xor_A_SIGNED_1_B_SIGNED_0_A_WIDTH_9_B_WIDTH_5_Y_WIDTH_3.v; hierarchy -top sat_xor_A_SIGNED_1_B_SIGNED_0_A_WIDTH_9_B_WIDTH_5_Y_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_xor_A_SIGNED_1_B_SIGNED_0_A_WIDTH_9_B_WIDTH_5_Y_WIDTH_3' -q -q 2>/dev/null || echo sat_xor_A_SIGNED_1_B_SIGNED_0_A_WIDTH_9_B_WIDTH_5_Y_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_xor_A_SIGNED_1_B_SIGNED_1_A_WIDTH_9_B_WIDTH_5_Y_WIDTH_3.v; hierarchy -top sat_xor_A_SIGNED_1_B_SIGNED_1_A_WIDTH_9_B_WIDTH_5_Y_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_xor_A_SIGNED_1_B_SIGNED_1_A_WIDTH_9_B_WIDTH_5_Y_WIDTH_3' -q -q 2>/dev/null || echo sat_xor_A_SIGNED_1_B_SIGNED_1_A_WIDTH_9_B_WIDTH_5_Y_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_xor_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_10.v; hierarchy -top sat_xor_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_10; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_xor_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_10' -q -q 2>/dev/null || echo sat_xor_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_10 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_xor_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_10.v; hierarchy -top sat_xor_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_10; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_xor_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_10' -q -q 2>/dev/null || echo sat_xor_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_10 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_xor_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_10.v; hierarchy -top sat_xor_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_10; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_xor_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_10' -q -q 2>/dev/null || echo sat_xor_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_10 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_xor_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_10.v; hierarchy -top sat_xor_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_10; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_xor_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_10' -q -q 2>/dev/null || echo sat_xor_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_10 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_xor_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1.v; hierarchy -top sat_xor_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_xor_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_xor_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_xor_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1.v; hierarchy -top sat_xor_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_xor_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_xor_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_xor_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1.v; hierarchy -top sat_xor_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_xor_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_xor_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_xor_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1.v; hierarchy -top sat_xor_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_xor_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_xor_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_xor_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_2.v; hierarchy -top sat_xor_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_xor_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_xor_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_xor_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_2.v; hierarchy -top sat_xor_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_xor_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_xor_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_xor_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_2.v; hierarchy -top sat_xor_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_xor_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_xor_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_xor_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_2.v; hierarchy -top sat_xor_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_xor_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_xor_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_xor_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_5_Y_WIDTH_2.v; hierarchy -top sat_xor_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_5_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_xor_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_5_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_xor_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_5_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_xor_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_5_Y_WIDTH_2.v; hierarchy -top sat_xor_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_5_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_xor_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_5_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_xor_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_5_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_xor_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_5_Y_WIDTH_2.v; hierarchy -top sat_xor_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_5_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_xor_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_5_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_xor_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_5_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_xor_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_5_Y_WIDTH_2.v; hierarchy -top sat_xor_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_5_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_xor_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_5_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_xor_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_5_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_xor_A_SIGNED_0_B_SIGNED_0_A_WIDTH_1_B_WIDTH_5_Y_WIDTH_3.v; hierarchy -top sat_xor_A_SIGNED_0_B_SIGNED_0_A_WIDTH_1_B_WIDTH_5_Y_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_xor_A_SIGNED_0_B_SIGNED_0_A_WIDTH_1_B_WIDTH_5_Y_WIDTH_3' -q -q 2>/dev/null || echo sat_xor_A_SIGNED_0_B_SIGNED_0_A_WIDTH_1_B_WIDTH_5_Y_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_xor_A_SIGNED_0_B_SIGNED_1_A_WIDTH_1_B_WIDTH_5_Y_WIDTH_3.v; hierarchy -top sat_xor_A_SIGNED_0_B_SIGNED_1_A_WIDTH_1_B_WIDTH_5_Y_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_xor_A_SIGNED_0_B_SIGNED_1_A_WIDTH_1_B_WIDTH_5_Y_WIDTH_3' -q -q 2>/dev/null || echo sat_xor_A_SIGNED_0_B_SIGNED_1_A_WIDTH_1_B_WIDTH_5_Y_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_xor_A_SIGNED_1_B_SIGNED_0_A_WIDTH_1_B_WIDTH_5_Y_WIDTH_3.v; hierarchy -top sat_xor_A_SIGNED_1_B_SIGNED_0_A_WIDTH_1_B_WIDTH_5_Y_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_xor_A_SIGNED_1_B_SIGNED_0_A_WIDTH_1_B_WIDTH_5_Y_WIDTH_3' -q -q 2>/dev/null || echo sat_xor_A_SIGNED_1_B_SIGNED_0_A_WIDTH_1_B_WIDTH_5_Y_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_xor_A_SIGNED_1_B_SIGNED_1_A_WIDTH_1_B_WIDTH_5_Y_WIDTH_3.v; hierarchy -top sat_xor_A_SIGNED_1_B_SIGNED_1_A_WIDTH_1_B_WIDTH_5_Y_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_xor_A_SIGNED_1_B_SIGNED_1_A_WIDTH_1_B_WIDTH_5_Y_WIDTH_3' -q -q 2>/dev/null || echo sat_xor_A_SIGNED_1_B_SIGNED_1_A_WIDTH_1_B_WIDTH_5_Y_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_xor_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_8_Y_WIDTH_9.v; hierarchy -top sat_xor_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_8_Y_WIDTH_9; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_xor_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_8_Y_WIDTH_9' -q -q 2>/dev/null || echo sat_xor_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_8_Y_WIDTH_9 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_xor_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_8_Y_WIDTH_9.v; hierarchy -top sat_xor_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_8_Y_WIDTH_9; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_xor_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_8_Y_WIDTH_9' -q -q 2>/dev/null || echo sat_xor_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_8_Y_WIDTH_9 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_xor_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_8_Y_WIDTH_9.v; hierarchy -top sat_xor_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_8_Y_WIDTH_9; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_xor_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_8_Y_WIDTH_9' -q -q 2>/dev/null || echo sat_xor_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_8_Y_WIDTH_9 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_xor_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_8_Y_WIDTH_9.v; hierarchy -top sat_xor_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_8_Y_WIDTH_9; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_xor_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_8_Y_WIDTH_9' -q -q 2>/dev/null || echo sat_xor_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_8_Y_WIDTH_9 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_xor_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_7_Y_WIDTH_2.v; hierarchy -top sat_xor_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_7_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_xor_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_7_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_xor_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_7_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_xor_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_7_Y_WIDTH_2.v; hierarchy -top sat_xor_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_7_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_xor_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_7_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_xor_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_7_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_xor_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_7_Y_WIDTH_2.v; hierarchy -top sat_xor_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_7_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_xor_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_7_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_xor_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_7_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_xor_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_7_Y_WIDTH_2.v; hierarchy -top sat_xor_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_7_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_xor_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_7_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_xor_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_7_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_xor_A_SIGNED_0_B_SIGNED_0_A_WIDTH_10_B_WIDTH_2_Y_WIDTH_2.v; hierarchy -top sat_xor_A_SIGNED_0_B_SIGNED_0_A_WIDTH_10_B_WIDTH_2_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_xor_A_SIGNED_0_B_SIGNED_0_A_WIDTH_10_B_WIDTH_2_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_xor_A_SIGNED_0_B_SIGNED_0_A_WIDTH_10_B_WIDTH_2_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_xor_A_SIGNED_0_B_SIGNED_1_A_WIDTH_10_B_WIDTH_2_Y_WIDTH_2.v; hierarchy -top sat_xor_A_SIGNED_0_B_SIGNED_1_A_WIDTH_10_B_WIDTH_2_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_xor_A_SIGNED_0_B_SIGNED_1_A_WIDTH_10_B_WIDTH_2_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_xor_A_SIGNED_0_B_SIGNED_1_A_WIDTH_10_B_WIDTH_2_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_xor_A_SIGNED_1_B_SIGNED_0_A_WIDTH_10_B_WIDTH_2_Y_WIDTH_2.v; hierarchy -top sat_xor_A_SIGNED_1_B_SIGNED_0_A_WIDTH_10_B_WIDTH_2_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_xor_A_SIGNED_1_B_SIGNED_0_A_WIDTH_10_B_WIDTH_2_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_xor_A_SIGNED_1_B_SIGNED_0_A_WIDTH_10_B_WIDTH_2_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_xor_A_SIGNED_1_B_SIGNED_1_A_WIDTH_10_B_WIDTH_2_Y_WIDTH_2.v; hierarchy -top sat_xor_A_SIGNED_1_B_SIGNED_1_A_WIDTH_10_B_WIDTH_2_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_xor_A_SIGNED_1_B_SIGNED_1_A_WIDTH_10_B_WIDTH_2_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_xor_A_SIGNED_1_B_SIGNED_1_A_WIDTH_10_B_WIDTH_2_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_xor_A_SIGNED_0_B_SIGNED_0_A_WIDTH_1_B_WIDTH_6_Y_WIDTH_7.v; hierarchy -top sat_xor_A_SIGNED_0_B_SIGNED_0_A_WIDTH_1_B_WIDTH_6_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_xor_A_SIGNED_0_B_SIGNED_0_A_WIDTH_1_B_WIDTH_6_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_xor_A_SIGNED_0_B_SIGNED_0_A_WIDTH_1_B_WIDTH_6_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_xor_A_SIGNED_0_B_SIGNED_1_A_WIDTH_1_B_WIDTH_6_Y_WIDTH_7.v; hierarchy -top sat_xor_A_SIGNED_0_B_SIGNED_1_A_WIDTH_1_B_WIDTH_6_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_xor_A_SIGNED_0_B_SIGNED_1_A_WIDTH_1_B_WIDTH_6_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_xor_A_SIGNED_0_B_SIGNED_1_A_WIDTH_1_B_WIDTH_6_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_xor_A_SIGNED_1_B_SIGNED_0_A_WIDTH_1_B_WIDTH_6_Y_WIDTH_7.v; hierarchy -top sat_xor_A_SIGNED_1_B_SIGNED_0_A_WIDTH_1_B_WIDTH_6_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_xor_A_SIGNED_1_B_SIGNED_0_A_WIDTH_1_B_WIDTH_6_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_xor_A_SIGNED_1_B_SIGNED_0_A_WIDTH_1_B_WIDTH_6_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_xor_A_SIGNED_1_B_SIGNED_1_A_WIDTH_1_B_WIDTH_6_Y_WIDTH_7.v; hierarchy -top sat_xor_A_SIGNED_1_B_SIGNED_1_A_WIDTH_1_B_WIDTH_6_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_xor_A_SIGNED_1_B_SIGNED_1_A_WIDTH_1_B_WIDTH_6_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_xor_A_SIGNED_1_B_SIGNED_1_A_WIDTH_1_B_WIDTH_6_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_xor_A_SIGNED_0_B_SIGNED_0_A_WIDTH_8_B_WIDTH_10_Y_WIDTH_2.v; hierarchy -top sat_xor_A_SIGNED_0_B_SIGNED_0_A_WIDTH_8_B_WIDTH_10_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_xor_A_SIGNED_0_B_SIGNED_0_A_WIDTH_8_B_WIDTH_10_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_xor_A_SIGNED_0_B_SIGNED_0_A_WIDTH_8_B_WIDTH_10_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_xor_A_SIGNED_0_B_SIGNED_1_A_WIDTH_8_B_WIDTH_10_Y_WIDTH_2.v; hierarchy -top sat_xor_A_SIGNED_0_B_SIGNED_1_A_WIDTH_8_B_WIDTH_10_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_xor_A_SIGNED_0_B_SIGNED_1_A_WIDTH_8_B_WIDTH_10_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_xor_A_SIGNED_0_B_SIGNED_1_A_WIDTH_8_B_WIDTH_10_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_xor_A_SIGNED_1_B_SIGNED_0_A_WIDTH_8_B_WIDTH_10_Y_WIDTH_2.v; hierarchy -top sat_xor_A_SIGNED_1_B_SIGNED_0_A_WIDTH_8_B_WIDTH_10_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_xor_A_SIGNED_1_B_SIGNED_0_A_WIDTH_8_B_WIDTH_10_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_xor_A_SIGNED_1_B_SIGNED_0_A_WIDTH_8_B_WIDTH_10_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_xor_A_SIGNED_1_B_SIGNED_1_A_WIDTH_8_B_WIDTH_10_Y_WIDTH_2.v; hierarchy -top sat_xor_A_SIGNED_1_B_SIGNED_1_A_WIDTH_8_B_WIDTH_10_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_xor_A_SIGNED_1_B_SIGNED_1_A_WIDTH_8_B_WIDTH_10_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_xor_A_SIGNED_1_B_SIGNED_1_A_WIDTH_8_B_WIDTH_10_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_xor_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_9.v; hierarchy -top sat_xor_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_9; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_xor_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_9' -q -q 2>/dev/null || echo sat_xor_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_9 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_xor_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_9.v; hierarchy -top sat_xor_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_9; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_xor_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_9' -q -q 2>/dev/null || echo sat_xor_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_9 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_xor_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_9.v; hierarchy -top sat_xor_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_9; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_xor_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_9' -q -q 2>/dev/null || echo sat_xor_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_9 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_xor_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_9.v; hierarchy -top sat_xor_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_9; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_xor_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_9' -q -q 2>/dev/null || echo sat_xor_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_9 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_xor_A_SIGNED_0_B_SIGNED_0_A_WIDTH_8_B_WIDTH_2_Y_WIDTH_2.v; hierarchy -top sat_xor_A_SIGNED_0_B_SIGNED_0_A_WIDTH_8_B_WIDTH_2_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_xor_A_SIGNED_0_B_SIGNED_0_A_WIDTH_8_B_WIDTH_2_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_xor_A_SIGNED_0_B_SIGNED_0_A_WIDTH_8_B_WIDTH_2_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_xor_A_SIGNED_0_B_SIGNED_1_A_WIDTH_8_B_WIDTH_2_Y_WIDTH_2.v; hierarchy -top sat_xor_A_SIGNED_0_B_SIGNED_1_A_WIDTH_8_B_WIDTH_2_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_xor_A_SIGNED_0_B_SIGNED_1_A_WIDTH_8_B_WIDTH_2_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_xor_A_SIGNED_0_B_SIGNED_1_A_WIDTH_8_B_WIDTH_2_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_xor_A_SIGNED_1_B_SIGNED_0_A_WIDTH_8_B_WIDTH_2_Y_WIDTH_2.v; hierarchy -top sat_xor_A_SIGNED_1_B_SIGNED_0_A_WIDTH_8_B_WIDTH_2_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_xor_A_SIGNED_1_B_SIGNED_0_A_WIDTH_8_B_WIDTH_2_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_xor_A_SIGNED_1_B_SIGNED_0_A_WIDTH_8_B_WIDTH_2_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_xor_A_SIGNED_1_B_SIGNED_1_A_WIDTH_8_B_WIDTH_2_Y_WIDTH_2.v; hierarchy -top sat_xor_A_SIGNED_1_B_SIGNED_1_A_WIDTH_8_B_WIDTH_2_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_xor_A_SIGNED_1_B_SIGNED_1_A_WIDTH_8_B_WIDTH_2_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_xor_A_SIGNED_1_B_SIGNED_1_A_WIDTH_8_B_WIDTH_2_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_xor_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_6.v; hierarchy -top sat_xor_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_xor_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_xor_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_xor_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_6.v; hierarchy -top sat_xor_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_xor_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_xor_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_xor_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_6.v; hierarchy -top sat_xor_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_xor_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_xor_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_xor_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_6.v; hierarchy -top sat_xor_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_xor_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_xor_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_xor_A_SIGNED_0_B_SIGNED_0_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_1.v; hierarchy -top sat_xor_A_SIGNED_0_B_SIGNED_0_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_xor_A_SIGNED_0_B_SIGNED_0_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_xor_A_SIGNED_0_B_SIGNED_0_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_xor_A_SIGNED_0_B_SIGNED_1_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_1.v; hierarchy -top sat_xor_A_SIGNED_0_B_SIGNED_1_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_xor_A_SIGNED_0_B_SIGNED_1_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_xor_A_SIGNED_0_B_SIGNED_1_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_xor_A_SIGNED_1_B_SIGNED_0_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_1.v; hierarchy -top sat_xor_A_SIGNED_1_B_SIGNED_0_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_xor_A_SIGNED_1_B_SIGNED_0_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_xor_A_SIGNED_1_B_SIGNED_0_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_xor_A_SIGNED_1_B_SIGNED_1_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_1.v; hierarchy -top sat_xor_A_SIGNED_1_B_SIGNED_1_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_xor_A_SIGNED_1_B_SIGNED_1_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_xor_A_SIGNED_1_B_SIGNED_1_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_xor_A_SIGNED_0_B_SIGNED_0_A_WIDTH_10_B_WIDTH_6_Y_WIDTH_8.v; hierarchy -top sat_xor_A_SIGNED_0_B_SIGNED_0_A_WIDTH_10_B_WIDTH_6_Y_WIDTH_8; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_xor_A_SIGNED_0_B_SIGNED_0_A_WIDTH_10_B_WIDTH_6_Y_WIDTH_8' -q -q 2>/dev/null || echo sat_xor_A_SIGNED_0_B_SIGNED_0_A_WIDTH_10_B_WIDTH_6_Y_WIDTH_8 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_xor_A_SIGNED_0_B_SIGNED_1_A_WIDTH_10_B_WIDTH_6_Y_WIDTH_8.v; hierarchy -top sat_xor_A_SIGNED_0_B_SIGNED_1_A_WIDTH_10_B_WIDTH_6_Y_WIDTH_8; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_xor_A_SIGNED_0_B_SIGNED_1_A_WIDTH_10_B_WIDTH_6_Y_WIDTH_8' -q -q 2>/dev/null || echo sat_xor_A_SIGNED_0_B_SIGNED_1_A_WIDTH_10_B_WIDTH_6_Y_WIDTH_8 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_xor_A_SIGNED_1_B_SIGNED_0_A_WIDTH_10_B_WIDTH_6_Y_WIDTH_8.v; hierarchy -top sat_xor_A_SIGNED_1_B_SIGNED_0_A_WIDTH_10_B_WIDTH_6_Y_WIDTH_8; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_xor_A_SIGNED_1_B_SIGNED_0_A_WIDTH_10_B_WIDTH_6_Y_WIDTH_8' -q -q 2>/dev/null || echo sat_xor_A_SIGNED_1_B_SIGNED_0_A_WIDTH_10_B_WIDTH_6_Y_WIDTH_8 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_xor_A_SIGNED_1_B_SIGNED_1_A_WIDTH_10_B_WIDTH_6_Y_WIDTH_8.v; hierarchy -top sat_xor_A_SIGNED_1_B_SIGNED_1_A_WIDTH_10_B_WIDTH_6_Y_WIDTH_8; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_xor_A_SIGNED_1_B_SIGNED_1_A_WIDTH_10_B_WIDTH_6_Y_WIDTH_8' -q -q 2>/dev/null || echo sat_xor_A_SIGNED_1_B_SIGNED_1_A_WIDTH_10_B_WIDTH_6_Y_WIDTH_8 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_xor_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_3.v; hierarchy -top sat_xor_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_xor_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_3' -q -q 2>/dev/null || echo sat_xor_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_xor_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_3.v; hierarchy -top sat_xor_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_xor_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_3' -q -q 2>/dev/null || echo sat_xor_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_xor_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_3.v; hierarchy -top sat_xor_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_xor_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_3' -q -q 2>/dev/null || echo sat_xor_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_xor_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_3.v; hierarchy -top sat_xor_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_xor_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_3' -q -q 2>/dev/null || echo sat_xor_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_xor_A_SIGNED_0_B_SIGNED_0_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_5.v; hierarchy -top sat_xor_A_SIGNED_0_B_SIGNED_0_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_5; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_xor_A_SIGNED_0_B_SIGNED_0_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_5' -q -q 2>/dev/null || echo sat_xor_A_SIGNED_0_B_SIGNED_0_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_5 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_xor_A_SIGNED_0_B_SIGNED_1_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_5.v; hierarchy -top sat_xor_A_SIGNED_0_B_SIGNED_1_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_5; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_xor_A_SIGNED_0_B_SIGNED_1_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_5' -q -q 2>/dev/null || echo sat_xor_A_SIGNED_0_B_SIGNED_1_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_5 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_xor_A_SIGNED_1_B_SIGNED_0_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_5.v; hierarchy -top sat_xor_A_SIGNED_1_B_SIGNED_0_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_5; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_xor_A_SIGNED_1_B_SIGNED_0_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_5' -q -q 2>/dev/null || echo sat_xor_A_SIGNED_1_B_SIGNED_0_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_5 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_xor_A_SIGNED_1_B_SIGNED_1_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_5.v; hierarchy -top sat_xor_A_SIGNED_1_B_SIGNED_1_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_5; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_xor_A_SIGNED_1_B_SIGNED_1_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_5' -q -q 2>/dev/null || echo sat_xor_A_SIGNED_1_B_SIGNED_1_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_5 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_xor_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_7_Y_WIDTH_7.v; hierarchy -top sat_xor_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_7_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_xor_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_7_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_xor_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_7_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_xor_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_7_Y_WIDTH_7.v; hierarchy -top sat_xor_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_7_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_xor_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_7_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_xor_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_7_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_xor_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_7_Y_WIDTH_7.v; hierarchy -top sat_xor_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_7_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_xor_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_7_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_xor_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_7_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_xor_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_7_Y_WIDTH_7.v; hierarchy -top sat_xor_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_7_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_xor_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_7_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_xor_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_7_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_xor_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_1_Y_WIDTH_1.v; hierarchy -top sat_xor_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_1_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_xor_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_1_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_xor_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_1_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_xor_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_1_Y_WIDTH_1.v; hierarchy -top sat_xor_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_1_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_xor_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_1_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_xor_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_1_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_xor_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_1_Y_WIDTH_1.v; hierarchy -top sat_xor_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_1_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_xor_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_1_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_xor_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_1_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_xor_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_1_Y_WIDTH_1.v; hierarchy -top sat_xor_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_1_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_xor_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_1_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_xor_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_1_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_xor_A_SIGNED_0_B_SIGNED_0_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_7.v; hierarchy -top sat_xor_A_SIGNED_0_B_SIGNED_0_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_xor_A_SIGNED_0_B_SIGNED_0_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_xor_A_SIGNED_0_B_SIGNED_0_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_xor_A_SIGNED_0_B_SIGNED_1_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_7.v; hierarchy -top sat_xor_A_SIGNED_0_B_SIGNED_1_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_xor_A_SIGNED_0_B_SIGNED_1_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_xor_A_SIGNED_0_B_SIGNED_1_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_xor_A_SIGNED_1_B_SIGNED_0_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_7.v; hierarchy -top sat_xor_A_SIGNED_1_B_SIGNED_0_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_xor_A_SIGNED_1_B_SIGNED_0_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_xor_A_SIGNED_1_B_SIGNED_0_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_xor_A_SIGNED_1_B_SIGNED_1_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_7.v; hierarchy -top sat_xor_A_SIGNED_1_B_SIGNED_1_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_xor_A_SIGNED_1_B_SIGNED_1_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_xor_A_SIGNED_1_B_SIGNED_1_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_xor_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_7.v; hierarchy -top sat_xor_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_xor_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_xor_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_xor_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_7.v; hierarchy -top sat_xor_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_xor_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_xor_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_xor_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_7.v; hierarchy -top sat_xor_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_xor_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_xor_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_xor_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_7.v; hierarchy -top sat_xor_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_xor_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_xor_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_xor_A_SIGNED_0_B_SIGNED_0_A_WIDTH_8_B_WIDTH_9_Y_WIDTH_8.v; hierarchy -top sat_xor_A_SIGNED_0_B_SIGNED_0_A_WIDTH_8_B_WIDTH_9_Y_WIDTH_8; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_xor_A_SIGNED_0_B_SIGNED_0_A_WIDTH_8_B_WIDTH_9_Y_WIDTH_8' -q -q 2>/dev/null || echo sat_xor_A_SIGNED_0_B_SIGNED_0_A_WIDTH_8_B_WIDTH_9_Y_WIDTH_8 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_xor_A_SIGNED_0_B_SIGNED_1_A_WIDTH_8_B_WIDTH_9_Y_WIDTH_8.v; hierarchy -top sat_xor_A_SIGNED_0_B_SIGNED_1_A_WIDTH_8_B_WIDTH_9_Y_WIDTH_8; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_xor_A_SIGNED_0_B_SIGNED_1_A_WIDTH_8_B_WIDTH_9_Y_WIDTH_8' -q -q 2>/dev/null || echo sat_xor_A_SIGNED_0_B_SIGNED_1_A_WIDTH_8_B_WIDTH_9_Y_WIDTH_8 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_xor_A_SIGNED_1_B_SIGNED_0_A_WIDTH_8_B_WIDTH_9_Y_WIDTH_8.v; hierarchy -top sat_xor_A_SIGNED_1_B_SIGNED_0_A_WIDTH_8_B_WIDTH_9_Y_WIDTH_8; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_xor_A_SIGNED_1_B_SIGNED_0_A_WIDTH_8_B_WIDTH_9_Y_WIDTH_8' -q -q 2>/dev/null || echo sat_xor_A_SIGNED_1_B_SIGNED_0_A_WIDTH_8_B_WIDTH_9_Y_WIDTH_8 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_xor_A_SIGNED_1_B_SIGNED_1_A_WIDTH_8_B_WIDTH_9_Y_WIDTH_8.v; hierarchy -top sat_xor_A_SIGNED_1_B_SIGNED_1_A_WIDTH_8_B_WIDTH_9_Y_WIDTH_8; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_xor_A_SIGNED_1_B_SIGNED_1_A_WIDTH_8_B_WIDTH_9_Y_WIDTH_8' -q -q 2>/dev/null || echo sat_xor_A_SIGNED_1_B_SIGNED_1_A_WIDTH_8_B_WIDTH_9_Y_WIDTH_8 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_xor_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_5_Y_WIDTH_7.v; hierarchy -top sat_xor_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_5_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_xor_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_5_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_xor_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_5_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_xor_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_5_Y_WIDTH_7.v; hierarchy -top sat_xor_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_5_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_xor_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_5_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_xor_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_5_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_xor_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_5_Y_WIDTH_7.v; hierarchy -top sat_xor_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_5_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_xor_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_5_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_xor_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_5_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_xor_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_5_Y_WIDTH_7.v; hierarchy -top sat_xor_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_5_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_xor_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_5_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_xor_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_5_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_xor_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_4.v; hierarchy -top sat_xor_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_xor_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_xor_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_xor_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_4.v; hierarchy -top sat_xor_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_xor_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_xor_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_xor_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_4.v; hierarchy -top sat_xor_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_xor_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_xor_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_xor_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_4.v; hierarchy -top sat_xor_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_xor_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_xor_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_xor_A_SIGNED_0_B_SIGNED_0_A_WIDTH_9_B_WIDTH_4_Y_WIDTH_7.v; hierarchy -top sat_xor_A_SIGNED_0_B_SIGNED_0_A_WIDTH_9_B_WIDTH_4_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_xor_A_SIGNED_0_B_SIGNED_0_A_WIDTH_9_B_WIDTH_4_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_xor_A_SIGNED_0_B_SIGNED_0_A_WIDTH_9_B_WIDTH_4_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_xor_A_SIGNED_0_B_SIGNED_1_A_WIDTH_9_B_WIDTH_4_Y_WIDTH_7.v; hierarchy -top sat_xor_A_SIGNED_0_B_SIGNED_1_A_WIDTH_9_B_WIDTH_4_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_xor_A_SIGNED_0_B_SIGNED_1_A_WIDTH_9_B_WIDTH_4_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_xor_A_SIGNED_0_B_SIGNED_1_A_WIDTH_9_B_WIDTH_4_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_xor_A_SIGNED_1_B_SIGNED_0_A_WIDTH_9_B_WIDTH_4_Y_WIDTH_7.v; hierarchy -top sat_xor_A_SIGNED_1_B_SIGNED_0_A_WIDTH_9_B_WIDTH_4_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_xor_A_SIGNED_1_B_SIGNED_0_A_WIDTH_9_B_WIDTH_4_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_xor_A_SIGNED_1_B_SIGNED_0_A_WIDTH_9_B_WIDTH_4_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_xor_A_SIGNED_1_B_SIGNED_1_A_WIDTH_9_B_WIDTH_4_Y_WIDTH_7.v; hierarchy -top sat_xor_A_SIGNED_1_B_SIGNED_1_A_WIDTH_9_B_WIDTH_4_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_xor_A_SIGNED_1_B_SIGNED_1_A_WIDTH_9_B_WIDTH_4_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_xor_A_SIGNED_1_B_SIGNED_1_A_WIDTH_9_B_WIDTH_4_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_xor_A_SIGNED_0_B_SIGNED_0_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_9.v; hierarchy -top sat_xor_A_SIGNED_0_B_SIGNED_0_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_9; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_xor_A_SIGNED_0_B_SIGNED_0_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_9' -q -q 2>/dev/null || echo sat_xor_A_SIGNED_0_B_SIGNED_0_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_9 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_xor_A_SIGNED_0_B_SIGNED_1_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_9.v; hierarchy -top sat_xor_A_SIGNED_0_B_SIGNED_1_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_9; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_xor_A_SIGNED_0_B_SIGNED_1_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_9' -q -q 2>/dev/null || echo sat_xor_A_SIGNED_0_B_SIGNED_1_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_9 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_xor_A_SIGNED_1_B_SIGNED_0_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_9.v; hierarchy -top sat_xor_A_SIGNED_1_B_SIGNED_0_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_9; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_xor_A_SIGNED_1_B_SIGNED_0_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_9' -q -q 2>/dev/null || echo sat_xor_A_SIGNED_1_B_SIGNED_0_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_9 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_xor_A_SIGNED_1_B_SIGNED_1_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_9.v; hierarchy -top sat_xor_A_SIGNED_1_B_SIGNED_1_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_9; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_xor_A_SIGNED_1_B_SIGNED_1_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_9' -q -q 2>/dev/null || echo sat_xor_A_SIGNED_1_B_SIGNED_1_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_9 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_xor_A_SIGNED_0_B_SIGNED_0_A_WIDTH_4_B_WIDTH_8_Y_WIDTH_10.v; hierarchy -top sat_xor_A_SIGNED_0_B_SIGNED_0_A_WIDTH_4_B_WIDTH_8_Y_WIDTH_10; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_xor_A_SIGNED_0_B_SIGNED_0_A_WIDTH_4_B_WIDTH_8_Y_WIDTH_10' -q -q 2>/dev/null || echo sat_xor_A_SIGNED_0_B_SIGNED_0_A_WIDTH_4_B_WIDTH_8_Y_WIDTH_10 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_xor_A_SIGNED_0_B_SIGNED_1_A_WIDTH_4_B_WIDTH_8_Y_WIDTH_10.v; hierarchy -top sat_xor_A_SIGNED_0_B_SIGNED_1_A_WIDTH_4_B_WIDTH_8_Y_WIDTH_10; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_xor_A_SIGNED_0_B_SIGNED_1_A_WIDTH_4_B_WIDTH_8_Y_WIDTH_10' -q -q 2>/dev/null || echo sat_xor_A_SIGNED_0_B_SIGNED_1_A_WIDTH_4_B_WIDTH_8_Y_WIDTH_10 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_xor_A_SIGNED_1_B_SIGNED_0_A_WIDTH_4_B_WIDTH_8_Y_WIDTH_10.v; hierarchy -top sat_xor_A_SIGNED_1_B_SIGNED_0_A_WIDTH_4_B_WIDTH_8_Y_WIDTH_10; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_xor_A_SIGNED_1_B_SIGNED_0_A_WIDTH_4_B_WIDTH_8_Y_WIDTH_10' -q -q 2>/dev/null || echo sat_xor_A_SIGNED_1_B_SIGNED_0_A_WIDTH_4_B_WIDTH_8_Y_WIDTH_10 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_xor_A_SIGNED_1_B_SIGNED_1_A_WIDTH_4_B_WIDTH_8_Y_WIDTH_10.v; hierarchy -top sat_xor_A_SIGNED_1_B_SIGNED_1_A_WIDTH_4_B_WIDTH_8_Y_WIDTH_10; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_xor_A_SIGNED_1_B_SIGNED_1_A_WIDTH_4_B_WIDTH_8_Y_WIDTH_10' -q -q 2>/dev/null || echo sat_xor_A_SIGNED_1_B_SIGNED_1_A_WIDTH_4_B_WIDTH_8_Y_WIDTH_10 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_xnor_A_SIGNED_0_B_SIGNED_0_A_WIDTH_1_B_WIDTH_1_Y_WIDTH_1.v; hierarchy -top sat_xnor_A_SIGNED_0_B_SIGNED_0_A_WIDTH_1_B_WIDTH_1_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_xnor_A_SIGNED_0_B_SIGNED_0_A_WIDTH_1_B_WIDTH_1_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_xnor_A_SIGNED_0_B_SIGNED_0_A_WIDTH_1_B_WIDTH_1_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_xnor_A_SIGNED_0_B_SIGNED_1_A_WIDTH_1_B_WIDTH_1_Y_WIDTH_1.v; hierarchy -top sat_xnor_A_SIGNED_0_B_SIGNED_1_A_WIDTH_1_B_WIDTH_1_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_xnor_A_SIGNED_0_B_SIGNED_1_A_WIDTH_1_B_WIDTH_1_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_xnor_A_SIGNED_0_B_SIGNED_1_A_WIDTH_1_B_WIDTH_1_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_xnor_A_SIGNED_1_B_SIGNED_0_A_WIDTH_1_B_WIDTH_1_Y_WIDTH_1.v; hierarchy -top sat_xnor_A_SIGNED_1_B_SIGNED_0_A_WIDTH_1_B_WIDTH_1_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_xnor_A_SIGNED_1_B_SIGNED_0_A_WIDTH_1_B_WIDTH_1_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_xnor_A_SIGNED_1_B_SIGNED_0_A_WIDTH_1_B_WIDTH_1_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_xnor_A_SIGNED_1_B_SIGNED_1_A_WIDTH_1_B_WIDTH_1_Y_WIDTH_1.v; hierarchy -top sat_xnor_A_SIGNED_1_B_SIGNED_1_A_WIDTH_1_B_WIDTH_1_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_xnor_A_SIGNED_1_B_SIGNED_1_A_WIDTH_1_B_WIDTH_1_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_xnor_A_SIGNED_1_B_SIGNED_1_A_WIDTH_1_B_WIDTH_1_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_xnor_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_4_Y_WIDTH_6.v; hierarchy -top sat_xnor_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_4_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_xnor_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_4_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_xnor_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_4_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_xnor_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_4_Y_WIDTH_6.v; hierarchy -top sat_xnor_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_4_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_xnor_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_4_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_xnor_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_4_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_xnor_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_4_Y_WIDTH_6.v; hierarchy -top sat_xnor_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_4_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_xnor_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_4_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_xnor_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_4_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_xnor_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_4_Y_WIDTH_6.v; hierarchy -top sat_xnor_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_4_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_xnor_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_4_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_xnor_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_4_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_xnor_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4.v; hierarchy -top sat_xnor_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_xnor_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_xnor_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_xnor_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4.v; hierarchy -top sat_xnor_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_xnor_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_xnor_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_xnor_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4.v; hierarchy -top sat_xnor_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_xnor_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_xnor_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_xnor_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4.v; hierarchy -top sat_xnor_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_xnor_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_xnor_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_xnor_A_SIGNED_0_B_SIGNED_0_A_WIDTH_4_B_WIDTH_3_Y_WIDTH_6.v; hierarchy -top sat_xnor_A_SIGNED_0_B_SIGNED_0_A_WIDTH_4_B_WIDTH_3_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_xnor_A_SIGNED_0_B_SIGNED_0_A_WIDTH_4_B_WIDTH_3_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_xnor_A_SIGNED_0_B_SIGNED_0_A_WIDTH_4_B_WIDTH_3_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_xnor_A_SIGNED_0_B_SIGNED_1_A_WIDTH_4_B_WIDTH_3_Y_WIDTH_6.v; hierarchy -top sat_xnor_A_SIGNED_0_B_SIGNED_1_A_WIDTH_4_B_WIDTH_3_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_xnor_A_SIGNED_0_B_SIGNED_1_A_WIDTH_4_B_WIDTH_3_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_xnor_A_SIGNED_0_B_SIGNED_1_A_WIDTH_4_B_WIDTH_3_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_xnor_A_SIGNED_1_B_SIGNED_0_A_WIDTH_4_B_WIDTH_3_Y_WIDTH_6.v; hierarchy -top sat_xnor_A_SIGNED_1_B_SIGNED_0_A_WIDTH_4_B_WIDTH_3_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_xnor_A_SIGNED_1_B_SIGNED_0_A_WIDTH_4_B_WIDTH_3_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_xnor_A_SIGNED_1_B_SIGNED_0_A_WIDTH_4_B_WIDTH_3_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_xnor_A_SIGNED_1_B_SIGNED_1_A_WIDTH_4_B_WIDTH_3_Y_WIDTH_6.v; hierarchy -top sat_xnor_A_SIGNED_1_B_SIGNED_1_A_WIDTH_4_B_WIDTH_3_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_xnor_A_SIGNED_1_B_SIGNED_1_A_WIDTH_4_B_WIDTH_3_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_xnor_A_SIGNED_1_B_SIGNED_1_A_WIDTH_4_B_WIDTH_3_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_xnor_A_SIGNED_0_B_SIGNED_0_A_WIDTH_4_B_WIDTH_6_Y_WIDTH_3.v; hierarchy -top sat_xnor_A_SIGNED_0_B_SIGNED_0_A_WIDTH_4_B_WIDTH_6_Y_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_xnor_A_SIGNED_0_B_SIGNED_0_A_WIDTH_4_B_WIDTH_6_Y_WIDTH_3' -q -q 2>/dev/null || echo sat_xnor_A_SIGNED_0_B_SIGNED_0_A_WIDTH_4_B_WIDTH_6_Y_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_xnor_A_SIGNED_0_B_SIGNED_1_A_WIDTH_4_B_WIDTH_6_Y_WIDTH_3.v; hierarchy -top sat_xnor_A_SIGNED_0_B_SIGNED_1_A_WIDTH_4_B_WIDTH_6_Y_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_xnor_A_SIGNED_0_B_SIGNED_1_A_WIDTH_4_B_WIDTH_6_Y_WIDTH_3' -q -q 2>/dev/null || echo sat_xnor_A_SIGNED_0_B_SIGNED_1_A_WIDTH_4_B_WIDTH_6_Y_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_xnor_A_SIGNED_1_B_SIGNED_0_A_WIDTH_4_B_WIDTH_6_Y_WIDTH_3.v; hierarchy -top sat_xnor_A_SIGNED_1_B_SIGNED_0_A_WIDTH_4_B_WIDTH_6_Y_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_xnor_A_SIGNED_1_B_SIGNED_0_A_WIDTH_4_B_WIDTH_6_Y_WIDTH_3' -q -q 2>/dev/null || echo sat_xnor_A_SIGNED_1_B_SIGNED_0_A_WIDTH_4_B_WIDTH_6_Y_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_xnor_A_SIGNED_1_B_SIGNED_1_A_WIDTH_4_B_WIDTH_6_Y_WIDTH_3.v; hierarchy -top sat_xnor_A_SIGNED_1_B_SIGNED_1_A_WIDTH_4_B_WIDTH_6_Y_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_xnor_A_SIGNED_1_B_SIGNED_1_A_WIDTH_4_B_WIDTH_6_Y_WIDTH_3' -q -q 2>/dev/null || echo sat_xnor_A_SIGNED_1_B_SIGNED_1_A_WIDTH_4_B_WIDTH_6_Y_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_xnor_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_4.v; hierarchy -top sat_xnor_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_xnor_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_xnor_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_xnor_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_4.v; hierarchy -top sat_xnor_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_xnor_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_xnor_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_xnor_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_4.v; hierarchy -top sat_xnor_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_xnor_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_xnor_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_xnor_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_4.v; hierarchy -top sat_xnor_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_xnor_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_xnor_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_xnor_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_3.v; hierarchy -top sat_xnor_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_xnor_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_3' -q -q 2>/dev/null || echo sat_xnor_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_xnor_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_3.v; hierarchy -top sat_xnor_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_xnor_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_3' -q -q 2>/dev/null || echo sat_xnor_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_xnor_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_3.v; hierarchy -top sat_xnor_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_xnor_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_3' -q -q 2>/dev/null || echo sat_xnor_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_xnor_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_3.v; hierarchy -top sat_xnor_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_xnor_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_3' -q -q 2>/dev/null || echo sat_xnor_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_xnor_A_SIGNED_0_B_SIGNED_0_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_1.v; hierarchy -top sat_xnor_A_SIGNED_0_B_SIGNED_0_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_xnor_A_SIGNED_0_B_SIGNED_0_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_xnor_A_SIGNED_0_B_SIGNED_0_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_xnor_A_SIGNED_0_B_SIGNED_1_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_1.v; hierarchy -top sat_xnor_A_SIGNED_0_B_SIGNED_1_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_xnor_A_SIGNED_0_B_SIGNED_1_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_xnor_A_SIGNED_0_B_SIGNED_1_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_xnor_A_SIGNED_1_B_SIGNED_0_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_1.v; hierarchy -top sat_xnor_A_SIGNED_1_B_SIGNED_0_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_xnor_A_SIGNED_1_B_SIGNED_0_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_xnor_A_SIGNED_1_B_SIGNED_0_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_xnor_A_SIGNED_1_B_SIGNED_1_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_1.v; hierarchy -top sat_xnor_A_SIGNED_1_B_SIGNED_1_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_xnor_A_SIGNED_1_B_SIGNED_1_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_xnor_A_SIGNED_1_B_SIGNED_1_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_xnor_A_SIGNED_0_B_SIGNED_0_A_WIDTH_8_B_WIDTH_6_Y_WIDTH_1.v; hierarchy -top sat_xnor_A_SIGNED_0_B_SIGNED_0_A_WIDTH_8_B_WIDTH_6_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_xnor_A_SIGNED_0_B_SIGNED_0_A_WIDTH_8_B_WIDTH_6_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_xnor_A_SIGNED_0_B_SIGNED_0_A_WIDTH_8_B_WIDTH_6_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_xnor_A_SIGNED_0_B_SIGNED_1_A_WIDTH_8_B_WIDTH_6_Y_WIDTH_1.v; hierarchy -top sat_xnor_A_SIGNED_0_B_SIGNED_1_A_WIDTH_8_B_WIDTH_6_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_xnor_A_SIGNED_0_B_SIGNED_1_A_WIDTH_8_B_WIDTH_6_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_xnor_A_SIGNED_0_B_SIGNED_1_A_WIDTH_8_B_WIDTH_6_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_xnor_A_SIGNED_1_B_SIGNED_0_A_WIDTH_8_B_WIDTH_6_Y_WIDTH_1.v; hierarchy -top sat_xnor_A_SIGNED_1_B_SIGNED_0_A_WIDTH_8_B_WIDTH_6_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_xnor_A_SIGNED_1_B_SIGNED_0_A_WIDTH_8_B_WIDTH_6_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_xnor_A_SIGNED_1_B_SIGNED_0_A_WIDTH_8_B_WIDTH_6_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_xnor_A_SIGNED_1_B_SIGNED_1_A_WIDTH_8_B_WIDTH_6_Y_WIDTH_1.v; hierarchy -top sat_xnor_A_SIGNED_1_B_SIGNED_1_A_WIDTH_8_B_WIDTH_6_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_xnor_A_SIGNED_1_B_SIGNED_1_A_WIDTH_8_B_WIDTH_6_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_xnor_A_SIGNED_1_B_SIGNED_1_A_WIDTH_8_B_WIDTH_6_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_xnor_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1.v; hierarchy -top sat_xnor_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_xnor_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_xnor_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_xnor_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1.v; hierarchy -top sat_xnor_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_xnor_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_xnor_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_xnor_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1.v; hierarchy -top sat_xnor_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_xnor_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_xnor_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_xnor_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1.v; hierarchy -top sat_xnor_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_xnor_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_xnor_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_xnor_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_4_Y_WIDTH_6.v; hierarchy -top sat_xnor_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_4_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_xnor_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_4_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_xnor_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_4_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_xnor_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_4_Y_WIDTH_6.v; hierarchy -top sat_xnor_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_4_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_xnor_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_4_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_xnor_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_4_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_xnor_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_4_Y_WIDTH_6.v; hierarchy -top sat_xnor_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_4_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_xnor_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_4_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_xnor_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_4_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_xnor_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_4_Y_WIDTH_6.v; hierarchy -top sat_xnor_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_4_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_xnor_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_4_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_xnor_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_4_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_xnor_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_4.v; hierarchy -top sat_xnor_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_xnor_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_xnor_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_xnor_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_4.v; hierarchy -top sat_xnor_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_xnor_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_xnor_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_xnor_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_4.v; hierarchy -top sat_xnor_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_xnor_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_xnor_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_xnor_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_4.v; hierarchy -top sat_xnor_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_xnor_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_xnor_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_xnor_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_8_Y_WIDTH_4.v; hierarchy -top sat_xnor_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_8_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_xnor_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_8_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_xnor_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_8_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_xnor_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_8_Y_WIDTH_4.v; hierarchy -top sat_xnor_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_8_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_xnor_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_8_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_xnor_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_8_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_xnor_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_8_Y_WIDTH_4.v; hierarchy -top sat_xnor_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_8_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_xnor_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_8_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_xnor_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_8_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_xnor_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_8_Y_WIDTH_4.v; hierarchy -top sat_xnor_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_8_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_xnor_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_8_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_xnor_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_8_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_xnor_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_7.v; hierarchy -top sat_xnor_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_xnor_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_xnor_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_xnor_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_7.v; hierarchy -top sat_xnor_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_xnor_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_xnor_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_xnor_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_7.v; hierarchy -top sat_xnor_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_xnor_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_xnor_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_xnor_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_7.v; hierarchy -top sat_xnor_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_xnor_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_xnor_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_xnor_A_SIGNED_0_B_SIGNED_0_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_6.v; hierarchy -top sat_xnor_A_SIGNED_0_B_SIGNED_0_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_xnor_A_SIGNED_0_B_SIGNED_0_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_xnor_A_SIGNED_0_B_SIGNED_0_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_xnor_A_SIGNED_0_B_SIGNED_1_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_6.v; hierarchy -top sat_xnor_A_SIGNED_0_B_SIGNED_1_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_xnor_A_SIGNED_0_B_SIGNED_1_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_xnor_A_SIGNED_0_B_SIGNED_1_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_xnor_A_SIGNED_1_B_SIGNED_0_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_6.v; hierarchy -top sat_xnor_A_SIGNED_1_B_SIGNED_0_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_xnor_A_SIGNED_1_B_SIGNED_0_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_xnor_A_SIGNED_1_B_SIGNED_0_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_xnor_A_SIGNED_1_B_SIGNED_1_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_6.v; hierarchy -top sat_xnor_A_SIGNED_1_B_SIGNED_1_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_xnor_A_SIGNED_1_B_SIGNED_1_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_xnor_A_SIGNED_1_B_SIGNED_1_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_xnor_A_SIGNED_0_B_SIGNED_0_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_2.v; hierarchy -top sat_xnor_A_SIGNED_0_B_SIGNED_0_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_xnor_A_SIGNED_0_B_SIGNED_0_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_xnor_A_SIGNED_0_B_SIGNED_0_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_xnor_A_SIGNED_0_B_SIGNED_1_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_2.v; hierarchy -top sat_xnor_A_SIGNED_0_B_SIGNED_1_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_xnor_A_SIGNED_0_B_SIGNED_1_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_xnor_A_SIGNED_0_B_SIGNED_1_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_xnor_A_SIGNED_1_B_SIGNED_0_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_2.v; hierarchy -top sat_xnor_A_SIGNED_1_B_SIGNED_0_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_xnor_A_SIGNED_1_B_SIGNED_0_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_xnor_A_SIGNED_1_B_SIGNED_0_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_xnor_A_SIGNED_1_B_SIGNED_1_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_2.v; hierarchy -top sat_xnor_A_SIGNED_1_B_SIGNED_1_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_xnor_A_SIGNED_1_B_SIGNED_1_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_xnor_A_SIGNED_1_B_SIGNED_1_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_xnor_A_SIGNED_0_B_SIGNED_0_A_WIDTH_9_B_WIDTH_8_Y_WIDTH_2.v; hierarchy -top sat_xnor_A_SIGNED_0_B_SIGNED_0_A_WIDTH_9_B_WIDTH_8_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_xnor_A_SIGNED_0_B_SIGNED_0_A_WIDTH_9_B_WIDTH_8_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_xnor_A_SIGNED_0_B_SIGNED_0_A_WIDTH_9_B_WIDTH_8_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_xnor_A_SIGNED_0_B_SIGNED_1_A_WIDTH_9_B_WIDTH_8_Y_WIDTH_2.v; hierarchy -top sat_xnor_A_SIGNED_0_B_SIGNED_1_A_WIDTH_9_B_WIDTH_8_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_xnor_A_SIGNED_0_B_SIGNED_1_A_WIDTH_9_B_WIDTH_8_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_xnor_A_SIGNED_0_B_SIGNED_1_A_WIDTH_9_B_WIDTH_8_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_xnor_A_SIGNED_1_B_SIGNED_0_A_WIDTH_9_B_WIDTH_8_Y_WIDTH_2.v; hierarchy -top sat_xnor_A_SIGNED_1_B_SIGNED_0_A_WIDTH_9_B_WIDTH_8_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_xnor_A_SIGNED_1_B_SIGNED_0_A_WIDTH_9_B_WIDTH_8_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_xnor_A_SIGNED_1_B_SIGNED_0_A_WIDTH_9_B_WIDTH_8_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_xnor_A_SIGNED_1_B_SIGNED_1_A_WIDTH_9_B_WIDTH_8_Y_WIDTH_2.v; hierarchy -top sat_xnor_A_SIGNED_1_B_SIGNED_1_A_WIDTH_9_B_WIDTH_8_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_xnor_A_SIGNED_1_B_SIGNED_1_A_WIDTH_9_B_WIDTH_8_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_xnor_A_SIGNED_1_B_SIGNED_1_A_WIDTH_9_B_WIDTH_8_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_xnor_A_SIGNED_0_B_SIGNED_0_A_WIDTH_10_B_WIDTH_1_Y_WIDTH_8.v; hierarchy -top sat_xnor_A_SIGNED_0_B_SIGNED_0_A_WIDTH_10_B_WIDTH_1_Y_WIDTH_8; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_xnor_A_SIGNED_0_B_SIGNED_0_A_WIDTH_10_B_WIDTH_1_Y_WIDTH_8' -q -q 2>/dev/null || echo sat_xnor_A_SIGNED_0_B_SIGNED_0_A_WIDTH_10_B_WIDTH_1_Y_WIDTH_8 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_xnor_A_SIGNED_0_B_SIGNED_1_A_WIDTH_10_B_WIDTH_1_Y_WIDTH_8.v; hierarchy -top sat_xnor_A_SIGNED_0_B_SIGNED_1_A_WIDTH_10_B_WIDTH_1_Y_WIDTH_8; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_xnor_A_SIGNED_0_B_SIGNED_1_A_WIDTH_10_B_WIDTH_1_Y_WIDTH_8' -q -q 2>/dev/null || echo sat_xnor_A_SIGNED_0_B_SIGNED_1_A_WIDTH_10_B_WIDTH_1_Y_WIDTH_8 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_xnor_A_SIGNED_1_B_SIGNED_0_A_WIDTH_10_B_WIDTH_1_Y_WIDTH_8.v; hierarchy -top sat_xnor_A_SIGNED_1_B_SIGNED_0_A_WIDTH_10_B_WIDTH_1_Y_WIDTH_8; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_xnor_A_SIGNED_1_B_SIGNED_0_A_WIDTH_10_B_WIDTH_1_Y_WIDTH_8' -q -q 2>/dev/null || echo sat_xnor_A_SIGNED_1_B_SIGNED_0_A_WIDTH_10_B_WIDTH_1_Y_WIDTH_8 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_xnor_A_SIGNED_1_B_SIGNED_1_A_WIDTH_10_B_WIDTH_1_Y_WIDTH_8.v; hierarchy -top sat_xnor_A_SIGNED_1_B_SIGNED_1_A_WIDTH_10_B_WIDTH_1_Y_WIDTH_8; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_xnor_A_SIGNED_1_B_SIGNED_1_A_WIDTH_10_B_WIDTH_1_Y_WIDTH_8' -q -q 2>/dev/null || echo sat_xnor_A_SIGNED_1_B_SIGNED_1_A_WIDTH_10_B_WIDTH_1_Y_WIDTH_8 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_xnor_A_SIGNED_0_B_SIGNED_0_A_WIDTH_7_B_WIDTH_2_Y_WIDTH_3.v; hierarchy -top sat_xnor_A_SIGNED_0_B_SIGNED_0_A_WIDTH_7_B_WIDTH_2_Y_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_xnor_A_SIGNED_0_B_SIGNED_0_A_WIDTH_7_B_WIDTH_2_Y_WIDTH_3' -q -q 2>/dev/null || echo sat_xnor_A_SIGNED_0_B_SIGNED_0_A_WIDTH_7_B_WIDTH_2_Y_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_xnor_A_SIGNED_0_B_SIGNED_1_A_WIDTH_7_B_WIDTH_2_Y_WIDTH_3.v; hierarchy -top sat_xnor_A_SIGNED_0_B_SIGNED_1_A_WIDTH_7_B_WIDTH_2_Y_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_xnor_A_SIGNED_0_B_SIGNED_1_A_WIDTH_7_B_WIDTH_2_Y_WIDTH_3' -q -q 2>/dev/null || echo sat_xnor_A_SIGNED_0_B_SIGNED_1_A_WIDTH_7_B_WIDTH_2_Y_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_xnor_A_SIGNED_1_B_SIGNED_0_A_WIDTH_7_B_WIDTH_2_Y_WIDTH_3.v; hierarchy -top sat_xnor_A_SIGNED_1_B_SIGNED_0_A_WIDTH_7_B_WIDTH_2_Y_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_xnor_A_SIGNED_1_B_SIGNED_0_A_WIDTH_7_B_WIDTH_2_Y_WIDTH_3' -q -q 2>/dev/null || echo sat_xnor_A_SIGNED_1_B_SIGNED_0_A_WIDTH_7_B_WIDTH_2_Y_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_xnor_A_SIGNED_1_B_SIGNED_1_A_WIDTH_7_B_WIDTH_2_Y_WIDTH_3.v; hierarchy -top sat_xnor_A_SIGNED_1_B_SIGNED_1_A_WIDTH_7_B_WIDTH_2_Y_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_xnor_A_SIGNED_1_B_SIGNED_1_A_WIDTH_7_B_WIDTH_2_Y_WIDTH_3' -q -q 2>/dev/null || echo sat_xnor_A_SIGNED_1_B_SIGNED_1_A_WIDTH_7_B_WIDTH_2_Y_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_xnor_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_1_Y_WIDTH_6.v; hierarchy -top sat_xnor_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_1_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_xnor_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_1_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_xnor_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_1_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_xnor_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_1_Y_WIDTH_6.v; hierarchy -top sat_xnor_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_1_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_xnor_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_1_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_xnor_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_1_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_xnor_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_1_Y_WIDTH_6.v; hierarchy -top sat_xnor_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_1_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_xnor_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_1_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_xnor_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_1_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_xnor_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_1_Y_WIDTH_6.v; hierarchy -top sat_xnor_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_1_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_xnor_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_1_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_xnor_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_1_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_xnor_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_1.v; hierarchy -top sat_xnor_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_xnor_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_xnor_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_xnor_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_1.v; hierarchy -top sat_xnor_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_xnor_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_xnor_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_xnor_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_1.v; hierarchy -top sat_xnor_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_xnor_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_xnor_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_xnor_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_1.v; hierarchy -top sat_xnor_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_xnor_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_xnor_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_xnor_A_SIGNED_0_B_SIGNED_0_A_WIDTH_1_B_WIDTH_9_Y_WIDTH_5.v; hierarchy -top sat_xnor_A_SIGNED_0_B_SIGNED_0_A_WIDTH_1_B_WIDTH_9_Y_WIDTH_5; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_xnor_A_SIGNED_0_B_SIGNED_0_A_WIDTH_1_B_WIDTH_9_Y_WIDTH_5' -q -q 2>/dev/null || echo sat_xnor_A_SIGNED_0_B_SIGNED_0_A_WIDTH_1_B_WIDTH_9_Y_WIDTH_5 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_xnor_A_SIGNED_0_B_SIGNED_1_A_WIDTH_1_B_WIDTH_9_Y_WIDTH_5.v; hierarchy -top sat_xnor_A_SIGNED_0_B_SIGNED_1_A_WIDTH_1_B_WIDTH_9_Y_WIDTH_5; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_xnor_A_SIGNED_0_B_SIGNED_1_A_WIDTH_1_B_WIDTH_9_Y_WIDTH_5' -q -q 2>/dev/null || echo sat_xnor_A_SIGNED_0_B_SIGNED_1_A_WIDTH_1_B_WIDTH_9_Y_WIDTH_5 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_xnor_A_SIGNED_1_B_SIGNED_0_A_WIDTH_1_B_WIDTH_9_Y_WIDTH_5.v; hierarchy -top sat_xnor_A_SIGNED_1_B_SIGNED_0_A_WIDTH_1_B_WIDTH_9_Y_WIDTH_5; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_xnor_A_SIGNED_1_B_SIGNED_0_A_WIDTH_1_B_WIDTH_9_Y_WIDTH_5' -q -q 2>/dev/null || echo sat_xnor_A_SIGNED_1_B_SIGNED_0_A_WIDTH_1_B_WIDTH_9_Y_WIDTH_5 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_xnor_A_SIGNED_1_B_SIGNED_1_A_WIDTH_1_B_WIDTH_9_Y_WIDTH_5.v; hierarchy -top sat_xnor_A_SIGNED_1_B_SIGNED_1_A_WIDTH_1_B_WIDTH_9_Y_WIDTH_5; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_xnor_A_SIGNED_1_B_SIGNED_1_A_WIDTH_1_B_WIDTH_9_Y_WIDTH_5' -q -q 2>/dev/null || echo sat_xnor_A_SIGNED_1_B_SIGNED_1_A_WIDTH_1_B_WIDTH_9_Y_WIDTH_5 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_xnor_A_SIGNED_0_B_SIGNED_0_A_WIDTH_1_B_WIDTH_2_Y_WIDTH_7.v; hierarchy -top sat_xnor_A_SIGNED_0_B_SIGNED_0_A_WIDTH_1_B_WIDTH_2_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_xnor_A_SIGNED_0_B_SIGNED_0_A_WIDTH_1_B_WIDTH_2_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_xnor_A_SIGNED_0_B_SIGNED_0_A_WIDTH_1_B_WIDTH_2_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_xnor_A_SIGNED_0_B_SIGNED_1_A_WIDTH_1_B_WIDTH_2_Y_WIDTH_7.v; hierarchy -top sat_xnor_A_SIGNED_0_B_SIGNED_1_A_WIDTH_1_B_WIDTH_2_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_xnor_A_SIGNED_0_B_SIGNED_1_A_WIDTH_1_B_WIDTH_2_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_xnor_A_SIGNED_0_B_SIGNED_1_A_WIDTH_1_B_WIDTH_2_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_xnor_A_SIGNED_1_B_SIGNED_0_A_WIDTH_1_B_WIDTH_2_Y_WIDTH_7.v; hierarchy -top sat_xnor_A_SIGNED_1_B_SIGNED_0_A_WIDTH_1_B_WIDTH_2_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_xnor_A_SIGNED_1_B_SIGNED_0_A_WIDTH_1_B_WIDTH_2_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_xnor_A_SIGNED_1_B_SIGNED_0_A_WIDTH_1_B_WIDTH_2_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_xnor_A_SIGNED_1_B_SIGNED_1_A_WIDTH_1_B_WIDTH_2_Y_WIDTH_7.v; hierarchy -top sat_xnor_A_SIGNED_1_B_SIGNED_1_A_WIDTH_1_B_WIDTH_2_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_xnor_A_SIGNED_1_B_SIGNED_1_A_WIDTH_1_B_WIDTH_2_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_xnor_A_SIGNED_1_B_SIGNED_1_A_WIDTH_1_B_WIDTH_2_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_xnor_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4.v; hierarchy -top sat_xnor_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_xnor_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_xnor_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_xnor_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4.v; hierarchy -top sat_xnor_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_xnor_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_xnor_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_xnor_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4.v; hierarchy -top sat_xnor_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_xnor_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_xnor_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_xnor_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4.v; hierarchy -top sat_xnor_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_xnor_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_xnor_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_xnor_A_SIGNED_0_B_SIGNED_0_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_8.v; hierarchy -top sat_xnor_A_SIGNED_0_B_SIGNED_0_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_8; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_xnor_A_SIGNED_0_B_SIGNED_0_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_8' -q -q 2>/dev/null || echo sat_xnor_A_SIGNED_0_B_SIGNED_0_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_8 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_xnor_A_SIGNED_0_B_SIGNED_1_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_8.v; hierarchy -top sat_xnor_A_SIGNED_0_B_SIGNED_1_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_8; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_xnor_A_SIGNED_0_B_SIGNED_1_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_8' -q -q 2>/dev/null || echo sat_xnor_A_SIGNED_0_B_SIGNED_1_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_8 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_xnor_A_SIGNED_1_B_SIGNED_0_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_8.v; hierarchy -top sat_xnor_A_SIGNED_1_B_SIGNED_0_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_8; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_xnor_A_SIGNED_1_B_SIGNED_0_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_8' -q -q 2>/dev/null || echo sat_xnor_A_SIGNED_1_B_SIGNED_0_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_8 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_xnor_A_SIGNED_1_B_SIGNED_1_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_8.v; hierarchy -top sat_xnor_A_SIGNED_1_B_SIGNED_1_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_8; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_xnor_A_SIGNED_1_B_SIGNED_1_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_8' -q -q 2>/dev/null || echo sat_xnor_A_SIGNED_1_B_SIGNED_1_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_8 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_xnor_A_SIGNED_0_B_SIGNED_0_A_WIDTH_5_B_WIDTH_1_Y_WIDTH_5.v; hierarchy -top sat_xnor_A_SIGNED_0_B_SIGNED_0_A_WIDTH_5_B_WIDTH_1_Y_WIDTH_5; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_xnor_A_SIGNED_0_B_SIGNED_0_A_WIDTH_5_B_WIDTH_1_Y_WIDTH_5' -q -q 2>/dev/null || echo sat_xnor_A_SIGNED_0_B_SIGNED_0_A_WIDTH_5_B_WIDTH_1_Y_WIDTH_5 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_xnor_A_SIGNED_0_B_SIGNED_1_A_WIDTH_5_B_WIDTH_1_Y_WIDTH_5.v; hierarchy -top sat_xnor_A_SIGNED_0_B_SIGNED_1_A_WIDTH_5_B_WIDTH_1_Y_WIDTH_5; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_xnor_A_SIGNED_0_B_SIGNED_1_A_WIDTH_5_B_WIDTH_1_Y_WIDTH_5' -q -q 2>/dev/null || echo sat_xnor_A_SIGNED_0_B_SIGNED_1_A_WIDTH_5_B_WIDTH_1_Y_WIDTH_5 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_xnor_A_SIGNED_1_B_SIGNED_0_A_WIDTH_5_B_WIDTH_1_Y_WIDTH_5.v; hierarchy -top sat_xnor_A_SIGNED_1_B_SIGNED_0_A_WIDTH_5_B_WIDTH_1_Y_WIDTH_5; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_xnor_A_SIGNED_1_B_SIGNED_0_A_WIDTH_5_B_WIDTH_1_Y_WIDTH_5' -q -q 2>/dev/null || echo sat_xnor_A_SIGNED_1_B_SIGNED_0_A_WIDTH_5_B_WIDTH_1_Y_WIDTH_5 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_xnor_A_SIGNED_1_B_SIGNED_1_A_WIDTH_5_B_WIDTH_1_Y_WIDTH_5.v; hierarchy -top sat_xnor_A_SIGNED_1_B_SIGNED_1_A_WIDTH_5_B_WIDTH_1_Y_WIDTH_5; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_xnor_A_SIGNED_1_B_SIGNED_1_A_WIDTH_5_B_WIDTH_1_Y_WIDTH_5' -q -q 2>/dev/null || echo sat_xnor_A_SIGNED_1_B_SIGNED_1_A_WIDTH_5_B_WIDTH_1_Y_WIDTH_5 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_xnor_A_SIGNED_0_B_SIGNED_0_A_WIDTH_7_B_WIDTH_1_Y_WIDTH_5.v; hierarchy -top sat_xnor_A_SIGNED_0_B_SIGNED_0_A_WIDTH_7_B_WIDTH_1_Y_WIDTH_5; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_xnor_A_SIGNED_0_B_SIGNED_0_A_WIDTH_7_B_WIDTH_1_Y_WIDTH_5' -q -q 2>/dev/null || echo sat_xnor_A_SIGNED_0_B_SIGNED_0_A_WIDTH_7_B_WIDTH_1_Y_WIDTH_5 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_xnor_A_SIGNED_0_B_SIGNED_1_A_WIDTH_7_B_WIDTH_1_Y_WIDTH_5.v; hierarchy -top sat_xnor_A_SIGNED_0_B_SIGNED_1_A_WIDTH_7_B_WIDTH_1_Y_WIDTH_5; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_xnor_A_SIGNED_0_B_SIGNED_1_A_WIDTH_7_B_WIDTH_1_Y_WIDTH_5' -q -q 2>/dev/null || echo sat_xnor_A_SIGNED_0_B_SIGNED_1_A_WIDTH_7_B_WIDTH_1_Y_WIDTH_5 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_xnor_A_SIGNED_1_B_SIGNED_0_A_WIDTH_7_B_WIDTH_1_Y_WIDTH_5.v; hierarchy -top sat_xnor_A_SIGNED_1_B_SIGNED_0_A_WIDTH_7_B_WIDTH_1_Y_WIDTH_5; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_xnor_A_SIGNED_1_B_SIGNED_0_A_WIDTH_7_B_WIDTH_1_Y_WIDTH_5' -q -q 2>/dev/null || echo sat_xnor_A_SIGNED_1_B_SIGNED_0_A_WIDTH_7_B_WIDTH_1_Y_WIDTH_5 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_xnor_A_SIGNED_1_B_SIGNED_1_A_WIDTH_7_B_WIDTH_1_Y_WIDTH_5.v; hierarchy -top sat_xnor_A_SIGNED_1_B_SIGNED_1_A_WIDTH_7_B_WIDTH_1_Y_WIDTH_5; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_xnor_A_SIGNED_1_B_SIGNED_1_A_WIDTH_7_B_WIDTH_1_Y_WIDTH_5' -q -q 2>/dev/null || echo sat_xnor_A_SIGNED_1_B_SIGNED_1_A_WIDTH_7_B_WIDTH_1_Y_WIDTH_5 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_xnor_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_2.v; hierarchy -top sat_xnor_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_xnor_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_xnor_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_xnor_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_2.v; hierarchy -top sat_xnor_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_xnor_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_xnor_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_xnor_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_2.v; hierarchy -top sat_xnor_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_xnor_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_xnor_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_xnor_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_2.v; hierarchy -top sat_xnor_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_xnor_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_xnor_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_xnor_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_5.v; hierarchy -top sat_xnor_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_5; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_xnor_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_5' -q -q 2>/dev/null || echo sat_xnor_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_5 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_xnor_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_5.v; hierarchy -top sat_xnor_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_5; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_xnor_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_5' -q -q 2>/dev/null || echo sat_xnor_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_5 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_xnor_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_5.v; hierarchy -top sat_xnor_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_5; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_xnor_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_5' -q -q 2>/dev/null || echo sat_xnor_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_5 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_xnor_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_5.v; hierarchy -top sat_xnor_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_5; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_xnor_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_5' -q -q 2>/dev/null || echo sat_xnor_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_5 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_xnor_A_SIGNED_0_B_SIGNED_0_A_WIDTH_9_B_WIDTH_5_Y_WIDTH_3.v; hierarchy -top sat_xnor_A_SIGNED_0_B_SIGNED_0_A_WIDTH_9_B_WIDTH_5_Y_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_xnor_A_SIGNED_0_B_SIGNED_0_A_WIDTH_9_B_WIDTH_5_Y_WIDTH_3' -q -q 2>/dev/null || echo sat_xnor_A_SIGNED_0_B_SIGNED_0_A_WIDTH_9_B_WIDTH_5_Y_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_xnor_A_SIGNED_0_B_SIGNED_1_A_WIDTH_9_B_WIDTH_5_Y_WIDTH_3.v; hierarchy -top sat_xnor_A_SIGNED_0_B_SIGNED_1_A_WIDTH_9_B_WIDTH_5_Y_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_xnor_A_SIGNED_0_B_SIGNED_1_A_WIDTH_9_B_WIDTH_5_Y_WIDTH_3' -q -q 2>/dev/null || echo sat_xnor_A_SIGNED_0_B_SIGNED_1_A_WIDTH_9_B_WIDTH_5_Y_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_xnor_A_SIGNED_1_B_SIGNED_0_A_WIDTH_9_B_WIDTH_5_Y_WIDTH_3.v; hierarchy -top sat_xnor_A_SIGNED_1_B_SIGNED_0_A_WIDTH_9_B_WIDTH_5_Y_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_xnor_A_SIGNED_1_B_SIGNED_0_A_WIDTH_9_B_WIDTH_5_Y_WIDTH_3' -q -q 2>/dev/null || echo sat_xnor_A_SIGNED_1_B_SIGNED_0_A_WIDTH_9_B_WIDTH_5_Y_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_xnor_A_SIGNED_1_B_SIGNED_1_A_WIDTH_9_B_WIDTH_5_Y_WIDTH_3.v; hierarchy -top sat_xnor_A_SIGNED_1_B_SIGNED_1_A_WIDTH_9_B_WIDTH_5_Y_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_xnor_A_SIGNED_1_B_SIGNED_1_A_WIDTH_9_B_WIDTH_5_Y_WIDTH_3' -q -q 2>/dev/null || echo sat_xnor_A_SIGNED_1_B_SIGNED_1_A_WIDTH_9_B_WIDTH_5_Y_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_xnor_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_10.v; hierarchy -top sat_xnor_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_10; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_xnor_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_10' -q -q 2>/dev/null || echo sat_xnor_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_10 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_xnor_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_10.v; hierarchy -top sat_xnor_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_10; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_xnor_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_10' -q -q 2>/dev/null || echo sat_xnor_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_10 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_xnor_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_10.v; hierarchy -top sat_xnor_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_10; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_xnor_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_10' -q -q 2>/dev/null || echo sat_xnor_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_10 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_xnor_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_10.v; hierarchy -top sat_xnor_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_10; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_xnor_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_10' -q -q 2>/dev/null || echo sat_xnor_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_10 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_xnor_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1.v; hierarchy -top sat_xnor_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_xnor_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_xnor_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_xnor_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1.v; hierarchy -top sat_xnor_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_xnor_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_xnor_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_xnor_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1.v; hierarchy -top sat_xnor_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_xnor_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_xnor_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_xnor_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1.v; hierarchy -top sat_xnor_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_xnor_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_xnor_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_xnor_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_2.v; hierarchy -top sat_xnor_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_xnor_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_xnor_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_xnor_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_2.v; hierarchy -top sat_xnor_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_xnor_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_xnor_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_xnor_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_2.v; hierarchy -top sat_xnor_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_xnor_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_xnor_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_xnor_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_2.v; hierarchy -top sat_xnor_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_xnor_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_xnor_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_xnor_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_5_Y_WIDTH_2.v; hierarchy -top sat_xnor_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_5_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_xnor_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_5_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_xnor_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_5_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_xnor_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_5_Y_WIDTH_2.v; hierarchy -top sat_xnor_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_5_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_xnor_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_5_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_xnor_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_5_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_xnor_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_5_Y_WIDTH_2.v; hierarchy -top sat_xnor_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_5_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_xnor_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_5_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_xnor_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_5_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_xnor_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_5_Y_WIDTH_2.v; hierarchy -top sat_xnor_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_5_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_xnor_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_5_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_xnor_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_5_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_xnor_A_SIGNED_0_B_SIGNED_0_A_WIDTH_1_B_WIDTH_5_Y_WIDTH_3.v; hierarchy -top sat_xnor_A_SIGNED_0_B_SIGNED_0_A_WIDTH_1_B_WIDTH_5_Y_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_xnor_A_SIGNED_0_B_SIGNED_0_A_WIDTH_1_B_WIDTH_5_Y_WIDTH_3' -q -q 2>/dev/null || echo sat_xnor_A_SIGNED_0_B_SIGNED_0_A_WIDTH_1_B_WIDTH_5_Y_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_xnor_A_SIGNED_0_B_SIGNED_1_A_WIDTH_1_B_WIDTH_5_Y_WIDTH_3.v; hierarchy -top sat_xnor_A_SIGNED_0_B_SIGNED_1_A_WIDTH_1_B_WIDTH_5_Y_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_xnor_A_SIGNED_0_B_SIGNED_1_A_WIDTH_1_B_WIDTH_5_Y_WIDTH_3' -q -q 2>/dev/null || echo sat_xnor_A_SIGNED_0_B_SIGNED_1_A_WIDTH_1_B_WIDTH_5_Y_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_xnor_A_SIGNED_1_B_SIGNED_0_A_WIDTH_1_B_WIDTH_5_Y_WIDTH_3.v; hierarchy -top sat_xnor_A_SIGNED_1_B_SIGNED_0_A_WIDTH_1_B_WIDTH_5_Y_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_xnor_A_SIGNED_1_B_SIGNED_0_A_WIDTH_1_B_WIDTH_5_Y_WIDTH_3' -q -q 2>/dev/null || echo sat_xnor_A_SIGNED_1_B_SIGNED_0_A_WIDTH_1_B_WIDTH_5_Y_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_xnor_A_SIGNED_1_B_SIGNED_1_A_WIDTH_1_B_WIDTH_5_Y_WIDTH_3.v; hierarchy -top sat_xnor_A_SIGNED_1_B_SIGNED_1_A_WIDTH_1_B_WIDTH_5_Y_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_xnor_A_SIGNED_1_B_SIGNED_1_A_WIDTH_1_B_WIDTH_5_Y_WIDTH_3' -q -q 2>/dev/null || echo sat_xnor_A_SIGNED_1_B_SIGNED_1_A_WIDTH_1_B_WIDTH_5_Y_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_xnor_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_8_Y_WIDTH_9.v; hierarchy -top sat_xnor_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_8_Y_WIDTH_9; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_xnor_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_8_Y_WIDTH_9' -q -q 2>/dev/null || echo sat_xnor_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_8_Y_WIDTH_9 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_xnor_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_8_Y_WIDTH_9.v; hierarchy -top sat_xnor_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_8_Y_WIDTH_9; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_xnor_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_8_Y_WIDTH_9' -q -q 2>/dev/null || echo sat_xnor_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_8_Y_WIDTH_9 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_xnor_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_8_Y_WIDTH_9.v; hierarchy -top sat_xnor_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_8_Y_WIDTH_9; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_xnor_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_8_Y_WIDTH_9' -q -q 2>/dev/null || echo sat_xnor_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_8_Y_WIDTH_9 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_xnor_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_8_Y_WIDTH_9.v; hierarchy -top sat_xnor_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_8_Y_WIDTH_9; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_xnor_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_8_Y_WIDTH_9' -q -q 2>/dev/null || echo sat_xnor_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_8_Y_WIDTH_9 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_xnor_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_7_Y_WIDTH_2.v; hierarchy -top sat_xnor_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_7_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_xnor_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_7_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_xnor_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_7_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_xnor_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_7_Y_WIDTH_2.v; hierarchy -top sat_xnor_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_7_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_xnor_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_7_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_xnor_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_7_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_xnor_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_7_Y_WIDTH_2.v; hierarchy -top sat_xnor_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_7_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_xnor_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_7_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_xnor_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_7_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_xnor_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_7_Y_WIDTH_2.v; hierarchy -top sat_xnor_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_7_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_xnor_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_7_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_xnor_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_7_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_xnor_A_SIGNED_0_B_SIGNED_0_A_WIDTH_10_B_WIDTH_2_Y_WIDTH_2.v; hierarchy -top sat_xnor_A_SIGNED_0_B_SIGNED_0_A_WIDTH_10_B_WIDTH_2_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_xnor_A_SIGNED_0_B_SIGNED_0_A_WIDTH_10_B_WIDTH_2_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_xnor_A_SIGNED_0_B_SIGNED_0_A_WIDTH_10_B_WIDTH_2_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_xnor_A_SIGNED_0_B_SIGNED_1_A_WIDTH_10_B_WIDTH_2_Y_WIDTH_2.v; hierarchy -top sat_xnor_A_SIGNED_0_B_SIGNED_1_A_WIDTH_10_B_WIDTH_2_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_xnor_A_SIGNED_0_B_SIGNED_1_A_WIDTH_10_B_WIDTH_2_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_xnor_A_SIGNED_0_B_SIGNED_1_A_WIDTH_10_B_WIDTH_2_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_xnor_A_SIGNED_1_B_SIGNED_0_A_WIDTH_10_B_WIDTH_2_Y_WIDTH_2.v; hierarchy -top sat_xnor_A_SIGNED_1_B_SIGNED_0_A_WIDTH_10_B_WIDTH_2_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_xnor_A_SIGNED_1_B_SIGNED_0_A_WIDTH_10_B_WIDTH_2_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_xnor_A_SIGNED_1_B_SIGNED_0_A_WIDTH_10_B_WIDTH_2_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_xnor_A_SIGNED_1_B_SIGNED_1_A_WIDTH_10_B_WIDTH_2_Y_WIDTH_2.v; hierarchy -top sat_xnor_A_SIGNED_1_B_SIGNED_1_A_WIDTH_10_B_WIDTH_2_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_xnor_A_SIGNED_1_B_SIGNED_1_A_WIDTH_10_B_WIDTH_2_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_xnor_A_SIGNED_1_B_SIGNED_1_A_WIDTH_10_B_WIDTH_2_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_xnor_A_SIGNED_0_B_SIGNED_0_A_WIDTH_1_B_WIDTH_6_Y_WIDTH_7.v; hierarchy -top sat_xnor_A_SIGNED_0_B_SIGNED_0_A_WIDTH_1_B_WIDTH_6_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_xnor_A_SIGNED_0_B_SIGNED_0_A_WIDTH_1_B_WIDTH_6_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_xnor_A_SIGNED_0_B_SIGNED_0_A_WIDTH_1_B_WIDTH_6_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_xnor_A_SIGNED_0_B_SIGNED_1_A_WIDTH_1_B_WIDTH_6_Y_WIDTH_7.v; hierarchy -top sat_xnor_A_SIGNED_0_B_SIGNED_1_A_WIDTH_1_B_WIDTH_6_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_xnor_A_SIGNED_0_B_SIGNED_1_A_WIDTH_1_B_WIDTH_6_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_xnor_A_SIGNED_0_B_SIGNED_1_A_WIDTH_1_B_WIDTH_6_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_xnor_A_SIGNED_1_B_SIGNED_0_A_WIDTH_1_B_WIDTH_6_Y_WIDTH_7.v; hierarchy -top sat_xnor_A_SIGNED_1_B_SIGNED_0_A_WIDTH_1_B_WIDTH_6_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_xnor_A_SIGNED_1_B_SIGNED_0_A_WIDTH_1_B_WIDTH_6_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_xnor_A_SIGNED_1_B_SIGNED_0_A_WIDTH_1_B_WIDTH_6_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_xnor_A_SIGNED_1_B_SIGNED_1_A_WIDTH_1_B_WIDTH_6_Y_WIDTH_7.v; hierarchy -top sat_xnor_A_SIGNED_1_B_SIGNED_1_A_WIDTH_1_B_WIDTH_6_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_xnor_A_SIGNED_1_B_SIGNED_1_A_WIDTH_1_B_WIDTH_6_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_xnor_A_SIGNED_1_B_SIGNED_1_A_WIDTH_1_B_WIDTH_6_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_xnor_A_SIGNED_0_B_SIGNED_0_A_WIDTH_8_B_WIDTH_10_Y_WIDTH_2.v; hierarchy -top sat_xnor_A_SIGNED_0_B_SIGNED_0_A_WIDTH_8_B_WIDTH_10_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_xnor_A_SIGNED_0_B_SIGNED_0_A_WIDTH_8_B_WIDTH_10_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_xnor_A_SIGNED_0_B_SIGNED_0_A_WIDTH_8_B_WIDTH_10_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_xnor_A_SIGNED_0_B_SIGNED_1_A_WIDTH_8_B_WIDTH_10_Y_WIDTH_2.v; hierarchy -top sat_xnor_A_SIGNED_0_B_SIGNED_1_A_WIDTH_8_B_WIDTH_10_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_xnor_A_SIGNED_0_B_SIGNED_1_A_WIDTH_8_B_WIDTH_10_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_xnor_A_SIGNED_0_B_SIGNED_1_A_WIDTH_8_B_WIDTH_10_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_xnor_A_SIGNED_1_B_SIGNED_0_A_WIDTH_8_B_WIDTH_10_Y_WIDTH_2.v; hierarchy -top sat_xnor_A_SIGNED_1_B_SIGNED_0_A_WIDTH_8_B_WIDTH_10_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_xnor_A_SIGNED_1_B_SIGNED_0_A_WIDTH_8_B_WIDTH_10_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_xnor_A_SIGNED_1_B_SIGNED_0_A_WIDTH_8_B_WIDTH_10_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_xnor_A_SIGNED_1_B_SIGNED_1_A_WIDTH_8_B_WIDTH_10_Y_WIDTH_2.v; hierarchy -top sat_xnor_A_SIGNED_1_B_SIGNED_1_A_WIDTH_8_B_WIDTH_10_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_xnor_A_SIGNED_1_B_SIGNED_1_A_WIDTH_8_B_WIDTH_10_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_xnor_A_SIGNED_1_B_SIGNED_1_A_WIDTH_8_B_WIDTH_10_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_xnor_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_9.v; hierarchy -top sat_xnor_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_9; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_xnor_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_9' -q -q 2>/dev/null || echo sat_xnor_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_9 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_xnor_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_9.v; hierarchy -top sat_xnor_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_9; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_xnor_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_9' -q -q 2>/dev/null || echo sat_xnor_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_9 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_xnor_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_9.v; hierarchy -top sat_xnor_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_9; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_xnor_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_9' -q -q 2>/dev/null || echo sat_xnor_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_9 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_xnor_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_9.v; hierarchy -top sat_xnor_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_9; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_xnor_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_9' -q -q 2>/dev/null || echo sat_xnor_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_9 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_xnor_A_SIGNED_0_B_SIGNED_0_A_WIDTH_8_B_WIDTH_2_Y_WIDTH_2.v; hierarchy -top sat_xnor_A_SIGNED_0_B_SIGNED_0_A_WIDTH_8_B_WIDTH_2_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_xnor_A_SIGNED_0_B_SIGNED_0_A_WIDTH_8_B_WIDTH_2_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_xnor_A_SIGNED_0_B_SIGNED_0_A_WIDTH_8_B_WIDTH_2_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_xnor_A_SIGNED_0_B_SIGNED_1_A_WIDTH_8_B_WIDTH_2_Y_WIDTH_2.v; hierarchy -top sat_xnor_A_SIGNED_0_B_SIGNED_1_A_WIDTH_8_B_WIDTH_2_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_xnor_A_SIGNED_0_B_SIGNED_1_A_WIDTH_8_B_WIDTH_2_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_xnor_A_SIGNED_0_B_SIGNED_1_A_WIDTH_8_B_WIDTH_2_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_xnor_A_SIGNED_1_B_SIGNED_0_A_WIDTH_8_B_WIDTH_2_Y_WIDTH_2.v; hierarchy -top sat_xnor_A_SIGNED_1_B_SIGNED_0_A_WIDTH_8_B_WIDTH_2_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_xnor_A_SIGNED_1_B_SIGNED_0_A_WIDTH_8_B_WIDTH_2_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_xnor_A_SIGNED_1_B_SIGNED_0_A_WIDTH_8_B_WIDTH_2_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_xnor_A_SIGNED_1_B_SIGNED_1_A_WIDTH_8_B_WIDTH_2_Y_WIDTH_2.v; hierarchy -top sat_xnor_A_SIGNED_1_B_SIGNED_1_A_WIDTH_8_B_WIDTH_2_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_xnor_A_SIGNED_1_B_SIGNED_1_A_WIDTH_8_B_WIDTH_2_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_xnor_A_SIGNED_1_B_SIGNED_1_A_WIDTH_8_B_WIDTH_2_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_xnor_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_6.v; hierarchy -top sat_xnor_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_xnor_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_xnor_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_xnor_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_6.v; hierarchy -top sat_xnor_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_xnor_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_xnor_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_xnor_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_6.v; hierarchy -top sat_xnor_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_xnor_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_xnor_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_xnor_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_6.v; hierarchy -top sat_xnor_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_xnor_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_xnor_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_xnor_A_SIGNED_0_B_SIGNED_0_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_1.v; hierarchy -top sat_xnor_A_SIGNED_0_B_SIGNED_0_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_xnor_A_SIGNED_0_B_SIGNED_0_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_xnor_A_SIGNED_0_B_SIGNED_0_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_xnor_A_SIGNED_0_B_SIGNED_1_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_1.v; hierarchy -top sat_xnor_A_SIGNED_0_B_SIGNED_1_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_xnor_A_SIGNED_0_B_SIGNED_1_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_xnor_A_SIGNED_0_B_SIGNED_1_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_xnor_A_SIGNED_1_B_SIGNED_0_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_1.v; hierarchy -top sat_xnor_A_SIGNED_1_B_SIGNED_0_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_xnor_A_SIGNED_1_B_SIGNED_0_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_xnor_A_SIGNED_1_B_SIGNED_0_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_xnor_A_SIGNED_1_B_SIGNED_1_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_1.v; hierarchy -top sat_xnor_A_SIGNED_1_B_SIGNED_1_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_xnor_A_SIGNED_1_B_SIGNED_1_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_xnor_A_SIGNED_1_B_SIGNED_1_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_xnor_A_SIGNED_0_B_SIGNED_0_A_WIDTH_10_B_WIDTH_6_Y_WIDTH_8.v; hierarchy -top sat_xnor_A_SIGNED_0_B_SIGNED_0_A_WIDTH_10_B_WIDTH_6_Y_WIDTH_8; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_xnor_A_SIGNED_0_B_SIGNED_0_A_WIDTH_10_B_WIDTH_6_Y_WIDTH_8' -q -q 2>/dev/null || echo sat_xnor_A_SIGNED_0_B_SIGNED_0_A_WIDTH_10_B_WIDTH_6_Y_WIDTH_8 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_xnor_A_SIGNED_0_B_SIGNED_1_A_WIDTH_10_B_WIDTH_6_Y_WIDTH_8.v; hierarchy -top sat_xnor_A_SIGNED_0_B_SIGNED_1_A_WIDTH_10_B_WIDTH_6_Y_WIDTH_8; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_xnor_A_SIGNED_0_B_SIGNED_1_A_WIDTH_10_B_WIDTH_6_Y_WIDTH_8' -q -q 2>/dev/null || echo sat_xnor_A_SIGNED_0_B_SIGNED_1_A_WIDTH_10_B_WIDTH_6_Y_WIDTH_8 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_xnor_A_SIGNED_1_B_SIGNED_0_A_WIDTH_10_B_WIDTH_6_Y_WIDTH_8.v; hierarchy -top sat_xnor_A_SIGNED_1_B_SIGNED_0_A_WIDTH_10_B_WIDTH_6_Y_WIDTH_8; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_xnor_A_SIGNED_1_B_SIGNED_0_A_WIDTH_10_B_WIDTH_6_Y_WIDTH_8' -q -q 2>/dev/null || echo sat_xnor_A_SIGNED_1_B_SIGNED_0_A_WIDTH_10_B_WIDTH_6_Y_WIDTH_8 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_xnor_A_SIGNED_1_B_SIGNED_1_A_WIDTH_10_B_WIDTH_6_Y_WIDTH_8.v; hierarchy -top sat_xnor_A_SIGNED_1_B_SIGNED_1_A_WIDTH_10_B_WIDTH_6_Y_WIDTH_8; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_xnor_A_SIGNED_1_B_SIGNED_1_A_WIDTH_10_B_WIDTH_6_Y_WIDTH_8' -q -q 2>/dev/null || echo sat_xnor_A_SIGNED_1_B_SIGNED_1_A_WIDTH_10_B_WIDTH_6_Y_WIDTH_8 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_xnor_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_3.v; hierarchy -top sat_xnor_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_xnor_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_3' -q -q 2>/dev/null || echo sat_xnor_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_xnor_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_3.v; hierarchy -top sat_xnor_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_xnor_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_3' -q -q 2>/dev/null || echo sat_xnor_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_xnor_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_3.v; hierarchy -top sat_xnor_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_xnor_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_3' -q -q 2>/dev/null || echo sat_xnor_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_xnor_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_3.v; hierarchy -top sat_xnor_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_xnor_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_3' -q -q 2>/dev/null || echo sat_xnor_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_xnor_A_SIGNED_0_B_SIGNED_0_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_5.v; hierarchy -top sat_xnor_A_SIGNED_0_B_SIGNED_0_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_5; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_xnor_A_SIGNED_0_B_SIGNED_0_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_5' -q -q 2>/dev/null || echo sat_xnor_A_SIGNED_0_B_SIGNED_0_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_5 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_xnor_A_SIGNED_0_B_SIGNED_1_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_5.v; hierarchy -top sat_xnor_A_SIGNED_0_B_SIGNED_1_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_5; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_xnor_A_SIGNED_0_B_SIGNED_1_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_5' -q -q 2>/dev/null || echo sat_xnor_A_SIGNED_0_B_SIGNED_1_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_5 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_xnor_A_SIGNED_1_B_SIGNED_0_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_5.v; hierarchy -top sat_xnor_A_SIGNED_1_B_SIGNED_0_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_5; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_xnor_A_SIGNED_1_B_SIGNED_0_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_5' -q -q 2>/dev/null || echo sat_xnor_A_SIGNED_1_B_SIGNED_0_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_5 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_xnor_A_SIGNED_1_B_SIGNED_1_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_5.v; hierarchy -top sat_xnor_A_SIGNED_1_B_SIGNED_1_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_5; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_xnor_A_SIGNED_1_B_SIGNED_1_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_5' -q -q 2>/dev/null || echo sat_xnor_A_SIGNED_1_B_SIGNED_1_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_5 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_xnor_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_7_Y_WIDTH_7.v; hierarchy -top sat_xnor_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_7_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_xnor_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_7_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_xnor_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_7_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_xnor_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_7_Y_WIDTH_7.v; hierarchy -top sat_xnor_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_7_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_xnor_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_7_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_xnor_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_7_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_xnor_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_7_Y_WIDTH_7.v; hierarchy -top sat_xnor_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_7_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_xnor_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_7_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_xnor_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_7_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_xnor_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_7_Y_WIDTH_7.v; hierarchy -top sat_xnor_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_7_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_xnor_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_7_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_xnor_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_7_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_xnor_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_1_Y_WIDTH_1.v; hierarchy -top sat_xnor_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_1_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_xnor_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_1_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_xnor_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_1_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_xnor_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_1_Y_WIDTH_1.v; hierarchy -top sat_xnor_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_1_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_xnor_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_1_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_xnor_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_1_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_xnor_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_1_Y_WIDTH_1.v; hierarchy -top sat_xnor_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_1_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_xnor_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_1_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_xnor_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_1_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_xnor_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_1_Y_WIDTH_1.v; hierarchy -top sat_xnor_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_1_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_xnor_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_1_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_xnor_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_1_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_xnor_A_SIGNED_0_B_SIGNED_0_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_7.v; hierarchy -top sat_xnor_A_SIGNED_0_B_SIGNED_0_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_xnor_A_SIGNED_0_B_SIGNED_0_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_xnor_A_SIGNED_0_B_SIGNED_0_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_xnor_A_SIGNED_0_B_SIGNED_1_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_7.v; hierarchy -top sat_xnor_A_SIGNED_0_B_SIGNED_1_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_xnor_A_SIGNED_0_B_SIGNED_1_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_xnor_A_SIGNED_0_B_SIGNED_1_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_xnor_A_SIGNED_1_B_SIGNED_0_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_7.v; hierarchy -top sat_xnor_A_SIGNED_1_B_SIGNED_0_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_xnor_A_SIGNED_1_B_SIGNED_0_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_xnor_A_SIGNED_1_B_SIGNED_0_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_xnor_A_SIGNED_1_B_SIGNED_1_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_7.v; hierarchy -top sat_xnor_A_SIGNED_1_B_SIGNED_1_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_xnor_A_SIGNED_1_B_SIGNED_1_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_xnor_A_SIGNED_1_B_SIGNED_1_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_xnor_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_7.v; hierarchy -top sat_xnor_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_xnor_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_xnor_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_xnor_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_7.v; hierarchy -top sat_xnor_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_xnor_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_xnor_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_xnor_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_7.v; hierarchy -top sat_xnor_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_xnor_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_xnor_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_xnor_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_7.v; hierarchy -top sat_xnor_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_xnor_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_xnor_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_xnor_A_SIGNED_0_B_SIGNED_0_A_WIDTH_8_B_WIDTH_9_Y_WIDTH_8.v; hierarchy -top sat_xnor_A_SIGNED_0_B_SIGNED_0_A_WIDTH_8_B_WIDTH_9_Y_WIDTH_8; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_xnor_A_SIGNED_0_B_SIGNED_0_A_WIDTH_8_B_WIDTH_9_Y_WIDTH_8' -q -q 2>/dev/null || echo sat_xnor_A_SIGNED_0_B_SIGNED_0_A_WIDTH_8_B_WIDTH_9_Y_WIDTH_8 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_xnor_A_SIGNED_0_B_SIGNED_1_A_WIDTH_8_B_WIDTH_9_Y_WIDTH_8.v; hierarchy -top sat_xnor_A_SIGNED_0_B_SIGNED_1_A_WIDTH_8_B_WIDTH_9_Y_WIDTH_8; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_xnor_A_SIGNED_0_B_SIGNED_1_A_WIDTH_8_B_WIDTH_9_Y_WIDTH_8' -q -q 2>/dev/null || echo sat_xnor_A_SIGNED_0_B_SIGNED_1_A_WIDTH_8_B_WIDTH_9_Y_WIDTH_8 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_xnor_A_SIGNED_1_B_SIGNED_0_A_WIDTH_8_B_WIDTH_9_Y_WIDTH_8.v; hierarchy -top sat_xnor_A_SIGNED_1_B_SIGNED_0_A_WIDTH_8_B_WIDTH_9_Y_WIDTH_8; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_xnor_A_SIGNED_1_B_SIGNED_0_A_WIDTH_8_B_WIDTH_9_Y_WIDTH_8' -q -q 2>/dev/null || echo sat_xnor_A_SIGNED_1_B_SIGNED_0_A_WIDTH_8_B_WIDTH_9_Y_WIDTH_8 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_xnor_A_SIGNED_1_B_SIGNED_1_A_WIDTH_8_B_WIDTH_9_Y_WIDTH_8.v; hierarchy -top sat_xnor_A_SIGNED_1_B_SIGNED_1_A_WIDTH_8_B_WIDTH_9_Y_WIDTH_8; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_xnor_A_SIGNED_1_B_SIGNED_1_A_WIDTH_8_B_WIDTH_9_Y_WIDTH_8' -q -q 2>/dev/null || echo sat_xnor_A_SIGNED_1_B_SIGNED_1_A_WIDTH_8_B_WIDTH_9_Y_WIDTH_8 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_xnor_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_5_Y_WIDTH_7.v; hierarchy -top sat_xnor_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_5_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_xnor_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_5_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_xnor_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_5_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_xnor_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_5_Y_WIDTH_7.v; hierarchy -top sat_xnor_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_5_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_xnor_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_5_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_xnor_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_5_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_xnor_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_5_Y_WIDTH_7.v; hierarchy -top sat_xnor_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_5_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_xnor_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_5_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_xnor_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_5_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_xnor_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_5_Y_WIDTH_7.v; hierarchy -top sat_xnor_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_5_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_xnor_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_5_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_xnor_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_5_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_xnor_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_4.v; hierarchy -top sat_xnor_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_xnor_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_xnor_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_xnor_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_4.v; hierarchy -top sat_xnor_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_xnor_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_xnor_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_xnor_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_4.v; hierarchy -top sat_xnor_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_xnor_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_xnor_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_xnor_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_4.v; hierarchy -top sat_xnor_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_xnor_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_xnor_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_xnor_A_SIGNED_0_B_SIGNED_0_A_WIDTH_9_B_WIDTH_4_Y_WIDTH_7.v; hierarchy -top sat_xnor_A_SIGNED_0_B_SIGNED_0_A_WIDTH_9_B_WIDTH_4_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_xnor_A_SIGNED_0_B_SIGNED_0_A_WIDTH_9_B_WIDTH_4_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_xnor_A_SIGNED_0_B_SIGNED_0_A_WIDTH_9_B_WIDTH_4_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_xnor_A_SIGNED_0_B_SIGNED_1_A_WIDTH_9_B_WIDTH_4_Y_WIDTH_7.v; hierarchy -top sat_xnor_A_SIGNED_0_B_SIGNED_1_A_WIDTH_9_B_WIDTH_4_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_xnor_A_SIGNED_0_B_SIGNED_1_A_WIDTH_9_B_WIDTH_4_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_xnor_A_SIGNED_0_B_SIGNED_1_A_WIDTH_9_B_WIDTH_4_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_xnor_A_SIGNED_1_B_SIGNED_0_A_WIDTH_9_B_WIDTH_4_Y_WIDTH_7.v; hierarchy -top sat_xnor_A_SIGNED_1_B_SIGNED_0_A_WIDTH_9_B_WIDTH_4_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_xnor_A_SIGNED_1_B_SIGNED_0_A_WIDTH_9_B_WIDTH_4_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_xnor_A_SIGNED_1_B_SIGNED_0_A_WIDTH_9_B_WIDTH_4_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_xnor_A_SIGNED_1_B_SIGNED_1_A_WIDTH_9_B_WIDTH_4_Y_WIDTH_7.v; hierarchy -top sat_xnor_A_SIGNED_1_B_SIGNED_1_A_WIDTH_9_B_WIDTH_4_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_xnor_A_SIGNED_1_B_SIGNED_1_A_WIDTH_9_B_WIDTH_4_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_xnor_A_SIGNED_1_B_SIGNED_1_A_WIDTH_9_B_WIDTH_4_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_xnor_A_SIGNED_0_B_SIGNED_0_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_9.v; hierarchy -top sat_xnor_A_SIGNED_0_B_SIGNED_0_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_9; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_xnor_A_SIGNED_0_B_SIGNED_0_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_9' -q -q 2>/dev/null || echo sat_xnor_A_SIGNED_0_B_SIGNED_0_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_9 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_xnor_A_SIGNED_0_B_SIGNED_1_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_9.v; hierarchy -top sat_xnor_A_SIGNED_0_B_SIGNED_1_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_9; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_xnor_A_SIGNED_0_B_SIGNED_1_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_9' -q -q 2>/dev/null || echo sat_xnor_A_SIGNED_0_B_SIGNED_1_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_9 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_xnor_A_SIGNED_1_B_SIGNED_0_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_9.v; hierarchy -top sat_xnor_A_SIGNED_1_B_SIGNED_0_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_9; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_xnor_A_SIGNED_1_B_SIGNED_0_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_9' -q -q 2>/dev/null || echo sat_xnor_A_SIGNED_1_B_SIGNED_0_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_9 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_xnor_A_SIGNED_1_B_SIGNED_1_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_9.v; hierarchy -top sat_xnor_A_SIGNED_1_B_SIGNED_1_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_9; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_xnor_A_SIGNED_1_B_SIGNED_1_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_9' -q -q 2>/dev/null || echo sat_xnor_A_SIGNED_1_B_SIGNED_1_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_9 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_xnor_A_SIGNED_0_B_SIGNED_0_A_WIDTH_4_B_WIDTH_8_Y_WIDTH_10.v; hierarchy -top sat_xnor_A_SIGNED_0_B_SIGNED_0_A_WIDTH_4_B_WIDTH_8_Y_WIDTH_10; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_xnor_A_SIGNED_0_B_SIGNED_0_A_WIDTH_4_B_WIDTH_8_Y_WIDTH_10' -q -q 2>/dev/null || echo sat_xnor_A_SIGNED_0_B_SIGNED_0_A_WIDTH_4_B_WIDTH_8_Y_WIDTH_10 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_xnor_A_SIGNED_0_B_SIGNED_1_A_WIDTH_4_B_WIDTH_8_Y_WIDTH_10.v; hierarchy -top sat_xnor_A_SIGNED_0_B_SIGNED_1_A_WIDTH_4_B_WIDTH_8_Y_WIDTH_10; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_xnor_A_SIGNED_0_B_SIGNED_1_A_WIDTH_4_B_WIDTH_8_Y_WIDTH_10' -q -q 2>/dev/null || echo sat_xnor_A_SIGNED_0_B_SIGNED_1_A_WIDTH_4_B_WIDTH_8_Y_WIDTH_10 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_xnor_A_SIGNED_1_B_SIGNED_0_A_WIDTH_4_B_WIDTH_8_Y_WIDTH_10.v; hierarchy -top sat_xnor_A_SIGNED_1_B_SIGNED_0_A_WIDTH_4_B_WIDTH_8_Y_WIDTH_10; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_xnor_A_SIGNED_1_B_SIGNED_0_A_WIDTH_4_B_WIDTH_8_Y_WIDTH_10' -q -q 2>/dev/null || echo sat_xnor_A_SIGNED_1_B_SIGNED_0_A_WIDTH_4_B_WIDTH_8_Y_WIDTH_10 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_xnor_A_SIGNED_1_B_SIGNED_1_A_WIDTH_4_B_WIDTH_8_Y_WIDTH_10.v; hierarchy -top sat_xnor_A_SIGNED_1_B_SIGNED_1_A_WIDTH_4_B_WIDTH_8_Y_WIDTH_10; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_xnor_A_SIGNED_1_B_SIGNED_1_A_WIDTH_4_B_WIDTH_8_Y_WIDTH_10' -q -q 2>/dev/null || echo sat_xnor_A_SIGNED_1_B_SIGNED_1_A_WIDTH_4_B_WIDTH_8_Y_WIDTH_10 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_add_A_SIGNED_0_B_SIGNED_0_A_WIDTH_1_B_WIDTH_1_Y_WIDTH_1.v; hierarchy -top sat_add_A_SIGNED_0_B_SIGNED_0_A_WIDTH_1_B_WIDTH_1_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_add_A_SIGNED_0_B_SIGNED_0_A_WIDTH_1_B_WIDTH_1_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_add_A_SIGNED_0_B_SIGNED_0_A_WIDTH_1_B_WIDTH_1_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_add_A_SIGNED_0_B_SIGNED_1_A_WIDTH_1_B_WIDTH_1_Y_WIDTH_1.v; hierarchy -top sat_add_A_SIGNED_0_B_SIGNED_1_A_WIDTH_1_B_WIDTH_1_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_add_A_SIGNED_0_B_SIGNED_1_A_WIDTH_1_B_WIDTH_1_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_add_A_SIGNED_0_B_SIGNED_1_A_WIDTH_1_B_WIDTH_1_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_add_A_SIGNED_1_B_SIGNED_0_A_WIDTH_1_B_WIDTH_1_Y_WIDTH_1.v; hierarchy -top sat_add_A_SIGNED_1_B_SIGNED_0_A_WIDTH_1_B_WIDTH_1_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_add_A_SIGNED_1_B_SIGNED_0_A_WIDTH_1_B_WIDTH_1_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_add_A_SIGNED_1_B_SIGNED_0_A_WIDTH_1_B_WIDTH_1_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_add_A_SIGNED_1_B_SIGNED_1_A_WIDTH_1_B_WIDTH_1_Y_WIDTH_1.v; hierarchy -top sat_add_A_SIGNED_1_B_SIGNED_1_A_WIDTH_1_B_WIDTH_1_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_add_A_SIGNED_1_B_SIGNED_1_A_WIDTH_1_B_WIDTH_1_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_add_A_SIGNED_1_B_SIGNED_1_A_WIDTH_1_B_WIDTH_1_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_add_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_4_Y_WIDTH_6.v; hierarchy -top sat_add_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_4_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_add_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_4_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_add_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_4_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_add_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_4_Y_WIDTH_6.v; hierarchy -top sat_add_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_4_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_add_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_4_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_add_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_4_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_add_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_4_Y_WIDTH_6.v; hierarchy -top sat_add_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_4_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_add_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_4_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_add_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_4_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_add_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_4_Y_WIDTH_6.v; hierarchy -top sat_add_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_4_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_add_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_4_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_add_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_4_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_add_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4.v; hierarchy -top sat_add_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_add_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_add_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_add_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4.v; hierarchy -top sat_add_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_add_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_add_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_add_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4.v; hierarchy -top sat_add_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_add_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_add_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_add_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4.v; hierarchy -top sat_add_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_add_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_add_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_add_A_SIGNED_0_B_SIGNED_0_A_WIDTH_4_B_WIDTH_3_Y_WIDTH_6.v; hierarchy -top sat_add_A_SIGNED_0_B_SIGNED_0_A_WIDTH_4_B_WIDTH_3_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_add_A_SIGNED_0_B_SIGNED_0_A_WIDTH_4_B_WIDTH_3_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_add_A_SIGNED_0_B_SIGNED_0_A_WIDTH_4_B_WIDTH_3_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_add_A_SIGNED_0_B_SIGNED_1_A_WIDTH_4_B_WIDTH_3_Y_WIDTH_6.v; hierarchy -top sat_add_A_SIGNED_0_B_SIGNED_1_A_WIDTH_4_B_WIDTH_3_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_add_A_SIGNED_0_B_SIGNED_1_A_WIDTH_4_B_WIDTH_3_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_add_A_SIGNED_0_B_SIGNED_1_A_WIDTH_4_B_WIDTH_3_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_add_A_SIGNED_1_B_SIGNED_0_A_WIDTH_4_B_WIDTH_3_Y_WIDTH_6.v; hierarchy -top sat_add_A_SIGNED_1_B_SIGNED_0_A_WIDTH_4_B_WIDTH_3_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_add_A_SIGNED_1_B_SIGNED_0_A_WIDTH_4_B_WIDTH_3_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_add_A_SIGNED_1_B_SIGNED_0_A_WIDTH_4_B_WIDTH_3_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_add_A_SIGNED_1_B_SIGNED_1_A_WIDTH_4_B_WIDTH_3_Y_WIDTH_6.v; hierarchy -top sat_add_A_SIGNED_1_B_SIGNED_1_A_WIDTH_4_B_WIDTH_3_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_add_A_SIGNED_1_B_SIGNED_1_A_WIDTH_4_B_WIDTH_3_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_add_A_SIGNED_1_B_SIGNED_1_A_WIDTH_4_B_WIDTH_3_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_add_A_SIGNED_0_B_SIGNED_0_A_WIDTH_4_B_WIDTH_6_Y_WIDTH_3.v; hierarchy -top sat_add_A_SIGNED_0_B_SIGNED_0_A_WIDTH_4_B_WIDTH_6_Y_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_add_A_SIGNED_0_B_SIGNED_0_A_WIDTH_4_B_WIDTH_6_Y_WIDTH_3' -q -q 2>/dev/null || echo sat_add_A_SIGNED_0_B_SIGNED_0_A_WIDTH_4_B_WIDTH_6_Y_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_add_A_SIGNED_0_B_SIGNED_1_A_WIDTH_4_B_WIDTH_6_Y_WIDTH_3.v; hierarchy -top sat_add_A_SIGNED_0_B_SIGNED_1_A_WIDTH_4_B_WIDTH_6_Y_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_add_A_SIGNED_0_B_SIGNED_1_A_WIDTH_4_B_WIDTH_6_Y_WIDTH_3' -q -q 2>/dev/null || echo sat_add_A_SIGNED_0_B_SIGNED_1_A_WIDTH_4_B_WIDTH_6_Y_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_add_A_SIGNED_1_B_SIGNED_0_A_WIDTH_4_B_WIDTH_6_Y_WIDTH_3.v; hierarchy -top sat_add_A_SIGNED_1_B_SIGNED_0_A_WIDTH_4_B_WIDTH_6_Y_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_add_A_SIGNED_1_B_SIGNED_0_A_WIDTH_4_B_WIDTH_6_Y_WIDTH_3' -q -q 2>/dev/null || echo sat_add_A_SIGNED_1_B_SIGNED_0_A_WIDTH_4_B_WIDTH_6_Y_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_add_A_SIGNED_1_B_SIGNED_1_A_WIDTH_4_B_WIDTH_6_Y_WIDTH_3.v; hierarchy -top sat_add_A_SIGNED_1_B_SIGNED_1_A_WIDTH_4_B_WIDTH_6_Y_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_add_A_SIGNED_1_B_SIGNED_1_A_WIDTH_4_B_WIDTH_6_Y_WIDTH_3' -q -q 2>/dev/null || echo sat_add_A_SIGNED_1_B_SIGNED_1_A_WIDTH_4_B_WIDTH_6_Y_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_add_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_4.v; hierarchy -top sat_add_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_add_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_add_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_add_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_4.v; hierarchy -top sat_add_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_add_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_add_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_add_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_4.v; hierarchy -top sat_add_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_add_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_add_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_add_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_4.v; hierarchy -top sat_add_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_add_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_add_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_add_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_3.v; hierarchy -top sat_add_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_add_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_3' -q -q 2>/dev/null || echo sat_add_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_add_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_3.v; hierarchy -top sat_add_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_add_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_3' -q -q 2>/dev/null || echo sat_add_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_add_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_3.v; hierarchy -top sat_add_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_add_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_3' -q -q 2>/dev/null || echo sat_add_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_add_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_3.v; hierarchy -top sat_add_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_add_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_3' -q -q 2>/dev/null || echo sat_add_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_add_A_SIGNED_0_B_SIGNED_0_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_1.v; hierarchy -top sat_add_A_SIGNED_0_B_SIGNED_0_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_add_A_SIGNED_0_B_SIGNED_0_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_add_A_SIGNED_0_B_SIGNED_0_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_add_A_SIGNED_0_B_SIGNED_1_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_1.v; hierarchy -top sat_add_A_SIGNED_0_B_SIGNED_1_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_add_A_SIGNED_0_B_SIGNED_1_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_add_A_SIGNED_0_B_SIGNED_1_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_add_A_SIGNED_1_B_SIGNED_0_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_1.v; hierarchy -top sat_add_A_SIGNED_1_B_SIGNED_0_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_add_A_SIGNED_1_B_SIGNED_0_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_add_A_SIGNED_1_B_SIGNED_0_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_add_A_SIGNED_1_B_SIGNED_1_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_1.v; hierarchy -top sat_add_A_SIGNED_1_B_SIGNED_1_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_add_A_SIGNED_1_B_SIGNED_1_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_add_A_SIGNED_1_B_SIGNED_1_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_add_A_SIGNED_0_B_SIGNED_0_A_WIDTH_8_B_WIDTH_6_Y_WIDTH_1.v; hierarchy -top sat_add_A_SIGNED_0_B_SIGNED_0_A_WIDTH_8_B_WIDTH_6_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_add_A_SIGNED_0_B_SIGNED_0_A_WIDTH_8_B_WIDTH_6_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_add_A_SIGNED_0_B_SIGNED_0_A_WIDTH_8_B_WIDTH_6_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_add_A_SIGNED_0_B_SIGNED_1_A_WIDTH_8_B_WIDTH_6_Y_WIDTH_1.v; hierarchy -top sat_add_A_SIGNED_0_B_SIGNED_1_A_WIDTH_8_B_WIDTH_6_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_add_A_SIGNED_0_B_SIGNED_1_A_WIDTH_8_B_WIDTH_6_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_add_A_SIGNED_0_B_SIGNED_1_A_WIDTH_8_B_WIDTH_6_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_add_A_SIGNED_1_B_SIGNED_0_A_WIDTH_8_B_WIDTH_6_Y_WIDTH_1.v; hierarchy -top sat_add_A_SIGNED_1_B_SIGNED_0_A_WIDTH_8_B_WIDTH_6_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_add_A_SIGNED_1_B_SIGNED_0_A_WIDTH_8_B_WIDTH_6_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_add_A_SIGNED_1_B_SIGNED_0_A_WIDTH_8_B_WIDTH_6_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_add_A_SIGNED_1_B_SIGNED_1_A_WIDTH_8_B_WIDTH_6_Y_WIDTH_1.v; hierarchy -top sat_add_A_SIGNED_1_B_SIGNED_1_A_WIDTH_8_B_WIDTH_6_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_add_A_SIGNED_1_B_SIGNED_1_A_WIDTH_8_B_WIDTH_6_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_add_A_SIGNED_1_B_SIGNED_1_A_WIDTH_8_B_WIDTH_6_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_add_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1.v; hierarchy -top sat_add_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_add_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_add_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_add_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1.v; hierarchy -top sat_add_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_add_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_add_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_add_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1.v; hierarchy -top sat_add_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_add_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_add_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_add_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1.v; hierarchy -top sat_add_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_add_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_add_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_add_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_4_Y_WIDTH_6.v; hierarchy -top sat_add_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_4_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_add_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_4_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_add_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_4_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_add_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_4_Y_WIDTH_6.v; hierarchy -top sat_add_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_4_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_add_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_4_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_add_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_4_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_add_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_4_Y_WIDTH_6.v; hierarchy -top sat_add_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_4_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_add_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_4_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_add_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_4_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_add_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_4_Y_WIDTH_6.v; hierarchy -top sat_add_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_4_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_add_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_4_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_add_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_4_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_add_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_4.v; hierarchy -top sat_add_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_add_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_add_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_add_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_4.v; hierarchy -top sat_add_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_add_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_add_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_add_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_4.v; hierarchy -top sat_add_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_add_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_add_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_add_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_4.v; hierarchy -top sat_add_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_add_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_add_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_add_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_8_Y_WIDTH_4.v; hierarchy -top sat_add_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_8_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_add_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_8_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_add_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_8_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_add_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_8_Y_WIDTH_4.v; hierarchy -top sat_add_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_8_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_add_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_8_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_add_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_8_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_add_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_8_Y_WIDTH_4.v; hierarchy -top sat_add_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_8_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_add_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_8_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_add_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_8_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_add_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_8_Y_WIDTH_4.v; hierarchy -top sat_add_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_8_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_add_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_8_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_add_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_8_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_add_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_7.v; hierarchy -top sat_add_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_add_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_add_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_add_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_7.v; hierarchy -top sat_add_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_add_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_add_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_add_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_7.v; hierarchy -top sat_add_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_add_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_add_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_add_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_7.v; hierarchy -top sat_add_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_add_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_add_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_add_A_SIGNED_0_B_SIGNED_0_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_6.v; hierarchy -top sat_add_A_SIGNED_0_B_SIGNED_0_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_add_A_SIGNED_0_B_SIGNED_0_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_add_A_SIGNED_0_B_SIGNED_0_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_add_A_SIGNED_0_B_SIGNED_1_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_6.v; hierarchy -top sat_add_A_SIGNED_0_B_SIGNED_1_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_add_A_SIGNED_0_B_SIGNED_1_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_add_A_SIGNED_0_B_SIGNED_1_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_add_A_SIGNED_1_B_SIGNED_0_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_6.v; hierarchy -top sat_add_A_SIGNED_1_B_SIGNED_0_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_add_A_SIGNED_1_B_SIGNED_0_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_add_A_SIGNED_1_B_SIGNED_0_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_add_A_SIGNED_1_B_SIGNED_1_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_6.v; hierarchy -top sat_add_A_SIGNED_1_B_SIGNED_1_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_add_A_SIGNED_1_B_SIGNED_1_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_add_A_SIGNED_1_B_SIGNED_1_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_add_A_SIGNED_0_B_SIGNED_0_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_2.v; hierarchy -top sat_add_A_SIGNED_0_B_SIGNED_0_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_add_A_SIGNED_0_B_SIGNED_0_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_add_A_SIGNED_0_B_SIGNED_0_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_add_A_SIGNED_0_B_SIGNED_1_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_2.v; hierarchy -top sat_add_A_SIGNED_0_B_SIGNED_1_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_add_A_SIGNED_0_B_SIGNED_1_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_add_A_SIGNED_0_B_SIGNED_1_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_add_A_SIGNED_1_B_SIGNED_0_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_2.v; hierarchy -top sat_add_A_SIGNED_1_B_SIGNED_0_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_add_A_SIGNED_1_B_SIGNED_0_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_add_A_SIGNED_1_B_SIGNED_0_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_add_A_SIGNED_1_B_SIGNED_1_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_2.v; hierarchy -top sat_add_A_SIGNED_1_B_SIGNED_1_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_add_A_SIGNED_1_B_SIGNED_1_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_add_A_SIGNED_1_B_SIGNED_1_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_add_A_SIGNED_0_B_SIGNED_0_A_WIDTH_9_B_WIDTH_8_Y_WIDTH_2.v; hierarchy -top sat_add_A_SIGNED_0_B_SIGNED_0_A_WIDTH_9_B_WIDTH_8_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_add_A_SIGNED_0_B_SIGNED_0_A_WIDTH_9_B_WIDTH_8_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_add_A_SIGNED_0_B_SIGNED_0_A_WIDTH_9_B_WIDTH_8_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_add_A_SIGNED_0_B_SIGNED_1_A_WIDTH_9_B_WIDTH_8_Y_WIDTH_2.v; hierarchy -top sat_add_A_SIGNED_0_B_SIGNED_1_A_WIDTH_9_B_WIDTH_8_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_add_A_SIGNED_0_B_SIGNED_1_A_WIDTH_9_B_WIDTH_8_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_add_A_SIGNED_0_B_SIGNED_1_A_WIDTH_9_B_WIDTH_8_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_add_A_SIGNED_1_B_SIGNED_0_A_WIDTH_9_B_WIDTH_8_Y_WIDTH_2.v; hierarchy -top sat_add_A_SIGNED_1_B_SIGNED_0_A_WIDTH_9_B_WIDTH_8_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_add_A_SIGNED_1_B_SIGNED_0_A_WIDTH_9_B_WIDTH_8_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_add_A_SIGNED_1_B_SIGNED_0_A_WIDTH_9_B_WIDTH_8_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_add_A_SIGNED_1_B_SIGNED_1_A_WIDTH_9_B_WIDTH_8_Y_WIDTH_2.v; hierarchy -top sat_add_A_SIGNED_1_B_SIGNED_1_A_WIDTH_9_B_WIDTH_8_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_add_A_SIGNED_1_B_SIGNED_1_A_WIDTH_9_B_WIDTH_8_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_add_A_SIGNED_1_B_SIGNED_1_A_WIDTH_9_B_WIDTH_8_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_add_A_SIGNED_0_B_SIGNED_0_A_WIDTH_10_B_WIDTH_1_Y_WIDTH_8.v; hierarchy -top sat_add_A_SIGNED_0_B_SIGNED_0_A_WIDTH_10_B_WIDTH_1_Y_WIDTH_8; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_add_A_SIGNED_0_B_SIGNED_0_A_WIDTH_10_B_WIDTH_1_Y_WIDTH_8' -q -q 2>/dev/null || echo sat_add_A_SIGNED_0_B_SIGNED_0_A_WIDTH_10_B_WIDTH_1_Y_WIDTH_8 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_add_A_SIGNED_0_B_SIGNED_1_A_WIDTH_10_B_WIDTH_1_Y_WIDTH_8.v; hierarchy -top sat_add_A_SIGNED_0_B_SIGNED_1_A_WIDTH_10_B_WIDTH_1_Y_WIDTH_8; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_add_A_SIGNED_0_B_SIGNED_1_A_WIDTH_10_B_WIDTH_1_Y_WIDTH_8' -q -q 2>/dev/null || echo sat_add_A_SIGNED_0_B_SIGNED_1_A_WIDTH_10_B_WIDTH_1_Y_WIDTH_8 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_add_A_SIGNED_1_B_SIGNED_0_A_WIDTH_10_B_WIDTH_1_Y_WIDTH_8.v; hierarchy -top sat_add_A_SIGNED_1_B_SIGNED_0_A_WIDTH_10_B_WIDTH_1_Y_WIDTH_8; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_add_A_SIGNED_1_B_SIGNED_0_A_WIDTH_10_B_WIDTH_1_Y_WIDTH_8' -q -q 2>/dev/null || echo sat_add_A_SIGNED_1_B_SIGNED_0_A_WIDTH_10_B_WIDTH_1_Y_WIDTH_8 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_add_A_SIGNED_1_B_SIGNED_1_A_WIDTH_10_B_WIDTH_1_Y_WIDTH_8.v; hierarchy -top sat_add_A_SIGNED_1_B_SIGNED_1_A_WIDTH_10_B_WIDTH_1_Y_WIDTH_8; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_add_A_SIGNED_1_B_SIGNED_1_A_WIDTH_10_B_WIDTH_1_Y_WIDTH_8' -q -q 2>/dev/null || echo sat_add_A_SIGNED_1_B_SIGNED_1_A_WIDTH_10_B_WIDTH_1_Y_WIDTH_8 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_add_A_SIGNED_0_B_SIGNED_0_A_WIDTH_7_B_WIDTH_2_Y_WIDTH_3.v; hierarchy -top sat_add_A_SIGNED_0_B_SIGNED_0_A_WIDTH_7_B_WIDTH_2_Y_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_add_A_SIGNED_0_B_SIGNED_0_A_WIDTH_7_B_WIDTH_2_Y_WIDTH_3' -q -q 2>/dev/null || echo sat_add_A_SIGNED_0_B_SIGNED_0_A_WIDTH_7_B_WIDTH_2_Y_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_add_A_SIGNED_0_B_SIGNED_1_A_WIDTH_7_B_WIDTH_2_Y_WIDTH_3.v; hierarchy -top sat_add_A_SIGNED_0_B_SIGNED_1_A_WIDTH_7_B_WIDTH_2_Y_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_add_A_SIGNED_0_B_SIGNED_1_A_WIDTH_7_B_WIDTH_2_Y_WIDTH_3' -q -q 2>/dev/null || echo sat_add_A_SIGNED_0_B_SIGNED_1_A_WIDTH_7_B_WIDTH_2_Y_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_add_A_SIGNED_1_B_SIGNED_0_A_WIDTH_7_B_WIDTH_2_Y_WIDTH_3.v; hierarchy -top sat_add_A_SIGNED_1_B_SIGNED_0_A_WIDTH_7_B_WIDTH_2_Y_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_add_A_SIGNED_1_B_SIGNED_0_A_WIDTH_7_B_WIDTH_2_Y_WIDTH_3' -q -q 2>/dev/null || echo sat_add_A_SIGNED_1_B_SIGNED_0_A_WIDTH_7_B_WIDTH_2_Y_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_add_A_SIGNED_1_B_SIGNED_1_A_WIDTH_7_B_WIDTH_2_Y_WIDTH_3.v; hierarchy -top sat_add_A_SIGNED_1_B_SIGNED_1_A_WIDTH_7_B_WIDTH_2_Y_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_add_A_SIGNED_1_B_SIGNED_1_A_WIDTH_7_B_WIDTH_2_Y_WIDTH_3' -q -q 2>/dev/null || echo sat_add_A_SIGNED_1_B_SIGNED_1_A_WIDTH_7_B_WIDTH_2_Y_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_add_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_1_Y_WIDTH_6.v; hierarchy -top sat_add_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_1_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_add_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_1_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_add_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_1_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_add_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_1_Y_WIDTH_6.v; hierarchy -top sat_add_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_1_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_add_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_1_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_add_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_1_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_add_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_1_Y_WIDTH_6.v; hierarchy -top sat_add_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_1_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_add_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_1_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_add_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_1_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_add_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_1_Y_WIDTH_6.v; hierarchy -top sat_add_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_1_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_add_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_1_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_add_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_1_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_add_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_1.v; hierarchy -top sat_add_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_add_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_add_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_add_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_1.v; hierarchy -top sat_add_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_add_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_add_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_add_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_1.v; hierarchy -top sat_add_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_add_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_add_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_add_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_1.v; hierarchy -top sat_add_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_add_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_add_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_add_A_SIGNED_0_B_SIGNED_0_A_WIDTH_1_B_WIDTH_9_Y_WIDTH_5.v; hierarchy -top sat_add_A_SIGNED_0_B_SIGNED_0_A_WIDTH_1_B_WIDTH_9_Y_WIDTH_5; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_add_A_SIGNED_0_B_SIGNED_0_A_WIDTH_1_B_WIDTH_9_Y_WIDTH_5' -q -q 2>/dev/null || echo sat_add_A_SIGNED_0_B_SIGNED_0_A_WIDTH_1_B_WIDTH_9_Y_WIDTH_5 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_add_A_SIGNED_0_B_SIGNED_1_A_WIDTH_1_B_WIDTH_9_Y_WIDTH_5.v; hierarchy -top sat_add_A_SIGNED_0_B_SIGNED_1_A_WIDTH_1_B_WIDTH_9_Y_WIDTH_5; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_add_A_SIGNED_0_B_SIGNED_1_A_WIDTH_1_B_WIDTH_9_Y_WIDTH_5' -q -q 2>/dev/null || echo sat_add_A_SIGNED_0_B_SIGNED_1_A_WIDTH_1_B_WIDTH_9_Y_WIDTH_5 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_add_A_SIGNED_1_B_SIGNED_0_A_WIDTH_1_B_WIDTH_9_Y_WIDTH_5.v; hierarchy -top sat_add_A_SIGNED_1_B_SIGNED_0_A_WIDTH_1_B_WIDTH_9_Y_WIDTH_5; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_add_A_SIGNED_1_B_SIGNED_0_A_WIDTH_1_B_WIDTH_9_Y_WIDTH_5' -q -q 2>/dev/null || echo sat_add_A_SIGNED_1_B_SIGNED_0_A_WIDTH_1_B_WIDTH_9_Y_WIDTH_5 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_add_A_SIGNED_1_B_SIGNED_1_A_WIDTH_1_B_WIDTH_9_Y_WIDTH_5.v; hierarchy -top sat_add_A_SIGNED_1_B_SIGNED_1_A_WIDTH_1_B_WIDTH_9_Y_WIDTH_5; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_add_A_SIGNED_1_B_SIGNED_1_A_WIDTH_1_B_WIDTH_9_Y_WIDTH_5' -q -q 2>/dev/null || echo sat_add_A_SIGNED_1_B_SIGNED_1_A_WIDTH_1_B_WIDTH_9_Y_WIDTH_5 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_add_A_SIGNED_0_B_SIGNED_0_A_WIDTH_1_B_WIDTH_2_Y_WIDTH_7.v; hierarchy -top sat_add_A_SIGNED_0_B_SIGNED_0_A_WIDTH_1_B_WIDTH_2_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_add_A_SIGNED_0_B_SIGNED_0_A_WIDTH_1_B_WIDTH_2_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_add_A_SIGNED_0_B_SIGNED_0_A_WIDTH_1_B_WIDTH_2_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_add_A_SIGNED_0_B_SIGNED_1_A_WIDTH_1_B_WIDTH_2_Y_WIDTH_7.v; hierarchy -top sat_add_A_SIGNED_0_B_SIGNED_1_A_WIDTH_1_B_WIDTH_2_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_add_A_SIGNED_0_B_SIGNED_1_A_WIDTH_1_B_WIDTH_2_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_add_A_SIGNED_0_B_SIGNED_1_A_WIDTH_1_B_WIDTH_2_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_add_A_SIGNED_1_B_SIGNED_0_A_WIDTH_1_B_WIDTH_2_Y_WIDTH_7.v; hierarchy -top sat_add_A_SIGNED_1_B_SIGNED_0_A_WIDTH_1_B_WIDTH_2_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_add_A_SIGNED_1_B_SIGNED_0_A_WIDTH_1_B_WIDTH_2_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_add_A_SIGNED_1_B_SIGNED_0_A_WIDTH_1_B_WIDTH_2_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_add_A_SIGNED_1_B_SIGNED_1_A_WIDTH_1_B_WIDTH_2_Y_WIDTH_7.v; hierarchy -top sat_add_A_SIGNED_1_B_SIGNED_1_A_WIDTH_1_B_WIDTH_2_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_add_A_SIGNED_1_B_SIGNED_1_A_WIDTH_1_B_WIDTH_2_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_add_A_SIGNED_1_B_SIGNED_1_A_WIDTH_1_B_WIDTH_2_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_add_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4.v; hierarchy -top sat_add_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_add_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_add_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_add_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4.v; hierarchy -top sat_add_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_add_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_add_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_add_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4.v; hierarchy -top sat_add_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_add_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_add_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_add_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4.v; hierarchy -top sat_add_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_add_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_add_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_add_A_SIGNED_0_B_SIGNED_0_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_8.v; hierarchy -top sat_add_A_SIGNED_0_B_SIGNED_0_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_8; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_add_A_SIGNED_0_B_SIGNED_0_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_8' -q -q 2>/dev/null || echo sat_add_A_SIGNED_0_B_SIGNED_0_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_8 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_add_A_SIGNED_0_B_SIGNED_1_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_8.v; hierarchy -top sat_add_A_SIGNED_0_B_SIGNED_1_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_8; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_add_A_SIGNED_0_B_SIGNED_1_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_8' -q -q 2>/dev/null || echo sat_add_A_SIGNED_0_B_SIGNED_1_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_8 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_add_A_SIGNED_1_B_SIGNED_0_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_8.v; hierarchy -top sat_add_A_SIGNED_1_B_SIGNED_0_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_8; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_add_A_SIGNED_1_B_SIGNED_0_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_8' -q -q 2>/dev/null || echo sat_add_A_SIGNED_1_B_SIGNED_0_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_8 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_add_A_SIGNED_1_B_SIGNED_1_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_8.v; hierarchy -top sat_add_A_SIGNED_1_B_SIGNED_1_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_8; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_add_A_SIGNED_1_B_SIGNED_1_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_8' -q -q 2>/dev/null || echo sat_add_A_SIGNED_1_B_SIGNED_1_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_8 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_add_A_SIGNED_0_B_SIGNED_0_A_WIDTH_5_B_WIDTH_1_Y_WIDTH_5.v; hierarchy -top sat_add_A_SIGNED_0_B_SIGNED_0_A_WIDTH_5_B_WIDTH_1_Y_WIDTH_5; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_add_A_SIGNED_0_B_SIGNED_0_A_WIDTH_5_B_WIDTH_1_Y_WIDTH_5' -q -q 2>/dev/null || echo sat_add_A_SIGNED_0_B_SIGNED_0_A_WIDTH_5_B_WIDTH_1_Y_WIDTH_5 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_add_A_SIGNED_0_B_SIGNED_1_A_WIDTH_5_B_WIDTH_1_Y_WIDTH_5.v; hierarchy -top sat_add_A_SIGNED_0_B_SIGNED_1_A_WIDTH_5_B_WIDTH_1_Y_WIDTH_5; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_add_A_SIGNED_0_B_SIGNED_1_A_WIDTH_5_B_WIDTH_1_Y_WIDTH_5' -q -q 2>/dev/null || echo sat_add_A_SIGNED_0_B_SIGNED_1_A_WIDTH_5_B_WIDTH_1_Y_WIDTH_5 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_add_A_SIGNED_1_B_SIGNED_0_A_WIDTH_5_B_WIDTH_1_Y_WIDTH_5.v; hierarchy -top sat_add_A_SIGNED_1_B_SIGNED_0_A_WIDTH_5_B_WIDTH_1_Y_WIDTH_5; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_add_A_SIGNED_1_B_SIGNED_0_A_WIDTH_5_B_WIDTH_1_Y_WIDTH_5' -q -q 2>/dev/null || echo sat_add_A_SIGNED_1_B_SIGNED_0_A_WIDTH_5_B_WIDTH_1_Y_WIDTH_5 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_add_A_SIGNED_1_B_SIGNED_1_A_WIDTH_5_B_WIDTH_1_Y_WIDTH_5.v; hierarchy -top sat_add_A_SIGNED_1_B_SIGNED_1_A_WIDTH_5_B_WIDTH_1_Y_WIDTH_5; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_add_A_SIGNED_1_B_SIGNED_1_A_WIDTH_5_B_WIDTH_1_Y_WIDTH_5' -q -q 2>/dev/null || echo sat_add_A_SIGNED_1_B_SIGNED_1_A_WIDTH_5_B_WIDTH_1_Y_WIDTH_5 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_add_A_SIGNED_0_B_SIGNED_0_A_WIDTH_7_B_WIDTH_1_Y_WIDTH_5.v; hierarchy -top sat_add_A_SIGNED_0_B_SIGNED_0_A_WIDTH_7_B_WIDTH_1_Y_WIDTH_5; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_add_A_SIGNED_0_B_SIGNED_0_A_WIDTH_7_B_WIDTH_1_Y_WIDTH_5' -q -q 2>/dev/null || echo sat_add_A_SIGNED_0_B_SIGNED_0_A_WIDTH_7_B_WIDTH_1_Y_WIDTH_5 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_add_A_SIGNED_0_B_SIGNED_1_A_WIDTH_7_B_WIDTH_1_Y_WIDTH_5.v; hierarchy -top sat_add_A_SIGNED_0_B_SIGNED_1_A_WIDTH_7_B_WIDTH_1_Y_WIDTH_5; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_add_A_SIGNED_0_B_SIGNED_1_A_WIDTH_7_B_WIDTH_1_Y_WIDTH_5' -q -q 2>/dev/null || echo sat_add_A_SIGNED_0_B_SIGNED_1_A_WIDTH_7_B_WIDTH_1_Y_WIDTH_5 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_add_A_SIGNED_1_B_SIGNED_0_A_WIDTH_7_B_WIDTH_1_Y_WIDTH_5.v; hierarchy -top sat_add_A_SIGNED_1_B_SIGNED_0_A_WIDTH_7_B_WIDTH_1_Y_WIDTH_5; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_add_A_SIGNED_1_B_SIGNED_0_A_WIDTH_7_B_WIDTH_1_Y_WIDTH_5' -q -q 2>/dev/null || echo sat_add_A_SIGNED_1_B_SIGNED_0_A_WIDTH_7_B_WIDTH_1_Y_WIDTH_5 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_add_A_SIGNED_1_B_SIGNED_1_A_WIDTH_7_B_WIDTH_1_Y_WIDTH_5.v; hierarchy -top sat_add_A_SIGNED_1_B_SIGNED_1_A_WIDTH_7_B_WIDTH_1_Y_WIDTH_5; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_add_A_SIGNED_1_B_SIGNED_1_A_WIDTH_7_B_WIDTH_1_Y_WIDTH_5' -q -q 2>/dev/null || echo sat_add_A_SIGNED_1_B_SIGNED_1_A_WIDTH_7_B_WIDTH_1_Y_WIDTH_5 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_add_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_2.v; hierarchy -top sat_add_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_add_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_add_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_add_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_2.v; hierarchy -top sat_add_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_add_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_add_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_add_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_2.v; hierarchy -top sat_add_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_add_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_add_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_add_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_2.v; hierarchy -top sat_add_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_add_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_add_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_add_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_5.v; hierarchy -top sat_add_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_5; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_add_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_5' -q -q 2>/dev/null || echo sat_add_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_5 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_add_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_5.v; hierarchy -top sat_add_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_5; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_add_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_5' -q -q 2>/dev/null || echo sat_add_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_5 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_add_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_5.v; hierarchy -top sat_add_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_5; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_add_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_5' -q -q 2>/dev/null || echo sat_add_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_5 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_add_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_5.v; hierarchy -top sat_add_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_5; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_add_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_5' -q -q 2>/dev/null || echo sat_add_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_5 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_add_A_SIGNED_0_B_SIGNED_0_A_WIDTH_9_B_WIDTH_5_Y_WIDTH_3.v; hierarchy -top sat_add_A_SIGNED_0_B_SIGNED_0_A_WIDTH_9_B_WIDTH_5_Y_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_add_A_SIGNED_0_B_SIGNED_0_A_WIDTH_9_B_WIDTH_5_Y_WIDTH_3' -q -q 2>/dev/null || echo sat_add_A_SIGNED_0_B_SIGNED_0_A_WIDTH_9_B_WIDTH_5_Y_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_add_A_SIGNED_0_B_SIGNED_1_A_WIDTH_9_B_WIDTH_5_Y_WIDTH_3.v; hierarchy -top sat_add_A_SIGNED_0_B_SIGNED_1_A_WIDTH_9_B_WIDTH_5_Y_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_add_A_SIGNED_0_B_SIGNED_1_A_WIDTH_9_B_WIDTH_5_Y_WIDTH_3' -q -q 2>/dev/null || echo sat_add_A_SIGNED_0_B_SIGNED_1_A_WIDTH_9_B_WIDTH_5_Y_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_add_A_SIGNED_1_B_SIGNED_0_A_WIDTH_9_B_WIDTH_5_Y_WIDTH_3.v; hierarchy -top sat_add_A_SIGNED_1_B_SIGNED_0_A_WIDTH_9_B_WIDTH_5_Y_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_add_A_SIGNED_1_B_SIGNED_0_A_WIDTH_9_B_WIDTH_5_Y_WIDTH_3' -q -q 2>/dev/null || echo sat_add_A_SIGNED_1_B_SIGNED_0_A_WIDTH_9_B_WIDTH_5_Y_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_add_A_SIGNED_1_B_SIGNED_1_A_WIDTH_9_B_WIDTH_5_Y_WIDTH_3.v; hierarchy -top sat_add_A_SIGNED_1_B_SIGNED_1_A_WIDTH_9_B_WIDTH_5_Y_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_add_A_SIGNED_1_B_SIGNED_1_A_WIDTH_9_B_WIDTH_5_Y_WIDTH_3' -q -q 2>/dev/null || echo sat_add_A_SIGNED_1_B_SIGNED_1_A_WIDTH_9_B_WIDTH_5_Y_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_add_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_10.v; hierarchy -top sat_add_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_10; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_add_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_10' -q -q 2>/dev/null || echo sat_add_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_10 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_add_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_10.v; hierarchy -top sat_add_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_10; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_add_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_10' -q -q 2>/dev/null || echo sat_add_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_10 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_add_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_10.v; hierarchy -top sat_add_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_10; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_add_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_10' -q -q 2>/dev/null || echo sat_add_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_10 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_add_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_10.v; hierarchy -top sat_add_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_10; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_add_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_10' -q -q 2>/dev/null || echo sat_add_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_10 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_add_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1.v; hierarchy -top sat_add_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_add_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_add_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_add_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1.v; hierarchy -top sat_add_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_add_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_add_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_add_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1.v; hierarchy -top sat_add_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_add_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_add_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_add_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1.v; hierarchy -top sat_add_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_add_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_add_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_add_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_2.v; hierarchy -top sat_add_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_add_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_add_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_add_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_2.v; hierarchy -top sat_add_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_add_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_add_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_add_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_2.v; hierarchy -top sat_add_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_add_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_add_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_add_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_2.v; hierarchy -top sat_add_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_add_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_add_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_add_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_5_Y_WIDTH_2.v; hierarchy -top sat_add_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_5_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_add_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_5_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_add_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_5_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_add_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_5_Y_WIDTH_2.v; hierarchy -top sat_add_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_5_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_add_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_5_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_add_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_5_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_add_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_5_Y_WIDTH_2.v; hierarchy -top sat_add_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_5_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_add_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_5_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_add_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_5_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_add_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_5_Y_WIDTH_2.v; hierarchy -top sat_add_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_5_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_add_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_5_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_add_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_5_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_add_A_SIGNED_0_B_SIGNED_0_A_WIDTH_1_B_WIDTH_5_Y_WIDTH_3.v; hierarchy -top sat_add_A_SIGNED_0_B_SIGNED_0_A_WIDTH_1_B_WIDTH_5_Y_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_add_A_SIGNED_0_B_SIGNED_0_A_WIDTH_1_B_WIDTH_5_Y_WIDTH_3' -q -q 2>/dev/null || echo sat_add_A_SIGNED_0_B_SIGNED_0_A_WIDTH_1_B_WIDTH_5_Y_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_add_A_SIGNED_0_B_SIGNED_1_A_WIDTH_1_B_WIDTH_5_Y_WIDTH_3.v; hierarchy -top sat_add_A_SIGNED_0_B_SIGNED_1_A_WIDTH_1_B_WIDTH_5_Y_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_add_A_SIGNED_0_B_SIGNED_1_A_WIDTH_1_B_WIDTH_5_Y_WIDTH_3' -q -q 2>/dev/null || echo sat_add_A_SIGNED_0_B_SIGNED_1_A_WIDTH_1_B_WIDTH_5_Y_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_add_A_SIGNED_1_B_SIGNED_0_A_WIDTH_1_B_WIDTH_5_Y_WIDTH_3.v; hierarchy -top sat_add_A_SIGNED_1_B_SIGNED_0_A_WIDTH_1_B_WIDTH_5_Y_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_add_A_SIGNED_1_B_SIGNED_0_A_WIDTH_1_B_WIDTH_5_Y_WIDTH_3' -q -q 2>/dev/null || echo sat_add_A_SIGNED_1_B_SIGNED_0_A_WIDTH_1_B_WIDTH_5_Y_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_add_A_SIGNED_1_B_SIGNED_1_A_WIDTH_1_B_WIDTH_5_Y_WIDTH_3.v; hierarchy -top sat_add_A_SIGNED_1_B_SIGNED_1_A_WIDTH_1_B_WIDTH_5_Y_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_add_A_SIGNED_1_B_SIGNED_1_A_WIDTH_1_B_WIDTH_5_Y_WIDTH_3' -q -q 2>/dev/null || echo sat_add_A_SIGNED_1_B_SIGNED_1_A_WIDTH_1_B_WIDTH_5_Y_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_add_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_8_Y_WIDTH_9.v; hierarchy -top sat_add_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_8_Y_WIDTH_9; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_add_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_8_Y_WIDTH_9' -q -q 2>/dev/null || echo sat_add_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_8_Y_WIDTH_9 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_add_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_8_Y_WIDTH_9.v; hierarchy -top sat_add_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_8_Y_WIDTH_9; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_add_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_8_Y_WIDTH_9' -q -q 2>/dev/null || echo sat_add_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_8_Y_WIDTH_9 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_add_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_8_Y_WIDTH_9.v; hierarchy -top sat_add_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_8_Y_WIDTH_9; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_add_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_8_Y_WIDTH_9' -q -q 2>/dev/null || echo sat_add_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_8_Y_WIDTH_9 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_add_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_8_Y_WIDTH_9.v; hierarchy -top sat_add_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_8_Y_WIDTH_9; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_add_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_8_Y_WIDTH_9' -q -q 2>/dev/null || echo sat_add_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_8_Y_WIDTH_9 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_add_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_7_Y_WIDTH_2.v; hierarchy -top sat_add_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_7_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_add_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_7_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_add_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_7_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_add_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_7_Y_WIDTH_2.v; hierarchy -top sat_add_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_7_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_add_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_7_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_add_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_7_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_add_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_7_Y_WIDTH_2.v; hierarchy -top sat_add_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_7_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_add_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_7_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_add_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_7_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_add_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_7_Y_WIDTH_2.v; hierarchy -top sat_add_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_7_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_add_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_7_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_add_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_7_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_add_A_SIGNED_0_B_SIGNED_0_A_WIDTH_10_B_WIDTH_2_Y_WIDTH_2.v; hierarchy -top sat_add_A_SIGNED_0_B_SIGNED_0_A_WIDTH_10_B_WIDTH_2_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_add_A_SIGNED_0_B_SIGNED_0_A_WIDTH_10_B_WIDTH_2_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_add_A_SIGNED_0_B_SIGNED_0_A_WIDTH_10_B_WIDTH_2_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_add_A_SIGNED_0_B_SIGNED_1_A_WIDTH_10_B_WIDTH_2_Y_WIDTH_2.v; hierarchy -top sat_add_A_SIGNED_0_B_SIGNED_1_A_WIDTH_10_B_WIDTH_2_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_add_A_SIGNED_0_B_SIGNED_1_A_WIDTH_10_B_WIDTH_2_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_add_A_SIGNED_0_B_SIGNED_1_A_WIDTH_10_B_WIDTH_2_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_add_A_SIGNED_1_B_SIGNED_0_A_WIDTH_10_B_WIDTH_2_Y_WIDTH_2.v; hierarchy -top sat_add_A_SIGNED_1_B_SIGNED_0_A_WIDTH_10_B_WIDTH_2_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_add_A_SIGNED_1_B_SIGNED_0_A_WIDTH_10_B_WIDTH_2_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_add_A_SIGNED_1_B_SIGNED_0_A_WIDTH_10_B_WIDTH_2_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_add_A_SIGNED_1_B_SIGNED_1_A_WIDTH_10_B_WIDTH_2_Y_WIDTH_2.v; hierarchy -top sat_add_A_SIGNED_1_B_SIGNED_1_A_WIDTH_10_B_WIDTH_2_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_add_A_SIGNED_1_B_SIGNED_1_A_WIDTH_10_B_WIDTH_2_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_add_A_SIGNED_1_B_SIGNED_1_A_WIDTH_10_B_WIDTH_2_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_add_A_SIGNED_0_B_SIGNED_0_A_WIDTH_1_B_WIDTH_6_Y_WIDTH_7.v; hierarchy -top sat_add_A_SIGNED_0_B_SIGNED_0_A_WIDTH_1_B_WIDTH_6_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_add_A_SIGNED_0_B_SIGNED_0_A_WIDTH_1_B_WIDTH_6_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_add_A_SIGNED_0_B_SIGNED_0_A_WIDTH_1_B_WIDTH_6_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_add_A_SIGNED_0_B_SIGNED_1_A_WIDTH_1_B_WIDTH_6_Y_WIDTH_7.v; hierarchy -top sat_add_A_SIGNED_0_B_SIGNED_1_A_WIDTH_1_B_WIDTH_6_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_add_A_SIGNED_0_B_SIGNED_1_A_WIDTH_1_B_WIDTH_6_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_add_A_SIGNED_0_B_SIGNED_1_A_WIDTH_1_B_WIDTH_6_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_add_A_SIGNED_1_B_SIGNED_0_A_WIDTH_1_B_WIDTH_6_Y_WIDTH_7.v; hierarchy -top sat_add_A_SIGNED_1_B_SIGNED_0_A_WIDTH_1_B_WIDTH_6_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_add_A_SIGNED_1_B_SIGNED_0_A_WIDTH_1_B_WIDTH_6_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_add_A_SIGNED_1_B_SIGNED_0_A_WIDTH_1_B_WIDTH_6_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_add_A_SIGNED_1_B_SIGNED_1_A_WIDTH_1_B_WIDTH_6_Y_WIDTH_7.v; hierarchy -top sat_add_A_SIGNED_1_B_SIGNED_1_A_WIDTH_1_B_WIDTH_6_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_add_A_SIGNED_1_B_SIGNED_1_A_WIDTH_1_B_WIDTH_6_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_add_A_SIGNED_1_B_SIGNED_1_A_WIDTH_1_B_WIDTH_6_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_add_A_SIGNED_0_B_SIGNED_0_A_WIDTH_8_B_WIDTH_10_Y_WIDTH_2.v; hierarchy -top sat_add_A_SIGNED_0_B_SIGNED_0_A_WIDTH_8_B_WIDTH_10_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_add_A_SIGNED_0_B_SIGNED_0_A_WIDTH_8_B_WIDTH_10_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_add_A_SIGNED_0_B_SIGNED_0_A_WIDTH_8_B_WIDTH_10_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_add_A_SIGNED_0_B_SIGNED_1_A_WIDTH_8_B_WIDTH_10_Y_WIDTH_2.v; hierarchy -top sat_add_A_SIGNED_0_B_SIGNED_1_A_WIDTH_8_B_WIDTH_10_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_add_A_SIGNED_0_B_SIGNED_1_A_WIDTH_8_B_WIDTH_10_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_add_A_SIGNED_0_B_SIGNED_1_A_WIDTH_8_B_WIDTH_10_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_add_A_SIGNED_1_B_SIGNED_0_A_WIDTH_8_B_WIDTH_10_Y_WIDTH_2.v; hierarchy -top sat_add_A_SIGNED_1_B_SIGNED_0_A_WIDTH_8_B_WIDTH_10_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_add_A_SIGNED_1_B_SIGNED_0_A_WIDTH_8_B_WIDTH_10_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_add_A_SIGNED_1_B_SIGNED_0_A_WIDTH_8_B_WIDTH_10_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_add_A_SIGNED_1_B_SIGNED_1_A_WIDTH_8_B_WIDTH_10_Y_WIDTH_2.v; hierarchy -top sat_add_A_SIGNED_1_B_SIGNED_1_A_WIDTH_8_B_WIDTH_10_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_add_A_SIGNED_1_B_SIGNED_1_A_WIDTH_8_B_WIDTH_10_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_add_A_SIGNED_1_B_SIGNED_1_A_WIDTH_8_B_WIDTH_10_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_add_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_9.v; hierarchy -top sat_add_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_9; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_add_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_9' -q -q 2>/dev/null || echo sat_add_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_9 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_add_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_9.v; hierarchy -top sat_add_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_9; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_add_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_9' -q -q 2>/dev/null || echo sat_add_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_9 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_add_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_9.v; hierarchy -top sat_add_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_9; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_add_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_9' -q -q 2>/dev/null || echo sat_add_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_9 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_add_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_9.v; hierarchy -top sat_add_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_9; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_add_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_9' -q -q 2>/dev/null || echo sat_add_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_9 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_add_A_SIGNED_0_B_SIGNED_0_A_WIDTH_8_B_WIDTH_2_Y_WIDTH_2.v; hierarchy -top sat_add_A_SIGNED_0_B_SIGNED_0_A_WIDTH_8_B_WIDTH_2_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_add_A_SIGNED_0_B_SIGNED_0_A_WIDTH_8_B_WIDTH_2_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_add_A_SIGNED_0_B_SIGNED_0_A_WIDTH_8_B_WIDTH_2_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_add_A_SIGNED_0_B_SIGNED_1_A_WIDTH_8_B_WIDTH_2_Y_WIDTH_2.v; hierarchy -top sat_add_A_SIGNED_0_B_SIGNED_1_A_WIDTH_8_B_WIDTH_2_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_add_A_SIGNED_0_B_SIGNED_1_A_WIDTH_8_B_WIDTH_2_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_add_A_SIGNED_0_B_SIGNED_1_A_WIDTH_8_B_WIDTH_2_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_add_A_SIGNED_1_B_SIGNED_0_A_WIDTH_8_B_WIDTH_2_Y_WIDTH_2.v; hierarchy -top sat_add_A_SIGNED_1_B_SIGNED_0_A_WIDTH_8_B_WIDTH_2_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_add_A_SIGNED_1_B_SIGNED_0_A_WIDTH_8_B_WIDTH_2_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_add_A_SIGNED_1_B_SIGNED_0_A_WIDTH_8_B_WIDTH_2_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_add_A_SIGNED_1_B_SIGNED_1_A_WIDTH_8_B_WIDTH_2_Y_WIDTH_2.v; hierarchy -top sat_add_A_SIGNED_1_B_SIGNED_1_A_WIDTH_8_B_WIDTH_2_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_add_A_SIGNED_1_B_SIGNED_1_A_WIDTH_8_B_WIDTH_2_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_add_A_SIGNED_1_B_SIGNED_1_A_WIDTH_8_B_WIDTH_2_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_add_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_6.v; hierarchy -top sat_add_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_add_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_add_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_add_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_6.v; hierarchy -top sat_add_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_add_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_add_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_add_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_6.v; hierarchy -top sat_add_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_add_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_add_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_add_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_6.v; hierarchy -top sat_add_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_add_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_add_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_add_A_SIGNED_0_B_SIGNED_0_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_1.v; hierarchy -top sat_add_A_SIGNED_0_B_SIGNED_0_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_add_A_SIGNED_0_B_SIGNED_0_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_add_A_SIGNED_0_B_SIGNED_0_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_add_A_SIGNED_0_B_SIGNED_1_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_1.v; hierarchy -top sat_add_A_SIGNED_0_B_SIGNED_1_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_add_A_SIGNED_0_B_SIGNED_1_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_add_A_SIGNED_0_B_SIGNED_1_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_add_A_SIGNED_1_B_SIGNED_0_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_1.v; hierarchy -top sat_add_A_SIGNED_1_B_SIGNED_0_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_add_A_SIGNED_1_B_SIGNED_0_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_add_A_SIGNED_1_B_SIGNED_0_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_add_A_SIGNED_1_B_SIGNED_1_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_1.v; hierarchy -top sat_add_A_SIGNED_1_B_SIGNED_1_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_add_A_SIGNED_1_B_SIGNED_1_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_add_A_SIGNED_1_B_SIGNED_1_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_add_A_SIGNED_0_B_SIGNED_0_A_WIDTH_10_B_WIDTH_6_Y_WIDTH_8.v; hierarchy -top sat_add_A_SIGNED_0_B_SIGNED_0_A_WIDTH_10_B_WIDTH_6_Y_WIDTH_8; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_add_A_SIGNED_0_B_SIGNED_0_A_WIDTH_10_B_WIDTH_6_Y_WIDTH_8' -q -q 2>/dev/null || echo sat_add_A_SIGNED_0_B_SIGNED_0_A_WIDTH_10_B_WIDTH_6_Y_WIDTH_8 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_add_A_SIGNED_0_B_SIGNED_1_A_WIDTH_10_B_WIDTH_6_Y_WIDTH_8.v; hierarchy -top sat_add_A_SIGNED_0_B_SIGNED_1_A_WIDTH_10_B_WIDTH_6_Y_WIDTH_8; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_add_A_SIGNED_0_B_SIGNED_1_A_WIDTH_10_B_WIDTH_6_Y_WIDTH_8' -q -q 2>/dev/null || echo sat_add_A_SIGNED_0_B_SIGNED_1_A_WIDTH_10_B_WIDTH_6_Y_WIDTH_8 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_add_A_SIGNED_1_B_SIGNED_0_A_WIDTH_10_B_WIDTH_6_Y_WIDTH_8.v; hierarchy -top sat_add_A_SIGNED_1_B_SIGNED_0_A_WIDTH_10_B_WIDTH_6_Y_WIDTH_8; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_add_A_SIGNED_1_B_SIGNED_0_A_WIDTH_10_B_WIDTH_6_Y_WIDTH_8' -q -q 2>/dev/null || echo sat_add_A_SIGNED_1_B_SIGNED_0_A_WIDTH_10_B_WIDTH_6_Y_WIDTH_8 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_add_A_SIGNED_1_B_SIGNED_1_A_WIDTH_10_B_WIDTH_6_Y_WIDTH_8.v; hierarchy -top sat_add_A_SIGNED_1_B_SIGNED_1_A_WIDTH_10_B_WIDTH_6_Y_WIDTH_8; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_add_A_SIGNED_1_B_SIGNED_1_A_WIDTH_10_B_WIDTH_6_Y_WIDTH_8' -q -q 2>/dev/null || echo sat_add_A_SIGNED_1_B_SIGNED_1_A_WIDTH_10_B_WIDTH_6_Y_WIDTH_8 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_add_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_3.v; hierarchy -top sat_add_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_add_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_3' -q -q 2>/dev/null || echo sat_add_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_add_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_3.v; hierarchy -top sat_add_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_add_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_3' -q -q 2>/dev/null || echo sat_add_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_add_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_3.v; hierarchy -top sat_add_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_add_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_3' -q -q 2>/dev/null || echo sat_add_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_add_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_3.v; hierarchy -top sat_add_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_add_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_3' -q -q 2>/dev/null || echo sat_add_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_add_A_SIGNED_0_B_SIGNED_0_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_5.v; hierarchy -top sat_add_A_SIGNED_0_B_SIGNED_0_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_5; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_add_A_SIGNED_0_B_SIGNED_0_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_5' -q -q 2>/dev/null || echo sat_add_A_SIGNED_0_B_SIGNED_0_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_5 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_add_A_SIGNED_0_B_SIGNED_1_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_5.v; hierarchy -top sat_add_A_SIGNED_0_B_SIGNED_1_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_5; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_add_A_SIGNED_0_B_SIGNED_1_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_5' -q -q 2>/dev/null || echo sat_add_A_SIGNED_0_B_SIGNED_1_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_5 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_add_A_SIGNED_1_B_SIGNED_0_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_5.v; hierarchy -top sat_add_A_SIGNED_1_B_SIGNED_0_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_5; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_add_A_SIGNED_1_B_SIGNED_0_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_5' -q -q 2>/dev/null || echo sat_add_A_SIGNED_1_B_SIGNED_0_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_5 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_add_A_SIGNED_1_B_SIGNED_1_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_5.v; hierarchy -top sat_add_A_SIGNED_1_B_SIGNED_1_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_5; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_add_A_SIGNED_1_B_SIGNED_1_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_5' -q -q 2>/dev/null || echo sat_add_A_SIGNED_1_B_SIGNED_1_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_5 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_add_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_7_Y_WIDTH_7.v; hierarchy -top sat_add_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_7_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_add_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_7_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_add_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_7_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_add_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_7_Y_WIDTH_7.v; hierarchy -top sat_add_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_7_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_add_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_7_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_add_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_7_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_add_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_7_Y_WIDTH_7.v; hierarchy -top sat_add_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_7_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_add_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_7_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_add_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_7_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_add_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_7_Y_WIDTH_7.v; hierarchy -top sat_add_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_7_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_add_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_7_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_add_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_7_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_add_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_1_Y_WIDTH_1.v; hierarchy -top sat_add_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_1_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_add_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_1_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_add_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_1_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_add_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_1_Y_WIDTH_1.v; hierarchy -top sat_add_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_1_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_add_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_1_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_add_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_1_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_add_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_1_Y_WIDTH_1.v; hierarchy -top sat_add_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_1_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_add_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_1_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_add_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_1_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_add_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_1_Y_WIDTH_1.v; hierarchy -top sat_add_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_1_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_add_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_1_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_add_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_1_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_add_A_SIGNED_0_B_SIGNED_0_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_7.v; hierarchy -top sat_add_A_SIGNED_0_B_SIGNED_0_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_add_A_SIGNED_0_B_SIGNED_0_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_add_A_SIGNED_0_B_SIGNED_0_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_add_A_SIGNED_0_B_SIGNED_1_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_7.v; hierarchy -top sat_add_A_SIGNED_0_B_SIGNED_1_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_add_A_SIGNED_0_B_SIGNED_1_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_add_A_SIGNED_0_B_SIGNED_1_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_add_A_SIGNED_1_B_SIGNED_0_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_7.v; hierarchy -top sat_add_A_SIGNED_1_B_SIGNED_0_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_add_A_SIGNED_1_B_SIGNED_0_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_add_A_SIGNED_1_B_SIGNED_0_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_add_A_SIGNED_1_B_SIGNED_1_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_7.v; hierarchy -top sat_add_A_SIGNED_1_B_SIGNED_1_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_add_A_SIGNED_1_B_SIGNED_1_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_add_A_SIGNED_1_B_SIGNED_1_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_add_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_7.v; hierarchy -top sat_add_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_add_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_add_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_add_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_7.v; hierarchy -top sat_add_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_add_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_add_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_add_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_7.v; hierarchy -top sat_add_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_add_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_add_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_add_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_7.v; hierarchy -top sat_add_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_add_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_add_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_add_A_SIGNED_0_B_SIGNED_0_A_WIDTH_8_B_WIDTH_9_Y_WIDTH_8.v; hierarchy -top sat_add_A_SIGNED_0_B_SIGNED_0_A_WIDTH_8_B_WIDTH_9_Y_WIDTH_8; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_add_A_SIGNED_0_B_SIGNED_0_A_WIDTH_8_B_WIDTH_9_Y_WIDTH_8' -q -q 2>/dev/null || echo sat_add_A_SIGNED_0_B_SIGNED_0_A_WIDTH_8_B_WIDTH_9_Y_WIDTH_8 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_add_A_SIGNED_0_B_SIGNED_1_A_WIDTH_8_B_WIDTH_9_Y_WIDTH_8.v; hierarchy -top sat_add_A_SIGNED_0_B_SIGNED_1_A_WIDTH_8_B_WIDTH_9_Y_WIDTH_8; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_add_A_SIGNED_0_B_SIGNED_1_A_WIDTH_8_B_WIDTH_9_Y_WIDTH_8' -q -q 2>/dev/null || echo sat_add_A_SIGNED_0_B_SIGNED_1_A_WIDTH_8_B_WIDTH_9_Y_WIDTH_8 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_add_A_SIGNED_1_B_SIGNED_0_A_WIDTH_8_B_WIDTH_9_Y_WIDTH_8.v; hierarchy -top sat_add_A_SIGNED_1_B_SIGNED_0_A_WIDTH_8_B_WIDTH_9_Y_WIDTH_8; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_add_A_SIGNED_1_B_SIGNED_0_A_WIDTH_8_B_WIDTH_9_Y_WIDTH_8' -q -q 2>/dev/null || echo sat_add_A_SIGNED_1_B_SIGNED_0_A_WIDTH_8_B_WIDTH_9_Y_WIDTH_8 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_add_A_SIGNED_1_B_SIGNED_1_A_WIDTH_8_B_WIDTH_9_Y_WIDTH_8.v; hierarchy -top sat_add_A_SIGNED_1_B_SIGNED_1_A_WIDTH_8_B_WIDTH_9_Y_WIDTH_8; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_add_A_SIGNED_1_B_SIGNED_1_A_WIDTH_8_B_WIDTH_9_Y_WIDTH_8' -q -q 2>/dev/null || echo sat_add_A_SIGNED_1_B_SIGNED_1_A_WIDTH_8_B_WIDTH_9_Y_WIDTH_8 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_add_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_5_Y_WIDTH_7.v; hierarchy -top sat_add_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_5_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_add_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_5_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_add_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_5_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_add_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_5_Y_WIDTH_7.v; hierarchy -top sat_add_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_5_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_add_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_5_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_add_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_5_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_add_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_5_Y_WIDTH_7.v; hierarchy -top sat_add_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_5_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_add_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_5_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_add_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_5_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_add_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_5_Y_WIDTH_7.v; hierarchy -top sat_add_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_5_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_add_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_5_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_add_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_5_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_add_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_4.v; hierarchy -top sat_add_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_add_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_add_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_add_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_4.v; hierarchy -top sat_add_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_add_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_add_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_add_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_4.v; hierarchy -top sat_add_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_add_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_add_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_add_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_4.v; hierarchy -top sat_add_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_add_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_add_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_add_A_SIGNED_0_B_SIGNED_0_A_WIDTH_9_B_WIDTH_4_Y_WIDTH_7.v; hierarchy -top sat_add_A_SIGNED_0_B_SIGNED_0_A_WIDTH_9_B_WIDTH_4_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_add_A_SIGNED_0_B_SIGNED_0_A_WIDTH_9_B_WIDTH_4_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_add_A_SIGNED_0_B_SIGNED_0_A_WIDTH_9_B_WIDTH_4_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_add_A_SIGNED_0_B_SIGNED_1_A_WIDTH_9_B_WIDTH_4_Y_WIDTH_7.v; hierarchy -top sat_add_A_SIGNED_0_B_SIGNED_1_A_WIDTH_9_B_WIDTH_4_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_add_A_SIGNED_0_B_SIGNED_1_A_WIDTH_9_B_WIDTH_4_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_add_A_SIGNED_0_B_SIGNED_1_A_WIDTH_9_B_WIDTH_4_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_add_A_SIGNED_1_B_SIGNED_0_A_WIDTH_9_B_WIDTH_4_Y_WIDTH_7.v; hierarchy -top sat_add_A_SIGNED_1_B_SIGNED_0_A_WIDTH_9_B_WIDTH_4_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_add_A_SIGNED_1_B_SIGNED_0_A_WIDTH_9_B_WIDTH_4_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_add_A_SIGNED_1_B_SIGNED_0_A_WIDTH_9_B_WIDTH_4_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_add_A_SIGNED_1_B_SIGNED_1_A_WIDTH_9_B_WIDTH_4_Y_WIDTH_7.v; hierarchy -top sat_add_A_SIGNED_1_B_SIGNED_1_A_WIDTH_9_B_WIDTH_4_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_add_A_SIGNED_1_B_SIGNED_1_A_WIDTH_9_B_WIDTH_4_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_add_A_SIGNED_1_B_SIGNED_1_A_WIDTH_9_B_WIDTH_4_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_add_A_SIGNED_0_B_SIGNED_0_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_9.v; hierarchy -top sat_add_A_SIGNED_0_B_SIGNED_0_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_9; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_add_A_SIGNED_0_B_SIGNED_0_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_9' -q -q 2>/dev/null || echo sat_add_A_SIGNED_0_B_SIGNED_0_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_9 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_add_A_SIGNED_0_B_SIGNED_1_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_9.v; hierarchy -top sat_add_A_SIGNED_0_B_SIGNED_1_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_9; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_add_A_SIGNED_0_B_SIGNED_1_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_9' -q -q 2>/dev/null || echo sat_add_A_SIGNED_0_B_SIGNED_1_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_9 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_add_A_SIGNED_1_B_SIGNED_0_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_9.v; hierarchy -top sat_add_A_SIGNED_1_B_SIGNED_0_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_9; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_add_A_SIGNED_1_B_SIGNED_0_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_9' -q -q 2>/dev/null || echo sat_add_A_SIGNED_1_B_SIGNED_0_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_9 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_add_A_SIGNED_1_B_SIGNED_1_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_9.v; hierarchy -top sat_add_A_SIGNED_1_B_SIGNED_1_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_9; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_add_A_SIGNED_1_B_SIGNED_1_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_9' -q -q 2>/dev/null || echo sat_add_A_SIGNED_1_B_SIGNED_1_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_9 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_add_A_SIGNED_0_B_SIGNED_0_A_WIDTH_4_B_WIDTH_8_Y_WIDTH_10.v; hierarchy -top sat_add_A_SIGNED_0_B_SIGNED_0_A_WIDTH_4_B_WIDTH_8_Y_WIDTH_10; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_add_A_SIGNED_0_B_SIGNED_0_A_WIDTH_4_B_WIDTH_8_Y_WIDTH_10' -q -q 2>/dev/null || echo sat_add_A_SIGNED_0_B_SIGNED_0_A_WIDTH_4_B_WIDTH_8_Y_WIDTH_10 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_add_A_SIGNED_0_B_SIGNED_1_A_WIDTH_4_B_WIDTH_8_Y_WIDTH_10.v; hierarchy -top sat_add_A_SIGNED_0_B_SIGNED_1_A_WIDTH_4_B_WIDTH_8_Y_WIDTH_10; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_add_A_SIGNED_0_B_SIGNED_1_A_WIDTH_4_B_WIDTH_8_Y_WIDTH_10' -q -q 2>/dev/null || echo sat_add_A_SIGNED_0_B_SIGNED_1_A_WIDTH_4_B_WIDTH_8_Y_WIDTH_10 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_add_A_SIGNED_1_B_SIGNED_0_A_WIDTH_4_B_WIDTH_8_Y_WIDTH_10.v; hierarchy -top sat_add_A_SIGNED_1_B_SIGNED_0_A_WIDTH_4_B_WIDTH_8_Y_WIDTH_10; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_add_A_SIGNED_1_B_SIGNED_0_A_WIDTH_4_B_WIDTH_8_Y_WIDTH_10' -q -q 2>/dev/null || echo sat_add_A_SIGNED_1_B_SIGNED_0_A_WIDTH_4_B_WIDTH_8_Y_WIDTH_10 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_add_A_SIGNED_1_B_SIGNED_1_A_WIDTH_4_B_WIDTH_8_Y_WIDTH_10.v; hierarchy -top sat_add_A_SIGNED_1_B_SIGNED_1_A_WIDTH_4_B_WIDTH_8_Y_WIDTH_10; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_add_A_SIGNED_1_B_SIGNED_1_A_WIDTH_4_B_WIDTH_8_Y_WIDTH_10' -q -q 2>/dev/null || echo sat_add_A_SIGNED_1_B_SIGNED_1_A_WIDTH_4_B_WIDTH_8_Y_WIDTH_10 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sub_A_SIGNED_0_B_SIGNED_0_A_WIDTH_1_B_WIDTH_1_Y_WIDTH_1.v; hierarchy -top sat_sub_A_SIGNED_0_B_SIGNED_0_A_WIDTH_1_B_WIDTH_1_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sub_A_SIGNED_0_B_SIGNED_0_A_WIDTH_1_B_WIDTH_1_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_sub_A_SIGNED_0_B_SIGNED_0_A_WIDTH_1_B_WIDTH_1_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sub_A_SIGNED_0_B_SIGNED_1_A_WIDTH_1_B_WIDTH_1_Y_WIDTH_1.v; hierarchy -top sat_sub_A_SIGNED_0_B_SIGNED_1_A_WIDTH_1_B_WIDTH_1_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sub_A_SIGNED_0_B_SIGNED_1_A_WIDTH_1_B_WIDTH_1_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_sub_A_SIGNED_0_B_SIGNED_1_A_WIDTH_1_B_WIDTH_1_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sub_A_SIGNED_1_B_SIGNED_0_A_WIDTH_1_B_WIDTH_1_Y_WIDTH_1.v; hierarchy -top sat_sub_A_SIGNED_1_B_SIGNED_0_A_WIDTH_1_B_WIDTH_1_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sub_A_SIGNED_1_B_SIGNED_0_A_WIDTH_1_B_WIDTH_1_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_sub_A_SIGNED_1_B_SIGNED_0_A_WIDTH_1_B_WIDTH_1_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sub_A_SIGNED_1_B_SIGNED_1_A_WIDTH_1_B_WIDTH_1_Y_WIDTH_1.v; hierarchy -top sat_sub_A_SIGNED_1_B_SIGNED_1_A_WIDTH_1_B_WIDTH_1_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sub_A_SIGNED_1_B_SIGNED_1_A_WIDTH_1_B_WIDTH_1_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_sub_A_SIGNED_1_B_SIGNED_1_A_WIDTH_1_B_WIDTH_1_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sub_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_4_Y_WIDTH_6.v; hierarchy -top sat_sub_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_4_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sub_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_4_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_sub_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_4_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sub_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_4_Y_WIDTH_6.v; hierarchy -top sat_sub_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_4_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sub_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_4_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_sub_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_4_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sub_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_4_Y_WIDTH_6.v; hierarchy -top sat_sub_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_4_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sub_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_4_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_sub_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_4_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sub_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_4_Y_WIDTH_6.v; hierarchy -top sat_sub_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_4_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sub_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_4_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_sub_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_4_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sub_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4.v; hierarchy -top sat_sub_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sub_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_sub_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sub_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4.v; hierarchy -top sat_sub_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sub_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_sub_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sub_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4.v; hierarchy -top sat_sub_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sub_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_sub_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sub_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4.v; hierarchy -top sat_sub_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sub_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_sub_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sub_A_SIGNED_0_B_SIGNED_0_A_WIDTH_4_B_WIDTH_3_Y_WIDTH_6.v; hierarchy -top sat_sub_A_SIGNED_0_B_SIGNED_0_A_WIDTH_4_B_WIDTH_3_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sub_A_SIGNED_0_B_SIGNED_0_A_WIDTH_4_B_WIDTH_3_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_sub_A_SIGNED_0_B_SIGNED_0_A_WIDTH_4_B_WIDTH_3_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sub_A_SIGNED_0_B_SIGNED_1_A_WIDTH_4_B_WIDTH_3_Y_WIDTH_6.v; hierarchy -top sat_sub_A_SIGNED_0_B_SIGNED_1_A_WIDTH_4_B_WIDTH_3_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sub_A_SIGNED_0_B_SIGNED_1_A_WIDTH_4_B_WIDTH_3_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_sub_A_SIGNED_0_B_SIGNED_1_A_WIDTH_4_B_WIDTH_3_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sub_A_SIGNED_1_B_SIGNED_0_A_WIDTH_4_B_WIDTH_3_Y_WIDTH_6.v; hierarchy -top sat_sub_A_SIGNED_1_B_SIGNED_0_A_WIDTH_4_B_WIDTH_3_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sub_A_SIGNED_1_B_SIGNED_0_A_WIDTH_4_B_WIDTH_3_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_sub_A_SIGNED_1_B_SIGNED_0_A_WIDTH_4_B_WIDTH_3_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sub_A_SIGNED_1_B_SIGNED_1_A_WIDTH_4_B_WIDTH_3_Y_WIDTH_6.v; hierarchy -top sat_sub_A_SIGNED_1_B_SIGNED_1_A_WIDTH_4_B_WIDTH_3_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sub_A_SIGNED_1_B_SIGNED_1_A_WIDTH_4_B_WIDTH_3_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_sub_A_SIGNED_1_B_SIGNED_1_A_WIDTH_4_B_WIDTH_3_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sub_A_SIGNED_0_B_SIGNED_0_A_WIDTH_4_B_WIDTH_6_Y_WIDTH_3.v; hierarchy -top sat_sub_A_SIGNED_0_B_SIGNED_0_A_WIDTH_4_B_WIDTH_6_Y_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sub_A_SIGNED_0_B_SIGNED_0_A_WIDTH_4_B_WIDTH_6_Y_WIDTH_3' -q -q 2>/dev/null || echo sat_sub_A_SIGNED_0_B_SIGNED_0_A_WIDTH_4_B_WIDTH_6_Y_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sub_A_SIGNED_0_B_SIGNED_1_A_WIDTH_4_B_WIDTH_6_Y_WIDTH_3.v; hierarchy -top sat_sub_A_SIGNED_0_B_SIGNED_1_A_WIDTH_4_B_WIDTH_6_Y_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sub_A_SIGNED_0_B_SIGNED_1_A_WIDTH_4_B_WIDTH_6_Y_WIDTH_3' -q -q 2>/dev/null || echo sat_sub_A_SIGNED_0_B_SIGNED_1_A_WIDTH_4_B_WIDTH_6_Y_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sub_A_SIGNED_1_B_SIGNED_0_A_WIDTH_4_B_WIDTH_6_Y_WIDTH_3.v; hierarchy -top sat_sub_A_SIGNED_1_B_SIGNED_0_A_WIDTH_4_B_WIDTH_6_Y_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sub_A_SIGNED_1_B_SIGNED_0_A_WIDTH_4_B_WIDTH_6_Y_WIDTH_3' -q -q 2>/dev/null || echo sat_sub_A_SIGNED_1_B_SIGNED_0_A_WIDTH_4_B_WIDTH_6_Y_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sub_A_SIGNED_1_B_SIGNED_1_A_WIDTH_4_B_WIDTH_6_Y_WIDTH_3.v; hierarchy -top sat_sub_A_SIGNED_1_B_SIGNED_1_A_WIDTH_4_B_WIDTH_6_Y_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sub_A_SIGNED_1_B_SIGNED_1_A_WIDTH_4_B_WIDTH_6_Y_WIDTH_3' -q -q 2>/dev/null || echo sat_sub_A_SIGNED_1_B_SIGNED_1_A_WIDTH_4_B_WIDTH_6_Y_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sub_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_4.v; hierarchy -top sat_sub_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sub_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_sub_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sub_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_4.v; hierarchy -top sat_sub_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sub_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_sub_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sub_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_4.v; hierarchy -top sat_sub_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sub_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_sub_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sub_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_4.v; hierarchy -top sat_sub_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sub_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_sub_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sub_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_3.v; hierarchy -top sat_sub_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sub_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_3' -q -q 2>/dev/null || echo sat_sub_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sub_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_3.v; hierarchy -top sat_sub_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sub_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_3' -q -q 2>/dev/null || echo sat_sub_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sub_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_3.v; hierarchy -top sat_sub_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sub_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_3' -q -q 2>/dev/null || echo sat_sub_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sub_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_3.v; hierarchy -top sat_sub_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sub_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_3' -q -q 2>/dev/null || echo sat_sub_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sub_A_SIGNED_0_B_SIGNED_0_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_1.v; hierarchy -top sat_sub_A_SIGNED_0_B_SIGNED_0_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sub_A_SIGNED_0_B_SIGNED_0_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_sub_A_SIGNED_0_B_SIGNED_0_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sub_A_SIGNED_0_B_SIGNED_1_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_1.v; hierarchy -top sat_sub_A_SIGNED_0_B_SIGNED_1_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sub_A_SIGNED_0_B_SIGNED_1_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_sub_A_SIGNED_0_B_SIGNED_1_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sub_A_SIGNED_1_B_SIGNED_0_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_1.v; hierarchy -top sat_sub_A_SIGNED_1_B_SIGNED_0_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sub_A_SIGNED_1_B_SIGNED_0_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_sub_A_SIGNED_1_B_SIGNED_0_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sub_A_SIGNED_1_B_SIGNED_1_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_1.v; hierarchy -top sat_sub_A_SIGNED_1_B_SIGNED_1_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sub_A_SIGNED_1_B_SIGNED_1_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_sub_A_SIGNED_1_B_SIGNED_1_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sub_A_SIGNED_0_B_SIGNED_0_A_WIDTH_8_B_WIDTH_6_Y_WIDTH_1.v; hierarchy -top sat_sub_A_SIGNED_0_B_SIGNED_0_A_WIDTH_8_B_WIDTH_6_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sub_A_SIGNED_0_B_SIGNED_0_A_WIDTH_8_B_WIDTH_6_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_sub_A_SIGNED_0_B_SIGNED_0_A_WIDTH_8_B_WIDTH_6_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sub_A_SIGNED_0_B_SIGNED_1_A_WIDTH_8_B_WIDTH_6_Y_WIDTH_1.v; hierarchy -top sat_sub_A_SIGNED_0_B_SIGNED_1_A_WIDTH_8_B_WIDTH_6_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sub_A_SIGNED_0_B_SIGNED_1_A_WIDTH_8_B_WIDTH_6_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_sub_A_SIGNED_0_B_SIGNED_1_A_WIDTH_8_B_WIDTH_6_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sub_A_SIGNED_1_B_SIGNED_0_A_WIDTH_8_B_WIDTH_6_Y_WIDTH_1.v; hierarchy -top sat_sub_A_SIGNED_1_B_SIGNED_0_A_WIDTH_8_B_WIDTH_6_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sub_A_SIGNED_1_B_SIGNED_0_A_WIDTH_8_B_WIDTH_6_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_sub_A_SIGNED_1_B_SIGNED_0_A_WIDTH_8_B_WIDTH_6_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sub_A_SIGNED_1_B_SIGNED_1_A_WIDTH_8_B_WIDTH_6_Y_WIDTH_1.v; hierarchy -top sat_sub_A_SIGNED_1_B_SIGNED_1_A_WIDTH_8_B_WIDTH_6_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sub_A_SIGNED_1_B_SIGNED_1_A_WIDTH_8_B_WIDTH_6_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_sub_A_SIGNED_1_B_SIGNED_1_A_WIDTH_8_B_WIDTH_6_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sub_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1.v; hierarchy -top sat_sub_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sub_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_sub_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sub_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1.v; hierarchy -top sat_sub_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sub_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_sub_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sub_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1.v; hierarchy -top sat_sub_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sub_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_sub_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sub_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1.v; hierarchy -top sat_sub_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sub_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_sub_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sub_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_4_Y_WIDTH_6.v; hierarchy -top sat_sub_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_4_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sub_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_4_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_sub_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_4_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sub_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_4_Y_WIDTH_6.v; hierarchy -top sat_sub_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_4_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sub_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_4_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_sub_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_4_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sub_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_4_Y_WIDTH_6.v; hierarchy -top sat_sub_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_4_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sub_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_4_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_sub_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_4_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sub_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_4_Y_WIDTH_6.v; hierarchy -top sat_sub_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_4_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sub_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_4_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_sub_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_4_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sub_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_4.v; hierarchy -top sat_sub_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sub_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_sub_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sub_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_4.v; hierarchy -top sat_sub_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sub_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_sub_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sub_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_4.v; hierarchy -top sat_sub_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sub_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_sub_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sub_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_4.v; hierarchy -top sat_sub_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sub_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_sub_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sub_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_8_Y_WIDTH_4.v; hierarchy -top sat_sub_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_8_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sub_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_8_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_sub_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_8_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sub_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_8_Y_WIDTH_4.v; hierarchy -top sat_sub_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_8_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sub_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_8_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_sub_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_8_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sub_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_8_Y_WIDTH_4.v; hierarchy -top sat_sub_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_8_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sub_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_8_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_sub_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_8_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sub_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_8_Y_WIDTH_4.v; hierarchy -top sat_sub_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_8_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sub_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_8_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_sub_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_8_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sub_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_7.v; hierarchy -top sat_sub_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sub_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_sub_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sub_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_7.v; hierarchy -top sat_sub_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sub_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_sub_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sub_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_7.v; hierarchy -top sat_sub_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sub_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_sub_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sub_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_7.v; hierarchy -top sat_sub_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sub_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_sub_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sub_A_SIGNED_0_B_SIGNED_0_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_6.v; hierarchy -top sat_sub_A_SIGNED_0_B_SIGNED_0_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sub_A_SIGNED_0_B_SIGNED_0_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_sub_A_SIGNED_0_B_SIGNED_0_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sub_A_SIGNED_0_B_SIGNED_1_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_6.v; hierarchy -top sat_sub_A_SIGNED_0_B_SIGNED_1_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sub_A_SIGNED_0_B_SIGNED_1_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_sub_A_SIGNED_0_B_SIGNED_1_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sub_A_SIGNED_1_B_SIGNED_0_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_6.v; hierarchy -top sat_sub_A_SIGNED_1_B_SIGNED_0_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sub_A_SIGNED_1_B_SIGNED_0_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_sub_A_SIGNED_1_B_SIGNED_0_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sub_A_SIGNED_1_B_SIGNED_1_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_6.v; hierarchy -top sat_sub_A_SIGNED_1_B_SIGNED_1_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sub_A_SIGNED_1_B_SIGNED_1_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_sub_A_SIGNED_1_B_SIGNED_1_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sub_A_SIGNED_0_B_SIGNED_0_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_2.v; hierarchy -top sat_sub_A_SIGNED_0_B_SIGNED_0_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sub_A_SIGNED_0_B_SIGNED_0_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_sub_A_SIGNED_0_B_SIGNED_0_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sub_A_SIGNED_0_B_SIGNED_1_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_2.v; hierarchy -top sat_sub_A_SIGNED_0_B_SIGNED_1_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sub_A_SIGNED_0_B_SIGNED_1_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_sub_A_SIGNED_0_B_SIGNED_1_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sub_A_SIGNED_1_B_SIGNED_0_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_2.v; hierarchy -top sat_sub_A_SIGNED_1_B_SIGNED_0_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sub_A_SIGNED_1_B_SIGNED_0_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_sub_A_SIGNED_1_B_SIGNED_0_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sub_A_SIGNED_1_B_SIGNED_1_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_2.v; hierarchy -top sat_sub_A_SIGNED_1_B_SIGNED_1_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sub_A_SIGNED_1_B_SIGNED_1_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_sub_A_SIGNED_1_B_SIGNED_1_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sub_A_SIGNED_0_B_SIGNED_0_A_WIDTH_9_B_WIDTH_8_Y_WIDTH_2.v; hierarchy -top sat_sub_A_SIGNED_0_B_SIGNED_0_A_WIDTH_9_B_WIDTH_8_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sub_A_SIGNED_0_B_SIGNED_0_A_WIDTH_9_B_WIDTH_8_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_sub_A_SIGNED_0_B_SIGNED_0_A_WIDTH_9_B_WIDTH_8_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sub_A_SIGNED_0_B_SIGNED_1_A_WIDTH_9_B_WIDTH_8_Y_WIDTH_2.v; hierarchy -top sat_sub_A_SIGNED_0_B_SIGNED_1_A_WIDTH_9_B_WIDTH_8_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sub_A_SIGNED_0_B_SIGNED_1_A_WIDTH_9_B_WIDTH_8_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_sub_A_SIGNED_0_B_SIGNED_1_A_WIDTH_9_B_WIDTH_8_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sub_A_SIGNED_1_B_SIGNED_0_A_WIDTH_9_B_WIDTH_8_Y_WIDTH_2.v; hierarchy -top sat_sub_A_SIGNED_1_B_SIGNED_0_A_WIDTH_9_B_WIDTH_8_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sub_A_SIGNED_1_B_SIGNED_0_A_WIDTH_9_B_WIDTH_8_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_sub_A_SIGNED_1_B_SIGNED_0_A_WIDTH_9_B_WIDTH_8_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sub_A_SIGNED_1_B_SIGNED_1_A_WIDTH_9_B_WIDTH_8_Y_WIDTH_2.v; hierarchy -top sat_sub_A_SIGNED_1_B_SIGNED_1_A_WIDTH_9_B_WIDTH_8_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sub_A_SIGNED_1_B_SIGNED_1_A_WIDTH_9_B_WIDTH_8_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_sub_A_SIGNED_1_B_SIGNED_1_A_WIDTH_9_B_WIDTH_8_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sub_A_SIGNED_0_B_SIGNED_0_A_WIDTH_10_B_WIDTH_1_Y_WIDTH_8.v; hierarchy -top sat_sub_A_SIGNED_0_B_SIGNED_0_A_WIDTH_10_B_WIDTH_1_Y_WIDTH_8; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sub_A_SIGNED_0_B_SIGNED_0_A_WIDTH_10_B_WIDTH_1_Y_WIDTH_8' -q -q 2>/dev/null || echo sat_sub_A_SIGNED_0_B_SIGNED_0_A_WIDTH_10_B_WIDTH_1_Y_WIDTH_8 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sub_A_SIGNED_0_B_SIGNED_1_A_WIDTH_10_B_WIDTH_1_Y_WIDTH_8.v; hierarchy -top sat_sub_A_SIGNED_0_B_SIGNED_1_A_WIDTH_10_B_WIDTH_1_Y_WIDTH_8; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sub_A_SIGNED_0_B_SIGNED_1_A_WIDTH_10_B_WIDTH_1_Y_WIDTH_8' -q -q 2>/dev/null || echo sat_sub_A_SIGNED_0_B_SIGNED_1_A_WIDTH_10_B_WIDTH_1_Y_WIDTH_8 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sub_A_SIGNED_1_B_SIGNED_0_A_WIDTH_10_B_WIDTH_1_Y_WIDTH_8.v; hierarchy -top sat_sub_A_SIGNED_1_B_SIGNED_0_A_WIDTH_10_B_WIDTH_1_Y_WIDTH_8; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sub_A_SIGNED_1_B_SIGNED_0_A_WIDTH_10_B_WIDTH_1_Y_WIDTH_8' -q -q 2>/dev/null || echo sat_sub_A_SIGNED_1_B_SIGNED_0_A_WIDTH_10_B_WIDTH_1_Y_WIDTH_8 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sub_A_SIGNED_1_B_SIGNED_1_A_WIDTH_10_B_WIDTH_1_Y_WIDTH_8.v; hierarchy -top sat_sub_A_SIGNED_1_B_SIGNED_1_A_WIDTH_10_B_WIDTH_1_Y_WIDTH_8; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sub_A_SIGNED_1_B_SIGNED_1_A_WIDTH_10_B_WIDTH_1_Y_WIDTH_8' -q -q 2>/dev/null || echo sat_sub_A_SIGNED_1_B_SIGNED_1_A_WIDTH_10_B_WIDTH_1_Y_WIDTH_8 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sub_A_SIGNED_0_B_SIGNED_0_A_WIDTH_7_B_WIDTH_2_Y_WIDTH_3.v; hierarchy -top sat_sub_A_SIGNED_0_B_SIGNED_0_A_WIDTH_7_B_WIDTH_2_Y_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sub_A_SIGNED_0_B_SIGNED_0_A_WIDTH_7_B_WIDTH_2_Y_WIDTH_3' -q -q 2>/dev/null || echo sat_sub_A_SIGNED_0_B_SIGNED_0_A_WIDTH_7_B_WIDTH_2_Y_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sub_A_SIGNED_0_B_SIGNED_1_A_WIDTH_7_B_WIDTH_2_Y_WIDTH_3.v; hierarchy -top sat_sub_A_SIGNED_0_B_SIGNED_1_A_WIDTH_7_B_WIDTH_2_Y_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sub_A_SIGNED_0_B_SIGNED_1_A_WIDTH_7_B_WIDTH_2_Y_WIDTH_3' -q -q 2>/dev/null || echo sat_sub_A_SIGNED_0_B_SIGNED_1_A_WIDTH_7_B_WIDTH_2_Y_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sub_A_SIGNED_1_B_SIGNED_0_A_WIDTH_7_B_WIDTH_2_Y_WIDTH_3.v; hierarchy -top sat_sub_A_SIGNED_1_B_SIGNED_0_A_WIDTH_7_B_WIDTH_2_Y_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sub_A_SIGNED_1_B_SIGNED_0_A_WIDTH_7_B_WIDTH_2_Y_WIDTH_3' -q -q 2>/dev/null || echo sat_sub_A_SIGNED_1_B_SIGNED_0_A_WIDTH_7_B_WIDTH_2_Y_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sub_A_SIGNED_1_B_SIGNED_1_A_WIDTH_7_B_WIDTH_2_Y_WIDTH_3.v; hierarchy -top sat_sub_A_SIGNED_1_B_SIGNED_1_A_WIDTH_7_B_WIDTH_2_Y_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sub_A_SIGNED_1_B_SIGNED_1_A_WIDTH_7_B_WIDTH_2_Y_WIDTH_3' -q -q 2>/dev/null || echo sat_sub_A_SIGNED_1_B_SIGNED_1_A_WIDTH_7_B_WIDTH_2_Y_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sub_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_1_Y_WIDTH_6.v; hierarchy -top sat_sub_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_1_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sub_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_1_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_sub_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_1_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sub_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_1_Y_WIDTH_6.v; hierarchy -top sat_sub_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_1_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sub_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_1_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_sub_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_1_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sub_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_1_Y_WIDTH_6.v; hierarchy -top sat_sub_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_1_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sub_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_1_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_sub_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_1_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sub_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_1_Y_WIDTH_6.v; hierarchy -top sat_sub_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_1_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sub_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_1_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_sub_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_1_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sub_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_1.v; hierarchy -top sat_sub_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sub_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_sub_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sub_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_1.v; hierarchy -top sat_sub_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sub_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_sub_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sub_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_1.v; hierarchy -top sat_sub_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sub_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_sub_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sub_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_1.v; hierarchy -top sat_sub_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sub_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_sub_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sub_A_SIGNED_0_B_SIGNED_0_A_WIDTH_1_B_WIDTH_9_Y_WIDTH_5.v; hierarchy -top sat_sub_A_SIGNED_0_B_SIGNED_0_A_WIDTH_1_B_WIDTH_9_Y_WIDTH_5; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sub_A_SIGNED_0_B_SIGNED_0_A_WIDTH_1_B_WIDTH_9_Y_WIDTH_5' -q -q 2>/dev/null || echo sat_sub_A_SIGNED_0_B_SIGNED_0_A_WIDTH_1_B_WIDTH_9_Y_WIDTH_5 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sub_A_SIGNED_0_B_SIGNED_1_A_WIDTH_1_B_WIDTH_9_Y_WIDTH_5.v; hierarchy -top sat_sub_A_SIGNED_0_B_SIGNED_1_A_WIDTH_1_B_WIDTH_9_Y_WIDTH_5; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sub_A_SIGNED_0_B_SIGNED_1_A_WIDTH_1_B_WIDTH_9_Y_WIDTH_5' -q -q 2>/dev/null || echo sat_sub_A_SIGNED_0_B_SIGNED_1_A_WIDTH_1_B_WIDTH_9_Y_WIDTH_5 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sub_A_SIGNED_1_B_SIGNED_0_A_WIDTH_1_B_WIDTH_9_Y_WIDTH_5.v; hierarchy -top sat_sub_A_SIGNED_1_B_SIGNED_0_A_WIDTH_1_B_WIDTH_9_Y_WIDTH_5; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sub_A_SIGNED_1_B_SIGNED_0_A_WIDTH_1_B_WIDTH_9_Y_WIDTH_5' -q -q 2>/dev/null || echo sat_sub_A_SIGNED_1_B_SIGNED_0_A_WIDTH_1_B_WIDTH_9_Y_WIDTH_5 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sub_A_SIGNED_1_B_SIGNED_1_A_WIDTH_1_B_WIDTH_9_Y_WIDTH_5.v; hierarchy -top sat_sub_A_SIGNED_1_B_SIGNED_1_A_WIDTH_1_B_WIDTH_9_Y_WIDTH_5; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sub_A_SIGNED_1_B_SIGNED_1_A_WIDTH_1_B_WIDTH_9_Y_WIDTH_5' -q -q 2>/dev/null || echo sat_sub_A_SIGNED_1_B_SIGNED_1_A_WIDTH_1_B_WIDTH_9_Y_WIDTH_5 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sub_A_SIGNED_0_B_SIGNED_0_A_WIDTH_1_B_WIDTH_2_Y_WIDTH_7.v; hierarchy -top sat_sub_A_SIGNED_0_B_SIGNED_0_A_WIDTH_1_B_WIDTH_2_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sub_A_SIGNED_0_B_SIGNED_0_A_WIDTH_1_B_WIDTH_2_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_sub_A_SIGNED_0_B_SIGNED_0_A_WIDTH_1_B_WIDTH_2_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sub_A_SIGNED_0_B_SIGNED_1_A_WIDTH_1_B_WIDTH_2_Y_WIDTH_7.v; hierarchy -top sat_sub_A_SIGNED_0_B_SIGNED_1_A_WIDTH_1_B_WIDTH_2_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sub_A_SIGNED_0_B_SIGNED_1_A_WIDTH_1_B_WIDTH_2_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_sub_A_SIGNED_0_B_SIGNED_1_A_WIDTH_1_B_WIDTH_2_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sub_A_SIGNED_1_B_SIGNED_0_A_WIDTH_1_B_WIDTH_2_Y_WIDTH_7.v; hierarchy -top sat_sub_A_SIGNED_1_B_SIGNED_0_A_WIDTH_1_B_WIDTH_2_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sub_A_SIGNED_1_B_SIGNED_0_A_WIDTH_1_B_WIDTH_2_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_sub_A_SIGNED_1_B_SIGNED_0_A_WIDTH_1_B_WIDTH_2_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sub_A_SIGNED_1_B_SIGNED_1_A_WIDTH_1_B_WIDTH_2_Y_WIDTH_7.v; hierarchy -top sat_sub_A_SIGNED_1_B_SIGNED_1_A_WIDTH_1_B_WIDTH_2_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sub_A_SIGNED_1_B_SIGNED_1_A_WIDTH_1_B_WIDTH_2_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_sub_A_SIGNED_1_B_SIGNED_1_A_WIDTH_1_B_WIDTH_2_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sub_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4.v; hierarchy -top sat_sub_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sub_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_sub_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sub_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4.v; hierarchy -top sat_sub_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sub_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_sub_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sub_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4.v; hierarchy -top sat_sub_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sub_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_sub_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sub_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4.v; hierarchy -top sat_sub_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sub_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_sub_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sub_A_SIGNED_0_B_SIGNED_0_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_8.v; hierarchy -top sat_sub_A_SIGNED_0_B_SIGNED_0_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_8; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sub_A_SIGNED_0_B_SIGNED_0_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_8' -q -q 2>/dev/null || echo sat_sub_A_SIGNED_0_B_SIGNED_0_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_8 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sub_A_SIGNED_0_B_SIGNED_1_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_8.v; hierarchy -top sat_sub_A_SIGNED_0_B_SIGNED_1_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_8; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sub_A_SIGNED_0_B_SIGNED_1_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_8' -q -q 2>/dev/null || echo sat_sub_A_SIGNED_0_B_SIGNED_1_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_8 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sub_A_SIGNED_1_B_SIGNED_0_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_8.v; hierarchy -top sat_sub_A_SIGNED_1_B_SIGNED_0_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_8; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sub_A_SIGNED_1_B_SIGNED_0_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_8' -q -q 2>/dev/null || echo sat_sub_A_SIGNED_1_B_SIGNED_0_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_8 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sub_A_SIGNED_1_B_SIGNED_1_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_8.v; hierarchy -top sat_sub_A_SIGNED_1_B_SIGNED_1_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_8; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sub_A_SIGNED_1_B_SIGNED_1_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_8' -q -q 2>/dev/null || echo sat_sub_A_SIGNED_1_B_SIGNED_1_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_8 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sub_A_SIGNED_0_B_SIGNED_0_A_WIDTH_5_B_WIDTH_1_Y_WIDTH_5.v; hierarchy -top sat_sub_A_SIGNED_0_B_SIGNED_0_A_WIDTH_5_B_WIDTH_1_Y_WIDTH_5; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sub_A_SIGNED_0_B_SIGNED_0_A_WIDTH_5_B_WIDTH_1_Y_WIDTH_5' -q -q 2>/dev/null || echo sat_sub_A_SIGNED_0_B_SIGNED_0_A_WIDTH_5_B_WIDTH_1_Y_WIDTH_5 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sub_A_SIGNED_0_B_SIGNED_1_A_WIDTH_5_B_WIDTH_1_Y_WIDTH_5.v; hierarchy -top sat_sub_A_SIGNED_0_B_SIGNED_1_A_WIDTH_5_B_WIDTH_1_Y_WIDTH_5; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sub_A_SIGNED_0_B_SIGNED_1_A_WIDTH_5_B_WIDTH_1_Y_WIDTH_5' -q -q 2>/dev/null || echo sat_sub_A_SIGNED_0_B_SIGNED_1_A_WIDTH_5_B_WIDTH_1_Y_WIDTH_5 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sub_A_SIGNED_1_B_SIGNED_0_A_WIDTH_5_B_WIDTH_1_Y_WIDTH_5.v; hierarchy -top sat_sub_A_SIGNED_1_B_SIGNED_0_A_WIDTH_5_B_WIDTH_1_Y_WIDTH_5; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sub_A_SIGNED_1_B_SIGNED_0_A_WIDTH_5_B_WIDTH_1_Y_WIDTH_5' -q -q 2>/dev/null || echo sat_sub_A_SIGNED_1_B_SIGNED_0_A_WIDTH_5_B_WIDTH_1_Y_WIDTH_5 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sub_A_SIGNED_1_B_SIGNED_1_A_WIDTH_5_B_WIDTH_1_Y_WIDTH_5.v; hierarchy -top sat_sub_A_SIGNED_1_B_SIGNED_1_A_WIDTH_5_B_WIDTH_1_Y_WIDTH_5; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sub_A_SIGNED_1_B_SIGNED_1_A_WIDTH_5_B_WIDTH_1_Y_WIDTH_5' -q -q 2>/dev/null || echo sat_sub_A_SIGNED_1_B_SIGNED_1_A_WIDTH_5_B_WIDTH_1_Y_WIDTH_5 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sub_A_SIGNED_0_B_SIGNED_0_A_WIDTH_7_B_WIDTH_1_Y_WIDTH_5.v; hierarchy -top sat_sub_A_SIGNED_0_B_SIGNED_0_A_WIDTH_7_B_WIDTH_1_Y_WIDTH_5; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sub_A_SIGNED_0_B_SIGNED_0_A_WIDTH_7_B_WIDTH_1_Y_WIDTH_5' -q -q 2>/dev/null || echo sat_sub_A_SIGNED_0_B_SIGNED_0_A_WIDTH_7_B_WIDTH_1_Y_WIDTH_5 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sub_A_SIGNED_0_B_SIGNED_1_A_WIDTH_7_B_WIDTH_1_Y_WIDTH_5.v; hierarchy -top sat_sub_A_SIGNED_0_B_SIGNED_1_A_WIDTH_7_B_WIDTH_1_Y_WIDTH_5; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sub_A_SIGNED_0_B_SIGNED_1_A_WIDTH_7_B_WIDTH_1_Y_WIDTH_5' -q -q 2>/dev/null || echo sat_sub_A_SIGNED_0_B_SIGNED_1_A_WIDTH_7_B_WIDTH_1_Y_WIDTH_5 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sub_A_SIGNED_1_B_SIGNED_0_A_WIDTH_7_B_WIDTH_1_Y_WIDTH_5.v; hierarchy -top sat_sub_A_SIGNED_1_B_SIGNED_0_A_WIDTH_7_B_WIDTH_1_Y_WIDTH_5; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sub_A_SIGNED_1_B_SIGNED_0_A_WIDTH_7_B_WIDTH_1_Y_WIDTH_5' -q -q 2>/dev/null || echo sat_sub_A_SIGNED_1_B_SIGNED_0_A_WIDTH_7_B_WIDTH_1_Y_WIDTH_5 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sub_A_SIGNED_1_B_SIGNED_1_A_WIDTH_7_B_WIDTH_1_Y_WIDTH_5.v; hierarchy -top sat_sub_A_SIGNED_1_B_SIGNED_1_A_WIDTH_7_B_WIDTH_1_Y_WIDTH_5; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sub_A_SIGNED_1_B_SIGNED_1_A_WIDTH_7_B_WIDTH_1_Y_WIDTH_5' -q -q 2>/dev/null || echo sat_sub_A_SIGNED_1_B_SIGNED_1_A_WIDTH_7_B_WIDTH_1_Y_WIDTH_5 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sub_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_2.v; hierarchy -top sat_sub_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sub_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_sub_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sub_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_2.v; hierarchy -top sat_sub_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sub_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_sub_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sub_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_2.v; hierarchy -top sat_sub_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sub_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_sub_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sub_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_2.v; hierarchy -top sat_sub_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sub_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_sub_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sub_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_5.v; hierarchy -top sat_sub_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_5; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sub_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_5' -q -q 2>/dev/null || echo sat_sub_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_5 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sub_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_5.v; hierarchy -top sat_sub_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_5; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sub_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_5' -q -q 2>/dev/null || echo sat_sub_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_5 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sub_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_5.v; hierarchy -top sat_sub_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_5; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sub_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_5' -q -q 2>/dev/null || echo sat_sub_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_5 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sub_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_5.v; hierarchy -top sat_sub_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_5; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sub_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_5' -q -q 2>/dev/null || echo sat_sub_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_5 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sub_A_SIGNED_0_B_SIGNED_0_A_WIDTH_9_B_WIDTH_5_Y_WIDTH_3.v; hierarchy -top sat_sub_A_SIGNED_0_B_SIGNED_0_A_WIDTH_9_B_WIDTH_5_Y_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sub_A_SIGNED_0_B_SIGNED_0_A_WIDTH_9_B_WIDTH_5_Y_WIDTH_3' -q -q 2>/dev/null || echo sat_sub_A_SIGNED_0_B_SIGNED_0_A_WIDTH_9_B_WIDTH_5_Y_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sub_A_SIGNED_0_B_SIGNED_1_A_WIDTH_9_B_WIDTH_5_Y_WIDTH_3.v; hierarchy -top sat_sub_A_SIGNED_0_B_SIGNED_1_A_WIDTH_9_B_WIDTH_5_Y_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sub_A_SIGNED_0_B_SIGNED_1_A_WIDTH_9_B_WIDTH_5_Y_WIDTH_3' -q -q 2>/dev/null || echo sat_sub_A_SIGNED_0_B_SIGNED_1_A_WIDTH_9_B_WIDTH_5_Y_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sub_A_SIGNED_1_B_SIGNED_0_A_WIDTH_9_B_WIDTH_5_Y_WIDTH_3.v; hierarchy -top sat_sub_A_SIGNED_1_B_SIGNED_0_A_WIDTH_9_B_WIDTH_5_Y_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sub_A_SIGNED_1_B_SIGNED_0_A_WIDTH_9_B_WIDTH_5_Y_WIDTH_3' -q -q 2>/dev/null || echo sat_sub_A_SIGNED_1_B_SIGNED_0_A_WIDTH_9_B_WIDTH_5_Y_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sub_A_SIGNED_1_B_SIGNED_1_A_WIDTH_9_B_WIDTH_5_Y_WIDTH_3.v; hierarchy -top sat_sub_A_SIGNED_1_B_SIGNED_1_A_WIDTH_9_B_WIDTH_5_Y_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sub_A_SIGNED_1_B_SIGNED_1_A_WIDTH_9_B_WIDTH_5_Y_WIDTH_3' -q -q 2>/dev/null || echo sat_sub_A_SIGNED_1_B_SIGNED_1_A_WIDTH_9_B_WIDTH_5_Y_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sub_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_10.v; hierarchy -top sat_sub_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_10; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sub_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_10' -q -q 2>/dev/null || echo sat_sub_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_10 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sub_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_10.v; hierarchy -top sat_sub_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_10; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sub_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_10' -q -q 2>/dev/null || echo sat_sub_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_10 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sub_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_10.v; hierarchy -top sat_sub_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_10; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sub_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_10' -q -q 2>/dev/null || echo sat_sub_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_10 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sub_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_10.v; hierarchy -top sat_sub_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_10; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sub_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_10' -q -q 2>/dev/null || echo sat_sub_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_10 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sub_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1.v; hierarchy -top sat_sub_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sub_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_sub_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sub_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1.v; hierarchy -top sat_sub_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sub_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_sub_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sub_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1.v; hierarchy -top sat_sub_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sub_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_sub_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sub_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1.v; hierarchy -top sat_sub_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sub_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_sub_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sub_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_2.v; hierarchy -top sat_sub_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sub_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_sub_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sub_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_2.v; hierarchy -top sat_sub_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sub_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_sub_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sub_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_2.v; hierarchy -top sat_sub_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sub_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_sub_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sub_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_2.v; hierarchy -top sat_sub_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sub_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_sub_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sub_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_5_Y_WIDTH_2.v; hierarchy -top sat_sub_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_5_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sub_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_5_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_sub_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_5_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sub_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_5_Y_WIDTH_2.v; hierarchy -top sat_sub_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_5_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sub_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_5_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_sub_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_5_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sub_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_5_Y_WIDTH_2.v; hierarchy -top sat_sub_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_5_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sub_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_5_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_sub_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_5_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sub_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_5_Y_WIDTH_2.v; hierarchy -top sat_sub_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_5_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sub_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_5_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_sub_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_5_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sub_A_SIGNED_0_B_SIGNED_0_A_WIDTH_1_B_WIDTH_5_Y_WIDTH_3.v; hierarchy -top sat_sub_A_SIGNED_0_B_SIGNED_0_A_WIDTH_1_B_WIDTH_5_Y_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sub_A_SIGNED_0_B_SIGNED_0_A_WIDTH_1_B_WIDTH_5_Y_WIDTH_3' -q -q 2>/dev/null || echo sat_sub_A_SIGNED_0_B_SIGNED_0_A_WIDTH_1_B_WIDTH_5_Y_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sub_A_SIGNED_0_B_SIGNED_1_A_WIDTH_1_B_WIDTH_5_Y_WIDTH_3.v; hierarchy -top sat_sub_A_SIGNED_0_B_SIGNED_1_A_WIDTH_1_B_WIDTH_5_Y_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sub_A_SIGNED_0_B_SIGNED_1_A_WIDTH_1_B_WIDTH_5_Y_WIDTH_3' -q -q 2>/dev/null || echo sat_sub_A_SIGNED_0_B_SIGNED_1_A_WIDTH_1_B_WIDTH_5_Y_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sub_A_SIGNED_1_B_SIGNED_0_A_WIDTH_1_B_WIDTH_5_Y_WIDTH_3.v; hierarchy -top sat_sub_A_SIGNED_1_B_SIGNED_0_A_WIDTH_1_B_WIDTH_5_Y_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sub_A_SIGNED_1_B_SIGNED_0_A_WIDTH_1_B_WIDTH_5_Y_WIDTH_3' -q -q 2>/dev/null || echo sat_sub_A_SIGNED_1_B_SIGNED_0_A_WIDTH_1_B_WIDTH_5_Y_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sub_A_SIGNED_1_B_SIGNED_1_A_WIDTH_1_B_WIDTH_5_Y_WIDTH_3.v; hierarchy -top sat_sub_A_SIGNED_1_B_SIGNED_1_A_WIDTH_1_B_WIDTH_5_Y_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sub_A_SIGNED_1_B_SIGNED_1_A_WIDTH_1_B_WIDTH_5_Y_WIDTH_3' -q -q 2>/dev/null || echo sat_sub_A_SIGNED_1_B_SIGNED_1_A_WIDTH_1_B_WIDTH_5_Y_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sub_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_8_Y_WIDTH_9.v; hierarchy -top sat_sub_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_8_Y_WIDTH_9; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sub_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_8_Y_WIDTH_9' -q -q 2>/dev/null || echo sat_sub_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_8_Y_WIDTH_9 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sub_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_8_Y_WIDTH_9.v; hierarchy -top sat_sub_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_8_Y_WIDTH_9; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sub_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_8_Y_WIDTH_9' -q -q 2>/dev/null || echo sat_sub_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_8_Y_WIDTH_9 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sub_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_8_Y_WIDTH_9.v; hierarchy -top sat_sub_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_8_Y_WIDTH_9; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sub_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_8_Y_WIDTH_9' -q -q 2>/dev/null || echo sat_sub_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_8_Y_WIDTH_9 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sub_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_8_Y_WIDTH_9.v; hierarchy -top sat_sub_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_8_Y_WIDTH_9; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sub_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_8_Y_WIDTH_9' -q -q 2>/dev/null || echo sat_sub_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_8_Y_WIDTH_9 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sub_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_7_Y_WIDTH_2.v; hierarchy -top sat_sub_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_7_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sub_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_7_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_sub_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_7_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sub_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_7_Y_WIDTH_2.v; hierarchy -top sat_sub_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_7_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sub_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_7_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_sub_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_7_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sub_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_7_Y_WIDTH_2.v; hierarchy -top sat_sub_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_7_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sub_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_7_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_sub_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_7_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sub_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_7_Y_WIDTH_2.v; hierarchy -top sat_sub_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_7_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sub_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_7_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_sub_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_7_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sub_A_SIGNED_0_B_SIGNED_0_A_WIDTH_10_B_WIDTH_2_Y_WIDTH_2.v; hierarchy -top sat_sub_A_SIGNED_0_B_SIGNED_0_A_WIDTH_10_B_WIDTH_2_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sub_A_SIGNED_0_B_SIGNED_0_A_WIDTH_10_B_WIDTH_2_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_sub_A_SIGNED_0_B_SIGNED_0_A_WIDTH_10_B_WIDTH_2_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sub_A_SIGNED_0_B_SIGNED_1_A_WIDTH_10_B_WIDTH_2_Y_WIDTH_2.v; hierarchy -top sat_sub_A_SIGNED_0_B_SIGNED_1_A_WIDTH_10_B_WIDTH_2_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sub_A_SIGNED_0_B_SIGNED_1_A_WIDTH_10_B_WIDTH_2_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_sub_A_SIGNED_0_B_SIGNED_1_A_WIDTH_10_B_WIDTH_2_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sub_A_SIGNED_1_B_SIGNED_0_A_WIDTH_10_B_WIDTH_2_Y_WIDTH_2.v; hierarchy -top sat_sub_A_SIGNED_1_B_SIGNED_0_A_WIDTH_10_B_WIDTH_2_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sub_A_SIGNED_1_B_SIGNED_0_A_WIDTH_10_B_WIDTH_2_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_sub_A_SIGNED_1_B_SIGNED_0_A_WIDTH_10_B_WIDTH_2_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sub_A_SIGNED_1_B_SIGNED_1_A_WIDTH_10_B_WIDTH_2_Y_WIDTH_2.v; hierarchy -top sat_sub_A_SIGNED_1_B_SIGNED_1_A_WIDTH_10_B_WIDTH_2_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sub_A_SIGNED_1_B_SIGNED_1_A_WIDTH_10_B_WIDTH_2_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_sub_A_SIGNED_1_B_SIGNED_1_A_WIDTH_10_B_WIDTH_2_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sub_A_SIGNED_0_B_SIGNED_0_A_WIDTH_1_B_WIDTH_6_Y_WIDTH_7.v; hierarchy -top sat_sub_A_SIGNED_0_B_SIGNED_0_A_WIDTH_1_B_WIDTH_6_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sub_A_SIGNED_0_B_SIGNED_0_A_WIDTH_1_B_WIDTH_6_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_sub_A_SIGNED_0_B_SIGNED_0_A_WIDTH_1_B_WIDTH_6_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sub_A_SIGNED_0_B_SIGNED_1_A_WIDTH_1_B_WIDTH_6_Y_WIDTH_7.v; hierarchy -top sat_sub_A_SIGNED_0_B_SIGNED_1_A_WIDTH_1_B_WIDTH_6_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sub_A_SIGNED_0_B_SIGNED_1_A_WIDTH_1_B_WIDTH_6_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_sub_A_SIGNED_0_B_SIGNED_1_A_WIDTH_1_B_WIDTH_6_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sub_A_SIGNED_1_B_SIGNED_0_A_WIDTH_1_B_WIDTH_6_Y_WIDTH_7.v; hierarchy -top sat_sub_A_SIGNED_1_B_SIGNED_0_A_WIDTH_1_B_WIDTH_6_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sub_A_SIGNED_1_B_SIGNED_0_A_WIDTH_1_B_WIDTH_6_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_sub_A_SIGNED_1_B_SIGNED_0_A_WIDTH_1_B_WIDTH_6_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sub_A_SIGNED_1_B_SIGNED_1_A_WIDTH_1_B_WIDTH_6_Y_WIDTH_7.v; hierarchy -top sat_sub_A_SIGNED_1_B_SIGNED_1_A_WIDTH_1_B_WIDTH_6_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sub_A_SIGNED_1_B_SIGNED_1_A_WIDTH_1_B_WIDTH_6_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_sub_A_SIGNED_1_B_SIGNED_1_A_WIDTH_1_B_WIDTH_6_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sub_A_SIGNED_0_B_SIGNED_0_A_WIDTH_8_B_WIDTH_10_Y_WIDTH_2.v; hierarchy -top sat_sub_A_SIGNED_0_B_SIGNED_0_A_WIDTH_8_B_WIDTH_10_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sub_A_SIGNED_0_B_SIGNED_0_A_WIDTH_8_B_WIDTH_10_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_sub_A_SIGNED_0_B_SIGNED_0_A_WIDTH_8_B_WIDTH_10_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sub_A_SIGNED_0_B_SIGNED_1_A_WIDTH_8_B_WIDTH_10_Y_WIDTH_2.v; hierarchy -top sat_sub_A_SIGNED_0_B_SIGNED_1_A_WIDTH_8_B_WIDTH_10_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sub_A_SIGNED_0_B_SIGNED_1_A_WIDTH_8_B_WIDTH_10_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_sub_A_SIGNED_0_B_SIGNED_1_A_WIDTH_8_B_WIDTH_10_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sub_A_SIGNED_1_B_SIGNED_0_A_WIDTH_8_B_WIDTH_10_Y_WIDTH_2.v; hierarchy -top sat_sub_A_SIGNED_1_B_SIGNED_0_A_WIDTH_8_B_WIDTH_10_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sub_A_SIGNED_1_B_SIGNED_0_A_WIDTH_8_B_WIDTH_10_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_sub_A_SIGNED_1_B_SIGNED_0_A_WIDTH_8_B_WIDTH_10_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sub_A_SIGNED_1_B_SIGNED_1_A_WIDTH_8_B_WIDTH_10_Y_WIDTH_2.v; hierarchy -top sat_sub_A_SIGNED_1_B_SIGNED_1_A_WIDTH_8_B_WIDTH_10_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sub_A_SIGNED_1_B_SIGNED_1_A_WIDTH_8_B_WIDTH_10_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_sub_A_SIGNED_1_B_SIGNED_1_A_WIDTH_8_B_WIDTH_10_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sub_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_9.v; hierarchy -top sat_sub_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_9; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sub_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_9' -q -q 2>/dev/null || echo sat_sub_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_9 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sub_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_9.v; hierarchy -top sat_sub_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_9; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sub_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_9' -q -q 2>/dev/null || echo sat_sub_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_9 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sub_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_9.v; hierarchy -top sat_sub_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_9; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sub_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_9' -q -q 2>/dev/null || echo sat_sub_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_9 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sub_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_9.v; hierarchy -top sat_sub_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_9; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sub_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_9' -q -q 2>/dev/null || echo sat_sub_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_9 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sub_A_SIGNED_0_B_SIGNED_0_A_WIDTH_8_B_WIDTH_2_Y_WIDTH_2.v; hierarchy -top sat_sub_A_SIGNED_0_B_SIGNED_0_A_WIDTH_8_B_WIDTH_2_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sub_A_SIGNED_0_B_SIGNED_0_A_WIDTH_8_B_WIDTH_2_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_sub_A_SIGNED_0_B_SIGNED_0_A_WIDTH_8_B_WIDTH_2_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sub_A_SIGNED_0_B_SIGNED_1_A_WIDTH_8_B_WIDTH_2_Y_WIDTH_2.v; hierarchy -top sat_sub_A_SIGNED_0_B_SIGNED_1_A_WIDTH_8_B_WIDTH_2_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sub_A_SIGNED_0_B_SIGNED_1_A_WIDTH_8_B_WIDTH_2_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_sub_A_SIGNED_0_B_SIGNED_1_A_WIDTH_8_B_WIDTH_2_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sub_A_SIGNED_1_B_SIGNED_0_A_WIDTH_8_B_WIDTH_2_Y_WIDTH_2.v; hierarchy -top sat_sub_A_SIGNED_1_B_SIGNED_0_A_WIDTH_8_B_WIDTH_2_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sub_A_SIGNED_1_B_SIGNED_0_A_WIDTH_8_B_WIDTH_2_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_sub_A_SIGNED_1_B_SIGNED_0_A_WIDTH_8_B_WIDTH_2_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sub_A_SIGNED_1_B_SIGNED_1_A_WIDTH_8_B_WIDTH_2_Y_WIDTH_2.v; hierarchy -top sat_sub_A_SIGNED_1_B_SIGNED_1_A_WIDTH_8_B_WIDTH_2_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sub_A_SIGNED_1_B_SIGNED_1_A_WIDTH_8_B_WIDTH_2_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_sub_A_SIGNED_1_B_SIGNED_1_A_WIDTH_8_B_WIDTH_2_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sub_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_6.v; hierarchy -top sat_sub_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sub_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_sub_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sub_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_6.v; hierarchy -top sat_sub_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sub_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_sub_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sub_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_6.v; hierarchy -top sat_sub_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sub_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_sub_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sub_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_6.v; hierarchy -top sat_sub_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sub_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_sub_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sub_A_SIGNED_0_B_SIGNED_0_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_1.v; hierarchy -top sat_sub_A_SIGNED_0_B_SIGNED_0_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sub_A_SIGNED_0_B_SIGNED_0_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_sub_A_SIGNED_0_B_SIGNED_0_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sub_A_SIGNED_0_B_SIGNED_1_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_1.v; hierarchy -top sat_sub_A_SIGNED_0_B_SIGNED_1_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sub_A_SIGNED_0_B_SIGNED_1_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_sub_A_SIGNED_0_B_SIGNED_1_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sub_A_SIGNED_1_B_SIGNED_0_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_1.v; hierarchy -top sat_sub_A_SIGNED_1_B_SIGNED_0_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sub_A_SIGNED_1_B_SIGNED_0_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_sub_A_SIGNED_1_B_SIGNED_0_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sub_A_SIGNED_1_B_SIGNED_1_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_1.v; hierarchy -top sat_sub_A_SIGNED_1_B_SIGNED_1_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sub_A_SIGNED_1_B_SIGNED_1_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_sub_A_SIGNED_1_B_SIGNED_1_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sub_A_SIGNED_0_B_SIGNED_0_A_WIDTH_10_B_WIDTH_6_Y_WIDTH_8.v; hierarchy -top sat_sub_A_SIGNED_0_B_SIGNED_0_A_WIDTH_10_B_WIDTH_6_Y_WIDTH_8; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sub_A_SIGNED_0_B_SIGNED_0_A_WIDTH_10_B_WIDTH_6_Y_WIDTH_8' -q -q 2>/dev/null || echo sat_sub_A_SIGNED_0_B_SIGNED_0_A_WIDTH_10_B_WIDTH_6_Y_WIDTH_8 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sub_A_SIGNED_0_B_SIGNED_1_A_WIDTH_10_B_WIDTH_6_Y_WIDTH_8.v; hierarchy -top sat_sub_A_SIGNED_0_B_SIGNED_1_A_WIDTH_10_B_WIDTH_6_Y_WIDTH_8; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sub_A_SIGNED_0_B_SIGNED_1_A_WIDTH_10_B_WIDTH_6_Y_WIDTH_8' -q -q 2>/dev/null || echo sat_sub_A_SIGNED_0_B_SIGNED_1_A_WIDTH_10_B_WIDTH_6_Y_WIDTH_8 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sub_A_SIGNED_1_B_SIGNED_0_A_WIDTH_10_B_WIDTH_6_Y_WIDTH_8.v; hierarchy -top sat_sub_A_SIGNED_1_B_SIGNED_0_A_WIDTH_10_B_WIDTH_6_Y_WIDTH_8; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sub_A_SIGNED_1_B_SIGNED_0_A_WIDTH_10_B_WIDTH_6_Y_WIDTH_8' -q -q 2>/dev/null || echo sat_sub_A_SIGNED_1_B_SIGNED_0_A_WIDTH_10_B_WIDTH_6_Y_WIDTH_8 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sub_A_SIGNED_1_B_SIGNED_1_A_WIDTH_10_B_WIDTH_6_Y_WIDTH_8.v; hierarchy -top sat_sub_A_SIGNED_1_B_SIGNED_1_A_WIDTH_10_B_WIDTH_6_Y_WIDTH_8; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sub_A_SIGNED_1_B_SIGNED_1_A_WIDTH_10_B_WIDTH_6_Y_WIDTH_8' -q -q 2>/dev/null || echo sat_sub_A_SIGNED_1_B_SIGNED_1_A_WIDTH_10_B_WIDTH_6_Y_WIDTH_8 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sub_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_3.v; hierarchy -top sat_sub_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sub_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_3' -q -q 2>/dev/null || echo sat_sub_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sub_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_3.v; hierarchy -top sat_sub_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sub_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_3' -q -q 2>/dev/null || echo sat_sub_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sub_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_3.v; hierarchy -top sat_sub_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sub_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_3' -q -q 2>/dev/null || echo sat_sub_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sub_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_3.v; hierarchy -top sat_sub_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sub_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_3' -q -q 2>/dev/null || echo sat_sub_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sub_A_SIGNED_0_B_SIGNED_0_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_5.v; hierarchy -top sat_sub_A_SIGNED_0_B_SIGNED_0_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_5; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sub_A_SIGNED_0_B_SIGNED_0_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_5' -q -q 2>/dev/null || echo sat_sub_A_SIGNED_0_B_SIGNED_0_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_5 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sub_A_SIGNED_0_B_SIGNED_1_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_5.v; hierarchy -top sat_sub_A_SIGNED_0_B_SIGNED_1_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_5; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sub_A_SIGNED_0_B_SIGNED_1_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_5' -q -q 2>/dev/null || echo sat_sub_A_SIGNED_0_B_SIGNED_1_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_5 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sub_A_SIGNED_1_B_SIGNED_0_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_5.v; hierarchy -top sat_sub_A_SIGNED_1_B_SIGNED_0_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_5; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sub_A_SIGNED_1_B_SIGNED_0_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_5' -q -q 2>/dev/null || echo sat_sub_A_SIGNED_1_B_SIGNED_0_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_5 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sub_A_SIGNED_1_B_SIGNED_1_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_5.v; hierarchy -top sat_sub_A_SIGNED_1_B_SIGNED_1_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_5; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sub_A_SIGNED_1_B_SIGNED_1_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_5' -q -q 2>/dev/null || echo sat_sub_A_SIGNED_1_B_SIGNED_1_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_5 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sub_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_7_Y_WIDTH_7.v; hierarchy -top sat_sub_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_7_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sub_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_7_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_sub_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_7_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sub_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_7_Y_WIDTH_7.v; hierarchy -top sat_sub_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_7_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sub_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_7_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_sub_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_7_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sub_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_7_Y_WIDTH_7.v; hierarchy -top sat_sub_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_7_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sub_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_7_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_sub_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_7_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sub_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_7_Y_WIDTH_7.v; hierarchy -top sat_sub_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_7_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sub_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_7_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_sub_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_7_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sub_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_1_Y_WIDTH_1.v; hierarchy -top sat_sub_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_1_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sub_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_1_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_sub_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_1_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sub_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_1_Y_WIDTH_1.v; hierarchy -top sat_sub_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_1_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sub_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_1_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_sub_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_1_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sub_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_1_Y_WIDTH_1.v; hierarchy -top sat_sub_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_1_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sub_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_1_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_sub_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_1_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sub_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_1_Y_WIDTH_1.v; hierarchy -top sat_sub_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_1_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sub_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_1_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_sub_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_1_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sub_A_SIGNED_0_B_SIGNED_0_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_7.v; hierarchy -top sat_sub_A_SIGNED_0_B_SIGNED_0_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sub_A_SIGNED_0_B_SIGNED_0_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_sub_A_SIGNED_0_B_SIGNED_0_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sub_A_SIGNED_0_B_SIGNED_1_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_7.v; hierarchy -top sat_sub_A_SIGNED_0_B_SIGNED_1_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sub_A_SIGNED_0_B_SIGNED_1_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_sub_A_SIGNED_0_B_SIGNED_1_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sub_A_SIGNED_1_B_SIGNED_0_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_7.v; hierarchy -top sat_sub_A_SIGNED_1_B_SIGNED_0_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sub_A_SIGNED_1_B_SIGNED_0_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_sub_A_SIGNED_1_B_SIGNED_0_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sub_A_SIGNED_1_B_SIGNED_1_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_7.v; hierarchy -top sat_sub_A_SIGNED_1_B_SIGNED_1_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sub_A_SIGNED_1_B_SIGNED_1_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_sub_A_SIGNED_1_B_SIGNED_1_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sub_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_7.v; hierarchy -top sat_sub_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sub_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_sub_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sub_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_7.v; hierarchy -top sat_sub_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sub_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_sub_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sub_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_7.v; hierarchy -top sat_sub_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sub_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_sub_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sub_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_7.v; hierarchy -top sat_sub_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sub_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_sub_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sub_A_SIGNED_0_B_SIGNED_0_A_WIDTH_8_B_WIDTH_9_Y_WIDTH_8.v; hierarchy -top sat_sub_A_SIGNED_0_B_SIGNED_0_A_WIDTH_8_B_WIDTH_9_Y_WIDTH_8; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sub_A_SIGNED_0_B_SIGNED_0_A_WIDTH_8_B_WIDTH_9_Y_WIDTH_8' -q -q 2>/dev/null || echo sat_sub_A_SIGNED_0_B_SIGNED_0_A_WIDTH_8_B_WIDTH_9_Y_WIDTH_8 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sub_A_SIGNED_0_B_SIGNED_1_A_WIDTH_8_B_WIDTH_9_Y_WIDTH_8.v; hierarchy -top sat_sub_A_SIGNED_0_B_SIGNED_1_A_WIDTH_8_B_WIDTH_9_Y_WIDTH_8; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sub_A_SIGNED_0_B_SIGNED_1_A_WIDTH_8_B_WIDTH_9_Y_WIDTH_8' -q -q 2>/dev/null || echo sat_sub_A_SIGNED_0_B_SIGNED_1_A_WIDTH_8_B_WIDTH_9_Y_WIDTH_8 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sub_A_SIGNED_1_B_SIGNED_0_A_WIDTH_8_B_WIDTH_9_Y_WIDTH_8.v; hierarchy -top sat_sub_A_SIGNED_1_B_SIGNED_0_A_WIDTH_8_B_WIDTH_9_Y_WIDTH_8; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sub_A_SIGNED_1_B_SIGNED_0_A_WIDTH_8_B_WIDTH_9_Y_WIDTH_8' -q -q 2>/dev/null || echo sat_sub_A_SIGNED_1_B_SIGNED_0_A_WIDTH_8_B_WIDTH_9_Y_WIDTH_8 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sub_A_SIGNED_1_B_SIGNED_1_A_WIDTH_8_B_WIDTH_9_Y_WIDTH_8.v; hierarchy -top sat_sub_A_SIGNED_1_B_SIGNED_1_A_WIDTH_8_B_WIDTH_9_Y_WIDTH_8; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sub_A_SIGNED_1_B_SIGNED_1_A_WIDTH_8_B_WIDTH_9_Y_WIDTH_8' -q -q 2>/dev/null || echo sat_sub_A_SIGNED_1_B_SIGNED_1_A_WIDTH_8_B_WIDTH_9_Y_WIDTH_8 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sub_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_5_Y_WIDTH_7.v; hierarchy -top sat_sub_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_5_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sub_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_5_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_sub_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_5_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sub_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_5_Y_WIDTH_7.v; hierarchy -top sat_sub_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_5_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sub_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_5_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_sub_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_5_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sub_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_5_Y_WIDTH_7.v; hierarchy -top sat_sub_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_5_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sub_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_5_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_sub_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_5_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sub_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_5_Y_WIDTH_7.v; hierarchy -top sat_sub_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_5_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sub_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_5_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_sub_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_5_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sub_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_4.v; hierarchy -top sat_sub_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sub_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_sub_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sub_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_4.v; hierarchy -top sat_sub_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sub_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_sub_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sub_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_4.v; hierarchy -top sat_sub_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sub_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_sub_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sub_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_4.v; hierarchy -top sat_sub_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sub_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_sub_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sub_A_SIGNED_0_B_SIGNED_0_A_WIDTH_9_B_WIDTH_4_Y_WIDTH_7.v; hierarchy -top sat_sub_A_SIGNED_0_B_SIGNED_0_A_WIDTH_9_B_WIDTH_4_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sub_A_SIGNED_0_B_SIGNED_0_A_WIDTH_9_B_WIDTH_4_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_sub_A_SIGNED_0_B_SIGNED_0_A_WIDTH_9_B_WIDTH_4_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sub_A_SIGNED_0_B_SIGNED_1_A_WIDTH_9_B_WIDTH_4_Y_WIDTH_7.v; hierarchy -top sat_sub_A_SIGNED_0_B_SIGNED_1_A_WIDTH_9_B_WIDTH_4_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sub_A_SIGNED_0_B_SIGNED_1_A_WIDTH_9_B_WIDTH_4_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_sub_A_SIGNED_0_B_SIGNED_1_A_WIDTH_9_B_WIDTH_4_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sub_A_SIGNED_1_B_SIGNED_0_A_WIDTH_9_B_WIDTH_4_Y_WIDTH_7.v; hierarchy -top sat_sub_A_SIGNED_1_B_SIGNED_0_A_WIDTH_9_B_WIDTH_4_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sub_A_SIGNED_1_B_SIGNED_0_A_WIDTH_9_B_WIDTH_4_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_sub_A_SIGNED_1_B_SIGNED_0_A_WIDTH_9_B_WIDTH_4_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sub_A_SIGNED_1_B_SIGNED_1_A_WIDTH_9_B_WIDTH_4_Y_WIDTH_7.v; hierarchy -top sat_sub_A_SIGNED_1_B_SIGNED_1_A_WIDTH_9_B_WIDTH_4_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sub_A_SIGNED_1_B_SIGNED_1_A_WIDTH_9_B_WIDTH_4_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_sub_A_SIGNED_1_B_SIGNED_1_A_WIDTH_9_B_WIDTH_4_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sub_A_SIGNED_0_B_SIGNED_0_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_9.v; hierarchy -top sat_sub_A_SIGNED_0_B_SIGNED_0_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_9; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sub_A_SIGNED_0_B_SIGNED_0_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_9' -q -q 2>/dev/null || echo sat_sub_A_SIGNED_0_B_SIGNED_0_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_9 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sub_A_SIGNED_0_B_SIGNED_1_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_9.v; hierarchy -top sat_sub_A_SIGNED_0_B_SIGNED_1_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_9; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sub_A_SIGNED_0_B_SIGNED_1_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_9' -q -q 2>/dev/null || echo sat_sub_A_SIGNED_0_B_SIGNED_1_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_9 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sub_A_SIGNED_1_B_SIGNED_0_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_9.v; hierarchy -top sat_sub_A_SIGNED_1_B_SIGNED_0_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_9; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sub_A_SIGNED_1_B_SIGNED_0_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_9' -q -q 2>/dev/null || echo sat_sub_A_SIGNED_1_B_SIGNED_0_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_9 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sub_A_SIGNED_1_B_SIGNED_1_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_9.v; hierarchy -top sat_sub_A_SIGNED_1_B_SIGNED_1_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_9; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sub_A_SIGNED_1_B_SIGNED_1_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_9' -q -q 2>/dev/null || echo sat_sub_A_SIGNED_1_B_SIGNED_1_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_9 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sub_A_SIGNED_0_B_SIGNED_0_A_WIDTH_4_B_WIDTH_8_Y_WIDTH_10.v; hierarchy -top sat_sub_A_SIGNED_0_B_SIGNED_0_A_WIDTH_4_B_WIDTH_8_Y_WIDTH_10; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sub_A_SIGNED_0_B_SIGNED_0_A_WIDTH_4_B_WIDTH_8_Y_WIDTH_10' -q -q 2>/dev/null || echo sat_sub_A_SIGNED_0_B_SIGNED_0_A_WIDTH_4_B_WIDTH_8_Y_WIDTH_10 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sub_A_SIGNED_0_B_SIGNED_1_A_WIDTH_4_B_WIDTH_8_Y_WIDTH_10.v; hierarchy -top sat_sub_A_SIGNED_0_B_SIGNED_1_A_WIDTH_4_B_WIDTH_8_Y_WIDTH_10; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sub_A_SIGNED_0_B_SIGNED_1_A_WIDTH_4_B_WIDTH_8_Y_WIDTH_10' -q -q 2>/dev/null || echo sat_sub_A_SIGNED_0_B_SIGNED_1_A_WIDTH_4_B_WIDTH_8_Y_WIDTH_10 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sub_A_SIGNED_1_B_SIGNED_0_A_WIDTH_4_B_WIDTH_8_Y_WIDTH_10.v; hierarchy -top sat_sub_A_SIGNED_1_B_SIGNED_0_A_WIDTH_4_B_WIDTH_8_Y_WIDTH_10; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sub_A_SIGNED_1_B_SIGNED_0_A_WIDTH_4_B_WIDTH_8_Y_WIDTH_10' -q -q 2>/dev/null || echo sat_sub_A_SIGNED_1_B_SIGNED_0_A_WIDTH_4_B_WIDTH_8_Y_WIDTH_10 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sub_A_SIGNED_1_B_SIGNED_1_A_WIDTH_4_B_WIDTH_8_Y_WIDTH_10.v; hierarchy -top sat_sub_A_SIGNED_1_B_SIGNED_1_A_WIDTH_4_B_WIDTH_8_Y_WIDTH_10; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sub_A_SIGNED_1_B_SIGNED_1_A_WIDTH_4_B_WIDTH_8_Y_WIDTH_10' -q -q 2>/dev/null || echo sat_sub_A_SIGNED_1_B_SIGNED_1_A_WIDTH_4_B_WIDTH_8_Y_WIDTH_10 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_mul_A_SIGNED_0_B_SIGNED_0_A_WIDTH_1_B_WIDTH_1_Y_WIDTH_1.v; hierarchy -top sat_mul_A_SIGNED_0_B_SIGNED_0_A_WIDTH_1_B_WIDTH_1_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_mul_A_SIGNED_0_B_SIGNED_0_A_WIDTH_1_B_WIDTH_1_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_mul_A_SIGNED_0_B_SIGNED_0_A_WIDTH_1_B_WIDTH_1_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_mul_A_SIGNED_0_B_SIGNED_1_A_WIDTH_1_B_WIDTH_1_Y_WIDTH_1.v; hierarchy -top sat_mul_A_SIGNED_0_B_SIGNED_1_A_WIDTH_1_B_WIDTH_1_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_mul_A_SIGNED_0_B_SIGNED_1_A_WIDTH_1_B_WIDTH_1_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_mul_A_SIGNED_0_B_SIGNED_1_A_WIDTH_1_B_WIDTH_1_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_mul_A_SIGNED_1_B_SIGNED_0_A_WIDTH_1_B_WIDTH_1_Y_WIDTH_1.v; hierarchy -top sat_mul_A_SIGNED_1_B_SIGNED_0_A_WIDTH_1_B_WIDTH_1_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_mul_A_SIGNED_1_B_SIGNED_0_A_WIDTH_1_B_WIDTH_1_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_mul_A_SIGNED_1_B_SIGNED_0_A_WIDTH_1_B_WIDTH_1_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_mul_A_SIGNED_1_B_SIGNED_1_A_WIDTH_1_B_WIDTH_1_Y_WIDTH_1.v; hierarchy -top sat_mul_A_SIGNED_1_B_SIGNED_1_A_WIDTH_1_B_WIDTH_1_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_mul_A_SIGNED_1_B_SIGNED_1_A_WIDTH_1_B_WIDTH_1_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_mul_A_SIGNED_1_B_SIGNED_1_A_WIDTH_1_B_WIDTH_1_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_mul_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_4_Y_WIDTH_6.v; hierarchy -top sat_mul_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_4_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_mul_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_4_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_mul_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_4_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_mul_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_4_Y_WIDTH_6.v; hierarchy -top sat_mul_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_4_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_mul_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_4_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_mul_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_4_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_mul_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_4_Y_WIDTH_6.v; hierarchy -top sat_mul_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_4_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_mul_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_4_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_mul_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_4_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_mul_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_4_Y_WIDTH_6.v; hierarchy -top sat_mul_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_4_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_mul_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_4_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_mul_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_4_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_mul_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4.v; hierarchy -top sat_mul_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_mul_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_mul_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_mul_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4.v; hierarchy -top sat_mul_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_mul_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_mul_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_mul_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4.v; hierarchy -top sat_mul_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_mul_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_mul_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_mul_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4.v; hierarchy -top sat_mul_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_mul_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_mul_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_mul_A_SIGNED_0_B_SIGNED_0_A_WIDTH_4_B_WIDTH_3_Y_WIDTH_6.v; hierarchy -top sat_mul_A_SIGNED_0_B_SIGNED_0_A_WIDTH_4_B_WIDTH_3_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_mul_A_SIGNED_0_B_SIGNED_0_A_WIDTH_4_B_WIDTH_3_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_mul_A_SIGNED_0_B_SIGNED_0_A_WIDTH_4_B_WIDTH_3_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_mul_A_SIGNED_0_B_SIGNED_1_A_WIDTH_4_B_WIDTH_3_Y_WIDTH_6.v; hierarchy -top sat_mul_A_SIGNED_0_B_SIGNED_1_A_WIDTH_4_B_WIDTH_3_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_mul_A_SIGNED_0_B_SIGNED_1_A_WIDTH_4_B_WIDTH_3_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_mul_A_SIGNED_0_B_SIGNED_1_A_WIDTH_4_B_WIDTH_3_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_mul_A_SIGNED_1_B_SIGNED_0_A_WIDTH_4_B_WIDTH_3_Y_WIDTH_6.v; hierarchy -top sat_mul_A_SIGNED_1_B_SIGNED_0_A_WIDTH_4_B_WIDTH_3_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_mul_A_SIGNED_1_B_SIGNED_0_A_WIDTH_4_B_WIDTH_3_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_mul_A_SIGNED_1_B_SIGNED_0_A_WIDTH_4_B_WIDTH_3_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_mul_A_SIGNED_1_B_SIGNED_1_A_WIDTH_4_B_WIDTH_3_Y_WIDTH_6.v; hierarchy -top sat_mul_A_SIGNED_1_B_SIGNED_1_A_WIDTH_4_B_WIDTH_3_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_mul_A_SIGNED_1_B_SIGNED_1_A_WIDTH_4_B_WIDTH_3_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_mul_A_SIGNED_1_B_SIGNED_1_A_WIDTH_4_B_WIDTH_3_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_mul_A_SIGNED_0_B_SIGNED_0_A_WIDTH_4_B_WIDTH_6_Y_WIDTH_3.v; hierarchy -top sat_mul_A_SIGNED_0_B_SIGNED_0_A_WIDTH_4_B_WIDTH_6_Y_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_mul_A_SIGNED_0_B_SIGNED_0_A_WIDTH_4_B_WIDTH_6_Y_WIDTH_3' -q -q 2>/dev/null || echo sat_mul_A_SIGNED_0_B_SIGNED_0_A_WIDTH_4_B_WIDTH_6_Y_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_mul_A_SIGNED_0_B_SIGNED_1_A_WIDTH_4_B_WIDTH_6_Y_WIDTH_3.v; hierarchy -top sat_mul_A_SIGNED_0_B_SIGNED_1_A_WIDTH_4_B_WIDTH_6_Y_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_mul_A_SIGNED_0_B_SIGNED_1_A_WIDTH_4_B_WIDTH_6_Y_WIDTH_3' -q -q 2>/dev/null || echo sat_mul_A_SIGNED_0_B_SIGNED_1_A_WIDTH_4_B_WIDTH_6_Y_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_mul_A_SIGNED_1_B_SIGNED_0_A_WIDTH_4_B_WIDTH_6_Y_WIDTH_3.v; hierarchy -top sat_mul_A_SIGNED_1_B_SIGNED_0_A_WIDTH_4_B_WIDTH_6_Y_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_mul_A_SIGNED_1_B_SIGNED_0_A_WIDTH_4_B_WIDTH_6_Y_WIDTH_3' -q -q 2>/dev/null || echo sat_mul_A_SIGNED_1_B_SIGNED_0_A_WIDTH_4_B_WIDTH_6_Y_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_mul_A_SIGNED_1_B_SIGNED_1_A_WIDTH_4_B_WIDTH_6_Y_WIDTH_3.v; hierarchy -top sat_mul_A_SIGNED_1_B_SIGNED_1_A_WIDTH_4_B_WIDTH_6_Y_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_mul_A_SIGNED_1_B_SIGNED_1_A_WIDTH_4_B_WIDTH_6_Y_WIDTH_3' -q -q 2>/dev/null || echo sat_mul_A_SIGNED_1_B_SIGNED_1_A_WIDTH_4_B_WIDTH_6_Y_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_mul_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_4.v; hierarchy -top sat_mul_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_mul_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_mul_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_mul_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_4.v; hierarchy -top sat_mul_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_mul_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_mul_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_mul_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_4.v; hierarchy -top sat_mul_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_mul_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_mul_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_mul_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_4.v; hierarchy -top sat_mul_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_mul_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_mul_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_mul_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_3.v; hierarchy -top sat_mul_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_mul_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_3' -q -q 2>/dev/null || echo sat_mul_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_mul_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_3.v; hierarchy -top sat_mul_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_mul_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_3' -q -q 2>/dev/null || echo sat_mul_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_mul_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_3.v; hierarchy -top sat_mul_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_mul_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_3' -q -q 2>/dev/null || echo sat_mul_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_mul_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_3.v; hierarchy -top sat_mul_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_mul_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_3' -q -q 2>/dev/null || echo sat_mul_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_mul_A_SIGNED_0_B_SIGNED_0_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_1.v; hierarchy -top sat_mul_A_SIGNED_0_B_SIGNED_0_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_mul_A_SIGNED_0_B_SIGNED_0_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_mul_A_SIGNED_0_B_SIGNED_0_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_mul_A_SIGNED_0_B_SIGNED_1_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_1.v; hierarchy -top sat_mul_A_SIGNED_0_B_SIGNED_1_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_mul_A_SIGNED_0_B_SIGNED_1_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_mul_A_SIGNED_0_B_SIGNED_1_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_mul_A_SIGNED_1_B_SIGNED_0_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_1.v; hierarchy -top sat_mul_A_SIGNED_1_B_SIGNED_0_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_mul_A_SIGNED_1_B_SIGNED_0_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_mul_A_SIGNED_1_B_SIGNED_0_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_mul_A_SIGNED_1_B_SIGNED_1_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_1.v; hierarchy -top sat_mul_A_SIGNED_1_B_SIGNED_1_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_mul_A_SIGNED_1_B_SIGNED_1_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_mul_A_SIGNED_1_B_SIGNED_1_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_mul_A_SIGNED_0_B_SIGNED_0_A_WIDTH_8_B_WIDTH_6_Y_WIDTH_1.v; hierarchy -top sat_mul_A_SIGNED_0_B_SIGNED_0_A_WIDTH_8_B_WIDTH_6_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_mul_A_SIGNED_0_B_SIGNED_0_A_WIDTH_8_B_WIDTH_6_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_mul_A_SIGNED_0_B_SIGNED_0_A_WIDTH_8_B_WIDTH_6_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_mul_A_SIGNED_0_B_SIGNED_1_A_WIDTH_8_B_WIDTH_6_Y_WIDTH_1.v; hierarchy -top sat_mul_A_SIGNED_0_B_SIGNED_1_A_WIDTH_8_B_WIDTH_6_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_mul_A_SIGNED_0_B_SIGNED_1_A_WIDTH_8_B_WIDTH_6_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_mul_A_SIGNED_0_B_SIGNED_1_A_WIDTH_8_B_WIDTH_6_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_mul_A_SIGNED_1_B_SIGNED_0_A_WIDTH_8_B_WIDTH_6_Y_WIDTH_1.v; hierarchy -top sat_mul_A_SIGNED_1_B_SIGNED_0_A_WIDTH_8_B_WIDTH_6_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_mul_A_SIGNED_1_B_SIGNED_0_A_WIDTH_8_B_WIDTH_6_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_mul_A_SIGNED_1_B_SIGNED_0_A_WIDTH_8_B_WIDTH_6_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_mul_A_SIGNED_1_B_SIGNED_1_A_WIDTH_8_B_WIDTH_6_Y_WIDTH_1.v; hierarchy -top sat_mul_A_SIGNED_1_B_SIGNED_1_A_WIDTH_8_B_WIDTH_6_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_mul_A_SIGNED_1_B_SIGNED_1_A_WIDTH_8_B_WIDTH_6_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_mul_A_SIGNED_1_B_SIGNED_1_A_WIDTH_8_B_WIDTH_6_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_mul_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1.v; hierarchy -top sat_mul_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_mul_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_mul_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_mul_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1.v; hierarchy -top sat_mul_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_mul_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_mul_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_mul_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1.v; hierarchy -top sat_mul_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_mul_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_mul_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_mul_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1.v; hierarchy -top sat_mul_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_mul_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_mul_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_mul_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_4_Y_WIDTH_6.v; hierarchy -top sat_mul_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_4_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_mul_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_4_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_mul_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_4_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_mul_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_4_Y_WIDTH_6.v; hierarchy -top sat_mul_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_4_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_mul_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_4_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_mul_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_4_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_mul_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_4_Y_WIDTH_6.v; hierarchy -top sat_mul_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_4_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_mul_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_4_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_mul_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_4_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_mul_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_4_Y_WIDTH_6.v; hierarchy -top sat_mul_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_4_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_mul_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_4_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_mul_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_4_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_mul_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_4.v; hierarchy -top sat_mul_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_mul_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_mul_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_mul_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_4.v; hierarchy -top sat_mul_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_mul_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_mul_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_mul_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_4.v; hierarchy -top sat_mul_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_mul_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_mul_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_mul_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_4.v; hierarchy -top sat_mul_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_mul_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_mul_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_mul_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_8_Y_WIDTH_4.v; hierarchy -top sat_mul_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_8_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_mul_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_8_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_mul_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_8_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_mul_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_8_Y_WIDTH_4.v; hierarchy -top sat_mul_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_8_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_mul_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_8_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_mul_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_8_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_mul_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_8_Y_WIDTH_4.v; hierarchy -top sat_mul_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_8_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_mul_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_8_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_mul_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_8_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_mul_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_8_Y_WIDTH_4.v; hierarchy -top sat_mul_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_8_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_mul_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_8_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_mul_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_8_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_mul_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_7.v; hierarchy -top sat_mul_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_mul_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_mul_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_mul_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_7.v; hierarchy -top sat_mul_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_mul_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_mul_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_mul_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_7.v; hierarchy -top sat_mul_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_mul_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_mul_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_mul_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_7.v; hierarchy -top sat_mul_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_mul_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_mul_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_mul_A_SIGNED_0_B_SIGNED_0_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_6.v; hierarchy -top sat_mul_A_SIGNED_0_B_SIGNED_0_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_mul_A_SIGNED_0_B_SIGNED_0_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_mul_A_SIGNED_0_B_SIGNED_0_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_mul_A_SIGNED_0_B_SIGNED_1_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_6.v; hierarchy -top sat_mul_A_SIGNED_0_B_SIGNED_1_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_mul_A_SIGNED_0_B_SIGNED_1_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_mul_A_SIGNED_0_B_SIGNED_1_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_mul_A_SIGNED_1_B_SIGNED_0_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_6.v; hierarchy -top sat_mul_A_SIGNED_1_B_SIGNED_0_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_mul_A_SIGNED_1_B_SIGNED_0_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_mul_A_SIGNED_1_B_SIGNED_0_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_mul_A_SIGNED_1_B_SIGNED_1_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_6.v; hierarchy -top sat_mul_A_SIGNED_1_B_SIGNED_1_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_mul_A_SIGNED_1_B_SIGNED_1_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_mul_A_SIGNED_1_B_SIGNED_1_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_mul_A_SIGNED_0_B_SIGNED_0_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_2.v; hierarchy -top sat_mul_A_SIGNED_0_B_SIGNED_0_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_mul_A_SIGNED_0_B_SIGNED_0_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_mul_A_SIGNED_0_B_SIGNED_0_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_mul_A_SIGNED_0_B_SIGNED_1_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_2.v; hierarchy -top sat_mul_A_SIGNED_0_B_SIGNED_1_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_mul_A_SIGNED_0_B_SIGNED_1_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_mul_A_SIGNED_0_B_SIGNED_1_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_mul_A_SIGNED_1_B_SIGNED_0_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_2.v; hierarchy -top sat_mul_A_SIGNED_1_B_SIGNED_0_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_mul_A_SIGNED_1_B_SIGNED_0_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_mul_A_SIGNED_1_B_SIGNED_0_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_mul_A_SIGNED_1_B_SIGNED_1_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_2.v; hierarchy -top sat_mul_A_SIGNED_1_B_SIGNED_1_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_mul_A_SIGNED_1_B_SIGNED_1_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_mul_A_SIGNED_1_B_SIGNED_1_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_mul_A_SIGNED_0_B_SIGNED_0_A_WIDTH_9_B_WIDTH_8_Y_WIDTH_2.v; hierarchy -top sat_mul_A_SIGNED_0_B_SIGNED_0_A_WIDTH_9_B_WIDTH_8_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_mul_A_SIGNED_0_B_SIGNED_0_A_WIDTH_9_B_WIDTH_8_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_mul_A_SIGNED_0_B_SIGNED_0_A_WIDTH_9_B_WIDTH_8_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_mul_A_SIGNED_0_B_SIGNED_1_A_WIDTH_9_B_WIDTH_8_Y_WIDTH_2.v; hierarchy -top sat_mul_A_SIGNED_0_B_SIGNED_1_A_WIDTH_9_B_WIDTH_8_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_mul_A_SIGNED_0_B_SIGNED_1_A_WIDTH_9_B_WIDTH_8_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_mul_A_SIGNED_0_B_SIGNED_1_A_WIDTH_9_B_WIDTH_8_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_mul_A_SIGNED_1_B_SIGNED_0_A_WIDTH_9_B_WIDTH_8_Y_WIDTH_2.v; hierarchy -top sat_mul_A_SIGNED_1_B_SIGNED_0_A_WIDTH_9_B_WIDTH_8_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_mul_A_SIGNED_1_B_SIGNED_0_A_WIDTH_9_B_WIDTH_8_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_mul_A_SIGNED_1_B_SIGNED_0_A_WIDTH_9_B_WIDTH_8_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_mul_A_SIGNED_1_B_SIGNED_1_A_WIDTH_9_B_WIDTH_8_Y_WIDTH_2.v; hierarchy -top sat_mul_A_SIGNED_1_B_SIGNED_1_A_WIDTH_9_B_WIDTH_8_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_mul_A_SIGNED_1_B_SIGNED_1_A_WIDTH_9_B_WIDTH_8_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_mul_A_SIGNED_1_B_SIGNED_1_A_WIDTH_9_B_WIDTH_8_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_mul_A_SIGNED_0_B_SIGNED_0_A_WIDTH_10_B_WIDTH_1_Y_WIDTH_8.v; hierarchy -top sat_mul_A_SIGNED_0_B_SIGNED_0_A_WIDTH_10_B_WIDTH_1_Y_WIDTH_8; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_mul_A_SIGNED_0_B_SIGNED_0_A_WIDTH_10_B_WIDTH_1_Y_WIDTH_8' -q -q 2>/dev/null || echo sat_mul_A_SIGNED_0_B_SIGNED_0_A_WIDTH_10_B_WIDTH_1_Y_WIDTH_8 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_mul_A_SIGNED_0_B_SIGNED_1_A_WIDTH_10_B_WIDTH_1_Y_WIDTH_8.v; hierarchy -top sat_mul_A_SIGNED_0_B_SIGNED_1_A_WIDTH_10_B_WIDTH_1_Y_WIDTH_8; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_mul_A_SIGNED_0_B_SIGNED_1_A_WIDTH_10_B_WIDTH_1_Y_WIDTH_8' -q -q 2>/dev/null || echo sat_mul_A_SIGNED_0_B_SIGNED_1_A_WIDTH_10_B_WIDTH_1_Y_WIDTH_8 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_mul_A_SIGNED_1_B_SIGNED_0_A_WIDTH_10_B_WIDTH_1_Y_WIDTH_8.v; hierarchy -top sat_mul_A_SIGNED_1_B_SIGNED_0_A_WIDTH_10_B_WIDTH_1_Y_WIDTH_8; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_mul_A_SIGNED_1_B_SIGNED_0_A_WIDTH_10_B_WIDTH_1_Y_WIDTH_8' -q -q 2>/dev/null || echo sat_mul_A_SIGNED_1_B_SIGNED_0_A_WIDTH_10_B_WIDTH_1_Y_WIDTH_8 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_mul_A_SIGNED_1_B_SIGNED_1_A_WIDTH_10_B_WIDTH_1_Y_WIDTH_8.v; hierarchy -top sat_mul_A_SIGNED_1_B_SIGNED_1_A_WIDTH_10_B_WIDTH_1_Y_WIDTH_8; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_mul_A_SIGNED_1_B_SIGNED_1_A_WIDTH_10_B_WIDTH_1_Y_WIDTH_8' -q -q 2>/dev/null || echo sat_mul_A_SIGNED_1_B_SIGNED_1_A_WIDTH_10_B_WIDTH_1_Y_WIDTH_8 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_mul_A_SIGNED_0_B_SIGNED_0_A_WIDTH_7_B_WIDTH_2_Y_WIDTH_3.v; hierarchy -top sat_mul_A_SIGNED_0_B_SIGNED_0_A_WIDTH_7_B_WIDTH_2_Y_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_mul_A_SIGNED_0_B_SIGNED_0_A_WIDTH_7_B_WIDTH_2_Y_WIDTH_3' -q -q 2>/dev/null || echo sat_mul_A_SIGNED_0_B_SIGNED_0_A_WIDTH_7_B_WIDTH_2_Y_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_mul_A_SIGNED_0_B_SIGNED_1_A_WIDTH_7_B_WIDTH_2_Y_WIDTH_3.v; hierarchy -top sat_mul_A_SIGNED_0_B_SIGNED_1_A_WIDTH_7_B_WIDTH_2_Y_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_mul_A_SIGNED_0_B_SIGNED_1_A_WIDTH_7_B_WIDTH_2_Y_WIDTH_3' -q -q 2>/dev/null || echo sat_mul_A_SIGNED_0_B_SIGNED_1_A_WIDTH_7_B_WIDTH_2_Y_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_mul_A_SIGNED_1_B_SIGNED_0_A_WIDTH_7_B_WIDTH_2_Y_WIDTH_3.v; hierarchy -top sat_mul_A_SIGNED_1_B_SIGNED_0_A_WIDTH_7_B_WIDTH_2_Y_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_mul_A_SIGNED_1_B_SIGNED_0_A_WIDTH_7_B_WIDTH_2_Y_WIDTH_3' -q -q 2>/dev/null || echo sat_mul_A_SIGNED_1_B_SIGNED_0_A_WIDTH_7_B_WIDTH_2_Y_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_mul_A_SIGNED_1_B_SIGNED_1_A_WIDTH_7_B_WIDTH_2_Y_WIDTH_3.v; hierarchy -top sat_mul_A_SIGNED_1_B_SIGNED_1_A_WIDTH_7_B_WIDTH_2_Y_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_mul_A_SIGNED_1_B_SIGNED_1_A_WIDTH_7_B_WIDTH_2_Y_WIDTH_3' -q -q 2>/dev/null || echo sat_mul_A_SIGNED_1_B_SIGNED_1_A_WIDTH_7_B_WIDTH_2_Y_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_mul_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_1_Y_WIDTH_6.v; hierarchy -top sat_mul_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_1_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_mul_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_1_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_mul_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_1_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_mul_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_1_Y_WIDTH_6.v; hierarchy -top sat_mul_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_1_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_mul_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_1_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_mul_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_1_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_mul_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_1_Y_WIDTH_6.v; hierarchy -top sat_mul_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_1_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_mul_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_1_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_mul_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_1_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_mul_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_1_Y_WIDTH_6.v; hierarchy -top sat_mul_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_1_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_mul_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_1_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_mul_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_1_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_mul_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_1.v; hierarchy -top sat_mul_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_mul_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_mul_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_mul_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_1.v; hierarchy -top sat_mul_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_mul_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_mul_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_mul_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_1.v; hierarchy -top sat_mul_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_mul_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_mul_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_mul_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_1.v; hierarchy -top sat_mul_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_mul_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_mul_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_mul_A_SIGNED_0_B_SIGNED_0_A_WIDTH_1_B_WIDTH_9_Y_WIDTH_5.v; hierarchy -top sat_mul_A_SIGNED_0_B_SIGNED_0_A_WIDTH_1_B_WIDTH_9_Y_WIDTH_5; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_mul_A_SIGNED_0_B_SIGNED_0_A_WIDTH_1_B_WIDTH_9_Y_WIDTH_5' -q -q 2>/dev/null || echo sat_mul_A_SIGNED_0_B_SIGNED_0_A_WIDTH_1_B_WIDTH_9_Y_WIDTH_5 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_mul_A_SIGNED_0_B_SIGNED_1_A_WIDTH_1_B_WIDTH_9_Y_WIDTH_5.v; hierarchy -top sat_mul_A_SIGNED_0_B_SIGNED_1_A_WIDTH_1_B_WIDTH_9_Y_WIDTH_5; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_mul_A_SIGNED_0_B_SIGNED_1_A_WIDTH_1_B_WIDTH_9_Y_WIDTH_5' -q -q 2>/dev/null || echo sat_mul_A_SIGNED_0_B_SIGNED_1_A_WIDTH_1_B_WIDTH_9_Y_WIDTH_5 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_mul_A_SIGNED_1_B_SIGNED_0_A_WIDTH_1_B_WIDTH_9_Y_WIDTH_5.v; hierarchy -top sat_mul_A_SIGNED_1_B_SIGNED_0_A_WIDTH_1_B_WIDTH_9_Y_WIDTH_5; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_mul_A_SIGNED_1_B_SIGNED_0_A_WIDTH_1_B_WIDTH_9_Y_WIDTH_5' -q -q 2>/dev/null || echo sat_mul_A_SIGNED_1_B_SIGNED_0_A_WIDTH_1_B_WIDTH_9_Y_WIDTH_5 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_mul_A_SIGNED_1_B_SIGNED_1_A_WIDTH_1_B_WIDTH_9_Y_WIDTH_5.v; hierarchy -top sat_mul_A_SIGNED_1_B_SIGNED_1_A_WIDTH_1_B_WIDTH_9_Y_WIDTH_5; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_mul_A_SIGNED_1_B_SIGNED_1_A_WIDTH_1_B_WIDTH_9_Y_WIDTH_5' -q -q 2>/dev/null || echo sat_mul_A_SIGNED_1_B_SIGNED_1_A_WIDTH_1_B_WIDTH_9_Y_WIDTH_5 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_mul_A_SIGNED_0_B_SIGNED_0_A_WIDTH_1_B_WIDTH_2_Y_WIDTH_7.v; hierarchy -top sat_mul_A_SIGNED_0_B_SIGNED_0_A_WIDTH_1_B_WIDTH_2_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_mul_A_SIGNED_0_B_SIGNED_0_A_WIDTH_1_B_WIDTH_2_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_mul_A_SIGNED_0_B_SIGNED_0_A_WIDTH_1_B_WIDTH_2_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_mul_A_SIGNED_0_B_SIGNED_1_A_WIDTH_1_B_WIDTH_2_Y_WIDTH_7.v; hierarchy -top sat_mul_A_SIGNED_0_B_SIGNED_1_A_WIDTH_1_B_WIDTH_2_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_mul_A_SIGNED_0_B_SIGNED_1_A_WIDTH_1_B_WIDTH_2_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_mul_A_SIGNED_0_B_SIGNED_1_A_WIDTH_1_B_WIDTH_2_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_mul_A_SIGNED_1_B_SIGNED_0_A_WIDTH_1_B_WIDTH_2_Y_WIDTH_7.v; hierarchy -top sat_mul_A_SIGNED_1_B_SIGNED_0_A_WIDTH_1_B_WIDTH_2_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_mul_A_SIGNED_1_B_SIGNED_0_A_WIDTH_1_B_WIDTH_2_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_mul_A_SIGNED_1_B_SIGNED_0_A_WIDTH_1_B_WIDTH_2_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_mul_A_SIGNED_1_B_SIGNED_1_A_WIDTH_1_B_WIDTH_2_Y_WIDTH_7.v; hierarchy -top sat_mul_A_SIGNED_1_B_SIGNED_1_A_WIDTH_1_B_WIDTH_2_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_mul_A_SIGNED_1_B_SIGNED_1_A_WIDTH_1_B_WIDTH_2_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_mul_A_SIGNED_1_B_SIGNED_1_A_WIDTH_1_B_WIDTH_2_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_mul_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4.v; hierarchy -top sat_mul_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_mul_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_mul_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_mul_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4.v; hierarchy -top sat_mul_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_mul_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_mul_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_mul_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4.v; hierarchy -top sat_mul_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_mul_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_mul_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_mul_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4.v; hierarchy -top sat_mul_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_mul_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_mul_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_mul_A_SIGNED_0_B_SIGNED_0_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_8.v; hierarchy -top sat_mul_A_SIGNED_0_B_SIGNED_0_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_8; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_mul_A_SIGNED_0_B_SIGNED_0_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_8' -q -q 2>/dev/null || echo sat_mul_A_SIGNED_0_B_SIGNED_0_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_8 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_mul_A_SIGNED_0_B_SIGNED_1_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_8.v; hierarchy -top sat_mul_A_SIGNED_0_B_SIGNED_1_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_8; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_mul_A_SIGNED_0_B_SIGNED_1_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_8' -q -q 2>/dev/null || echo sat_mul_A_SIGNED_0_B_SIGNED_1_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_8 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_mul_A_SIGNED_1_B_SIGNED_0_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_8.v; hierarchy -top sat_mul_A_SIGNED_1_B_SIGNED_0_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_8; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_mul_A_SIGNED_1_B_SIGNED_0_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_8' -q -q 2>/dev/null || echo sat_mul_A_SIGNED_1_B_SIGNED_0_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_8 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_mul_A_SIGNED_1_B_SIGNED_1_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_8.v; hierarchy -top sat_mul_A_SIGNED_1_B_SIGNED_1_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_8; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_mul_A_SIGNED_1_B_SIGNED_1_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_8' -q -q 2>/dev/null || echo sat_mul_A_SIGNED_1_B_SIGNED_1_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_8 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_mul_A_SIGNED_0_B_SIGNED_0_A_WIDTH_5_B_WIDTH_1_Y_WIDTH_5.v; hierarchy -top sat_mul_A_SIGNED_0_B_SIGNED_0_A_WIDTH_5_B_WIDTH_1_Y_WIDTH_5; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_mul_A_SIGNED_0_B_SIGNED_0_A_WIDTH_5_B_WIDTH_1_Y_WIDTH_5' -q -q 2>/dev/null || echo sat_mul_A_SIGNED_0_B_SIGNED_0_A_WIDTH_5_B_WIDTH_1_Y_WIDTH_5 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_mul_A_SIGNED_0_B_SIGNED_1_A_WIDTH_5_B_WIDTH_1_Y_WIDTH_5.v; hierarchy -top sat_mul_A_SIGNED_0_B_SIGNED_1_A_WIDTH_5_B_WIDTH_1_Y_WIDTH_5; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_mul_A_SIGNED_0_B_SIGNED_1_A_WIDTH_5_B_WIDTH_1_Y_WIDTH_5' -q -q 2>/dev/null || echo sat_mul_A_SIGNED_0_B_SIGNED_1_A_WIDTH_5_B_WIDTH_1_Y_WIDTH_5 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_mul_A_SIGNED_1_B_SIGNED_0_A_WIDTH_5_B_WIDTH_1_Y_WIDTH_5.v; hierarchy -top sat_mul_A_SIGNED_1_B_SIGNED_0_A_WIDTH_5_B_WIDTH_1_Y_WIDTH_5; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_mul_A_SIGNED_1_B_SIGNED_0_A_WIDTH_5_B_WIDTH_1_Y_WIDTH_5' -q -q 2>/dev/null || echo sat_mul_A_SIGNED_1_B_SIGNED_0_A_WIDTH_5_B_WIDTH_1_Y_WIDTH_5 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_mul_A_SIGNED_1_B_SIGNED_1_A_WIDTH_5_B_WIDTH_1_Y_WIDTH_5.v; hierarchy -top sat_mul_A_SIGNED_1_B_SIGNED_1_A_WIDTH_5_B_WIDTH_1_Y_WIDTH_5; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_mul_A_SIGNED_1_B_SIGNED_1_A_WIDTH_5_B_WIDTH_1_Y_WIDTH_5' -q -q 2>/dev/null || echo sat_mul_A_SIGNED_1_B_SIGNED_1_A_WIDTH_5_B_WIDTH_1_Y_WIDTH_5 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_mul_A_SIGNED_0_B_SIGNED_0_A_WIDTH_7_B_WIDTH_1_Y_WIDTH_5.v; hierarchy -top sat_mul_A_SIGNED_0_B_SIGNED_0_A_WIDTH_7_B_WIDTH_1_Y_WIDTH_5; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_mul_A_SIGNED_0_B_SIGNED_0_A_WIDTH_7_B_WIDTH_1_Y_WIDTH_5' -q -q 2>/dev/null || echo sat_mul_A_SIGNED_0_B_SIGNED_0_A_WIDTH_7_B_WIDTH_1_Y_WIDTH_5 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_mul_A_SIGNED_0_B_SIGNED_1_A_WIDTH_7_B_WIDTH_1_Y_WIDTH_5.v; hierarchy -top sat_mul_A_SIGNED_0_B_SIGNED_1_A_WIDTH_7_B_WIDTH_1_Y_WIDTH_5; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_mul_A_SIGNED_0_B_SIGNED_1_A_WIDTH_7_B_WIDTH_1_Y_WIDTH_5' -q -q 2>/dev/null || echo sat_mul_A_SIGNED_0_B_SIGNED_1_A_WIDTH_7_B_WIDTH_1_Y_WIDTH_5 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_mul_A_SIGNED_1_B_SIGNED_0_A_WIDTH_7_B_WIDTH_1_Y_WIDTH_5.v; hierarchy -top sat_mul_A_SIGNED_1_B_SIGNED_0_A_WIDTH_7_B_WIDTH_1_Y_WIDTH_5; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_mul_A_SIGNED_1_B_SIGNED_0_A_WIDTH_7_B_WIDTH_1_Y_WIDTH_5' -q -q 2>/dev/null || echo sat_mul_A_SIGNED_1_B_SIGNED_0_A_WIDTH_7_B_WIDTH_1_Y_WIDTH_5 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_mul_A_SIGNED_1_B_SIGNED_1_A_WIDTH_7_B_WIDTH_1_Y_WIDTH_5.v; hierarchy -top sat_mul_A_SIGNED_1_B_SIGNED_1_A_WIDTH_7_B_WIDTH_1_Y_WIDTH_5; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_mul_A_SIGNED_1_B_SIGNED_1_A_WIDTH_7_B_WIDTH_1_Y_WIDTH_5' -q -q 2>/dev/null || echo sat_mul_A_SIGNED_1_B_SIGNED_1_A_WIDTH_7_B_WIDTH_1_Y_WIDTH_5 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_mul_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_2.v; hierarchy -top sat_mul_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_mul_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_mul_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_mul_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_2.v; hierarchy -top sat_mul_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_mul_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_mul_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_mul_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_2.v; hierarchy -top sat_mul_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_mul_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_mul_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_mul_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_2.v; hierarchy -top sat_mul_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_mul_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_mul_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_mul_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_5.v; hierarchy -top sat_mul_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_5; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_mul_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_5' -q -q 2>/dev/null || echo sat_mul_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_5 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_mul_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_5.v; hierarchy -top sat_mul_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_5; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_mul_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_5' -q -q 2>/dev/null || echo sat_mul_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_5 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_mul_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_5.v; hierarchy -top sat_mul_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_5; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_mul_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_5' -q -q 2>/dev/null || echo sat_mul_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_5 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_mul_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_5.v; hierarchy -top sat_mul_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_5; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_mul_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_5' -q -q 2>/dev/null || echo sat_mul_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_5 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_mul_A_SIGNED_0_B_SIGNED_0_A_WIDTH_9_B_WIDTH_5_Y_WIDTH_3.v; hierarchy -top sat_mul_A_SIGNED_0_B_SIGNED_0_A_WIDTH_9_B_WIDTH_5_Y_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_mul_A_SIGNED_0_B_SIGNED_0_A_WIDTH_9_B_WIDTH_5_Y_WIDTH_3' -q -q 2>/dev/null || echo sat_mul_A_SIGNED_0_B_SIGNED_0_A_WIDTH_9_B_WIDTH_5_Y_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_mul_A_SIGNED_0_B_SIGNED_1_A_WIDTH_9_B_WIDTH_5_Y_WIDTH_3.v; hierarchy -top sat_mul_A_SIGNED_0_B_SIGNED_1_A_WIDTH_9_B_WIDTH_5_Y_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_mul_A_SIGNED_0_B_SIGNED_1_A_WIDTH_9_B_WIDTH_5_Y_WIDTH_3' -q -q 2>/dev/null || echo sat_mul_A_SIGNED_0_B_SIGNED_1_A_WIDTH_9_B_WIDTH_5_Y_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_mul_A_SIGNED_1_B_SIGNED_0_A_WIDTH_9_B_WIDTH_5_Y_WIDTH_3.v; hierarchy -top sat_mul_A_SIGNED_1_B_SIGNED_0_A_WIDTH_9_B_WIDTH_5_Y_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_mul_A_SIGNED_1_B_SIGNED_0_A_WIDTH_9_B_WIDTH_5_Y_WIDTH_3' -q -q 2>/dev/null || echo sat_mul_A_SIGNED_1_B_SIGNED_0_A_WIDTH_9_B_WIDTH_5_Y_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_mul_A_SIGNED_1_B_SIGNED_1_A_WIDTH_9_B_WIDTH_5_Y_WIDTH_3.v; hierarchy -top sat_mul_A_SIGNED_1_B_SIGNED_1_A_WIDTH_9_B_WIDTH_5_Y_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_mul_A_SIGNED_1_B_SIGNED_1_A_WIDTH_9_B_WIDTH_5_Y_WIDTH_3' -q -q 2>/dev/null || echo sat_mul_A_SIGNED_1_B_SIGNED_1_A_WIDTH_9_B_WIDTH_5_Y_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_mul_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_10.v; hierarchy -top sat_mul_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_10; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_mul_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_10' -q -q 2>/dev/null || echo sat_mul_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_10 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_mul_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_10.v; hierarchy -top sat_mul_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_10; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_mul_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_10' -q -q 2>/dev/null || echo sat_mul_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_10 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_mul_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_10.v; hierarchy -top sat_mul_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_10; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_mul_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_10' -q -q 2>/dev/null || echo sat_mul_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_10 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_mul_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_10.v; hierarchy -top sat_mul_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_10; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_mul_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_10' -q -q 2>/dev/null || echo sat_mul_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_10 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_mul_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1.v; hierarchy -top sat_mul_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_mul_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_mul_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_mul_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1.v; hierarchy -top sat_mul_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_mul_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_mul_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_mul_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1.v; hierarchy -top sat_mul_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_mul_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_mul_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_mul_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1.v; hierarchy -top sat_mul_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_mul_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_mul_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_mul_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_2.v; hierarchy -top sat_mul_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_mul_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_mul_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_mul_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_2.v; hierarchy -top sat_mul_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_mul_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_mul_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_mul_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_2.v; hierarchy -top sat_mul_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_mul_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_mul_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_mul_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_2.v; hierarchy -top sat_mul_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_mul_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_mul_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_mul_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_5_Y_WIDTH_2.v; hierarchy -top sat_mul_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_5_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_mul_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_5_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_mul_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_5_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_mul_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_5_Y_WIDTH_2.v; hierarchy -top sat_mul_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_5_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_mul_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_5_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_mul_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_5_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_mul_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_5_Y_WIDTH_2.v; hierarchy -top sat_mul_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_5_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_mul_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_5_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_mul_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_5_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_mul_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_5_Y_WIDTH_2.v; hierarchy -top sat_mul_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_5_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_mul_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_5_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_mul_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_5_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_mul_A_SIGNED_0_B_SIGNED_0_A_WIDTH_1_B_WIDTH_5_Y_WIDTH_3.v; hierarchy -top sat_mul_A_SIGNED_0_B_SIGNED_0_A_WIDTH_1_B_WIDTH_5_Y_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_mul_A_SIGNED_0_B_SIGNED_0_A_WIDTH_1_B_WIDTH_5_Y_WIDTH_3' -q -q 2>/dev/null || echo sat_mul_A_SIGNED_0_B_SIGNED_0_A_WIDTH_1_B_WIDTH_5_Y_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_mul_A_SIGNED_0_B_SIGNED_1_A_WIDTH_1_B_WIDTH_5_Y_WIDTH_3.v; hierarchy -top sat_mul_A_SIGNED_0_B_SIGNED_1_A_WIDTH_1_B_WIDTH_5_Y_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_mul_A_SIGNED_0_B_SIGNED_1_A_WIDTH_1_B_WIDTH_5_Y_WIDTH_3' -q -q 2>/dev/null || echo sat_mul_A_SIGNED_0_B_SIGNED_1_A_WIDTH_1_B_WIDTH_5_Y_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_mul_A_SIGNED_1_B_SIGNED_0_A_WIDTH_1_B_WIDTH_5_Y_WIDTH_3.v; hierarchy -top sat_mul_A_SIGNED_1_B_SIGNED_0_A_WIDTH_1_B_WIDTH_5_Y_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_mul_A_SIGNED_1_B_SIGNED_0_A_WIDTH_1_B_WIDTH_5_Y_WIDTH_3' -q -q 2>/dev/null || echo sat_mul_A_SIGNED_1_B_SIGNED_0_A_WIDTH_1_B_WIDTH_5_Y_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_mul_A_SIGNED_1_B_SIGNED_1_A_WIDTH_1_B_WIDTH_5_Y_WIDTH_3.v; hierarchy -top sat_mul_A_SIGNED_1_B_SIGNED_1_A_WIDTH_1_B_WIDTH_5_Y_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_mul_A_SIGNED_1_B_SIGNED_1_A_WIDTH_1_B_WIDTH_5_Y_WIDTH_3' -q -q 2>/dev/null || echo sat_mul_A_SIGNED_1_B_SIGNED_1_A_WIDTH_1_B_WIDTH_5_Y_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_mul_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_8_Y_WIDTH_9.v; hierarchy -top sat_mul_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_8_Y_WIDTH_9; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_mul_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_8_Y_WIDTH_9' -q -q 2>/dev/null || echo sat_mul_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_8_Y_WIDTH_9 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_mul_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_8_Y_WIDTH_9.v; hierarchy -top sat_mul_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_8_Y_WIDTH_9; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_mul_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_8_Y_WIDTH_9' -q -q 2>/dev/null || echo sat_mul_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_8_Y_WIDTH_9 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_mul_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_8_Y_WIDTH_9.v; hierarchy -top sat_mul_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_8_Y_WIDTH_9; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_mul_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_8_Y_WIDTH_9' -q -q 2>/dev/null || echo sat_mul_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_8_Y_WIDTH_9 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_mul_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_8_Y_WIDTH_9.v; hierarchy -top sat_mul_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_8_Y_WIDTH_9; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_mul_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_8_Y_WIDTH_9' -q -q 2>/dev/null || echo sat_mul_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_8_Y_WIDTH_9 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_mul_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_7_Y_WIDTH_2.v; hierarchy -top sat_mul_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_7_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_mul_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_7_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_mul_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_7_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_mul_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_7_Y_WIDTH_2.v; hierarchy -top sat_mul_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_7_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_mul_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_7_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_mul_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_7_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_mul_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_7_Y_WIDTH_2.v; hierarchy -top sat_mul_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_7_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_mul_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_7_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_mul_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_7_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_mul_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_7_Y_WIDTH_2.v; hierarchy -top sat_mul_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_7_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_mul_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_7_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_mul_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_7_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_mul_A_SIGNED_0_B_SIGNED_0_A_WIDTH_10_B_WIDTH_2_Y_WIDTH_2.v; hierarchy -top sat_mul_A_SIGNED_0_B_SIGNED_0_A_WIDTH_10_B_WIDTH_2_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_mul_A_SIGNED_0_B_SIGNED_0_A_WIDTH_10_B_WIDTH_2_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_mul_A_SIGNED_0_B_SIGNED_0_A_WIDTH_10_B_WIDTH_2_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_mul_A_SIGNED_0_B_SIGNED_1_A_WIDTH_10_B_WIDTH_2_Y_WIDTH_2.v; hierarchy -top sat_mul_A_SIGNED_0_B_SIGNED_1_A_WIDTH_10_B_WIDTH_2_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_mul_A_SIGNED_0_B_SIGNED_1_A_WIDTH_10_B_WIDTH_2_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_mul_A_SIGNED_0_B_SIGNED_1_A_WIDTH_10_B_WIDTH_2_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_mul_A_SIGNED_1_B_SIGNED_0_A_WIDTH_10_B_WIDTH_2_Y_WIDTH_2.v; hierarchy -top sat_mul_A_SIGNED_1_B_SIGNED_0_A_WIDTH_10_B_WIDTH_2_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_mul_A_SIGNED_1_B_SIGNED_0_A_WIDTH_10_B_WIDTH_2_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_mul_A_SIGNED_1_B_SIGNED_0_A_WIDTH_10_B_WIDTH_2_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_mul_A_SIGNED_1_B_SIGNED_1_A_WIDTH_10_B_WIDTH_2_Y_WIDTH_2.v; hierarchy -top sat_mul_A_SIGNED_1_B_SIGNED_1_A_WIDTH_10_B_WIDTH_2_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_mul_A_SIGNED_1_B_SIGNED_1_A_WIDTH_10_B_WIDTH_2_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_mul_A_SIGNED_1_B_SIGNED_1_A_WIDTH_10_B_WIDTH_2_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_mul_A_SIGNED_0_B_SIGNED_0_A_WIDTH_1_B_WIDTH_6_Y_WIDTH_7.v; hierarchy -top sat_mul_A_SIGNED_0_B_SIGNED_0_A_WIDTH_1_B_WIDTH_6_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_mul_A_SIGNED_0_B_SIGNED_0_A_WIDTH_1_B_WIDTH_6_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_mul_A_SIGNED_0_B_SIGNED_0_A_WIDTH_1_B_WIDTH_6_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_mul_A_SIGNED_0_B_SIGNED_1_A_WIDTH_1_B_WIDTH_6_Y_WIDTH_7.v; hierarchy -top sat_mul_A_SIGNED_0_B_SIGNED_1_A_WIDTH_1_B_WIDTH_6_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_mul_A_SIGNED_0_B_SIGNED_1_A_WIDTH_1_B_WIDTH_6_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_mul_A_SIGNED_0_B_SIGNED_1_A_WIDTH_1_B_WIDTH_6_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_mul_A_SIGNED_1_B_SIGNED_0_A_WIDTH_1_B_WIDTH_6_Y_WIDTH_7.v; hierarchy -top sat_mul_A_SIGNED_1_B_SIGNED_0_A_WIDTH_1_B_WIDTH_6_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_mul_A_SIGNED_1_B_SIGNED_0_A_WIDTH_1_B_WIDTH_6_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_mul_A_SIGNED_1_B_SIGNED_0_A_WIDTH_1_B_WIDTH_6_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_mul_A_SIGNED_1_B_SIGNED_1_A_WIDTH_1_B_WIDTH_6_Y_WIDTH_7.v; hierarchy -top sat_mul_A_SIGNED_1_B_SIGNED_1_A_WIDTH_1_B_WIDTH_6_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_mul_A_SIGNED_1_B_SIGNED_1_A_WIDTH_1_B_WIDTH_6_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_mul_A_SIGNED_1_B_SIGNED_1_A_WIDTH_1_B_WIDTH_6_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_mul_A_SIGNED_0_B_SIGNED_0_A_WIDTH_8_B_WIDTH_10_Y_WIDTH_2.v; hierarchy -top sat_mul_A_SIGNED_0_B_SIGNED_0_A_WIDTH_8_B_WIDTH_10_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_mul_A_SIGNED_0_B_SIGNED_0_A_WIDTH_8_B_WIDTH_10_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_mul_A_SIGNED_0_B_SIGNED_0_A_WIDTH_8_B_WIDTH_10_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_mul_A_SIGNED_0_B_SIGNED_1_A_WIDTH_8_B_WIDTH_10_Y_WIDTH_2.v; hierarchy -top sat_mul_A_SIGNED_0_B_SIGNED_1_A_WIDTH_8_B_WIDTH_10_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_mul_A_SIGNED_0_B_SIGNED_1_A_WIDTH_8_B_WIDTH_10_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_mul_A_SIGNED_0_B_SIGNED_1_A_WIDTH_8_B_WIDTH_10_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_mul_A_SIGNED_1_B_SIGNED_0_A_WIDTH_8_B_WIDTH_10_Y_WIDTH_2.v; hierarchy -top sat_mul_A_SIGNED_1_B_SIGNED_0_A_WIDTH_8_B_WIDTH_10_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_mul_A_SIGNED_1_B_SIGNED_0_A_WIDTH_8_B_WIDTH_10_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_mul_A_SIGNED_1_B_SIGNED_0_A_WIDTH_8_B_WIDTH_10_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_mul_A_SIGNED_1_B_SIGNED_1_A_WIDTH_8_B_WIDTH_10_Y_WIDTH_2.v; hierarchy -top sat_mul_A_SIGNED_1_B_SIGNED_1_A_WIDTH_8_B_WIDTH_10_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_mul_A_SIGNED_1_B_SIGNED_1_A_WIDTH_8_B_WIDTH_10_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_mul_A_SIGNED_1_B_SIGNED_1_A_WIDTH_8_B_WIDTH_10_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_mul_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_9.v; hierarchy -top sat_mul_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_9; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_mul_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_9' -q -q 2>/dev/null || echo sat_mul_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_9 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_mul_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_9.v; hierarchy -top sat_mul_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_9; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_mul_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_9' -q -q 2>/dev/null || echo sat_mul_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_9 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_mul_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_9.v; hierarchy -top sat_mul_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_9; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_mul_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_9' -q -q 2>/dev/null || echo sat_mul_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_9 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_mul_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_9.v; hierarchy -top sat_mul_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_9; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_mul_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_9' -q -q 2>/dev/null || echo sat_mul_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_9 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_mul_A_SIGNED_0_B_SIGNED_0_A_WIDTH_8_B_WIDTH_2_Y_WIDTH_2.v; hierarchy -top sat_mul_A_SIGNED_0_B_SIGNED_0_A_WIDTH_8_B_WIDTH_2_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_mul_A_SIGNED_0_B_SIGNED_0_A_WIDTH_8_B_WIDTH_2_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_mul_A_SIGNED_0_B_SIGNED_0_A_WIDTH_8_B_WIDTH_2_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_mul_A_SIGNED_0_B_SIGNED_1_A_WIDTH_8_B_WIDTH_2_Y_WIDTH_2.v; hierarchy -top sat_mul_A_SIGNED_0_B_SIGNED_1_A_WIDTH_8_B_WIDTH_2_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_mul_A_SIGNED_0_B_SIGNED_1_A_WIDTH_8_B_WIDTH_2_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_mul_A_SIGNED_0_B_SIGNED_1_A_WIDTH_8_B_WIDTH_2_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_mul_A_SIGNED_1_B_SIGNED_0_A_WIDTH_8_B_WIDTH_2_Y_WIDTH_2.v; hierarchy -top sat_mul_A_SIGNED_1_B_SIGNED_0_A_WIDTH_8_B_WIDTH_2_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_mul_A_SIGNED_1_B_SIGNED_0_A_WIDTH_8_B_WIDTH_2_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_mul_A_SIGNED_1_B_SIGNED_0_A_WIDTH_8_B_WIDTH_2_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_mul_A_SIGNED_1_B_SIGNED_1_A_WIDTH_8_B_WIDTH_2_Y_WIDTH_2.v; hierarchy -top sat_mul_A_SIGNED_1_B_SIGNED_1_A_WIDTH_8_B_WIDTH_2_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_mul_A_SIGNED_1_B_SIGNED_1_A_WIDTH_8_B_WIDTH_2_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_mul_A_SIGNED_1_B_SIGNED_1_A_WIDTH_8_B_WIDTH_2_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_mul_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_6.v; hierarchy -top sat_mul_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_mul_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_mul_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_mul_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_6.v; hierarchy -top sat_mul_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_mul_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_mul_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_mul_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_6.v; hierarchy -top sat_mul_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_mul_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_mul_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_mul_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_6.v; hierarchy -top sat_mul_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_mul_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_mul_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_mul_A_SIGNED_0_B_SIGNED_0_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_1.v; hierarchy -top sat_mul_A_SIGNED_0_B_SIGNED_0_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_mul_A_SIGNED_0_B_SIGNED_0_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_mul_A_SIGNED_0_B_SIGNED_0_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_mul_A_SIGNED_0_B_SIGNED_1_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_1.v; hierarchy -top sat_mul_A_SIGNED_0_B_SIGNED_1_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_mul_A_SIGNED_0_B_SIGNED_1_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_mul_A_SIGNED_0_B_SIGNED_1_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_mul_A_SIGNED_1_B_SIGNED_0_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_1.v; hierarchy -top sat_mul_A_SIGNED_1_B_SIGNED_0_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_mul_A_SIGNED_1_B_SIGNED_0_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_mul_A_SIGNED_1_B_SIGNED_0_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_mul_A_SIGNED_1_B_SIGNED_1_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_1.v; hierarchy -top sat_mul_A_SIGNED_1_B_SIGNED_1_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_mul_A_SIGNED_1_B_SIGNED_1_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_mul_A_SIGNED_1_B_SIGNED_1_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_mul_A_SIGNED_0_B_SIGNED_0_A_WIDTH_10_B_WIDTH_6_Y_WIDTH_8.v; hierarchy -top sat_mul_A_SIGNED_0_B_SIGNED_0_A_WIDTH_10_B_WIDTH_6_Y_WIDTH_8; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_mul_A_SIGNED_0_B_SIGNED_0_A_WIDTH_10_B_WIDTH_6_Y_WIDTH_8' -q -q 2>/dev/null || echo sat_mul_A_SIGNED_0_B_SIGNED_0_A_WIDTH_10_B_WIDTH_6_Y_WIDTH_8 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_mul_A_SIGNED_0_B_SIGNED_1_A_WIDTH_10_B_WIDTH_6_Y_WIDTH_8.v; hierarchy -top sat_mul_A_SIGNED_0_B_SIGNED_1_A_WIDTH_10_B_WIDTH_6_Y_WIDTH_8; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_mul_A_SIGNED_0_B_SIGNED_1_A_WIDTH_10_B_WIDTH_6_Y_WIDTH_8' -q -q 2>/dev/null || echo sat_mul_A_SIGNED_0_B_SIGNED_1_A_WIDTH_10_B_WIDTH_6_Y_WIDTH_8 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_mul_A_SIGNED_1_B_SIGNED_0_A_WIDTH_10_B_WIDTH_6_Y_WIDTH_8.v; hierarchy -top sat_mul_A_SIGNED_1_B_SIGNED_0_A_WIDTH_10_B_WIDTH_6_Y_WIDTH_8; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_mul_A_SIGNED_1_B_SIGNED_0_A_WIDTH_10_B_WIDTH_6_Y_WIDTH_8' -q -q 2>/dev/null || echo sat_mul_A_SIGNED_1_B_SIGNED_0_A_WIDTH_10_B_WIDTH_6_Y_WIDTH_8 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_mul_A_SIGNED_1_B_SIGNED_1_A_WIDTH_10_B_WIDTH_6_Y_WIDTH_8.v; hierarchy -top sat_mul_A_SIGNED_1_B_SIGNED_1_A_WIDTH_10_B_WIDTH_6_Y_WIDTH_8; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_mul_A_SIGNED_1_B_SIGNED_1_A_WIDTH_10_B_WIDTH_6_Y_WIDTH_8' -q -q 2>/dev/null || echo sat_mul_A_SIGNED_1_B_SIGNED_1_A_WIDTH_10_B_WIDTH_6_Y_WIDTH_8 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_mul_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_3.v; hierarchy -top sat_mul_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_mul_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_3' -q -q 2>/dev/null || echo sat_mul_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_mul_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_3.v; hierarchy -top sat_mul_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_mul_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_3' -q -q 2>/dev/null || echo sat_mul_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_mul_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_3.v; hierarchy -top sat_mul_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_mul_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_3' -q -q 2>/dev/null || echo sat_mul_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_mul_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_3.v; hierarchy -top sat_mul_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_mul_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_3' -q -q 2>/dev/null || echo sat_mul_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_mul_A_SIGNED_0_B_SIGNED_0_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_5.v; hierarchy -top sat_mul_A_SIGNED_0_B_SIGNED_0_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_5; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_mul_A_SIGNED_0_B_SIGNED_0_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_5' -q -q 2>/dev/null || echo sat_mul_A_SIGNED_0_B_SIGNED_0_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_5 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_mul_A_SIGNED_0_B_SIGNED_1_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_5.v; hierarchy -top sat_mul_A_SIGNED_0_B_SIGNED_1_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_5; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_mul_A_SIGNED_0_B_SIGNED_1_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_5' -q -q 2>/dev/null || echo sat_mul_A_SIGNED_0_B_SIGNED_1_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_5 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_mul_A_SIGNED_1_B_SIGNED_0_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_5.v; hierarchy -top sat_mul_A_SIGNED_1_B_SIGNED_0_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_5; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_mul_A_SIGNED_1_B_SIGNED_0_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_5' -q -q 2>/dev/null || echo sat_mul_A_SIGNED_1_B_SIGNED_0_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_5 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_mul_A_SIGNED_1_B_SIGNED_1_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_5.v; hierarchy -top sat_mul_A_SIGNED_1_B_SIGNED_1_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_5; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_mul_A_SIGNED_1_B_SIGNED_1_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_5' -q -q 2>/dev/null || echo sat_mul_A_SIGNED_1_B_SIGNED_1_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_5 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_mul_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_7_Y_WIDTH_7.v; hierarchy -top sat_mul_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_7_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_mul_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_7_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_mul_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_7_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_mul_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_7_Y_WIDTH_7.v; hierarchy -top sat_mul_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_7_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_mul_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_7_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_mul_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_7_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_mul_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_7_Y_WIDTH_7.v; hierarchy -top sat_mul_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_7_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_mul_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_7_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_mul_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_7_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_mul_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_7_Y_WIDTH_7.v; hierarchy -top sat_mul_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_7_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_mul_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_7_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_mul_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_7_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_mul_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_1_Y_WIDTH_1.v; hierarchy -top sat_mul_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_1_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_mul_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_1_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_mul_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_1_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_mul_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_1_Y_WIDTH_1.v; hierarchy -top sat_mul_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_1_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_mul_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_1_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_mul_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_1_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_mul_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_1_Y_WIDTH_1.v; hierarchy -top sat_mul_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_1_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_mul_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_1_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_mul_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_1_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_mul_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_1_Y_WIDTH_1.v; hierarchy -top sat_mul_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_1_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_mul_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_1_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_mul_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_1_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_mul_A_SIGNED_0_B_SIGNED_0_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_7.v; hierarchy -top sat_mul_A_SIGNED_0_B_SIGNED_0_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_mul_A_SIGNED_0_B_SIGNED_0_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_mul_A_SIGNED_0_B_SIGNED_0_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_mul_A_SIGNED_0_B_SIGNED_1_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_7.v; hierarchy -top sat_mul_A_SIGNED_0_B_SIGNED_1_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_mul_A_SIGNED_0_B_SIGNED_1_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_mul_A_SIGNED_0_B_SIGNED_1_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_mul_A_SIGNED_1_B_SIGNED_0_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_7.v; hierarchy -top sat_mul_A_SIGNED_1_B_SIGNED_0_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_mul_A_SIGNED_1_B_SIGNED_0_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_mul_A_SIGNED_1_B_SIGNED_0_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_mul_A_SIGNED_1_B_SIGNED_1_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_7.v; hierarchy -top sat_mul_A_SIGNED_1_B_SIGNED_1_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_mul_A_SIGNED_1_B_SIGNED_1_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_mul_A_SIGNED_1_B_SIGNED_1_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_mul_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_7.v; hierarchy -top sat_mul_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_mul_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_mul_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_mul_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_7.v; hierarchy -top sat_mul_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_mul_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_mul_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_mul_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_7.v; hierarchy -top sat_mul_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_mul_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_mul_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_mul_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_7.v; hierarchy -top sat_mul_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_mul_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_mul_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_mul_A_SIGNED_0_B_SIGNED_0_A_WIDTH_8_B_WIDTH_9_Y_WIDTH_8.v; hierarchy -top sat_mul_A_SIGNED_0_B_SIGNED_0_A_WIDTH_8_B_WIDTH_9_Y_WIDTH_8; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_mul_A_SIGNED_0_B_SIGNED_0_A_WIDTH_8_B_WIDTH_9_Y_WIDTH_8' -q -q 2>/dev/null || echo sat_mul_A_SIGNED_0_B_SIGNED_0_A_WIDTH_8_B_WIDTH_9_Y_WIDTH_8 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_mul_A_SIGNED_0_B_SIGNED_1_A_WIDTH_8_B_WIDTH_9_Y_WIDTH_8.v; hierarchy -top sat_mul_A_SIGNED_0_B_SIGNED_1_A_WIDTH_8_B_WIDTH_9_Y_WIDTH_8; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_mul_A_SIGNED_0_B_SIGNED_1_A_WIDTH_8_B_WIDTH_9_Y_WIDTH_8' -q -q 2>/dev/null || echo sat_mul_A_SIGNED_0_B_SIGNED_1_A_WIDTH_8_B_WIDTH_9_Y_WIDTH_8 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_mul_A_SIGNED_1_B_SIGNED_0_A_WIDTH_8_B_WIDTH_9_Y_WIDTH_8.v; hierarchy -top sat_mul_A_SIGNED_1_B_SIGNED_0_A_WIDTH_8_B_WIDTH_9_Y_WIDTH_8; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_mul_A_SIGNED_1_B_SIGNED_0_A_WIDTH_8_B_WIDTH_9_Y_WIDTH_8' -q -q 2>/dev/null || echo sat_mul_A_SIGNED_1_B_SIGNED_0_A_WIDTH_8_B_WIDTH_9_Y_WIDTH_8 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_mul_A_SIGNED_1_B_SIGNED_1_A_WIDTH_8_B_WIDTH_9_Y_WIDTH_8.v; hierarchy -top sat_mul_A_SIGNED_1_B_SIGNED_1_A_WIDTH_8_B_WIDTH_9_Y_WIDTH_8; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_mul_A_SIGNED_1_B_SIGNED_1_A_WIDTH_8_B_WIDTH_9_Y_WIDTH_8' -q -q 2>/dev/null || echo sat_mul_A_SIGNED_1_B_SIGNED_1_A_WIDTH_8_B_WIDTH_9_Y_WIDTH_8 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_mul_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_5_Y_WIDTH_7.v; hierarchy -top sat_mul_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_5_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_mul_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_5_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_mul_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_5_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_mul_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_5_Y_WIDTH_7.v; hierarchy -top sat_mul_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_5_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_mul_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_5_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_mul_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_5_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_mul_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_5_Y_WIDTH_7.v; hierarchy -top sat_mul_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_5_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_mul_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_5_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_mul_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_5_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_mul_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_5_Y_WIDTH_7.v; hierarchy -top sat_mul_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_5_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_mul_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_5_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_mul_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_5_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_mul_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_4.v; hierarchy -top sat_mul_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_mul_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_mul_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_mul_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_4.v; hierarchy -top sat_mul_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_mul_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_mul_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_mul_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_4.v; hierarchy -top sat_mul_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_mul_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_mul_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_mul_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_4.v; hierarchy -top sat_mul_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_mul_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_mul_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_mul_A_SIGNED_0_B_SIGNED_0_A_WIDTH_9_B_WIDTH_4_Y_WIDTH_7.v; hierarchy -top sat_mul_A_SIGNED_0_B_SIGNED_0_A_WIDTH_9_B_WIDTH_4_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_mul_A_SIGNED_0_B_SIGNED_0_A_WIDTH_9_B_WIDTH_4_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_mul_A_SIGNED_0_B_SIGNED_0_A_WIDTH_9_B_WIDTH_4_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_mul_A_SIGNED_0_B_SIGNED_1_A_WIDTH_9_B_WIDTH_4_Y_WIDTH_7.v; hierarchy -top sat_mul_A_SIGNED_0_B_SIGNED_1_A_WIDTH_9_B_WIDTH_4_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_mul_A_SIGNED_0_B_SIGNED_1_A_WIDTH_9_B_WIDTH_4_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_mul_A_SIGNED_0_B_SIGNED_1_A_WIDTH_9_B_WIDTH_4_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_mul_A_SIGNED_1_B_SIGNED_0_A_WIDTH_9_B_WIDTH_4_Y_WIDTH_7.v; hierarchy -top sat_mul_A_SIGNED_1_B_SIGNED_0_A_WIDTH_9_B_WIDTH_4_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_mul_A_SIGNED_1_B_SIGNED_0_A_WIDTH_9_B_WIDTH_4_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_mul_A_SIGNED_1_B_SIGNED_0_A_WIDTH_9_B_WIDTH_4_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_mul_A_SIGNED_1_B_SIGNED_1_A_WIDTH_9_B_WIDTH_4_Y_WIDTH_7.v; hierarchy -top sat_mul_A_SIGNED_1_B_SIGNED_1_A_WIDTH_9_B_WIDTH_4_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_mul_A_SIGNED_1_B_SIGNED_1_A_WIDTH_9_B_WIDTH_4_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_mul_A_SIGNED_1_B_SIGNED_1_A_WIDTH_9_B_WIDTH_4_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_mul_A_SIGNED_0_B_SIGNED_0_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_9.v; hierarchy -top sat_mul_A_SIGNED_0_B_SIGNED_0_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_9; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_mul_A_SIGNED_0_B_SIGNED_0_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_9' -q -q 2>/dev/null || echo sat_mul_A_SIGNED_0_B_SIGNED_0_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_9 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_mul_A_SIGNED_0_B_SIGNED_1_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_9.v; hierarchy -top sat_mul_A_SIGNED_0_B_SIGNED_1_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_9; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_mul_A_SIGNED_0_B_SIGNED_1_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_9' -q -q 2>/dev/null || echo sat_mul_A_SIGNED_0_B_SIGNED_1_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_9 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_mul_A_SIGNED_1_B_SIGNED_0_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_9.v; hierarchy -top sat_mul_A_SIGNED_1_B_SIGNED_0_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_9; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_mul_A_SIGNED_1_B_SIGNED_0_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_9' -q -q 2>/dev/null || echo sat_mul_A_SIGNED_1_B_SIGNED_0_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_9 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_mul_A_SIGNED_1_B_SIGNED_1_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_9.v; hierarchy -top sat_mul_A_SIGNED_1_B_SIGNED_1_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_9; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_mul_A_SIGNED_1_B_SIGNED_1_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_9' -q -q 2>/dev/null || echo sat_mul_A_SIGNED_1_B_SIGNED_1_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_9 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_mul_A_SIGNED_0_B_SIGNED_0_A_WIDTH_4_B_WIDTH_8_Y_WIDTH_10.v; hierarchy -top sat_mul_A_SIGNED_0_B_SIGNED_0_A_WIDTH_4_B_WIDTH_8_Y_WIDTH_10; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_mul_A_SIGNED_0_B_SIGNED_0_A_WIDTH_4_B_WIDTH_8_Y_WIDTH_10' -q -q 2>/dev/null || echo sat_mul_A_SIGNED_0_B_SIGNED_0_A_WIDTH_4_B_WIDTH_8_Y_WIDTH_10 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_mul_A_SIGNED_0_B_SIGNED_1_A_WIDTH_4_B_WIDTH_8_Y_WIDTH_10.v; hierarchy -top sat_mul_A_SIGNED_0_B_SIGNED_1_A_WIDTH_4_B_WIDTH_8_Y_WIDTH_10; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_mul_A_SIGNED_0_B_SIGNED_1_A_WIDTH_4_B_WIDTH_8_Y_WIDTH_10' -q -q 2>/dev/null || echo sat_mul_A_SIGNED_0_B_SIGNED_1_A_WIDTH_4_B_WIDTH_8_Y_WIDTH_10 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_mul_A_SIGNED_1_B_SIGNED_0_A_WIDTH_4_B_WIDTH_8_Y_WIDTH_10.v; hierarchy -top sat_mul_A_SIGNED_1_B_SIGNED_0_A_WIDTH_4_B_WIDTH_8_Y_WIDTH_10; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_mul_A_SIGNED_1_B_SIGNED_0_A_WIDTH_4_B_WIDTH_8_Y_WIDTH_10' -q -q 2>/dev/null || echo sat_mul_A_SIGNED_1_B_SIGNED_0_A_WIDTH_4_B_WIDTH_8_Y_WIDTH_10 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_mul_A_SIGNED_1_B_SIGNED_1_A_WIDTH_4_B_WIDTH_8_Y_WIDTH_10.v; hierarchy -top sat_mul_A_SIGNED_1_B_SIGNED_1_A_WIDTH_4_B_WIDTH_8_Y_WIDTH_10; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_mul_A_SIGNED_1_B_SIGNED_1_A_WIDTH_4_B_WIDTH_8_Y_WIDTH_10' -q -q 2>/dev/null || echo sat_mul_A_SIGNED_1_B_SIGNED_1_A_WIDTH_4_B_WIDTH_8_Y_WIDTH_10 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shl_A_SIGNED_0_B_SIGNED_0_A_WIDTH_1_B_WIDTH_1_Y_WIDTH_1.v; hierarchy -top sat_shl_A_SIGNED_0_B_SIGNED_0_A_WIDTH_1_B_WIDTH_1_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shl_A_SIGNED_0_B_SIGNED_0_A_WIDTH_1_B_WIDTH_1_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_shl_A_SIGNED_0_B_SIGNED_0_A_WIDTH_1_B_WIDTH_1_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shl_A_SIGNED_0_B_SIGNED_1_A_WIDTH_1_B_WIDTH_1_Y_WIDTH_1.v; hierarchy -top sat_shl_A_SIGNED_0_B_SIGNED_1_A_WIDTH_1_B_WIDTH_1_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shl_A_SIGNED_0_B_SIGNED_1_A_WIDTH_1_B_WIDTH_1_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_shl_A_SIGNED_0_B_SIGNED_1_A_WIDTH_1_B_WIDTH_1_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shl_A_SIGNED_1_B_SIGNED_0_A_WIDTH_1_B_WIDTH_1_Y_WIDTH_1.v; hierarchy -top sat_shl_A_SIGNED_1_B_SIGNED_0_A_WIDTH_1_B_WIDTH_1_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shl_A_SIGNED_1_B_SIGNED_0_A_WIDTH_1_B_WIDTH_1_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_shl_A_SIGNED_1_B_SIGNED_0_A_WIDTH_1_B_WIDTH_1_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shl_A_SIGNED_1_B_SIGNED_1_A_WIDTH_1_B_WIDTH_1_Y_WIDTH_1.v; hierarchy -top sat_shl_A_SIGNED_1_B_SIGNED_1_A_WIDTH_1_B_WIDTH_1_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shl_A_SIGNED_1_B_SIGNED_1_A_WIDTH_1_B_WIDTH_1_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_shl_A_SIGNED_1_B_SIGNED_1_A_WIDTH_1_B_WIDTH_1_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shl_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_4_Y_WIDTH_6.v; hierarchy -top sat_shl_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_4_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shl_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_4_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_shl_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_4_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shl_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_4_Y_WIDTH_6.v; hierarchy -top sat_shl_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_4_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shl_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_4_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_shl_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_4_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shl_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_4_Y_WIDTH_6.v; hierarchy -top sat_shl_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_4_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shl_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_4_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_shl_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_4_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shl_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_4_Y_WIDTH_6.v; hierarchy -top sat_shl_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_4_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shl_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_4_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_shl_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_4_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shl_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4.v; hierarchy -top sat_shl_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shl_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_shl_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shl_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4.v; hierarchy -top sat_shl_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shl_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_shl_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shl_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4.v; hierarchy -top sat_shl_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shl_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_shl_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shl_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4.v; hierarchy -top sat_shl_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shl_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_shl_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shl_A_SIGNED_0_B_SIGNED_0_A_WIDTH_4_B_WIDTH_3_Y_WIDTH_6.v; hierarchy -top sat_shl_A_SIGNED_0_B_SIGNED_0_A_WIDTH_4_B_WIDTH_3_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shl_A_SIGNED_0_B_SIGNED_0_A_WIDTH_4_B_WIDTH_3_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_shl_A_SIGNED_0_B_SIGNED_0_A_WIDTH_4_B_WIDTH_3_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shl_A_SIGNED_0_B_SIGNED_1_A_WIDTH_4_B_WIDTH_3_Y_WIDTH_6.v; hierarchy -top sat_shl_A_SIGNED_0_B_SIGNED_1_A_WIDTH_4_B_WIDTH_3_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shl_A_SIGNED_0_B_SIGNED_1_A_WIDTH_4_B_WIDTH_3_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_shl_A_SIGNED_0_B_SIGNED_1_A_WIDTH_4_B_WIDTH_3_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shl_A_SIGNED_1_B_SIGNED_0_A_WIDTH_4_B_WIDTH_3_Y_WIDTH_6.v; hierarchy -top sat_shl_A_SIGNED_1_B_SIGNED_0_A_WIDTH_4_B_WIDTH_3_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shl_A_SIGNED_1_B_SIGNED_0_A_WIDTH_4_B_WIDTH_3_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_shl_A_SIGNED_1_B_SIGNED_0_A_WIDTH_4_B_WIDTH_3_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shl_A_SIGNED_1_B_SIGNED_1_A_WIDTH_4_B_WIDTH_3_Y_WIDTH_6.v; hierarchy -top sat_shl_A_SIGNED_1_B_SIGNED_1_A_WIDTH_4_B_WIDTH_3_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shl_A_SIGNED_1_B_SIGNED_1_A_WIDTH_4_B_WIDTH_3_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_shl_A_SIGNED_1_B_SIGNED_1_A_WIDTH_4_B_WIDTH_3_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shl_A_SIGNED_0_B_SIGNED_0_A_WIDTH_4_B_WIDTH_6_Y_WIDTH_3.v; hierarchy -top sat_shl_A_SIGNED_0_B_SIGNED_0_A_WIDTH_4_B_WIDTH_6_Y_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shl_A_SIGNED_0_B_SIGNED_0_A_WIDTH_4_B_WIDTH_6_Y_WIDTH_3' -q -q 2>/dev/null || echo sat_shl_A_SIGNED_0_B_SIGNED_0_A_WIDTH_4_B_WIDTH_6_Y_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shl_A_SIGNED_0_B_SIGNED_1_A_WIDTH_4_B_WIDTH_6_Y_WIDTH_3.v; hierarchy -top sat_shl_A_SIGNED_0_B_SIGNED_1_A_WIDTH_4_B_WIDTH_6_Y_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shl_A_SIGNED_0_B_SIGNED_1_A_WIDTH_4_B_WIDTH_6_Y_WIDTH_3' -q -q 2>/dev/null || echo sat_shl_A_SIGNED_0_B_SIGNED_1_A_WIDTH_4_B_WIDTH_6_Y_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shl_A_SIGNED_1_B_SIGNED_0_A_WIDTH_4_B_WIDTH_6_Y_WIDTH_3.v; hierarchy -top sat_shl_A_SIGNED_1_B_SIGNED_0_A_WIDTH_4_B_WIDTH_6_Y_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shl_A_SIGNED_1_B_SIGNED_0_A_WIDTH_4_B_WIDTH_6_Y_WIDTH_3' -q -q 2>/dev/null || echo sat_shl_A_SIGNED_1_B_SIGNED_0_A_WIDTH_4_B_WIDTH_6_Y_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shl_A_SIGNED_1_B_SIGNED_1_A_WIDTH_4_B_WIDTH_6_Y_WIDTH_3.v; hierarchy -top sat_shl_A_SIGNED_1_B_SIGNED_1_A_WIDTH_4_B_WIDTH_6_Y_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shl_A_SIGNED_1_B_SIGNED_1_A_WIDTH_4_B_WIDTH_6_Y_WIDTH_3' -q -q 2>/dev/null || echo sat_shl_A_SIGNED_1_B_SIGNED_1_A_WIDTH_4_B_WIDTH_6_Y_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shl_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_4.v; hierarchy -top sat_shl_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shl_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_shl_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shl_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_4.v; hierarchy -top sat_shl_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shl_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_shl_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shl_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_4.v; hierarchy -top sat_shl_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shl_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_shl_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shl_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_4.v; hierarchy -top sat_shl_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shl_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_shl_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shl_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_3.v; hierarchy -top sat_shl_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shl_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_3' -q -q 2>/dev/null || echo sat_shl_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shl_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_3.v; hierarchy -top sat_shl_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shl_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_3' -q -q 2>/dev/null || echo sat_shl_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shl_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_3.v; hierarchy -top sat_shl_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shl_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_3' -q -q 2>/dev/null || echo sat_shl_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shl_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_3.v; hierarchy -top sat_shl_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shl_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_3' -q -q 2>/dev/null || echo sat_shl_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shl_A_SIGNED_0_B_SIGNED_0_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_1.v; hierarchy -top sat_shl_A_SIGNED_0_B_SIGNED_0_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shl_A_SIGNED_0_B_SIGNED_0_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_shl_A_SIGNED_0_B_SIGNED_0_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shl_A_SIGNED_0_B_SIGNED_1_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_1.v; hierarchy -top sat_shl_A_SIGNED_0_B_SIGNED_1_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shl_A_SIGNED_0_B_SIGNED_1_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_shl_A_SIGNED_0_B_SIGNED_1_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shl_A_SIGNED_1_B_SIGNED_0_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_1.v; hierarchy -top sat_shl_A_SIGNED_1_B_SIGNED_0_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shl_A_SIGNED_1_B_SIGNED_0_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_shl_A_SIGNED_1_B_SIGNED_0_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shl_A_SIGNED_1_B_SIGNED_1_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_1.v; hierarchy -top sat_shl_A_SIGNED_1_B_SIGNED_1_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shl_A_SIGNED_1_B_SIGNED_1_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_shl_A_SIGNED_1_B_SIGNED_1_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shl_A_SIGNED_0_B_SIGNED_0_A_WIDTH_8_B_WIDTH_6_Y_WIDTH_1.v; hierarchy -top sat_shl_A_SIGNED_0_B_SIGNED_0_A_WIDTH_8_B_WIDTH_6_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shl_A_SIGNED_0_B_SIGNED_0_A_WIDTH_8_B_WIDTH_6_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_shl_A_SIGNED_0_B_SIGNED_0_A_WIDTH_8_B_WIDTH_6_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shl_A_SIGNED_0_B_SIGNED_1_A_WIDTH_8_B_WIDTH_6_Y_WIDTH_1.v; hierarchy -top sat_shl_A_SIGNED_0_B_SIGNED_1_A_WIDTH_8_B_WIDTH_6_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shl_A_SIGNED_0_B_SIGNED_1_A_WIDTH_8_B_WIDTH_6_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_shl_A_SIGNED_0_B_SIGNED_1_A_WIDTH_8_B_WIDTH_6_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shl_A_SIGNED_1_B_SIGNED_0_A_WIDTH_8_B_WIDTH_6_Y_WIDTH_1.v; hierarchy -top sat_shl_A_SIGNED_1_B_SIGNED_0_A_WIDTH_8_B_WIDTH_6_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shl_A_SIGNED_1_B_SIGNED_0_A_WIDTH_8_B_WIDTH_6_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_shl_A_SIGNED_1_B_SIGNED_0_A_WIDTH_8_B_WIDTH_6_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shl_A_SIGNED_1_B_SIGNED_1_A_WIDTH_8_B_WIDTH_6_Y_WIDTH_1.v; hierarchy -top sat_shl_A_SIGNED_1_B_SIGNED_1_A_WIDTH_8_B_WIDTH_6_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shl_A_SIGNED_1_B_SIGNED_1_A_WIDTH_8_B_WIDTH_6_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_shl_A_SIGNED_1_B_SIGNED_1_A_WIDTH_8_B_WIDTH_6_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shl_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1.v; hierarchy -top sat_shl_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shl_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_shl_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shl_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1.v; hierarchy -top sat_shl_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shl_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_shl_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shl_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1.v; hierarchy -top sat_shl_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shl_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_shl_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shl_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1.v; hierarchy -top sat_shl_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shl_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_shl_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shl_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_4_Y_WIDTH_6.v; hierarchy -top sat_shl_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_4_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shl_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_4_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_shl_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_4_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shl_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_4_Y_WIDTH_6.v; hierarchy -top sat_shl_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_4_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shl_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_4_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_shl_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_4_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shl_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_4_Y_WIDTH_6.v; hierarchy -top sat_shl_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_4_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shl_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_4_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_shl_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_4_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shl_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_4_Y_WIDTH_6.v; hierarchy -top sat_shl_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_4_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shl_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_4_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_shl_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_4_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shl_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_4.v; hierarchy -top sat_shl_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shl_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_shl_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shl_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_4.v; hierarchy -top sat_shl_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shl_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_shl_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shl_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_4.v; hierarchy -top sat_shl_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shl_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_shl_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shl_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_4.v; hierarchy -top sat_shl_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shl_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_shl_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shl_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_8_Y_WIDTH_4.v; hierarchy -top sat_shl_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_8_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shl_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_8_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_shl_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_8_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shl_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_8_Y_WIDTH_4.v; hierarchy -top sat_shl_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_8_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shl_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_8_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_shl_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_8_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shl_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_8_Y_WIDTH_4.v; hierarchy -top sat_shl_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_8_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shl_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_8_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_shl_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_8_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shl_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_8_Y_WIDTH_4.v; hierarchy -top sat_shl_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_8_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shl_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_8_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_shl_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_8_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shl_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_7.v; hierarchy -top sat_shl_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shl_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_shl_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shl_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_7.v; hierarchy -top sat_shl_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shl_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_shl_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shl_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_7.v; hierarchy -top sat_shl_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shl_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_shl_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shl_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_7.v; hierarchy -top sat_shl_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shl_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_shl_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shl_A_SIGNED_0_B_SIGNED_0_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_6.v; hierarchy -top sat_shl_A_SIGNED_0_B_SIGNED_0_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shl_A_SIGNED_0_B_SIGNED_0_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_shl_A_SIGNED_0_B_SIGNED_0_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shl_A_SIGNED_0_B_SIGNED_1_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_6.v; hierarchy -top sat_shl_A_SIGNED_0_B_SIGNED_1_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shl_A_SIGNED_0_B_SIGNED_1_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_shl_A_SIGNED_0_B_SIGNED_1_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shl_A_SIGNED_1_B_SIGNED_0_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_6.v; hierarchy -top sat_shl_A_SIGNED_1_B_SIGNED_0_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shl_A_SIGNED_1_B_SIGNED_0_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_shl_A_SIGNED_1_B_SIGNED_0_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shl_A_SIGNED_1_B_SIGNED_1_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_6.v; hierarchy -top sat_shl_A_SIGNED_1_B_SIGNED_1_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shl_A_SIGNED_1_B_SIGNED_1_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_shl_A_SIGNED_1_B_SIGNED_1_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shl_A_SIGNED_0_B_SIGNED_0_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_2.v; hierarchy -top sat_shl_A_SIGNED_0_B_SIGNED_0_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shl_A_SIGNED_0_B_SIGNED_0_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_shl_A_SIGNED_0_B_SIGNED_0_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shl_A_SIGNED_0_B_SIGNED_1_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_2.v; hierarchy -top sat_shl_A_SIGNED_0_B_SIGNED_1_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shl_A_SIGNED_0_B_SIGNED_1_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_shl_A_SIGNED_0_B_SIGNED_1_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shl_A_SIGNED_1_B_SIGNED_0_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_2.v; hierarchy -top sat_shl_A_SIGNED_1_B_SIGNED_0_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shl_A_SIGNED_1_B_SIGNED_0_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_shl_A_SIGNED_1_B_SIGNED_0_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shl_A_SIGNED_1_B_SIGNED_1_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_2.v; hierarchy -top sat_shl_A_SIGNED_1_B_SIGNED_1_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shl_A_SIGNED_1_B_SIGNED_1_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_shl_A_SIGNED_1_B_SIGNED_1_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shl_A_SIGNED_0_B_SIGNED_0_A_WIDTH_9_B_WIDTH_8_Y_WIDTH_2.v; hierarchy -top sat_shl_A_SIGNED_0_B_SIGNED_0_A_WIDTH_9_B_WIDTH_8_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shl_A_SIGNED_0_B_SIGNED_0_A_WIDTH_9_B_WIDTH_8_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_shl_A_SIGNED_0_B_SIGNED_0_A_WIDTH_9_B_WIDTH_8_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shl_A_SIGNED_0_B_SIGNED_1_A_WIDTH_9_B_WIDTH_8_Y_WIDTH_2.v; hierarchy -top sat_shl_A_SIGNED_0_B_SIGNED_1_A_WIDTH_9_B_WIDTH_8_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shl_A_SIGNED_0_B_SIGNED_1_A_WIDTH_9_B_WIDTH_8_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_shl_A_SIGNED_0_B_SIGNED_1_A_WIDTH_9_B_WIDTH_8_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shl_A_SIGNED_1_B_SIGNED_0_A_WIDTH_9_B_WIDTH_8_Y_WIDTH_2.v; hierarchy -top sat_shl_A_SIGNED_1_B_SIGNED_0_A_WIDTH_9_B_WIDTH_8_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shl_A_SIGNED_1_B_SIGNED_0_A_WIDTH_9_B_WIDTH_8_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_shl_A_SIGNED_1_B_SIGNED_0_A_WIDTH_9_B_WIDTH_8_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shl_A_SIGNED_1_B_SIGNED_1_A_WIDTH_9_B_WIDTH_8_Y_WIDTH_2.v; hierarchy -top sat_shl_A_SIGNED_1_B_SIGNED_1_A_WIDTH_9_B_WIDTH_8_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shl_A_SIGNED_1_B_SIGNED_1_A_WIDTH_9_B_WIDTH_8_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_shl_A_SIGNED_1_B_SIGNED_1_A_WIDTH_9_B_WIDTH_8_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shl_A_SIGNED_0_B_SIGNED_0_A_WIDTH_10_B_WIDTH_1_Y_WIDTH_8.v; hierarchy -top sat_shl_A_SIGNED_0_B_SIGNED_0_A_WIDTH_10_B_WIDTH_1_Y_WIDTH_8; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shl_A_SIGNED_0_B_SIGNED_0_A_WIDTH_10_B_WIDTH_1_Y_WIDTH_8' -q -q 2>/dev/null || echo sat_shl_A_SIGNED_0_B_SIGNED_0_A_WIDTH_10_B_WIDTH_1_Y_WIDTH_8 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shl_A_SIGNED_0_B_SIGNED_1_A_WIDTH_10_B_WIDTH_1_Y_WIDTH_8.v; hierarchy -top sat_shl_A_SIGNED_0_B_SIGNED_1_A_WIDTH_10_B_WIDTH_1_Y_WIDTH_8; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shl_A_SIGNED_0_B_SIGNED_1_A_WIDTH_10_B_WIDTH_1_Y_WIDTH_8' -q -q 2>/dev/null || echo sat_shl_A_SIGNED_0_B_SIGNED_1_A_WIDTH_10_B_WIDTH_1_Y_WIDTH_8 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shl_A_SIGNED_1_B_SIGNED_0_A_WIDTH_10_B_WIDTH_1_Y_WIDTH_8.v; hierarchy -top sat_shl_A_SIGNED_1_B_SIGNED_0_A_WIDTH_10_B_WIDTH_1_Y_WIDTH_8; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shl_A_SIGNED_1_B_SIGNED_0_A_WIDTH_10_B_WIDTH_1_Y_WIDTH_8' -q -q 2>/dev/null || echo sat_shl_A_SIGNED_1_B_SIGNED_0_A_WIDTH_10_B_WIDTH_1_Y_WIDTH_8 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shl_A_SIGNED_1_B_SIGNED_1_A_WIDTH_10_B_WIDTH_1_Y_WIDTH_8.v; hierarchy -top sat_shl_A_SIGNED_1_B_SIGNED_1_A_WIDTH_10_B_WIDTH_1_Y_WIDTH_8; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shl_A_SIGNED_1_B_SIGNED_1_A_WIDTH_10_B_WIDTH_1_Y_WIDTH_8' -q -q 2>/dev/null || echo sat_shl_A_SIGNED_1_B_SIGNED_1_A_WIDTH_10_B_WIDTH_1_Y_WIDTH_8 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shl_A_SIGNED_0_B_SIGNED_0_A_WIDTH_7_B_WIDTH_2_Y_WIDTH_3.v; hierarchy -top sat_shl_A_SIGNED_0_B_SIGNED_0_A_WIDTH_7_B_WIDTH_2_Y_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shl_A_SIGNED_0_B_SIGNED_0_A_WIDTH_7_B_WIDTH_2_Y_WIDTH_3' -q -q 2>/dev/null || echo sat_shl_A_SIGNED_0_B_SIGNED_0_A_WIDTH_7_B_WIDTH_2_Y_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shl_A_SIGNED_0_B_SIGNED_1_A_WIDTH_7_B_WIDTH_2_Y_WIDTH_3.v; hierarchy -top sat_shl_A_SIGNED_0_B_SIGNED_1_A_WIDTH_7_B_WIDTH_2_Y_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shl_A_SIGNED_0_B_SIGNED_1_A_WIDTH_7_B_WIDTH_2_Y_WIDTH_3' -q -q 2>/dev/null || echo sat_shl_A_SIGNED_0_B_SIGNED_1_A_WIDTH_7_B_WIDTH_2_Y_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shl_A_SIGNED_1_B_SIGNED_0_A_WIDTH_7_B_WIDTH_2_Y_WIDTH_3.v; hierarchy -top sat_shl_A_SIGNED_1_B_SIGNED_0_A_WIDTH_7_B_WIDTH_2_Y_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shl_A_SIGNED_1_B_SIGNED_0_A_WIDTH_7_B_WIDTH_2_Y_WIDTH_3' -q -q 2>/dev/null || echo sat_shl_A_SIGNED_1_B_SIGNED_0_A_WIDTH_7_B_WIDTH_2_Y_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shl_A_SIGNED_1_B_SIGNED_1_A_WIDTH_7_B_WIDTH_2_Y_WIDTH_3.v; hierarchy -top sat_shl_A_SIGNED_1_B_SIGNED_1_A_WIDTH_7_B_WIDTH_2_Y_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shl_A_SIGNED_1_B_SIGNED_1_A_WIDTH_7_B_WIDTH_2_Y_WIDTH_3' -q -q 2>/dev/null || echo sat_shl_A_SIGNED_1_B_SIGNED_1_A_WIDTH_7_B_WIDTH_2_Y_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shl_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_1_Y_WIDTH_6.v; hierarchy -top sat_shl_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_1_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shl_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_1_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_shl_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_1_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shl_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_1_Y_WIDTH_6.v; hierarchy -top sat_shl_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_1_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shl_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_1_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_shl_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_1_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shl_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_1_Y_WIDTH_6.v; hierarchy -top sat_shl_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_1_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shl_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_1_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_shl_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_1_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shl_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_1_Y_WIDTH_6.v; hierarchy -top sat_shl_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_1_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shl_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_1_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_shl_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_1_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shl_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_1.v; hierarchy -top sat_shl_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shl_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_shl_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shl_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_1.v; hierarchy -top sat_shl_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shl_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_shl_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shl_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_1.v; hierarchy -top sat_shl_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shl_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_shl_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shl_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_1.v; hierarchy -top sat_shl_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shl_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_shl_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shl_A_SIGNED_0_B_SIGNED_0_A_WIDTH_1_B_WIDTH_9_Y_WIDTH_5.v; hierarchy -top sat_shl_A_SIGNED_0_B_SIGNED_0_A_WIDTH_1_B_WIDTH_9_Y_WIDTH_5; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shl_A_SIGNED_0_B_SIGNED_0_A_WIDTH_1_B_WIDTH_9_Y_WIDTH_5' -q -q 2>/dev/null || echo sat_shl_A_SIGNED_0_B_SIGNED_0_A_WIDTH_1_B_WIDTH_9_Y_WIDTH_5 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shl_A_SIGNED_0_B_SIGNED_1_A_WIDTH_1_B_WIDTH_9_Y_WIDTH_5.v; hierarchy -top sat_shl_A_SIGNED_0_B_SIGNED_1_A_WIDTH_1_B_WIDTH_9_Y_WIDTH_5; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shl_A_SIGNED_0_B_SIGNED_1_A_WIDTH_1_B_WIDTH_9_Y_WIDTH_5' -q -q 2>/dev/null || echo sat_shl_A_SIGNED_0_B_SIGNED_1_A_WIDTH_1_B_WIDTH_9_Y_WIDTH_5 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shl_A_SIGNED_1_B_SIGNED_0_A_WIDTH_1_B_WIDTH_9_Y_WIDTH_5.v; hierarchy -top sat_shl_A_SIGNED_1_B_SIGNED_0_A_WIDTH_1_B_WIDTH_9_Y_WIDTH_5; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shl_A_SIGNED_1_B_SIGNED_0_A_WIDTH_1_B_WIDTH_9_Y_WIDTH_5' -q -q 2>/dev/null || echo sat_shl_A_SIGNED_1_B_SIGNED_0_A_WIDTH_1_B_WIDTH_9_Y_WIDTH_5 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shl_A_SIGNED_1_B_SIGNED_1_A_WIDTH_1_B_WIDTH_9_Y_WIDTH_5.v; hierarchy -top sat_shl_A_SIGNED_1_B_SIGNED_1_A_WIDTH_1_B_WIDTH_9_Y_WIDTH_5; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shl_A_SIGNED_1_B_SIGNED_1_A_WIDTH_1_B_WIDTH_9_Y_WIDTH_5' -q -q 2>/dev/null || echo sat_shl_A_SIGNED_1_B_SIGNED_1_A_WIDTH_1_B_WIDTH_9_Y_WIDTH_5 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shl_A_SIGNED_0_B_SIGNED_0_A_WIDTH_1_B_WIDTH_2_Y_WIDTH_7.v; hierarchy -top sat_shl_A_SIGNED_0_B_SIGNED_0_A_WIDTH_1_B_WIDTH_2_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shl_A_SIGNED_0_B_SIGNED_0_A_WIDTH_1_B_WIDTH_2_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_shl_A_SIGNED_0_B_SIGNED_0_A_WIDTH_1_B_WIDTH_2_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shl_A_SIGNED_0_B_SIGNED_1_A_WIDTH_1_B_WIDTH_2_Y_WIDTH_7.v; hierarchy -top sat_shl_A_SIGNED_0_B_SIGNED_1_A_WIDTH_1_B_WIDTH_2_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shl_A_SIGNED_0_B_SIGNED_1_A_WIDTH_1_B_WIDTH_2_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_shl_A_SIGNED_0_B_SIGNED_1_A_WIDTH_1_B_WIDTH_2_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shl_A_SIGNED_1_B_SIGNED_0_A_WIDTH_1_B_WIDTH_2_Y_WIDTH_7.v; hierarchy -top sat_shl_A_SIGNED_1_B_SIGNED_0_A_WIDTH_1_B_WIDTH_2_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shl_A_SIGNED_1_B_SIGNED_0_A_WIDTH_1_B_WIDTH_2_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_shl_A_SIGNED_1_B_SIGNED_0_A_WIDTH_1_B_WIDTH_2_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shl_A_SIGNED_1_B_SIGNED_1_A_WIDTH_1_B_WIDTH_2_Y_WIDTH_7.v; hierarchy -top sat_shl_A_SIGNED_1_B_SIGNED_1_A_WIDTH_1_B_WIDTH_2_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shl_A_SIGNED_1_B_SIGNED_1_A_WIDTH_1_B_WIDTH_2_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_shl_A_SIGNED_1_B_SIGNED_1_A_WIDTH_1_B_WIDTH_2_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shl_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4.v; hierarchy -top sat_shl_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shl_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_shl_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shl_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4.v; hierarchy -top sat_shl_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shl_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_shl_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shl_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4.v; hierarchy -top sat_shl_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shl_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_shl_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shl_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4.v; hierarchy -top sat_shl_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shl_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_shl_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shl_A_SIGNED_0_B_SIGNED_0_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_8.v; hierarchy -top sat_shl_A_SIGNED_0_B_SIGNED_0_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_8; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shl_A_SIGNED_0_B_SIGNED_0_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_8' -q -q 2>/dev/null || echo sat_shl_A_SIGNED_0_B_SIGNED_0_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_8 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shl_A_SIGNED_0_B_SIGNED_1_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_8.v; hierarchy -top sat_shl_A_SIGNED_0_B_SIGNED_1_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_8; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shl_A_SIGNED_0_B_SIGNED_1_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_8' -q -q 2>/dev/null || echo sat_shl_A_SIGNED_0_B_SIGNED_1_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_8 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shl_A_SIGNED_1_B_SIGNED_0_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_8.v; hierarchy -top sat_shl_A_SIGNED_1_B_SIGNED_0_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_8; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shl_A_SIGNED_1_B_SIGNED_0_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_8' -q -q 2>/dev/null || echo sat_shl_A_SIGNED_1_B_SIGNED_0_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_8 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shl_A_SIGNED_1_B_SIGNED_1_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_8.v; hierarchy -top sat_shl_A_SIGNED_1_B_SIGNED_1_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_8; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shl_A_SIGNED_1_B_SIGNED_1_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_8' -q -q 2>/dev/null || echo sat_shl_A_SIGNED_1_B_SIGNED_1_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_8 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shl_A_SIGNED_0_B_SIGNED_0_A_WIDTH_5_B_WIDTH_1_Y_WIDTH_5.v; hierarchy -top sat_shl_A_SIGNED_0_B_SIGNED_0_A_WIDTH_5_B_WIDTH_1_Y_WIDTH_5; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shl_A_SIGNED_0_B_SIGNED_0_A_WIDTH_5_B_WIDTH_1_Y_WIDTH_5' -q -q 2>/dev/null || echo sat_shl_A_SIGNED_0_B_SIGNED_0_A_WIDTH_5_B_WIDTH_1_Y_WIDTH_5 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shl_A_SIGNED_0_B_SIGNED_1_A_WIDTH_5_B_WIDTH_1_Y_WIDTH_5.v; hierarchy -top sat_shl_A_SIGNED_0_B_SIGNED_1_A_WIDTH_5_B_WIDTH_1_Y_WIDTH_5; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shl_A_SIGNED_0_B_SIGNED_1_A_WIDTH_5_B_WIDTH_1_Y_WIDTH_5' -q -q 2>/dev/null || echo sat_shl_A_SIGNED_0_B_SIGNED_1_A_WIDTH_5_B_WIDTH_1_Y_WIDTH_5 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shl_A_SIGNED_1_B_SIGNED_0_A_WIDTH_5_B_WIDTH_1_Y_WIDTH_5.v; hierarchy -top sat_shl_A_SIGNED_1_B_SIGNED_0_A_WIDTH_5_B_WIDTH_1_Y_WIDTH_5; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shl_A_SIGNED_1_B_SIGNED_0_A_WIDTH_5_B_WIDTH_1_Y_WIDTH_5' -q -q 2>/dev/null || echo sat_shl_A_SIGNED_1_B_SIGNED_0_A_WIDTH_5_B_WIDTH_1_Y_WIDTH_5 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shl_A_SIGNED_1_B_SIGNED_1_A_WIDTH_5_B_WIDTH_1_Y_WIDTH_5.v; hierarchy -top sat_shl_A_SIGNED_1_B_SIGNED_1_A_WIDTH_5_B_WIDTH_1_Y_WIDTH_5; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shl_A_SIGNED_1_B_SIGNED_1_A_WIDTH_5_B_WIDTH_1_Y_WIDTH_5' -q -q 2>/dev/null || echo sat_shl_A_SIGNED_1_B_SIGNED_1_A_WIDTH_5_B_WIDTH_1_Y_WIDTH_5 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shl_A_SIGNED_0_B_SIGNED_0_A_WIDTH_7_B_WIDTH_1_Y_WIDTH_5.v; hierarchy -top sat_shl_A_SIGNED_0_B_SIGNED_0_A_WIDTH_7_B_WIDTH_1_Y_WIDTH_5; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shl_A_SIGNED_0_B_SIGNED_0_A_WIDTH_7_B_WIDTH_1_Y_WIDTH_5' -q -q 2>/dev/null || echo sat_shl_A_SIGNED_0_B_SIGNED_0_A_WIDTH_7_B_WIDTH_1_Y_WIDTH_5 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shl_A_SIGNED_0_B_SIGNED_1_A_WIDTH_7_B_WIDTH_1_Y_WIDTH_5.v; hierarchy -top sat_shl_A_SIGNED_0_B_SIGNED_1_A_WIDTH_7_B_WIDTH_1_Y_WIDTH_5; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shl_A_SIGNED_0_B_SIGNED_1_A_WIDTH_7_B_WIDTH_1_Y_WIDTH_5' -q -q 2>/dev/null || echo sat_shl_A_SIGNED_0_B_SIGNED_1_A_WIDTH_7_B_WIDTH_1_Y_WIDTH_5 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shl_A_SIGNED_1_B_SIGNED_0_A_WIDTH_7_B_WIDTH_1_Y_WIDTH_5.v; hierarchy -top sat_shl_A_SIGNED_1_B_SIGNED_0_A_WIDTH_7_B_WIDTH_1_Y_WIDTH_5; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shl_A_SIGNED_1_B_SIGNED_0_A_WIDTH_7_B_WIDTH_1_Y_WIDTH_5' -q -q 2>/dev/null || echo sat_shl_A_SIGNED_1_B_SIGNED_0_A_WIDTH_7_B_WIDTH_1_Y_WIDTH_5 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shl_A_SIGNED_1_B_SIGNED_1_A_WIDTH_7_B_WIDTH_1_Y_WIDTH_5.v; hierarchy -top sat_shl_A_SIGNED_1_B_SIGNED_1_A_WIDTH_7_B_WIDTH_1_Y_WIDTH_5; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shl_A_SIGNED_1_B_SIGNED_1_A_WIDTH_7_B_WIDTH_1_Y_WIDTH_5' -q -q 2>/dev/null || echo sat_shl_A_SIGNED_1_B_SIGNED_1_A_WIDTH_7_B_WIDTH_1_Y_WIDTH_5 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shl_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_2.v; hierarchy -top sat_shl_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shl_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_shl_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shl_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_2.v; hierarchy -top sat_shl_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shl_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_shl_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shl_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_2.v; hierarchy -top sat_shl_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shl_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_shl_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shl_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_2.v; hierarchy -top sat_shl_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shl_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_shl_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shl_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_5.v; hierarchy -top sat_shl_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_5; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shl_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_5' -q -q 2>/dev/null || echo sat_shl_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_5 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shl_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_5.v; hierarchy -top sat_shl_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_5; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shl_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_5' -q -q 2>/dev/null || echo sat_shl_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_5 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shl_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_5.v; hierarchy -top sat_shl_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_5; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shl_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_5' -q -q 2>/dev/null || echo sat_shl_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_5 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shl_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_5.v; hierarchy -top sat_shl_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_5; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shl_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_5' -q -q 2>/dev/null || echo sat_shl_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_5 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shl_A_SIGNED_0_B_SIGNED_0_A_WIDTH_9_B_WIDTH_5_Y_WIDTH_3.v; hierarchy -top sat_shl_A_SIGNED_0_B_SIGNED_0_A_WIDTH_9_B_WIDTH_5_Y_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shl_A_SIGNED_0_B_SIGNED_0_A_WIDTH_9_B_WIDTH_5_Y_WIDTH_3' -q -q 2>/dev/null || echo sat_shl_A_SIGNED_0_B_SIGNED_0_A_WIDTH_9_B_WIDTH_5_Y_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shl_A_SIGNED_0_B_SIGNED_1_A_WIDTH_9_B_WIDTH_5_Y_WIDTH_3.v; hierarchy -top sat_shl_A_SIGNED_0_B_SIGNED_1_A_WIDTH_9_B_WIDTH_5_Y_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shl_A_SIGNED_0_B_SIGNED_1_A_WIDTH_9_B_WIDTH_5_Y_WIDTH_3' -q -q 2>/dev/null || echo sat_shl_A_SIGNED_0_B_SIGNED_1_A_WIDTH_9_B_WIDTH_5_Y_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shl_A_SIGNED_1_B_SIGNED_0_A_WIDTH_9_B_WIDTH_5_Y_WIDTH_3.v; hierarchy -top sat_shl_A_SIGNED_1_B_SIGNED_0_A_WIDTH_9_B_WIDTH_5_Y_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shl_A_SIGNED_1_B_SIGNED_0_A_WIDTH_9_B_WIDTH_5_Y_WIDTH_3' -q -q 2>/dev/null || echo sat_shl_A_SIGNED_1_B_SIGNED_0_A_WIDTH_9_B_WIDTH_5_Y_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shl_A_SIGNED_1_B_SIGNED_1_A_WIDTH_9_B_WIDTH_5_Y_WIDTH_3.v; hierarchy -top sat_shl_A_SIGNED_1_B_SIGNED_1_A_WIDTH_9_B_WIDTH_5_Y_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shl_A_SIGNED_1_B_SIGNED_1_A_WIDTH_9_B_WIDTH_5_Y_WIDTH_3' -q -q 2>/dev/null || echo sat_shl_A_SIGNED_1_B_SIGNED_1_A_WIDTH_9_B_WIDTH_5_Y_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shl_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_10.v; hierarchy -top sat_shl_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_10; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shl_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_10' -q -q 2>/dev/null || echo sat_shl_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_10 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shl_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_10.v; hierarchy -top sat_shl_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_10; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shl_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_10' -q -q 2>/dev/null || echo sat_shl_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_10 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shl_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_10.v; hierarchy -top sat_shl_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_10; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shl_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_10' -q -q 2>/dev/null || echo sat_shl_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_10 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shl_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_10.v; hierarchy -top sat_shl_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_10; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shl_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_10' -q -q 2>/dev/null || echo sat_shl_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_10 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shl_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1.v; hierarchy -top sat_shl_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shl_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_shl_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shl_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1.v; hierarchy -top sat_shl_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shl_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_shl_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shl_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1.v; hierarchy -top sat_shl_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shl_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_shl_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shl_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1.v; hierarchy -top sat_shl_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shl_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_shl_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shl_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_2.v; hierarchy -top sat_shl_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shl_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_shl_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shl_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_2.v; hierarchy -top sat_shl_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shl_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_shl_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shl_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_2.v; hierarchy -top sat_shl_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shl_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_shl_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shl_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_2.v; hierarchy -top sat_shl_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shl_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_shl_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shl_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_5_Y_WIDTH_2.v; hierarchy -top sat_shl_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_5_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shl_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_5_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_shl_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_5_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shl_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_5_Y_WIDTH_2.v; hierarchy -top sat_shl_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_5_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shl_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_5_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_shl_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_5_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shl_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_5_Y_WIDTH_2.v; hierarchy -top sat_shl_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_5_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shl_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_5_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_shl_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_5_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shl_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_5_Y_WIDTH_2.v; hierarchy -top sat_shl_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_5_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shl_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_5_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_shl_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_5_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shl_A_SIGNED_0_B_SIGNED_0_A_WIDTH_1_B_WIDTH_5_Y_WIDTH_3.v; hierarchy -top sat_shl_A_SIGNED_0_B_SIGNED_0_A_WIDTH_1_B_WIDTH_5_Y_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shl_A_SIGNED_0_B_SIGNED_0_A_WIDTH_1_B_WIDTH_5_Y_WIDTH_3' -q -q 2>/dev/null || echo sat_shl_A_SIGNED_0_B_SIGNED_0_A_WIDTH_1_B_WIDTH_5_Y_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shl_A_SIGNED_0_B_SIGNED_1_A_WIDTH_1_B_WIDTH_5_Y_WIDTH_3.v; hierarchy -top sat_shl_A_SIGNED_0_B_SIGNED_1_A_WIDTH_1_B_WIDTH_5_Y_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shl_A_SIGNED_0_B_SIGNED_1_A_WIDTH_1_B_WIDTH_5_Y_WIDTH_3' -q -q 2>/dev/null || echo sat_shl_A_SIGNED_0_B_SIGNED_1_A_WIDTH_1_B_WIDTH_5_Y_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shl_A_SIGNED_1_B_SIGNED_0_A_WIDTH_1_B_WIDTH_5_Y_WIDTH_3.v; hierarchy -top sat_shl_A_SIGNED_1_B_SIGNED_0_A_WIDTH_1_B_WIDTH_5_Y_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shl_A_SIGNED_1_B_SIGNED_0_A_WIDTH_1_B_WIDTH_5_Y_WIDTH_3' -q -q 2>/dev/null || echo sat_shl_A_SIGNED_1_B_SIGNED_0_A_WIDTH_1_B_WIDTH_5_Y_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shl_A_SIGNED_1_B_SIGNED_1_A_WIDTH_1_B_WIDTH_5_Y_WIDTH_3.v; hierarchy -top sat_shl_A_SIGNED_1_B_SIGNED_1_A_WIDTH_1_B_WIDTH_5_Y_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shl_A_SIGNED_1_B_SIGNED_1_A_WIDTH_1_B_WIDTH_5_Y_WIDTH_3' -q -q 2>/dev/null || echo sat_shl_A_SIGNED_1_B_SIGNED_1_A_WIDTH_1_B_WIDTH_5_Y_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shl_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_8_Y_WIDTH_9.v; hierarchy -top sat_shl_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_8_Y_WIDTH_9; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shl_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_8_Y_WIDTH_9' -q -q 2>/dev/null || echo sat_shl_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_8_Y_WIDTH_9 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shl_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_8_Y_WIDTH_9.v; hierarchy -top sat_shl_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_8_Y_WIDTH_9; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shl_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_8_Y_WIDTH_9' -q -q 2>/dev/null || echo sat_shl_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_8_Y_WIDTH_9 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shl_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_8_Y_WIDTH_9.v; hierarchy -top sat_shl_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_8_Y_WIDTH_9; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shl_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_8_Y_WIDTH_9' -q -q 2>/dev/null || echo sat_shl_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_8_Y_WIDTH_9 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shl_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_8_Y_WIDTH_9.v; hierarchy -top sat_shl_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_8_Y_WIDTH_9; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shl_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_8_Y_WIDTH_9' -q -q 2>/dev/null || echo sat_shl_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_8_Y_WIDTH_9 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shl_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_7_Y_WIDTH_2.v; hierarchy -top sat_shl_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_7_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shl_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_7_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_shl_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_7_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shl_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_7_Y_WIDTH_2.v; hierarchy -top sat_shl_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_7_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shl_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_7_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_shl_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_7_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shl_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_7_Y_WIDTH_2.v; hierarchy -top sat_shl_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_7_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shl_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_7_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_shl_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_7_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shl_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_7_Y_WIDTH_2.v; hierarchy -top sat_shl_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_7_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shl_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_7_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_shl_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_7_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shl_A_SIGNED_0_B_SIGNED_0_A_WIDTH_10_B_WIDTH_2_Y_WIDTH_2.v; hierarchy -top sat_shl_A_SIGNED_0_B_SIGNED_0_A_WIDTH_10_B_WIDTH_2_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shl_A_SIGNED_0_B_SIGNED_0_A_WIDTH_10_B_WIDTH_2_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_shl_A_SIGNED_0_B_SIGNED_0_A_WIDTH_10_B_WIDTH_2_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shl_A_SIGNED_0_B_SIGNED_1_A_WIDTH_10_B_WIDTH_2_Y_WIDTH_2.v; hierarchy -top sat_shl_A_SIGNED_0_B_SIGNED_1_A_WIDTH_10_B_WIDTH_2_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shl_A_SIGNED_0_B_SIGNED_1_A_WIDTH_10_B_WIDTH_2_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_shl_A_SIGNED_0_B_SIGNED_1_A_WIDTH_10_B_WIDTH_2_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shl_A_SIGNED_1_B_SIGNED_0_A_WIDTH_10_B_WIDTH_2_Y_WIDTH_2.v; hierarchy -top sat_shl_A_SIGNED_1_B_SIGNED_0_A_WIDTH_10_B_WIDTH_2_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shl_A_SIGNED_1_B_SIGNED_0_A_WIDTH_10_B_WIDTH_2_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_shl_A_SIGNED_1_B_SIGNED_0_A_WIDTH_10_B_WIDTH_2_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shl_A_SIGNED_1_B_SIGNED_1_A_WIDTH_10_B_WIDTH_2_Y_WIDTH_2.v; hierarchy -top sat_shl_A_SIGNED_1_B_SIGNED_1_A_WIDTH_10_B_WIDTH_2_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shl_A_SIGNED_1_B_SIGNED_1_A_WIDTH_10_B_WIDTH_2_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_shl_A_SIGNED_1_B_SIGNED_1_A_WIDTH_10_B_WIDTH_2_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shl_A_SIGNED_0_B_SIGNED_0_A_WIDTH_1_B_WIDTH_6_Y_WIDTH_7.v; hierarchy -top sat_shl_A_SIGNED_0_B_SIGNED_0_A_WIDTH_1_B_WIDTH_6_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shl_A_SIGNED_0_B_SIGNED_0_A_WIDTH_1_B_WIDTH_6_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_shl_A_SIGNED_0_B_SIGNED_0_A_WIDTH_1_B_WIDTH_6_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shl_A_SIGNED_0_B_SIGNED_1_A_WIDTH_1_B_WIDTH_6_Y_WIDTH_7.v; hierarchy -top sat_shl_A_SIGNED_0_B_SIGNED_1_A_WIDTH_1_B_WIDTH_6_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shl_A_SIGNED_0_B_SIGNED_1_A_WIDTH_1_B_WIDTH_6_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_shl_A_SIGNED_0_B_SIGNED_1_A_WIDTH_1_B_WIDTH_6_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shl_A_SIGNED_1_B_SIGNED_0_A_WIDTH_1_B_WIDTH_6_Y_WIDTH_7.v; hierarchy -top sat_shl_A_SIGNED_1_B_SIGNED_0_A_WIDTH_1_B_WIDTH_6_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shl_A_SIGNED_1_B_SIGNED_0_A_WIDTH_1_B_WIDTH_6_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_shl_A_SIGNED_1_B_SIGNED_0_A_WIDTH_1_B_WIDTH_6_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shl_A_SIGNED_1_B_SIGNED_1_A_WIDTH_1_B_WIDTH_6_Y_WIDTH_7.v; hierarchy -top sat_shl_A_SIGNED_1_B_SIGNED_1_A_WIDTH_1_B_WIDTH_6_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shl_A_SIGNED_1_B_SIGNED_1_A_WIDTH_1_B_WIDTH_6_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_shl_A_SIGNED_1_B_SIGNED_1_A_WIDTH_1_B_WIDTH_6_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shl_A_SIGNED_0_B_SIGNED_0_A_WIDTH_8_B_WIDTH_10_Y_WIDTH_2.v; hierarchy -top sat_shl_A_SIGNED_0_B_SIGNED_0_A_WIDTH_8_B_WIDTH_10_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shl_A_SIGNED_0_B_SIGNED_0_A_WIDTH_8_B_WIDTH_10_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_shl_A_SIGNED_0_B_SIGNED_0_A_WIDTH_8_B_WIDTH_10_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shl_A_SIGNED_0_B_SIGNED_1_A_WIDTH_8_B_WIDTH_10_Y_WIDTH_2.v; hierarchy -top sat_shl_A_SIGNED_0_B_SIGNED_1_A_WIDTH_8_B_WIDTH_10_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shl_A_SIGNED_0_B_SIGNED_1_A_WIDTH_8_B_WIDTH_10_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_shl_A_SIGNED_0_B_SIGNED_1_A_WIDTH_8_B_WIDTH_10_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shl_A_SIGNED_1_B_SIGNED_0_A_WIDTH_8_B_WIDTH_10_Y_WIDTH_2.v; hierarchy -top sat_shl_A_SIGNED_1_B_SIGNED_0_A_WIDTH_8_B_WIDTH_10_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shl_A_SIGNED_1_B_SIGNED_0_A_WIDTH_8_B_WIDTH_10_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_shl_A_SIGNED_1_B_SIGNED_0_A_WIDTH_8_B_WIDTH_10_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shl_A_SIGNED_1_B_SIGNED_1_A_WIDTH_8_B_WIDTH_10_Y_WIDTH_2.v; hierarchy -top sat_shl_A_SIGNED_1_B_SIGNED_1_A_WIDTH_8_B_WIDTH_10_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shl_A_SIGNED_1_B_SIGNED_1_A_WIDTH_8_B_WIDTH_10_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_shl_A_SIGNED_1_B_SIGNED_1_A_WIDTH_8_B_WIDTH_10_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shl_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_9.v; hierarchy -top sat_shl_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_9; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shl_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_9' -q -q 2>/dev/null || echo sat_shl_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_9 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shl_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_9.v; hierarchy -top sat_shl_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_9; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shl_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_9' -q -q 2>/dev/null || echo sat_shl_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_9 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shl_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_9.v; hierarchy -top sat_shl_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_9; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shl_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_9' -q -q 2>/dev/null || echo sat_shl_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_9 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shl_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_9.v; hierarchy -top sat_shl_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_9; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shl_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_9' -q -q 2>/dev/null || echo sat_shl_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_9 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shl_A_SIGNED_0_B_SIGNED_0_A_WIDTH_8_B_WIDTH_2_Y_WIDTH_2.v; hierarchy -top sat_shl_A_SIGNED_0_B_SIGNED_0_A_WIDTH_8_B_WIDTH_2_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shl_A_SIGNED_0_B_SIGNED_0_A_WIDTH_8_B_WIDTH_2_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_shl_A_SIGNED_0_B_SIGNED_0_A_WIDTH_8_B_WIDTH_2_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shl_A_SIGNED_0_B_SIGNED_1_A_WIDTH_8_B_WIDTH_2_Y_WIDTH_2.v; hierarchy -top sat_shl_A_SIGNED_0_B_SIGNED_1_A_WIDTH_8_B_WIDTH_2_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shl_A_SIGNED_0_B_SIGNED_1_A_WIDTH_8_B_WIDTH_2_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_shl_A_SIGNED_0_B_SIGNED_1_A_WIDTH_8_B_WIDTH_2_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shl_A_SIGNED_1_B_SIGNED_0_A_WIDTH_8_B_WIDTH_2_Y_WIDTH_2.v; hierarchy -top sat_shl_A_SIGNED_1_B_SIGNED_0_A_WIDTH_8_B_WIDTH_2_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shl_A_SIGNED_1_B_SIGNED_0_A_WIDTH_8_B_WIDTH_2_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_shl_A_SIGNED_1_B_SIGNED_0_A_WIDTH_8_B_WIDTH_2_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shl_A_SIGNED_1_B_SIGNED_1_A_WIDTH_8_B_WIDTH_2_Y_WIDTH_2.v; hierarchy -top sat_shl_A_SIGNED_1_B_SIGNED_1_A_WIDTH_8_B_WIDTH_2_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shl_A_SIGNED_1_B_SIGNED_1_A_WIDTH_8_B_WIDTH_2_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_shl_A_SIGNED_1_B_SIGNED_1_A_WIDTH_8_B_WIDTH_2_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shl_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_6.v; hierarchy -top sat_shl_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shl_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_shl_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shl_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_6.v; hierarchy -top sat_shl_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shl_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_shl_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shl_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_6.v; hierarchy -top sat_shl_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shl_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_shl_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shl_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_6.v; hierarchy -top sat_shl_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shl_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_shl_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shl_A_SIGNED_0_B_SIGNED_0_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_1.v; hierarchy -top sat_shl_A_SIGNED_0_B_SIGNED_0_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shl_A_SIGNED_0_B_SIGNED_0_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_shl_A_SIGNED_0_B_SIGNED_0_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shl_A_SIGNED_0_B_SIGNED_1_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_1.v; hierarchy -top sat_shl_A_SIGNED_0_B_SIGNED_1_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shl_A_SIGNED_0_B_SIGNED_1_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_shl_A_SIGNED_0_B_SIGNED_1_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shl_A_SIGNED_1_B_SIGNED_0_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_1.v; hierarchy -top sat_shl_A_SIGNED_1_B_SIGNED_0_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shl_A_SIGNED_1_B_SIGNED_0_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_shl_A_SIGNED_1_B_SIGNED_0_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shl_A_SIGNED_1_B_SIGNED_1_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_1.v; hierarchy -top sat_shl_A_SIGNED_1_B_SIGNED_1_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shl_A_SIGNED_1_B_SIGNED_1_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_shl_A_SIGNED_1_B_SIGNED_1_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shl_A_SIGNED_0_B_SIGNED_0_A_WIDTH_10_B_WIDTH_6_Y_WIDTH_8.v; hierarchy -top sat_shl_A_SIGNED_0_B_SIGNED_0_A_WIDTH_10_B_WIDTH_6_Y_WIDTH_8; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shl_A_SIGNED_0_B_SIGNED_0_A_WIDTH_10_B_WIDTH_6_Y_WIDTH_8' -q -q 2>/dev/null || echo sat_shl_A_SIGNED_0_B_SIGNED_0_A_WIDTH_10_B_WIDTH_6_Y_WIDTH_8 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shl_A_SIGNED_0_B_SIGNED_1_A_WIDTH_10_B_WIDTH_6_Y_WIDTH_8.v; hierarchy -top sat_shl_A_SIGNED_0_B_SIGNED_1_A_WIDTH_10_B_WIDTH_6_Y_WIDTH_8; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shl_A_SIGNED_0_B_SIGNED_1_A_WIDTH_10_B_WIDTH_6_Y_WIDTH_8' -q -q 2>/dev/null || echo sat_shl_A_SIGNED_0_B_SIGNED_1_A_WIDTH_10_B_WIDTH_6_Y_WIDTH_8 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shl_A_SIGNED_1_B_SIGNED_0_A_WIDTH_10_B_WIDTH_6_Y_WIDTH_8.v; hierarchy -top sat_shl_A_SIGNED_1_B_SIGNED_0_A_WIDTH_10_B_WIDTH_6_Y_WIDTH_8; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shl_A_SIGNED_1_B_SIGNED_0_A_WIDTH_10_B_WIDTH_6_Y_WIDTH_8' -q -q 2>/dev/null || echo sat_shl_A_SIGNED_1_B_SIGNED_0_A_WIDTH_10_B_WIDTH_6_Y_WIDTH_8 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shl_A_SIGNED_1_B_SIGNED_1_A_WIDTH_10_B_WIDTH_6_Y_WIDTH_8.v; hierarchy -top sat_shl_A_SIGNED_1_B_SIGNED_1_A_WIDTH_10_B_WIDTH_6_Y_WIDTH_8; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shl_A_SIGNED_1_B_SIGNED_1_A_WIDTH_10_B_WIDTH_6_Y_WIDTH_8' -q -q 2>/dev/null || echo sat_shl_A_SIGNED_1_B_SIGNED_1_A_WIDTH_10_B_WIDTH_6_Y_WIDTH_8 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shl_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_3.v; hierarchy -top sat_shl_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shl_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_3' -q -q 2>/dev/null || echo sat_shl_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shl_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_3.v; hierarchy -top sat_shl_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shl_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_3' -q -q 2>/dev/null || echo sat_shl_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shl_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_3.v; hierarchy -top sat_shl_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shl_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_3' -q -q 2>/dev/null || echo sat_shl_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shl_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_3.v; hierarchy -top sat_shl_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shl_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_3' -q -q 2>/dev/null || echo sat_shl_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shl_A_SIGNED_0_B_SIGNED_0_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_5.v; hierarchy -top sat_shl_A_SIGNED_0_B_SIGNED_0_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_5; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shl_A_SIGNED_0_B_SIGNED_0_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_5' -q -q 2>/dev/null || echo sat_shl_A_SIGNED_0_B_SIGNED_0_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_5 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shl_A_SIGNED_0_B_SIGNED_1_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_5.v; hierarchy -top sat_shl_A_SIGNED_0_B_SIGNED_1_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_5; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shl_A_SIGNED_0_B_SIGNED_1_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_5' -q -q 2>/dev/null || echo sat_shl_A_SIGNED_0_B_SIGNED_1_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_5 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shl_A_SIGNED_1_B_SIGNED_0_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_5.v; hierarchy -top sat_shl_A_SIGNED_1_B_SIGNED_0_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_5; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shl_A_SIGNED_1_B_SIGNED_0_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_5' -q -q 2>/dev/null || echo sat_shl_A_SIGNED_1_B_SIGNED_0_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_5 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shl_A_SIGNED_1_B_SIGNED_1_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_5.v; hierarchy -top sat_shl_A_SIGNED_1_B_SIGNED_1_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_5; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shl_A_SIGNED_1_B_SIGNED_1_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_5' -q -q 2>/dev/null || echo sat_shl_A_SIGNED_1_B_SIGNED_1_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_5 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shl_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_7_Y_WIDTH_7.v; hierarchy -top sat_shl_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_7_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shl_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_7_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_shl_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_7_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shl_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_7_Y_WIDTH_7.v; hierarchy -top sat_shl_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_7_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shl_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_7_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_shl_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_7_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shl_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_7_Y_WIDTH_7.v; hierarchy -top sat_shl_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_7_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shl_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_7_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_shl_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_7_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shl_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_7_Y_WIDTH_7.v; hierarchy -top sat_shl_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_7_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shl_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_7_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_shl_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_7_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shl_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_1_Y_WIDTH_1.v; hierarchy -top sat_shl_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_1_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shl_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_1_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_shl_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_1_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shl_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_1_Y_WIDTH_1.v; hierarchy -top sat_shl_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_1_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shl_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_1_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_shl_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_1_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shl_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_1_Y_WIDTH_1.v; hierarchy -top sat_shl_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_1_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shl_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_1_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_shl_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_1_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shl_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_1_Y_WIDTH_1.v; hierarchy -top sat_shl_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_1_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shl_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_1_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_shl_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_1_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shl_A_SIGNED_0_B_SIGNED_0_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_7.v; hierarchy -top sat_shl_A_SIGNED_0_B_SIGNED_0_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shl_A_SIGNED_0_B_SIGNED_0_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_shl_A_SIGNED_0_B_SIGNED_0_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shl_A_SIGNED_0_B_SIGNED_1_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_7.v; hierarchy -top sat_shl_A_SIGNED_0_B_SIGNED_1_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shl_A_SIGNED_0_B_SIGNED_1_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_shl_A_SIGNED_0_B_SIGNED_1_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shl_A_SIGNED_1_B_SIGNED_0_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_7.v; hierarchy -top sat_shl_A_SIGNED_1_B_SIGNED_0_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shl_A_SIGNED_1_B_SIGNED_0_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_shl_A_SIGNED_1_B_SIGNED_0_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shl_A_SIGNED_1_B_SIGNED_1_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_7.v; hierarchy -top sat_shl_A_SIGNED_1_B_SIGNED_1_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shl_A_SIGNED_1_B_SIGNED_1_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_shl_A_SIGNED_1_B_SIGNED_1_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shl_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_7.v; hierarchy -top sat_shl_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shl_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_shl_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shl_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_7.v; hierarchy -top sat_shl_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shl_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_shl_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shl_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_7.v; hierarchy -top sat_shl_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shl_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_shl_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shl_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_7.v; hierarchy -top sat_shl_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shl_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_shl_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shl_A_SIGNED_0_B_SIGNED_0_A_WIDTH_8_B_WIDTH_9_Y_WIDTH_8.v; hierarchy -top sat_shl_A_SIGNED_0_B_SIGNED_0_A_WIDTH_8_B_WIDTH_9_Y_WIDTH_8; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shl_A_SIGNED_0_B_SIGNED_0_A_WIDTH_8_B_WIDTH_9_Y_WIDTH_8' -q -q 2>/dev/null || echo sat_shl_A_SIGNED_0_B_SIGNED_0_A_WIDTH_8_B_WIDTH_9_Y_WIDTH_8 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shl_A_SIGNED_0_B_SIGNED_1_A_WIDTH_8_B_WIDTH_9_Y_WIDTH_8.v; hierarchy -top sat_shl_A_SIGNED_0_B_SIGNED_1_A_WIDTH_8_B_WIDTH_9_Y_WIDTH_8; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shl_A_SIGNED_0_B_SIGNED_1_A_WIDTH_8_B_WIDTH_9_Y_WIDTH_8' -q -q 2>/dev/null || echo sat_shl_A_SIGNED_0_B_SIGNED_1_A_WIDTH_8_B_WIDTH_9_Y_WIDTH_8 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shl_A_SIGNED_1_B_SIGNED_0_A_WIDTH_8_B_WIDTH_9_Y_WIDTH_8.v; hierarchy -top sat_shl_A_SIGNED_1_B_SIGNED_0_A_WIDTH_8_B_WIDTH_9_Y_WIDTH_8; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shl_A_SIGNED_1_B_SIGNED_0_A_WIDTH_8_B_WIDTH_9_Y_WIDTH_8' -q -q 2>/dev/null || echo sat_shl_A_SIGNED_1_B_SIGNED_0_A_WIDTH_8_B_WIDTH_9_Y_WIDTH_8 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shl_A_SIGNED_1_B_SIGNED_1_A_WIDTH_8_B_WIDTH_9_Y_WIDTH_8.v; hierarchy -top sat_shl_A_SIGNED_1_B_SIGNED_1_A_WIDTH_8_B_WIDTH_9_Y_WIDTH_8; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shl_A_SIGNED_1_B_SIGNED_1_A_WIDTH_8_B_WIDTH_9_Y_WIDTH_8' -q -q 2>/dev/null || echo sat_shl_A_SIGNED_1_B_SIGNED_1_A_WIDTH_8_B_WIDTH_9_Y_WIDTH_8 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shl_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_5_Y_WIDTH_7.v; hierarchy -top sat_shl_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_5_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shl_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_5_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_shl_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_5_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shl_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_5_Y_WIDTH_7.v; hierarchy -top sat_shl_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_5_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shl_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_5_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_shl_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_5_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shl_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_5_Y_WIDTH_7.v; hierarchy -top sat_shl_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_5_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shl_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_5_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_shl_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_5_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shl_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_5_Y_WIDTH_7.v; hierarchy -top sat_shl_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_5_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shl_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_5_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_shl_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_5_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shl_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_4.v; hierarchy -top sat_shl_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shl_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_shl_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shl_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_4.v; hierarchy -top sat_shl_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shl_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_shl_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shl_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_4.v; hierarchy -top sat_shl_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shl_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_shl_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shl_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_4.v; hierarchy -top sat_shl_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shl_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_shl_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shl_A_SIGNED_0_B_SIGNED_0_A_WIDTH_9_B_WIDTH_4_Y_WIDTH_7.v; hierarchy -top sat_shl_A_SIGNED_0_B_SIGNED_0_A_WIDTH_9_B_WIDTH_4_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shl_A_SIGNED_0_B_SIGNED_0_A_WIDTH_9_B_WIDTH_4_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_shl_A_SIGNED_0_B_SIGNED_0_A_WIDTH_9_B_WIDTH_4_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shl_A_SIGNED_0_B_SIGNED_1_A_WIDTH_9_B_WIDTH_4_Y_WIDTH_7.v; hierarchy -top sat_shl_A_SIGNED_0_B_SIGNED_1_A_WIDTH_9_B_WIDTH_4_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shl_A_SIGNED_0_B_SIGNED_1_A_WIDTH_9_B_WIDTH_4_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_shl_A_SIGNED_0_B_SIGNED_1_A_WIDTH_9_B_WIDTH_4_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shl_A_SIGNED_1_B_SIGNED_0_A_WIDTH_9_B_WIDTH_4_Y_WIDTH_7.v; hierarchy -top sat_shl_A_SIGNED_1_B_SIGNED_0_A_WIDTH_9_B_WIDTH_4_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shl_A_SIGNED_1_B_SIGNED_0_A_WIDTH_9_B_WIDTH_4_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_shl_A_SIGNED_1_B_SIGNED_0_A_WIDTH_9_B_WIDTH_4_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shl_A_SIGNED_1_B_SIGNED_1_A_WIDTH_9_B_WIDTH_4_Y_WIDTH_7.v; hierarchy -top sat_shl_A_SIGNED_1_B_SIGNED_1_A_WIDTH_9_B_WIDTH_4_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shl_A_SIGNED_1_B_SIGNED_1_A_WIDTH_9_B_WIDTH_4_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_shl_A_SIGNED_1_B_SIGNED_1_A_WIDTH_9_B_WIDTH_4_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shl_A_SIGNED_0_B_SIGNED_0_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_9.v; hierarchy -top sat_shl_A_SIGNED_0_B_SIGNED_0_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_9; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shl_A_SIGNED_0_B_SIGNED_0_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_9' -q -q 2>/dev/null || echo sat_shl_A_SIGNED_0_B_SIGNED_0_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_9 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shl_A_SIGNED_0_B_SIGNED_1_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_9.v; hierarchy -top sat_shl_A_SIGNED_0_B_SIGNED_1_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_9; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shl_A_SIGNED_0_B_SIGNED_1_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_9' -q -q 2>/dev/null || echo sat_shl_A_SIGNED_0_B_SIGNED_1_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_9 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shl_A_SIGNED_1_B_SIGNED_0_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_9.v; hierarchy -top sat_shl_A_SIGNED_1_B_SIGNED_0_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_9; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shl_A_SIGNED_1_B_SIGNED_0_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_9' -q -q 2>/dev/null || echo sat_shl_A_SIGNED_1_B_SIGNED_0_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_9 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shl_A_SIGNED_1_B_SIGNED_1_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_9.v; hierarchy -top sat_shl_A_SIGNED_1_B_SIGNED_1_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_9; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shl_A_SIGNED_1_B_SIGNED_1_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_9' -q -q 2>/dev/null || echo sat_shl_A_SIGNED_1_B_SIGNED_1_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_9 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shl_A_SIGNED_0_B_SIGNED_0_A_WIDTH_4_B_WIDTH_8_Y_WIDTH_10.v; hierarchy -top sat_shl_A_SIGNED_0_B_SIGNED_0_A_WIDTH_4_B_WIDTH_8_Y_WIDTH_10; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shl_A_SIGNED_0_B_SIGNED_0_A_WIDTH_4_B_WIDTH_8_Y_WIDTH_10' -q -q 2>/dev/null || echo sat_shl_A_SIGNED_0_B_SIGNED_0_A_WIDTH_4_B_WIDTH_8_Y_WIDTH_10 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shl_A_SIGNED_0_B_SIGNED_1_A_WIDTH_4_B_WIDTH_8_Y_WIDTH_10.v; hierarchy -top sat_shl_A_SIGNED_0_B_SIGNED_1_A_WIDTH_4_B_WIDTH_8_Y_WIDTH_10; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shl_A_SIGNED_0_B_SIGNED_1_A_WIDTH_4_B_WIDTH_8_Y_WIDTH_10' -q -q 2>/dev/null || echo sat_shl_A_SIGNED_0_B_SIGNED_1_A_WIDTH_4_B_WIDTH_8_Y_WIDTH_10 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shl_A_SIGNED_1_B_SIGNED_0_A_WIDTH_4_B_WIDTH_8_Y_WIDTH_10.v; hierarchy -top sat_shl_A_SIGNED_1_B_SIGNED_0_A_WIDTH_4_B_WIDTH_8_Y_WIDTH_10; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shl_A_SIGNED_1_B_SIGNED_0_A_WIDTH_4_B_WIDTH_8_Y_WIDTH_10' -q -q 2>/dev/null || echo sat_shl_A_SIGNED_1_B_SIGNED_0_A_WIDTH_4_B_WIDTH_8_Y_WIDTH_10 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shl_A_SIGNED_1_B_SIGNED_1_A_WIDTH_4_B_WIDTH_8_Y_WIDTH_10.v; hierarchy -top sat_shl_A_SIGNED_1_B_SIGNED_1_A_WIDTH_4_B_WIDTH_8_Y_WIDTH_10; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shl_A_SIGNED_1_B_SIGNED_1_A_WIDTH_4_B_WIDTH_8_Y_WIDTH_10' -q -q 2>/dev/null || echo sat_shl_A_SIGNED_1_B_SIGNED_1_A_WIDTH_4_B_WIDTH_8_Y_WIDTH_10 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shr_A_SIGNED_0_B_SIGNED_0_A_WIDTH_1_B_WIDTH_1_Y_WIDTH_1.v; hierarchy -top sat_shr_A_SIGNED_0_B_SIGNED_0_A_WIDTH_1_B_WIDTH_1_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shr_A_SIGNED_0_B_SIGNED_0_A_WIDTH_1_B_WIDTH_1_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_shr_A_SIGNED_0_B_SIGNED_0_A_WIDTH_1_B_WIDTH_1_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shr_A_SIGNED_0_B_SIGNED_1_A_WIDTH_1_B_WIDTH_1_Y_WIDTH_1.v; hierarchy -top sat_shr_A_SIGNED_0_B_SIGNED_1_A_WIDTH_1_B_WIDTH_1_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shr_A_SIGNED_0_B_SIGNED_1_A_WIDTH_1_B_WIDTH_1_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_shr_A_SIGNED_0_B_SIGNED_1_A_WIDTH_1_B_WIDTH_1_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shr_A_SIGNED_1_B_SIGNED_0_A_WIDTH_1_B_WIDTH_1_Y_WIDTH_1.v; hierarchy -top sat_shr_A_SIGNED_1_B_SIGNED_0_A_WIDTH_1_B_WIDTH_1_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shr_A_SIGNED_1_B_SIGNED_0_A_WIDTH_1_B_WIDTH_1_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_shr_A_SIGNED_1_B_SIGNED_0_A_WIDTH_1_B_WIDTH_1_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shr_A_SIGNED_1_B_SIGNED_1_A_WIDTH_1_B_WIDTH_1_Y_WIDTH_1.v; hierarchy -top sat_shr_A_SIGNED_1_B_SIGNED_1_A_WIDTH_1_B_WIDTH_1_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shr_A_SIGNED_1_B_SIGNED_1_A_WIDTH_1_B_WIDTH_1_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_shr_A_SIGNED_1_B_SIGNED_1_A_WIDTH_1_B_WIDTH_1_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shr_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_4_Y_WIDTH_6.v; hierarchy -top sat_shr_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_4_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shr_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_4_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_shr_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_4_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shr_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_4_Y_WIDTH_6.v; hierarchy -top sat_shr_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_4_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shr_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_4_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_shr_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_4_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shr_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_4_Y_WIDTH_6.v; hierarchy -top sat_shr_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_4_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shr_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_4_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_shr_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_4_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shr_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_4_Y_WIDTH_6.v; hierarchy -top sat_shr_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_4_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shr_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_4_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_shr_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_4_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shr_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4.v; hierarchy -top sat_shr_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shr_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_shr_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shr_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4.v; hierarchy -top sat_shr_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shr_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_shr_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shr_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4.v; hierarchy -top sat_shr_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shr_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_shr_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shr_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4.v; hierarchy -top sat_shr_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shr_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_shr_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shr_A_SIGNED_0_B_SIGNED_0_A_WIDTH_4_B_WIDTH_3_Y_WIDTH_6.v; hierarchy -top sat_shr_A_SIGNED_0_B_SIGNED_0_A_WIDTH_4_B_WIDTH_3_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shr_A_SIGNED_0_B_SIGNED_0_A_WIDTH_4_B_WIDTH_3_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_shr_A_SIGNED_0_B_SIGNED_0_A_WIDTH_4_B_WIDTH_3_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shr_A_SIGNED_0_B_SIGNED_1_A_WIDTH_4_B_WIDTH_3_Y_WIDTH_6.v; hierarchy -top sat_shr_A_SIGNED_0_B_SIGNED_1_A_WIDTH_4_B_WIDTH_3_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shr_A_SIGNED_0_B_SIGNED_1_A_WIDTH_4_B_WIDTH_3_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_shr_A_SIGNED_0_B_SIGNED_1_A_WIDTH_4_B_WIDTH_3_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shr_A_SIGNED_1_B_SIGNED_0_A_WIDTH_4_B_WIDTH_3_Y_WIDTH_6.v; hierarchy -top sat_shr_A_SIGNED_1_B_SIGNED_0_A_WIDTH_4_B_WIDTH_3_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shr_A_SIGNED_1_B_SIGNED_0_A_WIDTH_4_B_WIDTH_3_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_shr_A_SIGNED_1_B_SIGNED_0_A_WIDTH_4_B_WIDTH_3_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shr_A_SIGNED_1_B_SIGNED_1_A_WIDTH_4_B_WIDTH_3_Y_WIDTH_6.v; hierarchy -top sat_shr_A_SIGNED_1_B_SIGNED_1_A_WIDTH_4_B_WIDTH_3_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shr_A_SIGNED_1_B_SIGNED_1_A_WIDTH_4_B_WIDTH_3_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_shr_A_SIGNED_1_B_SIGNED_1_A_WIDTH_4_B_WIDTH_3_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shr_A_SIGNED_0_B_SIGNED_0_A_WIDTH_4_B_WIDTH_6_Y_WIDTH_3.v; hierarchy -top sat_shr_A_SIGNED_0_B_SIGNED_0_A_WIDTH_4_B_WIDTH_6_Y_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shr_A_SIGNED_0_B_SIGNED_0_A_WIDTH_4_B_WIDTH_6_Y_WIDTH_3' -q -q 2>/dev/null || echo sat_shr_A_SIGNED_0_B_SIGNED_0_A_WIDTH_4_B_WIDTH_6_Y_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shr_A_SIGNED_0_B_SIGNED_1_A_WIDTH_4_B_WIDTH_6_Y_WIDTH_3.v; hierarchy -top sat_shr_A_SIGNED_0_B_SIGNED_1_A_WIDTH_4_B_WIDTH_6_Y_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shr_A_SIGNED_0_B_SIGNED_1_A_WIDTH_4_B_WIDTH_6_Y_WIDTH_3' -q -q 2>/dev/null || echo sat_shr_A_SIGNED_0_B_SIGNED_1_A_WIDTH_4_B_WIDTH_6_Y_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shr_A_SIGNED_1_B_SIGNED_0_A_WIDTH_4_B_WIDTH_6_Y_WIDTH_3.v; hierarchy -top sat_shr_A_SIGNED_1_B_SIGNED_0_A_WIDTH_4_B_WIDTH_6_Y_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shr_A_SIGNED_1_B_SIGNED_0_A_WIDTH_4_B_WIDTH_6_Y_WIDTH_3' -q -q 2>/dev/null || echo sat_shr_A_SIGNED_1_B_SIGNED_0_A_WIDTH_4_B_WIDTH_6_Y_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shr_A_SIGNED_1_B_SIGNED_1_A_WIDTH_4_B_WIDTH_6_Y_WIDTH_3.v; hierarchy -top sat_shr_A_SIGNED_1_B_SIGNED_1_A_WIDTH_4_B_WIDTH_6_Y_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shr_A_SIGNED_1_B_SIGNED_1_A_WIDTH_4_B_WIDTH_6_Y_WIDTH_3' -q -q 2>/dev/null || echo sat_shr_A_SIGNED_1_B_SIGNED_1_A_WIDTH_4_B_WIDTH_6_Y_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shr_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_4.v; hierarchy -top sat_shr_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shr_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_shr_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shr_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_4.v; hierarchy -top sat_shr_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shr_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_shr_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shr_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_4.v; hierarchy -top sat_shr_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shr_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_shr_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shr_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_4.v; hierarchy -top sat_shr_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shr_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_shr_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shr_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_3.v; hierarchy -top sat_shr_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shr_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_3' -q -q 2>/dev/null || echo sat_shr_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shr_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_3.v; hierarchy -top sat_shr_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shr_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_3' -q -q 2>/dev/null || echo sat_shr_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shr_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_3.v; hierarchy -top sat_shr_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shr_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_3' -q -q 2>/dev/null || echo sat_shr_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shr_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_3.v; hierarchy -top sat_shr_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shr_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_3' -q -q 2>/dev/null || echo sat_shr_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shr_A_SIGNED_0_B_SIGNED_0_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_1.v; hierarchy -top sat_shr_A_SIGNED_0_B_SIGNED_0_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shr_A_SIGNED_0_B_SIGNED_0_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_shr_A_SIGNED_0_B_SIGNED_0_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shr_A_SIGNED_0_B_SIGNED_1_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_1.v; hierarchy -top sat_shr_A_SIGNED_0_B_SIGNED_1_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shr_A_SIGNED_0_B_SIGNED_1_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_shr_A_SIGNED_0_B_SIGNED_1_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shr_A_SIGNED_1_B_SIGNED_0_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_1.v; hierarchy -top sat_shr_A_SIGNED_1_B_SIGNED_0_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shr_A_SIGNED_1_B_SIGNED_0_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_shr_A_SIGNED_1_B_SIGNED_0_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shr_A_SIGNED_1_B_SIGNED_1_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_1.v; hierarchy -top sat_shr_A_SIGNED_1_B_SIGNED_1_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shr_A_SIGNED_1_B_SIGNED_1_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_shr_A_SIGNED_1_B_SIGNED_1_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shr_A_SIGNED_0_B_SIGNED_0_A_WIDTH_8_B_WIDTH_6_Y_WIDTH_1.v; hierarchy -top sat_shr_A_SIGNED_0_B_SIGNED_0_A_WIDTH_8_B_WIDTH_6_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shr_A_SIGNED_0_B_SIGNED_0_A_WIDTH_8_B_WIDTH_6_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_shr_A_SIGNED_0_B_SIGNED_0_A_WIDTH_8_B_WIDTH_6_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shr_A_SIGNED_0_B_SIGNED_1_A_WIDTH_8_B_WIDTH_6_Y_WIDTH_1.v; hierarchy -top sat_shr_A_SIGNED_0_B_SIGNED_1_A_WIDTH_8_B_WIDTH_6_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shr_A_SIGNED_0_B_SIGNED_1_A_WIDTH_8_B_WIDTH_6_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_shr_A_SIGNED_0_B_SIGNED_1_A_WIDTH_8_B_WIDTH_6_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shr_A_SIGNED_1_B_SIGNED_0_A_WIDTH_8_B_WIDTH_6_Y_WIDTH_1.v; hierarchy -top sat_shr_A_SIGNED_1_B_SIGNED_0_A_WIDTH_8_B_WIDTH_6_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shr_A_SIGNED_1_B_SIGNED_0_A_WIDTH_8_B_WIDTH_6_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_shr_A_SIGNED_1_B_SIGNED_0_A_WIDTH_8_B_WIDTH_6_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shr_A_SIGNED_1_B_SIGNED_1_A_WIDTH_8_B_WIDTH_6_Y_WIDTH_1.v; hierarchy -top sat_shr_A_SIGNED_1_B_SIGNED_1_A_WIDTH_8_B_WIDTH_6_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shr_A_SIGNED_1_B_SIGNED_1_A_WIDTH_8_B_WIDTH_6_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_shr_A_SIGNED_1_B_SIGNED_1_A_WIDTH_8_B_WIDTH_6_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shr_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1.v; hierarchy -top sat_shr_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shr_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_shr_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shr_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1.v; hierarchy -top sat_shr_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shr_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_shr_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shr_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1.v; hierarchy -top sat_shr_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shr_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_shr_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shr_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1.v; hierarchy -top sat_shr_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shr_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_shr_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shr_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_4_Y_WIDTH_6.v; hierarchy -top sat_shr_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_4_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shr_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_4_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_shr_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_4_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shr_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_4_Y_WIDTH_6.v; hierarchy -top sat_shr_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_4_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shr_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_4_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_shr_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_4_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shr_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_4_Y_WIDTH_6.v; hierarchy -top sat_shr_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_4_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shr_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_4_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_shr_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_4_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shr_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_4_Y_WIDTH_6.v; hierarchy -top sat_shr_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_4_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shr_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_4_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_shr_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_4_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shr_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_4.v; hierarchy -top sat_shr_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shr_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_shr_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shr_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_4.v; hierarchy -top sat_shr_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shr_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_shr_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shr_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_4.v; hierarchy -top sat_shr_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shr_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_shr_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shr_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_4.v; hierarchy -top sat_shr_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shr_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_shr_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shr_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_8_Y_WIDTH_4.v; hierarchy -top sat_shr_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_8_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shr_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_8_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_shr_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_8_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shr_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_8_Y_WIDTH_4.v; hierarchy -top sat_shr_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_8_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shr_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_8_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_shr_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_8_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shr_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_8_Y_WIDTH_4.v; hierarchy -top sat_shr_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_8_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shr_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_8_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_shr_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_8_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shr_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_8_Y_WIDTH_4.v; hierarchy -top sat_shr_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_8_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shr_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_8_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_shr_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_8_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shr_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_7.v; hierarchy -top sat_shr_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shr_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_shr_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shr_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_7.v; hierarchy -top sat_shr_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shr_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_shr_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shr_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_7.v; hierarchy -top sat_shr_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shr_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_shr_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shr_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_7.v; hierarchy -top sat_shr_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shr_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_shr_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shr_A_SIGNED_0_B_SIGNED_0_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_6.v; hierarchy -top sat_shr_A_SIGNED_0_B_SIGNED_0_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shr_A_SIGNED_0_B_SIGNED_0_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_shr_A_SIGNED_0_B_SIGNED_0_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shr_A_SIGNED_0_B_SIGNED_1_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_6.v; hierarchy -top sat_shr_A_SIGNED_0_B_SIGNED_1_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shr_A_SIGNED_0_B_SIGNED_1_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_shr_A_SIGNED_0_B_SIGNED_1_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shr_A_SIGNED_1_B_SIGNED_0_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_6.v; hierarchy -top sat_shr_A_SIGNED_1_B_SIGNED_0_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shr_A_SIGNED_1_B_SIGNED_0_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_shr_A_SIGNED_1_B_SIGNED_0_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shr_A_SIGNED_1_B_SIGNED_1_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_6.v; hierarchy -top sat_shr_A_SIGNED_1_B_SIGNED_1_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shr_A_SIGNED_1_B_SIGNED_1_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_shr_A_SIGNED_1_B_SIGNED_1_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shr_A_SIGNED_0_B_SIGNED_0_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_2.v; hierarchy -top sat_shr_A_SIGNED_0_B_SIGNED_0_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shr_A_SIGNED_0_B_SIGNED_0_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_shr_A_SIGNED_0_B_SIGNED_0_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shr_A_SIGNED_0_B_SIGNED_1_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_2.v; hierarchy -top sat_shr_A_SIGNED_0_B_SIGNED_1_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shr_A_SIGNED_0_B_SIGNED_1_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_shr_A_SIGNED_0_B_SIGNED_1_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shr_A_SIGNED_1_B_SIGNED_0_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_2.v; hierarchy -top sat_shr_A_SIGNED_1_B_SIGNED_0_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shr_A_SIGNED_1_B_SIGNED_0_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_shr_A_SIGNED_1_B_SIGNED_0_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shr_A_SIGNED_1_B_SIGNED_1_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_2.v; hierarchy -top sat_shr_A_SIGNED_1_B_SIGNED_1_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shr_A_SIGNED_1_B_SIGNED_1_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_shr_A_SIGNED_1_B_SIGNED_1_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shr_A_SIGNED_0_B_SIGNED_0_A_WIDTH_9_B_WIDTH_8_Y_WIDTH_2.v; hierarchy -top sat_shr_A_SIGNED_0_B_SIGNED_0_A_WIDTH_9_B_WIDTH_8_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shr_A_SIGNED_0_B_SIGNED_0_A_WIDTH_9_B_WIDTH_8_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_shr_A_SIGNED_0_B_SIGNED_0_A_WIDTH_9_B_WIDTH_8_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shr_A_SIGNED_0_B_SIGNED_1_A_WIDTH_9_B_WIDTH_8_Y_WIDTH_2.v; hierarchy -top sat_shr_A_SIGNED_0_B_SIGNED_1_A_WIDTH_9_B_WIDTH_8_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shr_A_SIGNED_0_B_SIGNED_1_A_WIDTH_9_B_WIDTH_8_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_shr_A_SIGNED_0_B_SIGNED_1_A_WIDTH_9_B_WIDTH_8_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shr_A_SIGNED_1_B_SIGNED_0_A_WIDTH_9_B_WIDTH_8_Y_WIDTH_2.v; hierarchy -top sat_shr_A_SIGNED_1_B_SIGNED_0_A_WIDTH_9_B_WIDTH_8_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shr_A_SIGNED_1_B_SIGNED_0_A_WIDTH_9_B_WIDTH_8_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_shr_A_SIGNED_1_B_SIGNED_0_A_WIDTH_9_B_WIDTH_8_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shr_A_SIGNED_1_B_SIGNED_1_A_WIDTH_9_B_WIDTH_8_Y_WIDTH_2.v; hierarchy -top sat_shr_A_SIGNED_1_B_SIGNED_1_A_WIDTH_9_B_WIDTH_8_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shr_A_SIGNED_1_B_SIGNED_1_A_WIDTH_9_B_WIDTH_8_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_shr_A_SIGNED_1_B_SIGNED_1_A_WIDTH_9_B_WIDTH_8_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shr_A_SIGNED_0_B_SIGNED_0_A_WIDTH_10_B_WIDTH_1_Y_WIDTH_8.v; hierarchy -top sat_shr_A_SIGNED_0_B_SIGNED_0_A_WIDTH_10_B_WIDTH_1_Y_WIDTH_8; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shr_A_SIGNED_0_B_SIGNED_0_A_WIDTH_10_B_WIDTH_1_Y_WIDTH_8' -q -q 2>/dev/null || echo sat_shr_A_SIGNED_0_B_SIGNED_0_A_WIDTH_10_B_WIDTH_1_Y_WIDTH_8 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shr_A_SIGNED_0_B_SIGNED_1_A_WIDTH_10_B_WIDTH_1_Y_WIDTH_8.v; hierarchy -top sat_shr_A_SIGNED_0_B_SIGNED_1_A_WIDTH_10_B_WIDTH_1_Y_WIDTH_8; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shr_A_SIGNED_0_B_SIGNED_1_A_WIDTH_10_B_WIDTH_1_Y_WIDTH_8' -q -q 2>/dev/null || echo sat_shr_A_SIGNED_0_B_SIGNED_1_A_WIDTH_10_B_WIDTH_1_Y_WIDTH_8 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shr_A_SIGNED_1_B_SIGNED_0_A_WIDTH_10_B_WIDTH_1_Y_WIDTH_8.v; hierarchy -top sat_shr_A_SIGNED_1_B_SIGNED_0_A_WIDTH_10_B_WIDTH_1_Y_WIDTH_8; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shr_A_SIGNED_1_B_SIGNED_0_A_WIDTH_10_B_WIDTH_1_Y_WIDTH_8' -q -q 2>/dev/null || echo sat_shr_A_SIGNED_1_B_SIGNED_0_A_WIDTH_10_B_WIDTH_1_Y_WIDTH_8 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shr_A_SIGNED_1_B_SIGNED_1_A_WIDTH_10_B_WIDTH_1_Y_WIDTH_8.v; hierarchy -top sat_shr_A_SIGNED_1_B_SIGNED_1_A_WIDTH_10_B_WIDTH_1_Y_WIDTH_8; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shr_A_SIGNED_1_B_SIGNED_1_A_WIDTH_10_B_WIDTH_1_Y_WIDTH_8' -q -q 2>/dev/null || echo sat_shr_A_SIGNED_1_B_SIGNED_1_A_WIDTH_10_B_WIDTH_1_Y_WIDTH_8 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shr_A_SIGNED_0_B_SIGNED_0_A_WIDTH_7_B_WIDTH_2_Y_WIDTH_3.v; hierarchy -top sat_shr_A_SIGNED_0_B_SIGNED_0_A_WIDTH_7_B_WIDTH_2_Y_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shr_A_SIGNED_0_B_SIGNED_0_A_WIDTH_7_B_WIDTH_2_Y_WIDTH_3' -q -q 2>/dev/null || echo sat_shr_A_SIGNED_0_B_SIGNED_0_A_WIDTH_7_B_WIDTH_2_Y_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shr_A_SIGNED_0_B_SIGNED_1_A_WIDTH_7_B_WIDTH_2_Y_WIDTH_3.v; hierarchy -top sat_shr_A_SIGNED_0_B_SIGNED_1_A_WIDTH_7_B_WIDTH_2_Y_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shr_A_SIGNED_0_B_SIGNED_1_A_WIDTH_7_B_WIDTH_2_Y_WIDTH_3' -q -q 2>/dev/null || echo sat_shr_A_SIGNED_0_B_SIGNED_1_A_WIDTH_7_B_WIDTH_2_Y_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shr_A_SIGNED_1_B_SIGNED_0_A_WIDTH_7_B_WIDTH_2_Y_WIDTH_3.v; hierarchy -top sat_shr_A_SIGNED_1_B_SIGNED_0_A_WIDTH_7_B_WIDTH_2_Y_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shr_A_SIGNED_1_B_SIGNED_0_A_WIDTH_7_B_WIDTH_2_Y_WIDTH_3' -q -q 2>/dev/null || echo sat_shr_A_SIGNED_1_B_SIGNED_0_A_WIDTH_7_B_WIDTH_2_Y_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shr_A_SIGNED_1_B_SIGNED_1_A_WIDTH_7_B_WIDTH_2_Y_WIDTH_3.v; hierarchy -top sat_shr_A_SIGNED_1_B_SIGNED_1_A_WIDTH_7_B_WIDTH_2_Y_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shr_A_SIGNED_1_B_SIGNED_1_A_WIDTH_7_B_WIDTH_2_Y_WIDTH_3' -q -q 2>/dev/null || echo sat_shr_A_SIGNED_1_B_SIGNED_1_A_WIDTH_7_B_WIDTH_2_Y_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shr_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_1_Y_WIDTH_6.v; hierarchy -top sat_shr_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_1_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shr_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_1_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_shr_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_1_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shr_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_1_Y_WIDTH_6.v; hierarchy -top sat_shr_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_1_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shr_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_1_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_shr_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_1_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shr_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_1_Y_WIDTH_6.v; hierarchy -top sat_shr_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_1_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shr_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_1_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_shr_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_1_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shr_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_1_Y_WIDTH_6.v; hierarchy -top sat_shr_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_1_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shr_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_1_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_shr_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_1_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shr_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_1.v; hierarchy -top sat_shr_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shr_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_shr_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shr_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_1.v; hierarchy -top sat_shr_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shr_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_shr_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shr_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_1.v; hierarchy -top sat_shr_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shr_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_shr_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shr_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_1.v; hierarchy -top sat_shr_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shr_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_shr_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shr_A_SIGNED_0_B_SIGNED_0_A_WIDTH_1_B_WIDTH_9_Y_WIDTH_5.v; hierarchy -top sat_shr_A_SIGNED_0_B_SIGNED_0_A_WIDTH_1_B_WIDTH_9_Y_WIDTH_5; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shr_A_SIGNED_0_B_SIGNED_0_A_WIDTH_1_B_WIDTH_9_Y_WIDTH_5' -q -q 2>/dev/null || echo sat_shr_A_SIGNED_0_B_SIGNED_0_A_WIDTH_1_B_WIDTH_9_Y_WIDTH_5 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shr_A_SIGNED_0_B_SIGNED_1_A_WIDTH_1_B_WIDTH_9_Y_WIDTH_5.v; hierarchy -top sat_shr_A_SIGNED_0_B_SIGNED_1_A_WIDTH_1_B_WIDTH_9_Y_WIDTH_5; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shr_A_SIGNED_0_B_SIGNED_1_A_WIDTH_1_B_WIDTH_9_Y_WIDTH_5' -q -q 2>/dev/null || echo sat_shr_A_SIGNED_0_B_SIGNED_1_A_WIDTH_1_B_WIDTH_9_Y_WIDTH_5 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shr_A_SIGNED_1_B_SIGNED_0_A_WIDTH_1_B_WIDTH_9_Y_WIDTH_5.v; hierarchy -top sat_shr_A_SIGNED_1_B_SIGNED_0_A_WIDTH_1_B_WIDTH_9_Y_WIDTH_5; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shr_A_SIGNED_1_B_SIGNED_0_A_WIDTH_1_B_WIDTH_9_Y_WIDTH_5' -q -q 2>/dev/null || echo sat_shr_A_SIGNED_1_B_SIGNED_0_A_WIDTH_1_B_WIDTH_9_Y_WIDTH_5 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shr_A_SIGNED_1_B_SIGNED_1_A_WIDTH_1_B_WIDTH_9_Y_WIDTH_5.v; hierarchy -top sat_shr_A_SIGNED_1_B_SIGNED_1_A_WIDTH_1_B_WIDTH_9_Y_WIDTH_5; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shr_A_SIGNED_1_B_SIGNED_1_A_WIDTH_1_B_WIDTH_9_Y_WIDTH_5' -q -q 2>/dev/null || echo sat_shr_A_SIGNED_1_B_SIGNED_1_A_WIDTH_1_B_WIDTH_9_Y_WIDTH_5 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shr_A_SIGNED_0_B_SIGNED_0_A_WIDTH_1_B_WIDTH_2_Y_WIDTH_7.v; hierarchy -top sat_shr_A_SIGNED_0_B_SIGNED_0_A_WIDTH_1_B_WIDTH_2_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shr_A_SIGNED_0_B_SIGNED_0_A_WIDTH_1_B_WIDTH_2_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_shr_A_SIGNED_0_B_SIGNED_0_A_WIDTH_1_B_WIDTH_2_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shr_A_SIGNED_0_B_SIGNED_1_A_WIDTH_1_B_WIDTH_2_Y_WIDTH_7.v; hierarchy -top sat_shr_A_SIGNED_0_B_SIGNED_1_A_WIDTH_1_B_WIDTH_2_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shr_A_SIGNED_0_B_SIGNED_1_A_WIDTH_1_B_WIDTH_2_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_shr_A_SIGNED_0_B_SIGNED_1_A_WIDTH_1_B_WIDTH_2_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shr_A_SIGNED_1_B_SIGNED_0_A_WIDTH_1_B_WIDTH_2_Y_WIDTH_7.v; hierarchy -top sat_shr_A_SIGNED_1_B_SIGNED_0_A_WIDTH_1_B_WIDTH_2_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shr_A_SIGNED_1_B_SIGNED_0_A_WIDTH_1_B_WIDTH_2_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_shr_A_SIGNED_1_B_SIGNED_0_A_WIDTH_1_B_WIDTH_2_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shr_A_SIGNED_1_B_SIGNED_1_A_WIDTH_1_B_WIDTH_2_Y_WIDTH_7.v; hierarchy -top sat_shr_A_SIGNED_1_B_SIGNED_1_A_WIDTH_1_B_WIDTH_2_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shr_A_SIGNED_1_B_SIGNED_1_A_WIDTH_1_B_WIDTH_2_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_shr_A_SIGNED_1_B_SIGNED_1_A_WIDTH_1_B_WIDTH_2_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shr_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4.v; hierarchy -top sat_shr_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shr_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_shr_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shr_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4.v; hierarchy -top sat_shr_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shr_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_shr_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shr_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4.v; hierarchy -top sat_shr_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shr_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_shr_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shr_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4.v; hierarchy -top sat_shr_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shr_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_shr_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shr_A_SIGNED_0_B_SIGNED_0_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_8.v; hierarchy -top sat_shr_A_SIGNED_0_B_SIGNED_0_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_8; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shr_A_SIGNED_0_B_SIGNED_0_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_8' -q -q 2>/dev/null || echo sat_shr_A_SIGNED_0_B_SIGNED_0_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_8 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shr_A_SIGNED_0_B_SIGNED_1_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_8.v; hierarchy -top sat_shr_A_SIGNED_0_B_SIGNED_1_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_8; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shr_A_SIGNED_0_B_SIGNED_1_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_8' -q -q 2>/dev/null || echo sat_shr_A_SIGNED_0_B_SIGNED_1_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_8 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shr_A_SIGNED_1_B_SIGNED_0_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_8.v; hierarchy -top sat_shr_A_SIGNED_1_B_SIGNED_0_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_8; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shr_A_SIGNED_1_B_SIGNED_0_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_8' -q -q 2>/dev/null || echo sat_shr_A_SIGNED_1_B_SIGNED_0_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_8 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shr_A_SIGNED_1_B_SIGNED_1_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_8.v; hierarchy -top sat_shr_A_SIGNED_1_B_SIGNED_1_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_8; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shr_A_SIGNED_1_B_SIGNED_1_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_8' -q -q 2>/dev/null || echo sat_shr_A_SIGNED_1_B_SIGNED_1_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_8 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shr_A_SIGNED_0_B_SIGNED_0_A_WIDTH_5_B_WIDTH_1_Y_WIDTH_5.v; hierarchy -top sat_shr_A_SIGNED_0_B_SIGNED_0_A_WIDTH_5_B_WIDTH_1_Y_WIDTH_5; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shr_A_SIGNED_0_B_SIGNED_0_A_WIDTH_5_B_WIDTH_1_Y_WIDTH_5' -q -q 2>/dev/null || echo sat_shr_A_SIGNED_0_B_SIGNED_0_A_WIDTH_5_B_WIDTH_1_Y_WIDTH_5 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shr_A_SIGNED_0_B_SIGNED_1_A_WIDTH_5_B_WIDTH_1_Y_WIDTH_5.v; hierarchy -top sat_shr_A_SIGNED_0_B_SIGNED_1_A_WIDTH_5_B_WIDTH_1_Y_WIDTH_5; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shr_A_SIGNED_0_B_SIGNED_1_A_WIDTH_5_B_WIDTH_1_Y_WIDTH_5' -q -q 2>/dev/null || echo sat_shr_A_SIGNED_0_B_SIGNED_1_A_WIDTH_5_B_WIDTH_1_Y_WIDTH_5 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shr_A_SIGNED_1_B_SIGNED_0_A_WIDTH_5_B_WIDTH_1_Y_WIDTH_5.v; hierarchy -top sat_shr_A_SIGNED_1_B_SIGNED_0_A_WIDTH_5_B_WIDTH_1_Y_WIDTH_5; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shr_A_SIGNED_1_B_SIGNED_0_A_WIDTH_5_B_WIDTH_1_Y_WIDTH_5' -q -q 2>/dev/null || echo sat_shr_A_SIGNED_1_B_SIGNED_0_A_WIDTH_5_B_WIDTH_1_Y_WIDTH_5 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shr_A_SIGNED_1_B_SIGNED_1_A_WIDTH_5_B_WIDTH_1_Y_WIDTH_5.v; hierarchy -top sat_shr_A_SIGNED_1_B_SIGNED_1_A_WIDTH_5_B_WIDTH_1_Y_WIDTH_5; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shr_A_SIGNED_1_B_SIGNED_1_A_WIDTH_5_B_WIDTH_1_Y_WIDTH_5' -q -q 2>/dev/null || echo sat_shr_A_SIGNED_1_B_SIGNED_1_A_WIDTH_5_B_WIDTH_1_Y_WIDTH_5 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shr_A_SIGNED_0_B_SIGNED_0_A_WIDTH_7_B_WIDTH_1_Y_WIDTH_5.v; hierarchy -top sat_shr_A_SIGNED_0_B_SIGNED_0_A_WIDTH_7_B_WIDTH_1_Y_WIDTH_5; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shr_A_SIGNED_0_B_SIGNED_0_A_WIDTH_7_B_WIDTH_1_Y_WIDTH_5' -q -q 2>/dev/null || echo sat_shr_A_SIGNED_0_B_SIGNED_0_A_WIDTH_7_B_WIDTH_1_Y_WIDTH_5 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shr_A_SIGNED_0_B_SIGNED_1_A_WIDTH_7_B_WIDTH_1_Y_WIDTH_5.v; hierarchy -top sat_shr_A_SIGNED_0_B_SIGNED_1_A_WIDTH_7_B_WIDTH_1_Y_WIDTH_5; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shr_A_SIGNED_0_B_SIGNED_1_A_WIDTH_7_B_WIDTH_1_Y_WIDTH_5' -q -q 2>/dev/null || echo sat_shr_A_SIGNED_0_B_SIGNED_1_A_WIDTH_7_B_WIDTH_1_Y_WIDTH_5 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shr_A_SIGNED_1_B_SIGNED_0_A_WIDTH_7_B_WIDTH_1_Y_WIDTH_5.v; hierarchy -top sat_shr_A_SIGNED_1_B_SIGNED_0_A_WIDTH_7_B_WIDTH_1_Y_WIDTH_5; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shr_A_SIGNED_1_B_SIGNED_0_A_WIDTH_7_B_WIDTH_1_Y_WIDTH_5' -q -q 2>/dev/null || echo sat_shr_A_SIGNED_1_B_SIGNED_0_A_WIDTH_7_B_WIDTH_1_Y_WIDTH_5 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shr_A_SIGNED_1_B_SIGNED_1_A_WIDTH_7_B_WIDTH_1_Y_WIDTH_5.v; hierarchy -top sat_shr_A_SIGNED_1_B_SIGNED_1_A_WIDTH_7_B_WIDTH_1_Y_WIDTH_5; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shr_A_SIGNED_1_B_SIGNED_1_A_WIDTH_7_B_WIDTH_1_Y_WIDTH_5' -q -q 2>/dev/null || echo sat_shr_A_SIGNED_1_B_SIGNED_1_A_WIDTH_7_B_WIDTH_1_Y_WIDTH_5 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shr_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_2.v; hierarchy -top sat_shr_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shr_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_shr_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shr_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_2.v; hierarchy -top sat_shr_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shr_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_shr_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shr_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_2.v; hierarchy -top sat_shr_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shr_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_shr_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shr_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_2.v; hierarchy -top sat_shr_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shr_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_shr_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shr_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_5.v; hierarchy -top sat_shr_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_5; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shr_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_5' -q -q 2>/dev/null || echo sat_shr_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_5 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shr_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_5.v; hierarchy -top sat_shr_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_5; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shr_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_5' -q -q 2>/dev/null || echo sat_shr_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_5 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shr_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_5.v; hierarchy -top sat_shr_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_5; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shr_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_5' -q -q 2>/dev/null || echo sat_shr_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_5 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shr_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_5.v; hierarchy -top sat_shr_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_5; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shr_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_5' -q -q 2>/dev/null || echo sat_shr_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_5 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shr_A_SIGNED_0_B_SIGNED_0_A_WIDTH_9_B_WIDTH_5_Y_WIDTH_3.v; hierarchy -top sat_shr_A_SIGNED_0_B_SIGNED_0_A_WIDTH_9_B_WIDTH_5_Y_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shr_A_SIGNED_0_B_SIGNED_0_A_WIDTH_9_B_WIDTH_5_Y_WIDTH_3' -q -q 2>/dev/null || echo sat_shr_A_SIGNED_0_B_SIGNED_0_A_WIDTH_9_B_WIDTH_5_Y_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shr_A_SIGNED_0_B_SIGNED_1_A_WIDTH_9_B_WIDTH_5_Y_WIDTH_3.v; hierarchy -top sat_shr_A_SIGNED_0_B_SIGNED_1_A_WIDTH_9_B_WIDTH_5_Y_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shr_A_SIGNED_0_B_SIGNED_1_A_WIDTH_9_B_WIDTH_5_Y_WIDTH_3' -q -q 2>/dev/null || echo sat_shr_A_SIGNED_0_B_SIGNED_1_A_WIDTH_9_B_WIDTH_5_Y_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shr_A_SIGNED_1_B_SIGNED_0_A_WIDTH_9_B_WIDTH_5_Y_WIDTH_3.v; hierarchy -top sat_shr_A_SIGNED_1_B_SIGNED_0_A_WIDTH_9_B_WIDTH_5_Y_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shr_A_SIGNED_1_B_SIGNED_0_A_WIDTH_9_B_WIDTH_5_Y_WIDTH_3' -q -q 2>/dev/null || echo sat_shr_A_SIGNED_1_B_SIGNED_0_A_WIDTH_9_B_WIDTH_5_Y_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shr_A_SIGNED_1_B_SIGNED_1_A_WIDTH_9_B_WIDTH_5_Y_WIDTH_3.v; hierarchy -top sat_shr_A_SIGNED_1_B_SIGNED_1_A_WIDTH_9_B_WIDTH_5_Y_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shr_A_SIGNED_1_B_SIGNED_1_A_WIDTH_9_B_WIDTH_5_Y_WIDTH_3' -q -q 2>/dev/null || echo sat_shr_A_SIGNED_1_B_SIGNED_1_A_WIDTH_9_B_WIDTH_5_Y_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shr_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_10.v; hierarchy -top sat_shr_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_10; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shr_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_10' -q -q 2>/dev/null || echo sat_shr_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_10 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shr_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_10.v; hierarchy -top sat_shr_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_10; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shr_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_10' -q -q 2>/dev/null || echo sat_shr_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_10 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shr_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_10.v; hierarchy -top sat_shr_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_10; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shr_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_10' -q -q 2>/dev/null || echo sat_shr_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_10 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shr_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_10.v; hierarchy -top sat_shr_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_10; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shr_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_10' -q -q 2>/dev/null || echo sat_shr_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_10 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shr_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1.v; hierarchy -top sat_shr_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shr_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_shr_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shr_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1.v; hierarchy -top sat_shr_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shr_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_shr_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shr_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1.v; hierarchy -top sat_shr_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shr_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_shr_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shr_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1.v; hierarchy -top sat_shr_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shr_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_shr_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shr_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_2.v; hierarchy -top sat_shr_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shr_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_shr_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shr_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_2.v; hierarchy -top sat_shr_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shr_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_shr_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shr_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_2.v; hierarchy -top sat_shr_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shr_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_shr_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shr_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_2.v; hierarchy -top sat_shr_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shr_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_shr_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shr_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_5_Y_WIDTH_2.v; hierarchy -top sat_shr_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_5_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shr_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_5_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_shr_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_5_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shr_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_5_Y_WIDTH_2.v; hierarchy -top sat_shr_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_5_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shr_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_5_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_shr_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_5_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shr_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_5_Y_WIDTH_2.v; hierarchy -top sat_shr_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_5_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shr_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_5_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_shr_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_5_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shr_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_5_Y_WIDTH_2.v; hierarchy -top sat_shr_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_5_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shr_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_5_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_shr_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_5_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shr_A_SIGNED_0_B_SIGNED_0_A_WIDTH_1_B_WIDTH_5_Y_WIDTH_3.v; hierarchy -top sat_shr_A_SIGNED_0_B_SIGNED_0_A_WIDTH_1_B_WIDTH_5_Y_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shr_A_SIGNED_0_B_SIGNED_0_A_WIDTH_1_B_WIDTH_5_Y_WIDTH_3' -q -q 2>/dev/null || echo sat_shr_A_SIGNED_0_B_SIGNED_0_A_WIDTH_1_B_WIDTH_5_Y_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shr_A_SIGNED_0_B_SIGNED_1_A_WIDTH_1_B_WIDTH_5_Y_WIDTH_3.v; hierarchy -top sat_shr_A_SIGNED_0_B_SIGNED_1_A_WIDTH_1_B_WIDTH_5_Y_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shr_A_SIGNED_0_B_SIGNED_1_A_WIDTH_1_B_WIDTH_5_Y_WIDTH_3' -q -q 2>/dev/null || echo sat_shr_A_SIGNED_0_B_SIGNED_1_A_WIDTH_1_B_WIDTH_5_Y_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shr_A_SIGNED_1_B_SIGNED_0_A_WIDTH_1_B_WIDTH_5_Y_WIDTH_3.v; hierarchy -top sat_shr_A_SIGNED_1_B_SIGNED_0_A_WIDTH_1_B_WIDTH_5_Y_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shr_A_SIGNED_1_B_SIGNED_0_A_WIDTH_1_B_WIDTH_5_Y_WIDTH_3' -q -q 2>/dev/null || echo sat_shr_A_SIGNED_1_B_SIGNED_0_A_WIDTH_1_B_WIDTH_5_Y_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shr_A_SIGNED_1_B_SIGNED_1_A_WIDTH_1_B_WIDTH_5_Y_WIDTH_3.v; hierarchy -top sat_shr_A_SIGNED_1_B_SIGNED_1_A_WIDTH_1_B_WIDTH_5_Y_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shr_A_SIGNED_1_B_SIGNED_1_A_WIDTH_1_B_WIDTH_5_Y_WIDTH_3' -q -q 2>/dev/null || echo sat_shr_A_SIGNED_1_B_SIGNED_1_A_WIDTH_1_B_WIDTH_5_Y_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shr_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_8_Y_WIDTH_9.v; hierarchy -top sat_shr_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_8_Y_WIDTH_9; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shr_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_8_Y_WIDTH_9' -q -q 2>/dev/null || echo sat_shr_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_8_Y_WIDTH_9 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shr_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_8_Y_WIDTH_9.v; hierarchy -top sat_shr_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_8_Y_WIDTH_9; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shr_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_8_Y_WIDTH_9' -q -q 2>/dev/null || echo sat_shr_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_8_Y_WIDTH_9 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shr_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_8_Y_WIDTH_9.v; hierarchy -top sat_shr_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_8_Y_WIDTH_9; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shr_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_8_Y_WIDTH_9' -q -q 2>/dev/null || echo sat_shr_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_8_Y_WIDTH_9 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shr_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_8_Y_WIDTH_9.v; hierarchy -top sat_shr_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_8_Y_WIDTH_9; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shr_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_8_Y_WIDTH_9' -q -q 2>/dev/null || echo sat_shr_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_8_Y_WIDTH_9 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shr_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_7_Y_WIDTH_2.v; hierarchy -top sat_shr_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_7_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shr_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_7_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_shr_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_7_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shr_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_7_Y_WIDTH_2.v; hierarchy -top sat_shr_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_7_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shr_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_7_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_shr_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_7_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shr_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_7_Y_WIDTH_2.v; hierarchy -top sat_shr_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_7_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shr_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_7_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_shr_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_7_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shr_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_7_Y_WIDTH_2.v; hierarchy -top sat_shr_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_7_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shr_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_7_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_shr_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_7_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shr_A_SIGNED_0_B_SIGNED_0_A_WIDTH_10_B_WIDTH_2_Y_WIDTH_2.v; hierarchy -top sat_shr_A_SIGNED_0_B_SIGNED_0_A_WIDTH_10_B_WIDTH_2_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shr_A_SIGNED_0_B_SIGNED_0_A_WIDTH_10_B_WIDTH_2_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_shr_A_SIGNED_0_B_SIGNED_0_A_WIDTH_10_B_WIDTH_2_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shr_A_SIGNED_0_B_SIGNED_1_A_WIDTH_10_B_WIDTH_2_Y_WIDTH_2.v; hierarchy -top sat_shr_A_SIGNED_0_B_SIGNED_1_A_WIDTH_10_B_WIDTH_2_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shr_A_SIGNED_0_B_SIGNED_1_A_WIDTH_10_B_WIDTH_2_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_shr_A_SIGNED_0_B_SIGNED_1_A_WIDTH_10_B_WIDTH_2_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shr_A_SIGNED_1_B_SIGNED_0_A_WIDTH_10_B_WIDTH_2_Y_WIDTH_2.v; hierarchy -top sat_shr_A_SIGNED_1_B_SIGNED_0_A_WIDTH_10_B_WIDTH_2_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shr_A_SIGNED_1_B_SIGNED_0_A_WIDTH_10_B_WIDTH_2_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_shr_A_SIGNED_1_B_SIGNED_0_A_WIDTH_10_B_WIDTH_2_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shr_A_SIGNED_1_B_SIGNED_1_A_WIDTH_10_B_WIDTH_2_Y_WIDTH_2.v; hierarchy -top sat_shr_A_SIGNED_1_B_SIGNED_1_A_WIDTH_10_B_WIDTH_2_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shr_A_SIGNED_1_B_SIGNED_1_A_WIDTH_10_B_WIDTH_2_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_shr_A_SIGNED_1_B_SIGNED_1_A_WIDTH_10_B_WIDTH_2_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shr_A_SIGNED_0_B_SIGNED_0_A_WIDTH_1_B_WIDTH_6_Y_WIDTH_7.v; hierarchy -top sat_shr_A_SIGNED_0_B_SIGNED_0_A_WIDTH_1_B_WIDTH_6_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shr_A_SIGNED_0_B_SIGNED_0_A_WIDTH_1_B_WIDTH_6_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_shr_A_SIGNED_0_B_SIGNED_0_A_WIDTH_1_B_WIDTH_6_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shr_A_SIGNED_0_B_SIGNED_1_A_WIDTH_1_B_WIDTH_6_Y_WIDTH_7.v; hierarchy -top sat_shr_A_SIGNED_0_B_SIGNED_1_A_WIDTH_1_B_WIDTH_6_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shr_A_SIGNED_0_B_SIGNED_1_A_WIDTH_1_B_WIDTH_6_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_shr_A_SIGNED_0_B_SIGNED_1_A_WIDTH_1_B_WIDTH_6_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shr_A_SIGNED_1_B_SIGNED_0_A_WIDTH_1_B_WIDTH_6_Y_WIDTH_7.v; hierarchy -top sat_shr_A_SIGNED_1_B_SIGNED_0_A_WIDTH_1_B_WIDTH_6_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shr_A_SIGNED_1_B_SIGNED_0_A_WIDTH_1_B_WIDTH_6_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_shr_A_SIGNED_1_B_SIGNED_0_A_WIDTH_1_B_WIDTH_6_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shr_A_SIGNED_1_B_SIGNED_1_A_WIDTH_1_B_WIDTH_6_Y_WIDTH_7.v; hierarchy -top sat_shr_A_SIGNED_1_B_SIGNED_1_A_WIDTH_1_B_WIDTH_6_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shr_A_SIGNED_1_B_SIGNED_1_A_WIDTH_1_B_WIDTH_6_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_shr_A_SIGNED_1_B_SIGNED_1_A_WIDTH_1_B_WIDTH_6_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shr_A_SIGNED_0_B_SIGNED_0_A_WIDTH_8_B_WIDTH_10_Y_WIDTH_2.v; hierarchy -top sat_shr_A_SIGNED_0_B_SIGNED_0_A_WIDTH_8_B_WIDTH_10_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shr_A_SIGNED_0_B_SIGNED_0_A_WIDTH_8_B_WIDTH_10_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_shr_A_SIGNED_0_B_SIGNED_0_A_WIDTH_8_B_WIDTH_10_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shr_A_SIGNED_0_B_SIGNED_1_A_WIDTH_8_B_WIDTH_10_Y_WIDTH_2.v; hierarchy -top sat_shr_A_SIGNED_0_B_SIGNED_1_A_WIDTH_8_B_WIDTH_10_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shr_A_SIGNED_0_B_SIGNED_1_A_WIDTH_8_B_WIDTH_10_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_shr_A_SIGNED_0_B_SIGNED_1_A_WIDTH_8_B_WIDTH_10_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shr_A_SIGNED_1_B_SIGNED_0_A_WIDTH_8_B_WIDTH_10_Y_WIDTH_2.v; hierarchy -top sat_shr_A_SIGNED_1_B_SIGNED_0_A_WIDTH_8_B_WIDTH_10_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shr_A_SIGNED_1_B_SIGNED_0_A_WIDTH_8_B_WIDTH_10_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_shr_A_SIGNED_1_B_SIGNED_0_A_WIDTH_8_B_WIDTH_10_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shr_A_SIGNED_1_B_SIGNED_1_A_WIDTH_8_B_WIDTH_10_Y_WIDTH_2.v; hierarchy -top sat_shr_A_SIGNED_1_B_SIGNED_1_A_WIDTH_8_B_WIDTH_10_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shr_A_SIGNED_1_B_SIGNED_1_A_WIDTH_8_B_WIDTH_10_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_shr_A_SIGNED_1_B_SIGNED_1_A_WIDTH_8_B_WIDTH_10_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shr_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_9.v; hierarchy -top sat_shr_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_9; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shr_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_9' -q -q 2>/dev/null || echo sat_shr_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_9 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shr_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_9.v; hierarchy -top sat_shr_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_9; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shr_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_9' -q -q 2>/dev/null || echo sat_shr_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_9 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shr_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_9.v; hierarchy -top sat_shr_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_9; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shr_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_9' -q -q 2>/dev/null || echo sat_shr_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_9 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shr_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_9.v; hierarchy -top sat_shr_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_9; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shr_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_9' -q -q 2>/dev/null || echo sat_shr_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_9 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shr_A_SIGNED_0_B_SIGNED_0_A_WIDTH_8_B_WIDTH_2_Y_WIDTH_2.v; hierarchy -top sat_shr_A_SIGNED_0_B_SIGNED_0_A_WIDTH_8_B_WIDTH_2_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shr_A_SIGNED_0_B_SIGNED_0_A_WIDTH_8_B_WIDTH_2_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_shr_A_SIGNED_0_B_SIGNED_0_A_WIDTH_8_B_WIDTH_2_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shr_A_SIGNED_0_B_SIGNED_1_A_WIDTH_8_B_WIDTH_2_Y_WIDTH_2.v; hierarchy -top sat_shr_A_SIGNED_0_B_SIGNED_1_A_WIDTH_8_B_WIDTH_2_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shr_A_SIGNED_0_B_SIGNED_1_A_WIDTH_8_B_WIDTH_2_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_shr_A_SIGNED_0_B_SIGNED_1_A_WIDTH_8_B_WIDTH_2_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shr_A_SIGNED_1_B_SIGNED_0_A_WIDTH_8_B_WIDTH_2_Y_WIDTH_2.v; hierarchy -top sat_shr_A_SIGNED_1_B_SIGNED_0_A_WIDTH_8_B_WIDTH_2_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shr_A_SIGNED_1_B_SIGNED_0_A_WIDTH_8_B_WIDTH_2_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_shr_A_SIGNED_1_B_SIGNED_0_A_WIDTH_8_B_WIDTH_2_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shr_A_SIGNED_1_B_SIGNED_1_A_WIDTH_8_B_WIDTH_2_Y_WIDTH_2.v; hierarchy -top sat_shr_A_SIGNED_1_B_SIGNED_1_A_WIDTH_8_B_WIDTH_2_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shr_A_SIGNED_1_B_SIGNED_1_A_WIDTH_8_B_WIDTH_2_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_shr_A_SIGNED_1_B_SIGNED_1_A_WIDTH_8_B_WIDTH_2_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shr_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_6.v; hierarchy -top sat_shr_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shr_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_shr_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shr_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_6.v; hierarchy -top sat_shr_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shr_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_shr_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shr_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_6.v; hierarchy -top sat_shr_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shr_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_shr_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shr_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_6.v; hierarchy -top sat_shr_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shr_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_shr_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shr_A_SIGNED_0_B_SIGNED_0_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_1.v; hierarchy -top sat_shr_A_SIGNED_0_B_SIGNED_0_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shr_A_SIGNED_0_B_SIGNED_0_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_shr_A_SIGNED_0_B_SIGNED_0_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shr_A_SIGNED_0_B_SIGNED_1_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_1.v; hierarchy -top sat_shr_A_SIGNED_0_B_SIGNED_1_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shr_A_SIGNED_0_B_SIGNED_1_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_shr_A_SIGNED_0_B_SIGNED_1_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shr_A_SIGNED_1_B_SIGNED_0_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_1.v; hierarchy -top sat_shr_A_SIGNED_1_B_SIGNED_0_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shr_A_SIGNED_1_B_SIGNED_0_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_shr_A_SIGNED_1_B_SIGNED_0_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shr_A_SIGNED_1_B_SIGNED_1_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_1.v; hierarchy -top sat_shr_A_SIGNED_1_B_SIGNED_1_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shr_A_SIGNED_1_B_SIGNED_1_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_shr_A_SIGNED_1_B_SIGNED_1_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shr_A_SIGNED_0_B_SIGNED_0_A_WIDTH_10_B_WIDTH_6_Y_WIDTH_8.v; hierarchy -top sat_shr_A_SIGNED_0_B_SIGNED_0_A_WIDTH_10_B_WIDTH_6_Y_WIDTH_8; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shr_A_SIGNED_0_B_SIGNED_0_A_WIDTH_10_B_WIDTH_6_Y_WIDTH_8' -q -q 2>/dev/null || echo sat_shr_A_SIGNED_0_B_SIGNED_0_A_WIDTH_10_B_WIDTH_6_Y_WIDTH_8 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shr_A_SIGNED_0_B_SIGNED_1_A_WIDTH_10_B_WIDTH_6_Y_WIDTH_8.v; hierarchy -top sat_shr_A_SIGNED_0_B_SIGNED_1_A_WIDTH_10_B_WIDTH_6_Y_WIDTH_8; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shr_A_SIGNED_0_B_SIGNED_1_A_WIDTH_10_B_WIDTH_6_Y_WIDTH_8' -q -q 2>/dev/null || echo sat_shr_A_SIGNED_0_B_SIGNED_1_A_WIDTH_10_B_WIDTH_6_Y_WIDTH_8 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shr_A_SIGNED_1_B_SIGNED_0_A_WIDTH_10_B_WIDTH_6_Y_WIDTH_8.v; hierarchy -top sat_shr_A_SIGNED_1_B_SIGNED_0_A_WIDTH_10_B_WIDTH_6_Y_WIDTH_8; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shr_A_SIGNED_1_B_SIGNED_0_A_WIDTH_10_B_WIDTH_6_Y_WIDTH_8' -q -q 2>/dev/null || echo sat_shr_A_SIGNED_1_B_SIGNED_0_A_WIDTH_10_B_WIDTH_6_Y_WIDTH_8 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shr_A_SIGNED_1_B_SIGNED_1_A_WIDTH_10_B_WIDTH_6_Y_WIDTH_8.v; hierarchy -top sat_shr_A_SIGNED_1_B_SIGNED_1_A_WIDTH_10_B_WIDTH_6_Y_WIDTH_8; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shr_A_SIGNED_1_B_SIGNED_1_A_WIDTH_10_B_WIDTH_6_Y_WIDTH_8' -q -q 2>/dev/null || echo sat_shr_A_SIGNED_1_B_SIGNED_1_A_WIDTH_10_B_WIDTH_6_Y_WIDTH_8 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shr_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_3.v; hierarchy -top sat_shr_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shr_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_3' -q -q 2>/dev/null || echo sat_shr_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shr_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_3.v; hierarchy -top sat_shr_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shr_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_3' -q -q 2>/dev/null || echo sat_shr_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shr_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_3.v; hierarchy -top sat_shr_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shr_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_3' -q -q 2>/dev/null || echo sat_shr_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shr_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_3.v; hierarchy -top sat_shr_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shr_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_3' -q -q 2>/dev/null || echo sat_shr_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shr_A_SIGNED_0_B_SIGNED_0_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_5.v; hierarchy -top sat_shr_A_SIGNED_0_B_SIGNED_0_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_5; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shr_A_SIGNED_0_B_SIGNED_0_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_5' -q -q 2>/dev/null || echo sat_shr_A_SIGNED_0_B_SIGNED_0_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_5 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shr_A_SIGNED_0_B_SIGNED_1_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_5.v; hierarchy -top sat_shr_A_SIGNED_0_B_SIGNED_1_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_5; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shr_A_SIGNED_0_B_SIGNED_1_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_5' -q -q 2>/dev/null || echo sat_shr_A_SIGNED_0_B_SIGNED_1_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_5 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shr_A_SIGNED_1_B_SIGNED_0_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_5.v; hierarchy -top sat_shr_A_SIGNED_1_B_SIGNED_0_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_5; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shr_A_SIGNED_1_B_SIGNED_0_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_5' -q -q 2>/dev/null || echo sat_shr_A_SIGNED_1_B_SIGNED_0_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_5 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shr_A_SIGNED_1_B_SIGNED_1_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_5.v; hierarchy -top sat_shr_A_SIGNED_1_B_SIGNED_1_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_5; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shr_A_SIGNED_1_B_SIGNED_1_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_5' -q -q 2>/dev/null || echo sat_shr_A_SIGNED_1_B_SIGNED_1_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_5 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shr_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_7_Y_WIDTH_7.v; hierarchy -top sat_shr_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_7_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shr_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_7_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_shr_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_7_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shr_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_7_Y_WIDTH_7.v; hierarchy -top sat_shr_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_7_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shr_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_7_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_shr_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_7_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shr_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_7_Y_WIDTH_7.v; hierarchy -top sat_shr_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_7_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shr_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_7_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_shr_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_7_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shr_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_7_Y_WIDTH_7.v; hierarchy -top sat_shr_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_7_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shr_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_7_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_shr_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_7_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shr_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_1_Y_WIDTH_1.v; hierarchy -top sat_shr_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_1_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shr_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_1_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_shr_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_1_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shr_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_1_Y_WIDTH_1.v; hierarchy -top sat_shr_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_1_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shr_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_1_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_shr_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_1_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shr_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_1_Y_WIDTH_1.v; hierarchy -top sat_shr_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_1_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shr_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_1_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_shr_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_1_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shr_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_1_Y_WIDTH_1.v; hierarchy -top sat_shr_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_1_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shr_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_1_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_shr_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_1_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shr_A_SIGNED_0_B_SIGNED_0_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_7.v; hierarchy -top sat_shr_A_SIGNED_0_B_SIGNED_0_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shr_A_SIGNED_0_B_SIGNED_0_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_shr_A_SIGNED_0_B_SIGNED_0_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shr_A_SIGNED_0_B_SIGNED_1_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_7.v; hierarchy -top sat_shr_A_SIGNED_0_B_SIGNED_1_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shr_A_SIGNED_0_B_SIGNED_1_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_shr_A_SIGNED_0_B_SIGNED_1_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shr_A_SIGNED_1_B_SIGNED_0_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_7.v; hierarchy -top sat_shr_A_SIGNED_1_B_SIGNED_0_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shr_A_SIGNED_1_B_SIGNED_0_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_shr_A_SIGNED_1_B_SIGNED_0_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shr_A_SIGNED_1_B_SIGNED_1_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_7.v; hierarchy -top sat_shr_A_SIGNED_1_B_SIGNED_1_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shr_A_SIGNED_1_B_SIGNED_1_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_shr_A_SIGNED_1_B_SIGNED_1_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shr_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_7.v; hierarchy -top sat_shr_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shr_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_shr_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shr_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_7.v; hierarchy -top sat_shr_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shr_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_shr_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shr_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_7.v; hierarchy -top sat_shr_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shr_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_shr_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shr_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_7.v; hierarchy -top sat_shr_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shr_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_shr_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shr_A_SIGNED_0_B_SIGNED_0_A_WIDTH_8_B_WIDTH_9_Y_WIDTH_8.v; hierarchy -top sat_shr_A_SIGNED_0_B_SIGNED_0_A_WIDTH_8_B_WIDTH_9_Y_WIDTH_8; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shr_A_SIGNED_0_B_SIGNED_0_A_WIDTH_8_B_WIDTH_9_Y_WIDTH_8' -q -q 2>/dev/null || echo sat_shr_A_SIGNED_0_B_SIGNED_0_A_WIDTH_8_B_WIDTH_9_Y_WIDTH_8 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shr_A_SIGNED_0_B_SIGNED_1_A_WIDTH_8_B_WIDTH_9_Y_WIDTH_8.v; hierarchy -top sat_shr_A_SIGNED_0_B_SIGNED_1_A_WIDTH_8_B_WIDTH_9_Y_WIDTH_8; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shr_A_SIGNED_0_B_SIGNED_1_A_WIDTH_8_B_WIDTH_9_Y_WIDTH_8' -q -q 2>/dev/null || echo sat_shr_A_SIGNED_0_B_SIGNED_1_A_WIDTH_8_B_WIDTH_9_Y_WIDTH_8 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shr_A_SIGNED_1_B_SIGNED_0_A_WIDTH_8_B_WIDTH_9_Y_WIDTH_8.v; hierarchy -top sat_shr_A_SIGNED_1_B_SIGNED_0_A_WIDTH_8_B_WIDTH_9_Y_WIDTH_8; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shr_A_SIGNED_1_B_SIGNED_0_A_WIDTH_8_B_WIDTH_9_Y_WIDTH_8' -q -q 2>/dev/null || echo sat_shr_A_SIGNED_1_B_SIGNED_0_A_WIDTH_8_B_WIDTH_9_Y_WIDTH_8 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shr_A_SIGNED_1_B_SIGNED_1_A_WIDTH_8_B_WIDTH_9_Y_WIDTH_8.v; hierarchy -top sat_shr_A_SIGNED_1_B_SIGNED_1_A_WIDTH_8_B_WIDTH_9_Y_WIDTH_8; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shr_A_SIGNED_1_B_SIGNED_1_A_WIDTH_8_B_WIDTH_9_Y_WIDTH_8' -q -q 2>/dev/null || echo sat_shr_A_SIGNED_1_B_SIGNED_1_A_WIDTH_8_B_WIDTH_9_Y_WIDTH_8 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shr_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_5_Y_WIDTH_7.v; hierarchy -top sat_shr_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_5_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shr_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_5_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_shr_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_5_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shr_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_5_Y_WIDTH_7.v; hierarchy -top sat_shr_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_5_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shr_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_5_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_shr_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_5_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shr_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_5_Y_WIDTH_7.v; hierarchy -top sat_shr_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_5_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shr_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_5_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_shr_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_5_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shr_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_5_Y_WIDTH_7.v; hierarchy -top sat_shr_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_5_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shr_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_5_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_shr_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_5_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shr_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_4.v; hierarchy -top sat_shr_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shr_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_shr_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shr_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_4.v; hierarchy -top sat_shr_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shr_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_shr_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shr_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_4.v; hierarchy -top sat_shr_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shr_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_shr_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shr_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_4.v; hierarchy -top sat_shr_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shr_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_shr_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shr_A_SIGNED_0_B_SIGNED_0_A_WIDTH_9_B_WIDTH_4_Y_WIDTH_7.v; hierarchy -top sat_shr_A_SIGNED_0_B_SIGNED_0_A_WIDTH_9_B_WIDTH_4_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shr_A_SIGNED_0_B_SIGNED_0_A_WIDTH_9_B_WIDTH_4_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_shr_A_SIGNED_0_B_SIGNED_0_A_WIDTH_9_B_WIDTH_4_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shr_A_SIGNED_0_B_SIGNED_1_A_WIDTH_9_B_WIDTH_4_Y_WIDTH_7.v; hierarchy -top sat_shr_A_SIGNED_0_B_SIGNED_1_A_WIDTH_9_B_WIDTH_4_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shr_A_SIGNED_0_B_SIGNED_1_A_WIDTH_9_B_WIDTH_4_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_shr_A_SIGNED_0_B_SIGNED_1_A_WIDTH_9_B_WIDTH_4_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shr_A_SIGNED_1_B_SIGNED_0_A_WIDTH_9_B_WIDTH_4_Y_WIDTH_7.v; hierarchy -top sat_shr_A_SIGNED_1_B_SIGNED_0_A_WIDTH_9_B_WIDTH_4_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shr_A_SIGNED_1_B_SIGNED_0_A_WIDTH_9_B_WIDTH_4_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_shr_A_SIGNED_1_B_SIGNED_0_A_WIDTH_9_B_WIDTH_4_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shr_A_SIGNED_1_B_SIGNED_1_A_WIDTH_9_B_WIDTH_4_Y_WIDTH_7.v; hierarchy -top sat_shr_A_SIGNED_1_B_SIGNED_1_A_WIDTH_9_B_WIDTH_4_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shr_A_SIGNED_1_B_SIGNED_1_A_WIDTH_9_B_WIDTH_4_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_shr_A_SIGNED_1_B_SIGNED_1_A_WIDTH_9_B_WIDTH_4_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shr_A_SIGNED_0_B_SIGNED_0_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_9.v; hierarchy -top sat_shr_A_SIGNED_0_B_SIGNED_0_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_9; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shr_A_SIGNED_0_B_SIGNED_0_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_9' -q -q 2>/dev/null || echo sat_shr_A_SIGNED_0_B_SIGNED_0_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_9 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shr_A_SIGNED_0_B_SIGNED_1_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_9.v; hierarchy -top sat_shr_A_SIGNED_0_B_SIGNED_1_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_9; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shr_A_SIGNED_0_B_SIGNED_1_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_9' -q -q 2>/dev/null || echo sat_shr_A_SIGNED_0_B_SIGNED_1_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_9 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shr_A_SIGNED_1_B_SIGNED_0_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_9.v; hierarchy -top sat_shr_A_SIGNED_1_B_SIGNED_0_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_9; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shr_A_SIGNED_1_B_SIGNED_0_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_9' -q -q 2>/dev/null || echo sat_shr_A_SIGNED_1_B_SIGNED_0_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_9 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shr_A_SIGNED_1_B_SIGNED_1_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_9.v; hierarchy -top sat_shr_A_SIGNED_1_B_SIGNED_1_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_9; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shr_A_SIGNED_1_B_SIGNED_1_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_9' -q -q 2>/dev/null || echo sat_shr_A_SIGNED_1_B_SIGNED_1_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_9 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shr_A_SIGNED_0_B_SIGNED_0_A_WIDTH_4_B_WIDTH_8_Y_WIDTH_10.v; hierarchy -top sat_shr_A_SIGNED_0_B_SIGNED_0_A_WIDTH_4_B_WIDTH_8_Y_WIDTH_10; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shr_A_SIGNED_0_B_SIGNED_0_A_WIDTH_4_B_WIDTH_8_Y_WIDTH_10' -q -q 2>/dev/null || echo sat_shr_A_SIGNED_0_B_SIGNED_0_A_WIDTH_4_B_WIDTH_8_Y_WIDTH_10 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shr_A_SIGNED_0_B_SIGNED_1_A_WIDTH_4_B_WIDTH_8_Y_WIDTH_10.v; hierarchy -top sat_shr_A_SIGNED_0_B_SIGNED_1_A_WIDTH_4_B_WIDTH_8_Y_WIDTH_10; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shr_A_SIGNED_0_B_SIGNED_1_A_WIDTH_4_B_WIDTH_8_Y_WIDTH_10' -q -q 2>/dev/null || echo sat_shr_A_SIGNED_0_B_SIGNED_1_A_WIDTH_4_B_WIDTH_8_Y_WIDTH_10 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shr_A_SIGNED_1_B_SIGNED_0_A_WIDTH_4_B_WIDTH_8_Y_WIDTH_10.v; hierarchy -top sat_shr_A_SIGNED_1_B_SIGNED_0_A_WIDTH_4_B_WIDTH_8_Y_WIDTH_10; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shr_A_SIGNED_1_B_SIGNED_0_A_WIDTH_4_B_WIDTH_8_Y_WIDTH_10' -q -q 2>/dev/null || echo sat_shr_A_SIGNED_1_B_SIGNED_0_A_WIDTH_4_B_WIDTH_8_Y_WIDTH_10 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shr_A_SIGNED_1_B_SIGNED_1_A_WIDTH_4_B_WIDTH_8_Y_WIDTH_10.v; hierarchy -top sat_shr_A_SIGNED_1_B_SIGNED_1_A_WIDTH_4_B_WIDTH_8_Y_WIDTH_10; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shr_A_SIGNED_1_B_SIGNED_1_A_WIDTH_4_B_WIDTH_8_Y_WIDTH_10' -q -q 2>/dev/null || echo sat_shr_A_SIGNED_1_B_SIGNED_1_A_WIDTH_4_B_WIDTH_8_Y_WIDTH_10 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sshl_A_SIGNED_0_B_SIGNED_0_A_WIDTH_1_B_WIDTH_1_Y_WIDTH_1.v; hierarchy -top sat_sshl_A_SIGNED_0_B_SIGNED_0_A_WIDTH_1_B_WIDTH_1_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sshl_A_SIGNED_0_B_SIGNED_0_A_WIDTH_1_B_WIDTH_1_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_sshl_A_SIGNED_0_B_SIGNED_0_A_WIDTH_1_B_WIDTH_1_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sshl_A_SIGNED_0_B_SIGNED_1_A_WIDTH_1_B_WIDTH_1_Y_WIDTH_1.v; hierarchy -top sat_sshl_A_SIGNED_0_B_SIGNED_1_A_WIDTH_1_B_WIDTH_1_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sshl_A_SIGNED_0_B_SIGNED_1_A_WIDTH_1_B_WIDTH_1_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_sshl_A_SIGNED_0_B_SIGNED_1_A_WIDTH_1_B_WIDTH_1_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sshl_A_SIGNED_1_B_SIGNED_0_A_WIDTH_1_B_WIDTH_1_Y_WIDTH_1.v; hierarchy -top sat_sshl_A_SIGNED_1_B_SIGNED_0_A_WIDTH_1_B_WIDTH_1_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sshl_A_SIGNED_1_B_SIGNED_0_A_WIDTH_1_B_WIDTH_1_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_sshl_A_SIGNED_1_B_SIGNED_0_A_WIDTH_1_B_WIDTH_1_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sshl_A_SIGNED_1_B_SIGNED_1_A_WIDTH_1_B_WIDTH_1_Y_WIDTH_1.v; hierarchy -top sat_sshl_A_SIGNED_1_B_SIGNED_1_A_WIDTH_1_B_WIDTH_1_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sshl_A_SIGNED_1_B_SIGNED_1_A_WIDTH_1_B_WIDTH_1_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_sshl_A_SIGNED_1_B_SIGNED_1_A_WIDTH_1_B_WIDTH_1_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sshl_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_4_Y_WIDTH_6.v; hierarchy -top sat_sshl_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_4_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sshl_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_4_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_sshl_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_4_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sshl_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_4_Y_WIDTH_6.v; hierarchy -top sat_sshl_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_4_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sshl_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_4_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_sshl_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_4_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sshl_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_4_Y_WIDTH_6.v; hierarchy -top sat_sshl_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_4_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sshl_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_4_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_sshl_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_4_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sshl_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_4_Y_WIDTH_6.v; hierarchy -top sat_sshl_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_4_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sshl_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_4_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_sshl_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_4_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sshl_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4.v; hierarchy -top sat_sshl_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sshl_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_sshl_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sshl_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4.v; hierarchy -top sat_sshl_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sshl_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_sshl_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sshl_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4.v; hierarchy -top sat_sshl_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sshl_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_sshl_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sshl_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4.v; hierarchy -top sat_sshl_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sshl_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_sshl_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sshl_A_SIGNED_0_B_SIGNED_0_A_WIDTH_4_B_WIDTH_3_Y_WIDTH_6.v; hierarchy -top sat_sshl_A_SIGNED_0_B_SIGNED_0_A_WIDTH_4_B_WIDTH_3_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sshl_A_SIGNED_0_B_SIGNED_0_A_WIDTH_4_B_WIDTH_3_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_sshl_A_SIGNED_0_B_SIGNED_0_A_WIDTH_4_B_WIDTH_3_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sshl_A_SIGNED_0_B_SIGNED_1_A_WIDTH_4_B_WIDTH_3_Y_WIDTH_6.v; hierarchy -top sat_sshl_A_SIGNED_0_B_SIGNED_1_A_WIDTH_4_B_WIDTH_3_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sshl_A_SIGNED_0_B_SIGNED_1_A_WIDTH_4_B_WIDTH_3_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_sshl_A_SIGNED_0_B_SIGNED_1_A_WIDTH_4_B_WIDTH_3_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sshl_A_SIGNED_1_B_SIGNED_0_A_WIDTH_4_B_WIDTH_3_Y_WIDTH_6.v; hierarchy -top sat_sshl_A_SIGNED_1_B_SIGNED_0_A_WIDTH_4_B_WIDTH_3_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sshl_A_SIGNED_1_B_SIGNED_0_A_WIDTH_4_B_WIDTH_3_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_sshl_A_SIGNED_1_B_SIGNED_0_A_WIDTH_4_B_WIDTH_3_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sshl_A_SIGNED_1_B_SIGNED_1_A_WIDTH_4_B_WIDTH_3_Y_WIDTH_6.v; hierarchy -top sat_sshl_A_SIGNED_1_B_SIGNED_1_A_WIDTH_4_B_WIDTH_3_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sshl_A_SIGNED_1_B_SIGNED_1_A_WIDTH_4_B_WIDTH_3_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_sshl_A_SIGNED_1_B_SIGNED_1_A_WIDTH_4_B_WIDTH_3_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sshl_A_SIGNED_0_B_SIGNED_0_A_WIDTH_4_B_WIDTH_6_Y_WIDTH_3.v; hierarchy -top sat_sshl_A_SIGNED_0_B_SIGNED_0_A_WIDTH_4_B_WIDTH_6_Y_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sshl_A_SIGNED_0_B_SIGNED_0_A_WIDTH_4_B_WIDTH_6_Y_WIDTH_3' -q -q 2>/dev/null || echo sat_sshl_A_SIGNED_0_B_SIGNED_0_A_WIDTH_4_B_WIDTH_6_Y_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sshl_A_SIGNED_0_B_SIGNED_1_A_WIDTH_4_B_WIDTH_6_Y_WIDTH_3.v; hierarchy -top sat_sshl_A_SIGNED_0_B_SIGNED_1_A_WIDTH_4_B_WIDTH_6_Y_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sshl_A_SIGNED_0_B_SIGNED_1_A_WIDTH_4_B_WIDTH_6_Y_WIDTH_3' -q -q 2>/dev/null || echo sat_sshl_A_SIGNED_0_B_SIGNED_1_A_WIDTH_4_B_WIDTH_6_Y_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sshl_A_SIGNED_1_B_SIGNED_0_A_WIDTH_4_B_WIDTH_6_Y_WIDTH_3.v; hierarchy -top sat_sshl_A_SIGNED_1_B_SIGNED_0_A_WIDTH_4_B_WIDTH_6_Y_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sshl_A_SIGNED_1_B_SIGNED_0_A_WIDTH_4_B_WIDTH_6_Y_WIDTH_3' -q -q 2>/dev/null || echo sat_sshl_A_SIGNED_1_B_SIGNED_0_A_WIDTH_4_B_WIDTH_6_Y_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sshl_A_SIGNED_1_B_SIGNED_1_A_WIDTH_4_B_WIDTH_6_Y_WIDTH_3.v; hierarchy -top sat_sshl_A_SIGNED_1_B_SIGNED_1_A_WIDTH_4_B_WIDTH_6_Y_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sshl_A_SIGNED_1_B_SIGNED_1_A_WIDTH_4_B_WIDTH_6_Y_WIDTH_3' -q -q 2>/dev/null || echo sat_sshl_A_SIGNED_1_B_SIGNED_1_A_WIDTH_4_B_WIDTH_6_Y_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sshl_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_4.v; hierarchy -top sat_sshl_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sshl_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_sshl_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sshl_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_4.v; hierarchy -top sat_sshl_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sshl_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_sshl_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sshl_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_4.v; hierarchy -top sat_sshl_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sshl_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_sshl_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sshl_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_4.v; hierarchy -top sat_sshl_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sshl_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_sshl_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sshl_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_3.v; hierarchy -top sat_sshl_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sshl_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_3' -q -q 2>/dev/null || echo sat_sshl_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sshl_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_3.v; hierarchy -top sat_sshl_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sshl_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_3' -q -q 2>/dev/null || echo sat_sshl_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sshl_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_3.v; hierarchy -top sat_sshl_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sshl_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_3' -q -q 2>/dev/null || echo sat_sshl_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sshl_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_3.v; hierarchy -top sat_sshl_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sshl_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_3' -q -q 2>/dev/null || echo sat_sshl_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sshl_A_SIGNED_0_B_SIGNED_0_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_1.v; hierarchy -top sat_sshl_A_SIGNED_0_B_SIGNED_0_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sshl_A_SIGNED_0_B_SIGNED_0_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_sshl_A_SIGNED_0_B_SIGNED_0_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sshl_A_SIGNED_0_B_SIGNED_1_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_1.v; hierarchy -top sat_sshl_A_SIGNED_0_B_SIGNED_1_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sshl_A_SIGNED_0_B_SIGNED_1_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_sshl_A_SIGNED_0_B_SIGNED_1_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sshl_A_SIGNED_1_B_SIGNED_0_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_1.v; hierarchy -top sat_sshl_A_SIGNED_1_B_SIGNED_0_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sshl_A_SIGNED_1_B_SIGNED_0_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_sshl_A_SIGNED_1_B_SIGNED_0_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sshl_A_SIGNED_1_B_SIGNED_1_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_1.v; hierarchy -top sat_sshl_A_SIGNED_1_B_SIGNED_1_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sshl_A_SIGNED_1_B_SIGNED_1_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_sshl_A_SIGNED_1_B_SIGNED_1_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sshl_A_SIGNED_0_B_SIGNED_0_A_WIDTH_8_B_WIDTH_6_Y_WIDTH_1.v; hierarchy -top sat_sshl_A_SIGNED_0_B_SIGNED_0_A_WIDTH_8_B_WIDTH_6_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sshl_A_SIGNED_0_B_SIGNED_0_A_WIDTH_8_B_WIDTH_6_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_sshl_A_SIGNED_0_B_SIGNED_0_A_WIDTH_8_B_WIDTH_6_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sshl_A_SIGNED_0_B_SIGNED_1_A_WIDTH_8_B_WIDTH_6_Y_WIDTH_1.v; hierarchy -top sat_sshl_A_SIGNED_0_B_SIGNED_1_A_WIDTH_8_B_WIDTH_6_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sshl_A_SIGNED_0_B_SIGNED_1_A_WIDTH_8_B_WIDTH_6_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_sshl_A_SIGNED_0_B_SIGNED_1_A_WIDTH_8_B_WIDTH_6_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sshl_A_SIGNED_1_B_SIGNED_0_A_WIDTH_8_B_WIDTH_6_Y_WIDTH_1.v; hierarchy -top sat_sshl_A_SIGNED_1_B_SIGNED_0_A_WIDTH_8_B_WIDTH_6_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sshl_A_SIGNED_1_B_SIGNED_0_A_WIDTH_8_B_WIDTH_6_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_sshl_A_SIGNED_1_B_SIGNED_0_A_WIDTH_8_B_WIDTH_6_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sshl_A_SIGNED_1_B_SIGNED_1_A_WIDTH_8_B_WIDTH_6_Y_WIDTH_1.v; hierarchy -top sat_sshl_A_SIGNED_1_B_SIGNED_1_A_WIDTH_8_B_WIDTH_6_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sshl_A_SIGNED_1_B_SIGNED_1_A_WIDTH_8_B_WIDTH_6_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_sshl_A_SIGNED_1_B_SIGNED_1_A_WIDTH_8_B_WIDTH_6_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sshl_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1.v; hierarchy -top sat_sshl_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sshl_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_sshl_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sshl_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1.v; hierarchy -top sat_sshl_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sshl_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_sshl_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sshl_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1.v; hierarchy -top sat_sshl_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sshl_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_sshl_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sshl_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1.v; hierarchy -top sat_sshl_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sshl_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_sshl_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sshl_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_4_Y_WIDTH_6.v; hierarchy -top sat_sshl_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_4_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sshl_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_4_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_sshl_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_4_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sshl_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_4_Y_WIDTH_6.v; hierarchy -top sat_sshl_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_4_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sshl_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_4_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_sshl_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_4_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sshl_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_4_Y_WIDTH_6.v; hierarchy -top sat_sshl_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_4_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sshl_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_4_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_sshl_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_4_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sshl_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_4_Y_WIDTH_6.v; hierarchy -top sat_sshl_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_4_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sshl_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_4_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_sshl_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_4_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sshl_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_4.v; hierarchy -top sat_sshl_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sshl_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_sshl_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sshl_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_4.v; hierarchy -top sat_sshl_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sshl_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_sshl_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sshl_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_4.v; hierarchy -top sat_sshl_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sshl_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_sshl_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sshl_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_4.v; hierarchy -top sat_sshl_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sshl_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_sshl_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sshl_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_8_Y_WIDTH_4.v; hierarchy -top sat_sshl_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_8_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sshl_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_8_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_sshl_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_8_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sshl_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_8_Y_WIDTH_4.v; hierarchy -top sat_sshl_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_8_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sshl_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_8_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_sshl_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_8_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sshl_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_8_Y_WIDTH_4.v; hierarchy -top sat_sshl_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_8_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sshl_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_8_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_sshl_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_8_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sshl_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_8_Y_WIDTH_4.v; hierarchy -top sat_sshl_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_8_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sshl_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_8_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_sshl_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_8_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sshl_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_7.v; hierarchy -top sat_sshl_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sshl_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_sshl_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sshl_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_7.v; hierarchy -top sat_sshl_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sshl_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_sshl_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sshl_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_7.v; hierarchy -top sat_sshl_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sshl_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_sshl_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sshl_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_7.v; hierarchy -top sat_sshl_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sshl_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_sshl_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sshl_A_SIGNED_0_B_SIGNED_0_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_6.v; hierarchy -top sat_sshl_A_SIGNED_0_B_SIGNED_0_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sshl_A_SIGNED_0_B_SIGNED_0_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_sshl_A_SIGNED_0_B_SIGNED_0_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sshl_A_SIGNED_0_B_SIGNED_1_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_6.v; hierarchy -top sat_sshl_A_SIGNED_0_B_SIGNED_1_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sshl_A_SIGNED_0_B_SIGNED_1_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_sshl_A_SIGNED_0_B_SIGNED_1_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sshl_A_SIGNED_1_B_SIGNED_0_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_6.v; hierarchy -top sat_sshl_A_SIGNED_1_B_SIGNED_0_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sshl_A_SIGNED_1_B_SIGNED_0_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_sshl_A_SIGNED_1_B_SIGNED_0_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sshl_A_SIGNED_1_B_SIGNED_1_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_6.v; hierarchy -top sat_sshl_A_SIGNED_1_B_SIGNED_1_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sshl_A_SIGNED_1_B_SIGNED_1_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_sshl_A_SIGNED_1_B_SIGNED_1_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sshl_A_SIGNED_0_B_SIGNED_0_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_2.v; hierarchy -top sat_sshl_A_SIGNED_0_B_SIGNED_0_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sshl_A_SIGNED_0_B_SIGNED_0_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_sshl_A_SIGNED_0_B_SIGNED_0_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sshl_A_SIGNED_0_B_SIGNED_1_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_2.v; hierarchy -top sat_sshl_A_SIGNED_0_B_SIGNED_1_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sshl_A_SIGNED_0_B_SIGNED_1_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_sshl_A_SIGNED_0_B_SIGNED_1_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sshl_A_SIGNED_1_B_SIGNED_0_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_2.v; hierarchy -top sat_sshl_A_SIGNED_1_B_SIGNED_0_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sshl_A_SIGNED_1_B_SIGNED_0_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_sshl_A_SIGNED_1_B_SIGNED_0_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sshl_A_SIGNED_1_B_SIGNED_1_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_2.v; hierarchy -top sat_sshl_A_SIGNED_1_B_SIGNED_1_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sshl_A_SIGNED_1_B_SIGNED_1_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_sshl_A_SIGNED_1_B_SIGNED_1_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sshl_A_SIGNED_0_B_SIGNED_0_A_WIDTH_9_B_WIDTH_8_Y_WIDTH_2.v; hierarchy -top sat_sshl_A_SIGNED_0_B_SIGNED_0_A_WIDTH_9_B_WIDTH_8_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sshl_A_SIGNED_0_B_SIGNED_0_A_WIDTH_9_B_WIDTH_8_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_sshl_A_SIGNED_0_B_SIGNED_0_A_WIDTH_9_B_WIDTH_8_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sshl_A_SIGNED_0_B_SIGNED_1_A_WIDTH_9_B_WIDTH_8_Y_WIDTH_2.v; hierarchy -top sat_sshl_A_SIGNED_0_B_SIGNED_1_A_WIDTH_9_B_WIDTH_8_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sshl_A_SIGNED_0_B_SIGNED_1_A_WIDTH_9_B_WIDTH_8_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_sshl_A_SIGNED_0_B_SIGNED_1_A_WIDTH_9_B_WIDTH_8_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sshl_A_SIGNED_1_B_SIGNED_0_A_WIDTH_9_B_WIDTH_8_Y_WIDTH_2.v; hierarchy -top sat_sshl_A_SIGNED_1_B_SIGNED_0_A_WIDTH_9_B_WIDTH_8_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sshl_A_SIGNED_1_B_SIGNED_0_A_WIDTH_9_B_WIDTH_8_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_sshl_A_SIGNED_1_B_SIGNED_0_A_WIDTH_9_B_WIDTH_8_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sshl_A_SIGNED_1_B_SIGNED_1_A_WIDTH_9_B_WIDTH_8_Y_WIDTH_2.v; hierarchy -top sat_sshl_A_SIGNED_1_B_SIGNED_1_A_WIDTH_9_B_WIDTH_8_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sshl_A_SIGNED_1_B_SIGNED_1_A_WIDTH_9_B_WIDTH_8_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_sshl_A_SIGNED_1_B_SIGNED_1_A_WIDTH_9_B_WIDTH_8_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sshl_A_SIGNED_0_B_SIGNED_0_A_WIDTH_10_B_WIDTH_1_Y_WIDTH_8.v; hierarchy -top sat_sshl_A_SIGNED_0_B_SIGNED_0_A_WIDTH_10_B_WIDTH_1_Y_WIDTH_8; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sshl_A_SIGNED_0_B_SIGNED_0_A_WIDTH_10_B_WIDTH_1_Y_WIDTH_8' -q -q 2>/dev/null || echo sat_sshl_A_SIGNED_0_B_SIGNED_0_A_WIDTH_10_B_WIDTH_1_Y_WIDTH_8 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sshl_A_SIGNED_0_B_SIGNED_1_A_WIDTH_10_B_WIDTH_1_Y_WIDTH_8.v; hierarchy -top sat_sshl_A_SIGNED_0_B_SIGNED_1_A_WIDTH_10_B_WIDTH_1_Y_WIDTH_8; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sshl_A_SIGNED_0_B_SIGNED_1_A_WIDTH_10_B_WIDTH_1_Y_WIDTH_8' -q -q 2>/dev/null || echo sat_sshl_A_SIGNED_0_B_SIGNED_1_A_WIDTH_10_B_WIDTH_1_Y_WIDTH_8 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sshl_A_SIGNED_1_B_SIGNED_0_A_WIDTH_10_B_WIDTH_1_Y_WIDTH_8.v; hierarchy -top sat_sshl_A_SIGNED_1_B_SIGNED_0_A_WIDTH_10_B_WIDTH_1_Y_WIDTH_8; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sshl_A_SIGNED_1_B_SIGNED_0_A_WIDTH_10_B_WIDTH_1_Y_WIDTH_8' -q -q 2>/dev/null || echo sat_sshl_A_SIGNED_1_B_SIGNED_0_A_WIDTH_10_B_WIDTH_1_Y_WIDTH_8 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sshl_A_SIGNED_1_B_SIGNED_1_A_WIDTH_10_B_WIDTH_1_Y_WIDTH_8.v; hierarchy -top sat_sshl_A_SIGNED_1_B_SIGNED_1_A_WIDTH_10_B_WIDTH_1_Y_WIDTH_8; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sshl_A_SIGNED_1_B_SIGNED_1_A_WIDTH_10_B_WIDTH_1_Y_WIDTH_8' -q -q 2>/dev/null || echo sat_sshl_A_SIGNED_1_B_SIGNED_1_A_WIDTH_10_B_WIDTH_1_Y_WIDTH_8 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sshl_A_SIGNED_0_B_SIGNED_0_A_WIDTH_7_B_WIDTH_2_Y_WIDTH_3.v; hierarchy -top sat_sshl_A_SIGNED_0_B_SIGNED_0_A_WIDTH_7_B_WIDTH_2_Y_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sshl_A_SIGNED_0_B_SIGNED_0_A_WIDTH_7_B_WIDTH_2_Y_WIDTH_3' -q -q 2>/dev/null || echo sat_sshl_A_SIGNED_0_B_SIGNED_0_A_WIDTH_7_B_WIDTH_2_Y_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sshl_A_SIGNED_0_B_SIGNED_1_A_WIDTH_7_B_WIDTH_2_Y_WIDTH_3.v; hierarchy -top sat_sshl_A_SIGNED_0_B_SIGNED_1_A_WIDTH_7_B_WIDTH_2_Y_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sshl_A_SIGNED_0_B_SIGNED_1_A_WIDTH_7_B_WIDTH_2_Y_WIDTH_3' -q -q 2>/dev/null || echo sat_sshl_A_SIGNED_0_B_SIGNED_1_A_WIDTH_7_B_WIDTH_2_Y_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sshl_A_SIGNED_1_B_SIGNED_0_A_WIDTH_7_B_WIDTH_2_Y_WIDTH_3.v; hierarchy -top sat_sshl_A_SIGNED_1_B_SIGNED_0_A_WIDTH_7_B_WIDTH_2_Y_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sshl_A_SIGNED_1_B_SIGNED_0_A_WIDTH_7_B_WIDTH_2_Y_WIDTH_3' -q -q 2>/dev/null || echo sat_sshl_A_SIGNED_1_B_SIGNED_0_A_WIDTH_7_B_WIDTH_2_Y_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sshl_A_SIGNED_1_B_SIGNED_1_A_WIDTH_7_B_WIDTH_2_Y_WIDTH_3.v; hierarchy -top sat_sshl_A_SIGNED_1_B_SIGNED_1_A_WIDTH_7_B_WIDTH_2_Y_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sshl_A_SIGNED_1_B_SIGNED_1_A_WIDTH_7_B_WIDTH_2_Y_WIDTH_3' -q -q 2>/dev/null || echo sat_sshl_A_SIGNED_1_B_SIGNED_1_A_WIDTH_7_B_WIDTH_2_Y_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sshl_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_1_Y_WIDTH_6.v; hierarchy -top sat_sshl_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_1_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sshl_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_1_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_sshl_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_1_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sshl_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_1_Y_WIDTH_6.v; hierarchy -top sat_sshl_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_1_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sshl_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_1_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_sshl_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_1_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sshl_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_1_Y_WIDTH_6.v; hierarchy -top sat_sshl_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_1_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sshl_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_1_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_sshl_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_1_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sshl_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_1_Y_WIDTH_6.v; hierarchy -top sat_sshl_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_1_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sshl_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_1_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_sshl_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_1_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sshl_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_1.v; hierarchy -top sat_sshl_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sshl_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_sshl_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sshl_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_1.v; hierarchy -top sat_sshl_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sshl_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_sshl_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sshl_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_1.v; hierarchy -top sat_sshl_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sshl_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_sshl_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sshl_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_1.v; hierarchy -top sat_sshl_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sshl_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_sshl_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sshl_A_SIGNED_0_B_SIGNED_0_A_WIDTH_1_B_WIDTH_9_Y_WIDTH_5.v; hierarchy -top sat_sshl_A_SIGNED_0_B_SIGNED_0_A_WIDTH_1_B_WIDTH_9_Y_WIDTH_5; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sshl_A_SIGNED_0_B_SIGNED_0_A_WIDTH_1_B_WIDTH_9_Y_WIDTH_5' -q -q 2>/dev/null || echo sat_sshl_A_SIGNED_0_B_SIGNED_0_A_WIDTH_1_B_WIDTH_9_Y_WIDTH_5 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sshl_A_SIGNED_0_B_SIGNED_1_A_WIDTH_1_B_WIDTH_9_Y_WIDTH_5.v; hierarchy -top sat_sshl_A_SIGNED_0_B_SIGNED_1_A_WIDTH_1_B_WIDTH_9_Y_WIDTH_5; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sshl_A_SIGNED_0_B_SIGNED_1_A_WIDTH_1_B_WIDTH_9_Y_WIDTH_5' -q -q 2>/dev/null || echo sat_sshl_A_SIGNED_0_B_SIGNED_1_A_WIDTH_1_B_WIDTH_9_Y_WIDTH_5 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sshl_A_SIGNED_1_B_SIGNED_0_A_WIDTH_1_B_WIDTH_9_Y_WIDTH_5.v; hierarchy -top sat_sshl_A_SIGNED_1_B_SIGNED_0_A_WIDTH_1_B_WIDTH_9_Y_WIDTH_5; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sshl_A_SIGNED_1_B_SIGNED_0_A_WIDTH_1_B_WIDTH_9_Y_WIDTH_5' -q -q 2>/dev/null || echo sat_sshl_A_SIGNED_1_B_SIGNED_0_A_WIDTH_1_B_WIDTH_9_Y_WIDTH_5 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sshl_A_SIGNED_1_B_SIGNED_1_A_WIDTH_1_B_WIDTH_9_Y_WIDTH_5.v; hierarchy -top sat_sshl_A_SIGNED_1_B_SIGNED_1_A_WIDTH_1_B_WIDTH_9_Y_WIDTH_5; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sshl_A_SIGNED_1_B_SIGNED_1_A_WIDTH_1_B_WIDTH_9_Y_WIDTH_5' -q -q 2>/dev/null || echo sat_sshl_A_SIGNED_1_B_SIGNED_1_A_WIDTH_1_B_WIDTH_9_Y_WIDTH_5 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sshl_A_SIGNED_0_B_SIGNED_0_A_WIDTH_1_B_WIDTH_2_Y_WIDTH_7.v; hierarchy -top sat_sshl_A_SIGNED_0_B_SIGNED_0_A_WIDTH_1_B_WIDTH_2_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sshl_A_SIGNED_0_B_SIGNED_0_A_WIDTH_1_B_WIDTH_2_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_sshl_A_SIGNED_0_B_SIGNED_0_A_WIDTH_1_B_WIDTH_2_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sshl_A_SIGNED_0_B_SIGNED_1_A_WIDTH_1_B_WIDTH_2_Y_WIDTH_7.v; hierarchy -top sat_sshl_A_SIGNED_0_B_SIGNED_1_A_WIDTH_1_B_WIDTH_2_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sshl_A_SIGNED_0_B_SIGNED_1_A_WIDTH_1_B_WIDTH_2_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_sshl_A_SIGNED_0_B_SIGNED_1_A_WIDTH_1_B_WIDTH_2_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sshl_A_SIGNED_1_B_SIGNED_0_A_WIDTH_1_B_WIDTH_2_Y_WIDTH_7.v; hierarchy -top sat_sshl_A_SIGNED_1_B_SIGNED_0_A_WIDTH_1_B_WIDTH_2_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sshl_A_SIGNED_1_B_SIGNED_0_A_WIDTH_1_B_WIDTH_2_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_sshl_A_SIGNED_1_B_SIGNED_0_A_WIDTH_1_B_WIDTH_2_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sshl_A_SIGNED_1_B_SIGNED_1_A_WIDTH_1_B_WIDTH_2_Y_WIDTH_7.v; hierarchy -top sat_sshl_A_SIGNED_1_B_SIGNED_1_A_WIDTH_1_B_WIDTH_2_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sshl_A_SIGNED_1_B_SIGNED_1_A_WIDTH_1_B_WIDTH_2_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_sshl_A_SIGNED_1_B_SIGNED_1_A_WIDTH_1_B_WIDTH_2_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sshl_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4.v; hierarchy -top sat_sshl_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sshl_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_sshl_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sshl_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4.v; hierarchy -top sat_sshl_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sshl_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_sshl_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sshl_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4.v; hierarchy -top sat_sshl_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sshl_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_sshl_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sshl_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4.v; hierarchy -top sat_sshl_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sshl_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_sshl_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sshl_A_SIGNED_0_B_SIGNED_0_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_8.v; hierarchy -top sat_sshl_A_SIGNED_0_B_SIGNED_0_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_8; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sshl_A_SIGNED_0_B_SIGNED_0_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_8' -q -q 2>/dev/null || echo sat_sshl_A_SIGNED_0_B_SIGNED_0_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_8 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sshl_A_SIGNED_0_B_SIGNED_1_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_8.v; hierarchy -top sat_sshl_A_SIGNED_0_B_SIGNED_1_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_8; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sshl_A_SIGNED_0_B_SIGNED_1_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_8' -q -q 2>/dev/null || echo sat_sshl_A_SIGNED_0_B_SIGNED_1_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_8 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sshl_A_SIGNED_1_B_SIGNED_0_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_8.v; hierarchy -top sat_sshl_A_SIGNED_1_B_SIGNED_0_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_8; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sshl_A_SIGNED_1_B_SIGNED_0_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_8' -q -q 2>/dev/null || echo sat_sshl_A_SIGNED_1_B_SIGNED_0_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_8 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sshl_A_SIGNED_1_B_SIGNED_1_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_8.v; hierarchy -top sat_sshl_A_SIGNED_1_B_SIGNED_1_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_8; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sshl_A_SIGNED_1_B_SIGNED_1_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_8' -q -q 2>/dev/null || echo sat_sshl_A_SIGNED_1_B_SIGNED_1_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_8 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sshl_A_SIGNED_0_B_SIGNED_0_A_WIDTH_5_B_WIDTH_1_Y_WIDTH_5.v; hierarchy -top sat_sshl_A_SIGNED_0_B_SIGNED_0_A_WIDTH_5_B_WIDTH_1_Y_WIDTH_5; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sshl_A_SIGNED_0_B_SIGNED_0_A_WIDTH_5_B_WIDTH_1_Y_WIDTH_5' -q -q 2>/dev/null || echo sat_sshl_A_SIGNED_0_B_SIGNED_0_A_WIDTH_5_B_WIDTH_1_Y_WIDTH_5 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sshl_A_SIGNED_0_B_SIGNED_1_A_WIDTH_5_B_WIDTH_1_Y_WIDTH_5.v; hierarchy -top sat_sshl_A_SIGNED_0_B_SIGNED_1_A_WIDTH_5_B_WIDTH_1_Y_WIDTH_5; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sshl_A_SIGNED_0_B_SIGNED_1_A_WIDTH_5_B_WIDTH_1_Y_WIDTH_5' -q -q 2>/dev/null || echo sat_sshl_A_SIGNED_0_B_SIGNED_1_A_WIDTH_5_B_WIDTH_1_Y_WIDTH_5 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sshl_A_SIGNED_1_B_SIGNED_0_A_WIDTH_5_B_WIDTH_1_Y_WIDTH_5.v; hierarchy -top sat_sshl_A_SIGNED_1_B_SIGNED_0_A_WIDTH_5_B_WIDTH_1_Y_WIDTH_5; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sshl_A_SIGNED_1_B_SIGNED_0_A_WIDTH_5_B_WIDTH_1_Y_WIDTH_5' -q -q 2>/dev/null || echo sat_sshl_A_SIGNED_1_B_SIGNED_0_A_WIDTH_5_B_WIDTH_1_Y_WIDTH_5 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sshl_A_SIGNED_1_B_SIGNED_1_A_WIDTH_5_B_WIDTH_1_Y_WIDTH_5.v; hierarchy -top sat_sshl_A_SIGNED_1_B_SIGNED_1_A_WIDTH_5_B_WIDTH_1_Y_WIDTH_5; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sshl_A_SIGNED_1_B_SIGNED_1_A_WIDTH_5_B_WIDTH_1_Y_WIDTH_5' -q -q 2>/dev/null || echo sat_sshl_A_SIGNED_1_B_SIGNED_1_A_WIDTH_5_B_WIDTH_1_Y_WIDTH_5 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sshl_A_SIGNED_0_B_SIGNED_0_A_WIDTH_7_B_WIDTH_1_Y_WIDTH_5.v; hierarchy -top sat_sshl_A_SIGNED_0_B_SIGNED_0_A_WIDTH_7_B_WIDTH_1_Y_WIDTH_5; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sshl_A_SIGNED_0_B_SIGNED_0_A_WIDTH_7_B_WIDTH_1_Y_WIDTH_5' -q -q 2>/dev/null || echo sat_sshl_A_SIGNED_0_B_SIGNED_0_A_WIDTH_7_B_WIDTH_1_Y_WIDTH_5 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sshl_A_SIGNED_0_B_SIGNED_1_A_WIDTH_7_B_WIDTH_1_Y_WIDTH_5.v; hierarchy -top sat_sshl_A_SIGNED_0_B_SIGNED_1_A_WIDTH_7_B_WIDTH_1_Y_WIDTH_5; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sshl_A_SIGNED_0_B_SIGNED_1_A_WIDTH_7_B_WIDTH_1_Y_WIDTH_5' -q -q 2>/dev/null || echo sat_sshl_A_SIGNED_0_B_SIGNED_1_A_WIDTH_7_B_WIDTH_1_Y_WIDTH_5 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sshl_A_SIGNED_1_B_SIGNED_0_A_WIDTH_7_B_WIDTH_1_Y_WIDTH_5.v; hierarchy -top sat_sshl_A_SIGNED_1_B_SIGNED_0_A_WIDTH_7_B_WIDTH_1_Y_WIDTH_5; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sshl_A_SIGNED_1_B_SIGNED_0_A_WIDTH_7_B_WIDTH_1_Y_WIDTH_5' -q -q 2>/dev/null || echo sat_sshl_A_SIGNED_1_B_SIGNED_0_A_WIDTH_7_B_WIDTH_1_Y_WIDTH_5 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sshl_A_SIGNED_1_B_SIGNED_1_A_WIDTH_7_B_WIDTH_1_Y_WIDTH_5.v; hierarchy -top sat_sshl_A_SIGNED_1_B_SIGNED_1_A_WIDTH_7_B_WIDTH_1_Y_WIDTH_5; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sshl_A_SIGNED_1_B_SIGNED_1_A_WIDTH_7_B_WIDTH_1_Y_WIDTH_5' -q -q 2>/dev/null || echo sat_sshl_A_SIGNED_1_B_SIGNED_1_A_WIDTH_7_B_WIDTH_1_Y_WIDTH_5 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sshl_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_2.v; hierarchy -top sat_sshl_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sshl_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_sshl_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sshl_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_2.v; hierarchy -top sat_sshl_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sshl_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_sshl_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sshl_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_2.v; hierarchy -top sat_sshl_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sshl_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_sshl_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sshl_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_2.v; hierarchy -top sat_sshl_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sshl_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_sshl_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sshl_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_5.v; hierarchy -top sat_sshl_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_5; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sshl_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_5' -q -q 2>/dev/null || echo sat_sshl_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_5 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sshl_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_5.v; hierarchy -top sat_sshl_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_5; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sshl_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_5' -q -q 2>/dev/null || echo sat_sshl_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_5 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sshl_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_5.v; hierarchy -top sat_sshl_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_5; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sshl_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_5' -q -q 2>/dev/null || echo sat_sshl_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_5 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sshl_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_5.v; hierarchy -top sat_sshl_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_5; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sshl_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_5' -q -q 2>/dev/null || echo sat_sshl_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_5 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sshl_A_SIGNED_0_B_SIGNED_0_A_WIDTH_9_B_WIDTH_5_Y_WIDTH_3.v; hierarchy -top sat_sshl_A_SIGNED_0_B_SIGNED_0_A_WIDTH_9_B_WIDTH_5_Y_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sshl_A_SIGNED_0_B_SIGNED_0_A_WIDTH_9_B_WIDTH_5_Y_WIDTH_3' -q -q 2>/dev/null || echo sat_sshl_A_SIGNED_0_B_SIGNED_0_A_WIDTH_9_B_WIDTH_5_Y_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sshl_A_SIGNED_0_B_SIGNED_1_A_WIDTH_9_B_WIDTH_5_Y_WIDTH_3.v; hierarchy -top sat_sshl_A_SIGNED_0_B_SIGNED_1_A_WIDTH_9_B_WIDTH_5_Y_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sshl_A_SIGNED_0_B_SIGNED_1_A_WIDTH_9_B_WIDTH_5_Y_WIDTH_3' -q -q 2>/dev/null || echo sat_sshl_A_SIGNED_0_B_SIGNED_1_A_WIDTH_9_B_WIDTH_5_Y_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sshl_A_SIGNED_1_B_SIGNED_0_A_WIDTH_9_B_WIDTH_5_Y_WIDTH_3.v; hierarchy -top sat_sshl_A_SIGNED_1_B_SIGNED_0_A_WIDTH_9_B_WIDTH_5_Y_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sshl_A_SIGNED_1_B_SIGNED_0_A_WIDTH_9_B_WIDTH_5_Y_WIDTH_3' -q -q 2>/dev/null || echo sat_sshl_A_SIGNED_1_B_SIGNED_0_A_WIDTH_9_B_WIDTH_5_Y_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sshl_A_SIGNED_1_B_SIGNED_1_A_WIDTH_9_B_WIDTH_5_Y_WIDTH_3.v; hierarchy -top sat_sshl_A_SIGNED_1_B_SIGNED_1_A_WIDTH_9_B_WIDTH_5_Y_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sshl_A_SIGNED_1_B_SIGNED_1_A_WIDTH_9_B_WIDTH_5_Y_WIDTH_3' -q -q 2>/dev/null || echo sat_sshl_A_SIGNED_1_B_SIGNED_1_A_WIDTH_9_B_WIDTH_5_Y_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sshl_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_10.v; hierarchy -top sat_sshl_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_10; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sshl_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_10' -q -q 2>/dev/null || echo sat_sshl_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_10 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sshl_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_10.v; hierarchy -top sat_sshl_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_10; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sshl_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_10' -q -q 2>/dev/null || echo sat_sshl_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_10 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sshl_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_10.v; hierarchy -top sat_sshl_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_10; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sshl_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_10' -q -q 2>/dev/null || echo sat_sshl_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_10 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sshl_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_10.v; hierarchy -top sat_sshl_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_10; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sshl_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_10' -q -q 2>/dev/null || echo sat_sshl_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_10 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sshl_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1.v; hierarchy -top sat_sshl_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sshl_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_sshl_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sshl_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1.v; hierarchy -top sat_sshl_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sshl_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_sshl_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sshl_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1.v; hierarchy -top sat_sshl_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sshl_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_sshl_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sshl_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1.v; hierarchy -top sat_sshl_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sshl_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_sshl_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sshl_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_2.v; hierarchy -top sat_sshl_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sshl_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_sshl_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sshl_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_2.v; hierarchy -top sat_sshl_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sshl_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_sshl_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sshl_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_2.v; hierarchy -top sat_sshl_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sshl_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_sshl_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sshl_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_2.v; hierarchy -top sat_sshl_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sshl_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_sshl_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sshl_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_5_Y_WIDTH_2.v; hierarchy -top sat_sshl_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_5_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sshl_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_5_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_sshl_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_5_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sshl_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_5_Y_WIDTH_2.v; hierarchy -top sat_sshl_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_5_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sshl_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_5_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_sshl_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_5_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sshl_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_5_Y_WIDTH_2.v; hierarchy -top sat_sshl_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_5_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sshl_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_5_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_sshl_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_5_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sshl_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_5_Y_WIDTH_2.v; hierarchy -top sat_sshl_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_5_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sshl_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_5_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_sshl_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_5_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sshl_A_SIGNED_0_B_SIGNED_0_A_WIDTH_1_B_WIDTH_5_Y_WIDTH_3.v; hierarchy -top sat_sshl_A_SIGNED_0_B_SIGNED_0_A_WIDTH_1_B_WIDTH_5_Y_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sshl_A_SIGNED_0_B_SIGNED_0_A_WIDTH_1_B_WIDTH_5_Y_WIDTH_3' -q -q 2>/dev/null || echo sat_sshl_A_SIGNED_0_B_SIGNED_0_A_WIDTH_1_B_WIDTH_5_Y_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sshl_A_SIGNED_0_B_SIGNED_1_A_WIDTH_1_B_WIDTH_5_Y_WIDTH_3.v; hierarchy -top sat_sshl_A_SIGNED_0_B_SIGNED_1_A_WIDTH_1_B_WIDTH_5_Y_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sshl_A_SIGNED_0_B_SIGNED_1_A_WIDTH_1_B_WIDTH_5_Y_WIDTH_3' -q -q 2>/dev/null || echo sat_sshl_A_SIGNED_0_B_SIGNED_1_A_WIDTH_1_B_WIDTH_5_Y_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sshl_A_SIGNED_1_B_SIGNED_0_A_WIDTH_1_B_WIDTH_5_Y_WIDTH_3.v; hierarchy -top sat_sshl_A_SIGNED_1_B_SIGNED_0_A_WIDTH_1_B_WIDTH_5_Y_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sshl_A_SIGNED_1_B_SIGNED_0_A_WIDTH_1_B_WIDTH_5_Y_WIDTH_3' -q -q 2>/dev/null || echo sat_sshl_A_SIGNED_1_B_SIGNED_0_A_WIDTH_1_B_WIDTH_5_Y_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sshl_A_SIGNED_1_B_SIGNED_1_A_WIDTH_1_B_WIDTH_5_Y_WIDTH_3.v; hierarchy -top sat_sshl_A_SIGNED_1_B_SIGNED_1_A_WIDTH_1_B_WIDTH_5_Y_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sshl_A_SIGNED_1_B_SIGNED_1_A_WIDTH_1_B_WIDTH_5_Y_WIDTH_3' -q -q 2>/dev/null || echo sat_sshl_A_SIGNED_1_B_SIGNED_1_A_WIDTH_1_B_WIDTH_5_Y_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sshl_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_8_Y_WIDTH_9.v; hierarchy -top sat_sshl_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_8_Y_WIDTH_9; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sshl_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_8_Y_WIDTH_9' -q -q 2>/dev/null || echo sat_sshl_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_8_Y_WIDTH_9 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sshl_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_8_Y_WIDTH_9.v; hierarchy -top sat_sshl_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_8_Y_WIDTH_9; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sshl_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_8_Y_WIDTH_9' -q -q 2>/dev/null || echo sat_sshl_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_8_Y_WIDTH_9 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sshl_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_8_Y_WIDTH_9.v; hierarchy -top sat_sshl_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_8_Y_WIDTH_9; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sshl_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_8_Y_WIDTH_9' -q -q 2>/dev/null || echo sat_sshl_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_8_Y_WIDTH_9 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sshl_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_8_Y_WIDTH_9.v; hierarchy -top sat_sshl_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_8_Y_WIDTH_9; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sshl_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_8_Y_WIDTH_9' -q -q 2>/dev/null || echo sat_sshl_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_8_Y_WIDTH_9 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sshl_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_7_Y_WIDTH_2.v; hierarchy -top sat_sshl_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_7_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sshl_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_7_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_sshl_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_7_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sshl_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_7_Y_WIDTH_2.v; hierarchy -top sat_sshl_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_7_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sshl_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_7_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_sshl_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_7_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sshl_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_7_Y_WIDTH_2.v; hierarchy -top sat_sshl_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_7_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sshl_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_7_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_sshl_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_7_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sshl_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_7_Y_WIDTH_2.v; hierarchy -top sat_sshl_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_7_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sshl_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_7_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_sshl_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_7_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sshl_A_SIGNED_0_B_SIGNED_0_A_WIDTH_10_B_WIDTH_2_Y_WIDTH_2.v; hierarchy -top sat_sshl_A_SIGNED_0_B_SIGNED_0_A_WIDTH_10_B_WIDTH_2_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sshl_A_SIGNED_0_B_SIGNED_0_A_WIDTH_10_B_WIDTH_2_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_sshl_A_SIGNED_0_B_SIGNED_0_A_WIDTH_10_B_WIDTH_2_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sshl_A_SIGNED_0_B_SIGNED_1_A_WIDTH_10_B_WIDTH_2_Y_WIDTH_2.v; hierarchy -top sat_sshl_A_SIGNED_0_B_SIGNED_1_A_WIDTH_10_B_WIDTH_2_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sshl_A_SIGNED_0_B_SIGNED_1_A_WIDTH_10_B_WIDTH_2_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_sshl_A_SIGNED_0_B_SIGNED_1_A_WIDTH_10_B_WIDTH_2_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sshl_A_SIGNED_1_B_SIGNED_0_A_WIDTH_10_B_WIDTH_2_Y_WIDTH_2.v; hierarchy -top sat_sshl_A_SIGNED_1_B_SIGNED_0_A_WIDTH_10_B_WIDTH_2_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sshl_A_SIGNED_1_B_SIGNED_0_A_WIDTH_10_B_WIDTH_2_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_sshl_A_SIGNED_1_B_SIGNED_0_A_WIDTH_10_B_WIDTH_2_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sshl_A_SIGNED_1_B_SIGNED_1_A_WIDTH_10_B_WIDTH_2_Y_WIDTH_2.v; hierarchy -top sat_sshl_A_SIGNED_1_B_SIGNED_1_A_WIDTH_10_B_WIDTH_2_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sshl_A_SIGNED_1_B_SIGNED_1_A_WIDTH_10_B_WIDTH_2_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_sshl_A_SIGNED_1_B_SIGNED_1_A_WIDTH_10_B_WIDTH_2_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sshl_A_SIGNED_0_B_SIGNED_0_A_WIDTH_1_B_WIDTH_6_Y_WIDTH_7.v; hierarchy -top sat_sshl_A_SIGNED_0_B_SIGNED_0_A_WIDTH_1_B_WIDTH_6_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sshl_A_SIGNED_0_B_SIGNED_0_A_WIDTH_1_B_WIDTH_6_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_sshl_A_SIGNED_0_B_SIGNED_0_A_WIDTH_1_B_WIDTH_6_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sshl_A_SIGNED_0_B_SIGNED_1_A_WIDTH_1_B_WIDTH_6_Y_WIDTH_7.v; hierarchy -top sat_sshl_A_SIGNED_0_B_SIGNED_1_A_WIDTH_1_B_WIDTH_6_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sshl_A_SIGNED_0_B_SIGNED_1_A_WIDTH_1_B_WIDTH_6_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_sshl_A_SIGNED_0_B_SIGNED_1_A_WIDTH_1_B_WIDTH_6_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sshl_A_SIGNED_1_B_SIGNED_0_A_WIDTH_1_B_WIDTH_6_Y_WIDTH_7.v; hierarchy -top sat_sshl_A_SIGNED_1_B_SIGNED_0_A_WIDTH_1_B_WIDTH_6_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sshl_A_SIGNED_1_B_SIGNED_0_A_WIDTH_1_B_WIDTH_6_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_sshl_A_SIGNED_1_B_SIGNED_0_A_WIDTH_1_B_WIDTH_6_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sshl_A_SIGNED_1_B_SIGNED_1_A_WIDTH_1_B_WIDTH_6_Y_WIDTH_7.v; hierarchy -top sat_sshl_A_SIGNED_1_B_SIGNED_1_A_WIDTH_1_B_WIDTH_6_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sshl_A_SIGNED_1_B_SIGNED_1_A_WIDTH_1_B_WIDTH_6_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_sshl_A_SIGNED_1_B_SIGNED_1_A_WIDTH_1_B_WIDTH_6_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sshl_A_SIGNED_0_B_SIGNED_0_A_WIDTH_8_B_WIDTH_10_Y_WIDTH_2.v; hierarchy -top sat_sshl_A_SIGNED_0_B_SIGNED_0_A_WIDTH_8_B_WIDTH_10_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sshl_A_SIGNED_0_B_SIGNED_0_A_WIDTH_8_B_WIDTH_10_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_sshl_A_SIGNED_0_B_SIGNED_0_A_WIDTH_8_B_WIDTH_10_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sshl_A_SIGNED_0_B_SIGNED_1_A_WIDTH_8_B_WIDTH_10_Y_WIDTH_2.v; hierarchy -top sat_sshl_A_SIGNED_0_B_SIGNED_1_A_WIDTH_8_B_WIDTH_10_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sshl_A_SIGNED_0_B_SIGNED_1_A_WIDTH_8_B_WIDTH_10_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_sshl_A_SIGNED_0_B_SIGNED_1_A_WIDTH_8_B_WIDTH_10_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sshl_A_SIGNED_1_B_SIGNED_0_A_WIDTH_8_B_WIDTH_10_Y_WIDTH_2.v; hierarchy -top sat_sshl_A_SIGNED_1_B_SIGNED_0_A_WIDTH_8_B_WIDTH_10_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sshl_A_SIGNED_1_B_SIGNED_0_A_WIDTH_8_B_WIDTH_10_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_sshl_A_SIGNED_1_B_SIGNED_0_A_WIDTH_8_B_WIDTH_10_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sshl_A_SIGNED_1_B_SIGNED_1_A_WIDTH_8_B_WIDTH_10_Y_WIDTH_2.v; hierarchy -top sat_sshl_A_SIGNED_1_B_SIGNED_1_A_WIDTH_8_B_WIDTH_10_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sshl_A_SIGNED_1_B_SIGNED_1_A_WIDTH_8_B_WIDTH_10_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_sshl_A_SIGNED_1_B_SIGNED_1_A_WIDTH_8_B_WIDTH_10_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sshl_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_9.v; hierarchy -top sat_sshl_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_9; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sshl_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_9' -q -q 2>/dev/null || echo sat_sshl_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_9 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sshl_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_9.v; hierarchy -top sat_sshl_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_9; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sshl_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_9' -q -q 2>/dev/null || echo sat_sshl_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_9 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sshl_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_9.v; hierarchy -top sat_sshl_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_9; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sshl_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_9' -q -q 2>/dev/null || echo sat_sshl_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_9 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sshl_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_9.v; hierarchy -top sat_sshl_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_9; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sshl_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_9' -q -q 2>/dev/null || echo sat_sshl_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_9 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sshl_A_SIGNED_0_B_SIGNED_0_A_WIDTH_8_B_WIDTH_2_Y_WIDTH_2.v; hierarchy -top sat_sshl_A_SIGNED_0_B_SIGNED_0_A_WIDTH_8_B_WIDTH_2_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sshl_A_SIGNED_0_B_SIGNED_0_A_WIDTH_8_B_WIDTH_2_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_sshl_A_SIGNED_0_B_SIGNED_0_A_WIDTH_8_B_WIDTH_2_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sshl_A_SIGNED_0_B_SIGNED_1_A_WIDTH_8_B_WIDTH_2_Y_WIDTH_2.v; hierarchy -top sat_sshl_A_SIGNED_0_B_SIGNED_1_A_WIDTH_8_B_WIDTH_2_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sshl_A_SIGNED_0_B_SIGNED_1_A_WIDTH_8_B_WIDTH_2_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_sshl_A_SIGNED_0_B_SIGNED_1_A_WIDTH_8_B_WIDTH_2_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sshl_A_SIGNED_1_B_SIGNED_0_A_WIDTH_8_B_WIDTH_2_Y_WIDTH_2.v; hierarchy -top sat_sshl_A_SIGNED_1_B_SIGNED_0_A_WIDTH_8_B_WIDTH_2_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sshl_A_SIGNED_1_B_SIGNED_0_A_WIDTH_8_B_WIDTH_2_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_sshl_A_SIGNED_1_B_SIGNED_0_A_WIDTH_8_B_WIDTH_2_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sshl_A_SIGNED_1_B_SIGNED_1_A_WIDTH_8_B_WIDTH_2_Y_WIDTH_2.v; hierarchy -top sat_sshl_A_SIGNED_1_B_SIGNED_1_A_WIDTH_8_B_WIDTH_2_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sshl_A_SIGNED_1_B_SIGNED_1_A_WIDTH_8_B_WIDTH_2_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_sshl_A_SIGNED_1_B_SIGNED_1_A_WIDTH_8_B_WIDTH_2_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sshl_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_6.v; hierarchy -top sat_sshl_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sshl_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_sshl_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sshl_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_6.v; hierarchy -top sat_sshl_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sshl_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_sshl_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sshl_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_6.v; hierarchy -top sat_sshl_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sshl_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_sshl_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sshl_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_6.v; hierarchy -top sat_sshl_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sshl_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_sshl_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sshl_A_SIGNED_0_B_SIGNED_0_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_1.v; hierarchy -top sat_sshl_A_SIGNED_0_B_SIGNED_0_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sshl_A_SIGNED_0_B_SIGNED_0_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_sshl_A_SIGNED_0_B_SIGNED_0_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sshl_A_SIGNED_0_B_SIGNED_1_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_1.v; hierarchy -top sat_sshl_A_SIGNED_0_B_SIGNED_1_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sshl_A_SIGNED_0_B_SIGNED_1_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_sshl_A_SIGNED_0_B_SIGNED_1_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sshl_A_SIGNED_1_B_SIGNED_0_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_1.v; hierarchy -top sat_sshl_A_SIGNED_1_B_SIGNED_0_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sshl_A_SIGNED_1_B_SIGNED_0_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_sshl_A_SIGNED_1_B_SIGNED_0_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sshl_A_SIGNED_1_B_SIGNED_1_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_1.v; hierarchy -top sat_sshl_A_SIGNED_1_B_SIGNED_1_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sshl_A_SIGNED_1_B_SIGNED_1_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_sshl_A_SIGNED_1_B_SIGNED_1_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sshl_A_SIGNED_0_B_SIGNED_0_A_WIDTH_10_B_WIDTH_6_Y_WIDTH_8.v; hierarchy -top sat_sshl_A_SIGNED_0_B_SIGNED_0_A_WIDTH_10_B_WIDTH_6_Y_WIDTH_8; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sshl_A_SIGNED_0_B_SIGNED_0_A_WIDTH_10_B_WIDTH_6_Y_WIDTH_8' -q -q 2>/dev/null || echo sat_sshl_A_SIGNED_0_B_SIGNED_0_A_WIDTH_10_B_WIDTH_6_Y_WIDTH_8 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sshl_A_SIGNED_0_B_SIGNED_1_A_WIDTH_10_B_WIDTH_6_Y_WIDTH_8.v; hierarchy -top sat_sshl_A_SIGNED_0_B_SIGNED_1_A_WIDTH_10_B_WIDTH_6_Y_WIDTH_8; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sshl_A_SIGNED_0_B_SIGNED_1_A_WIDTH_10_B_WIDTH_6_Y_WIDTH_8' -q -q 2>/dev/null || echo sat_sshl_A_SIGNED_0_B_SIGNED_1_A_WIDTH_10_B_WIDTH_6_Y_WIDTH_8 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sshl_A_SIGNED_1_B_SIGNED_0_A_WIDTH_10_B_WIDTH_6_Y_WIDTH_8.v; hierarchy -top sat_sshl_A_SIGNED_1_B_SIGNED_0_A_WIDTH_10_B_WIDTH_6_Y_WIDTH_8; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sshl_A_SIGNED_1_B_SIGNED_0_A_WIDTH_10_B_WIDTH_6_Y_WIDTH_8' -q -q 2>/dev/null || echo sat_sshl_A_SIGNED_1_B_SIGNED_0_A_WIDTH_10_B_WIDTH_6_Y_WIDTH_8 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sshl_A_SIGNED_1_B_SIGNED_1_A_WIDTH_10_B_WIDTH_6_Y_WIDTH_8.v; hierarchy -top sat_sshl_A_SIGNED_1_B_SIGNED_1_A_WIDTH_10_B_WIDTH_6_Y_WIDTH_8; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sshl_A_SIGNED_1_B_SIGNED_1_A_WIDTH_10_B_WIDTH_6_Y_WIDTH_8' -q -q 2>/dev/null || echo sat_sshl_A_SIGNED_1_B_SIGNED_1_A_WIDTH_10_B_WIDTH_6_Y_WIDTH_8 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sshl_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_3.v; hierarchy -top sat_sshl_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sshl_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_3' -q -q 2>/dev/null || echo sat_sshl_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sshl_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_3.v; hierarchy -top sat_sshl_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sshl_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_3' -q -q 2>/dev/null || echo sat_sshl_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sshl_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_3.v; hierarchy -top sat_sshl_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sshl_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_3' -q -q 2>/dev/null || echo sat_sshl_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sshl_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_3.v; hierarchy -top sat_sshl_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sshl_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_3' -q -q 2>/dev/null || echo sat_sshl_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sshl_A_SIGNED_0_B_SIGNED_0_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_5.v; hierarchy -top sat_sshl_A_SIGNED_0_B_SIGNED_0_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_5; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sshl_A_SIGNED_0_B_SIGNED_0_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_5' -q -q 2>/dev/null || echo sat_sshl_A_SIGNED_0_B_SIGNED_0_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_5 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sshl_A_SIGNED_0_B_SIGNED_1_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_5.v; hierarchy -top sat_sshl_A_SIGNED_0_B_SIGNED_1_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_5; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sshl_A_SIGNED_0_B_SIGNED_1_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_5' -q -q 2>/dev/null || echo sat_sshl_A_SIGNED_0_B_SIGNED_1_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_5 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sshl_A_SIGNED_1_B_SIGNED_0_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_5.v; hierarchy -top sat_sshl_A_SIGNED_1_B_SIGNED_0_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_5; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sshl_A_SIGNED_1_B_SIGNED_0_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_5' -q -q 2>/dev/null || echo sat_sshl_A_SIGNED_1_B_SIGNED_0_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_5 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sshl_A_SIGNED_1_B_SIGNED_1_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_5.v; hierarchy -top sat_sshl_A_SIGNED_1_B_SIGNED_1_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_5; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sshl_A_SIGNED_1_B_SIGNED_1_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_5' -q -q 2>/dev/null || echo sat_sshl_A_SIGNED_1_B_SIGNED_1_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_5 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sshl_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_7_Y_WIDTH_7.v; hierarchy -top sat_sshl_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_7_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sshl_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_7_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_sshl_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_7_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sshl_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_7_Y_WIDTH_7.v; hierarchy -top sat_sshl_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_7_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sshl_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_7_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_sshl_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_7_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sshl_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_7_Y_WIDTH_7.v; hierarchy -top sat_sshl_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_7_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sshl_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_7_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_sshl_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_7_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sshl_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_7_Y_WIDTH_7.v; hierarchy -top sat_sshl_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_7_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sshl_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_7_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_sshl_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_7_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sshl_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_1_Y_WIDTH_1.v; hierarchy -top sat_sshl_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_1_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sshl_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_1_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_sshl_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_1_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sshl_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_1_Y_WIDTH_1.v; hierarchy -top sat_sshl_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_1_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sshl_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_1_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_sshl_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_1_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sshl_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_1_Y_WIDTH_1.v; hierarchy -top sat_sshl_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_1_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sshl_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_1_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_sshl_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_1_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sshl_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_1_Y_WIDTH_1.v; hierarchy -top sat_sshl_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_1_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sshl_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_1_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_sshl_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_1_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sshl_A_SIGNED_0_B_SIGNED_0_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_7.v; hierarchy -top sat_sshl_A_SIGNED_0_B_SIGNED_0_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sshl_A_SIGNED_0_B_SIGNED_0_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_sshl_A_SIGNED_0_B_SIGNED_0_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sshl_A_SIGNED_0_B_SIGNED_1_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_7.v; hierarchy -top sat_sshl_A_SIGNED_0_B_SIGNED_1_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sshl_A_SIGNED_0_B_SIGNED_1_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_sshl_A_SIGNED_0_B_SIGNED_1_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sshl_A_SIGNED_1_B_SIGNED_0_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_7.v; hierarchy -top sat_sshl_A_SIGNED_1_B_SIGNED_0_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sshl_A_SIGNED_1_B_SIGNED_0_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_sshl_A_SIGNED_1_B_SIGNED_0_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sshl_A_SIGNED_1_B_SIGNED_1_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_7.v; hierarchy -top sat_sshl_A_SIGNED_1_B_SIGNED_1_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sshl_A_SIGNED_1_B_SIGNED_1_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_sshl_A_SIGNED_1_B_SIGNED_1_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sshl_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_7.v; hierarchy -top sat_sshl_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sshl_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_sshl_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sshl_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_7.v; hierarchy -top sat_sshl_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sshl_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_sshl_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sshl_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_7.v; hierarchy -top sat_sshl_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sshl_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_sshl_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sshl_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_7.v; hierarchy -top sat_sshl_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sshl_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_sshl_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sshl_A_SIGNED_0_B_SIGNED_0_A_WIDTH_8_B_WIDTH_9_Y_WIDTH_8.v; hierarchy -top sat_sshl_A_SIGNED_0_B_SIGNED_0_A_WIDTH_8_B_WIDTH_9_Y_WIDTH_8; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sshl_A_SIGNED_0_B_SIGNED_0_A_WIDTH_8_B_WIDTH_9_Y_WIDTH_8' -q -q 2>/dev/null || echo sat_sshl_A_SIGNED_0_B_SIGNED_0_A_WIDTH_8_B_WIDTH_9_Y_WIDTH_8 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sshl_A_SIGNED_0_B_SIGNED_1_A_WIDTH_8_B_WIDTH_9_Y_WIDTH_8.v; hierarchy -top sat_sshl_A_SIGNED_0_B_SIGNED_1_A_WIDTH_8_B_WIDTH_9_Y_WIDTH_8; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sshl_A_SIGNED_0_B_SIGNED_1_A_WIDTH_8_B_WIDTH_9_Y_WIDTH_8' -q -q 2>/dev/null || echo sat_sshl_A_SIGNED_0_B_SIGNED_1_A_WIDTH_8_B_WIDTH_9_Y_WIDTH_8 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sshl_A_SIGNED_1_B_SIGNED_0_A_WIDTH_8_B_WIDTH_9_Y_WIDTH_8.v; hierarchy -top sat_sshl_A_SIGNED_1_B_SIGNED_0_A_WIDTH_8_B_WIDTH_9_Y_WIDTH_8; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sshl_A_SIGNED_1_B_SIGNED_0_A_WIDTH_8_B_WIDTH_9_Y_WIDTH_8' -q -q 2>/dev/null || echo sat_sshl_A_SIGNED_1_B_SIGNED_0_A_WIDTH_8_B_WIDTH_9_Y_WIDTH_8 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sshl_A_SIGNED_1_B_SIGNED_1_A_WIDTH_8_B_WIDTH_9_Y_WIDTH_8.v; hierarchy -top sat_sshl_A_SIGNED_1_B_SIGNED_1_A_WIDTH_8_B_WIDTH_9_Y_WIDTH_8; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sshl_A_SIGNED_1_B_SIGNED_1_A_WIDTH_8_B_WIDTH_9_Y_WIDTH_8' -q -q 2>/dev/null || echo sat_sshl_A_SIGNED_1_B_SIGNED_1_A_WIDTH_8_B_WIDTH_9_Y_WIDTH_8 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sshl_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_5_Y_WIDTH_7.v; hierarchy -top sat_sshl_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_5_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sshl_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_5_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_sshl_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_5_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sshl_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_5_Y_WIDTH_7.v; hierarchy -top sat_sshl_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_5_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sshl_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_5_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_sshl_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_5_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sshl_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_5_Y_WIDTH_7.v; hierarchy -top sat_sshl_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_5_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sshl_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_5_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_sshl_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_5_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sshl_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_5_Y_WIDTH_7.v; hierarchy -top sat_sshl_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_5_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sshl_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_5_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_sshl_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_5_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sshl_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_4.v; hierarchy -top sat_sshl_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sshl_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_sshl_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sshl_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_4.v; hierarchy -top sat_sshl_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sshl_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_sshl_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sshl_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_4.v; hierarchy -top sat_sshl_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sshl_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_sshl_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sshl_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_4.v; hierarchy -top sat_sshl_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sshl_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_sshl_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sshl_A_SIGNED_0_B_SIGNED_0_A_WIDTH_9_B_WIDTH_4_Y_WIDTH_7.v; hierarchy -top sat_sshl_A_SIGNED_0_B_SIGNED_0_A_WIDTH_9_B_WIDTH_4_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sshl_A_SIGNED_0_B_SIGNED_0_A_WIDTH_9_B_WIDTH_4_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_sshl_A_SIGNED_0_B_SIGNED_0_A_WIDTH_9_B_WIDTH_4_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sshl_A_SIGNED_0_B_SIGNED_1_A_WIDTH_9_B_WIDTH_4_Y_WIDTH_7.v; hierarchy -top sat_sshl_A_SIGNED_0_B_SIGNED_1_A_WIDTH_9_B_WIDTH_4_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sshl_A_SIGNED_0_B_SIGNED_1_A_WIDTH_9_B_WIDTH_4_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_sshl_A_SIGNED_0_B_SIGNED_1_A_WIDTH_9_B_WIDTH_4_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sshl_A_SIGNED_1_B_SIGNED_0_A_WIDTH_9_B_WIDTH_4_Y_WIDTH_7.v; hierarchy -top sat_sshl_A_SIGNED_1_B_SIGNED_0_A_WIDTH_9_B_WIDTH_4_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sshl_A_SIGNED_1_B_SIGNED_0_A_WIDTH_9_B_WIDTH_4_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_sshl_A_SIGNED_1_B_SIGNED_0_A_WIDTH_9_B_WIDTH_4_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sshl_A_SIGNED_1_B_SIGNED_1_A_WIDTH_9_B_WIDTH_4_Y_WIDTH_7.v; hierarchy -top sat_sshl_A_SIGNED_1_B_SIGNED_1_A_WIDTH_9_B_WIDTH_4_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sshl_A_SIGNED_1_B_SIGNED_1_A_WIDTH_9_B_WIDTH_4_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_sshl_A_SIGNED_1_B_SIGNED_1_A_WIDTH_9_B_WIDTH_4_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sshl_A_SIGNED_0_B_SIGNED_0_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_9.v; hierarchy -top sat_sshl_A_SIGNED_0_B_SIGNED_0_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_9; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sshl_A_SIGNED_0_B_SIGNED_0_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_9' -q -q 2>/dev/null || echo sat_sshl_A_SIGNED_0_B_SIGNED_0_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_9 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sshl_A_SIGNED_0_B_SIGNED_1_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_9.v; hierarchy -top sat_sshl_A_SIGNED_0_B_SIGNED_1_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_9; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sshl_A_SIGNED_0_B_SIGNED_1_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_9' -q -q 2>/dev/null || echo sat_sshl_A_SIGNED_0_B_SIGNED_1_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_9 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sshl_A_SIGNED_1_B_SIGNED_0_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_9.v; hierarchy -top sat_sshl_A_SIGNED_1_B_SIGNED_0_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_9; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sshl_A_SIGNED_1_B_SIGNED_0_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_9' -q -q 2>/dev/null || echo sat_sshl_A_SIGNED_1_B_SIGNED_0_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_9 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sshl_A_SIGNED_1_B_SIGNED_1_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_9.v; hierarchy -top sat_sshl_A_SIGNED_1_B_SIGNED_1_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_9; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sshl_A_SIGNED_1_B_SIGNED_1_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_9' -q -q 2>/dev/null || echo sat_sshl_A_SIGNED_1_B_SIGNED_1_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_9 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sshl_A_SIGNED_0_B_SIGNED_0_A_WIDTH_4_B_WIDTH_8_Y_WIDTH_10.v; hierarchy -top sat_sshl_A_SIGNED_0_B_SIGNED_0_A_WIDTH_4_B_WIDTH_8_Y_WIDTH_10; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sshl_A_SIGNED_0_B_SIGNED_0_A_WIDTH_4_B_WIDTH_8_Y_WIDTH_10' -q -q 2>/dev/null || echo sat_sshl_A_SIGNED_0_B_SIGNED_0_A_WIDTH_4_B_WIDTH_8_Y_WIDTH_10 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sshl_A_SIGNED_0_B_SIGNED_1_A_WIDTH_4_B_WIDTH_8_Y_WIDTH_10.v; hierarchy -top sat_sshl_A_SIGNED_0_B_SIGNED_1_A_WIDTH_4_B_WIDTH_8_Y_WIDTH_10; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sshl_A_SIGNED_0_B_SIGNED_1_A_WIDTH_4_B_WIDTH_8_Y_WIDTH_10' -q -q 2>/dev/null || echo sat_sshl_A_SIGNED_0_B_SIGNED_1_A_WIDTH_4_B_WIDTH_8_Y_WIDTH_10 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sshl_A_SIGNED_1_B_SIGNED_0_A_WIDTH_4_B_WIDTH_8_Y_WIDTH_10.v; hierarchy -top sat_sshl_A_SIGNED_1_B_SIGNED_0_A_WIDTH_4_B_WIDTH_8_Y_WIDTH_10; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sshl_A_SIGNED_1_B_SIGNED_0_A_WIDTH_4_B_WIDTH_8_Y_WIDTH_10' -q -q 2>/dev/null || echo sat_sshl_A_SIGNED_1_B_SIGNED_0_A_WIDTH_4_B_WIDTH_8_Y_WIDTH_10 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sshl_A_SIGNED_1_B_SIGNED_1_A_WIDTH_4_B_WIDTH_8_Y_WIDTH_10.v; hierarchy -top sat_sshl_A_SIGNED_1_B_SIGNED_1_A_WIDTH_4_B_WIDTH_8_Y_WIDTH_10; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sshl_A_SIGNED_1_B_SIGNED_1_A_WIDTH_4_B_WIDTH_8_Y_WIDTH_10' -q -q 2>/dev/null || echo sat_sshl_A_SIGNED_1_B_SIGNED_1_A_WIDTH_4_B_WIDTH_8_Y_WIDTH_10 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sshr_A_SIGNED_0_B_SIGNED_0_A_WIDTH_1_B_WIDTH_1_Y_WIDTH_1.v; hierarchy -top sat_sshr_A_SIGNED_0_B_SIGNED_0_A_WIDTH_1_B_WIDTH_1_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sshr_A_SIGNED_0_B_SIGNED_0_A_WIDTH_1_B_WIDTH_1_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_sshr_A_SIGNED_0_B_SIGNED_0_A_WIDTH_1_B_WIDTH_1_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sshr_A_SIGNED_0_B_SIGNED_1_A_WIDTH_1_B_WIDTH_1_Y_WIDTH_1.v; hierarchy -top sat_sshr_A_SIGNED_0_B_SIGNED_1_A_WIDTH_1_B_WIDTH_1_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sshr_A_SIGNED_0_B_SIGNED_1_A_WIDTH_1_B_WIDTH_1_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_sshr_A_SIGNED_0_B_SIGNED_1_A_WIDTH_1_B_WIDTH_1_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sshr_A_SIGNED_1_B_SIGNED_0_A_WIDTH_1_B_WIDTH_1_Y_WIDTH_1.v; hierarchy -top sat_sshr_A_SIGNED_1_B_SIGNED_0_A_WIDTH_1_B_WIDTH_1_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sshr_A_SIGNED_1_B_SIGNED_0_A_WIDTH_1_B_WIDTH_1_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_sshr_A_SIGNED_1_B_SIGNED_0_A_WIDTH_1_B_WIDTH_1_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sshr_A_SIGNED_1_B_SIGNED_1_A_WIDTH_1_B_WIDTH_1_Y_WIDTH_1.v; hierarchy -top sat_sshr_A_SIGNED_1_B_SIGNED_1_A_WIDTH_1_B_WIDTH_1_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sshr_A_SIGNED_1_B_SIGNED_1_A_WIDTH_1_B_WIDTH_1_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_sshr_A_SIGNED_1_B_SIGNED_1_A_WIDTH_1_B_WIDTH_1_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sshr_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_4_Y_WIDTH_6.v; hierarchy -top sat_sshr_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_4_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sshr_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_4_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_sshr_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_4_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sshr_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_4_Y_WIDTH_6.v; hierarchy -top sat_sshr_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_4_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sshr_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_4_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_sshr_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_4_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sshr_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_4_Y_WIDTH_6.v; hierarchy -top sat_sshr_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_4_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sshr_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_4_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_sshr_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_4_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sshr_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_4_Y_WIDTH_6.v; hierarchy -top sat_sshr_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_4_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sshr_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_4_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_sshr_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_4_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sshr_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4.v; hierarchy -top sat_sshr_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sshr_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_sshr_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sshr_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4.v; hierarchy -top sat_sshr_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sshr_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_sshr_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sshr_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4.v; hierarchy -top sat_sshr_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sshr_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_sshr_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sshr_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4.v; hierarchy -top sat_sshr_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sshr_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_sshr_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sshr_A_SIGNED_0_B_SIGNED_0_A_WIDTH_4_B_WIDTH_3_Y_WIDTH_6.v; hierarchy -top sat_sshr_A_SIGNED_0_B_SIGNED_0_A_WIDTH_4_B_WIDTH_3_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sshr_A_SIGNED_0_B_SIGNED_0_A_WIDTH_4_B_WIDTH_3_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_sshr_A_SIGNED_0_B_SIGNED_0_A_WIDTH_4_B_WIDTH_3_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sshr_A_SIGNED_0_B_SIGNED_1_A_WIDTH_4_B_WIDTH_3_Y_WIDTH_6.v; hierarchy -top sat_sshr_A_SIGNED_0_B_SIGNED_1_A_WIDTH_4_B_WIDTH_3_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sshr_A_SIGNED_0_B_SIGNED_1_A_WIDTH_4_B_WIDTH_3_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_sshr_A_SIGNED_0_B_SIGNED_1_A_WIDTH_4_B_WIDTH_3_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sshr_A_SIGNED_1_B_SIGNED_0_A_WIDTH_4_B_WIDTH_3_Y_WIDTH_6.v; hierarchy -top sat_sshr_A_SIGNED_1_B_SIGNED_0_A_WIDTH_4_B_WIDTH_3_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sshr_A_SIGNED_1_B_SIGNED_0_A_WIDTH_4_B_WIDTH_3_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_sshr_A_SIGNED_1_B_SIGNED_0_A_WIDTH_4_B_WIDTH_3_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sshr_A_SIGNED_1_B_SIGNED_1_A_WIDTH_4_B_WIDTH_3_Y_WIDTH_6.v; hierarchy -top sat_sshr_A_SIGNED_1_B_SIGNED_1_A_WIDTH_4_B_WIDTH_3_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sshr_A_SIGNED_1_B_SIGNED_1_A_WIDTH_4_B_WIDTH_3_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_sshr_A_SIGNED_1_B_SIGNED_1_A_WIDTH_4_B_WIDTH_3_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sshr_A_SIGNED_0_B_SIGNED_0_A_WIDTH_4_B_WIDTH_6_Y_WIDTH_3.v; hierarchy -top sat_sshr_A_SIGNED_0_B_SIGNED_0_A_WIDTH_4_B_WIDTH_6_Y_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sshr_A_SIGNED_0_B_SIGNED_0_A_WIDTH_4_B_WIDTH_6_Y_WIDTH_3' -q -q 2>/dev/null || echo sat_sshr_A_SIGNED_0_B_SIGNED_0_A_WIDTH_4_B_WIDTH_6_Y_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sshr_A_SIGNED_0_B_SIGNED_1_A_WIDTH_4_B_WIDTH_6_Y_WIDTH_3.v; hierarchy -top sat_sshr_A_SIGNED_0_B_SIGNED_1_A_WIDTH_4_B_WIDTH_6_Y_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sshr_A_SIGNED_0_B_SIGNED_1_A_WIDTH_4_B_WIDTH_6_Y_WIDTH_3' -q -q 2>/dev/null || echo sat_sshr_A_SIGNED_0_B_SIGNED_1_A_WIDTH_4_B_WIDTH_6_Y_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sshr_A_SIGNED_1_B_SIGNED_0_A_WIDTH_4_B_WIDTH_6_Y_WIDTH_3.v; hierarchy -top sat_sshr_A_SIGNED_1_B_SIGNED_0_A_WIDTH_4_B_WIDTH_6_Y_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sshr_A_SIGNED_1_B_SIGNED_0_A_WIDTH_4_B_WIDTH_6_Y_WIDTH_3' -q -q 2>/dev/null || echo sat_sshr_A_SIGNED_1_B_SIGNED_0_A_WIDTH_4_B_WIDTH_6_Y_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sshr_A_SIGNED_1_B_SIGNED_1_A_WIDTH_4_B_WIDTH_6_Y_WIDTH_3.v; hierarchy -top sat_sshr_A_SIGNED_1_B_SIGNED_1_A_WIDTH_4_B_WIDTH_6_Y_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sshr_A_SIGNED_1_B_SIGNED_1_A_WIDTH_4_B_WIDTH_6_Y_WIDTH_3' -q -q 2>/dev/null || echo sat_sshr_A_SIGNED_1_B_SIGNED_1_A_WIDTH_4_B_WIDTH_6_Y_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sshr_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_4.v; hierarchy -top sat_sshr_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sshr_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_sshr_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sshr_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_4.v; hierarchy -top sat_sshr_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sshr_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_sshr_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sshr_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_4.v; hierarchy -top sat_sshr_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sshr_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_sshr_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sshr_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_4.v; hierarchy -top sat_sshr_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sshr_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_sshr_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sshr_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_3.v; hierarchy -top sat_sshr_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sshr_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_3' -q -q 2>/dev/null || echo sat_sshr_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sshr_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_3.v; hierarchy -top sat_sshr_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sshr_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_3' -q -q 2>/dev/null || echo sat_sshr_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sshr_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_3.v; hierarchy -top sat_sshr_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sshr_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_3' -q -q 2>/dev/null || echo sat_sshr_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sshr_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_3.v; hierarchy -top sat_sshr_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sshr_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_3' -q -q 2>/dev/null || echo sat_sshr_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sshr_A_SIGNED_0_B_SIGNED_0_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_1.v; hierarchy -top sat_sshr_A_SIGNED_0_B_SIGNED_0_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sshr_A_SIGNED_0_B_SIGNED_0_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_sshr_A_SIGNED_0_B_SIGNED_0_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sshr_A_SIGNED_0_B_SIGNED_1_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_1.v; hierarchy -top sat_sshr_A_SIGNED_0_B_SIGNED_1_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sshr_A_SIGNED_0_B_SIGNED_1_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_sshr_A_SIGNED_0_B_SIGNED_1_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sshr_A_SIGNED_1_B_SIGNED_0_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_1.v; hierarchy -top sat_sshr_A_SIGNED_1_B_SIGNED_0_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sshr_A_SIGNED_1_B_SIGNED_0_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_sshr_A_SIGNED_1_B_SIGNED_0_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sshr_A_SIGNED_1_B_SIGNED_1_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_1.v; hierarchy -top sat_sshr_A_SIGNED_1_B_SIGNED_1_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sshr_A_SIGNED_1_B_SIGNED_1_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_sshr_A_SIGNED_1_B_SIGNED_1_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sshr_A_SIGNED_0_B_SIGNED_0_A_WIDTH_8_B_WIDTH_6_Y_WIDTH_1.v; hierarchy -top sat_sshr_A_SIGNED_0_B_SIGNED_0_A_WIDTH_8_B_WIDTH_6_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sshr_A_SIGNED_0_B_SIGNED_0_A_WIDTH_8_B_WIDTH_6_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_sshr_A_SIGNED_0_B_SIGNED_0_A_WIDTH_8_B_WIDTH_6_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sshr_A_SIGNED_0_B_SIGNED_1_A_WIDTH_8_B_WIDTH_6_Y_WIDTH_1.v; hierarchy -top sat_sshr_A_SIGNED_0_B_SIGNED_1_A_WIDTH_8_B_WIDTH_6_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sshr_A_SIGNED_0_B_SIGNED_1_A_WIDTH_8_B_WIDTH_6_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_sshr_A_SIGNED_0_B_SIGNED_1_A_WIDTH_8_B_WIDTH_6_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sshr_A_SIGNED_1_B_SIGNED_0_A_WIDTH_8_B_WIDTH_6_Y_WIDTH_1.v; hierarchy -top sat_sshr_A_SIGNED_1_B_SIGNED_0_A_WIDTH_8_B_WIDTH_6_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sshr_A_SIGNED_1_B_SIGNED_0_A_WIDTH_8_B_WIDTH_6_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_sshr_A_SIGNED_1_B_SIGNED_0_A_WIDTH_8_B_WIDTH_6_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sshr_A_SIGNED_1_B_SIGNED_1_A_WIDTH_8_B_WIDTH_6_Y_WIDTH_1.v; hierarchy -top sat_sshr_A_SIGNED_1_B_SIGNED_1_A_WIDTH_8_B_WIDTH_6_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sshr_A_SIGNED_1_B_SIGNED_1_A_WIDTH_8_B_WIDTH_6_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_sshr_A_SIGNED_1_B_SIGNED_1_A_WIDTH_8_B_WIDTH_6_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sshr_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1.v; hierarchy -top sat_sshr_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sshr_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_sshr_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sshr_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1.v; hierarchy -top sat_sshr_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sshr_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_sshr_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sshr_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1.v; hierarchy -top sat_sshr_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sshr_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_sshr_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sshr_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1.v; hierarchy -top sat_sshr_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sshr_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_sshr_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sshr_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_4_Y_WIDTH_6.v; hierarchy -top sat_sshr_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_4_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sshr_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_4_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_sshr_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_4_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sshr_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_4_Y_WIDTH_6.v; hierarchy -top sat_sshr_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_4_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sshr_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_4_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_sshr_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_4_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sshr_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_4_Y_WIDTH_6.v; hierarchy -top sat_sshr_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_4_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sshr_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_4_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_sshr_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_4_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sshr_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_4_Y_WIDTH_6.v; hierarchy -top sat_sshr_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_4_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sshr_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_4_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_sshr_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_4_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sshr_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_4.v; hierarchy -top sat_sshr_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sshr_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_sshr_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sshr_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_4.v; hierarchy -top sat_sshr_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sshr_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_sshr_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sshr_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_4.v; hierarchy -top sat_sshr_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sshr_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_sshr_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sshr_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_4.v; hierarchy -top sat_sshr_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sshr_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_sshr_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sshr_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_8_Y_WIDTH_4.v; hierarchy -top sat_sshr_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_8_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sshr_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_8_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_sshr_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_8_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sshr_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_8_Y_WIDTH_4.v; hierarchy -top sat_sshr_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_8_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sshr_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_8_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_sshr_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_8_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sshr_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_8_Y_WIDTH_4.v; hierarchy -top sat_sshr_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_8_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sshr_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_8_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_sshr_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_8_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sshr_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_8_Y_WIDTH_4.v; hierarchy -top sat_sshr_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_8_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sshr_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_8_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_sshr_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_8_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sshr_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_7.v; hierarchy -top sat_sshr_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sshr_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_sshr_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sshr_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_7.v; hierarchy -top sat_sshr_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sshr_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_sshr_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sshr_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_7.v; hierarchy -top sat_sshr_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sshr_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_sshr_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sshr_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_7.v; hierarchy -top sat_sshr_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sshr_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_sshr_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sshr_A_SIGNED_0_B_SIGNED_0_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_6.v; hierarchy -top sat_sshr_A_SIGNED_0_B_SIGNED_0_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sshr_A_SIGNED_0_B_SIGNED_0_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_sshr_A_SIGNED_0_B_SIGNED_0_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sshr_A_SIGNED_0_B_SIGNED_1_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_6.v; hierarchy -top sat_sshr_A_SIGNED_0_B_SIGNED_1_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sshr_A_SIGNED_0_B_SIGNED_1_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_sshr_A_SIGNED_0_B_SIGNED_1_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sshr_A_SIGNED_1_B_SIGNED_0_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_6.v; hierarchy -top sat_sshr_A_SIGNED_1_B_SIGNED_0_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sshr_A_SIGNED_1_B_SIGNED_0_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_sshr_A_SIGNED_1_B_SIGNED_0_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sshr_A_SIGNED_1_B_SIGNED_1_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_6.v; hierarchy -top sat_sshr_A_SIGNED_1_B_SIGNED_1_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sshr_A_SIGNED_1_B_SIGNED_1_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_sshr_A_SIGNED_1_B_SIGNED_1_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sshr_A_SIGNED_0_B_SIGNED_0_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_2.v; hierarchy -top sat_sshr_A_SIGNED_0_B_SIGNED_0_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sshr_A_SIGNED_0_B_SIGNED_0_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_sshr_A_SIGNED_0_B_SIGNED_0_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sshr_A_SIGNED_0_B_SIGNED_1_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_2.v; hierarchy -top sat_sshr_A_SIGNED_0_B_SIGNED_1_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sshr_A_SIGNED_0_B_SIGNED_1_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_sshr_A_SIGNED_0_B_SIGNED_1_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sshr_A_SIGNED_1_B_SIGNED_0_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_2.v; hierarchy -top sat_sshr_A_SIGNED_1_B_SIGNED_0_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sshr_A_SIGNED_1_B_SIGNED_0_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_sshr_A_SIGNED_1_B_SIGNED_0_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sshr_A_SIGNED_1_B_SIGNED_1_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_2.v; hierarchy -top sat_sshr_A_SIGNED_1_B_SIGNED_1_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sshr_A_SIGNED_1_B_SIGNED_1_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_sshr_A_SIGNED_1_B_SIGNED_1_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sshr_A_SIGNED_0_B_SIGNED_0_A_WIDTH_9_B_WIDTH_8_Y_WIDTH_2.v; hierarchy -top sat_sshr_A_SIGNED_0_B_SIGNED_0_A_WIDTH_9_B_WIDTH_8_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sshr_A_SIGNED_0_B_SIGNED_0_A_WIDTH_9_B_WIDTH_8_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_sshr_A_SIGNED_0_B_SIGNED_0_A_WIDTH_9_B_WIDTH_8_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sshr_A_SIGNED_0_B_SIGNED_1_A_WIDTH_9_B_WIDTH_8_Y_WIDTH_2.v; hierarchy -top sat_sshr_A_SIGNED_0_B_SIGNED_1_A_WIDTH_9_B_WIDTH_8_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sshr_A_SIGNED_0_B_SIGNED_1_A_WIDTH_9_B_WIDTH_8_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_sshr_A_SIGNED_0_B_SIGNED_1_A_WIDTH_9_B_WIDTH_8_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sshr_A_SIGNED_1_B_SIGNED_0_A_WIDTH_9_B_WIDTH_8_Y_WIDTH_2.v; hierarchy -top sat_sshr_A_SIGNED_1_B_SIGNED_0_A_WIDTH_9_B_WIDTH_8_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sshr_A_SIGNED_1_B_SIGNED_0_A_WIDTH_9_B_WIDTH_8_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_sshr_A_SIGNED_1_B_SIGNED_0_A_WIDTH_9_B_WIDTH_8_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sshr_A_SIGNED_1_B_SIGNED_1_A_WIDTH_9_B_WIDTH_8_Y_WIDTH_2.v; hierarchy -top sat_sshr_A_SIGNED_1_B_SIGNED_1_A_WIDTH_9_B_WIDTH_8_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sshr_A_SIGNED_1_B_SIGNED_1_A_WIDTH_9_B_WIDTH_8_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_sshr_A_SIGNED_1_B_SIGNED_1_A_WIDTH_9_B_WIDTH_8_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sshr_A_SIGNED_0_B_SIGNED_0_A_WIDTH_10_B_WIDTH_1_Y_WIDTH_8.v; hierarchy -top sat_sshr_A_SIGNED_0_B_SIGNED_0_A_WIDTH_10_B_WIDTH_1_Y_WIDTH_8; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sshr_A_SIGNED_0_B_SIGNED_0_A_WIDTH_10_B_WIDTH_1_Y_WIDTH_8' -q -q 2>/dev/null || echo sat_sshr_A_SIGNED_0_B_SIGNED_0_A_WIDTH_10_B_WIDTH_1_Y_WIDTH_8 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sshr_A_SIGNED_0_B_SIGNED_1_A_WIDTH_10_B_WIDTH_1_Y_WIDTH_8.v; hierarchy -top sat_sshr_A_SIGNED_0_B_SIGNED_1_A_WIDTH_10_B_WIDTH_1_Y_WIDTH_8; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sshr_A_SIGNED_0_B_SIGNED_1_A_WIDTH_10_B_WIDTH_1_Y_WIDTH_8' -q -q 2>/dev/null || echo sat_sshr_A_SIGNED_0_B_SIGNED_1_A_WIDTH_10_B_WIDTH_1_Y_WIDTH_8 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sshr_A_SIGNED_1_B_SIGNED_0_A_WIDTH_10_B_WIDTH_1_Y_WIDTH_8.v; hierarchy -top sat_sshr_A_SIGNED_1_B_SIGNED_0_A_WIDTH_10_B_WIDTH_1_Y_WIDTH_8; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sshr_A_SIGNED_1_B_SIGNED_0_A_WIDTH_10_B_WIDTH_1_Y_WIDTH_8' -q -q 2>/dev/null || echo sat_sshr_A_SIGNED_1_B_SIGNED_0_A_WIDTH_10_B_WIDTH_1_Y_WIDTH_8 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sshr_A_SIGNED_1_B_SIGNED_1_A_WIDTH_10_B_WIDTH_1_Y_WIDTH_8.v; hierarchy -top sat_sshr_A_SIGNED_1_B_SIGNED_1_A_WIDTH_10_B_WIDTH_1_Y_WIDTH_8; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sshr_A_SIGNED_1_B_SIGNED_1_A_WIDTH_10_B_WIDTH_1_Y_WIDTH_8' -q -q 2>/dev/null || echo sat_sshr_A_SIGNED_1_B_SIGNED_1_A_WIDTH_10_B_WIDTH_1_Y_WIDTH_8 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sshr_A_SIGNED_0_B_SIGNED_0_A_WIDTH_7_B_WIDTH_2_Y_WIDTH_3.v; hierarchy -top sat_sshr_A_SIGNED_0_B_SIGNED_0_A_WIDTH_7_B_WIDTH_2_Y_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sshr_A_SIGNED_0_B_SIGNED_0_A_WIDTH_7_B_WIDTH_2_Y_WIDTH_3' -q -q 2>/dev/null || echo sat_sshr_A_SIGNED_0_B_SIGNED_0_A_WIDTH_7_B_WIDTH_2_Y_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sshr_A_SIGNED_0_B_SIGNED_1_A_WIDTH_7_B_WIDTH_2_Y_WIDTH_3.v; hierarchy -top sat_sshr_A_SIGNED_0_B_SIGNED_1_A_WIDTH_7_B_WIDTH_2_Y_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sshr_A_SIGNED_0_B_SIGNED_1_A_WIDTH_7_B_WIDTH_2_Y_WIDTH_3' -q -q 2>/dev/null || echo sat_sshr_A_SIGNED_0_B_SIGNED_1_A_WIDTH_7_B_WIDTH_2_Y_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sshr_A_SIGNED_1_B_SIGNED_0_A_WIDTH_7_B_WIDTH_2_Y_WIDTH_3.v; hierarchy -top sat_sshr_A_SIGNED_1_B_SIGNED_0_A_WIDTH_7_B_WIDTH_2_Y_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sshr_A_SIGNED_1_B_SIGNED_0_A_WIDTH_7_B_WIDTH_2_Y_WIDTH_3' -q -q 2>/dev/null || echo sat_sshr_A_SIGNED_1_B_SIGNED_0_A_WIDTH_7_B_WIDTH_2_Y_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sshr_A_SIGNED_1_B_SIGNED_1_A_WIDTH_7_B_WIDTH_2_Y_WIDTH_3.v; hierarchy -top sat_sshr_A_SIGNED_1_B_SIGNED_1_A_WIDTH_7_B_WIDTH_2_Y_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sshr_A_SIGNED_1_B_SIGNED_1_A_WIDTH_7_B_WIDTH_2_Y_WIDTH_3' -q -q 2>/dev/null || echo sat_sshr_A_SIGNED_1_B_SIGNED_1_A_WIDTH_7_B_WIDTH_2_Y_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sshr_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_1_Y_WIDTH_6.v; hierarchy -top sat_sshr_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_1_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sshr_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_1_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_sshr_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_1_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sshr_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_1_Y_WIDTH_6.v; hierarchy -top sat_sshr_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_1_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sshr_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_1_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_sshr_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_1_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sshr_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_1_Y_WIDTH_6.v; hierarchy -top sat_sshr_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_1_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sshr_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_1_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_sshr_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_1_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sshr_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_1_Y_WIDTH_6.v; hierarchy -top sat_sshr_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_1_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sshr_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_1_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_sshr_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_1_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sshr_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_1.v; hierarchy -top sat_sshr_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sshr_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_sshr_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sshr_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_1.v; hierarchy -top sat_sshr_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sshr_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_sshr_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sshr_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_1.v; hierarchy -top sat_sshr_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sshr_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_sshr_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sshr_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_1.v; hierarchy -top sat_sshr_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sshr_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_sshr_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sshr_A_SIGNED_0_B_SIGNED_0_A_WIDTH_1_B_WIDTH_9_Y_WIDTH_5.v; hierarchy -top sat_sshr_A_SIGNED_0_B_SIGNED_0_A_WIDTH_1_B_WIDTH_9_Y_WIDTH_5; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sshr_A_SIGNED_0_B_SIGNED_0_A_WIDTH_1_B_WIDTH_9_Y_WIDTH_5' -q -q 2>/dev/null || echo sat_sshr_A_SIGNED_0_B_SIGNED_0_A_WIDTH_1_B_WIDTH_9_Y_WIDTH_5 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sshr_A_SIGNED_0_B_SIGNED_1_A_WIDTH_1_B_WIDTH_9_Y_WIDTH_5.v; hierarchy -top sat_sshr_A_SIGNED_0_B_SIGNED_1_A_WIDTH_1_B_WIDTH_9_Y_WIDTH_5; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sshr_A_SIGNED_0_B_SIGNED_1_A_WIDTH_1_B_WIDTH_9_Y_WIDTH_5' -q -q 2>/dev/null || echo sat_sshr_A_SIGNED_0_B_SIGNED_1_A_WIDTH_1_B_WIDTH_9_Y_WIDTH_5 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sshr_A_SIGNED_1_B_SIGNED_0_A_WIDTH_1_B_WIDTH_9_Y_WIDTH_5.v; hierarchy -top sat_sshr_A_SIGNED_1_B_SIGNED_0_A_WIDTH_1_B_WIDTH_9_Y_WIDTH_5; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sshr_A_SIGNED_1_B_SIGNED_0_A_WIDTH_1_B_WIDTH_9_Y_WIDTH_5' -q -q 2>/dev/null || echo sat_sshr_A_SIGNED_1_B_SIGNED_0_A_WIDTH_1_B_WIDTH_9_Y_WIDTH_5 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sshr_A_SIGNED_1_B_SIGNED_1_A_WIDTH_1_B_WIDTH_9_Y_WIDTH_5.v; hierarchy -top sat_sshr_A_SIGNED_1_B_SIGNED_1_A_WIDTH_1_B_WIDTH_9_Y_WIDTH_5; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sshr_A_SIGNED_1_B_SIGNED_1_A_WIDTH_1_B_WIDTH_9_Y_WIDTH_5' -q -q 2>/dev/null || echo sat_sshr_A_SIGNED_1_B_SIGNED_1_A_WIDTH_1_B_WIDTH_9_Y_WIDTH_5 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sshr_A_SIGNED_0_B_SIGNED_0_A_WIDTH_1_B_WIDTH_2_Y_WIDTH_7.v; hierarchy -top sat_sshr_A_SIGNED_0_B_SIGNED_0_A_WIDTH_1_B_WIDTH_2_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sshr_A_SIGNED_0_B_SIGNED_0_A_WIDTH_1_B_WIDTH_2_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_sshr_A_SIGNED_0_B_SIGNED_0_A_WIDTH_1_B_WIDTH_2_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sshr_A_SIGNED_0_B_SIGNED_1_A_WIDTH_1_B_WIDTH_2_Y_WIDTH_7.v; hierarchy -top sat_sshr_A_SIGNED_0_B_SIGNED_1_A_WIDTH_1_B_WIDTH_2_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sshr_A_SIGNED_0_B_SIGNED_1_A_WIDTH_1_B_WIDTH_2_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_sshr_A_SIGNED_0_B_SIGNED_1_A_WIDTH_1_B_WIDTH_2_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sshr_A_SIGNED_1_B_SIGNED_0_A_WIDTH_1_B_WIDTH_2_Y_WIDTH_7.v; hierarchy -top sat_sshr_A_SIGNED_1_B_SIGNED_0_A_WIDTH_1_B_WIDTH_2_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sshr_A_SIGNED_1_B_SIGNED_0_A_WIDTH_1_B_WIDTH_2_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_sshr_A_SIGNED_1_B_SIGNED_0_A_WIDTH_1_B_WIDTH_2_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sshr_A_SIGNED_1_B_SIGNED_1_A_WIDTH_1_B_WIDTH_2_Y_WIDTH_7.v; hierarchy -top sat_sshr_A_SIGNED_1_B_SIGNED_1_A_WIDTH_1_B_WIDTH_2_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sshr_A_SIGNED_1_B_SIGNED_1_A_WIDTH_1_B_WIDTH_2_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_sshr_A_SIGNED_1_B_SIGNED_1_A_WIDTH_1_B_WIDTH_2_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sshr_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4.v; hierarchy -top sat_sshr_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sshr_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_sshr_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sshr_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4.v; hierarchy -top sat_sshr_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sshr_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_sshr_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sshr_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4.v; hierarchy -top sat_sshr_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sshr_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_sshr_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sshr_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4.v; hierarchy -top sat_sshr_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sshr_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_sshr_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sshr_A_SIGNED_0_B_SIGNED_0_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_8.v; hierarchy -top sat_sshr_A_SIGNED_0_B_SIGNED_0_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_8; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sshr_A_SIGNED_0_B_SIGNED_0_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_8' -q -q 2>/dev/null || echo sat_sshr_A_SIGNED_0_B_SIGNED_0_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_8 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sshr_A_SIGNED_0_B_SIGNED_1_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_8.v; hierarchy -top sat_sshr_A_SIGNED_0_B_SIGNED_1_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_8; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sshr_A_SIGNED_0_B_SIGNED_1_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_8' -q -q 2>/dev/null || echo sat_sshr_A_SIGNED_0_B_SIGNED_1_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_8 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sshr_A_SIGNED_1_B_SIGNED_0_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_8.v; hierarchy -top sat_sshr_A_SIGNED_1_B_SIGNED_0_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_8; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sshr_A_SIGNED_1_B_SIGNED_0_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_8' -q -q 2>/dev/null || echo sat_sshr_A_SIGNED_1_B_SIGNED_0_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_8 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sshr_A_SIGNED_1_B_SIGNED_1_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_8.v; hierarchy -top sat_sshr_A_SIGNED_1_B_SIGNED_1_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_8; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sshr_A_SIGNED_1_B_SIGNED_1_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_8' -q -q 2>/dev/null || echo sat_sshr_A_SIGNED_1_B_SIGNED_1_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_8 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sshr_A_SIGNED_0_B_SIGNED_0_A_WIDTH_5_B_WIDTH_1_Y_WIDTH_5.v; hierarchy -top sat_sshr_A_SIGNED_0_B_SIGNED_0_A_WIDTH_5_B_WIDTH_1_Y_WIDTH_5; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sshr_A_SIGNED_0_B_SIGNED_0_A_WIDTH_5_B_WIDTH_1_Y_WIDTH_5' -q -q 2>/dev/null || echo sat_sshr_A_SIGNED_0_B_SIGNED_0_A_WIDTH_5_B_WIDTH_1_Y_WIDTH_5 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sshr_A_SIGNED_0_B_SIGNED_1_A_WIDTH_5_B_WIDTH_1_Y_WIDTH_5.v; hierarchy -top sat_sshr_A_SIGNED_0_B_SIGNED_1_A_WIDTH_5_B_WIDTH_1_Y_WIDTH_5; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sshr_A_SIGNED_0_B_SIGNED_1_A_WIDTH_5_B_WIDTH_1_Y_WIDTH_5' -q -q 2>/dev/null || echo sat_sshr_A_SIGNED_0_B_SIGNED_1_A_WIDTH_5_B_WIDTH_1_Y_WIDTH_5 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sshr_A_SIGNED_1_B_SIGNED_0_A_WIDTH_5_B_WIDTH_1_Y_WIDTH_5.v; hierarchy -top sat_sshr_A_SIGNED_1_B_SIGNED_0_A_WIDTH_5_B_WIDTH_1_Y_WIDTH_5; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sshr_A_SIGNED_1_B_SIGNED_0_A_WIDTH_5_B_WIDTH_1_Y_WIDTH_5' -q -q 2>/dev/null || echo sat_sshr_A_SIGNED_1_B_SIGNED_0_A_WIDTH_5_B_WIDTH_1_Y_WIDTH_5 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sshr_A_SIGNED_1_B_SIGNED_1_A_WIDTH_5_B_WIDTH_1_Y_WIDTH_5.v; hierarchy -top sat_sshr_A_SIGNED_1_B_SIGNED_1_A_WIDTH_5_B_WIDTH_1_Y_WIDTH_5; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sshr_A_SIGNED_1_B_SIGNED_1_A_WIDTH_5_B_WIDTH_1_Y_WIDTH_5' -q -q 2>/dev/null || echo sat_sshr_A_SIGNED_1_B_SIGNED_1_A_WIDTH_5_B_WIDTH_1_Y_WIDTH_5 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sshr_A_SIGNED_0_B_SIGNED_0_A_WIDTH_7_B_WIDTH_1_Y_WIDTH_5.v; hierarchy -top sat_sshr_A_SIGNED_0_B_SIGNED_0_A_WIDTH_7_B_WIDTH_1_Y_WIDTH_5; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sshr_A_SIGNED_0_B_SIGNED_0_A_WIDTH_7_B_WIDTH_1_Y_WIDTH_5' -q -q 2>/dev/null || echo sat_sshr_A_SIGNED_0_B_SIGNED_0_A_WIDTH_7_B_WIDTH_1_Y_WIDTH_5 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sshr_A_SIGNED_0_B_SIGNED_1_A_WIDTH_7_B_WIDTH_1_Y_WIDTH_5.v; hierarchy -top sat_sshr_A_SIGNED_0_B_SIGNED_1_A_WIDTH_7_B_WIDTH_1_Y_WIDTH_5; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sshr_A_SIGNED_0_B_SIGNED_1_A_WIDTH_7_B_WIDTH_1_Y_WIDTH_5' -q -q 2>/dev/null || echo sat_sshr_A_SIGNED_0_B_SIGNED_1_A_WIDTH_7_B_WIDTH_1_Y_WIDTH_5 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sshr_A_SIGNED_1_B_SIGNED_0_A_WIDTH_7_B_WIDTH_1_Y_WIDTH_5.v; hierarchy -top sat_sshr_A_SIGNED_1_B_SIGNED_0_A_WIDTH_7_B_WIDTH_1_Y_WIDTH_5; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sshr_A_SIGNED_1_B_SIGNED_0_A_WIDTH_7_B_WIDTH_1_Y_WIDTH_5' -q -q 2>/dev/null || echo sat_sshr_A_SIGNED_1_B_SIGNED_0_A_WIDTH_7_B_WIDTH_1_Y_WIDTH_5 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sshr_A_SIGNED_1_B_SIGNED_1_A_WIDTH_7_B_WIDTH_1_Y_WIDTH_5.v; hierarchy -top sat_sshr_A_SIGNED_1_B_SIGNED_1_A_WIDTH_7_B_WIDTH_1_Y_WIDTH_5; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sshr_A_SIGNED_1_B_SIGNED_1_A_WIDTH_7_B_WIDTH_1_Y_WIDTH_5' -q -q 2>/dev/null || echo sat_sshr_A_SIGNED_1_B_SIGNED_1_A_WIDTH_7_B_WIDTH_1_Y_WIDTH_5 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sshr_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_2.v; hierarchy -top sat_sshr_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sshr_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_sshr_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sshr_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_2.v; hierarchy -top sat_sshr_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sshr_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_sshr_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sshr_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_2.v; hierarchy -top sat_sshr_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sshr_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_sshr_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sshr_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_2.v; hierarchy -top sat_sshr_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sshr_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_sshr_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sshr_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_5.v; hierarchy -top sat_sshr_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_5; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sshr_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_5' -q -q 2>/dev/null || echo sat_sshr_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_5 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sshr_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_5.v; hierarchy -top sat_sshr_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_5; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sshr_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_5' -q -q 2>/dev/null || echo sat_sshr_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_5 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sshr_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_5.v; hierarchy -top sat_sshr_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_5; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sshr_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_5' -q -q 2>/dev/null || echo sat_sshr_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_5 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sshr_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_5.v; hierarchy -top sat_sshr_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_5; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sshr_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_5' -q -q 2>/dev/null || echo sat_sshr_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_5 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sshr_A_SIGNED_0_B_SIGNED_0_A_WIDTH_9_B_WIDTH_5_Y_WIDTH_3.v; hierarchy -top sat_sshr_A_SIGNED_0_B_SIGNED_0_A_WIDTH_9_B_WIDTH_5_Y_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sshr_A_SIGNED_0_B_SIGNED_0_A_WIDTH_9_B_WIDTH_5_Y_WIDTH_3' -q -q 2>/dev/null || echo sat_sshr_A_SIGNED_0_B_SIGNED_0_A_WIDTH_9_B_WIDTH_5_Y_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sshr_A_SIGNED_0_B_SIGNED_1_A_WIDTH_9_B_WIDTH_5_Y_WIDTH_3.v; hierarchy -top sat_sshr_A_SIGNED_0_B_SIGNED_1_A_WIDTH_9_B_WIDTH_5_Y_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sshr_A_SIGNED_0_B_SIGNED_1_A_WIDTH_9_B_WIDTH_5_Y_WIDTH_3' -q -q 2>/dev/null || echo sat_sshr_A_SIGNED_0_B_SIGNED_1_A_WIDTH_9_B_WIDTH_5_Y_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sshr_A_SIGNED_1_B_SIGNED_0_A_WIDTH_9_B_WIDTH_5_Y_WIDTH_3.v; hierarchy -top sat_sshr_A_SIGNED_1_B_SIGNED_0_A_WIDTH_9_B_WIDTH_5_Y_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sshr_A_SIGNED_1_B_SIGNED_0_A_WIDTH_9_B_WIDTH_5_Y_WIDTH_3' -q -q 2>/dev/null || echo sat_sshr_A_SIGNED_1_B_SIGNED_0_A_WIDTH_9_B_WIDTH_5_Y_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sshr_A_SIGNED_1_B_SIGNED_1_A_WIDTH_9_B_WIDTH_5_Y_WIDTH_3.v; hierarchy -top sat_sshr_A_SIGNED_1_B_SIGNED_1_A_WIDTH_9_B_WIDTH_5_Y_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sshr_A_SIGNED_1_B_SIGNED_1_A_WIDTH_9_B_WIDTH_5_Y_WIDTH_3' -q -q 2>/dev/null || echo sat_sshr_A_SIGNED_1_B_SIGNED_1_A_WIDTH_9_B_WIDTH_5_Y_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sshr_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_10.v; hierarchy -top sat_sshr_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_10; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sshr_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_10' -q -q 2>/dev/null || echo sat_sshr_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_10 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sshr_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_10.v; hierarchy -top sat_sshr_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_10; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sshr_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_10' -q -q 2>/dev/null || echo sat_sshr_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_10 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sshr_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_10.v; hierarchy -top sat_sshr_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_10; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sshr_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_10' -q -q 2>/dev/null || echo sat_sshr_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_10 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sshr_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_10.v; hierarchy -top sat_sshr_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_10; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sshr_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_10' -q -q 2>/dev/null || echo sat_sshr_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_10 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sshr_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1.v; hierarchy -top sat_sshr_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sshr_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_sshr_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sshr_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1.v; hierarchy -top sat_sshr_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sshr_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_sshr_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sshr_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1.v; hierarchy -top sat_sshr_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sshr_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_sshr_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sshr_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1.v; hierarchy -top sat_sshr_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sshr_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_sshr_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sshr_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_2.v; hierarchy -top sat_sshr_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sshr_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_sshr_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sshr_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_2.v; hierarchy -top sat_sshr_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sshr_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_sshr_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sshr_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_2.v; hierarchy -top sat_sshr_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sshr_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_sshr_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sshr_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_2.v; hierarchy -top sat_sshr_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sshr_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_sshr_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sshr_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_5_Y_WIDTH_2.v; hierarchy -top sat_sshr_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_5_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sshr_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_5_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_sshr_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_5_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sshr_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_5_Y_WIDTH_2.v; hierarchy -top sat_sshr_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_5_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sshr_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_5_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_sshr_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_5_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sshr_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_5_Y_WIDTH_2.v; hierarchy -top sat_sshr_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_5_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sshr_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_5_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_sshr_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_5_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sshr_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_5_Y_WIDTH_2.v; hierarchy -top sat_sshr_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_5_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sshr_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_5_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_sshr_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_5_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sshr_A_SIGNED_0_B_SIGNED_0_A_WIDTH_1_B_WIDTH_5_Y_WIDTH_3.v; hierarchy -top sat_sshr_A_SIGNED_0_B_SIGNED_0_A_WIDTH_1_B_WIDTH_5_Y_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sshr_A_SIGNED_0_B_SIGNED_0_A_WIDTH_1_B_WIDTH_5_Y_WIDTH_3' -q -q 2>/dev/null || echo sat_sshr_A_SIGNED_0_B_SIGNED_0_A_WIDTH_1_B_WIDTH_5_Y_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sshr_A_SIGNED_0_B_SIGNED_1_A_WIDTH_1_B_WIDTH_5_Y_WIDTH_3.v; hierarchy -top sat_sshr_A_SIGNED_0_B_SIGNED_1_A_WIDTH_1_B_WIDTH_5_Y_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sshr_A_SIGNED_0_B_SIGNED_1_A_WIDTH_1_B_WIDTH_5_Y_WIDTH_3' -q -q 2>/dev/null || echo sat_sshr_A_SIGNED_0_B_SIGNED_1_A_WIDTH_1_B_WIDTH_5_Y_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sshr_A_SIGNED_1_B_SIGNED_0_A_WIDTH_1_B_WIDTH_5_Y_WIDTH_3.v; hierarchy -top sat_sshr_A_SIGNED_1_B_SIGNED_0_A_WIDTH_1_B_WIDTH_5_Y_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sshr_A_SIGNED_1_B_SIGNED_0_A_WIDTH_1_B_WIDTH_5_Y_WIDTH_3' -q -q 2>/dev/null || echo sat_sshr_A_SIGNED_1_B_SIGNED_0_A_WIDTH_1_B_WIDTH_5_Y_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sshr_A_SIGNED_1_B_SIGNED_1_A_WIDTH_1_B_WIDTH_5_Y_WIDTH_3.v; hierarchy -top sat_sshr_A_SIGNED_1_B_SIGNED_1_A_WIDTH_1_B_WIDTH_5_Y_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sshr_A_SIGNED_1_B_SIGNED_1_A_WIDTH_1_B_WIDTH_5_Y_WIDTH_3' -q -q 2>/dev/null || echo sat_sshr_A_SIGNED_1_B_SIGNED_1_A_WIDTH_1_B_WIDTH_5_Y_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sshr_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_8_Y_WIDTH_9.v; hierarchy -top sat_sshr_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_8_Y_WIDTH_9; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sshr_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_8_Y_WIDTH_9' -q -q 2>/dev/null || echo sat_sshr_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_8_Y_WIDTH_9 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sshr_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_8_Y_WIDTH_9.v; hierarchy -top sat_sshr_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_8_Y_WIDTH_9; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sshr_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_8_Y_WIDTH_9' -q -q 2>/dev/null || echo sat_sshr_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_8_Y_WIDTH_9 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sshr_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_8_Y_WIDTH_9.v; hierarchy -top sat_sshr_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_8_Y_WIDTH_9; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sshr_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_8_Y_WIDTH_9' -q -q 2>/dev/null || echo sat_sshr_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_8_Y_WIDTH_9 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sshr_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_8_Y_WIDTH_9.v; hierarchy -top sat_sshr_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_8_Y_WIDTH_9; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sshr_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_8_Y_WIDTH_9' -q -q 2>/dev/null || echo sat_sshr_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_8_Y_WIDTH_9 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sshr_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_7_Y_WIDTH_2.v; hierarchy -top sat_sshr_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_7_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sshr_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_7_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_sshr_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_7_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sshr_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_7_Y_WIDTH_2.v; hierarchy -top sat_sshr_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_7_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sshr_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_7_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_sshr_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_7_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sshr_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_7_Y_WIDTH_2.v; hierarchy -top sat_sshr_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_7_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sshr_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_7_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_sshr_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_7_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sshr_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_7_Y_WIDTH_2.v; hierarchy -top sat_sshr_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_7_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sshr_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_7_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_sshr_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_7_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sshr_A_SIGNED_0_B_SIGNED_0_A_WIDTH_10_B_WIDTH_2_Y_WIDTH_2.v; hierarchy -top sat_sshr_A_SIGNED_0_B_SIGNED_0_A_WIDTH_10_B_WIDTH_2_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sshr_A_SIGNED_0_B_SIGNED_0_A_WIDTH_10_B_WIDTH_2_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_sshr_A_SIGNED_0_B_SIGNED_0_A_WIDTH_10_B_WIDTH_2_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sshr_A_SIGNED_0_B_SIGNED_1_A_WIDTH_10_B_WIDTH_2_Y_WIDTH_2.v; hierarchy -top sat_sshr_A_SIGNED_0_B_SIGNED_1_A_WIDTH_10_B_WIDTH_2_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sshr_A_SIGNED_0_B_SIGNED_1_A_WIDTH_10_B_WIDTH_2_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_sshr_A_SIGNED_0_B_SIGNED_1_A_WIDTH_10_B_WIDTH_2_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sshr_A_SIGNED_1_B_SIGNED_0_A_WIDTH_10_B_WIDTH_2_Y_WIDTH_2.v; hierarchy -top sat_sshr_A_SIGNED_1_B_SIGNED_0_A_WIDTH_10_B_WIDTH_2_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sshr_A_SIGNED_1_B_SIGNED_0_A_WIDTH_10_B_WIDTH_2_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_sshr_A_SIGNED_1_B_SIGNED_0_A_WIDTH_10_B_WIDTH_2_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sshr_A_SIGNED_1_B_SIGNED_1_A_WIDTH_10_B_WIDTH_2_Y_WIDTH_2.v; hierarchy -top sat_sshr_A_SIGNED_1_B_SIGNED_1_A_WIDTH_10_B_WIDTH_2_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sshr_A_SIGNED_1_B_SIGNED_1_A_WIDTH_10_B_WIDTH_2_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_sshr_A_SIGNED_1_B_SIGNED_1_A_WIDTH_10_B_WIDTH_2_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sshr_A_SIGNED_0_B_SIGNED_0_A_WIDTH_1_B_WIDTH_6_Y_WIDTH_7.v; hierarchy -top sat_sshr_A_SIGNED_0_B_SIGNED_0_A_WIDTH_1_B_WIDTH_6_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sshr_A_SIGNED_0_B_SIGNED_0_A_WIDTH_1_B_WIDTH_6_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_sshr_A_SIGNED_0_B_SIGNED_0_A_WIDTH_1_B_WIDTH_6_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sshr_A_SIGNED_0_B_SIGNED_1_A_WIDTH_1_B_WIDTH_6_Y_WIDTH_7.v; hierarchy -top sat_sshr_A_SIGNED_0_B_SIGNED_1_A_WIDTH_1_B_WIDTH_6_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sshr_A_SIGNED_0_B_SIGNED_1_A_WIDTH_1_B_WIDTH_6_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_sshr_A_SIGNED_0_B_SIGNED_1_A_WIDTH_1_B_WIDTH_6_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sshr_A_SIGNED_1_B_SIGNED_0_A_WIDTH_1_B_WIDTH_6_Y_WIDTH_7.v; hierarchy -top sat_sshr_A_SIGNED_1_B_SIGNED_0_A_WIDTH_1_B_WIDTH_6_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sshr_A_SIGNED_1_B_SIGNED_0_A_WIDTH_1_B_WIDTH_6_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_sshr_A_SIGNED_1_B_SIGNED_0_A_WIDTH_1_B_WIDTH_6_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sshr_A_SIGNED_1_B_SIGNED_1_A_WIDTH_1_B_WIDTH_6_Y_WIDTH_7.v; hierarchy -top sat_sshr_A_SIGNED_1_B_SIGNED_1_A_WIDTH_1_B_WIDTH_6_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sshr_A_SIGNED_1_B_SIGNED_1_A_WIDTH_1_B_WIDTH_6_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_sshr_A_SIGNED_1_B_SIGNED_1_A_WIDTH_1_B_WIDTH_6_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sshr_A_SIGNED_0_B_SIGNED_0_A_WIDTH_8_B_WIDTH_10_Y_WIDTH_2.v; hierarchy -top sat_sshr_A_SIGNED_0_B_SIGNED_0_A_WIDTH_8_B_WIDTH_10_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sshr_A_SIGNED_0_B_SIGNED_0_A_WIDTH_8_B_WIDTH_10_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_sshr_A_SIGNED_0_B_SIGNED_0_A_WIDTH_8_B_WIDTH_10_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sshr_A_SIGNED_0_B_SIGNED_1_A_WIDTH_8_B_WIDTH_10_Y_WIDTH_2.v; hierarchy -top sat_sshr_A_SIGNED_0_B_SIGNED_1_A_WIDTH_8_B_WIDTH_10_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sshr_A_SIGNED_0_B_SIGNED_1_A_WIDTH_8_B_WIDTH_10_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_sshr_A_SIGNED_0_B_SIGNED_1_A_WIDTH_8_B_WIDTH_10_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sshr_A_SIGNED_1_B_SIGNED_0_A_WIDTH_8_B_WIDTH_10_Y_WIDTH_2.v; hierarchy -top sat_sshr_A_SIGNED_1_B_SIGNED_0_A_WIDTH_8_B_WIDTH_10_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sshr_A_SIGNED_1_B_SIGNED_0_A_WIDTH_8_B_WIDTH_10_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_sshr_A_SIGNED_1_B_SIGNED_0_A_WIDTH_8_B_WIDTH_10_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sshr_A_SIGNED_1_B_SIGNED_1_A_WIDTH_8_B_WIDTH_10_Y_WIDTH_2.v; hierarchy -top sat_sshr_A_SIGNED_1_B_SIGNED_1_A_WIDTH_8_B_WIDTH_10_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sshr_A_SIGNED_1_B_SIGNED_1_A_WIDTH_8_B_WIDTH_10_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_sshr_A_SIGNED_1_B_SIGNED_1_A_WIDTH_8_B_WIDTH_10_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sshr_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_9.v; hierarchy -top sat_sshr_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_9; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sshr_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_9' -q -q 2>/dev/null || echo sat_sshr_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_9 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sshr_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_9.v; hierarchy -top sat_sshr_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_9; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sshr_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_9' -q -q 2>/dev/null || echo sat_sshr_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_9 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sshr_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_9.v; hierarchy -top sat_sshr_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_9; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sshr_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_9' -q -q 2>/dev/null || echo sat_sshr_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_9 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sshr_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_9.v; hierarchy -top sat_sshr_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_9; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sshr_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_9' -q -q 2>/dev/null || echo sat_sshr_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_9 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sshr_A_SIGNED_0_B_SIGNED_0_A_WIDTH_8_B_WIDTH_2_Y_WIDTH_2.v; hierarchy -top sat_sshr_A_SIGNED_0_B_SIGNED_0_A_WIDTH_8_B_WIDTH_2_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sshr_A_SIGNED_0_B_SIGNED_0_A_WIDTH_8_B_WIDTH_2_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_sshr_A_SIGNED_0_B_SIGNED_0_A_WIDTH_8_B_WIDTH_2_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sshr_A_SIGNED_0_B_SIGNED_1_A_WIDTH_8_B_WIDTH_2_Y_WIDTH_2.v; hierarchy -top sat_sshr_A_SIGNED_0_B_SIGNED_1_A_WIDTH_8_B_WIDTH_2_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sshr_A_SIGNED_0_B_SIGNED_1_A_WIDTH_8_B_WIDTH_2_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_sshr_A_SIGNED_0_B_SIGNED_1_A_WIDTH_8_B_WIDTH_2_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sshr_A_SIGNED_1_B_SIGNED_0_A_WIDTH_8_B_WIDTH_2_Y_WIDTH_2.v; hierarchy -top sat_sshr_A_SIGNED_1_B_SIGNED_0_A_WIDTH_8_B_WIDTH_2_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sshr_A_SIGNED_1_B_SIGNED_0_A_WIDTH_8_B_WIDTH_2_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_sshr_A_SIGNED_1_B_SIGNED_0_A_WIDTH_8_B_WIDTH_2_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sshr_A_SIGNED_1_B_SIGNED_1_A_WIDTH_8_B_WIDTH_2_Y_WIDTH_2.v; hierarchy -top sat_sshr_A_SIGNED_1_B_SIGNED_1_A_WIDTH_8_B_WIDTH_2_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sshr_A_SIGNED_1_B_SIGNED_1_A_WIDTH_8_B_WIDTH_2_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_sshr_A_SIGNED_1_B_SIGNED_1_A_WIDTH_8_B_WIDTH_2_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sshr_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_6.v; hierarchy -top sat_sshr_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sshr_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_sshr_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sshr_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_6.v; hierarchy -top sat_sshr_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sshr_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_sshr_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sshr_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_6.v; hierarchy -top sat_sshr_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sshr_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_sshr_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sshr_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_6.v; hierarchy -top sat_sshr_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sshr_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_sshr_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sshr_A_SIGNED_0_B_SIGNED_0_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_1.v; hierarchy -top sat_sshr_A_SIGNED_0_B_SIGNED_0_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sshr_A_SIGNED_0_B_SIGNED_0_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_sshr_A_SIGNED_0_B_SIGNED_0_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sshr_A_SIGNED_0_B_SIGNED_1_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_1.v; hierarchy -top sat_sshr_A_SIGNED_0_B_SIGNED_1_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sshr_A_SIGNED_0_B_SIGNED_1_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_sshr_A_SIGNED_0_B_SIGNED_1_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sshr_A_SIGNED_1_B_SIGNED_0_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_1.v; hierarchy -top sat_sshr_A_SIGNED_1_B_SIGNED_0_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sshr_A_SIGNED_1_B_SIGNED_0_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_sshr_A_SIGNED_1_B_SIGNED_0_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sshr_A_SIGNED_1_B_SIGNED_1_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_1.v; hierarchy -top sat_sshr_A_SIGNED_1_B_SIGNED_1_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sshr_A_SIGNED_1_B_SIGNED_1_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_sshr_A_SIGNED_1_B_SIGNED_1_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sshr_A_SIGNED_0_B_SIGNED_0_A_WIDTH_10_B_WIDTH_6_Y_WIDTH_8.v; hierarchy -top sat_sshr_A_SIGNED_0_B_SIGNED_0_A_WIDTH_10_B_WIDTH_6_Y_WIDTH_8; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sshr_A_SIGNED_0_B_SIGNED_0_A_WIDTH_10_B_WIDTH_6_Y_WIDTH_8' -q -q 2>/dev/null || echo sat_sshr_A_SIGNED_0_B_SIGNED_0_A_WIDTH_10_B_WIDTH_6_Y_WIDTH_8 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sshr_A_SIGNED_0_B_SIGNED_1_A_WIDTH_10_B_WIDTH_6_Y_WIDTH_8.v; hierarchy -top sat_sshr_A_SIGNED_0_B_SIGNED_1_A_WIDTH_10_B_WIDTH_6_Y_WIDTH_8; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sshr_A_SIGNED_0_B_SIGNED_1_A_WIDTH_10_B_WIDTH_6_Y_WIDTH_8' -q -q 2>/dev/null || echo sat_sshr_A_SIGNED_0_B_SIGNED_1_A_WIDTH_10_B_WIDTH_6_Y_WIDTH_8 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sshr_A_SIGNED_1_B_SIGNED_0_A_WIDTH_10_B_WIDTH_6_Y_WIDTH_8.v; hierarchy -top sat_sshr_A_SIGNED_1_B_SIGNED_0_A_WIDTH_10_B_WIDTH_6_Y_WIDTH_8; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sshr_A_SIGNED_1_B_SIGNED_0_A_WIDTH_10_B_WIDTH_6_Y_WIDTH_8' -q -q 2>/dev/null || echo sat_sshr_A_SIGNED_1_B_SIGNED_0_A_WIDTH_10_B_WIDTH_6_Y_WIDTH_8 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sshr_A_SIGNED_1_B_SIGNED_1_A_WIDTH_10_B_WIDTH_6_Y_WIDTH_8.v; hierarchy -top sat_sshr_A_SIGNED_1_B_SIGNED_1_A_WIDTH_10_B_WIDTH_6_Y_WIDTH_8; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sshr_A_SIGNED_1_B_SIGNED_1_A_WIDTH_10_B_WIDTH_6_Y_WIDTH_8' -q -q 2>/dev/null || echo sat_sshr_A_SIGNED_1_B_SIGNED_1_A_WIDTH_10_B_WIDTH_6_Y_WIDTH_8 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sshr_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_3.v; hierarchy -top sat_sshr_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sshr_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_3' -q -q 2>/dev/null || echo sat_sshr_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sshr_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_3.v; hierarchy -top sat_sshr_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sshr_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_3' -q -q 2>/dev/null || echo sat_sshr_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sshr_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_3.v; hierarchy -top sat_sshr_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sshr_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_3' -q -q 2>/dev/null || echo sat_sshr_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sshr_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_3.v; hierarchy -top sat_sshr_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sshr_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_3' -q -q 2>/dev/null || echo sat_sshr_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sshr_A_SIGNED_0_B_SIGNED_0_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_5.v; hierarchy -top sat_sshr_A_SIGNED_0_B_SIGNED_0_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_5; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sshr_A_SIGNED_0_B_SIGNED_0_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_5' -q -q 2>/dev/null || echo sat_sshr_A_SIGNED_0_B_SIGNED_0_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_5 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sshr_A_SIGNED_0_B_SIGNED_1_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_5.v; hierarchy -top sat_sshr_A_SIGNED_0_B_SIGNED_1_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_5; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sshr_A_SIGNED_0_B_SIGNED_1_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_5' -q -q 2>/dev/null || echo sat_sshr_A_SIGNED_0_B_SIGNED_1_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_5 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sshr_A_SIGNED_1_B_SIGNED_0_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_5.v; hierarchy -top sat_sshr_A_SIGNED_1_B_SIGNED_0_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_5; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sshr_A_SIGNED_1_B_SIGNED_0_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_5' -q -q 2>/dev/null || echo sat_sshr_A_SIGNED_1_B_SIGNED_0_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_5 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sshr_A_SIGNED_1_B_SIGNED_1_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_5.v; hierarchy -top sat_sshr_A_SIGNED_1_B_SIGNED_1_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_5; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sshr_A_SIGNED_1_B_SIGNED_1_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_5' -q -q 2>/dev/null || echo sat_sshr_A_SIGNED_1_B_SIGNED_1_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_5 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sshr_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_7_Y_WIDTH_7.v; hierarchy -top sat_sshr_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_7_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sshr_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_7_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_sshr_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_7_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sshr_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_7_Y_WIDTH_7.v; hierarchy -top sat_sshr_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_7_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sshr_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_7_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_sshr_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_7_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sshr_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_7_Y_WIDTH_7.v; hierarchy -top sat_sshr_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_7_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sshr_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_7_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_sshr_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_7_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sshr_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_7_Y_WIDTH_7.v; hierarchy -top sat_sshr_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_7_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sshr_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_7_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_sshr_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_7_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sshr_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_1_Y_WIDTH_1.v; hierarchy -top sat_sshr_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_1_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sshr_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_1_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_sshr_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_1_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sshr_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_1_Y_WIDTH_1.v; hierarchy -top sat_sshr_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_1_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sshr_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_1_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_sshr_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_1_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sshr_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_1_Y_WIDTH_1.v; hierarchy -top sat_sshr_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_1_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sshr_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_1_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_sshr_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_1_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sshr_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_1_Y_WIDTH_1.v; hierarchy -top sat_sshr_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_1_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sshr_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_1_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_sshr_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_1_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sshr_A_SIGNED_0_B_SIGNED_0_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_7.v; hierarchy -top sat_sshr_A_SIGNED_0_B_SIGNED_0_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sshr_A_SIGNED_0_B_SIGNED_0_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_sshr_A_SIGNED_0_B_SIGNED_0_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sshr_A_SIGNED_0_B_SIGNED_1_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_7.v; hierarchy -top sat_sshr_A_SIGNED_0_B_SIGNED_1_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sshr_A_SIGNED_0_B_SIGNED_1_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_sshr_A_SIGNED_0_B_SIGNED_1_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sshr_A_SIGNED_1_B_SIGNED_0_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_7.v; hierarchy -top sat_sshr_A_SIGNED_1_B_SIGNED_0_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sshr_A_SIGNED_1_B_SIGNED_0_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_sshr_A_SIGNED_1_B_SIGNED_0_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sshr_A_SIGNED_1_B_SIGNED_1_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_7.v; hierarchy -top sat_sshr_A_SIGNED_1_B_SIGNED_1_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sshr_A_SIGNED_1_B_SIGNED_1_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_sshr_A_SIGNED_1_B_SIGNED_1_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sshr_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_7.v; hierarchy -top sat_sshr_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sshr_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_sshr_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sshr_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_7.v; hierarchy -top sat_sshr_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sshr_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_sshr_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sshr_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_7.v; hierarchy -top sat_sshr_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sshr_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_sshr_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sshr_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_7.v; hierarchy -top sat_sshr_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sshr_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_sshr_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sshr_A_SIGNED_0_B_SIGNED_0_A_WIDTH_8_B_WIDTH_9_Y_WIDTH_8.v; hierarchy -top sat_sshr_A_SIGNED_0_B_SIGNED_0_A_WIDTH_8_B_WIDTH_9_Y_WIDTH_8; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sshr_A_SIGNED_0_B_SIGNED_0_A_WIDTH_8_B_WIDTH_9_Y_WIDTH_8' -q -q 2>/dev/null || echo sat_sshr_A_SIGNED_0_B_SIGNED_0_A_WIDTH_8_B_WIDTH_9_Y_WIDTH_8 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sshr_A_SIGNED_0_B_SIGNED_1_A_WIDTH_8_B_WIDTH_9_Y_WIDTH_8.v; hierarchy -top sat_sshr_A_SIGNED_0_B_SIGNED_1_A_WIDTH_8_B_WIDTH_9_Y_WIDTH_8; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sshr_A_SIGNED_0_B_SIGNED_1_A_WIDTH_8_B_WIDTH_9_Y_WIDTH_8' -q -q 2>/dev/null || echo sat_sshr_A_SIGNED_0_B_SIGNED_1_A_WIDTH_8_B_WIDTH_9_Y_WIDTH_8 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sshr_A_SIGNED_1_B_SIGNED_0_A_WIDTH_8_B_WIDTH_9_Y_WIDTH_8.v; hierarchy -top sat_sshr_A_SIGNED_1_B_SIGNED_0_A_WIDTH_8_B_WIDTH_9_Y_WIDTH_8; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sshr_A_SIGNED_1_B_SIGNED_0_A_WIDTH_8_B_WIDTH_9_Y_WIDTH_8' -q -q 2>/dev/null || echo sat_sshr_A_SIGNED_1_B_SIGNED_0_A_WIDTH_8_B_WIDTH_9_Y_WIDTH_8 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sshr_A_SIGNED_1_B_SIGNED_1_A_WIDTH_8_B_WIDTH_9_Y_WIDTH_8.v; hierarchy -top sat_sshr_A_SIGNED_1_B_SIGNED_1_A_WIDTH_8_B_WIDTH_9_Y_WIDTH_8; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sshr_A_SIGNED_1_B_SIGNED_1_A_WIDTH_8_B_WIDTH_9_Y_WIDTH_8' -q -q 2>/dev/null || echo sat_sshr_A_SIGNED_1_B_SIGNED_1_A_WIDTH_8_B_WIDTH_9_Y_WIDTH_8 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sshr_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_5_Y_WIDTH_7.v; hierarchy -top sat_sshr_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_5_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sshr_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_5_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_sshr_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_5_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sshr_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_5_Y_WIDTH_7.v; hierarchy -top sat_sshr_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_5_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sshr_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_5_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_sshr_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_5_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sshr_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_5_Y_WIDTH_7.v; hierarchy -top sat_sshr_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_5_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sshr_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_5_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_sshr_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_5_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sshr_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_5_Y_WIDTH_7.v; hierarchy -top sat_sshr_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_5_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sshr_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_5_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_sshr_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_5_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sshr_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_4.v; hierarchy -top sat_sshr_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sshr_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_sshr_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sshr_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_4.v; hierarchy -top sat_sshr_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sshr_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_sshr_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sshr_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_4.v; hierarchy -top sat_sshr_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sshr_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_sshr_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sshr_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_4.v; hierarchy -top sat_sshr_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sshr_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_sshr_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sshr_A_SIGNED_0_B_SIGNED_0_A_WIDTH_9_B_WIDTH_4_Y_WIDTH_7.v; hierarchy -top sat_sshr_A_SIGNED_0_B_SIGNED_0_A_WIDTH_9_B_WIDTH_4_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sshr_A_SIGNED_0_B_SIGNED_0_A_WIDTH_9_B_WIDTH_4_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_sshr_A_SIGNED_0_B_SIGNED_0_A_WIDTH_9_B_WIDTH_4_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sshr_A_SIGNED_0_B_SIGNED_1_A_WIDTH_9_B_WIDTH_4_Y_WIDTH_7.v; hierarchy -top sat_sshr_A_SIGNED_0_B_SIGNED_1_A_WIDTH_9_B_WIDTH_4_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sshr_A_SIGNED_0_B_SIGNED_1_A_WIDTH_9_B_WIDTH_4_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_sshr_A_SIGNED_0_B_SIGNED_1_A_WIDTH_9_B_WIDTH_4_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sshr_A_SIGNED_1_B_SIGNED_0_A_WIDTH_9_B_WIDTH_4_Y_WIDTH_7.v; hierarchy -top sat_sshr_A_SIGNED_1_B_SIGNED_0_A_WIDTH_9_B_WIDTH_4_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sshr_A_SIGNED_1_B_SIGNED_0_A_WIDTH_9_B_WIDTH_4_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_sshr_A_SIGNED_1_B_SIGNED_0_A_WIDTH_9_B_WIDTH_4_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sshr_A_SIGNED_1_B_SIGNED_1_A_WIDTH_9_B_WIDTH_4_Y_WIDTH_7.v; hierarchy -top sat_sshr_A_SIGNED_1_B_SIGNED_1_A_WIDTH_9_B_WIDTH_4_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sshr_A_SIGNED_1_B_SIGNED_1_A_WIDTH_9_B_WIDTH_4_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_sshr_A_SIGNED_1_B_SIGNED_1_A_WIDTH_9_B_WIDTH_4_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sshr_A_SIGNED_0_B_SIGNED_0_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_9.v; hierarchy -top sat_sshr_A_SIGNED_0_B_SIGNED_0_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_9; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sshr_A_SIGNED_0_B_SIGNED_0_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_9' -q -q 2>/dev/null || echo sat_sshr_A_SIGNED_0_B_SIGNED_0_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_9 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sshr_A_SIGNED_0_B_SIGNED_1_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_9.v; hierarchy -top sat_sshr_A_SIGNED_0_B_SIGNED_1_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_9; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sshr_A_SIGNED_0_B_SIGNED_1_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_9' -q -q 2>/dev/null || echo sat_sshr_A_SIGNED_0_B_SIGNED_1_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_9 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sshr_A_SIGNED_1_B_SIGNED_0_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_9.v; hierarchy -top sat_sshr_A_SIGNED_1_B_SIGNED_0_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_9; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sshr_A_SIGNED_1_B_SIGNED_0_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_9' -q -q 2>/dev/null || echo sat_sshr_A_SIGNED_1_B_SIGNED_0_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_9 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sshr_A_SIGNED_1_B_SIGNED_1_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_9.v; hierarchy -top sat_sshr_A_SIGNED_1_B_SIGNED_1_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_9; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sshr_A_SIGNED_1_B_SIGNED_1_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_9' -q -q 2>/dev/null || echo sat_sshr_A_SIGNED_1_B_SIGNED_1_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_9 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sshr_A_SIGNED_0_B_SIGNED_0_A_WIDTH_4_B_WIDTH_8_Y_WIDTH_10.v; hierarchy -top sat_sshr_A_SIGNED_0_B_SIGNED_0_A_WIDTH_4_B_WIDTH_8_Y_WIDTH_10; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sshr_A_SIGNED_0_B_SIGNED_0_A_WIDTH_4_B_WIDTH_8_Y_WIDTH_10' -q -q 2>/dev/null || echo sat_sshr_A_SIGNED_0_B_SIGNED_0_A_WIDTH_4_B_WIDTH_8_Y_WIDTH_10 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sshr_A_SIGNED_0_B_SIGNED_1_A_WIDTH_4_B_WIDTH_8_Y_WIDTH_10.v; hierarchy -top sat_sshr_A_SIGNED_0_B_SIGNED_1_A_WIDTH_4_B_WIDTH_8_Y_WIDTH_10; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sshr_A_SIGNED_0_B_SIGNED_1_A_WIDTH_4_B_WIDTH_8_Y_WIDTH_10' -q -q 2>/dev/null || echo sat_sshr_A_SIGNED_0_B_SIGNED_1_A_WIDTH_4_B_WIDTH_8_Y_WIDTH_10 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sshr_A_SIGNED_1_B_SIGNED_0_A_WIDTH_4_B_WIDTH_8_Y_WIDTH_10.v; hierarchy -top sat_sshr_A_SIGNED_1_B_SIGNED_0_A_WIDTH_4_B_WIDTH_8_Y_WIDTH_10; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sshr_A_SIGNED_1_B_SIGNED_0_A_WIDTH_4_B_WIDTH_8_Y_WIDTH_10' -q -q 2>/dev/null || echo sat_sshr_A_SIGNED_1_B_SIGNED_0_A_WIDTH_4_B_WIDTH_8_Y_WIDTH_10 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_sshr_A_SIGNED_1_B_SIGNED_1_A_WIDTH_4_B_WIDTH_8_Y_WIDTH_10.v; hierarchy -top sat_sshr_A_SIGNED_1_B_SIGNED_1_A_WIDTH_4_B_WIDTH_8_Y_WIDTH_10; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_sshr_A_SIGNED_1_B_SIGNED_1_A_WIDTH_4_B_WIDTH_8_Y_WIDTH_10' -q -q 2>/dev/null || echo sat_sshr_A_SIGNED_1_B_SIGNED_1_A_WIDTH_4_B_WIDTH_8_Y_WIDTH_10 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shift_A_SIGNED_0_B_SIGNED_0_A_WIDTH_1_B_WIDTH_1_Y_WIDTH_1.v; hierarchy -top sat_shift_A_SIGNED_0_B_SIGNED_0_A_WIDTH_1_B_WIDTH_1_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shift_A_SIGNED_0_B_SIGNED_0_A_WIDTH_1_B_WIDTH_1_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_shift_A_SIGNED_0_B_SIGNED_0_A_WIDTH_1_B_WIDTH_1_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shift_A_SIGNED_0_B_SIGNED_1_A_WIDTH_1_B_WIDTH_1_Y_WIDTH_1.v; hierarchy -top sat_shift_A_SIGNED_0_B_SIGNED_1_A_WIDTH_1_B_WIDTH_1_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shift_A_SIGNED_0_B_SIGNED_1_A_WIDTH_1_B_WIDTH_1_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_shift_A_SIGNED_0_B_SIGNED_1_A_WIDTH_1_B_WIDTH_1_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shift_A_SIGNED_1_B_SIGNED_0_A_WIDTH_1_B_WIDTH_1_Y_WIDTH_1.v; hierarchy -top sat_shift_A_SIGNED_1_B_SIGNED_0_A_WIDTH_1_B_WIDTH_1_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shift_A_SIGNED_1_B_SIGNED_0_A_WIDTH_1_B_WIDTH_1_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_shift_A_SIGNED_1_B_SIGNED_0_A_WIDTH_1_B_WIDTH_1_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shift_A_SIGNED_1_B_SIGNED_1_A_WIDTH_1_B_WIDTH_1_Y_WIDTH_1.v; hierarchy -top sat_shift_A_SIGNED_1_B_SIGNED_1_A_WIDTH_1_B_WIDTH_1_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shift_A_SIGNED_1_B_SIGNED_1_A_WIDTH_1_B_WIDTH_1_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_shift_A_SIGNED_1_B_SIGNED_1_A_WIDTH_1_B_WIDTH_1_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shift_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_4_Y_WIDTH_6.v; hierarchy -top sat_shift_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_4_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shift_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_4_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_shift_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_4_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shift_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_4_Y_WIDTH_6.v; hierarchy -top sat_shift_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_4_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shift_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_4_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_shift_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_4_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shift_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_4_Y_WIDTH_6.v; hierarchy -top sat_shift_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_4_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shift_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_4_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_shift_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_4_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shift_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_4_Y_WIDTH_6.v; hierarchy -top sat_shift_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_4_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shift_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_4_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_shift_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_4_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shift_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4.v; hierarchy -top sat_shift_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shift_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_shift_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shift_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4.v; hierarchy -top sat_shift_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shift_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_shift_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shift_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4.v; hierarchy -top sat_shift_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shift_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_shift_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shift_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4.v; hierarchy -top sat_shift_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shift_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_shift_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shift_A_SIGNED_0_B_SIGNED_0_A_WIDTH_4_B_WIDTH_3_Y_WIDTH_6.v; hierarchy -top sat_shift_A_SIGNED_0_B_SIGNED_0_A_WIDTH_4_B_WIDTH_3_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shift_A_SIGNED_0_B_SIGNED_0_A_WIDTH_4_B_WIDTH_3_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_shift_A_SIGNED_0_B_SIGNED_0_A_WIDTH_4_B_WIDTH_3_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shift_A_SIGNED_0_B_SIGNED_1_A_WIDTH_4_B_WIDTH_3_Y_WIDTH_6.v; hierarchy -top sat_shift_A_SIGNED_0_B_SIGNED_1_A_WIDTH_4_B_WIDTH_3_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shift_A_SIGNED_0_B_SIGNED_1_A_WIDTH_4_B_WIDTH_3_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_shift_A_SIGNED_0_B_SIGNED_1_A_WIDTH_4_B_WIDTH_3_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shift_A_SIGNED_1_B_SIGNED_0_A_WIDTH_4_B_WIDTH_3_Y_WIDTH_6.v; hierarchy -top sat_shift_A_SIGNED_1_B_SIGNED_0_A_WIDTH_4_B_WIDTH_3_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shift_A_SIGNED_1_B_SIGNED_0_A_WIDTH_4_B_WIDTH_3_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_shift_A_SIGNED_1_B_SIGNED_0_A_WIDTH_4_B_WIDTH_3_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shift_A_SIGNED_1_B_SIGNED_1_A_WIDTH_4_B_WIDTH_3_Y_WIDTH_6.v; hierarchy -top sat_shift_A_SIGNED_1_B_SIGNED_1_A_WIDTH_4_B_WIDTH_3_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shift_A_SIGNED_1_B_SIGNED_1_A_WIDTH_4_B_WIDTH_3_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_shift_A_SIGNED_1_B_SIGNED_1_A_WIDTH_4_B_WIDTH_3_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shift_A_SIGNED_0_B_SIGNED_0_A_WIDTH_4_B_WIDTH_6_Y_WIDTH_3.v; hierarchy -top sat_shift_A_SIGNED_0_B_SIGNED_0_A_WIDTH_4_B_WIDTH_6_Y_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shift_A_SIGNED_0_B_SIGNED_0_A_WIDTH_4_B_WIDTH_6_Y_WIDTH_3' -q -q 2>/dev/null || echo sat_shift_A_SIGNED_0_B_SIGNED_0_A_WIDTH_4_B_WIDTH_6_Y_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shift_A_SIGNED_0_B_SIGNED_1_A_WIDTH_4_B_WIDTH_6_Y_WIDTH_3.v; hierarchy -top sat_shift_A_SIGNED_0_B_SIGNED_1_A_WIDTH_4_B_WIDTH_6_Y_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shift_A_SIGNED_0_B_SIGNED_1_A_WIDTH_4_B_WIDTH_6_Y_WIDTH_3' -q -q 2>/dev/null || echo sat_shift_A_SIGNED_0_B_SIGNED_1_A_WIDTH_4_B_WIDTH_6_Y_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shift_A_SIGNED_1_B_SIGNED_0_A_WIDTH_4_B_WIDTH_6_Y_WIDTH_3.v; hierarchy -top sat_shift_A_SIGNED_1_B_SIGNED_0_A_WIDTH_4_B_WIDTH_6_Y_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shift_A_SIGNED_1_B_SIGNED_0_A_WIDTH_4_B_WIDTH_6_Y_WIDTH_3' -q -q 2>/dev/null || echo sat_shift_A_SIGNED_1_B_SIGNED_0_A_WIDTH_4_B_WIDTH_6_Y_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shift_A_SIGNED_1_B_SIGNED_1_A_WIDTH_4_B_WIDTH_6_Y_WIDTH_3.v; hierarchy -top sat_shift_A_SIGNED_1_B_SIGNED_1_A_WIDTH_4_B_WIDTH_6_Y_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shift_A_SIGNED_1_B_SIGNED_1_A_WIDTH_4_B_WIDTH_6_Y_WIDTH_3' -q -q 2>/dev/null || echo sat_shift_A_SIGNED_1_B_SIGNED_1_A_WIDTH_4_B_WIDTH_6_Y_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shift_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_4.v; hierarchy -top sat_shift_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shift_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_shift_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shift_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_4.v; hierarchy -top sat_shift_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shift_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_shift_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shift_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_4.v; hierarchy -top sat_shift_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shift_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_shift_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shift_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_4.v; hierarchy -top sat_shift_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shift_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_shift_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shift_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_3.v; hierarchy -top sat_shift_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shift_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_3' -q -q 2>/dev/null || echo sat_shift_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shift_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_3.v; hierarchy -top sat_shift_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shift_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_3' -q -q 2>/dev/null || echo sat_shift_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shift_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_3.v; hierarchy -top sat_shift_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shift_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_3' -q -q 2>/dev/null || echo sat_shift_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shift_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_3.v; hierarchy -top sat_shift_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shift_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_3' -q -q 2>/dev/null || echo sat_shift_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shift_A_SIGNED_0_B_SIGNED_0_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_1.v; hierarchy -top sat_shift_A_SIGNED_0_B_SIGNED_0_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shift_A_SIGNED_0_B_SIGNED_0_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_shift_A_SIGNED_0_B_SIGNED_0_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shift_A_SIGNED_0_B_SIGNED_1_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_1.v; hierarchy -top sat_shift_A_SIGNED_0_B_SIGNED_1_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shift_A_SIGNED_0_B_SIGNED_1_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_shift_A_SIGNED_0_B_SIGNED_1_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shift_A_SIGNED_1_B_SIGNED_0_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_1.v; hierarchy -top sat_shift_A_SIGNED_1_B_SIGNED_0_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shift_A_SIGNED_1_B_SIGNED_0_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_shift_A_SIGNED_1_B_SIGNED_0_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shift_A_SIGNED_1_B_SIGNED_1_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_1.v; hierarchy -top sat_shift_A_SIGNED_1_B_SIGNED_1_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shift_A_SIGNED_1_B_SIGNED_1_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_shift_A_SIGNED_1_B_SIGNED_1_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shift_A_SIGNED_0_B_SIGNED_0_A_WIDTH_8_B_WIDTH_6_Y_WIDTH_1.v; hierarchy -top sat_shift_A_SIGNED_0_B_SIGNED_0_A_WIDTH_8_B_WIDTH_6_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shift_A_SIGNED_0_B_SIGNED_0_A_WIDTH_8_B_WIDTH_6_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_shift_A_SIGNED_0_B_SIGNED_0_A_WIDTH_8_B_WIDTH_6_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shift_A_SIGNED_0_B_SIGNED_1_A_WIDTH_8_B_WIDTH_6_Y_WIDTH_1.v; hierarchy -top sat_shift_A_SIGNED_0_B_SIGNED_1_A_WIDTH_8_B_WIDTH_6_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shift_A_SIGNED_0_B_SIGNED_1_A_WIDTH_8_B_WIDTH_6_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_shift_A_SIGNED_0_B_SIGNED_1_A_WIDTH_8_B_WIDTH_6_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shift_A_SIGNED_1_B_SIGNED_0_A_WIDTH_8_B_WIDTH_6_Y_WIDTH_1.v; hierarchy -top sat_shift_A_SIGNED_1_B_SIGNED_0_A_WIDTH_8_B_WIDTH_6_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shift_A_SIGNED_1_B_SIGNED_0_A_WIDTH_8_B_WIDTH_6_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_shift_A_SIGNED_1_B_SIGNED_0_A_WIDTH_8_B_WIDTH_6_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shift_A_SIGNED_1_B_SIGNED_1_A_WIDTH_8_B_WIDTH_6_Y_WIDTH_1.v; hierarchy -top sat_shift_A_SIGNED_1_B_SIGNED_1_A_WIDTH_8_B_WIDTH_6_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shift_A_SIGNED_1_B_SIGNED_1_A_WIDTH_8_B_WIDTH_6_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_shift_A_SIGNED_1_B_SIGNED_1_A_WIDTH_8_B_WIDTH_6_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shift_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1.v; hierarchy -top sat_shift_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shift_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_shift_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shift_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1.v; hierarchy -top sat_shift_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shift_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_shift_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shift_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1.v; hierarchy -top sat_shift_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shift_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_shift_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shift_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1.v; hierarchy -top sat_shift_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shift_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_shift_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shift_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_4_Y_WIDTH_6.v; hierarchy -top sat_shift_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_4_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shift_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_4_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_shift_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_4_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shift_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_4_Y_WIDTH_6.v; hierarchy -top sat_shift_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_4_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shift_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_4_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_shift_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_4_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shift_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_4_Y_WIDTH_6.v; hierarchy -top sat_shift_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_4_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shift_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_4_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_shift_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_4_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shift_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_4_Y_WIDTH_6.v; hierarchy -top sat_shift_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_4_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shift_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_4_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_shift_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_4_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shift_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_4.v; hierarchy -top sat_shift_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shift_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_shift_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shift_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_4.v; hierarchy -top sat_shift_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shift_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_shift_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shift_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_4.v; hierarchy -top sat_shift_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shift_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_shift_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shift_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_4.v; hierarchy -top sat_shift_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shift_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_shift_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shift_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_8_Y_WIDTH_4.v; hierarchy -top sat_shift_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_8_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shift_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_8_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_shift_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_8_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shift_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_8_Y_WIDTH_4.v; hierarchy -top sat_shift_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_8_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shift_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_8_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_shift_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_8_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shift_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_8_Y_WIDTH_4.v; hierarchy -top sat_shift_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_8_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shift_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_8_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_shift_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_8_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shift_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_8_Y_WIDTH_4.v; hierarchy -top sat_shift_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_8_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shift_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_8_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_shift_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_8_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shift_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_7.v; hierarchy -top sat_shift_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shift_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_shift_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shift_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_7.v; hierarchy -top sat_shift_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shift_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_shift_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shift_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_7.v; hierarchy -top sat_shift_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shift_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_shift_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shift_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_7.v; hierarchy -top sat_shift_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shift_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_shift_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shift_A_SIGNED_0_B_SIGNED_0_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_6.v; hierarchy -top sat_shift_A_SIGNED_0_B_SIGNED_0_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shift_A_SIGNED_0_B_SIGNED_0_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_shift_A_SIGNED_0_B_SIGNED_0_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shift_A_SIGNED_0_B_SIGNED_1_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_6.v; hierarchy -top sat_shift_A_SIGNED_0_B_SIGNED_1_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shift_A_SIGNED_0_B_SIGNED_1_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_shift_A_SIGNED_0_B_SIGNED_1_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shift_A_SIGNED_1_B_SIGNED_0_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_6.v; hierarchy -top sat_shift_A_SIGNED_1_B_SIGNED_0_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shift_A_SIGNED_1_B_SIGNED_0_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_shift_A_SIGNED_1_B_SIGNED_0_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shift_A_SIGNED_1_B_SIGNED_1_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_6.v; hierarchy -top sat_shift_A_SIGNED_1_B_SIGNED_1_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shift_A_SIGNED_1_B_SIGNED_1_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_shift_A_SIGNED_1_B_SIGNED_1_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shift_A_SIGNED_0_B_SIGNED_0_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_2.v; hierarchy -top sat_shift_A_SIGNED_0_B_SIGNED_0_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shift_A_SIGNED_0_B_SIGNED_0_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_shift_A_SIGNED_0_B_SIGNED_0_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shift_A_SIGNED_0_B_SIGNED_1_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_2.v; hierarchy -top sat_shift_A_SIGNED_0_B_SIGNED_1_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shift_A_SIGNED_0_B_SIGNED_1_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_shift_A_SIGNED_0_B_SIGNED_1_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shift_A_SIGNED_1_B_SIGNED_0_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_2.v; hierarchy -top sat_shift_A_SIGNED_1_B_SIGNED_0_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shift_A_SIGNED_1_B_SIGNED_0_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_shift_A_SIGNED_1_B_SIGNED_0_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shift_A_SIGNED_1_B_SIGNED_1_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_2.v; hierarchy -top sat_shift_A_SIGNED_1_B_SIGNED_1_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shift_A_SIGNED_1_B_SIGNED_1_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_shift_A_SIGNED_1_B_SIGNED_1_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shift_A_SIGNED_0_B_SIGNED_0_A_WIDTH_9_B_WIDTH_8_Y_WIDTH_2.v; hierarchy -top sat_shift_A_SIGNED_0_B_SIGNED_0_A_WIDTH_9_B_WIDTH_8_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shift_A_SIGNED_0_B_SIGNED_0_A_WIDTH_9_B_WIDTH_8_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_shift_A_SIGNED_0_B_SIGNED_0_A_WIDTH_9_B_WIDTH_8_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shift_A_SIGNED_0_B_SIGNED_1_A_WIDTH_9_B_WIDTH_8_Y_WIDTH_2.v; hierarchy -top sat_shift_A_SIGNED_0_B_SIGNED_1_A_WIDTH_9_B_WIDTH_8_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shift_A_SIGNED_0_B_SIGNED_1_A_WIDTH_9_B_WIDTH_8_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_shift_A_SIGNED_0_B_SIGNED_1_A_WIDTH_9_B_WIDTH_8_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shift_A_SIGNED_1_B_SIGNED_0_A_WIDTH_9_B_WIDTH_8_Y_WIDTH_2.v; hierarchy -top sat_shift_A_SIGNED_1_B_SIGNED_0_A_WIDTH_9_B_WIDTH_8_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shift_A_SIGNED_1_B_SIGNED_0_A_WIDTH_9_B_WIDTH_8_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_shift_A_SIGNED_1_B_SIGNED_0_A_WIDTH_9_B_WIDTH_8_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shift_A_SIGNED_1_B_SIGNED_1_A_WIDTH_9_B_WIDTH_8_Y_WIDTH_2.v; hierarchy -top sat_shift_A_SIGNED_1_B_SIGNED_1_A_WIDTH_9_B_WIDTH_8_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shift_A_SIGNED_1_B_SIGNED_1_A_WIDTH_9_B_WIDTH_8_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_shift_A_SIGNED_1_B_SIGNED_1_A_WIDTH_9_B_WIDTH_8_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shift_A_SIGNED_0_B_SIGNED_0_A_WIDTH_10_B_WIDTH_1_Y_WIDTH_8.v; hierarchy -top sat_shift_A_SIGNED_0_B_SIGNED_0_A_WIDTH_10_B_WIDTH_1_Y_WIDTH_8; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shift_A_SIGNED_0_B_SIGNED_0_A_WIDTH_10_B_WIDTH_1_Y_WIDTH_8' -q -q 2>/dev/null || echo sat_shift_A_SIGNED_0_B_SIGNED_0_A_WIDTH_10_B_WIDTH_1_Y_WIDTH_8 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shift_A_SIGNED_0_B_SIGNED_1_A_WIDTH_10_B_WIDTH_1_Y_WIDTH_8.v; hierarchy -top sat_shift_A_SIGNED_0_B_SIGNED_1_A_WIDTH_10_B_WIDTH_1_Y_WIDTH_8; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shift_A_SIGNED_0_B_SIGNED_1_A_WIDTH_10_B_WIDTH_1_Y_WIDTH_8' -q -q 2>/dev/null || echo sat_shift_A_SIGNED_0_B_SIGNED_1_A_WIDTH_10_B_WIDTH_1_Y_WIDTH_8 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shift_A_SIGNED_1_B_SIGNED_0_A_WIDTH_10_B_WIDTH_1_Y_WIDTH_8.v; hierarchy -top sat_shift_A_SIGNED_1_B_SIGNED_0_A_WIDTH_10_B_WIDTH_1_Y_WIDTH_8; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shift_A_SIGNED_1_B_SIGNED_0_A_WIDTH_10_B_WIDTH_1_Y_WIDTH_8' -q -q 2>/dev/null || echo sat_shift_A_SIGNED_1_B_SIGNED_0_A_WIDTH_10_B_WIDTH_1_Y_WIDTH_8 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shift_A_SIGNED_1_B_SIGNED_1_A_WIDTH_10_B_WIDTH_1_Y_WIDTH_8.v; hierarchy -top sat_shift_A_SIGNED_1_B_SIGNED_1_A_WIDTH_10_B_WIDTH_1_Y_WIDTH_8; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shift_A_SIGNED_1_B_SIGNED_1_A_WIDTH_10_B_WIDTH_1_Y_WIDTH_8' -q -q 2>/dev/null || echo sat_shift_A_SIGNED_1_B_SIGNED_1_A_WIDTH_10_B_WIDTH_1_Y_WIDTH_8 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shift_A_SIGNED_0_B_SIGNED_0_A_WIDTH_7_B_WIDTH_2_Y_WIDTH_3.v; hierarchy -top sat_shift_A_SIGNED_0_B_SIGNED_0_A_WIDTH_7_B_WIDTH_2_Y_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shift_A_SIGNED_0_B_SIGNED_0_A_WIDTH_7_B_WIDTH_2_Y_WIDTH_3' -q -q 2>/dev/null || echo sat_shift_A_SIGNED_0_B_SIGNED_0_A_WIDTH_7_B_WIDTH_2_Y_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shift_A_SIGNED_0_B_SIGNED_1_A_WIDTH_7_B_WIDTH_2_Y_WIDTH_3.v; hierarchy -top sat_shift_A_SIGNED_0_B_SIGNED_1_A_WIDTH_7_B_WIDTH_2_Y_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shift_A_SIGNED_0_B_SIGNED_1_A_WIDTH_7_B_WIDTH_2_Y_WIDTH_3' -q -q 2>/dev/null || echo sat_shift_A_SIGNED_0_B_SIGNED_1_A_WIDTH_7_B_WIDTH_2_Y_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shift_A_SIGNED_1_B_SIGNED_0_A_WIDTH_7_B_WIDTH_2_Y_WIDTH_3.v; hierarchy -top sat_shift_A_SIGNED_1_B_SIGNED_0_A_WIDTH_7_B_WIDTH_2_Y_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shift_A_SIGNED_1_B_SIGNED_0_A_WIDTH_7_B_WIDTH_2_Y_WIDTH_3' -q -q 2>/dev/null || echo sat_shift_A_SIGNED_1_B_SIGNED_0_A_WIDTH_7_B_WIDTH_2_Y_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shift_A_SIGNED_1_B_SIGNED_1_A_WIDTH_7_B_WIDTH_2_Y_WIDTH_3.v; hierarchy -top sat_shift_A_SIGNED_1_B_SIGNED_1_A_WIDTH_7_B_WIDTH_2_Y_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shift_A_SIGNED_1_B_SIGNED_1_A_WIDTH_7_B_WIDTH_2_Y_WIDTH_3' -q -q 2>/dev/null || echo sat_shift_A_SIGNED_1_B_SIGNED_1_A_WIDTH_7_B_WIDTH_2_Y_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shift_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_1_Y_WIDTH_6.v; hierarchy -top sat_shift_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_1_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shift_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_1_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_shift_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_1_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shift_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_1_Y_WIDTH_6.v; hierarchy -top sat_shift_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_1_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shift_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_1_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_shift_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_1_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shift_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_1_Y_WIDTH_6.v; hierarchy -top sat_shift_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_1_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shift_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_1_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_shift_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_1_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shift_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_1_Y_WIDTH_6.v; hierarchy -top sat_shift_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_1_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shift_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_1_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_shift_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_1_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shift_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_1.v; hierarchy -top sat_shift_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shift_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_shift_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shift_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_1.v; hierarchy -top sat_shift_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shift_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_shift_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shift_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_1.v; hierarchy -top sat_shift_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shift_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_shift_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shift_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_1.v; hierarchy -top sat_shift_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shift_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_shift_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shift_A_SIGNED_0_B_SIGNED_0_A_WIDTH_1_B_WIDTH_9_Y_WIDTH_5.v; hierarchy -top sat_shift_A_SIGNED_0_B_SIGNED_0_A_WIDTH_1_B_WIDTH_9_Y_WIDTH_5; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shift_A_SIGNED_0_B_SIGNED_0_A_WIDTH_1_B_WIDTH_9_Y_WIDTH_5' -q -q 2>/dev/null || echo sat_shift_A_SIGNED_0_B_SIGNED_0_A_WIDTH_1_B_WIDTH_9_Y_WIDTH_5 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shift_A_SIGNED_0_B_SIGNED_1_A_WIDTH_1_B_WIDTH_9_Y_WIDTH_5.v; hierarchy -top sat_shift_A_SIGNED_0_B_SIGNED_1_A_WIDTH_1_B_WIDTH_9_Y_WIDTH_5; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shift_A_SIGNED_0_B_SIGNED_1_A_WIDTH_1_B_WIDTH_9_Y_WIDTH_5' -q -q 2>/dev/null || echo sat_shift_A_SIGNED_0_B_SIGNED_1_A_WIDTH_1_B_WIDTH_9_Y_WIDTH_5 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shift_A_SIGNED_1_B_SIGNED_0_A_WIDTH_1_B_WIDTH_9_Y_WIDTH_5.v; hierarchy -top sat_shift_A_SIGNED_1_B_SIGNED_0_A_WIDTH_1_B_WIDTH_9_Y_WIDTH_5; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shift_A_SIGNED_1_B_SIGNED_0_A_WIDTH_1_B_WIDTH_9_Y_WIDTH_5' -q -q 2>/dev/null || echo sat_shift_A_SIGNED_1_B_SIGNED_0_A_WIDTH_1_B_WIDTH_9_Y_WIDTH_5 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shift_A_SIGNED_1_B_SIGNED_1_A_WIDTH_1_B_WIDTH_9_Y_WIDTH_5.v; hierarchy -top sat_shift_A_SIGNED_1_B_SIGNED_1_A_WIDTH_1_B_WIDTH_9_Y_WIDTH_5; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shift_A_SIGNED_1_B_SIGNED_1_A_WIDTH_1_B_WIDTH_9_Y_WIDTH_5' -q -q 2>/dev/null || echo sat_shift_A_SIGNED_1_B_SIGNED_1_A_WIDTH_1_B_WIDTH_9_Y_WIDTH_5 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shift_A_SIGNED_0_B_SIGNED_0_A_WIDTH_1_B_WIDTH_2_Y_WIDTH_7.v; hierarchy -top sat_shift_A_SIGNED_0_B_SIGNED_0_A_WIDTH_1_B_WIDTH_2_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shift_A_SIGNED_0_B_SIGNED_0_A_WIDTH_1_B_WIDTH_2_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_shift_A_SIGNED_0_B_SIGNED_0_A_WIDTH_1_B_WIDTH_2_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shift_A_SIGNED_0_B_SIGNED_1_A_WIDTH_1_B_WIDTH_2_Y_WIDTH_7.v; hierarchy -top sat_shift_A_SIGNED_0_B_SIGNED_1_A_WIDTH_1_B_WIDTH_2_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shift_A_SIGNED_0_B_SIGNED_1_A_WIDTH_1_B_WIDTH_2_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_shift_A_SIGNED_0_B_SIGNED_1_A_WIDTH_1_B_WIDTH_2_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shift_A_SIGNED_1_B_SIGNED_0_A_WIDTH_1_B_WIDTH_2_Y_WIDTH_7.v; hierarchy -top sat_shift_A_SIGNED_1_B_SIGNED_0_A_WIDTH_1_B_WIDTH_2_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shift_A_SIGNED_1_B_SIGNED_0_A_WIDTH_1_B_WIDTH_2_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_shift_A_SIGNED_1_B_SIGNED_0_A_WIDTH_1_B_WIDTH_2_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shift_A_SIGNED_1_B_SIGNED_1_A_WIDTH_1_B_WIDTH_2_Y_WIDTH_7.v; hierarchy -top sat_shift_A_SIGNED_1_B_SIGNED_1_A_WIDTH_1_B_WIDTH_2_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shift_A_SIGNED_1_B_SIGNED_1_A_WIDTH_1_B_WIDTH_2_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_shift_A_SIGNED_1_B_SIGNED_1_A_WIDTH_1_B_WIDTH_2_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shift_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4.v; hierarchy -top sat_shift_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shift_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_shift_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shift_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4.v; hierarchy -top sat_shift_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shift_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_shift_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shift_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4.v; hierarchy -top sat_shift_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shift_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_shift_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shift_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4.v; hierarchy -top sat_shift_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shift_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_shift_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shift_A_SIGNED_0_B_SIGNED_0_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_8.v; hierarchy -top sat_shift_A_SIGNED_0_B_SIGNED_0_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_8; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shift_A_SIGNED_0_B_SIGNED_0_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_8' -q -q 2>/dev/null || echo sat_shift_A_SIGNED_0_B_SIGNED_0_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_8 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shift_A_SIGNED_0_B_SIGNED_1_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_8.v; hierarchy -top sat_shift_A_SIGNED_0_B_SIGNED_1_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_8; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shift_A_SIGNED_0_B_SIGNED_1_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_8' -q -q 2>/dev/null || echo sat_shift_A_SIGNED_0_B_SIGNED_1_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_8 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shift_A_SIGNED_1_B_SIGNED_0_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_8.v; hierarchy -top sat_shift_A_SIGNED_1_B_SIGNED_0_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_8; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shift_A_SIGNED_1_B_SIGNED_0_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_8' -q -q 2>/dev/null || echo sat_shift_A_SIGNED_1_B_SIGNED_0_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_8 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shift_A_SIGNED_1_B_SIGNED_1_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_8.v; hierarchy -top sat_shift_A_SIGNED_1_B_SIGNED_1_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_8; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shift_A_SIGNED_1_B_SIGNED_1_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_8' -q -q 2>/dev/null || echo sat_shift_A_SIGNED_1_B_SIGNED_1_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_8 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shift_A_SIGNED_0_B_SIGNED_0_A_WIDTH_5_B_WIDTH_1_Y_WIDTH_5.v; hierarchy -top sat_shift_A_SIGNED_0_B_SIGNED_0_A_WIDTH_5_B_WIDTH_1_Y_WIDTH_5; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shift_A_SIGNED_0_B_SIGNED_0_A_WIDTH_5_B_WIDTH_1_Y_WIDTH_5' -q -q 2>/dev/null || echo sat_shift_A_SIGNED_0_B_SIGNED_0_A_WIDTH_5_B_WIDTH_1_Y_WIDTH_5 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shift_A_SIGNED_0_B_SIGNED_1_A_WIDTH_5_B_WIDTH_1_Y_WIDTH_5.v; hierarchy -top sat_shift_A_SIGNED_0_B_SIGNED_1_A_WIDTH_5_B_WIDTH_1_Y_WIDTH_5; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shift_A_SIGNED_0_B_SIGNED_1_A_WIDTH_5_B_WIDTH_1_Y_WIDTH_5' -q -q 2>/dev/null || echo sat_shift_A_SIGNED_0_B_SIGNED_1_A_WIDTH_5_B_WIDTH_1_Y_WIDTH_5 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shift_A_SIGNED_1_B_SIGNED_0_A_WIDTH_5_B_WIDTH_1_Y_WIDTH_5.v; hierarchy -top sat_shift_A_SIGNED_1_B_SIGNED_0_A_WIDTH_5_B_WIDTH_1_Y_WIDTH_5; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shift_A_SIGNED_1_B_SIGNED_0_A_WIDTH_5_B_WIDTH_1_Y_WIDTH_5' -q -q 2>/dev/null || echo sat_shift_A_SIGNED_1_B_SIGNED_0_A_WIDTH_5_B_WIDTH_1_Y_WIDTH_5 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shift_A_SIGNED_1_B_SIGNED_1_A_WIDTH_5_B_WIDTH_1_Y_WIDTH_5.v; hierarchy -top sat_shift_A_SIGNED_1_B_SIGNED_1_A_WIDTH_5_B_WIDTH_1_Y_WIDTH_5; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shift_A_SIGNED_1_B_SIGNED_1_A_WIDTH_5_B_WIDTH_1_Y_WIDTH_5' -q -q 2>/dev/null || echo sat_shift_A_SIGNED_1_B_SIGNED_1_A_WIDTH_5_B_WIDTH_1_Y_WIDTH_5 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shift_A_SIGNED_0_B_SIGNED_0_A_WIDTH_7_B_WIDTH_1_Y_WIDTH_5.v; hierarchy -top sat_shift_A_SIGNED_0_B_SIGNED_0_A_WIDTH_7_B_WIDTH_1_Y_WIDTH_5; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shift_A_SIGNED_0_B_SIGNED_0_A_WIDTH_7_B_WIDTH_1_Y_WIDTH_5' -q -q 2>/dev/null || echo sat_shift_A_SIGNED_0_B_SIGNED_0_A_WIDTH_7_B_WIDTH_1_Y_WIDTH_5 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shift_A_SIGNED_0_B_SIGNED_1_A_WIDTH_7_B_WIDTH_1_Y_WIDTH_5.v; hierarchy -top sat_shift_A_SIGNED_0_B_SIGNED_1_A_WIDTH_7_B_WIDTH_1_Y_WIDTH_5; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shift_A_SIGNED_0_B_SIGNED_1_A_WIDTH_7_B_WIDTH_1_Y_WIDTH_5' -q -q 2>/dev/null || echo sat_shift_A_SIGNED_0_B_SIGNED_1_A_WIDTH_7_B_WIDTH_1_Y_WIDTH_5 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shift_A_SIGNED_1_B_SIGNED_0_A_WIDTH_7_B_WIDTH_1_Y_WIDTH_5.v; hierarchy -top sat_shift_A_SIGNED_1_B_SIGNED_0_A_WIDTH_7_B_WIDTH_1_Y_WIDTH_5; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shift_A_SIGNED_1_B_SIGNED_0_A_WIDTH_7_B_WIDTH_1_Y_WIDTH_5' -q -q 2>/dev/null || echo sat_shift_A_SIGNED_1_B_SIGNED_0_A_WIDTH_7_B_WIDTH_1_Y_WIDTH_5 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shift_A_SIGNED_1_B_SIGNED_1_A_WIDTH_7_B_WIDTH_1_Y_WIDTH_5.v; hierarchy -top sat_shift_A_SIGNED_1_B_SIGNED_1_A_WIDTH_7_B_WIDTH_1_Y_WIDTH_5; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shift_A_SIGNED_1_B_SIGNED_1_A_WIDTH_7_B_WIDTH_1_Y_WIDTH_5' -q -q 2>/dev/null || echo sat_shift_A_SIGNED_1_B_SIGNED_1_A_WIDTH_7_B_WIDTH_1_Y_WIDTH_5 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shift_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_2.v; hierarchy -top sat_shift_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shift_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_shift_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shift_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_2.v; hierarchy -top sat_shift_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shift_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_shift_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shift_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_2.v; hierarchy -top sat_shift_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shift_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_shift_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shift_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_2.v; hierarchy -top sat_shift_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shift_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_shift_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shift_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_5.v; hierarchy -top sat_shift_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_5; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shift_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_5' -q -q 2>/dev/null || echo sat_shift_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_5 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shift_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_5.v; hierarchy -top sat_shift_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_5; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shift_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_5' -q -q 2>/dev/null || echo sat_shift_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_5 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shift_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_5.v; hierarchy -top sat_shift_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_5; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shift_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_5' -q -q 2>/dev/null || echo sat_shift_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_5 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shift_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_5.v; hierarchy -top sat_shift_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_5; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shift_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_5' -q -q 2>/dev/null || echo sat_shift_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_5 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shift_A_SIGNED_0_B_SIGNED_0_A_WIDTH_9_B_WIDTH_5_Y_WIDTH_3.v; hierarchy -top sat_shift_A_SIGNED_0_B_SIGNED_0_A_WIDTH_9_B_WIDTH_5_Y_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shift_A_SIGNED_0_B_SIGNED_0_A_WIDTH_9_B_WIDTH_5_Y_WIDTH_3' -q -q 2>/dev/null || echo sat_shift_A_SIGNED_0_B_SIGNED_0_A_WIDTH_9_B_WIDTH_5_Y_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shift_A_SIGNED_0_B_SIGNED_1_A_WIDTH_9_B_WIDTH_5_Y_WIDTH_3.v; hierarchy -top sat_shift_A_SIGNED_0_B_SIGNED_1_A_WIDTH_9_B_WIDTH_5_Y_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shift_A_SIGNED_0_B_SIGNED_1_A_WIDTH_9_B_WIDTH_5_Y_WIDTH_3' -q -q 2>/dev/null || echo sat_shift_A_SIGNED_0_B_SIGNED_1_A_WIDTH_9_B_WIDTH_5_Y_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shift_A_SIGNED_1_B_SIGNED_0_A_WIDTH_9_B_WIDTH_5_Y_WIDTH_3.v; hierarchy -top sat_shift_A_SIGNED_1_B_SIGNED_0_A_WIDTH_9_B_WIDTH_5_Y_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shift_A_SIGNED_1_B_SIGNED_0_A_WIDTH_9_B_WIDTH_5_Y_WIDTH_3' -q -q 2>/dev/null || echo sat_shift_A_SIGNED_1_B_SIGNED_0_A_WIDTH_9_B_WIDTH_5_Y_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shift_A_SIGNED_1_B_SIGNED_1_A_WIDTH_9_B_WIDTH_5_Y_WIDTH_3.v; hierarchy -top sat_shift_A_SIGNED_1_B_SIGNED_1_A_WIDTH_9_B_WIDTH_5_Y_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shift_A_SIGNED_1_B_SIGNED_1_A_WIDTH_9_B_WIDTH_5_Y_WIDTH_3' -q -q 2>/dev/null || echo sat_shift_A_SIGNED_1_B_SIGNED_1_A_WIDTH_9_B_WIDTH_5_Y_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shift_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_10.v; hierarchy -top sat_shift_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_10; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shift_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_10' -q -q 2>/dev/null || echo sat_shift_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_10 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shift_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_10.v; hierarchy -top sat_shift_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_10; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shift_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_10' -q -q 2>/dev/null || echo sat_shift_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_10 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shift_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_10.v; hierarchy -top sat_shift_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_10; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shift_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_10' -q -q 2>/dev/null || echo sat_shift_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_10 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shift_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_10.v; hierarchy -top sat_shift_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_10; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shift_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_10' -q -q 2>/dev/null || echo sat_shift_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_10 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shift_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1.v; hierarchy -top sat_shift_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shift_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_shift_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shift_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1.v; hierarchy -top sat_shift_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shift_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_shift_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shift_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1.v; hierarchy -top sat_shift_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shift_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_shift_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shift_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1.v; hierarchy -top sat_shift_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shift_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_shift_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shift_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_2.v; hierarchy -top sat_shift_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shift_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_shift_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shift_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_2.v; hierarchy -top sat_shift_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shift_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_shift_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shift_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_2.v; hierarchy -top sat_shift_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shift_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_shift_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shift_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_2.v; hierarchy -top sat_shift_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shift_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_shift_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shift_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_5_Y_WIDTH_2.v; hierarchy -top sat_shift_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_5_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shift_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_5_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_shift_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_5_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shift_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_5_Y_WIDTH_2.v; hierarchy -top sat_shift_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_5_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shift_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_5_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_shift_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_5_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shift_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_5_Y_WIDTH_2.v; hierarchy -top sat_shift_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_5_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shift_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_5_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_shift_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_5_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shift_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_5_Y_WIDTH_2.v; hierarchy -top sat_shift_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_5_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shift_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_5_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_shift_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_5_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shift_A_SIGNED_0_B_SIGNED_0_A_WIDTH_1_B_WIDTH_5_Y_WIDTH_3.v; hierarchy -top sat_shift_A_SIGNED_0_B_SIGNED_0_A_WIDTH_1_B_WIDTH_5_Y_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shift_A_SIGNED_0_B_SIGNED_0_A_WIDTH_1_B_WIDTH_5_Y_WIDTH_3' -q -q 2>/dev/null || echo sat_shift_A_SIGNED_0_B_SIGNED_0_A_WIDTH_1_B_WIDTH_5_Y_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shift_A_SIGNED_0_B_SIGNED_1_A_WIDTH_1_B_WIDTH_5_Y_WIDTH_3.v; hierarchy -top sat_shift_A_SIGNED_0_B_SIGNED_1_A_WIDTH_1_B_WIDTH_5_Y_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shift_A_SIGNED_0_B_SIGNED_1_A_WIDTH_1_B_WIDTH_5_Y_WIDTH_3' -q -q 2>/dev/null || echo sat_shift_A_SIGNED_0_B_SIGNED_1_A_WIDTH_1_B_WIDTH_5_Y_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shift_A_SIGNED_1_B_SIGNED_0_A_WIDTH_1_B_WIDTH_5_Y_WIDTH_3.v; hierarchy -top sat_shift_A_SIGNED_1_B_SIGNED_0_A_WIDTH_1_B_WIDTH_5_Y_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shift_A_SIGNED_1_B_SIGNED_0_A_WIDTH_1_B_WIDTH_5_Y_WIDTH_3' -q -q 2>/dev/null || echo sat_shift_A_SIGNED_1_B_SIGNED_0_A_WIDTH_1_B_WIDTH_5_Y_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shift_A_SIGNED_1_B_SIGNED_1_A_WIDTH_1_B_WIDTH_5_Y_WIDTH_3.v; hierarchy -top sat_shift_A_SIGNED_1_B_SIGNED_1_A_WIDTH_1_B_WIDTH_5_Y_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shift_A_SIGNED_1_B_SIGNED_1_A_WIDTH_1_B_WIDTH_5_Y_WIDTH_3' -q -q 2>/dev/null || echo sat_shift_A_SIGNED_1_B_SIGNED_1_A_WIDTH_1_B_WIDTH_5_Y_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shift_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_8_Y_WIDTH_9.v; hierarchy -top sat_shift_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_8_Y_WIDTH_9; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shift_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_8_Y_WIDTH_9' -q -q 2>/dev/null || echo sat_shift_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_8_Y_WIDTH_9 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shift_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_8_Y_WIDTH_9.v; hierarchy -top sat_shift_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_8_Y_WIDTH_9; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shift_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_8_Y_WIDTH_9' -q -q 2>/dev/null || echo sat_shift_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_8_Y_WIDTH_9 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shift_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_8_Y_WIDTH_9.v; hierarchy -top sat_shift_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_8_Y_WIDTH_9; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shift_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_8_Y_WIDTH_9' -q -q 2>/dev/null || echo sat_shift_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_8_Y_WIDTH_9 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shift_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_8_Y_WIDTH_9.v; hierarchy -top sat_shift_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_8_Y_WIDTH_9; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shift_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_8_Y_WIDTH_9' -q -q 2>/dev/null || echo sat_shift_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_8_Y_WIDTH_9 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shift_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_7_Y_WIDTH_2.v; hierarchy -top sat_shift_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_7_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shift_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_7_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_shift_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_7_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shift_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_7_Y_WIDTH_2.v; hierarchy -top sat_shift_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_7_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shift_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_7_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_shift_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_7_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shift_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_7_Y_WIDTH_2.v; hierarchy -top sat_shift_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_7_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shift_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_7_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_shift_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_7_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shift_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_7_Y_WIDTH_2.v; hierarchy -top sat_shift_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_7_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shift_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_7_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_shift_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_7_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shift_A_SIGNED_0_B_SIGNED_0_A_WIDTH_10_B_WIDTH_2_Y_WIDTH_2.v; hierarchy -top sat_shift_A_SIGNED_0_B_SIGNED_0_A_WIDTH_10_B_WIDTH_2_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shift_A_SIGNED_0_B_SIGNED_0_A_WIDTH_10_B_WIDTH_2_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_shift_A_SIGNED_0_B_SIGNED_0_A_WIDTH_10_B_WIDTH_2_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shift_A_SIGNED_0_B_SIGNED_1_A_WIDTH_10_B_WIDTH_2_Y_WIDTH_2.v; hierarchy -top sat_shift_A_SIGNED_0_B_SIGNED_1_A_WIDTH_10_B_WIDTH_2_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shift_A_SIGNED_0_B_SIGNED_1_A_WIDTH_10_B_WIDTH_2_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_shift_A_SIGNED_0_B_SIGNED_1_A_WIDTH_10_B_WIDTH_2_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shift_A_SIGNED_1_B_SIGNED_0_A_WIDTH_10_B_WIDTH_2_Y_WIDTH_2.v; hierarchy -top sat_shift_A_SIGNED_1_B_SIGNED_0_A_WIDTH_10_B_WIDTH_2_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shift_A_SIGNED_1_B_SIGNED_0_A_WIDTH_10_B_WIDTH_2_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_shift_A_SIGNED_1_B_SIGNED_0_A_WIDTH_10_B_WIDTH_2_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shift_A_SIGNED_1_B_SIGNED_1_A_WIDTH_10_B_WIDTH_2_Y_WIDTH_2.v; hierarchy -top sat_shift_A_SIGNED_1_B_SIGNED_1_A_WIDTH_10_B_WIDTH_2_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shift_A_SIGNED_1_B_SIGNED_1_A_WIDTH_10_B_WIDTH_2_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_shift_A_SIGNED_1_B_SIGNED_1_A_WIDTH_10_B_WIDTH_2_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shift_A_SIGNED_0_B_SIGNED_0_A_WIDTH_1_B_WIDTH_6_Y_WIDTH_7.v; hierarchy -top sat_shift_A_SIGNED_0_B_SIGNED_0_A_WIDTH_1_B_WIDTH_6_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shift_A_SIGNED_0_B_SIGNED_0_A_WIDTH_1_B_WIDTH_6_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_shift_A_SIGNED_0_B_SIGNED_0_A_WIDTH_1_B_WIDTH_6_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shift_A_SIGNED_0_B_SIGNED_1_A_WIDTH_1_B_WIDTH_6_Y_WIDTH_7.v; hierarchy -top sat_shift_A_SIGNED_0_B_SIGNED_1_A_WIDTH_1_B_WIDTH_6_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shift_A_SIGNED_0_B_SIGNED_1_A_WIDTH_1_B_WIDTH_6_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_shift_A_SIGNED_0_B_SIGNED_1_A_WIDTH_1_B_WIDTH_6_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shift_A_SIGNED_1_B_SIGNED_0_A_WIDTH_1_B_WIDTH_6_Y_WIDTH_7.v; hierarchy -top sat_shift_A_SIGNED_1_B_SIGNED_0_A_WIDTH_1_B_WIDTH_6_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shift_A_SIGNED_1_B_SIGNED_0_A_WIDTH_1_B_WIDTH_6_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_shift_A_SIGNED_1_B_SIGNED_0_A_WIDTH_1_B_WIDTH_6_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shift_A_SIGNED_1_B_SIGNED_1_A_WIDTH_1_B_WIDTH_6_Y_WIDTH_7.v; hierarchy -top sat_shift_A_SIGNED_1_B_SIGNED_1_A_WIDTH_1_B_WIDTH_6_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shift_A_SIGNED_1_B_SIGNED_1_A_WIDTH_1_B_WIDTH_6_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_shift_A_SIGNED_1_B_SIGNED_1_A_WIDTH_1_B_WIDTH_6_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shift_A_SIGNED_0_B_SIGNED_0_A_WIDTH_8_B_WIDTH_10_Y_WIDTH_2.v; hierarchy -top sat_shift_A_SIGNED_0_B_SIGNED_0_A_WIDTH_8_B_WIDTH_10_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shift_A_SIGNED_0_B_SIGNED_0_A_WIDTH_8_B_WIDTH_10_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_shift_A_SIGNED_0_B_SIGNED_0_A_WIDTH_8_B_WIDTH_10_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shift_A_SIGNED_0_B_SIGNED_1_A_WIDTH_8_B_WIDTH_10_Y_WIDTH_2.v; hierarchy -top sat_shift_A_SIGNED_0_B_SIGNED_1_A_WIDTH_8_B_WIDTH_10_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shift_A_SIGNED_0_B_SIGNED_1_A_WIDTH_8_B_WIDTH_10_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_shift_A_SIGNED_0_B_SIGNED_1_A_WIDTH_8_B_WIDTH_10_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shift_A_SIGNED_1_B_SIGNED_0_A_WIDTH_8_B_WIDTH_10_Y_WIDTH_2.v; hierarchy -top sat_shift_A_SIGNED_1_B_SIGNED_0_A_WIDTH_8_B_WIDTH_10_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shift_A_SIGNED_1_B_SIGNED_0_A_WIDTH_8_B_WIDTH_10_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_shift_A_SIGNED_1_B_SIGNED_0_A_WIDTH_8_B_WIDTH_10_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shift_A_SIGNED_1_B_SIGNED_1_A_WIDTH_8_B_WIDTH_10_Y_WIDTH_2.v; hierarchy -top sat_shift_A_SIGNED_1_B_SIGNED_1_A_WIDTH_8_B_WIDTH_10_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shift_A_SIGNED_1_B_SIGNED_1_A_WIDTH_8_B_WIDTH_10_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_shift_A_SIGNED_1_B_SIGNED_1_A_WIDTH_8_B_WIDTH_10_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shift_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_9.v; hierarchy -top sat_shift_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_9; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shift_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_9' -q -q 2>/dev/null || echo sat_shift_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_9 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shift_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_9.v; hierarchy -top sat_shift_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_9; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shift_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_9' -q -q 2>/dev/null || echo sat_shift_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_9 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shift_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_9.v; hierarchy -top sat_shift_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_9; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shift_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_9' -q -q 2>/dev/null || echo sat_shift_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_9 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shift_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_9.v; hierarchy -top sat_shift_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_9; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shift_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_9' -q -q 2>/dev/null || echo sat_shift_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_9 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shift_A_SIGNED_0_B_SIGNED_0_A_WIDTH_8_B_WIDTH_2_Y_WIDTH_2.v; hierarchy -top sat_shift_A_SIGNED_0_B_SIGNED_0_A_WIDTH_8_B_WIDTH_2_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shift_A_SIGNED_0_B_SIGNED_0_A_WIDTH_8_B_WIDTH_2_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_shift_A_SIGNED_0_B_SIGNED_0_A_WIDTH_8_B_WIDTH_2_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shift_A_SIGNED_0_B_SIGNED_1_A_WIDTH_8_B_WIDTH_2_Y_WIDTH_2.v; hierarchy -top sat_shift_A_SIGNED_0_B_SIGNED_1_A_WIDTH_8_B_WIDTH_2_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shift_A_SIGNED_0_B_SIGNED_1_A_WIDTH_8_B_WIDTH_2_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_shift_A_SIGNED_0_B_SIGNED_1_A_WIDTH_8_B_WIDTH_2_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shift_A_SIGNED_1_B_SIGNED_0_A_WIDTH_8_B_WIDTH_2_Y_WIDTH_2.v; hierarchy -top sat_shift_A_SIGNED_1_B_SIGNED_0_A_WIDTH_8_B_WIDTH_2_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shift_A_SIGNED_1_B_SIGNED_0_A_WIDTH_8_B_WIDTH_2_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_shift_A_SIGNED_1_B_SIGNED_0_A_WIDTH_8_B_WIDTH_2_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shift_A_SIGNED_1_B_SIGNED_1_A_WIDTH_8_B_WIDTH_2_Y_WIDTH_2.v; hierarchy -top sat_shift_A_SIGNED_1_B_SIGNED_1_A_WIDTH_8_B_WIDTH_2_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shift_A_SIGNED_1_B_SIGNED_1_A_WIDTH_8_B_WIDTH_2_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_shift_A_SIGNED_1_B_SIGNED_1_A_WIDTH_8_B_WIDTH_2_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shift_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_6.v; hierarchy -top sat_shift_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shift_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_shift_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shift_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_6.v; hierarchy -top sat_shift_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shift_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_shift_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shift_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_6.v; hierarchy -top sat_shift_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shift_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_shift_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shift_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_6.v; hierarchy -top sat_shift_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shift_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_shift_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shift_A_SIGNED_0_B_SIGNED_0_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_1.v; hierarchy -top sat_shift_A_SIGNED_0_B_SIGNED_0_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shift_A_SIGNED_0_B_SIGNED_0_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_shift_A_SIGNED_0_B_SIGNED_0_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shift_A_SIGNED_0_B_SIGNED_1_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_1.v; hierarchy -top sat_shift_A_SIGNED_0_B_SIGNED_1_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shift_A_SIGNED_0_B_SIGNED_1_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_shift_A_SIGNED_0_B_SIGNED_1_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shift_A_SIGNED_1_B_SIGNED_0_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_1.v; hierarchy -top sat_shift_A_SIGNED_1_B_SIGNED_0_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shift_A_SIGNED_1_B_SIGNED_0_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_shift_A_SIGNED_1_B_SIGNED_0_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shift_A_SIGNED_1_B_SIGNED_1_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_1.v; hierarchy -top sat_shift_A_SIGNED_1_B_SIGNED_1_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shift_A_SIGNED_1_B_SIGNED_1_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_shift_A_SIGNED_1_B_SIGNED_1_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shift_A_SIGNED_0_B_SIGNED_0_A_WIDTH_10_B_WIDTH_6_Y_WIDTH_8.v; hierarchy -top sat_shift_A_SIGNED_0_B_SIGNED_0_A_WIDTH_10_B_WIDTH_6_Y_WIDTH_8; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shift_A_SIGNED_0_B_SIGNED_0_A_WIDTH_10_B_WIDTH_6_Y_WIDTH_8' -q -q 2>/dev/null || echo sat_shift_A_SIGNED_0_B_SIGNED_0_A_WIDTH_10_B_WIDTH_6_Y_WIDTH_8 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shift_A_SIGNED_0_B_SIGNED_1_A_WIDTH_10_B_WIDTH_6_Y_WIDTH_8.v; hierarchy -top sat_shift_A_SIGNED_0_B_SIGNED_1_A_WIDTH_10_B_WIDTH_6_Y_WIDTH_8; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shift_A_SIGNED_0_B_SIGNED_1_A_WIDTH_10_B_WIDTH_6_Y_WIDTH_8' -q -q 2>/dev/null || echo sat_shift_A_SIGNED_0_B_SIGNED_1_A_WIDTH_10_B_WIDTH_6_Y_WIDTH_8 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shift_A_SIGNED_1_B_SIGNED_0_A_WIDTH_10_B_WIDTH_6_Y_WIDTH_8.v; hierarchy -top sat_shift_A_SIGNED_1_B_SIGNED_0_A_WIDTH_10_B_WIDTH_6_Y_WIDTH_8; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shift_A_SIGNED_1_B_SIGNED_0_A_WIDTH_10_B_WIDTH_6_Y_WIDTH_8' -q -q 2>/dev/null || echo sat_shift_A_SIGNED_1_B_SIGNED_0_A_WIDTH_10_B_WIDTH_6_Y_WIDTH_8 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shift_A_SIGNED_1_B_SIGNED_1_A_WIDTH_10_B_WIDTH_6_Y_WIDTH_8.v; hierarchy -top sat_shift_A_SIGNED_1_B_SIGNED_1_A_WIDTH_10_B_WIDTH_6_Y_WIDTH_8; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shift_A_SIGNED_1_B_SIGNED_1_A_WIDTH_10_B_WIDTH_6_Y_WIDTH_8' -q -q 2>/dev/null || echo sat_shift_A_SIGNED_1_B_SIGNED_1_A_WIDTH_10_B_WIDTH_6_Y_WIDTH_8 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shift_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_3.v; hierarchy -top sat_shift_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shift_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_3' -q -q 2>/dev/null || echo sat_shift_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shift_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_3.v; hierarchy -top sat_shift_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shift_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_3' -q -q 2>/dev/null || echo sat_shift_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shift_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_3.v; hierarchy -top sat_shift_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shift_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_3' -q -q 2>/dev/null || echo sat_shift_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shift_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_3.v; hierarchy -top sat_shift_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shift_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_3' -q -q 2>/dev/null || echo sat_shift_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shift_A_SIGNED_0_B_SIGNED_0_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_5.v; hierarchy -top sat_shift_A_SIGNED_0_B_SIGNED_0_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_5; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shift_A_SIGNED_0_B_SIGNED_0_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_5' -q -q 2>/dev/null || echo sat_shift_A_SIGNED_0_B_SIGNED_0_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_5 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shift_A_SIGNED_0_B_SIGNED_1_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_5.v; hierarchy -top sat_shift_A_SIGNED_0_B_SIGNED_1_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_5; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shift_A_SIGNED_0_B_SIGNED_1_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_5' -q -q 2>/dev/null || echo sat_shift_A_SIGNED_0_B_SIGNED_1_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_5 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shift_A_SIGNED_1_B_SIGNED_0_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_5.v; hierarchy -top sat_shift_A_SIGNED_1_B_SIGNED_0_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_5; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shift_A_SIGNED_1_B_SIGNED_0_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_5' -q -q 2>/dev/null || echo sat_shift_A_SIGNED_1_B_SIGNED_0_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_5 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shift_A_SIGNED_1_B_SIGNED_1_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_5.v; hierarchy -top sat_shift_A_SIGNED_1_B_SIGNED_1_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_5; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shift_A_SIGNED_1_B_SIGNED_1_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_5' -q -q 2>/dev/null || echo sat_shift_A_SIGNED_1_B_SIGNED_1_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_5 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shift_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_7_Y_WIDTH_7.v; hierarchy -top sat_shift_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_7_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shift_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_7_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_shift_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_7_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shift_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_7_Y_WIDTH_7.v; hierarchy -top sat_shift_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_7_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shift_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_7_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_shift_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_7_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shift_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_7_Y_WIDTH_7.v; hierarchy -top sat_shift_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_7_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shift_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_7_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_shift_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_7_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shift_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_7_Y_WIDTH_7.v; hierarchy -top sat_shift_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_7_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shift_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_7_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_shift_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_7_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shift_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_1_Y_WIDTH_1.v; hierarchy -top sat_shift_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_1_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shift_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_1_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_shift_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_1_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shift_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_1_Y_WIDTH_1.v; hierarchy -top sat_shift_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_1_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shift_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_1_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_shift_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_1_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shift_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_1_Y_WIDTH_1.v; hierarchy -top sat_shift_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_1_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shift_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_1_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_shift_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_1_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shift_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_1_Y_WIDTH_1.v; hierarchy -top sat_shift_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_1_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shift_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_1_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_shift_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_1_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shift_A_SIGNED_0_B_SIGNED_0_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_7.v; hierarchy -top sat_shift_A_SIGNED_0_B_SIGNED_0_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shift_A_SIGNED_0_B_SIGNED_0_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_shift_A_SIGNED_0_B_SIGNED_0_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shift_A_SIGNED_0_B_SIGNED_1_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_7.v; hierarchy -top sat_shift_A_SIGNED_0_B_SIGNED_1_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shift_A_SIGNED_0_B_SIGNED_1_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_shift_A_SIGNED_0_B_SIGNED_1_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shift_A_SIGNED_1_B_SIGNED_0_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_7.v; hierarchy -top sat_shift_A_SIGNED_1_B_SIGNED_0_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shift_A_SIGNED_1_B_SIGNED_0_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_shift_A_SIGNED_1_B_SIGNED_0_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shift_A_SIGNED_1_B_SIGNED_1_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_7.v; hierarchy -top sat_shift_A_SIGNED_1_B_SIGNED_1_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shift_A_SIGNED_1_B_SIGNED_1_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_shift_A_SIGNED_1_B_SIGNED_1_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shift_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_7.v; hierarchy -top sat_shift_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shift_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_shift_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shift_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_7.v; hierarchy -top sat_shift_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shift_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_shift_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shift_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_7.v; hierarchy -top sat_shift_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shift_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_shift_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shift_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_7.v; hierarchy -top sat_shift_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shift_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_shift_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shift_A_SIGNED_0_B_SIGNED_0_A_WIDTH_8_B_WIDTH_9_Y_WIDTH_8.v; hierarchy -top sat_shift_A_SIGNED_0_B_SIGNED_0_A_WIDTH_8_B_WIDTH_9_Y_WIDTH_8; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shift_A_SIGNED_0_B_SIGNED_0_A_WIDTH_8_B_WIDTH_9_Y_WIDTH_8' -q -q 2>/dev/null || echo sat_shift_A_SIGNED_0_B_SIGNED_0_A_WIDTH_8_B_WIDTH_9_Y_WIDTH_8 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shift_A_SIGNED_0_B_SIGNED_1_A_WIDTH_8_B_WIDTH_9_Y_WIDTH_8.v; hierarchy -top sat_shift_A_SIGNED_0_B_SIGNED_1_A_WIDTH_8_B_WIDTH_9_Y_WIDTH_8; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shift_A_SIGNED_0_B_SIGNED_1_A_WIDTH_8_B_WIDTH_9_Y_WIDTH_8' -q -q 2>/dev/null || echo sat_shift_A_SIGNED_0_B_SIGNED_1_A_WIDTH_8_B_WIDTH_9_Y_WIDTH_8 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shift_A_SIGNED_1_B_SIGNED_0_A_WIDTH_8_B_WIDTH_9_Y_WIDTH_8.v; hierarchy -top sat_shift_A_SIGNED_1_B_SIGNED_0_A_WIDTH_8_B_WIDTH_9_Y_WIDTH_8; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shift_A_SIGNED_1_B_SIGNED_0_A_WIDTH_8_B_WIDTH_9_Y_WIDTH_8' -q -q 2>/dev/null || echo sat_shift_A_SIGNED_1_B_SIGNED_0_A_WIDTH_8_B_WIDTH_9_Y_WIDTH_8 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shift_A_SIGNED_1_B_SIGNED_1_A_WIDTH_8_B_WIDTH_9_Y_WIDTH_8.v; hierarchy -top sat_shift_A_SIGNED_1_B_SIGNED_1_A_WIDTH_8_B_WIDTH_9_Y_WIDTH_8; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shift_A_SIGNED_1_B_SIGNED_1_A_WIDTH_8_B_WIDTH_9_Y_WIDTH_8' -q -q 2>/dev/null || echo sat_shift_A_SIGNED_1_B_SIGNED_1_A_WIDTH_8_B_WIDTH_9_Y_WIDTH_8 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shift_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_5_Y_WIDTH_7.v; hierarchy -top sat_shift_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_5_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shift_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_5_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_shift_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_5_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shift_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_5_Y_WIDTH_7.v; hierarchy -top sat_shift_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_5_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shift_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_5_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_shift_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_5_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shift_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_5_Y_WIDTH_7.v; hierarchy -top sat_shift_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_5_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shift_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_5_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_shift_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_5_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shift_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_5_Y_WIDTH_7.v; hierarchy -top sat_shift_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_5_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shift_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_5_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_shift_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_5_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shift_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_4.v; hierarchy -top sat_shift_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shift_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_shift_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shift_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_4.v; hierarchy -top sat_shift_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shift_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_shift_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shift_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_4.v; hierarchy -top sat_shift_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shift_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_shift_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shift_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_4.v; hierarchy -top sat_shift_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shift_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_shift_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shift_A_SIGNED_0_B_SIGNED_0_A_WIDTH_9_B_WIDTH_4_Y_WIDTH_7.v; hierarchy -top sat_shift_A_SIGNED_0_B_SIGNED_0_A_WIDTH_9_B_WIDTH_4_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shift_A_SIGNED_0_B_SIGNED_0_A_WIDTH_9_B_WIDTH_4_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_shift_A_SIGNED_0_B_SIGNED_0_A_WIDTH_9_B_WIDTH_4_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shift_A_SIGNED_0_B_SIGNED_1_A_WIDTH_9_B_WIDTH_4_Y_WIDTH_7.v; hierarchy -top sat_shift_A_SIGNED_0_B_SIGNED_1_A_WIDTH_9_B_WIDTH_4_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shift_A_SIGNED_0_B_SIGNED_1_A_WIDTH_9_B_WIDTH_4_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_shift_A_SIGNED_0_B_SIGNED_1_A_WIDTH_9_B_WIDTH_4_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shift_A_SIGNED_1_B_SIGNED_0_A_WIDTH_9_B_WIDTH_4_Y_WIDTH_7.v; hierarchy -top sat_shift_A_SIGNED_1_B_SIGNED_0_A_WIDTH_9_B_WIDTH_4_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shift_A_SIGNED_1_B_SIGNED_0_A_WIDTH_9_B_WIDTH_4_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_shift_A_SIGNED_1_B_SIGNED_0_A_WIDTH_9_B_WIDTH_4_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shift_A_SIGNED_1_B_SIGNED_1_A_WIDTH_9_B_WIDTH_4_Y_WIDTH_7.v; hierarchy -top sat_shift_A_SIGNED_1_B_SIGNED_1_A_WIDTH_9_B_WIDTH_4_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shift_A_SIGNED_1_B_SIGNED_1_A_WIDTH_9_B_WIDTH_4_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_shift_A_SIGNED_1_B_SIGNED_1_A_WIDTH_9_B_WIDTH_4_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shift_A_SIGNED_0_B_SIGNED_0_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_9.v; hierarchy -top sat_shift_A_SIGNED_0_B_SIGNED_0_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_9; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shift_A_SIGNED_0_B_SIGNED_0_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_9' -q -q 2>/dev/null || echo sat_shift_A_SIGNED_0_B_SIGNED_0_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_9 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shift_A_SIGNED_0_B_SIGNED_1_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_9.v; hierarchy -top sat_shift_A_SIGNED_0_B_SIGNED_1_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_9; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shift_A_SIGNED_0_B_SIGNED_1_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_9' -q -q 2>/dev/null || echo sat_shift_A_SIGNED_0_B_SIGNED_1_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_9 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shift_A_SIGNED_1_B_SIGNED_0_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_9.v; hierarchy -top sat_shift_A_SIGNED_1_B_SIGNED_0_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_9; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shift_A_SIGNED_1_B_SIGNED_0_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_9' -q -q 2>/dev/null || echo sat_shift_A_SIGNED_1_B_SIGNED_0_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_9 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shift_A_SIGNED_1_B_SIGNED_1_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_9.v; hierarchy -top sat_shift_A_SIGNED_1_B_SIGNED_1_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_9; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shift_A_SIGNED_1_B_SIGNED_1_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_9' -q -q 2>/dev/null || echo sat_shift_A_SIGNED_1_B_SIGNED_1_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_9 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shift_A_SIGNED_0_B_SIGNED_0_A_WIDTH_4_B_WIDTH_8_Y_WIDTH_10.v; hierarchy -top sat_shift_A_SIGNED_0_B_SIGNED_0_A_WIDTH_4_B_WIDTH_8_Y_WIDTH_10; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shift_A_SIGNED_0_B_SIGNED_0_A_WIDTH_4_B_WIDTH_8_Y_WIDTH_10' -q -q 2>/dev/null || echo sat_shift_A_SIGNED_0_B_SIGNED_0_A_WIDTH_4_B_WIDTH_8_Y_WIDTH_10 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shift_A_SIGNED_0_B_SIGNED_1_A_WIDTH_4_B_WIDTH_8_Y_WIDTH_10.v; hierarchy -top sat_shift_A_SIGNED_0_B_SIGNED_1_A_WIDTH_4_B_WIDTH_8_Y_WIDTH_10; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shift_A_SIGNED_0_B_SIGNED_1_A_WIDTH_4_B_WIDTH_8_Y_WIDTH_10' -q -q 2>/dev/null || echo sat_shift_A_SIGNED_0_B_SIGNED_1_A_WIDTH_4_B_WIDTH_8_Y_WIDTH_10 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shift_A_SIGNED_1_B_SIGNED_0_A_WIDTH_4_B_WIDTH_8_Y_WIDTH_10.v; hierarchy -top sat_shift_A_SIGNED_1_B_SIGNED_0_A_WIDTH_4_B_WIDTH_8_Y_WIDTH_10; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shift_A_SIGNED_1_B_SIGNED_0_A_WIDTH_4_B_WIDTH_8_Y_WIDTH_10' -q -q 2>/dev/null || echo sat_shift_A_SIGNED_1_B_SIGNED_0_A_WIDTH_4_B_WIDTH_8_Y_WIDTH_10 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_shift_A_SIGNED_1_B_SIGNED_1_A_WIDTH_4_B_WIDTH_8_Y_WIDTH_10.v; hierarchy -top sat_shift_A_SIGNED_1_B_SIGNED_1_A_WIDTH_4_B_WIDTH_8_Y_WIDTH_10; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_shift_A_SIGNED_1_B_SIGNED_1_A_WIDTH_4_B_WIDTH_8_Y_WIDTH_10' -q -q 2>/dev/null || echo sat_shift_A_SIGNED_1_B_SIGNED_1_A_WIDTH_4_B_WIDTH_8_Y_WIDTH_10 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_logic_and_A_SIGNED_0_B_SIGNED_0_A_WIDTH_1_B_WIDTH_1_Y_WIDTH_1.v; hierarchy -top sat_logic_and_A_SIGNED_0_B_SIGNED_0_A_WIDTH_1_B_WIDTH_1_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_logic_and_A_SIGNED_0_B_SIGNED_0_A_WIDTH_1_B_WIDTH_1_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_logic_and_A_SIGNED_0_B_SIGNED_0_A_WIDTH_1_B_WIDTH_1_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_logic_and_A_SIGNED_0_B_SIGNED_1_A_WIDTH_1_B_WIDTH_1_Y_WIDTH_1.v; hierarchy -top sat_logic_and_A_SIGNED_0_B_SIGNED_1_A_WIDTH_1_B_WIDTH_1_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_logic_and_A_SIGNED_0_B_SIGNED_1_A_WIDTH_1_B_WIDTH_1_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_logic_and_A_SIGNED_0_B_SIGNED_1_A_WIDTH_1_B_WIDTH_1_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_logic_and_A_SIGNED_1_B_SIGNED_0_A_WIDTH_1_B_WIDTH_1_Y_WIDTH_1.v; hierarchy -top sat_logic_and_A_SIGNED_1_B_SIGNED_0_A_WIDTH_1_B_WIDTH_1_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_logic_and_A_SIGNED_1_B_SIGNED_0_A_WIDTH_1_B_WIDTH_1_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_logic_and_A_SIGNED_1_B_SIGNED_0_A_WIDTH_1_B_WIDTH_1_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_logic_and_A_SIGNED_1_B_SIGNED_1_A_WIDTH_1_B_WIDTH_1_Y_WIDTH_1.v; hierarchy -top sat_logic_and_A_SIGNED_1_B_SIGNED_1_A_WIDTH_1_B_WIDTH_1_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_logic_and_A_SIGNED_1_B_SIGNED_1_A_WIDTH_1_B_WIDTH_1_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_logic_and_A_SIGNED_1_B_SIGNED_1_A_WIDTH_1_B_WIDTH_1_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_logic_and_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_4_Y_WIDTH_6.v; hierarchy -top sat_logic_and_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_4_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_logic_and_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_4_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_logic_and_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_4_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_logic_and_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_4_Y_WIDTH_6.v; hierarchy -top sat_logic_and_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_4_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_logic_and_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_4_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_logic_and_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_4_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_logic_and_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_4_Y_WIDTH_6.v; hierarchy -top sat_logic_and_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_4_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_logic_and_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_4_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_logic_and_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_4_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_logic_and_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_4_Y_WIDTH_6.v; hierarchy -top sat_logic_and_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_4_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_logic_and_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_4_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_logic_and_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_4_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_logic_and_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4.v; hierarchy -top sat_logic_and_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_logic_and_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_logic_and_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_logic_and_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4.v; hierarchy -top sat_logic_and_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_logic_and_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_logic_and_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_logic_and_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4.v; hierarchy -top sat_logic_and_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_logic_and_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_logic_and_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_logic_and_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4.v; hierarchy -top sat_logic_and_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_logic_and_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_logic_and_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_logic_and_A_SIGNED_0_B_SIGNED_0_A_WIDTH_4_B_WIDTH_3_Y_WIDTH_6.v; hierarchy -top sat_logic_and_A_SIGNED_0_B_SIGNED_0_A_WIDTH_4_B_WIDTH_3_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_logic_and_A_SIGNED_0_B_SIGNED_0_A_WIDTH_4_B_WIDTH_3_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_logic_and_A_SIGNED_0_B_SIGNED_0_A_WIDTH_4_B_WIDTH_3_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_logic_and_A_SIGNED_0_B_SIGNED_1_A_WIDTH_4_B_WIDTH_3_Y_WIDTH_6.v; hierarchy -top sat_logic_and_A_SIGNED_0_B_SIGNED_1_A_WIDTH_4_B_WIDTH_3_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_logic_and_A_SIGNED_0_B_SIGNED_1_A_WIDTH_4_B_WIDTH_3_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_logic_and_A_SIGNED_0_B_SIGNED_1_A_WIDTH_4_B_WIDTH_3_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_logic_and_A_SIGNED_1_B_SIGNED_0_A_WIDTH_4_B_WIDTH_3_Y_WIDTH_6.v; hierarchy -top sat_logic_and_A_SIGNED_1_B_SIGNED_0_A_WIDTH_4_B_WIDTH_3_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_logic_and_A_SIGNED_1_B_SIGNED_0_A_WIDTH_4_B_WIDTH_3_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_logic_and_A_SIGNED_1_B_SIGNED_0_A_WIDTH_4_B_WIDTH_3_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_logic_and_A_SIGNED_1_B_SIGNED_1_A_WIDTH_4_B_WIDTH_3_Y_WIDTH_6.v; hierarchy -top sat_logic_and_A_SIGNED_1_B_SIGNED_1_A_WIDTH_4_B_WIDTH_3_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_logic_and_A_SIGNED_1_B_SIGNED_1_A_WIDTH_4_B_WIDTH_3_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_logic_and_A_SIGNED_1_B_SIGNED_1_A_WIDTH_4_B_WIDTH_3_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_logic_and_A_SIGNED_0_B_SIGNED_0_A_WIDTH_4_B_WIDTH_6_Y_WIDTH_3.v; hierarchy -top sat_logic_and_A_SIGNED_0_B_SIGNED_0_A_WIDTH_4_B_WIDTH_6_Y_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_logic_and_A_SIGNED_0_B_SIGNED_0_A_WIDTH_4_B_WIDTH_6_Y_WIDTH_3' -q -q 2>/dev/null || echo sat_logic_and_A_SIGNED_0_B_SIGNED_0_A_WIDTH_4_B_WIDTH_6_Y_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_logic_and_A_SIGNED_0_B_SIGNED_1_A_WIDTH_4_B_WIDTH_6_Y_WIDTH_3.v; hierarchy -top sat_logic_and_A_SIGNED_0_B_SIGNED_1_A_WIDTH_4_B_WIDTH_6_Y_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_logic_and_A_SIGNED_0_B_SIGNED_1_A_WIDTH_4_B_WIDTH_6_Y_WIDTH_3' -q -q 2>/dev/null || echo sat_logic_and_A_SIGNED_0_B_SIGNED_1_A_WIDTH_4_B_WIDTH_6_Y_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_logic_and_A_SIGNED_1_B_SIGNED_0_A_WIDTH_4_B_WIDTH_6_Y_WIDTH_3.v; hierarchy -top sat_logic_and_A_SIGNED_1_B_SIGNED_0_A_WIDTH_4_B_WIDTH_6_Y_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_logic_and_A_SIGNED_1_B_SIGNED_0_A_WIDTH_4_B_WIDTH_6_Y_WIDTH_3' -q -q 2>/dev/null || echo sat_logic_and_A_SIGNED_1_B_SIGNED_0_A_WIDTH_4_B_WIDTH_6_Y_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_logic_and_A_SIGNED_1_B_SIGNED_1_A_WIDTH_4_B_WIDTH_6_Y_WIDTH_3.v; hierarchy -top sat_logic_and_A_SIGNED_1_B_SIGNED_1_A_WIDTH_4_B_WIDTH_6_Y_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_logic_and_A_SIGNED_1_B_SIGNED_1_A_WIDTH_4_B_WIDTH_6_Y_WIDTH_3' -q -q 2>/dev/null || echo sat_logic_and_A_SIGNED_1_B_SIGNED_1_A_WIDTH_4_B_WIDTH_6_Y_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_logic_and_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_4.v; hierarchy -top sat_logic_and_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_logic_and_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_logic_and_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_logic_and_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_4.v; hierarchy -top sat_logic_and_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_logic_and_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_logic_and_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_logic_and_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_4.v; hierarchy -top sat_logic_and_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_logic_and_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_logic_and_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_logic_and_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_4.v; hierarchy -top sat_logic_and_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_logic_and_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_logic_and_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_logic_and_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_3.v; hierarchy -top sat_logic_and_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_logic_and_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_3' -q -q 2>/dev/null || echo sat_logic_and_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_logic_and_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_3.v; hierarchy -top sat_logic_and_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_logic_and_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_3' -q -q 2>/dev/null || echo sat_logic_and_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_logic_and_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_3.v; hierarchy -top sat_logic_and_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_logic_and_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_3' -q -q 2>/dev/null || echo sat_logic_and_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_logic_and_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_3.v; hierarchy -top sat_logic_and_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_logic_and_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_3' -q -q 2>/dev/null || echo sat_logic_and_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_logic_and_A_SIGNED_0_B_SIGNED_0_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_1.v; hierarchy -top sat_logic_and_A_SIGNED_0_B_SIGNED_0_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_logic_and_A_SIGNED_0_B_SIGNED_0_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_logic_and_A_SIGNED_0_B_SIGNED_0_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_logic_and_A_SIGNED_0_B_SIGNED_1_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_1.v; hierarchy -top sat_logic_and_A_SIGNED_0_B_SIGNED_1_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_logic_and_A_SIGNED_0_B_SIGNED_1_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_logic_and_A_SIGNED_0_B_SIGNED_1_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_logic_and_A_SIGNED_1_B_SIGNED_0_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_1.v; hierarchy -top sat_logic_and_A_SIGNED_1_B_SIGNED_0_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_logic_and_A_SIGNED_1_B_SIGNED_0_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_logic_and_A_SIGNED_1_B_SIGNED_0_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_logic_and_A_SIGNED_1_B_SIGNED_1_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_1.v; hierarchy -top sat_logic_and_A_SIGNED_1_B_SIGNED_1_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_logic_and_A_SIGNED_1_B_SIGNED_1_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_logic_and_A_SIGNED_1_B_SIGNED_1_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_logic_and_A_SIGNED_0_B_SIGNED_0_A_WIDTH_8_B_WIDTH_6_Y_WIDTH_1.v; hierarchy -top sat_logic_and_A_SIGNED_0_B_SIGNED_0_A_WIDTH_8_B_WIDTH_6_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_logic_and_A_SIGNED_0_B_SIGNED_0_A_WIDTH_8_B_WIDTH_6_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_logic_and_A_SIGNED_0_B_SIGNED_0_A_WIDTH_8_B_WIDTH_6_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_logic_and_A_SIGNED_0_B_SIGNED_1_A_WIDTH_8_B_WIDTH_6_Y_WIDTH_1.v; hierarchy -top sat_logic_and_A_SIGNED_0_B_SIGNED_1_A_WIDTH_8_B_WIDTH_6_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_logic_and_A_SIGNED_0_B_SIGNED_1_A_WIDTH_8_B_WIDTH_6_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_logic_and_A_SIGNED_0_B_SIGNED_1_A_WIDTH_8_B_WIDTH_6_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_logic_and_A_SIGNED_1_B_SIGNED_0_A_WIDTH_8_B_WIDTH_6_Y_WIDTH_1.v; hierarchy -top sat_logic_and_A_SIGNED_1_B_SIGNED_0_A_WIDTH_8_B_WIDTH_6_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_logic_and_A_SIGNED_1_B_SIGNED_0_A_WIDTH_8_B_WIDTH_6_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_logic_and_A_SIGNED_1_B_SIGNED_0_A_WIDTH_8_B_WIDTH_6_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_logic_and_A_SIGNED_1_B_SIGNED_1_A_WIDTH_8_B_WIDTH_6_Y_WIDTH_1.v; hierarchy -top sat_logic_and_A_SIGNED_1_B_SIGNED_1_A_WIDTH_8_B_WIDTH_6_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_logic_and_A_SIGNED_1_B_SIGNED_1_A_WIDTH_8_B_WIDTH_6_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_logic_and_A_SIGNED_1_B_SIGNED_1_A_WIDTH_8_B_WIDTH_6_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_logic_and_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1.v; hierarchy -top sat_logic_and_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_logic_and_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_logic_and_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_logic_and_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1.v; hierarchy -top sat_logic_and_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_logic_and_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_logic_and_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_logic_and_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1.v; hierarchy -top sat_logic_and_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_logic_and_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_logic_and_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_logic_and_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1.v; hierarchy -top sat_logic_and_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_logic_and_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_logic_and_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_logic_and_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_4_Y_WIDTH_6.v; hierarchy -top sat_logic_and_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_4_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_logic_and_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_4_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_logic_and_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_4_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_logic_and_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_4_Y_WIDTH_6.v; hierarchy -top sat_logic_and_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_4_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_logic_and_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_4_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_logic_and_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_4_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_logic_and_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_4_Y_WIDTH_6.v; hierarchy -top sat_logic_and_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_4_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_logic_and_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_4_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_logic_and_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_4_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_logic_and_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_4_Y_WIDTH_6.v; hierarchy -top sat_logic_and_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_4_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_logic_and_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_4_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_logic_and_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_4_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_logic_and_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_4.v; hierarchy -top sat_logic_and_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_logic_and_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_logic_and_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_logic_and_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_4.v; hierarchy -top sat_logic_and_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_logic_and_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_logic_and_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_logic_and_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_4.v; hierarchy -top sat_logic_and_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_logic_and_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_logic_and_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_logic_and_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_4.v; hierarchy -top sat_logic_and_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_logic_and_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_logic_and_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_logic_and_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_8_Y_WIDTH_4.v; hierarchy -top sat_logic_and_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_8_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_logic_and_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_8_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_logic_and_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_8_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_logic_and_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_8_Y_WIDTH_4.v; hierarchy -top sat_logic_and_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_8_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_logic_and_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_8_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_logic_and_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_8_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_logic_and_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_8_Y_WIDTH_4.v; hierarchy -top sat_logic_and_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_8_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_logic_and_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_8_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_logic_and_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_8_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_logic_and_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_8_Y_WIDTH_4.v; hierarchy -top sat_logic_and_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_8_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_logic_and_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_8_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_logic_and_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_8_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_logic_and_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_7.v; hierarchy -top sat_logic_and_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_logic_and_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_logic_and_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_logic_and_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_7.v; hierarchy -top sat_logic_and_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_logic_and_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_logic_and_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_logic_and_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_7.v; hierarchy -top sat_logic_and_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_logic_and_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_logic_and_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_logic_and_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_7.v; hierarchy -top sat_logic_and_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_logic_and_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_logic_and_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_logic_and_A_SIGNED_0_B_SIGNED_0_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_6.v; hierarchy -top sat_logic_and_A_SIGNED_0_B_SIGNED_0_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_logic_and_A_SIGNED_0_B_SIGNED_0_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_logic_and_A_SIGNED_0_B_SIGNED_0_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_logic_and_A_SIGNED_0_B_SIGNED_1_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_6.v; hierarchy -top sat_logic_and_A_SIGNED_0_B_SIGNED_1_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_logic_and_A_SIGNED_0_B_SIGNED_1_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_logic_and_A_SIGNED_0_B_SIGNED_1_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_logic_and_A_SIGNED_1_B_SIGNED_0_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_6.v; hierarchy -top sat_logic_and_A_SIGNED_1_B_SIGNED_0_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_logic_and_A_SIGNED_1_B_SIGNED_0_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_logic_and_A_SIGNED_1_B_SIGNED_0_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_logic_and_A_SIGNED_1_B_SIGNED_1_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_6.v; hierarchy -top sat_logic_and_A_SIGNED_1_B_SIGNED_1_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_logic_and_A_SIGNED_1_B_SIGNED_1_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_logic_and_A_SIGNED_1_B_SIGNED_1_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_logic_and_A_SIGNED_0_B_SIGNED_0_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_2.v; hierarchy -top sat_logic_and_A_SIGNED_0_B_SIGNED_0_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_logic_and_A_SIGNED_0_B_SIGNED_0_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_logic_and_A_SIGNED_0_B_SIGNED_0_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_logic_and_A_SIGNED_0_B_SIGNED_1_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_2.v; hierarchy -top sat_logic_and_A_SIGNED_0_B_SIGNED_1_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_logic_and_A_SIGNED_0_B_SIGNED_1_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_logic_and_A_SIGNED_0_B_SIGNED_1_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_logic_and_A_SIGNED_1_B_SIGNED_0_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_2.v; hierarchy -top sat_logic_and_A_SIGNED_1_B_SIGNED_0_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_logic_and_A_SIGNED_1_B_SIGNED_0_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_logic_and_A_SIGNED_1_B_SIGNED_0_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_logic_and_A_SIGNED_1_B_SIGNED_1_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_2.v; hierarchy -top sat_logic_and_A_SIGNED_1_B_SIGNED_1_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_logic_and_A_SIGNED_1_B_SIGNED_1_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_logic_and_A_SIGNED_1_B_SIGNED_1_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_logic_and_A_SIGNED_0_B_SIGNED_0_A_WIDTH_9_B_WIDTH_8_Y_WIDTH_2.v; hierarchy -top sat_logic_and_A_SIGNED_0_B_SIGNED_0_A_WIDTH_9_B_WIDTH_8_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_logic_and_A_SIGNED_0_B_SIGNED_0_A_WIDTH_9_B_WIDTH_8_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_logic_and_A_SIGNED_0_B_SIGNED_0_A_WIDTH_9_B_WIDTH_8_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_logic_and_A_SIGNED_0_B_SIGNED_1_A_WIDTH_9_B_WIDTH_8_Y_WIDTH_2.v; hierarchy -top sat_logic_and_A_SIGNED_0_B_SIGNED_1_A_WIDTH_9_B_WIDTH_8_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_logic_and_A_SIGNED_0_B_SIGNED_1_A_WIDTH_9_B_WIDTH_8_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_logic_and_A_SIGNED_0_B_SIGNED_1_A_WIDTH_9_B_WIDTH_8_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_logic_and_A_SIGNED_1_B_SIGNED_0_A_WIDTH_9_B_WIDTH_8_Y_WIDTH_2.v; hierarchy -top sat_logic_and_A_SIGNED_1_B_SIGNED_0_A_WIDTH_9_B_WIDTH_8_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_logic_and_A_SIGNED_1_B_SIGNED_0_A_WIDTH_9_B_WIDTH_8_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_logic_and_A_SIGNED_1_B_SIGNED_0_A_WIDTH_9_B_WIDTH_8_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_logic_and_A_SIGNED_1_B_SIGNED_1_A_WIDTH_9_B_WIDTH_8_Y_WIDTH_2.v; hierarchy -top sat_logic_and_A_SIGNED_1_B_SIGNED_1_A_WIDTH_9_B_WIDTH_8_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_logic_and_A_SIGNED_1_B_SIGNED_1_A_WIDTH_9_B_WIDTH_8_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_logic_and_A_SIGNED_1_B_SIGNED_1_A_WIDTH_9_B_WIDTH_8_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_logic_and_A_SIGNED_0_B_SIGNED_0_A_WIDTH_10_B_WIDTH_1_Y_WIDTH_8.v; hierarchy -top sat_logic_and_A_SIGNED_0_B_SIGNED_0_A_WIDTH_10_B_WIDTH_1_Y_WIDTH_8; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_logic_and_A_SIGNED_0_B_SIGNED_0_A_WIDTH_10_B_WIDTH_1_Y_WIDTH_8' -q -q 2>/dev/null || echo sat_logic_and_A_SIGNED_0_B_SIGNED_0_A_WIDTH_10_B_WIDTH_1_Y_WIDTH_8 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_logic_and_A_SIGNED_0_B_SIGNED_1_A_WIDTH_10_B_WIDTH_1_Y_WIDTH_8.v; hierarchy -top sat_logic_and_A_SIGNED_0_B_SIGNED_1_A_WIDTH_10_B_WIDTH_1_Y_WIDTH_8; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_logic_and_A_SIGNED_0_B_SIGNED_1_A_WIDTH_10_B_WIDTH_1_Y_WIDTH_8' -q -q 2>/dev/null || echo sat_logic_and_A_SIGNED_0_B_SIGNED_1_A_WIDTH_10_B_WIDTH_1_Y_WIDTH_8 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_logic_and_A_SIGNED_1_B_SIGNED_0_A_WIDTH_10_B_WIDTH_1_Y_WIDTH_8.v; hierarchy -top sat_logic_and_A_SIGNED_1_B_SIGNED_0_A_WIDTH_10_B_WIDTH_1_Y_WIDTH_8; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_logic_and_A_SIGNED_1_B_SIGNED_0_A_WIDTH_10_B_WIDTH_1_Y_WIDTH_8' -q -q 2>/dev/null || echo sat_logic_and_A_SIGNED_1_B_SIGNED_0_A_WIDTH_10_B_WIDTH_1_Y_WIDTH_8 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_logic_and_A_SIGNED_1_B_SIGNED_1_A_WIDTH_10_B_WIDTH_1_Y_WIDTH_8.v; hierarchy -top sat_logic_and_A_SIGNED_1_B_SIGNED_1_A_WIDTH_10_B_WIDTH_1_Y_WIDTH_8; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_logic_and_A_SIGNED_1_B_SIGNED_1_A_WIDTH_10_B_WIDTH_1_Y_WIDTH_8' -q -q 2>/dev/null || echo sat_logic_and_A_SIGNED_1_B_SIGNED_1_A_WIDTH_10_B_WIDTH_1_Y_WIDTH_8 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_logic_and_A_SIGNED_0_B_SIGNED_0_A_WIDTH_7_B_WIDTH_2_Y_WIDTH_3.v; hierarchy -top sat_logic_and_A_SIGNED_0_B_SIGNED_0_A_WIDTH_7_B_WIDTH_2_Y_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_logic_and_A_SIGNED_0_B_SIGNED_0_A_WIDTH_7_B_WIDTH_2_Y_WIDTH_3' -q -q 2>/dev/null || echo sat_logic_and_A_SIGNED_0_B_SIGNED_0_A_WIDTH_7_B_WIDTH_2_Y_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_logic_and_A_SIGNED_0_B_SIGNED_1_A_WIDTH_7_B_WIDTH_2_Y_WIDTH_3.v; hierarchy -top sat_logic_and_A_SIGNED_0_B_SIGNED_1_A_WIDTH_7_B_WIDTH_2_Y_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_logic_and_A_SIGNED_0_B_SIGNED_1_A_WIDTH_7_B_WIDTH_2_Y_WIDTH_3' -q -q 2>/dev/null || echo sat_logic_and_A_SIGNED_0_B_SIGNED_1_A_WIDTH_7_B_WIDTH_2_Y_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_logic_and_A_SIGNED_1_B_SIGNED_0_A_WIDTH_7_B_WIDTH_2_Y_WIDTH_3.v; hierarchy -top sat_logic_and_A_SIGNED_1_B_SIGNED_0_A_WIDTH_7_B_WIDTH_2_Y_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_logic_and_A_SIGNED_1_B_SIGNED_0_A_WIDTH_7_B_WIDTH_2_Y_WIDTH_3' -q -q 2>/dev/null || echo sat_logic_and_A_SIGNED_1_B_SIGNED_0_A_WIDTH_7_B_WIDTH_2_Y_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_logic_and_A_SIGNED_1_B_SIGNED_1_A_WIDTH_7_B_WIDTH_2_Y_WIDTH_3.v; hierarchy -top sat_logic_and_A_SIGNED_1_B_SIGNED_1_A_WIDTH_7_B_WIDTH_2_Y_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_logic_and_A_SIGNED_1_B_SIGNED_1_A_WIDTH_7_B_WIDTH_2_Y_WIDTH_3' -q -q 2>/dev/null || echo sat_logic_and_A_SIGNED_1_B_SIGNED_1_A_WIDTH_7_B_WIDTH_2_Y_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_logic_and_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_1_Y_WIDTH_6.v; hierarchy -top sat_logic_and_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_1_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_logic_and_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_1_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_logic_and_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_1_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_logic_and_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_1_Y_WIDTH_6.v; hierarchy -top sat_logic_and_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_1_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_logic_and_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_1_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_logic_and_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_1_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_logic_and_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_1_Y_WIDTH_6.v; hierarchy -top sat_logic_and_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_1_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_logic_and_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_1_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_logic_and_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_1_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_logic_and_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_1_Y_WIDTH_6.v; hierarchy -top sat_logic_and_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_1_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_logic_and_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_1_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_logic_and_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_1_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_logic_and_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_1.v; hierarchy -top sat_logic_and_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_logic_and_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_logic_and_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_logic_and_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_1.v; hierarchy -top sat_logic_and_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_logic_and_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_logic_and_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_logic_and_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_1.v; hierarchy -top sat_logic_and_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_logic_and_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_logic_and_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_logic_and_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_1.v; hierarchy -top sat_logic_and_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_logic_and_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_logic_and_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_logic_and_A_SIGNED_0_B_SIGNED_0_A_WIDTH_1_B_WIDTH_9_Y_WIDTH_5.v; hierarchy -top sat_logic_and_A_SIGNED_0_B_SIGNED_0_A_WIDTH_1_B_WIDTH_9_Y_WIDTH_5; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_logic_and_A_SIGNED_0_B_SIGNED_0_A_WIDTH_1_B_WIDTH_9_Y_WIDTH_5' -q -q 2>/dev/null || echo sat_logic_and_A_SIGNED_0_B_SIGNED_0_A_WIDTH_1_B_WIDTH_9_Y_WIDTH_5 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_logic_and_A_SIGNED_0_B_SIGNED_1_A_WIDTH_1_B_WIDTH_9_Y_WIDTH_5.v; hierarchy -top sat_logic_and_A_SIGNED_0_B_SIGNED_1_A_WIDTH_1_B_WIDTH_9_Y_WIDTH_5; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_logic_and_A_SIGNED_0_B_SIGNED_1_A_WIDTH_1_B_WIDTH_9_Y_WIDTH_5' -q -q 2>/dev/null || echo sat_logic_and_A_SIGNED_0_B_SIGNED_1_A_WIDTH_1_B_WIDTH_9_Y_WIDTH_5 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_logic_and_A_SIGNED_1_B_SIGNED_0_A_WIDTH_1_B_WIDTH_9_Y_WIDTH_5.v; hierarchy -top sat_logic_and_A_SIGNED_1_B_SIGNED_0_A_WIDTH_1_B_WIDTH_9_Y_WIDTH_5; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_logic_and_A_SIGNED_1_B_SIGNED_0_A_WIDTH_1_B_WIDTH_9_Y_WIDTH_5' -q -q 2>/dev/null || echo sat_logic_and_A_SIGNED_1_B_SIGNED_0_A_WIDTH_1_B_WIDTH_9_Y_WIDTH_5 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_logic_and_A_SIGNED_1_B_SIGNED_1_A_WIDTH_1_B_WIDTH_9_Y_WIDTH_5.v; hierarchy -top sat_logic_and_A_SIGNED_1_B_SIGNED_1_A_WIDTH_1_B_WIDTH_9_Y_WIDTH_5; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_logic_and_A_SIGNED_1_B_SIGNED_1_A_WIDTH_1_B_WIDTH_9_Y_WIDTH_5' -q -q 2>/dev/null || echo sat_logic_and_A_SIGNED_1_B_SIGNED_1_A_WIDTH_1_B_WIDTH_9_Y_WIDTH_5 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_logic_and_A_SIGNED_0_B_SIGNED_0_A_WIDTH_1_B_WIDTH_2_Y_WIDTH_7.v; hierarchy -top sat_logic_and_A_SIGNED_0_B_SIGNED_0_A_WIDTH_1_B_WIDTH_2_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_logic_and_A_SIGNED_0_B_SIGNED_0_A_WIDTH_1_B_WIDTH_2_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_logic_and_A_SIGNED_0_B_SIGNED_0_A_WIDTH_1_B_WIDTH_2_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_logic_and_A_SIGNED_0_B_SIGNED_1_A_WIDTH_1_B_WIDTH_2_Y_WIDTH_7.v; hierarchy -top sat_logic_and_A_SIGNED_0_B_SIGNED_1_A_WIDTH_1_B_WIDTH_2_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_logic_and_A_SIGNED_0_B_SIGNED_1_A_WIDTH_1_B_WIDTH_2_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_logic_and_A_SIGNED_0_B_SIGNED_1_A_WIDTH_1_B_WIDTH_2_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_logic_and_A_SIGNED_1_B_SIGNED_0_A_WIDTH_1_B_WIDTH_2_Y_WIDTH_7.v; hierarchy -top sat_logic_and_A_SIGNED_1_B_SIGNED_0_A_WIDTH_1_B_WIDTH_2_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_logic_and_A_SIGNED_1_B_SIGNED_0_A_WIDTH_1_B_WIDTH_2_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_logic_and_A_SIGNED_1_B_SIGNED_0_A_WIDTH_1_B_WIDTH_2_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_logic_and_A_SIGNED_1_B_SIGNED_1_A_WIDTH_1_B_WIDTH_2_Y_WIDTH_7.v; hierarchy -top sat_logic_and_A_SIGNED_1_B_SIGNED_1_A_WIDTH_1_B_WIDTH_2_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_logic_and_A_SIGNED_1_B_SIGNED_1_A_WIDTH_1_B_WIDTH_2_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_logic_and_A_SIGNED_1_B_SIGNED_1_A_WIDTH_1_B_WIDTH_2_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_logic_and_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4.v; hierarchy -top sat_logic_and_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_logic_and_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_logic_and_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_logic_and_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4.v; hierarchy -top sat_logic_and_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_logic_and_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_logic_and_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_logic_and_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4.v; hierarchy -top sat_logic_and_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_logic_and_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_logic_and_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_logic_and_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4.v; hierarchy -top sat_logic_and_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_logic_and_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_logic_and_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_logic_and_A_SIGNED_0_B_SIGNED_0_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_8.v; hierarchy -top sat_logic_and_A_SIGNED_0_B_SIGNED_0_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_8; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_logic_and_A_SIGNED_0_B_SIGNED_0_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_8' -q -q 2>/dev/null || echo sat_logic_and_A_SIGNED_0_B_SIGNED_0_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_8 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_logic_and_A_SIGNED_0_B_SIGNED_1_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_8.v; hierarchy -top sat_logic_and_A_SIGNED_0_B_SIGNED_1_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_8; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_logic_and_A_SIGNED_0_B_SIGNED_1_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_8' -q -q 2>/dev/null || echo sat_logic_and_A_SIGNED_0_B_SIGNED_1_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_8 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_logic_and_A_SIGNED_1_B_SIGNED_0_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_8.v; hierarchy -top sat_logic_and_A_SIGNED_1_B_SIGNED_0_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_8; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_logic_and_A_SIGNED_1_B_SIGNED_0_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_8' -q -q 2>/dev/null || echo sat_logic_and_A_SIGNED_1_B_SIGNED_0_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_8 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_logic_and_A_SIGNED_1_B_SIGNED_1_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_8.v; hierarchy -top sat_logic_and_A_SIGNED_1_B_SIGNED_1_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_8; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_logic_and_A_SIGNED_1_B_SIGNED_1_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_8' -q -q 2>/dev/null || echo sat_logic_and_A_SIGNED_1_B_SIGNED_1_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_8 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_logic_and_A_SIGNED_0_B_SIGNED_0_A_WIDTH_5_B_WIDTH_1_Y_WIDTH_5.v; hierarchy -top sat_logic_and_A_SIGNED_0_B_SIGNED_0_A_WIDTH_5_B_WIDTH_1_Y_WIDTH_5; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_logic_and_A_SIGNED_0_B_SIGNED_0_A_WIDTH_5_B_WIDTH_1_Y_WIDTH_5' -q -q 2>/dev/null || echo sat_logic_and_A_SIGNED_0_B_SIGNED_0_A_WIDTH_5_B_WIDTH_1_Y_WIDTH_5 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_logic_and_A_SIGNED_0_B_SIGNED_1_A_WIDTH_5_B_WIDTH_1_Y_WIDTH_5.v; hierarchy -top sat_logic_and_A_SIGNED_0_B_SIGNED_1_A_WIDTH_5_B_WIDTH_1_Y_WIDTH_5; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_logic_and_A_SIGNED_0_B_SIGNED_1_A_WIDTH_5_B_WIDTH_1_Y_WIDTH_5' -q -q 2>/dev/null || echo sat_logic_and_A_SIGNED_0_B_SIGNED_1_A_WIDTH_5_B_WIDTH_1_Y_WIDTH_5 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_logic_and_A_SIGNED_1_B_SIGNED_0_A_WIDTH_5_B_WIDTH_1_Y_WIDTH_5.v; hierarchy -top sat_logic_and_A_SIGNED_1_B_SIGNED_0_A_WIDTH_5_B_WIDTH_1_Y_WIDTH_5; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_logic_and_A_SIGNED_1_B_SIGNED_0_A_WIDTH_5_B_WIDTH_1_Y_WIDTH_5' -q -q 2>/dev/null || echo sat_logic_and_A_SIGNED_1_B_SIGNED_0_A_WIDTH_5_B_WIDTH_1_Y_WIDTH_5 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_logic_and_A_SIGNED_1_B_SIGNED_1_A_WIDTH_5_B_WIDTH_1_Y_WIDTH_5.v; hierarchy -top sat_logic_and_A_SIGNED_1_B_SIGNED_1_A_WIDTH_5_B_WIDTH_1_Y_WIDTH_5; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_logic_and_A_SIGNED_1_B_SIGNED_1_A_WIDTH_5_B_WIDTH_1_Y_WIDTH_5' -q -q 2>/dev/null || echo sat_logic_and_A_SIGNED_1_B_SIGNED_1_A_WIDTH_5_B_WIDTH_1_Y_WIDTH_5 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_logic_and_A_SIGNED_0_B_SIGNED_0_A_WIDTH_7_B_WIDTH_1_Y_WIDTH_5.v; hierarchy -top sat_logic_and_A_SIGNED_0_B_SIGNED_0_A_WIDTH_7_B_WIDTH_1_Y_WIDTH_5; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_logic_and_A_SIGNED_0_B_SIGNED_0_A_WIDTH_7_B_WIDTH_1_Y_WIDTH_5' -q -q 2>/dev/null || echo sat_logic_and_A_SIGNED_0_B_SIGNED_0_A_WIDTH_7_B_WIDTH_1_Y_WIDTH_5 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_logic_and_A_SIGNED_0_B_SIGNED_1_A_WIDTH_7_B_WIDTH_1_Y_WIDTH_5.v; hierarchy -top sat_logic_and_A_SIGNED_0_B_SIGNED_1_A_WIDTH_7_B_WIDTH_1_Y_WIDTH_5; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_logic_and_A_SIGNED_0_B_SIGNED_1_A_WIDTH_7_B_WIDTH_1_Y_WIDTH_5' -q -q 2>/dev/null || echo sat_logic_and_A_SIGNED_0_B_SIGNED_1_A_WIDTH_7_B_WIDTH_1_Y_WIDTH_5 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_logic_and_A_SIGNED_1_B_SIGNED_0_A_WIDTH_7_B_WIDTH_1_Y_WIDTH_5.v; hierarchy -top sat_logic_and_A_SIGNED_1_B_SIGNED_0_A_WIDTH_7_B_WIDTH_1_Y_WIDTH_5; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_logic_and_A_SIGNED_1_B_SIGNED_0_A_WIDTH_7_B_WIDTH_1_Y_WIDTH_5' -q -q 2>/dev/null || echo sat_logic_and_A_SIGNED_1_B_SIGNED_0_A_WIDTH_7_B_WIDTH_1_Y_WIDTH_5 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_logic_and_A_SIGNED_1_B_SIGNED_1_A_WIDTH_7_B_WIDTH_1_Y_WIDTH_5.v; hierarchy -top sat_logic_and_A_SIGNED_1_B_SIGNED_1_A_WIDTH_7_B_WIDTH_1_Y_WIDTH_5; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_logic_and_A_SIGNED_1_B_SIGNED_1_A_WIDTH_7_B_WIDTH_1_Y_WIDTH_5' -q -q 2>/dev/null || echo sat_logic_and_A_SIGNED_1_B_SIGNED_1_A_WIDTH_7_B_WIDTH_1_Y_WIDTH_5 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_logic_and_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_2.v; hierarchy -top sat_logic_and_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_logic_and_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_logic_and_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_logic_and_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_2.v; hierarchy -top sat_logic_and_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_logic_and_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_logic_and_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_logic_and_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_2.v; hierarchy -top sat_logic_and_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_logic_and_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_logic_and_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_logic_and_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_2.v; hierarchy -top sat_logic_and_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_logic_and_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_logic_and_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_logic_and_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_5.v; hierarchy -top sat_logic_and_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_5; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_logic_and_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_5' -q -q 2>/dev/null || echo sat_logic_and_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_5 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_logic_and_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_5.v; hierarchy -top sat_logic_and_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_5; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_logic_and_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_5' -q -q 2>/dev/null || echo sat_logic_and_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_5 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_logic_and_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_5.v; hierarchy -top sat_logic_and_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_5; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_logic_and_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_5' -q -q 2>/dev/null || echo sat_logic_and_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_5 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_logic_and_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_5.v; hierarchy -top sat_logic_and_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_5; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_logic_and_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_5' -q -q 2>/dev/null || echo sat_logic_and_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_5 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_logic_and_A_SIGNED_0_B_SIGNED_0_A_WIDTH_9_B_WIDTH_5_Y_WIDTH_3.v; hierarchy -top sat_logic_and_A_SIGNED_0_B_SIGNED_0_A_WIDTH_9_B_WIDTH_5_Y_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_logic_and_A_SIGNED_0_B_SIGNED_0_A_WIDTH_9_B_WIDTH_5_Y_WIDTH_3' -q -q 2>/dev/null || echo sat_logic_and_A_SIGNED_0_B_SIGNED_0_A_WIDTH_9_B_WIDTH_5_Y_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_logic_and_A_SIGNED_0_B_SIGNED_1_A_WIDTH_9_B_WIDTH_5_Y_WIDTH_3.v; hierarchy -top sat_logic_and_A_SIGNED_0_B_SIGNED_1_A_WIDTH_9_B_WIDTH_5_Y_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_logic_and_A_SIGNED_0_B_SIGNED_1_A_WIDTH_9_B_WIDTH_5_Y_WIDTH_3' -q -q 2>/dev/null || echo sat_logic_and_A_SIGNED_0_B_SIGNED_1_A_WIDTH_9_B_WIDTH_5_Y_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_logic_and_A_SIGNED_1_B_SIGNED_0_A_WIDTH_9_B_WIDTH_5_Y_WIDTH_3.v; hierarchy -top sat_logic_and_A_SIGNED_1_B_SIGNED_0_A_WIDTH_9_B_WIDTH_5_Y_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_logic_and_A_SIGNED_1_B_SIGNED_0_A_WIDTH_9_B_WIDTH_5_Y_WIDTH_3' -q -q 2>/dev/null || echo sat_logic_and_A_SIGNED_1_B_SIGNED_0_A_WIDTH_9_B_WIDTH_5_Y_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_logic_and_A_SIGNED_1_B_SIGNED_1_A_WIDTH_9_B_WIDTH_5_Y_WIDTH_3.v; hierarchy -top sat_logic_and_A_SIGNED_1_B_SIGNED_1_A_WIDTH_9_B_WIDTH_5_Y_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_logic_and_A_SIGNED_1_B_SIGNED_1_A_WIDTH_9_B_WIDTH_5_Y_WIDTH_3' -q -q 2>/dev/null || echo sat_logic_and_A_SIGNED_1_B_SIGNED_1_A_WIDTH_9_B_WIDTH_5_Y_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_logic_and_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_10.v; hierarchy -top sat_logic_and_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_10; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_logic_and_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_10' -q -q 2>/dev/null || echo sat_logic_and_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_10 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_logic_and_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_10.v; hierarchy -top sat_logic_and_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_10; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_logic_and_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_10' -q -q 2>/dev/null || echo sat_logic_and_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_10 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_logic_and_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_10.v; hierarchy -top sat_logic_and_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_10; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_logic_and_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_10' -q -q 2>/dev/null || echo sat_logic_and_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_10 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_logic_and_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_10.v; hierarchy -top sat_logic_and_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_10; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_logic_and_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_10' -q -q 2>/dev/null || echo sat_logic_and_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_10 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_logic_and_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1.v; hierarchy -top sat_logic_and_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_logic_and_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_logic_and_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_logic_and_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1.v; hierarchy -top sat_logic_and_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_logic_and_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_logic_and_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_logic_and_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1.v; hierarchy -top sat_logic_and_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_logic_and_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_logic_and_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_logic_and_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1.v; hierarchy -top sat_logic_and_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_logic_and_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_logic_and_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_logic_and_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_2.v; hierarchy -top sat_logic_and_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_logic_and_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_logic_and_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_logic_and_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_2.v; hierarchy -top sat_logic_and_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_logic_and_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_logic_and_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_logic_and_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_2.v; hierarchy -top sat_logic_and_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_logic_and_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_logic_and_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_logic_and_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_2.v; hierarchy -top sat_logic_and_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_logic_and_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_logic_and_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_logic_and_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_5_Y_WIDTH_2.v; hierarchy -top sat_logic_and_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_5_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_logic_and_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_5_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_logic_and_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_5_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_logic_and_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_5_Y_WIDTH_2.v; hierarchy -top sat_logic_and_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_5_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_logic_and_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_5_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_logic_and_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_5_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_logic_and_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_5_Y_WIDTH_2.v; hierarchy -top sat_logic_and_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_5_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_logic_and_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_5_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_logic_and_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_5_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_logic_and_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_5_Y_WIDTH_2.v; hierarchy -top sat_logic_and_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_5_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_logic_and_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_5_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_logic_and_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_5_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_logic_and_A_SIGNED_0_B_SIGNED_0_A_WIDTH_1_B_WIDTH_5_Y_WIDTH_3.v; hierarchy -top sat_logic_and_A_SIGNED_0_B_SIGNED_0_A_WIDTH_1_B_WIDTH_5_Y_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_logic_and_A_SIGNED_0_B_SIGNED_0_A_WIDTH_1_B_WIDTH_5_Y_WIDTH_3' -q -q 2>/dev/null || echo sat_logic_and_A_SIGNED_0_B_SIGNED_0_A_WIDTH_1_B_WIDTH_5_Y_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_logic_and_A_SIGNED_0_B_SIGNED_1_A_WIDTH_1_B_WIDTH_5_Y_WIDTH_3.v; hierarchy -top sat_logic_and_A_SIGNED_0_B_SIGNED_1_A_WIDTH_1_B_WIDTH_5_Y_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_logic_and_A_SIGNED_0_B_SIGNED_1_A_WIDTH_1_B_WIDTH_5_Y_WIDTH_3' -q -q 2>/dev/null || echo sat_logic_and_A_SIGNED_0_B_SIGNED_1_A_WIDTH_1_B_WIDTH_5_Y_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_logic_and_A_SIGNED_1_B_SIGNED_0_A_WIDTH_1_B_WIDTH_5_Y_WIDTH_3.v; hierarchy -top sat_logic_and_A_SIGNED_1_B_SIGNED_0_A_WIDTH_1_B_WIDTH_5_Y_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_logic_and_A_SIGNED_1_B_SIGNED_0_A_WIDTH_1_B_WIDTH_5_Y_WIDTH_3' -q -q 2>/dev/null || echo sat_logic_and_A_SIGNED_1_B_SIGNED_0_A_WIDTH_1_B_WIDTH_5_Y_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_logic_and_A_SIGNED_1_B_SIGNED_1_A_WIDTH_1_B_WIDTH_5_Y_WIDTH_3.v; hierarchy -top sat_logic_and_A_SIGNED_1_B_SIGNED_1_A_WIDTH_1_B_WIDTH_5_Y_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_logic_and_A_SIGNED_1_B_SIGNED_1_A_WIDTH_1_B_WIDTH_5_Y_WIDTH_3' -q -q 2>/dev/null || echo sat_logic_and_A_SIGNED_1_B_SIGNED_1_A_WIDTH_1_B_WIDTH_5_Y_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_logic_and_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_8_Y_WIDTH_9.v; hierarchy -top sat_logic_and_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_8_Y_WIDTH_9; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_logic_and_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_8_Y_WIDTH_9' -q -q 2>/dev/null || echo sat_logic_and_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_8_Y_WIDTH_9 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_logic_and_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_8_Y_WIDTH_9.v; hierarchy -top sat_logic_and_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_8_Y_WIDTH_9; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_logic_and_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_8_Y_WIDTH_9' -q -q 2>/dev/null || echo sat_logic_and_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_8_Y_WIDTH_9 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_logic_and_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_8_Y_WIDTH_9.v; hierarchy -top sat_logic_and_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_8_Y_WIDTH_9; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_logic_and_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_8_Y_WIDTH_9' -q -q 2>/dev/null || echo sat_logic_and_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_8_Y_WIDTH_9 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_logic_and_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_8_Y_WIDTH_9.v; hierarchy -top sat_logic_and_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_8_Y_WIDTH_9; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_logic_and_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_8_Y_WIDTH_9' -q -q 2>/dev/null || echo sat_logic_and_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_8_Y_WIDTH_9 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_logic_and_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_7_Y_WIDTH_2.v; hierarchy -top sat_logic_and_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_7_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_logic_and_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_7_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_logic_and_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_7_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_logic_and_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_7_Y_WIDTH_2.v; hierarchy -top sat_logic_and_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_7_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_logic_and_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_7_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_logic_and_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_7_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_logic_and_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_7_Y_WIDTH_2.v; hierarchy -top sat_logic_and_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_7_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_logic_and_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_7_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_logic_and_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_7_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_logic_and_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_7_Y_WIDTH_2.v; hierarchy -top sat_logic_and_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_7_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_logic_and_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_7_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_logic_and_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_7_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_logic_and_A_SIGNED_0_B_SIGNED_0_A_WIDTH_10_B_WIDTH_2_Y_WIDTH_2.v; hierarchy -top sat_logic_and_A_SIGNED_0_B_SIGNED_0_A_WIDTH_10_B_WIDTH_2_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_logic_and_A_SIGNED_0_B_SIGNED_0_A_WIDTH_10_B_WIDTH_2_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_logic_and_A_SIGNED_0_B_SIGNED_0_A_WIDTH_10_B_WIDTH_2_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_logic_and_A_SIGNED_0_B_SIGNED_1_A_WIDTH_10_B_WIDTH_2_Y_WIDTH_2.v; hierarchy -top sat_logic_and_A_SIGNED_0_B_SIGNED_1_A_WIDTH_10_B_WIDTH_2_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_logic_and_A_SIGNED_0_B_SIGNED_1_A_WIDTH_10_B_WIDTH_2_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_logic_and_A_SIGNED_0_B_SIGNED_1_A_WIDTH_10_B_WIDTH_2_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_logic_and_A_SIGNED_1_B_SIGNED_0_A_WIDTH_10_B_WIDTH_2_Y_WIDTH_2.v; hierarchy -top sat_logic_and_A_SIGNED_1_B_SIGNED_0_A_WIDTH_10_B_WIDTH_2_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_logic_and_A_SIGNED_1_B_SIGNED_0_A_WIDTH_10_B_WIDTH_2_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_logic_and_A_SIGNED_1_B_SIGNED_0_A_WIDTH_10_B_WIDTH_2_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_logic_and_A_SIGNED_1_B_SIGNED_1_A_WIDTH_10_B_WIDTH_2_Y_WIDTH_2.v; hierarchy -top sat_logic_and_A_SIGNED_1_B_SIGNED_1_A_WIDTH_10_B_WIDTH_2_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_logic_and_A_SIGNED_1_B_SIGNED_1_A_WIDTH_10_B_WIDTH_2_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_logic_and_A_SIGNED_1_B_SIGNED_1_A_WIDTH_10_B_WIDTH_2_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_logic_and_A_SIGNED_0_B_SIGNED_0_A_WIDTH_1_B_WIDTH_6_Y_WIDTH_7.v; hierarchy -top sat_logic_and_A_SIGNED_0_B_SIGNED_0_A_WIDTH_1_B_WIDTH_6_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_logic_and_A_SIGNED_0_B_SIGNED_0_A_WIDTH_1_B_WIDTH_6_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_logic_and_A_SIGNED_0_B_SIGNED_0_A_WIDTH_1_B_WIDTH_6_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_logic_and_A_SIGNED_0_B_SIGNED_1_A_WIDTH_1_B_WIDTH_6_Y_WIDTH_7.v; hierarchy -top sat_logic_and_A_SIGNED_0_B_SIGNED_1_A_WIDTH_1_B_WIDTH_6_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_logic_and_A_SIGNED_0_B_SIGNED_1_A_WIDTH_1_B_WIDTH_6_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_logic_and_A_SIGNED_0_B_SIGNED_1_A_WIDTH_1_B_WIDTH_6_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_logic_and_A_SIGNED_1_B_SIGNED_0_A_WIDTH_1_B_WIDTH_6_Y_WIDTH_7.v; hierarchy -top sat_logic_and_A_SIGNED_1_B_SIGNED_0_A_WIDTH_1_B_WIDTH_6_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_logic_and_A_SIGNED_1_B_SIGNED_0_A_WIDTH_1_B_WIDTH_6_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_logic_and_A_SIGNED_1_B_SIGNED_0_A_WIDTH_1_B_WIDTH_6_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_logic_and_A_SIGNED_1_B_SIGNED_1_A_WIDTH_1_B_WIDTH_6_Y_WIDTH_7.v; hierarchy -top sat_logic_and_A_SIGNED_1_B_SIGNED_1_A_WIDTH_1_B_WIDTH_6_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_logic_and_A_SIGNED_1_B_SIGNED_1_A_WIDTH_1_B_WIDTH_6_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_logic_and_A_SIGNED_1_B_SIGNED_1_A_WIDTH_1_B_WIDTH_6_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_logic_and_A_SIGNED_0_B_SIGNED_0_A_WIDTH_8_B_WIDTH_10_Y_WIDTH_2.v; hierarchy -top sat_logic_and_A_SIGNED_0_B_SIGNED_0_A_WIDTH_8_B_WIDTH_10_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_logic_and_A_SIGNED_0_B_SIGNED_0_A_WIDTH_8_B_WIDTH_10_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_logic_and_A_SIGNED_0_B_SIGNED_0_A_WIDTH_8_B_WIDTH_10_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_logic_and_A_SIGNED_0_B_SIGNED_1_A_WIDTH_8_B_WIDTH_10_Y_WIDTH_2.v; hierarchy -top sat_logic_and_A_SIGNED_0_B_SIGNED_1_A_WIDTH_8_B_WIDTH_10_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_logic_and_A_SIGNED_0_B_SIGNED_1_A_WIDTH_8_B_WIDTH_10_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_logic_and_A_SIGNED_0_B_SIGNED_1_A_WIDTH_8_B_WIDTH_10_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_logic_and_A_SIGNED_1_B_SIGNED_0_A_WIDTH_8_B_WIDTH_10_Y_WIDTH_2.v; hierarchy -top sat_logic_and_A_SIGNED_1_B_SIGNED_0_A_WIDTH_8_B_WIDTH_10_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_logic_and_A_SIGNED_1_B_SIGNED_0_A_WIDTH_8_B_WIDTH_10_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_logic_and_A_SIGNED_1_B_SIGNED_0_A_WIDTH_8_B_WIDTH_10_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_logic_and_A_SIGNED_1_B_SIGNED_1_A_WIDTH_8_B_WIDTH_10_Y_WIDTH_2.v; hierarchy -top sat_logic_and_A_SIGNED_1_B_SIGNED_1_A_WIDTH_8_B_WIDTH_10_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_logic_and_A_SIGNED_1_B_SIGNED_1_A_WIDTH_8_B_WIDTH_10_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_logic_and_A_SIGNED_1_B_SIGNED_1_A_WIDTH_8_B_WIDTH_10_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_logic_and_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_9.v; hierarchy -top sat_logic_and_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_9; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_logic_and_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_9' -q -q 2>/dev/null || echo sat_logic_and_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_9 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_logic_and_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_9.v; hierarchy -top sat_logic_and_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_9; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_logic_and_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_9' -q -q 2>/dev/null || echo sat_logic_and_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_9 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_logic_and_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_9.v; hierarchy -top sat_logic_and_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_9; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_logic_and_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_9' -q -q 2>/dev/null || echo sat_logic_and_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_9 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_logic_and_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_9.v; hierarchy -top sat_logic_and_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_9; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_logic_and_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_9' -q -q 2>/dev/null || echo sat_logic_and_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_9 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_logic_and_A_SIGNED_0_B_SIGNED_0_A_WIDTH_8_B_WIDTH_2_Y_WIDTH_2.v; hierarchy -top sat_logic_and_A_SIGNED_0_B_SIGNED_0_A_WIDTH_8_B_WIDTH_2_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_logic_and_A_SIGNED_0_B_SIGNED_0_A_WIDTH_8_B_WIDTH_2_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_logic_and_A_SIGNED_0_B_SIGNED_0_A_WIDTH_8_B_WIDTH_2_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_logic_and_A_SIGNED_0_B_SIGNED_1_A_WIDTH_8_B_WIDTH_2_Y_WIDTH_2.v; hierarchy -top sat_logic_and_A_SIGNED_0_B_SIGNED_1_A_WIDTH_8_B_WIDTH_2_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_logic_and_A_SIGNED_0_B_SIGNED_1_A_WIDTH_8_B_WIDTH_2_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_logic_and_A_SIGNED_0_B_SIGNED_1_A_WIDTH_8_B_WIDTH_2_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_logic_and_A_SIGNED_1_B_SIGNED_0_A_WIDTH_8_B_WIDTH_2_Y_WIDTH_2.v; hierarchy -top sat_logic_and_A_SIGNED_1_B_SIGNED_0_A_WIDTH_8_B_WIDTH_2_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_logic_and_A_SIGNED_1_B_SIGNED_0_A_WIDTH_8_B_WIDTH_2_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_logic_and_A_SIGNED_1_B_SIGNED_0_A_WIDTH_8_B_WIDTH_2_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_logic_and_A_SIGNED_1_B_SIGNED_1_A_WIDTH_8_B_WIDTH_2_Y_WIDTH_2.v; hierarchy -top sat_logic_and_A_SIGNED_1_B_SIGNED_1_A_WIDTH_8_B_WIDTH_2_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_logic_and_A_SIGNED_1_B_SIGNED_1_A_WIDTH_8_B_WIDTH_2_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_logic_and_A_SIGNED_1_B_SIGNED_1_A_WIDTH_8_B_WIDTH_2_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_logic_and_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_6.v; hierarchy -top sat_logic_and_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_logic_and_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_logic_and_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_logic_and_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_6.v; hierarchy -top sat_logic_and_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_logic_and_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_logic_and_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_logic_and_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_6.v; hierarchy -top sat_logic_and_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_logic_and_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_logic_and_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_logic_and_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_6.v; hierarchy -top sat_logic_and_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_logic_and_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_logic_and_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_logic_and_A_SIGNED_0_B_SIGNED_0_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_1.v; hierarchy -top sat_logic_and_A_SIGNED_0_B_SIGNED_0_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_logic_and_A_SIGNED_0_B_SIGNED_0_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_logic_and_A_SIGNED_0_B_SIGNED_0_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_logic_and_A_SIGNED_0_B_SIGNED_1_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_1.v; hierarchy -top sat_logic_and_A_SIGNED_0_B_SIGNED_1_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_logic_and_A_SIGNED_0_B_SIGNED_1_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_logic_and_A_SIGNED_0_B_SIGNED_1_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_logic_and_A_SIGNED_1_B_SIGNED_0_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_1.v; hierarchy -top sat_logic_and_A_SIGNED_1_B_SIGNED_0_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_logic_and_A_SIGNED_1_B_SIGNED_0_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_logic_and_A_SIGNED_1_B_SIGNED_0_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_logic_and_A_SIGNED_1_B_SIGNED_1_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_1.v; hierarchy -top sat_logic_and_A_SIGNED_1_B_SIGNED_1_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_logic_and_A_SIGNED_1_B_SIGNED_1_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_logic_and_A_SIGNED_1_B_SIGNED_1_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_logic_and_A_SIGNED_0_B_SIGNED_0_A_WIDTH_10_B_WIDTH_6_Y_WIDTH_8.v; hierarchy -top sat_logic_and_A_SIGNED_0_B_SIGNED_0_A_WIDTH_10_B_WIDTH_6_Y_WIDTH_8; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_logic_and_A_SIGNED_0_B_SIGNED_0_A_WIDTH_10_B_WIDTH_6_Y_WIDTH_8' -q -q 2>/dev/null || echo sat_logic_and_A_SIGNED_0_B_SIGNED_0_A_WIDTH_10_B_WIDTH_6_Y_WIDTH_8 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_logic_and_A_SIGNED_0_B_SIGNED_1_A_WIDTH_10_B_WIDTH_6_Y_WIDTH_8.v; hierarchy -top sat_logic_and_A_SIGNED_0_B_SIGNED_1_A_WIDTH_10_B_WIDTH_6_Y_WIDTH_8; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_logic_and_A_SIGNED_0_B_SIGNED_1_A_WIDTH_10_B_WIDTH_6_Y_WIDTH_8' -q -q 2>/dev/null || echo sat_logic_and_A_SIGNED_0_B_SIGNED_1_A_WIDTH_10_B_WIDTH_6_Y_WIDTH_8 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_logic_and_A_SIGNED_1_B_SIGNED_0_A_WIDTH_10_B_WIDTH_6_Y_WIDTH_8.v; hierarchy -top sat_logic_and_A_SIGNED_1_B_SIGNED_0_A_WIDTH_10_B_WIDTH_6_Y_WIDTH_8; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_logic_and_A_SIGNED_1_B_SIGNED_0_A_WIDTH_10_B_WIDTH_6_Y_WIDTH_8' -q -q 2>/dev/null || echo sat_logic_and_A_SIGNED_1_B_SIGNED_0_A_WIDTH_10_B_WIDTH_6_Y_WIDTH_8 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_logic_and_A_SIGNED_1_B_SIGNED_1_A_WIDTH_10_B_WIDTH_6_Y_WIDTH_8.v; hierarchy -top sat_logic_and_A_SIGNED_1_B_SIGNED_1_A_WIDTH_10_B_WIDTH_6_Y_WIDTH_8; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_logic_and_A_SIGNED_1_B_SIGNED_1_A_WIDTH_10_B_WIDTH_6_Y_WIDTH_8' -q -q 2>/dev/null || echo sat_logic_and_A_SIGNED_1_B_SIGNED_1_A_WIDTH_10_B_WIDTH_6_Y_WIDTH_8 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_logic_and_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_3.v; hierarchy -top sat_logic_and_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_logic_and_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_3' -q -q 2>/dev/null || echo sat_logic_and_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_logic_and_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_3.v; hierarchy -top sat_logic_and_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_logic_and_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_3' -q -q 2>/dev/null || echo sat_logic_and_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_logic_and_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_3.v; hierarchy -top sat_logic_and_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_logic_and_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_3' -q -q 2>/dev/null || echo sat_logic_and_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_logic_and_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_3.v; hierarchy -top sat_logic_and_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_logic_and_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_3' -q -q 2>/dev/null || echo sat_logic_and_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_logic_and_A_SIGNED_0_B_SIGNED_0_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_5.v; hierarchy -top sat_logic_and_A_SIGNED_0_B_SIGNED_0_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_5; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_logic_and_A_SIGNED_0_B_SIGNED_0_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_5' -q -q 2>/dev/null || echo sat_logic_and_A_SIGNED_0_B_SIGNED_0_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_5 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_logic_and_A_SIGNED_0_B_SIGNED_1_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_5.v; hierarchy -top sat_logic_and_A_SIGNED_0_B_SIGNED_1_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_5; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_logic_and_A_SIGNED_0_B_SIGNED_1_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_5' -q -q 2>/dev/null || echo sat_logic_and_A_SIGNED_0_B_SIGNED_1_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_5 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_logic_and_A_SIGNED_1_B_SIGNED_0_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_5.v; hierarchy -top sat_logic_and_A_SIGNED_1_B_SIGNED_0_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_5; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_logic_and_A_SIGNED_1_B_SIGNED_0_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_5' -q -q 2>/dev/null || echo sat_logic_and_A_SIGNED_1_B_SIGNED_0_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_5 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_logic_and_A_SIGNED_1_B_SIGNED_1_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_5.v; hierarchy -top sat_logic_and_A_SIGNED_1_B_SIGNED_1_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_5; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_logic_and_A_SIGNED_1_B_SIGNED_1_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_5' -q -q 2>/dev/null || echo sat_logic_and_A_SIGNED_1_B_SIGNED_1_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_5 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_logic_and_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_7_Y_WIDTH_7.v; hierarchy -top sat_logic_and_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_7_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_logic_and_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_7_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_logic_and_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_7_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_logic_and_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_7_Y_WIDTH_7.v; hierarchy -top sat_logic_and_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_7_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_logic_and_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_7_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_logic_and_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_7_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_logic_and_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_7_Y_WIDTH_7.v; hierarchy -top sat_logic_and_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_7_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_logic_and_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_7_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_logic_and_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_7_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_logic_and_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_7_Y_WIDTH_7.v; hierarchy -top sat_logic_and_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_7_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_logic_and_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_7_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_logic_and_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_7_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_logic_and_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_1_Y_WIDTH_1.v; hierarchy -top sat_logic_and_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_1_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_logic_and_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_1_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_logic_and_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_1_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_logic_and_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_1_Y_WIDTH_1.v; hierarchy -top sat_logic_and_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_1_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_logic_and_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_1_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_logic_and_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_1_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_logic_and_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_1_Y_WIDTH_1.v; hierarchy -top sat_logic_and_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_1_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_logic_and_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_1_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_logic_and_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_1_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_logic_and_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_1_Y_WIDTH_1.v; hierarchy -top sat_logic_and_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_1_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_logic_and_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_1_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_logic_and_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_1_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_logic_and_A_SIGNED_0_B_SIGNED_0_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_7.v; hierarchy -top sat_logic_and_A_SIGNED_0_B_SIGNED_0_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_logic_and_A_SIGNED_0_B_SIGNED_0_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_logic_and_A_SIGNED_0_B_SIGNED_0_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_logic_and_A_SIGNED_0_B_SIGNED_1_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_7.v; hierarchy -top sat_logic_and_A_SIGNED_0_B_SIGNED_1_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_logic_and_A_SIGNED_0_B_SIGNED_1_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_logic_and_A_SIGNED_0_B_SIGNED_1_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_logic_and_A_SIGNED_1_B_SIGNED_0_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_7.v; hierarchy -top sat_logic_and_A_SIGNED_1_B_SIGNED_0_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_logic_and_A_SIGNED_1_B_SIGNED_0_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_logic_and_A_SIGNED_1_B_SIGNED_0_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_logic_and_A_SIGNED_1_B_SIGNED_1_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_7.v; hierarchy -top sat_logic_and_A_SIGNED_1_B_SIGNED_1_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_logic_and_A_SIGNED_1_B_SIGNED_1_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_logic_and_A_SIGNED_1_B_SIGNED_1_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_logic_and_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_7.v; hierarchy -top sat_logic_and_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_logic_and_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_logic_and_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_logic_and_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_7.v; hierarchy -top sat_logic_and_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_logic_and_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_logic_and_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_logic_and_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_7.v; hierarchy -top sat_logic_and_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_logic_and_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_logic_and_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_logic_and_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_7.v; hierarchy -top sat_logic_and_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_logic_and_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_logic_and_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_logic_and_A_SIGNED_0_B_SIGNED_0_A_WIDTH_8_B_WIDTH_9_Y_WIDTH_8.v; hierarchy -top sat_logic_and_A_SIGNED_0_B_SIGNED_0_A_WIDTH_8_B_WIDTH_9_Y_WIDTH_8; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_logic_and_A_SIGNED_0_B_SIGNED_0_A_WIDTH_8_B_WIDTH_9_Y_WIDTH_8' -q -q 2>/dev/null || echo sat_logic_and_A_SIGNED_0_B_SIGNED_0_A_WIDTH_8_B_WIDTH_9_Y_WIDTH_8 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_logic_and_A_SIGNED_0_B_SIGNED_1_A_WIDTH_8_B_WIDTH_9_Y_WIDTH_8.v; hierarchy -top sat_logic_and_A_SIGNED_0_B_SIGNED_1_A_WIDTH_8_B_WIDTH_9_Y_WIDTH_8; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_logic_and_A_SIGNED_0_B_SIGNED_1_A_WIDTH_8_B_WIDTH_9_Y_WIDTH_8' -q -q 2>/dev/null || echo sat_logic_and_A_SIGNED_0_B_SIGNED_1_A_WIDTH_8_B_WIDTH_9_Y_WIDTH_8 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_logic_and_A_SIGNED_1_B_SIGNED_0_A_WIDTH_8_B_WIDTH_9_Y_WIDTH_8.v; hierarchy -top sat_logic_and_A_SIGNED_1_B_SIGNED_0_A_WIDTH_8_B_WIDTH_9_Y_WIDTH_8; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_logic_and_A_SIGNED_1_B_SIGNED_0_A_WIDTH_8_B_WIDTH_9_Y_WIDTH_8' -q -q 2>/dev/null || echo sat_logic_and_A_SIGNED_1_B_SIGNED_0_A_WIDTH_8_B_WIDTH_9_Y_WIDTH_8 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_logic_and_A_SIGNED_1_B_SIGNED_1_A_WIDTH_8_B_WIDTH_9_Y_WIDTH_8.v; hierarchy -top sat_logic_and_A_SIGNED_1_B_SIGNED_1_A_WIDTH_8_B_WIDTH_9_Y_WIDTH_8; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_logic_and_A_SIGNED_1_B_SIGNED_1_A_WIDTH_8_B_WIDTH_9_Y_WIDTH_8' -q -q 2>/dev/null || echo sat_logic_and_A_SIGNED_1_B_SIGNED_1_A_WIDTH_8_B_WIDTH_9_Y_WIDTH_8 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_logic_and_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_5_Y_WIDTH_7.v; hierarchy -top sat_logic_and_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_5_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_logic_and_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_5_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_logic_and_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_5_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_logic_and_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_5_Y_WIDTH_7.v; hierarchy -top sat_logic_and_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_5_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_logic_and_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_5_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_logic_and_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_5_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_logic_and_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_5_Y_WIDTH_7.v; hierarchy -top sat_logic_and_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_5_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_logic_and_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_5_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_logic_and_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_5_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_logic_and_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_5_Y_WIDTH_7.v; hierarchy -top sat_logic_and_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_5_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_logic_and_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_5_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_logic_and_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_5_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_logic_and_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_4.v; hierarchy -top sat_logic_and_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_logic_and_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_logic_and_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_logic_and_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_4.v; hierarchy -top sat_logic_and_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_logic_and_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_logic_and_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_logic_and_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_4.v; hierarchy -top sat_logic_and_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_logic_and_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_logic_and_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_logic_and_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_4.v; hierarchy -top sat_logic_and_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_logic_and_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_logic_and_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_logic_and_A_SIGNED_0_B_SIGNED_0_A_WIDTH_9_B_WIDTH_4_Y_WIDTH_7.v; hierarchy -top sat_logic_and_A_SIGNED_0_B_SIGNED_0_A_WIDTH_9_B_WIDTH_4_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_logic_and_A_SIGNED_0_B_SIGNED_0_A_WIDTH_9_B_WIDTH_4_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_logic_and_A_SIGNED_0_B_SIGNED_0_A_WIDTH_9_B_WIDTH_4_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_logic_and_A_SIGNED_0_B_SIGNED_1_A_WIDTH_9_B_WIDTH_4_Y_WIDTH_7.v; hierarchy -top sat_logic_and_A_SIGNED_0_B_SIGNED_1_A_WIDTH_9_B_WIDTH_4_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_logic_and_A_SIGNED_0_B_SIGNED_1_A_WIDTH_9_B_WIDTH_4_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_logic_and_A_SIGNED_0_B_SIGNED_1_A_WIDTH_9_B_WIDTH_4_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_logic_and_A_SIGNED_1_B_SIGNED_0_A_WIDTH_9_B_WIDTH_4_Y_WIDTH_7.v; hierarchy -top sat_logic_and_A_SIGNED_1_B_SIGNED_0_A_WIDTH_9_B_WIDTH_4_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_logic_and_A_SIGNED_1_B_SIGNED_0_A_WIDTH_9_B_WIDTH_4_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_logic_and_A_SIGNED_1_B_SIGNED_0_A_WIDTH_9_B_WIDTH_4_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_logic_and_A_SIGNED_1_B_SIGNED_1_A_WIDTH_9_B_WIDTH_4_Y_WIDTH_7.v; hierarchy -top sat_logic_and_A_SIGNED_1_B_SIGNED_1_A_WIDTH_9_B_WIDTH_4_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_logic_and_A_SIGNED_1_B_SIGNED_1_A_WIDTH_9_B_WIDTH_4_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_logic_and_A_SIGNED_1_B_SIGNED_1_A_WIDTH_9_B_WIDTH_4_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_logic_and_A_SIGNED_0_B_SIGNED_0_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_9.v; hierarchy -top sat_logic_and_A_SIGNED_0_B_SIGNED_0_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_9; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_logic_and_A_SIGNED_0_B_SIGNED_0_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_9' -q -q 2>/dev/null || echo sat_logic_and_A_SIGNED_0_B_SIGNED_0_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_9 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_logic_and_A_SIGNED_0_B_SIGNED_1_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_9.v; hierarchy -top sat_logic_and_A_SIGNED_0_B_SIGNED_1_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_9; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_logic_and_A_SIGNED_0_B_SIGNED_1_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_9' -q -q 2>/dev/null || echo sat_logic_and_A_SIGNED_0_B_SIGNED_1_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_9 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_logic_and_A_SIGNED_1_B_SIGNED_0_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_9.v; hierarchy -top sat_logic_and_A_SIGNED_1_B_SIGNED_0_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_9; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_logic_and_A_SIGNED_1_B_SIGNED_0_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_9' -q -q 2>/dev/null || echo sat_logic_and_A_SIGNED_1_B_SIGNED_0_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_9 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_logic_and_A_SIGNED_1_B_SIGNED_1_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_9.v; hierarchy -top sat_logic_and_A_SIGNED_1_B_SIGNED_1_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_9; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_logic_and_A_SIGNED_1_B_SIGNED_1_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_9' -q -q 2>/dev/null || echo sat_logic_and_A_SIGNED_1_B_SIGNED_1_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_9 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_logic_and_A_SIGNED_0_B_SIGNED_0_A_WIDTH_4_B_WIDTH_8_Y_WIDTH_10.v; hierarchy -top sat_logic_and_A_SIGNED_0_B_SIGNED_0_A_WIDTH_4_B_WIDTH_8_Y_WIDTH_10; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_logic_and_A_SIGNED_0_B_SIGNED_0_A_WIDTH_4_B_WIDTH_8_Y_WIDTH_10' -q -q 2>/dev/null || echo sat_logic_and_A_SIGNED_0_B_SIGNED_0_A_WIDTH_4_B_WIDTH_8_Y_WIDTH_10 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_logic_and_A_SIGNED_0_B_SIGNED_1_A_WIDTH_4_B_WIDTH_8_Y_WIDTH_10.v; hierarchy -top sat_logic_and_A_SIGNED_0_B_SIGNED_1_A_WIDTH_4_B_WIDTH_8_Y_WIDTH_10; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_logic_and_A_SIGNED_0_B_SIGNED_1_A_WIDTH_4_B_WIDTH_8_Y_WIDTH_10' -q -q 2>/dev/null || echo sat_logic_and_A_SIGNED_0_B_SIGNED_1_A_WIDTH_4_B_WIDTH_8_Y_WIDTH_10 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_logic_and_A_SIGNED_1_B_SIGNED_0_A_WIDTH_4_B_WIDTH_8_Y_WIDTH_10.v; hierarchy -top sat_logic_and_A_SIGNED_1_B_SIGNED_0_A_WIDTH_4_B_WIDTH_8_Y_WIDTH_10; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_logic_and_A_SIGNED_1_B_SIGNED_0_A_WIDTH_4_B_WIDTH_8_Y_WIDTH_10' -q -q 2>/dev/null || echo sat_logic_and_A_SIGNED_1_B_SIGNED_0_A_WIDTH_4_B_WIDTH_8_Y_WIDTH_10 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_logic_and_A_SIGNED_1_B_SIGNED_1_A_WIDTH_4_B_WIDTH_8_Y_WIDTH_10.v; hierarchy -top sat_logic_and_A_SIGNED_1_B_SIGNED_1_A_WIDTH_4_B_WIDTH_8_Y_WIDTH_10; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_logic_and_A_SIGNED_1_B_SIGNED_1_A_WIDTH_4_B_WIDTH_8_Y_WIDTH_10' -q -q 2>/dev/null || echo sat_logic_and_A_SIGNED_1_B_SIGNED_1_A_WIDTH_4_B_WIDTH_8_Y_WIDTH_10 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_logic_or_A_SIGNED_0_B_SIGNED_0_A_WIDTH_1_B_WIDTH_1_Y_WIDTH_1.v; hierarchy -top sat_logic_or_A_SIGNED_0_B_SIGNED_0_A_WIDTH_1_B_WIDTH_1_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_logic_or_A_SIGNED_0_B_SIGNED_0_A_WIDTH_1_B_WIDTH_1_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_logic_or_A_SIGNED_0_B_SIGNED_0_A_WIDTH_1_B_WIDTH_1_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_logic_or_A_SIGNED_0_B_SIGNED_1_A_WIDTH_1_B_WIDTH_1_Y_WIDTH_1.v; hierarchy -top sat_logic_or_A_SIGNED_0_B_SIGNED_1_A_WIDTH_1_B_WIDTH_1_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_logic_or_A_SIGNED_0_B_SIGNED_1_A_WIDTH_1_B_WIDTH_1_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_logic_or_A_SIGNED_0_B_SIGNED_1_A_WIDTH_1_B_WIDTH_1_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_logic_or_A_SIGNED_1_B_SIGNED_0_A_WIDTH_1_B_WIDTH_1_Y_WIDTH_1.v; hierarchy -top sat_logic_or_A_SIGNED_1_B_SIGNED_0_A_WIDTH_1_B_WIDTH_1_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_logic_or_A_SIGNED_1_B_SIGNED_0_A_WIDTH_1_B_WIDTH_1_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_logic_or_A_SIGNED_1_B_SIGNED_0_A_WIDTH_1_B_WIDTH_1_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_logic_or_A_SIGNED_1_B_SIGNED_1_A_WIDTH_1_B_WIDTH_1_Y_WIDTH_1.v; hierarchy -top sat_logic_or_A_SIGNED_1_B_SIGNED_1_A_WIDTH_1_B_WIDTH_1_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_logic_or_A_SIGNED_1_B_SIGNED_1_A_WIDTH_1_B_WIDTH_1_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_logic_or_A_SIGNED_1_B_SIGNED_1_A_WIDTH_1_B_WIDTH_1_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_logic_or_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_4_Y_WIDTH_6.v; hierarchy -top sat_logic_or_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_4_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_logic_or_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_4_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_logic_or_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_4_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_logic_or_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_4_Y_WIDTH_6.v; hierarchy -top sat_logic_or_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_4_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_logic_or_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_4_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_logic_or_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_4_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_logic_or_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_4_Y_WIDTH_6.v; hierarchy -top sat_logic_or_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_4_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_logic_or_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_4_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_logic_or_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_4_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_logic_or_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_4_Y_WIDTH_6.v; hierarchy -top sat_logic_or_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_4_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_logic_or_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_4_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_logic_or_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_4_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_logic_or_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4.v; hierarchy -top sat_logic_or_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_logic_or_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_logic_or_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_logic_or_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4.v; hierarchy -top sat_logic_or_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_logic_or_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_logic_or_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_logic_or_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4.v; hierarchy -top sat_logic_or_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_logic_or_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_logic_or_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_logic_or_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4.v; hierarchy -top sat_logic_or_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_logic_or_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_logic_or_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_logic_or_A_SIGNED_0_B_SIGNED_0_A_WIDTH_4_B_WIDTH_3_Y_WIDTH_6.v; hierarchy -top sat_logic_or_A_SIGNED_0_B_SIGNED_0_A_WIDTH_4_B_WIDTH_3_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_logic_or_A_SIGNED_0_B_SIGNED_0_A_WIDTH_4_B_WIDTH_3_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_logic_or_A_SIGNED_0_B_SIGNED_0_A_WIDTH_4_B_WIDTH_3_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_logic_or_A_SIGNED_0_B_SIGNED_1_A_WIDTH_4_B_WIDTH_3_Y_WIDTH_6.v; hierarchy -top sat_logic_or_A_SIGNED_0_B_SIGNED_1_A_WIDTH_4_B_WIDTH_3_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_logic_or_A_SIGNED_0_B_SIGNED_1_A_WIDTH_4_B_WIDTH_3_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_logic_or_A_SIGNED_0_B_SIGNED_1_A_WIDTH_4_B_WIDTH_3_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_logic_or_A_SIGNED_1_B_SIGNED_0_A_WIDTH_4_B_WIDTH_3_Y_WIDTH_6.v; hierarchy -top sat_logic_or_A_SIGNED_1_B_SIGNED_0_A_WIDTH_4_B_WIDTH_3_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_logic_or_A_SIGNED_1_B_SIGNED_0_A_WIDTH_4_B_WIDTH_3_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_logic_or_A_SIGNED_1_B_SIGNED_0_A_WIDTH_4_B_WIDTH_3_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_logic_or_A_SIGNED_1_B_SIGNED_1_A_WIDTH_4_B_WIDTH_3_Y_WIDTH_6.v; hierarchy -top sat_logic_or_A_SIGNED_1_B_SIGNED_1_A_WIDTH_4_B_WIDTH_3_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_logic_or_A_SIGNED_1_B_SIGNED_1_A_WIDTH_4_B_WIDTH_3_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_logic_or_A_SIGNED_1_B_SIGNED_1_A_WIDTH_4_B_WIDTH_3_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_logic_or_A_SIGNED_0_B_SIGNED_0_A_WIDTH_4_B_WIDTH_6_Y_WIDTH_3.v; hierarchy -top sat_logic_or_A_SIGNED_0_B_SIGNED_0_A_WIDTH_4_B_WIDTH_6_Y_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_logic_or_A_SIGNED_0_B_SIGNED_0_A_WIDTH_4_B_WIDTH_6_Y_WIDTH_3' -q -q 2>/dev/null || echo sat_logic_or_A_SIGNED_0_B_SIGNED_0_A_WIDTH_4_B_WIDTH_6_Y_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_logic_or_A_SIGNED_0_B_SIGNED_1_A_WIDTH_4_B_WIDTH_6_Y_WIDTH_3.v; hierarchy -top sat_logic_or_A_SIGNED_0_B_SIGNED_1_A_WIDTH_4_B_WIDTH_6_Y_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_logic_or_A_SIGNED_0_B_SIGNED_1_A_WIDTH_4_B_WIDTH_6_Y_WIDTH_3' -q -q 2>/dev/null || echo sat_logic_or_A_SIGNED_0_B_SIGNED_1_A_WIDTH_4_B_WIDTH_6_Y_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_logic_or_A_SIGNED_1_B_SIGNED_0_A_WIDTH_4_B_WIDTH_6_Y_WIDTH_3.v; hierarchy -top sat_logic_or_A_SIGNED_1_B_SIGNED_0_A_WIDTH_4_B_WIDTH_6_Y_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_logic_or_A_SIGNED_1_B_SIGNED_0_A_WIDTH_4_B_WIDTH_6_Y_WIDTH_3' -q -q 2>/dev/null || echo sat_logic_or_A_SIGNED_1_B_SIGNED_0_A_WIDTH_4_B_WIDTH_6_Y_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_logic_or_A_SIGNED_1_B_SIGNED_1_A_WIDTH_4_B_WIDTH_6_Y_WIDTH_3.v; hierarchy -top sat_logic_or_A_SIGNED_1_B_SIGNED_1_A_WIDTH_4_B_WIDTH_6_Y_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_logic_or_A_SIGNED_1_B_SIGNED_1_A_WIDTH_4_B_WIDTH_6_Y_WIDTH_3' -q -q 2>/dev/null || echo sat_logic_or_A_SIGNED_1_B_SIGNED_1_A_WIDTH_4_B_WIDTH_6_Y_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_logic_or_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_4.v; hierarchy -top sat_logic_or_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_logic_or_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_logic_or_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_logic_or_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_4.v; hierarchy -top sat_logic_or_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_logic_or_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_logic_or_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_logic_or_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_4.v; hierarchy -top sat_logic_or_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_logic_or_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_logic_or_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_logic_or_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_4.v; hierarchy -top sat_logic_or_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_logic_or_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_logic_or_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_logic_or_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_3.v; hierarchy -top sat_logic_or_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_logic_or_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_3' -q -q 2>/dev/null || echo sat_logic_or_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_logic_or_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_3.v; hierarchy -top sat_logic_or_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_logic_or_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_3' -q -q 2>/dev/null || echo sat_logic_or_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_logic_or_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_3.v; hierarchy -top sat_logic_or_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_logic_or_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_3' -q -q 2>/dev/null || echo sat_logic_or_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_logic_or_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_3.v; hierarchy -top sat_logic_or_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_logic_or_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_3' -q -q 2>/dev/null || echo sat_logic_or_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_logic_or_A_SIGNED_0_B_SIGNED_0_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_1.v; hierarchy -top sat_logic_or_A_SIGNED_0_B_SIGNED_0_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_logic_or_A_SIGNED_0_B_SIGNED_0_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_logic_or_A_SIGNED_0_B_SIGNED_0_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_logic_or_A_SIGNED_0_B_SIGNED_1_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_1.v; hierarchy -top sat_logic_or_A_SIGNED_0_B_SIGNED_1_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_logic_or_A_SIGNED_0_B_SIGNED_1_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_logic_or_A_SIGNED_0_B_SIGNED_1_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_logic_or_A_SIGNED_1_B_SIGNED_0_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_1.v; hierarchy -top sat_logic_or_A_SIGNED_1_B_SIGNED_0_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_logic_or_A_SIGNED_1_B_SIGNED_0_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_logic_or_A_SIGNED_1_B_SIGNED_0_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_logic_or_A_SIGNED_1_B_SIGNED_1_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_1.v; hierarchy -top sat_logic_or_A_SIGNED_1_B_SIGNED_1_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_logic_or_A_SIGNED_1_B_SIGNED_1_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_logic_or_A_SIGNED_1_B_SIGNED_1_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_logic_or_A_SIGNED_0_B_SIGNED_0_A_WIDTH_8_B_WIDTH_6_Y_WIDTH_1.v; hierarchy -top sat_logic_or_A_SIGNED_0_B_SIGNED_0_A_WIDTH_8_B_WIDTH_6_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_logic_or_A_SIGNED_0_B_SIGNED_0_A_WIDTH_8_B_WIDTH_6_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_logic_or_A_SIGNED_0_B_SIGNED_0_A_WIDTH_8_B_WIDTH_6_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_logic_or_A_SIGNED_0_B_SIGNED_1_A_WIDTH_8_B_WIDTH_6_Y_WIDTH_1.v; hierarchy -top sat_logic_or_A_SIGNED_0_B_SIGNED_1_A_WIDTH_8_B_WIDTH_6_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_logic_or_A_SIGNED_0_B_SIGNED_1_A_WIDTH_8_B_WIDTH_6_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_logic_or_A_SIGNED_0_B_SIGNED_1_A_WIDTH_8_B_WIDTH_6_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_logic_or_A_SIGNED_1_B_SIGNED_0_A_WIDTH_8_B_WIDTH_6_Y_WIDTH_1.v; hierarchy -top sat_logic_or_A_SIGNED_1_B_SIGNED_0_A_WIDTH_8_B_WIDTH_6_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_logic_or_A_SIGNED_1_B_SIGNED_0_A_WIDTH_8_B_WIDTH_6_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_logic_or_A_SIGNED_1_B_SIGNED_0_A_WIDTH_8_B_WIDTH_6_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_logic_or_A_SIGNED_1_B_SIGNED_1_A_WIDTH_8_B_WIDTH_6_Y_WIDTH_1.v; hierarchy -top sat_logic_or_A_SIGNED_1_B_SIGNED_1_A_WIDTH_8_B_WIDTH_6_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_logic_or_A_SIGNED_1_B_SIGNED_1_A_WIDTH_8_B_WIDTH_6_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_logic_or_A_SIGNED_1_B_SIGNED_1_A_WIDTH_8_B_WIDTH_6_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_logic_or_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1.v; hierarchy -top sat_logic_or_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_logic_or_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_logic_or_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_logic_or_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1.v; hierarchy -top sat_logic_or_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_logic_or_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_logic_or_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_logic_or_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1.v; hierarchy -top sat_logic_or_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_logic_or_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_logic_or_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_logic_or_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1.v; hierarchy -top sat_logic_or_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_logic_or_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_logic_or_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_logic_or_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_4_Y_WIDTH_6.v; hierarchy -top sat_logic_or_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_4_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_logic_or_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_4_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_logic_or_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_4_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_logic_or_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_4_Y_WIDTH_6.v; hierarchy -top sat_logic_or_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_4_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_logic_or_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_4_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_logic_or_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_4_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_logic_or_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_4_Y_WIDTH_6.v; hierarchy -top sat_logic_or_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_4_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_logic_or_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_4_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_logic_or_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_4_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_logic_or_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_4_Y_WIDTH_6.v; hierarchy -top sat_logic_or_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_4_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_logic_or_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_4_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_logic_or_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_4_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_logic_or_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_4.v; hierarchy -top sat_logic_or_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_logic_or_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_logic_or_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_logic_or_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_4.v; hierarchy -top sat_logic_or_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_logic_or_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_logic_or_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_logic_or_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_4.v; hierarchy -top sat_logic_or_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_logic_or_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_logic_or_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_logic_or_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_4.v; hierarchy -top sat_logic_or_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_logic_or_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_logic_or_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_logic_or_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_8_Y_WIDTH_4.v; hierarchy -top sat_logic_or_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_8_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_logic_or_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_8_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_logic_or_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_8_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_logic_or_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_8_Y_WIDTH_4.v; hierarchy -top sat_logic_or_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_8_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_logic_or_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_8_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_logic_or_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_8_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_logic_or_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_8_Y_WIDTH_4.v; hierarchy -top sat_logic_or_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_8_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_logic_or_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_8_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_logic_or_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_8_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_logic_or_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_8_Y_WIDTH_4.v; hierarchy -top sat_logic_or_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_8_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_logic_or_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_8_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_logic_or_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_8_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_logic_or_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_7.v; hierarchy -top sat_logic_or_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_logic_or_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_logic_or_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_logic_or_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_7.v; hierarchy -top sat_logic_or_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_logic_or_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_logic_or_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_logic_or_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_7.v; hierarchy -top sat_logic_or_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_logic_or_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_logic_or_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_logic_or_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_7.v; hierarchy -top sat_logic_or_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_logic_or_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_logic_or_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_logic_or_A_SIGNED_0_B_SIGNED_0_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_6.v; hierarchy -top sat_logic_or_A_SIGNED_0_B_SIGNED_0_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_logic_or_A_SIGNED_0_B_SIGNED_0_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_logic_or_A_SIGNED_0_B_SIGNED_0_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_logic_or_A_SIGNED_0_B_SIGNED_1_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_6.v; hierarchy -top sat_logic_or_A_SIGNED_0_B_SIGNED_1_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_logic_or_A_SIGNED_0_B_SIGNED_1_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_logic_or_A_SIGNED_0_B_SIGNED_1_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_logic_or_A_SIGNED_1_B_SIGNED_0_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_6.v; hierarchy -top sat_logic_or_A_SIGNED_1_B_SIGNED_0_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_logic_or_A_SIGNED_1_B_SIGNED_0_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_logic_or_A_SIGNED_1_B_SIGNED_0_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_logic_or_A_SIGNED_1_B_SIGNED_1_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_6.v; hierarchy -top sat_logic_or_A_SIGNED_1_B_SIGNED_1_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_logic_or_A_SIGNED_1_B_SIGNED_1_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_logic_or_A_SIGNED_1_B_SIGNED_1_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_logic_or_A_SIGNED_0_B_SIGNED_0_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_2.v; hierarchy -top sat_logic_or_A_SIGNED_0_B_SIGNED_0_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_logic_or_A_SIGNED_0_B_SIGNED_0_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_logic_or_A_SIGNED_0_B_SIGNED_0_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_logic_or_A_SIGNED_0_B_SIGNED_1_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_2.v; hierarchy -top sat_logic_or_A_SIGNED_0_B_SIGNED_1_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_logic_or_A_SIGNED_0_B_SIGNED_1_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_logic_or_A_SIGNED_0_B_SIGNED_1_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_logic_or_A_SIGNED_1_B_SIGNED_0_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_2.v; hierarchy -top sat_logic_or_A_SIGNED_1_B_SIGNED_0_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_logic_or_A_SIGNED_1_B_SIGNED_0_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_logic_or_A_SIGNED_1_B_SIGNED_0_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_logic_or_A_SIGNED_1_B_SIGNED_1_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_2.v; hierarchy -top sat_logic_or_A_SIGNED_1_B_SIGNED_1_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_logic_or_A_SIGNED_1_B_SIGNED_1_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_logic_or_A_SIGNED_1_B_SIGNED_1_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_logic_or_A_SIGNED_0_B_SIGNED_0_A_WIDTH_9_B_WIDTH_8_Y_WIDTH_2.v; hierarchy -top sat_logic_or_A_SIGNED_0_B_SIGNED_0_A_WIDTH_9_B_WIDTH_8_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_logic_or_A_SIGNED_0_B_SIGNED_0_A_WIDTH_9_B_WIDTH_8_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_logic_or_A_SIGNED_0_B_SIGNED_0_A_WIDTH_9_B_WIDTH_8_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_logic_or_A_SIGNED_0_B_SIGNED_1_A_WIDTH_9_B_WIDTH_8_Y_WIDTH_2.v; hierarchy -top sat_logic_or_A_SIGNED_0_B_SIGNED_1_A_WIDTH_9_B_WIDTH_8_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_logic_or_A_SIGNED_0_B_SIGNED_1_A_WIDTH_9_B_WIDTH_8_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_logic_or_A_SIGNED_0_B_SIGNED_1_A_WIDTH_9_B_WIDTH_8_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_logic_or_A_SIGNED_1_B_SIGNED_0_A_WIDTH_9_B_WIDTH_8_Y_WIDTH_2.v; hierarchy -top sat_logic_or_A_SIGNED_1_B_SIGNED_0_A_WIDTH_9_B_WIDTH_8_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_logic_or_A_SIGNED_1_B_SIGNED_0_A_WIDTH_9_B_WIDTH_8_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_logic_or_A_SIGNED_1_B_SIGNED_0_A_WIDTH_9_B_WIDTH_8_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_logic_or_A_SIGNED_1_B_SIGNED_1_A_WIDTH_9_B_WIDTH_8_Y_WIDTH_2.v; hierarchy -top sat_logic_or_A_SIGNED_1_B_SIGNED_1_A_WIDTH_9_B_WIDTH_8_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_logic_or_A_SIGNED_1_B_SIGNED_1_A_WIDTH_9_B_WIDTH_8_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_logic_or_A_SIGNED_1_B_SIGNED_1_A_WIDTH_9_B_WIDTH_8_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_logic_or_A_SIGNED_0_B_SIGNED_0_A_WIDTH_10_B_WIDTH_1_Y_WIDTH_8.v; hierarchy -top sat_logic_or_A_SIGNED_0_B_SIGNED_0_A_WIDTH_10_B_WIDTH_1_Y_WIDTH_8; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_logic_or_A_SIGNED_0_B_SIGNED_0_A_WIDTH_10_B_WIDTH_1_Y_WIDTH_8' -q -q 2>/dev/null || echo sat_logic_or_A_SIGNED_0_B_SIGNED_0_A_WIDTH_10_B_WIDTH_1_Y_WIDTH_8 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_logic_or_A_SIGNED_0_B_SIGNED_1_A_WIDTH_10_B_WIDTH_1_Y_WIDTH_8.v; hierarchy -top sat_logic_or_A_SIGNED_0_B_SIGNED_1_A_WIDTH_10_B_WIDTH_1_Y_WIDTH_8; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_logic_or_A_SIGNED_0_B_SIGNED_1_A_WIDTH_10_B_WIDTH_1_Y_WIDTH_8' -q -q 2>/dev/null || echo sat_logic_or_A_SIGNED_0_B_SIGNED_1_A_WIDTH_10_B_WIDTH_1_Y_WIDTH_8 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_logic_or_A_SIGNED_1_B_SIGNED_0_A_WIDTH_10_B_WIDTH_1_Y_WIDTH_8.v; hierarchy -top sat_logic_or_A_SIGNED_1_B_SIGNED_0_A_WIDTH_10_B_WIDTH_1_Y_WIDTH_8; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_logic_or_A_SIGNED_1_B_SIGNED_0_A_WIDTH_10_B_WIDTH_1_Y_WIDTH_8' -q -q 2>/dev/null || echo sat_logic_or_A_SIGNED_1_B_SIGNED_0_A_WIDTH_10_B_WIDTH_1_Y_WIDTH_8 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_logic_or_A_SIGNED_1_B_SIGNED_1_A_WIDTH_10_B_WIDTH_1_Y_WIDTH_8.v; hierarchy -top sat_logic_or_A_SIGNED_1_B_SIGNED_1_A_WIDTH_10_B_WIDTH_1_Y_WIDTH_8; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_logic_or_A_SIGNED_1_B_SIGNED_1_A_WIDTH_10_B_WIDTH_1_Y_WIDTH_8' -q -q 2>/dev/null || echo sat_logic_or_A_SIGNED_1_B_SIGNED_1_A_WIDTH_10_B_WIDTH_1_Y_WIDTH_8 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_logic_or_A_SIGNED_0_B_SIGNED_0_A_WIDTH_7_B_WIDTH_2_Y_WIDTH_3.v; hierarchy -top sat_logic_or_A_SIGNED_0_B_SIGNED_0_A_WIDTH_7_B_WIDTH_2_Y_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_logic_or_A_SIGNED_0_B_SIGNED_0_A_WIDTH_7_B_WIDTH_2_Y_WIDTH_3' -q -q 2>/dev/null || echo sat_logic_or_A_SIGNED_0_B_SIGNED_0_A_WIDTH_7_B_WIDTH_2_Y_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_logic_or_A_SIGNED_0_B_SIGNED_1_A_WIDTH_7_B_WIDTH_2_Y_WIDTH_3.v; hierarchy -top sat_logic_or_A_SIGNED_0_B_SIGNED_1_A_WIDTH_7_B_WIDTH_2_Y_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_logic_or_A_SIGNED_0_B_SIGNED_1_A_WIDTH_7_B_WIDTH_2_Y_WIDTH_3' -q -q 2>/dev/null || echo sat_logic_or_A_SIGNED_0_B_SIGNED_1_A_WIDTH_7_B_WIDTH_2_Y_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_logic_or_A_SIGNED_1_B_SIGNED_0_A_WIDTH_7_B_WIDTH_2_Y_WIDTH_3.v; hierarchy -top sat_logic_or_A_SIGNED_1_B_SIGNED_0_A_WIDTH_7_B_WIDTH_2_Y_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_logic_or_A_SIGNED_1_B_SIGNED_0_A_WIDTH_7_B_WIDTH_2_Y_WIDTH_3' -q -q 2>/dev/null || echo sat_logic_or_A_SIGNED_1_B_SIGNED_0_A_WIDTH_7_B_WIDTH_2_Y_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_logic_or_A_SIGNED_1_B_SIGNED_1_A_WIDTH_7_B_WIDTH_2_Y_WIDTH_3.v; hierarchy -top sat_logic_or_A_SIGNED_1_B_SIGNED_1_A_WIDTH_7_B_WIDTH_2_Y_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_logic_or_A_SIGNED_1_B_SIGNED_1_A_WIDTH_7_B_WIDTH_2_Y_WIDTH_3' -q -q 2>/dev/null || echo sat_logic_or_A_SIGNED_1_B_SIGNED_1_A_WIDTH_7_B_WIDTH_2_Y_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_logic_or_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_1_Y_WIDTH_6.v; hierarchy -top sat_logic_or_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_1_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_logic_or_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_1_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_logic_or_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_1_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_logic_or_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_1_Y_WIDTH_6.v; hierarchy -top sat_logic_or_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_1_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_logic_or_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_1_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_logic_or_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_1_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_logic_or_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_1_Y_WIDTH_6.v; hierarchy -top sat_logic_or_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_1_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_logic_or_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_1_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_logic_or_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_1_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_logic_or_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_1_Y_WIDTH_6.v; hierarchy -top sat_logic_or_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_1_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_logic_or_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_1_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_logic_or_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_1_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_logic_or_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_1.v; hierarchy -top sat_logic_or_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_logic_or_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_logic_or_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_logic_or_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_1.v; hierarchy -top sat_logic_or_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_logic_or_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_logic_or_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_logic_or_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_1.v; hierarchy -top sat_logic_or_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_logic_or_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_logic_or_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_logic_or_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_1.v; hierarchy -top sat_logic_or_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_logic_or_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_logic_or_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_logic_or_A_SIGNED_0_B_SIGNED_0_A_WIDTH_1_B_WIDTH_9_Y_WIDTH_5.v; hierarchy -top sat_logic_or_A_SIGNED_0_B_SIGNED_0_A_WIDTH_1_B_WIDTH_9_Y_WIDTH_5; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_logic_or_A_SIGNED_0_B_SIGNED_0_A_WIDTH_1_B_WIDTH_9_Y_WIDTH_5' -q -q 2>/dev/null || echo sat_logic_or_A_SIGNED_0_B_SIGNED_0_A_WIDTH_1_B_WIDTH_9_Y_WIDTH_5 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_logic_or_A_SIGNED_0_B_SIGNED_1_A_WIDTH_1_B_WIDTH_9_Y_WIDTH_5.v; hierarchy -top sat_logic_or_A_SIGNED_0_B_SIGNED_1_A_WIDTH_1_B_WIDTH_9_Y_WIDTH_5; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_logic_or_A_SIGNED_0_B_SIGNED_1_A_WIDTH_1_B_WIDTH_9_Y_WIDTH_5' -q -q 2>/dev/null || echo sat_logic_or_A_SIGNED_0_B_SIGNED_1_A_WIDTH_1_B_WIDTH_9_Y_WIDTH_5 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_logic_or_A_SIGNED_1_B_SIGNED_0_A_WIDTH_1_B_WIDTH_9_Y_WIDTH_5.v; hierarchy -top sat_logic_or_A_SIGNED_1_B_SIGNED_0_A_WIDTH_1_B_WIDTH_9_Y_WIDTH_5; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_logic_or_A_SIGNED_1_B_SIGNED_0_A_WIDTH_1_B_WIDTH_9_Y_WIDTH_5' -q -q 2>/dev/null || echo sat_logic_or_A_SIGNED_1_B_SIGNED_0_A_WIDTH_1_B_WIDTH_9_Y_WIDTH_5 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_logic_or_A_SIGNED_1_B_SIGNED_1_A_WIDTH_1_B_WIDTH_9_Y_WIDTH_5.v; hierarchy -top sat_logic_or_A_SIGNED_1_B_SIGNED_1_A_WIDTH_1_B_WIDTH_9_Y_WIDTH_5; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_logic_or_A_SIGNED_1_B_SIGNED_1_A_WIDTH_1_B_WIDTH_9_Y_WIDTH_5' -q -q 2>/dev/null || echo sat_logic_or_A_SIGNED_1_B_SIGNED_1_A_WIDTH_1_B_WIDTH_9_Y_WIDTH_5 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_logic_or_A_SIGNED_0_B_SIGNED_0_A_WIDTH_1_B_WIDTH_2_Y_WIDTH_7.v; hierarchy -top sat_logic_or_A_SIGNED_0_B_SIGNED_0_A_WIDTH_1_B_WIDTH_2_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_logic_or_A_SIGNED_0_B_SIGNED_0_A_WIDTH_1_B_WIDTH_2_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_logic_or_A_SIGNED_0_B_SIGNED_0_A_WIDTH_1_B_WIDTH_2_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_logic_or_A_SIGNED_0_B_SIGNED_1_A_WIDTH_1_B_WIDTH_2_Y_WIDTH_7.v; hierarchy -top sat_logic_or_A_SIGNED_0_B_SIGNED_1_A_WIDTH_1_B_WIDTH_2_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_logic_or_A_SIGNED_0_B_SIGNED_1_A_WIDTH_1_B_WIDTH_2_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_logic_or_A_SIGNED_0_B_SIGNED_1_A_WIDTH_1_B_WIDTH_2_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_logic_or_A_SIGNED_1_B_SIGNED_0_A_WIDTH_1_B_WIDTH_2_Y_WIDTH_7.v; hierarchy -top sat_logic_or_A_SIGNED_1_B_SIGNED_0_A_WIDTH_1_B_WIDTH_2_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_logic_or_A_SIGNED_1_B_SIGNED_0_A_WIDTH_1_B_WIDTH_2_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_logic_or_A_SIGNED_1_B_SIGNED_0_A_WIDTH_1_B_WIDTH_2_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_logic_or_A_SIGNED_1_B_SIGNED_1_A_WIDTH_1_B_WIDTH_2_Y_WIDTH_7.v; hierarchy -top sat_logic_or_A_SIGNED_1_B_SIGNED_1_A_WIDTH_1_B_WIDTH_2_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_logic_or_A_SIGNED_1_B_SIGNED_1_A_WIDTH_1_B_WIDTH_2_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_logic_or_A_SIGNED_1_B_SIGNED_1_A_WIDTH_1_B_WIDTH_2_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_logic_or_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4.v; hierarchy -top sat_logic_or_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_logic_or_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_logic_or_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_logic_or_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4.v; hierarchy -top sat_logic_or_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_logic_or_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_logic_or_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_logic_or_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4.v; hierarchy -top sat_logic_or_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_logic_or_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_logic_or_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_logic_or_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4.v; hierarchy -top sat_logic_or_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_logic_or_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_logic_or_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_logic_or_A_SIGNED_0_B_SIGNED_0_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_8.v; hierarchy -top sat_logic_or_A_SIGNED_0_B_SIGNED_0_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_8; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_logic_or_A_SIGNED_0_B_SIGNED_0_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_8' -q -q 2>/dev/null || echo sat_logic_or_A_SIGNED_0_B_SIGNED_0_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_8 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_logic_or_A_SIGNED_0_B_SIGNED_1_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_8.v; hierarchy -top sat_logic_or_A_SIGNED_0_B_SIGNED_1_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_8; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_logic_or_A_SIGNED_0_B_SIGNED_1_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_8' -q -q 2>/dev/null || echo sat_logic_or_A_SIGNED_0_B_SIGNED_1_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_8 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_logic_or_A_SIGNED_1_B_SIGNED_0_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_8.v; hierarchy -top sat_logic_or_A_SIGNED_1_B_SIGNED_0_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_8; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_logic_or_A_SIGNED_1_B_SIGNED_0_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_8' -q -q 2>/dev/null || echo sat_logic_or_A_SIGNED_1_B_SIGNED_0_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_8 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_logic_or_A_SIGNED_1_B_SIGNED_1_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_8.v; hierarchy -top sat_logic_or_A_SIGNED_1_B_SIGNED_1_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_8; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_logic_or_A_SIGNED_1_B_SIGNED_1_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_8' -q -q 2>/dev/null || echo sat_logic_or_A_SIGNED_1_B_SIGNED_1_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_8 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_logic_or_A_SIGNED_0_B_SIGNED_0_A_WIDTH_5_B_WIDTH_1_Y_WIDTH_5.v; hierarchy -top sat_logic_or_A_SIGNED_0_B_SIGNED_0_A_WIDTH_5_B_WIDTH_1_Y_WIDTH_5; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_logic_or_A_SIGNED_0_B_SIGNED_0_A_WIDTH_5_B_WIDTH_1_Y_WIDTH_5' -q -q 2>/dev/null || echo sat_logic_or_A_SIGNED_0_B_SIGNED_0_A_WIDTH_5_B_WIDTH_1_Y_WIDTH_5 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_logic_or_A_SIGNED_0_B_SIGNED_1_A_WIDTH_5_B_WIDTH_1_Y_WIDTH_5.v; hierarchy -top sat_logic_or_A_SIGNED_0_B_SIGNED_1_A_WIDTH_5_B_WIDTH_1_Y_WIDTH_5; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_logic_or_A_SIGNED_0_B_SIGNED_1_A_WIDTH_5_B_WIDTH_1_Y_WIDTH_5' -q -q 2>/dev/null || echo sat_logic_or_A_SIGNED_0_B_SIGNED_1_A_WIDTH_5_B_WIDTH_1_Y_WIDTH_5 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_logic_or_A_SIGNED_1_B_SIGNED_0_A_WIDTH_5_B_WIDTH_1_Y_WIDTH_5.v; hierarchy -top sat_logic_or_A_SIGNED_1_B_SIGNED_0_A_WIDTH_5_B_WIDTH_1_Y_WIDTH_5; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_logic_or_A_SIGNED_1_B_SIGNED_0_A_WIDTH_5_B_WIDTH_1_Y_WIDTH_5' -q -q 2>/dev/null || echo sat_logic_or_A_SIGNED_1_B_SIGNED_0_A_WIDTH_5_B_WIDTH_1_Y_WIDTH_5 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_logic_or_A_SIGNED_1_B_SIGNED_1_A_WIDTH_5_B_WIDTH_1_Y_WIDTH_5.v; hierarchy -top sat_logic_or_A_SIGNED_1_B_SIGNED_1_A_WIDTH_5_B_WIDTH_1_Y_WIDTH_5; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_logic_or_A_SIGNED_1_B_SIGNED_1_A_WIDTH_5_B_WIDTH_1_Y_WIDTH_5' -q -q 2>/dev/null || echo sat_logic_or_A_SIGNED_1_B_SIGNED_1_A_WIDTH_5_B_WIDTH_1_Y_WIDTH_5 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_logic_or_A_SIGNED_0_B_SIGNED_0_A_WIDTH_7_B_WIDTH_1_Y_WIDTH_5.v; hierarchy -top sat_logic_or_A_SIGNED_0_B_SIGNED_0_A_WIDTH_7_B_WIDTH_1_Y_WIDTH_5; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_logic_or_A_SIGNED_0_B_SIGNED_0_A_WIDTH_7_B_WIDTH_1_Y_WIDTH_5' -q -q 2>/dev/null || echo sat_logic_or_A_SIGNED_0_B_SIGNED_0_A_WIDTH_7_B_WIDTH_1_Y_WIDTH_5 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_logic_or_A_SIGNED_0_B_SIGNED_1_A_WIDTH_7_B_WIDTH_1_Y_WIDTH_5.v; hierarchy -top sat_logic_or_A_SIGNED_0_B_SIGNED_1_A_WIDTH_7_B_WIDTH_1_Y_WIDTH_5; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_logic_or_A_SIGNED_0_B_SIGNED_1_A_WIDTH_7_B_WIDTH_1_Y_WIDTH_5' -q -q 2>/dev/null || echo sat_logic_or_A_SIGNED_0_B_SIGNED_1_A_WIDTH_7_B_WIDTH_1_Y_WIDTH_5 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_logic_or_A_SIGNED_1_B_SIGNED_0_A_WIDTH_7_B_WIDTH_1_Y_WIDTH_5.v; hierarchy -top sat_logic_or_A_SIGNED_1_B_SIGNED_0_A_WIDTH_7_B_WIDTH_1_Y_WIDTH_5; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_logic_or_A_SIGNED_1_B_SIGNED_0_A_WIDTH_7_B_WIDTH_1_Y_WIDTH_5' -q -q 2>/dev/null || echo sat_logic_or_A_SIGNED_1_B_SIGNED_0_A_WIDTH_7_B_WIDTH_1_Y_WIDTH_5 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_logic_or_A_SIGNED_1_B_SIGNED_1_A_WIDTH_7_B_WIDTH_1_Y_WIDTH_5.v; hierarchy -top sat_logic_or_A_SIGNED_1_B_SIGNED_1_A_WIDTH_7_B_WIDTH_1_Y_WIDTH_5; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_logic_or_A_SIGNED_1_B_SIGNED_1_A_WIDTH_7_B_WIDTH_1_Y_WIDTH_5' -q -q 2>/dev/null || echo sat_logic_or_A_SIGNED_1_B_SIGNED_1_A_WIDTH_7_B_WIDTH_1_Y_WIDTH_5 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_logic_or_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_2.v; hierarchy -top sat_logic_or_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_logic_or_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_logic_or_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_logic_or_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_2.v; hierarchy -top sat_logic_or_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_logic_or_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_logic_or_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_logic_or_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_2.v; hierarchy -top sat_logic_or_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_logic_or_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_logic_or_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_logic_or_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_2.v; hierarchy -top sat_logic_or_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_logic_or_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_logic_or_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_logic_or_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_5.v; hierarchy -top sat_logic_or_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_5; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_logic_or_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_5' -q -q 2>/dev/null || echo sat_logic_or_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_5 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_logic_or_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_5.v; hierarchy -top sat_logic_or_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_5; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_logic_or_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_5' -q -q 2>/dev/null || echo sat_logic_or_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_5 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_logic_or_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_5.v; hierarchy -top sat_logic_or_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_5; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_logic_or_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_5' -q -q 2>/dev/null || echo sat_logic_or_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_5 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_logic_or_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_5.v; hierarchy -top sat_logic_or_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_5; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_logic_or_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_5' -q -q 2>/dev/null || echo sat_logic_or_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_5 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_logic_or_A_SIGNED_0_B_SIGNED_0_A_WIDTH_9_B_WIDTH_5_Y_WIDTH_3.v; hierarchy -top sat_logic_or_A_SIGNED_0_B_SIGNED_0_A_WIDTH_9_B_WIDTH_5_Y_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_logic_or_A_SIGNED_0_B_SIGNED_0_A_WIDTH_9_B_WIDTH_5_Y_WIDTH_3' -q -q 2>/dev/null || echo sat_logic_or_A_SIGNED_0_B_SIGNED_0_A_WIDTH_9_B_WIDTH_5_Y_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_logic_or_A_SIGNED_0_B_SIGNED_1_A_WIDTH_9_B_WIDTH_5_Y_WIDTH_3.v; hierarchy -top sat_logic_or_A_SIGNED_0_B_SIGNED_1_A_WIDTH_9_B_WIDTH_5_Y_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_logic_or_A_SIGNED_0_B_SIGNED_1_A_WIDTH_9_B_WIDTH_5_Y_WIDTH_3' -q -q 2>/dev/null || echo sat_logic_or_A_SIGNED_0_B_SIGNED_1_A_WIDTH_9_B_WIDTH_5_Y_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_logic_or_A_SIGNED_1_B_SIGNED_0_A_WIDTH_9_B_WIDTH_5_Y_WIDTH_3.v; hierarchy -top sat_logic_or_A_SIGNED_1_B_SIGNED_0_A_WIDTH_9_B_WIDTH_5_Y_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_logic_or_A_SIGNED_1_B_SIGNED_0_A_WIDTH_9_B_WIDTH_5_Y_WIDTH_3' -q -q 2>/dev/null || echo sat_logic_or_A_SIGNED_1_B_SIGNED_0_A_WIDTH_9_B_WIDTH_5_Y_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_logic_or_A_SIGNED_1_B_SIGNED_1_A_WIDTH_9_B_WIDTH_5_Y_WIDTH_3.v; hierarchy -top sat_logic_or_A_SIGNED_1_B_SIGNED_1_A_WIDTH_9_B_WIDTH_5_Y_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_logic_or_A_SIGNED_1_B_SIGNED_1_A_WIDTH_9_B_WIDTH_5_Y_WIDTH_3' -q -q 2>/dev/null || echo sat_logic_or_A_SIGNED_1_B_SIGNED_1_A_WIDTH_9_B_WIDTH_5_Y_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_logic_or_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_10.v; hierarchy -top sat_logic_or_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_10; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_logic_or_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_10' -q -q 2>/dev/null || echo sat_logic_or_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_10 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_logic_or_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_10.v; hierarchy -top sat_logic_or_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_10; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_logic_or_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_10' -q -q 2>/dev/null || echo sat_logic_or_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_10 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_logic_or_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_10.v; hierarchy -top sat_logic_or_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_10; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_logic_or_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_10' -q -q 2>/dev/null || echo sat_logic_or_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_10 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_logic_or_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_10.v; hierarchy -top sat_logic_or_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_10; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_logic_or_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_10' -q -q 2>/dev/null || echo sat_logic_or_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_10 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_logic_or_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1.v; hierarchy -top sat_logic_or_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_logic_or_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_logic_or_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_logic_or_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1.v; hierarchy -top sat_logic_or_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_logic_or_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_logic_or_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_logic_or_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1.v; hierarchy -top sat_logic_or_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_logic_or_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_logic_or_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_logic_or_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1.v; hierarchy -top sat_logic_or_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_logic_or_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_logic_or_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_logic_or_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_2.v; hierarchy -top sat_logic_or_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_logic_or_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_logic_or_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_logic_or_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_2.v; hierarchy -top sat_logic_or_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_logic_or_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_logic_or_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_logic_or_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_2.v; hierarchy -top sat_logic_or_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_logic_or_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_logic_or_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_logic_or_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_2.v; hierarchy -top sat_logic_or_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_logic_or_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_logic_or_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_logic_or_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_5_Y_WIDTH_2.v; hierarchy -top sat_logic_or_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_5_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_logic_or_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_5_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_logic_or_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_5_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_logic_or_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_5_Y_WIDTH_2.v; hierarchy -top sat_logic_or_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_5_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_logic_or_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_5_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_logic_or_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_5_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_logic_or_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_5_Y_WIDTH_2.v; hierarchy -top sat_logic_or_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_5_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_logic_or_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_5_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_logic_or_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_5_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_logic_or_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_5_Y_WIDTH_2.v; hierarchy -top sat_logic_or_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_5_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_logic_or_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_5_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_logic_or_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_5_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_logic_or_A_SIGNED_0_B_SIGNED_0_A_WIDTH_1_B_WIDTH_5_Y_WIDTH_3.v; hierarchy -top sat_logic_or_A_SIGNED_0_B_SIGNED_0_A_WIDTH_1_B_WIDTH_5_Y_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_logic_or_A_SIGNED_0_B_SIGNED_0_A_WIDTH_1_B_WIDTH_5_Y_WIDTH_3' -q -q 2>/dev/null || echo sat_logic_or_A_SIGNED_0_B_SIGNED_0_A_WIDTH_1_B_WIDTH_5_Y_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_logic_or_A_SIGNED_0_B_SIGNED_1_A_WIDTH_1_B_WIDTH_5_Y_WIDTH_3.v; hierarchy -top sat_logic_or_A_SIGNED_0_B_SIGNED_1_A_WIDTH_1_B_WIDTH_5_Y_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_logic_or_A_SIGNED_0_B_SIGNED_1_A_WIDTH_1_B_WIDTH_5_Y_WIDTH_3' -q -q 2>/dev/null || echo sat_logic_or_A_SIGNED_0_B_SIGNED_1_A_WIDTH_1_B_WIDTH_5_Y_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_logic_or_A_SIGNED_1_B_SIGNED_0_A_WIDTH_1_B_WIDTH_5_Y_WIDTH_3.v; hierarchy -top sat_logic_or_A_SIGNED_1_B_SIGNED_0_A_WIDTH_1_B_WIDTH_5_Y_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_logic_or_A_SIGNED_1_B_SIGNED_0_A_WIDTH_1_B_WIDTH_5_Y_WIDTH_3' -q -q 2>/dev/null || echo sat_logic_or_A_SIGNED_1_B_SIGNED_0_A_WIDTH_1_B_WIDTH_5_Y_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_logic_or_A_SIGNED_1_B_SIGNED_1_A_WIDTH_1_B_WIDTH_5_Y_WIDTH_3.v; hierarchy -top sat_logic_or_A_SIGNED_1_B_SIGNED_1_A_WIDTH_1_B_WIDTH_5_Y_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_logic_or_A_SIGNED_1_B_SIGNED_1_A_WIDTH_1_B_WIDTH_5_Y_WIDTH_3' -q -q 2>/dev/null || echo sat_logic_or_A_SIGNED_1_B_SIGNED_1_A_WIDTH_1_B_WIDTH_5_Y_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_logic_or_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_8_Y_WIDTH_9.v; hierarchy -top sat_logic_or_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_8_Y_WIDTH_9; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_logic_or_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_8_Y_WIDTH_9' -q -q 2>/dev/null || echo sat_logic_or_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_8_Y_WIDTH_9 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_logic_or_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_8_Y_WIDTH_9.v; hierarchy -top sat_logic_or_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_8_Y_WIDTH_9; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_logic_or_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_8_Y_WIDTH_9' -q -q 2>/dev/null || echo sat_logic_or_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_8_Y_WIDTH_9 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_logic_or_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_8_Y_WIDTH_9.v; hierarchy -top sat_logic_or_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_8_Y_WIDTH_9; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_logic_or_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_8_Y_WIDTH_9' -q -q 2>/dev/null || echo sat_logic_or_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_8_Y_WIDTH_9 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_logic_or_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_8_Y_WIDTH_9.v; hierarchy -top sat_logic_or_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_8_Y_WIDTH_9; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_logic_or_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_8_Y_WIDTH_9' -q -q 2>/dev/null || echo sat_logic_or_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_8_Y_WIDTH_9 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_logic_or_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_7_Y_WIDTH_2.v; hierarchy -top sat_logic_or_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_7_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_logic_or_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_7_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_logic_or_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_7_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_logic_or_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_7_Y_WIDTH_2.v; hierarchy -top sat_logic_or_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_7_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_logic_or_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_7_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_logic_or_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_7_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_logic_or_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_7_Y_WIDTH_2.v; hierarchy -top sat_logic_or_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_7_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_logic_or_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_7_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_logic_or_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_7_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_logic_or_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_7_Y_WIDTH_2.v; hierarchy -top sat_logic_or_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_7_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_logic_or_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_7_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_logic_or_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_7_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_logic_or_A_SIGNED_0_B_SIGNED_0_A_WIDTH_10_B_WIDTH_2_Y_WIDTH_2.v; hierarchy -top sat_logic_or_A_SIGNED_0_B_SIGNED_0_A_WIDTH_10_B_WIDTH_2_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_logic_or_A_SIGNED_0_B_SIGNED_0_A_WIDTH_10_B_WIDTH_2_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_logic_or_A_SIGNED_0_B_SIGNED_0_A_WIDTH_10_B_WIDTH_2_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_logic_or_A_SIGNED_0_B_SIGNED_1_A_WIDTH_10_B_WIDTH_2_Y_WIDTH_2.v; hierarchy -top sat_logic_or_A_SIGNED_0_B_SIGNED_1_A_WIDTH_10_B_WIDTH_2_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_logic_or_A_SIGNED_0_B_SIGNED_1_A_WIDTH_10_B_WIDTH_2_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_logic_or_A_SIGNED_0_B_SIGNED_1_A_WIDTH_10_B_WIDTH_2_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_logic_or_A_SIGNED_1_B_SIGNED_0_A_WIDTH_10_B_WIDTH_2_Y_WIDTH_2.v; hierarchy -top sat_logic_or_A_SIGNED_1_B_SIGNED_0_A_WIDTH_10_B_WIDTH_2_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_logic_or_A_SIGNED_1_B_SIGNED_0_A_WIDTH_10_B_WIDTH_2_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_logic_or_A_SIGNED_1_B_SIGNED_0_A_WIDTH_10_B_WIDTH_2_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_logic_or_A_SIGNED_1_B_SIGNED_1_A_WIDTH_10_B_WIDTH_2_Y_WIDTH_2.v; hierarchy -top sat_logic_or_A_SIGNED_1_B_SIGNED_1_A_WIDTH_10_B_WIDTH_2_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_logic_or_A_SIGNED_1_B_SIGNED_1_A_WIDTH_10_B_WIDTH_2_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_logic_or_A_SIGNED_1_B_SIGNED_1_A_WIDTH_10_B_WIDTH_2_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_logic_or_A_SIGNED_0_B_SIGNED_0_A_WIDTH_1_B_WIDTH_6_Y_WIDTH_7.v; hierarchy -top sat_logic_or_A_SIGNED_0_B_SIGNED_0_A_WIDTH_1_B_WIDTH_6_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_logic_or_A_SIGNED_0_B_SIGNED_0_A_WIDTH_1_B_WIDTH_6_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_logic_or_A_SIGNED_0_B_SIGNED_0_A_WIDTH_1_B_WIDTH_6_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_logic_or_A_SIGNED_0_B_SIGNED_1_A_WIDTH_1_B_WIDTH_6_Y_WIDTH_7.v; hierarchy -top sat_logic_or_A_SIGNED_0_B_SIGNED_1_A_WIDTH_1_B_WIDTH_6_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_logic_or_A_SIGNED_0_B_SIGNED_1_A_WIDTH_1_B_WIDTH_6_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_logic_or_A_SIGNED_0_B_SIGNED_1_A_WIDTH_1_B_WIDTH_6_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_logic_or_A_SIGNED_1_B_SIGNED_0_A_WIDTH_1_B_WIDTH_6_Y_WIDTH_7.v; hierarchy -top sat_logic_or_A_SIGNED_1_B_SIGNED_0_A_WIDTH_1_B_WIDTH_6_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_logic_or_A_SIGNED_1_B_SIGNED_0_A_WIDTH_1_B_WIDTH_6_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_logic_or_A_SIGNED_1_B_SIGNED_0_A_WIDTH_1_B_WIDTH_6_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_logic_or_A_SIGNED_1_B_SIGNED_1_A_WIDTH_1_B_WIDTH_6_Y_WIDTH_7.v; hierarchy -top sat_logic_or_A_SIGNED_1_B_SIGNED_1_A_WIDTH_1_B_WIDTH_6_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_logic_or_A_SIGNED_1_B_SIGNED_1_A_WIDTH_1_B_WIDTH_6_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_logic_or_A_SIGNED_1_B_SIGNED_1_A_WIDTH_1_B_WIDTH_6_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_logic_or_A_SIGNED_0_B_SIGNED_0_A_WIDTH_8_B_WIDTH_10_Y_WIDTH_2.v; hierarchy -top sat_logic_or_A_SIGNED_0_B_SIGNED_0_A_WIDTH_8_B_WIDTH_10_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_logic_or_A_SIGNED_0_B_SIGNED_0_A_WIDTH_8_B_WIDTH_10_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_logic_or_A_SIGNED_0_B_SIGNED_0_A_WIDTH_8_B_WIDTH_10_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_logic_or_A_SIGNED_0_B_SIGNED_1_A_WIDTH_8_B_WIDTH_10_Y_WIDTH_2.v; hierarchy -top sat_logic_or_A_SIGNED_0_B_SIGNED_1_A_WIDTH_8_B_WIDTH_10_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_logic_or_A_SIGNED_0_B_SIGNED_1_A_WIDTH_8_B_WIDTH_10_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_logic_or_A_SIGNED_0_B_SIGNED_1_A_WIDTH_8_B_WIDTH_10_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_logic_or_A_SIGNED_1_B_SIGNED_0_A_WIDTH_8_B_WIDTH_10_Y_WIDTH_2.v; hierarchy -top sat_logic_or_A_SIGNED_1_B_SIGNED_0_A_WIDTH_8_B_WIDTH_10_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_logic_or_A_SIGNED_1_B_SIGNED_0_A_WIDTH_8_B_WIDTH_10_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_logic_or_A_SIGNED_1_B_SIGNED_0_A_WIDTH_8_B_WIDTH_10_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_logic_or_A_SIGNED_1_B_SIGNED_1_A_WIDTH_8_B_WIDTH_10_Y_WIDTH_2.v; hierarchy -top sat_logic_or_A_SIGNED_1_B_SIGNED_1_A_WIDTH_8_B_WIDTH_10_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_logic_or_A_SIGNED_1_B_SIGNED_1_A_WIDTH_8_B_WIDTH_10_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_logic_or_A_SIGNED_1_B_SIGNED_1_A_WIDTH_8_B_WIDTH_10_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_logic_or_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_9.v; hierarchy -top sat_logic_or_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_9; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_logic_or_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_9' -q -q 2>/dev/null || echo sat_logic_or_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_9 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_logic_or_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_9.v; hierarchy -top sat_logic_or_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_9; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_logic_or_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_9' -q -q 2>/dev/null || echo sat_logic_or_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_9 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_logic_or_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_9.v; hierarchy -top sat_logic_or_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_9; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_logic_or_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_9' -q -q 2>/dev/null || echo sat_logic_or_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_9 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_logic_or_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_9.v; hierarchy -top sat_logic_or_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_9; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_logic_or_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_9' -q -q 2>/dev/null || echo sat_logic_or_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_9 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_logic_or_A_SIGNED_0_B_SIGNED_0_A_WIDTH_8_B_WIDTH_2_Y_WIDTH_2.v; hierarchy -top sat_logic_or_A_SIGNED_0_B_SIGNED_0_A_WIDTH_8_B_WIDTH_2_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_logic_or_A_SIGNED_0_B_SIGNED_0_A_WIDTH_8_B_WIDTH_2_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_logic_or_A_SIGNED_0_B_SIGNED_0_A_WIDTH_8_B_WIDTH_2_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_logic_or_A_SIGNED_0_B_SIGNED_1_A_WIDTH_8_B_WIDTH_2_Y_WIDTH_2.v; hierarchy -top sat_logic_or_A_SIGNED_0_B_SIGNED_1_A_WIDTH_8_B_WIDTH_2_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_logic_or_A_SIGNED_0_B_SIGNED_1_A_WIDTH_8_B_WIDTH_2_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_logic_or_A_SIGNED_0_B_SIGNED_1_A_WIDTH_8_B_WIDTH_2_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_logic_or_A_SIGNED_1_B_SIGNED_0_A_WIDTH_8_B_WIDTH_2_Y_WIDTH_2.v; hierarchy -top sat_logic_or_A_SIGNED_1_B_SIGNED_0_A_WIDTH_8_B_WIDTH_2_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_logic_or_A_SIGNED_1_B_SIGNED_0_A_WIDTH_8_B_WIDTH_2_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_logic_or_A_SIGNED_1_B_SIGNED_0_A_WIDTH_8_B_WIDTH_2_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_logic_or_A_SIGNED_1_B_SIGNED_1_A_WIDTH_8_B_WIDTH_2_Y_WIDTH_2.v; hierarchy -top sat_logic_or_A_SIGNED_1_B_SIGNED_1_A_WIDTH_8_B_WIDTH_2_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_logic_or_A_SIGNED_1_B_SIGNED_1_A_WIDTH_8_B_WIDTH_2_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_logic_or_A_SIGNED_1_B_SIGNED_1_A_WIDTH_8_B_WIDTH_2_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_logic_or_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_6.v; hierarchy -top sat_logic_or_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_logic_or_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_logic_or_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_logic_or_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_6.v; hierarchy -top sat_logic_or_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_logic_or_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_logic_or_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_logic_or_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_6.v; hierarchy -top sat_logic_or_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_logic_or_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_logic_or_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_logic_or_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_6.v; hierarchy -top sat_logic_or_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_logic_or_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_logic_or_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_logic_or_A_SIGNED_0_B_SIGNED_0_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_1.v; hierarchy -top sat_logic_or_A_SIGNED_0_B_SIGNED_0_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_logic_or_A_SIGNED_0_B_SIGNED_0_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_logic_or_A_SIGNED_0_B_SIGNED_0_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_logic_or_A_SIGNED_0_B_SIGNED_1_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_1.v; hierarchy -top sat_logic_or_A_SIGNED_0_B_SIGNED_1_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_logic_or_A_SIGNED_0_B_SIGNED_1_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_logic_or_A_SIGNED_0_B_SIGNED_1_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_logic_or_A_SIGNED_1_B_SIGNED_0_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_1.v; hierarchy -top sat_logic_or_A_SIGNED_1_B_SIGNED_0_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_logic_or_A_SIGNED_1_B_SIGNED_0_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_logic_or_A_SIGNED_1_B_SIGNED_0_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_logic_or_A_SIGNED_1_B_SIGNED_1_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_1.v; hierarchy -top sat_logic_or_A_SIGNED_1_B_SIGNED_1_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_logic_or_A_SIGNED_1_B_SIGNED_1_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_logic_or_A_SIGNED_1_B_SIGNED_1_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_logic_or_A_SIGNED_0_B_SIGNED_0_A_WIDTH_10_B_WIDTH_6_Y_WIDTH_8.v; hierarchy -top sat_logic_or_A_SIGNED_0_B_SIGNED_0_A_WIDTH_10_B_WIDTH_6_Y_WIDTH_8; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_logic_or_A_SIGNED_0_B_SIGNED_0_A_WIDTH_10_B_WIDTH_6_Y_WIDTH_8' -q -q 2>/dev/null || echo sat_logic_or_A_SIGNED_0_B_SIGNED_0_A_WIDTH_10_B_WIDTH_6_Y_WIDTH_8 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_logic_or_A_SIGNED_0_B_SIGNED_1_A_WIDTH_10_B_WIDTH_6_Y_WIDTH_8.v; hierarchy -top sat_logic_or_A_SIGNED_0_B_SIGNED_1_A_WIDTH_10_B_WIDTH_6_Y_WIDTH_8; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_logic_or_A_SIGNED_0_B_SIGNED_1_A_WIDTH_10_B_WIDTH_6_Y_WIDTH_8' -q -q 2>/dev/null || echo sat_logic_or_A_SIGNED_0_B_SIGNED_1_A_WIDTH_10_B_WIDTH_6_Y_WIDTH_8 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_logic_or_A_SIGNED_1_B_SIGNED_0_A_WIDTH_10_B_WIDTH_6_Y_WIDTH_8.v; hierarchy -top sat_logic_or_A_SIGNED_1_B_SIGNED_0_A_WIDTH_10_B_WIDTH_6_Y_WIDTH_8; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_logic_or_A_SIGNED_1_B_SIGNED_0_A_WIDTH_10_B_WIDTH_6_Y_WIDTH_8' -q -q 2>/dev/null || echo sat_logic_or_A_SIGNED_1_B_SIGNED_0_A_WIDTH_10_B_WIDTH_6_Y_WIDTH_8 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_logic_or_A_SIGNED_1_B_SIGNED_1_A_WIDTH_10_B_WIDTH_6_Y_WIDTH_8.v; hierarchy -top sat_logic_or_A_SIGNED_1_B_SIGNED_1_A_WIDTH_10_B_WIDTH_6_Y_WIDTH_8; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_logic_or_A_SIGNED_1_B_SIGNED_1_A_WIDTH_10_B_WIDTH_6_Y_WIDTH_8' -q -q 2>/dev/null || echo sat_logic_or_A_SIGNED_1_B_SIGNED_1_A_WIDTH_10_B_WIDTH_6_Y_WIDTH_8 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_logic_or_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_3.v; hierarchy -top sat_logic_or_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_logic_or_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_3' -q -q 2>/dev/null || echo sat_logic_or_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_logic_or_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_3.v; hierarchy -top sat_logic_or_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_logic_or_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_3' -q -q 2>/dev/null || echo sat_logic_or_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_logic_or_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_3.v; hierarchy -top sat_logic_or_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_logic_or_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_3' -q -q 2>/dev/null || echo sat_logic_or_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_logic_or_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_3.v; hierarchy -top sat_logic_or_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_logic_or_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_3' -q -q 2>/dev/null || echo sat_logic_or_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_logic_or_A_SIGNED_0_B_SIGNED_0_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_5.v; hierarchy -top sat_logic_or_A_SIGNED_0_B_SIGNED_0_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_5; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_logic_or_A_SIGNED_0_B_SIGNED_0_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_5' -q -q 2>/dev/null || echo sat_logic_or_A_SIGNED_0_B_SIGNED_0_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_5 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_logic_or_A_SIGNED_0_B_SIGNED_1_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_5.v; hierarchy -top sat_logic_or_A_SIGNED_0_B_SIGNED_1_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_5; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_logic_or_A_SIGNED_0_B_SIGNED_1_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_5' -q -q 2>/dev/null || echo sat_logic_or_A_SIGNED_0_B_SIGNED_1_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_5 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_logic_or_A_SIGNED_1_B_SIGNED_0_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_5.v; hierarchy -top sat_logic_or_A_SIGNED_1_B_SIGNED_0_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_5; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_logic_or_A_SIGNED_1_B_SIGNED_0_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_5' -q -q 2>/dev/null || echo sat_logic_or_A_SIGNED_1_B_SIGNED_0_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_5 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_logic_or_A_SIGNED_1_B_SIGNED_1_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_5.v; hierarchy -top sat_logic_or_A_SIGNED_1_B_SIGNED_1_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_5; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_logic_or_A_SIGNED_1_B_SIGNED_1_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_5' -q -q 2>/dev/null || echo sat_logic_or_A_SIGNED_1_B_SIGNED_1_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_5 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_logic_or_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_7_Y_WIDTH_7.v; hierarchy -top sat_logic_or_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_7_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_logic_or_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_7_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_logic_or_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_7_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_logic_or_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_7_Y_WIDTH_7.v; hierarchy -top sat_logic_or_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_7_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_logic_or_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_7_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_logic_or_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_7_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_logic_or_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_7_Y_WIDTH_7.v; hierarchy -top sat_logic_or_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_7_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_logic_or_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_7_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_logic_or_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_7_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_logic_or_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_7_Y_WIDTH_7.v; hierarchy -top sat_logic_or_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_7_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_logic_or_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_7_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_logic_or_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_7_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_logic_or_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_1_Y_WIDTH_1.v; hierarchy -top sat_logic_or_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_1_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_logic_or_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_1_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_logic_or_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_1_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_logic_or_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_1_Y_WIDTH_1.v; hierarchy -top sat_logic_or_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_1_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_logic_or_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_1_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_logic_or_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_1_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_logic_or_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_1_Y_WIDTH_1.v; hierarchy -top sat_logic_or_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_1_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_logic_or_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_1_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_logic_or_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_1_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_logic_or_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_1_Y_WIDTH_1.v; hierarchy -top sat_logic_or_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_1_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_logic_or_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_1_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_logic_or_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_1_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_logic_or_A_SIGNED_0_B_SIGNED_0_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_7.v; hierarchy -top sat_logic_or_A_SIGNED_0_B_SIGNED_0_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_logic_or_A_SIGNED_0_B_SIGNED_0_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_logic_or_A_SIGNED_0_B_SIGNED_0_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_logic_or_A_SIGNED_0_B_SIGNED_1_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_7.v; hierarchy -top sat_logic_or_A_SIGNED_0_B_SIGNED_1_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_logic_or_A_SIGNED_0_B_SIGNED_1_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_logic_or_A_SIGNED_0_B_SIGNED_1_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_logic_or_A_SIGNED_1_B_SIGNED_0_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_7.v; hierarchy -top sat_logic_or_A_SIGNED_1_B_SIGNED_0_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_logic_or_A_SIGNED_1_B_SIGNED_0_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_logic_or_A_SIGNED_1_B_SIGNED_0_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_logic_or_A_SIGNED_1_B_SIGNED_1_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_7.v; hierarchy -top sat_logic_or_A_SIGNED_1_B_SIGNED_1_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_logic_or_A_SIGNED_1_B_SIGNED_1_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_logic_or_A_SIGNED_1_B_SIGNED_1_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_logic_or_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_7.v; hierarchy -top sat_logic_or_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_logic_or_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_logic_or_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_logic_or_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_7.v; hierarchy -top sat_logic_or_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_logic_or_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_logic_or_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_logic_or_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_7.v; hierarchy -top sat_logic_or_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_logic_or_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_logic_or_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_logic_or_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_7.v; hierarchy -top sat_logic_or_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_logic_or_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_logic_or_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_logic_or_A_SIGNED_0_B_SIGNED_0_A_WIDTH_8_B_WIDTH_9_Y_WIDTH_8.v; hierarchy -top sat_logic_or_A_SIGNED_0_B_SIGNED_0_A_WIDTH_8_B_WIDTH_9_Y_WIDTH_8; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_logic_or_A_SIGNED_0_B_SIGNED_0_A_WIDTH_8_B_WIDTH_9_Y_WIDTH_8' -q -q 2>/dev/null || echo sat_logic_or_A_SIGNED_0_B_SIGNED_0_A_WIDTH_8_B_WIDTH_9_Y_WIDTH_8 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_logic_or_A_SIGNED_0_B_SIGNED_1_A_WIDTH_8_B_WIDTH_9_Y_WIDTH_8.v; hierarchy -top sat_logic_or_A_SIGNED_0_B_SIGNED_1_A_WIDTH_8_B_WIDTH_9_Y_WIDTH_8; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_logic_or_A_SIGNED_0_B_SIGNED_1_A_WIDTH_8_B_WIDTH_9_Y_WIDTH_8' -q -q 2>/dev/null || echo sat_logic_or_A_SIGNED_0_B_SIGNED_1_A_WIDTH_8_B_WIDTH_9_Y_WIDTH_8 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_logic_or_A_SIGNED_1_B_SIGNED_0_A_WIDTH_8_B_WIDTH_9_Y_WIDTH_8.v; hierarchy -top sat_logic_or_A_SIGNED_1_B_SIGNED_0_A_WIDTH_8_B_WIDTH_9_Y_WIDTH_8; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_logic_or_A_SIGNED_1_B_SIGNED_0_A_WIDTH_8_B_WIDTH_9_Y_WIDTH_8' -q -q 2>/dev/null || echo sat_logic_or_A_SIGNED_1_B_SIGNED_0_A_WIDTH_8_B_WIDTH_9_Y_WIDTH_8 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_logic_or_A_SIGNED_1_B_SIGNED_1_A_WIDTH_8_B_WIDTH_9_Y_WIDTH_8.v; hierarchy -top sat_logic_or_A_SIGNED_1_B_SIGNED_1_A_WIDTH_8_B_WIDTH_9_Y_WIDTH_8; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_logic_or_A_SIGNED_1_B_SIGNED_1_A_WIDTH_8_B_WIDTH_9_Y_WIDTH_8' -q -q 2>/dev/null || echo sat_logic_or_A_SIGNED_1_B_SIGNED_1_A_WIDTH_8_B_WIDTH_9_Y_WIDTH_8 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_logic_or_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_5_Y_WIDTH_7.v; hierarchy -top sat_logic_or_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_5_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_logic_or_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_5_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_logic_or_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_5_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_logic_or_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_5_Y_WIDTH_7.v; hierarchy -top sat_logic_or_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_5_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_logic_or_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_5_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_logic_or_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_5_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_logic_or_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_5_Y_WIDTH_7.v; hierarchy -top sat_logic_or_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_5_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_logic_or_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_5_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_logic_or_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_5_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_logic_or_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_5_Y_WIDTH_7.v; hierarchy -top sat_logic_or_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_5_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_logic_or_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_5_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_logic_or_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_5_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_logic_or_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_4.v; hierarchy -top sat_logic_or_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_logic_or_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_logic_or_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_logic_or_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_4.v; hierarchy -top sat_logic_or_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_logic_or_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_logic_or_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_logic_or_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_4.v; hierarchy -top sat_logic_or_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_logic_or_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_logic_or_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_logic_or_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_4.v; hierarchy -top sat_logic_or_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_logic_or_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_logic_or_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_logic_or_A_SIGNED_0_B_SIGNED_0_A_WIDTH_9_B_WIDTH_4_Y_WIDTH_7.v; hierarchy -top sat_logic_or_A_SIGNED_0_B_SIGNED_0_A_WIDTH_9_B_WIDTH_4_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_logic_or_A_SIGNED_0_B_SIGNED_0_A_WIDTH_9_B_WIDTH_4_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_logic_or_A_SIGNED_0_B_SIGNED_0_A_WIDTH_9_B_WIDTH_4_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_logic_or_A_SIGNED_0_B_SIGNED_1_A_WIDTH_9_B_WIDTH_4_Y_WIDTH_7.v; hierarchy -top sat_logic_or_A_SIGNED_0_B_SIGNED_1_A_WIDTH_9_B_WIDTH_4_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_logic_or_A_SIGNED_0_B_SIGNED_1_A_WIDTH_9_B_WIDTH_4_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_logic_or_A_SIGNED_0_B_SIGNED_1_A_WIDTH_9_B_WIDTH_4_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_logic_or_A_SIGNED_1_B_SIGNED_0_A_WIDTH_9_B_WIDTH_4_Y_WIDTH_7.v; hierarchy -top sat_logic_or_A_SIGNED_1_B_SIGNED_0_A_WIDTH_9_B_WIDTH_4_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_logic_or_A_SIGNED_1_B_SIGNED_0_A_WIDTH_9_B_WIDTH_4_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_logic_or_A_SIGNED_1_B_SIGNED_0_A_WIDTH_9_B_WIDTH_4_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_logic_or_A_SIGNED_1_B_SIGNED_1_A_WIDTH_9_B_WIDTH_4_Y_WIDTH_7.v; hierarchy -top sat_logic_or_A_SIGNED_1_B_SIGNED_1_A_WIDTH_9_B_WIDTH_4_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_logic_or_A_SIGNED_1_B_SIGNED_1_A_WIDTH_9_B_WIDTH_4_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_logic_or_A_SIGNED_1_B_SIGNED_1_A_WIDTH_9_B_WIDTH_4_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_logic_or_A_SIGNED_0_B_SIGNED_0_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_9.v; hierarchy -top sat_logic_or_A_SIGNED_0_B_SIGNED_0_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_9; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_logic_or_A_SIGNED_0_B_SIGNED_0_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_9' -q -q 2>/dev/null || echo sat_logic_or_A_SIGNED_0_B_SIGNED_0_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_9 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_logic_or_A_SIGNED_0_B_SIGNED_1_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_9.v; hierarchy -top sat_logic_or_A_SIGNED_0_B_SIGNED_1_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_9; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_logic_or_A_SIGNED_0_B_SIGNED_1_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_9' -q -q 2>/dev/null || echo sat_logic_or_A_SIGNED_0_B_SIGNED_1_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_9 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_logic_or_A_SIGNED_1_B_SIGNED_0_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_9.v; hierarchy -top sat_logic_or_A_SIGNED_1_B_SIGNED_0_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_9; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_logic_or_A_SIGNED_1_B_SIGNED_0_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_9' -q -q 2>/dev/null || echo sat_logic_or_A_SIGNED_1_B_SIGNED_0_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_9 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_logic_or_A_SIGNED_1_B_SIGNED_1_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_9.v; hierarchy -top sat_logic_or_A_SIGNED_1_B_SIGNED_1_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_9; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_logic_or_A_SIGNED_1_B_SIGNED_1_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_9' -q -q 2>/dev/null || echo sat_logic_or_A_SIGNED_1_B_SIGNED_1_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_9 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_logic_or_A_SIGNED_0_B_SIGNED_0_A_WIDTH_4_B_WIDTH_8_Y_WIDTH_10.v; hierarchy -top sat_logic_or_A_SIGNED_0_B_SIGNED_0_A_WIDTH_4_B_WIDTH_8_Y_WIDTH_10; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_logic_or_A_SIGNED_0_B_SIGNED_0_A_WIDTH_4_B_WIDTH_8_Y_WIDTH_10' -q -q 2>/dev/null || echo sat_logic_or_A_SIGNED_0_B_SIGNED_0_A_WIDTH_4_B_WIDTH_8_Y_WIDTH_10 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_logic_or_A_SIGNED_0_B_SIGNED_1_A_WIDTH_4_B_WIDTH_8_Y_WIDTH_10.v; hierarchy -top sat_logic_or_A_SIGNED_0_B_SIGNED_1_A_WIDTH_4_B_WIDTH_8_Y_WIDTH_10; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_logic_or_A_SIGNED_0_B_SIGNED_1_A_WIDTH_4_B_WIDTH_8_Y_WIDTH_10' -q -q 2>/dev/null || echo sat_logic_or_A_SIGNED_0_B_SIGNED_1_A_WIDTH_4_B_WIDTH_8_Y_WIDTH_10 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_logic_or_A_SIGNED_1_B_SIGNED_0_A_WIDTH_4_B_WIDTH_8_Y_WIDTH_10.v; hierarchy -top sat_logic_or_A_SIGNED_1_B_SIGNED_0_A_WIDTH_4_B_WIDTH_8_Y_WIDTH_10; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_logic_or_A_SIGNED_1_B_SIGNED_0_A_WIDTH_4_B_WIDTH_8_Y_WIDTH_10' -q -q 2>/dev/null || echo sat_logic_or_A_SIGNED_1_B_SIGNED_0_A_WIDTH_4_B_WIDTH_8_Y_WIDTH_10 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_logic_or_A_SIGNED_1_B_SIGNED_1_A_WIDTH_4_B_WIDTH_8_Y_WIDTH_10.v; hierarchy -top sat_logic_or_A_SIGNED_1_B_SIGNED_1_A_WIDTH_4_B_WIDTH_8_Y_WIDTH_10; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_logic_or_A_SIGNED_1_B_SIGNED_1_A_WIDTH_4_B_WIDTH_8_Y_WIDTH_10' -q -q 2>/dev/null || echo sat_logic_or_A_SIGNED_1_B_SIGNED_1_A_WIDTH_4_B_WIDTH_8_Y_WIDTH_10 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_lt_A_SIGNED_0_B_SIGNED_0_A_WIDTH_1_B_WIDTH_1_Y_WIDTH_1.v; hierarchy -top sat_lt_A_SIGNED_0_B_SIGNED_0_A_WIDTH_1_B_WIDTH_1_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_lt_A_SIGNED_0_B_SIGNED_0_A_WIDTH_1_B_WIDTH_1_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_lt_A_SIGNED_0_B_SIGNED_0_A_WIDTH_1_B_WIDTH_1_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_lt_A_SIGNED_0_B_SIGNED_1_A_WIDTH_1_B_WIDTH_1_Y_WIDTH_1.v; hierarchy -top sat_lt_A_SIGNED_0_B_SIGNED_1_A_WIDTH_1_B_WIDTH_1_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_lt_A_SIGNED_0_B_SIGNED_1_A_WIDTH_1_B_WIDTH_1_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_lt_A_SIGNED_0_B_SIGNED_1_A_WIDTH_1_B_WIDTH_1_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_lt_A_SIGNED_1_B_SIGNED_0_A_WIDTH_1_B_WIDTH_1_Y_WIDTH_1.v; hierarchy -top sat_lt_A_SIGNED_1_B_SIGNED_0_A_WIDTH_1_B_WIDTH_1_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_lt_A_SIGNED_1_B_SIGNED_0_A_WIDTH_1_B_WIDTH_1_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_lt_A_SIGNED_1_B_SIGNED_0_A_WIDTH_1_B_WIDTH_1_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_lt_A_SIGNED_1_B_SIGNED_1_A_WIDTH_1_B_WIDTH_1_Y_WIDTH_1.v; hierarchy -top sat_lt_A_SIGNED_1_B_SIGNED_1_A_WIDTH_1_B_WIDTH_1_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_lt_A_SIGNED_1_B_SIGNED_1_A_WIDTH_1_B_WIDTH_1_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_lt_A_SIGNED_1_B_SIGNED_1_A_WIDTH_1_B_WIDTH_1_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_lt_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_4_Y_WIDTH_6.v; hierarchy -top sat_lt_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_4_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_lt_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_4_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_lt_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_4_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_lt_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_4_Y_WIDTH_6.v; hierarchy -top sat_lt_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_4_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_lt_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_4_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_lt_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_4_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_lt_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_4_Y_WIDTH_6.v; hierarchy -top sat_lt_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_4_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_lt_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_4_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_lt_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_4_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_lt_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_4_Y_WIDTH_6.v; hierarchy -top sat_lt_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_4_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_lt_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_4_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_lt_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_4_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_lt_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4.v; hierarchy -top sat_lt_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_lt_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_lt_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_lt_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4.v; hierarchy -top sat_lt_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_lt_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_lt_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_lt_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4.v; hierarchy -top sat_lt_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_lt_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_lt_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_lt_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4.v; hierarchy -top sat_lt_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_lt_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_lt_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_lt_A_SIGNED_0_B_SIGNED_0_A_WIDTH_4_B_WIDTH_3_Y_WIDTH_6.v; hierarchy -top sat_lt_A_SIGNED_0_B_SIGNED_0_A_WIDTH_4_B_WIDTH_3_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_lt_A_SIGNED_0_B_SIGNED_0_A_WIDTH_4_B_WIDTH_3_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_lt_A_SIGNED_0_B_SIGNED_0_A_WIDTH_4_B_WIDTH_3_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_lt_A_SIGNED_0_B_SIGNED_1_A_WIDTH_4_B_WIDTH_3_Y_WIDTH_6.v; hierarchy -top sat_lt_A_SIGNED_0_B_SIGNED_1_A_WIDTH_4_B_WIDTH_3_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_lt_A_SIGNED_0_B_SIGNED_1_A_WIDTH_4_B_WIDTH_3_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_lt_A_SIGNED_0_B_SIGNED_1_A_WIDTH_4_B_WIDTH_3_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_lt_A_SIGNED_1_B_SIGNED_0_A_WIDTH_4_B_WIDTH_3_Y_WIDTH_6.v; hierarchy -top sat_lt_A_SIGNED_1_B_SIGNED_0_A_WIDTH_4_B_WIDTH_3_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_lt_A_SIGNED_1_B_SIGNED_0_A_WIDTH_4_B_WIDTH_3_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_lt_A_SIGNED_1_B_SIGNED_0_A_WIDTH_4_B_WIDTH_3_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_lt_A_SIGNED_1_B_SIGNED_1_A_WIDTH_4_B_WIDTH_3_Y_WIDTH_6.v; hierarchy -top sat_lt_A_SIGNED_1_B_SIGNED_1_A_WIDTH_4_B_WIDTH_3_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_lt_A_SIGNED_1_B_SIGNED_1_A_WIDTH_4_B_WIDTH_3_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_lt_A_SIGNED_1_B_SIGNED_1_A_WIDTH_4_B_WIDTH_3_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_lt_A_SIGNED_0_B_SIGNED_0_A_WIDTH_4_B_WIDTH_6_Y_WIDTH_3.v; hierarchy -top sat_lt_A_SIGNED_0_B_SIGNED_0_A_WIDTH_4_B_WIDTH_6_Y_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_lt_A_SIGNED_0_B_SIGNED_0_A_WIDTH_4_B_WIDTH_6_Y_WIDTH_3' -q -q 2>/dev/null || echo sat_lt_A_SIGNED_0_B_SIGNED_0_A_WIDTH_4_B_WIDTH_6_Y_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_lt_A_SIGNED_0_B_SIGNED_1_A_WIDTH_4_B_WIDTH_6_Y_WIDTH_3.v; hierarchy -top sat_lt_A_SIGNED_0_B_SIGNED_1_A_WIDTH_4_B_WIDTH_6_Y_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_lt_A_SIGNED_0_B_SIGNED_1_A_WIDTH_4_B_WIDTH_6_Y_WIDTH_3' -q -q 2>/dev/null || echo sat_lt_A_SIGNED_0_B_SIGNED_1_A_WIDTH_4_B_WIDTH_6_Y_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_lt_A_SIGNED_1_B_SIGNED_0_A_WIDTH_4_B_WIDTH_6_Y_WIDTH_3.v; hierarchy -top sat_lt_A_SIGNED_1_B_SIGNED_0_A_WIDTH_4_B_WIDTH_6_Y_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_lt_A_SIGNED_1_B_SIGNED_0_A_WIDTH_4_B_WIDTH_6_Y_WIDTH_3' -q -q 2>/dev/null || echo sat_lt_A_SIGNED_1_B_SIGNED_0_A_WIDTH_4_B_WIDTH_6_Y_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_lt_A_SIGNED_1_B_SIGNED_1_A_WIDTH_4_B_WIDTH_6_Y_WIDTH_3.v; hierarchy -top sat_lt_A_SIGNED_1_B_SIGNED_1_A_WIDTH_4_B_WIDTH_6_Y_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_lt_A_SIGNED_1_B_SIGNED_1_A_WIDTH_4_B_WIDTH_6_Y_WIDTH_3' -q -q 2>/dev/null || echo sat_lt_A_SIGNED_1_B_SIGNED_1_A_WIDTH_4_B_WIDTH_6_Y_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_lt_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_4.v; hierarchy -top sat_lt_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_lt_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_lt_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_lt_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_4.v; hierarchy -top sat_lt_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_lt_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_lt_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_lt_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_4.v; hierarchy -top sat_lt_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_lt_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_lt_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_lt_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_4.v; hierarchy -top sat_lt_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_lt_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_lt_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_lt_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_3.v; hierarchy -top sat_lt_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_lt_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_3' -q -q 2>/dev/null || echo sat_lt_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_lt_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_3.v; hierarchy -top sat_lt_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_lt_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_3' -q -q 2>/dev/null || echo sat_lt_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_lt_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_3.v; hierarchy -top sat_lt_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_lt_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_3' -q -q 2>/dev/null || echo sat_lt_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_lt_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_3.v; hierarchy -top sat_lt_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_lt_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_3' -q -q 2>/dev/null || echo sat_lt_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_lt_A_SIGNED_0_B_SIGNED_0_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_1.v; hierarchy -top sat_lt_A_SIGNED_0_B_SIGNED_0_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_lt_A_SIGNED_0_B_SIGNED_0_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_lt_A_SIGNED_0_B_SIGNED_0_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_lt_A_SIGNED_0_B_SIGNED_1_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_1.v; hierarchy -top sat_lt_A_SIGNED_0_B_SIGNED_1_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_lt_A_SIGNED_0_B_SIGNED_1_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_lt_A_SIGNED_0_B_SIGNED_1_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_lt_A_SIGNED_1_B_SIGNED_0_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_1.v; hierarchy -top sat_lt_A_SIGNED_1_B_SIGNED_0_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_lt_A_SIGNED_1_B_SIGNED_0_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_lt_A_SIGNED_1_B_SIGNED_0_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_lt_A_SIGNED_1_B_SIGNED_1_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_1.v; hierarchy -top sat_lt_A_SIGNED_1_B_SIGNED_1_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_lt_A_SIGNED_1_B_SIGNED_1_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_lt_A_SIGNED_1_B_SIGNED_1_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_lt_A_SIGNED_0_B_SIGNED_0_A_WIDTH_8_B_WIDTH_6_Y_WIDTH_1.v; hierarchy -top sat_lt_A_SIGNED_0_B_SIGNED_0_A_WIDTH_8_B_WIDTH_6_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_lt_A_SIGNED_0_B_SIGNED_0_A_WIDTH_8_B_WIDTH_6_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_lt_A_SIGNED_0_B_SIGNED_0_A_WIDTH_8_B_WIDTH_6_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_lt_A_SIGNED_0_B_SIGNED_1_A_WIDTH_8_B_WIDTH_6_Y_WIDTH_1.v; hierarchy -top sat_lt_A_SIGNED_0_B_SIGNED_1_A_WIDTH_8_B_WIDTH_6_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_lt_A_SIGNED_0_B_SIGNED_1_A_WIDTH_8_B_WIDTH_6_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_lt_A_SIGNED_0_B_SIGNED_1_A_WIDTH_8_B_WIDTH_6_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_lt_A_SIGNED_1_B_SIGNED_0_A_WIDTH_8_B_WIDTH_6_Y_WIDTH_1.v; hierarchy -top sat_lt_A_SIGNED_1_B_SIGNED_0_A_WIDTH_8_B_WIDTH_6_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_lt_A_SIGNED_1_B_SIGNED_0_A_WIDTH_8_B_WIDTH_6_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_lt_A_SIGNED_1_B_SIGNED_0_A_WIDTH_8_B_WIDTH_6_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_lt_A_SIGNED_1_B_SIGNED_1_A_WIDTH_8_B_WIDTH_6_Y_WIDTH_1.v; hierarchy -top sat_lt_A_SIGNED_1_B_SIGNED_1_A_WIDTH_8_B_WIDTH_6_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_lt_A_SIGNED_1_B_SIGNED_1_A_WIDTH_8_B_WIDTH_6_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_lt_A_SIGNED_1_B_SIGNED_1_A_WIDTH_8_B_WIDTH_6_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_lt_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1.v; hierarchy -top sat_lt_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_lt_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_lt_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_lt_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1.v; hierarchy -top sat_lt_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_lt_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_lt_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_lt_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1.v; hierarchy -top sat_lt_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_lt_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_lt_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_lt_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1.v; hierarchy -top sat_lt_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_lt_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_lt_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_lt_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_4_Y_WIDTH_6.v; hierarchy -top sat_lt_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_4_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_lt_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_4_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_lt_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_4_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_lt_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_4_Y_WIDTH_6.v; hierarchy -top sat_lt_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_4_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_lt_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_4_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_lt_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_4_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_lt_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_4_Y_WIDTH_6.v; hierarchy -top sat_lt_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_4_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_lt_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_4_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_lt_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_4_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_lt_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_4_Y_WIDTH_6.v; hierarchy -top sat_lt_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_4_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_lt_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_4_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_lt_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_4_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_lt_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_4.v; hierarchy -top sat_lt_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_lt_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_lt_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_lt_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_4.v; hierarchy -top sat_lt_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_lt_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_lt_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_lt_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_4.v; hierarchy -top sat_lt_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_lt_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_lt_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_lt_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_4.v; hierarchy -top sat_lt_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_lt_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_lt_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_lt_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_8_Y_WIDTH_4.v; hierarchy -top sat_lt_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_8_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_lt_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_8_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_lt_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_8_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_lt_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_8_Y_WIDTH_4.v; hierarchy -top sat_lt_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_8_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_lt_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_8_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_lt_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_8_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_lt_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_8_Y_WIDTH_4.v; hierarchy -top sat_lt_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_8_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_lt_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_8_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_lt_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_8_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_lt_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_8_Y_WIDTH_4.v; hierarchy -top sat_lt_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_8_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_lt_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_8_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_lt_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_8_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_lt_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_7.v; hierarchy -top sat_lt_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_lt_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_lt_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_lt_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_7.v; hierarchy -top sat_lt_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_lt_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_lt_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_lt_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_7.v; hierarchy -top sat_lt_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_lt_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_lt_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_lt_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_7.v; hierarchy -top sat_lt_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_lt_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_lt_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_lt_A_SIGNED_0_B_SIGNED_0_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_6.v; hierarchy -top sat_lt_A_SIGNED_0_B_SIGNED_0_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_lt_A_SIGNED_0_B_SIGNED_0_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_lt_A_SIGNED_0_B_SIGNED_0_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_lt_A_SIGNED_0_B_SIGNED_1_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_6.v; hierarchy -top sat_lt_A_SIGNED_0_B_SIGNED_1_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_lt_A_SIGNED_0_B_SIGNED_1_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_lt_A_SIGNED_0_B_SIGNED_1_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_lt_A_SIGNED_1_B_SIGNED_0_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_6.v; hierarchy -top sat_lt_A_SIGNED_1_B_SIGNED_0_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_lt_A_SIGNED_1_B_SIGNED_0_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_lt_A_SIGNED_1_B_SIGNED_0_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_lt_A_SIGNED_1_B_SIGNED_1_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_6.v; hierarchy -top sat_lt_A_SIGNED_1_B_SIGNED_1_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_lt_A_SIGNED_1_B_SIGNED_1_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_lt_A_SIGNED_1_B_SIGNED_1_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_lt_A_SIGNED_0_B_SIGNED_0_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_2.v; hierarchy -top sat_lt_A_SIGNED_0_B_SIGNED_0_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_lt_A_SIGNED_0_B_SIGNED_0_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_lt_A_SIGNED_0_B_SIGNED_0_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_lt_A_SIGNED_0_B_SIGNED_1_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_2.v; hierarchy -top sat_lt_A_SIGNED_0_B_SIGNED_1_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_lt_A_SIGNED_0_B_SIGNED_1_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_lt_A_SIGNED_0_B_SIGNED_1_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_lt_A_SIGNED_1_B_SIGNED_0_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_2.v; hierarchy -top sat_lt_A_SIGNED_1_B_SIGNED_0_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_lt_A_SIGNED_1_B_SIGNED_0_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_lt_A_SIGNED_1_B_SIGNED_0_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_lt_A_SIGNED_1_B_SIGNED_1_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_2.v; hierarchy -top sat_lt_A_SIGNED_1_B_SIGNED_1_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_lt_A_SIGNED_1_B_SIGNED_1_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_lt_A_SIGNED_1_B_SIGNED_1_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_lt_A_SIGNED_0_B_SIGNED_0_A_WIDTH_9_B_WIDTH_8_Y_WIDTH_2.v; hierarchy -top sat_lt_A_SIGNED_0_B_SIGNED_0_A_WIDTH_9_B_WIDTH_8_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_lt_A_SIGNED_0_B_SIGNED_0_A_WIDTH_9_B_WIDTH_8_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_lt_A_SIGNED_0_B_SIGNED_0_A_WIDTH_9_B_WIDTH_8_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_lt_A_SIGNED_0_B_SIGNED_1_A_WIDTH_9_B_WIDTH_8_Y_WIDTH_2.v; hierarchy -top sat_lt_A_SIGNED_0_B_SIGNED_1_A_WIDTH_9_B_WIDTH_8_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_lt_A_SIGNED_0_B_SIGNED_1_A_WIDTH_9_B_WIDTH_8_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_lt_A_SIGNED_0_B_SIGNED_1_A_WIDTH_9_B_WIDTH_8_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_lt_A_SIGNED_1_B_SIGNED_0_A_WIDTH_9_B_WIDTH_8_Y_WIDTH_2.v; hierarchy -top sat_lt_A_SIGNED_1_B_SIGNED_0_A_WIDTH_9_B_WIDTH_8_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_lt_A_SIGNED_1_B_SIGNED_0_A_WIDTH_9_B_WIDTH_8_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_lt_A_SIGNED_1_B_SIGNED_0_A_WIDTH_9_B_WIDTH_8_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_lt_A_SIGNED_1_B_SIGNED_1_A_WIDTH_9_B_WIDTH_8_Y_WIDTH_2.v; hierarchy -top sat_lt_A_SIGNED_1_B_SIGNED_1_A_WIDTH_9_B_WIDTH_8_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_lt_A_SIGNED_1_B_SIGNED_1_A_WIDTH_9_B_WIDTH_8_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_lt_A_SIGNED_1_B_SIGNED_1_A_WIDTH_9_B_WIDTH_8_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_lt_A_SIGNED_0_B_SIGNED_0_A_WIDTH_10_B_WIDTH_1_Y_WIDTH_8.v; hierarchy -top sat_lt_A_SIGNED_0_B_SIGNED_0_A_WIDTH_10_B_WIDTH_1_Y_WIDTH_8; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_lt_A_SIGNED_0_B_SIGNED_0_A_WIDTH_10_B_WIDTH_1_Y_WIDTH_8' -q -q 2>/dev/null || echo sat_lt_A_SIGNED_0_B_SIGNED_0_A_WIDTH_10_B_WIDTH_1_Y_WIDTH_8 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_lt_A_SIGNED_0_B_SIGNED_1_A_WIDTH_10_B_WIDTH_1_Y_WIDTH_8.v; hierarchy -top sat_lt_A_SIGNED_0_B_SIGNED_1_A_WIDTH_10_B_WIDTH_1_Y_WIDTH_8; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_lt_A_SIGNED_0_B_SIGNED_1_A_WIDTH_10_B_WIDTH_1_Y_WIDTH_8' -q -q 2>/dev/null || echo sat_lt_A_SIGNED_0_B_SIGNED_1_A_WIDTH_10_B_WIDTH_1_Y_WIDTH_8 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_lt_A_SIGNED_1_B_SIGNED_0_A_WIDTH_10_B_WIDTH_1_Y_WIDTH_8.v; hierarchy -top sat_lt_A_SIGNED_1_B_SIGNED_0_A_WIDTH_10_B_WIDTH_1_Y_WIDTH_8; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_lt_A_SIGNED_1_B_SIGNED_0_A_WIDTH_10_B_WIDTH_1_Y_WIDTH_8' -q -q 2>/dev/null || echo sat_lt_A_SIGNED_1_B_SIGNED_0_A_WIDTH_10_B_WIDTH_1_Y_WIDTH_8 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_lt_A_SIGNED_1_B_SIGNED_1_A_WIDTH_10_B_WIDTH_1_Y_WIDTH_8.v; hierarchy -top sat_lt_A_SIGNED_1_B_SIGNED_1_A_WIDTH_10_B_WIDTH_1_Y_WIDTH_8; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_lt_A_SIGNED_1_B_SIGNED_1_A_WIDTH_10_B_WIDTH_1_Y_WIDTH_8' -q -q 2>/dev/null || echo sat_lt_A_SIGNED_1_B_SIGNED_1_A_WIDTH_10_B_WIDTH_1_Y_WIDTH_8 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_lt_A_SIGNED_0_B_SIGNED_0_A_WIDTH_7_B_WIDTH_2_Y_WIDTH_3.v; hierarchy -top sat_lt_A_SIGNED_0_B_SIGNED_0_A_WIDTH_7_B_WIDTH_2_Y_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_lt_A_SIGNED_0_B_SIGNED_0_A_WIDTH_7_B_WIDTH_2_Y_WIDTH_3' -q -q 2>/dev/null || echo sat_lt_A_SIGNED_0_B_SIGNED_0_A_WIDTH_7_B_WIDTH_2_Y_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_lt_A_SIGNED_0_B_SIGNED_1_A_WIDTH_7_B_WIDTH_2_Y_WIDTH_3.v; hierarchy -top sat_lt_A_SIGNED_0_B_SIGNED_1_A_WIDTH_7_B_WIDTH_2_Y_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_lt_A_SIGNED_0_B_SIGNED_1_A_WIDTH_7_B_WIDTH_2_Y_WIDTH_3' -q -q 2>/dev/null || echo sat_lt_A_SIGNED_0_B_SIGNED_1_A_WIDTH_7_B_WIDTH_2_Y_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_lt_A_SIGNED_1_B_SIGNED_0_A_WIDTH_7_B_WIDTH_2_Y_WIDTH_3.v; hierarchy -top sat_lt_A_SIGNED_1_B_SIGNED_0_A_WIDTH_7_B_WIDTH_2_Y_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_lt_A_SIGNED_1_B_SIGNED_0_A_WIDTH_7_B_WIDTH_2_Y_WIDTH_3' -q -q 2>/dev/null || echo sat_lt_A_SIGNED_1_B_SIGNED_0_A_WIDTH_7_B_WIDTH_2_Y_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_lt_A_SIGNED_1_B_SIGNED_1_A_WIDTH_7_B_WIDTH_2_Y_WIDTH_3.v; hierarchy -top sat_lt_A_SIGNED_1_B_SIGNED_1_A_WIDTH_7_B_WIDTH_2_Y_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_lt_A_SIGNED_1_B_SIGNED_1_A_WIDTH_7_B_WIDTH_2_Y_WIDTH_3' -q -q 2>/dev/null || echo sat_lt_A_SIGNED_1_B_SIGNED_1_A_WIDTH_7_B_WIDTH_2_Y_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_lt_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_1_Y_WIDTH_6.v; hierarchy -top sat_lt_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_1_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_lt_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_1_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_lt_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_1_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_lt_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_1_Y_WIDTH_6.v; hierarchy -top sat_lt_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_1_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_lt_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_1_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_lt_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_1_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_lt_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_1_Y_WIDTH_6.v; hierarchy -top sat_lt_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_1_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_lt_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_1_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_lt_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_1_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_lt_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_1_Y_WIDTH_6.v; hierarchy -top sat_lt_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_1_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_lt_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_1_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_lt_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_1_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_lt_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_1.v; hierarchy -top sat_lt_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_lt_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_lt_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_lt_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_1.v; hierarchy -top sat_lt_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_lt_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_lt_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_lt_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_1.v; hierarchy -top sat_lt_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_lt_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_lt_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_lt_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_1.v; hierarchy -top sat_lt_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_lt_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_lt_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_lt_A_SIGNED_0_B_SIGNED_0_A_WIDTH_1_B_WIDTH_9_Y_WIDTH_5.v; hierarchy -top sat_lt_A_SIGNED_0_B_SIGNED_0_A_WIDTH_1_B_WIDTH_9_Y_WIDTH_5; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_lt_A_SIGNED_0_B_SIGNED_0_A_WIDTH_1_B_WIDTH_9_Y_WIDTH_5' -q -q 2>/dev/null || echo sat_lt_A_SIGNED_0_B_SIGNED_0_A_WIDTH_1_B_WIDTH_9_Y_WIDTH_5 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_lt_A_SIGNED_0_B_SIGNED_1_A_WIDTH_1_B_WIDTH_9_Y_WIDTH_5.v; hierarchy -top sat_lt_A_SIGNED_0_B_SIGNED_1_A_WIDTH_1_B_WIDTH_9_Y_WIDTH_5; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_lt_A_SIGNED_0_B_SIGNED_1_A_WIDTH_1_B_WIDTH_9_Y_WIDTH_5' -q -q 2>/dev/null || echo sat_lt_A_SIGNED_0_B_SIGNED_1_A_WIDTH_1_B_WIDTH_9_Y_WIDTH_5 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_lt_A_SIGNED_1_B_SIGNED_0_A_WIDTH_1_B_WIDTH_9_Y_WIDTH_5.v; hierarchy -top sat_lt_A_SIGNED_1_B_SIGNED_0_A_WIDTH_1_B_WIDTH_9_Y_WIDTH_5; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_lt_A_SIGNED_1_B_SIGNED_0_A_WIDTH_1_B_WIDTH_9_Y_WIDTH_5' -q -q 2>/dev/null || echo sat_lt_A_SIGNED_1_B_SIGNED_0_A_WIDTH_1_B_WIDTH_9_Y_WIDTH_5 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_lt_A_SIGNED_1_B_SIGNED_1_A_WIDTH_1_B_WIDTH_9_Y_WIDTH_5.v; hierarchy -top sat_lt_A_SIGNED_1_B_SIGNED_1_A_WIDTH_1_B_WIDTH_9_Y_WIDTH_5; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_lt_A_SIGNED_1_B_SIGNED_1_A_WIDTH_1_B_WIDTH_9_Y_WIDTH_5' -q -q 2>/dev/null || echo sat_lt_A_SIGNED_1_B_SIGNED_1_A_WIDTH_1_B_WIDTH_9_Y_WIDTH_5 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_lt_A_SIGNED_0_B_SIGNED_0_A_WIDTH_1_B_WIDTH_2_Y_WIDTH_7.v; hierarchy -top sat_lt_A_SIGNED_0_B_SIGNED_0_A_WIDTH_1_B_WIDTH_2_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_lt_A_SIGNED_0_B_SIGNED_0_A_WIDTH_1_B_WIDTH_2_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_lt_A_SIGNED_0_B_SIGNED_0_A_WIDTH_1_B_WIDTH_2_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_lt_A_SIGNED_0_B_SIGNED_1_A_WIDTH_1_B_WIDTH_2_Y_WIDTH_7.v; hierarchy -top sat_lt_A_SIGNED_0_B_SIGNED_1_A_WIDTH_1_B_WIDTH_2_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_lt_A_SIGNED_0_B_SIGNED_1_A_WIDTH_1_B_WIDTH_2_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_lt_A_SIGNED_0_B_SIGNED_1_A_WIDTH_1_B_WIDTH_2_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_lt_A_SIGNED_1_B_SIGNED_0_A_WIDTH_1_B_WIDTH_2_Y_WIDTH_7.v; hierarchy -top sat_lt_A_SIGNED_1_B_SIGNED_0_A_WIDTH_1_B_WIDTH_2_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_lt_A_SIGNED_1_B_SIGNED_0_A_WIDTH_1_B_WIDTH_2_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_lt_A_SIGNED_1_B_SIGNED_0_A_WIDTH_1_B_WIDTH_2_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_lt_A_SIGNED_1_B_SIGNED_1_A_WIDTH_1_B_WIDTH_2_Y_WIDTH_7.v; hierarchy -top sat_lt_A_SIGNED_1_B_SIGNED_1_A_WIDTH_1_B_WIDTH_2_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_lt_A_SIGNED_1_B_SIGNED_1_A_WIDTH_1_B_WIDTH_2_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_lt_A_SIGNED_1_B_SIGNED_1_A_WIDTH_1_B_WIDTH_2_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_lt_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4.v; hierarchy -top sat_lt_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_lt_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_lt_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_lt_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4.v; hierarchy -top sat_lt_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_lt_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_lt_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_lt_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4.v; hierarchy -top sat_lt_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_lt_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_lt_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_lt_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4.v; hierarchy -top sat_lt_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_lt_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_lt_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_lt_A_SIGNED_0_B_SIGNED_0_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_8.v; hierarchy -top sat_lt_A_SIGNED_0_B_SIGNED_0_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_8; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_lt_A_SIGNED_0_B_SIGNED_0_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_8' -q -q 2>/dev/null || echo sat_lt_A_SIGNED_0_B_SIGNED_0_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_8 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_lt_A_SIGNED_0_B_SIGNED_1_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_8.v; hierarchy -top sat_lt_A_SIGNED_0_B_SIGNED_1_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_8; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_lt_A_SIGNED_0_B_SIGNED_1_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_8' -q -q 2>/dev/null || echo sat_lt_A_SIGNED_0_B_SIGNED_1_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_8 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_lt_A_SIGNED_1_B_SIGNED_0_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_8.v; hierarchy -top sat_lt_A_SIGNED_1_B_SIGNED_0_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_8; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_lt_A_SIGNED_1_B_SIGNED_0_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_8' -q -q 2>/dev/null || echo sat_lt_A_SIGNED_1_B_SIGNED_0_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_8 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_lt_A_SIGNED_1_B_SIGNED_1_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_8.v; hierarchy -top sat_lt_A_SIGNED_1_B_SIGNED_1_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_8; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_lt_A_SIGNED_1_B_SIGNED_1_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_8' -q -q 2>/dev/null || echo sat_lt_A_SIGNED_1_B_SIGNED_1_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_8 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_lt_A_SIGNED_0_B_SIGNED_0_A_WIDTH_5_B_WIDTH_1_Y_WIDTH_5.v; hierarchy -top sat_lt_A_SIGNED_0_B_SIGNED_0_A_WIDTH_5_B_WIDTH_1_Y_WIDTH_5; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_lt_A_SIGNED_0_B_SIGNED_0_A_WIDTH_5_B_WIDTH_1_Y_WIDTH_5' -q -q 2>/dev/null || echo sat_lt_A_SIGNED_0_B_SIGNED_0_A_WIDTH_5_B_WIDTH_1_Y_WIDTH_5 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_lt_A_SIGNED_0_B_SIGNED_1_A_WIDTH_5_B_WIDTH_1_Y_WIDTH_5.v; hierarchy -top sat_lt_A_SIGNED_0_B_SIGNED_1_A_WIDTH_5_B_WIDTH_1_Y_WIDTH_5; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_lt_A_SIGNED_0_B_SIGNED_1_A_WIDTH_5_B_WIDTH_1_Y_WIDTH_5' -q -q 2>/dev/null || echo sat_lt_A_SIGNED_0_B_SIGNED_1_A_WIDTH_5_B_WIDTH_1_Y_WIDTH_5 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_lt_A_SIGNED_1_B_SIGNED_0_A_WIDTH_5_B_WIDTH_1_Y_WIDTH_5.v; hierarchy -top sat_lt_A_SIGNED_1_B_SIGNED_0_A_WIDTH_5_B_WIDTH_1_Y_WIDTH_5; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_lt_A_SIGNED_1_B_SIGNED_0_A_WIDTH_5_B_WIDTH_1_Y_WIDTH_5' -q -q 2>/dev/null || echo sat_lt_A_SIGNED_1_B_SIGNED_0_A_WIDTH_5_B_WIDTH_1_Y_WIDTH_5 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_lt_A_SIGNED_1_B_SIGNED_1_A_WIDTH_5_B_WIDTH_1_Y_WIDTH_5.v; hierarchy -top sat_lt_A_SIGNED_1_B_SIGNED_1_A_WIDTH_5_B_WIDTH_1_Y_WIDTH_5; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_lt_A_SIGNED_1_B_SIGNED_1_A_WIDTH_5_B_WIDTH_1_Y_WIDTH_5' -q -q 2>/dev/null || echo sat_lt_A_SIGNED_1_B_SIGNED_1_A_WIDTH_5_B_WIDTH_1_Y_WIDTH_5 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_lt_A_SIGNED_0_B_SIGNED_0_A_WIDTH_7_B_WIDTH_1_Y_WIDTH_5.v; hierarchy -top sat_lt_A_SIGNED_0_B_SIGNED_0_A_WIDTH_7_B_WIDTH_1_Y_WIDTH_5; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_lt_A_SIGNED_0_B_SIGNED_0_A_WIDTH_7_B_WIDTH_1_Y_WIDTH_5' -q -q 2>/dev/null || echo sat_lt_A_SIGNED_0_B_SIGNED_0_A_WIDTH_7_B_WIDTH_1_Y_WIDTH_5 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_lt_A_SIGNED_0_B_SIGNED_1_A_WIDTH_7_B_WIDTH_1_Y_WIDTH_5.v; hierarchy -top sat_lt_A_SIGNED_0_B_SIGNED_1_A_WIDTH_7_B_WIDTH_1_Y_WIDTH_5; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_lt_A_SIGNED_0_B_SIGNED_1_A_WIDTH_7_B_WIDTH_1_Y_WIDTH_5' -q -q 2>/dev/null || echo sat_lt_A_SIGNED_0_B_SIGNED_1_A_WIDTH_7_B_WIDTH_1_Y_WIDTH_5 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_lt_A_SIGNED_1_B_SIGNED_0_A_WIDTH_7_B_WIDTH_1_Y_WIDTH_5.v; hierarchy -top sat_lt_A_SIGNED_1_B_SIGNED_0_A_WIDTH_7_B_WIDTH_1_Y_WIDTH_5; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_lt_A_SIGNED_1_B_SIGNED_0_A_WIDTH_7_B_WIDTH_1_Y_WIDTH_5' -q -q 2>/dev/null || echo sat_lt_A_SIGNED_1_B_SIGNED_0_A_WIDTH_7_B_WIDTH_1_Y_WIDTH_5 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_lt_A_SIGNED_1_B_SIGNED_1_A_WIDTH_7_B_WIDTH_1_Y_WIDTH_5.v; hierarchy -top sat_lt_A_SIGNED_1_B_SIGNED_1_A_WIDTH_7_B_WIDTH_1_Y_WIDTH_5; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_lt_A_SIGNED_1_B_SIGNED_1_A_WIDTH_7_B_WIDTH_1_Y_WIDTH_5' -q -q 2>/dev/null || echo sat_lt_A_SIGNED_1_B_SIGNED_1_A_WIDTH_7_B_WIDTH_1_Y_WIDTH_5 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_lt_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_2.v; hierarchy -top sat_lt_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_lt_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_lt_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_lt_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_2.v; hierarchy -top sat_lt_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_lt_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_lt_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_lt_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_2.v; hierarchy -top sat_lt_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_lt_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_lt_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_lt_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_2.v; hierarchy -top sat_lt_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_lt_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_lt_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_lt_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_5.v; hierarchy -top sat_lt_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_5; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_lt_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_5' -q -q 2>/dev/null || echo sat_lt_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_5 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_lt_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_5.v; hierarchy -top sat_lt_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_5; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_lt_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_5' -q -q 2>/dev/null || echo sat_lt_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_5 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_lt_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_5.v; hierarchy -top sat_lt_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_5; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_lt_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_5' -q -q 2>/dev/null || echo sat_lt_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_5 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_lt_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_5.v; hierarchy -top sat_lt_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_5; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_lt_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_5' -q -q 2>/dev/null || echo sat_lt_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_5 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_lt_A_SIGNED_0_B_SIGNED_0_A_WIDTH_9_B_WIDTH_5_Y_WIDTH_3.v; hierarchy -top sat_lt_A_SIGNED_0_B_SIGNED_0_A_WIDTH_9_B_WIDTH_5_Y_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_lt_A_SIGNED_0_B_SIGNED_0_A_WIDTH_9_B_WIDTH_5_Y_WIDTH_3' -q -q 2>/dev/null || echo sat_lt_A_SIGNED_0_B_SIGNED_0_A_WIDTH_9_B_WIDTH_5_Y_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_lt_A_SIGNED_0_B_SIGNED_1_A_WIDTH_9_B_WIDTH_5_Y_WIDTH_3.v; hierarchy -top sat_lt_A_SIGNED_0_B_SIGNED_1_A_WIDTH_9_B_WIDTH_5_Y_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_lt_A_SIGNED_0_B_SIGNED_1_A_WIDTH_9_B_WIDTH_5_Y_WIDTH_3' -q -q 2>/dev/null || echo sat_lt_A_SIGNED_0_B_SIGNED_1_A_WIDTH_9_B_WIDTH_5_Y_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_lt_A_SIGNED_1_B_SIGNED_0_A_WIDTH_9_B_WIDTH_5_Y_WIDTH_3.v; hierarchy -top sat_lt_A_SIGNED_1_B_SIGNED_0_A_WIDTH_9_B_WIDTH_5_Y_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_lt_A_SIGNED_1_B_SIGNED_0_A_WIDTH_9_B_WIDTH_5_Y_WIDTH_3' -q -q 2>/dev/null || echo sat_lt_A_SIGNED_1_B_SIGNED_0_A_WIDTH_9_B_WIDTH_5_Y_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_lt_A_SIGNED_1_B_SIGNED_1_A_WIDTH_9_B_WIDTH_5_Y_WIDTH_3.v; hierarchy -top sat_lt_A_SIGNED_1_B_SIGNED_1_A_WIDTH_9_B_WIDTH_5_Y_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_lt_A_SIGNED_1_B_SIGNED_1_A_WIDTH_9_B_WIDTH_5_Y_WIDTH_3' -q -q 2>/dev/null || echo sat_lt_A_SIGNED_1_B_SIGNED_1_A_WIDTH_9_B_WIDTH_5_Y_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_lt_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_10.v; hierarchy -top sat_lt_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_10; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_lt_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_10' -q -q 2>/dev/null || echo sat_lt_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_10 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_lt_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_10.v; hierarchy -top sat_lt_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_10; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_lt_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_10' -q -q 2>/dev/null || echo sat_lt_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_10 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_lt_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_10.v; hierarchy -top sat_lt_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_10; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_lt_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_10' -q -q 2>/dev/null || echo sat_lt_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_10 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_lt_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_10.v; hierarchy -top sat_lt_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_10; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_lt_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_10' -q -q 2>/dev/null || echo sat_lt_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_10 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_lt_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1.v; hierarchy -top sat_lt_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_lt_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_lt_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_lt_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1.v; hierarchy -top sat_lt_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_lt_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_lt_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_lt_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1.v; hierarchy -top sat_lt_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_lt_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_lt_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_lt_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1.v; hierarchy -top sat_lt_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_lt_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_lt_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_lt_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_2.v; hierarchy -top sat_lt_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_lt_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_lt_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_lt_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_2.v; hierarchy -top sat_lt_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_lt_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_lt_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_lt_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_2.v; hierarchy -top sat_lt_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_lt_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_lt_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_lt_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_2.v; hierarchy -top sat_lt_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_lt_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_lt_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_lt_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_5_Y_WIDTH_2.v; hierarchy -top sat_lt_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_5_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_lt_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_5_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_lt_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_5_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_lt_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_5_Y_WIDTH_2.v; hierarchy -top sat_lt_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_5_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_lt_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_5_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_lt_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_5_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_lt_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_5_Y_WIDTH_2.v; hierarchy -top sat_lt_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_5_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_lt_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_5_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_lt_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_5_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_lt_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_5_Y_WIDTH_2.v; hierarchy -top sat_lt_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_5_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_lt_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_5_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_lt_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_5_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_lt_A_SIGNED_0_B_SIGNED_0_A_WIDTH_1_B_WIDTH_5_Y_WIDTH_3.v; hierarchy -top sat_lt_A_SIGNED_0_B_SIGNED_0_A_WIDTH_1_B_WIDTH_5_Y_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_lt_A_SIGNED_0_B_SIGNED_0_A_WIDTH_1_B_WIDTH_5_Y_WIDTH_3' -q -q 2>/dev/null || echo sat_lt_A_SIGNED_0_B_SIGNED_0_A_WIDTH_1_B_WIDTH_5_Y_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_lt_A_SIGNED_0_B_SIGNED_1_A_WIDTH_1_B_WIDTH_5_Y_WIDTH_3.v; hierarchy -top sat_lt_A_SIGNED_0_B_SIGNED_1_A_WIDTH_1_B_WIDTH_5_Y_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_lt_A_SIGNED_0_B_SIGNED_1_A_WIDTH_1_B_WIDTH_5_Y_WIDTH_3' -q -q 2>/dev/null || echo sat_lt_A_SIGNED_0_B_SIGNED_1_A_WIDTH_1_B_WIDTH_5_Y_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_lt_A_SIGNED_1_B_SIGNED_0_A_WIDTH_1_B_WIDTH_5_Y_WIDTH_3.v; hierarchy -top sat_lt_A_SIGNED_1_B_SIGNED_0_A_WIDTH_1_B_WIDTH_5_Y_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_lt_A_SIGNED_1_B_SIGNED_0_A_WIDTH_1_B_WIDTH_5_Y_WIDTH_3' -q -q 2>/dev/null || echo sat_lt_A_SIGNED_1_B_SIGNED_0_A_WIDTH_1_B_WIDTH_5_Y_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_lt_A_SIGNED_1_B_SIGNED_1_A_WIDTH_1_B_WIDTH_5_Y_WIDTH_3.v; hierarchy -top sat_lt_A_SIGNED_1_B_SIGNED_1_A_WIDTH_1_B_WIDTH_5_Y_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_lt_A_SIGNED_1_B_SIGNED_1_A_WIDTH_1_B_WIDTH_5_Y_WIDTH_3' -q -q 2>/dev/null || echo sat_lt_A_SIGNED_1_B_SIGNED_1_A_WIDTH_1_B_WIDTH_5_Y_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_lt_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_8_Y_WIDTH_9.v; hierarchy -top sat_lt_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_8_Y_WIDTH_9; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_lt_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_8_Y_WIDTH_9' -q -q 2>/dev/null || echo sat_lt_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_8_Y_WIDTH_9 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_lt_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_8_Y_WIDTH_9.v; hierarchy -top sat_lt_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_8_Y_WIDTH_9; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_lt_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_8_Y_WIDTH_9' -q -q 2>/dev/null || echo sat_lt_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_8_Y_WIDTH_9 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_lt_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_8_Y_WIDTH_9.v; hierarchy -top sat_lt_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_8_Y_WIDTH_9; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_lt_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_8_Y_WIDTH_9' -q -q 2>/dev/null || echo sat_lt_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_8_Y_WIDTH_9 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_lt_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_8_Y_WIDTH_9.v; hierarchy -top sat_lt_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_8_Y_WIDTH_9; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_lt_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_8_Y_WIDTH_9' -q -q 2>/dev/null || echo sat_lt_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_8_Y_WIDTH_9 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_lt_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_7_Y_WIDTH_2.v; hierarchy -top sat_lt_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_7_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_lt_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_7_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_lt_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_7_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_lt_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_7_Y_WIDTH_2.v; hierarchy -top sat_lt_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_7_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_lt_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_7_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_lt_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_7_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_lt_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_7_Y_WIDTH_2.v; hierarchy -top sat_lt_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_7_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_lt_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_7_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_lt_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_7_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_lt_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_7_Y_WIDTH_2.v; hierarchy -top sat_lt_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_7_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_lt_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_7_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_lt_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_7_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_lt_A_SIGNED_0_B_SIGNED_0_A_WIDTH_10_B_WIDTH_2_Y_WIDTH_2.v; hierarchy -top sat_lt_A_SIGNED_0_B_SIGNED_0_A_WIDTH_10_B_WIDTH_2_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_lt_A_SIGNED_0_B_SIGNED_0_A_WIDTH_10_B_WIDTH_2_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_lt_A_SIGNED_0_B_SIGNED_0_A_WIDTH_10_B_WIDTH_2_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_lt_A_SIGNED_0_B_SIGNED_1_A_WIDTH_10_B_WIDTH_2_Y_WIDTH_2.v; hierarchy -top sat_lt_A_SIGNED_0_B_SIGNED_1_A_WIDTH_10_B_WIDTH_2_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_lt_A_SIGNED_0_B_SIGNED_1_A_WIDTH_10_B_WIDTH_2_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_lt_A_SIGNED_0_B_SIGNED_1_A_WIDTH_10_B_WIDTH_2_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_lt_A_SIGNED_1_B_SIGNED_0_A_WIDTH_10_B_WIDTH_2_Y_WIDTH_2.v; hierarchy -top sat_lt_A_SIGNED_1_B_SIGNED_0_A_WIDTH_10_B_WIDTH_2_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_lt_A_SIGNED_1_B_SIGNED_0_A_WIDTH_10_B_WIDTH_2_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_lt_A_SIGNED_1_B_SIGNED_0_A_WIDTH_10_B_WIDTH_2_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_lt_A_SIGNED_1_B_SIGNED_1_A_WIDTH_10_B_WIDTH_2_Y_WIDTH_2.v; hierarchy -top sat_lt_A_SIGNED_1_B_SIGNED_1_A_WIDTH_10_B_WIDTH_2_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_lt_A_SIGNED_1_B_SIGNED_1_A_WIDTH_10_B_WIDTH_2_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_lt_A_SIGNED_1_B_SIGNED_1_A_WIDTH_10_B_WIDTH_2_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_lt_A_SIGNED_0_B_SIGNED_0_A_WIDTH_1_B_WIDTH_6_Y_WIDTH_7.v; hierarchy -top sat_lt_A_SIGNED_0_B_SIGNED_0_A_WIDTH_1_B_WIDTH_6_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_lt_A_SIGNED_0_B_SIGNED_0_A_WIDTH_1_B_WIDTH_6_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_lt_A_SIGNED_0_B_SIGNED_0_A_WIDTH_1_B_WIDTH_6_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_lt_A_SIGNED_0_B_SIGNED_1_A_WIDTH_1_B_WIDTH_6_Y_WIDTH_7.v; hierarchy -top sat_lt_A_SIGNED_0_B_SIGNED_1_A_WIDTH_1_B_WIDTH_6_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_lt_A_SIGNED_0_B_SIGNED_1_A_WIDTH_1_B_WIDTH_6_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_lt_A_SIGNED_0_B_SIGNED_1_A_WIDTH_1_B_WIDTH_6_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_lt_A_SIGNED_1_B_SIGNED_0_A_WIDTH_1_B_WIDTH_6_Y_WIDTH_7.v; hierarchy -top sat_lt_A_SIGNED_1_B_SIGNED_0_A_WIDTH_1_B_WIDTH_6_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_lt_A_SIGNED_1_B_SIGNED_0_A_WIDTH_1_B_WIDTH_6_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_lt_A_SIGNED_1_B_SIGNED_0_A_WIDTH_1_B_WIDTH_6_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_lt_A_SIGNED_1_B_SIGNED_1_A_WIDTH_1_B_WIDTH_6_Y_WIDTH_7.v; hierarchy -top sat_lt_A_SIGNED_1_B_SIGNED_1_A_WIDTH_1_B_WIDTH_6_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_lt_A_SIGNED_1_B_SIGNED_1_A_WIDTH_1_B_WIDTH_6_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_lt_A_SIGNED_1_B_SIGNED_1_A_WIDTH_1_B_WIDTH_6_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_lt_A_SIGNED_0_B_SIGNED_0_A_WIDTH_8_B_WIDTH_10_Y_WIDTH_2.v; hierarchy -top sat_lt_A_SIGNED_0_B_SIGNED_0_A_WIDTH_8_B_WIDTH_10_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_lt_A_SIGNED_0_B_SIGNED_0_A_WIDTH_8_B_WIDTH_10_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_lt_A_SIGNED_0_B_SIGNED_0_A_WIDTH_8_B_WIDTH_10_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_lt_A_SIGNED_0_B_SIGNED_1_A_WIDTH_8_B_WIDTH_10_Y_WIDTH_2.v; hierarchy -top sat_lt_A_SIGNED_0_B_SIGNED_1_A_WIDTH_8_B_WIDTH_10_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_lt_A_SIGNED_0_B_SIGNED_1_A_WIDTH_8_B_WIDTH_10_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_lt_A_SIGNED_0_B_SIGNED_1_A_WIDTH_8_B_WIDTH_10_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_lt_A_SIGNED_1_B_SIGNED_0_A_WIDTH_8_B_WIDTH_10_Y_WIDTH_2.v; hierarchy -top sat_lt_A_SIGNED_1_B_SIGNED_0_A_WIDTH_8_B_WIDTH_10_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_lt_A_SIGNED_1_B_SIGNED_0_A_WIDTH_8_B_WIDTH_10_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_lt_A_SIGNED_1_B_SIGNED_0_A_WIDTH_8_B_WIDTH_10_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_lt_A_SIGNED_1_B_SIGNED_1_A_WIDTH_8_B_WIDTH_10_Y_WIDTH_2.v; hierarchy -top sat_lt_A_SIGNED_1_B_SIGNED_1_A_WIDTH_8_B_WIDTH_10_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_lt_A_SIGNED_1_B_SIGNED_1_A_WIDTH_8_B_WIDTH_10_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_lt_A_SIGNED_1_B_SIGNED_1_A_WIDTH_8_B_WIDTH_10_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_lt_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_9.v; hierarchy -top sat_lt_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_9; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_lt_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_9' -q -q 2>/dev/null || echo sat_lt_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_9 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_lt_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_9.v; hierarchy -top sat_lt_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_9; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_lt_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_9' -q -q 2>/dev/null || echo sat_lt_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_9 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_lt_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_9.v; hierarchy -top sat_lt_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_9; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_lt_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_9' -q -q 2>/dev/null || echo sat_lt_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_9 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_lt_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_9.v; hierarchy -top sat_lt_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_9; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_lt_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_9' -q -q 2>/dev/null || echo sat_lt_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_9 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_lt_A_SIGNED_0_B_SIGNED_0_A_WIDTH_8_B_WIDTH_2_Y_WIDTH_2.v; hierarchy -top sat_lt_A_SIGNED_0_B_SIGNED_0_A_WIDTH_8_B_WIDTH_2_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_lt_A_SIGNED_0_B_SIGNED_0_A_WIDTH_8_B_WIDTH_2_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_lt_A_SIGNED_0_B_SIGNED_0_A_WIDTH_8_B_WIDTH_2_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_lt_A_SIGNED_0_B_SIGNED_1_A_WIDTH_8_B_WIDTH_2_Y_WIDTH_2.v; hierarchy -top sat_lt_A_SIGNED_0_B_SIGNED_1_A_WIDTH_8_B_WIDTH_2_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_lt_A_SIGNED_0_B_SIGNED_1_A_WIDTH_8_B_WIDTH_2_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_lt_A_SIGNED_0_B_SIGNED_1_A_WIDTH_8_B_WIDTH_2_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_lt_A_SIGNED_1_B_SIGNED_0_A_WIDTH_8_B_WIDTH_2_Y_WIDTH_2.v; hierarchy -top sat_lt_A_SIGNED_1_B_SIGNED_0_A_WIDTH_8_B_WIDTH_2_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_lt_A_SIGNED_1_B_SIGNED_0_A_WIDTH_8_B_WIDTH_2_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_lt_A_SIGNED_1_B_SIGNED_0_A_WIDTH_8_B_WIDTH_2_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_lt_A_SIGNED_1_B_SIGNED_1_A_WIDTH_8_B_WIDTH_2_Y_WIDTH_2.v; hierarchy -top sat_lt_A_SIGNED_1_B_SIGNED_1_A_WIDTH_8_B_WIDTH_2_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_lt_A_SIGNED_1_B_SIGNED_1_A_WIDTH_8_B_WIDTH_2_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_lt_A_SIGNED_1_B_SIGNED_1_A_WIDTH_8_B_WIDTH_2_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_lt_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_6.v; hierarchy -top sat_lt_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_lt_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_lt_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_lt_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_6.v; hierarchy -top sat_lt_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_lt_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_lt_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_lt_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_6.v; hierarchy -top sat_lt_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_lt_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_lt_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_lt_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_6.v; hierarchy -top sat_lt_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_lt_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_lt_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_lt_A_SIGNED_0_B_SIGNED_0_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_1.v; hierarchy -top sat_lt_A_SIGNED_0_B_SIGNED_0_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_lt_A_SIGNED_0_B_SIGNED_0_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_lt_A_SIGNED_0_B_SIGNED_0_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_lt_A_SIGNED_0_B_SIGNED_1_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_1.v; hierarchy -top sat_lt_A_SIGNED_0_B_SIGNED_1_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_lt_A_SIGNED_0_B_SIGNED_1_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_lt_A_SIGNED_0_B_SIGNED_1_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_lt_A_SIGNED_1_B_SIGNED_0_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_1.v; hierarchy -top sat_lt_A_SIGNED_1_B_SIGNED_0_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_lt_A_SIGNED_1_B_SIGNED_0_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_lt_A_SIGNED_1_B_SIGNED_0_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_lt_A_SIGNED_1_B_SIGNED_1_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_1.v; hierarchy -top sat_lt_A_SIGNED_1_B_SIGNED_1_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_lt_A_SIGNED_1_B_SIGNED_1_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_lt_A_SIGNED_1_B_SIGNED_1_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_lt_A_SIGNED_0_B_SIGNED_0_A_WIDTH_10_B_WIDTH_6_Y_WIDTH_8.v; hierarchy -top sat_lt_A_SIGNED_0_B_SIGNED_0_A_WIDTH_10_B_WIDTH_6_Y_WIDTH_8; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_lt_A_SIGNED_0_B_SIGNED_0_A_WIDTH_10_B_WIDTH_6_Y_WIDTH_8' -q -q 2>/dev/null || echo sat_lt_A_SIGNED_0_B_SIGNED_0_A_WIDTH_10_B_WIDTH_6_Y_WIDTH_8 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_lt_A_SIGNED_0_B_SIGNED_1_A_WIDTH_10_B_WIDTH_6_Y_WIDTH_8.v; hierarchy -top sat_lt_A_SIGNED_0_B_SIGNED_1_A_WIDTH_10_B_WIDTH_6_Y_WIDTH_8; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_lt_A_SIGNED_0_B_SIGNED_1_A_WIDTH_10_B_WIDTH_6_Y_WIDTH_8' -q -q 2>/dev/null || echo sat_lt_A_SIGNED_0_B_SIGNED_1_A_WIDTH_10_B_WIDTH_6_Y_WIDTH_8 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_lt_A_SIGNED_1_B_SIGNED_0_A_WIDTH_10_B_WIDTH_6_Y_WIDTH_8.v; hierarchy -top sat_lt_A_SIGNED_1_B_SIGNED_0_A_WIDTH_10_B_WIDTH_6_Y_WIDTH_8; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_lt_A_SIGNED_1_B_SIGNED_0_A_WIDTH_10_B_WIDTH_6_Y_WIDTH_8' -q -q 2>/dev/null || echo sat_lt_A_SIGNED_1_B_SIGNED_0_A_WIDTH_10_B_WIDTH_6_Y_WIDTH_8 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_lt_A_SIGNED_1_B_SIGNED_1_A_WIDTH_10_B_WIDTH_6_Y_WIDTH_8.v; hierarchy -top sat_lt_A_SIGNED_1_B_SIGNED_1_A_WIDTH_10_B_WIDTH_6_Y_WIDTH_8; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_lt_A_SIGNED_1_B_SIGNED_1_A_WIDTH_10_B_WIDTH_6_Y_WIDTH_8' -q -q 2>/dev/null || echo sat_lt_A_SIGNED_1_B_SIGNED_1_A_WIDTH_10_B_WIDTH_6_Y_WIDTH_8 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_lt_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_3.v; hierarchy -top sat_lt_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_lt_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_3' -q -q 2>/dev/null || echo sat_lt_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_lt_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_3.v; hierarchy -top sat_lt_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_lt_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_3' -q -q 2>/dev/null || echo sat_lt_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_lt_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_3.v; hierarchy -top sat_lt_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_lt_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_3' -q -q 2>/dev/null || echo sat_lt_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_lt_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_3.v; hierarchy -top sat_lt_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_lt_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_3' -q -q 2>/dev/null || echo sat_lt_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_lt_A_SIGNED_0_B_SIGNED_0_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_5.v; hierarchy -top sat_lt_A_SIGNED_0_B_SIGNED_0_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_5; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_lt_A_SIGNED_0_B_SIGNED_0_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_5' -q -q 2>/dev/null || echo sat_lt_A_SIGNED_0_B_SIGNED_0_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_5 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_lt_A_SIGNED_0_B_SIGNED_1_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_5.v; hierarchy -top sat_lt_A_SIGNED_0_B_SIGNED_1_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_5; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_lt_A_SIGNED_0_B_SIGNED_1_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_5' -q -q 2>/dev/null || echo sat_lt_A_SIGNED_0_B_SIGNED_1_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_5 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_lt_A_SIGNED_1_B_SIGNED_0_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_5.v; hierarchy -top sat_lt_A_SIGNED_1_B_SIGNED_0_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_5; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_lt_A_SIGNED_1_B_SIGNED_0_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_5' -q -q 2>/dev/null || echo sat_lt_A_SIGNED_1_B_SIGNED_0_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_5 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_lt_A_SIGNED_1_B_SIGNED_1_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_5.v; hierarchy -top sat_lt_A_SIGNED_1_B_SIGNED_1_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_5; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_lt_A_SIGNED_1_B_SIGNED_1_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_5' -q -q 2>/dev/null || echo sat_lt_A_SIGNED_1_B_SIGNED_1_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_5 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_lt_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_7_Y_WIDTH_7.v; hierarchy -top sat_lt_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_7_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_lt_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_7_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_lt_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_7_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_lt_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_7_Y_WIDTH_7.v; hierarchy -top sat_lt_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_7_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_lt_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_7_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_lt_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_7_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_lt_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_7_Y_WIDTH_7.v; hierarchy -top sat_lt_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_7_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_lt_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_7_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_lt_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_7_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_lt_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_7_Y_WIDTH_7.v; hierarchy -top sat_lt_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_7_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_lt_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_7_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_lt_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_7_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_lt_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_1_Y_WIDTH_1.v; hierarchy -top sat_lt_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_1_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_lt_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_1_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_lt_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_1_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_lt_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_1_Y_WIDTH_1.v; hierarchy -top sat_lt_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_1_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_lt_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_1_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_lt_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_1_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_lt_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_1_Y_WIDTH_1.v; hierarchy -top sat_lt_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_1_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_lt_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_1_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_lt_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_1_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_lt_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_1_Y_WIDTH_1.v; hierarchy -top sat_lt_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_1_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_lt_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_1_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_lt_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_1_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_lt_A_SIGNED_0_B_SIGNED_0_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_7.v; hierarchy -top sat_lt_A_SIGNED_0_B_SIGNED_0_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_lt_A_SIGNED_0_B_SIGNED_0_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_lt_A_SIGNED_0_B_SIGNED_0_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_lt_A_SIGNED_0_B_SIGNED_1_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_7.v; hierarchy -top sat_lt_A_SIGNED_0_B_SIGNED_1_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_lt_A_SIGNED_0_B_SIGNED_1_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_lt_A_SIGNED_0_B_SIGNED_1_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_lt_A_SIGNED_1_B_SIGNED_0_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_7.v; hierarchy -top sat_lt_A_SIGNED_1_B_SIGNED_0_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_lt_A_SIGNED_1_B_SIGNED_0_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_lt_A_SIGNED_1_B_SIGNED_0_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_lt_A_SIGNED_1_B_SIGNED_1_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_7.v; hierarchy -top sat_lt_A_SIGNED_1_B_SIGNED_1_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_lt_A_SIGNED_1_B_SIGNED_1_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_lt_A_SIGNED_1_B_SIGNED_1_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_lt_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_7.v; hierarchy -top sat_lt_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_lt_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_lt_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_lt_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_7.v; hierarchy -top sat_lt_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_lt_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_lt_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_lt_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_7.v; hierarchy -top sat_lt_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_lt_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_lt_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_lt_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_7.v; hierarchy -top sat_lt_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_lt_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_lt_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_lt_A_SIGNED_0_B_SIGNED_0_A_WIDTH_8_B_WIDTH_9_Y_WIDTH_8.v; hierarchy -top sat_lt_A_SIGNED_0_B_SIGNED_0_A_WIDTH_8_B_WIDTH_9_Y_WIDTH_8; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_lt_A_SIGNED_0_B_SIGNED_0_A_WIDTH_8_B_WIDTH_9_Y_WIDTH_8' -q -q 2>/dev/null || echo sat_lt_A_SIGNED_0_B_SIGNED_0_A_WIDTH_8_B_WIDTH_9_Y_WIDTH_8 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_lt_A_SIGNED_0_B_SIGNED_1_A_WIDTH_8_B_WIDTH_9_Y_WIDTH_8.v; hierarchy -top sat_lt_A_SIGNED_0_B_SIGNED_1_A_WIDTH_8_B_WIDTH_9_Y_WIDTH_8; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_lt_A_SIGNED_0_B_SIGNED_1_A_WIDTH_8_B_WIDTH_9_Y_WIDTH_8' -q -q 2>/dev/null || echo sat_lt_A_SIGNED_0_B_SIGNED_1_A_WIDTH_8_B_WIDTH_9_Y_WIDTH_8 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_lt_A_SIGNED_1_B_SIGNED_0_A_WIDTH_8_B_WIDTH_9_Y_WIDTH_8.v; hierarchy -top sat_lt_A_SIGNED_1_B_SIGNED_0_A_WIDTH_8_B_WIDTH_9_Y_WIDTH_8; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_lt_A_SIGNED_1_B_SIGNED_0_A_WIDTH_8_B_WIDTH_9_Y_WIDTH_8' -q -q 2>/dev/null || echo sat_lt_A_SIGNED_1_B_SIGNED_0_A_WIDTH_8_B_WIDTH_9_Y_WIDTH_8 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_lt_A_SIGNED_1_B_SIGNED_1_A_WIDTH_8_B_WIDTH_9_Y_WIDTH_8.v; hierarchy -top sat_lt_A_SIGNED_1_B_SIGNED_1_A_WIDTH_8_B_WIDTH_9_Y_WIDTH_8; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_lt_A_SIGNED_1_B_SIGNED_1_A_WIDTH_8_B_WIDTH_9_Y_WIDTH_8' -q -q 2>/dev/null || echo sat_lt_A_SIGNED_1_B_SIGNED_1_A_WIDTH_8_B_WIDTH_9_Y_WIDTH_8 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_lt_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_5_Y_WIDTH_7.v; hierarchy -top sat_lt_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_5_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_lt_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_5_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_lt_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_5_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_lt_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_5_Y_WIDTH_7.v; hierarchy -top sat_lt_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_5_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_lt_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_5_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_lt_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_5_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_lt_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_5_Y_WIDTH_7.v; hierarchy -top sat_lt_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_5_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_lt_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_5_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_lt_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_5_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_lt_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_5_Y_WIDTH_7.v; hierarchy -top sat_lt_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_5_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_lt_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_5_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_lt_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_5_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_lt_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_4.v; hierarchy -top sat_lt_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_lt_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_lt_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_lt_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_4.v; hierarchy -top sat_lt_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_lt_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_lt_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_lt_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_4.v; hierarchy -top sat_lt_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_lt_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_lt_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_lt_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_4.v; hierarchy -top sat_lt_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_lt_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_lt_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_lt_A_SIGNED_0_B_SIGNED_0_A_WIDTH_9_B_WIDTH_4_Y_WIDTH_7.v; hierarchy -top sat_lt_A_SIGNED_0_B_SIGNED_0_A_WIDTH_9_B_WIDTH_4_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_lt_A_SIGNED_0_B_SIGNED_0_A_WIDTH_9_B_WIDTH_4_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_lt_A_SIGNED_0_B_SIGNED_0_A_WIDTH_9_B_WIDTH_4_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_lt_A_SIGNED_0_B_SIGNED_1_A_WIDTH_9_B_WIDTH_4_Y_WIDTH_7.v; hierarchy -top sat_lt_A_SIGNED_0_B_SIGNED_1_A_WIDTH_9_B_WIDTH_4_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_lt_A_SIGNED_0_B_SIGNED_1_A_WIDTH_9_B_WIDTH_4_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_lt_A_SIGNED_0_B_SIGNED_1_A_WIDTH_9_B_WIDTH_4_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_lt_A_SIGNED_1_B_SIGNED_0_A_WIDTH_9_B_WIDTH_4_Y_WIDTH_7.v; hierarchy -top sat_lt_A_SIGNED_1_B_SIGNED_0_A_WIDTH_9_B_WIDTH_4_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_lt_A_SIGNED_1_B_SIGNED_0_A_WIDTH_9_B_WIDTH_4_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_lt_A_SIGNED_1_B_SIGNED_0_A_WIDTH_9_B_WIDTH_4_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_lt_A_SIGNED_1_B_SIGNED_1_A_WIDTH_9_B_WIDTH_4_Y_WIDTH_7.v; hierarchy -top sat_lt_A_SIGNED_1_B_SIGNED_1_A_WIDTH_9_B_WIDTH_4_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_lt_A_SIGNED_1_B_SIGNED_1_A_WIDTH_9_B_WIDTH_4_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_lt_A_SIGNED_1_B_SIGNED_1_A_WIDTH_9_B_WIDTH_4_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_lt_A_SIGNED_0_B_SIGNED_0_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_9.v; hierarchy -top sat_lt_A_SIGNED_0_B_SIGNED_0_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_9; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_lt_A_SIGNED_0_B_SIGNED_0_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_9' -q -q 2>/dev/null || echo sat_lt_A_SIGNED_0_B_SIGNED_0_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_9 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_lt_A_SIGNED_0_B_SIGNED_1_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_9.v; hierarchy -top sat_lt_A_SIGNED_0_B_SIGNED_1_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_9; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_lt_A_SIGNED_0_B_SIGNED_1_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_9' -q -q 2>/dev/null || echo sat_lt_A_SIGNED_0_B_SIGNED_1_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_9 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_lt_A_SIGNED_1_B_SIGNED_0_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_9.v; hierarchy -top sat_lt_A_SIGNED_1_B_SIGNED_0_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_9; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_lt_A_SIGNED_1_B_SIGNED_0_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_9' -q -q 2>/dev/null || echo sat_lt_A_SIGNED_1_B_SIGNED_0_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_9 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_lt_A_SIGNED_1_B_SIGNED_1_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_9.v; hierarchy -top sat_lt_A_SIGNED_1_B_SIGNED_1_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_9; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_lt_A_SIGNED_1_B_SIGNED_1_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_9' -q -q 2>/dev/null || echo sat_lt_A_SIGNED_1_B_SIGNED_1_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_9 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_lt_A_SIGNED_0_B_SIGNED_0_A_WIDTH_4_B_WIDTH_8_Y_WIDTH_10.v; hierarchy -top sat_lt_A_SIGNED_0_B_SIGNED_0_A_WIDTH_4_B_WIDTH_8_Y_WIDTH_10; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_lt_A_SIGNED_0_B_SIGNED_0_A_WIDTH_4_B_WIDTH_8_Y_WIDTH_10' -q -q 2>/dev/null || echo sat_lt_A_SIGNED_0_B_SIGNED_0_A_WIDTH_4_B_WIDTH_8_Y_WIDTH_10 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_lt_A_SIGNED_0_B_SIGNED_1_A_WIDTH_4_B_WIDTH_8_Y_WIDTH_10.v; hierarchy -top sat_lt_A_SIGNED_0_B_SIGNED_1_A_WIDTH_4_B_WIDTH_8_Y_WIDTH_10; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_lt_A_SIGNED_0_B_SIGNED_1_A_WIDTH_4_B_WIDTH_8_Y_WIDTH_10' -q -q 2>/dev/null || echo sat_lt_A_SIGNED_0_B_SIGNED_1_A_WIDTH_4_B_WIDTH_8_Y_WIDTH_10 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_lt_A_SIGNED_1_B_SIGNED_0_A_WIDTH_4_B_WIDTH_8_Y_WIDTH_10.v; hierarchy -top sat_lt_A_SIGNED_1_B_SIGNED_0_A_WIDTH_4_B_WIDTH_8_Y_WIDTH_10; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_lt_A_SIGNED_1_B_SIGNED_0_A_WIDTH_4_B_WIDTH_8_Y_WIDTH_10' -q -q 2>/dev/null || echo sat_lt_A_SIGNED_1_B_SIGNED_0_A_WIDTH_4_B_WIDTH_8_Y_WIDTH_10 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_lt_A_SIGNED_1_B_SIGNED_1_A_WIDTH_4_B_WIDTH_8_Y_WIDTH_10.v; hierarchy -top sat_lt_A_SIGNED_1_B_SIGNED_1_A_WIDTH_4_B_WIDTH_8_Y_WIDTH_10; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_lt_A_SIGNED_1_B_SIGNED_1_A_WIDTH_4_B_WIDTH_8_Y_WIDTH_10' -q -q 2>/dev/null || echo sat_lt_A_SIGNED_1_B_SIGNED_1_A_WIDTH_4_B_WIDTH_8_Y_WIDTH_10 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_le_A_SIGNED_0_B_SIGNED_0_A_WIDTH_1_B_WIDTH_1_Y_WIDTH_1.v; hierarchy -top sat_le_A_SIGNED_0_B_SIGNED_0_A_WIDTH_1_B_WIDTH_1_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_le_A_SIGNED_0_B_SIGNED_0_A_WIDTH_1_B_WIDTH_1_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_le_A_SIGNED_0_B_SIGNED_0_A_WIDTH_1_B_WIDTH_1_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_le_A_SIGNED_0_B_SIGNED_1_A_WIDTH_1_B_WIDTH_1_Y_WIDTH_1.v; hierarchy -top sat_le_A_SIGNED_0_B_SIGNED_1_A_WIDTH_1_B_WIDTH_1_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_le_A_SIGNED_0_B_SIGNED_1_A_WIDTH_1_B_WIDTH_1_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_le_A_SIGNED_0_B_SIGNED_1_A_WIDTH_1_B_WIDTH_1_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_le_A_SIGNED_1_B_SIGNED_0_A_WIDTH_1_B_WIDTH_1_Y_WIDTH_1.v; hierarchy -top sat_le_A_SIGNED_1_B_SIGNED_0_A_WIDTH_1_B_WIDTH_1_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_le_A_SIGNED_1_B_SIGNED_0_A_WIDTH_1_B_WIDTH_1_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_le_A_SIGNED_1_B_SIGNED_0_A_WIDTH_1_B_WIDTH_1_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_le_A_SIGNED_1_B_SIGNED_1_A_WIDTH_1_B_WIDTH_1_Y_WIDTH_1.v; hierarchy -top sat_le_A_SIGNED_1_B_SIGNED_1_A_WIDTH_1_B_WIDTH_1_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_le_A_SIGNED_1_B_SIGNED_1_A_WIDTH_1_B_WIDTH_1_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_le_A_SIGNED_1_B_SIGNED_1_A_WIDTH_1_B_WIDTH_1_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_le_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_4_Y_WIDTH_6.v; hierarchy -top sat_le_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_4_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_le_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_4_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_le_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_4_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_le_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_4_Y_WIDTH_6.v; hierarchy -top sat_le_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_4_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_le_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_4_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_le_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_4_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_le_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_4_Y_WIDTH_6.v; hierarchy -top sat_le_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_4_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_le_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_4_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_le_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_4_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_le_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_4_Y_WIDTH_6.v; hierarchy -top sat_le_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_4_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_le_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_4_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_le_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_4_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_le_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4.v; hierarchy -top sat_le_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_le_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_le_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_le_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4.v; hierarchy -top sat_le_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_le_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_le_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_le_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4.v; hierarchy -top sat_le_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_le_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_le_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_le_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4.v; hierarchy -top sat_le_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_le_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_le_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_le_A_SIGNED_0_B_SIGNED_0_A_WIDTH_4_B_WIDTH_3_Y_WIDTH_6.v; hierarchy -top sat_le_A_SIGNED_0_B_SIGNED_0_A_WIDTH_4_B_WIDTH_3_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_le_A_SIGNED_0_B_SIGNED_0_A_WIDTH_4_B_WIDTH_3_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_le_A_SIGNED_0_B_SIGNED_0_A_WIDTH_4_B_WIDTH_3_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_le_A_SIGNED_0_B_SIGNED_1_A_WIDTH_4_B_WIDTH_3_Y_WIDTH_6.v; hierarchy -top sat_le_A_SIGNED_0_B_SIGNED_1_A_WIDTH_4_B_WIDTH_3_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_le_A_SIGNED_0_B_SIGNED_1_A_WIDTH_4_B_WIDTH_3_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_le_A_SIGNED_0_B_SIGNED_1_A_WIDTH_4_B_WIDTH_3_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_le_A_SIGNED_1_B_SIGNED_0_A_WIDTH_4_B_WIDTH_3_Y_WIDTH_6.v; hierarchy -top sat_le_A_SIGNED_1_B_SIGNED_0_A_WIDTH_4_B_WIDTH_3_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_le_A_SIGNED_1_B_SIGNED_0_A_WIDTH_4_B_WIDTH_3_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_le_A_SIGNED_1_B_SIGNED_0_A_WIDTH_4_B_WIDTH_3_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_le_A_SIGNED_1_B_SIGNED_1_A_WIDTH_4_B_WIDTH_3_Y_WIDTH_6.v; hierarchy -top sat_le_A_SIGNED_1_B_SIGNED_1_A_WIDTH_4_B_WIDTH_3_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_le_A_SIGNED_1_B_SIGNED_1_A_WIDTH_4_B_WIDTH_3_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_le_A_SIGNED_1_B_SIGNED_1_A_WIDTH_4_B_WIDTH_3_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_le_A_SIGNED_0_B_SIGNED_0_A_WIDTH_4_B_WIDTH_6_Y_WIDTH_3.v; hierarchy -top sat_le_A_SIGNED_0_B_SIGNED_0_A_WIDTH_4_B_WIDTH_6_Y_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_le_A_SIGNED_0_B_SIGNED_0_A_WIDTH_4_B_WIDTH_6_Y_WIDTH_3' -q -q 2>/dev/null || echo sat_le_A_SIGNED_0_B_SIGNED_0_A_WIDTH_4_B_WIDTH_6_Y_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_le_A_SIGNED_0_B_SIGNED_1_A_WIDTH_4_B_WIDTH_6_Y_WIDTH_3.v; hierarchy -top sat_le_A_SIGNED_0_B_SIGNED_1_A_WIDTH_4_B_WIDTH_6_Y_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_le_A_SIGNED_0_B_SIGNED_1_A_WIDTH_4_B_WIDTH_6_Y_WIDTH_3' -q -q 2>/dev/null || echo sat_le_A_SIGNED_0_B_SIGNED_1_A_WIDTH_4_B_WIDTH_6_Y_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_le_A_SIGNED_1_B_SIGNED_0_A_WIDTH_4_B_WIDTH_6_Y_WIDTH_3.v; hierarchy -top sat_le_A_SIGNED_1_B_SIGNED_0_A_WIDTH_4_B_WIDTH_6_Y_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_le_A_SIGNED_1_B_SIGNED_0_A_WIDTH_4_B_WIDTH_6_Y_WIDTH_3' -q -q 2>/dev/null || echo sat_le_A_SIGNED_1_B_SIGNED_0_A_WIDTH_4_B_WIDTH_6_Y_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_le_A_SIGNED_1_B_SIGNED_1_A_WIDTH_4_B_WIDTH_6_Y_WIDTH_3.v; hierarchy -top sat_le_A_SIGNED_1_B_SIGNED_1_A_WIDTH_4_B_WIDTH_6_Y_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_le_A_SIGNED_1_B_SIGNED_1_A_WIDTH_4_B_WIDTH_6_Y_WIDTH_3' -q -q 2>/dev/null || echo sat_le_A_SIGNED_1_B_SIGNED_1_A_WIDTH_4_B_WIDTH_6_Y_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_le_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_4.v; hierarchy -top sat_le_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_le_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_le_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_le_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_4.v; hierarchy -top sat_le_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_le_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_le_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_le_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_4.v; hierarchy -top sat_le_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_le_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_le_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_le_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_4.v; hierarchy -top sat_le_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_le_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_le_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_le_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_3.v; hierarchy -top sat_le_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_le_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_3' -q -q 2>/dev/null || echo sat_le_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_le_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_3.v; hierarchy -top sat_le_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_le_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_3' -q -q 2>/dev/null || echo sat_le_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_le_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_3.v; hierarchy -top sat_le_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_le_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_3' -q -q 2>/dev/null || echo sat_le_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_le_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_3.v; hierarchy -top sat_le_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_le_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_3' -q -q 2>/dev/null || echo sat_le_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_le_A_SIGNED_0_B_SIGNED_0_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_1.v; hierarchy -top sat_le_A_SIGNED_0_B_SIGNED_0_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_le_A_SIGNED_0_B_SIGNED_0_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_le_A_SIGNED_0_B_SIGNED_0_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_le_A_SIGNED_0_B_SIGNED_1_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_1.v; hierarchy -top sat_le_A_SIGNED_0_B_SIGNED_1_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_le_A_SIGNED_0_B_SIGNED_1_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_le_A_SIGNED_0_B_SIGNED_1_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_le_A_SIGNED_1_B_SIGNED_0_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_1.v; hierarchy -top sat_le_A_SIGNED_1_B_SIGNED_0_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_le_A_SIGNED_1_B_SIGNED_0_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_le_A_SIGNED_1_B_SIGNED_0_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_le_A_SIGNED_1_B_SIGNED_1_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_1.v; hierarchy -top sat_le_A_SIGNED_1_B_SIGNED_1_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_le_A_SIGNED_1_B_SIGNED_1_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_le_A_SIGNED_1_B_SIGNED_1_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_le_A_SIGNED_0_B_SIGNED_0_A_WIDTH_8_B_WIDTH_6_Y_WIDTH_1.v; hierarchy -top sat_le_A_SIGNED_0_B_SIGNED_0_A_WIDTH_8_B_WIDTH_6_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_le_A_SIGNED_0_B_SIGNED_0_A_WIDTH_8_B_WIDTH_6_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_le_A_SIGNED_0_B_SIGNED_0_A_WIDTH_8_B_WIDTH_6_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_le_A_SIGNED_0_B_SIGNED_1_A_WIDTH_8_B_WIDTH_6_Y_WIDTH_1.v; hierarchy -top sat_le_A_SIGNED_0_B_SIGNED_1_A_WIDTH_8_B_WIDTH_6_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_le_A_SIGNED_0_B_SIGNED_1_A_WIDTH_8_B_WIDTH_6_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_le_A_SIGNED_0_B_SIGNED_1_A_WIDTH_8_B_WIDTH_6_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_le_A_SIGNED_1_B_SIGNED_0_A_WIDTH_8_B_WIDTH_6_Y_WIDTH_1.v; hierarchy -top sat_le_A_SIGNED_1_B_SIGNED_0_A_WIDTH_8_B_WIDTH_6_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_le_A_SIGNED_1_B_SIGNED_0_A_WIDTH_8_B_WIDTH_6_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_le_A_SIGNED_1_B_SIGNED_0_A_WIDTH_8_B_WIDTH_6_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_le_A_SIGNED_1_B_SIGNED_1_A_WIDTH_8_B_WIDTH_6_Y_WIDTH_1.v; hierarchy -top sat_le_A_SIGNED_1_B_SIGNED_1_A_WIDTH_8_B_WIDTH_6_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_le_A_SIGNED_1_B_SIGNED_1_A_WIDTH_8_B_WIDTH_6_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_le_A_SIGNED_1_B_SIGNED_1_A_WIDTH_8_B_WIDTH_6_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_le_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1.v; hierarchy -top sat_le_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_le_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_le_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_le_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1.v; hierarchy -top sat_le_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_le_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_le_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_le_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1.v; hierarchy -top sat_le_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_le_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_le_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_le_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1.v; hierarchy -top sat_le_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_le_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_le_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_le_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_4_Y_WIDTH_6.v; hierarchy -top sat_le_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_4_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_le_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_4_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_le_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_4_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_le_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_4_Y_WIDTH_6.v; hierarchy -top sat_le_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_4_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_le_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_4_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_le_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_4_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_le_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_4_Y_WIDTH_6.v; hierarchy -top sat_le_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_4_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_le_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_4_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_le_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_4_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_le_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_4_Y_WIDTH_6.v; hierarchy -top sat_le_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_4_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_le_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_4_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_le_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_4_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_le_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_4.v; hierarchy -top sat_le_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_le_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_le_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_le_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_4.v; hierarchy -top sat_le_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_le_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_le_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_le_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_4.v; hierarchy -top sat_le_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_le_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_le_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_le_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_4.v; hierarchy -top sat_le_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_le_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_le_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_le_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_8_Y_WIDTH_4.v; hierarchy -top sat_le_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_8_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_le_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_8_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_le_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_8_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_le_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_8_Y_WIDTH_4.v; hierarchy -top sat_le_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_8_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_le_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_8_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_le_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_8_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_le_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_8_Y_WIDTH_4.v; hierarchy -top sat_le_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_8_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_le_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_8_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_le_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_8_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_le_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_8_Y_WIDTH_4.v; hierarchy -top sat_le_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_8_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_le_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_8_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_le_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_8_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_le_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_7.v; hierarchy -top sat_le_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_le_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_le_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_le_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_7.v; hierarchy -top sat_le_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_le_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_le_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_le_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_7.v; hierarchy -top sat_le_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_le_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_le_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_le_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_7.v; hierarchy -top sat_le_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_le_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_le_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_le_A_SIGNED_0_B_SIGNED_0_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_6.v; hierarchy -top sat_le_A_SIGNED_0_B_SIGNED_0_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_le_A_SIGNED_0_B_SIGNED_0_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_le_A_SIGNED_0_B_SIGNED_0_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_le_A_SIGNED_0_B_SIGNED_1_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_6.v; hierarchy -top sat_le_A_SIGNED_0_B_SIGNED_1_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_le_A_SIGNED_0_B_SIGNED_1_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_le_A_SIGNED_0_B_SIGNED_1_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_le_A_SIGNED_1_B_SIGNED_0_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_6.v; hierarchy -top sat_le_A_SIGNED_1_B_SIGNED_0_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_le_A_SIGNED_1_B_SIGNED_0_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_le_A_SIGNED_1_B_SIGNED_0_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_le_A_SIGNED_1_B_SIGNED_1_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_6.v; hierarchy -top sat_le_A_SIGNED_1_B_SIGNED_1_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_le_A_SIGNED_1_B_SIGNED_1_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_le_A_SIGNED_1_B_SIGNED_1_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_le_A_SIGNED_0_B_SIGNED_0_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_2.v; hierarchy -top sat_le_A_SIGNED_0_B_SIGNED_0_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_le_A_SIGNED_0_B_SIGNED_0_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_le_A_SIGNED_0_B_SIGNED_0_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_le_A_SIGNED_0_B_SIGNED_1_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_2.v; hierarchy -top sat_le_A_SIGNED_0_B_SIGNED_1_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_le_A_SIGNED_0_B_SIGNED_1_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_le_A_SIGNED_0_B_SIGNED_1_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_le_A_SIGNED_1_B_SIGNED_0_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_2.v; hierarchy -top sat_le_A_SIGNED_1_B_SIGNED_0_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_le_A_SIGNED_1_B_SIGNED_0_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_le_A_SIGNED_1_B_SIGNED_0_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_le_A_SIGNED_1_B_SIGNED_1_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_2.v; hierarchy -top sat_le_A_SIGNED_1_B_SIGNED_1_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_le_A_SIGNED_1_B_SIGNED_1_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_le_A_SIGNED_1_B_SIGNED_1_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_le_A_SIGNED_0_B_SIGNED_0_A_WIDTH_9_B_WIDTH_8_Y_WIDTH_2.v; hierarchy -top sat_le_A_SIGNED_0_B_SIGNED_0_A_WIDTH_9_B_WIDTH_8_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_le_A_SIGNED_0_B_SIGNED_0_A_WIDTH_9_B_WIDTH_8_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_le_A_SIGNED_0_B_SIGNED_0_A_WIDTH_9_B_WIDTH_8_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_le_A_SIGNED_0_B_SIGNED_1_A_WIDTH_9_B_WIDTH_8_Y_WIDTH_2.v; hierarchy -top sat_le_A_SIGNED_0_B_SIGNED_1_A_WIDTH_9_B_WIDTH_8_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_le_A_SIGNED_0_B_SIGNED_1_A_WIDTH_9_B_WIDTH_8_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_le_A_SIGNED_0_B_SIGNED_1_A_WIDTH_9_B_WIDTH_8_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_le_A_SIGNED_1_B_SIGNED_0_A_WIDTH_9_B_WIDTH_8_Y_WIDTH_2.v; hierarchy -top sat_le_A_SIGNED_1_B_SIGNED_0_A_WIDTH_9_B_WIDTH_8_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_le_A_SIGNED_1_B_SIGNED_0_A_WIDTH_9_B_WIDTH_8_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_le_A_SIGNED_1_B_SIGNED_0_A_WIDTH_9_B_WIDTH_8_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_le_A_SIGNED_1_B_SIGNED_1_A_WIDTH_9_B_WIDTH_8_Y_WIDTH_2.v; hierarchy -top sat_le_A_SIGNED_1_B_SIGNED_1_A_WIDTH_9_B_WIDTH_8_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_le_A_SIGNED_1_B_SIGNED_1_A_WIDTH_9_B_WIDTH_8_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_le_A_SIGNED_1_B_SIGNED_1_A_WIDTH_9_B_WIDTH_8_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_le_A_SIGNED_0_B_SIGNED_0_A_WIDTH_10_B_WIDTH_1_Y_WIDTH_8.v; hierarchy -top sat_le_A_SIGNED_0_B_SIGNED_0_A_WIDTH_10_B_WIDTH_1_Y_WIDTH_8; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_le_A_SIGNED_0_B_SIGNED_0_A_WIDTH_10_B_WIDTH_1_Y_WIDTH_8' -q -q 2>/dev/null || echo sat_le_A_SIGNED_0_B_SIGNED_0_A_WIDTH_10_B_WIDTH_1_Y_WIDTH_8 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_le_A_SIGNED_0_B_SIGNED_1_A_WIDTH_10_B_WIDTH_1_Y_WIDTH_8.v; hierarchy -top sat_le_A_SIGNED_0_B_SIGNED_1_A_WIDTH_10_B_WIDTH_1_Y_WIDTH_8; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_le_A_SIGNED_0_B_SIGNED_1_A_WIDTH_10_B_WIDTH_1_Y_WIDTH_8' -q -q 2>/dev/null || echo sat_le_A_SIGNED_0_B_SIGNED_1_A_WIDTH_10_B_WIDTH_1_Y_WIDTH_8 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_le_A_SIGNED_1_B_SIGNED_0_A_WIDTH_10_B_WIDTH_1_Y_WIDTH_8.v; hierarchy -top sat_le_A_SIGNED_1_B_SIGNED_0_A_WIDTH_10_B_WIDTH_1_Y_WIDTH_8; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_le_A_SIGNED_1_B_SIGNED_0_A_WIDTH_10_B_WIDTH_1_Y_WIDTH_8' -q -q 2>/dev/null || echo sat_le_A_SIGNED_1_B_SIGNED_0_A_WIDTH_10_B_WIDTH_1_Y_WIDTH_8 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_le_A_SIGNED_1_B_SIGNED_1_A_WIDTH_10_B_WIDTH_1_Y_WIDTH_8.v; hierarchy -top sat_le_A_SIGNED_1_B_SIGNED_1_A_WIDTH_10_B_WIDTH_1_Y_WIDTH_8; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_le_A_SIGNED_1_B_SIGNED_1_A_WIDTH_10_B_WIDTH_1_Y_WIDTH_8' -q -q 2>/dev/null || echo sat_le_A_SIGNED_1_B_SIGNED_1_A_WIDTH_10_B_WIDTH_1_Y_WIDTH_8 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_le_A_SIGNED_0_B_SIGNED_0_A_WIDTH_7_B_WIDTH_2_Y_WIDTH_3.v; hierarchy -top sat_le_A_SIGNED_0_B_SIGNED_0_A_WIDTH_7_B_WIDTH_2_Y_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_le_A_SIGNED_0_B_SIGNED_0_A_WIDTH_7_B_WIDTH_2_Y_WIDTH_3' -q -q 2>/dev/null || echo sat_le_A_SIGNED_0_B_SIGNED_0_A_WIDTH_7_B_WIDTH_2_Y_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_le_A_SIGNED_0_B_SIGNED_1_A_WIDTH_7_B_WIDTH_2_Y_WIDTH_3.v; hierarchy -top sat_le_A_SIGNED_0_B_SIGNED_1_A_WIDTH_7_B_WIDTH_2_Y_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_le_A_SIGNED_0_B_SIGNED_1_A_WIDTH_7_B_WIDTH_2_Y_WIDTH_3' -q -q 2>/dev/null || echo sat_le_A_SIGNED_0_B_SIGNED_1_A_WIDTH_7_B_WIDTH_2_Y_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_le_A_SIGNED_1_B_SIGNED_0_A_WIDTH_7_B_WIDTH_2_Y_WIDTH_3.v; hierarchy -top sat_le_A_SIGNED_1_B_SIGNED_0_A_WIDTH_7_B_WIDTH_2_Y_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_le_A_SIGNED_1_B_SIGNED_0_A_WIDTH_7_B_WIDTH_2_Y_WIDTH_3' -q -q 2>/dev/null || echo sat_le_A_SIGNED_1_B_SIGNED_0_A_WIDTH_7_B_WIDTH_2_Y_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_le_A_SIGNED_1_B_SIGNED_1_A_WIDTH_7_B_WIDTH_2_Y_WIDTH_3.v; hierarchy -top sat_le_A_SIGNED_1_B_SIGNED_1_A_WIDTH_7_B_WIDTH_2_Y_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_le_A_SIGNED_1_B_SIGNED_1_A_WIDTH_7_B_WIDTH_2_Y_WIDTH_3' -q -q 2>/dev/null || echo sat_le_A_SIGNED_1_B_SIGNED_1_A_WIDTH_7_B_WIDTH_2_Y_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_le_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_1_Y_WIDTH_6.v; hierarchy -top sat_le_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_1_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_le_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_1_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_le_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_1_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_le_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_1_Y_WIDTH_6.v; hierarchy -top sat_le_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_1_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_le_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_1_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_le_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_1_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_le_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_1_Y_WIDTH_6.v; hierarchy -top sat_le_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_1_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_le_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_1_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_le_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_1_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_le_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_1_Y_WIDTH_6.v; hierarchy -top sat_le_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_1_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_le_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_1_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_le_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_1_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_le_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_1.v; hierarchy -top sat_le_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_le_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_le_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_le_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_1.v; hierarchy -top sat_le_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_le_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_le_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_le_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_1.v; hierarchy -top sat_le_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_le_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_le_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_le_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_1.v; hierarchy -top sat_le_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_le_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_le_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_le_A_SIGNED_0_B_SIGNED_0_A_WIDTH_1_B_WIDTH_9_Y_WIDTH_5.v; hierarchy -top sat_le_A_SIGNED_0_B_SIGNED_0_A_WIDTH_1_B_WIDTH_9_Y_WIDTH_5; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_le_A_SIGNED_0_B_SIGNED_0_A_WIDTH_1_B_WIDTH_9_Y_WIDTH_5' -q -q 2>/dev/null || echo sat_le_A_SIGNED_0_B_SIGNED_0_A_WIDTH_1_B_WIDTH_9_Y_WIDTH_5 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_le_A_SIGNED_0_B_SIGNED_1_A_WIDTH_1_B_WIDTH_9_Y_WIDTH_5.v; hierarchy -top sat_le_A_SIGNED_0_B_SIGNED_1_A_WIDTH_1_B_WIDTH_9_Y_WIDTH_5; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_le_A_SIGNED_0_B_SIGNED_1_A_WIDTH_1_B_WIDTH_9_Y_WIDTH_5' -q -q 2>/dev/null || echo sat_le_A_SIGNED_0_B_SIGNED_1_A_WIDTH_1_B_WIDTH_9_Y_WIDTH_5 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_le_A_SIGNED_1_B_SIGNED_0_A_WIDTH_1_B_WIDTH_9_Y_WIDTH_5.v; hierarchy -top sat_le_A_SIGNED_1_B_SIGNED_0_A_WIDTH_1_B_WIDTH_9_Y_WIDTH_5; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_le_A_SIGNED_1_B_SIGNED_0_A_WIDTH_1_B_WIDTH_9_Y_WIDTH_5' -q -q 2>/dev/null || echo sat_le_A_SIGNED_1_B_SIGNED_0_A_WIDTH_1_B_WIDTH_9_Y_WIDTH_5 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_le_A_SIGNED_1_B_SIGNED_1_A_WIDTH_1_B_WIDTH_9_Y_WIDTH_5.v; hierarchy -top sat_le_A_SIGNED_1_B_SIGNED_1_A_WIDTH_1_B_WIDTH_9_Y_WIDTH_5; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_le_A_SIGNED_1_B_SIGNED_1_A_WIDTH_1_B_WIDTH_9_Y_WIDTH_5' -q -q 2>/dev/null || echo sat_le_A_SIGNED_1_B_SIGNED_1_A_WIDTH_1_B_WIDTH_9_Y_WIDTH_5 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_le_A_SIGNED_0_B_SIGNED_0_A_WIDTH_1_B_WIDTH_2_Y_WIDTH_7.v; hierarchy -top sat_le_A_SIGNED_0_B_SIGNED_0_A_WIDTH_1_B_WIDTH_2_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_le_A_SIGNED_0_B_SIGNED_0_A_WIDTH_1_B_WIDTH_2_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_le_A_SIGNED_0_B_SIGNED_0_A_WIDTH_1_B_WIDTH_2_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_le_A_SIGNED_0_B_SIGNED_1_A_WIDTH_1_B_WIDTH_2_Y_WIDTH_7.v; hierarchy -top sat_le_A_SIGNED_0_B_SIGNED_1_A_WIDTH_1_B_WIDTH_2_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_le_A_SIGNED_0_B_SIGNED_1_A_WIDTH_1_B_WIDTH_2_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_le_A_SIGNED_0_B_SIGNED_1_A_WIDTH_1_B_WIDTH_2_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_le_A_SIGNED_1_B_SIGNED_0_A_WIDTH_1_B_WIDTH_2_Y_WIDTH_7.v; hierarchy -top sat_le_A_SIGNED_1_B_SIGNED_0_A_WIDTH_1_B_WIDTH_2_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_le_A_SIGNED_1_B_SIGNED_0_A_WIDTH_1_B_WIDTH_2_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_le_A_SIGNED_1_B_SIGNED_0_A_WIDTH_1_B_WIDTH_2_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_le_A_SIGNED_1_B_SIGNED_1_A_WIDTH_1_B_WIDTH_2_Y_WIDTH_7.v; hierarchy -top sat_le_A_SIGNED_1_B_SIGNED_1_A_WIDTH_1_B_WIDTH_2_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_le_A_SIGNED_1_B_SIGNED_1_A_WIDTH_1_B_WIDTH_2_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_le_A_SIGNED_1_B_SIGNED_1_A_WIDTH_1_B_WIDTH_2_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_le_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4.v; hierarchy -top sat_le_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_le_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_le_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_le_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4.v; hierarchy -top sat_le_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_le_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_le_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_le_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4.v; hierarchy -top sat_le_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_le_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_le_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_le_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4.v; hierarchy -top sat_le_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_le_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_le_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_le_A_SIGNED_0_B_SIGNED_0_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_8.v; hierarchy -top sat_le_A_SIGNED_0_B_SIGNED_0_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_8; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_le_A_SIGNED_0_B_SIGNED_0_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_8' -q -q 2>/dev/null || echo sat_le_A_SIGNED_0_B_SIGNED_0_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_8 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_le_A_SIGNED_0_B_SIGNED_1_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_8.v; hierarchy -top sat_le_A_SIGNED_0_B_SIGNED_1_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_8; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_le_A_SIGNED_0_B_SIGNED_1_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_8' -q -q 2>/dev/null || echo sat_le_A_SIGNED_0_B_SIGNED_1_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_8 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_le_A_SIGNED_1_B_SIGNED_0_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_8.v; hierarchy -top sat_le_A_SIGNED_1_B_SIGNED_0_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_8; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_le_A_SIGNED_1_B_SIGNED_0_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_8' -q -q 2>/dev/null || echo sat_le_A_SIGNED_1_B_SIGNED_0_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_8 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_le_A_SIGNED_1_B_SIGNED_1_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_8.v; hierarchy -top sat_le_A_SIGNED_1_B_SIGNED_1_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_8; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_le_A_SIGNED_1_B_SIGNED_1_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_8' -q -q 2>/dev/null || echo sat_le_A_SIGNED_1_B_SIGNED_1_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_8 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_le_A_SIGNED_0_B_SIGNED_0_A_WIDTH_5_B_WIDTH_1_Y_WIDTH_5.v; hierarchy -top sat_le_A_SIGNED_0_B_SIGNED_0_A_WIDTH_5_B_WIDTH_1_Y_WIDTH_5; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_le_A_SIGNED_0_B_SIGNED_0_A_WIDTH_5_B_WIDTH_1_Y_WIDTH_5' -q -q 2>/dev/null || echo sat_le_A_SIGNED_0_B_SIGNED_0_A_WIDTH_5_B_WIDTH_1_Y_WIDTH_5 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_le_A_SIGNED_0_B_SIGNED_1_A_WIDTH_5_B_WIDTH_1_Y_WIDTH_5.v; hierarchy -top sat_le_A_SIGNED_0_B_SIGNED_1_A_WIDTH_5_B_WIDTH_1_Y_WIDTH_5; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_le_A_SIGNED_0_B_SIGNED_1_A_WIDTH_5_B_WIDTH_1_Y_WIDTH_5' -q -q 2>/dev/null || echo sat_le_A_SIGNED_0_B_SIGNED_1_A_WIDTH_5_B_WIDTH_1_Y_WIDTH_5 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_le_A_SIGNED_1_B_SIGNED_0_A_WIDTH_5_B_WIDTH_1_Y_WIDTH_5.v; hierarchy -top sat_le_A_SIGNED_1_B_SIGNED_0_A_WIDTH_5_B_WIDTH_1_Y_WIDTH_5; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_le_A_SIGNED_1_B_SIGNED_0_A_WIDTH_5_B_WIDTH_1_Y_WIDTH_5' -q -q 2>/dev/null || echo sat_le_A_SIGNED_1_B_SIGNED_0_A_WIDTH_5_B_WIDTH_1_Y_WIDTH_5 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_le_A_SIGNED_1_B_SIGNED_1_A_WIDTH_5_B_WIDTH_1_Y_WIDTH_5.v; hierarchy -top sat_le_A_SIGNED_1_B_SIGNED_1_A_WIDTH_5_B_WIDTH_1_Y_WIDTH_5; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_le_A_SIGNED_1_B_SIGNED_1_A_WIDTH_5_B_WIDTH_1_Y_WIDTH_5' -q -q 2>/dev/null || echo sat_le_A_SIGNED_1_B_SIGNED_1_A_WIDTH_5_B_WIDTH_1_Y_WIDTH_5 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_le_A_SIGNED_0_B_SIGNED_0_A_WIDTH_7_B_WIDTH_1_Y_WIDTH_5.v; hierarchy -top sat_le_A_SIGNED_0_B_SIGNED_0_A_WIDTH_7_B_WIDTH_1_Y_WIDTH_5; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_le_A_SIGNED_0_B_SIGNED_0_A_WIDTH_7_B_WIDTH_1_Y_WIDTH_5' -q -q 2>/dev/null || echo sat_le_A_SIGNED_0_B_SIGNED_0_A_WIDTH_7_B_WIDTH_1_Y_WIDTH_5 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_le_A_SIGNED_0_B_SIGNED_1_A_WIDTH_7_B_WIDTH_1_Y_WIDTH_5.v; hierarchy -top sat_le_A_SIGNED_0_B_SIGNED_1_A_WIDTH_7_B_WIDTH_1_Y_WIDTH_5; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_le_A_SIGNED_0_B_SIGNED_1_A_WIDTH_7_B_WIDTH_1_Y_WIDTH_5' -q -q 2>/dev/null || echo sat_le_A_SIGNED_0_B_SIGNED_1_A_WIDTH_7_B_WIDTH_1_Y_WIDTH_5 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_le_A_SIGNED_1_B_SIGNED_0_A_WIDTH_7_B_WIDTH_1_Y_WIDTH_5.v; hierarchy -top sat_le_A_SIGNED_1_B_SIGNED_0_A_WIDTH_7_B_WIDTH_1_Y_WIDTH_5; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_le_A_SIGNED_1_B_SIGNED_0_A_WIDTH_7_B_WIDTH_1_Y_WIDTH_5' -q -q 2>/dev/null || echo sat_le_A_SIGNED_1_B_SIGNED_0_A_WIDTH_7_B_WIDTH_1_Y_WIDTH_5 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_le_A_SIGNED_1_B_SIGNED_1_A_WIDTH_7_B_WIDTH_1_Y_WIDTH_5.v; hierarchy -top sat_le_A_SIGNED_1_B_SIGNED_1_A_WIDTH_7_B_WIDTH_1_Y_WIDTH_5; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_le_A_SIGNED_1_B_SIGNED_1_A_WIDTH_7_B_WIDTH_1_Y_WIDTH_5' -q -q 2>/dev/null || echo sat_le_A_SIGNED_1_B_SIGNED_1_A_WIDTH_7_B_WIDTH_1_Y_WIDTH_5 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_le_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_2.v; hierarchy -top sat_le_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_le_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_le_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_le_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_2.v; hierarchy -top sat_le_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_le_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_le_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_le_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_2.v; hierarchy -top sat_le_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_le_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_le_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_le_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_2.v; hierarchy -top sat_le_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_le_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_le_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_le_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_5.v; hierarchy -top sat_le_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_5; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_le_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_5' -q -q 2>/dev/null || echo sat_le_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_5 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_le_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_5.v; hierarchy -top sat_le_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_5; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_le_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_5' -q -q 2>/dev/null || echo sat_le_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_5 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_le_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_5.v; hierarchy -top sat_le_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_5; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_le_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_5' -q -q 2>/dev/null || echo sat_le_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_5 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_le_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_5.v; hierarchy -top sat_le_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_5; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_le_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_5' -q -q 2>/dev/null || echo sat_le_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_5 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_le_A_SIGNED_0_B_SIGNED_0_A_WIDTH_9_B_WIDTH_5_Y_WIDTH_3.v; hierarchy -top sat_le_A_SIGNED_0_B_SIGNED_0_A_WIDTH_9_B_WIDTH_5_Y_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_le_A_SIGNED_0_B_SIGNED_0_A_WIDTH_9_B_WIDTH_5_Y_WIDTH_3' -q -q 2>/dev/null || echo sat_le_A_SIGNED_0_B_SIGNED_0_A_WIDTH_9_B_WIDTH_5_Y_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_le_A_SIGNED_0_B_SIGNED_1_A_WIDTH_9_B_WIDTH_5_Y_WIDTH_3.v; hierarchy -top sat_le_A_SIGNED_0_B_SIGNED_1_A_WIDTH_9_B_WIDTH_5_Y_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_le_A_SIGNED_0_B_SIGNED_1_A_WIDTH_9_B_WIDTH_5_Y_WIDTH_3' -q -q 2>/dev/null || echo sat_le_A_SIGNED_0_B_SIGNED_1_A_WIDTH_9_B_WIDTH_5_Y_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_le_A_SIGNED_1_B_SIGNED_0_A_WIDTH_9_B_WIDTH_5_Y_WIDTH_3.v; hierarchy -top sat_le_A_SIGNED_1_B_SIGNED_0_A_WIDTH_9_B_WIDTH_5_Y_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_le_A_SIGNED_1_B_SIGNED_0_A_WIDTH_9_B_WIDTH_5_Y_WIDTH_3' -q -q 2>/dev/null || echo sat_le_A_SIGNED_1_B_SIGNED_0_A_WIDTH_9_B_WIDTH_5_Y_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_le_A_SIGNED_1_B_SIGNED_1_A_WIDTH_9_B_WIDTH_5_Y_WIDTH_3.v; hierarchy -top sat_le_A_SIGNED_1_B_SIGNED_1_A_WIDTH_9_B_WIDTH_5_Y_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_le_A_SIGNED_1_B_SIGNED_1_A_WIDTH_9_B_WIDTH_5_Y_WIDTH_3' -q -q 2>/dev/null || echo sat_le_A_SIGNED_1_B_SIGNED_1_A_WIDTH_9_B_WIDTH_5_Y_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_le_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_10.v; hierarchy -top sat_le_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_10; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_le_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_10' -q -q 2>/dev/null || echo sat_le_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_10 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_le_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_10.v; hierarchy -top sat_le_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_10; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_le_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_10' -q -q 2>/dev/null || echo sat_le_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_10 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_le_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_10.v; hierarchy -top sat_le_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_10; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_le_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_10' -q -q 2>/dev/null || echo sat_le_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_10 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_le_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_10.v; hierarchy -top sat_le_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_10; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_le_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_10' -q -q 2>/dev/null || echo sat_le_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_10 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_le_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1.v; hierarchy -top sat_le_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_le_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_le_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_le_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1.v; hierarchy -top sat_le_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_le_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_le_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_le_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1.v; hierarchy -top sat_le_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_le_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_le_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_le_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1.v; hierarchy -top sat_le_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_le_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_le_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_le_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_2.v; hierarchy -top sat_le_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_le_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_le_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_le_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_2.v; hierarchy -top sat_le_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_le_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_le_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_le_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_2.v; hierarchy -top sat_le_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_le_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_le_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_le_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_2.v; hierarchy -top sat_le_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_le_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_le_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_le_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_5_Y_WIDTH_2.v; hierarchy -top sat_le_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_5_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_le_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_5_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_le_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_5_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_le_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_5_Y_WIDTH_2.v; hierarchy -top sat_le_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_5_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_le_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_5_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_le_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_5_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_le_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_5_Y_WIDTH_2.v; hierarchy -top sat_le_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_5_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_le_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_5_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_le_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_5_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_le_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_5_Y_WIDTH_2.v; hierarchy -top sat_le_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_5_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_le_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_5_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_le_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_5_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_le_A_SIGNED_0_B_SIGNED_0_A_WIDTH_1_B_WIDTH_5_Y_WIDTH_3.v; hierarchy -top sat_le_A_SIGNED_0_B_SIGNED_0_A_WIDTH_1_B_WIDTH_5_Y_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_le_A_SIGNED_0_B_SIGNED_0_A_WIDTH_1_B_WIDTH_5_Y_WIDTH_3' -q -q 2>/dev/null || echo sat_le_A_SIGNED_0_B_SIGNED_0_A_WIDTH_1_B_WIDTH_5_Y_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_le_A_SIGNED_0_B_SIGNED_1_A_WIDTH_1_B_WIDTH_5_Y_WIDTH_3.v; hierarchy -top sat_le_A_SIGNED_0_B_SIGNED_1_A_WIDTH_1_B_WIDTH_5_Y_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_le_A_SIGNED_0_B_SIGNED_1_A_WIDTH_1_B_WIDTH_5_Y_WIDTH_3' -q -q 2>/dev/null || echo sat_le_A_SIGNED_0_B_SIGNED_1_A_WIDTH_1_B_WIDTH_5_Y_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_le_A_SIGNED_1_B_SIGNED_0_A_WIDTH_1_B_WIDTH_5_Y_WIDTH_3.v; hierarchy -top sat_le_A_SIGNED_1_B_SIGNED_0_A_WIDTH_1_B_WIDTH_5_Y_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_le_A_SIGNED_1_B_SIGNED_0_A_WIDTH_1_B_WIDTH_5_Y_WIDTH_3' -q -q 2>/dev/null || echo sat_le_A_SIGNED_1_B_SIGNED_0_A_WIDTH_1_B_WIDTH_5_Y_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_le_A_SIGNED_1_B_SIGNED_1_A_WIDTH_1_B_WIDTH_5_Y_WIDTH_3.v; hierarchy -top sat_le_A_SIGNED_1_B_SIGNED_1_A_WIDTH_1_B_WIDTH_5_Y_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_le_A_SIGNED_1_B_SIGNED_1_A_WIDTH_1_B_WIDTH_5_Y_WIDTH_3' -q -q 2>/dev/null || echo sat_le_A_SIGNED_1_B_SIGNED_1_A_WIDTH_1_B_WIDTH_5_Y_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_le_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_8_Y_WIDTH_9.v; hierarchy -top sat_le_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_8_Y_WIDTH_9; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_le_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_8_Y_WIDTH_9' -q -q 2>/dev/null || echo sat_le_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_8_Y_WIDTH_9 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_le_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_8_Y_WIDTH_9.v; hierarchy -top sat_le_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_8_Y_WIDTH_9; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_le_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_8_Y_WIDTH_9' -q -q 2>/dev/null || echo sat_le_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_8_Y_WIDTH_9 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_le_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_8_Y_WIDTH_9.v; hierarchy -top sat_le_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_8_Y_WIDTH_9; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_le_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_8_Y_WIDTH_9' -q -q 2>/dev/null || echo sat_le_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_8_Y_WIDTH_9 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_le_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_8_Y_WIDTH_9.v; hierarchy -top sat_le_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_8_Y_WIDTH_9; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_le_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_8_Y_WIDTH_9' -q -q 2>/dev/null || echo sat_le_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_8_Y_WIDTH_9 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_le_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_7_Y_WIDTH_2.v; hierarchy -top sat_le_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_7_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_le_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_7_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_le_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_7_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_le_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_7_Y_WIDTH_2.v; hierarchy -top sat_le_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_7_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_le_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_7_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_le_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_7_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_le_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_7_Y_WIDTH_2.v; hierarchy -top sat_le_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_7_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_le_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_7_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_le_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_7_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_le_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_7_Y_WIDTH_2.v; hierarchy -top sat_le_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_7_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_le_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_7_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_le_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_7_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_le_A_SIGNED_0_B_SIGNED_0_A_WIDTH_10_B_WIDTH_2_Y_WIDTH_2.v; hierarchy -top sat_le_A_SIGNED_0_B_SIGNED_0_A_WIDTH_10_B_WIDTH_2_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_le_A_SIGNED_0_B_SIGNED_0_A_WIDTH_10_B_WIDTH_2_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_le_A_SIGNED_0_B_SIGNED_0_A_WIDTH_10_B_WIDTH_2_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_le_A_SIGNED_0_B_SIGNED_1_A_WIDTH_10_B_WIDTH_2_Y_WIDTH_2.v; hierarchy -top sat_le_A_SIGNED_0_B_SIGNED_1_A_WIDTH_10_B_WIDTH_2_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_le_A_SIGNED_0_B_SIGNED_1_A_WIDTH_10_B_WIDTH_2_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_le_A_SIGNED_0_B_SIGNED_1_A_WIDTH_10_B_WIDTH_2_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_le_A_SIGNED_1_B_SIGNED_0_A_WIDTH_10_B_WIDTH_2_Y_WIDTH_2.v; hierarchy -top sat_le_A_SIGNED_1_B_SIGNED_0_A_WIDTH_10_B_WIDTH_2_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_le_A_SIGNED_1_B_SIGNED_0_A_WIDTH_10_B_WIDTH_2_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_le_A_SIGNED_1_B_SIGNED_0_A_WIDTH_10_B_WIDTH_2_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_le_A_SIGNED_1_B_SIGNED_1_A_WIDTH_10_B_WIDTH_2_Y_WIDTH_2.v; hierarchy -top sat_le_A_SIGNED_1_B_SIGNED_1_A_WIDTH_10_B_WIDTH_2_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_le_A_SIGNED_1_B_SIGNED_1_A_WIDTH_10_B_WIDTH_2_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_le_A_SIGNED_1_B_SIGNED_1_A_WIDTH_10_B_WIDTH_2_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_le_A_SIGNED_0_B_SIGNED_0_A_WIDTH_1_B_WIDTH_6_Y_WIDTH_7.v; hierarchy -top sat_le_A_SIGNED_0_B_SIGNED_0_A_WIDTH_1_B_WIDTH_6_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_le_A_SIGNED_0_B_SIGNED_0_A_WIDTH_1_B_WIDTH_6_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_le_A_SIGNED_0_B_SIGNED_0_A_WIDTH_1_B_WIDTH_6_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_le_A_SIGNED_0_B_SIGNED_1_A_WIDTH_1_B_WIDTH_6_Y_WIDTH_7.v; hierarchy -top sat_le_A_SIGNED_0_B_SIGNED_1_A_WIDTH_1_B_WIDTH_6_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_le_A_SIGNED_0_B_SIGNED_1_A_WIDTH_1_B_WIDTH_6_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_le_A_SIGNED_0_B_SIGNED_1_A_WIDTH_1_B_WIDTH_6_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_le_A_SIGNED_1_B_SIGNED_0_A_WIDTH_1_B_WIDTH_6_Y_WIDTH_7.v; hierarchy -top sat_le_A_SIGNED_1_B_SIGNED_0_A_WIDTH_1_B_WIDTH_6_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_le_A_SIGNED_1_B_SIGNED_0_A_WIDTH_1_B_WIDTH_6_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_le_A_SIGNED_1_B_SIGNED_0_A_WIDTH_1_B_WIDTH_6_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_le_A_SIGNED_1_B_SIGNED_1_A_WIDTH_1_B_WIDTH_6_Y_WIDTH_7.v; hierarchy -top sat_le_A_SIGNED_1_B_SIGNED_1_A_WIDTH_1_B_WIDTH_6_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_le_A_SIGNED_1_B_SIGNED_1_A_WIDTH_1_B_WIDTH_6_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_le_A_SIGNED_1_B_SIGNED_1_A_WIDTH_1_B_WIDTH_6_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_le_A_SIGNED_0_B_SIGNED_0_A_WIDTH_8_B_WIDTH_10_Y_WIDTH_2.v; hierarchy -top sat_le_A_SIGNED_0_B_SIGNED_0_A_WIDTH_8_B_WIDTH_10_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_le_A_SIGNED_0_B_SIGNED_0_A_WIDTH_8_B_WIDTH_10_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_le_A_SIGNED_0_B_SIGNED_0_A_WIDTH_8_B_WIDTH_10_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_le_A_SIGNED_0_B_SIGNED_1_A_WIDTH_8_B_WIDTH_10_Y_WIDTH_2.v; hierarchy -top sat_le_A_SIGNED_0_B_SIGNED_1_A_WIDTH_8_B_WIDTH_10_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_le_A_SIGNED_0_B_SIGNED_1_A_WIDTH_8_B_WIDTH_10_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_le_A_SIGNED_0_B_SIGNED_1_A_WIDTH_8_B_WIDTH_10_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_le_A_SIGNED_1_B_SIGNED_0_A_WIDTH_8_B_WIDTH_10_Y_WIDTH_2.v; hierarchy -top sat_le_A_SIGNED_1_B_SIGNED_0_A_WIDTH_8_B_WIDTH_10_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_le_A_SIGNED_1_B_SIGNED_0_A_WIDTH_8_B_WIDTH_10_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_le_A_SIGNED_1_B_SIGNED_0_A_WIDTH_8_B_WIDTH_10_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_le_A_SIGNED_1_B_SIGNED_1_A_WIDTH_8_B_WIDTH_10_Y_WIDTH_2.v; hierarchy -top sat_le_A_SIGNED_1_B_SIGNED_1_A_WIDTH_8_B_WIDTH_10_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_le_A_SIGNED_1_B_SIGNED_1_A_WIDTH_8_B_WIDTH_10_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_le_A_SIGNED_1_B_SIGNED_1_A_WIDTH_8_B_WIDTH_10_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_le_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_9.v; hierarchy -top sat_le_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_9; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_le_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_9' -q -q 2>/dev/null || echo sat_le_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_9 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_le_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_9.v; hierarchy -top sat_le_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_9; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_le_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_9' -q -q 2>/dev/null || echo sat_le_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_9 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_le_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_9.v; hierarchy -top sat_le_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_9; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_le_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_9' -q -q 2>/dev/null || echo sat_le_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_9 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_le_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_9.v; hierarchy -top sat_le_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_9; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_le_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_9' -q -q 2>/dev/null || echo sat_le_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_9 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_le_A_SIGNED_0_B_SIGNED_0_A_WIDTH_8_B_WIDTH_2_Y_WIDTH_2.v; hierarchy -top sat_le_A_SIGNED_0_B_SIGNED_0_A_WIDTH_8_B_WIDTH_2_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_le_A_SIGNED_0_B_SIGNED_0_A_WIDTH_8_B_WIDTH_2_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_le_A_SIGNED_0_B_SIGNED_0_A_WIDTH_8_B_WIDTH_2_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_le_A_SIGNED_0_B_SIGNED_1_A_WIDTH_8_B_WIDTH_2_Y_WIDTH_2.v; hierarchy -top sat_le_A_SIGNED_0_B_SIGNED_1_A_WIDTH_8_B_WIDTH_2_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_le_A_SIGNED_0_B_SIGNED_1_A_WIDTH_8_B_WIDTH_2_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_le_A_SIGNED_0_B_SIGNED_1_A_WIDTH_8_B_WIDTH_2_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_le_A_SIGNED_1_B_SIGNED_0_A_WIDTH_8_B_WIDTH_2_Y_WIDTH_2.v; hierarchy -top sat_le_A_SIGNED_1_B_SIGNED_0_A_WIDTH_8_B_WIDTH_2_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_le_A_SIGNED_1_B_SIGNED_0_A_WIDTH_8_B_WIDTH_2_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_le_A_SIGNED_1_B_SIGNED_0_A_WIDTH_8_B_WIDTH_2_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_le_A_SIGNED_1_B_SIGNED_1_A_WIDTH_8_B_WIDTH_2_Y_WIDTH_2.v; hierarchy -top sat_le_A_SIGNED_1_B_SIGNED_1_A_WIDTH_8_B_WIDTH_2_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_le_A_SIGNED_1_B_SIGNED_1_A_WIDTH_8_B_WIDTH_2_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_le_A_SIGNED_1_B_SIGNED_1_A_WIDTH_8_B_WIDTH_2_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_le_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_6.v; hierarchy -top sat_le_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_le_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_le_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_le_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_6.v; hierarchy -top sat_le_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_le_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_le_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_le_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_6.v; hierarchy -top sat_le_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_le_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_le_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_le_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_6.v; hierarchy -top sat_le_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_le_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_le_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_le_A_SIGNED_0_B_SIGNED_0_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_1.v; hierarchy -top sat_le_A_SIGNED_0_B_SIGNED_0_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_le_A_SIGNED_0_B_SIGNED_0_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_le_A_SIGNED_0_B_SIGNED_0_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_le_A_SIGNED_0_B_SIGNED_1_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_1.v; hierarchy -top sat_le_A_SIGNED_0_B_SIGNED_1_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_le_A_SIGNED_0_B_SIGNED_1_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_le_A_SIGNED_0_B_SIGNED_1_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_le_A_SIGNED_1_B_SIGNED_0_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_1.v; hierarchy -top sat_le_A_SIGNED_1_B_SIGNED_0_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_le_A_SIGNED_1_B_SIGNED_0_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_le_A_SIGNED_1_B_SIGNED_0_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_le_A_SIGNED_1_B_SIGNED_1_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_1.v; hierarchy -top sat_le_A_SIGNED_1_B_SIGNED_1_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_le_A_SIGNED_1_B_SIGNED_1_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_le_A_SIGNED_1_B_SIGNED_1_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_le_A_SIGNED_0_B_SIGNED_0_A_WIDTH_10_B_WIDTH_6_Y_WIDTH_8.v; hierarchy -top sat_le_A_SIGNED_0_B_SIGNED_0_A_WIDTH_10_B_WIDTH_6_Y_WIDTH_8; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_le_A_SIGNED_0_B_SIGNED_0_A_WIDTH_10_B_WIDTH_6_Y_WIDTH_8' -q -q 2>/dev/null || echo sat_le_A_SIGNED_0_B_SIGNED_0_A_WIDTH_10_B_WIDTH_6_Y_WIDTH_8 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_le_A_SIGNED_0_B_SIGNED_1_A_WIDTH_10_B_WIDTH_6_Y_WIDTH_8.v; hierarchy -top sat_le_A_SIGNED_0_B_SIGNED_1_A_WIDTH_10_B_WIDTH_6_Y_WIDTH_8; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_le_A_SIGNED_0_B_SIGNED_1_A_WIDTH_10_B_WIDTH_6_Y_WIDTH_8' -q -q 2>/dev/null || echo sat_le_A_SIGNED_0_B_SIGNED_1_A_WIDTH_10_B_WIDTH_6_Y_WIDTH_8 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_le_A_SIGNED_1_B_SIGNED_0_A_WIDTH_10_B_WIDTH_6_Y_WIDTH_8.v; hierarchy -top sat_le_A_SIGNED_1_B_SIGNED_0_A_WIDTH_10_B_WIDTH_6_Y_WIDTH_8; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_le_A_SIGNED_1_B_SIGNED_0_A_WIDTH_10_B_WIDTH_6_Y_WIDTH_8' -q -q 2>/dev/null || echo sat_le_A_SIGNED_1_B_SIGNED_0_A_WIDTH_10_B_WIDTH_6_Y_WIDTH_8 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_le_A_SIGNED_1_B_SIGNED_1_A_WIDTH_10_B_WIDTH_6_Y_WIDTH_8.v; hierarchy -top sat_le_A_SIGNED_1_B_SIGNED_1_A_WIDTH_10_B_WIDTH_6_Y_WIDTH_8; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_le_A_SIGNED_1_B_SIGNED_1_A_WIDTH_10_B_WIDTH_6_Y_WIDTH_8' -q -q 2>/dev/null || echo sat_le_A_SIGNED_1_B_SIGNED_1_A_WIDTH_10_B_WIDTH_6_Y_WIDTH_8 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_le_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_3.v; hierarchy -top sat_le_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_le_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_3' -q -q 2>/dev/null || echo sat_le_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_le_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_3.v; hierarchy -top sat_le_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_le_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_3' -q -q 2>/dev/null || echo sat_le_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_le_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_3.v; hierarchy -top sat_le_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_le_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_3' -q -q 2>/dev/null || echo sat_le_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_le_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_3.v; hierarchy -top sat_le_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_le_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_3' -q -q 2>/dev/null || echo sat_le_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_le_A_SIGNED_0_B_SIGNED_0_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_5.v; hierarchy -top sat_le_A_SIGNED_0_B_SIGNED_0_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_5; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_le_A_SIGNED_0_B_SIGNED_0_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_5' -q -q 2>/dev/null || echo sat_le_A_SIGNED_0_B_SIGNED_0_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_5 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_le_A_SIGNED_0_B_SIGNED_1_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_5.v; hierarchy -top sat_le_A_SIGNED_0_B_SIGNED_1_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_5; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_le_A_SIGNED_0_B_SIGNED_1_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_5' -q -q 2>/dev/null || echo sat_le_A_SIGNED_0_B_SIGNED_1_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_5 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_le_A_SIGNED_1_B_SIGNED_0_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_5.v; hierarchy -top sat_le_A_SIGNED_1_B_SIGNED_0_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_5; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_le_A_SIGNED_1_B_SIGNED_0_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_5' -q -q 2>/dev/null || echo sat_le_A_SIGNED_1_B_SIGNED_0_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_5 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_le_A_SIGNED_1_B_SIGNED_1_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_5.v; hierarchy -top sat_le_A_SIGNED_1_B_SIGNED_1_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_5; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_le_A_SIGNED_1_B_SIGNED_1_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_5' -q -q 2>/dev/null || echo sat_le_A_SIGNED_1_B_SIGNED_1_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_5 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_le_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_7_Y_WIDTH_7.v; hierarchy -top sat_le_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_7_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_le_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_7_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_le_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_7_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_le_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_7_Y_WIDTH_7.v; hierarchy -top sat_le_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_7_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_le_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_7_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_le_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_7_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_le_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_7_Y_WIDTH_7.v; hierarchy -top sat_le_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_7_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_le_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_7_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_le_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_7_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_le_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_7_Y_WIDTH_7.v; hierarchy -top sat_le_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_7_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_le_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_7_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_le_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_7_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_le_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_1_Y_WIDTH_1.v; hierarchy -top sat_le_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_1_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_le_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_1_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_le_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_1_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_le_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_1_Y_WIDTH_1.v; hierarchy -top sat_le_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_1_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_le_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_1_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_le_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_1_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_le_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_1_Y_WIDTH_1.v; hierarchy -top sat_le_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_1_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_le_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_1_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_le_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_1_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_le_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_1_Y_WIDTH_1.v; hierarchy -top sat_le_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_1_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_le_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_1_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_le_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_1_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_le_A_SIGNED_0_B_SIGNED_0_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_7.v; hierarchy -top sat_le_A_SIGNED_0_B_SIGNED_0_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_le_A_SIGNED_0_B_SIGNED_0_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_le_A_SIGNED_0_B_SIGNED_0_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_le_A_SIGNED_0_B_SIGNED_1_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_7.v; hierarchy -top sat_le_A_SIGNED_0_B_SIGNED_1_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_le_A_SIGNED_0_B_SIGNED_1_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_le_A_SIGNED_0_B_SIGNED_1_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_le_A_SIGNED_1_B_SIGNED_0_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_7.v; hierarchy -top sat_le_A_SIGNED_1_B_SIGNED_0_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_le_A_SIGNED_1_B_SIGNED_0_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_le_A_SIGNED_1_B_SIGNED_0_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_le_A_SIGNED_1_B_SIGNED_1_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_7.v; hierarchy -top sat_le_A_SIGNED_1_B_SIGNED_1_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_le_A_SIGNED_1_B_SIGNED_1_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_le_A_SIGNED_1_B_SIGNED_1_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_le_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_7.v; hierarchy -top sat_le_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_le_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_le_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_le_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_7.v; hierarchy -top sat_le_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_le_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_le_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_le_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_7.v; hierarchy -top sat_le_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_le_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_le_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_le_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_7.v; hierarchy -top sat_le_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_le_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_le_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_le_A_SIGNED_0_B_SIGNED_0_A_WIDTH_8_B_WIDTH_9_Y_WIDTH_8.v; hierarchy -top sat_le_A_SIGNED_0_B_SIGNED_0_A_WIDTH_8_B_WIDTH_9_Y_WIDTH_8; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_le_A_SIGNED_0_B_SIGNED_0_A_WIDTH_8_B_WIDTH_9_Y_WIDTH_8' -q -q 2>/dev/null || echo sat_le_A_SIGNED_0_B_SIGNED_0_A_WIDTH_8_B_WIDTH_9_Y_WIDTH_8 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_le_A_SIGNED_0_B_SIGNED_1_A_WIDTH_8_B_WIDTH_9_Y_WIDTH_8.v; hierarchy -top sat_le_A_SIGNED_0_B_SIGNED_1_A_WIDTH_8_B_WIDTH_9_Y_WIDTH_8; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_le_A_SIGNED_0_B_SIGNED_1_A_WIDTH_8_B_WIDTH_9_Y_WIDTH_8' -q -q 2>/dev/null || echo sat_le_A_SIGNED_0_B_SIGNED_1_A_WIDTH_8_B_WIDTH_9_Y_WIDTH_8 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_le_A_SIGNED_1_B_SIGNED_0_A_WIDTH_8_B_WIDTH_9_Y_WIDTH_8.v; hierarchy -top sat_le_A_SIGNED_1_B_SIGNED_0_A_WIDTH_8_B_WIDTH_9_Y_WIDTH_8; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_le_A_SIGNED_1_B_SIGNED_0_A_WIDTH_8_B_WIDTH_9_Y_WIDTH_8' -q -q 2>/dev/null || echo sat_le_A_SIGNED_1_B_SIGNED_0_A_WIDTH_8_B_WIDTH_9_Y_WIDTH_8 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_le_A_SIGNED_1_B_SIGNED_1_A_WIDTH_8_B_WIDTH_9_Y_WIDTH_8.v; hierarchy -top sat_le_A_SIGNED_1_B_SIGNED_1_A_WIDTH_8_B_WIDTH_9_Y_WIDTH_8; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_le_A_SIGNED_1_B_SIGNED_1_A_WIDTH_8_B_WIDTH_9_Y_WIDTH_8' -q -q 2>/dev/null || echo sat_le_A_SIGNED_1_B_SIGNED_1_A_WIDTH_8_B_WIDTH_9_Y_WIDTH_8 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_le_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_5_Y_WIDTH_7.v; hierarchy -top sat_le_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_5_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_le_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_5_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_le_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_5_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_le_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_5_Y_WIDTH_7.v; hierarchy -top sat_le_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_5_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_le_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_5_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_le_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_5_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_le_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_5_Y_WIDTH_7.v; hierarchy -top sat_le_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_5_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_le_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_5_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_le_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_5_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_le_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_5_Y_WIDTH_7.v; hierarchy -top sat_le_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_5_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_le_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_5_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_le_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_5_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_le_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_4.v; hierarchy -top sat_le_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_le_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_le_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_le_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_4.v; hierarchy -top sat_le_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_le_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_le_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_le_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_4.v; hierarchy -top sat_le_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_le_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_le_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_le_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_4.v; hierarchy -top sat_le_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_le_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_le_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_le_A_SIGNED_0_B_SIGNED_0_A_WIDTH_9_B_WIDTH_4_Y_WIDTH_7.v; hierarchy -top sat_le_A_SIGNED_0_B_SIGNED_0_A_WIDTH_9_B_WIDTH_4_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_le_A_SIGNED_0_B_SIGNED_0_A_WIDTH_9_B_WIDTH_4_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_le_A_SIGNED_0_B_SIGNED_0_A_WIDTH_9_B_WIDTH_4_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_le_A_SIGNED_0_B_SIGNED_1_A_WIDTH_9_B_WIDTH_4_Y_WIDTH_7.v; hierarchy -top sat_le_A_SIGNED_0_B_SIGNED_1_A_WIDTH_9_B_WIDTH_4_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_le_A_SIGNED_0_B_SIGNED_1_A_WIDTH_9_B_WIDTH_4_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_le_A_SIGNED_0_B_SIGNED_1_A_WIDTH_9_B_WIDTH_4_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_le_A_SIGNED_1_B_SIGNED_0_A_WIDTH_9_B_WIDTH_4_Y_WIDTH_7.v; hierarchy -top sat_le_A_SIGNED_1_B_SIGNED_0_A_WIDTH_9_B_WIDTH_4_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_le_A_SIGNED_1_B_SIGNED_0_A_WIDTH_9_B_WIDTH_4_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_le_A_SIGNED_1_B_SIGNED_0_A_WIDTH_9_B_WIDTH_4_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_le_A_SIGNED_1_B_SIGNED_1_A_WIDTH_9_B_WIDTH_4_Y_WIDTH_7.v; hierarchy -top sat_le_A_SIGNED_1_B_SIGNED_1_A_WIDTH_9_B_WIDTH_4_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_le_A_SIGNED_1_B_SIGNED_1_A_WIDTH_9_B_WIDTH_4_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_le_A_SIGNED_1_B_SIGNED_1_A_WIDTH_9_B_WIDTH_4_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_le_A_SIGNED_0_B_SIGNED_0_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_9.v; hierarchy -top sat_le_A_SIGNED_0_B_SIGNED_0_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_9; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_le_A_SIGNED_0_B_SIGNED_0_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_9' -q -q 2>/dev/null || echo sat_le_A_SIGNED_0_B_SIGNED_0_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_9 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_le_A_SIGNED_0_B_SIGNED_1_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_9.v; hierarchy -top sat_le_A_SIGNED_0_B_SIGNED_1_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_9; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_le_A_SIGNED_0_B_SIGNED_1_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_9' -q -q 2>/dev/null || echo sat_le_A_SIGNED_0_B_SIGNED_1_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_9 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_le_A_SIGNED_1_B_SIGNED_0_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_9.v; hierarchy -top sat_le_A_SIGNED_1_B_SIGNED_0_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_9; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_le_A_SIGNED_1_B_SIGNED_0_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_9' -q -q 2>/dev/null || echo sat_le_A_SIGNED_1_B_SIGNED_0_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_9 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_le_A_SIGNED_1_B_SIGNED_1_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_9.v; hierarchy -top sat_le_A_SIGNED_1_B_SIGNED_1_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_9; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_le_A_SIGNED_1_B_SIGNED_1_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_9' -q -q 2>/dev/null || echo sat_le_A_SIGNED_1_B_SIGNED_1_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_9 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_le_A_SIGNED_0_B_SIGNED_0_A_WIDTH_4_B_WIDTH_8_Y_WIDTH_10.v; hierarchy -top sat_le_A_SIGNED_0_B_SIGNED_0_A_WIDTH_4_B_WIDTH_8_Y_WIDTH_10; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_le_A_SIGNED_0_B_SIGNED_0_A_WIDTH_4_B_WIDTH_8_Y_WIDTH_10' -q -q 2>/dev/null || echo sat_le_A_SIGNED_0_B_SIGNED_0_A_WIDTH_4_B_WIDTH_8_Y_WIDTH_10 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_le_A_SIGNED_0_B_SIGNED_1_A_WIDTH_4_B_WIDTH_8_Y_WIDTH_10.v; hierarchy -top sat_le_A_SIGNED_0_B_SIGNED_1_A_WIDTH_4_B_WIDTH_8_Y_WIDTH_10; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_le_A_SIGNED_0_B_SIGNED_1_A_WIDTH_4_B_WIDTH_8_Y_WIDTH_10' -q -q 2>/dev/null || echo sat_le_A_SIGNED_0_B_SIGNED_1_A_WIDTH_4_B_WIDTH_8_Y_WIDTH_10 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_le_A_SIGNED_1_B_SIGNED_0_A_WIDTH_4_B_WIDTH_8_Y_WIDTH_10.v; hierarchy -top sat_le_A_SIGNED_1_B_SIGNED_0_A_WIDTH_4_B_WIDTH_8_Y_WIDTH_10; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_le_A_SIGNED_1_B_SIGNED_0_A_WIDTH_4_B_WIDTH_8_Y_WIDTH_10' -q -q 2>/dev/null || echo sat_le_A_SIGNED_1_B_SIGNED_0_A_WIDTH_4_B_WIDTH_8_Y_WIDTH_10 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_le_A_SIGNED_1_B_SIGNED_1_A_WIDTH_4_B_WIDTH_8_Y_WIDTH_10.v; hierarchy -top sat_le_A_SIGNED_1_B_SIGNED_1_A_WIDTH_4_B_WIDTH_8_Y_WIDTH_10; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_le_A_SIGNED_1_B_SIGNED_1_A_WIDTH_4_B_WIDTH_8_Y_WIDTH_10' -q -q 2>/dev/null || echo sat_le_A_SIGNED_1_B_SIGNED_1_A_WIDTH_4_B_WIDTH_8_Y_WIDTH_10 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_gt_A_SIGNED_0_B_SIGNED_0_A_WIDTH_1_B_WIDTH_1_Y_WIDTH_1.v; hierarchy -top sat_gt_A_SIGNED_0_B_SIGNED_0_A_WIDTH_1_B_WIDTH_1_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_gt_A_SIGNED_0_B_SIGNED_0_A_WIDTH_1_B_WIDTH_1_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_gt_A_SIGNED_0_B_SIGNED_0_A_WIDTH_1_B_WIDTH_1_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_gt_A_SIGNED_0_B_SIGNED_1_A_WIDTH_1_B_WIDTH_1_Y_WIDTH_1.v; hierarchy -top sat_gt_A_SIGNED_0_B_SIGNED_1_A_WIDTH_1_B_WIDTH_1_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_gt_A_SIGNED_0_B_SIGNED_1_A_WIDTH_1_B_WIDTH_1_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_gt_A_SIGNED_0_B_SIGNED_1_A_WIDTH_1_B_WIDTH_1_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_gt_A_SIGNED_1_B_SIGNED_0_A_WIDTH_1_B_WIDTH_1_Y_WIDTH_1.v; hierarchy -top sat_gt_A_SIGNED_1_B_SIGNED_0_A_WIDTH_1_B_WIDTH_1_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_gt_A_SIGNED_1_B_SIGNED_0_A_WIDTH_1_B_WIDTH_1_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_gt_A_SIGNED_1_B_SIGNED_0_A_WIDTH_1_B_WIDTH_1_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_gt_A_SIGNED_1_B_SIGNED_1_A_WIDTH_1_B_WIDTH_1_Y_WIDTH_1.v; hierarchy -top sat_gt_A_SIGNED_1_B_SIGNED_1_A_WIDTH_1_B_WIDTH_1_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_gt_A_SIGNED_1_B_SIGNED_1_A_WIDTH_1_B_WIDTH_1_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_gt_A_SIGNED_1_B_SIGNED_1_A_WIDTH_1_B_WIDTH_1_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_gt_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_4_Y_WIDTH_6.v; hierarchy -top sat_gt_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_4_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_gt_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_4_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_gt_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_4_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_gt_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_4_Y_WIDTH_6.v; hierarchy -top sat_gt_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_4_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_gt_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_4_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_gt_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_4_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_gt_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_4_Y_WIDTH_6.v; hierarchy -top sat_gt_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_4_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_gt_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_4_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_gt_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_4_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_gt_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_4_Y_WIDTH_6.v; hierarchy -top sat_gt_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_4_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_gt_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_4_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_gt_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_4_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_gt_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4.v; hierarchy -top sat_gt_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_gt_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_gt_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_gt_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4.v; hierarchy -top sat_gt_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_gt_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_gt_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_gt_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4.v; hierarchy -top sat_gt_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_gt_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_gt_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_gt_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4.v; hierarchy -top sat_gt_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_gt_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_gt_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_gt_A_SIGNED_0_B_SIGNED_0_A_WIDTH_4_B_WIDTH_3_Y_WIDTH_6.v; hierarchy -top sat_gt_A_SIGNED_0_B_SIGNED_0_A_WIDTH_4_B_WIDTH_3_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_gt_A_SIGNED_0_B_SIGNED_0_A_WIDTH_4_B_WIDTH_3_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_gt_A_SIGNED_0_B_SIGNED_0_A_WIDTH_4_B_WIDTH_3_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_gt_A_SIGNED_0_B_SIGNED_1_A_WIDTH_4_B_WIDTH_3_Y_WIDTH_6.v; hierarchy -top sat_gt_A_SIGNED_0_B_SIGNED_1_A_WIDTH_4_B_WIDTH_3_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_gt_A_SIGNED_0_B_SIGNED_1_A_WIDTH_4_B_WIDTH_3_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_gt_A_SIGNED_0_B_SIGNED_1_A_WIDTH_4_B_WIDTH_3_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_gt_A_SIGNED_1_B_SIGNED_0_A_WIDTH_4_B_WIDTH_3_Y_WIDTH_6.v; hierarchy -top sat_gt_A_SIGNED_1_B_SIGNED_0_A_WIDTH_4_B_WIDTH_3_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_gt_A_SIGNED_1_B_SIGNED_0_A_WIDTH_4_B_WIDTH_3_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_gt_A_SIGNED_1_B_SIGNED_0_A_WIDTH_4_B_WIDTH_3_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_gt_A_SIGNED_1_B_SIGNED_1_A_WIDTH_4_B_WIDTH_3_Y_WIDTH_6.v; hierarchy -top sat_gt_A_SIGNED_1_B_SIGNED_1_A_WIDTH_4_B_WIDTH_3_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_gt_A_SIGNED_1_B_SIGNED_1_A_WIDTH_4_B_WIDTH_3_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_gt_A_SIGNED_1_B_SIGNED_1_A_WIDTH_4_B_WIDTH_3_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_gt_A_SIGNED_0_B_SIGNED_0_A_WIDTH_4_B_WIDTH_6_Y_WIDTH_3.v; hierarchy -top sat_gt_A_SIGNED_0_B_SIGNED_0_A_WIDTH_4_B_WIDTH_6_Y_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_gt_A_SIGNED_0_B_SIGNED_0_A_WIDTH_4_B_WIDTH_6_Y_WIDTH_3' -q -q 2>/dev/null || echo sat_gt_A_SIGNED_0_B_SIGNED_0_A_WIDTH_4_B_WIDTH_6_Y_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_gt_A_SIGNED_0_B_SIGNED_1_A_WIDTH_4_B_WIDTH_6_Y_WIDTH_3.v; hierarchy -top sat_gt_A_SIGNED_0_B_SIGNED_1_A_WIDTH_4_B_WIDTH_6_Y_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_gt_A_SIGNED_0_B_SIGNED_1_A_WIDTH_4_B_WIDTH_6_Y_WIDTH_3' -q -q 2>/dev/null || echo sat_gt_A_SIGNED_0_B_SIGNED_1_A_WIDTH_4_B_WIDTH_6_Y_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_gt_A_SIGNED_1_B_SIGNED_0_A_WIDTH_4_B_WIDTH_6_Y_WIDTH_3.v; hierarchy -top sat_gt_A_SIGNED_1_B_SIGNED_0_A_WIDTH_4_B_WIDTH_6_Y_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_gt_A_SIGNED_1_B_SIGNED_0_A_WIDTH_4_B_WIDTH_6_Y_WIDTH_3' -q -q 2>/dev/null || echo sat_gt_A_SIGNED_1_B_SIGNED_0_A_WIDTH_4_B_WIDTH_6_Y_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_gt_A_SIGNED_1_B_SIGNED_1_A_WIDTH_4_B_WIDTH_6_Y_WIDTH_3.v; hierarchy -top sat_gt_A_SIGNED_1_B_SIGNED_1_A_WIDTH_4_B_WIDTH_6_Y_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_gt_A_SIGNED_1_B_SIGNED_1_A_WIDTH_4_B_WIDTH_6_Y_WIDTH_3' -q -q 2>/dev/null || echo sat_gt_A_SIGNED_1_B_SIGNED_1_A_WIDTH_4_B_WIDTH_6_Y_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_gt_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_4.v; hierarchy -top sat_gt_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_gt_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_gt_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_gt_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_4.v; hierarchy -top sat_gt_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_gt_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_gt_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_gt_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_4.v; hierarchy -top sat_gt_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_gt_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_gt_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_gt_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_4.v; hierarchy -top sat_gt_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_gt_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_gt_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_gt_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_3.v; hierarchy -top sat_gt_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_gt_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_3' -q -q 2>/dev/null || echo sat_gt_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_gt_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_3.v; hierarchy -top sat_gt_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_gt_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_3' -q -q 2>/dev/null || echo sat_gt_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_gt_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_3.v; hierarchy -top sat_gt_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_gt_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_3' -q -q 2>/dev/null || echo sat_gt_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_gt_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_3.v; hierarchy -top sat_gt_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_gt_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_3' -q -q 2>/dev/null || echo sat_gt_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_gt_A_SIGNED_0_B_SIGNED_0_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_1.v; hierarchy -top sat_gt_A_SIGNED_0_B_SIGNED_0_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_gt_A_SIGNED_0_B_SIGNED_0_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_gt_A_SIGNED_0_B_SIGNED_0_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_gt_A_SIGNED_0_B_SIGNED_1_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_1.v; hierarchy -top sat_gt_A_SIGNED_0_B_SIGNED_1_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_gt_A_SIGNED_0_B_SIGNED_1_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_gt_A_SIGNED_0_B_SIGNED_1_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_gt_A_SIGNED_1_B_SIGNED_0_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_1.v; hierarchy -top sat_gt_A_SIGNED_1_B_SIGNED_0_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_gt_A_SIGNED_1_B_SIGNED_0_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_gt_A_SIGNED_1_B_SIGNED_0_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_gt_A_SIGNED_1_B_SIGNED_1_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_1.v; hierarchy -top sat_gt_A_SIGNED_1_B_SIGNED_1_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_gt_A_SIGNED_1_B_SIGNED_1_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_gt_A_SIGNED_1_B_SIGNED_1_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_gt_A_SIGNED_0_B_SIGNED_0_A_WIDTH_8_B_WIDTH_6_Y_WIDTH_1.v; hierarchy -top sat_gt_A_SIGNED_0_B_SIGNED_0_A_WIDTH_8_B_WIDTH_6_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_gt_A_SIGNED_0_B_SIGNED_0_A_WIDTH_8_B_WIDTH_6_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_gt_A_SIGNED_0_B_SIGNED_0_A_WIDTH_8_B_WIDTH_6_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_gt_A_SIGNED_0_B_SIGNED_1_A_WIDTH_8_B_WIDTH_6_Y_WIDTH_1.v; hierarchy -top sat_gt_A_SIGNED_0_B_SIGNED_1_A_WIDTH_8_B_WIDTH_6_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_gt_A_SIGNED_0_B_SIGNED_1_A_WIDTH_8_B_WIDTH_6_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_gt_A_SIGNED_0_B_SIGNED_1_A_WIDTH_8_B_WIDTH_6_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_gt_A_SIGNED_1_B_SIGNED_0_A_WIDTH_8_B_WIDTH_6_Y_WIDTH_1.v; hierarchy -top sat_gt_A_SIGNED_1_B_SIGNED_0_A_WIDTH_8_B_WIDTH_6_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_gt_A_SIGNED_1_B_SIGNED_0_A_WIDTH_8_B_WIDTH_6_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_gt_A_SIGNED_1_B_SIGNED_0_A_WIDTH_8_B_WIDTH_6_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_gt_A_SIGNED_1_B_SIGNED_1_A_WIDTH_8_B_WIDTH_6_Y_WIDTH_1.v; hierarchy -top sat_gt_A_SIGNED_1_B_SIGNED_1_A_WIDTH_8_B_WIDTH_6_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_gt_A_SIGNED_1_B_SIGNED_1_A_WIDTH_8_B_WIDTH_6_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_gt_A_SIGNED_1_B_SIGNED_1_A_WIDTH_8_B_WIDTH_6_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_gt_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1.v; hierarchy -top sat_gt_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_gt_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_gt_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_gt_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1.v; hierarchy -top sat_gt_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_gt_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_gt_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_gt_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1.v; hierarchy -top sat_gt_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_gt_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_gt_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_gt_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1.v; hierarchy -top sat_gt_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_gt_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_gt_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_gt_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_4_Y_WIDTH_6.v; hierarchy -top sat_gt_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_4_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_gt_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_4_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_gt_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_4_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_gt_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_4_Y_WIDTH_6.v; hierarchy -top sat_gt_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_4_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_gt_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_4_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_gt_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_4_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_gt_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_4_Y_WIDTH_6.v; hierarchy -top sat_gt_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_4_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_gt_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_4_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_gt_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_4_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_gt_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_4_Y_WIDTH_6.v; hierarchy -top sat_gt_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_4_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_gt_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_4_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_gt_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_4_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_gt_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_4.v; hierarchy -top sat_gt_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_gt_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_gt_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_gt_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_4.v; hierarchy -top sat_gt_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_gt_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_gt_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_gt_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_4.v; hierarchy -top sat_gt_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_gt_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_gt_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_gt_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_4.v; hierarchy -top sat_gt_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_gt_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_gt_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_gt_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_8_Y_WIDTH_4.v; hierarchy -top sat_gt_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_8_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_gt_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_8_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_gt_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_8_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_gt_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_8_Y_WIDTH_4.v; hierarchy -top sat_gt_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_8_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_gt_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_8_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_gt_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_8_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_gt_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_8_Y_WIDTH_4.v; hierarchy -top sat_gt_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_8_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_gt_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_8_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_gt_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_8_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_gt_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_8_Y_WIDTH_4.v; hierarchy -top sat_gt_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_8_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_gt_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_8_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_gt_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_8_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_gt_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_7.v; hierarchy -top sat_gt_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_gt_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_gt_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_gt_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_7.v; hierarchy -top sat_gt_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_gt_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_gt_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_gt_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_7.v; hierarchy -top sat_gt_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_gt_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_gt_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_gt_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_7.v; hierarchy -top sat_gt_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_gt_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_gt_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_gt_A_SIGNED_0_B_SIGNED_0_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_6.v; hierarchy -top sat_gt_A_SIGNED_0_B_SIGNED_0_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_gt_A_SIGNED_0_B_SIGNED_0_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_gt_A_SIGNED_0_B_SIGNED_0_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_gt_A_SIGNED_0_B_SIGNED_1_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_6.v; hierarchy -top sat_gt_A_SIGNED_0_B_SIGNED_1_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_gt_A_SIGNED_0_B_SIGNED_1_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_gt_A_SIGNED_0_B_SIGNED_1_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_gt_A_SIGNED_1_B_SIGNED_0_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_6.v; hierarchy -top sat_gt_A_SIGNED_1_B_SIGNED_0_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_gt_A_SIGNED_1_B_SIGNED_0_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_gt_A_SIGNED_1_B_SIGNED_0_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_gt_A_SIGNED_1_B_SIGNED_1_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_6.v; hierarchy -top sat_gt_A_SIGNED_1_B_SIGNED_1_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_gt_A_SIGNED_1_B_SIGNED_1_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_gt_A_SIGNED_1_B_SIGNED_1_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_gt_A_SIGNED_0_B_SIGNED_0_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_2.v; hierarchy -top sat_gt_A_SIGNED_0_B_SIGNED_0_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_gt_A_SIGNED_0_B_SIGNED_0_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_gt_A_SIGNED_0_B_SIGNED_0_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_gt_A_SIGNED_0_B_SIGNED_1_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_2.v; hierarchy -top sat_gt_A_SIGNED_0_B_SIGNED_1_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_gt_A_SIGNED_0_B_SIGNED_1_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_gt_A_SIGNED_0_B_SIGNED_1_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_gt_A_SIGNED_1_B_SIGNED_0_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_2.v; hierarchy -top sat_gt_A_SIGNED_1_B_SIGNED_0_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_gt_A_SIGNED_1_B_SIGNED_0_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_gt_A_SIGNED_1_B_SIGNED_0_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_gt_A_SIGNED_1_B_SIGNED_1_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_2.v; hierarchy -top sat_gt_A_SIGNED_1_B_SIGNED_1_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_gt_A_SIGNED_1_B_SIGNED_1_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_gt_A_SIGNED_1_B_SIGNED_1_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_gt_A_SIGNED_0_B_SIGNED_0_A_WIDTH_9_B_WIDTH_8_Y_WIDTH_2.v; hierarchy -top sat_gt_A_SIGNED_0_B_SIGNED_0_A_WIDTH_9_B_WIDTH_8_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_gt_A_SIGNED_0_B_SIGNED_0_A_WIDTH_9_B_WIDTH_8_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_gt_A_SIGNED_0_B_SIGNED_0_A_WIDTH_9_B_WIDTH_8_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_gt_A_SIGNED_0_B_SIGNED_1_A_WIDTH_9_B_WIDTH_8_Y_WIDTH_2.v; hierarchy -top sat_gt_A_SIGNED_0_B_SIGNED_1_A_WIDTH_9_B_WIDTH_8_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_gt_A_SIGNED_0_B_SIGNED_1_A_WIDTH_9_B_WIDTH_8_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_gt_A_SIGNED_0_B_SIGNED_1_A_WIDTH_9_B_WIDTH_8_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_gt_A_SIGNED_1_B_SIGNED_0_A_WIDTH_9_B_WIDTH_8_Y_WIDTH_2.v; hierarchy -top sat_gt_A_SIGNED_1_B_SIGNED_0_A_WIDTH_9_B_WIDTH_8_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_gt_A_SIGNED_1_B_SIGNED_0_A_WIDTH_9_B_WIDTH_8_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_gt_A_SIGNED_1_B_SIGNED_0_A_WIDTH_9_B_WIDTH_8_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_gt_A_SIGNED_1_B_SIGNED_1_A_WIDTH_9_B_WIDTH_8_Y_WIDTH_2.v; hierarchy -top sat_gt_A_SIGNED_1_B_SIGNED_1_A_WIDTH_9_B_WIDTH_8_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_gt_A_SIGNED_1_B_SIGNED_1_A_WIDTH_9_B_WIDTH_8_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_gt_A_SIGNED_1_B_SIGNED_1_A_WIDTH_9_B_WIDTH_8_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_gt_A_SIGNED_0_B_SIGNED_0_A_WIDTH_10_B_WIDTH_1_Y_WIDTH_8.v; hierarchy -top sat_gt_A_SIGNED_0_B_SIGNED_0_A_WIDTH_10_B_WIDTH_1_Y_WIDTH_8; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_gt_A_SIGNED_0_B_SIGNED_0_A_WIDTH_10_B_WIDTH_1_Y_WIDTH_8' -q -q 2>/dev/null || echo sat_gt_A_SIGNED_0_B_SIGNED_0_A_WIDTH_10_B_WIDTH_1_Y_WIDTH_8 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_gt_A_SIGNED_0_B_SIGNED_1_A_WIDTH_10_B_WIDTH_1_Y_WIDTH_8.v; hierarchy -top sat_gt_A_SIGNED_0_B_SIGNED_1_A_WIDTH_10_B_WIDTH_1_Y_WIDTH_8; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_gt_A_SIGNED_0_B_SIGNED_1_A_WIDTH_10_B_WIDTH_1_Y_WIDTH_8' -q -q 2>/dev/null || echo sat_gt_A_SIGNED_0_B_SIGNED_1_A_WIDTH_10_B_WIDTH_1_Y_WIDTH_8 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_gt_A_SIGNED_1_B_SIGNED_0_A_WIDTH_10_B_WIDTH_1_Y_WIDTH_8.v; hierarchy -top sat_gt_A_SIGNED_1_B_SIGNED_0_A_WIDTH_10_B_WIDTH_1_Y_WIDTH_8; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_gt_A_SIGNED_1_B_SIGNED_0_A_WIDTH_10_B_WIDTH_1_Y_WIDTH_8' -q -q 2>/dev/null || echo sat_gt_A_SIGNED_1_B_SIGNED_0_A_WIDTH_10_B_WIDTH_1_Y_WIDTH_8 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_gt_A_SIGNED_1_B_SIGNED_1_A_WIDTH_10_B_WIDTH_1_Y_WIDTH_8.v; hierarchy -top sat_gt_A_SIGNED_1_B_SIGNED_1_A_WIDTH_10_B_WIDTH_1_Y_WIDTH_8; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_gt_A_SIGNED_1_B_SIGNED_1_A_WIDTH_10_B_WIDTH_1_Y_WIDTH_8' -q -q 2>/dev/null || echo sat_gt_A_SIGNED_1_B_SIGNED_1_A_WIDTH_10_B_WIDTH_1_Y_WIDTH_8 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_gt_A_SIGNED_0_B_SIGNED_0_A_WIDTH_7_B_WIDTH_2_Y_WIDTH_3.v; hierarchy -top sat_gt_A_SIGNED_0_B_SIGNED_0_A_WIDTH_7_B_WIDTH_2_Y_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_gt_A_SIGNED_0_B_SIGNED_0_A_WIDTH_7_B_WIDTH_2_Y_WIDTH_3' -q -q 2>/dev/null || echo sat_gt_A_SIGNED_0_B_SIGNED_0_A_WIDTH_7_B_WIDTH_2_Y_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_gt_A_SIGNED_0_B_SIGNED_1_A_WIDTH_7_B_WIDTH_2_Y_WIDTH_3.v; hierarchy -top sat_gt_A_SIGNED_0_B_SIGNED_1_A_WIDTH_7_B_WIDTH_2_Y_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_gt_A_SIGNED_0_B_SIGNED_1_A_WIDTH_7_B_WIDTH_2_Y_WIDTH_3' -q -q 2>/dev/null || echo sat_gt_A_SIGNED_0_B_SIGNED_1_A_WIDTH_7_B_WIDTH_2_Y_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_gt_A_SIGNED_1_B_SIGNED_0_A_WIDTH_7_B_WIDTH_2_Y_WIDTH_3.v; hierarchy -top sat_gt_A_SIGNED_1_B_SIGNED_0_A_WIDTH_7_B_WIDTH_2_Y_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_gt_A_SIGNED_1_B_SIGNED_0_A_WIDTH_7_B_WIDTH_2_Y_WIDTH_3' -q -q 2>/dev/null || echo sat_gt_A_SIGNED_1_B_SIGNED_0_A_WIDTH_7_B_WIDTH_2_Y_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_gt_A_SIGNED_1_B_SIGNED_1_A_WIDTH_7_B_WIDTH_2_Y_WIDTH_3.v; hierarchy -top sat_gt_A_SIGNED_1_B_SIGNED_1_A_WIDTH_7_B_WIDTH_2_Y_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_gt_A_SIGNED_1_B_SIGNED_1_A_WIDTH_7_B_WIDTH_2_Y_WIDTH_3' -q -q 2>/dev/null || echo sat_gt_A_SIGNED_1_B_SIGNED_1_A_WIDTH_7_B_WIDTH_2_Y_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_gt_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_1_Y_WIDTH_6.v; hierarchy -top sat_gt_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_1_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_gt_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_1_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_gt_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_1_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_gt_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_1_Y_WIDTH_6.v; hierarchy -top sat_gt_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_1_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_gt_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_1_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_gt_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_1_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_gt_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_1_Y_WIDTH_6.v; hierarchy -top sat_gt_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_1_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_gt_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_1_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_gt_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_1_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_gt_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_1_Y_WIDTH_6.v; hierarchy -top sat_gt_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_1_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_gt_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_1_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_gt_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_1_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_gt_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_1.v; hierarchy -top sat_gt_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_gt_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_gt_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_gt_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_1.v; hierarchy -top sat_gt_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_gt_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_gt_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_gt_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_1.v; hierarchy -top sat_gt_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_gt_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_gt_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_gt_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_1.v; hierarchy -top sat_gt_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_gt_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_gt_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_gt_A_SIGNED_0_B_SIGNED_0_A_WIDTH_1_B_WIDTH_9_Y_WIDTH_5.v; hierarchy -top sat_gt_A_SIGNED_0_B_SIGNED_0_A_WIDTH_1_B_WIDTH_9_Y_WIDTH_5; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_gt_A_SIGNED_0_B_SIGNED_0_A_WIDTH_1_B_WIDTH_9_Y_WIDTH_5' -q -q 2>/dev/null || echo sat_gt_A_SIGNED_0_B_SIGNED_0_A_WIDTH_1_B_WIDTH_9_Y_WIDTH_5 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_gt_A_SIGNED_0_B_SIGNED_1_A_WIDTH_1_B_WIDTH_9_Y_WIDTH_5.v; hierarchy -top sat_gt_A_SIGNED_0_B_SIGNED_1_A_WIDTH_1_B_WIDTH_9_Y_WIDTH_5; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_gt_A_SIGNED_0_B_SIGNED_1_A_WIDTH_1_B_WIDTH_9_Y_WIDTH_5' -q -q 2>/dev/null || echo sat_gt_A_SIGNED_0_B_SIGNED_1_A_WIDTH_1_B_WIDTH_9_Y_WIDTH_5 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_gt_A_SIGNED_1_B_SIGNED_0_A_WIDTH_1_B_WIDTH_9_Y_WIDTH_5.v; hierarchy -top sat_gt_A_SIGNED_1_B_SIGNED_0_A_WIDTH_1_B_WIDTH_9_Y_WIDTH_5; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_gt_A_SIGNED_1_B_SIGNED_0_A_WIDTH_1_B_WIDTH_9_Y_WIDTH_5' -q -q 2>/dev/null || echo sat_gt_A_SIGNED_1_B_SIGNED_0_A_WIDTH_1_B_WIDTH_9_Y_WIDTH_5 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_gt_A_SIGNED_1_B_SIGNED_1_A_WIDTH_1_B_WIDTH_9_Y_WIDTH_5.v; hierarchy -top sat_gt_A_SIGNED_1_B_SIGNED_1_A_WIDTH_1_B_WIDTH_9_Y_WIDTH_5; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_gt_A_SIGNED_1_B_SIGNED_1_A_WIDTH_1_B_WIDTH_9_Y_WIDTH_5' -q -q 2>/dev/null || echo sat_gt_A_SIGNED_1_B_SIGNED_1_A_WIDTH_1_B_WIDTH_9_Y_WIDTH_5 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_gt_A_SIGNED_0_B_SIGNED_0_A_WIDTH_1_B_WIDTH_2_Y_WIDTH_7.v; hierarchy -top sat_gt_A_SIGNED_0_B_SIGNED_0_A_WIDTH_1_B_WIDTH_2_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_gt_A_SIGNED_0_B_SIGNED_0_A_WIDTH_1_B_WIDTH_2_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_gt_A_SIGNED_0_B_SIGNED_0_A_WIDTH_1_B_WIDTH_2_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_gt_A_SIGNED_0_B_SIGNED_1_A_WIDTH_1_B_WIDTH_2_Y_WIDTH_7.v; hierarchy -top sat_gt_A_SIGNED_0_B_SIGNED_1_A_WIDTH_1_B_WIDTH_2_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_gt_A_SIGNED_0_B_SIGNED_1_A_WIDTH_1_B_WIDTH_2_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_gt_A_SIGNED_0_B_SIGNED_1_A_WIDTH_1_B_WIDTH_2_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_gt_A_SIGNED_1_B_SIGNED_0_A_WIDTH_1_B_WIDTH_2_Y_WIDTH_7.v; hierarchy -top sat_gt_A_SIGNED_1_B_SIGNED_0_A_WIDTH_1_B_WIDTH_2_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_gt_A_SIGNED_1_B_SIGNED_0_A_WIDTH_1_B_WIDTH_2_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_gt_A_SIGNED_1_B_SIGNED_0_A_WIDTH_1_B_WIDTH_2_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_gt_A_SIGNED_1_B_SIGNED_1_A_WIDTH_1_B_WIDTH_2_Y_WIDTH_7.v; hierarchy -top sat_gt_A_SIGNED_1_B_SIGNED_1_A_WIDTH_1_B_WIDTH_2_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_gt_A_SIGNED_1_B_SIGNED_1_A_WIDTH_1_B_WIDTH_2_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_gt_A_SIGNED_1_B_SIGNED_1_A_WIDTH_1_B_WIDTH_2_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_gt_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4.v; hierarchy -top sat_gt_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_gt_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_gt_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_gt_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4.v; hierarchy -top sat_gt_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_gt_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_gt_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_gt_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4.v; hierarchy -top sat_gt_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_gt_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_gt_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_gt_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4.v; hierarchy -top sat_gt_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_gt_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_gt_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_gt_A_SIGNED_0_B_SIGNED_0_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_8.v; hierarchy -top sat_gt_A_SIGNED_0_B_SIGNED_0_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_8; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_gt_A_SIGNED_0_B_SIGNED_0_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_8' -q -q 2>/dev/null || echo sat_gt_A_SIGNED_0_B_SIGNED_0_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_8 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_gt_A_SIGNED_0_B_SIGNED_1_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_8.v; hierarchy -top sat_gt_A_SIGNED_0_B_SIGNED_1_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_8; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_gt_A_SIGNED_0_B_SIGNED_1_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_8' -q -q 2>/dev/null || echo sat_gt_A_SIGNED_0_B_SIGNED_1_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_8 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_gt_A_SIGNED_1_B_SIGNED_0_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_8.v; hierarchy -top sat_gt_A_SIGNED_1_B_SIGNED_0_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_8; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_gt_A_SIGNED_1_B_SIGNED_0_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_8' -q -q 2>/dev/null || echo sat_gt_A_SIGNED_1_B_SIGNED_0_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_8 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_gt_A_SIGNED_1_B_SIGNED_1_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_8.v; hierarchy -top sat_gt_A_SIGNED_1_B_SIGNED_1_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_8; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_gt_A_SIGNED_1_B_SIGNED_1_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_8' -q -q 2>/dev/null || echo sat_gt_A_SIGNED_1_B_SIGNED_1_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_8 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_gt_A_SIGNED_0_B_SIGNED_0_A_WIDTH_5_B_WIDTH_1_Y_WIDTH_5.v; hierarchy -top sat_gt_A_SIGNED_0_B_SIGNED_0_A_WIDTH_5_B_WIDTH_1_Y_WIDTH_5; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_gt_A_SIGNED_0_B_SIGNED_0_A_WIDTH_5_B_WIDTH_1_Y_WIDTH_5' -q -q 2>/dev/null || echo sat_gt_A_SIGNED_0_B_SIGNED_0_A_WIDTH_5_B_WIDTH_1_Y_WIDTH_5 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_gt_A_SIGNED_0_B_SIGNED_1_A_WIDTH_5_B_WIDTH_1_Y_WIDTH_5.v; hierarchy -top sat_gt_A_SIGNED_0_B_SIGNED_1_A_WIDTH_5_B_WIDTH_1_Y_WIDTH_5; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_gt_A_SIGNED_0_B_SIGNED_1_A_WIDTH_5_B_WIDTH_1_Y_WIDTH_5' -q -q 2>/dev/null || echo sat_gt_A_SIGNED_0_B_SIGNED_1_A_WIDTH_5_B_WIDTH_1_Y_WIDTH_5 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_gt_A_SIGNED_1_B_SIGNED_0_A_WIDTH_5_B_WIDTH_1_Y_WIDTH_5.v; hierarchy -top sat_gt_A_SIGNED_1_B_SIGNED_0_A_WIDTH_5_B_WIDTH_1_Y_WIDTH_5; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_gt_A_SIGNED_1_B_SIGNED_0_A_WIDTH_5_B_WIDTH_1_Y_WIDTH_5' -q -q 2>/dev/null || echo sat_gt_A_SIGNED_1_B_SIGNED_0_A_WIDTH_5_B_WIDTH_1_Y_WIDTH_5 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_gt_A_SIGNED_1_B_SIGNED_1_A_WIDTH_5_B_WIDTH_1_Y_WIDTH_5.v; hierarchy -top sat_gt_A_SIGNED_1_B_SIGNED_1_A_WIDTH_5_B_WIDTH_1_Y_WIDTH_5; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_gt_A_SIGNED_1_B_SIGNED_1_A_WIDTH_5_B_WIDTH_1_Y_WIDTH_5' -q -q 2>/dev/null || echo sat_gt_A_SIGNED_1_B_SIGNED_1_A_WIDTH_5_B_WIDTH_1_Y_WIDTH_5 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_gt_A_SIGNED_0_B_SIGNED_0_A_WIDTH_7_B_WIDTH_1_Y_WIDTH_5.v; hierarchy -top sat_gt_A_SIGNED_0_B_SIGNED_0_A_WIDTH_7_B_WIDTH_1_Y_WIDTH_5; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_gt_A_SIGNED_0_B_SIGNED_0_A_WIDTH_7_B_WIDTH_1_Y_WIDTH_5' -q -q 2>/dev/null || echo sat_gt_A_SIGNED_0_B_SIGNED_0_A_WIDTH_7_B_WIDTH_1_Y_WIDTH_5 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_gt_A_SIGNED_0_B_SIGNED_1_A_WIDTH_7_B_WIDTH_1_Y_WIDTH_5.v; hierarchy -top sat_gt_A_SIGNED_0_B_SIGNED_1_A_WIDTH_7_B_WIDTH_1_Y_WIDTH_5; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_gt_A_SIGNED_0_B_SIGNED_1_A_WIDTH_7_B_WIDTH_1_Y_WIDTH_5' -q -q 2>/dev/null || echo sat_gt_A_SIGNED_0_B_SIGNED_1_A_WIDTH_7_B_WIDTH_1_Y_WIDTH_5 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_gt_A_SIGNED_1_B_SIGNED_0_A_WIDTH_7_B_WIDTH_1_Y_WIDTH_5.v; hierarchy -top sat_gt_A_SIGNED_1_B_SIGNED_0_A_WIDTH_7_B_WIDTH_1_Y_WIDTH_5; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_gt_A_SIGNED_1_B_SIGNED_0_A_WIDTH_7_B_WIDTH_1_Y_WIDTH_5' -q -q 2>/dev/null || echo sat_gt_A_SIGNED_1_B_SIGNED_0_A_WIDTH_7_B_WIDTH_1_Y_WIDTH_5 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_gt_A_SIGNED_1_B_SIGNED_1_A_WIDTH_7_B_WIDTH_1_Y_WIDTH_5.v; hierarchy -top sat_gt_A_SIGNED_1_B_SIGNED_1_A_WIDTH_7_B_WIDTH_1_Y_WIDTH_5; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_gt_A_SIGNED_1_B_SIGNED_1_A_WIDTH_7_B_WIDTH_1_Y_WIDTH_5' -q -q 2>/dev/null || echo sat_gt_A_SIGNED_1_B_SIGNED_1_A_WIDTH_7_B_WIDTH_1_Y_WIDTH_5 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_gt_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_2.v; hierarchy -top sat_gt_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_gt_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_gt_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_gt_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_2.v; hierarchy -top sat_gt_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_gt_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_gt_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_gt_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_2.v; hierarchy -top sat_gt_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_gt_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_gt_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_gt_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_2.v; hierarchy -top sat_gt_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_gt_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_gt_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_gt_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_5.v; hierarchy -top sat_gt_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_5; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_gt_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_5' -q -q 2>/dev/null || echo sat_gt_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_5 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_gt_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_5.v; hierarchy -top sat_gt_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_5; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_gt_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_5' -q -q 2>/dev/null || echo sat_gt_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_5 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_gt_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_5.v; hierarchy -top sat_gt_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_5; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_gt_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_5' -q -q 2>/dev/null || echo sat_gt_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_5 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_gt_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_5.v; hierarchy -top sat_gt_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_5; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_gt_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_5' -q -q 2>/dev/null || echo sat_gt_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_5 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_gt_A_SIGNED_0_B_SIGNED_0_A_WIDTH_9_B_WIDTH_5_Y_WIDTH_3.v; hierarchy -top sat_gt_A_SIGNED_0_B_SIGNED_0_A_WIDTH_9_B_WIDTH_5_Y_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_gt_A_SIGNED_0_B_SIGNED_0_A_WIDTH_9_B_WIDTH_5_Y_WIDTH_3' -q -q 2>/dev/null || echo sat_gt_A_SIGNED_0_B_SIGNED_0_A_WIDTH_9_B_WIDTH_5_Y_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_gt_A_SIGNED_0_B_SIGNED_1_A_WIDTH_9_B_WIDTH_5_Y_WIDTH_3.v; hierarchy -top sat_gt_A_SIGNED_0_B_SIGNED_1_A_WIDTH_9_B_WIDTH_5_Y_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_gt_A_SIGNED_0_B_SIGNED_1_A_WIDTH_9_B_WIDTH_5_Y_WIDTH_3' -q -q 2>/dev/null || echo sat_gt_A_SIGNED_0_B_SIGNED_1_A_WIDTH_9_B_WIDTH_5_Y_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_gt_A_SIGNED_1_B_SIGNED_0_A_WIDTH_9_B_WIDTH_5_Y_WIDTH_3.v; hierarchy -top sat_gt_A_SIGNED_1_B_SIGNED_0_A_WIDTH_9_B_WIDTH_5_Y_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_gt_A_SIGNED_1_B_SIGNED_0_A_WIDTH_9_B_WIDTH_5_Y_WIDTH_3' -q -q 2>/dev/null || echo sat_gt_A_SIGNED_1_B_SIGNED_0_A_WIDTH_9_B_WIDTH_5_Y_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_gt_A_SIGNED_1_B_SIGNED_1_A_WIDTH_9_B_WIDTH_5_Y_WIDTH_3.v; hierarchy -top sat_gt_A_SIGNED_1_B_SIGNED_1_A_WIDTH_9_B_WIDTH_5_Y_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_gt_A_SIGNED_1_B_SIGNED_1_A_WIDTH_9_B_WIDTH_5_Y_WIDTH_3' -q -q 2>/dev/null || echo sat_gt_A_SIGNED_1_B_SIGNED_1_A_WIDTH_9_B_WIDTH_5_Y_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_gt_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_10.v; hierarchy -top sat_gt_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_10; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_gt_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_10' -q -q 2>/dev/null || echo sat_gt_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_10 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_gt_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_10.v; hierarchy -top sat_gt_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_10; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_gt_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_10' -q -q 2>/dev/null || echo sat_gt_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_10 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_gt_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_10.v; hierarchy -top sat_gt_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_10; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_gt_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_10' -q -q 2>/dev/null || echo sat_gt_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_10 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_gt_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_10.v; hierarchy -top sat_gt_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_10; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_gt_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_10' -q -q 2>/dev/null || echo sat_gt_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_10 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_gt_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1.v; hierarchy -top sat_gt_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_gt_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_gt_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_gt_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1.v; hierarchy -top sat_gt_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_gt_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_gt_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_gt_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1.v; hierarchy -top sat_gt_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_gt_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_gt_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_gt_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1.v; hierarchy -top sat_gt_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_gt_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_gt_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_gt_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_2.v; hierarchy -top sat_gt_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_gt_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_gt_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_gt_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_2.v; hierarchy -top sat_gt_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_gt_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_gt_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_gt_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_2.v; hierarchy -top sat_gt_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_gt_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_gt_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_gt_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_2.v; hierarchy -top sat_gt_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_gt_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_gt_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_gt_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_5_Y_WIDTH_2.v; hierarchy -top sat_gt_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_5_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_gt_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_5_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_gt_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_5_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_gt_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_5_Y_WIDTH_2.v; hierarchy -top sat_gt_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_5_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_gt_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_5_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_gt_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_5_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_gt_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_5_Y_WIDTH_2.v; hierarchy -top sat_gt_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_5_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_gt_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_5_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_gt_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_5_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_gt_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_5_Y_WIDTH_2.v; hierarchy -top sat_gt_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_5_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_gt_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_5_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_gt_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_5_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_gt_A_SIGNED_0_B_SIGNED_0_A_WIDTH_1_B_WIDTH_5_Y_WIDTH_3.v; hierarchy -top sat_gt_A_SIGNED_0_B_SIGNED_0_A_WIDTH_1_B_WIDTH_5_Y_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_gt_A_SIGNED_0_B_SIGNED_0_A_WIDTH_1_B_WIDTH_5_Y_WIDTH_3' -q -q 2>/dev/null || echo sat_gt_A_SIGNED_0_B_SIGNED_0_A_WIDTH_1_B_WIDTH_5_Y_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_gt_A_SIGNED_0_B_SIGNED_1_A_WIDTH_1_B_WIDTH_5_Y_WIDTH_3.v; hierarchy -top sat_gt_A_SIGNED_0_B_SIGNED_1_A_WIDTH_1_B_WIDTH_5_Y_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_gt_A_SIGNED_0_B_SIGNED_1_A_WIDTH_1_B_WIDTH_5_Y_WIDTH_3' -q -q 2>/dev/null || echo sat_gt_A_SIGNED_0_B_SIGNED_1_A_WIDTH_1_B_WIDTH_5_Y_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_gt_A_SIGNED_1_B_SIGNED_0_A_WIDTH_1_B_WIDTH_5_Y_WIDTH_3.v; hierarchy -top sat_gt_A_SIGNED_1_B_SIGNED_0_A_WIDTH_1_B_WIDTH_5_Y_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_gt_A_SIGNED_1_B_SIGNED_0_A_WIDTH_1_B_WIDTH_5_Y_WIDTH_3' -q -q 2>/dev/null || echo sat_gt_A_SIGNED_1_B_SIGNED_0_A_WIDTH_1_B_WIDTH_5_Y_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_gt_A_SIGNED_1_B_SIGNED_1_A_WIDTH_1_B_WIDTH_5_Y_WIDTH_3.v; hierarchy -top sat_gt_A_SIGNED_1_B_SIGNED_1_A_WIDTH_1_B_WIDTH_5_Y_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_gt_A_SIGNED_1_B_SIGNED_1_A_WIDTH_1_B_WIDTH_5_Y_WIDTH_3' -q -q 2>/dev/null || echo sat_gt_A_SIGNED_1_B_SIGNED_1_A_WIDTH_1_B_WIDTH_5_Y_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_gt_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_8_Y_WIDTH_9.v; hierarchy -top sat_gt_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_8_Y_WIDTH_9; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_gt_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_8_Y_WIDTH_9' -q -q 2>/dev/null || echo sat_gt_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_8_Y_WIDTH_9 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_gt_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_8_Y_WIDTH_9.v; hierarchy -top sat_gt_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_8_Y_WIDTH_9; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_gt_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_8_Y_WIDTH_9' -q -q 2>/dev/null || echo sat_gt_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_8_Y_WIDTH_9 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_gt_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_8_Y_WIDTH_9.v; hierarchy -top sat_gt_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_8_Y_WIDTH_9; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_gt_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_8_Y_WIDTH_9' -q -q 2>/dev/null || echo sat_gt_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_8_Y_WIDTH_9 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_gt_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_8_Y_WIDTH_9.v; hierarchy -top sat_gt_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_8_Y_WIDTH_9; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_gt_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_8_Y_WIDTH_9' -q -q 2>/dev/null || echo sat_gt_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_8_Y_WIDTH_9 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_gt_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_7_Y_WIDTH_2.v; hierarchy -top sat_gt_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_7_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_gt_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_7_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_gt_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_7_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_gt_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_7_Y_WIDTH_2.v; hierarchy -top sat_gt_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_7_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_gt_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_7_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_gt_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_7_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_gt_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_7_Y_WIDTH_2.v; hierarchy -top sat_gt_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_7_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_gt_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_7_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_gt_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_7_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_gt_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_7_Y_WIDTH_2.v; hierarchy -top sat_gt_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_7_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_gt_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_7_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_gt_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_7_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_gt_A_SIGNED_0_B_SIGNED_0_A_WIDTH_10_B_WIDTH_2_Y_WIDTH_2.v; hierarchy -top sat_gt_A_SIGNED_0_B_SIGNED_0_A_WIDTH_10_B_WIDTH_2_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_gt_A_SIGNED_0_B_SIGNED_0_A_WIDTH_10_B_WIDTH_2_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_gt_A_SIGNED_0_B_SIGNED_0_A_WIDTH_10_B_WIDTH_2_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_gt_A_SIGNED_0_B_SIGNED_1_A_WIDTH_10_B_WIDTH_2_Y_WIDTH_2.v; hierarchy -top sat_gt_A_SIGNED_0_B_SIGNED_1_A_WIDTH_10_B_WIDTH_2_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_gt_A_SIGNED_0_B_SIGNED_1_A_WIDTH_10_B_WIDTH_2_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_gt_A_SIGNED_0_B_SIGNED_1_A_WIDTH_10_B_WIDTH_2_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_gt_A_SIGNED_1_B_SIGNED_0_A_WIDTH_10_B_WIDTH_2_Y_WIDTH_2.v; hierarchy -top sat_gt_A_SIGNED_1_B_SIGNED_0_A_WIDTH_10_B_WIDTH_2_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_gt_A_SIGNED_1_B_SIGNED_0_A_WIDTH_10_B_WIDTH_2_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_gt_A_SIGNED_1_B_SIGNED_0_A_WIDTH_10_B_WIDTH_2_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_gt_A_SIGNED_1_B_SIGNED_1_A_WIDTH_10_B_WIDTH_2_Y_WIDTH_2.v; hierarchy -top sat_gt_A_SIGNED_1_B_SIGNED_1_A_WIDTH_10_B_WIDTH_2_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_gt_A_SIGNED_1_B_SIGNED_1_A_WIDTH_10_B_WIDTH_2_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_gt_A_SIGNED_1_B_SIGNED_1_A_WIDTH_10_B_WIDTH_2_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_gt_A_SIGNED_0_B_SIGNED_0_A_WIDTH_1_B_WIDTH_6_Y_WIDTH_7.v; hierarchy -top sat_gt_A_SIGNED_0_B_SIGNED_0_A_WIDTH_1_B_WIDTH_6_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_gt_A_SIGNED_0_B_SIGNED_0_A_WIDTH_1_B_WIDTH_6_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_gt_A_SIGNED_0_B_SIGNED_0_A_WIDTH_1_B_WIDTH_6_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_gt_A_SIGNED_0_B_SIGNED_1_A_WIDTH_1_B_WIDTH_6_Y_WIDTH_7.v; hierarchy -top sat_gt_A_SIGNED_0_B_SIGNED_1_A_WIDTH_1_B_WIDTH_6_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_gt_A_SIGNED_0_B_SIGNED_1_A_WIDTH_1_B_WIDTH_6_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_gt_A_SIGNED_0_B_SIGNED_1_A_WIDTH_1_B_WIDTH_6_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_gt_A_SIGNED_1_B_SIGNED_0_A_WIDTH_1_B_WIDTH_6_Y_WIDTH_7.v; hierarchy -top sat_gt_A_SIGNED_1_B_SIGNED_0_A_WIDTH_1_B_WIDTH_6_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_gt_A_SIGNED_1_B_SIGNED_0_A_WIDTH_1_B_WIDTH_6_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_gt_A_SIGNED_1_B_SIGNED_0_A_WIDTH_1_B_WIDTH_6_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_gt_A_SIGNED_1_B_SIGNED_1_A_WIDTH_1_B_WIDTH_6_Y_WIDTH_7.v; hierarchy -top sat_gt_A_SIGNED_1_B_SIGNED_1_A_WIDTH_1_B_WIDTH_6_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_gt_A_SIGNED_1_B_SIGNED_1_A_WIDTH_1_B_WIDTH_6_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_gt_A_SIGNED_1_B_SIGNED_1_A_WIDTH_1_B_WIDTH_6_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_gt_A_SIGNED_0_B_SIGNED_0_A_WIDTH_8_B_WIDTH_10_Y_WIDTH_2.v; hierarchy -top sat_gt_A_SIGNED_0_B_SIGNED_0_A_WIDTH_8_B_WIDTH_10_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_gt_A_SIGNED_0_B_SIGNED_0_A_WIDTH_8_B_WIDTH_10_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_gt_A_SIGNED_0_B_SIGNED_0_A_WIDTH_8_B_WIDTH_10_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_gt_A_SIGNED_0_B_SIGNED_1_A_WIDTH_8_B_WIDTH_10_Y_WIDTH_2.v; hierarchy -top sat_gt_A_SIGNED_0_B_SIGNED_1_A_WIDTH_8_B_WIDTH_10_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_gt_A_SIGNED_0_B_SIGNED_1_A_WIDTH_8_B_WIDTH_10_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_gt_A_SIGNED_0_B_SIGNED_1_A_WIDTH_8_B_WIDTH_10_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_gt_A_SIGNED_1_B_SIGNED_0_A_WIDTH_8_B_WIDTH_10_Y_WIDTH_2.v; hierarchy -top sat_gt_A_SIGNED_1_B_SIGNED_0_A_WIDTH_8_B_WIDTH_10_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_gt_A_SIGNED_1_B_SIGNED_0_A_WIDTH_8_B_WIDTH_10_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_gt_A_SIGNED_1_B_SIGNED_0_A_WIDTH_8_B_WIDTH_10_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_gt_A_SIGNED_1_B_SIGNED_1_A_WIDTH_8_B_WIDTH_10_Y_WIDTH_2.v; hierarchy -top sat_gt_A_SIGNED_1_B_SIGNED_1_A_WIDTH_8_B_WIDTH_10_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_gt_A_SIGNED_1_B_SIGNED_1_A_WIDTH_8_B_WIDTH_10_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_gt_A_SIGNED_1_B_SIGNED_1_A_WIDTH_8_B_WIDTH_10_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_gt_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_9.v; hierarchy -top sat_gt_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_9; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_gt_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_9' -q -q 2>/dev/null || echo sat_gt_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_9 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_gt_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_9.v; hierarchy -top sat_gt_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_9; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_gt_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_9' -q -q 2>/dev/null || echo sat_gt_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_9 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_gt_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_9.v; hierarchy -top sat_gt_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_9; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_gt_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_9' -q -q 2>/dev/null || echo sat_gt_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_9 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_gt_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_9.v; hierarchy -top sat_gt_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_9; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_gt_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_9' -q -q 2>/dev/null || echo sat_gt_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_9 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_gt_A_SIGNED_0_B_SIGNED_0_A_WIDTH_8_B_WIDTH_2_Y_WIDTH_2.v; hierarchy -top sat_gt_A_SIGNED_0_B_SIGNED_0_A_WIDTH_8_B_WIDTH_2_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_gt_A_SIGNED_0_B_SIGNED_0_A_WIDTH_8_B_WIDTH_2_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_gt_A_SIGNED_0_B_SIGNED_0_A_WIDTH_8_B_WIDTH_2_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_gt_A_SIGNED_0_B_SIGNED_1_A_WIDTH_8_B_WIDTH_2_Y_WIDTH_2.v; hierarchy -top sat_gt_A_SIGNED_0_B_SIGNED_1_A_WIDTH_8_B_WIDTH_2_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_gt_A_SIGNED_0_B_SIGNED_1_A_WIDTH_8_B_WIDTH_2_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_gt_A_SIGNED_0_B_SIGNED_1_A_WIDTH_8_B_WIDTH_2_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_gt_A_SIGNED_1_B_SIGNED_0_A_WIDTH_8_B_WIDTH_2_Y_WIDTH_2.v; hierarchy -top sat_gt_A_SIGNED_1_B_SIGNED_0_A_WIDTH_8_B_WIDTH_2_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_gt_A_SIGNED_1_B_SIGNED_0_A_WIDTH_8_B_WIDTH_2_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_gt_A_SIGNED_1_B_SIGNED_0_A_WIDTH_8_B_WIDTH_2_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_gt_A_SIGNED_1_B_SIGNED_1_A_WIDTH_8_B_WIDTH_2_Y_WIDTH_2.v; hierarchy -top sat_gt_A_SIGNED_1_B_SIGNED_1_A_WIDTH_8_B_WIDTH_2_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_gt_A_SIGNED_1_B_SIGNED_1_A_WIDTH_8_B_WIDTH_2_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_gt_A_SIGNED_1_B_SIGNED_1_A_WIDTH_8_B_WIDTH_2_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_gt_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_6.v; hierarchy -top sat_gt_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_gt_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_gt_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_gt_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_6.v; hierarchy -top sat_gt_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_gt_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_gt_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_gt_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_6.v; hierarchy -top sat_gt_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_gt_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_gt_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_gt_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_6.v; hierarchy -top sat_gt_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_gt_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_gt_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_gt_A_SIGNED_0_B_SIGNED_0_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_1.v; hierarchy -top sat_gt_A_SIGNED_0_B_SIGNED_0_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_gt_A_SIGNED_0_B_SIGNED_0_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_gt_A_SIGNED_0_B_SIGNED_0_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_gt_A_SIGNED_0_B_SIGNED_1_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_1.v; hierarchy -top sat_gt_A_SIGNED_0_B_SIGNED_1_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_gt_A_SIGNED_0_B_SIGNED_1_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_gt_A_SIGNED_0_B_SIGNED_1_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_gt_A_SIGNED_1_B_SIGNED_0_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_1.v; hierarchy -top sat_gt_A_SIGNED_1_B_SIGNED_0_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_gt_A_SIGNED_1_B_SIGNED_0_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_gt_A_SIGNED_1_B_SIGNED_0_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_gt_A_SIGNED_1_B_SIGNED_1_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_1.v; hierarchy -top sat_gt_A_SIGNED_1_B_SIGNED_1_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_gt_A_SIGNED_1_B_SIGNED_1_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_gt_A_SIGNED_1_B_SIGNED_1_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_gt_A_SIGNED_0_B_SIGNED_0_A_WIDTH_10_B_WIDTH_6_Y_WIDTH_8.v; hierarchy -top sat_gt_A_SIGNED_0_B_SIGNED_0_A_WIDTH_10_B_WIDTH_6_Y_WIDTH_8; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_gt_A_SIGNED_0_B_SIGNED_0_A_WIDTH_10_B_WIDTH_6_Y_WIDTH_8' -q -q 2>/dev/null || echo sat_gt_A_SIGNED_0_B_SIGNED_0_A_WIDTH_10_B_WIDTH_6_Y_WIDTH_8 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_gt_A_SIGNED_0_B_SIGNED_1_A_WIDTH_10_B_WIDTH_6_Y_WIDTH_8.v; hierarchy -top sat_gt_A_SIGNED_0_B_SIGNED_1_A_WIDTH_10_B_WIDTH_6_Y_WIDTH_8; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_gt_A_SIGNED_0_B_SIGNED_1_A_WIDTH_10_B_WIDTH_6_Y_WIDTH_8' -q -q 2>/dev/null || echo sat_gt_A_SIGNED_0_B_SIGNED_1_A_WIDTH_10_B_WIDTH_6_Y_WIDTH_8 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_gt_A_SIGNED_1_B_SIGNED_0_A_WIDTH_10_B_WIDTH_6_Y_WIDTH_8.v; hierarchy -top sat_gt_A_SIGNED_1_B_SIGNED_0_A_WIDTH_10_B_WIDTH_6_Y_WIDTH_8; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_gt_A_SIGNED_1_B_SIGNED_0_A_WIDTH_10_B_WIDTH_6_Y_WIDTH_8' -q -q 2>/dev/null || echo sat_gt_A_SIGNED_1_B_SIGNED_0_A_WIDTH_10_B_WIDTH_6_Y_WIDTH_8 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_gt_A_SIGNED_1_B_SIGNED_1_A_WIDTH_10_B_WIDTH_6_Y_WIDTH_8.v; hierarchy -top sat_gt_A_SIGNED_1_B_SIGNED_1_A_WIDTH_10_B_WIDTH_6_Y_WIDTH_8; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_gt_A_SIGNED_1_B_SIGNED_1_A_WIDTH_10_B_WIDTH_6_Y_WIDTH_8' -q -q 2>/dev/null || echo sat_gt_A_SIGNED_1_B_SIGNED_1_A_WIDTH_10_B_WIDTH_6_Y_WIDTH_8 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_gt_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_3.v; hierarchy -top sat_gt_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_gt_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_3' -q -q 2>/dev/null || echo sat_gt_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_gt_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_3.v; hierarchy -top sat_gt_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_gt_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_3' -q -q 2>/dev/null || echo sat_gt_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_gt_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_3.v; hierarchy -top sat_gt_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_gt_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_3' -q -q 2>/dev/null || echo sat_gt_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_gt_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_3.v; hierarchy -top sat_gt_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_gt_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_3' -q -q 2>/dev/null || echo sat_gt_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_gt_A_SIGNED_0_B_SIGNED_0_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_5.v; hierarchy -top sat_gt_A_SIGNED_0_B_SIGNED_0_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_5; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_gt_A_SIGNED_0_B_SIGNED_0_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_5' -q -q 2>/dev/null || echo sat_gt_A_SIGNED_0_B_SIGNED_0_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_5 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_gt_A_SIGNED_0_B_SIGNED_1_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_5.v; hierarchy -top sat_gt_A_SIGNED_0_B_SIGNED_1_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_5; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_gt_A_SIGNED_0_B_SIGNED_1_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_5' -q -q 2>/dev/null || echo sat_gt_A_SIGNED_0_B_SIGNED_1_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_5 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_gt_A_SIGNED_1_B_SIGNED_0_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_5.v; hierarchy -top sat_gt_A_SIGNED_1_B_SIGNED_0_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_5; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_gt_A_SIGNED_1_B_SIGNED_0_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_5' -q -q 2>/dev/null || echo sat_gt_A_SIGNED_1_B_SIGNED_0_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_5 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_gt_A_SIGNED_1_B_SIGNED_1_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_5.v; hierarchy -top sat_gt_A_SIGNED_1_B_SIGNED_1_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_5; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_gt_A_SIGNED_1_B_SIGNED_1_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_5' -q -q 2>/dev/null || echo sat_gt_A_SIGNED_1_B_SIGNED_1_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_5 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_gt_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_7_Y_WIDTH_7.v; hierarchy -top sat_gt_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_7_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_gt_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_7_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_gt_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_7_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_gt_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_7_Y_WIDTH_7.v; hierarchy -top sat_gt_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_7_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_gt_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_7_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_gt_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_7_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_gt_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_7_Y_WIDTH_7.v; hierarchy -top sat_gt_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_7_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_gt_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_7_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_gt_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_7_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_gt_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_7_Y_WIDTH_7.v; hierarchy -top sat_gt_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_7_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_gt_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_7_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_gt_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_7_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_gt_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_1_Y_WIDTH_1.v; hierarchy -top sat_gt_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_1_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_gt_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_1_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_gt_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_1_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_gt_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_1_Y_WIDTH_1.v; hierarchy -top sat_gt_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_1_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_gt_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_1_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_gt_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_1_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_gt_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_1_Y_WIDTH_1.v; hierarchy -top sat_gt_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_1_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_gt_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_1_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_gt_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_1_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_gt_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_1_Y_WIDTH_1.v; hierarchy -top sat_gt_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_1_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_gt_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_1_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_gt_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_1_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_gt_A_SIGNED_0_B_SIGNED_0_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_7.v; hierarchy -top sat_gt_A_SIGNED_0_B_SIGNED_0_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_gt_A_SIGNED_0_B_SIGNED_0_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_gt_A_SIGNED_0_B_SIGNED_0_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_gt_A_SIGNED_0_B_SIGNED_1_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_7.v; hierarchy -top sat_gt_A_SIGNED_0_B_SIGNED_1_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_gt_A_SIGNED_0_B_SIGNED_1_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_gt_A_SIGNED_0_B_SIGNED_1_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_gt_A_SIGNED_1_B_SIGNED_0_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_7.v; hierarchy -top sat_gt_A_SIGNED_1_B_SIGNED_0_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_gt_A_SIGNED_1_B_SIGNED_0_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_gt_A_SIGNED_1_B_SIGNED_0_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_gt_A_SIGNED_1_B_SIGNED_1_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_7.v; hierarchy -top sat_gt_A_SIGNED_1_B_SIGNED_1_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_gt_A_SIGNED_1_B_SIGNED_1_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_gt_A_SIGNED_1_B_SIGNED_1_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_gt_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_7.v; hierarchy -top sat_gt_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_gt_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_gt_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_gt_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_7.v; hierarchy -top sat_gt_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_gt_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_gt_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_gt_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_7.v; hierarchy -top sat_gt_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_gt_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_gt_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_gt_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_7.v; hierarchy -top sat_gt_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_gt_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_gt_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_gt_A_SIGNED_0_B_SIGNED_0_A_WIDTH_8_B_WIDTH_9_Y_WIDTH_8.v; hierarchy -top sat_gt_A_SIGNED_0_B_SIGNED_0_A_WIDTH_8_B_WIDTH_9_Y_WIDTH_8; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_gt_A_SIGNED_0_B_SIGNED_0_A_WIDTH_8_B_WIDTH_9_Y_WIDTH_8' -q -q 2>/dev/null || echo sat_gt_A_SIGNED_0_B_SIGNED_0_A_WIDTH_8_B_WIDTH_9_Y_WIDTH_8 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_gt_A_SIGNED_0_B_SIGNED_1_A_WIDTH_8_B_WIDTH_9_Y_WIDTH_8.v; hierarchy -top sat_gt_A_SIGNED_0_B_SIGNED_1_A_WIDTH_8_B_WIDTH_9_Y_WIDTH_8; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_gt_A_SIGNED_0_B_SIGNED_1_A_WIDTH_8_B_WIDTH_9_Y_WIDTH_8' -q -q 2>/dev/null || echo sat_gt_A_SIGNED_0_B_SIGNED_1_A_WIDTH_8_B_WIDTH_9_Y_WIDTH_8 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_gt_A_SIGNED_1_B_SIGNED_0_A_WIDTH_8_B_WIDTH_9_Y_WIDTH_8.v; hierarchy -top sat_gt_A_SIGNED_1_B_SIGNED_0_A_WIDTH_8_B_WIDTH_9_Y_WIDTH_8; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_gt_A_SIGNED_1_B_SIGNED_0_A_WIDTH_8_B_WIDTH_9_Y_WIDTH_8' -q -q 2>/dev/null || echo sat_gt_A_SIGNED_1_B_SIGNED_0_A_WIDTH_8_B_WIDTH_9_Y_WIDTH_8 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_gt_A_SIGNED_1_B_SIGNED_1_A_WIDTH_8_B_WIDTH_9_Y_WIDTH_8.v; hierarchy -top sat_gt_A_SIGNED_1_B_SIGNED_1_A_WIDTH_8_B_WIDTH_9_Y_WIDTH_8; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_gt_A_SIGNED_1_B_SIGNED_1_A_WIDTH_8_B_WIDTH_9_Y_WIDTH_8' -q -q 2>/dev/null || echo sat_gt_A_SIGNED_1_B_SIGNED_1_A_WIDTH_8_B_WIDTH_9_Y_WIDTH_8 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_gt_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_5_Y_WIDTH_7.v; hierarchy -top sat_gt_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_5_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_gt_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_5_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_gt_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_5_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_gt_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_5_Y_WIDTH_7.v; hierarchy -top sat_gt_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_5_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_gt_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_5_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_gt_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_5_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_gt_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_5_Y_WIDTH_7.v; hierarchy -top sat_gt_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_5_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_gt_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_5_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_gt_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_5_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_gt_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_5_Y_WIDTH_7.v; hierarchy -top sat_gt_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_5_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_gt_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_5_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_gt_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_5_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_gt_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_4.v; hierarchy -top sat_gt_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_gt_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_gt_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_gt_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_4.v; hierarchy -top sat_gt_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_gt_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_gt_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_gt_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_4.v; hierarchy -top sat_gt_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_gt_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_gt_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_gt_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_4.v; hierarchy -top sat_gt_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_gt_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_gt_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_gt_A_SIGNED_0_B_SIGNED_0_A_WIDTH_9_B_WIDTH_4_Y_WIDTH_7.v; hierarchy -top sat_gt_A_SIGNED_0_B_SIGNED_0_A_WIDTH_9_B_WIDTH_4_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_gt_A_SIGNED_0_B_SIGNED_0_A_WIDTH_9_B_WIDTH_4_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_gt_A_SIGNED_0_B_SIGNED_0_A_WIDTH_9_B_WIDTH_4_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_gt_A_SIGNED_0_B_SIGNED_1_A_WIDTH_9_B_WIDTH_4_Y_WIDTH_7.v; hierarchy -top sat_gt_A_SIGNED_0_B_SIGNED_1_A_WIDTH_9_B_WIDTH_4_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_gt_A_SIGNED_0_B_SIGNED_1_A_WIDTH_9_B_WIDTH_4_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_gt_A_SIGNED_0_B_SIGNED_1_A_WIDTH_9_B_WIDTH_4_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_gt_A_SIGNED_1_B_SIGNED_0_A_WIDTH_9_B_WIDTH_4_Y_WIDTH_7.v; hierarchy -top sat_gt_A_SIGNED_1_B_SIGNED_0_A_WIDTH_9_B_WIDTH_4_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_gt_A_SIGNED_1_B_SIGNED_0_A_WIDTH_9_B_WIDTH_4_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_gt_A_SIGNED_1_B_SIGNED_0_A_WIDTH_9_B_WIDTH_4_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_gt_A_SIGNED_1_B_SIGNED_1_A_WIDTH_9_B_WIDTH_4_Y_WIDTH_7.v; hierarchy -top sat_gt_A_SIGNED_1_B_SIGNED_1_A_WIDTH_9_B_WIDTH_4_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_gt_A_SIGNED_1_B_SIGNED_1_A_WIDTH_9_B_WIDTH_4_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_gt_A_SIGNED_1_B_SIGNED_1_A_WIDTH_9_B_WIDTH_4_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_gt_A_SIGNED_0_B_SIGNED_0_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_9.v; hierarchy -top sat_gt_A_SIGNED_0_B_SIGNED_0_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_9; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_gt_A_SIGNED_0_B_SIGNED_0_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_9' -q -q 2>/dev/null || echo sat_gt_A_SIGNED_0_B_SIGNED_0_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_9 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_gt_A_SIGNED_0_B_SIGNED_1_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_9.v; hierarchy -top sat_gt_A_SIGNED_0_B_SIGNED_1_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_9; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_gt_A_SIGNED_0_B_SIGNED_1_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_9' -q -q 2>/dev/null || echo sat_gt_A_SIGNED_0_B_SIGNED_1_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_9 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_gt_A_SIGNED_1_B_SIGNED_0_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_9.v; hierarchy -top sat_gt_A_SIGNED_1_B_SIGNED_0_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_9; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_gt_A_SIGNED_1_B_SIGNED_0_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_9' -q -q 2>/dev/null || echo sat_gt_A_SIGNED_1_B_SIGNED_0_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_9 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_gt_A_SIGNED_1_B_SIGNED_1_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_9.v; hierarchy -top sat_gt_A_SIGNED_1_B_SIGNED_1_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_9; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_gt_A_SIGNED_1_B_SIGNED_1_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_9' -q -q 2>/dev/null || echo sat_gt_A_SIGNED_1_B_SIGNED_1_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_9 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_gt_A_SIGNED_0_B_SIGNED_0_A_WIDTH_4_B_WIDTH_8_Y_WIDTH_10.v; hierarchy -top sat_gt_A_SIGNED_0_B_SIGNED_0_A_WIDTH_4_B_WIDTH_8_Y_WIDTH_10; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_gt_A_SIGNED_0_B_SIGNED_0_A_WIDTH_4_B_WIDTH_8_Y_WIDTH_10' -q -q 2>/dev/null || echo sat_gt_A_SIGNED_0_B_SIGNED_0_A_WIDTH_4_B_WIDTH_8_Y_WIDTH_10 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_gt_A_SIGNED_0_B_SIGNED_1_A_WIDTH_4_B_WIDTH_8_Y_WIDTH_10.v; hierarchy -top sat_gt_A_SIGNED_0_B_SIGNED_1_A_WIDTH_4_B_WIDTH_8_Y_WIDTH_10; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_gt_A_SIGNED_0_B_SIGNED_1_A_WIDTH_4_B_WIDTH_8_Y_WIDTH_10' -q -q 2>/dev/null || echo sat_gt_A_SIGNED_0_B_SIGNED_1_A_WIDTH_4_B_WIDTH_8_Y_WIDTH_10 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_gt_A_SIGNED_1_B_SIGNED_0_A_WIDTH_4_B_WIDTH_8_Y_WIDTH_10.v; hierarchy -top sat_gt_A_SIGNED_1_B_SIGNED_0_A_WIDTH_4_B_WIDTH_8_Y_WIDTH_10; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_gt_A_SIGNED_1_B_SIGNED_0_A_WIDTH_4_B_WIDTH_8_Y_WIDTH_10' -q -q 2>/dev/null || echo sat_gt_A_SIGNED_1_B_SIGNED_0_A_WIDTH_4_B_WIDTH_8_Y_WIDTH_10 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_gt_A_SIGNED_1_B_SIGNED_1_A_WIDTH_4_B_WIDTH_8_Y_WIDTH_10.v; hierarchy -top sat_gt_A_SIGNED_1_B_SIGNED_1_A_WIDTH_4_B_WIDTH_8_Y_WIDTH_10; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_gt_A_SIGNED_1_B_SIGNED_1_A_WIDTH_4_B_WIDTH_8_Y_WIDTH_10' -q -q 2>/dev/null || echo sat_gt_A_SIGNED_1_B_SIGNED_1_A_WIDTH_4_B_WIDTH_8_Y_WIDTH_10 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_ge_A_SIGNED_0_B_SIGNED_0_A_WIDTH_1_B_WIDTH_1_Y_WIDTH_1.v; hierarchy -top sat_ge_A_SIGNED_0_B_SIGNED_0_A_WIDTH_1_B_WIDTH_1_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_ge_A_SIGNED_0_B_SIGNED_0_A_WIDTH_1_B_WIDTH_1_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_ge_A_SIGNED_0_B_SIGNED_0_A_WIDTH_1_B_WIDTH_1_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_ge_A_SIGNED_0_B_SIGNED_1_A_WIDTH_1_B_WIDTH_1_Y_WIDTH_1.v; hierarchy -top sat_ge_A_SIGNED_0_B_SIGNED_1_A_WIDTH_1_B_WIDTH_1_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_ge_A_SIGNED_0_B_SIGNED_1_A_WIDTH_1_B_WIDTH_1_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_ge_A_SIGNED_0_B_SIGNED_1_A_WIDTH_1_B_WIDTH_1_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_ge_A_SIGNED_1_B_SIGNED_0_A_WIDTH_1_B_WIDTH_1_Y_WIDTH_1.v; hierarchy -top sat_ge_A_SIGNED_1_B_SIGNED_0_A_WIDTH_1_B_WIDTH_1_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_ge_A_SIGNED_1_B_SIGNED_0_A_WIDTH_1_B_WIDTH_1_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_ge_A_SIGNED_1_B_SIGNED_0_A_WIDTH_1_B_WIDTH_1_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_ge_A_SIGNED_1_B_SIGNED_1_A_WIDTH_1_B_WIDTH_1_Y_WIDTH_1.v; hierarchy -top sat_ge_A_SIGNED_1_B_SIGNED_1_A_WIDTH_1_B_WIDTH_1_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_ge_A_SIGNED_1_B_SIGNED_1_A_WIDTH_1_B_WIDTH_1_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_ge_A_SIGNED_1_B_SIGNED_1_A_WIDTH_1_B_WIDTH_1_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_ge_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_4_Y_WIDTH_6.v; hierarchy -top sat_ge_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_4_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_ge_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_4_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_ge_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_4_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_ge_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_4_Y_WIDTH_6.v; hierarchy -top sat_ge_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_4_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_ge_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_4_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_ge_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_4_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_ge_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_4_Y_WIDTH_6.v; hierarchy -top sat_ge_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_4_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_ge_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_4_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_ge_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_4_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_ge_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_4_Y_WIDTH_6.v; hierarchy -top sat_ge_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_4_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_ge_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_4_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_ge_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_4_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_ge_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4.v; hierarchy -top sat_ge_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_ge_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_ge_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_ge_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4.v; hierarchy -top sat_ge_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_ge_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_ge_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_ge_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4.v; hierarchy -top sat_ge_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_ge_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_ge_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_ge_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4.v; hierarchy -top sat_ge_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_ge_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_ge_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_ge_A_SIGNED_0_B_SIGNED_0_A_WIDTH_4_B_WIDTH_3_Y_WIDTH_6.v; hierarchy -top sat_ge_A_SIGNED_0_B_SIGNED_0_A_WIDTH_4_B_WIDTH_3_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_ge_A_SIGNED_0_B_SIGNED_0_A_WIDTH_4_B_WIDTH_3_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_ge_A_SIGNED_0_B_SIGNED_0_A_WIDTH_4_B_WIDTH_3_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_ge_A_SIGNED_0_B_SIGNED_1_A_WIDTH_4_B_WIDTH_3_Y_WIDTH_6.v; hierarchy -top sat_ge_A_SIGNED_0_B_SIGNED_1_A_WIDTH_4_B_WIDTH_3_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_ge_A_SIGNED_0_B_SIGNED_1_A_WIDTH_4_B_WIDTH_3_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_ge_A_SIGNED_0_B_SIGNED_1_A_WIDTH_4_B_WIDTH_3_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_ge_A_SIGNED_1_B_SIGNED_0_A_WIDTH_4_B_WIDTH_3_Y_WIDTH_6.v; hierarchy -top sat_ge_A_SIGNED_1_B_SIGNED_0_A_WIDTH_4_B_WIDTH_3_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_ge_A_SIGNED_1_B_SIGNED_0_A_WIDTH_4_B_WIDTH_3_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_ge_A_SIGNED_1_B_SIGNED_0_A_WIDTH_4_B_WIDTH_3_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_ge_A_SIGNED_1_B_SIGNED_1_A_WIDTH_4_B_WIDTH_3_Y_WIDTH_6.v; hierarchy -top sat_ge_A_SIGNED_1_B_SIGNED_1_A_WIDTH_4_B_WIDTH_3_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_ge_A_SIGNED_1_B_SIGNED_1_A_WIDTH_4_B_WIDTH_3_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_ge_A_SIGNED_1_B_SIGNED_1_A_WIDTH_4_B_WIDTH_3_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_ge_A_SIGNED_0_B_SIGNED_0_A_WIDTH_4_B_WIDTH_6_Y_WIDTH_3.v; hierarchy -top sat_ge_A_SIGNED_0_B_SIGNED_0_A_WIDTH_4_B_WIDTH_6_Y_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_ge_A_SIGNED_0_B_SIGNED_0_A_WIDTH_4_B_WIDTH_6_Y_WIDTH_3' -q -q 2>/dev/null || echo sat_ge_A_SIGNED_0_B_SIGNED_0_A_WIDTH_4_B_WIDTH_6_Y_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_ge_A_SIGNED_0_B_SIGNED_1_A_WIDTH_4_B_WIDTH_6_Y_WIDTH_3.v; hierarchy -top sat_ge_A_SIGNED_0_B_SIGNED_1_A_WIDTH_4_B_WIDTH_6_Y_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_ge_A_SIGNED_0_B_SIGNED_1_A_WIDTH_4_B_WIDTH_6_Y_WIDTH_3' -q -q 2>/dev/null || echo sat_ge_A_SIGNED_0_B_SIGNED_1_A_WIDTH_4_B_WIDTH_6_Y_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_ge_A_SIGNED_1_B_SIGNED_0_A_WIDTH_4_B_WIDTH_6_Y_WIDTH_3.v; hierarchy -top sat_ge_A_SIGNED_1_B_SIGNED_0_A_WIDTH_4_B_WIDTH_6_Y_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_ge_A_SIGNED_1_B_SIGNED_0_A_WIDTH_4_B_WIDTH_6_Y_WIDTH_3' -q -q 2>/dev/null || echo sat_ge_A_SIGNED_1_B_SIGNED_0_A_WIDTH_4_B_WIDTH_6_Y_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_ge_A_SIGNED_1_B_SIGNED_1_A_WIDTH_4_B_WIDTH_6_Y_WIDTH_3.v; hierarchy -top sat_ge_A_SIGNED_1_B_SIGNED_1_A_WIDTH_4_B_WIDTH_6_Y_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_ge_A_SIGNED_1_B_SIGNED_1_A_WIDTH_4_B_WIDTH_6_Y_WIDTH_3' -q -q 2>/dev/null || echo sat_ge_A_SIGNED_1_B_SIGNED_1_A_WIDTH_4_B_WIDTH_6_Y_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_ge_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_4.v; hierarchy -top sat_ge_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_ge_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_ge_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_ge_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_4.v; hierarchy -top sat_ge_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_ge_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_ge_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_ge_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_4.v; hierarchy -top sat_ge_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_ge_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_ge_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_ge_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_4.v; hierarchy -top sat_ge_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_ge_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_ge_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_ge_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_3.v; hierarchy -top sat_ge_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_ge_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_3' -q -q 2>/dev/null || echo sat_ge_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_ge_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_3.v; hierarchy -top sat_ge_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_ge_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_3' -q -q 2>/dev/null || echo sat_ge_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_ge_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_3.v; hierarchy -top sat_ge_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_ge_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_3' -q -q 2>/dev/null || echo sat_ge_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_ge_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_3.v; hierarchy -top sat_ge_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_ge_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_3' -q -q 2>/dev/null || echo sat_ge_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_ge_A_SIGNED_0_B_SIGNED_0_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_1.v; hierarchy -top sat_ge_A_SIGNED_0_B_SIGNED_0_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_ge_A_SIGNED_0_B_SIGNED_0_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_ge_A_SIGNED_0_B_SIGNED_0_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_ge_A_SIGNED_0_B_SIGNED_1_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_1.v; hierarchy -top sat_ge_A_SIGNED_0_B_SIGNED_1_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_ge_A_SIGNED_0_B_SIGNED_1_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_ge_A_SIGNED_0_B_SIGNED_1_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_ge_A_SIGNED_1_B_SIGNED_0_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_1.v; hierarchy -top sat_ge_A_SIGNED_1_B_SIGNED_0_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_ge_A_SIGNED_1_B_SIGNED_0_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_ge_A_SIGNED_1_B_SIGNED_0_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_ge_A_SIGNED_1_B_SIGNED_1_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_1.v; hierarchy -top sat_ge_A_SIGNED_1_B_SIGNED_1_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_ge_A_SIGNED_1_B_SIGNED_1_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_ge_A_SIGNED_1_B_SIGNED_1_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_ge_A_SIGNED_0_B_SIGNED_0_A_WIDTH_8_B_WIDTH_6_Y_WIDTH_1.v; hierarchy -top sat_ge_A_SIGNED_0_B_SIGNED_0_A_WIDTH_8_B_WIDTH_6_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_ge_A_SIGNED_0_B_SIGNED_0_A_WIDTH_8_B_WIDTH_6_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_ge_A_SIGNED_0_B_SIGNED_0_A_WIDTH_8_B_WIDTH_6_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_ge_A_SIGNED_0_B_SIGNED_1_A_WIDTH_8_B_WIDTH_6_Y_WIDTH_1.v; hierarchy -top sat_ge_A_SIGNED_0_B_SIGNED_1_A_WIDTH_8_B_WIDTH_6_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_ge_A_SIGNED_0_B_SIGNED_1_A_WIDTH_8_B_WIDTH_6_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_ge_A_SIGNED_0_B_SIGNED_1_A_WIDTH_8_B_WIDTH_6_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_ge_A_SIGNED_1_B_SIGNED_0_A_WIDTH_8_B_WIDTH_6_Y_WIDTH_1.v; hierarchy -top sat_ge_A_SIGNED_1_B_SIGNED_0_A_WIDTH_8_B_WIDTH_6_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_ge_A_SIGNED_1_B_SIGNED_0_A_WIDTH_8_B_WIDTH_6_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_ge_A_SIGNED_1_B_SIGNED_0_A_WIDTH_8_B_WIDTH_6_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_ge_A_SIGNED_1_B_SIGNED_1_A_WIDTH_8_B_WIDTH_6_Y_WIDTH_1.v; hierarchy -top sat_ge_A_SIGNED_1_B_SIGNED_1_A_WIDTH_8_B_WIDTH_6_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_ge_A_SIGNED_1_B_SIGNED_1_A_WIDTH_8_B_WIDTH_6_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_ge_A_SIGNED_1_B_SIGNED_1_A_WIDTH_8_B_WIDTH_6_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_ge_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1.v; hierarchy -top sat_ge_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_ge_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_ge_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_ge_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1.v; hierarchy -top sat_ge_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_ge_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_ge_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_ge_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1.v; hierarchy -top sat_ge_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_ge_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_ge_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_ge_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1.v; hierarchy -top sat_ge_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_ge_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_ge_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_ge_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_4_Y_WIDTH_6.v; hierarchy -top sat_ge_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_4_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_ge_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_4_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_ge_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_4_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_ge_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_4_Y_WIDTH_6.v; hierarchy -top sat_ge_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_4_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_ge_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_4_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_ge_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_4_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_ge_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_4_Y_WIDTH_6.v; hierarchy -top sat_ge_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_4_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_ge_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_4_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_ge_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_4_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_ge_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_4_Y_WIDTH_6.v; hierarchy -top sat_ge_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_4_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_ge_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_4_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_ge_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_4_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_ge_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_4.v; hierarchy -top sat_ge_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_ge_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_ge_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_ge_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_4.v; hierarchy -top sat_ge_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_ge_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_ge_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_ge_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_4.v; hierarchy -top sat_ge_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_ge_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_ge_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_ge_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_4.v; hierarchy -top sat_ge_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_ge_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_ge_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_ge_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_8_Y_WIDTH_4.v; hierarchy -top sat_ge_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_8_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_ge_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_8_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_ge_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_8_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_ge_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_8_Y_WIDTH_4.v; hierarchy -top sat_ge_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_8_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_ge_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_8_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_ge_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_8_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_ge_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_8_Y_WIDTH_4.v; hierarchy -top sat_ge_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_8_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_ge_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_8_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_ge_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_8_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_ge_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_8_Y_WIDTH_4.v; hierarchy -top sat_ge_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_8_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_ge_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_8_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_ge_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_8_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_ge_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_7.v; hierarchy -top sat_ge_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_ge_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_ge_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_ge_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_7.v; hierarchy -top sat_ge_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_ge_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_ge_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_ge_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_7.v; hierarchy -top sat_ge_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_ge_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_ge_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_ge_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_7.v; hierarchy -top sat_ge_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_ge_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_ge_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_ge_A_SIGNED_0_B_SIGNED_0_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_6.v; hierarchy -top sat_ge_A_SIGNED_0_B_SIGNED_0_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_ge_A_SIGNED_0_B_SIGNED_0_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_ge_A_SIGNED_0_B_SIGNED_0_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_ge_A_SIGNED_0_B_SIGNED_1_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_6.v; hierarchy -top sat_ge_A_SIGNED_0_B_SIGNED_1_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_ge_A_SIGNED_0_B_SIGNED_1_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_ge_A_SIGNED_0_B_SIGNED_1_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_ge_A_SIGNED_1_B_SIGNED_0_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_6.v; hierarchy -top sat_ge_A_SIGNED_1_B_SIGNED_0_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_ge_A_SIGNED_1_B_SIGNED_0_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_ge_A_SIGNED_1_B_SIGNED_0_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_ge_A_SIGNED_1_B_SIGNED_1_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_6.v; hierarchy -top sat_ge_A_SIGNED_1_B_SIGNED_1_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_ge_A_SIGNED_1_B_SIGNED_1_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_ge_A_SIGNED_1_B_SIGNED_1_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_ge_A_SIGNED_0_B_SIGNED_0_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_2.v; hierarchy -top sat_ge_A_SIGNED_0_B_SIGNED_0_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_ge_A_SIGNED_0_B_SIGNED_0_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_ge_A_SIGNED_0_B_SIGNED_0_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_ge_A_SIGNED_0_B_SIGNED_1_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_2.v; hierarchy -top sat_ge_A_SIGNED_0_B_SIGNED_1_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_ge_A_SIGNED_0_B_SIGNED_1_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_ge_A_SIGNED_0_B_SIGNED_1_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_ge_A_SIGNED_1_B_SIGNED_0_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_2.v; hierarchy -top sat_ge_A_SIGNED_1_B_SIGNED_0_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_ge_A_SIGNED_1_B_SIGNED_0_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_ge_A_SIGNED_1_B_SIGNED_0_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_ge_A_SIGNED_1_B_SIGNED_1_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_2.v; hierarchy -top sat_ge_A_SIGNED_1_B_SIGNED_1_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_ge_A_SIGNED_1_B_SIGNED_1_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_ge_A_SIGNED_1_B_SIGNED_1_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_ge_A_SIGNED_0_B_SIGNED_0_A_WIDTH_9_B_WIDTH_8_Y_WIDTH_2.v; hierarchy -top sat_ge_A_SIGNED_0_B_SIGNED_0_A_WIDTH_9_B_WIDTH_8_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_ge_A_SIGNED_0_B_SIGNED_0_A_WIDTH_9_B_WIDTH_8_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_ge_A_SIGNED_0_B_SIGNED_0_A_WIDTH_9_B_WIDTH_8_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_ge_A_SIGNED_0_B_SIGNED_1_A_WIDTH_9_B_WIDTH_8_Y_WIDTH_2.v; hierarchy -top sat_ge_A_SIGNED_0_B_SIGNED_1_A_WIDTH_9_B_WIDTH_8_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_ge_A_SIGNED_0_B_SIGNED_1_A_WIDTH_9_B_WIDTH_8_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_ge_A_SIGNED_0_B_SIGNED_1_A_WIDTH_9_B_WIDTH_8_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_ge_A_SIGNED_1_B_SIGNED_0_A_WIDTH_9_B_WIDTH_8_Y_WIDTH_2.v; hierarchy -top sat_ge_A_SIGNED_1_B_SIGNED_0_A_WIDTH_9_B_WIDTH_8_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_ge_A_SIGNED_1_B_SIGNED_0_A_WIDTH_9_B_WIDTH_8_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_ge_A_SIGNED_1_B_SIGNED_0_A_WIDTH_9_B_WIDTH_8_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_ge_A_SIGNED_1_B_SIGNED_1_A_WIDTH_9_B_WIDTH_8_Y_WIDTH_2.v; hierarchy -top sat_ge_A_SIGNED_1_B_SIGNED_1_A_WIDTH_9_B_WIDTH_8_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_ge_A_SIGNED_1_B_SIGNED_1_A_WIDTH_9_B_WIDTH_8_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_ge_A_SIGNED_1_B_SIGNED_1_A_WIDTH_9_B_WIDTH_8_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_ge_A_SIGNED_0_B_SIGNED_0_A_WIDTH_10_B_WIDTH_1_Y_WIDTH_8.v; hierarchy -top sat_ge_A_SIGNED_0_B_SIGNED_0_A_WIDTH_10_B_WIDTH_1_Y_WIDTH_8; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_ge_A_SIGNED_0_B_SIGNED_0_A_WIDTH_10_B_WIDTH_1_Y_WIDTH_8' -q -q 2>/dev/null || echo sat_ge_A_SIGNED_0_B_SIGNED_0_A_WIDTH_10_B_WIDTH_1_Y_WIDTH_8 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_ge_A_SIGNED_0_B_SIGNED_1_A_WIDTH_10_B_WIDTH_1_Y_WIDTH_8.v; hierarchy -top sat_ge_A_SIGNED_0_B_SIGNED_1_A_WIDTH_10_B_WIDTH_1_Y_WIDTH_8; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_ge_A_SIGNED_0_B_SIGNED_1_A_WIDTH_10_B_WIDTH_1_Y_WIDTH_8' -q -q 2>/dev/null || echo sat_ge_A_SIGNED_0_B_SIGNED_1_A_WIDTH_10_B_WIDTH_1_Y_WIDTH_8 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_ge_A_SIGNED_1_B_SIGNED_0_A_WIDTH_10_B_WIDTH_1_Y_WIDTH_8.v; hierarchy -top sat_ge_A_SIGNED_1_B_SIGNED_0_A_WIDTH_10_B_WIDTH_1_Y_WIDTH_8; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_ge_A_SIGNED_1_B_SIGNED_0_A_WIDTH_10_B_WIDTH_1_Y_WIDTH_8' -q -q 2>/dev/null || echo sat_ge_A_SIGNED_1_B_SIGNED_0_A_WIDTH_10_B_WIDTH_1_Y_WIDTH_8 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_ge_A_SIGNED_1_B_SIGNED_1_A_WIDTH_10_B_WIDTH_1_Y_WIDTH_8.v; hierarchy -top sat_ge_A_SIGNED_1_B_SIGNED_1_A_WIDTH_10_B_WIDTH_1_Y_WIDTH_8; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_ge_A_SIGNED_1_B_SIGNED_1_A_WIDTH_10_B_WIDTH_1_Y_WIDTH_8' -q -q 2>/dev/null || echo sat_ge_A_SIGNED_1_B_SIGNED_1_A_WIDTH_10_B_WIDTH_1_Y_WIDTH_8 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_ge_A_SIGNED_0_B_SIGNED_0_A_WIDTH_7_B_WIDTH_2_Y_WIDTH_3.v; hierarchy -top sat_ge_A_SIGNED_0_B_SIGNED_0_A_WIDTH_7_B_WIDTH_2_Y_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_ge_A_SIGNED_0_B_SIGNED_0_A_WIDTH_7_B_WIDTH_2_Y_WIDTH_3' -q -q 2>/dev/null || echo sat_ge_A_SIGNED_0_B_SIGNED_0_A_WIDTH_7_B_WIDTH_2_Y_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_ge_A_SIGNED_0_B_SIGNED_1_A_WIDTH_7_B_WIDTH_2_Y_WIDTH_3.v; hierarchy -top sat_ge_A_SIGNED_0_B_SIGNED_1_A_WIDTH_7_B_WIDTH_2_Y_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_ge_A_SIGNED_0_B_SIGNED_1_A_WIDTH_7_B_WIDTH_2_Y_WIDTH_3' -q -q 2>/dev/null || echo sat_ge_A_SIGNED_0_B_SIGNED_1_A_WIDTH_7_B_WIDTH_2_Y_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_ge_A_SIGNED_1_B_SIGNED_0_A_WIDTH_7_B_WIDTH_2_Y_WIDTH_3.v; hierarchy -top sat_ge_A_SIGNED_1_B_SIGNED_0_A_WIDTH_7_B_WIDTH_2_Y_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_ge_A_SIGNED_1_B_SIGNED_0_A_WIDTH_7_B_WIDTH_2_Y_WIDTH_3' -q -q 2>/dev/null || echo sat_ge_A_SIGNED_1_B_SIGNED_0_A_WIDTH_7_B_WIDTH_2_Y_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_ge_A_SIGNED_1_B_SIGNED_1_A_WIDTH_7_B_WIDTH_2_Y_WIDTH_3.v; hierarchy -top sat_ge_A_SIGNED_1_B_SIGNED_1_A_WIDTH_7_B_WIDTH_2_Y_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_ge_A_SIGNED_1_B_SIGNED_1_A_WIDTH_7_B_WIDTH_2_Y_WIDTH_3' -q -q 2>/dev/null || echo sat_ge_A_SIGNED_1_B_SIGNED_1_A_WIDTH_7_B_WIDTH_2_Y_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_ge_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_1_Y_WIDTH_6.v; hierarchy -top sat_ge_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_1_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_ge_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_1_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_ge_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_1_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_ge_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_1_Y_WIDTH_6.v; hierarchy -top sat_ge_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_1_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_ge_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_1_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_ge_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_1_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_ge_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_1_Y_WIDTH_6.v; hierarchy -top sat_ge_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_1_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_ge_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_1_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_ge_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_1_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_ge_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_1_Y_WIDTH_6.v; hierarchy -top sat_ge_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_1_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_ge_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_1_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_ge_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_1_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_ge_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_1.v; hierarchy -top sat_ge_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_ge_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_ge_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_ge_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_1.v; hierarchy -top sat_ge_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_ge_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_ge_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_ge_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_1.v; hierarchy -top sat_ge_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_ge_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_ge_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_ge_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_1.v; hierarchy -top sat_ge_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_ge_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_ge_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_ge_A_SIGNED_0_B_SIGNED_0_A_WIDTH_1_B_WIDTH_9_Y_WIDTH_5.v; hierarchy -top sat_ge_A_SIGNED_0_B_SIGNED_0_A_WIDTH_1_B_WIDTH_9_Y_WIDTH_5; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_ge_A_SIGNED_0_B_SIGNED_0_A_WIDTH_1_B_WIDTH_9_Y_WIDTH_5' -q -q 2>/dev/null || echo sat_ge_A_SIGNED_0_B_SIGNED_0_A_WIDTH_1_B_WIDTH_9_Y_WIDTH_5 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_ge_A_SIGNED_0_B_SIGNED_1_A_WIDTH_1_B_WIDTH_9_Y_WIDTH_5.v; hierarchy -top sat_ge_A_SIGNED_0_B_SIGNED_1_A_WIDTH_1_B_WIDTH_9_Y_WIDTH_5; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_ge_A_SIGNED_0_B_SIGNED_1_A_WIDTH_1_B_WIDTH_9_Y_WIDTH_5' -q -q 2>/dev/null || echo sat_ge_A_SIGNED_0_B_SIGNED_1_A_WIDTH_1_B_WIDTH_9_Y_WIDTH_5 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_ge_A_SIGNED_1_B_SIGNED_0_A_WIDTH_1_B_WIDTH_9_Y_WIDTH_5.v; hierarchy -top sat_ge_A_SIGNED_1_B_SIGNED_0_A_WIDTH_1_B_WIDTH_9_Y_WIDTH_5; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_ge_A_SIGNED_1_B_SIGNED_0_A_WIDTH_1_B_WIDTH_9_Y_WIDTH_5' -q -q 2>/dev/null || echo sat_ge_A_SIGNED_1_B_SIGNED_0_A_WIDTH_1_B_WIDTH_9_Y_WIDTH_5 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_ge_A_SIGNED_1_B_SIGNED_1_A_WIDTH_1_B_WIDTH_9_Y_WIDTH_5.v; hierarchy -top sat_ge_A_SIGNED_1_B_SIGNED_1_A_WIDTH_1_B_WIDTH_9_Y_WIDTH_5; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_ge_A_SIGNED_1_B_SIGNED_1_A_WIDTH_1_B_WIDTH_9_Y_WIDTH_5' -q -q 2>/dev/null || echo sat_ge_A_SIGNED_1_B_SIGNED_1_A_WIDTH_1_B_WIDTH_9_Y_WIDTH_5 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_ge_A_SIGNED_0_B_SIGNED_0_A_WIDTH_1_B_WIDTH_2_Y_WIDTH_7.v; hierarchy -top sat_ge_A_SIGNED_0_B_SIGNED_0_A_WIDTH_1_B_WIDTH_2_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_ge_A_SIGNED_0_B_SIGNED_0_A_WIDTH_1_B_WIDTH_2_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_ge_A_SIGNED_0_B_SIGNED_0_A_WIDTH_1_B_WIDTH_2_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_ge_A_SIGNED_0_B_SIGNED_1_A_WIDTH_1_B_WIDTH_2_Y_WIDTH_7.v; hierarchy -top sat_ge_A_SIGNED_0_B_SIGNED_1_A_WIDTH_1_B_WIDTH_2_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_ge_A_SIGNED_0_B_SIGNED_1_A_WIDTH_1_B_WIDTH_2_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_ge_A_SIGNED_0_B_SIGNED_1_A_WIDTH_1_B_WIDTH_2_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_ge_A_SIGNED_1_B_SIGNED_0_A_WIDTH_1_B_WIDTH_2_Y_WIDTH_7.v; hierarchy -top sat_ge_A_SIGNED_1_B_SIGNED_0_A_WIDTH_1_B_WIDTH_2_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_ge_A_SIGNED_1_B_SIGNED_0_A_WIDTH_1_B_WIDTH_2_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_ge_A_SIGNED_1_B_SIGNED_0_A_WIDTH_1_B_WIDTH_2_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_ge_A_SIGNED_1_B_SIGNED_1_A_WIDTH_1_B_WIDTH_2_Y_WIDTH_7.v; hierarchy -top sat_ge_A_SIGNED_1_B_SIGNED_1_A_WIDTH_1_B_WIDTH_2_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_ge_A_SIGNED_1_B_SIGNED_1_A_WIDTH_1_B_WIDTH_2_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_ge_A_SIGNED_1_B_SIGNED_1_A_WIDTH_1_B_WIDTH_2_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_ge_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4.v; hierarchy -top sat_ge_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_ge_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_ge_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_ge_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4.v; hierarchy -top sat_ge_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_ge_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_ge_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_ge_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4.v; hierarchy -top sat_ge_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_ge_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_ge_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_ge_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4.v; hierarchy -top sat_ge_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_ge_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_ge_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_ge_A_SIGNED_0_B_SIGNED_0_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_8.v; hierarchy -top sat_ge_A_SIGNED_0_B_SIGNED_0_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_8; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_ge_A_SIGNED_0_B_SIGNED_0_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_8' -q -q 2>/dev/null || echo sat_ge_A_SIGNED_0_B_SIGNED_0_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_8 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_ge_A_SIGNED_0_B_SIGNED_1_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_8.v; hierarchy -top sat_ge_A_SIGNED_0_B_SIGNED_1_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_8; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_ge_A_SIGNED_0_B_SIGNED_1_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_8' -q -q 2>/dev/null || echo sat_ge_A_SIGNED_0_B_SIGNED_1_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_8 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_ge_A_SIGNED_1_B_SIGNED_0_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_8.v; hierarchy -top sat_ge_A_SIGNED_1_B_SIGNED_0_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_8; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_ge_A_SIGNED_1_B_SIGNED_0_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_8' -q -q 2>/dev/null || echo sat_ge_A_SIGNED_1_B_SIGNED_0_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_8 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_ge_A_SIGNED_1_B_SIGNED_1_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_8.v; hierarchy -top sat_ge_A_SIGNED_1_B_SIGNED_1_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_8; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_ge_A_SIGNED_1_B_SIGNED_1_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_8' -q -q 2>/dev/null || echo sat_ge_A_SIGNED_1_B_SIGNED_1_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_8 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_ge_A_SIGNED_0_B_SIGNED_0_A_WIDTH_5_B_WIDTH_1_Y_WIDTH_5.v; hierarchy -top sat_ge_A_SIGNED_0_B_SIGNED_0_A_WIDTH_5_B_WIDTH_1_Y_WIDTH_5; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_ge_A_SIGNED_0_B_SIGNED_0_A_WIDTH_5_B_WIDTH_1_Y_WIDTH_5' -q -q 2>/dev/null || echo sat_ge_A_SIGNED_0_B_SIGNED_0_A_WIDTH_5_B_WIDTH_1_Y_WIDTH_5 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_ge_A_SIGNED_0_B_SIGNED_1_A_WIDTH_5_B_WIDTH_1_Y_WIDTH_5.v; hierarchy -top sat_ge_A_SIGNED_0_B_SIGNED_1_A_WIDTH_5_B_WIDTH_1_Y_WIDTH_5; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_ge_A_SIGNED_0_B_SIGNED_1_A_WIDTH_5_B_WIDTH_1_Y_WIDTH_5' -q -q 2>/dev/null || echo sat_ge_A_SIGNED_0_B_SIGNED_1_A_WIDTH_5_B_WIDTH_1_Y_WIDTH_5 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_ge_A_SIGNED_1_B_SIGNED_0_A_WIDTH_5_B_WIDTH_1_Y_WIDTH_5.v; hierarchy -top sat_ge_A_SIGNED_1_B_SIGNED_0_A_WIDTH_5_B_WIDTH_1_Y_WIDTH_5; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_ge_A_SIGNED_1_B_SIGNED_0_A_WIDTH_5_B_WIDTH_1_Y_WIDTH_5' -q -q 2>/dev/null || echo sat_ge_A_SIGNED_1_B_SIGNED_0_A_WIDTH_5_B_WIDTH_1_Y_WIDTH_5 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_ge_A_SIGNED_1_B_SIGNED_1_A_WIDTH_5_B_WIDTH_1_Y_WIDTH_5.v; hierarchy -top sat_ge_A_SIGNED_1_B_SIGNED_1_A_WIDTH_5_B_WIDTH_1_Y_WIDTH_5; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_ge_A_SIGNED_1_B_SIGNED_1_A_WIDTH_5_B_WIDTH_1_Y_WIDTH_5' -q -q 2>/dev/null || echo sat_ge_A_SIGNED_1_B_SIGNED_1_A_WIDTH_5_B_WIDTH_1_Y_WIDTH_5 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_ge_A_SIGNED_0_B_SIGNED_0_A_WIDTH_7_B_WIDTH_1_Y_WIDTH_5.v; hierarchy -top sat_ge_A_SIGNED_0_B_SIGNED_0_A_WIDTH_7_B_WIDTH_1_Y_WIDTH_5; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_ge_A_SIGNED_0_B_SIGNED_0_A_WIDTH_7_B_WIDTH_1_Y_WIDTH_5' -q -q 2>/dev/null || echo sat_ge_A_SIGNED_0_B_SIGNED_0_A_WIDTH_7_B_WIDTH_1_Y_WIDTH_5 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_ge_A_SIGNED_0_B_SIGNED_1_A_WIDTH_7_B_WIDTH_1_Y_WIDTH_5.v; hierarchy -top sat_ge_A_SIGNED_0_B_SIGNED_1_A_WIDTH_7_B_WIDTH_1_Y_WIDTH_5; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_ge_A_SIGNED_0_B_SIGNED_1_A_WIDTH_7_B_WIDTH_1_Y_WIDTH_5' -q -q 2>/dev/null || echo sat_ge_A_SIGNED_0_B_SIGNED_1_A_WIDTH_7_B_WIDTH_1_Y_WIDTH_5 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_ge_A_SIGNED_1_B_SIGNED_0_A_WIDTH_7_B_WIDTH_1_Y_WIDTH_5.v; hierarchy -top sat_ge_A_SIGNED_1_B_SIGNED_0_A_WIDTH_7_B_WIDTH_1_Y_WIDTH_5; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_ge_A_SIGNED_1_B_SIGNED_0_A_WIDTH_7_B_WIDTH_1_Y_WIDTH_5' -q -q 2>/dev/null || echo sat_ge_A_SIGNED_1_B_SIGNED_0_A_WIDTH_7_B_WIDTH_1_Y_WIDTH_5 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_ge_A_SIGNED_1_B_SIGNED_1_A_WIDTH_7_B_WIDTH_1_Y_WIDTH_5.v; hierarchy -top sat_ge_A_SIGNED_1_B_SIGNED_1_A_WIDTH_7_B_WIDTH_1_Y_WIDTH_5; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_ge_A_SIGNED_1_B_SIGNED_1_A_WIDTH_7_B_WIDTH_1_Y_WIDTH_5' -q -q 2>/dev/null || echo sat_ge_A_SIGNED_1_B_SIGNED_1_A_WIDTH_7_B_WIDTH_1_Y_WIDTH_5 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_ge_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_2.v; hierarchy -top sat_ge_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_ge_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_ge_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_ge_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_2.v; hierarchy -top sat_ge_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_ge_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_ge_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_ge_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_2.v; hierarchy -top sat_ge_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_ge_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_ge_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_ge_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_2.v; hierarchy -top sat_ge_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_ge_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_ge_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_ge_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_5.v; hierarchy -top sat_ge_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_5; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_ge_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_5' -q -q 2>/dev/null || echo sat_ge_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_5 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_ge_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_5.v; hierarchy -top sat_ge_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_5; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_ge_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_5' -q -q 2>/dev/null || echo sat_ge_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_5 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_ge_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_5.v; hierarchy -top sat_ge_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_5; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_ge_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_5' -q -q 2>/dev/null || echo sat_ge_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_5 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_ge_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_5.v; hierarchy -top sat_ge_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_5; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_ge_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_5' -q -q 2>/dev/null || echo sat_ge_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_5 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_ge_A_SIGNED_0_B_SIGNED_0_A_WIDTH_9_B_WIDTH_5_Y_WIDTH_3.v; hierarchy -top sat_ge_A_SIGNED_0_B_SIGNED_0_A_WIDTH_9_B_WIDTH_5_Y_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_ge_A_SIGNED_0_B_SIGNED_0_A_WIDTH_9_B_WIDTH_5_Y_WIDTH_3' -q -q 2>/dev/null || echo sat_ge_A_SIGNED_0_B_SIGNED_0_A_WIDTH_9_B_WIDTH_5_Y_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_ge_A_SIGNED_0_B_SIGNED_1_A_WIDTH_9_B_WIDTH_5_Y_WIDTH_3.v; hierarchy -top sat_ge_A_SIGNED_0_B_SIGNED_1_A_WIDTH_9_B_WIDTH_5_Y_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_ge_A_SIGNED_0_B_SIGNED_1_A_WIDTH_9_B_WIDTH_5_Y_WIDTH_3' -q -q 2>/dev/null || echo sat_ge_A_SIGNED_0_B_SIGNED_1_A_WIDTH_9_B_WIDTH_5_Y_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_ge_A_SIGNED_1_B_SIGNED_0_A_WIDTH_9_B_WIDTH_5_Y_WIDTH_3.v; hierarchy -top sat_ge_A_SIGNED_1_B_SIGNED_0_A_WIDTH_9_B_WIDTH_5_Y_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_ge_A_SIGNED_1_B_SIGNED_0_A_WIDTH_9_B_WIDTH_5_Y_WIDTH_3' -q -q 2>/dev/null || echo sat_ge_A_SIGNED_1_B_SIGNED_0_A_WIDTH_9_B_WIDTH_5_Y_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_ge_A_SIGNED_1_B_SIGNED_1_A_WIDTH_9_B_WIDTH_5_Y_WIDTH_3.v; hierarchy -top sat_ge_A_SIGNED_1_B_SIGNED_1_A_WIDTH_9_B_WIDTH_5_Y_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_ge_A_SIGNED_1_B_SIGNED_1_A_WIDTH_9_B_WIDTH_5_Y_WIDTH_3' -q -q 2>/dev/null || echo sat_ge_A_SIGNED_1_B_SIGNED_1_A_WIDTH_9_B_WIDTH_5_Y_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_ge_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_10.v; hierarchy -top sat_ge_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_10; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_ge_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_10' -q -q 2>/dev/null || echo sat_ge_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_10 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_ge_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_10.v; hierarchy -top sat_ge_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_10; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_ge_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_10' -q -q 2>/dev/null || echo sat_ge_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_10 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_ge_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_10.v; hierarchy -top sat_ge_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_10; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_ge_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_10' -q -q 2>/dev/null || echo sat_ge_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_10 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_ge_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_10.v; hierarchy -top sat_ge_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_10; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_ge_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_10' -q -q 2>/dev/null || echo sat_ge_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_10 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_ge_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1.v; hierarchy -top sat_ge_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_ge_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_ge_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_ge_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1.v; hierarchy -top sat_ge_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_ge_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_ge_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_ge_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1.v; hierarchy -top sat_ge_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_ge_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_ge_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_ge_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1.v; hierarchy -top sat_ge_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_ge_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_ge_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_ge_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_2.v; hierarchy -top sat_ge_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_ge_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_ge_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_ge_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_2.v; hierarchy -top sat_ge_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_ge_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_ge_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_ge_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_2.v; hierarchy -top sat_ge_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_ge_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_ge_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_ge_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_2.v; hierarchy -top sat_ge_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_ge_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_ge_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_ge_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_5_Y_WIDTH_2.v; hierarchy -top sat_ge_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_5_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_ge_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_5_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_ge_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_5_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_ge_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_5_Y_WIDTH_2.v; hierarchy -top sat_ge_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_5_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_ge_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_5_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_ge_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_5_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_ge_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_5_Y_WIDTH_2.v; hierarchy -top sat_ge_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_5_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_ge_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_5_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_ge_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_5_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_ge_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_5_Y_WIDTH_2.v; hierarchy -top sat_ge_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_5_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_ge_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_5_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_ge_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_5_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_ge_A_SIGNED_0_B_SIGNED_0_A_WIDTH_1_B_WIDTH_5_Y_WIDTH_3.v; hierarchy -top sat_ge_A_SIGNED_0_B_SIGNED_0_A_WIDTH_1_B_WIDTH_5_Y_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_ge_A_SIGNED_0_B_SIGNED_0_A_WIDTH_1_B_WIDTH_5_Y_WIDTH_3' -q -q 2>/dev/null || echo sat_ge_A_SIGNED_0_B_SIGNED_0_A_WIDTH_1_B_WIDTH_5_Y_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_ge_A_SIGNED_0_B_SIGNED_1_A_WIDTH_1_B_WIDTH_5_Y_WIDTH_3.v; hierarchy -top sat_ge_A_SIGNED_0_B_SIGNED_1_A_WIDTH_1_B_WIDTH_5_Y_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_ge_A_SIGNED_0_B_SIGNED_1_A_WIDTH_1_B_WIDTH_5_Y_WIDTH_3' -q -q 2>/dev/null || echo sat_ge_A_SIGNED_0_B_SIGNED_1_A_WIDTH_1_B_WIDTH_5_Y_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_ge_A_SIGNED_1_B_SIGNED_0_A_WIDTH_1_B_WIDTH_5_Y_WIDTH_3.v; hierarchy -top sat_ge_A_SIGNED_1_B_SIGNED_0_A_WIDTH_1_B_WIDTH_5_Y_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_ge_A_SIGNED_1_B_SIGNED_0_A_WIDTH_1_B_WIDTH_5_Y_WIDTH_3' -q -q 2>/dev/null || echo sat_ge_A_SIGNED_1_B_SIGNED_0_A_WIDTH_1_B_WIDTH_5_Y_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_ge_A_SIGNED_1_B_SIGNED_1_A_WIDTH_1_B_WIDTH_5_Y_WIDTH_3.v; hierarchy -top sat_ge_A_SIGNED_1_B_SIGNED_1_A_WIDTH_1_B_WIDTH_5_Y_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_ge_A_SIGNED_1_B_SIGNED_1_A_WIDTH_1_B_WIDTH_5_Y_WIDTH_3' -q -q 2>/dev/null || echo sat_ge_A_SIGNED_1_B_SIGNED_1_A_WIDTH_1_B_WIDTH_5_Y_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_ge_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_8_Y_WIDTH_9.v; hierarchy -top sat_ge_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_8_Y_WIDTH_9; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_ge_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_8_Y_WIDTH_9' -q -q 2>/dev/null || echo sat_ge_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_8_Y_WIDTH_9 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_ge_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_8_Y_WIDTH_9.v; hierarchy -top sat_ge_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_8_Y_WIDTH_9; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_ge_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_8_Y_WIDTH_9' -q -q 2>/dev/null || echo sat_ge_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_8_Y_WIDTH_9 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_ge_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_8_Y_WIDTH_9.v; hierarchy -top sat_ge_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_8_Y_WIDTH_9; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_ge_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_8_Y_WIDTH_9' -q -q 2>/dev/null || echo sat_ge_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_8_Y_WIDTH_9 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_ge_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_8_Y_WIDTH_9.v; hierarchy -top sat_ge_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_8_Y_WIDTH_9; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_ge_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_8_Y_WIDTH_9' -q -q 2>/dev/null || echo sat_ge_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_8_Y_WIDTH_9 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_ge_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_7_Y_WIDTH_2.v; hierarchy -top sat_ge_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_7_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_ge_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_7_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_ge_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_7_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_ge_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_7_Y_WIDTH_2.v; hierarchy -top sat_ge_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_7_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_ge_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_7_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_ge_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_7_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_ge_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_7_Y_WIDTH_2.v; hierarchy -top sat_ge_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_7_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_ge_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_7_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_ge_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_7_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_ge_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_7_Y_WIDTH_2.v; hierarchy -top sat_ge_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_7_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_ge_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_7_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_ge_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_7_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_ge_A_SIGNED_0_B_SIGNED_0_A_WIDTH_10_B_WIDTH_2_Y_WIDTH_2.v; hierarchy -top sat_ge_A_SIGNED_0_B_SIGNED_0_A_WIDTH_10_B_WIDTH_2_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_ge_A_SIGNED_0_B_SIGNED_0_A_WIDTH_10_B_WIDTH_2_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_ge_A_SIGNED_0_B_SIGNED_0_A_WIDTH_10_B_WIDTH_2_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_ge_A_SIGNED_0_B_SIGNED_1_A_WIDTH_10_B_WIDTH_2_Y_WIDTH_2.v; hierarchy -top sat_ge_A_SIGNED_0_B_SIGNED_1_A_WIDTH_10_B_WIDTH_2_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_ge_A_SIGNED_0_B_SIGNED_1_A_WIDTH_10_B_WIDTH_2_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_ge_A_SIGNED_0_B_SIGNED_1_A_WIDTH_10_B_WIDTH_2_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_ge_A_SIGNED_1_B_SIGNED_0_A_WIDTH_10_B_WIDTH_2_Y_WIDTH_2.v; hierarchy -top sat_ge_A_SIGNED_1_B_SIGNED_0_A_WIDTH_10_B_WIDTH_2_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_ge_A_SIGNED_1_B_SIGNED_0_A_WIDTH_10_B_WIDTH_2_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_ge_A_SIGNED_1_B_SIGNED_0_A_WIDTH_10_B_WIDTH_2_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_ge_A_SIGNED_1_B_SIGNED_1_A_WIDTH_10_B_WIDTH_2_Y_WIDTH_2.v; hierarchy -top sat_ge_A_SIGNED_1_B_SIGNED_1_A_WIDTH_10_B_WIDTH_2_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_ge_A_SIGNED_1_B_SIGNED_1_A_WIDTH_10_B_WIDTH_2_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_ge_A_SIGNED_1_B_SIGNED_1_A_WIDTH_10_B_WIDTH_2_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_ge_A_SIGNED_0_B_SIGNED_0_A_WIDTH_1_B_WIDTH_6_Y_WIDTH_7.v; hierarchy -top sat_ge_A_SIGNED_0_B_SIGNED_0_A_WIDTH_1_B_WIDTH_6_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_ge_A_SIGNED_0_B_SIGNED_0_A_WIDTH_1_B_WIDTH_6_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_ge_A_SIGNED_0_B_SIGNED_0_A_WIDTH_1_B_WIDTH_6_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_ge_A_SIGNED_0_B_SIGNED_1_A_WIDTH_1_B_WIDTH_6_Y_WIDTH_7.v; hierarchy -top sat_ge_A_SIGNED_0_B_SIGNED_1_A_WIDTH_1_B_WIDTH_6_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_ge_A_SIGNED_0_B_SIGNED_1_A_WIDTH_1_B_WIDTH_6_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_ge_A_SIGNED_0_B_SIGNED_1_A_WIDTH_1_B_WIDTH_6_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_ge_A_SIGNED_1_B_SIGNED_0_A_WIDTH_1_B_WIDTH_6_Y_WIDTH_7.v; hierarchy -top sat_ge_A_SIGNED_1_B_SIGNED_0_A_WIDTH_1_B_WIDTH_6_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_ge_A_SIGNED_1_B_SIGNED_0_A_WIDTH_1_B_WIDTH_6_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_ge_A_SIGNED_1_B_SIGNED_0_A_WIDTH_1_B_WIDTH_6_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_ge_A_SIGNED_1_B_SIGNED_1_A_WIDTH_1_B_WIDTH_6_Y_WIDTH_7.v; hierarchy -top sat_ge_A_SIGNED_1_B_SIGNED_1_A_WIDTH_1_B_WIDTH_6_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_ge_A_SIGNED_1_B_SIGNED_1_A_WIDTH_1_B_WIDTH_6_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_ge_A_SIGNED_1_B_SIGNED_1_A_WIDTH_1_B_WIDTH_6_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_ge_A_SIGNED_0_B_SIGNED_0_A_WIDTH_8_B_WIDTH_10_Y_WIDTH_2.v; hierarchy -top sat_ge_A_SIGNED_0_B_SIGNED_0_A_WIDTH_8_B_WIDTH_10_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_ge_A_SIGNED_0_B_SIGNED_0_A_WIDTH_8_B_WIDTH_10_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_ge_A_SIGNED_0_B_SIGNED_0_A_WIDTH_8_B_WIDTH_10_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_ge_A_SIGNED_0_B_SIGNED_1_A_WIDTH_8_B_WIDTH_10_Y_WIDTH_2.v; hierarchy -top sat_ge_A_SIGNED_0_B_SIGNED_1_A_WIDTH_8_B_WIDTH_10_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_ge_A_SIGNED_0_B_SIGNED_1_A_WIDTH_8_B_WIDTH_10_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_ge_A_SIGNED_0_B_SIGNED_1_A_WIDTH_8_B_WIDTH_10_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_ge_A_SIGNED_1_B_SIGNED_0_A_WIDTH_8_B_WIDTH_10_Y_WIDTH_2.v; hierarchy -top sat_ge_A_SIGNED_1_B_SIGNED_0_A_WIDTH_8_B_WIDTH_10_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_ge_A_SIGNED_1_B_SIGNED_0_A_WIDTH_8_B_WIDTH_10_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_ge_A_SIGNED_1_B_SIGNED_0_A_WIDTH_8_B_WIDTH_10_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_ge_A_SIGNED_1_B_SIGNED_1_A_WIDTH_8_B_WIDTH_10_Y_WIDTH_2.v; hierarchy -top sat_ge_A_SIGNED_1_B_SIGNED_1_A_WIDTH_8_B_WIDTH_10_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_ge_A_SIGNED_1_B_SIGNED_1_A_WIDTH_8_B_WIDTH_10_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_ge_A_SIGNED_1_B_SIGNED_1_A_WIDTH_8_B_WIDTH_10_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_ge_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_9.v; hierarchy -top sat_ge_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_9; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_ge_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_9' -q -q 2>/dev/null || echo sat_ge_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_9 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_ge_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_9.v; hierarchy -top sat_ge_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_9; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_ge_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_9' -q -q 2>/dev/null || echo sat_ge_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_9 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_ge_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_9.v; hierarchy -top sat_ge_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_9; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_ge_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_9' -q -q 2>/dev/null || echo sat_ge_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_9 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_ge_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_9.v; hierarchy -top sat_ge_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_9; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_ge_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_9' -q -q 2>/dev/null || echo sat_ge_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_9 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_ge_A_SIGNED_0_B_SIGNED_0_A_WIDTH_8_B_WIDTH_2_Y_WIDTH_2.v; hierarchy -top sat_ge_A_SIGNED_0_B_SIGNED_0_A_WIDTH_8_B_WIDTH_2_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_ge_A_SIGNED_0_B_SIGNED_0_A_WIDTH_8_B_WIDTH_2_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_ge_A_SIGNED_0_B_SIGNED_0_A_WIDTH_8_B_WIDTH_2_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_ge_A_SIGNED_0_B_SIGNED_1_A_WIDTH_8_B_WIDTH_2_Y_WIDTH_2.v; hierarchy -top sat_ge_A_SIGNED_0_B_SIGNED_1_A_WIDTH_8_B_WIDTH_2_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_ge_A_SIGNED_0_B_SIGNED_1_A_WIDTH_8_B_WIDTH_2_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_ge_A_SIGNED_0_B_SIGNED_1_A_WIDTH_8_B_WIDTH_2_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_ge_A_SIGNED_1_B_SIGNED_0_A_WIDTH_8_B_WIDTH_2_Y_WIDTH_2.v; hierarchy -top sat_ge_A_SIGNED_1_B_SIGNED_0_A_WIDTH_8_B_WIDTH_2_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_ge_A_SIGNED_1_B_SIGNED_0_A_WIDTH_8_B_WIDTH_2_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_ge_A_SIGNED_1_B_SIGNED_0_A_WIDTH_8_B_WIDTH_2_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_ge_A_SIGNED_1_B_SIGNED_1_A_WIDTH_8_B_WIDTH_2_Y_WIDTH_2.v; hierarchy -top sat_ge_A_SIGNED_1_B_SIGNED_1_A_WIDTH_8_B_WIDTH_2_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_ge_A_SIGNED_1_B_SIGNED_1_A_WIDTH_8_B_WIDTH_2_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_ge_A_SIGNED_1_B_SIGNED_1_A_WIDTH_8_B_WIDTH_2_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_ge_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_6.v; hierarchy -top sat_ge_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_ge_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_ge_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_ge_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_6.v; hierarchy -top sat_ge_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_ge_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_ge_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_ge_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_6.v; hierarchy -top sat_ge_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_ge_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_ge_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_ge_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_6.v; hierarchy -top sat_ge_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_ge_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_ge_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_ge_A_SIGNED_0_B_SIGNED_0_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_1.v; hierarchy -top sat_ge_A_SIGNED_0_B_SIGNED_0_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_ge_A_SIGNED_0_B_SIGNED_0_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_ge_A_SIGNED_0_B_SIGNED_0_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_ge_A_SIGNED_0_B_SIGNED_1_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_1.v; hierarchy -top sat_ge_A_SIGNED_0_B_SIGNED_1_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_ge_A_SIGNED_0_B_SIGNED_1_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_ge_A_SIGNED_0_B_SIGNED_1_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_ge_A_SIGNED_1_B_SIGNED_0_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_1.v; hierarchy -top sat_ge_A_SIGNED_1_B_SIGNED_0_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_ge_A_SIGNED_1_B_SIGNED_0_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_ge_A_SIGNED_1_B_SIGNED_0_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_ge_A_SIGNED_1_B_SIGNED_1_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_1.v; hierarchy -top sat_ge_A_SIGNED_1_B_SIGNED_1_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_ge_A_SIGNED_1_B_SIGNED_1_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_ge_A_SIGNED_1_B_SIGNED_1_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_ge_A_SIGNED_0_B_SIGNED_0_A_WIDTH_10_B_WIDTH_6_Y_WIDTH_8.v; hierarchy -top sat_ge_A_SIGNED_0_B_SIGNED_0_A_WIDTH_10_B_WIDTH_6_Y_WIDTH_8; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_ge_A_SIGNED_0_B_SIGNED_0_A_WIDTH_10_B_WIDTH_6_Y_WIDTH_8' -q -q 2>/dev/null || echo sat_ge_A_SIGNED_0_B_SIGNED_0_A_WIDTH_10_B_WIDTH_6_Y_WIDTH_8 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_ge_A_SIGNED_0_B_SIGNED_1_A_WIDTH_10_B_WIDTH_6_Y_WIDTH_8.v; hierarchy -top sat_ge_A_SIGNED_0_B_SIGNED_1_A_WIDTH_10_B_WIDTH_6_Y_WIDTH_8; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_ge_A_SIGNED_0_B_SIGNED_1_A_WIDTH_10_B_WIDTH_6_Y_WIDTH_8' -q -q 2>/dev/null || echo sat_ge_A_SIGNED_0_B_SIGNED_1_A_WIDTH_10_B_WIDTH_6_Y_WIDTH_8 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_ge_A_SIGNED_1_B_SIGNED_0_A_WIDTH_10_B_WIDTH_6_Y_WIDTH_8.v; hierarchy -top sat_ge_A_SIGNED_1_B_SIGNED_0_A_WIDTH_10_B_WIDTH_6_Y_WIDTH_8; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_ge_A_SIGNED_1_B_SIGNED_0_A_WIDTH_10_B_WIDTH_6_Y_WIDTH_8' -q -q 2>/dev/null || echo sat_ge_A_SIGNED_1_B_SIGNED_0_A_WIDTH_10_B_WIDTH_6_Y_WIDTH_8 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_ge_A_SIGNED_1_B_SIGNED_1_A_WIDTH_10_B_WIDTH_6_Y_WIDTH_8.v; hierarchy -top sat_ge_A_SIGNED_1_B_SIGNED_1_A_WIDTH_10_B_WIDTH_6_Y_WIDTH_8; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_ge_A_SIGNED_1_B_SIGNED_1_A_WIDTH_10_B_WIDTH_6_Y_WIDTH_8' -q -q 2>/dev/null || echo sat_ge_A_SIGNED_1_B_SIGNED_1_A_WIDTH_10_B_WIDTH_6_Y_WIDTH_8 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_ge_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_3.v; hierarchy -top sat_ge_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_ge_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_3' -q -q 2>/dev/null || echo sat_ge_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_ge_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_3.v; hierarchy -top sat_ge_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_ge_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_3' -q -q 2>/dev/null || echo sat_ge_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_ge_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_3.v; hierarchy -top sat_ge_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_ge_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_3' -q -q 2>/dev/null || echo sat_ge_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_ge_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_3.v; hierarchy -top sat_ge_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_ge_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_3' -q -q 2>/dev/null || echo sat_ge_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_ge_A_SIGNED_0_B_SIGNED_0_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_5.v; hierarchy -top sat_ge_A_SIGNED_0_B_SIGNED_0_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_5; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_ge_A_SIGNED_0_B_SIGNED_0_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_5' -q -q 2>/dev/null || echo sat_ge_A_SIGNED_0_B_SIGNED_0_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_5 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_ge_A_SIGNED_0_B_SIGNED_1_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_5.v; hierarchy -top sat_ge_A_SIGNED_0_B_SIGNED_1_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_5; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_ge_A_SIGNED_0_B_SIGNED_1_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_5' -q -q 2>/dev/null || echo sat_ge_A_SIGNED_0_B_SIGNED_1_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_5 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_ge_A_SIGNED_1_B_SIGNED_0_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_5.v; hierarchy -top sat_ge_A_SIGNED_1_B_SIGNED_0_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_5; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_ge_A_SIGNED_1_B_SIGNED_0_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_5' -q -q 2>/dev/null || echo sat_ge_A_SIGNED_1_B_SIGNED_0_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_5 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_ge_A_SIGNED_1_B_SIGNED_1_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_5.v; hierarchy -top sat_ge_A_SIGNED_1_B_SIGNED_1_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_5; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_ge_A_SIGNED_1_B_SIGNED_1_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_5' -q -q 2>/dev/null || echo sat_ge_A_SIGNED_1_B_SIGNED_1_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_5 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_ge_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_7_Y_WIDTH_7.v; hierarchy -top sat_ge_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_7_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_ge_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_7_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_ge_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_7_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_ge_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_7_Y_WIDTH_7.v; hierarchy -top sat_ge_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_7_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_ge_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_7_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_ge_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_7_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_ge_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_7_Y_WIDTH_7.v; hierarchy -top sat_ge_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_7_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_ge_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_7_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_ge_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_7_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_ge_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_7_Y_WIDTH_7.v; hierarchy -top sat_ge_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_7_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_ge_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_7_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_ge_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_7_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_ge_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_1_Y_WIDTH_1.v; hierarchy -top sat_ge_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_1_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_ge_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_1_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_ge_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_1_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_ge_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_1_Y_WIDTH_1.v; hierarchy -top sat_ge_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_1_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_ge_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_1_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_ge_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_1_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_ge_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_1_Y_WIDTH_1.v; hierarchy -top sat_ge_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_1_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_ge_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_1_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_ge_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_1_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_ge_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_1_Y_WIDTH_1.v; hierarchy -top sat_ge_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_1_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_ge_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_1_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_ge_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_1_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_ge_A_SIGNED_0_B_SIGNED_0_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_7.v; hierarchy -top sat_ge_A_SIGNED_0_B_SIGNED_0_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_ge_A_SIGNED_0_B_SIGNED_0_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_ge_A_SIGNED_0_B_SIGNED_0_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_ge_A_SIGNED_0_B_SIGNED_1_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_7.v; hierarchy -top sat_ge_A_SIGNED_0_B_SIGNED_1_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_ge_A_SIGNED_0_B_SIGNED_1_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_ge_A_SIGNED_0_B_SIGNED_1_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_ge_A_SIGNED_1_B_SIGNED_0_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_7.v; hierarchy -top sat_ge_A_SIGNED_1_B_SIGNED_0_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_ge_A_SIGNED_1_B_SIGNED_0_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_ge_A_SIGNED_1_B_SIGNED_0_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_ge_A_SIGNED_1_B_SIGNED_1_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_7.v; hierarchy -top sat_ge_A_SIGNED_1_B_SIGNED_1_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_ge_A_SIGNED_1_B_SIGNED_1_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_ge_A_SIGNED_1_B_SIGNED_1_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_ge_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_7.v; hierarchy -top sat_ge_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_ge_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_ge_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_ge_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_7.v; hierarchy -top sat_ge_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_ge_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_ge_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_ge_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_7.v; hierarchy -top sat_ge_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_ge_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_ge_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_ge_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_7.v; hierarchy -top sat_ge_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_ge_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_ge_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_ge_A_SIGNED_0_B_SIGNED_0_A_WIDTH_8_B_WIDTH_9_Y_WIDTH_8.v; hierarchy -top sat_ge_A_SIGNED_0_B_SIGNED_0_A_WIDTH_8_B_WIDTH_9_Y_WIDTH_8; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_ge_A_SIGNED_0_B_SIGNED_0_A_WIDTH_8_B_WIDTH_9_Y_WIDTH_8' -q -q 2>/dev/null || echo sat_ge_A_SIGNED_0_B_SIGNED_0_A_WIDTH_8_B_WIDTH_9_Y_WIDTH_8 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_ge_A_SIGNED_0_B_SIGNED_1_A_WIDTH_8_B_WIDTH_9_Y_WIDTH_8.v; hierarchy -top sat_ge_A_SIGNED_0_B_SIGNED_1_A_WIDTH_8_B_WIDTH_9_Y_WIDTH_8; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_ge_A_SIGNED_0_B_SIGNED_1_A_WIDTH_8_B_WIDTH_9_Y_WIDTH_8' -q -q 2>/dev/null || echo sat_ge_A_SIGNED_0_B_SIGNED_1_A_WIDTH_8_B_WIDTH_9_Y_WIDTH_8 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_ge_A_SIGNED_1_B_SIGNED_0_A_WIDTH_8_B_WIDTH_9_Y_WIDTH_8.v; hierarchy -top sat_ge_A_SIGNED_1_B_SIGNED_0_A_WIDTH_8_B_WIDTH_9_Y_WIDTH_8; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_ge_A_SIGNED_1_B_SIGNED_0_A_WIDTH_8_B_WIDTH_9_Y_WIDTH_8' -q -q 2>/dev/null || echo sat_ge_A_SIGNED_1_B_SIGNED_0_A_WIDTH_8_B_WIDTH_9_Y_WIDTH_8 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_ge_A_SIGNED_1_B_SIGNED_1_A_WIDTH_8_B_WIDTH_9_Y_WIDTH_8.v; hierarchy -top sat_ge_A_SIGNED_1_B_SIGNED_1_A_WIDTH_8_B_WIDTH_9_Y_WIDTH_8; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_ge_A_SIGNED_1_B_SIGNED_1_A_WIDTH_8_B_WIDTH_9_Y_WIDTH_8' -q -q 2>/dev/null || echo sat_ge_A_SIGNED_1_B_SIGNED_1_A_WIDTH_8_B_WIDTH_9_Y_WIDTH_8 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_ge_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_5_Y_WIDTH_7.v; hierarchy -top sat_ge_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_5_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_ge_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_5_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_ge_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_5_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_ge_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_5_Y_WIDTH_7.v; hierarchy -top sat_ge_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_5_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_ge_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_5_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_ge_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_5_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_ge_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_5_Y_WIDTH_7.v; hierarchy -top sat_ge_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_5_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_ge_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_5_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_ge_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_5_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_ge_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_5_Y_WIDTH_7.v; hierarchy -top sat_ge_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_5_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_ge_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_5_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_ge_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_5_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_ge_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_4.v; hierarchy -top sat_ge_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_ge_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_ge_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_ge_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_4.v; hierarchy -top sat_ge_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_ge_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_ge_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_ge_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_4.v; hierarchy -top sat_ge_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_ge_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_ge_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_ge_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_4.v; hierarchy -top sat_ge_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_ge_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_ge_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_ge_A_SIGNED_0_B_SIGNED_0_A_WIDTH_9_B_WIDTH_4_Y_WIDTH_7.v; hierarchy -top sat_ge_A_SIGNED_0_B_SIGNED_0_A_WIDTH_9_B_WIDTH_4_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_ge_A_SIGNED_0_B_SIGNED_0_A_WIDTH_9_B_WIDTH_4_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_ge_A_SIGNED_0_B_SIGNED_0_A_WIDTH_9_B_WIDTH_4_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_ge_A_SIGNED_0_B_SIGNED_1_A_WIDTH_9_B_WIDTH_4_Y_WIDTH_7.v; hierarchy -top sat_ge_A_SIGNED_0_B_SIGNED_1_A_WIDTH_9_B_WIDTH_4_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_ge_A_SIGNED_0_B_SIGNED_1_A_WIDTH_9_B_WIDTH_4_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_ge_A_SIGNED_0_B_SIGNED_1_A_WIDTH_9_B_WIDTH_4_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_ge_A_SIGNED_1_B_SIGNED_0_A_WIDTH_9_B_WIDTH_4_Y_WIDTH_7.v; hierarchy -top sat_ge_A_SIGNED_1_B_SIGNED_0_A_WIDTH_9_B_WIDTH_4_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_ge_A_SIGNED_1_B_SIGNED_0_A_WIDTH_9_B_WIDTH_4_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_ge_A_SIGNED_1_B_SIGNED_0_A_WIDTH_9_B_WIDTH_4_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_ge_A_SIGNED_1_B_SIGNED_1_A_WIDTH_9_B_WIDTH_4_Y_WIDTH_7.v; hierarchy -top sat_ge_A_SIGNED_1_B_SIGNED_1_A_WIDTH_9_B_WIDTH_4_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_ge_A_SIGNED_1_B_SIGNED_1_A_WIDTH_9_B_WIDTH_4_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_ge_A_SIGNED_1_B_SIGNED_1_A_WIDTH_9_B_WIDTH_4_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_ge_A_SIGNED_0_B_SIGNED_0_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_9.v; hierarchy -top sat_ge_A_SIGNED_0_B_SIGNED_0_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_9; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_ge_A_SIGNED_0_B_SIGNED_0_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_9' -q -q 2>/dev/null || echo sat_ge_A_SIGNED_0_B_SIGNED_0_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_9 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_ge_A_SIGNED_0_B_SIGNED_1_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_9.v; hierarchy -top sat_ge_A_SIGNED_0_B_SIGNED_1_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_9; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_ge_A_SIGNED_0_B_SIGNED_1_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_9' -q -q 2>/dev/null || echo sat_ge_A_SIGNED_0_B_SIGNED_1_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_9 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_ge_A_SIGNED_1_B_SIGNED_0_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_9.v; hierarchy -top sat_ge_A_SIGNED_1_B_SIGNED_0_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_9; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_ge_A_SIGNED_1_B_SIGNED_0_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_9' -q -q 2>/dev/null || echo sat_ge_A_SIGNED_1_B_SIGNED_0_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_9 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_ge_A_SIGNED_1_B_SIGNED_1_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_9.v; hierarchy -top sat_ge_A_SIGNED_1_B_SIGNED_1_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_9; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_ge_A_SIGNED_1_B_SIGNED_1_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_9' -q -q 2>/dev/null || echo sat_ge_A_SIGNED_1_B_SIGNED_1_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_9 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_ge_A_SIGNED_0_B_SIGNED_0_A_WIDTH_4_B_WIDTH_8_Y_WIDTH_10.v; hierarchy -top sat_ge_A_SIGNED_0_B_SIGNED_0_A_WIDTH_4_B_WIDTH_8_Y_WIDTH_10; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_ge_A_SIGNED_0_B_SIGNED_0_A_WIDTH_4_B_WIDTH_8_Y_WIDTH_10' -q -q 2>/dev/null || echo sat_ge_A_SIGNED_0_B_SIGNED_0_A_WIDTH_4_B_WIDTH_8_Y_WIDTH_10 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_ge_A_SIGNED_0_B_SIGNED_1_A_WIDTH_4_B_WIDTH_8_Y_WIDTH_10.v; hierarchy -top sat_ge_A_SIGNED_0_B_SIGNED_1_A_WIDTH_4_B_WIDTH_8_Y_WIDTH_10; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_ge_A_SIGNED_0_B_SIGNED_1_A_WIDTH_4_B_WIDTH_8_Y_WIDTH_10' -q -q 2>/dev/null || echo sat_ge_A_SIGNED_0_B_SIGNED_1_A_WIDTH_4_B_WIDTH_8_Y_WIDTH_10 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_ge_A_SIGNED_1_B_SIGNED_0_A_WIDTH_4_B_WIDTH_8_Y_WIDTH_10.v; hierarchy -top sat_ge_A_SIGNED_1_B_SIGNED_0_A_WIDTH_4_B_WIDTH_8_Y_WIDTH_10; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_ge_A_SIGNED_1_B_SIGNED_0_A_WIDTH_4_B_WIDTH_8_Y_WIDTH_10' -q -q 2>/dev/null || echo sat_ge_A_SIGNED_1_B_SIGNED_0_A_WIDTH_4_B_WIDTH_8_Y_WIDTH_10 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_ge_A_SIGNED_1_B_SIGNED_1_A_WIDTH_4_B_WIDTH_8_Y_WIDTH_10.v; hierarchy -top sat_ge_A_SIGNED_1_B_SIGNED_1_A_WIDTH_4_B_WIDTH_8_Y_WIDTH_10; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_ge_A_SIGNED_1_B_SIGNED_1_A_WIDTH_4_B_WIDTH_8_Y_WIDTH_10' -q -q 2>/dev/null || echo sat_ge_A_SIGNED_1_B_SIGNED_1_A_WIDTH_4_B_WIDTH_8_Y_WIDTH_10 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_eq_A_SIGNED_0_B_SIGNED_0_A_WIDTH_1_B_WIDTH_1_Y_WIDTH_1.v; hierarchy -top sat_eq_A_SIGNED_0_B_SIGNED_0_A_WIDTH_1_B_WIDTH_1_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_eq_A_SIGNED_0_B_SIGNED_0_A_WIDTH_1_B_WIDTH_1_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_eq_A_SIGNED_0_B_SIGNED_0_A_WIDTH_1_B_WIDTH_1_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_eq_A_SIGNED_0_B_SIGNED_1_A_WIDTH_1_B_WIDTH_1_Y_WIDTH_1.v; hierarchy -top sat_eq_A_SIGNED_0_B_SIGNED_1_A_WIDTH_1_B_WIDTH_1_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_eq_A_SIGNED_0_B_SIGNED_1_A_WIDTH_1_B_WIDTH_1_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_eq_A_SIGNED_0_B_SIGNED_1_A_WIDTH_1_B_WIDTH_1_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_eq_A_SIGNED_1_B_SIGNED_0_A_WIDTH_1_B_WIDTH_1_Y_WIDTH_1.v; hierarchy -top sat_eq_A_SIGNED_1_B_SIGNED_0_A_WIDTH_1_B_WIDTH_1_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_eq_A_SIGNED_1_B_SIGNED_0_A_WIDTH_1_B_WIDTH_1_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_eq_A_SIGNED_1_B_SIGNED_0_A_WIDTH_1_B_WIDTH_1_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_eq_A_SIGNED_1_B_SIGNED_1_A_WIDTH_1_B_WIDTH_1_Y_WIDTH_1.v; hierarchy -top sat_eq_A_SIGNED_1_B_SIGNED_1_A_WIDTH_1_B_WIDTH_1_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_eq_A_SIGNED_1_B_SIGNED_1_A_WIDTH_1_B_WIDTH_1_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_eq_A_SIGNED_1_B_SIGNED_1_A_WIDTH_1_B_WIDTH_1_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_eq_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_4_Y_WIDTH_6.v; hierarchy -top sat_eq_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_4_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_eq_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_4_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_eq_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_4_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_eq_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_4_Y_WIDTH_6.v; hierarchy -top sat_eq_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_4_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_eq_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_4_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_eq_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_4_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_eq_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_4_Y_WIDTH_6.v; hierarchy -top sat_eq_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_4_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_eq_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_4_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_eq_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_4_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_eq_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_4_Y_WIDTH_6.v; hierarchy -top sat_eq_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_4_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_eq_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_4_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_eq_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_4_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_eq_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4.v; hierarchy -top sat_eq_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_eq_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_eq_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_eq_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4.v; hierarchy -top sat_eq_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_eq_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_eq_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_eq_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4.v; hierarchy -top sat_eq_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_eq_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_eq_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_eq_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4.v; hierarchy -top sat_eq_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_eq_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_eq_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_eq_A_SIGNED_0_B_SIGNED_0_A_WIDTH_4_B_WIDTH_3_Y_WIDTH_6.v; hierarchy -top sat_eq_A_SIGNED_0_B_SIGNED_0_A_WIDTH_4_B_WIDTH_3_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_eq_A_SIGNED_0_B_SIGNED_0_A_WIDTH_4_B_WIDTH_3_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_eq_A_SIGNED_0_B_SIGNED_0_A_WIDTH_4_B_WIDTH_3_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_eq_A_SIGNED_0_B_SIGNED_1_A_WIDTH_4_B_WIDTH_3_Y_WIDTH_6.v; hierarchy -top sat_eq_A_SIGNED_0_B_SIGNED_1_A_WIDTH_4_B_WIDTH_3_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_eq_A_SIGNED_0_B_SIGNED_1_A_WIDTH_4_B_WIDTH_3_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_eq_A_SIGNED_0_B_SIGNED_1_A_WIDTH_4_B_WIDTH_3_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_eq_A_SIGNED_1_B_SIGNED_0_A_WIDTH_4_B_WIDTH_3_Y_WIDTH_6.v; hierarchy -top sat_eq_A_SIGNED_1_B_SIGNED_0_A_WIDTH_4_B_WIDTH_3_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_eq_A_SIGNED_1_B_SIGNED_0_A_WIDTH_4_B_WIDTH_3_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_eq_A_SIGNED_1_B_SIGNED_0_A_WIDTH_4_B_WIDTH_3_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_eq_A_SIGNED_1_B_SIGNED_1_A_WIDTH_4_B_WIDTH_3_Y_WIDTH_6.v; hierarchy -top sat_eq_A_SIGNED_1_B_SIGNED_1_A_WIDTH_4_B_WIDTH_3_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_eq_A_SIGNED_1_B_SIGNED_1_A_WIDTH_4_B_WIDTH_3_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_eq_A_SIGNED_1_B_SIGNED_1_A_WIDTH_4_B_WIDTH_3_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_eq_A_SIGNED_0_B_SIGNED_0_A_WIDTH_4_B_WIDTH_6_Y_WIDTH_3.v; hierarchy -top sat_eq_A_SIGNED_0_B_SIGNED_0_A_WIDTH_4_B_WIDTH_6_Y_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_eq_A_SIGNED_0_B_SIGNED_0_A_WIDTH_4_B_WIDTH_6_Y_WIDTH_3' -q -q 2>/dev/null || echo sat_eq_A_SIGNED_0_B_SIGNED_0_A_WIDTH_4_B_WIDTH_6_Y_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_eq_A_SIGNED_0_B_SIGNED_1_A_WIDTH_4_B_WIDTH_6_Y_WIDTH_3.v; hierarchy -top sat_eq_A_SIGNED_0_B_SIGNED_1_A_WIDTH_4_B_WIDTH_6_Y_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_eq_A_SIGNED_0_B_SIGNED_1_A_WIDTH_4_B_WIDTH_6_Y_WIDTH_3' -q -q 2>/dev/null || echo sat_eq_A_SIGNED_0_B_SIGNED_1_A_WIDTH_4_B_WIDTH_6_Y_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_eq_A_SIGNED_1_B_SIGNED_0_A_WIDTH_4_B_WIDTH_6_Y_WIDTH_3.v; hierarchy -top sat_eq_A_SIGNED_1_B_SIGNED_0_A_WIDTH_4_B_WIDTH_6_Y_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_eq_A_SIGNED_1_B_SIGNED_0_A_WIDTH_4_B_WIDTH_6_Y_WIDTH_3' -q -q 2>/dev/null || echo sat_eq_A_SIGNED_1_B_SIGNED_0_A_WIDTH_4_B_WIDTH_6_Y_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_eq_A_SIGNED_1_B_SIGNED_1_A_WIDTH_4_B_WIDTH_6_Y_WIDTH_3.v; hierarchy -top sat_eq_A_SIGNED_1_B_SIGNED_1_A_WIDTH_4_B_WIDTH_6_Y_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_eq_A_SIGNED_1_B_SIGNED_1_A_WIDTH_4_B_WIDTH_6_Y_WIDTH_3' -q -q 2>/dev/null || echo sat_eq_A_SIGNED_1_B_SIGNED_1_A_WIDTH_4_B_WIDTH_6_Y_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_eq_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_4.v; hierarchy -top sat_eq_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_eq_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_eq_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_eq_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_4.v; hierarchy -top sat_eq_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_eq_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_eq_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_eq_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_4.v; hierarchy -top sat_eq_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_eq_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_eq_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_eq_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_4.v; hierarchy -top sat_eq_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_eq_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_eq_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_eq_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_3.v; hierarchy -top sat_eq_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_eq_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_3' -q -q 2>/dev/null || echo sat_eq_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_eq_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_3.v; hierarchy -top sat_eq_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_eq_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_3' -q -q 2>/dev/null || echo sat_eq_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_eq_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_3.v; hierarchy -top sat_eq_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_eq_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_3' -q -q 2>/dev/null || echo sat_eq_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_eq_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_3.v; hierarchy -top sat_eq_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_eq_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_3' -q -q 2>/dev/null || echo sat_eq_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_eq_A_SIGNED_0_B_SIGNED_0_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_1.v; hierarchy -top sat_eq_A_SIGNED_0_B_SIGNED_0_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_eq_A_SIGNED_0_B_SIGNED_0_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_eq_A_SIGNED_0_B_SIGNED_0_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_eq_A_SIGNED_0_B_SIGNED_1_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_1.v; hierarchy -top sat_eq_A_SIGNED_0_B_SIGNED_1_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_eq_A_SIGNED_0_B_SIGNED_1_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_eq_A_SIGNED_0_B_SIGNED_1_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_eq_A_SIGNED_1_B_SIGNED_0_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_1.v; hierarchy -top sat_eq_A_SIGNED_1_B_SIGNED_0_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_eq_A_SIGNED_1_B_SIGNED_0_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_eq_A_SIGNED_1_B_SIGNED_0_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_eq_A_SIGNED_1_B_SIGNED_1_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_1.v; hierarchy -top sat_eq_A_SIGNED_1_B_SIGNED_1_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_eq_A_SIGNED_1_B_SIGNED_1_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_eq_A_SIGNED_1_B_SIGNED_1_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_eq_A_SIGNED_0_B_SIGNED_0_A_WIDTH_8_B_WIDTH_6_Y_WIDTH_1.v; hierarchy -top sat_eq_A_SIGNED_0_B_SIGNED_0_A_WIDTH_8_B_WIDTH_6_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_eq_A_SIGNED_0_B_SIGNED_0_A_WIDTH_8_B_WIDTH_6_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_eq_A_SIGNED_0_B_SIGNED_0_A_WIDTH_8_B_WIDTH_6_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_eq_A_SIGNED_0_B_SIGNED_1_A_WIDTH_8_B_WIDTH_6_Y_WIDTH_1.v; hierarchy -top sat_eq_A_SIGNED_0_B_SIGNED_1_A_WIDTH_8_B_WIDTH_6_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_eq_A_SIGNED_0_B_SIGNED_1_A_WIDTH_8_B_WIDTH_6_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_eq_A_SIGNED_0_B_SIGNED_1_A_WIDTH_8_B_WIDTH_6_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_eq_A_SIGNED_1_B_SIGNED_0_A_WIDTH_8_B_WIDTH_6_Y_WIDTH_1.v; hierarchy -top sat_eq_A_SIGNED_1_B_SIGNED_0_A_WIDTH_8_B_WIDTH_6_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_eq_A_SIGNED_1_B_SIGNED_0_A_WIDTH_8_B_WIDTH_6_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_eq_A_SIGNED_1_B_SIGNED_0_A_WIDTH_8_B_WIDTH_6_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_eq_A_SIGNED_1_B_SIGNED_1_A_WIDTH_8_B_WIDTH_6_Y_WIDTH_1.v; hierarchy -top sat_eq_A_SIGNED_1_B_SIGNED_1_A_WIDTH_8_B_WIDTH_6_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_eq_A_SIGNED_1_B_SIGNED_1_A_WIDTH_8_B_WIDTH_6_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_eq_A_SIGNED_1_B_SIGNED_1_A_WIDTH_8_B_WIDTH_6_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_eq_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1.v; hierarchy -top sat_eq_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_eq_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_eq_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_eq_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1.v; hierarchy -top sat_eq_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_eq_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_eq_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_eq_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1.v; hierarchy -top sat_eq_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_eq_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_eq_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_eq_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1.v; hierarchy -top sat_eq_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_eq_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_eq_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_eq_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_4_Y_WIDTH_6.v; hierarchy -top sat_eq_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_4_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_eq_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_4_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_eq_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_4_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_eq_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_4_Y_WIDTH_6.v; hierarchy -top sat_eq_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_4_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_eq_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_4_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_eq_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_4_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_eq_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_4_Y_WIDTH_6.v; hierarchy -top sat_eq_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_4_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_eq_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_4_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_eq_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_4_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_eq_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_4_Y_WIDTH_6.v; hierarchy -top sat_eq_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_4_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_eq_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_4_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_eq_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_4_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_eq_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_4.v; hierarchy -top sat_eq_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_eq_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_eq_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_eq_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_4.v; hierarchy -top sat_eq_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_eq_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_eq_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_eq_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_4.v; hierarchy -top sat_eq_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_eq_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_eq_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_eq_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_4.v; hierarchy -top sat_eq_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_eq_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_eq_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_eq_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_8_Y_WIDTH_4.v; hierarchy -top sat_eq_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_8_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_eq_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_8_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_eq_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_8_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_eq_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_8_Y_WIDTH_4.v; hierarchy -top sat_eq_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_8_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_eq_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_8_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_eq_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_8_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_eq_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_8_Y_WIDTH_4.v; hierarchy -top sat_eq_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_8_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_eq_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_8_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_eq_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_8_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_eq_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_8_Y_WIDTH_4.v; hierarchy -top sat_eq_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_8_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_eq_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_8_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_eq_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_8_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_eq_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_7.v; hierarchy -top sat_eq_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_eq_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_eq_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_eq_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_7.v; hierarchy -top sat_eq_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_eq_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_eq_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_eq_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_7.v; hierarchy -top sat_eq_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_eq_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_eq_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_eq_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_7.v; hierarchy -top sat_eq_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_eq_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_eq_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_eq_A_SIGNED_0_B_SIGNED_0_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_6.v; hierarchy -top sat_eq_A_SIGNED_0_B_SIGNED_0_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_eq_A_SIGNED_0_B_SIGNED_0_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_eq_A_SIGNED_0_B_SIGNED_0_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_eq_A_SIGNED_0_B_SIGNED_1_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_6.v; hierarchy -top sat_eq_A_SIGNED_0_B_SIGNED_1_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_eq_A_SIGNED_0_B_SIGNED_1_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_eq_A_SIGNED_0_B_SIGNED_1_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_eq_A_SIGNED_1_B_SIGNED_0_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_6.v; hierarchy -top sat_eq_A_SIGNED_1_B_SIGNED_0_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_eq_A_SIGNED_1_B_SIGNED_0_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_eq_A_SIGNED_1_B_SIGNED_0_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_eq_A_SIGNED_1_B_SIGNED_1_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_6.v; hierarchy -top sat_eq_A_SIGNED_1_B_SIGNED_1_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_eq_A_SIGNED_1_B_SIGNED_1_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_eq_A_SIGNED_1_B_SIGNED_1_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_eq_A_SIGNED_0_B_SIGNED_0_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_2.v; hierarchy -top sat_eq_A_SIGNED_0_B_SIGNED_0_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_eq_A_SIGNED_0_B_SIGNED_0_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_eq_A_SIGNED_0_B_SIGNED_0_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_eq_A_SIGNED_0_B_SIGNED_1_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_2.v; hierarchy -top sat_eq_A_SIGNED_0_B_SIGNED_1_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_eq_A_SIGNED_0_B_SIGNED_1_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_eq_A_SIGNED_0_B_SIGNED_1_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_eq_A_SIGNED_1_B_SIGNED_0_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_2.v; hierarchy -top sat_eq_A_SIGNED_1_B_SIGNED_0_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_eq_A_SIGNED_1_B_SIGNED_0_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_eq_A_SIGNED_1_B_SIGNED_0_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_eq_A_SIGNED_1_B_SIGNED_1_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_2.v; hierarchy -top sat_eq_A_SIGNED_1_B_SIGNED_1_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_eq_A_SIGNED_1_B_SIGNED_1_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_eq_A_SIGNED_1_B_SIGNED_1_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_eq_A_SIGNED_0_B_SIGNED_0_A_WIDTH_9_B_WIDTH_8_Y_WIDTH_2.v; hierarchy -top sat_eq_A_SIGNED_0_B_SIGNED_0_A_WIDTH_9_B_WIDTH_8_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_eq_A_SIGNED_0_B_SIGNED_0_A_WIDTH_9_B_WIDTH_8_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_eq_A_SIGNED_0_B_SIGNED_0_A_WIDTH_9_B_WIDTH_8_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_eq_A_SIGNED_0_B_SIGNED_1_A_WIDTH_9_B_WIDTH_8_Y_WIDTH_2.v; hierarchy -top sat_eq_A_SIGNED_0_B_SIGNED_1_A_WIDTH_9_B_WIDTH_8_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_eq_A_SIGNED_0_B_SIGNED_1_A_WIDTH_9_B_WIDTH_8_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_eq_A_SIGNED_0_B_SIGNED_1_A_WIDTH_9_B_WIDTH_8_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_eq_A_SIGNED_1_B_SIGNED_0_A_WIDTH_9_B_WIDTH_8_Y_WIDTH_2.v; hierarchy -top sat_eq_A_SIGNED_1_B_SIGNED_0_A_WIDTH_9_B_WIDTH_8_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_eq_A_SIGNED_1_B_SIGNED_0_A_WIDTH_9_B_WIDTH_8_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_eq_A_SIGNED_1_B_SIGNED_0_A_WIDTH_9_B_WIDTH_8_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_eq_A_SIGNED_1_B_SIGNED_1_A_WIDTH_9_B_WIDTH_8_Y_WIDTH_2.v; hierarchy -top sat_eq_A_SIGNED_1_B_SIGNED_1_A_WIDTH_9_B_WIDTH_8_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_eq_A_SIGNED_1_B_SIGNED_1_A_WIDTH_9_B_WIDTH_8_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_eq_A_SIGNED_1_B_SIGNED_1_A_WIDTH_9_B_WIDTH_8_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_eq_A_SIGNED_0_B_SIGNED_0_A_WIDTH_10_B_WIDTH_1_Y_WIDTH_8.v; hierarchy -top sat_eq_A_SIGNED_0_B_SIGNED_0_A_WIDTH_10_B_WIDTH_1_Y_WIDTH_8; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_eq_A_SIGNED_0_B_SIGNED_0_A_WIDTH_10_B_WIDTH_1_Y_WIDTH_8' -q -q 2>/dev/null || echo sat_eq_A_SIGNED_0_B_SIGNED_0_A_WIDTH_10_B_WIDTH_1_Y_WIDTH_8 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_eq_A_SIGNED_0_B_SIGNED_1_A_WIDTH_10_B_WIDTH_1_Y_WIDTH_8.v; hierarchy -top sat_eq_A_SIGNED_0_B_SIGNED_1_A_WIDTH_10_B_WIDTH_1_Y_WIDTH_8; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_eq_A_SIGNED_0_B_SIGNED_1_A_WIDTH_10_B_WIDTH_1_Y_WIDTH_8' -q -q 2>/dev/null || echo sat_eq_A_SIGNED_0_B_SIGNED_1_A_WIDTH_10_B_WIDTH_1_Y_WIDTH_8 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_eq_A_SIGNED_1_B_SIGNED_0_A_WIDTH_10_B_WIDTH_1_Y_WIDTH_8.v; hierarchy -top sat_eq_A_SIGNED_1_B_SIGNED_0_A_WIDTH_10_B_WIDTH_1_Y_WIDTH_8; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_eq_A_SIGNED_1_B_SIGNED_0_A_WIDTH_10_B_WIDTH_1_Y_WIDTH_8' -q -q 2>/dev/null || echo sat_eq_A_SIGNED_1_B_SIGNED_0_A_WIDTH_10_B_WIDTH_1_Y_WIDTH_8 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_eq_A_SIGNED_1_B_SIGNED_1_A_WIDTH_10_B_WIDTH_1_Y_WIDTH_8.v; hierarchy -top sat_eq_A_SIGNED_1_B_SIGNED_1_A_WIDTH_10_B_WIDTH_1_Y_WIDTH_8; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_eq_A_SIGNED_1_B_SIGNED_1_A_WIDTH_10_B_WIDTH_1_Y_WIDTH_8' -q -q 2>/dev/null || echo sat_eq_A_SIGNED_1_B_SIGNED_1_A_WIDTH_10_B_WIDTH_1_Y_WIDTH_8 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_eq_A_SIGNED_0_B_SIGNED_0_A_WIDTH_7_B_WIDTH_2_Y_WIDTH_3.v; hierarchy -top sat_eq_A_SIGNED_0_B_SIGNED_0_A_WIDTH_7_B_WIDTH_2_Y_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_eq_A_SIGNED_0_B_SIGNED_0_A_WIDTH_7_B_WIDTH_2_Y_WIDTH_3' -q -q 2>/dev/null || echo sat_eq_A_SIGNED_0_B_SIGNED_0_A_WIDTH_7_B_WIDTH_2_Y_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_eq_A_SIGNED_0_B_SIGNED_1_A_WIDTH_7_B_WIDTH_2_Y_WIDTH_3.v; hierarchy -top sat_eq_A_SIGNED_0_B_SIGNED_1_A_WIDTH_7_B_WIDTH_2_Y_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_eq_A_SIGNED_0_B_SIGNED_1_A_WIDTH_7_B_WIDTH_2_Y_WIDTH_3' -q -q 2>/dev/null || echo sat_eq_A_SIGNED_0_B_SIGNED_1_A_WIDTH_7_B_WIDTH_2_Y_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_eq_A_SIGNED_1_B_SIGNED_0_A_WIDTH_7_B_WIDTH_2_Y_WIDTH_3.v; hierarchy -top sat_eq_A_SIGNED_1_B_SIGNED_0_A_WIDTH_7_B_WIDTH_2_Y_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_eq_A_SIGNED_1_B_SIGNED_0_A_WIDTH_7_B_WIDTH_2_Y_WIDTH_3' -q -q 2>/dev/null || echo sat_eq_A_SIGNED_1_B_SIGNED_0_A_WIDTH_7_B_WIDTH_2_Y_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_eq_A_SIGNED_1_B_SIGNED_1_A_WIDTH_7_B_WIDTH_2_Y_WIDTH_3.v; hierarchy -top sat_eq_A_SIGNED_1_B_SIGNED_1_A_WIDTH_7_B_WIDTH_2_Y_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_eq_A_SIGNED_1_B_SIGNED_1_A_WIDTH_7_B_WIDTH_2_Y_WIDTH_3' -q -q 2>/dev/null || echo sat_eq_A_SIGNED_1_B_SIGNED_1_A_WIDTH_7_B_WIDTH_2_Y_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_eq_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_1_Y_WIDTH_6.v; hierarchy -top sat_eq_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_1_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_eq_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_1_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_eq_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_1_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_eq_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_1_Y_WIDTH_6.v; hierarchy -top sat_eq_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_1_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_eq_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_1_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_eq_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_1_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_eq_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_1_Y_WIDTH_6.v; hierarchy -top sat_eq_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_1_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_eq_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_1_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_eq_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_1_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_eq_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_1_Y_WIDTH_6.v; hierarchy -top sat_eq_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_1_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_eq_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_1_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_eq_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_1_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_eq_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_1.v; hierarchy -top sat_eq_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_eq_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_eq_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_eq_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_1.v; hierarchy -top sat_eq_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_eq_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_eq_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_eq_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_1.v; hierarchy -top sat_eq_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_eq_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_eq_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_eq_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_1.v; hierarchy -top sat_eq_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_eq_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_eq_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_eq_A_SIGNED_0_B_SIGNED_0_A_WIDTH_1_B_WIDTH_9_Y_WIDTH_5.v; hierarchy -top sat_eq_A_SIGNED_0_B_SIGNED_0_A_WIDTH_1_B_WIDTH_9_Y_WIDTH_5; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_eq_A_SIGNED_0_B_SIGNED_0_A_WIDTH_1_B_WIDTH_9_Y_WIDTH_5' -q -q 2>/dev/null || echo sat_eq_A_SIGNED_0_B_SIGNED_0_A_WIDTH_1_B_WIDTH_9_Y_WIDTH_5 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_eq_A_SIGNED_0_B_SIGNED_1_A_WIDTH_1_B_WIDTH_9_Y_WIDTH_5.v; hierarchy -top sat_eq_A_SIGNED_0_B_SIGNED_1_A_WIDTH_1_B_WIDTH_9_Y_WIDTH_5; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_eq_A_SIGNED_0_B_SIGNED_1_A_WIDTH_1_B_WIDTH_9_Y_WIDTH_5' -q -q 2>/dev/null || echo sat_eq_A_SIGNED_0_B_SIGNED_1_A_WIDTH_1_B_WIDTH_9_Y_WIDTH_5 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_eq_A_SIGNED_1_B_SIGNED_0_A_WIDTH_1_B_WIDTH_9_Y_WIDTH_5.v; hierarchy -top sat_eq_A_SIGNED_1_B_SIGNED_0_A_WIDTH_1_B_WIDTH_9_Y_WIDTH_5; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_eq_A_SIGNED_1_B_SIGNED_0_A_WIDTH_1_B_WIDTH_9_Y_WIDTH_5' -q -q 2>/dev/null || echo sat_eq_A_SIGNED_1_B_SIGNED_0_A_WIDTH_1_B_WIDTH_9_Y_WIDTH_5 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_eq_A_SIGNED_1_B_SIGNED_1_A_WIDTH_1_B_WIDTH_9_Y_WIDTH_5.v; hierarchy -top sat_eq_A_SIGNED_1_B_SIGNED_1_A_WIDTH_1_B_WIDTH_9_Y_WIDTH_5; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_eq_A_SIGNED_1_B_SIGNED_1_A_WIDTH_1_B_WIDTH_9_Y_WIDTH_5' -q -q 2>/dev/null || echo sat_eq_A_SIGNED_1_B_SIGNED_1_A_WIDTH_1_B_WIDTH_9_Y_WIDTH_5 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_eq_A_SIGNED_0_B_SIGNED_0_A_WIDTH_1_B_WIDTH_2_Y_WIDTH_7.v; hierarchy -top sat_eq_A_SIGNED_0_B_SIGNED_0_A_WIDTH_1_B_WIDTH_2_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_eq_A_SIGNED_0_B_SIGNED_0_A_WIDTH_1_B_WIDTH_2_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_eq_A_SIGNED_0_B_SIGNED_0_A_WIDTH_1_B_WIDTH_2_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_eq_A_SIGNED_0_B_SIGNED_1_A_WIDTH_1_B_WIDTH_2_Y_WIDTH_7.v; hierarchy -top sat_eq_A_SIGNED_0_B_SIGNED_1_A_WIDTH_1_B_WIDTH_2_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_eq_A_SIGNED_0_B_SIGNED_1_A_WIDTH_1_B_WIDTH_2_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_eq_A_SIGNED_0_B_SIGNED_1_A_WIDTH_1_B_WIDTH_2_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_eq_A_SIGNED_1_B_SIGNED_0_A_WIDTH_1_B_WIDTH_2_Y_WIDTH_7.v; hierarchy -top sat_eq_A_SIGNED_1_B_SIGNED_0_A_WIDTH_1_B_WIDTH_2_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_eq_A_SIGNED_1_B_SIGNED_0_A_WIDTH_1_B_WIDTH_2_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_eq_A_SIGNED_1_B_SIGNED_0_A_WIDTH_1_B_WIDTH_2_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_eq_A_SIGNED_1_B_SIGNED_1_A_WIDTH_1_B_WIDTH_2_Y_WIDTH_7.v; hierarchy -top sat_eq_A_SIGNED_1_B_SIGNED_1_A_WIDTH_1_B_WIDTH_2_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_eq_A_SIGNED_1_B_SIGNED_1_A_WIDTH_1_B_WIDTH_2_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_eq_A_SIGNED_1_B_SIGNED_1_A_WIDTH_1_B_WIDTH_2_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_eq_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4.v; hierarchy -top sat_eq_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_eq_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_eq_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_eq_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4.v; hierarchy -top sat_eq_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_eq_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_eq_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_eq_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4.v; hierarchy -top sat_eq_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_eq_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_eq_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_eq_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4.v; hierarchy -top sat_eq_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_eq_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_eq_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_eq_A_SIGNED_0_B_SIGNED_0_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_8.v; hierarchy -top sat_eq_A_SIGNED_0_B_SIGNED_0_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_8; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_eq_A_SIGNED_0_B_SIGNED_0_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_8' -q -q 2>/dev/null || echo sat_eq_A_SIGNED_0_B_SIGNED_0_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_8 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_eq_A_SIGNED_0_B_SIGNED_1_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_8.v; hierarchy -top sat_eq_A_SIGNED_0_B_SIGNED_1_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_8; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_eq_A_SIGNED_0_B_SIGNED_1_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_8' -q -q 2>/dev/null || echo sat_eq_A_SIGNED_0_B_SIGNED_1_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_8 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_eq_A_SIGNED_1_B_SIGNED_0_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_8.v; hierarchy -top sat_eq_A_SIGNED_1_B_SIGNED_0_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_8; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_eq_A_SIGNED_1_B_SIGNED_0_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_8' -q -q 2>/dev/null || echo sat_eq_A_SIGNED_1_B_SIGNED_0_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_8 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_eq_A_SIGNED_1_B_SIGNED_1_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_8.v; hierarchy -top sat_eq_A_SIGNED_1_B_SIGNED_1_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_8; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_eq_A_SIGNED_1_B_SIGNED_1_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_8' -q -q 2>/dev/null || echo sat_eq_A_SIGNED_1_B_SIGNED_1_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_8 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_eq_A_SIGNED_0_B_SIGNED_0_A_WIDTH_5_B_WIDTH_1_Y_WIDTH_5.v; hierarchy -top sat_eq_A_SIGNED_0_B_SIGNED_0_A_WIDTH_5_B_WIDTH_1_Y_WIDTH_5; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_eq_A_SIGNED_0_B_SIGNED_0_A_WIDTH_5_B_WIDTH_1_Y_WIDTH_5' -q -q 2>/dev/null || echo sat_eq_A_SIGNED_0_B_SIGNED_0_A_WIDTH_5_B_WIDTH_1_Y_WIDTH_5 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_eq_A_SIGNED_0_B_SIGNED_1_A_WIDTH_5_B_WIDTH_1_Y_WIDTH_5.v; hierarchy -top sat_eq_A_SIGNED_0_B_SIGNED_1_A_WIDTH_5_B_WIDTH_1_Y_WIDTH_5; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_eq_A_SIGNED_0_B_SIGNED_1_A_WIDTH_5_B_WIDTH_1_Y_WIDTH_5' -q -q 2>/dev/null || echo sat_eq_A_SIGNED_0_B_SIGNED_1_A_WIDTH_5_B_WIDTH_1_Y_WIDTH_5 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_eq_A_SIGNED_1_B_SIGNED_0_A_WIDTH_5_B_WIDTH_1_Y_WIDTH_5.v; hierarchy -top sat_eq_A_SIGNED_1_B_SIGNED_0_A_WIDTH_5_B_WIDTH_1_Y_WIDTH_5; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_eq_A_SIGNED_1_B_SIGNED_0_A_WIDTH_5_B_WIDTH_1_Y_WIDTH_5' -q -q 2>/dev/null || echo sat_eq_A_SIGNED_1_B_SIGNED_0_A_WIDTH_5_B_WIDTH_1_Y_WIDTH_5 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_eq_A_SIGNED_1_B_SIGNED_1_A_WIDTH_5_B_WIDTH_1_Y_WIDTH_5.v; hierarchy -top sat_eq_A_SIGNED_1_B_SIGNED_1_A_WIDTH_5_B_WIDTH_1_Y_WIDTH_5; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_eq_A_SIGNED_1_B_SIGNED_1_A_WIDTH_5_B_WIDTH_1_Y_WIDTH_5' -q -q 2>/dev/null || echo sat_eq_A_SIGNED_1_B_SIGNED_1_A_WIDTH_5_B_WIDTH_1_Y_WIDTH_5 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_eq_A_SIGNED_0_B_SIGNED_0_A_WIDTH_7_B_WIDTH_1_Y_WIDTH_5.v; hierarchy -top sat_eq_A_SIGNED_0_B_SIGNED_0_A_WIDTH_7_B_WIDTH_1_Y_WIDTH_5; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_eq_A_SIGNED_0_B_SIGNED_0_A_WIDTH_7_B_WIDTH_1_Y_WIDTH_5' -q -q 2>/dev/null || echo sat_eq_A_SIGNED_0_B_SIGNED_0_A_WIDTH_7_B_WIDTH_1_Y_WIDTH_5 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_eq_A_SIGNED_0_B_SIGNED_1_A_WIDTH_7_B_WIDTH_1_Y_WIDTH_5.v; hierarchy -top sat_eq_A_SIGNED_0_B_SIGNED_1_A_WIDTH_7_B_WIDTH_1_Y_WIDTH_5; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_eq_A_SIGNED_0_B_SIGNED_1_A_WIDTH_7_B_WIDTH_1_Y_WIDTH_5' -q -q 2>/dev/null || echo sat_eq_A_SIGNED_0_B_SIGNED_1_A_WIDTH_7_B_WIDTH_1_Y_WIDTH_5 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_eq_A_SIGNED_1_B_SIGNED_0_A_WIDTH_7_B_WIDTH_1_Y_WIDTH_5.v; hierarchy -top sat_eq_A_SIGNED_1_B_SIGNED_0_A_WIDTH_7_B_WIDTH_1_Y_WIDTH_5; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_eq_A_SIGNED_1_B_SIGNED_0_A_WIDTH_7_B_WIDTH_1_Y_WIDTH_5' -q -q 2>/dev/null || echo sat_eq_A_SIGNED_1_B_SIGNED_0_A_WIDTH_7_B_WIDTH_1_Y_WIDTH_5 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_eq_A_SIGNED_1_B_SIGNED_1_A_WIDTH_7_B_WIDTH_1_Y_WIDTH_5.v; hierarchy -top sat_eq_A_SIGNED_1_B_SIGNED_1_A_WIDTH_7_B_WIDTH_1_Y_WIDTH_5; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_eq_A_SIGNED_1_B_SIGNED_1_A_WIDTH_7_B_WIDTH_1_Y_WIDTH_5' -q -q 2>/dev/null || echo sat_eq_A_SIGNED_1_B_SIGNED_1_A_WIDTH_7_B_WIDTH_1_Y_WIDTH_5 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_eq_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_2.v; hierarchy -top sat_eq_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_eq_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_eq_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_eq_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_2.v; hierarchy -top sat_eq_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_eq_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_eq_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_eq_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_2.v; hierarchy -top sat_eq_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_eq_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_eq_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_eq_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_2.v; hierarchy -top sat_eq_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_eq_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_eq_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_eq_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_5.v; hierarchy -top sat_eq_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_5; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_eq_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_5' -q -q 2>/dev/null || echo sat_eq_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_5 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_eq_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_5.v; hierarchy -top sat_eq_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_5; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_eq_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_5' -q -q 2>/dev/null || echo sat_eq_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_5 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_eq_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_5.v; hierarchy -top sat_eq_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_5; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_eq_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_5' -q -q 2>/dev/null || echo sat_eq_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_5 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_eq_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_5.v; hierarchy -top sat_eq_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_5; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_eq_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_5' -q -q 2>/dev/null || echo sat_eq_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_5 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_eq_A_SIGNED_0_B_SIGNED_0_A_WIDTH_9_B_WIDTH_5_Y_WIDTH_3.v; hierarchy -top sat_eq_A_SIGNED_0_B_SIGNED_0_A_WIDTH_9_B_WIDTH_5_Y_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_eq_A_SIGNED_0_B_SIGNED_0_A_WIDTH_9_B_WIDTH_5_Y_WIDTH_3' -q -q 2>/dev/null || echo sat_eq_A_SIGNED_0_B_SIGNED_0_A_WIDTH_9_B_WIDTH_5_Y_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_eq_A_SIGNED_0_B_SIGNED_1_A_WIDTH_9_B_WIDTH_5_Y_WIDTH_3.v; hierarchy -top sat_eq_A_SIGNED_0_B_SIGNED_1_A_WIDTH_9_B_WIDTH_5_Y_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_eq_A_SIGNED_0_B_SIGNED_1_A_WIDTH_9_B_WIDTH_5_Y_WIDTH_3' -q -q 2>/dev/null || echo sat_eq_A_SIGNED_0_B_SIGNED_1_A_WIDTH_9_B_WIDTH_5_Y_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_eq_A_SIGNED_1_B_SIGNED_0_A_WIDTH_9_B_WIDTH_5_Y_WIDTH_3.v; hierarchy -top sat_eq_A_SIGNED_1_B_SIGNED_0_A_WIDTH_9_B_WIDTH_5_Y_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_eq_A_SIGNED_1_B_SIGNED_0_A_WIDTH_9_B_WIDTH_5_Y_WIDTH_3' -q -q 2>/dev/null || echo sat_eq_A_SIGNED_1_B_SIGNED_0_A_WIDTH_9_B_WIDTH_5_Y_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_eq_A_SIGNED_1_B_SIGNED_1_A_WIDTH_9_B_WIDTH_5_Y_WIDTH_3.v; hierarchy -top sat_eq_A_SIGNED_1_B_SIGNED_1_A_WIDTH_9_B_WIDTH_5_Y_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_eq_A_SIGNED_1_B_SIGNED_1_A_WIDTH_9_B_WIDTH_5_Y_WIDTH_3' -q -q 2>/dev/null || echo sat_eq_A_SIGNED_1_B_SIGNED_1_A_WIDTH_9_B_WIDTH_5_Y_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_eq_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_10.v; hierarchy -top sat_eq_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_10; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_eq_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_10' -q -q 2>/dev/null || echo sat_eq_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_10 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_eq_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_10.v; hierarchy -top sat_eq_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_10; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_eq_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_10' -q -q 2>/dev/null || echo sat_eq_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_10 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_eq_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_10.v; hierarchy -top sat_eq_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_10; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_eq_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_10' -q -q 2>/dev/null || echo sat_eq_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_10 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_eq_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_10.v; hierarchy -top sat_eq_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_10; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_eq_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_10' -q -q 2>/dev/null || echo sat_eq_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_10 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_eq_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1.v; hierarchy -top sat_eq_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_eq_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_eq_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_eq_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1.v; hierarchy -top sat_eq_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_eq_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_eq_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_eq_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1.v; hierarchy -top sat_eq_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_eq_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_eq_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_eq_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1.v; hierarchy -top sat_eq_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_eq_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_eq_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_eq_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_2.v; hierarchy -top sat_eq_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_eq_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_eq_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_eq_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_2.v; hierarchy -top sat_eq_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_eq_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_eq_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_eq_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_2.v; hierarchy -top sat_eq_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_eq_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_eq_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_eq_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_2.v; hierarchy -top sat_eq_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_eq_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_eq_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_eq_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_5_Y_WIDTH_2.v; hierarchy -top sat_eq_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_5_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_eq_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_5_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_eq_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_5_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_eq_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_5_Y_WIDTH_2.v; hierarchy -top sat_eq_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_5_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_eq_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_5_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_eq_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_5_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_eq_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_5_Y_WIDTH_2.v; hierarchy -top sat_eq_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_5_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_eq_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_5_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_eq_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_5_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_eq_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_5_Y_WIDTH_2.v; hierarchy -top sat_eq_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_5_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_eq_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_5_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_eq_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_5_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_eq_A_SIGNED_0_B_SIGNED_0_A_WIDTH_1_B_WIDTH_5_Y_WIDTH_3.v; hierarchy -top sat_eq_A_SIGNED_0_B_SIGNED_0_A_WIDTH_1_B_WIDTH_5_Y_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_eq_A_SIGNED_0_B_SIGNED_0_A_WIDTH_1_B_WIDTH_5_Y_WIDTH_3' -q -q 2>/dev/null || echo sat_eq_A_SIGNED_0_B_SIGNED_0_A_WIDTH_1_B_WIDTH_5_Y_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_eq_A_SIGNED_0_B_SIGNED_1_A_WIDTH_1_B_WIDTH_5_Y_WIDTH_3.v; hierarchy -top sat_eq_A_SIGNED_0_B_SIGNED_1_A_WIDTH_1_B_WIDTH_5_Y_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_eq_A_SIGNED_0_B_SIGNED_1_A_WIDTH_1_B_WIDTH_5_Y_WIDTH_3' -q -q 2>/dev/null || echo sat_eq_A_SIGNED_0_B_SIGNED_1_A_WIDTH_1_B_WIDTH_5_Y_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_eq_A_SIGNED_1_B_SIGNED_0_A_WIDTH_1_B_WIDTH_5_Y_WIDTH_3.v; hierarchy -top sat_eq_A_SIGNED_1_B_SIGNED_0_A_WIDTH_1_B_WIDTH_5_Y_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_eq_A_SIGNED_1_B_SIGNED_0_A_WIDTH_1_B_WIDTH_5_Y_WIDTH_3' -q -q 2>/dev/null || echo sat_eq_A_SIGNED_1_B_SIGNED_0_A_WIDTH_1_B_WIDTH_5_Y_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_eq_A_SIGNED_1_B_SIGNED_1_A_WIDTH_1_B_WIDTH_5_Y_WIDTH_3.v; hierarchy -top sat_eq_A_SIGNED_1_B_SIGNED_1_A_WIDTH_1_B_WIDTH_5_Y_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_eq_A_SIGNED_1_B_SIGNED_1_A_WIDTH_1_B_WIDTH_5_Y_WIDTH_3' -q -q 2>/dev/null || echo sat_eq_A_SIGNED_1_B_SIGNED_1_A_WIDTH_1_B_WIDTH_5_Y_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_eq_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_8_Y_WIDTH_9.v; hierarchy -top sat_eq_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_8_Y_WIDTH_9; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_eq_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_8_Y_WIDTH_9' -q -q 2>/dev/null || echo sat_eq_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_8_Y_WIDTH_9 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_eq_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_8_Y_WIDTH_9.v; hierarchy -top sat_eq_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_8_Y_WIDTH_9; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_eq_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_8_Y_WIDTH_9' -q -q 2>/dev/null || echo sat_eq_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_8_Y_WIDTH_9 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_eq_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_8_Y_WIDTH_9.v; hierarchy -top sat_eq_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_8_Y_WIDTH_9; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_eq_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_8_Y_WIDTH_9' -q -q 2>/dev/null || echo sat_eq_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_8_Y_WIDTH_9 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_eq_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_8_Y_WIDTH_9.v; hierarchy -top sat_eq_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_8_Y_WIDTH_9; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_eq_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_8_Y_WIDTH_9' -q -q 2>/dev/null || echo sat_eq_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_8_Y_WIDTH_9 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_eq_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_7_Y_WIDTH_2.v; hierarchy -top sat_eq_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_7_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_eq_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_7_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_eq_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_7_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_eq_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_7_Y_WIDTH_2.v; hierarchy -top sat_eq_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_7_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_eq_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_7_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_eq_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_7_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_eq_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_7_Y_WIDTH_2.v; hierarchy -top sat_eq_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_7_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_eq_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_7_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_eq_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_7_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_eq_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_7_Y_WIDTH_2.v; hierarchy -top sat_eq_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_7_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_eq_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_7_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_eq_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_7_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_eq_A_SIGNED_0_B_SIGNED_0_A_WIDTH_10_B_WIDTH_2_Y_WIDTH_2.v; hierarchy -top sat_eq_A_SIGNED_0_B_SIGNED_0_A_WIDTH_10_B_WIDTH_2_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_eq_A_SIGNED_0_B_SIGNED_0_A_WIDTH_10_B_WIDTH_2_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_eq_A_SIGNED_0_B_SIGNED_0_A_WIDTH_10_B_WIDTH_2_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_eq_A_SIGNED_0_B_SIGNED_1_A_WIDTH_10_B_WIDTH_2_Y_WIDTH_2.v; hierarchy -top sat_eq_A_SIGNED_0_B_SIGNED_1_A_WIDTH_10_B_WIDTH_2_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_eq_A_SIGNED_0_B_SIGNED_1_A_WIDTH_10_B_WIDTH_2_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_eq_A_SIGNED_0_B_SIGNED_1_A_WIDTH_10_B_WIDTH_2_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_eq_A_SIGNED_1_B_SIGNED_0_A_WIDTH_10_B_WIDTH_2_Y_WIDTH_2.v; hierarchy -top sat_eq_A_SIGNED_1_B_SIGNED_0_A_WIDTH_10_B_WIDTH_2_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_eq_A_SIGNED_1_B_SIGNED_0_A_WIDTH_10_B_WIDTH_2_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_eq_A_SIGNED_1_B_SIGNED_0_A_WIDTH_10_B_WIDTH_2_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_eq_A_SIGNED_1_B_SIGNED_1_A_WIDTH_10_B_WIDTH_2_Y_WIDTH_2.v; hierarchy -top sat_eq_A_SIGNED_1_B_SIGNED_1_A_WIDTH_10_B_WIDTH_2_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_eq_A_SIGNED_1_B_SIGNED_1_A_WIDTH_10_B_WIDTH_2_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_eq_A_SIGNED_1_B_SIGNED_1_A_WIDTH_10_B_WIDTH_2_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_eq_A_SIGNED_0_B_SIGNED_0_A_WIDTH_1_B_WIDTH_6_Y_WIDTH_7.v; hierarchy -top sat_eq_A_SIGNED_0_B_SIGNED_0_A_WIDTH_1_B_WIDTH_6_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_eq_A_SIGNED_0_B_SIGNED_0_A_WIDTH_1_B_WIDTH_6_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_eq_A_SIGNED_0_B_SIGNED_0_A_WIDTH_1_B_WIDTH_6_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_eq_A_SIGNED_0_B_SIGNED_1_A_WIDTH_1_B_WIDTH_6_Y_WIDTH_7.v; hierarchy -top sat_eq_A_SIGNED_0_B_SIGNED_1_A_WIDTH_1_B_WIDTH_6_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_eq_A_SIGNED_0_B_SIGNED_1_A_WIDTH_1_B_WIDTH_6_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_eq_A_SIGNED_0_B_SIGNED_1_A_WIDTH_1_B_WIDTH_6_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_eq_A_SIGNED_1_B_SIGNED_0_A_WIDTH_1_B_WIDTH_6_Y_WIDTH_7.v; hierarchy -top sat_eq_A_SIGNED_1_B_SIGNED_0_A_WIDTH_1_B_WIDTH_6_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_eq_A_SIGNED_1_B_SIGNED_0_A_WIDTH_1_B_WIDTH_6_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_eq_A_SIGNED_1_B_SIGNED_0_A_WIDTH_1_B_WIDTH_6_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_eq_A_SIGNED_1_B_SIGNED_1_A_WIDTH_1_B_WIDTH_6_Y_WIDTH_7.v; hierarchy -top sat_eq_A_SIGNED_1_B_SIGNED_1_A_WIDTH_1_B_WIDTH_6_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_eq_A_SIGNED_1_B_SIGNED_1_A_WIDTH_1_B_WIDTH_6_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_eq_A_SIGNED_1_B_SIGNED_1_A_WIDTH_1_B_WIDTH_6_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_eq_A_SIGNED_0_B_SIGNED_0_A_WIDTH_8_B_WIDTH_10_Y_WIDTH_2.v; hierarchy -top sat_eq_A_SIGNED_0_B_SIGNED_0_A_WIDTH_8_B_WIDTH_10_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_eq_A_SIGNED_0_B_SIGNED_0_A_WIDTH_8_B_WIDTH_10_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_eq_A_SIGNED_0_B_SIGNED_0_A_WIDTH_8_B_WIDTH_10_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_eq_A_SIGNED_0_B_SIGNED_1_A_WIDTH_8_B_WIDTH_10_Y_WIDTH_2.v; hierarchy -top sat_eq_A_SIGNED_0_B_SIGNED_1_A_WIDTH_8_B_WIDTH_10_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_eq_A_SIGNED_0_B_SIGNED_1_A_WIDTH_8_B_WIDTH_10_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_eq_A_SIGNED_0_B_SIGNED_1_A_WIDTH_8_B_WIDTH_10_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_eq_A_SIGNED_1_B_SIGNED_0_A_WIDTH_8_B_WIDTH_10_Y_WIDTH_2.v; hierarchy -top sat_eq_A_SIGNED_1_B_SIGNED_0_A_WIDTH_8_B_WIDTH_10_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_eq_A_SIGNED_1_B_SIGNED_0_A_WIDTH_8_B_WIDTH_10_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_eq_A_SIGNED_1_B_SIGNED_0_A_WIDTH_8_B_WIDTH_10_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_eq_A_SIGNED_1_B_SIGNED_1_A_WIDTH_8_B_WIDTH_10_Y_WIDTH_2.v; hierarchy -top sat_eq_A_SIGNED_1_B_SIGNED_1_A_WIDTH_8_B_WIDTH_10_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_eq_A_SIGNED_1_B_SIGNED_1_A_WIDTH_8_B_WIDTH_10_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_eq_A_SIGNED_1_B_SIGNED_1_A_WIDTH_8_B_WIDTH_10_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_eq_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_9.v; hierarchy -top sat_eq_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_9; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_eq_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_9' -q -q 2>/dev/null || echo sat_eq_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_9 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_eq_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_9.v; hierarchy -top sat_eq_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_9; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_eq_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_9' -q -q 2>/dev/null || echo sat_eq_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_9 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_eq_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_9.v; hierarchy -top sat_eq_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_9; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_eq_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_9' -q -q 2>/dev/null || echo sat_eq_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_9 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_eq_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_9.v; hierarchy -top sat_eq_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_9; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_eq_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_9' -q -q 2>/dev/null || echo sat_eq_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_9 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_eq_A_SIGNED_0_B_SIGNED_0_A_WIDTH_8_B_WIDTH_2_Y_WIDTH_2.v; hierarchy -top sat_eq_A_SIGNED_0_B_SIGNED_0_A_WIDTH_8_B_WIDTH_2_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_eq_A_SIGNED_0_B_SIGNED_0_A_WIDTH_8_B_WIDTH_2_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_eq_A_SIGNED_0_B_SIGNED_0_A_WIDTH_8_B_WIDTH_2_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_eq_A_SIGNED_0_B_SIGNED_1_A_WIDTH_8_B_WIDTH_2_Y_WIDTH_2.v; hierarchy -top sat_eq_A_SIGNED_0_B_SIGNED_1_A_WIDTH_8_B_WIDTH_2_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_eq_A_SIGNED_0_B_SIGNED_1_A_WIDTH_8_B_WIDTH_2_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_eq_A_SIGNED_0_B_SIGNED_1_A_WIDTH_8_B_WIDTH_2_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_eq_A_SIGNED_1_B_SIGNED_0_A_WIDTH_8_B_WIDTH_2_Y_WIDTH_2.v; hierarchy -top sat_eq_A_SIGNED_1_B_SIGNED_0_A_WIDTH_8_B_WIDTH_2_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_eq_A_SIGNED_1_B_SIGNED_0_A_WIDTH_8_B_WIDTH_2_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_eq_A_SIGNED_1_B_SIGNED_0_A_WIDTH_8_B_WIDTH_2_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_eq_A_SIGNED_1_B_SIGNED_1_A_WIDTH_8_B_WIDTH_2_Y_WIDTH_2.v; hierarchy -top sat_eq_A_SIGNED_1_B_SIGNED_1_A_WIDTH_8_B_WIDTH_2_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_eq_A_SIGNED_1_B_SIGNED_1_A_WIDTH_8_B_WIDTH_2_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_eq_A_SIGNED_1_B_SIGNED_1_A_WIDTH_8_B_WIDTH_2_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_eq_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_6.v; hierarchy -top sat_eq_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_eq_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_eq_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_eq_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_6.v; hierarchy -top sat_eq_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_eq_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_eq_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_eq_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_6.v; hierarchy -top sat_eq_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_eq_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_eq_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_eq_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_6.v; hierarchy -top sat_eq_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_eq_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_eq_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_eq_A_SIGNED_0_B_SIGNED_0_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_1.v; hierarchy -top sat_eq_A_SIGNED_0_B_SIGNED_0_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_eq_A_SIGNED_0_B_SIGNED_0_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_eq_A_SIGNED_0_B_SIGNED_0_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_eq_A_SIGNED_0_B_SIGNED_1_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_1.v; hierarchy -top sat_eq_A_SIGNED_0_B_SIGNED_1_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_eq_A_SIGNED_0_B_SIGNED_1_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_eq_A_SIGNED_0_B_SIGNED_1_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_eq_A_SIGNED_1_B_SIGNED_0_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_1.v; hierarchy -top sat_eq_A_SIGNED_1_B_SIGNED_0_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_eq_A_SIGNED_1_B_SIGNED_0_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_eq_A_SIGNED_1_B_SIGNED_0_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_eq_A_SIGNED_1_B_SIGNED_1_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_1.v; hierarchy -top sat_eq_A_SIGNED_1_B_SIGNED_1_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_eq_A_SIGNED_1_B_SIGNED_1_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_eq_A_SIGNED_1_B_SIGNED_1_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_eq_A_SIGNED_0_B_SIGNED_0_A_WIDTH_10_B_WIDTH_6_Y_WIDTH_8.v; hierarchy -top sat_eq_A_SIGNED_0_B_SIGNED_0_A_WIDTH_10_B_WIDTH_6_Y_WIDTH_8; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_eq_A_SIGNED_0_B_SIGNED_0_A_WIDTH_10_B_WIDTH_6_Y_WIDTH_8' -q -q 2>/dev/null || echo sat_eq_A_SIGNED_0_B_SIGNED_0_A_WIDTH_10_B_WIDTH_6_Y_WIDTH_8 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_eq_A_SIGNED_0_B_SIGNED_1_A_WIDTH_10_B_WIDTH_6_Y_WIDTH_8.v; hierarchy -top sat_eq_A_SIGNED_0_B_SIGNED_1_A_WIDTH_10_B_WIDTH_6_Y_WIDTH_8; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_eq_A_SIGNED_0_B_SIGNED_1_A_WIDTH_10_B_WIDTH_6_Y_WIDTH_8' -q -q 2>/dev/null || echo sat_eq_A_SIGNED_0_B_SIGNED_1_A_WIDTH_10_B_WIDTH_6_Y_WIDTH_8 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_eq_A_SIGNED_1_B_SIGNED_0_A_WIDTH_10_B_WIDTH_6_Y_WIDTH_8.v; hierarchy -top sat_eq_A_SIGNED_1_B_SIGNED_0_A_WIDTH_10_B_WIDTH_6_Y_WIDTH_8; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_eq_A_SIGNED_1_B_SIGNED_0_A_WIDTH_10_B_WIDTH_6_Y_WIDTH_8' -q -q 2>/dev/null || echo sat_eq_A_SIGNED_1_B_SIGNED_0_A_WIDTH_10_B_WIDTH_6_Y_WIDTH_8 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_eq_A_SIGNED_1_B_SIGNED_1_A_WIDTH_10_B_WIDTH_6_Y_WIDTH_8.v; hierarchy -top sat_eq_A_SIGNED_1_B_SIGNED_1_A_WIDTH_10_B_WIDTH_6_Y_WIDTH_8; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_eq_A_SIGNED_1_B_SIGNED_1_A_WIDTH_10_B_WIDTH_6_Y_WIDTH_8' -q -q 2>/dev/null || echo sat_eq_A_SIGNED_1_B_SIGNED_1_A_WIDTH_10_B_WIDTH_6_Y_WIDTH_8 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_eq_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_3.v; hierarchy -top sat_eq_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_eq_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_3' -q -q 2>/dev/null || echo sat_eq_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_eq_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_3.v; hierarchy -top sat_eq_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_eq_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_3' -q -q 2>/dev/null || echo sat_eq_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_eq_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_3.v; hierarchy -top sat_eq_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_eq_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_3' -q -q 2>/dev/null || echo sat_eq_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_eq_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_3.v; hierarchy -top sat_eq_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_eq_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_3' -q -q 2>/dev/null || echo sat_eq_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_eq_A_SIGNED_0_B_SIGNED_0_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_5.v; hierarchy -top sat_eq_A_SIGNED_0_B_SIGNED_0_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_5; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_eq_A_SIGNED_0_B_SIGNED_0_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_5' -q -q 2>/dev/null || echo sat_eq_A_SIGNED_0_B_SIGNED_0_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_5 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_eq_A_SIGNED_0_B_SIGNED_1_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_5.v; hierarchy -top sat_eq_A_SIGNED_0_B_SIGNED_1_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_5; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_eq_A_SIGNED_0_B_SIGNED_1_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_5' -q -q 2>/dev/null || echo sat_eq_A_SIGNED_0_B_SIGNED_1_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_5 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_eq_A_SIGNED_1_B_SIGNED_0_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_5.v; hierarchy -top sat_eq_A_SIGNED_1_B_SIGNED_0_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_5; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_eq_A_SIGNED_1_B_SIGNED_0_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_5' -q -q 2>/dev/null || echo sat_eq_A_SIGNED_1_B_SIGNED_0_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_5 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_eq_A_SIGNED_1_B_SIGNED_1_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_5.v; hierarchy -top sat_eq_A_SIGNED_1_B_SIGNED_1_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_5; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_eq_A_SIGNED_1_B_SIGNED_1_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_5' -q -q 2>/dev/null || echo sat_eq_A_SIGNED_1_B_SIGNED_1_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_5 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_eq_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_7_Y_WIDTH_7.v; hierarchy -top sat_eq_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_7_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_eq_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_7_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_eq_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_7_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_eq_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_7_Y_WIDTH_7.v; hierarchy -top sat_eq_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_7_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_eq_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_7_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_eq_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_7_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_eq_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_7_Y_WIDTH_7.v; hierarchy -top sat_eq_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_7_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_eq_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_7_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_eq_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_7_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_eq_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_7_Y_WIDTH_7.v; hierarchy -top sat_eq_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_7_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_eq_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_7_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_eq_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_7_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_eq_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_1_Y_WIDTH_1.v; hierarchy -top sat_eq_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_1_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_eq_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_1_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_eq_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_1_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_eq_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_1_Y_WIDTH_1.v; hierarchy -top sat_eq_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_1_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_eq_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_1_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_eq_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_1_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_eq_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_1_Y_WIDTH_1.v; hierarchy -top sat_eq_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_1_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_eq_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_1_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_eq_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_1_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_eq_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_1_Y_WIDTH_1.v; hierarchy -top sat_eq_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_1_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_eq_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_1_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_eq_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_1_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_eq_A_SIGNED_0_B_SIGNED_0_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_7.v; hierarchy -top sat_eq_A_SIGNED_0_B_SIGNED_0_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_eq_A_SIGNED_0_B_SIGNED_0_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_eq_A_SIGNED_0_B_SIGNED_0_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_eq_A_SIGNED_0_B_SIGNED_1_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_7.v; hierarchy -top sat_eq_A_SIGNED_0_B_SIGNED_1_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_eq_A_SIGNED_0_B_SIGNED_1_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_eq_A_SIGNED_0_B_SIGNED_1_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_eq_A_SIGNED_1_B_SIGNED_0_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_7.v; hierarchy -top sat_eq_A_SIGNED_1_B_SIGNED_0_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_eq_A_SIGNED_1_B_SIGNED_0_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_eq_A_SIGNED_1_B_SIGNED_0_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_eq_A_SIGNED_1_B_SIGNED_1_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_7.v; hierarchy -top sat_eq_A_SIGNED_1_B_SIGNED_1_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_eq_A_SIGNED_1_B_SIGNED_1_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_eq_A_SIGNED_1_B_SIGNED_1_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_eq_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_7.v; hierarchy -top sat_eq_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_eq_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_eq_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_eq_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_7.v; hierarchy -top sat_eq_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_eq_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_eq_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_eq_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_7.v; hierarchy -top sat_eq_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_eq_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_eq_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_eq_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_7.v; hierarchy -top sat_eq_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_eq_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_eq_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_eq_A_SIGNED_0_B_SIGNED_0_A_WIDTH_8_B_WIDTH_9_Y_WIDTH_8.v; hierarchy -top sat_eq_A_SIGNED_0_B_SIGNED_0_A_WIDTH_8_B_WIDTH_9_Y_WIDTH_8; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_eq_A_SIGNED_0_B_SIGNED_0_A_WIDTH_8_B_WIDTH_9_Y_WIDTH_8' -q -q 2>/dev/null || echo sat_eq_A_SIGNED_0_B_SIGNED_0_A_WIDTH_8_B_WIDTH_9_Y_WIDTH_8 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_eq_A_SIGNED_0_B_SIGNED_1_A_WIDTH_8_B_WIDTH_9_Y_WIDTH_8.v; hierarchy -top sat_eq_A_SIGNED_0_B_SIGNED_1_A_WIDTH_8_B_WIDTH_9_Y_WIDTH_8; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_eq_A_SIGNED_0_B_SIGNED_1_A_WIDTH_8_B_WIDTH_9_Y_WIDTH_8' -q -q 2>/dev/null || echo sat_eq_A_SIGNED_0_B_SIGNED_1_A_WIDTH_8_B_WIDTH_9_Y_WIDTH_8 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_eq_A_SIGNED_1_B_SIGNED_0_A_WIDTH_8_B_WIDTH_9_Y_WIDTH_8.v; hierarchy -top sat_eq_A_SIGNED_1_B_SIGNED_0_A_WIDTH_8_B_WIDTH_9_Y_WIDTH_8; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_eq_A_SIGNED_1_B_SIGNED_0_A_WIDTH_8_B_WIDTH_9_Y_WIDTH_8' -q -q 2>/dev/null || echo sat_eq_A_SIGNED_1_B_SIGNED_0_A_WIDTH_8_B_WIDTH_9_Y_WIDTH_8 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_eq_A_SIGNED_1_B_SIGNED_1_A_WIDTH_8_B_WIDTH_9_Y_WIDTH_8.v; hierarchy -top sat_eq_A_SIGNED_1_B_SIGNED_1_A_WIDTH_8_B_WIDTH_9_Y_WIDTH_8; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_eq_A_SIGNED_1_B_SIGNED_1_A_WIDTH_8_B_WIDTH_9_Y_WIDTH_8' -q -q 2>/dev/null || echo sat_eq_A_SIGNED_1_B_SIGNED_1_A_WIDTH_8_B_WIDTH_9_Y_WIDTH_8 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_eq_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_5_Y_WIDTH_7.v; hierarchy -top sat_eq_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_5_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_eq_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_5_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_eq_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_5_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_eq_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_5_Y_WIDTH_7.v; hierarchy -top sat_eq_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_5_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_eq_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_5_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_eq_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_5_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_eq_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_5_Y_WIDTH_7.v; hierarchy -top sat_eq_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_5_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_eq_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_5_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_eq_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_5_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_eq_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_5_Y_WIDTH_7.v; hierarchy -top sat_eq_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_5_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_eq_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_5_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_eq_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_5_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_eq_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_4.v; hierarchy -top sat_eq_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_eq_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_eq_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_eq_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_4.v; hierarchy -top sat_eq_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_eq_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_eq_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_eq_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_4.v; hierarchy -top sat_eq_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_eq_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_eq_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_eq_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_4.v; hierarchy -top sat_eq_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_eq_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_eq_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_eq_A_SIGNED_0_B_SIGNED_0_A_WIDTH_9_B_WIDTH_4_Y_WIDTH_7.v; hierarchy -top sat_eq_A_SIGNED_0_B_SIGNED_0_A_WIDTH_9_B_WIDTH_4_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_eq_A_SIGNED_0_B_SIGNED_0_A_WIDTH_9_B_WIDTH_4_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_eq_A_SIGNED_0_B_SIGNED_0_A_WIDTH_9_B_WIDTH_4_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_eq_A_SIGNED_0_B_SIGNED_1_A_WIDTH_9_B_WIDTH_4_Y_WIDTH_7.v; hierarchy -top sat_eq_A_SIGNED_0_B_SIGNED_1_A_WIDTH_9_B_WIDTH_4_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_eq_A_SIGNED_0_B_SIGNED_1_A_WIDTH_9_B_WIDTH_4_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_eq_A_SIGNED_0_B_SIGNED_1_A_WIDTH_9_B_WIDTH_4_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_eq_A_SIGNED_1_B_SIGNED_0_A_WIDTH_9_B_WIDTH_4_Y_WIDTH_7.v; hierarchy -top sat_eq_A_SIGNED_1_B_SIGNED_0_A_WIDTH_9_B_WIDTH_4_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_eq_A_SIGNED_1_B_SIGNED_0_A_WIDTH_9_B_WIDTH_4_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_eq_A_SIGNED_1_B_SIGNED_0_A_WIDTH_9_B_WIDTH_4_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_eq_A_SIGNED_1_B_SIGNED_1_A_WIDTH_9_B_WIDTH_4_Y_WIDTH_7.v; hierarchy -top sat_eq_A_SIGNED_1_B_SIGNED_1_A_WIDTH_9_B_WIDTH_4_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_eq_A_SIGNED_1_B_SIGNED_1_A_WIDTH_9_B_WIDTH_4_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_eq_A_SIGNED_1_B_SIGNED_1_A_WIDTH_9_B_WIDTH_4_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_eq_A_SIGNED_0_B_SIGNED_0_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_9.v; hierarchy -top sat_eq_A_SIGNED_0_B_SIGNED_0_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_9; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_eq_A_SIGNED_0_B_SIGNED_0_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_9' -q -q 2>/dev/null || echo sat_eq_A_SIGNED_0_B_SIGNED_0_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_9 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_eq_A_SIGNED_0_B_SIGNED_1_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_9.v; hierarchy -top sat_eq_A_SIGNED_0_B_SIGNED_1_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_9; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_eq_A_SIGNED_0_B_SIGNED_1_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_9' -q -q 2>/dev/null || echo sat_eq_A_SIGNED_0_B_SIGNED_1_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_9 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_eq_A_SIGNED_1_B_SIGNED_0_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_9.v; hierarchy -top sat_eq_A_SIGNED_1_B_SIGNED_0_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_9; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_eq_A_SIGNED_1_B_SIGNED_0_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_9' -q -q 2>/dev/null || echo sat_eq_A_SIGNED_1_B_SIGNED_0_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_9 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_eq_A_SIGNED_1_B_SIGNED_1_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_9.v; hierarchy -top sat_eq_A_SIGNED_1_B_SIGNED_1_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_9; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_eq_A_SIGNED_1_B_SIGNED_1_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_9' -q -q 2>/dev/null || echo sat_eq_A_SIGNED_1_B_SIGNED_1_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_9 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_eq_A_SIGNED_0_B_SIGNED_0_A_WIDTH_4_B_WIDTH_8_Y_WIDTH_10.v; hierarchy -top sat_eq_A_SIGNED_0_B_SIGNED_0_A_WIDTH_4_B_WIDTH_8_Y_WIDTH_10; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_eq_A_SIGNED_0_B_SIGNED_0_A_WIDTH_4_B_WIDTH_8_Y_WIDTH_10' -q -q 2>/dev/null || echo sat_eq_A_SIGNED_0_B_SIGNED_0_A_WIDTH_4_B_WIDTH_8_Y_WIDTH_10 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_eq_A_SIGNED_0_B_SIGNED_1_A_WIDTH_4_B_WIDTH_8_Y_WIDTH_10.v; hierarchy -top sat_eq_A_SIGNED_0_B_SIGNED_1_A_WIDTH_4_B_WIDTH_8_Y_WIDTH_10; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_eq_A_SIGNED_0_B_SIGNED_1_A_WIDTH_4_B_WIDTH_8_Y_WIDTH_10' -q -q 2>/dev/null || echo sat_eq_A_SIGNED_0_B_SIGNED_1_A_WIDTH_4_B_WIDTH_8_Y_WIDTH_10 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_eq_A_SIGNED_1_B_SIGNED_0_A_WIDTH_4_B_WIDTH_8_Y_WIDTH_10.v; hierarchy -top sat_eq_A_SIGNED_1_B_SIGNED_0_A_WIDTH_4_B_WIDTH_8_Y_WIDTH_10; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_eq_A_SIGNED_1_B_SIGNED_0_A_WIDTH_4_B_WIDTH_8_Y_WIDTH_10' -q -q 2>/dev/null || echo sat_eq_A_SIGNED_1_B_SIGNED_0_A_WIDTH_4_B_WIDTH_8_Y_WIDTH_10 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_eq_A_SIGNED_1_B_SIGNED_1_A_WIDTH_4_B_WIDTH_8_Y_WIDTH_10.v; hierarchy -top sat_eq_A_SIGNED_1_B_SIGNED_1_A_WIDTH_4_B_WIDTH_8_Y_WIDTH_10; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_eq_A_SIGNED_1_B_SIGNED_1_A_WIDTH_4_B_WIDTH_8_Y_WIDTH_10' -q -q 2>/dev/null || echo sat_eq_A_SIGNED_1_B_SIGNED_1_A_WIDTH_4_B_WIDTH_8_Y_WIDTH_10 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_ne_A_SIGNED_0_B_SIGNED_0_A_WIDTH_1_B_WIDTH_1_Y_WIDTH_1.v; hierarchy -top sat_ne_A_SIGNED_0_B_SIGNED_0_A_WIDTH_1_B_WIDTH_1_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_ne_A_SIGNED_0_B_SIGNED_0_A_WIDTH_1_B_WIDTH_1_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_ne_A_SIGNED_0_B_SIGNED_0_A_WIDTH_1_B_WIDTH_1_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_ne_A_SIGNED_0_B_SIGNED_1_A_WIDTH_1_B_WIDTH_1_Y_WIDTH_1.v; hierarchy -top sat_ne_A_SIGNED_0_B_SIGNED_1_A_WIDTH_1_B_WIDTH_1_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_ne_A_SIGNED_0_B_SIGNED_1_A_WIDTH_1_B_WIDTH_1_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_ne_A_SIGNED_0_B_SIGNED_1_A_WIDTH_1_B_WIDTH_1_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_ne_A_SIGNED_1_B_SIGNED_0_A_WIDTH_1_B_WIDTH_1_Y_WIDTH_1.v; hierarchy -top sat_ne_A_SIGNED_1_B_SIGNED_0_A_WIDTH_1_B_WIDTH_1_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_ne_A_SIGNED_1_B_SIGNED_0_A_WIDTH_1_B_WIDTH_1_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_ne_A_SIGNED_1_B_SIGNED_0_A_WIDTH_1_B_WIDTH_1_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_ne_A_SIGNED_1_B_SIGNED_1_A_WIDTH_1_B_WIDTH_1_Y_WIDTH_1.v; hierarchy -top sat_ne_A_SIGNED_1_B_SIGNED_1_A_WIDTH_1_B_WIDTH_1_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_ne_A_SIGNED_1_B_SIGNED_1_A_WIDTH_1_B_WIDTH_1_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_ne_A_SIGNED_1_B_SIGNED_1_A_WIDTH_1_B_WIDTH_1_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_ne_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_4_Y_WIDTH_6.v; hierarchy -top sat_ne_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_4_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_ne_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_4_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_ne_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_4_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_ne_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_4_Y_WIDTH_6.v; hierarchy -top sat_ne_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_4_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_ne_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_4_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_ne_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_4_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_ne_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_4_Y_WIDTH_6.v; hierarchy -top sat_ne_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_4_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_ne_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_4_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_ne_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_4_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_ne_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_4_Y_WIDTH_6.v; hierarchy -top sat_ne_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_4_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_ne_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_4_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_ne_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_4_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_ne_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4.v; hierarchy -top sat_ne_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_ne_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_ne_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_ne_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4.v; hierarchy -top sat_ne_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_ne_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_ne_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_ne_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4.v; hierarchy -top sat_ne_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_ne_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_ne_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_ne_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4.v; hierarchy -top sat_ne_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_ne_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_ne_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_ne_A_SIGNED_0_B_SIGNED_0_A_WIDTH_4_B_WIDTH_3_Y_WIDTH_6.v; hierarchy -top sat_ne_A_SIGNED_0_B_SIGNED_0_A_WIDTH_4_B_WIDTH_3_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_ne_A_SIGNED_0_B_SIGNED_0_A_WIDTH_4_B_WIDTH_3_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_ne_A_SIGNED_0_B_SIGNED_0_A_WIDTH_4_B_WIDTH_3_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_ne_A_SIGNED_0_B_SIGNED_1_A_WIDTH_4_B_WIDTH_3_Y_WIDTH_6.v; hierarchy -top sat_ne_A_SIGNED_0_B_SIGNED_1_A_WIDTH_4_B_WIDTH_3_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_ne_A_SIGNED_0_B_SIGNED_1_A_WIDTH_4_B_WIDTH_3_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_ne_A_SIGNED_0_B_SIGNED_1_A_WIDTH_4_B_WIDTH_3_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_ne_A_SIGNED_1_B_SIGNED_0_A_WIDTH_4_B_WIDTH_3_Y_WIDTH_6.v; hierarchy -top sat_ne_A_SIGNED_1_B_SIGNED_0_A_WIDTH_4_B_WIDTH_3_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_ne_A_SIGNED_1_B_SIGNED_0_A_WIDTH_4_B_WIDTH_3_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_ne_A_SIGNED_1_B_SIGNED_0_A_WIDTH_4_B_WIDTH_3_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_ne_A_SIGNED_1_B_SIGNED_1_A_WIDTH_4_B_WIDTH_3_Y_WIDTH_6.v; hierarchy -top sat_ne_A_SIGNED_1_B_SIGNED_1_A_WIDTH_4_B_WIDTH_3_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_ne_A_SIGNED_1_B_SIGNED_1_A_WIDTH_4_B_WIDTH_3_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_ne_A_SIGNED_1_B_SIGNED_1_A_WIDTH_4_B_WIDTH_3_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_ne_A_SIGNED_0_B_SIGNED_0_A_WIDTH_4_B_WIDTH_6_Y_WIDTH_3.v; hierarchy -top sat_ne_A_SIGNED_0_B_SIGNED_0_A_WIDTH_4_B_WIDTH_6_Y_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_ne_A_SIGNED_0_B_SIGNED_0_A_WIDTH_4_B_WIDTH_6_Y_WIDTH_3' -q -q 2>/dev/null || echo sat_ne_A_SIGNED_0_B_SIGNED_0_A_WIDTH_4_B_WIDTH_6_Y_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_ne_A_SIGNED_0_B_SIGNED_1_A_WIDTH_4_B_WIDTH_6_Y_WIDTH_3.v; hierarchy -top sat_ne_A_SIGNED_0_B_SIGNED_1_A_WIDTH_4_B_WIDTH_6_Y_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_ne_A_SIGNED_0_B_SIGNED_1_A_WIDTH_4_B_WIDTH_6_Y_WIDTH_3' -q -q 2>/dev/null || echo sat_ne_A_SIGNED_0_B_SIGNED_1_A_WIDTH_4_B_WIDTH_6_Y_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_ne_A_SIGNED_1_B_SIGNED_0_A_WIDTH_4_B_WIDTH_6_Y_WIDTH_3.v; hierarchy -top sat_ne_A_SIGNED_1_B_SIGNED_0_A_WIDTH_4_B_WIDTH_6_Y_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_ne_A_SIGNED_1_B_SIGNED_0_A_WIDTH_4_B_WIDTH_6_Y_WIDTH_3' -q -q 2>/dev/null || echo sat_ne_A_SIGNED_1_B_SIGNED_0_A_WIDTH_4_B_WIDTH_6_Y_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_ne_A_SIGNED_1_B_SIGNED_1_A_WIDTH_4_B_WIDTH_6_Y_WIDTH_3.v; hierarchy -top sat_ne_A_SIGNED_1_B_SIGNED_1_A_WIDTH_4_B_WIDTH_6_Y_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_ne_A_SIGNED_1_B_SIGNED_1_A_WIDTH_4_B_WIDTH_6_Y_WIDTH_3' -q -q 2>/dev/null || echo sat_ne_A_SIGNED_1_B_SIGNED_1_A_WIDTH_4_B_WIDTH_6_Y_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_ne_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_4.v; hierarchy -top sat_ne_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_ne_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_ne_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_ne_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_4.v; hierarchy -top sat_ne_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_ne_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_ne_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_ne_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_4.v; hierarchy -top sat_ne_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_ne_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_ne_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_ne_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_4.v; hierarchy -top sat_ne_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_ne_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_ne_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_ne_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_3.v; hierarchy -top sat_ne_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_ne_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_3' -q -q 2>/dev/null || echo sat_ne_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_ne_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_3.v; hierarchy -top sat_ne_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_ne_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_3' -q -q 2>/dev/null || echo sat_ne_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_ne_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_3.v; hierarchy -top sat_ne_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_ne_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_3' -q -q 2>/dev/null || echo sat_ne_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_ne_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_3.v; hierarchy -top sat_ne_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_ne_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_3' -q -q 2>/dev/null || echo sat_ne_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_ne_A_SIGNED_0_B_SIGNED_0_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_1.v; hierarchy -top sat_ne_A_SIGNED_0_B_SIGNED_0_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_ne_A_SIGNED_0_B_SIGNED_0_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_ne_A_SIGNED_0_B_SIGNED_0_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_ne_A_SIGNED_0_B_SIGNED_1_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_1.v; hierarchy -top sat_ne_A_SIGNED_0_B_SIGNED_1_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_ne_A_SIGNED_0_B_SIGNED_1_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_ne_A_SIGNED_0_B_SIGNED_1_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_ne_A_SIGNED_1_B_SIGNED_0_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_1.v; hierarchy -top sat_ne_A_SIGNED_1_B_SIGNED_0_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_ne_A_SIGNED_1_B_SIGNED_0_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_ne_A_SIGNED_1_B_SIGNED_0_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_ne_A_SIGNED_1_B_SIGNED_1_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_1.v; hierarchy -top sat_ne_A_SIGNED_1_B_SIGNED_1_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_ne_A_SIGNED_1_B_SIGNED_1_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_ne_A_SIGNED_1_B_SIGNED_1_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_ne_A_SIGNED_0_B_SIGNED_0_A_WIDTH_8_B_WIDTH_6_Y_WIDTH_1.v; hierarchy -top sat_ne_A_SIGNED_0_B_SIGNED_0_A_WIDTH_8_B_WIDTH_6_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_ne_A_SIGNED_0_B_SIGNED_0_A_WIDTH_8_B_WIDTH_6_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_ne_A_SIGNED_0_B_SIGNED_0_A_WIDTH_8_B_WIDTH_6_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_ne_A_SIGNED_0_B_SIGNED_1_A_WIDTH_8_B_WIDTH_6_Y_WIDTH_1.v; hierarchy -top sat_ne_A_SIGNED_0_B_SIGNED_1_A_WIDTH_8_B_WIDTH_6_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_ne_A_SIGNED_0_B_SIGNED_1_A_WIDTH_8_B_WIDTH_6_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_ne_A_SIGNED_0_B_SIGNED_1_A_WIDTH_8_B_WIDTH_6_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_ne_A_SIGNED_1_B_SIGNED_0_A_WIDTH_8_B_WIDTH_6_Y_WIDTH_1.v; hierarchy -top sat_ne_A_SIGNED_1_B_SIGNED_0_A_WIDTH_8_B_WIDTH_6_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_ne_A_SIGNED_1_B_SIGNED_0_A_WIDTH_8_B_WIDTH_6_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_ne_A_SIGNED_1_B_SIGNED_0_A_WIDTH_8_B_WIDTH_6_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_ne_A_SIGNED_1_B_SIGNED_1_A_WIDTH_8_B_WIDTH_6_Y_WIDTH_1.v; hierarchy -top sat_ne_A_SIGNED_1_B_SIGNED_1_A_WIDTH_8_B_WIDTH_6_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_ne_A_SIGNED_1_B_SIGNED_1_A_WIDTH_8_B_WIDTH_6_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_ne_A_SIGNED_1_B_SIGNED_1_A_WIDTH_8_B_WIDTH_6_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_ne_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1.v; hierarchy -top sat_ne_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_ne_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_ne_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_ne_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1.v; hierarchy -top sat_ne_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_ne_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_ne_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_ne_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1.v; hierarchy -top sat_ne_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_ne_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_ne_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_ne_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1.v; hierarchy -top sat_ne_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_ne_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_ne_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_ne_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_4_Y_WIDTH_6.v; hierarchy -top sat_ne_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_4_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_ne_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_4_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_ne_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_4_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_ne_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_4_Y_WIDTH_6.v; hierarchy -top sat_ne_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_4_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_ne_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_4_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_ne_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_4_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_ne_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_4_Y_WIDTH_6.v; hierarchy -top sat_ne_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_4_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_ne_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_4_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_ne_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_4_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_ne_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_4_Y_WIDTH_6.v; hierarchy -top sat_ne_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_4_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_ne_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_4_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_ne_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_4_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_ne_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_4.v; hierarchy -top sat_ne_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_ne_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_ne_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_ne_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_4.v; hierarchy -top sat_ne_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_ne_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_ne_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_ne_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_4.v; hierarchy -top sat_ne_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_ne_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_ne_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_ne_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_4.v; hierarchy -top sat_ne_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_ne_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_ne_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_ne_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_8_Y_WIDTH_4.v; hierarchy -top sat_ne_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_8_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_ne_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_8_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_ne_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_8_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_ne_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_8_Y_WIDTH_4.v; hierarchy -top sat_ne_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_8_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_ne_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_8_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_ne_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_8_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_ne_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_8_Y_WIDTH_4.v; hierarchy -top sat_ne_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_8_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_ne_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_8_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_ne_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_8_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_ne_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_8_Y_WIDTH_4.v; hierarchy -top sat_ne_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_8_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_ne_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_8_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_ne_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_8_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_ne_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_7.v; hierarchy -top sat_ne_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_ne_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_ne_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_ne_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_7.v; hierarchy -top sat_ne_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_ne_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_ne_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_ne_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_7.v; hierarchy -top sat_ne_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_ne_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_ne_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_ne_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_7.v; hierarchy -top sat_ne_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_ne_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_ne_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_ne_A_SIGNED_0_B_SIGNED_0_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_6.v; hierarchy -top sat_ne_A_SIGNED_0_B_SIGNED_0_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_ne_A_SIGNED_0_B_SIGNED_0_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_ne_A_SIGNED_0_B_SIGNED_0_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_ne_A_SIGNED_0_B_SIGNED_1_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_6.v; hierarchy -top sat_ne_A_SIGNED_0_B_SIGNED_1_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_ne_A_SIGNED_0_B_SIGNED_1_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_ne_A_SIGNED_0_B_SIGNED_1_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_ne_A_SIGNED_1_B_SIGNED_0_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_6.v; hierarchy -top sat_ne_A_SIGNED_1_B_SIGNED_0_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_ne_A_SIGNED_1_B_SIGNED_0_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_ne_A_SIGNED_1_B_SIGNED_0_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_ne_A_SIGNED_1_B_SIGNED_1_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_6.v; hierarchy -top sat_ne_A_SIGNED_1_B_SIGNED_1_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_ne_A_SIGNED_1_B_SIGNED_1_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_ne_A_SIGNED_1_B_SIGNED_1_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_ne_A_SIGNED_0_B_SIGNED_0_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_2.v; hierarchy -top sat_ne_A_SIGNED_0_B_SIGNED_0_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_ne_A_SIGNED_0_B_SIGNED_0_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_ne_A_SIGNED_0_B_SIGNED_0_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_ne_A_SIGNED_0_B_SIGNED_1_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_2.v; hierarchy -top sat_ne_A_SIGNED_0_B_SIGNED_1_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_ne_A_SIGNED_0_B_SIGNED_1_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_ne_A_SIGNED_0_B_SIGNED_1_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_ne_A_SIGNED_1_B_SIGNED_0_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_2.v; hierarchy -top sat_ne_A_SIGNED_1_B_SIGNED_0_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_ne_A_SIGNED_1_B_SIGNED_0_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_ne_A_SIGNED_1_B_SIGNED_0_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_ne_A_SIGNED_1_B_SIGNED_1_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_2.v; hierarchy -top sat_ne_A_SIGNED_1_B_SIGNED_1_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_ne_A_SIGNED_1_B_SIGNED_1_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_ne_A_SIGNED_1_B_SIGNED_1_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_ne_A_SIGNED_0_B_SIGNED_0_A_WIDTH_9_B_WIDTH_8_Y_WIDTH_2.v; hierarchy -top sat_ne_A_SIGNED_0_B_SIGNED_0_A_WIDTH_9_B_WIDTH_8_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_ne_A_SIGNED_0_B_SIGNED_0_A_WIDTH_9_B_WIDTH_8_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_ne_A_SIGNED_0_B_SIGNED_0_A_WIDTH_9_B_WIDTH_8_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_ne_A_SIGNED_0_B_SIGNED_1_A_WIDTH_9_B_WIDTH_8_Y_WIDTH_2.v; hierarchy -top sat_ne_A_SIGNED_0_B_SIGNED_1_A_WIDTH_9_B_WIDTH_8_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_ne_A_SIGNED_0_B_SIGNED_1_A_WIDTH_9_B_WIDTH_8_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_ne_A_SIGNED_0_B_SIGNED_1_A_WIDTH_9_B_WIDTH_8_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_ne_A_SIGNED_1_B_SIGNED_0_A_WIDTH_9_B_WIDTH_8_Y_WIDTH_2.v; hierarchy -top sat_ne_A_SIGNED_1_B_SIGNED_0_A_WIDTH_9_B_WIDTH_8_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_ne_A_SIGNED_1_B_SIGNED_0_A_WIDTH_9_B_WIDTH_8_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_ne_A_SIGNED_1_B_SIGNED_0_A_WIDTH_9_B_WIDTH_8_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_ne_A_SIGNED_1_B_SIGNED_1_A_WIDTH_9_B_WIDTH_8_Y_WIDTH_2.v; hierarchy -top sat_ne_A_SIGNED_1_B_SIGNED_1_A_WIDTH_9_B_WIDTH_8_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_ne_A_SIGNED_1_B_SIGNED_1_A_WIDTH_9_B_WIDTH_8_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_ne_A_SIGNED_1_B_SIGNED_1_A_WIDTH_9_B_WIDTH_8_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_ne_A_SIGNED_0_B_SIGNED_0_A_WIDTH_10_B_WIDTH_1_Y_WIDTH_8.v; hierarchy -top sat_ne_A_SIGNED_0_B_SIGNED_0_A_WIDTH_10_B_WIDTH_1_Y_WIDTH_8; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_ne_A_SIGNED_0_B_SIGNED_0_A_WIDTH_10_B_WIDTH_1_Y_WIDTH_8' -q -q 2>/dev/null || echo sat_ne_A_SIGNED_0_B_SIGNED_0_A_WIDTH_10_B_WIDTH_1_Y_WIDTH_8 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_ne_A_SIGNED_0_B_SIGNED_1_A_WIDTH_10_B_WIDTH_1_Y_WIDTH_8.v; hierarchy -top sat_ne_A_SIGNED_0_B_SIGNED_1_A_WIDTH_10_B_WIDTH_1_Y_WIDTH_8; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_ne_A_SIGNED_0_B_SIGNED_1_A_WIDTH_10_B_WIDTH_1_Y_WIDTH_8' -q -q 2>/dev/null || echo sat_ne_A_SIGNED_0_B_SIGNED_1_A_WIDTH_10_B_WIDTH_1_Y_WIDTH_8 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_ne_A_SIGNED_1_B_SIGNED_0_A_WIDTH_10_B_WIDTH_1_Y_WIDTH_8.v; hierarchy -top sat_ne_A_SIGNED_1_B_SIGNED_0_A_WIDTH_10_B_WIDTH_1_Y_WIDTH_8; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_ne_A_SIGNED_1_B_SIGNED_0_A_WIDTH_10_B_WIDTH_1_Y_WIDTH_8' -q -q 2>/dev/null || echo sat_ne_A_SIGNED_1_B_SIGNED_0_A_WIDTH_10_B_WIDTH_1_Y_WIDTH_8 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_ne_A_SIGNED_1_B_SIGNED_1_A_WIDTH_10_B_WIDTH_1_Y_WIDTH_8.v; hierarchy -top sat_ne_A_SIGNED_1_B_SIGNED_1_A_WIDTH_10_B_WIDTH_1_Y_WIDTH_8; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_ne_A_SIGNED_1_B_SIGNED_1_A_WIDTH_10_B_WIDTH_1_Y_WIDTH_8' -q -q 2>/dev/null || echo sat_ne_A_SIGNED_1_B_SIGNED_1_A_WIDTH_10_B_WIDTH_1_Y_WIDTH_8 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_ne_A_SIGNED_0_B_SIGNED_0_A_WIDTH_7_B_WIDTH_2_Y_WIDTH_3.v; hierarchy -top sat_ne_A_SIGNED_0_B_SIGNED_0_A_WIDTH_7_B_WIDTH_2_Y_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_ne_A_SIGNED_0_B_SIGNED_0_A_WIDTH_7_B_WIDTH_2_Y_WIDTH_3' -q -q 2>/dev/null || echo sat_ne_A_SIGNED_0_B_SIGNED_0_A_WIDTH_7_B_WIDTH_2_Y_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_ne_A_SIGNED_0_B_SIGNED_1_A_WIDTH_7_B_WIDTH_2_Y_WIDTH_3.v; hierarchy -top sat_ne_A_SIGNED_0_B_SIGNED_1_A_WIDTH_7_B_WIDTH_2_Y_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_ne_A_SIGNED_0_B_SIGNED_1_A_WIDTH_7_B_WIDTH_2_Y_WIDTH_3' -q -q 2>/dev/null || echo sat_ne_A_SIGNED_0_B_SIGNED_1_A_WIDTH_7_B_WIDTH_2_Y_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_ne_A_SIGNED_1_B_SIGNED_0_A_WIDTH_7_B_WIDTH_2_Y_WIDTH_3.v; hierarchy -top sat_ne_A_SIGNED_1_B_SIGNED_0_A_WIDTH_7_B_WIDTH_2_Y_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_ne_A_SIGNED_1_B_SIGNED_0_A_WIDTH_7_B_WIDTH_2_Y_WIDTH_3' -q -q 2>/dev/null || echo sat_ne_A_SIGNED_1_B_SIGNED_0_A_WIDTH_7_B_WIDTH_2_Y_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_ne_A_SIGNED_1_B_SIGNED_1_A_WIDTH_7_B_WIDTH_2_Y_WIDTH_3.v; hierarchy -top sat_ne_A_SIGNED_1_B_SIGNED_1_A_WIDTH_7_B_WIDTH_2_Y_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_ne_A_SIGNED_1_B_SIGNED_1_A_WIDTH_7_B_WIDTH_2_Y_WIDTH_3' -q -q 2>/dev/null || echo sat_ne_A_SIGNED_1_B_SIGNED_1_A_WIDTH_7_B_WIDTH_2_Y_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_ne_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_1_Y_WIDTH_6.v; hierarchy -top sat_ne_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_1_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_ne_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_1_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_ne_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_1_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_ne_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_1_Y_WIDTH_6.v; hierarchy -top sat_ne_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_1_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_ne_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_1_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_ne_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_1_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_ne_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_1_Y_WIDTH_6.v; hierarchy -top sat_ne_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_1_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_ne_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_1_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_ne_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_1_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_ne_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_1_Y_WIDTH_6.v; hierarchy -top sat_ne_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_1_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_ne_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_1_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_ne_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_1_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_ne_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_1.v; hierarchy -top sat_ne_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_ne_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_ne_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_ne_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_1.v; hierarchy -top sat_ne_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_ne_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_ne_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_ne_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_1.v; hierarchy -top sat_ne_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_ne_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_ne_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_ne_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_1.v; hierarchy -top sat_ne_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_ne_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_ne_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_ne_A_SIGNED_0_B_SIGNED_0_A_WIDTH_1_B_WIDTH_9_Y_WIDTH_5.v; hierarchy -top sat_ne_A_SIGNED_0_B_SIGNED_0_A_WIDTH_1_B_WIDTH_9_Y_WIDTH_5; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_ne_A_SIGNED_0_B_SIGNED_0_A_WIDTH_1_B_WIDTH_9_Y_WIDTH_5' -q -q 2>/dev/null || echo sat_ne_A_SIGNED_0_B_SIGNED_0_A_WIDTH_1_B_WIDTH_9_Y_WIDTH_5 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_ne_A_SIGNED_0_B_SIGNED_1_A_WIDTH_1_B_WIDTH_9_Y_WIDTH_5.v; hierarchy -top sat_ne_A_SIGNED_0_B_SIGNED_1_A_WIDTH_1_B_WIDTH_9_Y_WIDTH_5; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_ne_A_SIGNED_0_B_SIGNED_1_A_WIDTH_1_B_WIDTH_9_Y_WIDTH_5' -q -q 2>/dev/null || echo sat_ne_A_SIGNED_0_B_SIGNED_1_A_WIDTH_1_B_WIDTH_9_Y_WIDTH_5 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_ne_A_SIGNED_1_B_SIGNED_0_A_WIDTH_1_B_WIDTH_9_Y_WIDTH_5.v; hierarchy -top sat_ne_A_SIGNED_1_B_SIGNED_0_A_WIDTH_1_B_WIDTH_9_Y_WIDTH_5; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_ne_A_SIGNED_1_B_SIGNED_0_A_WIDTH_1_B_WIDTH_9_Y_WIDTH_5' -q -q 2>/dev/null || echo sat_ne_A_SIGNED_1_B_SIGNED_0_A_WIDTH_1_B_WIDTH_9_Y_WIDTH_5 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_ne_A_SIGNED_1_B_SIGNED_1_A_WIDTH_1_B_WIDTH_9_Y_WIDTH_5.v; hierarchy -top sat_ne_A_SIGNED_1_B_SIGNED_1_A_WIDTH_1_B_WIDTH_9_Y_WIDTH_5; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_ne_A_SIGNED_1_B_SIGNED_1_A_WIDTH_1_B_WIDTH_9_Y_WIDTH_5' -q -q 2>/dev/null || echo sat_ne_A_SIGNED_1_B_SIGNED_1_A_WIDTH_1_B_WIDTH_9_Y_WIDTH_5 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_ne_A_SIGNED_0_B_SIGNED_0_A_WIDTH_1_B_WIDTH_2_Y_WIDTH_7.v; hierarchy -top sat_ne_A_SIGNED_0_B_SIGNED_0_A_WIDTH_1_B_WIDTH_2_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_ne_A_SIGNED_0_B_SIGNED_0_A_WIDTH_1_B_WIDTH_2_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_ne_A_SIGNED_0_B_SIGNED_0_A_WIDTH_1_B_WIDTH_2_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_ne_A_SIGNED_0_B_SIGNED_1_A_WIDTH_1_B_WIDTH_2_Y_WIDTH_7.v; hierarchy -top sat_ne_A_SIGNED_0_B_SIGNED_1_A_WIDTH_1_B_WIDTH_2_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_ne_A_SIGNED_0_B_SIGNED_1_A_WIDTH_1_B_WIDTH_2_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_ne_A_SIGNED_0_B_SIGNED_1_A_WIDTH_1_B_WIDTH_2_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_ne_A_SIGNED_1_B_SIGNED_0_A_WIDTH_1_B_WIDTH_2_Y_WIDTH_7.v; hierarchy -top sat_ne_A_SIGNED_1_B_SIGNED_0_A_WIDTH_1_B_WIDTH_2_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_ne_A_SIGNED_1_B_SIGNED_0_A_WIDTH_1_B_WIDTH_2_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_ne_A_SIGNED_1_B_SIGNED_0_A_WIDTH_1_B_WIDTH_2_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_ne_A_SIGNED_1_B_SIGNED_1_A_WIDTH_1_B_WIDTH_2_Y_WIDTH_7.v; hierarchy -top sat_ne_A_SIGNED_1_B_SIGNED_1_A_WIDTH_1_B_WIDTH_2_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_ne_A_SIGNED_1_B_SIGNED_1_A_WIDTH_1_B_WIDTH_2_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_ne_A_SIGNED_1_B_SIGNED_1_A_WIDTH_1_B_WIDTH_2_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_ne_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4.v; hierarchy -top sat_ne_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_ne_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_ne_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_ne_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4.v; hierarchy -top sat_ne_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_ne_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_ne_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_ne_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4.v; hierarchy -top sat_ne_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_ne_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_ne_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_ne_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4.v; hierarchy -top sat_ne_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_ne_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_ne_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_ne_A_SIGNED_0_B_SIGNED_0_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_8.v; hierarchy -top sat_ne_A_SIGNED_0_B_SIGNED_0_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_8; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_ne_A_SIGNED_0_B_SIGNED_0_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_8' -q -q 2>/dev/null || echo sat_ne_A_SIGNED_0_B_SIGNED_0_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_8 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_ne_A_SIGNED_0_B_SIGNED_1_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_8.v; hierarchy -top sat_ne_A_SIGNED_0_B_SIGNED_1_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_8; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_ne_A_SIGNED_0_B_SIGNED_1_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_8' -q -q 2>/dev/null || echo sat_ne_A_SIGNED_0_B_SIGNED_1_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_8 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_ne_A_SIGNED_1_B_SIGNED_0_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_8.v; hierarchy -top sat_ne_A_SIGNED_1_B_SIGNED_0_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_8; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_ne_A_SIGNED_1_B_SIGNED_0_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_8' -q -q 2>/dev/null || echo sat_ne_A_SIGNED_1_B_SIGNED_0_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_8 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_ne_A_SIGNED_1_B_SIGNED_1_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_8.v; hierarchy -top sat_ne_A_SIGNED_1_B_SIGNED_1_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_8; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_ne_A_SIGNED_1_B_SIGNED_1_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_8' -q -q 2>/dev/null || echo sat_ne_A_SIGNED_1_B_SIGNED_1_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_8 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_ne_A_SIGNED_0_B_SIGNED_0_A_WIDTH_5_B_WIDTH_1_Y_WIDTH_5.v; hierarchy -top sat_ne_A_SIGNED_0_B_SIGNED_0_A_WIDTH_5_B_WIDTH_1_Y_WIDTH_5; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_ne_A_SIGNED_0_B_SIGNED_0_A_WIDTH_5_B_WIDTH_1_Y_WIDTH_5' -q -q 2>/dev/null || echo sat_ne_A_SIGNED_0_B_SIGNED_0_A_WIDTH_5_B_WIDTH_1_Y_WIDTH_5 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_ne_A_SIGNED_0_B_SIGNED_1_A_WIDTH_5_B_WIDTH_1_Y_WIDTH_5.v; hierarchy -top sat_ne_A_SIGNED_0_B_SIGNED_1_A_WIDTH_5_B_WIDTH_1_Y_WIDTH_5; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_ne_A_SIGNED_0_B_SIGNED_1_A_WIDTH_5_B_WIDTH_1_Y_WIDTH_5' -q -q 2>/dev/null || echo sat_ne_A_SIGNED_0_B_SIGNED_1_A_WIDTH_5_B_WIDTH_1_Y_WIDTH_5 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_ne_A_SIGNED_1_B_SIGNED_0_A_WIDTH_5_B_WIDTH_1_Y_WIDTH_5.v; hierarchy -top sat_ne_A_SIGNED_1_B_SIGNED_0_A_WIDTH_5_B_WIDTH_1_Y_WIDTH_5; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_ne_A_SIGNED_1_B_SIGNED_0_A_WIDTH_5_B_WIDTH_1_Y_WIDTH_5' -q -q 2>/dev/null || echo sat_ne_A_SIGNED_1_B_SIGNED_0_A_WIDTH_5_B_WIDTH_1_Y_WIDTH_5 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_ne_A_SIGNED_1_B_SIGNED_1_A_WIDTH_5_B_WIDTH_1_Y_WIDTH_5.v; hierarchy -top sat_ne_A_SIGNED_1_B_SIGNED_1_A_WIDTH_5_B_WIDTH_1_Y_WIDTH_5; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_ne_A_SIGNED_1_B_SIGNED_1_A_WIDTH_5_B_WIDTH_1_Y_WIDTH_5' -q -q 2>/dev/null || echo sat_ne_A_SIGNED_1_B_SIGNED_1_A_WIDTH_5_B_WIDTH_1_Y_WIDTH_5 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_ne_A_SIGNED_0_B_SIGNED_0_A_WIDTH_7_B_WIDTH_1_Y_WIDTH_5.v; hierarchy -top sat_ne_A_SIGNED_0_B_SIGNED_0_A_WIDTH_7_B_WIDTH_1_Y_WIDTH_5; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_ne_A_SIGNED_0_B_SIGNED_0_A_WIDTH_7_B_WIDTH_1_Y_WIDTH_5' -q -q 2>/dev/null || echo sat_ne_A_SIGNED_0_B_SIGNED_0_A_WIDTH_7_B_WIDTH_1_Y_WIDTH_5 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_ne_A_SIGNED_0_B_SIGNED_1_A_WIDTH_7_B_WIDTH_1_Y_WIDTH_5.v; hierarchy -top sat_ne_A_SIGNED_0_B_SIGNED_1_A_WIDTH_7_B_WIDTH_1_Y_WIDTH_5; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_ne_A_SIGNED_0_B_SIGNED_1_A_WIDTH_7_B_WIDTH_1_Y_WIDTH_5' -q -q 2>/dev/null || echo sat_ne_A_SIGNED_0_B_SIGNED_1_A_WIDTH_7_B_WIDTH_1_Y_WIDTH_5 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_ne_A_SIGNED_1_B_SIGNED_0_A_WIDTH_7_B_WIDTH_1_Y_WIDTH_5.v; hierarchy -top sat_ne_A_SIGNED_1_B_SIGNED_0_A_WIDTH_7_B_WIDTH_1_Y_WIDTH_5; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_ne_A_SIGNED_1_B_SIGNED_0_A_WIDTH_7_B_WIDTH_1_Y_WIDTH_5' -q -q 2>/dev/null || echo sat_ne_A_SIGNED_1_B_SIGNED_0_A_WIDTH_7_B_WIDTH_1_Y_WIDTH_5 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_ne_A_SIGNED_1_B_SIGNED_1_A_WIDTH_7_B_WIDTH_1_Y_WIDTH_5.v; hierarchy -top sat_ne_A_SIGNED_1_B_SIGNED_1_A_WIDTH_7_B_WIDTH_1_Y_WIDTH_5; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_ne_A_SIGNED_1_B_SIGNED_1_A_WIDTH_7_B_WIDTH_1_Y_WIDTH_5' -q -q 2>/dev/null || echo sat_ne_A_SIGNED_1_B_SIGNED_1_A_WIDTH_7_B_WIDTH_1_Y_WIDTH_5 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_ne_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_2.v; hierarchy -top sat_ne_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_ne_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_ne_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_ne_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_2.v; hierarchy -top sat_ne_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_ne_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_ne_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_ne_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_2.v; hierarchy -top sat_ne_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_ne_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_ne_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_ne_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_2.v; hierarchy -top sat_ne_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_ne_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_ne_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_ne_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_5.v; hierarchy -top sat_ne_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_5; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_ne_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_5' -q -q 2>/dev/null || echo sat_ne_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_5 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_ne_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_5.v; hierarchy -top sat_ne_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_5; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_ne_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_5' -q -q 2>/dev/null || echo sat_ne_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_5 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_ne_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_5.v; hierarchy -top sat_ne_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_5; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_ne_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_5' -q -q 2>/dev/null || echo sat_ne_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_5 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_ne_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_5.v; hierarchy -top sat_ne_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_5; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_ne_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_5' -q -q 2>/dev/null || echo sat_ne_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_5 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_ne_A_SIGNED_0_B_SIGNED_0_A_WIDTH_9_B_WIDTH_5_Y_WIDTH_3.v; hierarchy -top sat_ne_A_SIGNED_0_B_SIGNED_0_A_WIDTH_9_B_WIDTH_5_Y_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_ne_A_SIGNED_0_B_SIGNED_0_A_WIDTH_9_B_WIDTH_5_Y_WIDTH_3' -q -q 2>/dev/null || echo sat_ne_A_SIGNED_0_B_SIGNED_0_A_WIDTH_9_B_WIDTH_5_Y_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_ne_A_SIGNED_0_B_SIGNED_1_A_WIDTH_9_B_WIDTH_5_Y_WIDTH_3.v; hierarchy -top sat_ne_A_SIGNED_0_B_SIGNED_1_A_WIDTH_9_B_WIDTH_5_Y_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_ne_A_SIGNED_0_B_SIGNED_1_A_WIDTH_9_B_WIDTH_5_Y_WIDTH_3' -q -q 2>/dev/null || echo sat_ne_A_SIGNED_0_B_SIGNED_1_A_WIDTH_9_B_WIDTH_5_Y_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_ne_A_SIGNED_1_B_SIGNED_0_A_WIDTH_9_B_WIDTH_5_Y_WIDTH_3.v; hierarchy -top sat_ne_A_SIGNED_1_B_SIGNED_0_A_WIDTH_9_B_WIDTH_5_Y_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_ne_A_SIGNED_1_B_SIGNED_0_A_WIDTH_9_B_WIDTH_5_Y_WIDTH_3' -q -q 2>/dev/null || echo sat_ne_A_SIGNED_1_B_SIGNED_0_A_WIDTH_9_B_WIDTH_5_Y_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_ne_A_SIGNED_1_B_SIGNED_1_A_WIDTH_9_B_WIDTH_5_Y_WIDTH_3.v; hierarchy -top sat_ne_A_SIGNED_1_B_SIGNED_1_A_WIDTH_9_B_WIDTH_5_Y_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_ne_A_SIGNED_1_B_SIGNED_1_A_WIDTH_9_B_WIDTH_5_Y_WIDTH_3' -q -q 2>/dev/null || echo sat_ne_A_SIGNED_1_B_SIGNED_1_A_WIDTH_9_B_WIDTH_5_Y_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_ne_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_10.v; hierarchy -top sat_ne_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_10; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_ne_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_10' -q -q 2>/dev/null || echo sat_ne_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_10 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_ne_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_10.v; hierarchy -top sat_ne_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_10; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_ne_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_10' -q -q 2>/dev/null || echo sat_ne_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_10 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_ne_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_10.v; hierarchy -top sat_ne_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_10; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_ne_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_10' -q -q 2>/dev/null || echo sat_ne_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_10 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_ne_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_10.v; hierarchy -top sat_ne_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_10; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_ne_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_10' -q -q 2>/dev/null || echo sat_ne_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_10 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_ne_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1.v; hierarchy -top sat_ne_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_ne_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_ne_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_ne_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1.v; hierarchy -top sat_ne_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_ne_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_ne_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_ne_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1.v; hierarchy -top sat_ne_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_ne_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_ne_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_ne_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1.v; hierarchy -top sat_ne_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_ne_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_ne_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_ne_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_2.v; hierarchy -top sat_ne_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_ne_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_ne_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_ne_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_2.v; hierarchy -top sat_ne_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_ne_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_ne_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_ne_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_2.v; hierarchy -top sat_ne_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_ne_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_ne_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_ne_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_2.v; hierarchy -top sat_ne_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_ne_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_ne_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_ne_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_5_Y_WIDTH_2.v; hierarchy -top sat_ne_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_5_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_ne_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_5_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_ne_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_5_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_ne_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_5_Y_WIDTH_2.v; hierarchy -top sat_ne_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_5_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_ne_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_5_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_ne_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_5_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_ne_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_5_Y_WIDTH_2.v; hierarchy -top sat_ne_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_5_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_ne_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_5_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_ne_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_5_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_ne_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_5_Y_WIDTH_2.v; hierarchy -top sat_ne_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_5_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_ne_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_5_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_ne_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_5_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_ne_A_SIGNED_0_B_SIGNED_0_A_WIDTH_1_B_WIDTH_5_Y_WIDTH_3.v; hierarchy -top sat_ne_A_SIGNED_0_B_SIGNED_0_A_WIDTH_1_B_WIDTH_5_Y_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_ne_A_SIGNED_0_B_SIGNED_0_A_WIDTH_1_B_WIDTH_5_Y_WIDTH_3' -q -q 2>/dev/null || echo sat_ne_A_SIGNED_0_B_SIGNED_0_A_WIDTH_1_B_WIDTH_5_Y_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_ne_A_SIGNED_0_B_SIGNED_1_A_WIDTH_1_B_WIDTH_5_Y_WIDTH_3.v; hierarchy -top sat_ne_A_SIGNED_0_B_SIGNED_1_A_WIDTH_1_B_WIDTH_5_Y_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_ne_A_SIGNED_0_B_SIGNED_1_A_WIDTH_1_B_WIDTH_5_Y_WIDTH_3' -q -q 2>/dev/null || echo sat_ne_A_SIGNED_0_B_SIGNED_1_A_WIDTH_1_B_WIDTH_5_Y_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_ne_A_SIGNED_1_B_SIGNED_0_A_WIDTH_1_B_WIDTH_5_Y_WIDTH_3.v; hierarchy -top sat_ne_A_SIGNED_1_B_SIGNED_0_A_WIDTH_1_B_WIDTH_5_Y_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_ne_A_SIGNED_1_B_SIGNED_0_A_WIDTH_1_B_WIDTH_5_Y_WIDTH_3' -q -q 2>/dev/null || echo sat_ne_A_SIGNED_1_B_SIGNED_0_A_WIDTH_1_B_WIDTH_5_Y_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_ne_A_SIGNED_1_B_SIGNED_1_A_WIDTH_1_B_WIDTH_5_Y_WIDTH_3.v; hierarchy -top sat_ne_A_SIGNED_1_B_SIGNED_1_A_WIDTH_1_B_WIDTH_5_Y_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_ne_A_SIGNED_1_B_SIGNED_1_A_WIDTH_1_B_WIDTH_5_Y_WIDTH_3' -q -q 2>/dev/null || echo sat_ne_A_SIGNED_1_B_SIGNED_1_A_WIDTH_1_B_WIDTH_5_Y_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_ne_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_8_Y_WIDTH_9.v; hierarchy -top sat_ne_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_8_Y_WIDTH_9; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_ne_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_8_Y_WIDTH_9' -q -q 2>/dev/null || echo sat_ne_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_8_Y_WIDTH_9 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_ne_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_8_Y_WIDTH_9.v; hierarchy -top sat_ne_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_8_Y_WIDTH_9; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_ne_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_8_Y_WIDTH_9' -q -q 2>/dev/null || echo sat_ne_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_8_Y_WIDTH_9 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_ne_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_8_Y_WIDTH_9.v; hierarchy -top sat_ne_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_8_Y_WIDTH_9; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_ne_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_8_Y_WIDTH_9' -q -q 2>/dev/null || echo sat_ne_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_8_Y_WIDTH_9 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_ne_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_8_Y_WIDTH_9.v; hierarchy -top sat_ne_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_8_Y_WIDTH_9; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_ne_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_8_Y_WIDTH_9' -q -q 2>/dev/null || echo sat_ne_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_8_Y_WIDTH_9 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_ne_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_7_Y_WIDTH_2.v; hierarchy -top sat_ne_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_7_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_ne_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_7_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_ne_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_7_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_ne_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_7_Y_WIDTH_2.v; hierarchy -top sat_ne_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_7_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_ne_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_7_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_ne_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_7_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_ne_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_7_Y_WIDTH_2.v; hierarchy -top sat_ne_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_7_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_ne_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_7_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_ne_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_7_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_ne_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_7_Y_WIDTH_2.v; hierarchy -top sat_ne_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_7_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_ne_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_7_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_ne_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_7_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_ne_A_SIGNED_0_B_SIGNED_0_A_WIDTH_10_B_WIDTH_2_Y_WIDTH_2.v; hierarchy -top sat_ne_A_SIGNED_0_B_SIGNED_0_A_WIDTH_10_B_WIDTH_2_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_ne_A_SIGNED_0_B_SIGNED_0_A_WIDTH_10_B_WIDTH_2_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_ne_A_SIGNED_0_B_SIGNED_0_A_WIDTH_10_B_WIDTH_2_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_ne_A_SIGNED_0_B_SIGNED_1_A_WIDTH_10_B_WIDTH_2_Y_WIDTH_2.v; hierarchy -top sat_ne_A_SIGNED_0_B_SIGNED_1_A_WIDTH_10_B_WIDTH_2_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_ne_A_SIGNED_0_B_SIGNED_1_A_WIDTH_10_B_WIDTH_2_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_ne_A_SIGNED_0_B_SIGNED_1_A_WIDTH_10_B_WIDTH_2_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_ne_A_SIGNED_1_B_SIGNED_0_A_WIDTH_10_B_WIDTH_2_Y_WIDTH_2.v; hierarchy -top sat_ne_A_SIGNED_1_B_SIGNED_0_A_WIDTH_10_B_WIDTH_2_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_ne_A_SIGNED_1_B_SIGNED_0_A_WIDTH_10_B_WIDTH_2_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_ne_A_SIGNED_1_B_SIGNED_0_A_WIDTH_10_B_WIDTH_2_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_ne_A_SIGNED_1_B_SIGNED_1_A_WIDTH_10_B_WIDTH_2_Y_WIDTH_2.v; hierarchy -top sat_ne_A_SIGNED_1_B_SIGNED_1_A_WIDTH_10_B_WIDTH_2_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_ne_A_SIGNED_1_B_SIGNED_1_A_WIDTH_10_B_WIDTH_2_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_ne_A_SIGNED_1_B_SIGNED_1_A_WIDTH_10_B_WIDTH_2_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_ne_A_SIGNED_0_B_SIGNED_0_A_WIDTH_1_B_WIDTH_6_Y_WIDTH_7.v; hierarchy -top sat_ne_A_SIGNED_0_B_SIGNED_0_A_WIDTH_1_B_WIDTH_6_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_ne_A_SIGNED_0_B_SIGNED_0_A_WIDTH_1_B_WIDTH_6_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_ne_A_SIGNED_0_B_SIGNED_0_A_WIDTH_1_B_WIDTH_6_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_ne_A_SIGNED_0_B_SIGNED_1_A_WIDTH_1_B_WIDTH_6_Y_WIDTH_7.v; hierarchy -top sat_ne_A_SIGNED_0_B_SIGNED_1_A_WIDTH_1_B_WIDTH_6_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_ne_A_SIGNED_0_B_SIGNED_1_A_WIDTH_1_B_WIDTH_6_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_ne_A_SIGNED_0_B_SIGNED_1_A_WIDTH_1_B_WIDTH_6_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_ne_A_SIGNED_1_B_SIGNED_0_A_WIDTH_1_B_WIDTH_6_Y_WIDTH_7.v; hierarchy -top sat_ne_A_SIGNED_1_B_SIGNED_0_A_WIDTH_1_B_WIDTH_6_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_ne_A_SIGNED_1_B_SIGNED_0_A_WIDTH_1_B_WIDTH_6_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_ne_A_SIGNED_1_B_SIGNED_0_A_WIDTH_1_B_WIDTH_6_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_ne_A_SIGNED_1_B_SIGNED_1_A_WIDTH_1_B_WIDTH_6_Y_WIDTH_7.v; hierarchy -top sat_ne_A_SIGNED_1_B_SIGNED_1_A_WIDTH_1_B_WIDTH_6_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_ne_A_SIGNED_1_B_SIGNED_1_A_WIDTH_1_B_WIDTH_6_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_ne_A_SIGNED_1_B_SIGNED_1_A_WIDTH_1_B_WIDTH_6_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_ne_A_SIGNED_0_B_SIGNED_0_A_WIDTH_8_B_WIDTH_10_Y_WIDTH_2.v; hierarchy -top sat_ne_A_SIGNED_0_B_SIGNED_0_A_WIDTH_8_B_WIDTH_10_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_ne_A_SIGNED_0_B_SIGNED_0_A_WIDTH_8_B_WIDTH_10_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_ne_A_SIGNED_0_B_SIGNED_0_A_WIDTH_8_B_WIDTH_10_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_ne_A_SIGNED_0_B_SIGNED_1_A_WIDTH_8_B_WIDTH_10_Y_WIDTH_2.v; hierarchy -top sat_ne_A_SIGNED_0_B_SIGNED_1_A_WIDTH_8_B_WIDTH_10_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_ne_A_SIGNED_0_B_SIGNED_1_A_WIDTH_8_B_WIDTH_10_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_ne_A_SIGNED_0_B_SIGNED_1_A_WIDTH_8_B_WIDTH_10_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_ne_A_SIGNED_1_B_SIGNED_0_A_WIDTH_8_B_WIDTH_10_Y_WIDTH_2.v; hierarchy -top sat_ne_A_SIGNED_1_B_SIGNED_0_A_WIDTH_8_B_WIDTH_10_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_ne_A_SIGNED_1_B_SIGNED_0_A_WIDTH_8_B_WIDTH_10_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_ne_A_SIGNED_1_B_SIGNED_0_A_WIDTH_8_B_WIDTH_10_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_ne_A_SIGNED_1_B_SIGNED_1_A_WIDTH_8_B_WIDTH_10_Y_WIDTH_2.v; hierarchy -top sat_ne_A_SIGNED_1_B_SIGNED_1_A_WIDTH_8_B_WIDTH_10_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_ne_A_SIGNED_1_B_SIGNED_1_A_WIDTH_8_B_WIDTH_10_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_ne_A_SIGNED_1_B_SIGNED_1_A_WIDTH_8_B_WIDTH_10_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_ne_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_9.v; hierarchy -top sat_ne_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_9; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_ne_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_9' -q -q 2>/dev/null || echo sat_ne_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_9 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_ne_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_9.v; hierarchy -top sat_ne_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_9; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_ne_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_9' -q -q 2>/dev/null || echo sat_ne_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_9 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_ne_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_9.v; hierarchy -top sat_ne_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_9; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_ne_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_9' -q -q 2>/dev/null || echo sat_ne_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_9 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_ne_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_9.v; hierarchy -top sat_ne_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_9; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_ne_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_9' -q -q 2>/dev/null || echo sat_ne_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_9 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_ne_A_SIGNED_0_B_SIGNED_0_A_WIDTH_8_B_WIDTH_2_Y_WIDTH_2.v; hierarchy -top sat_ne_A_SIGNED_0_B_SIGNED_0_A_WIDTH_8_B_WIDTH_2_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_ne_A_SIGNED_0_B_SIGNED_0_A_WIDTH_8_B_WIDTH_2_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_ne_A_SIGNED_0_B_SIGNED_0_A_WIDTH_8_B_WIDTH_2_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_ne_A_SIGNED_0_B_SIGNED_1_A_WIDTH_8_B_WIDTH_2_Y_WIDTH_2.v; hierarchy -top sat_ne_A_SIGNED_0_B_SIGNED_1_A_WIDTH_8_B_WIDTH_2_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_ne_A_SIGNED_0_B_SIGNED_1_A_WIDTH_8_B_WIDTH_2_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_ne_A_SIGNED_0_B_SIGNED_1_A_WIDTH_8_B_WIDTH_2_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_ne_A_SIGNED_1_B_SIGNED_0_A_WIDTH_8_B_WIDTH_2_Y_WIDTH_2.v; hierarchy -top sat_ne_A_SIGNED_1_B_SIGNED_0_A_WIDTH_8_B_WIDTH_2_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_ne_A_SIGNED_1_B_SIGNED_0_A_WIDTH_8_B_WIDTH_2_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_ne_A_SIGNED_1_B_SIGNED_0_A_WIDTH_8_B_WIDTH_2_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_ne_A_SIGNED_1_B_SIGNED_1_A_WIDTH_8_B_WIDTH_2_Y_WIDTH_2.v; hierarchy -top sat_ne_A_SIGNED_1_B_SIGNED_1_A_WIDTH_8_B_WIDTH_2_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_ne_A_SIGNED_1_B_SIGNED_1_A_WIDTH_8_B_WIDTH_2_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_ne_A_SIGNED_1_B_SIGNED_1_A_WIDTH_8_B_WIDTH_2_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_ne_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_6.v; hierarchy -top sat_ne_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_ne_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_ne_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_ne_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_6.v; hierarchy -top sat_ne_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_ne_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_ne_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_ne_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_6.v; hierarchy -top sat_ne_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_ne_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_ne_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_ne_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_6.v; hierarchy -top sat_ne_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_ne_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_ne_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_ne_A_SIGNED_0_B_SIGNED_0_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_1.v; hierarchy -top sat_ne_A_SIGNED_0_B_SIGNED_0_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_ne_A_SIGNED_0_B_SIGNED_0_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_ne_A_SIGNED_0_B_SIGNED_0_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_ne_A_SIGNED_0_B_SIGNED_1_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_1.v; hierarchy -top sat_ne_A_SIGNED_0_B_SIGNED_1_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_ne_A_SIGNED_0_B_SIGNED_1_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_ne_A_SIGNED_0_B_SIGNED_1_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_ne_A_SIGNED_1_B_SIGNED_0_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_1.v; hierarchy -top sat_ne_A_SIGNED_1_B_SIGNED_0_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_ne_A_SIGNED_1_B_SIGNED_0_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_ne_A_SIGNED_1_B_SIGNED_0_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_ne_A_SIGNED_1_B_SIGNED_1_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_1.v; hierarchy -top sat_ne_A_SIGNED_1_B_SIGNED_1_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_ne_A_SIGNED_1_B_SIGNED_1_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_ne_A_SIGNED_1_B_SIGNED_1_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_ne_A_SIGNED_0_B_SIGNED_0_A_WIDTH_10_B_WIDTH_6_Y_WIDTH_8.v; hierarchy -top sat_ne_A_SIGNED_0_B_SIGNED_0_A_WIDTH_10_B_WIDTH_6_Y_WIDTH_8; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_ne_A_SIGNED_0_B_SIGNED_0_A_WIDTH_10_B_WIDTH_6_Y_WIDTH_8' -q -q 2>/dev/null || echo sat_ne_A_SIGNED_0_B_SIGNED_0_A_WIDTH_10_B_WIDTH_6_Y_WIDTH_8 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_ne_A_SIGNED_0_B_SIGNED_1_A_WIDTH_10_B_WIDTH_6_Y_WIDTH_8.v; hierarchy -top sat_ne_A_SIGNED_0_B_SIGNED_1_A_WIDTH_10_B_WIDTH_6_Y_WIDTH_8; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_ne_A_SIGNED_0_B_SIGNED_1_A_WIDTH_10_B_WIDTH_6_Y_WIDTH_8' -q -q 2>/dev/null || echo sat_ne_A_SIGNED_0_B_SIGNED_1_A_WIDTH_10_B_WIDTH_6_Y_WIDTH_8 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_ne_A_SIGNED_1_B_SIGNED_0_A_WIDTH_10_B_WIDTH_6_Y_WIDTH_8.v; hierarchy -top sat_ne_A_SIGNED_1_B_SIGNED_0_A_WIDTH_10_B_WIDTH_6_Y_WIDTH_8; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_ne_A_SIGNED_1_B_SIGNED_0_A_WIDTH_10_B_WIDTH_6_Y_WIDTH_8' -q -q 2>/dev/null || echo sat_ne_A_SIGNED_1_B_SIGNED_0_A_WIDTH_10_B_WIDTH_6_Y_WIDTH_8 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_ne_A_SIGNED_1_B_SIGNED_1_A_WIDTH_10_B_WIDTH_6_Y_WIDTH_8.v; hierarchy -top sat_ne_A_SIGNED_1_B_SIGNED_1_A_WIDTH_10_B_WIDTH_6_Y_WIDTH_8; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_ne_A_SIGNED_1_B_SIGNED_1_A_WIDTH_10_B_WIDTH_6_Y_WIDTH_8' -q -q 2>/dev/null || echo sat_ne_A_SIGNED_1_B_SIGNED_1_A_WIDTH_10_B_WIDTH_6_Y_WIDTH_8 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_ne_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_3.v; hierarchy -top sat_ne_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_ne_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_3' -q -q 2>/dev/null || echo sat_ne_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_ne_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_3.v; hierarchy -top sat_ne_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_ne_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_3' -q -q 2>/dev/null || echo sat_ne_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_ne_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_3.v; hierarchy -top sat_ne_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_ne_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_3' -q -q 2>/dev/null || echo sat_ne_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_ne_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_3.v; hierarchy -top sat_ne_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_ne_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_3' -q -q 2>/dev/null || echo sat_ne_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_ne_A_SIGNED_0_B_SIGNED_0_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_5.v; hierarchy -top sat_ne_A_SIGNED_0_B_SIGNED_0_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_5; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_ne_A_SIGNED_0_B_SIGNED_0_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_5' -q -q 2>/dev/null || echo sat_ne_A_SIGNED_0_B_SIGNED_0_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_5 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_ne_A_SIGNED_0_B_SIGNED_1_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_5.v; hierarchy -top sat_ne_A_SIGNED_0_B_SIGNED_1_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_5; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_ne_A_SIGNED_0_B_SIGNED_1_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_5' -q -q 2>/dev/null || echo sat_ne_A_SIGNED_0_B_SIGNED_1_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_5 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_ne_A_SIGNED_1_B_SIGNED_0_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_5.v; hierarchy -top sat_ne_A_SIGNED_1_B_SIGNED_0_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_5; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_ne_A_SIGNED_1_B_SIGNED_0_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_5' -q -q 2>/dev/null || echo sat_ne_A_SIGNED_1_B_SIGNED_0_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_5 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_ne_A_SIGNED_1_B_SIGNED_1_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_5.v; hierarchy -top sat_ne_A_SIGNED_1_B_SIGNED_1_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_5; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_ne_A_SIGNED_1_B_SIGNED_1_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_5' -q -q 2>/dev/null || echo sat_ne_A_SIGNED_1_B_SIGNED_1_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_5 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_ne_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_7_Y_WIDTH_7.v; hierarchy -top sat_ne_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_7_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_ne_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_7_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_ne_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_7_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_ne_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_7_Y_WIDTH_7.v; hierarchy -top sat_ne_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_7_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_ne_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_7_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_ne_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_7_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_ne_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_7_Y_WIDTH_7.v; hierarchy -top sat_ne_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_7_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_ne_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_7_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_ne_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_7_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_ne_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_7_Y_WIDTH_7.v; hierarchy -top sat_ne_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_7_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_ne_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_7_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_ne_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_7_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_ne_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_1_Y_WIDTH_1.v; hierarchy -top sat_ne_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_1_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_ne_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_1_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_ne_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_1_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_ne_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_1_Y_WIDTH_1.v; hierarchy -top sat_ne_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_1_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_ne_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_1_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_ne_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_1_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_ne_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_1_Y_WIDTH_1.v; hierarchy -top sat_ne_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_1_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_ne_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_1_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_ne_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_1_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_ne_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_1_Y_WIDTH_1.v; hierarchy -top sat_ne_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_1_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_ne_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_1_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_ne_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_1_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_ne_A_SIGNED_0_B_SIGNED_0_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_7.v; hierarchy -top sat_ne_A_SIGNED_0_B_SIGNED_0_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_ne_A_SIGNED_0_B_SIGNED_0_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_ne_A_SIGNED_0_B_SIGNED_0_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_ne_A_SIGNED_0_B_SIGNED_1_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_7.v; hierarchy -top sat_ne_A_SIGNED_0_B_SIGNED_1_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_ne_A_SIGNED_0_B_SIGNED_1_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_ne_A_SIGNED_0_B_SIGNED_1_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_ne_A_SIGNED_1_B_SIGNED_0_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_7.v; hierarchy -top sat_ne_A_SIGNED_1_B_SIGNED_0_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_ne_A_SIGNED_1_B_SIGNED_0_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_ne_A_SIGNED_1_B_SIGNED_0_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_ne_A_SIGNED_1_B_SIGNED_1_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_7.v; hierarchy -top sat_ne_A_SIGNED_1_B_SIGNED_1_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_ne_A_SIGNED_1_B_SIGNED_1_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_ne_A_SIGNED_1_B_SIGNED_1_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_ne_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_7.v; hierarchy -top sat_ne_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_ne_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_ne_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_ne_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_7.v; hierarchy -top sat_ne_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_ne_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_ne_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_ne_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_7.v; hierarchy -top sat_ne_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_ne_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_ne_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_ne_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_7.v; hierarchy -top sat_ne_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_ne_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_ne_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_ne_A_SIGNED_0_B_SIGNED_0_A_WIDTH_8_B_WIDTH_9_Y_WIDTH_8.v; hierarchy -top sat_ne_A_SIGNED_0_B_SIGNED_0_A_WIDTH_8_B_WIDTH_9_Y_WIDTH_8; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_ne_A_SIGNED_0_B_SIGNED_0_A_WIDTH_8_B_WIDTH_9_Y_WIDTH_8' -q -q 2>/dev/null || echo sat_ne_A_SIGNED_0_B_SIGNED_0_A_WIDTH_8_B_WIDTH_9_Y_WIDTH_8 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_ne_A_SIGNED_0_B_SIGNED_1_A_WIDTH_8_B_WIDTH_9_Y_WIDTH_8.v; hierarchy -top sat_ne_A_SIGNED_0_B_SIGNED_1_A_WIDTH_8_B_WIDTH_9_Y_WIDTH_8; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_ne_A_SIGNED_0_B_SIGNED_1_A_WIDTH_8_B_WIDTH_9_Y_WIDTH_8' -q -q 2>/dev/null || echo sat_ne_A_SIGNED_0_B_SIGNED_1_A_WIDTH_8_B_WIDTH_9_Y_WIDTH_8 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_ne_A_SIGNED_1_B_SIGNED_0_A_WIDTH_8_B_WIDTH_9_Y_WIDTH_8.v; hierarchy -top sat_ne_A_SIGNED_1_B_SIGNED_0_A_WIDTH_8_B_WIDTH_9_Y_WIDTH_8; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_ne_A_SIGNED_1_B_SIGNED_0_A_WIDTH_8_B_WIDTH_9_Y_WIDTH_8' -q -q 2>/dev/null || echo sat_ne_A_SIGNED_1_B_SIGNED_0_A_WIDTH_8_B_WIDTH_9_Y_WIDTH_8 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_ne_A_SIGNED_1_B_SIGNED_1_A_WIDTH_8_B_WIDTH_9_Y_WIDTH_8.v; hierarchy -top sat_ne_A_SIGNED_1_B_SIGNED_1_A_WIDTH_8_B_WIDTH_9_Y_WIDTH_8; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_ne_A_SIGNED_1_B_SIGNED_1_A_WIDTH_8_B_WIDTH_9_Y_WIDTH_8' -q -q 2>/dev/null || echo sat_ne_A_SIGNED_1_B_SIGNED_1_A_WIDTH_8_B_WIDTH_9_Y_WIDTH_8 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_ne_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_5_Y_WIDTH_7.v; hierarchy -top sat_ne_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_5_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_ne_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_5_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_ne_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_5_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_ne_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_5_Y_WIDTH_7.v; hierarchy -top sat_ne_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_5_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_ne_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_5_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_ne_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_5_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_ne_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_5_Y_WIDTH_7.v; hierarchy -top sat_ne_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_5_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_ne_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_5_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_ne_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_5_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_ne_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_5_Y_WIDTH_7.v; hierarchy -top sat_ne_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_5_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_ne_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_5_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_ne_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_5_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_ne_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_4.v; hierarchy -top sat_ne_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_ne_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_ne_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_ne_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_4.v; hierarchy -top sat_ne_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_ne_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_ne_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_ne_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_4.v; hierarchy -top sat_ne_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_ne_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_ne_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_ne_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_4.v; hierarchy -top sat_ne_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_ne_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_ne_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_ne_A_SIGNED_0_B_SIGNED_0_A_WIDTH_9_B_WIDTH_4_Y_WIDTH_7.v; hierarchy -top sat_ne_A_SIGNED_0_B_SIGNED_0_A_WIDTH_9_B_WIDTH_4_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_ne_A_SIGNED_0_B_SIGNED_0_A_WIDTH_9_B_WIDTH_4_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_ne_A_SIGNED_0_B_SIGNED_0_A_WIDTH_9_B_WIDTH_4_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_ne_A_SIGNED_0_B_SIGNED_1_A_WIDTH_9_B_WIDTH_4_Y_WIDTH_7.v; hierarchy -top sat_ne_A_SIGNED_0_B_SIGNED_1_A_WIDTH_9_B_WIDTH_4_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_ne_A_SIGNED_0_B_SIGNED_1_A_WIDTH_9_B_WIDTH_4_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_ne_A_SIGNED_0_B_SIGNED_1_A_WIDTH_9_B_WIDTH_4_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_ne_A_SIGNED_1_B_SIGNED_0_A_WIDTH_9_B_WIDTH_4_Y_WIDTH_7.v; hierarchy -top sat_ne_A_SIGNED_1_B_SIGNED_0_A_WIDTH_9_B_WIDTH_4_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_ne_A_SIGNED_1_B_SIGNED_0_A_WIDTH_9_B_WIDTH_4_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_ne_A_SIGNED_1_B_SIGNED_0_A_WIDTH_9_B_WIDTH_4_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_ne_A_SIGNED_1_B_SIGNED_1_A_WIDTH_9_B_WIDTH_4_Y_WIDTH_7.v; hierarchy -top sat_ne_A_SIGNED_1_B_SIGNED_1_A_WIDTH_9_B_WIDTH_4_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_ne_A_SIGNED_1_B_SIGNED_1_A_WIDTH_9_B_WIDTH_4_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_ne_A_SIGNED_1_B_SIGNED_1_A_WIDTH_9_B_WIDTH_4_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_ne_A_SIGNED_0_B_SIGNED_0_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_9.v; hierarchy -top sat_ne_A_SIGNED_0_B_SIGNED_0_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_9; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_ne_A_SIGNED_0_B_SIGNED_0_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_9' -q -q 2>/dev/null || echo sat_ne_A_SIGNED_0_B_SIGNED_0_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_9 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_ne_A_SIGNED_0_B_SIGNED_1_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_9.v; hierarchy -top sat_ne_A_SIGNED_0_B_SIGNED_1_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_9; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_ne_A_SIGNED_0_B_SIGNED_1_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_9' -q -q 2>/dev/null || echo sat_ne_A_SIGNED_0_B_SIGNED_1_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_9 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_ne_A_SIGNED_1_B_SIGNED_0_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_9.v; hierarchy -top sat_ne_A_SIGNED_1_B_SIGNED_0_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_9; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_ne_A_SIGNED_1_B_SIGNED_0_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_9' -q -q 2>/dev/null || echo sat_ne_A_SIGNED_1_B_SIGNED_0_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_9 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_ne_A_SIGNED_1_B_SIGNED_1_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_9.v; hierarchy -top sat_ne_A_SIGNED_1_B_SIGNED_1_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_9; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_ne_A_SIGNED_1_B_SIGNED_1_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_9' -q -q 2>/dev/null || echo sat_ne_A_SIGNED_1_B_SIGNED_1_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_9 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_ne_A_SIGNED_0_B_SIGNED_0_A_WIDTH_4_B_WIDTH_8_Y_WIDTH_10.v; hierarchy -top sat_ne_A_SIGNED_0_B_SIGNED_0_A_WIDTH_4_B_WIDTH_8_Y_WIDTH_10; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_ne_A_SIGNED_0_B_SIGNED_0_A_WIDTH_4_B_WIDTH_8_Y_WIDTH_10' -q -q 2>/dev/null || echo sat_ne_A_SIGNED_0_B_SIGNED_0_A_WIDTH_4_B_WIDTH_8_Y_WIDTH_10 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_ne_A_SIGNED_0_B_SIGNED_1_A_WIDTH_4_B_WIDTH_8_Y_WIDTH_10.v; hierarchy -top sat_ne_A_SIGNED_0_B_SIGNED_1_A_WIDTH_4_B_WIDTH_8_Y_WIDTH_10; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_ne_A_SIGNED_0_B_SIGNED_1_A_WIDTH_4_B_WIDTH_8_Y_WIDTH_10' -q -q 2>/dev/null || echo sat_ne_A_SIGNED_0_B_SIGNED_1_A_WIDTH_4_B_WIDTH_8_Y_WIDTH_10 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_ne_A_SIGNED_1_B_SIGNED_0_A_WIDTH_4_B_WIDTH_8_Y_WIDTH_10.v; hierarchy -top sat_ne_A_SIGNED_1_B_SIGNED_0_A_WIDTH_4_B_WIDTH_8_Y_WIDTH_10; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_ne_A_SIGNED_1_B_SIGNED_0_A_WIDTH_4_B_WIDTH_8_Y_WIDTH_10' -q -q 2>/dev/null || echo sat_ne_A_SIGNED_1_B_SIGNED_0_A_WIDTH_4_B_WIDTH_8_Y_WIDTH_10 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_ne_A_SIGNED_1_B_SIGNED_1_A_WIDTH_4_B_WIDTH_8_Y_WIDTH_10.v; hierarchy -top sat_ne_A_SIGNED_1_B_SIGNED_1_A_WIDTH_4_B_WIDTH_8_Y_WIDTH_10; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_ne_A_SIGNED_1_B_SIGNED_1_A_WIDTH_4_B_WIDTH_8_Y_WIDTH_10' -q -q 2>/dev/null || echo sat_ne_A_SIGNED_1_B_SIGNED_1_A_WIDTH_4_B_WIDTH_8_Y_WIDTH_10 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_eqx_A_SIGNED_0_B_SIGNED_0_A_WIDTH_1_B_WIDTH_1_Y_WIDTH_1.v; hierarchy -top sat_eqx_A_SIGNED_0_B_SIGNED_0_A_WIDTH_1_B_WIDTH_1_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_eqx_A_SIGNED_0_B_SIGNED_0_A_WIDTH_1_B_WIDTH_1_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_eqx_A_SIGNED_0_B_SIGNED_0_A_WIDTH_1_B_WIDTH_1_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_eqx_A_SIGNED_0_B_SIGNED_1_A_WIDTH_1_B_WIDTH_1_Y_WIDTH_1.v; hierarchy -top sat_eqx_A_SIGNED_0_B_SIGNED_1_A_WIDTH_1_B_WIDTH_1_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_eqx_A_SIGNED_0_B_SIGNED_1_A_WIDTH_1_B_WIDTH_1_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_eqx_A_SIGNED_0_B_SIGNED_1_A_WIDTH_1_B_WIDTH_1_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_eqx_A_SIGNED_1_B_SIGNED_0_A_WIDTH_1_B_WIDTH_1_Y_WIDTH_1.v; hierarchy -top sat_eqx_A_SIGNED_1_B_SIGNED_0_A_WIDTH_1_B_WIDTH_1_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_eqx_A_SIGNED_1_B_SIGNED_0_A_WIDTH_1_B_WIDTH_1_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_eqx_A_SIGNED_1_B_SIGNED_0_A_WIDTH_1_B_WIDTH_1_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_eqx_A_SIGNED_1_B_SIGNED_1_A_WIDTH_1_B_WIDTH_1_Y_WIDTH_1.v; hierarchy -top sat_eqx_A_SIGNED_1_B_SIGNED_1_A_WIDTH_1_B_WIDTH_1_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_eqx_A_SIGNED_1_B_SIGNED_1_A_WIDTH_1_B_WIDTH_1_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_eqx_A_SIGNED_1_B_SIGNED_1_A_WIDTH_1_B_WIDTH_1_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_eqx_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_4_Y_WIDTH_6.v; hierarchy -top sat_eqx_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_4_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_eqx_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_4_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_eqx_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_4_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_eqx_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_4_Y_WIDTH_6.v; hierarchy -top sat_eqx_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_4_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_eqx_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_4_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_eqx_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_4_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_eqx_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_4_Y_WIDTH_6.v; hierarchy -top sat_eqx_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_4_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_eqx_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_4_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_eqx_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_4_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_eqx_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_4_Y_WIDTH_6.v; hierarchy -top sat_eqx_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_4_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_eqx_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_4_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_eqx_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_4_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_eqx_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4.v; hierarchy -top sat_eqx_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_eqx_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_eqx_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_eqx_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4.v; hierarchy -top sat_eqx_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_eqx_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_eqx_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_eqx_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4.v; hierarchy -top sat_eqx_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_eqx_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_eqx_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_eqx_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4.v; hierarchy -top sat_eqx_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_eqx_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_eqx_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_eqx_A_SIGNED_0_B_SIGNED_0_A_WIDTH_4_B_WIDTH_3_Y_WIDTH_6.v; hierarchy -top sat_eqx_A_SIGNED_0_B_SIGNED_0_A_WIDTH_4_B_WIDTH_3_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_eqx_A_SIGNED_0_B_SIGNED_0_A_WIDTH_4_B_WIDTH_3_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_eqx_A_SIGNED_0_B_SIGNED_0_A_WIDTH_4_B_WIDTH_3_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_eqx_A_SIGNED_0_B_SIGNED_1_A_WIDTH_4_B_WIDTH_3_Y_WIDTH_6.v; hierarchy -top sat_eqx_A_SIGNED_0_B_SIGNED_1_A_WIDTH_4_B_WIDTH_3_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_eqx_A_SIGNED_0_B_SIGNED_1_A_WIDTH_4_B_WIDTH_3_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_eqx_A_SIGNED_0_B_SIGNED_1_A_WIDTH_4_B_WIDTH_3_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_eqx_A_SIGNED_1_B_SIGNED_0_A_WIDTH_4_B_WIDTH_3_Y_WIDTH_6.v; hierarchy -top sat_eqx_A_SIGNED_1_B_SIGNED_0_A_WIDTH_4_B_WIDTH_3_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_eqx_A_SIGNED_1_B_SIGNED_0_A_WIDTH_4_B_WIDTH_3_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_eqx_A_SIGNED_1_B_SIGNED_0_A_WIDTH_4_B_WIDTH_3_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_eqx_A_SIGNED_1_B_SIGNED_1_A_WIDTH_4_B_WIDTH_3_Y_WIDTH_6.v; hierarchy -top sat_eqx_A_SIGNED_1_B_SIGNED_1_A_WIDTH_4_B_WIDTH_3_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_eqx_A_SIGNED_1_B_SIGNED_1_A_WIDTH_4_B_WIDTH_3_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_eqx_A_SIGNED_1_B_SIGNED_1_A_WIDTH_4_B_WIDTH_3_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_eqx_A_SIGNED_0_B_SIGNED_0_A_WIDTH_4_B_WIDTH_6_Y_WIDTH_3.v; hierarchy -top sat_eqx_A_SIGNED_0_B_SIGNED_0_A_WIDTH_4_B_WIDTH_6_Y_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_eqx_A_SIGNED_0_B_SIGNED_0_A_WIDTH_4_B_WIDTH_6_Y_WIDTH_3' -q -q 2>/dev/null || echo sat_eqx_A_SIGNED_0_B_SIGNED_0_A_WIDTH_4_B_WIDTH_6_Y_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_eqx_A_SIGNED_0_B_SIGNED_1_A_WIDTH_4_B_WIDTH_6_Y_WIDTH_3.v; hierarchy -top sat_eqx_A_SIGNED_0_B_SIGNED_1_A_WIDTH_4_B_WIDTH_6_Y_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_eqx_A_SIGNED_0_B_SIGNED_1_A_WIDTH_4_B_WIDTH_6_Y_WIDTH_3' -q -q 2>/dev/null || echo sat_eqx_A_SIGNED_0_B_SIGNED_1_A_WIDTH_4_B_WIDTH_6_Y_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_eqx_A_SIGNED_1_B_SIGNED_0_A_WIDTH_4_B_WIDTH_6_Y_WIDTH_3.v; hierarchy -top sat_eqx_A_SIGNED_1_B_SIGNED_0_A_WIDTH_4_B_WIDTH_6_Y_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_eqx_A_SIGNED_1_B_SIGNED_0_A_WIDTH_4_B_WIDTH_6_Y_WIDTH_3' -q -q 2>/dev/null || echo sat_eqx_A_SIGNED_1_B_SIGNED_0_A_WIDTH_4_B_WIDTH_6_Y_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_eqx_A_SIGNED_1_B_SIGNED_1_A_WIDTH_4_B_WIDTH_6_Y_WIDTH_3.v; hierarchy -top sat_eqx_A_SIGNED_1_B_SIGNED_1_A_WIDTH_4_B_WIDTH_6_Y_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_eqx_A_SIGNED_1_B_SIGNED_1_A_WIDTH_4_B_WIDTH_6_Y_WIDTH_3' -q -q 2>/dev/null || echo sat_eqx_A_SIGNED_1_B_SIGNED_1_A_WIDTH_4_B_WIDTH_6_Y_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_eqx_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_4.v; hierarchy -top sat_eqx_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_eqx_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_eqx_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_eqx_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_4.v; hierarchy -top sat_eqx_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_eqx_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_eqx_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_eqx_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_4.v; hierarchy -top sat_eqx_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_eqx_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_eqx_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_eqx_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_4.v; hierarchy -top sat_eqx_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_eqx_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_eqx_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_eqx_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_3.v; hierarchy -top sat_eqx_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_eqx_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_3' -q -q 2>/dev/null || echo sat_eqx_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_eqx_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_3.v; hierarchy -top sat_eqx_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_eqx_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_3' -q -q 2>/dev/null || echo sat_eqx_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_eqx_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_3.v; hierarchy -top sat_eqx_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_eqx_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_3' -q -q 2>/dev/null || echo sat_eqx_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_eqx_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_3.v; hierarchy -top sat_eqx_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_eqx_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_3' -q -q 2>/dev/null || echo sat_eqx_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_eqx_A_SIGNED_0_B_SIGNED_0_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_1.v; hierarchy -top sat_eqx_A_SIGNED_0_B_SIGNED_0_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_eqx_A_SIGNED_0_B_SIGNED_0_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_eqx_A_SIGNED_0_B_SIGNED_0_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_eqx_A_SIGNED_0_B_SIGNED_1_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_1.v; hierarchy -top sat_eqx_A_SIGNED_0_B_SIGNED_1_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_eqx_A_SIGNED_0_B_SIGNED_1_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_eqx_A_SIGNED_0_B_SIGNED_1_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_eqx_A_SIGNED_1_B_SIGNED_0_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_1.v; hierarchy -top sat_eqx_A_SIGNED_1_B_SIGNED_0_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_eqx_A_SIGNED_1_B_SIGNED_0_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_eqx_A_SIGNED_1_B_SIGNED_0_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_eqx_A_SIGNED_1_B_SIGNED_1_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_1.v; hierarchy -top sat_eqx_A_SIGNED_1_B_SIGNED_1_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_eqx_A_SIGNED_1_B_SIGNED_1_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_eqx_A_SIGNED_1_B_SIGNED_1_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_eqx_A_SIGNED_0_B_SIGNED_0_A_WIDTH_8_B_WIDTH_6_Y_WIDTH_1.v; hierarchy -top sat_eqx_A_SIGNED_0_B_SIGNED_0_A_WIDTH_8_B_WIDTH_6_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_eqx_A_SIGNED_0_B_SIGNED_0_A_WIDTH_8_B_WIDTH_6_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_eqx_A_SIGNED_0_B_SIGNED_0_A_WIDTH_8_B_WIDTH_6_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_eqx_A_SIGNED_0_B_SIGNED_1_A_WIDTH_8_B_WIDTH_6_Y_WIDTH_1.v; hierarchy -top sat_eqx_A_SIGNED_0_B_SIGNED_1_A_WIDTH_8_B_WIDTH_6_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_eqx_A_SIGNED_0_B_SIGNED_1_A_WIDTH_8_B_WIDTH_6_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_eqx_A_SIGNED_0_B_SIGNED_1_A_WIDTH_8_B_WIDTH_6_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_eqx_A_SIGNED_1_B_SIGNED_0_A_WIDTH_8_B_WIDTH_6_Y_WIDTH_1.v; hierarchy -top sat_eqx_A_SIGNED_1_B_SIGNED_0_A_WIDTH_8_B_WIDTH_6_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_eqx_A_SIGNED_1_B_SIGNED_0_A_WIDTH_8_B_WIDTH_6_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_eqx_A_SIGNED_1_B_SIGNED_0_A_WIDTH_8_B_WIDTH_6_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_eqx_A_SIGNED_1_B_SIGNED_1_A_WIDTH_8_B_WIDTH_6_Y_WIDTH_1.v; hierarchy -top sat_eqx_A_SIGNED_1_B_SIGNED_1_A_WIDTH_8_B_WIDTH_6_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_eqx_A_SIGNED_1_B_SIGNED_1_A_WIDTH_8_B_WIDTH_6_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_eqx_A_SIGNED_1_B_SIGNED_1_A_WIDTH_8_B_WIDTH_6_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_eqx_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1.v; hierarchy -top sat_eqx_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_eqx_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_eqx_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_eqx_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1.v; hierarchy -top sat_eqx_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_eqx_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_eqx_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_eqx_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1.v; hierarchy -top sat_eqx_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_eqx_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_eqx_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_eqx_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1.v; hierarchy -top sat_eqx_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_eqx_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_eqx_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_eqx_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_4_Y_WIDTH_6.v; hierarchy -top sat_eqx_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_4_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_eqx_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_4_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_eqx_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_4_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_eqx_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_4_Y_WIDTH_6.v; hierarchy -top sat_eqx_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_4_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_eqx_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_4_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_eqx_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_4_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_eqx_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_4_Y_WIDTH_6.v; hierarchy -top sat_eqx_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_4_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_eqx_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_4_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_eqx_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_4_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_eqx_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_4_Y_WIDTH_6.v; hierarchy -top sat_eqx_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_4_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_eqx_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_4_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_eqx_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_4_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_eqx_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_4.v; hierarchy -top sat_eqx_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_eqx_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_eqx_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_eqx_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_4.v; hierarchy -top sat_eqx_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_eqx_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_eqx_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_eqx_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_4.v; hierarchy -top sat_eqx_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_eqx_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_eqx_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_eqx_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_4.v; hierarchy -top sat_eqx_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_eqx_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_eqx_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_eqx_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_8_Y_WIDTH_4.v; hierarchy -top sat_eqx_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_8_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_eqx_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_8_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_eqx_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_8_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_eqx_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_8_Y_WIDTH_4.v; hierarchy -top sat_eqx_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_8_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_eqx_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_8_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_eqx_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_8_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_eqx_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_8_Y_WIDTH_4.v; hierarchy -top sat_eqx_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_8_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_eqx_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_8_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_eqx_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_8_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_eqx_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_8_Y_WIDTH_4.v; hierarchy -top sat_eqx_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_8_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_eqx_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_8_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_eqx_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_8_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_eqx_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_7.v; hierarchy -top sat_eqx_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_eqx_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_eqx_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_eqx_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_7.v; hierarchy -top sat_eqx_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_eqx_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_eqx_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_eqx_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_7.v; hierarchy -top sat_eqx_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_eqx_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_eqx_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_eqx_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_7.v; hierarchy -top sat_eqx_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_eqx_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_eqx_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_eqx_A_SIGNED_0_B_SIGNED_0_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_6.v; hierarchy -top sat_eqx_A_SIGNED_0_B_SIGNED_0_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_eqx_A_SIGNED_0_B_SIGNED_0_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_eqx_A_SIGNED_0_B_SIGNED_0_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_eqx_A_SIGNED_0_B_SIGNED_1_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_6.v; hierarchy -top sat_eqx_A_SIGNED_0_B_SIGNED_1_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_eqx_A_SIGNED_0_B_SIGNED_1_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_eqx_A_SIGNED_0_B_SIGNED_1_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_eqx_A_SIGNED_1_B_SIGNED_0_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_6.v; hierarchy -top sat_eqx_A_SIGNED_1_B_SIGNED_0_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_eqx_A_SIGNED_1_B_SIGNED_0_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_eqx_A_SIGNED_1_B_SIGNED_0_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_eqx_A_SIGNED_1_B_SIGNED_1_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_6.v; hierarchy -top sat_eqx_A_SIGNED_1_B_SIGNED_1_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_eqx_A_SIGNED_1_B_SIGNED_1_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_eqx_A_SIGNED_1_B_SIGNED_1_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_eqx_A_SIGNED_0_B_SIGNED_0_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_2.v; hierarchy -top sat_eqx_A_SIGNED_0_B_SIGNED_0_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_eqx_A_SIGNED_0_B_SIGNED_0_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_eqx_A_SIGNED_0_B_SIGNED_0_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_eqx_A_SIGNED_0_B_SIGNED_1_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_2.v; hierarchy -top sat_eqx_A_SIGNED_0_B_SIGNED_1_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_eqx_A_SIGNED_0_B_SIGNED_1_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_eqx_A_SIGNED_0_B_SIGNED_1_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_eqx_A_SIGNED_1_B_SIGNED_0_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_2.v; hierarchy -top sat_eqx_A_SIGNED_1_B_SIGNED_0_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_eqx_A_SIGNED_1_B_SIGNED_0_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_eqx_A_SIGNED_1_B_SIGNED_0_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_eqx_A_SIGNED_1_B_SIGNED_1_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_2.v; hierarchy -top sat_eqx_A_SIGNED_1_B_SIGNED_1_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_eqx_A_SIGNED_1_B_SIGNED_1_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_eqx_A_SIGNED_1_B_SIGNED_1_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_eqx_A_SIGNED_0_B_SIGNED_0_A_WIDTH_9_B_WIDTH_8_Y_WIDTH_2.v; hierarchy -top sat_eqx_A_SIGNED_0_B_SIGNED_0_A_WIDTH_9_B_WIDTH_8_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_eqx_A_SIGNED_0_B_SIGNED_0_A_WIDTH_9_B_WIDTH_8_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_eqx_A_SIGNED_0_B_SIGNED_0_A_WIDTH_9_B_WIDTH_8_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_eqx_A_SIGNED_0_B_SIGNED_1_A_WIDTH_9_B_WIDTH_8_Y_WIDTH_2.v; hierarchy -top sat_eqx_A_SIGNED_0_B_SIGNED_1_A_WIDTH_9_B_WIDTH_8_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_eqx_A_SIGNED_0_B_SIGNED_1_A_WIDTH_9_B_WIDTH_8_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_eqx_A_SIGNED_0_B_SIGNED_1_A_WIDTH_9_B_WIDTH_8_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_eqx_A_SIGNED_1_B_SIGNED_0_A_WIDTH_9_B_WIDTH_8_Y_WIDTH_2.v; hierarchy -top sat_eqx_A_SIGNED_1_B_SIGNED_0_A_WIDTH_9_B_WIDTH_8_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_eqx_A_SIGNED_1_B_SIGNED_0_A_WIDTH_9_B_WIDTH_8_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_eqx_A_SIGNED_1_B_SIGNED_0_A_WIDTH_9_B_WIDTH_8_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_eqx_A_SIGNED_1_B_SIGNED_1_A_WIDTH_9_B_WIDTH_8_Y_WIDTH_2.v; hierarchy -top sat_eqx_A_SIGNED_1_B_SIGNED_1_A_WIDTH_9_B_WIDTH_8_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_eqx_A_SIGNED_1_B_SIGNED_1_A_WIDTH_9_B_WIDTH_8_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_eqx_A_SIGNED_1_B_SIGNED_1_A_WIDTH_9_B_WIDTH_8_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_eqx_A_SIGNED_0_B_SIGNED_0_A_WIDTH_10_B_WIDTH_1_Y_WIDTH_8.v; hierarchy -top sat_eqx_A_SIGNED_0_B_SIGNED_0_A_WIDTH_10_B_WIDTH_1_Y_WIDTH_8; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_eqx_A_SIGNED_0_B_SIGNED_0_A_WIDTH_10_B_WIDTH_1_Y_WIDTH_8' -q -q 2>/dev/null || echo sat_eqx_A_SIGNED_0_B_SIGNED_0_A_WIDTH_10_B_WIDTH_1_Y_WIDTH_8 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_eqx_A_SIGNED_0_B_SIGNED_1_A_WIDTH_10_B_WIDTH_1_Y_WIDTH_8.v; hierarchy -top sat_eqx_A_SIGNED_0_B_SIGNED_1_A_WIDTH_10_B_WIDTH_1_Y_WIDTH_8; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_eqx_A_SIGNED_0_B_SIGNED_1_A_WIDTH_10_B_WIDTH_1_Y_WIDTH_8' -q -q 2>/dev/null || echo sat_eqx_A_SIGNED_0_B_SIGNED_1_A_WIDTH_10_B_WIDTH_1_Y_WIDTH_8 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_eqx_A_SIGNED_1_B_SIGNED_0_A_WIDTH_10_B_WIDTH_1_Y_WIDTH_8.v; hierarchy -top sat_eqx_A_SIGNED_1_B_SIGNED_0_A_WIDTH_10_B_WIDTH_1_Y_WIDTH_8; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_eqx_A_SIGNED_1_B_SIGNED_0_A_WIDTH_10_B_WIDTH_1_Y_WIDTH_8' -q -q 2>/dev/null || echo sat_eqx_A_SIGNED_1_B_SIGNED_0_A_WIDTH_10_B_WIDTH_1_Y_WIDTH_8 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_eqx_A_SIGNED_1_B_SIGNED_1_A_WIDTH_10_B_WIDTH_1_Y_WIDTH_8.v; hierarchy -top sat_eqx_A_SIGNED_1_B_SIGNED_1_A_WIDTH_10_B_WIDTH_1_Y_WIDTH_8; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_eqx_A_SIGNED_1_B_SIGNED_1_A_WIDTH_10_B_WIDTH_1_Y_WIDTH_8' -q -q 2>/dev/null || echo sat_eqx_A_SIGNED_1_B_SIGNED_1_A_WIDTH_10_B_WIDTH_1_Y_WIDTH_8 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_eqx_A_SIGNED_0_B_SIGNED_0_A_WIDTH_7_B_WIDTH_2_Y_WIDTH_3.v; hierarchy -top sat_eqx_A_SIGNED_0_B_SIGNED_0_A_WIDTH_7_B_WIDTH_2_Y_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_eqx_A_SIGNED_0_B_SIGNED_0_A_WIDTH_7_B_WIDTH_2_Y_WIDTH_3' -q -q 2>/dev/null || echo sat_eqx_A_SIGNED_0_B_SIGNED_0_A_WIDTH_7_B_WIDTH_2_Y_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_eqx_A_SIGNED_0_B_SIGNED_1_A_WIDTH_7_B_WIDTH_2_Y_WIDTH_3.v; hierarchy -top sat_eqx_A_SIGNED_0_B_SIGNED_1_A_WIDTH_7_B_WIDTH_2_Y_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_eqx_A_SIGNED_0_B_SIGNED_1_A_WIDTH_7_B_WIDTH_2_Y_WIDTH_3' -q -q 2>/dev/null || echo sat_eqx_A_SIGNED_0_B_SIGNED_1_A_WIDTH_7_B_WIDTH_2_Y_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_eqx_A_SIGNED_1_B_SIGNED_0_A_WIDTH_7_B_WIDTH_2_Y_WIDTH_3.v; hierarchy -top sat_eqx_A_SIGNED_1_B_SIGNED_0_A_WIDTH_7_B_WIDTH_2_Y_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_eqx_A_SIGNED_1_B_SIGNED_0_A_WIDTH_7_B_WIDTH_2_Y_WIDTH_3' -q -q 2>/dev/null || echo sat_eqx_A_SIGNED_1_B_SIGNED_0_A_WIDTH_7_B_WIDTH_2_Y_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_eqx_A_SIGNED_1_B_SIGNED_1_A_WIDTH_7_B_WIDTH_2_Y_WIDTH_3.v; hierarchy -top sat_eqx_A_SIGNED_1_B_SIGNED_1_A_WIDTH_7_B_WIDTH_2_Y_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_eqx_A_SIGNED_1_B_SIGNED_1_A_WIDTH_7_B_WIDTH_2_Y_WIDTH_3' -q -q 2>/dev/null || echo sat_eqx_A_SIGNED_1_B_SIGNED_1_A_WIDTH_7_B_WIDTH_2_Y_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_eqx_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_1_Y_WIDTH_6.v; hierarchy -top sat_eqx_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_1_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_eqx_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_1_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_eqx_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_1_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_eqx_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_1_Y_WIDTH_6.v; hierarchy -top sat_eqx_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_1_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_eqx_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_1_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_eqx_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_1_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_eqx_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_1_Y_WIDTH_6.v; hierarchy -top sat_eqx_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_1_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_eqx_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_1_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_eqx_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_1_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_eqx_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_1_Y_WIDTH_6.v; hierarchy -top sat_eqx_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_1_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_eqx_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_1_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_eqx_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_1_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_eqx_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_1.v; hierarchy -top sat_eqx_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_eqx_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_eqx_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_eqx_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_1.v; hierarchy -top sat_eqx_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_eqx_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_eqx_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_eqx_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_1.v; hierarchy -top sat_eqx_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_eqx_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_eqx_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_eqx_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_1.v; hierarchy -top sat_eqx_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_eqx_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_eqx_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_eqx_A_SIGNED_0_B_SIGNED_0_A_WIDTH_1_B_WIDTH_9_Y_WIDTH_5.v; hierarchy -top sat_eqx_A_SIGNED_0_B_SIGNED_0_A_WIDTH_1_B_WIDTH_9_Y_WIDTH_5; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_eqx_A_SIGNED_0_B_SIGNED_0_A_WIDTH_1_B_WIDTH_9_Y_WIDTH_5' -q -q 2>/dev/null || echo sat_eqx_A_SIGNED_0_B_SIGNED_0_A_WIDTH_1_B_WIDTH_9_Y_WIDTH_5 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_eqx_A_SIGNED_0_B_SIGNED_1_A_WIDTH_1_B_WIDTH_9_Y_WIDTH_5.v; hierarchy -top sat_eqx_A_SIGNED_0_B_SIGNED_1_A_WIDTH_1_B_WIDTH_9_Y_WIDTH_5; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_eqx_A_SIGNED_0_B_SIGNED_1_A_WIDTH_1_B_WIDTH_9_Y_WIDTH_5' -q -q 2>/dev/null || echo sat_eqx_A_SIGNED_0_B_SIGNED_1_A_WIDTH_1_B_WIDTH_9_Y_WIDTH_5 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_eqx_A_SIGNED_1_B_SIGNED_0_A_WIDTH_1_B_WIDTH_9_Y_WIDTH_5.v; hierarchy -top sat_eqx_A_SIGNED_1_B_SIGNED_0_A_WIDTH_1_B_WIDTH_9_Y_WIDTH_5; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_eqx_A_SIGNED_1_B_SIGNED_0_A_WIDTH_1_B_WIDTH_9_Y_WIDTH_5' -q -q 2>/dev/null || echo sat_eqx_A_SIGNED_1_B_SIGNED_0_A_WIDTH_1_B_WIDTH_9_Y_WIDTH_5 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_eqx_A_SIGNED_1_B_SIGNED_1_A_WIDTH_1_B_WIDTH_9_Y_WIDTH_5.v; hierarchy -top sat_eqx_A_SIGNED_1_B_SIGNED_1_A_WIDTH_1_B_WIDTH_9_Y_WIDTH_5; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_eqx_A_SIGNED_1_B_SIGNED_1_A_WIDTH_1_B_WIDTH_9_Y_WIDTH_5' -q -q 2>/dev/null || echo sat_eqx_A_SIGNED_1_B_SIGNED_1_A_WIDTH_1_B_WIDTH_9_Y_WIDTH_5 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_eqx_A_SIGNED_0_B_SIGNED_0_A_WIDTH_1_B_WIDTH_2_Y_WIDTH_7.v; hierarchy -top sat_eqx_A_SIGNED_0_B_SIGNED_0_A_WIDTH_1_B_WIDTH_2_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_eqx_A_SIGNED_0_B_SIGNED_0_A_WIDTH_1_B_WIDTH_2_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_eqx_A_SIGNED_0_B_SIGNED_0_A_WIDTH_1_B_WIDTH_2_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_eqx_A_SIGNED_0_B_SIGNED_1_A_WIDTH_1_B_WIDTH_2_Y_WIDTH_7.v; hierarchy -top sat_eqx_A_SIGNED_0_B_SIGNED_1_A_WIDTH_1_B_WIDTH_2_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_eqx_A_SIGNED_0_B_SIGNED_1_A_WIDTH_1_B_WIDTH_2_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_eqx_A_SIGNED_0_B_SIGNED_1_A_WIDTH_1_B_WIDTH_2_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_eqx_A_SIGNED_1_B_SIGNED_0_A_WIDTH_1_B_WIDTH_2_Y_WIDTH_7.v; hierarchy -top sat_eqx_A_SIGNED_1_B_SIGNED_0_A_WIDTH_1_B_WIDTH_2_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_eqx_A_SIGNED_1_B_SIGNED_0_A_WIDTH_1_B_WIDTH_2_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_eqx_A_SIGNED_1_B_SIGNED_0_A_WIDTH_1_B_WIDTH_2_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_eqx_A_SIGNED_1_B_SIGNED_1_A_WIDTH_1_B_WIDTH_2_Y_WIDTH_7.v; hierarchy -top sat_eqx_A_SIGNED_1_B_SIGNED_1_A_WIDTH_1_B_WIDTH_2_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_eqx_A_SIGNED_1_B_SIGNED_1_A_WIDTH_1_B_WIDTH_2_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_eqx_A_SIGNED_1_B_SIGNED_1_A_WIDTH_1_B_WIDTH_2_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_eqx_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4.v; hierarchy -top sat_eqx_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_eqx_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_eqx_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_eqx_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4.v; hierarchy -top sat_eqx_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_eqx_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_eqx_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_eqx_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4.v; hierarchy -top sat_eqx_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_eqx_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_eqx_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_eqx_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4.v; hierarchy -top sat_eqx_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_eqx_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_eqx_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_eqx_A_SIGNED_0_B_SIGNED_0_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_8.v; hierarchy -top sat_eqx_A_SIGNED_0_B_SIGNED_0_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_8; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_eqx_A_SIGNED_0_B_SIGNED_0_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_8' -q -q 2>/dev/null || echo sat_eqx_A_SIGNED_0_B_SIGNED_0_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_8 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_eqx_A_SIGNED_0_B_SIGNED_1_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_8.v; hierarchy -top sat_eqx_A_SIGNED_0_B_SIGNED_1_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_8; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_eqx_A_SIGNED_0_B_SIGNED_1_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_8' -q -q 2>/dev/null || echo sat_eqx_A_SIGNED_0_B_SIGNED_1_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_8 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_eqx_A_SIGNED_1_B_SIGNED_0_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_8.v; hierarchy -top sat_eqx_A_SIGNED_1_B_SIGNED_0_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_8; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_eqx_A_SIGNED_1_B_SIGNED_0_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_8' -q -q 2>/dev/null || echo sat_eqx_A_SIGNED_1_B_SIGNED_0_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_8 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_eqx_A_SIGNED_1_B_SIGNED_1_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_8.v; hierarchy -top sat_eqx_A_SIGNED_1_B_SIGNED_1_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_8; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_eqx_A_SIGNED_1_B_SIGNED_1_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_8' -q -q 2>/dev/null || echo sat_eqx_A_SIGNED_1_B_SIGNED_1_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_8 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_eqx_A_SIGNED_0_B_SIGNED_0_A_WIDTH_5_B_WIDTH_1_Y_WIDTH_5.v; hierarchy -top sat_eqx_A_SIGNED_0_B_SIGNED_0_A_WIDTH_5_B_WIDTH_1_Y_WIDTH_5; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_eqx_A_SIGNED_0_B_SIGNED_0_A_WIDTH_5_B_WIDTH_1_Y_WIDTH_5' -q -q 2>/dev/null || echo sat_eqx_A_SIGNED_0_B_SIGNED_0_A_WIDTH_5_B_WIDTH_1_Y_WIDTH_5 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_eqx_A_SIGNED_0_B_SIGNED_1_A_WIDTH_5_B_WIDTH_1_Y_WIDTH_5.v; hierarchy -top sat_eqx_A_SIGNED_0_B_SIGNED_1_A_WIDTH_5_B_WIDTH_1_Y_WIDTH_5; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_eqx_A_SIGNED_0_B_SIGNED_1_A_WIDTH_5_B_WIDTH_1_Y_WIDTH_5' -q -q 2>/dev/null || echo sat_eqx_A_SIGNED_0_B_SIGNED_1_A_WIDTH_5_B_WIDTH_1_Y_WIDTH_5 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_eqx_A_SIGNED_1_B_SIGNED_0_A_WIDTH_5_B_WIDTH_1_Y_WIDTH_5.v; hierarchy -top sat_eqx_A_SIGNED_1_B_SIGNED_0_A_WIDTH_5_B_WIDTH_1_Y_WIDTH_5; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_eqx_A_SIGNED_1_B_SIGNED_0_A_WIDTH_5_B_WIDTH_1_Y_WIDTH_5' -q -q 2>/dev/null || echo sat_eqx_A_SIGNED_1_B_SIGNED_0_A_WIDTH_5_B_WIDTH_1_Y_WIDTH_5 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_eqx_A_SIGNED_1_B_SIGNED_1_A_WIDTH_5_B_WIDTH_1_Y_WIDTH_5.v; hierarchy -top sat_eqx_A_SIGNED_1_B_SIGNED_1_A_WIDTH_5_B_WIDTH_1_Y_WIDTH_5; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_eqx_A_SIGNED_1_B_SIGNED_1_A_WIDTH_5_B_WIDTH_1_Y_WIDTH_5' -q -q 2>/dev/null || echo sat_eqx_A_SIGNED_1_B_SIGNED_1_A_WIDTH_5_B_WIDTH_1_Y_WIDTH_5 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_eqx_A_SIGNED_0_B_SIGNED_0_A_WIDTH_7_B_WIDTH_1_Y_WIDTH_5.v; hierarchy -top sat_eqx_A_SIGNED_0_B_SIGNED_0_A_WIDTH_7_B_WIDTH_1_Y_WIDTH_5; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_eqx_A_SIGNED_0_B_SIGNED_0_A_WIDTH_7_B_WIDTH_1_Y_WIDTH_5' -q -q 2>/dev/null || echo sat_eqx_A_SIGNED_0_B_SIGNED_0_A_WIDTH_7_B_WIDTH_1_Y_WIDTH_5 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_eqx_A_SIGNED_0_B_SIGNED_1_A_WIDTH_7_B_WIDTH_1_Y_WIDTH_5.v; hierarchy -top sat_eqx_A_SIGNED_0_B_SIGNED_1_A_WIDTH_7_B_WIDTH_1_Y_WIDTH_5; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_eqx_A_SIGNED_0_B_SIGNED_1_A_WIDTH_7_B_WIDTH_1_Y_WIDTH_5' -q -q 2>/dev/null || echo sat_eqx_A_SIGNED_0_B_SIGNED_1_A_WIDTH_7_B_WIDTH_1_Y_WIDTH_5 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_eqx_A_SIGNED_1_B_SIGNED_0_A_WIDTH_7_B_WIDTH_1_Y_WIDTH_5.v; hierarchy -top sat_eqx_A_SIGNED_1_B_SIGNED_0_A_WIDTH_7_B_WIDTH_1_Y_WIDTH_5; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_eqx_A_SIGNED_1_B_SIGNED_0_A_WIDTH_7_B_WIDTH_1_Y_WIDTH_5' -q -q 2>/dev/null || echo sat_eqx_A_SIGNED_1_B_SIGNED_0_A_WIDTH_7_B_WIDTH_1_Y_WIDTH_5 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_eqx_A_SIGNED_1_B_SIGNED_1_A_WIDTH_7_B_WIDTH_1_Y_WIDTH_5.v; hierarchy -top sat_eqx_A_SIGNED_1_B_SIGNED_1_A_WIDTH_7_B_WIDTH_1_Y_WIDTH_5; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_eqx_A_SIGNED_1_B_SIGNED_1_A_WIDTH_7_B_WIDTH_1_Y_WIDTH_5' -q -q 2>/dev/null || echo sat_eqx_A_SIGNED_1_B_SIGNED_1_A_WIDTH_7_B_WIDTH_1_Y_WIDTH_5 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_eqx_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_2.v; hierarchy -top sat_eqx_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_eqx_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_eqx_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_eqx_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_2.v; hierarchy -top sat_eqx_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_eqx_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_eqx_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_eqx_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_2.v; hierarchy -top sat_eqx_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_eqx_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_eqx_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_eqx_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_2.v; hierarchy -top sat_eqx_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_eqx_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_eqx_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_eqx_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_5.v; hierarchy -top sat_eqx_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_5; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_eqx_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_5' -q -q 2>/dev/null || echo sat_eqx_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_5 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_eqx_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_5.v; hierarchy -top sat_eqx_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_5; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_eqx_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_5' -q -q 2>/dev/null || echo sat_eqx_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_5 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_eqx_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_5.v; hierarchy -top sat_eqx_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_5; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_eqx_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_5' -q -q 2>/dev/null || echo sat_eqx_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_5 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_eqx_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_5.v; hierarchy -top sat_eqx_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_5; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_eqx_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_5' -q -q 2>/dev/null || echo sat_eqx_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_5 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_eqx_A_SIGNED_0_B_SIGNED_0_A_WIDTH_9_B_WIDTH_5_Y_WIDTH_3.v; hierarchy -top sat_eqx_A_SIGNED_0_B_SIGNED_0_A_WIDTH_9_B_WIDTH_5_Y_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_eqx_A_SIGNED_0_B_SIGNED_0_A_WIDTH_9_B_WIDTH_5_Y_WIDTH_3' -q -q 2>/dev/null || echo sat_eqx_A_SIGNED_0_B_SIGNED_0_A_WIDTH_9_B_WIDTH_5_Y_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_eqx_A_SIGNED_0_B_SIGNED_1_A_WIDTH_9_B_WIDTH_5_Y_WIDTH_3.v; hierarchy -top sat_eqx_A_SIGNED_0_B_SIGNED_1_A_WIDTH_9_B_WIDTH_5_Y_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_eqx_A_SIGNED_0_B_SIGNED_1_A_WIDTH_9_B_WIDTH_5_Y_WIDTH_3' -q -q 2>/dev/null || echo sat_eqx_A_SIGNED_0_B_SIGNED_1_A_WIDTH_9_B_WIDTH_5_Y_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_eqx_A_SIGNED_1_B_SIGNED_0_A_WIDTH_9_B_WIDTH_5_Y_WIDTH_3.v; hierarchy -top sat_eqx_A_SIGNED_1_B_SIGNED_0_A_WIDTH_9_B_WIDTH_5_Y_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_eqx_A_SIGNED_1_B_SIGNED_0_A_WIDTH_9_B_WIDTH_5_Y_WIDTH_3' -q -q 2>/dev/null || echo sat_eqx_A_SIGNED_1_B_SIGNED_0_A_WIDTH_9_B_WIDTH_5_Y_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_eqx_A_SIGNED_1_B_SIGNED_1_A_WIDTH_9_B_WIDTH_5_Y_WIDTH_3.v; hierarchy -top sat_eqx_A_SIGNED_1_B_SIGNED_1_A_WIDTH_9_B_WIDTH_5_Y_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_eqx_A_SIGNED_1_B_SIGNED_1_A_WIDTH_9_B_WIDTH_5_Y_WIDTH_3' -q -q 2>/dev/null || echo sat_eqx_A_SIGNED_1_B_SIGNED_1_A_WIDTH_9_B_WIDTH_5_Y_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_eqx_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_10.v; hierarchy -top sat_eqx_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_10; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_eqx_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_10' -q -q 2>/dev/null || echo sat_eqx_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_10 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_eqx_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_10.v; hierarchy -top sat_eqx_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_10; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_eqx_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_10' -q -q 2>/dev/null || echo sat_eqx_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_10 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_eqx_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_10.v; hierarchy -top sat_eqx_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_10; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_eqx_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_10' -q -q 2>/dev/null || echo sat_eqx_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_10 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_eqx_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_10.v; hierarchy -top sat_eqx_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_10; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_eqx_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_10' -q -q 2>/dev/null || echo sat_eqx_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_10 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_eqx_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1.v; hierarchy -top sat_eqx_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_eqx_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_eqx_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_eqx_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1.v; hierarchy -top sat_eqx_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_eqx_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_eqx_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_eqx_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1.v; hierarchy -top sat_eqx_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_eqx_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_eqx_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_eqx_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1.v; hierarchy -top sat_eqx_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_eqx_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_eqx_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_eqx_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_2.v; hierarchy -top sat_eqx_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_eqx_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_eqx_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_eqx_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_2.v; hierarchy -top sat_eqx_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_eqx_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_eqx_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_eqx_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_2.v; hierarchy -top sat_eqx_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_eqx_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_eqx_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_eqx_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_2.v; hierarchy -top sat_eqx_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_eqx_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_eqx_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_eqx_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_5_Y_WIDTH_2.v; hierarchy -top sat_eqx_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_5_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_eqx_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_5_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_eqx_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_5_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_eqx_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_5_Y_WIDTH_2.v; hierarchy -top sat_eqx_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_5_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_eqx_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_5_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_eqx_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_5_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_eqx_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_5_Y_WIDTH_2.v; hierarchy -top sat_eqx_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_5_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_eqx_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_5_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_eqx_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_5_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_eqx_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_5_Y_WIDTH_2.v; hierarchy -top sat_eqx_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_5_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_eqx_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_5_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_eqx_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_5_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_eqx_A_SIGNED_0_B_SIGNED_0_A_WIDTH_1_B_WIDTH_5_Y_WIDTH_3.v; hierarchy -top sat_eqx_A_SIGNED_0_B_SIGNED_0_A_WIDTH_1_B_WIDTH_5_Y_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_eqx_A_SIGNED_0_B_SIGNED_0_A_WIDTH_1_B_WIDTH_5_Y_WIDTH_3' -q -q 2>/dev/null || echo sat_eqx_A_SIGNED_0_B_SIGNED_0_A_WIDTH_1_B_WIDTH_5_Y_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_eqx_A_SIGNED_0_B_SIGNED_1_A_WIDTH_1_B_WIDTH_5_Y_WIDTH_3.v; hierarchy -top sat_eqx_A_SIGNED_0_B_SIGNED_1_A_WIDTH_1_B_WIDTH_5_Y_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_eqx_A_SIGNED_0_B_SIGNED_1_A_WIDTH_1_B_WIDTH_5_Y_WIDTH_3' -q -q 2>/dev/null || echo sat_eqx_A_SIGNED_0_B_SIGNED_1_A_WIDTH_1_B_WIDTH_5_Y_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_eqx_A_SIGNED_1_B_SIGNED_0_A_WIDTH_1_B_WIDTH_5_Y_WIDTH_3.v; hierarchy -top sat_eqx_A_SIGNED_1_B_SIGNED_0_A_WIDTH_1_B_WIDTH_5_Y_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_eqx_A_SIGNED_1_B_SIGNED_0_A_WIDTH_1_B_WIDTH_5_Y_WIDTH_3' -q -q 2>/dev/null || echo sat_eqx_A_SIGNED_1_B_SIGNED_0_A_WIDTH_1_B_WIDTH_5_Y_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_eqx_A_SIGNED_1_B_SIGNED_1_A_WIDTH_1_B_WIDTH_5_Y_WIDTH_3.v; hierarchy -top sat_eqx_A_SIGNED_1_B_SIGNED_1_A_WIDTH_1_B_WIDTH_5_Y_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_eqx_A_SIGNED_1_B_SIGNED_1_A_WIDTH_1_B_WIDTH_5_Y_WIDTH_3' -q -q 2>/dev/null || echo sat_eqx_A_SIGNED_1_B_SIGNED_1_A_WIDTH_1_B_WIDTH_5_Y_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_eqx_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_8_Y_WIDTH_9.v; hierarchy -top sat_eqx_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_8_Y_WIDTH_9; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_eqx_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_8_Y_WIDTH_9' -q -q 2>/dev/null || echo sat_eqx_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_8_Y_WIDTH_9 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_eqx_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_8_Y_WIDTH_9.v; hierarchy -top sat_eqx_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_8_Y_WIDTH_9; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_eqx_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_8_Y_WIDTH_9' -q -q 2>/dev/null || echo sat_eqx_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_8_Y_WIDTH_9 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_eqx_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_8_Y_WIDTH_9.v; hierarchy -top sat_eqx_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_8_Y_WIDTH_9; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_eqx_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_8_Y_WIDTH_9' -q -q 2>/dev/null || echo sat_eqx_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_8_Y_WIDTH_9 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_eqx_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_8_Y_WIDTH_9.v; hierarchy -top sat_eqx_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_8_Y_WIDTH_9; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_eqx_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_8_Y_WIDTH_9' -q -q 2>/dev/null || echo sat_eqx_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_8_Y_WIDTH_9 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_eqx_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_7_Y_WIDTH_2.v; hierarchy -top sat_eqx_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_7_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_eqx_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_7_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_eqx_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_7_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_eqx_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_7_Y_WIDTH_2.v; hierarchy -top sat_eqx_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_7_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_eqx_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_7_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_eqx_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_7_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_eqx_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_7_Y_WIDTH_2.v; hierarchy -top sat_eqx_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_7_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_eqx_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_7_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_eqx_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_7_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_eqx_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_7_Y_WIDTH_2.v; hierarchy -top sat_eqx_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_7_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_eqx_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_7_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_eqx_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_7_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_eqx_A_SIGNED_0_B_SIGNED_0_A_WIDTH_10_B_WIDTH_2_Y_WIDTH_2.v; hierarchy -top sat_eqx_A_SIGNED_0_B_SIGNED_0_A_WIDTH_10_B_WIDTH_2_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_eqx_A_SIGNED_0_B_SIGNED_0_A_WIDTH_10_B_WIDTH_2_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_eqx_A_SIGNED_0_B_SIGNED_0_A_WIDTH_10_B_WIDTH_2_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_eqx_A_SIGNED_0_B_SIGNED_1_A_WIDTH_10_B_WIDTH_2_Y_WIDTH_2.v; hierarchy -top sat_eqx_A_SIGNED_0_B_SIGNED_1_A_WIDTH_10_B_WIDTH_2_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_eqx_A_SIGNED_0_B_SIGNED_1_A_WIDTH_10_B_WIDTH_2_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_eqx_A_SIGNED_0_B_SIGNED_1_A_WIDTH_10_B_WIDTH_2_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_eqx_A_SIGNED_1_B_SIGNED_0_A_WIDTH_10_B_WIDTH_2_Y_WIDTH_2.v; hierarchy -top sat_eqx_A_SIGNED_1_B_SIGNED_0_A_WIDTH_10_B_WIDTH_2_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_eqx_A_SIGNED_1_B_SIGNED_0_A_WIDTH_10_B_WIDTH_2_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_eqx_A_SIGNED_1_B_SIGNED_0_A_WIDTH_10_B_WIDTH_2_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_eqx_A_SIGNED_1_B_SIGNED_1_A_WIDTH_10_B_WIDTH_2_Y_WIDTH_2.v; hierarchy -top sat_eqx_A_SIGNED_1_B_SIGNED_1_A_WIDTH_10_B_WIDTH_2_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_eqx_A_SIGNED_1_B_SIGNED_1_A_WIDTH_10_B_WIDTH_2_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_eqx_A_SIGNED_1_B_SIGNED_1_A_WIDTH_10_B_WIDTH_2_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_eqx_A_SIGNED_0_B_SIGNED_0_A_WIDTH_1_B_WIDTH_6_Y_WIDTH_7.v; hierarchy -top sat_eqx_A_SIGNED_0_B_SIGNED_0_A_WIDTH_1_B_WIDTH_6_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_eqx_A_SIGNED_0_B_SIGNED_0_A_WIDTH_1_B_WIDTH_6_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_eqx_A_SIGNED_0_B_SIGNED_0_A_WIDTH_1_B_WIDTH_6_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_eqx_A_SIGNED_0_B_SIGNED_1_A_WIDTH_1_B_WIDTH_6_Y_WIDTH_7.v; hierarchy -top sat_eqx_A_SIGNED_0_B_SIGNED_1_A_WIDTH_1_B_WIDTH_6_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_eqx_A_SIGNED_0_B_SIGNED_1_A_WIDTH_1_B_WIDTH_6_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_eqx_A_SIGNED_0_B_SIGNED_1_A_WIDTH_1_B_WIDTH_6_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_eqx_A_SIGNED_1_B_SIGNED_0_A_WIDTH_1_B_WIDTH_6_Y_WIDTH_7.v; hierarchy -top sat_eqx_A_SIGNED_1_B_SIGNED_0_A_WIDTH_1_B_WIDTH_6_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_eqx_A_SIGNED_1_B_SIGNED_0_A_WIDTH_1_B_WIDTH_6_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_eqx_A_SIGNED_1_B_SIGNED_0_A_WIDTH_1_B_WIDTH_6_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_eqx_A_SIGNED_1_B_SIGNED_1_A_WIDTH_1_B_WIDTH_6_Y_WIDTH_7.v; hierarchy -top sat_eqx_A_SIGNED_1_B_SIGNED_1_A_WIDTH_1_B_WIDTH_6_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_eqx_A_SIGNED_1_B_SIGNED_1_A_WIDTH_1_B_WIDTH_6_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_eqx_A_SIGNED_1_B_SIGNED_1_A_WIDTH_1_B_WIDTH_6_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_eqx_A_SIGNED_0_B_SIGNED_0_A_WIDTH_8_B_WIDTH_10_Y_WIDTH_2.v; hierarchy -top sat_eqx_A_SIGNED_0_B_SIGNED_0_A_WIDTH_8_B_WIDTH_10_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_eqx_A_SIGNED_0_B_SIGNED_0_A_WIDTH_8_B_WIDTH_10_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_eqx_A_SIGNED_0_B_SIGNED_0_A_WIDTH_8_B_WIDTH_10_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_eqx_A_SIGNED_0_B_SIGNED_1_A_WIDTH_8_B_WIDTH_10_Y_WIDTH_2.v; hierarchy -top sat_eqx_A_SIGNED_0_B_SIGNED_1_A_WIDTH_8_B_WIDTH_10_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_eqx_A_SIGNED_0_B_SIGNED_1_A_WIDTH_8_B_WIDTH_10_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_eqx_A_SIGNED_0_B_SIGNED_1_A_WIDTH_8_B_WIDTH_10_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_eqx_A_SIGNED_1_B_SIGNED_0_A_WIDTH_8_B_WIDTH_10_Y_WIDTH_2.v; hierarchy -top sat_eqx_A_SIGNED_1_B_SIGNED_0_A_WIDTH_8_B_WIDTH_10_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_eqx_A_SIGNED_1_B_SIGNED_0_A_WIDTH_8_B_WIDTH_10_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_eqx_A_SIGNED_1_B_SIGNED_0_A_WIDTH_8_B_WIDTH_10_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_eqx_A_SIGNED_1_B_SIGNED_1_A_WIDTH_8_B_WIDTH_10_Y_WIDTH_2.v; hierarchy -top sat_eqx_A_SIGNED_1_B_SIGNED_1_A_WIDTH_8_B_WIDTH_10_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_eqx_A_SIGNED_1_B_SIGNED_1_A_WIDTH_8_B_WIDTH_10_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_eqx_A_SIGNED_1_B_SIGNED_1_A_WIDTH_8_B_WIDTH_10_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_eqx_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_9.v; hierarchy -top sat_eqx_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_9; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_eqx_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_9' -q -q 2>/dev/null || echo sat_eqx_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_9 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_eqx_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_9.v; hierarchy -top sat_eqx_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_9; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_eqx_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_9' -q -q 2>/dev/null || echo sat_eqx_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_9 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_eqx_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_9.v; hierarchy -top sat_eqx_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_9; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_eqx_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_9' -q -q 2>/dev/null || echo sat_eqx_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_9 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_eqx_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_9.v; hierarchy -top sat_eqx_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_9; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_eqx_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_9' -q -q 2>/dev/null || echo sat_eqx_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_9 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_eqx_A_SIGNED_0_B_SIGNED_0_A_WIDTH_8_B_WIDTH_2_Y_WIDTH_2.v; hierarchy -top sat_eqx_A_SIGNED_0_B_SIGNED_0_A_WIDTH_8_B_WIDTH_2_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_eqx_A_SIGNED_0_B_SIGNED_0_A_WIDTH_8_B_WIDTH_2_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_eqx_A_SIGNED_0_B_SIGNED_0_A_WIDTH_8_B_WIDTH_2_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_eqx_A_SIGNED_0_B_SIGNED_1_A_WIDTH_8_B_WIDTH_2_Y_WIDTH_2.v; hierarchy -top sat_eqx_A_SIGNED_0_B_SIGNED_1_A_WIDTH_8_B_WIDTH_2_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_eqx_A_SIGNED_0_B_SIGNED_1_A_WIDTH_8_B_WIDTH_2_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_eqx_A_SIGNED_0_B_SIGNED_1_A_WIDTH_8_B_WIDTH_2_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_eqx_A_SIGNED_1_B_SIGNED_0_A_WIDTH_8_B_WIDTH_2_Y_WIDTH_2.v; hierarchy -top sat_eqx_A_SIGNED_1_B_SIGNED_0_A_WIDTH_8_B_WIDTH_2_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_eqx_A_SIGNED_1_B_SIGNED_0_A_WIDTH_8_B_WIDTH_2_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_eqx_A_SIGNED_1_B_SIGNED_0_A_WIDTH_8_B_WIDTH_2_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_eqx_A_SIGNED_1_B_SIGNED_1_A_WIDTH_8_B_WIDTH_2_Y_WIDTH_2.v; hierarchy -top sat_eqx_A_SIGNED_1_B_SIGNED_1_A_WIDTH_8_B_WIDTH_2_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_eqx_A_SIGNED_1_B_SIGNED_1_A_WIDTH_8_B_WIDTH_2_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_eqx_A_SIGNED_1_B_SIGNED_1_A_WIDTH_8_B_WIDTH_2_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_eqx_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_6.v; hierarchy -top sat_eqx_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_eqx_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_eqx_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_eqx_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_6.v; hierarchy -top sat_eqx_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_eqx_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_eqx_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_eqx_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_6.v; hierarchy -top sat_eqx_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_eqx_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_eqx_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_eqx_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_6.v; hierarchy -top sat_eqx_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_eqx_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_eqx_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_eqx_A_SIGNED_0_B_SIGNED_0_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_1.v; hierarchy -top sat_eqx_A_SIGNED_0_B_SIGNED_0_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_eqx_A_SIGNED_0_B_SIGNED_0_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_eqx_A_SIGNED_0_B_SIGNED_0_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_eqx_A_SIGNED_0_B_SIGNED_1_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_1.v; hierarchy -top sat_eqx_A_SIGNED_0_B_SIGNED_1_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_eqx_A_SIGNED_0_B_SIGNED_1_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_eqx_A_SIGNED_0_B_SIGNED_1_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_eqx_A_SIGNED_1_B_SIGNED_0_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_1.v; hierarchy -top sat_eqx_A_SIGNED_1_B_SIGNED_0_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_eqx_A_SIGNED_1_B_SIGNED_0_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_eqx_A_SIGNED_1_B_SIGNED_0_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_eqx_A_SIGNED_1_B_SIGNED_1_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_1.v; hierarchy -top sat_eqx_A_SIGNED_1_B_SIGNED_1_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_eqx_A_SIGNED_1_B_SIGNED_1_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_eqx_A_SIGNED_1_B_SIGNED_1_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_eqx_A_SIGNED_0_B_SIGNED_0_A_WIDTH_10_B_WIDTH_6_Y_WIDTH_8.v; hierarchy -top sat_eqx_A_SIGNED_0_B_SIGNED_0_A_WIDTH_10_B_WIDTH_6_Y_WIDTH_8; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_eqx_A_SIGNED_0_B_SIGNED_0_A_WIDTH_10_B_WIDTH_6_Y_WIDTH_8' -q -q 2>/dev/null || echo sat_eqx_A_SIGNED_0_B_SIGNED_0_A_WIDTH_10_B_WIDTH_6_Y_WIDTH_8 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_eqx_A_SIGNED_0_B_SIGNED_1_A_WIDTH_10_B_WIDTH_6_Y_WIDTH_8.v; hierarchy -top sat_eqx_A_SIGNED_0_B_SIGNED_1_A_WIDTH_10_B_WIDTH_6_Y_WIDTH_8; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_eqx_A_SIGNED_0_B_SIGNED_1_A_WIDTH_10_B_WIDTH_6_Y_WIDTH_8' -q -q 2>/dev/null || echo sat_eqx_A_SIGNED_0_B_SIGNED_1_A_WIDTH_10_B_WIDTH_6_Y_WIDTH_8 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_eqx_A_SIGNED_1_B_SIGNED_0_A_WIDTH_10_B_WIDTH_6_Y_WIDTH_8.v; hierarchy -top sat_eqx_A_SIGNED_1_B_SIGNED_0_A_WIDTH_10_B_WIDTH_6_Y_WIDTH_8; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_eqx_A_SIGNED_1_B_SIGNED_0_A_WIDTH_10_B_WIDTH_6_Y_WIDTH_8' -q -q 2>/dev/null || echo sat_eqx_A_SIGNED_1_B_SIGNED_0_A_WIDTH_10_B_WIDTH_6_Y_WIDTH_8 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_eqx_A_SIGNED_1_B_SIGNED_1_A_WIDTH_10_B_WIDTH_6_Y_WIDTH_8.v; hierarchy -top sat_eqx_A_SIGNED_1_B_SIGNED_1_A_WIDTH_10_B_WIDTH_6_Y_WIDTH_8; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_eqx_A_SIGNED_1_B_SIGNED_1_A_WIDTH_10_B_WIDTH_6_Y_WIDTH_8' -q -q 2>/dev/null || echo sat_eqx_A_SIGNED_1_B_SIGNED_1_A_WIDTH_10_B_WIDTH_6_Y_WIDTH_8 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_eqx_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_3.v; hierarchy -top sat_eqx_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_eqx_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_3' -q -q 2>/dev/null || echo sat_eqx_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_eqx_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_3.v; hierarchy -top sat_eqx_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_eqx_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_3' -q -q 2>/dev/null || echo sat_eqx_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_eqx_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_3.v; hierarchy -top sat_eqx_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_eqx_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_3' -q -q 2>/dev/null || echo sat_eqx_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_eqx_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_3.v; hierarchy -top sat_eqx_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_eqx_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_3' -q -q 2>/dev/null || echo sat_eqx_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_eqx_A_SIGNED_0_B_SIGNED_0_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_5.v; hierarchy -top sat_eqx_A_SIGNED_0_B_SIGNED_0_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_5; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_eqx_A_SIGNED_0_B_SIGNED_0_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_5' -q -q 2>/dev/null || echo sat_eqx_A_SIGNED_0_B_SIGNED_0_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_5 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_eqx_A_SIGNED_0_B_SIGNED_1_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_5.v; hierarchy -top sat_eqx_A_SIGNED_0_B_SIGNED_1_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_5; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_eqx_A_SIGNED_0_B_SIGNED_1_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_5' -q -q 2>/dev/null || echo sat_eqx_A_SIGNED_0_B_SIGNED_1_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_5 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_eqx_A_SIGNED_1_B_SIGNED_0_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_5.v; hierarchy -top sat_eqx_A_SIGNED_1_B_SIGNED_0_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_5; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_eqx_A_SIGNED_1_B_SIGNED_0_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_5' -q -q 2>/dev/null || echo sat_eqx_A_SIGNED_1_B_SIGNED_0_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_5 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_eqx_A_SIGNED_1_B_SIGNED_1_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_5.v; hierarchy -top sat_eqx_A_SIGNED_1_B_SIGNED_1_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_5; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_eqx_A_SIGNED_1_B_SIGNED_1_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_5' -q -q 2>/dev/null || echo sat_eqx_A_SIGNED_1_B_SIGNED_1_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_5 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_eqx_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_7_Y_WIDTH_7.v; hierarchy -top sat_eqx_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_7_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_eqx_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_7_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_eqx_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_7_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_eqx_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_7_Y_WIDTH_7.v; hierarchy -top sat_eqx_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_7_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_eqx_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_7_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_eqx_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_7_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_eqx_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_7_Y_WIDTH_7.v; hierarchy -top sat_eqx_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_7_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_eqx_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_7_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_eqx_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_7_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_eqx_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_7_Y_WIDTH_7.v; hierarchy -top sat_eqx_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_7_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_eqx_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_7_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_eqx_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_7_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_eqx_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_1_Y_WIDTH_1.v; hierarchy -top sat_eqx_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_1_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_eqx_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_1_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_eqx_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_1_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_eqx_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_1_Y_WIDTH_1.v; hierarchy -top sat_eqx_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_1_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_eqx_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_1_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_eqx_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_1_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_eqx_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_1_Y_WIDTH_1.v; hierarchy -top sat_eqx_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_1_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_eqx_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_1_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_eqx_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_1_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_eqx_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_1_Y_WIDTH_1.v; hierarchy -top sat_eqx_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_1_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_eqx_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_1_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_eqx_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_1_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_eqx_A_SIGNED_0_B_SIGNED_0_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_7.v; hierarchy -top sat_eqx_A_SIGNED_0_B_SIGNED_0_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_eqx_A_SIGNED_0_B_SIGNED_0_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_eqx_A_SIGNED_0_B_SIGNED_0_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_eqx_A_SIGNED_0_B_SIGNED_1_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_7.v; hierarchy -top sat_eqx_A_SIGNED_0_B_SIGNED_1_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_eqx_A_SIGNED_0_B_SIGNED_1_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_eqx_A_SIGNED_0_B_SIGNED_1_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_eqx_A_SIGNED_1_B_SIGNED_0_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_7.v; hierarchy -top sat_eqx_A_SIGNED_1_B_SIGNED_0_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_eqx_A_SIGNED_1_B_SIGNED_0_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_eqx_A_SIGNED_1_B_SIGNED_0_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_eqx_A_SIGNED_1_B_SIGNED_1_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_7.v; hierarchy -top sat_eqx_A_SIGNED_1_B_SIGNED_1_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_eqx_A_SIGNED_1_B_SIGNED_1_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_eqx_A_SIGNED_1_B_SIGNED_1_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_eqx_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_7.v; hierarchy -top sat_eqx_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_eqx_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_eqx_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_eqx_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_7.v; hierarchy -top sat_eqx_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_eqx_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_eqx_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_eqx_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_7.v; hierarchy -top sat_eqx_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_eqx_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_eqx_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_eqx_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_7.v; hierarchy -top sat_eqx_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_eqx_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_eqx_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_eqx_A_SIGNED_0_B_SIGNED_0_A_WIDTH_8_B_WIDTH_9_Y_WIDTH_8.v; hierarchy -top sat_eqx_A_SIGNED_0_B_SIGNED_0_A_WIDTH_8_B_WIDTH_9_Y_WIDTH_8; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_eqx_A_SIGNED_0_B_SIGNED_0_A_WIDTH_8_B_WIDTH_9_Y_WIDTH_8' -q -q 2>/dev/null || echo sat_eqx_A_SIGNED_0_B_SIGNED_0_A_WIDTH_8_B_WIDTH_9_Y_WIDTH_8 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_eqx_A_SIGNED_0_B_SIGNED_1_A_WIDTH_8_B_WIDTH_9_Y_WIDTH_8.v; hierarchy -top sat_eqx_A_SIGNED_0_B_SIGNED_1_A_WIDTH_8_B_WIDTH_9_Y_WIDTH_8; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_eqx_A_SIGNED_0_B_SIGNED_1_A_WIDTH_8_B_WIDTH_9_Y_WIDTH_8' -q -q 2>/dev/null || echo sat_eqx_A_SIGNED_0_B_SIGNED_1_A_WIDTH_8_B_WIDTH_9_Y_WIDTH_8 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_eqx_A_SIGNED_1_B_SIGNED_0_A_WIDTH_8_B_WIDTH_9_Y_WIDTH_8.v; hierarchy -top sat_eqx_A_SIGNED_1_B_SIGNED_0_A_WIDTH_8_B_WIDTH_9_Y_WIDTH_8; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_eqx_A_SIGNED_1_B_SIGNED_0_A_WIDTH_8_B_WIDTH_9_Y_WIDTH_8' -q -q 2>/dev/null || echo sat_eqx_A_SIGNED_1_B_SIGNED_0_A_WIDTH_8_B_WIDTH_9_Y_WIDTH_8 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_eqx_A_SIGNED_1_B_SIGNED_1_A_WIDTH_8_B_WIDTH_9_Y_WIDTH_8.v; hierarchy -top sat_eqx_A_SIGNED_1_B_SIGNED_1_A_WIDTH_8_B_WIDTH_9_Y_WIDTH_8; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_eqx_A_SIGNED_1_B_SIGNED_1_A_WIDTH_8_B_WIDTH_9_Y_WIDTH_8' -q -q 2>/dev/null || echo sat_eqx_A_SIGNED_1_B_SIGNED_1_A_WIDTH_8_B_WIDTH_9_Y_WIDTH_8 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_eqx_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_5_Y_WIDTH_7.v; hierarchy -top sat_eqx_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_5_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_eqx_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_5_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_eqx_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_5_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_eqx_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_5_Y_WIDTH_7.v; hierarchy -top sat_eqx_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_5_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_eqx_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_5_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_eqx_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_5_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_eqx_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_5_Y_WIDTH_7.v; hierarchy -top sat_eqx_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_5_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_eqx_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_5_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_eqx_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_5_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_eqx_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_5_Y_WIDTH_7.v; hierarchy -top sat_eqx_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_5_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_eqx_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_5_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_eqx_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_5_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_eqx_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_4.v; hierarchy -top sat_eqx_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_eqx_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_eqx_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_eqx_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_4.v; hierarchy -top sat_eqx_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_eqx_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_eqx_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_eqx_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_4.v; hierarchy -top sat_eqx_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_eqx_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_eqx_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_eqx_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_4.v; hierarchy -top sat_eqx_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_eqx_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_eqx_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_eqx_A_SIGNED_0_B_SIGNED_0_A_WIDTH_9_B_WIDTH_4_Y_WIDTH_7.v; hierarchy -top sat_eqx_A_SIGNED_0_B_SIGNED_0_A_WIDTH_9_B_WIDTH_4_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_eqx_A_SIGNED_0_B_SIGNED_0_A_WIDTH_9_B_WIDTH_4_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_eqx_A_SIGNED_0_B_SIGNED_0_A_WIDTH_9_B_WIDTH_4_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_eqx_A_SIGNED_0_B_SIGNED_1_A_WIDTH_9_B_WIDTH_4_Y_WIDTH_7.v; hierarchy -top sat_eqx_A_SIGNED_0_B_SIGNED_1_A_WIDTH_9_B_WIDTH_4_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_eqx_A_SIGNED_0_B_SIGNED_1_A_WIDTH_9_B_WIDTH_4_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_eqx_A_SIGNED_0_B_SIGNED_1_A_WIDTH_9_B_WIDTH_4_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_eqx_A_SIGNED_1_B_SIGNED_0_A_WIDTH_9_B_WIDTH_4_Y_WIDTH_7.v; hierarchy -top sat_eqx_A_SIGNED_1_B_SIGNED_0_A_WIDTH_9_B_WIDTH_4_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_eqx_A_SIGNED_1_B_SIGNED_0_A_WIDTH_9_B_WIDTH_4_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_eqx_A_SIGNED_1_B_SIGNED_0_A_WIDTH_9_B_WIDTH_4_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_eqx_A_SIGNED_1_B_SIGNED_1_A_WIDTH_9_B_WIDTH_4_Y_WIDTH_7.v; hierarchy -top sat_eqx_A_SIGNED_1_B_SIGNED_1_A_WIDTH_9_B_WIDTH_4_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_eqx_A_SIGNED_1_B_SIGNED_1_A_WIDTH_9_B_WIDTH_4_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_eqx_A_SIGNED_1_B_SIGNED_1_A_WIDTH_9_B_WIDTH_4_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_eqx_A_SIGNED_0_B_SIGNED_0_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_9.v; hierarchy -top sat_eqx_A_SIGNED_0_B_SIGNED_0_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_9; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_eqx_A_SIGNED_0_B_SIGNED_0_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_9' -q -q 2>/dev/null || echo sat_eqx_A_SIGNED_0_B_SIGNED_0_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_9 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_eqx_A_SIGNED_0_B_SIGNED_1_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_9.v; hierarchy -top sat_eqx_A_SIGNED_0_B_SIGNED_1_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_9; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_eqx_A_SIGNED_0_B_SIGNED_1_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_9' -q -q 2>/dev/null || echo sat_eqx_A_SIGNED_0_B_SIGNED_1_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_9 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_eqx_A_SIGNED_1_B_SIGNED_0_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_9.v; hierarchy -top sat_eqx_A_SIGNED_1_B_SIGNED_0_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_9; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_eqx_A_SIGNED_1_B_SIGNED_0_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_9' -q -q 2>/dev/null || echo sat_eqx_A_SIGNED_1_B_SIGNED_0_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_9 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_eqx_A_SIGNED_1_B_SIGNED_1_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_9.v; hierarchy -top sat_eqx_A_SIGNED_1_B_SIGNED_1_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_9; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_eqx_A_SIGNED_1_B_SIGNED_1_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_9' -q -q 2>/dev/null || echo sat_eqx_A_SIGNED_1_B_SIGNED_1_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_9 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_eqx_A_SIGNED_0_B_SIGNED_0_A_WIDTH_4_B_WIDTH_8_Y_WIDTH_10.v; hierarchy -top sat_eqx_A_SIGNED_0_B_SIGNED_0_A_WIDTH_4_B_WIDTH_8_Y_WIDTH_10; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_eqx_A_SIGNED_0_B_SIGNED_0_A_WIDTH_4_B_WIDTH_8_Y_WIDTH_10' -q -q 2>/dev/null || echo sat_eqx_A_SIGNED_0_B_SIGNED_0_A_WIDTH_4_B_WIDTH_8_Y_WIDTH_10 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_eqx_A_SIGNED_0_B_SIGNED_1_A_WIDTH_4_B_WIDTH_8_Y_WIDTH_10.v; hierarchy -top sat_eqx_A_SIGNED_0_B_SIGNED_1_A_WIDTH_4_B_WIDTH_8_Y_WIDTH_10; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_eqx_A_SIGNED_0_B_SIGNED_1_A_WIDTH_4_B_WIDTH_8_Y_WIDTH_10' -q -q 2>/dev/null || echo sat_eqx_A_SIGNED_0_B_SIGNED_1_A_WIDTH_4_B_WIDTH_8_Y_WIDTH_10 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_eqx_A_SIGNED_1_B_SIGNED_0_A_WIDTH_4_B_WIDTH_8_Y_WIDTH_10.v; hierarchy -top sat_eqx_A_SIGNED_1_B_SIGNED_0_A_WIDTH_4_B_WIDTH_8_Y_WIDTH_10; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_eqx_A_SIGNED_1_B_SIGNED_0_A_WIDTH_4_B_WIDTH_8_Y_WIDTH_10' -q -q 2>/dev/null || echo sat_eqx_A_SIGNED_1_B_SIGNED_0_A_WIDTH_4_B_WIDTH_8_Y_WIDTH_10 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_eqx_A_SIGNED_1_B_SIGNED_1_A_WIDTH_4_B_WIDTH_8_Y_WIDTH_10.v; hierarchy -top sat_eqx_A_SIGNED_1_B_SIGNED_1_A_WIDTH_4_B_WIDTH_8_Y_WIDTH_10; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_eqx_A_SIGNED_1_B_SIGNED_1_A_WIDTH_4_B_WIDTH_8_Y_WIDTH_10' -q -q 2>/dev/null || echo sat_eqx_A_SIGNED_1_B_SIGNED_1_A_WIDTH_4_B_WIDTH_8_Y_WIDTH_10 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_nex_A_SIGNED_0_B_SIGNED_0_A_WIDTH_1_B_WIDTH_1_Y_WIDTH_1.v; hierarchy -top sat_nex_A_SIGNED_0_B_SIGNED_0_A_WIDTH_1_B_WIDTH_1_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_nex_A_SIGNED_0_B_SIGNED_0_A_WIDTH_1_B_WIDTH_1_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_nex_A_SIGNED_0_B_SIGNED_0_A_WIDTH_1_B_WIDTH_1_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_nex_A_SIGNED_0_B_SIGNED_1_A_WIDTH_1_B_WIDTH_1_Y_WIDTH_1.v; hierarchy -top sat_nex_A_SIGNED_0_B_SIGNED_1_A_WIDTH_1_B_WIDTH_1_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_nex_A_SIGNED_0_B_SIGNED_1_A_WIDTH_1_B_WIDTH_1_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_nex_A_SIGNED_0_B_SIGNED_1_A_WIDTH_1_B_WIDTH_1_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_nex_A_SIGNED_1_B_SIGNED_0_A_WIDTH_1_B_WIDTH_1_Y_WIDTH_1.v; hierarchy -top sat_nex_A_SIGNED_1_B_SIGNED_0_A_WIDTH_1_B_WIDTH_1_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_nex_A_SIGNED_1_B_SIGNED_0_A_WIDTH_1_B_WIDTH_1_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_nex_A_SIGNED_1_B_SIGNED_0_A_WIDTH_1_B_WIDTH_1_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_nex_A_SIGNED_1_B_SIGNED_1_A_WIDTH_1_B_WIDTH_1_Y_WIDTH_1.v; hierarchy -top sat_nex_A_SIGNED_1_B_SIGNED_1_A_WIDTH_1_B_WIDTH_1_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_nex_A_SIGNED_1_B_SIGNED_1_A_WIDTH_1_B_WIDTH_1_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_nex_A_SIGNED_1_B_SIGNED_1_A_WIDTH_1_B_WIDTH_1_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_nex_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_4_Y_WIDTH_6.v; hierarchy -top sat_nex_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_4_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_nex_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_4_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_nex_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_4_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_nex_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_4_Y_WIDTH_6.v; hierarchy -top sat_nex_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_4_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_nex_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_4_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_nex_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_4_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_nex_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_4_Y_WIDTH_6.v; hierarchy -top sat_nex_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_4_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_nex_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_4_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_nex_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_4_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_nex_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_4_Y_WIDTH_6.v; hierarchy -top sat_nex_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_4_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_nex_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_4_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_nex_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_4_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_nex_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4.v; hierarchy -top sat_nex_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_nex_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_nex_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_nex_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4.v; hierarchy -top sat_nex_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_nex_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_nex_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_nex_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4.v; hierarchy -top sat_nex_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_nex_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_nex_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_nex_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4.v; hierarchy -top sat_nex_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_nex_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_nex_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_nex_A_SIGNED_0_B_SIGNED_0_A_WIDTH_4_B_WIDTH_3_Y_WIDTH_6.v; hierarchy -top sat_nex_A_SIGNED_0_B_SIGNED_0_A_WIDTH_4_B_WIDTH_3_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_nex_A_SIGNED_0_B_SIGNED_0_A_WIDTH_4_B_WIDTH_3_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_nex_A_SIGNED_0_B_SIGNED_0_A_WIDTH_4_B_WIDTH_3_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_nex_A_SIGNED_0_B_SIGNED_1_A_WIDTH_4_B_WIDTH_3_Y_WIDTH_6.v; hierarchy -top sat_nex_A_SIGNED_0_B_SIGNED_1_A_WIDTH_4_B_WIDTH_3_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_nex_A_SIGNED_0_B_SIGNED_1_A_WIDTH_4_B_WIDTH_3_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_nex_A_SIGNED_0_B_SIGNED_1_A_WIDTH_4_B_WIDTH_3_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_nex_A_SIGNED_1_B_SIGNED_0_A_WIDTH_4_B_WIDTH_3_Y_WIDTH_6.v; hierarchy -top sat_nex_A_SIGNED_1_B_SIGNED_0_A_WIDTH_4_B_WIDTH_3_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_nex_A_SIGNED_1_B_SIGNED_0_A_WIDTH_4_B_WIDTH_3_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_nex_A_SIGNED_1_B_SIGNED_0_A_WIDTH_4_B_WIDTH_3_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_nex_A_SIGNED_1_B_SIGNED_1_A_WIDTH_4_B_WIDTH_3_Y_WIDTH_6.v; hierarchy -top sat_nex_A_SIGNED_1_B_SIGNED_1_A_WIDTH_4_B_WIDTH_3_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_nex_A_SIGNED_1_B_SIGNED_1_A_WIDTH_4_B_WIDTH_3_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_nex_A_SIGNED_1_B_SIGNED_1_A_WIDTH_4_B_WIDTH_3_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_nex_A_SIGNED_0_B_SIGNED_0_A_WIDTH_4_B_WIDTH_6_Y_WIDTH_3.v; hierarchy -top sat_nex_A_SIGNED_0_B_SIGNED_0_A_WIDTH_4_B_WIDTH_6_Y_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_nex_A_SIGNED_0_B_SIGNED_0_A_WIDTH_4_B_WIDTH_6_Y_WIDTH_3' -q -q 2>/dev/null || echo sat_nex_A_SIGNED_0_B_SIGNED_0_A_WIDTH_4_B_WIDTH_6_Y_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_nex_A_SIGNED_0_B_SIGNED_1_A_WIDTH_4_B_WIDTH_6_Y_WIDTH_3.v; hierarchy -top sat_nex_A_SIGNED_0_B_SIGNED_1_A_WIDTH_4_B_WIDTH_6_Y_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_nex_A_SIGNED_0_B_SIGNED_1_A_WIDTH_4_B_WIDTH_6_Y_WIDTH_3' -q -q 2>/dev/null || echo sat_nex_A_SIGNED_0_B_SIGNED_1_A_WIDTH_4_B_WIDTH_6_Y_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_nex_A_SIGNED_1_B_SIGNED_0_A_WIDTH_4_B_WIDTH_6_Y_WIDTH_3.v; hierarchy -top sat_nex_A_SIGNED_1_B_SIGNED_0_A_WIDTH_4_B_WIDTH_6_Y_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_nex_A_SIGNED_1_B_SIGNED_0_A_WIDTH_4_B_WIDTH_6_Y_WIDTH_3' -q -q 2>/dev/null || echo sat_nex_A_SIGNED_1_B_SIGNED_0_A_WIDTH_4_B_WIDTH_6_Y_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_nex_A_SIGNED_1_B_SIGNED_1_A_WIDTH_4_B_WIDTH_6_Y_WIDTH_3.v; hierarchy -top sat_nex_A_SIGNED_1_B_SIGNED_1_A_WIDTH_4_B_WIDTH_6_Y_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_nex_A_SIGNED_1_B_SIGNED_1_A_WIDTH_4_B_WIDTH_6_Y_WIDTH_3' -q -q 2>/dev/null || echo sat_nex_A_SIGNED_1_B_SIGNED_1_A_WIDTH_4_B_WIDTH_6_Y_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_nex_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_4.v; hierarchy -top sat_nex_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_nex_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_nex_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_nex_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_4.v; hierarchy -top sat_nex_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_nex_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_nex_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_nex_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_4.v; hierarchy -top sat_nex_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_nex_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_nex_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_nex_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_4.v; hierarchy -top sat_nex_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_nex_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_nex_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_nex_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_3.v; hierarchy -top sat_nex_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_nex_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_3' -q -q 2>/dev/null || echo sat_nex_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_nex_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_3.v; hierarchy -top sat_nex_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_nex_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_3' -q -q 2>/dev/null || echo sat_nex_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_nex_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_3.v; hierarchy -top sat_nex_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_nex_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_3' -q -q 2>/dev/null || echo sat_nex_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_nex_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_3.v; hierarchy -top sat_nex_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_nex_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_3' -q -q 2>/dev/null || echo sat_nex_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_nex_A_SIGNED_0_B_SIGNED_0_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_1.v; hierarchy -top sat_nex_A_SIGNED_0_B_SIGNED_0_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_nex_A_SIGNED_0_B_SIGNED_0_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_nex_A_SIGNED_0_B_SIGNED_0_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_nex_A_SIGNED_0_B_SIGNED_1_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_1.v; hierarchy -top sat_nex_A_SIGNED_0_B_SIGNED_1_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_nex_A_SIGNED_0_B_SIGNED_1_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_nex_A_SIGNED_0_B_SIGNED_1_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_nex_A_SIGNED_1_B_SIGNED_0_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_1.v; hierarchy -top sat_nex_A_SIGNED_1_B_SIGNED_0_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_nex_A_SIGNED_1_B_SIGNED_0_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_nex_A_SIGNED_1_B_SIGNED_0_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_nex_A_SIGNED_1_B_SIGNED_1_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_1.v; hierarchy -top sat_nex_A_SIGNED_1_B_SIGNED_1_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_nex_A_SIGNED_1_B_SIGNED_1_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_nex_A_SIGNED_1_B_SIGNED_1_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_nex_A_SIGNED_0_B_SIGNED_0_A_WIDTH_8_B_WIDTH_6_Y_WIDTH_1.v; hierarchy -top sat_nex_A_SIGNED_0_B_SIGNED_0_A_WIDTH_8_B_WIDTH_6_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_nex_A_SIGNED_0_B_SIGNED_0_A_WIDTH_8_B_WIDTH_6_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_nex_A_SIGNED_0_B_SIGNED_0_A_WIDTH_8_B_WIDTH_6_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_nex_A_SIGNED_0_B_SIGNED_1_A_WIDTH_8_B_WIDTH_6_Y_WIDTH_1.v; hierarchy -top sat_nex_A_SIGNED_0_B_SIGNED_1_A_WIDTH_8_B_WIDTH_6_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_nex_A_SIGNED_0_B_SIGNED_1_A_WIDTH_8_B_WIDTH_6_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_nex_A_SIGNED_0_B_SIGNED_1_A_WIDTH_8_B_WIDTH_6_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_nex_A_SIGNED_1_B_SIGNED_0_A_WIDTH_8_B_WIDTH_6_Y_WIDTH_1.v; hierarchy -top sat_nex_A_SIGNED_1_B_SIGNED_0_A_WIDTH_8_B_WIDTH_6_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_nex_A_SIGNED_1_B_SIGNED_0_A_WIDTH_8_B_WIDTH_6_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_nex_A_SIGNED_1_B_SIGNED_0_A_WIDTH_8_B_WIDTH_6_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_nex_A_SIGNED_1_B_SIGNED_1_A_WIDTH_8_B_WIDTH_6_Y_WIDTH_1.v; hierarchy -top sat_nex_A_SIGNED_1_B_SIGNED_1_A_WIDTH_8_B_WIDTH_6_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_nex_A_SIGNED_1_B_SIGNED_1_A_WIDTH_8_B_WIDTH_6_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_nex_A_SIGNED_1_B_SIGNED_1_A_WIDTH_8_B_WIDTH_6_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_nex_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1.v; hierarchy -top sat_nex_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_nex_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_nex_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_nex_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1.v; hierarchy -top sat_nex_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_nex_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_nex_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_nex_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1.v; hierarchy -top sat_nex_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_nex_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_nex_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_nex_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1.v; hierarchy -top sat_nex_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_nex_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_nex_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_nex_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_4_Y_WIDTH_6.v; hierarchy -top sat_nex_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_4_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_nex_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_4_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_nex_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_4_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_nex_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_4_Y_WIDTH_6.v; hierarchy -top sat_nex_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_4_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_nex_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_4_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_nex_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_4_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_nex_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_4_Y_WIDTH_6.v; hierarchy -top sat_nex_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_4_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_nex_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_4_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_nex_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_4_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_nex_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_4_Y_WIDTH_6.v; hierarchy -top sat_nex_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_4_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_nex_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_4_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_nex_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_4_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_nex_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_4.v; hierarchy -top sat_nex_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_nex_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_nex_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_nex_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_4.v; hierarchy -top sat_nex_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_nex_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_nex_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_nex_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_4.v; hierarchy -top sat_nex_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_nex_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_nex_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_nex_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_4.v; hierarchy -top sat_nex_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_nex_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_nex_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_nex_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_8_Y_WIDTH_4.v; hierarchy -top sat_nex_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_8_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_nex_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_8_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_nex_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_8_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_nex_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_8_Y_WIDTH_4.v; hierarchy -top sat_nex_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_8_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_nex_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_8_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_nex_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_8_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_nex_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_8_Y_WIDTH_4.v; hierarchy -top sat_nex_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_8_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_nex_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_8_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_nex_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_8_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_nex_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_8_Y_WIDTH_4.v; hierarchy -top sat_nex_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_8_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_nex_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_8_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_nex_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_8_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_nex_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_7.v; hierarchy -top sat_nex_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_nex_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_nex_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_nex_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_7.v; hierarchy -top sat_nex_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_nex_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_nex_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_nex_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_7.v; hierarchy -top sat_nex_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_nex_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_nex_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_nex_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_7.v; hierarchy -top sat_nex_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_nex_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_nex_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_nex_A_SIGNED_0_B_SIGNED_0_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_6.v; hierarchy -top sat_nex_A_SIGNED_0_B_SIGNED_0_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_nex_A_SIGNED_0_B_SIGNED_0_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_nex_A_SIGNED_0_B_SIGNED_0_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_nex_A_SIGNED_0_B_SIGNED_1_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_6.v; hierarchy -top sat_nex_A_SIGNED_0_B_SIGNED_1_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_nex_A_SIGNED_0_B_SIGNED_1_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_nex_A_SIGNED_0_B_SIGNED_1_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_nex_A_SIGNED_1_B_SIGNED_0_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_6.v; hierarchy -top sat_nex_A_SIGNED_1_B_SIGNED_0_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_nex_A_SIGNED_1_B_SIGNED_0_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_nex_A_SIGNED_1_B_SIGNED_0_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_nex_A_SIGNED_1_B_SIGNED_1_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_6.v; hierarchy -top sat_nex_A_SIGNED_1_B_SIGNED_1_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_nex_A_SIGNED_1_B_SIGNED_1_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_nex_A_SIGNED_1_B_SIGNED_1_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_nex_A_SIGNED_0_B_SIGNED_0_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_2.v; hierarchy -top sat_nex_A_SIGNED_0_B_SIGNED_0_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_nex_A_SIGNED_0_B_SIGNED_0_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_nex_A_SIGNED_0_B_SIGNED_0_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_nex_A_SIGNED_0_B_SIGNED_1_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_2.v; hierarchy -top sat_nex_A_SIGNED_0_B_SIGNED_1_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_nex_A_SIGNED_0_B_SIGNED_1_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_nex_A_SIGNED_0_B_SIGNED_1_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_nex_A_SIGNED_1_B_SIGNED_0_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_2.v; hierarchy -top sat_nex_A_SIGNED_1_B_SIGNED_0_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_nex_A_SIGNED_1_B_SIGNED_0_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_nex_A_SIGNED_1_B_SIGNED_0_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_nex_A_SIGNED_1_B_SIGNED_1_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_2.v; hierarchy -top sat_nex_A_SIGNED_1_B_SIGNED_1_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_nex_A_SIGNED_1_B_SIGNED_1_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_nex_A_SIGNED_1_B_SIGNED_1_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_nex_A_SIGNED_0_B_SIGNED_0_A_WIDTH_9_B_WIDTH_8_Y_WIDTH_2.v; hierarchy -top sat_nex_A_SIGNED_0_B_SIGNED_0_A_WIDTH_9_B_WIDTH_8_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_nex_A_SIGNED_0_B_SIGNED_0_A_WIDTH_9_B_WIDTH_8_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_nex_A_SIGNED_0_B_SIGNED_0_A_WIDTH_9_B_WIDTH_8_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_nex_A_SIGNED_0_B_SIGNED_1_A_WIDTH_9_B_WIDTH_8_Y_WIDTH_2.v; hierarchy -top sat_nex_A_SIGNED_0_B_SIGNED_1_A_WIDTH_9_B_WIDTH_8_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_nex_A_SIGNED_0_B_SIGNED_1_A_WIDTH_9_B_WIDTH_8_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_nex_A_SIGNED_0_B_SIGNED_1_A_WIDTH_9_B_WIDTH_8_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_nex_A_SIGNED_1_B_SIGNED_0_A_WIDTH_9_B_WIDTH_8_Y_WIDTH_2.v; hierarchy -top sat_nex_A_SIGNED_1_B_SIGNED_0_A_WIDTH_9_B_WIDTH_8_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_nex_A_SIGNED_1_B_SIGNED_0_A_WIDTH_9_B_WIDTH_8_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_nex_A_SIGNED_1_B_SIGNED_0_A_WIDTH_9_B_WIDTH_8_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_nex_A_SIGNED_1_B_SIGNED_1_A_WIDTH_9_B_WIDTH_8_Y_WIDTH_2.v; hierarchy -top sat_nex_A_SIGNED_1_B_SIGNED_1_A_WIDTH_9_B_WIDTH_8_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_nex_A_SIGNED_1_B_SIGNED_1_A_WIDTH_9_B_WIDTH_8_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_nex_A_SIGNED_1_B_SIGNED_1_A_WIDTH_9_B_WIDTH_8_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_nex_A_SIGNED_0_B_SIGNED_0_A_WIDTH_10_B_WIDTH_1_Y_WIDTH_8.v; hierarchy -top sat_nex_A_SIGNED_0_B_SIGNED_0_A_WIDTH_10_B_WIDTH_1_Y_WIDTH_8; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_nex_A_SIGNED_0_B_SIGNED_0_A_WIDTH_10_B_WIDTH_1_Y_WIDTH_8' -q -q 2>/dev/null || echo sat_nex_A_SIGNED_0_B_SIGNED_0_A_WIDTH_10_B_WIDTH_1_Y_WIDTH_8 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_nex_A_SIGNED_0_B_SIGNED_1_A_WIDTH_10_B_WIDTH_1_Y_WIDTH_8.v; hierarchy -top sat_nex_A_SIGNED_0_B_SIGNED_1_A_WIDTH_10_B_WIDTH_1_Y_WIDTH_8; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_nex_A_SIGNED_0_B_SIGNED_1_A_WIDTH_10_B_WIDTH_1_Y_WIDTH_8' -q -q 2>/dev/null || echo sat_nex_A_SIGNED_0_B_SIGNED_1_A_WIDTH_10_B_WIDTH_1_Y_WIDTH_8 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_nex_A_SIGNED_1_B_SIGNED_0_A_WIDTH_10_B_WIDTH_1_Y_WIDTH_8.v; hierarchy -top sat_nex_A_SIGNED_1_B_SIGNED_0_A_WIDTH_10_B_WIDTH_1_Y_WIDTH_8; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_nex_A_SIGNED_1_B_SIGNED_0_A_WIDTH_10_B_WIDTH_1_Y_WIDTH_8' -q -q 2>/dev/null || echo sat_nex_A_SIGNED_1_B_SIGNED_0_A_WIDTH_10_B_WIDTH_1_Y_WIDTH_8 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_nex_A_SIGNED_1_B_SIGNED_1_A_WIDTH_10_B_WIDTH_1_Y_WIDTH_8.v; hierarchy -top sat_nex_A_SIGNED_1_B_SIGNED_1_A_WIDTH_10_B_WIDTH_1_Y_WIDTH_8; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_nex_A_SIGNED_1_B_SIGNED_1_A_WIDTH_10_B_WIDTH_1_Y_WIDTH_8' -q -q 2>/dev/null || echo sat_nex_A_SIGNED_1_B_SIGNED_1_A_WIDTH_10_B_WIDTH_1_Y_WIDTH_8 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_nex_A_SIGNED_0_B_SIGNED_0_A_WIDTH_7_B_WIDTH_2_Y_WIDTH_3.v; hierarchy -top sat_nex_A_SIGNED_0_B_SIGNED_0_A_WIDTH_7_B_WIDTH_2_Y_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_nex_A_SIGNED_0_B_SIGNED_0_A_WIDTH_7_B_WIDTH_2_Y_WIDTH_3' -q -q 2>/dev/null || echo sat_nex_A_SIGNED_0_B_SIGNED_0_A_WIDTH_7_B_WIDTH_2_Y_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_nex_A_SIGNED_0_B_SIGNED_1_A_WIDTH_7_B_WIDTH_2_Y_WIDTH_3.v; hierarchy -top sat_nex_A_SIGNED_0_B_SIGNED_1_A_WIDTH_7_B_WIDTH_2_Y_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_nex_A_SIGNED_0_B_SIGNED_1_A_WIDTH_7_B_WIDTH_2_Y_WIDTH_3' -q -q 2>/dev/null || echo sat_nex_A_SIGNED_0_B_SIGNED_1_A_WIDTH_7_B_WIDTH_2_Y_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_nex_A_SIGNED_1_B_SIGNED_0_A_WIDTH_7_B_WIDTH_2_Y_WIDTH_3.v; hierarchy -top sat_nex_A_SIGNED_1_B_SIGNED_0_A_WIDTH_7_B_WIDTH_2_Y_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_nex_A_SIGNED_1_B_SIGNED_0_A_WIDTH_7_B_WIDTH_2_Y_WIDTH_3' -q -q 2>/dev/null || echo sat_nex_A_SIGNED_1_B_SIGNED_0_A_WIDTH_7_B_WIDTH_2_Y_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_nex_A_SIGNED_1_B_SIGNED_1_A_WIDTH_7_B_WIDTH_2_Y_WIDTH_3.v; hierarchy -top sat_nex_A_SIGNED_1_B_SIGNED_1_A_WIDTH_7_B_WIDTH_2_Y_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_nex_A_SIGNED_1_B_SIGNED_1_A_WIDTH_7_B_WIDTH_2_Y_WIDTH_3' -q -q 2>/dev/null || echo sat_nex_A_SIGNED_1_B_SIGNED_1_A_WIDTH_7_B_WIDTH_2_Y_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_nex_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_1_Y_WIDTH_6.v; hierarchy -top sat_nex_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_1_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_nex_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_1_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_nex_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_1_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_nex_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_1_Y_WIDTH_6.v; hierarchy -top sat_nex_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_1_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_nex_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_1_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_nex_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_1_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_nex_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_1_Y_WIDTH_6.v; hierarchy -top sat_nex_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_1_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_nex_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_1_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_nex_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_1_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_nex_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_1_Y_WIDTH_6.v; hierarchy -top sat_nex_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_1_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_nex_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_1_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_nex_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_1_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_nex_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_1.v; hierarchy -top sat_nex_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_nex_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_nex_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_nex_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_1.v; hierarchy -top sat_nex_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_nex_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_nex_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_nex_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_1.v; hierarchy -top sat_nex_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_nex_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_nex_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_nex_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_1.v; hierarchy -top sat_nex_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_nex_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_nex_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_nex_A_SIGNED_0_B_SIGNED_0_A_WIDTH_1_B_WIDTH_9_Y_WIDTH_5.v; hierarchy -top sat_nex_A_SIGNED_0_B_SIGNED_0_A_WIDTH_1_B_WIDTH_9_Y_WIDTH_5; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_nex_A_SIGNED_0_B_SIGNED_0_A_WIDTH_1_B_WIDTH_9_Y_WIDTH_5' -q -q 2>/dev/null || echo sat_nex_A_SIGNED_0_B_SIGNED_0_A_WIDTH_1_B_WIDTH_9_Y_WIDTH_5 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_nex_A_SIGNED_0_B_SIGNED_1_A_WIDTH_1_B_WIDTH_9_Y_WIDTH_5.v; hierarchy -top sat_nex_A_SIGNED_0_B_SIGNED_1_A_WIDTH_1_B_WIDTH_9_Y_WIDTH_5; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_nex_A_SIGNED_0_B_SIGNED_1_A_WIDTH_1_B_WIDTH_9_Y_WIDTH_5' -q -q 2>/dev/null || echo sat_nex_A_SIGNED_0_B_SIGNED_1_A_WIDTH_1_B_WIDTH_9_Y_WIDTH_5 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_nex_A_SIGNED_1_B_SIGNED_0_A_WIDTH_1_B_WIDTH_9_Y_WIDTH_5.v; hierarchy -top sat_nex_A_SIGNED_1_B_SIGNED_0_A_WIDTH_1_B_WIDTH_9_Y_WIDTH_5; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_nex_A_SIGNED_1_B_SIGNED_0_A_WIDTH_1_B_WIDTH_9_Y_WIDTH_5' -q -q 2>/dev/null || echo sat_nex_A_SIGNED_1_B_SIGNED_0_A_WIDTH_1_B_WIDTH_9_Y_WIDTH_5 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_nex_A_SIGNED_1_B_SIGNED_1_A_WIDTH_1_B_WIDTH_9_Y_WIDTH_5.v; hierarchy -top sat_nex_A_SIGNED_1_B_SIGNED_1_A_WIDTH_1_B_WIDTH_9_Y_WIDTH_5; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_nex_A_SIGNED_1_B_SIGNED_1_A_WIDTH_1_B_WIDTH_9_Y_WIDTH_5' -q -q 2>/dev/null || echo sat_nex_A_SIGNED_1_B_SIGNED_1_A_WIDTH_1_B_WIDTH_9_Y_WIDTH_5 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_nex_A_SIGNED_0_B_SIGNED_0_A_WIDTH_1_B_WIDTH_2_Y_WIDTH_7.v; hierarchy -top sat_nex_A_SIGNED_0_B_SIGNED_0_A_WIDTH_1_B_WIDTH_2_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_nex_A_SIGNED_0_B_SIGNED_0_A_WIDTH_1_B_WIDTH_2_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_nex_A_SIGNED_0_B_SIGNED_0_A_WIDTH_1_B_WIDTH_2_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_nex_A_SIGNED_0_B_SIGNED_1_A_WIDTH_1_B_WIDTH_2_Y_WIDTH_7.v; hierarchy -top sat_nex_A_SIGNED_0_B_SIGNED_1_A_WIDTH_1_B_WIDTH_2_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_nex_A_SIGNED_0_B_SIGNED_1_A_WIDTH_1_B_WIDTH_2_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_nex_A_SIGNED_0_B_SIGNED_1_A_WIDTH_1_B_WIDTH_2_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_nex_A_SIGNED_1_B_SIGNED_0_A_WIDTH_1_B_WIDTH_2_Y_WIDTH_7.v; hierarchy -top sat_nex_A_SIGNED_1_B_SIGNED_0_A_WIDTH_1_B_WIDTH_2_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_nex_A_SIGNED_1_B_SIGNED_0_A_WIDTH_1_B_WIDTH_2_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_nex_A_SIGNED_1_B_SIGNED_0_A_WIDTH_1_B_WIDTH_2_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_nex_A_SIGNED_1_B_SIGNED_1_A_WIDTH_1_B_WIDTH_2_Y_WIDTH_7.v; hierarchy -top sat_nex_A_SIGNED_1_B_SIGNED_1_A_WIDTH_1_B_WIDTH_2_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_nex_A_SIGNED_1_B_SIGNED_1_A_WIDTH_1_B_WIDTH_2_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_nex_A_SIGNED_1_B_SIGNED_1_A_WIDTH_1_B_WIDTH_2_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_nex_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4.v; hierarchy -top sat_nex_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_nex_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_nex_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_nex_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4.v; hierarchy -top sat_nex_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_nex_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_nex_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_nex_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4.v; hierarchy -top sat_nex_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_nex_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_nex_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_nex_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4.v; hierarchy -top sat_nex_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_nex_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_nex_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_6_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_nex_A_SIGNED_0_B_SIGNED_0_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_8.v; hierarchy -top sat_nex_A_SIGNED_0_B_SIGNED_0_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_8; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_nex_A_SIGNED_0_B_SIGNED_0_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_8' -q -q 2>/dev/null || echo sat_nex_A_SIGNED_0_B_SIGNED_0_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_8 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_nex_A_SIGNED_0_B_SIGNED_1_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_8.v; hierarchy -top sat_nex_A_SIGNED_0_B_SIGNED_1_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_8; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_nex_A_SIGNED_0_B_SIGNED_1_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_8' -q -q 2>/dev/null || echo sat_nex_A_SIGNED_0_B_SIGNED_1_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_8 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_nex_A_SIGNED_1_B_SIGNED_0_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_8.v; hierarchy -top sat_nex_A_SIGNED_1_B_SIGNED_0_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_8; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_nex_A_SIGNED_1_B_SIGNED_0_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_8' -q -q 2>/dev/null || echo sat_nex_A_SIGNED_1_B_SIGNED_0_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_8 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_nex_A_SIGNED_1_B_SIGNED_1_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_8.v; hierarchy -top sat_nex_A_SIGNED_1_B_SIGNED_1_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_8; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_nex_A_SIGNED_1_B_SIGNED_1_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_8' -q -q 2>/dev/null || echo sat_nex_A_SIGNED_1_B_SIGNED_1_A_WIDTH_4_B_WIDTH_7_Y_WIDTH_8 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_nex_A_SIGNED_0_B_SIGNED_0_A_WIDTH_5_B_WIDTH_1_Y_WIDTH_5.v; hierarchy -top sat_nex_A_SIGNED_0_B_SIGNED_0_A_WIDTH_5_B_WIDTH_1_Y_WIDTH_5; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_nex_A_SIGNED_0_B_SIGNED_0_A_WIDTH_5_B_WIDTH_1_Y_WIDTH_5' -q -q 2>/dev/null || echo sat_nex_A_SIGNED_0_B_SIGNED_0_A_WIDTH_5_B_WIDTH_1_Y_WIDTH_5 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_nex_A_SIGNED_0_B_SIGNED_1_A_WIDTH_5_B_WIDTH_1_Y_WIDTH_5.v; hierarchy -top sat_nex_A_SIGNED_0_B_SIGNED_1_A_WIDTH_5_B_WIDTH_1_Y_WIDTH_5; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_nex_A_SIGNED_0_B_SIGNED_1_A_WIDTH_5_B_WIDTH_1_Y_WIDTH_5' -q -q 2>/dev/null || echo sat_nex_A_SIGNED_0_B_SIGNED_1_A_WIDTH_5_B_WIDTH_1_Y_WIDTH_5 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_nex_A_SIGNED_1_B_SIGNED_0_A_WIDTH_5_B_WIDTH_1_Y_WIDTH_5.v; hierarchy -top sat_nex_A_SIGNED_1_B_SIGNED_0_A_WIDTH_5_B_WIDTH_1_Y_WIDTH_5; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_nex_A_SIGNED_1_B_SIGNED_0_A_WIDTH_5_B_WIDTH_1_Y_WIDTH_5' -q -q 2>/dev/null || echo sat_nex_A_SIGNED_1_B_SIGNED_0_A_WIDTH_5_B_WIDTH_1_Y_WIDTH_5 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_nex_A_SIGNED_1_B_SIGNED_1_A_WIDTH_5_B_WIDTH_1_Y_WIDTH_5.v; hierarchy -top sat_nex_A_SIGNED_1_B_SIGNED_1_A_WIDTH_5_B_WIDTH_1_Y_WIDTH_5; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_nex_A_SIGNED_1_B_SIGNED_1_A_WIDTH_5_B_WIDTH_1_Y_WIDTH_5' -q -q 2>/dev/null || echo sat_nex_A_SIGNED_1_B_SIGNED_1_A_WIDTH_5_B_WIDTH_1_Y_WIDTH_5 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_nex_A_SIGNED_0_B_SIGNED_0_A_WIDTH_7_B_WIDTH_1_Y_WIDTH_5.v; hierarchy -top sat_nex_A_SIGNED_0_B_SIGNED_0_A_WIDTH_7_B_WIDTH_1_Y_WIDTH_5; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_nex_A_SIGNED_0_B_SIGNED_0_A_WIDTH_7_B_WIDTH_1_Y_WIDTH_5' -q -q 2>/dev/null || echo sat_nex_A_SIGNED_0_B_SIGNED_0_A_WIDTH_7_B_WIDTH_1_Y_WIDTH_5 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_nex_A_SIGNED_0_B_SIGNED_1_A_WIDTH_7_B_WIDTH_1_Y_WIDTH_5.v; hierarchy -top sat_nex_A_SIGNED_0_B_SIGNED_1_A_WIDTH_7_B_WIDTH_1_Y_WIDTH_5; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_nex_A_SIGNED_0_B_SIGNED_1_A_WIDTH_7_B_WIDTH_1_Y_WIDTH_5' -q -q 2>/dev/null || echo sat_nex_A_SIGNED_0_B_SIGNED_1_A_WIDTH_7_B_WIDTH_1_Y_WIDTH_5 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_nex_A_SIGNED_1_B_SIGNED_0_A_WIDTH_7_B_WIDTH_1_Y_WIDTH_5.v; hierarchy -top sat_nex_A_SIGNED_1_B_SIGNED_0_A_WIDTH_7_B_WIDTH_1_Y_WIDTH_5; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_nex_A_SIGNED_1_B_SIGNED_0_A_WIDTH_7_B_WIDTH_1_Y_WIDTH_5' -q -q 2>/dev/null || echo sat_nex_A_SIGNED_1_B_SIGNED_0_A_WIDTH_7_B_WIDTH_1_Y_WIDTH_5 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_nex_A_SIGNED_1_B_SIGNED_1_A_WIDTH_7_B_WIDTH_1_Y_WIDTH_5.v; hierarchy -top sat_nex_A_SIGNED_1_B_SIGNED_1_A_WIDTH_7_B_WIDTH_1_Y_WIDTH_5; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_nex_A_SIGNED_1_B_SIGNED_1_A_WIDTH_7_B_WIDTH_1_Y_WIDTH_5' -q -q 2>/dev/null || echo sat_nex_A_SIGNED_1_B_SIGNED_1_A_WIDTH_7_B_WIDTH_1_Y_WIDTH_5 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_nex_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_2.v; hierarchy -top sat_nex_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_nex_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_nex_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_nex_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_2.v; hierarchy -top sat_nex_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_nex_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_nex_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_nex_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_2.v; hierarchy -top sat_nex_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_nex_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_nex_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_nex_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_2.v; hierarchy -top sat_nex_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_nex_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_nex_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_9_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_nex_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_5.v; hierarchy -top sat_nex_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_5; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_nex_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_5' -q -q 2>/dev/null || echo sat_nex_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_5 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_nex_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_5.v; hierarchy -top sat_nex_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_5; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_nex_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_5' -q -q 2>/dev/null || echo sat_nex_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_5 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_nex_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_5.v; hierarchy -top sat_nex_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_5; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_nex_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_5' -q -q 2>/dev/null || echo sat_nex_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_5 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_nex_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_5.v; hierarchy -top sat_nex_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_5; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_nex_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_5' -q -q 2>/dev/null || echo sat_nex_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_5 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_nex_A_SIGNED_0_B_SIGNED_0_A_WIDTH_9_B_WIDTH_5_Y_WIDTH_3.v; hierarchy -top sat_nex_A_SIGNED_0_B_SIGNED_0_A_WIDTH_9_B_WIDTH_5_Y_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_nex_A_SIGNED_0_B_SIGNED_0_A_WIDTH_9_B_WIDTH_5_Y_WIDTH_3' -q -q 2>/dev/null || echo sat_nex_A_SIGNED_0_B_SIGNED_0_A_WIDTH_9_B_WIDTH_5_Y_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_nex_A_SIGNED_0_B_SIGNED_1_A_WIDTH_9_B_WIDTH_5_Y_WIDTH_3.v; hierarchy -top sat_nex_A_SIGNED_0_B_SIGNED_1_A_WIDTH_9_B_WIDTH_5_Y_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_nex_A_SIGNED_0_B_SIGNED_1_A_WIDTH_9_B_WIDTH_5_Y_WIDTH_3' -q -q 2>/dev/null || echo sat_nex_A_SIGNED_0_B_SIGNED_1_A_WIDTH_9_B_WIDTH_5_Y_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_nex_A_SIGNED_1_B_SIGNED_0_A_WIDTH_9_B_WIDTH_5_Y_WIDTH_3.v; hierarchy -top sat_nex_A_SIGNED_1_B_SIGNED_0_A_WIDTH_9_B_WIDTH_5_Y_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_nex_A_SIGNED_1_B_SIGNED_0_A_WIDTH_9_B_WIDTH_5_Y_WIDTH_3' -q -q 2>/dev/null || echo sat_nex_A_SIGNED_1_B_SIGNED_0_A_WIDTH_9_B_WIDTH_5_Y_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_nex_A_SIGNED_1_B_SIGNED_1_A_WIDTH_9_B_WIDTH_5_Y_WIDTH_3.v; hierarchy -top sat_nex_A_SIGNED_1_B_SIGNED_1_A_WIDTH_9_B_WIDTH_5_Y_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_nex_A_SIGNED_1_B_SIGNED_1_A_WIDTH_9_B_WIDTH_5_Y_WIDTH_3' -q -q 2>/dev/null || echo sat_nex_A_SIGNED_1_B_SIGNED_1_A_WIDTH_9_B_WIDTH_5_Y_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_nex_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_10.v; hierarchy -top sat_nex_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_10; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_nex_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_10' -q -q 2>/dev/null || echo sat_nex_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_10 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_nex_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_10.v; hierarchy -top sat_nex_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_10; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_nex_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_10' -q -q 2>/dev/null || echo sat_nex_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_10 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_nex_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_10.v; hierarchy -top sat_nex_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_10; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_nex_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_10' -q -q 2>/dev/null || echo sat_nex_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_10 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_nex_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_10.v; hierarchy -top sat_nex_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_10; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_nex_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_10' -q -q 2>/dev/null || echo sat_nex_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_3_Y_WIDTH_10 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_nex_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1.v; hierarchy -top sat_nex_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_nex_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_nex_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_nex_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1.v; hierarchy -top sat_nex_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_nex_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_nex_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_nex_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1.v; hierarchy -top sat_nex_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_nex_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_nex_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_nex_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1.v; hierarchy -top sat_nex_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_nex_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_nex_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_nex_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_2.v; hierarchy -top sat_nex_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_nex_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_nex_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_nex_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_2.v; hierarchy -top sat_nex_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_nex_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_nex_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_nex_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_2.v; hierarchy -top sat_nex_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_nex_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_nex_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_nex_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_2.v; hierarchy -top sat_nex_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_nex_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_nex_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_3_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_nex_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_5_Y_WIDTH_2.v; hierarchy -top sat_nex_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_5_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_nex_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_5_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_nex_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_5_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_nex_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_5_Y_WIDTH_2.v; hierarchy -top sat_nex_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_5_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_nex_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_5_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_nex_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_5_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_nex_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_5_Y_WIDTH_2.v; hierarchy -top sat_nex_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_5_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_nex_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_5_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_nex_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_5_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_nex_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_5_Y_WIDTH_2.v; hierarchy -top sat_nex_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_5_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_nex_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_5_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_nex_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_5_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_nex_A_SIGNED_0_B_SIGNED_0_A_WIDTH_1_B_WIDTH_5_Y_WIDTH_3.v; hierarchy -top sat_nex_A_SIGNED_0_B_SIGNED_0_A_WIDTH_1_B_WIDTH_5_Y_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_nex_A_SIGNED_0_B_SIGNED_0_A_WIDTH_1_B_WIDTH_5_Y_WIDTH_3' -q -q 2>/dev/null || echo sat_nex_A_SIGNED_0_B_SIGNED_0_A_WIDTH_1_B_WIDTH_5_Y_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_nex_A_SIGNED_0_B_SIGNED_1_A_WIDTH_1_B_WIDTH_5_Y_WIDTH_3.v; hierarchy -top sat_nex_A_SIGNED_0_B_SIGNED_1_A_WIDTH_1_B_WIDTH_5_Y_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_nex_A_SIGNED_0_B_SIGNED_1_A_WIDTH_1_B_WIDTH_5_Y_WIDTH_3' -q -q 2>/dev/null || echo sat_nex_A_SIGNED_0_B_SIGNED_1_A_WIDTH_1_B_WIDTH_5_Y_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_nex_A_SIGNED_1_B_SIGNED_0_A_WIDTH_1_B_WIDTH_5_Y_WIDTH_3.v; hierarchy -top sat_nex_A_SIGNED_1_B_SIGNED_0_A_WIDTH_1_B_WIDTH_5_Y_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_nex_A_SIGNED_1_B_SIGNED_0_A_WIDTH_1_B_WIDTH_5_Y_WIDTH_3' -q -q 2>/dev/null || echo sat_nex_A_SIGNED_1_B_SIGNED_0_A_WIDTH_1_B_WIDTH_5_Y_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_nex_A_SIGNED_1_B_SIGNED_1_A_WIDTH_1_B_WIDTH_5_Y_WIDTH_3.v; hierarchy -top sat_nex_A_SIGNED_1_B_SIGNED_1_A_WIDTH_1_B_WIDTH_5_Y_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_nex_A_SIGNED_1_B_SIGNED_1_A_WIDTH_1_B_WIDTH_5_Y_WIDTH_3' -q -q 2>/dev/null || echo sat_nex_A_SIGNED_1_B_SIGNED_1_A_WIDTH_1_B_WIDTH_5_Y_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_nex_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_8_Y_WIDTH_9.v; hierarchy -top sat_nex_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_8_Y_WIDTH_9; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_nex_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_8_Y_WIDTH_9' -q -q 2>/dev/null || echo sat_nex_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_8_Y_WIDTH_9 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_nex_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_8_Y_WIDTH_9.v; hierarchy -top sat_nex_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_8_Y_WIDTH_9; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_nex_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_8_Y_WIDTH_9' -q -q 2>/dev/null || echo sat_nex_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_8_Y_WIDTH_9 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_nex_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_8_Y_WIDTH_9.v; hierarchy -top sat_nex_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_8_Y_WIDTH_9; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_nex_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_8_Y_WIDTH_9' -q -q 2>/dev/null || echo sat_nex_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_8_Y_WIDTH_9 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_nex_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_8_Y_WIDTH_9.v; hierarchy -top sat_nex_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_8_Y_WIDTH_9; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_nex_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_8_Y_WIDTH_9' -q -q 2>/dev/null || echo sat_nex_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_8_Y_WIDTH_9 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_nex_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_7_Y_WIDTH_2.v; hierarchy -top sat_nex_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_7_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_nex_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_7_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_nex_A_SIGNED_0_B_SIGNED_0_A_WIDTH_3_B_WIDTH_7_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_nex_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_7_Y_WIDTH_2.v; hierarchy -top sat_nex_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_7_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_nex_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_7_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_nex_A_SIGNED_0_B_SIGNED_1_A_WIDTH_3_B_WIDTH_7_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_nex_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_7_Y_WIDTH_2.v; hierarchy -top sat_nex_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_7_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_nex_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_7_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_nex_A_SIGNED_1_B_SIGNED_0_A_WIDTH_3_B_WIDTH_7_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_nex_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_7_Y_WIDTH_2.v; hierarchy -top sat_nex_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_7_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_nex_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_7_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_nex_A_SIGNED_1_B_SIGNED_1_A_WIDTH_3_B_WIDTH_7_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_nex_A_SIGNED_0_B_SIGNED_0_A_WIDTH_10_B_WIDTH_2_Y_WIDTH_2.v; hierarchy -top sat_nex_A_SIGNED_0_B_SIGNED_0_A_WIDTH_10_B_WIDTH_2_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_nex_A_SIGNED_0_B_SIGNED_0_A_WIDTH_10_B_WIDTH_2_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_nex_A_SIGNED_0_B_SIGNED_0_A_WIDTH_10_B_WIDTH_2_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_nex_A_SIGNED_0_B_SIGNED_1_A_WIDTH_10_B_WIDTH_2_Y_WIDTH_2.v; hierarchy -top sat_nex_A_SIGNED_0_B_SIGNED_1_A_WIDTH_10_B_WIDTH_2_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_nex_A_SIGNED_0_B_SIGNED_1_A_WIDTH_10_B_WIDTH_2_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_nex_A_SIGNED_0_B_SIGNED_1_A_WIDTH_10_B_WIDTH_2_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_nex_A_SIGNED_1_B_SIGNED_0_A_WIDTH_10_B_WIDTH_2_Y_WIDTH_2.v; hierarchy -top sat_nex_A_SIGNED_1_B_SIGNED_0_A_WIDTH_10_B_WIDTH_2_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_nex_A_SIGNED_1_B_SIGNED_0_A_WIDTH_10_B_WIDTH_2_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_nex_A_SIGNED_1_B_SIGNED_0_A_WIDTH_10_B_WIDTH_2_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_nex_A_SIGNED_1_B_SIGNED_1_A_WIDTH_10_B_WIDTH_2_Y_WIDTH_2.v; hierarchy -top sat_nex_A_SIGNED_1_B_SIGNED_1_A_WIDTH_10_B_WIDTH_2_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_nex_A_SIGNED_1_B_SIGNED_1_A_WIDTH_10_B_WIDTH_2_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_nex_A_SIGNED_1_B_SIGNED_1_A_WIDTH_10_B_WIDTH_2_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_nex_A_SIGNED_0_B_SIGNED_0_A_WIDTH_1_B_WIDTH_6_Y_WIDTH_7.v; hierarchy -top sat_nex_A_SIGNED_0_B_SIGNED_0_A_WIDTH_1_B_WIDTH_6_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_nex_A_SIGNED_0_B_SIGNED_0_A_WIDTH_1_B_WIDTH_6_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_nex_A_SIGNED_0_B_SIGNED_0_A_WIDTH_1_B_WIDTH_6_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_nex_A_SIGNED_0_B_SIGNED_1_A_WIDTH_1_B_WIDTH_6_Y_WIDTH_7.v; hierarchy -top sat_nex_A_SIGNED_0_B_SIGNED_1_A_WIDTH_1_B_WIDTH_6_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_nex_A_SIGNED_0_B_SIGNED_1_A_WIDTH_1_B_WIDTH_6_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_nex_A_SIGNED_0_B_SIGNED_1_A_WIDTH_1_B_WIDTH_6_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_nex_A_SIGNED_1_B_SIGNED_0_A_WIDTH_1_B_WIDTH_6_Y_WIDTH_7.v; hierarchy -top sat_nex_A_SIGNED_1_B_SIGNED_0_A_WIDTH_1_B_WIDTH_6_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_nex_A_SIGNED_1_B_SIGNED_0_A_WIDTH_1_B_WIDTH_6_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_nex_A_SIGNED_1_B_SIGNED_0_A_WIDTH_1_B_WIDTH_6_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_nex_A_SIGNED_1_B_SIGNED_1_A_WIDTH_1_B_WIDTH_6_Y_WIDTH_7.v; hierarchy -top sat_nex_A_SIGNED_1_B_SIGNED_1_A_WIDTH_1_B_WIDTH_6_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_nex_A_SIGNED_1_B_SIGNED_1_A_WIDTH_1_B_WIDTH_6_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_nex_A_SIGNED_1_B_SIGNED_1_A_WIDTH_1_B_WIDTH_6_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_nex_A_SIGNED_0_B_SIGNED_0_A_WIDTH_8_B_WIDTH_10_Y_WIDTH_2.v; hierarchy -top sat_nex_A_SIGNED_0_B_SIGNED_0_A_WIDTH_8_B_WIDTH_10_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_nex_A_SIGNED_0_B_SIGNED_0_A_WIDTH_8_B_WIDTH_10_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_nex_A_SIGNED_0_B_SIGNED_0_A_WIDTH_8_B_WIDTH_10_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_nex_A_SIGNED_0_B_SIGNED_1_A_WIDTH_8_B_WIDTH_10_Y_WIDTH_2.v; hierarchy -top sat_nex_A_SIGNED_0_B_SIGNED_1_A_WIDTH_8_B_WIDTH_10_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_nex_A_SIGNED_0_B_SIGNED_1_A_WIDTH_8_B_WIDTH_10_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_nex_A_SIGNED_0_B_SIGNED_1_A_WIDTH_8_B_WIDTH_10_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_nex_A_SIGNED_1_B_SIGNED_0_A_WIDTH_8_B_WIDTH_10_Y_WIDTH_2.v; hierarchy -top sat_nex_A_SIGNED_1_B_SIGNED_0_A_WIDTH_8_B_WIDTH_10_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_nex_A_SIGNED_1_B_SIGNED_0_A_WIDTH_8_B_WIDTH_10_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_nex_A_SIGNED_1_B_SIGNED_0_A_WIDTH_8_B_WIDTH_10_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_nex_A_SIGNED_1_B_SIGNED_1_A_WIDTH_8_B_WIDTH_10_Y_WIDTH_2.v; hierarchy -top sat_nex_A_SIGNED_1_B_SIGNED_1_A_WIDTH_8_B_WIDTH_10_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_nex_A_SIGNED_1_B_SIGNED_1_A_WIDTH_8_B_WIDTH_10_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_nex_A_SIGNED_1_B_SIGNED_1_A_WIDTH_8_B_WIDTH_10_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_nex_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_9.v; hierarchy -top sat_nex_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_9; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_nex_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_9' -q -q 2>/dev/null || echo sat_nex_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_9 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_nex_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_9.v; hierarchy -top sat_nex_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_9; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_nex_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_9' -q -q 2>/dev/null || echo sat_nex_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_9 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_nex_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_9.v; hierarchy -top sat_nex_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_9; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_nex_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_9' -q -q 2>/dev/null || echo sat_nex_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_9 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_nex_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_9.v; hierarchy -top sat_nex_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_9; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_nex_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_9' -q -q 2>/dev/null || echo sat_nex_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_9 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_nex_A_SIGNED_0_B_SIGNED_0_A_WIDTH_8_B_WIDTH_2_Y_WIDTH_2.v; hierarchy -top sat_nex_A_SIGNED_0_B_SIGNED_0_A_WIDTH_8_B_WIDTH_2_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_nex_A_SIGNED_0_B_SIGNED_0_A_WIDTH_8_B_WIDTH_2_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_nex_A_SIGNED_0_B_SIGNED_0_A_WIDTH_8_B_WIDTH_2_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_nex_A_SIGNED_0_B_SIGNED_1_A_WIDTH_8_B_WIDTH_2_Y_WIDTH_2.v; hierarchy -top sat_nex_A_SIGNED_0_B_SIGNED_1_A_WIDTH_8_B_WIDTH_2_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_nex_A_SIGNED_0_B_SIGNED_1_A_WIDTH_8_B_WIDTH_2_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_nex_A_SIGNED_0_B_SIGNED_1_A_WIDTH_8_B_WIDTH_2_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_nex_A_SIGNED_1_B_SIGNED_0_A_WIDTH_8_B_WIDTH_2_Y_WIDTH_2.v; hierarchy -top sat_nex_A_SIGNED_1_B_SIGNED_0_A_WIDTH_8_B_WIDTH_2_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_nex_A_SIGNED_1_B_SIGNED_0_A_WIDTH_8_B_WIDTH_2_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_nex_A_SIGNED_1_B_SIGNED_0_A_WIDTH_8_B_WIDTH_2_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_nex_A_SIGNED_1_B_SIGNED_1_A_WIDTH_8_B_WIDTH_2_Y_WIDTH_2.v; hierarchy -top sat_nex_A_SIGNED_1_B_SIGNED_1_A_WIDTH_8_B_WIDTH_2_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_nex_A_SIGNED_1_B_SIGNED_1_A_WIDTH_8_B_WIDTH_2_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_nex_A_SIGNED_1_B_SIGNED_1_A_WIDTH_8_B_WIDTH_2_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_nex_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_6.v; hierarchy -top sat_nex_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_nex_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_nex_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_nex_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_6.v; hierarchy -top sat_nex_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_nex_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_nex_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_nex_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_6.v; hierarchy -top sat_nex_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_nex_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_nex_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_nex_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_6.v; hierarchy -top sat_nex_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_nex_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_nex_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_9_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_nex_A_SIGNED_0_B_SIGNED_0_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_1.v; hierarchy -top sat_nex_A_SIGNED_0_B_SIGNED_0_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_nex_A_SIGNED_0_B_SIGNED_0_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_nex_A_SIGNED_0_B_SIGNED_0_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_nex_A_SIGNED_0_B_SIGNED_1_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_1.v; hierarchy -top sat_nex_A_SIGNED_0_B_SIGNED_1_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_nex_A_SIGNED_0_B_SIGNED_1_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_nex_A_SIGNED_0_B_SIGNED_1_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_nex_A_SIGNED_1_B_SIGNED_0_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_1.v; hierarchy -top sat_nex_A_SIGNED_1_B_SIGNED_0_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_nex_A_SIGNED_1_B_SIGNED_0_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_nex_A_SIGNED_1_B_SIGNED_0_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_nex_A_SIGNED_1_B_SIGNED_1_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_1.v; hierarchy -top sat_nex_A_SIGNED_1_B_SIGNED_1_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_nex_A_SIGNED_1_B_SIGNED_1_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_nex_A_SIGNED_1_B_SIGNED_1_A_WIDTH_4_B_WIDTH_9_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_nex_A_SIGNED_0_B_SIGNED_0_A_WIDTH_10_B_WIDTH_6_Y_WIDTH_8.v; hierarchy -top sat_nex_A_SIGNED_0_B_SIGNED_0_A_WIDTH_10_B_WIDTH_6_Y_WIDTH_8; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_nex_A_SIGNED_0_B_SIGNED_0_A_WIDTH_10_B_WIDTH_6_Y_WIDTH_8' -q -q 2>/dev/null || echo sat_nex_A_SIGNED_0_B_SIGNED_0_A_WIDTH_10_B_WIDTH_6_Y_WIDTH_8 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_nex_A_SIGNED_0_B_SIGNED_1_A_WIDTH_10_B_WIDTH_6_Y_WIDTH_8.v; hierarchy -top sat_nex_A_SIGNED_0_B_SIGNED_1_A_WIDTH_10_B_WIDTH_6_Y_WIDTH_8; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_nex_A_SIGNED_0_B_SIGNED_1_A_WIDTH_10_B_WIDTH_6_Y_WIDTH_8' -q -q 2>/dev/null || echo sat_nex_A_SIGNED_0_B_SIGNED_1_A_WIDTH_10_B_WIDTH_6_Y_WIDTH_8 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_nex_A_SIGNED_1_B_SIGNED_0_A_WIDTH_10_B_WIDTH_6_Y_WIDTH_8.v; hierarchy -top sat_nex_A_SIGNED_1_B_SIGNED_0_A_WIDTH_10_B_WIDTH_6_Y_WIDTH_8; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_nex_A_SIGNED_1_B_SIGNED_0_A_WIDTH_10_B_WIDTH_6_Y_WIDTH_8' -q -q 2>/dev/null || echo sat_nex_A_SIGNED_1_B_SIGNED_0_A_WIDTH_10_B_WIDTH_6_Y_WIDTH_8 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_nex_A_SIGNED_1_B_SIGNED_1_A_WIDTH_10_B_WIDTH_6_Y_WIDTH_8.v; hierarchy -top sat_nex_A_SIGNED_1_B_SIGNED_1_A_WIDTH_10_B_WIDTH_6_Y_WIDTH_8; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_nex_A_SIGNED_1_B_SIGNED_1_A_WIDTH_10_B_WIDTH_6_Y_WIDTH_8' -q -q 2>/dev/null || echo sat_nex_A_SIGNED_1_B_SIGNED_1_A_WIDTH_10_B_WIDTH_6_Y_WIDTH_8 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_nex_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_3.v; hierarchy -top sat_nex_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_nex_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_3' -q -q 2>/dev/null || echo sat_nex_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_nex_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_3.v; hierarchy -top sat_nex_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_nex_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_3' -q -q 2>/dev/null || echo sat_nex_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_nex_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_3.v; hierarchy -top sat_nex_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_nex_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_3' -q -q 2>/dev/null || echo sat_nex_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_nex_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_3.v; hierarchy -top sat_nex_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_nex_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_3' -q -q 2>/dev/null || echo sat_nex_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_8_Y_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_nex_A_SIGNED_0_B_SIGNED_0_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_5.v; hierarchy -top sat_nex_A_SIGNED_0_B_SIGNED_0_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_5; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_nex_A_SIGNED_0_B_SIGNED_0_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_5' -q -q 2>/dev/null || echo sat_nex_A_SIGNED_0_B_SIGNED_0_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_5 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_nex_A_SIGNED_0_B_SIGNED_1_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_5.v; hierarchy -top sat_nex_A_SIGNED_0_B_SIGNED_1_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_5; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_nex_A_SIGNED_0_B_SIGNED_1_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_5' -q -q 2>/dev/null || echo sat_nex_A_SIGNED_0_B_SIGNED_1_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_5 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_nex_A_SIGNED_1_B_SIGNED_0_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_5.v; hierarchy -top sat_nex_A_SIGNED_1_B_SIGNED_0_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_5; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_nex_A_SIGNED_1_B_SIGNED_0_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_5' -q -q 2>/dev/null || echo sat_nex_A_SIGNED_1_B_SIGNED_0_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_5 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_nex_A_SIGNED_1_B_SIGNED_1_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_5.v; hierarchy -top sat_nex_A_SIGNED_1_B_SIGNED_1_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_5; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_nex_A_SIGNED_1_B_SIGNED_1_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_5' -q -q 2>/dev/null || echo sat_nex_A_SIGNED_1_B_SIGNED_1_A_WIDTH_9_B_WIDTH_2_Y_WIDTH_5 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_nex_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_7_Y_WIDTH_7.v; hierarchy -top sat_nex_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_7_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_nex_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_7_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_nex_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_7_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_nex_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_7_Y_WIDTH_7.v; hierarchy -top sat_nex_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_7_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_nex_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_7_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_nex_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_7_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_nex_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_7_Y_WIDTH_7.v; hierarchy -top sat_nex_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_7_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_nex_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_7_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_nex_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_7_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_nex_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_7_Y_WIDTH_7.v; hierarchy -top sat_nex_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_7_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_nex_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_7_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_nex_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_7_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_nex_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_1_Y_WIDTH_1.v; hierarchy -top sat_nex_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_1_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_nex_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_1_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_nex_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_1_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_nex_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_1_Y_WIDTH_1.v; hierarchy -top sat_nex_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_1_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_nex_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_1_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_nex_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_1_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_nex_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_1_Y_WIDTH_1.v; hierarchy -top sat_nex_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_1_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_nex_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_1_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_nex_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_1_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_nex_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_1_Y_WIDTH_1.v; hierarchy -top sat_nex_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_1_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_nex_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_1_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_nex_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_1_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_nex_A_SIGNED_0_B_SIGNED_0_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_7.v; hierarchy -top sat_nex_A_SIGNED_0_B_SIGNED_0_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_nex_A_SIGNED_0_B_SIGNED_0_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_nex_A_SIGNED_0_B_SIGNED_0_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_nex_A_SIGNED_0_B_SIGNED_1_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_7.v; hierarchy -top sat_nex_A_SIGNED_0_B_SIGNED_1_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_nex_A_SIGNED_0_B_SIGNED_1_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_nex_A_SIGNED_0_B_SIGNED_1_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_nex_A_SIGNED_1_B_SIGNED_0_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_7.v; hierarchy -top sat_nex_A_SIGNED_1_B_SIGNED_0_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_nex_A_SIGNED_1_B_SIGNED_0_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_nex_A_SIGNED_1_B_SIGNED_0_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_nex_A_SIGNED_1_B_SIGNED_1_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_7.v; hierarchy -top sat_nex_A_SIGNED_1_B_SIGNED_1_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_nex_A_SIGNED_1_B_SIGNED_1_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_nex_A_SIGNED_1_B_SIGNED_1_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_nex_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_7.v; hierarchy -top sat_nex_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_nex_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_nex_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_nex_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_7.v; hierarchy -top sat_nex_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_nex_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_nex_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_nex_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_7.v; hierarchy -top sat_nex_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_nex_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_nex_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_nex_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_7.v; hierarchy -top sat_nex_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_nex_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_nex_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_nex_A_SIGNED_0_B_SIGNED_0_A_WIDTH_8_B_WIDTH_9_Y_WIDTH_8.v; hierarchy -top sat_nex_A_SIGNED_0_B_SIGNED_0_A_WIDTH_8_B_WIDTH_9_Y_WIDTH_8; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_nex_A_SIGNED_0_B_SIGNED_0_A_WIDTH_8_B_WIDTH_9_Y_WIDTH_8' -q -q 2>/dev/null || echo sat_nex_A_SIGNED_0_B_SIGNED_0_A_WIDTH_8_B_WIDTH_9_Y_WIDTH_8 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_nex_A_SIGNED_0_B_SIGNED_1_A_WIDTH_8_B_WIDTH_9_Y_WIDTH_8.v; hierarchy -top sat_nex_A_SIGNED_0_B_SIGNED_1_A_WIDTH_8_B_WIDTH_9_Y_WIDTH_8; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_nex_A_SIGNED_0_B_SIGNED_1_A_WIDTH_8_B_WIDTH_9_Y_WIDTH_8' -q -q 2>/dev/null || echo sat_nex_A_SIGNED_0_B_SIGNED_1_A_WIDTH_8_B_WIDTH_9_Y_WIDTH_8 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_nex_A_SIGNED_1_B_SIGNED_0_A_WIDTH_8_B_WIDTH_9_Y_WIDTH_8.v; hierarchy -top sat_nex_A_SIGNED_1_B_SIGNED_0_A_WIDTH_8_B_WIDTH_9_Y_WIDTH_8; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_nex_A_SIGNED_1_B_SIGNED_0_A_WIDTH_8_B_WIDTH_9_Y_WIDTH_8' -q -q 2>/dev/null || echo sat_nex_A_SIGNED_1_B_SIGNED_0_A_WIDTH_8_B_WIDTH_9_Y_WIDTH_8 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_nex_A_SIGNED_1_B_SIGNED_1_A_WIDTH_8_B_WIDTH_9_Y_WIDTH_8.v; hierarchy -top sat_nex_A_SIGNED_1_B_SIGNED_1_A_WIDTH_8_B_WIDTH_9_Y_WIDTH_8; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_nex_A_SIGNED_1_B_SIGNED_1_A_WIDTH_8_B_WIDTH_9_Y_WIDTH_8' -q -q 2>/dev/null || echo sat_nex_A_SIGNED_1_B_SIGNED_1_A_WIDTH_8_B_WIDTH_9_Y_WIDTH_8 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_nex_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_5_Y_WIDTH_7.v; hierarchy -top sat_nex_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_5_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_nex_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_5_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_nex_A_SIGNED_0_B_SIGNED_0_A_WIDTH_2_B_WIDTH_5_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_nex_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_5_Y_WIDTH_7.v; hierarchy -top sat_nex_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_5_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_nex_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_5_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_nex_A_SIGNED_0_B_SIGNED_1_A_WIDTH_2_B_WIDTH_5_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_nex_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_5_Y_WIDTH_7.v; hierarchy -top sat_nex_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_5_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_nex_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_5_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_nex_A_SIGNED_1_B_SIGNED_0_A_WIDTH_2_B_WIDTH_5_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_nex_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_5_Y_WIDTH_7.v; hierarchy -top sat_nex_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_5_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_nex_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_5_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_nex_A_SIGNED_1_B_SIGNED_1_A_WIDTH_2_B_WIDTH_5_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_nex_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_4.v; hierarchy -top sat_nex_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_nex_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_nex_A_SIGNED_0_B_SIGNED_0_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_nex_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_4.v; hierarchy -top sat_nex_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_nex_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_nex_A_SIGNED_0_B_SIGNED_1_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_nex_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_4.v; hierarchy -top sat_nex_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_nex_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_nex_A_SIGNED_1_B_SIGNED_0_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_nex_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_4.v; hierarchy -top sat_nex_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_nex_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_nex_A_SIGNED_1_B_SIGNED_1_A_WIDTH_6_B_WIDTH_4_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_nex_A_SIGNED_0_B_SIGNED_0_A_WIDTH_9_B_WIDTH_4_Y_WIDTH_7.v; hierarchy -top sat_nex_A_SIGNED_0_B_SIGNED_0_A_WIDTH_9_B_WIDTH_4_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_nex_A_SIGNED_0_B_SIGNED_0_A_WIDTH_9_B_WIDTH_4_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_nex_A_SIGNED_0_B_SIGNED_0_A_WIDTH_9_B_WIDTH_4_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_nex_A_SIGNED_0_B_SIGNED_1_A_WIDTH_9_B_WIDTH_4_Y_WIDTH_7.v; hierarchy -top sat_nex_A_SIGNED_0_B_SIGNED_1_A_WIDTH_9_B_WIDTH_4_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_nex_A_SIGNED_0_B_SIGNED_1_A_WIDTH_9_B_WIDTH_4_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_nex_A_SIGNED_0_B_SIGNED_1_A_WIDTH_9_B_WIDTH_4_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_nex_A_SIGNED_1_B_SIGNED_0_A_WIDTH_9_B_WIDTH_4_Y_WIDTH_7.v; hierarchy -top sat_nex_A_SIGNED_1_B_SIGNED_0_A_WIDTH_9_B_WIDTH_4_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_nex_A_SIGNED_1_B_SIGNED_0_A_WIDTH_9_B_WIDTH_4_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_nex_A_SIGNED_1_B_SIGNED_0_A_WIDTH_9_B_WIDTH_4_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_nex_A_SIGNED_1_B_SIGNED_1_A_WIDTH_9_B_WIDTH_4_Y_WIDTH_7.v; hierarchy -top sat_nex_A_SIGNED_1_B_SIGNED_1_A_WIDTH_9_B_WIDTH_4_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_nex_A_SIGNED_1_B_SIGNED_1_A_WIDTH_9_B_WIDTH_4_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_nex_A_SIGNED_1_B_SIGNED_1_A_WIDTH_9_B_WIDTH_4_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_nex_A_SIGNED_0_B_SIGNED_0_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_9.v; hierarchy -top sat_nex_A_SIGNED_0_B_SIGNED_0_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_9; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_nex_A_SIGNED_0_B_SIGNED_0_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_9' -q -q 2>/dev/null || echo sat_nex_A_SIGNED_0_B_SIGNED_0_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_9 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_nex_A_SIGNED_0_B_SIGNED_1_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_9.v; hierarchy -top sat_nex_A_SIGNED_0_B_SIGNED_1_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_9; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_nex_A_SIGNED_0_B_SIGNED_1_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_9' -q -q 2>/dev/null || echo sat_nex_A_SIGNED_0_B_SIGNED_1_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_9 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_nex_A_SIGNED_1_B_SIGNED_0_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_9.v; hierarchy -top sat_nex_A_SIGNED_1_B_SIGNED_0_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_9; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_nex_A_SIGNED_1_B_SIGNED_0_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_9' -q -q 2>/dev/null || echo sat_nex_A_SIGNED_1_B_SIGNED_0_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_9 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_nex_A_SIGNED_1_B_SIGNED_1_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_9.v; hierarchy -top sat_nex_A_SIGNED_1_B_SIGNED_1_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_9; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_nex_A_SIGNED_1_B_SIGNED_1_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_9' -q -q 2>/dev/null || echo sat_nex_A_SIGNED_1_B_SIGNED_1_A_WIDTH_7_B_WIDTH_3_Y_WIDTH_9 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_nex_A_SIGNED_0_B_SIGNED_0_A_WIDTH_4_B_WIDTH_8_Y_WIDTH_10.v; hierarchy -top sat_nex_A_SIGNED_0_B_SIGNED_0_A_WIDTH_4_B_WIDTH_8_Y_WIDTH_10; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_nex_A_SIGNED_0_B_SIGNED_0_A_WIDTH_4_B_WIDTH_8_Y_WIDTH_10' -q -q 2>/dev/null || echo sat_nex_A_SIGNED_0_B_SIGNED_0_A_WIDTH_4_B_WIDTH_8_Y_WIDTH_10 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_nex_A_SIGNED_0_B_SIGNED_1_A_WIDTH_4_B_WIDTH_8_Y_WIDTH_10.v; hierarchy -top sat_nex_A_SIGNED_0_B_SIGNED_1_A_WIDTH_4_B_WIDTH_8_Y_WIDTH_10; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_nex_A_SIGNED_0_B_SIGNED_1_A_WIDTH_4_B_WIDTH_8_Y_WIDTH_10' -q -q 2>/dev/null || echo sat_nex_A_SIGNED_0_B_SIGNED_1_A_WIDTH_4_B_WIDTH_8_Y_WIDTH_10 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_nex_A_SIGNED_1_B_SIGNED_0_A_WIDTH_4_B_WIDTH_8_Y_WIDTH_10.v; hierarchy -top sat_nex_A_SIGNED_1_B_SIGNED_0_A_WIDTH_4_B_WIDTH_8_Y_WIDTH_10; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_nex_A_SIGNED_1_B_SIGNED_0_A_WIDTH_4_B_WIDTH_8_Y_WIDTH_10' -q -q 2>/dev/null || echo sat_nex_A_SIGNED_1_B_SIGNED_0_A_WIDTH_4_B_WIDTH_8_Y_WIDTH_10 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_nex_A_SIGNED_1_B_SIGNED_1_A_WIDTH_4_B_WIDTH_8_Y_WIDTH_10.v; hierarchy -top sat_nex_A_SIGNED_1_B_SIGNED_1_A_WIDTH_4_B_WIDTH_8_Y_WIDTH_10; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_nex_A_SIGNED_1_B_SIGNED_1_A_WIDTH_4_B_WIDTH_8_Y_WIDTH_10' -q -q 2>/dev/null || echo sat_nex_A_SIGNED_1_B_SIGNED_1_A_WIDTH_4_B_WIDTH_8_Y_WIDTH_10 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_fa_WIDTH_1.v; hierarchy -top sat_fa_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_fa_WIDTH_1' -q -q 2>/dev/null || echo sat_fa_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_fa_WIDTH_2.v; hierarchy -top sat_fa_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_fa_WIDTH_2' -q -q 2>/dev/null || echo sat_fa_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_fa_WIDTH_3.v; hierarchy -top sat_fa_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_fa_WIDTH_3' -q -q 2>/dev/null || echo sat_fa_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_fa_WIDTH_4.v; hierarchy -top sat_fa_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_fa_WIDTH_4' -q -q 2>/dev/null || echo sat_fa_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_fa_WIDTH_5.v; hierarchy -top sat_fa_WIDTH_5; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_fa_WIDTH_5' -q -q 2>/dev/null || echo sat_fa_WIDTH_5 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_fa_WIDTH_6.v; hierarchy -top sat_fa_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_fa_WIDTH_6' -q -q 2>/dev/null || echo sat_fa_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_fa_WIDTH_7.v; hierarchy -top sat_fa_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_fa_WIDTH_7' -q -q 2>/dev/null || echo sat_fa_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_fa_WIDTH_8.v; hierarchy -top sat_fa_WIDTH_8; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_fa_WIDTH_8' -q -q 2>/dev/null || echo sat_fa_WIDTH_8 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_fa_WIDTH_9.v; hierarchy -top sat_fa_WIDTH_9; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_fa_WIDTH_9' -q -q 2>/dev/null || echo sat_fa_WIDTH_9 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_lcu_WIDTH_1.v; hierarchy -top sat_lcu_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_lcu_WIDTH_1' -q -q 2>/dev/null || echo sat_lcu_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_lcu_WIDTH_2.v; hierarchy -top sat_lcu_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_lcu_WIDTH_2' -q -q 2>/dev/null || echo sat_lcu_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_lcu_WIDTH_3.v; hierarchy -top sat_lcu_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_lcu_WIDTH_3' -q -q 2>/dev/null || echo sat_lcu_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_lcu_WIDTH_4.v; hierarchy -top sat_lcu_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_lcu_WIDTH_4' -q -q 2>/dev/null || echo sat_lcu_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_lcu_WIDTH_5.v; hierarchy -top sat_lcu_WIDTH_5; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_lcu_WIDTH_5' -q -q 2>/dev/null || echo sat_lcu_WIDTH_5 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_lcu_WIDTH_6.v; hierarchy -top sat_lcu_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_lcu_WIDTH_6' -q -q 2>/dev/null || echo sat_lcu_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_lcu_WIDTH_7.v; hierarchy -top sat_lcu_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_lcu_WIDTH_7' -q -q 2>/dev/null || echo sat_lcu_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_lcu_WIDTH_8.v; hierarchy -top sat_lcu_WIDTH_8; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_lcu_WIDTH_8' -q -q 2>/dev/null || echo sat_lcu_WIDTH_8 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_lcu_WIDTH_9.v; hierarchy -top sat_lcu_WIDTH_9; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_lcu_WIDTH_9' -q -q 2>/dev/null || echo sat_lcu_WIDTH_9 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_slice_OFFSET_7_A_WIDTH_10_Y_WIDTH_3.v; hierarchy -top sat_slice_OFFSET_7_A_WIDTH_10_Y_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_slice_OFFSET_7_A_WIDTH_10_Y_WIDTH_3' -q -q 2>/dev/null || echo sat_slice_OFFSET_7_A_WIDTH_10_Y_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_slice_OFFSET_2_A_WIDTH_2_Y_WIDTH_8.v; hierarchy -top sat_slice_OFFSET_2_A_WIDTH_2_Y_WIDTH_8; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_slice_OFFSET_2_A_WIDTH_2_Y_WIDTH_8' -q -q 2>/dev/null || echo sat_slice_OFFSET_2_A_WIDTH_2_Y_WIDTH_8 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_slice_OFFSET_1_A_WIDTH_7_Y_WIDTH_8.v; hierarchy -top sat_slice_OFFSET_1_A_WIDTH_7_Y_WIDTH_8; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_slice_OFFSET_1_A_WIDTH_7_Y_WIDTH_8' -q -q 2>/dev/null || echo sat_slice_OFFSET_1_A_WIDTH_7_Y_WIDTH_8 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_slice_OFFSET_9_A_WIDTH_5_Y_WIDTH_5.v; hierarchy -top sat_slice_OFFSET_9_A_WIDTH_5_Y_WIDTH_5; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_slice_OFFSET_9_A_WIDTH_5_Y_WIDTH_5' -q -q 2>/dev/null || echo sat_slice_OFFSET_9_A_WIDTH_5_Y_WIDTH_5 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_slice_OFFSET_5_A_WIDTH_9_Y_WIDTH_8.v; hierarchy -top sat_slice_OFFSET_5_A_WIDTH_9_Y_WIDTH_8; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_slice_OFFSET_5_A_WIDTH_9_Y_WIDTH_8' -q -q 2>/dev/null || echo sat_slice_OFFSET_5_A_WIDTH_9_Y_WIDTH_8 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_slice_OFFSET_3_A_WIDTH_9_Y_WIDTH_1.v; hierarchy -top sat_slice_OFFSET_3_A_WIDTH_9_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_slice_OFFSET_3_A_WIDTH_9_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_slice_OFFSET_3_A_WIDTH_9_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_slice_OFFSET_2_A_WIDTH_4_Y_WIDTH_8.v; hierarchy -top sat_slice_OFFSET_2_A_WIDTH_4_Y_WIDTH_8; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_slice_OFFSET_2_A_WIDTH_4_Y_WIDTH_8' -q -q 2>/dev/null || echo sat_slice_OFFSET_2_A_WIDTH_4_Y_WIDTH_8 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_slice_OFFSET_10_A_WIDTH_1_Y_WIDTH_10.v; hierarchy -top sat_slice_OFFSET_10_A_WIDTH_1_Y_WIDTH_10; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_slice_OFFSET_10_A_WIDTH_1_Y_WIDTH_10' -q -q 2>/dev/null || echo sat_slice_OFFSET_10_A_WIDTH_1_Y_WIDTH_10 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_slice_OFFSET_7_A_WIDTH_1_Y_WIDTH_8.v; hierarchy -top sat_slice_OFFSET_7_A_WIDTH_1_Y_WIDTH_8; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_slice_OFFSET_7_A_WIDTH_1_Y_WIDTH_8' -q -q 2>/dev/null || echo sat_slice_OFFSET_7_A_WIDTH_1_Y_WIDTH_8 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_slice_OFFSET_2_A_WIDTH_9_Y_WIDTH_4.v; hierarchy -top sat_slice_OFFSET_2_A_WIDTH_9_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_slice_OFFSET_2_A_WIDTH_9_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_slice_OFFSET_2_A_WIDTH_9_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_slice_OFFSET_2_A_WIDTH_6_Y_WIDTH_6.v; hierarchy -top sat_slice_OFFSET_2_A_WIDTH_6_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_slice_OFFSET_2_A_WIDTH_6_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_slice_OFFSET_2_A_WIDTH_6_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_slice_OFFSET_1_A_WIDTH_10_Y_WIDTH_6.v; hierarchy -top sat_slice_OFFSET_1_A_WIDTH_10_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_slice_OFFSET_1_A_WIDTH_10_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_slice_OFFSET_1_A_WIDTH_10_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_slice_OFFSET_6_A_WIDTH_9_Y_WIDTH_7.v; hierarchy -top sat_slice_OFFSET_6_A_WIDTH_9_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_slice_OFFSET_6_A_WIDTH_9_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_slice_OFFSET_6_A_WIDTH_9_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_slice_OFFSET_5_A_WIDTH_5_Y_WIDTH_9.v; hierarchy -top sat_slice_OFFSET_5_A_WIDTH_5_Y_WIDTH_9; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_slice_OFFSET_5_A_WIDTH_5_Y_WIDTH_9' -q -q 2>/dev/null || echo sat_slice_OFFSET_5_A_WIDTH_5_Y_WIDTH_9 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_slice_OFFSET_5_A_WIDTH_1_Y_WIDTH_8.v; hierarchy -top sat_slice_OFFSET_5_A_WIDTH_1_Y_WIDTH_8; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_slice_OFFSET_5_A_WIDTH_1_Y_WIDTH_8' -q -q 2>/dev/null || echo sat_slice_OFFSET_5_A_WIDTH_1_Y_WIDTH_8 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_slice_OFFSET_10_A_WIDTH_3_Y_WIDTH_2.v; hierarchy -top sat_slice_OFFSET_10_A_WIDTH_3_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_slice_OFFSET_10_A_WIDTH_3_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_slice_OFFSET_10_A_WIDTH_3_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_slice_OFFSET_7_A_WIDTH_5_Y_WIDTH_10.v; hierarchy -top sat_slice_OFFSET_7_A_WIDTH_5_Y_WIDTH_10; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_slice_OFFSET_7_A_WIDTH_5_Y_WIDTH_10' -q -q 2>/dev/null || echo sat_slice_OFFSET_7_A_WIDTH_5_Y_WIDTH_10 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_slice_OFFSET_3_A_WIDTH_8_Y_WIDTH_7.v; hierarchy -top sat_slice_OFFSET_3_A_WIDTH_8_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_slice_OFFSET_3_A_WIDTH_8_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_slice_OFFSET_3_A_WIDTH_8_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_slice_OFFSET_8_A_WIDTH_1_Y_WIDTH_6.v; hierarchy -top sat_slice_OFFSET_8_A_WIDTH_1_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_slice_OFFSET_8_A_WIDTH_1_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_slice_OFFSET_8_A_WIDTH_1_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_slice_OFFSET_1_A_WIDTH_10_Y_WIDTH_2.v; hierarchy -top sat_slice_OFFSET_1_A_WIDTH_10_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_slice_OFFSET_1_A_WIDTH_10_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_slice_OFFSET_1_A_WIDTH_10_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_slice_OFFSET_2_A_WIDTH_8_Y_WIDTH_2.v; hierarchy -top sat_slice_OFFSET_2_A_WIDTH_8_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_slice_OFFSET_2_A_WIDTH_8_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_slice_OFFSET_2_A_WIDTH_8_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_slice_OFFSET_10_A_WIDTH_8_Y_WIDTH_3.v; hierarchy -top sat_slice_OFFSET_10_A_WIDTH_8_Y_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_slice_OFFSET_10_A_WIDTH_8_Y_WIDTH_3' -q -q 2>/dev/null || echo sat_slice_OFFSET_10_A_WIDTH_8_Y_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_slice_OFFSET_3_A_WIDTH_4_Y_WIDTH_4.v; hierarchy -top sat_slice_OFFSET_3_A_WIDTH_4_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_slice_OFFSET_3_A_WIDTH_4_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_slice_OFFSET_3_A_WIDTH_4_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_slice_OFFSET_9_A_WIDTH_10_Y_WIDTH_3.v; hierarchy -top sat_slice_OFFSET_9_A_WIDTH_10_Y_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_slice_OFFSET_9_A_WIDTH_10_Y_WIDTH_3' -q -q 2>/dev/null || echo sat_slice_OFFSET_9_A_WIDTH_10_Y_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_slice_OFFSET_7_A_WIDTH_9_Y_WIDTH_1.v; hierarchy -top sat_slice_OFFSET_7_A_WIDTH_9_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_slice_OFFSET_7_A_WIDTH_9_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_slice_OFFSET_7_A_WIDTH_9_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_slice_OFFSET_0_A_WIDTH_7_Y_WIDTH_10.v; hierarchy -top sat_slice_OFFSET_0_A_WIDTH_7_Y_WIDTH_10; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_slice_OFFSET_0_A_WIDTH_7_Y_WIDTH_10' -q -q 2>/dev/null || echo sat_slice_OFFSET_0_A_WIDTH_7_Y_WIDTH_10 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_slice_OFFSET_6_A_WIDTH_8_Y_WIDTH_5.v; hierarchy -top sat_slice_OFFSET_6_A_WIDTH_8_Y_WIDTH_5; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_slice_OFFSET_6_A_WIDTH_8_Y_WIDTH_5' -q -q 2>/dev/null || echo sat_slice_OFFSET_6_A_WIDTH_8_Y_WIDTH_5 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_slice_OFFSET_8_A_WIDTH_8_Y_WIDTH_6.v; hierarchy -top sat_slice_OFFSET_8_A_WIDTH_8_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_slice_OFFSET_8_A_WIDTH_8_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_slice_OFFSET_8_A_WIDTH_8_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_slice_OFFSET_10_A_WIDTH_2_Y_WIDTH_4.v; hierarchy -top sat_slice_OFFSET_10_A_WIDTH_2_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_slice_OFFSET_10_A_WIDTH_2_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_slice_OFFSET_10_A_WIDTH_2_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_slice_OFFSET_9_A_WIDTH_9_Y_WIDTH_6.v; hierarchy -top sat_slice_OFFSET_9_A_WIDTH_9_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_slice_OFFSET_9_A_WIDTH_9_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_slice_OFFSET_9_A_WIDTH_9_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_slice_OFFSET_5_A_WIDTH_8_Y_WIDTH_8.v; hierarchy -top sat_slice_OFFSET_5_A_WIDTH_8_Y_WIDTH_8; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_slice_OFFSET_5_A_WIDTH_8_Y_WIDTH_8' -q -q 2>/dev/null || echo sat_slice_OFFSET_5_A_WIDTH_8_Y_WIDTH_8 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_slice_OFFSET_4_A_WIDTH_4_Y_WIDTH_1.v; hierarchy -top sat_slice_OFFSET_4_A_WIDTH_4_Y_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_slice_OFFSET_4_A_WIDTH_4_Y_WIDTH_1' -q -q 2>/dev/null || echo sat_slice_OFFSET_4_A_WIDTH_4_Y_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_slice_OFFSET_6_A_WIDTH_1_Y_WIDTH_5.v; hierarchy -top sat_slice_OFFSET_6_A_WIDTH_1_Y_WIDTH_5; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_slice_OFFSET_6_A_WIDTH_1_Y_WIDTH_5' -q -q 2>/dev/null || echo sat_slice_OFFSET_6_A_WIDTH_1_Y_WIDTH_5 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_slice_OFFSET_0_A_WIDTH_10_Y_WIDTH_7.v; hierarchy -top sat_slice_OFFSET_0_A_WIDTH_10_Y_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_slice_OFFSET_0_A_WIDTH_10_Y_WIDTH_7' -q -q 2>/dev/null || echo sat_slice_OFFSET_0_A_WIDTH_10_Y_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_slice_OFFSET_5_A_WIDTH_5_Y_WIDTH_8.v; hierarchy -top sat_slice_OFFSET_5_A_WIDTH_5_Y_WIDTH_8; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_slice_OFFSET_5_A_WIDTH_5_Y_WIDTH_8' -q -q 2>/dev/null || echo sat_slice_OFFSET_5_A_WIDTH_5_Y_WIDTH_8 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_slice_OFFSET_1_A_WIDTH_2_Y_WIDTH_9.v; hierarchy -top sat_slice_OFFSET_1_A_WIDTH_2_Y_WIDTH_9; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_slice_OFFSET_1_A_WIDTH_2_Y_WIDTH_9' -q -q 2>/dev/null || echo sat_slice_OFFSET_1_A_WIDTH_2_Y_WIDTH_9 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_slice_OFFSET_8_A_WIDTH_7_Y_WIDTH_6.v; hierarchy -top sat_slice_OFFSET_8_A_WIDTH_7_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_slice_OFFSET_8_A_WIDTH_7_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_slice_OFFSET_8_A_WIDTH_7_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_slice_OFFSET_9_A_WIDTH_9_Y_WIDTH_8.v; hierarchy -top sat_slice_OFFSET_9_A_WIDTH_9_Y_WIDTH_8; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_slice_OFFSET_9_A_WIDTH_9_Y_WIDTH_8' -q -q 2>/dev/null || echo sat_slice_OFFSET_9_A_WIDTH_9_Y_WIDTH_8 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_slice_OFFSET_2_A_WIDTH_1_Y_WIDTH_10.v; hierarchy -top sat_slice_OFFSET_2_A_WIDTH_1_Y_WIDTH_10; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_slice_OFFSET_2_A_WIDTH_1_Y_WIDTH_10' -q -q 2>/dev/null || echo sat_slice_OFFSET_2_A_WIDTH_1_Y_WIDTH_10 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_slice_OFFSET_0_A_WIDTH_6_Y_WIDTH_9.v; hierarchy -top sat_slice_OFFSET_0_A_WIDTH_6_Y_WIDTH_9; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_slice_OFFSET_0_A_WIDTH_6_Y_WIDTH_9' -q -q 2>/dev/null || echo sat_slice_OFFSET_0_A_WIDTH_6_Y_WIDTH_9 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_slice_OFFSET_5_A_WIDTH_6_Y_WIDTH_3.v; hierarchy -top sat_slice_OFFSET_5_A_WIDTH_6_Y_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_slice_OFFSET_5_A_WIDTH_6_Y_WIDTH_3' -q -q 2>/dev/null || echo sat_slice_OFFSET_5_A_WIDTH_6_Y_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_slice_OFFSET_1_A_WIDTH_4_Y_WIDTH_9.v; hierarchy -top sat_slice_OFFSET_1_A_WIDTH_4_Y_WIDTH_9; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_slice_OFFSET_1_A_WIDTH_4_Y_WIDTH_9' -q -q 2>/dev/null || echo sat_slice_OFFSET_1_A_WIDTH_4_Y_WIDTH_9 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_slice_OFFSET_5_A_WIDTH_6_Y_WIDTH_5.v; hierarchy -top sat_slice_OFFSET_5_A_WIDTH_6_Y_WIDTH_5; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_slice_OFFSET_5_A_WIDTH_6_Y_WIDTH_5' -q -q 2>/dev/null || echo sat_slice_OFFSET_5_A_WIDTH_6_Y_WIDTH_5 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_slice_OFFSET_5_A_WIDTH_10_Y_WIDTH_6.v; hierarchy -top sat_slice_OFFSET_5_A_WIDTH_10_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_slice_OFFSET_5_A_WIDTH_10_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_slice_OFFSET_5_A_WIDTH_10_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_slice_OFFSET_10_A_WIDTH_8_Y_WIDTH_8.v; hierarchy -top sat_slice_OFFSET_10_A_WIDTH_8_Y_WIDTH_8; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_slice_OFFSET_10_A_WIDTH_8_Y_WIDTH_8' -q -q 2>/dev/null || echo sat_slice_OFFSET_10_A_WIDTH_8_Y_WIDTH_8 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_slice_OFFSET_7_A_WIDTH_8_Y_WIDTH_3.v; hierarchy -top sat_slice_OFFSET_7_A_WIDTH_8_Y_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_slice_OFFSET_7_A_WIDTH_8_Y_WIDTH_3' -q -q 2>/dev/null || echo sat_slice_OFFSET_7_A_WIDTH_8_Y_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_slice_OFFSET_8_A_WIDTH_10_Y_WIDTH_4.v; hierarchy -top sat_slice_OFFSET_8_A_WIDTH_10_Y_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_slice_OFFSET_8_A_WIDTH_10_Y_WIDTH_4' -q -q 2>/dev/null || echo sat_slice_OFFSET_8_A_WIDTH_10_Y_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_slice_OFFSET_0_A_WIDTH_2_Y_WIDTH_10.v; hierarchy -top sat_slice_OFFSET_0_A_WIDTH_2_Y_WIDTH_10; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_slice_OFFSET_0_A_WIDTH_2_Y_WIDTH_10' -q -q 2>/dev/null || echo sat_slice_OFFSET_0_A_WIDTH_2_Y_WIDTH_10 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_slice_OFFSET_9_A_WIDTH_10_Y_WIDTH_6.v; hierarchy -top sat_slice_OFFSET_9_A_WIDTH_10_Y_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_slice_OFFSET_9_A_WIDTH_10_Y_WIDTH_6' -q -q 2>/dev/null || echo sat_slice_OFFSET_9_A_WIDTH_10_Y_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_slice_OFFSET_0_A_WIDTH_7_Y_WIDTH_2.v; hierarchy -top sat_slice_OFFSET_0_A_WIDTH_7_Y_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_slice_OFFSET_0_A_WIDTH_7_Y_WIDTH_2' -q -q 2>/dev/null || echo sat_slice_OFFSET_0_A_WIDTH_7_Y_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_concat_A_WIDTH_8_B_WIDTH_3.v; hierarchy -top sat_concat_A_WIDTH_8_B_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_concat_A_WIDTH_8_B_WIDTH_3' -q -q 2>/dev/null || echo sat_concat_A_WIDTH_8_B_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_concat_A_WIDTH_7_B_WIDTH_2.v; hierarchy -top sat_concat_A_WIDTH_7_B_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_concat_A_WIDTH_7_B_WIDTH_2' -q -q 2>/dev/null || echo sat_concat_A_WIDTH_7_B_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_concat_A_WIDTH_1_B_WIDTH_1.v; hierarchy -top sat_concat_A_WIDTH_1_B_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_concat_A_WIDTH_1_B_WIDTH_1' -q -q 2>/dev/null || echo sat_concat_A_WIDTH_1_B_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_concat_A_WIDTH_1_B_WIDTH_8.v; hierarchy -top sat_concat_A_WIDTH_1_B_WIDTH_8; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_concat_A_WIDTH_1_B_WIDTH_8' -q -q 2>/dev/null || echo sat_concat_A_WIDTH_1_B_WIDTH_8 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_concat_A_WIDTH_3_B_WIDTH_5.v; hierarchy -top sat_concat_A_WIDTH_3_B_WIDTH_5; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_concat_A_WIDTH_3_B_WIDTH_5' -q -q 2>/dev/null || echo sat_concat_A_WIDTH_3_B_WIDTH_5 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_concat_A_WIDTH_4_B_WIDTH_3.v; hierarchy -top sat_concat_A_WIDTH_4_B_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_concat_A_WIDTH_4_B_WIDTH_3' -q -q 2>/dev/null || echo sat_concat_A_WIDTH_4_B_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_concat_A_WIDTH_7_B_WIDTH_6.v; hierarchy -top sat_concat_A_WIDTH_7_B_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_concat_A_WIDTH_7_B_WIDTH_6' -q -q 2>/dev/null || echo sat_concat_A_WIDTH_7_B_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_concat_A_WIDTH_9_B_WIDTH_6.v; hierarchy -top sat_concat_A_WIDTH_9_B_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_concat_A_WIDTH_9_B_WIDTH_6' -q -q 2>/dev/null || echo sat_concat_A_WIDTH_9_B_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_concat_A_WIDTH_4_B_WIDTH_6.v; hierarchy -top sat_concat_A_WIDTH_4_B_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_concat_A_WIDTH_4_B_WIDTH_6' -q -q 2>/dev/null || echo sat_concat_A_WIDTH_4_B_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_concat_A_WIDTH_9_B_WIDTH_4.v; hierarchy -top sat_concat_A_WIDTH_9_B_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_concat_A_WIDTH_9_B_WIDTH_4' -q -q 2>/dev/null || echo sat_concat_A_WIDTH_9_B_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_concat_A_WIDTH_4_B_WIDTH_1.v; hierarchy -top sat_concat_A_WIDTH_4_B_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_concat_A_WIDTH_4_B_WIDTH_1' -q -q 2>/dev/null || echo sat_concat_A_WIDTH_4_B_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_concat_A_WIDTH_1_B_WIDTH_3.v; hierarchy -top sat_concat_A_WIDTH_1_B_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_concat_A_WIDTH_1_B_WIDTH_3' -q -q 2>/dev/null || echo sat_concat_A_WIDTH_1_B_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_concat_A_WIDTH_4_B_WIDTH_8.v; hierarchy -top sat_concat_A_WIDTH_4_B_WIDTH_8; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_concat_A_WIDTH_4_B_WIDTH_8' -q -q 2>/dev/null || echo sat_concat_A_WIDTH_4_B_WIDTH_8 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_concat_A_WIDTH_5_B_WIDTH_8.v; hierarchy -top sat_concat_A_WIDTH_5_B_WIDTH_8; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_concat_A_WIDTH_5_B_WIDTH_8' -q -q 2>/dev/null || echo sat_concat_A_WIDTH_5_B_WIDTH_8 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_concat_A_WIDTH_2_B_WIDTH_10.v; hierarchy -top sat_concat_A_WIDTH_2_B_WIDTH_10; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_concat_A_WIDTH_2_B_WIDTH_10' -q -q 2>/dev/null || echo sat_concat_A_WIDTH_2_B_WIDTH_10 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_concat_A_WIDTH_9_B_WIDTH_1.v; hierarchy -top sat_concat_A_WIDTH_9_B_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_concat_A_WIDTH_9_B_WIDTH_1' -q -q 2>/dev/null || echo sat_concat_A_WIDTH_9_B_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_concat_A_WIDTH_6_B_WIDTH_10.v; hierarchy -top sat_concat_A_WIDTH_6_B_WIDTH_10; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_concat_A_WIDTH_6_B_WIDTH_10' -q -q 2>/dev/null || echo sat_concat_A_WIDTH_6_B_WIDTH_10 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_concat_A_WIDTH_3_B_WIDTH_5.v; hierarchy -top sat_concat_A_WIDTH_3_B_WIDTH_5; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_concat_A_WIDTH_3_B_WIDTH_5' -q -q 2>/dev/null || echo sat_concat_A_WIDTH_3_B_WIDTH_5 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_concat_A_WIDTH_10_B_WIDTH_2.v; hierarchy -top sat_concat_A_WIDTH_10_B_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_concat_A_WIDTH_10_B_WIDTH_2' -q -q 2>/dev/null || echo sat_concat_A_WIDTH_10_B_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_concat_A_WIDTH_1_B_WIDTH_4.v; hierarchy -top sat_concat_A_WIDTH_1_B_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_concat_A_WIDTH_1_B_WIDTH_4' -q -q 2>/dev/null || echo sat_concat_A_WIDTH_1_B_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_concat_A_WIDTH_1_B_WIDTH_9.v; hierarchy -top sat_concat_A_WIDTH_1_B_WIDTH_9; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_concat_A_WIDTH_1_B_WIDTH_9' -q -q 2>/dev/null || echo sat_concat_A_WIDTH_1_B_WIDTH_9 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_concat_A_WIDTH_3_B_WIDTH_1.v; hierarchy -top sat_concat_A_WIDTH_3_B_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_concat_A_WIDTH_3_B_WIDTH_1' -q -q 2>/dev/null || echo sat_concat_A_WIDTH_3_B_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_concat_A_WIDTH_9_B_WIDTH_1.v; hierarchy -top sat_concat_A_WIDTH_9_B_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_concat_A_WIDTH_9_B_WIDTH_1' -q -q 2>/dev/null || echo sat_concat_A_WIDTH_9_B_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_concat_A_WIDTH_5_B_WIDTH_7.v; hierarchy -top sat_concat_A_WIDTH_5_B_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_concat_A_WIDTH_5_B_WIDTH_7' -q -q 2>/dev/null || echo sat_concat_A_WIDTH_5_B_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_concat_A_WIDTH_1_B_WIDTH_8.v; hierarchy -top sat_concat_A_WIDTH_1_B_WIDTH_8; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_concat_A_WIDTH_1_B_WIDTH_8' -q -q 2>/dev/null || echo sat_concat_A_WIDTH_1_B_WIDTH_8 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_concat_A_WIDTH_1_B_WIDTH_9.v; hierarchy -top sat_concat_A_WIDTH_1_B_WIDTH_9; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_concat_A_WIDTH_1_B_WIDTH_9' -q -q 2>/dev/null || echo sat_concat_A_WIDTH_1_B_WIDTH_9 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_concat_A_WIDTH_2_B_WIDTH_2.v; hierarchy -top sat_concat_A_WIDTH_2_B_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_concat_A_WIDTH_2_B_WIDTH_2' -q -q 2>/dev/null || echo sat_concat_A_WIDTH_2_B_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_concat_A_WIDTH_10_B_WIDTH_9.v; hierarchy -top sat_concat_A_WIDTH_10_B_WIDTH_9; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_concat_A_WIDTH_10_B_WIDTH_9' -q -q 2>/dev/null || echo sat_concat_A_WIDTH_10_B_WIDTH_9 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_concat_A_WIDTH_2_B_WIDTH_1.v; hierarchy -top sat_concat_A_WIDTH_2_B_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_concat_A_WIDTH_2_B_WIDTH_1' -q -q 2>/dev/null || echo sat_concat_A_WIDTH_2_B_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_concat_A_WIDTH_10_B_WIDTH_2.v; hierarchy -top sat_concat_A_WIDTH_10_B_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_concat_A_WIDTH_10_B_WIDTH_2' -q -q 2>/dev/null || echo sat_concat_A_WIDTH_10_B_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_concat_A_WIDTH_10_B_WIDTH_8.v; hierarchy -top sat_concat_A_WIDTH_10_B_WIDTH_8; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_concat_A_WIDTH_10_B_WIDTH_8' -q -q 2>/dev/null || echo sat_concat_A_WIDTH_10_B_WIDTH_8 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_concat_A_WIDTH_2_B_WIDTH_5.v; hierarchy -top sat_concat_A_WIDTH_2_B_WIDTH_5; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_concat_A_WIDTH_2_B_WIDTH_5' -q -q 2>/dev/null || echo sat_concat_A_WIDTH_2_B_WIDTH_5 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_concat_A_WIDTH_1_B_WIDTH_9.v; hierarchy -top sat_concat_A_WIDTH_1_B_WIDTH_9; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_concat_A_WIDTH_1_B_WIDTH_9' -q -q 2>/dev/null || echo sat_concat_A_WIDTH_1_B_WIDTH_9 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_concat_A_WIDTH_3_B_WIDTH_10.v; hierarchy -top sat_concat_A_WIDTH_3_B_WIDTH_10; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_concat_A_WIDTH_3_B_WIDTH_10' -q -q 2>/dev/null || echo sat_concat_A_WIDTH_3_B_WIDTH_10 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_concat_A_WIDTH_3_B_WIDTH_4.v; hierarchy -top sat_concat_A_WIDTH_3_B_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_concat_A_WIDTH_3_B_WIDTH_4' -q -q 2>/dev/null || echo sat_concat_A_WIDTH_3_B_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_concat_A_WIDTH_3_B_WIDTH_1.v; hierarchy -top sat_concat_A_WIDTH_3_B_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_concat_A_WIDTH_3_B_WIDTH_1' -q -q 2>/dev/null || echo sat_concat_A_WIDTH_3_B_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_concat_A_WIDTH_5_B_WIDTH_2.v; hierarchy -top sat_concat_A_WIDTH_5_B_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_concat_A_WIDTH_5_B_WIDTH_2' -q -q 2>/dev/null || echo sat_concat_A_WIDTH_5_B_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_concat_A_WIDTH_7_B_WIDTH_1.v; hierarchy -top sat_concat_A_WIDTH_7_B_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_concat_A_WIDTH_7_B_WIDTH_1' -q -q 2>/dev/null || echo sat_concat_A_WIDTH_7_B_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_concat_A_WIDTH_7_B_WIDTH_7.v; hierarchy -top sat_concat_A_WIDTH_7_B_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_concat_A_WIDTH_7_B_WIDTH_7' -q -q 2>/dev/null || echo sat_concat_A_WIDTH_7_B_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_concat_A_WIDTH_7_B_WIDTH_10.v; hierarchy -top sat_concat_A_WIDTH_7_B_WIDTH_10; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_concat_A_WIDTH_7_B_WIDTH_10' -q -q 2>/dev/null || echo sat_concat_A_WIDTH_7_B_WIDTH_10 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_concat_A_WIDTH_5_B_WIDTH_4.v; hierarchy -top sat_concat_A_WIDTH_5_B_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_concat_A_WIDTH_5_B_WIDTH_4' -q -q 2>/dev/null || echo sat_concat_A_WIDTH_5_B_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_concat_A_WIDTH_8_B_WIDTH_6.v; hierarchy -top sat_concat_A_WIDTH_8_B_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_concat_A_WIDTH_8_B_WIDTH_6' -q -q 2>/dev/null || echo sat_concat_A_WIDTH_8_B_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_concat_A_WIDTH_4_B_WIDTH_5.v; hierarchy -top sat_concat_A_WIDTH_4_B_WIDTH_5; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_concat_A_WIDTH_4_B_WIDTH_5' -q -q 2>/dev/null || echo sat_concat_A_WIDTH_4_B_WIDTH_5 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_concat_A_WIDTH_3_B_WIDTH_1.v; hierarchy -top sat_concat_A_WIDTH_3_B_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_concat_A_WIDTH_3_B_WIDTH_1' -q -q 2>/dev/null || echo sat_concat_A_WIDTH_3_B_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_concat_A_WIDTH_10_B_WIDTH_4.v; hierarchy -top sat_concat_A_WIDTH_10_B_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_concat_A_WIDTH_10_B_WIDTH_4' -q -q 2>/dev/null || echo sat_concat_A_WIDTH_10_B_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_concat_A_WIDTH_8_B_WIDTH_1.v; hierarchy -top sat_concat_A_WIDTH_8_B_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_concat_A_WIDTH_8_B_WIDTH_1' -q -q 2>/dev/null || echo sat_concat_A_WIDTH_8_B_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_concat_A_WIDTH_6_B_WIDTH_7.v; hierarchy -top sat_concat_A_WIDTH_6_B_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_concat_A_WIDTH_6_B_WIDTH_7' -q -q 2>/dev/null || echo sat_concat_A_WIDTH_6_B_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_concat_A_WIDTH_10_B_WIDTH_2.v; hierarchy -top sat_concat_A_WIDTH_10_B_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_concat_A_WIDTH_10_B_WIDTH_2' -q -q 2>/dev/null || echo sat_concat_A_WIDTH_10_B_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_concat_A_WIDTH_9_B_WIDTH_6.v; hierarchy -top sat_concat_A_WIDTH_9_B_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_concat_A_WIDTH_9_B_WIDTH_6' -q -q 2>/dev/null || echo sat_concat_A_WIDTH_9_B_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_concat_A_WIDTH_9_B_WIDTH_9.v; hierarchy -top sat_concat_A_WIDTH_9_B_WIDTH_9; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_concat_A_WIDTH_9_B_WIDTH_9' -q -q 2>/dev/null || echo sat_concat_A_WIDTH_9_B_WIDTH_9 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_mux_WIDTH_1.v; hierarchy -top sat_mux_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_mux_WIDTH_1' -q -q 2>/dev/null || echo sat_mux_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_mux_WIDTH_2.v; hierarchy -top sat_mux_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_mux_WIDTH_2' -q -q 2>/dev/null || echo sat_mux_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_mux_WIDTH_3.v; hierarchy -top sat_mux_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_mux_WIDTH_3' -q -q 2>/dev/null || echo sat_mux_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_mux_WIDTH_4.v; hierarchy -top sat_mux_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_mux_WIDTH_4' -q -q 2>/dev/null || echo sat_mux_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_mux_WIDTH_5.v; hierarchy -top sat_mux_WIDTH_5; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_mux_WIDTH_5' -q -q 2>/dev/null || echo sat_mux_WIDTH_5 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_mux_WIDTH_6.v; hierarchy -top sat_mux_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_mux_WIDTH_6' -q -q 2>/dev/null || echo sat_mux_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_mux_WIDTH_7.v; hierarchy -top sat_mux_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_mux_WIDTH_7' -q -q 2>/dev/null || echo sat_mux_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_mux_WIDTH_8.v; hierarchy -top sat_mux_WIDTH_8; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_mux_WIDTH_8' -q -q 2>/dev/null || echo sat_mux_WIDTH_8 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_mux_WIDTH_9.v; hierarchy -top sat_mux_WIDTH_9; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_mux_WIDTH_9' -q -q 2>/dev/null || echo sat_mux_WIDTH_9 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_pmux_WIDTH_6_S_WIDTH_2.v; hierarchy -top sat_pmux_WIDTH_6_S_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_pmux_WIDTH_6_S_WIDTH_2' -q -q 2>/dev/null || echo sat_pmux_WIDTH_6_S_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_pmux_WIDTH_3_S_WIDTH_7.v; hierarchy -top sat_pmux_WIDTH_3_S_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_pmux_WIDTH_3_S_WIDTH_7' -q -q 2>/dev/null || echo sat_pmux_WIDTH_3_S_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_pmux_WIDTH_9_S_WIDTH_3.v; hierarchy -top sat_pmux_WIDTH_9_S_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_pmux_WIDTH_9_S_WIDTH_3' -q -q 2>/dev/null || echo sat_pmux_WIDTH_9_S_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_pmux_WIDTH_8_S_WIDTH_9.v; hierarchy -top sat_pmux_WIDTH_8_S_WIDTH_9; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_pmux_WIDTH_8_S_WIDTH_9' -q -q 2>/dev/null || echo sat_pmux_WIDTH_8_S_WIDTH_9 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_pmux_WIDTH_4_S_WIDTH_8.v; hierarchy -top sat_pmux_WIDTH_4_S_WIDTH_8; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_pmux_WIDTH_4_S_WIDTH_8' -q -q 2>/dev/null || echo sat_pmux_WIDTH_4_S_WIDTH_8 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_pmux_WIDTH_2_S_WIDTH_8.v; hierarchy -top sat_pmux_WIDTH_2_S_WIDTH_8; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_pmux_WIDTH_2_S_WIDTH_8' -q -q 2>/dev/null || echo sat_pmux_WIDTH_2_S_WIDTH_8 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_pmux_WIDTH_3_S_WIDTH_4.v; hierarchy -top sat_pmux_WIDTH_3_S_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_pmux_WIDTH_3_S_WIDTH_4' -q -q 2>/dev/null || echo sat_pmux_WIDTH_3_S_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_pmux_WIDTH_4_S_WIDTH_1.v; hierarchy -top sat_pmux_WIDTH_4_S_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_pmux_WIDTH_4_S_WIDTH_1' -q -q 2>/dev/null || echo sat_pmux_WIDTH_4_S_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_pmux_WIDTH_6_S_WIDTH_1.v; hierarchy -top sat_pmux_WIDTH_6_S_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_pmux_WIDTH_6_S_WIDTH_1' -q -q 2>/dev/null || echo sat_pmux_WIDTH_6_S_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_pmux_WIDTH_6_S_WIDTH_1.v; hierarchy -top sat_pmux_WIDTH_6_S_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_pmux_WIDTH_6_S_WIDTH_1' -q -q 2>/dev/null || echo sat_pmux_WIDTH_6_S_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_pmux_WIDTH_1_S_WIDTH_1.v; hierarchy -top sat_pmux_WIDTH_1_S_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_pmux_WIDTH_1_S_WIDTH_1' -q -q 2>/dev/null || echo sat_pmux_WIDTH_1_S_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_pmux_WIDTH_4_S_WIDTH_7.v; hierarchy -top sat_pmux_WIDTH_4_S_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_pmux_WIDTH_4_S_WIDTH_7' -q -q 2>/dev/null || echo sat_pmux_WIDTH_4_S_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_pmux_WIDTH_6_S_WIDTH_4.v; hierarchy -top sat_pmux_WIDTH_6_S_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_pmux_WIDTH_6_S_WIDTH_4' -q -q 2>/dev/null || echo sat_pmux_WIDTH_6_S_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_pmux_WIDTH_7_S_WIDTH_9.v; hierarchy -top sat_pmux_WIDTH_7_S_WIDTH_9; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_pmux_WIDTH_7_S_WIDTH_9' -q -q 2>/dev/null || echo sat_pmux_WIDTH_7_S_WIDTH_9 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_pmux_WIDTH_5_S_WIDTH_2.v; hierarchy -top sat_pmux_WIDTH_5_S_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_pmux_WIDTH_5_S_WIDTH_2' -q -q 2>/dev/null || echo sat_pmux_WIDTH_5_S_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_pmux_WIDTH_8_S_WIDTH_7.v; hierarchy -top sat_pmux_WIDTH_8_S_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_pmux_WIDTH_8_S_WIDTH_7' -q -q 2>/dev/null || echo sat_pmux_WIDTH_8_S_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_pmux_WIDTH_1_S_WIDTH_8.v; hierarchy -top sat_pmux_WIDTH_1_S_WIDTH_8; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_pmux_WIDTH_1_S_WIDTH_8' -q -q 2>/dev/null || echo sat_pmux_WIDTH_1_S_WIDTH_8 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_pmux_WIDTH_7_S_WIDTH_7.v; hierarchy -top sat_pmux_WIDTH_7_S_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_pmux_WIDTH_7_S_WIDTH_7' -q -q 2>/dev/null || echo sat_pmux_WIDTH_7_S_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_pmux_WIDTH_3_S_WIDTH_10.v; hierarchy -top sat_pmux_WIDTH_3_S_WIDTH_10; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_pmux_WIDTH_3_S_WIDTH_10' -q -q 2>/dev/null || echo sat_pmux_WIDTH_3_S_WIDTH_10 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_pmux_WIDTH_5_S_WIDTH_7.v; hierarchy -top sat_pmux_WIDTH_5_S_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_pmux_WIDTH_5_S_WIDTH_7' -q -q 2>/dev/null || echo sat_pmux_WIDTH_5_S_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_pmux_WIDTH_7_S_WIDTH_3.v; hierarchy -top sat_pmux_WIDTH_7_S_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_pmux_WIDTH_7_S_WIDTH_3' -q -q 2>/dev/null || echo sat_pmux_WIDTH_7_S_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_pmux_WIDTH_10_S_WIDTH_4.v; hierarchy -top sat_pmux_WIDTH_10_S_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_pmux_WIDTH_10_S_WIDTH_4' -q -q 2>/dev/null || echo sat_pmux_WIDTH_10_S_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_pmux_WIDTH_6_S_WIDTH_1.v; hierarchy -top sat_pmux_WIDTH_6_S_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_pmux_WIDTH_6_S_WIDTH_1' -q -q 2>/dev/null || echo sat_pmux_WIDTH_6_S_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_pmux_WIDTH_7_S_WIDTH_3.v; hierarchy -top sat_pmux_WIDTH_7_S_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_pmux_WIDTH_7_S_WIDTH_3' -q -q 2>/dev/null || echo sat_pmux_WIDTH_7_S_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_pmux_WIDTH_1_S_WIDTH_8.v; hierarchy -top sat_pmux_WIDTH_1_S_WIDTH_8; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_pmux_WIDTH_1_S_WIDTH_8' -q -q 2>/dev/null || echo sat_pmux_WIDTH_1_S_WIDTH_8 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_pmux_WIDTH_5_S_WIDTH_3.v; hierarchy -top sat_pmux_WIDTH_5_S_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_pmux_WIDTH_5_S_WIDTH_3' -q -q 2>/dev/null || echo sat_pmux_WIDTH_5_S_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_pmux_WIDTH_1_S_WIDTH_2.v; hierarchy -top sat_pmux_WIDTH_1_S_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_pmux_WIDTH_1_S_WIDTH_2' -q -q 2>/dev/null || echo sat_pmux_WIDTH_1_S_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_pmux_WIDTH_10_S_WIDTH_5.v; hierarchy -top sat_pmux_WIDTH_10_S_WIDTH_5; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_pmux_WIDTH_10_S_WIDTH_5' -q -q 2>/dev/null || echo sat_pmux_WIDTH_10_S_WIDTH_5 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_pmux_WIDTH_6_S_WIDTH_3.v; hierarchy -top sat_pmux_WIDTH_6_S_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_pmux_WIDTH_6_S_WIDTH_3' -q -q 2>/dev/null || echo sat_pmux_WIDTH_6_S_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_pmux_WIDTH_9_S_WIDTH_7.v; hierarchy -top sat_pmux_WIDTH_9_S_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_pmux_WIDTH_9_S_WIDTH_7' -q -q 2>/dev/null || echo sat_pmux_WIDTH_9_S_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_pmux_WIDTH_8_S_WIDTH_6.v; hierarchy -top sat_pmux_WIDTH_8_S_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_pmux_WIDTH_8_S_WIDTH_6' -q -q 2>/dev/null || echo sat_pmux_WIDTH_8_S_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_pmux_WIDTH_2_S_WIDTH_8.v; hierarchy -top sat_pmux_WIDTH_2_S_WIDTH_8; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_pmux_WIDTH_2_S_WIDTH_8' -q -q 2>/dev/null || echo sat_pmux_WIDTH_2_S_WIDTH_8 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_pmux_WIDTH_10_S_WIDTH_10.v; hierarchy -top sat_pmux_WIDTH_10_S_WIDTH_10; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_pmux_WIDTH_10_S_WIDTH_10' -q -q 2>/dev/null || echo sat_pmux_WIDTH_10_S_WIDTH_10 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_pmux_WIDTH_2_S_WIDTH_4.v; hierarchy -top sat_pmux_WIDTH_2_S_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_pmux_WIDTH_2_S_WIDTH_4' -q -q 2>/dev/null || echo sat_pmux_WIDTH_2_S_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_pmux_WIDTH_9_S_WIDTH_7.v; hierarchy -top sat_pmux_WIDTH_9_S_WIDTH_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_pmux_WIDTH_9_S_WIDTH_7' -q -q 2>/dev/null || echo sat_pmux_WIDTH_9_S_WIDTH_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_pmux_WIDTH_7_S_WIDTH_1.v; hierarchy -top sat_pmux_WIDTH_7_S_WIDTH_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_pmux_WIDTH_7_S_WIDTH_1' -q -q 2>/dev/null || echo sat_pmux_WIDTH_7_S_WIDTH_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_pmux_WIDTH_1_S_WIDTH_10.v; hierarchy -top sat_pmux_WIDTH_1_S_WIDTH_10; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_pmux_WIDTH_1_S_WIDTH_10' -q -q 2>/dev/null || echo sat_pmux_WIDTH_1_S_WIDTH_10 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_pmux_WIDTH_10_S_WIDTH_9.v; hierarchy -top sat_pmux_WIDTH_10_S_WIDTH_9; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_pmux_WIDTH_10_S_WIDTH_9' -q -q 2>/dev/null || echo sat_pmux_WIDTH_10_S_WIDTH_9 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_pmux_WIDTH_6_S_WIDTH_3.v; hierarchy -top sat_pmux_WIDTH_6_S_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_pmux_WIDTH_6_S_WIDTH_3' -q -q 2>/dev/null || echo sat_pmux_WIDTH_6_S_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_pmux_WIDTH_1_S_WIDTH_4.v; hierarchy -top sat_pmux_WIDTH_1_S_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_pmux_WIDTH_1_S_WIDTH_4' -q -q 2>/dev/null || echo sat_pmux_WIDTH_1_S_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_pmux_WIDTH_6_S_WIDTH_2.v; hierarchy -top sat_pmux_WIDTH_6_S_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_pmux_WIDTH_6_S_WIDTH_2' -q -q 2>/dev/null || echo sat_pmux_WIDTH_6_S_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_pmux_WIDTH_2_S_WIDTH_6.v; hierarchy -top sat_pmux_WIDTH_2_S_WIDTH_6; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_pmux_WIDTH_2_S_WIDTH_6' -q -q 2>/dev/null || echo sat_pmux_WIDTH_2_S_WIDTH_6 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_pmux_WIDTH_5_S_WIDTH_5.v; hierarchy -top sat_pmux_WIDTH_5_S_WIDTH_5; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_pmux_WIDTH_5_S_WIDTH_5' -q -q 2>/dev/null || echo sat_pmux_WIDTH_5_S_WIDTH_5 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_pmux_WIDTH_4_S_WIDTH_3.v; hierarchy -top sat_pmux_WIDTH_4_S_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_pmux_WIDTH_4_S_WIDTH_3' -q -q 2>/dev/null || echo sat_pmux_WIDTH_4_S_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_pmux_WIDTH_1_S_WIDTH_9.v; hierarchy -top sat_pmux_WIDTH_1_S_WIDTH_9; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_pmux_WIDTH_1_S_WIDTH_9' -q -q 2>/dev/null || echo sat_pmux_WIDTH_1_S_WIDTH_9 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_pmux_WIDTH_7_S_WIDTH_2.v; hierarchy -top sat_pmux_WIDTH_7_S_WIDTH_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_pmux_WIDTH_7_S_WIDTH_2' -q -q 2>/dev/null || echo sat_pmux_WIDTH_7_S_WIDTH_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_pmux_WIDTH_4_S_WIDTH_3.v; hierarchy -top sat_pmux_WIDTH_4_S_WIDTH_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_pmux_WIDTH_4_S_WIDTH_3' -q -q 2>/dev/null || echo sat_pmux_WIDTH_4_S_WIDTH_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_pmux_WIDTH_2_S_WIDTH_4.v; hierarchy -top sat_pmux_WIDTH_2_S_WIDTH_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_pmux_WIDTH_2_S_WIDTH_4' -q -q 2>/dev/null || echo sat_pmux_WIDTH_2_S_WIDTH_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_pmux_WIDTH_1_S_WIDTH_10.v; hierarchy -top sat_pmux_WIDTH_1_S_WIDTH_10; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_pmux_WIDTH_1_S_WIDTH_10' -q -q 2>/dev/null || echo sat_pmux_WIDTH_1_S_WIDTH_10 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_pmux_WIDTH_7_S_WIDTH_8.v; hierarchy -top sat_pmux_WIDTH_7_S_WIDTH_8; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_pmux_WIDTH_7_S_WIDTH_8' -q -q 2>/dev/null || echo sat_pmux_WIDTH_7_S_WIDTH_8 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_lut_WIDTH_2_LUT_2.v; hierarchy -top sat_lut_WIDTH_2_LUT_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_lut_WIDTH_2_LUT_2' -q -q 2>/dev/null || echo sat_lut_WIDTH_2_LUT_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_lut_WIDTH_1_LUT_0.v; hierarchy -top sat_lut_WIDTH_1_LUT_0; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_lut_WIDTH_1_LUT_0' -q -q 2>/dev/null || echo sat_lut_WIDTH_1_LUT_0 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_lut_WIDTH_1_LUT_0.v; hierarchy -top sat_lut_WIDTH_1_LUT_0; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_lut_WIDTH_1_LUT_0' -q -q 2>/dev/null || echo sat_lut_WIDTH_1_LUT_0 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_lut_WIDTH_2_LUT_0.v; hierarchy -top sat_lut_WIDTH_2_LUT_0; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_lut_WIDTH_2_LUT_0' -q -q 2>/dev/null || echo sat_lut_WIDTH_2_LUT_0 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_lut_WIDTH_1_LUT_1.v; hierarchy -top sat_lut_WIDTH_1_LUT_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_lut_WIDTH_1_LUT_1' -q -q 2>/dev/null || echo sat_lut_WIDTH_1_LUT_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_lut_WIDTH_1_LUT_1.v; hierarchy -top sat_lut_WIDTH_1_LUT_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_lut_WIDTH_1_LUT_1' -q -q 2>/dev/null || echo sat_lut_WIDTH_1_LUT_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_lut_WIDTH_2_LUT_1.v; hierarchy -top sat_lut_WIDTH_2_LUT_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_lut_WIDTH_2_LUT_1' -q -q 2>/dev/null || echo sat_lut_WIDTH_2_LUT_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_lut_WIDTH_3_LUT_7.v; hierarchy -top sat_lut_WIDTH_3_LUT_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_lut_WIDTH_3_LUT_7' -q -q 2>/dev/null || echo sat_lut_WIDTH_3_LUT_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_lut_WIDTH_3_LUT_5.v; hierarchy -top sat_lut_WIDTH_3_LUT_5; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_lut_WIDTH_3_LUT_5' -q -q 2>/dev/null || echo sat_lut_WIDTH_3_LUT_5 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_lut_WIDTH_2_LUT_2.v; hierarchy -top sat_lut_WIDTH_2_LUT_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_lut_WIDTH_2_LUT_2' -q -q 2>/dev/null || echo sat_lut_WIDTH_2_LUT_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_lut_WIDTH_3_LUT_5.v; hierarchy -top sat_lut_WIDTH_3_LUT_5; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_lut_WIDTH_3_LUT_5' -q -q 2>/dev/null || echo sat_lut_WIDTH_3_LUT_5 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_lut_WIDTH_2_LUT_1.v; hierarchy -top sat_lut_WIDTH_2_LUT_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_lut_WIDTH_2_LUT_1' -q -q 2>/dev/null || echo sat_lut_WIDTH_2_LUT_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_lut_WIDTH_2_LUT_3.v; hierarchy -top sat_lut_WIDTH_2_LUT_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_lut_WIDTH_2_LUT_3' -q -q 2>/dev/null || echo sat_lut_WIDTH_2_LUT_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_lut_WIDTH_2_LUT_1.v; hierarchy -top sat_lut_WIDTH_2_LUT_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_lut_WIDTH_2_LUT_1' -q -q 2>/dev/null || echo sat_lut_WIDTH_2_LUT_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_lut_WIDTH_4_LUT_0.v; hierarchy -top sat_lut_WIDTH_4_LUT_0; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_lut_WIDTH_4_LUT_0' -q -q 2>/dev/null || echo sat_lut_WIDTH_4_LUT_0 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_lut_WIDTH_3_LUT_1.v; hierarchy -top sat_lut_WIDTH_3_LUT_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_lut_WIDTH_3_LUT_1' -q -q 2>/dev/null || echo sat_lut_WIDTH_3_LUT_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_lut_WIDTH_1_LUT_1.v; hierarchy -top sat_lut_WIDTH_1_LUT_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_lut_WIDTH_1_LUT_1' -q -q 2>/dev/null || echo sat_lut_WIDTH_1_LUT_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_lut_WIDTH_3_LUT_4.v; hierarchy -top sat_lut_WIDTH_3_LUT_4; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_lut_WIDTH_3_LUT_4' -q -q 2>/dev/null || echo sat_lut_WIDTH_3_LUT_4 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_lut_WIDTH_4_LUT_3.v; hierarchy -top sat_lut_WIDTH_4_LUT_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_lut_WIDTH_4_LUT_3' -q -q 2>/dev/null || echo sat_lut_WIDTH_4_LUT_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_lut_WIDTH_4_LUT_2.v; hierarchy -top sat_lut_WIDTH_4_LUT_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_lut_WIDTH_4_LUT_2' -q -q 2>/dev/null || echo sat_lut_WIDTH_4_LUT_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_lut_WIDTH_2_LUT_2.v; hierarchy -top sat_lut_WIDTH_2_LUT_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_lut_WIDTH_2_LUT_2' -q -q 2>/dev/null || echo sat_lut_WIDTH_2_LUT_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_lut_WIDTH_4_LUT_11.v; hierarchy -top sat_lut_WIDTH_4_LUT_11; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_lut_WIDTH_4_LUT_11' -q -q 2>/dev/null || echo sat_lut_WIDTH_4_LUT_11 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_lut_WIDTH_3_LUT_7.v; hierarchy -top sat_lut_WIDTH_3_LUT_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_lut_WIDTH_3_LUT_7' -q -q 2>/dev/null || echo sat_lut_WIDTH_3_LUT_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_lut_WIDTH_2_LUT_0.v; hierarchy -top sat_lut_WIDTH_2_LUT_0; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_lut_WIDTH_2_LUT_0' -q -q 2>/dev/null || echo sat_lut_WIDTH_2_LUT_0 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_lut_WIDTH_1_LUT_0.v; hierarchy -top sat_lut_WIDTH_1_LUT_0; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_lut_WIDTH_1_LUT_0' -q -q 2>/dev/null || echo sat_lut_WIDTH_1_LUT_0 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_lut_WIDTH_3_LUT_0.v; hierarchy -top sat_lut_WIDTH_3_LUT_0; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_lut_WIDTH_3_LUT_0' -q -q 2>/dev/null || echo sat_lut_WIDTH_3_LUT_0 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_lut_WIDTH_3_LUT_0.v; hierarchy -top sat_lut_WIDTH_3_LUT_0; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_lut_WIDTH_3_LUT_0' -q -q 2>/dev/null || echo sat_lut_WIDTH_3_LUT_0 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_lut_WIDTH_4_LUT_15.v; hierarchy -top sat_lut_WIDTH_4_LUT_15; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_lut_WIDTH_4_LUT_15' -q -q 2>/dev/null || echo sat_lut_WIDTH_4_LUT_15 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_lut_WIDTH_2_LUT_1.v; hierarchy -top sat_lut_WIDTH_2_LUT_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_lut_WIDTH_2_LUT_1' -q -q 2>/dev/null || echo sat_lut_WIDTH_2_LUT_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_lut_WIDTH_3_LUT_1.v; hierarchy -top sat_lut_WIDTH_3_LUT_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_lut_WIDTH_3_LUT_1' -q -q 2>/dev/null || echo sat_lut_WIDTH_3_LUT_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_lut_WIDTH_1_LUT_0.v; hierarchy -top sat_lut_WIDTH_1_LUT_0; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_lut_WIDTH_1_LUT_0' -q -q 2>/dev/null || echo sat_lut_WIDTH_1_LUT_0 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_lut_WIDTH_3_LUT_1.v; hierarchy -top sat_lut_WIDTH_3_LUT_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_lut_WIDTH_3_LUT_1' -q -q 2>/dev/null || echo sat_lut_WIDTH_3_LUT_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_lut_WIDTH_4_LUT_8.v; hierarchy -top sat_lut_WIDTH_4_LUT_8; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_lut_WIDTH_4_LUT_8' -q -q 2>/dev/null || echo sat_lut_WIDTH_4_LUT_8 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_lut_WIDTH_3_LUT_2.v; hierarchy -top sat_lut_WIDTH_3_LUT_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_lut_WIDTH_3_LUT_2' -q -q 2>/dev/null || echo sat_lut_WIDTH_3_LUT_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_lut_WIDTH_2_LUT_1.v; hierarchy -top sat_lut_WIDTH_2_LUT_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_lut_WIDTH_2_LUT_1' -q -q 2>/dev/null || echo sat_lut_WIDTH_2_LUT_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_lut_WIDTH_1_LUT_1.v; hierarchy -top sat_lut_WIDTH_1_LUT_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_lut_WIDTH_1_LUT_1' -q -q 2>/dev/null || echo sat_lut_WIDTH_1_LUT_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_lut_WIDTH_3_LUT_7.v; hierarchy -top sat_lut_WIDTH_3_LUT_7; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_lut_WIDTH_3_LUT_7' -q -q 2>/dev/null || echo sat_lut_WIDTH_3_LUT_7 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_lut_WIDTH_2_LUT_2.v; hierarchy -top sat_lut_WIDTH_2_LUT_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_lut_WIDTH_2_LUT_2' -q -q 2>/dev/null || echo sat_lut_WIDTH_2_LUT_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_lut_WIDTH_2_LUT_3.v; hierarchy -top sat_lut_WIDTH_2_LUT_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_lut_WIDTH_2_LUT_3' -q -q 2>/dev/null || echo sat_lut_WIDTH_2_LUT_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_lut_WIDTH_2_LUT_2.v; hierarchy -top sat_lut_WIDTH_2_LUT_2; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_lut_WIDTH_2_LUT_2' -q -q 2>/dev/null || echo sat_lut_WIDTH_2_LUT_2 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_lut_WIDTH_2_LUT_0.v; hierarchy -top sat_lut_WIDTH_2_LUT_0; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_lut_WIDTH_2_LUT_0' -q -q 2>/dev/null || echo sat_lut_WIDTH_2_LUT_0 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_lut_WIDTH_3_LUT_5.v; hierarchy -top sat_lut_WIDTH_3_LUT_5; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_lut_WIDTH_3_LUT_5' -q -q 2>/dev/null || echo sat_lut_WIDTH_3_LUT_5 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_lut_WIDTH_4_LUT_15.v; hierarchy -top sat_lut_WIDTH_4_LUT_15; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_lut_WIDTH_4_LUT_15' -q -q 2>/dev/null || echo sat_lut_WIDTH_4_LUT_15 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_lut_WIDTH_2_LUT_1.v; hierarchy -top sat_lut_WIDTH_2_LUT_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_lut_WIDTH_2_LUT_1' -q -q 2>/dev/null || echo sat_lut_WIDTH_2_LUT_1 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_lut_WIDTH_2_LUT_0.v; hierarchy -top sat_lut_WIDTH_2_LUT_0; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_lut_WIDTH_2_LUT_0' -q -q 2>/dev/null || echo sat_lut_WIDTH_2_LUT_0 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_lut_WIDTH_3_LUT_3.v; hierarchy -top sat_lut_WIDTH_3_LUT_3; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_lut_WIDTH_3_LUT_3' -q -q 2>/dev/null || echo sat_lut_WIDTH_3_LUT_3 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_lut_WIDTH_3_LUT_5.v; hierarchy -top sat_lut_WIDTH_3_LUT_5; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_lut_WIDTH_3_LUT_5' -q -q 2>/dev/null || echo sat_lut_WIDTH_3_LUT_5 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_lut_WIDTH_4_LUT_0.v; hierarchy -top sat_lut_WIDTH_4_LUT_0; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_lut_WIDTH_4_LUT_0' -q -q 2>/dev/null || echo sat_lut_WIDTH_4_LUT_0 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_lut_WIDTH_4_LUT_5.v; hierarchy -top sat_lut_WIDTH_4_LUT_5; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_lut_WIDTH_4_LUT_5' -q -q 2>/dev/null || echo sat_lut_WIDTH_4_LUT_5 failed
./yosys/yosys-github/yosys -p 'read_verilog -sv test/simlib_chk.v test/sat_techlib/sat_lut_WIDTH_2_LUT_1.v; hierarchy -top sat_lut_WIDTH_2_LUT_1; proc; flatten; sat -prove check 0 -set-def check -set-def-inputs -verify sat_lut_WIDTH_2_LUT_1' -q -q 2>/dev/null || echo sat_lut_WIDTH_2_LUT_1 failed
