// Seed: 2243831729
module module_0 (
    input supply0 id_0,
    output tri id_1,
    input tri1 id_2,
    inout wire id_3,
    input tri0 id_4,
    output wor id_5
);
  assign id_3 = -1;
endmodule
module module_1 (
    input wor id_0,
    output tri1 id_1,
    input supply0 id_2,
    input wor id_3,
    input uwire id_4,
    input wor id_5,
    output uwire id_6,
    input wire id_7,
    input supply0 id_8,
    input tri1 id_9,
    output tri1 id_10,
    output wor id_11,
    output supply1 id_12,
    input wor id_13,
    output wire id_14,
    input uwire id_15,
    output supply0 id_16,
    input tri0 id_17,
    output supply0 id_18,
    input uwire id_19,
    input tri id_20,
    input supply1 id_21
    , id_43, id_44,
    input tri id_22,
    inout tri0 id_23,
    input tri id_24,
    input tri1 id_25,
    input wire id_26,
    input wire id_27,
    output tri id_28,
    output tri1 id_29,
    output tri0 id_30,
    input supply1 id_31,
    input wire id_32,
    input wire id_33,
    output wire id_34,
    input wor id_35,
    output supply1 id_36,
    output tri id_37,
    output wand id_38,
    output wire id_39,
    output tri0 id_40,
    input tri0 id_41
);
  genvar id_45;
  module_0 modCall_1 (
      id_35,
      id_40,
      id_35,
      id_23,
      id_32,
      id_14
  );
  assign modCall_1.id_5 = 0;
endmodule
