Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Tue Feb  5 17:53:57 2019
| Host         : PCPHESEBE02 running 64-bit Service Pack 1  (build 7601)
| Command      : report_design_analysis -timing -setup -max_paths 10 -extend -show_all -logic_level_distribution -logic_level_dist_paths 1000 -complexity -congestion -name design_analysis_1 -file design_analysis.txt
| Design       : wrapper
| Device       : xcvu9p
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Design Analysis

Table of Contents
-----------------
1. Setup Path Characteristics 1-10
2. Logic Level Distribution
3. Complexity Characteristics (Cells)
4. Placed Maximum Level Congestion Reporting
5. Initial Estimated Router Congestion Reporting
6. Routed Maximum Level Congestion Reporting
7. SLR Net Crossing Reporting
8. Placed Tile Based Congestion Metric (Vertical)
9. Placed Tile Based Congestion Metric (Horizontal)

1. Setup Path Characteristics 1-10
----------------------------------

Setup Characteristics for Path #1
+---------------------------+--------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+
|      Characteristics      |     WorstPath to Src     |                                                                   Path #1                                                                   |                                                      WorstPath from Dst                                                      |
+---------------------------+--------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+
| Requirement               |                    6.250 |                                                                                                                                       6.250 |                                                                                                                        6.250 |
| Path Delay                |                    0.750 |                                                                                                                                      10.063 |                                                                                                                        9.513 |
| Logic Delay               | 0.098(14%)               | 2.696(27%)                                                                                                                                  | 2.916(31%)                                                                                                                   |
| Net Delay                 | 0.652(86%)               | 7.367(73%)                                                                                                                                  | 6.597(69%)                                                                                                                   |
| Clock Skew                |                   -0.061 |                                                                                                                                      -0.061 |                                                                                                                       -0.060 |
| Slack                     |                    5.431 |                                                                                                                                      -3.882 |                                                                                                                       -3.331 |
| Timing Exception          |                          |                                                                                                                                             |                                                                                                                              |
| Bounding Box Size         | 0% x 0%                  | 8% x 1%                                                                                                                                     | 9% x 1%                                                                                                                      |
| Clock Region Distance     | (0, 0)                   | (0, 0)                                                                                                                                      | (0, 1)                                                                                                                       |
| Cumulative Fanout         |                        3 |                                                                                                                                         157 |                                                                                                                          266 |
| Fixed Loc                 |                        0 |                                                                                                                                           0 |                                                                                                                            0 |
| Fixed Route               |                        0 |                                                                                                                                           0 |                                                                                                                            0 |
| Hold Fix Detour           |                        0 |                                                                                                                                           0 |                                                                                                                            0 |
| Combined LUT Pairs        |                        0 |                                                                                                                                           0 |                                                                                                                            0 |
| Clock Relationship        | Safely Timed             | Safely Timed                                                                                                                                | Safely Timed                                                                                                                 |
| Logic Levels              |                        0 |                                                                                                                                          26 |                                                                                                                           23 |
| Routes                    |                        1 |                                                                                                                                          26 |                                                                                                                           23 |
| Logical Path              | FDRE FDRE                | FDRE LUT4 LUT5 LUT6 LUT6 LUT6 LUT6 LUT5 LUT3 LUT6 LUT3 LUT6 LUT6 LUT5 LUT6 LUT5 LUT3 LUT6 LUT6 LUT6 LUT5 LUT6 LUT4 LUT4 LUT6 LUT5 LUT2 FDRE | FDRE LUT5 LUT5 LUT6 LUT5 LUT5 LUT6 LUT4 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT4 LUT5 LUT6 LUT6 LUT2 LUT6 LUT6 LUT6 LUT4 LUT5 FDRE |
| Start Point Clock         | clk_user                 | clk_user                                                                                                                                    | clk_user                                                                                                                     |
| End Point Clock           | clk_user                 | clk_user                                                                                                                                    | clk_user                                                                                                                     |
| DSP Block                 | None                     | None                                                                                                                                        | None                                                                                                                         |
| BRAM                      | None                     | None                                                                                                                                        | None                                                                                                                         |
| IO Crossings              |                        0 |                                                                                                                                           0 |                                                                                                                            0 |
| SLR Crossings             |                        0 |                                                                                                                                           0 |                                                                                                                            0 |
| PBlocks                   |                        0 |                                                                                                                                           0 |                                                                                                                            0 |
| High Fanout               |                        3 |                                                                                                                                          16 |                                                                                                                           51 |
| Dont Touch                |                        0 |                                                                                                                                           0 |                                                                                                                            0 |
| Mark Debug                |                        0 |                                                                                                                                           0 |                                                                                                                            0 |
| Start Point Pin Primitive | FDRE/C                   | FDRE/C                                                                                                                                      | FDRE/C                                                                                                                       |
| End Point Pin Primitive   | FDRE/D                   | FDRE/D                                                                                                                                      | FDRE/D                                                                                                                       |
| Start Point Pin           | sr_p.sr_15[20]/C         | muon_cand_1.pt_fast[0]/C                                                                                                                    | sr_p.sr_1_10.sector_ret_1055/C                                                                                               |
| End Point Pin             | muon_cand_1.pt_fast[0]/D | sr_p.sr_1_10.sector_ret_1055/D                                                                                                              | sr_p.sr_2_15.sector_ret_205/D                                                                                                |
+---------------------------+--------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #2
+---------------------------+--------------------------+-----------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+
|      Characteristics      |     WorstPath to Src     |                                                              Path #2                                                              |                                               WorstPath from Dst                                              |
+---------------------------+--------------------------+-----------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+
| Requirement               |                    6.250 |                                                                                                                             6.250 |                                                                                                         6.250 |
| Path Delay                |                    0.761 |                                                                                                                            10.166 |                                                                                                         9.254 |
| Logic Delay               | 0.096(13%)               | 2.486(25%)                                                                                                                        | 2.696(30%)                                                                                                    |
| Net Delay                 | 0.665(87%)               | 7.680(75%)                                                                                                                        | 6.558(70%)                                                                                                    |
| Clock Skew                |                   -0.184 |                                                                                                                             0.043 |                                                                                                        -0.167 |
| Slack                     |                    5.296 |                                                                                                                            -3.881 |                                                                                                        -3.179 |
| Timing Exception          |                          |                                                                                                                                   |                                                                                                               |
| Bounding Box Size         | 10% x 0%                 | 8% x 1%                                                                                                                           | 11% x 1%                                                                                                      |
| Clock Region Distance     | (0, 0)                   | (0, 0)                                                                                                                            | (0, 1)                                                                                                        |
| Cumulative Fanout         |                        3 |                                                                                                                               205 |                                                                                                           230 |
| Fixed Loc                 |                        0 |                                                                                                                                 0 |                                                                                                             0 |
| Fixed Route               |                        0 |                                                                                                                                 0 |                                                                                                             0 |
| Hold Fix Detour           |                        0 |                                                                                                                                 0 |                                                                                                             0 |
| Combined LUT Pairs        |                        0 |                                                                                                                                 0 |                                                                                                             0 |
| Clock Relationship        | Safely Timed             | Safely Timed                                                                                                                      | Safely Timed                                                                                                  |
| Logic Levels              |                        0 |                                                                                                                                24 |                                                                                                            20 |
| Routes                    |                        1 |                                                                                                                                25 |                                                                                                            20 |
| Logical Path              | FDRE FDRE                | FDRE LUT4 LUT5 LUT3 LUT4 LUT6 LUT4 LUT6 LUT6 LUT4 LUT6 LUT6 LUT4 LUT5 LUT6 LUT4 LUT6 LUT5 LUT4 LUT5 LUT6 LUT3 LUT6 LUT5 LUT6 FDRE | FDRE LUT5 LUT6 LUT5 LUT6 LUT4 LUT5 LUT6 LUT6 LUT5 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 FDRE |
| Start Point Clock         | clk_user                 | clk_user                                                                                                                          | clk_user                                                                                                      |
| End Point Clock           | clk_user                 | clk_user                                                                                                                          | clk_user                                                                                                      |
| DSP Block                 | None                     | None                                                                                                                              | None                                                                                                          |
| BRAM                      | None                     | None                                                                                                                              | None                                                                                                          |
| IO Crossings              |                        0 |                                                                                                                                 0 |                                                                                                             0 |
| SLR Crossings             |                        0 |                                                                                                                                 0 |                                                                                                             0 |
| PBlocks                   |                        0 |                                                                                                                                 0 |                                                                                                             0 |
| High Fanout               |                        3 |                                                                                                                                36 |                                                                                                            50 |
| Dont Touch                |                        0 |                                                                                                                                 0 |                                                                                                             0 |
| Mark Debug                |                        0 |                                                                                                                                 0 |                                                                                                             0 |
| Start Point Pin Primitive | FDRE/C                   | FDRE/C                                                                                                                            | FDRE/C                                                                                                        |
| End Point Pin Primitive   | FDRE/D                   | FDRE/D                                                                                                                            | FDRE/D                                                                                                        |
| Start Point Pin           | sr_p.sr_15[85]/C         | muon_cand_5.pt_fast[1]/C                                                                                                          | sr_p.sr_1_10.sector_ret_882_rep1/C                                                                            |
| End Point Pin             | muon_cand_5.pt_fast[1]/D | sr_p.sr_1_10.sector_ret_882_rep1/D                                                                                                | sr_p.sr_2_15.sector_ret_176/D                                                                                 |
+---------------------------+--------------------------+-----------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #3
+---------------------------+--------------------------+-----------------------------------------------------------------------------------------------------------------------------------+----------------------+
|      Characteristics      |     WorstPath to Src     |                                                              Path #3                                                              |  WorstPath from Dst  |
+---------------------------+--------------------------+-----------------------------------------------------------------------------------------------------------------------------------+----------------------+
| Requirement               |                    6.250 |                                                                                                                             6.250 |                6.250 |
| Path Delay                |                    0.761 |                                                                                                                            10.032 |                0.862 |
| Logic Delay               | 0.096(13%)               | 2.386(24%)                                                                                                                        | 0.096(12%)           |
| Net Delay                 | 0.665(87%)               | 7.646(76%)                                                                                                                        | 0.766(88%)           |
| Clock Skew                |                   -0.184 |                                                                                                                            -0.086 |               -0.096 |
| Slack                     |                    5.296 |                                                                                                                            -3.876 |                5.284 |
| Timing Exception          |                          |                                                                                                                                   |                      |
| Bounding Box Size         | 10% x 0%                 | 9% x 1%                                                                                                                           | 1% x 0%              |
| Clock Region Distance     | (0, 0)                   | (0, 0)                                                                                                                            | (0, 0)               |
| Cumulative Fanout         |                        3 |                                                                                                                               209 |                    1 |
| Fixed Loc                 |                        0 |                                                                                                                                 0 |                    0 |
| Fixed Route               |                        0 |                                                                                                                                 0 |                    0 |
| Hold Fix Detour           |                        0 |                                                                                                                                 0 |                    0 |
| Combined LUT Pairs        |                        0 |                                                                                                                                 0 |                    0 |
| Clock Relationship        | Safely Timed             | Safely Timed                                                                                                                      | Safely Timed         |
| Logic Levels              |                        0 |                                                                                                                                24 |                    0 |
| Routes                    |                        1 |                                                                                                                                24 |                    1 |
| Logical Path              | FDRE FDRE                | FDRE LUT4 LUT5 LUT3 LUT4 LUT6 LUT4 LUT6 LUT6 LUT4 LUT6 LUT6 LUT4 LUT5 LUT6 LUT4 LUT6 LUT6 LUT5 LUT5 LUT5 LUT5 LUT6 LUT6 LUT6 FDRE | FDRE FDRE            |
| Start Point Clock         | clk_user                 | clk_user                                                                                                                          | clk_user             |
| End Point Clock           | clk_user                 | clk_user                                                                                                                          | clk_user             |
| DSP Block                 | None                     | None                                                                                                                              | None                 |
| BRAM                      | None                     | None                                                                                                                              | None                 |
| IO Crossings              |                        0 |                                                                                                                                 0 |                    0 |
| SLR Crossings             |                        0 |                                                                                                                                 0 |                    0 |
| PBlocks                   |                        0 |                                                                                                                                 0 |                    0 |
| High Fanout               |                        3 |                                                                                                                                36 |                    1 |
| Dont Touch                |                        0 |                                                                                                                                 0 |                    0 |
| Mark Debug                |                        0 |                                                                                                                                 0 |                    0 |
| Start Point Pin Primitive | FDRE/C                   | FDRE/C                                                                                                                            | FDRE/C               |
| End Point Pin Primitive   | FDRE/D                   | FDRE/D                                                                                                                            | FDRE/D               |
| Start Point Pin           | sr_p.sr_15[85]/C         | muon_cand_5.pt_fast[1]/C                                                                                                          | sr_p.sr_1_6.roi[7]/C |
| End Point Pin             | muon_cand_5.pt_fast[1]/D | sr_p.sr_1_6.roi[7]/D                                                                                                              | sr_p.sr_2_6.roi[7]/D |
+---------------------------+--------------------------+-----------------------------------------------------------------------------------------------------------------------------------+----------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #4
+---------------------------+--------------------------+-----------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+
|      Characteristics      |     WorstPath to Src     |                                                              Path #4                                                              |                                            WorstPath from Dst                                            |
+---------------------------+--------------------------+-----------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+
| Requirement               |                    6.250 |                                                                                                                             6.250 |                                                                                                    6.250 |
| Path Delay                |                    0.761 |                                                                                                                            10.066 |                                                                                                    9.240 |
| Logic Delay               | 0.096(13%)               | 2.559(26%)                                                                                                                        | 2.451(27%)                                                                                               |
| Net Delay                 | 0.665(87%)               | 7.507(74%)                                                                                                                        | 6.789(73%)                                                                                               |
| Clock Skew                |                   -0.184 |                                                                                                                            -0.049 |                                                                                                   -0.051 |
| Slack                     |                    5.296 |                                                                                                                            -3.873 |                                                                                                   -3.049 |
| Timing Exception          |                          |                                                                                                                                   |                                                                                                          |
| Bounding Box Size         | 10% x 0%                 | 8% x 1%                                                                                                                           | 10% x 1%                                                                                                 |
| Clock Region Distance     | (0, 0)                   | (0, 0)                                                                                                                            | (0, 1)                                                                                                   |
| Cumulative Fanout         |                        3 |                                                                                                                               211 |                                                                                                      236 |
| Fixed Loc                 |                        0 |                                                                                                                                 0 |                                                                                                        0 |
| Fixed Route               |                        0 |                                                                                                                                 0 |                                                                                                        0 |
| Hold Fix Detour           |                        0 |                                                                                                                                 0 |                                                                                                        0 |
| Combined LUT Pairs        |                        0 |                                                                                                                                 0 |                                                                                                        0 |
| Clock Relationship        | Safely Timed             | Safely Timed                                                                                                                      | Safely Timed                                                                                             |
| Logic Levels              |                        0 |                                                                                                                                24 |                                                                                                       19 |
| Routes                    |                        1 |                                                                                                                                24 |                                                                                                       19 |
| Logical Path              | FDRE FDRE                | FDRE LUT4 LUT5 LUT3 LUT4 LUT6 LUT4 LUT6 LUT6 LUT4 LUT6 LUT6 LUT4 LUT5 LUT6 LUT4 LUT6 LUT5 LUT4 LUT5 LUT6 LUT5 LUT6 LUT5 LUT5 FDRE | FDRE LUT6 LUT4 LUT6 LUT4 LUT5 LUT6 LUT6 LUT5 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 FDRE |
| Start Point Clock         | clk_user                 | clk_user                                                                                                                          | clk_user                                                                                                 |
| End Point Clock           | clk_user                 | clk_user                                                                                                                          | clk_user                                                                                                 |
| DSP Block                 | None                     | None                                                                                                                              | None                                                                                                     |
| BRAM                      | None                     | None                                                                                                                              | None                                                                                                     |
| IO Crossings              |                        0 |                                                                                                                                 0 |                                                                                                        0 |
| SLR Crossings             |                        0 |                                                                                                                                 0 |                                                                                                        0 |
| PBlocks                   |                        0 |                                                                                                                                 0 |                                                                                                        0 |
| High Fanout               |                        3 |                                                                                                                                36 |                                                                                                       50 |
| Dont Touch                |                        0 |                                                                                                                                 0 |                                                                                                        0 |
| Mark Debug                |                        0 |                                                                                                                                 0 |                                                                                                        0 |
| Start Point Pin Primitive | FDRE/C                   | FDRE/C                                                                                                                            | FDRE/C                                                                                                   |
| End Point Pin Primitive   | FDRE/D                   | FDRE/D                                                                                                                            | FDRE/D                                                                                                   |
| Start Point Pin           | sr_p.sr_15[85]/C         | muon_cand_5.pt_fast[1]/C                                                                                                          | sr_p.sr_1_7.roi_ret_144/C                                                                                |
| End Point Pin             | muon_cand_5.pt_fast[1]/D | sr_p.sr_1_7.roi_ret_144/D                                                                                                         | sr_p.sr_2_15.sector_ret_176/D                                                                            |
+---------------------------+--------------------------+-----------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #5
+---------------------------+--------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+
|      Characteristics      |     WorstPath to Src     |                                                                      Path #5                                                                     |                                            WorstPath from Dst                                            |
+---------------------------+--------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+
| Requirement               |                    6.250 |                                                                                                                                            6.250 |                                                                                                    6.250 |
| Path Delay                |                    0.750 |                                                                                                                                           10.283 |                                                                                                    8.944 |
| Logic Delay               | 0.098(14%)               | 3.069(30%)                                                                                                                                       | 2.354(27%)                                                                                               |
| Net Delay                 | 0.652(86%)               | 7.214(70%)                                                                                                                                       | 6.590(73%)                                                                                               |
| Clock Skew                |                   -0.061 |                                                                                                                                            0.174 |                                                                                                   -0.333 |
| Slack                     |                    5.431 |                                                                                                                                           -3.868 |                                                                                                   -3.035 |
| Timing Exception          |                          |                                                                                                                                                  |                                                                                                          |
| Bounding Box Size         | 0% x 0%                  | 8% x 1%                                                                                                                                          | 9% x 1%                                                                                                  |
| Clock Region Distance     | (0, 0)                   | (0, 0)                                                                                                                                           | (0, 1)                                                                                                   |
| Cumulative Fanout         |                        3 |                                                                                                                                              156 |                                                                                                      216 |
| Fixed Loc                 |                        0 |                                                                                                                                                0 |                                                                                                        0 |
| Fixed Route               |                        0 |                                                                                                                                                0 |                                                                                                        0 |
| Hold Fix Detour           |                        0 |                                                                                                                                                0 |                                                                                                        0 |
| Combined LUT Pairs        |                        0 |                                                                                                                                                0 |                                                                                                        0 |
| Clock Relationship        | Safely Timed             | Safely Timed                                                                                                                                     | Safely Timed                                                                                             |
| Logic Levels              |                        0 |                                                                                                                                               27 |                                                                                                       19 |
| Routes                    |                        1 |                                                                                                                                               27 |                                                                                                       19 |
| Logical Path              | FDRE FDRE                | FDRE LUT4 LUT5 LUT6 LUT6 LUT6 LUT6 LUT5 LUT3 LUT6 LUT3 LUT6 LUT6 LUT5 LUT6 LUT5 LUT3 LUT6 LUT6 LUT6 LUT5 LUT3 LUT6 LUT4 LUT4 LUT3 LUT6 LUT6 FDRE | FDRE LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT4 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 FDRE |
| Start Point Clock         | clk_user                 | clk_user                                                                                                                                         | clk_user                                                                                                 |
| End Point Clock           | clk_user                 | clk_user                                                                                                                                         | clk_user                                                                                                 |
| DSP Block                 | None                     | None                                                                                                                                             | None                                                                                                     |
| BRAM                      | None                     | None                                                                                                                                             | None                                                                                                     |
| IO Crossings              |                        0 |                                                                                                                                                0 |                                                                                                        0 |
| SLR Crossings             |                        0 |                                                                                                                                                0 |                                                                                                        0 |
| PBlocks                   |                        0 |                                                                                                                                                0 |                                                                                                        0 |
| High Fanout               |                        3 |                                                                                                                                               17 |                                                                                                       46 |
| Dont Touch                |                        0 |                                                                                                                                                0 |                                                                                                        0 |
| Mark Debug                |                        0 |                                                                                                                                                0 |                                                                                                        0 |
| Start Point Pin Primitive | FDRE/C                   | FDRE/C                                                                                                                                           | FDRE/C                                                                                                   |
| End Point Pin Primitive   | FDRE/D                   | FDRE/D                                                                                                                                           | FDRE/D                                                                                                   |
| Start Point Pin           | sr_p.sr_15[20]/C         | muon_cand_1.pt_fast[0]/C                                                                                                                         | sr_p.sr_1_10.sector_ret_1030/C                                                                           |
| End Point Pin             | muon_cand_1.pt_fast[0]/D | sr_p.sr_1_10.sector_ret_1030/D                                                                                                                   | sr_p.sr_2_14.roi_ret_39/D                                                                                |
+---------------------------+--------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #6
+---------------------------+--------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+
|      Characteristics      |     WorstPath to Src     |                                                                   Path #6                                                                   |                                                    WorstPath from Dst                                                   |
+---------------------------+--------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+
| Requirement               |                    6.250 |                                                                                                                                       6.250 |                                                                                                                   6.250 |
| Path Delay                |                    0.750 |                                                                                                                                      10.099 |                                                                                                                   9.181 |
| Logic Delay               | 0.098(14%)               | 2.844(29%)                                                                                                                                  | 2.522(28%)                                                                                                              |
| Net Delay                 | 0.652(86%)               | 7.255(71%)                                                                                                                                  | 6.659(72%)                                                                                                              |
| Clock Skew                |                   -0.061 |                                                                                                                                      -0.009 |                                                                                                                  -0.123 |
| Slack                     |                    5.431 |                                                                                                                                      -3.867 |                                                                                                                  -3.062 |
| Timing Exception          |                          |                                                                                                                                             |                                                                                                                         |
| Bounding Box Size         | 0% x 0%                  | 8% x 1%                                                                                                                                     | 10% x 1%                                                                                                                |
| Clock Region Distance     | (0, 0)                   | (0, 0)                                                                                                                                      | (0, 1)                                                                                                                  |
| Cumulative Fanout         |                        3 |                                                                                                                                         161 |                                                                                                                     251 |
| Fixed Loc                 |                        0 |                                                                                                                                           0 |                                                                                                                       0 |
| Fixed Route               |                        0 |                                                                                                                                           0 |                                                                                                                       0 |
| Hold Fix Detour           |                        0 |                                                                                                                                           0 |                                                                                                                       0 |
| Combined LUT Pairs        |                        0 |                                                                                                                                           0 |                                                                                                                       0 |
| Clock Relationship        | Safely Timed             | Safely Timed                                                                                                                                | Safely Timed                                                                                                            |
| Logic Levels              |                        0 |                                                                                                                                          26 |                                                                                                                      22 |
| Routes                    |                        1 |                                                                                                                                          26 |                                                                                                                      22 |
| Logical Path              | FDRE FDRE                | FDRE LUT4 LUT5 LUT6 LUT6 LUT6 LUT6 LUT5 LUT3 LUT6 LUT3 LUT6 LUT6 LUT5 LUT6 LUT5 LUT3 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 FDRE | FDRE LUT6 LUT3 LUT6 LUT5 LUT4 LUT5 LUT5 LUT6 LUT2 LUT6 LUT5 LUT6 LUT4 LUT5 LUT6 LUT6 LUT2 LUT6 LUT6 LUT6 LUT4 LUT5 FDRE |
| Start Point Clock         | clk_user                 | clk_user                                                                                                                                    | clk_user                                                                                                                |
| End Point Clock           | clk_user                 | clk_user                                                                                                                                    | clk_user                                                                                                                |
| DSP Block                 | None                     | None                                                                                                                                        | None                                                                                                                    |
| BRAM                      | None                     | None                                                                                                                                        | None                                                                                                                    |
| IO Crossings              |                        0 |                                                                                                                                           0 |                                                                                                                       0 |
| SLR Crossings             |                        0 |                                                                                                                                           0 |                                                                                                                       0 |
| PBlocks                   |                        0 |                                                                                                                                           0 |                                                                                                                       0 |
| High Fanout               |                        3 |                                                                                                                                          16 |                                                                                                                      54 |
| Dont Touch                |                        0 |                                                                                                                                           0 |                                                                                                                       0 |
| Mark Debug                |                        0 |                                                                                                                                           0 |                                                                                                                       0 |
| Start Point Pin Primitive | FDRE/C                   | FDRE/C                                                                                                                                      | FDRE/C                                                                                                                  |
| End Point Pin Primitive   | FDRE/D                   | FDRE/D                                                                                                                                      | FDRE/D                                                                                                                  |
| Start Point Pin           | sr_p.sr_15[20]/C         | muon_cand_1.pt_fast[0]/C                                                                                                                    | sr_p.sr_1_8.roi_ret_166/C                                                                                               |
| End Point Pin             | muon_cand_1.pt_fast[0]/D | sr_p.sr_1_8.roi_ret_166/D                                                                                                                   | sr_p.sr_2_15.sector_ret_205/D                                                                                           |
+---------------------------+--------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #7
+---------------------------+--------------------------+----------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+
|      Characteristics      |     WorstPath to Src     |                                                                 Path #7                                                                |                                                    WorstPath from Dst                                                   |
+---------------------------+--------------------------+----------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+
| Requirement               |                    6.250 |                                                                                                                                  6.250 |                                                                                                                   6.250 |
| Path Delay                |                    0.761 |                                                                                                                                 10.178 |                                                                                                                   8.809 |
| Logic Delay               | 0.096(13%)               | 2.754(28%)                                                                                                                             | 2.913(34%)                                                                                                              |
| Net Delay                 | 0.665(87%)               | 7.424(72%)                                                                                                                             | 5.896(66%)                                                                                                              |
| Clock Skew                |                   -0.184 |                                                                                                                                  0.074 |                                                                                                                  -0.227 |
| Slack                     |                    5.296 |                                                                                                                                 -3.862 |                                                                                                                  -2.794 |
| Timing Exception          |                          |                                                                                                                                        |                                                                                                                         |
| Bounding Box Size         | 10% x 0%                 | 9% x 1%                                                                                                                                | 9% x 1%                                                                                                                 |
| Clock Region Distance     | (0, 0)                   | (0, 0)                                                                                                                                 | (0, 1)                                                                                                                  |
| Cumulative Fanout         |                        3 |                                                                                                                                    197 |                                                                                                                     244 |
| Fixed Loc                 |                        0 |                                                                                                                                      0 |                                                                                                                       0 |
| Fixed Route               |                        0 |                                                                                                                                      0 |                                                                                                                       0 |
| Hold Fix Detour           |                        0 |                                                                                                                                      0 |                                                                                                                       0 |
| Combined LUT Pairs        |                        0 |                                                                                                                                      0 |                                                                                                                       0 |
| Clock Relationship        | Safely Timed             | Safely Timed                                                                                                                           | Safely Timed                                                                                                            |
| Logic Levels              |                        0 |                                                                                                                                     25 |                                                                                                                      22 |
| Routes                    |                        1 |                                                                                                                                     25 |                                                                                                                      22 |
| Logical Path              | FDRE FDRE                | FDRE LUT4 LUT5 LUT3 LUT4 LUT6 LUT4 LUT6 LUT6 LUT4 LUT6 LUT6 LUT4 LUT5 LUT6 LUT4 LUT6 LUT6 LUT5 LUT6 LUT2 LUT6 LUT6 LUT6 LUT5 LUT6 FDRE | FDRE LUT6 LUT6 LUT5 LUT5 LUT6 LUT4 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT4 LUT5 LUT6 LUT6 LUT2 LUT6 LUT6 LUT6 LUT4 LUT5 FDRE |
| Start Point Clock         | clk_user                 | clk_user                                                                                                                               | clk_user                                                                                                                |
| End Point Clock           | clk_user                 | clk_user                                                                                                                               | clk_user                                                                                                                |
| DSP Block                 | None                     | None                                                                                                                                   | None                                                                                                                    |
| BRAM                      | None                     | None                                                                                                                                   | None                                                                                                                    |
| IO Crossings              |                        0 |                                                                                                                                      0 |                                                                                                                       0 |
| SLR Crossings             |                        0 |                                                                                                                                      0 |                                                                                                                       0 |
| PBlocks                   |                        0 |                                                                                                                                      0 |                                                                                                                       0 |
| High Fanout               |                        3 |                                                                                                                                     36 |                                                                                                                      51 |
| Dont Touch                |                        0 |                                                                                                                                      0 |                                                                                                                       0 |
| Mark Debug                |                        0 |                                                                                                                                      0 |                                                                                                                       0 |
| Start Point Pin Primitive | FDRE/C                   | FDRE/C                                                                                                                                 | FDRE/C                                                                                                                  |
| End Point Pin Primitive   | FDRE/D                   | FDRE/D                                                                                                                                 | FDRE/D                                                                                                                  |
| Start Point Pin           | sr_p.sr_15[85]/C         | muon_cand_5.pt_fast[1]/C                                                                                                               | sr_p.sr_1_10.sector_ret_1073/C                                                                                          |
| End Point Pin             | muon_cand_5.pt_fast[1]/D | sr_p.sr_1_10.sector_ret_1073/D                                                                                                         | sr_p.sr_2_15.sector_ret_205/D                                                                                           |
+---------------------------+--------------------------+----------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #8
+---------------------------+--------------------------+----------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+
|      Characteristics      |     WorstPath to Src     |                                                                 Path #8                                                                |                                                    WorstPath from Dst                                                   |
+---------------------------+--------------------------+----------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+
| Requirement               |                    6.250 |                                                                                                                                  6.250 |                                                                                                                   6.250 |
| Path Delay                |                    0.761 |                                                                                                                                 10.274 |                                                                                                                   8.848 |
| Logic Delay               | 0.096(13%)               | 2.820(28%)                                                                                                                             | 2.835(33%)                                                                                                              |
| Net Delay                 | 0.665(87%)               | 7.454(72%)                                                                                                                             | 6.013(67%)                                                                                                              |
| Clock Skew                |                   -0.184 |                                                                                                                                  0.171 |                                                                                                                  -0.339 |
| Slack                     |                    5.296 |                                                                                                                                 -3.862 |                                                                                                                  -2.945 |
| Timing Exception          |                          |                                                                                                                                        |                                                                                                                         |
| Bounding Box Size         | 10% x 0%                 | 9% x 1%                                                                                                                                | 9% x 1%                                                                                                                 |
| Clock Region Distance     | (0, 0)                   | (0, 0)                                                                                                                                 | (0, 1)                                                                                                                  |
| Cumulative Fanout         |                        3 |                                                                                                                                    197 |                                                                                                                     245 |
| Fixed Loc                 |                        0 |                                                                                                                                      0 |                                                                                                                       0 |
| Fixed Route               |                        0 |                                                                                                                                      0 |                                                                                                                       0 |
| Hold Fix Detour           |                        0 |                                                                                                                                      0 |                                                                                                                       0 |
| Combined LUT Pairs        |                        0 |                                                                                                                                      0 |                                                                                                                       0 |
| Clock Relationship        | Safely Timed             | Safely Timed                                                                                                                           | Safely Timed                                                                                                            |
| Logic Levels              |                        0 |                                                                                                                                     25 |                                                                                                                      22 |
| Routes                    |                        1 |                                                                                                                                     25 |                                                                                                                      22 |
| Logical Path              | FDRE FDRE                | FDRE LUT4 LUT5 LUT3 LUT4 LUT6 LUT4 LUT6 LUT6 LUT4 LUT6 LUT6 LUT4 LUT5 LUT6 LUT4 LUT6 LUT6 LUT5 LUT6 LUT2 LUT6 LUT6 LUT6 LUT5 LUT5 FDRE | FDRE LUT6 LUT6 LUT5 LUT5 LUT6 LUT4 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT4 LUT5 LUT6 LUT6 LUT2 LUT6 LUT6 LUT6 LUT4 LUT5 FDRE |
| Start Point Clock         | clk_user                 | clk_user                                                                                                                               | clk_user                                                                                                                |
| End Point Clock           | clk_user                 | clk_user                                                                                                                               | clk_user                                                                                                                |
| DSP Block                 | None                     | None                                                                                                                                   | None                                                                                                                    |
| BRAM                      | None                     | None                                                                                                                                   | None                                                                                                                    |
| IO Crossings              |                        0 |                                                                                                                                      0 |                                                                                                                       0 |
| SLR Crossings             |                        0 |                                                                                                                                      0 |                                                                                                                       0 |
| PBlocks                   |                        0 |                                                                                                                                      0 |                                                                                                                       0 |
| High Fanout               |                        3 |                                                                                                                                     36 |                                                                                                                      51 |
| Dont Touch                |                        0 |                                                                                                                                      0 |                                                                                                                       0 |
| Mark Debug                |                        0 |                                                                                                                                      0 |                                                                                                                       0 |
| Start Point Pin Primitive | FDRE/C                   | FDRE/C                                                                                                                                 | FDRE/C                                                                                                                  |
| End Point Pin Primitive   | FDRE/D                   | FDRE/D                                                                                                                                 | FDRE/D                                                                                                                  |
| Start Point Pin           | sr_p.sr_15[85]/C         | muon_cand_5.pt_fast[1]/C                                                                                                               | sr_p.sr_1_10.sector_ret_1041/C                                                                                          |
| End Point Pin             | muon_cand_5.pt_fast[1]/D | sr_p.sr_1_10.sector_ret_1041/D                                                                                                         | sr_p.sr_2_15.sector_ret_205/D                                                                                           |
+---------------------------+--------------------------+----------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #9
+---------------------------+--------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+
|      Characteristics      |     WorstPath to Src     |                                                                   Path #9                                                                   |    WorstPath from Dst    |
+---------------------------+--------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+
| Requirement               |                    6.250 |                                                                                                                                       6.250 |                    6.250 |
| Path Delay                |                    0.750 |                                                                                                                                      10.156 |                    2.298 |
| Logic Delay               | 0.098(14%)               | 2.707(27%)                                                                                                                                  | 0.338(15%)               |
| Net Delay                 | 0.652(86%)               | 7.449(73%)                                                                                                                                  | 1.960(85%)               |
| Clock Skew                |                   -0.061 |                                                                                                                                       0.056 |                   -0.214 |
| Slack                     |                    5.431 |                                                                                                                                      -3.858 |                    3.730 |
| Timing Exception          |                          |                                                                                                                                             |                          |
| Bounding Box Size         | 0% x 0%                  | 8% x 1%                                                                                                                                     | 2% x 2%                  |
| Clock Region Distance     | (0, 0)                   | (0, 0)                                                                                                                                      | (0, 1)                   |
| Cumulative Fanout         |                        3 |                                                                                                                                         161 |                       18 |
| Fixed Loc                 |                        0 |                                                                                                                                           0 |                        0 |
| Fixed Route               |                        0 |                                                                                                                                           0 |                        0 |
| Hold Fix Detour           |                        0 |                                                                                                                                           0 |                        0 |
| Combined LUT Pairs        |                        0 |                                                                                                                                           0 |                        0 |
| Clock Relationship        | Safely Timed             | Safely Timed                                                                                                                                | Safely Timed             |
| Logic Levels              |                        0 |                                                                                                                                          26 |                        2 |
| Routes                    |                        1 |                                                                                                                                          26 |                        2 |
| Logical Path              | FDRE FDRE                | FDRE LUT4 LUT5 LUT6 LUT6 LUT6 LUT6 LUT5 LUT3 LUT6 LUT3 LUT6 LUT6 LUT5 LUT6 LUT5 LUT3 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT5 LUT5 LUT3 FDRE | FDRE LUT6 LUT6 FDRE      |
| Start Point Clock         | clk_user                 | clk_user                                                                                                                                    | clk_user                 |
| End Point Clock           | clk_user                 | clk_user                                                                                                                                    | clk_user                 |
| DSP Block                 | None                     | None                                                                                                                                        | None                     |
| BRAM                      | None                     | None                                                                                                                                        | None                     |
| IO Crossings              |                        0 |                                                                                                                                           0 |                        0 |
| SLR Crossings             |                        0 |                                                                                                                                           0 |                        0 |
| PBlocks                   |                        0 |                                                                                                                                           0 |                        0 |
| High Fanout               |                        3 |                                                                                                                                          16 |                       16 |
| Dont Touch                |                        0 |                                                                                                                                           0 |                        0 |
| Mark Debug                |                        0 |                                                                                                                                           0 |                        0 |
| Start Point Pin Primitive | FDRE/C                   | FDRE/C                                                                                                                                      | FDRE/C                   |
| End Point Pin Primitive   | FDRE/D                   | FDRE/D                                                                                                                                      | FDRE/D                   |
| Start Point Pin           | sr_p.sr_15[20]/C         | muon_cand_1.pt_fast[0]/C                                                                                                                    | sr_p.sr_1_7.pt_ret_199/C |
| End Point Pin             | muon_cand_1.pt_fast[0]/D | sr_p.sr_1_7.pt_ret_199/D                                                                                                                    | sr_p.sr_2_7.sector[3]/D  |
+---------------------------+--------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #10
+---------------------------+--------------------------+-----------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+
|      Characteristics      |     WorstPath to Src     |                                                              Path #10                                                             |                                            WorstPath from Dst                                            |
+---------------------------+--------------------------+-----------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+
| Requirement               |                    6.250 |                                                                                                                             6.250 |                                                                                                    6.250 |
| Path Delay                |                    0.761 |                                                                                                                            10.040 |                                                                                                    9.132 |
| Logic Delay               | 0.096(13%)               | 2.637(27%)                                                                                                                        | 2.419(27%)                                                                                               |
| Net Delay                 | 0.665(87%)               | 7.403(73%)                                                                                                                        | 6.713(73%)                                                                                               |
| Clock Skew                |                   -0.184 |                                                                                                                            -0.058 |                                                                                                   -0.041 |
| Slack                     |                    5.296 |                                                                                                                            -3.856 |                                                                                                   -2.931 |
| Timing Exception          |                          |                                                                                                                                   |                                                                                                          |
| Bounding Box Size         | 10% x 0%                 | 10% x 1%                                                                                                                          | 10% x 1%                                                                                                 |
| Clock Region Distance     | (0, 0)                   | (0, 0)                                                                                                                            | (0, 1)                                                                                                   |
| Cumulative Fanout         |                        3 |                                                                                                                               195 |                                                                                                      234 |
| Fixed Loc                 |                        0 |                                                                                                                                 0 |                                                                                                        0 |
| Fixed Route               |                        0 |                                                                                                                                 0 |                                                                                                        0 |
| Hold Fix Detour           |                        0 |                                                                                                                                 0 |                                                                                                        0 |
| Combined LUT Pairs        |                        0 |                                                                                                                                 0 |                                                                                                        0 |
| Clock Relationship        | Safely Timed             | Safely Timed                                                                                                                      | Safely Timed                                                                                             |
| Logic Levels              |                        0 |                                                                                                                                24 |                                                                                                       19 |
| Routes                    |                        1 |                                                                                                                                24 |                                                                                                       19 |
| Logical Path              | FDRE FDRE                | FDRE LUT4 LUT5 LUT3 LUT4 LUT6 LUT4 LUT6 LUT6 LUT4 LUT6 LUT6 LUT4 LUT5 LUT6 LUT4 LUT6 LUT5 LUT4 LUT5 LUT5 LUT5 LUT5 LUT6 LUT6 FDRE | FDRE LUT6 LUT4 LUT6 LUT4 LUT5 LUT6 LUT6 LUT5 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 FDRE |
| Start Point Clock         | clk_user                 | clk_user                                                                                                                          | clk_user                                                                                                 |
| End Point Clock           | clk_user                 | clk_user                                                                                                                          | clk_user                                                                                                 |
| DSP Block                 | None                     | None                                                                                                                              | None                                                                                                     |
| BRAM                      | None                     | None                                                                                                                              | None                                                                                                     |
| IO Crossings              |                        0 |                                                                                                                                 0 |                                                                                                        0 |
| SLR Crossings             |                        0 |                                                                                                                                 0 |                                                                                                        0 |
| PBlocks                   |                        0 |                                                                                                                                 0 |                                                                                                        0 |
| High Fanout               |                        3 |                                                                                                                                36 |                                                                                                       50 |
| Dont Touch                |                        0 |                                                                                                                                 0 |                                                                                                        0 |
| Mark Debug                |                        0 |                                                                                                                                 0 |                                                                                                        0 |
| Start Point Pin Primitive | FDRE/C                   | FDRE/C                                                                                                                            | FDRE/C                                                                                                   |
| End Point Pin Primitive   | FDRE/D                   | FDRE/D                                                                                                                            | FDRE/D                                                                                                   |
| Start Point Pin           | sr_p.sr_15[85]/C         | muon_cand_5.pt_fast[1]/C                                                                                                          | sr_p.sr_1_10.sector_ret_988/C                                                                            |
| End Point Pin             | muon_cand_5.pt_fast[1]/D | sr_p.sr_1_10.sector_ret_988/D                                                                                                     | sr_p.sr_2_15.sector_ret_176/D                                                                            |
+---------------------------+--------------------------+-----------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


2. Logic Level Distribution
---------------------------

+-----------------+-------------+-----+---+----+----+----+----+----+---+----+----+----+----+----+----+----+----+----+----+----+----+----+-----+----+----+----+----+----+
| End Point Clock | Requirement |  0  | 2 |  3 |  4 |  5 |  6 |  7 | 8 |  9 | 10 | 11 | 12 | 13 | 14 | 15 | 16 | 17 | 18 | 19 | 20 | 21 |  22 | 23 | 24 | 25 | 26 | 27 |
+-----------------+-------------+-----+---+----+----+----+----+----+---+----+----+----+----+----+----+----+----+----+----+----+----+----+-----+----+----+----+----+----+
| clk_user        | 6.250ns     | 274 | 3 | 15 | 20 | 13 | 17 | 11 | 9 | 20 |  3 | 12 | 20 |  1 | 31 | 41 | 20 | 20 | 18 | 13 | 60 | 58 | 163 | 73 | 55 | 21 |  8 |  1 |
+-----------------+-------------+-----+---+----+----+----+----+----+---+----+----+----+----+----+----+----+----+----+----+----+----+----+-----+----+----+----+----+----+
* Columns represents the logic levels per end point clock
** Distribution is for top worst 1000 paths


3. Complexity Characteristics (Cells)
-------------------------------------

+------------------+-----------------------------------------------------+------+----------------+-----------------+---------+-----------+-----------+------------+-------------+-------------+------------+-----+------+------+------+
|     Instance     |                        Module                       | Rent | Average Fanout | Total Instances |   LUT1  |    LUT2   |    LUT3   |    LUT4    |     LUT5    |     LUT6    | Memory LUT | DSP | RAMB | MUXF | URAM |
+------------------+-----------------------------------------------------+------+----------------+-----------------+---------+-----------+-----------+------------+-------------+-------------+------------+-----+------+------+------+
| (top)            |                                             wrapper | 0.32 |           2.62 |           15835 | 0(0.0%) | 102(1.7%) | 149(2.5%) | 678(11.6%) | 1425(24.3%) | 3512(59.9%) |          0 |   0 |    0 |    0 |    0 |
|  muon_sorter_1   | muon_sorter_I016_O016_D002-freq160retfan10000_rev_2 | 0.70 |           4.16 |            7079 | 0(0.0%) | 101(1.7%) | 149(2.6%) | 593(10.3%) | 1425(24.7%) | 3512(60.8%) |          0 |   0 |    0 |    0 |    0 |
|  shift_reg_tap_i |                                 shift_reg_tap_256_4 | 0.00 |           1.03 |            3840 | 0(0.0%) |   0(0.0%) |   0(0.0%) |    0(0.0%) |     0(0.0%) |     0(0.0%) |          0 |   0 |    0 |    0 |    0 |
|  shift_reg_tap_o |                               shift_reg_tap_256_4_0 | 0.00 |           1.00 |            3840 | 0(0.0%) |   0(0.0%) |   0(0.0%) |    0(0.0%) |     0(0.0%) |     0(0.0%) |          0 |   0 |    0 |    0 |    0 |
+------------------+-----------------------------------------------------+------+----------------+-----------------+---------+-----------+-----------+------------+-------------+-------------+------------+-----+------+------+------+
* Complexity Ranges 
** 0.0 - 0.3 -> Very Low, 0.3 - 0.5 -> low, 0.5 - 0.65 -> normal,  0.65 - 0.85 -> high, 0.85 - 1.0 -> very high
*** -* -> Not computable as cell size is very small


4. Placed Maximum Level Congestion Reporting
--------------------------------------------

+-----------+------------------+------------+-------------------------------+---------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| Direction | Congestion Level | Congestion |       Congestion Window       |   Cell Names  | Combined LUTs | Avg LUT Input | LUT as logic | Lut Memory | Flop | MUXF | RAMB | URAM | DSP | CARRY | SRL |
+-----------+------------------+------------+-------------------------------+---------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| North     |                2 |       126% | (CLEM_X65Y349,CLEL_R_X66Y352) | wrapper(100%) |            0% |          5.25 | 98%          | 0%         |  19% |   0% | NA   | NA   | NA  |    0% |  0% |
| East      |                3 |       110% | (CLEM_X63Y337,CLEL_R_X66Y344) | wrapper(100%) |            0% |       5.27009 | 99%          | 0%         |   7% |   0% | NA   | NA   | 0%  |    0% |  0% |
| South     |                3 |       103% | (CLEM_X63Y337,CLEL_R_X66Y344) | wrapper(100%) |            0% |       5.27009 | 99%          | 0%         |   7% |   0% | NA   | NA   | 0%  |    0% |  0% |
| West      |                2 |       126% | (CLEM_X65Y349,CLEL_R_X66Y352) | wrapper(100%) |            0% |          5.25 | 98%          | 0%         |  19% |   0% | NA   | NA   | NA  |    0% |  0% |
+-----------+------------------+------------+-------------------------------+---------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+


5. Initial Estimated Router Congestion Reporting
------------------------------------------------

+-----------+--------+------------------+------------------+-------------------------------+---------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| Direction |  Type  | Congestion Level | Percentage Tiles |       Congestion Window       |   Cell Names  | Combined LUTs | Avg LUT Input | LUT as logic | Lut Memory | Flop | MUXF | RAMB | URAM | DSP | CARRY | SRL |
+-----------+--------+------------------+------------------+-------------------------------+---------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| North     | Global |                3 |           0.045% | (CLEM_X64Y340,NULL_X393Y360)  | wrapper(100%) |            0% |       5.25938 | 99%          | 0%         |  10% |   0% | NA   | NA   | 0%  |    0% |  0% |
| South     | Global |                3 |           0.105% | (CLEM_X60Y336,CLEM_X63Y347)   | wrapper(100%) |            0% |       5.11875 | 99%          | 0%         |  24% |   0% | NA   | 0%   | NA  |    0% |  0% |
| East      | Global |                4 |           0.159% | (CLEM_X60Y339,CLEM_X67Y362)   | wrapper(100%) |            0% |       5.25468 | 98%          | 0%         |  13% |   0% | NA   | 0%   | 0%  |    0% |  0% |
| West      | Global |                4 |           0.098% | (CLEM_X63Y344,CLEM_X70Y359)   | wrapper(100%) |            0% |       5.33665 | 99%          | 0%         |   9% |   0% | 0%   | NA   | 0%  |    0% |  0% |
| North     | Long   |                1 |           0.005% | (CLEM_X65Y347,CLEM_X66Y349)   | wrapper(100%) |            0% |       5.09722 | 98%          | 0%         |  19% |   0% | NA   | NA   | NA  |    0% |  0% |
| East      | Long   |                1 |           0.005% | (CLEM_X65Y343,CLEM_X65Y344)   | wrapper(100%) |            0% |        5.0625 | 100%         | 0%         |  37% |   0% | NA   | NA   | NA  |    0% |  0% |
| West      | Long   |                2 |           0.028% | (CLEL_R_X68Y349,CLEM_X70Y354) | wrapper(100%) |            0% |       5.42361 | 100%         | 0%         |   3% |   0% | NA   | NA   | 0%  |    0% |  0% |
| North     | Short  |                4 |           0.126% | (CLEM_X60Y338,CLEM_X67Y361)   | wrapper(100%) |            0% |        5.2594 | 98%          | 0%         |  13% |   0% | NA   | 0%   | 0%  |    0% |  0% |
| South     | Short  |                5 |           0.280% | (CLEM_X56Y334,CLEM_X71Y365)   | wrapper(100%) |            0% |       4.12343 | 76%          | 0%         |  24% |   0% | 0%   | 0%   | 0%  |    0% |  0% |
| East      | Short  |                5 |           0.371% | (CLEM_X56Y332,CLEM_X71Y363)   | wrapper(100%) |            0% |       3.98876 | 74%          | 0%         |  26% |   0% | 0%   | 0%   | 0%  |    0% |  0% |
| West      | Short  |                5 |           0.270% | (CLEM_X57Y335,CLEL_R_X72Y366) | wrapper(100%) |            0% |       4.12633 | 76%          | 0%         |  25% |   0% | 0%   | 0%   | 0%  |    0% |  0% |
+-----------+--------+------------------+------------------+-------------------------------+---------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+


6. Routed Maximum Level Congestion Reporting
--------------------------------------------

+-----------+------------------+------------+---------------------------------+---------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| Direction | Congestion Level | Congestion |        Congestion Window        |   Cell Names  | Combined LUTs | Avg LUT Input | LUT as logic | Lut Memory | Flop | MUXF | RAMB | URAM | DSP | CARRY | SRL |
+-----------+------------------+------------+---------------------------------+---------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| East      |                0 |        85% | (CLEM_X60Y336,CLEM_X60Y336)     | wrapper(100%) |            0% |         3.875 | 87%          | 0%         |  87% |   0% | NA   | NA   | NA  |    0% |  0% |
| East      |                0 |        86% | (CLEL_R_X62Y336,CLEL_R_X62Y336) | wrapper(100%) |            0% |         4.875 | 100%         | NA         |  25% |   0% | NA   | NA   | NA  |    0% |  NA |
| East      |                0 |        93% | (CLEM_X60Y335,CLEM_X60Y335)     | wrapper(100%) |            0% |          1.25 | 25%          | 0%         |  93% |   0% | NA   | NA   | NA  |    0% |  0% |
| West      |                0 |        86% | (CLEL_R_X68Y365,CLEL_R_X68Y365) | wrapper(100%) |            0% |         4.375 | 87%          | NA         |  37% |   0% | NA   | NA   | NA  |    0% |  NA |
+-----------+------------------+------------+---------------------------------+---------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
* Congested regions with less than 85% congestion are not reported.


7. SLR Net Crossing Reporting
-----------------------------

+------------+-----------------------------+-------------+-------------+-------------+
| Cell Names | Number of Nets crossing SLR | 0 - 1 Cuts  | 0 - 2 Cuts  | 1 - 2 Cuts  |
+------------+-----------------------------+-------------+-------------+-------------+
* Information not available. There are no nets crossing SLRs.


8. Placed Tile Based Congestion Metric (Vertical)
-------------------------------------------------

+----------------+-----------------+--------------+----------------------+---------------+---------------------+
|    Tile Name   | RPM Grid Column | RPM Grid Row | Congestion in Window |   Cell Names  | Placer Max Overlap? |
+----------------+-----------------+--------------+----------------------+---------------+---------------------+
| CLEL_R_X66Y341 | 391             | 578          | 42%                  | wrapper(100%) | Y                   |
| CLEL_R_X66Y339 | 391             | 580          | 41%                  | wrapper(100%) | Y                   |
| CLEL_R_X66Y340 | 391             | 579          | 40%                  | wrapper(100%) | Y                   |
| CLEM_X65Y345   | 384             | 574          | 40%                  | wrapper(100%) | Y                   |
| CLEL_R_X68Y340 | 399             | 579          | 39%                  | wrapper(100%) | Y                   |
| CLEL_R_X66Y338 | 391             | 581          | 39%                  | wrapper(100%) | Y                   |
| CLEM_X65Y346   | 384             | 573          | 39%                  | wrapper(100%) | Y                   |
| CLEM_X65Y344   | 384             | 575          | 39%                  | wrapper(100%) | Y                   |
| CLEM_X66Y340   | 389             | 579          | 38%                  | wrapper(100%) | Y                   |
| CLEM_X66Y339   | 389             | 580          | 38%                  | wrapper(100%) | Y                   |
+----------------+-----------------+--------------+----------------------+---------------+---------------------+


9. Placed Tile Based Congestion Metric (Horizontal)
---------------------------------------------------

+----------------+-----------------+--------------+----------------------+---------------+---------------------+
|    Tile Name   | RPM Grid Column | RPM Grid Row | Congestion in Window |   Cell Names  | Placer Max Overlap? |
+----------------+-----------------+--------------+----------------------+---------------+---------------------+
| CLEL_R_X63Y353 | 379             | 566          | 46%                  | wrapper(100%) | Y                   |
| CLEM_X63Y353   | 377             | 566          | 43%                  | wrapper(100%) | Y                   |
| CLEL_R_X62Y353 | 374             | 566          | 42%                  | wrapper(100%) | Y                   |
| CLEM_X64Y352   | 380             | 567          | 42%                  | wrapper(100%) | Y                   |
| CLEM_X65Y352   | 384             | 567          | 42%                  | wrapper(100%) | Y                   |
| CLEM_X64Y353   | 380             | 566          | 42%                  | wrapper(100%) | Y                   |
| CLEL_R_X63Y352 | 379             | 567          | 42%                  | wrapper(100%) | Y                   |
| CLEM_X65Y353   | 384             | 566          | 40%                  | wrapper(100%) | Y                   |
| CLEM_X61Y339   | 368             | 580          | 40%                  | wrapper(100%) | Y                   |
| CLEL_R_X62Y339 | 374             | 580          | 40%                  | wrapper(100%) | Y                   |
+----------------+-----------------+--------------+----------------------+---------------+---------------------+


