## A Verilog implementation for an FPU with the following operations:
- Addition
- Subtraction
- Multiplication
- Division
