INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/gabri/OneDrive/Desktop/Vivado Projects/shift_reg/shift_reg.srcs/sim_1/new/tb_reg.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_reg'
