//Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
//--------------------------------------------------------------------------------
//Tool Version: Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
//Date        : Fri May 21 13:52:25 2021
//Host        : LAPTOP-VIEPELG3 running 64-bit major release  (build 9200)
//Command     : generate_target scpu_sim_wrapper.bd
//Design      : scpu_sim_wrapper
//Purpose     : IP block netlist
//--------------------------------------------------------------------------------
`timescale 1 ps / 1 ps

module scpu_sim_wrapper
   (a0_0,
    a1_0,
    a2_0,
    a3_0,
    a4_0,
    a5_0,
    a6_0,
    a7_0,
    clk,
    gp_0,
    ra_0,
    rst,
    s0_0,
    s10_0,
    s11_0,
    s1_0,
    s2_0,
    s3_0,
    s4_0,
    s5_0,
    s6_0,
    s7_0,
    s8_0,
    s9_0,
    sp_0,
    t0_0,
    t1_0,
    t2_0,
    t3_0,
    t4_0,
    t5_0,
    t6_0,
    tp_0,
    x0_0);
  output [31:0]a0_0;
  output [31:0]a1_0;
  output [31:0]a2_0;
  output [31:0]a3_0;
  output [31:0]a4_0;
  output [31:0]a5_0;
  output [31:0]a6_0;
  output [31:0]a7_0;
  input clk;
  output [31:0]gp_0;
  output [31:0]ra_0;
  input rst;
  output [31:0]s0_0;
  output [31:0]s10_0;
  output [31:0]s11_0;
  output [31:0]s1_0;
  output [31:0]s2_0;
  output [31:0]s3_0;
  output [31:0]s4_0;
  output [31:0]s5_0;
  output [31:0]s6_0;
  output [31:0]s7_0;
  output [31:0]s8_0;
  output [31:0]s9_0;
  output [31:0]sp_0;
  output [31:0]t0_0;
  output [31:0]t1_0;
  output [31:0]t2_0;
  output [31:0]t3_0;
  output [31:0]t4_0;
  output [31:0]t5_0;
  output [31:0]t6_0;
  output [31:0]tp_0;
  output [31:0]x0_0;

  wire [31:0]a0_0;
  wire [31:0]a1_0;
  wire [31:0]a2_0;
  wire [31:0]a3_0;
  wire [31:0]a4_0;
  wire [31:0]a5_0;
  wire [31:0]a6_0;
  wire [31:0]a7_0;
  wire clk;
  wire [31:0]gp_0;
  wire [31:0]ra_0;
  wire rst;
  wire [31:0]s0_0;
  wire [31:0]s10_0;
  wire [31:0]s11_0;
  wire [31:0]s1_0;
  wire [31:0]s2_0;
  wire [31:0]s3_0;
  wire [31:0]s4_0;
  wire [31:0]s5_0;
  wire [31:0]s6_0;
  wire [31:0]s7_0;
  wire [31:0]s8_0;
  wire [31:0]s9_0;
  wire [31:0]sp_0;
  wire [31:0]t0_0;
  wire [31:0]t1_0;
  wire [31:0]t2_0;
  wire [31:0]t3_0;
  wire [31:0]t4_0;
  wire [31:0]t5_0;
  wire [31:0]t6_0;
  wire [31:0]tp_0;
  wire [31:0]x0_0;

  scpu_sim scpu_sim_i
       (.a0_0(a0_0),
        .a1_0(a1_0),
        .a2_0(a2_0),
        .a3_0(a3_0),
        .a4_0(a4_0),
        .a5_0(a5_0),
        .a6_0(a6_0),
        .a7_0(a7_0),
        .clk(clk),
        .gp_0(gp_0),
        .ra_0(ra_0),
        .rst(rst),
        .s0_0(s0_0),
        .s10_0(s10_0),
        .s11_0(s11_0),
        .s1_0(s1_0),
        .s2_0(s2_0),
        .s3_0(s3_0),
        .s4_0(s4_0),
        .s5_0(s5_0),
        .s6_0(s6_0),
        .s7_0(s7_0),
        .s8_0(s8_0),
        .s9_0(s9_0),
        .sp_0(sp_0),
        .t0_0(t0_0),
        .t1_0(t1_0),
        .t2_0(t2_0),
        .t3_0(t3_0),
        .t4_0(t4_0),
        .t5_0(t5_0),
        .t6_0(t6_0),
        .tp_0(tp_0),
        .x0_0(x0_0));
endmodule
