// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2019.1
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module max_pool_1 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        conv_out_0_V_address0,
        conv_out_0_V_ce0,
        conv_out_0_V_q0,
        conv_out_0_V_address1,
        conv_out_0_V_ce1,
        conv_out_0_V_q1,
        conv_out_1_V_address0,
        conv_out_1_V_ce0,
        conv_out_1_V_q0,
        conv_out_1_V_address1,
        conv_out_1_V_ce1,
        conv_out_1_V_q1,
        conv_out_2_V_address0,
        conv_out_2_V_ce0,
        conv_out_2_V_q0,
        conv_out_2_V_address1,
        conv_out_2_V_ce1,
        conv_out_2_V_q1,
        conv_out_3_V_address0,
        conv_out_3_V_ce0,
        conv_out_3_V_q0,
        conv_out_3_V_address1,
        conv_out_3_V_ce1,
        conv_out_3_V_q1,
        conv_out_4_V_address0,
        conv_out_4_V_ce0,
        conv_out_4_V_q0,
        conv_out_4_V_address1,
        conv_out_4_V_ce1,
        conv_out_4_V_q1,
        conv_out_5_V_address0,
        conv_out_5_V_ce0,
        conv_out_5_V_q0,
        conv_out_5_V_address1,
        conv_out_5_V_ce1,
        conv_out_5_V_q1,
        conv_out_6_V_address0,
        conv_out_6_V_ce0,
        conv_out_6_V_q0,
        conv_out_6_V_address1,
        conv_out_6_V_ce1,
        conv_out_6_V_q1,
        conv_out_7_V_address0,
        conv_out_7_V_ce0,
        conv_out_7_V_q0,
        conv_out_7_V_address1,
        conv_out_7_V_ce1,
        conv_out_7_V_q1,
        conv_out_8_V_address0,
        conv_out_8_V_ce0,
        conv_out_8_V_q0,
        conv_out_8_V_address1,
        conv_out_8_V_ce1,
        conv_out_8_V_q1,
        conv_out_9_V_address0,
        conv_out_9_V_ce0,
        conv_out_9_V_q0,
        conv_out_9_V_address1,
        conv_out_9_V_ce1,
        conv_out_9_V_q1,
        conv_out_10_V_address0,
        conv_out_10_V_ce0,
        conv_out_10_V_q0,
        conv_out_10_V_address1,
        conv_out_10_V_ce1,
        conv_out_10_V_q1,
        conv_out_11_V_address0,
        conv_out_11_V_ce0,
        conv_out_11_V_q0,
        conv_out_11_V_address1,
        conv_out_11_V_ce1,
        conv_out_11_V_q1,
        conv_out_12_V_address0,
        conv_out_12_V_ce0,
        conv_out_12_V_q0,
        conv_out_12_V_address1,
        conv_out_12_V_ce1,
        conv_out_12_V_q1,
        max_pool_out_0_V_address0,
        max_pool_out_0_V_ce0,
        max_pool_out_0_V_we0,
        max_pool_out_0_V_d0,
        max_pool_out_0_V_address1,
        max_pool_out_0_V_ce1,
        max_pool_out_0_V_we1,
        max_pool_out_0_V_d1,
        max_pool_out_1_V_address0,
        max_pool_out_1_V_ce0,
        max_pool_out_1_V_we0,
        max_pool_out_1_V_d0,
        max_pool_out_1_V_address1,
        max_pool_out_1_V_ce1,
        max_pool_out_1_V_we1,
        max_pool_out_1_V_d1,
        max_pool_out_2_V_address0,
        max_pool_out_2_V_ce0,
        max_pool_out_2_V_we0,
        max_pool_out_2_V_d0,
        max_pool_out_2_V_address1,
        max_pool_out_2_V_ce1,
        max_pool_out_2_V_we1,
        max_pool_out_2_V_d1,
        max_pool_out_3_V_address0,
        max_pool_out_3_V_ce0,
        max_pool_out_3_V_we0,
        max_pool_out_3_V_d0,
        max_pool_out_3_V_address1,
        max_pool_out_3_V_ce1,
        max_pool_out_3_V_we1,
        max_pool_out_3_V_d1,
        max_pool_out_4_V_address0,
        max_pool_out_4_V_ce0,
        max_pool_out_4_V_we0,
        max_pool_out_4_V_d0,
        max_pool_out_4_V_address1,
        max_pool_out_4_V_ce1,
        max_pool_out_4_V_we1,
        max_pool_out_4_V_d1,
        max_pool_out_5_V_address0,
        max_pool_out_5_V_ce0,
        max_pool_out_5_V_we0,
        max_pool_out_5_V_d0,
        max_pool_out_5_V_address1,
        max_pool_out_5_V_ce1,
        max_pool_out_5_V_we1,
        max_pool_out_5_V_d1,
        max_pool_out_6_0_V_address0,
        max_pool_out_6_0_V_ce0,
        max_pool_out_6_0_V_we0,
        max_pool_out_6_0_V_d0
);

parameter    ap_ST_fsm_state1 = 4'd1;
parameter    ap_ST_fsm_pp0_stage0 = 4'd2;
parameter    ap_ST_fsm_pp0_stage1 = 4'd4;
parameter    ap_ST_fsm_state5 = 4'd8;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [8:0] conv_out_0_V_address0;
output   conv_out_0_V_ce0;
input  [13:0] conv_out_0_V_q0;
output  [8:0] conv_out_0_V_address1;
output   conv_out_0_V_ce1;
input  [13:0] conv_out_0_V_q1;
output  [8:0] conv_out_1_V_address0;
output   conv_out_1_V_ce0;
input  [13:0] conv_out_1_V_q0;
output  [8:0] conv_out_1_V_address1;
output   conv_out_1_V_ce1;
input  [13:0] conv_out_1_V_q1;
output  [8:0] conv_out_2_V_address0;
output   conv_out_2_V_ce0;
input  [13:0] conv_out_2_V_q0;
output  [8:0] conv_out_2_V_address1;
output   conv_out_2_V_ce1;
input  [13:0] conv_out_2_V_q1;
output  [8:0] conv_out_3_V_address0;
output   conv_out_3_V_ce0;
input  [13:0] conv_out_3_V_q0;
output  [8:0] conv_out_3_V_address1;
output   conv_out_3_V_ce1;
input  [13:0] conv_out_3_V_q1;
output  [8:0] conv_out_4_V_address0;
output   conv_out_4_V_ce0;
input  [13:0] conv_out_4_V_q0;
output  [8:0] conv_out_4_V_address1;
output   conv_out_4_V_ce1;
input  [13:0] conv_out_4_V_q1;
output  [8:0] conv_out_5_V_address0;
output   conv_out_5_V_ce0;
input  [13:0] conv_out_5_V_q0;
output  [8:0] conv_out_5_V_address1;
output   conv_out_5_V_ce1;
input  [13:0] conv_out_5_V_q1;
output  [8:0] conv_out_6_V_address0;
output   conv_out_6_V_ce0;
input  [13:0] conv_out_6_V_q0;
output  [8:0] conv_out_6_V_address1;
output   conv_out_6_V_ce1;
input  [13:0] conv_out_6_V_q1;
output  [8:0] conv_out_7_V_address0;
output   conv_out_7_V_ce0;
input  [13:0] conv_out_7_V_q0;
output  [8:0] conv_out_7_V_address1;
output   conv_out_7_V_ce1;
input  [13:0] conv_out_7_V_q1;
output  [8:0] conv_out_8_V_address0;
output   conv_out_8_V_ce0;
input  [13:0] conv_out_8_V_q0;
output  [8:0] conv_out_8_V_address1;
output   conv_out_8_V_ce1;
input  [13:0] conv_out_8_V_q1;
output  [8:0] conv_out_9_V_address0;
output   conv_out_9_V_ce0;
input  [13:0] conv_out_9_V_q0;
output  [8:0] conv_out_9_V_address1;
output   conv_out_9_V_ce1;
input  [13:0] conv_out_9_V_q1;
output  [8:0] conv_out_10_V_address0;
output   conv_out_10_V_ce0;
input  [13:0] conv_out_10_V_q0;
output  [8:0] conv_out_10_V_address1;
output   conv_out_10_V_ce1;
input  [13:0] conv_out_10_V_q1;
output  [8:0] conv_out_11_V_address0;
output   conv_out_11_V_ce0;
input  [13:0] conv_out_11_V_q0;
output  [8:0] conv_out_11_V_address1;
output   conv_out_11_V_ce1;
input  [13:0] conv_out_11_V_q1;
output  [8:0] conv_out_12_V_address0;
output   conv_out_12_V_ce0;
input  [13:0] conv_out_12_V_q0;
output  [8:0] conv_out_12_V_address1;
output   conv_out_12_V_ce1;
input  [13:0] conv_out_12_V_q1;
output  [7:0] max_pool_out_0_V_address0;
output   max_pool_out_0_V_ce0;
output   max_pool_out_0_V_we0;
output  [13:0] max_pool_out_0_V_d0;
output  [7:0] max_pool_out_0_V_address1;
output   max_pool_out_0_V_ce1;
output   max_pool_out_0_V_we1;
output  [13:0] max_pool_out_0_V_d1;
output  [7:0] max_pool_out_1_V_address0;
output   max_pool_out_1_V_ce0;
output   max_pool_out_1_V_we0;
output  [13:0] max_pool_out_1_V_d0;
output  [7:0] max_pool_out_1_V_address1;
output   max_pool_out_1_V_ce1;
output   max_pool_out_1_V_we1;
output  [13:0] max_pool_out_1_V_d1;
output  [7:0] max_pool_out_2_V_address0;
output   max_pool_out_2_V_ce0;
output   max_pool_out_2_V_we0;
output  [13:0] max_pool_out_2_V_d0;
output  [7:0] max_pool_out_2_V_address1;
output   max_pool_out_2_V_ce1;
output   max_pool_out_2_V_we1;
output  [13:0] max_pool_out_2_V_d1;
output  [7:0] max_pool_out_3_V_address0;
output   max_pool_out_3_V_ce0;
output   max_pool_out_3_V_we0;
output  [13:0] max_pool_out_3_V_d0;
output  [7:0] max_pool_out_3_V_address1;
output   max_pool_out_3_V_ce1;
output   max_pool_out_3_V_we1;
output  [13:0] max_pool_out_3_V_d1;
output  [7:0] max_pool_out_4_V_address0;
output   max_pool_out_4_V_ce0;
output   max_pool_out_4_V_we0;
output  [13:0] max_pool_out_4_V_d0;
output  [7:0] max_pool_out_4_V_address1;
output   max_pool_out_4_V_ce1;
output   max_pool_out_4_V_we1;
output  [13:0] max_pool_out_4_V_d1;
output  [7:0] max_pool_out_5_V_address0;
output   max_pool_out_5_V_ce0;
output   max_pool_out_5_V_we0;
output  [13:0] max_pool_out_5_V_d0;
output  [7:0] max_pool_out_5_V_address1;
output   max_pool_out_5_V_ce1;
output   max_pool_out_5_V_we1;
output  [13:0] max_pool_out_5_V_d1;
output  [6:0] max_pool_out_6_0_V_address0;
output   max_pool_out_6_0_V_ce0;
output   max_pool_out_6_0_V_we0;
output  [13:0] max_pool_out_6_0_V_d0;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg[8:0] conv_out_0_V_address0;
reg conv_out_0_V_ce0;
reg[8:0] conv_out_0_V_address1;
reg conv_out_0_V_ce1;
reg[8:0] conv_out_1_V_address0;
reg conv_out_1_V_ce0;
reg[8:0] conv_out_1_V_address1;
reg conv_out_1_V_ce1;
reg[8:0] conv_out_2_V_address0;
reg conv_out_2_V_ce0;
reg[8:0] conv_out_2_V_address1;
reg conv_out_2_V_ce1;
reg[8:0] conv_out_3_V_address0;
reg conv_out_3_V_ce0;
reg[8:0] conv_out_3_V_address1;
reg conv_out_3_V_ce1;
reg[8:0] conv_out_4_V_address0;
reg conv_out_4_V_ce0;
reg[8:0] conv_out_4_V_address1;
reg conv_out_4_V_ce1;
reg[8:0] conv_out_5_V_address0;
reg conv_out_5_V_ce0;
reg[8:0] conv_out_5_V_address1;
reg conv_out_5_V_ce1;
reg[8:0] conv_out_6_V_address0;
reg conv_out_6_V_ce0;
reg[8:0] conv_out_6_V_address1;
reg conv_out_6_V_ce1;
reg[8:0] conv_out_7_V_address0;
reg conv_out_7_V_ce0;
reg[8:0] conv_out_7_V_address1;
reg conv_out_7_V_ce1;
reg[8:0] conv_out_8_V_address0;
reg conv_out_8_V_ce0;
reg[8:0] conv_out_8_V_address1;
reg conv_out_8_V_ce1;
reg[8:0] conv_out_9_V_address0;
reg conv_out_9_V_ce0;
reg[8:0] conv_out_9_V_address1;
reg conv_out_9_V_ce1;
reg[8:0] conv_out_10_V_address0;
reg conv_out_10_V_ce0;
reg[8:0] conv_out_10_V_address1;
reg conv_out_10_V_ce1;
reg[8:0] conv_out_11_V_address0;
reg conv_out_11_V_ce0;
reg[8:0] conv_out_11_V_address1;
reg conv_out_11_V_ce1;
reg[8:0] conv_out_12_V_address0;
reg conv_out_12_V_ce0;
reg[8:0] conv_out_12_V_address1;
reg conv_out_12_V_ce1;
reg max_pool_out_0_V_ce0;
reg max_pool_out_0_V_we0;
reg max_pool_out_0_V_ce1;
reg max_pool_out_0_V_we1;
reg max_pool_out_1_V_ce0;
reg max_pool_out_1_V_we0;
reg max_pool_out_1_V_ce1;
reg max_pool_out_1_V_we1;
reg max_pool_out_2_V_ce0;
reg max_pool_out_2_V_we0;
reg max_pool_out_2_V_ce1;
reg max_pool_out_2_V_we1;
reg max_pool_out_3_V_ce0;
reg max_pool_out_3_V_we0;
reg max_pool_out_3_V_ce1;
reg max_pool_out_3_V_we1;
reg max_pool_out_4_V_ce0;
reg max_pool_out_4_V_we0;
reg max_pool_out_4_V_ce1;
reg max_pool_out_4_V_we1;
reg max_pool_out_5_V_ce0;
reg max_pool_out_5_V_we0;
reg max_pool_out_5_V_ce1;
reg max_pool_out_5_V_we1;
reg max_pool_out_6_0_V_ce0;
reg max_pool_out_6_0_V_we0;

(* fsm_encoding = "none" *) reg   [3:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg   [6:0] indvar_flatten_reg_824;
reg   [2:0] f_0_reg_835;
reg   [3:0] r_0_reg_846;
wire   [0:0] icmp_ln10_fu_857_p2;
reg   [0:0] icmp_ln10_reg_2090;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_block_state2_pp0_stage0_iter0;
wire    ap_block_state4_pp0_stage0_iter1;
wire    ap_block_pp0_stage0_11001;
wire   [6:0] add_ln10_fu_863_p2;
reg   [6:0] add_ln10_reg_2094;
reg    ap_enable_reg_pp0_iter0;
wire   [3:0] select_ln29_52_fu_881_p3;
reg   [3:0] select_ln29_52_reg_2099;
wire   [2:0] select_ln29_53_fu_889_p3;
reg   [2:0] select_ln29_53_reg_2105;
wire   [9:0] zext_ln14_fu_897_p1;
reg   [9:0] zext_ln14_reg_2111;
wire   [5:0] tmp_s_fu_913_p3;
reg   [5:0] tmp_s_reg_2116;
wire   [4:0] or_ln203_fu_921_p2;
reg   [4:0] or_ln203_reg_2121;
wire   [7:0] add_ln203_4_fu_953_p2;
reg   [7:0] add_ln203_4_reg_2128;
wire   [63:0] zext_ln1494_3_fu_1060_p1;
reg   [63:0] zext_ln1494_3_reg_2138;
wire  signed [63:0] sext_ln1494_1_fu_1106_p1;
reg  signed [63:0] sext_ln1494_1_reg_2239;
wire    ap_CS_fsm_pp0_stage1;
wire    ap_block_state3_pp0_stage1_iter0;
wire    ap_block_pp0_stage1_11001;
wire   [13:0] select_ln29_2_fu_1220_p3;
reg   [13:0] select_ln29_2_reg_2414;
wire   [13:0] select_ln29_6_fu_1270_p3;
reg   [13:0] select_ln29_6_reg_2420;
wire   [13:0] select_ln29_10_fu_1320_p3;
reg   [13:0] select_ln29_10_reg_2426;
wire   [13:0] select_ln29_14_fu_1370_p3;
reg   [13:0] select_ln29_14_reg_2432;
wire   [13:0] select_ln29_18_fu_1420_p3;
reg   [13:0] select_ln29_18_reg_2438;
wire   [13:0] select_ln29_22_fu_1470_p3;
reg   [13:0] select_ln29_22_reg_2444;
wire   [12:0] select_ln29_24_fu_1488_p3;
reg   [12:0] select_ln29_24_reg_2450;
reg   [13:0] conv_out_12_V_load_1_reg_2455;
wire   [12:0] select_ln29_28_fu_1506_p3;
reg   [12:0] select_ln29_28_reg_2461;
wire   [12:0] select_ln29_32_fu_1524_p3;
reg   [12:0] select_ln29_32_reg_2466;
wire   [12:0] select_ln29_36_fu_1542_p3;
reg   [12:0] select_ln29_36_reg_2471;
wire   [12:0] select_ln29_40_fu_1560_p3;
reg   [12:0] select_ln29_40_reg_2476;
wire   [12:0] select_ln29_44_fu_1578_p3;
reg   [12:0] select_ln29_44_reg_2481;
wire   [12:0] select_ln29_48_fu_1596_p3;
reg   [12:0] select_ln29_48_reg_2486;
wire   [3:0] r_fu_1604_p2;
reg   [3:0] r_reg_2491;
wire    ap_block_pp0_stage0_subdone;
reg    ap_condition_pp0_exit_iter0_state2;
reg    ap_enable_reg_pp0_iter1;
wire    ap_block_pp0_stage1_subdone;
reg   [6:0] ap_phi_mux_indvar_flatten_phi_fu_828_p4;
wire    ap_block_pp0_stage0;
reg   [2:0] ap_phi_mux_f_0_phi_fu_839_p4;
reg   [3:0] ap_phi_mux_r_0_phi_fu_850_p4;
wire  signed [63:0] sext_ln1494_fu_1005_p1;
wire    ap_block_pp0_stage1;
wire   [63:0] zext_ln1494_6_fu_1197_p1;
wire  signed [63:0] sext_ln203_fu_1638_p1;
wire   [63:0] zext_ln203_5_fu_1678_p1;
wire  signed [63:0] sext_ln203_1_fu_1688_p1;
wire   [0:0] icmp_ln13_fu_875_p2;
wire   [2:0] f_fu_869_p2;
wire   [4:0] shl_ln_fu_905_p3;
wire   [6:0] tmp_1_fu_927_p3;
wire   [7:0] zext_ln203_7_fu_939_p1;
wire   [7:0] zext_ln203_8_fu_943_p1;
wire   [7:0] zext_ln14_1_fu_901_p1;
wire   [7:0] sub_ln203_2_fu_947_p2;
wire   [8:0] tmp_2_fu_959_p3;
wire   [9:0] zext_ln1494_fu_967_p1;
wire   [9:0] zext_ln203_6_fu_935_p1;
wire   [9:0] sub_ln1494_fu_971_p2;
wire   [2:0] trunc_ln1494_fu_977_p1;
wire   [6:0] tmp_fu_987_p4;
wire   [2:0] or_ln1494_fu_981_p2;
wire   [9:0] tmp_3_fu_997_p3;
wire   [5:0] or_ln1494_1_fu_1022_p2;
wire   [9:0] p_shl4_cast_fu_1028_p4;
wire   [9:0] p_shl5_cast_fu_1038_p4;
wire   [9:0] sub_ln1494_1_fu_1048_p2;
wire   [9:0] add_ln1494_fu_1054_p2;
wire   [8:0] tmp_6_fu_1070_p3;
wire   [6:0] tmp_7_fu_1082_p3;
wire   [9:0] zext_ln1494_4_fu_1078_p1;
wire   [9:0] zext_ln1494_5_fu_1090_p1;
wire   [9:0] sub_ln1494_2_fu_1094_p2;
wire   [9:0] add_ln1494_2_fu_1100_p2;
wire   [0:0] icmp_ln1494_fu_1121_p2;
wire   [12:0] trunc_ln1494_1_fu_1117_p1;
wire   [12:0] select_ln29_fu_1127_p3;
wire   [13:0] zext_ln29_fu_1135_p1;
wire   [0:0] icmp_ln1494_1_fu_1139_p2;
wire   [5:0] tmp_5_fu_1153_p3;
wire   [5:0] or_ln1494_2_fu_1160_p2;
wire   [9:0] p_shl_cast_fu_1166_p4;
wire   [9:0] p_shl1_cast_fu_1176_p4;
wire   [9:0] sub_ln1494_3_fu_1186_p2;
wire   [9:0] add_ln1494_3_fu_1192_p2;
wire   [13:0] select_ln29_1_fu_1145_p3;
wire   [0:0] icmp_ln1494_2_fu_1214_p2;
wire   [0:0] icmp_ln1494_4_fu_1232_p2;
wire   [12:0] trunc_ln1494_2_fu_1228_p1;
wire   [12:0] select_ln29_4_fu_1238_p3;
wire   [13:0] zext_ln29_1_fu_1246_p1;
wire   [0:0] icmp_ln1494_5_fu_1250_p2;
wire   [13:0] select_ln29_5_fu_1256_p3;
wire   [0:0] icmp_ln1494_6_fu_1264_p2;
wire   [0:0] icmp_ln1494_8_fu_1282_p2;
wire   [12:0] trunc_ln1494_3_fu_1278_p1;
wire   [12:0] select_ln29_8_fu_1288_p3;
wire   [13:0] zext_ln29_2_fu_1296_p1;
wire   [0:0] icmp_ln1494_9_fu_1300_p2;
wire   [13:0] select_ln29_9_fu_1306_p3;
wire   [0:0] icmp_ln1494_10_fu_1314_p2;
wire   [0:0] icmp_ln1494_12_fu_1332_p2;
wire   [12:0] trunc_ln1494_4_fu_1328_p1;
wire   [12:0] select_ln29_12_fu_1338_p3;
wire   [13:0] zext_ln29_3_fu_1346_p1;
wire   [0:0] icmp_ln1494_13_fu_1350_p2;
wire   [13:0] select_ln29_13_fu_1356_p3;
wire   [0:0] icmp_ln1494_14_fu_1364_p2;
wire   [0:0] icmp_ln1494_16_fu_1382_p2;
wire   [12:0] trunc_ln1494_5_fu_1378_p1;
wire   [12:0] select_ln29_16_fu_1388_p3;
wire   [13:0] zext_ln29_4_fu_1396_p1;
wire   [0:0] icmp_ln1494_17_fu_1400_p2;
wire   [13:0] select_ln29_17_fu_1406_p3;
wire   [0:0] icmp_ln1494_18_fu_1414_p2;
wire   [0:0] icmp_ln1494_20_fu_1432_p2;
wire   [12:0] trunc_ln1494_6_fu_1428_p1;
wire   [12:0] select_ln29_20_fu_1438_p3;
wire   [13:0] zext_ln29_5_fu_1446_p1;
wire   [0:0] icmp_ln1494_21_fu_1450_p2;
wire   [13:0] select_ln29_21_fu_1456_p3;
wire   [0:0] icmp_ln1494_22_fu_1464_p2;
wire   [0:0] icmp_ln1494_24_fu_1482_p2;
wire   [12:0] trunc_ln1494_7_fu_1478_p1;
wire   [0:0] icmp_ln1494_28_fu_1500_p2;
wire   [12:0] trunc_ln1494_8_fu_1496_p1;
wire   [0:0] icmp_ln1494_32_fu_1518_p2;
wire   [12:0] trunc_ln1494_9_fu_1514_p1;
wire   [0:0] icmp_ln1494_36_fu_1536_p2;
wire   [12:0] trunc_ln1494_10_fu_1532_p1;
wire   [0:0] icmp_ln1494_40_fu_1554_p2;
wire   [12:0] trunc_ln1494_11_fu_1550_p1;
wire   [0:0] icmp_ln1494_44_fu_1572_p2;
wire   [12:0] trunc_ln1494_12_fu_1568_p1;
wire   [0:0] icmp_ln1494_48_fu_1590_p2;
wire   [12:0] trunc_ln1494_13_fu_1586_p1;
wire   [7:0] tmp_9_fu_1612_p3;
wire   [8:0] zext_ln203_fu_1619_p1;
wire   [8:0] zext_ln203_4_fu_1623_p1;
wire   [8:0] zext_ln14_2_fu_1609_p1;
wire   [8:0] sub_ln203_fu_1626_p2;
wire   [8:0] add_ln203_fu_1632_p2;
wire   [8:0] p_shl10_cast_fu_1648_p4;
wire   [8:0] p_shl11_cast_fu_1657_p4;
wire   [8:0] sub_ln203_1_fu_1666_p2;
wire   [8:0] add_ln203_3_fu_1672_p2;
wire   [0:0] icmp_ln1494_3_fu_1692_p2;
wire   [0:0] icmp_ln1494_7_fu_1705_p2;
wire   [0:0] icmp_ln1494_11_fu_1718_p2;
wire   [0:0] icmp_ln1494_15_fu_1731_p2;
wire   [0:0] icmp_ln1494_19_fu_1744_p2;
wire   [0:0] icmp_ln1494_23_fu_1757_p2;
wire   [13:0] zext_ln29_6_fu_1770_p1;
wire   [0:0] icmp_ln1494_25_fu_1773_p2;
wire   [13:0] select_ln29_25_fu_1779_p3;
wire   [0:0] icmp_ln1494_26_fu_1787_p2;
wire   [13:0] select_ln29_26_fu_1792_p3;
wire   [0:0] icmp_ln1494_27_fu_1799_p2;
wire   [13:0] zext_ln29_7_fu_1814_p1;
wire   [0:0] icmp_ln1494_29_fu_1817_p2;
wire   [13:0] select_ln29_29_fu_1823_p3;
wire   [0:0] icmp_ln1494_30_fu_1831_p2;
wire   [13:0] select_ln29_30_fu_1837_p3;
wire   [0:0] icmp_ln1494_31_fu_1845_p2;
wire   [13:0] zext_ln29_8_fu_1860_p1;
wire   [0:0] icmp_ln1494_33_fu_1863_p2;
wire   [13:0] select_ln29_33_fu_1869_p3;
wire   [0:0] icmp_ln1494_34_fu_1877_p2;
wire   [13:0] select_ln29_34_fu_1883_p3;
wire   [0:0] icmp_ln1494_35_fu_1891_p2;
wire   [13:0] zext_ln29_9_fu_1906_p1;
wire   [0:0] icmp_ln1494_37_fu_1909_p2;
wire   [13:0] select_ln29_37_fu_1915_p3;
wire   [0:0] icmp_ln1494_38_fu_1923_p2;
wire   [13:0] select_ln29_38_fu_1929_p3;
wire   [0:0] icmp_ln1494_39_fu_1937_p2;
wire   [13:0] zext_ln29_10_fu_1952_p1;
wire   [0:0] icmp_ln1494_41_fu_1955_p2;
wire   [13:0] select_ln29_41_fu_1961_p3;
wire   [0:0] icmp_ln1494_42_fu_1969_p2;
wire   [13:0] select_ln29_42_fu_1975_p3;
wire   [0:0] icmp_ln1494_43_fu_1983_p2;
wire   [13:0] zext_ln29_11_fu_1998_p1;
wire   [0:0] icmp_ln1494_45_fu_2001_p2;
wire   [13:0] select_ln29_45_fu_2007_p3;
wire   [0:0] icmp_ln1494_46_fu_2015_p2;
wire   [13:0] select_ln29_46_fu_2021_p3;
wire   [0:0] icmp_ln1494_47_fu_2029_p2;
wire   [13:0] zext_ln29_12_fu_2044_p1;
wire   [0:0] icmp_ln1494_49_fu_2047_p2;
wire   [13:0] select_ln29_49_fu_2053_p3;
wire   [0:0] icmp_ln1494_50_fu_2061_p2;
wire   [13:0] select_ln29_50_fu_2067_p3;
wire   [0:0] icmp_ln1494_51_fu_2075_p2;
wire    ap_CS_fsm_state5;
reg   [3:0] ap_NS_fsm;
reg    ap_idle_pp0;
wire    ap_enable_pp0;

// power-on initialization
initial begin
#0 ap_CS_fsm = 4'd1;
#0 ap_enable_reg_pp0_iter0 = 1'b0;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_condition_pp0_exit_iter0_state2) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter0 <= 1'b0;
        end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_enable_reg_pp0_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((((1'b0 == ap_block_pp0_stage1_subdone) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln10_reg_2090 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        f_0_reg_835 <= select_ln29_53_reg_2105;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        f_0_reg_835 <= 3'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln10_reg_2090 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        indvar_flatten_reg_824 <= add_ln10_reg_2094;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        indvar_flatten_reg_824 <= 7'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln10_reg_2090 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        r_0_reg_846 <= r_reg_2491;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        r_0_reg_846 <= 4'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        add_ln10_reg_2094 <= add_ln10_fu_863_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln10_fu_857_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        add_ln203_4_reg_2128 <= add_ln203_4_fu_953_p2;
        or_ln203_reg_2121[4 : 1] <= or_ln203_fu_921_p2[4 : 1];
        select_ln29_52_reg_2099 <= select_ln29_52_fu_881_p3;
        sext_ln1494_1_reg_2239 <= sext_ln1494_1_fu_1106_p1;
        tmp_s_reg_2116[5 : 2] <= tmp_s_fu_913_p3[5 : 2];
        zext_ln1494_3_reg_2138[9 : 0] <= zext_ln1494_3_fu_1060_p1[9 : 0];
        zext_ln14_reg_2111[2 : 0] <= zext_ln14_fu_897_p1[2 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln10_reg_2090 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        conv_out_12_V_load_1_reg_2455 <= conv_out_12_V_q1;
        r_reg_2491 <= r_fu_1604_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        icmp_ln10_reg_2090 <= icmp_ln10_fu_857_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln10_reg_2090 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        select_ln29_10_reg_2426 <= select_ln29_10_fu_1320_p3;
        select_ln29_14_reg_2432 <= select_ln29_14_fu_1370_p3;
        select_ln29_18_reg_2438 <= select_ln29_18_fu_1420_p3;
        select_ln29_22_reg_2444 <= select_ln29_22_fu_1470_p3;
        select_ln29_24_reg_2450 <= select_ln29_24_fu_1488_p3;
        select_ln29_28_reg_2461 <= select_ln29_28_fu_1506_p3;
        select_ln29_2_reg_2414 <= select_ln29_2_fu_1220_p3;
        select_ln29_32_reg_2466 <= select_ln29_32_fu_1524_p3;
        select_ln29_36_reg_2471 <= select_ln29_36_fu_1542_p3;
        select_ln29_40_reg_2476 <= select_ln29_40_fu_1560_p3;
        select_ln29_44_reg_2481 <= select_ln29_44_fu_1578_p3;
        select_ln29_48_reg_2486 <= select_ln29_48_fu_1596_p3;
        select_ln29_6_reg_2420 <= select_ln29_6_fu_1270_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln10_fu_857_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        select_ln29_53_reg_2105 <= select_ln29_53_fu_889_p3;
    end
end

always @ (*) begin
    if ((icmp_ln10_fu_857_p2 == 1'd1)) begin
        ap_condition_pp0_exit_iter0_state2 = 1'b1;
    end else begin
        ap_condition_pp0_exit_iter0_state2 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) | ((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (icmp_ln10_reg_2090 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_mux_f_0_phi_fu_839_p4 = select_ln29_53_reg_2105;
    end else begin
        ap_phi_mux_f_0_phi_fu_839_p4 = f_0_reg_835;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (icmp_ln10_reg_2090 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_mux_indvar_flatten_phi_fu_828_p4 = add_ln10_reg_2094;
    end else begin
        ap_phi_mux_indvar_flatten_phi_fu_828_p4 = indvar_flatten_reg_824;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (icmp_ln10_reg_2090 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_mux_r_0_phi_fu_850_p4 = r_reg_2491;
    end else begin
        ap_phi_mux_r_0_phi_fu_850_p4 = r_0_reg_846;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            conv_out_0_V_address0 = zext_ln1494_3_reg_2138;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            conv_out_0_V_address0 = sext_ln1494_fu_1005_p1;
        end else begin
            conv_out_0_V_address0 = 'bx;
        end
    end else begin
        conv_out_0_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            conv_out_0_V_address1 = zext_ln1494_6_fu_1197_p1;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            conv_out_0_V_address1 = sext_ln1494_1_fu_1106_p1;
        end else begin
            conv_out_0_V_address1 = 'bx;
        end
    end else begin
        conv_out_0_V_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        conv_out_0_V_ce0 = 1'b1;
    end else begin
        conv_out_0_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        conv_out_0_V_ce1 = 1'b1;
    end else begin
        conv_out_0_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            conv_out_10_V_address0 = zext_ln1494_3_reg_2138;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            conv_out_10_V_address0 = sext_ln1494_fu_1005_p1;
        end else begin
            conv_out_10_V_address0 = 'bx;
        end
    end else begin
        conv_out_10_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            conv_out_10_V_address1 = zext_ln1494_6_fu_1197_p1;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            conv_out_10_V_address1 = sext_ln1494_1_fu_1106_p1;
        end else begin
            conv_out_10_V_address1 = 'bx;
        end
    end else begin
        conv_out_10_V_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        conv_out_10_V_ce0 = 1'b1;
    end else begin
        conv_out_10_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        conv_out_10_V_ce1 = 1'b1;
    end else begin
        conv_out_10_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            conv_out_11_V_address0 = sext_ln1494_1_reg_2239;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            conv_out_11_V_address0 = sext_ln1494_fu_1005_p1;
        end else begin
            conv_out_11_V_address0 = 'bx;
        end
    end else begin
        conv_out_11_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            conv_out_11_V_address1 = zext_ln1494_6_fu_1197_p1;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            conv_out_11_V_address1 = zext_ln1494_3_fu_1060_p1;
        end else begin
            conv_out_11_V_address1 = 'bx;
        end
    end else begin
        conv_out_11_V_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        conv_out_11_V_ce0 = 1'b1;
    end else begin
        conv_out_11_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        conv_out_11_V_ce1 = 1'b1;
    end else begin
        conv_out_11_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            conv_out_12_V_address0 = zext_ln1494_3_reg_2138;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            conv_out_12_V_address0 = sext_ln1494_fu_1005_p1;
        end else begin
            conv_out_12_V_address0 = 'bx;
        end
    end else begin
        conv_out_12_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            conv_out_12_V_address1 = zext_ln1494_6_fu_1197_p1;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            conv_out_12_V_address1 = sext_ln1494_1_fu_1106_p1;
        end else begin
            conv_out_12_V_address1 = 'bx;
        end
    end else begin
        conv_out_12_V_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        conv_out_12_V_ce0 = 1'b1;
    end else begin
        conv_out_12_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        conv_out_12_V_ce1 = 1'b1;
    end else begin
        conv_out_12_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            conv_out_1_V_address0 = sext_ln1494_1_reg_2239;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            conv_out_1_V_address0 = sext_ln1494_fu_1005_p1;
        end else begin
            conv_out_1_V_address0 = 'bx;
        end
    end else begin
        conv_out_1_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            conv_out_1_V_address1 = zext_ln1494_6_fu_1197_p1;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            conv_out_1_V_address1 = zext_ln1494_3_fu_1060_p1;
        end else begin
            conv_out_1_V_address1 = 'bx;
        end
    end else begin
        conv_out_1_V_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        conv_out_1_V_ce0 = 1'b1;
    end else begin
        conv_out_1_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        conv_out_1_V_ce1 = 1'b1;
    end else begin
        conv_out_1_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            conv_out_2_V_address0 = zext_ln1494_3_reg_2138;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            conv_out_2_V_address0 = sext_ln1494_fu_1005_p1;
        end else begin
            conv_out_2_V_address0 = 'bx;
        end
    end else begin
        conv_out_2_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            conv_out_2_V_address1 = zext_ln1494_6_fu_1197_p1;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            conv_out_2_V_address1 = sext_ln1494_1_fu_1106_p1;
        end else begin
            conv_out_2_V_address1 = 'bx;
        end
    end else begin
        conv_out_2_V_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        conv_out_2_V_ce0 = 1'b1;
    end else begin
        conv_out_2_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        conv_out_2_V_ce1 = 1'b1;
    end else begin
        conv_out_2_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            conv_out_3_V_address0 = sext_ln1494_1_reg_2239;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            conv_out_3_V_address0 = sext_ln1494_fu_1005_p1;
        end else begin
            conv_out_3_V_address0 = 'bx;
        end
    end else begin
        conv_out_3_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            conv_out_3_V_address1 = zext_ln1494_6_fu_1197_p1;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            conv_out_3_V_address1 = zext_ln1494_3_fu_1060_p1;
        end else begin
            conv_out_3_V_address1 = 'bx;
        end
    end else begin
        conv_out_3_V_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        conv_out_3_V_ce0 = 1'b1;
    end else begin
        conv_out_3_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        conv_out_3_V_ce1 = 1'b1;
    end else begin
        conv_out_3_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            conv_out_4_V_address0 = zext_ln1494_3_reg_2138;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            conv_out_4_V_address0 = sext_ln1494_fu_1005_p1;
        end else begin
            conv_out_4_V_address0 = 'bx;
        end
    end else begin
        conv_out_4_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            conv_out_4_V_address1 = zext_ln1494_6_fu_1197_p1;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            conv_out_4_V_address1 = sext_ln1494_1_fu_1106_p1;
        end else begin
            conv_out_4_V_address1 = 'bx;
        end
    end else begin
        conv_out_4_V_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        conv_out_4_V_ce0 = 1'b1;
    end else begin
        conv_out_4_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        conv_out_4_V_ce1 = 1'b1;
    end else begin
        conv_out_4_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            conv_out_5_V_address0 = sext_ln1494_1_reg_2239;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            conv_out_5_V_address0 = sext_ln1494_fu_1005_p1;
        end else begin
            conv_out_5_V_address0 = 'bx;
        end
    end else begin
        conv_out_5_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            conv_out_5_V_address1 = zext_ln1494_6_fu_1197_p1;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            conv_out_5_V_address1 = zext_ln1494_3_fu_1060_p1;
        end else begin
            conv_out_5_V_address1 = 'bx;
        end
    end else begin
        conv_out_5_V_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        conv_out_5_V_ce0 = 1'b1;
    end else begin
        conv_out_5_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        conv_out_5_V_ce1 = 1'b1;
    end else begin
        conv_out_5_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            conv_out_6_V_address0 = zext_ln1494_3_reg_2138;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            conv_out_6_V_address0 = sext_ln1494_fu_1005_p1;
        end else begin
            conv_out_6_V_address0 = 'bx;
        end
    end else begin
        conv_out_6_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            conv_out_6_V_address1 = zext_ln1494_6_fu_1197_p1;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            conv_out_6_V_address1 = sext_ln1494_1_fu_1106_p1;
        end else begin
            conv_out_6_V_address1 = 'bx;
        end
    end else begin
        conv_out_6_V_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        conv_out_6_V_ce0 = 1'b1;
    end else begin
        conv_out_6_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        conv_out_6_V_ce1 = 1'b1;
    end else begin
        conv_out_6_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            conv_out_7_V_address0 = sext_ln1494_1_reg_2239;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            conv_out_7_V_address0 = sext_ln1494_fu_1005_p1;
        end else begin
            conv_out_7_V_address0 = 'bx;
        end
    end else begin
        conv_out_7_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            conv_out_7_V_address1 = zext_ln1494_6_fu_1197_p1;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            conv_out_7_V_address1 = zext_ln1494_3_fu_1060_p1;
        end else begin
            conv_out_7_V_address1 = 'bx;
        end
    end else begin
        conv_out_7_V_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        conv_out_7_V_ce0 = 1'b1;
    end else begin
        conv_out_7_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        conv_out_7_V_ce1 = 1'b1;
    end else begin
        conv_out_7_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            conv_out_8_V_address0 = zext_ln1494_3_reg_2138;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            conv_out_8_V_address0 = sext_ln1494_fu_1005_p1;
        end else begin
            conv_out_8_V_address0 = 'bx;
        end
    end else begin
        conv_out_8_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            conv_out_8_V_address1 = zext_ln1494_6_fu_1197_p1;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            conv_out_8_V_address1 = sext_ln1494_1_fu_1106_p1;
        end else begin
            conv_out_8_V_address1 = 'bx;
        end
    end else begin
        conv_out_8_V_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        conv_out_8_V_ce0 = 1'b1;
    end else begin
        conv_out_8_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        conv_out_8_V_ce1 = 1'b1;
    end else begin
        conv_out_8_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            conv_out_9_V_address0 = sext_ln1494_1_reg_2239;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            conv_out_9_V_address0 = sext_ln1494_fu_1005_p1;
        end else begin
            conv_out_9_V_address0 = 'bx;
        end
    end else begin
        conv_out_9_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            conv_out_9_V_address1 = zext_ln1494_6_fu_1197_p1;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            conv_out_9_V_address1 = zext_ln1494_3_fu_1060_p1;
        end else begin
            conv_out_9_V_address1 = 'bx;
        end
    end else begin
        conv_out_9_V_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        conv_out_9_V_ce0 = 1'b1;
    end else begin
        conv_out_9_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        conv_out_9_V_ce1 = 1'b1;
    end else begin
        conv_out_9_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        max_pool_out_0_V_ce0 = 1'b1;
    end else begin
        max_pool_out_0_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        max_pool_out_0_V_ce1 = 1'b1;
    end else begin
        max_pool_out_0_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln10_reg_2090 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        max_pool_out_0_V_we0 = 1'b1;
    end else begin
        max_pool_out_0_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln10_reg_2090 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        max_pool_out_0_V_we1 = 1'b1;
    end else begin
        max_pool_out_0_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        max_pool_out_1_V_ce0 = 1'b1;
    end else begin
        max_pool_out_1_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        max_pool_out_1_V_ce1 = 1'b1;
    end else begin
        max_pool_out_1_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln10_reg_2090 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        max_pool_out_1_V_we0 = 1'b1;
    end else begin
        max_pool_out_1_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln10_reg_2090 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        max_pool_out_1_V_we1 = 1'b1;
    end else begin
        max_pool_out_1_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        max_pool_out_2_V_ce0 = 1'b1;
    end else begin
        max_pool_out_2_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        max_pool_out_2_V_ce1 = 1'b1;
    end else begin
        max_pool_out_2_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln10_reg_2090 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        max_pool_out_2_V_we0 = 1'b1;
    end else begin
        max_pool_out_2_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln10_reg_2090 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        max_pool_out_2_V_we1 = 1'b1;
    end else begin
        max_pool_out_2_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        max_pool_out_3_V_ce0 = 1'b1;
    end else begin
        max_pool_out_3_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        max_pool_out_3_V_ce1 = 1'b1;
    end else begin
        max_pool_out_3_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln10_reg_2090 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        max_pool_out_3_V_we0 = 1'b1;
    end else begin
        max_pool_out_3_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln10_reg_2090 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        max_pool_out_3_V_we1 = 1'b1;
    end else begin
        max_pool_out_3_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        max_pool_out_4_V_ce0 = 1'b1;
    end else begin
        max_pool_out_4_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        max_pool_out_4_V_ce1 = 1'b1;
    end else begin
        max_pool_out_4_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln10_reg_2090 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        max_pool_out_4_V_we0 = 1'b1;
    end else begin
        max_pool_out_4_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln10_reg_2090 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        max_pool_out_4_V_we1 = 1'b1;
    end else begin
        max_pool_out_4_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        max_pool_out_5_V_ce0 = 1'b1;
    end else begin
        max_pool_out_5_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        max_pool_out_5_V_ce1 = 1'b1;
    end else begin
        max_pool_out_5_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln10_reg_2090 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        max_pool_out_5_V_we0 = 1'b1;
    end else begin
        max_pool_out_5_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln10_reg_2090 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        max_pool_out_5_V_we1 = 1'b1;
    end else begin
        max_pool_out_5_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        max_pool_out_6_0_V_ce0 = 1'b1;
    end else begin
        max_pool_out_6_0_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln10_reg_2090 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        max_pool_out_6_0_V_we0 = 1'b1;
    end else begin
        max_pool_out_6_0_V_we0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((1'b0 == ap_block_pp0_stage0_subdone) & (icmp_ln10_fu_857_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1)) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (icmp_ln10_fu_857_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_pp0_stage1 : begin
            if ((1'b0 == ap_block_pp0_stage1_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln10_fu_863_p2 = (ap_phi_mux_indvar_flatten_phi_fu_828_p4 + 7'd1);

assign add_ln1494_2_fu_1100_p2 = (zext_ln14_fu_897_p1 + sub_ln1494_2_fu_1094_p2);

assign add_ln1494_3_fu_1192_p2 = (zext_ln14_reg_2111 + sub_ln1494_3_fu_1186_p2);

assign add_ln1494_fu_1054_p2 = (zext_ln14_fu_897_p1 + sub_ln1494_1_fu_1048_p2);

assign add_ln203_3_fu_1672_p2 = (zext_ln14_2_fu_1609_p1 + sub_ln203_1_fu_1666_p2);

assign add_ln203_4_fu_953_p2 = (zext_ln14_1_fu_901_p1 + sub_ln203_2_fu_947_p2);

assign add_ln203_fu_1632_p2 = (zext_ln14_2_fu_1609_p1 + sub_ln203_fu_1626_p2);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_pp0_stage1 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd3];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_subdone = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage1_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign f_fu_869_p2 = (3'd1 + ap_phi_mux_f_0_phi_fu_839_p4);

assign icmp_ln10_fu_857_p2 = ((ap_phi_mux_indvar_flatten_phi_fu_828_p4 == 7'd78) ? 1'b1 : 1'b0);

assign icmp_ln13_fu_875_p2 = ((ap_phi_mux_r_0_phi_fu_850_p4 == 4'd13) ? 1'b1 : 1'b0);

assign icmp_ln1494_10_fu_1314_p2 = (($signed(conv_out_4_V_q1) > $signed(select_ln29_9_fu_1306_p3)) ? 1'b1 : 1'b0);

assign icmp_ln1494_11_fu_1718_p2 = (($signed(conv_out_5_V_q0) > $signed(select_ln29_10_reg_2426)) ? 1'b1 : 1'b0);

assign icmp_ln1494_12_fu_1332_p2 = (($signed(conv_out_6_V_q0) > $signed(14'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1494_13_fu_1350_p2 = (($signed(conv_out_7_V_q0) > $signed(zext_ln29_3_fu_1346_p1)) ? 1'b1 : 1'b0);

assign icmp_ln1494_14_fu_1364_p2 = (($signed(conv_out_6_V_q1) > $signed(select_ln29_13_fu_1356_p3)) ? 1'b1 : 1'b0);

assign icmp_ln1494_15_fu_1731_p2 = (($signed(conv_out_7_V_q0) > $signed(select_ln29_14_reg_2432)) ? 1'b1 : 1'b0);

assign icmp_ln1494_16_fu_1382_p2 = (($signed(conv_out_8_V_q0) > $signed(14'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1494_17_fu_1400_p2 = (($signed(conv_out_9_V_q0) > $signed(zext_ln29_4_fu_1396_p1)) ? 1'b1 : 1'b0);

assign icmp_ln1494_18_fu_1414_p2 = (($signed(conv_out_8_V_q1) > $signed(select_ln29_17_fu_1406_p3)) ? 1'b1 : 1'b0);

assign icmp_ln1494_19_fu_1744_p2 = (($signed(conv_out_9_V_q0) > $signed(select_ln29_18_reg_2438)) ? 1'b1 : 1'b0);

assign icmp_ln1494_1_fu_1139_p2 = (($signed(conv_out_1_V_q0) > $signed(zext_ln29_fu_1135_p1)) ? 1'b1 : 1'b0);

assign icmp_ln1494_20_fu_1432_p2 = (($signed(conv_out_10_V_q0) > $signed(14'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1494_21_fu_1450_p2 = (($signed(conv_out_11_V_q0) > $signed(zext_ln29_5_fu_1446_p1)) ? 1'b1 : 1'b0);

assign icmp_ln1494_22_fu_1464_p2 = (($signed(conv_out_10_V_q1) > $signed(select_ln29_21_fu_1456_p3)) ? 1'b1 : 1'b0);

assign icmp_ln1494_23_fu_1757_p2 = (($signed(conv_out_11_V_q0) > $signed(select_ln29_22_reg_2444)) ? 1'b1 : 1'b0);

assign icmp_ln1494_24_fu_1482_p2 = (($signed(conv_out_12_V_q0) > $signed(14'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1494_25_fu_1773_p2 = (($signed(conv_out_0_V_q0) > $signed(zext_ln29_6_fu_1770_p1)) ? 1'b1 : 1'b0);

assign icmp_ln1494_26_fu_1787_p2 = (($signed(conv_out_12_V_load_1_reg_2455) > $signed(select_ln29_25_fu_1779_p3)) ? 1'b1 : 1'b0);

assign icmp_ln1494_27_fu_1799_p2 = (($signed(conv_out_0_V_q1) > $signed(select_ln29_26_fu_1792_p3)) ? 1'b1 : 1'b0);

assign icmp_ln1494_28_fu_1500_p2 = (($signed(conv_out_1_V_q1) > $signed(14'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1494_29_fu_1817_p2 = (($signed(conv_out_2_V_q0) > $signed(zext_ln29_7_fu_1814_p1)) ? 1'b1 : 1'b0);

assign icmp_ln1494_2_fu_1214_p2 = (($signed(conv_out_0_V_q1) > $signed(select_ln29_1_fu_1145_p3)) ? 1'b1 : 1'b0);

assign icmp_ln1494_30_fu_1831_p2 = (($signed(conv_out_1_V_q1) > $signed(select_ln29_29_fu_1823_p3)) ? 1'b1 : 1'b0);

assign icmp_ln1494_31_fu_1845_p2 = (($signed(conv_out_2_V_q1) > $signed(select_ln29_30_fu_1837_p3)) ? 1'b1 : 1'b0);

assign icmp_ln1494_32_fu_1518_p2 = (($signed(conv_out_3_V_q1) > $signed(14'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1494_33_fu_1863_p2 = (($signed(conv_out_4_V_q0) > $signed(zext_ln29_8_fu_1860_p1)) ? 1'b1 : 1'b0);

assign icmp_ln1494_34_fu_1877_p2 = (($signed(conv_out_3_V_q1) > $signed(select_ln29_33_fu_1869_p3)) ? 1'b1 : 1'b0);

assign icmp_ln1494_35_fu_1891_p2 = (($signed(conv_out_4_V_q1) > $signed(select_ln29_34_fu_1883_p3)) ? 1'b1 : 1'b0);

assign icmp_ln1494_36_fu_1536_p2 = (($signed(conv_out_5_V_q1) > $signed(14'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1494_37_fu_1909_p2 = (($signed(conv_out_6_V_q0) > $signed(zext_ln29_9_fu_1906_p1)) ? 1'b1 : 1'b0);

assign icmp_ln1494_38_fu_1923_p2 = (($signed(conv_out_5_V_q1) > $signed(select_ln29_37_fu_1915_p3)) ? 1'b1 : 1'b0);

assign icmp_ln1494_39_fu_1937_p2 = (($signed(conv_out_6_V_q1) > $signed(select_ln29_38_fu_1929_p3)) ? 1'b1 : 1'b0);

assign icmp_ln1494_3_fu_1692_p2 = (($signed(conv_out_1_V_q0) > $signed(select_ln29_2_reg_2414)) ? 1'b1 : 1'b0);

assign icmp_ln1494_40_fu_1554_p2 = (($signed(conv_out_7_V_q1) > $signed(14'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1494_41_fu_1955_p2 = (($signed(conv_out_8_V_q0) > $signed(zext_ln29_10_fu_1952_p1)) ? 1'b1 : 1'b0);

assign icmp_ln1494_42_fu_1969_p2 = (($signed(conv_out_7_V_q1) > $signed(select_ln29_41_fu_1961_p3)) ? 1'b1 : 1'b0);

assign icmp_ln1494_43_fu_1983_p2 = (($signed(conv_out_8_V_q1) > $signed(select_ln29_42_fu_1975_p3)) ? 1'b1 : 1'b0);

assign icmp_ln1494_44_fu_1572_p2 = (($signed(conv_out_9_V_q1) > $signed(14'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1494_45_fu_2001_p2 = (($signed(conv_out_10_V_q0) > $signed(zext_ln29_11_fu_1998_p1)) ? 1'b1 : 1'b0);

assign icmp_ln1494_46_fu_2015_p2 = (($signed(conv_out_9_V_q1) > $signed(select_ln29_45_fu_2007_p3)) ? 1'b1 : 1'b0);

assign icmp_ln1494_47_fu_2029_p2 = (($signed(conv_out_10_V_q1) > $signed(select_ln29_46_fu_2021_p3)) ? 1'b1 : 1'b0);

assign icmp_ln1494_48_fu_1590_p2 = (($signed(conv_out_11_V_q1) > $signed(14'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1494_49_fu_2047_p2 = (($signed(conv_out_12_V_q0) > $signed(zext_ln29_12_fu_2044_p1)) ? 1'b1 : 1'b0);

assign icmp_ln1494_4_fu_1232_p2 = (($signed(conv_out_2_V_q0) > $signed(14'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1494_50_fu_2061_p2 = (($signed(conv_out_11_V_q1) > $signed(select_ln29_49_fu_2053_p3)) ? 1'b1 : 1'b0);

assign icmp_ln1494_51_fu_2075_p2 = (($signed(conv_out_12_V_q1) > $signed(select_ln29_50_fu_2067_p3)) ? 1'b1 : 1'b0);

assign icmp_ln1494_5_fu_1250_p2 = (($signed(conv_out_3_V_q0) > $signed(zext_ln29_1_fu_1246_p1)) ? 1'b1 : 1'b0);

assign icmp_ln1494_6_fu_1264_p2 = (($signed(conv_out_2_V_q1) > $signed(select_ln29_5_fu_1256_p3)) ? 1'b1 : 1'b0);

assign icmp_ln1494_7_fu_1705_p2 = (($signed(conv_out_3_V_q0) > $signed(select_ln29_6_reg_2420)) ? 1'b1 : 1'b0);

assign icmp_ln1494_8_fu_1282_p2 = (($signed(conv_out_4_V_q0) > $signed(14'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1494_9_fu_1300_p2 = (($signed(conv_out_5_V_q0) > $signed(zext_ln29_2_fu_1296_p1)) ? 1'b1 : 1'b0);

assign icmp_ln1494_fu_1121_p2 = (($signed(conv_out_0_V_q0) > $signed(14'd0)) ? 1'b1 : 1'b0);

assign max_pool_out_0_V_address0 = sext_ln203_fu_1638_p1;

assign max_pool_out_0_V_address1 = zext_ln203_5_fu_1678_p1;

assign max_pool_out_0_V_d0 = ((icmp_ln1494_3_fu_1692_p2[0:0] === 1'b1) ? conv_out_1_V_q0 : select_ln29_2_reg_2414);

assign max_pool_out_0_V_d1 = ((icmp_ln1494_31_fu_1845_p2[0:0] === 1'b1) ? conv_out_2_V_q1 : select_ln29_30_fu_1837_p3);

assign max_pool_out_1_V_address0 = sext_ln203_fu_1638_p1;

assign max_pool_out_1_V_address1 = zext_ln203_5_fu_1678_p1;

assign max_pool_out_1_V_d0 = ((icmp_ln1494_7_fu_1705_p2[0:0] === 1'b1) ? conv_out_3_V_q0 : select_ln29_6_reg_2420);

assign max_pool_out_1_V_d1 = ((icmp_ln1494_35_fu_1891_p2[0:0] === 1'b1) ? conv_out_4_V_q1 : select_ln29_34_fu_1883_p3);

assign max_pool_out_2_V_address0 = sext_ln203_fu_1638_p1;

assign max_pool_out_2_V_address1 = zext_ln203_5_fu_1678_p1;

assign max_pool_out_2_V_d0 = ((icmp_ln1494_11_fu_1718_p2[0:0] === 1'b1) ? conv_out_5_V_q0 : select_ln29_10_reg_2426);

assign max_pool_out_2_V_d1 = ((icmp_ln1494_39_fu_1937_p2[0:0] === 1'b1) ? conv_out_6_V_q1 : select_ln29_38_fu_1929_p3);

assign max_pool_out_3_V_address0 = sext_ln203_fu_1638_p1;

assign max_pool_out_3_V_address1 = zext_ln203_5_fu_1678_p1;

assign max_pool_out_3_V_d0 = ((icmp_ln1494_15_fu_1731_p2[0:0] === 1'b1) ? conv_out_7_V_q0 : select_ln29_14_reg_2432);

assign max_pool_out_3_V_d1 = ((icmp_ln1494_43_fu_1983_p2[0:0] === 1'b1) ? conv_out_8_V_q1 : select_ln29_42_fu_1975_p3);

assign max_pool_out_4_V_address0 = sext_ln203_fu_1638_p1;

assign max_pool_out_4_V_address1 = zext_ln203_5_fu_1678_p1;

assign max_pool_out_4_V_d0 = ((icmp_ln1494_19_fu_1744_p2[0:0] === 1'b1) ? conv_out_9_V_q0 : select_ln29_18_reg_2438);

assign max_pool_out_4_V_d1 = ((icmp_ln1494_47_fu_2029_p2[0:0] === 1'b1) ? conv_out_10_V_q1 : select_ln29_46_fu_2021_p3);

assign max_pool_out_5_V_address0 = sext_ln203_fu_1638_p1;

assign max_pool_out_5_V_address1 = zext_ln203_5_fu_1678_p1;

assign max_pool_out_5_V_d0 = ((icmp_ln1494_23_fu_1757_p2[0:0] === 1'b1) ? conv_out_11_V_q0 : select_ln29_22_reg_2444);

assign max_pool_out_5_V_d1 = ((icmp_ln1494_51_fu_2075_p2[0:0] === 1'b1) ? conv_out_12_V_q1 : select_ln29_50_fu_2067_p3);

assign max_pool_out_6_0_V_address0 = sext_ln203_1_fu_1688_p1;

assign max_pool_out_6_0_V_d0 = ((icmp_ln1494_27_fu_1799_p2[0:0] === 1'b1) ? conv_out_0_V_q1 : select_ln29_26_fu_1792_p3);

assign or_ln1494_1_fu_1022_p2 = (tmp_s_fu_913_p3 | 6'd1);

assign or_ln1494_2_fu_1160_p2 = (tmp_5_fu_1153_p3 | 6'd1);

assign or_ln1494_fu_981_p2 = (trunc_ln1494_fu_977_p1 | select_ln29_53_fu_889_p3);

assign or_ln203_fu_921_p2 = (shl_ln_fu_905_p3 | 5'd1);

assign p_shl10_cast_fu_1648_p4 = {{{{1'd0}, {or_ln203_reg_2121}}}, {3'd0}};

assign p_shl11_cast_fu_1657_p4 = {{{{3'd0}, {or_ln203_reg_2121}}}, {1'd0}};

assign p_shl1_cast_fu_1176_p4 = {{{{3'd0}, {or_ln1494_2_fu_1160_p2}}}, {1'd0}};

assign p_shl4_cast_fu_1028_p4 = {{{{1'd0}, {or_ln1494_1_fu_1022_p2}}}, {3'd0}};

assign p_shl5_cast_fu_1038_p4 = {{{{3'd0}, {or_ln1494_1_fu_1022_p2}}}, {1'd0}};

assign p_shl_cast_fu_1166_p4 = {{{{1'd0}, {or_ln1494_2_fu_1160_p2}}}, {3'd0}};

assign r_fu_1604_p2 = (4'd1 + select_ln29_52_reg_2099);

assign select_ln29_10_fu_1320_p3 = ((icmp_ln1494_10_fu_1314_p2[0:0] === 1'b1) ? conv_out_4_V_q1 : select_ln29_9_fu_1306_p3);

assign select_ln29_12_fu_1338_p3 = ((icmp_ln1494_12_fu_1332_p2[0:0] === 1'b1) ? trunc_ln1494_4_fu_1328_p1 : 13'd0);

assign select_ln29_13_fu_1356_p3 = ((icmp_ln1494_13_fu_1350_p2[0:0] === 1'b1) ? conv_out_7_V_q0 : zext_ln29_3_fu_1346_p1);

assign select_ln29_14_fu_1370_p3 = ((icmp_ln1494_14_fu_1364_p2[0:0] === 1'b1) ? conv_out_6_V_q1 : select_ln29_13_fu_1356_p3);

assign select_ln29_16_fu_1388_p3 = ((icmp_ln1494_16_fu_1382_p2[0:0] === 1'b1) ? trunc_ln1494_5_fu_1378_p1 : 13'd0);

assign select_ln29_17_fu_1406_p3 = ((icmp_ln1494_17_fu_1400_p2[0:0] === 1'b1) ? conv_out_9_V_q0 : zext_ln29_4_fu_1396_p1);

assign select_ln29_18_fu_1420_p3 = ((icmp_ln1494_18_fu_1414_p2[0:0] === 1'b1) ? conv_out_8_V_q1 : select_ln29_17_fu_1406_p3);

assign select_ln29_1_fu_1145_p3 = ((icmp_ln1494_1_fu_1139_p2[0:0] === 1'b1) ? conv_out_1_V_q0 : zext_ln29_fu_1135_p1);

assign select_ln29_20_fu_1438_p3 = ((icmp_ln1494_20_fu_1432_p2[0:0] === 1'b1) ? trunc_ln1494_6_fu_1428_p1 : 13'd0);

assign select_ln29_21_fu_1456_p3 = ((icmp_ln1494_21_fu_1450_p2[0:0] === 1'b1) ? conv_out_11_V_q0 : zext_ln29_5_fu_1446_p1);

assign select_ln29_22_fu_1470_p3 = ((icmp_ln1494_22_fu_1464_p2[0:0] === 1'b1) ? conv_out_10_V_q1 : select_ln29_21_fu_1456_p3);

assign select_ln29_24_fu_1488_p3 = ((icmp_ln1494_24_fu_1482_p2[0:0] === 1'b1) ? trunc_ln1494_7_fu_1478_p1 : 13'd0);

assign select_ln29_25_fu_1779_p3 = ((icmp_ln1494_25_fu_1773_p2[0:0] === 1'b1) ? conv_out_0_V_q0 : zext_ln29_6_fu_1770_p1);

assign select_ln29_26_fu_1792_p3 = ((icmp_ln1494_26_fu_1787_p2[0:0] === 1'b1) ? conv_out_12_V_load_1_reg_2455 : select_ln29_25_fu_1779_p3);

assign select_ln29_28_fu_1506_p3 = ((icmp_ln1494_28_fu_1500_p2[0:0] === 1'b1) ? trunc_ln1494_8_fu_1496_p1 : 13'd0);

assign select_ln29_29_fu_1823_p3 = ((icmp_ln1494_29_fu_1817_p2[0:0] === 1'b1) ? conv_out_2_V_q0 : zext_ln29_7_fu_1814_p1);

assign select_ln29_2_fu_1220_p3 = ((icmp_ln1494_2_fu_1214_p2[0:0] === 1'b1) ? conv_out_0_V_q1 : select_ln29_1_fu_1145_p3);

assign select_ln29_30_fu_1837_p3 = ((icmp_ln1494_30_fu_1831_p2[0:0] === 1'b1) ? conv_out_1_V_q1 : select_ln29_29_fu_1823_p3);

assign select_ln29_32_fu_1524_p3 = ((icmp_ln1494_32_fu_1518_p2[0:0] === 1'b1) ? trunc_ln1494_9_fu_1514_p1 : 13'd0);

assign select_ln29_33_fu_1869_p3 = ((icmp_ln1494_33_fu_1863_p2[0:0] === 1'b1) ? conv_out_4_V_q0 : zext_ln29_8_fu_1860_p1);

assign select_ln29_34_fu_1883_p3 = ((icmp_ln1494_34_fu_1877_p2[0:0] === 1'b1) ? conv_out_3_V_q1 : select_ln29_33_fu_1869_p3);

assign select_ln29_36_fu_1542_p3 = ((icmp_ln1494_36_fu_1536_p2[0:0] === 1'b1) ? trunc_ln1494_10_fu_1532_p1 : 13'd0);

assign select_ln29_37_fu_1915_p3 = ((icmp_ln1494_37_fu_1909_p2[0:0] === 1'b1) ? conv_out_6_V_q0 : zext_ln29_9_fu_1906_p1);

assign select_ln29_38_fu_1929_p3 = ((icmp_ln1494_38_fu_1923_p2[0:0] === 1'b1) ? conv_out_5_V_q1 : select_ln29_37_fu_1915_p3);

assign select_ln29_40_fu_1560_p3 = ((icmp_ln1494_40_fu_1554_p2[0:0] === 1'b1) ? trunc_ln1494_11_fu_1550_p1 : 13'd0);

assign select_ln29_41_fu_1961_p3 = ((icmp_ln1494_41_fu_1955_p2[0:0] === 1'b1) ? conv_out_8_V_q0 : zext_ln29_10_fu_1952_p1);

assign select_ln29_42_fu_1975_p3 = ((icmp_ln1494_42_fu_1969_p2[0:0] === 1'b1) ? conv_out_7_V_q1 : select_ln29_41_fu_1961_p3);

assign select_ln29_44_fu_1578_p3 = ((icmp_ln1494_44_fu_1572_p2[0:0] === 1'b1) ? trunc_ln1494_12_fu_1568_p1 : 13'd0);

assign select_ln29_45_fu_2007_p3 = ((icmp_ln1494_45_fu_2001_p2[0:0] === 1'b1) ? conv_out_10_V_q0 : zext_ln29_11_fu_1998_p1);

assign select_ln29_46_fu_2021_p3 = ((icmp_ln1494_46_fu_2015_p2[0:0] === 1'b1) ? conv_out_9_V_q1 : select_ln29_45_fu_2007_p3);

assign select_ln29_48_fu_1596_p3 = ((icmp_ln1494_48_fu_1590_p2[0:0] === 1'b1) ? trunc_ln1494_13_fu_1586_p1 : 13'd0);

assign select_ln29_49_fu_2053_p3 = ((icmp_ln1494_49_fu_2047_p2[0:0] === 1'b1) ? conv_out_12_V_q0 : zext_ln29_12_fu_2044_p1);

assign select_ln29_4_fu_1238_p3 = ((icmp_ln1494_4_fu_1232_p2[0:0] === 1'b1) ? trunc_ln1494_2_fu_1228_p1 : 13'd0);

assign select_ln29_50_fu_2067_p3 = ((icmp_ln1494_50_fu_2061_p2[0:0] === 1'b1) ? conv_out_11_V_q1 : select_ln29_49_fu_2053_p3);

assign select_ln29_52_fu_881_p3 = ((icmp_ln13_fu_875_p2[0:0] === 1'b1) ? 4'd0 : ap_phi_mux_r_0_phi_fu_850_p4);

assign select_ln29_53_fu_889_p3 = ((icmp_ln13_fu_875_p2[0:0] === 1'b1) ? f_fu_869_p2 : ap_phi_mux_f_0_phi_fu_839_p4);

assign select_ln29_5_fu_1256_p3 = ((icmp_ln1494_5_fu_1250_p2[0:0] === 1'b1) ? conv_out_3_V_q0 : zext_ln29_1_fu_1246_p1);

assign select_ln29_6_fu_1270_p3 = ((icmp_ln1494_6_fu_1264_p2[0:0] === 1'b1) ? conv_out_2_V_q1 : select_ln29_5_fu_1256_p3);

assign select_ln29_8_fu_1288_p3 = ((icmp_ln1494_8_fu_1282_p2[0:0] === 1'b1) ? trunc_ln1494_3_fu_1278_p1 : 13'd0);

assign select_ln29_9_fu_1306_p3 = ((icmp_ln1494_9_fu_1300_p2[0:0] === 1'b1) ? conv_out_5_V_q0 : zext_ln29_2_fu_1296_p1);

assign select_ln29_fu_1127_p3 = ((icmp_ln1494_fu_1121_p2[0:0] === 1'b1) ? trunc_ln1494_1_fu_1117_p1 : 13'd0);

assign sext_ln1494_1_fu_1106_p1 = $signed(add_ln1494_2_fu_1100_p2);

assign sext_ln1494_fu_1005_p1 = $signed(tmp_3_fu_997_p3);

assign sext_ln203_1_fu_1688_p1 = $signed(add_ln203_4_reg_2128);

assign sext_ln203_fu_1638_p1 = $signed(add_ln203_fu_1632_p2);

assign shl_ln_fu_905_p3 = {{select_ln29_52_fu_881_p3}, {1'd0}};

assign sub_ln1494_1_fu_1048_p2 = (p_shl4_cast_fu_1028_p4 - p_shl5_cast_fu_1038_p4);

assign sub_ln1494_2_fu_1094_p2 = (zext_ln1494_4_fu_1078_p1 - zext_ln1494_5_fu_1090_p1);

assign sub_ln1494_3_fu_1186_p2 = (p_shl_cast_fu_1166_p4 - p_shl1_cast_fu_1176_p4);

assign sub_ln1494_fu_971_p2 = (zext_ln1494_fu_967_p1 - zext_ln203_6_fu_935_p1);

assign sub_ln203_1_fu_1666_p2 = (p_shl10_cast_fu_1648_p4 - p_shl11_cast_fu_1657_p4);

assign sub_ln203_2_fu_947_p2 = (zext_ln203_7_fu_939_p1 - zext_ln203_8_fu_943_p1);

assign sub_ln203_fu_1626_p2 = (zext_ln203_fu_1619_p1 - zext_ln203_4_fu_1623_p1);

assign tmp_1_fu_927_p3 = {{select_ln29_52_fu_881_p3}, {3'd0}};

assign tmp_2_fu_959_p3 = {{select_ln29_52_fu_881_p3}, {5'd0}};

assign tmp_3_fu_997_p3 = {{tmp_fu_987_p4}, {or_ln1494_fu_981_p2}};

assign tmp_5_fu_1153_p3 = {{or_ln203_reg_2121}, {1'd0}};

assign tmp_6_fu_1070_p3 = {{or_ln203_fu_921_p2}, {4'd0}};

assign tmp_7_fu_1082_p3 = {{or_ln203_fu_921_p2}, {2'd0}};

assign tmp_9_fu_1612_p3 = {{select_ln29_52_reg_2099}, {4'd0}};

assign tmp_fu_987_p4 = {{sub_ln1494_fu_971_p2[9:3]}};

assign tmp_s_fu_913_p3 = {{select_ln29_52_fu_881_p3}, {2'd0}};

assign trunc_ln1494_10_fu_1532_p1 = conv_out_5_V_q1[12:0];

assign trunc_ln1494_11_fu_1550_p1 = conv_out_7_V_q1[12:0];

assign trunc_ln1494_12_fu_1568_p1 = conv_out_9_V_q1[12:0];

assign trunc_ln1494_13_fu_1586_p1 = conv_out_11_V_q1[12:0];

assign trunc_ln1494_1_fu_1117_p1 = conv_out_0_V_q0[12:0];

assign trunc_ln1494_2_fu_1228_p1 = conv_out_2_V_q0[12:0];

assign trunc_ln1494_3_fu_1278_p1 = conv_out_4_V_q0[12:0];

assign trunc_ln1494_4_fu_1328_p1 = conv_out_6_V_q0[12:0];

assign trunc_ln1494_5_fu_1378_p1 = conv_out_8_V_q0[12:0];

assign trunc_ln1494_6_fu_1428_p1 = conv_out_10_V_q0[12:0];

assign trunc_ln1494_7_fu_1478_p1 = conv_out_12_V_q0[12:0];

assign trunc_ln1494_8_fu_1496_p1 = conv_out_1_V_q1[12:0];

assign trunc_ln1494_9_fu_1514_p1 = conv_out_3_V_q1[12:0];

assign trunc_ln1494_fu_977_p1 = sub_ln1494_fu_971_p2[2:0];

assign zext_ln1494_3_fu_1060_p1 = add_ln1494_fu_1054_p2;

assign zext_ln1494_4_fu_1078_p1 = tmp_6_fu_1070_p3;

assign zext_ln1494_5_fu_1090_p1 = tmp_7_fu_1082_p3;

assign zext_ln1494_6_fu_1197_p1 = add_ln1494_3_fu_1192_p2;

assign zext_ln1494_fu_967_p1 = tmp_2_fu_959_p3;

assign zext_ln14_1_fu_901_p1 = select_ln29_53_fu_889_p3;

assign zext_ln14_2_fu_1609_p1 = select_ln29_53_reg_2105;

assign zext_ln14_fu_897_p1 = select_ln29_53_fu_889_p3;

assign zext_ln203_4_fu_1623_p1 = tmp_s_reg_2116;

assign zext_ln203_5_fu_1678_p1 = add_ln203_3_fu_1672_p2;

assign zext_ln203_6_fu_935_p1 = tmp_1_fu_927_p3;

assign zext_ln203_7_fu_939_p1 = tmp_1_fu_927_p3;

assign zext_ln203_8_fu_943_p1 = shl_ln_fu_905_p3;

assign zext_ln203_fu_1619_p1 = tmp_9_fu_1612_p3;

assign zext_ln29_10_fu_1952_p1 = select_ln29_40_reg_2476;

assign zext_ln29_11_fu_1998_p1 = select_ln29_44_reg_2481;

assign zext_ln29_12_fu_2044_p1 = select_ln29_48_reg_2486;

assign zext_ln29_1_fu_1246_p1 = select_ln29_4_fu_1238_p3;

assign zext_ln29_2_fu_1296_p1 = select_ln29_8_fu_1288_p3;

assign zext_ln29_3_fu_1346_p1 = select_ln29_12_fu_1338_p3;

assign zext_ln29_4_fu_1396_p1 = select_ln29_16_fu_1388_p3;

assign zext_ln29_5_fu_1446_p1 = select_ln29_20_fu_1438_p3;

assign zext_ln29_6_fu_1770_p1 = select_ln29_24_reg_2450;

assign zext_ln29_7_fu_1814_p1 = select_ln29_28_reg_2461;

assign zext_ln29_8_fu_1860_p1 = select_ln29_32_reg_2466;

assign zext_ln29_9_fu_1906_p1 = select_ln29_36_reg_2471;

assign zext_ln29_fu_1135_p1 = select_ln29_fu_1127_p3;

always @ (posedge ap_clk) begin
    zext_ln14_reg_2111[9:3] <= 7'b0000000;
    tmp_s_reg_2116[1:0] <= 2'b00;
    or_ln203_reg_2121[0] <= 1'b1;
    zext_ln1494_3_reg_2138[63:10] <= 54'b000000000000000000000000000000000000000000000000000000;
end

endmodule //max_pool_1
