Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,0
design__inferred_latch__count,0
design__instance__count,114
design__instance__area,1493.25
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_fast_1p32V_m40C,0
design__max_fanout_violation__count__corner:nom_fast_1p32V_m40C,0
design__max_cap_violation__count__corner:nom_fast_1p32V_m40C,0
power__internal__total,0.000025925981390173547
power__switching__total,0.00000726703865439049
power__leakage__total,0.0000017142041315310053
power__total,0.00003490722519927658
clock__skew__worst_hold__corner:nom_fast_1p32V_m40C,-0.25262595508326174
clock__skew__worst_setup__corner:nom_fast_1p32V_m40C,0.25072722385727236
timing__hold__ws__corner:nom_fast_1p32V_m40C,0.09067494234334114
timing__setup__ws__corner:nom_fast_1p32V_m40C,11.346421012792101
timing__hold__tns__corner:nom_fast_1p32V_m40C,0.0
timing__setup__tns__corner:nom_fast_1p32V_m40C,0.0
timing__hold__wns__corner:nom_fast_1p32V_m40C,0
timing__setup__wns__corner:nom_fast_1p32V_m40C,0.0
timing__hold_vio__count__corner:nom_fast_1p32V_m40C,0
timing__hold_r2r__ws__corner:nom_fast_1p32V_m40C,0.090675
timing__hold_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_r2r__ws__corner:nom_fast_1p32V_m40C,18.510666
timing__setup_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
design__max_slew_violation__count__corner:nom_slow_1p08V_125C,0
design__max_fanout_violation__count__corner:nom_slow_1p08V_125C,0
design__max_cap_violation__count__corner:nom_slow_1p08V_125C,0
clock__skew__worst_hold__corner:nom_slow_1p08V_125C,-0.25526451119820937
clock__skew__worst_setup__corner:nom_slow_1p08V_125C,0.2506641076765374
timing__hold__ws__corner:nom_slow_1p08V_125C,0.596893107391099
timing__setup__ws__corner:nom_slow_1p08V_125C,10.78056430195447
timing__hold__tns__corner:nom_slow_1p08V_125C,0.0
timing__setup__tns__corner:nom_slow_1p08V_125C,0.0
timing__hold__wns__corner:nom_slow_1p08V_125C,0
timing__setup__wns__corner:nom_slow_1p08V_125C,0.0
timing__hold_vio__count__corner:nom_slow_1p08V_125C,0
timing__hold_r2r__ws__corner:nom_slow_1p08V_125C,0.596893
timing__hold_r2r_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_r2r__ws__corner:nom_slow_1p08V_125C,16.804806
timing__setup_r2r_vio__count__corner:nom_slow_1p08V_125C,0
design__max_slew_violation__count__corner:nom_typ_1p20V_25C,0
design__max_fanout_violation__count__corner:nom_typ_1p20V_25C,0
design__max_cap_violation__count__corner:nom_typ_1p20V_25C,0
clock__skew__worst_hold__corner:nom_typ_1p20V_25C,-0.25364205897971165
clock__skew__worst_setup__corner:nom_typ_1p20V_25C,0.25069297347599406
timing__hold__ws__corner:nom_typ_1p20V_25C,0.27799419109092627
timing__setup__ws__corner:nom_typ_1p20V_25C,11.14223234104187
timing__hold__tns__corner:nom_typ_1p20V_25C,0.0
timing__setup__tns__corner:nom_typ_1p20V_25C,0.0
timing__hold__wns__corner:nom_typ_1p20V_25C,0
timing__setup__wns__corner:nom_typ_1p20V_25C,0.0
timing__hold_vio__count__corner:nom_typ_1p20V_25C,0
timing__hold_r2r__ws__corner:nom_typ_1p20V_25C,0.277994
timing__hold_r2r_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_r2r__ws__corner:nom_typ_1p20V_25C,17.905193
timing__setup_r2r_vio__count__corner:nom_typ_1p20V_25C,0
design__max_slew_violation__count,0
design__max_fanout_violation__count,0
design__max_cap_violation__count,0
clock__skew__worst_hold,-0.25262595508326174
clock__skew__worst_setup,0.2506641076765374
timing__hold__ws,0.09067494234334114
timing__setup__ws,10.78056430195447
timing__hold__tns,0.0
timing__setup__tns,0.0
timing__hold__wns,0
timing__setup__wns,0.0
timing__hold_vio__count,0
timing__hold_r2r__ws,0.090675
timing__hold_r2r_vio__count,0
timing__setup_vio__count,0
timing__setup_r2r__ws,16.804806
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 202.08 154.98
design__core__bbox,2.88 3.78 199.2 151.2
design__io,45
design__die__area,31318.4
design__core__area,28941.5
design__instance__count__stdcell,114
design__instance__area__stdcell,1493.25
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__count__padcells,0
design__instance__area__padcells,0
design__instance__count__cover,0
design__instance__area__cover,0
design__instance__utilization,0.0515955
design__instance__utilization__stdcell,0.0515955
design__rows,39
design__rows:CoreSite,39
design__sites,15951
design__sites:CoreSite,15951
design__instance__count__class:buffer,7
design__instance__area__class:buffer,63.504
design__instance__count__class:inverter,9
design__instance__area__class:inverter,54.432
design__instance__count__class:sequential_cell,9
design__instance__area__class:sequential_cell,424.57
design__instance__count__class:multi_input_combinational_cell,47
design__instance__area__class:multi_input_combinational_cell,471.744
flow__warnings__count,1
flow__errors__count,0
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count,0
design__instance__count__class:timing_repair_buffer,38
design__instance__area__class:timing_repair_buffer,446.342
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,5080.13
design__violations,0
design__instance__count__class:clock_buffer,3
design__instance__area__class:clock_buffer,27.216
design__instance__count__class:clock_inverter,1
design__instance__area__class:clock_inverter,5.4432
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,17
antenna__violating__nets,0
antenna__violating__pins,0
route__antenna_violation__count,0
antenna_diodes_count,0
route__net,141
route__net__special,2
route__drc_errors__iter:0,22
route__wirelength__iter:0,5171
route__drc_errors__iter:1,10
route__wirelength__iter:1,5151
route__drc_errors__iter:2,10
route__wirelength__iter:2,5165
route__drc_errors__iter:3,0
route__wirelength__iter:3,5160
route__drc_errors,0
route__wirelength,5160
route__vias,656
route__vias__singlecut,656
route__vias__multicut,0
design__disconnected_pin__count,1
design__critical_disconnected_pin__count,0
route__wirelength__max,166.85
timing__unannotated_net__count__corner:nom_fast_1p32V_m40C,10
timing__unannotated_net_filtered__count__corner:nom_fast_1p32V_m40C,0
timing__unannotated_net__count__corner:nom_slow_1p08V_125C,10
timing__unannotated_net_filtered__count__corner:nom_slow_1p08V_125C,0
timing__unannotated_net__count__corner:nom_typ_1p20V_25C,10
timing__unannotated_net_filtered__count__corner:nom_typ_1p20V_25C,0
timing__unannotated_net__count,10
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_typ_1p20V_25C,1.2
design_powergrid__drop__average__net:VPWR__corner:nom_typ_1p20V_25C,1.2
design_powergrid__drop__worst__net:VPWR__corner:nom_typ_1p20V_25C,0.00000232883
design_powergrid__voltage__worst__net:VGND__corner:nom_typ_1p20V_25C,0.00000255063
design_powergrid__drop__average__net:VGND__corner:nom_typ_1p20V_25C,4.29738E-7
design_powergrid__drop__worst__net:VGND__corner:nom_typ_1p20V_25C,0.00000255063
design_powergrid__voltage__worst,0.00000255063
design_powergrid__voltage__worst__net:VPWR,1.2
design_powergrid__drop__worst,0.00000255063
design_powergrid__drop__worst__net:VPWR,0.00000232883
design_powergrid__voltage__worst__net:VGND,0.00000255063
design_powergrid__drop__worst__net:VGND,0.00000255063
ir__voltage__worst,1.1999999999999999555910790149937383830547332763671875
ir__drop__avg,4.3200000000000000374459035827612307656409029732458293437957763671875E-7
ir__drop__worst,0.00000233000000000000013808507288992633021962319617159664630889892578125
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
