# [Cortex M4](https://github.com/sochub/CM4) 

[![sites](SoC/SoC.png)](http://www.qitas.cn) 

####  qitas@qitas.cn

#### 归属：[Cortex M](https://github.com/sochub/CM) 

## [简介](https://github.com/sochub/CM4/wiki)

Architecture：Armv7E-M Harvard

Interrupts：Non-maskable Interrupt (NMI+ 1 to 240 physical interrupts)

Priority ：8 to 256 priority levels

Performance Efficiency: 3.40 CoreMark/MHz*
- Without FPU: 1.25 / 1.52 / 1.91 DMIPS/MHz**
- With FPU: 1.27 / 1.55 / 1.95 DMIPS/MHz**

[![sites](SoC/CM4.png)](https://developer.arm.com/ip-products/processors/cortex-m/cortex-m4) 

##  [SoC开发平台](http://www.qitas.cn)  