<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.15"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>LPC1768 CAN GATEWAY: RTE/Device/LPC1768/LPC17xx.h File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
  $(document).ready(initResizable);
/* @license-end */</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">LPC1768 CAN GATEWAY
   </div>
   <div id="projectbrief">LPC1658CANGATE</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.15 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(document).ready(function(){initNavTree('_l_p_c17xx_8h.html','');});
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#nested-classes">Data Structures</a> &#124;
<a href="#define-members">Macros</a> &#124;
<a href="#typedef-members">Typedefs</a> &#124;
<a href="#enum-members">Enumerations</a>  </div>
  <div class="headertitle">
<div class="title">LPC17xx.h File Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p>CMSIS Cortex-M3 Core Peripheral Access Layer Header File for NXP LPC17xx Device Series.  
<a href="#details">More...</a></p>
<div class="textblock"><code>#include &quot;<a class="el" href="core__cm3_8h_source.html">core_cm3.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="system___l_p_c17xx_8h_source.html">system_LPC17xx.h</a>&quot;</code><br />
</div>
<p><a href="_l_p_c17xx_8h_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="nested-classes"></a>
Data Structures</h2></td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_l_p_c___s_c___type_def.html">LPC_SC_TypeDef</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">System Control (SC) register structure definition.  <a href="struct_l_p_c___s_c___type_def.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_l_p_c___p_i_n_c_o_n___type_def.html">LPC_PINCON_TypeDef</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Pin Connect Block (PINCON) register structure definition.  <a href="struct_l_p_c___p_i_n_c_o_n___type_def.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_l_p_c___g_p_i_o___type_def.html">LPC_GPIO_TypeDef</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">General Purpose Input/Output (GPIO) register structure definition.  <a href="struct_l_p_c___g_p_i_o___type_def.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_l_p_c___g_p_i_o_i_n_t___type_def.html">LPC_GPIOINT_TypeDef</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">General Purpose Input/Output interrupt (GPIOINT) register structure definition.  <a href="struct_l_p_c___g_p_i_o_i_n_t___type_def.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_l_p_c___t_i_m___type_def.html">LPC_TIM_TypeDef</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Timer (TIM) register structure definition.  <a href="struct_l_p_c___t_i_m___type_def.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_l_p_c___p_w_m___type_def.html">LPC_PWM_TypeDef</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Pulse-Width Modulation (PWM) register structure definition.  <a href="struct_l_p_c___p_w_m___type_def.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_l_p_c___u_a_r_t___type_def.html">LPC_UART_TypeDef</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Universal Asynchronous Receiver Transmitter (UART) register structure definition.  <a href="struct_l_p_c___u_a_r_t___type_def.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_l_p_c___u_a_r_t0___type_def.html">LPC_UART0_TypeDef</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Universal Asynchronous Receiver Transmitter 0 (UART0) register structure definition.  <a href="struct_l_p_c___u_a_r_t0___type_def.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_l_p_c___u_a_r_t1___type_def.html">LPC_UART1_TypeDef</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Universal Asynchronous Receiver Transmitter 1 (UART1) register structure definition.  <a href="struct_l_p_c___u_a_r_t1___type_def.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_l_p_c___s_p_i___type_def.html">LPC_SPI_TypeDef</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Serial Peripheral Interface (SPI) register structure definition.  <a href="struct_l_p_c___s_p_i___type_def.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_l_p_c___s_s_p___type_def.html">LPC_SSP_TypeDef</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Synchronous Serial Communication (SSP) register structure definition.  <a href="struct_l_p_c___s_s_p___type_def.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_l_p_c___i2_c___type_def.html">LPC_I2C_TypeDef</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Inter-Integrated Circuit (I2C) register structure definition.  <a href="struct_l_p_c___i2_c___type_def.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_l_p_c___i2_s___type_def.html">LPC_I2S_TypeDef</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Inter IC Sound (I2S) register structure definition.  <a href="struct_l_p_c___i2_s___type_def.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_l_p_c___r_i_t___type_def.html">LPC_RIT_TypeDef</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Repetitive Interrupt Timer (RIT) register structure definition.  <a href="struct_l_p_c___r_i_t___type_def.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_l_p_c___r_t_c___type_def.html">LPC_RTC_TypeDef</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Real-Time Clock (RTC) register structure definition.  <a href="struct_l_p_c___r_t_c___type_def.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_l_p_c___w_d_t___type_def.html">LPC_WDT_TypeDef</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Watchdog Timer (WDT) register structure definition.  <a href="struct_l_p_c___w_d_t___type_def.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_l_p_c___a_d_c___type_def.html">LPC_ADC_TypeDef</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Analog-to-Digital Converter (ADC) register structure definition.  <a href="struct_l_p_c___a_d_c___type_def.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_l_p_c___d_a_c___type_def.html">LPC_DAC_TypeDef</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Digital-to-Analog Converter (DAC) register structure definition.  <a href="struct_l_p_c___d_a_c___type_def.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_l_p_c___m_c_p_w_m___type_def.html">LPC_MCPWM_TypeDef</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Motor Control Pulse-Width Modulation (MCPWM) register structure definition.  <a href="struct_l_p_c___m_c_p_w_m___type_def.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_l_p_c___q_e_i___type_def.html">LPC_QEI_TypeDef</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Quadrature Encoder Interface (QEI) register structure definition.  <a href="struct_l_p_c___q_e_i___type_def.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_l_p_c___c_a_n_a_f___r_a_m___type_def.html">LPC_CANAF_RAM_TypeDef</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Controller Area Network Acceptance Filter RAM (CANAF_RAM)structure definition.  <a href="struct_l_p_c___c_a_n_a_f___r_a_m___type_def.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_l_p_c___c_a_n_a_f___type_def.html">LPC_CANAF_TypeDef</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Controller Area Network Acceptance Filter(CANAF) register structure definition.  <a href="struct_l_p_c___c_a_n_a_f___type_def.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_l_p_c___c_a_n_c_r___type_def.html">LPC_CANCR_TypeDef</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Controller Area Network Central (CANCR) register structure definition.  <a href="struct_l_p_c___c_a_n_c_r___type_def.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_l_p_c___c_a_n___type_def.html">LPC_CAN_TypeDef</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Controller Area Network Controller (CAN) register structure definition.  <a href="struct_l_p_c___c_a_n___type_def.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_l_p_c___g_p_d_m_a___type_def.html">LPC_GPDMA_TypeDef</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">General Purpose Direct Memory Access (GPDMA) register structure definition.  <a href="struct_l_p_c___g_p_d_m_a___type_def.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_l_p_c___g_p_d_m_a_c_h___type_def.html">LPC_GPDMACH_TypeDef</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">General Purpose Direct Memory Access Channel (GPDMACH) register structure definition.  <a href="struct_l_p_c___g_p_d_m_a_c_h___type_def.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_l_p_c___u_s_b___type_def.html">LPC_USB_TypeDef</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Universal Serial Bus (USB) register structure definition.  <a href="struct_l_p_c___u_s_b___type_def.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_l_p_c___e_m_a_c___type_def.html">LPC_EMAC_TypeDef</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Ethernet Media Access Controller (EMAC) register structure definition.  <a href="struct_l_p_c___e_m_a_c___type_def.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ga4127d1b31aaf336fab3d7329d117f448"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___system.html#ga4127d1b31aaf336fab3d7329d117f448">__MPU_PRESENT</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ga4127d1b31aaf336fab3d7329d117f448"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae3fe3587d5100c787e02102ce3944460"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___system.html#gae3fe3587d5100c787e02102ce3944460">__NVIC_PRIO_BITS</a>&#160;&#160;&#160;5</td></tr>
<tr class="separator:gae3fe3587d5100c787e02102ce3944460"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab58771b4ec03f9bdddc84770f7c95c68"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___system.html#gab58771b4ec03f9bdddc84770f7c95c68">__Vendor_SysTickConfig</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:gab58771b4ec03f9bdddc84770f7c95c68"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7d7417b6cd6c6975fa03de03920d27e8"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>LPC_FLASH_BASE</b>&#160;&#160;&#160;(0x00000000UL)</td></tr>
<tr class="separator:ga7d7417b6cd6c6975fa03de03920d27e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9782814ad6434f200b65440d2ac01c2a"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>LPC_RAM_BASE</b>&#160;&#160;&#160;(0x10000000UL)</td></tr>
<tr class="separator:ga9782814ad6434f200b65440d2ac01c2a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3364e6e629d92b647ead5b64146ca383"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>LPC_AHBRAM0_BASE</b>&#160;&#160;&#160;(0x2007C000UL)</td></tr>
<tr class="separator:ga3364e6e629d92b647ead5b64146ca383"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac4e369c1f5ce40107b7ea38cbd012592"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>LPC_AHBRAM1_BASE</b>&#160;&#160;&#160;(0x20080000UL)</td></tr>
<tr class="separator:gac4e369c1f5ce40107b7ea38cbd012592"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5feb4a6692784a25eaed627661bd8f36"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>LPC_GPIO_BASE</b>&#160;&#160;&#160;(0x2009C000UL)</td></tr>
<tr class="separator:ga5feb4a6692784a25eaed627661bd8f36"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga55cab996c3594a0f4cc459ec8e10daea"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>LPC_APB0_BASE</b>&#160;&#160;&#160;(0x40000000UL)</td></tr>
<tr class="separator:ga55cab996c3594a0f4cc459ec8e10daea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0be6ea6a9e30a53b98bbff6502ea59dc"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>LPC_APB1_BASE</b>&#160;&#160;&#160;(0x40080000UL)</td></tr>
<tr class="separator:ga0be6ea6a9e30a53b98bbff6502ea59dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8e0d25ffe3428ed27f963e83089046a8"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>LPC_AHB_BASE</b>&#160;&#160;&#160;(0x50000000UL)</td></tr>
<tr class="separator:ga8e0d25ffe3428ed27f963e83089046a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa42e7b1f24aad42d5102e3efcaee6bfa"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>LPC_CM3_BASE</b>&#160;&#160;&#160;(0xE0000000UL)</td></tr>
<tr class="separator:gaa42e7b1f24aad42d5102e3efcaee6bfa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga02a30b0be4672972c3af9e5aebdcfea1"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>LPC_WDT_BASE</b>&#160;&#160;&#160;(LPC_APB0_BASE + 0x00000)</td></tr>
<tr class="separator:ga02a30b0be4672972c3af9e5aebdcfea1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1700e34b157bbb09165bb65d63df2032"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>LPC_TIM0_BASE</b>&#160;&#160;&#160;(LPC_APB0_BASE + 0x04000)</td></tr>
<tr class="separator:ga1700e34b157bbb09165bb65d63df2032"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0ea4655a35b46532f1811d8a1cbe66ab"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>LPC_TIM1_BASE</b>&#160;&#160;&#160;(LPC_APB0_BASE + 0x08000)</td></tr>
<tr class="separator:ga0ea4655a35b46532f1811d8a1cbe66ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa96fb70405a1298b350fc6f0ad0af997"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>LPC_UART0_BASE</b>&#160;&#160;&#160;(LPC_APB0_BASE + 0x0C000)</td></tr>
<tr class="separator:gaa96fb70405a1298b350fc6f0ad0af997"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga18e8f96b25e3f343bdd7ba552ae7a617"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>LPC_UART1_BASE</b>&#160;&#160;&#160;(LPC_APB0_BASE + 0x10000)</td></tr>
<tr class="separator:ga18e8f96b25e3f343bdd7ba552ae7a617"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabb885bd92b4a003b94dc27c4700818bb"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>LPC_PWM1_BASE</b>&#160;&#160;&#160;(LPC_APB0_BASE + 0x18000)</td></tr>
<tr class="separator:gabb885bd92b4a003b94dc27c4700818bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab4476c9e874621194369f74fcf26ce92"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>LPC_I2C0_BASE</b>&#160;&#160;&#160;(LPC_APB0_BASE + 0x1C000)</td></tr>
<tr class="separator:gab4476c9e874621194369f74fcf26ce92"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf611188188574ba805b6de71acc88c6c"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>LPC_SPI_BASE</b>&#160;&#160;&#160;(LPC_APB0_BASE + 0x20000)</td></tr>
<tr class="separator:gaf611188188574ba805b6de71acc88c6c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4618213cf968f8245814d7d3e7aa2e2e"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>LPC_RTC_BASE</b>&#160;&#160;&#160;(LPC_APB0_BASE + 0x24000)</td></tr>
<tr class="separator:ga4618213cf968f8245814d7d3e7aa2e2e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadf88491f4b83b5af99eaf30778cb62fa"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>LPC_GPIOINT_BASE</b>&#160;&#160;&#160;(LPC_APB0_BASE + 0x28080)</td></tr>
<tr class="separator:gadf88491f4b83b5af99eaf30778cb62fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf4bd6baff731c0a23231ad37e133d705"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>LPC_PINCON_BASE</b>&#160;&#160;&#160;(LPC_APB0_BASE + 0x2C000)</td></tr>
<tr class="separator:gaf4bd6baff731c0a23231ad37e133d705"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga05d118997f53f596d3a087f8b91a1969"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>LPC_SSP1_BASE</b>&#160;&#160;&#160;(LPC_APB0_BASE + 0x30000)</td></tr>
<tr class="separator:ga05d118997f53f596d3a087f8b91a1969"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2396e0d0c565e4c1c3b2fc593bd6c37f"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>LPC_ADC_BASE</b>&#160;&#160;&#160;(LPC_APB0_BASE + 0x34000)</td></tr>
<tr class="separator:ga2396e0d0c565e4c1c3b2fc593bd6c37f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9d4f2bac61e26b32ad64d62f2be50e49"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>LPC_CANAF_RAM_BASE</b>&#160;&#160;&#160;(LPC_APB0_BASE + 0x38000)</td></tr>
<tr class="separator:ga9d4f2bac61e26b32ad64d62f2be50e49"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabc6943f9e943d63ecf4e236b4ce7c344"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>LPC_CANAF_BASE</b>&#160;&#160;&#160;(LPC_APB0_BASE + 0x3C000)</td></tr>
<tr class="separator:gabc6943f9e943d63ecf4e236b4ce7c344"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac22b88e108d620661add143c174f8f11"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>LPC_CANCR_BASE</b>&#160;&#160;&#160;(LPC_APB0_BASE + 0x40000)</td></tr>
<tr class="separator:gac22b88e108d620661add143c174f8f11"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf2407c1927ebddd767832aefa74c3398"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>LPC_CAN1_BASE</b>&#160;&#160;&#160;(LPC_APB0_BASE + 0x44000)</td></tr>
<tr class="separator:gaf2407c1927ebddd767832aefa74c3398"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab9608b3b72dd843a25910dd2a809106b"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>LPC_CAN2_BASE</b>&#160;&#160;&#160;(LPC_APB0_BASE + 0x48000)</td></tr>
<tr class="separator:gab9608b3b72dd843a25910dd2a809106b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae59f73cf24ff126be3b9a8b921926676"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>LPC_I2C1_BASE</b>&#160;&#160;&#160;(LPC_APB0_BASE + 0x5C000)</td></tr>
<tr class="separator:gae59f73cf24ff126be3b9a8b921926676"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga53fb1af80b541545988f2a966681abfd"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>LPC_SSP0_BASE</b>&#160;&#160;&#160;(LPC_APB1_BASE + 0x08000)</td></tr>
<tr class="separator:ga53fb1af80b541545988f2a966681abfd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3bbaedad584252212d4704bb419489f6"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>LPC_DAC_BASE</b>&#160;&#160;&#160;(LPC_APB1_BASE + 0x0C000)</td></tr>
<tr class="separator:ga3bbaedad584252212d4704bb419489f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf2375790bfdbe5e09c34321cf20d8bcc"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>LPC_TIM2_BASE</b>&#160;&#160;&#160;(LPC_APB1_BASE + 0x10000)</td></tr>
<tr class="separator:gaf2375790bfdbe5e09c34321cf20d8bcc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4a15d8a4becdf0dd64a7e2fc01d9f4d3"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>LPC_TIM3_BASE</b>&#160;&#160;&#160;(LPC_APB1_BASE + 0x14000)</td></tr>
<tr class="separator:ga4a15d8a4becdf0dd64a7e2fc01d9f4d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8c3873ab74db743465b038c74b365281"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>LPC_UART2_BASE</b>&#160;&#160;&#160;(LPC_APB1_BASE + 0x18000)</td></tr>
<tr class="separator:ga8c3873ab74db743465b038c74b365281"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac8dc517d5e03d4ca7666c18c89d5052e"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>LPC_UART3_BASE</b>&#160;&#160;&#160;(LPC_APB1_BASE + 0x1C000)</td></tr>
<tr class="separator:gac8dc517d5e03d4ca7666c18c89d5052e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga00796bd1f1fa200bbffcd9e7e8679eaa"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>LPC_I2C2_BASE</b>&#160;&#160;&#160;(LPC_APB1_BASE + 0x20000)</td></tr>
<tr class="separator:ga00796bd1f1fa200bbffcd9e7e8679eaa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacff8b54e3924910d381e6b8ba804050c"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>LPC_I2S_BASE</b>&#160;&#160;&#160;(LPC_APB1_BASE + 0x28000)</td></tr>
<tr class="separator:gacff8b54e3924910d381e6b8ba804050c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga52453209af89a83df47df77d262d9ab8"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>LPC_RIT_BASE</b>&#160;&#160;&#160;(LPC_APB1_BASE + 0x30000)</td></tr>
<tr class="separator:ga52453209af89a83df47df77d262d9ab8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad8a41dc802e3ea0ba9457d42a6927c03"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>LPC_MCPWM_BASE</b>&#160;&#160;&#160;(LPC_APB1_BASE + 0x38000)</td></tr>
<tr class="separator:gad8a41dc802e3ea0ba9457d42a6927c03"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga80fa25b18324c10c8e5c26893e6f0a67"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>LPC_QEI_BASE</b>&#160;&#160;&#160;(LPC_APB1_BASE + 0x3C000)</td></tr>
<tr class="separator:ga80fa25b18324c10c8e5c26893e6f0a67"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadb3d235d9617660037e1115ee0ad2c3a"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>LPC_SC_BASE</b>&#160;&#160;&#160;(LPC_APB1_BASE + 0x7C000)</td></tr>
<tr class="separator:gadb3d235d9617660037e1115ee0ad2c3a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaab3f5a2a26c956606a43fc437007aec6"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>LPC_EMAC_BASE</b>&#160;&#160;&#160;(LPC_AHB_BASE  + 0x00000)</td></tr>
<tr class="separator:gaab3f5a2a26c956606a43fc437007aec6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga51ba8e3f33730fa2b78be3f892d8c278"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>LPC_GPDMA_BASE</b>&#160;&#160;&#160;(LPC_AHB_BASE  + 0x04000)</td></tr>
<tr class="separator:ga51ba8e3f33730fa2b78be3f892d8c278"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga08781dde70e77f12630a885aeb555aaf"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>LPC_GPDMACH0_BASE</b>&#160;&#160;&#160;(LPC_AHB_BASE  + 0x04100)</td></tr>
<tr class="separator:ga08781dde70e77f12630a885aeb555aaf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafef63f5c3c6c206c3f3295ba3abf303a"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>LPC_GPDMACH1_BASE</b>&#160;&#160;&#160;(LPC_AHB_BASE  + 0x04120)</td></tr>
<tr class="separator:gafef63f5c3c6c206c3f3295ba3abf303a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1c607916ebf4fa23ddefd37675366b5d"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>LPC_GPDMACH2_BASE</b>&#160;&#160;&#160;(LPC_AHB_BASE  + 0x04140)</td></tr>
<tr class="separator:ga1c607916ebf4fa23ddefd37675366b5d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga85913a69e6267017d35d98b24b9c5aee"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>LPC_GPDMACH3_BASE</b>&#160;&#160;&#160;(LPC_AHB_BASE  + 0x04160)</td></tr>
<tr class="separator:ga85913a69e6267017d35d98b24b9c5aee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7daad69ecd947ed94b48e29f2bdbfdaf"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>LPC_GPDMACH4_BASE</b>&#160;&#160;&#160;(LPC_AHB_BASE  + 0x04180)</td></tr>
<tr class="separator:ga7daad69ecd947ed94b48e29f2bdbfdaf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga20fdee18f2ce4126747d597f98eeb4c9"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>LPC_GPDMACH5_BASE</b>&#160;&#160;&#160;(LPC_AHB_BASE  + 0x041A0)</td></tr>
<tr class="separator:ga20fdee18f2ce4126747d597f98eeb4c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab4f5fa13ccc2c91d5d9ef48916e6b34c"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>LPC_GPDMACH6_BASE</b>&#160;&#160;&#160;(LPC_AHB_BASE  + 0x041C0)</td></tr>
<tr class="separator:gab4f5fa13ccc2c91d5d9ef48916e6b34c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf8515b7ffd05d964f79b0a287f861c9f"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>LPC_GPDMACH7_BASE</b>&#160;&#160;&#160;(LPC_AHB_BASE  + 0x041E0)</td></tr>
<tr class="separator:gaf8515b7ffd05d964f79b0a287f861c9f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa619008881e9f76dc31131313eff1b79"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>LPC_USB_BASE</b>&#160;&#160;&#160;(LPC_AHB_BASE  + 0x0C000)</td></tr>
<tr class="separator:gaa619008881e9f76dc31131313eff1b79"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga09e0e964ea1abf3b991772df2aa52405"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>LPC_GPIO0_BASE</b>&#160;&#160;&#160;(LPC_GPIO_BASE + 0x00000)</td></tr>
<tr class="separator:ga09e0e964ea1abf3b991772df2aa52405"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9fb0536853721a3073bd69d94d0b7ec2"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>LPC_GPIO1_BASE</b>&#160;&#160;&#160;(LPC_GPIO_BASE + 0x00020)</td></tr>
<tr class="separator:ga9fb0536853721a3073bd69d94d0b7ec2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae5524b2d728167194033ec7a1841a36b"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>LPC_GPIO2_BASE</b>&#160;&#160;&#160;(LPC_GPIO_BASE + 0x00040)</td></tr>
<tr class="separator:gae5524b2d728167194033ec7a1841a36b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga56c68c5326b521b3278a35f4d81369a9"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>LPC_GPIO3_BASE</b>&#160;&#160;&#160;(LPC_GPIO_BASE + 0x00060)</td></tr>
<tr class="separator:ga56c68c5326b521b3278a35f4d81369a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa54352e7745932e78b56bcbc1d70fa21"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>LPC_GPIO4_BASE</b>&#160;&#160;&#160;(LPC_GPIO_BASE + 0x00080)</td></tr>
<tr class="separator:gaa54352e7745932e78b56bcbc1d70fa21"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac01c7f61bb84ad209eec22ec5c05446d"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>LPC_SC</b>&#160;&#160;&#160;((<a class="el" href="struct_l_p_c___s_c___type_def.html">LPC_SC_TypeDef</a>        *) LPC_SC_BASE       )</td></tr>
<tr class="separator:gac01c7f61bb84ad209eec22ec5c05446d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga92f3de6ff5cfd5b8c290696fad07b18a"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>LPC_GPIO0</b>&#160;&#160;&#160;((<a class="el" href="struct_l_p_c___g_p_i_o___type_def.html">LPC_GPIO_TypeDef</a>      *) LPC_GPIO0_BASE    )</td></tr>
<tr class="separator:ga92f3de6ff5cfd5b8c290696fad07b18a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga335587dad4e6d0da56c1f3ad1c087d10"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>LPC_GPIO1</b>&#160;&#160;&#160;((<a class="el" href="struct_l_p_c___g_p_i_o___type_def.html">LPC_GPIO_TypeDef</a>      *) LPC_GPIO1_BASE    )</td></tr>
<tr class="separator:ga335587dad4e6d0da56c1f3ad1c087d10"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga27a09e8c08f9e209c6af70b0a3c56b39"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>LPC_GPIO2</b>&#160;&#160;&#160;((<a class="el" href="struct_l_p_c___g_p_i_o___type_def.html">LPC_GPIO_TypeDef</a>      *) LPC_GPIO2_BASE    )</td></tr>
<tr class="separator:ga27a09e8c08f9e209c6af70b0a3c56b39"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6e961eb01d0f1e61dd9b9d5979d2aafc"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>LPC_GPIO3</b>&#160;&#160;&#160;((<a class="el" href="struct_l_p_c___g_p_i_o___type_def.html">LPC_GPIO_TypeDef</a>      *) LPC_GPIO3_BASE    )</td></tr>
<tr class="separator:ga6e961eb01d0f1e61dd9b9d5979d2aafc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga652a560a972d4edec8a67cd85ad4bd60"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>LPC_GPIO4</b>&#160;&#160;&#160;((<a class="el" href="struct_l_p_c___g_p_i_o___type_def.html">LPC_GPIO_TypeDef</a>      *) LPC_GPIO4_BASE    )</td></tr>
<tr class="separator:ga652a560a972d4edec8a67cd85ad4bd60"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7d68cf0829652bd8c1f837c697653c5f"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>LPC_WDT</b>&#160;&#160;&#160;((<a class="el" href="struct_l_p_c___w_d_t___type_def.html">LPC_WDT_TypeDef</a>       *) LPC_WDT_BASE      )</td></tr>
<tr class="separator:ga7d68cf0829652bd8c1f837c697653c5f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6002a8a8684b782ae7345834f6dcbf36"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>LPC_TIM0</b>&#160;&#160;&#160;((<a class="el" href="struct_l_p_c___t_i_m___type_def.html">LPC_TIM_TypeDef</a>       *) LPC_TIM0_BASE     )</td></tr>
<tr class="separator:ga6002a8a8684b782ae7345834f6dcbf36"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga01fc9c608a87fe135cbe8799a3908119"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>LPC_TIM1</b>&#160;&#160;&#160;((<a class="el" href="struct_l_p_c___t_i_m___type_def.html">LPC_TIM_TypeDef</a>       *) LPC_TIM1_BASE     )</td></tr>
<tr class="separator:ga01fc9c608a87fe135cbe8799a3908119"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga459250a0031a3c6c45d033faf8a7a39a"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>LPC_TIM2</b>&#160;&#160;&#160;((<a class="el" href="struct_l_p_c___t_i_m___type_def.html">LPC_TIM_TypeDef</a>       *) LPC_TIM2_BASE     )</td></tr>
<tr class="separator:ga459250a0031a3c6c45d033faf8a7a39a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga12f449e7f05cf8ab3f066cf490335a87"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>LPC_TIM3</b>&#160;&#160;&#160;((<a class="el" href="struct_l_p_c___t_i_m___type_def.html">LPC_TIM_TypeDef</a>       *) LPC_TIM3_BASE     )</td></tr>
<tr class="separator:ga12f449e7f05cf8ab3f066cf490335a87"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafdf2cd2149b37f8021a1c19191f8ec50"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>LPC_RIT</b>&#160;&#160;&#160;((<a class="el" href="struct_l_p_c___r_i_t___type_def.html">LPC_RIT_TypeDef</a>       *) LPC_RIT_BASE      )</td></tr>
<tr class="separator:gafdf2cd2149b37f8021a1c19191f8ec50"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6ba29f0f9b8af2f72e303533185bcc82"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>LPC_UART0</b>&#160;&#160;&#160;((<a class="el" href="struct_l_p_c___u_a_r_t___type_def.html">LPC_UART_TypeDef</a>      *) LPC_UART0_BASE    )</td></tr>
<tr class="separator:ga6ba29f0f9b8af2f72e303533185bcc82"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga83ea0dab4dcb7411c2e1de20050a4d2d"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>LPC_UART1</b>&#160;&#160;&#160;((<a class="el" href="struct_l_p_c___u_a_r_t1___type_def.html">LPC_UART1_TypeDef</a>     *) LPC_UART1_BASE    )</td></tr>
<tr class="separator:ga83ea0dab4dcb7411c2e1de20050a4d2d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac8badf231948fc9216d416c71a34e924"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>LPC_UART2</b>&#160;&#160;&#160;((<a class="el" href="struct_l_p_c___u_a_r_t___type_def.html">LPC_UART_TypeDef</a>      *) LPC_UART2_BASE    )</td></tr>
<tr class="separator:gac8badf231948fc9216d416c71a34e924"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga61c2bf57d66b50108cdec6878f9e8ee5"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>LPC_UART3</b>&#160;&#160;&#160;((<a class="el" href="struct_l_p_c___u_a_r_t___type_def.html">LPC_UART_TypeDef</a>      *) LPC_UART3_BASE    )</td></tr>
<tr class="separator:ga61c2bf57d66b50108cdec6878f9e8ee5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6e400c5c011db85f452eb2fb4a1ee7c2"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>LPC_PWM1</b>&#160;&#160;&#160;((<a class="el" href="struct_l_p_c___p_w_m___type_def.html">LPC_PWM_TypeDef</a>       *) LPC_PWM1_BASE     )</td></tr>
<tr class="separator:ga6e400c5c011db85f452eb2fb4a1ee7c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga14b6c56857e970a682a9bb22a0cb6716"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>LPC_I2C0</b>&#160;&#160;&#160;((<a class="el" href="struct_l_p_c___i2_c___type_def.html">LPC_I2C_TypeDef</a>       *) LPC_I2C0_BASE     )</td></tr>
<tr class="separator:ga14b6c56857e970a682a9bb22a0cb6716"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad6d6333e47875813be171cffef258837"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>LPC_I2C1</b>&#160;&#160;&#160;((<a class="el" href="struct_l_p_c___i2_c___type_def.html">LPC_I2C_TypeDef</a>       *) LPC_I2C1_BASE     )</td></tr>
<tr class="separator:gad6d6333e47875813be171cffef258837"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6bcdaa0ab66f4e3d213a488b34055557"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>LPC_I2C2</b>&#160;&#160;&#160;((<a class="el" href="struct_l_p_c___i2_c___type_def.html">LPC_I2C_TypeDef</a>       *) LPC_I2C2_BASE     )</td></tr>
<tr class="separator:ga6bcdaa0ab66f4e3d213a488b34055557"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1d2800cab1a50bdf99efe66d6028b663"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>LPC_I2S</b>&#160;&#160;&#160;((<a class="el" href="struct_l_p_c___i2_s___type_def.html">LPC_I2S_TypeDef</a>       *) LPC_I2S_BASE      )</td></tr>
<tr class="separator:ga1d2800cab1a50bdf99efe66d6028b663"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9b593f008d0061052e90a8865d702ce5"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>LPC_SPI</b>&#160;&#160;&#160;((<a class="el" href="struct_l_p_c___s_p_i___type_def.html">LPC_SPI_TypeDef</a>       *) LPC_SPI_BASE      )</td></tr>
<tr class="separator:ga9b593f008d0061052e90a8865d702ce5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8303d3e5135b2a039f0dc5f93c194f78"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>LPC_RTC</b>&#160;&#160;&#160;((<a class="el" href="struct_l_p_c___r_t_c___type_def.html">LPC_RTC_TypeDef</a>       *) LPC_RTC_BASE      )</td></tr>
<tr class="separator:ga8303d3e5135b2a039f0dc5f93c194f78"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaefe2f52407c1ce58395766dc760525b5"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>LPC_GPIOINT</b>&#160;&#160;&#160;((<a class="el" href="struct_l_p_c___g_p_i_o_i_n_t___type_def.html">LPC_GPIOINT_TypeDef</a>   *) LPC_GPIOINT_BASE  )</td></tr>
<tr class="separator:gaefe2f52407c1ce58395766dc760525b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae30bef900c4cccded0c66548b38591f9"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>LPC_PINCON</b>&#160;&#160;&#160;((<a class="el" href="struct_l_p_c___p_i_n_c_o_n___type_def.html">LPC_PINCON_TypeDef</a>    *) LPC_PINCON_BASE   )</td></tr>
<tr class="separator:gae30bef900c4cccded0c66548b38591f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac213e0325a8e8a972bd2e0dd6ccf353c"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>LPC_SSP0</b>&#160;&#160;&#160;((<a class="el" href="struct_l_p_c___s_s_p___type_def.html">LPC_SSP_TypeDef</a>       *) LPC_SSP0_BASE     )</td></tr>
<tr class="separator:gac213e0325a8e8a972bd2e0dd6ccf353c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga09c4610ada1d9aa18913963cbd1a6e52"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>LPC_SSP1</b>&#160;&#160;&#160;((<a class="el" href="struct_l_p_c___s_s_p___type_def.html">LPC_SSP_TypeDef</a>       *) LPC_SSP1_BASE     )</td></tr>
<tr class="separator:ga09c4610ada1d9aa18913963cbd1a6e52"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab6eaf639d3a1eec83583a9e11ab7336f"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>LPC_ADC</b>&#160;&#160;&#160;((<a class="el" href="struct_l_p_c___a_d_c___type_def.html">LPC_ADC_TypeDef</a>       *) LPC_ADC_BASE      )</td></tr>
<tr class="separator:gab6eaf639d3a1eec83583a9e11ab7336f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5b94918e9ea326d84ab862a5d377903b"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>LPC_DAC</b>&#160;&#160;&#160;((<a class="el" href="struct_l_p_c___d_a_c___type_def.html">LPC_DAC_TypeDef</a>       *) LPC_DAC_BASE      )</td></tr>
<tr class="separator:ga5b94918e9ea326d84ab862a5d377903b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf02b7bcdc41a045910b3f0bae8a8f4b0"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>LPC_CANAF_RAM</b>&#160;&#160;&#160;((<a class="el" href="struct_l_p_c___c_a_n_a_f___r_a_m___type_def.html">LPC_CANAF_RAM_TypeDef</a> *) LPC_CANAF_RAM_BASE)</td></tr>
<tr class="separator:gaf02b7bcdc41a045910b3f0bae8a8f4b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4f738c971938302f38d54e662c9f7774"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>LPC_CANAF</b>&#160;&#160;&#160;((<a class="el" href="struct_l_p_c___c_a_n_a_f___type_def.html">LPC_CANAF_TypeDef</a>     *) LPC_CANAF_BASE    )</td></tr>
<tr class="separator:ga4f738c971938302f38d54e662c9f7774"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadc209557a5736e29149b96018056fc29"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>LPC_CANCR</b>&#160;&#160;&#160;((<a class="el" href="struct_l_p_c___c_a_n_c_r___type_def.html">LPC_CANCR_TypeDef</a>     *) LPC_CANCR_BASE    )</td></tr>
<tr class="separator:gadc209557a5736e29149b96018056fc29"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2f006d6888921f8336dce504eb56f4aa"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>LPC_CAN1</b>&#160;&#160;&#160;((<a class="el" href="struct_l_p_c___c_a_n___type_def.html">LPC_CAN_TypeDef</a>       *) LPC_CAN1_BASE     )</td></tr>
<tr class="separator:ga2f006d6888921f8336dce504eb56f4aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga838776140ad5e0156715278f8bb0652d"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>LPC_CAN2</b>&#160;&#160;&#160;((<a class="el" href="struct_l_p_c___c_a_n___type_def.html">LPC_CAN_TypeDef</a>       *) LPC_CAN2_BASE     )</td></tr>
<tr class="separator:ga838776140ad5e0156715278f8bb0652d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6fe8e415821195a786b3f0dc5e7fc9fa"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>LPC_MCPWM</b>&#160;&#160;&#160;((<a class="el" href="struct_l_p_c___m_c_p_w_m___type_def.html">LPC_MCPWM_TypeDef</a>     *) LPC_MCPWM_BASE    )</td></tr>
<tr class="separator:ga6fe8e415821195a786b3f0dc5e7fc9fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga71347b58898f54f8e9f00a6c652c7d49"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>LPC_QEI</b>&#160;&#160;&#160;((<a class="el" href="struct_l_p_c___q_e_i___type_def.html">LPC_QEI_TypeDef</a>       *) LPC_QEI_BASE      )</td></tr>
<tr class="separator:ga71347b58898f54f8e9f00a6c652c7d49"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga75e74c74e4b52e53d56b9e13be2bc5b5"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>LPC_EMAC</b>&#160;&#160;&#160;((<a class="el" href="struct_l_p_c___e_m_a_c___type_def.html">LPC_EMAC_TypeDef</a>      *) LPC_EMAC_BASE     )</td></tr>
<tr class="separator:ga75e74c74e4b52e53d56b9e13be2bc5b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf9d4b843ddff8d08a27880f90e2dbf18"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>LPC_GPDMA</b>&#160;&#160;&#160;((<a class="el" href="struct_l_p_c___g_p_d_m_a___type_def.html">LPC_GPDMA_TypeDef</a>     *) LPC_GPDMA_BASE    )</td></tr>
<tr class="separator:gaf9d4b843ddff8d08a27880f90e2dbf18"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga026df42ac9515b2f8271e562a4d4f3ba"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMAREQSEL</b>&#160;&#160;&#160;(*(<a class="el" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t *)  ( 0x4000C1C4))</td></tr>
<tr class="separator:ga026df42ac9515b2f8271e562a4d4f3ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1faf7af762ef1c89d7c9cca935fbfdb6"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>LPC_GPDMACH0</b>&#160;&#160;&#160;((<a class="el" href="struct_l_p_c___g_p_d_m_a_c_h___type_def.html">LPC_GPDMACH_TypeDef</a>   *) LPC_GPDMACH0_BASE )</td></tr>
<tr class="separator:ga1faf7af762ef1c89d7c9cca935fbfdb6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga663e789f3e8396669882e7d338116a87"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>LPC_GPDMACH1</b>&#160;&#160;&#160;((<a class="el" href="struct_l_p_c___g_p_d_m_a_c_h___type_def.html">LPC_GPDMACH_TypeDef</a>   *) LPC_GPDMACH1_BASE )</td></tr>
<tr class="separator:ga663e789f3e8396669882e7d338116a87"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga10facbb9af335faa6898e205715fe91a"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>LPC_GPDMACH2</b>&#160;&#160;&#160;((<a class="el" href="struct_l_p_c___g_p_d_m_a_c_h___type_def.html">LPC_GPDMACH_TypeDef</a>   *) LPC_GPDMACH2_BASE )</td></tr>
<tr class="separator:ga10facbb9af335faa6898e205715fe91a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa4f54bce7705a81c84a357cbfc4757ed"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>LPC_GPDMACH3</b>&#160;&#160;&#160;((<a class="el" href="struct_l_p_c___g_p_d_m_a_c_h___type_def.html">LPC_GPDMACH_TypeDef</a>   *) LPC_GPDMACH3_BASE )</td></tr>
<tr class="separator:gaa4f54bce7705a81c84a357cbfc4757ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8571e9cf7175bae6faf7963a271f48d4"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>LPC_GPDMACH4</b>&#160;&#160;&#160;((<a class="el" href="struct_l_p_c___g_p_d_m_a_c_h___type_def.html">LPC_GPDMACH_TypeDef</a>   *) LPC_GPDMACH4_BASE )</td></tr>
<tr class="separator:ga8571e9cf7175bae6faf7963a271f48d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3037ac33f3f1cbfaa0623bd73085bd37"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>LPC_GPDMACH5</b>&#160;&#160;&#160;((<a class="el" href="struct_l_p_c___g_p_d_m_a_c_h___type_def.html">LPC_GPDMACH_TypeDef</a>   *) LPC_GPDMACH5_BASE )</td></tr>
<tr class="separator:ga3037ac33f3f1cbfaa0623bd73085bd37"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafe18efb195eb0e8bf265b97bb4520848"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>LPC_GPDMACH6</b>&#160;&#160;&#160;((<a class="el" href="struct_l_p_c___g_p_d_m_a_c_h___type_def.html">LPC_GPDMACH_TypeDef</a>   *) LPC_GPDMACH6_BASE )</td></tr>
<tr class="separator:gafe18efb195eb0e8bf265b97bb4520848"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga53536fc136007bcb4dd9e9a0257bf4fa"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>LPC_GPDMACH7</b>&#160;&#160;&#160;((<a class="el" href="struct_l_p_c___g_p_d_m_a_c_h___type_def.html">LPC_GPDMACH_TypeDef</a>   *) LPC_GPDMACH7_BASE )</td></tr>
<tr class="separator:ga53536fc136007bcb4dd9e9a0257bf4fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae77538a7f3f4850715c95283e38b423f"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>LPC_USB</b>&#160;&#160;&#160;((<a class="el" href="struct_l_p_c___u_s_b___type_def.html">LPC_USB_TypeDef</a>       *) LPC_USB_BASE      )</td></tr>
<tr class="separator:gae77538a7f3f4850715c95283e38b423f"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="typedef-members"></a>
Typedefs</h2></td></tr>
<tr class="memitem:gac3af4a32370fb28c4ade8bf2add80251"><td class="memItemLeft" align="right" valign="top">
typedef enum <a class="el" href="group___l_p_c17xx___system.html#ga666eb0caeb12ec0e281415592ae89083">IRQn</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___system.html#gac3af4a32370fb28c4ade8bf2add80251">IRQn_Type</a></td></tr>
<tr class="memdesc:gac3af4a32370fb28c4ade8bf2add80251"><td class="mdescLeft">&#160;</td><td class="mdescRight">IRQ interrupt source definition. <br /></td></tr>
<tr class="separator:gac3af4a32370fb28c4ade8bf2add80251"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="enum-members"></a>
Enumerations</h2></td></tr>
<tr class="memitem:ga666eb0caeb12ec0e281415592ae89083"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___system.html#ga666eb0caeb12ec0e281415592ae89083">IRQn</a> { <br />
&#160;&#160;<a class="el" href="group___l_p_c17xx___system.html#gga666eb0caeb12ec0e281415592ae89083ade177d9c70c89e084093024b932a4e30">NonMaskableInt_IRQn</a> = -14, 
<a class="el" href="group___l_p_c17xx___system.html#gga666eb0caeb12ec0e281415592ae89083a33ff1cf7098de65d61b6354fee6cd5aa">MemoryManagement_IRQn</a> = -12, 
<a class="el" href="group___l_p_c17xx___system.html#gga666eb0caeb12ec0e281415592ae89083a8693500eff174f16119e96234fee73af">BusFault_IRQn</a> = -11, 
<a class="el" href="group___l_p_c17xx___system.html#gga666eb0caeb12ec0e281415592ae89083a6895237c9443601ac832efa635dd8bbf">UsageFault_IRQn</a> = -10, 
<br />
&#160;&#160;<a class="el" href="group___l_p_c17xx___system.html#gga666eb0caeb12ec0e281415592ae89083a4ce820b3cc6cf3a796b41aadc0cf1237">SVCall_IRQn</a> = -5, 
<a class="el" href="group___l_p_c17xx___system.html#gga666eb0caeb12ec0e281415592ae89083a8e033fcef7aed98a31c60a7de206722c">DebugMonitor_IRQn</a> = -4, 
<a class="el" href="group___l_p_c17xx___system.html#gga666eb0caeb12ec0e281415592ae89083a03c3cc89984928816d81793fc7bce4a2">PendSV_IRQn</a> = -2, 
<a class="el" href="group___l_p_c17xx___system.html#gga666eb0caeb12ec0e281415592ae89083a6dbff8f8543325f3474cbae2446776e7">SysTick_IRQn</a> = -1, 
<br />
&#160;&#160;<a class="el" href="group___l_p_c17xx___system.html#gga666eb0caeb12ec0e281415592ae89083a78573b84a4133ef5812b33ce10dcba12">WDT_IRQn</a> = 0, 
<a class="el" href="group___l_p_c17xx___system.html#gga666eb0caeb12ec0e281415592ae89083a2336220ce1e39507eb592958064a2b87">TIMER0_IRQn</a> = 1, 
<a class="el" href="group___l_p_c17xx___system.html#gga666eb0caeb12ec0e281415592ae89083a0b751a83bbf254701e0d5a1d863010d9">TIMER1_IRQn</a> = 2, 
<a class="el" href="group___l_p_c17xx___system.html#gga666eb0caeb12ec0e281415592ae89083ad97a34027a8b1017d42d1d6320381e48">TIMER2_IRQn</a> = 3, 
<br />
&#160;&#160;<a class="el" href="group___l_p_c17xx___system.html#gga666eb0caeb12ec0e281415592ae89083a7d15b5c33e51350d11303db7d4bc3381">TIMER3_IRQn</a> = 4, 
<a class="el" href="group___l_p_c17xx___system.html#gga666eb0caeb12ec0e281415592ae89083ae9122b85b58f7c24033a8515615a7b74">UART0_IRQn</a> = 5, 
<a class="el" href="group___l_p_c17xx___system.html#gga666eb0caeb12ec0e281415592ae89083a9650ab92e46bc16f333d4c63ad0459b4">UART1_IRQn</a> = 6, 
<a class="el" href="group___l_p_c17xx___system.html#gga666eb0caeb12ec0e281415592ae89083ab051fac6b15b88454713bb36d96e5dd5">UART2_IRQn</a> = 7, 
<br />
&#160;&#160;<a class="el" href="group___l_p_c17xx___system.html#gga666eb0caeb12ec0e281415592ae89083a11614a227a56dc01859bf803013e6358">UART3_IRQn</a> = 8, 
<a class="el" href="group___l_p_c17xx___system.html#gga666eb0caeb12ec0e281415592ae89083a0cd5b403aa037bacf964fd1a60c3f08f">PWM1_IRQn</a> = 9, 
<a class="el" href="group___l_p_c17xx___system.html#gga666eb0caeb12ec0e281415592ae89083a0f1945c7372a6de732306ea3801c8e2a">I2C0_IRQn</a> = 10, 
<a class="el" href="group___l_p_c17xx___system.html#gga666eb0caeb12ec0e281415592ae89083af651b1769e03e4653b1a4a7c88132398">I2C1_IRQn</a> = 11, 
<br />
&#160;&#160;<a class="el" href="group___l_p_c17xx___system.html#gga666eb0caeb12ec0e281415592ae89083a0e9ff46d0a6311ca3cc43a71702d638d">I2C2_IRQn</a> = 12, 
<a class="el" href="group___l_p_c17xx___system.html#gga666eb0caeb12ec0e281415592ae89083a8f5f99956cf9765f17bcba6865b93ce2">SPI_IRQn</a> = 13, 
<a class="el" href="group___l_p_c17xx___system.html#gga666eb0caeb12ec0e281415592ae89083a6c8d6262fd7ecedc57b2fe9209be9765">SSP0_IRQn</a> = 14, 
<a class="el" href="group___l_p_c17xx___system.html#gga666eb0caeb12ec0e281415592ae89083adcc0cfa46f0d13c2de0f3e826c10a789">SSP1_IRQn</a> = 15, 
<br />
&#160;&#160;<a class="el" href="group___l_p_c17xx___system.html#gga666eb0caeb12ec0e281415592ae89083a7726163ff47c899c26ce68f99eb937a9">PLL0_IRQn</a> = 16, 
<a class="el" href="group___l_p_c17xx___system.html#gga666eb0caeb12ec0e281415592ae89083adcc0f2770f7f57f75fac3d8bcac0e858">RTC_IRQn</a> = 17, 
<a class="el" href="group___l_p_c17xx___system.html#gga666eb0caeb12ec0e281415592ae89083a0a3db3233549f012f8ecb88f0510adcf">EINT0_IRQn</a> = 18, 
<a class="el" href="group___l_p_c17xx___system.html#gga666eb0caeb12ec0e281415592ae89083ad855ae101e21a04054a9844066900d7c">EINT1_IRQn</a> = 19, 
<br />
&#160;&#160;<a class="el" href="group___l_p_c17xx___system.html#gga666eb0caeb12ec0e281415592ae89083a40ab356422a691418668d6bbfd9f17b9">EINT2_IRQn</a> = 20, 
<a class="el" href="group___l_p_c17xx___system.html#gga666eb0caeb12ec0e281415592ae89083a14098dd2e0d0331c1e5f1f80dde14371">EINT3_IRQn</a> = 21, 
<a class="el" href="group___l_p_c17xx___system.html#gga666eb0caeb12ec0e281415592ae89083a4d69175258ae261dd545001e810421b3">ADC_IRQn</a> = 22, 
<a class="el" href="group___l_p_c17xx___system.html#gga666eb0caeb12ec0e281415592ae89083ac2ee5960aed41ff349aa7a86c37e9ab2">BOD_IRQn</a> = 23, 
<br />
&#160;&#160;<a class="el" href="group___l_p_c17xx___system.html#gga666eb0caeb12ec0e281415592ae89083a5078f46ddc47f29eae4aa40bd57d1692">USB_IRQn</a> = 24, 
<a class="el" href="group___l_p_c17xx___system.html#gga666eb0caeb12ec0e281415592ae89083a20d0bdfa1654b723493895e3ea617cdb">CAN_IRQn</a> = 25, 
<a class="el" href="group___l_p_c17xx___system.html#gga666eb0caeb12ec0e281415592ae89083a4968eb85558b7cd25e0f0fa1b839f881">DMA_IRQn</a> = 26, 
<a class="el" href="group___l_p_c17xx___system.html#gga666eb0caeb12ec0e281415592ae89083a133fe4eabad3ed7b1959daddaace94b3">I2S_IRQn</a> = 27, 
<br />
&#160;&#160;<a class="el" href="group___l_p_c17xx___system.html#gga666eb0caeb12ec0e281415592ae89083af3a2a999d58e47ed39ed1bd9c877aee6">ENET_IRQn</a> = 28, 
<a class="el" href="group___l_p_c17xx___system.html#gga666eb0caeb12ec0e281415592ae89083a075f80f900f31c166defe2a4aef99e77">RIT_IRQn</a> = 29, 
<a class="el" href="group___l_p_c17xx___system.html#gga666eb0caeb12ec0e281415592ae89083a66a11398b7cc13d7c525945b0a86a2f0">MCPWM_IRQn</a> = 30, 
<a class="el" href="group___l_p_c17xx___system.html#gga666eb0caeb12ec0e281415592ae89083a82471ba65527ad3f3da8af38acb953bf">QEI_IRQn</a> = 31, 
<br />
&#160;&#160;<a class="el" href="group___l_p_c17xx___system.html#gga666eb0caeb12ec0e281415592ae89083a0f0e46a33c20be148ef16fe7ed4dcd4b">PLL1_IRQn</a> = 32, 
<a class="el" href="group___l_p_c17xx___system.html#gga666eb0caeb12ec0e281415592ae89083aa3c495fabd97a50818dc748f738c71e7">USBActivity_IRQn</a> = 33, 
<a class="el" href="group___l_p_c17xx___system.html#gga666eb0caeb12ec0e281415592ae89083a25ef61f3d4a0d5f2bcf0525702b872b7">CANActivity_IRQn</a> = 34
<br />
 }</td></tr>
<tr class="memdesc:ga666eb0caeb12ec0e281415592ae89083"><td class="mdescLeft">&#160;</td><td class="mdescRight">IRQ interrupt source definition.  <a href="group___l_p_c17xx___system.html#ga666eb0caeb12ec0e281415592ae89083">More...</a><br /></td></tr>
<tr class="separator:ga666eb0caeb12ec0e281415592ae89083"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>CMSIS Cortex-M3 Core Peripheral Access Layer Header File for NXP LPC17xx Device Series. </p>
<dl class="section version"><dt>Version</dt><dd>: V1.08 </dd></dl>
<dl class="section date"><dt>Date</dt><dd>: 21. December 2009</dd></dl>
<dl class="section note"><dt>Note</dt><dd>Copyright (C) 2009 ARM Limited. All rights reserved.</dd></dl>
<dl class="section user"><dt></dt><dd>ARM Limited (ARM) is supplying this software for use with Cortex-M processor based microcontrollers. This file can be freely distributed within development tools that are supporting such ARM based processors.</dd></dl>
<dl class="section user"><dt></dt><dd>THIS SOFTWARE IS PROVIDED "AS IS". NO WARRANTIES, WHETHER EXPRESS, IMPLIED OR STATUTORY, INCLUDING, BUT NOT LIMITED TO, IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE APPLY TO THIS SOFTWARE. ARM SHALL NOT, IN ANY CIRCUMSTANCES, BE LIABLE FOR SPECIAL, INCIDENTAL, OR CONSEQUENTIAL DAMAGES, FOR ANY REASON WHATSOEVER. <pre class="fragment"></pre> </dd></dl>

<p class="definition">Definition in file <a class="el" href="_l_p_c17xx_8h_source.html">LPC17xx.h</a>.</p>
</div></div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_2cfa845288836d0010190eddcc80c178.html">RTE</a></li><li class="navelem"><a class="el" href="dir_482cc91dc9493d727989d0e22764ae5f.html">Device</a></li><li class="navelem"><a class="el" href="dir_f8366fe03b328c0ede86656204a1a819.html">LPC1768</a></li><li class="navelem"><a class="el" href="_l_p_c17xx_8h.html">LPC17xx.h</a></li>
    <li class="footer">Generated by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.15 </li>
  </ul>
</div>
</body>
</html>
