// Seed: 1011208775
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  input wire id_7;
  input wire id_6;
  output wire id_5;
  input wire id_4;
  output wire id_3;
  output wire id_2;
  output wire id_1;
  logic id_8;
  ;
endmodule
module module_1 #(
    parameter id_13 = 32'd84,
    parameter id_2  = 32'd3,
    parameter id_4  = 32'd51
) (
    input  wire  id_0,
    output logic id_1,
    input  uwire _id_2,
    output wor   id_3,
    input  tri   _id_4,
    output tri   id_5,
    output wand  id_6
    , id_17,
    input  wire  id_7,
    input  tri1  id_8,
    output tri0  id_9,
    input  wire  id_10,
    input  tri   id_11,
    input  tri0  id_12,
    output wor   _id_13,
    output tri   id_14,
    output uwire id_15
);
  initial begin : LABEL_0
    id_1 <= {-1 !=? id_9++, id_7, 1, id_4 !=? -1};
  end
  logic id_18;
  assign id_18[id_4 : id_2] = 1;
  logic id_19;
  final $clog2(53);
  ;
  wire [id_2 : (  1 'b0 )] id_20;
  module_0 modCall_1 (
      id_20,
      id_19,
      id_20,
      id_19,
      id_17,
      id_19,
      id_17
  );
  logic [id_13  +  -1 'd0 -  1 : -1 'b0] id_21;
endmodule
