{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1740598722558 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1740598722558 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Feb 26 14:38:42 2025 " "Processing started: Wed Feb 26 14:38:42 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1740598722558 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1740598722558 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off singleCycleProc -c singleCycleProc " "Command: quartus_map --read_settings_files=on --write_settings_files=off singleCycleProc -c singleCycleProc" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1740598722558 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1740598723113 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "onebitadder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file onebitadder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 oneBitAdder-rtl " "Found design unit 1: oneBitAdder-rtl" {  } { { "onebitadder.vhd" "" { Text "C:/Users/sherm/OneDrive/Documents/GitHub/CEG3156-W25/Labs/Lab 2/onebitadder.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1740598724418 ""} { "Info" "ISGN_ENTITY_NAME" "1 oneBitAdder " "Found entity 1: oneBitAdder" {  } { { "onebitadder.vhd" "" { Text "C:/Users/sherm/OneDrive/Documents/GitHub/CEG3156-W25/Labs/Lab 2/onebitadder.vhd" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1740598724418 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1740598724418 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\")\";  expecting an identifier, or \"constant\", or \"file\", or \"signal\", or \"variable\" singleCycleProc.vhd(12) " "VHDL syntax error at singleCycleProc.vhd(12) near text \")\";  expecting an identifier, or \"constant\", or \"file\", or \"signal\", or \"variable\"" {  } { { "singleCycleProc.vhd" "" { Text "C:/Users/sherm/OneDrive/Documents/GitHub/CEG3156-W25/Labs/Lab 2/singleCycleProc.vhd" 12 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1740598724433 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "singlecycleproc.vhd 0 0 " "Found 0 design units, including 0 entities, in source file singlecycleproc.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1740598724433 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "signextend16to32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file signextend16to32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 signExtend16to32-rtl " "Found design unit 1: signExtend16to32-rtl" {  } { { "signExtend16to32.vhd" "" { Text "C:/Users/sherm/OneDrive/Documents/GitHub/CEG3156-W25/Labs/Lab 2/signExtend16to32.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1740598724433 ""} { "Info" "ISGN_ENTITY_NAME" "1 signExtend16to32 " "Found entity 1: signExtend16to32" {  } { { "signExtend16to32.vhd" "" { Text "C:/Users/sherm/OneDrive/Documents/GitHub/CEG3156-W25/Labs/Lab 2/signExtend16to32.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1740598724433 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1740598724433 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2to1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux2to1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2to1-rtl " "Found design unit 1: mux2to1-rtl" {  } { { "mux2to1.vhd" "" { Text "C:/Users/sherm/OneDrive/Documents/GitHub/CEG3156-W25/Labs/Lab 2/mux2to1.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1740598724433 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux2to1 " "Found entity 1: mux2to1" {  } { { "mux2to1.vhd" "" { Text "C:/Users/sherm/OneDrive/Documents/GitHub/CEG3156-W25/Labs/Lab 2/mux2to1.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1740598724433 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1740598724433 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux8_2to1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux8_2to1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux8_2to1-rtl " "Found design unit 1: mux8_2to1-rtl" {  } { { "mux8_2to1.vhd" "" { Text "C:/Users/sherm/OneDrive/Documents/GitHub/CEG3156-W25/Labs/Lab 2/mux8_2to1.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1740598724445 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux8_2to1 " "Found entity 1: mux8_2to1" {  } { { "mux8_2to1.vhd" "" { Text "C:/Users/sherm/OneDrive/Documents/GitHub/CEG3156-W25/Labs/Lab 2/mux8_2to1.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1740598724445 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1740598724445 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux32_2to1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux32_2to1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux32_2to1-rtl " "Found design unit 1: mux32_2to1-rtl" {  } { { "mux32_2to1.vhd" "" { Text "C:/Users/sherm/OneDrive/Documents/GitHub/CEG3156-W25/Labs/Lab 2/mux32_2to1.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1740598724445 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux32_2to1 " "Found entity 1: mux32_2to1" {  } { { "mux32_2to1.vhd" "" { Text "C:/Users/sherm/OneDrive/Documents/GitHub/CEG3156-W25/Labs/Lab 2/mux32_2to1.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1740598724445 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1740598724445 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/sherm/onedrive/documents/github/ceg3156-w25/labs/lab 1/adder32bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/sherm/onedrive/documents/github/ceg3156-w25/labs/lab 1/adder32bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 adder32bit-rtl " "Found design unit 1: adder32bit-rtl" {  } { { "../Lab 1/adder32bit.vhd" "" { Text "C:/Users/sherm/OneDrive/Documents/GitHub/CEG3156-W25/Labs/Lab 1/adder32bit.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1740598724457 ""} { "Info" "ISGN_ENTITY_NAME" "1 adder32bit " "Found entity 1: adder32bit" {  } { { "../Lab 1/adder32bit.vhd" "" { Text "C:/Users/sherm/OneDrive/Documents/GitHub/CEG3156-W25/Labs/Lab 1/adder32bit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1740598724457 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1740598724457 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/sherm/onedrive/documents/github/ceg3156-w25/labs/lab 1/lsh2bitreg_32.vhd 1 1 " "Found 1 design units, including 1 entities, in source file /users/sherm/onedrive/documents/github/ceg3156-w25/labs/lab 1/lsh2bitreg_32.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 lsh2bitReg_32 " "Found entity 1: lsh2bitReg_32" {  } { { "../Lab 1/lsh2bitReg_32.vhd" "" { Text "C:/Users/sherm/OneDrive/Documents/GitHub/CEG3156-W25/Labs/Lab 1/lsh2bitReg_32.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1740598724467 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1740598724467 ""}
{ "Error" "EVRFX_VHDL_UNEXPECTED_EOF_ERR" ";  expecting \"begin\", or a declaration statement ALU.vhd(14) " "VHDL Syntax error at ALU.vhd(14): experienced unexpected end-of-file ;  expecting \"begin\", or a declaration statement" {  } { { "../Lab 1/ALU.vhd" "" { Text "C:/Users/sherm/OneDrive/Documents/GitHub/CEG3156-W25/Labs/Lab 1/ALU.vhd" 14 0 0 } }  } 0 10522 "VHDL Syntax error at %2!s!: experienced unexpected end-of-file %1!s!" 0 0 "Quartus II" 0 -1 1740598724476 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/sherm/onedrive/documents/github/ceg3156-w25/labs/lab 1/alu.vhd 0 0 " "Found 0 design units, including 0 entities, in source file /users/sherm/onedrive/documents/github/ceg3156-w25/labs/lab 1/alu.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1740598724476 ""}
{ "Error" "EVRFX_VHDL_PRIMARY_UNIT_EXISTS" "ALU work ALU.vhd(5) " "VHDL Primary Unit Declaration error at ALU.vhd(5): primary unit \"ALU\" already exists in library \"work\"" {  } { { "ALU.vhd" "" { Text "C:/Users/sherm/OneDrive/Documents/GitHub/CEG3156-W25/Labs/Lab 2/ALU.vhd" 5 0 0 } }  } 0 10430 "VHDL Primary Unit Declaration error at %3!s!: primary unit \"%1!s!\" already exists in library \"%2!s!\"" 0 0 "Quartus II" 0 -1 1740598724476 ""}
{ "Error" "EVRFX_HDL_SEE_DECLARATION" "ALU ALU.vhd(5) " "HDL error at ALU.vhd(5): see declaration for object \"ALU\"" {  } { { "../Lab 1/ALU.vhd" "" { Text "C:/Users/sherm/OneDrive/Documents/GitHub/CEG3156-W25/Labs/Lab 1/ALU.vhd" 5 0 0 } }  } 0 10784 "HDL error at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1740598724476 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"mux8_8to1\";  expecting \"component\" ALU.vhd(23) " "VHDL syntax error at ALU.vhd(23) near text \"mux8_8to1\";  expecting \"component\"" {  } { { "ALU.vhd" "" { Text "C:/Users/sherm/OneDrive/Documents/GitHub/CEG3156-W25/Labs/Lab 2/ALU.vhd" 23 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1740598724476 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\")\"; mismatched closing parenthesis  ALU.vhd(29) " "VHDL syntax error at ALU.vhd(29) near text \")\"; mismatched closing parenthesis " {  } { { "ALU.vhd" "" { Text "C:/Users/sherm/OneDrive/Documents/GitHub/CEG3156-W25/Labs/Lab 2/ALU.vhd" 29 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1740598724476 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"eightBitComparator\";  expecting \"component\" ALU.vhd(30) " "VHDL syntax error at ALU.vhd(30) near text \"eightBitComparator\";  expecting \"component\"" {  } { { "ALU.vhd" "" { Text "C:/Users/sherm/OneDrive/Documents/GitHub/CEG3156-W25/Labs/Lab 2/ALU.vhd" 30 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1740598724476 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhd 0 0 " "Found 0 design units, including 0 entities, in source file alu.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1740598724476 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\")\"; mismatched closing parenthesis  eightBitComparator.vhd(11) " "VHDL syntax error at eightBitComparator.vhd(11) near text \")\"; mismatched closing parenthesis " {  } { { "eightBitComparator.vhd" "" { Text "C:/Users/sherm/OneDrive/Documents/GitHub/CEG3156-W25/Labs/Lab 2/eightBitComparator.vhd" 11 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1740598724476 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\";\";  expecting \"end\", or \"begin\", or a declaration statement eightBitComparator.vhd(11) " "VHDL syntax error at eightBitComparator.vhd(11) near text \";\";  expecting \"end\", or \"begin\", or a declaration statement" {  } { { "eightBitComparator.vhd" "" { Text "C:/Users/sherm/OneDrive/Documents/GitHub/CEG3156-W25/Labs/Lab 2/eightBitComparator.vhd" 11 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1740598724476 ""}
{ "Error" "EVRFX_VHDL_UNIT_INGONRED_ERR" "eightBitComparator eightBitComparator.vhd(7) " "Ignored construct eightBitComparator at eightBitComparator.vhd(7) due to previous errors" {  } { { "eightBitComparator.vhd" "" { Text "C:/Users/sherm/OneDrive/Documents/GitHub/CEG3156-W25/Labs/Lab 2/eightBitComparator.vhd" 7 0 0 } }  } 0 10523 "Ignored construct %1!s! at %2!s! due to previous errors" 0 0 "Quartus II" 0 -1 1740598724476 ""}
{ "Error" "EVRFX_VHDL_ERROR_MISMATCH_ON_LABEL" "comparatorGenerate eightBitComparator.vhd(45) " "VHDL syntax error at eightBitComparator.vhd(45): name used in construct must match previously specified name \"comparatorGenerate\"" {  } { { "eightBitComparator.vhd" "" { Text "C:/Users/sherm/OneDrive/Documents/GitHub/CEG3156-W25/Labs/Lab 2/eightBitComparator.vhd" 45 0 0 } }  } 0 10396 "VHDL syntax error at %2!s!: name used in construct must match previously specified name \"%1!s!\"" 0 0 "Quartus II" 0 -1 1740598724476 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eightbitcomparator.vhd 0 0 " "Found 0 design units, including 0 entities, in source file eightbitcomparator.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1740598724476 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux8to1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux8to1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux8to1-rtl " "Found design unit 1: mux8to1-rtl" {  } { { "mux8to1.vhd" "" { Text "C:/Users/sherm/OneDrive/Documents/GitHub/CEG3156-W25/Labs/Lab 2/mux8to1.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1740598724476 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux8to1 " "Found entity 1: mux8to1" {  } { { "mux8to1.vhd" "" { Text "C:/Users/sherm/OneDrive/Documents/GitHub/CEG3156-W25/Labs/Lab 2/mux8to1.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1740598724476 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1740598724476 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux8_8to1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux8_8to1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux8_8to1-rtl " "Found design unit 1: mux8_8to1-rtl" {  } { { "mux8_8to1.vhd" "" { Text "C:/Users/sherm/OneDrive/Documents/GitHub/CEG3156-W25/Labs/Lab 2/mux8_8to1.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1740598724476 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux8_8to1 " "Found entity 1: mux8_8to1" {  } { { "mux8_8to1.vhd" "" { Text "C:/Users/sherm/OneDrive/Documents/GitHub/CEG3156-W25/Labs/Lab 2/mux8_8to1.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1740598724476 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1740598724476 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 11 s 1  Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 11 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4652 " "Peak virtual memory: 4652 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1740598724641 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Feb 26 14:38:44 2025 " "Processing ended: Wed Feb 26 14:38:44 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1740598724641 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1740598724641 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1740598724641 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1740598724641 ""}
