Fitter report for WaveformGenerator
Fri May 21 20:25:02 2021
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. I/O Assignment Warnings
  6. Incremental Compilation Preservation Summary
  7. Incremental Compilation Partition Settings
  8. Incremental Compilation Placement Preservation
  9. Pin-Out File
 10. Fitter Resource Usage Summary
 11. Fitter Partition Statistics
 12. Input Pins
 13. Output Pins
 14. Dual Purpose and Dedicated Pins
 15. I/O Bank Usage
 16. All Package Pins
 17. Fitter Resource Utilization by Entity
 18. Delay Chain Summary
 19. Pad To Core Delay Chain Fanout
 20. Control Signals
 21. Global & Other Fast Signals
 22. Non-Global High Fan-Out Signals
 23. Fitter RAM Summary
 24. |WaveformGenerator|rom1:inst3|altsyncram:altsyncram_component|altsyncram_f191:auto_generated|ALTSYNCRAM
 25. Other Routing Usage Summary
 26. LAB Logic Elements
 27. LAB-wide Signals
 28. LAB Signals Sourced
 29. LAB Signals Sourced Out
 30. LAB Distinct Inputs
 31. I/O Rules Summary
 32. I/O Rules Details
 33. I/O Rules Matrix
 34. Fitter Device Options
 35. Operating Settings and Conditions
 36. Estimated Delay Added for Hold Timing Summary
 37. Estimated Delay Added for Hold Timing Details
 38. Fitter Messages
 39. Fitter Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------+
; Fitter Summary                                                                       ;
+------------------------------------+-------------------------------------------------+
; Fitter Status                      ; Successful - Fri May 21 20:25:02 2021           ;
; Quartus II 64-Bit Version          ; 13.0.1 Build 232 06/12/2013 SP 1 SJ Web Edition ;
; Revision Name                      ; WaveformGenerator                               ;
; Top-level Entity Name              ; WaveformGenerator                               ;
; Family                             ; Cyclone IV E                                    ;
; Device                             ; EP4CE6E22C6                                     ;
; Timing Models                      ; Final                                           ;
; Total logic elements               ; 261 / 6,272 ( 4 % )                             ;
;     Total combinational functions  ; 261 / 6,272 ( 4 % )                             ;
;     Dedicated logic registers      ; 48 / 6,272 ( < 1 % )                            ;
; Total registers                    ; 48                                              ;
; Total pins                         ; 32 / 92 ( 35 % )                                ;
; Total virtual pins                 ; 0                                               ;
; Total memory bits                  ; 2,048 / 276,480 ( < 1 % )                       ;
; Embedded Multiplier 9-bit elements ; 0 / 30 ( 0 % )                                  ;
; Total PLLs                         ; 0 / 2 ( 0 % )                                   ;
+------------------------------------+-------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                                            ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Option                                                                     ; Setting                               ; Default Value                         ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Device                                                                     ; AUTO                                  ;                                       ;
; Fit Attempts to Skip                                                       ; 0                                     ; 0.0                                   ;
; Use smart compilation                                                      ; Off                                   ; Off                                   ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                                    ; On                                    ;
; Enable compact report table                                                ; Off                                   ; Off                                   ;
; Auto Merge PLLs                                                            ; On                                    ; On                                    ;
; Router Timing Optimization Level                                           ; Normal                                ; Normal                                ;
; Perform Clocking Topology Analysis During Routing                          ; Off                                   ; Off                                   ;
; Placement Effort Multiplier                                                ; 1.0                                   ; 1.0                                   ;
; Router Effort Multiplier                                                   ; 1.0                                   ; 1.0                                   ;
; Optimize Hold Timing                                                       ; All Paths                             ; All Paths                             ;
; Optimize Multi-Corner Timing                                               ; On                                    ; On                                    ;
; PowerPlay Power Optimization                                               ; Normal compilation                    ; Normal compilation                    ;
; SSN Optimization                                                           ; Off                                   ; Off                                   ;
; Optimize Timing                                                            ; Normal compilation                    ; Normal compilation                    ;
; Optimize Timing for ECOs                                                   ; Off                                   ; Off                                   ;
; Regenerate full fit report during ECO compiles                             ; Off                                   ; Off                                   ;
; Optimize IOC Register Placement for Timing                                 ; Normal                                ; Normal                                ;
; Limit to One Fitting Attempt                                               ; Off                                   ; Off                                   ;
; Final Placement Optimizations                                              ; Automatically                         ; Automatically                         ;
; Fitter Aggressive Routability Optimizations                                ; Automatically                         ; Automatically                         ;
; Fitter Initial Placement Seed                                              ; 1                                     ; 1                                     ;
; PCI I/O                                                                    ; Off                                   ; Off                                   ;
; Weak Pull-Up Resistor                                                      ; Off                                   ; Off                                   ;
; Enable Bus-Hold Circuitry                                                  ; Off                                   ; Off                                   ;
; Auto Packed Registers                                                      ; Auto                                  ; Auto                                  ;
; Auto Delay Chains                                                          ; On                                    ; On                                    ;
; Auto Delay Chains for High Fanout Input Pins                               ; Off                                   ; Off                                   ;
; Allow Single-ended Buffer for Differential-XSTL Input                      ; Off                                   ; Off                                   ;
; Treat Bidirectional Pin as Output Pin                                      ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Fitting             ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Performance         ; Off                                   ; Off                                   ;
; Perform Register Duplication for Performance                               ; Off                                   ; Off                                   ;
; Perform Logic to Memory Mapping for Fitting                                ; Off                                   ; Off                                   ;
; Perform Register Retiming for Performance                                  ; Off                                   ; Off                                   ;
; Perform Asynchronous Signal Pipelining                                     ; Off                                   ; Off                                   ;
; Fitter Effort                                                              ; Auto Fit                              ; Auto Fit                              ;
; Physical Synthesis Effort Level                                            ; Normal                                ; Normal                                ;
; Logic Cell Insertion - Logic Duplication                                   ; Auto                                  ; Auto                                  ;
; Auto Register Duplication                                                  ; Auto                                  ; Auto                                  ;
; Auto Global Clock                                                          ; On                                    ; On                                    ;
; Auto Global Register Control Signals                                       ; On                                    ; On                                    ;
; Reserve all unused pins                                                    ; As input tri-stated with weak pull-up ; As input tri-stated with weak pull-up ;
; Synchronizer Identification                                                ; Off                                   ; Off                                   ;
; Enable Beneficial Skew Optimization                                        ; On                                    ; On                                    ;
; Optimize Design for Metastability                                          ; On                                    ; On                                    ;
; Force Fitter to Avoid Periphery Placement Warnings                         ; Off                                   ; Off                                   ;
; Enable input tri-state on active configuration pins in user mode           ; Off                                   ; Off                                   ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 8      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+----------------------------------------------+
; I/O Assignment Warnings                      ;
+--------------+-------------------------------+
; Pin Name     ; Reason                        ;
+--------------+-------------------------------+
; signal[7]    ; Incomplete set of assignments ;
; signal[6]    ; Incomplete set of assignments ;
; signal[5]    ; Incomplete set of assignments ;
; signal[4]    ; Incomplete set of assignments ;
; signal[3]    ; Incomplete set of assignments ;
; signal[2]    ; Incomplete set of assignments ;
; signal[1]    ; Incomplete set of assignments ;
; signal[0]    ; Incomplete set of assignments ;
; SW[12]       ; Incomplete set of assignments ;
; SW[11]       ; Incomplete set of assignments ;
; SW[7]        ; Incomplete set of assignments ;
; SW[6]        ; Incomplete set of assignments ;
; SW[5]        ; Incomplete set of assignments ;
; SW[4]        ; Incomplete set of assignments ;
; SW[3]        ; Incomplete set of assignments ;
; SW[2]        ; Incomplete set of assignments ;
; SW[1]        ; Incomplete set of assignments ;
; SW[0]        ; Incomplete set of assignments ;
; SW[9]        ; Incomplete set of assignments ;
; SW[10]       ; Incomplete set of assignments ;
; SW[8]        ; Incomplete set of assignments ;
; clk          ; Incomplete set of assignments ;
; rst          ; Incomplete set of assignments ;
; inc_value[0] ; Incomplete set of assignments ;
; inc_value[1] ; Incomplete set of assignments ;
; inc_value[2] ; Incomplete set of assignments ;
; inc_value[3] ; Incomplete set of assignments ;
; inc_value[4] ; Incomplete set of assignments ;
; inc_value[5] ; Incomplete set of assignments ;
; inc_value[6] ; Incomplete set of assignments ;
; inc_value[7] ; Incomplete set of assignments ;
; update_value ; Incomplete set of assignments ;
+--------------+-------------------------------+


+----------------------------------------------+
; Incremental Compilation Preservation Summary ;
+---------------------+------------------------+
; Type                ; Value                  ;
+---------------------+------------------------+
; Placement (by node) ;                        ;
;     -- Requested    ; 0 / 394 ( 0.00 % )     ;
;     -- Achieved     ; 0 / 394 ( 0.00 % )     ;
;                     ;                        ;
; Routing (by net)    ;                        ;
;     -- Requested    ; 0 / 0 ( 0.00 % )       ;
;     -- Achieved     ; 0 / 0 ( 0.00 % )       ;
+---------------------+------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                                                             ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Partition Name                 ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents                       ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Top                            ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;                                ;
; hard_block:auto_generated_inst ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; hard_block:auto_generated_inst ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                                             ;
+--------------------------------+---------+-------------------+-------------------------+-------------------+
; Partition Name                 ; # Nodes ; # Preserved Nodes ; Preservation Level Used ; Netlist Type Used ;
+--------------------------------+---------+-------------------+-------------------------+-------------------+
; Top                            ; 384     ; 0                 ; N/A                     ; Source File       ;
; hard_block:auto_generated_inst ; 10      ; 0                 ; N/A                     ; Source File       ;
+--------------------------------+---------+-------------------+-------------------------+-------------------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in C:/Users/SAADATI-PC/Documents/altera/Lab3_1/output_files/WaveformGenerator.pin.


+-------------------------------------------------------------------------+
; Fitter Resource Usage Summary                                           ;
+---------------------------------------------+---------------------------+
; Resource                                    ; Usage                     ;
+---------------------------------------------+---------------------------+
; Total logic elements                        ; 261 / 6,272 ( 4 % )       ;
;     -- Combinational with no register       ; 213                       ;
;     -- Register only                        ; 0                         ;
;     -- Combinational with a register        ; 48                        ;
;                                             ;                           ;
; Logic element usage by number of LUT inputs ;                           ;
;     -- 4 input functions                    ; 68                        ;
;     -- 3 input functions                    ; 118                       ;
;     -- <=2 input functions                  ; 75                        ;
;     -- Register only                        ; 0                         ;
;                                             ;                           ;
; Logic elements by mode                      ;                           ;
;     -- normal mode                          ; 143                       ;
;     -- arithmetic mode                      ; 118                       ;
;                                             ;                           ;
; Total registers*                            ; 48 / 6,684 ( < 1 % )      ;
;     -- Dedicated logic registers            ; 48 / 6,272 ( < 1 % )      ;
;     -- I/O registers                        ; 0 / 412 ( 0 % )           ;
;                                             ;                           ;
; Total LABs:  partially or completely used   ; 19 / 392 ( 5 % )          ;
; Virtual pins                                ; 0                         ;
; I/O pins                                    ; 32 / 92 ( 35 % )          ;
;     -- Clock pins                           ; 2 / 3 ( 67 % )            ;
;     -- Dedicated input pins                 ; 0 / 9 ( 0 % )             ;
;                                             ;                           ;
; Global signals                              ; 2                         ;
; M9Ks                                        ; 1 / 30 ( 3 % )            ;
; Total block memory bits                     ; 2,048 / 276,480 ( < 1 % ) ;
; Total block memory implementation bits      ; 9,216 / 276,480 ( 3 % )   ;
; Embedded Multiplier 9-bit elements          ; 0 / 30 ( 0 % )            ;
; PLLs                                        ; 0 / 2 ( 0 % )             ;
; Global clocks                               ; 2 / 10 ( 20 % )           ;
; JTAGs                                       ; 0 / 1 ( 0 % )             ;
; CRC blocks                                  ; 0 / 1 ( 0 % )             ;
; ASMI blocks                                 ; 0 / 1 ( 0 % )             ;
; Impedance control blocks                    ; 0 / 4 ( 0 % )             ;
; Average interconnect usage (total/H/V)      ; 0% / 0% / 0%              ;
; Peak interconnect usage (total/H/V)         ; 1% / 1% / 1%              ;
; Maximum fan-out                             ; 56                        ;
; Highest non-global fan-out                  ; 40                        ;
; Total fan-out                               ; 954                       ;
; Average fan-out                             ; 2.47                      ;
+---------------------------------------------+---------------------------+
*  Register count does not include registers inside RAM blocks or DSP blocks.



+----------------------------------------------------------------------------------------------------+
; Fitter Partition Statistics                                                                        ;
+---------------------------------------------+---------------------+--------------------------------+
; Statistic                                   ; Top                 ; hard_block:auto_generated_inst ;
+---------------------------------------------+---------------------+--------------------------------+
; Difficulty Clustering Region                ; Low                 ; Low                            ;
;                                             ;                     ;                                ;
; Total logic elements                        ; 261 / 6272 ( 4 % )  ; 0 / 6272 ( 0 % )               ;
;     -- Combinational with no register       ; 213                 ; 0                              ;
;     -- Register only                        ; 0                   ; 0                              ;
;     -- Combinational with a register        ; 48                  ; 0                              ;
;                                             ;                     ;                                ;
; Logic element usage by number of LUT inputs ;                     ;                                ;
;     -- 4 input functions                    ; 68                  ; 0                              ;
;     -- 3 input functions                    ; 118                 ; 0                              ;
;     -- <=2 input functions                  ; 75                  ; 0                              ;
;     -- Register only                        ; 0                   ; 0                              ;
;                                             ;                     ;                                ;
; Logic elements by mode                      ;                     ;                                ;
;     -- normal mode                          ; 143                 ; 0                              ;
;     -- arithmetic mode                      ; 118                 ; 0                              ;
;                                             ;                     ;                                ;
; Total registers                             ; 48                  ; 0                              ;
;     -- Dedicated logic registers            ; 48 / 6272 ( < 1 % ) ; 0 / 6272 ( 0 % )               ;
;                                             ;                     ;                                ;
; Total LABs:  partially or completely used   ; 19 / 392 ( 5 % )    ; 0 / 392 ( 0 % )                ;
;                                             ;                     ;                                ;
; Virtual pins                                ; 0                   ; 0                              ;
; I/O pins                                    ; 32                  ; 0                              ;
; Embedded Multiplier 9-bit elements          ; 0 / 30 ( 0 % )      ; 0 / 30 ( 0 % )                 ;
; Total memory bits                           ; 2048                ; 0                              ;
; Total RAM block bits                        ; 9216                ; 0                              ;
; M9K                                         ; 1 / 30 ( 3 % )      ; 0 / 30 ( 0 % )                 ;
; Clock control block                         ; 2 / 12 ( 16 % )     ; 0 / 12 ( 0 % )                 ;
;                                             ;                     ;                                ;
; Connections                                 ;                     ;                                ;
;     -- Input Connections                    ; 0                   ; 0                              ;
;     -- Registered Input Connections         ; 0                   ; 0                              ;
;     -- Output Connections                   ; 0                   ; 0                              ;
;     -- Registered Output Connections        ; 0                   ; 0                              ;
;                                             ;                     ;                                ;
; Internal Connections                        ;                     ;                                ;
;     -- Total Connections                    ; 949                 ; 5                              ;
;     -- Registered Connections               ; 212                 ; 0                              ;
;                                             ;                     ;                                ;
; External Connections                        ;                     ;                                ;
;     -- Top                                  ; 0                   ; 0                              ;
;     -- hard_block:auto_generated_inst       ; 0                   ; 0                              ;
;                                             ;                     ;                                ;
; Partition Interface                         ;                     ;                                ;
;     -- Input Ports                          ; 24                  ; 0                              ;
;     -- Output Ports                         ; 8                   ; 0                              ;
;     -- Bidir Ports                          ; 0                   ; 0                              ;
;                                             ;                     ;                                ;
; Registered Ports                            ;                     ;                                ;
;     -- Registered Input Ports               ; 0                   ; 0                              ;
;     -- Registered Output Ports              ; 0                   ; 0                              ;
;                                             ;                     ;                                ;
; Port Connectivity                           ;                     ;                                ;
;     -- Input Ports driven by GND            ; 0                   ; 0                              ;
;     -- Output Ports driven by GND           ; 0                   ; 0                              ;
;     -- Input Ports driven by VCC            ; 0                   ; 0                              ;
;     -- Output Ports driven by VCC           ; 0                   ; 0                              ;
;     -- Input Ports with no Source           ; 0                   ; 0                              ;
;     -- Output Ports with no Source          ; 0                   ; 0                              ;
;     -- Input Ports with no Fanout           ; 0                   ; 0                              ;
;     -- Output Ports with no Fanout          ; 0                   ; 0                              ;
+---------------------------------------------+---------------------+--------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                                        ;
+--------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+
; Name         ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Power Up High ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard ; Termination Control Block ; Location assigned by ;
+--------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+
; SW[0]        ; 119   ; 7        ; 23           ; 24           ; 0            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; SW[10]       ; 53    ; 3        ; 16           ; 0            ; 0            ; 11                    ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; SW[11]       ; 99    ; 6        ; 34           ; 17           ; 14           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; SW[12]       ; 38    ; 3        ; 1            ; 0            ; 21           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; SW[1]        ; 98    ; 6        ; 34           ; 17           ; 21           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; SW[2]        ; 143   ; 8        ; 1            ; 24           ; 0            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; SW[3]        ; 111   ; 7        ; 30           ; 24           ; 21           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; SW[4]        ; 71    ; 4        ; 32           ; 0            ; 14           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; SW[5]        ; 34    ; 2        ; 0            ; 5            ; 14           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; SW[6]        ; 142   ; 8        ; 3            ; 24           ; 21           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; SW[7]        ; 113   ; 7        ; 28           ; 24           ; 7            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; SW[8]        ; 135   ; 8        ; 11           ; 24           ; 14           ; 12                    ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; SW[9]        ; 50    ; 3        ; 13           ; 0            ; 0            ; 16                    ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; clk          ; 23    ; 1        ; 0            ; 11           ; 7            ; 49                    ; 0                  ; yes    ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; inc_value[0] ; 128   ; 8        ; 16           ; 24           ; 14           ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; inc_value[1] ; 124   ; 7        ; 18           ; 24           ; 14           ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; inc_value[2] ; 58    ; 4        ; 21           ; 0            ; 7            ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; inc_value[3] ; 52    ; 3        ; 16           ; 0            ; 7            ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; inc_value[4] ; 60    ; 4        ; 23           ; 0            ; 7            ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; inc_value[5] ; 126   ; 7        ; 16           ; 24           ; 0            ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; inc_value[6] ; 54    ; 4        ; 18           ; 0            ; 21           ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; inc_value[7] ; 30    ; 2        ; 0            ; 8            ; 14           ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; rst          ; 24    ; 2        ; 0            ; 11           ; 14           ; 64                    ; 0                  ; yes    ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; update_value ; 127   ; 7        ; 16           ; 24           ; 7            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
+--------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+-----------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; Name      ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Output Register ; Output Enable Register ; Power Up High ; Slew Rate ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Termination                       ; Termination Control Block ; Output Buffer Pre-emphasis ; Voltage Output Differential ; Location assigned by ; Output Enable Source ; Output Enable Group ;
+-----------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; signal[0] ; 33    ; 2        ; 0            ; 6            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; signal[1] ; 31    ; 2        ; 0            ; 7            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; signal[2] ; 51    ; 3        ; 16           ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; signal[3] ; 55    ; 4        ; 18           ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; signal[4] ; 49    ; 3        ; 13           ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; signal[5] ; 32    ; 2        ; 0            ; 6            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; signal[6] ; 28    ; 2        ; 0            ; 9            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; signal[7] ; 132   ; 8        ; 13           ; 24           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
+-----------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Dual Purpose and Dedicated Pins                                                                                         ;
+----------+-----------------------------+--------------------------+-------------------------+---------------------------+
; Location ; Pin Name                    ; Reserved As              ; User Signal Name        ; Pin Type                  ;
+----------+-----------------------------+--------------------------+-------------------------+---------------------------+
; 6        ; DIFFIO_L1n, DATA1, ASDO     ; As input tri-stated      ; ~ALTERA_ASDO_DATA1~     ; Dual Purpose Pin          ;
; 8        ; DIFFIO_L2p, FLASH_nCE, nCSO ; As input tri-stated      ; ~ALTERA_FLASH_nCE_nCSO~ ; Dual Purpose Pin          ;
; 9        ; nSTATUS                     ; -                        ; -                       ; Dedicated Programming Pin ;
; 12       ; DCLK                        ; As output driving ground ; ~ALTERA_DCLK~           ; Dual Purpose Pin          ;
; 13       ; DATA0                       ; As input tri-stated      ; ~ALTERA_DATA0~          ; Dual Purpose Pin          ;
; 14       ; nCONFIG                     ; -                        ; -                       ; Dedicated Programming Pin ;
; 21       ; nCE                         ; -                        ; -                       ; Dedicated Programming Pin ;
; 92       ; CONF_DONE                   ; -                        ; -                       ; Dedicated Programming Pin ;
; 94       ; MSEL0                       ; -                        ; -                       ; Dedicated Programming Pin ;
; 96       ; MSEL1                       ; -                        ; -                       ; Dedicated Programming Pin ;
; 97       ; MSEL2                       ; -                        ; -                       ; Dedicated Programming Pin ;
; 97       ; MSEL3                       ; -                        ; -                       ; Dedicated Programming Pin ;
; 98       ; DIFFIO_R4n, INIT_DONE       ; Use as regular IO        ; SW[1]                   ; Dual Purpose Pin          ;
; 99       ; DIFFIO_R4p, CRC_ERROR       ; Use as regular IO        ; SW[11]                  ; Dual Purpose Pin          ;
; 101      ; DIFFIO_R3n, nCEO            ; Use as programming pin   ; ~ALTERA_nCEO~           ; Dual Purpose Pin          ;
; 132      ; DIFFIO_T10n, DATA2          ; Use as regular IO        ; signal[7]               ; Dual Purpose Pin          ;
+----------+-----------------------------+--------------------------+-------------------------+---------------------------+


+-----------------------------------------------------------+
; I/O Bank Usage                                            ;
+----------+-----------------+---------------+--------------+
; I/O Bank ; Usage           ; VCCIO Voltage ; VREF Voltage ;
+----------+-----------------+---------------+--------------+
; 1        ; 5 / 11 ( 45 % ) ; 2.5V          ; --           ;
; 2        ; 7 / 8 ( 88 % )  ; 2.5V          ; --           ;
; 3        ; 6 / 11 ( 55 % ) ; 2.5V          ; --           ;
; 4        ; 5 / 14 ( 36 % ) ; 2.5V          ; --           ;
; 5        ; 0 / 13 ( 0 % )  ; 2.5V          ; --           ;
; 6        ; 3 / 10 ( 30 % ) ; 2.5V          ; --           ;
; 7        ; 6 / 13 ( 46 % ) ; 2.5V          ; --           ;
; 8        ; 5 / 12 ( 42 % ) ; 2.5V          ; --           ;
+----------+-----------------+---------------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                                                        ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank ; Pin Name/Usage                                            ; Dir.   ; I/O Standard ; Voltage ; I/O Type   ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; 1        ; 0          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 2        ; 1          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 3        ; 2          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 4        ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 5        ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 6        ; 5          ; 1        ; ~ALTERA_ASDO_DATA1~ / RESERVED_INPUT_WITH_WEAK_PULLUP     ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; 7        ; 6          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 8        ; 7          ; 1        ; ~ALTERA_FLASH_nCE_nCSO~ / RESERVED_INPUT_WITH_WEAK_PULLUP ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; 9        ; 9          ; 1        ; ^nSTATUS                                                  ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 10       ; 13         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 11       ; 14         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 12       ; 15         ; 1        ; ~ALTERA_DCLK~                                             ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; 13       ; 16         ; 1        ; ~ALTERA_DATA0~ / RESERVED_INPUT_WITH_WEAK_PULLUP          ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; 14       ; 17         ; 1        ; ^nCONFIG                                                  ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 15       ; 18         ; 1        ; #TDI                                                      ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; 16       ; 19         ; 1        ; #TCK                                                      ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; 17       ;            ; 1        ; VCCIO1                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 18       ; 20         ; 1        ; #TMS                                                      ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; 19       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 20       ; 21         ; 1        ; #TDO                                                      ; output ;              ;         ; --         ;                 ; --       ; --           ;
; 21       ; 22         ; 1        ; ^nCE                                                      ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 22       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 23       ; 24         ; 1        ; clk                                                       ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; 24       ; 25         ; 2        ; rst                                                       ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; 25       ; 26         ; 2        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 26       ;            ; 2        ; VCCIO2                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 27       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 28       ; 31         ; 2        ; signal[6]                                                 ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; 29       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 30       ; 34         ; 2        ; inc_value[7]                                              ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; 31       ; 36         ; 2        ; signal[1]                                                 ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; 32       ; 39         ; 2        ; signal[5]                                                 ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; 33       ; 40         ; 2        ; signal[0]                                                 ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; 34       ; 41         ; 2        ; SW[5]                                                     ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; 35       ;            ; --       ; VCCA1                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 36       ;            ;          ; GNDA1                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 37       ;            ;          ; VCCD_PLL1                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 38       ; 45         ; 3        ; SW[12]                                                    ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; 39       ; 46         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 40       ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 41       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 42       ; 52         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 43       ; 53         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 44       ; 54         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 45       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 46       ; 58         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; 47       ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 48       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 49       ; 68         ; 3        ; signal[4]                                                 ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; 50       ; 69         ; 3        ; SW[9]                                                     ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; 51       ; 70         ; 3        ; signal[2]                                                 ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; 52       ; 72         ; 3        ; inc_value[3]                                              ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; 53       ; 73         ; 3        ; SW[10]                                                    ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; 54       ; 74         ; 4        ; inc_value[6]                                              ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; 55       ; 75         ; 4        ; signal[3]                                                 ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; 56       ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 57       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 58       ; 80         ; 4        ; inc_value[2]                                              ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; 59       ; 83         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 60       ; 84         ; 4        ; inc_value[4]                                              ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; 61       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 62       ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 63       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 64       ; 89         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 65       ; 90         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; 66       ; 93         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 67       ; 94         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 68       ; 96         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 69       ; 97         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 70       ; 98         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 71       ; 99         ; 4        ; SW[4]                                                     ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; 72       ; 100        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 73       ; 102        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 74       ; 103        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 75       ; 104        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 76       ; 106        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 77       ; 107        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 78       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 79       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 80       ; 113        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 81       ;            ; 5        ; VCCIO5                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 82       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 83       ; 117        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 84       ; 118        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 85       ; 119        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 86       ; 120        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 87       ; 121        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 88       ; 125        ; 5        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 89       ; 126        ; 5        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 90       ; 127        ; 6        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 91       ; 128        ; 6        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 92       ; 129        ; 6        ; ^CONF_DONE                                                ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 93       ;            ; 6        ; VCCIO6                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 94       ; 130        ; 6        ; ^MSEL0                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 95       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 96       ; 131        ; 6        ; ^MSEL1                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 97       ; 132        ; 6        ; ^MSEL2                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 97       ; 133        ; 6        ; ^MSEL3                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 98       ; 136        ; 6        ; SW[1]                                                     ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; 99       ; 137        ; 6        ; SW[11]                                                    ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; 100      ; 138        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 101      ; 139        ; 6        ; ~ALTERA_nCEO~ / RESERVED_OUTPUT_OPEN_DRAIN                ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; 102      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 103      ; 140        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 104      ; 141        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 105      ; 142        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 106      ; 146        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 107      ;            ; --       ; VCCA2                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 108      ;            ;          ; GNDA2                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 109      ;            ;          ; VCCD_PLL2                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 110      ; 152        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 111      ; 154        ; 7        ; SW[3]                                                     ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; 112      ; 155        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 113      ; 156        ; 7        ; SW[7]                                                     ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; 114      ; 157        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 115      ; 158        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 116      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 117      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 118      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 119      ; 163        ; 7        ; SW[0]                                                     ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; 120      ; 164        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 121      ; 165        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 122      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 123      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 124      ; 173        ; 7        ; inc_value[1]                                              ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; 125      ; 174        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 126      ; 175        ; 7        ; inc_value[5]                                              ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; 127      ; 176        ; 7        ; update_value                                              ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; 128      ; 177        ; 8        ; inc_value[0]                                              ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; 129      ; 178        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 130      ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 131      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 132      ; 181        ; 8        ; signal[7]                                                 ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; 133      ; 182        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 134      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 135      ; 185        ; 8        ; SW[8]                                                     ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; 136      ; 187        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; 137      ; 190        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 138      ; 191        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 139      ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 140      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 141      ; 195        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 142      ; 201        ; 8        ; SW[6]                                                     ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; 143      ; 202        ; 8        ; SW[2]                                                     ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; 144      ; 203        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; EPAD     ;            ;          ; GND                                                       ;        ;              ;         ; --         ;                 ; --       ; --           ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                         ;
+-------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                ; Logic Cells ; Dedicated Logic Registers ; I/O Registers ; Memory Bits ; M9Ks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; Full Hierarchy Name                                                                                                                                ; Library Name ;
+-------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |WaveformGenerator                        ; 261 (0)     ; 48 (0)                    ; 0 (0)         ; 2048        ; 1    ; 0            ; 0       ; 0         ; 32   ; 0            ; 213 (0)      ; 0 (0)             ; 48 (0)           ; |WaveformGenerator                                                                                                                                 ; work         ;
;    |Counter8bit:inst2|                    ; 8 (8)       ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (8)            ; |WaveformGenerator|Counter8bit:inst2                                                                                                               ; work         ;
;    |DDS:inst1|                            ; 32 (32)     ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 24 (24)      ; 0 (0)             ; 8 (8)            ; |WaveformGenerator|DDS:inst1                                                                                                                       ; work         ;
;    |WaveformGeneratorProcessor:inst|      ; 202 (135)   ; 32 (32)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 170 (103)    ; 0 (0)             ; 32 (32)          ; |WaveformGenerator|WaveformGeneratorProcessor:inst                                                                                                 ; work         ;
;       |lpm_divide:Div0|                   ; 67 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 67 (0)       ; 0 (0)             ; 0 (0)            ; |WaveformGenerator|WaveformGeneratorProcessor:inst|lpm_divide:Div0                                                                                 ; work         ;
;          |lpm_divide_nhm:auto_generated|  ; 67 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 67 (0)       ; 0 (0)             ; 0 (0)            ; |WaveformGenerator|WaveformGeneratorProcessor:inst|lpm_divide:Div0|lpm_divide_nhm:auto_generated                                                   ; work         ;
;             |sign_div_unsign_fkh:divider| ; 67 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 67 (0)       ; 0 (0)             ; 0 (0)            ; |WaveformGenerator|WaveformGeneratorProcessor:inst|lpm_divide:Div0|lpm_divide_nhm:auto_generated|sign_div_unsign_fkh:divider                       ; work         ;
;                |alt_u_div_i4f:divider|    ; 67 (67)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 67 (67)      ; 0 (0)             ; 0 (0)            ; |WaveformGenerator|WaveformGeneratorProcessor:inst|lpm_divide:Div0|lpm_divide_nhm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_i4f:divider ; work         ;
;    |busmux:inst5|                         ; 19 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 19 (0)       ; 0 (0)             ; 0 (0)            ; |WaveformGenerator|busmux:inst5                                                                                                                    ; work         ;
;       |lpm_mux:$00000|                    ; 19 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 19 (0)       ; 0 (0)             ; 0 (0)            ; |WaveformGenerator|busmux:inst5|lpm_mux:$00000                                                                                                     ; work         ;
;          |mux_erc:auto_generated|         ; 19 (19)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 19 (19)      ; 0 (0)             ; 0 (0)            ; |WaveformGenerator|busmux:inst5|lpm_mux:$00000|mux_erc:auto_generated                                                                              ; work         ;
;    |rom1:inst3|                           ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 2048        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |WaveformGenerator|rom1:inst3                                                                                                                      ; work         ;
;       |altsyncram:altsyncram_component|   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 2048        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |WaveformGenerator|rom1:inst3|altsyncram:altsyncram_component                                                                                      ; work         ;
;          |altsyncram_f191:auto_generated| ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 2048        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |WaveformGenerator|rom1:inst3|altsyncram:altsyncram_component|altsyncram_f191:auto_generated                                                       ; work         ;
+-------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                          ;
+--------------+----------+---------------+---------------+-----------------------+-----+------+
; Name         ; Pin Type ; Pad to Core 0 ; Pad to Core 1 ; Pad to Input Register ; TCO ; TCOE ;
+--------------+----------+---------------+---------------+-----------------------+-----+------+
; signal[7]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; signal[6]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; signal[5]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; signal[4]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; signal[3]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; signal[2]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; signal[1]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; signal[0]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; SW[12]       ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; SW[11]       ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; SW[7]        ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; SW[6]        ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; SW[5]        ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; SW[4]        ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; SW[3]        ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; SW[2]        ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; SW[1]        ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; SW[0]        ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; SW[9]        ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; SW[10]       ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; SW[8]        ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; clk          ; Input    ; (0) 0 ps      ; --            ; --                    ; --  ; --   ;
; rst          ; Input    ; (0) 0 ps      ; --            ; --                    ; --  ; --   ;
; inc_value[0] ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; inc_value[1] ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; inc_value[2] ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; inc_value[3] ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; inc_value[4] ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; inc_value[5] ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; inc_value[6] ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; inc_value[7] ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; update_value ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
+--------------+----------+---------------+---------------+-----------------------+-----+------+


+----------------------------------------------------------------------------------------------------------+
; Pad To Core Delay Chain Fanout                                                                           ;
+----------------------------------------------------------------------------+-------------------+---------+
; Source Pin / Fanout                                                        ; Pad To Core Index ; Setting ;
+----------------------------------------------------------------------------+-------------------+---------+
; SW[12]                                                                     ;                   ;         ;
; SW[11]                                                                     ;                   ;         ;
; SW[7]                                                                      ;                   ;         ;
; SW[6]                                                                      ;                   ;         ;
; SW[5]                                                                      ;                   ;         ;
; SW[4]                                                                      ;                   ;         ;
; SW[3]                                                                      ;                   ;         ;
; SW[2]                                                                      ;                   ;         ;
; SW[1]                                                                      ;                   ;         ;
; SW[0]                                                                      ;                   ;         ;
; SW[9]                                                                      ;                   ;         ;
;      - busmux:inst5|lpm_mux:$00000|mux_erc:auto_generated|result_node[7]~0 ; 0                 ; 6       ;
;      - busmux:inst5|lpm_mux:$00000|mux_erc:auto_generated|result_node[7]~1 ; 0                 ; 6       ;
;      - busmux:inst5|lpm_mux:$00000|mux_erc:auto_generated|result_node[7]~2 ; 0                 ; 6       ;
;      - WaveformGeneratorProcessor:inst|Add9~0                              ; 0                 ; 6       ;
;      - WaveformGeneratorProcessor:inst|Add9~1                              ; 0                 ; 6       ;
;      - WaveformGeneratorProcessor:inst|Add9~2                              ; 0                 ; 6       ;
;      - WaveformGeneratorProcessor:inst|Add9~3                              ; 0                 ; 6       ;
;      - WaveformGeneratorProcessor:inst|Add9~5                              ; 0                 ; 6       ;
;      - WaveformGeneratorProcessor:inst|Add9~6                              ; 0                 ; 6       ;
;      - WaveformGeneratorProcessor:inst|Add9~8                              ; 0                 ; 6       ;
;      - WaveformGeneratorProcessor:inst|Add9~10                             ; 0                 ; 6       ;
;      - WaveformGeneratorProcessor:inst|Add9~12                             ; 0                 ; 6       ;
;      - WaveformGeneratorProcessor:inst|Add9~14                             ; 0                 ; 6       ;
;      - WaveformGeneratorProcessor:inst|Add9~17                             ; 0                 ; 6       ;
;      - WaveformGeneratorProcessor:inst|Add9~22                             ; 0                 ; 6       ;
;      - WaveformGeneratorProcessor:inst|Add9~23                             ; 0                 ; 6       ;
; SW[10]                                                                     ;                   ;         ;
;      - busmux:inst5|lpm_mux:$00000|mux_erc:auto_generated|result_node[7]~0 ; 1                 ; 6       ;
;      - busmux:inst5|lpm_mux:$00000|mux_erc:auto_generated|result_node[7]~1 ; 1                 ; 6       ;
;      - busmux:inst5|lpm_mux:$00000|mux_erc:auto_generated|result_node[7]~2 ; 1                 ; 6       ;
;      - WaveformGeneratorProcessor:inst|Add7~15                             ; 1                 ; 6       ;
;      - WaveformGeneratorProcessor:inst|Add7~17                             ; 1                 ; 6       ;
;      - WaveformGeneratorProcessor:inst|Add7~19                             ; 1                 ; 6       ;
;      - WaveformGeneratorProcessor:inst|Add7~21                             ; 1                 ; 6       ;
;      - WaveformGeneratorProcessor:inst|Add7~23                             ; 1                 ; 6       ;
;      - WaveformGeneratorProcessor:inst|Add7~25                             ; 1                 ; 6       ;
;      - WaveformGeneratorProcessor:inst|Add9~19                             ; 1                 ; 6       ;
;      - WaveformGeneratorProcessor:inst|Add9~24                             ; 1                 ; 6       ;
; SW[8]                                                                      ;                   ;         ;
;      - busmux:inst5|lpm_mux:$00000|mux_erc:auto_generated|result_node[7]~0 ; 1                 ; 6       ;
;      - busmux:inst5|lpm_mux:$00000|mux_erc:auto_generated|result_node[7]~1 ; 1                 ; 6       ;
;      - WaveformGeneratorProcessor:inst|Add9~0                              ; 1                 ; 6       ;
;      - WaveformGeneratorProcessor:inst|Add7~14                             ; 1                 ; 6       ;
;      - WaveformGeneratorProcessor:inst|Add9~5                              ; 1                 ; 6       ;
;      - WaveformGeneratorProcessor:inst|Add7~16                             ; 1                 ; 6       ;
;      - WaveformGeneratorProcessor:inst|Add7~18                             ; 1                 ; 6       ;
;      - WaveformGeneratorProcessor:inst|Add7~20                             ; 1                 ; 6       ;
;      - WaveformGeneratorProcessor:inst|Add7~22                             ; 1                 ; 6       ;
;      - WaveformGeneratorProcessor:inst|Add7~24                             ; 1                 ; 6       ;
;      - WaveformGeneratorProcessor:inst|Add9~16                             ; 1                 ; 6       ;
;      - WaveformGeneratorProcessor:inst|Add9~20                             ; 1                 ; 6       ;
; clk                                                                        ;                   ;         ;
; rst                                                                        ;                   ;         ;
; inc_value[0]                                                               ;                   ;         ;
;      - DDS:inst1|inc_out[0]~2                                              ; 0                 ; 6       ;
;      - DDS:inst1|inc_out[0]~1                                              ; 0                 ; 6       ;
; inc_value[1]                                                               ;                   ;         ;
;      - DDS:inst1|inc_out[1]~6                                              ; 0                 ; 6       ;
;      - DDS:inst1|inc_out[1]~5                                              ; 0                 ; 6       ;
; inc_value[2]                                                               ;                   ;         ;
;      - DDS:inst1|inc_out[2]~10                                             ; 0                 ; 6       ;
;      - DDS:inst1|inc_out[2]~9                                              ; 0                 ; 6       ;
; inc_value[3]                                                               ;                   ;         ;
;      - DDS:inst1|inc_out[3]~14                                             ; 1                 ; 6       ;
;      - DDS:inst1|inc_out[3]~13                                             ; 1                 ; 6       ;
; inc_value[4]                                                               ;                   ;         ;
;      - DDS:inst1|inc_out[4]~18                                             ; 1                 ; 6       ;
;      - DDS:inst1|inc_out[4]~17                                             ; 1                 ; 6       ;
; inc_value[5]                                                               ;                   ;         ;
;      - DDS:inst1|inc_out[5]~22                                             ; 0                 ; 6       ;
;      - DDS:inst1|inc_out[5]~21                                             ; 0                 ; 6       ;
; inc_value[6]                                                               ;                   ;         ;
;      - DDS:inst1|inc_out[6]~26                                             ; 0                 ; 6       ;
;      - DDS:inst1|inc_out[6]~25                                             ; 0                 ; 6       ;
; inc_value[7]                                                               ;                   ;         ;
;      - DDS:inst1|inc_out[7]~30                                             ; 0                 ; 6       ;
;      - DDS:inst1|inc_out[7]~29                                             ; 0                 ; 6       ;
; update_value                                                               ;                   ;         ;
;      - DDS:inst1|Add0~0                                                    ; 0                 ; 6       ;
+----------------------------------------------------------------------------+-------------------+---------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                       ;
+------+----------+---------+----------------------------+--------+----------------------+------------------+---------------------------+
; Name ; Location ; Fan-Out ; Usage                      ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+------+----------+---------+----------------------------+--------+----------------------+------------------+---------------------------+
; clk  ; PIN_23   ; 49      ; Clock                      ; yes    ; Global Clock         ; GCLK2            ; --                        ;
; rst  ; PIN_24   ; 56      ; Async. clear, Latch enable ; yes    ; Global Clock         ; GCLK4            ; --                        ;
+------+----------+---------+----------------------------+--------+----------------------+------------------+---------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                                                            ;
+------+----------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; Name ; Location ; Fan-Out ; Fan-Out Using Intentional Clock Skew ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+------+----------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; clk  ; PIN_23   ; 49      ; 0                                    ; Global Clock         ; GCLK2            ; --                        ;
; rst  ; PIN_24   ; 56      ; 0                                    ; Global Clock         ; GCLK4            ; --                        ;
+------+----------+---------+--------------------------------------+----------------------+------------------+---------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Non-Global High Fan-Out Signals                                                                                                                                      ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Name                                                                                                                                                       ; Fan-Out ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Counter8bit:inst2|out[7]                                                                                                                                   ; 40      ;
; Counter8bit:inst2|out[0]                                                                                                                                   ; 17      ;
; SW[9]~input                                                                                                                                                ; 16      ;
; Counter8bit:inst2|out[3]                                                                                                                                   ; 16      ;
; Counter8bit:inst2|out[2]                                                                                                                                   ; 15      ;
; Counter8bit:inst2|out[1]                                                                                                                                   ; 14      ;
; busmux:inst5|lpm_mux:$00000|mux_erc:auto_generated|result_node[7]~0                                                                                        ; 13      ;
; SW[8]~input                                                                                                                                                ; 12      ;
; Counter8bit:inst2|out[6]                                                                                                                                   ; 12      ;
; Counter8bit:inst2|out[4]                                                                                                                                   ; 12      ;
; SW[10]~input                                                                                                                                               ; 11      ;
; busmux:inst5|lpm_mux:$00000|mux_erc:auto_generated|result_node[7]~1                                                                                        ; 11      ;
; Counter8bit:inst2|out[5]                                                                                                                                   ; 11      ;
; WaveformGeneratorProcessor:inst|lpm_divide:Div0|lpm_divide_nhm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_i4f:divider|selnose[27]~0              ; 10      ;
; WaveformGeneratorProcessor:inst|Add9~1                                                                                                                     ; 10      ;
; rst~input                                                                                                                                                  ; 8       ;
; WaveformGeneratorProcessor:inst|Add9~0                                                                                                                     ; 8       ;
; WaveformGeneratorProcessor:inst|n_sin[15]~30                                                                                                               ; 8       ;
; WaveformGeneratorProcessor:inst|cos[15]                                                                                                                    ; 8       ;
; WaveformGeneratorProcessor:inst|lpm_divide:Div0|lpm_divide_nhm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_i4f:divider|add_sub_6_result_int[7]~12 ; 8       ;
; WaveformGeneratorProcessor:inst|lpm_divide:Div0|lpm_divide_nhm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_i4f:divider|selnose[36]                ; 7       ;
; WaveformGeneratorProcessor:inst|Add9~2                                                                                                                     ; 7       ;
; WaveformGeneratorProcessor:inst|lpm_divide:Div0|lpm_divide_nhm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_i4f:divider|selnose[45]                ; 6       ;
; WaveformGeneratorProcessor:inst|Add9~5                                                                                                                     ; 6       ;
; WaveformGeneratorProcessor:inst|lpm_divide:Div0|lpm_divide_nhm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_i4f:divider|add_sub_3_result_int[4]~6  ; 5       ;
; DDS:inst1|inc_out[7]~29                                                                                                                                    ; 3       ;
; DDS:inst1|inc_out[6]~25                                                                                                                                    ; 3       ;
; DDS:inst1|inc_out[5]~21                                                                                                                                    ; 3       ;
; DDS:inst1|inc_out[4]~17                                                                                                                                    ; 3       ;
; DDS:inst1|inc_out[3]~13                                                                                                                                    ; 3       ;
; DDS:inst1|inc_out[2]~9                                                                                                                                     ; 3       ;
; DDS:inst1|inc_out[1]~5                                                                                                                                     ; 3       ;
; DDS:inst1|inc_out[0]~1                                                                                                                                     ; 3       ;
; WaveformGeneratorProcessor:inst|lpm_divide:Div0|lpm_divide_nhm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_i4f:divider|selnose[18]                ; 3       ;
; WaveformGeneratorProcessor:inst|Equal0~1                                                                                                                   ; 3       ;
; WaveformGeneratorProcessor:inst|Equal0~0                                                                                                                   ; 3       ;
; WaveformGeneratorProcessor:inst|sin[8]                                                                                                                     ; 3       ;
; WaveformGeneratorProcessor:inst|sin[9]                                                                                                                     ; 3       ;
; WaveformGeneratorProcessor:inst|sin[15]                                                                                                                    ; 3       ;
; inc_value[7]~input                                                                                                                                         ; 2       ;
; inc_value[6]~input                                                                                                                                         ; 2       ;
; inc_value[5]~input                                                                                                                                         ; 2       ;
; inc_value[4]~input                                                                                                                                         ; 2       ;
; inc_value[3]~input                                                                                                                                         ; 2       ;
; inc_value[2]~input                                                                                                                                         ; 2       ;
; inc_value[1]~input                                                                                                                                         ; 2       ;
; inc_value[0]~input                                                                                                                                         ; 2       ;
; WaveformGeneratorProcessor:inst|lpm_divide:Div0|lpm_divide_nhm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_i4f:divider|StageOut[41]~22            ; 2       ;
; WaveformGeneratorProcessor:inst|sign~0                                                                                                                     ; 2       ;
; DDS:inst1|inc_out[7]~30                                                                                                                                    ; 2       ;
; DDS:inst1|inc_out[6]~26                                                                                                                                    ; 2       ;
; DDS:inst1|inc_out[5]~22                                                                                                                                    ; 2       ;
; DDS:inst1|inc_out[4]~18                                                                                                                                    ; 2       ;
; DDS:inst1|inc_out[3]~14                                                                                                                                    ; 2       ;
; DDS:inst1|inc_out[2]~10                                                                                                                                    ; 2       ;
; DDS:inst1|inc_out[1]~6                                                                                                                                     ; 2       ;
; DDS:inst1|inc_out[0]~2                                                                                                                                     ; 2       ;
; WaveformGeneratorProcessor:inst|lpm_divide:Div0|lpm_divide_nhm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_i4f:divider|StageOut[40]               ; 2       ;
; WaveformGeneratorProcessor:inst|lpm_divide:Div0|lpm_divide_nhm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_i4f:divider|StageOut[42]~15            ; 2       ;
; WaveformGeneratorProcessor:inst|lpm_divide:Div0|lpm_divide_nhm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_i4f:divider|StageOut[43]~14            ; 2       ;
; WaveformGeneratorProcessor:inst|lpm_divide:Div0|lpm_divide_nhm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_i4f:divider|StageOut[44]~13            ; 2       ;
; WaveformGeneratorProcessor:inst|lpm_divide:Div0|lpm_divide_nhm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_i4f:divider|StageOut[45]~12            ; 2       ;
; WaveformGeneratorProcessor:inst|lpm_divide:Div0|lpm_divide_nhm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_i4f:divider|StageOut[33]~11            ; 2       ;
; WaveformGeneratorProcessor:inst|lpm_divide:Div0|lpm_divide_nhm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_i4f:divider|StageOut[34]~10            ; 2       ;
; WaveformGeneratorProcessor:inst|lpm_divide:Div0|lpm_divide_nhm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_i4f:divider|StageOut[35]~9             ; 2       ;
; WaveformGeneratorProcessor:inst|lpm_divide:Div0|lpm_divide_nhm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_i4f:divider|StageOut[36]~8             ; 2       ;
; WaveformGeneratorProcessor:inst|lpm_divide:Div0|lpm_divide_nhm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_i4f:divider|StageOut[24]               ; 2       ;
; WaveformGeneratorProcessor:inst|lpm_divide:Div0|lpm_divide_nhm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_i4f:divider|StageOut[25]~7             ; 2       ;
; WaveformGeneratorProcessor:inst|lpm_divide:Div0|lpm_divide_nhm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_i4f:divider|StageOut[26]~6             ; 2       ;
; WaveformGeneratorProcessor:inst|lpm_divide:Div0|lpm_divide_nhm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_i4f:divider|StageOut[27]~5             ; 2       ;
; WaveformGeneratorProcessor:inst|lpm_divide:Div0|lpm_divide_nhm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_i4f:divider|StageOut[16]               ; 2       ;
; WaveformGeneratorProcessor:inst|lpm_divide:Div0|lpm_divide_nhm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_i4f:divider|StageOut[17]~4             ; 2       ;
; WaveformGeneratorProcessor:inst|lpm_divide:Div0|lpm_divide_nhm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_i4f:divider|StageOut[18]~3             ; 2       ;
; WaveformGeneratorProcessor:inst|lpm_divide:Div0|lpm_divide_nhm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_i4f:divider|StageOut[8]                ; 2       ;
; WaveformGeneratorProcessor:inst|lpm_divide:Div0|lpm_divide_nhm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_i4f:divider|StageOut[9]~2              ; 2       ;
; WaveformGeneratorProcessor:inst|lpm_divide:Div0|lpm_divide_nhm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_i4f:divider|sel[1]                     ; 2       ;
; WaveformGeneratorProcessor:inst|sin[10]                                                                                                                    ; 2       ;
; WaveformGeneratorProcessor:inst|sin[11]                                                                                                                    ; 2       ;
; WaveformGeneratorProcessor:inst|sin[12]                                                                                                                    ; 2       ;
; WaveformGeneratorProcessor:inst|sin[13]                                                                                                                    ; 2       ;
; WaveformGeneratorProcessor:inst|sin[14]                                                                                                                    ; 2       ;
; WaveformGeneratorProcessor:inst|n_sin[14]~28                                                                                                               ; 2       ;
; WaveformGeneratorProcessor:inst|n_sin[13]~26                                                                                                               ; 2       ;
; WaveformGeneratorProcessor:inst|n_sin[12]~24                                                                                                               ; 2       ;
; WaveformGeneratorProcessor:inst|n_sin[11]~22                                                                                                               ; 2       ;
; WaveformGeneratorProcessor:inst|n_sin[10]~20                                                                                                               ; 2       ;
; WaveformGeneratorProcessor:inst|n_sin[9]~18                                                                                                                ; 2       ;
; WaveformGeneratorProcessor:inst|n_sin[8]~16                                                                                                                ; 2       ;
; WaveformGeneratorProcessor:inst|n_sin[7]~14                                                                                                                ; 2       ;
; WaveformGeneratorProcessor:inst|n_sin[6]~12                                                                                                                ; 2       ;
; WaveformGeneratorProcessor:inst|cos[6]                                                                                                                     ; 2       ;
; WaveformGeneratorProcessor:inst|cos[7]                                                                                                                     ; 2       ;
; WaveformGeneratorProcessor:inst|cos[8]                                                                                                                     ; 2       ;
; WaveformGeneratorProcessor:inst|cos[9]                                                                                                                     ; 2       ;
; WaveformGeneratorProcessor:inst|cos[10]                                                                                                                    ; 2       ;
; WaveformGeneratorProcessor:inst|cos[11]                                                                                                                    ; 2       ;
; WaveformGeneratorProcessor:inst|cos[12]                                                                                                                    ; 2       ;
; WaveformGeneratorProcessor:inst|cos[13]                                                                                                                    ; 2       ;
; WaveformGeneratorProcessor:inst|cos[14]                                                                                                                    ; 2       ;
; WaveformGeneratorProcessor:inst|lpm_divide:Div0|lpm_divide_nhm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_i4f:divider|add_sub_5_result_int[6]~10 ; 2       ;
; WaveformGeneratorProcessor:inst|lpm_divide:Div0|lpm_divide_nhm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_i4f:divider|add_sub_2_result_int[3]~4  ; 2       ;
; WaveformGeneratorProcessor:inst|Add3~14                                                                                                                    ; 2       ;
; WaveformGeneratorProcessor:inst|Add3~12                                                                                                                    ; 2       ;
; WaveformGeneratorProcessor:inst|Add3~10                                                                                                                    ; 2       ;
; WaveformGeneratorProcessor:inst|Add3~8                                                                                                                     ; 2       ;
; WaveformGeneratorProcessor:inst|Add3~6                                                                                                                     ; 2       ;
; WaveformGeneratorProcessor:inst|Add3~4                                                                                                                     ; 2       ;
; WaveformGeneratorProcessor:inst|Add3~2                                                                                                                     ; 2       ;
; WaveformGeneratorProcessor:inst|sin_moved[7]~14                                                                                                            ; 2       ;
; WaveformGeneratorProcessor:inst|sin_moved[6]~12                                                                                                            ; 2       ;
; WaveformGeneratorProcessor:inst|sin_moved[5]~10                                                                                                            ; 2       ;
; WaveformGeneratorProcessor:inst|sin_moved[4]~8                                                                                                             ; 2       ;
; WaveformGeneratorProcessor:inst|sin_moved[3]~6                                                                                                             ; 2       ;
; WaveformGeneratorProcessor:inst|sin_moved[2]~4                                                                                                             ; 2       ;
; WaveformGeneratorProcessor:inst|sin_moved[1]~2                                                                                                             ; 2       ;
; WaveformGeneratorProcessor:inst|sin_moved[0]~0                                                                                                             ; 2       ;
; update_value~input                                                                                                                                         ; 1       ;
; Counter8bit:inst2|out[0]~21                                                                                                                                ; 1       ;
; DDS:inst1|inc_out[7]~31                                                                                                                                    ; 1       ;
; DDS:inst1|inc_out[6]~27                                                                                                                                    ; 1       ;
; DDS:inst1|inc_out[5]~23                                                                                                                                    ; 1       ;
; DDS:inst1|inc_out[4]~19                                                                                                                                    ; 1       ;
; DDS:inst1|inc_out[3]~15                                                                                                                                    ; 1       ;
; DDS:inst1|inc_out[2]~11                                                                                                                                    ; 1       ;
; DDS:inst1|inc_out[1]~7                                                                                                                                     ; 1       ;
; DDS:inst1|inc_out[0]~3                                                                                                                                     ; 1       ;
; WaveformGeneratorProcessor:inst|sin[0]                                                                                                                     ; 1       ;
; WaveformGeneratorProcessor:inst|sin[1]                                                                                                                     ; 1       ;
; WaveformGeneratorProcessor:inst|sin[2]                                                                                                                     ; 1       ;
; WaveformGeneratorProcessor:inst|sin[3]                                                                                                                     ; 1       ;
; WaveformGeneratorProcessor:inst|sin[4]                                                                                                                     ; 1       ;
; WaveformGeneratorProcessor:inst|sin[5]                                                                                                                     ; 1       ;
; WaveformGeneratorProcessor:inst|sin[6]                                                                                                                     ; 1       ;
; WaveformGeneratorProcessor:inst|sin[7]                                                                                                                     ; 1       ;
; DDS:inst1|inc_out[7]~_emulated                                                                                                                             ; 1       ;
; DDS:inst1|inc_out[6]~_emulated                                                                                                                             ; 1       ;
; DDS:inst1|inc_out[5]~_emulated                                                                                                                             ; 1       ;
; DDS:inst1|inc_out[4]~_emulated                                                                                                                             ; 1       ;
; DDS:inst1|inc_out[3]~_emulated                                                                                                                             ; 1       ;
; DDS:inst1|inc_out[2]~_emulated                                                                                                                             ; 1       ;
; DDS:inst1|inc_out[1]~_emulated                                                                                                                             ; 1       ;
; DDS:inst1|inc_out[0]~_emulated                                                                                                                             ; 1       ;
; busmux:inst5|lpm_mux:$00000|mux_erc:auto_generated|result_node[0]~18                                                                                       ; 1       ;
; WaveformGeneratorProcessor:inst|lpm_divide:Div0|lpm_divide_nhm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_i4f:divider|StageOut[48]               ; 1       ;
; WaveformGeneratorProcessor:inst|lpm_divide:Div0|lpm_divide_nhm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_i4f:divider|StageOut[49]~21            ; 1       ;
; WaveformGeneratorProcessor:inst|lpm_divide:Div0|lpm_divide_nhm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_i4f:divider|StageOut[50]~20            ; 1       ;
; WaveformGeneratorProcessor:inst|lpm_divide:Div0|lpm_divide_nhm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_i4f:divider|StageOut[51]~19            ; 1       ;
; WaveformGeneratorProcessor:inst|lpm_divide:Div0|lpm_divide_nhm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_i4f:divider|StageOut[52]~18            ; 1       ;
; WaveformGeneratorProcessor:inst|lpm_divide:Div0|lpm_divide_nhm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_i4f:divider|StageOut[53]~17            ; 1       ;
; WaveformGeneratorProcessor:inst|lpm_divide:Div0|lpm_divide_nhm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_i4f:divider|StageOut[54]~16            ; 1       ;
; busmux:inst5|lpm_mux:$00000|mux_erc:auto_generated|result_node[0]~17                                                                                       ; 1       ;
; busmux:inst5|lpm_mux:$00000|mux_erc:auto_generated|result_node[1]~16                                                                                       ; 1       ;
; busmux:inst5|lpm_mux:$00000|mux_erc:auto_generated|result_node[1]~15                                                                                       ; 1       ;
; busmux:inst5|lpm_mux:$00000|mux_erc:auto_generated|result_node[2]~14                                                                                       ; 1       ;
; WaveformGeneratorProcessor:inst|lpm_divide:Div0|lpm_divide_nhm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_i4f:divider|StageOut[32]               ; 1       ;
; busmux:inst5|lpm_mux:$00000|mux_erc:auto_generated|result_node[2]~13                                                                                       ; 1       ;
; busmux:inst5|lpm_mux:$00000|mux_erc:auto_generated|result_node[3]~12                                                                                       ; 1       ;
; busmux:inst5|lpm_mux:$00000|mux_erc:auto_generated|result_node[3]~11                                                                                       ; 1       ;
; busmux:inst5|lpm_mux:$00000|mux_erc:auto_generated|result_node[4]~10                                                                                       ; 1       ;
; WaveformGeneratorProcessor:inst|lpm_divide:Div0|lpm_divide_nhm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_i4f:divider|selnose[27]                ; 1       ;
; busmux:inst5|lpm_mux:$00000|mux_erc:auto_generated|result_node[4]~9                                                                                        ; 1       ;
; busmux:inst5|lpm_mux:$00000|mux_erc:auto_generated|result_node[5]~8                                                                                        ; 1       ;
; busmux:inst5|lpm_mux:$00000|mux_erc:auto_generated|result_node[5]~7                                                                                        ; 1       ;
; busmux:inst5|lpm_mux:$00000|mux_erc:auto_generated|result_node[6]~6                                                                                        ; 1       ;
; busmux:inst5|lpm_mux:$00000|mux_erc:auto_generated|result_node[6]~5                                                                                        ; 1       ;
; busmux:inst5|lpm_mux:$00000|mux_erc:auto_generated|result_node[7]~4                                                                                        ; 1       ;
; WaveformGeneratorProcessor:inst|lpm_divide:Div0|lpm_divide_nhm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_i4f:divider|sel[0]                     ; 1       ;
; busmux:inst5|lpm_mux:$00000|mux_erc:auto_generated|result_node[7]~3                                                                                        ; 1       ;
; WaveformGeneratorProcessor:inst|Add9~24                                                                                                                    ; 1       ;
; WaveformGeneratorProcessor:inst|Add9~23                                                                                                                    ; 1       ;
; WaveformGeneratorProcessor:inst|Add9~22                                                                                                                    ; 1       ;
; WaveformGeneratorProcessor:inst|Add9~21                                                                                                                    ; 1       ;
; WaveformGeneratorProcessor:inst|Add9~20                                                                                                                    ; 1       ;
; WaveformGeneratorProcessor:inst|Add9~19                                                                                                                    ; 1       ;
; WaveformGeneratorProcessor:inst|Add9~18                                                                                                                    ; 1       ;
; WaveformGeneratorProcessor:inst|Add9~17                                                                                                                    ; 1       ;
; WaveformGeneratorProcessor:inst|Add9~16                                                                                                                    ; 1       ;
; WaveformGeneratorProcessor:inst|Add7~25                                                                                                                    ; 1       ;
; WaveformGeneratorProcessor:inst|Add9~15                                                                                                                    ; 1       ;
; WaveformGeneratorProcessor:inst|Add9~14                                                                                                                    ; 1       ;
; WaveformGeneratorProcessor:inst|Add7~24                                                                                                                    ; 1       ;
; WaveformGeneratorProcessor:inst|Add7~23                                                                                                                    ; 1       ;
; WaveformGeneratorProcessor:inst|Add9~13                                                                                                                    ; 1       ;
; WaveformGeneratorProcessor:inst|Add9~12                                                                                                                    ; 1       ;
; WaveformGeneratorProcessor:inst|Add7~22                                                                                                                    ; 1       ;
; WaveformGeneratorProcessor:inst|Add7~21                                                                                                                    ; 1       ;
; WaveformGeneratorProcessor:inst|Add9~11                                                                                                                    ; 1       ;
; WaveformGeneratorProcessor:inst|Add9~10                                                                                                                    ; 1       ;
; WaveformGeneratorProcessor:inst|Add7~20                                                                                                                    ; 1       ;
; WaveformGeneratorProcessor:inst|Add7~19                                                                                                                    ; 1       ;
; WaveformGeneratorProcessor:inst|Add9~9                                                                                                                     ; 1       ;
; WaveformGeneratorProcessor:inst|Add9~8                                                                                                                     ; 1       ;
; WaveformGeneratorProcessor:inst|Add7~18                                                                                                                    ; 1       ;
; WaveformGeneratorProcessor:inst|Add7~17                                                                                                                    ; 1       ;
; WaveformGeneratorProcessor:inst|Add9~7                                                                                                                     ; 1       ;
; WaveformGeneratorProcessor:inst|Add9~6                                                                                                                     ; 1       ;
; WaveformGeneratorProcessor:inst|Add7~16                                                                                                                    ; 1       ;
; WaveformGeneratorProcessor:inst|Add7~15                                                                                                                    ; 1       ;
; WaveformGeneratorProcessor:inst|Add9~4                                                                                                                     ; 1       ;
; WaveformGeneratorProcessor:inst|Add9~3                                                                                                                     ; 1       ;
; WaveformGeneratorProcessor:inst|Add0~23                                                                                                                    ; 1       ;
; WaveformGeneratorProcessor:inst|Add0~22                                                                                                                    ; 1       ;
; WaveformGeneratorProcessor:inst|Add0~21                                                                                                                    ; 1       ;
; WaveformGeneratorProcessor:inst|Add0~20                                                                                                                    ; 1       ;
; WaveformGeneratorProcessor:inst|Add0~19                                                                                                                    ; 1       ;
; WaveformGeneratorProcessor:inst|Add0~18                                                                                                                    ; 1       ;
; WaveformGeneratorProcessor:inst|Add0~17                                                                                                                    ; 1       ;
; WaveformGeneratorProcessor:inst|Add0~16                                                                                                                    ; 1       ;
; WaveformGeneratorProcessor:inst|Add7~14                                                                                                                    ; 1       ;
; busmux:inst5|lpm_mux:$00000|mux_erc:auto_generated|result_node[7]~2                                                                                        ; 1       ;
; WaveformGeneratorProcessor:inst|cos[15]~46                                                                                                                 ; 1       ;
; WaveformGeneratorProcessor:inst|cos[14]~45                                                                                                                 ; 1       ;
; WaveformGeneratorProcessor:inst|cos[14]~44                                                                                                                 ; 1       ;
; WaveformGeneratorProcessor:inst|cos[13]~43                                                                                                                 ; 1       ;
; WaveformGeneratorProcessor:inst|cos[13]~42                                                                                                                 ; 1       ;
; WaveformGeneratorProcessor:inst|cos[12]~41                                                                                                                 ; 1       ;
; WaveformGeneratorProcessor:inst|cos[12]~40                                                                                                                 ; 1       ;
; WaveformGeneratorProcessor:inst|cos[11]~39                                                                                                                 ; 1       ;
; WaveformGeneratorProcessor:inst|cos[11]~38                                                                                                                 ; 1       ;
; WaveformGeneratorProcessor:inst|cos[10]~37                                                                                                                 ; 1       ;
; WaveformGeneratorProcessor:inst|cos[10]~36                                                                                                                 ; 1       ;
; WaveformGeneratorProcessor:inst|cos[9]~35                                                                                                                  ; 1       ;
; WaveformGeneratorProcessor:inst|cos[9]~34                                                                                                                  ; 1       ;
; WaveformGeneratorProcessor:inst|cos[8]~33                                                                                                                  ; 1       ;
; WaveformGeneratorProcessor:inst|cos[8]~32                                                                                                                  ; 1       ;
; WaveformGeneratorProcessor:inst|cos[7]~31                                                                                                                  ; 1       ;
; WaveformGeneratorProcessor:inst|cos[7]~30                                                                                                                  ; 1       ;
; WaveformGeneratorProcessor:inst|cos[6]~29                                                                                                                  ; 1       ;
; WaveformGeneratorProcessor:inst|cos[6]~28                                                                                                                  ; 1       ;
; WaveformGeneratorProcessor:inst|cos[5]~27                                                                                                                  ; 1       ;
; WaveformGeneratorProcessor:inst|cos[5]~26                                                                                                                  ; 1       ;
; WaveformGeneratorProcessor:inst|cos[4]~25                                                                                                                  ; 1       ;
; WaveformGeneratorProcessor:inst|cos[4]~24                                                                                                                  ; 1       ;
; WaveformGeneratorProcessor:inst|cos[3]~23                                                                                                                  ; 1       ;
; WaveformGeneratorProcessor:inst|cos[3]~22                                                                                                                  ; 1       ;
; WaveformGeneratorProcessor:inst|cos[2]~21                                                                                                                  ; 1       ;
; WaveformGeneratorProcessor:inst|cos[2]~20                                                                                                                  ; 1       ;
; WaveformGeneratorProcessor:inst|cos[1]~19                                                                                                                  ; 1       ;
; WaveformGeneratorProcessor:inst|cos[1]~18                                                                                                                  ; 1       ;
; WaveformGeneratorProcessor:inst|cos[0]~17                                                                                                                  ; 1       ;
; WaveformGeneratorProcessor:inst|cos[0]~16                                                                                                                  ; 1       ;
; WaveformGeneratorProcessor:inst|cos[0]                                                                                                                     ; 1       ;
; WaveformGeneratorProcessor:inst|cos[1]                                                                                                                     ; 1       ;
; WaveformGeneratorProcessor:inst|cos[2]                                                                                                                     ; 1       ;
; WaveformGeneratorProcessor:inst|cos[3]                                                                                                                     ; 1       ;
; WaveformGeneratorProcessor:inst|cos[4]                                                                                                                     ; 1       ;
; WaveformGeneratorProcessor:inst|cos[5]                                                                                                                     ; 1       ;
; DDS:inst1|Add0~14                                                                                                                                          ; 1       ;
; DDS:inst1|Add0~13                                                                                                                                          ; 1       ;
; DDS:inst1|Add0~12                                                                                                                                          ; 1       ;
; DDS:inst1|Add0~11                                                                                                                                          ; 1       ;
; DDS:inst1|Add0~10                                                                                                                                          ; 1       ;
; DDS:inst1|Add0~9                                                                                                                                           ; 1       ;
; DDS:inst1|Add0~8                                                                                                                                           ; 1       ;
; DDS:inst1|Add0~7                                                                                                                                           ; 1       ;
; DDS:inst1|Add0~6                                                                                                                                           ; 1       ;
; DDS:inst1|Add0~5                                                                                                                                           ; 1       ;
; DDS:inst1|Add0~4                                                                                                                                           ; 1       ;
; DDS:inst1|Add0~3                                                                                                                                           ; 1       ;
; DDS:inst1|Add0~2                                                                                                                                           ; 1       ;
; DDS:inst1|Add0~1                                                                                                                                           ; 1       ;
; DDS:inst1|Add0~0                                                                                                                                           ; 1       ;
; WaveformGeneratorProcessor:inst|n_sin[14]~29                                                                                                               ; 1       ;
; WaveformGeneratorProcessor:inst|n_sin[13]~27                                                                                                               ; 1       ;
; WaveformGeneratorProcessor:inst|n_sin[12]~25                                                                                                               ; 1       ;
; WaveformGeneratorProcessor:inst|n_sin[11]~23                                                                                                               ; 1       ;
; WaveformGeneratorProcessor:inst|n_sin[10]~21                                                                                                               ; 1       ;
; WaveformGeneratorProcessor:inst|n_sin[9]~19                                                                                                                ; 1       ;
; WaveformGeneratorProcessor:inst|n_sin[8]~17                                                                                                                ; 1       ;
; WaveformGeneratorProcessor:inst|n_sin[7]~15                                                                                                                ; 1       ;
; WaveformGeneratorProcessor:inst|n_sin[6]~13                                                                                                                ; 1       ;
; WaveformGeneratorProcessor:inst|n_sin[5]~11                                                                                                                ; 1       ;
; WaveformGeneratorProcessor:inst|n_sin[5]~10                                                                                                                ; 1       ;
; WaveformGeneratorProcessor:inst|n_sin[4]~9                                                                                                                 ; 1       ;
; WaveformGeneratorProcessor:inst|n_sin[4]~8                                                                                                                 ; 1       ;
; WaveformGeneratorProcessor:inst|n_sin[3]~7                                                                                                                 ; 1       ;
; WaveformGeneratorProcessor:inst|n_sin[3]~6                                                                                                                 ; 1       ;
; WaveformGeneratorProcessor:inst|n_sin[2]~5                                                                                                                 ; 1       ;
; WaveformGeneratorProcessor:inst|n_sin[2]~4                                                                                                                 ; 1       ;
; WaveformGeneratorProcessor:inst|n_sin[1]~3                                                                                                                 ; 1       ;
; WaveformGeneratorProcessor:inst|n_sin[1]~2                                                                                                                 ; 1       ;
; WaveformGeneratorProcessor:inst|n_sin[0]~1                                                                                                                 ; 1       ;
; WaveformGeneratorProcessor:inst|n_sin[0]~0                                                                                                                 ; 1       ;
; Counter8bit:inst2|out[7]~19                                                                                                                                ; 1       ;
; Counter8bit:inst2|out[6]~18                                                                                                                                ; 1       ;
; Counter8bit:inst2|out[6]~17                                                                                                                                ; 1       ;
; Counter8bit:inst2|out[5]~16                                                                                                                                ; 1       ;
; Counter8bit:inst2|out[5]~15                                                                                                                                ; 1       ;
; Counter8bit:inst2|out[4]~14                                                                                                                                ; 1       ;
; Counter8bit:inst2|out[4]~13                                                                                                                                ; 1       ;
; Counter8bit:inst2|out[3]~12                                                                                                                                ; 1       ;
; Counter8bit:inst2|out[3]~11                                                                                                                                ; 1       ;
; Counter8bit:inst2|out[2]~10                                                                                                                                ; 1       ;
; Counter8bit:inst2|out[2]~9                                                                                                                                 ; 1       ;
; Counter8bit:inst2|out[1]~8                                                                                                                                 ; 1       ;
; Counter8bit:inst2|out[1]~7                                                                                                                                 ; 1       ;
; WaveformGeneratorProcessor:inst|lpm_divide:Div0|lpm_divide_nhm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_i4f:divider|add_sub_7_result_int[8]~14 ; 1       ;
; WaveformGeneratorProcessor:inst|lpm_divide:Div0|lpm_divide_nhm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_i4f:divider|add_sub_7_result_int[7]~13 ; 1       ;
; WaveformGeneratorProcessor:inst|lpm_divide:Div0|lpm_divide_nhm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_i4f:divider|add_sub_7_result_int[6]~11 ; 1       ;
; WaveformGeneratorProcessor:inst|lpm_divide:Div0|lpm_divide_nhm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_i4f:divider|add_sub_7_result_int[5]~9  ; 1       ;
; WaveformGeneratorProcessor:inst|lpm_divide:Div0|lpm_divide_nhm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_i4f:divider|add_sub_7_result_int[4]~7  ; 1       ;
; WaveformGeneratorProcessor:inst|lpm_divide:Div0|lpm_divide_nhm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_i4f:divider|add_sub_7_result_int[3]~5  ; 1       ;
; WaveformGeneratorProcessor:inst|lpm_divide:Div0|lpm_divide_nhm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_i4f:divider|add_sub_7_result_int[2]~3  ; 1       ;
; WaveformGeneratorProcessor:inst|lpm_divide:Div0|lpm_divide_nhm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_i4f:divider|add_sub_7_result_int[1]~1  ; 1       ;
; rom1:inst3|altsyncram:altsyncram_component|altsyncram_f191:auto_generated|q_a[1]                                                                           ; 1       ;
; rom1:inst3|altsyncram:altsyncram_component|altsyncram_f191:auto_generated|q_a[2]                                                                           ; 1       ;
; rom1:inst3|altsyncram:altsyncram_component|altsyncram_f191:auto_generated|q_a[3]                                                                           ; 1       ;
; rom1:inst3|altsyncram:altsyncram_component|altsyncram_f191:auto_generated|q_a[4]                                                                           ; 1       ;
; rom1:inst3|altsyncram:altsyncram_component|altsyncram_f191:auto_generated|q_a[5]                                                                           ; 1       ;
; rom1:inst3|altsyncram:altsyncram_component|altsyncram_f191:auto_generated|q_a[6]                                                                           ; 1       ;
; rom1:inst3|altsyncram:altsyncram_component|altsyncram_f191:auto_generated|q_a[7]                                                                           ; 1       ;
; rom1:inst3|altsyncram:altsyncram_component|altsyncram_f191:auto_generated|q_a[0]                                                                           ; 1       ;
; WaveformGeneratorProcessor:inst|lpm_divide:Div0|lpm_divide_nhm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_i4f:divider|add_sub_6_result_int[6]~11 ; 1       ;
; WaveformGeneratorProcessor:inst|lpm_divide:Div0|lpm_divide_nhm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_i4f:divider|add_sub_6_result_int[6]~10 ; 1       ;
; WaveformGeneratorProcessor:inst|lpm_divide:Div0|lpm_divide_nhm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_i4f:divider|add_sub_6_result_int[5]~9  ; 1       ;
; WaveformGeneratorProcessor:inst|lpm_divide:Div0|lpm_divide_nhm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_i4f:divider|add_sub_6_result_int[5]~8  ; 1       ;
; WaveformGeneratorProcessor:inst|lpm_divide:Div0|lpm_divide_nhm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_i4f:divider|add_sub_6_result_int[4]~7  ; 1       ;
; WaveformGeneratorProcessor:inst|lpm_divide:Div0|lpm_divide_nhm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_i4f:divider|add_sub_6_result_int[4]~6  ; 1       ;
; WaveformGeneratorProcessor:inst|lpm_divide:Div0|lpm_divide_nhm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_i4f:divider|add_sub_6_result_int[3]~5  ; 1       ;
; WaveformGeneratorProcessor:inst|lpm_divide:Div0|lpm_divide_nhm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_i4f:divider|add_sub_6_result_int[3]~4  ; 1       ;
; WaveformGeneratorProcessor:inst|lpm_divide:Div0|lpm_divide_nhm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_i4f:divider|add_sub_6_result_int[2]~3  ; 1       ;
; WaveformGeneratorProcessor:inst|lpm_divide:Div0|lpm_divide_nhm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_i4f:divider|add_sub_6_result_int[2]~2  ; 1       ;
; WaveformGeneratorProcessor:inst|lpm_divide:Div0|lpm_divide_nhm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_i4f:divider|add_sub_6_result_int[1]~1  ; 1       ;
; WaveformGeneratorProcessor:inst|lpm_divide:Div0|lpm_divide_nhm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_i4f:divider|add_sub_6_result_int[1]~0  ; 1       ;
; WaveformGeneratorProcessor:inst|lpm_divide:Div0|lpm_divide_nhm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_i4f:divider|add_sub_5_result_int[5]~9  ; 1       ;
; WaveformGeneratorProcessor:inst|lpm_divide:Div0|lpm_divide_nhm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_i4f:divider|add_sub_5_result_int[5]~8  ; 1       ;
; WaveformGeneratorProcessor:inst|lpm_divide:Div0|lpm_divide_nhm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_i4f:divider|add_sub_5_result_int[4]~7  ; 1       ;
; WaveformGeneratorProcessor:inst|lpm_divide:Div0|lpm_divide_nhm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_i4f:divider|add_sub_5_result_int[4]~6  ; 1       ;
; WaveformGeneratorProcessor:inst|lpm_divide:Div0|lpm_divide_nhm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_i4f:divider|add_sub_5_result_int[3]~5  ; 1       ;
; WaveformGeneratorProcessor:inst|lpm_divide:Div0|lpm_divide_nhm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_i4f:divider|add_sub_5_result_int[3]~4  ; 1       ;
; WaveformGeneratorProcessor:inst|lpm_divide:Div0|lpm_divide_nhm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_i4f:divider|add_sub_5_result_int[2]~3  ; 1       ;
; WaveformGeneratorProcessor:inst|lpm_divide:Div0|lpm_divide_nhm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_i4f:divider|add_sub_5_result_int[2]~2  ; 1       ;
; WaveformGeneratorProcessor:inst|lpm_divide:Div0|lpm_divide_nhm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_i4f:divider|add_sub_5_result_int[1]~1  ; 1       ;
; WaveformGeneratorProcessor:inst|lpm_divide:Div0|lpm_divide_nhm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_i4f:divider|add_sub_5_result_int[1]~0  ; 1       ;
; WaveformGeneratorProcessor:inst|lpm_divide:Div0|lpm_divide_nhm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_i4f:divider|add_sub_4_result_int[5]~8  ; 1       ;
; WaveformGeneratorProcessor:inst|lpm_divide:Div0|lpm_divide_nhm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_i4f:divider|add_sub_4_result_int[4]~7  ; 1       ;
; WaveformGeneratorProcessor:inst|lpm_divide:Div0|lpm_divide_nhm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_i4f:divider|add_sub_4_result_int[4]~6  ; 1       ;
; WaveformGeneratorProcessor:inst|lpm_divide:Div0|lpm_divide_nhm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_i4f:divider|add_sub_4_result_int[3]~5  ; 1       ;
; WaveformGeneratorProcessor:inst|lpm_divide:Div0|lpm_divide_nhm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_i4f:divider|add_sub_4_result_int[3]~4  ; 1       ;
; WaveformGeneratorProcessor:inst|lpm_divide:Div0|lpm_divide_nhm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_i4f:divider|add_sub_4_result_int[2]~3  ; 1       ;
; WaveformGeneratorProcessor:inst|lpm_divide:Div0|lpm_divide_nhm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_i4f:divider|add_sub_4_result_int[2]~2  ; 1       ;
; WaveformGeneratorProcessor:inst|lpm_divide:Div0|lpm_divide_nhm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_i4f:divider|add_sub_4_result_int[1]~1  ; 1       ;
; WaveformGeneratorProcessor:inst|lpm_divide:Div0|lpm_divide_nhm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_i4f:divider|add_sub_4_result_int[1]~0  ; 1       ;
; WaveformGeneratorProcessor:inst|lpm_divide:Div0|lpm_divide_nhm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_i4f:divider|add_sub_3_result_int[3]~5  ; 1       ;
; WaveformGeneratorProcessor:inst|lpm_divide:Div0|lpm_divide_nhm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_i4f:divider|add_sub_3_result_int[3]~4  ; 1       ;
; WaveformGeneratorProcessor:inst|lpm_divide:Div0|lpm_divide_nhm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_i4f:divider|add_sub_3_result_int[2]~3  ; 1       ;
; WaveformGeneratorProcessor:inst|lpm_divide:Div0|lpm_divide_nhm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_i4f:divider|add_sub_3_result_int[2]~2  ; 1       ;
; WaveformGeneratorProcessor:inst|lpm_divide:Div0|lpm_divide_nhm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_i4f:divider|add_sub_3_result_int[1]~1  ; 1       ;
; WaveformGeneratorProcessor:inst|lpm_divide:Div0|lpm_divide_nhm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_i4f:divider|add_sub_3_result_int[1]~0  ; 1       ;
; WaveformGeneratorProcessor:inst|lpm_divide:Div0|lpm_divide_nhm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_i4f:divider|add_sub_2_result_int[2]~3  ; 1       ;
; WaveformGeneratorProcessor:inst|lpm_divide:Div0|lpm_divide_nhm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_i4f:divider|add_sub_2_result_int[2]~2  ; 1       ;
; WaveformGeneratorProcessor:inst|lpm_divide:Div0|lpm_divide_nhm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_i4f:divider|add_sub_2_result_int[1]~1  ; 1       ;
; WaveformGeneratorProcessor:inst|lpm_divide:Div0|lpm_divide_nhm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_i4f:divider|add_sub_2_result_int[1]~0  ; 1       ;
; WaveformGeneratorProcessor:inst|Add9~39                                                                                                                    ; 1       ;
; WaveformGeneratorProcessor:inst|Add9~38                                                                                                                    ; 1       ;
; WaveformGeneratorProcessor:inst|Add9~37                                                                                                                    ; 1       ;
; WaveformGeneratorProcessor:inst|Add9~36                                                                                                                    ; 1       ;
; WaveformGeneratorProcessor:inst|Add9~35                                                                                                                    ; 1       ;
; WaveformGeneratorProcessor:inst|Add9~34                                                                                                                    ; 1       ;
; WaveformGeneratorProcessor:inst|Add9~33                                                                                                                    ; 1       ;
; WaveformGeneratorProcessor:inst|Add9~32                                                                                                                    ; 1       ;
; WaveformGeneratorProcessor:inst|Add9~31                                                                                                                    ; 1       ;
; WaveformGeneratorProcessor:inst|Add9~30                                                                                                                    ; 1       ;
; WaveformGeneratorProcessor:inst|Add9~29                                                                                                                    ; 1       ;
; WaveformGeneratorProcessor:inst|Add9~28                                                                                                                    ; 1       ;
; WaveformGeneratorProcessor:inst|Add9~27                                                                                                                    ; 1       ;
; WaveformGeneratorProcessor:inst|Add9~26                                                                                                                    ; 1       ;
; WaveformGeneratorProcessor:inst|Add9~25                                                                                                                    ; 1       ;
; WaveformGeneratorProcessor:inst|Add2~14                                                                                                                    ; 1       ;
; WaveformGeneratorProcessor:inst|Add2~13                                                                                                                    ; 1       ;
; WaveformGeneratorProcessor:inst|Add2~12                                                                                                                    ; 1       ;
; WaveformGeneratorProcessor:inst|Add2~11                                                                                                                    ; 1       ;
; WaveformGeneratorProcessor:inst|Add2~10                                                                                                                    ; 1       ;
; WaveformGeneratorProcessor:inst|Add2~9                                                                                                                     ; 1       ;
; WaveformGeneratorProcessor:inst|Add2~8                                                                                                                     ; 1       ;
; WaveformGeneratorProcessor:inst|Add2~7                                                                                                                     ; 1       ;
; WaveformGeneratorProcessor:inst|Add2~6                                                                                                                     ; 1       ;
; WaveformGeneratorProcessor:inst|Add2~5                                                                                                                     ; 1       ;
; WaveformGeneratorProcessor:inst|Add2~4                                                                                                                     ; 1       ;
; WaveformGeneratorProcessor:inst|Add2~3                                                                                                                     ; 1       ;
; WaveformGeneratorProcessor:inst|Add2~2                                                                                                                     ; 1       ;
; WaveformGeneratorProcessor:inst|Add2~1                                                                                                                     ; 1       ;
; WaveformGeneratorProcessor:inst|Add2~0                                                                                                                     ; 1       ;
; WaveformGeneratorProcessor:inst|Add1~14                                                                                                                    ; 1       ;
; WaveformGeneratorProcessor:inst|Add1~13                                                                                                                    ; 1       ;
; WaveformGeneratorProcessor:inst|Add1~12                                                                                                                    ; 1       ;
; WaveformGeneratorProcessor:inst|Add1~11                                                                                                                    ; 1       ;
; WaveformGeneratorProcessor:inst|Add1~10                                                                                                                    ; 1       ;
; WaveformGeneratorProcessor:inst|Add1~9                                                                                                                     ; 1       ;
; WaveformGeneratorProcessor:inst|Add1~8                                                                                                                     ; 1       ;
; WaveformGeneratorProcessor:inst|Add1~7                                                                                                                     ; 1       ;
; WaveformGeneratorProcessor:inst|Add1~6                                                                                                                     ; 1       ;
; WaveformGeneratorProcessor:inst|Add1~5                                                                                                                     ; 1       ;
; WaveformGeneratorProcessor:inst|Add1~4                                                                                                                     ; 1       ;
; WaveformGeneratorProcessor:inst|Add1~3                                                                                                                     ; 1       ;
; WaveformGeneratorProcessor:inst|Add1~2                                                                                                                     ; 1       ;
; WaveformGeneratorProcessor:inst|Add1~1                                                                                                                     ; 1       ;
; WaveformGeneratorProcessor:inst|Add1~0                                                                                                                     ; 1       ;
; WaveformGeneratorProcessor:inst|Add0~14                                                                                                                    ; 1       ;
; WaveformGeneratorProcessor:inst|Add0~13                                                                                                                    ; 1       ;
; WaveformGeneratorProcessor:inst|Add0~12                                                                                                                    ; 1       ;
; WaveformGeneratorProcessor:inst|Add0~11                                                                                                                    ; 1       ;
; WaveformGeneratorProcessor:inst|Add0~10                                                                                                                    ; 1       ;
; WaveformGeneratorProcessor:inst|Add0~9                                                                                                                     ; 1       ;
; WaveformGeneratorProcessor:inst|Add0~8                                                                                                                     ; 1       ;
; WaveformGeneratorProcessor:inst|Add0~7                                                                                                                     ; 1       ;
; WaveformGeneratorProcessor:inst|Add0~6                                                                                                                     ; 1       ;
; WaveformGeneratorProcessor:inst|Add0~5                                                                                                                     ; 1       ;
; WaveformGeneratorProcessor:inst|Add0~4                                                                                                                     ; 1       ;
; WaveformGeneratorProcessor:inst|Add0~3                                                                                                                     ; 1       ;
; WaveformGeneratorProcessor:inst|Add0~2                                                                                                                     ; 1       ;
; WaveformGeneratorProcessor:inst|Add0~1                                                                                                                     ; 1       ;
; WaveformGeneratorProcessor:inst|Add0~0                                                                                                                     ; 1       ;
; WaveformGeneratorProcessor:inst|Add3~13                                                                                                                    ; 1       ;
; WaveformGeneratorProcessor:inst|Add3~11                                                                                                                    ; 1       ;
; WaveformGeneratorProcessor:inst|Add3~9                                                                                                                     ; 1       ;
; WaveformGeneratorProcessor:inst|Add3~7                                                                                                                     ; 1       ;
; WaveformGeneratorProcessor:inst|Add3~5                                                                                                                     ; 1       ;
; WaveformGeneratorProcessor:inst|Add3~3                                                                                                                     ; 1       ;
; WaveformGeneratorProcessor:inst|Add3~1                                                                                                                     ; 1       ;
; WaveformGeneratorProcessor:inst|Add7~12                                                                                                                    ; 1       ;
; WaveformGeneratorProcessor:inst|Add7~11                                                                                                                    ; 1       ;
; WaveformGeneratorProcessor:inst|Add7~10                                                                                                                    ; 1       ;
; WaveformGeneratorProcessor:inst|Add7~9                                                                                                                     ; 1       ;
; WaveformGeneratorProcessor:inst|Add7~8                                                                                                                     ; 1       ;
; WaveformGeneratorProcessor:inst|Add7~7                                                                                                                     ; 1       ;
; WaveformGeneratorProcessor:inst|Add7~6                                                                                                                     ; 1       ;
; WaveformGeneratorProcessor:inst|Add7~5                                                                                                                     ; 1       ;
; WaveformGeneratorProcessor:inst|Add7~4                                                                                                                     ; 1       ;
; WaveformGeneratorProcessor:inst|Add7~3                                                                                                                     ; 1       ;
; WaveformGeneratorProcessor:inst|Add7~2                                                                                                                     ; 1       ;
; WaveformGeneratorProcessor:inst|Add7~1                                                                                                                     ; 1       ;
; WaveformGeneratorProcessor:inst|sin_moved[6]~13                                                                                                            ; 1       ;
; WaveformGeneratorProcessor:inst|sin_moved[5]~11                                                                                                            ; 1       ;
; WaveformGeneratorProcessor:inst|sin_moved[4]~9                                                                                                             ; 1       ;
; WaveformGeneratorProcessor:inst|sin_moved[3]~7                                                                                                             ; 1       ;
; WaveformGeneratorProcessor:inst|sin_moved[2]~5                                                                                                             ; 1       ;
; WaveformGeneratorProcessor:inst|sin_moved[1]~3                                                                                                             ; 1       ;
; WaveformGeneratorProcessor:inst|sin_moved[0]~1                                                                                                             ; 1       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+----------+----------------+----------------------+-----------------+-----------------+
; Name                                                                                 ; Type ; Mode ; Clock Mode   ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Port A Input Registers ; Port A Output Registers ; Port B Input Registers ; Port B Output Registers ; Size ; Implementation Port A Depth ; Implementation Port A Width ; Implementation Port B Depth ; Implementation Port B Width ; Implementation Bits ; M9Ks ; MIF      ; Location       ; Mixed Width RDW Mode ; Port A RDW Mode ; Port B RDW Mode ;
+--------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+----------+----------------+----------------------+-----------------+-----------------+
; rom1:inst3|altsyncram:altsyncram_component|altsyncram_f191:auto_generated|ALTSYNCRAM ; AUTO ; ROM  ; Single Clock ; 256          ; 8            ; --           ; --           ; yes                    ; yes                     ; --                     ; --                      ; 2048 ; 256                         ; 8                           ; --                          ; --                          ; 2048                ; 1    ; sine.mif ; M9K_X15_Y12_N0 ; Don't care           ; Old data        ; Old data        ;
+--------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+----------+----------------+----------------------+-----------------+-----------------+
Note: Fitter may spread logical memories into multiple blocks to improve timing. The actual required RAM blocks can be found in the Fitter Resource Usage section.


RAM content values are presented in the following format: (Binary) (Octal) (Decimal) (Hexadecimal) 
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; |WaveformGenerator|rom1:inst3|altsyncram:altsyncram_component|altsyncram_f191:auto_generated|ALTSYNCRAM                                                                                                                                                          ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
;   Addr   ;              +0              ;              +1              ;              +2              ;              +3              ;              +4              ;              +5              ;              +6              ;              +7              ;
+----------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+
;0;(10000000) (200) (128) (80)    ;(10000011) (203) (131) (83)   ;(10000110) (206) (134) (86)   ;(10001001) (211) (137) (89)   ;(10001100) (214) (140) (8C)   ;(10001111) (217) (143) (8F)   ;(10010010) (222) (146) (92)   ;(10010101) (225) (149) (95)   ;
;8;(10011000) (230) (152) (98)    ;(10011011) (233) (155) (9B)   ;(10011110) (236) (158) (9E)   ;(10100001) (241) (161) (A1)   ;(10100100) (244) (164) (A4)   ;(10100111) (247) (167) (A7)   ;(10101010) (252) (170) (AA)   ;(10101101) (255) (173) (AD)   ;
;16;(10110000) (260) (176) (B0)    ;(10110011) (263) (179) (B3)   ;(10110110) (266) (182) (B6)   ;(10111001) (271) (185) (B9)   ;(10111011) (273) (187) (BB)   ;(10111110) (276) (190) (BE)   ;(11000001) (301) (193) (C1)   ;(11000011) (303) (195) (C3)   ;
;24;(11000110) (306) (198) (C6)    ;(11001001) (311) (201) (C9)   ;(11001011) (313) (203) (CB)   ;(11001110) (316) (206) (CE)   ;(11010000) (320) (208) (D0)   ;(11010010) (322) (210) (D2)   ;(11010101) (325) (213) (D5)   ;(11010111) (327) (215) (D7)   ;
;32;(11011001) (331) (217) (D9)    ;(11011011) (333) (219) (DB)   ;(11011110) (336) (222) (DE)   ;(11100000) (340) (224) (E0)   ;(11100010) (342) (226) (E2)   ;(11100100) (344) (228) (E4)   ;(11100110) (346) (230) (E6)   ;(11100111) (347) (231) (E7)   ;
;40;(11101001) (351) (233) (E9)    ;(11101011) (353) (235) (EB)   ;(11101100) (354) (236) (EC)   ;(11101110) (356) (238) (EE)   ;(11110000) (360) (240) (F0)   ;(11110001) (361) (241) (F1)   ;(11110010) (362) (242) (F2)   ;(11110100) (364) (244) (F4)   ;
;48;(11110101) (365) (245) (F5)    ;(11110110) (366) (246) (F6)   ;(11110111) (367) (247) (F7)   ;(11111000) (370) (248) (F8)   ;(11111001) (371) (249) (F9)   ;(11111010) (372) (250) (FA)   ;(11111011) (373) (251) (FB)   ;(11111011) (373) (251) (FB)   ;
;56;(11111100) (374) (252) (FC)    ;(11111101) (375) (253) (FD)   ;(11111101) (375) (253) (FD)   ;(11111110) (376) (254) (FE)   ;(11111110) (376) (254) (FE)   ;(11111110) (376) (254) (FE)   ;(11111110) (376) (254) (FE)   ;(11111110) (376) (254) (FE)   ;
;64;(11111111) (377) (255) (FF)    ;(11111110) (376) (254) (FE)   ;(11111110) (376) (254) (FE)   ;(11111110) (376) (254) (FE)   ;(11111110) (376) (254) (FE)   ;(11111110) (376) (254) (FE)   ;(11111101) (375) (253) (FD)   ;(11111101) (375) (253) (FD)   ;
;72;(11111100) (374) (252) (FC)    ;(11111011) (373) (251) (FB)   ;(11111011) (373) (251) (FB)   ;(11111010) (372) (250) (FA)   ;(11111001) (371) (249) (F9)   ;(11111000) (370) (248) (F8)   ;(11110111) (367) (247) (F7)   ;(11110110) (366) (246) (F6)   ;
;80;(11110101) (365) (245) (F5)    ;(11110100) (364) (244) (F4)   ;(11110010) (362) (242) (F2)   ;(11110001) (361) (241) (F1)   ;(11110000) (360) (240) (F0)   ;(11101110) (356) (238) (EE)   ;(11101100) (354) (236) (EC)   ;(11101011) (353) (235) (EB)   ;
;88;(11101001) (351) (233) (E9)    ;(11100111) (347) (231) (E7)   ;(11100110) (346) (230) (E6)   ;(11100100) (344) (228) (E4)   ;(11100010) (342) (226) (E2)   ;(11100000) (340) (224) (E0)   ;(11011110) (336) (222) (DE)   ;(11011011) (333) (219) (DB)   ;
;96;(11011001) (331) (217) (D9)    ;(11010111) (327) (215) (D7)   ;(11010101) (325) (213) (D5)   ;(11010010) (322) (210) (D2)   ;(11010000) (320) (208) (D0)   ;(11001110) (316) (206) (CE)   ;(11001011) (313) (203) (CB)   ;(11001001) (311) (201) (C9)   ;
;104;(11000110) (306) (198) (C6)    ;(11000011) (303) (195) (C3)   ;(11000001) (301) (193) (C1)   ;(10111110) (276) (190) (BE)   ;(10111011) (273) (187) (BB)   ;(10111001) (271) (185) (B9)   ;(10110110) (266) (182) (B6)   ;(10110011) (263) (179) (B3)   ;
;112;(10110000) (260) (176) (B0)    ;(10101101) (255) (173) (AD)   ;(10101010) (252) (170) (AA)   ;(10100111) (247) (167) (A7)   ;(10100100) (244) (164) (A4)   ;(10100001) (241) (161) (A1)   ;(10011110) (236) (158) (9E)   ;(10011011) (233) (155) (9B)   ;
;120;(10011000) (230) (152) (98)    ;(10010101) (225) (149) (95)   ;(10010010) (222) (146) (92)   ;(10001111) (217) (143) (8F)   ;(10001100) (214) (140) (8C)   ;(10001001) (211) (137) (89)   ;(10000110) (206) (134) (86)   ;(10000011) (203) (131) (83)   ;
;128;(10000000) (200) (128) (80)    ;(01111100) (174) (124) (7C)   ;(01111001) (171) (121) (79)   ;(01110110) (166) (118) (76)   ;(01110011) (163) (115) (73)   ;(01110000) (160) (112) (70)   ;(01101101) (155) (109) (6D)   ;(01101010) (152) (106) (6A)   ;
;136;(01100111) (147) (103) (67)    ;(01100100) (144) (100) (64)   ;(01100001) (141) (97) (61)   ;(01011110) (136) (94) (5E)   ;(01011011) (133) (91) (5B)   ;(01011000) (130) (88) (58)   ;(01010101) (125) (85) (55)   ;(01010010) (122) (82) (52)   ;
;144;(01001111) (117) (79) (4F)    ;(01001100) (114) (76) (4C)   ;(01001001) (111) (73) (49)   ;(01000110) (106) (70) (46)   ;(01000100) (104) (68) (44)   ;(01000001) (101) (65) (41)   ;(00111110) (76) (62) (3E)   ;(00111100) (74) (60) (3C)   ;
;152;(00111001) (71) (57) (39)    ;(00110110) (66) (54) (36)   ;(00110100) (64) (52) (34)   ;(00110001) (61) (49) (31)   ;(00101111) (57) (47) (2F)   ;(00101101) (55) (45) (2D)   ;(00101010) (52) (42) (2A)   ;(00101000) (50) (40) (28)   ;
;160;(00100110) (46) (38) (26)    ;(00100100) (44) (36) (24)   ;(00100001) (41) (33) (21)   ;(00011111) (37) (31) (1F)   ;(00011101) (35) (29) (1D)   ;(00011011) (33) (27) (1B)   ;(00011001) (31) (25) (19)   ;(00011000) (30) (24) (18)   ;
;168;(00010110) (26) (22) (16)    ;(00010100) (24) (20) (14)   ;(00010011) (23) (19) (13)   ;(00010001) (21) (17) (11)   ;(00001111) (17) (15) (0F)   ;(00001110) (16) (14) (0E)   ;(00001101) (15) (13) (0D)   ;(00001011) (13) (11) (0B)   ;
;176;(00001010) (12) (10) (0A)    ;(00001001) (11) (9) (09)   ;(00001000) (10) (8) (08)   ;(00000111) (7) (7) (07)   ;(00000110) (6) (6) (06)   ;(00000101) (5) (5) (05)   ;(00000100) (4) (4) (04)   ;(00000100) (4) (4) (04)   ;
;184;(00000011) (3) (3) (03)    ;(00000010) (2) (2) (02)   ;(00000010) (2) (2) (02)   ;(00000001) (1) (1) (01)   ;(00000001) (1) (1) (01)   ;(00000001) (1) (1) (01)   ;(00000001) (1) (1) (01)   ;(00000001) (1) (1) (01)   ;
;192;(00000001) (1) (1) (01)    ;(00000001) (1) (1) (01)   ;(00000001) (1) (1) (01)   ;(00000001) (1) (1) (01)   ;(00000001) (1) (1) (01)   ;(00000001) (1) (1) (01)   ;(00000010) (2) (2) (02)   ;(00000010) (2) (2) (02)   ;
;200;(00000011) (3) (3) (03)    ;(00000100) (4) (4) (04)   ;(00000100) (4) (4) (04)   ;(00000101) (5) (5) (05)   ;(00000110) (6) (6) (06)   ;(00000111) (7) (7) (07)   ;(00001000) (10) (8) (08)   ;(00001001) (11) (9) (09)   ;
;208;(00001010) (12) (10) (0A)    ;(00001011) (13) (11) (0B)   ;(00001101) (15) (13) (0D)   ;(00001110) (16) (14) (0E)   ;(00001111) (17) (15) (0F)   ;(00010001) (21) (17) (11)   ;(00010011) (23) (19) (13)   ;(00010100) (24) (20) (14)   ;
;216;(00010110) (26) (22) (16)    ;(00011000) (30) (24) (18)   ;(00011001) (31) (25) (19)   ;(00011011) (33) (27) (1B)   ;(00011101) (35) (29) (1D)   ;(00011111) (37) (31) (1F)   ;(00100001) (41) (33) (21)   ;(00100100) (44) (36) (24)   ;
;224;(00100110) (46) (38) (26)    ;(00101000) (50) (40) (28)   ;(00101010) (52) (42) (2A)   ;(00101101) (55) (45) (2D)   ;(00101111) (57) (47) (2F)   ;(00110001) (61) (49) (31)   ;(00110100) (64) (52) (34)   ;(00110110) (66) (54) (36)   ;
;232;(00111001) (71) (57) (39)    ;(00111100) (74) (60) (3C)   ;(00111110) (76) (62) (3E)   ;(01000001) (101) (65) (41)   ;(01000100) (104) (68) (44)   ;(01000110) (106) (70) (46)   ;(01001001) (111) (73) (49)   ;(01001100) (114) (76) (4C)   ;
;240;(01001111) (117) (79) (4F)    ;(01010010) (122) (82) (52)   ;(01010101) (125) (85) (55)   ;(01011000) (130) (88) (58)   ;(01011011) (133) (91) (5B)   ;(01011110) (136) (94) (5E)   ;(01100001) (141) (97) (61)   ;(01100100) (144) (100) (64)   ;
;248;(01100111) (147) (103) (67)    ;(01101010) (152) (106) (6A)   ;(01101101) (155) (109) (6D)   ;(01110000) (160) (112) (70)   ;(01110011) (163) (115) (73)   ;(01110110) (166) (118) (76)   ;(01111001) (171) (121) (79)   ;(01111100) (174) (124) (7C)   ;


+------------------------------------------------------+
; Other Routing Usage Summary                          ;
+-----------------------------+------------------------+
; Other Routing Resource Type ; Usage                  ;
+-----------------------------+------------------------+
; Block interconnects         ; 300 / 32,401 ( < 1 % ) ;
; C16 interconnects           ; 15 / 1,326 ( 1 % )     ;
; C4 interconnects            ; 91 / 21,816 ( < 1 % )  ;
; Direct links                ; 103 / 32,401 ( < 1 % ) ;
; Global clocks               ; 2 / 10 ( 20 % )        ;
; Local interconnects         ; 129 / 10,320 ( 1 % )   ;
; R24 interconnects           ; 7 / 1,289 ( < 1 % )    ;
; R4 interconnects            ; 127 / 28,186 ( < 1 % ) ;
+-----------------------------+------------------------+


+----------------------------------------------------------------------------+
; LAB Logic Elements                                                         ;
+---------------------------------------------+------------------------------+
; Number of Logic Elements  (Average = 13.74) ; Number of LABs  (Total = 19) ;
+---------------------------------------------+------------------------------+
; 1                                           ; 2                            ;
; 2                                           ; 0                            ;
; 3                                           ; 0                            ;
; 4                                           ; 0                            ;
; 5                                           ; 0                            ;
; 6                                           ; 0                            ;
; 7                                           ; 0                            ;
; 8                                           ; 0                            ;
; 9                                           ; 0                            ;
; 10                                          ; 0                            ;
; 11                                          ; 1                            ;
; 12                                          ; 0                            ;
; 13                                          ; 0                            ;
; 14                                          ; 2                            ;
; 15                                          ; 4                            ;
; 16                                          ; 10                           ;
+---------------------------------------------+------------------------------+


+-------------------------------------------------------------------+
; LAB-wide Signals                                                  ;
+------------------------------------+------------------------------+
; LAB-wide Signals  (Average = 0.47) ; Number of LABs  (Total = 19) ;
+------------------------------------+------------------------------+
; 1 Async. clear                     ; 4                            ;
; 1 Clock                            ; 5                            ;
+------------------------------------+------------------------------+


+-----------------------------------------------------------------------------+
; LAB Signals Sourced                                                         ;
+----------------------------------------------+------------------------------+
; Number of Signals Sourced  (Average = 15.79) ; Number of LABs  (Total = 19) ;
+----------------------------------------------+------------------------------+
; 0                                            ; 0                            ;
; 1                                            ; 2                            ;
; 2                                            ; 0                            ;
; 3                                            ; 0                            ;
; 4                                            ; 0                            ;
; 5                                            ; 0                            ;
; 6                                            ; 0                            ;
; 7                                            ; 1                            ;
; 8                                            ; 0                            ;
; 9                                            ; 0                            ;
; 10                                           ; 0                            ;
; 11                                           ; 1                            ;
; 12                                           ; 0                            ;
; 13                                           ; 0                            ;
; 14                                           ; 2                            ;
; 15                                           ; 3                            ;
; 16                                           ; 5                            ;
; 17                                           ; 0                            ;
; 18                                           ; 0                            ;
; 19                                           ; 0                            ;
; 20                                           ; 2                            ;
; 21                                           ; 0                            ;
; 22                                           ; 0                            ;
; 23                                           ; 1                            ;
; 24                                           ; 0                            ;
; 25                                           ; 0                            ;
; 26                                           ; 0                            ;
; 27                                           ; 0                            ;
; 28                                           ; 0                            ;
; 29                                           ; 0                            ;
; 30                                           ; 0                            ;
; 31                                           ; 0                            ;
; 32                                           ; 2                            ;
+----------------------------------------------+------------------------------+


+--------------------------------------------------------------------------------+
; LAB Signals Sourced Out                                                        ;
+-------------------------------------------------+------------------------------+
; Number of Signals Sourced Out  (Average = 8.84) ; Number of LABs  (Total = 19) ;
+-------------------------------------------------+------------------------------+
; 0                                               ; 0                            ;
; 1                                               ; 2                            ;
; 2                                               ; 0                            ;
; 3                                               ; 0                            ;
; 4                                               ; 0                            ;
; 5                                               ; 1                            ;
; 6                                               ; 2                            ;
; 7                                               ; 0                            ;
; 8                                               ; 5                            ;
; 9                                               ; 1                            ;
; 10                                              ; 4                            ;
; 11                                              ; 0                            ;
; 12                                              ; 0                            ;
; 13                                              ; 1                            ;
; 14                                              ; 1                            ;
; 15                                              ; 1                            ;
; 16                                              ; 0                            ;
; 17                                              ; 0                            ;
; 18                                              ; 1                            ;
+-------------------------------------------------+------------------------------+


+-----------------------------------------------------------------------------+
; LAB Distinct Inputs                                                         ;
+----------------------------------------------+------------------------------+
; Number of Distinct Inputs  (Average = 13.53) ; Number of LABs  (Total = 19) ;
+----------------------------------------------+------------------------------+
; 0                                            ; 0                            ;
; 1                                            ; 0                            ;
; 2                                            ; 0                            ;
; 3                                            ; 1                            ;
; 4                                            ; 2                            ;
; 5                                            ; 0                            ;
; 6                                            ; 0                            ;
; 7                                            ; 0                            ;
; 8                                            ; 2                            ;
; 9                                            ; 1                            ;
; 10                                           ; 0                            ;
; 11                                           ; 0                            ;
; 12                                           ; 2                            ;
; 13                                           ; 0                            ;
; 14                                           ; 0                            ;
; 15                                           ; 4                            ;
; 16                                           ; 2                            ;
; 17                                           ; 0                            ;
; 18                                           ; 1                            ;
; 19                                           ; 0                            ;
; 20                                           ; 2                            ;
; 21                                           ; 0                            ;
; 22                                           ; 1                            ;
; 23                                           ; 0                            ;
; 24                                           ; 0                            ;
; 25                                           ; 1                            ;
+----------------------------------------------+------------------------------+


+------------------------------------------+
; I/O Rules Summary                        ;
+----------------------------------+-------+
; I/O Rules Statistic              ; Total ;
+----------------------------------+-------+
; Total I/O Rules                  ; 30    ;
; Number of I/O Rules Passed       ; 9     ;
; Number of I/O Rules Failed       ; 0     ;
; Number of I/O Rules Unchecked    ; 0     ;
; Number of I/O Rules Inapplicable ; 21    ;
+----------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Details                                                                                                                                                                                                                                                                                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+
; Status       ; ID        ; Category                          ; Rule Description                                                                                     ; Severity ; Information                                                              ; Area                ; Extra Information ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+
; Inapplicable ; IO_000001 ; Capacity Checks                   ; Number of pins in an I/O bank should not exceed the number of locations available.                   ; Critical ; No Location assignments found.                                           ; I/O                 ;                   ;
; Inapplicable ; IO_000002 ; Capacity Checks                   ; Number of clocks in an I/O bank should not exceed the number of clocks available.                    ; Critical ; No Global Signal assignments found.                                      ; I/O                 ;                   ;
; Inapplicable ; IO_000003 ; Capacity Checks                   ; Number of pins in a Vrefgroup should not exceed the number of locations available.                   ; Critical ; No Location assignments found.                                           ; I/O                 ;                   ;
; Inapplicable ; IO_000004 ; Voltage Compatibility Checks      ; The I/O bank should support the requested VCCIO.                                                     ; Critical ; No IOBANK_VCCIO assignments found.                                       ; I/O                 ;                   ;
; Inapplicable ; IO_000005 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VREF values.                                                  ; Critical ; No VREF I/O Standard assignments found.                                  ; I/O                 ;                   ;
; Pass         ; IO_000006 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VCCIO values.                                                 ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000007 ; Valid Location Checks             ; Checks for unavailable locations.                                                                    ; Critical ; No Location assignments found.                                           ; I/O                 ;                   ;
; Inapplicable ; IO_000008 ; Valid Location Checks             ; Checks for reserved locations.                                                                       ; Critical ; No reserved LogicLock region found.                                      ; I/O                 ;                   ;
; Pass         ; IO_000009 ; I/O Properties Checks for One I/O ; The location should support the requested I/O standard.                                              ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000010 ; I/O Properties Checks for One I/O ; The location should support the requested I/O direction.                                             ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000011 ; I/O Properties Checks for One I/O ; The location should support the requested Current Strength.                                          ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Pass         ; IO_000012 ; I/O Properties Checks for One I/O ; The location should support the requested On Chip Termination value.                                 ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000013 ; I/O Properties Checks for One I/O ; The location should support the requested Bus Hold value.                                            ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000014 ; I/O Properties Checks for One I/O ; The location should support the requested Weak Pull Up value.                                        ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                 ;                   ;
; Pass         ; IO_000015 ; I/O Properties Checks for One I/O ; The location should support the requested PCI Clamp Diode.                                           ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000018 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Current Strength.                                      ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Pass         ; IO_000019 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested On Chip Termination value.                             ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000020 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested PCI Clamp Diode.                                       ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000021 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Weak Pull Up value.                                    ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                 ;                   ;
; Inapplicable ; IO_000022 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Bus Hold value.                                        ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000023 ; I/O Properties Checks for One I/O ; The I/O standard should support the Open Drain value.                                                ; Critical ; No open drain assignments found.                                         ; I/O                 ;                   ;
; Pass         ; IO_000024 ; I/O Properties Checks for One I/O ; The I/O direction should support the On Chip Termination value.                                      ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000026 ; I/O Properties Checks for One I/O ; On Chip Termination and Current Strength should not be used at the same time.                        ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000027 ; I/O Properties Checks for One I/O ; Weak Pull Up and Bus Hold should not be used at the same time.                                       ; Critical ; No Enable Bus-Hold Circuitry or Weak Pull-Up Resistor assignments found. ; I/O                 ;                   ;
; Inapplicable ; IO_000045 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Slew Rate value.                                       ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Inapplicable ; IO_000046 ; I/O Properties Checks for One I/O ; The location should support the requested Slew Rate value.                                           ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Inapplicable ; IO_000047 ; I/O Properties Checks for One I/O ; On Chip Termination and Slew Rate should not be used at the same time.                               ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Pass         ; IO_000033 ; Electromigration Checks           ; Current density for consecutive I/Os should not exceed 240mA for row I/Os and 240mA for column I/Os. ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000034 ; SI Related Distance Checks        ; Single-ended outputs should be 5 LAB row(s) away from a differential I/O.                            ; High     ; No Differential I/O Standard assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000042 ; SI Related SSO Limit Checks       ; No more than 20 outputs are allowed in a VREF group when VREF is being read from.                    ; High     ; No VREF I/O Standard assignments found.                                  ; I/O                 ;                   ;
; ----         ; ----      ; Disclaimer                        ; OCT rules are checked but not reported.                                                              ; None     ; ----                                                                     ; On Chip Termination ;                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Matrix                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+--------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Pin/Rules          ; IO_000001    ; IO_000002    ; IO_000003    ; IO_000004    ; IO_000005    ; IO_000006 ; IO_000007    ; IO_000008    ; IO_000009 ; IO_000010 ; IO_000011    ; IO_000012    ; IO_000013    ; IO_000014    ; IO_000015    ; IO_000018    ; IO_000019    ; IO_000020    ; IO_000021    ; IO_000022    ; IO_000023    ; IO_000024    ; IO_000026    ; IO_000027    ; IO_000045    ; IO_000046    ; IO_000047    ; IO_000033 ; IO_000034    ; IO_000042    ;
+--------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Total Pass         ; 0            ; 0            ; 0            ; 0            ; 0            ; 32        ; 0            ; 0            ; 32        ; 32        ; 0            ; 8            ; 0            ; 0            ; 24           ; 0            ; 8            ; 24           ; 0            ; 0            ; 0            ; 8            ; 0            ; 0            ; 0            ; 0            ; 0            ; 32        ; 0            ; 0            ;
; Total Unchecked    ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; Total Inapplicable ; 32           ; 32           ; 32           ; 32           ; 32           ; 0         ; 32           ; 32           ; 0         ; 0         ; 32           ; 24           ; 32           ; 32           ; 8            ; 32           ; 24           ; 8            ; 32           ; 32           ; 32           ; 24           ; 32           ; 32           ; 32           ; 32           ; 32           ; 0         ; 32           ; 32           ;
; Total Fail         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; signal[7]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; signal[6]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; signal[5]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; signal[4]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; signal[3]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; signal[2]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; signal[1]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; signal[0]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SW[12]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SW[11]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SW[7]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SW[6]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SW[5]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SW[4]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SW[3]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SW[2]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SW[1]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SW[0]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SW[9]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SW[10]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SW[8]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; clk                ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; rst                ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; inc_value[0]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; inc_value[1]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; inc_value[2]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; inc_value[3]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; inc_value[4]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; inc_value[5]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; inc_value[6]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; inc_value[7]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; update_value       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
+--------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+


+---------------------------------------------------------------------------------------------+
; Fitter Device Options                                                                       ;
+------------------------------------------------------------------+--------------------------+
; Option                                                           ; Setting                  ;
+------------------------------------------------------------------+--------------------------+
; Enable user-supplied start-up clock (CLKUSR)                     ; Off                      ;
; Enable device-wide reset (DEV_CLRn)                              ; Off                      ;
; Enable device-wide output enable (DEV_OE)                        ; Off                      ;
; Enable INIT_DONE output                                          ; Off                      ;
; Configuration scheme                                             ; Active Serial            ;
; Error detection CRC                                              ; Off                      ;
; Enable open drain on CRC_ERROR pin                               ; Off                      ;
; Enable input tri-state on active configuration pins in user mode ; Off                      ;
; Configuration Voltage Level                                      ; Auto                     ;
; Force Configuration Voltage Level                                ; Off                      ;
; nCEO                                                             ; As output driving ground ;
; Data[0]                                                          ; As input tri-stated      ;
; Data[1]/ASDO                                                     ; As input tri-stated      ;
; Data[7..2]                                                       ; Unreserved               ;
; FLASH_nCE/nCSO                                                   ; As input tri-stated      ;
; Other Active Parallel pins                                       ; Unreserved               ;
; DCLK                                                             ; As output driving ground ;
; Base pin-out file on sameframe device                            ; Off                      ;
+------------------------------------------------------------------+--------------------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.20 V ;
; Low Junction Temperature  ; 0 C   ;
; High Junction Temperature ; 85 C  ;
+---------------------------+--------+


+------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Summary              ;
+-----------------+----------------------+-------------------+
; Source Clock(s) ; Destination Clock(s) ; Delay Added in ns ;
+-----------------+----------------------+-------------------+
; clk,rst,I/O     ; clk                  ; 10.5              ;
; I/O             ; clk                  ; 1.1               ;
+-----------------+----------------------+-------------------+
Note: For more information on problematic transfers, consider running the Fitter again with the Optimize hold timing option (Settings Menu) turned off.
This will disable optimization of problematic paths and expose them for further analysis using either the TimeQuest Timing Analyzer or the Classic Timing Analyzer.


+-------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Details                                       ;
+--------------------------------+--------------------------------+-------------------+
; Source Register                ; Destination Register           ; Delay Added in ns ;
+--------------------------------+--------------------------------+-------------------+
; rst                            ; signal[7]                      ; 1.478             ;
; DDS:inst1|inc_out[2]~_emulated ; signal[7]                      ; 1.230             ;
; inc_value[2]                   ; signal[7]                      ; 1.230             ;
; DDS:inst1|inc_out[1]~_emulated ; signal[7]                      ; 1.230             ;
; inc_value[1]                   ; signal[7]                      ; 1.230             ;
; DDS:inst1|inc_out[2]~9         ; signal[7]                      ; 1.230             ;
; DDS:inst1|inc_out[1]~5         ; signal[7]                      ; 1.230             ;
; DDS:inst1|inc_out[5]~_emulated ; signal[7]                      ; 1.220             ;
; inc_value[5]                   ; signal[7]                      ; 1.220             ;
; DDS:inst1|inc_out[5]~21        ; signal[7]                      ; 1.220             ;
; DDS:inst1|inc_out[0]~_emulated ; signal[7]                      ; 1.201             ;
; inc_value[0]                   ; signal[7]                      ; 1.201             ;
; DDS:inst1|inc_out[0]~1         ; signal[7]                      ; 1.201             ;
; DDS:inst1|inc_out[4]~_emulated ; signal[7]                      ; 1.176             ;
; inc_value[4]                   ; signal[7]                      ; 1.176             ;
; DDS:inst1|inc_out[4]~17        ; signal[7]                      ; 1.176             ;
; DDS:inst1|inc_out[6]~_emulated ; signal[7]                      ; 1.077             ;
; inc_value[6]                   ; signal[7]                      ; 1.077             ;
; DDS:inst1|inc_out[6]~25        ; signal[7]                      ; 1.077             ;
; DDS:inst1|inc_out[3]~_emulated ; signal[7]                      ; 1.052             ;
; inc_value[3]                   ; signal[7]                      ; 1.052             ;
; DDS:inst1|inc_out[3]~13        ; signal[7]                      ; 1.052             ;
; DDS:inst1|inc_out[7]~29        ; signal[7]                      ; 0.803             ;
; DDS:inst1|inc_out[7]~_emulated ; signal[7]                      ; 0.803             ;
; inc_value[7]                   ; signal[7]                      ; 0.803             ;
; update_value                   ; DDS:inst1|inc_out[0]~_emulated ; 0.407             ;
+--------------------------------+--------------------------------+-------------------+
Note: This table only shows the top 26 path(s) that have the largest delay added for hold.


+-----------------+
; Fitter Messages ;
+-----------------+
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (119004): Automatically selected device EP4CE6E22C6 for design WaveformGenerator
Info (21076): High junction temperature operating condition is not set. Assuming a default value of '85'.
Info (21076): Low junction temperature operating condition is not set. Assuming a default value of '0'.
Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Warning (292013): Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature.
Info (176444): Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices
    Info (176445): Device EP4CE10E22C6 is compatible
    Info (176445): Device EP4CE15E22C6 is compatible
    Info (176445): Device EP4CE22E22C6 is compatible
Info (169124): Fitter converted 5 user pins into dedicated programming pins
    Info (169125): Pin ~ALTERA_ASDO_DATA1~ is reserved at location 6
    Info (169125): Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location 8
    Info (169125): Pin ~ALTERA_DCLK~ is reserved at location 12
    Info (169125): Pin ~ALTERA_DATA0~ is reserved at location 13
    Info (169125): Pin ~ALTERA_nCEO~ is reserved at location 101
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Critical Warning (169085): No exact pin location assignment(s) for 32 pins of 32 total pins
    Info (169086): Pin signal[7] not assigned to an exact location on the device
    Info (169086): Pin signal[6] not assigned to an exact location on the device
    Info (169086): Pin signal[5] not assigned to an exact location on the device
    Info (169086): Pin signal[4] not assigned to an exact location on the device
    Info (169086): Pin signal[3] not assigned to an exact location on the device
    Info (169086): Pin signal[2] not assigned to an exact location on the device
    Info (169086): Pin signal[1] not assigned to an exact location on the device
    Info (169086): Pin signal[0] not assigned to an exact location on the device
    Info (169086): Pin SW[12] not assigned to an exact location on the device
    Info (169086): Pin SW[11] not assigned to an exact location on the device
    Info (169086): Pin SW[7] not assigned to an exact location on the device
    Info (169086): Pin SW[6] not assigned to an exact location on the device
    Info (169086): Pin SW[5] not assigned to an exact location on the device
    Info (169086): Pin SW[4] not assigned to an exact location on the device
    Info (169086): Pin SW[3] not assigned to an exact location on the device
    Info (169086): Pin SW[2] not assigned to an exact location on the device
    Info (169086): Pin SW[1] not assigned to an exact location on the device
    Info (169086): Pin SW[0] not assigned to an exact location on the device
    Info (169086): Pin SW[9] not assigned to an exact location on the device
    Info (169086): Pin SW[10] not assigned to an exact location on the device
    Info (169086): Pin SW[8] not assigned to an exact location on the device
    Info (169086): Pin clk not assigned to an exact location on the device
    Info (169086): Pin rst not assigned to an exact location on the device
    Info (169086): Pin inc_value[0] not assigned to an exact location on the device
    Info (169086): Pin inc_value[1] not assigned to an exact location on the device
    Info (169086): Pin inc_value[2] not assigned to an exact location on the device
    Info (169086): Pin inc_value[3] not assigned to an exact location on the device
    Info (169086): Pin inc_value[4] not assigned to an exact location on the device
    Info (169086): Pin inc_value[5] not assigned to an exact location on the device
    Info (169086): Pin inc_value[6] not assigned to an exact location on the device
    Info (169086): Pin inc_value[7] not assigned to an exact location on the device
    Info (169086): Pin update_value not assigned to an exact location on the device
Warning (335093): TimeQuest Timing Analyzer is analyzing 8 combinational loops as latches.
Critical Warning (332012): Synopsys Design Constraints File file not found: 'WaveformGenerator.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332144): No user constrained base clocks found in the design
Warning (332125): Found combinational loop of 2 nodes
    Warning (332126): Node "inst|sign~0|combout"
    Warning (332126): Node "inst|sign~0|datab"
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332130): Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time.
Info (176353): Automatically promoted node clk~input (placed in PIN 23 (CLK1, DIFFCLK_0n))
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2
Info (176353): Automatically promoted node rst~input (placed in PIN 24 (CLK2, DIFFCLK_1p))
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node DDS:inst1|inc_out[0]~2
        Info (176357): Destination node DDS:inst1|inc_out[1]~6
        Info (176357): Destination node DDS:inst1|inc_out[2]~10
        Info (176357): Destination node DDS:inst1|inc_out[3]~14
        Info (176357): Destination node DDS:inst1|inc_out[4]~18
        Info (176357): Destination node DDS:inst1|inc_out[5]~22
        Info (176357): Destination node DDS:inst1|inc_out[6]~26
        Info (176357): Destination node DDS:inst1|inc_out[7]~30
Info (176233): Starting register packing
Info (176235): Finished register packing
    Extra Info (176219): No registers were packed into other blocks
Info (176214): Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement
    Info (176211): Number of I/O pins in group: 30 (unused VREF, 2.5V VCCIO, 22 input, 8 output, 0 bidirectional)
        Info (176212): I/O standards used: 2.5 V.
Info (176215): I/O bank details before I/O pin placement
    Info (176214): Statistics of I/O banks
        Info (176213): I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 5 total pin(s) used --  6 pins available
        Info (176213): I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  7 pins available
        Info (176213): I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  11 pins available
        Info (176213): I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  14 pins available
        Info (176213): I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  13 pins available
        Info (176213): I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  9 pins available
        Info (176213): I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  13 pins available
        Info (176213): I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  12 pins available
Info (171121): Fitter preparation operations ending: elapsed time is 00:00:03
Info (170189): Fitter placement preparation operations beginning
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:00
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:02
Info (170193): Fitter routing operations beginning
Info (170195): Router estimated average interconnect usage is 0% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X11_Y0 to location X22_Y11
Info (170194): Fitter routing operations ending: elapsed time is 00:00:03
Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    Info (170201): Optimizations that may affect the design's routability were skipped
Info (11888): Total time spent on timing analysis during the Fitter is 0.88 seconds.
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (11218): Fitter post-fit operations ending: elapsed time is 00:00:03
Info (144001): Generated suppressed messages file C:/Users/SAADATI-PC/Documents/altera/Lab3_1/output_files/WaveformGenerator.fit.smsg
Info: Quartus II 64-Bit Fitter was successful. 0 errors, 9 warnings
    Info: Peak virtual memory: 4834 megabytes
    Info: Processing ended: Fri May 21 20:25:04 2021
    Info: Elapsed time: 00:00:34
    Info: Total CPU time (on all processors): 00:00:32


+----------------------------+
; Fitter Suppressed Messages ;
+----------------------------+
The suppressed messages can be found in C:/Users/SAADATI-PC/Documents/altera/Lab3_1/output_files/WaveformGenerator.fit.smsg.


