$date
	Wed Jan 31 10:07:50 2018
$end
$version
	Icarus Verilog
$end
$timescale
	100fs
$end
$scope module tb_jtl_vc075 $end
$var wire 1 ! out $end
$var reg 1 " in $end
$scope module DUT $end
$var wire 1 " in $end
$var reg 1 # errorsignal_in $end
$var reg 1 ! out $end
$var integer 32 $ cell_state [31:0] $end
$var real 1 % ct_state0_in_in $end
$var real 1 & delay_state0_in_out $end
$var integer 32 ' outfile [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx '
r4.5 &
r5 %
b0 $
0#
0"
x!
$end
#200
1#
1"
#250
0#
#300
