Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Tue Nov  4 15:00:46 2025
| Host         : leo-virtual-machine running 64-bit Ubuntu 20.04.6 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file gate_timing_summary_routed.rpt -pb gate_timing_summary_routed.pb -rpx gate_timing_summary_routed.rpx -warn_on_violation
| Design       : gate
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                    6          inf        0.000                      0                    6           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             6 Endpoints
Min Delay             6 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 b
                            (input port)
  Destination:            z[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.268ns  (logic 5.115ns (55.193%)  route 4.153ns (44.807%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 f  b (IN)
                         net (fo=0)                   0.000     0.000    b
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 f  b_IBUF_inst/O
                         net (fo=6, routed)           1.515     2.976    b_IBUF
    SLICE_X0Y17          LUT2 (Prop_lut2_I0_O)        0.124     3.100 r  z_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.638     5.738    z_OBUF[1]
    E19                  OBUF (Prop_obuf_I_O)         3.530     9.268 r  z_OBUF[1]_inst/O
                         net (fo=0)                   0.000     9.268    z[1]
    E19                                                               r  z[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b
                            (input port)
  Destination:            z[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.062ns  (logic 5.326ns (58.772%)  route 3.736ns (41.228%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  b (IN)
                         net (fo=0)                   0.000     0.000    b
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 r  b_IBUF_inst/O
                         net (fo=6, routed)           1.507     2.968    b_IBUF
    SLICE_X0Y17          LUT2 (Prop_lut2_I1_O)        0.152     3.120 r  z_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.229     5.349    z_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         3.713     9.062 r  z_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.062    z[0]
    U16                                                               r  z[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b
                            (input port)
  Destination:            z[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.650ns  (logic 5.322ns (61.529%)  route 3.328ns (38.471%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 f  b (IN)
                         net (fo=0)                   0.000     0.000    b
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 f  b_IBUF_inst/O
                         net (fo=6, routed)           1.515     2.976    b_IBUF
    SLICE_X0Y17          LUT2 (Prop_lut2_I0_O)        0.150     3.126 r  z_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.813     4.939    z_OBUF[3]
    V19                  OBUF (Prop_obuf_I_O)         3.711     8.650 r  z_OBUF[3]_inst/O
                         net (fo=0)                   0.000     8.650    z[3]
    V19                                                               r  z[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b
                            (input port)
  Destination:            z[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.619ns  (logic 5.328ns (61.812%)  route 3.292ns (38.188%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  b (IN)
                         net (fo=0)                   0.000     0.000    b
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 r  b_IBUF_inst/O
                         net (fo=6, routed)           1.222     2.683    b_IBUF
    SLICE_X0Y13          LUT2 (Prop_lut2_I0_O)        0.150     2.833 r  z_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.070     4.903    z_OBUF[5]
    U15                  OBUF (Prop_obuf_I_O)         3.716     8.619 r  z_OBUF[5]_inst/O
                         net (fo=0)                   0.000     8.619    z[5]
    U15                                                               r  z[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b
                            (input port)
  Destination:            z[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.417ns  (logic 5.086ns (60.425%)  route 3.331ns (39.575%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  b (IN)
                         net (fo=0)                   0.000     0.000    b
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 r  b_IBUF_inst/O
                         net (fo=6, routed)           1.507     2.968    b_IBUF
    SLICE_X0Y17          LUT2 (Prop_lut2_I1_O)        0.124     3.092 r  z_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.825     4.917    z_OBUF[2]
    U19                  OBUF (Prop_obuf_I_O)         3.501     8.417 r  z_OBUF[2]_inst/O
                         net (fo=0)                   0.000     8.417    z[2]
    U19                                                               r  z[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b
                            (input port)
  Destination:            z[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.178ns  (logic 5.094ns (62.289%)  route 3.084ns (37.711%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  b (IN)
                         net (fo=0)                   0.000     0.000    b
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 r  b_IBUF_inst/O
                         net (fo=6, routed)           1.222     2.683    b_IBUF
    SLICE_X0Y13          LUT2 (Prop_lut2_I1_O)        0.124     2.807 r  z_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.862     4.669    z_OBUF[4]
    W18                  OBUF (Prop_obuf_I_O)         3.509     8.178 r  z_OBUF[4]_inst/O
                         net (fo=0)                   0.000     8.178    z[4]
    W18                                                               r  z[4] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 a
                            (input port)
  Destination:            z[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.284ns  (logic 1.476ns (64.604%)  route 0.809ns (35.396%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  a (IN)
                         net (fo=0)                   0.000     0.000    a
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  a_IBUF_inst/O
                         net (fo=6, routed)           0.409     0.629    a_IBUF
    SLICE_X0Y13          LUT2 (Prop_lut2_I0_O)        0.045     0.674 r  z_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.400     1.074    z_OBUF[4]
    W18                  OBUF (Prop_obuf_I_O)         1.210     2.284 r  z_OBUF[4]_inst/O
                         net (fo=0)                   0.000     2.284    z[4]
    W18                                                               r  z[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a
                            (input port)
  Destination:            z[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.302ns  (logic 1.468ns (63.777%)  route 0.834ns (36.223%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  a (IN)
                         net (fo=0)                   0.000     0.000    a
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  a_IBUF_inst/O
                         net (fo=6, routed)           0.442     0.663    a_IBUF
    SLICE_X0Y17          LUT2 (Prop_lut2_I0_O)        0.045     0.708 r  z_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.392     1.100    z_OBUF[2]
    U19                  OBUF (Prop_obuf_I_O)         1.202     2.302 r  z_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.302    z[2]
    U19                                                               r  z[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a
                            (input port)
  Destination:            z[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.377ns  (logic 1.541ns (64.844%)  route 0.836ns (35.156%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  a (IN)
                         net (fo=0)                   0.000     0.000    a
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  a_IBUF_inst/O
                         net (fo=6, routed)           0.441     0.662    a_IBUF
    SLICE_X0Y17          LUT2 (Prop_lut2_I1_O)        0.048     0.710 r  z_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.394     1.104    z_OBUF[3]
    V19                  OBUF (Prop_obuf_I_O)         1.272     2.377 r  z_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.377    z[3]
    V19                                                               r  z[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a
                            (input port)
  Destination:            z[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.446ns  (logic 1.546ns (63.235%)  route 0.899ns (36.765%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  a (IN)
                         net (fo=0)                   0.000     0.000    a
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  a_IBUF_inst/O
                         net (fo=6, routed)           0.409     0.629    a_IBUF
    SLICE_X0Y13          LUT2 (Prop_lut2_I1_O)        0.048     0.677 r  z_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.491     1.168    z_OBUF[5]
    U15                  OBUF (Prop_obuf_I_O)         1.278     2.446 r  z_OBUF[5]_inst/O
                         net (fo=0)                   0.000     2.446    z[5]
    U15                                                               r  z[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a
                            (input port)
  Destination:            z[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.565ns  (logic 1.543ns (60.160%)  route 1.022ns (39.840%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  a (IN)
                         net (fo=0)                   0.000     0.000    a
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  a_IBUF_inst/O
                         net (fo=6, routed)           0.442     0.663    a_IBUF
    SLICE_X0Y17          LUT2 (Prop_lut2_I0_O)        0.049     0.712 r  z_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.579     1.292    z_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         1.273     2.565 r  z_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.565    z[0]
    U16                                                               r  z[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a
                            (input port)
  Destination:            z[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.715ns  (logic 1.497ns (55.125%)  route 1.218ns (44.875%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  a (IN)
                         net (fo=0)                   0.000     0.000    a
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  a_IBUF_inst/O
                         net (fo=6, routed)           0.441     0.662    a_IBUF
    SLICE_X0Y17          LUT2 (Prop_lut2_I1_O)        0.045     0.707 r  z_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.777     1.484    z_OBUF[1]
    E19                  OBUF (Prop_obuf_I_O)         1.231     2.715 r  z_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.715    z[1]
    E19                                                               r  z[1] (OUT)
  -------------------------------------------------------------------    -------------------





