

================================================================
== Vitis HLS Report for 'kernel_gemm'
================================================================
* Date:           Thu Dec 12 21:41:42 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        kernel_gemm
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu200-fsgd2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.920 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   295824|   295824|  1.183 ms|  1.183 ms|  295825|  295825|       no|
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        +---------------------------------------------------+----------------------------------------+---------+---------+-----------+-----------+-------+-------+---------+
        |                                                   |                                        |  Latency (cycles) |   Latency (absolute)  |    Interval   | Pipeline|
        |                      Instance                     |                 Module                 |   min   |   max   |    min    |    max    |  min  |  max  |   Type  |
        +---------------------------------------------------+----------------------------------------+---------+---------+-----------+-----------+-------+-------+---------+
        |grp_merlin_memcpy_0_1_fu_667                       |merlin_memcpy_0_1                       |    44075|    44075|   0.176 ms|   0.176 ms|  44075|  44075|       no|
        |grp_kernel_gemm_Pipeline_L2_fu_729                 |kernel_gemm_Pipeline_L2                 |     3003|     3003|  12.012 us|  12.012 us|   3003|   3003|       no|
        |grp_merlin_memcpy_1_1_fu_752                       |merlin_memcpy_1_1                       |    52875|    52875|   0.211 ms|   0.211 ms|  52875|  52875|       no|
        |grp_kernel_gemm_Pipeline_merlinL7_fu_814           |kernel_gemm_Pipeline_merlinL7           |       11|       11|  44.000 ns|  44.000 ns|     11|     11|       no|
        |grp_kernel_gemm_Pipeline_merlinL5_merlinL4_fu_875  |kernel_gemm_Pipeline_merlinL5_merlinL4  |      979|      979|   3.916 us|   3.916 us|    979|    979|       no|
        |grp_merlin_memcpy_2_1_fu_1008                      |merlin_memcpy_2_1                       |    44073|    44073|   0.176 ms|   0.176 ms|  44073|  44073|       no|
        +---------------------------------------------------+----------------------------------------+---------+---------+-----------+-----------+-------+-------+---------+

        * Loop: 
        +------------+---------+---------+----------+-----------+-----------+------+----------+
        |            |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------+---------+---------+----------+-----------+-----------+------+----------+
        |- merlinL8  |   198800|   198800|       994|          -|          -|   200|        no|
        +------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|       53|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |       90|   278|    59377|    31246|    0|
|Memory               |      220|     -|        0|        0|   16|
|Multiplexer          |        -|     -|        -|    12061|    -|
|Register             |        -|     -|      312|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |      310|   278|    59689|    43360|   16|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1440|  2280|   788160|   394080|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |       21|    12|        7|       11|    5|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4320|  6840|  2364480|  1182240|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        7|     4|        2|        3|    1|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +---------------------------------------------------+----------------------------------------+---------+-----+-------+-------+-----+
    |                      Instance                     |                 Module                 | BRAM_18K| DSP |   FF  |  LUT  | URAM|
    +---------------------------------------------------+----------------------------------------+---------+-----+-------+-------+-----+
    |control_s_axi_U                                    |control_s_axi                           |        0|    0|    322|    552|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U718                 |fmul_32ns_32ns_32_4_max_dsp_1           |        0|    3|    143|     78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U719                 |fmul_32ns_32ns_32_4_max_dsp_1           |        0|    3|    143|     78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U720                 |fmul_32ns_32ns_32_4_max_dsp_1           |        0|    3|    143|     78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U721                 |fmul_32ns_32ns_32_4_max_dsp_1           |        0|    3|    143|     78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U722                 |fmul_32ns_32ns_32_4_max_dsp_1           |        0|    3|    143|     78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U723                 |fmul_32ns_32ns_32_4_max_dsp_1           |        0|    3|    143|     78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U724                 |fmul_32ns_32ns_32_4_max_dsp_1           |        0|    3|    143|     78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U725                 |fmul_32ns_32ns_32_4_max_dsp_1           |        0|    3|    143|     78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U726                 |fmul_32ns_32ns_32_4_max_dsp_1           |        0|    3|    143|     78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U727                 |fmul_32ns_32ns_32_4_max_dsp_1           |        0|    3|    143|     78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U728                 |fmul_32ns_32ns_32_4_max_dsp_1           |        0|    3|    143|     78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U729                 |fmul_32ns_32ns_32_4_max_dsp_1           |        0|    3|    143|     78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U730                 |fmul_32ns_32ns_32_4_max_dsp_1           |        0|    3|    143|     78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U731                 |fmul_32ns_32ns_32_4_max_dsp_1           |        0|    3|    143|     78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U732                 |fmul_32ns_32ns_32_4_max_dsp_1           |        0|    3|    143|     78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U733                 |fmul_32ns_32ns_32_4_max_dsp_1           |        0|    3|    143|     78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U734                 |fmul_32ns_32ns_32_4_max_dsp_1           |        0|    3|    143|     78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U735                 |fmul_32ns_32ns_32_4_max_dsp_1           |        0|    3|    143|     78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U736                 |fmul_32ns_32ns_32_4_max_dsp_1           |        0|    3|    143|     78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U737                 |fmul_32ns_32ns_32_4_max_dsp_1           |        0|    3|    143|     78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U738                 |fmul_32ns_32ns_32_4_max_dsp_1           |        0|    3|    143|     78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U739                 |fmul_32ns_32ns_32_4_max_dsp_1           |        0|    3|    143|     78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U740                 |fmul_32ns_32ns_32_4_max_dsp_1           |        0|    3|    143|     78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U741                 |fmul_32ns_32ns_32_4_max_dsp_1           |        0|    3|    143|     78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U742                 |fmul_32ns_32ns_32_4_max_dsp_1           |        0|    3|    143|     78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U743                 |fmul_32ns_32ns_32_4_max_dsp_1           |        0|    3|    143|     78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U744                 |fmul_32ns_32ns_32_4_max_dsp_1           |        0|    3|    143|     78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U745                 |fmul_32ns_32ns_32_4_max_dsp_1           |        0|    3|    143|     78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U746                 |fmul_32ns_32ns_32_4_max_dsp_1           |        0|    3|    143|     78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U747                 |fmul_32ns_32ns_32_4_max_dsp_1           |        0|    3|    143|     78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U748                 |fmul_32ns_32ns_32_4_max_dsp_1           |        0|    3|    143|     78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U749                 |fmul_32ns_32ns_32_4_max_dsp_1           |        0|    3|    143|     78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U750                 |fmul_32ns_32ns_32_4_max_dsp_1           |        0|    3|    143|     78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U751                 |fmul_32ns_32ns_32_4_max_dsp_1           |        0|    3|    143|     78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U752                 |fmul_32ns_32ns_32_4_max_dsp_1           |        0|    3|    143|     78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U753                 |fmul_32ns_32ns_32_4_max_dsp_1           |        0|    3|    143|     78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U754                 |fmul_32ns_32ns_32_4_max_dsp_1           |        0|    3|    143|     78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U755                 |fmul_32ns_32ns_32_4_max_dsp_1           |        0|    3|    143|     78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U756                 |fmul_32ns_32ns_32_4_max_dsp_1           |        0|    3|    143|     78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U757                 |fmul_32ns_32ns_32_4_max_dsp_1           |        0|    3|    143|     78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U758                 |fmul_32ns_32ns_32_4_max_dsp_1           |        0|    3|    143|     78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U759                 |fmul_32ns_32ns_32_4_max_dsp_1           |        0|    3|    143|     78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U760                 |fmul_32ns_32ns_32_4_max_dsp_1           |        0|    3|    143|     78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U761                 |fmul_32ns_32ns_32_4_max_dsp_1           |        0|    3|    143|     78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U762                 |fmul_32ns_32ns_32_4_max_dsp_1           |        0|    3|    143|     78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U763                 |fmul_32ns_32ns_32_4_max_dsp_1           |        0|    3|    143|     78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U764                 |fmul_32ns_32ns_32_4_max_dsp_1           |        0|    3|    143|     78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U765                 |fmul_32ns_32ns_32_4_max_dsp_1           |        0|    3|    143|     78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U766                 |fmul_32ns_32ns_32_4_max_dsp_1           |        0|    3|    143|     78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U767                 |fmul_32ns_32ns_32_4_max_dsp_1           |        0|    3|    143|     78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U768                 |fmul_32ns_32ns_32_4_max_dsp_1           |        0|    3|    143|     78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U769                 |fmul_32ns_32ns_32_4_max_dsp_1           |        0|    3|    143|     78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U770                 |fmul_32ns_32ns_32_4_max_dsp_1           |        0|    3|    143|     78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U771                 |fmul_32ns_32ns_32_4_max_dsp_1           |        0|    3|    143|     78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U772                 |fmul_32ns_32ns_32_4_max_dsp_1           |        0|    3|    143|     78|    0|
    |grp_kernel_gemm_Pipeline_L2_fu_729                 |kernel_gemm_Pipeline_L2                 |        0|    0|    605|    375|    0|
    |grp_kernel_gemm_Pipeline_merlinL5_merlinL4_fu_875  |kernel_gemm_Pipeline_merlinL5_merlinL4  |        0|  113|  29090|  13106|    0|
    |grp_kernel_gemm_Pipeline_merlinL7_fu_814           |kernel_gemm_Pipeline_merlinL7           |        0|    0|   7606|   1837|    0|
    |merlin_gmem_kernel_gemm_32_0_m_axi_U               |merlin_gmem_kernel_gemm_32_0_m_axi      |       30|    0|   3521|   2695|    0|
    |merlin_gmem_kernel_gemm_32_C_m_axi_U               |merlin_gmem_kernel_gemm_32_C_m_axi      |       30|    0|   3521|   2695|    0|
    |merlin_gmem_kernel_gemm_512_0_m_axi_U              |merlin_gmem_kernel_gemm_512_0_m_axi     |       30|    0|   3521|   2695|    0|
    |grp_merlin_memcpy_0_1_fu_667                       |merlin_memcpy_0_1                       |        0|    0|   1290|    791|    0|
    |grp_merlin_memcpy_1_1_fu_752                       |merlin_memcpy_1_1                       |        0|    0|   1290|    791|    0|
    |grp_merlin_memcpy_2_1_fu_1008                      |merlin_memcpy_2_1                       |        0|    0|    746|   1419|    0|
    +---------------------------------------------------+----------------------------------------+---------+-----+-------+-------+-----+
    |Total                                              |                                        |       90|  278|  59377|  31246|    0|
    +---------------------------------------------------+----------------------------------------+---------+-----+-------+-------+-----+

    * DSP: 
    N/A

    * Memory: 
    +----------------+-------------------------+---------+---+----+-----+------+-----+------+-------------+
    |     Memory     |          Module         | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +----------------+-------------------------+---------+---+----+-----+------+-----+------+-------------+
    |A_7_0_buf_U     |A_7_0_buf_RAM_AUTO_1R1W  |        0|  0|   0|    1|  3000|   32|     1|        96000|
    |A_7_0_buf_16_U  |A_7_0_buf_RAM_AUTO_1R1W  |        0|  0|   0|    1|  3000|   32|     1|        96000|
    |A_7_0_buf_17_U  |A_7_0_buf_RAM_AUTO_1R1W  |        0|  0|   0|    1|  3000|   32|     1|        96000|
    |A_7_0_buf_18_U  |A_7_0_buf_RAM_AUTO_1R1W  |        0|  0|   0|    1|  3000|   32|     1|        96000|
    |A_7_0_buf_19_U  |A_7_0_buf_RAM_AUTO_1R1W  |        0|  0|   0|    1|  3000|   32|     1|        96000|
    |A_7_0_buf_20_U  |A_7_0_buf_RAM_AUTO_1R1W  |        0|  0|   0|    1|  3000|   32|     1|        96000|
    |A_7_0_buf_21_U  |A_7_0_buf_RAM_AUTO_1R1W  |        0|  0|   0|    1|  3000|   32|     1|        96000|
    |A_7_0_buf_22_U  |A_7_0_buf_RAM_AUTO_1R1W  |        0|  0|   0|    1|  3000|   32|     1|        96000|
    |A_7_0_buf_23_U  |A_7_0_buf_RAM_AUTO_1R1W  |        0|  0|   0|    1|  3000|   32|     1|        96000|
    |A_7_0_buf_24_U  |A_7_0_buf_RAM_AUTO_1R1W  |        0|  0|   0|    1|  3000|   32|     1|        96000|
    |A_7_0_buf_25_U  |A_7_0_buf_RAM_AUTO_1R1W  |        0|  0|   0|    1|  3000|   32|     1|        96000|
    |A_7_0_buf_26_U  |A_7_0_buf_RAM_AUTO_1R1W  |        0|  0|   0|    1|  3000|   32|     1|        96000|
    |A_7_0_buf_27_U  |A_7_0_buf_RAM_AUTO_1R1W  |        0|  0|   0|    1|  3000|   32|     1|        96000|
    |A_7_0_buf_28_U  |A_7_0_buf_RAM_AUTO_1R1W  |        0|  0|   0|    1|  3000|   32|     1|        96000|
    |A_7_0_buf_29_U  |A_7_0_buf_RAM_AUTO_1R1W  |        0|  0|   0|    1|  3000|   32|     1|        96000|
    |A_7_0_buf_30_U  |A_7_0_buf_RAM_AUTO_1R1W  |        0|  0|   0|    1|  3000|   32|     1|        96000|
    |B_7_0_buf_U     |B_7_0_buf_RAM_AUTO_1R1W  |        2|  0|   0|    0|   960|   32|     1|        30720|
    |B_7_0_buf_1_U   |B_7_0_buf_RAM_AUTO_1R1W  |        2|  0|   0|    0|   960|   32|     1|        30720|
    |B_7_0_buf_2_U   |B_7_0_buf_RAM_AUTO_1R1W  |        2|  0|   0|    0|   960|   32|     1|        30720|
    |B_7_0_buf_3_U   |B_7_0_buf_RAM_AUTO_1R1W  |        2|  0|   0|    0|   960|   32|     1|        30720|
    |B_7_0_buf_4_U   |B_7_0_buf_RAM_AUTO_1R1W  |        2|  0|   0|    0|   960|   32|     1|        30720|
    |B_7_0_buf_5_U   |B_7_0_buf_RAM_AUTO_1R1W  |        2|  0|   0|    0|   960|   32|     1|        30720|
    |B_7_0_buf_6_U   |B_7_0_buf_RAM_AUTO_1R1W  |        2|  0|   0|    0|   960|   32|     1|        30720|
    |B_7_0_buf_7_U   |B_7_0_buf_RAM_AUTO_1R1W  |        2|  0|   0|    0|   960|   32|     1|        30720|
    |B_7_0_buf_8_U   |B_7_0_buf_RAM_AUTO_1R1W  |        2|  0|   0|    0|   960|   32|     1|        30720|
    |B_7_0_buf_9_U   |B_7_0_buf_RAM_AUTO_1R1W  |        2|  0|   0|    0|   960|   32|     1|        30720|
    |B_7_0_buf_10_U  |B_7_0_buf_RAM_AUTO_1R1W  |        2|  0|   0|    0|   960|   32|     1|        30720|
    |B_7_0_buf_11_U  |B_7_0_buf_RAM_AUTO_1R1W  |        2|  0|   0|    0|   960|   32|     1|        30720|
    |B_7_0_buf_12_U  |B_7_0_buf_RAM_AUTO_1R1W  |        2|  0|   0|    0|   960|   32|     1|        30720|
    |B_7_0_buf_13_U  |B_7_0_buf_RAM_AUTO_1R1W  |        2|  0|   0|    0|   960|   32|     1|        30720|
    |B_7_0_buf_14_U  |B_7_0_buf_RAM_AUTO_1R1W  |        2|  0|   0|    0|   960|   32|     1|        30720|
    |B_7_0_buf_15_U  |B_7_0_buf_RAM_AUTO_1R1W  |        2|  0|   0|    0|   960|   32|     1|        30720|
    |B_7_0_buf_16_U  |B_7_0_buf_RAM_AUTO_1R1W  |        2|  0|   0|    0|   960|   32|     1|        30720|
    |B_7_0_buf_17_U  |B_7_0_buf_RAM_AUTO_1R1W  |        2|  0|   0|    0|   960|   32|     1|        30720|
    |B_7_0_buf_18_U  |B_7_0_buf_RAM_AUTO_1R1W  |        2|  0|   0|    0|   960|   32|     1|        30720|
    |B_7_0_buf_19_U  |B_7_0_buf_RAM_AUTO_1R1W  |        2|  0|   0|    0|   960|   32|     1|        30720|
    |B_7_0_buf_20_U  |B_7_0_buf_RAM_AUTO_1R1W  |        2|  0|   0|    0|   960|   32|     1|        30720|
    |B_7_0_buf_21_U  |B_7_0_buf_RAM_AUTO_1R1W  |        2|  0|   0|    0|   960|   32|     1|        30720|
    |B_7_0_buf_22_U  |B_7_0_buf_RAM_AUTO_1R1W  |        2|  0|   0|    0|   960|   32|     1|        30720|
    |B_7_0_buf_23_U  |B_7_0_buf_RAM_AUTO_1R1W  |        2|  0|   0|    0|   960|   32|     1|        30720|
    |B_7_0_buf_24_U  |B_7_0_buf_RAM_AUTO_1R1W  |        2|  0|   0|    0|   960|   32|     1|        30720|
    |B_7_0_buf_25_U  |B_7_0_buf_RAM_AUTO_1R1W  |        2|  0|   0|    0|   960|   32|     1|        30720|
    |B_7_0_buf_26_U  |B_7_0_buf_RAM_AUTO_1R1W  |        2|  0|   0|    0|   960|   32|     1|        30720|
    |B_7_0_buf_27_U  |B_7_0_buf_RAM_AUTO_1R1W  |        2|  0|   0|    0|   960|   32|     1|        30720|
    |B_7_0_buf_28_U  |B_7_0_buf_RAM_AUTO_1R1W  |        2|  0|   0|    0|   960|   32|     1|        30720|
    |B_7_0_buf_29_U  |B_7_0_buf_RAM_AUTO_1R1W  |        2|  0|   0|    0|   960|   32|     1|        30720|
    |B_7_0_buf_30_U  |B_7_0_buf_RAM_AUTO_1R1W  |        2|  0|   0|    0|   960|   32|     1|        30720|
    |B_7_0_buf_31_U  |B_7_0_buf_RAM_AUTO_1R1W  |        2|  0|   0|    0|   960|   32|     1|        30720|
    |B_7_0_buf_32_U  |B_7_0_buf_RAM_AUTO_1R1W  |        2|  0|   0|    0|   960|   32|     1|        30720|
    |B_7_0_buf_33_U  |B_7_0_buf_RAM_AUTO_1R1W  |        2|  0|   0|    0|   960|   32|     1|        30720|
    |B_7_0_buf_34_U  |B_7_0_buf_RAM_AUTO_1R1W  |        2|  0|   0|    0|   960|   32|     1|        30720|
    |B_7_0_buf_35_U  |B_7_0_buf_RAM_AUTO_1R1W  |        2|  0|   0|    0|   960|   32|     1|        30720|
    |B_7_0_buf_36_U  |B_7_0_buf_RAM_AUTO_1R1W  |        2|  0|   0|    0|   960|   32|     1|        30720|
    |B_7_0_buf_37_U  |B_7_0_buf_RAM_AUTO_1R1W  |        2|  0|   0|    0|   960|   32|     1|        30720|
    |B_7_0_buf_38_U  |B_7_0_buf_RAM_AUTO_1R1W  |        2|  0|   0|    0|   960|   32|     1|        30720|
    |B_7_0_buf_39_U  |B_7_0_buf_RAM_AUTO_1R1W  |        2|  0|   0|    0|   960|   32|     1|        30720|
    |B_7_0_buf_40_U  |B_7_0_buf_RAM_AUTO_1R1W  |        2|  0|   0|    0|   960|   32|     1|        30720|
    |B_7_0_buf_41_U  |B_7_0_buf_RAM_AUTO_1R1W  |        2|  0|   0|    0|   960|   32|     1|        30720|
    |B_7_0_buf_42_U  |B_7_0_buf_RAM_AUTO_1R1W  |        2|  0|   0|    0|   960|   32|     1|        30720|
    |B_7_0_buf_43_U  |B_7_0_buf_RAM_AUTO_1R1W  |        2|  0|   0|    0|   960|   32|     1|        30720|
    |B_7_0_buf_44_U  |B_7_0_buf_RAM_AUTO_1R1W  |        2|  0|   0|    0|   960|   32|     1|        30720|
    |B_7_0_buf_45_U  |B_7_0_buf_RAM_AUTO_1R1W  |        2|  0|   0|    0|   960|   32|     1|        30720|
    |B_7_0_buf_46_U  |B_7_0_buf_RAM_AUTO_1R1W  |        2|  0|   0|    0|   960|   32|     1|        30720|
    |B_7_0_buf_47_U  |B_7_0_buf_RAM_AUTO_1R1W  |        2|  0|   0|    0|   960|   32|     1|        30720|
    |B_7_0_buf_48_U  |B_7_0_buf_RAM_AUTO_1R1W  |        2|  0|   0|    0|   960|   32|     1|        30720|
    |B_7_0_buf_49_U  |B_7_0_buf_RAM_AUTO_1R1W  |        2|  0|   0|    0|   960|   32|     1|        30720|
    |B_7_0_buf_50_U  |B_7_0_buf_RAM_AUTO_1R1W  |        2|  0|   0|    0|   960|   32|     1|        30720|
    |B_7_0_buf_51_U  |B_7_0_buf_RAM_AUTO_1R1W  |        2|  0|   0|    0|   960|   32|     1|        30720|
    |B_7_0_buf_52_U  |B_7_0_buf_RAM_AUTO_1R1W  |        2|  0|   0|    0|   960|   32|     1|        30720|
    |B_7_0_buf_53_U  |B_7_0_buf_RAM_AUTO_1R1W  |        2|  0|   0|    0|   960|   32|     1|        30720|
    |B_7_0_buf_54_U  |B_7_0_buf_RAM_AUTO_1R1W  |        2|  0|   0|    0|   960|   32|     1|        30720|
    |C_buf_U         |C_buf_RAM_AUTO_1R1W      |        2|  0|   0|    0|   800|   32|     1|        25600|
    |C_buf_1_U       |C_buf_RAM_AUTO_1R1W      |        2|  0|   0|    0|   800|   32|     1|        25600|
    |C_buf_2_U       |C_buf_RAM_AUTO_1R1W      |        2|  0|   0|    0|   800|   32|     1|        25600|
    |C_buf_3_U       |C_buf_RAM_AUTO_1R1W      |        2|  0|   0|    0|   800|   32|     1|        25600|
    |C_buf_4_U       |C_buf_RAM_AUTO_1R1W      |        2|  0|   0|    0|   800|   32|     1|        25600|
    |C_buf_5_U       |C_buf_RAM_AUTO_1R1W      |        2|  0|   0|    0|   800|   32|     1|        25600|
    |C_buf_6_U       |C_buf_RAM_AUTO_1R1W      |        2|  0|   0|    0|   800|   32|     1|        25600|
    |C_buf_7_U       |C_buf_RAM_AUTO_1R1W      |        2|  0|   0|    0|   800|   32|     1|        25600|
    |C_buf_8_U       |C_buf_RAM_AUTO_1R1W      |        2|  0|   0|    0|   800|   32|     1|        25600|
    |C_buf_9_U       |C_buf_RAM_AUTO_1R1W      |        2|  0|   0|    0|   800|   32|     1|        25600|
    |C_buf_10_U      |C_buf_RAM_AUTO_1R1W      |        2|  0|   0|    0|   800|   32|     1|        25600|
    |C_buf_11_U      |C_buf_RAM_AUTO_1R1W      |        2|  0|   0|    0|   800|   32|     1|        25600|
    |C_buf_12_U      |C_buf_RAM_AUTO_1R1W      |        2|  0|   0|    0|   800|   32|     1|        25600|
    |C_buf_13_U      |C_buf_RAM_AUTO_1R1W      |        2|  0|   0|    0|   800|   32|     1|        25600|
    |C_buf_14_U      |C_buf_RAM_AUTO_1R1W      |        2|  0|   0|    0|   800|   32|     1|        25600|
    |C_buf_15_U      |C_buf_RAM_AUTO_1R1W      |        2|  0|   0|    0|   800|   32|     1|        25600|
    |C_buf_16_U      |C_buf_RAM_AUTO_1R1W      |        2|  0|   0|    0|   800|   32|     1|        25600|
    |C_buf_17_U      |C_buf_RAM_AUTO_1R1W      |        2|  0|   0|    0|   800|   32|     1|        25600|
    |C_buf_18_U      |C_buf_RAM_AUTO_1R1W      |        2|  0|   0|    0|   800|   32|     1|        25600|
    |C_buf_19_U      |C_buf_RAM_AUTO_1R1W      |        2|  0|   0|    0|   800|   32|     1|        25600|
    |C_buf_20_U      |C_buf_RAM_AUTO_1R1W      |        2|  0|   0|    0|   800|   32|     1|        25600|
    |C_buf_21_U      |C_buf_RAM_AUTO_1R1W      |        2|  0|   0|    0|   800|   32|     1|        25600|
    |C_buf_22_U      |C_buf_RAM_AUTO_1R1W      |        2|  0|   0|    0|   800|   32|     1|        25600|
    |C_buf_23_U      |C_buf_RAM_AUTO_1R1W      |        2|  0|   0|    0|   800|   32|     1|        25600|
    |C_buf_24_U      |C_buf_RAM_AUTO_1R1W      |        2|  0|   0|    0|   800|   32|     1|        25600|
    |C_buf_25_U      |C_buf_RAM_AUTO_1R1W      |        2|  0|   0|    0|   800|   32|     1|        25600|
    |C_buf_26_U      |C_buf_RAM_AUTO_1R1W      |        2|  0|   0|    0|   800|   32|     1|        25600|
    |C_buf_27_U      |C_buf_RAM_AUTO_1R1W      |        2|  0|   0|    0|   800|   32|     1|        25600|
    |C_buf_28_U      |C_buf_RAM_AUTO_1R1W      |        2|  0|   0|    0|   800|   32|     1|        25600|
    |C_buf_29_U      |C_buf_RAM_AUTO_1R1W      |        2|  0|   0|    0|   800|   32|     1|        25600|
    |C_buf_30_U      |C_buf_RAM_AUTO_1R1W      |        2|  0|   0|    0|   800|   32|     1|        25600|
    |C_buf_31_U      |C_buf_RAM_AUTO_1R1W      |        2|  0|   0|    0|   800|   32|     1|        25600|
    |C_buf_32_U      |C_buf_RAM_AUTO_1R1W      |        2|  0|   0|    0|   800|   32|     1|        25600|
    |C_buf_33_U      |C_buf_RAM_AUTO_1R1W      |        2|  0|   0|    0|   800|   32|     1|        25600|
    |C_buf_34_U      |C_buf_RAM_AUTO_1R1W      |        2|  0|   0|    0|   800|   32|     1|        25600|
    |C_buf_35_U      |C_buf_RAM_AUTO_1R1W      |        2|  0|   0|    0|   800|   32|     1|        25600|
    |C_buf_36_U      |C_buf_RAM_AUTO_1R1W      |        2|  0|   0|    0|   800|   32|     1|        25600|
    |C_buf_37_U      |C_buf_RAM_AUTO_1R1W      |        2|  0|   0|    0|   800|   32|     1|        25600|
    |C_buf_38_U      |C_buf_RAM_AUTO_1R1W      |        2|  0|   0|    0|   800|   32|     1|        25600|
    |C_buf_39_U      |C_buf_RAM_AUTO_1R1W      |        2|  0|   0|    0|   800|   32|     1|        25600|
    |C_buf_40_U      |C_buf_RAM_AUTO_1R1W      |        2|  0|   0|    0|   800|   32|     1|        25600|
    |C_buf_41_U      |C_buf_RAM_AUTO_1R1W      |        2|  0|   0|    0|   800|   32|     1|        25600|
    |C_buf_42_U      |C_buf_RAM_AUTO_1R1W      |        2|  0|   0|    0|   800|   32|     1|        25600|
    |C_buf_43_U      |C_buf_RAM_AUTO_1R1W      |        2|  0|   0|    0|   800|   32|     1|        25600|
    |C_buf_44_U      |C_buf_RAM_AUTO_1R1W      |        2|  0|   0|    0|   800|   32|     1|        25600|
    |C_buf_45_U      |C_buf_RAM_AUTO_1R1W      |        2|  0|   0|    0|   800|   32|     1|        25600|
    |C_buf_46_U      |C_buf_RAM_AUTO_1R1W      |        2|  0|   0|    0|   800|   32|     1|        25600|
    |C_buf_47_U      |C_buf_RAM_AUTO_1R1W      |        2|  0|   0|    0|   800|   32|     1|        25600|
    |C_buf_48_U      |C_buf_RAM_AUTO_1R1W      |        2|  0|   0|    0|   800|   32|     1|        25600|
    |C_buf_49_U      |C_buf_RAM_AUTO_1R1W      |        2|  0|   0|    0|   800|   32|     1|        25600|
    |C_buf_50_U      |C_buf_RAM_AUTO_1R1W      |        2|  0|   0|    0|   800|   32|     1|        25600|
    |C_buf_51_U      |C_buf_RAM_AUTO_1R1W      |        2|  0|   0|    0|   800|   32|     1|        25600|
    |C_buf_52_U      |C_buf_RAM_AUTO_1R1W      |        2|  0|   0|    0|   800|   32|     1|        25600|
    |C_buf_53_U      |C_buf_RAM_AUTO_1R1W      |        2|  0|   0|    0|   800|   32|     1|        25600|
    |C_buf_54_U      |C_buf_RAM_AUTO_1R1W      |        2|  0|   0|    0|   800|   32|     1|        25600|
    +----------------+-------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total           |                         |      220|  0|   0|   16|144800| 4032|   126|      4633600|
    +----------------+-------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln131_fu_1104_p2              |         +|   0|  0|  15|           8|           1|
    |empty_38_fu_1134_p2               |         -|   0|  0|  19|          12|          12|
    |icmp_ln131_fu_1098_p2             |      icmp|   0|  0|  15|           8|           7|
    |ap_block_state1                   |        or|   0|  0|   2|           1|           1|
    |ap_block_state74_on_subcall_done  |        or|   0|  0|   2|           1|           1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0|  53|          30|          22|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------+-----+-----------+-----+-----------+
    |                  Name                  | LUT | Input Size| Bits| Total Bits|
    +----------------------------------------+-----+-----------+-----+-----------+
    |A_7_0_buf_16_address0                   |   14|          3|   12|         36|
    |A_7_0_buf_16_ce0                        |   14|          3|    1|          3|
    |A_7_0_buf_16_we0                        |    9|          2|    1|          2|
    |A_7_0_buf_17_address0                   |   14|          3|   12|         36|
    |A_7_0_buf_17_ce0                        |   14|          3|    1|          3|
    |A_7_0_buf_17_we0                        |    9|          2|    1|          2|
    |A_7_0_buf_18_address0                   |   14|          3|   12|         36|
    |A_7_0_buf_18_ce0                        |   14|          3|    1|          3|
    |A_7_0_buf_18_we0                        |    9|          2|    1|          2|
    |A_7_0_buf_19_address0                   |   14|          3|   12|         36|
    |A_7_0_buf_19_ce0                        |   14|          3|    1|          3|
    |A_7_0_buf_19_we0                        |    9|          2|    1|          2|
    |A_7_0_buf_20_address0                   |   14|          3|   12|         36|
    |A_7_0_buf_20_ce0                        |   14|          3|    1|          3|
    |A_7_0_buf_20_we0                        |    9|          2|    1|          2|
    |A_7_0_buf_21_address0                   |   14|          3|   12|         36|
    |A_7_0_buf_21_ce0                        |   14|          3|    1|          3|
    |A_7_0_buf_21_we0                        |    9|          2|    1|          2|
    |A_7_0_buf_22_address0                   |   14|          3|   12|         36|
    |A_7_0_buf_22_ce0                        |   14|          3|    1|          3|
    |A_7_0_buf_22_we0                        |    9|          2|    1|          2|
    |A_7_0_buf_23_address0                   |   14|          3|   12|         36|
    |A_7_0_buf_23_ce0                        |   14|          3|    1|          3|
    |A_7_0_buf_23_we0                        |    9|          2|    1|          2|
    |A_7_0_buf_24_address0                   |   14|          3|   12|         36|
    |A_7_0_buf_24_ce0                        |   14|          3|    1|          3|
    |A_7_0_buf_24_we0                        |    9|          2|    1|          2|
    |A_7_0_buf_25_address0                   |   14|          3|   12|         36|
    |A_7_0_buf_25_ce0                        |   14|          3|    1|          3|
    |A_7_0_buf_25_we0                        |    9|          2|    1|          2|
    |A_7_0_buf_26_address0                   |   14|          3|   12|         36|
    |A_7_0_buf_26_ce0                        |   14|          3|    1|          3|
    |A_7_0_buf_26_we0                        |    9|          2|    1|          2|
    |A_7_0_buf_27_address0                   |   14|          3|   12|         36|
    |A_7_0_buf_27_ce0                        |   14|          3|    1|          3|
    |A_7_0_buf_27_we0                        |    9|          2|    1|          2|
    |A_7_0_buf_28_address0                   |   14|          3|   12|         36|
    |A_7_0_buf_28_ce0                        |   14|          3|    1|          3|
    |A_7_0_buf_28_we0                        |    9|          2|    1|          2|
    |A_7_0_buf_29_address0                   |   14|          3|   12|         36|
    |A_7_0_buf_29_ce0                        |   14|          3|    1|          3|
    |A_7_0_buf_29_we0                        |    9|          2|    1|          2|
    |A_7_0_buf_30_address0                   |   14|          3|   12|         36|
    |A_7_0_buf_30_ce0                        |   14|          3|    1|          3|
    |A_7_0_buf_30_we0                        |    9|          2|    1|          2|
    |A_7_0_buf_address0                      |   14|          3|   12|         36|
    |A_7_0_buf_ce0                           |   14|          3|    1|          3|
    |A_7_0_buf_we0                           |    9|          2|    1|          2|
    |B_7_0_buf_10_address0                   |   14|          3|   10|         30|
    |B_7_0_buf_10_ce0                        |   14|          3|    1|          3|
    |B_7_0_buf_10_we0                        |    9|          2|    1|          2|
    |B_7_0_buf_11_address0                   |   14|          3|   10|         30|
    |B_7_0_buf_11_ce0                        |   14|          3|    1|          3|
    |B_7_0_buf_11_we0                        |    9|          2|    1|          2|
    |B_7_0_buf_12_address0                   |   14|          3|   10|         30|
    |B_7_0_buf_12_ce0                        |   14|          3|    1|          3|
    |B_7_0_buf_12_we0                        |    9|          2|    1|          2|
    |B_7_0_buf_13_address0                   |   14|          3|   10|         30|
    |B_7_0_buf_13_ce0                        |   14|          3|    1|          3|
    |B_7_0_buf_13_we0                        |    9|          2|    1|          2|
    |B_7_0_buf_14_address0                   |   14|          3|   10|         30|
    |B_7_0_buf_14_ce0                        |   14|          3|    1|          3|
    |B_7_0_buf_14_we0                        |    9|          2|    1|          2|
    |B_7_0_buf_15_address0                   |   14|          3|   10|         30|
    |B_7_0_buf_15_ce0                        |   14|          3|    1|          3|
    |B_7_0_buf_15_we0                        |    9|          2|    1|          2|
    |B_7_0_buf_16_address0                   |   14|          3|   10|         30|
    |B_7_0_buf_16_ce0                        |   14|          3|    1|          3|
    |B_7_0_buf_16_we0                        |    9|          2|    1|          2|
    |B_7_0_buf_17_address0                   |   14|          3|   10|         30|
    |B_7_0_buf_17_ce0                        |   14|          3|    1|          3|
    |B_7_0_buf_17_we0                        |    9|          2|    1|          2|
    |B_7_0_buf_18_address0                   |   14|          3|   10|         30|
    |B_7_0_buf_18_ce0                        |   14|          3|    1|          3|
    |B_7_0_buf_18_we0                        |    9|          2|    1|          2|
    |B_7_0_buf_19_address0                   |   14|          3|   10|         30|
    |B_7_0_buf_19_ce0                        |   14|          3|    1|          3|
    |B_7_0_buf_19_we0                        |    9|          2|    1|          2|
    |B_7_0_buf_1_address0                    |   14|          3|   10|         30|
    |B_7_0_buf_1_ce0                         |   14|          3|    1|          3|
    |B_7_0_buf_1_we0                         |    9|          2|    1|          2|
    |B_7_0_buf_20_address0                   |   14|          3|   10|         30|
    |B_7_0_buf_20_ce0                        |   14|          3|    1|          3|
    |B_7_0_buf_20_we0                        |    9|          2|    1|          2|
    |B_7_0_buf_21_address0                   |   14|          3|   10|         30|
    |B_7_0_buf_21_ce0                        |   14|          3|    1|          3|
    |B_7_0_buf_21_we0                        |    9|          2|    1|          2|
    |B_7_0_buf_22_address0                   |   14|          3|   10|         30|
    |B_7_0_buf_22_ce0                        |   14|          3|    1|          3|
    |B_7_0_buf_22_we0                        |    9|          2|    1|          2|
    |B_7_0_buf_23_address0                   |   14|          3|   10|         30|
    |B_7_0_buf_23_ce0                        |   14|          3|    1|          3|
    |B_7_0_buf_23_we0                        |    9|          2|    1|          2|
    |B_7_0_buf_24_address0                   |   14|          3|   10|         30|
    |B_7_0_buf_24_ce0                        |   14|          3|    1|          3|
    |B_7_0_buf_24_we0                        |    9|          2|    1|          2|
    |B_7_0_buf_25_address0                   |   14|          3|   10|         30|
    |B_7_0_buf_25_ce0                        |   14|          3|    1|          3|
    |B_7_0_buf_25_we0                        |    9|          2|    1|          2|
    |B_7_0_buf_26_address0                   |   14|          3|   10|         30|
    |B_7_0_buf_26_ce0                        |   14|          3|    1|          3|
    |B_7_0_buf_26_we0                        |    9|          2|    1|          2|
    |B_7_0_buf_27_address0                   |   14|          3|   10|         30|
    |B_7_0_buf_27_ce0                        |   14|          3|    1|          3|
    |B_7_0_buf_27_we0                        |    9|          2|    1|          2|
    |B_7_0_buf_28_address0                   |   14|          3|   10|         30|
    |B_7_0_buf_28_ce0                        |   14|          3|    1|          3|
    |B_7_0_buf_28_we0                        |    9|          2|    1|          2|
    |B_7_0_buf_29_address0                   |   14|          3|   10|         30|
    |B_7_0_buf_29_ce0                        |   14|          3|    1|          3|
    |B_7_0_buf_29_we0                        |    9|          2|    1|          2|
    |B_7_0_buf_2_address0                    |   14|          3|   10|         30|
    |B_7_0_buf_2_ce0                         |   14|          3|    1|          3|
    |B_7_0_buf_2_we0                         |    9|          2|    1|          2|
    |B_7_0_buf_30_address0                   |   14|          3|   10|         30|
    |B_7_0_buf_30_ce0                        |   14|          3|    1|          3|
    |B_7_0_buf_30_we0                        |    9|          2|    1|          2|
    |B_7_0_buf_31_address0                   |   14|          3|   10|         30|
    |B_7_0_buf_31_ce0                        |   14|          3|    1|          3|
    |B_7_0_buf_31_we0                        |    9|          2|    1|          2|
    |B_7_0_buf_32_address0                   |   14|          3|   10|         30|
    |B_7_0_buf_32_ce0                        |   14|          3|    1|          3|
    |B_7_0_buf_32_we0                        |    9|          2|    1|          2|
    |B_7_0_buf_33_address0                   |   14|          3|   10|         30|
    |B_7_0_buf_33_ce0                        |   14|          3|    1|          3|
    |B_7_0_buf_33_we0                        |    9|          2|    1|          2|
    |B_7_0_buf_34_address0                   |   14|          3|   10|         30|
    |B_7_0_buf_34_ce0                        |   14|          3|    1|          3|
    |B_7_0_buf_34_we0                        |    9|          2|    1|          2|
    |B_7_0_buf_35_address0                   |   14|          3|   10|         30|
    |B_7_0_buf_35_ce0                        |   14|          3|    1|          3|
    |B_7_0_buf_35_we0                        |    9|          2|    1|          2|
    |B_7_0_buf_36_address0                   |   14|          3|   10|         30|
    |B_7_0_buf_36_ce0                        |   14|          3|    1|          3|
    |B_7_0_buf_36_we0                        |    9|          2|    1|          2|
    |B_7_0_buf_37_address0                   |   14|          3|   10|         30|
    |B_7_0_buf_37_ce0                        |   14|          3|    1|          3|
    |B_7_0_buf_37_we0                        |    9|          2|    1|          2|
    |B_7_0_buf_38_address0                   |   14|          3|   10|         30|
    |B_7_0_buf_38_ce0                        |   14|          3|    1|          3|
    |B_7_0_buf_38_we0                        |    9|          2|    1|          2|
    |B_7_0_buf_39_address0                   |   14|          3|   10|         30|
    |B_7_0_buf_39_ce0                        |   14|          3|    1|          3|
    |B_7_0_buf_39_we0                        |    9|          2|    1|          2|
    |B_7_0_buf_3_address0                    |   14|          3|   10|         30|
    |B_7_0_buf_3_ce0                         |   14|          3|    1|          3|
    |B_7_0_buf_3_we0                         |    9|          2|    1|          2|
    |B_7_0_buf_40_address0                   |   14|          3|   10|         30|
    |B_7_0_buf_40_ce0                        |   14|          3|    1|          3|
    |B_7_0_buf_40_we0                        |    9|          2|    1|          2|
    |B_7_0_buf_41_address0                   |   14|          3|   10|         30|
    |B_7_0_buf_41_ce0                        |   14|          3|    1|          3|
    |B_7_0_buf_41_we0                        |    9|          2|    1|          2|
    |B_7_0_buf_42_address0                   |   14|          3|   10|         30|
    |B_7_0_buf_42_ce0                        |   14|          3|    1|          3|
    |B_7_0_buf_42_we0                        |    9|          2|    1|          2|
    |B_7_0_buf_43_address0                   |   14|          3|   10|         30|
    |B_7_0_buf_43_ce0                        |   14|          3|    1|          3|
    |B_7_0_buf_43_we0                        |    9|          2|    1|          2|
    |B_7_0_buf_44_address0                   |   14|          3|   10|         30|
    |B_7_0_buf_44_ce0                        |   14|          3|    1|          3|
    |B_7_0_buf_44_we0                        |    9|          2|    1|          2|
    |B_7_0_buf_45_address0                   |   14|          3|   10|         30|
    |B_7_0_buf_45_ce0                        |   14|          3|    1|          3|
    |B_7_0_buf_45_we0                        |    9|          2|    1|          2|
    |B_7_0_buf_46_address0                   |   14|          3|   10|         30|
    |B_7_0_buf_46_ce0                        |   14|          3|    1|          3|
    |B_7_0_buf_46_we0                        |    9|          2|    1|          2|
    |B_7_0_buf_47_address0                   |   14|          3|   10|         30|
    |B_7_0_buf_47_ce0                        |   14|          3|    1|          3|
    |B_7_0_buf_47_we0                        |    9|          2|    1|          2|
    |B_7_0_buf_48_address0                   |   14|          3|   10|         30|
    |B_7_0_buf_48_ce0                        |   14|          3|    1|          3|
    |B_7_0_buf_48_we0                        |    9|          2|    1|          2|
    |B_7_0_buf_49_address0                   |   14|          3|   10|         30|
    |B_7_0_buf_49_ce0                        |   14|          3|    1|          3|
    |B_7_0_buf_49_we0                        |    9|          2|    1|          2|
    |B_7_0_buf_4_address0                    |   14|          3|   10|         30|
    |B_7_0_buf_4_ce0                         |   14|          3|    1|          3|
    |B_7_0_buf_4_we0                         |    9|          2|    1|          2|
    |B_7_0_buf_50_address0                   |   14|          3|   10|         30|
    |B_7_0_buf_50_ce0                        |   14|          3|    1|          3|
    |B_7_0_buf_50_we0                        |    9|          2|    1|          2|
    |B_7_0_buf_51_address0                   |   14|          3|   10|         30|
    |B_7_0_buf_51_ce0                        |   14|          3|    1|          3|
    |B_7_0_buf_51_we0                        |    9|          2|    1|          2|
    |B_7_0_buf_52_address0                   |   14|          3|   10|         30|
    |B_7_0_buf_52_ce0                        |   14|          3|    1|          3|
    |B_7_0_buf_52_we0                        |    9|          2|    1|          2|
    |B_7_0_buf_53_address0                   |   14|          3|   10|         30|
    |B_7_0_buf_53_ce0                        |   14|          3|    1|          3|
    |B_7_0_buf_53_we0                        |    9|          2|    1|          2|
    |B_7_0_buf_54_address0                   |   14|          3|   10|         30|
    |B_7_0_buf_54_ce0                        |   14|          3|    1|          3|
    |B_7_0_buf_54_we0                        |    9|          2|    1|          2|
    |B_7_0_buf_5_address0                    |   14|          3|   10|         30|
    |B_7_0_buf_5_ce0                         |   14|          3|    1|          3|
    |B_7_0_buf_5_we0                         |    9|          2|    1|          2|
    |B_7_0_buf_6_address0                    |   14|          3|   10|         30|
    |B_7_0_buf_6_ce0                         |   14|          3|    1|          3|
    |B_7_0_buf_6_we0                         |    9|          2|    1|          2|
    |B_7_0_buf_7_address0                    |   14|          3|   10|         30|
    |B_7_0_buf_7_ce0                         |   14|          3|    1|          3|
    |B_7_0_buf_7_we0                         |    9|          2|    1|          2|
    |B_7_0_buf_8_address0                    |   14|          3|   10|         30|
    |B_7_0_buf_8_ce0                         |   14|          3|    1|          3|
    |B_7_0_buf_8_we0                         |    9|          2|    1|          2|
    |B_7_0_buf_9_address0                    |   14|          3|   10|         30|
    |B_7_0_buf_9_ce0                         |   14|          3|    1|          3|
    |B_7_0_buf_9_we0                         |    9|          2|    1|          2|
    |B_7_0_buf_address0                      |   14|          3|   10|         30|
    |B_7_0_buf_ce0                           |   14|          3|    1|          3|
    |B_7_0_buf_we0                           |    9|          2|    1|          2|
    |C_buf_10_address0                       |   26|          5|   10|         50|
    |C_buf_10_address1                       |   14|          3|   10|         30|
    |C_buf_10_ce0                            |   26|          5|    1|          5|
    |C_buf_10_ce1                            |   14|          3|    1|          3|
    |C_buf_10_d0                             |   20|          4|   32|        128|
    |C_buf_10_we0                            |   20|          4|    1|          4|
    |C_buf_11_address0                       |   26|          5|   10|         50|
    |C_buf_11_address1                       |   14|          3|   10|         30|
    |C_buf_11_ce0                            |   26|          5|    1|          5|
    |C_buf_11_ce1                            |   14|          3|    1|          3|
    |C_buf_11_d0                             |   20|          4|   32|        128|
    |C_buf_11_we0                            |   20|          4|    1|          4|
    |C_buf_12_address0                       |   26|          5|   10|         50|
    |C_buf_12_address1                       |   14|          3|   10|         30|
    |C_buf_12_ce0                            |   26|          5|    1|          5|
    |C_buf_12_ce1                            |   14|          3|    1|          3|
    |C_buf_12_d0                             |   20|          4|   32|        128|
    |C_buf_12_we0                            |   20|          4|    1|          4|
    |C_buf_13_address0                       |   26|          5|   10|         50|
    |C_buf_13_address1                       |   14|          3|   10|         30|
    |C_buf_13_ce0                            |   26|          5|    1|          5|
    |C_buf_13_ce1                            |   14|          3|    1|          3|
    |C_buf_13_d0                             |   20|          4|   32|        128|
    |C_buf_13_we0                            |   20|          4|    1|          4|
    |C_buf_14_address0                       |   26|          5|   10|         50|
    |C_buf_14_address1                       |   14|          3|   10|         30|
    |C_buf_14_ce0                            |   26|          5|    1|          5|
    |C_buf_14_ce1                            |   14|          3|    1|          3|
    |C_buf_14_d0                             |   20|          4|   32|        128|
    |C_buf_14_we0                            |   20|          4|    1|          4|
    |C_buf_15_address0                       |   26|          5|   10|         50|
    |C_buf_15_address1                       |   14|          3|   10|         30|
    |C_buf_15_ce0                            |   26|          5|    1|          5|
    |C_buf_15_ce1                            |   14|          3|    1|          3|
    |C_buf_15_d0                             |   20|          4|   32|        128|
    |C_buf_15_we0                            |   20|          4|    1|          4|
    |C_buf_16_address0                       |   26|          5|   10|         50|
    |C_buf_16_address1                       |   14|          3|   10|         30|
    |C_buf_16_ce0                            |   26|          5|    1|          5|
    |C_buf_16_ce1                            |   14|          3|    1|          3|
    |C_buf_16_d0                             |   20|          4|   32|        128|
    |C_buf_16_we0                            |   20|          4|    1|          4|
    |C_buf_17_address0                       |   26|          5|   10|         50|
    |C_buf_17_address1                       |   14|          3|   10|         30|
    |C_buf_17_ce0                            |   26|          5|    1|          5|
    |C_buf_17_ce1                            |   14|          3|    1|          3|
    |C_buf_17_d0                             |   20|          4|   32|        128|
    |C_buf_17_we0                            |   20|          4|    1|          4|
    |C_buf_18_address0                       |   26|          5|   10|         50|
    |C_buf_18_address1                       |   14|          3|   10|         30|
    |C_buf_18_ce0                            |   26|          5|    1|          5|
    |C_buf_18_ce1                            |   14|          3|    1|          3|
    |C_buf_18_d0                             |   20|          4|   32|        128|
    |C_buf_18_we0                            |   20|          4|    1|          4|
    |C_buf_19_address0                       |   26|          5|   10|         50|
    |C_buf_19_address1                       |   14|          3|   10|         30|
    |C_buf_19_ce0                            |   26|          5|    1|          5|
    |C_buf_19_ce1                            |   14|          3|    1|          3|
    |C_buf_19_d0                             |   20|          4|   32|        128|
    |C_buf_19_we0                            |   20|          4|    1|          4|
    |C_buf_1_address0                        |   26|          5|   10|         50|
    |C_buf_1_address1                        |   14|          3|   10|         30|
    |C_buf_1_ce0                             |   26|          5|    1|          5|
    |C_buf_1_ce1                             |   14|          3|    1|          3|
    |C_buf_1_d0                              |   20|          4|   32|        128|
    |C_buf_1_we0                             |   20|          4|    1|          4|
    |C_buf_20_address0                       |   26|          5|   10|         50|
    |C_buf_20_address1                       |   14|          3|   10|         30|
    |C_buf_20_ce0                            |   26|          5|    1|          5|
    |C_buf_20_ce1                            |   14|          3|    1|          3|
    |C_buf_20_d0                             |   20|          4|   32|        128|
    |C_buf_20_we0                            |   20|          4|    1|          4|
    |C_buf_21_address0                       |   26|          5|   10|         50|
    |C_buf_21_address1                       |   14|          3|   10|         30|
    |C_buf_21_ce0                            |   26|          5|    1|          5|
    |C_buf_21_ce1                            |   14|          3|    1|          3|
    |C_buf_21_d0                             |   20|          4|   32|        128|
    |C_buf_21_we0                            |   20|          4|    1|          4|
    |C_buf_22_address0                       |   26|          5|   10|         50|
    |C_buf_22_address1                       |   14|          3|   10|         30|
    |C_buf_22_ce0                            |   26|          5|    1|          5|
    |C_buf_22_ce1                            |   14|          3|    1|          3|
    |C_buf_22_d0                             |   20|          4|   32|        128|
    |C_buf_22_we0                            |   20|          4|    1|          4|
    |C_buf_23_address0                       |   26|          5|   10|         50|
    |C_buf_23_address1                       |   14|          3|   10|         30|
    |C_buf_23_ce0                            |   26|          5|    1|          5|
    |C_buf_23_ce1                            |   14|          3|    1|          3|
    |C_buf_23_d0                             |   20|          4|   32|        128|
    |C_buf_23_we0                            |   20|          4|    1|          4|
    |C_buf_24_address0                       |   26|          5|   10|         50|
    |C_buf_24_address1                       |   14|          3|   10|         30|
    |C_buf_24_ce0                            |   26|          5|    1|          5|
    |C_buf_24_ce1                            |   14|          3|    1|          3|
    |C_buf_24_d0                             |   20|          4|   32|        128|
    |C_buf_24_we0                            |   20|          4|    1|          4|
    |C_buf_25_address0                       |   26|          5|   10|         50|
    |C_buf_25_address1                       |   14|          3|   10|         30|
    |C_buf_25_ce0                            |   26|          5|    1|          5|
    |C_buf_25_ce1                            |   14|          3|    1|          3|
    |C_buf_25_d0                             |   20|          4|   32|        128|
    |C_buf_25_we0                            |   20|          4|    1|          4|
    |C_buf_26_address0                       |   26|          5|   10|         50|
    |C_buf_26_address1                       |   14|          3|   10|         30|
    |C_buf_26_ce0                            |   26|          5|    1|          5|
    |C_buf_26_ce1                            |   14|          3|    1|          3|
    |C_buf_26_d0                             |   20|          4|   32|        128|
    |C_buf_26_we0                            |   20|          4|    1|          4|
    |C_buf_27_address0                       |   26|          5|   10|         50|
    |C_buf_27_address1                       |   14|          3|   10|         30|
    |C_buf_27_ce0                            |   26|          5|    1|          5|
    |C_buf_27_ce1                            |   14|          3|    1|          3|
    |C_buf_27_d0                             |   20|          4|   32|        128|
    |C_buf_27_we0                            |   20|          4|    1|          4|
    |C_buf_28_address0                       |   26|          5|   10|         50|
    |C_buf_28_address1                       |   14|          3|   10|         30|
    |C_buf_28_ce0                            |   26|          5|    1|          5|
    |C_buf_28_ce1                            |   14|          3|    1|          3|
    |C_buf_28_d0                             |   20|          4|   32|        128|
    |C_buf_28_we0                            |   20|          4|    1|          4|
    |C_buf_29_address0                       |   26|          5|   10|         50|
    |C_buf_29_address1                       |   14|          3|   10|         30|
    |C_buf_29_ce0                            |   26|          5|    1|          5|
    |C_buf_29_ce1                            |   14|          3|    1|          3|
    |C_buf_29_d0                             |   20|          4|   32|        128|
    |C_buf_29_we0                            |   20|          4|    1|          4|
    |C_buf_2_address0                        |   26|          5|   10|         50|
    |C_buf_2_address1                        |   14|          3|   10|         30|
    |C_buf_2_ce0                             |   26|          5|    1|          5|
    |C_buf_2_ce1                             |   14|          3|    1|          3|
    |C_buf_2_d0                              |   20|          4|   32|        128|
    |C_buf_2_we0                             |   20|          4|    1|          4|
    |C_buf_30_address0                       |   26|          5|   10|         50|
    |C_buf_30_address1                       |   14|          3|   10|         30|
    |C_buf_30_ce0                            |   26|          5|    1|          5|
    |C_buf_30_ce1                            |   14|          3|    1|          3|
    |C_buf_30_d0                             |   20|          4|   32|        128|
    |C_buf_30_we0                            |   20|          4|    1|          4|
    |C_buf_31_address0                       |   26|          5|   10|         50|
    |C_buf_31_address1                       |   14|          3|   10|         30|
    |C_buf_31_ce0                            |   26|          5|    1|          5|
    |C_buf_31_ce1                            |   14|          3|    1|          3|
    |C_buf_31_d0                             |   20|          4|   32|        128|
    |C_buf_31_we0                            |   20|          4|    1|          4|
    |C_buf_32_address0                       |   26|          5|   10|         50|
    |C_buf_32_address1                       |   14|          3|   10|         30|
    |C_buf_32_ce0                            |   26|          5|    1|          5|
    |C_buf_32_ce1                            |   14|          3|    1|          3|
    |C_buf_32_d0                             |   20|          4|   32|        128|
    |C_buf_32_we0                            |   20|          4|    1|          4|
    |C_buf_33_address0                       |   26|          5|   10|         50|
    |C_buf_33_address1                       |   14|          3|   10|         30|
    |C_buf_33_ce0                            |   26|          5|    1|          5|
    |C_buf_33_ce1                            |   14|          3|    1|          3|
    |C_buf_33_d0                             |   20|          4|   32|        128|
    |C_buf_33_we0                            |   20|          4|    1|          4|
    |C_buf_34_address0                       |   26|          5|   10|         50|
    |C_buf_34_address1                       |   14|          3|   10|         30|
    |C_buf_34_ce0                            |   26|          5|    1|          5|
    |C_buf_34_ce1                            |   14|          3|    1|          3|
    |C_buf_34_d0                             |   20|          4|   32|        128|
    |C_buf_34_we0                            |   20|          4|    1|          4|
    |C_buf_35_address0                       |   26|          5|   10|         50|
    |C_buf_35_address1                       |   14|          3|   10|         30|
    |C_buf_35_ce0                            |   26|          5|    1|          5|
    |C_buf_35_ce1                            |   14|          3|    1|          3|
    |C_buf_35_d0                             |   20|          4|   32|        128|
    |C_buf_35_we0                            |   20|          4|    1|          4|
    |C_buf_36_address0                       |   26|          5|   10|         50|
    |C_buf_36_address1                       |   14|          3|   10|         30|
    |C_buf_36_ce0                            |   26|          5|    1|          5|
    |C_buf_36_ce1                            |   14|          3|    1|          3|
    |C_buf_36_d0                             |   20|          4|   32|        128|
    |C_buf_36_we0                            |   20|          4|    1|          4|
    |C_buf_37_address0                       |   26|          5|   10|         50|
    |C_buf_37_address1                       |   14|          3|   10|         30|
    |C_buf_37_ce0                            |   26|          5|    1|          5|
    |C_buf_37_ce1                            |   14|          3|    1|          3|
    |C_buf_37_d0                             |   20|          4|   32|        128|
    |C_buf_37_we0                            |   20|          4|    1|          4|
    |C_buf_38_address0                       |   26|          5|   10|         50|
    |C_buf_38_address1                       |   14|          3|   10|         30|
    |C_buf_38_ce0                            |   26|          5|    1|          5|
    |C_buf_38_ce1                            |   14|          3|    1|          3|
    |C_buf_38_d0                             |   20|          4|   32|        128|
    |C_buf_38_we0                            |   20|          4|    1|          4|
    |C_buf_39_address0                       |   26|          5|   10|         50|
    |C_buf_39_address1                       |   14|          3|   10|         30|
    |C_buf_39_ce0                            |   26|          5|    1|          5|
    |C_buf_39_ce1                            |   14|          3|    1|          3|
    |C_buf_39_d0                             |   20|          4|   32|        128|
    |C_buf_39_we0                            |   20|          4|    1|          4|
    |C_buf_3_address0                        |   26|          5|   10|         50|
    |C_buf_3_address1                        |   14|          3|   10|         30|
    |C_buf_3_ce0                             |   26|          5|    1|          5|
    |C_buf_3_ce1                             |   14|          3|    1|          3|
    |C_buf_3_d0                              |   20|          4|   32|        128|
    |C_buf_3_we0                             |   20|          4|    1|          4|
    |C_buf_40_address0                       |   26|          5|   10|         50|
    |C_buf_40_address1                       |   14|          3|   10|         30|
    |C_buf_40_ce0                            |   26|          5|    1|          5|
    |C_buf_40_ce1                            |   14|          3|    1|          3|
    |C_buf_40_d0                             |   20|          4|   32|        128|
    |C_buf_40_we0                            |   20|          4|    1|          4|
    |C_buf_41_address0                       |   26|          5|   10|         50|
    |C_buf_41_address1                       |   14|          3|   10|         30|
    |C_buf_41_ce0                            |   26|          5|    1|          5|
    |C_buf_41_ce1                            |   14|          3|    1|          3|
    |C_buf_41_d0                             |   20|          4|   32|        128|
    |C_buf_41_we0                            |   20|          4|    1|          4|
    |C_buf_42_address0                       |   26|          5|   10|         50|
    |C_buf_42_address1                       |   14|          3|   10|         30|
    |C_buf_42_ce0                            |   26|          5|    1|          5|
    |C_buf_42_ce1                            |   14|          3|    1|          3|
    |C_buf_42_d0                             |   20|          4|   32|        128|
    |C_buf_42_we0                            |   20|          4|    1|          4|
    |C_buf_43_address0                       |   26|          5|   10|         50|
    |C_buf_43_address1                       |   14|          3|   10|         30|
    |C_buf_43_ce0                            |   26|          5|    1|          5|
    |C_buf_43_ce1                            |   14|          3|    1|          3|
    |C_buf_43_d0                             |   20|          4|   32|        128|
    |C_buf_43_we0                            |   20|          4|    1|          4|
    |C_buf_44_address0                       |   26|          5|   10|         50|
    |C_buf_44_address1                       |   14|          3|   10|         30|
    |C_buf_44_ce0                            |   26|          5|    1|          5|
    |C_buf_44_ce1                            |   14|          3|    1|          3|
    |C_buf_44_d0                             |   20|          4|   32|        128|
    |C_buf_44_we0                            |   20|          4|    1|          4|
    |C_buf_45_address0                       |   26|          5|   10|         50|
    |C_buf_45_address1                       |   14|          3|   10|         30|
    |C_buf_45_ce0                            |   26|          5|    1|          5|
    |C_buf_45_ce1                            |   14|          3|    1|          3|
    |C_buf_45_d0                             |   20|          4|   32|        128|
    |C_buf_45_we0                            |   20|          4|    1|          4|
    |C_buf_46_address0                       |   26|          5|   10|         50|
    |C_buf_46_address1                       |   14|          3|   10|         30|
    |C_buf_46_ce0                            |   26|          5|    1|          5|
    |C_buf_46_ce1                            |   14|          3|    1|          3|
    |C_buf_46_d0                             |   20|          4|   32|        128|
    |C_buf_46_we0                            |   20|          4|    1|          4|
    |C_buf_47_address0                       |   26|          5|   10|         50|
    |C_buf_47_address1                       |   14|          3|   10|         30|
    |C_buf_47_ce0                            |   26|          5|    1|          5|
    |C_buf_47_ce1                            |   14|          3|    1|          3|
    |C_buf_47_d0                             |   20|          4|   32|        128|
    |C_buf_47_we0                            |   20|          4|    1|          4|
    |C_buf_48_address0                       |   26|          5|   10|         50|
    |C_buf_48_address1                       |   14|          3|   10|         30|
    |C_buf_48_ce0                            |   26|          5|    1|          5|
    |C_buf_48_ce1                            |   14|          3|    1|          3|
    |C_buf_48_d0                             |   20|          4|   32|        128|
    |C_buf_48_we0                            |   20|          4|    1|          4|
    |C_buf_49_address0                       |   26|          5|   10|         50|
    |C_buf_49_address1                       |   14|          3|   10|         30|
    |C_buf_49_ce0                            |   26|          5|    1|          5|
    |C_buf_49_ce1                            |   14|          3|    1|          3|
    |C_buf_49_d0                             |   20|          4|   32|        128|
    |C_buf_49_we0                            |   20|          4|    1|          4|
    |C_buf_4_address0                        |   26|          5|   10|         50|
    |C_buf_4_address1                        |   14|          3|   10|         30|
    |C_buf_4_ce0                             |   26|          5|    1|          5|
    |C_buf_4_ce1                             |   14|          3|    1|          3|
    |C_buf_4_d0                              |   20|          4|   32|        128|
    |C_buf_4_we0                             |   20|          4|    1|          4|
    |C_buf_50_address0                       |   26|          5|   10|         50|
    |C_buf_50_address1                       |   14|          3|   10|         30|
    |C_buf_50_ce0                            |   26|          5|    1|          5|
    |C_buf_50_ce1                            |   14|          3|    1|          3|
    |C_buf_50_d0                             |   20|          4|   32|        128|
    |C_buf_50_we0                            |   20|          4|    1|          4|
    |C_buf_51_address0                       |   26|          5|   10|         50|
    |C_buf_51_address1                       |   14|          3|   10|         30|
    |C_buf_51_ce0                            |   26|          5|    1|          5|
    |C_buf_51_ce1                            |   14|          3|    1|          3|
    |C_buf_51_d0                             |   20|          4|   32|        128|
    |C_buf_51_we0                            |   20|          4|    1|          4|
    |C_buf_52_address0                       |   26|          5|   10|         50|
    |C_buf_52_address1                       |   14|          3|   10|         30|
    |C_buf_52_ce0                            |   26|          5|    1|          5|
    |C_buf_52_ce1                            |   14|          3|    1|          3|
    |C_buf_52_d0                             |   20|          4|   32|        128|
    |C_buf_52_we0                            |   20|          4|    1|          4|
    |C_buf_53_address0                       |   26|          5|   10|         50|
    |C_buf_53_address1                       |   14|          3|   10|         30|
    |C_buf_53_ce0                            |   26|          5|    1|          5|
    |C_buf_53_ce1                            |   14|          3|    1|          3|
    |C_buf_53_d0                             |   20|          4|   32|        128|
    |C_buf_53_we0                            |   20|          4|    1|          4|
    |C_buf_54_address0                       |   26|          5|   10|         50|
    |C_buf_54_address1                       |   14|          3|   10|         30|
    |C_buf_54_ce0                            |   26|          5|    1|          5|
    |C_buf_54_ce1                            |   14|          3|    1|          3|
    |C_buf_54_d0                             |   20|          4|   32|        128|
    |C_buf_54_we0                            |   20|          4|    1|          4|
    |C_buf_5_address0                        |   26|          5|   10|         50|
    |C_buf_5_address1                        |   14|          3|   10|         30|
    |C_buf_5_ce0                             |   26|          5|    1|          5|
    |C_buf_5_ce1                             |   14|          3|    1|          3|
    |C_buf_5_d0                              |   20|          4|   32|        128|
    |C_buf_5_we0                             |   20|          4|    1|          4|
    |C_buf_6_address0                        |   26|          5|   10|         50|
    |C_buf_6_address1                        |   14|          3|   10|         30|
    |C_buf_6_ce0                             |   26|          5|    1|          5|
    |C_buf_6_ce1                             |   14|          3|    1|          3|
    |C_buf_6_d0                              |   20|          4|   32|        128|
    |C_buf_6_we0                             |   20|          4|    1|          4|
    |C_buf_7_address0                        |   26|          5|   10|         50|
    |C_buf_7_address1                        |   14|          3|   10|         30|
    |C_buf_7_ce0                             |   26|          5|    1|          5|
    |C_buf_7_ce1                             |   14|          3|    1|          3|
    |C_buf_7_d0                              |   20|          4|   32|        128|
    |C_buf_7_we0                             |   20|          4|    1|          4|
    |C_buf_8_address0                        |   26|          5|   10|         50|
    |C_buf_8_address1                        |   14|          3|   10|         30|
    |C_buf_8_ce0                             |   26|          5|    1|          5|
    |C_buf_8_ce1                             |   14|          3|    1|          3|
    |C_buf_8_d0                              |   20|          4|   32|        128|
    |C_buf_8_we0                             |   20|          4|    1|          4|
    |C_buf_9_address0                        |   26|          5|   10|         50|
    |C_buf_9_address1                        |   14|          3|   10|         30|
    |C_buf_9_ce0                             |   26|          5|    1|          5|
    |C_buf_9_ce1                             |   14|          3|    1|          3|
    |C_buf_9_d0                              |   20|          4|   32|        128|
    |C_buf_9_we0                             |   20|          4|    1|          4|
    |C_buf_address0                          |   26|          5|   10|         50|
    |C_buf_address1                          |   14|          3|   10|         30|
    |C_buf_ce0                               |   26|          5|    1|          5|
    |C_buf_ce1                               |   14|          3|    1|          3|
    |C_buf_d0                                |   20|          4|   32|        128|
    |C_buf_we0                               |   20|          4|    1|          4|
    |ap_NS_fsm                               |  383|         81|    1|         81|
    |ap_done                                 |    9|          2|    1|          2|
    |grp_fu_1200_ce                          |   14|          3|    1|          3|
    |grp_fu_1200_p0                          |   14|          3|   32|         96|
    |grp_fu_1200_p1                          |   14|          3|   32|         96|
    |grp_fu_1204_ce                          |   14|          3|    1|          3|
    |grp_fu_1204_p0                          |   14|          3|   32|         96|
    |grp_fu_1204_p1                          |   14|          3|   32|         96|
    |grp_fu_1208_ce                          |   14|          3|    1|          3|
    |grp_fu_1208_p0                          |   14|          3|   32|         96|
    |grp_fu_1208_p1                          |   14|          3|   32|         96|
    |grp_fu_1212_ce                          |   14|          3|    1|          3|
    |grp_fu_1212_p0                          |   14|          3|   32|         96|
    |grp_fu_1212_p1                          |   14|          3|   32|         96|
    |grp_fu_1216_ce                          |   14|          3|    1|          3|
    |grp_fu_1216_p0                          |   14|          3|   32|         96|
    |grp_fu_1216_p1                          |   14|          3|   32|         96|
    |grp_fu_1220_ce                          |   14|          3|    1|          3|
    |grp_fu_1220_p0                          |   14|          3|   32|         96|
    |grp_fu_1220_p1                          |   14|          3|   32|         96|
    |grp_fu_1224_ce                          |   14|          3|    1|          3|
    |grp_fu_1224_p0                          |   14|          3|   32|         96|
    |grp_fu_1224_p1                          |   14|          3|   32|         96|
    |grp_fu_1228_ce                          |   14|          3|    1|          3|
    |grp_fu_1228_p0                          |   14|          3|   32|         96|
    |grp_fu_1228_p1                          |   14|          3|   32|         96|
    |grp_fu_1232_ce                          |   14|          3|    1|          3|
    |grp_fu_1232_p0                          |   14|          3|   32|         96|
    |grp_fu_1232_p1                          |   14|          3|   32|         96|
    |grp_fu_1236_ce                          |   14|          3|    1|          3|
    |grp_fu_1236_p0                          |   14|          3|   32|         96|
    |grp_fu_1236_p1                          |   14|          3|   32|         96|
    |grp_fu_1240_ce                          |   14|          3|    1|          3|
    |grp_fu_1240_p0                          |   14|          3|   32|         96|
    |grp_fu_1240_p1                          |   14|          3|   32|         96|
    |grp_fu_1244_ce                          |   14|          3|    1|          3|
    |grp_fu_1244_p0                          |   14|          3|   32|         96|
    |grp_fu_1244_p1                          |   14|          3|   32|         96|
    |grp_fu_1248_ce                          |   14|          3|    1|          3|
    |grp_fu_1248_p0                          |   14|          3|   32|         96|
    |grp_fu_1248_p1                          |   14|          3|   32|         96|
    |grp_fu_1252_ce                          |   14|          3|    1|          3|
    |grp_fu_1252_p0                          |   14|          3|   32|         96|
    |grp_fu_1252_p1                          |   14|          3|   32|         96|
    |grp_fu_1256_ce                          |   14|          3|    1|          3|
    |grp_fu_1256_p0                          |   14|          3|   32|         96|
    |grp_fu_1256_p1                          |   14|          3|   32|         96|
    |grp_fu_1260_ce                          |   14|          3|    1|          3|
    |grp_fu_1260_p0                          |   14|          3|   32|         96|
    |grp_fu_1260_p1                          |   14|          3|   32|         96|
    |grp_fu_1264_ce                          |   14|          3|    1|          3|
    |grp_fu_1264_p0                          |   14|          3|   32|         96|
    |grp_fu_1264_p1                          |   14|          3|   32|         96|
    |grp_fu_1268_ce                          |   14|          3|    1|          3|
    |grp_fu_1268_p0                          |   14|          3|   32|         96|
    |grp_fu_1268_p1                          |   14|          3|   32|         96|
    |grp_fu_1272_ce                          |   14|          3|    1|          3|
    |grp_fu_1272_p0                          |   14|          3|   32|         96|
    |grp_fu_1272_p1                          |   14|          3|   32|         96|
    |grp_fu_1276_ce                          |   14|          3|    1|          3|
    |grp_fu_1276_p0                          |   14|          3|   32|         96|
    |grp_fu_1276_p1                          |   14|          3|   32|         96|
    |grp_fu_1280_ce                          |   14|          3|    1|          3|
    |grp_fu_1280_p0                          |   14|          3|   32|         96|
    |grp_fu_1280_p1                          |   14|          3|   32|         96|
    |grp_fu_1284_ce                          |   14|          3|    1|          3|
    |grp_fu_1284_p0                          |   14|          3|   32|         96|
    |grp_fu_1284_p1                          |   14|          3|   32|         96|
    |grp_fu_1288_ce                          |   14|          3|    1|          3|
    |grp_fu_1288_p0                          |   14|          3|   32|         96|
    |grp_fu_1288_p1                          |   14|          3|   32|         96|
    |grp_fu_1292_ce                          |   14|          3|    1|          3|
    |grp_fu_1292_p0                          |   14|          3|   32|         96|
    |grp_fu_1292_p1                          |   14|          3|   32|         96|
    |grp_fu_1296_ce                          |   14|          3|    1|          3|
    |grp_fu_1296_p0                          |   14|          3|   32|         96|
    |grp_fu_1296_p1                          |   14|          3|   32|         96|
    |grp_fu_1300_ce                          |   14|          3|    1|          3|
    |grp_fu_1300_p0                          |   14|          3|   32|         96|
    |grp_fu_1300_p1                          |   14|          3|   32|         96|
    |grp_fu_1304_ce                          |   14|          3|    1|          3|
    |grp_fu_1304_p0                          |   14|          3|   32|         96|
    |grp_fu_1304_p1                          |   14|          3|   32|         96|
    |grp_fu_1308_ce                          |   14|          3|    1|          3|
    |grp_fu_1308_p0                          |   14|          3|   32|         96|
    |grp_fu_1308_p1                          |   14|          3|   32|         96|
    |grp_fu_1312_ce                          |   14|          3|    1|          3|
    |grp_fu_1312_p0                          |   14|          3|   32|         96|
    |grp_fu_1312_p1                          |   14|          3|   32|         96|
    |grp_fu_1316_ce                          |   14|          3|    1|          3|
    |grp_fu_1316_p0                          |   14|          3|   32|         96|
    |grp_fu_1316_p1                          |   14|          3|   32|         96|
    |grp_fu_1320_ce                          |   14|          3|    1|          3|
    |grp_fu_1320_p0                          |   14|          3|   32|         96|
    |grp_fu_1320_p1                          |   14|          3|   32|         96|
    |grp_fu_1324_ce                          |   14|          3|    1|          3|
    |grp_fu_1324_p0                          |   14|          3|   32|         96|
    |grp_fu_1324_p1                          |   14|          3|   32|         96|
    |grp_fu_1328_ce                          |   14|          3|    1|          3|
    |grp_fu_1328_p0                          |   14|          3|   32|         96|
    |grp_fu_1328_p1                          |   14|          3|   32|         96|
    |grp_fu_1332_ce                          |   14|          3|    1|          3|
    |grp_fu_1332_p0                          |   14|          3|   32|         96|
    |grp_fu_1332_p1                          |   14|          3|   32|         96|
    |grp_fu_1336_ce                          |   14|          3|    1|          3|
    |grp_fu_1336_p0                          |   14|          3|   32|         96|
    |grp_fu_1336_p1                          |   14|          3|   32|         96|
    |grp_fu_1340_ce                          |   14|          3|    1|          3|
    |grp_fu_1340_p0                          |   14|          3|   32|         96|
    |grp_fu_1340_p1                          |   14|          3|   32|         96|
    |grp_fu_1344_ce                          |   14|          3|    1|          3|
    |grp_fu_1344_p0                          |   14|          3|   32|         96|
    |grp_fu_1344_p1                          |   14|          3|   32|         96|
    |grp_fu_1348_ce                          |   14|          3|    1|          3|
    |grp_fu_1348_p0                          |   14|          3|   32|         96|
    |grp_fu_1348_p1                          |   14|          3|   32|         96|
    |grp_fu_1352_ce                          |   14|          3|    1|          3|
    |grp_fu_1352_p0                          |   14|          3|   32|         96|
    |grp_fu_1352_p1                          |   14|          3|   32|         96|
    |grp_fu_1356_ce                          |   14|          3|    1|          3|
    |grp_fu_1356_p0                          |   14|          3|   32|         96|
    |grp_fu_1356_p1                          |   14|          3|   32|         96|
    |grp_fu_1360_ce                          |   14|          3|    1|          3|
    |grp_fu_1360_p0                          |   14|          3|   32|         96|
    |grp_fu_1360_p1                          |   14|          3|   32|         96|
    |grp_fu_1364_ce                          |   14|          3|    1|          3|
    |grp_fu_1364_p0                          |   14|          3|   32|         96|
    |grp_fu_1364_p1                          |   14|          3|   32|         96|
    |grp_fu_1368_ce                          |   14|          3|    1|          3|
    |grp_fu_1368_p0                          |   14|          3|   32|         96|
    |grp_fu_1368_p1                          |   14|          3|   32|         96|
    |grp_fu_1372_ce                          |   14|          3|    1|          3|
    |grp_fu_1372_p0                          |   14|          3|   32|         96|
    |grp_fu_1372_p1                          |   14|          3|   32|         96|
    |grp_fu_1376_ce                          |   14|          3|    1|          3|
    |grp_fu_1376_p0                          |   14|          3|   32|         96|
    |grp_fu_1376_p1                          |   14|          3|   32|         96|
    |grp_fu_1380_ce                          |   14|          3|    1|          3|
    |grp_fu_1380_p0                          |   14|          3|   32|         96|
    |grp_fu_1380_p1                          |   14|          3|   32|         96|
    |grp_fu_1384_ce                          |   14|          3|    1|          3|
    |grp_fu_1384_p0                          |   14|          3|   32|         96|
    |grp_fu_1384_p1                          |   14|          3|   32|         96|
    |grp_fu_1388_ce                          |   14|          3|    1|          3|
    |grp_fu_1388_p0                          |   14|          3|   32|         96|
    |grp_fu_1388_p1                          |   14|          3|   32|         96|
    |grp_fu_1392_ce                          |   14|          3|    1|          3|
    |grp_fu_1392_p0                          |   14|          3|   32|         96|
    |grp_fu_1392_p1                          |   14|          3|   32|         96|
    |grp_fu_1396_ce                          |   14|          3|    1|          3|
    |grp_fu_1396_p0                          |   14|          3|   32|         96|
    |grp_fu_1396_p1                          |   14|          3|   32|         96|
    |grp_fu_1400_ce                          |   14|          3|    1|          3|
    |grp_fu_1400_p0                          |   14|          3|   32|         96|
    |grp_fu_1400_p1                          |   14|          3|   32|         96|
    |grp_fu_1404_ce                          |   14|          3|    1|          3|
    |grp_fu_1404_p0                          |   14|          3|   32|         96|
    |grp_fu_1404_p1                          |   14|          3|   32|         96|
    |grp_fu_1408_ce                          |   14|          3|    1|          3|
    |grp_fu_1408_p0                          |   14|          3|   32|         96|
    |grp_fu_1408_p1                          |   14|          3|   32|         96|
    |grp_fu_1412_ce                          |   14|          3|    1|          3|
    |grp_fu_1412_p0                          |   14|          3|   32|         96|
    |grp_fu_1412_p1                          |   14|          3|   32|         96|
    |grp_fu_1416_ce                          |   14|          3|    1|          3|
    |grp_fu_1416_p0                          |   14|          3|   32|         96|
    |grp_fu_1416_p1                          |   14|          3|   32|         96|
    |i_5_fu_122                              |    9|          2|    8|         16|
    |merlin_gmem_kernel_gemm_32_0_ARVALID    |    9|          2|    1|          2|
    |merlin_gmem_kernel_gemm_32_0_RREADY     |    9|          2|    1|          2|
    |merlin_gmem_kernel_gemm_32_C_ARVALID    |    9|          2|    1|          2|
    |merlin_gmem_kernel_gemm_32_C_AWVALID    |    9|          2|    1|          2|
    |merlin_gmem_kernel_gemm_32_C_BREADY     |    9|          2|    1|          2|
    |merlin_gmem_kernel_gemm_32_C_RREADY     |    9|          2|    1|          2|
    |merlin_gmem_kernel_gemm_32_C_WVALID     |    9|          2|    1|          2|
    |merlin_gmem_kernel_gemm_512_0_ARADDR    |   14|          3|   64|        192|
    |merlin_gmem_kernel_gemm_512_0_ARLEN     |   14|          3|   32|         96|
    |merlin_gmem_kernel_gemm_512_0_ARVALID   |   14|          3|    1|          3|
    |merlin_gmem_kernel_gemm_512_0_RREADY    |    9|          2|    1|          2|
    |merlin_gmem_kernel_gemm_512_0_blk_n_AR  |    9|          2|    1|          2|
    +----------------------------------------+-----+-----------+-----+-----------+
    |Total                                   |12061|       2495| 7600|      25814|
    +----------------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------------------------+----+----+-----+-----------+
    |                              Name                              | FF | LUT| Bits| Const Bits|
    +----------------------------------------------------------------+----+----+-----+-----------+
    |B_read_reg_1148                                                 |  64|   0|   64|          0|
    |C_read_reg_1153                                                 |  64|   0|   64|          0|
    |ap_CS_fsm                                                       |  80|   0|   80|          0|
    |ap_done_reg                                                     |   1|   0|    1|          0|
    |ap_rst_n_inv                                                    |   1|   0|    1|          0|
    |ap_rst_reg_1                                                    |   1|   0|    1|          0|
    |ap_rst_reg_2                                                    |   1|   0|    1|          0|
    |empty_38_reg_1195                                               |  12|   0|   12|          0|
    |grp_kernel_gemm_Pipeline_L2_fu_729_ap_start_reg                 |   1|   0|    1|          0|
    |grp_kernel_gemm_Pipeline_merlinL5_merlinL4_fu_875_ap_start_reg  |   1|   0|    1|          0|
    |grp_kernel_gemm_Pipeline_merlinL7_fu_814_ap_start_reg           |   1|   0|    1|          0|
    |grp_merlin_memcpy_0_1_fu_667_ap_start_reg                       |   1|   0|    1|          0|
    |grp_merlin_memcpy_1_1_fu_752_ap_start_reg                       |   1|   0|    1|          0|
    |grp_merlin_memcpy_2_1_fu_1008_ap_start_reg                      |   1|   0|    1|          0|
    |i_5_fu_122                                                      |   8|   0|    8|          0|
    |i_reg_1180                                                      |   8|   0|    8|          0|
    |tmp_9_reg_1189                                                  |   8|   0|   10|          2|
    |trunc_ln_reg_1159                                               |  58|   0|   58|          0|
    +----------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                           | 312|   0|  314|          2|
    +----------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------------------------+-----+-----+---------------+-------------------------------+--------------+
|                   RTL Ports                  | Dir | Bits|    Protocol   |         Source Object         |    C Type    |
+----------------------------------------------+-----+-----+---------------+-------------------------------+--------------+
|s_axi_control_AWVALID                         |   in|    1|          s_axi|                        control|        scalar|
|s_axi_control_AWREADY                         |  out|    1|          s_axi|                        control|        scalar|
|s_axi_control_AWADDR                          |   in|    7|          s_axi|                        control|        scalar|
|s_axi_control_WVALID                          |   in|    1|          s_axi|                        control|        scalar|
|s_axi_control_WREADY                          |  out|    1|          s_axi|                        control|        scalar|
|s_axi_control_WDATA                           |   in|   32|          s_axi|                        control|        scalar|
|s_axi_control_WSTRB                           |   in|    4|          s_axi|                        control|        scalar|
|s_axi_control_ARVALID                         |   in|    1|          s_axi|                        control|        scalar|
|s_axi_control_ARREADY                         |  out|    1|          s_axi|                        control|        scalar|
|s_axi_control_ARADDR                          |   in|    7|          s_axi|                        control|        scalar|
|s_axi_control_RVALID                          |  out|    1|          s_axi|                        control|        scalar|
|s_axi_control_RREADY                          |   in|    1|          s_axi|                        control|        scalar|
|s_axi_control_RDATA                           |  out|   32|          s_axi|                        control|        scalar|
|s_axi_control_RRESP                           |  out|    2|          s_axi|                        control|        scalar|
|s_axi_control_BVALID                          |  out|    1|          s_axi|                        control|        scalar|
|s_axi_control_BREADY                          |   in|    1|          s_axi|                        control|        scalar|
|s_axi_control_BRESP                           |  out|    2|          s_axi|                        control|        scalar|
|ap_clk                                        |   in|    1|  ap_ctrl_chain|                    kernel_gemm|  return value|
|ap_rst_n                                      |   in|    1|  ap_ctrl_chain|                    kernel_gemm|  return value|
|interrupt                                     |  out|    1|  ap_ctrl_chain|                    kernel_gemm|  return value|
|m_axi_merlin_gmem_kernel_gemm_32_C_AWVALID    |  out|    1|          m_axi|   merlin_gmem_kernel_gemm_32_C|       pointer|
|m_axi_merlin_gmem_kernel_gemm_32_C_AWREADY    |   in|    1|          m_axi|   merlin_gmem_kernel_gemm_32_C|       pointer|
|m_axi_merlin_gmem_kernel_gemm_32_C_AWADDR     |  out|   64|          m_axi|   merlin_gmem_kernel_gemm_32_C|       pointer|
|m_axi_merlin_gmem_kernel_gemm_32_C_AWID       |  out|    1|          m_axi|   merlin_gmem_kernel_gemm_32_C|       pointer|
|m_axi_merlin_gmem_kernel_gemm_32_C_AWLEN      |  out|    8|          m_axi|   merlin_gmem_kernel_gemm_32_C|       pointer|
|m_axi_merlin_gmem_kernel_gemm_32_C_AWSIZE     |  out|    3|          m_axi|   merlin_gmem_kernel_gemm_32_C|       pointer|
|m_axi_merlin_gmem_kernel_gemm_32_C_AWBURST    |  out|    2|          m_axi|   merlin_gmem_kernel_gemm_32_C|       pointer|
|m_axi_merlin_gmem_kernel_gemm_32_C_AWLOCK     |  out|    2|          m_axi|   merlin_gmem_kernel_gemm_32_C|       pointer|
|m_axi_merlin_gmem_kernel_gemm_32_C_AWCACHE    |  out|    4|          m_axi|   merlin_gmem_kernel_gemm_32_C|       pointer|
|m_axi_merlin_gmem_kernel_gemm_32_C_AWPROT     |  out|    3|          m_axi|   merlin_gmem_kernel_gemm_32_C|       pointer|
|m_axi_merlin_gmem_kernel_gemm_32_C_AWQOS      |  out|    4|          m_axi|   merlin_gmem_kernel_gemm_32_C|       pointer|
|m_axi_merlin_gmem_kernel_gemm_32_C_AWREGION   |  out|    4|          m_axi|   merlin_gmem_kernel_gemm_32_C|       pointer|
|m_axi_merlin_gmem_kernel_gemm_32_C_AWUSER     |  out|    1|          m_axi|   merlin_gmem_kernel_gemm_32_C|       pointer|
|m_axi_merlin_gmem_kernel_gemm_32_C_WVALID     |  out|    1|          m_axi|   merlin_gmem_kernel_gemm_32_C|       pointer|
|m_axi_merlin_gmem_kernel_gemm_32_C_WREADY     |   in|    1|          m_axi|   merlin_gmem_kernel_gemm_32_C|       pointer|
|m_axi_merlin_gmem_kernel_gemm_32_C_WDATA      |  out|  512|          m_axi|   merlin_gmem_kernel_gemm_32_C|       pointer|
|m_axi_merlin_gmem_kernel_gemm_32_C_WSTRB      |  out|   64|          m_axi|   merlin_gmem_kernel_gemm_32_C|       pointer|
|m_axi_merlin_gmem_kernel_gemm_32_C_WLAST      |  out|    1|          m_axi|   merlin_gmem_kernel_gemm_32_C|       pointer|
|m_axi_merlin_gmem_kernel_gemm_32_C_WID        |  out|    1|          m_axi|   merlin_gmem_kernel_gemm_32_C|       pointer|
|m_axi_merlin_gmem_kernel_gemm_32_C_WUSER      |  out|    1|          m_axi|   merlin_gmem_kernel_gemm_32_C|       pointer|
|m_axi_merlin_gmem_kernel_gemm_32_C_ARVALID    |  out|    1|          m_axi|   merlin_gmem_kernel_gemm_32_C|       pointer|
|m_axi_merlin_gmem_kernel_gemm_32_C_ARREADY    |   in|    1|          m_axi|   merlin_gmem_kernel_gemm_32_C|       pointer|
|m_axi_merlin_gmem_kernel_gemm_32_C_ARADDR     |  out|   64|          m_axi|   merlin_gmem_kernel_gemm_32_C|       pointer|
|m_axi_merlin_gmem_kernel_gemm_32_C_ARID       |  out|    1|          m_axi|   merlin_gmem_kernel_gemm_32_C|       pointer|
|m_axi_merlin_gmem_kernel_gemm_32_C_ARLEN      |  out|    8|          m_axi|   merlin_gmem_kernel_gemm_32_C|       pointer|
|m_axi_merlin_gmem_kernel_gemm_32_C_ARSIZE     |  out|    3|          m_axi|   merlin_gmem_kernel_gemm_32_C|       pointer|
|m_axi_merlin_gmem_kernel_gemm_32_C_ARBURST    |  out|    2|          m_axi|   merlin_gmem_kernel_gemm_32_C|       pointer|
|m_axi_merlin_gmem_kernel_gemm_32_C_ARLOCK     |  out|    2|          m_axi|   merlin_gmem_kernel_gemm_32_C|       pointer|
|m_axi_merlin_gmem_kernel_gemm_32_C_ARCACHE    |  out|    4|          m_axi|   merlin_gmem_kernel_gemm_32_C|       pointer|
|m_axi_merlin_gmem_kernel_gemm_32_C_ARPROT     |  out|    3|          m_axi|   merlin_gmem_kernel_gemm_32_C|       pointer|
|m_axi_merlin_gmem_kernel_gemm_32_C_ARQOS      |  out|    4|          m_axi|   merlin_gmem_kernel_gemm_32_C|       pointer|
|m_axi_merlin_gmem_kernel_gemm_32_C_ARREGION   |  out|    4|          m_axi|   merlin_gmem_kernel_gemm_32_C|       pointer|
|m_axi_merlin_gmem_kernel_gemm_32_C_ARUSER     |  out|    1|          m_axi|   merlin_gmem_kernel_gemm_32_C|       pointer|
|m_axi_merlin_gmem_kernel_gemm_32_C_RVALID     |   in|    1|          m_axi|   merlin_gmem_kernel_gemm_32_C|       pointer|
|m_axi_merlin_gmem_kernel_gemm_32_C_RREADY     |  out|    1|          m_axi|   merlin_gmem_kernel_gemm_32_C|       pointer|
|m_axi_merlin_gmem_kernel_gemm_32_C_RDATA      |   in|  512|          m_axi|   merlin_gmem_kernel_gemm_32_C|       pointer|
|m_axi_merlin_gmem_kernel_gemm_32_C_RLAST      |   in|    1|          m_axi|   merlin_gmem_kernel_gemm_32_C|       pointer|
|m_axi_merlin_gmem_kernel_gemm_32_C_RID        |   in|    1|          m_axi|   merlin_gmem_kernel_gemm_32_C|       pointer|
|m_axi_merlin_gmem_kernel_gemm_32_C_RUSER      |   in|    1|          m_axi|   merlin_gmem_kernel_gemm_32_C|       pointer|
|m_axi_merlin_gmem_kernel_gemm_32_C_RRESP      |   in|    2|          m_axi|   merlin_gmem_kernel_gemm_32_C|       pointer|
|m_axi_merlin_gmem_kernel_gemm_32_C_BVALID     |   in|    1|          m_axi|   merlin_gmem_kernel_gemm_32_C|       pointer|
|m_axi_merlin_gmem_kernel_gemm_32_C_BREADY     |  out|    1|          m_axi|   merlin_gmem_kernel_gemm_32_C|       pointer|
|m_axi_merlin_gmem_kernel_gemm_32_C_BRESP      |   in|    2|          m_axi|   merlin_gmem_kernel_gemm_32_C|       pointer|
|m_axi_merlin_gmem_kernel_gemm_32_C_BID        |   in|    1|          m_axi|   merlin_gmem_kernel_gemm_32_C|       pointer|
|m_axi_merlin_gmem_kernel_gemm_32_C_BUSER      |   in|    1|          m_axi|   merlin_gmem_kernel_gemm_32_C|       pointer|
|m_axi_merlin_gmem_kernel_gemm_512_0_AWVALID   |  out|    1|          m_axi|  merlin_gmem_kernel_gemm_512_0|       pointer|
|m_axi_merlin_gmem_kernel_gemm_512_0_AWREADY   |   in|    1|          m_axi|  merlin_gmem_kernel_gemm_512_0|       pointer|
|m_axi_merlin_gmem_kernel_gemm_512_0_AWADDR    |  out|   64|          m_axi|  merlin_gmem_kernel_gemm_512_0|       pointer|
|m_axi_merlin_gmem_kernel_gemm_512_0_AWID      |  out|    1|          m_axi|  merlin_gmem_kernel_gemm_512_0|       pointer|
|m_axi_merlin_gmem_kernel_gemm_512_0_AWLEN     |  out|    8|          m_axi|  merlin_gmem_kernel_gemm_512_0|       pointer|
|m_axi_merlin_gmem_kernel_gemm_512_0_AWSIZE    |  out|    3|          m_axi|  merlin_gmem_kernel_gemm_512_0|       pointer|
|m_axi_merlin_gmem_kernel_gemm_512_0_AWBURST   |  out|    2|          m_axi|  merlin_gmem_kernel_gemm_512_0|       pointer|
|m_axi_merlin_gmem_kernel_gemm_512_0_AWLOCK    |  out|    2|          m_axi|  merlin_gmem_kernel_gemm_512_0|       pointer|
|m_axi_merlin_gmem_kernel_gemm_512_0_AWCACHE   |  out|    4|          m_axi|  merlin_gmem_kernel_gemm_512_0|       pointer|
|m_axi_merlin_gmem_kernel_gemm_512_0_AWPROT    |  out|    3|          m_axi|  merlin_gmem_kernel_gemm_512_0|       pointer|
|m_axi_merlin_gmem_kernel_gemm_512_0_AWQOS     |  out|    4|          m_axi|  merlin_gmem_kernel_gemm_512_0|       pointer|
|m_axi_merlin_gmem_kernel_gemm_512_0_AWREGION  |  out|    4|          m_axi|  merlin_gmem_kernel_gemm_512_0|       pointer|
|m_axi_merlin_gmem_kernel_gemm_512_0_AWUSER    |  out|    1|          m_axi|  merlin_gmem_kernel_gemm_512_0|       pointer|
|m_axi_merlin_gmem_kernel_gemm_512_0_WVALID    |  out|    1|          m_axi|  merlin_gmem_kernel_gemm_512_0|       pointer|
|m_axi_merlin_gmem_kernel_gemm_512_0_WREADY    |   in|    1|          m_axi|  merlin_gmem_kernel_gemm_512_0|       pointer|
|m_axi_merlin_gmem_kernel_gemm_512_0_WDATA     |  out|  512|          m_axi|  merlin_gmem_kernel_gemm_512_0|       pointer|
|m_axi_merlin_gmem_kernel_gemm_512_0_WSTRB     |  out|   64|          m_axi|  merlin_gmem_kernel_gemm_512_0|       pointer|
|m_axi_merlin_gmem_kernel_gemm_512_0_WLAST     |  out|    1|          m_axi|  merlin_gmem_kernel_gemm_512_0|       pointer|
|m_axi_merlin_gmem_kernel_gemm_512_0_WID       |  out|    1|          m_axi|  merlin_gmem_kernel_gemm_512_0|       pointer|
|m_axi_merlin_gmem_kernel_gemm_512_0_WUSER     |  out|    1|          m_axi|  merlin_gmem_kernel_gemm_512_0|       pointer|
|m_axi_merlin_gmem_kernel_gemm_512_0_ARVALID   |  out|    1|          m_axi|  merlin_gmem_kernel_gemm_512_0|       pointer|
|m_axi_merlin_gmem_kernel_gemm_512_0_ARREADY   |   in|    1|          m_axi|  merlin_gmem_kernel_gemm_512_0|       pointer|
|m_axi_merlin_gmem_kernel_gemm_512_0_ARADDR    |  out|   64|          m_axi|  merlin_gmem_kernel_gemm_512_0|       pointer|
|m_axi_merlin_gmem_kernel_gemm_512_0_ARID      |  out|    1|          m_axi|  merlin_gmem_kernel_gemm_512_0|       pointer|
|m_axi_merlin_gmem_kernel_gemm_512_0_ARLEN     |  out|    8|          m_axi|  merlin_gmem_kernel_gemm_512_0|       pointer|
|m_axi_merlin_gmem_kernel_gemm_512_0_ARSIZE    |  out|    3|          m_axi|  merlin_gmem_kernel_gemm_512_0|       pointer|
|m_axi_merlin_gmem_kernel_gemm_512_0_ARBURST   |  out|    2|          m_axi|  merlin_gmem_kernel_gemm_512_0|       pointer|
|m_axi_merlin_gmem_kernel_gemm_512_0_ARLOCK    |  out|    2|          m_axi|  merlin_gmem_kernel_gemm_512_0|       pointer|
|m_axi_merlin_gmem_kernel_gemm_512_0_ARCACHE   |  out|    4|          m_axi|  merlin_gmem_kernel_gemm_512_0|       pointer|
|m_axi_merlin_gmem_kernel_gemm_512_0_ARPROT    |  out|    3|          m_axi|  merlin_gmem_kernel_gemm_512_0|       pointer|
|m_axi_merlin_gmem_kernel_gemm_512_0_ARQOS     |  out|    4|          m_axi|  merlin_gmem_kernel_gemm_512_0|       pointer|
|m_axi_merlin_gmem_kernel_gemm_512_0_ARREGION  |  out|    4|          m_axi|  merlin_gmem_kernel_gemm_512_0|       pointer|
|m_axi_merlin_gmem_kernel_gemm_512_0_ARUSER    |  out|    1|          m_axi|  merlin_gmem_kernel_gemm_512_0|       pointer|
|m_axi_merlin_gmem_kernel_gemm_512_0_RVALID    |   in|    1|          m_axi|  merlin_gmem_kernel_gemm_512_0|       pointer|
|m_axi_merlin_gmem_kernel_gemm_512_0_RREADY    |  out|    1|          m_axi|  merlin_gmem_kernel_gemm_512_0|       pointer|
|m_axi_merlin_gmem_kernel_gemm_512_0_RDATA     |   in|  512|          m_axi|  merlin_gmem_kernel_gemm_512_0|       pointer|
|m_axi_merlin_gmem_kernel_gemm_512_0_RLAST     |   in|    1|          m_axi|  merlin_gmem_kernel_gemm_512_0|       pointer|
|m_axi_merlin_gmem_kernel_gemm_512_0_RID       |   in|    1|          m_axi|  merlin_gmem_kernel_gemm_512_0|       pointer|
|m_axi_merlin_gmem_kernel_gemm_512_0_RUSER     |   in|    1|          m_axi|  merlin_gmem_kernel_gemm_512_0|       pointer|
|m_axi_merlin_gmem_kernel_gemm_512_0_RRESP     |   in|    2|          m_axi|  merlin_gmem_kernel_gemm_512_0|       pointer|
|m_axi_merlin_gmem_kernel_gemm_512_0_BVALID    |   in|    1|          m_axi|  merlin_gmem_kernel_gemm_512_0|       pointer|
|m_axi_merlin_gmem_kernel_gemm_512_0_BREADY    |  out|    1|          m_axi|  merlin_gmem_kernel_gemm_512_0|       pointer|
|m_axi_merlin_gmem_kernel_gemm_512_0_BRESP     |   in|    2|          m_axi|  merlin_gmem_kernel_gemm_512_0|       pointer|
|m_axi_merlin_gmem_kernel_gemm_512_0_BID       |   in|    1|          m_axi|  merlin_gmem_kernel_gemm_512_0|       pointer|
|m_axi_merlin_gmem_kernel_gemm_512_0_BUSER     |   in|    1|          m_axi|  merlin_gmem_kernel_gemm_512_0|       pointer|
|m_axi_merlin_gmem_kernel_gemm_32_0_AWVALID    |  out|    1|          m_axi|   merlin_gmem_kernel_gemm_32_0|       pointer|
|m_axi_merlin_gmem_kernel_gemm_32_0_AWREADY    |   in|    1|          m_axi|   merlin_gmem_kernel_gemm_32_0|       pointer|
|m_axi_merlin_gmem_kernel_gemm_32_0_AWADDR     |  out|   64|          m_axi|   merlin_gmem_kernel_gemm_32_0|       pointer|
|m_axi_merlin_gmem_kernel_gemm_32_0_AWID       |  out|    1|          m_axi|   merlin_gmem_kernel_gemm_32_0|       pointer|
|m_axi_merlin_gmem_kernel_gemm_32_0_AWLEN      |  out|    8|          m_axi|   merlin_gmem_kernel_gemm_32_0|       pointer|
|m_axi_merlin_gmem_kernel_gemm_32_0_AWSIZE     |  out|    3|          m_axi|   merlin_gmem_kernel_gemm_32_0|       pointer|
|m_axi_merlin_gmem_kernel_gemm_32_0_AWBURST    |  out|    2|          m_axi|   merlin_gmem_kernel_gemm_32_0|       pointer|
|m_axi_merlin_gmem_kernel_gemm_32_0_AWLOCK     |  out|    2|          m_axi|   merlin_gmem_kernel_gemm_32_0|       pointer|
|m_axi_merlin_gmem_kernel_gemm_32_0_AWCACHE    |  out|    4|          m_axi|   merlin_gmem_kernel_gemm_32_0|       pointer|
|m_axi_merlin_gmem_kernel_gemm_32_0_AWPROT     |  out|    3|          m_axi|   merlin_gmem_kernel_gemm_32_0|       pointer|
|m_axi_merlin_gmem_kernel_gemm_32_0_AWQOS      |  out|    4|          m_axi|   merlin_gmem_kernel_gemm_32_0|       pointer|
|m_axi_merlin_gmem_kernel_gemm_32_0_AWREGION   |  out|    4|          m_axi|   merlin_gmem_kernel_gemm_32_0|       pointer|
|m_axi_merlin_gmem_kernel_gemm_32_0_AWUSER     |  out|    1|          m_axi|   merlin_gmem_kernel_gemm_32_0|       pointer|
|m_axi_merlin_gmem_kernel_gemm_32_0_WVALID     |  out|    1|          m_axi|   merlin_gmem_kernel_gemm_32_0|       pointer|
|m_axi_merlin_gmem_kernel_gemm_32_0_WREADY     |   in|    1|          m_axi|   merlin_gmem_kernel_gemm_32_0|       pointer|
|m_axi_merlin_gmem_kernel_gemm_32_0_WDATA      |  out|  512|          m_axi|   merlin_gmem_kernel_gemm_32_0|       pointer|
|m_axi_merlin_gmem_kernel_gemm_32_0_WSTRB      |  out|   64|          m_axi|   merlin_gmem_kernel_gemm_32_0|       pointer|
|m_axi_merlin_gmem_kernel_gemm_32_0_WLAST      |  out|    1|          m_axi|   merlin_gmem_kernel_gemm_32_0|       pointer|
|m_axi_merlin_gmem_kernel_gemm_32_0_WID        |  out|    1|          m_axi|   merlin_gmem_kernel_gemm_32_0|       pointer|
|m_axi_merlin_gmem_kernel_gemm_32_0_WUSER      |  out|    1|          m_axi|   merlin_gmem_kernel_gemm_32_0|       pointer|
|m_axi_merlin_gmem_kernel_gemm_32_0_ARVALID    |  out|    1|          m_axi|   merlin_gmem_kernel_gemm_32_0|       pointer|
|m_axi_merlin_gmem_kernel_gemm_32_0_ARREADY    |   in|    1|          m_axi|   merlin_gmem_kernel_gemm_32_0|       pointer|
|m_axi_merlin_gmem_kernel_gemm_32_0_ARADDR     |  out|   64|          m_axi|   merlin_gmem_kernel_gemm_32_0|       pointer|
|m_axi_merlin_gmem_kernel_gemm_32_0_ARID       |  out|    1|          m_axi|   merlin_gmem_kernel_gemm_32_0|       pointer|
|m_axi_merlin_gmem_kernel_gemm_32_0_ARLEN      |  out|    8|          m_axi|   merlin_gmem_kernel_gemm_32_0|       pointer|
|m_axi_merlin_gmem_kernel_gemm_32_0_ARSIZE     |  out|    3|          m_axi|   merlin_gmem_kernel_gemm_32_0|       pointer|
|m_axi_merlin_gmem_kernel_gemm_32_0_ARBURST    |  out|    2|          m_axi|   merlin_gmem_kernel_gemm_32_0|       pointer|
|m_axi_merlin_gmem_kernel_gemm_32_0_ARLOCK     |  out|    2|          m_axi|   merlin_gmem_kernel_gemm_32_0|       pointer|
|m_axi_merlin_gmem_kernel_gemm_32_0_ARCACHE    |  out|    4|          m_axi|   merlin_gmem_kernel_gemm_32_0|       pointer|
|m_axi_merlin_gmem_kernel_gemm_32_0_ARPROT     |  out|    3|          m_axi|   merlin_gmem_kernel_gemm_32_0|       pointer|
|m_axi_merlin_gmem_kernel_gemm_32_0_ARQOS      |  out|    4|          m_axi|   merlin_gmem_kernel_gemm_32_0|       pointer|
|m_axi_merlin_gmem_kernel_gemm_32_0_ARREGION   |  out|    4|          m_axi|   merlin_gmem_kernel_gemm_32_0|       pointer|
|m_axi_merlin_gmem_kernel_gemm_32_0_ARUSER     |  out|    1|          m_axi|   merlin_gmem_kernel_gemm_32_0|       pointer|
|m_axi_merlin_gmem_kernel_gemm_32_0_RVALID     |   in|    1|          m_axi|   merlin_gmem_kernel_gemm_32_0|       pointer|
|m_axi_merlin_gmem_kernel_gemm_32_0_RREADY     |  out|    1|          m_axi|   merlin_gmem_kernel_gemm_32_0|       pointer|
|m_axi_merlin_gmem_kernel_gemm_32_0_RDATA      |   in|  512|          m_axi|   merlin_gmem_kernel_gemm_32_0|       pointer|
|m_axi_merlin_gmem_kernel_gemm_32_0_RLAST      |   in|    1|          m_axi|   merlin_gmem_kernel_gemm_32_0|       pointer|
|m_axi_merlin_gmem_kernel_gemm_32_0_RID        |   in|    1|          m_axi|   merlin_gmem_kernel_gemm_32_0|       pointer|
|m_axi_merlin_gmem_kernel_gemm_32_0_RUSER      |   in|    1|          m_axi|   merlin_gmem_kernel_gemm_32_0|       pointer|
|m_axi_merlin_gmem_kernel_gemm_32_0_RRESP      |   in|    2|          m_axi|   merlin_gmem_kernel_gemm_32_0|       pointer|
|m_axi_merlin_gmem_kernel_gemm_32_0_BVALID     |   in|    1|          m_axi|   merlin_gmem_kernel_gemm_32_0|       pointer|
|m_axi_merlin_gmem_kernel_gemm_32_0_BREADY     |  out|    1|          m_axi|   merlin_gmem_kernel_gemm_32_0|       pointer|
|m_axi_merlin_gmem_kernel_gemm_32_0_BRESP      |   in|    2|          m_axi|   merlin_gmem_kernel_gemm_32_0|       pointer|
|m_axi_merlin_gmem_kernel_gemm_32_0_BID        |   in|    1|          m_axi|   merlin_gmem_kernel_gemm_32_0|       pointer|
|m_axi_merlin_gmem_kernel_gemm_32_0_BUSER      |   in|    1|          m_axi|   merlin_gmem_kernel_gemm_32_0|       pointer|
+----------------------------------------------+-----+-----+---------------+-------------------------------+--------------+

