

================================================================
== Vitis HLS Report for 'fft_exec_Pipeline_DFT_Loop17'
================================================================
* Date:           Fri Oct 21 23:28:55 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        hls_restructured
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.256 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      145|      145|  1.450 us|  1.450 us|  145|  145|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------+---------+---------+----------+-----------+-----------+------+----------+
        |            |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------+---------+---------+----------+-----------+-----------+------+----------+
        |- DFT_Loop  |      143|      143|        17|          1|          1|   128|       yes|
        +------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 17


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 17
* Pipeline : 1
  Pipeline-0 : II = 1, D = 17, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.24>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%i_18_0 = alloca i32 1"   --->   Operation 20 'alloca' 'i_18_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (1.58ns)   --->   "%store_ln0 = store i10 0, i10 %i_18_0"   --->   Operation 21 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc.i357.0"   --->   Operation 22 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%i_18_0_load = load i10 %i_18_0"   --->   Operation 23 'load' 'i_18_0_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 128, i64 128, i64 128"   --->   Operation 24 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (1.77ns)   --->   "%icmp_ln109 = icmp_eq  i10 %i_18_0_load, i10 512" [fft.cpp:109]   --->   Operation 25 'icmp' 'icmp_ln109' <Predicate = true> <Delay = 1.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%br_ln109 = br i1 %icmp_ln109, void %for.inc.i357.split.0, void %_Z11fft_stage_tILi10ELi4EEvPfS0_S0_S0_.exit.exitStub" [fft.cpp:109]   --->   Operation 26 'br' 'br_ln109' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%empty_29 = trunc i10 %i_18_0_load"   --->   Operation 27 'trunc' 'empty_29' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%zext_ln113 = zext i9 %empty_29" [fft.cpp:113]   --->   Operation 28 'zext' 'zext_ln113' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%W_real_addr = getelementptr i32 %W_real, i64 0, i64 %zext_ln113" [fft.cpp:113]   --->   Operation 29 'getelementptr' 'W_real_addr' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_1 : Operation 30 [2/2] (3.25ns)   --->   "%W_real_load = load i9 %W_real_addr" [fft.cpp:113]   --->   Operation 30 'load' 'W_real_load' <Predicate = (!icmp_ln109)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 512> <ROM>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%W_imag_addr = getelementptr i32 %W_imag, i64 0, i64 %zext_ln113" [fft.cpp:114]   --->   Operation 31 'getelementptr' 'W_imag_addr' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_1 : Operation 32 [2/2] (3.25ns)   --->   "%W_imag_load = load i9 %W_imag_addr" [fft.cpp:114]   --->   Operation 32 'load' 'W_imag_load' <Predicate = (!icmp_ln109)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 512> <ROM>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%lshr_ln118_s = partselect i8 @_ssdm_op_PartSelect.i8.i10.i32.i32, i10 %i_18_0_load, i32 2, i32 9" [fft.cpp:118]   --->   Operation 33 'partselect' 'lshr_ln118_s' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.99ns)   --->   "%xor_ln120 = xor i8 %lshr_ln118_s, i8 128" [fft.cpp:120]   --->   Operation 34 'xor' 'xor_ln120' <Predicate = (!icmp_ln109)> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%zext_ln120 = zext i8 %xor_ln120" [fft.cpp:120]   --->   Operation 35 'zext' 'zext_ln120' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%Stage9_R_addr_1 = getelementptr i32 %Stage9_R, i64 0, i64 %zext_ln120" [fft.cpp:120]   --->   Operation 36 'getelementptr' 'Stage9_R_addr_1' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_1 : Operation 37 [2/2] (3.25ns)   --->   "%Stage9_R_load_1 = load i8 %Stage9_R_addr_1" [fft.cpp:120]   --->   Operation 37 'load' 'Stage9_R_load_1' <Predicate = (!icmp_ln109)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%Stage9_I_addr_1 = getelementptr i32 %Stage9_I, i64 0, i64 %zext_ln120" [fft.cpp:121]   --->   Operation 38 'getelementptr' 'Stage9_I_addr_1' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_1 : Operation 39 [2/2] (3.25ns)   --->   "%Stage9_I_load_1 = load i8 %Stage9_I_addr_1" [fft.cpp:121]   --->   Operation 39 'load' 'Stage9_I_load_1' <Predicate = (!icmp_ln109)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%or_ln109 = or i9 %empty_29, i9 1" [fft.cpp:109]   --->   Operation 40 'or' 'or_ln109' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%zext_ln113_1 = zext i9 %or_ln109" [fft.cpp:113]   --->   Operation 41 'zext' 'zext_ln113_1' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%W_real_addr_1 = getelementptr i32 %W_real, i64 0, i64 %zext_ln113_1" [fft.cpp:113]   --->   Operation 42 'getelementptr' 'W_real_addr_1' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_1 : Operation 43 [2/2] (3.25ns)   --->   "%W_real_load_1 = load i9 %W_real_addr_1" [fft.cpp:113]   --->   Operation 43 'load' 'W_real_load_1' <Predicate = (!icmp_ln109)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 512> <ROM>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%W_imag_addr_1 = getelementptr i32 %W_imag, i64 0, i64 %zext_ln113_1" [fft.cpp:114]   --->   Operation 44 'getelementptr' 'W_imag_addr_1' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_1 : Operation 45 [2/2] (3.25ns)   --->   "%W_imag_load_1 = load i9 %W_imag_addr_1" [fft.cpp:114]   --->   Operation 45 'load' 'W_imag_load_1' <Predicate = (!icmp_ln109)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 512> <ROM>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%lshr_ln118_1 = partselect i7 @_ssdm_op_PartSelect.i7.i10.i32.i32, i10 %i_18_0_load, i32 2, i32 8" [fft.cpp:118]   --->   Operation 46 'partselect' 'lshr_ln118_1' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%zext_ln120_s = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 1, i7 %lshr_ln118_1" [fft.cpp:120]   --->   Operation 47 'bitconcatenate' 'zext_ln120_s' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%zext_ln120_1 = zext i8 %zext_ln120_s" [fft.cpp:120]   --->   Operation 48 'zext' 'zext_ln120_1' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%Stage9_R_1_addr_1 = getelementptr i32 %Stage9_R_1, i64 0, i64 %zext_ln120_1" [fft.cpp:120]   --->   Operation 49 'getelementptr' 'Stage9_R_1_addr_1' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_1 : Operation 50 [2/2] (3.25ns)   --->   "%Stage9_R_1_load_1 = load i8 %Stage9_R_1_addr_1" [fft.cpp:120]   --->   Operation 50 'load' 'Stage9_R_1_load_1' <Predicate = (!icmp_ln109)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%Stage9_I_1_addr_1 = getelementptr i32 %Stage9_I_1, i64 0, i64 %zext_ln120_1" [fft.cpp:121]   --->   Operation 51 'getelementptr' 'Stage9_I_1_addr_1' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_1 : Operation 52 [2/2] (3.25ns)   --->   "%Stage9_I_1_load_1 = load i8 %Stage9_I_1_addr_1" [fft.cpp:121]   --->   Operation 52 'load' 'Stage9_I_1_load_1' <Predicate = (!icmp_ln109)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%or_ln109_2 = or i9 %empty_29, i9 2" [fft.cpp:109]   --->   Operation 53 'or' 'or_ln109_2' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%zext_ln113_2 = zext i9 %or_ln109_2" [fft.cpp:113]   --->   Operation 54 'zext' 'zext_ln113_2' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%W_real_addr_2 = getelementptr i32 %W_real, i64 0, i64 %zext_ln113_2" [fft.cpp:113]   --->   Operation 55 'getelementptr' 'W_real_addr_2' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_1 : Operation 56 [2/2] (3.25ns)   --->   "%W_real_load_2 = load i9 %W_real_addr_2" [fft.cpp:113]   --->   Operation 56 'load' 'W_real_load_2' <Predicate = (!icmp_ln109)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 512> <ROM>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%W_imag_addr_2 = getelementptr i32 %W_imag, i64 0, i64 %zext_ln113_2" [fft.cpp:114]   --->   Operation 57 'getelementptr' 'W_imag_addr_2' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_1 : Operation 58 [2/2] (3.25ns)   --->   "%W_imag_load_2 = load i9 %W_imag_addr_2" [fft.cpp:114]   --->   Operation 58 'load' 'W_imag_load_2' <Predicate = (!icmp_ln109)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 512> <ROM>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%Stage9_R_2_addr_1 = getelementptr i32 %Stage9_R_2, i64 0, i64 %zext_ln120_1" [fft.cpp:120]   --->   Operation 59 'getelementptr' 'Stage9_R_2_addr_1' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_1 : Operation 60 [2/2] (3.25ns)   --->   "%Stage9_R_2_load_1 = load i8 %Stage9_R_2_addr_1" [fft.cpp:120]   --->   Operation 60 'load' 'Stage9_R_2_load_1' <Predicate = (!icmp_ln109)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%Stage9_I_2_addr_1 = getelementptr i32 %Stage9_I_2, i64 0, i64 %zext_ln120_1" [fft.cpp:121]   --->   Operation 61 'getelementptr' 'Stage9_I_2_addr_1' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_1 : Operation 62 [2/2] (3.25ns)   --->   "%Stage9_I_2_load_1 = load i8 %Stage9_I_2_addr_1" [fft.cpp:121]   --->   Operation 62 'load' 'Stage9_I_2_load_1' <Predicate = (!icmp_ln109)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%or_ln109_3 = or i9 %empty_29, i9 3" [fft.cpp:109]   --->   Operation 63 'or' 'or_ln109_3' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%zext_ln113_3 = zext i9 %or_ln109_3" [fft.cpp:113]   --->   Operation 64 'zext' 'zext_ln113_3' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%W_real_addr_3 = getelementptr i32 %W_real, i64 0, i64 %zext_ln113_3" [fft.cpp:113]   --->   Operation 65 'getelementptr' 'W_real_addr_3' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_1 : Operation 66 [2/2] (3.25ns)   --->   "%W_real_load_3 = load i9 %W_real_addr_3" [fft.cpp:113]   --->   Operation 66 'load' 'W_real_load_3' <Predicate = (!icmp_ln109)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 512> <ROM>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%W_imag_addr_3 = getelementptr i32 %W_imag, i64 0, i64 %zext_ln113_3" [fft.cpp:114]   --->   Operation 67 'getelementptr' 'W_imag_addr_3' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_1 : Operation 68 [2/2] (3.25ns)   --->   "%W_imag_load_3 = load i9 %W_imag_addr_3" [fft.cpp:114]   --->   Operation 68 'load' 'W_imag_load_3' <Predicate = (!icmp_ln109)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 512> <ROM>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%Stage9_R_3_addr_1 = getelementptr i32 %Stage9_R_3, i64 0, i64 %zext_ln120_1" [fft.cpp:120]   --->   Operation 69 'getelementptr' 'Stage9_R_3_addr_1' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_1 : Operation 70 [2/2] (3.25ns)   --->   "%Stage9_R_3_load_1 = load i8 %Stage9_R_3_addr_1" [fft.cpp:120]   --->   Operation 70 'load' 'Stage9_R_3_load_1' <Predicate = (!icmp_ln109)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%Stage9_I_3_addr_1 = getelementptr i32 %Stage9_I_3, i64 0, i64 %zext_ln120_1" [fft.cpp:121]   --->   Operation 71 'getelementptr' 'Stage9_I_3_addr_1' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_1 : Operation 72 [2/2] (3.25ns)   --->   "%Stage9_I_3_load_1 = load i8 %Stage9_I_3_addr_1" [fft.cpp:121]   --->   Operation 72 'load' 'Stage9_I_3_load_1' <Predicate = (!icmp_ln109)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_1 : Operation 73 [1/1] (1.73ns)   --->   "%add_ln109 = add i10 %i_18_0_load, i10 4" [fft.cpp:109]   --->   Operation 73 'add' 'add_ln109' <Predicate = (!icmp_ln109)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 74 [1/1] (1.58ns)   --->   "%store_ln109 = store i10 %add_ln109, i10 %i_18_0" [fft.cpp:109]   --->   Operation 74 'store' 'store_ln109' <Predicate = (!icmp_ln109)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 3.25>
ST_2 : Operation 75 [1/2] (3.25ns)   --->   "%W_real_load = load i9 %W_real_addr" [fft.cpp:113]   --->   Operation 75 'load' 'W_real_load' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 512> <ROM>
ST_2 : Operation 76 [1/2] (3.25ns)   --->   "%W_imag_load = load i9 %W_imag_addr" [fft.cpp:114]   --->   Operation 76 'load' 'W_imag_load' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 512> <ROM>
ST_2 : Operation 77 [1/2] (3.25ns)   --->   "%Stage9_R_load_1 = load i8 %Stage9_R_addr_1" [fft.cpp:120]   --->   Operation 77 'load' 'Stage9_R_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_2 : Operation 78 [1/2] (3.25ns)   --->   "%Stage9_I_load_1 = load i8 %Stage9_I_addr_1" [fft.cpp:121]   --->   Operation 78 'load' 'Stage9_I_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_2 : Operation 79 [1/2] (3.25ns)   --->   "%W_real_load_1 = load i9 %W_real_addr_1" [fft.cpp:113]   --->   Operation 79 'load' 'W_real_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 512> <ROM>
ST_2 : Operation 80 [1/2] (3.25ns)   --->   "%W_imag_load_1 = load i9 %W_imag_addr_1" [fft.cpp:114]   --->   Operation 80 'load' 'W_imag_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 512> <ROM>
ST_2 : Operation 81 [1/2] (3.25ns)   --->   "%Stage9_R_1_load_1 = load i8 %Stage9_R_1_addr_1" [fft.cpp:120]   --->   Operation 81 'load' 'Stage9_R_1_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_2 : Operation 82 [1/2] (3.25ns)   --->   "%Stage9_I_1_load_1 = load i8 %Stage9_I_1_addr_1" [fft.cpp:121]   --->   Operation 82 'load' 'Stage9_I_1_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_2 : Operation 83 [1/2] (3.25ns)   --->   "%W_real_load_2 = load i9 %W_real_addr_2" [fft.cpp:113]   --->   Operation 83 'load' 'W_real_load_2' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 512> <ROM>
ST_2 : Operation 84 [1/2] (3.25ns)   --->   "%W_imag_load_2 = load i9 %W_imag_addr_2" [fft.cpp:114]   --->   Operation 84 'load' 'W_imag_load_2' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 512> <ROM>
ST_2 : Operation 85 [1/2] (3.25ns)   --->   "%Stage9_R_2_load_1 = load i8 %Stage9_R_2_addr_1" [fft.cpp:120]   --->   Operation 85 'load' 'Stage9_R_2_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_2 : Operation 86 [1/2] (3.25ns)   --->   "%Stage9_I_2_load_1 = load i8 %Stage9_I_2_addr_1" [fft.cpp:121]   --->   Operation 86 'load' 'Stage9_I_2_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_2 : Operation 87 [1/2] (3.25ns)   --->   "%W_real_load_3 = load i9 %W_real_addr_3" [fft.cpp:113]   --->   Operation 87 'load' 'W_real_load_3' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 512> <ROM>
ST_2 : Operation 88 [1/2] (3.25ns)   --->   "%W_imag_load_3 = load i9 %W_imag_addr_3" [fft.cpp:114]   --->   Operation 88 'load' 'W_imag_load_3' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 512> <ROM>
ST_2 : Operation 89 [1/2] (3.25ns)   --->   "%Stage9_R_3_load_1 = load i8 %Stage9_R_3_addr_1" [fft.cpp:120]   --->   Operation 89 'load' 'Stage9_R_3_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_2 : Operation 90 [1/2] (3.25ns)   --->   "%Stage9_I_3_load_1 = load i8 %Stage9_I_3_addr_1" [fft.cpp:121]   --->   Operation 90 'load' 'Stage9_I_3_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 3 <SV = 2> <Delay = 5.70>
ST_3 : Operation 91 [4/4] (5.70ns)   --->   "%mul22_i8 = fmul i32 %Stage9_R_load_1, i32 %W_real_load" [fft.cpp:123]   --->   Operation 91 'fmul' 'mul22_i8' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 92 [4/4] (5.70ns)   --->   "%mul23_i9 = fmul i32 %Stage9_I_load_1, i32 %W_imag_load" [fft.cpp:123]   --->   Operation 92 'fmul' 'mul23_i9' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 93 [4/4] (5.70ns)   --->   "%mul24_i8 = fmul i32 %Stage9_I_load_1, i32 %W_real_load" [fft.cpp:124]   --->   Operation 93 'fmul' 'mul24_i8' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 94 [4/4] (5.70ns)   --->   "%mul25_i9 = fmul i32 %Stage9_R_load_1, i32 %W_imag_load" [fft.cpp:124]   --->   Operation 94 'fmul' 'mul25_i9' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 95 [4/4] (5.70ns)   --->   "%mul22_i8_1 = fmul i32 %Stage9_R_1_load_1, i32 %W_real_load_1" [fft.cpp:123]   --->   Operation 95 'fmul' 'mul22_i8_1' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 96 [4/4] (5.70ns)   --->   "%mul23_i9_1 = fmul i32 %Stage9_I_1_load_1, i32 %W_imag_load_1" [fft.cpp:123]   --->   Operation 96 'fmul' 'mul23_i9_1' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 97 [4/4] (5.70ns)   --->   "%mul24_i8_1 = fmul i32 %Stage9_I_1_load_1, i32 %W_real_load_1" [fft.cpp:124]   --->   Operation 97 'fmul' 'mul24_i8_1' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 98 [4/4] (5.70ns)   --->   "%mul25_i9_1 = fmul i32 %Stage9_R_1_load_1, i32 %W_imag_load_1" [fft.cpp:124]   --->   Operation 98 'fmul' 'mul25_i9_1' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 99 [4/4] (5.70ns)   --->   "%mul22_i8_2 = fmul i32 %Stage9_R_2_load_1, i32 %W_real_load_2" [fft.cpp:123]   --->   Operation 99 'fmul' 'mul22_i8_2' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 100 [4/4] (5.70ns)   --->   "%mul23_i9_2 = fmul i32 %Stage9_I_2_load_1, i32 %W_imag_load_2" [fft.cpp:123]   --->   Operation 100 'fmul' 'mul23_i9_2' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 101 [4/4] (5.70ns)   --->   "%mul24_i8_2 = fmul i32 %Stage9_I_2_load_1, i32 %W_real_load_2" [fft.cpp:124]   --->   Operation 101 'fmul' 'mul24_i8_2' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 102 [4/4] (5.70ns)   --->   "%mul25_i9_2 = fmul i32 %Stage9_R_2_load_1, i32 %W_imag_load_2" [fft.cpp:124]   --->   Operation 102 'fmul' 'mul25_i9_2' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 103 [4/4] (5.70ns)   --->   "%mul22_i8_3 = fmul i32 %Stage9_R_3_load_1, i32 %W_real_load_3" [fft.cpp:123]   --->   Operation 103 'fmul' 'mul22_i8_3' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 104 [4/4] (5.70ns)   --->   "%mul23_i9_3 = fmul i32 %Stage9_I_3_load_1, i32 %W_imag_load_3" [fft.cpp:123]   --->   Operation 104 'fmul' 'mul23_i9_3' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 105 [4/4] (5.70ns)   --->   "%mul24_i8_3 = fmul i32 %Stage9_I_3_load_1, i32 %W_real_load_3" [fft.cpp:124]   --->   Operation 105 'fmul' 'mul24_i8_3' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 106 [4/4] (5.70ns)   --->   "%mul25_i9_3 = fmul i32 %Stage9_R_3_load_1, i32 %W_imag_load_3" [fft.cpp:124]   --->   Operation 106 'fmul' 'mul25_i9_3' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 5.70>
ST_4 : Operation 107 [3/4] (5.70ns)   --->   "%mul22_i8 = fmul i32 %Stage9_R_load_1, i32 %W_real_load" [fft.cpp:123]   --->   Operation 107 'fmul' 'mul22_i8' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 108 [3/4] (5.70ns)   --->   "%mul23_i9 = fmul i32 %Stage9_I_load_1, i32 %W_imag_load" [fft.cpp:123]   --->   Operation 108 'fmul' 'mul23_i9' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 109 [3/4] (5.70ns)   --->   "%mul24_i8 = fmul i32 %Stage9_I_load_1, i32 %W_real_load" [fft.cpp:124]   --->   Operation 109 'fmul' 'mul24_i8' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 110 [3/4] (5.70ns)   --->   "%mul25_i9 = fmul i32 %Stage9_R_load_1, i32 %W_imag_load" [fft.cpp:124]   --->   Operation 110 'fmul' 'mul25_i9' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 111 [3/4] (5.70ns)   --->   "%mul22_i8_1 = fmul i32 %Stage9_R_1_load_1, i32 %W_real_load_1" [fft.cpp:123]   --->   Operation 111 'fmul' 'mul22_i8_1' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 112 [3/4] (5.70ns)   --->   "%mul23_i9_1 = fmul i32 %Stage9_I_1_load_1, i32 %W_imag_load_1" [fft.cpp:123]   --->   Operation 112 'fmul' 'mul23_i9_1' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 113 [3/4] (5.70ns)   --->   "%mul24_i8_1 = fmul i32 %Stage9_I_1_load_1, i32 %W_real_load_1" [fft.cpp:124]   --->   Operation 113 'fmul' 'mul24_i8_1' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 114 [3/4] (5.70ns)   --->   "%mul25_i9_1 = fmul i32 %Stage9_R_1_load_1, i32 %W_imag_load_1" [fft.cpp:124]   --->   Operation 114 'fmul' 'mul25_i9_1' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 115 [3/4] (5.70ns)   --->   "%mul22_i8_2 = fmul i32 %Stage9_R_2_load_1, i32 %W_real_load_2" [fft.cpp:123]   --->   Operation 115 'fmul' 'mul22_i8_2' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 116 [3/4] (5.70ns)   --->   "%mul23_i9_2 = fmul i32 %Stage9_I_2_load_1, i32 %W_imag_load_2" [fft.cpp:123]   --->   Operation 116 'fmul' 'mul23_i9_2' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 117 [3/4] (5.70ns)   --->   "%mul24_i8_2 = fmul i32 %Stage9_I_2_load_1, i32 %W_real_load_2" [fft.cpp:124]   --->   Operation 117 'fmul' 'mul24_i8_2' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 118 [3/4] (5.70ns)   --->   "%mul25_i9_2 = fmul i32 %Stage9_R_2_load_1, i32 %W_imag_load_2" [fft.cpp:124]   --->   Operation 118 'fmul' 'mul25_i9_2' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 119 [3/4] (5.70ns)   --->   "%mul22_i8_3 = fmul i32 %Stage9_R_3_load_1, i32 %W_real_load_3" [fft.cpp:123]   --->   Operation 119 'fmul' 'mul22_i8_3' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 120 [3/4] (5.70ns)   --->   "%mul23_i9_3 = fmul i32 %Stage9_I_3_load_1, i32 %W_imag_load_3" [fft.cpp:123]   --->   Operation 120 'fmul' 'mul23_i9_3' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 121 [3/4] (5.70ns)   --->   "%mul24_i8_3 = fmul i32 %Stage9_I_3_load_1, i32 %W_real_load_3" [fft.cpp:124]   --->   Operation 121 'fmul' 'mul24_i8_3' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 122 [3/4] (5.70ns)   --->   "%mul25_i9_3 = fmul i32 %Stage9_R_3_load_1, i32 %W_imag_load_3" [fft.cpp:124]   --->   Operation 122 'fmul' 'mul25_i9_3' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 5.70>
ST_5 : Operation 123 [2/4] (5.70ns)   --->   "%mul22_i8 = fmul i32 %Stage9_R_load_1, i32 %W_real_load" [fft.cpp:123]   --->   Operation 123 'fmul' 'mul22_i8' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 124 [2/4] (5.70ns)   --->   "%mul23_i9 = fmul i32 %Stage9_I_load_1, i32 %W_imag_load" [fft.cpp:123]   --->   Operation 124 'fmul' 'mul23_i9' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 125 [2/4] (5.70ns)   --->   "%mul24_i8 = fmul i32 %Stage9_I_load_1, i32 %W_real_load" [fft.cpp:124]   --->   Operation 125 'fmul' 'mul24_i8' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 126 [2/4] (5.70ns)   --->   "%mul25_i9 = fmul i32 %Stage9_R_load_1, i32 %W_imag_load" [fft.cpp:124]   --->   Operation 126 'fmul' 'mul25_i9' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 127 [2/4] (5.70ns)   --->   "%mul22_i8_1 = fmul i32 %Stage9_R_1_load_1, i32 %W_real_load_1" [fft.cpp:123]   --->   Operation 127 'fmul' 'mul22_i8_1' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 128 [2/4] (5.70ns)   --->   "%mul23_i9_1 = fmul i32 %Stage9_I_1_load_1, i32 %W_imag_load_1" [fft.cpp:123]   --->   Operation 128 'fmul' 'mul23_i9_1' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 129 [2/4] (5.70ns)   --->   "%mul24_i8_1 = fmul i32 %Stage9_I_1_load_1, i32 %W_real_load_1" [fft.cpp:124]   --->   Operation 129 'fmul' 'mul24_i8_1' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 130 [2/4] (5.70ns)   --->   "%mul25_i9_1 = fmul i32 %Stage9_R_1_load_1, i32 %W_imag_load_1" [fft.cpp:124]   --->   Operation 130 'fmul' 'mul25_i9_1' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 131 [2/4] (5.70ns)   --->   "%mul22_i8_2 = fmul i32 %Stage9_R_2_load_1, i32 %W_real_load_2" [fft.cpp:123]   --->   Operation 131 'fmul' 'mul22_i8_2' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 132 [2/4] (5.70ns)   --->   "%mul23_i9_2 = fmul i32 %Stage9_I_2_load_1, i32 %W_imag_load_2" [fft.cpp:123]   --->   Operation 132 'fmul' 'mul23_i9_2' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 133 [2/4] (5.70ns)   --->   "%mul24_i8_2 = fmul i32 %Stage9_I_2_load_1, i32 %W_real_load_2" [fft.cpp:124]   --->   Operation 133 'fmul' 'mul24_i8_2' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 134 [2/4] (5.70ns)   --->   "%mul25_i9_2 = fmul i32 %Stage9_R_2_load_1, i32 %W_imag_load_2" [fft.cpp:124]   --->   Operation 134 'fmul' 'mul25_i9_2' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 135 [2/4] (5.70ns)   --->   "%mul22_i8_3 = fmul i32 %Stage9_R_3_load_1, i32 %W_real_load_3" [fft.cpp:123]   --->   Operation 135 'fmul' 'mul22_i8_3' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 136 [2/4] (5.70ns)   --->   "%mul23_i9_3 = fmul i32 %Stage9_I_3_load_1, i32 %W_imag_load_3" [fft.cpp:123]   --->   Operation 136 'fmul' 'mul23_i9_3' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 137 [2/4] (5.70ns)   --->   "%mul24_i8_3 = fmul i32 %Stage9_I_3_load_1, i32 %W_real_load_3" [fft.cpp:124]   --->   Operation 137 'fmul' 'mul24_i8_3' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 138 [2/4] (5.70ns)   --->   "%mul25_i9_3 = fmul i32 %Stage9_R_3_load_1, i32 %W_imag_load_3" [fft.cpp:124]   --->   Operation 138 'fmul' 'mul25_i9_3' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 5.70>
ST_6 : Operation 139 [1/4] (5.70ns)   --->   "%mul22_i8 = fmul i32 %Stage9_R_load_1, i32 %W_real_load" [fft.cpp:123]   --->   Operation 139 'fmul' 'mul22_i8' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 140 [1/4] (5.70ns)   --->   "%mul23_i9 = fmul i32 %Stage9_I_load_1, i32 %W_imag_load" [fft.cpp:123]   --->   Operation 140 'fmul' 'mul23_i9' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 141 [1/4] (5.70ns)   --->   "%mul24_i8 = fmul i32 %Stage9_I_load_1, i32 %W_real_load" [fft.cpp:124]   --->   Operation 141 'fmul' 'mul24_i8' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 142 [1/4] (5.70ns)   --->   "%mul25_i9 = fmul i32 %Stage9_R_load_1, i32 %W_imag_load" [fft.cpp:124]   --->   Operation 142 'fmul' 'mul25_i9' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 143 [1/4] (5.70ns)   --->   "%mul22_i8_1 = fmul i32 %Stage9_R_1_load_1, i32 %W_real_load_1" [fft.cpp:123]   --->   Operation 143 'fmul' 'mul22_i8_1' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 144 [1/4] (5.70ns)   --->   "%mul23_i9_1 = fmul i32 %Stage9_I_1_load_1, i32 %W_imag_load_1" [fft.cpp:123]   --->   Operation 144 'fmul' 'mul23_i9_1' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 145 [1/4] (5.70ns)   --->   "%mul24_i8_1 = fmul i32 %Stage9_I_1_load_1, i32 %W_real_load_1" [fft.cpp:124]   --->   Operation 145 'fmul' 'mul24_i8_1' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 146 [1/4] (5.70ns)   --->   "%mul25_i9_1 = fmul i32 %Stage9_R_1_load_1, i32 %W_imag_load_1" [fft.cpp:124]   --->   Operation 146 'fmul' 'mul25_i9_1' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 147 [1/4] (5.70ns)   --->   "%mul22_i8_2 = fmul i32 %Stage9_R_2_load_1, i32 %W_real_load_2" [fft.cpp:123]   --->   Operation 147 'fmul' 'mul22_i8_2' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 148 [1/4] (5.70ns)   --->   "%mul23_i9_2 = fmul i32 %Stage9_I_2_load_1, i32 %W_imag_load_2" [fft.cpp:123]   --->   Operation 148 'fmul' 'mul23_i9_2' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 149 [1/4] (5.70ns)   --->   "%mul24_i8_2 = fmul i32 %Stage9_I_2_load_1, i32 %W_real_load_2" [fft.cpp:124]   --->   Operation 149 'fmul' 'mul24_i8_2' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 150 [1/4] (5.70ns)   --->   "%mul25_i9_2 = fmul i32 %Stage9_R_2_load_1, i32 %W_imag_load_2" [fft.cpp:124]   --->   Operation 150 'fmul' 'mul25_i9_2' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 151 [1/4] (5.70ns)   --->   "%mul22_i8_3 = fmul i32 %Stage9_R_3_load_1, i32 %W_real_load_3" [fft.cpp:123]   --->   Operation 151 'fmul' 'mul22_i8_3' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 152 [1/4] (5.70ns)   --->   "%mul23_i9_3 = fmul i32 %Stage9_I_3_load_1, i32 %W_imag_load_3" [fft.cpp:123]   --->   Operation 152 'fmul' 'mul23_i9_3' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 153 [1/4] (5.70ns)   --->   "%mul24_i8_3 = fmul i32 %Stage9_I_3_load_1, i32 %W_real_load_3" [fft.cpp:124]   --->   Operation 153 'fmul' 'mul24_i8_3' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 154 [1/4] (5.70ns)   --->   "%mul25_i9_3 = fmul i32 %Stage9_R_3_load_1, i32 %W_imag_load_3" [fft.cpp:124]   --->   Operation 154 'fmul' 'mul25_i9_3' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 7.25>
ST_7 : Operation 155 [5/5] (7.25ns)   --->   "%t_R_9 = fsub i32 %mul22_i8, i32 %mul23_i9" [fft.cpp:123]   --->   Operation 155 'fsub' 't_R_9' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 156 [5/5] (7.25ns)   --->   "%t_I_9 = fadd i32 %mul24_i8, i32 %mul25_i9" [fft.cpp:124]   --->   Operation 156 'fadd' 't_I_9' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 157 [5/5] (7.25ns)   --->   "%t_R_9_1 = fsub i32 %mul22_i8_1, i32 %mul23_i9_1" [fft.cpp:123]   --->   Operation 157 'fsub' 't_R_9_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 158 [5/5] (7.25ns)   --->   "%t_I_9_1 = fadd i32 %mul24_i8_1, i32 %mul25_i9_1" [fft.cpp:124]   --->   Operation 158 'fadd' 't_I_9_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 159 [5/5] (7.25ns)   --->   "%t_R_9_2 = fsub i32 %mul22_i8_2, i32 %mul23_i9_2" [fft.cpp:123]   --->   Operation 159 'fsub' 't_R_9_2' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 160 [5/5] (7.25ns)   --->   "%t_I_9_2 = fadd i32 %mul24_i8_2, i32 %mul25_i9_2" [fft.cpp:124]   --->   Operation 160 'fadd' 't_I_9_2' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 161 [5/5] (7.25ns)   --->   "%t_R_9_3 = fsub i32 %mul22_i8_3, i32 %mul23_i9_3" [fft.cpp:123]   --->   Operation 161 'fsub' 't_R_9_3' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 162 [5/5] (7.25ns)   --->   "%t_I_9_3 = fadd i32 %mul24_i8_3, i32 %mul25_i9_3" [fft.cpp:124]   --->   Operation 162 'fadd' 't_I_9_3' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 7.25>
ST_8 : Operation 163 [4/5] (7.25ns)   --->   "%t_R_9 = fsub i32 %mul22_i8, i32 %mul23_i9" [fft.cpp:123]   --->   Operation 163 'fsub' 't_R_9' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 164 [4/5] (7.25ns)   --->   "%t_I_9 = fadd i32 %mul24_i8, i32 %mul25_i9" [fft.cpp:124]   --->   Operation 164 'fadd' 't_I_9' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 165 [4/5] (7.25ns)   --->   "%t_R_9_1 = fsub i32 %mul22_i8_1, i32 %mul23_i9_1" [fft.cpp:123]   --->   Operation 165 'fsub' 't_R_9_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 166 [4/5] (7.25ns)   --->   "%t_I_9_1 = fadd i32 %mul24_i8_1, i32 %mul25_i9_1" [fft.cpp:124]   --->   Operation 166 'fadd' 't_I_9_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 167 [4/5] (7.25ns)   --->   "%t_R_9_2 = fsub i32 %mul22_i8_2, i32 %mul23_i9_2" [fft.cpp:123]   --->   Operation 167 'fsub' 't_R_9_2' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 168 [4/5] (7.25ns)   --->   "%t_I_9_2 = fadd i32 %mul24_i8_2, i32 %mul25_i9_2" [fft.cpp:124]   --->   Operation 168 'fadd' 't_I_9_2' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 169 [4/5] (7.25ns)   --->   "%t_R_9_3 = fsub i32 %mul22_i8_3, i32 %mul23_i9_3" [fft.cpp:123]   --->   Operation 169 'fsub' 't_R_9_3' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 170 [4/5] (7.25ns)   --->   "%t_I_9_3 = fadd i32 %mul24_i8_3, i32 %mul25_i9_3" [fft.cpp:124]   --->   Operation 170 'fadd' 't_I_9_3' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 7.25>
ST_9 : Operation 171 [3/5] (7.25ns)   --->   "%t_R_9 = fsub i32 %mul22_i8, i32 %mul23_i9" [fft.cpp:123]   --->   Operation 171 'fsub' 't_R_9' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 172 [3/5] (7.25ns)   --->   "%t_I_9 = fadd i32 %mul24_i8, i32 %mul25_i9" [fft.cpp:124]   --->   Operation 172 'fadd' 't_I_9' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 173 [3/5] (7.25ns)   --->   "%t_R_9_1 = fsub i32 %mul22_i8_1, i32 %mul23_i9_1" [fft.cpp:123]   --->   Operation 173 'fsub' 't_R_9_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 174 [3/5] (7.25ns)   --->   "%t_I_9_1 = fadd i32 %mul24_i8_1, i32 %mul25_i9_1" [fft.cpp:124]   --->   Operation 174 'fadd' 't_I_9_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 175 [3/5] (7.25ns)   --->   "%t_R_9_2 = fsub i32 %mul22_i8_2, i32 %mul23_i9_2" [fft.cpp:123]   --->   Operation 175 'fsub' 't_R_9_2' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 176 [3/5] (7.25ns)   --->   "%t_I_9_2 = fadd i32 %mul24_i8_2, i32 %mul25_i9_2" [fft.cpp:124]   --->   Operation 176 'fadd' 't_I_9_2' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 177 [3/5] (7.25ns)   --->   "%t_R_9_3 = fsub i32 %mul22_i8_3, i32 %mul23_i9_3" [fft.cpp:123]   --->   Operation 177 'fsub' 't_R_9_3' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 178 [3/5] (7.25ns)   --->   "%t_I_9_3 = fadd i32 %mul24_i8_3, i32 %mul25_i9_3" [fft.cpp:124]   --->   Operation 178 'fadd' 't_I_9_3' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 7.25>
ST_10 : Operation 179 [1/1] (0.00ns)   --->   "%zext_ln118 = zext i8 %lshr_ln118_s" [fft.cpp:118]   --->   Operation 179 'zext' 'zext_ln118' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 180 [1/1] (0.00ns)   --->   "%Stage9_R_addr = getelementptr i32 %Stage9_R, i64 0, i64 %zext_ln118" [fft.cpp:118]   --->   Operation 180 'getelementptr' 'Stage9_R_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 181 [2/2] (3.25ns)   --->   "%Stage9_R_load = load i8 %Stage9_R_addr" [fft.cpp:118]   --->   Operation 181 'load' 'Stage9_R_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_10 : Operation 182 [1/1] (0.00ns)   --->   "%Stage9_I_addr = getelementptr i32 %Stage9_I, i64 0, i64 %zext_ln118" [fft.cpp:119]   --->   Operation 182 'getelementptr' 'Stage9_I_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 183 [2/2] (3.25ns)   --->   "%Stage9_I_load = load i8 %Stage9_I_addr" [fft.cpp:119]   --->   Operation 183 'load' 'Stage9_I_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_10 : Operation 184 [2/5] (7.25ns)   --->   "%t_R_9 = fsub i32 %mul22_i8, i32 %mul23_i9" [fft.cpp:123]   --->   Operation 184 'fsub' 't_R_9' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 185 [2/5] (7.25ns)   --->   "%t_I_9 = fadd i32 %mul24_i8, i32 %mul25_i9" [fft.cpp:124]   --->   Operation 185 'fadd' 't_I_9' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 186 [1/1] (0.00ns)   --->   "%zext_ln118_4 = zext i7 %lshr_ln118_1" [fft.cpp:118]   --->   Operation 186 'zext' 'zext_ln118_4' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 187 [1/1] (0.00ns)   --->   "%Stage9_R_1_addr = getelementptr i32 %Stage9_R_1, i64 0, i64 %zext_ln118_4" [fft.cpp:118]   --->   Operation 187 'getelementptr' 'Stage9_R_1_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 188 [2/2] (3.25ns)   --->   "%Stage9_R_1_load = load i8 %Stage9_R_1_addr" [fft.cpp:118]   --->   Operation 188 'load' 'Stage9_R_1_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_10 : Operation 189 [1/1] (0.00ns)   --->   "%Stage9_I_1_addr = getelementptr i32 %Stage9_I_1, i64 0, i64 %zext_ln118_4" [fft.cpp:119]   --->   Operation 189 'getelementptr' 'Stage9_I_1_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 190 [2/2] (3.25ns)   --->   "%Stage9_I_1_load = load i8 %Stage9_I_1_addr" [fft.cpp:119]   --->   Operation 190 'load' 'Stage9_I_1_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_10 : Operation 191 [2/5] (7.25ns)   --->   "%t_R_9_1 = fsub i32 %mul22_i8_1, i32 %mul23_i9_1" [fft.cpp:123]   --->   Operation 191 'fsub' 't_R_9_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 192 [2/5] (7.25ns)   --->   "%t_I_9_1 = fadd i32 %mul24_i8_1, i32 %mul25_i9_1" [fft.cpp:124]   --->   Operation 192 'fadd' 't_I_9_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 193 [1/1] (0.00ns)   --->   "%Stage9_R_2_addr = getelementptr i32 %Stage9_R_2, i64 0, i64 %zext_ln118_4" [fft.cpp:118]   --->   Operation 193 'getelementptr' 'Stage9_R_2_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 194 [2/2] (3.25ns)   --->   "%Stage9_R_2_load = load i8 %Stage9_R_2_addr" [fft.cpp:118]   --->   Operation 194 'load' 'Stage9_R_2_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_10 : Operation 195 [1/1] (0.00ns)   --->   "%Stage9_I_2_addr = getelementptr i32 %Stage9_I_2, i64 0, i64 %zext_ln118_4" [fft.cpp:119]   --->   Operation 195 'getelementptr' 'Stage9_I_2_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 196 [2/2] (3.25ns)   --->   "%Stage9_I_2_load = load i8 %Stage9_I_2_addr" [fft.cpp:119]   --->   Operation 196 'load' 'Stage9_I_2_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_10 : Operation 197 [2/5] (7.25ns)   --->   "%t_R_9_2 = fsub i32 %mul22_i8_2, i32 %mul23_i9_2" [fft.cpp:123]   --->   Operation 197 'fsub' 't_R_9_2' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 198 [2/5] (7.25ns)   --->   "%t_I_9_2 = fadd i32 %mul24_i8_2, i32 %mul25_i9_2" [fft.cpp:124]   --->   Operation 198 'fadd' 't_I_9_2' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 199 [1/1] (0.00ns)   --->   "%Stage9_R_3_addr = getelementptr i32 %Stage9_R_3, i64 0, i64 %zext_ln118_4" [fft.cpp:118]   --->   Operation 199 'getelementptr' 'Stage9_R_3_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 200 [2/2] (3.25ns)   --->   "%Stage9_R_3_load = load i8 %Stage9_R_3_addr" [fft.cpp:118]   --->   Operation 200 'load' 'Stage9_R_3_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_10 : Operation 201 [1/1] (0.00ns)   --->   "%Stage9_I_3_addr = getelementptr i32 %Stage9_I_3, i64 0, i64 %zext_ln118_4" [fft.cpp:119]   --->   Operation 201 'getelementptr' 'Stage9_I_3_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 202 [2/2] (3.25ns)   --->   "%Stage9_I_3_load = load i8 %Stage9_I_3_addr" [fft.cpp:119]   --->   Operation 202 'load' 'Stage9_I_3_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_10 : Operation 203 [2/5] (7.25ns)   --->   "%t_R_9_3 = fsub i32 %mul22_i8_3, i32 %mul23_i9_3" [fft.cpp:123]   --->   Operation 203 'fsub' 't_R_9_3' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 204 [2/5] (7.25ns)   --->   "%t_I_9_3 = fadd i32 %mul24_i8_3, i32 %mul25_i9_3" [fft.cpp:124]   --->   Operation 204 'fadd' 't_I_9_3' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 7.25>
ST_11 : Operation 205 [1/2] (3.25ns)   --->   "%Stage9_R_load = load i8 %Stage9_R_addr" [fft.cpp:118]   --->   Operation 205 'load' 'Stage9_R_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_11 : Operation 206 [1/2] (3.25ns)   --->   "%Stage9_I_load = load i8 %Stage9_I_addr" [fft.cpp:119]   --->   Operation 206 'load' 'Stage9_I_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_11 : Operation 207 [1/5] (7.25ns)   --->   "%t_R_9 = fsub i32 %mul22_i8, i32 %mul23_i9" [fft.cpp:123]   --->   Operation 207 'fsub' 't_R_9' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 208 [1/5] (7.25ns)   --->   "%t_I_9 = fadd i32 %mul24_i8, i32 %mul25_i9" [fft.cpp:124]   --->   Operation 208 'fadd' 't_I_9' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 209 [1/2] (3.25ns)   --->   "%Stage9_R_1_load = load i8 %Stage9_R_1_addr" [fft.cpp:118]   --->   Operation 209 'load' 'Stage9_R_1_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_11 : Operation 210 [1/2] (3.25ns)   --->   "%Stage9_I_1_load = load i8 %Stage9_I_1_addr" [fft.cpp:119]   --->   Operation 210 'load' 'Stage9_I_1_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_11 : Operation 211 [1/5] (7.25ns)   --->   "%t_R_9_1 = fsub i32 %mul22_i8_1, i32 %mul23_i9_1" [fft.cpp:123]   --->   Operation 211 'fsub' 't_R_9_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 212 [1/5] (7.25ns)   --->   "%t_I_9_1 = fadd i32 %mul24_i8_1, i32 %mul25_i9_1" [fft.cpp:124]   --->   Operation 212 'fadd' 't_I_9_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 213 [1/2] (3.25ns)   --->   "%Stage9_R_2_load = load i8 %Stage9_R_2_addr" [fft.cpp:118]   --->   Operation 213 'load' 'Stage9_R_2_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_11 : Operation 214 [1/2] (3.25ns)   --->   "%Stage9_I_2_load = load i8 %Stage9_I_2_addr" [fft.cpp:119]   --->   Operation 214 'load' 'Stage9_I_2_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_11 : Operation 215 [1/5] (7.25ns)   --->   "%t_R_9_2 = fsub i32 %mul22_i8_2, i32 %mul23_i9_2" [fft.cpp:123]   --->   Operation 215 'fsub' 't_R_9_2' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 216 [1/5] (7.25ns)   --->   "%t_I_9_2 = fadd i32 %mul24_i8_2, i32 %mul25_i9_2" [fft.cpp:124]   --->   Operation 216 'fadd' 't_I_9_2' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 217 [1/2] (3.25ns)   --->   "%Stage9_R_3_load = load i8 %Stage9_R_3_addr" [fft.cpp:118]   --->   Operation 217 'load' 'Stage9_R_3_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_11 : Operation 218 [1/2] (3.25ns)   --->   "%Stage9_I_3_load = load i8 %Stage9_I_3_addr" [fft.cpp:119]   --->   Operation 218 'load' 'Stage9_I_3_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_11 : Operation 219 [1/5] (7.25ns)   --->   "%t_R_9_3 = fsub i32 %mul22_i8_3, i32 %mul23_i9_3" [fft.cpp:123]   --->   Operation 219 'fsub' 't_R_9_3' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 220 [1/5] (7.25ns)   --->   "%t_I_9_3 = fadd i32 %mul24_i8_3, i32 %mul25_i9_3" [fft.cpp:124]   --->   Operation 220 'fadd' 't_I_9_3' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 7.25>
ST_12 : Operation 221 [5/5] (7.25ns)   --->   "%sub27_i9 = fsub i32 %Stage9_R_load, i32 %t_R_9" [fft.cpp:126]   --->   Operation 221 'fsub' 'sub27_i9' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 222 [5/5] (7.25ns)   --->   "%sub30_i9 = fsub i32 %Stage9_I_load, i32 %t_I_9" [fft.cpp:127]   --->   Operation 222 'fsub' 'sub30_i9' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 223 [5/5] (7.25ns)   --->   "%add33_i9 = fadd i32 %Stage9_R_load, i32 %t_R_9" [fft.cpp:128]   --->   Operation 223 'fadd' 'add33_i9' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 224 [5/5] (7.25ns)   --->   "%add36_i9 = fadd i32 %Stage9_I_load, i32 %t_I_9" [fft.cpp:129]   --->   Operation 224 'fadd' 'add36_i9' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 225 [5/5] (7.25ns)   --->   "%sub27_i9_1 = fsub i32 %Stage9_R_1_load, i32 %t_R_9_1" [fft.cpp:126]   --->   Operation 225 'fsub' 'sub27_i9_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 226 [5/5] (7.25ns)   --->   "%sub30_i9_1 = fsub i32 %Stage9_I_1_load, i32 %t_I_9_1" [fft.cpp:127]   --->   Operation 226 'fsub' 'sub30_i9_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 227 [5/5] (7.25ns)   --->   "%add33_i9_1 = fadd i32 %Stage9_R_1_load, i32 %t_R_9_1" [fft.cpp:128]   --->   Operation 227 'fadd' 'add33_i9_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 228 [5/5] (7.25ns)   --->   "%add36_i9_1 = fadd i32 %Stage9_I_1_load, i32 %t_I_9_1" [fft.cpp:129]   --->   Operation 228 'fadd' 'add36_i9_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 229 [5/5] (7.25ns)   --->   "%sub27_i9_2 = fsub i32 %Stage9_R_2_load, i32 %t_R_9_2" [fft.cpp:126]   --->   Operation 229 'fsub' 'sub27_i9_2' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 230 [5/5] (7.25ns)   --->   "%sub30_i9_2 = fsub i32 %Stage9_I_2_load, i32 %t_I_9_2" [fft.cpp:127]   --->   Operation 230 'fsub' 'sub30_i9_2' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 231 [5/5] (7.25ns)   --->   "%add33_i9_2 = fadd i32 %Stage9_R_2_load, i32 %t_R_9_2" [fft.cpp:128]   --->   Operation 231 'fadd' 'add33_i9_2' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 232 [5/5] (7.25ns)   --->   "%add36_i9_2 = fadd i32 %Stage9_I_2_load, i32 %t_I_9_2" [fft.cpp:129]   --->   Operation 232 'fadd' 'add36_i9_2' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 233 [5/5] (7.25ns)   --->   "%sub27_i9_3 = fsub i32 %Stage9_R_3_load, i32 %t_R_9_3" [fft.cpp:126]   --->   Operation 233 'fsub' 'sub27_i9_3' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 234 [5/5] (7.25ns)   --->   "%sub30_i9_3 = fsub i32 %Stage9_I_3_load, i32 %t_I_9_3" [fft.cpp:127]   --->   Operation 234 'fsub' 'sub30_i9_3' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 235 [5/5] (7.25ns)   --->   "%add33_i9_3 = fadd i32 %Stage9_R_3_load, i32 %t_R_9_3" [fft.cpp:128]   --->   Operation 235 'fadd' 'add33_i9_3' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 236 [5/5] (7.25ns)   --->   "%add36_i9_3 = fadd i32 %Stage9_I_3_load, i32 %t_I_9_3" [fft.cpp:129]   --->   Operation 236 'fadd' 'add36_i9_3' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 7.25>
ST_13 : Operation 237 [4/5] (7.25ns)   --->   "%sub27_i9 = fsub i32 %Stage9_R_load, i32 %t_R_9" [fft.cpp:126]   --->   Operation 237 'fsub' 'sub27_i9' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 238 [4/5] (7.25ns)   --->   "%sub30_i9 = fsub i32 %Stage9_I_load, i32 %t_I_9" [fft.cpp:127]   --->   Operation 238 'fsub' 'sub30_i9' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 239 [4/5] (7.25ns)   --->   "%add33_i9 = fadd i32 %Stage9_R_load, i32 %t_R_9" [fft.cpp:128]   --->   Operation 239 'fadd' 'add33_i9' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 240 [4/5] (7.25ns)   --->   "%add36_i9 = fadd i32 %Stage9_I_load, i32 %t_I_9" [fft.cpp:129]   --->   Operation 240 'fadd' 'add36_i9' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 241 [4/5] (7.25ns)   --->   "%sub27_i9_1 = fsub i32 %Stage9_R_1_load, i32 %t_R_9_1" [fft.cpp:126]   --->   Operation 241 'fsub' 'sub27_i9_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 242 [4/5] (7.25ns)   --->   "%sub30_i9_1 = fsub i32 %Stage9_I_1_load, i32 %t_I_9_1" [fft.cpp:127]   --->   Operation 242 'fsub' 'sub30_i9_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 243 [4/5] (7.25ns)   --->   "%add33_i9_1 = fadd i32 %Stage9_R_1_load, i32 %t_R_9_1" [fft.cpp:128]   --->   Operation 243 'fadd' 'add33_i9_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 244 [4/5] (7.25ns)   --->   "%add36_i9_1 = fadd i32 %Stage9_I_1_load, i32 %t_I_9_1" [fft.cpp:129]   --->   Operation 244 'fadd' 'add36_i9_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 245 [4/5] (7.25ns)   --->   "%sub27_i9_2 = fsub i32 %Stage9_R_2_load, i32 %t_R_9_2" [fft.cpp:126]   --->   Operation 245 'fsub' 'sub27_i9_2' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 246 [4/5] (7.25ns)   --->   "%sub30_i9_2 = fsub i32 %Stage9_I_2_load, i32 %t_I_9_2" [fft.cpp:127]   --->   Operation 246 'fsub' 'sub30_i9_2' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 247 [4/5] (7.25ns)   --->   "%add33_i9_2 = fadd i32 %Stage9_R_2_load, i32 %t_R_9_2" [fft.cpp:128]   --->   Operation 247 'fadd' 'add33_i9_2' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 248 [4/5] (7.25ns)   --->   "%add36_i9_2 = fadd i32 %Stage9_I_2_load, i32 %t_I_9_2" [fft.cpp:129]   --->   Operation 248 'fadd' 'add36_i9_2' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 249 [4/5] (7.25ns)   --->   "%sub27_i9_3 = fsub i32 %Stage9_R_3_load, i32 %t_R_9_3" [fft.cpp:126]   --->   Operation 249 'fsub' 'sub27_i9_3' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 250 [4/5] (7.25ns)   --->   "%sub30_i9_3 = fsub i32 %Stage9_I_3_load, i32 %t_I_9_3" [fft.cpp:127]   --->   Operation 250 'fsub' 'sub30_i9_3' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 251 [4/5] (7.25ns)   --->   "%add33_i9_3 = fadd i32 %Stage9_R_3_load, i32 %t_R_9_3" [fft.cpp:128]   --->   Operation 251 'fadd' 'add33_i9_3' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 252 [4/5] (7.25ns)   --->   "%add36_i9_3 = fadd i32 %Stage9_I_3_load, i32 %t_I_9_3" [fft.cpp:129]   --->   Operation 252 'fadd' 'add36_i9_3' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 7.25>
ST_14 : Operation 253 [3/5] (7.25ns)   --->   "%sub27_i9 = fsub i32 %Stage9_R_load, i32 %t_R_9" [fft.cpp:126]   --->   Operation 253 'fsub' 'sub27_i9' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 254 [3/5] (7.25ns)   --->   "%sub30_i9 = fsub i32 %Stage9_I_load, i32 %t_I_9" [fft.cpp:127]   --->   Operation 254 'fsub' 'sub30_i9' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 255 [3/5] (7.25ns)   --->   "%add33_i9 = fadd i32 %Stage9_R_load, i32 %t_R_9" [fft.cpp:128]   --->   Operation 255 'fadd' 'add33_i9' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 256 [3/5] (7.25ns)   --->   "%add36_i9 = fadd i32 %Stage9_I_load, i32 %t_I_9" [fft.cpp:129]   --->   Operation 256 'fadd' 'add36_i9' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 257 [3/5] (7.25ns)   --->   "%sub27_i9_1 = fsub i32 %Stage9_R_1_load, i32 %t_R_9_1" [fft.cpp:126]   --->   Operation 257 'fsub' 'sub27_i9_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 258 [3/5] (7.25ns)   --->   "%sub30_i9_1 = fsub i32 %Stage9_I_1_load, i32 %t_I_9_1" [fft.cpp:127]   --->   Operation 258 'fsub' 'sub30_i9_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 259 [3/5] (7.25ns)   --->   "%add33_i9_1 = fadd i32 %Stage9_R_1_load, i32 %t_R_9_1" [fft.cpp:128]   --->   Operation 259 'fadd' 'add33_i9_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 260 [3/5] (7.25ns)   --->   "%add36_i9_1 = fadd i32 %Stage9_I_1_load, i32 %t_I_9_1" [fft.cpp:129]   --->   Operation 260 'fadd' 'add36_i9_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 261 [3/5] (7.25ns)   --->   "%sub27_i9_2 = fsub i32 %Stage9_R_2_load, i32 %t_R_9_2" [fft.cpp:126]   --->   Operation 261 'fsub' 'sub27_i9_2' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 262 [3/5] (7.25ns)   --->   "%sub30_i9_2 = fsub i32 %Stage9_I_2_load, i32 %t_I_9_2" [fft.cpp:127]   --->   Operation 262 'fsub' 'sub30_i9_2' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 263 [3/5] (7.25ns)   --->   "%add33_i9_2 = fadd i32 %Stage9_R_2_load, i32 %t_R_9_2" [fft.cpp:128]   --->   Operation 263 'fadd' 'add33_i9_2' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 264 [3/5] (7.25ns)   --->   "%add36_i9_2 = fadd i32 %Stage9_I_2_load, i32 %t_I_9_2" [fft.cpp:129]   --->   Operation 264 'fadd' 'add36_i9_2' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 265 [3/5] (7.25ns)   --->   "%sub27_i9_3 = fsub i32 %Stage9_R_3_load, i32 %t_R_9_3" [fft.cpp:126]   --->   Operation 265 'fsub' 'sub27_i9_3' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 266 [3/5] (7.25ns)   --->   "%sub30_i9_3 = fsub i32 %Stage9_I_3_load, i32 %t_I_9_3" [fft.cpp:127]   --->   Operation 266 'fsub' 'sub30_i9_3' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 267 [3/5] (7.25ns)   --->   "%add33_i9_3 = fadd i32 %Stage9_R_3_load, i32 %t_R_9_3" [fft.cpp:128]   --->   Operation 267 'fadd' 'add33_i9_3' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 268 [3/5] (7.25ns)   --->   "%add36_i9_3 = fadd i32 %Stage9_I_3_load, i32 %t_I_9_3" [fft.cpp:129]   --->   Operation 268 'fadd' 'add36_i9_3' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 7.25>
ST_15 : Operation 269 [2/5] (7.25ns)   --->   "%sub27_i9 = fsub i32 %Stage9_R_load, i32 %t_R_9" [fft.cpp:126]   --->   Operation 269 'fsub' 'sub27_i9' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 270 [2/5] (7.25ns)   --->   "%sub30_i9 = fsub i32 %Stage9_I_load, i32 %t_I_9" [fft.cpp:127]   --->   Operation 270 'fsub' 'sub30_i9' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 271 [2/5] (7.25ns)   --->   "%add33_i9 = fadd i32 %Stage9_R_load, i32 %t_R_9" [fft.cpp:128]   --->   Operation 271 'fadd' 'add33_i9' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 272 [2/5] (7.25ns)   --->   "%add36_i9 = fadd i32 %Stage9_I_load, i32 %t_I_9" [fft.cpp:129]   --->   Operation 272 'fadd' 'add36_i9' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 273 [2/5] (7.25ns)   --->   "%sub27_i9_1 = fsub i32 %Stage9_R_1_load, i32 %t_R_9_1" [fft.cpp:126]   --->   Operation 273 'fsub' 'sub27_i9_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 274 [2/5] (7.25ns)   --->   "%sub30_i9_1 = fsub i32 %Stage9_I_1_load, i32 %t_I_9_1" [fft.cpp:127]   --->   Operation 274 'fsub' 'sub30_i9_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 275 [2/5] (7.25ns)   --->   "%add33_i9_1 = fadd i32 %Stage9_R_1_load, i32 %t_R_9_1" [fft.cpp:128]   --->   Operation 275 'fadd' 'add33_i9_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 276 [2/5] (7.25ns)   --->   "%add36_i9_1 = fadd i32 %Stage9_I_1_load, i32 %t_I_9_1" [fft.cpp:129]   --->   Operation 276 'fadd' 'add36_i9_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 277 [2/5] (7.25ns)   --->   "%sub27_i9_2 = fsub i32 %Stage9_R_2_load, i32 %t_R_9_2" [fft.cpp:126]   --->   Operation 277 'fsub' 'sub27_i9_2' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 278 [2/5] (7.25ns)   --->   "%sub30_i9_2 = fsub i32 %Stage9_I_2_load, i32 %t_I_9_2" [fft.cpp:127]   --->   Operation 278 'fsub' 'sub30_i9_2' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 279 [2/5] (7.25ns)   --->   "%add33_i9_2 = fadd i32 %Stage9_R_2_load, i32 %t_R_9_2" [fft.cpp:128]   --->   Operation 279 'fadd' 'add33_i9_2' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 280 [2/5] (7.25ns)   --->   "%add36_i9_2 = fadd i32 %Stage9_I_2_load, i32 %t_I_9_2" [fft.cpp:129]   --->   Operation 280 'fadd' 'add36_i9_2' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 281 [2/5] (7.25ns)   --->   "%sub27_i9_3 = fsub i32 %Stage9_R_3_load, i32 %t_R_9_3" [fft.cpp:126]   --->   Operation 281 'fsub' 'sub27_i9_3' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 282 [2/5] (7.25ns)   --->   "%sub30_i9_3 = fsub i32 %Stage9_I_3_load, i32 %t_I_9_3" [fft.cpp:127]   --->   Operation 282 'fsub' 'sub30_i9_3' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 283 [2/5] (7.25ns)   --->   "%add33_i9_3 = fadd i32 %Stage9_R_3_load, i32 %t_R_9_3" [fft.cpp:128]   --->   Operation 283 'fadd' 'add33_i9_3' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 284 [2/5] (7.25ns)   --->   "%add36_i9_3 = fadd i32 %Stage9_I_3_load, i32 %t_I_9_3" [fft.cpp:129]   --->   Operation 284 'fadd' 'add36_i9_3' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 7.25>
ST_16 : Operation 285 [1/5] (7.25ns)   --->   "%sub27_i9 = fsub i32 %Stage9_R_load, i32 %t_R_9" [fft.cpp:126]   --->   Operation 285 'fsub' 'sub27_i9' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 286 [1/5] (7.25ns)   --->   "%sub30_i9 = fsub i32 %Stage9_I_load, i32 %t_I_9" [fft.cpp:127]   --->   Operation 286 'fsub' 'sub30_i9' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 287 [1/5] (7.25ns)   --->   "%add33_i9 = fadd i32 %Stage9_R_load, i32 %t_R_9" [fft.cpp:128]   --->   Operation 287 'fadd' 'add33_i9' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 288 [1/5] (7.25ns)   --->   "%add36_i9 = fadd i32 %Stage9_I_load, i32 %t_I_9" [fft.cpp:129]   --->   Operation 288 'fadd' 'add36_i9' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 289 [1/5] (7.25ns)   --->   "%sub27_i9_1 = fsub i32 %Stage9_R_1_load, i32 %t_R_9_1" [fft.cpp:126]   --->   Operation 289 'fsub' 'sub27_i9_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 290 [1/5] (7.25ns)   --->   "%sub30_i9_1 = fsub i32 %Stage9_I_1_load, i32 %t_I_9_1" [fft.cpp:127]   --->   Operation 290 'fsub' 'sub30_i9_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 291 [1/5] (7.25ns)   --->   "%add33_i9_1 = fadd i32 %Stage9_R_1_load, i32 %t_R_9_1" [fft.cpp:128]   --->   Operation 291 'fadd' 'add33_i9_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 292 [1/5] (7.25ns)   --->   "%add36_i9_1 = fadd i32 %Stage9_I_1_load, i32 %t_I_9_1" [fft.cpp:129]   --->   Operation 292 'fadd' 'add36_i9_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 293 [1/5] (7.25ns)   --->   "%sub27_i9_2 = fsub i32 %Stage9_R_2_load, i32 %t_R_9_2" [fft.cpp:126]   --->   Operation 293 'fsub' 'sub27_i9_2' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 294 [1/5] (7.25ns)   --->   "%sub30_i9_2 = fsub i32 %Stage9_I_2_load, i32 %t_I_9_2" [fft.cpp:127]   --->   Operation 294 'fsub' 'sub30_i9_2' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 295 [1/5] (7.25ns)   --->   "%add33_i9_2 = fadd i32 %Stage9_R_2_load, i32 %t_R_9_2" [fft.cpp:128]   --->   Operation 295 'fadd' 'add33_i9_2' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 296 [1/5] (7.25ns)   --->   "%add36_i9_2 = fadd i32 %Stage9_I_2_load, i32 %t_I_9_2" [fft.cpp:129]   --->   Operation 296 'fadd' 'add36_i9_2' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 297 [1/5] (7.25ns)   --->   "%sub27_i9_3 = fsub i32 %Stage9_R_3_load, i32 %t_R_9_3" [fft.cpp:126]   --->   Operation 297 'fsub' 'sub27_i9_3' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 298 [1/5] (7.25ns)   --->   "%sub30_i9_3 = fsub i32 %Stage9_I_3_load, i32 %t_I_9_3" [fft.cpp:127]   --->   Operation 298 'fsub' 'sub30_i9_3' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 299 [1/5] (7.25ns)   --->   "%add33_i9_3 = fadd i32 %Stage9_R_3_load, i32 %t_R_9_3" [fft.cpp:128]   --->   Operation 299 'fadd' 'add33_i9_3' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 300 [1/5] (7.25ns)   --->   "%add36_i9_3 = fadd i32 %Stage9_I_3_load, i32 %t_I_9_3" [fft.cpp:129]   --->   Operation 300 'fadd' 'add36_i9_3' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 336 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 336 'ret' 'ret_ln0' <Predicate = (icmp_ln109)> <Delay = 0.00>

State 17 <SV = 16> <Delay = 3.25>
ST_17 : Operation 301 [1/1] (0.00ns)   --->   "%specpipeline_ln111 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [fft.cpp:111]   --->   Operation 301 'specpipeline' 'specpipeline_ln111' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 302 [1/1] (0.00ns)   --->   "%specloopname_ln109 = specloopname void @_ssdm_op_SpecLoopName, void @empty_15" [fft.cpp:109]   --->   Operation 302 'specloopname' 'specloopname_ln109' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 303 [1/1] (0.00ns)   --->   "%OUT_R_0_addr = getelementptr i32 %OUT_R_0, i64 0, i64 %zext_ln120" [fft.cpp:126]   --->   Operation 303 'getelementptr' 'OUT_R_0_addr' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 304 [1/1] (3.25ns)   --->   "%store_ln126 = store i32 %sub27_i9, i8 %OUT_R_0_addr" [fft.cpp:126]   --->   Operation 304 'store' 'store_ln126' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_17 : Operation 305 [1/1] (0.00ns)   --->   "%OUT_I_0_addr = getelementptr i32 %OUT_I_0, i64 0, i64 %zext_ln120" [fft.cpp:127]   --->   Operation 305 'getelementptr' 'OUT_I_0_addr' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 306 [1/1] (3.25ns)   --->   "%store_ln127 = store i32 %sub30_i9, i8 %OUT_I_0_addr" [fft.cpp:127]   --->   Operation 306 'store' 'store_ln127' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_17 : Operation 307 [1/1] (0.00ns)   --->   "%OUT_R_0_addr_1 = getelementptr i32 %OUT_R_0, i64 0, i64 %zext_ln118" [fft.cpp:128]   --->   Operation 307 'getelementptr' 'OUT_R_0_addr_1' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 308 [1/1] (3.25ns)   --->   "%store_ln128 = store i32 %add33_i9, i8 %OUT_R_0_addr_1" [fft.cpp:128]   --->   Operation 308 'store' 'store_ln128' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_17 : Operation 309 [1/1] (0.00ns)   --->   "%OUT_I_0_addr_1 = getelementptr i32 %OUT_I_0, i64 0, i64 %zext_ln118" [fft.cpp:129]   --->   Operation 309 'getelementptr' 'OUT_I_0_addr_1' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 310 [1/1] (3.25ns)   --->   "%store_ln129 = store i32 %add36_i9, i8 %OUT_I_0_addr_1" [fft.cpp:129]   --->   Operation 310 'store' 'store_ln129' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_17 : Operation 311 [1/1] (0.00ns)   --->   "%OUT_R_1_addr = getelementptr i32 %OUT_R_1, i64 0, i64 %zext_ln120_1" [fft.cpp:126]   --->   Operation 311 'getelementptr' 'OUT_R_1_addr' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 312 [1/1] (3.25ns)   --->   "%store_ln126 = store i32 %sub27_i9_1, i8 %OUT_R_1_addr" [fft.cpp:126]   --->   Operation 312 'store' 'store_ln126' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_17 : Operation 313 [1/1] (0.00ns)   --->   "%OUT_I_1_addr = getelementptr i32 %OUT_I_1, i64 0, i64 %zext_ln120_1" [fft.cpp:127]   --->   Operation 313 'getelementptr' 'OUT_I_1_addr' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 314 [1/1] (3.25ns)   --->   "%store_ln127 = store i32 %sub30_i9_1, i8 %OUT_I_1_addr" [fft.cpp:127]   --->   Operation 314 'store' 'store_ln127' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_17 : Operation 315 [1/1] (0.00ns)   --->   "%OUT_R_1_addr_1 = getelementptr i32 %OUT_R_1, i64 0, i64 %zext_ln118_4" [fft.cpp:128]   --->   Operation 315 'getelementptr' 'OUT_R_1_addr_1' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 316 [1/1] (3.25ns)   --->   "%store_ln128 = store i32 %add33_i9_1, i8 %OUT_R_1_addr_1" [fft.cpp:128]   --->   Operation 316 'store' 'store_ln128' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_17 : Operation 317 [1/1] (0.00ns)   --->   "%OUT_I_1_addr_1 = getelementptr i32 %OUT_I_1, i64 0, i64 %zext_ln118_4" [fft.cpp:129]   --->   Operation 317 'getelementptr' 'OUT_I_1_addr_1' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 318 [1/1] (3.25ns)   --->   "%store_ln129 = store i32 %add36_i9_1, i8 %OUT_I_1_addr_1" [fft.cpp:129]   --->   Operation 318 'store' 'store_ln129' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_17 : Operation 319 [1/1] (0.00ns)   --->   "%OUT_R_2_addr = getelementptr i32 %OUT_R_2, i64 0, i64 %zext_ln120_1" [fft.cpp:126]   --->   Operation 319 'getelementptr' 'OUT_R_2_addr' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 320 [1/1] (3.25ns)   --->   "%store_ln126 = store i32 %sub27_i9_2, i8 %OUT_R_2_addr" [fft.cpp:126]   --->   Operation 320 'store' 'store_ln126' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_17 : Operation 321 [1/1] (0.00ns)   --->   "%OUT_I_2_addr = getelementptr i32 %OUT_I_2, i64 0, i64 %zext_ln120_1" [fft.cpp:127]   --->   Operation 321 'getelementptr' 'OUT_I_2_addr' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 322 [1/1] (3.25ns)   --->   "%store_ln127 = store i32 %sub30_i9_2, i8 %OUT_I_2_addr" [fft.cpp:127]   --->   Operation 322 'store' 'store_ln127' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_17 : Operation 323 [1/1] (0.00ns)   --->   "%OUT_R_2_addr_1 = getelementptr i32 %OUT_R_2, i64 0, i64 %zext_ln118_4" [fft.cpp:128]   --->   Operation 323 'getelementptr' 'OUT_R_2_addr_1' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 324 [1/1] (3.25ns)   --->   "%store_ln128 = store i32 %add33_i9_2, i8 %OUT_R_2_addr_1" [fft.cpp:128]   --->   Operation 324 'store' 'store_ln128' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_17 : Operation 325 [1/1] (0.00ns)   --->   "%OUT_I_2_addr_1 = getelementptr i32 %OUT_I_2, i64 0, i64 %zext_ln118_4" [fft.cpp:129]   --->   Operation 325 'getelementptr' 'OUT_I_2_addr_1' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 326 [1/1] (3.25ns)   --->   "%store_ln129 = store i32 %add36_i9_2, i8 %OUT_I_2_addr_1" [fft.cpp:129]   --->   Operation 326 'store' 'store_ln129' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_17 : Operation 327 [1/1] (0.00ns)   --->   "%OUT_R_3_addr = getelementptr i32 %OUT_R_3, i64 0, i64 %zext_ln120_1" [fft.cpp:126]   --->   Operation 327 'getelementptr' 'OUT_R_3_addr' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 328 [1/1] (3.25ns)   --->   "%store_ln126 = store i32 %sub27_i9_3, i8 %OUT_R_3_addr" [fft.cpp:126]   --->   Operation 328 'store' 'store_ln126' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_17 : Operation 329 [1/1] (0.00ns)   --->   "%OUT_I_3_addr = getelementptr i32 %OUT_I_3, i64 0, i64 %zext_ln120_1" [fft.cpp:127]   --->   Operation 329 'getelementptr' 'OUT_I_3_addr' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 330 [1/1] (3.25ns)   --->   "%store_ln127 = store i32 %sub30_i9_3, i8 %OUT_I_3_addr" [fft.cpp:127]   --->   Operation 330 'store' 'store_ln127' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_17 : Operation 331 [1/1] (0.00ns)   --->   "%OUT_R_3_addr_1 = getelementptr i32 %OUT_R_3, i64 0, i64 %zext_ln118_4" [fft.cpp:128]   --->   Operation 331 'getelementptr' 'OUT_R_3_addr_1' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 332 [1/1] (3.25ns)   --->   "%store_ln128 = store i32 %add33_i9_3, i8 %OUT_R_3_addr_1" [fft.cpp:128]   --->   Operation 332 'store' 'store_ln128' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_17 : Operation 333 [1/1] (0.00ns)   --->   "%OUT_I_3_addr_1 = getelementptr i32 %OUT_I_3, i64 0, i64 %zext_ln118_4" [fft.cpp:129]   --->   Operation 333 'getelementptr' 'OUT_I_3_addr_1' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 334 [1/1] (3.25ns)   --->   "%store_ln129 = store i32 %add36_i9_3, i8 %OUT_I_3_addr_1" [fft.cpp:129]   --->   Operation 334 'store' 'store_ln129' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_17 : Operation 335 [1/1] (0.00ns)   --->   "%br_ln109 = br void %for.inc.i357.0" [fft.cpp:109]   --->   Operation 335 'br' 'br_ln109' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ OUT_I_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[00]; IO mode=ap_memory:ce=0
Port [ OUT_I_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[00]; IO mode=ap_memory:ce=0
Port [ OUT_I_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[00]; IO mode=ap_memory:ce=0
Port [ OUT_I_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[00]; IO mode=ap_memory:ce=0
Port [ OUT_R_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[00]; IO mode=ap_memory:ce=0
Port [ OUT_R_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[00]; IO mode=ap_memory:ce=0
Port [ OUT_R_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[00]; IO mode=ap_memory:ce=0
Port [ OUT_R_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[00]; IO mode=ap_memory:ce=0
Port [ Stage9_R]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ Stage9_I]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ Stage9_R_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ Stage9_I_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ Stage9_R_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ Stage9_I_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ Stage9_R_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ Stage9_I_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ W_real]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1111]; IO mode=ap_memory:ce=0
Port [ W_imag]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1111]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i_18_0             (alloca           ) [ 010000000000000000]
store_ln0          (store            ) [ 000000000000000000]
br_ln0             (br               ) [ 000000000000000000]
i_18_0_load        (load             ) [ 000000000000000000]
empty              (speclooptripcount) [ 000000000000000000]
icmp_ln109         (icmp             ) [ 011111111111111110]
br_ln109           (br               ) [ 000000000000000000]
empty_29           (trunc            ) [ 000000000000000000]
zext_ln113         (zext             ) [ 000000000000000000]
W_real_addr        (getelementptr    ) [ 011000000000000000]
W_imag_addr        (getelementptr    ) [ 011000000000000000]
lshr_ln118_s       (partselect       ) [ 011111111110000000]
xor_ln120          (xor              ) [ 000000000000000000]
zext_ln120         (zext             ) [ 011111111111111111]
Stage9_R_addr_1    (getelementptr    ) [ 011000000000000000]
Stage9_I_addr_1    (getelementptr    ) [ 011000000000000000]
or_ln109           (or               ) [ 000000000000000000]
zext_ln113_1       (zext             ) [ 000000000000000000]
W_real_addr_1      (getelementptr    ) [ 011000000000000000]
W_imag_addr_1      (getelementptr    ) [ 011000000000000000]
lshr_ln118_1       (partselect       ) [ 011111111110000000]
zext_ln120_s       (bitconcatenate   ) [ 000000000000000000]
zext_ln120_1       (zext             ) [ 011111111111111111]
Stage9_R_1_addr_1  (getelementptr    ) [ 011000000000000000]
Stage9_I_1_addr_1  (getelementptr    ) [ 011000000000000000]
or_ln109_2         (or               ) [ 000000000000000000]
zext_ln113_2       (zext             ) [ 000000000000000000]
W_real_addr_2      (getelementptr    ) [ 011000000000000000]
W_imag_addr_2      (getelementptr    ) [ 011000000000000000]
Stage9_R_2_addr_1  (getelementptr    ) [ 011000000000000000]
Stage9_I_2_addr_1  (getelementptr    ) [ 011000000000000000]
or_ln109_3         (or               ) [ 000000000000000000]
zext_ln113_3       (zext             ) [ 000000000000000000]
W_real_addr_3      (getelementptr    ) [ 011000000000000000]
W_imag_addr_3      (getelementptr    ) [ 011000000000000000]
Stage9_R_3_addr_1  (getelementptr    ) [ 011000000000000000]
Stage9_I_3_addr_1  (getelementptr    ) [ 011000000000000000]
add_ln109          (add              ) [ 000000000000000000]
store_ln109        (store            ) [ 000000000000000000]
W_real_load        (load             ) [ 010111100000000000]
W_imag_load        (load             ) [ 010111100000000000]
Stage9_R_load_1    (load             ) [ 010111100000000000]
Stage9_I_load_1    (load             ) [ 010111100000000000]
W_real_load_1      (load             ) [ 010111100000000000]
W_imag_load_1      (load             ) [ 010111100000000000]
Stage9_R_1_load_1  (load             ) [ 010111100000000000]
Stage9_I_1_load_1  (load             ) [ 010111100000000000]
W_real_load_2      (load             ) [ 010111100000000000]
W_imag_load_2      (load             ) [ 010111100000000000]
Stage9_R_2_load_1  (load             ) [ 010111100000000000]
Stage9_I_2_load_1  (load             ) [ 010111100000000000]
W_real_load_3      (load             ) [ 010111100000000000]
W_imag_load_3      (load             ) [ 010111100000000000]
Stage9_R_3_load_1  (load             ) [ 010111100000000000]
Stage9_I_3_load_1  (load             ) [ 010111100000000000]
mul22_i8           (fmul             ) [ 010000011111000000]
mul23_i9           (fmul             ) [ 010000011111000000]
mul24_i8           (fmul             ) [ 010000011111000000]
mul25_i9           (fmul             ) [ 010000011111000000]
mul22_i8_1         (fmul             ) [ 010000011111000000]
mul23_i9_1         (fmul             ) [ 010000011111000000]
mul24_i8_1         (fmul             ) [ 010000011111000000]
mul25_i9_1         (fmul             ) [ 010000011111000000]
mul22_i8_2         (fmul             ) [ 010000011111000000]
mul23_i9_2         (fmul             ) [ 010000011111000000]
mul24_i8_2         (fmul             ) [ 010000011111000000]
mul25_i9_2         (fmul             ) [ 010000011111000000]
mul22_i8_3         (fmul             ) [ 010000011111000000]
mul23_i9_3         (fmul             ) [ 010000011111000000]
mul24_i8_3         (fmul             ) [ 010000011111000000]
mul25_i9_3         (fmul             ) [ 010000011111000000]
zext_ln118         (zext             ) [ 010000000001111111]
Stage9_R_addr      (getelementptr    ) [ 010000000001000000]
Stage9_I_addr      (getelementptr    ) [ 010000000001000000]
zext_ln118_4       (zext             ) [ 010000000001111111]
Stage9_R_1_addr    (getelementptr    ) [ 010000000001000000]
Stage9_I_1_addr    (getelementptr    ) [ 010000000001000000]
Stage9_R_2_addr    (getelementptr    ) [ 010000000001000000]
Stage9_I_2_addr    (getelementptr    ) [ 010000000001000000]
Stage9_R_3_addr    (getelementptr    ) [ 010000000001000000]
Stage9_I_3_addr    (getelementptr    ) [ 010000000001000000]
Stage9_R_load      (load             ) [ 010000000000111110]
Stage9_I_load      (load             ) [ 010000000000111110]
t_R_9              (fsub             ) [ 010000000000111110]
t_I_9              (fadd             ) [ 010000000000111110]
Stage9_R_1_load    (load             ) [ 010000000000111110]
Stage9_I_1_load    (load             ) [ 010000000000111110]
t_R_9_1            (fsub             ) [ 010000000000111110]
t_I_9_1            (fadd             ) [ 010000000000111110]
Stage9_R_2_load    (load             ) [ 010000000000111110]
Stage9_I_2_load    (load             ) [ 010000000000111110]
t_R_9_2            (fsub             ) [ 010000000000111110]
t_I_9_2            (fadd             ) [ 010000000000111110]
Stage9_R_3_load    (load             ) [ 010000000000111110]
Stage9_I_3_load    (load             ) [ 010000000000111110]
t_R_9_3            (fsub             ) [ 010000000000111110]
t_I_9_3            (fadd             ) [ 010000000000111110]
sub27_i9           (fsub             ) [ 010000000000000001]
sub30_i9           (fsub             ) [ 010000000000000001]
add33_i9           (fadd             ) [ 010000000000000001]
add36_i9           (fadd             ) [ 010000000000000001]
sub27_i9_1         (fsub             ) [ 010000000000000001]
sub30_i9_1         (fsub             ) [ 010000000000000001]
add33_i9_1         (fadd             ) [ 010000000000000001]
add36_i9_1         (fadd             ) [ 010000000000000001]
sub27_i9_2         (fsub             ) [ 010000000000000001]
sub30_i9_2         (fsub             ) [ 010000000000000001]
add33_i9_2         (fadd             ) [ 010000000000000001]
add36_i9_2         (fadd             ) [ 010000000000000001]
sub27_i9_3         (fsub             ) [ 010000000000000001]
sub30_i9_3         (fsub             ) [ 010000000000000001]
add33_i9_3         (fadd             ) [ 010000000000000001]
add36_i9_3         (fadd             ) [ 010000000000000001]
specpipeline_ln111 (specpipeline     ) [ 000000000000000000]
specloopname_ln109 (specloopname     ) [ 000000000000000000]
OUT_R_0_addr       (getelementptr    ) [ 000000000000000000]
store_ln126        (store            ) [ 000000000000000000]
OUT_I_0_addr       (getelementptr    ) [ 000000000000000000]
store_ln127        (store            ) [ 000000000000000000]
OUT_R_0_addr_1     (getelementptr    ) [ 000000000000000000]
store_ln128        (store            ) [ 000000000000000000]
OUT_I_0_addr_1     (getelementptr    ) [ 000000000000000000]
store_ln129        (store            ) [ 000000000000000000]
OUT_R_1_addr       (getelementptr    ) [ 000000000000000000]
store_ln126        (store            ) [ 000000000000000000]
OUT_I_1_addr       (getelementptr    ) [ 000000000000000000]
store_ln127        (store            ) [ 000000000000000000]
OUT_R_1_addr_1     (getelementptr    ) [ 000000000000000000]
store_ln128        (store            ) [ 000000000000000000]
OUT_I_1_addr_1     (getelementptr    ) [ 000000000000000000]
store_ln129        (store            ) [ 000000000000000000]
OUT_R_2_addr       (getelementptr    ) [ 000000000000000000]
store_ln126        (store            ) [ 000000000000000000]
OUT_I_2_addr       (getelementptr    ) [ 000000000000000000]
store_ln127        (store            ) [ 000000000000000000]
OUT_R_2_addr_1     (getelementptr    ) [ 000000000000000000]
store_ln128        (store            ) [ 000000000000000000]
OUT_I_2_addr_1     (getelementptr    ) [ 000000000000000000]
store_ln129        (store            ) [ 000000000000000000]
OUT_R_3_addr       (getelementptr    ) [ 000000000000000000]
store_ln126        (store            ) [ 000000000000000000]
OUT_I_3_addr       (getelementptr    ) [ 000000000000000000]
store_ln127        (store            ) [ 000000000000000000]
OUT_R_3_addr_1     (getelementptr    ) [ 000000000000000000]
store_ln128        (store            ) [ 000000000000000000]
OUT_I_3_addr_1     (getelementptr    ) [ 000000000000000000]
store_ln129        (store            ) [ 000000000000000000]
br_ln109           (br               ) [ 000000000000000000]
ret_ln0            (ret              ) [ 000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="OUT_I_3">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="OUT_I_3"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="OUT_I_2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="OUT_I_2"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="OUT_I_1">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="OUT_I_1"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="OUT_I_0">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="OUT_I_0"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="OUT_R_3">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="OUT_R_3"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="OUT_R_2">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="OUT_R_2"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="OUT_R_1">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="OUT_R_1"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="OUT_R_0">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="OUT_R_0"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="Stage9_R">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Stage9_R"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="Stage9_I">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Stage9_I"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="Stage9_R_1">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Stage9_R_1"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="Stage9_I_1">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Stage9_I_1"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="Stage9_R_2">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Stage9_R_2"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="Stage9_I_2">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Stage9_I_2"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="Stage9_R_3">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Stage9_R_3"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="Stage9_I_3">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Stage9_I_3"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="W_real">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="W_real"/><MemPortTyVec>1 1 1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="W_imag">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="W_imag"/><MemPortTyVec>1 1 1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i10.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i7.i10.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i1.i7"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_15"/></StgValue>
</bind>
</comp>

<comp id="84" class="1004" name="i_18_0_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="1" slack="0"/>
<pin id="86" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i_18_0/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="W_real_addr_gep_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="32" slack="0"/>
<pin id="90" dir="0" index="1" bw="1" slack="0"/>
<pin id="91" dir="0" index="2" bw="9" slack="0"/>
<pin id="92" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="W_real_addr/1 "/>
</bind>
</comp>

<comp id="95" class="1004" name="grp_access_fu_95">
<pin_list>
<pin id="96" dir="0" index="0" bw="9" slack="0"/>
<pin id="97" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="98" dir="0" index="2" bw="0" slack="0"/>
<pin id="100" dir="0" index="4" bw="9" slack="2147483647"/>
<pin id="101" dir="0" index="5" bw="32" slack="0"/>
<pin id="102" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="104" dir="0" index="8" bw="9" slack="0"/>
<pin id="105" dir="0" index="9" bw="32" slack="2147483647"/>
<pin id="106" dir="0" index="10" bw="0" slack="2147483647"/>
<pin id="108" dir="0" index="12" bw="9" slack="2147483647"/>
<pin id="109" dir="0" index="13" bw="32" slack="2147483647"/>
<pin id="110" dir="0" index="14" bw="0" slack="2147483647"/>
<pin id="99" dir="1" index="3" bw="32" slack="1"/>
<pin id="103" dir="1" index="7" bw="32" slack="1"/>
<pin id="107" dir="1" index="11" bw="32" slack="1"/>
<pin id="111" dir="1" index="15" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="W_real_load/1 W_real_load_1/1 W_real_load_2/1 W_real_load_3/1 "/>
</bind>
</comp>

<comp id="113" class="1004" name="W_imag_addr_gep_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="32" slack="0"/>
<pin id="115" dir="0" index="1" bw="1" slack="0"/>
<pin id="116" dir="0" index="2" bw="9" slack="0"/>
<pin id="117" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="W_imag_addr/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="grp_access_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="9" slack="0"/>
<pin id="122" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="123" dir="0" index="2" bw="0" slack="0"/>
<pin id="125" dir="0" index="4" bw="9" slack="2147483647"/>
<pin id="126" dir="0" index="5" bw="32" slack="0"/>
<pin id="127" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="129" dir="0" index="8" bw="9" slack="0"/>
<pin id="130" dir="0" index="9" bw="32" slack="2147483647"/>
<pin id="131" dir="0" index="10" bw="0" slack="2147483647"/>
<pin id="133" dir="0" index="12" bw="9" slack="2147483647"/>
<pin id="134" dir="0" index="13" bw="32" slack="2147483647"/>
<pin id="135" dir="0" index="14" bw="0" slack="2147483647"/>
<pin id="124" dir="1" index="3" bw="32" slack="1"/>
<pin id="128" dir="1" index="7" bw="32" slack="1"/>
<pin id="132" dir="1" index="11" bw="32" slack="1"/>
<pin id="136" dir="1" index="15" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="W_imag_load/1 W_imag_load_1/1 W_imag_load_2/1 W_imag_load_3/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="Stage9_R_addr_1_gep_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="32" slack="0"/>
<pin id="140" dir="0" index="1" bw="1" slack="0"/>
<pin id="141" dir="0" index="2" bw="8" slack="0"/>
<pin id="142" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Stage9_R_addr_1/1 "/>
</bind>
</comp>

<comp id="145" class="1004" name="grp_access_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="8" slack="0"/>
<pin id="147" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="148" dir="0" index="2" bw="0" slack="0"/>
<pin id="150" dir="0" index="4" bw="8" slack="2147483647"/>
<pin id="151" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="152" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="149" dir="1" index="3" bw="32" slack="1"/>
<pin id="153" dir="1" index="7" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="Stage9_R_load_1/1 Stage9_R_load/10 "/>
</bind>
</comp>

<comp id="155" class="1004" name="Stage9_I_addr_1_gep_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="32" slack="0"/>
<pin id="157" dir="0" index="1" bw="1" slack="0"/>
<pin id="158" dir="0" index="2" bw="8" slack="0"/>
<pin id="159" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Stage9_I_addr_1/1 "/>
</bind>
</comp>

<comp id="162" class="1004" name="grp_access_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="8" slack="0"/>
<pin id="164" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="165" dir="0" index="2" bw="0" slack="0"/>
<pin id="167" dir="0" index="4" bw="8" slack="2147483647"/>
<pin id="168" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="169" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="166" dir="1" index="3" bw="32" slack="1"/>
<pin id="170" dir="1" index="7" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="Stage9_I_load_1/1 Stage9_I_load/10 "/>
</bind>
</comp>

<comp id="172" class="1004" name="W_real_addr_1_gep_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="32" slack="0"/>
<pin id="174" dir="0" index="1" bw="1" slack="0"/>
<pin id="175" dir="0" index="2" bw="9" slack="0"/>
<pin id="176" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="W_real_addr_1/1 "/>
</bind>
</comp>

<comp id="180" class="1004" name="W_imag_addr_1_gep_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="32" slack="0"/>
<pin id="182" dir="0" index="1" bw="1" slack="0"/>
<pin id="183" dir="0" index="2" bw="9" slack="0"/>
<pin id="184" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="W_imag_addr_1/1 "/>
</bind>
</comp>

<comp id="188" class="1004" name="Stage9_R_1_addr_1_gep_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="32" slack="0"/>
<pin id="190" dir="0" index="1" bw="1" slack="0"/>
<pin id="191" dir="0" index="2" bw="8" slack="0"/>
<pin id="192" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Stage9_R_1_addr_1/1 "/>
</bind>
</comp>

<comp id="195" class="1004" name="grp_access_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="8" slack="0"/>
<pin id="197" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="198" dir="0" index="2" bw="0" slack="0"/>
<pin id="200" dir="0" index="4" bw="8" slack="2147483647"/>
<pin id="201" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="202" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="199" dir="1" index="3" bw="32" slack="1"/>
<pin id="203" dir="1" index="7" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="Stage9_R_1_load_1/1 Stage9_R_1_load/10 "/>
</bind>
</comp>

<comp id="205" class="1004" name="Stage9_I_1_addr_1_gep_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="32" slack="0"/>
<pin id="207" dir="0" index="1" bw="1" slack="0"/>
<pin id="208" dir="0" index="2" bw="8" slack="0"/>
<pin id="209" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Stage9_I_1_addr_1/1 "/>
</bind>
</comp>

<comp id="212" class="1004" name="grp_access_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="8" slack="0"/>
<pin id="214" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="215" dir="0" index="2" bw="0" slack="0"/>
<pin id="217" dir="0" index="4" bw="8" slack="2147483647"/>
<pin id="218" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="219" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="216" dir="1" index="3" bw="32" slack="1"/>
<pin id="220" dir="1" index="7" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="Stage9_I_1_load_1/1 Stage9_I_1_load/10 "/>
</bind>
</comp>

<comp id="222" class="1004" name="W_real_addr_2_gep_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="32" slack="0"/>
<pin id="224" dir="0" index="1" bw="1" slack="0"/>
<pin id="225" dir="0" index="2" bw="9" slack="0"/>
<pin id="226" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="W_real_addr_2/1 "/>
</bind>
</comp>

<comp id="230" class="1004" name="W_imag_addr_2_gep_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="32" slack="0"/>
<pin id="232" dir="0" index="1" bw="1" slack="0"/>
<pin id="233" dir="0" index="2" bw="9" slack="0"/>
<pin id="234" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="W_imag_addr_2/1 "/>
</bind>
</comp>

<comp id="238" class="1004" name="Stage9_R_2_addr_1_gep_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="32" slack="0"/>
<pin id="240" dir="0" index="1" bw="1" slack="0"/>
<pin id="241" dir="0" index="2" bw="8" slack="0"/>
<pin id="242" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Stage9_R_2_addr_1/1 "/>
</bind>
</comp>

<comp id="245" class="1004" name="grp_access_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="8" slack="0"/>
<pin id="247" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="248" dir="0" index="2" bw="0" slack="0"/>
<pin id="250" dir="0" index="4" bw="8" slack="2147483647"/>
<pin id="251" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="252" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="249" dir="1" index="3" bw="32" slack="1"/>
<pin id="253" dir="1" index="7" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="Stage9_R_2_load_1/1 Stage9_R_2_load/10 "/>
</bind>
</comp>

<comp id="255" class="1004" name="Stage9_I_2_addr_1_gep_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="32" slack="0"/>
<pin id="257" dir="0" index="1" bw="1" slack="0"/>
<pin id="258" dir="0" index="2" bw="8" slack="0"/>
<pin id="259" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Stage9_I_2_addr_1/1 "/>
</bind>
</comp>

<comp id="262" class="1004" name="grp_access_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="8" slack="0"/>
<pin id="264" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="265" dir="0" index="2" bw="0" slack="0"/>
<pin id="267" dir="0" index="4" bw="8" slack="2147483647"/>
<pin id="268" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="269" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="266" dir="1" index="3" bw="32" slack="1"/>
<pin id="270" dir="1" index="7" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="Stage9_I_2_load_1/1 Stage9_I_2_load/10 "/>
</bind>
</comp>

<comp id="272" class="1004" name="W_real_addr_3_gep_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="32" slack="0"/>
<pin id="274" dir="0" index="1" bw="1" slack="0"/>
<pin id="275" dir="0" index="2" bw="9" slack="0"/>
<pin id="276" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="W_real_addr_3/1 "/>
</bind>
</comp>

<comp id="280" class="1004" name="W_imag_addr_3_gep_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="32" slack="0"/>
<pin id="282" dir="0" index="1" bw="1" slack="0"/>
<pin id="283" dir="0" index="2" bw="9" slack="0"/>
<pin id="284" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="W_imag_addr_3/1 "/>
</bind>
</comp>

<comp id="288" class="1004" name="Stage9_R_3_addr_1_gep_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="32" slack="0"/>
<pin id="290" dir="0" index="1" bw="1" slack="0"/>
<pin id="291" dir="0" index="2" bw="8" slack="0"/>
<pin id="292" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Stage9_R_3_addr_1/1 "/>
</bind>
</comp>

<comp id="295" class="1004" name="grp_access_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="8" slack="0"/>
<pin id="297" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="298" dir="0" index="2" bw="0" slack="0"/>
<pin id="300" dir="0" index="4" bw="8" slack="2147483647"/>
<pin id="301" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="302" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="299" dir="1" index="3" bw="32" slack="1"/>
<pin id="303" dir="1" index="7" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="Stage9_R_3_load_1/1 Stage9_R_3_load/10 "/>
</bind>
</comp>

<comp id="305" class="1004" name="Stage9_I_3_addr_1_gep_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="32" slack="0"/>
<pin id="307" dir="0" index="1" bw="1" slack="0"/>
<pin id="308" dir="0" index="2" bw="8" slack="0"/>
<pin id="309" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Stage9_I_3_addr_1/1 "/>
</bind>
</comp>

<comp id="312" class="1004" name="grp_access_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="8" slack="0"/>
<pin id="314" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="315" dir="0" index="2" bw="0" slack="0"/>
<pin id="317" dir="0" index="4" bw="8" slack="2147483647"/>
<pin id="318" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="319" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="316" dir="1" index="3" bw="32" slack="1"/>
<pin id="320" dir="1" index="7" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="Stage9_I_3_load_1/1 Stage9_I_3_load/10 "/>
</bind>
</comp>

<comp id="322" class="1004" name="Stage9_R_addr_gep_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="32" slack="0"/>
<pin id="324" dir="0" index="1" bw="1" slack="0"/>
<pin id="325" dir="0" index="2" bw="8" slack="0"/>
<pin id="326" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Stage9_R_addr/10 "/>
</bind>
</comp>

<comp id="330" class="1004" name="Stage9_I_addr_gep_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="32" slack="0"/>
<pin id="332" dir="0" index="1" bw="1" slack="0"/>
<pin id="333" dir="0" index="2" bw="8" slack="0"/>
<pin id="334" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Stage9_I_addr/10 "/>
</bind>
</comp>

<comp id="338" class="1004" name="Stage9_R_1_addr_gep_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="32" slack="0"/>
<pin id="340" dir="0" index="1" bw="1" slack="0"/>
<pin id="341" dir="0" index="2" bw="7" slack="0"/>
<pin id="342" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Stage9_R_1_addr/10 "/>
</bind>
</comp>

<comp id="346" class="1004" name="Stage9_I_1_addr_gep_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="32" slack="0"/>
<pin id="348" dir="0" index="1" bw="1" slack="0"/>
<pin id="349" dir="0" index="2" bw="7" slack="0"/>
<pin id="350" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Stage9_I_1_addr/10 "/>
</bind>
</comp>

<comp id="354" class="1004" name="Stage9_R_2_addr_gep_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="32" slack="0"/>
<pin id="356" dir="0" index="1" bw="1" slack="0"/>
<pin id="357" dir="0" index="2" bw="7" slack="0"/>
<pin id="358" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Stage9_R_2_addr/10 "/>
</bind>
</comp>

<comp id="362" class="1004" name="Stage9_I_2_addr_gep_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="32" slack="0"/>
<pin id="364" dir="0" index="1" bw="1" slack="0"/>
<pin id="365" dir="0" index="2" bw="7" slack="0"/>
<pin id="366" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Stage9_I_2_addr/10 "/>
</bind>
</comp>

<comp id="370" class="1004" name="Stage9_R_3_addr_gep_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="32" slack="0"/>
<pin id="372" dir="0" index="1" bw="1" slack="0"/>
<pin id="373" dir="0" index="2" bw="7" slack="0"/>
<pin id="374" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Stage9_R_3_addr/10 "/>
</bind>
</comp>

<comp id="378" class="1004" name="Stage9_I_3_addr_gep_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="32" slack="0"/>
<pin id="380" dir="0" index="1" bw="1" slack="0"/>
<pin id="381" dir="0" index="2" bw="7" slack="0"/>
<pin id="382" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Stage9_I_3_addr/10 "/>
</bind>
</comp>

<comp id="386" class="1004" name="OUT_R_0_addr_gep_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="32" slack="0"/>
<pin id="388" dir="0" index="1" bw="1" slack="0"/>
<pin id="389" dir="0" index="2" bw="8" slack="16"/>
<pin id="390" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="OUT_R_0_addr/17 "/>
</bind>
</comp>

<comp id="393" class="1004" name="grp_access_fu_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="8" slack="0"/>
<pin id="395" dir="0" index="1" bw="32" slack="1"/>
<pin id="396" dir="0" index="2" bw="0" slack="0"/>
<pin id="398" dir="0" index="4" bw="8" slack="1"/>
<pin id="399" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="400" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="397" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="401" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln126/17 store_ln128/17 "/>
</bind>
</comp>

<comp id="403" class="1004" name="OUT_I_0_addr_gep_fu_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="32" slack="0"/>
<pin id="405" dir="0" index="1" bw="1" slack="0"/>
<pin id="406" dir="0" index="2" bw="8" slack="16"/>
<pin id="407" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="OUT_I_0_addr/17 "/>
</bind>
</comp>

<comp id="410" class="1004" name="grp_access_fu_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="8" slack="0"/>
<pin id="412" dir="0" index="1" bw="32" slack="1"/>
<pin id="413" dir="0" index="2" bw="0" slack="0"/>
<pin id="415" dir="0" index="4" bw="8" slack="1"/>
<pin id="416" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="417" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="414" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="418" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln127/17 store_ln129/17 "/>
</bind>
</comp>

<comp id="420" class="1004" name="OUT_R_0_addr_1_gep_fu_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="32" slack="0"/>
<pin id="422" dir="0" index="1" bw="1" slack="0"/>
<pin id="423" dir="0" index="2" bw="8" slack="7"/>
<pin id="424" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="OUT_R_0_addr_1/17 "/>
</bind>
</comp>

<comp id="428" class="1004" name="OUT_I_0_addr_1_gep_fu_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="32" slack="0"/>
<pin id="430" dir="0" index="1" bw="1" slack="0"/>
<pin id="431" dir="0" index="2" bw="8" slack="7"/>
<pin id="432" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="OUT_I_0_addr_1/17 "/>
</bind>
</comp>

<comp id="436" class="1004" name="OUT_R_1_addr_gep_fu_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="32" slack="0"/>
<pin id="438" dir="0" index="1" bw="1" slack="0"/>
<pin id="439" dir="0" index="2" bw="8" slack="16"/>
<pin id="440" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="OUT_R_1_addr/17 "/>
</bind>
</comp>

<comp id="443" class="1004" name="grp_access_fu_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="8" slack="0"/>
<pin id="445" dir="0" index="1" bw="32" slack="1"/>
<pin id="446" dir="0" index="2" bw="0" slack="0"/>
<pin id="448" dir="0" index="4" bw="8" slack="1"/>
<pin id="449" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="450" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="447" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="451" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln126/17 store_ln128/17 "/>
</bind>
</comp>

<comp id="453" class="1004" name="OUT_I_1_addr_gep_fu_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="32" slack="0"/>
<pin id="455" dir="0" index="1" bw="1" slack="0"/>
<pin id="456" dir="0" index="2" bw="8" slack="16"/>
<pin id="457" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="OUT_I_1_addr/17 "/>
</bind>
</comp>

<comp id="460" class="1004" name="grp_access_fu_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="8" slack="0"/>
<pin id="462" dir="0" index="1" bw="32" slack="1"/>
<pin id="463" dir="0" index="2" bw="0" slack="0"/>
<pin id="465" dir="0" index="4" bw="8" slack="1"/>
<pin id="466" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="467" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="464" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="468" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln127/17 store_ln129/17 "/>
</bind>
</comp>

<comp id="470" class="1004" name="OUT_R_1_addr_1_gep_fu_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="32" slack="0"/>
<pin id="472" dir="0" index="1" bw="1" slack="0"/>
<pin id="473" dir="0" index="2" bw="7" slack="7"/>
<pin id="474" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="OUT_R_1_addr_1/17 "/>
</bind>
</comp>

<comp id="478" class="1004" name="OUT_I_1_addr_1_gep_fu_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="32" slack="0"/>
<pin id="480" dir="0" index="1" bw="1" slack="0"/>
<pin id="481" dir="0" index="2" bw="7" slack="7"/>
<pin id="482" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="OUT_I_1_addr_1/17 "/>
</bind>
</comp>

<comp id="486" class="1004" name="OUT_R_2_addr_gep_fu_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="32" slack="0"/>
<pin id="488" dir="0" index="1" bw="1" slack="0"/>
<pin id="489" dir="0" index="2" bw="8" slack="16"/>
<pin id="490" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="OUT_R_2_addr/17 "/>
</bind>
</comp>

<comp id="493" class="1004" name="grp_access_fu_493">
<pin_list>
<pin id="494" dir="0" index="0" bw="8" slack="0"/>
<pin id="495" dir="0" index="1" bw="32" slack="1"/>
<pin id="496" dir="0" index="2" bw="0" slack="0"/>
<pin id="498" dir="0" index="4" bw="8" slack="1"/>
<pin id="499" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="500" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="497" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="501" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln126/17 store_ln128/17 "/>
</bind>
</comp>

<comp id="503" class="1004" name="OUT_I_2_addr_gep_fu_503">
<pin_list>
<pin id="504" dir="0" index="0" bw="32" slack="0"/>
<pin id="505" dir="0" index="1" bw="1" slack="0"/>
<pin id="506" dir="0" index="2" bw="8" slack="16"/>
<pin id="507" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="OUT_I_2_addr/17 "/>
</bind>
</comp>

<comp id="510" class="1004" name="grp_access_fu_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="8" slack="0"/>
<pin id="512" dir="0" index="1" bw="32" slack="1"/>
<pin id="513" dir="0" index="2" bw="0" slack="0"/>
<pin id="515" dir="0" index="4" bw="8" slack="1"/>
<pin id="516" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="517" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="514" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="518" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln127/17 store_ln129/17 "/>
</bind>
</comp>

<comp id="520" class="1004" name="OUT_R_2_addr_1_gep_fu_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="32" slack="0"/>
<pin id="522" dir="0" index="1" bw="1" slack="0"/>
<pin id="523" dir="0" index="2" bw="7" slack="7"/>
<pin id="524" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="OUT_R_2_addr_1/17 "/>
</bind>
</comp>

<comp id="528" class="1004" name="OUT_I_2_addr_1_gep_fu_528">
<pin_list>
<pin id="529" dir="0" index="0" bw="32" slack="0"/>
<pin id="530" dir="0" index="1" bw="1" slack="0"/>
<pin id="531" dir="0" index="2" bw="7" slack="7"/>
<pin id="532" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="OUT_I_2_addr_1/17 "/>
</bind>
</comp>

<comp id="536" class="1004" name="OUT_R_3_addr_gep_fu_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="32" slack="0"/>
<pin id="538" dir="0" index="1" bw="1" slack="0"/>
<pin id="539" dir="0" index="2" bw="8" slack="16"/>
<pin id="540" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="OUT_R_3_addr/17 "/>
</bind>
</comp>

<comp id="543" class="1004" name="grp_access_fu_543">
<pin_list>
<pin id="544" dir="0" index="0" bw="8" slack="0"/>
<pin id="545" dir="0" index="1" bw="32" slack="1"/>
<pin id="546" dir="0" index="2" bw="0" slack="0"/>
<pin id="548" dir="0" index="4" bw="8" slack="1"/>
<pin id="549" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="550" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="547" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="551" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln126/17 store_ln128/17 "/>
</bind>
</comp>

<comp id="553" class="1004" name="OUT_I_3_addr_gep_fu_553">
<pin_list>
<pin id="554" dir="0" index="0" bw="32" slack="0"/>
<pin id="555" dir="0" index="1" bw="1" slack="0"/>
<pin id="556" dir="0" index="2" bw="8" slack="16"/>
<pin id="557" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="OUT_I_3_addr/17 "/>
</bind>
</comp>

<comp id="560" class="1004" name="grp_access_fu_560">
<pin_list>
<pin id="561" dir="0" index="0" bw="8" slack="0"/>
<pin id="562" dir="0" index="1" bw="32" slack="1"/>
<pin id="563" dir="0" index="2" bw="0" slack="0"/>
<pin id="565" dir="0" index="4" bw="8" slack="1"/>
<pin id="566" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="567" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="564" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="568" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln127/17 store_ln129/17 "/>
</bind>
</comp>

<comp id="570" class="1004" name="OUT_R_3_addr_1_gep_fu_570">
<pin_list>
<pin id="571" dir="0" index="0" bw="32" slack="0"/>
<pin id="572" dir="0" index="1" bw="1" slack="0"/>
<pin id="573" dir="0" index="2" bw="7" slack="7"/>
<pin id="574" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="OUT_R_3_addr_1/17 "/>
</bind>
</comp>

<comp id="578" class="1004" name="OUT_I_3_addr_1_gep_fu_578">
<pin_list>
<pin id="579" dir="0" index="0" bw="32" slack="0"/>
<pin id="580" dir="0" index="1" bw="1" slack="0"/>
<pin id="581" dir="0" index="2" bw="7" slack="7"/>
<pin id="582" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="OUT_I_3_addr_1/17 "/>
</bind>
</comp>

<comp id="586" class="1004" name="grp_fu_586">
<pin_list>
<pin id="587" dir="0" index="0" bw="32" slack="1"/>
<pin id="588" dir="0" index="1" bw="32" slack="1"/>
<pin id="589" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fsub(11) " fcode="fadd"/>
<opset="t_R_9/7 "/>
</bind>
</comp>

<comp id="590" class="1004" name="grp_fu_590">
<pin_list>
<pin id="591" dir="0" index="0" bw="32" slack="1"/>
<pin id="592" dir="0" index="1" bw="32" slack="1"/>
<pin id="593" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="t_I_9/7 "/>
</bind>
</comp>

<comp id="594" class="1004" name="grp_fu_594">
<pin_list>
<pin id="595" dir="0" index="0" bw="32" slack="1"/>
<pin id="596" dir="0" index="1" bw="32" slack="1"/>
<pin id="597" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fsub(11) " fcode="fadd"/>
<opset="t_R_9_1/7 "/>
</bind>
</comp>

<comp id="598" class="1004" name="grp_fu_598">
<pin_list>
<pin id="599" dir="0" index="0" bw="32" slack="1"/>
<pin id="600" dir="0" index="1" bw="32" slack="1"/>
<pin id="601" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="t_I_9_1/7 "/>
</bind>
</comp>

<comp id="602" class="1004" name="grp_fu_602">
<pin_list>
<pin id="603" dir="0" index="0" bw="32" slack="1"/>
<pin id="604" dir="0" index="1" bw="32" slack="1"/>
<pin id="605" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fsub(11) " fcode="fadd"/>
<opset="t_R_9_2/7 "/>
</bind>
</comp>

<comp id="606" class="1004" name="grp_fu_606">
<pin_list>
<pin id="607" dir="0" index="0" bw="32" slack="1"/>
<pin id="608" dir="0" index="1" bw="32" slack="1"/>
<pin id="609" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="t_I_9_2/7 "/>
</bind>
</comp>

<comp id="610" class="1004" name="grp_fu_610">
<pin_list>
<pin id="611" dir="0" index="0" bw="32" slack="1"/>
<pin id="612" dir="0" index="1" bw="32" slack="1"/>
<pin id="613" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fsub(11) " fcode="fadd"/>
<opset="t_R_9_3/7 "/>
</bind>
</comp>

<comp id="614" class="1004" name="grp_fu_614">
<pin_list>
<pin id="615" dir="0" index="0" bw="32" slack="1"/>
<pin id="616" dir="0" index="1" bw="32" slack="1"/>
<pin id="617" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="t_I_9_3/7 "/>
</bind>
</comp>

<comp id="618" class="1004" name="grp_fu_618">
<pin_list>
<pin id="619" dir="0" index="0" bw="32" slack="1"/>
<pin id="620" dir="0" index="1" bw="32" slack="1"/>
<pin id="621" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fsub(11) " fcode="fadd"/>
<opset="sub27_i9/12 "/>
</bind>
</comp>

<comp id="622" class="1004" name="grp_fu_622">
<pin_list>
<pin id="623" dir="0" index="0" bw="32" slack="1"/>
<pin id="624" dir="0" index="1" bw="32" slack="1"/>
<pin id="625" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fsub(11) " fcode="fadd"/>
<opset="sub30_i9/12 "/>
</bind>
</comp>

<comp id="626" class="1004" name="grp_fu_626">
<pin_list>
<pin id="627" dir="0" index="0" bw="32" slack="1"/>
<pin id="628" dir="0" index="1" bw="32" slack="1"/>
<pin id="629" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="add33_i9/12 "/>
</bind>
</comp>

<comp id="630" class="1004" name="grp_fu_630">
<pin_list>
<pin id="631" dir="0" index="0" bw="32" slack="1"/>
<pin id="632" dir="0" index="1" bw="32" slack="1"/>
<pin id="633" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="add36_i9/12 "/>
</bind>
</comp>

<comp id="634" class="1004" name="grp_fu_634">
<pin_list>
<pin id="635" dir="0" index="0" bw="32" slack="1"/>
<pin id="636" dir="0" index="1" bw="32" slack="1"/>
<pin id="637" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fsub(11) " fcode="fadd"/>
<opset="sub27_i9_1/12 "/>
</bind>
</comp>

<comp id="638" class="1004" name="grp_fu_638">
<pin_list>
<pin id="639" dir="0" index="0" bw="32" slack="1"/>
<pin id="640" dir="0" index="1" bw="32" slack="1"/>
<pin id="641" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fsub(11) " fcode="fadd"/>
<opset="sub30_i9_1/12 "/>
</bind>
</comp>

<comp id="642" class="1004" name="grp_fu_642">
<pin_list>
<pin id="643" dir="0" index="0" bw="32" slack="1"/>
<pin id="644" dir="0" index="1" bw="32" slack="1"/>
<pin id="645" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="add33_i9_1/12 "/>
</bind>
</comp>

<comp id="646" class="1004" name="grp_fu_646">
<pin_list>
<pin id="647" dir="0" index="0" bw="32" slack="1"/>
<pin id="648" dir="0" index="1" bw="32" slack="1"/>
<pin id="649" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="add36_i9_1/12 "/>
</bind>
</comp>

<comp id="650" class="1004" name="grp_fu_650">
<pin_list>
<pin id="651" dir="0" index="0" bw="32" slack="1"/>
<pin id="652" dir="0" index="1" bw="32" slack="1"/>
<pin id="653" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fsub(11) " fcode="fadd"/>
<opset="sub27_i9_2/12 "/>
</bind>
</comp>

<comp id="654" class="1004" name="grp_fu_654">
<pin_list>
<pin id="655" dir="0" index="0" bw="32" slack="1"/>
<pin id="656" dir="0" index="1" bw="32" slack="1"/>
<pin id="657" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fsub(11) " fcode="fadd"/>
<opset="sub30_i9_2/12 "/>
</bind>
</comp>

<comp id="658" class="1004" name="grp_fu_658">
<pin_list>
<pin id="659" dir="0" index="0" bw="32" slack="1"/>
<pin id="660" dir="0" index="1" bw="32" slack="1"/>
<pin id="661" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="add33_i9_2/12 "/>
</bind>
</comp>

<comp id="662" class="1004" name="grp_fu_662">
<pin_list>
<pin id="663" dir="0" index="0" bw="32" slack="1"/>
<pin id="664" dir="0" index="1" bw="32" slack="1"/>
<pin id="665" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="add36_i9_2/12 "/>
</bind>
</comp>

<comp id="666" class="1004" name="grp_fu_666">
<pin_list>
<pin id="667" dir="0" index="0" bw="32" slack="1"/>
<pin id="668" dir="0" index="1" bw="32" slack="1"/>
<pin id="669" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fsub(11) " fcode="fadd"/>
<opset="sub27_i9_3/12 "/>
</bind>
</comp>

<comp id="670" class="1004" name="grp_fu_670">
<pin_list>
<pin id="671" dir="0" index="0" bw="32" slack="1"/>
<pin id="672" dir="0" index="1" bw="32" slack="1"/>
<pin id="673" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fsub(11) " fcode="fadd"/>
<opset="sub30_i9_3/12 "/>
</bind>
</comp>

<comp id="674" class="1004" name="grp_fu_674">
<pin_list>
<pin id="675" dir="0" index="0" bw="32" slack="1"/>
<pin id="676" dir="0" index="1" bw="32" slack="1"/>
<pin id="677" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="add33_i9_3/12 "/>
</bind>
</comp>

<comp id="678" class="1004" name="grp_fu_678">
<pin_list>
<pin id="679" dir="0" index="0" bw="32" slack="1"/>
<pin id="680" dir="0" index="1" bw="32" slack="1"/>
<pin id="681" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="add36_i9_3/12 "/>
</bind>
</comp>

<comp id="682" class="1004" name="grp_fu_682">
<pin_list>
<pin id="683" dir="0" index="0" bw="32" slack="1"/>
<pin id="684" dir="0" index="1" bw="32" slack="1"/>
<pin id="685" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul22_i8/3 "/>
</bind>
</comp>

<comp id="686" class="1004" name="grp_fu_686">
<pin_list>
<pin id="687" dir="0" index="0" bw="32" slack="1"/>
<pin id="688" dir="0" index="1" bw="32" slack="1"/>
<pin id="689" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul23_i9/3 "/>
</bind>
</comp>

<comp id="690" class="1004" name="grp_fu_690">
<pin_list>
<pin id="691" dir="0" index="0" bw="32" slack="1"/>
<pin id="692" dir="0" index="1" bw="32" slack="1"/>
<pin id="693" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul24_i8/3 "/>
</bind>
</comp>

<comp id="694" class="1004" name="grp_fu_694">
<pin_list>
<pin id="695" dir="0" index="0" bw="32" slack="1"/>
<pin id="696" dir="0" index="1" bw="32" slack="1"/>
<pin id="697" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul25_i9/3 "/>
</bind>
</comp>

<comp id="698" class="1004" name="grp_fu_698">
<pin_list>
<pin id="699" dir="0" index="0" bw="32" slack="1"/>
<pin id="700" dir="0" index="1" bw="32" slack="1"/>
<pin id="701" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul22_i8_1/3 "/>
</bind>
</comp>

<comp id="702" class="1004" name="grp_fu_702">
<pin_list>
<pin id="703" dir="0" index="0" bw="32" slack="1"/>
<pin id="704" dir="0" index="1" bw="32" slack="1"/>
<pin id="705" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul23_i9_1/3 "/>
</bind>
</comp>

<comp id="706" class="1004" name="grp_fu_706">
<pin_list>
<pin id="707" dir="0" index="0" bw="32" slack="1"/>
<pin id="708" dir="0" index="1" bw="32" slack="1"/>
<pin id="709" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul24_i8_1/3 "/>
</bind>
</comp>

<comp id="710" class="1004" name="grp_fu_710">
<pin_list>
<pin id="711" dir="0" index="0" bw="32" slack="1"/>
<pin id="712" dir="0" index="1" bw="32" slack="1"/>
<pin id="713" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul25_i9_1/3 "/>
</bind>
</comp>

<comp id="714" class="1004" name="grp_fu_714">
<pin_list>
<pin id="715" dir="0" index="0" bw="32" slack="1"/>
<pin id="716" dir="0" index="1" bw="32" slack="1"/>
<pin id="717" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul22_i8_2/3 "/>
</bind>
</comp>

<comp id="718" class="1004" name="grp_fu_718">
<pin_list>
<pin id="719" dir="0" index="0" bw="32" slack="1"/>
<pin id="720" dir="0" index="1" bw="32" slack="1"/>
<pin id="721" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul23_i9_2/3 "/>
</bind>
</comp>

<comp id="722" class="1004" name="grp_fu_722">
<pin_list>
<pin id="723" dir="0" index="0" bw="32" slack="1"/>
<pin id="724" dir="0" index="1" bw="32" slack="1"/>
<pin id="725" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul24_i8_2/3 "/>
</bind>
</comp>

<comp id="726" class="1004" name="grp_fu_726">
<pin_list>
<pin id="727" dir="0" index="0" bw="32" slack="1"/>
<pin id="728" dir="0" index="1" bw="32" slack="1"/>
<pin id="729" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul25_i9_2/3 "/>
</bind>
</comp>

<comp id="730" class="1004" name="grp_fu_730">
<pin_list>
<pin id="731" dir="0" index="0" bw="32" slack="1"/>
<pin id="732" dir="0" index="1" bw="32" slack="1"/>
<pin id="733" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul22_i8_3/3 "/>
</bind>
</comp>

<comp id="734" class="1004" name="grp_fu_734">
<pin_list>
<pin id="735" dir="0" index="0" bw="32" slack="1"/>
<pin id="736" dir="0" index="1" bw="32" slack="1"/>
<pin id="737" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul23_i9_3/3 "/>
</bind>
</comp>

<comp id="738" class="1004" name="grp_fu_738">
<pin_list>
<pin id="739" dir="0" index="0" bw="32" slack="1"/>
<pin id="740" dir="0" index="1" bw="32" slack="1"/>
<pin id="741" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul24_i8_3/3 "/>
</bind>
</comp>

<comp id="742" class="1004" name="grp_fu_742">
<pin_list>
<pin id="743" dir="0" index="0" bw="32" slack="1"/>
<pin id="744" dir="0" index="1" bw="32" slack="1"/>
<pin id="745" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul25_i9_3/3 "/>
</bind>
</comp>

<comp id="746" class="1004" name="store_ln0_store_fu_746">
<pin_list>
<pin id="747" dir="0" index="0" bw="1" slack="0"/>
<pin id="748" dir="0" index="1" bw="10" slack="0"/>
<pin id="749" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="751" class="1004" name="i_18_0_load_load_fu_751">
<pin_list>
<pin id="752" dir="0" index="0" bw="10" slack="0"/>
<pin id="753" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_18_0_load/1 "/>
</bind>
</comp>

<comp id="754" class="1004" name="icmp_ln109_fu_754">
<pin_list>
<pin id="755" dir="0" index="0" bw="10" slack="0"/>
<pin id="756" dir="0" index="1" bw="10" slack="0"/>
<pin id="757" dir="1" index="2" bw="1" slack="15"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln109/1 "/>
</bind>
</comp>

<comp id="760" class="1004" name="empty_29_fu_760">
<pin_list>
<pin id="761" dir="0" index="0" bw="10" slack="0"/>
<pin id="762" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_29/1 "/>
</bind>
</comp>

<comp id="764" class="1004" name="zext_ln113_fu_764">
<pin_list>
<pin id="765" dir="0" index="0" bw="9" slack="0"/>
<pin id="766" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln113/1 "/>
</bind>
</comp>

<comp id="770" class="1004" name="lshr_ln118_s_fu_770">
<pin_list>
<pin id="771" dir="0" index="0" bw="8" slack="0"/>
<pin id="772" dir="0" index="1" bw="10" slack="0"/>
<pin id="773" dir="0" index="2" bw="3" slack="0"/>
<pin id="774" dir="0" index="3" bw="5" slack="0"/>
<pin id="775" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln118_s/1 "/>
</bind>
</comp>

<comp id="780" class="1004" name="xor_ln120_fu_780">
<pin_list>
<pin id="781" dir="0" index="0" bw="8" slack="0"/>
<pin id="782" dir="0" index="1" bw="8" slack="0"/>
<pin id="783" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln120/1 "/>
</bind>
</comp>

<comp id="786" class="1004" name="zext_ln120_fu_786">
<pin_list>
<pin id="787" dir="0" index="0" bw="8" slack="0"/>
<pin id="788" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln120/1 "/>
</bind>
</comp>

<comp id="792" class="1004" name="or_ln109_fu_792">
<pin_list>
<pin id="793" dir="0" index="0" bw="9" slack="0"/>
<pin id="794" dir="0" index="1" bw="1" slack="0"/>
<pin id="795" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln109/1 "/>
</bind>
</comp>

<comp id="798" class="1004" name="zext_ln113_1_fu_798">
<pin_list>
<pin id="799" dir="0" index="0" bw="9" slack="0"/>
<pin id="800" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln113_1/1 "/>
</bind>
</comp>

<comp id="804" class="1004" name="lshr_ln118_1_fu_804">
<pin_list>
<pin id="805" dir="0" index="0" bw="7" slack="0"/>
<pin id="806" dir="0" index="1" bw="10" slack="0"/>
<pin id="807" dir="0" index="2" bw="3" slack="0"/>
<pin id="808" dir="0" index="3" bw="5" slack="0"/>
<pin id="809" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln118_1/1 "/>
</bind>
</comp>

<comp id="814" class="1004" name="zext_ln120_s_fu_814">
<pin_list>
<pin id="815" dir="0" index="0" bw="8" slack="0"/>
<pin id="816" dir="0" index="1" bw="1" slack="0"/>
<pin id="817" dir="0" index="2" bw="7" slack="0"/>
<pin id="818" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="zext_ln120_s/1 "/>
</bind>
</comp>

<comp id="822" class="1004" name="zext_ln120_1_fu_822">
<pin_list>
<pin id="823" dir="0" index="0" bw="8" slack="0"/>
<pin id="824" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln120_1/1 "/>
</bind>
</comp>

<comp id="832" class="1004" name="or_ln109_2_fu_832">
<pin_list>
<pin id="833" dir="0" index="0" bw="9" slack="0"/>
<pin id="834" dir="0" index="1" bw="3" slack="0"/>
<pin id="835" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln109_2/1 "/>
</bind>
</comp>

<comp id="838" class="1004" name="zext_ln113_2_fu_838">
<pin_list>
<pin id="839" dir="0" index="0" bw="9" slack="0"/>
<pin id="840" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln113_2/1 "/>
</bind>
</comp>

<comp id="844" class="1004" name="or_ln109_3_fu_844">
<pin_list>
<pin id="845" dir="0" index="0" bw="9" slack="0"/>
<pin id="846" dir="0" index="1" bw="3" slack="0"/>
<pin id="847" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln109_3/1 "/>
</bind>
</comp>

<comp id="850" class="1004" name="zext_ln113_3_fu_850">
<pin_list>
<pin id="851" dir="0" index="0" bw="9" slack="0"/>
<pin id="852" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln113_3/1 "/>
</bind>
</comp>

<comp id="856" class="1004" name="add_ln109_fu_856">
<pin_list>
<pin id="857" dir="0" index="0" bw="10" slack="0"/>
<pin id="858" dir="0" index="1" bw="4" slack="0"/>
<pin id="859" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln109/1 "/>
</bind>
</comp>

<comp id="862" class="1004" name="store_ln109_store_fu_862">
<pin_list>
<pin id="863" dir="0" index="0" bw="10" slack="0"/>
<pin id="864" dir="0" index="1" bw="10" slack="0"/>
<pin id="865" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln109/1 "/>
</bind>
</comp>

<comp id="867" class="1004" name="zext_ln118_fu_867">
<pin_list>
<pin id="868" dir="0" index="0" bw="8" slack="9"/>
<pin id="869" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln118/10 "/>
</bind>
</comp>

<comp id="872" class="1004" name="zext_ln118_4_fu_872">
<pin_list>
<pin id="873" dir="0" index="0" bw="7" slack="9"/>
<pin id="874" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln118_4/10 "/>
</bind>
</comp>

<comp id="881" class="1005" name="i_18_0_reg_881">
<pin_list>
<pin id="882" dir="0" index="0" bw="10" slack="0"/>
<pin id="883" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="i_18_0 "/>
</bind>
</comp>

<comp id="888" class="1005" name="icmp_ln109_reg_888">
<pin_list>
<pin id="889" dir="0" index="0" bw="1" slack="15"/>
<pin id="890" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln109 "/>
</bind>
</comp>

<comp id="892" class="1005" name="W_real_addr_reg_892">
<pin_list>
<pin id="893" dir="0" index="0" bw="9" slack="1"/>
<pin id="894" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="W_real_addr "/>
</bind>
</comp>

<comp id="897" class="1005" name="W_imag_addr_reg_897">
<pin_list>
<pin id="898" dir="0" index="0" bw="9" slack="1"/>
<pin id="899" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="W_imag_addr "/>
</bind>
</comp>

<comp id="902" class="1005" name="lshr_ln118_s_reg_902">
<pin_list>
<pin id="903" dir="0" index="0" bw="8" slack="9"/>
<pin id="904" dir="1" index="1" bw="8" slack="9"/>
</pin_list>
<bind>
<opset="lshr_ln118_s "/>
</bind>
</comp>

<comp id="907" class="1005" name="zext_ln120_reg_907">
<pin_list>
<pin id="908" dir="0" index="0" bw="64" slack="16"/>
<pin id="909" dir="1" index="1" bw="64" slack="16"/>
</pin_list>
<bind>
<opset="zext_ln120 "/>
</bind>
</comp>

<comp id="913" class="1005" name="Stage9_R_addr_1_reg_913">
<pin_list>
<pin id="914" dir="0" index="0" bw="8" slack="1"/>
<pin id="915" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="Stage9_R_addr_1 "/>
</bind>
</comp>

<comp id="918" class="1005" name="Stage9_I_addr_1_reg_918">
<pin_list>
<pin id="919" dir="0" index="0" bw="8" slack="1"/>
<pin id="920" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="Stage9_I_addr_1 "/>
</bind>
</comp>

<comp id="923" class="1005" name="W_real_addr_1_reg_923">
<pin_list>
<pin id="924" dir="0" index="0" bw="9" slack="1"/>
<pin id="925" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="W_real_addr_1 "/>
</bind>
</comp>

<comp id="928" class="1005" name="W_imag_addr_1_reg_928">
<pin_list>
<pin id="929" dir="0" index="0" bw="9" slack="1"/>
<pin id="930" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="W_imag_addr_1 "/>
</bind>
</comp>

<comp id="933" class="1005" name="lshr_ln118_1_reg_933">
<pin_list>
<pin id="934" dir="0" index="0" bw="7" slack="9"/>
<pin id="935" dir="1" index="1" bw="7" slack="9"/>
</pin_list>
<bind>
<opset="lshr_ln118_1 "/>
</bind>
</comp>

<comp id="938" class="1005" name="zext_ln120_1_reg_938">
<pin_list>
<pin id="939" dir="0" index="0" bw="64" slack="16"/>
<pin id="940" dir="1" index="1" bw="64" slack="16"/>
</pin_list>
<bind>
<opset="zext_ln120_1 "/>
</bind>
</comp>

<comp id="948" class="1005" name="Stage9_R_1_addr_1_reg_948">
<pin_list>
<pin id="949" dir="0" index="0" bw="8" slack="1"/>
<pin id="950" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="Stage9_R_1_addr_1 "/>
</bind>
</comp>

<comp id="953" class="1005" name="Stage9_I_1_addr_1_reg_953">
<pin_list>
<pin id="954" dir="0" index="0" bw="8" slack="1"/>
<pin id="955" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="Stage9_I_1_addr_1 "/>
</bind>
</comp>

<comp id="958" class="1005" name="W_real_addr_2_reg_958">
<pin_list>
<pin id="959" dir="0" index="0" bw="9" slack="1"/>
<pin id="960" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="W_real_addr_2 "/>
</bind>
</comp>

<comp id="963" class="1005" name="W_imag_addr_2_reg_963">
<pin_list>
<pin id="964" dir="0" index="0" bw="9" slack="1"/>
<pin id="965" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="W_imag_addr_2 "/>
</bind>
</comp>

<comp id="968" class="1005" name="Stage9_R_2_addr_1_reg_968">
<pin_list>
<pin id="969" dir="0" index="0" bw="8" slack="1"/>
<pin id="970" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="Stage9_R_2_addr_1 "/>
</bind>
</comp>

<comp id="973" class="1005" name="Stage9_I_2_addr_1_reg_973">
<pin_list>
<pin id="974" dir="0" index="0" bw="8" slack="1"/>
<pin id="975" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="Stage9_I_2_addr_1 "/>
</bind>
</comp>

<comp id="978" class="1005" name="W_real_addr_3_reg_978">
<pin_list>
<pin id="979" dir="0" index="0" bw="9" slack="1"/>
<pin id="980" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="W_real_addr_3 "/>
</bind>
</comp>

<comp id="983" class="1005" name="W_imag_addr_3_reg_983">
<pin_list>
<pin id="984" dir="0" index="0" bw="9" slack="1"/>
<pin id="985" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="W_imag_addr_3 "/>
</bind>
</comp>

<comp id="988" class="1005" name="Stage9_R_3_addr_1_reg_988">
<pin_list>
<pin id="989" dir="0" index="0" bw="8" slack="1"/>
<pin id="990" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="Stage9_R_3_addr_1 "/>
</bind>
</comp>

<comp id="993" class="1005" name="Stage9_I_3_addr_1_reg_993">
<pin_list>
<pin id="994" dir="0" index="0" bw="8" slack="1"/>
<pin id="995" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="Stage9_I_3_addr_1 "/>
</bind>
</comp>

<comp id="998" class="1005" name="W_real_load_reg_998">
<pin_list>
<pin id="999" dir="0" index="0" bw="32" slack="1"/>
<pin id="1000" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="W_real_load "/>
</bind>
</comp>

<comp id="1004" class="1005" name="W_imag_load_reg_1004">
<pin_list>
<pin id="1005" dir="0" index="0" bw="32" slack="1"/>
<pin id="1006" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="W_imag_load "/>
</bind>
</comp>

<comp id="1010" class="1005" name="Stage9_R_load_1_reg_1010">
<pin_list>
<pin id="1011" dir="0" index="0" bw="32" slack="1"/>
<pin id="1012" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="Stage9_R_load_1 "/>
</bind>
</comp>

<comp id="1016" class="1005" name="Stage9_I_load_1_reg_1016">
<pin_list>
<pin id="1017" dir="0" index="0" bw="32" slack="1"/>
<pin id="1018" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="Stage9_I_load_1 "/>
</bind>
</comp>

<comp id="1022" class="1005" name="W_real_load_1_reg_1022">
<pin_list>
<pin id="1023" dir="0" index="0" bw="32" slack="1"/>
<pin id="1024" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="W_real_load_1 "/>
</bind>
</comp>

<comp id="1028" class="1005" name="W_imag_load_1_reg_1028">
<pin_list>
<pin id="1029" dir="0" index="0" bw="32" slack="1"/>
<pin id="1030" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="W_imag_load_1 "/>
</bind>
</comp>

<comp id="1034" class="1005" name="Stage9_R_1_load_1_reg_1034">
<pin_list>
<pin id="1035" dir="0" index="0" bw="32" slack="1"/>
<pin id="1036" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="Stage9_R_1_load_1 "/>
</bind>
</comp>

<comp id="1040" class="1005" name="Stage9_I_1_load_1_reg_1040">
<pin_list>
<pin id="1041" dir="0" index="0" bw="32" slack="1"/>
<pin id="1042" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="Stage9_I_1_load_1 "/>
</bind>
</comp>

<comp id="1046" class="1005" name="W_real_load_2_reg_1046">
<pin_list>
<pin id="1047" dir="0" index="0" bw="32" slack="1"/>
<pin id="1048" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="W_real_load_2 "/>
</bind>
</comp>

<comp id="1052" class="1005" name="W_imag_load_2_reg_1052">
<pin_list>
<pin id="1053" dir="0" index="0" bw="32" slack="1"/>
<pin id="1054" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="W_imag_load_2 "/>
</bind>
</comp>

<comp id="1058" class="1005" name="Stage9_R_2_load_1_reg_1058">
<pin_list>
<pin id="1059" dir="0" index="0" bw="32" slack="1"/>
<pin id="1060" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="Stage9_R_2_load_1 "/>
</bind>
</comp>

<comp id="1064" class="1005" name="Stage9_I_2_load_1_reg_1064">
<pin_list>
<pin id="1065" dir="0" index="0" bw="32" slack="1"/>
<pin id="1066" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="Stage9_I_2_load_1 "/>
</bind>
</comp>

<comp id="1070" class="1005" name="W_real_load_3_reg_1070">
<pin_list>
<pin id="1071" dir="0" index="0" bw="32" slack="1"/>
<pin id="1072" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="W_real_load_3 "/>
</bind>
</comp>

<comp id="1076" class="1005" name="W_imag_load_3_reg_1076">
<pin_list>
<pin id="1077" dir="0" index="0" bw="32" slack="1"/>
<pin id="1078" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="W_imag_load_3 "/>
</bind>
</comp>

<comp id="1082" class="1005" name="Stage9_R_3_load_1_reg_1082">
<pin_list>
<pin id="1083" dir="0" index="0" bw="32" slack="1"/>
<pin id="1084" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="Stage9_R_3_load_1 "/>
</bind>
</comp>

<comp id="1088" class="1005" name="Stage9_I_3_load_1_reg_1088">
<pin_list>
<pin id="1089" dir="0" index="0" bw="32" slack="1"/>
<pin id="1090" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="Stage9_I_3_load_1 "/>
</bind>
</comp>

<comp id="1094" class="1005" name="mul22_i8_reg_1094">
<pin_list>
<pin id="1095" dir="0" index="0" bw="32" slack="1"/>
<pin id="1096" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul22_i8 "/>
</bind>
</comp>

<comp id="1099" class="1005" name="mul23_i9_reg_1099">
<pin_list>
<pin id="1100" dir="0" index="0" bw="32" slack="1"/>
<pin id="1101" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul23_i9 "/>
</bind>
</comp>

<comp id="1104" class="1005" name="mul24_i8_reg_1104">
<pin_list>
<pin id="1105" dir="0" index="0" bw="32" slack="1"/>
<pin id="1106" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul24_i8 "/>
</bind>
</comp>

<comp id="1109" class="1005" name="mul25_i9_reg_1109">
<pin_list>
<pin id="1110" dir="0" index="0" bw="32" slack="1"/>
<pin id="1111" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul25_i9 "/>
</bind>
</comp>

<comp id="1114" class="1005" name="mul22_i8_1_reg_1114">
<pin_list>
<pin id="1115" dir="0" index="0" bw="32" slack="1"/>
<pin id="1116" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul22_i8_1 "/>
</bind>
</comp>

<comp id="1119" class="1005" name="mul23_i9_1_reg_1119">
<pin_list>
<pin id="1120" dir="0" index="0" bw="32" slack="1"/>
<pin id="1121" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul23_i9_1 "/>
</bind>
</comp>

<comp id="1124" class="1005" name="mul24_i8_1_reg_1124">
<pin_list>
<pin id="1125" dir="0" index="0" bw="32" slack="1"/>
<pin id="1126" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul24_i8_1 "/>
</bind>
</comp>

<comp id="1129" class="1005" name="mul25_i9_1_reg_1129">
<pin_list>
<pin id="1130" dir="0" index="0" bw="32" slack="1"/>
<pin id="1131" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul25_i9_1 "/>
</bind>
</comp>

<comp id="1134" class="1005" name="mul22_i8_2_reg_1134">
<pin_list>
<pin id="1135" dir="0" index="0" bw="32" slack="1"/>
<pin id="1136" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul22_i8_2 "/>
</bind>
</comp>

<comp id="1139" class="1005" name="mul23_i9_2_reg_1139">
<pin_list>
<pin id="1140" dir="0" index="0" bw="32" slack="1"/>
<pin id="1141" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul23_i9_2 "/>
</bind>
</comp>

<comp id="1144" class="1005" name="mul24_i8_2_reg_1144">
<pin_list>
<pin id="1145" dir="0" index="0" bw="32" slack="1"/>
<pin id="1146" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul24_i8_2 "/>
</bind>
</comp>

<comp id="1149" class="1005" name="mul25_i9_2_reg_1149">
<pin_list>
<pin id="1150" dir="0" index="0" bw="32" slack="1"/>
<pin id="1151" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul25_i9_2 "/>
</bind>
</comp>

<comp id="1154" class="1005" name="mul22_i8_3_reg_1154">
<pin_list>
<pin id="1155" dir="0" index="0" bw="32" slack="1"/>
<pin id="1156" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul22_i8_3 "/>
</bind>
</comp>

<comp id="1159" class="1005" name="mul23_i9_3_reg_1159">
<pin_list>
<pin id="1160" dir="0" index="0" bw="32" slack="1"/>
<pin id="1161" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul23_i9_3 "/>
</bind>
</comp>

<comp id="1164" class="1005" name="mul24_i8_3_reg_1164">
<pin_list>
<pin id="1165" dir="0" index="0" bw="32" slack="1"/>
<pin id="1166" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul24_i8_3 "/>
</bind>
</comp>

<comp id="1169" class="1005" name="mul25_i9_3_reg_1169">
<pin_list>
<pin id="1170" dir="0" index="0" bw="32" slack="1"/>
<pin id="1171" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul25_i9_3 "/>
</bind>
</comp>

<comp id="1174" class="1005" name="zext_ln118_reg_1174">
<pin_list>
<pin id="1175" dir="0" index="0" bw="64" slack="7"/>
<pin id="1176" dir="1" index="1" bw="64" slack="7"/>
</pin_list>
<bind>
<opset="zext_ln118 "/>
</bind>
</comp>

<comp id="1180" class="1005" name="Stage9_R_addr_reg_1180">
<pin_list>
<pin id="1181" dir="0" index="0" bw="8" slack="1"/>
<pin id="1182" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="Stage9_R_addr "/>
</bind>
</comp>

<comp id="1185" class="1005" name="Stage9_I_addr_reg_1185">
<pin_list>
<pin id="1186" dir="0" index="0" bw="8" slack="1"/>
<pin id="1187" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="Stage9_I_addr "/>
</bind>
</comp>

<comp id="1190" class="1005" name="zext_ln118_4_reg_1190">
<pin_list>
<pin id="1191" dir="0" index="0" bw="64" slack="7"/>
<pin id="1192" dir="1" index="1" bw="64" slack="7"/>
</pin_list>
<bind>
<opset="zext_ln118_4 "/>
</bind>
</comp>

<comp id="1200" class="1005" name="Stage9_R_1_addr_reg_1200">
<pin_list>
<pin id="1201" dir="0" index="0" bw="8" slack="1"/>
<pin id="1202" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="Stage9_R_1_addr "/>
</bind>
</comp>

<comp id="1205" class="1005" name="Stage9_I_1_addr_reg_1205">
<pin_list>
<pin id="1206" dir="0" index="0" bw="8" slack="1"/>
<pin id="1207" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="Stage9_I_1_addr "/>
</bind>
</comp>

<comp id="1210" class="1005" name="Stage9_R_2_addr_reg_1210">
<pin_list>
<pin id="1211" dir="0" index="0" bw="8" slack="1"/>
<pin id="1212" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="Stage9_R_2_addr "/>
</bind>
</comp>

<comp id="1215" class="1005" name="Stage9_I_2_addr_reg_1215">
<pin_list>
<pin id="1216" dir="0" index="0" bw="8" slack="1"/>
<pin id="1217" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="Stage9_I_2_addr "/>
</bind>
</comp>

<comp id="1220" class="1005" name="Stage9_R_3_addr_reg_1220">
<pin_list>
<pin id="1221" dir="0" index="0" bw="8" slack="1"/>
<pin id="1222" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="Stage9_R_3_addr "/>
</bind>
</comp>

<comp id="1225" class="1005" name="Stage9_I_3_addr_reg_1225">
<pin_list>
<pin id="1226" dir="0" index="0" bw="8" slack="1"/>
<pin id="1227" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="Stage9_I_3_addr "/>
</bind>
</comp>

<comp id="1230" class="1005" name="Stage9_R_load_reg_1230">
<pin_list>
<pin id="1231" dir="0" index="0" bw="32" slack="1"/>
<pin id="1232" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="Stage9_R_load "/>
</bind>
</comp>

<comp id="1236" class="1005" name="Stage9_I_load_reg_1236">
<pin_list>
<pin id="1237" dir="0" index="0" bw="32" slack="1"/>
<pin id="1238" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="Stage9_I_load "/>
</bind>
</comp>

<comp id="1242" class="1005" name="t_R_9_reg_1242">
<pin_list>
<pin id="1243" dir="0" index="0" bw="32" slack="1"/>
<pin id="1244" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="t_R_9 "/>
</bind>
</comp>

<comp id="1248" class="1005" name="t_I_9_reg_1248">
<pin_list>
<pin id="1249" dir="0" index="0" bw="32" slack="1"/>
<pin id="1250" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="t_I_9 "/>
</bind>
</comp>

<comp id="1254" class="1005" name="Stage9_R_1_load_reg_1254">
<pin_list>
<pin id="1255" dir="0" index="0" bw="32" slack="1"/>
<pin id="1256" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="Stage9_R_1_load "/>
</bind>
</comp>

<comp id="1260" class="1005" name="Stage9_I_1_load_reg_1260">
<pin_list>
<pin id="1261" dir="0" index="0" bw="32" slack="1"/>
<pin id="1262" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="Stage9_I_1_load "/>
</bind>
</comp>

<comp id="1266" class="1005" name="t_R_9_1_reg_1266">
<pin_list>
<pin id="1267" dir="0" index="0" bw="32" slack="1"/>
<pin id="1268" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="t_R_9_1 "/>
</bind>
</comp>

<comp id="1272" class="1005" name="t_I_9_1_reg_1272">
<pin_list>
<pin id="1273" dir="0" index="0" bw="32" slack="1"/>
<pin id="1274" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="t_I_9_1 "/>
</bind>
</comp>

<comp id="1278" class="1005" name="Stage9_R_2_load_reg_1278">
<pin_list>
<pin id="1279" dir="0" index="0" bw="32" slack="1"/>
<pin id="1280" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="Stage9_R_2_load "/>
</bind>
</comp>

<comp id="1284" class="1005" name="Stage9_I_2_load_reg_1284">
<pin_list>
<pin id="1285" dir="0" index="0" bw="32" slack="1"/>
<pin id="1286" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="Stage9_I_2_load "/>
</bind>
</comp>

<comp id="1290" class="1005" name="t_R_9_2_reg_1290">
<pin_list>
<pin id="1291" dir="0" index="0" bw="32" slack="1"/>
<pin id="1292" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="t_R_9_2 "/>
</bind>
</comp>

<comp id="1296" class="1005" name="t_I_9_2_reg_1296">
<pin_list>
<pin id="1297" dir="0" index="0" bw="32" slack="1"/>
<pin id="1298" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="t_I_9_2 "/>
</bind>
</comp>

<comp id="1302" class="1005" name="Stage9_R_3_load_reg_1302">
<pin_list>
<pin id="1303" dir="0" index="0" bw="32" slack="1"/>
<pin id="1304" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="Stage9_R_3_load "/>
</bind>
</comp>

<comp id="1308" class="1005" name="Stage9_I_3_load_reg_1308">
<pin_list>
<pin id="1309" dir="0" index="0" bw="32" slack="1"/>
<pin id="1310" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="Stage9_I_3_load "/>
</bind>
</comp>

<comp id="1314" class="1005" name="t_R_9_3_reg_1314">
<pin_list>
<pin id="1315" dir="0" index="0" bw="32" slack="1"/>
<pin id="1316" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="t_R_9_3 "/>
</bind>
</comp>

<comp id="1320" class="1005" name="t_I_9_3_reg_1320">
<pin_list>
<pin id="1321" dir="0" index="0" bw="32" slack="1"/>
<pin id="1322" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="t_I_9_3 "/>
</bind>
</comp>

<comp id="1326" class="1005" name="sub27_i9_reg_1326">
<pin_list>
<pin id="1327" dir="0" index="0" bw="32" slack="1"/>
<pin id="1328" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sub27_i9 "/>
</bind>
</comp>

<comp id="1331" class="1005" name="sub30_i9_reg_1331">
<pin_list>
<pin id="1332" dir="0" index="0" bw="32" slack="1"/>
<pin id="1333" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sub30_i9 "/>
</bind>
</comp>

<comp id="1336" class="1005" name="add33_i9_reg_1336">
<pin_list>
<pin id="1337" dir="0" index="0" bw="32" slack="1"/>
<pin id="1338" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add33_i9 "/>
</bind>
</comp>

<comp id="1341" class="1005" name="add36_i9_reg_1341">
<pin_list>
<pin id="1342" dir="0" index="0" bw="32" slack="1"/>
<pin id="1343" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add36_i9 "/>
</bind>
</comp>

<comp id="1346" class="1005" name="sub27_i9_1_reg_1346">
<pin_list>
<pin id="1347" dir="0" index="0" bw="32" slack="1"/>
<pin id="1348" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sub27_i9_1 "/>
</bind>
</comp>

<comp id="1351" class="1005" name="sub30_i9_1_reg_1351">
<pin_list>
<pin id="1352" dir="0" index="0" bw="32" slack="1"/>
<pin id="1353" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sub30_i9_1 "/>
</bind>
</comp>

<comp id="1356" class="1005" name="add33_i9_1_reg_1356">
<pin_list>
<pin id="1357" dir="0" index="0" bw="32" slack="1"/>
<pin id="1358" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add33_i9_1 "/>
</bind>
</comp>

<comp id="1361" class="1005" name="add36_i9_1_reg_1361">
<pin_list>
<pin id="1362" dir="0" index="0" bw="32" slack="1"/>
<pin id="1363" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add36_i9_1 "/>
</bind>
</comp>

<comp id="1366" class="1005" name="sub27_i9_2_reg_1366">
<pin_list>
<pin id="1367" dir="0" index="0" bw="32" slack="1"/>
<pin id="1368" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sub27_i9_2 "/>
</bind>
</comp>

<comp id="1371" class="1005" name="sub30_i9_2_reg_1371">
<pin_list>
<pin id="1372" dir="0" index="0" bw="32" slack="1"/>
<pin id="1373" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sub30_i9_2 "/>
</bind>
</comp>

<comp id="1376" class="1005" name="add33_i9_2_reg_1376">
<pin_list>
<pin id="1377" dir="0" index="0" bw="32" slack="1"/>
<pin id="1378" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add33_i9_2 "/>
</bind>
</comp>

<comp id="1381" class="1005" name="add36_i9_2_reg_1381">
<pin_list>
<pin id="1382" dir="0" index="0" bw="32" slack="1"/>
<pin id="1383" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add36_i9_2 "/>
</bind>
</comp>

<comp id="1386" class="1005" name="sub27_i9_3_reg_1386">
<pin_list>
<pin id="1387" dir="0" index="0" bw="32" slack="1"/>
<pin id="1388" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sub27_i9_3 "/>
</bind>
</comp>

<comp id="1391" class="1005" name="sub30_i9_3_reg_1391">
<pin_list>
<pin id="1392" dir="0" index="0" bw="32" slack="1"/>
<pin id="1393" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sub30_i9_3 "/>
</bind>
</comp>

<comp id="1396" class="1005" name="add33_i9_3_reg_1396">
<pin_list>
<pin id="1397" dir="0" index="0" bw="32" slack="1"/>
<pin id="1398" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add33_i9_3 "/>
</bind>
</comp>

<comp id="1401" class="1005" name="add36_i9_3_reg_1401">
<pin_list>
<pin id="1402" dir="0" index="0" bw="32" slack="1"/>
<pin id="1403" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add36_i9_3 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="87"><net_src comp="36" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="93"><net_src comp="32" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="94"><net_src comp="46" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="112"><net_src comp="88" pin="3"/><net_sink comp="95" pin=8"/></net>

<net id="118"><net_src comp="34" pin="0"/><net_sink comp="113" pin=0"/></net>

<net id="119"><net_src comp="46" pin="0"/><net_sink comp="113" pin=1"/></net>

<net id="137"><net_src comp="113" pin="3"/><net_sink comp="120" pin=8"/></net>

<net id="143"><net_src comp="16" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="144"><net_src comp="46" pin="0"/><net_sink comp="138" pin=1"/></net>

<net id="154"><net_src comp="138" pin="3"/><net_sink comp="145" pin=2"/></net>

<net id="160"><net_src comp="18" pin="0"/><net_sink comp="155" pin=0"/></net>

<net id="161"><net_src comp="46" pin="0"/><net_sink comp="155" pin=1"/></net>

<net id="171"><net_src comp="155" pin="3"/><net_sink comp="162" pin=2"/></net>

<net id="177"><net_src comp="32" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="178"><net_src comp="46" pin="0"/><net_sink comp="172" pin=1"/></net>

<net id="179"><net_src comp="172" pin="3"/><net_sink comp="95" pin=5"/></net>

<net id="185"><net_src comp="34" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="186"><net_src comp="46" pin="0"/><net_sink comp="180" pin=1"/></net>

<net id="187"><net_src comp="180" pin="3"/><net_sink comp="120" pin=5"/></net>

<net id="193"><net_src comp="20" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="194"><net_src comp="46" pin="0"/><net_sink comp="188" pin=1"/></net>

<net id="204"><net_src comp="188" pin="3"/><net_sink comp="195" pin=2"/></net>

<net id="210"><net_src comp="22" pin="0"/><net_sink comp="205" pin=0"/></net>

<net id="211"><net_src comp="46" pin="0"/><net_sink comp="205" pin=1"/></net>

<net id="221"><net_src comp="205" pin="3"/><net_sink comp="212" pin=2"/></net>

<net id="227"><net_src comp="32" pin="0"/><net_sink comp="222" pin=0"/></net>

<net id="228"><net_src comp="46" pin="0"/><net_sink comp="222" pin=1"/></net>

<net id="229"><net_src comp="222" pin="3"/><net_sink comp="95" pin=2"/></net>

<net id="235"><net_src comp="34" pin="0"/><net_sink comp="230" pin=0"/></net>

<net id="236"><net_src comp="46" pin="0"/><net_sink comp="230" pin=1"/></net>

<net id="237"><net_src comp="230" pin="3"/><net_sink comp="120" pin=2"/></net>

<net id="243"><net_src comp="24" pin="0"/><net_sink comp="238" pin=0"/></net>

<net id="244"><net_src comp="46" pin="0"/><net_sink comp="238" pin=1"/></net>

<net id="254"><net_src comp="238" pin="3"/><net_sink comp="245" pin=2"/></net>

<net id="260"><net_src comp="26" pin="0"/><net_sink comp="255" pin=0"/></net>

<net id="261"><net_src comp="46" pin="0"/><net_sink comp="255" pin=1"/></net>

<net id="271"><net_src comp="255" pin="3"/><net_sink comp="262" pin=2"/></net>

<net id="277"><net_src comp="32" pin="0"/><net_sink comp="272" pin=0"/></net>

<net id="278"><net_src comp="46" pin="0"/><net_sink comp="272" pin=1"/></net>

<net id="279"><net_src comp="272" pin="3"/><net_sink comp="95" pin=0"/></net>

<net id="285"><net_src comp="34" pin="0"/><net_sink comp="280" pin=0"/></net>

<net id="286"><net_src comp="46" pin="0"/><net_sink comp="280" pin=1"/></net>

<net id="287"><net_src comp="280" pin="3"/><net_sink comp="120" pin=0"/></net>

<net id="293"><net_src comp="28" pin="0"/><net_sink comp="288" pin=0"/></net>

<net id="294"><net_src comp="46" pin="0"/><net_sink comp="288" pin=1"/></net>

<net id="304"><net_src comp="288" pin="3"/><net_sink comp="295" pin=2"/></net>

<net id="310"><net_src comp="30" pin="0"/><net_sink comp="305" pin=0"/></net>

<net id="311"><net_src comp="46" pin="0"/><net_sink comp="305" pin=1"/></net>

<net id="321"><net_src comp="305" pin="3"/><net_sink comp="312" pin=2"/></net>

<net id="327"><net_src comp="16" pin="0"/><net_sink comp="322" pin=0"/></net>

<net id="328"><net_src comp="46" pin="0"/><net_sink comp="322" pin=1"/></net>

<net id="329"><net_src comp="322" pin="3"/><net_sink comp="145" pin=0"/></net>

<net id="335"><net_src comp="18" pin="0"/><net_sink comp="330" pin=0"/></net>

<net id="336"><net_src comp="46" pin="0"/><net_sink comp="330" pin=1"/></net>

<net id="337"><net_src comp="330" pin="3"/><net_sink comp="162" pin=0"/></net>

<net id="343"><net_src comp="20" pin="0"/><net_sink comp="338" pin=0"/></net>

<net id="344"><net_src comp="46" pin="0"/><net_sink comp="338" pin=1"/></net>

<net id="345"><net_src comp="338" pin="3"/><net_sink comp="195" pin=0"/></net>

<net id="351"><net_src comp="22" pin="0"/><net_sink comp="346" pin=0"/></net>

<net id="352"><net_src comp="46" pin="0"/><net_sink comp="346" pin=1"/></net>

<net id="353"><net_src comp="346" pin="3"/><net_sink comp="212" pin=0"/></net>

<net id="359"><net_src comp="24" pin="0"/><net_sink comp="354" pin=0"/></net>

<net id="360"><net_src comp="46" pin="0"/><net_sink comp="354" pin=1"/></net>

<net id="361"><net_src comp="354" pin="3"/><net_sink comp="245" pin=0"/></net>

<net id="367"><net_src comp="26" pin="0"/><net_sink comp="362" pin=0"/></net>

<net id="368"><net_src comp="46" pin="0"/><net_sink comp="362" pin=1"/></net>

<net id="369"><net_src comp="362" pin="3"/><net_sink comp="262" pin=0"/></net>

<net id="375"><net_src comp="28" pin="0"/><net_sink comp="370" pin=0"/></net>

<net id="376"><net_src comp="46" pin="0"/><net_sink comp="370" pin=1"/></net>

<net id="377"><net_src comp="370" pin="3"/><net_sink comp="295" pin=0"/></net>

<net id="383"><net_src comp="30" pin="0"/><net_sink comp="378" pin=0"/></net>

<net id="384"><net_src comp="46" pin="0"/><net_sink comp="378" pin=1"/></net>

<net id="385"><net_src comp="378" pin="3"/><net_sink comp="312" pin=0"/></net>

<net id="391"><net_src comp="14" pin="0"/><net_sink comp="386" pin=0"/></net>

<net id="392"><net_src comp="46" pin="0"/><net_sink comp="386" pin=1"/></net>

<net id="402"><net_src comp="386" pin="3"/><net_sink comp="393" pin=2"/></net>

<net id="408"><net_src comp="6" pin="0"/><net_sink comp="403" pin=0"/></net>

<net id="409"><net_src comp="46" pin="0"/><net_sink comp="403" pin=1"/></net>

<net id="419"><net_src comp="403" pin="3"/><net_sink comp="410" pin=2"/></net>

<net id="425"><net_src comp="14" pin="0"/><net_sink comp="420" pin=0"/></net>

<net id="426"><net_src comp="46" pin="0"/><net_sink comp="420" pin=1"/></net>

<net id="427"><net_src comp="420" pin="3"/><net_sink comp="393" pin=0"/></net>

<net id="433"><net_src comp="6" pin="0"/><net_sink comp="428" pin=0"/></net>

<net id="434"><net_src comp="46" pin="0"/><net_sink comp="428" pin=1"/></net>

<net id="435"><net_src comp="428" pin="3"/><net_sink comp="410" pin=0"/></net>

<net id="441"><net_src comp="12" pin="0"/><net_sink comp="436" pin=0"/></net>

<net id="442"><net_src comp="46" pin="0"/><net_sink comp="436" pin=1"/></net>

<net id="452"><net_src comp="436" pin="3"/><net_sink comp="443" pin=2"/></net>

<net id="458"><net_src comp="4" pin="0"/><net_sink comp="453" pin=0"/></net>

<net id="459"><net_src comp="46" pin="0"/><net_sink comp="453" pin=1"/></net>

<net id="469"><net_src comp="453" pin="3"/><net_sink comp="460" pin=2"/></net>

<net id="475"><net_src comp="12" pin="0"/><net_sink comp="470" pin=0"/></net>

<net id="476"><net_src comp="46" pin="0"/><net_sink comp="470" pin=1"/></net>

<net id="477"><net_src comp="470" pin="3"/><net_sink comp="443" pin=0"/></net>

<net id="483"><net_src comp="4" pin="0"/><net_sink comp="478" pin=0"/></net>

<net id="484"><net_src comp="46" pin="0"/><net_sink comp="478" pin=1"/></net>

<net id="485"><net_src comp="478" pin="3"/><net_sink comp="460" pin=0"/></net>

<net id="491"><net_src comp="10" pin="0"/><net_sink comp="486" pin=0"/></net>

<net id="492"><net_src comp="46" pin="0"/><net_sink comp="486" pin=1"/></net>

<net id="502"><net_src comp="486" pin="3"/><net_sink comp="493" pin=2"/></net>

<net id="508"><net_src comp="2" pin="0"/><net_sink comp="503" pin=0"/></net>

<net id="509"><net_src comp="46" pin="0"/><net_sink comp="503" pin=1"/></net>

<net id="519"><net_src comp="503" pin="3"/><net_sink comp="510" pin=2"/></net>

<net id="525"><net_src comp="10" pin="0"/><net_sink comp="520" pin=0"/></net>

<net id="526"><net_src comp="46" pin="0"/><net_sink comp="520" pin=1"/></net>

<net id="527"><net_src comp="520" pin="3"/><net_sink comp="493" pin=0"/></net>

<net id="533"><net_src comp="2" pin="0"/><net_sink comp="528" pin=0"/></net>

<net id="534"><net_src comp="46" pin="0"/><net_sink comp="528" pin=1"/></net>

<net id="535"><net_src comp="528" pin="3"/><net_sink comp="510" pin=0"/></net>

<net id="541"><net_src comp="8" pin="0"/><net_sink comp="536" pin=0"/></net>

<net id="542"><net_src comp="46" pin="0"/><net_sink comp="536" pin=1"/></net>

<net id="552"><net_src comp="536" pin="3"/><net_sink comp="543" pin=2"/></net>

<net id="558"><net_src comp="0" pin="0"/><net_sink comp="553" pin=0"/></net>

<net id="559"><net_src comp="46" pin="0"/><net_sink comp="553" pin=1"/></net>

<net id="569"><net_src comp="553" pin="3"/><net_sink comp="560" pin=2"/></net>

<net id="575"><net_src comp="8" pin="0"/><net_sink comp="570" pin=0"/></net>

<net id="576"><net_src comp="46" pin="0"/><net_sink comp="570" pin=1"/></net>

<net id="577"><net_src comp="570" pin="3"/><net_sink comp="543" pin=0"/></net>

<net id="583"><net_src comp="0" pin="0"/><net_sink comp="578" pin=0"/></net>

<net id="584"><net_src comp="46" pin="0"/><net_sink comp="578" pin=1"/></net>

<net id="585"><net_src comp="578" pin="3"/><net_sink comp="560" pin=0"/></net>

<net id="750"><net_src comp="38" pin="0"/><net_sink comp="746" pin=0"/></net>

<net id="758"><net_src comp="751" pin="1"/><net_sink comp="754" pin=0"/></net>

<net id="759"><net_src comp="44" pin="0"/><net_sink comp="754" pin=1"/></net>

<net id="763"><net_src comp="751" pin="1"/><net_sink comp="760" pin=0"/></net>

<net id="767"><net_src comp="760" pin="1"/><net_sink comp="764" pin=0"/></net>

<net id="768"><net_src comp="764" pin="1"/><net_sink comp="88" pin=2"/></net>

<net id="769"><net_src comp="764" pin="1"/><net_sink comp="113" pin=2"/></net>

<net id="776"><net_src comp="48" pin="0"/><net_sink comp="770" pin=0"/></net>

<net id="777"><net_src comp="751" pin="1"/><net_sink comp="770" pin=1"/></net>

<net id="778"><net_src comp="50" pin="0"/><net_sink comp="770" pin=2"/></net>

<net id="779"><net_src comp="52" pin="0"/><net_sink comp="770" pin=3"/></net>

<net id="784"><net_src comp="770" pin="4"/><net_sink comp="780" pin=0"/></net>

<net id="785"><net_src comp="54" pin="0"/><net_sink comp="780" pin=1"/></net>

<net id="789"><net_src comp="780" pin="2"/><net_sink comp="786" pin=0"/></net>

<net id="790"><net_src comp="786" pin="1"/><net_sink comp="138" pin=2"/></net>

<net id="791"><net_src comp="786" pin="1"/><net_sink comp="155" pin=2"/></net>

<net id="796"><net_src comp="760" pin="1"/><net_sink comp="792" pin=0"/></net>

<net id="797"><net_src comp="56" pin="0"/><net_sink comp="792" pin=1"/></net>

<net id="801"><net_src comp="792" pin="2"/><net_sink comp="798" pin=0"/></net>

<net id="802"><net_src comp="798" pin="1"/><net_sink comp="172" pin=2"/></net>

<net id="803"><net_src comp="798" pin="1"/><net_sink comp="180" pin=2"/></net>

<net id="810"><net_src comp="58" pin="0"/><net_sink comp="804" pin=0"/></net>

<net id="811"><net_src comp="751" pin="1"/><net_sink comp="804" pin=1"/></net>

<net id="812"><net_src comp="50" pin="0"/><net_sink comp="804" pin=2"/></net>

<net id="813"><net_src comp="60" pin="0"/><net_sink comp="804" pin=3"/></net>

<net id="819"><net_src comp="62" pin="0"/><net_sink comp="814" pin=0"/></net>

<net id="820"><net_src comp="64" pin="0"/><net_sink comp="814" pin=1"/></net>

<net id="821"><net_src comp="804" pin="4"/><net_sink comp="814" pin=2"/></net>

<net id="825"><net_src comp="814" pin="3"/><net_sink comp="822" pin=0"/></net>

<net id="826"><net_src comp="822" pin="1"/><net_sink comp="188" pin=2"/></net>

<net id="827"><net_src comp="822" pin="1"/><net_sink comp="205" pin=2"/></net>

<net id="828"><net_src comp="822" pin="1"/><net_sink comp="238" pin=2"/></net>

<net id="829"><net_src comp="822" pin="1"/><net_sink comp="255" pin=2"/></net>

<net id="830"><net_src comp="822" pin="1"/><net_sink comp="288" pin=2"/></net>

<net id="831"><net_src comp="822" pin="1"/><net_sink comp="305" pin=2"/></net>

<net id="836"><net_src comp="760" pin="1"/><net_sink comp="832" pin=0"/></net>

<net id="837"><net_src comp="66" pin="0"/><net_sink comp="832" pin=1"/></net>

<net id="841"><net_src comp="832" pin="2"/><net_sink comp="838" pin=0"/></net>

<net id="842"><net_src comp="838" pin="1"/><net_sink comp="222" pin=2"/></net>

<net id="843"><net_src comp="838" pin="1"/><net_sink comp="230" pin=2"/></net>

<net id="848"><net_src comp="760" pin="1"/><net_sink comp="844" pin=0"/></net>

<net id="849"><net_src comp="68" pin="0"/><net_sink comp="844" pin=1"/></net>

<net id="853"><net_src comp="844" pin="2"/><net_sink comp="850" pin=0"/></net>

<net id="854"><net_src comp="850" pin="1"/><net_sink comp="272" pin=2"/></net>

<net id="855"><net_src comp="850" pin="1"/><net_sink comp="280" pin=2"/></net>

<net id="860"><net_src comp="751" pin="1"/><net_sink comp="856" pin=0"/></net>

<net id="861"><net_src comp="70" pin="0"/><net_sink comp="856" pin=1"/></net>

<net id="866"><net_src comp="856" pin="2"/><net_sink comp="862" pin=0"/></net>

<net id="870"><net_src comp="867" pin="1"/><net_sink comp="322" pin=2"/></net>

<net id="871"><net_src comp="867" pin="1"/><net_sink comp="330" pin=2"/></net>

<net id="875"><net_src comp="872" pin="1"/><net_sink comp="338" pin=2"/></net>

<net id="876"><net_src comp="872" pin="1"/><net_sink comp="346" pin=2"/></net>

<net id="877"><net_src comp="872" pin="1"/><net_sink comp="354" pin=2"/></net>

<net id="878"><net_src comp="872" pin="1"/><net_sink comp="362" pin=2"/></net>

<net id="879"><net_src comp="872" pin="1"/><net_sink comp="370" pin=2"/></net>

<net id="880"><net_src comp="872" pin="1"/><net_sink comp="378" pin=2"/></net>

<net id="884"><net_src comp="84" pin="1"/><net_sink comp="881" pin=0"/></net>

<net id="885"><net_src comp="881" pin="1"/><net_sink comp="746" pin=1"/></net>

<net id="886"><net_src comp="881" pin="1"/><net_sink comp="751" pin=0"/></net>

<net id="887"><net_src comp="881" pin="1"/><net_sink comp="862" pin=1"/></net>

<net id="891"><net_src comp="754" pin="2"/><net_sink comp="888" pin=0"/></net>

<net id="895"><net_src comp="88" pin="3"/><net_sink comp="892" pin=0"/></net>

<net id="896"><net_src comp="892" pin="1"/><net_sink comp="95" pin=8"/></net>

<net id="900"><net_src comp="113" pin="3"/><net_sink comp="897" pin=0"/></net>

<net id="901"><net_src comp="897" pin="1"/><net_sink comp="120" pin=8"/></net>

<net id="905"><net_src comp="770" pin="4"/><net_sink comp="902" pin=0"/></net>

<net id="906"><net_src comp="902" pin="1"/><net_sink comp="867" pin=0"/></net>

<net id="910"><net_src comp="786" pin="1"/><net_sink comp="907" pin=0"/></net>

<net id="911"><net_src comp="907" pin="1"/><net_sink comp="386" pin=2"/></net>

<net id="912"><net_src comp="907" pin="1"/><net_sink comp="403" pin=2"/></net>

<net id="916"><net_src comp="138" pin="3"/><net_sink comp="913" pin=0"/></net>

<net id="917"><net_src comp="913" pin="1"/><net_sink comp="145" pin=2"/></net>

<net id="921"><net_src comp="155" pin="3"/><net_sink comp="918" pin=0"/></net>

<net id="922"><net_src comp="918" pin="1"/><net_sink comp="162" pin=2"/></net>

<net id="926"><net_src comp="172" pin="3"/><net_sink comp="923" pin=0"/></net>

<net id="927"><net_src comp="923" pin="1"/><net_sink comp="95" pin=5"/></net>

<net id="931"><net_src comp="180" pin="3"/><net_sink comp="928" pin=0"/></net>

<net id="932"><net_src comp="928" pin="1"/><net_sink comp="120" pin=5"/></net>

<net id="936"><net_src comp="804" pin="4"/><net_sink comp="933" pin=0"/></net>

<net id="937"><net_src comp="933" pin="1"/><net_sink comp="872" pin=0"/></net>

<net id="941"><net_src comp="822" pin="1"/><net_sink comp="938" pin=0"/></net>

<net id="942"><net_src comp="938" pin="1"/><net_sink comp="436" pin=2"/></net>

<net id="943"><net_src comp="938" pin="1"/><net_sink comp="453" pin=2"/></net>

<net id="944"><net_src comp="938" pin="1"/><net_sink comp="486" pin=2"/></net>

<net id="945"><net_src comp="938" pin="1"/><net_sink comp="503" pin=2"/></net>

<net id="946"><net_src comp="938" pin="1"/><net_sink comp="536" pin=2"/></net>

<net id="947"><net_src comp="938" pin="1"/><net_sink comp="553" pin=2"/></net>

<net id="951"><net_src comp="188" pin="3"/><net_sink comp="948" pin=0"/></net>

<net id="952"><net_src comp="948" pin="1"/><net_sink comp="195" pin=2"/></net>

<net id="956"><net_src comp="205" pin="3"/><net_sink comp="953" pin=0"/></net>

<net id="957"><net_src comp="953" pin="1"/><net_sink comp="212" pin=2"/></net>

<net id="961"><net_src comp="222" pin="3"/><net_sink comp="958" pin=0"/></net>

<net id="962"><net_src comp="958" pin="1"/><net_sink comp="95" pin=2"/></net>

<net id="966"><net_src comp="230" pin="3"/><net_sink comp="963" pin=0"/></net>

<net id="967"><net_src comp="963" pin="1"/><net_sink comp="120" pin=2"/></net>

<net id="971"><net_src comp="238" pin="3"/><net_sink comp="968" pin=0"/></net>

<net id="972"><net_src comp="968" pin="1"/><net_sink comp="245" pin=2"/></net>

<net id="976"><net_src comp="255" pin="3"/><net_sink comp="973" pin=0"/></net>

<net id="977"><net_src comp="973" pin="1"/><net_sink comp="262" pin=2"/></net>

<net id="981"><net_src comp="272" pin="3"/><net_sink comp="978" pin=0"/></net>

<net id="982"><net_src comp="978" pin="1"/><net_sink comp="95" pin=0"/></net>

<net id="986"><net_src comp="280" pin="3"/><net_sink comp="983" pin=0"/></net>

<net id="987"><net_src comp="983" pin="1"/><net_sink comp="120" pin=0"/></net>

<net id="991"><net_src comp="288" pin="3"/><net_sink comp="988" pin=0"/></net>

<net id="992"><net_src comp="988" pin="1"/><net_sink comp="295" pin=2"/></net>

<net id="996"><net_src comp="305" pin="3"/><net_sink comp="993" pin=0"/></net>

<net id="997"><net_src comp="993" pin="1"/><net_sink comp="312" pin=2"/></net>

<net id="1001"><net_src comp="95" pin="15"/><net_sink comp="998" pin=0"/></net>

<net id="1002"><net_src comp="998" pin="1"/><net_sink comp="682" pin=1"/></net>

<net id="1003"><net_src comp="998" pin="1"/><net_sink comp="690" pin=1"/></net>

<net id="1007"><net_src comp="120" pin="15"/><net_sink comp="1004" pin=0"/></net>

<net id="1008"><net_src comp="1004" pin="1"/><net_sink comp="686" pin=1"/></net>

<net id="1009"><net_src comp="1004" pin="1"/><net_sink comp="694" pin=1"/></net>

<net id="1013"><net_src comp="145" pin="7"/><net_sink comp="1010" pin=0"/></net>

<net id="1014"><net_src comp="1010" pin="1"/><net_sink comp="682" pin=0"/></net>

<net id="1015"><net_src comp="1010" pin="1"/><net_sink comp="694" pin=0"/></net>

<net id="1019"><net_src comp="162" pin="7"/><net_sink comp="1016" pin=0"/></net>

<net id="1020"><net_src comp="1016" pin="1"/><net_sink comp="686" pin=0"/></net>

<net id="1021"><net_src comp="1016" pin="1"/><net_sink comp="690" pin=0"/></net>

<net id="1025"><net_src comp="95" pin="11"/><net_sink comp="1022" pin=0"/></net>

<net id="1026"><net_src comp="1022" pin="1"/><net_sink comp="698" pin=1"/></net>

<net id="1027"><net_src comp="1022" pin="1"/><net_sink comp="706" pin=1"/></net>

<net id="1031"><net_src comp="120" pin="11"/><net_sink comp="1028" pin=0"/></net>

<net id="1032"><net_src comp="1028" pin="1"/><net_sink comp="702" pin=1"/></net>

<net id="1033"><net_src comp="1028" pin="1"/><net_sink comp="710" pin=1"/></net>

<net id="1037"><net_src comp="195" pin="7"/><net_sink comp="1034" pin=0"/></net>

<net id="1038"><net_src comp="1034" pin="1"/><net_sink comp="698" pin=0"/></net>

<net id="1039"><net_src comp="1034" pin="1"/><net_sink comp="710" pin=0"/></net>

<net id="1043"><net_src comp="212" pin="7"/><net_sink comp="1040" pin=0"/></net>

<net id="1044"><net_src comp="1040" pin="1"/><net_sink comp="702" pin=0"/></net>

<net id="1045"><net_src comp="1040" pin="1"/><net_sink comp="706" pin=0"/></net>

<net id="1049"><net_src comp="95" pin="7"/><net_sink comp="1046" pin=0"/></net>

<net id="1050"><net_src comp="1046" pin="1"/><net_sink comp="714" pin=1"/></net>

<net id="1051"><net_src comp="1046" pin="1"/><net_sink comp="722" pin=1"/></net>

<net id="1055"><net_src comp="120" pin="7"/><net_sink comp="1052" pin=0"/></net>

<net id="1056"><net_src comp="1052" pin="1"/><net_sink comp="718" pin=1"/></net>

<net id="1057"><net_src comp="1052" pin="1"/><net_sink comp="726" pin=1"/></net>

<net id="1061"><net_src comp="245" pin="7"/><net_sink comp="1058" pin=0"/></net>

<net id="1062"><net_src comp="1058" pin="1"/><net_sink comp="714" pin=0"/></net>

<net id="1063"><net_src comp="1058" pin="1"/><net_sink comp="726" pin=0"/></net>

<net id="1067"><net_src comp="262" pin="7"/><net_sink comp="1064" pin=0"/></net>

<net id="1068"><net_src comp="1064" pin="1"/><net_sink comp="718" pin=0"/></net>

<net id="1069"><net_src comp="1064" pin="1"/><net_sink comp="722" pin=0"/></net>

<net id="1073"><net_src comp="95" pin="3"/><net_sink comp="1070" pin=0"/></net>

<net id="1074"><net_src comp="1070" pin="1"/><net_sink comp="730" pin=1"/></net>

<net id="1075"><net_src comp="1070" pin="1"/><net_sink comp="738" pin=1"/></net>

<net id="1079"><net_src comp="120" pin="3"/><net_sink comp="1076" pin=0"/></net>

<net id="1080"><net_src comp="1076" pin="1"/><net_sink comp="734" pin=1"/></net>

<net id="1081"><net_src comp="1076" pin="1"/><net_sink comp="742" pin=1"/></net>

<net id="1085"><net_src comp="295" pin="7"/><net_sink comp="1082" pin=0"/></net>

<net id="1086"><net_src comp="1082" pin="1"/><net_sink comp="730" pin=0"/></net>

<net id="1087"><net_src comp="1082" pin="1"/><net_sink comp="742" pin=0"/></net>

<net id="1091"><net_src comp="312" pin="7"/><net_sink comp="1088" pin=0"/></net>

<net id="1092"><net_src comp="1088" pin="1"/><net_sink comp="734" pin=0"/></net>

<net id="1093"><net_src comp="1088" pin="1"/><net_sink comp="738" pin=0"/></net>

<net id="1097"><net_src comp="682" pin="2"/><net_sink comp="1094" pin=0"/></net>

<net id="1098"><net_src comp="1094" pin="1"/><net_sink comp="586" pin=0"/></net>

<net id="1102"><net_src comp="686" pin="2"/><net_sink comp="1099" pin=0"/></net>

<net id="1103"><net_src comp="1099" pin="1"/><net_sink comp="586" pin=1"/></net>

<net id="1107"><net_src comp="690" pin="2"/><net_sink comp="1104" pin=0"/></net>

<net id="1108"><net_src comp="1104" pin="1"/><net_sink comp="590" pin=0"/></net>

<net id="1112"><net_src comp="694" pin="2"/><net_sink comp="1109" pin=0"/></net>

<net id="1113"><net_src comp="1109" pin="1"/><net_sink comp="590" pin=1"/></net>

<net id="1117"><net_src comp="698" pin="2"/><net_sink comp="1114" pin=0"/></net>

<net id="1118"><net_src comp="1114" pin="1"/><net_sink comp="594" pin=0"/></net>

<net id="1122"><net_src comp="702" pin="2"/><net_sink comp="1119" pin=0"/></net>

<net id="1123"><net_src comp="1119" pin="1"/><net_sink comp="594" pin=1"/></net>

<net id="1127"><net_src comp="706" pin="2"/><net_sink comp="1124" pin=0"/></net>

<net id="1128"><net_src comp="1124" pin="1"/><net_sink comp="598" pin=0"/></net>

<net id="1132"><net_src comp="710" pin="2"/><net_sink comp="1129" pin=0"/></net>

<net id="1133"><net_src comp="1129" pin="1"/><net_sink comp="598" pin=1"/></net>

<net id="1137"><net_src comp="714" pin="2"/><net_sink comp="1134" pin=0"/></net>

<net id="1138"><net_src comp="1134" pin="1"/><net_sink comp="602" pin=0"/></net>

<net id="1142"><net_src comp="718" pin="2"/><net_sink comp="1139" pin=0"/></net>

<net id="1143"><net_src comp="1139" pin="1"/><net_sink comp="602" pin=1"/></net>

<net id="1147"><net_src comp="722" pin="2"/><net_sink comp="1144" pin=0"/></net>

<net id="1148"><net_src comp="1144" pin="1"/><net_sink comp="606" pin=0"/></net>

<net id="1152"><net_src comp="726" pin="2"/><net_sink comp="1149" pin=0"/></net>

<net id="1153"><net_src comp="1149" pin="1"/><net_sink comp="606" pin=1"/></net>

<net id="1157"><net_src comp="730" pin="2"/><net_sink comp="1154" pin=0"/></net>

<net id="1158"><net_src comp="1154" pin="1"/><net_sink comp="610" pin=0"/></net>

<net id="1162"><net_src comp="734" pin="2"/><net_sink comp="1159" pin=0"/></net>

<net id="1163"><net_src comp="1159" pin="1"/><net_sink comp="610" pin=1"/></net>

<net id="1167"><net_src comp="738" pin="2"/><net_sink comp="1164" pin=0"/></net>

<net id="1168"><net_src comp="1164" pin="1"/><net_sink comp="614" pin=0"/></net>

<net id="1172"><net_src comp="742" pin="2"/><net_sink comp="1169" pin=0"/></net>

<net id="1173"><net_src comp="1169" pin="1"/><net_sink comp="614" pin=1"/></net>

<net id="1177"><net_src comp="867" pin="1"/><net_sink comp="1174" pin=0"/></net>

<net id="1178"><net_src comp="1174" pin="1"/><net_sink comp="420" pin=2"/></net>

<net id="1179"><net_src comp="1174" pin="1"/><net_sink comp="428" pin=2"/></net>

<net id="1183"><net_src comp="322" pin="3"/><net_sink comp="1180" pin=0"/></net>

<net id="1184"><net_src comp="1180" pin="1"/><net_sink comp="145" pin=0"/></net>

<net id="1188"><net_src comp="330" pin="3"/><net_sink comp="1185" pin=0"/></net>

<net id="1189"><net_src comp="1185" pin="1"/><net_sink comp="162" pin=0"/></net>

<net id="1193"><net_src comp="872" pin="1"/><net_sink comp="1190" pin=0"/></net>

<net id="1194"><net_src comp="1190" pin="1"/><net_sink comp="470" pin=2"/></net>

<net id="1195"><net_src comp="1190" pin="1"/><net_sink comp="478" pin=2"/></net>

<net id="1196"><net_src comp="1190" pin="1"/><net_sink comp="520" pin=2"/></net>

<net id="1197"><net_src comp="1190" pin="1"/><net_sink comp="528" pin=2"/></net>

<net id="1198"><net_src comp="1190" pin="1"/><net_sink comp="570" pin=2"/></net>

<net id="1199"><net_src comp="1190" pin="1"/><net_sink comp="578" pin=2"/></net>

<net id="1203"><net_src comp="338" pin="3"/><net_sink comp="1200" pin=0"/></net>

<net id="1204"><net_src comp="1200" pin="1"/><net_sink comp="195" pin=0"/></net>

<net id="1208"><net_src comp="346" pin="3"/><net_sink comp="1205" pin=0"/></net>

<net id="1209"><net_src comp="1205" pin="1"/><net_sink comp="212" pin=0"/></net>

<net id="1213"><net_src comp="354" pin="3"/><net_sink comp="1210" pin=0"/></net>

<net id="1214"><net_src comp="1210" pin="1"/><net_sink comp="245" pin=0"/></net>

<net id="1218"><net_src comp="362" pin="3"/><net_sink comp="1215" pin=0"/></net>

<net id="1219"><net_src comp="1215" pin="1"/><net_sink comp="262" pin=0"/></net>

<net id="1223"><net_src comp="370" pin="3"/><net_sink comp="1220" pin=0"/></net>

<net id="1224"><net_src comp="1220" pin="1"/><net_sink comp="295" pin=0"/></net>

<net id="1228"><net_src comp="378" pin="3"/><net_sink comp="1225" pin=0"/></net>

<net id="1229"><net_src comp="1225" pin="1"/><net_sink comp="312" pin=0"/></net>

<net id="1233"><net_src comp="145" pin="3"/><net_sink comp="1230" pin=0"/></net>

<net id="1234"><net_src comp="1230" pin="1"/><net_sink comp="618" pin=0"/></net>

<net id="1235"><net_src comp="1230" pin="1"/><net_sink comp="626" pin=0"/></net>

<net id="1239"><net_src comp="162" pin="3"/><net_sink comp="1236" pin=0"/></net>

<net id="1240"><net_src comp="1236" pin="1"/><net_sink comp="622" pin=0"/></net>

<net id="1241"><net_src comp="1236" pin="1"/><net_sink comp="630" pin=0"/></net>

<net id="1245"><net_src comp="586" pin="2"/><net_sink comp="1242" pin=0"/></net>

<net id="1246"><net_src comp="1242" pin="1"/><net_sink comp="618" pin=1"/></net>

<net id="1247"><net_src comp="1242" pin="1"/><net_sink comp="626" pin=1"/></net>

<net id="1251"><net_src comp="590" pin="2"/><net_sink comp="1248" pin=0"/></net>

<net id="1252"><net_src comp="1248" pin="1"/><net_sink comp="622" pin=1"/></net>

<net id="1253"><net_src comp="1248" pin="1"/><net_sink comp="630" pin=1"/></net>

<net id="1257"><net_src comp="195" pin="3"/><net_sink comp="1254" pin=0"/></net>

<net id="1258"><net_src comp="1254" pin="1"/><net_sink comp="634" pin=0"/></net>

<net id="1259"><net_src comp="1254" pin="1"/><net_sink comp="642" pin=0"/></net>

<net id="1263"><net_src comp="212" pin="3"/><net_sink comp="1260" pin=0"/></net>

<net id="1264"><net_src comp="1260" pin="1"/><net_sink comp="638" pin=0"/></net>

<net id="1265"><net_src comp="1260" pin="1"/><net_sink comp="646" pin=0"/></net>

<net id="1269"><net_src comp="594" pin="2"/><net_sink comp="1266" pin=0"/></net>

<net id="1270"><net_src comp="1266" pin="1"/><net_sink comp="634" pin=1"/></net>

<net id="1271"><net_src comp="1266" pin="1"/><net_sink comp="642" pin=1"/></net>

<net id="1275"><net_src comp="598" pin="2"/><net_sink comp="1272" pin=0"/></net>

<net id="1276"><net_src comp="1272" pin="1"/><net_sink comp="638" pin=1"/></net>

<net id="1277"><net_src comp="1272" pin="1"/><net_sink comp="646" pin=1"/></net>

<net id="1281"><net_src comp="245" pin="3"/><net_sink comp="1278" pin=0"/></net>

<net id="1282"><net_src comp="1278" pin="1"/><net_sink comp="650" pin=0"/></net>

<net id="1283"><net_src comp="1278" pin="1"/><net_sink comp="658" pin=0"/></net>

<net id="1287"><net_src comp="262" pin="3"/><net_sink comp="1284" pin=0"/></net>

<net id="1288"><net_src comp="1284" pin="1"/><net_sink comp="654" pin=0"/></net>

<net id="1289"><net_src comp="1284" pin="1"/><net_sink comp="662" pin=0"/></net>

<net id="1293"><net_src comp="602" pin="2"/><net_sink comp="1290" pin=0"/></net>

<net id="1294"><net_src comp="1290" pin="1"/><net_sink comp="650" pin=1"/></net>

<net id="1295"><net_src comp="1290" pin="1"/><net_sink comp="658" pin=1"/></net>

<net id="1299"><net_src comp="606" pin="2"/><net_sink comp="1296" pin=0"/></net>

<net id="1300"><net_src comp="1296" pin="1"/><net_sink comp="654" pin=1"/></net>

<net id="1301"><net_src comp="1296" pin="1"/><net_sink comp="662" pin=1"/></net>

<net id="1305"><net_src comp="295" pin="3"/><net_sink comp="1302" pin=0"/></net>

<net id="1306"><net_src comp="1302" pin="1"/><net_sink comp="666" pin=0"/></net>

<net id="1307"><net_src comp="1302" pin="1"/><net_sink comp="674" pin=0"/></net>

<net id="1311"><net_src comp="312" pin="3"/><net_sink comp="1308" pin=0"/></net>

<net id="1312"><net_src comp="1308" pin="1"/><net_sink comp="670" pin=0"/></net>

<net id="1313"><net_src comp="1308" pin="1"/><net_sink comp="678" pin=0"/></net>

<net id="1317"><net_src comp="610" pin="2"/><net_sink comp="1314" pin=0"/></net>

<net id="1318"><net_src comp="1314" pin="1"/><net_sink comp="666" pin=1"/></net>

<net id="1319"><net_src comp="1314" pin="1"/><net_sink comp="674" pin=1"/></net>

<net id="1323"><net_src comp="614" pin="2"/><net_sink comp="1320" pin=0"/></net>

<net id="1324"><net_src comp="1320" pin="1"/><net_sink comp="670" pin=1"/></net>

<net id="1325"><net_src comp="1320" pin="1"/><net_sink comp="678" pin=1"/></net>

<net id="1329"><net_src comp="618" pin="2"/><net_sink comp="1326" pin=0"/></net>

<net id="1330"><net_src comp="1326" pin="1"/><net_sink comp="393" pin=4"/></net>

<net id="1334"><net_src comp="622" pin="2"/><net_sink comp="1331" pin=0"/></net>

<net id="1335"><net_src comp="1331" pin="1"/><net_sink comp="410" pin=4"/></net>

<net id="1339"><net_src comp="626" pin="2"/><net_sink comp="1336" pin=0"/></net>

<net id="1340"><net_src comp="1336" pin="1"/><net_sink comp="393" pin=1"/></net>

<net id="1344"><net_src comp="630" pin="2"/><net_sink comp="1341" pin=0"/></net>

<net id="1345"><net_src comp="1341" pin="1"/><net_sink comp="410" pin=1"/></net>

<net id="1349"><net_src comp="634" pin="2"/><net_sink comp="1346" pin=0"/></net>

<net id="1350"><net_src comp="1346" pin="1"/><net_sink comp="443" pin=4"/></net>

<net id="1354"><net_src comp="638" pin="2"/><net_sink comp="1351" pin=0"/></net>

<net id="1355"><net_src comp="1351" pin="1"/><net_sink comp="460" pin=4"/></net>

<net id="1359"><net_src comp="642" pin="2"/><net_sink comp="1356" pin=0"/></net>

<net id="1360"><net_src comp="1356" pin="1"/><net_sink comp="443" pin=1"/></net>

<net id="1364"><net_src comp="646" pin="2"/><net_sink comp="1361" pin=0"/></net>

<net id="1365"><net_src comp="1361" pin="1"/><net_sink comp="460" pin=1"/></net>

<net id="1369"><net_src comp="650" pin="2"/><net_sink comp="1366" pin=0"/></net>

<net id="1370"><net_src comp="1366" pin="1"/><net_sink comp="493" pin=4"/></net>

<net id="1374"><net_src comp="654" pin="2"/><net_sink comp="1371" pin=0"/></net>

<net id="1375"><net_src comp="1371" pin="1"/><net_sink comp="510" pin=4"/></net>

<net id="1379"><net_src comp="658" pin="2"/><net_sink comp="1376" pin=0"/></net>

<net id="1380"><net_src comp="1376" pin="1"/><net_sink comp="493" pin=1"/></net>

<net id="1384"><net_src comp="662" pin="2"/><net_sink comp="1381" pin=0"/></net>

<net id="1385"><net_src comp="1381" pin="1"/><net_sink comp="510" pin=1"/></net>

<net id="1389"><net_src comp="666" pin="2"/><net_sink comp="1386" pin=0"/></net>

<net id="1390"><net_src comp="1386" pin="1"/><net_sink comp="543" pin=4"/></net>

<net id="1394"><net_src comp="670" pin="2"/><net_sink comp="1391" pin=0"/></net>

<net id="1395"><net_src comp="1391" pin="1"/><net_sink comp="560" pin=4"/></net>

<net id="1399"><net_src comp="674" pin="2"/><net_sink comp="1396" pin=0"/></net>

<net id="1400"><net_src comp="1396" pin="1"/><net_sink comp="543" pin=1"/></net>

<net id="1404"><net_src comp="678" pin="2"/><net_sink comp="1401" pin=0"/></net>

<net id="1405"><net_src comp="1401" pin="1"/><net_sink comp="560" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: OUT_I_3 | {17 }
	Port: OUT_I_2 | {17 }
	Port: OUT_I_1 | {17 }
	Port: OUT_I_0 | {17 }
	Port: OUT_R_3 | {17 }
	Port: OUT_R_2 | {17 }
	Port: OUT_R_1 | {17 }
	Port: OUT_R_0 | {17 }
 - Input state : 
	Port: fft_exec_Pipeline_DFT_Loop17 : Stage9_R | {1 2 10 11 }
	Port: fft_exec_Pipeline_DFT_Loop17 : Stage9_I | {1 2 10 11 }
	Port: fft_exec_Pipeline_DFT_Loop17 : Stage9_R_1 | {1 2 10 11 }
	Port: fft_exec_Pipeline_DFT_Loop17 : Stage9_I_1 | {1 2 10 11 }
	Port: fft_exec_Pipeline_DFT_Loop17 : Stage9_R_2 | {1 2 10 11 }
	Port: fft_exec_Pipeline_DFT_Loop17 : Stage9_I_2 | {1 2 10 11 }
	Port: fft_exec_Pipeline_DFT_Loop17 : Stage9_R_3 | {1 2 10 11 }
	Port: fft_exec_Pipeline_DFT_Loop17 : Stage9_I_3 | {1 2 10 11 }
	Port: fft_exec_Pipeline_DFT_Loop17 : W_real | {1 2 }
	Port: fft_exec_Pipeline_DFT_Loop17 : W_imag | {1 2 }
  - Chain level:
	State 1
		store_ln0 : 1
		i_18_0_load : 1
		icmp_ln109 : 2
		br_ln109 : 3
		empty_29 : 2
		zext_ln113 : 3
		W_real_addr : 4
		W_real_load : 5
		W_imag_addr : 4
		W_imag_load : 5
		lshr_ln118_s : 2
		xor_ln120 : 3
		zext_ln120 : 3
		Stage9_R_addr_1 : 4
		Stage9_R_load_1 : 5
		Stage9_I_addr_1 : 4
		Stage9_I_load_1 : 5
		or_ln109 : 3
		zext_ln113_1 : 3
		W_real_addr_1 : 4
		W_real_load_1 : 5
		W_imag_addr_1 : 4
		W_imag_load_1 : 5
		lshr_ln118_1 : 2
		zext_ln120_s : 3
		zext_ln120_1 : 4
		Stage9_R_1_addr_1 : 5
		Stage9_R_1_load_1 : 6
		Stage9_I_1_addr_1 : 5
		Stage9_I_1_load_1 : 6
		or_ln109_2 : 3
		zext_ln113_2 : 3
		W_real_addr_2 : 4
		W_real_load_2 : 5
		W_imag_addr_2 : 4
		W_imag_load_2 : 5
		Stage9_R_2_addr_1 : 5
		Stage9_R_2_load_1 : 6
		Stage9_I_2_addr_1 : 5
		Stage9_I_2_load_1 : 6
		or_ln109_3 : 3
		zext_ln113_3 : 3
		W_real_addr_3 : 4
		W_real_load_3 : 5
		W_imag_addr_3 : 4
		W_imag_load_3 : 5
		Stage9_R_3_addr_1 : 5
		Stage9_R_3_load_1 : 6
		Stage9_I_3_addr_1 : 5
		Stage9_I_3_load_1 : 6
		add_ln109 : 2
		store_ln109 : 3
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
		Stage9_R_addr : 1
		Stage9_R_load : 2
		Stage9_I_addr : 1
		Stage9_I_load : 2
		Stage9_R_1_addr : 1
		Stage9_R_1_load : 2
		Stage9_I_1_addr : 1
		Stage9_I_1_load : 2
		Stage9_R_2_addr : 1
		Stage9_R_2_load : 2
		Stage9_I_2_addr : 1
		Stage9_I_2_load : 2
		Stage9_R_3_addr : 1
		Stage9_R_3_load : 2
		Stage9_I_3_addr : 1
		Stage9_I_3_load : 2
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
		store_ln126 : 1
		store_ln127 : 1
		store_ln128 : 1
		store_ln129 : 1
		store_ln126 : 1
		store_ln127 : 1
		store_ln128 : 1
		store_ln129 : 1
		store_ln126 : 1
		store_ln127 : 1
		store_ln128 : 1
		store_ln129 : 1
		store_ln126 : 1
		store_ln127 : 1
		store_ln128 : 1
		store_ln129 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------|---------|---------|---------|
| Operation|   Functional Unit   |   DSP   |    FF   |   LUT   |
|----------|---------------------|---------|---------|---------|
|          |      grp_fu_586     |    2    |   205   |   390   |
|          |      grp_fu_590     |    2    |   205   |   390   |
|          |      grp_fu_594     |    2    |   205   |   390   |
|          |      grp_fu_598     |    2    |   205   |   390   |
|          |      grp_fu_602     |    2    |   205   |   390   |
|          |      grp_fu_606     |    2    |   205   |   390   |
|          |      grp_fu_610     |    2    |   205   |   390   |
|          |      grp_fu_614     |    2    |   205   |   390   |
|          |      grp_fu_618     |    2    |   205   |   390   |
|          |      grp_fu_622     |    2    |   205   |   390   |
|          |      grp_fu_626     |    2    |   205   |   390   |
|   fadd   |      grp_fu_630     |    2    |   205   |   390   |
|          |      grp_fu_634     |    2    |   205   |   390   |
|          |      grp_fu_638     |    2    |   205   |   390   |
|          |      grp_fu_642     |    2    |   205   |   390   |
|          |      grp_fu_646     |    2    |   205   |   390   |
|          |      grp_fu_650     |    2    |   205   |   390   |
|          |      grp_fu_654     |    2    |   205   |   390   |
|          |      grp_fu_658     |    2    |   205   |   390   |
|          |      grp_fu_662     |    2    |   205   |   390   |
|          |      grp_fu_666     |    2    |   205   |   390   |
|          |      grp_fu_670     |    2    |   205   |   390   |
|          |      grp_fu_674     |    2    |   205   |   390   |
|          |      grp_fu_678     |    2    |   205   |   390   |
|----------|---------------------|---------|---------|---------|
|          |      grp_fu_682     |    3    |   143   |   321   |
|          |      grp_fu_686     |    3    |   143   |   321   |
|          |      grp_fu_690     |    3    |   143   |   321   |
|          |      grp_fu_694     |    3    |   143   |   321   |
|          |      grp_fu_698     |    3    |   143   |   321   |
|          |      grp_fu_702     |    3    |   143   |   321   |
|          |      grp_fu_706     |    3    |   143   |   321   |
|   fmul   |      grp_fu_710     |    3    |   143   |   321   |
|          |      grp_fu_714     |    3    |   143   |   321   |
|          |      grp_fu_718     |    3    |   143   |   321   |
|          |      grp_fu_722     |    3    |   143   |   321   |
|          |      grp_fu_726     |    3    |   143   |   321   |
|          |      grp_fu_730     |    3    |   143   |   321   |
|          |      grp_fu_734     |    3    |   143   |   321   |
|          |      grp_fu_738     |    3    |   143   |   321   |
|          |      grp_fu_742     |    3    |   143   |   321   |
|----------|---------------------|---------|---------|---------|
|    add   |   add_ln109_fu_856  |    0    |    0    |    13   |
|----------|---------------------|---------|---------|---------|
|   icmp   |  icmp_ln109_fu_754  |    0    |    0    |    11   |
|----------|---------------------|---------|---------|---------|
|    xor   |   xor_ln120_fu_780  |    0    |    0    |    8    |
|----------|---------------------|---------|---------|---------|
|   trunc  |   empty_29_fu_760   |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|          |  zext_ln113_fu_764  |    0    |    0    |    0    |
|          |  zext_ln120_fu_786  |    0    |    0    |    0    |
|          | zext_ln113_1_fu_798 |    0    |    0    |    0    |
|   zext   | zext_ln120_1_fu_822 |    0    |    0    |    0    |
|          | zext_ln113_2_fu_838 |    0    |    0    |    0    |
|          | zext_ln113_3_fu_850 |    0    |    0    |    0    |
|          |  zext_ln118_fu_867  |    0    |    0    |    0    |
|          | zext_ln118_4_fu_872 |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|partselect| lshr_ln118_s_fu_770 |    0    |    0    |    0    |
|          | lshr_ln118_1_fu_804 |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|          |   or_ln109_fu_792   |    0    |    0    |    0    |
|    or    |  or_ln109_2_fu_832  |    0    |    0    |    0    |
|          |  or_ln109_3_fu_844  |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|bitconcatenate| zext_ln120_s_fu_814 |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|   Total  |                     |    96   |   7208  |  14528  |
|----------|---------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+--------------------------+--------+
|                          |   FF   |
+--------------------------+--------+
| Stage9_I_1_addr_1_reg_953|    8   |
| Stage9_I_1_addr_reg_1205 |    8   |
|Stage9_I_1_load_1_reg_1040|   32   |
| Stage9_I_1_load_reg_1260 |   32   |
| Stage9_I_2_addr_1_reg_973|    8   |
| Stage9_I_2_addr_reg_1215 |    8   |
|Stage9_I_2_load_1_reg_1064|   32   |
| Stage9_I_2_load_reg_1284 |   32   |
| Stage9_I_3_addr_1_reg_993|    8   |
| Stage9_I_3_addr_reg_1225 |    8   |
|Stage9_I_3_load_1_reg_1088|   32   |
| Stage9_I_3_load_reg_1308 |   32   |
|  Stage9_I_addr_1_reg_918 |    8   |
|  Stage9_I_addr_reg_1185  |    8   |
| Stage9_I_load_1_reg_1016 |   32   |
|  Stage9_I_load_reg_1236  |   32   |
| Stage9_R_1_addr_1_reg_948|    8   |
| Stage9_R_1_addr_reg_1200 |    8   |
|Stage9_R_1_load_1_reg_1034|   32   |
| Stage9_R_1_load_reg_1254 |   32   |
| Stage9_R_2_addr_1_reg_968|    8   |
| Stage9_R_2_addr_reg_1210 |    8   |
|Stage9_R_2_load_1_reg_1058|   32   |
| Stage9_R_2_load_reg_1278 |   32   |
| Stage9_R_3_addr_1_reg_988|    8   |
| Stage9_R_3_addr_reg_1220 |    8   |
|Stage9_R_3_load_1_reg_1082|   32   |
| Stage9_R_3_load_reg_1302 |   32   |
|  Stage9_R_addr_1_reg_913 |    8   |
|  Stage9_R_addr_reg_1180  |    8   |
| Stage9_R_load_1_reg_1010 |   32   |
|  Stage9_R_load_reg_1230  |   32   |
|   W_imag_addr_1_reg_928  |    9   |
|   W_imag_addr_2_reg_963  |    9   |
|   W_imag_addr_3_reg_983  |    9   |
|    W_imag_addr_reg_897   |    9   |
|  W_imag_load_1_reg_1028  |   32   |
|  W_imag_load_2_reg_1052  |   32   |
|  W_imag_load_3_reg_1076  |   32   |
|   W_imag_load_reg_1004   |   32   |
|   W_real_addr_1_reg_923  |    9   |
|   W_real_addr_2_reg_958  |    9   |
|   W_real_addr_3_reg_978  |    9   |
|    W_real_addr_reg_892   |    9   |
|  W_real_load_1_reg_1022  |   32   |
|  W_real_load_2_reg_1046  |   32   |
|  W_real_load_3_reg_1070  |   32   |
|    W_real_load_reg_998   |   32   |
|    add33_i9_1_reg_1356   |   32   |
|    add33_i9_2_reg_1376   |   32   |
|    add33_i9_3_reg_1396   |   32   |
|     add33_i9_reg_1336    |   32   |
|    add36_i9_1_reg_1361   |   32   |
|    add36_i9_2_reg_1381   |   32   |
|    add36_i9_3_reg_1401   |   32   |
|     add36_i9_reg_1341    |   32   |
|      i_18_0_reg_881      |   10   |
|    icmp_ln109_reg_888    |    1   |
|   lshr_ln118_1_reg_933   |    7   |
|   lshr_ln118_s_reg_902   |    8   |
|    mul22_i8_1_reg_1114   |   32   |
|    mul22_i8_2_reg_1134   |   32   |
|    mul22_i8_3_reg_1154   |   32   |
|     mul22_i8_reg_1094    |   32   |
|    mul23_i9_1_reg_1119   |   32   |
|    mul23_i9_2_reg_1139   |   32   |
|    mul23_i9_3_reg_1159   |   32   |
|     mul23_i9_reg_1099    |   32   |
|    mul24_i8_1_reg_1124   |   32   |
|    mul24_i8_2_reg_1144   |   32   |
|    mul24_i8_3_reg_1164   |   32   |
|     mul24_i8_reg_1104    |   32   |
|    mul25_i9_1_reg_1129   |   32   |
|    mul25_i9_2_reg_1149   |   32   |
|    mul25_i9_3_reg_1169   |   32   |
|     mul25_i9_reg_1109    |   32   |
|    sub27_i9_1_reg_1346   |   32   |
|    sub27_i9_2_reg_1366   |   32   |
|    sub27_i9_3_reg_1386   |   32   |
|     sub27_i9_reg_1326    |   32   |
|    sub30_i9_1_reg_1351   |   32   |
|    sub30_i9_2_reg_1371   |   32   |
|    sub30_i9_3_reg_1391   |   32   |
|     sub30_i9_reg_1331    |   32   |
|     t_I_9_1_reg_1272     |   32   |
|     t_I_9_2_reg_1296     |   32   |
|     t_I_9_3_reg_1320     |   32   |
|      t_I_9_reg_1248      |   32   |
|     t_R_9_1_reg_1266     |   32   |
|     t_R_9_2_reg_1290     |   32   |
|     t_R_9_3_reg_1314     |   32   |
|      t_R_9_reg_1242      |   32   |
|   zext_ln118_4_reg_1190  |   64   |
|    zext_ln118_reg_1174   |   64   |
|   zext_ln120_1_reg_938   |   64   |
|    zext_ln120_reg_907    |   64   |
+--------------------------+--------+
|           Total          |  2530  |
+--------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_95 |  p0  |   2  |   9  |   18   ||    9    |
|  grp_access_fu_95 |  p2  |   2  |   0  |    0   ||    9    |
|  grp_access_fu_95 |  p5  |   2  |  32  |   64   ||    9    |
|  grp_access_fu_95 |  p8  |   2  |   9  |   18   ||    9    |
| grp_access_fu_120 |  p0  |   2  |   9  |   18   ||    9    |
| grp_access_fu_120 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_120 |  p5  |   2  |  32  |   64   ||    9    |
| grp_access_fu_120 |  p8  |   2  |   9  |   18   ||    9    |
| grp_access_fu_145 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_145 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_162 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_162 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_195 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_195 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_212 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_212 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_245 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_245 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_262 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_262 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_295 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_295 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_312 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_312 |  p2  |   2  |   0  |    0   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   328  ||  38.112 ||   216   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   96   |    -   |  7208  |  14528 |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   38   |    -   |   216  |
|  Register |    -   |    -   |  2530  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   96   |   38   |  9738  |  14744 |
+-----------+--------+--------+--------+--------+
