$date
	Thu May 11 01:44:18 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb_sr $end
$var wire 16 ! out [15:0] $end
$var parameter 32 " MSB $end
$var reg 1 # clk $end
$var reg 1 $ data $end
$var reg 1 % dir $end
$var reg 1 & en $end
$var reg 1 ' rstn $end
$scope module sr0 $end
$var wire 1 # clk $end
$var wire 1 $ d $end
$var wire 1 % dir $end
$var wire 1 & en $end
$var wire 1 ' rstn $end
$var parameter 32 ( MSB $end
$var reg 16 ) out [15:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b10000 (
b10000 "
$end
#0
$dumpvars
bx )
0'
0&
0%
1$
0#
bx !
$end
#10
b0 !
b0 )
1#
#20
1&
1'
0#
#30
b1 !
b1 )
0$
1#
#40
0#
#50
1$
b10 !
b10 )
1#
#60
0#
#70
b101 !
b101 )
0$
1#
#80
0#
#90
1$
b1010 !
b1010 )
1#
#100
0#
#110
b10101 !
b10101 )
0$
1#
#120
0#
#130
1$
b101010 !
b101010 )
1#
#140
0#
#150
b1010101 !
b1010101 )
0$
1#
#160
1%
0#
#170
b101010 !
b101010 )
1$
1#
#180
0#
#190
0$
b1000000000010101 !
b1000000000010101 )
1#
#200
0#
#210
b100000000001010 !
b100000000001010 )
1$
1#
#220
0#
#230
0$
b1010000000000101 !
b1010000000000101 )
1#
#240
0#
#250
b101000000000010 !
b101000000000010 )
1$
1#
#260
0#
#270
0$
b1010100000000001 !
b1010100000000001 )
1#
#280
0#
#290
b101010000000000 !
b101010000000000 )
1$
1#
#300
0#
#310
b1010101000000000 !
b1010101000000000 )
1#
#320
0#
#330
b1101010100000000 !
b1101010100000000 )
1#
#340
0#
#350
b1110101010000000 !
b1110101010000000 )
1#
#360
0#
#370
b1111010101000000 !
b1111010101000000 )
1#
#380
0#
#390
b1111101010100000 !
b1111101010100000 )
1#
#400
0#
#410
b1111110101010000 !
b1111110101010000 )
1#
#420
0#
#430
b1111111010101000 !
b1111111010101000 )
1#
