Analysis & Synthesis report for eecs301_lab2
Tue Jun 28 17:59:09 2016
Quartus Prime Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis IP Cores Summary
  7. Partition Status Summary
  8. Dependent File Changes for Partition Top
  9. Dependent File Changes for Partition sld_hub:auto_hub
 10. Partition for Top-Level Resource Utilization by Entity
 11. Registers Removed During Synthesis
 12. Removed Registers Triggering Further Register Optimizations
 13. Parameter Settings for User Entity Instance: button_clock_generator:comb_68
 14. Parameter Settings for User Entity Instance: srst_clock_generator:comb_69
 15. Partition Dependent Files
 16. Post-Synthesis Netlist Statistics for Top Partition
 17. Source assignments for sld_signaltap:auto_signaltap_0
 18. Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0
 19. Port Connectivity Checks: "duty_cycle_calculator:comb_77|multiplier:comb_4"
 20. Port Connectivity Checks: "duty_cycle_calculator:comb_77|adder:comb_3"
 21. Port Connectivity Checks: "duty_cycle_calculator:comb_77"
 22. Port Connectivity Checks: "srst_clock_generator:comb_69"
 23. Port Connectivity Checks: "button_clock_generator:comb_68"
 24. SignalTap II Logic Analyzer Settings
 25. Elapsed Time Per Partition
 26. Analysis & Synthesis Messages
 27. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+-----------------------------+-------------------------------------------------+
; Analysis & Synthesis Status ; Successful - Tue Jun 28 17:59:09 2016           ;
; Quartus Prime Version       ; 15.1.0 Build 185 10/21/2015 SJ Standard Edition ;
; Revision Name               ; eecs301_lab2                                    ;
; Top-level Entity Name       ; eecs301_lab2                                    ;
; Family                      ; Cyclone V                                       ;
; Logic utilization (in ALMs) ; N/A until Partition Merge                       ;
; Total registers             ; N/A until Partition Merge                       ;
; Total pins                  ; N/A until Partition Merge                       ;
; Total virtual pins          ; N/A until Partition Merge                       ;
; Total block memory bits     ; N/A until Partition Merge                       ;
; Total PLLs                  ; N/A until Partition Merge                       ;
; Total DLLs                  ; N/A until Partition Merge                       ;
+-----------------------------+-------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; eecs301_lab2       ; eecs301_lab2       ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; On                 ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation      ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                       ; Off                ; Off                ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; PowerPlay Power Optimization During Synthesis                                   ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Synthesis Seed                                                                  ; 1                  ; 1                  ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.73        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  73.3%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                  ;
+--------------------------------------------------------------------+-----------------+------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                   ; Used in Netlist ; File Type                          ; File Name with Absolute Path                                                                                                  ; Library     ;
+--------------------------------------------------------------------+-----------------+------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+-------------+
; V/goal.v                                                           ; yes             ; User Verilog HDL File              ; C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/V/goal.v                                                           ;             ;
; V/button_clock_generator.v                                         ; yes             ; User Verilog HDL File              ; C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/V/button_clock_generator.v                                         ;             ;
; eecs301_lab2.v                                                     ; yes             ; User Verilog HDL File              ; C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/eecs301_lab2.v                                                     ;             ;
; V/up_down_counter.v                                                ; yes             ; User Verilog HDL File              ; C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/V/up_down_counter.v                                                ;             ;
; V/duty_cycle_calculator.v                                          ; yes             ; User Verilog HDL File              ; C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/V/duty_cycle_calculator.v                                          ;             ;
; V/adder.v                                                          ; yes             ; User Verilog HDL File              ; C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/V/adder.v                                                          ;             ;
; V/multiplier.v                                                     ; yes             ; User Verilog HDL File              ; C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/V/multiplier.v                                                     ;             ;
; V/flipflops.v                                                      ; yes             ; User Verilog HDL File              ; C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/V/flipflops.v                                                      ;             ;
; V/velocity_register.v                                              ; yes             ; User Verilog HDL File              ; C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/V/velocity_register.v                                              ;             ;
; V/srst_clock_generator.v                                           ; yes             ; User Verilog HDL File              ; C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/V/srst_clock_generator.v                                           ;             ;
; sld_signaltap.vhd                                                  ; yes             ; Megafunction                       ; d:/altera/15.1/quartus/libraries/megafunctions/sld_signaltap.vhd                                                              ;             ;
; sld_signaltap_impl.vhd                                             ; yes             ; Encrypted Megafunction             ; d:/altera/15.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd                                                         ;             ;
; sld_ela_control.vhd                                                ; yes             ; Encrypted Megafunction             ; d:/altera/15.1/quartus/libraries/megafunctions/sld_ela_control.vhd                                                            ;             ;
; lpm_shiftreg.tdf                                                   ; yes             ; Megafunction                       ; d:/altera/15.1/quartus/libraries/megafunctions/lpm_shiftreg.tdf                                                               ;             ;
; lpm_constant.inc                                                   ; yes             ; Megafunction                       ; d:/altera/15.1/quartus/libraries/megafunctions/lpm_constant.inc                                                               ;             ;
; dffeea.inc                                                         ; yes             ; Megafunction                       ; d:/altera/15.1/quartus/libraries/megafunctions/dffeea.inc                                                                     ;             ;
; aglobal151.inc                                                     ; yes             ; Megafunction                       ; d:/altera/15.1/quartus/libraries/megafunctions/aglobal151.inc                                                                 ;             ;
; sld_mbpmg.vhd                                                      ; yes             ; Encrypted Megafunction             ; d:/altera/15.1/quartus/libraries/megafunctions/sld_mbpmg.vhd                                                                  ;             ;
; sld_ela_trigger_flow_mgr.vhd                                       ; yes             ; Encrypted Megafunction             ; d:/altera/15.1/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd                                                   ;             ;
; sld_buffer_manager.vhd                                             ; yes             ; Encrypted Megafunction             ; d:/altera/15.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd                                                         ;             ;
; altsyncram.tdf                                                     ; yes             ; Megafunction                       ; d:/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf                                                                 ;             ;
; stratix_ram_block.inc                                              ; yes             ; Megafunction                       ; d:/altera/15.1/quartus/libraries/megafunctions/stratix_ram_block.inc                                                          ;             ;
; lpm_mux.inc                                                        ; yes             ; Megafunction                       ; d:/altera/15.1/quartus/libraries/megafunctions/lpm_mux.inc                                                                    ;             ;
; lpm_decode.inc                                                     ; yes             ; Megafunction                       ; d:/altera/15.1/quartus/libraries/megafunctions/lpm_decode.inc                                                                 ;             ;
; a_rdenreg.inc                                                      ; yes             ; Megafunction                       ; d:/altera/15.1/quartus/libraries/megafunctions/a_rdenreg.inc                                                                  ;             ;
; altrom.inc                                                         ; yes             ; Megafunction                       ; d:/altera/15.1/quartus/libraries/megafunctions/altrom.inc                                                                     ;             ;
; altram.inc                                                         ; yes             ; Megafunction                       ; d:/altera/15.1/quartus/libraries/megafunctions/altram.inc                                                                     ;             ;
; altdpram.inc                                                       ; yes             ; Megafunction                       ; d:/altera/15.1/quartus/libraries/megafunctions/altdpram.inc                                                                   ;             ;
; db/altsyncram_i184.tdf                                             ; yes             ; Auto-Generated Megafunction        ; C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/db/altsyncram_i184.tdf                                             ;             ;
; altdpram.tdf                                                       ; yes             ; Megafunction                       ; d:/altera/15.1/quartus/libraries/megafunctions/altdpram.tdf                                                                   ;             ;
; memmodes.inc                                                       ; yes             ; Megafunction                       ; d:/altera/15.1/quartus/libraries/others/maxplus2/memmodes.inc                                                                 ;             ;
; a_hdffe.inc                                                        ; yes             ; Megafunction                       ; d:/altera/15.1/quartus/libraries/megafunctions/a_hdffe.inc                                                                    ;             ;
; alt_le_rden_reg.inc                                                ; yes             ; Megafunction                       ; d:/altera/15.1/quartus/libraries/megafunctions/alt_le_rden_reg.inc                                                            ;             ;
; altsyncram.inc                                                     ; yes             ; Megafunction                       ; d:/altera/15.1/quartus/libraries/megafunctions/altsyncram.inc                                                                 ;             ;
; lpm_mux.tdf                                                        ; yes             ; Megafunction                       ; d:/altera/15.1/quartus/libraries/megafunctions/lpm_mux.tdf                                                                    ;             ;
; muxlut.inc                                                         ; yes             ; Megafunction                       ; d:/altera/15.1/quartus/libraries/megafunctions/muxlut.inc                                                                     ;             ;
; bypassff.inc                                                       ; yes             ; Megafunction                       ; d:/altera/15.1/quartus/libraries/megafunctions/bypassff.inc                                                                   ;             ;
; altshift.inc                                                       ; yes             ; Megafunction                       ; d:/altera/15.1/quartus/libraries/megafunctions/altshift.inc                                                                   ;             ;
; db/mux_elc.tdf                                                     ; yes             ; Auto-Generated Megafunction        ; C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/db/mux_elc.tdf                                                     ;             ;
; lpm_decode.tdf                                                     ; yes             ; Megafunction                       ; d:/altera/15.1/quartus/libraries/megafunctions/lpm_decode.tdf                                                                 ;             ;
; declut.inc                                                         ; yes             ; Megafunction                       ; d:/altera/15.1/quartus/libraries/megafunctions/declut.inc                                                                     ;             ;
; lpm_compare.inc                                                    ; yes             ; Megafunction                       ; d:/altera/15.1/quartus/libraries/megafunctions/lpm_compare.inc                                                                ;             ;
; db/decode_vnf.tdf                                                  ; yes             ; Auto-Generated Megafunction        ; C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/db/decode_vnf.tdf                                                  ;             ;
; lpm_counter.tdf                                                    ; yes             ; Megafunction                       ; d:/altera/15.1/quartus/libraries/megafunctions/lpm_counter.tdf                                                                ;             ;
; lpm_add_sub.inc                                                    ; yes             ; Megafunction                       ; d:/altera/15.1/quartus/libraries/megafunctions/lpm_add_sub.inc                                                                ;             ;
; cmpconst.inc                                                       ; yes             ; Megafunction                       ; d:/altera/15.1/quartus/libraries/megafunctions/cmpconst.inc                                                                   ;             ;
; lpm_counter.inc                                                    ; yes             ; Megafunction                       ; d:/altera/15.1/quartus/libraries/megafunctions/lpm_counter.inc                                                                ;             ;
; alt_counter_stratix.inc                                            ; yes             ; Megafunction                       ; d:/altera/15.1/quartus/libraries/megafunctions/alt_counter_stratix.inc                                                        ;             ;
; db/cntr_4vi.tdf                                                    ; yes             ; Auto-Generated Megafunction        ; C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/db/cntr_4vi.tdf                                                    ;             ;
; db/cntr_09i.tdf                                                    ; yes             ; Auto-Generated Megafunction        ; C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/db/cntr_09i.tdf                                                    ;             ;
; db/cmpr_c9c.tdf                                                    ; yes             ; Auto-Generated Megafunction        ; C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/db/cmpr_c9c.tdf                                                    ;             ;
; db/cntr_kri.tdf                                                    ; yes             ; Auto-Generated Megafunction        ; C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/db/cntr_kri.tdf                                                    ;             ;
; db/cmpr_99c.tdf                                                    ; yes             ; Auto-Generated Megafunction        ; C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/db/cmpr_99c.tdf                                                    ;             ;
; sld_rom_sr.vhd                                                     ; yes             ; Encrypted Megafunction             ; d:/altera/15.1/quartus/libraries/megafunctions/sld_rom_sr.vhd                                                                 ;             ;
; sld_jtag_endpoint_adapter.vhd                                      ; yes             ; Encrypted Megafunction             ; d:/altera/15.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                                                  ;             ;
; sld_jtag_endpoint_adapter_impl.sv                                  ; yes             ; Encrypted Megafunction             ; d:/altera/15.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv                                              ;             ;
; sld_hub.vhd                                                        ; yes             ; Encrypted Megafunction             ; d:/altera/15.1/quartus/libraries/megafunctions/sld_hub.vhd                                                                    ; altera_sld  ;
; db/ip/sld4209acef/alt_sld_fab.v                                    ; yes             ; Encrypted Altera IP File           ; C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/db/ip/sld4209acef/alt_sld_fab.v                                    ; alt_sld_fab ;
; db/ip/sld4209acef/submodules/alt_sld_fab_alt_sld_fab.v             ; yes             ; Encrypted Altera IP File           ; C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/db/ip/sld4209acef/submodules/alt_sld_fab_alt_sld_fab.v             ; alt_sld_fab ;
; db/ip/sld4209acef/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; yes             ; Auto-Found SystemVerilog HDL File  ; C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/db/ip/sld4209acef/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; alt_sld_fab ;
; db/ip/sld4209acef/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; yes             ; Encrypted Altera IP File           ; C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/db/ip/sld4209acef/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; alt_sld_fab ;
; db/ip/sld4209acef/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; yes             ; Encrypted Altera IP File           ; C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/db/ip/sld4209acef/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; alt_sld_fab ;
; db/ip/sld4209acef/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; yes             ; Encrypted Altera IP File           ; C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/db/ip/sld4209acef/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                   ; yes             ; Encrypted Megafunction             ; d:/altera/15.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                                               ;             ;
+--------------------------------------------------------------------+-----------------+------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                               ;
+--------+--------------+---------+--------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                                   ; IP Include File ;
+--------+--------------+---------+--------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |eecs301_lab2|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                 ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |eecs301_lab2|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                             ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |eecs301_lab2|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit   ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |eecs301_lab2|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |eecs301_lab2|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter   ;                 ;
+--------+--------------+---------+--------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


+------------------------------------------------------------------------+
; Partition Status Summary                                               ;
+--------------------------------+-------------+-------------------------+
; Partition Name                 ; Synthesized ; Reason                  ;
+--------------------------------+-------------+-------------------------+
; Top                            ; yes         ; Dependent files changed ;
; sld_signaltap:auto_signaltap_0 ; yes         ; Dependent files changed ;
; sld_hub:auto_hub               ; yes         ; Dependent files changed ;
+--------------------------------+-------------+-------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Dependent File Changes for Partition Top                                                                                                           ;
+-------------------------+---------------------+-------------------+----------+----------------------------------+----------------------------------+
; Hierarchy               ; File Name           ; Relative Location ; Change   ; Old                              ; New                              ;
+-------------------------+---------------------+-------------------+----------+----------------------------------+----------------------------------+
; up_down_counter:comb_75 ; V/up_down_counter.v ; Project Directory ; Checksum ; e6f0b6289515dab373a8fc46134a65a3 ; 0968907a209e204200659f5ca62f3c0a ;
; |                       ; eecs301_lab2.v      ; Project Directory ; Checksum ; 30a6e140c90a1daa856a4cf7d0a62923 ; d068a71f831bc513a8aa756da3000e96 ;
+-------------------------+---------------------+-------------------+----------+----------------------------------+----------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Dependent File Changes for Partition sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                                                                            ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------+-------------------+----------+----------------------------------+----------------------------------+
; Hierarchy                                                                                                                                                                                                                                                   ; File Name                                                     ; Relative Location ; Change   ; Old                              ; New                              ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------+-------------------+----------+----------------------------------+----------------------------------+
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_ident:ident ; db/ip/sld4209acef/submodules/alt_sld_fab_alt_sld_fab_ident.sv ; Project Directory ; Checksum ; 74a264405686fb2df3b2f0e35818c83c ; a0bf71e577f1d6a2aedaa16097fb2889 ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------+-------------------+----------+----------------------------------+----------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Partition for Top-Level Resource Utilization by Entity                                                                                                    ;
+----------------------------+-------------------+--------------+-------------------+------------+------+--------------+---------------------+--------------+
; Compilation Hierarchy Node ; LC Combinationals ; LC Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name ; Library Name ;
+----------------------------+-------------------+--------------+-------------------+------------+------+--------------+---------------------+--------------+
; |eecs301_lab2              ; 2 (2)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |eecs301_lab2       ; work         ;
+----------------------------+-------------------+--------------+-------------------+------------+------+--------------+---------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                               ;
+-------------------------------------------+--------------------------------------+
; Register name                             ; Reason for Removal                   ;
+-------------------------------------------+--------------------------------------+
; up_down_counter:comb_75|count[0..7]       ; Stuck at GND due to stuck port clock ;
; flipflops:comb_74|b                       ; Lost fanout                          ;
; flipflops:comb_74|a2                      ; Lost fanout                          ;
; flipflops:comb_74|a                       ; Lost fanout                          ;
; srst_clock_generator:comb_69|count[0..21] ; Lost fanout                          ;
; Total Number of Removed Registers = 33    ;                                      ;
+-------------------------------------------+--------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                  ;
+----------------------------------+-------------------------+-----------------------------------------------------------------+
; Register name                    ; Reason for Removal      ; Registers Removed due to This Register                          ;
+----------------------------------+-------------------------+-----------------------------------------------------------------+
; up_down_counter:comb_75|count[0] ; Stuck at GND            ; flipflops:comb_74|b, flipflops:comb_74|a2, flipflops:comb_74|a, ;
;                                  ; due to stuck port clock ; srst_clock_generator:comb_69|count[21]                          ;
+----------------------------------+-------------------------+-----------------------------------------------------------------+


+-----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: button_clock_generator:comb_68 ;
+----------------+-------+----------------------------------------------------+
; Parameter Name ; Value ; Type                                               ;
+----------------+-------+----------------------------------------------------+
; BITS           ; 22    ; Signed Integer                                     ;
+----------------+-------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: srst_clock_generator:comb_69 ;
+----------------+-------+--------------------------------------------------+
; Parameter Name ; Value ; Type                                             ;
+----------------+-------+--------------------------------------------------+
; BITS           ; 22    ; Signed Integer                                   ;
+----------------+-------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Partition Dependent Files                                                                   ;
+----------------------------+-------------------+---------+----------------------------------+
; File                       ; Location          ; Library ; Checksum                         ;
+----------------------------+-------------------+---------+----------------------------------+
; eecs301_lab2.v             ; Project Directory ; work    ; d068a71f831bc513a8aa756da3000e96 ;
; V/adder.v                  ; Project Directory ; work    ; 3e19b7c70ebdd342eeeec238d52b8376 ;
; V/button_clock_generator.v ; Project Directory ; work    ; 604cc785a907060c6bf24c1ce425e384 ;
; V/duty_cycle_calculator.v  ; Project Directory ; work    ; 1cdf63465a85816bd75300c701e31060 ;
; V/flipflops.v              ; Project Directory ; work    ; 58795eafdb4c5023ef36f4c52bc0b4aa ;
; V/goal.v                   ; Project Directory ; work    ; c2bf62f3a7edc5d8e748051222f376a8 ;
; V/multiplier.v             ; Project Directory ; work    ; 988361a0973445c4536b3e45defb4caa ;
; V/srst_clock_generator.v   ; Project Directory ; work    ; da73a3cdb57387e0800aff67dd50bef9 ;
; V/up_down_counter.v        ; Project Directory ; work    ; 0968907a209e204200659f5ca62f3c0a ;
; V/velocity_register.v      ; Project Directory ; work    ; 5d07de8f3f43e0eda1250f0313c71180 ;
+----------------------------+-------------------+---------+----------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_io_obuf        ; 72                          ;
; arriav_lcell_comb     ; 2                           ;
;     normal            ; 2                           ;
;         0 data inputs ; 2                           ;
; boundary_port         ; 175                         ;
;                       ;                             ;
; Max LUT depth         ; 0.00                        ;
; Average LUT depth     ; 0.00                        ;
+-----------------------+-----------------------------+


+-------------------------------------------------------+
; Source assignments for sld_signaltap:auto_signaltap_0 ;
+-----------------+-------+------+----------------------+
; Assignment      ; Value ; From ; To                   ;
+-----------------+-------+------+----------------------+
; MESSAGE_DISABLE ; 13410 ; -    ; -                    ;
+-----------------+-------+------+----------------------+


+----------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0              ;
+-------------------------------------------------+---------------------------+----------------+
; Parameter Name                                  ; Value                     ; Type           ;
+-------------------------------------------------+---------------------------+----------------+
; lpm_type                                        ; sld_signaltap             ; String         ;
; sld_node_info                                   ; 805334528                 ; Untyped        ;
; SLD_SECTION_ID                                  ; hdl_signaltap_0           ; String         ;
; SLD_IP_VERSION                                  ; 6                         ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                         ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                         ; Signed Integer ;
; sld_data_bits                                   ; 1                         ; Untyped        ;
; sld_trigger_bits                                ; 1                         ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                        ; Signed Integer ;
; SLD_NODE_CRC_HIWORD                             ; 41394                     ; Signed Integer ;
; SLD_NODE_CRC_LOWORD                             ; 50132                     ; Signed Integer ;
; sld_incremental_routing                         ; 1                         ; Untyped        ;
; sld_sample_depth                                ; 128                       ; Untyped        ;
; sld_segment_size                                ; 128                       ; Untyped        ;
; sld_ram_block_type                              ; AUTO                      ; Untyped        ;
; sld_state_bits                                  ; 11                        ; Untyped        ;
; sld_buffer_full_stop                            ; 1                         ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                         ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                         ; Signed Integer ;
; sld_trigger_level                               ; 1                         ; Untyped        ;
; sld_trigger_in_enabled                          ; 0                         ; Untyped        ;
; SLD_HPS_TRIGGER_IN_ENABLED                      ; 0                         ; Signed Integer ;
; SLD_HPS_TRIGGER_OUT_ENABLED                     ; 0                         ; Signed Integer ;
; SLD_HPS_EVENT_ENABLED                           ; 0                         ; Signed Integer ;
; SLD_HPS_EVENT_ID                                ; 0                         ; Signed Integer ;
; sld_advanced_trigger_entity                     ; basic,1,                  ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                         ; Untyped        ;
; sld_enable_advanced_trigger                     ; 0                         ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                      ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                      ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                      ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                      ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                      ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                      ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                      ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                      ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                      ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                      ; String         ;
; sld_inversion_mask_length                       ; 24                        ; Untyped        ;
; sld_inversion_mask                              ; 000000000000000000000000  ; Untyped        ;
; sld_power_up_trigger                            ; 0                         ; Untyped        ;
; SLD_STATE_FLOW_MGR_ENTITY                       ; state_flow_mgr_entity.vhd ; String         ;
; sld_state_flow_use_generated                    ; 0                         ; Untyped        ;
; sld_current_resource_width                      ; 1                         ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                       ; Untyped        ;
; sld_storage_qualifier_bits                      ; 1                         ; Untyped        ;
; SLD_STORAGE_QUALIFIER_GAP_RECORD                ; 0                         ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_MODE                      ; OFF                       ; String         ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                         ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 0                         ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                     ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                         ; Signed Integer ;
; SLD_CREATE_MONITOR_INTERFACE                    ; 0                         ; Signed Integer ;
; SLD_USE_JTAG_SIGNAL_ADAPTER                     ; 1                         ; Signed Integer ;
+-------------------------------------------------+---------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "duty_cycle_calculator:comb_77|multiplier:comb_4"                                                                            ;
+--------+--------+----------+---------------------------------------------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                                                                   ;
+--------+--------+----------+---------------------------------------------------------------------------------------------------------------------------+
; result ; Output ; Warning  ; Output or bidir port (8 bits) is wider than the port expression (1 bits) it drives; bit(s) "result[7..1]" have no fanouts ;
+--------+--------+----------+---------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "duty_cycle_calculator:comb_77|adder:comb_3"                                                                                                                                              ;
+-------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port        ; Type  ; Severity ; Details                                                                                                                                                                            ;
+-------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; add_sub     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; add_sub[-1] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
+-------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "duty_cycle_calculator:comb_77"                                                            ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; duty_cycle ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "srst_clock_generator:comb_69"                                                                                                                                                          ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                                                                                                                                            ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; reset     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; reset[-1] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "button_clock_generator:comb_68"                                                                                                                                                        ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                                                                                                                                            ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; reset     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; reset[-1] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SignalTap II Logic Analyzer Settings                                                                                                                                                                                                                                    ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; Instance Index ; Instance Name    ; Trigger Input Width ; Data Input Width ; Sample Depth ; Segments ; Storage Qualifier Type ; Trigger Flow Control ; Trigger Conditions ; Advanced Trigger Conditions ; Trigger In Used ; Trigger Out Used ; Power-Up Trigger Enabled ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; 0              ; auto_signaltap_0 ; 1                   ; 1                ; 128          ; 1        ; continuous             ; sequential           ; 1                  ; 0                           ; no              ; no               ; no                       ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+


+-----------------------------------------------+
; Elapsed Time Per Partition                    ;
+--------------------------------+--------------+
; Partition Name                 ; Elapsed Time ;
+--------------------------------+--------------+
; sld_signaltap:auto_signaltap_0 ; 00:00:59     ;
; sld_hub:auto_hub               ; 00:00:59     ;
; Top                            ; 00:00:25     ;
+--------------------------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition
    Info: Processing started: Tue Jun 28 17:56:32 2016
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off eecs301_lab2 -c eecs301_lab2
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file v/goal.v
    Info (12023): Found entity 1: goal File: C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/V/goal.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file v/button_clock_generator.v
    Info (12023): Found entity 1: button_clock_generator File: C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/V/button_clock_generator.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file eecs301_lab2.v
    Info (12023): Found entity 1: eecs301_lab2 File: C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/eecs301_lab2.v Line: 5
Warning (12019): Can't analyze file -- file V/quadriture_decoder.v is missing
Warning (12019): Can't analyze file -- file up_down_counter.v is missing
Info (12021): Found 1 design units, including 1 entities, in source file v/up_down_counter.v
    Info (12023): Found entity 1: up_down_counter File: C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/V/up_down_counter.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file v/duty_cycle_calculator.v
    Info (12023): Found entity 1: duty_cycle_calculator File: C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/V/duty_cycle_calculator.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file v/adder.v
    Info (12023): Found entity 1: adder File: C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/V/adder.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file v/multiplier.v
    Info (12023): Found entity 1: multiplier File: C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/V/multiplier.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file v/flipflops.v
    Info (12023): Found entity 1: flipflops File: C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/V/flipflops.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file v/velocity_register.v
    Info (12023): Found entity 1: velocity_register File: C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/V/velocity_register.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file v/srst_clock_generator.v
    Info (12023): Found entity 1: srst_clock_generator File: C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/V/srst_clock_generator.v Line: 1
Warning (10236): Verilog HDL Implicit Net warning at eecs301_lab2.v(101): created implicit net for "clock" File: C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/eecs301_lab2.v Line: 101
Critical Warning (10846): Verilog HDL Instantiation warning at eecs301_lab2.v(97): instance has no name File: C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/eecs301_lab2.v Line: 97
Critical Warning (10846): Verilog HDL Instantiation warning at eecs301_lab2.v(98): instance has no name File: C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/eecs301_lab2.v Line: 98
Critical Warning (10846): Verilog HDL Instantiation warning at eecs301_lab2.v(99): instance has no name File: C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/eecs301_lab2.v Line: 99
Critical Warning (10846): Verilog HDL Instantiation warning at eecs301_lab2.v(100): instance has no name File: C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/eecs301_lab2.v Line: 100
Critical Warning (10846): Verilog HDL Instantiation warning at eecs301_lab2.v(101): instance has no name File: C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/eecs301_lab2.v Line: 101
Critical Warning (10846): Verilog HDL Instantiation warning at eecs301_lab2.v(102): instance has no name File: C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/eecs301_lab2.v Line: 102
Critical Warning (10846): Verilog HDL Instantiation warning at duty_cycle_calculator.v(9): instance has no name File: C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/V/duty_cycle_calculator.v Line: 9
Critical Warning (10846): Verilog HDL Instantiation warning at duty_cycle_calculator.v(10): instance has no name File: C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/V/duty_cycle_calculator.v Line: 10
Critical Warning (10846): Verilog HDL Instantiation warning at eecs301_lab2.v(103): instance has no name File: C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/eecs301_lab2.v Line: 103
Info (12127): Elaborating entity "eecs301_lab2" for the top level hierarchy
Warning (10030): Net "motor_in[0]" at eecs301_lab2.v(57) has no driver or initial value, using a default initial value '0' File: C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/eecs301_lab2.v Line: 57
Warning (10034): Output port "LEDR[1..0]" at eecs301_lab2.v(31) has no driver File: C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/eecs301_lab2.v Line: 31
Warning (10034): Output port "VGA_B" at eecs301_lab2.v(37) has no driver File: C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/eecs301_lab2.v Line: 37
Warning (10034): Output port "VGA_G" at eecs301_lab2.v(40) has no driver File: C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/eecs301_lab2.v Line: 40
Warning (10034): Output port "VGA_R" at eecs301_lab2.v(42) has no driver File: C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/eecs301_lab2.v Line: 42
Warning (10034): Output port "ADC_CONVST" at eecs301_lab2.v(8) has no driver File: C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/eecs301_lab2.v Line: 8
Warning (10034): Output port "ADC_DIN" at eecs301_lab2.v(9) has no driver File: C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/eecs301_lab2.v Line: 9
Warning (10034): Output port "ADC_SCLK" at eecs301_lab2.v(11) has no driver File: C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/eecs301_lab2.v Line: 11
Warning (10034): Output port "VGA_BLANK_N" at eecs301_lab2.v(38) has no driver File: C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/eecs301_lab2.v Line: 38
Warning (10034): Output port "VGA_CLK" at eecs301_lab2.v(39) has no driver File: C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/eecs301_lab2.v Line: 39
Warning (10034): Output port "VGA_HS" at eecs301_lab2.v(41) has no driver File: C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/eecs301_lab2.v Line: 41
Warning (10034): Output port "VGA_SYNC_N" at eecs301_lab2.v(43) has no driver File: C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/eecs301_lab2.v Line: 43
Warning (10034): Output port "VGA_VS" at eecs301_lab2.v(44) has no driver File: C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/eecs301_lab2.v Line: 44
Info (12128): Elaborating entity "button_clock_generator" for hierarchy "button_clock_generator:comb_68" File: C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/eecs301_lab2.v Line: 97
Warning (10230): Verilog HDL assignment warning at button_clock_generator.v(13): truncated value with size 32 to match size of target (22) File: C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/V/button_clock_generator.v Line: 13
Info (12128): Elaborating entity "srst_clock_generator" for hierarchy "srst_clock_generator:comb_69" File: C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/eecs301_lab2.v Line: 98
Warning (10230): Verilog HDL assignment warning at srst_clock_generator.v(13): truncated value with size 32 to match size of target (22) File: C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/V/srst_clock_generator.v Line: 13
Info (12128): Elaborating entity "goal" for hierarchy "goal:comb_70" File: C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/eecs301_lab2.v Line: 99
Warning (10230): Verilog HDL assignment warning at goal.v(14): truncated value with size 32 to match size of target (8) File: C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/V/goal.v Line: 14
Warning (10230): Verilog HDL assignment warning at goal.v(16): truncated value with size 32 to match size of target (8) File: C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/V/goal.v Line: 16
Info (12128): Elaborating entity "flipflops" for hierarchy "flipflops:comb_74" File: C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/eecs301_lab2.v Line: 100
Info (12128): Elaborating entity "up_down_counter" for hierarchy "up_down_counter:comb_75" File: C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/eecs301_lab2.v Line: 101
Warning (10230): Verilog HDL assignment warning at up_down_counter.v(11): truncated value with size 32 to match size of target (8) File: C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/V/up_down_counter.v Line: 11
Warning (10230): Verilog HDL assignment warning at up_down_counter.v(13): truncated value with size 32 to match size of target (8) File: C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/V/up_down_counter.v Line: 13
Info (12128): Elaborating entity "velocity_register" for hierarchy "velocity_register:comb_76" File: C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/eecs301_lab2.v Line: 102
Info (12128): Elaborating entity "duty_cycle_calculator" for hierarchy "duty_cycle_calculator:comb_77" File: C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/eecs301_lab2.v Line: 103
Info (12128): Elaborating entity "adder" for hierarchy "duty_cycle_calculator:comb_77|adder:comb_3" File: C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/V/duty_cycle_calculator.v Line: 9
Info (12128): Elaborating entity "multiplier" for hierarchy "duty_cycle_calculator:comb_77|multiplier:comb_4" File: C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/V/duty_cycle_calculator.v Line: 10
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_i184.tdf
    Info (12023): Found entity 1: altsyncram_i184 File: C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/db/altsyncram_i184.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_elc.tdf
    Info (12023): Found entity 1: mux_elc File: C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/db/mux_elc.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_vnf.tdf
    Info (12023): Found entity 1: decode_vnf File: C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/db/decode_vnf.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_4vi.tdf
    Info (12023): Found entity 1: cntr_4vi File: C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/db/cntr_4vi.tdf Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_09i.tdf
    Info (12023): Found entity 1: cntr_09i File: C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/db/cntr_09i.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_c9c.tdf
    Info (12023): Found entity 1: cmpr_c9c File: C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/db/cmpr_c9c.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_kri.tdf
    Info (12023): Found entity 1: cntr_kri File: C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/db/cntr_kri.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_99c.tdf
    Info (12023): Found entity 1: cmpr_99c File: C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/db/cmpr_99c.tdf Line: 23
Info (12033): Analysis and Synthesis generated SignalTap II or debug node instance "auto_signaltap_0"
Info (11170): Start IP generation for the debug fabric within sld_hub.
Info (11172): 2016.06.28.17:57:36 Progress: Loading sld4209acef/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric within sld_hub.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld4209acef/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/db/ip/sld4209acef/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld4209acef/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/db/ip/sld4209acef/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld4209acef/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/db/ip/sld4209acef/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld4209acef/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/db/ip/sld4209acef/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sld4209acef/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/db/ip/sld4209acef/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 92
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/db/ip/sld4209acef/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld4209acef/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/db/ip/sld4209acef/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Info (12206): 3 design partitions require synthesis
    Info (12211): Partition "Top" requires synthesis because there were changes to its dependent source files
    Info (12211): Partition "sld_signaltap:auto_signaltap_0" requires synthesis because there were changes to its dependent source files
    Info (12211): Partition "sld_hub:auto_hub" requires synthesis because there were changes to its dependent source files
Info (12209): No design partitions will skip synthesis in the current incremental compilation
Warning (12241): 4 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (281037): Using 2 processors to synthesize 3 partitions in parallel
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition
    Info: Processing started: Tue Jun 28 17:58:47 2016
Info: Command: quartus_map --parallel=1 --helper=0 --helper_type=user_partition --partition=Top eecs301_lab2 -c eecs301_lab2
Info (281020): Starting Logic Optimization and Technology Mapping for Top Partition
Warning (13034): The following nodes have both tri-state and non-tri-state drivers
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_0[4]" and its non-tri-state driver. File: C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/eecs301_lab2.v Line: 47
Warning (13039): The following bidirectional pins have no drivers
    Warning (13040): bidirectional pin "GPIO_0[7]" has no driver File: C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/eecs301_lab2.v Line: 47
    Warning (13040): bidirectional pin "GPIO_0[6]" has no driver File: C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/eecs301_lab2.v Line: 47
    Warning (13040): bidirectional pin "GPIO_0[0]" has no driver File: C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/eecs301_lab2.v Line: 47
    Warning (13040): bidirectional pin "GPIO_0[2]" has no driver File: C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/eecs301_lab2.v Line: 47
    Warning (13040): bidirectional pin "GPIO_0[5]" has no driver File: C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/eecs301_lab2.v Line: 47
    Warning (13040): bidirectional pin "GPIO_0[8]" has no driver File: C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/eecs301_lab2.v Line: 47
    Warning (13040): bidirectional pin "GPIO_0[9]" has no driver File: C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/eecs301_lab2.v Line: 47
    Warning (13040): bidirectional pin "GPIO_0[10]" has no driver File: C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/eecs301_lab2.v Line: 47
    Warning (13040): bidirectional pin "GPIO_0[11]" has no driver File: C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/eecs301_lab2.v Line: 47
    Warning (13040): bidirectional pin "GPIO_0[12]" has no driver File: C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/eecs301_lab2.v Line: 47
    Warning (13040): bidirectional pin "GPIO_0[13]" has no driver File: C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/eecs301_lab2.v Line: 47
    Warning (13040): bidirectional pin "GPIO_0[14]" has no driver File: C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/eecs301_lab2.v Line: 47
    Warning (13040): bidirectional pin "GPIO_0[15]" has no driver File: C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/eecs301_lab2.v Line: 47
    Warning (13040): bidirectional pin "GPIO_0[16]" has no driver File: C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/eecs301_lab2.v Line: 47
    Warning (13040): bidirectional pin "GPIO_0[17]" has no driver File: C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/eecs301_lab2.v Line: 47
    Warning (13040): bidirectional pin "GPIO_0[18]" has no driver File: C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/eecs301_lab2.v Line: 47
    Warning (13040): bidirectional pin "GPIO_0[19]" has no driver File: C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/eecs301_lab2.v Line: 47
    Warning (13040): bidirectional pin "GPIO_0[20]" has no driver File: C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/eecs301_lab2.v Line: 47
    Warning (13040): bidirectional pin "GPIO_0[21]" has no driver File: C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/eecs301_lab2.v Line: 47
    Warning (13040): bidirectional pin "GPIO_0[22]" has no driver File: C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/eecs301_lab2.v Line: 47
    Warning (13040): bidirectional pin "GPIO_0[23]" has no driver File: C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/eecs301_lab2.v Line: 47
    Warning (13040): bidirectional pin "GPIO_0[24]" has no driver File: C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/eecs301_lab2.v Line: 47
    Warning (13040): bidirectional pin "GPIO_0[25]" has no driver File: C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/eecs301_lab2.v Line: 47
    Warning (13040): bidirectional pin "GPIO_0[26]" has no driver File: C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/eecs301_lab2.v Line: 47
    Warning (13040): bidirectional pin "GPIO_0[27]" has no driver File: C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/eecs301_lab2.v Line: 47
    Warning (13040): bidirectional pin "GPIO_0[28]" has no driver File: C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/eecs301_lab2.v Line: 47
    Warning (13040): bidirectional pin "GPIO_0[29]" has no driver File: C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/eecs301_lab2.v Line: 47
    Warning (13040): bidirectional pin "GPIO_0[30]" has no driver File: C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/eecs301_lab2.v Line: 47
    Warning (13040): bidirectional pin "GPIO_0[31]" has no driver File: C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/eecs301_lab2.v Line: 47
    Warning (13040): bidirectional pin "GPIO_0[32]" has no driver File: C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/eecs301_lab2.v Line: 47
    Warning (13040): bidirectional pin "GPIO_0[33]" has no driver File: C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/eecs301_lab2.v Line: 47
    Warning (13040): bidirectional pin "GPIO_0[34]" has no driver File: C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/eecs301_lab2.v Line: 47
    Warning (13040): bidirectional pin "GPIO_0[35]" has no driver File: C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/eecs301_lab2.v Line: 47
    Warning (13040): bidirectional pin "GPIO_1[0]" has no driver File: C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/eecs301_lab2.v Line: 51
    Warning (13040): bidirectional pin "GPIO_1[1]" has no driver File: C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/eecs301_lab2.v Line: 51
    Warning (13040): bidirectional pin "GPIO_1[2]" has no driver File: C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/eecs301_lab2.v Line: 51
    Warning (13040): bidirectional pin "GPIO_1[3]" has no driver File: C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/eecs301_lab2.v Line: 51
    Warning (13040): bidirectional pin "GPIO_1[4]" has no driver File: C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/eecs301_lab2.v Line: 51
    Warning (13040): bidirectional pin "GPIO_1[5]" has no driver File: C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/eecs301_lab2.v Line: 51
    Warning (13040): bidirectional pin "GPIO_1[6]" has no driver File: C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/eecs301_lab2.v Line: 51
    Warning (13040): bidirectional pin "GPIO_1[7]" has no driver File: C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/eecs301_lab2.v Line: 51
    Warning (13040): bidirectional pin "GPIO_1[8]" has no driver File: C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/eecs301_lab2.v Line: 51
    Warning (13040): bidirectional pin "GPIO_1[9]" has no driver File: C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/eecs301_lab2.v Line: 51
    Warning (13040): bidirectional pin "GPIO_1[10]" has no driver File: C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/eecs301_lab2.v Line: 51
    Warning (13040): bidirectional pin "GPIO_1[11]" has no driver File: C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/eecs301_lab2.v Line: 51
    Warning (13040): bidirectional pin "GPIO_1[12]" has no driver File: C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/eecs301_lab2.v Line: 51
    Warning (13040): bidirectional pin "GPIO_1[13]" has no driver File: C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/eecs301_lab2.v Line: 51
    Warning (13040): bidirectional pin "GPIO_1[14]" has no driver File: C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/eecs301_lab2.v Line: 51
    Warning (13040): bidirectional pin "GPIO_1[15]" has no driver File: C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/eecs301_lab2.v Line: 51
    Warning (13040): bidirectional pin "GPIO_1[16]" has no driver File: C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/eecs301_lab2.v Line: 51
    Warning (13040): bidirectional pin "GPIO_1[17]" has no driver File: C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/eecs301_lab2.v Line: 51
    Warning (13040): bidirectional pin "GPIO_1[18]" has no driver File: C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/eecs301_lab2.v Line: 51
    Warning (13040): bidirectional pin "GPIO_1[19]" has no driver File: C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/eecs301_lab2.v Line: 51
    Warning (13040): bidirectional pin "GPIO_1[20]" has no driver File: C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/eecs301_lab2.v Line: 51
    Warning (13040): bidirectional pin "GPIO_1[21]" has no driver File: C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/eecs301_lab2.v Line: 51
    Warning (13040): bidirectional pin "GPIO_1[22]" has no driver File: C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/eecs301_lab2.v Line: 51
    Warning (13040): bidirectional pin "GPIO_1[23]" has no driver File: C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/eecs301_lab2.v Line: 51
    Warning (13040): bidirectional pin "GPIO_1[24]" has no driver File: C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/eecs301_lab2.v Line: 51
    Warning (13040): bidirectional pin "GPIO_1[25]" has no driver File: C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/eecs301_lab2.v Line: 51
    Warning (13040): bidirectional pin "GPIO_1[26]" has no driver File: C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/eecs301_lab2.v Line: 51
    Warning (13040): bidirectional pin "GPIO_1[27]" has no driver File: C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/eecs301_lab2.v Line: 51
    Warning (13040): bidirectional pin "GPIO_1[28]" has no driver File: C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/eecs301_lab2.v Line: 51
    Warning (13040): bidirectional pin "GPIO_1[29]" has no driver File: C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/eecs301_lab2.v Line: 51
    Warning (13040): bidirectional pin "GPIO_1[30]" has no driver File: C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/eecs301_lab2.v Line: 51
    Warning (13040): bidirectional pin "GPIO_1[31]" has no driver File: C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/eecs301_lab2.v Line: 51
    Warning (13040): bidirectional pin "GPIO_1[32]" has no driver File: C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/eecs301_lab2.v Line: 51
    Warning (13040): bidirectional pin "GPIO_1[33]" has no driver File: C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/eecs301_lab2.v Line: 51
    Warning (13040): bidirectional pin "GPIO_1[34]" has no driver File: C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/eecs301_lab2.v Line: 51
    Warning (13040): bidirectional pin "GPIO_1[35]" has no driver File: C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/eecs301_lab2.v Line: 51
Warning (13032): The following tri-state nodes are fed by constants
    Warning (13033): The pin "GPIO_0[3]" is fed by VCC File: C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/eecs301_lab2.v Line: 47
    Warning (13033): The pin "GPIO_0[1]" is fed by GND File: C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/eecs301_lab2.v Line: 47
Warning (13009): TRI or OPNDRN buffers permanently enabled
    Warning (13010): Node "GPIO_0[3]~synth" File: C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/eecs301_lab2.v Line: 47
    Warning (13010): Node "GPIO_0[4]~synth" File: C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/eecs301_lab2.v Line: 47
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "ADC_CONVST" is stuck at GND File: C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/eecs301_lab2.v Line: 8
    Warning (13410): Pin "ADC_DIN" is stuck at GND File: C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/eecs301_lab2.v Line: 9
    Warning (13410): Pin "ADC_SCLK" is stuck at GND File: C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/eecs301_lab2.v Line: 11
    Warning (13410): Pin "HEX0[0]" is stuck at VCC File: C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/eecs301_lab2.v Line: 20
    Warning (13410): Pin "HEX0[1]" is stuck at VCC File: C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/eecs301_lab2.v Line: 20
    Warning (13410): Pin "HEX0[2]" is stuck at VCC File: C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/eecs301_lab2.v Line: 20
    Warning (13410): Pin "HEX0[3]" is stuck at VCC File: C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/eecs301_lab2.v Line: 20
    Warning (13410): Pin "HEX0[4]" is stuck at VCC File: C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/eecs301_lab2.v Line: 20
    Warning (13410): Pin "HEX0[5]" is stuck at VCC File: C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/eecs301_lab2.v Line: 20
    Warning (13410): Pin "HEX0[6]" is stuck at VCC File: C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/eecs301_lab2.v Line: 20
    Warning (13410): Pin "HEX1[0]" is stuck at VCC File: C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/eecs301_lab2.v Line: 21
    Warning (13410): Pin "HEX1[1]" is stuck at VCC File: C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/eecs301_lab2.v Line: 21
    Warning (13410): Pin "HEX1[2]" is stuck at VCC File: C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/eecs301_lab2.v Line: 21
    Warning (13410): Pin "HEX1[3]" is stuck at VCC File: C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/eecs301_lab2.v Line: 21
    Warning (13410): Pin "HEX1[4]" is stuck at VCC File: C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/eecs301_lab2.v Line: 21
    Warning (13410): Pin "HEX1[5]" is stuck at VCC File: C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/eecs301_lab2.v Line: 21
    Warning (13410): Pin "HEX1[6]" is stuck at VCC File: C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/eecs301_lab2.v Line: 21
    Warning (13410): Pin "HEX2[0]" is stuck at VCC File: C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/eecs301_lab2.v Line: 22
    Warning (13410): Pin "HEX2[1]" is stuck at VCC File: C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/eecs301_lab2.v Line: 22
    Warning (13410): Pin "HEX2[2]" is stuck at VCC File: C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/eecs301_lab2.v Line: 22
    Warning (13410): Pin "HEX2[3]" is stuck at VCC File: C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/eecs301_lab2.v Line: 22
    Warning (13410): Pin "HEX2[4]" is stuck at VCC File: C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/eecs301_lab2.v Line: 22
    Warning (13410): Pin "HEX2[5]" is stuck at VCC File: C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/eecs301_lab2.v Line: 22
    Warning (13410): Pin "HEX2[6]" is stuck at VCC File: C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/eecs301_lab2.v Line: 22
    Warning (13410): Pin "HEX3[0]" is stuck at VCC File: C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/eecs301_lab2.v Line: 23
    Warning (13410): Pin "HEX3[1]" is stuck at VCC File: C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/eecs301_lab2.v Line: 23
    Warning (13410): Pin "HEX3[2]" is stuck at VCC File: C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/eecs301_lab2.v Line: 23
    Warning (13410): Pin "HEX3[3]" is stuck at VCC File: C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/eecs301_lab2.v Line: 23
    Warning (13410): Pin "HEX3[4]" is stuck at VCC File: C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/eecs301_lab2.v Line: 23
    Warning (13410): Pin "HEX3[5]" is stuck at VCC File: C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/eecs301_lab2.v Line: 23
    Warning (13410): Pin "HEX3[6]" is stuck at VCC File: C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/eecs301_lab2.v Line: 23
    Warning (13410): Pin "HEX4[0]" is stuck at VCC File: C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/eecs301_lab2.v Line: 24
    Warning (13410): Pin "HEX4[1]" is stuck at VCC File: C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/eecs301_lab2.v Line: 24
    Warning (13410): Pin "HEX4[2]" is stuck at VCC File: C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/eecs301_lab2.v Line: 24
    Warning (13410): Pin "HEX4[3]" is stuck at VCC File: C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/eecs301_lab2.v Line: 24
    Warning (13410): Pin "HEX4[4]" is stuck at VCC File: C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/eecs301_lab2.v Line: 24
    Warning (13410): Pin "HEX4[5]" is stuck at VCC File: C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/eecs301_lab2.v Line: 24
    Warning (13410): Pin "HEX4[6]" is stuck at VCC File: C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/eecs301_lab2.v Line: 24
    Warning (13410): Pin "HEX5[0]" is stuck at VCC File: C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/eecs301_lab2.v Line: 25
    Warning (13410): Pin "HEX5[1]" is stuck at VCC File: C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/eecs301_lab2.v Line: 25
    Warning (13410): Pin "HEX5[2]" is stuck at VCC File: C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/eecs301_lab2.v Line: 25
    Warning (13410): Pin "HEX5[3]" is stuck at VCC File: C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/eecs301_lab2.v Line: 25
    Warning (13410): Pin "HEX5[4]" is stuck at VCC File: C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/eecs301_lab2.v Line: 25
    Warning (13410): Pin "HEX5[5]" is stuck at VCC File: C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/eecs301_lab2.v Line: 25
    Warning (13410): Pin "HEX5[6]" is stuck at VCC File: C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/eecs301_lab2.v Line: 25
    Warning (13410): Pin "LEDR[0]" is stuck at GND File: C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/eecs301_lab2.v Line: 31
    Warning (13410): Pin "LEDR[1]" is stuck at GND File: C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/eecs301_lab2.v Line: 31
    Warning (13410): Pin "LEDR[2]" is stuck at GND File: C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/eecs301_lab2.v Line: 31
    Warning (13410): Pin "LEDR[3]" is stuck at GND File: C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/eecs301_lab2.v Line: 31
    Warning (13410): Pin "LEDR[4]" is stuck at GND File: C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/eecs301_lab2.v Line: 31
    Warning (13410): Pin "LEDR[5]" is stuck at GND File: C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/eecs301_lab2.v Line: 31
    Warning (13410): Pin "LEDR[6]" is stuck at GND File: C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/eecs301_lab2.v Line: 31
    Warning (13410): Pin "LEDR[7]" is stuck at GND File: C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/eecs301_lab2.v Line: 31
    Warning (13410): Pin "LEDR[8]" is stuck at GND File: C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/eecs301_lab2.v Line: 31
    Warning (13410): Pin "LEDR[9]" is stuck at GND File: C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/eecs301_lab2.v Line: 31
    Warning (13410): Pin "VGA_B[0]" is stuck at GND File: C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/eecs301_lab2.v Line: 37
    Warning (13410): Pin "VGA_B[1]" is stuck at GND File: C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/eecs301_lab2.v Line: 37
    Warning (13410): Pin "VGA_B[2]" is stuck at GND File: C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/eecs301_lab2.v Line: 37
    Warning (13410): Pin "VGA_B[3]" is stuck at GND File: C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/eecs301_lab2.v Line: 37
    Warning (13410): Pin "VGA_B[4]" is stuck at GND File: C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/eecs301_lab2.v Line: 37
    Warning (13410): Pin "VGA_B[5]" is stuck at GND File: C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/eecs301_lab2.v Line: 37
    Warning (13410): Pin "VGA_B[6]" is stuck at GND File: C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/eecs301_lab2.v Line: 37
    Warning (13410): Pin "VGA_B[7]" is stuck at GND File: C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/eecs301_lab2.v Line: 37
    Warning (13410): Pin "VGA_BLANK_N" is stuck at GND File: C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/eecs301_lab2.v Line: 38
    Warning (13410): Pin "VGA_CLK" is stuck at GND File: C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/eecs301_lab2.v Line: 39
    Warning (13410): Pin "VGA_G[0]" is stuck at GND File: C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/eecs301_lab2.v Line: 40
    Warning (13410): Pin "VGA_G[1]" is stuck at GND File: C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/eecs301_lab2.v Line: 40
    Warning (13410): Pin "VGA_G[2]" is stuck at GND File: C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/eecs301_lab2.v Line: 40
    Warning (13410): Pin "VGA_G[3]" is stuck at GND File: C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/eecs301_lab2.v Line: 40
    Warning (13410): Pin "VGA_G[4]" is stuck at GND File: C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/eecs301_lab2.v Line: 40
    Warning (13410): Pin "VGA_G[5]" is stuck at GND File: C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/eecs301_lab2.v Line: 40
    Warning (13410): Pin "VGA_G[6]" is stuck at GND File: C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/eecs301_lab2.v Line: 40
    Warning (13410): Pin "VGA_G[7]" is stuck at GND File: C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/eecs301_lab2.v Line: 40
    Warning (13410): Pin "VGA_HS" is stuck at GND File: C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/eecs301_lab2.v Line: 41
    Warning (13410): Pin "VGA_R[0]" is stuck at GND File: C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/eecs301_lab2.v Line: 42
    Warning (13410): Pin "VGA_R[1]" is stuck at GND File: C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/eecs301_lab2.v Line: 42
    Warning (13410): Pin "VGA_R[2]" is stuck at GND File: C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/eecs301_lab2.v Line: 42
    Warning (13410): Pin "VGA_R[3]" is stuck at GND File: C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/eecs301_lab2.v Line: 42
    Warning (13410): Pin "VGA_R[4]" is stuck at GND File: C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/eecs301_lab2.v Line: 42
    Warning (13410): Pin "VGA_R[5]" is stuck at GND File: C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/eecs301_lab2.v Line: 42
    Warning (13410): Pin "VGA_R[6]" is stuck at GND File: C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/eecs301_lab2.v Line: 42
    Warning (13410): Pin "VGA_R[7]" is stuck at GND File: C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/eecs301_lab2.v Line: 42
    Warning (13410): Pin "VGA_SYNC_N" is stuck at GND File: C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/eecs301_lab2.v Line: 43
    Warning (13410): Pin "VGA_VS" is stuck at GND File: C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/eecs301_lab2.v Line: 44
Info (17049): 25 registers lost all their fanouts during netlist optimizations.
Info (21057): Implemented 177 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 19 input pins
    Info (21059): Implemented 84 output pins
    Info (21060): Implemented 72 bidirectional pins
    Info (21061): Implemented 2 logic cells
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 163 warnings
    Info: Peak virtual memory: 796 megabytes
    Info: Processing ended: Tue Jun 28 17:59:08 2016
    Info: Elapsed time: 00:00:21
    Info: Total CPU time (on all processors): 00:00:01
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition
    Info: Processing started: Tue Jun 28 17:57:52 2016
Info: Command: quartus_map --parallel=1 --helper=1 --helper_type=user_partition --partition=sld_signaltap:auto_signaltap_0 eecs301_lab2 -c eecs301_lab2
Info (281019): Starting Logic Optimization and Technology Mapping for Partition sld_signaltap:auto_signaltap_0
Info (286031): Timing-Driven Synthesis is running on partition "sld_signaltap:auto_signaltap_0"
Info (21057): Implemented 460 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 71 input pins
    Info (21059): Implemented 17 output pins
    Info (21061): Implemented 371 logic cells
    Info (21064): Implemented 1 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 801 megabytes
    Info: Processing ended: Tue Jun 28 17:58:04 2016
    Info: Elapsed time: 00:00:12
    Info: Total CPU time (on all processors): 00:00:02
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition
    Info: Processing started: Tue Jun 28 17:57:51 2016
Info: Command: quartus_map --parallel=1 --helper=2 --helper_type=user_partition --partition=sld_hub:auto_hub eecs301_lab2 -c eecs301_lab2
Info (281019): Starting Logic Optimization and Technology Mapping for Partition sld_hub:auto_hub
Info (286031): Timing-Driven Synthesis is running on partition "sld_hub:auto_hub"
Info (21057): Implemented 234 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 44 input pins
    Info (21059): Implemented 62 output pins
    Info (21061): Implemented 128 logic cells
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 811 megabytes
    Info: Processing ended: Tue Jun 28 17:58:43 2016
    Info: Elapsed time: 00:00:52
    Info: Total CPU time (on all processors): 00:00:04
Info (281038): Finished parallel synthesis of all partitions
Info (144001): Generated suppressed messages file C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/eecs301_lab2.map.smsg
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 195 warnings
    Info: Peak virtual memory: 932 megabytes
    Info: Processing ended: Tue Jun 28 17:59:10 2016
    Info: Elapsed time: 00:02:38
    Info: Total CPU time (on all processors): 00:01:26


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/eecs301_lab2.map.smsg.


