<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.16"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>STM32L4xx_HAL_Driver: APB2</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
  $(document).ready(initResizable);
/* @license-end */</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">STM32L4xx_HAL_Driver
   &#160;<span id="projectnumber">1.14.0</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.16 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(document).ready(function(){initNavTree('group__BUS__LL__EF__APB2.html','');});
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#func-members">Functions</a>  </div>
  <div class="headertitle">
<div class="title">APB2<div class="ingroups"><a class="el" href="group__STM32L4xx__LL__Driver.html">STM32L4xx_LL_Driver</a> &raquo; <a class="el" href="group__BUS__LL.html">BUS</a> &raquo; <a class="el" href="group__BUS__LL__Exported__Functions.html">BUS Exported Functions</a></div></div>  </div>
</div><!--header-->
<div class="contents">
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:ga47d2bfd6a6322996ce00f2b8241a8417"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__BUS__LL__EF__APB2.html#ga47d2bfd6a6322996ce00f2b8241a8417">LL_APB2_GRP1_EnableClock</a> (uint32_t Periphs)</td></tr>
<tr class="memdesc:ga47d2bfd6a6322996ce00f2b8241a8417"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable APB2 peripherals clock. @rmtoll APB2ENR SYSCFGEN LL_APB2_GRP1_EnableClock<br  />
 APB2ENR FWEN LL_APB2_GRP1_EnableClock<br  />
 APB2ENR SDMMC1EN LL_APB2_GRP1_EnableClock<br  />
 APB2ENR TIM1EN LL_APB2_GRP1_EnableClock<br  />
 APB2ENR SPI1EN LL_APB2_GRP1_EnableClock<br  />
 APB2ENR TIM8EN LL_APB2_GRP1_EnableClock<br  />
 APB2ENR USART1EN LL_APB2_GRP1_EnableClock<br  />
 APB2ENR TIM15EN LL_APB2_GRP1_EnableClock<br  />
 APB2ENR TIM16EN LL_APB2_GRP1_EnableClock<br  />
 APB2ENR TIM17EN LL_APB2_GRP1_EnableClock<br  />
 APB2ENR SAI1EN LL_APB2_GRP1_EnableClock<br  />
 APB2ENR SAI2EN LL_APB2_GRP1_EnableClock<br  />
 APB2ENR DFSDM1EN LL_APB2_GRP1_EnableClock<br  />
 APB2ENR LTDCEN LL_APB2_GRP1_EnableClock<br  />
 APB2ENR DSIEN LL_APB2_GRP1_EnableClock.  <a href="group__BUS__LL__EF__APB2.html#ga47d2bfd6a6322996ce00f2b8241a8417">More...</a><br /></td></tr>
<tr class="separator:ga47d2bfd6a6322996ce00f2b8241a8417"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga179333bc0a374b7481062f32e472d20c"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__BUS__LL__EF__APB2.html#ga179333bc0a374b7481062f32e472d20c">LL_APB2_GRP1_IsEnabledClock</a> (uint32_t Periphs)</td></tr>
<tr class="memdesc:ga179333bc0a374b7481062f32e472d20c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check if APB2 peripheral clock is enabled or not @rmtoll APB2ENR SYSCFGEN LL_APB2_GRP1_IsEnabledClock<br  />
 APB2ENR FWEN LL_APB2_GRP1_IsEnabledClock<br  />
 APB2ENR SDMMC1EN LL_APB2_GRP1_IsEnabledClock<br  />
 APB2ENR TIM1EN LL_APB2_GRP1_IsEnabledClock<br  />
 APB2ENR SPI1EN LL_APB2_GRP1_IsEnabledClock<br  />
 APB2ENR TIM8EN LL_APB2_GRP1_IsEnabledClock<br  />
 APB2ENR USART1EN LL_APB2_GRP1_IsEnabledClock<br  />
 APB2ENR TIM15EN LL_APB2_GRP1_IsEnabledClock<br  />
 APB2ENR TIM16EN LL_APB2_GRP1_IsEnabledClock<br  />
 APB2ENR TIM17EN LL_APB2_GRP1_IsEnabledClock<br  />
 APB2ENR SAI1EN LL_APB2_GRP1_IsEnabledClock<br  />
 APB2ENR SAI2EN LL_APB2_GRP1_IsEnabledClock<br  />
 APB2ENR DFSDM1EN LL_APB2_GRP1_IsEnabledClock<br  />
 APB2ENR LTDCEN LL_APB2_GRP1_IsEnabledClock<br  />
 APB2ENR DSIEN LL_APB2_GRP1_IsEnabledClock.  <a href="group__BUS__LL__EF__APB2.html#ga179333bc0a374b7481062f32e472d20c">More...</a><br /></td></tr>
<tr class="separator:ga179333bc0a374b7481062f32e472d20c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3f43da0748cc8b8271884bbd2bb229a7"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__BUS__LL__EF__APB2.html#ga3f43da0748cc8b8271884bbd2bb229a7">LL_APB2_GRP1_DisableClock</a> (uint32_t Periphs)</td></tr>
<tr class="memdesc:ga3f43da0748cc8b8271884bbd2bb229a7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable APB2 peripherals clock. @rmtoll APB2ENR SYSCFGEN LL_APB2_GRP1_DisableClock<br  />
 APB2ENR SDMMC1EN LL_APB2_GRP1_DisableClock<br  />
 APB2ENR TIM1EN LL_APB2_GRP1_DisableClock<br  />
 APB2ENR SPI1EN LL_APB2_GRP1_DisableClock<br  />
 APB2ENR TIM8EN LL_APB2_GRP1_DisableClock<br  />
 APB2ENR USART1EN LL_APB2_GRP1_DisableClock<br  />
 APB2ENR TIM15EN LL_APB2_GRP1_DisableClock<br  />
 APB2ENR TIM16EN LL_APB2_GRP1_DisableClock<br  />
 APB2ENR TIM17EN LL_APB2_GRP1_DisableClock<br  />
 APB2ENR SAI1EN LL_APB2_GRP1_DisableClock<br  />
 APB2ENR SAI2EN LL_APB2_GRP1_DisableClock<br  />
 APB2ENR DFSDM1EN LL_APB2_GRP1_DisableClock<br  />
 APB2ENR LTDCEN LL_APB2_GRP1_DisableClock<br  />
 APB2ENR DSIEN LL_APB2_GRP1_DisableClock.  <a href="group__BUS__LL__EF__APB2.html#ga3f43da0748cc8b8271884bbd2bb229a7">More...</a><br /></td></tr>
<tr class="separator:ga3f43da0748cc8b8271884bbd2bb229a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad3399e30aa27c801c1ae1f2222f3b5ad"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__BUS__LL__EF__APB2.html#gad3399e30aa27c801c1ae1f2222f3b5ad">LL_APB2_GRP1_ForceReset</a> (uint32_t Periphs)</td></tr>
<tr class="memdesc:gad3399e30aa27c801c1ae1f2222f3b5ad"><td class="mdescLeft">&#160;</td><td class="mdescRight">Force APB2 peripherals reset. @rmtoll APB2RSTR SYSCFGRST LL_APB2_GRP1_ForceReset<br  />
 APB2RSTR SDMMC1RST LL_APB2_GRP1_ForceReset<br  />
 APB2RSTR TIM1RST LL_APB2_GRP1_ForceReset<br  />
 APB2RSTR SPI1RST LL_APB2_GRP1_ForceReset<br  />
 APB2RSTR TIM8RST LL_APB2_GRP1_ForceReset<br  />
 APB2RSTR USART1RST LL_APB2_GRP1_ForceReset<br  />
 APB2RSTR TIM15RST LL_APB2_GRP1_ForceReset<br  />
 APB2RSTR TIM16RST LL_APB2_GRP1_ForceReset<br  />
 APB2RSTR TIM17RST LL_APB2_GRP1_ForceReset<br  />
 APB2RSTR SAI1RST LL_APB2_GRP1_ForceReset<br  />
 APB2RSTR SAI2RST LL_APB2_GRP1_ForceReset<br  />
 APB2RSTR DFSDM1RST LL_APB2_GRP1_ForceReset<br  />
 APB2RSTR LTDCRST LL_APB2_GRP1_ForceReset<br  />
 APB2RSTR DSIRST LL_APB2_GRP1_ForceReset.  <a href="group__BUS__LL__EF__APB2.html#gad3399e30aa27c801c1ae1f2222f3b5ad">More...</a><br /></td></tr>
<tr class="separator:gad3399e30aa27c801c1ae1f2222f3b5ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1ce12f91580365c8228485e2bfcfe0fd"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__BUS__LL__EF__APB2.html#ga1ce12f91580365c8228485e2bfcfe0fd">LL_APB2_GRP1_ReleaseReset</a> (uint32_t Periphs)</td></tr>
<tr class="memdesc:ga1ce12f91580365c8228485e2bfcfe0fd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Release APB2 peripherals reset. @rmtoll APB2RSTR SYSCFGRST LL_APB2_GRP1_ReleaseReset<br  />
 APB2RSTR SDMMC1RST LL_APB2_GRP1_ReleaseReset<br  />
 APB2RSTR TIM1RST LL_APB2_GRP1_ReleaseReset<br  />
 APB2RSTR SPI1RST LL_APB2_GRP1_ReleaseReset<br  />
 APB2RSTR TIM8RST LL_APB2_GRP1_ReleaseReset<br  />
 APB2RSTR USART1RST LL_APB2_GRP1_ReleaseReset<br  />
 APB2RSTR TIM15RST LL_APB2_GRP1_ReleaseReset<br  />
 APB2RSTR TIM16RST LL_APB2_GRP1_ReleaseReset<br  />
 APB2RSTR TIM17RST LL_APB2_GRP1_ReleaseReset<br  />
 APB2RSTR SAI1RST LL_APB2_GRP1_ReleaseReset<br  />
 APB2RSTR SAI2RST LL_APB2_GRP1_ReleaseReset<br  />
 APB2RSTR DFSDM1RST LL_APB2_GRP1_ReleaseReset<br  />
 APB2RSTR LTDCRST LL_APB2_GRP1_ReleaseReset<br  />
 APB2RSTR DSIRST LL_APB2_GRP1_ReleaseReset.  <a href="group__BUS__LL__EF__APB2.html#ga1ce12f91580365c8228485e2bfcfe0fd">More...</a><br /></td></tr>
<tr class="separator:ga1ce12f91580365c8228485e2bfcfe0fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9eea8539f76a71ba1c8e37ac295f576d"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__BUS__LL__EF__APB2.html#ga9eea8539f76a71ba1c8e37ac295f576d">LL_APB2_GRP1_EnableClockStopSleep</a> (uint32_t Periphs)</td></tr>
<tr class="memdesc:ga9eea8539f76a71ba1c8e37ac295f576d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable APB2 peripheral clocks in Sleep and Stop modes @rmtoll APB2SMENR SYSCFGSMEN LL_APB2_GRP1_EnableClockStopSleep<br  />
 APB2SMENR SDMMC1SMEN LL_APB2_GRP1_EnableClockStopSleep<br  />
 APB2SMENR TIM1SMEN LL_APB2_GRP1_EnableClockStopSleep<br  />
 APB2SMENR SPI1SMEN LL_APB2_GRP1_EnableClockStopSleep<br  />
 APB2SMENR TIM8SMEN LL_APB2_GRP1_EnableClockStopSleep<br  />
 APB2SMENR USART1SMEN LL_APB2_GRP1_EnableClockStopSleep<br  />
 APB2SMENR TIM15SMEN LL_APB2_GRP1_EnableClockStopSleep<br  />
 APB2SMENR TIM16SMEN LL_APB2_GRP1_EnableClockStopSleep<br  />
 APB2SMENR TIM17SMEN LL_APB2_GRP1_EnableClockStopSleep<br  />
 APB2SMENR SAI1SMEN LL_APB2_GRP1_EnableClockStopSleep<br  />
 APB2SMENR SAI2SMEN LL_APB2_GRP1_EnableClockStopSleep<br  />
 APB2SMENR DFSDM1SMEN LL_APB2_GRP1_EnableClockStopSleep<br  />
 APB2SMENR LTDCSMEN LL_APB2_GRP1_EnableClockStopSleep<br  />
 APB2SMENR DSISMEN LL_APB2_GRP1_EnableClockStopSleep.  <a href="group__BUS__LL__EF__APB2.html#ga9eea8539f76a71ba1c8e37ac295f576d">More...</a><br /></td></tr>
<tr class="separator:ga9eea8539f76a71ba1c8e37ac295f576d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga56211c8caf27824ffe95a1671b562247"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__BUS__LL__EF__APB2.html#ga56211c8caf27824ffe95a1671b562247">LL_APB2_GRP1_DisableClockStopSleep</a> (uint32_t Periphs)</td></tr>
<tr class="memdesc:ga56211c8caf27824ffe95a1671b562247"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable APB2 peripheral clocks in Sleep and Stop modes @rmtoll APB2SMENR SYSCFGSMEN LL_APB2_GRP1_DisableClockStopSleep<br  />
 APB2SMENR SDMMC1SMEN LL_APB2_GRP1_DisableClockStopSleep<br  />
 APB2SMENR TIM1SMEN LL_APB2_GRP1_DisableClockStopSleep<br  />
 APB2SMENR SPI1SMEN LL_APB2_GRP1_DisableClockStopSleep<br  />
 APB2SMENR TIM8SMEN LL_APB2_GRP1_DisableClockStopSleep<br  />
 APB2SMENR USART1SMEN LL_APB2_GRP1_DisableClockStopSleep<br  />
 APB2SMENR TIM15SMEN LL_APB2_GRP1_DisableClockStopSleep<br  />
 APB2SMENR TIM16SMEN LL_APB2_GRP1_DisableClockStopSleep<br  />
 APB2SMENR TIM17SMEN LL_APB2_GRP1_DisableClockStopSleep<br  />
 APB2SMENR SAI1SMEN LL_APB2_GRP1_DisableClockStopSleep<br  />
 APB2SMENR SAI2SMEN LL_APB2_GRP1_DisableClockStopSleep<br  />
 APB2SMENR DFSDM1SMEN LL_APB2_GRP1_DisableClockStopSleep<br  />
 APB2SMENR LTDCSMEN LL_APB2_GRP1_DisableClockStopSleep<br  />
 APB2SMENR DSISMEN LL_APB2_GRP1_DisableClockStopSleep.  <a href="group__BUS__LL__EF__APB2.html#ga56211c8caf27824ffe95a1671b562247">More...</a><br /></td></tr>
<tr class="separator:ga56211c8caf27824ffe95a1671b562247"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<h2 class="groupheader">Function Documentation</h2>
<a id="ga3f43da0748cc8b8271884bbd2bb229a7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3f43da0748cc8b8271884bbd2bb229a7">&#9670;&nbsp;</a></span>LL_APB2_GRP1_DisableClock()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE void LL_APB2_GRP1_DisableClock </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>Periphs</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Disable APB2 peripherals clock. @rmtoll APB2ENR SYSCFGEN LL_APB2_GRP1_DisableClock<br  />
 APB2ENR SDMMC1EN LL_APB2_GRP1_DisableClock<br  />
 APB2ENR TIM1EN LL_APB2_GRP1_DisableClock<br  />
 APB2ENR SPI1EN LL_APB2_GRP1_DisableClock<br  />
 APB2ENR TIM8EN LL_APB2_GRP1_DisableClock<br  />
 APB2ENR USART1EN LL_APB2_GRP1_DisableClock<br  />
 APB2ENR TIM15EN LL_APB2_GRP1_DisableClock<br  />
 APB2ENR TIM16EN LL_APB2_GRP1_DisableClock<br  />
 APB2ENR TIM17EN LL_APB2_GRP1_DisableClock<br  />
 APB2ENR SAI1EN LL_APB2_GRP1_DisableClock<br  />
 APB2ENR SAI2EN LL_APB2_GRP1_DisableClock<br  />
 APB2ENR DFSDM1EN LL_APB2_GRP1_DisableClock<br  />
 APB2ENR LTDCEN LL_APB2_GRP1_DisableClock<br  />
 APB2ENR DSIEN LL_APB2_GRP1_DisableClock. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">Periphs</td><td>This parameter can be a combination of the following values: <ul>
<li>LL_APB2_GRP1_PERIPH_SYSCFG </li>
<li>LL_APB2_GRP1_PERIPH_SDMMC1 (*) </li>
<li>LL_APB2_GRP1_PERIPH_TIM1 </li>
<li>LL_APB2_GRP1_PERIPH_SPI1 </li>
<li>LL_APB2_GRP1_PERIPH_TIM8 (*) </li>
<li>LL_APB2_GRP1_PERIPH_USART1 </li>
<li>LL_APB2_GRP1_PERIPH_TIM15 </li>
<li>LL_APB2_GRP1_PERIPH_TIM16 </li>
<li>LL_APB2_GRP1_PERIPH_TIM17 (*) </li>
<li>LL_APB2_GRP1_PERIPH_SAI1 </li>
<li>LL_APB2_GRP1_PERIPH_SAI2 (*) </li>
<li>LL_APB2_GRP1_PERIPH_DFSDM1 (*) </li>
<li>LL_APB2_GRP1_PERIPH_LTDC (*) </li>
<li>LL_APB2_GRP1_PERIPH_DSI (*)</li>
</ul>
(*) value not defined in all devices. </td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="stm32l4xx__ll__bus_8h_source.html#l01758">1758</a> of file <a class="el" href="stm32l4xx__ll__bus_8h_source.html">stm32l4xx_ll_bus.h</a>.</p>
<div class="fragment"><div class="line"><a name="l01759"></a><span class="lineno"> 1759</span>&#160;{</div>
<div class="line"><a name="l01760"></a><span class="lineno"> 1760</span>&#160;  <a class="code" href="group__RTCEx__Exported__Functions__Group2.html#ga4734c37dd6682d79ce748b9bff126f66">CLEAR_BIT</a>(RCC-&gt;APB2ENR, Periphs);</div>
<div class="line"><a name="l01761"></a><span class="lineno"> 1761</span>&#160;}</div>
</div><!-- fragment -->
</div>
</div>
<a id="ga56211c8caf27824ffe95a1671b562247"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga56211c8caf27824ffe95a1671b562247">&#9670;&nbsp;</a></span>LL_APB2_GRP1_DisableClockStopSleep()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE void LL_APB2_GRP1_DisableClockStopSleep </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>Periphs</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Disable APB2 peripheral clocks in Sleep and Stop modes @rmtoll APB2SMENR SYSCFGSMEN LL_APB2_GRP1_DisableClockStopSleep<br  />
 APB2SMENR SDMMC1SMEN LL_APB2_GRP1_DisableClockStopSleep<br  />
 APB2SMENR TIM1SMEN LL_APB2_GRP1_DisableClockStopSleep<br  />
 APB2SMENR SPI1SMEN LL_APB2_GRP1_DisableClockStopSleep<br  />
 APB2SMENR TIM8SMEN LL_APB2_GRP1_DisableClockStopSleep<br  />
 APB2SMENR USART1SMEN LL_APB2_GRP1_DisableClockStopSleep<br  />
 APB2SMENR TIM15SMEN LL_APB2_GRP1_DisableClockStopSleep<br  />
 APB2SMENR TIM16SMEN LL_APB2_GRP1_DisableClockStopSleep<br  />
 APB2SMENR TIM17SMEN LL_APB2_GRP1_DisableClockStopSleep<br  />
 APB2SMENR SAI1SMEN LL_APB2_GRP1_DisableClockStopSleep<br  />
 APB2SMENR SAI2SMEN LL_APB2_GRP1_DisableClockStopSleep<br  />
 APB2SMENR DFSDM1SMEN LL_APB2_GRP1_DisableClockStopSleep<br  />
 APB2SMENR LTDCSMEN LL_APB2_GRP1_DisableClockStopSleep<br  />
 APB2SMENR DSISMEN LL_APB2_GRP1_DisableClockStopSleep. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">Periphs</td><td>This parameter can be a combination of the following values: <ul>
<li>LL_APB2_GRP1_PERIPH_SYSCFG </li>
<li>LL_APB2_GRP1_PERIPH_SDMMC1 (*) </li>
<li>LL_APB2_GRP1_PERIPH_TIM1 </li>
<li>LL_APB2_GRP1_PERIPH_SPI1 </li>
<li>LL_APB2_GRP1_PERIPH_TIM8 (*) </li>
<li>LL_APB2_GRP1_PERIPH_USART1 </li>
<li>LL_APB2_GRP1_PERIPH_TIM15 </li>
<li>LL_APB2_GRP1_PERIPH_TIM16 </li>
<li>LL_APB2_GRP1_PERIPH_TIM17 (*) </li>
<li>LL_APB2_GRP1_PERIPH_SAI1 </li>
<li>LL_APB2_GRP1_PERIPH_SAI2 (*) </li>
<li>LL_APB2_GRP1_PERIPH_DFSDM1 (*) </li>
<li>LL_APB2_GRP1_PERIPH_LTDC (*) </li>
<li>LL_APB2_GRP1_PERIPH_DSI (*)</li>
</ul>
(*) value not defined in all devices. </td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="stm32l4xx__ll__bus_8h_source.html#l01924">1924</a> of file <a class="el" href="stm32l4xx__ll__bus_8h_source.html">stm32l4xx_ll_bus.h</a>.</p>
<div class="fragment"><div class="line"><a name="l01925"></a><span class="lineno"> 1925</span>&#160;{</div>
<div class="line"><a name="l01926"></a><span class="lineno"> 1926</span>&#160;  <a class="code" href="group__RTCEx__Exported__Functions__Group2.html#ga4734c37dd6682d79ce748b9bff126f66">CLEAR_BIT</a>(RCC-&gt;APB2SMENR, Periphs);</div>
<div class="line"><a name="l01927"></a><span class="lineno"> 1927</span>&#160;}</div>
</div><!-- fragment -->
</div>
</div>
<a id="ga47d2bfd6a6322996ce00f2b8241a8417"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga47d2bfd6a6322996ce00f2b8241a8417">&#9670;&nbsp;</a></span>LL_APB2_GRP1_EnableClock()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE void LL_APB2_GRP1_EnableClock </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>Periphs</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enable APB2 peripherals clock. @rmtoll APB2ENR SYSCFGEN LL_APB2_GRP1_EnableClock<br  />
 APB2ENR FWEN LL_APB2_GRP1_EnableClock<br  />
 APB2ENR SDMMC1EN LL_APB2_GRP1_EnableClock<br  />
 APB2ENR TIM1EN LL_APB2_GRP1_EnableClock<br  />
 APB2ENR SPI1EN LL_APB2_GRP1_EnableClock<br  />
 APB2ENR TIM8EN LL_APB2_GRP1_EnableClock<br  />
 APB2ENR USART1EN LL_APB2_GRP1_EnableClock<br  />
 APB2ENR TIM15EN LL_APB2_GRP1_EnableClock<br  />
 APB2ENR TIM16EN LL_APB2_GRP1_EnableClock<br  />
 APB2ENR TIM17EN LL_APB2_GRP1_EnableClock<br  />
 APB2ENR SAI1EN LL_APB2_GRP1_EnableClock<br  />
 APB2ENR SAI2EN LL_APB2_GRP1_EnableClock<br  />
 APB2ENR DFSDM1EN LL_APB2_GRP1_EnableClock<br  />
 APB2ENR LTDCEN LL_APB2_GRP1_EnableClock<br  />
 APB2ENR DSIEN LL_APB2_GRP1_EnableClock. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">Periphs</td><td>This parameter can be a combination of the following values: <ul>
<li>LL_APB2_GRP1_PERIPH_SYSCFG </li>
<li>LL_APB2_GRP1_PERIPH_FW </li>
<li>LL_APB2_GRP1_PERIPH_SDMMC1 (*) </li>
<li>LL_APB2_GRP1_PERIPH_TIM1 </li>
<li>LL_APB2_GRP1_PERIPH_SPI1 </li>
<li>LL_APB2_GRP1_PERIPH_TIM8 (*) </li>
<li>LL_APB2_GRP1_PERIPH_USART1 </li>
<li>LL_APB2_GRP1_PERIPH_TIM15 </li>
<li>LL_APB2_GRP1_PERIPH_TIM16 </li>
<li>LL_APB2_GRP1_PERIPH_TIM17 (*) </li>
<li>LL_APB2_GRP1_PERIPH_SAI1 </li>
<li>LL_APB2_GRP1_PERIPH_SAI2 (*) </li>
<li>LL_APB2_GRP1_PERIPH_DFSDM1 (*) </li>
<li>LL_APB2_GRP1_PERIPH_LTDC (*) </li>
<li>LL_APB2_GRP1_PERIPH_DSI (*)</li>
</ul>
(*) value not defined in all devices. </td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="stm32l4xx__ll__bus_8h_source.html#l01672">1672</a> of file <a class="el" href="stm32l4xx__ll__bus_8h_source.html">stm32l4xx_ll_bus.h</a>.</p>
<div class="fragment"><div class="line"><a name="l01673"></a><span class="lineno"> 1673</span>&#160;{</div>
<div class="line"><a name="l01674"></a><span class="lineno"> 1674</span>&#160;  __IO uint32_t tmpreg;</div>
<div class="line"><a name="l01675"></a><span class="lineno"> 1675</span>&#160;  SET_BIT(RCC-&gt;APB2ENR, Periphs);</div>
<div class="line"><a name="l01676"></a><span class="lineno"> 1676</span>&#160;  <span class="comment">/* Delay after an RCC peripheral clock enabling */</span></div>
<div class="line"><a name="l01677"></a><span class="lineno"> 1677</span>&#160;  tmpreg = READ_BIT(RCC-&gt;APB2ENR, Periphs);</div>
<div class="line"><a name="l01678"></a><span class="lineno"> 1678</span>&#160;  (void)tmpreg;</div>
<div class="line"><a name="l01679"></a><span class="lineno"> 1679</span>&#160;}</div>
</div><!-- fragment -->
</div>
</div>
<a id="ga9eea8539f76a71ba1c8e37ac295f576d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9eea8539f76a71ba1c8e37ac295f576d">&#9670;&nbsp;</a></span>LL_APB2_GRP1_EnableClockStopSleep()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE void LL_APB2_GRP1_EnableClockStopSleep </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>Periphs</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enable APB2 peripheral clocks in Sleep and Stop modes @rmtoll APB2SMENR SYSCFGSMEN LL_APB2_GRP1_EnableClockStopSleep<br  />
 APB2SMENR SDMMC1SMEN LL_APB2_GRP1_EnableClockStopSleep<br  />
 APB2SMENR TIM1SMEN LL_APB2_GRP1_EnableClockStopSleep<br  />
 APB2SMENR SPI1SMEN LL_APB2_GRP1_EnableClockStopSleep<br  />
 APB2SMENR TIM8SMEN LL_APB2_GRP1_EnableClockStopSleep<br  />
 APB2SMENR USART1SMEN LL_APB2_GRP1_EnableClockStopSleep<br  />
 APB2SMENR TIM15SMEN LL_APB2_GRP1_EnableClockStopSleep<br  />
 APB2SMENR TIM16SMEN LL_APB2_GRP1_EnableClockStopSleep<br  />
 APB2SMENR TIM17SMEN LL_APB2_GRP1_EnableClockStopSleep<br  />
 APB2SMENR SAI1SMEN LL_APB2_GRP1_EnableClockStopSleep<br  />
 APB2SMENR SAI2SMEN LL_APB2_GRP1_EnableClockStopSleep<br  />
 APB2SMENR DFSDM1SMEN LL_APB2_GRP1_EnableClockStopSleep<br  />
 APB2SMENR LTDCSMEN LL_APB2_GRP1_EnableClockStopSleep<br  />
 APB2SMENR DSISMEN LL_APB2_GRP1_EnableClockStopSleep. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">Periphs</td><td>This parameter can be a combination of the following values: <ul>
<li>LL_APB2_GRP1_PERIPH_SYSCFG </li>
<li>LL_APB2_GRP1_PERIPH_SDMMC1 (*) </li>
<li>LL_APB2_GRP1_PERIPH_TIM1 </li>
<li>LL_APB2_GRP1_PERIPH_SPI1 </li>
<li>LL_APB2_GRP1_PERIPH_TIM8 (*) </li>
<li>LL_APB2_GRP1_PERIPH_USART1 </li>
<li>LL_APB2_GRP1_PERIPH_TIM15 </li>
<li>LL_APB2_GRP1_PERIPH_TIM16 </li>
<li>LL_APB2_GRP1_PERIPH_TIM17 (*) </li>
<li>LL_APB2_GRP1_PERIPH_SAI1 </li>
<li>LL_APB2_GRP1_PERIPH_SAI2 (*) </li>
<li>LL_APB2_GRP1_PERIPH_DFSDM1 (*) </li>
<li>LL_APB2_GRP1_PERIPH_LTDC (*) </li>
<li>LL_APB2_GRP1_PERIPH_DSI (*)</li>
</ul>
(*) value not defined in all devices. </td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="stm32l4xx__ll__bus_8h_source.html#l01880">1880</a> of file <a class="el" href="stm32l4xx__ll__bus_8h_source.html">stm32l4xx_ll_bus.h</a>.</p>
<div class="fragment"><div class="line"><a name="l01881"></a><span class="lineno"> 1881</span>&#160;{</div>
<div class="line"><a name="l01882"></a><span class="lineno"> 1882</span>&#160;  __IO uint32_t tmpreg;</div>
<div class="line"><a name="l01883"></a><span class="lineno"> 1883</span>&#160;  SET_BIT(RCC-&gt;APB2SMENR, Periphs);</div>
<div class="line"><a name="l01884"></a><span class="lineno"> 1884</span>&#160;  <span class="comment">/* Delay after an RCC peripheral clock enabling */</span></div>
<div class="line"><a name="l01885"></a><span class="lineno"> 1885</span>&#160;  tmpreg = READ_BIT(RCC-&gt;APB2SMENR, Periphs);</div>
<div class="line"><a name="l01886"></a><span class="lineno"> 1886</span>&#160;  (void)tmpreg;</div>
<div class="line"><a name="l01887"></a><span class="lineno"> 1887</span>&#160;}</div>
</div><!-- fragment -->
</div>
</div>
<a id="gad3399e30aa27c801c1ae1f2222f3b5ad"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad3399e30aa27c801c1ae1f2222f3b5ad">&#9670;&nbsp;</a></span>LL_APB2_GRP1_ForceReset()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE void LL_APB2_GRP1_ForceReset </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>Periphs</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Force APB2 peripherals reset. @rmtoll APB2RSTR SYSCFGRST LL_APB2_GRP1_ForceReset<br  />
 APB2RSTR SDMMC1RST LL_APB2_GRP1_ForceReset<br  />
 APB2RSTR TIM1RST LL_APB2_GRP1_ForceReset<br  />
 APB2RSTR SPI1RST LL_APB2_GRP1_ForceReset<br  />
 APB2RSTR TIM8RST LL_APB2_GRP1_ForceReset<br  />
 APB2RSTR USART1RST LL_APB2_GRP1_ForceReset<br  />
 APB2RSTR TIM15RST LL_APB2_GRP1_ForceReset<br  />
 APB2RSTR TIM16RST LL_APB2_GRP1_ForceReset<br  />
 APB2RSTR TIM17RST LL_APB2_GRP1_ForceReset<br  />
 APB2RSTR SAI1RST LL_APB2_GRP1_ForceReset<br  />
 APB2RSTR SAI2RST LL_APB2_GRP1_ForceReset<br  />
 APB2RSTR DFSDM1RST LL_APB2_GRP1_ForceReset<br  />
 APB2RSTR LTDCRST LL_APB2_GRP1_ForceReset<br  />
 APB2RSTR DSIRST LL_APB2_GRP1_ForceReset. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">Periphs</td><td>This parameter can be a combination of the following values: <ul>
<li>LL_APB2_GRP1_PERIPH_ALL </li>
<li>LL_APB2_GRP1_PERIPH_SYSCFG </li>
<li>LL_APB2_GRP1_PERIPH_SDMMC1 (*) </li>
<li>LL_APB2_GRP1_PERIPH_TIM1 </li>
<li>LL_APB2_GRP1_PERIPH_SPI1 </li>
<li>LL_APB2_GRP1_PERIPH_TIM8 (*) </li>
<li>LL_APB2_GRP1_PERIPH_USART1 </li>
<li>LL_APB2_GRP1_PERIPH_TIM15 </li>
<li>LL_APB2_GRP1_PERIPH_TIM16 </li>
<li>LL_APB2_GRP1_PERIPH_TIM17 (*) </li>
<li>LL_APB2_GRP1_PERIPH_SAI1 </li>
<li>LL_APB2_GRP1_PERIPH_SAI2 (*) </li>
<li>LL_APB2_GRP1_PERIPH_DFSDM1 (*) </li>
<li>LL_APB2_GRP1_PERIPH_LTDC (*) </li>
<li>LL_APB2_GRP1_PERIPH_DSI (*)</li>
</ul>
(*) value not defined in all devices. </td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="stm32l4xx__ll__bus_8h_source.html#l01799">1799</a> of file <a class="el" href="stm32l4xx__ll__bus_8h_source.html">stm32l4xx_ll_bus.h</a>.</p>
<div class="fragment"><div class="line"><a name="l01800"></a><span class="lineno"> 1800</span>&#160;{</div>
<div class="line"><a name="l01801"></a><span class="lineno"> 1801</span>&#160;  SET_BIT(RCC-&gt;APB2RSTR, Periphs);</div>
<div class="line"><a name="l01802"></a><span class="lineno"> 1802</span>&#160;}</div>
</div><!-- fragment -->
</div>
</div>
<a id="ga179333bc0a374b7481062f32e472d20c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga179333bc0a374b7481062f32e472d20c">&#9670;&nbsp;</a></span>LL_APB2_GRP1_IsEnabledClock()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE uint32_t LL_APB2_GRP1_IsEnabledClock </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>Periphs</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Check if APB2 peripheral clock is enabled or not @rmtoll APB2ENR SYSCFGEN LL_APB2_GRP1_IsEnabledClock<br  />
 APB2ENR FWEN LL_APB2_GRP1_IsEnabledClock<br  />
 APB2ENR SDMMC1EN LL_APB2_GRP1_IsEnabledClock<br  />
 APB2ENR TIM1EN LL_APB2_GRP1_IsEnabledClock<br  />
 APB2ENR SPI1EN LL_APB2_GRP1_IsEnabledClock<br  />
 APB2ENR TIM8EN LL_APB2_GRP1_IsEnabledClock<br  />
 APB2ENR USART1EN LL_APB2_GRP1_IsEnabledClock<br  />
 APB2ENR TIM15EN LL_APB2_GRP1_IsEnabledClock<br  />
 APB2ENR TIM16EN LL_APB2_GRP1_IsEnabledClock<br  />
 APB2ENR TIM17EN LL_APB2_GRP1_IsEnabledClock<br  />
 APB2ENR SAI1EN LL_APB2_GRP1_IsEnabledClock<br  />
 APB2ENR SAI2EN LL_APB2_GRP1_IsEnabledClock<br  />
 APB2ENR DFSDM1EN LL_APB2_GRP1_IsEnabledClock<br  />
 APB2ENR LTDCEN LL_APB2_GRP1_IsEnabledClock<br  />
 APB2ENR DSIEN LL_APB2_GRP1_IsEnabledClock. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">Periphs</td><td>This parameter can be a combination of the following values: <ul>
<li>LL_APB2_GRP1_PERIPH_SYSCFG </li>
<li>LL_APB2_GRP1_PERIPH_FW </li>
<li>LL_APB2_GRP1_PERIPH_SDMMC1 (*) </li>
<li>LL_APB2_GRP1_PERIPH_TIM1 </li>
<li>LL_APB2_GRP1_PERIPH_SPI1 </li>
<li>LL_APB2_GRP1_PERIPH_TIM8 (*) </li>
<li>LL_APB2_GRP1_PERIPH_USART1 </li>
<li>LL_APB2_GRP1_PERIPH_TIM15 </li>
<li>LL_APB2_GRP1_PERIPH_TIM16 </li>
<li>LL_APB2_GRP1_PERIPH_TIM17 (*) </li>
<li>LL_APB2_GRP1_PERIPH_SAI1 </li>
<li>LL_APB2_GRP1_PERIPH_SAI2 (*) </li>
<li>LL_APB2_GRP1_PERIPH_DFSDM1 (*) </li>
<li>LL_APB2_GRP1_PERIPH_LTDC (*) </li>
<li>LL_APB2_GRP1_PERIPH_DSI (*)</li>
</ul>
(*) value not defined in all devices. </td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">State</td><td>of Periphs (1 or 0). </td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="stm32l4xx__ll__bus_8h_source.html#l01718">1718</a> of file <a class="el" href="stm32l4xx__ll__bus_8h_source.html">stm32l4xx_ll_bus.h</a>.</p>
<div class="fragment"><div class="line"><a name="l01719"></a><span class="lineno"> 1719</span>&#160;{</div>
<div class="line"><a name="l01720"></a><span class="lineno"> 1720</span>&#160;  <span class="keywordflow">return</span> ((READ_BIT(RCC-&gt;APB2ENR, Periphs) == Periphs) ? 1UL : 0UL);</div>
<div class="line"><a name="l01721"></a><span class="lineno"> 1721</span>&#160;}</div>
</div><!-- fragment -->
</div>
</div>
<a id="ga1ce12f91580365c8228485e2bfcfe0fd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1ce12f91580365c8228485e2bfcfe0fd">&#9670;&nbsp;</a></span>LL_APB2_GRP1_ReleaseReset()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE void LL_APB2_GRP1_ReleaseReset </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>Periphs</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Release APB2 peripherals reset. @rmtoll APB2RSTR SYSCFGRST LL_APB2_GRP1_ReleaseReset<br  />
 APB2RSTR SDMMC1RST LL_APB2_GRP1_ReleaseReset<br  />
 APB2RSTR TIM1RST LL_APB2_GRP1_ReleaseReset<br  />
 APB2RSTR SPI1RST LL_APB2_GRP1_ReleaseReset<br  />
 APB2RSTR TIM8RST LL_APB2_GRP1_ReleaseReset<br  />
 APB2RSTR USART1RST LL_APB2_GRP1_ReleaseReset<br  />
 APB2RSTR TIM15RST LL_APB2_GRP1_ReleaseReset<br  />
 APB2RSTR TIM16RST LL_APB2_GRP1_ReleaseReset<br  />
 APB2RSTR TIM17RST LL_APB2_GRP1_ReleaseReset<br  />
 APB2RSTR SAI1RST LL_APB2_GRP1_ReleaseReset<br  />
 APB2RSTR SAI2RST LL_APB2_GRP1_ReleaseReset<br  />
 APB2RSTR DFSDM1RST LL_APB2_GRP1_ReleaseReset<br  />
 APB2RSTR LTDCRST LL_APB2_GRP1_ReleaseReset<br  />
 APB2RSTR DSIRST LL_APB2_GRP1_ReleaseReset. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">Periphs</td><td>This parameter can be a combination of the following values: <ul>
<li>LL_APB2_GRP1_PERIPH_ALL </li>
<li>LL_APB2_GRP1_PERIPH_SYSCFG </li>
<li>LL_APB2_GRP1_PERIPH_SDMMC1 (*) </li>
<li>LL_APB2_GRP1_PERIPH_TIM1 </li>
<li>LL_APB2_GRP1_PERIPH_SPI1 </li>
<li>LL_APB2_GRP1_PERIPH_TIM8 (*) </li>
<li>LL_APB2_GRP1_PERIPH_USART1 </li>
<li>LL_APB2_GRP1_PERIPH_TIM15 </li>
<li>LL_APB2_GRP1_PERIPH_TIM16 </li>
<li>LL_APB2_GRP1_PERIPH_TIM17 (*) </li>
<li>LL_APB2_GRP1_PERIPH_SAI1 </li>
<li>LL_APB2_GRP1_PERIPH_SAI2 (*) </li>
<li>LL_APB2_GRP1_PERIPH_DFSDM1 (*) </li>
<li>LL_APB2_GRP1_PERIPH_LTDC (*) </li>
<li>LL_APB2_GRP1_PERIPH_DSI (*)</li>
</ul>
(*) value not defined in all devices. </td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="stm32l4xx__ll__bus_8h_source.html#l01840">1840</a> of file <a class="el" href="stm32l4xx__ll__bus_8h_source.html">stm32l4xx_ll_bus.h</a>.</p>
<div class="fragment"><div class="line"><a name="l01841"></a><span class="lineno"> 1841</span>&#160;{</div>
<div class="line"><a name="l01842"></a><span class="lineno"> 1842</span>&#160;  <a class="code" href="group__RTCEx__Exported__Functions__Group2.html#ga4734c37dd6682d79ce748b9bff126f66">CLEAR_BIT</a>(RCC-&gt;APB2RSTR, Periphs);</div>
<div class="line"><a name="l01843"></a><span class="lineno"> 1843</span>&#160;}</div>
</div><!-- fragment -->
</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<div class="ttc" id="agroup__RTCEx__Exported__Functions__Group2_html_ga4734c37dd6682d79ce748b9bff126f66"><div class="ttname"><a href="group__RTCEx__Exported__Functions__Group2.html#ga4734c37dd6682d79ce748b9bff126f66">CLEAR_BIT</a></div><div class="ttdeci">CLEAR_BIT(hrtc-&gt;Instance-&gt;CR, RTC_CR_WUTE)</div></div>
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="footer">Generated by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.16 </li>
  </ul>
</div>
</body>
</html>
