// <!-- ğŸ’¥BILLLIAO-âš›-FILEHEADERâ˜£ -->
// <!-- âš¡AUTHOR: BillLiaoMX -->
// <!-- ğŸŒ¶CREATION-DATE: 2019-01-06 21:45:07ğŸ’¦ -->
// <!-- ğŸ’¤LAST-MODIFY-AUTHOR:   BillLiaoMXğŸ’¢ -->
// <!-- ğŸ’®UPDATE-TIME: 2019-01-06 21:45:07ğŸ’  -->

`include "e203_defines.v"

module e203_exu_aluwbck(

  //////////////////////////////////////////////////////////////
  // alu è¾“å…¥éƒ¨åˆ† -- input
  // Handshake valid å†™å›æ¡æ‰‹è¯·æ±‚ä¿¡å·
  input  x_alu_wbck_i_valid,
  // Handshake ready å†™å›æ¡æ‰‹åé¦ˆä¿¡å·
  output x_alu_wbck_i_ready,

  // å†™å›šçš„æ•°æ®å€¼ write back data
  input  [`E203_XLEN-1:0] x_alu_wbck_i_wdat,
  // å†™ç”°çš„å¯„å­˜å™¨ç´¢å¼•å€¼, register index
  input  [`E203_RFIDX_WIDTH-1:0] x_alu_wbck_i_rdidx,
  //è¿™è¾¹éœ€è¦æ”¹ä¸ºalu itag
  // å…³äºitagç›´æ¥æ‰“è¿‡æ¥çš„é—®é¢˜ï¼Œä¸¤ç§æƒ…å†µ
    // çŸ­æŒ‡ä»¤åœ¨é•¿æŒ‡ä»¤ä¹‹å‰-->è¿™æ—¶å€™itagè™½ç„¶æ˜¯é•¿æŒ‡ä»¤ï¼Œæ‰€ä»¥æˆ‘ä»¬éœ€è¦çš„ä¸æ˜¯ç›´æ¥è¿çº¿è¿‡æ¥ï¼Œè€Œæ˜¯æ”¹æˆå¯„å­˜å™¨çš„æ–¹å¼äº¤ä»˜è¿‡æ¥ï¼Œç°åœ¨å…ˆç›´æ¥è¿çº¿è¿‡æ¥ï¼Œå› ä¸ºè¿˜æ˜¯ä¸€ä¸ªå‘¨æœŸæ‰§è¡Œå®Œäº†
    // é•¿æŒ‡ä»¤åœ¨çŸ­æŒ‡ä»¤ä¹‹å‰-->è¿™æ—¶å€™itagå°±æ˜¯çŸ­æŒ‡ä»¤
  input  [`E203_ITAG_WIDTH -1:0] x_alu_wbck_i_itag,

  // ALUç›´æ¥æäº¤å¼‚å¸¸ç»™commitä¸éœ€è¦åœ¨è¿™è¾¹ç®¡ç†å¼‚å¸¸ä¿¡æ¯
  // input  lsu_wbck_i_err , // The error exception generated
  // input  lsu_cmt_i_buserr ,
  // input  [`E203_ADDR_SIZE -1:0] lsu_cmt_i_badaddr,
  // ä¸éœ€è¦load or store
  // input  lsu_cmt_i_ld, 
  // input  lsu_cmt_i_st, 

  //////////////////////////////////////////////////////////////
  // ALUè¾“å‡ºéƒ¨åˆ† -- output
  // alu æ¡æ‰‹
  output alu_wbck_o_valid, // Handshake valid
  input  alu_wbck_o_ready, // Handshake ready

  // output [`E203_FLEN-1:0] longp_wbck_o_wdat,
  // output [5-1:0] longp_wbck_o_flags,
  // output [`E203_RFIDX_WIDTH -1:0] longp_wbck_o_rdidx,
  // output longp_wbck_o_rdfpu,
  // å†™å›šçš„æ•°æ®å€¼ write back data
  output  [`E203_XLEN-1:0] alu_wbck_o_wdat,
  // å†™ç”°çš„å¯„å­˜å™¨ç´¢å¼•å€¼, register index
  output  [`E203_RFIDX_WIDTH-1:0] alu_wbck_o_rdidx,
  //è¿™è¾¹éœ€è¦æ”¹ä¸ºalu itag
  // input  [`E203_ITAG_WIDTH -1:0] alu_wbck_o_itag,

  // --------- add/modify/delete code ---------å¼‚å¸¸ä¸éœ€è¦
  // The Long pipe instruction Exception interface to commit stage
  // output  longp_excp_o_valid,
  // input   longp_excp_o_ready,
  // output  longp_excp_o_insterr,
  // output  longp_excp_o_ld,
  // output  longp_excp_o_st,
  // output  longp_excp_o_buserr , // The load/store bus-error exception generated
  // output [`E203_ADDR_SIZE-1:0] longp_excp_o_badaddr,
  // output [`E203_PC_SIZE -1:0] longp_excp_o_pc,
  //
  // --------- add/modify/delete code ---------
  // --------- add/modify/delete code ---------
  //The itag of toppest entry of OITF
  input  oitf_empty,
  input  [`E203_ITAG_WIDTH -1:0] oitf_ret_ptr,
  // input  [`E203_RFIDX_WIDTH-1:0] oitf_ret_rdidx,
  // // input  [`E203_PC_SIZE-1:0] oitf_ret_pc,
  // input  oitf_ret_rdwen,
  // // input  oitf_ret_rdfpu,
  output oitf_ret_ena,
  // --------- add/modify/delete code ---------
  
  input  clk,
  input  rst_n
  );

  // The Long-pipe instruction can write-back only when it's itag 
  //   is same as the itag of toppest entry of OITF
  // oitfä¸èƒ½æ˜¯ç©ºçš„ï¼Œä¸ç„¶æ²¡ä¸œè¥¿åˆ é™¤ä¹Ÿæ²¡å¿…è¦åˆ é™¤
  // oitf_ret_ptré˜Ÿé¦–çš„ç‰©ä½“å’Œå½“å‰è¦å†™å›çš„itagä¸€æ ·ï¼Œé‚£ä¹ˆæˆ‘ä»¬æ‰èƒ½è¿›è¡Œå†™ä¼š
  // ä¹Ÿå°±æ˜¯è¯´æˆ‘ä»¬åœ¨ALUè¿™é‡ŒåŠ ä¸€ä¸ªåˆ¤æ–­å°±å¥½äº†
  // wire wbck_ready4lsu = (lsu_wbck_i_itag == oitf_ret_ptr) & (~oitf_empty);
  // wire wbck_sel_lsu = lsu_wbck_i_valid & wbck_ready4lsu;
  // --------- add/modify/delete code ---------æ¨¡ä»¿ä¸Šæ–¹çš„å†™æ³•å³å¯
  // ä¸ºäº†æµ‹è¯•å…ˆè®¾ç½®ä¸ºæ°¸çœŸ
  // wire wbck_ready4alu = (x_alu_wbck_i_itag == oitf_ret_ptr) & (~oitf_empty);
  wire wbck_ready4alu = 1'b1 | (x_alu_wbck_i_itag == oitf_ret_ptr) & (~oitf_empty);
  wire wbck_sel_alu = x_alu_wbck_i_valid & wbck_ready4alu;

  // å¼‚å¸¸å¤„ç†ä¸éœ€è¦
  //assign longp_excp_o_ld   = wbck_sel_lsu & lsu_cmt_i_ld;
  //assign longp_excp_o_st   = wbck_sel_lsu & lsu_cmt_i_st;
  //assign longp_excp_o_buserr = wbck_sel_lsu & lsu_cmt_i_buserr;
  //assign longp_excp_o_badaddr = wbck_sel_lsu ? lsu_cmt_i_badaddr : `E203_ADDR_SIZE'b0;

  // å¼‚å¸¸å¤„ç†ä¸éœ€è¦
  // assign {
  //        longp_excp_o_insterr
  //       ,longp_excp_o_ld   
  //       ,longp_excp_o_st  
  //       ,longp_excp_o_buserr
  //       ,longp_excp_o_badaddr } = 
  //            ({`E203_ADDR_SIZE+4{wbck_sel_lsu}} & 
  //             {
  //               1'b0,
  //               lsu_cmt_i_ld,
  //               lsu_cmt_i_st,
  //               lsu_cmt_i_buserr,
  //               lsu_cmt_i_badaddr
  //             }) 
  //             ;

  //////////////////////////////////////////////////////////////
  // The Final arbitrated Write-Back Interface
  wire wbck_i_ready;
  wire wbck_i_valid;
  wire [`E203_XLEN-1:0] wbck_i_wdat;
  // wire [5-1:0] wbck_i_flags;
  wire [`E203_RFIDX_WIDTH-1:0] wbck_i_rdidx;
  // wire [`E203_PC_SIZE-1:0] wbck_i_pc;
  wire wbck_i_rdwen;
  // wire wbck_i_rdfpu;
  wire wbck_i_err ;

  // assign lsu_wbck_i_ready = wbck_ready4lsu & wbck_i_ready;
  // --------- add/modify/delete code ---------
  assign x_alu_wbck_i_ready = wbck_ready4alu & wbck_i_ready;

  // assign wbck_i_valid = ({1{wbck_sel_lsu}} & lsu_wbck_i_valid) 
  // --------- add/modify/delete code ---------
  assign wbck_i_valid = ({1{wbck_sel_alu}} & x_alu_wbck_i_valid);


  // `ifdef E203_FLEN_IS_32 //{
  wire [`E203_XLEN-1:0] alu_wbck_i_wdat_exd = x_alu_wbck_i_wdat;
  // `else//}{
  // wire [`E203_XLEN-1:0] lsu_wbck_i_wdat_exd = {{`E203_XLEN-`E203_XLEN{1'b0}},lsu_wbck_i_wdat};
  // `endif//}
  assign wbck_i_wdat  = ({`E203_XLEN{wbck_sel_alu}} & alu_wbck_i_wdat_exd ) 
                         ;
  // assign wbck_i_flags  = 5'b0
                         ;
  // assign wbck_i_err   = wbck_sel_lsu & lsu_wbck_i_err 
  //                        ;

  // assign wbck_i_pc    = oitf_ret_pc;
  assign wbck_i_rdidx = x_alu_wbck_i_rdidx;
  // assign wbck_i_rdwen = oitf_ret_rdwen;
  // assign wbck_i_rdfpu = oitf_ret_rdfpu;

  // If the instruction have no error and it have the rdwen, then it need to 
  //   write back into regfile, otherwise, it does not need to write regfile
  // wire need_wbck = wbck_i_rdwen & (~wbck_i_err);
  // --------- add/modify/delete code ---------
  // wire need_wbck = wbck_i_rdwen;
  // wire need_wbck = 1'b1 | wbck_i_rdwen;

  // If the long pipe instruction have error result, then it need to handshake
  //   with the commit module.
  // wire need_excp = wbck_i_err;

  // assign wbck_i_ready = 
  //      (need_wbck ? longp_wbck_o_ready : 1'b1)
  //    & (need_excp ? longp_excp_o_ready : 1'b1);
  assign wbck_i_ready = 
       alu_wbck_o_ready;
     // & (need_excp ? longp_excp_o_ready : 1'b1); no  exception needed

  // --------- add/modify/delete code ---------
  // ä¸éœ€è¦å¤„ç†å¼‚å¸¸
  // assign longp_wbck_o_valid = need_wbck & wbck_i_valid & (need_excp ? longp_excp_o_ready : 1'b1);
  assign alu_wbck_o_valid = wbck_i_valid;
  // --------- add/modify/delete code ---------
  // ä¸éœ€è¦å¼‚å¸¸å¤„ç†
  // assign longp_excp_o_valid = need_excp & wbck_i_valid & (need_wbck ? longp_wbck_o_ready : 1'b1);

  assign alu_wbck_o_wdat  = wbck_i_wdat ;
  // assign longp_wbck_o_flags = wbck_i_flags ;
  // assign alu_wbck_o_rdfpu = wbck_i_rdfpu ;
  assign alu_wbck_o_rdidx = wbck_i_rdidx;

  // assign longp_excp_o_pc    = wbck_i_pc;

  // ä¸ºäº†æµ‹è¯•ç‰ºç‰²ä¸€ä¸‹, å†™å›äº†æ‰ä¼šreadyï¼Œæ‰å»é™¤oitfä¸­çš„æ•°å€¼
  // assign oitf_ret_ena = wbck_i_valid & wbck_i_ready;
  // ä»£è¡¨å‘åè¯´æˆ‘è¦å†™å›å¹¶ä¸”åé¢å›å¤è¯´å·²ç»å†™å¥½äº†ï¼Œæ‰å°†ret_enaè®¾ç½®ä¸ºtrueï¼Œä¹Ÿå°±æ˜¯åˆ æ‰å½“å‰é¡¹ç›®
  assign oitf_ret_ena = wbck_i_valid & wbck_i_ready;

endmodule                                      
                                               
        