

================================================================
== Vivado HLS Report for 'decimation1'
================================================================
* Date:           Tue Apr 28 17:38:41 2020

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        demodulationFM
* Solution:       solution1
* Product family: kintex7
* Target device:  xc7k70t-fbv676-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 5.328 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   200001|   200001| 2.000 ms | 2.000 ms |  200001|  200001|   none  |
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+--------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip  |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  |  Count | Pipelined|
        +----------+---------+---------+----------+-----------+-----------+--------+----------+
        |- Loop 1  |   200000|   200000|         2|          -|          -|  100000|    no    |
        +----------+---------+---------+----------+-----------+-----------+--------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.06>
ST_1 : Operation 4 [1/1] (1.06ns)   --->   "br label %1" [demodulation_FM.cpp:216]   --->   Operation 4 'br' <Predicate = true> <Delay = 1.06>

State 2 <SV = 1> <Delay = 2.66>
ST_2 : Operation 5 [1/1] (0.00ns)   --->   "%n_0 = phi i17 [ 0, %0 ], [ %n, %._crit_edge ]"   --->   Operation 5 'phi' 'n_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6 [1/1] (0.00ns)   --->   "%trunc_ln216 = trunc i17 %n_0 to i3" [demodulation_FM.cpp:216]   --->   Operation 6 'trunc' 'trunc_ln216' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 7 [1/1] (1.50ns)   --->   "%icmp_ln216 = icmp eq i17 %n_0, -31072" [demodulation_FM.cpp:216]   --->   Operation 7 'icmp' 'icmp_ln216' <Predicate = true> <Delay = 1.50> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 8 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 100000, i64 100000, i64 100000)"   --->   Operation 8 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9 [1/1] (1.50ns)   --->   "%n = add i17 1, %n_0" [demodulation_FM.cpp:216]   --->   Operation 9 'add' 'n' <Predicate = true> <Delay = 1.50> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.50> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "br i1 %icmp_ln216, label %4, label %2" [demodulation_FM.cpp:216]   --->   Operation 10 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%zext_ln218 = zext i17 %n_0 to i64" [demodulation_FM.cpp:218]   --->   Operation 11 'zext' 'zext_ln218' <Predicate = (!icmp_ln216)> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%ary_V_addr = getelementptr [100000 x i32]* %ary_V, i64 0, i64 %zext_ln218" [demodulation_FM.cpp:218]   --->   Operation 12 'getelementptr' 'ary_V_addr' <Predicate = (!icmp_ln216)> <Delay = 0.00>
ST_2 : Operation 13 [2/2] (2.66ns)   --->   "%value_V = load i32* %ary_V_addr, align 4" [demodulation_FM.cpp:218]   --->   Operation 13 'load' 'value_V' <Predicate = (!icmp_ln216)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12500> <RAM>
ST_2 : Operation 14 [1/1] (0.86ns)   --->   "%icmp_ln219 = icmp eq i3 %trunc_ln216, 0" [demodulation_FM.cpp:219]   --->   Operation 14 'icmp' 'icmp_ln219' <Predicate = (!icmp_ln216)> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "ret void" [demodulation_FM.cpp:225]   --->   Operation 15 'ret' <Predicate = (icmp_ln216)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 5.32>
ST_3 : Operation 16 [1/2] (2.66ns)   --->   "%value_V = load i32* %ary_V_addr, align 4" [demodulation_FM.cpp:218]   --->   Operation 16 'load' 'value_V' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12500> <RAM>
ST_3 : Operation 17 [1/1] (0.00ns)   --->   "br i1 %icmp_ln219, label %3, label %._crit_edge" [demodulation_FM.cpp:219]   --->   Operation 17 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 18 [1/1] (0.00ns)   --->   "%trunc_ln2 = call i14 @_ssdm_op_PartSelect.i14.i17.i32.i32(i17 %n_0, i32 3, i32 16)" [demodulation_FM.cpp:221]   --->   Operation 18 'partselect' 'trunc_ln2' <Predicate = (icmp_ln219)> <Delay = 0.00>
ST_3 : Operation 19 [1/1] (0.00ns)   --->   "%zext_ln222 = zext i14 %trunc_ln2 to i64" [demodulation_FM.cpp:222]   --->   Operation 19 'zext' 'zext_ln222' <Predicate = (icmp_ln219)> <Delay = 0.00>
ST_3 : Operation 20 [1/1] (0.00ns)   --->   "%new_ary_V_addr = getelementptr [12500 x i32]* %new_ary_V, i64 0, i64 %zext_ln222" [demodulation_FM.cpp:222]   --->   Operation 20 'getelementptr' 'new_ary_V_addr' <Predicate = (icmp_ln219)> <Delay = 0.00>
ST_3 : Operation 21 [1/1] (2.66ns)   --->   "store i32 %value_V, i32* %new_ary_V_addr, align 4" [demodulation_FM.cpp:222]   --->   Operation 21 'store' <Predicate = (icmp_ln219)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12500> <RAM>
ST_3 : Operation 22 [1/1] (0.00ns)   --->   "br label %._crit_edge" [demodulation_FM.cpp:223]   --->   Operation 22 'br' <Predicate = (icmp_ln219)> <Delay = 0.00>
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "br label %1" [demodulation_FM.cpp:216]   --->   Operation 23 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ ary_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ new_ary_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
br_ln216       (br               ) [ 0111]
n_0            (phi              ) [ 0011]
trunc_ln216    (trunc            ) [ 0000]
icmp_ln216     (icmp             ) [ 0011]
empty          (speclooptripcount) [ 0000]
n              (add              ) [ 0111]
br_ln216       (br               ) [ 0000]
zext_ln218     (zext             ) [ 0000]
ary_V_addr     (getelementptr    ) [ 0001]
icmp_ln219     (icmp             ) [ 0001]
ret_ln225      (ret              ) [ 0000]
value_V        (load             ) [ 0000]
br_ln219       (br               ) [ 0000]
trunc_ln2      (partselect       ) [ 0000]
zext_ln222     (zext             ) [ 0000]
new_ary_V_addr (getelementptr    ) [ 0000]
store_ln222    (store            ) [ 0000]
br_ln223       (br               ) [ 0000]
br_ln216       (br               ) [ 0111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="ary_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ary_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="new_ary_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="new_ary_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i14.i17.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1004" name="ary_V_addr_gep_fu_24">
<pin_list>
<pin id="25" dir="0" index="0" bw="32" slack="0"/>
<pin id="26" dir="0" index="1" bw="1" slack="0"/>
<pin id="27" dir="0" index="2" bw="17" slack="0"/>
<pin id="28" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="ary_V_addr/2 "/>
</bind>
</comp>

<comp id="31" class="1004" name="grp_access_fu_31">
<pin_list>
<pin id="32" dir="0" index="0" bw="17" slack="0"/>
<pin id="33" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="34" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="35" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="value_V/2 "/>
</bind>
</comp>

<comp id="37" class="1004" name="new_ary_V_addr_gep_fu_37">
<pin_list>
<pin id="38" dir="0" index="0" bw="32" slack="0"/>
<pin id="39" dir="0" index="1" bw="1" slack="0"/>
<pin id="40" dir="0" index="2" bw="14" slack="0"/>
<pin id="41" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="new_ary_V_addr/3 "/>
</bind>
</comp>

<comp id="44" class="1004" name="store_ln222_access_fu_44">
<pin_list>
<pin id="45" dir="0" index="0" bw="14" slack="0"/>
<pin id="46" dir="0" index="1" bw="32" slack="0"/>
<pin id="47" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="48" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln222/3 "/>
</bind>
</comp>

<comp id="51" class="1005" name="n_0_reg_51">
<pin_list>
<pin id="52" dir="0" index="0" bw="17" slack="1"/>
<pin id="53" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="n_0 (phireg) "/>
</bind>
</comp>

<comp id="55" class="1004" name="n_0_phi_fu_55">
<pin_list>
<pin id="56" dir="0" index="0" bw="1" slack="1"/>
<pin id="57" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="58" dir="0" index="2" bw="17" slack="0"/>
<pin id="59" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="60" dir="1" index="4" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="n_0/2 "/>
</bind>
</comp>

<comp id="63" class="1004" name="trunc_ln216_fu_63">
<pin_list>
<pin id="64" dir="0" index="0" bw="17" slack="0"/>
<pin id="65" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln216/2 "/>
</bind>
</comp>

<comp id="67" class="1004" name="icmp_ln216_fu_67">
<pin_list>
<pin id="68" dir="0" index="0" bw="17" slack="0"/>
<pin id="69" dir="0" index="1" bw="16" slack="0"/>
<pin id="70" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln216/2 "/>
</bind>
</comp>

<comp id="73" class="1004" name="n_fu_73">
<pin_list>
<pin id="74" dir="0" index="0" bw="1" slack="0"/>
<pin id="75" dir="0" index="1" bw="17" slack="0"/>
<pin id="76" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="n/2 "/>
</bind>
</comp>

<comp id="79" class="1004" name="zext_ln218_fu_79">
<pin_list>
<pin id="80" dir="0" index="0" bw="17" slack="0"/>
<pin id="81" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln218/2 "/>
</bind>
</comp>

<comp id="84" class="1004" name="icmp_ln219_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="3" slack="0"/>
<pin id="86" dir="0" index="1" bw="1" slack="0"/>
<pin id="87" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln219/2 "/>
</bind>
</comp>

<comp id="90" class="1004" name="trunc_ln2_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="14" slack="0"/>
<pin id="92" dir="0" index="1" bw="17" slack="1"/>
<pin id="93" dir="0" index="2" bw="3" slack="0"/>
<pin id="94" dir="0" index="3" bw="6" slack="0"/>
<pin id="95" dir="1" index="4" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln2/3 "/>
</bind>
</comp>

<comp id="100" class="1004" name="zext_ln222_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="14" slack="0"/>
<pin id="102" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln222/3 "/>
</bind>
</comp>

<comp id="108" class="1005" name="n_reg_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="17" slack="0"/>
<pin id="110" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opset="n "/>
</bind>
</comp>

<comp id="113" class="1005" name="ary_V_addr_reg_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="17" slack="1"/>
<pin id="115" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="ary_V_addr "/>
</bind>
</comp>

<comp id="118" class="1005" name="icmp_ln219_reg_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="1" slack="1"/>
<pin id="120" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln219 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="29"><net_src comp="0" pin="0"/><net_sink comp="24" pin=0"/></net>

<net id="30"><net_src comp="14" pin="0"/><net_sink comp="24" pin=1"/></net>

<net id="36"><net_src comp="24" pin="3"/><net_sink comp="31" pin=0"/></net>

<net id="42"><net_src comp="2" pin="0"/><net_sink comp="37" pin=0"/></net>

<net id="43"><net_src comp="14" pin="0"/><net_sink comp="37" pin=1"/></net>

<net id="49"><net_src comp="31" pin="3"/><net_sink comp="44" pin=1"/></net>

<net id="50"><net_src comp="37" pin="3"/><net_sink comp="44" pin=0"/></net>

<net id="54"><net_src comp="4" pin="0"/><net_sink comp="51" pin=0"/></net>

<net id="61"><net_src comp="51" pin="1"/><net_sink comp="55" pin=0"/></net>

<net id="62"><net_src comp="55" pin="4"/><net_sink comp="51" pin=0"/></net>

<net id="66"><net_src comp="55" pin="4"/><net_sink comp="63" pin=0"/></net>

<net id="71"><net_src comp="55" pin="4"/><net_sink comp="67" pin=0"/></net>

<net id="72"><net_src comp="6" pin="0"/><net_sink comp="67" pin=1"/></net>

<net id="77"><net_src comp="12" pin="0"/><net_sink comp="73" pin=0"/></net>

<net id="78"><net_src comp="55" pin="4"/><net_sink comp="73" pin=1"/></net>

<net id="82"><net_src comp="55" pin="4"/><net_sink comp="79" pin=0"/></net>

<net id="83"><net_src comp="79" pin="1"/><net_sink comp="24" pin=2"/></net>

<net id="88"><net_src comp="63" pin="1"/><net_sink comp="84" pin=0"/></net>

<net id="89"><net_src comp="16" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="96"><net_src comp="18" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="97"><net_src comp="51" pin="1"/><net_sink comp="90" pin=1"/></net>

<net id="98"><net_src comp="20" pin="0"/><net_sink comp="90" pin=2"/></net>

<net id="99"><net_src comp="22" pin="0"/><net_sink comp="90" pin=3"/></net>

<net id="103"><net_src comp="90" pin="4"/><net_sink comp="100" pin=0"/></net>

<net id="104"><net_src comp="100" pin="1"/><net_sink comp="37" pin=2"/></net>

<net id="111"><net_src comp="73" pin="2"/><net_sink comp="108" pin=0"/></net>

<net id="112"><net_src comp="108" pin="1"/><net_sink comp="55" pin=2"/></net>

<net id="116"><net_src comp="24" pin="3"/><net_sink comp="113" pin=0"/></net>

<net id="117"><net_src comp="113" pin="1"/><net_sink comp="31" pin=0"/></net>

<net id="121"><net_src comp="84" pin="2"/><net_sink comp="118" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: new_ary_V | {3 }
 - Input state : 
	Port: decimation1 : ary_V | {2 3 }
  - Chain level:
	State 1
	State 2
		trunc_ln216 : 1
		icmp_ln216 : 1
		n : 1
		br_ln216 : 2
		zext_ln218 : 1
		ary_V_addr : 2
		value_V : 3
		icmp_ln219 : 2
	State 3
		zext_ln222 : 1
		new_ary_V_addr : 2
		store_ln222 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------|---------|---------|
| Operation|  Functional Unit  |    FF   |   LUT   |
|----------|-------------------|---------|---------|
|   icmp   |  icmp_ln216_fu_67 |    0    |    18   |
|          |  icmp_ln219_fu_84 |    0    |    9    |
|----------|-------------------|---------|---------|
|    add   |      n_fu_73      |    0    |    24   |
|----------|-------------------|---------|---------|
|   trunc  | trunc_ln216_fu_63 |    0    |    0    |
|----------|-------------------|---------|---------|
|   zext   |  zext_ln218_fu_79 |    0    |    0    |
|          | zext_ln222_fu_100 |    0    |    0    |
|----------|-------------------|---------|---------|
|partselect|  trunc_ln2_fu_90  |    0    |    0    |
|----------|-------------------|---------|---------|
|   Total  |                   |    0    |    51   |
|----------|-------------------|---------|---------|

Memories:
N/A

* Register list:
+------------------+--------+
|                  |   FF   |
+------------------+--------+
|ary_V_addr_reg_113|   17   |
|icmp_ln219_reg_118|    1   |
|    n_0_reg_51    |   17   |
|     n_reg_108    |   17   |
+------------------+--------+
|       Total      |   52   |
+------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_31 |  p0  |   2  |  17  |   34   ||    9    |
|    n_0_reg_51    |  p0  |   2  |  17  |   34   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   68   ||  2.122  ||    18   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   51   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    2   |    -   |   18   |
|  Register |    -   |   52   |    -   |
+-----------+--------+--------+--------+
|   Total   |    2   |   52   |   69   |
+-----------+--------+--------+--------+
