pipelined_riscv.v
pipelined_riscv_fd.v
cu\aludec.v
cu\cu.v
cu\maindec.v
decode\decode.v
decode\ExtendImm.v
decode\flopenrc.v
decode\immediateG.v
decode\mux_6x1_64bit.v
decode\mux_7x1_64bit.v
decode\RegisterFile.v
decode\reg_parametrizado.v
decode\adder\Adder64b_mod.v
decode\adder\and.v
decode\adder\CLAAdder8b_mod.v
decode\adder\or.v
decode\adder\PartialFullAdder1b_mod.v
decode\adder\xor.v
decode\BancoRegistradores\BancoRegistradores.v
decode\BancoRegistradores\Codificador.v
decode\BancoRegistradores\Mux32x64bits.v
decode\BancoRegistradores\Registrador.v
decode\BancoRegistradores\RegistradorZero.v
execute\ALU.v
execute\execute.v
execute\mux_15x1_64bit_ALU.v
execute\ULA.v
fetch\fetch.v
fetch\flopenr.v
fetch\instruction_memory.v
fetch\mux2.v
hazard\hazard.v
memory\data_memory.v
memory\memory.v
cu/floprc.v
write_back\flopr.v
write_back\mux3.v
write_back\write_back.v
pipelined_riscv_tb.v
