/*
 * Novatek NVT-iVoT PWM driver.
 *
 * Copyright (C) 2020 Novatek MicroElectronics Corp.
 *
 *
 * ----------------------------------------------------------------------------
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License as published by
 * the Free Software Foundation; either version 2 of the License, or
 * (at your option) any later version.
 *
 * This program is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
 * GNU General Public License for more details.
 *
 * You should have received a copy of the GNU General Public License
 * along with this program; if not, write to the Free Software
 * Foundation, Inc., 675 Mass Ave, Cambridge, MA 02139, USA.
 * ----------------------------------------------------------------------------
 *
 */

#include <linux/module.h>
#include <linux/init.h>
#include <linux/kernel.h>
#include <linux/platform_device.h>
#include <linux/interrupt.h>
#include <linux/slab.h>
#include <linux/err.h>
#include <linux/io.h>
#include <linux/pwm.h>
#include <linux/delay.h>
#include <linux/clk.h>
#include <linux/of.h>
#include <linux/of_device.h>
#include <linux/of_address.h>

#include <plat/pwm.h>
#include <plat/pwm-int.h>
#include <linux/soc/nvt/nvt-io.h>
#include <linux/soc/nvt/nvt-info.h>

#ifdef CONFIG_OF
static const struct of_device_id nvt_pwm_match[] = {
	{ .compatible = "nvt,nvt_pwm" },
	{},
};

MODULE_DEVICE_TABLE(of, nvt_pwm_match);
#endif

struct nvt_pwm {
	struct pwm_chip chip;
	void __iomem *base;
	int irq;
	struct clk **clks;
};

static struct completion vPWMFlgId[PWM_PWMCH_BITS];

static int div = 3;
static int check = 0;

#define to_nvt_chip(chip)   container_of(chip, struct nvt_pwm, chip)

#define REG_CTRL(pwm)       (((pwm) * 0x8) + 0x00)
#define REG_PERIOD(pwm)     (((pwm) * 0x8) + 0x04)
#define REG_EXT_PERIOD(pwm) (((pwm) * 0x4) + 0x230)
#define REG_INT_ENABLE      0xe0
#define REG_INT_STS         0xf0
#define REG_ENABLE          0x100
#define REG_DISABLE         0x104
#define REG_LOAD            0x108
//#define REG_CLK_RELOAD      0x10c

#if IS_ENABLED(CONFIG_NVT_IVOT_PLAT_NA51102)
#define REG_INT2CORE1       0x250
#define REG_INT2CORE2       0x254
#define REG_INT_ENABLE1     0x258
#define REG_INT_STS1        0x268
#elif IS_ENABLED(CONFIG_NVT_IVOT_PLAT_NS02201)
#define REG_INT2CORE1       0x250
#define REG_INT2CORE2       0x254
#define REG_INT_ENABLE1     0x260
#define REG_INT_STS1        0x264
#elif IS_ENABLED(CONFIG_NVT_IVOT_PLAT_NS02301)
#define REG_INT2CORE1       0x250
#define REG_INT2CORE2       0x254
#define REG_INT_ENABLE1     0x260
#define REG_INT_STS1        0x264
#elif IS_ENABLED(CONFIG_NVT_IVOT_PLAT_NS02302)
#define REG_INT2CORE1       0x260
#define REG_INT2CORE2       0x264
#define REG_INT_ENABLE1     0x280
#define REG_INT_STS1        0x284
#else
#define REG_INT2CORE1       0x250
#define REG_INT2CORE2       0x254
#define REG_INT_ENABLE1     0x258
#define REG_INT_STS1        0x268
#endif

#define CTRL_ENABLE(pwm)    BIT(pwm)
#define CTRL_INVERT     BIT(28)
#define CTRL_RELOAD(pwm)    BIT(pwm)

#define PWM_SELECT_CPU1 1
//#define PWM_SELECT_CPU2 1

static void nvt_pwm_reload(struct pwm_chip *chip, struct pwm_device *pwm);

static inline void nvt_pwm_write_reg(struct nvt_pwm *pwm_dev,
									 int reg, u32 val)
{
	//__raw_writel(val, pwm_dev->base + reg);
	writel(val, pwm_dev->base + reg);
}

static inline u32 nvt_pwm_read_reg(struct nvt_pwm *pwm_dev, int reg)
{
	//return __raw_readl(pwm_dev->base + reg);
	return readl(pwm_dev->base + reg);
}

/*
    Check PWM ID

    Check whether the PWM ID is valid or not

    @param[in] uiStartBit   Start search bit
    @param[in] uiPWMId      PWM ID (bitwise), one ID at a time

    @return Check ID status
        - @b PWM_INVALID_ID: Not a valid PWM ID
        - @b Other: ID offset (0 ~ 2 for PWM, 4 for CCNT)
*/
static u32 pwm_isValidId(u32 uiStartBit, u32 uiPWMId)
{
	u32 i;

	for (i = uiStartBit; i < PWM_ALLCH_BITS; i++) {
		if (uiPWMId & (1 << i)) {
			return i;
		}
	}
	return PWM_INVALID_ID;
}

/**
    Set PWM parameters.

    This function sets PWM duty cycles, repeat count and signal level.\n
    After set, the specified pwm channel can be started and stopped by API\n
    functions pwm_pwmEnable() and pwm_pwmDisable(). If the on cycle is not PWM_FREE_RUN,\n
    PWM will issue an interrupt after all cycles are done.

    @param[in] uiPWMId  pwm id, one id at a time
    @param[in] pPWMCfg  PWM parameter descriptor

    @return Set parameter status.
        - @b E_OK: Success
        - @b E_PAR: Invalid PWM ID
*/
static int pwm_pwmConfig(struct nvt_pwm *pwm_dev, u32 uiPWMId, PPWM_CFG pPWMCfg)
{
	u32 uiOffset;
	u32 reg_pwm_period_buf;
	u32 org_pwm_period_buf;
	u32 exp_period_buf = {0};

	if ((uiOffset = pwm_isValidId(0, uiPWMId)) == PWM_INVALID_ID) {
		pr_warn("invalid PWM ID 0x%08x\r\n", uiPWMId);
		return 1;
	}

	if (uiOffset < 16) {
		org_pwm_period_buf = nvt_pwm_read_reg(pwm_dev, REG_PERIOD(uiOffset));
	} else {
		org_pwm_period_buf = nvt_pwm_read_reg(pwm_dev, REG_PERIOD(uiOffset) + 0x20);
	}

	if (pPWMCfg->base_period < 2) {
		pr_warn("invalid PWM base period %d MUST 2~255\r\n", pPWMCfg->base_period);
		return 1;
	}

	reg_pwm_period_buf = ((pPWMCfg->rise & 0xFF) + ((pPWMCfg->fall & 0xFF) << 8) + ((pPWMCfg->base_period & 0xFF) << 16));
	reg_pwm_period_buf |= (org_pwm_period_buf&CTRL_INVERT)?CTRL_INVERT:0;

	if (uiOffset < 8) {
#if (IS_ENABLED(CONFIG_NVT_IVOT_PLAT_NA51055))
		exp_period_buf = nvt_pwm_read_reg(pwm_dev, REG_EXT_PERIOD(uiOffset));
#endif
		exp_period_buf = ((pPWMCfg->rise >> 8 & 0xFF) + ((pPWMCfg->fall >> 8 & 0xFF) << 8) + ((pPWMCfg->base_period >> 8 & 0xFF) << 16));
		nvt_pwm_write_reg(pwm_dev, REG_EXT_PERIOD(uiOffset), exp_period_buf);
	}

	if (uiOffset < 16) {
		nvt_pwm_write_reg(pwm_dev, REG_PERIOD(uiOffset), reg_pwm_period_buf);
	} else {
		nvt_pwm_write_reg(pwm_dev, REG_PERIOD(uiOffset) + 0x20, reg_pwm_period_buf);
	}

	return 0;
}

static irqreturn_t nvt_pwm_isr(int this_irq, void *dev_id)
{
	struct nvt_pwm *pwm_dev = dev_id;
	u32 sts_reg, i = 0;

#ifdef PWM_SELECT_CPU1
	sts_reg = nvt_pwm_read_reg(pwm_dev, REG_INT_STS);
	nvt_pwm_write_reg(pwm_dev, REG_INT_STS, sts_reg);
#endif

#ifdef PWM_SELECT_CPU2
	sts_reg = nvt_pwm_read_reg(pwm_dev, REG_INT_STS1);
	nvt_pwm_write_reg(pwm_dev, REG_INT_STS1, sts_reg);
#endif

	while (sts_reg) {
		if (sts_reg & 0x01) {
			complete(&vPWMFlgId[i]);
		}

		i++;
		sts_reg >>= 1;
	}

	return IRQ_HANDLED;
}

static int get_clkdiv_step(int index)
{
	int clkdiv;
#if (IS_ENABLED(CONFIG_NVT_IVOT_PLAT_NA51055))
	static const int clkdiv_tbl[86] = {4, 5, 6, 8, 10, 12, 15, 16, 20, 24, 25, 30, 32, 40, 48, 50, 60, 64, 75, 80, 96, 100, 120, 125, 128, 150, 160, 192, 200, 240, 250, 256, 300, 320, 375, 384, 400, 480, 500, 512, 600, 625, 640, 750, 768, 800, 960, 1000, 1200, 1250, 1280, 1500, 1536, 1600, 1875, 1920, 2000, 2400, 2500, 2560, 3000, 3125, 3200, 3750, 3840, 4000, 4800, 5000, 6000, 6250, 6400, 7500, 7680, 8000, 9375, 9600, 10000, 12000, 12500, 12800, 15000, 15625, 16000, 18750, 19200, 20000};

	clkdiv = clkdiv_tbl[index + 1] - 1;
#else
	clkdiv = (index+1) * 4;
#endif

	return clkdiv;
}

static int nvt_pwm_config(struct pwm_chip *chip, struct pwm_device *pwm,
						  int duty_ns, int period_ns)
{
	struct nvt_pwm *pwm_dev = to_nvt_chip(chip);
	unsigned long clkdiv = 0;
	PWM_CFG pwmcfg = {0};
	u64 src_freq = 120000000;
	u64 p = 0;
	u64 f = 0;
	int clkdiv_idx = 0;

	if (pwm->hwpwm <= PWMID_NO_7) {
		if ((period_ns >= 67) && (period_ns <= 1000000000)) {
			clkdiv = div;
			p = src_freq * period_ns;
			do_div(p, 1000000000);
			do_div(p, (clkdiv + 1));
			pwmcfg.base_period = (u32)p;

			while (pwmcfg.base_period > 65535) {
				clkdiv = get_clkdiv_step(clkdiv_idx);
				clkdiv_idx++;
				p = src_freq * period_ns;
				do_div(p, 1000000000);
				do_div(p, (clkdiv + 1));
				pwmcfg.base_period = (u32)p;
			}
			pwmcfg.rise = 0;

			if (duty_ns == 0) {
				pwmcfg.fall = duty_ns;
			} else {
				if (period_ns / duty_ns != 0) {
					f = (u64)duty_ns * (u64)pwmcfg.base_period;
					do_div(f, period_ns);
					pwmcfg.fall = (u32)f;
				}
			}
		} else {
			dev_err(chip->dev, "not support this output frequency PWM%d\n", pwm->hwpwm);
			return -EINVAL;
		}
	} else {
		if ((period_ns >= 67) && (period_ns <= (36 * 1000000))) {
			clkdiv = div;
			p = src_freq * period_ns;
			do_div(p, 1000000000);
			do_div(p, (clkdiv + 1));
			pwmcfg.base_period = (u32)p;

			while (pwmcfg.base_period > 255) {
				clkdiv = get_clkdiv_step(clkdiv_idx);
				clkdiv_idx++;
				p = src_freq * period_ns;
				do_div(p, 1000000000);
				do_div(p, (clkdiv + 1));
				pwmcfg.base_period = (u32)p;
			}
			pwmcfg.rise = 0;

			if (duty_ns == 0) {
				pwmcfg.fall = duty_ns;
			} else {
				if (period_ns / duty_ns != 0) {
					pwmcfg.fall = (duty_ns * pwmcfg.base_period) / period_ns;
				}
			}

		} else {
			dev_err(chip->dev, "not support this output frequency in PWM%d\n", pwm->hwpwm);
			return -EINVAL;
		}
	}

	if (check == 0) {
		div = clkdiv;
	}

	clk_set_rate(pwm_dev->clks[pwm->hwpwm], 120000000 / (clkdiv + 1));
	pwm_pwmConfig(pwm_dev, BIT(pwm->hwpwm), &pwmcfg);
	nvt_pwm_reload(chip, pwm);

	return 0;
}

static int nvt_pwm_enable(struct pwm_chip *chip, struct pwm_device *pwm)
{

	struct nvt_pwm *pwm_dev = to_nvt_chip(chip);
	int err;
	u32 val;

#if IS_ENABLED(CONFIG_NVT_IVOT_PLAT_NA51055) || IS_ENABLED(CONFIG_NVT_IVOT_PLAT_NA51102) || IS_ENABLED(CONFIG_NVT_IVOT_PLAT_NS02201) ||  IS_ENABLED(CONFIG_NVT_IVOT_PLAT_NS02301) || IS_ENABLED(CONFIG_NVT_IVOT_PLAT_NS02302)
	if (nvt_get_chip_id() != CHIP_NA51055) {
#ifdef PWM_SELECT_CPU1
		val = nvt_pwm_read_reg(pwm_dev, REG_INT2CORE1);
		val |= CTRL_ENABLE(pwm->hwpwm);
		nvt_pwm_write_reg(pwm_dev, REG_INT2CORE1, val);
#endif

#ifdef PWM_SELECT_CPU2
		val = nvt_pwm_read_reg(pwm_dev, REG_INT2CORE2);
		val |= CTRL_ENABLE(pwm->hwpwm);
		nvt_pwm_write_reg(pwm_dev, REG_INT2CORE2, val);
#endif
	}
#endif


#if 0
	if (pwm->hwpwm < 4 && pwm->hwpwm >= 0) {
		nvt_pwm_write_reg(pwm_dev, REG_CLK_RELOAD, 0x1);
	} else if (pwm->hwpwm < 8 && pwm->hwpwm >= 4) {
		nvt_pwm_write_reg(pwm_dev, REG_CLK_RELOAD, 0x2);
	} else if (pwm->hwpwm < 12 && pwm->hwpwm >= 8) {
		nvt_pwm_write_reg(pwm_dev, REG_CLK_RELOAD, 0x4);
	} else
		;
#endif

	err = clk_enable(pwm_dev->clks[pwm->hwpwm]);

	if (err < 0) {
		dev_err(chip->dev, "failed to prepare clock\n");
		return err;
	}

#ifdef PWM_SELECT_CPU1
	val = nvt_pwm_read_reg(pwm_dev, REG_INT_ENABLE);
	val |= CTRL_ENABLE(pwm->hwpwm);
	nvt_pwm_write_reg(pwm_dev, REG_INT_ENABLE, val);
#endif

#ifdef PWM_SELECT_CPU2
	val = nvt_pwm_read_reg(pwm_dev, REG_INT_ENABLE1);
	val |= CTRL_ENABLE(pwm->hwpwm);
	nvt_pwm_write_reg(pwm_dev, REG_INT_ENABLE1, val);
#endif

	val = nvt_pwm_read_reg(pwm_dev, REG_ENABLE);
	val |= CTRL_ENABLE(pwm->hwpwm);
	nvt_pwm_write_reg(pwm_dev, REG_ENABLE, val);

	/*wait for enable be 1*/
	while ((nvt_pwm_read_reg(pwm_dev, REG_ENABLE) & CTRL_ENABLE(pwm->hwpwm)) != CTRL_ENABLE(pwm->hwpwm));

	if (pwm->cycle != 0) {
		wait_for_completion(&vPWMFlgId[pwm->hwpwm]);
	}

	check = 1;

	return 0;
}

static void nvt_pwm_disable(struct pwm_chip *chip, struct pwm_device *pwm)
{
	struct nvt_pwm *pwm_dev = to_nvt_chip(chip);
	u32 val;

	val = nvt_pwm_read_reg(pwm_dev, REG_ENABLE);
	if (!(val & (1 << pwm->hwpwm))) {
		pr_warn("PWM%d is not enabled, do nothing\r\n", pwm->hwpwm);
		return;
	}

	val = nvt_pwm_read_reg(pwm_dev, REG_DISABLE);
	val |= (1 << (pwm->hwpwm));
	nvt_pwm_write_reg(pwm_dev, REG_DISABLE, val);

	/*wait done*/
	wait_for_completion(&vPWMFlgId[pwm->hwpwm]);

	/*wait for enable be 0*/
	while ((nvt_pwm_read_reg(pwm_dev, REG_ENABLE) & CTRL_ENABLE(pwm->hwpwm)) == CTRL_ENABLE(pwm->hwpwm));

#ifdef PWM_SELECT_CPU1
	val = nvt_pwm_read_reg(pwm_dev, REG_INT_ENABLE);
	val &= ~(1 << (pwm->hwpwm));
	nvt_pwm_write_reg(pwm_dev, REG_INT_ENABLE, val);
#endif

#ifdef PWM_SELECT_CPU2
	val = nvt_pwm_read_reg(pwm_dev, REG_INT_ENABLE1);
	val &= ~(1 << (pwm->hwpwm));
	nvt_pwm_write_reg(pwm_dev, REG_INT_ENABLE1, val);
#endif

	clk_disable(pwm_dev->clks[pwm->hwpwm]);

#if IS_ENABLED(CONFIG_NVT_IVOT_PLAT_NA51055) || IS_ENABLED(CONFIG_NVT_IVOT_PLAT_NA51102) || IS_ENABLED(CONFIG_NVT_IVOT_PLAT_NS02201) || IS_ENABLED(CONFIG_NVT_IVOT_PLAT_NS02301) ||  IS_ENABLED(CONFIG_NVT_IVOT_PLAT_NS02302)
	if (nvt_get_chip_id() != CHIP_NA51055) {
#ifdef PWM_SELECT_CPU1
		val = nvt_pwm_read_reg(pwm_dev, REG_INT2CORE1);
		val &= ~(1 << (pwm->hwpwm));
		nvt_pwm_write_reg(pwm_dev, REG_INT2CORE1, val);
#endif

#ifdef PWM_SELECT_CPU2
		val = nvt_pwm_read_reg(pwm_dev, REG_INT2CORE2);
		val &= ~(1 << (pwm->hwpwm));
		nvt_pwm_write_reg(pwm_dev, REG_INT2CORE2, val);
#endif
	}
#endif


	check = 0;
	div = 3;
}

static int nvt_pwm_set_polarity(struct pwm_chip *chip,
								struct pwm_device *pwm,
								enum pwm_polarity polarity)
{
	struct nvt_pwm *pwm_dev = to_nvt_chip(chip);
	u32 val;

	if (pwm->hwpwm < 16) {
		val = nvt_pwm_read_reg(pwm_dev, REG_PERIOD(pwm->hwpwm));
	} else {
		val = nvt_pwm_read_reg(pwm_dev, REG_PERIOD(pwm->hwpwm) + 0x20);
	}

	if (polarity == PWM_POLARITY_INVERSED) {
		val |= CTRL_INVERT;
	} else {
		val &= ~CTRL_INVERT;
	}

	if (pwm->hwpwm < 16) {
		nvt_pwm_write_reg(pwm_dev, REG_PERIOD(pwm->hwpwm), val);
	} else {
		nvt_pwm_write_reg(pwm_dev, REG_PERIOD(pwm->hwpwm) + 0x20, val);
	}

	return 0;
}

static void nvt_pwm_reload(struct pwm_chip *chip, struct pwm_device *pwm)
{
	struct nvt_pwm *pwm_dev = to_nvt_chip(chip);
	u32 val = 0;

	val |= (1 << (pwm->hwpwm));
	nvt_pwm_write_reg(pwm_dev, REG_LOAD, val);
}

static int nvt_pwm_set_cycle(struct pwm_chip *chip, struct pwm_device *pwm, int cycle)
{
	struct nvt_pwm *pwm_dev = to_nvt_chip(chip);
	u32 reg_pwm_ctrl_buf;

	printk("cycle is %d\n", cycle);

	if (cycle > 65535) {
		pr_warn("invalid cylce, should be less than 65535\n");
		return -EINVAL;
	}
	reg_pwm_ctrl_buf = cycle;

	if (pwm->hwpwm < 16) {
		nvt_pwm_write_reg(pwm_dev, REG_CTRL(pwm->hwpwm), reg_pwm_ctrl_buf);
	} else {
		nvt_pwm_write_reg(pwm_dev, REG_CTRL(pwm->hwpwm) + 0x20, reg_pwm_ctrl_buf);
	}

	return 0;
}

static struct pwm_ops nvt_pwm_ops = {
	.enable = nvt_pwm_enable,
	.disable = nvt_pwm_disable,
	.config = nvt_pwm_config,
	.set_polarity = nvt_pwm_set_polarity,
	.set_cycle = nvt_pwm_set_cycle,
	.reload = nvt_pwm_reload,
	.owner = THIS_MODULE,
};

static int nvt_chip_add_clk(struct nvt_pwm *pwm_dev, struct platform_device *pdev)
{
	int i = 0, ret = 0, size = PWM_PWMCH_BITS;

#if IS_ENABLED(CONFIG_NVT_IVOT_PLAT_NA51089)
	pwm_dev->clks[0] = devm_clk_get(&pdev->dev, "pwm_clk.0");
	pwm_dev->clks[1] = devm_clk_get(&pdev->dev, "pwm_clk.1");
	pwm_dev->clks[2] = devm_clk_get(&pdev->dev, "pwm_clk.2");
	pwm_dev->clks[3] = devm_clk_get(&pdev->dev, "pwm_clk.3");
	pwm_dev->clks[4] = devm_clk_get(&pdev->dev, "pwm_clk.4");
	pwm_dev->clks[5] = devm_clk_get(&pdev->dev, "pwm_clk.5");
	pwm_dev->clks[6] = devm_clk_get(&pdev->dev, "pwm_clk.6");
	pwm_dev->clks[7] = devm_clk_get(&pdev->dev, "pwm_clk.7");
	pwm_dev->clks[8] = devm_clk_get(&pdev->dev, "pwm_clk.8");
	pwm_dev->clks[9] = devm_clk_get(&pdev->dev, "pwm_clk.9");
	pwm_dev->clks[10] = devm_clk_get(&pdev->dev, "pwm_clk.10");
	pwm_dev->clks[11] = devm_clk_get(&pdev->dev, "pwm_clk.11");
#else
	const char *name;
	struct property *prop;
	of_property_for_each_string(pdev->dev.of_node, "clock-names", prop, name) {

		pwm_dev->clks[i] = devm_clk_get(&pdev->dev, name);
		if (IS_ERR(pwm_dev->clks[i])) {
			dev_err(&pdev->dev, "clock source %s not specified\r\n", name);
			ret = -1;
			return ret;
		}

		i++;
		if (i >= size) break;
	}
#endif

	for (i = 0; i < size; i++) {
		clk_prepare(pwm_dev->clks[i]);
	}

	return ret;
}

static int nvt_pwm_probe(struct platform_device *pdev)
{
	struct nvt_pwm *chip;
	struct resource *r;
	const struct of_device_id *match;
	int ret, i;

	pr_err("comm pwm driver probe\n");

	match = of_match_device(nvt_pwm_match, &pdev->dev);
	if (!match) {
		dev_err(&pdev->dev, "Platform device not found \n");
		return -EINVAL;
	}

	chip = devm_kzalloc(&pdev->dev, sizeof(*chip), GFP_KERNEL);
	if (chip == NULL) {
		dev_err(&pdev->dev, "failed to allocate memory\n");
		return -ENOMEM;
	}

	r = platform_get_resource(pdev, IORESOURCE_MEM, 0);
	chip->base = devm_ioremap_resource(&pdev->dev, r);
	if (IS_ERR(chip->base)) {
		dev_err(&pdev->dev, "failed to get base mem\n");
		return PTR_ERR(chip->base);
	}

	chip->irq = platform_get_irq(pdev, 0);
	if (unlikely(chip->irq < 0)) {
		printk("%s fails: platform_get_irq not OK", __FUNCTION__);
		return -ENODEV;
	}

	ret = devm_request_irq(&pdev->dev, chip->irq, nvt_pwm_isr, 0, pdev->name, chip);
	if (ret) {
		dev_err(&pdev->dev, "failure requesting irq %i, ret=%d\n", chip->irq, ret);
		return -ENODEV;
	}

	chip->clks = devm_kzalloc(&pdev->dev, sizeof(struct clk *) * PWM_PWMCH_BITS, GFP_KERNEL);
	if (chip->clks == NULL) {
		dev_err(&pdev->dev, "failed to allocate clk memory\n");
		return -ENOMEM;
	}

	ret = nvt_chip_add_clk(chip, pdev);
	if (ret < 0) {
		dev_err(&pdev->dev, "failed to init PWM clk");
		return -ENODEV;
	}

	chip->chip.dev = &pdev->dev;
	chip->chip.ops = &nvt_pwm_ops;
	chip->chip.of_xlate = of_pwm_xlate_with_flags;
	chip->chip.of_pwm_n_cells = 3;
	chip->chip.base = -1;
	chip->chip.npwm = PWM_PWMCH_BITS;

	ret = pwmchip_add(&chip->chip);
	if (ret < 0) {
		dev_err(&pdev->dev, "failed to add PWM chip\n");
		return ret;
	}

	for (i = 0; i < PWM_PWMCH_BITS; i++) {
		init_completion(&vPWMFlgId[i]);
	}

	platform_set_drvdata(pdev, chip);

	return ret;
}

static int nvt_pwm_remove(struct platform_device *pdev)
{
	struct nvt_pwm *chip;
	int i;

	chip = platform_get_drvdata(pdev);
	if (chip == NULL) {
		return -ENODEV;
	}

	for (i = 0; i < PWM_PWMCH_BITS; i++) {
		clk_unprepare(chip->clks[i]);
	}

	return pwmchip_remove(&chip->chip);
}

#ifdef CONFIG_PM

#define reg_num 0x280
#define reg_sz reg_num >> 2
u32 reg_val[reg_sz] = {0};

static void pwm_store_reg(struct nvt_pwm *pwm_dev)
{
	int i;

	for (i = 0; i < reg_sz; i++) {
		reg_val[i] = nvt_pwm_read_reg(pwm_dev, i << 2);
	}
}

static void pwm_restore_reg(struct nvt_pwm *pwm_dev)
{
	int i;

	//reconfig PWM
	for (i = 0; i < reg_sz; i++) {
		if ( i != (0x100 >> 2))
			nvt_pwm_write_reg(pwm_dev, i << 2, reg_val[i]);
	}

	//enable PWM
	i = (0x100 >> 2);
	nvt_pwm_write_reg(pwm_dev, i << 2, reg_val[i]);
}

static int nvtim_pwm_suspend(struct device *dev)
{
	struct nvt_pwm *chip = dev_get_drvdata(dev);
	int idx = 0;

	if (chip == NULL) {
		return -ENODEV;
	}

	if (nvt_get_suspend_mode()) {
		pwm_store_reg(chip);
	}

	for (idx = 0; idx < PWM_PWMCH_BITS; idx++) {
		if (pwm_is_enabled(&chip->chip.pwms[idx]))
			clk_disable(chip->clks[idx]);

		clk_unprepare(chip->clks[idx]);
	}

	return 0;
}

static int nvtim_pwm_resume(struct device *dev)
{
	struct nvt_pwm *chip = dev_get_drvdata(dev);
	int idx = 0;

	if (chip == NULL) {
		return -ENODEV;
	}

	for (idx = 0; idx < PWM_PWMCH_BITS; idx++) {
		clk_prepare(chip->clks[idx]);

		if (pwm_is_enabled(&chip->chip.pwms[idx]))
			clk_enable(chip->clks[idx]);
	}

	if (nvt_get_suspend_mode()) {
		pwm_restore_reg(chip);
	}

	return 0;
}

static const struct dev_pm_ops nvtim_pwm_pm = {
	.suspend        = nvtim_pwm_suspend,
	.resume         = nvtim_pwm_resume,
};

#define nvtim_pwm_pm_ops (&nvtim_pwm_pm)
#else
#define nvtim_pwm_pm_ops NULL
#endif

static struct platform_driver nvt_pwm_driver = {
	.probe      = nvt_pwm_probe,
	.remove     = nvt_pwm_remove,
	.driver     = {
		.name   		= "nvt_pwm",
		.owner  		= THIS_MODULE,
		.pm     		= nvtim_pwm_pm_ops,
#ifdef CONFIG_OF
		.of_match_table = nvt_pwm_match,
#endif
	},
};

static int __init nvt_pwm_init_driver(void)
{
	return platform_driver_register(&nvt_pwm_driver);
}
module_init(nvt_pwm_init_driver);

static void __exit nvt_pwm_exit_driver(void)
{
	platform_driver_unregister(&nvt_pwm_driver);
}
module_exit(nvt_pwm_exit_driver);


MODULE_DESCRIPTION("NVT PWM Driver");
MODULE_AUTHOR("Novatek");
MODULE_LICENSE("GPL v2");
MODULE_VERSION("1.00.018");
