[{
  "name": "CPU",
  "elementClass": "Mission",
  "betaFactor": "",
  "SRAM": 0.5,
  "latches": 1000,
  "HV-FF": 10,
  "flipFlops": 3000,
  "package": 0,
  "blockArea": 2,
  "templateName":"",
  "voltageDomain": "Core",
  "clockDomain": "Core",
  "resetDomain": "n/a",
  "comment": "Comment"
},
{
  "name": "PSI5_KERNEL",
  "elementClass": "Mission",
  "betaFactor": 0,
  "SRAM": 0,
  "latches": 100 ,
  "HV-FF": 0,
  "flipFlops": 500,
  "package": 0,
  "blockArea": 1,
  "templateName": "",
  "voltageDomain": "Core",
  "clockDomain": "Core",
  "resetDomain": "N/a",
  "comment": "Comment"
},
{
  "name": "PAD_PSI5",
  "elementClass": "Mission",
  "betaFactor": "",
  "SRAM": 0,
  "latches": 0,
  "HV-FF": 0,
  "flipFlops": 0,
  "package": 5,
  "blockArea": 0,
  "templateName": "",
  "voltageDomain": "Core",
  "clockDomain": "Core",
  "resetDomain": "N/a",
  "comment": "Comment"
},
{
  "name": "CPU_LS_SLAVE_AND_CHECKER",
  "elementClass": "Psssive Diagnostic",
  "betaFactor": 0.5,
  "SRAM": 0,
  "latches": 100,
  "HV-FF": 10,
  "flipFlops": 4000,
  "package": 0,
  "blockArea": 2,
  "templateName": "",
  "voltageDomain": "Core",
  "clockDomain": "Core",
  "resetDomain": "N/a",
  "comment": "Comment"
},
{
  "name": "TEST_HW",
  "elementClass": "No Part",
  "betaFactor": "",
  "SRAM": 0,
  "latches": 100,
  "HV-FF": 0,
  "flipFlops": 200,
  "package": 3,
  "blockArea": 0.5,
  "templateName": "",
  "voltageDomain": "Core",
  "clockDomain": "Core",
  "resetDomain": "N/a",
  "comment": "Comment"
}]