0.7
2020.2
May  7 2023
15:24:31
C:/Codes/Verilog/test1/test1.sim/sim_1/behav/xsim/glbl.v,1683266558,verilog,,,,glbl,,,,,,,,
C:/Codes/Verilog/test1/test1.srcs/sim_1/new/tb_full_adder.v,1701667890,verilog,,,,tb_full_adder,,,,,,,,
C:/Codes/Verilog/test1/test1.srcs/sources_1/new/full_adder.v,1701667593,verilog,,C:/Codes/Verilog/test1/test1.srcs/sim_1/new/tb_full_adder.v,,HA;full_adder,,,,,,,,
