[BOARD=iMX6SDL_IPU] 
description="Freescale iMX6SDL development kit"
Advanced_Information.Cortex-A9={\
  Memory_block.default={}\
  Map_Rule.default={}:Register_enum.default={}:Register.default={\
    bit_fields.default={}\
  }:Concat_Register.default={}:Peripherals.default={\
    Register.default={\
      bit_fields.default={}\
    }\
  }\
  :Peripherals.IPU={\
    base=Absolute:description=""\
    :Register.G_IPU_CONF={\
      gui_name="CONF":start=0x2600000:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_CONF_CSI0_EN={\
        gui_name="CSI0_EN":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_CONF_CSI1_EN={\
        gui_name="CSI1_EN":position=1:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_CONF_IC_EN={\
        gui_name="IC_EN":position=2:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_CONF_IRT_EN={\
        gui_name="IRT_EN":position=3:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_CONF_DP_EN={\
        gui_name="DP_EN":position=5:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_CONF_DI0_EN={\
        gui_name="DI0_EN":position=6:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_CONF_DI1_EN={\
        gui_name="DI1_EN":position=7:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_CONF_SMFC_EN={\
        gui_name="SMFC_EN":position=8:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_CONF_DC_EN={\
        gui_name="DC_EN":position=9:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_CONF_DMFC_EN={\
        gui_name="DMFC_EN":position=10:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_CONF_SISG_EN={\
        gui_name="SISG_EN":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_CONF_VDI_EN={\
        gui_name="VDI_EN":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_CONF_IPU_DIAGBUS_MODE={\
        gui_name="IPU_DIAGBUS_MODE":position=16:size=5:read_only=false\
      }\
      :bit_fields.B_IPU_CONF_IPU_DIAGBUS_ON={\
        gui_name="IPU_DIAGBUS_ON":position=21:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_CONF_IDMAC_DISABLE={\
        gui_name="IDMAC_DISABLE":position=22:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_CONF_IC_DMFC_SEL={\
        gui_name="IC_DMFC_SEL":position=25:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_CONF_IC_DMFC_SYNC={\
        gui_name="IC_DMFC_SYNC":position=26:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_CONF_VDI_DMFC_SYNC={\
        gui_name="VDI_DMFC_SYNC":position=27:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_CONF_CSI0_DATA_SOURCE={\
        gui_name="CSI0_DATA_SOURCE":position=28:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_CONF_CSI1_DATA_SOURCE={\
        gui_name="CSI1_DATA_SOURCE":position=29:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_CONF_IC_INPUT={\
        gui_name="IC_INPUT":position=30:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_CONF_CSI_SEL={\
        gui_name="CSI_SEL":position=31:size=1:read_only=false\
      }\
    }\
    :Register.G_IPU_SISG_CTRL0={\
      gui_name="SISG_CTRL0":start=0x2600004:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_SISG_CTRL0_VSYNC_RST_CNT={\
        gui_name="VSYNC_RST_CNT":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_SISG_CTRL0_NO_VSYNC_2_STR1={\
        gui_name="NO_VSYNC_2_STRT_CNT":position=1:size=3:read_only=false\
      }\
      :bit_fields.B_IPU_SISG_CTRL0_VAL_STOP_SISG_2={\
        gui_name="VAL_STOP_SISG_COUNTER":position=4:size=25:read_only=false\
      }\
      :bit_fields.B_IPU_SISG_CTRL0_MCU_ACTV_TRIG={\
        gui_name="MCU_ACTV_TRIG":position=29:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_SISG_CTRL0_EXT_ACTV={\
        gui_name="EXT_ACTV":position=30:size=1:read_only=false\
      }\
    }\
    :Register.G_IPU_SISG_CTRL1={\
      gui_name="SISG_CTRL1":start=0x2600008:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_SISG_CTRL1_SISG_STROBE_CNT={\
        gui_name="SISG_STROBE_CNT":position=0:size=5:read_only=false\
      }\
      :bit_fields.B_IPU_SISG_CTRL1_SISG_OUT_POL={\
        gui_name="SISG_OUT_POL":position=8:size=6:read_only=false\
      }\
    }\
    :Register.G_IPU_SISG_SET_I={\
      gui_name="SISG_SET_I":start=0x260000c:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_SISG_SET_I_SISG_SET_I={\
        gui_name="SISG_SET_I":position=0:size=25:read_only=false\
      }\
    }\
    :Register.G_IPU_SISG_CLR_I={\
      gui_name="SISG_CLR_I":start=0x2600024:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_SISG_CLR_I_SISG_CLEAR_I={\
        gui_name="SISG_CLEAR_I":position=0:size=25:read_only=false\
      }\
    }\
    :Register.G_IPU_INT_CTRL_1={\
      gui_name="INT_CTRL_1":start=0x260003c:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_INT_CTRL_1_IDMAC_EOF_EN_0={\
        gui_name="IDMAC_EOF_EN_0":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_CTRL_1_IDMAC_EOF_EN_1={\
        gui_name="IDMAC_EOF_EN_1":position=1:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_CTRL_1_IDMAC_EOF_EN_2={\
        gui_name="IDMAC_EOF_EN_2":position=2:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_CTRL_1_IDMAC_EOF_EN_3={\
        gui_name="IDMAC_EOF_EN_3":position=3:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_CTRL_1_IDMAC_EOF_EN_5={\
        gui_name="IDMAC_EOF_EN_5":position=5:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_CTRL_1_IDMAC_EOF_EN_8={\
        gui_name="IDMAC_EOF_EN_8":position=8:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_CTRL_1_IDMAC_EOF_EN_9={\
        gui_name="IDMAC_EOF_EN_9":position=9:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_CTRL_1_IDMAC_EOF_EN_10={\
        gui_name="IDMAC_EOF_EN_10":position=10:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_CTRL_1_IDMAC_EOF_EN_11={\
        gui_name="IDMAC_EOF_EN_11":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_CTRL_1_IDMAC_EOF_EN_12={\
        gui_name="IDMAC_EOF_EN_12":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_CTRL_1_IDMAC_EOF_EN_13={\
        gui_name="IDMAC_EOF_EN_13":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_CTRL_1_IDMAC_EOF_EN_14={\
        gui_name="IDMAC_EOF_EN_14":position=14:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_CTRL_1_IDMAC_EOF_EN_15={\
        gui_name="IDMAC_EOF_EN_15":position=15:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_CTRL_1_IDMAC_EOF_EN_17={\
        gui_name="IDMAC_EOF_EN_17":position=17:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_CTRL_1_IDMAC_EOF_EN_18={\
        gui_name="IDMAC_EOF_EN_18":position=18:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_CTRL_1_IDMAC_EOF_EN_19={\
        gui_name="IDMAC_EOF_EN_19":position=19:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_CTRL_1_IDMAC_EOF_EN_20={\
        gui_name="IDMAC_EOF_EN_20":position=20:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_CTRL_1_IDMAC_EOF_EN_21={\
        gui_name="IDMAC_EOF_EN_21":position=21:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_CTRL_1_IDMAC_EOF_EN_22={\
        gui_name="IDMAC_EOF_EN_22":position=22:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_CTRL_1_IDMAC_EOF_EN_23={\
        gui_name="IDMAC_EOF_EN_23":position=23:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_CTRL_1_IDMAC_EOF_EN_24={\
        gui_name="IDMAC_EOF_EN_24":position=24:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_CTRL_1_IDMAC_EOF_EN_25={\
        gui_name="IDMAC_EOF_EN_25":position=25:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_CTRL_1_IDMAC_EOF_EN_26={\
        gui_name="IDMAC_EOF_EN_26":position=26:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_CTRL_1_IDMAC_EOF_EN_27={\
        gui_name="IDMAC_EOF_EN_27":position=27:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_CTRL_1_IDMAC_EOF_EN_28={\
        gui_name="IDMAC_EOF_EN_28":position=28:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_CTRL_1_IDMAC_EOF_EN_29={\
        gui_name="IDMAC_EOF_EN_29":position=29:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_CTRL_1_IDMAC_EOF_EN_31={\
        gui_name="IDMAC_EOF_EN_31":position=31:size=1:read_only=false\
      }\
    }\
    :Register.G_IPU_INT_CTRL_2={\
      gui_name="INT_CTRL_2":start=0x2600040:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_INT_CTRL_2_IDMAC_EOF_EN_33={\
        gui_name="IDMAC_EOF_EN_33":position=1:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_CTRL_2_IDMAC_EOF_EN_40={\
        gui_name="IDMAC_EOF_EN_40":position=8:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_CTRL_2_IDMAC_EOF_EN_41={\
        gui_name="IDMAC_EOF_EN_41":position=9:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_CTRL_2_IDMAC_EOF_EN_42={\
        gui_name="IDMAC_EOF_EN_42":position=10:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_CTRL_2_IDMAC_EOF_EN_43={\
        gui_name="IDMAC_EOF_EN_43":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_CTRL_2_IDMAC_EOF_EN_44={\
        gui_name="IDMAC_EOF_EN_44":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_CTRL_2_IDMAC_EOF_EN_45={\
        gui_name="IDMAC_EOF_EN_45":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_CTRL_2_IDMAC_EOF_EN_46={\
        gui_name="IDMAC_EOF_EN_46":position=14:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_CTRL_2_IDMAC_EOF_EN_47={\
        gui_name="IDMAC_EOF_EN_47":position=15:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_CTRL_2_IDMAC_EOF_EN_48={\
        gui_name="IDMAC_EOF_EN_48":position=16:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_CTRL_2_IDMAC_EOF_EN_49={\
        gui_name="IDMAC_EOF_EN_49":position=17:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_CTRL_2_IDMAC_EOF_EN_50={\
        gui_name="IDMAC_EOF_EN_50":position=18:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_CTRL_2_IDMAC_EOF_EN_51={\
        gui_name="IDMAC_EOF_EN_51":position=19:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_CTRL_2_IDMAC_EOF_EN_52={\
        gui_name="IDMAC_EOF_EN_52":position=20:size=1:read_only=false\
      }\
    }\
    :Register.G_IPU_INT_CTRL_3={\
      gui_name="INT_CTRL_3":start=0x2600044:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_INT_CTRL_3_IDMAC_NFACK_EN3={\
        gui_name="IDMAC_NFACK_EN_0":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_CTRL_3_IDMAC_NFACK_EN4={\
        gui_name="IDMAC_NFACK_EN_1":position=1:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_CTRL_3_IDMAC_NFACK_EN5={\
        gui_name="IDMAC_NFACK_EN_2":position=2:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_CTRL_3_IDMAC_NFACK_EN6={\
        gui_name="IDMAC_NFACK_EN_3":position=3:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_CTRL_3_IDMAC_NFACK_EN7={\
        gui_name="IDMAC_NFACK_EN_5":position=5:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_CTRL_3_IDMAC_NFACK_EN8={\
        gui_name="IDMAC_NFACK_EN_8":position=8:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_CTRL_3_IDMAC_NFACK_EN9={\
        gui_name="IDMAC_NFACK_EN_9":position=9:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_CTRL_3_IDMAC_NFACK_E10={\
        gui_name="IDMAC_NFACK_EN_10":position=10:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_CTRL_3_IDMAC_NFACK_E11={\
        gui_name="IDMAC_NFACK_EN_11":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_CTRL_3_IDMAC_NFACK_E12={\
        gui_name="IDMAC_NFACK_EN_12":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_CTRL_3_IDMAC_NFACK_E13={\
        gui_name="IDMAC_NFACK_EN_13":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_CTRL_3_IDMAC_NFACK_E14={\
        gui_name="IDMAC_NFACK_EN_14":position=14:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_CTRL_3_IDMAC_NFACK_E15={\
        gui_name="IDMAC_NFACK_EN_15":position=15:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_CTRL_3_IDMAC_NFACK_E16={\
        gui_name="IDMAC_NFACK_EN_17":position=17:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_CTRL_3_IDMAC_NFACK_E17={\
        gui_name="IDMAC_NFACK_EN_18":position=18:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_CTRL_3_IDMAC_NFACK_E18={\
        gui_name="IDMAC_NFACK_EN_19":position=19:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_CTRL_3_IDMAC_NFACK_E19={\
        gui_name="IDMAC_NFACK_EN_20":position=20:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_CTRL_3_IDMAC_NFACK_E20={\
        gui_name="IDMAC_NFACK_EN_21":position=21:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_CTRL_3_IDMAC_NFACK_E21={\
        gui_name="IDMAC_NFACK_EN_22":position=22:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_CTRL_3_IDMAC_NFACK_E22={\
        gui_name="IDMAC_NFACK_EN_23":position=23:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_CTRL_3_IDMAC_NFACK_E23={\
        gui_name="IDMAC_NFACK_EN_24":position=24:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_CTRL_3_IDMAC_NFACK_E24={\
        gui_name="IDMAC_NFACK_EN_25":position=25:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_CTRL_3_IDMAC_NFACK_E25={\
        gui_name="IDMAC_NFACK_EN_26":position=26:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_CTRL_3_IDMAC_NFACK_E26={\
        gui_name="IDMAC_NFACK_EN_27":position=27:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_CTRL_3_IDMAC_NFACK_E27={\
        gui_name="IDMAC_NFACK_EN_28":position=28:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_CTRL_3_IDMAC_NFACK_E28={\
        gui_name="IDMAC_NFACK_EN_29":position=29:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_CTRL_3_IDMAC_NFACK_E29={\
        gui_name="IDMAC_NFACK_EN_31":position=31:size=1:read_only=false\
      }\
    }\
    :Register.G_IPU_INT_CTRL_4={\
      gui_name="INT_CTRL_4":start=0x2600048:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_INT_CTRL_4_IDMAC_NFACK_E30={\
        gui_name="IDMAC_NFACK_EN_33":position=1:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_CTRL_4_IDMAC_NFACK_E31={\
        gui_name="IDMAC_NFACK_EN_40":position=8:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_CTRL_4_IDMAC_NFACK_E32={\
        gui_name="IDMAC_NFACK_EN_41":position=9:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_CTRL_4_IDMAC_NFACK_E33={\
        gui_name="IDMAC_NFACK_EN_42":position=10:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_CTRL_4_IDMAC_NFACK_E34={\
        gui_name="IDMAC_NFACK_EN_43":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_CTRL_4_IDMAC_NFACK_E35={\
        gui_name="IDMAC_NFACK_EN_44":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_CTRL_4_IDMAC_NFACK_E36={\
        gui_name="IDMAC_NFACK_EN_45":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_CTRL_4_IDMAC_NFACK_E37={\
        gui_name="IDMAC_NFACK_EN_46":position=14:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_CTRL_4_IDMAC_NFACK_E38={\
        gui_name="IDMAC_NFACK_EN_47":position=15:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_CTRL_4_IDMAC_NFACK_E39={\
        gui_name="IDMAC_NFACK_EN_48":position=16:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_CTRL_4_IDMAC_NFACK_E40={\
        gui_name="IDMAC_NFACK_EN_49":position=17:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_CTRL_4_IDMAC_NFACK_E41={\
        gui_name="IDMAC_NFACK_EN_50":position=18:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_CTRL_4_IDMAC_NFACK_E42={\
        gui_name="IDMAC_NFACK_EN_51":position=19:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_CTRL_4_IDMAC_NFACK_E43={\
        gui_name="IDMAC_NFACK_EN_52":position=20:size=1:read_only=false\
      }\
    }\
    :Register.G_IPU_INT_CTRL_5={\
      gui_name="INT_CTRL_5":start=0x260004c:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_INT_CTRL_5_IDMAC_NFB4EOF44={\
        gui_name="IDMAC_NFB4EOF_EN_0":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_CTRL_5_IDMAC_NFB4EOF45={\
        gui_name="IDMAC_NFB4EOF_EN_1":position=1:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_CTRL_5_IDMAC_NFB4EOF46={\
        gui_name="IDMAC_NFB4EOF_EN_2":position=2:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_CTRL_5_IDMAC_NFB4EOF47={\
        gui_name="IDMAC_NFB4EOF_EN_3":position=3:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_CTRL_5_IDMAC_NFB4EOF48={\
        gui_name="IDMAC_NFB4EOF_EN_5":position=5:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_CTRL_5_IDMAC_NFB4EOF49={\
        gui_name="IDMAC_NFB4EOF_EN_8":position=8:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_CTRL_5_IDMAC_NFB4EOF50={\
        gui_name="IDMAC_NFB4EOF_EN_9":position=9:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_CTRL_5_IDMAC_NFB4EOF51={\
        gui_name="IDMAC_NFB4EOF_EN_10":position=10:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_CTRL_5_IDMAC_NFB4EOF52={\
        gui_name="IDMAC_NFB4EOF_EN_11":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_CTRL_5_IDMAC_NFB4EOF53={\
        gui_name="IDMAC_NFB4EOF_EN_12":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_CTRL_5_IDMAC_NFB4EOF54={\
        gui_name="IDMAC_NFB4EOF_EN_13":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_CTRL_5_IDMAC_NFB4EOF55={\
        gui_name="IDMAC_NFB4EOF_EN_14":position=14:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_CTRL_5_IDMAC_NFB4EOF56={\
        gui_name="IDMAC_NFB4EOF_EN_15":position=15:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_CTRL_5_IDMAC_NFB4EOF57={\
        gui_name="IDMAC_NFB4EOF_EN_17":position=17:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_CTRL_5_IDMAC_NFB4EOF58={\
        gui_name="IDMAC_NFB4EOF_EN_18":position=18:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_CTRL_5_IDMAC_NFB4EOF59={\
        gui_name="IDMAC_NFB4EOF_EN_19":position=19:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_CTRL_5_IDMAC_NFB4EOF60={\
        gui_name="IDMAC_NFB4EOF_EN_20":position=20:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_CTRL_5_IDMAC_NFB4EOF61={\
        gui_name="IDMAC_NFB4EOF_EN_21":position=21:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_CTRL_5_IDMAC_NFB4EOF62={\
        gui_name="IDMAC_NFB4EOF_EN_22":position=22:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_CTRL_5_IDMAC_NFB4EOF63={\
        gui_name="IDMAC_NFB4EOF_EN_23":position=23:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_CTRL_5_IDMAC_NFB4EOF64={\
        gui_name="IDMAC_NFB4EOF_EN_24":position=24:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_CTRL_5_IDMAC_NFB4EOF65={\
        gui_name="IDMAC_NFB4EOF_EN_25":position=25:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_CTRL_5_IDMAC_NFB4EOF66={\
        gui_name="IDMAC_NFB4EOF_EN_26":position=26:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_CTRL_5_IDMAC_NFB4EOF67={\
        gui_name="IDMAC_NFB4EOF_EN_27":position=27:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_CTRL_5_IDMAC_NFB4EOF68={\
        gui_name="IDMAC_NFB4EOF_EN_28":position=28:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_CTRL_5_IDMAC_NFB4EOF69={\
        gui_name="IDMAC_NFB4EOF_EN_29":position=29:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_CTRL_5_IDMAC_NFB4EOF70={\
        gui_name="IDMAC_NFB4EOF_EN_31":position=31:size=1:read_only=false\
      }\
    }\
    :Register.G_IPU_INT_CTRL_6={\
      gui_name="INT_CTRL_6":start=0x2600050:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_INT_CTRL_6_IDMAC_NFB4EOF71={\
        gui_name="IDMAC_NFB4EOF_EN_33":position=1:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_CTRL_6_IDMAC_NFB4EOF72={\
        gui_name="IDMAC_NFB4EOF_EN_40":position=8:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_CTRL_6_IDMAC_NFB4EOF73={\
        gui_name="IDMAC_NFB4EOF_EN_41":position=9:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_CTRL_6_IDMAC_NFB4EOF74={\
        gui_name="IDMAC_NFB4EOF_EN_42":position=10:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_CTRL_6_IDMAC_NFB4EOF75={\
        gui_name="IDMAC_NFB4EOF_EN_43":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_CTRL_6_IDMAC_NFB4EOF76={\
        gui_name="IDMAC_NFB4EOF_EN_44":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_CTRL_6_IDMAC_NFB4EOF77={\
        gui_name="IDMAC_NFB4EOF_EN_45":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_CTRL_6_IDMAC_NFB4EOF78={\
        gui_name="IDMAC_NFB4EOF_EN_46":position=14:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_CTRL_6_IDMAC_NFB4EOF79={\
        gui_name="IDMAC_NFB4EOF_EN_47":position=15:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_CTRL_6_IDMAC_NFB4EOF80={\
        gui_name="IDMAC_NFB4EOF_EN_48":position=16:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_CTRL_6_IDMAC_NFB4EOF81={\
        gui_name="IDMAC_NFB4EOF_EN_49":position=17:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_CTRL_6_IDMAC_NFB4EOF82={\
        gui_name="IDMAC_NFB4EOF_EN_50":position=18:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_CTRL_6_IDMAC_NFB4EOF83={\
        gui_name="IDMAC_NFB4EOF_EN_51":position=19:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_CTRL_6_IDMAC_NFB4EOF84={\
        gui_name="IDMAC_NFB4EOF_EN_52":position=20:size=1:read_only=false\
      }\
    }\
    :Register.G_IPU_INT_CTRL_7={\
      gui_name="INT_CTRL_7":start=0x2600054:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_INT_CTRL_7_IDMAC_EOS_EN_19={\
        gui_name="IDMAC_EOS_EN_19":position=19:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_CTRL_7_IDMAC_EOS_EN_23={\
        gui_name="IDMAC_EOS_EN_23":position=23:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_CTRL_7_IDMAC_EOS_EN_24={\
        gui_name="IDMAC_EOS_EN_24":position=24:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_CTRL_7_IDMAC_EOS_EN_25={\
        gui_name="IDMAC_EOS_EN_25":position=25:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_CTRL_7_IDMAC_EOS_EN_26={\
        gui_name="IDMAC_EOS_EN_26":position=26:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_CTRL_7_IDMAC_EOS_EN_27={\
        gui_name="IDMAC_EOS_EN_27":position=27:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_CTRL_7_IDMAC_EOS_EN_28={\
        gui_name="IDMAC_EOS_EN_28":position=28:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_CTRL_7_IDMAC_EOS_EN_29={\
        gui_name="IDMAC_EOS_EN_29":position=29:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_CTRL_7_IDMAC_EOS_EN_31={\
        gui_name="IDMAC_EOS_EN_31":position=31:size=1:read_only=false\
      }\
    }\
    :Register.G_IPU_INT_CTRL_8={\
      gui_name="INT_CTRL_8":start=0x2600058:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_INT_CTRL_8_IDMAC_EOS_EN_33={\
        gui_name="IDMAC_EOS_EN_33":position=1:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_CTRL_8_IDMAC_EOS_EN_41={\
        gui_name="IDMAC_EOS_EN_41":position=9:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_CTRL_8_IDMAC_EOS_EN_42={\
        gui_name="IDMAC_EOS_EN_42":position=10:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_CTRL_8_IDMAC_EOS_EN_43={\
        gui_name="IDMAC_EOS_EN_43":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_CTRL_8_IDMAC_EOS_EN_44={\
        gui_name="IDMAC_EOS_EN_44":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_CTRL_8_IDMAC_EOS_EN_51={\
        gui_name="IDMAC_EOS_EN_51":position=19:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_CTRL_8_IDMAC_EOS_EN_52={\
        gui_name="IDMAC_EOS_EN_52":position=20:size=1:read_only=false\
      }\
    }\
    :Register.G_IPU_INT_CTRL_9={\
      gui_name="INT_CTRL_9":start=0x260005c:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_INT_CTRL_9_VDI_FIFO1_OVF85={\
        gui_name="VDI_FIFO1_OVF_EN":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_CTRL_9_IC_BAYER_BUF_86={\
        gui_name="IC_BAYER_BUF_OVF_EN":position=26:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_CTRL_9_IC_ENC_BUF_OV87={\
        gui_name="IC_ENC_BUF_OVF_EN":position=27:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_CTRL_9_IC_VF_BUF_OVF88={\
        gui_name="IC_VF_BUF_OVF_EN":position=28:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_CTRL_9_CSI0_PUPE_EN={\
        gui_name="CSI0_PUPE_EN":position=30:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_CTRL_9_CSI1_PUPE_EN={\
        gui_name="CSI1_PUPE_EN":position=31:size=1:read_only=false\
      }\
    }\
    :Register.G_IPU_INT_CTRL_10={\
      gui_name="INT_CTRL_10":start=0x2600060:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_INT_CTRL_10_SMFC0_FRM_LO89={\
        gui_name="SMFC0_FRM_LOST_EN":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_CTRL_10_SMFC1_FRM_LO90={\
        gui_name="SMFC1_FRM_LOST_EN":position=1:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_CTRL_10_SMFC2_FRM_LO91={\
        gui_name="SMFC2_FRM_LOST_EN":position=2:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_CTRL_10_SMFC3_FRM_LO92={\
        gui_name="SMFC3_FRM_LOST_EN":position=3:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_CTRL_10_DC_TEARING_E93={\
        gui_name="DC_TEARING_ERR_1_EN":position=16:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_CTRL_10_DC_TEARING_E94={\
        gui_name="DC_TEARING_ERR_2_EN":position=17:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_CTRL_10_DC_TEARING_E95={\
        gui_name="DC_TEARING_ERR_6_EN":position=18:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_CTRL_10_DI0_SYNC_DIS96={\
        gui_name="DI0_SYNC_DISP_ERR_EN":position=19:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_CTRL_10_DI1_SYNC_DIS97={\
        gui_name="DI1_SYNC_DISP_ERR_EN":position=20:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_CTRL_10_DI0_TIME_OUT98={\
        gui_name="DI0_TIME_OUT_ERR_EN":position=21:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_CTRL_10_DI1_TIME_OUT99={\
        gui_name="DI1_TIME_OUT_ERR_EN":position=22:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_CTRL_10_IC_VF_FRM_L100={\
        gui_name="IC_VF_FRM_LOST_ERR_EN":position=24:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_CTRL_10_IC_ENC_FRM_101={\
        gui_name="IC_ENC_FRM_LOST_ERR_EN":position=25:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_CTRL_10_IC_BAYER_FR102={\
        gui_name="IC_BAYER_FRM_LOST_ERR_EN":position=26:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_CTRL_10_NON_PRIVILE103={\
        gui_name="NON_PRIVILEGED_ACC_ERR_EN":position=28:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_CTRL_10_AXIW_ERR_EN={\
        gui_name="AXIW_ERR_EN":position=29:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_CTRL_10_AXIR_ERR_EN={\
        gui_name="AXIR_ERR_EN":position=30:size=1:read_only=false\
      }\
    }\
    :Register.G_IPU_INT_CTRL_11={\
      gui_name="INT_CTRL_11":start=0x2600064:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_INT_CTRL_11_IDMAC_EOBND104={\
        gui_name="IDMAC_EOBND_EN_0":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_CTRL_11_IDMAC_EOBND105={\
        gui_name="IDMAC_EOBND_EN_1":position=1:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_CTRL_11_IDMAC_EOBND106={\
        gui_name="IDMAC_EOBND_EN_2":position=2:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_CTRL_11_IDMAC_EOBND107={\
        gui_name="IDMAC_EOBND_EN_3":position=3:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_CTRL_11_IDMAC_EOBND108={\
        gui_name="IDMAC_EOBND_EN_5":position=5:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_CTRL_11_IDMAC_EOBND109={\
        gui_name="IDMAC_EOBND_EN_11":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_CTRL_11_IDMAC_EOBND110={\
        gui_name="IDMAC_EOBND_EN_12":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_CTRL_11_IDMAC_EOBND111={\
        gui_name="IDMAC_EOBND_EN_20":position=20:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_CTRL_11_IDMAC_EOBND112={\
        gui_name="IDMAC_EOBND_EN_21":position=21:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_CTRL_11_IDMAC_EOBND113={\
        gui_name="IDMAC_EOBND_EN_22":position=22:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_CTRL_11_IDMAC_EOBND114={\
        gui_name="IDMAC_EOBND_EN_25":position=25:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_CTRL_11_IDMAC_EOBND115={\
        gui_name="IDMAC_EOBND_EN_26":position=26:size=1:read_only=false\
      }\
    }\
    :Register.G_IPU_INT_CTRL_12={\
      gui_name="INT_CTRL_12":start=0x2600068:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_INT_CTRL_12_IDMAC_EOBND116={\
        gui_name="IDMAC_EOBND_EN_45":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_CTRL_12_IDMAC_EOBND117={\
        gui_name="IDMAC_EOBND_EN_46":position=14:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_CTRL_12_IDMAC_EOBND118={\
        gui_name="IDMAC_EOBND_EN_47":position=15:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_CTRL_12_IDMAC_EOBND119={\
        gui_name="IDMAC_EOBND_EN_48":position=16:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_CTRL_12_IDMAC_EOBND120={\
        gui_name="IDMAC_EOBND_EN_49":position=17:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_CTRL_12_IDMAC_EOBND121={\
        gui_name="IDMAC_EOBND_EN_50":position=18:size=1:read_only=false\
      }\
    }\
    :Register.G_IPU_INT_CTRL_13={\
      gui_name="INT_CTRL_13":start=0x260006c:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_INT_CTRL_13_IDMAC_TH_EN_0={\
        gui_name="IDMAC_TH_EN_0":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_CTRL_13_IDMAC_TH_EN_1={\
        gui_name="IDMAC_TH_EN_1":position=1:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_CTRL_13_IDMAC_TH_EN_2={\
        gui_name="IDMAC_TH_EN_2":position=2:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_CTRL_13_IDMAC_TH_EN_3={\
        gui_name="IDMAC_TH_EN_3":position=3:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_CTRL_13_IDMAC_TH_EN_5={\
        gui_name="IDMAC_TH_EN_5":position=5:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_CTRL_13_IDMAC_TH_EN_8={\
        gui_name="IDMAC_TH_EN_8":position=8:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_CTRL_13_IDMAC_TH_EN_9={\
        gui_name="IDMAC_TH_EN_9":position=9:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_CTRL_13_IDMAC_TH_EN_10={\
        gui_name="IDMAC_TH_EN_10":position=10:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_CTRL_13_IDMAC_TH_EN_11={\
        gui_name="IDMAC_TH_EN_11":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_CTRL_13_IDMAC_TH_EN_12={\
        gui_name="IDMAC_TH_EN_12":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_CTRL_13_IDMAC_TH_EN_13={\
        gui_name="IDMAC_TH_EN_13":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_CTRL_13_IDMAC_TH_EN_14={\
        gui_name="IDMAC_TH_EN_14":position=14:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_CTRL_13_IDMAC_TH_EN_15={\
        gui_name="IDMAC_TH_EN_15":position=15:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_CTRL_13_IDMAC_TH_EN_17={\
        gui_name="IDMAC_TH_EN_17":position=17:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_CTRL_13_IDMAC_TH_EN_18={\
        gui_name="IDMAC_TH_EN_18":position=18:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_CTRL_13_IDMAC_TH_EN_19={\
        gui_name="IDMAC_TH_EN_19":position=19:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_CTRL_13_IDMAC_TH_EN_20={\
        gui_name="IDMAC_TH_EN_20":position=20:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_CTRL_13_IDMAC_TH_EN_21={\
        gui_name="IDMAC_TH_EN_21":position=21:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_CTRL_13_IDMAC_TH_EN_22={\
        gui_name="IDMAC_TH_EN_22":position=22:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_CTRL_13_IDMAC_TH_EN_23={\
        gui_name="IDMAC_TH_EN_23":position=23:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_CTRL_13_IDMAC_TH_EN_24={\
        gui_name="IDMAC_TH_EN_24":position=24:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_CTRL_13_IDMAC_TH_EN_25={\
        gui_name="IDMAC_TH_EN_25":position=25:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_CTRL_13_IDMAC_TH_EN_26={\
        gui_name="IDMAC_TH_EN_26":position=26:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_CTRL_13_IDMAC_TH_EN_27={\
        gui_name="IDMAC_TH_EN_27":position=27:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_CTRL_13_IDMAC_TH_EN_28={\
        gui_name="IDMAC_TH_EN_28":position=28:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_CTRL_13_IDMAC_TH_EN_29={\
        gui_name="IDMAC_TH_EN_29":position=29:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_CTRL_13_IDMAC_TH_EN_31={\
        gui_name="IDMAC_TH_EN_31":position=31:size=1:read_only=false\
      }\
    }\
    :Register.G_IPU_INT_CTRL_14={\
      gui_name="INT_CTRL_14":start=0x2600070:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_INT_CTRL_14_IDMAC_TH_EN_33={\
        gui_name="IDMAC_TH_EN_33":position=1:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_CTRL_14_IDMAC_TH_EN_40={\
        gui_name="IDMAC_TH_EN_40":position=8:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_CTRL_14_IDMAC_TH_EN_41={\
        gui_name="IDMAC_TH_EN_41":position=9:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_CTRL_14_IDMAC_TH_EN_42={\
        gui_name="IDMAC_TH_EN_42":position=10:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_CTRL_14_IDMAC_TH_EN_43={\
        gui_name="IDMAC_TH_EN_43":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_CTRL_14_IDMAC_TH_EN_44={\
        gui_name="IDMAC_TH_EN_44":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_CTRL_14_IDMAC_TH_EN_45={\
        gui_name="IDMAC_TH_EN_45":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_CTRL_14_IDMAC_TH_EN_46={\
        gui_name="IDMAC_TH_EN_46":position=14:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_CTRL_14_IDMAC_TH_EN_47={\
        gui_name="IDMAC_TH_EN_47":position=15:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_CTRL_14_IDMAC_TH_EN_48={\
        gui_name="IDMAC_TH_EN_48":position=16:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_CTRL_14_IDMAC_TH_EN_49={\
        gui_name="IDMAC_TH_EN_49":position=17:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_CTRL_14_IDMAC_TH_EN_50={\
        gui_name="IDMAC_TH_EN_50":position=18:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_CTRL_14_IDMAC_TH_EN_51={\
        gui_name="IDMAC_TH_EN_51":position=19:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_CTRL_14_IDMAC_TH_EN_52={\
        gui_name="IDMAC_TH_EN_52":position=20:size=1:read_only=false\
      }\
    }\
    :Register.G_IPU_INT_CTRL_15={\
      gui_name="INT_CTRL_15":start=0x2600074:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_INT_CTRL_15_SNOOPING1_I122={\
        gui_name="SNOOPING1_INT_EN":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_CTRL_15_SNOOPING2_I123={\
        gui_name="SNOOPING2_INT_EN":position=1:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_CTRL_15_DP_SF_START_EN={\
        gui_name="DP_SF_START_EN":position=2:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_CTRL_15_DP_SF_END_EN={\
        gui_name="DP_SF_END_EN":position=3:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_CTRL_15_DP_ASF_STAR124={\
        gui_name="DP_ASF_START_EN":position=4:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_CTRL_15_DP_ASF_END_EN={\
        gui_name="DP_ASF_END_EN":position=5:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_CTRL_15_DP_SF_BRAKE_EN={\
        gui_name="DP_SF_BRAKE_EN":position=6:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_CTRL_15_DP_ASF_BRAK125={\
        gui_name="DP_ASF_BRAKE_EN":position=7:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_CTRL_15_DC_FC_0_EN={\
        gui_name="DC_FC_0_EN":position=8:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_CTRL_15_DC_FC_1_EN={\
        gui_name="DC_FC_1_EN":position=9:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_CTRL_15_DC_FC_2_EN={\
        gui_name="DC_FC_2_EN":position=10:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_CTRL_15_DC_FC_3_EN={\
        gui_name="DC_FC_3_EN":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_CTRL_15_DC_FC_4_EN={\
        gui_name="DC_FC_4_EN":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_CTRL_15_DC_FC_6_EN={\
        gui_name="DC_FC_6_EN":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_CTRL_15_DI_VSYNC_PR126={\
        gui_name="DI_VSYNC_PRE_0_EN":position=14:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_CTRL_15_DI_VSYNC_PR127={\
        gui_name="DI_VSYNC_PRE_1_EN":position=15:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_CTRL_15_DC_DP_START_EN={\
        gui_name="DC_DP_START_EN":position=16:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_CTRL_15_DC_ASYNC_ST128={\
        gui_name="DC_ASYNC_STOP_EN":position=17:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_CTRL_15_DI0_CNT_EN_129={\
        gui_name="DI0_CNT_EN_PRE_0_EN":position=18:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_CTRL_15_DI0_CNT_EN_130={\
        gui_name="DI0_CNT_EN_PRE_1_EN":position=19:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_CTRL_15_DI0_CNT_EN_131={\
        gui_name="DI0_CNT_EN_PRE_2_EN":position=20:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_CTRL_15_DI0_CNT_EN_132={\
        gui_name="DI0_CNT_EN_PRE_3_EN":position=21:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_CTRL_15_DI0_CNT_EN_133={\
        gui_name="DI0_CNT_EN_PRE_4_EN":position=22:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_CTRL_15_DI0_CNT_EN_134={\
        gui_name="DI0_CNT_EN_PRE_5_EN":position=23:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_CTRL_15_DI0_CNT_EN_135={\
        gui_name="DI0_CNT_EN_PRE_6_EN":position=24:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_CTRL_15_DI0_CNT_EN_136={\
        gui_name="DI0_CNT_EN_PRE_7_EN":position=25:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_CTRL_15_DI0_CNT_EN_137={\
        gui_name="DI0_CNT_EN_PRE_8_EN":position=26:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_CTRL_15_DI0_CNT_EN_138={\
        gui_name="DI0_CNT_EN_PRE_9_EN":position=27:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_CTRL_15_DI0_CNT_EN_139={\
        gui_name="DI0_CNT_EN_PRE_10_EN":position=28:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_CTRL_15_DI1_DISP_CL140={\
        gui_name="DI1_DISP_CLK_EN_PRE_EN":position=29:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_CTRL_15_DI1_CNT_EN_141={\
        gui_name="DI1_CNT_EN_PRE_3_EN":position=30:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_CTRL_15_DI1_CNT_EN_142={\
        gui_name="DI1_CNT_EN_PRE_8_EN":position=31:size=1:read_only=false\
      }\
    }\
    :Register.G_IPU_SDMA_EVENT_1={\
      gui_name="SDMA_EVENT_1":start=0x2600078:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_SDMA_EVENT_1_IDMAC_EOF_143={\
        gui_name="IDMAC_EOF_SDMA_EN_0":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_SDMA_EVENT_1_IDMAC_EOF_144={\
        gui_name="IDMAC_EOF_SDMA_EN_1":position=1:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_SDMA_EVENT_1_IDMAC_EOF_145={\
        gui_name="IDMAC_EOF_SDMA_EN_2":position=2:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_SDMA_EVENT_1_IDMAC_EOF_146={\
        gui_name="IDMAC_EOF_SDMA_EN_3":position=3:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_SDMA_EVENT_1_IDMAC_EOF_147={\
        gui_name="IDMAC_EOF_SDMA_EN_5":position=5:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_SDMA_EVENT_1_IDMAC_EOF_148={\
        gui_name="IDMAC_EOF_SDMA_EN_8":position=8:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_SDMA_EVENT_1_IDMAC_EOF_149={\
        gui_name="IDMAC_EOF_SDMA_EN_9":position=9:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_SDMA_EVENT_1_IDMAC_EOF_150={\
        gui_name="IDMAC_EOF_SDMA_EN_10":position=10:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_SDMA_EVENT_1_IDMAC_EOF_151={\
        gui_name="IDMAC_EOF_SDMA_EN_11":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_SDMA_EVENT_1_IDMAC_EOF_152={\
        gui_name="IDMAC_EOF_SDMA_EN_12":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_SDMA_EVENT_1_IDMAC_EOF_153={\
        gui_name="IDMAC_EOF_SDMA_EN_13":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_SDMA_EVENT_1_IDMAC_EOF_154={\
        gui_name="IDMAC_EOF_SDMA_EN_14":position=14:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_SDMA_EVENT_1_IDMAC_EOF_155={\
        gui_name="IDMAC_EOF_SDMA_EN_15":position=15:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_SDMA_EVENT_1_IDMAC_EOF_156={\
        gui_name="IDMAC_EOF_SDMA_EN_17":position=17:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_SDMA_EVENT_1_IDMAC_EOF_157={\
        gui_name="IDMAC_EOF_SDMA_EN_18":position=18:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_SDMA_EVENT_1_IDMAC_EOF_158={\
        gui_name="IDMAC_EOF_SDMA_EN_19":position=19:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_SDMA_EVENT_1_IDMAC_EOF_159={\
        gui_name="IDMAC_EOF_SDMA_EN_20":position=20:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_SDMA_EVENT_1_IDMAC_EOF_160={\
        gui_name="IDMAC_EOF_SDMA_EN_21":position=21:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_SDMA_EVENT_1_IDMAC_EOF_161={\
        gui_name="IDMAC_EOF_SDMA_EN_22":position=22:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_SDMA_EVENT_1_IDMAC_EOF_162={\
        gui_name="IDMAC_EOF_SDMA_EN_23":position=23:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_SDMA_EVENT_1_IDMAC_EOF_163={\
        gui_name="IDMAC_EOF_SDMA_EN_24":position=24:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_SDMA_EVENT_1_IDMAC_EOF_164={\
        gui_name="IDMAC_EOF_SDMA_EN_25":position=25:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_SDMA_EVENT_1_IDMAC_EOF_165={\
        gui_name="IDMAC_EOF_SDMA_EN_26":position=26:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_SDMA_EVENT_1_IDMAC_EOF_166={\
        gui_name="IDMAC_EOF_SDMA_EN_27":position=27:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_SDMA_EVENT_1_IDMAC_EOF_167={\
        gui_name="IDMAC_EOF_SDMA_EN_28":position=28:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_SDMA_EVENT_1_IDMAC_EOF_168={\
        gui_name="IDMAC_EOF_SDMA_EN_29":position=29:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_SDMA_EVENT_1_IDMAC_EOF_169={\
        gui_name="IDMAC_EOF_SDMA_EN_31":position=31:size=1:read_only=false\
      }\
    }\
    :Register.G_IPU_SDMA_EVENT_2={\
      gui_name="SDMA_EVENT_2":start=0x260007c:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_SDMA_EVENT_2_IDMAC_EOF_170={\
        gui_name="IDMAC_EOF_SDMA_EN_33":position=1:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_SDMA_EVENT_2_IDMAC_EOF_171={\
        gui_name="IDMAC_EOF_SDMA_EN_40":position=8:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_SDMA_EVENT_2_IDMAC_EOF_172={\
        gui_name="IDMAC_EOF_SDMA_EN_41":position=9:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_SDMA_EVENT_2_IDMAC_EOF_173={\
        gui_name="IDMAC_EOF_SDMA_EN_42":position=10:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_SDMA_EVENT_2_IDMAC_EOF_174={\
        gui_name="IDMAC_EOF_SDMA_EN_43":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_SDMA_EVENT_2_IDMAC_EOF_175={\
        gui_name="IDMAC_EOF_SDMA_EN_44":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_SDMA_EVENT_2_IDMAC_EOF_176={\
        gui_name="IDMAC_EOF_SDMA_EN_45":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_SDMA_EVENT_2_IDMAC_EOF_177={\
        gui_name="IDMAC_EOF_SDMA_EN_46":position=14:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_SDMA_EVENT_2_IDMAC_EOF_178={\
        gui_name="IDMAC_EOF_SDMA_EN_47":position=15:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_SDMA_EVENT_2_IDMAC_EOF_179={\
        gui_name="IDMAC_EOF_SDMA_EN_48":position=16:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_SDMA_EVENT_2_IDMAC_EOF_180={\
        gui_name="IDMAC_EOF_SDMA_EN_49":position=17:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_SDMA_EVENT_2_IDMAC_EOF_181={\
        gui_name="IDMAC_EOF_SDMA_EN_50":position=18:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_SDMA_EVENT_2_IDMAC_EOF_182={\
        gui_name="IDMAC_EOF_SDMA_EN_51":position=19:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_SDMA_EVENT_2_IDMAC_EOF_183={\
        gui_name="IDMAC_EOF_SDMA_EN_52":position=20:size=1:read_only=false\
      }\
    }\
    :Register.G_IPU_SDMA_EVENT_3={\
      gui_name="SDMA_EVENT_3":start=0x2600080:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_SDMA_EVENT_3_IDMAC_NFAC184={\
        gui_name="IDMAC_NFACK_SDMA_EN_0":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_SDMA_EVENT_3_IDMAC_NFAC185={\
        gui_name="IDMAC_NFACK_SDMA_EN_1":position=1:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_SDMA_EVENT_3_IDMAC_NFAC186={\
        gui_name="IDMAC_NFACK_SDMA_EN_2":position=2:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_SDMA_EVENT_3_IDMAC_NFAC187={\
        gui_name="IDMAC_NFACK_SDMA_EN_3":position=3:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_SDMA_EVENT_3_IDMAC_NFAC188={\
        gui_name="IDMAC_NFACK_SDMA_EN_5":position=5:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_SDMA_EVENT_3_IDMAC_NFAC189={\
        gui_name="IDMAC_NFACK_SDMA_EN_8":position=8:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_SDMA_EVENT_3_IDMAC_NFAC190={\
        gui_name="IDMAC_NFACK_SDMA_EN_9":position=9:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_SDMA_EVENT_3_IDMAC_NFAC191={\
        gui_name="IDMAC_NFACK_SDMA_EN_10":position=10:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_SDMA_EVENT_3_IDMAC_NFAC192={\
        gui_name="IDMAC_NFACK_SDMA_EN_11":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_SDMA_EVENT_3_IDMAC_NFAC193={\
        gui_name="IDMAC_NFACK_SDMA_EN_12":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_SDMA_EVENT_3_IDMAC_NFAC194={\
        gui_name="IDMAC_NFACK_SDMA_EN_13":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_SDMA_EVENT_3_IDMAC_NFAC195={\
        gui_name="IDMAC_NFACK_SDMA_EN_14":position=14:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_SDMA_EVENT_3_IDMAC_NFAC196={\
        gui_name="IDMAC_NFACK_SDMA_EN_15":position=15:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_SDMA_EVENT_3_IDMAC_NFAC197={\
        gui_name="IDMAC_NFACK_SDMA_EN_17":position=17:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_SDMA_EVENT_3_IDMAC_NFAC198={\
        gui_name="IDMAC_NFACK_SDMA_EN_18":position=18:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_SDMA_EVENT_3_IDMAC_NFAC199={\
        gui_name="IDMAC_NFACK_SDMA_EN_19":position=19:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_SDMA_EVENT_3_IDMAC_NFAC200={\
        gui_name="IDMAC_NFACK_SDMA_EN_20":position=20:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_SDMA_EVENT_3_IDMAC_NFAC201={\
        gui_name="IDMAC_NFACK_SDMA_EN_21":position=21:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_SDMA_EVENT_3_IDMAC_NFAC202={\
        gui_name="IDMAC_NFACK_SDMA_EN_22":position=22:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_SDMA_EVENT_3_IDMAC_NFAC203={\
        gui_name="IDMAC_NFACK_SDMA_EN_23":position=23:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_SDMA_EVENT_3_IDMAC_NFAC204={\
        gui_name="IDMAC_NFACK_SDMA_EN_24":position=24:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_SDMA_EVENT_3_IDMAC_NFAC205={\
        gui_name="IDMAC_NFACK_SDMA_EN_25":position=25:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_SDMA_EVENT_3_IDMAC_NFAC206={\
        gui_name="IDMAC_NFACK_SDMA_EN_26":position=26:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_SDMA_EVENT_3_IDMAC_NFAC207={\
        gui_name="IDMAC_NFACK_SDMA_EN_27":position=27:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_SDMA_EVENT_3_IDMAC_NFAC208={\
        gui_name="IDMAC_NFACK_SDMA_EN_28":position=28:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_SDMA_EVENT_3_IDMAC_NFAC209={\
        gui_name="IDMAC_NFACK_SDMA_EN_29":position=29:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_SDMA_EVENT_3_IDMAC_NFAC210={\
        gui_name="IDMAC_NFACK_SDMA_EN_31":position=31:size=1:read_only=false\
      }\
    }\
    :Register.G_IPU_SDMA_EVENT_4={\
      gui_name="SDMA_EVENT_4":start=0x2600084:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_SDMA_EVENT_4_IDMAC_NFAC211={\
        gui_name="IDMAC_NFACK_SDMA_EN_33":position=1:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_SDMA_EVENT_4_IDMAC_NFAC212={\
        gui_name="IDMAC_NFACK_SDMA_EN_40":position=8:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_SDMA_EVENT_4_IDMAC_NFAC213={\
        gui_name="IDMAC_NFACK_SDMA_EN_41":position=9:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_SDMA_EVENT_4_IDMAC_NFAC214={\
        gui_name="IDMAC_NFACK_SDMA_EN_42":position=10:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_SDMA_EVENT_4_IDMAC_NFAC215={\
        gui_name="IDMAC_NFACK_SDMA_EN_43":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_SDMA_EVENT_4_IDMAC_NFAC216={\
        gui_name="IDMAC_NFACK_SDMA_EN_44":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_SDMA_EVENT_4_IDMAC_NFAC217={\
        gui_name="IDMAC_NFACK_SDMA_EN_45":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_SDMA_EVENT_4_IDMAC_NFAC218={\
        gui_name="IDMAC_NFACK_SDMA_EN_46":position=14:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_SDMA_EVENT_4_IDMAC_NFAC219={\
        gui_name="IDMAC_NFACK_SDMA_EN_47":position=15:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_SDMA_EVENT_4_IDMAC_NFAC220={\
        gui_name="IDMAC_NFACK_SDMA_EN_48":position=16:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_SDMA_EVENT_4_IDMAC_NFAC221={\
        gui_name="IDMAC_NFACK_SDMA_EN_49":position=17:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_SDMA_EVENT_4_IDMAC_NFAC222={\
        gui_name="IDMAC_NFACK_SDMA_EN_50":position=18:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_SDMA_EVENT_4_IDMAC_NFAC223={\
        gui_name="IDMAC_NFACK_SDMA_EN_51":position=19:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_SDMA_EVENT_4_IDMAC_NFAC224={\
        gui_name="IDMAC_NFACK_SDMA_EN_52":position=20:size=1:read_only=false\
      }\
    }\
    :Register.G_IPU_SDMA_EVENT_7={\
      gui_name="SDMA_EVENT_7":start=0x2600088:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_SDMA_EVENT_7_IDMAC_EOS_225={\
        gui_name="IDMAC_EOS_SDMA_EN_19":position=19:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_SDMA_EVENT_7_IDMAC_EOS_226={\
        gui_name="IDMAC_EOS_SDMA_EN_23":position=23:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_SDMA_EVENT_7_IDMAC_EOS_227={\
        gui_name="IDMAC_EOS_SDMA_EN_24":position=24:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_SDMA_EVENT_7_IDMAC_EOS_228={\
        gui_name="IDMAC_EOS_SDMA_EN_25":position=25:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_SDMA_EVENT_7_IDMAC_EOS_229={\
        gui_name="IDMAC_EOS_SDMA_EN_26":position=26:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_SDMA_EVENT_7_IDMAC_EOS_230={\
        gui_name="IDMAC_EOS_SDMA_EN_27":position=27:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_SDMA_EVENT_7_IDMAC_EOS_231={\
        gui_name="IDMAC_EOS_SDMA_EN_28":position=28:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_SDMA_EVENT_7_IDMAC_EOS_232={\
        gui_name="IDMAC_EOS_SDMA_EN_29":position=29:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_SDMA_EVENT_7_IDMAC_EOS_233={\
        gui_name="IDMAC_EOS_SDMA_EN_31":position=31:size=1:read_only=false\
      }\
    }\
    :Register.G_IPU_SDMA_EVENT_8={\
      gui_name="SDMA_EVENT_8":start=0x260008c:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_SDMA_EVENT_8_IDMAC_EOS_234={\
        gui_name="IDMAC_EOS_SDMA_EN_33":position=1:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_SDMA_EVENT_8_IDMAC_EOS_235={\
        gui_name="IDMAC_EOS_SDMA_EN_41":position=9:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_SDMA_EVENT_8_IDMAC_EOS_236={\
        gui_name="IDMAC_EOS_SDMA_EN_42":position=10:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_SDMA_EVENT_8_IDMAC_EOS_237={\
        gui_name="IDMAC_EOS_SDMA_EN_43":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_SDMA_EVENT_8_IDMAC_EOS_238={\
        gui_name="IDMAC_EOS_SDMA_EN_44":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_SDMA_EVENT_8_IDMAC_EOS_239={\
        gui_name="IDMAC_EOS_SDMA_EN_51":position=19:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_SDMA_EVENT_8_IDMAC_EOS_240={\
        gui_name="IDMAC_EOS_SDMA_EN_52":position=20:size=1:read_only=false\
      }\
    }\
    :Register.G_IPU_SDMA_EVENT_11={\
      gui_name="SDMA_EVENT_11":start=0x2600090:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_SDMA_EVENT_11_IDMAC_EOB241={\
        gui_name="IDMAC_EOBND_SDMA_EN_0":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_SDMA_EVENT_11_IDMAC_EOB242={\
        gui_name="IDMAC_EOBND_SDMA_EN_1":position=1:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_SDMA_EVENT_11_IDMAC_EOB243={\
        gui_name="IDMAC_EOBND_SDMA_EN_2":position=2:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_SDMA_EVENT_11_IDMAC_EOB244={\
        gui_name="IDMAC_EOBND_SDMA_EN_3":position=3:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_SDMA_EVENT_11_IDMAC_EOB245={\
        gui_name="IDMAC_EOBND_SDMA_EN_5":position=5:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_SDMA_EVENT_11_IDMAC_EOB246={\
        gui_name="IDMAC_EOBND_SDMA_EN_11":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_SDMA_EVENT_11_IDMAC_EOB247={\
        gui_name="IDMAC_EOBND_SDMA_EN_12":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_SDMA_EVENT_11_IDMAC_EOB248={\
        gui_name="IDMAC_EOBND_SDMA_EN_20":position=20:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_SDMA_EVENT_11_IDMAC_EOB249={\
        gui_name="IDMAC_EOBND_SDMA_EN_21":position=21:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_SDMA_EVENT_11_IDMAC_EOB250={\
        gui_name="IDMAC_EOBND_SDMA_EN_22":position=22:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_SDMA_EVENT_11_IDMAC_EOB251={\
        gui_name="IDMAC_EOBND_SDMA_EN_25":position=25:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_SDMA_EVENT_11_IDMAC_EOB252={\
        gui_name="IDMAC_EOBND_SDMA_EN_26":position=26:size=1:read_only=false\
      }\
    }\
    :Register.G_IPU_SDMA_EVENT_12={\
      gui_name="SDMA_EVENT_12":start=0x2600094:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_SDMA_EVENT_12_IDMAC_EOB253={\
        gui_name="IDMAC_EOBND_SDMA_EN_45":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_SDMA_EVENT_12_IDMAC_EOB254={\
        gui_name="IDMAC_EOBND_SDMA_EN_46":position=14:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_SDMA_EVENT_12_IDMAC_EOB255={\
        gui_name="IDMAC_EOBND_SDMA_EN_47":position=15:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_SDMA_EVENT_12_IDMAC_EOB256={\
        gui_name="IDMAC_EOBND_SDMA_EN_48":position=16:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_SDMA_EVENT_12_IDMAC_EOB257={\
        gui_name="IDMAC_EOBND_SDMA_EN_49":position=17:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_SDMA_EVENT_12_IDMAC_EOB258={\
        gui_name="IDMAC_EOBND_SDMA_EN_50":position=18:size=1:read_only=false\
      }\
    }\
    :Register.G_IPU_SDMA_EVENT_13={\
      gui_name="SDMA_EVENT_13":start=0x2600098:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_SDMA_EVENT_13_IDMAC_TH_259={\
        gui_name="IDMAC_TH_SDMA_EN_0":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_SDMA_EVENT_13_IDMAC_TH_260={\
        gui_name="IDMAC_TH_SDMA_EN_1":position=1:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_SDMA_EVENT_13_IDMAC_TH_261={\
        gui_name="IDMAC_TH_SDMA_EN_2":position=2:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_SDMA_EVENT_13_IDMAC_TH_262={\
        gui_name="IDMAC_TH_SDMA_EN_3":position=3:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_SDMA_EVENT_13_IDMAC_TH_263={\
        gui_name="IDMAC_TH_SDMA_EN_5":position=5:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_SDMA_EVENT_13_IDMAC_TH_264={\
        gui_name="IDMAC_TH_SDMA_EN_8":position=8:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_SDMA_EVENT_13_IDMAC_TH_265={\
        gui_name="IDMAC_TH_SDMA_EN_9":position=9:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_SDMA_EVENT_13_IDMAC_TH_266={\
        gui_name="IDMAC_TH_SDMA_EN_10":position=10:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_SDMA_EVENT_13_IDMAC_TH_267={\
        gui_name="IDMAC_TH_SDMA_EN_11":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_SDMA_EVENT_13_IDMAC_TH_268={\
        gui_name="IDMAC_TH_SDMA_EN_12":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_SDMA_EVENT_13_IDMAC_TH_269={\
        gui_name="IDMAC_TH_SDMA_EN_13":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_SDMA_EVENT_13_IDMAC_TH_270={\
        gui_name="IDMAC_TH_SDMA_EN_14":position=14:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_SDMA_EVENT_13_IDMAC_TH_271={\
        gui_name="IDMAC_TH_SDMA_EN_15":position=15:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_SDMA_EVENT_13_IDMAC_TH_272={\
        gui_name="IDMAC_TH_SDMA_EN_17":position=17:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_SDMA_EVENT_13_IDMAC_TH_273={\
        gui_name="IDMAC_TH_SDMA_EN_18":position=18:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_SDMA_EVENT_13_IDMAC_TH_274={\
        gui_name="IDMAC_TH_SDMA_EN_19":position=19:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_SDMA_EVENT_13_IDMAC_TH_275={\
        gui_name="IDMAC_TH_SDMA_EN_20":position=20:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_SDMA_EVENT_13_IDMAC_TH_276={\
        gui_name="IDMAC_TH_SDMA_EN_21":position=21:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_SDMA_EVENT_13_IDMAC_TH_277={\
        gui_name="IDMAC_TH_SDMA_EN_22":position=22:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_SDMA_EVENT_13_IDMAC_TH_278={\
        gui_name="IDMAC_TH_SDMA_EN_23":position=23:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_SDMA_EVENT_13_IDMAC_TH_279={\
        gui_name="IDMAC_TH_SDMA_EN_24":position=24:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_SDMA_EVENT_13_IDMAC_TH_280={\
        gui_name="IDMAC_TH_SDMA_EN_25":position=25:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_SDMA_EVENT_13_IDMAC_TH_281={\
        gui_name="IDMAC_TH_SDMA_EN_26":position=26:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_SDMA_EVENT_13_IDMAC_TH_282={\
        gui_name="IDMAC_TH_SDMA_EN_27":position=27:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_SDMA_EVENT_13_IDMAC_TH_283={\
        gui_name="IDMAC_TH_SDMA_EN_28":position=28:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_SDMA_EVENT_13_IDMAC_TH_284={\
        gui_name="IDMAC_TH_SDMA_EN_29":position=29:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_SDMA_EVENT_13_IDMAC_TH_285={\
        gui_name="IDMAC_TH_SDMA_EN_31":position=31:size=1:read_only=false\
      }\
    }\
    :Register.G_IPU_SDMA_EVENT_14={\
      gui_name="SDMA_EVENT_14":start=0x260009c:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_SDMA_EVENT_14_IDMAC_TH_286={\
        gui_name="IDMAC_TH_SDMA_EN_33":position=1:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_SDMA_EVENT_14_IDMAC_TH_287={\
        gui_name="IDMAC_TH_SDMA_EN_40":position=8:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_SDMA_EVENT_14_IDMAC_TH_288={\
        gui_name="IDMAC_TH_SDMA_EN_41":position=9:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_SDMA_EVENT_14_IDMAC_TH_289={\
        gui_name="IDMAC_TH_SDMA_EN_42":position=10:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_SDMA_EVENT_14_IDMAC_TH_290={\
        gui_name="IDMAC_TH_SDMA_EN_43":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_SDMA_EVENT_14_IDMAC_TH_291={\
        gui_name="IDMAC_TH_SDMA_EN_44":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_SDMA_EVENT_14_IDMAC_TH_292={\
        gui_name="IDMAC_TH_SDMA_EN_45":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_SDMA_EVENT_14_IDMAC_TH_293={\
        gui_name="IDMAC_TH_SDMA_EN_46":position=14:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_SDMA_EVENT_14_IDMAC_TH_294={\
        gui_name="IDMAC_TH_SDMA_EN_47":position=15:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_SDMA_EVENT_14_IDMAC_TH_295={\
        gui_name="IDMAC_TH_SDMA_EN_48":position=16:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_SDMA_EVENT_14_IDMAC_TH_296={\
        gui_name="IDMAC_TH_SDMA_EN_49":position=17:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_SDMA_EVENT_14_IDMAC_TH_297={\
        gui_name="IDMAC_TH_SDMA_EN_50":position=18:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_SDMA_EVENT_14_IDMAC_TH_298={\
        gui_name="IDMAC_TH_SDMA_EN_51":position=19:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_SDMA_EVENT_14_IDMAC_TH_299={\
        gui_name="IDMAC_TH_SDMA_EN_52":position=20:size=1:read_only=false\
      }\
    }\
    :Register.G_IPU_SRM_PRI1={\
      gui_name="SRM_PRI1":start=0x26000a0:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_SRM_PRI1_CSI1_SRM_PRI={\
        gui_name="CSI1_SRM_PRI":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IPU_SRM_PRI1_CSI1_SRM_MODE={\
        gui_name="CSI1_SRM_MODE":position=3:size=2:read_only=false\
      }\
      :bit_fields.B_IPU_SRM_PRI1_CSI0_SRM_PRI={\
        gui_name="CSI0_SRM_PRI":position=8:size=3:read_only=false\
      }\
      :bit_fields.B_IPU_SRM_PRI1_CSI0_SRM_MODE={\
        gui_name="CSI0_SRM_MODE":position=11:size=2:read_only=false\
      }\
    }\
    :Register.G_IPU_SRM_PRI2={\
      gui_name="SRM_PRI2":start=0x26000a4:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_SRM_PRI2_DP_SRM_PRI={\
        gui_name="DP_SRM_PRI":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IPU_SRM_PRI2_DP_S_SRM_MODE={\
        gui_name="DP_S_SRM_MODE":position=3:size=2:read_only=false\
      }\
      :bit_fields.B_IPU_SRM_PRI2_DP_A0_SRM_MODE={\
        gui_name="DP_A0_SRM_MODE":position=5:size=2:read_only=false\
      }\
      :bit_fields.B_IPU_SRM_PRI2_DP_A1_SRM_MODE={\
        gui_name="DP_A1_SRM_MODE":position=7:size=2:read_only=false\
      }\
      :bit_fields.B_IPU_SRM_PRI2_DC_SRM_PRI={\
        gui_name="DC_SRM_PRI":position=9:size=3:read_only=false\
      }\
      :bit_fields.B_IPU_SRM_PRI2_DC_2_SRM_MODE={\
        gui_name="DC_2_SRM_MODE":position=12:size=2:read_only=false\
      }\
      :bit_fields.B_IPU_SRM_PRI2_DC_6_SRM_MODE={\
        gui_name="DC_6_SRM_MODE":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IPU_SRM_PRI2_DI0_SRM_PRI={\
        gui_name="DI0_SRM_PRI":position=16:size=3:read_only=false\
      }\
      :bit_fields.B_IPU_SRM_PRI2_DI0_SRM_MCU_USE={\
        gui_name="DI0_SRM_MCU_USE":position=19:size=2:read_only=false\
      }\
      :bit_fields.B_IPU_SRM_PRI2_DI1_SRM_PRI={\
        gui_name="DI1_SRM_PRI":position=24:size=3:read_only=false\
      }\
      :bit_fields.B_IPU_SRM_PRI2_DI1_SRM_MODE={\
        gui_name="DI1_SRM_MODE":position=27:size=2:read_only=false\
      }\
    }\
    :Register.G_IPU_FS_PROC_FLOW1={\
      gui_name="FS_PROC_FLOW1":start=0x26000a8:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_FS_PROC_FLOW1_PRPENC_RO300={\
        gui_name="PRPENC_ROT_SRC_SEL":position=0:size=4:read_only=false\
      }\
      :bit_fields.B_IPU_FS_PROC_FLOW1_PRPVF_ROT301={\
        gui_name="PRPVF_ROT_SRC_SEL":position=8:size=4:read_only=false\
      }\
      :bit_fields.B_IPU_FS_PROC_FLOW1_PP_SRC_SEL={\
        gui_name="PP_SRC_SEL":position=12:size=4:read_only=false\
      }\
      :bit_fields.B_IPU_FS_PROC_FLOW1_PP_ROT_SR302={\
        gui_name="PP_ROT_SRC_SEL":position=16:size=4:read_only=false\
      }\
      :bit_fields.B_IPU_FS_PROC_FLOW1_VDI1_SRC_SEL={\
        gui_name="VDI1_SRC_SEL":position=20:size=2:read_only=false\
      }\
      :bit_fields.B_IPU_FS_PROC_FLOW1_VDI3_SRC_SEL={\
        gui_name="VDI3_SRC_SEL":position=22:size=2:read_only=false\
      }\
      :bit_fields.B_IPU_FS_PROC_FLOW1_PRP_SRC_SEL={\
        gui_name="PRP_SRC_SEL":position=24:size=4:read_only=false\
      }\
      :bit_fields.B_IPU_FS_PROC_FLOW1_VDI_SRC_SEL={\
        gui_name="VDI_SRC_SEL":position=28:size=2:read_only=false\
      }\
      :bit_fields.B_IPU_FS_PROC_FLOW1_ENC_IN_VALID={\
        gui_name="ENC_IN_VALID":position=30:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_FS_PROC_FLOW1_VF_IN_VALID={\
        gui_name="VF_IN_VALID":position=31:size=1:read_only=false\
      }\
    }\
    :Register.G_IPU_FS_PROC_FLOW2={\
      gui_name="FS_PROC_FLOW2":start=0x26000ac:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_FS_PROC_FLOW2_PRP_ENC_D303={\
        gui_name="PRP_ENC_DEST_SEL":position=0:size=4:read_only=false\
      }\
      :bit_fields.B_IPU_FS_PROC_FLOW2_PRPVF_DES304={\
        gui_name="PRPVF_DEST_SEL":position=4:size=4:read_only=false\
      }\
      :bit_fields.B_IPU_FS_PROC_FLOW2_PRPVF_ROT305={\
        gui_name="PRPVF_ROT_DEST_SEL":position=8:size=4:read_only=false\
      }\
      :bit_fields.B_IPU_FS_PROC_FLOW2_PP_DEST_SEL={\
        gui_name="PP_DEST_SEL":position=12:size=4:read_only=false\
      }\
      :bit_fields.B_IPU_FS_PROC_FLOW2_PP_ROT_DE306={\
        gui_name="PP_ROT_DEST_SEL":position=16:size=4:read_only=false\
      }\
      :bit_fields.B_IPU_FS_PROC_FLOW2_PRPENC_RO307={\
        gui_name="PRPENC_ROT_DEST_SEL":position=20:size=4:read_only=false\
      }\
      :bit_fields.B_IPU_FS_PROC_FLOW2_PRP_DEST_SEL={\
        gui_name="PRP_DEST_SEL":position=24:size=4:read_only=false\
      }\
    }\
    :Register.G_IPU_FS_PROC_FLOW3={\
      gui_name="FS_PROC_FLOW3":start=0x26000b0:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_FS_PROC_FLOW3_SMFC0_DES308={\
        gui_name="SMFC0_DEST_SEL":position=0:size=4:read_only=false\
      }\
      :bit_fields.B_IPU_FS_PROC_FLOW3_SMFC1_DES309={\
        gui_name="SMFC1_DEST_SEL":position=4:size=3:read_only=false\
      }\
      :bit_fields.B_IPU_FS_PROC_FLOW3_SMFC2_DES310={\
        gui_name="SMFC2_DEST_SEL":position=7:size=4:read_only=false\
      }\
      :bit_fields.B_IPU_FS_PROC_FLOW3_SMFC3_DES311={\
        gui_name="SMFC3_DEST_SEL":position=11:size=3:read_only=false\
      }\
      :bit_fields.B_IPU_FS_PROC_FLOW3_VDOA_DEST312={\
        gui_name="VDOA_DEST_SEL":position=16:size=2:read_only=false\
      }\
      :bit_fields.B_IPU_FS_PROC_FLOW3_EXT_SRC1_313={\
        gui_name="EXT_SRC1_DEST_SEL":position=20:size=2:read_only=false\
      }\
      :bit_fields.B_IPU_FS_PROC_FLOW3_EXT_SRC2_314={\
        gui_name="EXT_SRC2_DEST_SEL":position=22:size=2:read_only=false\
      }\
      :bit_fields.B_IPU_FS_PROC_FLOW3_VPU_DEST_SEL={\
        gui_name="VPU_DEST_SEL":position=24:size=2:read_only=false\
      }\
    }\
    :Register.G_IPU_FS_DISP_FLOW1={\
      gui_name="FS_DISP_FLOW1":start=0x26000b4:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_FS_DISP_FLOW1_DP_SYNC0_315={\
        gui_name="DP_SYNC0_SRC_SEL":position=0:size=4:read_only=false\
      }\
      :bit_fields.B_IPU_FS_DISP_FLOW1_DP_SYNC1_316={\
        gui_name="DP_SYNC1_SRC_SEL":position=4:size=4:read_only=false\
      }\
      :bit_fields.B_IPU_FS_DISP_FLOW1_DP_ASYNC0317={\
        gui_name="DP_ASYNC0_SRC_SEL":position=8:size=4:read_only=false\
      }\
      :bit_fields.B_IPU_FS_DISP_FLOW1_DP_ASYNC1318={\
        gui_name="DP_ASYNC1_SRC_SEL":position=12:size=4:read_only=false\
      }\
      :bit_fields.B_IPU_FS_DISP_FLOW1_DC2_SRC_SEL={\
        gui_name="DC2_SRC_SEL":position=16:size=4:read_only=false\
      }\
      :bit_fields.B_IPU_FS_DISP_FLOW1_DC1_SRC_SEL={\
        gui_name="DC1_SRC_SEL":position=20:size=4:read_only=false\
      }\
    }\
    :Register.G_IPU_FS_DISP_FLOW2={\
      gui_name="FS_DISP_FLOW2":start=0x26000b8:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_FS_DISP_FLOW2_DP_ASYNC0319={\
        gui_name="DP_ASYNC0_ALT_SRC_SEL":position=0:size=4:read_only=false\
      }\
      :bit_fields.B_IPU_FS_DISP_FLOW2_DP_ASYNC1320={\
        gui_name="DP_ASYNC1_ALT_SRC_SEL":position=4:size=4:read_only=false\
      }\
      :bit_fields.B_IPU_FS_DISP_FLOW2_DC2_ALT_S321={\
        gui_name="DC2_ALT_SRC_SEL":position=16:size=4:read_only=false\
      }\
    }\
    :Register.G_IPU_SKIP={\
      gui_name="SKIP":start=0x26000bc:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_SKIP_CSI_MAX_RATIO_SKIP322={\
        gui_name="CSI_MAX_RATIO_SKIP_IC_ENC":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IPU_SKIP_CSI_SKIP_IC_ENC={\
        gui_name="CSI_SKIP_IC_ENC":position=3:size=5:read_only=false\
      }\
      :bit_fields.B_IPU_SKIP_CSI_MAX_RATIO_SKIP323={\
        gui_name="CSI_MAX_RATIO_SKIP_IC_VF":position=8:size=3:read_only=false\
      }\
      :bit_fields.B_IPU_SKIP_CSI_SKIP_IC_VF={\
        gui_name="CSI_SKIP_IC_VF":position=11:size=5:read_only=false\
      }\
      :bit_fields.B_IPU_SKIP_VDI_MAX_RATIO_SKIP={\
        gui_name="VDI_MAX_RATIO_SKIP":position=16:size=4:read_only=false\
      }\
      :bit_fields.B_IPU_SKIP_VDI_SKIP={\
        gui_name="VDI_SKIP":position=20:size=12:read_only=false\
      }\
    }\
    :Register.G_IPU_DISP_ALT_CONF={\
      gui_name="DISP_ALT_CONF":start=0x26000c0:length=4:\
      read_only=false:write_only=false\
    }\
    :Register.G_IPU_DISP_GEN={\
      gui_name="DISP_GEN":start=0x26000c4:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_DISP_GEN_DI0_DUAL_MODE={\
        gui_name="DI0_DUAL_MODE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_DISP_GEN_DI1_DUAL_MODE={\
        gui_name="DI1_DUAL_MODE":position=1:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_DISP_GEN_DC2_DOUBLE_FLOW={\
        gui_name="DC2_DOUBLE_FLOW":position=2:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_DISP_GEN_DP_ASYNC_DOUBL324={\
        gui_name="DP_ASYNC_DOUBLE_FLOW":position=3:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_DISP_GEN_DP_FG_EN_ASYNC0={\
        gui_name="DP_FG_EN_ASYNC0":position=4:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_DISP_GEN_DP_FG_EN_ASYNC1={\
        gui_name="DP_FG_EN_ASYNC1":position=5:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_DISP_GEN_DP_PIPE_CLR={\
        gui_name="DP_PIPE_CLR":position=6:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_DISP_GEN_MCU_DI_ID_8={\
        gui_name="MCU_DI_ID_8":position=16:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_DISP_GEN_MCU_DI_ID_9={\
        gui_name="MCU_DI_ID_9":position=17:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_DISP_GEN_MCU_T={\
        gui_name="MCU_T":position=18:size=4:read_only=false\
      }\
      :bit_fields.B_IPU_DISP_GEN_MCU_MAX_BURST_325={\
        gui_name="MCU_MAX_BURST_STOP":position=22:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_DISP_GEN_CSI_VSYNC_DEST={\
        gui_name="CSI_VSYNC_DEST":position=23:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_DISP_GEN_DI0_COUNTER_RE326={\
        gui_name="DI0_COUNTER_RELEASE":position=24:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_DISP_GEN_DI1_COUNTER_RE327={\
        gui_name="DI1_COUNTER_RELEASE":position=25:size=1:read_only=false\
      }\
    }\
    :Register.G_IPU_DISP_ALT1={\
      gui_name="DISP_ALT1":start=0x26000c8:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_DISP_ALT1_RUN_VALUE_M1_328={\
        gui_name="RUN_VALUE_M1_ALT_0":position=0:size=12:read_only=false\
      }\
      :bit_fields.B_IPU_DISP_ALT1_CNT_CLR_SEL_A329={\
        gui_name="CNT_CLR_SEL_ALT_0":position=12:size=3:read_only=false\
      }\
      :bit_fields.B_IPU_DISP_ALT1_CNT_AUTO_RELO330={\
        gui_name="CNT_AUTO_RELOAD_ALT_0":position=15:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_DISP_ALT1_STEP_REPEAT_A331={\
        gui_name="STEP_REPEAT_ALT_0":position=16:size=12:read_only=false\
      }\
      :bit_fields.B_IPU_DISP_ALT1_SEL_ALT_0={\
        gui_name="SEL_ALT_0":position=28:size=4:read_only=false\
      }\
    }\
    :Register.G_IPU_DISP_ALT2={\
      gui_name="DISP_ALT2":start=0x26000cc:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_DISP_ALT2_OFFSET_VALUE_332={\
        gui_name="OFFSET_VALUE_ALT_0":position=0:size=12:read_only=false\
      }\
      :bit_fields.B_IPU_DISP_ALT2_OFFSET_RESOLU333={\
        gui_name="OFFSET_RESOLUTION_ALT_0":position=12:size=3:read_only=false\
      }\
      :bit_fields.B_IPU_DISP_ALT2_RUN_RESOLUTIO334={\
        gui_name="RUN_RESOLUTION_ALT_0":position=16:size=3:read_only=false\
      }\
    }\
    :Register.G_IPU_DISP_ALT3={\
      gui_name="DISP_ALT3":start=0x26000d0:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_DISP_ALT3_RUN_VALUE_M1_335={\
        gui_name="RUN_VALUE_M1_ALT_1":position=0:size=12:read_only=false\
      }\
      :bit_fields.B_IPU_DISP_ALT3_CNT_CLR_SEL_A336={\
        gui_name="CNT_CLR_SEL_ALT_1":position=12:size=3:read_only=false\
      }\
      :bit_fields.B_IPU_DISP_ALT3_CNT_AUTO_RELO337={\
        gui_name="CNT_AUTO_RELOAD_ALT_1":position=15:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_DISP_ALT3_STEP_REPEAT_A338={\
        gui_name="STEP_REPEAT_ALT_1":position=16:size=12:read_only=false\
      }\
      :bit_fields.B_IPU_DISP_ALT3_SEL_ALT_1={\
        gui_name="SEL_ALT_1":position=28:size=4:read_only=false\
      }\
    }\
    :Register.G_IPU_DISP_ALT4={\
      gui_name="DISP_ALT4":start=0x26000d4:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_DISP_ALT4_OFFSET_VALUE_339={\
        gui_name="OFFSET_VALUE_ALT_1":position=0:size=12:read_only=false\
      }\
      :bit_fields.B_IPU_DISP_ALT4_OFFSET_RESOLU340={\
        gui_name="OFFSET_RESOLUTION_ALT_1":position=12:size=3:read_only=false\
      }\
      :bit_fields.B_IPU_DISP_ALT4_RUN_RESOLUTIO341={\
        gui_name="RUN_RESOLUTION_ALT_1":position=16:size=3:read_only=false\
      }\
    }\
    :Register.G_IPU_MEM_RST={\
      gui_name="MEM_RST":start=0x26000dc:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_MEM_RST_RST_MEM_EN={\
        gui_name="RST_MEM_EN":position=0:size=23:read_only=false\
      }\
      :bit_fields.B_IPU_MEM_RST_RST_MEM_START={\
        gui_name="RST_MEM_START":position=31:size=1:read_only=false\
      }\
    }\
    :Register.G_IPU_PM={\
      gui_name="PM":start=0x26000e0:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_PM_DI0_CLK_PERIOD_0={\
        gui_name="DI0_CLK_PERIOD_0":position=0:size=7:read_only=false\
      }\
      :bit_fields.B_IPU_PM_DI0_CLK_PERIOD_1={\
        gui_name="DI0_CLK_PERIOD_1":position=7:size=7:read_only=false\
      }\
      :bit_fields.B_IPU_PM_DI0_SRM_CLOCK_CHANGE342={\
        gui_name="DI0_SRM_CLOCK_CHANGE_MODE":position=14:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_PM_CLCOK_MODE_STAT={\
        gui_name="CLCOK_MODE_STAT":position=15:size=1:read_only=true\
      }\
      :bit_fields.B_IPU_PM_DI1_CLK_PERIOD_0={\
        gui_name="DI1_CLK_PERIOD_0":position=16:size=7:read_only=false\
      }\
      :bit_fields.B_IPU_PM_DI1_CLK_PERIOD_1={\
        gui_name="DI1_CLK_PERIOD_1":position=23:size=7:read_only=false\
      }\
      :bit_fields.B_IPU_PM_DI1_SRM_CLOCK_CHANGE343={\
        gui_name="DI1_SRM_CLOCK_CHANGE_MODE":position=30:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_PM_LPSR_MODE={\
        gui_name="LPSR_MODE":position=31:size=1:read_only=false\
      }\
    }\
    :Register.G_IPU_GPR={\
      gui_name="GPR":start=0x26000e4:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_GPR_IPU_GPN={\
        gui_name="IPU_GPN":position=0:size=20:read_only=false\
      }\
      :bit_fields.B_IPU_GPR_IPU_CH_BUF2_RDY0_CLR={\
        gui_name="IPU_CH_BUF2_RDY0_CLR":position=20:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_GPR_IPU_CH_BUF2_RDY1_CLR={\
        gui_name="IPU_CH_BUF2_RDY1_CLR":position=21:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_GPR_IPU_DI0_CLK_CHANGE_344={\
        gui_name="IPU_DI0_CLK_CHANGE_ACK_DIS":position=22:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_GPR_IPU_DI1_CLK_CHANGE_345={\
        gui_name="IPU_DI1_CLK_CHANGE_ACK_DIS":position=23:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_GPR_IPU_ALT_CH_BUF0_RDY346={\
        gui_name="IPU_ALT_CH_BUF0_RDY0_CLR":position=24:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_GPR_IPU_ALT_CH_BUF0_RDY347={\
        gui_name="IPU_ALT_CH_BUF0_RDY1_CLR":position=25:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_GPR_IPU_ALT_CH_BUF1_RDY348={\
        gui_name="IPU_ALT_CH_BUF1_RDY0_CLR":position=26:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_GPR_IPU_ALT_CH_BUF1_RDY349={\
        gui_name="IPU_ALT_CH_BUF1_RDY1_CLR":position=27:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_GPR_IPU_CH_BUF0_RDY0_CLR={\
        gui_name="IPU_CH_BUF0_RDY0_CLR":position=28:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_GPR_IPU_CH_BUF0_RDY1_CLR={\
        gui_name="IPU_CH_BUF0_RDY1_CLR":position=29:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_GPR_IPU_CH_BUF1_RDY0_CLR={\
        gui_name="IPU_CH_BUF1_RDY0_CLR":position=30:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_GPR_IPU_CH_BUF1_RDY1_CLR={\
        gui_name="IPU_CH_BUF1_RDY1_CLR":position=31:size=1:read_only=false\
      }\
    }\
    :Register.G_IPU_CH_DB_MODE_SEL1={\
      gui_name="CH_DB_MODE_SEL1":start=0x2600154:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_CH_DB_MODE_SEL1_DMA_CH_350={\
        gui_name="DMA_CH_DB_MODE_SEL_33":position=1:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_CH_DB_MODE_SEL1_DMA_CH_351={\
        gui_name="DMA_CH_DB_MODE_SEL_40":position=8:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_CH_DB_MODE_SEL1_DMA_CH_352={\
        gui_name="DMA_CH_DB_MODE_SEL_41":position=9:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_CH_DB_MODE_SEL1_DMA_CH_353={\
        gui_name="DMA_CH_DB_MODE_SEL_42":position=10:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_CH_DB_MODE_SEL1_DMA_CH_354={\
        gui_name="DMA_CH_DB_MODE_SEL_43":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_CH_DB_MODE_SEL1_DMA_CH_355={\
        gui_name="DMA_CH_DB_MODE_SEL_44":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_CH_DB_MODE_SEL1_DMA_CH_356={\
        gui_name="DMA_CH_DB_MODE_SEL_45":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_CH_DB_MODE_SEL1_DMA_CH_357={\
        gui_name="DMA_CH_DB_MODE_SEL_46":position=14:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_CH_DB_MODE_SEL1_DMA_CH_358={\
        gui_name="DMA_CH_DB_MODE_SEL_47":position=15:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_CH_DB_MODE_SEL1_DMA_CH_359={\
        gui_name="DMA_CH_DB_MODE_SEL_48":position=16:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_CH_DB_MODE_SEL1_DMA_CH_360={\
        gui_name="DMA_CH_DB_MODE_SEL_49":position=17:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_CH_DB_MODE_SEL1_DMA_CH_361={\
        gui_name="DMA_CH_DB_MODE_SEL_50":position=18:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_CH_DB_MODE_SEL1_DMA_CH_362={\
        gui_name="DMA_CH_DB_MODE_SEL_51":position=19:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_CH_DB_MODE_SEL1_DMA_CH_363={\
        gui_name="DMA_CH_DB_MODE_SEL_52":position=20:size=1:read_only=false\
      }\
    }\
    :Register.G_IPU_ALT_CH_DB_MODE_SEL0={\
      gui_name="ALT_CH_DB_MODE_SEL0":start=0x2600168:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_ALT_CH_DB_MODE_SEL0_DMA364={\
        gui_name="DMA_CH_ALT_DB_MODE_SEL_4":position=4:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_ALT_CH_DB_MODE_SEL0_DMA365={\
        gui_name="DMA_CH_ALT_DB_MODE_SEL_5":position=5:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_ALT_CH_DB_MODE_SEL0_DMA366={\
        gui_name="DMA_CH_ALT_DB_MODE_SEL_6":position=6:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_ALT_CH_DB_MODE_SEL0_DMA367={\
        gui_name="DMA_CH_ALT_DB_MODE_SEL_7":position=7:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_ALT_CH_DB_MODE_SEL0_DMA368={\
        gui_name="DMA_CH_ALT_DB_MODE_SEL_24":position=24:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_ALT_CH_DB_MODE_SEL0_DMA369={\
        gui_name="DMA_CH_ALT_DB_MODE_SEL_29":position=29:size=1:read_only=false\
      }\
    }\
    :Register.G_IPU_ALT_CH_DB_MODE_SEL1={\
      gui_name="ALT_CH_DB_MODE_SEL1":start=0x260016c:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_ALT_CH_DB_MODE_SEL1_DMA370={\
        gui_name="DMA_CH_ALT_DB_MODE_SEL_33":position=1:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_ALT_CH_DB_MODE_SEL1_DMA371={\
        gui_name="DMA_CH_ALT_DB_MODE_SEL_41":position=9:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_ALT_CH_DB_MODE_SEL1_DMA372={\
        gui_name="DMA_CH_ALT_DB_MODE_SEL_52":position=20:size=1:read_only=false\
      }\
    }\
    :Register.G_IPU_ALT_CH_TRB_MODE_SEL0={\
      gui_name="ALT_CH_TRB_MODE_SEL0":start=0x2600178:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_ALT_CH_TRB_MODE_SEL0_DM373={\
        gui_name="DMA_CH_TRB_MODE_SEL_8":position=8:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_ALT_CH_TRB_MODE_SEL0_DM374={\
        gui_name="DMA_CH_TRB_MODE_SEL_9":position=9:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_ALT_CH_TRB_MODE_SEL0_DM375={\
        gui_name="DMA_CH_TRB_MODE_SEL_10":position=10:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_ALT_CH_TRB_MODE_SEL0_DM376={\
        gui_name="DMA_CH_TRB_MODE_SEL_13":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_ALT_CH_TRB_MODE_SEL0_DM377={\
        gui_name="DMA_CH_TRB_MODE_SEL_21":position=21:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_ALT_CH_TRB_MODE_SEL0_DM378={\
        gui_name="DMA_CH_TRB_MODE_SEL_23":position=23:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_ALT_CH_TRB_MODE_SEL0_DM379={\
        gui_name="DMA_CH_TRB_MODE_SEL_27":position=27:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_ALT_CH_TRB_MODE_SEL0_DM380={\
        gui_name="DMA_CH_TRB_MODE_SEL_28":position=28:size=1:read_only=false\
      }\
    }\
    :Register.G_IPU_ALT_CH_TRB_MODE_SEL1={\
      gui_name="ALT_CH_TRB_MODE_SEL1":start=0x260017c:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_ALT_CH_TRB_MODE_SEL1_DM381={\
        gui_name="DMA_CH_TRB_MODE_SEL_N":position=0:size=32:read_only=true\
      }\
    }\
    :Register.G_IPU_INT_STAT_1={\
      gui_name="INT_STAT_1":start=0x2600200:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_INT_STAT_1_IDMAC_EOF_0={\
        gui_name="IDMAC_EOF_0":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_STAT_1_IDMAC_EOF_1={\
        gui_name="IDMAC_EOF_1":position=1:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_STAT_1_IDMAC_EOF_2={\
        gui_name="IDMAC_EOF_2":position=2:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_STAT_1_IDMAC_EOF_3={\
        gui_name="IDMAC_EOF_3":position=3:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_STAT_1_IDMAC_EOF_5={\
        gui_name="IDMAC_EOF_5":position=5:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_STAT_1_IDMAC_EOF_8={\
        gui_name="IDMAC_EOF_8":position=8:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_STAT_1_IDMAC_EOF_9={\
        gui_name="IDMAC_EOF_9":position=9:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_STAT_1_IDMAC_EOF_10={\
        gui_name="IDMAC_EOF_10":position=10:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_STAT_1_IDMAC_EOF_11={\
        gui_name="IDMAC_EOF_11":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_STAT_1_IDMAC_EOF_12={\
        gui_name="IDMAC_EOF_12":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_STAT_1_IDMAC_EOF_13={\
        gui_name="IDMAC_EOF_13":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_STAT_1_IDMAC_EOF_14={\
        gui_name="IDMAC_EOF_14":position=14:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_STAT_1_IDMAC_EOF_15={\
        gui_name="IDMAC_EOF_15":position=15:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_STAT_1_IDMAC_EOF_17={\
        gui_name="IDMAC_EOF_17":position=17:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_STAT_1_IDMAC_EOF_18={\
        gui_name="IDMAC_EOF_18":position=18:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_STAT_1_IDMAC_EOF_19={\
        gui_name="IDMAC_EOF_19":position=19:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_STAT_1_IDMAC_EOF_20={\
        gui_name="IDMAC_EOF_20":position=20:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_STAT_1_IDMAC_EOF_21={\
        gui_name="IDMAC_EOF_21":position=21:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_STAT_1_IDMAC_EOF_22={\
        gui_name="IDMAC_EOF_22":position=22:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_STAT_1_IDMAC_EOF_23={\
        gui_name="IDMAC_EOF_23":position=23:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_STAT_1_IDMAC_EOF_24={\
        gui_name="IDMAC_EOF_24":position=24:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_STAT_1_IDMAC_EOF_25={\
        gui_name="IDMAC_EOF_25":position=25:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_STAT_1_IDMAC_EOF_26={\
        gui_name="IDMAC_EOF_26":position=26:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_STAT_1_IDMAC_EOF_27={\
        gui_name="IDMAC_EOF_27":position=27:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_STAT_1_IDMAC_EOF_28={\
        gui_name="IDMAC_EOF_28":position=28:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_STAT_1_IDMAC_EOF_29={\
        gui_name="IDMAC_EOF_29":position=29:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_STAT_1_IDMAC_EOF_31={\
        gui_name="IDMAC_EOF_31":position=31:size=1:read_only=false\
      }\
    }\
    :Register.G_IPU_INT_STAT_2={\
      gui_name="INT_STAT_2":start=0x2600204:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_INT_STAT_2_IDMAC_EOF_33={\
        gui_name="IDMAC_EOF_33":position=1:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_STAT_2_IDMAC_EOF_40={\
        gui_name="IDMAC_EOF_40":position=8:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_STAT_2_IDMAC_EOF_41={\
        gui_name="IDMAC_EOF_41":position=9:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_STAT_2_IDMAC_EOF_42={\
        gui_name="IDMAC_EOF_42":position=10:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_STAT_2_IDMAC_EOF_43={\
        gui_name="IDMAC_EOF_43":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_STAT_2_IDMAC_EOF_44={\
        gui_name="IDMAC_EOF_44":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_STAT_2_IDMAC_EOF_45={\
        gui_name="IDMAC_EOF_45":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_STAT_2_IDMAC_EOF_46={\
        gui_name="IDMAC_EOF_46":position=14:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_STAT_2_IDMAC_EOF_47={\
        gui_name="IDMAC_EOF_47":position=15:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_STAT_2_IDMAC_EOF_48={\
        gui_name="IDMAC_EOF_48":position=16:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_STAT_2_IDMAC_EOF_49={\
        gui_name="IDMAC_EOF_49":position=17:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_STAT_2_IDMAC_EOF_50={\
        gui_name="IDMAC_EOF_50":position=18:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_STAT_2_IDMAC_EOF_51={\
        gui_name="IDMAC_EOF_51":position=19:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_STAT_2_IDMAC_EOF_52={\
        gui_name="IDMAC_EOF_52":position=20:size=1:read_only=false\
      }\
    }\
    :Register.G_IPU_INT_STAT_3={\
      gui_name="INT_STAT_3":start=0x2600208:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_INT_STAT_3_IDMAC_NFACK_0={\
        gui_name="IDMAC_NFACK_0":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_STAT_3_IDMAC_NFACK_1={\
        gui_name="IDMAC_NFACK_1":position=1:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_STAT_3_IDMAC_NFACK_2={\
        gui_name="IDMAC_NFACK_2":position=2:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_STAT_3_IDMAC_NFACK_3={\
        gui_name="IDMAC_NFACK_3":position=3:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_STAT_3_IDMAC_NFACK_5={\
        gui_name="IDMAC_NFACK_5":position=5:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_STAT_3_IDMAC_NFACK_8={\
        gui_name="IDMAC_NFACK_8":position=8:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_STAT_3_IDMAC_NFACK_9={\
        gui_name="IDMAC_NFACK_9":position=9:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_STAT_3_IDMAC_NFACK_10={\
        gui_name="IDMAC_NFACK_10":position=10:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_STAT_3_IDMAC_NFACK_11={\
        gui_name="IDMAC_NFACK_11":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_STAT_3_IDMAC_NFACK_12={\
        gui_name="IDMAC_NFACK_12":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_STAT_3_IDMAC_NFACK_13={\
        gui_name="IDMAC_NFACK_13":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_STAT_3_IDMAC_NFACK_14={\
        gui_name="IDMAC_NFACK_14":position=14:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_STAT_3_IDMAC_NFACK_15={\
        gui_name="IDMAC_NFACK_15":position=15:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_STAT_3_IDMAC_NFACK_17={\
        gui_name="IDMAC_NFACK_17":position=17:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_STAT_3_IDMAC_NFACK_18={\
        gui_name="IDMAC_NFACK_18":position=18:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_STAT_3_IDMAC_NFACK_19={\
        gui_name="IDMAC_NFACK_19":position=19:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_STAT_3_IDMAC_NFACK_20={\
        gui_name="IDMAC_NFACK_20":position=20:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_STAT_3_IDMAC_NFACK_21={\
        gui_name="IDMAC_NFACK_21":position=21:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_STAT_3_IDMAC_NFACK_22={\
        gui_name="IDMAC_NFACK_22":position=22:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_STAT_3_IDMAC_NFACK_23={\
        gui_name="IDMAC_NFACK_23":position=23:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_STAT_3_IDMAC_NFACK_24={\
        gui_name="IDMAC_NFACK_24":position=24:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_STAT_3_IDMAC_NFACK_25={\
        gui_name="IDMAC_NFACK_25":position=25:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_STAT_3_IDMAC_NFACK_26={\
        gui_name="IDMAC_NFACK_26":position=26:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_STAT_3_IDMAC_NFACK_27={\
        gui_name="IDMAC_NFACK_27":position=27:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_STAT_3_IDMAC_NFACK_28={\
        gui_name="IDMAC_NFACK_28":position=28:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_STAT_3_IDMAC_NFACK_29={\
        gui_name="IDMAC_NFACK_29":position=29:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_STAT_3_IDMAC_NFACK_31={\
        gui_name="IDMAC_NFACK_31":position=31:size=1:read_only=false\
      }\
    }\
    :Register.G_IPU_INT_STAT_4={\
      gui_name="INT_STAT_4":start=0x260020c:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_INT_STAT_4_IDMAC_NFACK_33={\
        gui_name="IDMAC_NFACK_33":position=1:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_STAT_4_IDMAC_NFACK_40={\
        gui_name="IDMAC_NFACK_40":position=8:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_STAT_4_IDMAC_NFACK_41={\
        gui_name="IDMAC_NFACK_41":position=9:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_STAT_4_IDMAC_NFACK_42={\
        gui_name="IDMAC_NFACK_42":position=10:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_STAT_4_IDMAC_NFACK_43={\
        gui_name="IDMAC_NFACK_43":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_STAT_4_IDMAC_NFACK_44={\
        gui_name="IDMAC_NFACK_44":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_STAT_4_IDMAC_NFACK_45={\
        gui_name="IDMAC_NFACK_45":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_STAT_4_IDMAC_NFACK_46={\
        gui_name="IDMAC_NFACK_46":position=14:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_STAT_4_IDMAC_NFACK_47={\
        gui_name="IDMAC_NFACK_47":position=15:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_STAT_4_IDMAC_NFACK_48={\
        gui_name="IDMAC_NFACK_48":position=16:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_STAT_4_IDMAC_NFACK_49={\
        gui_name="IDMAC_NFACK_49":position=17:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_STAT_4_IDMAC_NFACK_50={\
        gui_name="IDMAC_NFACK_50":position=18:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_STAT_4_IDMAC_NFACK_51={\
        gui_name="IDMAC_NFACK_51":position=19:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_STAT_4_IDMAC_NFACK_52={\
        gui_name="IDMAC_NFACK_52":position=20:size=1:read_only=false\
      }\
    }\
    :Register.G_IPU_INT_STAT_5={\
      gui_name="INT_STAT_5":start=0x2600210:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_INT_STAT_5_IDMAC_NFB4EO382={\
        gui_name="IDMAC_NFB4EOF_ERR_0":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_STAT_5_IDMAC_NFB4EO383={\
        gui_name="IDMAC_NFB4EOF_ERR_1":position=1:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_STAT_5_IDMAC_NFB4EO384={\
        gui_name="IDMAC_NFB4EOF_ERR_2":position=2:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_STAT_5_IDMAC_NFB4EO385={\
        gui_name="IDMAC_NFB4EOF_ERR_3":position=3:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_STAT_5_IDMAC_NFB4EO386={\
        gui_name="IDMAC_NFB4EOF_ERR_5":position=5:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_STAT_5_IDMAC_NFB4EO387={\
        gui_name="IDMAC_NFB4EOF_ERR_8":position=8:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_STAT_5_IDMAC_NFB4EO388={\
        gui_name="IDMAC_NFB4EOF_ERR_9":position=9:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_STAT_5_IDMAC_NFB4EO389={\
        gui_name="IDMAC_NFB4EOF_ERR_10":position=10:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_STAT_5_IDMAC_NFB4EO390={\
        gui_name="IDMAC_NFB4EOF_ERR_11":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_STAT_5_IDMAC_NFB4EO391={\
        gui_name="IDMAC_NFB4EOF_ERR_12":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_STAT_5_IDMAC_NFB4EO392={\
        gui_name="IDMAC_NFB4EOF_ERR_13":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_STAT_5_IDMAC_NFB4EO393={\
        gui_name="IDMAC_NFB4EOF_ERR_14":position=14:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_STAT_5_IDMAC_NFB4EO394={\
        gui_name="IDMAC_NFB4EOF_ERR_15":position=15:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_STAT_5_IDMAC_NFB4EO395={\
        gui_name="IDMAC_NFB4EOF_ERR_17":position=17:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_STAT_5_IDMAC_NFB4EO396={\
        gui_name="IDMAC_NFB4EOF_ERR_18":position=18:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_STAT_5_IDMAC_NFB4EO397={\
        gui_name="IDMAC_NFB4EOF_ERR_19":position=19:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_STAT_5_IDMAC_NFB4EO398={\
        gui_name="IDMAC_NFB4EOF_ERR_20":position=20:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_STAT_5_IDMAC_NFB4EO399={\
        gui_name="IDMAC_NFB4EOF_ERR_21":position=21:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_STAT_5_IDMAC_NFB4EO400={\
        gui_name="IDMAC_NFB4EOF_ERR_22":position=22:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_STAT_5_IDMAC_NFB4EO401={\
        gui_name="IDMAC_NFB4EOF_ERR_23":position=23:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_STAT_5_IDMAC_NFB4EO402={\
        gui_name="IDMAC_NFB4EOF_ERR_24":position=24:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_STAT_5_IDMAC_NFB4EO403={\
        gui_name="IDMAC_NFB4EOF_ERR_25":position=25:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_STAT_5_IDMAC_NFB4EO404={\
        gui_name="IDMAC_NFB4EOF_ERR_26":position=26:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_STAT_5_IDMAC_NFB4EO405={\
        gui_name="IDMAC_NFB4EOF_ERR_27":position=27:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_STAT_5_IDMAC_NFB4EO406={\
        gui_name="IDMAC_NFB4EOF_ERR_28":position=28:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_STAT_5_IDMAC_NFB4EO407={\
        gui_name="IDMAC_NFB4EOF_ERR_29":position=29:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_STAT_5_IDMAC_NFB4EO408={\
        gui_name="IDMAC_NFB4EOF_ERR_31":position=31:size=1:read_only=false\
      }\
    }\
    :Register.G_IPU_INT_STAT_6={\
      gui_name="INT_STAT_6":start=0x2600214:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_INT_STAT_6_IDMAC_NFB4EO409={\
        gui_name="IDMAC_NFB4EOF_ERR_33":position=1:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_STAT_6_IDMAC_NFB4EO410={\
        gui_name="IDMAC_NFB4EOF_ERR_40":position=8:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_STAT_6_IDMAC_NFB4EO411={\
        gui_name="IDMAC_NFB4EOF_ERR_41":position=9:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_STAT_6_IDMAC_NFB4EO412={\
        gui_name="IDMAC_NFB4EOF_ERR_42":position=10:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_STAT_6_IDMAC_NFB4EO413={\
        gui_name="IDMAC_NFB4EOF_ERR_43":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_STAT_6_IDMAC_NFB4EO414={\
        gui_name="IDMAC_NFB4EOF_ERR_44":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_STAT_6_IDMAC_NFB4EO415={\
        gui_name="IDMAC_NFB4EOF_ERR_45":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_STAT_6_IDMAC_NFB4EO416={\
        gui_name="IDMAC_NFB4EOF_ERR_46":position=14:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_STAT_6_IDMAC_NFB4EO417={\
        gui_name="IDMAC_NFB4EOF_ERR_47":position=15:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_STAT_6_IDMAC_NFB4EO418={\
        gui_name="IDMAC_NFB4EOF_ERR_48":position=16:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_STAT_6_IDMAC_NFB4EO419={\
        gui_name="IDMAC_NFB4EOF_ERR_49":position=17:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_STAT_6_IDMAC_NFB4EO420={\
        gui_name="IDMAC_NFB4EOF_ERR_50":position=18:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_STAT_6_IDMAC_NFB4EO421={\
        gui_name="IDMAC_NFB4EOF_ERR_51":position=19:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_STAT_6_IDMAC_NFB4EO422={\
        gui_name="IDMAC_NFB4EOF_ERR_52":position=20:size=1:read_only=false\
      }\
    }\
    :Register.G_IPU_INT_STAT_7={\
      gui_name="INT_STAT_7":start=0x2600218:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_INT_STAT_7_IDMAC_EOS_EN_19={\
        gui_name="IDMAC_EOS_EN_19":position=19:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_STAT_7_IDMAC_EOS_EN_23={\
        gui_name="IDMAC_EOS_EN_23":position=23:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_STAT_7_IDMAC_EOS_EN_24={\
        gui_name="IDMAC_EOS_EN_24":position=24:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_STAT_7_IDMAC_EOS_EN_25={\
        gui_name="IDMAC_EOS_EN_25":position=25:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_STAT_7_IDMAC_EOS_EN_26={\
        gui_name="IDMAC_EOS_EN_26":position=26:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_STAT_7_IDMAC_EOS_EN_27={\
        gui_name="IDMAC_EOS_EN_27":position=27:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_STAT_7_IDMAC_EOS_EN_28={\
        gui_name="IDMAC_EOS_EN_28":position=28:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_STAT_7_IDMAC_EOS_EN_29={\
        gui_name="IDMAC_EOS_EN_29":position=29:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_STAT_7_IDMAC_EOS_EN_31={\
        gui_name="IDMAC_EOS_EN_31":position=31:size=1:read_only=false\
      }\
    }\
    :Register.G_IPU_INT_STAT_8={\
      gui_name="INT_STAT_8":start=0x260021c:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_INT_STAT_8_IDMAC_EOS_EN_33={\
        gui_name="IDMAC_EOS_EN_33":position=1:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_STAT_8_IDMAC_EOS_EN_41={\
        gui_name="IDMAC_EOS_EN_41":position=9:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_STAT_8_IDMAC_EOS_EN_42={\
        gui_name="IDMAC_EOS_EN_42":position=10:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_STAT_8_IDMAC_EOS_EN_43={\
        gui_name="IDMAC_EOS_EN_43":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_STAT_8_IDMAC_EOS_EN_44={\
        gui_name="IDMAC_EOS_EN_44":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_STAT_8_IDMAC_EOS_EN_51={\
        gui_name="IDMAC_EOS_EN_51":position=19:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_STAT_8_IDMAC_EOS_EN_52={\
        gui_name="IDMAC_EOS_EN_52":position=20:size=1:read_only=false\
      }\
    }\
    :Register.G_IPU_INT_STAT_9={\
      gui_name="INT_STAT_9":start=0x2600220:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_INT_STAT_9_VDI_FIFO1_OVF={\
        gui_name="VDI_FIFO1_OVF":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_STAT_9_IC_BAYER_BUF423={\
        gui_name="IC_BAYER_BUF_OVF":position=26:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_STAT_9_IC_ENC_BUF_OVF={\
        gui_name="IC_ENC_BUF_OVF":position=27:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_STAT_9_IC_VF_BUF_OVF={\
        gui_name="IC_VF_BUF_OVF":position=28:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_STAT_9_CSI0_PUPE={\
        gui_name="CSI0_PUPE":position=30:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_STAT_9_CSI1_PUPE={\
        gui_name="CSI1_PUPE":position=31:size=1:read_only=false\
      }\
    }\
    :Register.G_IPU_INT_STAT_10={\
      gui_name="INT_STAT_10":start=0x2600224:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_INT_STAT_10_SMFC0_FRM_LOST={\
        gui_name="SMFC0_FRM_LOST":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_STAT_10_SMFC1_FRM_LOST={\
        gui_name="SMFC1_FRM_LOST":position=1:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_STAT_10_SMFC2_FRM_LOST={\
        gui_name="SMFC2_FRM_LOST":position=2:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_STAT_10_SMFC3_FRM_LOST={\
        gui_name="SMFC3_FRM_LOST":position=3:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_STAT_10_DC_TEARING_424={\
        gui_name="DC_TEARING_ERR_1":position=16:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_STAT_10_DC_TEARING_425={\
        gui_name="DC_TEARING_ERR_2":position=17:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_STAT_10_DC_TEARING_426={\
        gui_name="DC_TEARING_ERR_6":position=18:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_STAT_10_DI0_SYNC_DI427={\
        gui_name="DI0_SYNC_DISP_ERR":position=19:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_STAT_10_DI1_SYNC_DI428={\
        gui_name="DI1_SYNC_DISP_ERR":position=20:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_STAT_10_DI0_TIME_OU429={\
        gui_name="DI0_TIME_OUT_ERR":position=21:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_STAT_10_DI1_TIME_OU430={\
        gui_name="DI1_TIME_OUT_ERR":position=22:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_STAT_10_IC_VF_FRM_L431={\
        gui_name="IC_VF_FRM_LOST_ERR":position=24:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_STAT_10_IC_ENC_FRM_432={\
        gui_name="IC_ENC_FRM_LOST_ERR":position=25:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_STAT_10_IC_BAYER_FR433={\
        gui_name="IC_BAYER_FRM_LOST_ERR":position=26:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_STAT_10_NON_PRIVILE434={\
        gui_name="NON_PRIVILEGED_ACC_ERR":position=28:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_STAT_10_AXIW_ERR={\
        gui_name="AXIW_ERR":position=29:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_STAT_10_AXIR_ERR={\
        gui_name="AXIR_ERR":position=30:size=1:read_only=false\
      }\
    }\
    :Register.G_IPU_INT_STAT_11={\
      gui_name="INT_STAT_11":start=0x2600228:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_INT_STAT_11_IDMAC_EOBND435={\
        gui_name="IDMAC_EOBND_EN_0":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_STAT_11_IDMAC_EOBND436={\
        gui_name="IDMAC_EOBND_EN_1":position=1:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_STAT_11_IDMAC_EOBND437={\
        gui_name="IDMAC_EOBND_EN_2":position=2:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_STAT_11_IDMAC_EOBND438={\
        gui_name="IDMAC_EOBND_EN_3":position=3:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_STAT_11_IDMAC_EOBND439={\
        gui_name="IDMAC_EOBND_EN_5":position=5:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_STAT_11_IDMAC_EOBND440={\
        gui_name="IDMAC_EOBND_EN_11":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_STAT_11_IDMAC_EOBND441={\
        gui_name="IDMAC_EOBND_EN_12":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_STAT_11_IDMAC_EOBND442={\
        gui_name="IDMAC_EOBND_EN_20":position=20:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_STAT_11_IDMAC_EOBND443={\
        gui_name="IDMAC_EOBND_EN_21":position=21:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_STAT_11_IDMAC_EOBND444={\
        gui_name="IDMAC_EOBND_EN_22":position=22:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_STAT_11_IDMAC_EOBND445={\
        gui_name="IDMAC_EOBND_EN_25":position=25:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_STAT_11_IDMAC_EOBND446={\
        gui_name="IDMAC_EOBND_EN_26":position=26:size=1:read_only=false\
      }\
    }\
    :Register.G_IPU_INT_STAT_12={\
      gui_name="INT_STAT_12":start=0x260022c:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_INT_STAT_12_IDMAC_EOBND447={\
        gui_name="IDMAC_EOBND_EN_45":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_STAT_12_IDMAC_EOBND448={\
        gui_name="IDMAC_EOBND_EN_46":position=14:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_STAT_12_IDMAC_EOBND449={\
        gui_name="IDMAC_EOBND_EN_47":position=15:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_STAT_12_IDMAC_EOBND450={\
        gui_name="IDMAC_EOBND_EN_48":position=16:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_STAT_12_IDMAC_EOBND451={\
        gui_name="IDMAC_EOBND_EN_49":position=17:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_STAT_12_IDMAC_EOBND452={\
        gui_name="IDMAC_EOBND_EN_50":position=18:size=1:read_only=false\
      }\
    }\
    :Register.G_IPU_INT_STAT_13={\
      gui_name="INT_STAT_13":start=0x2600230:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_INT_STAT_13_IDMAC_TH_0={\
        gui_name="IDMAC_TH_0":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_STAT_13_IDMAC_TH_1={\
        gui_name="IDMAC_TH_1":position=1:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_STAT_13_IDMAC_TH_2={\
        gui_name="IDMAC_TH_2":position=2:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_STAT_13_IDMAC_TH_3={\
        gui_name="IDMAC_TH_3":position=3:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_STAT_13_IDMAC_TH_5={\
        gui_name="IDMAC_TH_5":position=5:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_STAT_13_IDMAC_TH_8={\
        gui_name="IDMAC_TH_8":position=8:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_STAT_13_IDMAC_TH_9={\
        gui_name="IDMAC_TH_9":position=9:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_STAT_13_IDMAC_TH_10={\
        gui_name="IDMAC_TH_10":position=10:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_STAT_13_IDMAC_TH_11={\
        gui_name="IDMAC_TH_11":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_STAT_13_IDMAC_TH_12={\
        gui_name="IDMAC_TH_12":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_STAT_13_IDMAC_TH_13={\
        gui_name="IDMAC_TH_13":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_STAT_13_IDMAC_TH_14={\
        gui_name="IDMAC_TH_14":position=14:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_STAT_13_IDMAC_TH_15={\
        gui_name="IDMAC_TH_15":position=15:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_STAT_13_IDMAC_TH_17={\
        gui_name="IDMAC_TH_17":position=17:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_STAT_13_IDMAC_TH_18={\
        gui_name="IDMAC_TH_18":position=18:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_STAT_13_IDMAC_TH_19={\
        gui_name="IDMAC_TH_19":position=19:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_STAT_13_IDMAC_TH_20={\
        gui_name="IDMAC_TH_20":position=20:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_STAT_13_IDMAC_TH_21={\
        gui_name="IDMAC_TH_21":position=21:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_STAT_13_IDMAC_TH_22={\
        gui_name="IDMAC_TH_22":position=22:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_STAT_13_IDMAC_TH_23={\
        gui_name="IDMAC_TH_23":position=23:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_STAT_13_IDMAC_TH_24={\
        gui_name="IDMAC_TH_24":position=24:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_STAT_13_IDMAC_TH_25={\
        gui_name="IDMAC_TH_25":position=25:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_STAT_13_IDMAC_TH_26={\
        gui_name="IDMAC_TH_26":position=26:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_STAT_13_IDMAC_TH_27={\
        gui_name="IDMAC_TH_27":position=27:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_STAT_13_IDMAC_TH_28={\
        gui_name="IDMAC_TH_28":position=28:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_STAT_13_IDMAC_TH_29={\
        gui_name="IDMAC_TH_29":position=29:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_STAT_13_IDMAC_TH_31={\
        gui_name="IDMAC_TH_31":position=31:size=1:read_only=false\
      }\
    }\
    :Register.G_IPU_INT_STAT_14={\
      gui_name="INT_STAT_14":start=0x2600234:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_INT_STAT_14_IDMAC_TH_33={\
        gui_name="IDMAC_TH_33":position=1:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_STAT_14_IDMAC_TH_40={\
        gui_name="IDMAC_TH_40":position=8:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_STAT_14_IDMAC_TH_41={\
        gui_name="IDMAC_TH_41":position=9:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_STAT_14_IDMAC_TH_42={\
        gui_name="IDMAC_TH_42":position=10:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_STAT_14_IDMAC_TH_43={\
        gui_name="IDMAC_TH_43":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_STAT_14_IDMAC_TH_44={\
        gui_name="IDMAC_TH_44":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_STAT_14_IDMAC_TH_45={\
        gui_name="IDMAC_TH_45":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_STAT_14_IDMAC_TH_46={\
        gui_name="IDMAC_TH_46":position=14:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_STAT_14_IDMAC_TH_47={\
        gui_name="IDMAC_TH_47":position=15:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_STAT_14_IDMAC_TH_48={\
        gui_name="IDMAC_TH_48":position=16:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_STAT_14_IDMAC_TH_49={\
        gui_name="IDMAC_TH_49":position=17:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_STAT_14_IDMAC_TH_50={\
        gui_name="IDMAC_TH_50":position=18:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_STAT_14_IDMAC_TH_51={\
        gui_name="IDMAC_TH_51":position=19:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_STAT_14_IDMAC_TH_52={\
        gui_name="IDMAC_TH_52":position=20:size=1:read_only=false\
      }\
    }\
    :Register.G_IPU_INT_STAT_15={\
      gui_name="INT_STAT_15":start=0x2600238:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_INT_STAT_15_SNOOPING1_INT={\
        gui_name="SNOOPING1_INT":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_STAT_15_SNOOPING2_INT={\
        gui_name="SNOOPING2_INT":position=1:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_STAT_15_DP_SF_START={\
        gui_name="DP_SF_START":position=2:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_STAT_15_DP_SF_END={\
        gui_name="DP_SF_END":position=3:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_STAT_15_DP_ASF_START={\
        gui_name="DP_ASF_START":position=4:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_STAT_15_DP_ASF_END={\
        gui_name="DP_ASF_END":position=5:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_STAT_15_DP_SF_BRAKE={\
        gui_name="DP_SF_BRAKE":position=6:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_STAT_15_DP_ASF_BRAKE={\
        gui_name="DP_ASF_BRAKE":position=7:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_STAT_15_DC_FC_0={\
        gui_name="DC_FC_0":position=8:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_STAT_15_DC_FC_1={\
        gui_name="DC_FC_1":position=9:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_STAT_15_DC_FC_2={\
        gui_name="DC_FC_2":position=10:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_STAT_15_DC_FC_3={\
        gui_name="DC_FC_3":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_STAT_15_DC_FC_4={\
        gui_name="DC_FC_4":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_STAT_15_DC_FC_6={\
        gui_name="DC_FC_6":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_STAT_15_DI_VSYNC_PRE_0={\
        gui_name="DI_VSYNC_PRE_0":position=14:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_STAT_15_DI_VSYNC_PRE_1={\
        gui_name="DI_VSYNC_PRE_1":position=15:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_STAT_15_DC_DP_START={\
        gui_name="DC_DP_START":position=16:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_STAT_15_DC_ASYNC_STOP={\
        gui_name="DC_ASYNC_STOP":position=17:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_STAT_15_DI0_CNT_EN_453={\
        gui_name="DI0_CNT_EN_PRE_0":position=18:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_STAT_15_DI0_CNT_EN_454={\
        gui_name="DI0_CNT_EN_PRE_1":position=19:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_STAT_15_DI0_CNT_EN_455={\
        gui_name="DI0_CNT_EN_PRE_2":position=20:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_STAT_15_DI0_CNT_EN_456={\
        gui_name="DI0_CNT_EN_PRE_3":position=21:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_STAT_15_DI0_CNT_EN_457={\
        gui_name="DI0_CNT_EN_PRE_4":position=22:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_STAT_15_DI0_CNT_EN_458={\
        gui_name="DI0_CNT_EN_PRE_5":position=23:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_STAT_15_DI0_CNT_EN_459={\
        gui_name="DI0_CNT_EN_PRE_6":position=24:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_STAT_15_DI0_CNT_EN_460={\
        gui_name="DI0_CNT_EN_PRE_7":position=25:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_STAT_15_DI0_CNT_EN_461={\
        gui_name="DI0_CNT_EN_PRE_8":position=26:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_STAT_15_DI0_CNT_EN_462={\
        gui_name="DI0_CNT_EN_PRE_9":position=27:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_STAT_15_DI0_CNT_EN_463={\
        gui_name="DI0_CNT_EN_PRE_10":position=28:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_STAT_15_DI1_DISP_CL464={\
        gui_name="DI1_DISP_CLK_EN_PRE":position=29:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_STAT_15_DI1_CNT_EN_465={\
        gui_name="DI1_CNT_EN_PRE_3":position=30:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_INT_STAT_15_DI1_CNT_EN_466={\
        gui_name="DI1_CNT_EN_PRE_8":position=31:size=1:read_only=false\
      }\
    }\
    :Register.G_IPU_CUR_BUF_0={\
      gui_name="CUR_BUF_0":start=0x260023c:length=4:\
      read_only=true:write_only=false\
      :bit_fields.B_IPU_CUR_BUF_0_DMA_CH_CUR_BUF_0={\
        gui_name="DMA_CH_CUR_BUF_0":position=0:size=1:read_only=true\
      }\
      :bit_fields.B_IPU_CUR_BUF_0_DMA_CH_CUR_BUF_1={\
        gui_name="DMA_CH_CUR_BUF_1":position=1:size=1:read_only=true\
      }\
      :bit_fields.B_IPU_CUR_BUF_0_DMA_CH_CUR_BUF_2={\
        gui_name="DMA_CH_CUR_BUF_2":position=2:size=1:read_only=true\
      }\
      :bit_fields.B_IPU_CUR_BUF_0_DMA_CH_CUR_BUF_3={\
        gui_name="DMA_CH_CUR_BUF_3":position=3:size=1:read_only=true\
      }\
      :bit_fields.B_IPU_CUR_BUF_0_DMA_CH_CUR_BUF_5={\
        gui_name="DMA_CH_CUR_BUF_5":position=5:size=1:read_only=true\
      }\
      :bit_fields.B_IPU_CUR_BUF_0_DMA_CH_CUR_BUF_8={\
        gui_name="DMA_CH_CUR_BUF_8":position=8:size=1:read_only=true\
      }\
      :bit_fields.B_IPU_CUR_BUF_0_DMA_CH_CUR_BUF_9={\
        gui_name="DMA_CH_CUR_BUF_9":position=9:size=1:read_only=true\
      }\
      :bit_fields.B_IPU_CUR_BUF_0_DMA_CH_CUR_BU467={\
        gui_name="DMA_CH_CUR_BUF_10":position=10:size=1:read_only=true\
      }\
      :bit_fields.B_IPU_CUR_BUF_0_DMA_CH_CUR_BU468={\
        gui_name="DMA_CH_CUR_BUF_11":position=11:size=1:read_only=true\
      }\
      :bit_fields.B_IPU_CUR_BUF_0_DMA_CH_CUR_BU469={\
        gui_name="DMA_CH_CUR_BUF_12":position=12:size=1:read_only=true\
      }\
      :bit_fields.B_IPU_CUR_BUF_0_DMA_CH_CUR_BU470={\
        gui_name="DMA_CH_CUR_BUF_13":position=13:size=1:read_only=true\
      }\
      :bit_fields.B_IPU_CUR_BUF_0_DMA_CH_CUR_BU471={\
        gui_name="DMA_CH_CUR_BUF_14":position=14:size=1:read_only=true\
      }\
      :bit_fields.B_IPU_CUR_BUF_0_DMA_CH_CUR_BU472={\
        gui_name="DMA_CH_CUR_BUF_15":position=15:size=1:read_only=true\
      }\
      :bit_fields.B_IPU_CUR_BUF_0_DMA_CH_CUR_BU473={\
        gui_name="DMA_CH_CUR_BUF_17":position=17:size=1:read_only=true\
      }\
      :bit_fields.B_IPU_CUR_BUF_0_DMA_CH_CUR_BU474={\
        gui_name="DMA_CH_CUR_BUF_18":position=18:size=1:read_only=true\
      }\
      :bit_fields.B_IPU_CUR_BUF_0_DMA_CH_CUR_BU475={\
        gui_name="DMA_CH_CUR_BUF_19":position=19:size=1:read_only=true\
      }\
      :bit_fields.B_IPU_CUR_BUF_0_DMA_CH_CUR_BU476={\
        gui_name="DMA_CH_CUR_BUF_20":position=20:size=1:read_only=true\
      }\
      :bit_fields.B_IPU_CUR_BUF_0_DMA_CH_CUR_BU477={\
        gui_name="DMA_CH_CUR_BUF_21":position=21:size=1:read_only=true\
      }\
      :bit_fields.B_IPU_CUR_BUF_0_DMA_CH_CUR_BU478={\
        gui_name="DMA_CH_CUR_BUF_22":position=22:size=1:read_only=true\
      }\
      :bit_fields.B_IPU_CUR_BUF_0_DMA_CH_CUR_BU479={\
        gui_name="DMA_CH_CUR_BUF_23":position=23:size=1:read_only=true\
      }\
      :bit_fields.B_IPU_CUR_BUF_0_DMA_CH_CUR_BU480={\
        gui_name="DMA_CH_CUR_BUF_24":position=24:size=1:read_only=true\
      }\
      :bit_fields.B_IPU_CUR_BUF_0_DMA_CH_CUR_BU481={\
        gui_name="DMA_CH_CUR_BUF_25":position=25:size=1:read_only=true\
      }\
      :bit_fields.B_IPU_CUR_BUF_0_DMA_CH_CUR_BU482={\
        gui_name="DMA_CH_CUR_BUF_26":position=26:size=1:read_only=true\
      }\
      :bit_fields.B_IPU_CUR_BUF_0_DMA_CH_CUR_BU483={\
        gui_name="DMA_CH_CUR_BUF_27":position=27:size=1:read_only=true\
      }\
      :bit_fields.B_IPU_CUR_BUF_0_DMA_CH_CUR_BU484={\
        gui_name="DMA_CH_CUR_BUF_28":position=28:size=1:read_only=true\
      }\
      :bit_fields.B_IPU_CUR_BUF_0_DMA_CH_CUR_BU485={\
        gui_name="DMA_CH_CUR_BUF_29":position=29:size=1:read_only=true\
      }\
      :bit_fields.B_IPU_CUR_BUF_0_DMA_CH_CUR_BU486={\
        gui_name="DMA_CH_CUR_BUF_31":position=31:size=1:read_only=true\
      }\
    }\
    :Register.G_IPU_CUR_BUF_1={\
      gui_name="CUR_BUF_1":start=0x2600240:length=4:\
      read_only=true:write_only=false\
      :bit_fields.B_IPU_CUR_BUF_1_DMA_CH_CUR_BU487={\
        gui_name="DMA_CH_CUR_BUF_33":position=1:size=1:read_only=true\
      }\
      :bit_fields.B_IPU_CUR_BUF_1_DMA_CH_CUR_BU488={\
        gui_name="DMA_CH_CUR_BUF_40":position=8:size=1:read_only=true\
      }\
      :bit_fields.B_IPU_CUR_BUF_1_DMA_CH_CUR_BU489={\
        gui_name="DMA_CH_CUR_BUF_41":position=9:size=1:read_only=true\
      }\
      :bit_fields.B_IPU_CUR_BUF_1_DMA_CH_CUR_BU490={\
        gui_name="DMA_CH_CUR_BUF_42":position=10:size=1:read_only=true\
      }\
      :bit_fields.B_IPU_CUR_BUF_1_DMA_CH_CUR_BU491={\
        gui_name="DMA_CH_CUR_BUF_43":position=11:size=1:read_only=true\
      }\
      :bit_fields.B_IPU_CUR_BUF_1_DMA_CH_CUR_BU492={\
        gui_name="DMA_CH_CUR_BUF_44":position=12:size=1:read_only=true\
      }\
      :bit_fields.B_IPU_CUR_BUF_1_DMA_CH_CUR_BU493={\
        gui_name="DMA_CH_CUR_BUF_45":position=13:size=1:read_only=true\
      }\
      :bit_fields.B_IPU_CUR_BUF_1_DMA_CH_CUR_BU494={\
        gui_name="DMA_CH_CUR_BUF_46":position=14:size=1:read_only=true\
      }\
      :bit_fields.B_IPU_CUR_BUF_1_DMA_CH_CUR_BU495={\
        gui_name="DMA_CH_CUR_BUF_47":position=15:size=1:read_only=true\
      }\
      :bit_fields.B_IPU_CUR_BUF_1_DMA_CH_CUR_BU496={\
        gui_name="DMA_CH_CUR_BUF_48":position=16:size=1:read_only=true\
      }\
      :bit_fields.B_IPU_CUR_BUF_1_DMA_CH_CUR_BU497={\
        gui_name="DMA_CH_CUR_BUF_49":position=17:size=1:read_only=true\
      }\
      :bit_fields.B_IPU_CUR_BUF_1_DMA_CH_CUR_BU498={\
        gui_name="DMA_CH_CUR_BUF_50":position=18:size=1:read_only=true\
      }\
      :bit_fields.B_IPU_CUR_BUF_1_DMA_CH_CUR_BU499={\
        gui_name="DMA_CH_CUR_BUF_51":position=19:size=1:read_only=true\
      }\
      :bit_fields.B_IPU_CUR_BUF_1_DMA_CH_CUR_BU500={\
        gui_name="DMA_CH_CUR_BUF_52":position=20:size=1:read_only=true\
      }\
    }\
    :Register.G_IPU_ALT_CUR_0={\
      gui_name="ALT_CUR_0":start=0x2600244:length=4:\
      read_only=true:write_only=false\
      :bit_fields.B_IPU_ALT_CUR_0_DMA_CH_ALT_CU501={\
        gui_name="DMA_CH_ALT_CUR_BUF_24":position=24:size=1:read_only=true\
      }\
      :bit_fields.B_IPU_ALT_CUR_0_DMA_CH_ALT_CU502={\
        gui_name="DMA_CH_ALT_CUR_BUF_29":position=29:size=1:read_only=true\
      }\
    }\
    :Register.G_IPU_ALT_CUR_1={\
      gui_name="ALT_CUR_1":start=0x2600248:length=4:\
      read_only=true:write_only=false\
      :bit_fields.B_IPU_ALT_CUR_1_DMA_CH_ALT_CU503={\
        gui_name="DMA_CH_ALT_CUR_BUF0_N":position=1:size=1:read_only=true\
      }\
      :bit_fields.B_IPU_ALT_CUR_1_DMA_CH_ALT_CU504={\
        gui_name="DMA_CH_ALT_CUR_BUF1_N":position=9:size=1:read_only=true\
      }\
      :bit_fields.B_IPU_ALT_CUR_1_DMA_CH_ALT_CU505={\
        gui_name="DMA_CH_ALT_CUR_BUF_52":position=20:size=1:read_only=true\
      }\
    }\
    :Register.G_IPU_SRM_STAT={\
      gui_name="SRM_STAT":start=0x260024c:length=4:\
      read_only=true:write_only=false\
      :bit_fields.B_IPU_SRM_STAT_DP_S_SRM_STAT={\
        gui_name="DP_S_SRM_STAT":position=0:size=1:read_only=true\
      }\
      :bit_fields.B_IPU_SRM_STAT_DP_A0_SRM_STAT={\
        gui_name="DP_A0_SRM_STAT":position=1:size=1:read_only=true\
      }\
      :bit_fields.B_IPU_SRM_STAT_DP_A1_SRM_STAT={\
        gui_name="DP_A1_SRM_STAT":position=2:size=1:read_only=true\
      }\
      :bit_fields.B_IPU_SRM_STAT_DC_2_SRM_STAT={\
        gui_name="DC_2_SRM_STAT":position=4:size=1:read_only=true\
      }\
      :bit_fields.B_IPU_SRM_STAT_DC_6_SRM_STAT={\
        gui_name="DC_6_SRM_STAT":position=5:size=1:read_only=true\
      }\
      :bit_fields.B_IPU_SRM_STAT_CSI0_SRM_STAT={\
        gui_name="CSI0_SRM_STAT":position=6:size=1:read_only=true\
      }\
      :bit_fields.B_IPU_SRM_STAT_CSI1_SRM_STAT={\
        gui_name="CSI1_SRM_STAT":position=7:size=1:read_only=true\
      }\
      :bit_fields.B_IPU_SRM_STAT_DI0_SRM_STAT={\
        gui_name="DI0_SRM_STAT":position=8:size=1:read_only=true\
      }\
      :bit_fields.B_IPU_SRM_STAT_DI1_SRM_STAT={\
        gui_name="DI1_SRM_STAT":position=9:size=1:read_only=true\
      }\
    }\
    :Register.G_IPU_PROC_TASKS_STAT={\
      gui_name="PROC_TASKS_STAT":start=0x2600250:length=4:\
      read_only=true:write_only=false\
      :bit_fields.B_IPU_PROC_TASKS_STAT_ENC_TSTAT={\
        gui_name="ENC_TSTAT":position=0:size=2:read_only=true\
      }\
      :bit_fields.B_IPU_PROC_TASKS_STAT_VF_TSTAT={\
        gui_name="VF_TSTAT":position=2:size=2:read_only=true\
      }\
      :bit_fields.B_IPU_PROC_TASKS_STAT_PP_TSTAT={\
        gui_name="PP_TSTAT":position=4:size=2:read_only=true\
      }\
      :bit_fields.B_IPU_PROC_TASKS_STAT_ENC_ROT506={\
        gui_name="ENC_ROT_TSTAT":position=6:size=2:read_only=true\
      }\
      :bit_fields.B_IPU_PROC_TASKS_STAT_VF_ROT_507={\
        gui_name="VF_ROT_TSTAT":position=8:size=2:read_only=true\
      }\
      :bit_fields.B_IPU_PROC_TASKS_STAT_PP_ROT_508={\
        gui_name="PP_ROT_TSTAT":position=10:size=2:read_only=true\
      }\
      :bit_fields.B_IPU_PROC_TASKS_STAT_MEM2PRP509={\
        gui_name="MEM2PRP_TSTAT":position=12:size=3:read_only=true\
      }\
    }\
    :Register.G_IPU_DISP_TASKS_STAT={\
      gui_name="DISP_TASKS_STAT":start=0x2600254:length=4:\
      read_only=true:write_only=false\
      :bit_fields.B_IPU_DISP_TASKS_STAT_DP_ASYN510={\
        gui_name="DP_ASYNC_STAT":position=0:size=3:read_only=true\
      }\
      :bit_fields.B_IPU_DISP_TASKS_STAT_DP_ASYN511={\
        gui_name="DP_ASYNC_CUR_FLOW":position=3:size=1:read_only=true\
      }\
      :bit_fields.B_IPU_DISP_TASKS_STAT_DC_ASYN512={\
        gui_name="DC_ASYNC1_STAT":position=4:size=2:read_only=true\
      }\
      :bit_fields.B_IPU_DISP_TASKS_STAT_DC_ASYN513={\
        gui_name="DC_ASYNCH2_STAT":position=8:size=3:read_only=true\
      }\
      :bit_fields.B_IPU_DISP_TASKS_STAT_DC_ASYN514={\
        gui_name="DC_ASYNC2_CUR_FLOW":position=11:size=1:read_only=true\
      }\
    }\
    :Register.G_IPU_TRIPLE_CUR_BUF_0={\
      gui_name="TRIPLE_CUR_BUF_0":start=0x2600258:length=4:\
      read_only=true:write_only=false\
      :bit_fields.B_IPU_TRIPLE_CUR_BUF_0_DMA_CH515={\
        gui_name="DMA_CH_TRIPLE_CUR_BUF_8":position=16:size=2:read_only=true\
      }\
      :bit_fields.B_IPU_TRIPLE_CUR_BUF_0_DMA_CH516={\
        gui_name="DMA_CH_TRIPLE_CUR_BUF_9":position=18:size=2:read_only=true\
      }\
      :bit_fields.B_IPU_TRIPLE_CUR_BUF_0_DMA_CH517={\
        gui_name="DMA_CH_TRIPLE_CUR_BUF_10":position=20:size=2:read_only=true\
      }\
      :bit_fields.B_IPU_TRIPLE_CUR_BUF_0_DMA_CH518={\
        gui_name="DMA_CH_TRIPLE_CUR_BUF_13":position=26:size=2:read_only=true\
      }\
    }\
    :Register.G_IPU_TRIPLE_CUR_BUF_1={\
      gui_name="TRIPLE_CUR_BUF_1":start=0x260025c:length=4:\
      read_only=true:write_only=false\
      :bit_fields.B_IPU_TRIPLE_CUR_BUF_1_DMA_CH519={\
        gui_name="DMA_CH_TRIPLE_CUR_BUF_21":position=10:size=2:read_only=true\
      }\
      :bit_fields.B_IPU_TRIPLE_CUR_BUF_1_DMA_CH520={\
        gui_name="DMA_CH_TRIPLE_CUR_BUF_23":position=14:size=2:read_only=true\
      }\
      :bit_fields.B_IPU_TRIPLE_CUR_BUF_1_DMA_CH521={\
        gui_name="DMA_CH_TRIPLE_CUR_BUF_27":position=22:size=2:read_only=true\
      }\
      :bit_fields.B_IPU_TRIPLE_CUR_BUF_1_DMA_CH522={\
        gui_name="DMA_CH_TRIPLE_CUR_BUF_28":position=24:size=2:read_only=true\
      }\
    }\
    :Register.G_IPU_TRIPLE_CUR_BUF_2={\
      gui_name="TRIPLE_CUR_BUF_2":start=0x2600260:length=4:\
      read_only=true:write_only=false\
      :bit_fields.B_IPU_TRIPLE_CUR_BUF_2_DMA_CH523={\
        gui_name="DMA_CH_TRIPLE_CUR_BUF_N":position=0:size=32:read_only=true\
      }\
    }\
    :Register.G_IPU_TRIPLE_CUR_BUF_3={\
      gui_name="TRIPLE_CUR_BUF_3":start=0x2600264:length=4:\
      read_only=true:write_only=false\
      :bit_fields.B_IPU_TRIPLE_CUR_BUF_3_DMA_CH524={\
        gui_name="DMA_CH_TRIPLE_CUR_BUF_N":position=0:size=32:read_only=true\
      }\
    }\
    :Register.G_IPU_CH_BUF0_RDY0={\
      gui_name="CH_BUF0_RDY0":start=0x2600268:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_CH_BUF0_RDY0_DMA_CH_BUF525={\
        gui_name="DMA_CH_BUF0_RDY_0":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_CH_BUF0_RDY0_DMA_CH_BUF526={\
        gui_name="DMA_CH_BUF0_RDY_1":position=1:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_CH_BUF0_RDY0_DMA_CH_BUF527={\
        gui_name="DMA_CH_BUF0_RDY_2":position=2:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_CH_BUF0_RDY0_DMA_CH_BUF528={\
        gui_name="DMA_CH_BUF0_RDY_3":position=3:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_CH_BUF0_RDY0_DMA_CH_BUF529={\
        gui_name="DMA_CH_BUF0_RDY_4":position=4:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_CH_BUF0_RDY0_DMA_CH_BUF530={\
        gui_name="DMA_CH_BUF0_RDY_5":position=5:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_CH_BUF0_RDY0_DMA_CH_BUF531={\
        gui_name="DMA_CH_BUF0_RDY_6":position=6:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_CH_BUF0_RDY0_DMA_CH_BUF532={\
        gui_name="DMA_CH_BUF0_RDY_7":position=7:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_CH_BUF0_RDY0_DMA_CH_BUF533={\
        gui_name="DMA_CH_BUF0_RDY_8":position=8:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_CH_BUF0_RDY0_DMA_CH_BUF534={\
        gui_name="DMA_CH_BUF0_RDY_9":position=9:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_CH_BUF0_RDY0_DMA_CH_BUF535={\
        gui_name="DMA_CH_BUF0_RDY_10":position=10:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_CH_BUF0_RDY0_DMA_CH_BUF536={\
        gui_name="DMA_CH_BUF0_RDY_11":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_CH_BUF0_RDY0_DMA_CH_BUF537={\
        gui_name="DMA_CH_BUF0_RDY_12":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_CH_BUF0_RDY0_DMA_CH_BUF538={\
        gui_name="DMA_CH_BUF0_RDY_13":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_CH_BUF0_RDY0_DMA_CH_BUF539={\
        gui_name="DMA_CH_BUF0_RDY_14":position=14:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_CH_BUF0_RDY0_DMA_CH_BUF540={\
        gui_name="DMA_CH_BUF0_RDY_15":position=15:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_CH_BUF0_RDY0_DMA_CH_BUF541={\
        gui_name="DMA_CH_BUF0_RDY_17":position=17:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_CH_BUF0_RDY0_DMA_CH_BUF542={\
        gui_name="DMA_CH_BUF0_RDY_18":position=18:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_CH_BUF0_RDY0_DMA_CH_BUF543={\
        gui_name="DMA_CH_BUF0_RDY_20":position=20:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_CH_BUF0_RDY0_DMA_CH_BUF544={\
        gui_name="DMA_CH_BUF0_RDY_21":position=21:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_CH_BUF0_RDY0_DMA_CH_BUF545={\
        gui_name="DMA_CH_BUF0_RDY_22":position=22:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_CH_BUF0_RDY0_DMA_CH_BUF546={\
        gui_name="DMA_CH_BUF0_RDY_23":position=23:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_CH_BUF0_RDY0_DMA_CH_BUF547={\
        gui_name="DMA_CH_BUF0_RDY_24":position=24:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_CH_BUF0_RDY0_DMA_CH_BUF548={\
        gui_name="DMA_CH_BUF0_RDY_27":position=27:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_CH_BUF0_RDY0_DMA_CH_BUF549={\
        gui_name="DMA_CH_BUF0_RDY_28":position=28:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_CH_BUF0_RDY0_DMA_CH_BUF550={\
        gui_name="DMA_CH_BUF0_RDY_29":position=29:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_CH_BUF0_RDY0_DMA_CH_BUF551={\
        gui_name="DMA_CH_BUF0_RDY_31":position=31:size=1:read_only=false\
      }\
    }\
    :Register.G_IPU_CH_BUF0_RDY1={\
      gui_name="CH_BUF0_RDY1":start=0x260026c:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_CH_BUF0_RDY1_DMA_CH_BUF552={\
        gui_name="DMA_CH_BUF0_RDY_33":position=1:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_CH_BUF0_RDY1_DMA_CH_BUF553={\
        gui_name="DMA_CH_BUF0_RDY_40":position=8:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_CH_BUF0_RDY1_DMA_CH_BUF554={\
        gui_name="DMA_CH_BUF0_RDY_41":position=9:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_CH_BUF0_RDY1_DMA_CH_BUF555={\
        gui_name="DMA_CH_BUF0_RDY_42":position=10:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_CH_BUF0_RDY1_DMA_CH_BUF556={\
        gui_name="DMA_CH_BUF0_RDY_43":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_CH_BUF0_RDY1_DMA_CH_BUF557={\
        gui_name="DMA_CH_BUF0_RDY_44":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_CH_BUF0_RDY1_DMA_CH_BUF558={\
        gui_name="DMA_CH_BUF0_RDY_45":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_CH_BUF0_RDY1_DMA_CH_BUF559={\
        gui_name="DMA_CH_BUF0_RDY_46":position=14:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_CH_BUF0_RDY1_DMA_CH_BUF560={\
        gui_name="DMA_CH_BUF0_RDY_47":position=15:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_CH_BUF0_RDY1_DMA_CH_BUF561={\
        gui_name="DMA_CH_BUF0_RDY_48":position=16:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_CH_BUF0_RDY1_DMA_CH_BUF562={\
        gui_name="DMA_CH_BUF0_RDY_49":position=17:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_CH_BUF0_RDY1_DMA_CH_BUF563={\
        gui_name="DMA_CH_BUF0_RDY_50":position=18:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_CH_BUF0_RDY1_DMA_CH_BUF564={\
        gui_name="DMA_CH_BUF0_RDY_51":position=19:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_CH_BUF0_RDY1_DMA_CH_BUF565={\
        gui_name="DMA_CH_BUF0_RDY_52":position=20:size=1:read_only=false\
      }\
    }\
    :Register.G_IPU_CH_BUF1_RDY0={\
      gui_name="CH_BUF1_RDY0":start=0x2600270:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_CH_BUF1_RDY0_DMA_CH_BUF566={\
        gui_name="DMA_CH_BUF1_RDY_0":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_CH_BUF1_RDY0_DMA_CH_BUF567={\
        gui_name="DMA_CH_BUF1_RDY_1":position=1:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_CH_BUF1_RDY0_DMA_CH_BUF568={\
        gui_name="DMA_CH_BUF1_RDY_2":position=2:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_CH_BUF1_RDY0_DMA_CH_BUF569={\
        gui_name="DMA_CH_BUF1_RDY_3":position=3:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_CH_BUF1_RDY0_DMA_CH_BUF570={\
        gui_name="DMA_CH_BUF1_RDY_5":position=5:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_CH_BUF1_RDY0_DMA_CH_BUF571={\
        gui_name="DMA_CH_BUF1_RDY_8":position=8:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_CH_BUF1_RDY0_DMA_CH_BUF572={\
        gui_name="DMA_CH_BUF1_RDY_9":position=9:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_CH_BUF1_RDY0_DMA_CH_BUF573={\
        gui_name="DMA_CH_BUF1_RDY_10":position=10:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_CH_BUF1_RDY0_DMA_CH_BUF574={\
        gui_name="DMA_CH_BUF1_RDY":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_CH_BUF1_RDY0_DMA_CH_BUF575={\
        gui_name="DMA_CH_BUF1_RDY_12":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_CH_BUF1_RDY0_DMA_CH_BUF576={\
        gui_name="DMA_CH_BUF1_RDY_13":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_CH_BUF1_RDY0_DMA_CH_BUF577={\
        gui_name="DMA_CH_BUF1_RDY_14":position=14:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_CH_BUF1_RDY0_DMA_CH_BUF578={\
        gui_name="DMA_CH_BUF1_RDY_15":position=15:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_CH_BUF1_RDY0_DMA_CH_BUF579={\
        gui_name="DMA_CH_BUF1_RDY_17":position=17:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_CH_BUF1_RDY0_DMA_CH_BUF580={\
        gui_name="DMA_CH_BUF1_RDY_18":position=18:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_CH_BUF1_RDY0_DMA_CH_BUF581={\
        gui_name="DMA_CH_BUF1_RDY_19":position=19:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_CH_BUF1_RDY0_DMA_CH_BUF582={\
        gui_name="DMA_CH_BUF1_RDY_20":position=20:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_CH_BUF1_RDY0_DMA_CH_BUF583={\
        gui_name="DMA_CH_BUF1_RDY_21":position=21:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_CH_BUF1_RDY0_DMA_CH_BUF584={\
        gui_name="DMA_CH_BUF1_RDY_22":position=22:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_CH_BUF1_RDY0_DMA_CH_BUF585={\
        gui_name="DMA_CH_BUF1_RDY_23":position=23:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_CH_BUF1_RDY0_DMA_CH_BUF586={\
        gui_name="DMA_CH_BUF1_RDY_24":position=24:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_CH_BUF1_RDY0_DMA_CH_BUF587={\
        gui_name="DMA_CH_BUF1_RDY_25":position=25:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_CH_BUF1_RDY0_DMA_CH_BUF588={\
        gui_name="DMA_CH_BUF1_RDY_26":position=26:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_CH_BUF1_RDY0_DMA_CH_BUF589={\
        gui_name="DMA_CH_BUF1_RDY_27":position=27:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_CH_BUF1_RDY0_DMA_CH_BUF590={\
        gui_name="DMA_CH_BUF1_RDY_28":position=28:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_CH_BUF1_RDY0_DMA_CH_BUF591={\
        gui_name="DMA_CH_BUF1_RDY_29":position=29:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_CH_BUF1_RDY0_DMA_CH_BUF592={\
        gui_name="DMA_CH_BUF1_RDY_31":position=31:size=1:read_only=false\
      }\
    }\
    :Register.G_IPU_CH_BUF1_RDY1={\
      gui_name="CH_BUF1_RDY1":start=0x2600274:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_CH_BUF1_RDY1_DMA_CH_BUF593={\
        gui_name="DMA_CH_BUF0_RDY_33":position=1:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_CH_BUF1_RDY1_DMA_CH_BUF594={\
        gui_name="DMA_CH_BUF0_RDY_40":position=8:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_CH_BUF1_RDY1_DMA_CH_BUF595={\
        gui_name="DMA_CH_BUF0_RDY_41":position=9:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_CH_BUF1_RDY1_DMA_CH_BUF596={\
        gui_name="DMA_CH_BUF0_RDY_42":position=10:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_CH_BUF1_RDY1_DMA_CH_BUF597={\
        gui_name="DMA_CH_BUF0_RDY_43":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_CH_BUF1_RDY1_DMA_CH_BUF598={\
        gui_name="DMA_CH_BUF0_RDY_44":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_CH_BUF1_RDY1_DMA_CH_BUF599={\
        gui_name="DMA_CH_BUF0_RDY_45":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_CH_BUF1_RDY1_DMA_CH_BUF600={\
        gui_name="DMA_CH_BUF0_RDY_46":position=14:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_CH_BUF1_RDY1_DMA_CH_BUF601={\
        gui_name="DMA_CH_BUF0_RDY_47":position=15:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_CH_BUF1_RDY1_DMA_CH_BUF602={\
        gui_name="DMA_CH_BUF0_RDY_48":position=16:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_CH_BUF1_RDY1_DMA_CH_BUF603={\
        gui_name="DMA_CH_BUF0_RDY_49":position=17:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_CH_BUF1_RDY1_DMA_CH_BUF604={\
        gui_name="DMA_CH_BUF0_RDY_50":position=18:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_CH_BUF1_RDY1_DMA_CH_BUF605={\
        gui_name="DMA_CH_BUF0_RDY_51":position=19:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_CH_BUF1_RDY1_DMA_CH_BUF606={\
        gui_name="DMA_CH_BUF0_RDY_52":position=20:size=1:read_only=false\
      }\
    }\
    :Register.G_IPU_ALT_CH_BUF0_RDY0={\
      gui_name="ALT_CH_BUF0_RDY0":start=0x2600278:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_ALT_CH_BUF0_RDY0_DMA_CH607={\
        gui_name="DMA_CH_ALT_BUF0_RDY_24":position=24:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_ALT_CH_BUF0_RDY0_DMA_CH608={\
        gui_name="DMA_CH_ALT_BUF0_RDY_29":position=29:size=1:read_only=false\
      }\
    }\
    :Register.G_IPU_ALT_CH_BUF0_RDY1={\
      gui_name="ALT_CH_BUF0_RDY1":start=0x260027c:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_ALT_CH_BUF0_RDY1_DMA_CH609={\
        gui_name="DMA_CH_ALT_BUF0_RDY_33":position=1:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_ALT_CH_BUF0_RDY1_DMA_CH610={\
        gui_name="DMA_CH_ALT_BUF0_RDY_41":position=9:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_ALT_CH_BUF0_RDY1_DMA_CH611={\
        gui_name="DMA_CH_ALT_BUF0_RDY_52":position=20:size=1:read_only=false\
      }\
    }\
    :Register.G_IPU_ALT_CH_BUF1_RDY0={\
      gui_name="ALT_CH_BUF1_RDY0":start=0x2600280:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_ALT_CH_BUF1_RDY0_DMA_CH612={\
        gui_name="DMA_CH_ALT_BUF1_RDY_24":position=24:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_ALT_CH_BUF1_RDY0_DMA_CH613={\
        gui_name="DMA_CH_ALT_BUF1_RDY_29":position=29:size=1:read_only=false\
      }\
    }\
    :Register.G_IPU_ALT_CH_BUF1_RDY1={\
      gui_name="ALT_CH_BUF1_RDY1":start=0x2600284:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_ALT_CH_BUF1_RDY1_DMA_CH614={\
        gui_name="DMA_CH_ALT_BUF1_RDY_33":position=1:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_ALT_CH_BUF1_RDY1_DMA_CH615={\
        gui_name="DMA_CH_ALT_BUF1_RDY_41":position=9:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_ALT_CH_BUF1_RDY1_DMA_CH616={\
        gui_name="DMA_CH_ALT_BUF1_RDY_52":position=20:size=1:read_only=false\
      }\
    }\
    :Register.G_IPU_CH_BUF2_RDY0={\
      gui_name="CH_BUF2_RDY0":start=0x2600288:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_CH_BUF2_RDY0_DMA_CH_BUF617={\
        gui_name="DMA_CH_BUF2_RDY_0":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_CH_BUF2_RDY0_DMA_CH_BUF618={\
        gui_name="DMA_CH_BUF2_RDY_2":position=2:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_CH_BUF2_RDY0_DMA_CH_BUF619={\
        gui_name="DMA_CH_BUF2_RDY_8":position=8:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_CH_BUF2_RDY0_DMA_CH_BUF620={\
        gui_name="DMA_CH_BUF2_RDY_9":position=9:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_CH_BUF2_RDY0_DMA_CH_BUF621={\
        gui_name="DMA_CH_BUF2_RDY_10":position=10:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_CH_BUF2_RDY0_DMA_CH_BUF622={\
        gui_name="DMA_CH_BUF2_RDY_13":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_CH_BUF2_RDY0_DMA_CH_BUF623={\
        gui_name="DMA_CH_BUF2_RDY_21":position=21:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_CH_BUF2_RDY0_DMA_CH_BUF624={\
        gui_name="DMA_CH_BUF2_RDY_23":position=23:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_CH_BUF2_RDY0_DMA_CH_ALT625={\
        gui_name="DMA_CH_ALT_BUF1_RDY_27":position=27:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_CH_BUF2_RDY0_DMA_CH_BUF626={\
        gui_name="DMA_CH_BUF2_RDY_28":position=28:size=1:read_only=false\
      }\
    }\
    :Register.G_IPU_CH_BUF2_RDY1={\
      gui_name="CH_BUF2_RDY1":start=0x260028c:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_CH_BUF2_RDY1_DMA_CH_BUF627={\
        gui_name="DMA_CH_BUF2_RDY_X":position=0:size=32:read_only=false\
      }\
    }\
    :Register.G_IPU_IDMAC_CONF={\
      gui_name="IDMAC_CONF":start=0x2601f40:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_IDMAC_CONF_MAX_REQ_READ={\
        gui_name="MAX_REQ_READ":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IPU_IDMAC_CONF_WIDPT={\
        gui_name="WIDPT":position=3:size=2:read_only=false\
      }\
      :bit_fields.B_IPU_IDMAC_CONF_RDI={\
        gui_name="RDI":position=5:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_IDMAC_CONF_P_ENDIAN={\
        gui_name="P_ENDIAN":position=16:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_IDMAC_CONF_USED_BUFS_MAX_W={\
        gui_name="USED_BUFS_MAX_W":position=17:size=3:read_only=false\
      }\
      :bit_fields.B_IPU_IDMAC_CONF_USED_BUFS_EN_W={\
        gui_name="USED_BUFS_EN_W":position=20:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_IDMAC_CONF_USED_BUFS_MAX_R={\
        gui_name="USED_BUFS_MAX_R":position=21:size=4:read_only=false\
      }\
      :bit_fields.B_IPU_IDMAC_CONF_USED_BUFS_EN_R={\
        gui_name="USED_BUFS_EN_R":position=25:size=1:read_only=false\
      }\
    }\
    :Register.G_IPU_IDMAC_CH_EN_1={\
      gui_name="IDMAC_CH_EN_1":start=0x2601f44:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_IDMAC_CH_EN_1_IDMAC_CH_628={\
        gui_name="IDMAC_CH_EN_0":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_IDMAC_CH_EN_1_IDMAC_CH_629={\
        gui_name="IDMAC_CH_EN_1":position=1:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_IDMAC_CH_EN_1_IDMAC_CH_630={\
        gui_name="IDMAC_CH_EN_2":position=2:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_IDMAC_CH_EN_1_IDMAC_CH_631={\
        gui_name="IDMAC_CH_EN_3":position=3:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_IDMAC_CH_EN_1_IDMAC_CH_632={\
        gui_name="IDMAC_CH_EN_5":position=5:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_IDMAC_CH_EN_1_IDMAC_CH_633={\
        gui_name="IDMAC_CH_EN_8":position=8:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_IDMAC_CH_EN_1_IDMAC_CH_634={\
        gui_name="IDMAC_CH_EN_9":position=9:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_IDMAC_CH_EN_1_IDMAC_CH_635={\
        gui_name="IDMAC_CH_EN_10":position=10:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_IDMAC_CH_EN_1_IDMAC_CH_636={\
        gui_name="IDMAC_CH_EN_11":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_IDMAC_CH_EN_1_IDMAC_CH_637={\
        gui_name="IDMAC_CH_EN_12":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_IDMAC_CH_EN_1_IDMAC_CH_638={\
        gui_name="IDMAC_CH_EN_13":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_IDMAC_CH_EN_1_IDMAC_CH_639={\
        gui_name="IDMAC_CH_EN_14":position=14:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_IDMAC_CH_EN_1_IDMAC_CH_640={\
        gui_name="IDMAC_CH_EN_15":position=15:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_IDMAC_CH_EN_1_IDMAC_CH_641={\
        gui_name="IDMAC_CH_EN_17":position=17:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_IDMAC_CH_EN_1_IDMAC_CH_642={\
        gui_name="IDMAC_CH_EN_18":position=18:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_IDMAC_CH_EN_1_IDMAC_CH_643={\
        gui_name="IDMAC_CH_EN_19":position=19:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_IDMAC_CH_EN_1_IDMAC_CH_644={\
        gui_name="IDMAC_CH_EN_20":position=20:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_IDMAC_CH_EN_1_IDMAC_CH_645={\
        gui_name="IDMAC_CH_EN_21":position=21:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_IDMAC_CH_EN_1_IDMAC_CH_646={\
        gui_name="IDMAC_CH_EN_22":position=22:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_IDMAC_CH_EN_1_IDMAC_CH_647={\
        gui_name="IDMAC_CH_EN_23":position=23:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_IDMAC_CH_EN_1_IDMAC_CH_648={\
        gui_name="IDMAC_CH_EN_24":position=24:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_IDMAC_CH_EN_1_IDMAC_CH_649={\
        gui_name="IDMAC_CH_EN_25":position=25:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_IDMAC_CH_EN_1_IDMAC_CH_650={\
        gui_name="IDMAC_CH_EN_26":position=26:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_IDMAC_CH_EN_1_IDMAC_CH_651={\
        gui_name="IDMAC_CH_EN_27":position=27:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_IDMAC_CH_EN_1_IDMAC_CH_652={\
        gui_name="IDMAC_CH_EN_28":position=28:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_IDMAC_CH_EN_1_IDMAC_CH_653={\
        gui_name="IDMAC_CH_EN_29":position=29:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_IDMAC_CH_EN_1_IDMAC_CH_654={\
        gui_name="IDMAC_CH_EN_31":position=31:size=1:read_only=false\
      }\
    }\
    :Register.G_IPU_IDMAC_CH_EN_2={\
      gui_name="IDMAC_CH_EN_2":start=0x2601f48:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_IDMAC_CH_EN_2_IDMAC_CH_655={\
        gui_name="IDMAC_CH_EN_33":position=1:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_IDMAC_CH_EN_2_IDMAC_CH_656={\
        gui_name="IDMAC_CH_EN_40":position=8:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_IDMAC_CH_EN_2_IDMAC_CH_657={\
        gui_name="IDMAC_CH_EN_41":position=9:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_IDMAC_CH_EN_2_IDMAC_CH_658={\
        gui_name="IDMAC_CH_EN_42":position=10:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_IDMAC_CH_EN_2_IDMAC_CH_659={\
        gui_name="IDMAC_CH_EN_43":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_IDMAC_CH_EN_2_IDMAC_CH_660={\
        gui_name="IDMAC_CH_EN_44":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_IDMAC_CH_EN_2_IDMAC_CH_661={\
        gui_name="IDMAC_CH_EN_45":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_IDMAC_CH_EN_2_IDMAC_CH_662={\
        gui_name="IDMAC_CH_EN_46":position=14:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_IDMAC_CH_EN_2_IDMAC_CH_663={\
        gui_name="IDMAC_CH_EN_47":position=15:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_IDMAC_CH_EN_2_IDMAC_CH_664={\
        gui_name="IDMAC_CH_EN_48":position=16:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_IDMAC_CH_EN_2_IDMAC_CH_665={\
        gui_name="IDMAC_CH_EN_49":position=17:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_IDMAC_CH_EN_2_IDMAC_CH_666={\
        gui_name="IDMAC_CH_EN_50":position=18:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_IDMAC_CH_EN_2_IDMAC_CH_667={\
        gui_name="IDMAC_CH_EN_51":position=19:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_IDMAC_CH_EN_2_IDMAC_CH_668={\
        gui_name="IDMAC_CH_EN_52":position=20:size=1:read_only=false\
      }\
    }\
    :Register.G_IPU_IDMAC_ALT_SEP_ALPHA={\
      gui_name="IDMAC_ALT_SEP_ALPHA":start=0x2601f4a:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_IDMAC_ALT_SEP_ALPHA_IDM669={\
        gui_name="IDMAC_ALT_SEP_AL_23":position=23:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_IDMAC_ALT_SEP_ALPHA_IDM670={\
        gui_name="IDMAC_ALT_SEP_AL_24":position=24:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_IDMAC_ALT_SEP_ALPHA_IDM671={\
        gui_name="IDMAC_ALT_SEP_AL_29":position=29:size=1:read_only=false\
      }\
    }\
    :Register.G_IPU_IDMAC_CH_PRI_1={\
      gui_name="IDMAC_CH_PRI_1":start=0x2601f4e:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_IDMAC_CH_PRI_1_IDMAC_CH672={\
        gui_name="IDMAC_CH_PRI_0":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_IDMAC_CH_PRI_1_IDMAC_CH673={\
        gui_name="IDMAC_CH_PRI_1":position=1:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_IDMAC_CH_PRI_1_IDMAC_CH674={\
        gui_name="IDMAC_CH_PRI_2":position=2:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_IDMAC_CH_PRI_1_IDMAC_CH675={\
        gui_name="IDMAC_CH_PRI_3":position=3:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_IDMAC_CH_PRI_1_IDMAC_CH676={\
        gui_name="IDMAC_CH_PRI_5":position=5:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_IDMAC_CH_PRI_1_IDMAC_CH677={\
        gui_name="IDMAC_CH_PRI_8":position=8:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_IDMAC_CH_PRI_1_IDMAC_CH678={\
        gui_name="IDMAC_CH_PRI_9":position=9:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_IDMAC_CH_PRI_1_IDMAC_CH679={\
        gui_name="IDMAC_CH_PRI_10":position=10:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_IDMAC_CH_PRI_1_IDMAC_CH680={\
        gui_name="IDMAC_CH_PRI_11":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_IDMAC_CH_PRI_1_IDMAC_CH681={\
        gui_name="IDMAC_CH_PRI_12":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_IDMAC_CH_PRI_1_IDMAC_CH682={\
        gui_name="IDMAC_CH_PRI_13":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_IDMAC_CH_PRI_1_IDMAC_CH683={\
        gui_name="IDMAC_CH_PRI_14":position=14:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_IDMAC_CH_PRI_1_IDMAC_CH684={\
        gui_name="IDMAC_CH_PRI_15":position=15:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_IDMAC_CH_PRI_1_IDMAC_CH685={\
        gui_name="IDMAC_CH_PRI_20":position=20:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_IDMAC_CH_PRI_1_IDMAC_CH686={\
        gui_name="IDMAC_CH_PRI_21":position=21:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_IDMAC_CH_PRI_1_IDMAC_CH687={\
        gui_name="IDMAC_CH_PRI_22":position=22:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_IDMAC_CH_PRI_1_IDMAC_CH688={\
        gui_name="IDMAC_CH_PRI_23":position=23:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_IDMAC_CH_PRI_1_IDMAC_CH689={\
        gui_name="IDMAC_CH_PRI_24":position=24:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_IDMAC_CH_PRI_1_IDMAC_CH690={\
        gui_name="IDMAC_CH_PRI_25":position=25:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_IDMAC_CH_PRI_1_IDMAC_CH691={\
        gui_name="IDMAC_CH_PRI_26":position=26:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_IDMAC_CH_PRI_1_IDMAC_CH692={\
        gui_name="IDMAC_CH_PRI_27":position=27:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_IDMAC_CH_PRI_1_IDMAC_CH693={\
        gui_name="IDMAC_CH_PRI_28":position=28:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_IDMAC_CH_PRI_1_IDMAC_CH694={\
        gui_name="IDMAC_CH_PRI_29":position=29:size=1:read_only=false\
      }\
    }\
    :Register.G_IPU_IDMAC_CH_PRI_2={\
      gui_name="IDMAC_CH_PRI_2":start=0x2601f52:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_IDMAC_CH_PRI_2_IDMAC_CH695={\
        gui_name="IDMAC_CH_PRI_8":position=8:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_IDMAC_CH_PRI_2_IDMAC_CH696={\
        gui_name="IDMAC_CH_PRI_9":position=9:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_IDMAC_CH_PRI_2_IDMAC_CH697={\
        gui_name="IDMAC_CH_PRI_10":position=10:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_IDMAC_CH_PRI_2_IDMAC_CH698={\
        gui_name="IDMAC_CH_PRI_11":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_IDMAC_CH_PRI_2_IDMAC_CH699={\
        gui_name="IDMAC_CH_PRI_12":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_IDMAC_CH_PRI_2_IDMAC_CH700={\
        gui_name="IDMAC_CH_PRI_13":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_IDMAC_CH_PRI_2_IDMAC_CH701={\
        gui_name="IDMAC_CH_PRI_14":position=14:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_IDMAC_CH_PRI_2_IDMAC_CH702={\
        gui_name="IDMAC_CH_PRI_15":position=15:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_IDMAC_CH_PRI_2_IDMAC_CH703={\
        gui_name="IDMAC_CH_PRI_16":position=16:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_IDMAC_CH_PRI_2_IDMAC_CH704={\
        gui_name="IDMAC_CH_PRI_17":position=17:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_IDMAC_CH_PRI_2_IDMAC_CH705={\
        gui_name="IDMAC_CH_PRI_18":position=18:size=1:read_only=false\
      }\
    }\
    :Register.G_IPU_IDMAC_WM_EN_2={\
      gui_name="IDMAC_WM_EN_2":start=0x2601f54:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_IDMAC_WM_EN_2_IDMAC_WM_706={\
        gui_name="IDMAC_WM_EN_40":position=8:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_IDMAC_WM_EN_2_IDMAC_WM_707={\
        gui_name="IDMAC_WM_EN_41":position=9:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_IDMAC_WM_EN_2_IDMAC_WM_708={\
        gui_name="IDMAC_WM_EN_42":position=10:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_IDMAC_WM_EN_2_IDMAC_WM_709={\
        gui_name="IDMAC_WM_EN_43":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_IDMAC_WM_EN_2_IDMAC_WM_710={\
        gui_name="IDMAC_WM_EN_44":position=12:size=1:read_only=false\
      }\
    }\
    :Register.G_IPU_IDMAC_LOCK_EN_1={\
      gui_name="IDMAC_LOCK_EN_1":start=0x2601f58:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_IDMAC_LOCK_EN_1_IDMAC_L711={\
        gui_name="IDMAC_LOCK_EN_5":position=0:size=2:read_only=false\
      }\
      :bit_fields.B_IPU_IDMAC_LOCK_EN_1_IDMAC_L712={\
        gui_name="IDMAC_LOCK_EN_11":position=2:size=2:read_only=false\
      }\
      :bit_fields.B_IPU_IDMAC_LOCK_EN_1_IDMAC_L713={\
        gui_name="IDMAC_LOCK_EN_12":position=4:size=2:read_only=false\
      }\
      :bit_fields.B_IPU_IDMAC_LOCK_EN_1_IDMAC_L714={\
        gui_name="IDMAC_LOCK_EN_14":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IPU_IDMAC_LOCK_EN_1_IDMAC_L715={\
        gui_name="IDMAC_LOCK_EN_15":position=8:size=2:read_only=false\
      }\
      :bit_fields.B_IPU_IDMAC_LOCK_EN_1_IDMAC_L716={\
        gui_name="IDMAC_LOCK_EN_20":position=10:size=2:read_only=false\
      }\
      :bit_fields.B_IPU_IDMAC_LOCK_EN_1_IDMAC_L717={\
        gui_name="IDMAC_LOCK_EN_21":position=12:size=2:read_only=false\
      }\
      :bit_fields.B_IPU_IDMAC_LOCK_EN_1_IDMAC_L718={\
        gui_name="IDMAC_LOCK_EN_22":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IPU_IDMAC_LOCK_EN_1_IDMAC_L719={\
        gui_name="IDMAC_LOCK_EN_23":position=16:size=2:read_only=false\
      }\
      :bit_fields.B_IPU_IDMAC_LOCK_EN_1_IDMAC_L720={\
        gui_name="IDMAC_LOCK_EN_27":position=18:size=2:read_only=false\
      }\
      :bit_fields.B_IPU_IDMAC_LOCK_EN_1_IDMAC_L721={\
        gui_name="IDMAC_LOCK_EN_28":position=20:size=2:read_only=false\
      }\
    }\
    :Register.G_IPU_IDMAC_LOCK_EN_2={\
      gui_name="IDMAC_LOCK_EN_2":start=0x2601f5c:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_IDMAC_LOCK_EN_2_IDMAC_L722={\
        gui_name="IDMAC_LOCK_45":position=0:size=2:read_only=false\
      }\
      :bit_fields.B_IPU_IDMAC_LOCK_EN_2_IDMAC_L723={\
        gui_name="IDMAC_LOCK_46":position=2:size=2:read_only=false\
      }\
      :bit_fields.B_IPU_IDMAC_LOCK_EN_2_IDMAC_L724={\
        gui_name="IDMAC_LOCK_47":position=4:size=2:read_only=false\
      }\
      :bit_fields.B_IPU_IDMAC_LOCK_EN_2_IDMAC_L725={\
        gui_name="IDMAC_LOCK_48":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IPU_IDMAC_LOCK_EN_2_IDMAC_L726={\
        gui_name="IDMAC_LOCK_49":position=8:size=2:read_only=false\
      }\
      :bit_fields.B_IPU_IDMAC_LOCK_EN_2_IDMAC_L727={\
        gui_name="IDMAC_LOCK_50":position=10:size=2:read_only=false\
      }\
    }\
    :Register.G_IPU_IDMAC_SUB_ADDR_1={\
      gui_name="IDMAC_SUB_ADDR_1":start=0x2601f5e:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_IDMAC_SUB_ADDR_1_IDMAC_728={\
        gui_name="IDMAC_SUB_ADDR_23":position=0:size=7:read_only=false\
      }\
      :bit_fields.B_IPU_IDMAC_SUB_ADDR_1_IDMAC_729={\
        gui_name="IDMAC_SUB_ADDR_24":position=8:size=7:read_only=false\
      }\
      :bit_fields.B_IPU_IDMAC_SUB_ADDR_1_IDMAC_730={\
        gui_name="IDMAC_SUB_ADDR_29":position=16:size=7:read_only=false\
      }\
      :bit_fields.B_IPU_IDMAC_SUB_ADDR_1_IDMAC_731={\
        gui_name="IDMAC_SUB_ADDR_33":position=24:size=7:read_only=false\
      }\
    }\
    :Register.G_IPU_IDMAC_SUB_ADDR_2={\
      gui_name="IDMAC_SUB_ADDR_2":start=0x2601f62:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_IDMAC_SUB_ADDR_2_IDMAC_732={\
        gui_name="IDMAC_SUB_ADDR_41":position=0:size=7:read_only=false\
      }\
      :bit_fields.B_IPU_IDMAC_SUB_ADDR_2_IDMAC_733={\
        gui_name="IDMAC_SUB_ADDR_51":position=8:size=7:read_only=false\
      }\
      :bit_fields.B_IPU_IDMAC_SUB_ADDR_2_IDMAC_734={\
        gui_name="IDMAC_SUB_ADDR_52":position=16:size=7:read_only=false\
      }\
    }\
    :Register.G_IPU_IDMAC_SUB_ADDR_3={\
      gui_name="IDMAC_SUB_ADDR_3":start=0x2601f66:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_IDMAC_SUB_ADDR_3_IDMAC_735={\
        gui_name="IDMAC_SUB_ADDR_9":position=0:size=7:read_only=false\
      }\
      :bit_fields.B_IPU_IDMAC_SUB_ADDR_3_IDMAC_736={\
        gui_name="IDMAC_SUB_ADDR_10":position=8:size=7:read_only=false\
      }\
      :bit_fields.B_IPU_IDMAC_SUB_ADDR_3_IDMAC_737={\
        gui_name="IDMAC_SUB_ADDR_13":position=16:size=7:read_only=false\
      }\
      :bit_fields.B_IPU_IDMAC_SUB_ADDR_3_IDMAC_738={\
        gui_name="IDMAC_SUB_ADDR_27":position=24:size=7:read_only=false\
      }\
    }\
    :Register.G_IPU_IDMAC_BNDM_EN_1={\
      gui_name="IDMAC_BNDM_EN_1":start=0x2601f68:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_IDMAC_BNDM_EN_1_IDMAC_B739={\
        gui_name="IDMAC_BNDM_EN_0":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_IDMAC_BNDM_EN_1_IDMAC_B740={\
        gui_name="IDMAC_BNDM_EN_1":position=1:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_IDMAC_BNDM_EN_1_IDMAC_B741={\
        gui_name="IDMAC_BNDM_EN_2":position=2:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_IDMAC_BNDM_EN_1_IDMAC_B742={\
        gui_name="IDMAC_BNDM_EN_3":position=3:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_IDMAC_BNDM_EN_1_IDMAC_B743={\
        gui_name="IDMAC_BNDM_EN_5":position=5:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_IDMAC_BNDM_EN_1_IDMAC_B744={\
        gui_name="IDMAC_BNDM_EN_11":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_IDMAC_BNDM_EN_1_IDMAC_B745={\
        gui_name="IDMAC_BNDM_EN_12":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_IDMAC_BNDM_EN_1_IDMAC_B746={\
        gui_name="IDMAC_BNDM_EN_20":position=20:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_IDMAC_BNDM_EN_1_IDMAC_B747={\
        gui_name="IDMAC_BNDM_EN_21":position=21:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_IDMAC_BNDM_EN_1_IDMAC_B748={\
        gui_name="IDMAC_BNDM_EN_22":position=22:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_IDMAC_BNDM_EN_1_IDMAC_B749={\
        gui_name="IDMAC_BNDM_EN_25":position=25:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_IDMAC_BNDM_EN_1_IDMAC_B750={\
        gui_name="IDMAC_BNDM_EN_26":position=26:size=1:read_only=false\
      }\
    }\
    :Register.G_IPU_IDMAC_BNDM_EN_2={\
      gui_name="IDMAC_BNDM_EN_2":start=0x2601f6c:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_IDMAC_BNDM_EN_2_IDMAC_B751={\
        gui_name="IDMAC_BNDM_EN_45":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_IDMAC_BNDM_EN_2_IDMAC_B752={\
        gui_name="IDMAC_BNDM_EN_46":position=14:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_IDMAC_BNDM_EN_2_IDMAC_B753={\
        gui_name="IDMAC_BNDM_EN_47":position=15:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_IDMAC_BNDM_EN_2_IDMAC_B754={\
        gui_name="IDMAC_BNDM_EN_48":position=16:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_IDMAC_BNDM_EN_2_IDMAC_B755={\
        gui_name="IDMAC_BNDM_EN_49":position=17:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_IDMAC_BNDM_EN_2_IDMAC_B756={\
        gui_name="IDMAC_BNDM_EN_50":position=18:size=1:read_only=false\
      }\
    }\
    :Register.G_IPU_IDMAC_SC_CORD={\
      gui_name="IDMAC_SC_CORD":start=0x2601f70:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_IDMAC_SC_CORD_SY0={\
        gui_name="SY0":position=0:size=11:read_only=false\
      }\
      :bit_fields.B_IPU_IDMAC_SC_CORD_SX0={\
        gui_name="SX0":position=16:size=12:read_only=false\
      }\
    }\
    :Register.G_IPU_IDMAC_CH_BUSY_1={\
      gui_name="IDMAC_CH_BUSY_1":start=0x2601fa4:length=4:\
      read_only=true:write_only=false\
      :bit_fields.B_IPU_IDMAC_CH_BUSY_1_IDMAC_C757={\
        gui_name="IDMAC_CH_BUSY_0":position=0:size=1:read_only=true\
      }\
      :bit_fields.B_IPU_IDMAC_CH_BUSY_1_IDMAC_C758={\
        gui_name="IDMAC_CH_BUSY_1":position=1:size=1:read_only=true\
      }\
      :bit_fields.B_IPU_IDMAC_CH_BUSY_1_IDMAC_C759={\
        gui_name="IDMAC_CH_BUSY_2":position=2:size=1:read_only=true\
      }\
      :bit_fields.B_IPU_IDMAC_CH_BUSY_1_IDMAC_C760={\
        gui_name="IDMAC_CH_BUSY_3":position=3:size=1:read_only=true\
      }\
      :bit_fields.B_IPU_IDMAC_CH_BUSY_1_IDMAC_C761={\
        gui_name="IDMAC_CH_BUSY_5":position=5:size=1:read_only=true\
      }\
      :bit_fields.B_IPU_IDMAC_CH_BUSY_1_IDMAC_C762={\
        gui_name="IDMAC_CH_BUSY_8":position=8:size=1:read_only=true\
      }\
      :bit_fields.B_IPU_IDMAC_CH_BUSY_1_IDMAC_C763={\
        gui_name="IDMAC_CH_BUSY_9":position=9:size=1:read_only=true\
      }\
      :bit_fields.B_IPU_IDMAC_CH_BUSY_1_IDMAC_C764={\
        gui_name="IDMAC_CH_BUSY_10":position=10:size=1:read_only=true\
      }\
      :bit_fields.B_IPU_IDMAC_CH_BUSY_1_IDMAC_C765={\
        gui_name="IDMAC_CH_BUSY_11":position=11:size=1:read_only=true\
      }\
      :bit_fields.B_IPU_IDMAC_CH_BUSY_1_IDMAC_C766={\
        gui_name="IDMAC_CH_BUSY_12":position=12:size=1:read_only=true\
      }\
      :bit_fields.B_IPU_IDMAC_CH_BUSY_1_IDMAC_C767={\
        gui_name="IDMAC_CH_BUSY_13":position=13:size=1:read_only=true\
      }\
      :bit_fields.B_IPU_IDMAC_CH_BUSY_1_IDMAC_C768={\
        gui_name="IDMAC_CH_BUSY_14":position=14:size=1:read_only=true\
      }\
      :bit_fields.B_IPU_IDMAC_CH_BUSY_1_IDMAC_C769={\
        gui_name="IDMAC_CH_BUSY_15":position=15:size=1:read_only=true\
      }\
      :bit_fields.B_IPU_IDMAC_CH_BUSY_1_IDMAC_C770={\
        gui_name="IDMAC_CH_BUSY_17":position=17:size=1:read_only=true\
      }\
      :bit_fields.B_IPU_IDMAC_CH_BUSY_1_IDMAC_C771={\
        gui_name="IDMAC_CH_BUSY_18":position=18:size=1:read_only=true\
      }\
      :bit_fields.B_IPU_IDMAC_CH_BUSY_1_IDMAC_C772={\
        gui_name="IDMAC_CH_BUSY_20":position=20:size=1:read_only=true\
      }\
      :bit_fields.B_IPU_IDMAC_CH_BUSY_1_IDMAC_C773={\
        gui_name="IDMAC_CH_BUSY_21":position=21:size=1:read_only=true\
      }\
      :bit_fields.B_IPU_IDMAC_CH_BUSY_1_IDMAC_C774={\
        gui_name="IDMAC_CH_BUSY_22":position=22:size=1:read_only=true\
      }\
      :bit_fields.B_IPU_IDMAC_CH_BUSY_1_IDMAC_C775={\
        gui_name="IDMAC_CH_BUSY_23":position=23:size=1:read_only=true\
      }\
      :bit_fields.B_IPU_IDMAC_CH_BUSY_1_IDMAC_C776={\
        gui_name="IDMAC_CH_BUSY_24":position=24:size=1:read_only=true\
      }\
      :bit_fields.B_IPU_IDMAC_CH_BUSY_1_IDMAC_C777={\
        gui_name="IDMAC_CH_BUSY_25":position=25:size=1:read_only=true\
      }\
      :bit_fields.B_IPU_IDMAC_CH_BUSY_1_IDMAC_C778={\
        gui_name="IDMAC_CH_BUSY_26":position=26:size=1:read_only=true\
      }\
      :bit_fields.B_IPU_IDMAC_CH_BUSY_1_IDMAC_C779={\
        gui_name="IDMAC_CH_BUSY_27":position=27:size=1:read_only=true\
      }\
      :bit_fields.B_IPU_IDMAC_CH_BUSY_1_IDMAC_C780={\
        gui_name="IDMAC_CH_BUSY_28":position=28:size=1:read_only=true\
      }\
      :bit_fields.B_IPU_IDMAC_CH_BUSY_1_IDMAC_C781={\
        gui_name="IDMAC_CH_BUSY_29":position=29:size=1:read_only=true\
      }\
      :bit_fields.B_IPU_IDMAC_CH_BUSY_1_IDMAC_C782={\
        gui_name="IDMAC_CH_BUSY":position=31:size=1:read_only=true\
      }\
    }\
    :Register.G_IPU_IDMAC_CH_BUSY_2={\
      gui_name="IDMAC_CH_BUSY_2":start=0x2601fa8:length=4:\
      read_only=true:write_only=false\
      :bit_fields.B_IPU_IDMAC_CH_BUSY_2_IDMAC_C783={\
        gui_name="IDMAC_CH_BUSY_33":position=1:size=1:read_only=true\
      }\
      :bit_fields.B_IPU_IDMAC_CH_BUSY_2_IDMAC_C784={\
        gui_name="IDMAC_CH_BUSY_40":position=8:size=1:read_only=true\
      }\
      :bit_fields.B_IPU_IDMAC_CH_BUSY_2_IDMAC_C785={\
        gui_name="IDMAC_CH_BUSY_41":position=9:size=1:read_only=true\
      }\
      :bit_fields.B_IPU_IDMAC_CH_BUSY_2_IDMAC_C786={\
        gui_name="IDMAC_CH_BUSY_42":position=10:size=1:read_only=true\
      }\
      :bit_fields.B_IPU_IDMAC_CH_BUSY_2_IDMAC_C787={\
        gui_name="IDMAC_CH_BUSY_43":position=11:size=1:read_only=true\
      }\
      :bit_fields.B_IPU_IDMAC_CH_BUSY_2_IDMAC_C788={\
        gui_name="IDMAC_CH_BUSY_44":position=12:size=1:read_only=true\
      }\
      :bit_fields.B_IPU_IDMAC_CH_BUSY_2_IDMAC_C789={\
        gui_name="IDMAC_CH_BUSY_45":position=13:size=1:read_only=true\
      }\
      :bit_fields.B_IPU_IDMAC_CH_BUSY_2_IDMAC_C790={\
        gui_name="IDMAC_CH_BUSY_46":position=14:size=1:read_only=true\
      }\
      :bit_fields.B_IPU_IDMAC_CH_BUSY_2_IDMAC_C791={\
        gui_name="IDMAC_CH_BUSY_47":position=15:size=1:read_only=true\
      }\
      :bit_fields.B_IPU_IDMAC_CH_BUSY_2_IDMAC_C792={\
        gui_name="IDMAC_CH_BUSY_48":position=16:size=1:read_only=true\
      }\
      :bit_fields.B_IPU_IDMAC_CH_BUSY_2_IDMAC_C793={\
        gui_name="IDMAC_CH_BUSY_49":position=17:size=1:read_only=true\
      }\
      :bit_fields.B_IPU_IDMAC_CH_BUSY_2_IDMAC_C794={\
        gui_name="IDMAC_CH_BUSY_50":position=18:size=1:read_only=true\
      }\
      :bit_fields.B_IPU_IDMAC_CH_BUSY_2_IDMAC_C795={\
        gui_name="IDMAC_CH_BUSY_51":position=19:size=1:read_only=true\
      }\
      :bit_fields.B_IPU_IDMAC_CH_BUSY_2_IDMAC_C796={\
        gui_name="IDMAC_CH_BUSY_52":position=20:size=1:read_only=true\
      }\
    }\
    :Register.G_IPU_IDMAC_SEP_ALPHA={\
      gui_name="IDMAC_SEP_ALPHA":start=0x260800c:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_IDMAC_SEP_ALPHA_IDMAC_S797={\
        gui_name="IDMAC_SEP_AL_14":position=14:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_IDMAC_SEP_ALPHA_IDMAC_S798={\
        gui_name="IDMAC_SEP_AL_15":position=15:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_IDMAC_SEP_ALPHA_IDMAC_S799={\
        gui_name="IDMAC_SEP_AL_23":position=23:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_IDMAC_SEP_ALPHA_IDMAC_S800={\
        gui_name="IDMAC_SEP_AL_24":position=24:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_IDMAC_SEP_ALPHA_IDMAC_S801={\
        gui_name="IDMAC_SEP_AL_25":position=25:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_IDMAC_SEP_ALPHA_IDMAC_S802={\
        gui_name="IDMAC_SEP_AL_27":position=27:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_IDMAC_SEP_ALPHA_IDMAC_S803={\
        gui_name="IDMAC_SEP_AL_29":position=29:size=1:read_only=false\
      }\
    }\
    :Register.G_IPU_IDMAC_WM_EN_1={\
      gui_name="IDMAC_WM_EN_1":start=0x260801c:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_IDMAC_WM_EN_1_IDMAC_WM_804={\
        gui_name="IDMAC_WM_EN_0":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_IDMAC_WM_EN_1_IDMAC_WM_805={\
        gui_name="IDMAC_WM_EN_1":position=1:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_IDMAC_WM_EN_1_IDMAC_WM_806={\
        gui_name="IDMAC_WM_EN_2":position=2:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_IDMAC_WM_EN_1_IDMAC_WM_807={\
        gui_name="IDMAC_WM_EN_3":position=3:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_IDMAC_WM_EN_1_IDMAC_WM_808={\
        gui_name="IDMAC_WM_EN_8":position=8:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_IDMAC_WM_EN_1_IDMAC_WM_809={\
        gui_name="IDMAC_WM_EN_10":position=10:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_IDMAC_WM_EN_1_IDMAC_WM_810={\
        gui_name="IDMAC_WM_EN_12":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_IDMAC_WM_EN_1_IDMAC_WM_811={\
        gui_name="IDMAC_WM_EN_13":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_IDMAC_WM_EN_1_IDMAC_WM_812={\
        gui_name="IDMAC_WM_EN_14":position=14:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_IDMAC_WM_EN_1_IDMAC_WM_813={\
        gui_name="IDMAC_WM_EN_23":position=23:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_IDMAC_WM_EN_1_IDMAC_WM_814={\
        gui_name="IDMAC_WM_EN_24":position=24:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_IDMAC_WM_EN_1_IDMAC_WM_815={\
        gui_name="IDMAC_WM_EN_25":position=25:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_IDMAC_WM_EN_1_IDMAC_WM_816={\
        gui_name="IDMAC_WM_EN_26":position=26:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_IDMAC_WM_EN_1_IDMAC_WM_817={\
        gui_name="IDMAC_WM_EN_27":position=27:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_IDMAC_WM_EN_1_IDMAC_WM_818={\
        gui_name="IDMAC_WM_EN_28":position=28:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_IDMAC_WM_EN_1_IDMAC_WM_819={\
        gui_name="IDMAC_WM_EN_29":position=29:size=1:read_only=false\
      }\
    }\
    :Register.G_IPU_IDMAC_SUB_ADDR_0={\
      gui_name="IDMAC_SUB_ADDR_0":start=0x260802c:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_IDMAC_SUB_ADDR_0_IDMAC_820={\
        gui_name="IDMAC_SUB_ADDR_I":position=0:size=32:read_only=false\
      }\
    }\
    :Register.G_IPU_IDMAC_SUB_ADDR_4={\
      gui_name="IDMAC_SUB_ADDR_4":start=0x260803c:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_IDMAC_SUB_ADDR_4_IDMAC_821={\
        gui_name="IDMAC_SUB_ADDR_28":position=0:size=7:read_only=false\
      }\
      :bit_fields.B_IPU_IDMAC_SUB_ADDR_4_IDMAC_822={\
        gui_name="IDMAC_SUB_ADDR_8":position=8:size=7:read_only=false\
      }\
      :bit_fields.B_IPU_IDMAC_SUB_ADDR_4_IDMAC_823={\
        gui_name="IDMAC_SUB_ADDR_21":position=16:size=7:read_only=false\
      }\
    }\
    :Register.G_IPU_IDMAC_SC_CORD_1={\
      gui_name="IDMAC_SC_CORD_1":start=0x260804c:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_IDMAC_SC_CORD_1_SY1={\
        gui_name="SY1":position=0:size=11:read_only=false\
      }\
      :bit_fields.B_IPU_IDMAC_SC_CORD_1_SX1={\
        gui_name="SX1":position=16:size=12:read_only=false\
      }\
    }\
    :Register.G_IPU_DP_COM_CONF_SYNC={\
      gui_name="DP_COM_CONF_SYNC":start=0x2618000:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_DP_COM_CONF_SYNC_DP_FG_824={\
        gui_name="DP_FG_EN_SYNC":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_DP_COM_CONF_SYNC_DP_GWS825={\
        gui_name="DP_GWSEL_SYNC":position=1:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_DP_COM_CONF_SYNC_DP_GWA826={\
        gui_name="DP_GWAM_SYNC":position=2:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_DP_COM_CONF_SYNC_DP_GWC827={\
        gui_name="DP_GWCKE_SYNC":position=3:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_DP_COM_CONF_SYNC_DP_COC828={\
        gui_name="DP_COC_SYNC":position=4:size=3:read_only=false\
      }\
      :bit_fields.B_IPU_DP_COM_CONF_SYNC_DP_CSC829={\
        gui_name="DP_CSC_DEF_SYNC":position=8:size=2:read_only=false\
      }\
      :bit_fields.B_IPU_DP_COM_CONF_SYNC_DP_CSC830={\
        gui_name="DP_CSC_GAMUT_SAT_EN_SYNC":position=10:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_DP_COM_CONF_SYNC_DP_CSC831={\
        gui_name="DP_CSC_YUV_SAT_MODE_SYNC":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_DP_COM_CONF_SYNC_DP_GAM832={\
        gui_name="DP_GAMMA_EN_SYNC":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_DP_COM_CONF_SYNC_DP_GAM833={\
        gui_name="DP_GAMMA_YUV_EN_SYNC":position=13:size=1:read_only=false\
      }\
    }\
    :Register.G_IPU_DP_GRAPH_WIND_CTRL_SYNC={\
      gui_name="DP_GRAPH_WIND_CTRL_SYNC":start=0x2618004:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_DP_GRAPH_WIND_CTRL_SYNC834={\
        gui_name="DP_GWCKB_SYNC":position=0:size=8:read_only=false\
      }\
      :bit_fields.B_IPU_DP_GRAPH_WIND_CTRL_SYNC835={\
        gui_name="DP_GWCKG_SYNC":position=8:size=8:read_only=false\
      }\
      :bit_fields.B_IPU_DP_GRAPH_WIND_CTRL_SYNC836={\
        gui_name="DP_GWCKR_SYNC":position=16:size=8:read_only=false\
      }\
      :bit_fields.B_IPU_DP_GRAPH_WIND_CTRL_SYNC837={\
        gui_name="DP_GWAV_SYNC":position=24:size=8:read_only=false\
      }\
    }\
    :Register.G_IPU_DP_FG_POS_SYNC={\
      gui_name="DP_FG_POS_SYNC":start=0x2618008:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_DP_FG_POS_SYNC_DP_FGYP_838={\
        gui_name="DP_FGYP_SYNC":position=0:size=11:read_only=false\
      }\
      :bit_fields.B_IPU_DP_FG_POS_SYNC_DP_FGXP_839={\
        gui_name="DP_FGXP_SYNC":position=16:size=11:read_only=false\
      }\
    }\
    :Register.G_IPU_DP_CUR_POS_SYNC={\
      gui_name="DP_CUR_POS_SYNC":start=0x261800c:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_DP_CUR_POS_SYNC_DP_CXW_840={\
        gui_name="DP_CXW_SYNC":position=0:size=11:read_only=false\
      }\
      :bit_fields.B_IPU_DP_CUR_POS_SYNC_DP_CXP_841={\
        gui_name="DP_CXP_SYNC":position=11:size=5:read_only=false\
      }\
      :bit_fields.B_IPU_DP_CUR_POS_SYNC_DP_CYH_842={\
        gui_name="DP_CYH_SYNC":position=16:size=11:read_only=false\
      }\
      :bit_fields.B_IPU_DP_CUR_POS_SYNC_DP_CYP_843={\
        gui_name="DP_CYP_SYNC":position=27:size=5:read_only=false\
      }\
    }\
    :Register.G_IPU_DP_CUR_MAP_SYNC={\
      gui_name="DP_CUR_MAP_SYNC":start=0x2618010:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_DP_CUR_MAP_SYNC_DP_CUR_844={\
        gui_name="DP_CUR_COL_R_SYNC":position=0:size=8:read_only=false\
      }\
      :bit_fields.B_IPU_DP_CUR_MAP_SYNC_DP_CUR_845={\
        gui_name="DP_CUR_COL_G_SYNC":position=8:size=8:read_only=false\
      }\
      :bit_fields.B_IPU_DP_CUR_MAP_SYNC_DP_CUR_846={\
        gui_name="DP_CUR_COL_B_SYNC":position=16:size=8:read_only=false\
      }\
    }\
    :Register.G_IPU_DP_GAMMA_C_SYNC_I={\
      gui_name="DP_GAMMA_C_SYNC_I":start=0x2618014:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_DP_GAMMA_C_SYNC_I_DP_GA847={\
        gui_name="DP_GAMMA_C_SYNC_2I":position=0:size=9:read_only=false\
      }\
      :bit_fields.B_IPU_DP_GAMMA_C_SYNC_I_DP_GA848={\
        gui_name="DP_GAMMA_C_SYNC_2I_1":position=16:size=9:read_only=false\
      }\
    }\
    :Register.G_IPU_DP_GAMMA_S_SYNC_I={\
      gui_name="DP_GAMMA_S_SYNC_I":start=0x2618034:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_DP_GAMMA_S_SYNC_I_DP_GA849={\
        gui_name="DP_GAMMA_S_SYNC_4I":position=0:size=8:read_only=false\
      }\
      :bit_fields.B_IPU_DP_GAMMA_S_SYNC_I_DP_GA850={\
        gui_name="DP_GAMMA_S_SYNC_4I_1":position=8:size=8:read_only=false\
      }\
      :bit_fields.B_IPU_DP_GAMMA_S_SYNC_I_DP_GA851={\
        gui_name="DP_GAMMA_S_SYNC_4I_2":position=16:size=8:read_only=false\
      }\
      :bit_fields.B_IPU_DP_GAMMA_S_SYNC_I_DP_GA852={\
        gui_name="DP_GAMMA_S_SYNC_4I_3":position=24:size=8:read_only=false\
      }\
    }\
    :Register.G_IPU_DP_CSCA_SYNC_I={\
      gui_name="DP_CSCA_SYNC_I":start=0x2618044:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_DP_CSCA_SYNC_I_DP_CSC_A853={\
        gui_name="DP_CSC_A_SYNC_2I":position=0:size=10:read_only=false\
      }\
      :bit_fields.B_IPU_DP_CSCA_SYNC_I_DP_CSC_A854={\
        gui_name="DP_CSC_A_SYNC_2I_1":position=16:size=10:read_only=false\
      }\
    }\
    :Register.G_IPU_DP_SCS_SYNC_0={\
      gui_name="DP_SCS_SYNC_0":start=0x2618054:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_DP_SCS_SYNC_0_DP_CSC_A8855={\
        gui_name="DP_CSC_A8_SYNC":position=0:size=10:read_only=false\
      }\
      :bit_fields.B_IPU_DP_SCS_SYNC_0_DP_CSC_B0856={\
        gui_name="DP_CSC_B0_SYNC":position=16:size=14:read_only=false\
      }\
      :bit_fields.B_IPU_DP_SCS_SYNC_0_DP_CSC_S0857={\
        gui_name="DP_CSC_S0_SYNC":position=30:size=2:read_only=false\
      }\
    }\
    :Register.G_IPU_DP_SCS_SYNC_1={\
      gui_name="DP_SCS_SYNC_1":start=0x2618058:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_DP_SCS_SYNC_1_DP_CSC_B1858={\
        gui_name="DP_CSC_B1_SYNC":position=0:size=14:read_only=false\
      }\
      :bit_fields.B_IPU_DP_SCS_SYNC_1_DP_CSC_S1859={\
        gui_name="DP_CSC_S1_SYNC":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IPU_DP_SCS_SYNC_1_DP_CSC_B2860={\
        gui_name="DP_CSC_B2_SYNC":position=16:size=14:read_only=false\
      }\
      :bit_fields.B_IPU_DP_SCS_SYNC_1_DP_CSC_S2861={\
        gui_name="DP_CSC_S2_SYNC":position=30:size=2:read_only=false\
      }\
    }\
    :Register.G_IPU_DP_CUR_POS_ALT={\
      gui_name="DP_CUR_POS_ALT":start=0x261805c:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_DP_CUR_POS_ALT_DP_CXW_S862={\
        gui_name="DP_CXW_SYNC_ALT":position=0:size=11:read_only=false\
      }\
      :bit_fields.B_IPU_DP_CUR_POS_ALT_DP_CXP_S863={\
        gui_name="DP_CXP_SYNC_ALT":position=11:size=5:read_only=false\
      }\
      :bit_fields.B_IPU_DP_CUR_POS_ALT_DP_CYH_S864={\
        gui_name="DP_CYH_SYNC_ALT":position=16:size=11:read_only=false\
      }\
      :bit_fields.B_IPU_DP_CUR_POS_ALT_DP_CYP_S865={\
        gui_name="DP_CYP_SYNC_ALT":position=27:size=5:read_only=false\
      }\
    }\
    :Register.G_IPU_DP_COM_CONF_ASYNC0={\
      gui_name="DP_COM_CONF_ASYNC0":start=0x2618060:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_DP_COM_CONF_ASYNC0_DP_G866={\
        gui_name="DP_GWSEL_ASYNC0":position=1:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_DP_COM_CONF_ASYNC0_DP_G867={\
        gui_name="DP_GWAM_ASYNC0":position=2:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_DP_COM_CONF_ASYNC0_DP_G868={\
        gui_name="DP_GWCKE_ASYNC0":position=3:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_DP_COM_CONF_ASYNC0_DP_C869={\
        gui_name="DP_COC_ASYNC0":position=4:size=3:read_only=false\
      }\
      :bit_fields.B_IPU_DP_COM_CONF_ASYNC0_DP_C870={\
        gui_name="DP_CSC_DEF_ASYNC0":position=8:size=2:read_only=false\
      }\
      :bit_fields.B_IPU_DP_COM_CONF_ASYNC0_DP_C871={\
        gui_name="DP_CSC_GAMUT_SAT_EN_ASYNC0":position=10:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_DP_COM_CONF_ASYNC0_DP_C872={\
        gui_name="DP_CSC_YUV_SAT_MODE_ASYNC0":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_DP_COM_CONF_ASYNC0_DP_G873={\
        gui_name="DP_GAMMA_EN_ASYNC0":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_DP_COM_CONF_ASYNC0_DP_G874={\
        gui_name="DP_GAMMA_YUV_EN_ASYNC0":position=13:size=1:read_only=false\
      }\
    }\
    :Register.G_IPU_DP_GRAPH_WIND_CTRL_ASYNC0={\
      gui_name="DP_GRAPH_WIND_CTRL_ASYNC0":start=0x2618064:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_DP_GRAPH_WIND_CTRL_ASYN875={\
        gui_name="DP_GWCKB_ASYNC0":position=0:size=8:read_only=false\
      }\
      :bit_fields.B_IPU_DP_GRAPH_WIND_CTRL_ASYN876={\
        gui_name="DP_GWCKG_ASYNC0":position=8:size=8:read_only=false\
      }\
      :bit_fields.B_IPU_DP_GRAPH_WIND_CTRL_ASYN877={\
        gui_name="DP_GWCKR_ASYNC0":position=16:size=8:read_only=false\
      }\
      :bit_fields.B_IPU_DP_GRAPH_WIND_CTRL_ASYN878={\
        gui_name="DP_GWAV_ASYNC0":position=24:size=8:read_only=false\
      }\
    }\
    :Register.G_IPU_DP_FG_POS_ASYNC0={\
      gui_name="DP_FG_POS_ASYNC0":start=0x2618068:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_DP_FG_POS_ASYNC0_DP_FGY879={\
        gui_name="DP_FGYP_ASYNC0":position=0:size=11:read_only=false\
      }\
      :bit_fields.B_IPU_DP_FG_POS_ASYNC0_DP_FGX880={\
        gui_name="DP_FGXP_ASYNC0":position=16:size=11:read_only=false\
      }\
    }\
    :Register.G_IPU_DP_CUR_POS_ASYNC0={\
      gui_name="DP_CUR_POS_ASYNC0":start=0x261806c:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_DP_CUR_POS_ASYNC0_DP_CX881={\
        gui_name="DP_CXW_ASYNC0":position=0:size=11:read_only=false\
      }\
      :bit_fields.B_IPU_DP_CUR_POS_ASYNC0_DP_CX882={\
        gui_name="DP_CXP_ASYNC0":position=11:size=5:read_only=false\
      }\
      :bit_fields.B_IPU_DP_CUR_POS_ASYNC0_DP_CY883={\
        gui_name="DP_CYH_ASYNC0":position=16:size=11:read_only=false\
      }\
      :bit_fields.B_IPU_DP_CUR_POS_ASYNC0_DP_CY884={\
        gui_name="DP_CYP_ASYNC0":position=27:size=5:read_only=false\
      }\
    }\
    :Register.G_IPU_DP_CUR_MAP_ASYNC0={\
      gui_name="DP_CUR_MAP_ASYNC0":start=0x2618070:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_DP_CUR_MAP_ASYNC0_DP_CU885={\
        gui_name="DP_CUR_COL_R_ASYNC0":position=0:size=8:read_only=false\
      }\
      :bit_fields.B_IPU_DP_CUR_MAP_ASYNC0_DP_CU886={\
        gui_name="DP_CUR_COL_G_ASYNC0":position=8:size=8:read_only=false\
      }\
      :bit_fields.B_IPU_DP_CUR_MAP_ASYNC0_DP_CU887={\
        gui_name="DP_CUR_COL_B_ASYNC0":position=16:size=8:read_only=false\
      }\
    }\
    :Register.G_IPU_DP_GAMMA_C_ASYNC0_I={\
      gui_name="DP_GAMMA_C_ASYNC0_I":start=0x2618074:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_DP_GAMMA_C_ASYNC0_I_DP_888={\
        gui_name="DP_GAMMA_C_ASYNC0_2I":position=0:size=9:read_only=false\
      }\
      :bit_fields.B_IPU_DP_GAMMA_C_ASYNC0_I_DP_889={\
        gui_name="DP_GAMMA_C_ASYNC0_2I_1":position=16:size=12:read_only=false\
      }\
    }\
    :Register.G_IPU_DP_GAMMA_S_ASYNC0_I={\
      gui_name="DP_GAMMA_S_ASYNC0_I":start=0x2618094:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_DP_GAMMA_S_ASYNC0_I_DP_890={\
        gui_name="DP_GAMMA_S_ASYNC0_4I":position=0:size=8:read_only=false\
      }\
      :bit_fields.B_IPU_DP_GAMMA_S_ASYNC0_I_DP_891={\
        gui_name="DP_GAMMA_S_ASYNC0_4I_1":position=8:size=8:read_only=false\
      }\
      :bit_fields.B_IPU_DP_GAMMA_S_ASYNC0_I_DP_892={\
        gui_name="DP_GAMMA_S_ASYNC0_4I_2":position=16:size=8:read_only=false\
      }\
      :bit_fields.B_IPU_DP_GAMMA_S_ASYNC0_I_DP_893={\
        gui_name="DP_GAMMA_S_ASYNC0_4I_3":position=24:size=8:read_only=false\
      }\
    }\
    :Register.G_IPU_DP_CSCA_ASYNC0_I={\
      gui_name="DP_CSCA_ASYNC0_I":start=0x26180a4:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_DP_CSCA_ASYNC0_I_DP_CSC894={\
        gui_name="DP_CSC_A_ASYNC0_2I":position=0:size=10:read_only=false\
      }\
      :bit_fields.B_IPU_DP_CSCA_ASYNC0_I_DP_CSC895={\
        gui_name="DP_CSC_A_ASYNC0_2I_1":position=16:size=10:read_only=false\
      }\
    }\
    :Register.G_IPU_DP_CSC_ASYNC0_0={\
      gui_name="DP_CSC_ASYNC0_0":start=0x26180b4:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_DP_CSC_ASYNC0_0_DP_CSC_896={\
        gui_name="DP_CSC_A8_ASYNC0":position=0:size=10:read_only=false\
      }\
      :bit_fields.B_IPU_DP_CSC_ASYNC0_0_DP_CSC_897={\
        gui_name="DP_CSC_B0_ASYNC0":position=16:size=14:read_only=false\
      }\
      :bit_fields.B_IPU_DP_CSC_ASYNC0_0_DP_CSC_898={\
        gui_name="DP_CSC_S0_ASYNC0":position=30:size=2:read_only=false\
      }\
    }\
    :Register.G_IPU_DP_CSC_ASYNC_1={\
      gui_name="DP_CSC_ASYNC_1":start=0x26180b8:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_DP_CSC_ASYNC_1_DP_CSC_B899={\
        gui_name="DP_CSC_B1_ASYNC0":position=0:size=14:read_only=false\
      }\
      :bit_fields.B_IPU_DP_CSC_ASYNC_1_DP_CSC_S900={\
        gui_name="DP_CSC_S1_ASYNC0":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IPU_DP_CSC_ASYNC_1_DP_CSC_B901={\
        gui_name="DP_CSC_B2_ASYNC0":position=16:size=14:read_only=false\
      }\
      :bit_fields.B_IPU_DP_CSC_ASYNC_1_DP_CSC_S902={\
        gui_name="DP_CSC_S2_ASYNC0":position=30:size=2:read_only=false\
      }\
    }\
    :Register.G_IPU_DP_COM_CONF_ASYNC1={\
      gui_name="DP_COM_CONF_ASYNC1":start=0x26180bc:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_DP_COM_CONF_ASYNC1_DP_G903={\
        gui_name="DP_GWSEL_ASYNC1":position=1:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_DP_COM_CONF_ASYNC1_DP_G904={\
        gui_name="DP_GWAM_ASYNC1":position=2:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_DP_COM_CONF_ASYNC1_DP_G905={\
        gui_name="DP_GWCKE_ASYNC1":position=3:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_DP_COM_CONF_ASYNC1_DP_C906={\
        gui_name="DP_COC_ASYNC1":position=4:size=3:read_only=false\
      }\
      :bit_fields.B_IPU_DP_COM_CONF_ASYNC1_DP_C907={\
        gui_name="DP_CSC_DEF_ASYNC1":position=8:size=2:read_only=false\
      }\
      :bit_fields.B_IPU_DP_COM_CONF_ASYNC1_DP_C908={\
        gui_name="DP_CSC_GAMUT_SAT_EN_ASYNC1":position=10:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_DP_COM_CONF_ASYNC1_DP_C909={\
        gui_name="DP_CSC_YUV_SAT_MODE_ASYNC1":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_DP_COM_CONF_ASYNC1_DP_G910={\
        gui_name="DP_GAMMA_EN_ASYNC1":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_DP_COM_CONF_ASYNC1_DP_G911={\
        gui_name="DP_GAMMA_YUV_EN_ASYNC1":position=13:size=1:read_only=false\
      }\
    }\
    :Register.G_IPU_DP_DEBUG_CNT={\
      gui_name="DP_DEBUG_CNT":start=0x26180bc:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_DP_DEBUG_CNT_BRAKE_STAT912={\
        gui_name="BRAKE_STATUS_EN_0":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_DP_DEBUG_CNT_BRAKE_CNT_0={\
        gui_name="BRAKE_CNT_0":position=1:size=3:read_only=false\
      }\
      :bit_fields.B_IPU_DP_DEBUG_CNT_BRAKE_STAT913={\
        gui_name="BRAKE_STATUS_EN_1":position=4:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_DP_DEBUG_CNT_BRAKE_CNT_1={\
        gui_name="BRAKE_CNT_1":position=5:size=3:read_only=false\
      }\
    }\
    :Register.G_IPU_DP_GRAPH_WIND_CTRL_ASYNC1={\
      gui_name="DP_GRAPH_WIND_CTRL_ASYNC1":start=0x26180c0:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_DP_GRAPH_WIND_CTRL_ASYN914={\
        gui_name="DP_GWCKB_ASYNC1":position=0:size=8:read_only=false\
      }\
      :bit_fields.B_IPU_DP_GRAPH_WIND_CTRL_ASYN915={\
        gui_name="DP_GWCKG_ASYNC1":position=8:size=8:read_only=false\
      }\
      :bit_fields.B_IPU_DP_GRAPH_WIND_CTRL_ASYN916={\
        gui_name="DP_GWCKR_ASYNC1":position=16:size=8:read_only=false\
      }\
      :bit_fields.B_IPU_DP_GRAPH_WIND_CTRL_ASYN917={\
        gui_name="DP_GWAV_ASYNC1":position=24:size=8:read_only=false\
      }\
    }\
    :Register.G_IPU_DP_DEBUG_STAT={\
      gui_name="DP_DEBUG_STAT":start=0x26180c0:length=4:\
      read_only=true:write_only=false\
      :bit_fields.B_IPU_DP_DEBUG_STAT_V_CNT_OLD_0={\
        gui_name="V_CNT_OLD_0":position=0:size=11:read_only=true\
      }\
      :bit_fields.B_IPU_DP_DEBUG_STAT_FG_ACTIVE_0={\
        gui_name="FG_ACTIVE_0":position=11:size=1:read_only=true\
      }\
      :bit_fields.B_IPU_DP_DEBUG_STAT_COMBYP_EN918={\
        gui_name="COMBYP_EN_OLD_0":position=12:size=1:read_only=true\
      }\
      :bit_fields.B_IPU_DP_DEBUG_STAT_CYP_EN_OLD_0={\
        gui_name="CYP_EN_OLD_0":position=13:size=1:read_only=true\
      }\
      :bit_fields.B_IPU_DP_DEBUG_STAT_V_CNT_OLD_1={\
        gui_name="V_CNT_OLD_1":position=16:size=11:read_only=true\
      }\
      :bit_fields.B_IPU_DP_DEBUG_STAT_FG_ACTIVE_1={\
        gui_name="FG_ACTIVE_1":position=27:size=1:read_only=true\
      }\
      :bit_fields.B_IPU_DP_DEBUG_STAT_COMBYP_EN919={\
        gui_name="COMBYP_EN_OLD_1":position=28:size=1:read_only=true\
      }\
      :bit_fields.B_IPU_DP_DEBUG_STAT_CYP_EN_OLD_1={\
        gui_name="CYP_EN_OLD_1":position=29:size=1:read_only=true\
      }\
    }\
    :Register.G_IPU_DP_FG_POS_ASYNC1={\
      gui_name="DP_FG_POS_ASYNC1":start=0x26180c4:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_DP_FG_POS_ASYNC1_DP_FGY920={\
        gui_name="DP_FGYP_ASYNC1":position=0:size=11:read_only=false\
      }\
      :bit_fields.B_IPU_DP_FG_POS_ASYNC1_DP_FGX921={\
        gui_name="DP_FGXP_ASYNC1":position=16:size=11:read_only=false\
      }\
    }\
    :Register.G_IPU_DP_CUR_POS_ASYNC1={\
      gui_name="DP_CUR_POS_ASYNC1":start=0x26180c8:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_DP_CUR_POS_ASYNC1_DP_CX922={\
        gui_name="DP_CXW_ASYNC1":position=0:size=11:read_only=false\
      }\
      :bit_fields.B_IPU_DP_CUR_POS_ASYNC1_DP_CX923={\
        gui_name="DP_CXP_ASYNC1":position=11:size=5:read_only=false\
      }\
      :bit_fields.B_IPU_DP_CUR_POS_ASYNC1_DP_CY924={\
        gui_name="DP_CYH_ASYNC1":position=16:size=11:read_only=false\
      }\
      :bit_fields.B_IPU_DP_CUR_POS_ASYNC1_DP_CY925={\
        gui_name="DP_CYP_ASYNC1":position=27:size=5:read_only=false\
      }\
    }\
    :Register.G_IPU_DP_CUR_MAP_ASYNC1={\
      gui_name="DP_CUR_MAP_ASYNC1":start=0x26180cc:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_DP_CUR_MAP_ASYNC1_DP_CU926={\
        gui_name="DP_CUR_COL_R_ASYNC1":position=0:size=8:read_only=false\
      }\
      :bit_fields.B_IPU_DP_CUR_MAP_ASYNC1_DP_CU927={\
        gui_name="DP_CUR_COL_G_ASYNC1":position=8:size=8:read_only=false\
      }\
      :bit_fields.B_IPU_DP_CUR_MAP_ASYNC1_DP_CU928={\
        gui_name="DP_CUR_COL_B_ASYNC1":position=16:size=8:read_only=false\
      }\
    }\
    :Register.G_IPU_DP_GAMMA_C_ASYNC1_I={\
      gui_name="DP_GAMMA_C_ASYNC1_I":start=0x26180d0:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_DP_GAMMA_C_ASYNC1_I_DP_929={\
        gui_name="DP_GAMMA_C_ASYNC1_2I":position=0:size=9:read_only=false\
      }\
      :bit_fields.B_IPU_DP_GAMMA_C_ASYNC1_I_DP_930={\
        gui_name="DP_GAMMA_C_ASYNC1_2I_1":position=16:size=9:read_only=false\
      }\
    }\
    :Register.G_IPU_DP_GAMMA_S_ASYN1_I={\
      gui_name="DP_GAMMA_S_ASYN1_I":start=0x26180f0:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_DP_GAMMA_S_ASYN1_I_DP_G931={\
        gui_name="DP_GAMMA_S_ASYNC1_4I":position=0:size=8:read_only=false\
      }\
      :bit_fields.B_IPU_DP_GAMMA_S_ASYN1_I_DP_G932={\
        gui_name="DP_GAMMA_S_ASYNC1_4I_1":position=8:size=8:read_only=false\
      }\
      :bit_fields.B_IPU_DP_GAMMA_S_ASYN1_I_DP_G933={\
        gui_name="DP_GAMMA_S_ASYNC1_4I_2":position=16:size=8:read_only=false\
      }\
      :bit_fields.B_IPU_DP_GAMMA_S_ASYN1_I_DP_G934={\
        gui_name="DP_GAMMA_S_ASYNC1_4I_3":position=24:size=8:read_only=false\
      }\
    }\
    :Register.G_IPU_DP_CSCA_ASYNC1_I={\
      gui_name="DP_CSCA_ASYNC1_I":start=0x2618100:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_DP_CSCA_ASYNC1_I_DP_CSC935={\
        gui_name="DP_CSC_A_ASYNC1_2I":position=0:size=10:read_only=false\
      }\
      :bit_fields.B_IPU_DP_CSCA_ASYNC1_I_DP_CSC936={\
        gui_name="DP_CSC_A_ASYNC1_2I_1":position=16:size=10:read_only=false\
      }\
    }\
    :Register.G_IPU_DP_CSC_ASYNC1_0={\
      gui_name="DP_CSC_ASYNC1_0":start=0x2618110:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_DP_CSC_ASYNC1_0_DP_CSC_937={\
        gui_name="DP_CSC_A8_ASYNC1":position=0:size=10:read_only=false\
      }\
      :bit_fields.B_IPU_DP_CSC_ASYNC1_0_DP_CSC_938={\
        gui_name="DP_CSC_B0_ASYNC1":position=16:size=14:read_only=false\
      }\
      :bit_fields.B_IPU_DP_CSC_ASYNC1_0_DP_CSC_939={\
        gui_name="DP_CSC_S0_ASYNC1":position=30:size=2:read_only=false\
      }\
    }\
    :Register.G_IPU_DP_CSC_ASYNC1_1={\
      gui_name="DP_CSC_ASYNC1_1":start=0x2618114:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_DP_CSC_ASYNC1_1_DP_CSC_940={\
        gui_name="DP_CSC_B1_ASYNC1":position=0:size=14:read_only=false\
      }\
      :bit_fields.B_IPU_DP_CSC_ASYNC1_1_DP_CSC_941={\
        gui_name="DP_CSC_S1_ASYNC1":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IPU_DP_CSC_ASYNC1_1_DP_CSC_942={\
        gui_name="DP_CSC_B2_ASYNC1":position=16:size=14:read_only=false\
      }\
      :bit_fields.B_IPU_DP_CSC_ASYNC1_1_DP_CSC_943={\
        gui_name="DP_CSC_S2_ASYNC1":position=30:size=2:read_only=false\
      }\
    }\
    :Register.G_IPU_IC_CONF={\
      gui_name="IC_CONF":start=0x2620000:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_IC_CONF_PRPENC_EN={\
        gui_name="PRPENC_EN":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_IC_CONF_PRPENC_CSC1={\
        gui_name="PRPENC_CSC1":position=1:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_IC_CONF_PRPENC_ROT_EN={\
        gui_name="PRPENC_ROT_EN":position=2:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_IC_CONF_PRPVF_EN={\
        gui_name="PRPVF_EN":position=8:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_IC_CONF_PRPVF_CSC1={\
        gui_name="PRPVF_CSC1":position=9:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_IC_CONF_PRPVF_CSC2={\
        gui_name="PRPVF_CSC2":position=10:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_IC_CONF_PRPVF_CMB={\
        gui_name="PRPVF_CMB":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_IC_CONF_PRPVF_ROT_EN={\
        gui_name="PRPVF_ROT_EN":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_IC_CONF_PP_EN={\
        gui_name="PP_EN":position=16:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_IC_CONF_PP_CSC1={\
        gui_name="PP_CSC1":position=17:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_IC_CONF_PP_CSC2={\
        gui_name="PP_CSC2":position=18:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_IC_CONF_PP_CMB={\
        gui_name="PP_CMB":position=19:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_IC_CONF_PP_ROT_EN={\
        gui_name="PP_ROT_EN":position=20:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_IC_CONF_IC_GLB_LOC_A={\
        gui_name="IC_GLB_LOC_A":position=28:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_IC_CONF_IC_KEY_COLOR_EN={\
        gui_name="IC_KEY_COLOR_EN":position=29:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_IC_CONF_RWS_EN={\
        gui_name="RWS_EN":position=30:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_IC_CONF_CSI_MEM_WR_EN={\
        gui_name="CSI_MEM_WR_EN":position=31:size=1:read_only=false\
      }\
    }\
    :Register.G_IPU_IC_PRP_ENC_RSC={\
      gui_name="IC_PRP_ENC_RSC":start=0x2620004:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_IC_PRP_ENC_RSC_PRPENC_R944={\
        gui_name="PRPENC_RS_R_H":position=0:size=14:read_only=false\
      }\
      :bit_fields.B_IPU_IC_PRP_ENC_RSC_PRPENC_D945={\
        gui_name="PRPENC_DS_R_H":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IPU_IC_PRP_ENC_RSC_PRPENC_R946={\
        gui_name="PRPENC_RS_R_V":position=16:size=14:read_only=false\
      }\
      :bit_fields.B_IPU_IC_PRP_ENC_RSC_PRPENC_D947={\
        gui_name="PRPENC_DS_R_V":position=30:size=2:read_only=false\
      }\
    }\
    :Register.G_IPU_IC_PRP_VF_RSC={\
      gui_name="IC_PRP_VF_RSC":start=0x2620008:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_IC_PRP_VF_RSC_PRPVF_RS_R_H={\
        gui_name="PRPVF_RS_R_H":position=0:size=14:read_only=false\
      }\
      :bit_fields.B_IPU_IC_PRP_VF_RSC_PRPVF_DS_R_H={\
        gui_name="PRPVF_DS_R_H":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IPU_IC_PRP_VF_RSC_PRPVF_RS_R_V={\
        gui_name="PRPVF_RS_R_V":position=16:size=14:read_only=false\
      }\
      :bit_fields.B_IPU_IC_PRP_VF_RSC_PRPVF_DS_R_V={\
        gui_name="PRPVF_DS_R_V":position=30:size=2:read_only=false\
      }\
    }\
    :Register.G_IPU_IC_PP_RSC={\
      gui_name="IC_PP_RSC":start=0x262000c:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_IC_PP_RSC_PP_RS_R_H={\
        gui_name="PP_RS_R_H":position=0:size=14:read_only=false\
      }\
      :bit_fields.B_IPU_IC_PP_RSC_PP_DS_R_H={\
        gui_name="PP_DS_R_H":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IPU_IC_PP_RSC_PP_RS_R_V={\
        gui_name="PP_RS_R_V":position=16:size=14:read_only=false\
      }\
      :bit_fields.B_IPU_IC_PP_RSC_PP_DS_R_V={\
        gui_name="PP_DS_R_V":position=30:size=2:read_only=false\
      }\
    }\
    :Register.G_IPU_IC_CMBP_1={\
      gui_name="IC_CMBP_1":start=0x2620010:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_IC_CMBP_1_IC_PRPVF_ALPHA_V={\
        gui_name="IC_PRPVF_ALPHA_V":position=0:size=8:read_only=false\
      }\
      :bit_fields.B_IPU_IC_CMBP_1_IC_PP_ALPHA_V={\
        gui_name="IC_PP_ALPHA_V":position=8:size=8:read_only=false\
      }\
    }\
    :Register.G_IPU_IC_CMBP_2={\
      gui_name="IC_CMBP_2":start=0x2620014:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_IC_CMBP_2_IC_KEY_COLOR_B={\
        gui_name="IC_KEY_COLOR_B":position=0:size=8:read_only=false\
      }\
      :bit_fields.B_IPU_IC_CMBP_2_IC_KEY_COLOR_G={\
        gui_name="IC_KEY_COLOR_G":position=8:size=8:read_only=false\
      }\
      :bit_fields.B_IPU_IC_CMBP_2_IC_KEY_COLOR_R={\
        gui_name="IC_KEY_COLOR_R":position=16:size=8:read_only=false\
      }\
    }\
    :Register.G_IPU_IC_IDMAC_1={\
      gui_name="IC_IDMAC_1":start=0x2620018:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_IC_IDMAC_1_CB0_BURST_16={\
        gui_name="CB0_BURST_16":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_IC_IDMAC_1_CB1_BURST_16={\
        gui_name="CB1_BURST_16":position=1:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_IC_IDMAC_1_CB2_BURST_16={\
        gui_name="CB2_BURST_16":position=2:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_IC_IDMAC_1_CB3_BURST_16={\
        gui_name="CB3_BURST_16":position=3:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_IC_IDMAC_1_CB4_BURST_16={\
        gui_name="CB4_BURST_16":position=4:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_IC_IDMAC_1_CB5_BURST_16={\
        gui_name="CB5_BURST_16":position=5:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_IC_IDMAC_1_CB6_BURST_16={\
        gui_name="CB6_BURST_16":position=6:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_IC_IDMAC_1_CB7_BURST_16={\
        gui_name="CB7_BURST_16":position=7:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_IC_IDMAC_1_T1_ROT={\
        gui_name="T1_ROT":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_IC_IDMAC_1_T1_FLIP_LR={\
        gui_name="T1_FLIP_LR":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_IC_IDMAC_1_T1_FLIP_UD={\
        gui_name="T1_FLIP_UD":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_IC_IDMAC_1_T2_ROT={\
        gui_name="T2_ROT":position=14:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_IC_IDMAC_1_T2_FLIP_LR={\
        gui_name="T2_FLIP_LR":position=15:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_IC_IDMAC_1_T2_FLIP_UD={\
        gui_name="T2_FLIP_UD":position=16:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_IC_IDMAC_1_T3_ROT={\
        gui_name="T3_ROT":position=17:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_IC_IDMAC_1_T3_FLIP_LR={\
        gui_name="T3_FLIP_LR":position=18:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_IC_IDMAC_1_T3_FLIP_UD={\
        gui_name="T3_FLIP_UD":position=19:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_IC_IDMAC_1_T1_FLIP_RS={\
        gui_name="T1_FLIP_RS":position=20:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_IC_IDMAC_1_T2_FLIP_RS={\
        gui_name="T2_FLIP_RS":position=21:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_IC_IDMAC_1_T3_FLIP_RS={\
        gui_name="T3_FLIP_RS":position=22:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_IC_IDMAC_1_ALT_CB6_BURS948={\
        gui_name="ALT_CB6_BURST_16":position=24:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_IC_IDMAC_1_ALT_CB7_BURS949={\
        gui_name="ALT_CB7_BURST_16":position=25:size=1:read_only=false\
      }\
    }\
    :Register.G_IPU_IC_IDMAC_2={\
      gui_name="IC_IDMAC_2":start=0x262001c:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_IC_IDMAC_2_T1_FR_HEIGHT={\
        gui_name="T1_FR_HEIGHT":position=0:size=10:read_only=false\
      }\
      :bit_fields.B_IPU_IC_IDMAC_2_T2_FR_HEIGHT={\
        gui_name="T2_FR_HEIGHT":position=10:size=10:read_only=false\
      }\
      :bit_fields.B_IPU_IC_IDMAC_2_T3_FR_HEIGHT={\
        gui_name="T3_FR_HEIGHT":position=20:size=10:read_only=false\
      }\
    }\
    :Register.G_IPU_IC_IDMAC_3={\
      gui_name="IC_IDMAC_3":start=0x2620020:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_IC_IDMAC_3_T1_FR_WIDTH={\
        gui_name="T1_FR_WIDTH":position=0:size=10:read_only=false\
      }\
      :bit_fields.B_IPU_IC_IDMAC_3_T2_FR_WIDTH={\
        gui_name="T2_FR_WIDTH":position=10:size=10:read_only=false\
      }\
      :bit_fields.B_IPU_IC_IDMAC_3_T3_FR_WIDTH={\
        gui_name="T3_FR_WIDTH":position=20:size=10:read_only=false\
      }\
    }\
    :Register.G_IPU_IC_IDMAC_4={\
      gui_name="IC_IDMAC_4":start=0x2620024:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_IC_IDMAC_4_MPM_RW_BRDG_950={\
        gui_name="MPM_RW_BRDG_MAX_RQ":position=0:size=4:read_only=false\
      }\
      :bit_fields.B_IPU_IC_IDMAC_4_MPM_DMFC_BRD951={\
        gui_name="MPM_DMFC_BRDG_MAX_RQ":position=4:size=4:read_only=false\
      }\
      :bit_fields.B_IPU_IC_IDMAC_4_IBM_BRDG_MAX_RQ={\
        gui_name="IBM_BRDG_MAX_RQ":position=8:size=4:read_only=false\
      }\
      :bit_fields.B_IPU_IC_IDMAC_4_RM_BRDG_MAX_RQ={\
        gui_name="RM_BRDG_MAX_RQ":position=12:size=4:read_only=false\
      }\
    }\
    :Register.G_IPU_CSI0_SENS_CONF={\
      gui_name="CSI0_SENS_CONF":start=0x2630000:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_CSI0_SENS_CONF_CSI0_VSY952={\
        gui_name="CSI0_VSYNC_POL":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_CSI0_SENS_CONF_CSI0_HSY953={\
        gui_name="CSI0_HSYNC_POL":position=1:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_CSI0_SENS_CONF_CSI0_DAT954={\
        gui_name="CSI0_DATA_POL":position=2:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_CSI0_SENS_CONF_CSI0_SEN955={\
        gui_name="CSI0_SENS_PIX_CLK_POL":position=3:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_CSI0_SENS_CONF_CSI0_SEN956={\
        gui_name="CSI0_SENS_PRTCL":position=4:size=3:read_only=false\
      }\
      :bit_fields.B_IPU_CSI0_SENS_CONF_CSI0_PAC957={\
        gui_name="CSI0_PACK_TIGHT":position=7:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_CSI0_SENS_CONF_CSI0_SEN958={\
        gui_name="CSI0_SENS_DATA_FORMAT":position=8:size=3:read_only=false\
      }\
      :bit_fields.B_IPU_CSI0_SENS_CONF_CSI0_DAT959={\
        gui_name="CSI0_DATA_WIDTH":position=11:size=4:read_only=false\
      }\
      :bit_fields.B_IPU_CSI0_SENS_CONF_CSI0_EXT960={\
        gui_name="CSI0_EXT_VSYNC":position=15:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_CSI0_SENS_CONF_CSI0_DIV961={\
        gui_name="CSI0_DIV_RATIO":position=16:size=8:read_only=false\
      }\
      :bit_fields.B_IPU_CSI0_SENS_CONF_CSI0_DAT962={\
        gui_name="CSI0_DATA_DEST":position=24:size=3:read_only=false\
      }\
      :bit_fields.B_IPU_CSI0_SENS_CONF_CSI0_JPE963={\
        gui_name="CSI0_JPEG8_EN":position=27:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_CSI0_SENS_CONF_CSI0_JPE964={\
        gui_name="CSI0_JPEG_MODE":position=28:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_CSI0_SENS_CONF_CSI0_FOR965={\
        gui_name="CSI0_FORCE_EOF":position=29:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_CSI0_SENS_CONF_CSI0_DAT966={\
        gui_name="CSI0_DATA_EN_POL":position=31:size=1:read_only=false\
      }\
    }\
    :Register.G_IPU_CSI0_SENS_FRM_SIZE={\
      gui_name="CSI0_SENS_FRM_SIZE":start=0x2630004:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_CSI0_SENS_FRM_SIZE_CSI0967={\
        gui_name="CSI0_SENS_FRM_WIDTH":position=0:size=13:read_only=false\
      }\
      :bit_fields.B_IPU_CSI0_SENS_FRM_SIZE_CSI0968={\
        gui_name="CSI0_SENS_FRM_HEIGHT":position=16:size=12:read_only=false\
      }\
    }\
    :Register.G_IPU_CSI0_ACT_FRM_SIZE={\
      gui_name="CSI0_ACT_FRM_SIZE":start=0x2630008:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_CSI0_ACT_FRM_SIZE_CSI0_969={\
        gui_name="CSI0_ACT_FRM_WIDTH":position=0:size=13:read_only=false\
      }\
      :bit_fields.B_IPU_CSI0_ACT_FRM_SIZE_CSI0_970={\
        gui_name="CSI0_ACT_FRM_HEIGHT":position=16:size=12:read_only=false\
      }\
    }\
    :Register.G_IPU_CSI0_OUT_FRM_CTRL={\
      gui_name="CSI0_OUT_FRM_CTRL":start=0x263000c:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_CSI0_OUT_FRM_CTRL_CSI0_VSC={\
        gui_name="CSI0_VSC":position=0:size=12:read_only=false\
      }\
      :bit_fields.B_IPU_CSI0_OUT_FRM_CTRL_CSI0_HSC={\
        gui_name="CSI0_HSC":position=16:size=13:read_only=false\
      }\
      :bit_fields.B_IPU_CSI0_OUT_FRM_CTRL_CSI0_971={\
        gui_name="CSI0_VERT_DWNS":position=30:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_CSI0_OUT_FRM_CTRL_CSI0_972={\
        gui_name="CSI0_HORZ_DWNS":position=31:size=1:read_only=false\
      }\
    }\
    :Register.G_IPU_CSI0_TST_CTRL={\
      gui_name="CSI0_TST_CTRL":start=0x2630010:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_CSI0_TST_CTRL_PG_R_VALUE={\
        gui_name="PG_R_VALUE":position=0:size=8:read_only=false\
      }\
      :bit_fields.B_IPU_CSI0_TST_CTRL_PG_G_VALUE={\
        gui_name="PG_G_VALUE":position=8:size=8:read_only=false\
      }\
      :bit_fields.B_IPU_CSI0_TST_CTRL_PG_B_VALUE={\
        gui_name="PG_B_VALUE":position=16:size=8:read_only=false\
      }\
      :bit_fields.B_IPU_CSI0_TST_CTRL_TEST_GEN_973={\
        gui_name="TEST_GEN_MODE":position=24:size=1:read_only=false\
      }\
    }\
    :Register.G_IPU_CSI0_CCIR_CODE_1={\
      gui_name="CSI0_CCIR_CODE_1":start=0x2630014:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_CSI0_CCIR_CODE_1_CSI0_E974={\
        gui_name="CSI0_END_FLD0_BLNK_1ST":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IPU_CSI0_CCIR_CODE_1_CSI0_S975={\
        gui_name="CSI0_STRT_FLD0_BLNK_1ST":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IPU_CSI0_CCIR_CODE_1_CSI0_E976={\
        gui_name="CSI0_END_FLD0_BLNK_2ND":position=6:size=3:read_only=false\
      }\
      :bit_fields.B_IPU_CSI0_CCIR_CODE_1_CSI0_S977={\
        gui_name="CSI0_STRT_FLD0_BLNK_2ND":position=9:size=3:read_only=false\
      }\
      :bit_fields.B_IPU_CSI0_CCIR_CODE_1_CSI0_E978={\
        gui_name="CSI0_END_FLD0_ACTV":position=16:size=3:read_only=false\
      }\
      :bit_fields.B_IPU_CSI0_CCIR_CODE_1_CSI0_S979={\
        gui_name="CSI0_STRT_FLD0_ACTV":position=19:size=3:read_only=false\
      }\
      :bit_fields.B_IPU_CSI0_CCIR_CODE_1_CSI0_C980={\
        gui_name="CSI0_CCIR_ERR_DET_EN":position=24:size=1:read_only=false\
      }\
    }\
    :Register.G_IPU_CSI0_CCIR_CODE_2={\
      gui_name="CSI0_CCIR_CODE_2":start=0x2630018:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_CSI0_CCIR_CODE_2_CSI0_E981={\
        gui_name="CSI0_END_FLD1_BLNK_1ST":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IPU_CSI0_CCIR_CODE_2_CSI0_S982={\
        gui_name="CSI0_STRT_FLD1_BLNK_1ST":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IPU_CSI0_CCIR_CODE_2_CSI0_E983={\
        gui_name="CSI0_END_FLD1_BLNK_2ND":position=6:size=3:read_only=false\
      }\
      :bit_fields.B_IPU_CSI0_CCIR_CODE_2_CSI0_S984={\
        gui_name="CSI0_STRT_FLD1_BLNK_2ND":position=9:size=3:read_only=false\
      }\
      :bit_fields.B_IPU_CSI0_CCIR_CODE_2_CSI0_E985={\
        gui_name="CSI0_END_FLD1_ACTV":position=16:size=3:read_only=false\
      }\
      :bit_fields.B_IPU_CSI0_CCIR_CODE_2_CSI0_S986={\
        gui_name="CSI0_STRT_FLD1_ACTV":position=19:size=3:read_only=false\
      }\
    }\
    :Register.G_IPU_CSI0_CCIR_CODE_3={\
      gui_name="CSI0_CCIR_CODE_3":start=0x263001c:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_CSI0_CCIR_CODE_3_CSI0_C987={\
        gui_name="CSI0_CCIR_PRECOM":position=0:size=30:read_only=false\
      }\
    }\
    :Register.G_IPU_CSI0_DI={\
      gui_name="CSI0_DI":start=0x2630020:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_CSI0_DI_CSI0_MIPI_DI0={\
        gui_name="CSI0_MIPI_DI0":position=0:size=8:read_only=false\
      }\
      :bit_fields.B_IPU_CSI0_DI_CSI0_MIPI_DI1={\
        gui_name="CSI0_MIPI_DI1":position=8:size=8:read_only=false\
      }\
      :bit_fields.B_IPU_CSI0_DI_CSI0_MIPI_DI2={\
        gui_name="CSI0_MIPI_DI2":position=16:size=8:read_only=false\
      }\
      :bit_fields.B_IPU_CSI0_DI_CSI0_MIPI_DI3={\
        gui_name="CSI0_MIPI_DI3":position=24:size=8:read_only=false\
      }\
    }\
    :Register.G_IPU_CSI0_SKIP={\
      gui_name="CSI0_SKIP":start=0x2630024:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_CSI0_SKIP_CSI0_MAX_RATI988={\
        gui_name="CSI0_MAX_RATIO_SKIP_SMFC":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IPU_CSI0_SKIP_CSI0_SKIP_SMFC={\
        gui_name="CSI0_SKIP_SMFC":position=3:size=5:read_only=false\
      }\
      :bit_fields.B_IPU_CSI0_SKIP_CSI0_ID_2_SKIP={\
        gui_name="CSI0_ID_2_SKIP":position=8:size=2:read_only=false\
      }\
      :bit_fields.B_IPU_CSI0_SKIP_CSI0_MAX_RATI989={\
        gui_name="CSI0_MAX_RATIO_SKIP_ISP":position=16:size=3:read_only=false\
      }\
      :bit_fields.B_IPU_CSI0_SKIP_CSI0_SKIP_ISP={\
        gui_name="CSI0_SKIP_ISP":position=19:size=5:read_only=false\
      }\
    }\
    :Register.G_IPU_CSIO_CPD_CTRL={\
      gui_name="CSIO_CPD_CTRL":start=0x2630028:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_CSIO_CPD_CTRL_CSI0_GREE990={\
        gui_name="CSI0_GREEN_P_BEGIN":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_CSIO_CPD_CTRL_CSI0_RED_991={\
        gui_name="CSI0_RED_ROW_BEGIN":position=1:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_CSIO_CPD_CTRL_CSI0_CPD={\
        gui_name="CSI0_CPD":position=2:size=3:read_only=false\
      }\
    }\
    :Register.G_IPU_CSIO_CPD_RC_I={\
      gui_name="CSIO_CPD_RC_I":start=0x263002c:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_CSIO_CPD_RC_I_CSI0_CPD_992={\
        gui_name="CSI0_CPD_RC_2I":position=0:size=9:read_only=false\
      }\
      :bit_fields.B_IPU_CSIO_CPD_RC_I_CSI0_CPD_993={\
        gui_name="CSI0_CPD_RC_2I_1":position=16:size=9:read_only=false\
      }\
    }\
    :Register.G_IPU_CSIO_CPD_RS_I={\
      gui_name="CSIO_CPD_RS_I":start=0x263004c:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_CSIO_CPD_RS_I_CSI0_CPD_994={\
        gui_name="CSI0_CPD_RS_4I":position=0:size=8:read_only=false\
      }\
      :bit_fields.B_IPU_CSIO_CPD_RS_I_CSI0_CPD_995={\
        gui_name="CSI0_CPD_RS_4I_1":position=8:size=8:read_only=false\
      }\
      :bit_fields.B_IPU_CSIO_CPD_RS_I_CSI0_CPD_996={\
        gui_name="CSI0_CPD_RS_4I_2":position=16:size=8:read_only=false\
      }\
      :bit_fields.B_IPU_CSIO_CPD_RS_I_CSI0_CPD_997={\
        gui_name="CSI0_CPD_RS_4I_3":position=24:size=8:read_only=false\
      }\
    }\
    :Register.G_IPU_CSIO_CPD_GRC_I={\
      gui_name="CSIO_CPD_GRC_I":start=0x263005c:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_CSIO_CPD_GRC_I_CSI0_CPD998={\
        gui_name="CSI0_CPD_GRC_2I":position=0:size=9:read_only=false\
      }\
      :bit_fields.B_IPU_CSIO_CPD_GRC_I_CSI0_CPD999={\
        gui_name="CSI0_CPD_GRC_2I_1":position=16:size=9:read_only=false\
      }\
    }\
    :Register.G_IPU_CSIO_CPD_GRS_I={\
      gui_name="CSIO_CPD_GRS_I":start=0x263007c:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_CSIO_CPD_GRS_I_CSI0_CP1000={\
        gui_name="CSI0_CPD_GRS_4I":position=0:size=8:read_only=false\
      }\
      :bit_fields.B_IPU_CSIO_CPD_GRS_I_CSI0_CP1001={\
        gui_name="CSI0_CPD_GRS_4I_1":position=8:size=8:read_only=false\
      }\
      :bit_fields.B_IPU_CSIO_CPD_GRS_I_CSI0_CP1002={\
        gui_name="CSI0_CPD_GRS_4I_2":position=16:size=8:read_only=false\
      }\
      :bit_fields.B_IPU_CSIO_CPD_GRS_I_CSI0_CP1003={\
        gui_name="CSI0_CPD_GRS_4I_3":position=24:size=8:read_only=false\
      }\
    }\
    :Register.G_IPU_CSIO_CPD_GBC_I={\
      gui_name="CSIO_CPD_GBC_I":start=0x263008c:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_CSIO_CPD_GBC_I_CSI0_CP1004={\
        gui_name="CSI0_CPD_GBC_2I":position=0:size=9:read_only=false\
      }\
      :bit_fields.B_IPU_CSIO_CPD_GBC_I_CSI0_CP1005={\
        gui_name="CSI0_CPD_GBC_2I_1":position=16:size=9:read_only=false\
      }\
    }\
    :Register.G_IPU_CSIO_CPD_GBS_I={\
      gui_name="CSIO_CPD_GBS_I":start=0x26300ac:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_CSIO_CPD_GBS_I_CSI0_CP1006={\
        gui_name="CSI0_CPD_GBS_4I":position=0:size=8:read_only=false\
      }\
      :bit_fields.B_IPU_CSIO_CPD_GBS_I_CSI0_CP1007={\
        gui_name="CSI0_CPD_GBS_4I_1":position=8:size=8:read_only=false\
      }\
      :bit_fields.B_IPU_CSIO_CPD_GBS_I_CSI0_CP1008={\
        gui_name="CSI0_CPD_GBS_4I_2":position=16:size=8:read_only=false\
      }\
      :bit_fields.B_IPU_CSIO_CPD_GBS_I_CSI0_CP1009={\
        gui_name="CSI0_CPD_GBS_4I_3":position=24:size=8:read_only=false\
      }\
    }\
    :Register.G_IPU_CSIO_CPD_BC_I={\
      gui_name="CSIO_CPD_BC_I":start=0x26300bc:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_CSIO_CPD_BC_I_CSI0_CPD1010={\
        gui_name="CSI0_CPD_BC_2I":position=0:size=9:read_only=false\
      }\
      :bit_fields.B_IPU_CSIO_CPD_BC_I_CSI0_CPD1011={\
        gui_name="CSI0_CPD_BC_2I_1":position=16:size=9:read_only=false\
      }\
    }\
    :Register.G_IPU_CSIO_CPD_BS_I={\
      gui_name="CSIO_CPD_BS_I":start=0x26300dc:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_CSIO_CPD_BS_I_CSI0_CPD1012={\
        gui_name="CSI0_CPD_BS_4I":position=0:size=8:read_only=false\
      }\
      :bit_fields.B_IPU_CSIO_CPD_BS_I_CSI0_CPD1013={\
        gui_name="CSI0_CPD_BS_4I_1":position=8:size=8:read_only=false\
      }\
      :bit_fields.B_IPU_CSIO_CPD_BS_I_CSI0_CPD1014={\
        gui_name="CSI0_CPD_BS_4I_2":position=16:size=8:read_only=false\
      }\
      :bit_fields.B_IPU_CSIO_CPD_BS_I_CSI0_CPD1015={\
        gui_name="CSI0_CPD_BS_4I_3":position=24:size=8:read_only=false\
      }\
    }\
    :Register.G_IPU_CSI0_CPD_OFFSET1={\
      gui_name="CSI0_CPD_OFFSET1":start=0x26300ec:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_CSI0_CPD_OFFSET1_CSI0_1016={\
        gui_name="CSI0_GR_OFFSET":position=0:size=10:read_only=false\
      }\
      :bit_fields.B_IPU_CSI0_CPD_OFFSET1_CSI0_1017={\
        gui_name="CSI0_GB_OFFSET":position=10:size=10:read_only=false\
      }\
      :bit_fields.B_IPU_CSI0_CPD_OFFSET1_CSI0_1018={\
        gui_name="CSI0_CPD_B_OFFSET":position=20:size=10:read_only=false\
      }\
    }\
    :Register.G_IPU_CSI0_CPD_OFFSET2={\
      gui_name="CSI0_CPD_OFFSET2":start=0x26300f0:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_CSI0_CPD_OFFSET2_CSI0_1019={\
        gui_name="CSI0_CPD_R_OFFSET":position=0:size=10:read_only=false\
      }\
    }\
    :Register.G_IPU_CSI1_SENS_CONF={\
      gui_name="CSI1_SENS_CONF":start=0x2638000:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_CSI1_SENS_CONF_CSI1_VS1020={\
        gui_name="CSI1_VSYNC_POL":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_CSI1_SENS_CONF_CSI1_HS1021={\
        gui_name="CSI1_HSYNC_POL":position=1:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_CSI1_SENS_CONF_CSI1_DA1022={\
        gui_name="CSI1_DATA_POL":position=2:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_CSI1_SENS_CONF_CSI1_SE1023={\
        gui_name="CSI1_SENS_PIX_CLK_POL":position=3:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_CSI1_SENS_CONF_CSI1_SE1024={\
        gui_name="CSI1_SENS_PRTCL":position=4:size=3:read_only=false\
      }\
      :bit_fields.B_IPU_CSI1_SENS_CONF_CSI1_PA1025={\
        gui_name="CSI1_PACK_TIGHT":position=7:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_CSI1_SENS_CONF_CSI1_SE1026={\
        gui_name="CSI1_SENS_DATA_FORMAT":position=8:size=3:read_only=false\
      }\
      :bit_fields.B_IPU_CSI1_SENS_CONF_CSI1_DA1027={\
        gui_name="CSI1_DATA_WIDTH":position=11:size=4:read_only=false\
      }\
      :bit_fields.B_IPU_CSI1_SENS_CONF_CSI1_EX1028={\
        gui_name="CSI1_EXT_VSYNC":position=15:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_CSI1_SENS_CONF_CSI1_DI1029={\
        gui_name="CSI1_DIV_RATIO":position=16:size=8:read_only=false\
      }\
      :bit_fields.B_IPU_CSI1_SENS_CONF_CSI1_DA1030={\
        gui_name="CSI1_DATA_DEST":position=24:size=3:read_only=false\
      }\
      :bit_fields.B_IPU_CSI1_SENS_CONF_CSI1_JP1031={\
        gui_name="CSI1_JPEG8_EN":position=27:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_CSI1_SENS_CONF_CSI1_JP1032={\
        gui_name="CSI1_JPEG_MODE":position=28:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_CSI1_SENS_CONF_CSI1_FO1033={\
        gui_name="CSI1_FORCE_EOF":position=29:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_CSI1_SENS_CONF_CSI0_DA1034={\
        gui_name="CSI0_DATA_EN_POL":position=31:size=1:read_only=false\
      }\
    }\
    :Register.G_IPU_CSI1_SENS_FRM_SIZE={\
      gui_name="CSI1_SENS_FRM_SIZE":start=0x2638004:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_CSI1_SENS_FRM_SIZE_CSI1035={\
        gui_name="CSI1_SENS_FRM_WIDTH":position=0:size=13:read_only=false\
      }\
      :bit_fields.B_IPU_CSI1_SENS_FRM_SIZE_CSI1036={\
        gui_name="CSI1_SENS_FRM_HEIGHT":position=16:size=12:read_only=false\
      }\
    }\
    :Register.G_IPU_CSI1_ACT_FRM_SIZE={\
      gui_name="CSI1_ACT_FRM_SIZE":start=0x2638008:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_CSI1_ACT_FRM_SIZE_CSI11037={\
        gui_name="CSI1_ACT_FRM_WIDTH":position=0:size=13:read_only=false\
      }\
      :bit_fields.B_IPU_CSI1_ACT_FRM_SIZE_CSI11038={\
        gui_name="CSI1_ACT_FRM_HEIGHT":position=16:size=12:read_only=false\
      }\
    }\
    :Register.G_IPU_CSI1_OUT_FRM_CTRL={\
      gui_name="CSI1_OUT_FRM_CTRL":start=0x263800c:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_CSI1_OUT_FRM_CTRL_CSI1_VSC={\
        gui_name="CSI1_VSC":position=0:size=12:read_only=false\
      }\
      :bit_fields.B_IPU_CSI1_OUT_FRM_CTRL_CSI1_HSC={\
        gui_name="CSI1_HSC":position=16:size=13:read_only=false\
      }\
      :bit_fields.B_IPU_CSI1_OUT_FRM_CTRL_CSI11039={\
        gui_name="CSI1_VERT_DWNS":position=30:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_CSI1_OUT_FRM_CTRL_CSI11040={\
        gui_name="CSI1_HORZ_DWNS":position=31:size=1:read_only=false\
      }\
    }\
    :Register.G_IPU_CSI1_TST_CTRL={\
      gui_name="CSI1_TST_CTRL":start=0x2638010:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_CSI1_TST_CTRL_PG_R_VALUE={\
        gui_name="PG_R_VALUE":position=0:size=8:read_only=false\
      }\
      :bit_fields.B_IPU_CSI1_TST_CTRL_PG_G_VALUE={\
        gui_name="PG_G_VALUE":position=8:size=8:read_only=false\
      }\
      :bit_fields.B_IPU_CSI1_TST_CTRL_PG_B_VALUE={\
        gui_name="PG_B_VALUE":position=16:size=8:read_only=false\
      }\
      :bit_fields.B_IPU_CSI1_TST_CTRL_TEST_GEN1041={\
        gui_name="TEST_GEN_MODE":position=24:size=1:read_only=false\
      }\
    }\
    :Register.G_IPU_CSI1_CCIR_CODE_1={\
      gui_name="CSI1_CCIR_CODE_1":start=0x2638014:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_CSI1_CCIR_CODE_1_CSI1_1042={\
        gui_name="CSI1_END_FLD0_BLNK_1ST":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IPU_CSI1_CCIR_CODE_1_CSI1_1043={\
        gui_name="CSI1_STRT_FLD0_BLNK_1ST":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IPU_CSI1_CCIR_CODE_1_CSI1_1044={\
        gui_name="CSI1_END_FLD0_BLNK_2ND":position=6:size=3:read_only=false\
      }\
      :bit_fields.B_IPU_CSI1_CCIR_CODE_1_CSI1_1045={\
        gui_name="CSI1_STRT_FLD0_BLNK_2ND":position=9:size=3:read_only=false\
      }\
      :bit_fields.B_IPU_CSI1_CCIR_CODE_1_CSI1_1046={\
        gui_name="CSI1_END_FLD0_ACTV":position=16:size=3:read_only=false\
      }\
      :bit_fields.B_IPU_CSI1_CCIR_CODE_1_CSI1_1047={\
        gui_name="CSI1_STRT_FLD0_ACTV":position=19:size=3:read_only=false\
      }\
      :bit_fields.B_IPU_CSI1_CCIR_CODE_1_CSI1_1048={\
        gui_name="CSI1_CCIR_ERR_DET_EN":position=24:size=1:read_only=false\
      }\
    }\
    :Register.G_IPU_CSI1_CCIR_CODE_2={\
      gui_name="CSI1_CCIR_CODE_2":start=0x2638018:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_CSI1_CCIR_CODE_2_CSI1_1049={\
        gui_name="CSI1_END_FLD1_BLNK_1ST":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IPU_CSI1_CCIR_CODE_2_CSI1_1050={\
        gui_name="CSI1_STRT_FLD1_BLNK_1ST":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IPU_CSI1_CCIR_CODE_2_CSI1_1051={\
        gui_name="CSI1_END_FLD1_BLNK_2ND":position=6:size=3:read_only=false\
      }\
      :bit_fields.B_IPU_CSI1_CCIR_CODE_2_CSI1_1052={\
        gui_name="CSI1_STRT_FLD1_BLNK_2ND":position=9:size=3:read_only=false\
      }\
      :bit_fields.B_IPU_CSI1_CCIR_CODE_2_CSI1_1053={\
        gui_name="CSI1_END_FLD1_ACTV":position=16:size=3:read_only=false\
      }\
      :bit_fields.B_IPU_CSI1_CCIR_CODE_2_CSI1_1054={\
        gui_name="CSI1_STRT_FLD1_ACTV":position=19:size=3:read_only=false\
      }\
    }\
    :Register.G_IPU_CSI1_CCIR_CODE_3={\
      gui_name="CSI1_CCIR_CODE_3":start=0x263801c:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_CSI1_CCIR_CODE_3_CSI1_1055={\
        gui_name="CSI1_CCIR_PRECOM":position=0:size=30:read_only=false\
      }\
    }\
    :Register.G_IPU_CSI1_DI={\
      gui_name="CSI1_DI":start=0x2638020:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_CSI1_DI_CSI1_MIPI_DI0={\
        gui_name="CSI1_MIPI_DI0":position=0:size=8:read_only=false\
      }\
      :bit_fields.B_IPU_CSI1_DI_CSI0_MIPI_DI1={\
        gui_name="CSI0_MIPI_DI1":position=8:size=8:read_only=false\
      }\
      :bit_fields.B_IPU_CSI1_DI_CSI1_MIPI_DI2={\
        gui_name="CSI1_MIPI_DI2":position=16:size=8:read_only=false\
      }\
      :bit_fields.B_IPU_CSI1_DI_CSI1_MIPI_DI3={\
        gui_name="CSI1_MIPI_DI3":position=24:size=8:read_only=false\
      }\
    }\
    :Register.G_IPU_CSI1_SKIP={\
      gui_name="CSI1_SKIP":start=0x2638024:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_CSI1_SKIP_CSI1_MAX_RAT1056={\
        gui_name="CSI1_MAX_RATIO_SKIP_SMFC":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IPU_CSI1_SKIP_CSI1_SKIP_SMFC={\
        gui_name="CSI1_SKIP_SMFC":position=3:size=5:read_only=false\
      }\
      :bit_fields.B_IPU_CSI1_SKIP_CSI1_ID_2_SKIP={\
        gui_name="CSI1_ID_2_SKIP":position=8:size=2:read_only=false\
      }\
      :bit_fields.B_IPU_CSI1_SKIP_CSI1_MAX_RAT1057={\
        gui_name="CSI1_MAX_RATIO_SKIP_ISP":position=16:size=3:read_only=false\
      }\
      :bit_fields.B_IPU_CSI1_SKIP_CSI1_SKIP_ISP={\
        gui_name="CSI1_SKIP_ISP":position=19:size=5:read_only=false\
      }\
    }\
    :Register.G_IPU_CSI1_CPD_CTRL={\
      gui_name="CSI1_CPD_CTRL":start=0x2638028:length=4:\
      read_only=false:write_only=false\
    }\
    :Register.G_IPU_CSI1_CPD_RC_I={\
      gui_name="CSI1_CPD_RC_I":start=0x263802c:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_CSI1_CPD_RC_I_CSI1_CPD1058={\
        gui_name="CSI1_CPD_RC_2I":position=0:size=9:read_only=false\
      }\
      :bit_fields.B_IPU_CSI1_CPD_RC_I_CSI1_CPD1059={\
        gui_name="CSI1_CPD_RC_2I_1":position=16:size=9:read_only=false\
      }\
    }\
    :Register.G_IPU_CSI1_CPD_RS_I={\
      gui_name="CSI1_CPD_RS_I":start=0x263804c:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_CSI1_CPD_RS_I_CSI1_CPD1060={\
        gui_name="CSI1_CPD_RS_4I":position=0:size=8:read_only=false\
      }\
      :bit_fields.B_IPU_CSI1_CPD_RS_I_CSI1_CPD1061={\
        gui_name="CSI1_CPD_RS_4I_1":position=8:size=8:read_only=false\
      }\
      :bit_fields.B_IPU_CSI1_CPD_RS_I_CSI1_CPD1062={\
        gui_name="CSI1_CPD_RS_4I_2":position=16:size=8:read_only=false\
      }\
      :bit_fields.B_IPU_CSI1_CPD_RS_I_CSI1_CPD1063={\
        gui_name="CSI1_CPD_RS_4I_3":position=24:size=8:read_only=false\
      }\
    }\
    :Register.G_IPU_CSI1_CPD_GRC_I={\
      gui_name="CSI1_CPD_GRC_I":start=0x263805c:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_CSI1_CPD_GRC_I_CSI1_CP1064={\
        gui_name="CSI1_CPD_GRC_2I":position=0:size=9:read_only=false\
      }\
      :bit_fields.B_IPU_CSI1_CPD_GRC_I_CSI1_CP1065={\
        gui_name="CSI1_CPD_GRC_2I_1":position=16:size=9:read_only=false\
      }\
    }\
    :Register.G_IPU_CSI1_CPD_GRS_I={\
      gui_name="CSI1_CPD_GRS_I":start=0x263807c:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_CSI1_CPD_GRS_I_CSI1_CP1066={\
        gui_name="CSI1_CPD_GRS_4I":position=0:size=8:read_only=false\
      }\
      :bit_fields.B_IPU_CSI1_CPD_GRS_I_CSI1_CP1067={\
        gui_name="CSI1_CPD_GRS_4I_1":position=8:size=8:read_only=false\
      }\
      :bit_fields.B_IPU_CSI1_CPD_GRS_I_CSI1_CP1068={\
        gui_name="CSI1_CPD_GRS_4I_2":position=16:size=8:read_only=false\
      }\
      :bit_fields.B_IPU_CSI1_CPD_GRS_I_CSI1_CP1069={\
        gui_name="CSI1_CPD_GRS_4I_3":position=24:size=8:read_only=false\
      }\
    }\
    :Register.G_IPU_CSI1_CPD_GBC_I={\
      gui_name="CSI1_CPD_GBC_I":start=0x263808c:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_CSI1_CPD_GBC_I_CSI1_CP1070={\
        gui_name="CSI1_CPD_GBC_2I":position=0:size=9:read_only=false\
      }\
      :bit_fields.B_IPU_CSI1_CPD_GBC_I_CSI1_CP1071={\
        gui_name="CSI1_CPD_GBC_2I_1":position=16:size=9:read_only=false\
      }\
    }\
    :Register.G_IPU_CSI1_CPD_GBS_I={\
      gui_name="CSI1_CPD_GBS_I":start=0x26380ac:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_CSI1_CPD_GBS_I_CSI1_CP1072={\
        gui_name="CSI1_CPD_GBS_4I":position=0:size=8:read_only=false\
      }\
      :bit_fields.B_IPU_CSI1_CPD_GBS_I_CSI1_CP1073={\
        gui_name="CSI1_CPD_GBS_4I_1":position=8:size=8:read_only=false\
      }\
      :bit_fields.B_IPU_CSI1_CPD_GBS_I_CSI1_CP1074={\
        gui_name="CSI1_CPD_GBS_4I_2":position=16:size=8:read_only=false\
      }\
      :bit_fields.B_IPU_CSI1_CPD_GBS_I_CSI1_CP1075={\
        gui_name="CSI1_CPD_GBS_4I_3":position=24:size=8:read_only=false\
      }\
    }\
    :Register.G_IPU_CSI1_CPD_BC_I={\
      gui_name="CSI1_CPD_BC_I":start=0x26380bc:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_CSI1_CPD_BC_I_CSI1_CPD1076={\
        gui_name="CSI1_CPD_BC_2I":position=0:size=9:read_only=false\
      }\
      :bit_fields.B_IPU_CSI1_CPD_BC_I_CSI1_CPD1077={\
        gui_name="CSI1_CPD_BC_2I_1":position=16:size=9:read_only=false\
      }\
    }\
    :Register.G_IPU_CSI1_CPD_BS_I={\
      gui_name="CSI1_CPD_BS_I":start=0x26380dc:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_CSI1_CPD_BS_I_CSI1_CPD1078={\
        gui_name="CSI1_CPD_BS_4I":position=0:size=8:read_only=false\
      }\
      :bit_fields.B_IPU_CSI1_CPD_BS_I_CSI1_CPD1079={\
        gui_name="CSI1_CPD_BS_4I_1":position=8:size=8:read_only=false\
      }\
      :bit_fields.B_IPU_CSI1_CPD_BS_I_CSI1_CPD1080={\
        gui_name="CSI1_CPD_BS_4I_2":position=16:size=8:read_only=false\
      }\
      :bit_fields.B_IPU_CSI1_CPD_BS_I_CSI1_CPD1081={\
        gui_name="CSI1_CPD_BS_4I_3":position=24:size=8:read_only=false\
      }\
    }\
    :Register.G_IPU_CSI1_CPD_OFFSET1={\
      gui_name="CSI1_CPD_OFFSET1":start=0x26380ec:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_CSI1_CPD_OFFSET1_CSI1_1082={\
        gui_name="CSI1_CPD_GR_OFFSET":position=0:size=10:read_only=false\
      }\
      :bit_fields.B_IPU_CSI1_CPD_OFFSET1_CSI1_1083={\
        gui_name="CSI1_CPD_GB_OFFSET":position=10:size=10:read_only=false\
      }\
      :bit_fields.B_IPU_CSI1_CPD_OFFSET1_CSI1_1084={\
        gui_name="CSI1_CPD_B_OFFSET":position=20:size=10:read_only=false\
      }\
    }\
    :Register.G_IPU_CSI1_CPD_OFFSET2={\
      gui_name="CSI1_CPD_OFFSET2":start=0x26380f0:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_CSI1_CPD_OFFSET2_CSI1_1085={\
        gui_name="CSI1_CPD_R_OFFSET":position=0:size=10:read_only=false\
      }\
    }\
    :Register.G_IPU_DI0_GENERAL={\
      gui_name="DI0_GENERAL":start=0x2640000:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_DI0_GENERAL_DI0_POLARI1086={\
        gui_name="DI0_POLARITY_I_1":position=0:size=8:read_only=false\
      }\
      :bit_fields.B_IPU_DI0_GENERAL_DI0_POLARI1087={\
        gui_name="DI0_POLARITY_CS0":position=8:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_DI0_GENERAL_DI0_POLARI1088={\
        gui_name="DI0_POLARITY_CS1":position=9:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_DI0_GENERAL_DI0_ERM_VS1089={\
        gui_name="DI0_ERM_VSYNC_SEL":position=10:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_DI0_GENERAL_DI0_ERR_TR1090={\
        gui_name="DI0_ERR_TREATMENT":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_DI0_GENERAL_DI0_SYNC_C1091={\
        gui_name="DI0_SYNC_COUNT_SEL":position=12:size=4:read_only=false\
      }\
      :bit_fields.B_IPU_DI0_GENERAL_DI0_POLARI1092={\
        gui_name="DI0_POLARITY_DISP_CLK":position=17:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_DI0_GENERAL_DI0_WATCHD1093={\
        gui_name="DI0_WATCHDOG_MODE":position=18:size=2:read_only=false\
      }\
      :bit_fields.B_IPU_DI0_GENERAL_DI0_CLK_EXT={\
        gui_name="DI0_CLK_EXT":position=20:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_DI0_GENERAL_DI0_VSYNC_EXT={\
        gui_name="DI0_VSYNC_EXT":position=21:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_DI0_GENERAL_DI0_MASK_SEL={\
        gui_name="DI0_MASK_SEL":position=22:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_DI0_GENERAL_DI0_DISP_C1094={\
        gui_name="DI0_DISP_CLOCK_INIT":position=23:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_DI0_GENERAL_DI0_CLOCK_1095={\
        gui_name="DI0_CLOCK_STOP_MODE":position=24:size=4:read_only=false\
      }\
      :bit_fields.B_IPU_DI0_GENERAL_DI0_DISP_Y_SEL={\
        gui_name="DI0_DISP_Y_SEL":position=28:size=3:read_only=false\
      }\
      :bit_fields.B_IPU_DI0_GENERAL_DI0_PIN8_P1096={\
        gui_name="DI0_PIN8_PIN15_SEL":position=31:size=1:read_only=false\
      }\
    }\
    :Register.G_IPU_DI0_BS_CLKGEN0={\
      gui_name="DI0_BS_CLKGEN0":start=0x2640004:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_DI0_BS_CLKGEN0_DI0_DIS1097={\
        gui_name="DI0_DISP_CLK_PERIOD":position=0:size=12:read_only=false\
      }\
      :bit_fields.B_IPU_DI0_BS_CLKGEN0_DI0_DIS1098={\
        gui_name="DI0_DISP_CLK_OFFSET":position=16:size=9:read_only=false\
      }\
    }\
    :Register.G_IPU_DI0_BS_CLKGEN1={\
      gui_name="DI0_BS_CLKGEN1":start=0x2640008:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_DI0_BS_CLKGEN1_DI0_DIS1099={\
        gui_name="DI0_DISP_CLK_UP":position=0:size=9:read_only=false\
      }\
      :bit_fields.B_IPU_DI0_BS_CLKGEN1_DI0_DIS1100={\
        gui_name="DI0_DISP_CLK_DOWN":position=16:size=9:read_only=false\
      }\
    }\
    :Register.G_IPU_DI0_SW_GEN0_1={\
      gui_name="DI0_SW_GEN0_1":start=0x264000c:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_DI0_SW_GEN0_1_DI0_OFFS1101={\
        gui_name="DI0_OFFSET_RESOLUTION_1":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IPU_DI0_SW_GEN0_1_DI0_OFFS1102={\
        gui_name="DI0_OFFSET_VALUE_1":position=3:size=12:read_only=false\
      }\
      :bit_fields.B_IPU_DI0_SW_GEN0_1_DI0_RUN_1103={\
        gui_name="DI0_RUN_RESOLUTION_1":position=16:size=3:read_only=false\
      }\
      :bit_fields.B_IPU_DI0_SW_GEN0_1_DI0_RUN_1104={\
        gui_name="DI0_RUN_VALUE_M1_1":position=19:size=12:read_only=false\
      }\
    }\
    :Register.G_IPU_DI0_SW_GEN0_2={\
      gui_name="DI0_SW_GEN0_2":start=0x2640010:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_DI0_SW_GEN0_2_DI0_OFFS1105={\
        gui_name="DI0_OFFSET_RESOLUTION_2":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IPU_DI0_SW_GEN0_2_DI0_OFFS1106={\
        gui_name="DI0_OFFSET_VALUE_2":position=3:size=12:read_only=false\
      }\
      :bit_fields.B_IPU_DI0_SW_GEN0_2_DI0_RUN_1107={\
        gui_name="DI0_RUN_RESOLUTION_2":position=16:size=3:read_only=false\
      }\
      :bit_fields.B_IPU_DI0_SW_GEN0_2_DI0_RUN_1108={\
        gui_name="DI0_RUN_VALUE_M1_2":position=19:size=12:read_only=false\
      }\
    }\
    :Register.G_IPU_DI0_SW_GEN0_3={\
      gui_name="DI0_SW_GEN0_3":start=0x2640014:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_DI0_SW_GEN0_3_DI0_OFFS1109={\
        gui_name="DI0_OFFSET_RESOLUTION_3":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IPU_DI0_SW_GEN0_3_DI0_OFFS1110={\
        gui_name="DI0_OFFSET_VALUE_3":position=3:size=12:read_only=false\
      }\
      :bit_fields.B_IPU_DI0_SW_GEN0_3_DI0_RUN_1111={\
        gui_name="DI0_RUN_RESOLUTION_3":position=16:size=3:read_only=false\
      }\
      :bit_fields.B_IPU_DI0_SW_GEN0_3_DI0_RUN_1112={\
        gui_name="DI0_RUN_VALUE_M1_3":position=19:size=12:read_only=false\
      }\
    }\
    :Register.G_IPU_DI0_SW_GEN0_4={\
      gui_name="DI0_SW_GEN0_4":start=0x2640018:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_DI0_SW_GEN0_4_DI0_OFFS1113={\
        gui_name="DI0_OFFSET_RESOLUTION_4":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IPU_DI0_SW_GEN0_4_DI0_OFFS1114={\
        gui_name="DI0_OFFSET_VALUE_4":position=3:size=12:read_only=false\
      }\
      :bit_fields.B_IPU_DI0_SW_GEN0_4_DI0_RUN_1115={\
        gui_name="DI0_RUN_RESOLUTION_4":position=16:size=3:read_only=false\
      }\
      :bit_fields.B_IPU_DI0_SW_GEN0_4_DI0_RUN_1116={\
        gui_name="DI0_RUN_VALUE_M1_4":position=19:size=12:read_only=false\
      }\
    }\
    :Register.G_IPU_DI0_SW_GEN0_5={\
      gui_name="DI0_SW_GEN0_5":start=0x264001c:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_DI0_SW_GEN0_5_DI0_OFFS1117={\
        gui_name="DI0_OFFSET_RESOLUTION_5":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IPU_DI0_SW_GEN0_5_DI0_OFFS1118={\
        gui_name="DI0_OFFSET_VALUE_5":position=3:size=12:read_only=false\
      }\
      :bit_fields.B_IPU_DI0_SW_GEN0_5_DI0_RUN_1119={\
        gui_name="DI0_RUN_RESOLUTION_5":position=16:size=3:read_only=false\
      }\
      :bit_fields.B_IPU_DI0_SW_GEN0_5_DI0_RUN_1120={\
        gui_name="DI0_RUN_VALUE_M1_5":position=19:size=12:read_only=false\
      }\
    }\
    :Register.G_IPU_DI0_SW_GEN0_6={\
      gui_name="DI0_SW_GEN0_6":start=0x2640020:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_DI0_SW_GEN0_6_DI0_OFFS1121={\
        gui_name="DI0_OFFSET_RESOLUTION_6":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IPU_DI0_SW_GEN0_6_DI0_OFFS1122={\
        gui_name="DI0_OFFSET_VALUE_6":position=3:size=12:read_only=false\
      }\
      :bit_fields.B_IPU_DI0_SW_GEN0_6_DI0_RUN_1123={\
        gui_name="DI0_RUN_RESOLUTION_6":position=16:size=3:read_only=false\
      }\
      :bit_fields.B_IPU_DI0_SW_GEN0_6_DI0_RUN_1124={\
        gui_name="DI0_RUN_VALUE_M1_6":position=19:size=12:read_only=false\
      }\
    }\
    :Register.G_IPU_DI0_SW_GEN0_7={\
      gui_name="DI0_SW_GEN0_7":start=0x2640024:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_DI0_SW_GEN0_7_DI0_OFFS1125={\
        gui_name="DI0_OFFSET_RESOLUTION_1":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IPU_DI0_SW_GEN0_7_DI0_OFFS1126={\
        gui_name="DI0_OFFSET_VALUE_7":position=3:size=12:read_only=false\
      }\
      :bit_fields.B_IPU_DI0_SW_GEN0_7_DI0_RUN_1127={\
        gui_name="DI0_RUN_RESOLUTION_7":position=16:size=3:read_only=false\
      }\
      :bit_fields.B_IPU_DI0_SW_GEN0_7_DI0_RUN_1128={\
        gui_name="DI0_RUN_VALUE_M1_7":position=19:size=12:read_only=false\
      }\
    }\
    :Register.G_IPU_DI0_SW_GEN0_8={\
      gui_name="DI0_SW_GEN0_8":start=0x2640028:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_DI0_SW_GEN0_8_DI0_OFFS1129={\
        gui_name="DI0_OFFSET_RESOLUTION_8":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IPU_DI0_SW_GEN0_8_DI0_OFFS1130={\
        gui_name="DI0_OFFSET_VALUE_8":position=3:size=12:read_only=false\
      }\
      :bit_fields.B_IPU_DI0_SW_GEN0_8_DI0_RUN_1131={\
        gui_name="DI0_RUN_RESOLUTION_8":position=16:size=3:read_only=false\
      }\
      :bit_fields.B_IPU_DI0_SW_GEN0_8_DI0_RUN_1132={\
        gui_name="DI0_RUN_VALUE_M1_8":position=19:size=12:read_only=false\
      }\
    }\
    :Register.G_IPU_DI0_SW_GEN0_9={\
      gui_name="DI0_SW_GEN0_9":start=0x264002c:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_DI0_SW_GEN0_9_DI0_OFFS1133={\
        gui_name="DI0_OFFSET_RESOLUTION_9":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IPU_DI0_SW_GEN0_9_DI0_OFFS1134={\
        gui_name="DI0_OFFSET_VALUE_9":position=3:size=12:read_only=false\
      }\
      :bit_fields.B_IPU_DI0_SW_GEN0_9_DI0_RUN_1135={\
        gui_name="DI0_RUN_RESOLUTION_9":position=16:size=3:read_only=false\
      }\
      :bit_fields.B_IPU_DI0_SW_GEN0_9_DI0_RUN_1136={\
        gui_name="DI0_RUN_VALUE_M1_9":position=19:size=12:read_only=false\
      }\
    }\
    :Register.G_IPU_DI0_SW_GEN1_1={\
      gui_name="DI0_SW_GEN1_1":start=0x2640030:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_DI0_SW_GEN1_1_DI0_CNT_UP_1={\
        gui_name="DI0_CNT_UP_1":position=0:size=9:read_only=false\
      }\
      :bit_fields.B_IPU_DI0_SW_GEN1_1_DI0_CNT_1137={\
        gui_name="DI0_CNT_POLARITY_CLR_SEL_1":position=9:size=3:read_only=false\
      }\
      :bit_fields.B_IPU_DI0_SW_GEN1_1_DI0_CNT_1138={\
        gui_name="DI0_CNT_POLARITY_TRIGGER_SEL_1":position=12:size=3:read_only=false\
      }\
      :bit_fields.B_IPU_DI0_SW_GEN1_1_DI0_CNT_1139={\
        gui_name="DI0_CNT_DOWN_1":position=16:size=9:read_only=false\
      }\
      :bit_fields.B_IPU_DI0_SW_GEN1_1_DI0_CNT_1140={\
        gui_name="DI0_CNT_CLR_SEL_1":position=25:size=3:read_only=false\
      }\
      :bit_fields.B_IPU_DI0_SW_GEN1_1_DI0_CNT_1141={\
        gui_name="DI0_CNT_AUTO_RELOAD_1":position=28:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_DI0_SW_GEN1_1_DI0_CNT_1142={\
        gui_name="DI0_CNT_POLARITY_GEN_EN_1":position=29:size=2:read_only=false\
      }\
    }\
    :Register.G_IPU_DI0_SW_GEN1_2={\
      gui_name="DI0_SW_GEN1_2":start=0x2640034:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_DI0_SW_GEN1_2_DI0_CNT_UP_2={\
        gui_name="DI0_CNT_UP_2":position=0:size=9:read_only=false\
      }\
      :bit_fields.B_IPU_DI0_SW_GEN1_2_DI0_CNT_1143={\
        gui_name="DI0_CNT_POLARITY_CLR_SEL_2":position=9:size=3:read_only=false\
      }\
      :bit_fields.B_IPU_DI0_SW_GEN1_2_DI0_CNT_1144={\
        gui_name="DI0_CNT_POLARITY_TRIGGER_SEL_2":position=12:size=3:read_only=false\
      }\
      :bit_fields.B_IPU_DI0_SW_GEN1_2_DI0_CNT_1145={\
        gui_name="DI0_CNT_DOWN_2":position=16:size=9:read_only=false\
      }\
      :bit_fields.B_IPU_DI0_SW_GEN1_2_DI0_CNT_1146={\
        gui_name="DI0_CNT_CLR_SEL_2":position=25:size=3:read_only=false\
      }\
      :bit_fields.B_IPU_DI0_SW_GEN1_2_DI0_CNT_1147={\
        gui_name="DI0_CNT_AUTO_RELOAD_2":position=28:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_DI0_SW_GEN1_2_DI0_CNT_1148={\
        gui_name="DI0_CNT_POLARITY_GEN_EN_2":position=29:size=2:read_only=false\
      }\
    }\
    :Register.G_IPU_DI0_SW_GEN1_3={\
      gui_name="DI0_SW_GEN1_3":start=0x2640038:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_DI0_SW_GEN1_3_DI0_CNT_UP_3={\
        gui_name="DI0_CNT_UP_3":position=0:size=9:read_only=false\
      }\
      :bit_fields.B_IPU_DI0_SW_GEN1_3_DI0_CNT_1149={\
        gui_name="DI0_CNT_POLARITY_CLR_SEL_3":position=9:size=3:read_only=false\
      }\
      :bit_fields.B_IPU_DI0_SW_GEN1_3_DI0_CNT_1150={\
        gui_name="DI0_CNT_POLARITY_TRIGGER_SEL_3":position=12:size=3:read_only=false\
      }\
      :bit_fields.B_IPU_DI0_SW_GEN1_3_DI0_CNT_1151={\
        gui_name="DI0_CNT_DOWN_3":position=16:size=9:read_only=false\
      }\
      :bit_fields.B_IPU_DI0_SW_GEN1_3_DI0_CNT_1152={\
        gui_name="DI0_CNT_CLR_SEL_3":position=25:size=3:read_only=false\
      }\
      :bit_fields.B_IPU_DI0_SW_GEN1_3_DI0_CNT_1153={\
        gui_name="DI0_CNT_AUTO_RELOAD_3":position=28:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_DI0_SW_GEN1_3_DI0_CNT_1154={\
        gui_name="DI0_CNT_POLARITY_GEN_EN_3":position=29:size=2:read_only=false\
      }\
    }\
    :Register.G_IPU_DI0_SW_GEN1_4={\
      gui_name="DI0_SW_GEN1_4":start=0x264003c:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_DI0_SW_GEN1_4_DI0_CNT_UP_4={\
        gui_name="DI0_CNT_UP_4":position=0:size=9:read_only=false\
      }\
      :bit_fields.B_IPU_DI0_SW_GEN1_4_DI0_CNT_1155={\
        gui_name="DI0_CNT_POLARITY_CLR_SEL_4":position=9:size=3:read_only=false\
      }\
      :bit_fields.B_IPU_DI0_SW_GEN1_4_DI0_CNT_1156={\
        gui_name="DI0_CNT_POLARITY_TRIGGER_SEL_4":position=12:size=3:read_only=false\
      }\
      :bit_fields.B_IPU_DI0_SW_GEN1_4_DI0_CNT_1157={\
        gui_name="DI0_CNT_DOWN_4":position=16:size=9:read_only=false\
      }\
      :bit_fields.B_IPU_DI0_SW_GEN1_4_DI0_CNT_1158={\
        gui_name="DI0_CNT_CLR_SEL_4":position=25:size=3:read_only=false\
      }\
      :bit_fields.B_IPU_DI0_SW_GEN1_4_DI0_CNT_1159={\
        gui_name="DI0_CNT_AUTO_RELOAD_4":position=28:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_DI0_SW_GEN1_4_DI0_CNT_1160={\
        gui_name="DI0_CNT_POLARITY_GEN_EN_4":position=29:size=2:read_only=false\
      }\
    }\
    :Register.G_IPU_DI0_SW_GEN1_5={\
      gui_name="DI0_SW_GEN1_5":start=0x2640040:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_DI0_SW_GEN1_5_DI0_CNT_UP_5={\
        gui_name="DI0_CNT_UP_5":position=0:size=9:read_only=false\
      }\
      :bit_fields.B_IPU_DI0_SW_GEN1_5_DI0_CNT_1161={\
        gui_name="DI0_CNT_POLARITY_CLR_SEL_5":position=9:size=3:read_only=false\
      }\
      :bit_fields.B_IPU_DI0_SW_GEN1_5_DI0_CNT_1162={\
        gui_name="DI0_CNT_POLARITY_TRIGGER_SEL_5":position=12:size=3:read_only=false\
      }\
      :bit_fields.B_IPU_DI0_SW_GEN1_5_DI0_CNT_1163={\
        gui_name="DI0_CNT_DOWN_5":position=16:size=9:read_only=false\
      }\
      :bit_fields.B_IPU_DI0_SW_GEN1_5_DI0_CNT_1164={\
        gui_name="DI0_CNT_CLR_SEL_5":position=25:size=3:read_only=false\
      }\
      :bit_fields.B_IPU_DI0_SW_GEN1_5_DI0_CNT_1165={\
        gui_name="DI0_CNT_AUTO_RELOAD_5":position=28:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_DI0_SW_GEN1_5_DI0_CNT_1166={\
        gui_name="DI0_CNT_POLARITY_GEN_EN_5":position=29:size=2:read_only=false\
      }\
    }\
    :Register.G_IPU_DI0_SW_GEN1_6={\
      gui_name="DI0_SW_GEN1_6":start=0x2640044:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_DI0_SW_GEN1_6_DI0_CNT_UP_6={\
        gui_name="DI0_CNT_UP_6":position=0:size=9:read_only=false\
      }\
      :bit_fields.B_IPU_DI0_SW_GEN1_6_DI0_CNT_1167={\
        gui_name="DI0_CNT_POLARITY_CLR_SEL_6":position=9:size=3:read_only=false\
      }\
      :bit_fields.B_IPU_DI0_SW_GEN1_6_DI0_CNT_1168={\
        gui_name="DI0_CNT_POLARITY_TRIGGER_SEL_6":position=12:size=3:read_only=false\
      }\
      :bit_fields.B_IPU_DI0_SW_GEN1_6_DI0_CNT_1169={\
        gui_name="DI0_CNT_DOWN_6":position=16:size=9:read_only=false\
      }\
      :bit_fields.B_IPU_DI0_SW_GEN1_6_DI0_CNT_1170={\
        gui_name="DI0_CNT_CLR_SEL_6":position=25:size=3:read_only=false\
      }\
      :bit_fields.B_IPU_DI0_SW_GEN1_6_DI0_CNT_1171={\
        gui_name="DI0_CNT_AUTO_RELOAD_6":position=28:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_DI0_SW_GEN1_6_DI0_CNT_1172={\
        gui_name="DI0_CNT_POLARITY_GEN_EN_6":position=29:size=2:read_only=false\
      }\
    }\
    :Register.G_IPU_DI0_SW_GEN1_7={\
      gui_name="DI0_SW_GEN1_7":start=0x2640048:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_DI0_SW_GEN1_7_DI0_CNT_UP_7={\
        gui_name="DI0_CNT_UP_7":position=0:size=9:read_only=false\
      }\
      :bit_fields.B_IPU_DI0_SW_GEN1_7_DI0_CNT_1173={\
        gui_name="DI0_CNT_POLARITY_CLR_SEL_7":position=9:size=3:read_only=false\
      }\
      :bit_fields.B_IPU_DI0_SW_GEN1_7_DI0_CNT_1174={\
        gui_name="DI0_CNT_POLARITY_TRIGGER_SEL_7":position=12:size=3:read_only=false\
      }\
      :bit_fields.B_IPU_DI0_SW_GEN1_7_DI0_CNT_1175={\
        gui_name="DI0_CNT_DOWN_7":position=16:size=9:read_only=false\
      }\
      :bit_fields.B_IPU_DI0_SW_GEN1_7_DI0_CNT_1176={\
        gui_name="DI0_CNT_CLR_SEL_7":position=25:size=3:read_only=false\
      }\
      :bit_fields.B_IPU_DI0_SW_GEN1_7_DI0_CNT_1177={\
        gui_name="DI0_CNT_AUTO_RELOAD_7":position=28:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_DI0_SW_GEN1_7_DI0_CNT_1178={\
        gui_name="DI0_CNT_POLARITY_GEN_EN_7":position=29:size=2:read_only=false\
      }\
    }\
    :Register.G_IPU_DI0_SW_GEN1_8={\
      gui_name="DI0_SW_GEN1_8":start=0x264004c:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_DI0_SW_GEN1_8_DI0_CNT_UP_8={\
        gui_name="DI0_CNT_UP_8":position=0:size=9:read_only=false\
      }\
      :bit_fields.B_IPU_DI0_SW_GEN1_8_DI0_CNT_1179={\
        gui_name="DI0_CNT_POLARITY_CLR_SEL_8":position=9:size=3:read_only=false\
      }\
      :bit_fields.B_IPU_DI0_SW_GEN1_8_DI0_CNT_1180={\
        gui_name="DI0_CNT_POLARITY_TRIGGER_SEL_8":position=12:size=3:read_only=false\
      }\
      :bit_fields.B_IPU_DI0_SW_GEN1_8_DI0_CNT_1181={\
        gui_name="DI0_CNT_DOWN_8":position=16:size=9:read_only=false\
      }\
      :bit_fields.B_IPU_DI0_SW_GEN1_8_DI0_CNT_1182={\
        gui_name="DI0_CNT_CLR_SEL_8":position=25:size=3:read_only=false\
      }\
      :bit_fields.B_IPU_DI0_SW_GEN1_8_DI0_CNT_1183={\
        gui_name="DI0_CNT_AUTO_RELOAD_8":position=28:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_DI0_SW_GEN1_8_DI0_CNT_1184={\
        gui_name="DI0_CNT_POLARITY_GEN_EN_8":position=29:size=2:read_only=false\
      }\
    }\
    :Register.G_IPU_DI0_SW_GEN1_9={\
      gui_name="DI0_SW_GEN1_9":start=0x2640050:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_DI0_SW_GEN1_9_DI0_CNT_UP_9={\
        gui_name="DI0_CNT_UP_9":position=0:size=9:read_only=false\
      }\
      :bit_fields.B_IPU_DI0_SW_GEN1_9_DI0_TAG_1185={\
        gui_name="DI0_TAG_SEL_9":position=15:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_DI0_SW_GEN1_9_DI0_CNT_1186={\
        gui_name="DI0_CNT_DOWN_9":position=16:size=9:read_only=false\
      }\
      :bit_fields.B_IPU_DI0_SW_GEN1_9_DI0_CNT_1187={\
        gui_name="DI0_CNT_CLR_SEL_9":position=25:size=3:read_only=false\
      }\
      :bit_fields.B_IPU_DI0_SW_GEN1_9_DI0_CNT_1188={\
        gui_name="DI0_CNT_AUTO_RELOAD_9":position=28:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_DI0_SW_GEN1_9_DI0_GENT1189={\
        gui_name="DI0_GENTIME_SEL_9":position=29:size=3:read_only=false\
      }\
    }\
    :Register.G_IPU_DI0_SYNC_AS_GEN={\
      gui_name="DI0_SYNC_AS_GEN":start=0x2640054:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_DI0_SYNC_AS_GEN_DI0_SY1190={\
        gui_name="DI0_SYNC_START":position=0:size=12:read_only=false\
      }\
      :bit_fields.B_IPU_DI0_SYNC_AS_GEN_DI0_VS1191={\
        gui_name="DI0_VSYNC_SEL":position=13:size=3:read_only=false\
      }\
      :bit_fields.B_IPU_DI0_SYNC_AS_GEN_DI0_SY1192={\
        gui_name="DI0_SYNC_START_EN":position=28:size=1:read_only=false\
      }\
    }\
    :Register.G_IPU_DI0_DW_GEN_I={\
      gui_name="DI0_DW_GEN_I":start=0x2640058:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_DI0_DW_GEN_I_DI0_PT_0_I={\
        gui_name="DI0_PT_0_I":position=0:size=2:read_only=false\
      }\
      :bit_fields.B_IPU_DI0_DW_GEN_I_DI0_PT_1_I={\
        gui_name="DI0_PT_1_I":position=2:size=2:read_only=false\
      }\
      :bit_fields.B_IPU_DI0_DW_GEN_I_DI0_PT_2_I={\
        gui_name="DI0_PT_2_I":position=4:size=2:read_only=false\
      }\
      :bit_fields.B_IPU_DI0_DW_GEN_I_DI0_PT_3_I={\
        gui_name="DI0_PT_3_I":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IPU_DI0_DW_GEN_I_DI0_PT_4_I={\
        gui_name="DI0_PT_4_I":position=8:size=2:read_only=false\
      }\
      :bit_fields.B_IPU_DI0_DW_GEN_I_DI0_PT_5_I={\
        gui_name="DI0_PT_5_I":position=10:size=2:read_only=false\
      }\
      :bit_fields.B_IPU_DI0_DW_GEN_I_DI0_PT_6_I={\
        gui_name="DI0_PT_6_I":position=12:size=2:read_only=false\
      }\
      :bit_fields.B_IPU_DI0_DW_GEN_I_DI0_CST_I={\
        gui_name="DI0_CST_I":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IPU_DI0_DW_GEN_I_DI0_COMPO1193={\
        gui_name="DI0_COMPONNENT_SIZE_I":position=16:size=8:read_only=false\
      }\
      :bit_fields.B_IPU_DI0_DW_GEN_I_DI0_ACCES1194={\
        gui_name="DI0_ACCESS_SIZE_I":position=24:size=8:read_only=false\
      }\
    }\
    :Register.G_IPU_DI0_DW_SET0_I={\
      gui_name="DI0_DW_SET0_I":start=0x2640088:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_DI0_DW_SET0_I_DI0_DATA1195={\
        gui_name="DI0_DATA_CNT_UP0_I":position=0:size=9:read_only=false\
      }\
      :bit_fields.B_IPU_DI0_DW_SET0_I_DI0_DATA1196={\
        gui_name="DI0_DATA_CNT_DOWN0_I":position=16:size=9:read_only=false\
      }\
    }\
    :Register.G_IPU_DI0_DW_SET1_I={\
      gui_name="DI0_DW_SET1_I":start=0x26400b8:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_DI0_DW_SET1_I_DI0_DATA1197={\
        gui_name="DI0_DATA_CNT_UP1_I":position=0:size=9:read_only=false\
      }\
      :bit_fields.B_IPU_DI0_DW_SET1_I_DI0_DATA1198={\
        gui_name="DI0_DATA_CNT_DOWN1_I":position=16:size=9:read_only=false\
      }\
    }\
    :Register.G_IPU_DI0_DW_SET2_I={\
      gui_name="DI0_DW_SET2_I":start=0x26400e8:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_DI0_DW_SET2_I_DI0_DATA1199={\
        gui_name="DI0_DATA_CNT_UP2_I":position=0:size=9:read_only=false\
      }\
      :bit_fields.B_IPU_DI0_DW_SET2_I_DI0_DATA1200={\
        gui_name="DI0_DATA_CNT_DOWN2_I":position=16:size=9:read_only=false\
      }\
    }\
    :Register.G_IPU_DI0_DW_SET3_I={\
      gui_name="DI0_DW_SET3_I":start=0x2640118:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_DI0_DW_SET3_I_DI0_DATA1201={\
        gui_name="DI0_DATA_CNT_UP3_I":position=0:size=9:read_only=false\
      }\
      :bit_fields.B_IPU_DI0_DW_SET3_I_DI0_DATA1202={\
        gui_name="DI0_DATA_CNT_DOWN3_I":position=16:size=9:read_only=false\
      }\
    }\
    :Register.G_IPU_DI0_STP_REP_I={\
      gui_name="DI0_STP_REP_I":start=0x2640148:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_DI0_STP_REP_I_DI0_STEP1203={\
        gui_name="DI0_STEP_REPEAT_2I_MINUS_1":position=0:size=12:read_only=false\
      }\
      :bit_fields.B_IPU_DI0_STP_REP_I_DI0_STEP1204={\
        gui_name="DI0_STEP_REPEAT_2I":position=16:size=12:read_only=false\
      }\
    }\
    :Register.G_IPU_DI0_STP_REP_9={\
      gui_name="DI0_STP_REP_9":start=0x2640158:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_DI0_STP_REP_9_DI0_STEP1205={\
        gui_name="DI0_STEP_REPEAT_9":position=0:size=12:read_only=false\
      }\
    }\
    :Register.G_IPU_DI0_SER_CONF={\
      gui_name="DI0_SER_CONF":start=0x264015c:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_DI0_SER_CONF_DI0_WAIT41206={\
        gui_name="DI0_WAIT4SERIAL":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_DI0_SER_CONF_DI0_SERIA1207={\
        gui_name="DI0_SERIAL_CS_POLARITY":position=1:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_DI0_SER_CONF_DI0_SERIA1208={\
        gui_name="DI0_SERIAL_RS_POLARITY":position=2:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_DI0_SER_CONF_DI0_SERIA1209={\
        gui_name="DI0_SERIAL_DATA_POLARITY":position=3:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_DI0_SER_CONF_DI0_SER_C1210={\
        gui_name="DI0_SER_CLK_POLARITY":position=4:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_DI0_SER_CONF_DI0_LLA_S1211={\
        gui_name="DI0_LLA_SER_ACCESS":position=5:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_DI0_SER_CONF_DI0_SERIA1212={\
        gui_name="DI0_SERIAL_LATCH":position=8:size=8:read_only=false\
      }\
      :bit_fields.B_IPU_DI0_SER_CONF_DI0_SERIA1213={\
        gui_name="DI0_SERIAL_LLA_PNTR_RS_W_0":position=16:size=4:read_only=false\
      }\
      :bit_fields.B_IPU_DI0_SER_CONF_DI0_SERIA1214={\
        gui_name="DI0_SERIAL_LLA_PNTR_RS_W_1":position=20:size=4:read_only=false\
      }\
      :bit_fields.B_IPU_DI0_SER_CONF_DI0_SERIA1215={\
        gui_name="DI0_SERIAL_LLA_PNTR_RS_R_0":position=24:size=4:read_only=false\
      }\
      :bit_fields.B_IPU_DI0_SER_CONF_DI0_SERIA1216={\
        gui_name="DI0_SERIAL_LLA_PNTR_RS_R_1":position=28:size=4:read_only=false\
      }\
    }\
    :Register.G_IPU_DI0_SSC={\
      gui_name="DI0_SSC":start=0x2640160:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_DI0_SSC_DI0_BYTE_EN_PNTR={\
        gui_name="DI0_BYTE_EN_PNTR":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IPU_DI0_SSC_DI0_BYTE_EN_RD_IN={\
        gui_name="DI0_BYTE_EN_RD_IN":position=3:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_DI0_SSC_DI0_WAIT_ON={\
        gui_name="DI0_WAIT_ON":position=5:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_DI0_SSC_DI0_CS_ERM={\
        gui_name="DI0_CS_ERM":position=16:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_DI0_SSC_DI0_PIN11_ERM={\
        gui_name="DI0_PIN11_ERM":position=17:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_DI0_SSC_DI0_PIN12_ERM={\
        gui_name="DI0_PIN12_ERM":position=18:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_DI0_SSC_DI0_PIN13_ERM={\
        gui_name="DI0_PIN13_ERM":position=19:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_DI0_SSC_DI0_PIN14_ERM={\
        gui_name="DI0_PIN14_ERM":position=20:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_DI0_SSC_DI0_PIN15_ERM={\
        gui_name="DI0_PIN15_ERM":position=21:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_DI0_SSC_DI0_PIN16_ERM={\
        gui_name="DI0_PIN16_ERM":position=22:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_DI0_SSC_DI0_PIN17_ERM={\
        gui_name="DI0_PIN17_ERM":position=23:size=1:read_only=false\
      }\
    }\
    :Register.G_IPU_DI0_POL={\
      gui_name="DI0_POL":start=0x2640164:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_DI0_POL_DI0_DRDY_POLARITY={\
        gui_name="DI0_DRDY_POLARITY":position=0:size=7:read_only=false\
      }\
      :bit_fields.B_IPU_DI0_POL_DI0_DRDY_DATA_1217={\
        gui_name="DI0_DRDY_DATA_POLARITY":position=7:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_DI0_POL_DI0_CS0_POLARITY={\
        gui_name="DI0_CS0_POLARITY":position=8:size=7:read_only=false\
      }\
      :bit_fields.B_IPU_DI0_POL_DI0_CS0_DATA_P1218={\
        gui_name="DI0_CS0_DATA_POLARITY":position=15:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_DI0_POL_DI0_CS1_POLARITY={\
        gui_name="DI0_CS1_POLARITY":position=16:size=7:read_only=false\
      }\
      :bit_fields.B_IPU_DI0_POL_DI0_CS1_DATA_P1219={\
        gui_name="DI0_CS1_DATA_POLARITY":position=23:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_DI0_POL_DI0_CS0_BYTE_E1220={\
        gui_name="DI0_CS0_BYTE_EN_POLARITY":position=24:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_DI0_POL_DI0_CS1_BYTE_E1221={\
        gui_name="DI0_CS1_BYTE_EN_POLARITY":position=25:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_DI0_POL_DI0_WAIT_POLARITY={\
        gui_name="DI0_WAIT_POLARITY":position=26:size=1:read_only=false\
      }\
    }\
    :Register.G_IPU_DI0_AW0={\
      gui_name="DI0_AW0":start=0x2640168:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_DI0_AW0_DI0_AW_HSTART={\
        gui_name="DI0_AW_HSTART":position=0:size=12:read_only=false\
      }\
      :bit_fields.B_IPU_DI0_AW0_DI0_AW_HCOUNT_SEL={\
        gui_name="DI0_AW_HCOUNT_SEL":position=12:size=4:read_only=false\
      }\
      :bit_fields.B_IPU_DI0_AW0_DI0_AW_HEND={\
        gui_name="DI0_AW_HEND":position=16:size=12:read_only=false\
      }\
      :bit_fields.B_IPU_DI0_AW0_DI0_AW_TRIG_SEL={\
        gui_name="DI0_AW_TRIG_SEL":position=28:size=4:read_only=false\
      }\
    }\
    :Register.G_IPU_DI0_AW1={\
      gui_name="DI0_AW1":start=0x264016c:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_DI0_AW1_DI0_AW_VSTART={\
        gui_name="DI0_AW_VSTART":position=0:size=12:read_only=false\
      }\
      :bit_fields.B_IPU_DI0_AW1_DI0_AW_VCOUNT_SEL={\
        gui_name="DI0_AW_VCOUNT_SEL":position=12:size=4:read_only=false\
      }\
      :bit_fields.B_IPU_DI0_AW1_DI0_AW_VEND={\
        gui_name="DI0_AW_VEND":position=16:size=12:read_only=false\
      }\
    }\
    :Register.G_IPU_DI0_SCR_CONF={\
      gui_name="DI0_SCR_CONF":start=0x2640170:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_DI0_SCR_CONF_DI0_SCREE1222={\
        gui_name="DI0_SCREEN_HEIGHT":position=0:size=12:read_only=false\
      }\
    }\
    :Register.G_IPU_DI0_STAT={\
      gui_name="DI0_STAT":start=0x2640174:length=4:\
      read_only=true:write_only=false\
      :bit_fields.B_IPU_DI0_STAT_DI0_READ_FIFO1223={\
        gui_name="DI0_READ_FIFO_EMPTY":position=0:size=1:read_only=true\
      }\
      :bit_fields.B_IPU_DI0_STAT_DI0_READ_FIFO1224={\
        gui_name="DI0_READ_FIFO_FULL":position=1:size=1:read_only=true\
      }\
      :bit_fields.B_IPU_DI0_STAT_DI0_READ_CNTR1225={\
        gui_name="DI0_READ_CNTR_EMPTY":position=2:size=1:read_only=true\
      }\
      :bit_fields.B_IPU_DI0_STAT_DI0_CNTR_FIFO1226={\
        gui_name="DI0_CNTR_FIFO_FULL":position=3:size=1:read_only=true\
      }\
    }\
    :Register.G_IPU_DI1_GENERAL={\
      gui_name="DI1_GENERAL":start=0x2648000:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_DI1_GENERAL_DI1_POLARI1227={\
        gui_name="DI1_POLARITY_I_1":position=0:size=8:read_only=false\
      }\
      :bit_fields.B_IPU_DI1_GENERAL_DI1_POLARI1228={\
        gui_name="DI1_POLARITY_CS0":position=8:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_DI1_GENERAL_DI1_POLARI1229={\
        gui_name="DI1_POLARITY_CS1":position=9:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_DI1_GENERAL_DI1_ERM_VS1230={\
        gui_name="DI1_ERM_VSYNC_SEL":position=10:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_DI1_GENERAL_DI1_ERR_TR1231={\
        gui_name="DI1_ERR_TREATMENT":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_DI1_GENERAL_DI1_SYNC_C1232={\
        gui_name="DI1_SYNC_COUNT_SEL":position=12:size=4:read_only=false\
      }\
      :bit_fields.B_IPU_DI1_GENERAL_DI1_POLARI1233={\
        gui_name="DI1_POLARITY_DISP_CLK":position=17:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_DI1_GENERAL_DI1_WATCHD1234={\
        gui_name="DI1_WATCHDOG_MODE":position=18:size=2:read_only=false\
      }\
      :bit_fields.B_IPU_DI1_GENERAL_DI1_CLK_EXT={\
        gui_name="DI1_CLK_EXT":position=20:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_DI1_GENERAL_DI1_VSYNC_EXT={\
        gui_name="DI1_VSYNC_EXT":position=21:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_DI1_GENERAL_DI1_MASK_SEL={\
        gui_name="DI1_MASK_SEL":position=22:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_DI1_GENERAL_DI1_DISP_C1235={\
        gui_name="DI1_DISP_CLOCK_INIT":position=23:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_DI1_GENERAL_DI1_CLOCK_1236={\
        gui_name="DI1_CLOCK_STOP_MODE":position=24:size=4:read_only=false\
      }\
      :bit_fields.B_IPU_DI1_GENERAL_DI1_DISP_Y_SEL={\
        gui_name="DI1_DISP_Y_SEL":position=28:size=3:read_only=false\
      }\
      :bit_fields.B_IPU_DI1_GENERAL_DI1_PIN8_P1237={\
        gui_name="DI1_PIN8_PIN15_SEL":position=31:size=1:read_only=false\
      }\
    }\
    :Register.G_IPU_DI1_BS_CLKGEN0={\
      gui_name="DI1_BS_CLKGEN0":start=0x2648004:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_DI1_BS_CLKGEN0_DI1_DIS1238={\
        gui_name="DI1_DISP_CLK_PERIOD":position=0:size=12:read_only=false\
      }\
      :bit_fields.B_IPU_DI1_BS_CLKGEN0_DI1_DIS1239={\
        gui_name="DI1_DISP_CLK_OFFSET":position=16:size=9:read_only=false\
      }\
    }\
    :Register.G_IPU_DI1_BS_CLKGEN1={\
      gui_name="DI1_BS_CLKGEN1":start=0x2648008:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_DI1_BS_CLKGEN1_DI1_DIS1240={\
        gui_name="DI1_DISP_CLK_UP":position=0:size=9:read_only=false\
      }\
      :bit_fields.B_IPU_DI1_BS_CLKGEN1_DI1_DIS1241={\
        gui_name="DI1_DISP_CLK_DOWN":position=16:size=9:read_only=false\
      }\
    }\
    :Register.G_IPU_DI1_SW_GEN0_1={\
      gui_name="DI1_SW_GEN0_1":start=0x264800c:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_DI1_SW_GEN0_1_DI1_OFFS1242={\
        gui_name="DI1_OFFSET_RESOLUTION_1":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IPU_DI1_SW_GEN0_1_DI1_OFFS1243={\
        gui_name="DI1_OFFSET_VALUE_1":position=3:size=12:read_only=false\
      }\
      :bit_fields.B_IPU_DI1_SW_GEN0_1_DI1_RUN_1244={\
        gui_name="DI1_RUN_RESOLUTION_1":position=16:size=3:read_only=false\
      }\
      :bit_fields.B_IPU_DI1_SW_GEN0_1_DI1_RUN_1245={\
        gui_name="DI1_RUN_VALUE_M1_1":position=19:size=12:read_only=false\
      }\
    }\
    :Register.G_IPU_DI1_SW_GEN0_2={\
      gui_name="DI1_SW_GEN0_2":start=0x2648010:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_DI1_SW_GEN0_2_DI1_OFFS1246={\
        gui_name="DI1_OFFSET_RESOLUTION_2":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IPU_DI1_SW_GEN0_2_DI1_OFFS1247={\
        gui_name="DI1_OFFSET_VALUE_2":position=3:size=12:read_only=false\
      }\
      :bit_fields.B_IPU_DI1_SW_GEN0_2_DI1_RUN_1248={\
        gui_name="DI1_RUN_RESOLUTION_2":position=16:size=3:read_only=false\
      }\
      :bit_fields.B_IPU_DI1_SW_GEN0_2_DI1_RUN_1249={\
        gui_name="DI1_RUN_VALUE_M1_2":position=19:size=12:read_only=false\
      }\
    }\
    :Register.G_IPU_DI1_SW_GEN0_3={\
      gui_name="DI1_SW_GEN0_3":start=0x2648014:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_DI1_SW_GEN0_3_DI1_OFFS1250={\
        gui_name="DI1_OFFSET_RESOLUTION_3":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IPU_DI1_SW_GEN0_3_DI1_OFFS1251={\
        gui_name="DI1_OFFSET_VALUE_3":position=3:size=12:read_only=false\
      }\
      :bit_fields.B_IPU_DI1_SW_GEN0_3_DI1_RUN_1252={\
        gui_name="DI1_RUN_RESOLUTION_3":position=16:size=3:read_only=false\
      }\
      :bit_fields.B_IPU_DI1_SW_GEN0_3_DI1_RUN_1253={\
        gui_name="DI1_RUN_VALUE_M1_3":position=19:size=12:read_only=false\
      }\
    }\
    :Register.G_IPU_DI1_SW_GEN0_4={\
      gui_name="DI1_SW_GEN0_4":start=0x2648018:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_DI1_SW_GEN0_4_DI1_OFFS1254={\
        gui_name="DI1_OFFSET_RESOLUTION_4":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IPU_DI1_SW_GEN0_4_DI1_OFFS1255={\
        gui_name="DI1_OFFSET_VALUE_4":position=3:size=12:read_only=false\
      }\
      :bit_fields.B_IPU_DI1_SW_GEN0_4_DI1_RUN_1256={\
        gui_name="DI1_RUN_RESOLUTION_4":position=16:size=3:read_only=false\
      }\
      :bit_fields.B_IPU_DI1_SW_GEN0_4_DI1_RUN_1257={\
        gui_name="DI1_RUN_VALUE_M1_4":position=19:size=12:read_only=false\
      }\
    }\
    :Register.G_IPU_DI1_SW_GEN0_5={\
      gui_name="DI1_SW_GEN0_5":start=0x264801c:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_DI1_SW_GEN0_5_DI1_OFFS1258={\
        gui_name="DI1_OFFSET_RESOLUTION_5":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IPU_DI1_SW_GEN0_5_DI1_OFFS1259={\
        gui_name="DI1_OFFSET_VALUE_5":position=3:size=12:read_only=false\
      }\
      :bit_fields.B_IPU_DI1_SW_GEN0_5_DI1_RUN_1260={\
        gui_name="DI1_RUN_RESOLUTION_5":position=16:size=3:read_only=false\
      }\
      :bit_fields.B_IPU_DI1_SW_GEN0_5_DI1_RUN_1261={\
        gui_name="DI1_RUN_VALUE_M1_5":position=19:size=12:read_only=false\
      }\
    }\
    :Register.G_IPU_DI1_SW_GEN0_6={\
      gui_name="DI1_SW_GEN0_6":start=0x2648020:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_DI1_SW_GEN0_6_DI1_OFFS1262={\
        gui_name="DI1_OFFSET_RESOLUTION_6":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IPU_DI1_SW_GEN0_6_DI1_OFFS1263={\
        gui_name="DI1_OFFSET_VALUE_6":position=3:size=12:read_only=false\
      }\
      :bit_fields.B_IPU_DI1_SW_GEN0_6_DI1_RUN_1264={\
        gui_name="DI1_RUN_RESOLUTION_6":position=16:size=3:read_only=false\
      }\
      :bit_fields.B_IPU_DI1_SW_GEN0_6_DI1_RUN_1265={\
        gui_name="DI1_RUN_VALUE_M1_6":position=19:size=12:read_only=false\
      }\
    }\
    :Register.G_IPU_DI1_SW_GEN0_7={\
      gui_name="DI1_SW_GEN0_7":start=0x2648024:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_DI1_SW_GEN0_7_DI1_OFFS1266={\
        gui_name="DI1_OFFSET_RESOLUTION_1":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IPU_DI1_SW_GEN0_7_DI1_OFFS1267={\
        gui_name="DI1_OFFSET_VALUE_7":position=3:size=12:read_only=false\
      }\
      :bit_fields.B_IPU_DI1_SW_GEN0_7_DI1_RUN_1268={\
        gui_name="DI1_RUN_RESOLUTION_7":position=16:size=3:read_only=false\
      }\
      :bit_fields.B_IPU_DI1_SW_GEN0_7_DI1_RUN_1269={\
        gui_name="DI1_RUN_VALUE_M1_7":position=19:size=12:read_only=false\
      }\
    }\
    :Register.G_IPU_DI1_SW_GEN0_8={\
      gui_name="DI1_SW_GEN0_8":start=0x2648028:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_DI1_SW_GEN0_8_DI1_OFFS1270={\
        gui_name="DI1_OFFSET_RESOLUTION_8":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IPU_DI1_SW_GEN0_8_DI1_OFFS1271={\
        gui_name="DI1_OFFSET_VALUE_8":position=3:size=12:read_only=false\
      }\
      :bit_fields.B_IPU_DI1_SW_GEN0_8_DI1_RUN_1272={\
        gui_name="DI1_RUN_RESOLUTION_8":position=16:size=3:read_only=false\
      }\
      :bit_fields.B_IPU_DI1_SW_GEN0_8_DI1_RUN_1273={\
        gui_name="DI1_RUN_VALUE_M1_8":position=19:size=12:read_only=false\
      }\
    }\
    :Register.G_IPU_DI1_SW_GEN0_9={\
      gui_name="DI1_SW_GEN0_9":start=0x264802c:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_DI1_SW_GEN0_9_DI1_OFFS1274={\
        gui_name="DI1_OFFSET_RESOLUTION_9":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IPU_DI1_SW_GEN0_9_DI1_OFFS1275={\
        gui_name="DI1_OFFSET_VALUE_9":position=3:size=12:read_only=false\
      }\
      :bit_fields.B_IPU_DI1_SW_GEN0_9_DI1_RUN_1276={\
        gui_name="DI1_RUN_RESOLUTION_9":position=16:size=3:read_only=false\
      }\
      :bit_fields.B_IPU_DI1_SW_GEN0_9_DI1_RUN_1277={\
        gui_name="DI1_RUN_VALUE_M1_9":position=19:size=12:read_only=false\
      }\
    }\
    :Register.G_IPU_DI1_SW_GEN1_1={\
      gui_name="DI1_SW_GEN1_1":start=0x2648030:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_DI1_SW_GEN1_1_DI1_CNT_UP_1={\
        gui_name="DI1_CNT_UP_1":position=0:size=9:read_only=false\
      }\
      :bit_fields.B_IPU_DI1_SW_GEN1_1_DI1_CNT_1278={\
        gui_name="DI1_CNT_POLARITY_CLR_SEL_1":position=9:size=3:read_only=false\
      }\
      :bit_fields.B_IPU_DI1_SW_GEN1_1_DI1_CNT_1279={\
        gui_name="DI1_CNT_POLARITY_TRIGGER_SEL_1":position=12:size=3:read_only=false\
      }\
      :bit_fields.B_IPU_DI1_SW_GEN1_1_DI1_CNT_1280={\
        gui_name="DI1_CNT_DOWN_1":position=16:size=9:read_only=false\
      }\
      :bit_fields.B_IPU_DI1_SW_GEN1_1_DI1_CNT_1281={\
        gui_name="DI1_CNT_CLR_SEL_1":position=25:size=3:read_only=false\
      }\
      :bit_fields.B_IPU_DI1_SW_GEN1_1_DI1_CNT_1282={\
        gui_name="DI1_CNT_AUTO_RELOAD_1":position=28:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_DI1_SW_GEN1_1_DI1_CNT_1283={\
        gui_name="DI1_CNT_POLARITY_GEN_EN_1":position=29:size=2:read_only=false\
      }\
    }\
    :Register.G_IPU_DI1_SW_GEN1_2={\
      gui_name="DI1_SW_GEN1_2":start=0x2648034:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_DI1_SW_GEN1_2_DI1_CNT_UP_2={\
        gui_name="DI1_CNT_UP_2":position=0:size=9:read_only=false\
      }\
      :bit_fields.B_IPU_DI1_SW_GEN1_2_DI1_CNT_1284={\
        gui_name="DI1_CNT_POLARITY_CLR_SEL_2":position=9:size=3:read_only=false\
      }\
      :bit_fields.B_IPU_DI1_SW_GEN1_2_DI1_CNT_1285={\
        gui_name="DI1_CNT_POLARITY_TRIGGER_SEL_2":position=12:size=3:read_only=false\
      }\
      :bit_fields.B_IPU_DI1_SW_GEN1_2_DI1_CNT_1286={\
        gui_name="DI1_CNT_DOWN_2":position=16:size=9:read_only=false\
      }\
      :bit_fields.B_IPU_DI1_SW_GEN1_2_DI1_CNT_1287={\
        gui_name="DI1_CNT_CLR_SEL_2":position=25:size=3:read_only=false\
      }\
      :bit_fields.B_IPU_DI1_SW_GEN1_2_DI1_CNT_1288={\
        gui_name="DI1_CNT_AUTO_RELOAD_2":position=28:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_DI1_SW_GEN1_2_DI1_CNT_1289={\
        gui_name="DI1_CNT_POLARITY_GEN_EN_2":position=29:size=2:read_only=false\
      }\
    }\
    :Register.G_IPU_DI1_SW_GEN1_3={\
      gui_name="DI1_SW_GEN1_3":start=0x2648038:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_DI1_SW_GEN1_3_DI1_CNT_UP_3={\
        gui_name="DI1_CNT_UP_3":position=0:size=9:read_only=false\
      }\
      :bit_fields.B_IPU_DI1_SW_GEN1_3_DI1_CNT_1290={\
        gui_name="DI1_CNT_POLARITY_CLR_SEL_3":position=9:size=3:read_only=false\
      }\
      :bit_fields.B_IPU_DI1_SW_GEN1_3_DI1_CNT_1291={\
        gui_name="DI1_CNT_POLARITY_TRIGGER_SEL_3":position=12:size=3:read_only=false\
      }\
      :bit_fields.B_IPU_DI1_SW_GEN1_3_DI1_CNT_1292={\
        gui_name="DI1_CNT_DOWN_3":position=16:size=9:read_only=false\
      }\
      :bit_fields.B_IPU_DI1_SW_GEN1_3_DI1_CNT_1293={\
        gui_name="DI1_CNT_CLR_SEL_3":position=25:size=3:read_only=false\
      }\
      :bit_fields.B_IPU_DI1_SW_GEN1_3_DI1_CNT_1294={\
        gui_name="DI1_CNT_AUTO_RELOAD_3":position=28:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_DI1_SW_GEN1_3_DI1_CNT_1295={\
        gui_name="DI1_CNT_POLARITY_GEN_EN_3":position=29:size=2:read_only=false\
      }\
    }\
    :Register.G_IPU_DI1_SW_GEN1_4={\
      gui_name="DI1_SW_GEN1_4":start=0x264803c:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_DI1_SW_GEN1_4_DI1_CNT_UP_4={\
        gui_name="DI1_CNT_UP_4":position=0:size=9:read_only=false\
      }\
      :bit_fields.B_IPU_DI1_SW_GEN1_4_DI1_CNT_1296={\
        gui_name="DI1_CNT_POLARITY_CLR_SEL_4":position=9:size=3:read_only=false\
      }\
      :bit_fields.B_IPU_DI1_SW_GEN1_4_DI1_CNT_1297={\
        gui_name="DI1_CNT_POLARITY_TRIGGER_SEL_4":position=12:size=3:read_only=false\
      }\
      :bit_fields.B_IPU_DI1_SW_GEN1_4_DI1_CNT_1298={\
        gui_name="DI1_CNT_DOWN_4":position=16:size=9:read_only=false\
      }\
      :bit_fields.B_IPU_DI1_SW_GEN1_4_DI1_CNT_1299={\
        gui_name="DI1_CNT_CLR_SEL_4":position=25:size=3:read_only=false\
      }\
      :bit_fields.B_IPU_DI1_SW_GEN1_4_DI1_CNT_1300={\
        gui_name="DI1_CNT_AUTO_RELOAD_4":position=28:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_DI1_SW_GEN1_4_DI1_CNT_1301={\
        gui_name="DI1_CNT_POLARITY_GEN_EN_4":position=29:size=2:read_only=false\
      }\
    }\
    :Register.G_IPU_DI1_SW_GEN1_5={\
      gui_name="DI1_SW_GEN1_5":start=0x2648040:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_DI1_SW_GEN1_5_DI1_CNT_UP_5={\
        gui_name="DI1_CNT_UP_5":position=0:size=9:read_only=false\
      }\
      :bit_fields.B_IPU_DI1_SW_GEN1_5_DI1_CNT_1302={\
        gui_name="DI1_CNT_POLARITY_CLR_SEL_5":position=9:size=3:read_only=false\
      }\
      :bit_fields.B_IPU_DI1_SW_GEN1_5_DI1_CNT_1303={\
        gui_name="DI1_CNT_POLARITY_TRIGGER_SEL_5":position=12:size=3:read_only=false\
      }\
      :bit_fields.B_IPU_DI1_SW_GEN1_5_DI1_CNT_1304={\
        gui_name="DI1_CNT_DOWN_5":position=16:size=9:read_only=false\
      }\
      :bit_fields.B_IPU_DI1_SW_GEN1_5_DI1_CNT_1305={\
        gui_name="DI1_CNT_CLR_SEL_5":position=25:size=3:read_only=false\
      }\
      :bit_fields.B_IPU_DI1_SW_GEN1_5_DI1_CNT_1306={\
        gui_name="DI1_CNT_AUTO_RELOAD_5":position=28:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_DI1_SW_GEN1_5_DI1_CNT_1307={\
        gui_name="DI1_CNT_POLARITY_GEN_EN_5":position=29:size=2:read_only=false\
      }\
    }\
    :Register.G_IPU_DI1_SW_GEN1_6={\
      gui_name="DI1_SW_GEN1_6":start=0x2648044:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_DI1_SW_GEN1_6_DI1_CNT_UP_6={\
        gui_name="DI1_CNT_UP_6":position=0:size=9:read_only=false\
      }\
      :bit_fields.B_IPU_DI1_SW_GEN1_6_DI1_CNT_1308={\
        gui_name="DI1_CNT_POLARITY_CLR_SEL_6":position=9:size=3:read_only=false\
      }\
      :bit_fields.B_IPU_DI1_SW_GEN1_6_DI1_CNT_1309={\
        gui_name="DI1_CNT_POLARITY_TRIGGER_SEL_6":position=12:size=3:read_only=false\
      }\
      :bit_fields.B_IPU_DI1_SW_GEN1_6_DI1_CNT_1310={\
        gui_name="DI1_CNT_DOWN_6":position=16:size=9:read_only=false\
      }\
      :bit_fields.B_IPU_DI1_SW_GEN1_6_DI1_CNT_1311={\
        gui_name="DI1_CNT_CLR_SEL_6":position=25:size=3:read_only=false\
      }\
      :bit_fields.B_IPU_DI1_SW_GEN1_6_DI1_CNT_1312={\
        gui_name="DI1_CNT_AUTO_RELOAD_6":position=28:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_DI1_SW_GEN1_6_DI1_CNT_1313={\
        gui_name="DI1_CNT_POLARITY_GEN_EN_6":position=29:size=2:read_only=false\
      }\
    }\
    :Register.G_IPU_DI1_SW_GEN1_7={\
      gui_name="DI1_SW_GEN1_7":start=0x2648048:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_DI1_SW_GEN1_7_DI1_CNT_UP_7={\
        gui_name="DI1_CNT_UP_7":position=0:size=9:read_only=false\
      }\
      :bit_fields.B_IPU_DI1_SW_GEN1_7_DI1_CNT_1314={\
        gui_name="DI1_CNT_POLARITY_CLR_SEL_7":position=9:size=3:read_only=false\
      }\
      :bit_fields.B_IPU_DI1_SW_GEN1_7_DI1_CNT_1315={\
        gui_name="DI1_CNT_POLARITY_TRIGGER_SEL_7":position=12:size=3:read_only=false\
      }\
      :bit_fields.B_IPU_DI1_SW_GEN1_7_DI1_CNT_1316={\
        gui_name="DI1_CNT_DOWN_7":position=16:size=9:read_only=false\
      }\
      :bit_fields.B_IPU_DI1_SW_GEN1_7_DI1_CNT_1317={\
        gui_name="DI1_CNT_CLR_SEL_7":position=25:size=3:read_only=false\
      }\
      :bit_fields.B_IPU_DI1_SW_GEN1_7_DI1_CNT_1318={\
        gui_name="DI1_CNT_AUTO_RELOAD_7":position=28:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_DI1_SW_GEN1_7_DI1_CNT_1319={\
        gui_name="DI1_CNT_POLARITY_GEN_EN_7":position=29:size=2:read_only=false\
      }\
    }\
    :Register.G_IPU_DI1_SW_GEN1_8={\
      gui_name="DI1_SW_GEN1_8":start=0x264804c:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_DI1_SW_GEN1_8_DI1_CNT_UP_8={\
        gui_name="DI1_CNT_UP_8":position=0:size=9:read_only=false\
      }\
      :bit_fields.B_IPU_DI1_SW_GEN1_8_DI1_CNT_1320={\
        gui_name="DI1_CNT_POLARITY_CLR_SEL_8":position=9:size=3:read_only=false\
      }\
      :bit_fields.B_IPU_DI1_SW_GEN1_8_DI1_CNT_1321={\
        gui_name="DI1_CNT_POLARITY_TRIGGER_SEL_8":position=12:size=3:read_only=false\
      }\
      :bit_fields.B_IPU_DI1_SW_GEN1_8_DI1_CNT_1322={\
        gui_name="DI1_CNT_DOWN_8":position=16:size=9:read_only=false\
      }\
      :bit_fields.B_IPU_DI1_SW_GEN1_8_DI1_CNT_1323={\
        gui_name="DI1_CNT_CLR_SEL_8":position=25:size=3:read_only=false\
      }\
      :bit_fields.B_IPU_DI1_SW_GEN1_8_DI1_CNT_1324={\
        gui_name="DI1_CNT_AUTO_RELOAD_8":position=28:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_DI1_SW_GEN1_8_DI1_CNT_1325={\
        gui_name="DI1_CNT_POLARITY_GEN_EN_8":position=29:size=2:read_only=false\
      }\
    }\
    :Register.G_IPU_DI1_SW_GEN1_9={\
      gui_name="DI1_SW_GEN1_9":start=0x2648050:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_DI1_SW_GEN1_9_DI1_CNT_UP_9={\
        gui_name="DI1_CNT_UP_9":position=0:size=9:read_only=false\
      }\
      :bit_fields.B_IPU_DI1_SW_GEN1_9_DI1_TAG_1326={\
        gui_name="DI1_TAG_SEL_9":position=15:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_DI1_SW_GEN1_9_DI1_CNT_1327={\
        gui_name="DI1_CNT_DOWN_9":position=16:size=9:read_only=false\
      }\
      :bit_fields.B_IPU_DI1_SW_GEN1_9_DI1_CNT_1328={\
        gui_name="DI1_CNT_CLR_SEL_9":position=25:size=3:read_only=false\
      }\
      :bit_fields.B_IPU_DI1_SW_GEN1_9_DI1_CNT_1329={\
        gui_name="DI1_CNT_AUTO_RELOAD_9":position=28:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_DI1_SW_GEN1_9_DI1_GENT1330={\
        gui_name="DI1_GENTIME_SEL_9":position=29:size=3:read_only=false\
      }\
    }\
    :Register.G_IPU_DI1_SYNC_AS_GEN={\
      gui_name="DI1_SYNC_AS_GEN":start=0x2648054:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_DI1_SYNC_AS_GEN_DI1_SY1331={\
        gui_name="DI1_SYNC_START":position=0:size=12:read_only=false\
      }\
      :bit_fields.B_IPU_DI1_SYNC_AS_GEN_DI1_VS1332={\
        gui_name="DI1_VSYNC_SEL":position=13:size=3:read_only=false\
      }\
      :bit_fields.B_IPU_DI1_SYNC_AS_GEN_DI1_SY1333={\
        gui_name="DI1_SYNC_START_EN":position=28:size=1:read_only=false\
      }\
    }\
    :Register.G_IPU_DI1_DW_GEN_I={\
      gui_name="DI1_DW_GEN_I":start=0x2648058:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_DI1_DW_GEN_I_DI1_PT_0_I={\
        gui_name="DI1_PT_0_I":position=0:size=2:read_only=false\
      }\
      :bit_fields.B_IPU_DI1_DW_GEN_I_DI1_PT_1_I={\
        gui_name="DI1_PT_1_I":position=2:size=2:read_only=false\
      }\
      :bit_fields.B_IPU_DI1_DW_GEN_I_DI1_PT_2_I={\
        gui_name="DI1_PT_2_I":position=4:size=2:read_only=false\
      }\
      :bit_fields.B_IPU_DI1_DW_GEN_I_DI1_PT_3_I={\
        gui_name="DI1_PT_3_I":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IPU_DI1_DW_GEN_I_DI1_PT_4_I={\
        gui_name="DI1_PT_4_I":position=8:size=2:read_only=false\
      }\
      :bit_fields.B_IPU_DI1_DW_GEN_I_DI1_PT_5_I={\
        gui_name="DI1_PT_5_I":position=10:size=2:read_only=false\
      }\
      :bit_fields.B_IPU_DI1_DW_GEN_I_DI1_PT_6_I={\
        gui_name="DI1_PT_6_I":position=12:size=2:read_only=false\
      }\
      :bit_fields.B_IPU_DI1_DW_GEN_I_DI1_CST_I={\
        gui_name="DI1_CST_I":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IPU_DI1_DW_GEN_I_DI1_COMPO1334={\
        gui_name="DI1_COMPONNENT_SIZE_I":position=16:size=8:read_only=false\
      }\
      :bit_fields.B_IPU_DI1_DW_GEN_I_DI1_ACCES1335={\
        gui_name="DI1_ACCESS_SIZE_I":position=24:size=8:read_only=false\
      }\
    }\
    :Register.G_IPU_DI1_DW_SET0_I={\
      gui_name="DI1_DW_SET0_I":start=0x2648088:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_DI1_DW_SET0_I_DI1_DATA1336={\
        gui_name="DI1_DATA_CNT_UP0_I":position=0:size=9:read_only=false\
      }\
      :bit_fields.B_IPU_DI1_DW_SET0_I_DI1_DATA1337={\
        gui_name="DI1_DATA_CNT_DOWN0_I":position=16:size=9:read_only=false\
      }\
    }\
    :Register.G_IPU_DI1_DW_SET1_I={\
      gui_name="DI1_DW_SET1_I":start=0x26480b8:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_DI1_DW_SET1_I_DI1_DATA1338={\
        gui_name="DI1_DATA_CNT_UP1_I":position=0:size=9:read_only=false\
      }\
      :bit_fields.B_IPU_DI1_DW_SET1_I_DI1_DATA1339={\
        gui_name="DI1_DATA_CNT_DOWN1_I":position=16:size=9:read_only=false\
      }\
    }\
    :Register.G_IPU_DI1_DW_SET2_I={\
      gui_name="DI1_DW_SET2_I":start=0x26480e8:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_DI1_DW_SET2_I_DI1_DATA1340={\
        gui_name="DI1_DATA_CNT_UP2_I":position=0:size=9:read_only=false\
      }\
      :bit_fields.B_IPU_DI1_DW_SET2_I_DI1_DATA1341={\
        gui_name="DI1_DATA_CNT_DOWN2_I":position=16:size=9:read_only=false\
      }\
    }\
    :Register.G_IPU_DI1_DW_SET3_I={\
      gui_name="DI1_DW_SET3_I":start=0x2648118:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_DI1_DW_SET3_I_DI1_DATA1342={\
        gui_name="DI1_DATA_CNT_UP3_I":position=0:size=9:read_only=false\
      }\
      :bit_fields.B_IPU_DI1_DW_SET3_I_DI1_DATA1343={\
        gui_name="DI1_DATA_CNT_DOWN3_I":position=16:size=9:read_only=false\
      }\
    }\
    :Register.G_IPU_D1_STP_REP_I={\
      gui_name="D1_STP_REP_I":start=0x2648148:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_D1_STP_REP_I_DI1_STEP_1344={\
        gui_name="DI1_STEP_REPEAT_2I_MINUS_1":position=0:size=12:read_only=false\
      }\
      :bit_fields.B_IPU_D1_STP_REP_I_DI1_STEP_1345={\
        gui_name="DI1_STEP_REPEAT_2I":position=16:size=12:read_only=false\
      }\
    }\
    :Register.G_IPU_DI1_STP_REP_9={\
      gui_name="DI1_STP_REP_9":start=0x2648158:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_DI1_STP_REP_9_DI1_STEP1346={\
        gui_name="DI1_STEP_REPEAT_9":position=0:size=12:read_only=false\
      }\
    }\
    :Register.G_IPU_DI1_SER_CONF={\
      gui_name="DI1_SER_CONF":start=0x264815c:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_DI1_SER_CONF_DI1_WAIT41347={\
        gui_name="DI1_WAIT4SERIAL":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_DI1_SER_CONF_DI1_SERIA1348={\
        gui_name="DI1_SERIAL_CS_POLARITY":position=1:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_DI1_SER_CONF_DI1_SERIA1349={\
        gui_name="DI1_SERIAL_RS_POLARITY":position=2:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_DI1_SER_CONF_DI1_SERIA1350={\
        gui_name="DI1_SERIAL_DATA_POLARITY":position=3:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_DI1_SER_CONF_DI1_SER_C1351={\
        gui_name="DI1_SER_CLK_POLARITY":position=4:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_DI1_SER_CONF_DI1_LLA_S1352={\
        gui_name="DI1_LLA_SER_ACCESS":position=5:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_DI1_SER_CONF_DI1_SERIA1353={\
        gui_name="DI1_SERIAL_LATCH":position=8:size=8:read_only=false\
      }\
      :bit_fields.B_IPU_DI1_SER_CONF_DI1_SERIA1354={\
        gui_name="DI1_SERIAL_LLA_PNTR_RS_W_0":position=16:size=4:read_only=false\
      }\
      :bit_fields.B_IPU_DI1_SER_CONF_DI1_SERIA1355={\
        gui_name="DI1_SERIAL_LLA_PNTR_RS_W_1":position=20:size=4:read_only=false\
      }\
      :bit_fields.B_IPU_DI1_SER_CONF_DI1_SERIA1356={\
        gui_name="DI1_SERIAL_LLA_PNTR_RS_R_0":position=24:size=4:read_only=false\
      }\
      :bit_fields.B_IPU_DI1_SER_CONF_DI1_SERIA1357={\
        gui_name="DI1_SERIAL_LLA_PNTR_RS_R_1":position=28:size=4:read_only=false\
      }\
    }\
    :Register.G_IPU_DI1_SSC={\
      gui_name="DI1_SSC":start=0x2648160:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_DI1_SSC_DI1_BYTE_EN_PNTR={\
        gui_name="DI1_BYTE_EN_PNTR":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IPU_DI1_SSC_DI1_BYTE_EN_RD_IN={\
        gui_name="DI1_BYTE_EN_RD_IN":position=3:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_DI1_SSC_DI1_BYTE_EN_PO1358={\
        gui_name="DI1_BYTE_EN_POLARITY":position=4:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_DI1_SSC_DI1_WAIT_ON={\
        gui_name="DI1_WAIT_ON":position=5:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_DI1_SSC_DI1_CS_ERM={\
        gui_name="DI1_CS_ERM":position=16:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_DI1_SSC_DI1_PIN11_ERM={\
        gui_name="DI1_PIN11_ERM":position=17:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_DI1_SSC_DI1_PIN12_ERM={\
        gui_name="DI1_PIN12_ERM":position=18:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_DI1_SSC_DI1_PIN13_ERM={\
        gui_name="DI1_PIN13_ERM":position=19:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_DI1_SSC_DI1_PIN14_ERM={\
        gui_name="DI1_PIN14_ERM":position=20:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_DI1_SSC_DI1_PIN15_ERM={\
        gui_name="DI1_PIN15_ERM":position=21:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_DI1_SSC_DI1_PIN16_ERM={\
        gui_name="DI1_PIN16_ERM":position=22:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_DI1_SSC_DI1_PIN17_ERM={\
        gui_name="DI1_PIN17_ERM":position=23:size=1:read_only=false\
      }\
    }\
    :Register.G_IPU_DI1_POL={\
      gui_name="DI1_POL":start=0x2648164:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_DI1_POL_DI1_DRDY_POLARITY={\
        gui_name="DI1_DRDY_POLARITY":position=0:size=7:read_only=false\
      }\
      :bit_fields.B_IPU_DI1_POL_DI1_DRDY_DATA_1359={\
        gui_name="DI1_DRDY_DATA_POLARITY":position=7:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_DI1_POL_DI1_CS0_POLARITY={\
        gui_name="DI1_CS0_POLARITY":position=8:size=7:read_only=false\
      }\
      :bit_fields.B_IPU_DI1_POL_DI1_CS0_DATA_P1360={\
        gui_name="DI1_CS0_DATA_POLARITY":position=15:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_DI1_POL_DI1_CS1_POLARITY={\
        gui_name="DI1_CS1_POLARITY":position=16:size=7:read_only=false\
      }\
      :bit_fields.B_IPU_DI1_POL_DI1_CS1_DATA_P1361={\
        gui_name="DI1_CS1_DATA_POLARITY":position=23:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_DI1_POL_DI1_CS0_BYTE_E1362={\
        gui_name="DI1_CS0_BYTE_EN_POLARITY":position=24:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_DI1_POL_DI1_CS1_BYTE_E1363={\
        gui_name="DI1_CS1_BYTE_EN_POLARITY":position=25:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_DI1_POL_DI1_WAIT_POLARITY={\
        gui_name="DI1_WAIT_POLARITY":position=26:size=1:read_only=false\
      }\
    }\
    :Register.G_IPU_DI1_AW0={\
      gui_name="DI1_AW0":start=0x2648168:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_DI1_AW0_DI1_AW_HSTART={\
        gui_name="DI1_AW_HSTART":position=0:size=12:read_only=false\
      }\
      :bit_fields.B_IPU_DI1_AW0_DI1_AW_HCOUNT_SEL={\
        gui_name="DI1_AW_HCOUNT_SEL":position=12:size=4:read_only=false\
      }\
      :bit_fields.B_IPU_DI1_AW0_DI1_AW_HEND={\
        gui_name="DI1_AW_HEND":position=16:size=12:read_only=false\
      }\
      :bit_fields.B_IPU_DI1_AW0_DI1_AW_TRIG_SEL={\
        gui_name="DI1_AW_TRIG_SEL":position=28:size=4:read_only=false\
      }\
    }\
    :Register.G_IPU_DI1_AW1={\
      gui_name="DI1_AW1":start=0x264816c:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_DI1_AW1_DI1_AW_VSTART={\
        gui_name="DI1_AW_VSTART":position=0:size=12:read_only=false\
      }\
      :bit_fields.B_IPU_DI1_AW1_DI1_AW_VCOUNT_SEL={\
        gui_name="DI1_AW_VCOUNT_SEL":position=12:size=4:read_only=false\
      }\
      :bit_fields.B_IPU_DI1_AW1_DI1_AW_VEND={\
        gui_name="DI1_AW_VEND":position=16:size=12:read_only=false\
      }\
    }\
    :Register.G_IPU_DI1_SCR_CONF={\
      gui_name="DI1_SCR_CONF":start=0x2648170:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_DI1_SCR_CONF_DI1_SCREE1364={\
        gui_name="DI1_SCREEN_HEIGHT":position=0:size=12:read_only=false\
      }\
    }\
    :Register.G_IPU_DI1_STAT={\
      gui_name="DI1_STAT":start=0x2648174:length=4:\
      read_only=true:write_only=false\
      :bit_fields.B_IPU_DI1_STAT_DI1_READ_FIFO1365={\
        gui_name="DI1_READ_FIFO_EMPTY":position=0:size=1:read_only=true\
      }\
      :bit_fields.B_IPU_DI1_STAT_DI1_READ_FIFO1366={\
        gui_name="DI1_READ_FIFO_FULL":position=1:size=1:read_only=true\
      }\
      :bit_fields.B_IPU_DI1_STAT_DI1_CNTR_FIFO1367={\
        gui_name="DI1_CNTR_FIFO_EMPTY":position=2:size=1:read_only=true\
      }\
      :bit_fields.B_IPU_DI1_STAT_DI1_CNTR_FIFO1368={\
        gui_name="DI1_CNTR_FIFO_FULL":position=3:size=1:read_only=true\
      }\
    }\
    :Register.G_IPU_SMFC_MAP={\
      gui_name="SMFC_MAP":start=0x2650000:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_SMFC_MAP_MAP_CH0={\
        gui_name="MAP_CH0":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IPU_SMFC_MAP_MAP_CH1={\
        gui_name="MAP_CH1":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IPU_SMFC_MAP_MAP_CH2={\
        gui_name="MAP_CH2":position=6:size=3:read_only=false\
      }\
      :bit_fields.B_IPU_SMFC_MAP_MAP_CH3={\
        gui_name="MAP_CH3":position=9:size=3:read_only=false\
      }\
    }\
    :Register.G_IPU_SMFC_WMC={\
      gui_name="SMFC_WMC":start=0x2650004:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_SMFC_WMC_WM0_SET={\
        gui_name="WM0_SET":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IPU_SMFC_WMC_WM0_CLR={\
        gui_name="WM0_CLR":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IPU_SMFC_WMC_WM1_SET={\
        gui_name="WM1_SET":position=6:size=3:read_only=false\
      }\
      :bit_fields.B_IPU_SMFC_WMC_WM1_CLR={\
        gui_name="WM1_CLR":position=9:size=3:read_only=false\
      }\
      :bit_fields.B_IPU_SMFC_WMC_WM2_SET={\
        gui_name="WM2_SET":position=16:size=3:read_only=false\
      }\
      :bit_fields.B_IPU_SMFC_WMC_WM2_CLR={\
        gui_name="WM2_CLR":position=19:size=3:read_only=false\
      }\
      :bit_fields.B_IPU_SMFC_WMC_WM3_SET={\
        gui_name="WM3_SET":position=22:size=3:read_only=false\
      }\
      :bit_fields.B_IPU_SMFC_WMC_WM3_CLR={\
        gui_name="WM3_CLR":position=25:size=3:read_only=false\
      }\
    }\
    :Register.G_IPU_SMFC_BS={\
      gui_name="SMFC_BS":start=0x2650008:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_SMFC_BS_BURST0_SIZE={\
        gui_name="BURST0_SIZE":position=0:size=4:read_only=false\
      }\
      :bit_fields.B_IPU_SMFC_BS_BURST1_SIZE={\
        gui_name="BURST1_SIZE":position=4:size=4:read_only=false\
      }\
      :bit_fields.B_IPU_SMFC_BS_BURST2_SIZE={\
        gui_name="BURST2_SIZE":position=8:size=4:read_only=false\
      }\
      :bit_fields.B_IPU_SMFC_BS_BURST3_SIZE={\
        gui_name="BURST3_SIZE":position=12:size=4:read_only=false\
      }\
    }\
    :Register.G_IPU_DC_READ_CH_CONF={\
      gui_name="DC_READ_CH_CONF":start=0x2658000:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_DC_READ_CH_CONF_RD_CHA1369={\
        gui_name="RD_CHANNEL_EN":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_DC_READ_CH_CONF_PROG_D1370={\
        gui_name="PROG_DI_ID_0":position=1:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_DC_READ_CH_CONF_PROG_D1371={\
        gui_name="PROG_DISP_ID_0":position=2:size=2:read_only=false\
      }\
      :bit_fields.B_IPU_DC_READ_CH_CONF_W_SIZE_0={\
        gui_name="W_SIZE_0":position=4:size=2:read_only=false\
      }\
      :bit_fields.B_IPU_DC_READ_CH_CONF_CHAN_M1372={\
        gui_name="CHAN_MASK_DEFAULT_0":position=6:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_DC_READ_CH_CONF_CS_ID_0={\
        gui_name="CS_ID_0":position=8:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_DC_READ_CH_CONF_CS_ID_1={\
        gui_name="CS_ID_1":position=9:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_DC_READ_CH_CONF_CS_ID_2={\
        gui_name="CS_ID_2":position=10:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_DC_READ_CH_CONF_CS_ID_3={\
        gui_name="CS_ID_3":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_DC_READ_CH_CONF_TIME_O1373={\
        gui_name="TIME_OUT_VALUE":position=16:size=16:read_only=false\
      }\
    }\
    :Register.G_IPU_DC_READ_SH_ADDR={\
      gui_name="DC_READ_SH_ADDR":start=0x2658004:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_DC_READ_SH_ADDR_ST_ADDR_0={\
        gui_name="ST_ADDR_0":position=0:size=29:read_only=false\
      }\
    }\
    :Register.G_IPU_DC_RL0_CH_0={\
      gui_name="DC_RL0_CH_0":start=0x2658008:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_DC_RL0_CH_0_COD_NF_PRI1374={\
        gui_name="COD_NF_PRIORITY_CHAN_0":position=0:size=4:read_only=false\
      }\
      :bit_fields.B_IPU_DC_RL0_CH_0_COD_NF_STA1375={\
        gui_name="COD_NF_START_CHAN_0":position=8:size=8:read_only=false\
      }\
      :bit_fields.B_IPU_DC_RL0_CH_0_COD_NL_PRI1376={\
        gui_name="COD_NL_PRIORITY_CHAN_0":position=16:size=4:read_only=false\
      }\
      :bit_fields.B_IPU_DC_RL0_CH_0_COD_NL_STA1377={\
        gui_name="COD_NL_START_CHAN_0":position=24:size=8:read_only=false\
      }\
    }\
    :Register.G_IPU_DC_RL1_CH_0={\
      gui_name="DC_RL1_CH_0":start=0x265800c:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_DC_RL1_CH_0_COD_EOF_PR1378={\
        gui_name="COD_EOF_PRIORITY_CHAN_0":position=0:size=4:read_only=false\
      }\
      :bit_fields.B_IPU_DC_RL1_CH_0_COD_EOF_ST1379={\
        gui_name="COD_EOF_START_CHAN_0":position=8:size=8:read_only=false\
      }\
      :bit_fields.B_IPU_DC_RL1_CH_0_COD_NFIELD1380={\
        gui_name="COD_NFIELD_PRIORITY_CHAN_0":position=16:size=4:read_only=false\
      }\
      :bit_fields.B_IPU_DC_RL1_CH_0_COD_NFIELD1381={\
        gui_name="COD_NFIELD_START_CHAN_0":position=24:size=8:read_only=false\
      }\
    }\
    :Register.G_IPU_DC_RL2_CH_0={\
      gui_name="DC_RL2_CH_0":start=0x2658010:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_DC_RL2_CH_0_COD_EOL_PR1382={\
        gui_name="COD_EOL_PRIORITY_CHAN_0":position=0:size=4:read_only=false\
      }\
      :bit_fields.B_IPU_DC_RL2_CH_0_COD_EOL_ST1383={\
        gui_name="COD_EOL_START_CHAN_0":position=8:size=8:read_only=false\
      }\
      :bit_fields.B_IPU_DC_RL2_CH_0_COD_EOFIEL1384={\
        gui_name="COD_EOFIELD_PRIORITY_CHAN_0":position=16:size=4:read_only=false\
      }\
      :bit_fields.B_IPU_DC_RL2_CH_0_COD_EOFIEL1385={\
        gui_name="COD_EOFIELD_START_CHAN_0":position=24:size=8:read_only=false\
      }\
    }\
    :Register.G_IPU_DC_RL3_CH_0={\
      gui_name="DC_RL3_CH_0":start=0x2658014:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_DC_RL3_CH_0_COD_NEW_AD1386={\
        gui_name="COD_NEW_ADDR_PRIORITY_CHAN_0":position=0:size=4:read_only=false\
      }\
      :bit_fields.B_IPU_DC_RL3_CH_0_COD_NEW_AD1387={\
        gui_name="COD_NEW_ADDR_START_CHAN_0":position=8:size=8:read_only=false\
      }\
      :bit_fields.B_IPU_DC_RL3_CH_0_COD_NEW_CH1388={\
        gui_name="COD_NEW_CHAN_PRIORITY_CHAN_0":position=16:size=4:read_only=false\
      }\
      :bit_fields.B_IPU_DC_RL3_CH_0_COD_NEW_CH1389={\
        gui_name="COD_NEW_CHAN_START_CHAN_0":position=24:size=8:read_only=false\
      }\
    }\
    :Register.G_IPU_DC_RL4_CH_0={\
      gui_name="DC_RL4_CH_0":start=0x2658018:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_DC_RL4_CH_0_COD_NEW_DA1390={\
        gui_name="COD_NEW_DATA_PRIORITY_CHAN_0":position=0:size=4:read_only=false\
      }\
      :bit_fields.B_IPU_DC_RL4_CH_0_COD_NEW_DA1391={\
        gui_name="COD_NEW_DATA_START_CHAN_0":position=8:size=8:read_only=false\
      }\
    }\
    :Register.G_IPU_DC_WR_CH_CONF_1={\
      gui_name="DC_WR_CH_CONF_1":start=0x265801c:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_DC_WR_CH_CONF_1_W_SIZE_1={\
        gui_name="W_SIZE_1":position=0:size=2:read_only=false\
      }\
      :bit_fields.B_IPU_DC_WR_CH_CONF_1_PROG_D1392={\
        gui_name="PROG_DI_ID_1":position=2:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_DC_WR_CH_CONF_1_PROG_D1393={\
        gui_name="PROG_DISP_ID_1":position=3:size=2:read_only=false\
      }\
      :bit_fields.B_IPU_DC_WR_CH_CONF_1_PROG_C1394={\
        gui_name="PROG_CHAN_TYP_1":position=5:size=3:read_only=false\
      }\
      :bit_fields.B_IPU_DC_WR_CH_CONF_1_CHAN_M1395={\
        gui_name="CHAN_MASK_DEFAULT_1":position=8:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_DC_WR_CH_CONF_1_FIELD_1396={\
        gui_name="FIELD_MODE_1":position=9:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_DC_WR_CH_CONF_1_PROG_S1397={\
        gui_name="PROG_START_TIME_1":position=16:size=11:read_only=false\
      }\
    }\
    :Register.G_IPU_DC_WR_CH_ADDR_1={\
      gui_name="DC_WR_CH_ADDR_1":start=0x2658020:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_DC_WR_CH_ADDR_1_ST_ADDR_1={\
        gui_name="ST_ADDR_1":position=0:size=29:read_only=false\
      }\
    }\
    :Register.G_IPU_DC_RL0_CH_1={\
      gui_name="DC_RL0_CH_1":start=0x2658024:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_DC_RL0_CH_1_COD_NF_PRI1398={\
        gui_name="COD_NF_PRIORITY_CHAN_1":position=0:size=4:read_only=false\
      }\
      :bit_fields.B_IPU_DC_RL0_CH_1_COD_NF_STA1399={\
        gui_name="COD_NF_START_CHAN_1":position=8:size=8:read_only=false\
      }\
      :bit_fields.B_IPU_DC_RL0_CH_1_COD_NL_PRI1400={\
        gui_name="COD_NL_PRIORITY_CHAN_1":position=16:size=4:read_only=false\
      }\
      :bit_fields.B_IPU_DC_RL0_CH_1_COD_NL_STA1401={\
        gui_name="COD_NL_START_CHAN_1":position=24:size=8:read_only=false\
      }\
    }\
    :Register.G_IPU_DC_RL1_CH_1={\
      gui_name="DC_RL1_CH_1":start=0x2658028:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_DC_RL1_CH_1_COD_EOF_PR1402={\
        gui_name="COD_EOF_PRIORITY_CHAN_1":position=0:size=4:read_only=false\
      }\
      :bit_fields.B_IPU_DC_RL1_CH_1_COD_EOF_ST1403={\
        gui_name="COD_EOF_START_CHAN_1":position=8:size=8:read_only=false\
      }\
      :bit_fields.B_IPU_DC_RL1_CH_1_COD_NFIELD1404={\
        gui_name="COD_NFIELD_PRIORITY_CHAN_1":position=16:size=4:read_only=false\
      }\
      :bit_fields.B_IPU_DC_RL1_CH_1_COD_NFIELD1405={\
        gui_name="COD_NFIELD_START_CHAN_1":position=24:size=8:read_only=false\
      }\
    }\
    :Register.G_IPU_DC_RL2_CH_1={\
      gui_name="DC_RL2_CH_1":start=0x2658030:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_DC_RL2_CH_1_COD_EOL_PR1406={\
        gui_name="COD_EOL_PRIORITY_CHAN_1":position=0:size=4:read_only=false\
      }\
      :bit_fields.B_IPU_DC_RL2_CH_1_COD_EOL_ST1407={\
        gui_name="COD_EOL_START_CHAN_1":position=8:size=8:read_only=false\
      }\
      :bit_fields.B_IPU_DC_RL2_CH_1_COD_EOFIEL1408={\
        gui_name="COD_EOFIELD_PRIORITY_CHAN_1":position=16:size=4:read_only=false\
      }\
      :bit_fields.B_IPU_DC_RL2_CH_1_COD_EOFIEL1409={\
        gui_name="COD_EOFIELD_START_CHAN_1":position=24:size=8:read_only=false\
      }\
    }\
    :Register.G_IPU_DC_RL3_CH_1={\
      gui_name="DC_RL3_CH_1":start=0x2658032:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_DC_RL3_CH_1_COD_NEW_AD1410={\
        gui_name="COD_NEW_ADDR_PRIORITY_CHAN_1":position=0:size=4:read_only=false\
      }\
      :bit_fields.B_IPU_DC_RL3_CH_1_COD_NEW_AD1411={\
        gui_name="COD_NEW_ADDR_START_CHAN_1":position=8:size=8:read_only=false\
      }\
      :bit_fields.B_IPU_DC_RL3_CH_1_COD_NEW_CH1412={\
        gui_name="COD_NEW_CHAN_PRIORITY_CHAN_1":position=16:size=4:read_only=false\
      }\
      :bit_fields.B_IPU_DC_RL3_CH_1_COD_NEW_CH1413={\
        gui_name="COD_NEW_CHAN_START_CHAN_1":position=24:size=8:read_only=false\
      }\
    }\
    :Register.G_IPU_DC_RL4_CH_1={\
      gui_name="DC_RL4_CH_1":start=0x2658034:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_DC_RL4_CH_1_COD_NEW_DA1414={\
        gui_name="COD_NEW_DATA_PRIORITY_CHAN_1":position=0:size=4:read_only=false\
      }\
      :bit_fields.B_IPU_DC_RL4_CH_1_COD_NEW_DA1415={\
        gui_name="COD_NEW_DATA_START_CHAN_1":position=8:size=8:read_only=false\
      }\
    }\
    :Register.G_IPU_DC_WR_CH_CONF_2={\
      gui_name="DC_WR_CH_CONF_2":start=0x2658038:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_DC_WR_CH_CONF_2_W_SIZE_2={\
        gui_name="W_SIZE_2":position=0:size=2:read_only=false\
      }\
      :bit_fields.B_IPU_DC_WR_CH_CONF_2_PROG_D1416={\
        gui_name="PROG_DI_ID_2":position=2:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_DC_WR_CH_CONF_2_PROG_D1417={\
        gui_name="PROG_DISP_ID_2":position=3:size=2:read_only=false\
      }\
      :bit_fields.B_IPU_DC_WR_CH_CONF_2_PROG_C1418={\
        gui_name="PROG_CHAN_TYP_2":position=5:size=3:read_only=false\
      }\
      :bit_fields.B_IPU_DC_WR_CH_CONF_2_CHAN_M1419={\
        gui_name="CHAN_MASK_DEFAULT_2":position=8:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_DC_WR_CH_CONF_2_PROG_S1420={\
        gui_name="PROG_START_TIME_2":position=16:size=11:read_only=false\
      }\
    }\
    :Register.G_IPU_DC_WR_CH_ADDR_2={\
      gui_name="DC_WR_CH_ADDR_2":start=0x265803c:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_DC_WR_CH_ADDR_2_ST_ADDR_2={\
        gui_name="ST_ADDR_2":position=0:size=29:read_only=false\
      }\
    }\
    :Register.G_IPU_DC_RL0_CH_2={\
      gui_name="DC_RL0_CH_2":start=0x2658040:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_DC_RL0_CH_2_COD_NF_PRI1421={\
        gui_name="COD_NF_PRIORITY_CHAN_2":position=0:size=4:read_only=false\
      }\
      :bit_fields.B_IPU_DC_RL0_CH_2_COD_NF_STA1422={\
        gui_name="COD_NF_START_CHAN_2":position=8:size=8:read_only=false\
      }\
      :bit_fields.B_IPU_DC_RL0_CH_2_COD_NL_PRI1423={\
        gui_name="COD_NL_PRIORITY_CHAN_2":position=16:size=4:read_only=false\
      }\
      :bit_fields.B_IPU_DC_RL0_CH_2_COD_NL_STA1424={\
        gui_name="COD_NL_START_CHAN_2":position=24:size=8:read_only=false\
      }\
    }\
    :Register.G_IPU_DC_RL1_CH_2={\
      gui_name="DC_RL1_CH_2":start=0x2658044:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_DC_RL1_CH_2_COD_EOF_PR1425={\
        gui_name="COD_EOF_PRIORITY_CHAN_2":position=0:size=4:read_only=false\
      }\
      :bit_fields.B_IPU_DC_RL1_CH_2_COD_EOF_ST1426={\
        gui_name="COD_EOF_START_CHAN_2":position=8:size=8:read_only=false\
      }\
      :bit_fields.B_IPU_DC_RL1_CH_2_COD_NFIELD1427={\
        gui_name="COD_NFIELD_PRIORITY_CHAN_2":position=16:size=4:read_only=false\
      }\
      :bit_fields.B_IPU_DC_RL1_CH_2_COD_NFIELD1428={\
        gui_name="COD_NFIELD_START_CHAN_2":position=24:size=8:read_only=false\
      }\
    }\
    :Register.G_IPU_DC_RL2_CH_2={\
      gui_name="DC_RL2_CH_2":start=0x2658048:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_DC_RL2_CH_2_COD_EOL_PR1429={\
        gui_name="COD_EOL_PRIORITY_CHAN_2":position=0:size=4:read_only=false\
      }\
      :bit_fields.B_IPU_DC_RL2_CH_2_COD_EOL_ST1430={\
        gui_name="COD_EOL_START_CHAN_2":position=8:size=8:read_only=false\
      }\
      :bit_fields.B_IPU_DC_RL2_CH_2_COD_EOFIEL1431={\
        gui_name="COD_EOFIELD_PRIORITY_CHAN_2":position=16:size=4:read_only=false\
      }\
      :bit_fields.B_IPU_DC_RL2_CH_2_COD_EOFIEL1432={\
        gui_name="COD_EOFIELD_START_CHAN_2":position=24:size=8:read_only=false\
      }\
    }\
    :Register.G_IPU_DC_RL3_CH_2={\
      gui_name="DC_RL3_CH_2":start=0x265804c:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_DC_RL3_CH_2_COD_NEW_AD1433={\
        gui_name="COD_NEW_ADDR_PRIORITY_CHAN_2":position=0:size=4:read_only=false\
      }\
      :bit_fields.B_IPU_DC_RL3_CH_2_COD_NEW_AD1434={\
        gui_name="COD_NEW_ADDR_START_CHAN_2":position=8:size=8:read_only=false\
      }\
      :bit_fields.B_IPU_DC_RL3_CH_2_COD_NEW_CH1435={\
        gui_name="COD_NEW_CHAN_PRIORITY_CHAN_2":position=16:size=4:read_only=false\
      }\
      :bit_fields.B_IPU_DC_RL3_CH_2_COD_NEW_CH1436={\
        gui_name="COD_NEW_CHAN_START_CHAN_2":position=24:size=8:read_only=false\
      }\
    }\
    :Register.G_IPU_DC_RL4_CH_2={\
      gui_name="DC_RL4_CH_2":start=0x2658050:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_DC_RL4_CH_2_COD_NEW_DA1437={\
        gui_name="COD_NEW_DATA_PRIORITY_CHAN_2":position=0:size=4:read_only=false\
      }\
      :bit_fields.B_IPU_DC_RL4_CH_2_COD_NEW_DA1438={\
        gui_name="COD_NEW_DATA_START_CHAN_2":position=8:size=8:read_only=false\
      }\
    }\
    :Register.G_IPU_DC_CMD_CH_CONF_3={\
      gui_name="DC_CMD_CH_CONF_3":start=0x2658054:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_DC_CMD_CH_CONF_3_W_SIZE_3={\
        gui_name="W_SIZE_3":position=0:size=2:read_only=false\
      }\
      :bit_fields.B_IPU_DC_CMD_CH_CONF_3_COD_C1439={\
        gui_name="COD_CMND_START_CHAN_RS0_3":position=8:size=8:read_only=false\
      }\
      :bit_fields.B_IPU_DC_CMD_CH_CONF_3_COD_C1440={\
        gui_name="COD_CMND_START_CHAN_RS1_3":position=24:size=8:read_only=false\
      }\
    }\
    :Register.G_IPU_DC_CMD_CH_CONF_4={\
      gui_name="DC_CMD_CH_CONF_4":start=0x2658058:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_DC_CMD_CH_CONF_4_W_SIZE_4={\
        gui_name="W_SIZE_4":position=0:size=2:read_only=false\
      }\
      :bit_fields.B_IPU_DC_CMD_CH_CONF_4_COD_C1441={\
        gui_name="COD_CMND_START_CHAN_RS0_4":position=8:size=8:read_only=false\
      }\
      :bit_fields.B_IPU_DC_CMD_CH_CONF_4_COD_C1442={\
        gui_name="COD_CMND_START_CHAN_RS1_4":position=24:size=8:read_only=false\
      }\
    }\
    :Register.G_IPU_DC_WR_CH_CONF_5={\
      gui_name="DC_WR_CH_CONF_5":start=0x265805c:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_DC_WR_CH_CONF_5_W_SIZE_5={\
        gui_name="W_SIZE_5":position=0:size=2:read_only=false\
      }\
      :bit_fields.B_IPU_DC_WR_CH_CONF_5_PROG_D1443={\
        gui_name="PROG_DI_ID_5":position=2:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_DC_WR_CH_CONF_5_PROG_D1444={\
        gui_name="PROG_DISP_ID_5":position=3:size=2:read_only=false\
      }\
      :bit_fields.B_IPU_DC_WR_CH_CONF_5_PROG_C1445={\
        gui_name="PROG_CHAN_TYP_5":position=5:size=3:read_only=false\
      }\
      :bit_fields.B_IPU_DC_WR_CH_CONF_5_CHAN_M1446={\
        gui_name="CHAN_MASK_DEFAULT_5":position=8:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_DC_WR_CH_CONF_5_FIELD_1447={\
        gui_name="FIELD_MODE_5":position=9:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_DC_WR_CH_CONF_5_PROG_S1448={\
        gui_name="PROG_START_TIME_5":position=16:size=11:read_only=false\
      }\
    }\
    :Register.G_IPU_DC_WR_CH_ADDR_5={\
      gui_name="DC_WR_CH_ADDR_5":start=0x2658060:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_DC_WR_CH_ADDR_5_ST_ADDR_5={\
        gui_name="ST_ADDR_5":position=0:size=29:read_only=false\
      }\
    }\
    :Register.G_IPU_DC_RL0_CH_5={\
      gui_name="DC_RL0_CH_5":start=0x2658064:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_DC_RL0_CH_5_COD_NF_PRI1449={\
        gui_name="COD_NF_PRIORITY_CHAN_5":position=0:size=4:read_only=false\
      }\
      :bit_fields.B_IPU_DC_RL0_CH_5_COD_NF_STA1450={\
        gui_name="COD_NF_START_CHAN_5":position=8:size=8:read_only=false\
      }\
      :bit_fields.B_IPU_DC_RL0_CH_5_COD_NL_PRI1451={\
        gui_name="COD_NL_PRIORITY_CHAN_5":position=16:size=4:read_only=false\
      }\
      :bit_fields.B_IPU_DC_RL0_CH_5_COD_NL_STA1452={\
        gui_name="COD_NL_START_CHAN_5":position=24:size=8:read_only=false\
      }\
    }\
    :Register.G_IPU_DC_RL1_CH_5={\
      gui_name="DC_RL1_CH_5":start=0x2658068:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_DC_RL1_CH_5_COD_EOF_PR1453={\
        gui_name="COD_EOF_PRIORITY_CHAN_5":position=0:size=4:read_only=false\
      }\
      :bit_fields.B_IPU_DC_RL1_CH_5_COD_EOF_ST1454={\
        gui_name="COD_EOF_START_CHAN_5":position=8:size=8:read_only=false\
      }\
      :bit_fields.B_IPU_DC_RL1_CH_5_COD_NFIELD1455={\
        gui_name="COD_NFIELD_PRIORITY_CHAN_5":position=16:size=4:read_only=false\
      }\
      :bit_fields.B_IPU_DC_RL1_CH_5_COD_NFIELD1456={\
        gui_name="COD_NFIELD_START_CHAN_5":position=24:size=8:read_only=false\
      }\
    }\
    :Register.G_IPU_DC_RL2_CH_5={\
      gui_name="DC_RL2_CH_5":start=0x265806c:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_DC_RL2_CH_5_COD_EOL_PR1457={\
        gui_name="COD_EOL_PRIORITY_CHAN_5":position=0:size=4:read_only=false\
      }\
      :bit_fields.B_IPU_DC_RL2_CH_5_COD_EOL_ST1458={\
        gui_name="COD_EOL_START_CHAN_5":position=8:size=8:read_only=false\
      }\
      :bit_fields.B_IPU_DC_RL2_CH_5_COD_EOFIEL1459={\
        gui_name="COD_EOFIELD_PRIORITY_CHAN_5":position=16:size=4:read_only=false\
      }\
      :bit_fields.B_IPU_DC_RL2_CH_5_COD_EOFIEL1460={\
        gui_name="COD_EOFIELD_START_CHAN_5":position=24:size=8:read_only=false\
      }\
    }\
    :Register.G_IPU_DC_RL3_CH_5={\
      gui_name="DC_RL3_CH_5":start=0x2658070:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_DC_RL3_CH_5_COD_NEW_AD1461={\
        gui_name="COD_NEW_ADDR_PRIORITY_CHAN_5":position=0:size=4:read_only=false\
      }\
      :bit_fields.B_IPU_DC_RL3_CH_5_COD_NEW_AD1462={\
        gui_name="COD_NEW_ADDR_START_CHAN_5":position=8:size=8:read_only=false\
      }\
      :bit_fields.B_IPU_DC_RL3_CH_5_COD_NEW_CH1463={\
        gui_name="COD_NEW_CHAN_PRIORITY_CHAN_5":position=16:size=4:read_only=false\
      }\
      :bit_fields.B_IPU_DC_RL3_CH_5_COD_NEW_CH1464={\
        gui_name="COD_NEW_CHAN_START_CHAN_5":position=24:size=8:read_only=false\
      }\
    }\
    :Register.G_IPU_DC_RL4_CH_5={\
      gui_name="DC_RL4_CH_5":start=0x2658074:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_DC_RL4_CH_5_COD_NEW_DA1465={\
        gui_name="COD_NEW_DATA_PRIORITY_CHAN_5":position=0:size=4:read_only=false\
      }\
      :bit_fields.B_IPU_DC_RL4_CH_5_COD_NEW_DA1466={\
        gui_name="COD_NEW_DATA_START_CHAN_5":position=8:size=8:read_only=false\
      }\
    }\
    :Register.G_IPU_DC_WR_CH_CONF_6={\
      gui_name="DC_WR_CH_CONF_6":start=0x2658078:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_DC_WR_CH_CONF_6_W_SIZE_6={\
        gui_name="W_SIZE_6":position=0:size=2:read_only=false\
      }\
      :bit_fields.B_IPU_DC_WR_CH_CONF_6_PROG_D1467={\
        gui_name="PROG_DI_ID_6":position=2:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_DC_WR_CH_CONF_6_PROG_D1468={\
        gui_name="PROG_DISP_ID_6":position=3:size=2:read_only=false\
      }\
      :bit_fields.B_IPU_DC_WR_CH_CONF_6_PROG_C1469={\
        gui_name="PROG_CHAN_TYP_6":position=5:size=3:read_only=false\
      }\
      :bit_fields.B_IPU_DC_WR_CH_CONF_6_CHAN_M1470={\
        gui_name="CHAN_MASK_DEFAULT_6":position=8:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_DC_WR_CH_CONF_6_PROG_S1471={\
        gui_name="PROG_START_TIME_6":position=16:size=11:read_only=false\
      }\
    }\
    :Register.G_IPU_DC_WR_CH_ADDR_6={\
      gui_name="DC_WR_CH_ADDR_6":start=0x265807c:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_DC_WR_CH_ADDR_6_ST_ADDR_6={\
        gui_name="ST_ADDR_6":position=0:size=29:read_only=false\
      }\
    }\
    :Register.G_IPU_DC_RL0_CH_6={\
      gui_name="DC_RL0_CH_6":start=0x2658080:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_DC_RL0_CH_6_COD_NF_PRI1472={\
        gui_name="COD_NF_PRIORITY_CHAN_6":position=0:size=4:read_only=false\
      }\
      :bit_fields.B_IPU_DC_RL0_CH_6_COD_NF_STA1473={\
        gui_name="COD_NF_START_CHAN_6":position=8:size=8:read_only=false\
      }\
      :bit_fields.B_IPU_DC_RL0_CH_6_COD_NL_PRI1474={\
        gui_name="COD_NL_PRIORITY_CHAN_6":position=16:size=4:read_only=false\
      }\
      :bit_fields.B_IPU_DC_RL0_CH_6_COD_NL_STA1475={\
        gui_name="COD_NL_START_CHAN_6":position=24:size=8:read_only=false\
      }\
    }\
    :Register.G_IPU_DC_RL1_CH_6={\
      gui_name="DC_RL1_CH_6":start=0x2658084:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_DC_RL1_CH_6_COD_EOF_PR1476={\
        gui_name="COD_EOF_PRIORITY_CHAN_6":position=0:size=4:read_only=false\
      }\
      :bit_fields.B_IPU_DC_RL1_CH_6_COD_EOF_ST1477={\
        gui_name="COD_EOF_START_CHAN_6":position=8:size=8:read_only=false\
      }\
      :bit_fields.B_IPU_DC_RL1_CH_6_COD_NFIELD1478={\
        gui_name="COD_NFIELD_PRIORITY_CHAN_6":position=16:size=4:read_only=false\
      }\
      :bit_fields.B_IPU_DC_RL1_CH_6_COD_NFIELD1479={\
        gui_name="COD_NFIELD_START_CHAN_6":position=24:size=8:read_only=false\
      }\
    }\
    :Register.G_IPU_DC_RL2_CH_6={\
      gui_name="DC_RL2_CH_6":start=0x2658088:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_DC_RL2_CH_6_COD_EOL_PR1480={\
        gui_name="COD_EOL_PRIORITY_CHAN_6":position=0:size=4:read_only=false\
      }\
      :bit_fields.B_IPU_DC_RL2_CH_6_COD_EOL_ST1481={\
        gui_name="COD_EOL_START_CHAN_6":position=8:size=8:read_only=false\
      }\
      :bit_fields.B_IPU_DC_RL2_CH_6_COD_EOFIEL1482={\
        gui_name="COD_EOFIELD_PRIORITY_CHAN_6":position=16:size=4:read_only=false\
      }\
      :bit_fields.B_IPU_DC_RL2_CH_6_COD_EOFIEL1483={\
        gui_name="COD_EOFIELD_START_CHAN_6":position=24:size=8:read_only=false\
      }\
    }\
    :Register.G_IPU_DC_RL3_CH_6={\
      gui_name="DC_RL3_CH_6":start=0x265808c:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_DC_RL3_CH_6_COD_NEW_AD1484={\
        gui_name="COD_NEW_ADDR_PRIORITY_CHAN_6":position=0:size=4:read_only=false\
      }\
      :bit_fields.B_IPU_DC_RL3_CH_6_COD_NEW_AD1485={\
        gui_name="COD_NEW_ADDR_START_CHAN_6":position=8:size=8:read_only=false\
      }\
      :bit_fields.B_IPU_DC_RL3_CH_6_COD_NEW_CH1486={\
        gui_name="COD_NEW_CHAN_PRIORITY_CHAN_6":position=16:size=4:read_only=false\
      }\
      :bit_fields.B_IPU_DC_RL3_CH_6_COD_NEW_CH1487={\
        gui_name="COD_NEW_CHAN_START_CHAN_6":position=24:size=8:read_only=false\
      }\
    }\
    :Register.G_IPU_DC_RL4_CH_6={\
      gui_name="DC_RL4_CH_6":start=0x2658090:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_DC_RL4_CH_6_COD_NEW_DA1488={\
        gui_name="COD_NEW_DATA_PRIORITY_CHAN_6":position=0:size=4:read_only=false\
      }\
      :bit_fields.B_IPU_DC_RL4_CH_6_COD_NEW_DA1489={\
        gui_name="COD_NEW_DATA_START_CHAN_6":position=8:size=8:read_only=false\
      }\
    }\
    :Register.G_IPU_DC_WR_CH_CONF1_8={\
      gui_name="DC_WR_CH_CONF1_8":start=0x2658094:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_DC_WR_CH_CONF1_8_W_SIZE_8={\
        gui_name="W_SIZE_8":position=0:size=2:read_only=false\
      }\
      :bit_fields.B_IPU_DC_WR_CH_CONF1_8_CHAN_1490={\
        gui_name="CHAN_MASK_DEFAULT_8":position=2:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_DC_WR_CH_CONF1_8_MCU_D1491={\
        gui_name="MCU_DISP_ID_8":position=3:size=2:read_only=false\
      }\
    }\
    :Register.G_IPU_DC_WR_CH_CONF2_8={\
      gui_name="DC_WR_CH_CONF2_8":start=0x2658098:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_DC_WR_CH_CONF2_8_NEW_A1492={\
        gui_name="NEW_ADDR_SPACE_SA_8":position=0:size=29:read_only=false\
      }\
    }\
    :Register.G_IPU_DC_RL1_CH_8={\
      gui_name="DC_RL1_CH_8":start=0x265809c:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_DC_RL1_CH_8_COD_NEW_AD1493={\
        gui_name="COD_NEW_ADDR_PRIORITY_CHAN_8":position=0:size=4:read_only=false\
      }\
      :bit_fields.B_IPU_DC_RL1_CH_8_COD_NEW_AD1494={\
        gui_name="COD_NEW_ADDR_START_CHAN_W_8_0":position=8:size=8:read_only=false\
      }\
      :bit_fields.B_IPU_DC_RL1_CH_8_COD_NEW_AD1495={\
        gui_name="COD_NEW_ADDR_START_CHAN_W_8_1":position=24:size=8:read_only=false\
      }\
    }\
    :Register.G_IPU_DC_RL2_CH_8={\
      gui_name="DC_RL2_CH_8":start=0x26580a0:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_DC_RL2_CH_8_COD_NEW_CH1496={\
        gui_name="COD_NEW_CHAN_PRIORITY_CHAN_8":position=0:size=4:read_only=false\
      }\
      :bit_fields.B_IPU_DC_RL2_CH_8_COD_NEW_CH1497={\
        gui_name="COD_NEW_CHAN_START_CHAN_W_8_0":position=8:size=8:read_only=false\
      }\
      :bit_fields.B_IPU_DC_RL2_CH_8_COD_NEW_CH1498={\
        gui_name="COD_NEW_CHAN_START_CHAN_W_8_1":position=24:size=8:read_only=false\
      }\
    }\
    :Register.G_IPU_DC_RL3_CH_8={\
      gui_name="DC_RL3_CH_8":start=0x26580a4:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_DC_RL3_CH_8_COD_NEW_DA1499={\
        gui_name="COD_NEW_DATA_PRIORITY_CHAN_8":position=0:size=4:read_only=false\
      }\
      :bit_fields.B_IPU_DC_RL3_CH_8_COD_NEW_DA1500={\
        gui_name="COD_NEW_DATA_START_CHAN_W_8_0":position=8:size=8:read_only=false\
      }\
      :bit_fields.B_IPU_DC_RL3_CH_8_COD_NEW_DA1501={\
        gui_name="COD_NEW_DATA_START_CHAN_W_8_1":position=24:size=8:read_only=false\
      }\
    }\
    :Register.G_IPU_DC_RL4_CH_8={\
      gui_name="DC_RL4_CH_8":start=0x26580a8:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_DC_RL4_CH_8_COD_NEW_AD1502={\
        gui_name="COD_NEW_ADDR_START_CHAN_R_8_0":position=8:size=8:read_only=false\
      }\
      :bit_fields.B_IPU_DC_RL4_CH_8_COD_NEW_AD1503={\
        gui_name="COD_NEW_ADDR_START_CHAN_R_8_1":position=24:size=8:read_only=false\
      }\
    }\
    :Register.G_IPU_DC_RL5_CH_8={\
      gui_name="DC_RL5_CH_8":start=0x26580ac:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_DC_RL5_CH_8_COD_NEW_CH1504={\
        gui_name="COD_NEW_CHAN_START_CHAN_R_8_0":position=8:size=8:read_only=false\
      }\
      :bit_fields.B_IPU_DC_RL5_CH_8_COD_NEW_CH1505={\
        gui_name="COD_NEW_CHAN_START_CHAN_R_8_1":position=24:size=8:read_only=false\
      }\
    }\
    :Register.G_IPU_DC_RL6_CH_8={\
      gui_name="DC_RL6_CH_8":start=0x26580b0:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_DC_RL6_CH_8_COD_NEW_DA1506={\
        gui_name="COD_NEW_DATA_START_CHAN_R_8_0":position=8:size=8:read_only=false\
      }\
      :bit_fields.B_IPU_DC_RL6_CH_8_COD_NEW_DA1507={\
        gui_name="COD_NEW_DATA_START_CHAN_R_8_1":position=24:size=8:read_only=false\
      }\
    }\
    :Register.G_IPU_DC_WR_CH_CONF1_9={\
      gui_name="DC_WR_CH_CONF1_9":start=0x26580b4:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_DC_WR_CH_CONF1_9_W_SIZE_9={\
        gui_name="W_SIZE_9":position=0:size=2:read_only=false\
      }\
      :bit_fields.B_IPU_DC_WR_CH_CONF1_9_CHAN_1508={\
        gui_name="CHAN_MASK_DEFAULT_9":position=2:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_DC_WR_CH_CONF1_9_MCU_D1509={\
        gui_name="MCU_DISP_ID_9":position=3:size=2:read_only=false\
      }\
    }\
    :Register.G_IPU_DC_WR_CH_CONF2_9={\
      gui_name="DC_WR_CH_CONF2_9":start=0x26580b8:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_DC_WR_CH_CONF2_9_NEW_A1510={\
        gui_name="NEW_ADDR_SPACE_SA_9":position=0:size=29:read_only=false\
      }\
    }\
    :Register.G_IPU_DC_RL1_CH_9={\
      gui_name="DC_RL1_CH_9":start=0x26580bc:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_DC_RL1_CH_9_COD_NEW_AD1511={\
        gui_name="COD_NEW_ADDR_PRIORITY_CHAN_9":position=0:size=4:read_only=false\
      }\
      :bit_fields.B_IPU_DC_RL1_CH_9_COD_NEW_AD1512={\
        gui_name="COD_NEW_ADDR_START_CHAN_W_9_0":position=8:size=8:read_only=false\
      }\
      :bit_fields.B_IPU_DC_RL1_CH_9_COD_NEW_AD1513={\
        gui_name="COD_NEW_ADDR_START_CHAN_W_9_1":position=24:size=8:read_only=false\
      }\
    }\
    :Register.G_IPU_DC_RL2_CH_9={\
      gui_name="DC_RL2_CH_9":start=0x26580c0:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_DC_RL2_CH_9_COD_NEW_CH1514={\
        gui_name="COD_NEW_CHAN_PRIORITY_CHAN_9":position=0:size=4:read_only=false\
      }\
      :bit_fields.B_IPU_DC_RL2_CH_9_COD_NEW_CH1515={\
        gui_name="COD_NEW_CHAN_START_CHAN_W_9_0":position=8:size=8:read_only=false\
      }\
      :bit_fields.B_IPU_DC_RL2_CH_9_COD_NEW_CH1516={\
        gui_name="COD_NEW_CHAN_START_CHAN_W_9_1":position=24:size=8:read_only=false\
      }\
    }\
    :Register.G_IPU_DC_RL3_CH_9={\
      gui_name="DC_RL3_CH_9":start=0x26580c4:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_DC_RL3_CH_9_COD_NEW_DA1517={\
        gui_name="COD_NEW_DATA_PRIORITY_CHAN_9":position=0:size=4:read_only=false\
      }\
      :bit_fields.B_IPU_DC_RL3_CH_9_COD_NEW_DA1518={\
        gui_name="COD_NEW_DATA_START_CHAN_W_9_0":position=8:size=8:read_only=false\
      }\
      :bit_fields.B_IPU_DC_RL3_CH_9_COD_NEW_DA1519={\
        gui_name="COD_NEW_DATA_START_CHAN_W_9_1":position=24:size=8:read_only=false\
      }\
    }\
    :Register.G_IPU_DC_RL4_CH_9={\
      gui_name="DC_RL4_CH_9":start=0x26580c8:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_DC_RL4_CH_9_COD_NEW_AD1520={\
        gui_name="COD_NEW_ADDR_START_CHAN_R_9_0":position=8:size=8:read_only=false\
      }\
      :bit_fields.B_IPU_DC_RL4_CH_9_COD_NEW_AD1521={\
        gui_name="COD_NEW_ADDR_START_CHAN_R_9_1":position=24:size=8:read_only=false\
      }\
    }\
    :Register.G_IPU_DC_RL5_CH_9={\
      gui_name="DC_RL5_CH_9":start=0x26580cc:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_DC_RL5_CH_9_COD_NEW_CH1522={\
        gui_name="COD_NEW_CHAN_START_CHAN_R_9_0":position=8:size=8:read_only=false\
      }\
      :bit_fields.B_IPU_DC_RL5_CH_9_COD_NEW_CH1523={\
        gui_name="COD_NEW_CHAN_START_CHAN_R_9_1":position=24:size=8:read_only=false\
      }\
    }\
    :Register.G_IPU_DC_RL6_CH_9={\
      gui_name="DC_RL6_CH_9":start=0x26580d0:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_DC_RL6_CH_9_COD_NEW_DA1524={\
        gui_name="COD_NEW_DATA_START_CHAN_R_9_0":position=8:size=8:read_only=false\
      }\
      :bit_fields.B_IPU_DC_RL6_CH_9_COD_NEW_DA1525={\
        gui_name="COD_NEW_DATA_START_CHAN_R_9_1":position=24:size=8:read_only=false\
      }\
    }\
    :Register.G_IPU_DC_GEN={\
      gui_name="DC_GEN":start=0x26580d4:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_DC_GEN_SYNC_1_6={\
        gui_name="SYNC_1_6":position=1:size=2:read_only=false\
      }\
      :bit_fields.B_IPU_DC_GEN_MASK_EN={\
        gui_name="MASK_EN":position=4:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_DC_GEN_MASK4CHAN_5={\
        gui_name="MASK4CHAN_5":position=5:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_DC_GEN_SYNC_PRIORITY_5={\
        gui_name="SYNC_PRIORITY_5":position=6:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_DC_GEN_SYNC_PRIORITY_1={\
        gui_name="SYNC_PRIORITY_1":position=7:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_DC_GEN_DC_CH5_TYPE={\
        gui_name="DC_CH5_TYPE":position=8:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_DC_GEN_DC_BKDIV={\
        gui_name="DC_BKDIV":position=16:size=8:read_only=false\
      }\
      :bit_fields.B_IPU_DC_GEN_DC_BK_EN={\
        gui_name="DC_BK_EN":position=24:size=1:read_only=false\
      }\
    }\
    :Register.G_IPU_DC_DISP_CONF1_0={\
      gui_name="DC_DISP_CONF1_0":start=0x26580d8:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_DC_DISP_CONF1_0_DISP_TYP_0={\
        gui_name="DISP_TYP_0":position=0:size=2:read_only=false\
      }\
      :bit_fields.B_IPU_DC_DISP_CONF1_0_ADDR_I1526={\
        gui_name="ADDR_INCREMENT_0":position=2:size=2:read_only=false\
      }\
      :bit_fields.B_IPU_DC_DISP_CONF1_0_ADDR_B1527={\
        gui_name="ADDR_BE_L_INC_0":position=4:size=2:read_only=false\
      }\
      :bit_fields.B_IPU_DC_DISP_CONF1_0_MCU_AC1528={\
        gui_name="MCU_ACC_LB_MASK_0":position=6:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_DC_DISP_CONF1_0_DISP_R1529={\
        gui_name="DISP_RD_VALUE_PTR_0":position=7:size=1:read_only=false\
      }\
    }\
    :Register.G_IPU_DC_DISP_CONF1_1={\
      gui_name="DC_DISP_CONF1_1":start=0x26580dc:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_DC_DISP_CONF1_1_DISP_TYP_1={\
        gui_name="DISP_TYP_1":position=0:size=2:read_only=false\
      }\
      :bit_fields.B_IPU_DC_DISP_CONF1_1_ADDR_I1530={\
        gui_name="ADDR_INCREMENT_1":position=2:size=2:read_only=false\
      }\
      :bit_fields.B_IPU_DC_DISP_CONF1_1_ADDR_B1531={\
        gui_name="ADDR_BE_L_INC_1":position=4:size=2:read_only=false\
      }\
      :bit_fields.B_IPU_DC_DISP_CONF1_1_MCU_AC1532={\
        gui_name="MCU_ACC_LB_MASK_1":position=6:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_DC_DISP_CONF1_1_DISP_R1533={\
        gui_name="DISP_RD_VALUE_PTR_1":position=7:size=1:read_only=false\
      }\
    }\
    :Register.G_IPU_DC_DISP_CONF1_2={\
      gui_name="DC_DISP_CONF1_2":start=0x26580e0:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_DC_DISP_CONF1_2_DISP_TYP_2={\
        gui_name="DISP_TYP_2":position=0:size=2:read_only=false\
      }\
      :bit_fields.B_IPU_DC_DISP_CONF1_2_ADDR_I1534={\
        gui_name="ADDR_INCREMENT_2":position=2:size=2:read_only=false\
      }\
      :bit_fields.B_IPU_DC_DISP_CONF1_2_ADDR_B1535={\
        gui_name="ADDR_BE_L_INC_2":position=4:size=2:read_only=false\
      }\
      :bit_fields.B_IPU_DC_DISP_CONF1_2_MCU_AC1536={\
        gui_name="MCU_ACC_LB_MASK_2":position=6:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_DC_DISP_CONF1_2_DISP_R1537={\
        gui_name="DISP_RD_VALUE_PTR_2":position=7:size=1:read_only=false\
      }\
    }\
    :Register.G_IPU_DC_DISP_CONF1_3={\
      gui_name="DC_DISP_CONF1_3":start=0x26580e4:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_DC_DISP_CONF1_3_DISP_TYP_3={\
        gui_name="DISP_TYP_3":position=0:size=2:read_only=false\
      }\
      :bit_fields.B_IPU_DC_DISP_CONF1_3_ADDR_I1538={\
        gui_name="ADDR_INCREMENT_3":position=2:size=2:read_only=false\
      }\
      :bit_fields.B_IPU_DC_DISP_CONF1_3_ADDR_B1539={\
        gui_name="ADDR_BE_L_INC_3":position=4:size=2:read_only=false\
      }\
      :bit_fields.B_IPU_DC_DISP_CONF1_3_MCU_AC1540={\
        gui_name="MCU_ACC_LB_MASK_3":position=6:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_DC_DISP_CONF1_3_DISP_R1541={\
        gui_name="DISP_RD_VALUE_PTR_3":position=7:size=1:read_only=false\
      }\
    }\
    :Register.G_IPU_DC_DISP_CONF2_0={\
      gui_name="DC_DISP_CONF2_0":start=0x26580e8:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_DC_DISP_CONF2_0_SL_0={\
        gui_name="SL_0":position=0:size=29:read_only=false\
      }\
    }\
    :Register.G_IPU_DC_DISP_CONF2_1={\
      gui_name="DC_DISP_CONF2_1":start=0x26580ec:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_DC_DISP_CONF2_1_SL_1={\
        gui_name="SL_1":position=0:size=29:read_only=false\
      }\
    }\
    :Register.G_IPU_DC_DISP_CONF2_2={\
      gui_name="DC_DISP_CONF2_2":start=0x26580f0:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_DC_DISP_CONF2_2_SL_2={\
        gui_name="SL_2":position=0:size=29:read_only=false\
      }\
    }\
    :Register.G_IPU_DC_DISP_CONF2_3={\
      gui_name="DC_DISP_CONF2_3":start=0x26580f4:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_DC_DISP_CONF2_3_SL_3={\
        gui_name="SL_3":position=0:size=29:read_only=false\
      }\
    }\
    :Register.G_IPU_DC_DI0_CONF_1={\
      gui_name="DC_DI0_CONF_1":start=0x26580f8:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_DC_DI0_CONF_1_DI_READ_1542={\
        gui_name="DI_READ_DATA_MASK_0":position=0:size=32:read_only=false\
      }\
    }\
    :Register.G_IPU_DC_DI0_CONF_2={\
      gui_name="DC_DI0_CONF_2":start=0x26580fc:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_DC_DI0_CONF_2_DI_READ_1543={\
        gui_name="DI_READ_DATA_ACK_VALUE_0":position=0:size=32:read_only=false\
      }\
    }\
    :Register.G_IPU_DC_DI1_CONF_1={\
      gui_name="DC_DI1_CONF_1":start=0x2658100:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_DC_DI1_CONF_1_DI_READ_1544={\
        gui_name="DI_READ_DATA_MASK_1":position=0:size=32:read_only=false\
      }\
    }\
    :Register.G_IPU_DC_DI1_CONF_2={\
      gui_name="DC_DI1_CONF_2":start=0x2658104:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_DC_DI1_CONF_2_DI_READ_1545={\
        gui_name="DI_READ_DATA_ACK_VALUE_1":position=0:size=32:read_only=false\
      }\
    }\
    :Register.G_IPU_DC_MAP_CONF_0={\
      gui_name="DC_MAP_CONF_0":start=0x2658108:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_DC_MAP_CONF_0_MAPPING_1546={\
        gui_name="MAPPING_PNTR_BYTE0_0":position=0:size=5:read_only=false\
      }\
      :bit_fields.B_IPU_DC_MAP_CONF_0_MAPPING_1547={\
        gui_name="MAPPING_PNTR_BYTE1_0":position=5:size=5:read_only=false\
      }\
      :bit_fields.B_IPU_DC_MAP_CONF_0_MAPPING_1548={\
        gui_name="MAPPING_PNTR_BYTE2_0":position=10:size=5:read_only=false\
      }\
      :bit_fields.B_IPU_DC_MAP_CONF_0_MAPPING_1549={\
        gui_name="MAPPING_PNTR_BYTE0_1":position=16:size=5:read_only=false\
      }\
      :bit_fields.B_IPU_DC_MAP_CONF_0_MAPPING_1550={\
        gui_name="MAPPING_PNTR_BYTE1_1":position=21:size=5:read_only=false\
      }\
      :bit_fields.B_IPU_DC_MAP_CONF_0_MAPPING_1551={\
        gui_name="MAPPING_PNTR_BYTE2_1":position=26:size=5:read_only=false\
      }\
    }\
    :Register.G_IPU_DC_MAP_CONF_1={\
      gui_name="DC_MAP_CONF_1":start=0x265810c:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_DC_MAP_CONF_1_MAPPING_1552={\
        gui_name="MAPPING_PNTR_BYTE0_2":position=0:size=5:read_only=false\
      }\
      :bit_fields.B_IPU_DC_MAP_CONF_1_MAPPING_1553={\
        gui_name="MAPPING_PNTR_BYTE1_2":position=5:size=5:read_only=false\
      }\
      :bit_fields.B_IPU_DC_MAP_CONF_1_MAPPING_1554={\
        gui_name="MAPPING_PNTR_BYTE2_2":position=10:size=5:read_only=false\
      }\
      :bit_fields.B_IPU_DC_MAP_CONF_1_MAPPING_1555={\
        gui_name="MAPPING_PNTR_BYTE0_3":position=16:size=5:read_only=false\
      }\
      :bit_fields.B_IPU_DC_MAP_CONF_1_MAPPING_1556={\
        gui_name="MAPPING_PNTR_BYTE1_3":position=21:size=5:read_only=false\
      }\
      :bit_fields.B_IPU_DC_MAP_CONF_1_MAPPING_1557={\
        gui_name="MAPPING_PNTR_BYTE2_3":position=26:size=5:read_only=false\
      }\
    }\
    :Register.G_IPU_DC_MAP_CONF_2={\
      gui_name="DC_MAP_CONF_2":start=0x2658110:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_DC_MAP_CONF_2_MAPPING_1558={\
        gui_name="MAPPING_PNTR_BYTE0_4":position=0:size=5:read_only=false\
      }\
      :bit_fields.B_IPU_DC_MAP_CONF_2_MAPPING_1559={\
        gui_name="MAPPING_PNTR_BYTE1_4":position=5:size=5:read_only=false\
      }\
      :bit_fields.B_IPU_DC_MAP_CONF_2_MAPPING_1560={\
        gui_name="MAPPING_PNTR_BYTE2_4":position=10:size=5:read_only=false\
      }\
      :bit_fields.B_IPU_DC_MAP_CONF_2_MAPPING_1561={\
        gui_name="MAPPING_PNTR_BYTE0_5":position=16:size=5:read_only=false\
      }\
      :bit_fields.B_IPU_DC_MAP_CONF_2_MAPPING_1562={\
        gui_name="MAPPING_PNTR_BYTE1_5":position=21:size=5:read_only=false\
      }\
      :bit_fields.B_IPU_DC_MAP_CONF_2_MAPPING_1563={\
        gui_name="MAPPING_PNTR_BYTE2_5":position=26:size=5:read_only=false\
      }\
    }\
    :Register.G_IPU_DC_MAP_CONF_3={\
      gui_name="DC_MAP_CONF_3":start=0x2658114:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_DC_MAP_CONF_3_MAPPING_1564={\
        gui_name="MAPPING_PNTR_BYTE0_6":position=0:size=5:read_only=false\
      }\
      :bit_fields.B_IPU_DC_MAP_CONF_3_MAPPING_1565={\
        gui_name="MAPPING_PNTR_BYTE1_6":position=5:size=5:read_only=false\
      }\
      :bit_fields.B_IPU_DC_MAP_CONF_3_MAPPING_1566={\
        gui_name="MAPPING_PNTR_BYTE2_6":position=10:size=5:read_only=false\
      }\
      :bit_fields.B_IPU_DC_MAP_CONF_3_MAPPING_1567={\
        gui_name="MAPPING_PNTR_BYTE0_7":position=16:size=5:read_only=false\
      }\
      :bit_fields.B_IPU_DC_MAP_CONF_3_MAPPING_1568={\
        gui_name="MAPPING_PNTR_BYTE1_7":position=21:size=5:read_only=false\
      }\
      :bit_fields.B_IPU_DC_MAP_CONF_3_MAPPING_1569={\
        gui_name="MAPPING_PNTR_BYTE2_7":position=26:size=5:read_only=false\
      }\
    }\
    :Register.G_IPU_DC_MAP_CONF_4={\
      gui_name="DC_MAP_CONF_4":start=0x2658118:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_DC_MAP_CONF_4_MAPPING_1570={\
        gui_name="MAPPING_PNTR_BYTE0_8":position=0:size=5:read_only=false\
      }\
      :bit_fields.B_IPU_DC_MAP_CONF_4_MAPPING_1571={\
        gui_name="MAPPING_PNTR_BYTE1_8":position=5:size=5:read_only=false\
      }\
      :bit_fields.B_IPU_DC_MAP_CONF_4_MAPPING_1572={\
        gui_name="MAPPING_PNTR_BYTE2_8":position=10:size=5:read_only=false\
      }\
      :bit_fields.B_IPU_DC_MAP_CONF_4_MAPPING_1573={\
        gui_name="MAPPING_PNTR_BYTE0_9":position=16:size=5:read_only=false\
      }\
      :bit_fields.B_IPU_DC_MAP_CONF_4_MAPPING_1574={\
        gui_name="MAPPING_PNTR_BYTE1_1":position=21:size=5:read_only=false\
      }\
      :bit_fields.B_IPU_DC_MAP_CONF_4_MAPPING_1575={\
        gui_name="MAPPING_PNTR_BYTE2_9":position=26:size=5:read_only=false\
      }\
    }\
    :Register.G_IPU_DC_MAP_CONF_5={\
      gui_name="DC_MAP_CONF_5":start=0x265811c:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_DC_MAP_CONF_5_MAPPING_1576={\
        gui_name="MAPPING_PNTR_BYTE0_10":position=0:size=5:read_only=false\
      }\
      :bit_fields.B_IPU_DC_MAP_CONF_5_MAPPING_1577={\
        gui_name="MAPPING_PNTR_BYTE1_10":position=5:size=5:read_only=false\
      }\
      :bit_fields.B_IPU_DC_MAP_CONF_5_MAPPING_1578={\
        gui_name="MAPPING_PNTR_BYTE2_10":position=10:size=5:read_only=false\
      }\
      :bit_fields.B_IPU_DC_MAP_CONF_5_MAPPING_1579={\
        gui_name="MAPPING_PNTR_BYTE0_11":position=16:size=5:read_only=false\
      }\
      :bit_fields.B_IPU_DC_MAP_CONF_5_MAPPING_1580={\
        gui_name="MAPPING_PNTR_BYTE1_11":position=21:size=5:read_only=false\
      }\
      :bit_fields.B_IPU_DC_MAP_CONF_5_MAPPING_1581={\
        gui_name="MAPPING_PNTR_BYTE2_11":position=26:size=5:read_only=false\
      }\
    }\
    :Register.G_IPU_DC_MAP_CONF_6={\
      gui_name="DC_MAP_CONF_6":start=0x2658120:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_DC_MAP_CONF_6_MAPPING_1582={\
        gui_name="MAPPING_PNTR_BYTE0_12":position=0:size=5:read_only=false\
      }\
      :bit_fields.B_IPU_DC_MAP_CONF_6_MAPPING_1583={\
        gui_name="MAPPING_PNTR_BYTE1_12":position=5:size=5:read_only=false\
      }\
      :bit_fields.B_IPU_DC_MAP_CONF_6_MAPPING_1584={\
        gui_name="MAPPING_PNTR_BYTE2_12":position=10:size=5:read_only=false\
      }\
      :bit_fields.B_IPU_DC_MAP_CONF_6_MAPPING_1585={\
        gui_name="MAPPING_PNTR_BYTE0_13":position=16:size=5:read_only=false\
      }\
      :bit_fields.B_IPU_DC_MAP_CONF_6_MAPPING_1586={\
        gui_name="MAPPING_PNTR_BYTE1_13":position=21:size=5:read_only=false\
      }\
      :bit_fields.B_IPU_DC_MAP_CONF_6_MAPPING_1587={\
        gui_name="MAPPING_PNTR_BYTE2_13":position=26:size=5:read_only=false\
      }\
    }\
    :Register.G_IPU_DC_MAP_CONF_7={\
      gui_name="DC_MAP_CONF_7":start=0x2658124:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_DC_MAP_CONF_7_MAPPING_1588={\
        gui_name="MAPPING_PNTR_BYTE0_14":position=0:size=5:read_only=false\
      }\
      :bit_fields.B_IPU_DC_MAP_CONF_7_MAPPING_1589={\
        gui_name="MAPPING_PNTR_BYTE1_14":position=5:size=5:read_only=false\
      }\
      :bit_fields.B_IPU_DC_MAP_CONF_7_MAPPING_1590={\
        gui_name="MAPPING_PNTR_BYTE2_14":position=10:size=5:read_only=false\
      }\
      :bit_fields.B_IPU_DC_MAP_CONF_7_MAPPING_1591={\
        gui_name="MAPPING_PNTR_BYTE0_15":position=16:size=5:read_only=false\
      }\
      :bit_fields.B_IPU_DC_MAP_CONF_7_MAPPING_1592={\
        gui_name="MAPPING_PNTR_BYTE1_15":position=21:size=5:read_only=false\
      }\
      :bit_fields.B_IPU_DC_MAP_CONF_7_MAPPING_1593={\
        gui_name="MAPPING_PNTR_BYTE2_15":position=26:size=5:read_only=false\
      }\
    }\
    :Register.G_IPU_DC_MAP_CONF_8={\
      gui_name="DC_MAP_CONF_8":start=0x2658128:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_DC_MAP_CONF_8_MAPPING_1594={\
        gui_name="MAPPING_PNTR_BYTE0_16":position=0:size=5:read_only=false\
      }\
      :bit_fields.B_IPU_DC_MAP_CONF_8_MAPPING_1595={\
        gui_name="MAPPING_PNTR_BYTE1_16":position=5:size=5:read_only=false\
      }\
      :bit_fields.B_IPU_DC_MAP_CONF_8_MAPPING_1596={\
        gui_name="MAPPING_PNTR_BYTE2_16":position=10:size=5:read_only=false\
      }\
      :bit_fields.B_IPU_DC_MAP_CONF_8_MAPPING_1597={\
        gui_name="MAPPING_PNTR_BYTE0_17":position=16:size=5:read_only=false\
      }\
      :bit_fields.B_IPU_DC_MAP_CONF_8_MAPPING_1598={\
        gui_name="MAPPING_PNTR_BYTE1_17":position=21:size=5:read_only=false\
      }\
      :bit_fields.B_IPU_DC_MAP_CONF_8_MAPPING_1599={\
        gui_name="MAPPING_PNTR_BYTE2_17":position=26:size=5:read_only=false\
      }\
    }\
    :Register.G_IPU_DC_MAP_CONF_9={\
      gui_name="DC_MAP_CONF_9":start=0x265812c:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_DC_MAP_CONF_9_MAPPING_1600={\
        gui_name="MAPPING_PNTR_BYTE0_18":position=0:size=5:read_only=false\
      }\
      :bit_fields.B_IPU_DC_MAP_CONF_9_MAPPING_1601={\
        gui_name="MAPPING_PNTR_BYTE1_18":position=5:size=5:read_only=false\
      }\
      :bit_fields.B_IPU_DC_MAP_CONF_9_MAPPING_1602={\
        gui_name="MAPPING_PNTR_BYTE2_18":position=10:size=5:read_only=false\
      }\
      :bit_fields.B_IPU_DC_MAP_CONF_9_MAPPING_1603={\
        gui_name="MAPPING_PNTR_BYTE0_19":position=16:size=5:read_only=false\
      }\
      :bit_fields.B_IPU_DC_MAP_CONF_9_MAPPING_1604={\
        gui_name="MAPPING_PNTR_BYTE1_19":position=21:size=5:read_only=false\
      }\
      :bit_fields.B_IPU_DC_MAP_CONF_9_MAPPING_1605={\
        gui_name="MAPPING_PNTR_BYTE2_19":position=26:size=5:read_only=false\
      }\
    }\
    :Register.G_IPU_DC_MAP_CONF_10={\
      gui_name="DC_MAP_CONF_10":start=0x2658130:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_DC_MAP_CONF_10_MAPPING1606={\
        gui_name="MAPPING_PNTR_BYTE0_20":position=0:size=5:read_only=false\
      }\
      :bit_fields.B_IPU_DC_MAP_CONF_10_MAPPING1607={\
        gui_name="MAPPING_PNTR_BYTE1_20":position=5:size=5:read_only=false\
      }\
      :bit_fields.B_IPU_DC_MAP_CONF_10_MAPPING1608={\
        gui_name="MAPPING_PNTR_BYTE2_20":position=10:size=5:read_only=false\
      }\
      :bit_fields.B_IPU_DC_MAP_CONF_10_MAPPING1609={\
        gui_name="MAPPING_PNTR_BYTE0_21":position=16:size=5:read_only=false\
      }\
      :bit_fields.B_IPU_DC_MAP_CONF_10_MAPPING1610={\
        gui_name="MAPPING_PNTR_BYTE1_21":position=21:size=5:read_only=false\
      }\
      :bit_fields.B_IPU_DC_MAP_CONF_10_MAPPING1611={\
        gui_name="MAPPING_PNTR_BYTE2_21":position=26:size=5:read_only=false\
      }\
    }\
    :Register.G_IPU_DC_MAP_CONF_11={\
      gui_name="DC_MAP_CONF_11":start=0x2658134:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_DC_MAP_CONF_11_MAPPING1612={\
        gui_name="MAPPING_PNTR_BYTE0_22":position=0:size=5:read_only=false\
      }\
      :bit_fields.B_IPU_DC_MAP_CONF_11_MAPPING1613={\
        gui_name="MAPPING_PNTR_BYTE1_22":position=5:size=5:read_only=false\
      }\
      :bit_fields.B_IPU_DC_MAP_CONF_11_MAPPING1614={\
        gui_name="MAPPING_PNTR_BYTE2_22":position=10:size=5:read_only=false\
      }\
      :bit_fields.B_IPU_DC_MAP_CONF_11_MAPPING1615={\
        gui_name="MAPPING_PNTR_BYTE0_23":position=16:size=5:read_only=false\
      }\
      :bit_fields.B_IPU_DC_MAP_CONF_11_MAPPING1616={\
        gui_name="MAPPING_PNTR_BYTE1_23":position=21:size=5:read_only=false\
      }\
      :bit_fields.B_IPU_DC_MAP_CONF_11_MAPPING1617={\
        gui_name="MAPPING_PNTR_BYTE2_23":position=26:size=5:read_only=false\
      }\
    }\
    :Register.G_IPU_DC_MAP_CONF_12={\
      gui_name="DC_MAP_CONF_12":start=0x2658138:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_DC_MAP_CONF_12_MAPPING1618={\
        gui_name="MAPPING_PNTR_BYTE0_24":position=0:size=5:read_only=false\
      }\
      :bit_fields.B_IPU_DC_MAP_CONF_12_MAPPING1619={\
        gui_name="MAPPING_PNTR_BYTE1_24":position=5:size=5:read_only=false\
      }\
      :bit_fields.B_IPU_DC_MAP_CONF_12_MAPPING1620={\
        gui_name="MAPPING_PNTR_BYTE2_24":position=10:size=5:read_only=false\
      }\
      :bit_fields.B_IPU_DC_MAP_CONF_12_MAPPING1621={\
        gui_name="MAPPING_PNTR_BYTE0_25":position=16:size=5:read_only=false\
      }\
      :bit_fields.B_IPU_DC_MAP_CONF_12_MAPPING1622={\
        gui_name="MAPPING_PNTR_BYTE1_25":position=21:size=5:read_only=false\
      }\
      :bit_fields.B_IPU_DC_MAP_CONF_12_MAPPING1623={\
        gui_name="MAPPING_PNTR_BYTE2_25":position=26:size=5:read_only=false\
      }\
    }\
    :Register.G_IPU_DC_MAP_CONF_13={\
      gui_name="DC_MAP_CONF_13":start=0x265813c:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_DC_MAP_CONF_13_MAPPING1624={\
        gui_name="MAPPING_PNTR_BYTE0_26":position=0:size=5:read_only=false\
      }\
      :bit_fields.B_IPU_DC_MAP_CONF_13_MAPPING1625={\
        gui_name="MAPPING_PNTR_BYTE1_26":position=5:size=5:read_only=false\
      }\
      :bit_fields.B_IPU_DC_MAP_CONF_13_MAPPING1626={\
        gui_name="MAPPING_PNTR_BYTE2_26":position=10:size=5:read_only=false\
      }\
      :bit_fields.B_IPU_DC_MAP_CONF_13_MAPPING1627={\
        gui_name="MAPPING_PNTR_BYTE0_27":position=16:size=5:read_only=false\
      }\
      :bit_fields.B_IPU_DC_MAP_CONF_13_MAPPING1628={\
        gui_name="MAPPING_PNTR_BYTE1_27":position=21:size=5:read_only=false\
      }\
      :bit_fields.B_IPU_DC_MAP_CONF_13_MAPPING1629={\
        gui_name="MAPPING_PNTR_BYTE2_27":position=26:size=5:read_only=false\
      }\
    }\
    :Register.G_IPU_DC_MAP_CONF_14={\
      gui_name="DC_MAP_CONF_14":start=0x2658140:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_DC_MAP_CONF_14_MAPPING1630={\
        gui_name="MAPPING_PNTR_BYTE2_28":position=0:size=5:read_only=false\
      }\
      :bit_fields.B_IPU_DC_MAP_CONF_14_MAPPING1631={\
        gui_name="MAPPING_PNTR_BYTE1_28":position=5:size=5:read_only=false\
      }\
      :bit_fields.B_IPU_DC_MAP_CONF_14_MAPPING1632={\
        gui_name="MAPPING_PNTR_BYTE2_28F":position=10:size=5:read_only=false\
      }\
      :bit_fields.B_IPU_DC_MAP_CONF_14_MAPPING1633={\
        gui_name="MAPPING_PNTR_BYTE0_29":position=16:size=5:read_only=false\
      }\
      :bit_fields.B_IPU_DC_MAP_CONF_14_MAPPING1634={\
        gui_name="MAPPING_PNTR_BYTE1_29":position=21:size=5:read_only=false\
      }\
      :bit_fields.B_IPU_DC_MAP_CONF_14_MAPPING1635={\
        gui_name="MAPPING_PNTR_BYTE2_29":position=26:size=5:read_only=false\
      }\
    }\
    :Register.G_IPU_DC_MAP_CONF_15={\
      gui_name="DC_MAP_CONF_15":start=0x2658144:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_DC_MAP_CONF_15_MD_MASK_0={\
        gui_name="MD_MASK_0":position=0:size=8:read_only=false\
      }\
      :bit_fields.B_IPU_DC_MAP_CONF_15_MD_OFFSET_0={\
        gui_name="MD_OFFSET_0":position=8:size=5:read_only=false\
      }\
      :bit_fields.B_IPU_DC_MAP_CONF_15_MD_MASK_1={\
        gui_name="MD_MASK_1":position=16:size=8:read_only=false\
      }\
      :bit_fields.B_IPU_DC_MAP_CONF_15_MD_OFFSET_1={\
        gui_name="MD_OFFSET_1":position=24:size=5:read_only=false\
      }\
    }\
    :Register.G_IPU_DC_MAP_CONF_16={\
      gui_name="DC_MAP_CONF_16":start=0x2658148:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_DC_MAP_CONF_16_MD_MASK_0={\
        gui_name="MD_MASK_0":position=0:size=8:read_only=false\
      }\
      :bit_fields.B_IPU_DC_MAP_CONF_16_MD_OFFSET_2={\
        gui_name="MD_OFFSET_2":position=8:size=5:read_only=false\
      }\
      :bit_fields.B_IPU_DC_MAP_CONF_16_MD_MASK_3={\
        gui_name="MD_MASK_3":position=16:size=8:read_only=false\
      }\
      :bit_fields.B_IPU_DC_MAP_CONF_16_MD_OFFSET_3={\
        gui_name="MD_OFFSET_3":position=24:size=5:read_only=false\
      }\
    }\
    :Register.G_IPU_DC_MAP_CONF_17={\
      gui_name="DC_MAP_CONF_17":start=0x265814c:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_DC_MAP_CONF_17_MD_MASK_4={\
        gui_name="MD_MASK_4":position=0:size=8:read_only=false\
      }\
      :bit_fields.B_IPU_DC_MAP_CONF_17_MD_OFFSET_4={\
        gui_name="MD_OFFSET_4":position=8:size=5:read_only=false\
      }\
      :bit_fields.B_IPU_DC_MAP_CONF_17_MD_MASK_5={\
        gui_name="MD_MASK_5":position=16:size=8:read_only=false\
      }\
      :bit_fields.B_IPU_DC_MAP_CONF_17_MD_OFFSET_5={\
        gui_name="MD_OFFSET_5":position=24:size=5:read_only=false\
      }\
    }\
    :Register.G_IPU_DC_MAP_CONF_18={\
      gui_name="DC_MAP_CONF_18":start=0x2658150:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_DC_MAP_CONF_18_MD_MASK_6={\
        gui_name="MD_MASK_6":position=0:size=8:read_only=false\
      }\
      :bit_fields.B_IPU_DC_MAP_CONF_18_MD_OFFSET_6={\
        gui_name="MD_OFFSET_6":position=8:size=5:read_only=false\
      }\
      :bit_fields.B_IPU_DC_MAP_CONF_18_MD_MASK_7={\
        gui_name="MD_MASK_7":position=16:size=8:read_only=false\
      }\
      :bit_fields.B_IPU_DC_MAP_CONF_18_MD_OFFSET_7={\
        gui_name="MD_OFFSET_7":position=24:size=5:read_only=false\
      }\
    }\
    :Register.G_IPU_DC_MAP_CONF_19={\
      gui_name="DC_MAP_CONF_19":start=0x2658154:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_DC_MAP_CONF_19_MD_MASK_8={\
        gui_name="MD_MASK_8":position=0:size=8:read_only=false\
      }\
      :bit_fields.B_IPU_DC_MAP_CONF_19_MD_OFFSET_8={\
        gui_name="MD_OFFSET_8":position=8:size=5:read_only=false\
      }\
      :bit_fields.B_IPU_DC_MAP_CONF_19_MD_MASK_9={\
        gui_name="MD_MASK_9":position=16:size=8:read_only=false\
      }\
      :bit_fields.B_IPU_DC_MAP_CONF_19_MD_OFFSET_9={\
        gui_name="MD_OFFSET_9":position=24:size=5:read_only=false\
      }\
    }\
    :Register.G_IPU_DC_MAP_CONF_20={\
      gui_name="DC_MAP_CONF_20":start=0x2658158:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_DC_MAP_CONF_20_MD_MASK_10={\
        gui_name="MD_MASK_10":position=0:size=8:read_only=false\
      }\
      :bit_fields.B_IPU_DC_MAP_CONF_20_MD_OFFS1636={\
        gui_name="MD_OFFSET_10":position=8:size=5:read_only=false\
      }\
      :bit_fields.B_IPU_DC_MAP_CONF_20_MD_MASK_11={\
        gui_name="MD_MASK_11":position=16:size=8:read_only=false\
      }\
      :bit_fields.B_IPU_DC_MAP_CONF_20_MD_OFFS1637={\
        gui_name="MD_OFFSET_11":position=24:size=5:read_only=false\
      }\
    }\
    :Register.G_IPU_DC_MAP_CONF_21={\
      gui_name="DC_MAP_CONF_21":start=0x265815c:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_DC_MAP_CONF_21_MD_MASK_12={\
        gui_name="MD_MASK_12":position=0:size=8:read_only=false\
      }\
      :bit_fields.B_IPU_DC_MAP_CONF_21_MD_OFFS1638={\
        gui_name="MD_OFFSET_12":position=8:size=5:read_only=false\
      }\
      :bit_fields.B_IPU_DC_MAP_CONF_21_MD_MASK_13={\
        gui_name="MD_MASK_13":position=16:size=8:read_only=false\
      }\
      :bit_fields.B_IPU_DC_MAP_CONF_21_MD_OFFS1639={\
        gui_name="MD_OFFSET_13":position=24:size=5:read_only=false\
      }\
    }\
    :Register.G_IPU_DC_MAP_CONF_22={\
      gui_name="DC_MAP_CONF_22":start=0x2658160:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_DC_MAP_CONF_22_MD_MASK_14={\
        gui_name="MD_MASK_14":position=0:size=8:read_only=false\
      }\
      :bit_fields.B_IPU_DC_MAP_CONF_22_MD_OFFS1640={\
        gui_name="MD_OFFSET_14":position=8:size=5:read_only=false\
      }\
      :bit_fields.B_IPU_DC_MAP_CONF_22_MD_MASK_15={\
        gui_name="MD_MASK_15":position=16:size=8:read_only=false\
      }\
      :bit_fields.B_IPU_DC_MAP_CONF_22_MD_OFFS1641={\
        gui_name="MD_OFFSET_15":position=24:size=5:read_only=false\
      }\
    }\
    :Register.G_IPU_DC_MAP_CONF_23={\
      gui_name="DC_MAP_CONF_23":start=0x2658164:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_DC_MAP_CONF_23_MD_MASK_16={\
        gui_name="MD_MASK_16":position=0:size=8:read_only=false\
      }\
      :bit_fields.B_IPU_DC_MAP_CONF_23_MD_OFFS1642={\
        gui_name="MD_OFFSET_16":position=8:size=5:read_only=false\
      }\
      :bit_fields.B_IPU_DC_MAP_CONF_23_MD_MASK_17={\
        gui_name="MD_MASK_17":position=16:size=8:read_only=false\
      }\
      :bit_fields.B_IPU_DC_MAP_CONF_23_MD_OFFS1643={\
        gui_name="MD_OFFSET_17":position=24:size=5:read_only=false\
      }\
    }\
    :Register.G_IPU_DC_MAP_CONF_24={\
      gui_name="DC_MAP_CONF_24":start=0x2658168:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_DC_MAP_CONF_24_MD_MASK_18={\
        gui_name="MD_MASK_18":position=0:size=8:read_only=false\
      }\
      :bit_fields.B_IPU_DC_MAP_CONF_24_MD_OFFS1644={\
        gui_name="MD_OFFSET_18":position=8:size=5:read_only=false\
      }\
      :bit_fields.B_IPU_DC_MAP_CONF_24_MD_MASK_19={\
        gui_name="MD_MASK_19":position=16:size=8:read_only=false\
      }\
      :bit_fields.B_IPU_DC_MAP_CONF_24_MD_OFFS1645={\
        gui_name="MD_OFFSET_19":position=24:size=5:read_only=false\
      }\
    }\
    :Register.G_IPU_DC_MAP_CONF_25={\
      gui_name="DC_MAP_CONF_25":start=0x265816c:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_DC_MAP_CONF_25_MD_MASK_20={\
        gui_name="MD_MASK_20":position=0:size=8:read_only=false\
      }\
      :bit_fields.B_IPU_DC_MAP_CONF_25_MD_OFFS1646={\
        gui_name="MD_OFFSET_20":position=8:size=5:read_only=false\
      }\
      :bit_fields.B_IPU_DC_MAP_CONF_25_MD_MASK_21={\
        gui_name="MD_MASK_21":position=16:size=8:read_only=false\
      }\
      :bit_fields.B_IPU_DC_MAP_CONF_25_MD_OFFS1647={\
        gui_name="MD_OFFSET_21":position=24:size=5:read_only=false\
      }\
    }\
    :Register.G_IPU_DC_MAP_CONF_26={\
      gui_name="DC_MAP_CONF_26":start=0x2658170:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_DC_MAP_CONF_26_MD_MASK_22={\
        gui_name="MD_MASK_22":position=0:size=8:read_only=false\
      }\
      :bit_fields.B_IPU_DC_MAP_CONF_26_MD_OFFS1648={\
        gui_name="MD_OFFSET_22":position=8:size=5:read_only=false\
      }\
      :bit_fields.B_IPU_DC_MAP_CONF_26_MD_MASK_23={\
        gui_name="MD_MASK_23":position=16:size=8:read_only=false\
      }\
      :bit_fields.B_IPU_DC_MAP_CONF_26_MD_OFFS1649={\
        gui_name="MD_OFFSET_23":position=24:size=5:read_only=false\
      }\
    }\
    :Register.G_IPU_DC_UGDE0_0={\
      gui_name="DC_UGDE0_0":start=0x2658174:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_DC_UGDE0_0_ID_CODED_0={\
        gui_name="ID_CODED_0":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IPU_DC_UGDE0_0_COD_EV_PRIO1650={\
        gui_name="COD_EV_PRIORITY_0":position=3:size=4:read_only=false\
      }\
      :bit_fields.B_IPU_DC_UGDE0_0_COD_EV_START_0={\
        gui_name="COD_EV_START_0":position=8:size=8:read_only=false\
      }\
      :bit_fields.B_IPU_DC_UGDE0_0_COD_ODD_START_0={\
        gui_name="COD_ODD_START_0":position=16:size=8:read_only=false\
      }\
      :bit_fields.B_IPU_DC_UGDE0_0_ODD_EN_0={\
        gui_name="ODD_EN_0":position=25:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_DC_UGDE0_0_AUTORESTART_0={\
        gui_name="AUTORESTART_0":position=26:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_DC_UGDE0_0_NF_NL_0={\
        gui_name="NF_NL_0":position=27:size=2:read_only=false\
      }\
    }\
    :Register.G_IPU_DC_UGDE0_1={\
      gui_name="DC_UGDE0_1":start=0x2658178:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_DC_UGDE0_1_STEP_0={\
        gui_name="STEP_0":position=0:size=29:read_only=false\
      }\
    }\
    :Register.G_IPU_DC_UGDE0_2={\
      gui_name="DC_UGDE0_2":start=0x265817c:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_DC_UGDE0_2_OFFSET_DT_0={\
        gui_name="OFFSET_DT_0":position=0:size=29:read_only=false\
      }\
    }\
    :Register.G_IPU_DC_UGDE0_3={\
      gui_name="DC_UGDE0_3":start=0x2658180:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_DC_UGDE0_3_STEP_REPEAT_0={\
        gui_name="STEP_REPEAT_0":position=0:size=29:read_only=false\
      }\
    }\
    :Register.G_IPU_DC_UGDE1_0={\
      gui_name="DC_UGDE1_0":start=0x2658184:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_DC_UGDE1_0_ID_CODED_1={\
        gui_name="ID_CODED_1":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IPU_DC_UGDE1_0_COD_EV_PRIO1651={\
        gui_name="COD_EV_PRIORITY_1":position=3:size=4:read_only=false\
      }\
      :bit_fields.B_IPU_DC_UGDE1_0_COD_EV_START_1={\
        gui_name="COD_EV_START_1":position=8:size=8:read_only=false\
      }\
      :bit_fields.B_IPU_DC_UGDE1_0_COD_ODD_START_1={\
        gui_name="COD_ODD_START_1":position=16:size=8:read_only=false\
      }\
      :bit_fields.B_IPU_DC_UGDE1_0_ODD_EN_1={\
        gui_name="ODD_EN_1":position=25:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_DC_UGDE1_0_AUTORESTART_1={\
        gui_name="AUTORESTART_1":position=26:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_DC_UGDE1_0_NF_NL_1={\
        gui_name="NF_NL_1":position=27:size=2:read_only=false\
      }\
    }\
    :Register.G_IPU_DC_UGDE1_1={\
      gui_name="DC_UGDE1_1":start=0x2658188:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_DC_UGDE1_1_STEP_1={\
        gui_name="STEP_1":position=0:size=29:read_only=false\
      }\
    }\
    :Register.G_IPU_DC_UGDE1_2={\
      gui_name="DC_UGDE1_2":start=0x265818c:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_DC_UGDE1_2_OFFSET_DT_1={\
        gui_name="OFFSET_DT_1":position=0:size=29:read_only=false\
      }\
    }\
    :Register.G_IPU_DC_UGDE1_3={\
      gui_name="DC_UGDE1_3":start=0x2658190:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_DC_UGDE1_3_STEP_REPEAT_1={\
        gui_name="STEP_REPEAT_1":position=0:size=29:read_only=false\
      }\
    }\
    :Register.G_IPU_DC_UGDE2_0={\
      gui_name="DC_UGDE2_0":start=0x2658194:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_DC_UGDE2_0_ID_CODED_2={\
        gui_name="ID_CODED_2":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IPU_DC_UGDE2_0_COD_EV_PRIO1652={\
        gui_name="COD_EV_PRIORITY_2":position=3:size=4:read_only=false\
      }\
      :bit_fields.B_IPU_DC_UGDE2_0_COD_EV_START_2={\
        gui_name="COD_EV_START_2":position=8:size=8:read_only=false\
      }\
      :bit_fields.B_IPU_DC_UGDE2_0_COD_ODD_START_2={\
        gui_name="COD_ODD_START_2":position=16:size=8:read_only=false\
      }\
      :bit_fields.B_IPU_DC_UGDE2_0_ODD_EN_2={\
        gui_name="ODD_EN_2":position=25:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_DC_UGDE2_0_AUTORESTART_2={\
        gui_name="AUTORESTART_2":position=26:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_DC_UGDE2_0_NF_NL_2={\
        gui_name="NF_NL_2":position=27:size=2:read_only=false\
      }\
    }\
    :Register.G_IPU_DC_UGDE2_1={\
      gui_name="DC_UGDE2_1":start=0x2658198:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_DC_UGDE2_1_STEP_2={\
        gui_name="STEP_2":position=0:size=29:read_only=false\
      }\
    }\
    :Register.G_IPU_DC_UGDE2_2={\
      gui_name="DC_UGDE2_2":start=0x265819c:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_DC_UGDE2_2_OFFSET_DT_2={\
        gui_name="OFFSET_DT_2":position=0:size=29:read_only=false\
      }\
    }\
    :Register.G_IPU_DC_UGDE2_3={\
      gui_name="DC_UGDE2_3":start=0x26581a0:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_DC_UGDE2_3_STEP_REPEAT_2={\
        gui_name="STEP_REPEAT_2":position=0:size=29:read_only=false\
      }\
    }\
    :Register.G_IPU_DC_UGDE3_0={\
      gui_name="DC_UGDE3_0":start=0x26581a4:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_DC_UGDE3_0_ID_CODED_3={\
        gui_name="ID_CODED_3":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IPU_DC_UGDE3_0_COD_EV_PRIO1653={\
        gui_name="COD_EV_PRIORITY_3":position=3:size=4:read_only=false\
      }\
      :bit_fields.B_IPU_DC_UGDE3_0_COD_EV_START_3={\
        gui_name="COD_EV_START_3":position=8:size=8:read_only=false\
      }\
      :bit_fields.B_IPU_DC_UGDE3_0_COD_ODD_START_3={\
        gui_name="COD_ODD_START_3":position=16:size=8:read_only=false\
      }\
      :bit_fields.B_IPU_DC_UGDE3_0_ODD_EN_3={\
        gui_name="ODD_EN_3":position=25:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_DC_UGDE3_0_AUTORESTART_3={\
        gui_name="AUTORESTART_3":position=26:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_DC_UGDE3_0_NF_NL_3={\
        gui_name="NF_NL_3":position=27:size=2:read_only=false\
      }\
    }\
    :Register.G_IPU_DC_UGDE3_1={\
      gui_name="DC_UGDE3_1":start=0x26581a8:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_DC_UGDE3_1_STEP_3={\
        gui_name="STEP_3":position=0:size=29:read_only=false\
      }\
    }\
    :Register.G_IPU_DC_UGDE3_2={\
      gui_name="DC_UGDE3_2":start=0x26581ac:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_DC_UGDE3_2_OFFSET_DT_3={\
        gui_name="OFFSET_DT_3":position=0:size=29:read_only=false\
      }\
    }\
    :Register.G_IPU_DC_UGDE3_3={\
      gui_name="DC_UGDE3_3":start=0x26581b0:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_DC_UGDE3_3_STEP_REPEAT_3={\
        gui_name="STEP_REPEAT_3":position=0:size=29:read_only=false\
      }\
    }\
    :Register.G_IPU_DC_LLA0={\
      gui_name="DC_LLA0":start=0x26581b4:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_DC_LLA0_MCU_RS_0_0={\
        gui_name="MCU_RS_0_0":position=0:size=8:read_only=false\
      }\
      :bit_fields.B_IPU_DC_LLA0_MCU_RS_1_0={\
        gui_name="MCU_RS_1_0":position=8:size=8:read_only=false\
      }\
      :bit_fields.B_IPU_DC_LLA0_MCU_RS_2_0={\
        gui_name="MCU_RS_2_0":position=16:size=8:read_only=false\
      }\
      :bit_fields.B_IPU_DC_LLA0_MCU_RS_3_0={\
        gui_name="MCU_RS_3_0":position=24:size=8:read_only=false\
      }\
    }\
    :Register.G_IPU_DC_LLA1={\
      gui_name="DC_LLA1":start=0x26581b8:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_DC_LLA1_MCU_RS_0_1={\
        gui_name="MCU_RS_0_1":position=0:size=8:read_only=false\
      }\
      :bit_fields.B_IPU_DC_LLA1_MCU_RS_1_1={\
        gui_name="MCU_RS_1_1":position=8:size=8:read_only=false\
      }\
      :bit_fields.B_IPU_DC_LLA1_MCU_RS_2_1={\
        gui_name="MCU_RS_2_1":position=16:size=8:read_only=false\
      }\
      :bit_fields.B_IPU_DC_LLA1_MCU_RS_3_1={\
        gui_name="MCU_RS_3_1":position=24:size=8:read_only=false\
      }\
    }\
    :Register.G_IPU_DC_R_LLA0={\
      gui_name="DC_R_LLA0":start=0x26581bc:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_DC_R_LLA0_MCU_RS_R_0_0={\
        gui_name="MCU_RS_R_0_0":position=0:size=8:read_only=false\
      }\
      :bit_fields.B_IPU_DC_R_LLA0_MCU_RS_R_1_0={\
        gui_name="MCU_RS_R_1_0":position=8:size=8:read_only=false\
      }\
      :bit_fields.B_IPU_DC_R_LLA0_MCU_RS_2_0={\
        gui_name="MCU_RS_2_0":position=16:size=8:read_only=false\
      }\
      :bit_fields.B_IPU_DC_R_LLA0_MCU_RS_3_0={\
        gui_name="MCU_RS_3_0":position=24:size=8:read_only=false\
      }\
    }\
    :Register.G_IPU_DC_R_LLA1={\
      gui_name="DC_R_LLA1":start=0x26581c0:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_DC_R_LLA1_MCU_RS_R_0_1={\
        gui_name="MCU_RS_R_0_1":position=0:size=8:read_only=false\
      }\
      :bit_fields.B_IPU_DC_R_LLA1_MCU_RS_R_1_1={\
        gui_name="MCU_RS_R_1_1":position=8:size=8:read_only=false\
      }\
      :bit_fields.B_IPU_DC_R_LLA1_MCU_RS_R_2_1={\
        gui_name="MCU_RS_R_2_1":position=16:size=8:read_only=false\
      }\
      :bit_fields.B_IPU_DC_R_LLA1_MCU_RS_R_3_1={\
        gui_name="MCU_RS_R_3_1":position=24:size=8:read_only=false\
      }\
    }\
    :Register.G_IPU_DC_WR_CH_ADDR_5_ALT={\
      gui_name="DC_WR_CH_ADDR_5_ALT":start=0x26581c4:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_DC_WR_CH_ADDR_5_ALT_ST1654={\
        gui_name="ST_ADDR_5_ALT":position=0:size=29:read_only=false\
      }\
    }\
    :Register.G_IPU_DC_STAT={\
      gui_name="DC_STAT":start=0x26581c8:length=4:\
      read_only=true:write_only=false\
      :bit_fields.B_IPU_DC_STAT_DC_TRIPLE_BUF_1655={\
        gui_name="DC_TRIPLE_BUF_CNT_FULL_0":position=0:size=1:read_only=true\
      }\
      :bit_fields.B_IPU_DC_STAT_DC_TRIPLE_BUF_1656={\
        gui_name="DC_TRIPLE_BUF_CNT_EMPTY_0":position=1:size=1:read_only=true\
      }\
      :bit_fields.B_IPU_DC_STAT_DC_TRIPLE_BUF_1657={\
        gui_name="DC_TRIPLE_BUF_DATA_FULL_0":position=2:size=1:read_only=true\
      }\
      :bit_fields.B_IPU_DC_STAT_DC_TRIPLE_BUF_1658={\
        gui_name="DC_TRIPLE_BUF_DATA_EMPTY_0":position=3:size=1:read_only=true\
      }\
      :bit_fields.B_IPU_DC_STAT_DC_TRIPLE_BUF_1659={\
        gui_name="DC_TRIPLE_BUF_CNT_FULL_1":position=4:size=1:read_only=true\
      }\
      :bit_fields.B_IPU_DC_STAT_DC_TRIPLE_BUF_1660={\
        gui_name="DC_TRIPLE_BUF_CNT_EMPTY_1":position=5:size=1:read_only=true\
      }\
      :bit_fields.B_IPU_DC_STAT_DC_TRIPLE_BUF_1661={\
        gui_name="DC_TRIPLE_BUF_DATA_FULL_1":position=6:size=1:read_only=true\
      }\
      :bit_fields.B_IPU_DC_STAT_DC_TRIPLE_BUF_1662={\
        gui_name="DC_TRIPLE_BUF_DATA_EMPTY_1":position=7:size=1:read_only=true\
      }\
    }\
    :Register.G_IPU_DMFC_RD_CHAN={\
      gui_name="DMFC_RD_CHAN":start=0x2660000:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_DMFC_RD_CHAN_DMFC_BURS1663={\
        gui_name="DMFC_BURST_SIZE_0":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IPU_DMFC_RD_CHAN_DMFC_WM_EN_0={\
        gui_name="DMFC_WM_EN_0":position=17:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_DMFC_RD_CHAN_DMFC_WM_SET_0={\
        gui_name="DMFC_WM_SET_0":position=18:size=3:read_only=false\
      }\
      :bit_fields.B_IPU_DMFC_RD_CHAN_DMFC_WM_CLR_0={\
        gui_name="DMFC_WM_CLR_0":position=21:size=3:read_only=false\
      }\
      :bit_fields.B_IPU_DMFC_RD_CHAN_DMFC_PPW_C={\
        gui_name="DMFC_PPW_C":position=24:size=2:read_only=false\
      }\
    }\
    :Register.G_IPU_DMFC_WR_CHAN={\
      gui_name="DMFC_WR_CHAN":start=0x2660004:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_DMFC_WR_CHAN_DMFC_ST_A1664={\
        gui_name="DMFC_ST_ADDR_1":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IPU_DMFC_WR_CHAN_DMFC_FIFO1665={\
        gui_name="DMFC_FIFO_SIZE_1":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IPU_DMFC_WR_CHAN_DMFC_BURS1666={\
        gui_name="DMFC_BURST_SIZE_1":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IPU_DMFC_WR_CHAN_DMFC_ST_A1667={\
        gui_name="DMFC_ST_ADDR_2":position=8:size=3:read_only=false\
      }\
      :bit_fields.B_IPU_DMFC_WR_CHAN_DMFC_FIFO1668={\
        gui_name="DMFC_FIFO_SIZE_2":position=11:size=3:read_only=false\
      }\
      :bit_fields.B_IPU_DMFC_WR_CHAN_DMFC_BURS1669={\
        gui_name="DMFC_BURST_SIZE_2":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IPU_DMFC_WR_CHAN_DMFC_ST_A1670={\
        gui_name="DMFC_ST_ADDR_1C":position=16:size=3:read_only=false\
      }\
      :bit_fields.B_IPU_DMFC_WR_CHAN_DMFC_FIFO1671={\
        gui_name="DMFC_FIFO_SIZE_1C":position=19:size=3:read_only=false\
      }\
      :bit_fields.B_IPU_DMFC_WR_CHAN_DMFC_BURS1672={\
        gui_name="DMFC_BURST_SIZE_1C":position=22:size=2:read_only=false\
      }\
      :bit_fields.B_IPU_DMFC_WR_CHAN_DMFC_ST_A1673={\
        gui_name="DMFC_ST_ADDR_2C":position=24:size=3:read_only=false\
      }\
      :bit_fields.B_IPU_DMFC_WR_CHAN_DMFC_FIFO1674={\
        gui_name="DMFC_FIFO_SIZE_2C":position=27:size=3:read_only=false\
      }\
      :bit_fields.B_IPU_DMFC_WR_CHAN_DMFC_BURS1675={\
        gui_name="DMFC_BURST_SIZE_2C":position=30:size=2:read_only=false\
      }\
    }\
    :Register.G_IPU_DMFC_WR_CHAN_DEF={\
      gui_name="DMFC_WR_CHAN_DEF":start=0x2660008:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_DMFC_WR_CHAN_DEF_DMFC_1676={\
        gui_name="DMFC_WM_EN_1":position=1:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_DMFC_WR_CHAN_DEF_DMFC_1677={\
        gui_name="DMFC_WM_SET_1":position=2:size=3:read_only=false\
      }\
      :bit_fields.B_IPU_DMFC_WR_CHAN_DEF_DMFC_1678={\
        gui_name="DMFC_WM_CLR_1":position=5:size=3:read_only=false\
      }\
      :bit_fields.B_IPU_DMFC_WR_CHAN_DEF_DMFC_1679={\
        gui_name="DMFC_WM_EN_2":position=9:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_DMFC_WR_CHAN_DEF_DMFC_1680={\
        gui_name="DMFC_WM_SET_2":position=10:size=3:read_only=false\
      }\
      :bit_fields.B_IPU_DMFC_WR_CHAN_DEF_DMFC_1681={\
        gui_name="DMFC_WM_CLR_2":position=13:size=3:read_only=false\
      }\
      :bit_fields.B_IPU_DMFC_WR_CHAN_DEF_DMFC_1682={\
        gui_name="DMFC_WM_EN_1C":position=17:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_DMFC_WR_CHAN_DEF_DMFC_1683={\
        gui_name="DMFC_WM_SET_1C":position=18:size=3:read_only=false\
      }\
      :bit_fields.B_IPU_DMFC_WR_CHAN_DEF_DMFC_1684={\
        gui_name="DMFC_WM_CLR_1C":position=21:size=3:read_only=false\
      }\
      :bit_fields.B_IPU_DMFC_WR_CHAN_DEF_DMFC_1685={\
        gui_name="DMFC_WM_EN_2C":position=25:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_DMFC_WR_CHAN_DEF_DMFC_1686={\
        gui_name="DMFC_WM_SET_2C":position=26:size=3:read_only=false\
      }\
      :bit_fields.B_IPU_DMFC_WR_CHAN_DEF_DMFC_1687={\
        gui_name="DMFC_WM_CLR_2C":position=29:size=3:read_only=false\
      }\
    }\
    :Register.G_IPU_DMFC_DP_CHAN={\
      gui_name="DMFC_DP_CHAN":start=0x266000c:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_DMFC_DP_CHAN_DMFC_ST_A1688={\
        gui_name="DMFC_ST_ADDR_5B":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IPU_DMFC_DP_CHAN_DMFC_FIFO1689={\
        gui_name="DMFC_FIFO_SIZE_5B":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IPU_DMFC_DP_CHAN_DMFC_BURS1690={\
        gui_name="DMFC_BURST_SIZE_5B":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IPU_DMFC_DP_CHAN_DMFC_ST_A1691={\
        gui_name="DMFC_ST_ADDR_5F":position=8:size=3:read_only=false\
      }\
      :bit_fields.B_IPU_DMFC_DP_CHAN_DMFC_FIFO1692={\
        gui_name="DMFC_FIFO_SIZE_5F":position=11:size=3:read_only=false\
      }\
      :bit_fields.B_IPU_DMFC_DP_CHAN_DMFC_BURS1693={\
        gui_name="DMFC_BURST_SIZE_5F":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IPU_DMFC_DP_CHAN_DMFC_ST_A1694={\
        gui_name="DMFC_ST_ADDR_6B":position=16:size=3:read_only=false\
      }\
      :bit_fields.B_IPU_DMFC_DP_CHAN_DMFC_FIFO1695={\
        gui_name="DMFC_FIFO_SIZE_6B":position=19:size=3:read_only=false\
      }\
      :bit_fields.B_IPU_DMFC_DP_CHAN_DMFC_BURS1696={\
        gui_name="DMFC_BURST_SIZE_6B":position=22:size=2:read_only=false\
      }\
      :bit_fields.B_IPU_DMFC_DP_CHAN_DMFC_ST_A1697={\
        gui_name="DMFC_ST_ADDR_6F":position=24:size=3:read_only=false\
      }\
      :bit_fields.B_IPU_DMFC_DP_CHAN_DMFC_FIFO1698={\
        gui_name="DMFC_FIFO_SIZE_6F":position=27:size=3:read_only=false\
      }\
      :bit_fields.B_IPU_DMFC_DP_CHAN_DMFC_BURS1699={\
        gui_name="DMFC_BURST_SIZE_6F":position=30:size=2:read_only=false\
      }\
    }\
    :Register.G_IPU_DMFC_DP_CHAN_DEF={\
      gui_name="DMFC_DP_CHAN_DEF":start=0x2660010:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_DMFC_DP_CHAN_DEF_DMFC_1700={\
        gui_name="DMFC_WM_EN_5B":position=1:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_DMFC_DP_CHAN_DEF_DMFC_1701={\
        gui_name="DMFC_WM_SET_5B":position=2:size=3:read_only=false\
      }\
      :bit_fields.B_IPU_DMFC_DP_CHAN_DEF_DMFC_1702={\
        gui_name="DMFC_WM_CLR_5B":position=5:size=3:read_only=false\
      }\
      :bit_fields.B_IPU_DMFC_DP_CHAN_DEF_DMFC_1703={\
        gui_name="DMFC_WM_EN_5F":position=9:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_DMFC_DP_CHAN_DEF_DMFC_1704={\
        gui_name="DMFC_WM_SET_5F":position=10:size=3:read_only=false\
      }\
      :bit_fields.B_IPU_DMFC_DP_CHAN_DEF_DMFC_1705={\
        gui_name="DMFC_WM_CLR_5F":position=13:size=3:read_only=false\
      }\
      :bit_fields.B_IPU_DMFC_DP_CHAN_DEF_DMFC_1706={\
        gui_name="DMFC_WM_EN_6B":position=17:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_DMFC_DP_CHAN_DEF_DMFC_1707={\
        gui_name="DMFC_WM_SET_6B":position=18:size=3:read_only=false\
      }\
      :bit_fields.B_IPU_DMFC_DP_CHAN_DEF_DMFC_1708={\
        gui_name="DMFC_WM_CLR_6B":position=21:size=3:read_only=false\
      }\
      :bit_fields.B_IPU_DMFC_DP_CHAN_DEF_DMFC_1709={\
        gui_name="DMFC_WM_EN_6F":position=25:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_DMFC_DP_CHAN_DEF_DMFC_1710={\
        gui_name="DMFC_WM_SET_6F":position=26:size=3:read_only=false\
      }\
      :bit_fields.B_IPU_DMFC_DP_CHAN_DEF_DMFC_1711={\
        gui_name="DMFC_WM_CLR_6F":position=29:size=3:read_only=false\
      }\
    }\
    :Register.G_IPU_DMFC_GENERAL_1={\
      gui_name="DMFC_GENERAL_1":start=0x2660014:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_DMFC_GENERAL_1_DMFC_DC1712={\
        gui_name="DMFC_DCDP_SYNC_PR":position=0:size=2:read_only=false\
      }\
      :bit_fields.B_IPU_DMFC_GENERAL_1_DMFC_BU1713={\
        gui_name="DMFC_BURST_SIZE_9":position=5:size=2:read_only=false\
      }\
      :bit_fields.B_IPU_DMFC_GENERAL_1_DMFC_WM1714={\
        gui_name="DMFC_WM_EN_9":position=9:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_DMFC_GENERAL_1_DMFC_WM1715={\
        gui_name="DMFC_WM_SET_9":position=10:size=3:read_only=false\
      }\
      :bit_fields.B_IPU_DMFC_GENERAL_1_DMFC_WM1716={\
        gui_name="DMFC_WM_CLR_9":position=13:size=3:read_only=false\
      }\
      :bit_fields.B_IPU_DMFC_GENERAL_1_WAIT4EOT_1={\
        gui_name="WAIT4EOT_1":position=16:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_DMFC_GENERAL_1_WAIT4EOT_2={\
        gui_name="WAIT4EOT_2":position=17:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_DMFC_GENERAL_1_WAIT4EOT_3={\
        gui_name="WAIT4EOT_3":position=18:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_DMFC_GENERAL_1_WAIT4EOT_4={\
        gui_name="WAIT4EOT_4":position=19:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_DMFC_GENERAL_1_WAIT4EOT_5B={\
        gui_name="WAIT4EOT_5B":position=20:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_DMFC_GENERAL_1_WAIT4EOT_5F={\
        gui_name="WAIT4EOT_5F":position=21:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_DMFC_GENERAL_1_WAIT4EOT_6B={\
        gui_name="WAIT4EOT_6B":position=22:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_DMFC_GENERAL_1_WAIT4EOT_6F={\
        gui_name="WAIT4EOT_6F":position=23:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_DMFC_GENERAL_1_WAIT4EOT_9={\
        gui_name="WAIT4EOT_9":position=24:size=1:read_only=false\
      }\
    }\
    :Register.G_IPU_DMFC_GENERAL_2={\
      gui_name="DMFC_GENERAL_2":start=0x2660018:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_DMFC_GENERAL_2_DMFC_FR1717={\
        gui_name="DMFC_FRAME_WIDTH_RD":position=0:size=13:read_only=false\
      }\
      :bit_fields.B_IPU_DMFC_GENERAL_2_DMFC_FR1718={\
        gui_name="DMFC_FRAME_HEIGHT_RD":position=16:size=13:read_only=false\
      }\
    }\
    :Register.G_IPU_DMFC_IC_CTRL={\
      gui_name="DMFC_IC_CTRL":start=0x266001c:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_DMFC_IC_CTRL_DMFC_IC_I1719={\
        gui_name="DMFC_IC_IN_PORT":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IPU_DMFC_IC_CTRL_DMFC_IC_PPW_C={\
        gui_name="DMFC_IC_PPW_C":position=4:size=2:read_only=false\
      }\
      :bit_fields.B_IPU_DMFC_IC_CTRL_DMFC_IC_F1720={\
        gui_name="DMFC_IC_FRAME_WIDTH_RD":position=6:size=13:read_only=false\
      }\
      :bit_fields.B_IPU_DMFC_IC_CTRL_DMFC_IC_F1721={\
        gui_name="DMFC_IC_FRAME_HEIGHT_RD":position=19:size=13:read_only=false\
      }\
    }\
    :Register.G_IPU_DMFC_WR_CHAN_ALT={\
      gui_name="DMFC_WR_CHAN_ALT":start=0x2660020:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_DMFC_WR_CHAN_ALT_DMFC_1722={\
        gui_name="DMFC_ST_ADDR_2_ALT":position=8:size=3:read_only=false\
      }\
      :bit_fields.B_IPU_DMFC_WR_CHAN_ALT_DMFC_1723={\
        gui_name="DMFC_FIFO_SIZE_2_ALT":position=11:size=3:read_only=false\
      }\
      :bit_fields.B_IPU_DMFC_WR_CHAN_ALT_DMFC_1724={\
        gui_name="DMFC_BURST_SIZE_2_ALT":position=14:size=2:read_only=false\
      }\
    }\
    :Register.G_IPU_DMFC_WR_CHAN_DEF_ALT={\
      gui_name="DMFC_WR_CHAN_DEF_ALT":start=0x2660024:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_DMFC_WR_CHAN_DEF_ALT_D1725={\
        gui_name="DMFC_WM_EN_2_ALT":position=9:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_DMFC_WR_CHAN_DEF_ALT_D1726={\
        gui_name="DMFC_WM_SET_2_ALT":position=10:size=3:read_only=false\
      }\
      :bit_fields.B_IPU_DMFC_WR_CHAN_DEF_ALT_D1727={\
        gui_name="DMFC_WM_CLR_2_ALT":position=13:size=3:read_only=false\
      }\
    }\
    :Register.G_IPU_DMFC_DP_CHAN_ALT={\
      gui_name="DMFC_DP_CHAN_ALT":start=0x2660028:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_DMFC_DP_CHAN_ALT_DMFC_1728={\
        gui_name="DMFC_ST_ADDR_5B_ALT":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IPU_DMFC_DP_CHAN_ALT_DMFC_1729={\
        gui_name="DMFC_FIFO_SIZE_5B_ALT":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IPU_DMFC_DP_CHAN_ALT_DMFC_1730={\
        gui_name="DMFC_BURST_SIZE_5B_ALT":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IPU_DMFC_DP_CHAN_ALT_DMFC_1731={\
        gui_name="DMFC_ST_ADDR_6B_ALT":position=16:size=3:read_only=false\
      }\
      :bit_fields.B_IPU_DMFC_DP_CHAN_ALT_DMFC_1732={\
        gui_name="DMFC_FIFO_SIZE_6B_ALT":position=19:size=3:read_only=false\
      }\
      :bit_fields.B_IPU_DMFC_DP_CHAN_ALT_DMFC_1733={\
        gui_name="DMFC_BURST_SIZE_6B_ALT":position=22:size=2:read_only=false\
      }\
      :bit_fields.B_IPU_DMFC_DP_CHAN_ALT_DMFC_1734={\
        gui_name="DMFC_ST_ADDR_6F_ALT":position=24:size=3:read_only=false\
      }\
      :bit_fields.B_IPU_DMFC_DP_CHAN_ALT_DMFC_1735={\
        gui_name="DMFC_FIFO_SIZE_6F_ALT":position=27:size=3:read_only=false\
      }\
      :bit_fields.B_IPU_DMFC_DP_CHAN_ALT_DMFC_1736={\
        gui_name="DMFC_BURST_SIZE_6F_ALT":position=30:size=2:read_only=false\
      }\
    }\
    :Register.G_IPU_DMFC_DP_CHAN_DEF_ALT={\
      gui_name="DMFC_DP_CHAN_DEF_ALT":start=0x266002c:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_DMFC_DP_CHAN_DEF_ALT_D1737={\
        gui_name="DMFC_WM_EN_5B_ALT":position=1:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_DMFC_DP_CHAN_DEF_ALT_D1738={\
        gui_name="DMFC_WM_SET_5B_ALT":position=2:size=3:read_only=false\
      }\
      :bit_fields.B_IPU_DMFC_DP_CHAN_DEF_ALT_D1739={\
        gui_name="DMFC_WM_CLR_5B_ALT":position=5:size=3:read_only=false\
      }\
      :bit_fields.B_IPU_DMFC_DP_CHAN_DEF_ALT_D1740={\
        gui_name="DMFC_WM_EN_6B_ALT":position=17:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_DMFC_DP_CHAN_DEF_ALT_D1741={\
        gui_name="DMFC_WM_SET_6B_ALT":position=18:size=3:read_only=false\
      }\
      :bit_fields.B_IPU_DMFC_DP_CHAN_DEF_ALT_D1742={\
        gui_name="DMFC_WM_CLR_6B_ALT":position=21:size=3:read_only=false\
      }\
      :bit_fields.B_IPU_DMFC_DP_CHAN_DEF_ALT_D1743={\
        gui_name="DMFC_WM_EN_6F_ALT":position=25:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_DMFC_DP_CHAN_DEF_ALT_D1744={\
        gui_name="DMFC_WM_SET_6F_ALT":position=26:size=3:read_only=false\
      }\
      :bit_fields.B_IPU_DMFC_DP_CHAN_DEF_ALT_D1745={\
        gui_name="DMFC_WM_CLR_6F_ALT":position=29:size=3:read_only=false\
      }\
    }\
    :Register.G_IPU_DMFC_GENERAL1_ALT={\
      gui_name="DMFC_GENERAL1_ALT":start=0x2660030:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_DMFC_GENERAL1_ALT_WAIT1746={\
        gui_name="WAIT4EOT_2_ALT":position=17:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_DMFC_GENERAL1_ALT_WAIT1747={\
        gui_name="WAIT4EOT_5B_ALT":position=20:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_DMFC_GENERAL1_ALT_WAIT1748={\
        gui_name="WAIT4EOT_6B_ALT":position=22:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_DMFC_GENERAL1_ALT_WAIT1749={\
        gui_name="WAIT4EOT_6F_ALT":position=23:size=1:read_only=false\
      }\
    }\
    :Register.G_IPU_DMFC_STAT={\
      gui_name="DMFC_STAT":start=0x2660034:length=4:\
      read_only=true:write_only=false\
      :bit_fields.B_IPU_DMFC_STAT_DMFC_FIFO_FULL_I={\
        gui_name="DMFC_FIFO_FULL_I":position=0:size=12:read_only=true\
      }\
      :bit_fields.B_IPU_DMFC_STAT_DMFC_FIFO_EM1750={\
        gui_name="DMFC_FIFO_EMPTY_I":position=12:size=12:read_only=true\
      }\
      :bit_fields.B_IPU_DMFC_STAT_DMFC_IC_BUFF1751={\
        gui_name="DMFC_IC_BUFFER_FULL":position=24:size=1:read_only=true\
      }\
      :bit_fields.B_IPU_DMFC_STAT_DMFC_IC_BUFF1752={\
        gui_name="DMFC_IC_BUFFER_EMPTY":position=25:size=1:read_only=true\
      }\
    }\
    :Register.G_IPU_VDI_FSIZE={\
      gui_name="VDI_FSIZE":start=0x2668000:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_VDI_FSIZE_VDI_FWIDTH={\
        gui_name="VDI_FWIDTH":position=0:size=11:read_only=false\
      }\
      :bit_fields.B_IPU_VDI_FSIZE_VDI_FHEIGHT={\
        gui_name="VDI_FHEIGHT":position=16:size=11:read_only=false\
      }\
    }\
    :Register.G_IPU_VDI_C={\
      gui_name="VDI_C":start=0x2668004:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_VDI_C_VDI_CH_422={\
        gui_name="VDI_CH_422":position=1:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_VDI_C_VDI_MOT_SEL={\
        gui_name="VDI_MOT_SEL":position=2:size=2:read_only=false\
      }\
      :bit_fields.B_IPU_VDI_C_VDI_BURST_SIZE1={\
        gui_name="VDI_BURST_SIZE1":position=4:size=4:read_only=false\
      }\
      :bit_fields.B_IPU_VDI_C_VDI_BURST_SIZE2={\
        gui_name="VDI_BURST_SIZE2":position=8:size=4:read_only=false\
      }\
      :bit_fields.B_IPU_VDI_C_VDI_BURST_SIZE3={\
        gui_name="VDI_BURST_SIZE3":position=12:size=4:read_only=false\
      }\
      :bit_fields.B_IPU_VDI_C_VDI_VWM1_SET={\
        gui_name="VDI_VWM1_SET":position=16:size=3:read_only=false\
      }\
      :bit_fields.B_IPU_VDI_C_VDI_VWM1_CLR={\
        gui_name="VDI_VWM1_CLR":position=19:size=3:read_only=false\
      }\
      :bit_fields.B_IPU_VDI_C_VDI_VWM3_SET={\
        gui_name="VDI_VWM3_SET":position=22:size=3:read_only=false\
      }\
      :bit_fields.B_IPU_VDI_C_VDI_VWM3_CLR={\
        gui_name="VDI_VWM3_CLR":position=25:size=3:read_only=false\
      }\
    }\
    :Register.G_IPU_VDI_C2={\
      gui_name="VDI_C2":start=0x2668008:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_VDI_C2_VDI_CMB_EN={\
        gui_name="VDI_CMB_EN":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_VDI_C2_VDI_KEY_COLOR_EN={\
        gui_name="VDI_KEY_COLOR_EN":position=1:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_VDI_C2_VDI_GLB_A_EN={\
        gui_name="VDI_GLB_A_EN":position=2:size=1:read_only=false\
      }\
      :bit_fields.B_IPU_VDI_C2_VDI_PLANE_1_EN={\
        gui_name="VDI_PLANE_1_EN":position=3:size=1:read_only=false\
      }\
    }\
    :Register.G_IPU_VDI_CMDP_1={\
      gui_name="VDI_CMDP_1":start=0x266800c:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_VDI_CMDP_1_VDI_KEY_COLOR_B={\
        gui_name="VDI_KEY_COLOR_B":position=0:size=8:read_only=false\
      }\
      :bit_fields.B_IPU_VDI_CMDP_1_VDI_KEY_COLOR_G={\
        gui_name="VDI_KEY_COLOR_G":position=8:size=8:read_only=false\
      }\
      :bit_fields.B_IPU_VDI_CMDP_1_VDI_KEY_COLOR_R={\
        gui_name="VDI_KEY_COLOR_R":position=16:size=8:read_only=false\
      }\
      :bit_fields.B_IPU_VDI_CMDP_1_VDI_ALPHA={\
        gui_name="VDI_ALPHA":position=24:size=8:read_only=false\
      }\
    }\
    :Register.G_IPU_VDI_CMDP_2={\
      gui_name="VDI_CMDP_2":start=0x2668010:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_VDI_CMDP_2_VDI_KEY_COLOR_B={\
        gui_name="VDI_KEY_COLOR_B":position=0:size=8:read_only=false\
      }\
      :bit_fields.B_IPU_VDI_CMDP_2_VDI_KEY_COLOR_G={\
        gui_name="VDI_KEY_COLOR_G":position=8:size=8:read_only=false\
      }\
      :bit_fields.B_IPU_VDI_CMDP_2_VDI_KEY_COLOR_R={\
        gui_name="VDI_KEY_COLOR_R":position=16:size=8:read_only=false\
      }\
    }\
    :Register.G_IPU_VDI_PS_1={\
      gui_name="VDI_PS_1":start=0x2668014:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_VDI_PS_1_VDI_FWIDTH1={\
        gui_name="VDI_FWIDTH1":position=0:size=11:read_only=false\
      }\
      :bit_fields.B_IPU_VDI_PS_1_VDI_FHEIGHT1={\
        gui_name="VDI_FHEIGHT1":position=16:size=11:read_only=false\
      }\
    }\
    :Register.G_IPU_VDI_PS_2={\
      gui_name="VDI_PS_2":start=0x2668018:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_VDI_PS_2_VDI_OFFSET_HOR1={\
        gui_name="VDI_OFFSET_HOR1":position=0:size=11:read_only=false\
      }\
      :bit_fields.B_IPU_VDI_PS_2_VDI_OFFSET_VER1={\
        gui_name="VDI_OFFSET_VER1":position=16:size=11:read_only=false\
      }\
    }\
    :Register.G_IPU_VDI_PS_3={\
      gui_name="VDI_PS_3":start=0x266801c:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_VDI_PS_3_VDI_FWIDTH3={\
        gui_name="VDI_FWIDTH3":position=0:size=11:read_only=false\
      }\
      :bit_fields.B_IPU_VDI_PS_3_VDI_FHEIGHT3={\
        gui_name="VDI_FHEIGHT3":position=16:size=11:read_only=false\
      }\
    }\
    :Register.G_IPU_VDI_PS_4={\
      gui_name="VDI_PS_4":start=0x2668020:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IPU_VDI_PS_4_VDI_OFFSET_HOR3={\
        gui_name="VDI_OFFSET_HOR3":position=0:size=11:read_only=false\
      }\
      :bit_fields.B_IPU_VDI_PS_4_VDI_OFFSET_VER3={\
        gui_name="VDI_OFFSET_VER3":position=16:size=11:read_only=false\
      }\
    }\
  }\
  :Register_window.IPU={\
    line="$+":\
    line="=G_IPU_CONF":\
    line="B_IPU_CONF_CSI0_EN":\
    line="B_IPU_CONF_CSI1_EN":\
    line="B_IPU_CONF_IC_EN":\
    line="B_IPU_CONF_IRT_EN":\
    line="B_IPU_CONF_DP_EN":\
    line="B_IPU_CONF_DI0_EN":\
    line="B_IPU_CONF_DI1_EN":\
    line="B_IPU_CONF_SMFC_EN":\
    line="B_IPU_CONF_DC_EN":\
    line="B_IPU_CONF_DMFC_EN":\
    line="B_IPU_CONF_SISG_EN":\
    line="B_IPU_CONF_VDI_EN":\
    line="B_IPU_CONF_IPU_DIAGBUS_MODE":\
    line="B_IPU_CONF_IPU_DIAGBUS_ON":\
    line="B_IPU_CONF_IDMAC_DISABLE":\
    line="B_IPU_CONF_IC_DMFC_SEL":\
    line="B_IPU_CONF_IC_DMFC_SYNC":\
    line="B_IPU_CONF_VDI_DMFC_SYNC":\
    line="B_IPU_CONF_CSI0_DATA_SOURCE":\
    line="B_IPU_CONF_CSI1_DATA_SOURCE":\
    line="B_IPU_CONF_IC_INPUT":\
    line="B_IPU_CONF_CSI_SEL":\
    line="$$":\
    line="$+":\
    line="=G_IPU_SISG_CTRL0":\
    line="B_IPU_SISG_CTRL0_VSYNC_RST_CNT":\
    line="B_IPU_SISG_CTRL0_NO_VSYNC_2_STR1":\
    line="B_IPU_SISG_CTRL0_VAL_STOP_SISG_2":\
    line="B_IPU_SISG_CTRL0_MCU_ACTV_TRIG":\
    line="B_IPU_SISG_CTRL0_EXT_ACTV":\
    line="$$":\
    line="$+":\
    line="=G_IPU_SISG_CTRL1":\
    line="B_IPU_SISG_CTRL1_SISG_STROBE_CNT":\
    line="B_IPU_SISG_CTRL1_SISG_OUT_POL":\
    line="$$":\
    line="$+":\
    line="=G_IPU_SISG_SET_I":\
    line="B_IPU_SISG_SET_I_SISG_SET_I":\
    line="$$":\
    line="$+":\
    line="=G_IPU_SISG_CLR_I":\
    line="B_IPU_SISG_CLR_I_SISG_CLEAR_I":\
    line="$$":\
    line="$+":\
    line="=G_IPU_INT_CTRL_1":\
    line="B_IPU_INT_CTRL_1_IDMAC_EOF_EN_0":\
    line="B_IPU_INT_CTRL_1_IDMAC_EOF_EN_1":\
    line="B_IPU_INT_CTRL_1_IDMAC_EOF_EN_2":\
    line="B_IPU_INT_CTRL_1_IDMAC_EOF_EN_3":\
    line="B_IPU_INT_CTRL_1_IDMAC_EOF_EN_5":\
    line="B_IPU_INT_CTRL_1_IDMAC_EOF_EN_8":\
    line="B_IPU_INT_CTRL_1_IDMAC_EOF_EN_9":\
    line="B_IPU_INT_CTRL_1_IDMAC_EOF_EN_10":\
    line="B_IPU_INT_CTRL_1_IDMAC_EOF_EN_11":\
    line="B_IPU_INT_CTRL_1_IDMAC_EOF_EN_12":\
    line="B_IPU_INT_CTRL_1_IDMAC_EOF_EN_13":\
    line="B_IPU_INT_CTRL_1_IDMAC_EOF_EN_14":\
    line="B_IPU_INT_CTRL_1_IDMAC_EOF_EN_15":\
    line="B_IPU_INT_CTRL_1_IDMAC_EOF_EN_17":\
    line="B_IPU_INT_CTRL_1_IDMAC_EOF_EN_18":\
    line="B_IPU_INT_CTRL_1_IDMAC_EOF_EN_19":\
    line="B_IPU_INT_CTRL_1_IDMAC_EOF_EN_20":\
    line="B_IPU_INT_CTRL_1_IDMAC_EOF_EN_21":\
    line="B_IPU_INT_CTRL_1_IDMAC_EOF_EN_22":\
    line="B_IPU_INT_CTRL_1_IDMAC_EOF_EN_23":\
    line="B_IPU_INT_CTRL_1_IDMAC_EOF_EN_24":\
    line="B_IPU_INT_CTRL_1_IDMAC_EOF_EN_25":\
    line="B_IPU_INT_CTRL_1_IDMAC_EOF_EN_26":\
    line="B_IPU_INT_CTRL_1_IDMAC_EOF_EN_27":\
    line="B_IPU_INT_CTRL_1_IDMAC_EOF_EN_28":\
    line="B_IPU_INT_CTRL_1_IDMAC_EOF_EN_29":\
    line="B_IPU_INT_CTRL_1_IDMAC_EOF_EN_31":\
    line="$$":\
    line="$+":\
    line="=G_IPU_INT_CTRL_2":\
    line="B_IPU_INT_CTRL_2_IDMAC_EOF_EN_33":\
    line="B_IPU_INT_CTRL_2_IDMAC_EOF_EN_40":\
    line="B_IPU_INT_CTRL_2_IDMAC_EOF_EN_41":\
    line="B_IPU_INT_CTRL_2_IDMAC_EOF_EN_42":\
    line="B_IPU_INT_CTRL_2_IDMAC_EOF_EN_43":\
    line="B_IPU_INT_CTRL_2_IDMAC_EOF_EN_44":\
    line="B_IPU_INT_CTRL_2_IDMAC_EOF_EN_45":\
    line="B_IPU_INT_CTRL_2_IDMAC_EOF_EN_46":\
    line="B_IPU_INT_CTRL_2_IDMAC_EOF_EN_47":\
    line="B_IPU_INT_CTRL_2_IDMAC_EOF_EN_48":\
    line="B_IPU_INT_CTRL_2_IDMAC_EOF_EN_49":\
    line="B_IPU_INT_CTRL_2_IDMAC_EOF_EN_50":\
    line="B_IPU_INT_CTRL_2_IDMAC_EOF_EN_51":\
    line="B_IPU_INT_CTRL_2_IDMAC_EOF_EN_52":\
    line="$$":\
    line="$+":\
    line="=G_IPU_INT_CTRL_3":\
    line="B_IPU_INT_CTRL_3_IDMAC_NFACK_EN3":\
    line="B_IPU_INT_CTRL_3_IDMAC_NFACK_EN4":\
    line="B_IPU_INT_CTRL_3_IDMAC_NFACK_EN5":\
    line="B_IPU_INT_CTRL_3_IDMAC_NFACK_EN6":\
    line="B_IPU_INT_CTRL_3_IDMAC_NFACK_EN7":\
    line="B_IPU_INT_CTRL_3_IDMAC_NFACK_EN8":\
    line="B_IPU_INT_CTRL_3_IDMAC_NFACK_EN9":\
    line="B_IPU_INT_CTRL_3_IDMAC_NFACK_E10":\
    line="B_IPU_INT_CTRL_3_IDMAC_NFACK_E11":\
    line="B_IPU_INT_CTRL_3_IDMAC_NFACK_E12":\
    line="B_IPU_INT_CTRL_3_IDMAC_NFACK_E13":\
    line="B_IPU_INT_CTRL_3_IDMAC_NFACK_E14":\
    line="B_IPU_INT_CTRL_3_IDMAC_NFACK_E15":\
    line="B_IPU_INT_CTRL_3_IDMAC_NFACK_E16":\
    line="B_IPU_INT_CTRL_3_IDMAC_NFACK_E17":\
    line="B_IPU_INT_CTRL_3_IDMAC_NFACK_E18":\
    line="B_IPU_INT_CTRL_3_IDMAC_NFACK_E19":\
    line="B_IPU_INT_CTRL_3_IDMAC_NFACK_E20":\
    line="B_IPU_INT_CTRL_3_IDMAC_NFACK_E21":\
    line="B_IPU_INT_CTRL_3_IDMAC_NFACK_E22":\
    line="B_IPU_INT_CTRL_3_IDMAC_NFACK_E23":\
    line="B_IPU_INT_CTRL_3_IDMAC_NFACK_E24":\
    line="B_IPU_INT_CTRL_3_IDMAC_NFACK_E25":\
    line="B_IPU_INT_CTRL_3_IDMAC_NFACK_E26":\
    line="B_IPU_INT_CTRL_3_IDMAC_NFACK_E27":\
    line="B_IPU_INT_CTRL_3_IDMAC_NFACK_E28":\
    line="B_IPU_INT_CTRL_3_IDMAC_NFACK_E29":\
    line="$$":\
    line="$+":\
    line="=G_IPU_INT_CTRL_4":\
    line="B_IPU_INT_CTRL_4_IDMAC_NFACK_E30":\
    line="B_IPU_INT_CTRL_4_IDMAC_NFACK_E31":\
    line="B_IPU_INT_CTRL_4_IDMAC_NFACK_E32":\
    line="B_IPU_INT_CTRL_4_IDMAC_NFACK_E33":\
    line="B_IPU_INT_CTRL_4_IDMAC_NFACK_E34":\
    line="B_IPU_INT_CTRL_4_IDMAC_NFACK_E35":\
    line="B_IPU_INT_CTRL_4_IDMAC_NFACK_E36":\
    line="B_IPU_INT_CTRL_4_IDMAC_NFACK_E37":\
    line="B_IPU_INT_CTRL_4_IDMAC_NFACK_E38":\
    line="B_IPU_INT_CTRL_4_IDMAC_NFACK_E39":\
    line="B_IPU_INT_CTRL_4_IDMAC_NFACK_E40":\
    line="B_IPU_INT_CTRL_4_IDMAC_NFACK_E41":\
    line="B_IPU_INT_CTRL_4_IDMAC_NFACK_E42":\
    line="B_IPU_INT_CTRL_4_IDMAC_NFACK_E43":\
    line="$$":\
    line="$+":\
    line="=G_IPU_INT_CTRL_5":\
    line="B_IPU_INT_CTRL_5_IDMAC_NFB4EOF44":\
    line="B_IPU_INT_CTRL_5_IDMAC_NFB4EOF45":\
    line="B_IPU_INT_CTRL_5_IDMAC_NFB4EOF46":\
    line="B_IPU_INT_CTRL_5_IDMAC_NFB4EOF47":\
    line="B_IPU_INT_CTRL_5_IDMAC_NFB4EOF48":\
    line="B_IPU_INT_CTRL_5_IDMAC_NFB4EOF49":\
    line="B_IPU_INT_CTRL_5_IDMAC_NFB4EOF50":\
    line="B_IPU_INT_CTRL_5_IDMAC_NFB4EOF51":\
    line="B_IPU_INT_CTRL_5_IDMAC_NFB4EOF52":\
    line="B_IPU_INT_CTRL_5_IDMAC_NFB4EOF53":\
    line="B_IPU_INT_CTRL_5_IDMAC_NFB4EOF54":\
    line="B_IPU_INT_CTRL_5_IDMAC_NFB4EOF55":\
    line="B_IPU_INT_CTRL_5_IDMAC_NFB4EOF56":\
    line="B_IPU_INT_CTRL_5_IDMAC_NFB4EOF57":\
    line="B_IPU_INT_CTRL_5_IDMAC_NFB4EOF58":\
    line="B_IPU_INT_CTRL_5_IDMAC_NFB4EOF59":\
    line="B_IPU_INT_CTRL_5_IDMAC_NFB4EOF60":\
    line="B_IPU_INT_CTRL_5_IDMAC_NFB4EOF61":\
    line="B_IPU_INT_CTRL_5_IDMAC_NFB4EOF62":\
    line="B_IPU_INT_CTRL_5_IDMAC_NFB4EOF63":\
    line="B_IPU_INT_CTRL_5_IDMAC_NFB4EOF64":\
    line="B_IPU_INT_CTRL_5_IDMAC_NFB4EOF65":\
    line="B_IPU_INT_CTRL_5_IDMAC_NFB4EOF66":\
    line="B_IPU_INT_CTRL_5_IDMAC_NFB4EOF67":\
    line="B_IPU_INT_CTRL_5_IDMAC_NFB4EOF68":\
    line="B_IPU_INT_CTRL_5_IDMAC_NFB4EOF69":\
    line="B_IPU_INT_CTRL_5_IDMAC_NFB4EOF70":\
    line="$$":\
    line="$+":\
    line="=G_IPU_INT_CTRL_6":\
    line="B_IPU_INT_CTRL_6_IDMAC_NFB4EOF71":\
    line="B_IPU_INT_CTRL_6_IDMAC_NFB4EOF72":\
    line="B_IPU_INT_CTRL_6_IDMAC_NFB4EOF73":\
    line="B_IPU_INT_CTRL_6_IDMAC_NFB4EOF74":\
    line="B_IPU_INT_CTRL_6_IDMAC_NFB4EOF75":\
    line="B_IPU_INT_CTRL_6_IDMAC_NFB4EOF76":\
    line="B_IPU_INT_CTRL_6_IDMAC_NFB4EOF77":\
    line="B_IPU_INT_CTRL_6_IDMAC_NFB4EOF78":\
    line="B_IPU_INT_CTRL_6_IDMAC_NFB4EOF79":\
    line="B_IPU_INT_CTRL_6_IDMAC_NFB4EOF80":\
    line="B_IPU_INT_CTRL_6_IDMAC_NFB4EOF81":\
    line="B_IPU_INT_CTRL_6_IDMAC_NFB4EOF82":\
    line="B_IPU_INT_CTRL_6_IDMAC_NFB4EOF83":\
    line="B_IPU_INT_CTRL_6_IDMAC_NFB4EOF84":\
    line="$$":\
    line="$+":\
    line="=G_IPU_INT_CTRL_7":\
    line="B_IPU_INT_CTRL_7_IDMAC_EOS_EN_19":\
    line="B_IPU_INT_CTRL_7_IDMAC_EOS_EN_23":\
    line="B_IPU_INT_CTRL_7_IDMAC_EOS_EN_24":\
    line="B_IPU_INT_CTRL_7_IDMAC_EOS_EN_25":\
    line="B_IPU_INT_CTRL_7_IDMAC_EOS_EN_26":\
    line="B_IPU_INT_CTRL_7_IDMAC_EOS_EN_27":\
    line="B_IPU_INT_CTRL_7_IDMAC_EOS_EN_28":\
    line="B_IPU_INT_CTRL_7_IDMAC_EOS_EN_29":\
    line="B_IPU_INT_CTRL_7_IDMAC_EOS_EN_31":\
    line="$$":\
    line="$+":\
    line="=G_IPU_INT_CTRL_8":\
    line="B_IPU_INT_CTRL_8_IDMAC_EOS_EN_33":\
    line="B_IPU_INT_CTRL_8_IDMAC_EOS_EN_41":\
    line="B_IPU_INT_CTRL_8_IDMAC_EOS_EN_42":\
    line="B_IPU_INT_CTRL_8_IDMAC_EOS_EN_43":\
    line="B_IPU_INT_CTRL_8_IDMAC_EOS_EN_44":\
    line="B_IPU_INT_CTRL_8_IDMAC_EOS_EN_51":\
    line="B_IPU_INT_CTRL_8_IDMAC_EOS_EN_52":\
    line="$$":\
    line="$+":\
    line="=G_IPU_INT_CTRL_9":\
    line="B_IPU_INT_CTRL_9_VDI_FIFO1_OVF85":\
    line="B_IPU_INT_CTRL_9_IC_BAYER_BUF_86":\
    line="B_IPU_INT_CTRL_9_IC_ENC_BUF_OV87":\
    line="B_IPU_INT_CTRL_9_IC_VF_BUF_OVF88":\
    line="B_IPU_INT_CTRL_9_CSI0_PUPE_EN":\
    line="B_IPU_INT_CTRL_9_CSI1_PUPE_EN":\
    line="$$":\
    line="$+":\
    line="=G_IPU_INT_CTRL_10":\
    line="B_IPU_INT_CTRL_10_SMFC0_FRM_LO89":\
    line="B_IPU_INT_CTRL_10_SMFC1_FRM_LO90":\
    line="B_IPU_INT_CTRL_10_SMFC2_FRM_LO91":\
    line="B_IPU_INT_CTRL_10_SMFC3_FRM_LO92":\
    line="B_IPU_INT_CTRL_10_DC_TEARING_E93":\
    line="B_IPU_INT_CTRL_10_DC_TEARING_E94":\
    line="B_IPU_INT_CTRL_10_DC_TEARING_E95":\
    line="B_IPU_INT_CTRL_10_DI0_SYNC_DIS96":\
    line="B_IPU_INT_CTRL_10_DI1_SYNC_DIS97":\
    line="B_IPU_INT_CTRL_10_DI0_TIME_OUT98":\
    line="B_IPU_INT_CTRL_10_DI1_TIME_OUT99":\
    line="B_IPU_INT_CTRL_10_IC_VF_FRM_L100":\
    line="B_IPU_INT_CTRL_10_IC_ENC_FRM_101":\
    line="B_IPU_INT_CTRL_10_IC_BAYER_FR102":\
    line="B_IPU_INT_CTRL_10_NON_PRIVILE103":\
    line="B_IPU_INT_CTRL_10_AXIW_ERR_EN":\
    line="B_IPU_INT_CTRL_10_AXIR_ERR_EN":\
    line="$$":\
    line="$+":\
    line="=G_IPU_INT_CTRL_11":\
    line="B_IPU_INT_CTRL_11_IDMAC_EOBND104":\
    line="B_IPU_INT_CTRL_11_IDMAC_EOBND105":\
    line="B_IPU_INT_CTRL_11_IDMAC_EOBND106":\
    line="B_IPU_INT_CTRL_11_IDMAC_EOBND107":\
    line="B_IPU_INT_CTRL_11_IDMAC_EOBND108":\
    line="B_IPU_INT_CTRL_11_IDMAC_EOBND109":\
    line="B_IPU_INT_CTRL_11_IDMAC_EOBND110":\
    line="B_IPU_INT_CTRL_11_IDMAC_EOBND111":\
    line="B_IPU_INT_CTRL_11_IDMAC_EOBND112":\
    line="B_IPU_INT_CTRL_11_IDMAC_EOBND113":\
    line="B_IPU_INT_CTRL_11_IDMAC_EOBND114":\
    line="B_IPU_INT_CTRL_11_IDMAC_EOBND115":\
    line="$$":\
    line="$+":\
    line="=G_IPU_INT_CTRL_12":\
    line="B_IPU_INT_CTRL_12_IDMAC_EOBND116":\
    line="B_IPU_INT_CTRL_12_IDMAC_EOBND117":\
    line="B_IPU_INT_CTRL_12_IDMAC_EOBND118":\
    line="B_IPU_INT_CTRL_12_IDMAC_EOBND119":\
    line="B_IPU_INT_CTRL_12_IDMAC_EOBND120":\
    line="B_IPU_INT_CTRL_12_IDMAC_EOBND121":\
    line="$$":\
    line="$+":\
    line="=G_IPU_INT_CTRL_13":\
    line="B_IPU_INT_CTRL_13_IDMAC_TH_EN_0":\
    line="B_IPU_INT_CTRL_13_IDMAC_TH_EN_1":\
    line="B_IPU_INT_CTRL_13_IDMAC_TH_EN_2":\
    line="B_IPU_INT_CTRL_13_IDMAC_TH_EN_3":\
    line="B_IPU_INT_CTRL_13_IDMAC_TH_EN_5":\
    line="B_IPU_INT_CTRL_13_IDMAC_TH_EN_8":\
    line="B_IPU_INT_CTRL_13_IDMAC_TH_EN_9":\
    line="B_IPU_INT_CTRL_13_IDMAC_TH_EN_10":\
    line="B_IPU_INT_CTRL_13_IDMAC_TH_EN_11":\
    line="B_IPU_INT_CTRL_13_IDMAC_TH_EN_12":\
    line="B_IPU_INT_CTRL_13_IDMAC_TH_EN_13":\
    line="B_IPU_INT_CTRL_13_IDMAC_TH_EN_14":\
    line="B_IPU_INT_CTRL_13_IDMAC_TH_EN_15":\
    line="B_IPU_INT_CTRL_13_IDMAC_TH_EN_17":\
    line="B_IPU_INT_CTRL_13_IDMAC_TH_EN_18":\
    line="B_IPU_INT_CTRL_13_IDMAC_TH_EN_19":\
    line="B_IPU_INT_CTRL_13_IDMAC_TH_EN_20":\
    line="B_IPU_INT_CTRL_13_IDMAC_TH_EN_21":\
    line="B_IPU_INT_CTRL_13_IDMAC_TH_EN_22":\
    line="B_IPU_INT_CTRL_13_IDMAC_TH_EN_23":\
    line="B_IPU_INT_CTRL_13_IDMAC_TH_EN_24":\
    line="B_IPU_INT_CTRL_13_IDMAC_TH_EN_25":\
    line="B_IPU_INT_CTRL_13_IDMAC_TH_EN_26":\
    line="B_IPU_INT_CTRL_13_IDMAC_TH_EN_27":\
    line="B_IPU_INT_CTRL_13_IDMAC_TH_EN_28":\
    line="B_IPU_INT_CTRL_13_IDMAC_TH_EN_29":\
    line="B_IPU_INT_CTRL_13_IDMAC_TH_EN_31":\
    line="$$":\
    line="$+":\
    line="=G_IPU_INT_CTRL_14":\
    line="B_IPU_INT_CTRL_14_IDMAC_TH_EN_33":\
    line="B_IPU_INT_CTRL_14_IDMAC_TH_EN_40":\
    line="B_IPU_INT_CTRL_14_IDMAC_TH_EN_41":\
    line="B_IPU_INT_CTRL_14_IDMAC_TH_EN_42":\
    line="B_IPU_INT_CTRL_14_IDMAC_TH_EN_43":\
    line="B_IPU_INT_CTRL_14_IDMAC_TH_EN_44":\
    line="B_IPU_INT_CTRL_14_IDMAC_TH_EN_45":\
    line="B_IPU_INT_CTRL_14_IDMAC_TH_EN_46":\
    line="B_IPU_INT_CTRL_14_IDMAC_TH_EN_47":\
    line="B_IPU_INT_CTRL_14_IDMAC_TH_EN_48":\
    line="B_IPU_INT_CTRL_14_IDMAC_TH_EN_49":\
    line="B_IPU_INT_CTRL_14_IDMAC_TH_EN_50":\
    line="B_IPU_INT_CTRL_14_IDMAC_TH_EN_51":\
    line="B_IPU_INT_CTRL_14_IDMAC_TH_EN_52":\
    line="$$":\
    line="$+":\
    line="=G_IPU_INT_CTRL_15":\
    line="B_IPU_INT_CTRL_15_SNOOPING1_I122":\
    line="B_IPU_INT_CTRL_15_SNOOPING2_I123":\
    line="B_IPU_INT_CTRL_15_DP_SF_START_EN":\
    line="B_IPU_INT_CTRL_15_DP_SF_END_EN":\
    line="B_IPU_INT_CTRL_15_DP_ASF_STAR124":\
    line="B_IPU_INT_CTRL_15_DP_ASF_END_EN":\
    line="B_IPU_INT_CTRL_15_DP_SF_BRAKE_EN":\
    line="B_IPU_INT_CTRL_15_DP_ASF_BRAK125":\
    line="B_IPU_INT_CTRL_15_DC_FC_0_EN":\
    line="B_IPU_INT_CTRL_15_DC_FC_1_EN":\
    line="B_IPU_INT_CTRL_15_DC_FC_2_EN":\
    line="B_IPU_INT_CTRL_15_DC_FC_3_EN":\
    line="B_IPU_INT_CTRL_15_DC_FC_4_EN":\
    line="B_IPU_INT_CTRL_15_DC_FC_6_EN":\
    line="B_IPU_INT_CTRL_15_DI_VSYNC_PR126":\
    line="B_IPU_INT_CTRL_15_DI_VSYNC_PR127":\
    line="B_IPU_INT_CTRL_15_DC_DP_START_EN":\
    line="B_IPU_INT_CTRL_15_DC_ASYNC_ST128":\
    line="B_IPU_INT_CTRL_15_DI0_CNT_EN_129":\
    line="B_IPU_INT_CTRL_15_DI0_CNT_EN_130":\
    line="B_IPU_INT_CTRL_15_DI0_CNT_EN_131":\
    line="B_IPU_INT_CTRL_15_DI0_CNT_EN_132":\
    line="B_IPU_INT_CTRL_15_DI0_CNT_EN_133":\
    line="B_IPU_INT_CTRL_15_DI0_CNT_EN_134":\
    line="B_IPU_INT_CTRL_15_DI0_CNT_EN_135":\
    line="B_IPU_INT_CTRL_15_DI0_CNT_EN_136":\
    line="B_IPU_INT_CTRL_15_DI0_CNT_EN_137":\
    line="B_IPU_INT_CTRL_15_DI0_CNT_EN_138":\
    line="B_IPU_INT_CTRL_15_DI0_CNT_EN_139":\
    line="B_IPU_INT_CTRL_15_DI1_DISP_CL140":\
    line="B_IPU_INT_CTRL_15_DI1_CNT_EN_141":\
    line="B_IPU_INT_CTRL_15_DI1_CNT_EN_142":\
    line="$$":\
    line="$+":\
    line="=G_IPU_SDMA_EVENT_1":\
    line="B_IPU_SDMA_EVENT_1_IDMAC_EOF_143":\
    line="B_IPU_SDMA_EVENT_1_IDMAC_EOF_144":\
    line="B_IPU_SDMA_EVENT_1_IDMAC_EOF_145":\
    line="B_IPU_SDMA_EVENT_1_IDMAC_EOF_146":\
    line="B_IPU_SDMA_EVENT_1_IDMAC_EOF_147":\
    line="B_IPU_SDMA_EVENT_1_IDMAC_EOF_148":\
    line="B_IPU_SDMA_EVENT_1_IDMAC_EOF_149":\
    line="B_IPU_SDMA_EVENT_1_IDMAC_EOF_150":\
    line="B_IPU_SDMA_EVENT_1_IDMAC_EOF_151":\
    line="B_IPU_SDMA_EVENT_1_IDMAC_EOF_152":\
    line="B_IPU_SDMA_EVENT_1_IDMAC_EOF_153":\
    line="B_IPU_SDMA_EVENT_1_IDMAC_EOF_154":\
    line="B_IPU_SDMA_EVENT_1_IDMAC_EOF_155":\
    line="B_IPU_SDMA_EVENT_1_IDMAC_EOF_156":\
    line="B_IPU_SDMA_EVENT_1_IDMAC_EOF_157":\
    line="B_IPU_SDMA_EVENT_1_IDMAC_EOF_158":\
    line="B_IPU_SDMA_EVENT_1_IDMAC_EOF_159":\
    line="B_IPU_SDMA_EVENT_1_IDMAC_EOF_160":\
    line="B_IPU_SDMA_EVENT_1_IDMAC_EOF_161":\
    line="B_IPU_SDMA_EVENT_1_IDMAC_EOF_162":\
    line="B_IPU_SDMA_EVENT_1_IDMAC_EOF_163":\
    line="B_IPU_SDMA_EVENT_1_IDMAC_EOF_164":\
    line="B_IPU_SDMA_EVENT_1_IDMAC_EOF_165":\
    line="B_IPU_SDMA_EVENT_1_IDMAC_EOF_166":\
    line="B_IPU_SDMA_EVENT_1_IDMAC_EOF_167":\
    line="B_IPU_SDMA_EVENT_1_IDMAC_EOF_168":\
    line="B_IPU_SDMA_EVENT_1_IDMAC_EOF_169":\
    line="$$":\
    line="$+":\
    line="=G_IPU_SDMA_EVENT_2":\
    line="B_IPU_SDMA_EVENT_2_IDMAC_EOF_170":\
    line="B_IPU_SDMA_EVENT_2_IDMAC_EOF_171":\
    line="B_IPU_SDMA_EVENT_2_IDMAC_EOF_172":\
    line="B_IPU_SDMA_EVENT_2_IDMAC_EOF_173":\
    line="B_IPU_SDMA_EVENT_2_IDMAC_EOF_174":\
    line="B_IPU_SDMA_EVENT_2_IDMAC_EOF_175":\
    line="B_IPU_SDMA_EVENT_2_IDMAC_EOF_176":\
    line="B_IPU_SDMA_EVENT_2_IDMAC_EOF_177":\
    line="B_IPU_SDMA_EVENT_2_IDMAC_EOF_178":\
    line="B_IPU_SDMA_EVENT_2_IDMAC_EOF_179":\
    line="B_IPU_SDMA_EVENT_2_IDMAC_EOF_180":\
    line="B_IPU_SDMA_EVENT_2_IDMAC_EOF_181":\
    line="B_IPU_SDMA_EVENT_2_IDMAC_EOF_182":\
    line="B_IPU_SDMA_EVENT_2_IDMAC_EOF_183":\
    line="$$":\
    line="$+":\
    line="=G_IPU_SDMA_EVENT_3":\
    line="B_IPU_SDMA_EVENT_3_IDMAC_NFAC184":\
    line="B_IPU_SDMA_EVENT_3_IDMAC_NFAC185":\
    line="B_IPU_SDMA_EVENT_3_IDMAC_NFAC186":\
    line="B_IPU_SDMA_EVENT_3_IDMAC_NFAC187":\
    line="B_IPU_SDMA_EVENT_3_IDMAC_NFAC188":\
    line="B_IPU_SDMA_EVENT_3_IDMAC_NFAC189":\
    line="B_IPU_SDMA_EVENT_3_IDMAC_NFAC190":\
    line="B_IPU_SDMA_EVENT_3_IDMAC_NFAC191":\
    line="B_IPU_SDMA_EVENT_3_IDMAC_NFAC192":\
    line="B_IPU_SDMA_EVENT_3_IDMAC_NFAC193":\
    line="B_IPU_SDMA_EVENT_3_IDMAC_NFAC194":\
    line="B_IPU_SDMA_EVENT_3_IDMAC_NFAC195":\
    line="B_IPU_SDMA_EVENT_3_IDMAC_NFAC196":\
    line="B_IPU_SDMA_EVENT_3_IDMAC_NFAC197":\
    line="B_IPU_SDMA_EVENT_3_IDMAC_NFAC198":\
    line="B_IPU_SDMA_EVENT_3_IDMAC_NFAC199":\
    line="B_IPU_SDMA_EVENT_3_IDMAC_NFAC200":\
    line="B_IPU_SDMA_EVENT_3_IDMAC_NFAC201":\
    line="B_IPU_SDMA_EVENT_3_IDMAC_NFAC202":\
    line="B_IPU_SDMA_EVENT_3_IDMAC_NFAC203":\
    line="B_IPU_SDMA_EVENT_3_IDMAC_NFAC204":\
    line="B_IPU_SDMA_EVENT_3_IDMAC_NFAC205":\
    line="B_IPU_SDMA_EVENT_3_IDMAC_NFAC206":\
    line="B_IPU_SDMA_EVENT_3_IDMAC_NFAC207":\
    line="B_IPU_SDMA_EVENT_3_IDMAC_NFAC208":\
    line="B_IPU_SDMA_EVENT_3_IDMAC_NFAC209":\
    line="B_IPU_SDMA_EVENT_3_IDMAC_NFAC210":\
    line="$$":\
    line="$+":\
    line="=G_IPU_SDMA_EVENT_4":\
    line="B_IPU_SDMA_EVENT_4_IDMAC_NFAC211":\
    line="B_IPU_SDMA_EVENT_4_IDMAC_NFAC212":\
    line="B_IPU_SDMA_EVENT_4_IDMAC_NFAC213":\
    line="B_IPU_SDMA_EVENT_4_IDMAC_NFAC214":\
    line="B_IPU_SDMA_EVENT_4_IDMAC_NFAC215":\
    line="B_IPU_SDMA_EVENT_4_IDMAC_NFAC216":\
    line="B_IPU_SDMA_EVENT_4_IDMAC_NFAC217":\
    line="B_IPU_SDMA_EVENT_4_IDMAC_NFAC218":\
    line="B_IPU_SDMA_EVENT_4_IDMAC_NFAC219":\
    line="B_IPU_SDMA_EVENT_4_IDMAC_NFAC220":\
    line="B_IPU_SDMA_EVENT_4_IDMAC_NFAC221":\
    line="B_IPU_SDMA_EVENT_4_IDMAC_NFAC222":\
    line="B_IPU_SDMA_EVENT_4_IDMAC_NFAC223":\
    line="B_IPU_SDMA_EVENT_4_IDMAC_NFAC224":\
    line="$$":\
    line="$+":\
    line="=G_IPU_SDMA_EVENT_7":\
    line="B_IPU_SDMA_EVENT_7_IDMAC_EOS_225":\
    line="B_IPU_SDMA_EVENT_7_IDMAC_EOS_226":\
    line="B_IPU_SDMA_EVENT_7_IDMAC_EOS_227":\
    line="B_IPU_SDMA_EVENT_7_IDMAC_EOS_228":\
    line="B_IPU_SDMA_EVENT_7_IDMAC_EOS_229":\
    line="B_IPU_SDMA_EVENT_7_IDMAC_EOS_230":\
    line="B_IPU_SDMA_EVENT_7_IDMAC_EOS_231":\
    line="B_IPU_SDMA_EVENT_7_IDMAC_EOS_232":\
    line="B_IPU_SDMA_EVENT_7_IDMAC_EOS_233":\
    line="$$":\
    line="$+":\
    line="=G_IPU_SDMA_EVENT_8":\
    line="B_IPU_SDMA_EVENT_8_IDMAC_EOS_234":\
    line="B_IPU_SDMA_EVENT_8_IDMAC_EOS_235":\
    line="B_IPU_SDMA_EVENT_8_IDMAC_EOS_236":\
    line="B_IPU_SDMA_EVENT_8_IDMAC_EOS_237":\
    line="B_IPU_SDMA_EVENT_8_IDMAC_EOS_238":\
    line="B_IPU_SDMA_EVENT_8_IDMAC_EOS_239":\
    line="B_IPU_SDMA_EVENT_8_IDMAC_EOS_240":\
    line="$$":\
    line="$+":\
    line="=G_IPU_SDMA_EVENT_11":\
    line="B_IPU_SDMA_EVENT_11_IDMAC_EOB241":\
    line="B_IPU_SDMA_EVENT_11_IDMAC_EOB242":\
    line="B_IPU_SDMA_EVENT_11_IDMAC_EOB243":\
    line="B_IPU_SDMA_EVENT_11_IDMAC_EOB244":\
    line="B_IPU_SDMA_EVENT_11_IDMAC_EOB245":\
    line="B_IPU_SDMA_EVENT_11_IDMAC_EOB246":\
    line="B_IPU_SDMA_EVENT_11_IDMAC_EOB247":\
    line="B_IPU_SDMA_EVENT_11_IDMAC_EOB248":\
    line="B_IPU_SDMA_EVENT_11_IDMAC_EOB249":\
    line="B_IPU_SDMA_EVENT_11_IDMAC_EOB250":\
    line="B_IPU_SDMA_EVENT_11_IDMAC_EOB251":\
    line="B_IPU_SDMA_EVENT_11_IDMAC_EOB252":\
    line="$$":\
    line="$+":\
    line="=G_IPU_SDMA_EVENT_12":\
    line="B_IPU_SDMA_EVENT_12_IDMAC_EOB253":\
    line="B_IPU_SDMA_EVENT_12_IDMAC_EOB254":\
    line="B_IPU_SDMA_EVENT_12_IDMAC_EOB255":\
    line="B_IPU_SDMA_EVENT_12_IDMAC_EOB256":\
    line="B_IPU_SDMA_EVENT_12_IDMAC_EOB257":\
    line="B_IPU_SDMA_EVENT_12_IDMAC_EOB258":\
    line="$$":\
    line="$+":\
    line="=G_IPU_SDMA_EVENT_13":\
    line="B_IPU_SDMA_EVENT_13_IDMAC_TH_259":\
    line="B_IPU_SDMA_EVENT_13_IDMAC_TH_260":\
    line="B_IPU_SDMA_EVENT_13_IDMAC_TH_261":\
    line="B_IPU_SDMA_EVENT_13_IDMAC_TH_262":\
    line="B_IPU_SDMA_EVENT_13_IDMAC_TH_263":\
    line="B_IPU_SDMA_EVENT_13_IDMAC_TH_264":\
    line="B_IPU_SDMA_EVENT_13_IDMAC_TH_265":\
    line="B_IPU_SDMA_EVENT_13_IDMAC_TH_266":\
    line="B_IPU_SDMA_EVENT_13_IDMAC_TH_267":\
    line="B_IPU_SDMA_EVENT_13_IDMAC_TH_268":\
    line="B_IPU_SDMA_EVENT_13_IDMAC_TH_269":\
    line="B_IPU_SDMA_EVENT_13_IDMAC_TH_270":\
    line="B_IPU_SDMA_EVENT_13_IDMAC_TH_271":\
    line="B_IPU_SDMA_EVENT_13_IDMAC_TH_272":\
    line="B_IPU_SDMA_EVENT_13_IDMAC_TH_273":\
    line="B_IPU_SDMA_EVENT_13_IDMAC_TH_274":\
    line="B_IPU_SDMA_EVENT_13_IDMAC_TH_275":\
    line="B_IPU_SDMA_EVENT_13_IDMAC_TH_276":\
    line="B_IPU_SDMA_EVENT_13_IDMAC_TH_277":\
    line="B_IPU_SDMA_EVENT_13_IDMAC_TH_278":\
    line="B_IPU_SDMA_EVENT_13_IDMAC_TH_279":\
    line="B_IPU_SDMA_EVENT_13_IDMAC_TH_280":\
    line="B_IPU_SDMA_EVENT_13_IDMAC_TH_281":\
    line="B_IPU_SDMA_EVENT_13_IDMAC_TH_282":\
    line="B_IPU_SDMA_EVENT_13_IDMAC_TH_283":\
    line="B_IPU_SDMA_EVENT_13_IDMAC_TH_284":\
    line="B_IPU_SDMA_EVENT_13_IDMAC_TH_285":\
    line="$$":\
    line="$+":\
    line="=G_IPU_SDMA_EVENT_14":\
    line="B_IPU_SDMA_EVENT_14_IDMAC_TH_286":\
    line="B_IPU_SDMA_EVENT_14_IDMAC_TH_287":\
    line="B_IPU_SDMA_EVENT_14_IDMAC_TH_288":\
    line="B_IPU_SDMA_EVENT_14_IDMAC_TH_289":\
    line="B_IPU_SDMA_EVENT_14_IDMAC_TH_290":\
    line="B_IPU_SDMA_EVENT_14_IDMAC_TH_291":\
    line="B_IPU_SDMA_EVENT_14_IDMAC_TH_292":\
    line="B_IPU_SDMA_EVENT_14_IDMAC_TH_293":\
    line="B_IPU_SDMA_EVENT_14_IDMAC_TH_294":\
    line="B_IPU_SDMA_EVENT_14_IDMAC_TH_295":\
    line="B_IPU_SDMA_EVENT_14_IDMAC_TH_296":\
    line="B_IPU_SDMA_EVENT_14_IDMAC_TH_297":\
    line="B_IPU_SDMA_EVENT_14_IDMAC_TH_298":\
    line="B_IPU_SDMA_EVENT_14_IDMAC_TH_299":\
    line="$$":\
    line="$+":\
    line="=G_IPU_SRM_PRI1":\
    line="B_IPU_SRM_PRI1_CSI1_SRM_PRI":\
    line="B_IPU_SRM_PRI1_CSI1_SRM_MODE":\
    line="B_IPU_SRM_PRI1_CSI0_SRM_PRI":\
    line="B_IPU_SRM_PRI1_CSI0_SRM_MODE":\
    line="$$":\
    line="$+":\
    line="=G_IPU_SRM_PRI2":\
    line="B_IPU_SRM_PRI2_DP_SRM_PRI":\
    line="B_IPU_SRM_PRI2_DP_S_SRM_MODE":\
    line="B_IPU_SRM_PRI2_DP_A0_SRM_MODE":\
    line="B_IPU_SRM_PRI2_DP_A1_SRM_MODE":\
    line="B_IPU_SRM_PRI2_DC_SRM_PRI":\
    line="B_IPU_SRM_PRI2_DC_2_SRM_MODE":\
    line="B_IPU_SRM_PRI2_DC_6_SRM_MODE":\
    line="B_IPU_SRM_PRI2_DI0_SRM_PRI":\
    line="B_IPU_SRM_PRI2_DI0_SRM_MCU_USE":\
    line="B_IPU_SRM_PRI2_DI1_SRM_PRI":\
    line="B_IPU_SRM_PRI2_DI1_SRM_MODE":\
    line="$$":\
    line="$+":\
    line="=G_IPU_FS_PROC_FLOW1":\
    line="B_IPU_FS_PROC_FLOW1_PRPENC_RO300":\
    line="B_IPU_FS_PROC_FLOW1_PRPVF_ROT301":\
    line="B_IPU_FS_PROC_FLOW1_PP_SRC_SEL":\
    line="B_IPU_FS_PROC_FLOW1_PP_ROT_SR302":\
    line="B_IPU_FS_PROC_FLOW1_VDI1_SRC_SEL":\
    line="B_IPU_FS_PROC_FLOW1_VDI3_SRC_SEL":\
    line="B_IPU_FS_PROC_FLOW1_PRP_SRC_SEL":\
    line="B_IPU_FS_PROC_FLOW1_VDI_SRC_SEL":\
    line="B_IPU_FS_PROC_FLOW1_ENC_IN_VALID":\
    line="B_IPU_FS_PROC_FLOW1_VF_IN_VALID":\
    line="$$":\
    line="$+":\
    line="=G_IPU_FS_PROC_FLOW2":\
    line="B_IPU_FS_PROC_FLOW2_PRP_ENC_D303":\
    line="B_IPU_FS_PROC_FLOW2_PRPVF_DES304":\
    line="B_IPU_FS_PROC_FLOW2_PRPVF_ROT305":\
    line="B_IPU_FS_PROC_FLOW2_PP_DEST_SEL":\
    line="B_IPU_FS_PROC_FLOW2_PP_ROT_DE306":\
    line="B_IPU_FS_PROC_FLOW2_PRPENC_RO307":\
    line="B_IPU_FS_PROC_FLOW2_PRP_DEST_SEL":\
    line="$$":\
    line="$+":\
    line="=G_IPU_FS_PROC_FLOW3":\
    line="B_IPU_FS_PROC_FLOW3_SMFC0_DES308":\
    line="B_IPU_FS_PROC_FLOW3_SMFC1_DES309":\
    line="B_IPU_FS_PROC_FLOW3_SMFC2_DES310":\
    line="B_IPU_FS_PROC_FLOW3_SMFC3_DES311":\
    line="B_IPU_FS_PROC_FLOW3_VDOA_DEST312":\
    line="B_IPU_FS_PROC_FLOW3_EXT_SRC1_313":\
    line="B_IPU_FS_PROC_FLOW3_EXT_SRC2_314":\
    line="B_IPU_FS_PROC_FLOW3_VPU_DEST_SEL":\
    line="$$":\
    line="$+":\
    line="=G_IPU_FS_DISP_FLOW1":\
    line="B_IPU_FS_DISP_FLOW1_DP_SYNC0_315":\
    line="B_IPU_FS_DISP_FLOW1_DP_SYNC1_316":\
    line="B_IPU_FS_DISP_FLOW1_DP_ASYNC0317":\
    line="B_IPU_FS_DISP_FLOW1_DP_ASYNC1318":\
    line="B_IPU_FS_DISP_FLOW1_DC2_SRC_SEL":\
    line="B_IPU_FS_DISP_FLOW1_DC1_SRC_SEL":\
    line="$$":\
    line="$+":\
    line="=G_IPU_FS_DISP_FLOW2":\
    line="B_IPU_FS_DISP_FLOW2_DP_ASYNC0319":\
    line="B_IPU_FS_DISP_FLOW2_DP_ASYNC1320":\
    line="B_IPU_FS_DISP_FLOW2_DC2_ALT_S321":\
    line="$$":\
    line="$+":\
    line="=G_IPU_SKIP":\
    line="B_IPU_SKIP_CSI_MAX_RATIO_SKIP322":\
    line="B_IPU_SKIP_CSI_SKIP_IC_ENC":\
    line="B_IPU_SKIP_CSI_MAX_RATIO_SKIP323":\
    line="B_IPU_SKIP_CSI_SKIP_IC_VF":\
    line="B_IPU_SKIP_VDI_MAX_RATIO_SKIP":\
    line="B_IPU_SKIP_VDI_SKIP":\
    line="$$":\
    line="$+":\
    line="=G_IPU_DISP_ALT_CONF":\
    line="$$":\
    line="$+":\
    line="=G_IPU_DISP_GEN":\
    line="B_IPU_DISP_GEN_DI0_DUAL_MODE":\
    line="B_IPU_DISP_GEN_DI1_DUAL_MODE":\
    line="B_IPU_DISP_GEN_DC2_DOUBLE_FLOW":\
    line="B_IPU_DISP_GEN_DP_ASYNC_DOUBL324":\
    line="B_IPU_DISP_GEN_DP_FG_EN_ASYNC0":\
    line="B_IPU_DISP_GEN_DP_FG_EN_ASYNC1":\
    line="B_IPU_DISP_GEN_DP_PIPE_CLR":\
    line="B_IPU_DISP_GEN_MCU_DI_ID_8":\
    line="B_IPU_DISP_GEN_MCU_DI_ID_9":\
    line="B_IPU_DISP_GEN_MCU_T":\
    line="B_IPU_DISP_GEN_MCU_MAX_BURST_325":\
    line="B_IPU_DISP_GEN_CSI_VSYNC_DEST":\
    line="B_IPU_DISP_GEN_DI0_COUNTER_RE326":\
    line="B_IPU_DISP_GEN_DI1_COUNTER_RE327":\
    line="$$":\
    line="$+":\
    line="=G_IPU_DISP_ALT1":\
    line="B_IPU_DISP_ALT1_RUN_VALUE_M1_328":\
    line="B_IPU_DISP_ALT1_CNT_CLR_SEL_A329":\
    line="B_IPU_DISP_ALT1_CNT_AUTO_RELO330":\
    line="B_IPU_DISP_ALT1_STEP_REPEAT_A331":\
    line="B_IPU_DISP_ALT1_SEL_ALT_0":\
    line="$$":\
    line="$+":\
    line="=G_IPU_DISP_ALT2":\
    line="B_IPU_DISP_ALT2_OFFSET_VALUE_332":\
    line="B_IPU_DISP_ALT2_OFFSET_RESOLU333":\
    line="B_IPU_DISP_ALT2_RUN_RESOLUTIO334":\
    line="$$":\
    line="$+":\
    line="=G_IPU_DISP_ALT3":\
    line="B_IPU_DISP_ALT3_RUN_VALUE_M1_335":\
    line="B_IPU_DISP_ALT3_CNT_CLR_SEL_A336":\
    line="B_IPU_DISP_ALT3_CNT_AUTO_RELO337":\
    line="B_IPU_DISP_ALT3_STEP_REPEAT_A338":\
    line="B_IPU_DISP_ALT3_SEL_ALT_1":\
    line="$$":\
    line="$+":\
    line="=G_IPU_DISP_ALT4":\
    line="B_IPU_DISP_ALT4_OFFSET_VALUE_339":\
    line="B_IPU_DISP_ALT4_OFFSET_RESOLU340":\
    line="B_IPU_DISP_ALT4_RUN_RESOLUTIO341":\
    line="$$":\
    line="$+":\
    line="=G_IPU_MEM_RST":\
    line="B_IPU_MEM_RST_RST_MEM_EN":\
    line="B_IPU_MEM_RST_RST_MEM_START":\
    line="$$":\
    line="$+":\
    line="=G_IPU_PM":\
    line="B_IPU_PM_DI0_CLK_PERIOD_0":\
    line="B_IPU_PM_DI0_CLK_PERIOD_1":\
    line="B_IPU_PM_DI0_SRM_CLOCK_CHANGE342":\
    line="B_IPU_PM_CLCOK_MODE_STAT":\
    line="B_IPU_PM_DI1_CLK_PERIOD_0":\
    line="B_IPU_PM_DI1_CLK_PERIOD_1":\
    line="B_IPU_PM_DI1_SRM_CLOCK_CHANGE343":\
    line="B_IPU_PM_LPSR_MODE":\
    line="$$":\
    line="$+":\
    line="=G_IPU_GPR":\
    line="B_IPU_GPR_IPU_GPN":\
    line="B_IPU_GPR_IPU_CH_BUF2_RDY0_CLR":\
    line="B_IPU_GPR_IPU_CH_BUF2_RDY1_CLR":\
    line="B_IPU_GPR_IPU_DI0_CLK_CHANGE_344":\
    line="B_IPU_GPR_IPU_DI1_CLK_CHANGE_345":\
    line="B_IPU_GPR_IPU_ALT_CH_BUF0_RDY346":\
    line="B_IPU_GPR_IPU_ALT_CH_BUF0_RDY347":\
    line="B_IPU_GPR_IPU_ALT_CH_BUF1_RDY348":\
    line="B_IPU_GPR_IPU_ALT_CH_BUF1_RDY349":\
    line="B_IPU_GPR_IPU_CH_BUF0_RDY0_CLR":\
    line="B_IPU_GPR_IPU_CH_BUF0_RDY1_CLR":\
    line="B_IPU_GPR_IPU_CH_BUF1_RDY0_CLR":\
    line="B_IPU_GPR_IPU_CH_BUF1_RDY1_CLR":\
    line="$$":\
    line="$+":\
    line="=G_IPU_CH_DB_MODE_SEL1":\
    line="B_IPU_CH_DB_MODE_SEL1_DMA_CH_350":\
    line="B_IPU_CH_DB_MODE_SEL1_DMA_CH_351":\
    line="B_IPU_CH_DB_MODE_SEL1_DMA_CH_352":\
    line="B_IPU_CH_DB_MODE_SEL1_DMA_CH_353":\
    line="B_IPU_CH_DB_MODE_SEL1_DMA_CH_354":\
    line="B_IPU_CH_DB_MODE_SEL1_DMA_CH_355":\
    line="B_IPU_CH_DB_MODE_SEL1_DMA_CH_356":\
    line="B_IPU_CH_DB_MODE_SEL1_DMA_CH_357":\
    line="B_IPU_CH_DB_MODE_SEL1_DMA_CH_358":\
    line="B_IPU_CH_DB_MODE_SEL1_DMA_CH_359":\
    line="B_IPU_CH_DB_MODE_SEL1_DMA_CH_360":\
    line="B_IPU_CH_DB_MODE_SEL1_DMA_CH_361":\
    line="B_IPU_CH_DB_MODE_SEL1_DMA_CH_362":\
    line="B_IPU_CH_DB_MODE_SEL1_DMA_CH_363":\
    line="$$":\
    line="$+":\
    line="=G_IPU_ALT_CH_DB_MODE_SEL0":\
    line="B_IPU_ALT_CH_DB_MODE_SEL0_DMA364":\
    line="B_IPU_ALT_CH_DB_MODE_SEL0_DMA365":\
    line="B_IPU_ALT_CH_DB_MODE_SEL0_DMA366":\
    line="B_IPU_ALT_CH_DB_MODE_SEL0_DMA367":\
    line="B_IPU_ALT_CH_DB_MODE_SEL0_DMA368":\
    line="B_IPU_ALT_CH_DB_MODE_SEL0_DMA369":\
    line="$$":\
    line="$+":\
    line="=G_IPU_ALT_CH_DB_MODE_SEL1":\
    line="B_IPU_ALT_CH_DB_MODE_SEL1_DMA370":\
    line="B_IPU_ALT_CH_DB_MODE_SEL1_DMA371":\
    line="B_IPU_ALT_CH_DB_MODE_SEL1_DMA372":\
    line="$$":\
    line="$+":\
    line="=G_IPU_ALT_CH_TRB_MODE_SEL0":\
    line="B_IPU_ALT_CH_TRB_MODE_SEL0_DM373":\
    line="B_IPU_ALT_CH_TRB_MODE_SEL0_DM374":\
    line="B_IPU_ALT_CH_TRB_MODE_SEL0_DM375":\
    line="B_IPU_ALT_CH_TRB_MODE_SEL0_DM376":\
    line="B_IPU_ALT_CH_TRB_MODE_SEL0_DM377":\
    line="B_IPU_ALT_CH_TRB_MODE_SEL0_DM378":\
    line="B_IPU_ALT_CH_TRB_MODE_SEL0_DM379":\
    line="B_IPU_ALT_CH_TRB_MODE_SEL0_DM380":\
    line="$$":\
    line="$+":\
    line="=G_IPU_ALT_CH_TRB_MODE_SEL1":\
    line="B_IPU_ALT_CH_TRB_MODE_SEL1_DM381":\
    line="$$":\
    line="$+":\
    line="=G_IPU_INT_STAT_1":\
    line="B_IPU_INT_STAT_1_IDMAC_EOF_0":\
    line="B_IPU_INT_STAT_1_IDMAC_EOF_1":\
    line="B_IPU_INT_STAT_1_IDMAC_EOF_2":\
    line="B_IPU_INT_STAT_1_IDMAC_EOF_3":\
    line="B_IPU_INT_STAT_1_IDMAC_EOF_5":\
    line="B_IPU_INT_STAT_1_IDMAC_EOF_8":\
    line="B_IPU_INT_STAT_1_IDMAC_EOF_9":\
    line="B_IPU_INT_STAT_1_IDMAC_EOF_10":\
    line="B_IPU_INT_STAT_1_IDMAC_EOF_11":\
    line="B_IPU_INT_STAT_1_IDMAC_EOF_12":\
    line="B_IPU_INT_STAT_1_IDMAC_EOF_13":\
    line="B_IPU_INT_STAT_1_IDMAC_EOF_14":\
    line="B_IPU_INT_STAT_1_IDMAC_EOF_15":\
    line="B_IPU_INT_STAT_1_IDMAC_EOF_17":\
    line="B_IPU_INT_STAT_1_IDMAC_EOF_18":\
    line="B_IPU_INT_STAT_1_IDMAC_EOF_19":\
    line="B_IPU_INT_STAT_1_IDMAC_EOF_20":\
    line="B_IPU_INT_STAT_1_IDMAC_EOF_21":\
    line="B_IPU_INT_STAT_1_IDMAC_EOF_22":\
    line="B_IPU_INT_STAT_1_IDMAC_EOF_23":\
    line="B_IPU_INT_STAT_1_IDMAC_EOF_24":\
    line="B_IPU_INT_STAT_1_IDMAC_EOF_25":\
    line="B_IPU_INT_STAT_1_IDMAC_EOF_26":\
    line="B_IPU_INT_STAT_1_IDMAC_EOF_27":\
    line="B_IPU_INT_STAT_1_IDMAC_EOF_28":\
    line="B_IPU_INT_STAT_1_IDMAC_EOF_29":\
    line="B_IPU_INT_STAT_1_IDMAC_EOF_31":\
    line="$$":\
    line="$+":\
    line="=G_IPU_INT_STAT_2":\
    line="B_IPU_INT_STAT_2_IDMAC_EOF_33":\
    line="B_IPU_INT_STAT_2_IDMAC_EOF_40":\
    line="B_IPU_INT_STAT_2_IDMAC_EOF_41":\
    line="B_IPU_INT_STAT_2_IDMAC_EOF_42":\
    line="B_IPU_INT_STAT_2_IDMAC_EOF_43":\
    line="B_IPU_INT_STAT_2_IDMAC_EOF_44":\
    line="B_IPU_INT_STAT_2_IDMAC_EOF_45":\
    line="B_IPU_INT_STAT_2_IDMAC_EOF_46":\
    line="B_IPU_INT_STAT_2_IDMAC_EOF_47":\
    line="B_IPU_INT_STAT_2_IDMAC_EOF_48":\
    line="B_IPU_INT_STAT_2_IDMAC_EOF_49":\
    line="B_IPU_INT_STAT_2_IDMAC_EOF_50":\
    line="B_IPU_INT_STAT_2_IDMAC_EOF_51":\
    line="B_IPU_INT_STAT_2_IDMAC_EOF_52":\
    line="$$":\
    line="$+":\
    line="=G_IPU_INT_STAT_3":\
    line="B_IPU_INT_STAT_3_IDMAC_NFACK_0":\
    line="B_IPU_INT_STAT_3_IDMAC_NFACK_1":\
    line="B_IPU_INT_STAT_3_IDMAC_NFACK_2":\
    line="B_IPU_INT_STAT_3_IDMAC_NFACK_3":\
    line="B_IPU_INT_STAT_3_IDMAC_NFACK_5":\
    line="B_IPU_INT_STAT_3_IDMAC_NFACK_8":\
    line="B_IPU_INT_STAT_3_IDMAC_NFACK_9":\
    line="B_IPU_INT_STAT_3_IDMAC_NFACK_10":\
    line="B_IPU_INT_STAT_3_IDMAC_NFACK_11":\
    line="B_IPU_INT_STAT_3_IDMAC_NFACK_12":\
    line="B_IPU_INT_STAT_3_IDMAC_NFACK_13":\
    line="B_IPU_INT_STAT_3_IDMAC_NFACK_14":\
    line="B_IPU_INT_STAT_3_IDMAC_NFACK_15":\
    line="B_IPU_INT_STAT_3_IDMAC_NFACK_17":\
    line="B_IPU_INT_STAT_3_IDMAC_NFACK_18":\
    line="B_IPU_INT_STAT_3_IDMAC_NFACK_19":\
    line="B_IPU_INT_STAT_3_IDMAC_NFACK_20":\
    line="B_IPU_INT_STAT_3_IDMAC_NFACK_21":\
    line="B_IPU_INT_STAT_3_IDMAC_NFACK_22":\
    line="B_IPU_INT_STAT_3_IDMAC_NFACK_23":\
    line="B_IPU_INT_STAT_3_IDMAC_NFACK_24":\
    line="B_IPU_INT_STAT_3_IDMAC_NFACK_25":\
    line="B_IPU_INT_STAT_3_IDMAC_NFACK_26":\
    line="B_IPU_INT_STAT_3_IDMAC_NFACK_27":\
    line="B_IPU_INT_STAT_3_IDMAC_NFACK_28":\
    line="B_IPU_INT_STAT_3_IDMAC_NFACK_29":\
    line="B_IPU_INT_STAT_3_IDMAC_NFACK_31":\
    line="$$":\
    line="$+":\
    line="=G_IPU_INT_STAT_4":\
    line="B_IPU_INT_STAT_4_IDMAC_NFACK_33":\
    line="B_IPU_INT_STAT_4_IDMAC_NFACK_40":\
    line="B_IPU_INT_STAT_4_IDMAC_NFACK_41":\
    line="B_IPU_INT_STAT_4_IDMAC_NFACK_42":\
    line="B_IPU_INT_STAT_4_IDMAC_NFACK_43":\
    line="B_IPU_INT_STAT_4_IDMAC_NFACK_44":\
    line="B_IPU_INT_STAT_4_IDMAC_NFACK_45":\
    line="B_IPU_INT_STAT_4_IDMAC_NFACK_46":\
    line="B_IPU_INT_STAT_4_IDMAC_NFACK_47":\
    line="B_IPU_INT_STAT_4_IDMAC_NFACK_48":\
    line="B_IPU_INT_STAT_4_IDMAC_NFACK_49":\
    line="B_IPU_INT_STAT_4_IDMAC_NFACK_50":\
    line="B_IPU_INT_STAT_4_IDMAC_NFACK_51":\
    line="B_IPU_INT_STAT_4_IDMAC_NFACK_52":\
    line="$$":\
    line="$+":\
    line="=G_IPU_INT_STAT_5":\
    line="B_IPU_INT_STAT_5_IDMAC_NFB4EO382":\
    line="B_IPU_INT_STAT_5_IDMAC_NFB4EO383":\
    line="B_IPU_INT_STAT_5_IDMAC_NFB4EO384":\
    line="B_IPU_INT_STAT_5_IDMAC_NFB4EO385":\
    line="B_IPU_INT_STAT_5_IDMAC_NFB4EO386":\
    line="B_IPU_INT_STAT_5_IDMAC_NFB4EO387":\
    line="B_IPU_INT_STAT_5_IDMAC_NFB4EO388":\
    line="B_IPU_INT_STAT_5_IDMAC_NFB4EO389":\
    line="B_IPU_INT_STAT_5_IDMAC_NFB4EO390":\
    line="B_IPU_INT_STAT_5_IDMAC_NFB4EO391":\
    line="B_IPU_INT_STAT_5_IDMAC_NFB4EO392":\
    line="B_IPU_INT_STAT_5_IDMAC_NFB4EO393":\
    line="B_IPU_INT_STAT_5_IDMAC_NFB4EO394":\
    line="B_IPU_INT_STAT_5_IDMAC_NFB4EO395":\
    line="B_IPU_INT_STAT_5_IDMAC_NFB4EO396":\
    line="B_IPU_INT_STAT_5_IDMAC_NFB4EO397":\
    line="B_IPU_INT_STAT_5_IDMAC_NFB4EO398":\
    line="B_IPU_INT_STAT_5_IDMAC_NFB4EO399":\
    line="B_IPU_INT_STAT_5_IDMAC_NFB4EO400":\
    line="B_IPU_INT_STAT_5_IDMAC_NFB4EO401":\
    line="B_IPU_INT_STAT_5_IDMAC_NFB4EO402":\
    line="B_IPU_INT_STAT_5_IDMAC_NFB4EO403":\
    line="B_IPU_INT_STAT_5_IDMAC_NFB4EO404":\
    line="B_IPU_INT_STAT_5_IDMAC_NFB4EO405":\
    line="B_IPU_INT_STAT_5_IDMAC_NFB4EO406":\
    line="B_IPU_INT_STAT_5_IDMAC_NFB4EO407":\
    line="B_IPU_INT_STAT_5_IDMAC_NFB4EO408":\
    line="$$":\
    line="$+":\
    line="=G_IPU_INT_STAT_6":\
    line="B_IPU_INT_STAT_6_IDMAC_NFB4EO409":\
    line="B_IPU_INT_STAT_6_IDMAC_NFB4EO410":\
    line="B_IPU_INT_STAT_6_IDMAC_NFB4EO411":\
    line="B_IPU_INT_STAT_6_IDMAC_NFB4EO412":\
    line="B_IPU_INT_STAT_6_IDMAC_NFB4EO413":\
    line="B_IPU_INT_STAT_6_IDMAC_NFB4EO414":\
    line="B_IPU_INT_STAT_6_IDMAC_NFB4EO415":\
    line="B_IPU_INT_STAT_6_IDMAC_NFB4EO416":\
    line="B_IPU_INT_STAT_6_IDMAC_NFB4EO417":\
    line="B_IPU_INT_STAT_6_IDMAC_NFB4EO418":\
    line="B_IPU_INT_STAT_6_IDMAC_NFB4EO419":\
    line="B_IPU_INT_STAT_6_IDMAC_NFB4EO420":\
    line="B_IPU_INT_STAT_6_IDMAC_NFB4EO421":\
    line="B_IPU_INT_STAT_6_IDMAC_NFB4EO422":\
    line="$$":\
    line="$+":\
    line="=G_IPU_INT_STAT_7":\
    line="B_IPU_INT_STAT_7_IDMAC_EOS_EN_19":\
    line="B_IPU_INT_STAT_7_IDMAC_EOS_EN_23":\
    line="B_IPU_INT_STAT_7_IDMAC_EOS_EN_24":\
    line="B_IPU_INT_STAT_7_IDMAC_EOS_EN_25":\
    line="B_IPU_INT_STAT_7_IDMAC_EOS_EN_26":\
    line="B_IPU_INT_STAT_7_IDMAC_EOS_EN_27":\
    line="B_IPU_INT_STAT_7_IDMAC_EOS_EN_28":\
    line="B_IPU_INT_STAT_7_IDMAC_EOS_EN_29":\
    line="B_IPU_INT_STAT_7_IDMAC_EOS_EN_31":\
    line="$$":\
    line="$+":\
    line="=G_IPU_INT_STAT_8":\
    line="B_IPU_INT_STAT_8_IDMAC_EOS_EN_33":\
    line="B_IPU_INT_STAT_8_IDMAC_EOS_EN_41":\
    line="B_IPU_INT_STAT_8_IDMAC_EOS_EN_42":\
    line="B_IPU_INT_STAT_8_IDMAC_EOS_EN_43":\
    line="B_IPU_INT_STAT_8_IDMAC_EOS_EN_44":\
    line="B_IPU_INT_STAT_8_IDMAC_EOS_EN_51":\
    line="B_IPU_INT_STAT_8_IDMAC_EOS_EN_52":\
    line="$$":\
    line="$+":\
    line="=G_IPU_INT_STAT_9":\
    line="B_IPU_INT_STAT_9_VDI_FIFO1_OVF":\
    line="B_IPU_INT_STAT_9_IC_BAYER_BUF423":\
    line="B_IPU_INT_STAT_9_IC_ENC_BUF_OVF":\
    line="B_IPU_INT_STAT_9_IC_VF_BUF_OVF":\
    line="B_IPU_INT_STAT_9_CSI0_PUPE":\
    line="B_IPU_INT_STAT_9_CSI1_PUPE":\
    line="$$":\
    line="$+":\
    line="=G_IPU_INT_STAT_10":\
    line="B_IPU_INT_STAT_10_SMFC0_FRM_LOST":\
    line="B_IPU_INT_STAT_10_SMFC1_FRM_LOST":\
    line="B_IPU_INT_STAT_10_SMFC2_FRM_LOST":\
    line="B_IPU_INT_STAT_10_SMFC3_FRM_LOST":\
    line="B_IPU_INT_STAT_10_DC_TEARING_424":\
    line="B_IPU_INT_STAT_10_DC_TEARING_425":\
    line="B_IPU_INT_STAT_10_DC_TEARING_426":\
    line="B_IPU_INT_STAT_10_DI0_SYNC_DI427":\
    line="B_IPU_INT_STAT_10_DI1_SYNC_DI428":\
    line="B_IPU_INT_STAT_10_DI0_TIME_OU429":\
    line="B_IPU_INT_STAT_10_DI1_TIME_OU430":\
    line="B_IPU_INT_STAT_10_IC_VF_FRM_L431":\
    line="B_IPU_INT_STAT_10_IC_ENC_FRM_432":\
    line="B_IPU_INT_STAT_10_IC_BAYER_FR433":\
    line="B_IPU_INT_STAT_10_NON_PRIVILE434":\
    line="B_IPU_INT_STAT_10_AXIW_ERR":\
    line="B_IPU_INT_STAT_10_AXIR_ERR":\
    line="$$":\
    line="$+":\
    line="=G_IPU_INT_STAT_11":\
    line="B_IPU_INT_STAT_11_IDMAC_EOBND435":\
    line="B_IPU_INT_STAT_11_IDMAC_EOBND436":\
    line="B_IPU_INT_STAT_11_IDMAC_EOBND437":\
    line="B_IPU_INT_STAT_11_IDMAC_EOBND438":\
    line="B_IPU_INT_STAT_11_IDMAC_EOBND439":\
    line="B_IPU_INT_STAT_11_IDMAC_EOBND440":\
    line="B_IPU_INT_STAT_11_IDMAC_EOBND441":\
    line="B_IPU_INT_STAT_11_IDMAC_EOBND442":\
    line="B_IPU_INT_STAT_11_IDMAC_EOBND443":\
    line="B_IPU_INT_STAT_11_IDMAC_EOBND444":\
    line="B_IPU_INT_STAT_11_IDMAC_EOBND445":\
    line="B_IPU_INT_STAT_11_IDMAC_EOBND446":\
    line="$$":\
    line="$+":\
    line="=G_IPU_INT_STAT_12":\
    line="B_IPU_INT_STAT_12_IDMAC_EOBND447":\
    line="B_IPU_INT_STAT_12_IDMAC_EOBND448":\
    line="B_IPU_INT_STAT_12_IDMAC_EOBND449":\
    line="B_IPU_INT_STAT_12_IDMAC_EOBND450":\
    line="B_IPU_INT_STAT_12_IDMAC_EOBND451":\
    line="B_IPU_INT_STAT_12_IDMAC_EOBND452":\
    line="$$":\
    line="$+":\
    line="=G_IPU_INT_STAT_13":\
    line="B_IPU_INT_STAT_13_IDMAC_TH_0":\
    line="B_IPU_INT_STAT_13_IDMAC_TH_1":\
    line="B_IPU_INT_STAT_13_IDMAC_TH_2":\
    line="B_IPU_INT_STAT_13_IDMAC_TH_3":\
    line="B_IPU_INT_STAT_13_IDMAC_TH_5":\
    line="B_IPU_INT_STAT_13_IDMAC_TH_8":\
    line="B_IPU_INT_STAT_13_IDMAC_TH_9":\
    line="B_IPU_INT_STAT_13_IDMAC_TH_10":\
    line="B_IPU_INT_STAT_13_IDMAC_TH_11":\
    line="B_IPU_INT_STAT_13_IDMAC_TH_12":\
    line="B_IPU_INT_STAT_13_IDMAC_TH_13":\
    line="B_IPU_INT_STAT_13_IDMAC_TH_14":\
    line="B_IPU_INT_STAT_13_IDMAC_TH_15":\
    line="B_IPU_INT_STAT_13_IDMAC_TH_17":\
    line="B_IPU_INT_STAT_13_IDMAC_TH_18":\
    line="B_IPU_INT_STAT_13_IDMAC_TH_19":\
    line="B_IPU_INT_STAT_13_IDMAC_TH_20":\
    line="B_IPU_INT_STAT_13_IDMAC_TH_21":\
    line="B_IPU_INT_STAT_13_IDMAC_TH_22":\
    line="B_IPU_INT_STAT_13_IDMAC_TH_23":\
    line="B_IPU_INT_STAT_13_IDMAC_TH_24":\
    line="B_IPU_INT_STAT_13_IDMAC_TH_25":\
    line="B_IPU_INT_STAT_13_IDMAC_TH_26":\
    line="B_IPU_INT_STAT_13_IDMAC_TH_27":\
    line="B_IPU_INT_STAT_13_IDMAC_TH_28":\
    line="B_IPU_INT_STAT_13_IDMAC_TH_29":\
    line="B_IPU_INT_STAT_13_IDMAC_TH_31":\
    line="$$":\
    line="$+":\
    line="=G_IPU_INT_STAT_14":\
    line="B_IPU_INT_STAT_14_IDMAC_TH_33":\
    line="B_IPU_INT_STAT_14_IDMAC_TH_40":\
    line="B_IPU_INT_STAT_14_IDMAC_TH_41":\
    line="B_IPU_INT_STAT_14_IDMAC_TH_42":\
    line="B_IPU_INT_STAT_14_IDMAC_TH_43":\
    line="B_IPU_INT_STAT_14_IDMAC_TH_44":\
    line="B_IPU_INT_STAT_14_IDMAC_TH_45":\
    line="B_IPU_INT_STAT_14_IDMAC_TH_46":\
    line="B_IPU_INT_STAT_14_IDMAC_TH_47":\
    line="B_IPU_INT_STAT_14_IDMAC_TH_48":\
    line="B_IPU_INT_STAT_14_IDMAC_TH_49":\
    line="B_IPU_INT_STAT_14_IDMAC_TH_50":\
    line="B_IPU_INT_STAT_14_IDMAC_TH_51":\
    line="B_IPU_INT_STAT_14_IDMAC_TH_52":\
    line="$$":\
    line="$+":\
    line="=G_IPU_INT_STAT_15":\
    line="B_IPU_INT_STAT_15_SNOOPING1_INT":\
    line="B_IPU_INT_STAT_15_SNOOPING2_INT":\
    line="B_IPU_INT_STAT_15_DP_SF_START":\
    line="B_IPU_INT_STAT_15_DP_SF_END":\
    line="B_IPU_INT_STAT_15_DP_ASF_START":\
    line="B_IPU_INT_STAT_15_DP_ASF_END":\
    line="B_IPU_INT_STAT_15_DP_SF_BRAKE":\
    line="B_IPU_INT_STAT_15_DP_ASF_BRAKE":\
    line="B_IPU_INT_STAT_15_DC_FC_0":\
    line="B_IPU_INT_STAT_15_DC_FC_1":\
    line="B_IPU_INT_STAT_15_DC_FC_2":\
    line="B_IPU_INT_STAT_15_DC_FC_3":\
    line="B_IPU_INT_STAT_15_DC_FC_4":\
    line="B_IPU_INT_STAT_15_DC_FC_6":\
    line="B_IPU_INT_STAT_15_DI_VSYNC_PRE_0":\
    line="B_IPU_INT_STAT_15_DI_VSYNC_PRE_1":\
    line="B_IPU_INT_STAT_15_DC_DP_START":\
    line="B_IPU_INT_STAT_15_DC_ASYNC_STOP":\
    line="B_IPU_INT_STAT_15_DI0_CNT_EN_453":\
    line="B_IPU_INT_STAT_15_DI0_CNT_EN_454":\
    line="B_IPU_INT_STAT_15_DI0_CNT_EN_455":\
    line="B_IPU_INT_STAT_15_DI0_CNT_EN_456":\
    line="B_IPU_INT_STAT_15_DI0_CNT_EN_457":\
    line="B_IPU_INT_STAT_15_DI0_CNT_EN_458":\
    line="B_IPU_INT_STAT_15_DI0_CNT_EN_459":\
    line="B_IPU_INT_STAT_15_DI0_CNT_EN_460":\
    line="B_IPU_INT_STAT_15_DI0_CNT_EN_461":\
    line="B_IPU_INT_STAT_15_DI0_CNT_EN_462":\
    line="B_IPU_INT_STAT_15_DI0_CNT_EN_463":\
    line="B_IPU_INT_STAT_15_DI1_DISP_CL464":\
    line="B_IPU_INT_STAT_15_DI1_CNT_EN_465":\
    line="B_IPU_INT_STAT_15_DI1_CNT_EN_466":\
    line="$$":\
    line="$+":\
    line="=G_IPU_CUR_BUF_0":\
    line="B_IPU_CUR_BUF_0_DMA_CH_CUR_BUF_0":\
    line="B_IPU_CUR_BUF_0_DMA_CH_CUR_BUF_1":\
    line="B_IPU_CUR_BUF_0_DMA_CH_CUR_BUF_2":\
    line="B_IPU_CUR_BUF_0_DMA_CH_CUR_BUF_3":\
    line="B_IPU_CUR_BUF_0_DMA_CH_CUR_BUF_5":\
    line="B_IPU_CUR_BUF_0_DMA_CH_CUR_BUF_8":\
    line="B_IPU_CUR_BUF_0_DMA_CH_CUR_BUF_9":\
    line="B_IPU_CUR_BUF_0_DMA_CH_CUR_BU467":\
    line="B_IPU_CUR_BUF_0_DMA_CH_CUR_BU468":\
    line="B_IPU_CUR_BUF_0_DMA_CH_CUR_BU469":\
    line="B_IPU_CUR_BUF_0_DMA_CH_CUR_BU470":\
    line="B_IPU_CUR_BUF_0_DMA_CH_CUR_BU471":\
    line="B_IPU_CUR_BUF_0_DMA_CH_CUR_BU472":\
    line="B_IPU_CUR_BUF_0_DMA_CH_CUR_BU473":\
    line="B_IPU_CUR_BUF_0_DMA_CH_CUR_BU474":\
    line="B_IPU_CUR_BUF_0_DMA_CH_CUR_BU475":\
    line="B_IPU_CUR_BUF_0_DMA_CH_CUR_BU476":\
    line="B_IPU_CUR_BUF_0_DMA_CH_CUR_BU477":\
    line="B_IPU_CUR_BUF_0_DMA_CH_CUR_BU478":\
    line="B_IPU_CUR_BUF_0_DMA_CH_CUR_BU479":\
    line="B_IPU_CUR_BUF_0_DMA_CH_CUR_BU480":\
    line="B_IPU_CUR_BUF_0_DMA_CH_CUR_BU481":\
    line="B_IPU_CUR_BUF_0_DMA_CH_CUR_BU482":\
    line="B_IPU_CUR_BUF_0_DMA_CH_CUR_BU483":\
    line="B_IPU_CUR_BUF_0_DMA_CH_CUR_BU484":\
    line="B_IPU_CUR_BUF_0_DMA_CH_CUR_BU485":\
    line="B_IPU_CUR_BUF_0_DMA_CH_CUR_BU486":\
    line="$$":\
    line="$+":\
    line="=G_IPU_CUR_BUF_1":\
    line="B_IPU_CUR_BUF_1_DMA_CH_CUR_BU487":\
    line="B_IPU_CUR_BUF_1_DMA_CH_CUR_BU488":\
    line="B_IPU_CUR_BUF_1_DMA_CH_CUR_BU489":\
    line="B_IPU_CUR_BUF_1_DMA_CH_CUR_BU490":\
    line="B_IPU_CUR_BUF_1_DMA_CH_CUR_BU491":\
    line="B_IPU_CUR_BUF_1_DMA_CH_CUR_BU492":\
    line="B_IPU_CUR_BUF_1_DMA_CH_CUR_BU493":\
    line="B_IPU_CUR_BUF_1_DMA_CH_CUR_BU494":\
    line="B_IPU_CUR_BUF_1_DMA_CH_CUR_BU495":\
    line="B_IPU_CUR_BUF_1_DMA_CH_CUR_BU496":\
    line="B_IPU_CUR_BUF_1_DMA_CH_CUR_BU497":\
    line="B_IPU_CUR_BUF_1_DMA_CH_CUR_BU498":\
    line="B_IPU_CUR_BUF_1_DMA_CH_CUR_BU499":\
    line="B_IPU_CUR_BUF_1_DMA_CH_CUR_BU500":\
    line="$$":\
    line="$+":\
    line="=G_IPU_ALT_CUR_0":\
    line="B_IPU_ALT_CUR_0_DMA_CH_ALT_CU501":\
    line="B_IPU_ALT_CUR_0_DMA_CH_ALT_CU502":\
    line="$$":\
    line="$+":\
    line="=G_IPU_ALT_CUR_1":\
    line="B_IPU_ALT_CUR_1_DMA_CH_ALT_CU503":\
    line="B_IPU_ALT_CUR_1_DMA_CH_ALT_CU504":\
    line="B_IPU_ALT_CUR_1_DMA_CH_ALT_CU505":\
    line="$$":\
    line="$+":\
    line="=G_IPU_SRM_STAT":\
    line="B_IPU_SRM_STAT_DP_S_SRM_STAT":\
    line="B_IPU_SRM_STAT_DP_A0_SRM_STAT":\
    line="B_IPU_SRM_STAT_DP_A1_SRM_STAT":\
    line="B_IPU_SRM_STAT_DC_2_SRM_STAT":\
    line="B_IPU_SRM_STAT_DC_6_SRM_STAT":\
    line="B_IPU_SRM_STAT_CSI0_SRM_STAT":\
    line="B_IPU_SRM_STAT_CSI1_SRM_STAT":\
    line="B_IPU_SRM_STAT_DI0_SRM_STAT":\
    line="B_IPU_SRM_STAT_DI1_SRM_STAT":\
    line="$$":\
    line="$+":\
    line="=G_IPU_PROC_TASKS_STAT":\
    line="B_IPU_PROC_TASKS_STAT_ENC_TSTAT":\
    line="B_IPU_PROC_TASKS_STAT_VF_TSTAT":\
    line="B_IPU_PROC_TASKS_STAT_PP_TSTAT":\
    line="B_IPU_PROC_TASKS_STAT_ENC_ROT506":\
    line="B_IPU_PROC_TASKS_STAT_VF_ROT_507":\
    line="B_IPU_PROC_TASKS_STAT_PP_ROT_508":\
    line="B_IPU_PROC_TASKS_STAT_MEM2PRP509":\
    line="$$":\
    line="$+":\
    line="=G_IPU_DISP_TASKS_STAT":\
    line="B_IPU_DISP_TASKS_STAT_DP_ASYN510":\
    line="B_IPU_DISP_TASKS_STAT_DP_ASYN511":\
    line="B_IPU_DISP_TASKS_STAT_DC_ASYN512":\
    line="B_IPU_DISP_TASKS_STAT_DC_ASYN513":\
    line="B_IPU_DISP_TASKS_STAT_DC_ASYN514":\
    line="$$":\
    line="$+":\
    line="=G_IPU_TRIPLE_CUR_BUF_0":\
    line="B_IPU_TRIPLE_CUR_BUF_0_DMA_CH515":\
    line="B_IPU_TRIPLE_CUR_BUF_0_DMA_CH516":\
    line="B_IPU_TRIPLE_CUR_BUF_0_DMA_CH517":\
    line="B_IPU_TRIPLE_CUR_BUF_0_DMA_CH518":\
    line="$$":\
    line="$+":\
    line="=G_IPU_TRIPLE_CUR_BUF_1":\
    line="B_IPU_TRIPLE_CUR_BUF_1_DMA_CH519":\
    line="B_IPU_TRIPLE_CUR_BUF_1_DMA_CH520":\
    line="B_IPU_TRIPLE_CUR_BUF_1_DMA_CH521":\
    line="B_IPU_TRIPLE_CUR_BUF_1_DMA_CH522":\
    line="$$":\
    line="$+":\
    line="=G_IPU_TRIPLE_CUR_BUF_2":\
    line="B_IPU_TRIPLE_CUR_BUF_2_DMA_CH523":\
    line="$$":\
    line="$+":\
    line="=G_IPU_TRIPLE_CUR_BUF_3":\
    line="B_IPU_TRIPLE_CUR_BUF_3_DMA_CH524":\
    line="$$":\
    line="$+":\
    line="=G_IPU_CH_BUF0_RDY0":\
    line="B_IPU_CH_BUF0_RDY0_DMA_CH_BUF525":\
    line="B_IPU_CH_BUF0_RDY0_DMA_CH_BUF526":\
    line="B_IPU_CH_BUF0_RDY0_DMA_CH_BUF527":\
    line="B_IPU_CH_BUF0_RDY0_DMA_CH_BUF528":\
    line="B_IPU_CH_BUF0_RDY0_DMA_CH_BUF529":\
    line="B_IPU_CH_BUF0_RDY0_DMA_CH_BUF530":\
    line="B_IPU_CH_BUF0_RDY0_DMA_CH_BUF531":\
    line="B_IPU_CH_BUF0_RDY0_DMA_CH_BUF532":\
    line="B_IPU_CH_BUF0_RDY0_DMA_CH_BUF533":\
    line="B_IPU_CH_BUF0_RDY0_DMA_CH_BUF534":\
    line="B_IPU_CH_BUF0_RDY0_DMA_CH_BUF535":\
    line="B_IPU_CH_BUF0_RDY0_DMA_CH_BUF536":\
    line="B_IPU_CH_BUF0_RDY0_DMA_CH_BUF537":\
    line="B_IPU_CH_BUF0_RDY0_DMA_CH_BUF538":\
    line="B_IPU_CH_BUF0_RDY0_DMA_CH_BUF539":\
    line="B_IPU_CH_BUF0_RDY0_DMA_CH_BUF540":\
    line="B_IPU_CH_BUF0_RDY0_DMA_CH_BUF541":\
    line="B_IPU_CH_BUF0_RDY0_DMA_CH_BUF542":\
    line="B_IPU_CH_BUF0_RDY0_DMA_CH_BUF543":\
    line="B_IPU_CH_BUF0_RDY0_DMA_CH_BUF544":\
    line="B_IPU_CH_BUF0_RDY0_DMA_CH_BUF545":\
    line="B_IPU_CH_BUF0_RDY0_DMA_CH_BUF546":\
    line="B_IPU_CH_BUF0_RDY0_DMA_CH_BUF547":\
    line="B_IPU_CH_BUF0_RDY0_DMA_CH_BUF548":\
    line="B_IPU_CH_BUF0_RDY0_DMA_CH_BUF549":\
    line="B_IPU_CH_BUF0_RDY0_DMA_CH_BUF550":\
    line="B_IPU_CH_BUF0_RDY0_DMA_CH_BUF551":\
    line="$$":\
    line="$+":\
    line="=G_IPU_CH_BUF0_RDY1":\
    line="B_IPU_CH_BUF0_RDY1_DMA_CH_BUF552":\
    line="B_IPU_CH_BUF0_RDY1_DMA_CH_BUF553":\
    line="B_IPU_CH_BUF0_RDY1_DMA_CH_BUF554":\
    line="B_IPU_CH_BUF0_RDY1_DMA_CH_BUF555":\
    line="B_IPU_CH_BUF0_RDY1_DMA_CH_BUF556":\
    line="B_IPU_CH_BUF0_RDY1_DMA_CH_BUF557":\
    line="B_IPU_CH_BUF0_RDY1_DMA_CH_BUF558":\
    line="B_IPU_CH_BUF0_RDY1_DMA_CH_BUF559":\
    line="B_IPU_CH_BUF0_RDY1_DMA_CH_BUF560":\
    line="B_IPU_CH_BUF0_RDY1_DMA_CH_BUF561":\
    line="B_IPU_CH_BUF0_RDY1_DMA_CH_BUF562":\
    line="B_IPU_CH_BUF0_RDY1_DMA_CH_BUF563":\
    line="B_IPU_CH_BUF0_RDY1_DMA_CH_BUF564":\
    line="B_IPU_CH_BUF0_RDY1_DMA_CH_BUF565":\
    line="$$":\
    line="$+":\
    line="=G_IPU_CH_BUF1_RDY0":\
    line="B_IPU_CH_BUF1_RDY0_DMA_CH_BUF566":\
    line="B_IPU_CH_BUF1_RDY0_DMA_CH_BUF567":\
    line="B_IPU_CH_BUF1_RDY0_DMA_CH_BUF568":\
    line="B_IPU_CH_BUF1_RDY0_DMA_CH_BUF569":\
    line="B_IPU_CH_BUF1_RDY0_DMA_CH_BUF570":\
    line="B_IPU_CH_BUF1_RDY0_DMA_CH_BUF571":\
    line="B_IPU_CH_BUF1_RDY0_DMA_CH_BUF572":\
    line="B_IPU_CH_BUF1_RDY0_DMA_CH_BUF573":\
    line="B_IPU_CH_BUF1_RDY0_DMA_CH_BUF574":\
    line="B_IPU_CH_BUF1_RDY0_DMA_CH_BUF575":\
    line="B_IPU_CH_BUF1_RDY0_DMA_CH_BUF576":\
    line="B_IPU_CH_BUF1_RDY0_DMA_CH_BUF577":\
    line="B_IPU_CH_BUF1_RDY0_DMA_CH_BUF578":\
    line="B_IPU_CH_BUF1_RDY0_DMA_CH_BUF579":\
    line="B_IPU_CH_BUF1_RDY0_DMA_CH_BUF580":\
    line="B_IPU_CH_BUF1_RDY0_DMA_CH_BUF581":\
    line="B_IPU_CH_BUF1_RDY0_DMA_CH_BUF582":\
    line="B_IPU_CH_BUF1_RDY0_DMA_CH_BUF583":\
    line="B_IPU_CH_BUF1_RDY0_DMA_CH_BUF584":\
    line="B_IPU_CH_BUF1_RDY0_DMA_CH_BUF585":\
    line="B_IPU_CH_BUF1_RDY0_DMA_CH_BUF586":\
    line="B_IPU_CH_BUF1_RDY0_DMA_CH_BUF587":\
    line="B_IPU_CH_BUF1_RDY0_DMA_CH_BUF588":\
    line="B_IPU_CH_BUF1_RDY0_DMA_CH_BUF589":\
    line="B_IPU_CH_BUF1_RDY0_DMA_CH_BUF590":\
    line="B_IPU_CH_BUF1_RDY0_DMA_CH_BUF591":\
    line="B_IPU_CH_BUF1_RDY0_DMA_CH_BUF592":\
    line="$$":\
    line="$+":\
    line="=G_IPU_CH_BUF1_RDY1":\
    line="B_IPU_CH_BUF1_RDY1_DMA_CH_BUF593":\
    line="B_IPU_CH_BUF1_RDY1_DMA_CH_BUF594":\
    line="B_IPU_CH_BUF1_RDY1_DMA_CH_BUF595":\
    line="B_IPU_CH_BUF1_RDY1_DMA_CH_BUF596":\
    line="B_IPU_CH_BUF1_RDY1_DMA_CH_BUF597":\
    line="B_IPU_CH_BUF1_RDY1_DMA_CH_BUF598":\
    line="B_IPU_CH_BUF1_RDY1_DMA_CH_BUF599":\
    line="B_IPU_CH_BUF1_RDY1_DMA_CH_BUF600":\
    line="B_IPU_CH_BUF1_RDY1_DMA_CH_BUF601":\
    line="B_IPU_CH_BUF1_RDY1_DMA_CH_BUF602":\
    line="B_IPU_CH_BUF1_RDY1_DMA_CH_BUF603":\
    line="B_IPU_CH_BUF1_RDY1_DMA_CH_BUF604":\
    line="B_IPU_CH_BUF1_RDY1_DMA_CH_BUF605":\
    line="B_IPU_CH_BUF1_RDY1_DMA_CH_BUF606":\
    line="$$":\
    line="$+":\
    line="=G_IPU_ALT_CH_BUF0_RDY0":\
    line="B_IPU_ALT_CH_BUF0_RDY0_DMA_CH607":\
    line="B_IPU_ALT_CH_BUF0_RDY0_DMA_CH608":\
    line="$$":\
    line="$+":\
    line="=G_IPU_ALT_CH_BUF0_RDY1":\
    line="B_IPU_ALT_CH_BUF0_RDY1_DMA_CH609":\
    line="B_IPU_ALT_CH_BUF0_RDY1_DMA_CH610":\
    line="B_IPU_ALT_CH_BUF0_RDY1_DMA_CH611":\
    line="$$":\
    line="$+":\
    line="=G_IPU_ALT_CH_BUF1_RDY0":\
    line="B_IPU_ALT_CH_BUF1_RDY0_DMA_CH612":\
    line="B_IPU_ALT_CH_BUF1_RDY0_DMA_CH613":\
    line="$$":\
    line="$+":\
    line="=G_IPU_ALT_CH_BUF1_RDY1":\
    line="B_IPU_ALT_CH_BUF1_RDY1_DMA_CH614":\
    line="B_IPU_ALT_CH_BUF1_RDY1_DMA_CH615":\
    line="B_IPU_ALT_CH_BUF1_RDY1_DMA_CH616":\
    line="$$":\
    line="$+":\
    line="=G_IPU_CH_BUF2_RDY0":\
    line="B_IPU_CH_BUF2_RDY0_DMA_CH_BUF617":\
    line="B_IPU_CH_BUF2_RDY0_DMA_CH_BUF618":\
    line="B_IPU_CH_BUF2_RDY0_DMA_CH_BUF619":\
    line="B_IPU_CH_BUF2_RDY0_DMA_CH_BUF620":\
    line="B_IPU_CH_BUF2_RDY0_DMA_CH_BUF621":\
    line="B_IPU_CH_BUF2_RDY0_DMA_CH_BUF622":\
    line="B_IPU_CH_BUF2_RDY0_DMA_CH_BUF623":\
    line="B_IPU_CH_BUF2_RDY0_DMA_CH_BUF624":\
    line="B_IPU_CH_BUF2_RDY0_DMA_CH_ALT625":\
    line="B_IPU_CH_BUF2_RDY0_DMA_CH_BUF626":\
    line="$$":\
    line="$+":\
    line="=G_IPU_CH_BUF2_RDY1":\
    line="B_IPU_CH_BUF2_RDY1_DMA_CH_BUF627":\
    line="$$":\
    line="$+":\
    line="=G_IPU_IDMAC_CONF":\
    line="B_IPU_IDMAC_CONF_MAX_REQ_READ":\
    line="B_IPU_IDMAC_CONF_WIDPT":\
    line="B_IPU_IDMAC_CONF_RDI":\
    line="B_IPU_IDMAC_CONF_P_ENDIAN":\
    line="B_IPU_IDMAC_CONF_USED_BUFS_MAX_W":\
    line="B_IPU_IDMAC_CONF_USED_BUFS_EN_W":\
    line="B_IPU_IDMAC_CONF_USED_BUFS_MAX_R":\
    line="B_IPU_IDMAC_CONF_USED_BUFS_EN_R":\
    line="$$":\
    line="$+":\
    line="=G_IPU_IDMAC_CH_EN_1":\
    line="B_IPU_IDMAC_CH_EN_1_IDMAC_CH_628":\
    line="B_IPU_IDMAC_CH_EN_1_IDMAC_CH_629":\
    line="B_IPU_IDMAC_CH_EN_1_IDMAC_CH_630":\
    line="B_IPU_IDMAC_CH_EN_1_IDMAC_CH_631":\
    line="B_IPU_IDMAC_CH_EN_1_IDMAC_CH_632":\
    line="B_IPU_IDMAC_CH_EN_1_IDMAC_CH_633":\
    line="B_IPU_IDMAC_CH_EN_1_IDMAC_CH_634":\
    line="B_IPU_IDMAC_CH_EN_1_IDMAC_CH_635":\
    line="B_IPU_IDMAC_CH_EN_1_IDMAC_CH_636":\
    line="B_IPU_IDMAC_CH_EN_1_IDMAC_CH_637":\
    line="B_IPU_IDMAC_CH_EN_1_IDMAC_CH_638":\
    line="B_IPU_IDMAC_CH_EN_1_IDMAC_CH_639":\
    line="B_IPU_IDMAC_CH_EN_1_IDMAC_CH_640":\
    line="B_IPU_IDMAC_CH_EN_1_IDMAC_CH_641":\
    line="B_IPU_IDMAC_CH_EN_1_IDMAC_CH_642":\
    line="B_IPU_IDMAC_CH_EN_1_IDMAC_CH_643":\
    line="B_IPU_IDMAC_CH_EN_1_IDMAC_CH_644":\
    line="B_IPU_IDMAC_CH_EN_1_IDMAC_CH_645":\
    line="B_IPU_IDMAC_CH_EN_1_IDMAC_CH_646":\
    line="B_IPU_IDMAC_CH_EN_1_IDMAC_CH_647":\
    line="B_IPU_IDMAC_CH_EN_1_IDMAC_CH_648":\
    line="B_IPU_IDMAC_CH_EN_1_IDMAC_CH_649":\
    line="B_IPU_IDMAC_CH_EN_1_IDMAC_CH_650":\
    line="B_IPU_IDMAC_CH_EN_1_IDMAC_CH_651":\
    line="B_IPU_IDMAC_CH_EN_1_IDMAC_CH_652":\
    line="B_IPU_IDMAC_CH_EN_1_IDMAC_CH_653":\
    line="B_IPU_IDMAC_CH_EN_1_IDMAC_CH_654":\
    line="$$":\
    line="$+":\
    line="=G_IPU_IDMAC_CH_EN_2":\
    line="B_IPU_IDMAC_CH_EN_2_IDMAC_CH_655":\
    line="B_IPU_IDMAC_CH_EN_2_IDMAC_CH_656":\
    line="B_IPU_IDMAC_CH_EN_2_IDMAC_CH_657":\
    line="B_IPU_IDMAC_CH_EN_2_IDMAC_CH_658":\
    line="B_IPU_IDMAC_CH_EN_2_IDMAC_CH_659":\
    line="B_IPU_IDMAC_CH_EN_2_IDMAC_CH_660":\
    line="B_IPU_IDMAC_CH_EN_2_IDMAC_CH_661":\
    line="B_IPU_IDMAC_CH_EN_2_IDMAC_CH_662":\
    line="B_IPU_IDMAC_CH_EN_2_IDMAC_CH_663":\
    line="B_IPU_IDMAC_CH_EN_2_IDMAC_CH_664":\
    line="B_IPU_IDMAC_CH_EN_2_IDMAC_CH_665":\
    line="B_IPU_IDMAC_CH_EN_2_IDMAC_CH_666":\
    line="B_IPU_IDMAC_CH_EN_2_IDMAC_CH_667":\
    line="B_IPU_IDMAC_CH_EN_2_IDMAC_CH_668":\
    line="$$":\
    line="$+":\
    line="=G_IPU_IDMAC_ALT_SEP_ALPHA":\
    line="B_IPU_IDMAC_ALT_SEP_ALPHA_IDM669":\
    line="B_IPU_IDMAC_ALT_SEP_ALPHA_IDM670":\
    line="B_IPU_IDMAC_ALT_SEP_ALPHA_IDM671":\
    line="$$":\
    line="$+":\
    line="=G_IPU_IDMAC_CH_PRI_1":\
    line="B_IPU_IDMAC_CH_PRI_1_IDMAC_CH672":\
    line="B_IPU_IDMAC_CH_PRI_1_IDMAC_CH673":\
    line="B_IPU_IDMAC_CH_PRI_1_IDMAC_CH674":\
    line="B_IPU_IDMAC_CH_PRI_1_IDMAC_CH675":\
    line="B_IPU_IDMAC_CH_PRI_1_IDMAC_CH676":\
    line="B_IPU_IDMAC_CH_PRI_1_IDMAC_CH677":\
    line="B_IPU_IDMAC_CH_PRI_1_IDMAC_CH678":\
    line="B_IPU_IDMAC_CH_PRI_1_IDMAC_CH679":\
    line="B_IPU_IDMAC_CH_PRI_1_IDMAC_CH680":\
    line="B_IPU_IDMAC_CH_PRI_1_IDMAC_CH681":\
    line="B_IPU_IDMAC_CH_PRI_1_IDMAC_CH682":\
    line="B_IPU_IDMAC_CH_PRI_1_IDMAC_CH683":\
    line="B_IPU_IDMAC_CH_PRI_1_IDMAC_CH684":\
    line="B_IPU_IDMAC_CH_PRI_1_IDMAC_CH685":\
    line="B_IPU_IDMAC_CH_PRI_1_IDMAC_CH686":\
    line="B_IPU_IDMAC_CH_PRI_1_IDMAC_CH687":\
    line="B_IPU_IDMAC_CH_PRI_1_IDMAC_CH688":\
    line="B_IPU_IDMAC_CH_PRI_1_IDMAC_CH689":\
    line="B_IPU_IDMAC_CH_PRI_1_IDMAC_CH690":\
    line="B_IPU_IDMAC_CH_PRI_1_IDMAC_CH691":\
    line="B_IPU_IDMAC_CH_PRI_1_IDMAC_CH692":\
    line="B_IPU_IDMAC_CH_PRI_1_IDMAC_CH693":\
    line="B_IPU_IDMAC_CH_PRI_1_IDMAC_CH694":\
    line="$$":\
    line="$+":\
    line="=G_IPU_IDMAC_CH_PRI_2":\
    line="B_IPU_IDMAC_CH_PRI_2_IDMAC_CH695":\
    line="B_IPU_IDMAC_CH_PRI_2_IDMAC_CH696":\
    line="B_IPU_IDMAC_CH_PRI_2_IDMAC_CH697":\
    line="B_IPU_IDMAC_CH_PRI_2_IDMAC_CH698":\
    line="B_IPU_IDMAC_CH_PRI_2_IDMAC_CH699":\
    line="B_IPU_IDMAC_CH_PRI_2_IDMAC_CH700":\
    line="B_IPU_IDMAC_CH_PRI_2_IDMAC_CH701":\
    line="B_IPU_IDMAC_CH_PRI_2_IDMAC_CH702":\
    line="B_IPU_IDMAC_CH_PRI_2_IDMAC_CH703":\
    line="B_IPU_IDMAC_CH_PRI_2_IDMAC_CH704":\
    line="B_IPU_IDMAC_CH_PRI_2_IDMAC_CH705":\
    line="$$":\
    line="$+":\
    line="=G_IPU_IDMAC_WM_EN_2":\
    line="B_IPU_IDMAC_WM_EN_2_IDMAC_WM_706":\
    line="B_IPU_IDMAC_WM_EN_2_IDMAC_WM_707":\
    line="B_IPU_IDMAC_WM_EN_2_IDMAC_WM_708":\
    line="B_IPU_IDMAC_WM_EN_2_IDMAC_WM_709":\
    line="B_IPU_IDMAC_WM_EN_2_IDMAC_WM_710":\
    line="$$":\
    line="$+":\
    line="=G_IPU_IDMAC_LOCK_EN_1":\
    line="B_IPU_IDMAC_LOCK_EN_1_IDMAC_L711":\
    line="B_IPU_IDMAC_LOCK_EN_1_IDMAC_L712":\
    line="B_IPU_IDMAC_LOCK_EN_1_IDMAC_L713":\
    line="B_IPU_IDMAC_LOCK_EN_1_IDMAC_L714":\
    line="B_IPU_IDMAC_LOCK_EN_1_IDMAC_L715":\
    line="B_IPU_IDMAC_LOCK_EN_1_IDMAC_L716":\
    line="B_IPU_IDMAC_LOCK_EN_1_IDMAC_L717":\
    line="B_IPU_IDMAC_LOCK_EN_1_IDMAC_L718":\
    line="B_IPU_IDMAC_LOCK_EN_1_IDMAC_L719":\
    line="B_IPU_IDMAC_LOCK_EN_1_IDMAC_L720":\
    line="B_IPU_IDMAC_LOCK_EN_1_IDMAC_L721":\
    line="$$":\
    line="$+":\
    line="=G_IPU_IDMAC_LOCK_EN_2":\
    line="B_IPU_IDMAC_LOCK_EN_2_IDMAC_L722":\
    line="B_IPU_IDMAC_LOCK_EN_2_IDMAC_L723":\
    line="B_IPU_IDMAC_LOCK_EN_2_IDMAC_L724":\
    line="B_IPU_IDMAC_LOCK_EN_2_IDMAC_L725":\
    line="B_IPU_IDMAC_LOCK_EN_2_IDMAC_L726":\
    line="B_IPU_IDMAC_LOCK_EN_2_IDMAC_L727":\
    line="$$":\
    line="$+":\
    line="=G_IPU_IDMAC_SUB_ADDR_1":\
    line="B_IPU_IDMAC_SUB_ADDR_1_IDMAC_728":\
    line="B_IPU_IDMAC_SUB_ADDR_1_IDMAC_729":\
    line="B_IPU_IDMAC_SUB_ADDR_1_IDMAC_730":\
    line="B_IPU_IDMAC_SUB_ADDR_1_IDMAC_731":\
    line="$$":\
    line="$+":\
    line="=G_IPU_IDMAC_SUB_ADDR_2":\
    line="B_IPU_IDMAC_SUB_ADDR_2_IDMAC_732":\
    line="B_IPU_IDMAC_SUB_ADDR_2_IDMAC_733":\
    line="B_IPU_IDMAC_SUB_ADDR_2_IDMAC_734":\
    line="$$":\
    line="$+":\
    line="=G_IPU_IDMAC_SUB_ADDR_3":\
    line="B_IPU_IDMAC_SUB_ADDR_3_IDMAC_735":\
    line="B_IPU_IDMAC_SUB_ADDR_3_IDMAC_736":\
    line="B_IPU_IDMAC_SUB_ADDR_3_IDMAC_737":\
    line="B_IPU_IDMAC_SUB_ADDR_3_IDMAC_738":\
    line="$$":\
    line="$+":\
    line="=G_IPU_IDMAC_BNDM_EN_1":\
    line="B_IPU_IDMAC_BNDM_EN_1_IDMAC_B739":\
    line="B_IPU_IDMAC_BNDM_EN_1_IDMAC_B740":\
    line="B_IPU_IDMAC_BNDM_EN_1_IDMAC_B741":\
    line="B_IPU_IDMAC_BNDM_EN_1_IDMAC_B742":\
    line="B_IPU_IDMAC_BNDM_EN_1_IDMAC_B743":\
    line="B_IPU_IDMAC_BNDM_EN_1_IDMAC_B744":\
    line="B_IPU_IDMAC_BNDM_EN_1_IDMAC_B745":\
    line="B_IPU_IDMAC_BNDM_EN_1_IDMAC_B746":\
    line="B_IPU_IDMAC_BNDM_EN_1_IDMAC_B747":\
    line="B_IPU_IDMAC_BNDM_EN_1_IDMAC_B748":\
    line="B_IPU_IDMAC_BNDM_EN_1_IDMAC_B749":\
    line="B_IPU_IDMAC_BNDM_EN_1_IDMAC_B750":\
    line="$$":\
    line="$+":\
    line="=G_IPU_IDMAC_BNDM_EN_2":\
    line="B_IPU_IDMAC_BNDM_EN_2_IDMAC_B751":\
    line="B_IPU_IDMAC_BNDM_EN_2_IDMAC_B752":\
    line="B_IPU_IDMAC_BNDM_EN_2_IDMAC_B753":\
    line="B_IPU_IDMAC_BNDM_EN_2_IDMAC_B754":\
    line="B_IPU_IDMAC_BNDM_EN_2_IDMAC_B755":\
    line="B_IPU_IDMAC_BNDM_EN_2_IDMAC_B756":\
    line="$$":\
    line="$+":\
    line="=G_IPU_IDMAC_SC_CORD":\
    line="B_IPU_IDMAC_SC_CORD_SY0":\
    line="B_IPU_IDMAC_SC_CORD_SX0":\
    line="$$":\
    line="$+":\
    line="=G_IPU_IDMAC_CH_BUSY_1":\
    line="B_IPU_IDMAC_CH_BUSY_1_IDMAC_C757":\
    line="B_IPU_IDMAC_CH_BUSY_1_IDMAC_C758":\
    line="B_IPU_IDMAC_CH_BUSY_1_IDMAC_C759":\
    line="B_IPU_IDMAC_CH_BUSY_1_IDMAC_C760":\
    line="B_IPU_IDMAC_CH_BUSY_1_IDMAC_C761":\
    line="B_IPU_IDMAC_CH_BUSY_1_IDMAC_C762":\
    line="B_IPU_IDMAC_CH_BUSY_1_IDMAC_C763":\
    line="B_IPU_IDMAC_CH_BUSY_1_IDMAC_C764":\
    line="B_IPU_IDMAC_CH_BUSY_1_IDMAC_C765":\
    line="B_IPU_IDMAC_CH_BUSY_1_IDMAC_C766":\
    line="B_IPU_IDMAC_CH_BUSY_1_IDMAC_C767":\
    line="B_IPU_IDMAC_CH_BUSY_1_IDMAC_C768":\
    line="B_IPU_IDMAC_CH_BUSY_1_IDMAC_C769":\
    line="B_IPU_IDMAC_CH_BUSY_1_IDMAC_C770":\
    line="B_IPU_IDMAC_CH_BUSY_1_IDMAC_C771":\
    line="B_IPU_IDMAC_CH_BUSY_1_IDMAC_C772":\
    line="B_IPU_IDMAC_CH_BUSY_1_IDMAC_C773":\
    line="B_IPU_IDMAC_CH_BUSY_1_IDMAC_C774":\
    line="B_IPU_IDMAC_CH_BUSY_1_IDMAC_C775":\
    line="B_IPU_IDMAC_CH_BUSY_1_IDMAC_C776":\
    line="B_IPU_IDMAC_CH_BUSY_1_IDMAC_C777":\
    line="B_IPU_IDMAC_CH_BUSY_1_IDMAC_C778":\
    line="B_IPU_IDMAC_CH_BUSY_1_IDMAC_C779":\
    line="B_IPU_IDMAC_CH_BUSY_1_IDMAC_C780":\
    line="B_IPU_IDMAC_CH_BUSY_1_IDMAC_C781":\
    line="B_IPU_IDMAC_CH_BUSY_1_IDMAC_C782":\
    line="$$":\
    line="$+":\
    line="=G_IPU_IDMAC_CH_BUSY_2":\
    line="B_IPU_IDMAC_CH_BUSY_2_IDMAC_C783":\
    line="B_IPU_IDMAC_CH_BUSY_2_IDMAC_C784":\
    line="B_IPU_IDMAC_CH_BUSY_2_IDMAC_C785":\
    line="B_IPU_IDMAC_CH_BUSY_2_IDMAC_C786":\
    line="B_IPU_IDMAC_CH_BUSY_2_IDMAC_C787":\
    line="B_IPU_IDMAC_CH_BUSY_2_IDMAC_C788":\
    line="B_IPU_IDMAC_CH_BUSY_2_IDMAC_C789":\
    line="B_IPU_IDMAC_CH_BUSY_2_IDMAC_C790":\
    line="B_IPU_IDMAC_CH_BUSY_2_IDMAC_C791":\
    line="B_IPU_IDMAC_CH_BUSY_2_IDMAC_C792":\
    line="B_IPU_IDMAC_CH_BUSY_2_IDMAC_C793":\
    line="B_IPU_IDMAC_CH_BUSY_2_IDMAC_C794":\
    line="B_IPU_IDMAC_CH_BUSY_2_IDMAC_C795":\
    line="B_IPU_IDMAC_CH_BUSY_2_IDMAC_C796":\
    line="$$":\
    line="$+":\
    line="=G_IPU_IDMAC_SEP_ALPHA":\
    line="B_IPU_IDMAC_SEP_ALPHA_IDMAC_S797":\
    line="B_IPU_IDMAC_SEP_ALPHA_IDMAC_S798":\
    line="B_IPU_IDMAC_SEP_ALPHA_IDMAC_S799":\
    line="B_IPU_IDMAC_SEP_ALPHA_IDMAC_S800":\
    line="B_IPU_IDMAC_SEP_ALPHA_IDMAC_S801":\
    line="B_IPU_IDMAC_SEP_ALPHA_IDMAC_S802":\
    line="B_IPU_IDMAC_SEP_ALPHA_IDMAC_S803":\
    line="$$":\
    line="$+":\
    line="=G_IPU_IDMAC_WM_EN_1":\
    line="B_IPU_IDMAC_WM_EN_1_IDMAC_WM_804":\
    line="B_IPU_IDMAC_WM_EN_1_IDMAC_WM_805":\
    line="B_IPU_IDMAC_WM_EN_1_IDMAC_WM_806":\
    line="B_IPU_IDMAC_WM_EN_1_IDMAC_WM_807":\
    line="B_IPU_IDMAC_WM_EN_1_IDMAC_WM_808":\
    line="B_IPU_IDMAC_WM_EN_1_IDMAC_WM_809":\
    line="B_IPU_IDMAC_WM_EN_1_IDMAC_WM_810":\
    line="B_IPU_IDMAC_WM_EN_1_IDMAC_WM_811":\
    line="B_IPU_IDMAC_WM_EN_1_IDMAC_WM_812":\
    line="B_IPU_IDMAC_WM_EN_1_IDMAC_WM_813":\
    line="B_IPU_IDMAC_WM_EN_1_IDMAC_WM_814":\
    line="B_IPU_IDMAC_WM_EN_1_IDMAC_WM_815":\
    line="B_IPU_IDMAC_WM_EN_1_IDMAC_WM_816":\
    line="B_IPU_IDMAC_WM_EN_1_IDMAC_WM_817":\
    line="B_IPU_IDMAC_WM_EN_1_IDMAC_WM_818":\
    line="B_IPU_IDMAC_WM_EN_1_IDMAC_WM_819":\
    line="$$":\
    line="$+":\
    line="=G_IPU_IDMAC_SUB_ADDR_0":\
    line="B_IPU_IDMAC_SUB_ADDR_0_IDMAC_820":\
    line="$$":\
    line="$+":\
    line="=G_IPU_IDMAC_SUB_ADDR_4":\
    line="B_IPU_IDMAC_SUB_ADDR_4_IDMAC_821":\
    line="B_IPU_IDMAC_SUB_ADDR_4_IDMAC_822":\
    line="B_IPU_IDMAC_SUB_ADDR_4_IDMAC_823":\
    line="$$":\
    line="$+":\
    line="=G_IPU_IDMAC_SC_CORD_1":\
    line="B_IPU_IDMAC_SC_CORD_1_SY1":\
    line="B_IPU_IDMAC_SC_CORD_1_SX1":\
    line="$$":\
    line="$+":\
    line="=G_IPU_DP_COM_CONF_SYNC":\
    line="B_IPU_DP_COM_CONF_SYNC_DP_FG_824":\
    line="B_IPU_DP_COM_CONF_SYNC_DP_GWS825":\
    line="B_IPU_DP_COM_CONF_SYNC_DP_GWA826":\
    line="B_IPU_DP_COM_CONF_SYNC_DP_GWC827":\
    line="B_IPU_DP_COM_CONF_SYNC_DP_COC828":\
    line="B_IPU_DP_COM_CONF_SYNC_DP_CSC829":\
    line="B_IPU_DP_COM_CONF_SYNC_DP_CSC830":\
    line="B_IPU_DP_COM_CONF_SYNC_DP_CSC831":\
    line="B_IPU_DP_COM_CONF_SYNC_DP_GAM832":\
    line="B_IPU_DP_COM_CONF_SYNC_DP_GAM833":\
    line="$$":\
    line="$+":\
    line="=G_IPU_DP_GRAPH_WIND_CTRL_SYNC":\
    line="B_IPU_DP_GRAPH_WIND_CTRL_SYNC834":\
    line="B_IPU_DP_GRAPH_WIND_CTRL_SYNC835":\
    line="B_IPU_DP_GRAPH_WIND_CTRL_SYNC836":\
    line="B_IPU_DP_GRAPH_WIND_CTRL_SYNC837":\
    line="$$":\
    line="$+":\
    line="=G_IPU_DP_FG_POS_SYNC":\
    line="B_IPU_DP_FG_POS_SYNC_DP_FGYP_838":\
    line="B_IPU_DP_FG_POS_SYNC_DP_FGXP_839":\
    line="$$":\
    line="$+":\
    line="=G_IPU_DP_CUR_POS_SYNC":\
    line="B_IPU_DP_CUR_POS_SYNC_DP_CXW_840":\
    line="B_IPU_DP_CUR_POS_SYNC_DP_CXP_841":\
    line="B_IPU_DP_CUR_POS_SYNC_DP_CYH_842":\
    line="B_IPU_DP_CUR_POS_SYNC_DP_CYP_843":\
    line="$$":\
    line="$+":\
    line="=G_IPU_DP_CUR_MAP_SYNC":\
    line="B_IPU_DP_CUR_MAP_SYNC_DP_CUR_844":\
    line="B_IPU_DP_CUR_MAP_SYNC_DP_CUR_845":\
    line="B_IPU_DP_CUR_MAP_SYNC_DP_CUR_846":\
    line="$$":\
    line="$+":\
    line="=G_IPU_DP_GAMMA_C_SYNC_I":\
    line="B_IPU_DP_GAMMA_C_SYNC_I_DP_GA847":\
    line="B_IPU_DP_GAMMA_C_SYNC_I_DP_GA848":\
    line="$$":\
    line="$+":\
    line="=G_IPU_DP_GAMMA_S_SYNC_I":\
    line="B_IPU_DP_GAMMA_S_SYNC_I_DP_GA849":\
    line="B_IPU_DP_GAMMA_S_SYNC_I_DP_GA850":\
    line="B_IPU_DP_GAMMA_S_SYNC_I_DP_GA851":\
    line="B_IPU_DP_GAMMA_S_SYNC_I_DP_GA852":\
    line="$$":\
    line="$+":\
    line="=G_IPU_DP_CSCA_SYNC_I":\
    line="B_IPU_DP_CSCA_SYNC_I_DP_CSC_A853":\
    line="B_IPU_DP_CSCA_SYNC_I_DP_CSC_A854":\
    line="$$":\
    line="$+":\
    line="=G_IPU_DP_SCS_SYNC_0":\
    line="B_IPU_DP_SCS_SYNC_0_DP_CSC_A8855":\
    line="B_IPU_DP_SCS_SYNC_0_DP_CSC_B0856":\
    line="B_IPU_DP_SCS_SYNC_0_DP_CSC_S0857":\
    line="$$":\
    line="$+":\
    line="=G_IPU_DP_SCS_SYNC_1":\
    line="B_IPU_DP_SCS_SYNC_1_DP_CSC_B1858":\
    line="B_IPU_DP_SCS_SYNC_1_DP_CSC_S1859":\
    line="B_IPU_DP_SCS_SYNC_1_DP_CSC_B2860":\
    line="B_IPU_DP_SCS_SYNC_1_DP_CSC_S2861":\
    line="$$":\
    line="$+":\
    line="=G_IPU_DP_CUR_POS_ALT":\
    line="B_IPU_DP_CUR_POS_ALT_DP_CXW_S862":\
    line="B_IPU_DP_CUR_POS_ALT_DP_CXP_S863":\
    line="B_IPU_DP_CUR_POS_ALT_DP_CYH_S864":\
    line="B_IPU_DP_CUR_POS_ALT_DP_CYP_S865":\
    line="$$":\
    line="$+":\
    line="=G_IPU_DP_COM_CONF_ASYNC0":\
    line="B_IPU_DP_COM_CONF_ASYNC0_DP_G866":\
    line="B_IPU_DP_COM_CONF_ASYNC0_DP_G867":\
    line="B_IPU_DP_COM_CONF_ASYNC0_DP_G868":\
    line="B_IPU_DP_COM_CONF_ASYNC0_DP_C869":\
    line="B_IPU_DP_COM_CONF_ASYNC0_DP_C870":\
    line="B_IPU_DP_COM_CONF_ASYNC0_DP_C871":\
    line="B_IPU_DP_COM_CONF_ASYNC0_DP_C872":\
    line="B_IPU_DP_COM_CONF_ASYNC0_DP_G873":\
    line="B_IPU_DP_COM_CONF_ASYNC0_DP_G874":\
    line="$$":\
    line="$+":\
    line="=G_IPU_DP_GRAPH_WIND_CTRL_ASYNC0":\
    line="B_IPU_DP_GRAPH_WIND_CTRL_ASYN875":\
    line="B_IPU_DP_GRAPH_WIND_CTRL_ASYN876":\
    line="B_IPU_DP_GRAPH_WIND_CTRL_ASYN877":\
    line="B_IPU_DP_GRAPH_WIND_CTRL_ASYN878":\
    line="$$":\
    line="$+":\
    line="=G_IPU_DP_FG_POS_ASYNC0":\
    line="B_IPU_DP_FG_POS_ASYNC0_DP_FGY879":\
    line="B_IPU_DP_FG_POS_ASYNC0_DP_FGX880":\
    line="$$":\
    line="$+":\
    line="=G_IPU_DP_CUR_POS_ASYNC0":\
    line="B_IPU_DP_CUR_POS_ASYNC0_DP_CX881":\
    line="B_IPU_DP_CUR_POS_ASYNC0_DP_CX882":\
    line="B_IPU_DP_CUR_POS_ASYNC0_DP_CY883":\
    line="B_IPU_DP_CUR_POS_ASYNC0_DP_CY884":\
    line="$$":\
    line="$+":\
    line="=G_IPU_DP_CUR_MAP_ASYNC0":\
    line="B_IPU_DP_CUR_MAP_ASYNC0_DP_CU885":\
    line="B_IPU_DP_CUR_MAP_ASYNC0_DP_CU886":\
    line="B_IPU_DP_CUR_MAP_ASYNC0_DP_CU887":\
    line="$$":\
    line="$+":\
    line="=G_IPU_DP_GAMMA_C_ASYNC0_I":\
    line="B_IPU_DP_GAMMA_C_ASYNC0_I_DP_888":\
    line="B_IPU_DP_GAMMA_C_ASYNC0_I_DP_889":\
    line="$$":\
    line="$+":\
    line="=G_IPU_DP_GAMMA_S_ASYNC0_I":\
    line="B_IPU_DP_GAMMA_S_ASYNC0_I_DP_890":\
    line="B_IPU_DP_GAMMA_S_ASYNC0_I_DP_891":\
    line="B_IPU_DP_GAMMA_S_ASYNC0_I_DP_892":\
    line="B_IPU_DP_GAMMA_S_ASYNC0_I_DP_893":\
    line="$$":\
    line="$+":\
    line="=G_IPU_DP_CSCA_ASYNC0_I":\
    line="B_IPU_DP_CSCA_ASYNC0_I_DP_CSC894":\
    line="B_IPU_DP_CSCA_ASYNC0_I_DP_CSC895":\
    line="$$":\
    line="$+":\
    line="=G_IPU_DP_CSC_ASYNC0_0":\
    line="B_IPU_DP_CSC_ASYNC0_0_DP_CSC_896":\
    line="B_IPU_DP_CSC_ASYNC0_0_DP_CSC_897":\
    line="B_IPU_DP_CSC_ASYNC0_0_DP_CSC_898":\
    line="$$":\
    line="$+":\
    line="=G_IPU_DP_CSC_ASYNC_1":\
    line="B_IPU_DP_CSC_ASYNC_1_DP_CSC_B899":\
    line="B_IPU_DP_CSC_ASYNC_1_DP_CSC_S900":\
    line="B_IPU_DP_CSC_ASYNC_1_DP_CSC_B901":\
    line="B_IPU_DP_CSC_ASYNC_1_DP_CSC_S902":\
    line="$$":\
    line="$+":\
    line="=G_IPU_DP_COM_CONF_ASYNC1":\
    line="B_IPU_DP_COM_CONF_ASYNC1_DP_G903":\
    line="B_IPU_DP_COM_CONF_ASYNC1_DP_G904":\
    line="B_IPU_DP_COM_CONF_ASYNC1_DP_G905":\
    line="B_IPU_DP_COM_CONF_ASYNC1_DP_C906":\
    line="B_IPU_DP_COM_CONF_ASYNC1_DP_C907":\
    line="B_IPU_DP_COM_CONF_ASYNC1_DP_C908":\
    line="B_IPU_DP_COM_CONF_ASYNC1_DP_C909":\
    line="B_IPU_DP_COM_CONF_ASYNC1_DP_G910":\
    line="B_IPU_DP_COM_CONF_ASYNC1_DP_G911":\
    line="$$":\
    line="$+":\
    line="=G_IPU_DP_DEBUG_CNT":\
    line="B_IPU_DP_DEBUG_CNT_BRAKE_STAT912":\
    line="B_IPU_DP_DEBUG_CNT_BRAKE_CNT_0":\
    line="B_IPU_DP_DEBUG_CNT_BRAKE_STAT913":\
    line="B_IPU_DP_DEBUG_CNT_BRAKE_CNT_1":\
    line="$$":\
    line="$+":\
    line="=G_IPU_DP_GRAPH_WIND_CTRL_ASYNC1":\
    line="B_IPU_DP_GRAPH_WIND_CTRL_ASYN914":\
    line="B_IPU_DP_GRAPH_WIND_CTRL_ASYN915":\
    line="B_IPU_DP_GRAPH_WIND_CTRL_ASYN916":\
    line="B_IPU_DP_GRAPH_WIND_CTRL_ASYN917":\
    line="$$":\
    line="$+":\
    line="=G_IPU_DP_DEBUG_STAT":\
    line="B_IPU_DP_DEBUG_STAT_V_CNT_OLD_0":\
    line="B_IPU_DP_DEBUG_STAT_FG_ACTIVE_0":\
    line="B_IPU_DP_DEBUG_STAT_COMBYP_EN918":\
    line="B_IPU_DP_DEBUG_STAT_CYP_EN_OLD_0":\
    line="B_IPU_DP_DEBUG_STAT_V_CNT_OLD_1":\
    line="B_IPU_DP_DEBUG_STAT_FG_ACTIVE_1":\
    line="B_IPU_DP_DEBUG_STAT_COMBYP_EN919":\
    line="B_IPU_DP_DEBUG_STAT_CYP_EN_OLD_1":\
    line="$$":\
    line="$+":\
    line="=G_IPU_DP_FG_POS_ASYNC1":\
    line="B_IPU_DP_FG_POS_ASYNC1_DP_FGY920":\
    line="B_IPU_DP_FG_POS_ASYNC1_DP_FGX921":\
    line="$$":\
    line="$+":\
    line="=G_IPU_DP_CUR_POS_ASYNC1":\
    line="B_IPU_DP_CUR_POS_ASYNC1_DP_CX922":\
    line="B_IPU_DP_CUR_POS_ASYNC1_DP_CX923":\
    line="B_IPU_DP_CUR_POS_ASYNC1_DP_CY924":\
    line="B_IPU_DP_CUR_POS_ASYNC1_DP_CY925":\
    line="$$":\
    line="$+":\
    line="=G_IPU_DP_CUR_MAP_ASYNC1":\
    line="B_IPU_DP_CUR_MAP_ASYNC1_DP_CU926":\
    line="B_IPU_DP_CUR_MAP_ASYNC1_DP_CU927":\
    line="B_IPU_DP_CUR_MAP_ASYNC1_DP_CU928":\
    line="$$":\
    line="$+":\
    line="=G_IPU_DP_GAMMA_C_ASYNC1_I":\
    line="B_IPU_DP_GAMMA_C_ASYNC1_I_DP_929":\
    line="B_IPU_DP_GAMMA_C_ASYNC1_I_DP_930":\
    line="$$":\
    line="$+":\
    line="=G_IPU_DP_GAMMA_S_ASYN1_I":\
    line="B_IPU_DP_GAMMA_S_ASYN1_I_DP_G931":\
    line="B_IPU_DP_GAMMA_S_ASYN1_I_DP_G932":\
    line="B_IPU_DP_GAMMA_S_ASYN1_I_DP_G933":\
    line="B_IPU_DP_GAMMA_S_ASYN1_I_DP_G934":\
    line="$$":\
    line="$+":\
    line="=G_IPU_DP_CSCA_ASYNC1_I":\
    line="B_IPU_DP_CSCA_ASYNC1_I_DP_CSC935":\
    line="B_IPU_DP_CSCA_ASYNC1_I_DP_CSC936":\
    line="$$":\
    line="$+":\
    line="=G_IPU_DP_CSC_ASYNC1_0":\
    line="B_IPU_DP_CSC_ASYNC1_0_DP_CSC_937":\
    line="B_IPU_DP_CSC_ASYNC1_0_DP_CSC_938":\
    line="B_IPU_DP_CSC_ASYNC1_0_DP_CSC_939":\
    line="$$":\
    line="$+":\
    line="=G_IPU_DP_CSC_ASYNC1_1":\
    line="B_IPU_DP_CSC_ASYNC1_1_DP_CSC_940":\
    line="B_IPU_DP_CSC_ASYNC1_1_DP_CSC_941":\
    line="B_IPU_DP_CSC_ASYNC1_1_DP_CSC_942":\
    line="B_IPU_DP_CSC_ASYNC1_1_DP_CSC_943":\
    line="$$":\
    line="$+":\
    line="=G_IPU_IC_CONF":\
    line="B_IPU_IC_CONF_PRPENC_EN":\
    line="B_IPU_IC_CONF_PRPENC_CSC1":\
    line="B_IPU_IC_CONF_PRPENC_ROT_EN":\
    line="B_IPU_IC_CONF_PRPVF_EN":\
    line="B_IPU_IC_CONF_PRPVF_CSC1":\
    line="B_IPU_IC_CONF_PRPVF_CSC2":\
    line="B_IPU_IC_CONF_PRPVF_CMB":\
    line="B_IPU_IC_CONF_PRPVF_ROT_EN":\
    line="B_IPU_IC_CONF_PP_EN":\
    line="B_IPU_IC_CONF_PP_CSC1":\
    line="B_IPU_IC_CONF_PP_CSC2":\
    line="B_IPU_IC_CONF_PP_CMB":\
    line="B_IPU_IC_CONF_PP_ROT_EN":\
    line="B_IPU_IC_CONF_IC_GLB_LOC_A":\
    line="B_IPU_IC_CONF_IC_KEY_COLOR_EN":\
    line="B_IPU_IC_CONF_RWS_EN":\
    line="B_IPU_IC_CONF_CSI_MEM_WR_EN":\
    line="$$":\
    line="$+":\
    line="=G_IPU_IC_PRP_ENC_RSC":\
    line="B_IPU_IC_PRP_ENC_RSC_PRPENC_R944":\
    line="B_IPU_IC_PRP_ENC_RSC_PRPENC_D945":\
    line="B_IPU_IC_PRP_ENC_RSC_PRPENC_R946":\
    line="B_IPU_IC_PRP_ENC_RSC_PRPENC_D947":\
    line="$$":\
    line="$+":\
    line="=G_IPU_IC_PRP_VF_RSC":\
    line="B_IPU_IC_PRP_VF_RSC_PRPVF_RS_R_H":\
    line="B_IPU_IC_PRP_VF_RSC_PRPVF_DS_R_H":\
    line="B_IPU_IC_PRP_VF_RSC_PRPVF_RS_R_V":\
    line="B_IPU_IC_PRP_VF_RSC_PRPVF_DS_R_V":\
    line="$$":\
    line="$+":\
    line="=G_IPU_IC_PP_RSC":\
    line="B_IPU_IC_PP_RSC_PP_RS_R_H":\
    line="B_IPU_IC_PP_RSC_PP_DS_R_H":\
    line="B_IPU_IC_PP_RSC_PP_RS_R_V":\
    line="B_IPU_IC_PP_RSC_PP_DS_R_V":\
    line="$$":\
    line="$+":\
    line="=G_IPU_IC_CMBP_1":\
    line="B_IPU_IC_CMBP_1_IC_PRPVF_ALPHA_V":\
    line="B_IPU_IC_CMBP_1_IC_PP_ALPHA_V":\
    line="$$":\
    line="$+":\
    line="=G_IPU_IC_CMBP_2":\
    line="B_IPU_IC_CMBP_2_IC_KEY_COLOR_B":\
    line="B_IPU_IC_CMBP_2_IC_KEY_COLOR_G":\
    line="B_IPU_IC_CMBP_2_IC_KEY_COLOR_R":\
    line="$$":\
    line="$+":\
    line="=G_IPU_IC_IDMAC_1":\
    line="B_IPU_IC_IDMAC_1_CB0_BURST_16":\
    line="B_IPU_IC_IDMAC_1_CB1_BURST_16":\
    line="B_IPU_IC_IDMAC_1_CB2_BURST_16":\
    line="B_IPU_IC_IDMAC_1_CB3_BURST_16":\
    line="B_IPU_IC_IDMAC_1_CB4_BURST_16":\
    line="B_IPU_IC_IDMAC_1_CB5_BURST_16":\
    line="B_IPU_IC_IDMAC_1_CB6_BURST_16":\
    line="B_IPU_IC_IDMAC_1_CB7_BURST_16":\
    line="B_IPU_IC_IDMAC_1_T1_ROT":\
    line="B_IPU_IC_IDMAC_1_T1_FLIP_LR":\
    line="B_IPU_IC_IDMAC_1_T1_FLIP_UD":\
    line="B_IPU_IC_IDMAC_1_T2_ROT":\
    line="B_IPU_IC_IDMAC_1_T2_FLIP_LR":\
    line="B_IPU_IC_IDMAC_1_T2_FLIP_UD":\
    line="B_IPU_IC_IDMAC_1_T3_ROT":\
    line="B_IPU_IC_IDMAC_1_T3_FLIP_LR":\
    line="B_IPU_IC_IDMAC_1_T3_FLIP_UD":\
    line="B_IPU_IC_IDMAC_1_T1_FLIP_RS":\
    line="B_IPU_IC_IDMAC_1_T2_FLIP_RS":\
    line="B_IPU_IC_IDMAC_1_T3_FLIP_RS":\
    line="B_IPU_IC_IDMAC_1_ALT_CB6_BURS948":\
    line="B_IPU_IC_IDMAC_1_ALT_CB7_BURS949":\
    line="$$":\
    line="$+":\
    line="=G_IPU_IC_IDMAC_2":\
    line="B_IPU_IC_IDMAC_2_T1_FR_HEIGHT":\
    line="B_IPU_IC_IDMAC_2_T2_FR_HEIGHT":\
    line="B_IPU_IC_IDMAC_2_T3_FR_HEIGHT":\
    line="$$":\
    line="$+":\
    line="=G_IPU_IC_IDMAC_3":\
    line="B_IPU_IC_IDMAC_3_T1_FR_WIDTH":\
    line="B_IPU_IC_IDMAC_3_T2_FR_WIDTH":\
    line="B_IPU_IC_IDMAC_3_T3_FR_WIDTH":\
    line="$$":\
    line="$+":\
    line="=G_IPU_IC_IDMAC_4":\
    line="B_IPU_IC_IDMAC_4_MPM_RW_BRDG_950":\
    line="B_IPU_IC_IDMAC_4_MPM_DMFC_BRD951":\
    line="B_IPU_IC_IDMAC_4_IBM_BRDG_MAX_RQ":\
    line="B_IPU_IC_IDMAC_4_RM_BRDG_MAX_RQ":\
    line="$$":\
    line="$+":\
    line="=G_IPU_CSI0_SENS_CONF":\
    line="B_IPU_CSI0_SENS_CONF_CSI0_VSY952":\
    line="B_IPU_CSI0_SENS_CONF_CSI0_HSY953":\
    line="B_IPU_CSI0_SENS_CONF_CSI0_DAT954":\
    line="B_IPU_CSI0_SENS_CONF_CSI0_SEN955":\
    line="B_IPU_CSI0_SENS_CONF_CSI0_SEN956":\
    line="B_IPU_CSI0_SENS_CONF_CSI0_PAC957":\
    line="B_IPU_CSI0_SENS_CONF_CSI0_SEN958":\
    line="B_IPU_CSI0_SENS_CONF_CSI0_DAT959":\
    line="B_IPU_CSI0_SENS_CONF_CSI0_EXT960":\
    line="B_IPU_CSI0_SENS_CONF_CSI0_DIV961":\
    line="B_IPU_CSI0_SENS_CONF_CSI0_DAT962":\
    line="B_IPU_CSI0_SENS_CONF_CSI0_JPE963":\
    line="B_IPU_CSI0_SENS_CONF_CSI0_JPE964":\
    line="B_IPU_CSI0_SENS_CONF_CSI0_FOR965":\
    line="B_IPU_CSI0_SENS_CONF_CSI0_DAT966":\
    line="$$":\
    line="$+":\
    line="=G_IPU_CSI0_SENS_FRM_SIZE":\
    line="B_IPU_CSI0_SENS_FRM_SIZE_CSI0967":\
    line="B_IPU_CSI0_SENS_FRM_SIZE_CSI0968":\
    line="$$":\
    line="$+":\
    line="=G_IPU_CSI0_ACT_FRM_SIZE":\
    line="B_IPU_CSI0_ACT_FRM_SIZE_CSI0_969":\
    line="B_IPU_CSI0_ACT_FRM_SIZE_CSI0_970":\
    line="$$":\
    line="$+":\
    line="=G_IPU_CSI0_OUT_FRM_CTRL":\
    line="B_IPU_CSI0_OUT_FRM_CTRL_CSI0_VSC":\
    line="B_IPU_CSI0_OUT_FRM_CTRL_CSI0_HSC":\
    line="B_IPU_CSI0_OUT_FRM_CTRL_CSI0_971":\
    line="B_IPU_CSI0_OUT_FRM_CTRL_CSI0_972":\
    line="$$":\
    line="$+":\
    line="=G_IPU_CSI0_TST_CTRL":\
    line="B_IPU_CSI0_TST_CTRL_PG_R_VALUE":\
    line="B_IPU_CSI0_TST_CTRL_PG_G_VALUE":\
    line="B_IPU_CSI0_TST_CTRL_PG_B_VALUE":\
    line="B_IPU_CSI0_TST_CTRL_TEST_GEN_973":\
    line="$$":\
    line="$+":\
    line="=G_IPU_CSI0_CCIR_CODE_1":\
    line="B_IPU_CSI0_CCIR_CODE_1_CSI0_E974":\
    line="B_IPU_CSI0_CCIR_CODE_1_CSI0_S975":\
    line="B_IPU_CSI0_CCIR_CODE_1_CSI0_E976":\
    line="B_IPU_CSI0_CCIR_CODE_1_CSI0_S977":\
    line="B_IPU_CSI0_CCIR_CODE_1_CSI0_E978":\
    line="B_IPU_CSI0_CCIR_CODE_1_CSI0_S979":\
    line="B_IPU_CSI0_CCIR_CODE_1_CSI0_C980":\
    line="$$":\
    line="$+":\
    line="=G_IPU_CSI0_CCIR_CODE_2":\
    line="B_IPU_CSI0_CCIR_CODE_2_CSI0_E981":\
    line="B_IPU_CSI0_CCIR_CODE_2_CSI0_S982":\
    line="B_IPU_CSI0_CCIR_CODE_2_CSI0_E983":\
    line="B_IPU_CSI0_CCIR_CODE_2_CSI0_S984":\
    line="B_IPU_CSI0_CCIR_CODE_2_CSI0_E985":\
    line="B_IPU_CSI0_CCIR_CODE_2_CSI0_S986":\
    line="$$":\
    line="$+":\
    line="=G_IPU_CSI0_CCIR_CODE_3":\
    line="B_IPU_CSI0_CCIR_CODE_3_CSI0_C987":\
    line="$$":\
    line="$+":\
    line="=G_IPU_CSI0_DI":\
    line="B_IPU_CSI0_DI_CSI0_MIPI_DI0":\
    line="B_IPU_CSI0_DI_CSI0_MIPI_DI1":\
    line="B_IPU_CSI0_DI_CSI0_MIPI_DI2":\
    line="B_IPU_CSI0_DI_CSI0_MIPI_DI3":\
    line="$$":\
    line="$+":\
    line="=G_IPU_CSI0_SKIP":\
    line="B_IPU_CSI0_SKIP_CSI0_MAX_RATI988":\
    line="B_IPU_CSI0_SKIP_CSI0_SKIP_SMFC":\
    line="B_IPU_CSI0_SKIP_CSI0_ID_2_SKIP":\
    line="B_IPU_CSI0_SKIP_CSI0_MAX_RATI989":\
    line="B_IPU_CSI0_SKIP_CSI0_SKIP_ISP":\
    line="$$":\
    line="$+":\
    line="=G_IPU_CSIO_CPD_CTRL":\
    line="B_IPU_CSIO_CPD_CTRL_CSI0_GREE990":\
    line="B_IPU_CSIO_CPD_CTRL_CSI0_RED_991":\
    line="B_IPU_CSIO_CPD_CTRL_CSI0_CPD":\
    line="$$":\
    line="$+":\
    line="=G_IPU_CSIO_CPD_RC_I":\
    line="B_IPU_CSIO_CPD_RC_I_CSI0_CPD_992":\
    line="B_IPU_CSIO_CPD_RC_I_CSI0_CPD_993":\
    line="$$":\
    line="$+":\
    line="=G_IPU_CSIO_CPD_RS_I":\
    line="B_IPU_CSIO_CPD_RS_I_CSI0_CPD_994":\
    line="B_IPU_CSIO_CPD_RS_I_CSI0_CPD_995":\
    line="B_IPU_CSIO_CPD_RS_I_CSI0_CPD_996":\
    line="B_IPU_CSIO_CPD_RS_I_CSI0_CPD_997":\
    line="$$":\
    line="$+":\
    line="=G_IPU_CSIO_CPD_GRC_I":\
    line="B_IPU_CSIO_CPD_GRC_I_CSI0_CPD998":\
    line="B_IPU_CSIO_CPD_GRC_I_CSI0_CPD999":\
    line="$$":\
    line="$+":\
    line="=G_IPU_CSIO_CPD_GRS_I":\
    line="B_IPU_CSIO_CPD_GRS_I_CSI0_CP1000":\
    line="B_IPU_CSIO_CPD_GRS_I_CSI0_CP1001":\
    line="B_IPU_CSIO_CPD_GRS_I_CSI0_CP1002":\
    line="B_IPU_CSIO_CPD_GRS_I_CSI0_CP1003":\
    line="$$":\
    line="$+":\
    line="=G_IPU_CSIO_CPD_GBC_I":\
    line="B_IPU_CSIO_CPD_GBC_I_CSI0_CP1004":\
    line="B_IPU_CSIO_CPD_GBC_I_CSI0_CP1005":\
    line="$$":\
    line="$+":\
    line="=G_IPU_CSIO_CPD_GBS_I":\
    line="B_IPU_CSIO_CPD_GBS_I_CSI0_CP1006":\
    line="B_IPU_CSIO_CPD_GBS_I_CSI0_CP1007":\
    line="B_IPU_CSIO_CPD_GBS_I_CSI0_CP1008":\
    line="B_IPU_CSIO_CPD_GBS_I_CSI0_CP1009":\
    line="$$":\
    line="$+":\
    line="=G_IPU_CSIO_CPD_BC_I":\
    line="B_IPU_CSIO_CPD_BC_I_CSI0_CPD1010":\
    line="B_IPU_CSIO_CPD_BC_I_CSI0_CPD1011":\
    line="$$":\
    line="$+":\
    line="=G_IPU_CSIO_CPD_BS_I":\
    line="B_IPU_CSIO_CPD_BS_I_CSI0_CPD1012":\
    line="B_IPU_CSIO_CPD_BS_I_CSI0_CPD1013":\
    line="B_IPU_CSIO_CPD_BS_I_CSI0_CPD1014":\
    line="B_IPU_CSIO_CPD_BS_I_CSI0_CPD1015":\
    line="$$":\
    line="$+":\
    line="=G_IPU_CSI0_CPD_OFFSET1":\
    line="B_IPU_CSI0_CPD_OFFSET1_CSI0_1016":\
    line="B_IPU_CSI0_CPD_OFFSET1_CSI0_1017":\
    line="B_IPU_CSI0_CPD_OFFSET1_CSI0_1018":\
    line="$$":\
    line="$+":\
    line="=G_IPU_CSI0_CPD_OFFSET2":\
    line="B_IPU_CSI0_CPD_OFFSET2_CSI0_1019":\
    line="$$":\
    line="$+":\
    line="=G_IPU_CSI1_SENS_CONF":\
    line="B_IPU_CSI1_SENS_CONF_CSI1_VS1020":\
    line="B_IPU_CSI1_SENS_CONF_CSI1_HS1021":\
    line="B_IPU_CSI1_SENS_CONF_CSI1_DA1022":\
    line="B_IPU_CSI1_SENS_CONF_CSI1_SE1023":\
    line="B_IPU_CSI1_SENS_CONF_CSI1_SE1024":\
    line="B_IPU_CSI1_SENS_CONF_CSI1_PA1025":\
    line="B_IPU_CSI1_SENS_CONF_CSI1_SE1026":\
    line="B_IPU_CSI1_SENS_CONF_CSI1_DA1027":\
    line="B_IPU_CSI1_SENS_CONF_CSI1_EX1028":\
    line="B_IPU_CSI1_SENS_CONF_CSI1_DI1029":\
    line="B_IPU_CSI1_SENS_CONF_CSI1_DA1030":\
    line="B_IPU_CSI1_SENS_CONF_CSI1_JP1031":\
    line="B_IPU_CSI1_SENS_CONF_CSI1_JP1032":\
    line="B_IPU_CSI1_SENS_CONF_CSI1_FO1033":\
    line="B_IPU_CSI1_SENS_CONF_CSI0_DA1034":\
    line="$$":\
    line="$+":\
    line="=G_IPU_CSI1_SENS_FRM_SIZE":\
    line="B_IPU_CSI1_SENS_FRM_SIZE_CSI1035":\
    line="B_IPU_CSI1_SENS_FRM_SIZE_CSI1036":\
    line="$$":\
    line="$+":\
    line="=G_IPU_CSI1_ACT_FRM_SIZE":\
    line="B_IPU_CSI1_ACT_FRM_SIZE_CSI11037":\
    line="B_IPU_CSI1_ACT_FRM_SIZE_CSI11038":\
    line="$$":\
    line="$+":\
    line="=G_IPU_CSI1_OUT_FRM_CTRL":\
    line="B_IPU_CSI1_OUT_FRM_CTRL_CSI1_VSC":\
    line="B_IPU_CSI1_OUT_FRM_CTRL_CSI1_HSC":\
    line="B_IPU_CSI1_OUT_FRM_CTRL_CSI11039":\
    line="B_IPU_CSI1_OUT_FRM_CTRL_CSI11040":\
    line="$$":\
    line="$+":\
    line="=G_IPU_CSI1_TST_CTRL":\
    line="B_IPU_CSI1_TST_CTRL_PG_R_VALUE":\
    line="B_IPU_CSI1_TST_CTRL_PG_G_VALUE":\
    line="B_IPU_CSI1_TST_CTRL_PG_B_VALUE":\
    line="B_IPU_CSI1_TST_CTRL_TEST_GEN1041":\
    line="$$":\
    line="$+":\
    line="=G_IPU_CSI1_CCIR_CODE_1":\
    line="B_IPU_CSI1_CCIR_CODE_1_CSI1_1042":\
    line="B_IPU_CSI1_CCIR_CODE_1_CSI1_1043":\
    line="B_IPU_CSI1_CCIR_CODE_1_CSI1_1044":\
    line="B_IPU_CSI1_CCIR_CODE_1_CSI1_1045":\
    line="B_IPU_CSI1_CCIR_CODE_1_CSI1_1046":\
    line="B_IPU_CSI1_CCIR_CODE_1_CSI1_1047":\
    line="B_IPU_CSI1_CCIR_CODE_1_CSI1_1048":\
    line="$$":\
    line="$+":\
    line="=G_IPU_CSI1_CCIR_CODE_2":\
    line="B_IPU_CSI1_CCIR_CODE_2_CSI1_1049":\
    line="B_IPU_CSI1_CCIR_CODE_2_CSI1_1050":\
    line="B_IPU_CSI1_CCIR_CODE_2_CSI1_1051":\
    line="B_IPU_CSI1_CCIR_CODE_2_CSI1_1052":\
    line="B_IPU_CSI1_CCIR_CODE_2_CSI1_1053":\
    line="B_IPU_CSI1_CCIR_CODE_2_CSI1_1054":\
    line="$$":\
    line="$+":\
    line="=G_IPU_CSI1_CCIR_CODE_3":\
    line="B_IPU_CSI1_CCIR_CODE_3_CSI1_1055":\
    line="$$":\
    line="$+":\
    line="=G_IPU_CSI1_DI":\
    line="B_IPU_CSI1_DI_CSI1_MIPI_DI0":\
    line="B_IPU_CSI1_DI_CSI0_MIPI_DI1":\
    line="B_IPU_CSI1_DI_CSI1_MIPI_DI2":\
    line="B_IPU_CSI1_DI_CSI1_MIPI_DI3":\
    line="$$":\
    line="$+":\
    line="=G_IPU_CSI1_SKIP":\
    line="B_IPU_CSI1_SKIP_CSI1_MAX_RAT1056":\
    line="B_IPU_CSI1_SKIP_CSI1_SKIP_SMFC":\
    line="B_IPU_CSI1_SKIP_CSI1_ID_2_SKIP":\
    line="B_IPU_CSI1_SKIP_CSI1_MAX_RAT1057":\
    line="B_IPU_CSI1_SKIP_CSI1_SKIP_ISP":\
    line="$$":\
    line="$+":\
    line="=G_IPU_CSI1_CPD_CTRL":\
    line="$$":\
    line="$+":\
    line="=G_IPU_CSI1_CPD_RC_I":\
    line="B_IPU_CSI1_CPD_RC_I_CSI1_CPD1058":\
    line="B_IPU_CSI1_CPD_RC_I_CSI1_CPD1059":\
    line="$$":\
    line="$+":\
    line="=G_IPU_CSI1_CPD_RS_I":\
    line="B_IPU_CSI1_CPD_RS_I_CSI1_CPD1060":\
    line="B_IPU_CSI1_CPD_RS_I_CSI1_CPD1061":\
    line="B_IPU_CSI1_CPD_RS_I_CSI1_CPD1062":\
    line="B_IPU_CSI1_CPD_RS_I_CSI1_CPD1063":\
    line="$$":\
    line="$+":\
    line="=G_IPU_CSI1_CPD_GRC_I":\
    line="B_IPU_CSI1_CPD_GRC_I_CSI1_CP1064":\
    line="B_IPU_CSI1_CPD_GRC_I_CSI1_CP1065":\
    line="$$":\
    line="$+":\
    line="=G_IPU_CSI1_CPD_GRS_I":\
    line="B_IPU_CSI1_CPD_GRS_I_CSI1_CP1066":\
    line="B_IPU_CSI1_CPD_GRS_I_CSI1_CP1067":\
    line="B_IPU_CSI1_CPD_GRS_I_CSI1_CP1068":\
    line="B_IPU_CSI1_CPD_GRS_I_CSI1_CP1069":\
    line="$$":\
    line="$+":\
    line="=G_IPU_CSI1_CPD_GBC_I":\
    line="B_IPU_CSI1_CPD_GBC_I_CSI1_CP1070":\
    line="B_IPU_CSI1_CPD_GBC_I_CSI1_CP1071":\
    line="$$":\
    line="$+":\
    line="=G_IPU_CSI1_CPD_GBS_I":\
    line="B_IPU_CSI1_CPD_GBS_I_CSI1_CP1072":\
    line="B_IPU_CSI1_CPD_GBS_I_CSI1_CP1073":\
    line="B_IPU_CSI1_CPD_GBS_I_CSI1_CP1074":\
    line="B_IPU_CSI1_CPD_GBS_I_CSI1_CP1075":\
    line="$$":\
    line="$+":\
    line="=G_IPU_CSI1_CPD_BC_I":\
    line="B_IPU_CSI1_CPD_BC_I_CSI1_CPD1076":\
    line="B_IPU_CSI1_CPD_BC_I_CSI1_CPD1077":\
    line="$$":\
    line="$+":\
    line="=G_IPU_CSI1_CPD_BS_I":\
    line="B_IPU_CSI1_CPD_BS_I_CSI1_CPD1078":\
    line="B_IPU_CSI1_CPD_BS_I_CSI1_CPD1079":\
    line="B_IPU_CSI1_CPD_BS_I_CSI1_CPD1080":\
    line="B_IPU_CSI1_CPD_BS_I_CSI1_CPD1081":\
    line="$$":\
    line="$+":\
    line="=G_IPU_CSI1_CPD_OFFSET1":\
    line="B_IPU_CSI1_CPD_OFFSET1_CSI1_1082":\
    line="B_IPU_CSI1_CPD_OFFSET1_CSI1_1083":\
    line="B_IPU_CSI1_CPD_OFFSET1_CSI1_1084":\
    line="$$":\
    line="$+":\
    line="=G_IPU_CSI1_CPD_OFFSET2":\
    line="B_IPU_CSI1_CPD_OFFSET2_CSI1_1085":\
    line="$$":\
    line="$+":\
    line="=G_IPU_DI0_GENERAL":\
    line="B_IPU_DI0_GENERAL_DI0_POLARI1086":\
    line="B_IPU_DI0_GENERAL_DI0_POLARI1087":\
    line="B_IPU_DI0_GENERAL_DI0_POLARI1088":\
    line="B_IPU_DI0_GENERAL_DI0_ERM_VS1089":\
    line="B_IPU_DI0_GENERAL_DI0_ERR_TR1090":\
    line="B_IPU_DI0_GENERAL_DI0_SYNC_C1091":\
    line="B_IPU_DI0_GENERAL_DI0_POLARI1092":\
    line="B_IPU_DI0_GENERAL_DI0_WATCHD1093":\
    line="B_IPU_DI0_GENERAL_DI0_CLK_EXT":\
    line="B_IPU_DI0_GENERAL_DI0_VSYNC_EXT":\
    line="B_IPU_DI0_GENERAL_DI0_MASK_SEL":\
    line="B_IPU_DI0_GENERAL_DI0_DISP_C1094":\
    line="B_IPU_DI0_GENERAL_DI0_CLOCK_1095":\
    line="B_IPU_DI0_GENERAL_DI0_DISP_Y_SEL":\
    line="B_IPU_DI0_GENERAL_DI0_PIN8_P1096":\
    line="$$":\
    line="$+":\
    line="=G_IPU_DI0_BS_CLKGEN0":\
    line="B_IPU_DI0_BS_CLKGEN0_DI0_DIS1097":\
    line="B_IPU_DI0_BS_CLKGEN0_DI0_DIS1098":\
    line="$$":\
    line="$+":\
    line="=G_IPU_DI0_BS_CLKGEN1":\
    line="B_IPU_DI0_BS_CLKGEN1_DI0_DIS1099":\
    line="B_IPU_DI0_BS_CLKGEN1_DI0_DIS1100":\
    line="$$":\
    line="$+":\
    line="=G_IPU_DI0_SW_GEN0_1":\
    line="B_IPU_DI0_SW_GEN0_1_DI0_OFFS1101":\
    line="B_IPU_DI0_SW_GEN0_1_DI0_OFFS1102":\
    line="B_IPU_DI0_SW_GEN0_1_DI0_RUN_1103":\
    line="B_IPU_DI0_SW_GEN0_1_DI0_RUN_1104":\
    line="$$":\
    line="$+":\
    line="=G_IPU_DI0_SW_GEN0_2":\
    line="B_IPU_DI0_SW_GEN0_2_DI0_OFFS1105":\
    line="B_IPU_DI0_SW_GEN0_2_DI0_OFFS1106":\
    line="B_IPU_DI0_SW_GEN0_2_DI0_RUN_1107":\
    line="B_IPU_DI0_SW_GEN0_2_DI0_RUN_1108":\
    line="$$":\
    line="$+":\
    line="=G_IPU_DI0_SW_GEN0_3":\
    line="B_IPU_DI0_SW_GEN0_3_DI0_OFFS1109":\
    line="B_IPU_DI0_SW_GEN0_3_DI0_OFFS1110":\
    line="B_IPU_DI0_SW_GEN0_3_DI0_RUN_1111":\
    line="B_IPU_DI0_SW_GEN0_3_DI0_RUN_1112":\
    line="$$":\
    line="$+":\
    line="=G_IPU_DI0_SW_GEN0_4":\
    line="B_IPU_DI0_SW_GEN0_4_DI0_OFFS1113":\
    line="B_IPU_DI0_SW_GEN0_4_DI0_OFFS1114":\
    line="B_IPU_DI0_SW_GEN0_4_DI0_RUN_1115":\
    line="B_IPU_DI0_SW_GEN0_4_DI0_RUN_1116":\
    line="$$":\
    line="$+":\
    line="=G_IPU_DI0_SW_GEN0_5":\
    line="B_IPU_DI0_SW_GEN0_5_DI0_OFFS1117":\
    line="B_IPU_DI0_SW_GEN0_5_DI0_OFFS1118":\
    line="B_IPU_DI0_SW_GEN0_5_DI0_RUN_1119":\
    line="B_IPU_DI0_SW_GEN0_5_DI0_RUN_1120":\
    line="$$":\
    line="$+":\
    line="=G_IPU_DI0_SW_GEN0_6":\
    line="B_IPU_DI0_SW_GEN0_6_DI0_OFFS1121":\
    line="B_IPU_DI0_SW_GEN0_6_DI0_OFFS1122":\
    line="B_IPU_DI0_SW_GEN0_6_DI0_RUN_1123":\
    line="B_IPU_DI0_SW_GEN0_6_DI0_RUN_1124":\
    line="$$":\
    line="$+":\
    line="=G_IPU_DI0_SW_GEN0_7":\
    line="B_IPU_DI0_SW_GEN0_7_DI0_OFFS1125":\
    line="B_IPU_DI0_SW_GEN0_7_DI0_OFFS1126":\
    line="B_IPU_DI0_SW_GEN0_7_DI0_RUN_1127":\
    line="B_IPU_DI0_SW_GEN0_7_DI0_RUN_1128":\
    line="$$":\
    line="$+":\
    line="=G_IPU_DI0_SW_GEN0_8":\
    line="B_IPU_DI0_SW_GEN0_8_DI0_OFFS1129":\
    line="B_IPU_DI0_SW_GEN0_8_DI0_OFFS1130":\
    line="B_IPU_DI0_SW_GEN0_8_DI0_RUN_1131":\
    line="B_IPU_DI0_SW_GEN0_8_DI0_RUN_1132":\
    line="$$":\
    line="$+":\
    line="=G_IPU_DI0_SW_GEN0_9":\
    line="B_IPU_DI0_SW_GEN0_9_DI0_OFFS1133":\
    line="B_IPU_DI0_SW_GEN0_9_DI0_OFFS1134":\
    line="B_IPU_DI0_SW_GEN0_9_DI0_RUN_1135":\
    line="B_IPU_DI0_SW_GEN0_9_DI0_RUN_1136":\
    line="$$":\
    line="$+":\
    line="=G_IPU_DI0_SW_GEN1_1":\
    line="B_IPU_DI0_SW_GEN1_1_DI0_CNT_UP_1":\
    line="B_IPU_DI0_SW_GEN1_1_DI0_CNT_1137":\
    line="B_IPU_DI0_SW_GEN1_1_DI0_CNT_1138":\
    line="B_IPU_DI0_SW_GEN1_1_DI0_CNT_1139":\
    line="B_IPU_DI0_SW_GEN1_1_DI0_CNT_1140":\
    line="B_IPU_DI0_SW_GEN1_1_DI0_CNT_1141":\
    line="B_IPU_DI0_SW_GEN1_1_DI0_CNT_1142":\
    line="$$":\
    line="$+":\
    line="=G_IPU_DI0_SW_GEN1_2":\
    line="B_IPU_DI0_SW_GEN1_2_DI0_CNT_UP_2":\
    line="B_IPU_DI0_SW_GEN1_2_DI0_CNT_1143":\
    line="B_IPU_DI0_SW_GEN1_2_DI0_CNT_1144":\
    line="B_IPU_DI0_SW_GEN1_2_DI0_CNT_1145":\
    line="B_IPU_DI0_SW_GEN1_2_DI0_CNT_1146":\
    line="B_IPU_DI0_SW_GEN1_2_DI0_CNT_1147":\
    line="B_IPU_DI0_SW_GEN1_2_DI0_CNT_1148":\
    line="$$":\
    line="$+":\
    line="=G_IPU_DI0_SW_GEN1_3":\
    line="B_IPU_DI0_SW_GEN1_3_DI0_CNT_UP_3":\
    line="B_IPU_DI0_SW_GEN1_3_DI0_CNT_1149":\
    line="B_IPU_DI0_SW_GEN1_3_DI0_CNT_1150":\
    line="B_IPU_DI0_SW_GEN1_3_DI0_CNT_1151":\
    line="B_IPU_DI0_SW_GEN1_3_DI0_CNT_1152":\
    line="B_IPU_DI0_SW_GEN1_3_DI0_CNT_1153":\
    line="B_IPU_DI0_SW_GEN1_3_DI0_CNT_1154":\
    line="$$":\
    line="$+":\
    line="=G_IPU_DI0_SW_GEN1_4":\
    line="B_IPU_DI0_SW_GEN1_4_DI0_CNT_UP_4":\
    line="B_IPU_DI0_SW_GEN1_4_DI0_CNT_1155":\
    line="B_IPU_DI0_SW_GEN1_4_DI0_CNT_1156":\
    line="B_IPU_DI0_SW_GEN1_4_DI0_CNT_1157":\
    line="B_IPU_DI0_SW_GEN1_4_DI0_CNT_1158":\
    line="B_IPU_DI0_SW_GEN1_4_DI0_CNT_1159":\
    line="B_IPU_DI0_SW_GEN1_4_DI0_CNT_1160":\
    line="$$":\
    line="$+":\
    line="=G_IPU_DI0_SW_GEN1_5":\
    line="B_IPU_DI0_SW_GEN1_5_DI0_CNT_UP_5":\
    line="B_IPU_DI0_SW_GEN1_5_DI0_CNT_1161":\
    line="B_IPU_DI0_SW_GEN1_5_DI0_CNT_1162":\
    line="B_IPU_DI0_SW_GEN1_5_DI0_CNT_1163":\
    line="B_IPU_DI0_SW_GEN1_5_DI0_CNT_1164":\
    line="B_IPU_DI0_SW_GEN1_5_DI0_CNT_1165":\
    line="B_IPU_DI0_SW_GEN1_5_DI0_CNT_1166":\
    line="$$":\
    line="$+":\
    line="=G_IPU_DI0_SW_GEN1_6":\
    line="B_IPU_DI0_SW_GEN1_6_DI0_CNT_UP_6":\
    line="B_IPU_DI0_SW_GEN1_6_DI0_CNT_1167":\
    line="B_IPU_DI0_SW_GEN1_6_DI0_CNT_1168":\
    line="B_IPU_DI0_SW_GEN1_6_DI0_CNT_1169":\
    line="B_IPU_DI0_SW_GEN1_6_DI0_CNT_1170":\
    line="B_IPU_DI0_SW_GEN1_6_DI0_CNT_1171":\
    line="B_IPU_DI0_SW_GEN1_6_DI0_CNT_1172":\
    line="$$":\
    line="$+":\
    line="=G_IPU_DI0_SW_GEN1_7":\
    line="B_IPU_DI0_SW_GEN1_7_DI0_CNT_UP_7":\
    line="B_IPU_DI0_SW_GEN1_7_DI0_CNT_1173":\
    line="B_IPU_DI0_SW_GEN1_7_DI0_CNT_1174":\
    line="B_IPU_DI0_SW_GEN1_7_DI0_CNT_1175":\
    line="B_IPU_DI0_SW_GEN1_7_DI0_CNT_1176":\
    line="B_IPU_DI0_SW_GEN1_7_DI0_CNT_1177":\
    line="B_IPU_DI0_SW_GEN1_7_DI0_CNT_1178":\
    line="$$":\
    line="$+":\
    line="=G_IPU_DI0_SW_GEN1_8":\
    line="B_IPU_DI0_SW_GEN1_8_DI0_CNT_UP_8":\
    line="B_IPU_DI0_SW_GEN1_8_DI0_CNT_1179":\
    line="B_IPU_DI0_SW_GEN1_8_DI0_CNT_1180":\
    line="B_IPU_DI0_SW_GEN1_8_DI0_CNT_1181":\
    line="B_IPU_DI0_SW_GEN1_8_DI0_CNT_1182":\
    line="B_IPU_DI0_SW_GEN1_8_DI0_CNT_1183":\
    line="B_IPU_DI0_SW_GEN1_8_DI0_CNT_1184":\
    line="$$":\
    line="$+":\
    line="=G_IPU_DI0_SW_GEN1_9":\
    line="B_IPU_DI0_SW_GEN1_9_DI0_CNT_UP_9":\
    line="B_IPU_DI0_SW_GEN1_9_DI0_TAG_1185":\
    line="B_IPU_DI0_SW_GEN1_9_DI0_CNT_1186":\
    line="B_IPU_DI0_SW_GEN1_9_DI0_CNT_1187":\
    line="B_IPU_DI0_SW_GEN1_9_DI0_CNT_1188":\
    line="B_IPU_DI0_SW_GEN1_9_DI0_GENT1189":\
    line="$$":\
    line="$+":\
    line="=G_IPU_DI0_SYNC_AS_GEN":\
    line="B_IPU_DI0_SYNC_AS_GEN_DI0_SY1190":\
    line="B_IPU_DI0_SYNC_AS_GEN_DI0_VS1191":\
    line="B_IPU_DI0_SYNC_AS_GEN_DI0_SY1192":\
    line="$$":\
    line="$+":\
    line="=G_IPU_DI0_DW_GEN_I":\
    line="B_IPU_DI0_DW_GEN_I_DI0_PT_0_I":\
    line="B_IPU_DI0_DW_GEN_I_DI0_PT_1_I":\
    line="B_IPU_DI0_DW_GEN_I_DI0_PT_2_I":\
    line="B_IPU_DI0_DW_GEN_I_DI0_PT_3_I":\
    line="B_IPU_DI0_DW_GEN_I_DI0_PT_4_I":\
    line="B_IPU_DI0_DW_GEN_I_DI0_PT_5_I":\
    line="B_IPU_DI0_DW_GEN_I_DI0_PT_6_I":\
    line="B_IPU_DI0_DW_GEN_I_DI0_CST_I":\
    line="B_IPU_DI0_DW_GEN_I_DI0_COMPO1193":\
    line="B_IPU_DI0_DW_GEN_I_DI0_ACCES1194":\
    line="$$":\
    line="$+":\
    line="=G_IPU_DI0_DW_SET0_I":\
    line="B_IPU_DI0_DW_SET0_I_DI0_DATA1195":\
    line="B_IPU_DI0_DW_SET0_I_DI0_DATA1196":\
    line="$$":\
    line="$+":\
    line="=G_IPU_DI0_DW_SET1_I":\
    line="B_IPU_DI0_DW_SET1_I_DI0_DATA1197":\
    line="B_IPU_DI0_DW_SET1_I_DI0_DATA1198":\
    line="$$":\
    line="$+":\
    line="=G_IPU_DI0_DW_SET2_I":\
    line="B_IPU_DI0_DW_SET2_I_DI0_DATA1199":\
    line="B_IPU_DI0_DW_SET2_I_DI0_DATA1200":\
    line="$$":\
    line="$+":\
    line="=G_IPU_DI0_DW_SET3_I":\
    line="B_IPU_DI0_DW_SET3_I_DI0_DATA1201":\
    line="B_IPU_DI0_DW_SET3_I_DI0_DATA1202":\
    line="$$":\
    line="$+":\
    line="=G_IPU_DI0_STP_REP_I":\
    line="B_IPU_DI0_STP_REP_I_DI0_STEP1203":\
    line="B_IPU_DI0_STP_REP_I_DI0_STEP1204":\
    line="$$":\
    line="$+":\
    line="=G_IPU_DI0_STP_REP_9":\
    line="B_IPU_DI0_STP_REP_9_DI0_STEP1205":\
    line="$$":\
    line="$+":\
    line="=G_IPU_DI0_SER_CONF":\
    line="B_IPU_DI0_SER_CONF_DI0_WAIT41206":\
    line="B_IPU_DI0_SER_CONF_DI0_SERIA1207":\
    line="B_IPU_DI0_SER_CONF_DI0_SERIA1208":\
    line="B_IPU_DI0_SER_CONF_DI0_SERIA1209":\
    line="B_IPU_DI0_SER_CONF_DI0_SER_C1210":\
    line="B_IPU_DI0_SER_CONF_DI0_LLA_S1211":\
    line="B_IPU_DI0_SER_CONF_DI0_SERIA1212":\
    line="B_IPU_DI0_SER_CONF_DI0_SERIA1213":\
    line="B_IPU_DI0_SER_CONF_DI0_SERIA1214":\
    line="B_IPU_DI0_SER_CONF_DI0_SERIA1215":\
    line="B_IPU_DI0_SER_CONF_DI0_SERIA1216":\
    line="$$":\
    line="$+":\
    line="=G_IPU_DI0_SSC":\
    line="B_IPU_DI0_SSC_DI0_BYTE_EN_PNTR":\
    line="B_IPU_DI0_SSC_DI0_BYTE_EN_RD_IN":\
    line="B_IPU_DI0_SSC_DI0_WAIT_ON":\
    line="B_IPU_DI0_SSC_DI0_CS_ERM":\
    line="B_IPU_DI0_SSC_DI0_PIN11_ERM":\
    line="B_IPU_DI0_SSC_DI0_PIN12_ERM":\
    line="B_IPU_DI0_SSC_DI0_PIN13_ERM":\
    line="B_IPU_DI0_SSC_DI0_PIN14_ERM":\
    line="B_IPU_DI0_SSC_DI0_PIN15_ERM":\
    line="B_IPU_DI0_SSC_DI0_PIN16_ERM":\
    line="B_IPU_DI0_SSC_DI0_PIN17_ERM":\
    line="$$":\
    line="$+":\
    line="=G_IPU_DI0_POL":\
    line="B_IPU_DI0_POL_DI0_DRDY_POLARITY":\
    line="B_IPU_DI0_POL_DI0_DRDY_DATA_1217":\
    line="B_IPU_DI0_POL_DI0_CS0_POLARITY":\
    line="B_IPU_DI0_POL_DI0_CS0_DATA_P1218":\
    line="B_IPU_DI0_POL_DI0_CS1_POLARITY":\
    line="B_IPU_DI0_POL_DI0_CS1_DATA_P1219":\
    line="B_IPU_DI0_POL_DI0_CS0_BYTE_E1220":\
    line="B_IPU_DI0_POL_DI0_CS1_BYTE_E1221":\
    line="B_IPU_DI0_POL_DI0_WAIT_POLARITY":\
    line="$$":\
    line="$+":\
    line="=G_IPU_DI0_AW0":\
    line="B_IPU_DI0_AW0_DI0_AW_HSTART":\
    line="B_IPU_DI0_AW0_DI0_AW_HCOUNT_SEL":\
    line="B_IPU_DI0_AW0_DI0_AW_HEND":\
    line="B_IPU_DI0_AW0_DI0_AW_TRIG_SEL":\
    line="$$":\
    line="$+":\
    line="=G_IPU_DI0_AW1":\
    line="B_IPU_DI0_AW1_DI0_AW_VSTART":\
    line="B_IPU_DI0_AW1_DI0_AW_VCOUNT_SEL":\
    line="B_IPU_DI0_AW1_DI0_AW_VEND":\
    line="$$":\
    line="$+":\
    line="=G_IPU_DI0_SCR_CONF":\
    line="B_IPU_DI0_SCR_CONF_DI0_SCREE1222":\
    line="$$":\
    line="$+":\
    line="=G_IPU_DI0_STAT":\
    line="B_IPU_DI0_STAT_DI0_READ_FIFO1223":\
    line="B_IPU_DI0_STAT_DI0_READ_FIFO1224":\
    line="B_IPU_DI0_STAT_DI0_READ_CNTR1225":\
    line="B_IPU_DI0_STAT_DI0_CNTR_FIFO1226":\
    line="$$":\
    line="$+":\
    line="=G_IPU_DI1_GENERAL":\
    line="B_IPU_DI1_GENERAL_DI1_POLARI1227":\
    line="B_IPU_DI1_GENERAL_DI1_POLARI1228":\
    line="B_IPU_DI1_GENERAL_DI1_POLARI1229":\
    line="B_IPU_DI1_GENERAL_DI1_ERM_VS1230":\
    line="B_IPU_DI1_GENERAL_DI1_ERR_TR1231":\
    line="B_IPU_DI1_GENERAL_DI1_SYNC_C1232":\
    line="B_IPU_DI1_GENERAL_DI1_POLARI1233":\
    line="B_IPU_DI1_GENERAL_DI1_WATCHD1234":\
    line="B_IPU_DI1_GENERAL_DI1_CLK_EXT":\
    line="B_IPU_DI1_GENERAL_DI1_VSYNC_EXT":\
    line="B_IPU_DI1_GENERAL_DI1_MASK_SEL":\
    line="B_IPU_DI1_GENERAL_DI1_DISP_C1235":\
    line="B_IPU_DI1_GENERAL_DI1_CLOCK_1236":\
    line="B_IPU_DI1_GENERAL_DI1_DISP_Y_SEL":\
    line="B_IPU_DI1_GENERAL_DI1_PIN8_P1237":\
    line="$$":\
    line="$+":\
    line="=G_IPU_DI1_BS_CLKGEN0":\
    line="B_IPU_DI1_BS_CLKGEN0_DI1_DIS1238":\
    line="B_IPU_DI1_BS_CLKGEN0_DI1_DIS1239":\
    line="$$":\
    line="$+":\
    line="=G_IPU_DI1_BS_CLKGEN1":\
    line="B_IPU_DI1_BS_CLKGEN1_DI1_DIS1240":\
    line="B_IPU_DI1_BS_CLKGEN1_DI1_DIS1241":\
    line="$$":\
    line="$+":\
    line="=G_IPU_DI1_SW_GEN0_1":\
    line="B_IPU_DI1_SW_GEN0_1_DI1_OFFS1242":\
    line="B_IPU_DI1_SW_GEN0_1_DI1_OFFS1243":\
    line="B_IPU_DI1_SW_GEN0_1_DI1_RUN_1244":\
    line="B_IPU_DI1_SW_GEN0_1_DI1_RUN_1245":\
    line="$$":\
    line="$+":\
    line="=G_IPU_DI1_SW_GEN0_2":\
    line="B_IPU_DI1_SW_GEN0_2_DI1_OFFS1246":\
    line="B_IPU_DI1_SW_GEN0_2_DI1_OFFS1247":\
    line="B_IPU_DI1_SW_GEN0_2_DI1_RUN_1248":\
    line="B_IPU_DI1_SW_GEN0_2_DI1_RUN_1249":\
    line="$$":\
    line="$+":\
    line="=G_IPU_DI1_SW_GEN0_3":\
    line="B_IPU_DI1_SW_GEN0_3_DI1_OFFS1250":\
    line="B_IPU_DI1_SW_GEN0_3_DI1_OFFS1251":\
    line="B_IPU_DI1_SW_GEN0_3_DI1_RUN_1252":\
    line="B_IPU_DI1_SW_GEN0_3_DI1_RUN_1253":\
    line="$$":\
    line="$+":\
    line="=G_IPU_DI1_SW_GEN0_4":\
    line="B_IPU_DI1_SW_GEN0_4_DI1_OFFS1254":\
    line="B_IPU_DI1_SW_GEN0_4_DI1_OFFS1255":\
    line="B_IPU_DI1_SW_GEN0_4_DI1_RUN_1256":\
    line="B_IPU_DI1_SW_GEN0_4_DI1_RUN_1257":\
    line="$$":\
    line="$+":\
    line="=G_IPU_DI1_SW_GEN0_5":\
    line="B_IPU_DI1_SW_GEN0_5_DI1_OFFS1258":\
    line="B_IPU_DI1_SW_GEN0_5_DI1_OFFS1259":\
    line="B_IPU_DI1_SW_GEN0_5_DI1_RUN_1260":\
    line="B_IPU_DI1_SW_GEN0_5_DI1_RUN_1261":\
    line="$$":\
    line="$+":\
    line="=G_IPU_DI1_SW_GEN0_6":\
    line="B_IPU_DI1_SW_GEN0_6_DI1_OFFS1262":\
    line="B_IPU_DI1_SW_GEN0_6_DI1_OFFS1263":\
    line="B_IPU_DI1_SW_GEN0_6_DI1_RUN_1264":\
    line="B_IPU_DI1_SW_GEN0_6_DI1_RUN_1265":\
    line="$$":\
    line="$+":\
    line="=G_IPU_DI1_SW_GEN0_7":\
    line="B_IPU_DI1_SW_GEN0_7_DI1_OFFS1266":\
    line="B_IPU_DI1_SW_GEN0_7_DI1_OFFS1267":\
    line="B_IPU_DI1_SW_GEN0_7_DI1_RUN_1268":\
    line="B_IPU_DI1_SW_GEN0_7_DI1_RUN_1269":\
    line="$$":\
    line="$+":\
    line="=G_IPU_DI1_SW_GEN0_8":\
    line="B_IPU_DI1_SW_GEN0_8_DI1_OFFS1270":\
    line="B_IPU_DI1_SW_GEN0_8_DI1_OFFS1271":\
    line="B_IPU_DI1_SW_GEN0_8_DI1_RUN_1272":\
    line="B_IPU_DI1_SW_GEN0_8_DI1_RUN_1273":\
    line="$$":\
    line="$+":\
    line="=G_IPU_DI1_SW_GEN0_9":\
    line="B_IPU_DI1_SW_GEN0_9_DI1_OFFS1274":\
    line="B_IPU_DI1_SW_GEN0_9_DI1_OFFS1275":\
    line="B_IPU_DI1_SW_GEN0_9_DI1_RUN_1276":\
    line="B_IPU_DI1_SW_GEN0_9_DI1_RUN_1277":\
    line="$$":\
    line="$+":\
    line="=G_IPU_DI1_SW_GEN1_1":\
    line="B_IPU_DI1_SW_GEN1_1_DI1_CNT_UP_1":\
    line="B_IPU_DI1_SW_GEN1_1_DI1_CNT_1278":\
    line="B_IPU_DI1_SW_GEN1_1_DI1_CNT_1279":\
    line="B_IPU_DI1_SW_GEN1_1_DI1_CNT_1280":\
    line="B_IPU_DI1_SW_GEN1_1_DI1_CNT_1281":\
    line="B_IPU_DI1_SW_GEN1_1_DI1_CNT_1282":\
    line="B_IPU_DI1_SW_GEN1_1_DI1_CNT_1283":\
    line="$$":\
    line="$+":\
    line="=G_IPU_DI1_SW_GEN1_2":\
    line="B_IPU_DI1_SW_GEN1_2_DI1_CNT_UP_2":\
    line="B_IPU_DI1_SW_GEN1_2_DI1_CNT_1284":\
    line="B_IPU_DI1_SW_GEN1_2_DI1_CNT_1285":\
    line="B_IPU_DI1_SW_GEN1_2_DI1_CNT_1286":\
    line="B_IPU_DI1_SW_GEN1_2_DI1_CNT_1287":\
    line="B_IPU_DI1_SW_GEN1_2_DI1_CNT_1288":\
    line="B_IPU_DI1_SW_GEN1_2_DI1_CNT_1289":\
    line="$$":\
    line="$+":\
    line="=G_IPU_DI1_SW_GEN1_3":\
    line="B_IPU_DI1_SW_GEN1_3_DI1_CNT_UP_3":\
    line="B_IPU_DI1_SW_GEN1_3_DI1_CNT_1290":\
    line="B_IPU_DI1_SW_GEN1_3_DI1_CNT_1291":\
    line="B_IPU_DI1_SW_GEN1_3_DI1_CNT_1292":\
    line="B_IPU_DI1_SW_GEN1_3_DI1_CNT_1293":\
    line="B_IPU_DI1_SW_GEN1_3_DI1_CNT_1294":\
    line="B_IPU_DI1_SW_GEN1_3_DI1_CNT_1295":\
    line="$$":\
    line="$+":\
    line="=G_IPU_DI1_SW_GEN1_4":\
    line="B_IPU_DI1_SW_GEN1_4_DI1_CNT_UP_4":\
    line="B_IPU_DI1_SW_GEN1_4_DI1_CNT_1296":\
    line="B_IPU_DI1_SW_GEN1_4_DI1_CNT_1297":\
    line="B_IPU_DI1_SW_GEN1_4_DI1_CNT_1298":\
    line="B_IPU_DI1_SW_GEN1_4_DI1_CNT_1299":\
    line="B_IPU_DI1_SW_GEN1_4_DI1_CNT_1300":\
    line="B_IPU_DI1_SW_GEN1_4_DI1_CNT_1301":\
    line="$$":\
    line="$+":\
    line="=G_IPU_DI1_SW_GEN1_5":\
    line="B_IPU_DI1_SW_GEN1_5_DI1_CNT_UP_5":\
    line="B_IPU_DI1_SW_GEN1_5_DI1_CNT_1302":\
    line="B_IPU_DI1_SW_GEN1_5_DI1_CNT_1303":\
    line="B_IPU_DI1_SW_GEN1_5_DI1_CNT_1304":\
    line="B_IPU_DI1_SW_GEN1_5_DI1_CNT_1305":\
    line="B_IPU_DI1_SW_GEN1_5_DI1_CNT_1306":\
    line="B_IPU_DI1_SW_GEN1_5_DI1_CNT_1307":\
    line="$$":\
    line="$+":\
    line="=G_IPU_DI1_SW_GEN1_6":\
    line="B_IPU_DI1_SW_GEN1_6_DI1_CNT_UP_6":\
    line="B_IPU_DI1_SW_GEN1_6_DI1_CNT_1308":\
    line="B_IPU_DI1_SW_GEN1_6_DI1_CNT_1309":\
    line="B_IPU_DI1_SW_GEN1_6_DI1_CNT_1310":\
    line="B_IPU_DI1_SW_GEN1_6_DI1_CNT_1311":\
    line="B_IPU_DI1_SW_GEN1_6_DI1_CNT_1312":\
    line="B_IPU_DI1_SW_GEN1_6_DI1_CNT_1313":\
    line="$$":\
    line="$+":\
    line="=G_IPU_DI1_SW_GEN1_7":\
    line="B_IPU_DI1_SW_GEN1_7_DI1_CNT_UP_7":\
    line="B_IPU_DI1_SW_GEN1_7_DI1_CNT_1314":\
    line="B_IPU_DI1_SW_GEN1_7_DI1_CNT_1315":\
    line="B_IPU_DI1_SW_GEN1_7_DI1_CNT_1316":\
    line="B_IPU_DI1_SW_GEN1_7_DI1_CNT_1317":\
    line="B_IPU_DI1_SW_GEN1_7_DI1_CNT_1318":\
    line="B_IPU_DI1_SW_GEN1_7_DI1_CNT_1319":\
    line="$$":\
    line="$+":\
    line="=G_IPU_DI1_SW_GEN1_8":\
    line="B_IPU_DI1_SW_GEN1_8_DI1_CNT_UP_8":\
    line="B_IPU_DI1_SW_GEN1_8_DI1_CNT_1320":\
    line="B_IPU_DI1_SW_GEN1_8_DI1_CNT_1321":\
    line="B_IPU_DI1_SW_GEN1_8_DI1_CNT_1322":\
    line="B_IPU_DI1_SW_GEN1_8_DI1_CNT_1323":\
    line="B_IPU_DI1_SW_GEN1_8_DI1_CNT_1324":\
    line="B_IPU_DI1_SW_GEN1_8_DI1_CNT_1325":\
    line="$$":\
    line="$+":\
    line="=G_IPU_DI1_SW_GEN1_9":\
    line="B_IPU_DI1_SW_GEN1_9_DI1_CNT_UP_9":\
    line="B_IPU_DI1_SW_GEN1_9_DI1_TAG_1326":\
    line="B_IPU_DI1_SW_GEN1_9_DI1_CNT_1327":\
    line="B_IPU_DI1_SW_GEN1_9_DI1_CNT_1328":\
    line="B_IPU_DI1_SW_GEN1_9_DI1_CNT_1329":\
    line="B_IPU_DI1_SW_GEN1_9_DI1_GENT1330":\
    line="$$":\
    line="$+":\
    line="=G_IPU_DI1_SYNC_AS_GEN":\
    line="B_IPU_DI1_SYNC_AS_GEN_DI1_SY1331":\
    line="B_IPU_DI1_SYNC_AS_GEN_DI1_VS1332":\
    line="B_IPU_DI1_SYNC_AS_GEN_DI1_SY1333":\
    line="$$":\
    line="$+":\
    line="=G_IPU_DI1_DW_GEN_I":\
    line="B_IPU_DI1_DW_GEN_I_DI1_PT_0_I":\
    line="B_IPU_DI1_DW_GEN_I_DI1_PT_1_I":\
    line="B_IPU_DI1_DW_GEN_I_DI1_PT_2_I":\
    line="B_IPU_DI1_DW_GEN_I_DI1_PT_3_I":\
    line="B_IPU_DI1_DW_GEN_I_DI1_PT_4_I":\
    line="B_IPU_DI1_DW_GEN_I_DI1_PT_5_I":\
    line="B_IPU_DI1_DW_GEN_I_DI1_PT_6_I":\
    line="B_IPU_DI1_DW_GEN_I_DI1_CST_I":\
    line="B_IPU_DI1_DW_GEN_I_DI1_COMPO1334":\
    line="B_IPU_DI1_DW_GEN_I_DI1_ACCES1335":\
    line="$$":\
    line="$+":\
    line="=G_IPU_DI1_DW_SET0_I":\
    line="B_IPU_DI1_DW_SET0_I_DI1_DATA1336":\
    line="B_IPU_DI1_DW_SET0_I_DI1_DATA1337":\
    line="$$":\
    line="$+":\
    line="=G_IPU_DI1_DW_SET1_I":\
    line="B_IPU_DI1_DW_SET1_I_DI1_DATA1338":\
    line="B_IPU_DI1_DW_SET1_I_DI1_DATA1339":\
    line="$$":\
    line="$+":\
    line="=G_IPU_DI1_DW_SET2_I":\
    line="B_IPU_DI1_DW_SET2_I_DI1_DATA1340":\
    line="B_IPU_DI1_DW_SET2_I_DI1_DATA1341":\
    line="$$":\
    line="$+":\
    line="=G_IPU_DI1_DW_SET3_I":\
    line="B_IPU_DI1_DW_SET3_I_DI1_DATA1342":\
    line="B_IPU_DI1_DW_SET3_I_DI1_DATA1343":\
    line="$$":\
    line="$+":\
    line="=G_IPU_D1_STP_REP_I":\
    line="B_IPU_D1_STP_REP_I_DI1_STEP_1344":\
    line="B_IPU_D1_STP_REP_I_DI1_STEP_1345":\
    line="$$":\
    line="$+":\
    line="=G_IPU_DI1_STP_REP_9":\
    line="B_IPU_DI1_STP_REP_9_DI1_STEP1346":\
    line="$$":\
    line="$+":\
    line="=G_IPU_DI1_SER_CONF":\
    line="B_IPU_DI1_SER_CONF_DI1_WAIT41347":\
    line="B_IPU_DI1_SER_CONF_DI1_SERIA1348":\
    line="B_IPU_DI1_SER_CONF_DI1_SERIA1349":\
    line="B_IPU_DI1_SER_CONF_DI1_SERIA1350":\
    line="B_IPU_DI1_SER_CONF_DI1_SER_C1351":\
    line="B_IPU_DI1_SER_CONF_DI1_LLA_S1352":\
    line="B_IPU_DI1_SER_CONF_DI1_SERIA1353":\
    line="B_IPU_DI1_SER_CONF_DI1_SERIA1354":\
    line="B_IPU_DI1_SER_CONF_DI1_SERIA1355":\
    line="B_IPU_DI1_SER_CONF_DI1_SERIA1356":\
    line="B_IPU_DI1_SER_CONF_DI1_SERIA1357":\
    line="$$":\
    line="$+":\
    line="=G_IPU_DI1_SSC":\
    line="B_IPU_DI1_SSC_DI1_BYTE_EN_PNTR":\
    line="B_IPU_DI1_SSC_DI1_BYTE_EN_RD_IN":\
    line="B_IPU_DI1_SSC_DI1_BYTE_EN_PO1358":\
    line="B_IPU_DI1_SSC_DI1_WAIT_ON":\
    line="B_IPU_DI1_SSC_DI1_CS_ERM":\
    line="B_IPU_DI1_SSC_DI1_PIN11_ERM":\
    line="B_IPU_DI1_SSC_DI1_PIN12_ERM":\
    line="B_IPU_DI1_SSC_DI1_PIN13_ERM":\
    line="B_IPU_DI1_SSC_DI1_PIN14_ERM":\
    line="B_IPU_DI1_SSC_DI1_PIN15_ERM":\
    line="B_IPU_DI1_SSC_DI1_PIN16_ERM":\
    line="B_IPU_DI1_SSC_DI1_PIN17_ERM":\
    line="$$":\
    line="$+":\
    line="=G_IPU_DI1_POL":\
    line="B_IPU_DI1_POL_DI1_DRDY_POLARITY":\
    line="B_IPU_DI1_POL_DI1_DRDY_DATA_1359":\
    line="B_IPU_DI1_POL_DI1_CS0_POLARITY":\
    line="B_IPU_DI1_POL_DI1_CS0_DATA_P1360":\
    line="B_IPU_DI1_POL_DI1_CS1_POLARITY":\
    line="B_IPU_DI1_POL_DI1_CS1_DATA_P1361":\
    line="B_IPU_DI1_POL_DI1_CS0_BYTE_E1362":\
    line="B_IPU_DI1_POL_DI1_CS1_BYTE_E1363":\
    line="B_IPU_DI1_POL_DI1_WAIT_POLARITY":\
    line="$$":\
    line="$+":\
    line="=G_IPU_DI1_AW0":\
    line="B_IPU_DI1_AW0_DI1_AW_HSTART":\
    line="B_IPU_DI1_AW0_DI1_AW_HCOUNT_SEL":\
    line="B_IPU_DI1_AW0_DI1_AW_HEND":\
    line="B_IPU_DI1_AW0_DI1_AW_TRIG_SEL":\
    line="$$":\
    line="$+":\
    line="=G_IPU_DI1_AW1":\
    line="B_IPU_DI1_AW1_DI1_AW_VSTART":\
    line="B_IPU_DI1_AW1_DI1_AW_VCOUNT_SEL":\
    line="B_IPU_DI1_AW1_DI1_AW_VEND":\
    line="$$":\
    line="$+":\
    line="=G_IPU_DI1_SCR_CONF":\
    line="B_IPU_DI1_SCR_CONF_DI1_SCREE1364":\
    line="$$":\
    line="$+":\
    line="=G_IPU_DI1_STAT":\
    line="B_IPU_DI1_STAT_DI1_READ_FIFO1365":\
    line="B_IPU_DI1_STAT_DI1_READ_FIFO1366":\
    line="B_IPU_DI1_STAT_DI1_CNTR_FIFO1367":\
    line="B_IPU_DI1_STAT_DI1_CNTR_FIFO1368":\
    line="$$":\
    line="$+":\
    line="=G_IPU_SMFC_MAP":\
    line="B_IPU_SMFC_MAP_MAP_CH0":\
    line="B_IPU_SMFC_MAP_MAP_CH1":\
    line="B_IPU_SMFC_MAP_MAP_CH2":\
    line="B_IPU_SMFC_MAP_MAP_CH3":\
    line="$$":\
    line="$+":\
    line="=G_IPU_SMFC_WMC":\
    line="B_IPU_SMFC_WMC_WM0_SET":\
    line="B_IPU_SMFC_WMC_WM0_CLR":\
    line="B_IPU_SMFC_WMC_WM1_SET":\
    line="B_IPU_SMFC_WMC_WM1_CLR":\
    line="B_IPU_SMFC_WMC_WM2_SET":\
    line="B_IPU_SMFC_WMC_WM2_CLR":\
    line="B_IPU_SMFC_WMC_WM3_SET":\
    line="B_IPU_SMFC_WMC_WM3_CLR":\
    line="$$":\
    line="$+":\
    line="=G_IPU_SMFC_BS":\
    line="B_IPU_SMFC_BS_BURST0_SIZE":\
    line="B_IPU_SMFC_BS_BURST1_SIZE":\
    line="B_IPU_SMFC_BS_BURST2_SIZE":\
    line="B_IPU_SMFC_BS_BURST3_SIZE":\
    line="$$":\
    line="$+":\
    line="=G_IPU_DC_READ_CH_CONF":\
    line="B_IPU_DC_READ_CH_CONF_RD_CHA1369":\
    line="B_IPU_DC_READ_CH_CONF_PROG_D1370":\
    line="B_IPU_DC_READ_CH_CONF_PROG_D1371":\
    line="B_IPU_DC_READ_CH_CONF_W_SIZE_0":\
    line="B_IPU_DC_READ_CH_CONF_CHAN_M1372":\
    line="B_IPU_DC_READ_CH_CONF_CS_ID_0":\
    line="B_IPU_DC_READ_CH_CONF_CS_ID_1":\
    line="B_IPU_DC_READ_CH_CONF_CS_ID_2":\
    line="B_IPU_DC_READ_CH_CONF_CS_ID_3":\
    line="B_IPU_DC_READ_CH_CONF_TIME_O1373":\
    line="$$":\
    line="$+":\
    line="=G_IPU_DC_READ_SH_ADDR":\
    line="B_IPU_DC_READ_SH_ADDR_ST_ADDR_0":\
    line="$$":\
    line="$+":\
    line="=G_IPU_DC_RL0_CH_0":\
    line="B_IPU_DC_RL0_CH_0_COD_NF_PRI1374":\
    line="B_IPU_DC_RL0_CH_0_COD_NF_STA1375":\
    line="B_IPU_DC_RL0_CH_0_COD_NL_PRI1376":\
    line="B_IPU_DC_RL0_CH_0_COD_NL_STA1377":\
    line="$$":\
    line="$+":\
    line="=G_IPU_DC_RL1_CH_0":\
    line="B_IPU_DC_RL1_CH_0_COD_EOF_PR1378":\
    line="B_IPU_DC_RL1_CH_0_COD_EOF_ST1379":\
    line="B_IPU_DC_RL1_CH_0_COD_NFIELD1380":\
    line="B_IPU_DC_RL1_CH_0_COD_NFIELD1381":\
    line="$$":\
    line="$+":\
    line="=G_IPU_DC_RL2_CH_0":\
    line="B_IPU_DC_RL2_CH_0_COD_EOL_PR1382":\
    line="B_IPU_DC_RL2_CH_0_COD_EOL_ST1383":\
    line="B_IPU_DC_RL2_CH_0_COD_EOFIEL1384":\
    line="B_IPU_DC_RL2_CH_0_COD_EOFIEL1385":\
    line="$$":\
    line="$+":\
    line="=G_IPU_DC_RL3_CH_0":\
    line="B_IPU_DC_RL3_CH_0_COD_NEW_AD1386":\
    line="B_IPU_DC_RL3_CH_0_COD_NEW_AD1387":\
    line="B_IPU_DC_RL3_CH_0_COD_NEW_CH1388":\
    line="B_IPU_DC_RL3_CH_0_COD_NEW_CH1389":\
    line="$$":\
    line="$+":\
    line="=G_IPU_DC_RL4_CH_0":\
    line="B_IPU_DC_RL4_CH_0_COD_NEW_DA1390":\
    line="B_IPU_DC_RL4_CH_0_COD_NEW_DA1391":\
    line="$$":\
    line="$+":\
    line="=G_IPU_DC_WR_CH_CONF_1":\
    line="B_IPU_DC_WR_CH_CONF_1_W_SIZE_1":\
    line="B_IPU_DC_WR_CH_CONF_1_PROG_D1392":\
    line="B_IPU_DC_WR_CH_CONF_1_PROG_D1393":\
    line="B_IPU_DC_WR_CH_CONF_1_PROG_C1394":\
    line="B_IPU_DC_WR_CH_CONF_1_CHAN_M1395":\
    line="B_IPU_DC_WR_CH_CONF_1_FIELD_1396":\
    line="B_IPU_DC_WR_CH_CONF_1_PROG_S1397":\
    line="$$":\
    line="$+":\
    line="=G_IPU_DC_WR_CH_ADDR_1":\
    line="B_IPU_DC_WR_CH_ADDR_1_ST_ADDR_1":\
    line="$$":\
    line="$+":\
    line="=G_IPU_DC_RL0_CH_1":\
    line="B_IPU_DC_RL0_CH_1_COD_NF_PRI1398":\
    line="B_IPU_DC_RL0_CH_1_COD_NF_STA1399":\
    line="B_IPU_DC_RL0_CH_1_COD_NL_PRI1400":\
    line="B_IPU_DC_RL0_CH_1_COD_NL_STA1401":\
    line="$$":\
    line="$+":\
    line="=G_IPU_DC_RL1_CH_1":\
    line="B_IPU_DC_RL1_CH_1_COD_EOF_PR1402":\
    line="B_IPU_DC_RL1_CH_1_COD_EOF_ST1403":\
    line="B_IPU_DC_RL1_CH_1_COD_NFIELD1404":\
    line="B_IPU_DC_RL1_CH_1_COD_NFIELD1405":\
    line="$$":\
    line="$+":\
    line="=G_IPU_DC_RL2_CH_1":\
    line="B_IPU_DC_RL2_CH_1_COD_EOL_PR1406":\
    line="B_IPU_DC_RL2_CH_1_COD_EOL_ST1407":\
    line="B_IPU_DC_RL2_CH_1_COD_EOFIEL1408":\
    line="B_IPU_DC_RL2_CH_1_COD_EOFIEL1409":\
    line="$$":\
    line="$+":\
    line="=G_IPU_DC_RL3_CH_1":\
    line="B_IPU_DC_RL3_CH_1_COD_NEW_AD1410":\
    line="B_IPU_DC_RL3_CH_1_COD_NEW_AD1411":\
    line="B_IPU_DC_RL3_CH_1_COD_NEW_CH1412":\
    line="B_IPU_DC_RL3_CH_1_COD_NEW_CH1413":\
    line="$$":\
    line="$+":\
    line="=G_IPU_DC_RL4_CH_1":\
    line="B_IPU_DC_RL4_CH_1_COD_NEW_DA1414":\
    line="B_IPU_DC_RL4_CH_1_COD_NEW_DA1415":\
    line="$$":\
    line="$+":\
    line="=G_IPU_DC_WR_CH_CONF_2":\
    line="B_IPU_DC_WR_CH_CONF_2_W_SIZE_2":\
    line="B_IPU_DC_WR_CH_CONF_2_PROG_D1416":\
    line="B_IPU_DC_WR_CH_CONF_2_PROG_D1417":\
    line="B_IPU_DC_WR_CH_CONF_2_PROG_C1418":\
    line="B_IPU_DC_WR_CH_CONF_2_CHAN_M1419":\
    line="B_IPU_DC_WR_CH_CONF_2_PROG_S1420":\
    line="$$":\
    line="$+":\
    line="=G_IPU_DC_WR_CH_ADDR_2":\
    line="B_IPU_DC_WR_CH_ADDR_2_ST_ADDR_2":\
    line="$$":\
    line="$+":\
    line="=G_IPU_DC_RL0_CH_2":\
    line="B_IPU_DC_RL0_CH_2_COD_NF_PRI1421":\
    line="B_IPU_DC_RL0_CH_2_COD_NF_STA1422":\
    line="B_IPU_DC_RL0_CH_2_COD_NL_PRI1423":\
    line="B_IPU_DC_RL0_CH_2_COD_NL_STA1424":\
    line="$$":\
    line="$+":\
    line="=G_IPU_DC_RL1_CH_2":\
    line="B_IPU_DC_RL1_CH_2_COD_EOF_PR1425":\
    line="B_IPU_DC_RL1_CH_2_COD_EOF_ST1426":\
    line="B_IPU_DC_RL1_CH_2_COD_NFIELD1427":\
    line="B_IPU_DC_RL1_CH_2_COD_NFIELD1428":\
    line="$$":\
    line="$+":\
    line="=G_IPU_DC_RL2_CH_2":\
    line="B_IPU_DC_RL2_CH_2_COD_EOL_PR1429":\
    line="B_IPU_DC_RL2_CH_2_COD_EOL_ST1430":\
    line="B_IPU_DC_RL2_CH_2_COD_EOFIEL1431":\
    line="B_IPU_DC_RL2_CH_2_COD_EOFIEL1432":\
    line="$$":\
    line="$+":\
    line="=G_IPU_DC_RL3_CH_2":\
    line="B_IPU_DC_RL3_CH_2_COD_NEW_AD1433":\
    line="B_IPU_DC_RL3_CH_2_COD_NEW_AD1434":\
    line="B_IPU_DC_RL3_CH_2_COD_NEW_CH1435":\
    line="B_IPU_DC_RL3_CH_2_COD_NEW_CH1436":\
    line="$$":\
    line="$+":\
    line="=G_IPU_DC_RL4_CH_2":\
    line="B_IPU_DC_RL4_CH_2_COD_NEW_DA1437":\
    line="B_IPU_DC_RL4_CH_2_COD_NEW_DA1438":\
    line="$$":\
    line="$+":\
    line="=G_IPU_DC_CMD_CH_CONF_3":\
    line="B_IPU_DC_CMD_CH_CONF_3_W_SIZE_3":\
    line="B_IPU_DC_CMD_CH_CONF_3_COD_C1439":\
    line="B_IPU_DC_CMD_CH_CONF_3_COD_C1440":\
    line="$$":\
    line="$+":\
    line="=G_IPU_DC_CMD_CH_CONF_4":\
    line="B_IPU_DC_CMD_CH_CONF_4_W_SIZE_4":\
    line="B_IPU_DC_CMD_CH_CONF_4_COD_C1441":\
    line="B_IPU_DC_CMD_CH_CONF_4_COD_C1442":\
    line="$$":\
    line="$+":\
    line="=G_IPU_DC_WR_CH_CONF_5":\
    line="B_IPU_DC_WR_CH_CONF_5_W_SIZE_5":\
    line="B_IPU_DC_WR_CH_CONF_5_PROG_D1443":\
    line="B_IPU_DC_WR_CH_CONF_5_PROG_D1444":\
    line="B_IPU_DC_WR_CH_CONF_5_PROG_C1445":\
    line="B_IPU_DC_WR_CH_CONF_5_CHAN_M1446":\
    line="B_IPU_DC_WR_CH_CONF_5_FIELD_1447":\
    line="B_IPU_DC_WR_CH_CONF_5_PROG_S1448":\
    line="$$":\
    line="$+":\
    line="=G_IPU_DC_WR_CH_ADDR_5":\
    line="B_IPU_DC_WR_CH_ADDR_5_ST_ADDR_5":\
    line="$$":\
    line="$+":\
    line="=G_IPU_DC_RL0_CH_5":\
    line="B_IPU_DC_RL0_CH_5_COD_NF_PRI1449":\
    line="B_IPU_DC_RL0_CH_5_COD_NF_STA1450":\
    line="B_IPU_DC_RL0_CH_5_COD_NL_PRI1451":\
    line="B_IPU_DC_RL0_CH_5_COD_NL_STA1452":\
    line="$$":\
    line="$+":\
    line="=G_IPU_DC_RL1_CH_5":\
    line="B_IPU_DC_RL1_CH_5_COD_EOF_PR1453":\
    line="B_IPU_DC_RL1_CH_5_COD_EOF_ST1454":\
    line="B_IPU_DC_RL1_CH_5_COD_NFIELD1455":\
    line="B_IPU_DC_RL1_CH_5_COD_NFIELD1456":\
    line="$$":\
    line="$+":\
    line="=G_IPU_DC_RL2_CH_5":\
    line="B_IPU_DC_RL2_CH_5_COD_EOL_PR1457":\
    line="B_IPU_DC_RL2_CH_5_COD_EOL_ST1458":\
    line="B_IPU_DC_RL2_CH_5_COD_EOFIEL1459":\
    line="B_IPU_DC_RL2_CH_5_COD_EOFIEL1460":\
    line="$$":\
    line="$+":\
    line="=G_IPU_DC_RL3_CH_5":\
    line="B_IPU_DC_RL3_CH_5_COD_NEW_AD1461":\
    line="B_IPU_DC_RL3_CH_5_COD_NEW_AD1462":\
    line="B_IPU_DC_RL3_CH_5_COD_NEW_CH1463":\
    line="B_IPU_DC_RL3_CH_5_COD_NEW_CH1464":\
    line="$$":\
    line="$+":\
    line="=G_IPU_DC_RL4_CH_5":\
    line="B_IPU_DC_RL4_CH_5_COD_NEW_DA1465":\
    line="B_IPU_DC_RL4_CH_5_COD_NEW_DA1466":\
    line="$$":\
    line="$+":\
    line="=G_IPU_DC_WR_CH_CONF_6":\
    line="B_IPU_DC_WR_CH_CONF_6_W_SIZE_6":\
    line="B_IPU_DC_WR_CH_CONF_6_PROG_D1467":\
    line="B_IPU_DC_WR_CH_CONF_6_PROG_D1468":\
    line="B_IPU_DC_WR_CH_CONF_6_PROG_C1469":\
    line="B_IPU_DC_WR_CH_CONF_6_CHAN_M1470":\
    line="B_IPU_DC_WR_CH_CONF_6_PROG_S1471":\
    line="$$":\
    line="$+":\
    line="=G_IPU_DC_WR_CH_ADDR_6":\
    line="B_IPU_DC_WR_CH_ADDR_6_ST_ADDR_6":\
    line="$$":\
    line="$+":\
    line="=G_IPU_DC_RL0_CH_6":\
    line="B_IPU_DC_RL0_CH_6_COD_NF_PRI1472":\
    line="B_IPU_DC_RL0_CH_6_COD_NF_STA1473":\
    line="B_IPU_DC_RL0_CH_6_COD_NL_PRI1474":\
    line="B_IPU_DC_RL0_CH_6_COD_NL_STA1475":\
    line="$$":\
    line="$+":\
    line="=G_IPU_DC_RL1_CH_6":\
    line="B_IPU_DC_RL1_CH_6_COD_EOF_PR1476":\
    line="B_IPU_DC_RL1_CH_6_COD_EOF_ST1477":\
    line="B_IPU_DC_RL1_CH_6_COD_NFIELD1478":\
    line="B_IPU_DC_RL1_CH_6_COD_NFIELD1479":\
    line="$$":\
    line="$+":\
    line="=G_IPU_DC_RL2_CH_6":\
    line="B_IPU_DC_RL2_CH_6_COD_EOL_PR1480":\
    line="B_IPU_DC_RL2_CH_6_COD_EOL_ST1481":\
    line="B_IPU_DC_RL2_CH_6_COD_EOFIEL1482":\
    line="B_IPU_DC_RL2_CH_6_COD_EOFIEL1483":\
    line="$$":\
    line="$+":\
    line="=G_IPU_DC_RL3_CH_6":\
    line="B_IPU_DC_RL3_CH_6_COD_NEW_AD1484":\
    line="B_IPU_DC_RL3_CH_6_COD_NEW_AD1485":\
    line="B_IPU_DC_RL3_CH_6_COD_NEW_CH1486":\
    line="B_IPU_DC_RL3_CH_6_COD_NEW_CH1487":\
    line="$$":\
    line="$+":\
    line="=G_IPU_DC_RL4_CH_6":\
    line="B_IPU_DC_RL4_CH_6_COD_NEW_DA1488":\
    line="B_IPU_DC_RL4_CH_6_COD_NEW_DA1489":\
    line="$$":\
    line="$+":\
    line="=G_IPU_DC_WR_CH_CONF1_8":\
    line="B_IPU_DC_WR_CH_CONF1_8_W_SIZE_8":\
    line="B_IPU_DC_WR_CH_CONF1_8_CHAN_1490":\
    line="B_IPU_DC_WR_CH_CONF1_8_MCU_D1491":\
    line="$$":\
    line="$+":\
    line="=G_IPU_DC_WR_CH_CONF2_8":\
    line="B_IPU_DC_WR_CH_CONF2_8_NEW_A1492":\
    line="$$":\
    line="$+":\
    line="=G_IPU_DC_RL1_CH_8":\
    line="B_IPU_DC_RL1_CH_8_COD_NEW_AD1493":\
    line="B_IPU_DC_RL1_CH_8_COD_NEW_AD1494":\
    line="B_IPU_DC_RL1_CH_8_COD_NEW_AD1495":\
    line="$$":\
    line="$+":\
    line="=G_IPU_DC_RL2_CH_8":\
    line="B_IPU_DC_RL2_CH_8_COD_NEW_CH1496":\
    line="B_IPU_DC_RL2_CH_8_COD_NEW_CH1497":\
    line="B_IPU_DC_RL2_CH_8_COD_NEW_CH1498":\
    line="$$":\
    line="$+":\
    line="=G_IPU_DC_RL3_CH_8":\
    line="B_IPU_DC_RL3_CH_8_COD_NEW_DA1499":\
    line="B_IPU_DC_RL3_CH_8_COD_NEW_DA1500":\
    line="B_IPU_DC_RL3_CH_8_COD_NEW_DA1501":\
    line="$$":\
    line="$+":\
    line="=G_IPU_DC_RL4_CH_8":\
    line="B_IPU_DC_RL4_CH_8_COD_NEW_AD1502":\
    line="B_IPU_DC_RL4_CH_8_COD_NEW_AD1503":\
    line="$$":\
    line="$+":\
    line="=G_IPU_DC_RL5_CH_8":\
    line="B_IPU_DC_RL5_CH_8_COD_NEW_CH1504":\
    line="B_IPU_DC_RL5_CH_8_COD_NEW_CH1505":\
    line="$$":\
    line="$+":\
    line="=G_IPU_DC_RL6_CH_8":\
    line="B_IPU_DC_RL6_CH_8_COD_NEW_DA1506":\
    line="B_IPU_DC_RL6_CH_8_COD_NEW_DA1507":\
    line="$$":\
    line="$+":\
    line="=G_IPU_DC_WR_CH_CONF1_9":\
    line="B_IPU_DC_WR_CH_CONF1_9_W_SIZE_9":\
    line="B_IPU_DC_WR_CH_CONF1_9_CHAN_1508":\
    line="B_IPU_DC_WR_CH_CONF1_9_MCU_D1509":\
    line="$$":\
    line="$+":\
    line="=G_IPU_DC_WR_CH_CONF2_9":\
    line="B_IPU_DC_WR_CH_CONF2_9_NEW_A1510":\
    line="$$":\
    line="$+":\
    line="=G_IPU_DC_RL1_CH_9":\
    line="B_IPU_DC_RL1_CH_9_COD_NEW_AD1511":\
    line="B_IPU_DC_RL1_CH_9_COD_NEW_AD1512":\
    line="B_IPU_DC_RL1_CH_9_COD_NEW_AD1513":\
    line="$$":\
    line="$+":\
    line="=G_IPU_DC_RL2_CH_9":\
    line="B_IPU_DC_RL2_CH_9_COD_NEW_CH1514":\
    line="B_IPU_DC_RL2_CH_9_COD_NEW_CH1515":\
    line="B_IPU_DC_RL2_CH_9_COD_NEW_CH1516":\
    line="$$":\
    line="$+":\
    line="=G_IPU_DC_RL3_CH_9":\
    line="B_IPU_DC_RL3_CH_9_COD_NEW_DA1517":\
    line="B_IPU_DC_RL3_CH_9_COD_NEW_DA1518":\
    line="B_IPU_DC_RL3_CH_9_COD_NEW_DA1519":\
    line="$$":\
    line="$+":\
    line="=G_IPU_DC_RL4_CH_9":\
    line="B_IPU_DC_RL4_CH_9_COD_NEW_AD1520":\
    line="B_IPU_DC_RL4_CH_9_COD_NEW_AD1521":\
    line="$$":\
    line="$+":\
    line="=G_IPU_DC_RL5_CH_9":\
    line="B_IPU_DC_RL5_CH_9_COD_NEW_CH1522":\
    line="B_IPU_DC_RL5_CH_9_COD_NEW_CH1523":\
    line="$$":\
    line="$+":\
    line="=G_IPU_DC_RL6_CH_9":\
    line="B_IPU_DC_RL6_CH_9_COD_NEW_DA1524":\
    line="B_IPU_DC_RL6_CH_9_COD_NEW_DA1525":\
    line="$$":\
    line="$+":\
    line="=G_IPU_DC_GEN":\
    line="B_IPU_DC_GEN_SYNC_1_6":\
    line="B_IPU_DC_GEN_MASK_EN":\
    line="B_IPU_DC_GEN_MASK4CHAN_5":\
    line="B_IPU_DC_GEN_SYNC_PRIORITY_5":\
    line="B_IPU_DC_GEN_SYNC_PRIORITY_1":\
    line="B_IPU_DC_GEN_DC_CH5_TYPE":\
    line="B_IPU_DC_GEN_DC_BKDIV":\
    line="B_IPU_DC_GEN_DC_BK_EN":\
    line="$$":\
    line="$+":\
    line="=G_IPU_DC_DISP_CONF1_0":\
    line="B_IPU_DC_DISP_CONF1_0_DISP_TYP_0":\
    line="B_IPU_DC_DISP_CONF1_0_ADDR_I1526":\
    line="B_IPU_DC_DISP_CONF1_0_ADDR_B1527":\
    line="B_IPU_DC_DISP_CONF1_0_MCU_AC1528":\
    line="B_IPU_DC_DISP_CONF1_0_DISP_R1529":\
    line="$$":\
    line="$+":\
    line="=G_IPU_DC_DISP_CONF1_1":\
    line="B_IPU_DC_DISP_CONF1_1_DISP_TYP_1":\
    line="B_IPU_DC_DISP_CONF1_1_ADDR_I1530":\
    line="B_IPU_DC_DISP_CONF1_1_ADDR_B1531":\
    line="B_IPU_DC_DISP_CONF1_1_MCU_AC1532":\
    line="B_IPU_DC_DISP_CONF1_1_DISP_R1533":\
    line="$$":\
    line="$+":\
    line="=G_IPU_DC_DISP_CONF1_2":\
    line="B_IPU_DC_DISP_CONF1_2_DISP_TYP_2":\
    line="B_IPU_DC_DISP_CONF1_2_ADDR_I1534":\
    line="B_IPU_DC_DISP_CONF1_2_ADDR_B1535":\
    line="B_IPU_DC_DISP_CONF1_2_MCU_AC1536":\
    line="B_IPU_DC_DISP_CONF1_2_DISP_R1537":\
    line="$$":\
    line="$+":\
    line="=G_IPU_DC_DISP_CONF1_3":\
    line="B_IPU_DC_DISP_CONF1_3_DISP_TYP_3":\
    line="B_IPU_DC_DISP_CONF1_3_ADDR_I1538":\
    line="B_IPU_DC_DISP_CONF1_3_ADDR_B1539":\
    line="B_IPU_DC_DISP_CONF1_3_MCU_AC1540":\
    line="B_IPU_DC_DISP_CONF1_3_DISP_R1541":\
    line="$$":\
    line="$+":\
    line="=G_IPU_DC_DISP_CONF2_0":\
    line="B_IPU_DC_DISP_CONF2_0_SL_0":\
    line="$$":\
    line="$+":\
    line="=G_IPU_DC_DISP_CONF2_1":\
    line="B_IPU_DC_DISP_CONF2_1_SL_1":\
    line="$$":\
    line="$+":\
    line="=G_IPU_DC_DISP_CONF2_2":\
    line="B_IPU_DC_DISP_CONF2_2_SL_2":\
    line="$$":\
    line="$+":\
    line="=G_IPU_DC_DISP_CONF2_3":\
    line="B_IPU_DC_DISP_CONF2_3_SL_3":\
    line="$$":\
    line="$+":\
    line="=G_IPU_DC_DI0_CONF_1":\
    line="B_IPU_DC_DI0_CONF_1_DI_READ_1542":\
    line="$$":\
    line="$+":\
    line="=G_IPU_DC_DI0_CONF_2":\
    line="B_IPU_DC_DI0_CONF_2_DI_READ_1543":\
    line="$$":\
    line="$+":\
    line="=G_IPU_DC_DI1_CONF_1":\
    line="B_IPU_DC_DI1_CONF_1_DI_READ_1544":\
    line="$$":\
    line="$+":\
    line="=G_IPU_DC_DI1_CONF_2":\
    line="B_IPU_DC_DI1_CONF_2_DI_READ_1545":\
    line="$$":\
    line="$+":\
    line="=G_IPU_DC_MAP_CONF_0":\
    line="B_IPU_DC_MAP_CONF_0_MAPPING_1546":\
    line="B_IPU_DC_MAP_CONF_0_MAPPING_1547":\
    line="B_IPU_DC_MAP_CONF_0_MAPPING_1548":\
    line="B_IPU_DC_MAP_CONF_0_MAPPING_1549":\
    line="B_IPU_DC_MAP_CONF_0_MAPPING_1550":\
    line="B_IPU_DC_MAP_CONF_0_MAPPING_1551":\
    line="$$":\
    line="$+":\
    line="=G_IPU_DC_MAP_CONF_1":\
    line="B_IPU_DC_MAP_CONF_1_MAPPING_1552":\
    line="B_IPU_DC_MAP_CONF_1_MAPPING_1553":\
    line="B_IPU_DC_MAP_CONF_1_MAPPING_1554":\
    line="B_IPU_DC_MAP_CONF_1_MAPPING_1555":\
    line="B_IPU_DC_MAP_CONF_1_MAPPING_1556":\
    line="B_IPU_DC_MAP_CONF_1_MAPPING_1557":\
    line="$$":\
    line="$+":\
    line="=G_IPU_DC_MAP_CONF_2":\
    line="B_IPU_DC_MAP_CONF_2_MAPPING_1558":\
    line="B_IPU_DC_MAP_CONF_2_MAPPING_1559":\
    line="B_IPU_DC_MAP_CONF_2_MAPPING_1560":\
    line="B_IPU_DC_MAP_CONF_2_MAPPING_1561":\
    line="B_IPU_DC_MAP_CONF_2_MAPPING_1562":\
    line="B_IPU_DC_MAP_CONF_2_MAPPING_1563":\
    line="$$":\
    line="$+":\
    line="=G_IPU_DC_MAP_CONF_3":\
    line="B_IPU_DC_MAP_CONF_3_MAPPING_1564":\
    line="B_IPU_DC_MAP_CONF_3_MAPPING_1565":\
    line="B_IPU_DC_MAP_CONF_3_MAPPING_1566":\
    line="B_IPU_DC_MAP_CONF_3_MAPPING_1567":\
    line="B_IPU_DC_MAP_CONF_3_MAPPING_1568":\
    line="B_IPU_DC_MAP_CONF_3_MAPPING_1569":\
    line="$$":\
    line="$+":\
    line="=G_IPU_DC_MAP_CONF_4":\
    line="B_IPU_DC_MAP_CONF_4_MAPPING_1570":\
    line="B_IPU_DC_MAP_CONF_4_MAPPING_1571":\
    line="B_IPU_DC_MAP_CONF_4_MAPPING_1572":\
    line="B_IPU_DC_MAP_CONF_4_MAPPING_1573":\
    line="B_IPU_DC_MAP_CONF_4_MAPPING_1574":\
    line="B_IPU_DC_MAP_CONF_4_MAPPING_1575":\
    line="$$":\
    line="$+":\
    line="=G_IPU_DC_MAP_CONF_5":\
    line="B_IPU_DC_MAP_CONF_5_MAPPING_1576":\
    line="B_IPU_DC_MAP_CONF_5_MAPPING_1577":\
    line="B_IPU_DC_MAP_CONF_5_MAPPING_1578":\
    line="B_IPU_DC_MAP_CONF_5_MAPPING_1579":\
    line="B_IPU_DC_MAP_CONF_5_MAPPING_1580":\
    line="B_IPU_DC_MAP_CONF_5_MAPPING_1581":\
    line="$$":\
    line="$+":\
    line="=G_IPU_DC_MAP_CONF_6":\
    line="B_IPU_DC_MAP_CONF_6_MAPPING_1582":\
    line="B_IPU_DC_MAP_CONF_6_MAPPING_1583":\
    line="B_IPU_DC_MAP_CONF_6_MAPPING_1584":\
    line="B_IPU_DC_MAP_CONF_6_MAPPING_1585":\
    line="B_IPU_DC_MAP_CONF_6_MAPPING_1586":\
    line="B_IPU_DC_MAP_CONF_6_MAPPING_1587":\
    line="$$":\
    line="$+":\
    line="=G_IPU_DC_MAP_CONF_7":\
    line="B_IPU_DC_MAP_CONF_7_MAPPING_1588":\
    line="B_IPU_DC_MAP_CONF_7_MAPPING_1589":\
    line="B_IPU_DC_MAP_CONF_7_MAPPING_1590":\
    line="B_IPU_DC_MAP_CONF_7_MAPPING_1591":\
    line="B_IPU_DC_MAP_CONF_7_MAPPING_1592":\
    line="B_IPU_DC_MAP_CONF_7_MAPPING_1593":\
    line="$$":\
    line="$+":\
    line="=G_IPU_DC_MAP_CONF_8":\
    line="B_IPU_DC_MAP_CONF_8_MAPPING_1594":\
    line="B_IPU_DC_MAP_CONF_8_MAPPING_1595":\
    line="B_IPU_DC_MAP_CONF_8_MAPPING_1596":\
    line="B_IPU_DC_MAP_CONF_8_MAPPING_1597":\
    line="B_IPU_DC_MAP_CONF_8_MAPPING_1598":\
    line="B_IPU_DC_MAP_CONF_8_MAPPING_1599":\
    line="$$":\
    line="$+":\
    line="=G_IPU_DC_MAP_CONF_9":\
    line="B_IPU_DC_MAP_CONF_9_MAPPING_1600":\
    line="B_IPU_DC_MAP_CONF_9_MAPPING_1601":\
    line="B_IPU_DC_MAP_CONF_9_MAPPING_1602":\
    line="B_IPU_DC_MAP_CONF_9_MAPPING_1603":\
    line="B_IPU_DC_MAP_CONF_9_MAPPING_1604":\
    line="B_IPU_DC_MAP_CONF_9_MAPPING_1605":\
    line="$$":\
    line="$+":\
    line="=G_IPU_DC_MAP_CONF_10":\
    line="B_IPU_DC_MAP_CONF_10_MAPPING1606":\
    line="B_IPU_DC_MAP_CONF_10_MAPPING1607":\
    line="B_IPU_DC_MAP_CONF_10_MAPPING1608":\
    line="B_IPU_DC_MAP_CONF_10_MAPPING1609":\
    line="B_IPU_DC_MAP_CONF_10_MAPPING1610":\
    line="B_IPU_DC_MAP_CONF_10_MAPPING1611":\
    line="$$":\
    line="$+":\
    line="=G_IPU_DC_MAP_CONF_11":\
    line="B_IPU_DC_MAP_CONF_11_MAPPING1612":\
    line="B_IPU_DC_MAP_CONF_11_MAPPING1613":\
    line="B_IPU_DC_MAP_CONF_11_MAPPING1614":\
    line="B_IPU_DC_MAP_CONF_11_MAPPING1615":\
    line="B_IPU_DC_MAP_CONF_11_MAPPING1616":\
    line="B_IPU_DC_MAP_CONF_11_MAPPING1617":\
    line="$$":\
    line="$+":\
    line="=G_IPU_DC_MAP_CONF_12":\
    line="B_IPU_DC_MAP_CONF_12_MAPPING1618":\
    line="B_IPU_DC_MAP_CONF_12_MAPPING1619":\
    line="B_IPU_DC_MAP_CONF_12_MAPPING1620":\
    line="B_IPU_DC_MAP_CONF_12_MAPPING1621":\
    line="B_IPU_DC_MAP_CONF_12_MAPPING1622":\
    line="B_IPU_DC_MAP_CONF_12_MAPPING1623":\
    line="$$":\
    line="$+":\
    line="=G_IPU_DC_MAP_CONF_13":\
    line="B_IPU_DC_MAP_CONF_13_MAPPING1624":\
    line="B_IPU_DC_MAP_CONF_13_MAPPING1625":\
    line="B_IPU_DC_MAP_CONF_13_MAPPING1626":\
    line="B_IPU_DC_MAP_CONF_13_MAPPING1627":\
    line="B_IPU_DC_MAP_CONF_13_MAPPING1628":\
    line="B_IPU_DC_MAP_CONF_13_MAPPING1629":\
    line="$$":\
    line="$+":\
    line="=G_IPU_DC_MAP_CONF_14":\
    line="B_IPU_DC_MAP_CONF_14_MAPPING1630":\
    line="B_IPU_DC_MAP_CONF_14_MAPPING1631":\
    line="B_IPU_DC_MAP_CONF_14_MAPPING1632":\
    line="B_IPU_DC_MAP_CONF_14_MAPPING1633":\
    line="B_IPU_DC_MAP_CONF_14_MAPPING1634":\
    line="B_IPU_DC_MAP_CONF_14_MAPPING1635":\
    line="$$":\
    line="$+":\
    line="=G_IPU_DC_MAP_CONF_15":\
    line="B_IPU_DC_MAP_CONF_15_MD_MASK_0":\
    line="B_IPU_DC_MAP_CONF_15_MD_OFFSET_0":\
    line="B_IPU_DC_MAP_CONF_15_MD_MASK_1":\
    line="B_IPU_DC_MAP_CONF_15_MD_OFFSET_1":\
    line="$$":\
    line="$+":\
    line="=G_IPU_DC_MAP_CONF_16":\
    line="B_IPU_DC_MAP_CONF_16_MD_MASK_0":\
    line="B_IPU_DC_MAP_CONF_16_MD_OFFSET_2":\
    line="B_IPU_DC_MAP_CONF_16_MD_MASK_3":\
    line="B_IPU_DC_MAP_CONF_16_MD_OFFSET_3":\
    line="$$":\
    line="$+":\
    line="=G_IPU_DC_MAP_CONF_17":\
    line="B_IPU_DC_MAP_CONF_17_MD_MASK_4":\
    line="B_IPU_DC_MAP_CONF_17_MD_OFFSET_4":\
    line="B_IPU_DC_MAP_CONF_17_MD_MASK_5":\
    line="B_IPU_DC_MAP_CONF_17_MD_OFFSET_5":\
    line="$$":\
    line="$+":\
    line="=G_IPU_DC_MAP_CONF_18":\
    line="B_IPU_DC_MAP_CONF_18_MD_MASK_6":\
    line="B_IPU_DC_MAP_CONF_18_MD_OFFSET_6":\
    line="B_IPU_DC_MAP_CONF_18_MD_MASK_7":\
    line="B_IPU_DC_MAP_CONF_18_MD_OFFSET_7":\
    line="$$":\
    line="$+":\
    line="=G_IPU_DC_MAP_CONF_19":\
    line="B_IPU_DC_MAP_CONF_19_MD_MASK_8":\
    line="B_IPU_DC_MAP_CONF_19_MD_OFFSET_8":\
    line="B_IPU_DC_MAP_CONF_19_MD_MASK_9":\
    line="B_IPU_DC_MAP_CONF_19_MD_OFFSET_9":\
    line="$$":\
    line="$+":\
    line="=G_IPU_DC_MAP_CONF_20":\
    line="B_IPU_DC_MAP_CONF_20_MD_MASK_10":\
    line="B_IPU_DC_MAP_CONF_20_MD_OFFS1636":\
    line="B_IPU_DC_MAP_CONF_20_MD_MASK_11":\
    line="B_IPU_DC_MAP_CONF_20_MD_OFFS1637":\
    line="$$":\
    line="$+":\
    line="=G_IPU_DC_MAP_CONF_21":\
    line="B_IPU_DC_MAP_CONF_21_MD_MASK_12":\
    line="B_IPU_DC_MAP_CONF_21_MD_OFFS1638":\
    line="B_IPU_DC_MAP_CONF_21_MD_MASK_13":\
    line="B_IPU_DC_MAP_CONF_21_MD_OFFS1639":\
    line="$$":\
    line="$+":\
    line="=G_IPU_DC_MAP_CONF_22":\
    line="B_IPU_DC_MAP_CONF_22_MD_MASK_14":\
    line="B_IPU_DC_MAP_CONF_22_MD_OFFS1640":\
    line="B_IPU_DC_MAP_CONF_22_MD_MASK_15":\
    line="B_IPU_DC_MAP_CONF_22_MD_OFFS1641":\
    line="$$":\
    line="$+":\
    line="=G_IPU_DC_MAP_CONF_23":\
    line="B_IPU_DC_MAP_CONF_23_MD_MASK_16":\
    line="B_IPU_DC_MAP_CONF_23_MD_OFFS1642":\
    line="B_IPU_DC_MAP_CONF_23_MD_MASK_17":\
    line="B_IPU_DC_MAP_CONF_23_MD_OFFS1643":\
    line="$$":\
    line="$+":\
    line="=G_IPU_DC_MAP_CONF_24":\
    line="B_IPU_DC_MAP_CONF_24_MD_MASK_18":\
    line="B_IPU_DC_MAP_CONF_24_MD_OFFS1644":\
    line="B_IPU_DC_MAP_CONF_24_MD_MASK_19":\
    line="B_IPU_DC_MAP_CONF_24_MD_OFFS1645":\
    line="$$":\
    line="$+":\
    line="=G_IPU_DC_MAP_CONF_25":\
    line="B_IPU_DC_MAP_CONF_25_MD_MASK_20":\
    line="B_IPU_DC_MAP_CONF_25_MD_OFFS1646":\
    line="B_IPU_DC_MAP_CONF_25_MD_MASK_21":\
    line="B_IPU_DC_MAP_CONF_25_MD_OFFS1647":\
    line="$$":\
    line="$+":\
    line="=G_IPU_DC_MAP_CONF_26":\
    line="B_IPU_DC_MAP_CONF_26_MD_MASK_22":\
    line="B_IPU_DC_MAP_CONF_26_MD_OFFS1648":\
    line="B_IPU_DC_MAP_CONF_26_MD_MASK_23":\
    line="B_IPU_DC_MAP_CONF_26_MD_OFFS1649":\
    line="$$":\
    line="$+":\
    line="=G_IPU_DC_UGDE0_0":\
    line="B_IPU_DC_UGDE0_0_ID_CODED_0":\
    line="B_IPU_DC_UGDE0_0_COD_EV_PRIO1650":\
    line="B_IPU_DC_UGDE0_0_COD_EV_START_0":\
    line="B_IPU_DC_UGDE0_0_COD_ODD_START_0":\
    line="B_IPU_DC_UGDE0_0_ODD_EN_0":\
    line="B_IPU_DC_UGDE0_0_AUTORESTART_0":\
    line="B_IPU_DC_UGDE0_0_NF_NL_0":\
    line="$$":\
    line="$+":\
    line="=G_IPU_DC_UGDE0_1":\
    line="B_IPU_DC_UGDE0_1_STEP_0":\
    line="$$":\
    line="$+":\
    line="=G_IPU_DC_UGDE0_2":\
    line="B_IPU_DC_UGDE0_2_OFFSET_DT_0":\
    line="$$":\
    line="$+":\
    line="=G_IPU_DC_UGDE0_3":\
    line="B_IPU_DC_UGDE0_3_STEP_REPEAT_0":\
    line="$$":\
    line="$+":\
    line="=G_IPU_DC_UGDE1_0":\
    line="B_IPU_DC_UGDE1_0_ID_CODED_1":\
    line="B_IPU_DC_UGDE1_0_COD_EV_PRIO1651":\
    line="B_IPU_DC_UGDE1_0_COD_EV_START_1":\
    line="B_IPU_DC_UGDE1_0_COD_ODD_START_1":\
    line="B_IPU_DC_UGDE1_0_ODD_EN_1":\
    line="B_IPU_DC_UGDE1_0_AUTORESTART_1":\
    line="B_IPU_DC_UGDE1_0_NF_NL_1":\
    line="$$":\
    line="$+":\
    line="=G_IPU_DC_UGDE1_1":\
    line="B_IPU_DC_UGDE1_1_STEP_1":\
    line="$$":\
    line="$+":\
    line="=G_IPU_DC_UGDE1_2":\
    line="B_IPU_DC_UGDE1_2_OFFSET_DT_1":\
    line="$$":\
    line="$+":\
    line="=G_IPU_DC_UGDE1_3":\
    line="B_IPU_DC_UGDE1_3_STEP_REPEAT_1":\
    line="$$":\
    line="$+":\
    line="=G_IPU_DC_UGDE2_0":\
    line="B_IPU_DC_UGDE2_0_ID_CODED_2":\
    line="B_IPU_DC_UGDE2_0_COD_EV_PRIO1652":\
    line="B_IPU_DC_UGDE2_0_COD_EV_START_2":\
    line="B_IPU_DC_UGDE2_0_COD_ODD_START_2":\
    line="B_IPU_DC_UGDE2_0_ODD_EN_2":\
    line="B_IPU_DC_UGDE2_0_AUTORESTART_2":\
    line="B_IPU_DC_UGDE2_0_NF_NL_2":\
    line="$$":\
    line="$+":\
    line="=G_IPU_DC_UGDE2_1":\
    line="B_IPU_DC_UGDE2_1_STEP_2":\
    line="$$":\
    line="$+":\
    line="=G_IPU_DC_UGDE2_2":\
    line="B_IPU_DC_UGDE2_2_OFFSET_DT_2":\
    line="$$":\
    line="$+":\
    line="=G_IPU_DC_UGDE2_3":\
    line="B_IPU_DC_UGDE2_3_STEP_REPEAT_2":\
    line="$$":\
    line="$+":\
    line="=G_IPU_DC_UGDE3_0":\
    line="B_IPU_DC_UGDE3_0_ID_CODED_3":\
    line="B_IPU_DC_UGDE3_0_COD_EV_PRIO1653":\
    line="B_IPU_DC_UGDE3_0_COD_EV_START_3":\
    line="B_IPU_DC_UGDE3_0_COD_ODD_START_3":\
    line="B_IPU_DC_UGDE3_0_ODD_EN_3":\
    line="B_IPU_DC_UGDE3_0_AUTORESTART_3":\
    line="B_IPU_DC_UGDE3_0_NF_NL_3":\
    line="$$":\
    line="$+":\
    line="=G_IPU_DC_UGDE3_1":\
    line="B_IPU_DC_UGDE3_1_STEP_3":\
    line="$$":\
    line="$+":\
    line="=G_IPU_DC_UGDE3_2":\
    line="B_IPU_DC_UGDE3_2_OFFSET_DT_3":\
    line="$$":\
    line="$+":\
    line="=G_IPU_DC_UGDE3_3":\
    line="B_IPU_DC_UGDE3_3_STEP_REPEAT_3":\
    line="$$":\
    line="$+":\
    line="=G_IPU_DC_LLA0":\
    line="B_IPU_DC_LLA0_MCU_RS_0_0":\
    line="B_IPU_DC_LLA0_MCU_RS_1_0":\
    line="B_IPU_DC_LLA0_MCU_RS_2_0":\
    line="B_IPU_DC_LLA0_MCU_RS_3_0":\
    line="$$":\
    line="$+":\
    line="=G_IPU_DC_LLA1":\
    line="B_IPU_DC_LLA1_MCU_RS_0_1":\
    line="B_IPU_DC_LLA1_MCU_RS_1_1":\
    line="B_IPU_DC_LLA1_MCU_RS_2_1":\
    line="B_IPU_DC_LLA1_MCU_RS_3_1":\
    line="$$":\
    line="$+":\
    line="=G_IPU_DC_R_LLA0":\
    line="B_IPU_DC_R_LLA0_MCU_RS_R_0_0":\
    line="B_IPU_DC_R_LLA0_MCU_RS_R_1_0":\
    line="B_IPU_DC_R_LLA0_MCU_RS_2_0":\
    line="B_IPU_DC_R_LLA0_MCU_RS_3_0":\
    line="$$":\
    line="$+":\
    line="=G_IPU_DC_R_LLA1":\
    line="B_IPU_DC_R_LLA1_MCU_RS_R_0_1":\
    line="B_IPU_DC_R_LLA1_MCU_RS_R_1_1":\
    line="B_IPU_DC_R_LLA1_MCU_RS_R_2_1":\
    line="B_IPU_DC_R_LLA1_MCU_RS_R_3_1":\
    line="$$":\
    line="$+":\
    line="=G_IPU_DC_WR_CH_ADDR_5_ALT":\
    line="B_IPU_DC_WR_CH_ADDR_5_ALT_ST1654":\
    line="$$":\
    line="$+":\
    line="=G_IPU_DC_STAT":\
    line="B_IPU_DC_STAT_DC_TRIPLE_BUF_1655":\
    line="B_IPU_DC_STAT_DC_TRIPLE_BUF_1656":\
    line="B_IPU_DC_STAT_DC_TRIPLE_BUF_1657":\
    line="B_IPU_DC_STAT_DC_TRIPLE_BUF_1658":\
    line="B_IPU_DC_STAT_DC_TRIPLE_BUF_1659":\
    line="B_IPU_DC_STAT_DC_TRIPLE_BUF_1660":\
    line="B_IPU_DC_STAT_DC_TRIPLE_BUF_1661":\
    line="B_IPU_DC_STAT_DC_TRIPLE_BUF_1662":\
    line="$$":\
    line="$+":\
    line="=G_IPU_DMFC_RD_CHAN":\
    line="B_IPU_DMFC_RD_CHAN_DMFC_BURS1663":\
    line="B_IPU_DMFC_RD_CHAN_DMFC_WM_EN_0":\
    line="B_IPU_DMFC_RD_CHAN_DMFC_WM_SET_0":\
    line="B_IPU_DMFC_RD_CHAN_DMFC_WM_CLR_0":\
    line="B_IPU_DMFC_RD_CHAN_DMFC_PPW_C":\
    line="$$":\
    line="$+":\
    line="=G_IPU_DMFC_WR_CHAN":\
    line="B_IPU_DMFC_WR_CHAN_DMFC_ST_A1664":\
    line="B_IPU_DMFC_WR_CHAN_DMFC_FIFO1665":\
    line="B_IPU_DMFC_WR_CHAN_DMFC_BURS1666":\
    line="B_IPU_DMFC_WR_CHAN_DMFC_ST_A1667":\
    line="B_IPU_DMFC_WR_CHAN_DMFC_FIFO1668":\
    line="B_IPU_DMFC_WR_CHAN_DMFC_BURS1669":\
    line="B_IPU_DMFC_WR_CHAN_DMFC_ST_A1670":\
    line="B_IPU_DMFC_WR_CHAN_DMFC_FIFO1671":\
    line="B_IPU_DMFC_WR_CHAN_DMFC_BURS1672":\
    line="B_IPU_DMFC_WR_CHAN_DMFC_ST_A1673":\
    line="B_IPU_DMFC_WR_CHAN_DMFC_FIFO1674":\
    line="B_IPU_DMFC_WR_CHAN_DMFC_BURS1675":\
    line="$$":\
    line="$+":\
    line="=G_IPU_DMFC_WR_CHAN_DEF":\
    line="B_IPU_DMFC_WR_CHAN_DEF_DMFC_1676":\
    line="B_IPU_DMFC_WR_CHAN_DEF_DMFC_1677":\
    line="B_IPU_DMFC_WR_CHAN_DEF_DMFC_1678":\
    line="B_IPU_DMFC_WR_CHAN_DEF_DMFC_1679":\
    line="B_IPU_DMFC_WR_CHAN_DEF_DMFC_1680":\
    line="B_IPU_DMFC_WR_CHAN_DEF_DMFC_1681":\
    line="B_IPU_DMFC_WR_CHAN_DEF_DMFC_1682":\
    line="B_IPU_DMFC_WR_CHAN_DEF_DMFC_1683":\
    line="B_IPU_DMFC_WR_CHAN_DEF_DMFC_1684":\
    line="B_IPU_DMFC_WR_CHAN_DEF_DMFC_1685":\
    line="B_IPU_DMFC_WR_CHAN_DEF_DMFC_1686":\
    line="B_IPU_DMFC_WR_CHAN_DEF_DMFC_1687":\
    line="$$":\
    line="$+":\
    line="=G_IPU_DMFC_DP_CHAN":\
    line="B_IPU_DMFC_DP_CHAN_DMFC_ST_A1688":\
    line="B_IPU_DMFC_DP_CHAN_DMFC_FIFO1689":\
    line="B_IPU_DMFC_DP_CHAN_DMFC_BURS1690":\
    line="B_IPU_DMFC_DP_CHAN_DMFC_ST_A1691":\
    line="B_IPU_DMFC_DP_CHAN_DMFC_FIFO1692":\
    line="B_IPU_DMFC_DP_CHAN_DMFC_BURS1693":\
    line="B_IPU_DMFC_DP_CHAN_DMFC_ST_A1694":\
    line="B_IPU_DMFC_DP_CHAN_DMFC_FIFO1695":\
    line="B_IPU_DMFC_DP_CHAN_DMFC_BURS1696":\
    line="B_IPU_DMFC_DP_CHAN_DMFC_ST_A1697":\
    line="B_IPU_DMFC_DP_CHAN_DMFC_FIFO1698":\
    line="B_IPU_DMFC_DP_CHAN_DMFC_BURS1699":\
    line="$$":\
    line="$+":\
    line="=G_IPU_DMFC_DP_CHAN_DEF":\
    line="B_IPU_DMFC_DP_CHAN_DEF_DMFC_1700":\
    line="B_IPU_DMFC_DP_CHAN_DEF_DMFC_1701":\
    line="B_IPU_DMFC_DP_CHAN_DEF_DMFC_1702":\
    line="B_IPU_DMFC_DP_CHAN_DEF_DMFC_1703":\
    line="B_IPU_DMFC_DP_CHAN_DEF_DMFC_1704":\
    line="B_IPU_DMFC_DP_CHAN_DEF_DMFC_1705":\
    line="B_IPU_DMFC_DP_CHAN_DEF_DMFC_1706":\
    line="B_IPU_DMFC_DP_CHAN_DEF_DMFC_1707":\
    line="B_IPU_DMFC_DP_CHAN_DEF_DMFC_1708":\
    line="B_IPU_DMFC_DP_CHAN_DEF_DMFC_1709":\
    line="B_IPU_DMFC_DP_CHAN_DEF_DMFC_1710":\
    line="B_IPU_DMFC_DP_CHAN_DEF_DMFC_1711":\
    line="$$":\
    line="$+":\
    line="=G_IPU_DMFC_GENERAL_1":\
    line="B_IPU_DMFC_GENERAL_1_DMFC_DC1712":\
    line="B_IPU_DMFC_GENERAL_1_DMFC_BU1713":\
    line="B_IPU_DMFC_GENERAL_1_DMFC_WM1714":\
    line="B_IPU_DMFC_GENERAL_1_DMFC_WM1715":\
    line="B_IPU_DMFC_GENERAL_1_DMFC_WM1716":\
    line="B_IPU_DMFC_GENERAL_1_WAIT4EOT_1":\
    line="B_IPU_DMFC_GENERAL_1_WAIT4EOT_2":\
    line="B_IPU_DMFC_GENERAL_1_WAIT4EOT_3":\
    line="B_IPU_DMFC_GENERAL_1_WAIT4EOT_4":\
    line="B_IPU_DMFC_GENERAL_1_WAIT4EOT_5B":\
    line="B_IPU_DMFC_GENERAL_1_WAIT4EOT_5F":\
    line="B_IPU_DMFC_GENERAL_1_WAIT4EOT_6B":\
    line="B_IPU_DMFC_GENERAL_1_WAIT4EOT_6F":\
    line="B_IPU_DMFC_GENERAL_1_WAIT4EOT_9":\
    line="$$":\
    line="$+":\
    line="=G_IPU_DMFC_GENERAL_2":\
    line="B_IPU_DMFC_GENERAL_2_DMFC_FR1717":\
    line="B_IPU_DMFC_GENERAL_2_DMFC_FR1718":\
    line="$$":\
    line="$+":\
    line="=G_IPU_DMFC_IC_CTRL":\
    line="B_IPU_DMFC_IC_CTRL_DMFC_IC_I1719":\
    line="B_IPU_DMFC_IC_CTRL_DMFC_IC_PPW_C":\
    line="B_IPU_DMFC_IC_CTRL_DMFC_IC_F1720":\
    line="B_IPU_DMFC_IC_CTRL_DMFC_IC_F1721":\
    line="$$":\
    line="$+":\
    line="=G_IPU_DMFC_WR_CHAN_ALT":\
    line="B_IPU_DMFC_WR_CHAN_ALT_DMFC_1722":\
    line="B_IPU_DMFC_WR_CHAN_ALT_DMFC_1723":\
    line="B_IPU_DMFC_WR_CHAN_ALT_DMFC_1724":\
    line="$$":\
    line="$+":\
    line="=G_IPU_DMFC_WR_CHAN_DEF_ALT":\
    line="B_IPU_DMFC_WR_CHAN_DEF_ALT_D1725":\
    line="B_IPU_DMFC_WR_CHAN_DEF_ALT_D1726":\
    line="B_IPU_DMFC_WR_CHAN_DEF_ALT_D1727":\
    line="$$":\
    line="$+":\
    line="=G_IPU_DMFC_DP_CHAN_ALT":\
    line="B_IPU_DMFC_DP_CHAN_ALT_DMFC_1728":\
    line="B_IPU_DMFC_DP_CHAN_ALT_DMFC_1729":\
    line="B_IPU_DMFC_DP_CHAN_ALT_DMFC_1730":\
    line="B_IPU_DMFC_DP_CHAN_ALT_DMFC_1731":\
    line="B_IPU_DMFC_DP_CHAN_ALT_DMFC_1732":\
    line="B_IPU_DMFC_DP_CHAN_ALT_DMFC_1733":\
    line="B_IPU_DMFC_DP_CHAN_ALT_DMFC_1734":\
    line="B_IPU_DMFC_DP_CHAN_ALT_DMFC_1735":\
    line="B_IPU_DMFC_DP_CHAN_ALT_DMFC_1736":\
    line="$$":\
    line="$+":\
    line="=G_IPU_DMFC_DP_CHAN_DEF_ALT":\
    line="B_IPU_DMFC_DP_CHAN_DEF_ALT_D1737":\
    line="B_IPU_DMFC_DP_CHAN_DEF_ALT_D1738":\
    line="B_IPU_DMFC_DP_CHAN_DEF_ALT_D1739":\
    line="B_IPU_DMFC_DP_CHAN_DEF_ALT_D1740":\
    line="B_IPU_DMFC_DP_CHAN_DEF_ALT_D1741":\
    line="B_IPU_DMFC_DP_CHAN_DEF_ALT_D1742":\
    line="B_IPU_DMFC_DP_CHAN_DEF_ALT_D1743":\
    line="B_IPU_DMFC_DP_CHAN_DEF_ALT_D1744":\
    line="B_IPU_DMFC_DP_CHAN_DEF_ALT_D1745":\
    line="$$":\
    line="$+":\
    line="=G_IPU_DMFC_GENERAL1_ALT":\
    line="B_IPU_DMFC_GENERAL1_ALT_WAIT1746":\
    line="B_IPU_DMFC_GENERAL1_ALT_WAIT1747":\
    line="B_IPU_DMFC_GENERAL1_ALT_WAIT1748":\
    line="B_IPU_DMFC_GENERAL1_ALT_WAIT1749":\
    line="$$":\
    line="$+":\
    line="=G_IPU_DMFC_STAT":\
    line="B_IPU_DMFC_STAT_DMFC_FIFO_FULL_I":\
    line="B_IPU_DMFC_STAT_DMFC_FIFO_EM1750":\
    line="B_IPU_DMFC_STAT_DMFC_IC_BUFF1751":\
    line="B_IPU_DMFC_STAT_DMFC_IC_BUFF1752":\
    line="$$":\
    line="$+":\
    line="=G_IPU_VDI_FSIZE":\
    line="B_IPU_VDI_FSIZE_VDI_FWIDTH":\
    line="B_IPU_VDI_FSIZE_VDI_FHEIGHT":\
    line="$$":\
    line="$+":\
    line="=G_IPU_VDI_C":\
    line="B_IPU_VDI_C_VDI_CH_422":\
    line="B_IPU_VDI_C_VDI_MOT_SEL":\
    line="B_IPU_VDI_C_VDI_BURST_SIZE1":\
    line="B_IPU_VDI_C_VDI_BURST_SIZE2":\
    line="B_IPU_VDI_C_VDI_BURST_SIZE3":\
    line="B_IPU_VDI_C_VDI_VWM1_SET":\
    line="B_IPU_VDI_C_VDI_VWM1_CLR":\
    line="B_IPU_VDI_C_VDI_VWM3_SET":\
    line="B_IPU_VDI_C_VDI_VWM3_CLR":\
    line="$$":\
    line="$+":\
    line="=G_IPU_VDI_C2":\
    line="B_IPU_VDI_C2_VDI_CMB_EN":\
    line="B_IPU_VDI_C2_VDI_KEY_COLOR_EN":\
    line="B_IPU_VDI_C2_VDI_GLB_A_EN":\
    line="B_IPU_VDI_C2_VDI_PLANE_1_EN":\
    line="$$":\
    line="$+":\
    line="=G_IPU_VDI_CMDP_1":\
    line="B_IPU_VDI_CMDP_1_VDI_KEY_COLOR_B":\
    line="B_IPU_VDI_CMDP_1_VDI_KEY_COLOR_G":\
    line="B_IPU_VDI_CMDP_1_VDI_KEY_COLOR_R":\
    line="B_IPU_VDI_CMDP_1_VDI_ALPHA":\
    line="$$":\
    line="$+":\
    line="=G_IPU_VDI_CMDP_2":\
    line="B_IPU_VDI_CMDP_2_VDI_KEY_COLOR_B":\
    line="B_IPU_VDI_CMDP_2_VDI_KEY_COLOR_G":\
    line="B_IPU_VDI_CMDP_2_VDI_KEY_COLOR_R":\
    line="$$":\
    line="$+":\
    line="=G_IPU_VDI_PS_1":\
    line="B_IPU_VDI_PS_1_VDI_FWIDTH1":\
    line="B_IPU_VDI_PS_1_VDI_FHEIGHT1":\
    line="$$":\
    line="$+":\
    line="=G_IPU_VDI_PS_2":\
    line="B_IPU_VDI_PS_2_VDI_OFFSET_HOR1":\
    line="B_IPU_VDI_PS_2_VDI_OFFSET_VER1":\
    line="$$":\
    line="$+":\
    line="=G_IPU_VDI_PS_3":\
    line="B_IPU_VDI_PS_3_VDI_FWIDTH3":\
    line="B_IPU_VDI_PS_3_VDI_FHEIGHT3":\
    line="$$":\
    line="$+":\
    line="=G_IPU_VDI_PS_4":\
    line="B_IPU_VDI_PS_4_VDI_OFFSET_HOR3":\
    line="B_IPU_VDI_PS_4_VDI_OFFSET_VER3":\
    line="$$":\
  }\
  :ARM_config={}\
}
