// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2019.2.1
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _pgconv64_64u_s_HH_
#define _pgconv64_64u_s_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "compute_engine_64.h"
#include "relu.h"
#include "sum_engine.h"
#include "batch_norm.h"
#include "ResNet_mux_42_1_1_1.h"

namespace ap_rtl {

struct pgconv64_64u_s : public sc_module {
    // Port declarations 77
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_out< sc_lv<7> > bottom1_V_address0;
    sc_out< sc_logic > bottom1_V_ce0;
    sc_in< sc_lv<64> > bottom1_V_q0;
    sc_out< sc_lv<7> > bottom1_V_address1;
    sc_out< sc_logic > bottom1_V_ce1;
    sc_in< sc_lv<64> > bottom1_V_q1;
    sc_in< sc_lv<3> > c;
    sc_out< sc_lv<7> > top_0_V_address0;
    sc_out< sc_logic > top_0_V_ce0;
    sc_out< sc_logic > top_0_V_we0;
    sc_out< sc_lv<12> > top_0_V_d0;
    sc_out< sc_lv<7> > top_1_V_address0;
    sc_out< sc_logic > top_1_V_ce0;
    sc_out< sc_logic > top_1_V_we0;
    sc_out< sc_lv<12> > top_1_V_d0;
    sc_out< sc_lv<7> > top_2_V_address0;
    sc_out< sc_logic > top_2_V_ce0;
    sc_out< sc_logic > top_2_V_we0;
    sc_out< sc_lv<12> > top_2_V_d0;
    sc_out< sc_lv<7> > top_3_V_address0;
    sc_out< sc_logic > top_3_V_ce0;
    sc_out< sc_logic > top_3_V_we0;
    sc_out< sc_lv<12> > top_3_V_d0;
    sc_out< sc_lv<7> > top_4_V_address0;
    sc_out< sc_logic > top_4_V_ce0;
    sc_out< sc_logic > top_4_V_we0;
    sc_out< sc_lv<12> > top_4_V_d0;
    sc_out< sc_lv<7> > top_5_V_address0;
    sc_out< sc_logic > top_5_V_ce0;
    sc_out< sc_logic > top_5_V_we0;
    sc_out< sc_lv<12> > top_5_V_d0;
    sc_out< sc_lv<7> > top_6_V_address0;
    sc_out< sc_logic > top_6_V_ce0;
    sc_out< sc_logic > top_6_V_we0;
    sc_out< sc_lv<12> > top_6_V_d0;
    sc_out< sc_lv<7> > top_7_V_address0;
    sc_out< sc_logic > top_7_V_ce0;
    sc_out< sc_logic > top_7_V_we0;
    sc_out< sc_lv<12> > top_7_V_d0;
    sc_out< sc_lv<7> > top_8_V_address0;
    sc_out< sc_logic > top_8_V_ce0;
    sc_out< sc_logic > top_8_V_we0;
    sc_out< sc_lv<12> > top_8_V_d0;
    sc_out< sc_lv<7> > top_9_V_address0;
    sc_out< sc_logic > top_9_V_ce0;
    sc_out< sc_logic > top_9_V_we0;
    sc_out< sc_lv<12> > top_9_V_d0;
    sc_out< sc_lv<7> > top_10_V_address0;
    sc_out< sc_logic > top_10_V_ce0;
    sc_out< sc_logic > top_10_V_we0;
    sc_out< sc_lv<12> > top_10_V_d0;
    sc_out< sc_lv<7> > top_11_V_address0;
    sc_out< sc_logic > top_11_V_ce0;
    sc_out< sc_logic > top_11_V_we0;
    sc_out< sc_lv<12> > top_11_V_d0;
    sc_out< sc_lv<7> > top_12_V_address0;
    sc_out< sc_logic > top_12_V_ce0;
    sc_out< sc_logic > top_12_V_we0;
    sc_out< sc_lv<12> > top_12_V_d0;
    sc_out< sc_lv<7> > top_13_V_address0;
    sc_out< sc_logic > top_13_V_ce0;
    sc_out< sc_logic > top_13_V_we0;
    sc_out< sc_lv<12> > top_13_V_d0;
    sc_out< sc_lv<7> > top_14_V_address0;
    sc_out< sc_logic > top_14_V_ce0;
    sc_out< sc_logic > top_14_V_we0;
    sc_out< sc_lv<12> > top_14_V_d0;
    sc_out< sc_lv<7> > top_15_V_address0;
    sc_out< sc_logic > top_15_V_ce0;
    sc_out< sc_logic > top_15_V_we0;
    sc_out< sc_lv<12> > top_15_V_d0;
    sc_signal< sc_logic > ap_var_for_const0;
    sc_signal< sc_lv<1> > ap_var_for_const2;
    sc_signal< sc_lv<64> > ap_var_for_const1;


    // Module declarations
    pgconv64_64u_s(sc_module_name name);
    SC_HAS_PROCESS(pgconv64_64u_s);

    ~pgconv64_64u_s();

    sc_trace_file* mVcdFile;

    compute_engine_64* grp_compute_engine_64_fu_440;
    compute_engine_64* grp_compute_engine_64_fu_449;
    compute_engine_64* grp_compute_engine_64_fu_458;
    compute_engine_64* grp_compute_engine_64_fu_467;
    compute_engine_64* grp_compute_engine_64_fu_476;
    compute_engine_64* grp_compute_engine_64_fu_486;
    relu* grp_relu_fu_498;
    sum_engine* grp_sum_engine_fu_519;
    batch_norm* grp_batch_norm_fu_533;
    ResNet_mux_42_1_1_1<1,1,1,1,1,1,2,1>* ResNet_mux_42_1_1_1_U608;
    ResNet_mux_42_1_1_1<1,1,1,1,1,1,2,1>* ResNet_mux_42_1_1_1_U609;
    ResNet_mux_42_1_1_1<1,1,1,1,1,1,2,1>* ResNet_mux_42_1_1_1_U610;
    ResNet_mux_42_1_1_1<1,1,1,1,1,1,2,1>* ResNet_mux_42_1_1_1_U611;
    ResNet_mux_42_1_1_1<1,1,1,1,1,1,2,1>* ResNet_mux_42_1_1_1_U612;
    ResNet_mux_42_1_1_1<1,1,1,1,1,1,2,1>* ResNet_mux_42_1_1_1_U613;
    ResNet_mux_42_1_1_1<1,1,1,1,1,1,2,1>* ResNet_mux_42_1_1_1_U614;
    ResNet_mux_42_1_1_1<1,1,1,1,1,1,2,1>* ResNet_mux_42_1_1_1_U615;
    ResNet_mux_42_1_1_1<1,1,1,1,1,1,2,1>* ResNet_mux_42_1_1_1_U616;
    ResNet_mux_42_1_1_1<1,1,1,1,1,1,2,1>* ResNet_mux_42_1_1_1_U617;
    ResNet_mux_42_1_1_1<1,1,1,1,1,1,2,1>* ResNet_mux_42_1_1_1_U618;
    ResNet_mux_42_1_1_1<1,1,1,1,1,1,2,1>* ResNet_mux_42_1_1_1_U619;
    ResNet_mux_42_1_1_1<1,1,1,1,1,1,2,1>* ResNet_mux_42_1_1_1_U620;
    ResNet_mux_42_1_1_1<1,1,1,1,1,1,2,1>* ResNet_mux_42_1_1_1_U621;
    ResNet_mux_42_1_1_1<1,1,1,1,1,1,2,1>* ResNet_mux_42_1_1_1_U622;
    ResNet_mux_42_1_1_1<1,1,1,1,1,1,2,1>* ResNet_mux_42_1_1_1_U623;
    ResNet_mux_42_1_1_1<1,1,1,1,1,1,2,1>* ResNet_mux_42_1_1_1_U624;
    ResNet_mux_42_1_1_1<1,1,1,1,1,1,2,1>* ResNet_mux_42_1_1_1_U625;
    sc_signal< sc_lv<7> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_lv<7> > indvar_flatten_reg_407;
    sc_signal< sc_lv<4> > row_0_reg_418;
    sc_signal< sc_lv<4> > col_0_reg_429;
    sc_signal< sc_lv<6> > grp_compute_engine_64_fu_449_ap_return;
    sc_signal< sc_lv<6> > reg_554;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage2;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0;
    sc_signal< bool > ap_block_state4_pp0_stage2_iter0;
    sc_signal< bool > ap_block_state9_pp0_stage2_iter1;
    sc_signal< bool > ap_block_pp0_stage2_11001;
    sc_signal< sc_lv<1> > icmp_ln103_reg_1297;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage1;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter1;
    sc_signal< bool > ap_block_state3_pp0_stage1_iter0;
    sc_signal< bool > ap_block_state8_pp0_stage1_iter1;
    sc_signal< bool > ap_block_pp0_stage1_11001;
    sc_signal< sc_lv<1> > icmp_ln103_reg_1297_pp0_iter1_reg;
    sc_signal< sc_lv<12> > grp_batch_norm_fu_533_ap_return;
    sc_signal< sc_lv<12> > reg_560;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage3;
    sc_signal< bool > ap_block_state5_pp0_stage3_iter0;
    sc_signal< bool > ap_block_state10_pp0_stage3_iter1;
    sc_signal< bool > ap_block_pp0_stage3_11001;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage4;
    sc_signal< bool > ap_block_state6_pp0_stage4_iter0;
    sc_signal< bool > ap_block_state11_pp0_stage4_iter1;
    sc_signal< bool > ap_block_pp0_stage4_11001;
    sc_signal< sc_lv<2> > trunc_ln109_fu_565_p1;
    sc_signal< sc_lv<2> > trunc_ln109_reg_1275;
    sc_signal< sc_lv<1> > icmp_ln103_fu_581_p2;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage0;
    sc_signal< bool > ap_block_state2_pp0_stage0_iter0;
    sc_signal< bool > ap_block_state7_pp0_stage0_iter1;
    sc_signal< bool > ap_block_state12_pp0_stage0_iter2;
    sc_signal< bool > ap_block_pp0_stage0_11001;
    sc_signal< sc_lv<7> > add_ln103_fu_587_p2;
    sc_signal< sc_lv<7> > add_ln103_reg_1301;
    sc_signal< sc_lv<4> > select_ln109_fu_599_p3;
    sc_signal< sc_lv<4> > select_ln109_reg_1306;
    sc_signal< sc_lv<8> > add_ln109_2_fu_639_p2;
    sc_signal< sc_lv<8> > add_ln109_2_reg_1311;
    sc_signal< sc_lv<4> > select_ln109_2_fu_645_p3;
    sc_signal< sc_lv<4> > select_ln109_2_reg_1316;
    sc_signal< sc_lv<4> > select_ln109_3_fu_659_p3;
    sc_signal< sc_lv<4> > select_ln109_3_reg_1323;
    sc_signal< sc_lv<8> > zext_ln109_2_fu_673_p1;
    sc_signal< sc_lv<8> > zext_ln109_2_reg_1329;
    sc_signal< sc_lv<8> > zext_ln110_fu_688_p1;
    sc_signal< sc_lv<8> > zext_ln110_reg_1340;
    sc_signal< sc_lv<8> > add_ln112_fu_725_p2;
    sc_signal< sc_lv<8> > add_ln112_reg_1351;
    sc_signal< sc_lv<4> > col_fu_741_p2;
    sc_signal< sc_lv<4> > col_reg_1362;
    sc_signal< sc_lv<8> > zext_ln111_fu_746_p1;
    sc_signal< sc_lv<8> > zext_ln111_reg_1367;
    sc_signal< sc_lv<8> > add_ln115_2_fu_876_p2;
    sc_signal< sc_lv<8> > add_ln115_2_reg_1378;
    sc_signal< sc_lv<64> > zext_ln113_fu_885_p1;
    sc_signal< sc_lv<64> > zext_ln113_reg_1383;
    sc_signal< sc_lv<64> > zext_ln113_reg_1383_pp0_iter1_reg;
    sc_signal< sc_lv<8> > add_ln116_fu_890_p2;
    sc_signal< sc_lv<8> > add_ln116_reg_1408;
    sc_signal< sc_lv<8> > add_ln117_fu_904_p2;
    sc_signal< sc_lv<8> > add_ln117_reg_1418;
    sc_signal< sc_lv<6> > grp_compute_engine_64_fu_440_ap_return;
    sc_signal< sc_lv<6> > p_s_reg_1423;
    sc_signal< sc_lv<6> > grp_compute_engine_64_fu_458_ap_return;
    sc_signal< sc_lv<6> > p_080_1_reg_1428;
    sc_signal< sc_lv<6> > grp_compute_engine_64_fu_467_ap_return;
    sc_signal< sc_lv<6> > tmp1_V_0_1_reg_1433;
    sc_signal< sc_lv<6> > grp_compute_engine_64_fu_476_ap_return;
    sc_signal< sc_lv<6> > p_080_2_reg_1438;
    sc_signal< sc_lv<6> > p_080_2_reg_1438_pp0_iter1_reg;
    sc_signal< sc_lv<6> > grp_compute_engine_64_fu_486_ap_return;
    sc_signal< sc_lv<6> > tmp1_V_0_2_reg_1443;
    sc_signal< sc_lv<6> > tmp1_V_0_2_reg_1443_pp0_iter1_reg;
    sc_signal< sc_lv<6> > tmp2_V_reg_1458;
    sc_signal< sc_lv<6> > tmp3_V_reg_1463;
    sc_signal< sc_lv<6> > tmp2_V_0_1_reg_1468;
    sc_signal< sc_lv<6> > tmp3_V_0_1_reg_1473;
    sc_signal< sc_lv<6> > tmp2_V_0_2_reg_1478;
    sc_signal< sc_lv<6> > tmp3_V_0_2_reg_1483;
    sc_signal< sc_lv<6> > tmp4_V_reg_1493;
    sc_signal< sc_lv<6> > tmp5_V_reg_1498;
    sc_signal< sc_lv<6> > tmp4_V_0_1_reg_1503;
    sc_signal< sc_lv<6> > tmp5_V_0_1_reg_1508;
    sc_signal< sc_lv<6> > tmp4_V_0_2_reg_1513;
    sc_signal< sc_lv<6> > tmp5_V_0_2_reg_1518;
    sc_signal< sc_lv<6> > tmp6_V_reg_1523;
    sc_signal< sc_lv<6> > tmp7_V_reg_1528;
    sc_signal< sc_lv<6> > tmp6_V_0_1_reg_1533;
    sc_signal< sc_lv<6> > tmp7_V_0_1_reg_1538;
    sc_signal< sc_lv<6> > tmp6_V_0_2_reg_1543;
    sc_signal< sc_lv<6> > tmp7_V_0_2_reg_1548;
    sc_signal< sc_lv<8> > grp_sum_engine_fu_519_ap_return;
    sc_signal< sc_lv<8> > sum_V_ret_reg_1553;
    sc_signal< sc_lv<5> > grp_fu_538_p4;
    sc_signal< sc_lv<5> > tmp_106_reg_1559;
    sc_signal< sc_lv<6> > tmp8_V_0_2_reg_1564;
    sc_signal< sc_lv<8> > select_ln131_1_fu_1253_p3;
    sc_signal< sc_lv<8> > select_ln131_1_reg_1569;
    sc_signal< sc_lv<8> > select_ln131_2_fu_1267_p3;
    sc_signal< sc_lv<8> > select_ln131_2_reg_1574;
    sc_signal< bool > ap_block_pp0_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp0_exit_iter0_state2;
    sc_signal< bool > ap_block_pp0_stage4_subdone;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter2;
    sc_signal< sc_logic > grp_compute_engine_64_fu_440_ap_start;
    sc_signal< sc_logic > grp_compute_engine_64_fu_440_ap_done;
    sc_signal< sc_logic > grp_compute_engine_64_fu_440_ap_idle;
    sc_signal< sc_logic > grp_compute_engine_64_fu_440_ap_ready;
    sc_signal< sc_lv<64> > grp_compute_engine_64_fu_440_w_V;
    sc_signal< sc_logic > grp_compute_engine_64_fu_449_ap_start;
    sc_signal< sc_logic > grp_compute_engine_64_fu_449_ap_done;
    sc_signal< sc_logic > grp_compute_engine_64_fu_449_ap_idle;
    sc_signal< sc_logic > grp_compute_engine_64_fu_449_ap_ready;
    sc_signal< sc_lv<64> > grp_compute_engine_64_fu_449_b_V;
    sc_signal< sc_lv<64> > grp_compute_engine_64_fu_449_w_V;
    sc_signal< sc_logic > grp_compute_engine_64_fu_458_ap_start;
    sc_signal< sc_logic > grp_compute_engine_64_fu_458_ap_done;
    sc_signal< sc_logic > grp_compute_engine_64_fu_458_ap_idle;
    sc_signal< sc_logic > grp_compute_engine_64_fu_458_ap_ready;
    sc_signal< sc_lv<64> > grp_compute_engine_64_fu_458_w_V;
    sc_signal< sc_logic > grp_compute_engine_64_fu_467_ap_start;
    sc_signal< sc_logic > grp_compute_engine_64_fu_467_ap_done;
    sc_signal< sc_logic > grp_compute_engine_64_fu_467_ap_idle;
    sc_signal< sc_logic > grp_compute_engine_64_fu_467_ap_ready;
    sc_signal< sc_lv<64> > grp_compute_engine_64_fu_467_w_V;
    sc_signal< sc_logic > grp_compute_engine_64_fu_476_ap_start;
    sc_signal< sc_logic > grp_compute_engine_64_fu_476_ap_done;
    sc_signal< sc_logic > grp_compute_engine_64_fu_476_ap_idle;
    sc_signal< sc_logic > grp_compute_engine_64_fu_476_ap_ready;
    sc_signal< sc_logic > grp_compute_engine_64_fu_486_ap_start;
    sc_signal< sc_logic > grp_compute_engine_64_fu_486_ap_done;
    sc_signal< sc_logic > grp_compute_engine_64_fu_486_ap_idle;
    sc_signal< sc_logic > grp_compute_engine_64_fu_486_ap_ready;
    sc_signal< sc_logic > grp_relu_fu_498_ap_ready;
    sc_signal< sc_lv<12> > grp_relu_fu_498_ap_return;
    sc_signal< sc_logic > grp_sum_engine_fu_519_ap_ready;
    sc_signal< sc_lv<6> > grp_sum_engine_fu_519_t0_V;
    sc_signal< sc_lv<6> > grp_sum_engine_fu_519_t1_V;
    sc_signal< sc_lv<6> > grp_sum_engine_fu_519_t2_V;
    sc_signal< sc_lv<6> > grp_sum_engine_fu_519_t3_V;
    sc_signal< sc_lv<6> > grp_sum_engine_fu_519_t4_V;
    sc_signal< sc_lv<6> > grp_sum_engine_fu_519_t5_V;
    sc_signal< sc_lv<6> > grp_sum_engine_fu_519_t6_V;
    sc_signal< sc_lv<6> > grp_sum_engine_fu_519_t7_V;
    sc_signal< sc_lv<6> > grp_sum_engine_fu_519_t8_V;
    sc_signal< sc_logic > grp_batch_norm_fu_533_ap_ready;
    sc_signal< sc_lv<8> > grp_batch_norm_fu_533_sum_V;
    sc_signal< sc_lv<7> > ap_phi_mux_indvar_flatten_phi_fu_411_p4;
    sc_signal< bool > ap_block_pp0_stage0;
    sc_signal< sc_lv<4> > ap_phi_mux_row_0_phi_fu_422_p4;
    sc_signal< sc_lv<4> > ap_phi_mux_col_0_phi_fu_433_p4;
    sc_signal< sc_logic > grp_compute_engine_64_fu_440_ap_start_reg;
    sc_signal< bool > ap_block_pp0_stage1;
    sc_signal< bool > ap_block_pp0_stage2;
    sc_signal< bool > ap_block_pp0_stage3;
    sc_signal< bool > ap_block_pp0_stage4;
    sc_signal< sc_lv<64> > select_ln109_4_fu_773_p3;
    sc_signal< sc_lv<64> > select_ln111_fu_922_p3;
    sc_signal< sc_lv<64> > select_ln113_fu_1018_p3;
    sc_signal< sc_lv<64> > select_ln115_fu_1110_p3;
    sc_signal< sc_lv<64> > select_ln117_fu_1198_p3;
    sc_signal< sc_logic > grp_compute_engine_64_fu_449_ap_start_reg;
    sc_signal< sc_lv<64> > select_ln110_fu_795_p3;
    sc_signal< sc_lv<64> > select_ln112_fu_944_p3;
    sc_signal< sc_lv<64> > select_ln114_fu_1040_p3;
    sc_signal< sc_lv<64> > select_ln116_fu_1132_p3;
    sc_signal< sc_lv<64> > select_ln117_1_fu_1220_p3;
    sc_signal< sc_logic > grp_compute_engine_64_fu_458_ap_start_reg;
    sc_signal< sc_lv<64> > select_ln109_5_fu_817_p3;
    sc_signal< sc_lv<64> > select_ln111_1_fu_966_p3;
    sc_signal< sc_lv<64> > select_ln113_1_fu_1062_p3;
    sc_signal< sc_lv<64> > select_ln115_1_fu_1154_p3;
    sc_signal< sc_logic > grp_compute_engine_64_fu_467_ap_start_reg;
    sc_signal< sc_lv<64> > select_ln110_1_fu_839_p3;
    sc_signal< sc_lv<64> > select_ln112_1_fu_988_p3;
    sc_signal< sc_lv<64> > select_ln114_1_fu_1084_p3;
    sc_signal< sc_lv<64> > select_ln116_1_fu_1176_p3;
    sc_signal< sc_logic > grp_compute_engine_64_fu_476_ap_start_reg;
    sc_signal< sc_logic > grp_compute_engine_64_fu_486_ap_start_reg;
    sc_signal< sc_lv<8> > select_ln131_fu_1239_p3;
    sc_signal< sc_lv<64> > zext_ln109_3_fu_683_p1;
    sc_signal< sc_lv<64> > zext_ln110_1_fu_698_p1;
    sc_signal< sc_lv<64> > zext_ln112_2_fu_736_p1;
    sc_signal< sc_lv<64> > zext_ln111_1_fu_755_p1;
    sc_signal< sc_lv<64> > zext_ln114_fu_899_p1;
    sc_signal< sc_lv<64> > zext_ln115_2_fu_997_p1;
    sc_signal< sc_lv<64> > zext_ln116_fu_1001_p1;
    sc_signal< sc_lv<64> > zext_ln117_fu_1093_p1;
    sc_signal< sc_lv<1> > icmp_ln104_fu_593_p2;
    sc_signal< sc_lv<4> > add_ln109_fu_569_p2;
    sc_signal< sc_lv<4> > select_ln109_1_fu_607_p3;
    sc_signal< sc_lv<7> > tmp_fu_615_p3;
    sc_signal< sc_lv<5> > tmp_101_fu_627_p3;
    sc_signal< sc_lv<8> > zext_ln109_1_fu_635_p1;
    sc_signal< sc_lv<8> > zext_ln109_fu_623_p1;
    sc_signal< sc_lv<4> > row_fu_575_p2;
    sc_signal< sc_lv<4> > add_ln115_fu_653_p2;
    sc_signal< sc_lv<4> > add_ln109_1_fu_667_p2;
    sc_signal< sc_lv<8> > add_ln109_3_fu_677_p2;
    sc_signal< sc_lv<8> > add_ln110_fu_692_p2;
    sc_signal< sc_lv<7> > tmp_102_fu_703_p3;
    sc_signal< sc_lv<5> > tmp_103_fu_714_p3;
    sc_signal< sc_lv<8> > zext_ln112_1_fu_721_p1;
    sc_signal< sc_lv<8> > zext_ln112_fu_710_p1;
    sc_signal< sc_lv<8> > add_ln112_1_fu_731_p2;
    sc_signal< sc_lv<8> > add_ln111_1_fu_750_p2;
    sc_signal< sc_lv<1> > weights_0_0_0_V_r_fu_760_p6;
    sc_signal< sc_lv<1> > weights_0_0_1_V_r_fu_782_p6;
    sc_signal< sc_lv<1> > weights_1_0_0_V_r_fu_804_p6;
    sc_signal< sc_lv<1> > weights_1_0_1_V_r_fu_826_p6;
    sc_signal< sc_lv<7> > tmp_104_fu_848_p3;
    sc_signal< sc_lv<5> > tmp_105_fu_859_p3;
    sc_signal< sc_lv<8> > zext_ln115_1_fu_866_p1;
    sc_signal< sc_lv<8> > zext_ln115_fu_855_p1;
    sc_signal< sc_lv<8> > add_ln115_1_fu_870_p2;
    sc_signal< sc_lv<8> > add_ln113_fu_881_p2;
    sc_signal< sc_lv<8> > add_ln114_fu_895_p2;
    sc_signal< sc_lv<1> > weights_0_0_2_V_r_fu_909_p6;
    sc_signal< sc_lv<1> > weights_0_1_0_V_r_fu_931_p6;
    sc_signal< sc_lv<1> > weights_1_0_2_V_r_fu_953_p6;
    sc_signal< sc_lv<1> > weights_1_1_0_V_r_fu_975_p6;
    sc_signal< sc_lv<1> > weights_0_1_1_V_r_fu_1005_p6;
    sc_signal< sc_lv<1> > weights_0_1_2_V_r_fu_1027_p6;
    sc_signal< sc_lv<1> > weights_1_1_1_V_r_fu_1049_p6;
    sc_signal< sc_lv<1> > weights_1_1_2_V_r_fu_1071_p6;
    sc_signal< sc_lv<1> > weights_0_2_0_V_r_fu_1097_p6;
    sc_signal< sc_lv<1> > weights_0_2_1_V_r_fu_1119_p6;
    sc_signal< sc_lv<1> > weights_1_2_0_V_r_fu_1141_p6;
    sc_signal< sc_lv<1> > weights_1_2_1_V_r_fu_1163_p6;
    sc_signal< sc_lv<1> > weights_0_2_2_V_r_fu_1185_p6;
    sc_signal< sc_lv<1> > weights_1_2_2_V_r_fu_1207_p6;
    sc_signal< sc_lv<1> > icmp_ln1494_fu_1229_p2;
    sc_signal< sc_lv<8> > shl_ln700_fu_1234_p2;
    sc_signal< sc_lv<1> > grp_fu_548_p2;
    sc_signal< sc_lv<8> > shl_ln700_16_fu_1247_p2;
    sc_signal< sc_lv<8> > shl_ln700_17_fu_1261_p2;
    sc_signal< sc_logic > ap_CS_fsm_state13;
    sc_signal< sc_lv<7> > ap_NS_fsm;
    sc_signal< bool > ap_block_pp0_stage1_subdone;
    sc_signal< bool > ap_block_pp0_stage2_subdone;
    sc_signal< bool > ap_block_pp0_stage3_subdone;
    sc_signal< sc_logic > ap_idle_pp0;
    sc_signal< sc_logic > ap_enable_pp0;
    sc_signal< bool > ap_condition_466;
    sc_signal< bool > ap_condition_471;
    sc_signal< bool > ap_condition_477;
    sc_signal< bool > ap_condition_483;
    sc_signal< bool > ap_condition_452;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<7> ap_ST_fsm_state1;
    static const sc_lv<7> ap_ST_fsm_pp0_stage0;
    static const sc_lv<7> ap_ST_fsm_pp0_stage1;
    static const sc_lv<7> ap_ST_fsm_pp0_stage2;
    static const sc_lv<7> ap_ST_fsm_pp0_stage3;
    static const sc_lv<7> ap_ST_fsm_pp0_stage4;
    static const sc_lv<7> ap_ST_fsm_state13;
    static const bool ap_const_boolean_1;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<32> ap_const_lv32_3;
    static const bool ap_const_boolean_0;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<32> ap_const_lv32_4;
    static const sc_lv<32> ap_const_lv32_5;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<7> ap_const_lv7_0;
    static const sc_lv<4> ap_const_lv4_1;
    static const sc_lv<64> ap_const_lv64_FFFFFFFFFFFFFFFF;
    static const sc_lv<32> ap_const_lv32_7;
    static const sc_lv<5> ap_const_lv5_0;
    static const sc_lv<4> ap_const_lv4_F;
    static const sc_lv<7> ap_const_lv7_40;
    static const sc_lv<7> ap_const_lv7_1;
    static const sc_lv<4> ap_const_lv4_9;
    static const sc_lv<3> ap_const_lv3_0;
    static const sc_lv<4> ap_const_lv4_2;
    static const sc_lv<64> ap_const_lv64_0;
    static const sc_lv<8> ap_const_lv8_1;
    static const sc_lv<32> ap_const_lv32_6;
    // Thread declarations
    void thread_ap_var_for_const0();
    void thread_ap_var_for_const2();
    void thread_ap_var_for_const1();
    void thread_ap_clk_no_reset_();
    void thread_add_ln103_fu_587_p2();
    void thread_add_ln109_1_fu_667_p2();
    void thread_add_ln109_2_fu_639_p2();
    void thread_add_ln109_3_fu_677_p2();
    void thread_add_ln109_fu_569_p2();
    void thread_add_ln110_fu_692_p2();
    void thread_add_ln111_1_fu_750_p2();
    void thread_add_ln112_1_fu_731_p2();
    void thread_add_ln112_fu_725_p2();
    void thread_add_ln113_fu_881_p2();
    void thread_add_ln114_fu_895_p2();
    void thread_add_ln115_1_fu_870_p2();
    void thread_add_ln115_2_fu_876_p2();
    void thread_add_ln115_fu_653_p2();
    void thread_add_ln116_fu_890_p2();
    void thread_add_ln117_fu_904_p2();
    void thread_ap_CS_fsm_pp0_stage0();
    void thread_ap_CS_fsm_pp0_stage1();
    void thread_ap_CS_fsm_pp0_stage2();
    void thread_ap_CS_fsm_pp0_stage3();
    void thread_ap_CS_fsm_pp0_stage4();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state13();
    void thread_ap_block_pp0_stage0();
    void thread_ap_block_pp0_stage0_11001();
    void thread_ap_block_pp0_stage0_subdone();
    void thread_ap_block_pp0_stage1();
    void thread_ap_block_pp0_stage1_11001();
    void thread_ap_block_pp0_stage1_subdone();
    void thread_ap_block_pp0_stage2();
    void thread_ap_block_pp0_stage2_11001();
    void thread_ap_block_pp0_stage2_subdone();
    void thread_ap_block_pp0_stage3();
    void thread_ap_block_pp0_stage3_11001();
    void thread_ap_block_pp0_stage3_subdone();
    void thread_ap_block_pp0_stage4();
    void thread_ap_block_pp0_stage4_11001();
    void thread_ap_block_pp0_stage4_subdone();
    void thread_ap_block_state10_pp0_stage3_iter1();
    void thread_ap_block_state11_pp0_stage4_iter1();
    void thread_ap_block_state12_pp0_stage0_iter2();
    void thread_ap_block_state2_pp0_stage0_iter0();
    void thread_ap_block_state3_pp0_stage1_iter0();
    void thread_ap_block_state4_pp0_stage2_iter0();
    void thread_ap_block_state5_pp0_stage3_iter0();
    void thread_ap_block_state6_pp0_stage4_iter0();
    void thread_ap_block_state7_pp0_stage0_iter1();
    void thread_ap_block_state8_pp0_stage1_iter1();
    void thread_ap_block_state9_pp0_stage2_iter1();
    void thread_ap_condition_452();
    void thread_ap_condition_466();
    void thread_ap_condition_471();
    void thread_ap_condition_477();
    void thread_ap_condition_483();
    void thread_ap_condition_pp0_exit_iter0_state2();
    void thread_ap_done();
    void thread_ap_enable_pp0();
    void thread_ap_idle();
    void thread_ap_idle_pp0();
    void thread_ap_phi_mux_col_0_phi_fu_433_p4();
    void thread_ap_phi_mux_indvar_flatten_phi_fu_411_p4();
    void thread_ap_phi_mux_row_0_phi_fu_422_p4();
    void thread_ap_ready();
    void thread_bottom1_V_address0();
    void thread_bottom1_V_address1();
    void thread_bottom1_V_ce0();
    void thread_bottom1_V_ce1();
    void thread_col_fu_741_p2();
    void thread_grp_batch_norm_fu_533_sum_V();
    void thread_grp_compute_engine_64_fu_440_ap_start();
    void thread_grp_compute_engine_64_fu_440_w_V();
    void thread_grp_compute_engine_64_fu_449_ap_start();
    void thread_grp_compute_engine_64_fu_449_b_V();
    void thread_grp_compute_engine_64_fu_449_w_V();
    void thread_grp_compute_engine_64_fu_458_ap_start();
    void thread_grp_compute_engine_64_fu_458_w_V();
    void thread_grp_compute_engine_64_fu_467_ap_start();
    void thread_grp_compute_engine_64_fu_467_w_V();
    void thread_grp_compute_engine_64_fu_476_ap_start();
    void thread_grp_compute_engine_64_fu_486_ap_start();
    void thread_grp_fu_538_p4();
    void thread_grp_fu_548_p2();
    void thread_grp_sum_engine_fu_519_t0_V();
    void thread_grp_sum_engine_fu_519_t1_V();
    void thread_grp_sum_engine_fu_519_t2_V();
    void thread_grp_sum_engine_fu_519_t3_V();
    void thread_grp_sum_engine_fu_519_t4_V();
    void thread_grp_sum_engine_fu_519_t5_V();
    void thread_grp_sum_engine_fu_519_t6_V();
    void thread_grp_sum_engine_fu_519_t7_V();
    void thread_grp_sum_engine_fu_519_t8_V();
    void thread_icmp_ln103_fu_581_p2();
    void thread_icmp_ln104_fu_593_p2();
    void thread_icmp_ln1494_fu_1229_p2();
    void thread_row_fu_575_p2();
    void thread_select_ln109_1_fu_607_p3();
    void thread_select_ln109_2_fu_645_p3();
    void thread_select_ln109_3_fu_659_p3();
    void thread_select_ln109_4_fu_773_p3();
    void thread_select_ln109_5_fu_817_p3();
    void thread_select_ln109_fu_599_p3();
    void thread_select_ln110_1_fu_839_p3();
    void thread_select_ln110_fu_795_p3();
    void thread_select_ln111_1_fu_966_p3();
    void thread_select_ln111_fu_922_p3();
    void thread_select_ln112_1_fu_988_p3();
    void thread_select_ln112_fu_944_p3();
    void thread_select_ln113_1_fu_1062_p3();
    void thread_select_ln113_fu_1018_p3();
    void thread_select_ln114_1_fu_1084_p3();
    void thread_select_ln114_fu_1040_p3();
    void thread_select_ln115_1_fu_1154_p3();
    void thread_select_ln115_fu_1110_p3();
    void thread_select_ln116_1_fu_1176_p3();
    void thread_select_ln116_fu_1132_p3();
    void thread_select_ln117_1_fu_1220_p3();
    void thread_select_ln117_fu_1198_p3();
    void thread_select_ln131_1_fu_1253_p3();
    void thread_select_ln131_2_fu_1267_p3();
    void thread_select_ln131_fu_1239_p3();
    void thread_shl_ln700_16_fu_1247_p2();
    void thread_shl_ln700_17_fu_1261_p2();
    void thread_shl_ln700_fu_1234_p2();
    void thread_tmp_101_fu_627_p3();
    void thread_tmp_102_fu_703_p3();
    void thread_tmp_103_fu_714_p3();
    void thread_tmp_104_fu_848_p3();
    void thread_tmp_105_fu_859_p3();
    void thread_tmp_fu_615_p3();
    void thread_top_0_V_address0();
    void thread_top_0_V_ce0();
    void thread_top_0_V_d0();
    void thread_top_0_V_we0();
    void thread_top_10_V_address0();
    void thread_top_10_V_ce0();
    void thread_top_10_V_d0();
    void thread_top_10_V_we0();
    void thread_top_11_V_address0();
    void thread_top_11_V_ce0();
    void thread_top_11_V_d0();
    void thread_top_11_V_we0();
    void thread_top_12_V_address0();
    void thread_top_12_V_ce0();
    void thread_top_12_V_d0();
    void thread_top_12_V_we0();
    void thread_top_13_V_address0();
    void thread_top_13_V_ce0();
    void thread_top_13_V_d0();
    void thread_top_13_V_we0();
    void thread_top_14_V_address0();
    void thread_top_14_V_ce0();
    void thread_top_14_V_d0();
    void thread_top_14_V_we0();
    void thread_top_15_V_address0();
    void thread_top_15_V_ce0();
    void thread_top_15_V_d0();
    void thread_top_15_V_we0();
    void thread_top_1_V_address0();
    void thread_top_1_V_ce0();
    void thread_top_1_V_d0();
    void thread_top_1_V_we0();
    void thread_top_2_V_address0();
    void thread_top_2_V_ce0();
    void thread_top_2_V_d0();
    void thread_top_2_V_we0();
    void thread_top_3_V_address0();
    void thread_top_3_V_ce0();
    void thread_top_3_V_d0();
    void thread_top_3_V_we0();
    void thread_top_4_V_address0();
    void thread_top_4_V_ce0();
    void thread_top_4_V_d0();
    void thread_top_4_V_we0();
    void thread_top_5_V_address0();
    void thread_top_5_V_ce0();
    void thread_top_5_V_d0();
    void thread_top_5_V_we0();
    void thread_top_6_V_address0();
    void thread_top_6_V_ce0();
    void thread_top_6_V_d0();
    void thread_top_6_V_we0();
    void thread_top_7_V_address0();
    void thread_top_7_V_ce0();
    void thread_top_7_V_d0();
    void thread_top_7_V_we0();
    void thread_top_8_V_address0();
    void thread_top_8_V_ce0();
    void thread_top_8_V_d0();
    void thread_top_8_V_we0();
    void thread_top_9_V_address0();
    void thread_top_9_V_ce0();
    void thread_top_9_V_d0();
    void thread_top_9_V_we0();
    void thread_trunc_ln109_fu_565_p1();
    void thread_zext_ln109_1_fu_635_p1();
    void thread_zext_ln109_2_fu_673_p1();
    void thread_zext_ln109_3_fu_683_p1();
    void thread_zext_ln109_fu_623_p1();
    void thread_zext_ln110_1_fu_698_p1();
    void thread_zext_ln110_fu_688_p1();
    void thread_zext_ln111_1_fu_755_p1();
    void thread_zext_ln111_fu_746_p1();
    void thread_zext_ln112_1_fu_721_p1();
    void thread_zext_ln112_2_fu_736_p1();
    void thread_zext_ln112_fu_710_p1();
    void thread_zext_ln113_fu_885_p1();
    void thread_zext_ln114_fu_899_p1();
    void thread_zext_ln115_1_fu_866_p1();
    void thread_zext_ln115_2_fu_997_p1();
    void thread_zext_ln115_fu_855_p1();
    void thread_zext_ln116_fu_1001_p1();
    void thread_zext_ln117_fu_1093_p1();
    void thread_ap_NS_fsm();
};

}

using namespace ap_rtl;

#endif
