set_min_delay 4.0 -from clk1 -fall_from port1 -rise_through pin* -rise_to ff* -ignore_clock_latency -probe -reset_path
