
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.012761                       # Number of seconds simulated
sim_ticks                                 12760644000                       # Number of ticks simulated
final_tick                                12760644000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 108042                       # Simulator instruction rate (inst/s)
host_op_rate                                   217046                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              112193075                       # Simulator tick rate (ticks/s)
host_mem_usage                                 449700                       # Number of bytes of host memory used
host_seconds                                   113.74                       # Real time elapsed on the host
sim_insts                                    12288481                       # Number of instructions simulated
sim_ops                                      24686447                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  12760644000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          99264                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data       41257408                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           41356672                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        99264                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         99264                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      1576000                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         1576000                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst            1551                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data          644647                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              646198                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        24625                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              24625                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst           7778918                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data        3233176006                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            3240954924                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst      7778918                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          7778918                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      123504738                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            123504738                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      123504738                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst          7778918                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data       3233176006                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           3364459662                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples      6518.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      1509.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    620178.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.005092083750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          393                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          393                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             1255663                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               6145                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      646199                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      25666                       # Number of write requests accepted
system.mem_ctrls.readBursts                    646199                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    25666                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM               39787968                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 1568768                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                  416128                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                41356736                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              1642624                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                  24512                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 19148                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             12485                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             12968                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              3677                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              1025                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              1097                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              1498                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              1284                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             82496                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             91708                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            124645                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           100464                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           110707                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            44400                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             8422                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            12431                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            12380                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0               226                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               573                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2               723                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3               664                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4               764                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5               866                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6               581                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7               712                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8               200                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9               250                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10              232                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11              185                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12               74                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13               96                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14              190                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15              166                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                   12760642000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                646199                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                25666                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  172925                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  191036                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  163058                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   94599                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      58                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       8                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    102                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    103                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    331                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    372                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    393                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    408                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    401                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    393                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    395                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    397                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    400                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    407                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    411                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    407                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    398                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    393                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    393                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    394                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        48142                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    835.089527                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   696.548473                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   323.276855                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         2602      5.40%      5.40% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         2765      5.74%     11.15% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         1608      3.34%     14.49% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         1785      3.71%     18.20% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1808      3.76%     21.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1586      3.29%     25.25% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         1561      3.24%     28.49% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         1452      3.02%     31.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        32975     68.50%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        48142                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          393                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    1581.895674                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    232.306634                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1750.013760                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255           214     54.45%     54.45% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511            3      0.76%     55.22% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-767            1      0.25%     55.47% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-1023            1      0.25%     55.73% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1535            1      0.25%     55.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-2047            1      0.25%     56.23% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2303            1      0.25%     56.49% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2304-2559            2      0.51%     57.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2560-2815            1      0.25%     57.25% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2816-3071            8      2.04%     59.29% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3327           39      9.92%     69.21% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3328-3583           32      8.14%     77.35% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3584-3839           62     15.78%     93.13% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3840-4095           23      5.85%     98.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4351            4      1.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           393                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          393                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.544529                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.520507                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.911198                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              287     73.03%     73.03% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                2      0.51%     73.54% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              102     25.95%     99.49% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                2      0.51%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           393                       # Writes before turning the bus around for reads
system.mem_ctrls.masterReadBytes::.cpu.inst        96576                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data     39691392                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks       416128                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 7568270.065366607159                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 3110453673.027787685394                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 32610266.378405354917                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst         1552                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data       644647                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        25666                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     59481750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data  18670684750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 317241087750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     38325.87                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     28962.65                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  12360363.43                       # Per-master write average memory access latency
system.mem_ctrls.totQLat                   7073535250                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat             18730166500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                 3108435000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     11377.97                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                30127.97                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                      3118.02                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        32.61                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   3240.96                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    128.73                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        24.61                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    24.36                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.25                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       2.79                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.49                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                   574318                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                    5720                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 92.38                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                87.76                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      18992.87                       # Average gap between requests
system.mem_ctrls.pageHitRate                    92.33                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                 88050480                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                 46780965                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy               832024200                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy               26668980                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         996331440.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy           1376692500                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy             26138400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy      4175679780                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy       146936160                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy         34290960                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy             7749593865                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            607.304292                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime           9673804250                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE     10939000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF     421460000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF    133674250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN    382780750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT    2654440750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN   9157349250                       # Time in different power states
system.mem_ctrls_1.actEnergy                255747660                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                135917925                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy              3606813840                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                7271460                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         994487520.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy           3504965910                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy             20299200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy      2182103640                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy        29085600                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy         41808240                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy            10778534775                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            844.670126                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime           5021800000                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE      7670500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF     420680000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF    160319000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN     75740750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT    7310493500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN   4785740250                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED  12760644000                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                  564259                       # Number of BP lookups
system.cpu.branchPred.condPredicted            564259                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             18111                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups               319365                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                   91589                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                412                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          319365                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits             297678                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses            21687                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted         1805                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  12760644000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                     7591359                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                      499472                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                           716                       # TLB misses on read requests
system.cpu.dtb.wrMisses                           139                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED  12760644000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  12760644000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                     1128643                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           529                       # TLB misses on write requests
system.cpu.workload.numSyscalls                    28                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON     12760644000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                         25521289                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles            1185280                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                       12754083                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                      564259                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches             389267                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                      24230083                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                   37012                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                  401                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles          3337                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles          535                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.IcacheWaitRetryStallCycles          159                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                   1128226                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                  3174                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples           25438301                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.009591                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             2.519696                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                 21480335     84.44%     84.44% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                   155794      0.61%     85.05% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                   277859      1.09%     86.15% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                   201355      0.79%     86.94% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                   294300      1.16%     88.09% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                   180963      0.71%     88.81% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                   160583      0.63%     89.44% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                   175695      0.69%     90.13% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                  2511417      9.87%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total             25438301                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.022109                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.499743                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                  1001871                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles              21069416                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                   1969024                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles               1379484                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                  18506                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts               25196504                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles                  18506                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                  1528429                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                14069953                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           6977                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                   2680040                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles               7134396                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts               25093958                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                  4461                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                3423971                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                4445309                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                 192759                       # Number of times rename has blocked due to SQ full
system.cpu.rename.FullRegisterEvents                1                       # Number of times there has been no free registers
system.cpu.rename.RenamedOperands            27755934                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups              52736090                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups         19019495                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups          24728004                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps              27263973                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                   491961                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                166                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts            125                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                   8436329                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads              5076082                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              504817                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads            200788                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            55760                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                   25024095                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                 282                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                  27325390                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued              4809                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined          337929                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined       565363                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved            218                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples      25438301                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.074183                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.969432                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            17682955     69.51%     69.51% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             1349133      5.30%     74.82% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2             1634264      6.42%     81.24% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3             1232889      4.85%     86.09% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             1355738      5.33%     91.42% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              768335      3.02%     94.44% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              604723      2.38%     96.81% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              366015      1.44%     98.25% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8              444249      1.75%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        25438301                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                   22206      2.51%      2.51% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%      2.51% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%      2.51% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                  4537      0.51%      3.02% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%      3.02% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%      3.02% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%      3.02% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%      3.02% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%      3.02% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%      3.02% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%      3.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%      3.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%      3.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                   2438      0.28%      3.30% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%      3.30% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                     18      0.00%      3.30% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                139083     15.72%     19.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     19.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     19.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    4      0.00%     19.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     19.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     19.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd            227291     25.69%     44.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     44.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     44.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     44.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     44.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     44.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult            19499      2.20%     46.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     46.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     46.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     46.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     46.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     46.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     46.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     46.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     46.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     46.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     46.92% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                   1956      0.22%     47.14% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                  1195      0.14%     47.28% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead            466344     52.72%     99.99% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite               66      0.01%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass             15365      0.06%      0.06% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               7552575     27.64%     27.70% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                40083      0.15%     27.84% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                  1931      0.01%     27.85% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd             4282328     15.67%     43.52% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     43.52% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  64      0.00%     43.52% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     43.52% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     43.52% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     43.52% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     43.52% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     43.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  645      0.00%     43.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     43.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                81607      0.30%     43.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     43.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                 1599      0.01%     43.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc             2960927     10.84%     54.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     54.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     54.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                674      0.00%     54.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     54.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     54.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd         2310012      8.45%     63.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     63.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     63.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt           30026      0.11%     63.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     63.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     63.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult        2080004      7.61%     70.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     70.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     70.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     70.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     70.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     70.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     70.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     70.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     70.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     70.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     70.84% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               855218      3.13%     73.97% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              349764      1.28%     75.25% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead         6611701     24.20%     99.45% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite         150867      0.55%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               27325390                       # Type of FU issued
system.cpu.iq.rate                           1.070690                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                      884637                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.032374                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads           37852379                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes           6568098                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses      6162540                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads            43126148                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes           18794352                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses     18690956                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses                6202361                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                21992301                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iew.lsq.thread0.forwLoads           437725                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads        82963                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses           45                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation          150                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores        10243                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads        10014                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked       2434780                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                  18506                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                 9382791                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles               2317793                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts            25024377                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts              3949                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts               5076082                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts               504817                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                170                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                 241185                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents               1906994                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents            150                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect          12697                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect         7415                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                20112                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts              27289805                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts               7445002                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             35585                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                      7944464                       # number of memory reference insts executed
system.cpu.iew.exec_branches                   522109                       # Number of branches executed
system.cpu.iew.exec_stores                     499462                       # Number of stores executed
system.cpu.iew.exec_rate                     1.069296                       # Inst execution rate
system.cpu.iew.wb_sent                       24857519                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                      24853496                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                  14630315                       # num instructions producing a value
system.cpu.iew.wb_consumers                  24312199                       # num instructions consuming a value
system.cpu.iew.wb_rate                       0.973834                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.601768                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts          339009                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls              64                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts             18384                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples     25382270                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.972586                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.424893                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0     21063453     82.98%     82.98% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       491506      1.94%     84.92% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       420602      1.66%     86.58% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       337667      1.33%     87.91% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       291534      1.15%     89.06% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5       183171      0.72%     89.78% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6       102562      0.40%     90.18% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7       290827      1.15%     91.33% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8      2200948      8.67%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total     25382270                       # Number of insts commited each cycle
system.cpu.commit.committedInsts             12288481                       # Number of instructions committed
system.cpu.commit.committedOps               24686447                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                        5487693                       # Number of memory references committed
system.cpu.commit.loads                       4993119                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                     510551                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                   18685366                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                  10311137                       # Number of committed integer instructions.
system.cpu.commit.function_calls                90884                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass        12144      0.05%      0.05% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          7401573     29.98%     30.03% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult           40055      0.16%     30.19% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv             1463      0.01%     30.20% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd        4280154     17.34%     47.54% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     47.54% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt             64      0.00%     47.54% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     47.54% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     47.54% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     47.54% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     47.54% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     47.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd             470      0.00%     47.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     47.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu           80746      0.33%     47.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     47.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt            1064      0.00%     47.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc        2960724     11.99%     59.86% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     59.86% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     59.86% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift           297      0.00%     59.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     59.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     59.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd      2310000      9.36%     69.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     69.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     69.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt        30000      0.12%     69.34% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     69.34% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     69.34% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult      2080000      8.43%     77.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          821881      3.33%     81.10% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         344092      1.39%     82.49% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead      4171238     16.90%     99.39% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite       150482      0.61%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total          24686447                       # Class of committed instruction
system.cpu.commit.bw_lim_events               2200948                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                     48206778                       # The number of ROB reads
system.cpu.rob.rob_writes                    50107406                       # The number of ROB writes
system.cpu.timesIdled                             863                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           82988                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                    12288481                       # Number of Instructions Simulated
system.cpu.committedOps                      24686447                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               2.076847                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         2.076847                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.481499                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.481499                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                 23433490                       # number of integer regfile reads
system.cpu.int_regfile_writes                 5325568                       # number of integer regfile writes
system.cpu.fp_regfile_reads                  24713752                       # number of floating regfile reads
system.cpu.fp_regfile_writes                 18539676                       # number of floating regfile writes
system.cpu.cc_regfile_reads                   2164022                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  3592769                       # number of cc regfile writes
system.cpu.misc_regfile_reads                 8974812                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     36                       # number of misc regfile writes
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  12760644000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           127.954617                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             4525558                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            644519                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              7.021605                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            150000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   127.954617                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999645                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999645                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          100                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           28                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          11080963                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         11080963                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  12760644000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::.cpu.data      3395476                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         3395476                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::.cpu.data       486816                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         486816                       # number of WriteReq hits
system.cpu.dcache.demand_hits::.cpu.data      3882292                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          3882292                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      3882292                       # number of overall hits
system.cpu.dcache.overall_hits::total         3882292                       # number of overall hits
system.cpu.dcache.ReadReq_misses::.cpu.data      1328104                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       1328104                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::.cpu.data         7762                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         7762                       # number of WriteReq misses
system.cpu.dcache.demand_misses::.cpu.data      1335866                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        1335866                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      1335866                       # number of overall misses
system.cpu.dcache.overall_misses::total       1335866                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  70126751000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  70126751000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    290825724                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    290825724                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::.cpu.data  70417576724                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  70417576724                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  70417576724                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  70417576724                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      4723580                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      4723580                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.cpu.data       494578                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       494578                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::.cpu.data      5218158                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      5218158                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      5218158                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      5218158                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.281165                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.281165                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.015694                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.015694                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.256003                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.256003                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.256003                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.256003                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 52802.153295                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 52802.153295                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 37467.885081                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 37467.885081                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 52713.054097                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 52713.054097                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 52713.054097                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 52713.054097                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs     13467357                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          517                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs            391229                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               9                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    34.423207                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    57.444444                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        24625                       # number of writebacks
system.cpu.dcache.writebacks::total             24625                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data       688318                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       688318                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         2901                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         2901                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::.cpu.data       691219                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       691219                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       691219                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       691219                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       639786                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       639786                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         4861                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         4861                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::.cpu.data       644647                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       644647                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       644647                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       644647                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  38662784000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  38662784000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    212294141                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    212294141                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  38875078141                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  38875078141                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  38875078141                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  38875078141                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.135445                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.135445                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.009829                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.009829                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.123539                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.123539                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.123539                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.123539                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 60430.806551                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 60430.806551                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 43672.935816                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 43672.935816                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 60304.442805                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 60304.442805                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 60304.442805                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 60304.442805                       # average overall mshr miss latency
system.cpu.dcache.replacements                 644519                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  12760644000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           510.487654                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              212744                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1041                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            204.365034                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             77000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   510.487654                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.997046                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.997046                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          115                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          219                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          178                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           2258001                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          2258001                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  12760644000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::.cpu.inst      1126084                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1126084                       # number of ReadReq hits
system.cpu.icache.demand_hits::.cpu.inst      1126084                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1126084                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1126084                       # number of overall hits
system.cpu.icache.overall_hits::total         1126084                       # number of overall hits
system.cpu.icache.ReadReq_misses::.cpu.inst         2140                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          2140                       # number of ReadReq misses
system.cpu.icache.demand_misses::.cpu.inst         2140                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           2140                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         2140                       # number of overall misses
system.cpu.icache.overall_misses::total          2140                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    140213999                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    140213999                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::.cpu.inst    140213999                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    140213999                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    140213999                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    140213999                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1128224                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1128224                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::.cpu.inst      1128224                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1128224                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1128224                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1128224                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.001897                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.001897                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.001897                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.001897                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.001897                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.001897                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 65520.560280                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 65520.560280                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 65520.560280                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 65520.560280                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 65520.560280                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 65520.560280                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         1077                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                21                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    51.285714                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         1041                       # number of writebacks
system.cpu.icache.writebacks::total              1041                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          586                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          586                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::.cpu.inst          586                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          586                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          586                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          586                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         1554                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1554                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::.cpu.inst         1554                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1554                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         1554                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1554                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    109307499                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    109307499                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    109307499                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    109307499                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    109307499                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    109307499                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.001377                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.001377                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.001377                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.001377                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.001377                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.001377                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 70339.445946                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 70339.445946                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 70339.445946                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 70339.445946                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 70339.445946                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 70339.445946                       # average overall mshr miss latency
system.cpu.icache.replacements                   1041                       # number of replacements
system.membus.snoop_filter.tot_requests       1291761                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests       645562                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests           12                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED  12760644000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             641336                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        24625                       # Transaction distribution
system.membus.trans_dist::WritebackClean         1041                       # Transaction distribution
system.membus.trans_dist::CleanEvict           619894                       # Transaction distribution
system.membus.trans_dist::ReadExReq              4864                       # Transaction distribution
system.membus.trans_dist::ReadExResp             4864                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq           1554                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        639783                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port         4146                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total         4146                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port      1933813                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total      1933813                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1937959                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port       165888                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total       165888                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port     42833408                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total     42833408                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                42999296                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                2                       # Total snoops (count)
system.membus.snoopTraffic                        128                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            646201                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000022                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.004655                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  646187    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                      14      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              646201                       # Request fanout histogram
system.membus.reqLayer2.occupancy          1486185000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization              11.6                       # Layer utilization (%)
system.membus.respLayer1.occupancy            8262244                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer2.occupancy         3345944747                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization             26.2                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
