QuestaSim-64 vcom 2024.2 Compiler 2024.05 May 20 2024
Start time: 12:15:20 on Oct 23,2024
vcom -2008 -work internal/ModelSimContainer/work proj/src/MIPS_types.vhd internal/testpy/tb.vhd proj/src/MIPS_types.vhd proj/src/BarrelShifter/barrelShifter.vhd proj/src/BarrelShifter/vectorReverser_N.vhd proj/src/BottomLevel/invg.vhd proj/src/BottomLevel/andg2.vhd proj/src/BottomLevel/controlUnit.vhd proj/src/BottomLevel/mux2t1_N.vhd proj/src/BottomLevel/xorg2.vhd proj/src/BottomLevel/mux2t1.vhd proj/src/BottomLevel/dffg.vhd proj/src/BottomLevel/org2.vhd proj/src/FetchLogic/reg_N.vhd proj/src/FetchLogic/adder_N.vhd proj/src/FetchLogic/dffgPC.vhd proj/src/FetchLogic/adder1bit.vhd proj/src/FetchLogic/fetchLogic.vhd proj/src/CarryLookaheadAdder/carryLookAheadAdder.vhd proj/src/CarryLookaheadAdder/fullAdder.vhd proj/src/TopLevel/regFile.vhd proj/src/TopLevel/mux32t1_new.vhd proj/src/TopLevel/sign_ext.vhd proj/src/TopLevel/decoder5t32.vhd proj/src/TopLevel/mem.vhd proj/src/TopLevel/MIPS_Processor.vhd proj/src/Alu/mux8t1_32.vhd proj/src/Alu/equalityMuxModule.vhd proj/src/Alu/equalityModule.vhd proj/src/Alu/lessThanModule.vhd proj/src/Alu/alu.vhd proj/src/OnesComp/onesComp_N.vhd proj/src/OnesComp/onesComp.vhd 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling package MIPS_types
-- Loading package std_logic_textio
-- Loading package ENV
-- Compiling entity tb
-- Compiling architecture mixed of tb
** Warning: proj/src/MIPS_types.vhd(15): (vcom-1615) Existing package 'MIPS_types' at line 15 will be overwritten.
-- Compiling package MIPS_types
-- Compiling entity barrelShifter
-- Compiling architecture structural of barrelShifter
-- Compiling entity vectorReverser_N
-- Compiling architecture dataflow of vectorReverser_N
-- Compiling entity invg
-- Compiling architecture dataflow of invg
-- Compiling entity andg2
-- Compiling architecture dataflow of andg2
-- Compiling entity controlUnit
-- Compiling architecture behavioral of controlUnit
-- Compiling entity mux2t1_N
-- Compiling architecture structural of mux2t1_N
-- Compiling entity xorg2
-- Compiling architecture dataflow of xorg2
-- Compiling entity mux2t1
-- Compiling architecture structure of mux2t1
-- Compiling entity dffg
-- Compiling architecture mixed of dffg
-- Compiling entity org2
-- Compiling architecture dataflow of org2
-- Compiling entity reg_N
-- Compiling architecture structure of reg_N
-- Compiling entity adder_N
-- Compiling architecture structure of adder_N
-- Compiling entity dffgPC
-- Compiling architecture mixed of dffgPC
** Error: proj/src/FetchLogic/dffgPC.vhd(54): Bit string literal found where non-array type ieee.std_logic_1164.STD_LOGIC was expected.
** Note: proj/src/FetchLogic/dffgPC.vhd(61): VHDL Compiler exiting
End time: 12:15:20 on Oct 23,2024, Elapsed time: 0:00:00
Errors: 1, Warnings: 1
