/* generated configuration header file - do not edit */
#ifndef BSP_CFG_H_
#define BSP_CFG_H_
#define BSP_BOARD_S7G2_SK
#define BSP_CFG_MCU_PART_PACKAGE (0x7)
#define BSP_CFG_MCU_PART_MEMORY_SIZE (0x11)
#define BSP_CFG_MCU_PART_CORE (0x10)
#define BSP_CFG_MCU_PART_SERIES (0x7)
#define BSP_CFG_STACK_MAIN_BYTES (0x1000)
#define BSP_CFG_STACK_PROCESS_BYTES (0)
#define BSP_CFG_HEAP_BYTES (0x400)
#define BSP_CFG_ROM_REG_OFS0 (0xFFFFFFFF)
#define BSP_CFG_ROM_REG_OFS1 (0xFFFFFFFF)
#define BSP_CFG_ROM_REG_MPU_PC0_ENABLE (1)
#define BSP_CFG_ROM_REG_MPU_PC0_START (0xFFFFFFFF)
#define BSP_CFG_ROM_REG_MPU_PC0_END (0xFFFFFFFF)
#define BSP_CFG_ROM_REG_MPU_PC1_ENABLE (1)
#define BSP_CFG_ROM_REG_MPU_PC1_START (0xFFFFFFFF)
#define BSP_CFG_ROM_REG_MPU_PC1_END (0xFFFFFFFF)
#define BSP_CFG_ROM_REG_MPU_REGION0_ENABLE (1)
#define BSP_CFG_ROM_REG_MPU_REGION0_START (0xFFFFFFFF)
#define BSP_CFG_ROM_REG_MPU_REGION0_END (0xFFFFFFFF)
#define BSP_CFG_ROM_REG_MPU_REGION1_ENABLE (1)
#define BSP_CFG_ROM_REG_MPU_REGION1_START (0xFFFFFFFF)
#define BSP_CFG_ROM_REG_MPU_REGION1_END (0xFFFFFFFF)
#define BSP_CFG_ROM_REG_MPU_REGION2_ENABLE (1)
#define BSP_CFG_ROM_REG_MPU_REGION2_START (0xFFFFFFFF)
#define BSP_CFG_ROM_REG_MPU_REGION2_END (0xFFFFFFFF)
#define BSP_CFG_ROM_REG_MPU_REGION3_ENABLE (1)
#define BSP_CFG_ROM_REG_MPU_REGION3_START (0xFFFFFFFF)
#define BSP_CFG_ROM_REG_MPU_REGION3_END (0xFFFFFFFF)
#define BSP_CFG_ID_CODE_LONG_1 (0xFFFFFFFF)
#define BSP_CFG_ID_CODE_LONG_2 (0xFFFFFFFF)
#define BSP_CFG_ID_CODE_LONG_3 (0xFFFFFFFF)
#define BSP_CFG_ID_CODE_LONG_4 (0xFFFFFFFF)
#define BSP_CFG_MCU_VCC_MV (3300)
#define BSP_CFG_PARAM_CHECKING_ENABLE (1)
#define BSP_CFG_RTOS (1)
#define BSP_CFG_ASSERT (0)
#define BSP_CFG_ERROR_LOG (0)
#endif /* BSP_CFG_H_ */
