// Seed: 2986117028
module module_0 (
    input uwire id_0,
    input supply1 id_1,
    input supply0 id_2,
    input tri1 id_3,
    input uwire id_4,
    input wor id_5,
    input tri0 id_6,
    input wor id_7,
    input wire id_8,
    input tri0 id_9
);
  logic id_11;
  wire  id_12 = -1;
  logic id_13;
  assign id_11 = 1;
endmodule
module module_1 (
    output wire  id_0,
    input  tri1  id_1,
    output uwire id_2,
    output logic id_3,
    output uwire id_4
);
  always @(1 - -1'b0 or posedge id_1) begin : LABEL_0
    id_3 <= 1;
  end
  module_0 modCall_1 (
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1
  );
  assign modCall_1.id_3 = 0;
endmodule
