

================================================================
== Vivado HLS Report for 'SIG0'
================================================================
* Date:           Sat Apr 10 17:13:30 2021

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        operation_project
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     3.755|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |    0|    0|    1|    1| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 1 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.75>
ST_1 : Operation 2 [1/1] (0.00ns)   --->   "%x_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %x) nounwind" [sha256_impl.c:199]   --->   Operation 2 'read' 'x_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%rtl_key_load = load i32* @rtl_key_r, align 4" [sha256_impl.c:201]   --->   Operation 3 'load' 'rtl_key_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%tmp = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %rtl_key_load, i32 1)" [sha256_impl.c:203]   --->   Operation 4 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%tmp_3 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %rtl_key_load, i32 6)" [sha256_impl.c:54->sha256_impl.c:205]   --->   Operation 5 'bitselect' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "br i1 %tmp, label %2, label %1" [sha256_impl.c:203]   --->   Operation 6 'br' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns) (grouped into LUT with out node xor_ln205_1)   --->   "%trunc_ln56_5 = trunc i32 %x_read to i25" [sha256_impl.c:56->sha256_impl.c:205]   --->   Operation 7 'trunc' 'trunc_ln56_5' <Predicate = (!tmp & !tmp_3)> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns) (grouped into LUT with out node xor_ln205_1)   --->   "%lshr_ln = call i7 @_ssdm_op_PartSelect.i7.i32.i32.i32(i32 %x_read, i32 25, i32 31)" [sha256_impl.c:56->sha256_impl.c:205]   --->   Operation 8 'partselect' 'lshr_ln' <Predicate = (!tmp & !tmp_3)> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns) (grouped into LUT with out node xor_ln205_1)   --->   "%or_ln = call i32 @_ssdm_op_BitConcatenate.i32.i25.i7(i25 %trunc_ln56_5, i7 %lshr_ln)" [sha256_impl.c:56->sha256_impl.c:205]   --->   Operation 9 'bitconcatenate' 'or_ln' <Predicate = (!tmp & !tmp_3)> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns) (grouped into LUT with out node xor_ln205_1)   --->   "%lshr_ln7 = call i25 @_ssdm_op_PartSelect.i25.i32.i32.i32(i32 %x_read, i32 7, i32 31)" [sha256_impl.c:60->sha256_impl.c:205]   --->   Operation 10 'partselect' 'lshr_ln7' <Predicate = (!tmp & tmp_3)> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns) (grouped into LUT with out node xor_ln205_1)   --->   "%trunc_ln60_5 = trunc i32 %x_read to i7" [sha256_impl.c:60->sha256_impl.c:205]   --->   Operation 11 'trunc' 'trunc_ln60_5' <Predicate = (!tmp & tmp_3)> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns) (grouped into LUT with out node xor_ln205_1)   --->   "%or_ln2 = call i32 @_ssdm_op_BitConcatenate.i32.i7.i25(i7 %trunc_ln60_5, i25 %lshr_ln7)" [sha256_impl.c:60->sha256_impl.c:205]   --->   Operation 12 'bitconcatenate' 'or_ln2' <Predicate = (!tmp & tmp_3)> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns) (grouped into LUT with out node xor_ln205_1)   --->   "%select_ln54 = select i1 %tmp_3, i32 %or_ln2, i32 %or_ln" [sha256_impl.c:54->sha256_impl.c:205]   --->   Operation 13 'select' 'select_ln54' <Predicate = (!tmp)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (0.00ns) (grouped into LUT with out node xor_ln205)   --->   "%trunc_ln56_6 = trunc i32 %x_read to i14" [sha256_impl.c:56->sha256_impl.c:205]   --->   Operation 14 'trunc' 'trunc_ln56_6' <Predicate = (!tmp & !tmp_3)> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns) (grouped into LUT with out node xor_ln205)   --->   "%lshr_ln56_4 = call i18 @_ssdm_op_PartSelect.i18.i32.i32.i32(i32 %x_read, i32 14, i32 31)" [sha256_impl.c:56->sha256_impl.c:205]   --->   Operation 15 'partselect' 'lshr_ln56_4' <Predicate = (!tmp & !tmp_3)> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns) (grouped into LUT with out node xor_ln205)   --->   "%or_ln56_4 = call i32 @_ssdm_op_BitConcatenate.i32.i14.i18(i14 %trunc_ln56_6, i18 %lshr_ln56_4)" [sha256_impl.c:56->sha256_impl.c:205]   --->   Operation 16 'bitconcatenate' 'or_ln56_4' <Predicate = (!tmp & !tmp_3)> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns) (grouped into LUT with out node xor_ln205)   --->   "%lshr_ln60_4 = call i14 @_ssdm_op_PartSelect.i14.i32.i32.i32(i32 %x_read, i32 18, i32 31)" [sha256_impl.c:60->sha256_impl.c:205]   --->   Operation 17 'partselect' 'lshr_ln60_4' <Predicate = (!tmp & tmp_3)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns) (grouped into LUT with out node xor_ln205)   --->   "%trunc_ln60_6 = trunc i32 %x_read to i18" [sha256_impl.c:60->sha256_impl.c:205]   --->   Operation 18 'trunc' 'trunc_ln60_6' <Predicate = (!tmp & tmp_3)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns) (grouped into LUT with out node xor_ln205)   --->   "%or_ln60_4 = call i32 @_ssdm_op_BitConcatenate.i32.i18.i14(i18 %trunc_ln60_6, i14 %lshr_ln60_4)" [sha256_impl.c:60->sha256_impl.c:205]   --->   Operation 19 'bitconcatenate' 'or_ln60_4' <Predicate = (!tmp & tmp_3)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns) (grouped into LUT with out node xor_ln205)   --->   "%select_ln54_4 = select i1 %tmp_3, i32 %or_ln60_4, i32 %or_ln56_4" [sha256_impl.c:54->sha256_impl.c:205]   --->   Operation 20 'select' 'select_ln54_4' <Predicate = (!tmp)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.00ns) (grouped into LUT with out node xor_ln205)   --->   "%lshr_ln8 = call i29 @_ssdm_op_PartSelect.i29.i32.i32.i32(i32 %x_read, i32 3, i32 31)" [sha256_impl.c:205]   --->   Operation 21 'partselect' 'lshr_ln8' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns) (grouped into LUT with out node xor_ln205)   --->   "%zext_ln205 = zext i29 %lshr_ln8 to i32" [sha256_impl.c:205]   --->   Operation 22 'zext' 'zext_ln205' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln205 = xor i32 %zext_ln205, %select_ln54_4" [sha256_impl.c:205]   --->   Operation 23 'xor' 'xor_ln205' <Predicate = (!tmp)> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln205_1 = xor i32 %xor_ln205, %select_ln54" [sha256_impl.c:205]   --->   Operation 24 'xor' 'xor_ln205_1' <Predicate = (!tmp)> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (1.76ns)   --->   "br label %3" [sha256_impl.c:205]   --->   Operation 25 'br' <Predicate = (!tmp)> <Delay = 1.76>
ST_1 : Operation 26 [1/1] (0.00ns) (grouped into LUT with out node xor_ln210)   --->   "%trunc_ln56 = trunc i32 %x_read to i26" [sha256_impl.c:56->sha256_impl.c:210]   --->   Operation 26 'trunc' 'trunc_ln56' <Predicate = (tmp & !tmp_3)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns) (grouped into LUT with out node xor_ln210)   --->   "%lshr_ln56_5 = call i6 @_ssdm_op_PartSelect.i6.i32.i32.i32(i32 %x_read, i32 26, i32 31)" [sha256_impl.c:56->sha256_impl.c:210]   --->   Operation 27 'partselect' 'lshr_ln56_5' <Predicate = (tmp & !tmp_3)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns) (grouped into LUT with out node xor_ln210)   --->   "%or_ln56_5 = call i32 @_ssdm_op_BitConcatenate.i32.i26.i6(i26 %trunc_ln56, i6 %lshr_ln56_5)" [sha256_impl.c:56->sha256_impl.c:210]   --->   Operation 28 'bitconcatenate' 'or_ln56_5' <Predicate = (tmp & !tmp_3)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns) (grouped into LUT with out node xor_ln210)   --->   "%lshr_ln60_5 = call i26 @_ssdm_op_PartSelect.i26.i32.i32.i32(i32 %x_read, i32 6, i32 31)" [sha256_impl.c:60->sha256_impl.c:210]   --->   Operation 29 'partselect' 'lshr_ln60_5' <Predicate = (tmp & tmp_3)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns) (grouped into LUT with out node xor_ln210)   --->   "%trunc_ln60 = trunc i32 %x_read to i6" [sha256_impl.c:60->sha256_impl.c:210]   --->   Operation 30 'trunc' 'trunc_ln60' <Predicate = (tmp & tmp_3)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns) (grouped into LUT with out node xor_ln210)   --->   "%or_ln60_5 = call i32 @_ssdm_op_BitConcatenate.i32.i6.i26(i6 %trunc_ln60, i26 %lshr_ln60_5)" [sha256_impl.c:60->sha256_impl.c:210]   --->   Operation 31 'bitconcatenate' 'or_ln60_5' <Predicate = (tmp & tmp_3)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns) (grouped into LUT with out node xor_ln210)   --->   "%select_ln54_5 = select i1 %tmp_3, i32 %or_ln60_5, i32 %or_ln56_5" [sha256_impl.c:54->sha256_impl.c:210]   --->   Operation 32 'select' 'select_ln54_5' <Predicate = (tmp)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (0.00ns) (grouped into LUT with out node xor_ln210)   --->   "%trunc_ln56_4 = trunc i32 %x_read to i24" [sha256_impl.c:56->sha256_impl.c:210]   --->   Operation 33 'trunc' 'trunc_ln56_4' <Predicate = (tmp & !tmp_3)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns) (grouped into LUT with out node xor_ln210)   --->   "%lshr_ln56_6 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %x_read, i32 24, i32 31)" [sha256_impl.c:56->sha256_impl.c:210]   --->   Operation 34 'partselect' 'lshr_ln56_6' <Predicate = (tmp & !tmp_3)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns) (grouped into LUT with out node xor_ln210)   --->   "%or_ln56_6 = call i32 @_ssdm_op_BitConcatenate.i32.i24.i8(i24 %trunc_ln56_4, i8 %lshr_ln56_6)" [sha256_impl.c:56->sha256_impl.c:210]   --->   Operation 35 'bitconcatenate' 'or_ln56_6' <Predicate = (tmp & !tmp_3)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns) (grouped into LUT with out node xor_ln210)   --->   "%lshr_ln60_6 = call i24 @_ssdm_op_PartSelect.i24.i32.i32.i32(i32 %x_read, i32 8, i32 31)" [sha256_impl.c:60->sha256_impl.c:210]   --->   Operation 36 'partselect' 'lshr_ln60_6' <Predicate = (tmp & tmp_3)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns) (grouped into LUT with out node xor_ln210)   --->   "%trunc_ln60_4 = trunc i32 %x_read to i8" [sha256_impl.c:60->sha256_impl.c:210]   --->   Operation 37 'trunc' 'trunc_ln60_4' <Predicate = (tmp & tmp_3)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns) (grouped into LUT with out node xor_ln210)   --->   "%or_ln60_6 = call i32 @_ssdm_op_BitConcatenate.i32.i8.i24(i8 %trunc_ln60_4, i24 %lshr_ln60_6)" [sha256_impl.c:60->sha256_impl.c:210]   --->   Operation 38 'bitconcatenate' 'or_ln60_6' <Predicate = (tmp & tmp_3)> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns) (grouped into LUT with out node xor_ln210)   --->   "%select_ln54_6 = select i1 %tmp_3, i32 %or_ln60_6, i32 %or_ln56_6" [sha256_impl.c:54->sha256_impl.c:210]   --->   Operation 39 'select' 'select_ln54_6' <Predicate = (tmp)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln210 = xor i32 %select_ln54_6, %select_ln54_5" [sha256_impl.c:210]   --->   Operation 40 'xor' 'xor_ln210' <Predicate = (tmp)> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (1.76ns)   --->   "br label %3" [sha256_impl.c:210]   --->   Operation 41 'br' <Predicate = (tmp)> <Delay = 1.76>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%p_0 = phi i32 [ %xor_ln205_1, %1 ], [ %xor_ln210, %2 ]" [sha256_impl.c:205]   --->   Operation 42 'phi' 'p_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "ret i32 %p_0" [sha256_impl.c:218]   --->   Operation 43 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 3.75ns
The critical path consists of the following:
	wire read on port 'x' (sha256_impl.c:199) [3]  (0 ns)
	'select' operation ('select_ln54_4', sha256_impl.c:54->sha256_impl.c:205) [22]  (0 ns)
	'xor' operation ('xor_ln205', sha256_impl.c:205) [25]  (0.993 ns)
	'xor' operation ('xor_ln205_1', sha256_impl.c:205) [26]  (0.993 ns)
	multiplexor before 'phi' operation ('p_0', sha256_impl.c:205) with incoming values : ('xor_ln205_1', sha256_impl.c:205) ('xor_ln210', sha256_impl.c:210) [46]  (1.77 ns)
	'phi' operation ('p_0', sha256_impl.c:205) with incoming values : ('xor_ln205_1', sha256_impl.c:205) ('xor_ln210', sha256_impl.c:210) [46]  (0 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
