 Timing Path to Q_reg[31]/D 
  
 Path Start Point : q[31] 
 Path End Point   : Q_reg[31] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------
| Pin            Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------|
|    q[31]                 Rise  0.2000 0.0000 0.1000 1.35729  1.39906 2.75635           1       100      c             | 
|    i_0_0_95/A2 AOI222_X1 Rise  0.2000 0.0000 0.1000          1.69526                                                  | 
|    i_0_0_95/ZN AOI222_X1 Fall  0.2250 0.0250 0.0120 0.509748 1.5292  2.03894           1       100                    | 
|    i_0_0_94/A1 NAND2_X1  Fall  0.2250 0.0000 0.0120          1.5292                                                   | 
|    i_0_0_94/ZN NAND2_X1  Rise  0.2400 0.0150 0.0090 0.423143 1.06234 1.48549           1       100                    | 
|    Q_reg[31]/D DFF_X1    Rise  0.2400 0.0000 0.0090          1.14029                                    F             | 
-------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Q_reg[31]/CK 


-------------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------|
|    clk                              Rise  0.0000 0.0000 0.1000 3.05988  10.1449  13.2048           3       100      c    K        | 
|    CTS_L1_c142/A      CLKBUF_X2     Rise  0.0000 0.0000 0.1000          1.40591                                     F             | 
|    CTS_L1_c142/Z      CLKBUF_X2     Rise  0.0550 0.0550 0.0160 0.150814 7.95918  8.10999           1       100      F    K        | 
|    clk_gate_A_reg/CK  CLKGATETST_X8 Rise  0.0550 0.0000 0.0160          7.95918                                     FA            | 
|    clk_gate_A_reg/GCK CLKGATETST_X8 Rise  0.0820 0.0270 0.0060 3.29303  2.84232  6.13535           2       100      FA   K        | 
|    CTS_L3_c11/A       CLKBUF_X3     Rise  0.0820 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L3_c11/Z       CLKBUF_X3     Rise  0.1570 0.0750 0.0510 25.881   35.1372  61.0182           37      100      F    K        | 
|    Q_reg[31]/CK       DFF_X1        Rise  0.1580 0.0010 0.0510          0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1580 0.1580 | 
| library hold check                       |  0.0200 0.1780 | 
| data required time                       |  0.1780        | 
|                                          |                | 
| data arrival time                        |  0.2400        | 
| data required time                       | -0.1780        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0620        | 
-------------------------------------------------------------


 Timing Path to Q_reg[22]/D 
  
 Path Start Point : q[22] 
 Path End Point   : Q_reg[22] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------
| Pin            Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------|
|    q[22]               Rise  0.2000 0.0000 0.1000 0.538222 0.899702 1.43792           1       100      c             | 
|    i_0_0_85/B  MUX2_X1 Rise  0.2000 0.0000 0.1000          0.944775                                                  | 
|    i_0_0_85/Z  MUX2_X1 Rise  0.2510 0.0510 0.0080 0.285664 1.06234  1.34801           1       100                    | 
|    Q_reg[22]/D DFF_X1  Rise  0.2510 0.0000 0.0080          1.14029                                     F             | 
------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Q_reg[22]/CK 


-------------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------|
|    clk                              Rise  0.0000 0.0000 0.1000 3.05988  10.1449  13.2048           3       100      c    K        | 
|    CTS_L1_c142/A      CLKBUF_X2     Rise  0.0000 0.0000 0.1000          1.40591                                     F             | 
|    CTS_L1_c142/Z      CLKBUF_X2     Rise  0.0550 0.0550 0.0160 0.150814 7.95918  8.10999           1       100      F    K        | 
|    clk_gate_A_reg/CK  CLKGATETST_X8 Rise  0.0550 0.0000 0.0160          7.95918                                     FA            | 
|    clk_gate_A_reg/GCK CLKGATETST_X8 Rise  0.0820 0.0270 0.0060 3.29303  2.84232  6.13535           2       100      FA   K        | 
|    CTS_L3_c11/A       CLKBUF_X3     Rise  0.0820 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L3_c11/Z       CLKBUF_X3     Rise  0.1570 0.0750 0.0510 25.881   35.1372  61.0182           37      100      F    K        | 
|    Q_reg[22]/CK       DFF_X1        Rise  0.1570 0.0000 0.0510          0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1570 0.1570 | 
| library hold check                       |  0.0200 0.1770 | 
| data required time                       |  0.1770        | 
|                                          |                | 
| data arrival time                        |  0.2510        | 
| data required time                       | -0.1770        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0740        | 
-------------------------------------------------------------


 Timing Path to Q_reg[1]/D 
  
 Path Start Point : q[1] 
 Path End Point   : Q_reg[1] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------
| Pin           Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------|
|    q[1]               Rise  0.2000 0.0000 0.1000 0.789244 0.899702 1.68895           1       100      c             | 
|    i_0_0_64/B MUX2_X1 Rise  0.2000 0.0000 0.1000          0.944775                                                  | 
|    i_0_0_64/Z MUX2_X1 Rise  0.2520 0.0520 0.0090 0.482062 1.06234  1.5444            1       100                    | 
|    Q_reg[1]/D DFF_X1  Rise  0.2520 0.0000 0.0090          1.14029                                     F             | 
-----------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Q_reg[1]/CK 


-------------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------|
|    clk                              Rise  0.0000 0.0000 0.1000 3.05988  10.1449  13.2048           3       100      c    K        | 
|    CTS_L1_c142/A      CLKBUF_X2     Rise  0.0000 0.0000 0.1000          1.40591                                     F             | 
|    CTS_L1_c142/Z      CLKBUF_X2     Rise  0.0550 0.0550 0.0160 0.150814 7.95918  8.10999           1       100      F    K        | 
|    clk_gate_A_reg/CK  CLKGATETST_X8 Rise  0.0550 0.0000 0.0160          7.95918                                     FA            | 
|    clk_gate_A_reg/GCK CLKGATETST_X8 Rise  0.0820 0.0270 0.0060 3.29303  2.84232  6.13535           2       100      FA   K        | 
|    CTS_L3_c11/A       CLKBUF_X3     Rise  0.0820 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L3_c11/Z       CLKBUF_X3     Rise  0.1570 0.0750 0.0510 25.881   35.1372  61.0182           37      100      F    K        | 
|    Q_reg[1]/CK        DFF_X1        Rise  0.1580 0.0010 0.0510          0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1580 0.1580 | 
| library hold check                       |  0.0200 0.1780 | 
| data required time                       |  0.1780        | 
|                                          |                | 
| data arrival time                        |  0.2520        | 
| data required time                       | -0.1780        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0740        | 
-------------------------------------------------------------


 Timing Path to Q_reg[15]/D 
  
 Path Start Point : q[15] 
 Path End Point   : Q_reg[15] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------
| Pin            Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------|
|    q[15]               Rise  0.2000 0.0000 0.1000 0.128643 0.899702 1.02835           1       100      c             | 
|    i_0_0_78/B  MUX2_X1 Rise  0.2000 0.0000 0.1000          0.944775                                                  | 
|    i_0_0_78/Z  MUX2_X1 Rise  0.2520 0.0520 0.0090 0.39558  1.06234  1.45792           1       100                    | 
|    Q_reg[15]/D DFF_X1  Rise  0.2520 0.0000 0.0090          1.14029                                     F             | 
------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Q_reg[15]/CK 


-------------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------|
|    clk                              Rise  0.0000 0.0000 0.1000 3.05988  10.1449  13.2048           3       100      c    K        | 
|    CTS_L1_c142/A      CLKBUF_X2     Rise  0.0000 0.0000 0.1000          1.40591                                     F             | 
|    CTS_L1_c142/Z      CLKBUF_X2     Rise  0.0550 0.0550 0.0160 0.150814 7.95918  8.10999           1       100      F    K        | 
|    clk_gate_A_reg/CK  CLKGATETST_X8 Rise  0.0550 0.0000 0.0160          7.95918                                     FA            | 
|    clk_gate_A_reg/GCK CLKGATETST_X8 Rise  0.0820 0.0270 0.0060 3.29303  2.84232  6.13535           2       100      FA   K        | 
|    CTS_L3_c11/A       CLKBUF_X3     Rise  0.0820 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L3_c11/Z       CLKBUF_X3     Rise  0.1570 0.0750 0.0510 25.881   35.1372  61.0182           37      100      F    K        | 
|    Q_reg[15]/CK       DFF_X1        Rise  0.1580 0.0010 0.0510          0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1580 0.1580 | 
| library hold check                       |  0.0200 0.1780 | 
| data required time                       |  0.1780        | 
|                                          |                | 
| data arrival time                        |  0.2520        | 
| data required time                       | -0.1780        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0740        | 
-------------------------------------------------------------


 Timing Path to Q_reg[16]/D 
  
 Path Start Point : q[16] 
 Path End Point   : Q_reg[16] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------
| Pin            Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------|
|    q[16]               Rise  0.2000 0.0000 0.1000 0.47209  0.899702 1.37179           1       100      c             | 
|    i_0_0_79/B  MUX2_X1 Rise  0.2000 0.0000 0.1000          0.944775                                                  | 
|    i_0_0_79/Z  MUX2_X1 Rise  0.2520 0.0520 0.0090 0.524671 1.06234  1.58701           1       100                    | 
|    Q_reg[16]/D DFF_X1  Rise  0.2520 0.0000 0.0090          1.14029                                     F             | 
------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Q_reg[16]/CK 


-------------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------|
|    clk                              Rise  0.0000 0.0000 0.1000 3.05988  10.1449  13.2048           3       100      c    K        | 
|    CTS_L1_c142/A      CLKBUF_X2     Rise  0.0000 0.0000 0.1000          1.40591                                     F             | 
|    CTS_L1_c142/Z      CLKBUF_X2     Rise  0.0550 0.0550 0.0160 0.150814 7.95918  8.10999           1       100      F    K        | 
|    clk_gate_A_reg/CK  CLKGATETST_X8 Rise  0.0550 0.0000 0.0160          7.95918                                     FA            | 
|    clk_gate_A_reg/GCK CLKGATETST_X8 Rise  0.0820 0.0270 0.0060 3.29303  2.84232  6.13535           2       100      FA   K        | 
|    CTS_L3_c11/A       CLKBUF_X3     Rise  0.0820 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L3_c11/Z       CLKBUF_X3     Rise  0.1570 0.0750 0.0510 25.881   35.1372  61.0182           37      100      F    K        | 
|    Q_reg[16]/CK       DFF_X1        Rise  0.1580 0.0010 0.0510          0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1580 0.1580 | 
| library hold check                       |  0.0200 0.1780 | 
| data required time                       |  0.1780        | 
|                                          |                | 
| data arrival time                        |  0.2520        | 
| data required time                       | -0.1780        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0740        | 
-------------------------------------------------------------


 Timing Path to Q_reg[17]/D 
  
 Path Start Point : q[17] 
 Path End Point   : Q_reg[17] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------
| Pin            Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------|
|    q[17]               Rise  0.2000 0.0000 0.1000 0.135304 0.899702 1.03501           1       100      c             | 
|    i_0_0_80/B  MUX2_X1 Rise  0.2000 0.0000 0.1000          0.944775                                                  | 
|    i_0_0_80/Z  MUX2_X1 Rise  0.2520 0.0520 0.0080 0.393245 1.06234  1.45559           1       100                    | 
|    Q_reg[17]/D DFF_X1  Rise  0.2520 0.0000 0.0080          1.14029                                     F             | 
------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Q_reg[17]/CK 


-------------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------|
|    clk                              Rise  0.0000 0.0000 0.1000 3.05988  10.1449  13.2048           3       100      c    K        | 
|    CTS_L1_c142/A      CLKBUF_X2     Rise  0.0000 0.0000 0.1000          1.40591                                     F             | 
|    CTS_L1_c142/Z      CLKBUF_X2     Rise  0.0550 0.0550 0.0160 0.150814 7.95918  8.10999           1       100      F    K        | 
|    clk_gate_A_reg/CK  CLKGATETST_X8 Rise  0.0550 0.0000 0.0160          7.95918                                     FA            | 
|    clk_gate_A_reg/GCK CLKGATETST_X8 Rise  0.0820 0.0270 0.0060 3.29303  2.84232  6.13535           2       100      FA   K        | 
|    CTS_L3_c11/A       CLKBUF_X3     Rise  0.0820 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L3_c11/Z       CLKBUF_X3     Rise  0.1570 0.0750 0.0510 25.881   35.1372  61.0182           37      100      F    K        | 
|    Q_reg[17]/CK       DFF_X1        Rise  0.1580 0.0010 0.0510          0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1580 0.1580 | 
| library hold check                       |  0.0200 0.1780 | 
| data required time                       |  0.1780        | 
|                                          |                | 
| data arrival time                        |  0.2520        | 
| data required time                       | -0.1780        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0740        | 
-------------------------------------------------------------


 Timing Path to Q_reg[20]/D 
  
 Path Start Point : q[20] 
 Path End Point   : Q_reg[20] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------
| Pin            Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------|
|    q[20]               Rise  0.2000 0.0000 0.1000 0.221282 0.899702 1.12098           1       100      c             | 
|    i_0_0_83/B  MUX2_X1 Rise  0.2000 0.0000 0.1000          0.944775                                                  | 
|    i_0_0_83/Z  MUX2_X1 Rise  0.2520 0.0520 0.0080 0.304727 1.06234  1.36707           1       100                    | 
|    Q_reg[20]/D DFF_X1  Rise  0.2520 0.0000 0.0080          1.14029                                     F             | 
------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Q_reg[20]/CK 


-------------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------|
|    clk                              Rise  0.0000 0.0000 0.1000 3.05988  10.1449  13.2048           3       100      c    K        | 
|    CTS_L1_c142/A      CLKBUF_X2     Rise  0.0000 0.0000 0.1000          1.40591                                     F             | 
|    CTS_L1_c142/Z      CLKBUF_X2     Rise  0.0550 0.0550 0.0160 0.150814 7.95918  8.10999           1       100      F    K        | 
|    clk_gate_A_reg/CK  CLKGATETST_X8 Rise  0.0550 0.0000 0.0160          7.95918                                     FA            | 
|    clk_gate_A_reg/GCK CLKGATETST_X8 Rise  0.0820 0.0270 0.0060 3.29303  2.84232  6.13535           2       100      FA   K        | 
|    CTS_L3_c11/A       CLKBUF_X3     Rise  0.0820 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L3_c11/Z       CLKBUF_X3     Rise  0.1570 0.0750 0.0510 25.881   35.1372  61.0182           37      100      F    K        | 
|    Q_reg[20]/CK       DFF_X1        Rise  0.1580 0.0010 0.0510          0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1580 0.1580 | 
| library hold check                       |  0.0200 0.1780 | 
| data required time                       |  0.1780        | 
|                                          |                | 
| data arrival time                        |  0.2520        | 
| data required time                       | -0.1780        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0740        | 
-------------------------------------------------------------


 Timing Path to Q_reg[21]/D 
  
 Path Start Point : q[21] 
 Path End Point   : Q_reg[21] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------
| Pin            Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------|
|    q[21]               Rise  0.2000 0.0000 0.1000 0.468772 0.899702 1.36847           1       100      c             | 
|    i_0_0_84/B  MUX2_X1 Rise  0.2000 0.0000 0.1000          0.944775                                                  | 
|    i_0_0_84/Z  MUX2_X1 Rise  0.2520 0.0520 0.0090 0.402644 1.06234  1.46499           1       100                    | 
|    Q_reg[21]/D DFF_X1  Rise  0.2520 0.0000 0.0090          1.14029                                     F             | 
------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Q_reg[21]/CK 


-------------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------|
|    clk                              Rise  0.0000 0.0000 0.1000 3.05988  10.1449  13.2048           3       100      c    K        | 
|    CTS_L1_c142/A      CLKBUF_X2     Rise  0.0000 0.0000 0.1000          1.40591                                     F             | 
|    CTS_L1_c142/Z      CLKBUF_X2     Rise  0.0550 0.0550 0.0160 0.150814 7.95918  8.10999           1       100      F    K        | 
|    clk_gate_A_reg/CK  CLKGATETST_X8 Rise  0.0550 0.0000 0.0160          7.95918                                     FA            | 
|    clk_gate_A_reg/GCK CLKGATETST_X8 Rise  0.0820 0.0270 0.0060 3.29303  2.84232  6.13535           2       100      FA   K        | 
|    CTS_L3_c11/A       CLKBUF_X3     Rise  0.0820 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L3_c11/Z       CLKBUF_X3     Rise  0.1570 0.0750 0.0510 25.881   35.1372  61.0182           37      100      F    K        | 
|    Q_reg[21]/CK       DFF_X1        Rise  0.1580 0.0010 0.0510          0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1580 0.1580 | 
| library hold check                       |  0.0200 0.1780 | 
| data required time                       |  0.1780        | 
|                                          |                | 
| data arrival time                        |  0.2520        | 
| data required time                       | -0.1780        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0740        | 
-------------------------------------------------------------


 Timing Path to Q_reg[24]/D 
  
 Path Start Point : q[24] 
 Path End Point   : Q_reg[24] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------
| Pin            Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------|
|    q[24]               Rise  0.2000 0.0000 0.1000 0.192056 0.899702 1.09176           1       100      c             | 
|    i_0_0_87/B  MUX2_X1 Rise  0.2000 0.0000 0.1000          0.944775                                                  | 
|    i_0_0_87/Z  MUX2_X1 Rise  0.2520 0.0520 0.0090 0.41108  1.06234  1.47342           1       100                    | 
|    Q_reg[24]/D DFF_X1  Rise  0.2520 0.0000 0.0090          1.14029                                     F             | 
------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Q_reg[24]/CK 


-------------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------|
|    clk                              Rise  0.0000 0.0000 0.1000 3.05988  10.1449  13.2048           3       100      c    K        | 
|    CTS_L1_c142/A      CLKBUF_X2     Rise  0.0000 0.0000 0.1000          1.40591                                     F             | 
|    CTS_L1_c142/Z      CLKBUF_X2     Rise  0.0550 0.0550 0.0160 0.150814 7.95918  8.10999           1       100      F    K        | 
|    clk_gate_A_reg/CK  CLKGATETST_X8 Rise  0.0550 0.0000 0.0160          7.95918                                     FA            | 
|    clk_gate_A_reg/GCK CLKGATETST_X8 Rise  0.0820 0.0270 0.0060 3.29303  2.84232  6.13535           2       100      FA   K        | 
|    CTS_L3_c11/A       CLKBUF_X3     Rise  0.0820 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L3_c11/Z       CLKBUF_X3     Rise  0.1570 0.0750 0.0510 25.881   35.1372  61.0182           37      100      F    K        | 
|    Q_reg[24]/CK       DFF_X1        Rise  0.1580 0.0010 0.0510          0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1580 0.1580 | 
| library hold check                       |  0.0200 0.1780 | 
| data required time                       |  0.1780        | 
|                                          |                | 
| data arrival time                        |  0.2520        | 
| data required time                       | -0.1780        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0740        | 
-------------------------------------------------------------


 Timing Path to Q_reg[25]/D 
  
 Path Start Point : q[25] 
 Path End Point   : Q_reg[25] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------
| Pin            Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------|
|    q[25]               Rise  0.2000 0.0000 0.1000 0.647985 0.899702 1.54769           1       100      c             | 
|    i_0_0_88/B  MUX2_X1 Rise  0.2000 0.0000 0.1000          0.944775                                                  | 
|    i_0_0_88/Z  MUX2_X1 Rise  0.2520 0.0520 0.0090 0.430559 1.06234  1.4929            1       100                    | 
|    Q_reg[25]/D DFF_X1  Rise  0.2520 0.0000 0.0090          1.14029                                     F             | 
------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Q_reg[25]/CK 


-------------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------|
|    clk                              Rise  0.0000 0.0000 0.1000 3.05988  10.1449  13.2048           3       100      c    K        | 
|    CTS_L1_c142/A      CLKBUF_X2     Rise  0.0000 0.0000 0.1000          1.40591                                     F             | 
|    CTS_L1_c142/Z      CLKBUF_X2     Rise  0.0550 0.0550 0.0160 0.150814 7.95918  8.10999           1       100      F    K        | 
|    clk_gate_A_reg/CK  CLKGATETST_X8 Rise  0.0550 0.0000 0.0160          7.95918                                     FA            | 
|    clk_gate_A_reg/GCK CLKGATETST_X8 Rise  0.0820 0.0270 0.0060 3.29303  2.84232  6.13535           2       100      FA   K        | 
|    CTS_L3_c11/A       CLKBUF_X3     Rise  0.0820 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L3_c11/Z       CLKBUF_X3     Rise  0.1570 0.0750 0.0510 25.881   35.1372  61.0182           37      100      F    K        | 
|    Q_reg[25]/CK       DFF_X1        Rise  0.1580 0.0010 0.0510          0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1580 0.1580 | 
| library hold check                       |  0.0200 0.1780 | 
| data required time                       |  0.1780        | 
|                                          |                | 
| data arrival time                        |  0.2520        | 
| data required time                       | -0.1780        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0740        | 
-------------------------------------------------------------


 Timing Path to Q_reg[26]/D 
  
 Path Start Point : q[26] 
 Path End Point   : Q_reg[26] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------
| Pin            Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------|
|    q[26]               Rise  0.2000 0.0000 0.1000 0.366837 0.899702 1.26654           1       100      c             | 
|    i_0_0_89/B  MUX2_X1 Rise  0.2000 0.0000 0.1000          0.944775                                                  | 
|    i_0_0_89/Z  MUX2_X1 Rise  0.2520 0.0520 0.0080 0.361707 1.06234  1.42405           1       100                    | 
|    Q_reg[26]/D DFF_X1  Rise  0.2520 0.0000 0.0080          1.14029                                     F             | 
------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Q_reg[26]/CK 


-------------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------|
|    clk                              Rise  0.0000 0.0000 0.1000 3.05988  10.1449  13.2048           3       100      c    K        | 
|    CTS_L1_c142/A      CLKBUF_X2     Rise  0.0000 0.0000 0.1000          1.40591                                     F             | 
|    CTS_L1_c142/Z      CLKBUF_X2     Rise  0.0550 0.0550 0.0160 0.150814 7.95918  8.10999           1       100      F    K        | 
|    clk_gate_A_reg/CK  CLKGATETST_X8 Rise  0.0550 0.0000 0.0160          7.95918                                     FA            | 
|    clk_gate_A_reg/GCK CLKGATETST_X8 Rise  0.0820 0.0270 0.0060 3.29303  2.84232  6.13535           2       100      FA   K        | 
|    CTS_L3_c11/A       CLKBUF_X3     Rise  0.0820 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L3_c11/Z       CLKBUF_X3     Rise  0.1570 0.0750 0.0510 25.881   35.1372  61.0182           37      100      F    K        | 
|    Q_reg[26]/CK       DFF_X1        Rise  0.1580 0.0010 0.0510          0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1580 0.1580 | 
| library hold check                       |  0.0200 0.1780 | 
| data required time                       |  0.1780        | 
|                                          |                | 
| data arrival time                        |  0.2520        | 
| data required time                       | -0.1780        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0740        | 
-------------------------------------------------------------


 Timing Path to Q_reg[27]/D 
  
 Path Start Point : q[27] 
 Path End Point   : Q_reg[27] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------
| Pin            Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------|
|    q[27]               Rise  0.2000 0.0000 0.1000 0.427004 0.899702 1.32671           1       100      c             | 
|    i_0_0_90/B  MUX2_X1 Rise  0.2000 0.0000 0.1000          0.944775                                                  | 
|    i_0_0_90/Z  MUX2_X1 Rise  0.2520 0.0520 0.0090 0.474479 1.06234  1.53682           1       100                    | 
|    Q_reg[27]/D DFF_X1  Rise  0.2520 0.0000 0.0090          1.14029                                     F             | 
------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Q_reg[27]/CK 


-------------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------|
|    clk                              Rise  0.0000 0.0000 0.1000 3.05988  10.1449  13.2048           3       100      c    K        | 
|    CTS_L1_c142/A      CLKBUF_X2     Rise  0.0000 0.0000 0.1000          1.40591                                     F             | 
|    CTS_L1_c142/Z      CLKBUF_X2     Rise  0.0550 0.0550 0.0160 0.150814 7.95918  8.10999           1       100      F    K        | 
|    clk_gate_A_reg/CK  CLKGATETST_X8 Rise  0.0550 0.0000 0.0160          7.95918                                     FA            | 
|    clk_gate_A_reg/GCK CLKGATETST_X8 Rise  0.0820 0.0270 0.0060 3.29303  2.84232  6.13535           2       100      FA   K        | 
|    CTS_L3_c11/A       CLKBUF_X3     Rise  0.0820 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L3_c11/Z       CLKBUF_X3     Rise  0.1570 0.0750 0.0510 25.881   35.1372  61.0182           37      100      F    K        | 
|    Q_reg[27]/CK       DFF_X1        Rise  0.1580 0.0010 0.0510          0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1580 0.1580 | 
| library hold check                       |  0.0200 0.1780 | 
| data required time                       |  0.1780        | 
|                                          |                | 
| data arrival time                        |  0.2520        | 
| data required time                       | -0.1780        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0740        | 
-------------------------------------------------------------


 Timing Path to Q_reg[29]/D 
  
 Path Start Point : q[29] 
 Path End Point   : Q_reg[29] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------
| Pin            Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------|
|    q[29]               Rise  0.2000 0.0000 0.1000 0.159857 0.899702 1.05956           1       100      c             | 
|    i_0_0_92/B  MUX2_X1 Rise  0.2000 0.0000 0.1000          0.944775                                                  | 
|    i_0_0_92/Z  MUX2_X1 Rise  0.2520 0.0520 0.0080 0.352482 1.06234  1.41482           1       100                    | 
|    Q_reg[29]/D DFF_X1  Rise  0.2520 0.0000 0.0080          1.14029                                     F             | 
------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Q_reg[29]/CK 


-------------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------|
|    clk                              Rise  0.0000 0.0000 0.1000 3.05988  10.1449  13.2048           3       100      c    K        | 
|    CTS_L1_c142/A      CLKBUF_X2     Rise  0.0000 0.0000 0.1000          1.40591                                     F             | 
|    CTS_L1_c142/Z      CLKBUF_X2     Rise  0.0550 0.0550 0.0160 0.150814 7.95918  8.10999           1       100      F    K        | 
|    clk_gate_A_reg/CK  CLKGATETST_X8 Rise  0.0550 0.0000 0.0160          7.95918                                     FA            | 
|    clk_gate_A_reg/GCK CLKGATETST_X8 Rise  0.0820 0.0270 0.0060 3.29303  2.84232  6.13535           2       100      FA   K        | 
|    CTS_L3_c11/A       CLKBUF_X3     Rise  0.0820 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L3_c11/Z       CLKBUF_X3     Rise  0.1570 0.0750 0.0510 25.881   35.1372  61.0182           37      100      F    K        | 
|    Q_reg[29]/CK       DFF_X1        Rise  0.1580 0.0010 0.0510          0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1580 0.1580 | 
| library hold check                       |  0.0200 0.1780 | 
| data required time                       |  0.1780        | 
|                                          |                | 
| data arrival time                        |  0.2520        | 
| data required time                       | -0.1780        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0740        | 
-------------------------------------------------------------


 Timing Path to Q_reg[30]/D 
  
 Path Start Point : q[30] 
 Path End Point   : Q_reg[30] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------
| Pin            Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------|
|    q[30]               Rise  0.2000 0.0000 0.1000 0.785718 0.899702 1.68542           1       100      c             | 
|    i_0_0_93/B  MUX2_X1 Rise  0.2000 0.0000 0.1000          0.944775                                                  | 
|    i_0_0_93/Z  MUX2_X1 Rise  0.2520 0.0520 0.0080 0.343715 1.06234  1.40606           1       100                    | 
|    Q_reg[30]/D DFF_X1  Rise  0.2520 0.0000 0.0080          1.14029                                     F             | 
------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Q_reg[30]/CK 


-------------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------|
|    clk                              Rise  0.0000 0.0000 0.1000 3.05988  10.1449  13.2048           3       100      c    K        | 
|    CTS_L1_c142/A      CLKBUF_X2     Rise  0.0000 0.0000 0.1000          1.40591                                     F             | 
|    CTS_L1_c142/Z      CLKBUF_X2     Rise  0.0550 0.0550 0.0160 0.150814 7.95918  8.10999           1       100      F    K        | 
|    clk_gate_A_reg/CK  CLKGATETST_X8 Rise  0.0550 0.0000 0.0160          7.95918                                     FA            | 
|    clk_gate_A_reg/GCK CLKGATETST_X8 Rise  0.0820 0.0270 0.0060 3.29303  2.84232  6.13535           2       100      FA   K        | 
|    CTS_L3_c11/A       CLKBUF_X3     Rise  0.0820 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L3_c11/Z       CLKBUF_X3     Rise  0.1570 0.0750 0.0510 25.881   35.1372  61.0182           37      100      F    K        | 
|    Q_reg[30]/CK       DFF_X1        Rise  0.1580 0.0010 0.0510          0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1580 0.1580 | 
| library hold check                       |  0.0200 0.1780 | 
| data required time                       |  0.1780        | 
|                                          |                | 
| data arrival time                        |  0.2520        | 
| data required time                       | -0.1780        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0740        | 
-------------------------------------------------------------


 Timing Path to Q_reg[18]/D 
  
 Path Start Point : q[18] 
 Path End Point   : Q_reg[18] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------
| Pin            Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------|
|    q[18]               Rise  0.2000 0.0000 0.1000 0.497085 0.899702 1.39679           1       100      c             | 
|    i_0_0_81/B  MUX2_X1 Rise  0.2000 0.0000 0.1000          0.944775                                                  | 
|    i_0_0_81/Z  MUX2_X1 Rise  0.2520 0.0520 0.0080 0.36014  1.06234  1.42248           1       100                    | 
|    Q_reg[18]/D DFF_X1  Rise  0.2520 0.0000 0.0080          1.14029                                     F             | 
------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Q_reg[18]/CK 


-------------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------|
|    clk                              Rise  0.0000 0.0000 0.1000 3.05988  10.1449  13.2048           3       100      c    K        | 
|    CTS_L1_c142/A      CLKBUF_X2     Rise  0.0000 0.0000 0.1000          1.40591                                     F             | 
|    CTS_L1_c142/Z      CLKBUF_X2     Rise  0.0550 0.0550 0.0160 0.150814 7.95918  8.10999           1       100      F    K        | 
|    clk_gate_A_reg/CK  CLKGATETST_X8 Rise  0.0550 0.0000 0.0160          7.95918                                     FA            | 
|    clk_gate_A_reg/GCK CLKGATETST_X8 Rise  0.0820 0.0270 0.0060 3.29303  2.84232  6.13535           2       100      FA   K        | 
|    CTS_L3_c11/A       CLKBUF_X3     Rise  0.0820 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L3_c11/Z       CLKBUF_X3     Rise  0.1570 0.0750 0.0510 25.881   35.1372  61.0182           37      100      F    K        | 
|    Q_reg[18]/CK       DFF_X1        Rise  0.1570 0.0000 0.0510          0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1570 0.1570 | 
| library hold check                       |  0.0200 0.1770 | 
| data required time                       |  0.1770        | 
|                                          |                | 
| data arrival time                        |  0.2520        | 
| data required time                       | -0.1770        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0750        | 
-------------------------------------------------------------


 Timing Path to Q_reg[19]/D 
  
 Path Start Point : q[19] 
 Path End Point   : Q_reg[19] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------
| Pin            Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------|
|    q[19]               Rise  0.2000 0.0000 0.1000 0.586683 0.899702 1.48638           1       100      c             | 
|    i_0_0_82/B  MUX2_X1 Rise  0.2000 0.0000 0.1000          0.944775                                                  | 
|    i_0_0_82/Z  MUX2_X1 Rise  0.2520 0.0520 0.0090 0.42219  1.06234  1.48453           1       100                    | 
|    Q_reg[19]/D DFF_X1  Rise  0.2520 0.0000 0.0090          1.14029                                     F             | 
------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Q_reg[19]/CK 


-------------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------|
|    clk                              Rise  0.0000 0.0000 0.1000 3.05988  10.1449  13.2048           3       100      c    K        | 
|    CTS_L1_c142/A      CLKBUF_X2     Rise  0.0000 0.0000 0.1000          1.40591                                     F             | 
|    CTS_L1_c142/Z      CLKBUF_X2     Rise  0.0550 0.0550 0.0160 0.150814 7.95918  8.10999           1       100      F    K        | 
|    clk_gate_A_reg/CK  CLKGATETST_X8 Rise  0.0550 0.0000 0.0160          7.95918                                     FA            | 
|    clk_gate_A_reg/GCK CLKGATETST_X8 Rise  0.0820 0.0270 0.0060 3.29303  2.84232  6.13535           2       100      FA   K        | 
|    CTS_L3_c11/A       CLKBUF_X3     Rise  0.0820 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L3_c11/Z       CLKBUF_X3     Rise  0.1570 0.0750 0.0510 25.881   35.1372  61.0182           37      100      F    K        | 
|    Q_reg[19]/CK       DFF_X1        Rise  0.1570 0.0000 0.0510          0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1570 0.1570 | 
| library hold check                       |  0.0200 0.1770 | 
| data required time                       |  0.1770        | 
|                                          |                | 
| data arrival time                        |  0.2520        | 
| data required time                       | -0.1770        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0750        | 
-------------------------------------------------------------


 Timing Path to Q_reg[0]/D 
  
 Path Start Point : q[0] 
 Path End Point   : Q_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------
| Pin           Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------|
|    q[0]               Rise  0.2000 0.0000 0.1000 0.708947 0.899702 1.60865           1       100      c             | 
|    i_0_0_63/B MUX2_X1 Rise  0.2000 0.0000 0.1000          0.944775                                                  | 
|    i_0_0_63/Z MUX2_X1 Rise  0.2530 0.0530 0.0090 0.572377 1.06234  1.63472           1       100                    | 
|    Q_reg[0]/D DFF_X1  Rise  0.2530 0.0000 0.0090          1.14029                                     F             | 
-----------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Q_reg[0]/CK 


-------------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------|
|    clk                              Rise  0.0000 0.0000 0.1000 3.05988  10.1449  13.2048           3       100      c    K        | 
|    CTS_L1_c142/A      CLKBUF_X2     Rise  0.0000 0.0000 0.1000          1.40591                                     F             | 
|    CTS_L1_c142/Z      CLKBUF_X2     Rise  0.0550 0.0550 0.0160 0.150814 7.95918  8.10999           1       100      F    K        | 
|    clk_gate_A_reg/CK  CLKGATETST_X8 Rise  0.0550 0.0000 0.0160          7.95918                                     FA            | 
|    clk_gate_A_reg/GCK CLKGATETST_X8 Rise  0.0820 0.0270 0.0060 3.29303  2.84232  6.13535           2       100      FA   K        | 
|    CTS_L3_c11/A       CLKBUF_X3     Rise  0.0820 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L3_c11/Z       CLKBUF_X3     Rise  0.1570 0.0750 0.0510 25.881   35.1372  61.0182           37      100      F    K        | 
|    Q_reg[0]/CK        DFF_X1        Rise  0.1580 0.0010 0.0510          0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1580 0.1580 | 
| library hold check                       |  0.0200 0.1780 | 
| data required time                       |  0.1780        | 
|                                          |                | 
| data arrival time                        |  0.2530        | 
| data required time                       | -0.1780        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0750        | 
-------------------------------------------------------------


 Timing Path to Q_reg[23]/D 
  
 Path Start Point : q[23] 
 Path End Point   : Q_reg[23] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------
| Pin            Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------|
|    q[23]               Rise  0.2000 0.0000 0.1000 0.481503 0.899702 1.38121           1       100      c             | 
|    i_0_0_86/B  MUX2_X1 Rise  0.2000 0.0000 0.1000          0.944775                                                  | 
|    i_0_0_86/Z  MUX2_X1 Rise  0.2530 0.0530 0.0090 0.729769 1.06234  1.79211           1       100                    | 
|    Q_reg[23]/D DFF_X1  Rise  0.2530 0.0000 0.0090          1.14029                                     F             | 
------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Q_reg[23]/CK 


-------------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------|
|    clk                              Rise  0.0000 0.0000 0.1000 3.05988  10.1449  13.2048           3       100      c    K        | 
|    CTS_L1_c142/A      CLKBUF_X2     Rise  0.0000 0.0000 0.1000          1.40591                                     F             | 
|    CTS_L1_c142/Z      CLKBUF_X2     Rise  0.0550 0.0550 0.0160 0.150814 7.95918  8.10999           1       100      F    K        | 
|    clk_gate_A_reg/CK  CLKGATETST_X8 Rise  0.0550 0.0000 0.0160          7.95918                                     FA            | 
|    clk_gate_A_reg/GCK CLKGATETST_X8 Rise  0.0820 0.0270 0.0060 3.29303  2.84232  6.13535           2       100      FA   K        | 
|    CTS_L3_c11/A       CLKBUF_X3     Rise  0.0820 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L3_c11/Z       CLKBUF_X3     Rise  0.1570 0.0750 0.0510 25.881   35.1372  61.0182           37      100      F    K        | 
|    Q_reg[23]/CK       DFF_X1        Rise  0.1580 0.0010 0.0510          0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1580 0.1580 | 
| library hold check                       |  0.0200 0.1780 | 
| data required time                       |  0.1780        | 
|                                          |                | 
| data arrival time                        |  0.2530        | 
| data required time                       | -0.1780        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0750        | 
-------------------------------------------------------------


 Timing Path to Q_reg[28]/D 
  
 Path Start Point : q[28] 
 Path End Point   : Q_reg[28] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------
| Pin            Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------|
|    q[28]               Rise  0.2000 0.0000 0.1000 0.358751 0.899702 1.25845           1       100      c             | 
|    i_0_0_91/B  MUX2_X1 Rise  0.2000 0.0000 0.1000          0.944775                                                  | 
|    i_0_0_91/Z  MUX2_X1 Rise  0.2530 0.0530 0.0090 0.800938 1.06234  1.86328           1       100                    | 
|    Q_reg[28]/D DFF_X1  Rise  0.2530 0.0000 0.0090          1.14029                                     F             | 
------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Q_reg[28]/CK 


-------------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------|
|    clk                              Rise  0.0000 0.0000 0.1000 3.05988  10.1449  13.2048           3       100      c    K        | 
|    CTS_L1_c142/A      CLKBUF_X2     Rise  0.0000 0.0000 0.1000          1.40591                                     F             | 
|    CTS_L1_c142/Z      CLKBUF_X2     Rise  0.0550 0.0550 0.0160 0.150814 7.95918  8.10999           1       100      F    K        | 
|    clk_gate_A_reg/CK  CLKGATETST_X8 Rise  0.0550 0.0000 0.0160          7.95918                                     FA            | 
|    clk_gate_A_reg/GCK CLKGATETST_X8 Rise  0.0820 0.0270 0.0060 3.29303  2.84232  6.13535           2       100      FA   K        | 
|    CTS_L3_c11/A       CLKBUF_X3     Rise  0.0820 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L3_c11/Z       CLKBUF_X3     Rise  0.1570 0.0750 0.0510 25.881   35.1372  61.0182           37      100      F    K        | 
|    Q_reg[28]/CK       DFF_X1        Rise  0.1580 0.0010 0.0510          0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1580 0.1580 | 
| library hold check                       |  0.0200 0.1780 | 
| data required time                       |  0.1780        | 
|                                          |                | 
| data arrival time                        |  0.2530        | 
| data required time                       | -0.1780        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0750        | 
-------------------------------------------------------------


 Timing Path to P_reg[8]/D 
  
 Path Start Point : Q_reg[8] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : P_reg[8] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------|
|    clk                              Rise  0.0000 0.0000 0.1000 3.05988  9.14148  12.2014           3       100      c    K        | 
|    CTS_L1_c142/A      CLKBUF_X2     Rise  0.0000 0.0000 0.1000          1.40591                                     F             | 
|    CTS_L1_c142/Z      CLKBUF_X2     Rise  0.0530 0.0530 0.0150 0.150815 7.2041   7.35492           1       100      F    K        | 
|    clk_gate_A_reg/CK  CLKGATETST_X8 Rise  0.0530 0.0000 0.0150          7.95918                                     FA            | 
|    clk_gate_A_reg/GCK CLKGATETST_X8 Rise  0.0800 0.0270 0.0060 3.29303  2.49758  5.7906            2       100      FA   K        | 
|    CTS_L3_c12/A       CLKBUF_X3     Rise  0.0800 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L3_c12/Z       CLKBUF_X3     Rise  0.1480 0.0680 0.0440 24.1348  28.2625  52.3973           33      100      F    K        | 
| Data Path:                                                                                                                        | 
|    Q_reg[8]/CK        DFF_X1        Rise  0.1500 0.0020 0.0440          0.949653                                    F             | 
|    Q_reg[8]/Q         DFF_X1        Rise  0.2500 0.1000 0.0100 0.410731 1.96938  2.38011           2       100      F             | 
|    P_reg[8]/D         DFF_X1        Rise  0.2500 0.0000 0.0100          1.14029                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to P_reg[8]/CK 


-------------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------|
|    clk                              Rise  0.0000 0.0000 0.1000 3.05988  10.1449  13.2048           3       100      c    K        | 
|    clk_gate_P_reg/CK  CLKGATETST_X8 Rise  0.0000 0.0000 0.1000          7.95918                                     FA            | 
|    clk_gate_P_reg/GCK CLKGATETST_X8 Rise  0.0360 0.0360 0.0080 3.44806  1.42116  4.86922           1       100      FA   K        | 
|    CTS_L2_c73/A       CLKBUF_X3     Rise  0.0360 0.0000 0.0080          1.42116                                     F             | 
|    CTS_L2_c73/Z       CLKBUF_X3     Rise  0.1440 0.1080 0.0930 48.3186  59.8282  108.147           63      100      F    K        | 
|    P_reg[8]/CK        DFF_X1        Rise  0.1540 0.0100 0.0920          0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1540 0.1540 | 
| library hold check                       |  0.0200 0.1740 | 
| data required time                       |  0.1740        | 
|                                          |                | 
| data arrival time                        |  0.2500        | 
| data required time                       | -0.1740        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0760        | 
-------------------------------------------------------------


 Timing Path to P_reg[3]/D 
  
 Path Start Point : Q_reg[3] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : P_reg[3] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------|
|    clk                              Rise  0.0000 0.0000 0.1000 3.05988  9.14148  12.2014           3       100      c    K        | 
|    CTS_L1_c142/A      CLKBUF_X2     Rise  0.0000 0.0000 0.1000          1.40591                                     F             | 
|    CTS_L1_c142/Z      CLKBUF_X2     Rise  0.0530 0.0530 0.0150 0.150815 7.2041   7.35492           1       100      F    K        | 
|    clk_gate_A_reg/CK  CLKGATETST_X8 Rise  0.0530 0.0000 0.0150          7.95918                                     FA            | 
|    clk_gate_A_reg/GCK CLKGATETST_X8 Rise  0.0800 0.0270 0.0060 3.29303  2.49758  5.7906            2       100      FA   K        | 
|    CTS_L3_c12/A       CLKBUF_X3     Rise  0.0800 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L3_c12/Z       CLKBUF_X3     Rise  0.1480 0.0680 0.0440 24.1348  28.2625  52.3973           33      100      F    K        | 
| Data Path:                                                                                                                        | 
|    Q_reg[3]/CK        DFF_X1        Rise  0.1490 0.0010 0.0440          0.949653                                    F             | 
|    Q_reg[3]/Q         DFF_X1        Rise  0.2500 0.1010 0.0100 0.643812 1.96938  2.61319           2       100      F             | 
|    P_reg[3]/D         DFF_X1        Rise  0.2500 0.0000 0.0100          1.14029                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to P_reg[3]/CK 


-------------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------|
|    clk                              Rise  0.0000 0.0000 0.1000 3.05988  10.1449  13.2048           3       100      c    K        | 
|    clk_gate_P_reg/CK  CLKGATETST_X8 Rise  0.0000 0.0000 0.1000          7.95918                                     FA            | 
|    clk_gate_P_reg/GCK CLKGATETST_X8 Rise  0.0360 0.0360 0.0080 3.44806  1.42116  4.86922           1       100      FA   K        | 
|    CTS_L2_c73/A       CLKBUF_X3     Rise  0.0360 0.0000 0.0080          1.42116                                     F             | 
|    CTS_L2_c73/Z       CLKBUF_X3     Rise  0.1440 0.1080 0.0930 48.3186  59.8282  108.147           63      100      F    K        | 
|    P_reg[3]/CK        DFF_X1        Rise  0.1540 0.0100 0.0920          0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1540 0.1540 | 
| library hold check                       |  0.0200 0.1740 | 
| data required time                       |  0.1740        | 
|                                          |                | 
| data arrival time                        |  0.2500        | 
| data required time                       | -0.1740        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0760        | 
-------------------------------------------------------------


 Timing Path to P_reg[4]/D 
  
 Path Start Point : Q_reg[4] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : P_reg[4] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------|
|    clk                              Rise  0.0000 0.0000 0.1000 3.05988  9.14148  12.2014           3       100      c    K        | 
|    CTS_L1_c142/A      CLKBUF_X2     Rise  0.0000 0.0000 0.1000          1.40591                                     F             | 
|    CTS_L1_c142/Z      CLKBUF_X2     Rise  0.0530 0.0530 0.0150 0.150815 7.2041   7.35492           1       100      F    K        | 
|    clk_gate_A_reg/CK  CLKGATETST_X8 Rise  0.0530 0.0000 0.0150          7.95918                                     FA            | 
|    clk_gate_A_reg/GCK CLKGATETST_X8 Rise  0.0800 0.0270 0.0060 3.29303  2.49758  5.7906            2       100      FA   K        | 
|    CTS_L3_c12/A       CLKBUF_X3     Rise  0.0800 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L3_c12/Z       CLKBUF_X3     Rise  0.1480 0.0680 0.0440 24.1348  28.2625  52.3973           33      100      F    K        | 
| Data Path:                                                                                                                        | 
|    Q_reg[4]/CK        DFF_X1        Rise  0.1490 0.0010 0.0440          0.949653                                    F             | 
|    Q_reg[4]/Q         DFF_X1        Rise  0.2500 0.1010 0.0100 0.535411 1.96938  2.50479           2       100      F             | 
|    P_reg[4]/D         DFF_X1        Rise  0.2500 0.0000 0.0100          1.14029                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to P_reg[4]/CK 


-------------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------|
|    clk                              Rise  0.0000 0.0000 0.1000 3.05988  10.1449  13.2048           3       100      c    K        | 
|    clk_gate_P_reg/CK  CLKGATETST_X8 Rise  0.0000 0.0000 0.1000          7.95918                                     FA            | 
|    clk_gate_P_reg/GCK CLKGATETST_X8 Rise  0.0360 0.0360 0.0080 3.44806  1.42116  4.86922           1       100      FA   K        | 
|    CTS_L2_c73/A       CLKBUF_X3     Rise  0.0360 0.0000 0.0080          1.42116                                     F             | 
|    CTS_L2_c73/Z       CLKBUF_X3     Rise  0.1440 0.1080 0.0930 48.3186  59.8282  108.147           63      100      F    K        | 
|    P_reg[4]/CK        DFF_X1        Rise  0.1540 0.0100 0.0920          0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1540 0.1540 | 
| library hold check                       |  0.0200 0.1740 | 
| data required time                       |  0.1740        | 
|                                          |                | 
| data arrival time                        |  0.2500        | 
| data required time                       | -0.1740        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0760        | 
-------------------------------------------------------------


 Timing Path to P_reg[5]/D 
  
 Path Start Point : Q_reg[5] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : P_reg[5] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------|
|    clk                              Rise  0.0000 0.0000 0.1000 3.05988  9.14148  12.2014           3       100      c    K        | 
|    CTS_L1_c142/A      CLKBUF_X2     Rise  0.0000 0.0000 0.1000          1.40591                                     F             | 
|    CTS_L1_c142/Z      CLKBUF_X2     Rise  0.0530 0.0530 0.0150 0.150815 7.2041   7.35492           1       100      F    K        | 
|    clk_gate_A_reg/CK  CLKGATETST_X8 Rise  0.0530 0.0000 0.0150          7.95918                                     FA            | 
|    clk_gate_A_reg/GCK CLKGATETST_X8 Rise  0.0800 0.0270 0.0060 3.29303  2.49758  5.7906            2       100      FA   K        | 
|    CTS_L3_c12/A       CLKBUF_X3     Rise  0.0800 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L3_c12/Z       CLKBUF_X3     Rise  0.1480 0.0680 0.0440 24.1348  28.2625  52.3973           33      100      F    K        | 
| Data Path:                                                                                                                        | 
|    Q_reg[5]/CK        DFF_X1        Rise  0.1490 0.0010 0.0440          0.949653                                    F             | 
|    Q_reg[5]/Q         DFF_X1        Rise  0.2500 0.1010 0.0100 0.623311 1.96938  2.59269           2       100      F             | 
|    P_reg[5]/D         DFF_X1        Rise  0.2500 0.0000 0.0100          1.14029                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to P_reg[5]/CK 


-------------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------|
|    clk                              Rise  0.0000 0.0000 0.1000 3.05988  10.1449  13.2048           3       100      c    K        | 
|    clk_gate_P_reg/CK  CLKGATETST_X8 Rise  0.0000 0.0000 0.1000          7.95918                                     FA            | 
|    clk_gate_P_reg/GCK CLKGATETST_X8 Rise  0.0360 0.0360 0.0080 3.44806  1.42116  4.86922           1       100      FA   K        | 
|    CTS_L2_c73/A       CLKBUF_X3     Rise  0.0360 0.0000 0.0080          1.42116                                     F             | 
|    CTS_L2_c73/Z       CLKBUF_X3     Rise  0.1440 0.1080 0.0930 48.3186  59.8282  108.147           63      100      F    K        | 
|    P_reg[5]/CK        DFF_X1        Rise  0.1540 0.0100 0.0920          0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1540 0.1540 | 
| library hold check                       |  0.0200 0.1740 | 
| data required time                       |  0.1740        | 
|                                          |                | 
| data arrival time                        |  0.2500        | 
| data required time                       | -0.1740        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0760        | 
-------------------------------------------------------------


 Timing Path to P_reg[6]/D 
  
 Path Start Point : Q_reg[6] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : P_reg[6] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------|
|    clk                              Rise  0.0000 0.0000 0.1000 3.05988  9.14148  12.2014           3       100      c    K        | 
|    CTS_L1_c142/A      CLKBUF_X2     Rise  0.0000 0.0000 0.1000          1.40591                                     F             | 
|    CTS_L1_c142/Z      CLKBUF_X2     Rise  0.0530 0.0530 0.0150 0.150815 7.2041   7.35492           1       100      F    K        | 
|    clk_gate_A_reg/CK  CLKGATETST_X8 Rise  0.0530 0.0000 0.0150          7.95918                                     FA            | 
|    clk_gate_A_reg/GCK CLKGATETST_X8 Rise  0.0800 0.0270 0.0060 3.29303  2.49758  5.7906            2       100      FA   K        | 
|    CTS_L3_c12/A       CLKBUF_X3     Rise  0.0800 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L3_c12/Z       CLKBUF_X3     Rise  0.1480 0.0680 0.0440 24.1348  28.2625  52.3973           33      100      F    K        | 
| Data Path:                                                                                                                        | 
|    Q_reg[6]/CK        DFF_X1        Rise  0.1490 0.0010 0.0440          0.949653                                    F             | 
|    Q_reg[6]/Q         DFF_X1        Rise  0.2500 0.1010 0.0100 0.687211 1.96938  2.65659           2       100      F             | 
|    P_reg[6]/D         DFF_X1        Rise  0.2500 0.0000 0.0100          1.14029                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to P_reg[6]/CK 


-------------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------|
|    clk                              Rise  0.0000 0.0000 0.1000 3.05988  10.1449  13.2048           3       100      c    K        | 
|    clk_gate_P_reg/CK  CLKGATETST_X8 Rise  0.0000 0.0000 0.1000          7.95918                                     FA            | 
|    clk_gate_P_reg/GCK CLKGATETST_X8 Rise  0.0360 0.0360 0.0080 3.44806  1.42116  4.86922           1       100      FA   K        | 
|    CTS_L2_c73/A       CLKBUF_X3     Rise  0.0360 0.0000 0.0080          1.42116                                     F             | 
|    CTS_L2_c73/Z       CLKBUF_X3     Rise  0.1440 0.1080 0.0930 48.3186  59.8282  108.147           63      100      F    K        | 
|    P_reg[6]/CK        DFF_X1        Rise  0.1540 0.0100 0.0920          0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1540 0.1540 | 
| library hold check                       |  0.0200 0.1740 | 
| data required time                       |  0.1740        | 
|                                          |                | 
| data arrival time                        |  0.2500        | 
| data required time                       | -0.1740        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0760        | 
-------------------------------------------------------------


 Timing Path to P_reg[11]/D 
  
 Path Start Point : Q_reg[11] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : P_reg[11] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------|
|    clk                              Rise  0.0000 0.0000 0.1000 3.05988  9.14148  12.2014           3       100      c    K        | 
|    CTS_L1_c142/A      CLKBUF_X2     Rise  0.0000 0.0000 0.1000          1.40591                                     F             | 
|    CTS_L1_c142/Z      CLKBUF_X2     Rise  0.0530 0.0530 0.0150 0.150815 7.2041   7.35492           1       100      F    K        | 
|    clk_gate_A_reg/CK  CLKGATETST_X8 Rise  0.0530 0.0000 0.0150          7.95918                                     FA            | 
|    clk_gate_A_reg/GCK CLKGATETST_X8 Rise  0.0800 0.0270 0.0060 3.29303  2.49758  5.7906            2       100      FA   K        | 
|    CTS_L3_c12/A       CLKBUF_X3     Rise  0.0800 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L3_c12/Z       CLKBUF_X3     Rise  0.1480 0.0680 0.0440 24.1348  28.2625  52.3973           33      100      F    K        | 
| Data Path:                                                                                                                        | 
|    Q_reg[11]/CK       DFF_X1        Rise  0.1490 0.0010 0.0440          0.949653                                    F             | 
|    Q_reg[11]/Q        DFF_X1        Rise  0.2500 0.1010 0.0100 0.729882 1.96938  2.69926           2       100      F             | 
|    P_reg[11]/D        DFF_X1        Rise  0.2500 0.0000 0.0100          1.14029                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to P_reg[11]/CK 


-------------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------|
|    clk                              Rise  0.0000 0.0000 0.1000 3.05988  10.1449  13.2048           3       100      c    K        | 
|    clk_gate_P_reg/CK  CLKGATETST_X8 Rise  0.0000 0.0000 0.1000          7.95918                                     FA            | 
|    clk_gate_P_reg/GCK CLKGATETST_X8 Rise  0.0360 0.0360 0.0080 3.44806  1.42116  4.86922           1       100      FA   K        | 
|    CTS_L2_c73/A       CLKBUF_X3     Rise  0.0360 0.0000 0.0080          1.42116                                     F             | 
|    CTS_L2_c73/Z       CLKBUF_X3     Rise  0.1440 0.1080 0.0930 48.3186  59.8282  108.147           63      100      F    K        | 
|    P_reg[11]/CK       DFF_X1        Rise  0.1540 0.0100 0.0920          0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1540 0.1540 | 
| library hold check                       |  0.0200 0.1740 | 
| data required time                       |  0.1740        | 
|                                          |                | 
| data arrival time                        |  0.2500        | 
| data required time                       | -0.1740        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0760        | 
-------------------------------------------------------------


 Timing Path to P_reg[12]/D 
  
 Path Start Point : Q_reg[12] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : P_reg[12] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------|
|    clk                              Rise  0.0000 0.0000 0.1000 3.05988  9.14148  12.2014           3       100      c    K        | 
|    CTS_L1_c142/A      CLKBUF_X2     Rise  0.0000 0.0000 0.1000          1.40591                                     F             | 
|    CTS_L1_c142/Z      CLKBUF_X2     Rise  0.0530 0.0530 0.0150 0.150815 7.2041   7.35492           1       100      F    K        | 
|    clk_gate_A_reg/CK  CLKGATETST_X8 Rise  0.0530 0.0000 0.0150          7.95918                                     FA            | 
|    clk_gate_A_reg/GCK CLKGATETST_X8 Rise  0.0800 0.0270 0.0060 3.29303  2.49758  5.7906            2       100      FA   K        | 
|    CTS_L3_c12/A       CLKBUF_X3     Rise  0.0800 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L3_c12/Z       CLKBUF_X3     Rise  0.1480 0.0680 0.0440 24.1348  28.2625  52.3973           33      100      F    K        | 
| Data Path:                                                                                                                        | 
|    Q_reg[12]/CK       DFF_X1        Rise  0.1490 0.0010 0.0440          0.949653                                    F             | 
|    Q_reg[12]/Q        DFF_X1        Rise  0.2500 0.1010 0.0100 0.493711 1.96938  2.46309           2       100      F             | 
|    P_reg[12]/D        DFF_X1        Rise  0.2500 0.0000 0.0100          1.14029                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to P_reg[12]/CK 


-------------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------|
|    clk                              Rise  0.0000 0.0000 0.1000 3.05988  10.1449  13.2048           3       100      c    K        | 
|    clk_gate_P_reg/CK  CLKGATETST_X8 Rise  0.0000 0.0000 0.1000          7.95918                                     FA            | 
|    clk_gate_P_reg/GCK CLKGATETST_X8 Rise  0.0360 0.0360 0.0080 3.44806  1.42116  4.86922           1       100      FA   K        | 
|    CTS_L2_c73/A       CLKBUF_X3     Rise  0.0360 0.0000 0.0080          1.42116                                     F             | 
|    CTS_L2_c73/Z       CLKBUF_X3     Rise  0.1440 0.1080 0.0930 48.3186  59.8282  108.147           63      100      F    K        | 
|    P_reg[12]/CK       DFF_X1        Rise  0.1540 0.0100 0.0920          0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1540 0.1540 | 
| library hold check                       |  0.0200 0.1740 | 
| data required time                       |  0.1740        | 
|                                          |                | 
| data arrival time                        |  0.2500        | 
| data required time                       | -0.1740        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0760        | 
-------------------------------------------------------------


 Timing Path to P_reg[13]/D 
  
 Path Start Point : Q_reg[13] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : P_reg[13] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------|
|    clk                              Rise  0.0000 0.0000 0.1000 3.05988  9.14148  12.2014           3       100      c    K        | 
|    CTS_L1_c142/A      CLKBUF_X2     Rise  0.0000 0.0000 0.1000          1.40591                                     F             | 
|    CTS_L1_c142/Z      CLKBUF_X2     Rise  0.0530 0.0530 0.0150 0.150815 7.2041   7.35492           1       100      F    K        | 
|    clk_gate_A_reg/CK  CLKGATETST_X8 Rise  0.0530 0.0000 0.0150          7.95918                                     FA            | 
|    clk_gate_A_reg/GCK CLKGATETST_X8 Rise  0.0800 0.0270 0.0060 3.29303  2.49758  5.7906            2       100      FA   K        | 
|    CTS_L3_c12/A       CLKBUF_X3     Rise  0.0800 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L3_c12/Z       CLKBUF_X3     Rise  0.1480 0.0680 0.0440 24.1348  28.2625  52.3973           33      100      F    K        | 
| Data Path:                                                                                                                        | 
|    Q_reg[13]/CK       DFF_X1        Rise  0.1490 0.0010 0.0440          0.949653                                    F             | 
|    Q_reg[13]/Q        DFF_X1        Rise  0.2500 0.1010 0.0100 0.665372 1.96938  2.63475           2       100      F             | 
|    P_reg[13]/D        DFF_X1        Rise  0.2500 0.0000 0.0100          1.14029                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to P_reg[13]/CK 


-------------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------|
|    clk                              Rise  0.0000 0.0000 0.1000 3.05988  10.1449  13.2048           3       100      c    K        | 
|    clk_gate_P_reg/CK  CLKGATETST_X8 Rise  0.0000 0.0000 0.1000          7.95918                                     FA            | 
|    clk_gate_P_reg/GCK CLKGATETST_X8 Rise  0.0360 0.0360 0.0080 3.44806  1.42116  4.86922           1       100      FA   K        | 
|    CTS_L2_c73/A       CLKBUF_X3     Rise  0.0360 0.0000 0.0080          1.42116                                     F             | 
|    CTS_L2_c73/Z       CLKBUF_X3     Rise  0.1440 0.1080 0.0930 48.3186  59.8282  108.147           63      100      F    K        | 
|    P_reg[13]/CK       DFF_X1        Rise  0.1540 0.0100 0.0920          0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1540 0.1540 | 
| library hold check                       |  0.0200 0.1740 | 
| data required time                       |  0.1740        | 
|                                          |                | 
| data arrival time                        |  0.2500        | 
| data required time                       | -0.1740        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0760        | 
-------------------------------------------------------------


 Timing Path to Q_reg[7]/D 
  
 Path Start Point : q[7] 
 Path End Point   : Q_reg[7] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------
| Pin           Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------|
|    q[7]               Rise  0.2000 0.0000 0.1000 0.195191 0.899702 1.09489           1       100      c             | 
|    i_0_0_70/B MUX2_X1 Rise  0.2000 0.0000 0.1000          0.944775                                                  | 
|    i_0_0_70/Z MUX2_X1 Rise  0.2510 0.0510 0.0080 0.225019 1.06234  1.28736           1       100                    | 
|    Q_reg[7]/D DFF_X1  Rise  0.2510 0.0000 0.0080          1.14029                                     F             | 
-----------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Q_reg[7]/CK 


-------------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------|
|    clk                              Rise  0.0000 0.0000 0.1000 3.05988  10.1449  13.2048           3       100      c    K        | 
|    CTS_L1_c142/A      CLKBUF_X2     Rise  0.0000 0.0000 0.1000          1.40591                                     F             | 
|    CTS_L1_c142/Z      CLKBUF_X2     Rise  0.0550 0.0550 0.0160 0.150814 7.95918  8.10999           1       100      F    K        | 
|    clk_gate_A_reg/CK  CLKGATETST_X8 Rise  0.0550 0.0000 0.0160          7.95918                                     FA            | 
|    clk_gate_A_reg/GCK CLKGATETST_X8 Rise  0.0820 0.0270 0.0060 3.29303  2.84232  6.13535           2       100      FA   K        | 
|    CTS_L3_c12/A       CLKBUF_X3     Rise  0.0820 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L3_c12/Z       CLKBUF_X3     Rise  0.1530 0.0710 0.0460 24.1348  31.3386  55.4733           33      100      F    K        | 
|    Q_reg[7]/CK        DFF_X1        Rise  0.1560 0.0030 0.0460          0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1560 0.1560 | 
| library hold check                       |  0.0190 0.1750 | 
| data required time                       |  0.1750        | 
|                                          |                | 
| data arrival time                        |  0.2510        | 
| data required time                       | -0.1750        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0760        | 
-------------------------------------------------------------


 Timing Path to Q_reg[8]/D 
  
 Path Start Point : q[8] 
 Path End Point   : Q_reg[8] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------
| Pin           Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------|
|    q[8]               Rise  0.2000 0.0000 0.1000 0.332774 0.899702 1.23248           1       100      c             | 
|    i_0_0_71/B MUX2_X1 Rise  0.2000 0.0000 0.1000          0.944775                                                  | 
|    i_0_0_71/Z MUX2_X1 Rise  0.2510 0.0510 0.0080 0.168084 1.06234  1.23043           1       100                    | 
|    Q_reg[8]/D DFF_X1  Rise  0.2510 0.0000 0.0080          1.14029                                     F             | 
-----------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Q_reg[8]/CK 


-------------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------|
|    clk                              Rise  0.0000 0.0000 0.1000 3.05988  10.1449  13.2048           3       100      c    K        | 
|    CTS_L1_c142/A      CLKBUF_X2     Rise  0.0000 0.0000 0.1000          1.40591                                     F             | 
|    CTS_L1_c142/Z      CLKBUF_X2     Rise  0.0550 0.0550 0.0160 0.150814 7.95918  8.10999           1       100      F    K        | 
|    clk_gate_A_reg/CK  CLKGATETST_X8 Rise  0.0550 0.0000 0.0160          7.95918                                     FA            | 
|    clk_gate_A_reg/GCK CLKGATETST_X8 Rise  0.0820 0.0270 0.0060 3.29303  2.84232  6.13535           2       100      FA   K        | 
|    CTS_L3_c12/A       CLKBUF_X3     Rise  0.0820 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L3_c12/Z       CLKBUF_X3     Rise  0.1530 0.0710 0.0460 24.1348  31.3386  55.4733           33      100      F    K        | 
|    Q_reg[8]/CK        DFF_X1        Rise  0.1560 0.0030 0.0460          0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1560 0.1560 | 
| library hold check                       |  0.0190 0.1750 | 
| data required time                       |  0.1750        | 
|                                          |                | 
| data arrival time                        |  0.2510        | 
| data required time                       | -0.1750        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0760        | 
-------------------------------------------------------------


 Timing Path to Q_reg[2]/D 
  
 Path Start Point : q[2] 
 Path End Point   : Q_reg[2] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------
| Pin           Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------|
|    q[2]               Rise  0.2000 0.0000 0.1000 0.352987 0.899702 1.25269           1       100      c             | 
|    i_0_0_65/B MUX2_X1 Rise  0.2000 0.0000 0.1000          0.944775                                                  | 
|    i_0_0_65/Z MUX2_X1 Rise  0.2540 0.0540 0.0090 0.867104 1.06234  1.92945           1       100                    | 
|    Q_reg[2]/D DFF_X1  Rise  0.2540 0.0000 0.0090          1.14029                                     F             | 
-----------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Q_reg[2]/CK 


-------------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------|
|    clk                              Rise  0.0000 0.0000 0.1000 3.05988  10.1449  13.2048           3       100      c    K        | 
|    CTS_L1_c142/A      CLKBUF_X2     Rise  0.0000 0.0000 0.1000          1.40591                                     F             | 
|    CTS_L1_c142/Z      CLKBUF_X2     Rise  0.0550 0.0550 0.0160 0.150814 7.95918  8.10999           1       100      F    K        | 
|    clk_gate_A_reg/CK  CLKGATETST_X8 Rise  0.0550 0.0000 0.0160          7.95918                                     FA            | 
|    clk_gate_A_reg/GCK CLKGATETST_X8 Rise  0.0820 0.0270 0.0060 3.29303  2.84232  6.13535           2       100      FA   K        | 
|    CTS_L3_c11/A       CLKBUF_X3     Rise  0.0820 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L3_c11/Z       CLKBUF_X3     Rise  0.1570 0.0750 0.0510 25.881   35.1372  61.0182           37      100      F    K        | 
|    Q_reg[2]/CK        DFF_X1        Rise  0.1580 0.0010 0.0510          0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1580 0.1580 | 
| library hold check                       |  0.0200 0.1780 | 
| data required time                       |  0.1780        | 
|                                          |                | 
| data arrival time                        |  0.2540        | 
| data required time                       | -0.1780        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0760        | 
-------------------------------------------------------------


 Timing Path to P_reg[14]/D 
  
 Path Start Point : Q_reg[14] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : P_reg[14] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------|
|    clk                              Rise  0.0000 0.0000 0.1000 3.05988  9.14148  12.2014           3       100      c    K        | 
|    CTS_L1_c142/A      CLKBUF_X2     Rise  0.0000 0.0000 0.1000          1.40591                                     F             | 
|    CTS_L1_c142/Z      CLKBUF_X2     Rise  0.0530 0.0530 0.0150 0.150815 7.2041   7.35492           1       100      F    K        | 
|    clk_gate_A_reg/CK  CLKGATETST_X8 Rise  0.0530 0.0000 0.0150          7.95918                                     FA            | 
|    clk_gate_A_reg/GCK CLKGATETST_X8 Rise  0.0800 0.0270 0.0060 3.29303  2.49758  5.7906            2       100      FA   K        | 
|    CTS_L3_c12/A       CLKBUF_X3     Rise  0.0800 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L3_c12/Z       CLKBUF_X3     Rise  0.1480 0.0680 0.0440 24.1348  28.2625  52.3973           33      100      F    K        | 
| Data Path:                                                                                                                        | 
|    Q_reg[14]/CK       DFF_X1        Rise  0.1490 0.0010 0.0440          0.949653                                    F             | 
|    Q_reg[14]/Q        DFF_X1        Rise  0.2500 0.1010 0.0100 0.588358 1.96938  2.55774           2       100      F             | 
|    P_reg[14]/D        DFF_X1        Rise  0.2500 0.0000 0.0100          1.14029                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to P_reg[14]/CK 


-------------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------|
|    clk                              Rise  0.0000 0.0000 0.1000 3.05988  10.1449  13.2048           3       100      c    K        | 
|    clk_gate_P_reg/CK  CLKGATETST_X8 Rise  0.0000 0.0000 0.1000          7.95918                                     FA            | 
|    clk_gate_P_reg/GCK CLKGATETST_X8 Rise  0.0360 0.0360 0.0080 3.44806  1.42116  4.86922           1       100      FA   K        | 
|    CTS_L2_c73/A       CLKBUF_X3     Rise  0.0360 0.0000 0.0080          1.42116                                     F             | 
|    CTS_L2_c73/Z       CLKBUF_X3     Rise  0.1440 0.1080 0.0930 48.3186  59.8282  108.147           63      100      F    K        | 
|    P_reg[14]/CK       DFF_X1        Rise  0.1530 0.0090 0.0920          0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1530 0.1530 | 
| library hold check                       |  0.0200 0.1730 | 
| data required time                       |  0.1730        | 
|                                          |                | 
| data arrival time                        |  0.2500        | 
| data required time                       | -0.1730        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0770        | 
-------------------------------------------------------------


 Timing Path to P_reg[9]/D 
  
 Path Start Point : Q_reg[9] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : P_reg[9] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------|
|    clk                              Rise  0.0000 0.0000 0.1000 3.05988  9.14148  12.2014           3       100      c    K        | 
|    CTS_L1_c142/A      CLKBUF_X2     Rise  0.0000 0.0000 0.1000          1.40591                                     F             | 
|    CTS_L1_c142/Z      CLKBUF_X2     Rise  0.0530 0.0530 0.0150 0.150815 7.2041   7.35492           1       100      F    K        | 
|    clk_gate_A_reg/CK  CLKGATETST_X8 Rise  0.0530 0.0000 0.0150          7.95918                                     FA            | 
|    clk_gate_A_reg/GCK CLKGATETST_X8 Rise  0.0800 0.0270 0.0060 3.29303  2.49758  5.7906            2       100      FA   K        | 
|    CTS_L3_c12/A       CLKBUF_X3     Rise  0.0800 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L3_c12/Z       CLKBUF_X3     Rise  0.1480 0.0680 0.0440 24.1348  28.2625  52.3973           33      100      F    K        | 
| Data Path:                                                                                                                        | 
|    Q_reg[9]/CK        DFF_X1        Rise  0.1500 0.0020 0.0440          0.949653                                    F             | 
|    Q_reg[9]/Q         DFF_X1        Rise  0.2510 0.1010 0.0100 0.623495 1.96938  2.59288           2       100      F             | 
|    P_reg[9]/D         DFF_X1        Rise  0.2510 0.0000 0.0100          1.14029                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to P_reg[9]/CK 


-------------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------|
|    clk                              Rise  0.0000 0.0000 0.1000 3.05988  10.1449  13.2048           3       100      c    K        | 
|    clk_gate_P_reg/CK  CLKGATETST_X8 Rise  0.0000 0.0000 0.1000          7.95918                                     FA            | 
|    clk_gate_P_reg/GCK CLKGATETST_X8 Rise  0.0360 0.0360 0.0080 3.44806  1.42116  4.86922           1       100      FA   K        | 
|    CTS_L2_c73/A       CLKBUF_X3     Rise  0.0360 0.0000 0.0080          1.42116                                     F             | 
|    CTS_L2_c73/Z       CLKBUF_X3     Rise  0.1440 0.1080 0.0930 48.3186  59.8282  108.147           63      100      F    K        | 
|    P_reg[9]/CK        DFF_X1        Rise  0.1540 0.0100 0.0920          0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1540 0.1540 | 
| library hold check                       |  0.0200 0.1740 | 
| data required time                       |  0.1740        | 
|                                          |                | 
| data arrival time                        |  0.2510        | 
| data required time                       | -0.1740        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0770        | 
-------------------------------------------------------------


 Timing Path to P_reg[10]/D 
  
 Path Start Point : Q_reg[10] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : P_reg[10] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------|
|    clk                              Rise  0.0000 0.0000 0.1000 3.05988  9.14148  12.2014           3       100      c    K        | 
|    CTS_L1_c142/A      CLKBUF_X2     Rise  0.0000 0.0000 0.1000          1.40591                                     F             | 
|    CTS_L1_c142/Z      CLKBUF_X2     Rise  0.0530 0.0530 0.0150 0.150815 7.2041   7.35492           1       100      F    K        | 
|    clk_gate_A_reg/CK  CLKGATETST_X8 Rise  0.0530 0.0000 0.0150          7.95918                                     FA            | 
|    clk_gate_A_reg/GCK CLKGATETST_X8 Rise  0.0800 0.0270 0.0060 3.29303  2.49758  5.7906            2       100      FA   K        | 
|    CTS_L3_c12/A       CLKBUF_X3     Rise  0.0800 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L3_c12/Z       CLKBUF_X3     Rise  0.1480 0.0680 0.0440 24.1348  28.2625  52.3973           33      100      F    K        | 
| Data Path:                                                                                                                        | 
|    Q_reg[10]/CK       DFF_X1        Rise  0.1500 0.0020 0.0440          0.949653                                    F             | 
|    Q_reg[10]/Q        DFF_X1        Rise  0.2510 0.1010 0.0100 0.663573 1.96938  2.63295           2       100      F             | 
|    P_reg[10]/D        DFF_X1        Rise  0.2510 0.0000 0.0100          1.14029                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to P_reg[10]/CK 


-------------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------|
|    clk                              Rise  0.0000 0.0000 0.1000 3.05988  10.1449  13.2048           3       100      c    K        | 
|    clk_gate_P_reg/CK  CLKGATETST_X8 Rise  0.0000 0.0000 0.1000          7.95918                                     FA            | 
|    clk_gate_P_reg/GCK CLKGATETST_X8 Rise  0.0360 0.0360 0.0080 3.44806  1.42116  4.86922           1       100      FA   K        | 
|    CTS_L2_c73/A       CLKBUF_X3     Rise  0.0360 0.0000 0.0080          1.42116                                     F             | 
|    CTS_L2_c73/Z       CLKBUF_X3     Rise  0.1440 0.1080 0.0930 48.3186  59.8282  108.147           63      100      F    K        | 
|    P_reg[10]/CK       DFF_X1        Rise  0.1540 0.0100 0.0920          0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1540 0.1540 | 
| library hold check                       |  0.0200 0.1740 | 
| data required time                       |  0.1740        | 
|                                          |                | 
| data arrival time                        |  0.2510        | 
| data required time                       | -0.1740        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0770        | 
-------------------------------------------------------------


 Timing Path to Q_reg[9]/D 
  
 Path Start Point : q[9] 
 Path End Point   : Q_reg[9] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------
| Pin           Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------|
|    q[9]               Rise  0.2000 0.0000 0.1000 0.530063 0.899702 1.42976           1       100      c             | 
|    i_0_0_72/B MUX2_X1 Rise  0.2000 0.0000 0.1000          0.944775                                                  | 
|    i_0_0_72/Z MUX2_X1 Rise  0.2520 0.0520 0.0080 0.379538 1.06234  1.44188           1       100                    | 
|    Q_reg[9]/D DFF_X1  Rise  0.2520 0.0000 0.0080          1.14029                                     F             | 
-----------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Q_reg[9]/CK 


-------------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------|
|    clk                              Rise  0.0000 0.0000 0.1000 3.05988  10.1449  13.2048           3       100      c    K        | 
|    CTS_L1_c142/A      CLKBUF_X2     Rise  0.0000 0.0000 0.1000          1.40591                                     F             | 
|    CTS_L1_c142/Z      CLKBUF_X2     Rise  0.0550 0.0550 0.0160 0.150814 7.95918  8.10999           1       100      F    K        | 
|    clk_gate_A_reg/CK  CLKGATETST_X8 Rise  0.0550 0.0000 0.0160          7.95918                                     FA            | 
|    clk_gate_A_reg/GCK CLKGATETST_X8 Rise  0.0820 0.0270 0.0060 3.29303  2.84232  6.13535           2       100      FA   K        | 
|    CTS_L3_c12/A       CLKBUF_X3     Rise  0.0820 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L3_c12/Z       CLKBUF_X3     Rise  0.1530 0.0710 0.0460 24.1348  31.3386  55.4733           33      100      F    K        | 
|    Q_reg[9]/CK        DFF_X1        Rise  0.1560 0.0030 0.0460          0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1560 0.1560 | 
| library hold check                       |  0.0190 0.1750 | 
| data required time                       |  0.1750        | 
|                                          |                | 
| data arrival time                        |  0.2520        | 
| data required time                       | -0.1750        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0770        | 
-------------------------------------------------------------


 Timing Path to Q_reg[10]/D 
  
 Path Start Point : q[10] 
 Path End Point   : Q_reg[10] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------
| Pin            Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------|
|    q[10]               Rise  0.2000 0.0000 0.1000 0.648937 0.899702 1.54864           1       100      c             | 
|    i_0_0_73/B  MUX2_X1 Rise  0.2000 0.0000 0.1000          0.944775                                                  | 
|    i_0_0_73/Z  MUX2_X1 Rise  0.2520 0.0520 0.0080 0.390425 1.06234  1.45277           1       100                    | 
|    Q_reg[10]/D DFF_X1  Rise  0.2520 0.0000 0.0080          1.14029                                     F             | 
------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Q_reg[10]/CK 


-------------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------|
|    clk                              Rise  0.0000 0.0000 0.1000 3.05988  10.1449  13.2048           3       100      c    K        | 
|    CTS_L1_c142/A      CLKBUF_X2     Rise  0.0000 0.0000 0.1000          1.40591                                     F             | 
|    CTS_L1_c142/Z      CLKBUF_X2     Rise  0.0550 0.0550 0.0160 0.150814 7.95918  8.10999           1       100      F    K        | 
|    clk_gate_A_reg/CK  CLKGATETST_X8 Rise  0.0550 0.0000 0.0160          7.95918                                     FA            | 
|    clk_gate_A_reg/GCK CLKGATETST_X8 Rise  0.0820 0.0270 0.0060 3.29303  2.84232  6.13535           2       100      FA   K        | 
|    CTS_L3_c12/A       CLKBUF_X3     Rise  0.0820 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L3_c12/Z       CLKBUF_X3     Rise  0.1530 0.0710 0.0460 24.1348  31.3386  55.4733           33      100      F    K        | 
|    Q_reg[10]/CK       DFF_X1        Rise  0.1560 0.0030 0.0460          0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1560 0.1560 | 
| library hold check                       |  0.0190 0.1750 | 
| data required time                       |  0.1750        | 
|                                          |                | 
| data arrival time                        |  0.2520        | 
| data required time                       | -0.1750        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0770        | 
-------------------------------------------------------------


 Timing Path to Q_reg[3]/D 
  
 Path Start Point : q[3] 
 Path End Point   : Q_reg[3] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------
| Pin           Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------|
|    q[3]               Rise  0.2000 0.0000 0.1000 0.156432 0.899702 1.05613           1       100      c             | 
|    i_0_0_66/B MUX2_X1 Rise  0.2000 0.0000 0.1000          0.944775                                                  | 
|    i_0_0_66/Z MUX2_X1 Rise  0.2510 0.0510 0.0080 0.270085 1.06234  1.33243           1       100                    | 
|    Q_reg[3]/D DFF_X1  Rise  0.2510 0.0000 0.0080          1.14029                                     F             | 
-----------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Q_reg[3]/CK 


-------------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------|
|    clk                              Rise  0.0000 0.0000 0.1000 3.05988  10.1449  13.2048           3       100      c    K        | 
|    CTS_L1_c142/A      CLKBUF_X2     Rise  0.0000 0.0000 0.1000          1.40591                                     F             | 
|    CTS_L1_c142/Z      CLKBUF_X2     Rise  0.0550 0.0550 0.0160 0.150814 7.95918  8.10999           1       100      F    K        | 
|    clk_gate_A_reg/CK  CLKGATETST_X8 Rise  0.0550 0.0000 0.0160          7.95918                                     FA            | 
|    clk_gate_A_reg/GCK CLKGATETST_X8 Rise  0.0820 0.0270 0.0060 3.29303  2.84232  6.13535           2       100      FA   K        | 
|    CTS_L3_c12/A       CLKBUF_X3     Rise  0.0820 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L3_c12/Z       CLKBUF_X3     Rise  0.1530 0.0710 0.0460 24.1348  31.3386  55.4733           33      100      F    K        | 
|    Q_reg[3]/CK        DFF_X1        Rise  0.1540 0.0010 0.0460          0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1540 0.1540 | 
| library hold check                       |  0.0190 0.1730 | 
| data required time                       |  0.1730        | 
|                                          |                | 
| data arrival time                        |  0.2510        | 
| data required time                       | -0.1730        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0780        | 
-------------------------------------------------------------


 Timing Path to Q_reg[12]/D 
  
 Path Start Point : q[12] 
 Path End Point   : Q_reg[12] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------
| Pin            Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------|
|    q[12]               Rise  0.2000 0.0000 0.1000 0.978198 0.899702 1.8779            1       100      c             | 
|    i_0_0_75/B  MUX2_X1 Rise  0.2000 0.0000 0.1000          0.944775                                                  | 
|    i_0_0_75/Z  MUX2_X1 Rise  0.2510 0.0510 0.0080 0.207284 1.06234  1.26963           1       100                    | 
|    Q_reg[12]/D DFF_X1  Rise  0.2510 0.0000 0.0080          1.14029                                     F             | 
------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Q_reg[12]/CK 


-------------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------|
|    clk                              Rise  0.0000 0.0000 0.1000 3.05988  10.1449  13.2048           3       100      c    K        | 
|    CTS_L1_c142/A      CLKBUF_X2     Rise  0.0000 0.0000 0.1000          1.40591                                     F             | 
|    CTS_L1_c142/Z      CLKBUF_X2     Rise  0.0550 0.0550 0.0160 0.150814 7.95918  8.10999           1       100      F    K        | 
|    clk_gate_A_reg/CK  CLKGATETST_X8 Rise  0.0550 0.0000 0.0160          7.95918                                     FA            | 
|    clk_gate_A_reg/GCK CLKGATETST_X8 Rise  0.0820 0.0270 0.0060 3.29303  2.84232  6.13535           2       100      FA   K        | 
|    CTS_L3_c12/A       CLKBUF_X3     Rise  0.0820 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L3_c12/Z       CLKBUF_X3     Rise  0.1530 0.0710 0.0460 24.1348  31.3386  55.4733           33      100      F    K        | 
|    Q_reg[12]/CK       DFF_X1        Rise  0.1540 0.0010 0.0460          0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1540 0.1540 | 
| library hold check                       |  0.0190 0.1730 | 
| data required time                       |  0.1730        | 
|                                          |                | 
| data arrival time                        |  0.2510        | 
| data required time                       | -0.1730        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0780        | 
-------------------------------------------------------------


 Timing Path to P_reg[7]/D 
  
 Path Start Point : Q_reg[7] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : P_reg[7] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------|
|    clk                              Rise  0.0000 0.0000 0.1000 3.05988  9.14148  12.2014           3       100      c    K        | 
|    CTS_L1_c142/A      CLKBUF_X2     Rise  0.0000 0.0000 0.1000          1.40591                                     F             | 
|    CTS_L1_c142/Z      CLKBUF_X2     Rise  0.0530 0.0530 0.0150 0.150815 7.2041   7.35492           1       100      F    K        | 
|    clk_gate_A_reg/CK  CLKGATETST_X8 Rise  0.0530 0.0000 0.0150          7.95918                                     FA            | 
|    clk_gate_A_reg/GCK CLKGATETST_X8 Rise  0.0800 0.0270 0.0060 3.29303  2.49758  5.7906            2       100      FA   K        | 
|    CTS_L3_c12/A       CLKBUF_X3     Rise  0.0800 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L3_c12/Z       CLKBUF_X3     Rise  0.1480 0.0680 0.0440 24.1348  28.2625  52.3973           33      100      F    K        | 
| Data Path:                                                                                                                        | 
|    Q_reg[7]/CK        DFF_X1        Rise  0.1510 0.0030 0.0440          0.949653                                    F             | 
|    Q_reg[7]/Q         DFF_X1        Rise  0.2520 0.1010 0.0100 0.558861 1.96938  2.52824           2       100      F             | 
|    P_reg[7]/D         DFF_X1        Rise  0.2520 0.0000 0.0100          1.14029                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to P_reg[7]/CK 


-------------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------|
|    clk                              Rise  0.0000 0.0000 0.1000 3.05988  10.1449  13.2048           3       100      c    K        | 
|    clk_gate_P_reg/CK  CLKGATETST_X8 Rise  0.0000 0.0000 0.1000          7.95918                                     FA            | 
|    clk_gate_P_reg/GCK CLKGATETST_X8 Rise  0.0360 0.0360 0.0080 3.44806  1.42116  4.86922           1       100      FA   K        | 
|    CTS_L2_c73/A       CLKBUF_X3     Rise  0.0360 0.0000 0.0080          1.42116                                     F             | 
|    CTS_L2_c73/Z       CLKBUF_X3     Rise  0.1440 0.1080 0.0930 48.3186  59.8282  108.147           63      100      F    K        | 
|    P_reg[7]/CK        DFF_X1        Rise  0.1540 0.0100 0.0920          0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1540 0.1540 | 
| library hold check                       |  0.0200 0.1740 | 
| data required time                       |  0.1740        | 
|                                          |                | 
| data arrival time                        |  0.2520        | 
| data required time                       | -0.1740        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0780        | 
-------------------------------------------------------------


 Timing Path to P_reg[18]/D 
  
 Path Start Point : Q_reg[18] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : P_reg[18] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------|
|    clk                              Rise  0.0000 0.0000 0.1000 3.05988  9.14148  12.2014           3       100      c    K        | 
|    CTS_L1_c142/A      CLKBUF_X2     Rise  0.0000 0.0000 0.1000          1.40591                                     F             | 
|    CTS_L1_c142/Z      CLKBUF_X2     Rise  0.0530 0.0530 0.0150 0.150815 7.2041   7.35492           1       100      F    K        | 
|    clk_gate_A_reg/CK  CLKGATETST_X8 Rise  0.0530 0.0000 0.0150          7.95918                                     FA            | 
|    clk_gate_A_reg/GCK CLKGATETST_X8 Rise  0.0800 0.0270 0.0060 3.29303  2.49758  5.7906            2       100      FA   K        | 
|    CTS_L3_c11/A       CLKBUF_X3     Rise  0.0800 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L3_c11/Z       CLKBUF_X3     Rise  0.1520 0.0720 0.0480 25.881   31.6883  57.5693           37      100      F    K        | 
| Data Path:                                                                                                                        | 
|    Q_reg[18]/CK       DFF_X1        Rise  0.1520 0.0000 0.0480          0.949653                                    F             | 
|    Q_reg[18]/Q        DFF_X1        Rise  0.2530 0.1010 0.0100 0.455589 1.96938  2.42497           2       100      F             | 
|    P_reg[18]/D        DFF_X1        Rise  0.2530 0.0000 0.0100          1.14029                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to P_reg[18]/CK 


-------------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------|
|    clk                              Rise  0.0000 0.0000 0.1000 3.05988  10.1449  13.2048           3       100      c    K        | 
|    clk_gate_P_reg/CK  CLKGATETST_X8 Rise  0.0000 0.0000 0.1000          7.95918                                     FA            | 
|    clk_gate_P_reg/GCK CLKGATETST_X8 Rise  0.0360 0.0360 0.0080 3.44806  1.42116  4.86922           1       100      FA   K        | 
|    CTS_L2_c73/A       CLKBUF_X3     Rise  0.0360 0.0000 0.0080          1.42116                                     F             | 
|    CTS_L2_c73/Z       CLKBUF_X3     Rise  0.1440 0.1080 0.0930 48.3186  59.8282  108.147           63      100      F    K        | 
|    P_reg[18]/CK       DFF_X1        Rise  0.1550 0.0110 0.0920          0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1550 0.1550 | 
| library hold check                       |  0.0200 0.1750 | 
| data required time                       |  0.1750        | 
|                                          |                | 
| data arrival time                        |  0.2530        | 
| data required time                       | -0.1750        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0780        | 
-------------------------------------------------------------


 Timing Path to P_reg[19]/D 
  
 Path Start Point : Q_reg[19] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : P_reg[19] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------|
|    clk                              Rise  0.0000 0.0000 0.1000 3.05988  9.14148  12.2014           3       100      c    K        | 
|    CTS_L1_c142/A      CLKBUF_X2     Rise  0.0000 0.0000 0.1000          1.40591                                     F             | 
|    CTS_L1_c142/Z      CLKBUF_X2     Rise  0.0530 0.0530 0.0150 0.150815 7.2041   7.35492           1       100      F    K        | 
|    clk_gate_A_reg/CK  CLKGATETST_X8 Rise  0.0530 0.0000 0.0150          7.95918                                     FA            | 
|    clk_gate_A_reg/GCK CLKGATETST_X8 Rise  0.0800 0.0270 0.0060 3.29303  2.49758  5.7906            2       100      FA   K        | 
|    CTS_L3_c11/A       CLKBUF_X3     Rise  0.0800 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L3_c11/Z       CLKBUF_X3     Rise  0.1520 0.0720 0.0480 25.881   31.6883  57.5693           37      100      F    K        | 
| Data Path:                                                                                                                        | 
|    Q_reg[19]/CK       DFF_X1        Rise  0.1520 0.0000 0.0480          0.949653                                    F             | 
|    Q_reg[19]/Q        DFF_X1        Rise  0.2530 0.1010 0.0100 0.39341  1.96938  2.36279           2       100      F             | 
|    P_reg[19]/D        DFF_X1        Rise  0.2530 0.0000 0.0100          1.14029                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to P_reg[19]/CK 


-------------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------|
|    clk                              Rise  0.0000 0.0000 0.1000 3.05988  10.1449  13.2048           3       100      c    K        | 
|    clk_gate_P_reg/CK  CLKGATETST_X8 Rise  0.0000 0.0000 0.1000          7.95918                                     FA            | 
|    clk_gate_P_reg/GCK CLKGATETST_X8 Rise  0.0360 0.0360 0.0080 3.44806  1.42116  4.86922           1       100      FA   K        | 
|    CTS_L2_c73/A       CLKBUF_X3     Rise  0.0360 0.0000 0.0080          1.42116                                     F             | 
|    CTS_L2_c73/Z       CLKBUF_X3     Rise  0.1440 0.1080 0.0930 48.3186  59.8282  108.147           63      100      F    K        | 
|    P_reg[19]/CK       DFF_X1        Rise  0.1550 0.0110 0.0920          0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1550 0.1550 | 
| library hold check                       |  0.0200 0.1750 | 
| data required time                       |  0.1750        | 
|                                          |                | 
| data arrival time                        |  0.2530        | 
| data required time                       | -0.1750        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0780        | 
-------------------------------------------------------------


 Timing Path to M_reg[16]/D 
  
 Path Start Point : m[16] 
 Path End Point   : M_reg[16] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------
| Pin                  Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------|
|    m[16]                       Rise  0.2000 0.0000 0.1000 0.386475 0.699202 1.08568           1       100      c             | 
|    CLOCK_slh__c161/A CLKBUF_X1 Rise  0.2000 0.0000 0.1000          0.77983                                                   | 
|    CLOCK_slh__c161/Z CLKBUF_X1 Rise  0.2490 0.0490 0.0110 0.210327 1.06234  1.27267           1       100                    | 
|    M_reg[16]/D       DFF_X1    Rise  0.2490 0.0000 0.0110          1.14029                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to M_reg[16]/CK 


-------------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------|
|    clk                              Rise  0.0000 0.0000 0.1000 3.05988  10.1449  13.2048           3       100      c    K        | 
|    CTS_L1_c148/A      CLKBUF_X1     Rise  0.0000 0.0000 0.1000          0.77983                                     F             | 
|    CTS_L1_c148/Z      CLKBUF_X1     Rise  0.0530 0.0530 0.0130 1.43185  0.77983  2.21168           1       100      F    K        | 
|    CTS_L2_c129/A      CLKBUF_X1     Rise  0.0530 0.0000 0.0130          0.77983                                     F             | 
|    CTS_L2_c129/Z      CLKBUF_X1     Rise  0.1050 0.0520 0.0260 2.04032  7.95918  9.9995            1       100      F    K        | 
|    clk_gate_M_reg/CK  CLKGATETST_X8 Rise  0.1050 0.0000 0.0260          7.95918                                     FA            | 
|    clk_gate_M_reg/GCK CLKGATETST_X8 Rise  0.1490 0.0440 0.0210 25.8752  30.3889  56.2641           32      100      FA   K        | 
|    M_reg[16]/CK       DFF_X1        Rise  0.1570 0.0080 0.0220          0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1570 0.1570 | 
| library hold check                       |  0.0130 0.1700 | 
| data required time                       |  0.1700        | 
|                                          |                | 
| data arrival time                        |  0.2490        | 
| data required time                       | -0.1700        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0790        | 
-------------------------------------------------------------


 Timing Path to Q_reg[4]/D 
  
 Path Start Point : q[4] 
 Path End Point   : Q_reg[4] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------
| Pin           Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------|
|    q[4]               Rise  0.2000 0.0000 0.1000 0.136199 0.899702 1.0359            1       100      c             | 
|    i_0_0_67/B MUX2_X1 Rise  0.2000 0.0000 0.1000          0.944775                                                  | 
|    i_0_0_67/Z MUX2_X1 Rise  0.2520 0.0520 0.0090 0.397973 1.06234  1.46032           1       100                    | 
|    Q_reg[4]/D DFF_X1  Rise  0.2520 0.0000 0.0090          1.14029                                     F             | 
-----------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Q_reg[4]/CK 


-------------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------|
|    clk                              Rise  0.0000 0.0000 0.1000 3.05988  10.1449  13.2048           3       100      c    K        | 
|    CTS_L1_c142/A      CLKBUF_X2     Rise  0.0000 0.0000 0.1000          1.40591                                     F             | 
|    CTS_L1_c142/Z      CLKBUF_X2     Rise  0.0550 0.0550 0.0160 0.150814 7.95918  8.10999           1       100      F    K        | 
|    clk_gate_A_reg/CK  CLKGATETST_X8 Rise  0.0550 0.0000 0.0160          7.95918                                     FA            | 
|    clk_gate_A_reg/GCK CLKGATETST_X8 Rise  0.0820 0.0270 0.0060 3.29303  2.84232  6.13535           2       100      FA   K        | 
|    CTS_L3_c12/A       CLKBUF_X3     Rise  0.0820 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L3_c12/Z       CLKBUF_X3     Rise  0.1530 0.0710 0.0460 24.1348  31.3386  55.4733           33      100      F    K        | 
|    Q_reg[4]/CK        DFF_X1        Rise  0.1540 0.0010 0.0460          0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1540 0.1540 | 
| library hold check                       |  0.0190 0.1730 | 
| data required time                       |  0.1730        | 
|                                          |                | 
| data arrival time                        |  0.2520        | 
| data required time                       | -0.1730        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0790        | 
-------------------------------------------------------------


 Timing Path to Q_reg[5]/D 
  
 Path Start Point : q[5] 
 Path End Point   : Q_reg[5] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------
| Pin           Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------|
|    q[5]               Rise  0.2000 0.0000 0.1000 0.13719  0.899702 1.03689           1       100      c             | 
|    i_0_0_68/B MUX2_X1 Rise  0.2000 0.0000 0.1000          0.944775                                                  | 
|    i_0_0_68/Z MUX2_X1 Rise  0.2520 0.0520 0.0090 0.44614  1.06234  1.50848           1       100                    | 
|    Q_reg[5]/D DFF_X1  Rise  0.2520 0.0000 0.0090          1.14029                                     F             | 
-----------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Q_reg[5]/CK 


-------------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------|
|    clk                              Rise  0.0000 0.0000 0.1000 3.05988  10.1449  13.2048           3       100      c    K        | 
|    CTS_L1_c142/A      CLKBUF_X2     Rise  0.0000 0.0000 0.1000          1.40591                                     F             | 
|    CTS_L1_c142/Z      CLKBUF_X2     Rise  0.0550 0.0550 0.0160 0.150814 7.95918  8.10999           1       100      F    K        | 
|    clk_gate_A_reg/CK  CLKGATETST_X8 Rise  0.0550 0.0000 0.0160          7.95918                                     FA            | 
|    clk_gate_A_reg/GCK CLKGATETST_X8 Rise  0.0820 0.0270 0.0060 3.29303  2.84232  6.13535           2       100      FA   K        | 
|    CTS_L3_c12/A       CLKBUF_X3     Rise  0.0820 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L3_c12/Z       CLKBUF_X3     Rise  0.1530 0.0710 0.0460 24.1348  31.3386  55.4733           33      100      F    K        | 
|    Q_reg[5]/CK        DFF_X1        Rise  0.1540 0.0010 0.0460          0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1540 0.1540 | 
| library hold check                       |  0.0190 0.1730 | 
| data required time                       |  0.1730        | 
|                                          |                | 
| data arrival time                        |  0.2520        | 
| data required time                       | -0.1730        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0790        | 
-------------------------------------------------------------


 Timing Path to Q_reg[6]/D 
  
 Path Start Point : q[6] 
 Path End Point   : Q_reg[6] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------
| Pin           Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------|
|    q[6]               Rise  0.2000 0.0000 0.1000 0.270749 0.899702 1.17045           1       100      c             | 
|    i_0_0_69/B MUX2_X1 Rise  0.2000 0.0000 0.1000          0.944775                                                  | 
|    i_0_0_69/Z MUX2_X1 Rise  0.2520 0.0520 0.0080 0.371291 1.06234  1.43363           1       100                    | 
|    Q_reg[6]/D DFF_X1  Rise  0.2520 0.0000 0.0080          1.14029                                     F             | 
-----------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Q_reg[6]/CK 


-------------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------|
|    clk                              Rise  0.0000 0.0000 0.1000 3.05988  10.1449  13.2048           3       100      c    K        | 
|    CTS_L1_c142/A      CLKBUF_X2     Rise  0.0000 0.0000 0.1000          1.40591                                     F             | 
|    CTS_L1_c142/Z      CLKBUF_X2     Rise  0.0550 0.0550 0.0160 0.150814 7.95918  8.10999           1       100      F    K        | 
|    clk_gate_A_reg/CK  CLKGATETST_X8 Rise  0.0550 0.0000 0.0160          7.95918                                     FA            | 
|    clk_gate_A_reg/GCK CLKGATETST_X8 Rise  0.0820 0.0270 0.0060 3.29303  2.84232  6.13535           2       100      FA   K        | 
|    CTS_L3_c12/A       CLKBUF_X3     Rise  0.0820 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L3_c12/Z       CLKBUF_X3     Rise  0.1530 0.0710 0.0460 24.1348  31.3386  55.4733           33      100      F    K        | 
|    Q_reg[6]/CK        DFF_X1        Rise  0.1540 0.0010 0.0460          0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1540 0.1540 | 
| library hold check                       |  0.0190 0.1730 | 
| data required time                       |  0.1730        | 
|                                          |                | 
| data arrival time                        |  0.2520        | 
| data required time                       | -0.1730        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0790        | 
-------------------------------------------------------------


 Timing Path to Q_reg[11]/D 
  
 Path Start Point : q[11] 
 Path End Point   : Q_reg[11] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------
| Pin            Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------|
|    q[11]               Rise  0.2000 0.0000 0.1000 0.861879 0.899702 1.76158           1       100      c             | 
|    i_0_0_74/B  MUX2_X1 Rise  0.2000 0.0000 0.1000          0.944775                                                  | 
|    i_0_0_74/Z  MUX2_X1 Rise  0.2520 0.0520 0.0080 0.332037 1.06234  1.39438           1       100                    | 
|    Q_reg[11]/D DFF_X1  Rise  0.2520 0.0000 0.0080          1.14029                                     F             | 
------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Q_reg[11]/CK 


-------------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------|
|    clk                              Rise  0.0000 0.0000 0.1000 3.05988  10.1449  13.2048           3       100      c    K        | 
|    CTS_L1_c142/A      CLKBUF_X2     Rise  0.0000 0.0000 0.1000          1.40591                                     F             | 
|    CTS_L1_c142/Z      CLKBUF_X2     Rise  0.0550 0.0550 0.0160 0.150814 7.95918  8.10999           1       100      F    K        | 
|    clk_gate_A_reg/CK  CLKGATETST_X8 Rise  0.0550 0.0000 0.0160          7.95918                                     FA            | 
|    clk_gate_A_reg/GCK CLKGATETST_X8 Rise  0.0820 0.0270 0.0060 3.29303  2.84232  6.13535           2       100      FA   K        | 
|    CTS_L3_c12/A       CLKBUF_X3     Rise  0.0820 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L3_c12/Z       CLKBUF_X3     Rise  0.1530 0.0710 0.0460 24.1348  31.3386  55.4733           33      100      F    K        | 
|    Q_reg[11]/CK       DFF_X1        Rise  0.1540 0.0010 0.0460          0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1540 0.1540 | 
| library hold check                       |  0.0190 0.1730 | 
| data required time                       |  0.1730        | 
|                                          |                | 
| data arrival time                        |  0.2520        | 
| data required time                       | -0.1730        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0790        | 
-------------------------------------------------------------


 Timing Path to Q_reg[13]/D 
  
 Path Start Point : q[13] 
 Path End Point   : Q_reg[13] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------
| Pin            Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------|
|    q[13]               Rise  0.2000 0.0000 0.1000 0.568245 0.899702 1.46795           1       100      c             | 
|    i_0_0_76/B  MUX2_X1 Rise  0.2000 0.0000 0.1000          0.944775                                                  | 
|    i_0_0_76/Z  MUX2_X1 Rise  0.2520 0.0520 0.0080 0.304482 1.06234  1.36682           1       100                    | 
|    Q_reg[13]/D DFF_X1  Rise  0.2520 0.0000 0.0080          1.14029                                     F             | 
------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Q_reg[13]/CK 


-------------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------|
|    clk                              Rise  0.0000 0.0000 0.1000 3.05988  10.1449  13.2048           3       100      c    K        | 
|    CTS_L1_c142/A      CLKBUF_X2     Rise  0.0000 0.0000 0.1000          1.40591                                     F             | 
|    CTS_L1_c142/Z      CLKBUF_X2     Rise  0.0550 0.0550 0.0160 0.150814 7.95918  8.10999           1       100      F    K        | 
|    clk_gate_A_reg/CK  CLKGATETST_X8 Rise  0.0550 0.0000 0.0160          7.95918                                     FA            | 
|    clk_gate_A_reg/GCK CLKGATETST_X8 Rise  0.0820 0.0270 0.0060 3.29303  2.84232  6.13535           2       100      FA   K        | 
|    CTS_L3_c12/A       CLKBUF_X3     Rise  0.0820 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L3_c12/Z       CLKBUF_X3     Rise  0.1530 0.0710 0.0460 24.1348  31.3386  55.4733           33      100      F    K        | 
|    Q_reg[13]/CK       DFF_X1        Rise  0.1540 0.0010 0.0460          0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1540 0.1540 | 
| library hold check                       |  0.0190 0.1730 | 
| data required time                       |  0.1730        | 
|                                          |                | 
| data arrival time                        |  0.2520        | 
| data required time                       | -0.1730        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0790        | 
-------------------------------------------------------------


 Timing Path to P_reg[20]/D 
  
 Path Start Point : Q_reg[20] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : P_reg[20] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------|
|    clk                              Rise  0.0000 0.0000 0.1000 3.05988  9.14148  12.2014           3       100      c    K        | 
|    CTS_L1_c142/A      CLKBUF_X2     Rise  0.0000 0.0000 0.1000          1.40591                                     F             | 
|    CTS_L1_c142/Z      CLKBUF_X2     Rise  0.0530 0.0530 0.0150 0.150815 7.2041   7.35492           1       100      F    K        | 
|    clk_gate_A_reg/CK  CLKGATETST_X8 Rise  0.0530 0.0000 0.0150          7.95918                                     FA            | 
|    clk_gate_A_reg/GCK CLKGATETST_X8 Rise  0.0800 0.0270 0.0060 3.29303  2.49758  5.7906            2       100      FA   K        | 
|    CTS_L3_c11/A       CLKBUF_X3     Rise  0.0800 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L3_c11/Z       CLKBUF_X3     Rise  0.1520 0.0720 0.0480 25.881   31.6883  57.5693           37      100      F    K        | 
| Data Path:                                                                                                                        | 
|    Q_reg[20]/CK       DFF_X1        Rise  0.1530 0.0010 0.0480          0.949653                                    F             | 
|    Q_reg[20]/Q        DFF_X1        Rise  0.2540 0.1010 0.0100 0.552358 1.96938  2.52174           2       100      F             | 
|    P_reg[20]/D        DFF_X1        Rise  0.2540 0.0000 0.0100          1.14029                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to P_reg[20]/CK 


-------------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------|
|    clk                              Rise  0.0000 0.0000 0.1000 3.05988  10.1449  13.2048           3       100      c    K        | 
|    clk_gate_P_reg/CK  CLKGATETST_X8 Rise  0.0000 0.0000 0.1000          7.95918                                     FA            | 
|    clk_gate_P_reg/GCK CLKGATETST_X8 Rise  0.0360 0.0360 0.0080 3.44806  1.42116  4.86922           1       100      FA   K        | 
|    CTS_L2_c73/A       CLKBUF_X3     Rise  0.0360 0.0000 0.0080          1.42116                                     F             | 
|    CTS_L2_c73/Z       CLKBUF_X3     Rise  0.1440 0.1080 0.0930 48.3186  59.8282  108.147           63      100      F    K        | 
|    P_reg[20]/CK       DFF_X1        Rise  0.1550 0.0110 0.0920          0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1550 0.1550 | 
| library hold check                       |  0.0200 0.1750 | 
| data required time                       |  0.1750        | 
|                                          |                | 
| data arrival time                        |  0.2540        | 
| data required time                       | -0.1750        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0790        | 
-------------------------------------------------------------


 Timing Path to P_reg[26]/D 
  
 Path Start Point : Q_reg[26] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : P_reg[26] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------|
|    clk                              Rise  0.0000 0.0000 0.1000 3.05988  9.14148  12.2014           3       100      c    K        | 
|    CTS_L1_c142/A      CLKBUF_X2     Rise  0.0000 0.0000 0.1000          1.40591                                     F             | 
|    CTS_L1_c142/Z      CLKBUF_X2     Rise  0.0530 0.0530 0.0150 0.150815 7.2041   7.35492           1       100      F    K        | 
|    clk_gate_A_reg/CK  CLKGATETST_X8 Rise  0.0530 0.0000 0.0150          7.95918                                     FA            | 
|    clk_gate_A_reg/GCK CLKGATETST_X8 Rise  0.0800 0.0270 0.0060 3.29303  2.49758  5.7906            2       100      FA   K        | 
|    CTS_L3_c11/A       CLKBUF_X3     Rise  0.0800 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L3_c11/Z       CLKBUF_X3     Rise  0.1520 0.0720 0.0480 25.881   31.6883  57.5693           37      100      F    K        | 
| Data Path:                                                                                                                        | 
|    Q_reg[26]/CK       DFF_X1        Rise  0.1530 0.0010 0.0480          0.949653                                    F             | 
|    Q_reg[26]/Q        DFF_X1        Rise  0.2540 0.1010 0.0100 0.440674 1.96938  2.41005           2       100      F             | 
|    P_reg[26]/D        DFF_X1        Rise  0.2540 0.0000 0.0100          1.14029                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to P_reg[26]/CK 


-------------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------|
|    clk                              Rise  0.0000 0.0000 0.1000 3.05988  10.1449  13.2048           3       100      c    K        | 
|    clk_gate_P_reg/CK  CLKGATETST_X8 Rise  0.0000 0.0000 0.1000          7.95918                                     FA            | 
|    clk_gate_P_reg/GCK CLKGATETST_X8 Rise  0.0360 0.0360 0.0080 3.44806  1.42116  4.86922           1       100      FA   K        | 
|    CTS_L2_c73/A       CLKBUF_X3     Rise  0.0360 0.0000 0.0080          1.42116                                     F             | 
|    CTS_L2_c73/Z       CLKBUF_X3     Rise  0.1440 0.1080 0.0930 48.3186  59.8282  108.147           63      100      F    K        | 
|    P_reg[26]/CK       DFF_X1        Rise  0.1550 0.0110 0.0920          0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1550 0.1550 | 
| library hold check                       |  0.0200 0.1750 | 
| data required time                       |  0.1750        | 
|                                          |                | 
| data arrival time                        |  0.2540        | 
| data required time                       | -0.1750        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0790        | 
-------------------------------------------------------------


 Timing Path to P_reg[29]/D 
  
 Path Start Point : Q_reg[29] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : P_reg[29] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------|
|    clk                              Rise  0.0000 0.0000 0.1000 3.05988  9.14148  12.2014           3       100      c    K        | 
|    CTS_L1_c142/A      CLKBUF_X2     Rise  0.0000 0.0000 0.1000          1.40591                                     F             | 
|    CTS_L1_c142/Z      CLKBUF_X2     Rise  0.0530 0.0530 0.0150 0.150815 7.2041   7.35492           1       100      F    K        | 
|    clk_gate_A_reg/CK  CLKGATETST_X8 Rise  0.0530 0.0000 0.0150          7.95918                                     FA            | 
|    clk_gate_A_reg/GCK CLKGATETST_X8 Rise  0.0800 0.0270 0.0060 3.29303  2.49758  5.7906            2       100      FA   K        | 
|    CTS_L3_c11/A       CLKBUF_X3     Rise  0.0800 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L3_c11/Z       CLKBUF_X3     Rise  0.1520 0.0720 0.0480 25.881   31.6883  57.5693           37      100      F    K        | 
| Data Path:                                                                                                                        | 
|    Q_reg[29]/CK       DFF_X1        Rise  0.1530 0.0010 0.0480          0.949653                                    F             | 
|    Q_reg[29]/Q        DFF_X1        Rise  0.2540 0.1010 0.0100 0.555799 1.96938  2.52518           2       100      F             | 
|    P_reg[29]/D        DFF_X1        Rise  0.2540 0.0000 0.0100          1.14029                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to P_reg[29]/CK 


-------------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------|
|    clk                              Rise  0.0000 0.0000 0.1000 3.05988  10.1449  13.2048           3       100      c    K        | 
|    clk_gate_P_reg/CK  CLKGATETST_X8 Rise  0.0000 0.0000 0.1000          7.95918                                     FA            | 
|    clk_gate_P_reg/GCK CLKGATETST_X8 Rise  0.0360 0.0360 0.0080 3.44806  1.42116  4.86922           1       100      FA   K        | 
|    CTS_L2_c73/A       CLKBUF_X3     Rise  0.0360 0.0000 0.0080          1.42116                                     F             | 
|    CTS_L2_c73/Z       CLKBUF_X3     Rise  0.1440 0.1080 0.0930 48.3186  59.8282  108.147           63      100      F    K        | 
|    P_reg[29]/CK       DFF_X1        Rise  0.1550 0.0110 0.0920          0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1550 0.1550 | 
| library hold check                       |  0.0200 0.1750 | 
| data required time                       |  0.1750        | 
|                                          |                | 
| data arrival time                        |  0.2540        | 
| data required time                       | -0.1750        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0790        | 
-------------------------------------------------------------


 Timing Path to M_reg[12]/D 
  
 Path Start Point : m[12] 
 Path End Point   : M_reg[12] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------
| Pin                  Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------|
|    m[12]                       Rise  0.2000 0.0000 0.1000 0.55572  0.699202 1.25492           1       100      c             | 
|    CLOCK_slh__c159/A CLKBUF_X1 Rise  0.2000 0.0000 0.1000          0.77983                                                   | 
|    CLOCK_slh__c159/Z CLKBUF_X1 Rise  0.2500 0.0500 0.0110 0.410551 1.06234  1.47289           1       100                    | 
|    M_reg[12]/D       DFF_X1    Rise  0.2500 0.0000 0.0110          1.14029                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to M_reg[12]/CK 


-------------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------|
|    clk                              Rise  0.0000 0.0000 0.1000 3.05988  10.1449  13.2048           3       100      c    K        | 
|    CTS_L1_c148/A      CLKBUF_X1     Rise  0.0000 0.0000 0.1000          0.77983                                     F             | 
|    CTS_L1_c148/Z      CLKBUF_X1     Rise  0.0530 0.0530 0.0130 1.43185  0.77983  2.21168           1       100      F    K        | 
|    CTS_L2_c129/A      CLKBUF_X1     Rise  0.0530 0.0000 0.0130          0.77983                                     F             | 
|    CTS_L2_c129/Z      CLKBUF_X1     Rise  0.1050 0.0520 0.0260 2.04032  7.95918  9.9995            1       100      F    K        | 
|    clk_gate_M_reg/CK  CLKGATETST_X8 Rise  0.1050 0.0000 0.0260          7.95918                                     FA            | 
|    clk_gate_M_reg/GCK CLKGATETST_X8 Rise  0.1490 0.0440 0.0210 25.8752  30.3889  56.2641           32      100      FA   K        | 
|    M_reg[12]/CK       DFF_X1        Rise  0.1570 0.0080 0.0220          0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1570 0.1570 | 
| library hold check                       |  0.0130 0.1700 | 
| data required time                       |  0.1700        | 
|                                          |                | 
| data arrival time                        |  0.2500        | 
| data required time                       | -0.1700        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0800        | 
-------------------------------------------------------------


 Timing Path to M_reg[18]/D 
  
 Path Start Point : m[18] 
 Path End Point   : M_reg[18] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------
| Pin                  Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------|
|    m[18]                       Rise  0.2000 0.0000 0.1000 0.400513 0.699202 1.09972           1       100      c             | 
|    CLOCK_slh__c153/A CLKBUF_X1 Rise  0.2000 0.0000 0.1000          0.77983                                                   | 
|    CLOCK_slh__c153/Z CLKBUF_X1 Rise  0.2500 0.0500 0.0110 0.44402  1.06234  1.50636           1       100                    | 
|    M_reg[18]/D       DFF_X1    Rise  0.2500 0.0000 0.0110          1.14029                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to M_reg[18]/CK 


-------------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------|
|    clk                              Rise  0.0000 0.0000 0.1000 3.05988  10.1449  13.2048           3       100      c    K        | 
|    CTS_L1_c148/A      CLKBUF_X1     Rise  0.0000 0.0000 0.1000          0.77983                                     F             | 
|    CTS_L1_c148/Z      CLKBUF_X1     Rise  0.0530 0.0530 0.0130 1.43185  0.77983  2.21168           1       100      F    K        | 
|    CTS_L2_c129/A      CLKBUF_X1     Rise  0.0530 0.0000 0.0130          0.77983                                     F             | 
|    CTS_L2_c129/Z      CLKBUF_X1     Rise  0.1050 0.0520 0.0260 2.04032  7.95918  9.9995            1       100      F    K        | 
|    clk_gate_M_reg/CK  CLKGATETST_X8 Rise  0.1050 0.0000 0.0260          7.95918                                     FA            | 
|    clk_gate_M_reg/GCK CLKGATETST_X8 Rise  0.1490 0.0440 0.0210 25.8752  30.3889  56.2641           32      100      FA   K        | 
|    M_reg[18]/CK       DFF_X1        Rise  0.1570 0.0080 0.0220          0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1570 0.1570 | 
| library hold check                       |  0.0130 0.1700 | 
| data required time                       |  0.1700        | 
|                                          |                | 
| data arrival time                        |  0.2500        | 
| data required time                       | -0.1700        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0800        | 
-------------------------------------------------------------


 Timing Path to M_reg[21]/D 
  
 Path Start Point : m[21] 
 Path End Point   : M_reg[21] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------
| Pin                  Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------|
|    m[21]                       Rise  0.2000 0.0000 0.1000 0.311616 0.699202 1.01082           1       100      c             | 
|    CLOCK_slh__c157/A CLKBUF_X1 Rise  0.2000 0.0000 0.1000          0.77983                                                   | 
|    CLOCK_slh__c157/Z CLKBUF_X1 Rise  0.2500 0.0500 0.0110 0.385657 1.06234  1.448             1       100                    | 
|    M_reg[21]/D       DFF_X1    Rise  0.2500 0.0000 0.0110          1.14029                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to M_reg[21]/CK 


-------------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------|
|    clk                              Rise  0.0000 0.0000 0.1000 3.05988  10.1449  13.2048           3       100      c    K        | 
|    CTS_L1_c148/A      CLKBUF_X1     Rise  0.0000 0.0000 0.1000          0.77983                                     F             | 
|    CTS_L1_c148/Z      CLKBUF_X1     Rise  0.0530 0.0530 0.0130 1.43185  0.77983  2.21168           1       100      F    K        | 
|    CTS_L2_c129/A      CLKBUF_X1     Rise  0.0530 0.0000 0.0130          0.77983                                     F             | 
|    CTS_L2_c129/Z      CLKBUF_X1     Rise  0.1050 0.0520 0.0260 2.04032  7.95918  9.9995            1       100      F    K        | 
|    clk_gate_M_reg/CK  CLKGATETST_X8 Rise  0.1050 0.0000 0.0260          7.95918                                     FA            | 
|    clk_gate_M_reg/GCK CLKGATETST_X8 Rise  0.1490 0.0440 0.0210 25.8752  30.3889  56.2641           32      100      FA   K        | 
|    M_reg[21]/CK       DFF_X1        Rise  0.1570 0.0080 0.0220          0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1570 0.1570 | 
| library hold check                       |  0.0130 0.1700 | 
| data required time                       |  0.1700        | 
|                                          |                | 
| data arrival time                        |  0.2500        | 
| data required time                       | -0.1700        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0800        | 
-------------------------------------------------------------


 Timing Path to Q_reg[14]/D 
  
 Path Start Point : q[14] 
 Path End Point   : Q_reg[14] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------
| Pin            Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------|
|    q[14]               Rise  0.2000 0.0000 0.1000 0.301655 0.899702 1.20136           1       100      c             | 
|    i_0_0_77/B  MUX2_X1 Rise  0.2000 0.0000 0.1000          0.944775                                                  | 
|    i_0_0_77/Z  MUX2_X1 Rise  0.2530 0.0530 0.0090 0.6795   1.06234  1.74184           1       100                    | 
|    Q_reg[14]/D DFF_X1  Rise  0.2530 0.0000 0.0090          1.14029                                     F             | 
------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Q_reg[14]/CK 


-------------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------|
|    clk                              Rise  0.0000 0.0000 0.1000 3.05988  10.1449  13.2048           3       100      c    K        | 
|    CTS_L1_c142/A      CLKBUF_X2     Rise  0.0000 0.0000 0.1000          1.40591                                     F             | 
|    CTS_L1_c142/Z      CLKBUF_X2     Rise  0.0550 0.0550 0.0160 0.150814 7.95918  8.10999           1       100      F    K        | 
|    clk_gate_A_reg/CK  CLKGATETST_X8 Rise  0.0550 0.0000 0.0160          7.95918                                     FA            | 
|    clk_gate_A_reg/GCK CLKGATETST_X8 Rise  0.0820 0.0270 0.0060 3.29303  2.84232  6.13535           2       100      FA   K        | 
|    CTS_L3_c12/A       CLKBUF_X3     Rise  0.0820 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L3_c12/Z       CLKBUF_X3     Rise  0.1530 0.0710 0.0460 24.1348  31.3386  55.4733           33      100      F    K        | 
|    Q_reg[14]/CK       DFF_X1        Rise  0.1540 0.0010 0.0460          0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1540 0.1540 | 
| library hold check                       |  0.0190 0.1730 | 
| data required time                       |  0.1730        | 
|                                          |                | 
| data arrival time                        |  0.2530        | 
| data required time                       | -0.1730        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0800        | 
-------------------------------------------------------------


 Timing Path to P_reg[1]/D 
  
 Path Start Point : Q_reg[1] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : P_reg[1] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------|
|    clk                              Rise  0.0000 0.0000 0.1000 3.05988  9.14148  12.2014           3       100      c    K        | 
|    CTS_L1_c142/A      CLKBUF_X2     Rise  0.0000 0.0000 0.1000          1.40591                                     F             | 
|    CTS_L1_c142/Z      CLKBUF_X2     Rise  0.0530 0.0530 0.0150 0.150815 7.2041   7.35492           1       100      F    K        | 
|    clk_gate_A_reg/CK  CLKGATETST_X8 Rise  0.0530 0.0000 0.0150          7.95918                                     FA            | 
|    clk_gate_A_reg/GCK CLKGATETST_X8 Rise  0.0800 0.0270 0.0060 3.29303  2.49758  5.7906            2       100      FA   K        | 
|    CTS_L3_c11/A       CLKBUF_X3     Rise  0.0800 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L3_c11/Z       CLKBUF_X3     Rise  0.1520 0.0720 0.0480 25.881   31.6883  57.5693           37      100      F    K        | 
| Data Path:                                                                                                                        | 
|    Q_reg[1]/CK        DFF_X1        Rise  0.1530 0.0010 0.0480          0.949653                                    F             | 
|    Q_reg[1]/Q         DFF_X1        Rise  0.2540 0.1010 0.0100 0.546231 1.96938  2.51561           2       100      F             | 
|    P_reg[1]/D         DFF_X1        Rise  0.2540 0.0000 0.0100          1.14029                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to P_reg[1]/CK 


-------------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------|
|    clk                              Rise  0.0000 0.0000 0.1000 3.05988  10.1449  13.2048           3       100      c    K        | 
|    clk_gate_P_reg/CK  CLKGATETST_X8 Rise  0.0000 0.0000 0.1000          7.95918                                     FA            | 
|    clk_gate_P_reg/GCK CLKGATETST_X8 Rise  0.0360 0.0360 0.0080 3.44806  1.42116  4.86922           1       100      FA   K        | 
|    CTS_L2_c73/A       CLKBUF_X3     Rise  0.0360 0.0000 0.0080          1.42116                                     F             | 
|    CTS_L2_c73/Z       CLKBUF_X3     Rise  0.1440 0.1080 0.0930 48.3186  59.8282  108.147           63      100      F    K        | 
|    P_reg[1]/CK        DFF_X1        Rise  0.1540 0.0100 0.0920          0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1540 0.1540 | 
| library hold check                       |  0.0200 0.1740 | 
| data required time                       |  0.1740        | 
|                                          |                | 
| data arrival time                        |  0.2540        | 
| data required time                       | -0.1740        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0800        | 
-------------------------------------------------------------


 Timing Path to P_reg[2]/D 
  
 Path Start Point : Q_reg[2] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : P_reg[2] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------|
|    clk                              Rise  0.0000 0.0000 0.1000 3.05988  9.14148  12.2014           3       100      c    K        | 
|    CTS_L1_c142/A      CLKBUF_X2     Rise  0.0000 0.0000 0.1000          1.40591                                     F             | 
|    CTS_L1_c142/Z      CLKBUF_X2     Rise  0.0530 0.0530 0.0150 0.150815 7.2041   7.35492           1       100      F    K        | 
|    clk_gate_A_reg/CK  CLKGATETST_X8 Rise  0.0530 0.0000 0.0150          7.95918                                     FA            | 
|    clk_gate_A_reg/GCK CLKGATETST_X8 Rise  0.0800 0.0270 0.0060 3.29303  2.49758  5.7906            2       100      FA   K        | 
|    CTS_L3_c11/A       CLKBUF_X3     Rise  0.0800 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L3_c11/Z       CLKBUF_X3     Rise  0.1520 0.0720 0.0480 25.881   31.6883  57.5693           37      100      F    K        | 
| Data Path:                                                                                                                        | 
|    Q_reg[2]/CK        DFF_X1        Rise  0.1530 0.0010 0.0480          0.949653                                    F             | 
|    Q_reg[2]/Q         DFF_X1        Rise  0.2540 0.1010 0.0100 0.597432 1.96938  2.56681           2       100      F             | 
|    P_reg[2]/D         DFF_X1        Rise  0.2540 0.0000 0.0100          1.14029                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to P_reg[2]/CK 


-------------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------|
|    clk                              Rise  0.0000 0.0000 0.1000 3.05988  10.1449  13.2048           3       100      c    K        | 
|    clk_gate_P_reg/CK  CLKGATETST_X8 Rise  0.0000 0.0000 0.1000          7.95918                                     FA            | 
|    clk_gate_P_reg/GCK CLKGATETST_X8 Rise  0.0360 0.0360 0.0080 3.44806  1.42116  4.86922           1       100      FA   K        | 
|    CTS_L2_c73/A       CLKBUF_X3     Rise  0.0360 0.0000 0.0080          1.42116                                     F             | 
|    CTS_L2_c73/Z       CLKBUF_X3     Rise  0.1440 0.1080 0.0930 48.3186  59.8282  108.147           63      100      F    K        | 
|    P_reg[2]/CK        DFF_X1        Rise  0.1540 0.0100 0.0920          0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1540 0.1540 | 
| library hold check                       |  0.0200 0.1740 | 
| data required time                       |  0.1740        | 
|                                          |                | 
| data arrival time                        |  0.2540        | 
| data required time                       | -0.1740        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0800        | 
-------------------------------------------------------------


 Timing Path to P_reg[17]/D 
  
 Path Start Point : Q_reg[17] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : P_reg[17] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------|
|    clk                              Rise  0.0000 0.0000 0.1000 3.05988  9.14148  12.2014           3       100      c    K        | 
|    CTS_L1_c142/A      CLKBUF_X2     Rise  0.0000 0.0000 0.1000          1.40591                                     F             | 
|    CTS_L1_c142/Z      CLKBUF_X2     Rise  0.0530 0.0530 0.0150 0.150815 7.2041   7.35492           1       100      F    K        | 
|    clk_gate_A_reg/CK  CLKGATETST_X8 Rise  0.0530 0.0000 0.0150          7.95918                                     FA            | 
|    clk_gate_A_reg/GCK CLKGATETST_X8 Rise  0.0800 0.0270 0.0060 3.29303  2.49758  5.7906            2       100      FA   K        | 
|    CTS_L3_c11/A       CLKBUF_X3     Rise  0.0800 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L3_c11/Z       CLKBUF_X3     Rise  0.1520 0.0720 0.0480 25.881   31.6883  57.5693           37      100      F    K        | 
| Data Path:                                                                                                                        | 
|    Q_reg[17]/CK       DFF_X1        Rise  0.1530 0.0010 0.0480          0.949653                                    F             | 
|    Q_reg[17]/Q        DFF_X1        Rise  0.2540 0.1010 0.0100 0.663628 1.96938  2.63301           2       100      F             | 
|    P_reg[17]/D        DFF_X1        Rise  0.2540 0.0000 0.0100          1.14029                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to P_reg[17]/CK 


-------------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------|
|    clk                              Rise  0.0000 0.0000 0.1000 3.05988  10.1449  13.2048           3       100      c    K        | 
|    clk_gate_P_reg/CK  CLKGATETST_X8 Rise  0.0000 0.0000 0.1000          7.95918                                     FA            | 
|    clk_gate_P_reg/GCK CLKGATETST_X8 Rise  0.0360 0.0360 0.0080 3.44806  1.42116  4.86922           1       100      FA   K        | 
|    CTS_L2_c73/A       CLKBUF_X3     Rise  0.0360 0.0000 0.0080          1.42116                                     F             | 
|    CTS_L2_c73/Z       CLKBUF_X3     Rise  0.1440 0.1080 0.0930 48.3186  59.8282  108.147           63      100      F    K        | 
|    P_reg[17]/CK       DFF_X1        Rise  0.1540 0.0100 0.0920          0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1540 0.1540 | 
| library hold check                       |  0.0200 0.1740 | 
| data required time                       |  0.1740        | 
|                                          |                | 
| data arrival time                        |  0.2540        | 
| data required time                       | -0.1740        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0800        | 
-------------------------------------------------------------


 Timing Path to P_reg[21]/D 
  
 Path Start Point : Q_reg[21] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : P_reg[21] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------|
|    clk                              Rise  0.0000 0.0000 0.1000 3.05988  9.14148  12.2014           3       100      c    K        | 
|    CTS_L1_c142/A      CLKBUF_X2     Rise  0.0000 0.0000 0.1000          1.40591                                     F             | 
|    CTS_L1_c142/Z      CLKBUF_X2     Rise  0.0530 0.0530 0.0150 0.150815 7.2041   7.35492           1       100      F    K        | 
|    clk_gate_A_reg/CK  CLKGATETST_X8 Rise  0.0530 0.0000 0.0150          7.95918                                     FA            | 
|    clk_gate_A_reg/GCK CLKGATETST_X8 Rise  0.0800 0.0270 0.0060 3.29303  2.49758  5.7906            2       100      FA   K        | 
|    CTS_L3_c11/A       CLKBUF_X3     Rise  0.0800 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L3_c11/Z       CLKBUF_X3     Rise  0.1520 0.0720 0.0480 25.881   31.6883  57.5693           37      100      F    K        | 
| Data Path:                                                                                                                        | 
|    Q_reg[21]/CK       DFF_X1        Rise  0.1530 0.0010 0.0480          0.949653                                    F             | 
|    Q_reg[21]/Q        DFF_X1        Rise  0.2540 0.1010 0.0100 0.325305 1.96938  2.29469           2       100      F             | 
|    P_reg[21]/D        DFF_X1        Rise  0.2540 0.0000 0.0100          1.14029                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to P_reg[21]/CK 


-------------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------|
|    clk                              Rise  0.0000 0.0000 0.1000 3.05988  10.1449  13.2048           3       100      c    K        | 
|    clk_gate_P_reg/CK  CLKGATETST_X8 Rise  0.0000 0.0000 0.1000          7.95918                                     FA            | 
|    clk_gate_P_reg/GCK CLKGATETST_X8 Rise  0.0360 0.0360 0.0080 3.44806  1.42116  4.86922           1       100      FA   K        | 
|    CTS_L2_c73/A       CLKBUF_X3     Rise  0.0360 0.0000 0.0080          1.42116                                     F             | 
|    CTS_L2_c73/Z       CLKBUF_X3     Rise  0.1440 0.1080 0.0930 48.3186  59.8282  108.147           63      100      F    K        | 
|    P_reg[21]/CK       DFF_X1        Rise  0.1540 0.0100 0.0920          0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1540 0.1540 | 
| library hold check                       |  0.0200 0.1740 | 
| data required time                       |  0.1740        | 
|                                          |                | 
| data arrival time                        |  0.2540        | 
| data required time                       | -0.1740        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0800        | 
-------------------------------------------------------------


 Timing Path to P_reg[23]/D 
  
 Path Start Point : Q_reg[23] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : P_reg[23] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------|
|    clk                              Rise  0.0000 0.0000 0.1000 3.05988  9.14148  12.2014           3       100      c    K        | 
|    CTS_L1_c142/A      CLKBUF_X2     Rise  0.0000 0.0000 0.1000          1.40591                                     F             | 
|    CTS_L1_c142/Z      CLKBUF_X2     Rise  0.0530 0.0530 0.0150 0.150815 7.2041   7.35492           1       100      F    K        | 
|    clk_gate_A_reg/CK  CLKGATETST_X8 Rise  0.0530 0.0000 0.0150          7.95918                                     FA            | 
|    clk_gate_A_reg/GCK CLKGATETST_X8 Rise  0.0800 0.0270 0.0060 3.29303  2.49758  5.7906            2       100      FA   K        | 
|    CTS_L3_c11/A       CLKBUF_X3     Rise  0.0800 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L3_c11/Z       CLKBUF_X3     Rise  0.1520 0.0720 0.0480 25.881   31.6883  57.5693           37      100      F    K        | 
| Data Path:                                                                                                                        | 
|    Q_reg[23]/CK       DFF_X1        Rise  0.1530 0.0010 0.0480          0.949653                                    F             | 
|    Q_reg[23]/Q        DFF_X1        Rise  0.2540 0.1010 0.0100 0.624362 1.96938  2.59374           2       100      F             | 
|    P_reg[23]/D        DFF_X1        Rise  0.2540 0.0000 0.0100          1.14029                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to P_reg[23]/CK 


-------------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------|
|    clk                              Rise  0.0000 0.0000 0.1000 3.05988  10.1449  13.2048           3       100      c    K        | 
|    clk_gate_P_reg/CK  CLKGATETST_X8 Rise  0.0000 0.0000 0.1000          7.95918                                     FA            | 
|    clk_gate_P_reg/GCK CLKGATETST_X8 Rise  0.0360 0.0360 0.0080 3.44806  1.42116  4.86922           1       100      FA   K        | 
|    CTS_L2_c73/A       CLKBUF_X3     Rise  0.0360 0.0000 0.0080          1.42116                                     F             | 
|    CTS_L2_c73/Z       CLKBUF_X3     Rise  0.1440 0.1080 0.0930 48.3186  59.8282  108.147           63      100      F    K        | 
|    P_reg[23]/CK       DFF_X1        Rise  0.1540 0.0100 0.0920          0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1540 0.1540 | 
| library hold check                       |  0.0200 0.1740 | 
| data required time                       |  0.1740        | 
|                                          |                | 
| data arrival time                        |  0.2540        | 
| data required time                       | -0.1740        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0800        | 
-------------------------------------------------------------


 Timing Path to P_reg[24]/D 
  
 Path Start Point : Q_reg[24] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : P_reg[24] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------|
|    clk                              Rise  0.0000 0.0000 0.1000 3.05988  9.14148  12.2014           3       100      c    K        | 
|    CTS_L1_c142/A      CLKBUF_X2     Rise  0.0000 0.0000 0.1000          1.40591                                     F             | 
|    CTS_L1_c142/Z      CLKBUF_X2     Rise  0.0530 0.0530 0.0150 0.150815 7.2041   7.35492           1       100      F    K        | 
|    clk_gate_A_reg/CK  CLKGATETST_X8 Rise  0.0530 0.0000 0.0150          7.95918                                     FA            | 
|    clk_gate_A_reg/GCK CLKGATETST_X8 Rise  0.0800 0.0270 0.0060 3.29303  2.49758  5.7906            2       100      FA   K        | 
|    CTS_L3_c11/A       CLKBUF_X3     Rise  0.0800 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L3_c11/Z       CLKBUF_X3     Rise  0.1520 0.0720 0.0480 25.881   31.6883  57.5693           37      100      F    K        | 
| Data Path:                                                                                                                        | 
|    Q_reg[24]/CK       DFF_X1        Rise  0.1530 0.0010 0.0480          0.949653                                    F             | 
|    Q_reg[24]/Q        DFF_X1        Rise  0.2540 0.1010 0.0100 0.606983 1.96938  2.57636           2       100      F             | 
|    P_reg[24]/D        DFF_X1        Rise  0.2540 0.0000 0.0100          1.14029                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to P_reg[24]/CK 


-------------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------|
|    clk                              Rise  0.0000 0.0000 0.1000 3.05988  10.1449  13.2048           3       100      c    K        | 
|    clk_gate_P_reg/CK  CLKGATETST_X8 Rise  0.0000 0.0000 0.1000          7.95918                                     FA            | 
|    clk_gate_P_reg/GCK CLKGATETST_X8 Rise  0.0360 0.0360 0.0080 3.44806  1.42116  4.86922           1       100      FA   K        | 
|    CTS_L2_c73/A       CLKBUF_X3     Rise  0.0360 0.0000 0.0080          1.42116                                     F             | 
|    CTS_L2_c73/Z       CLKBUF_X3     Rise  0.1440 0.1080 0.0930 48.3186  59.8282  108.147           63      100      F    K        | 
|    P_reg[24]/CK       DFF_X1        Rise  0.1540 0.0100 0.0920          0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1540 0.1540 | 
| library hold check                       |  0.0200 0.1740 | 
| data required time                       |  0.1740        | 
|                                          |                | 
| data arrival time                        |  0.2540        | 
| data required time                       | -0.1740        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0800        | 
-------------------------------------------------------------


 Timing Path to P_reg[25]/D 
  
 Path Start Point : Q_reg[25] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : P_reg[25] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------|
|    clk                              Rise  0.0000 0.0000 0.1000 3.05988  9.14148  12.2014           3       100      c    K        | 
|    CTS_L1_c142/A      CLKBUF_X2     Rise  0.0000 0.0000 0.1000          1.40591                                     F             | 
|    CTS_L1_c142/Z      CLKBUF_X2     Rise  0.0530 0.0530 0.0150 0.150815 7.2041   7.35492           1       100      F    K        | 
|    clk_gate_A_reg/CK  CLKGATETST_X8 Rise  0.0530 0.0000 0.0150          7.95918                                     FA            | 
|    clk_gate_A_reg/GCK CLKGATETST_X8 Rise  0.0800 0.0270 0.0060 3.29303  2.49758  5.7906            2       100      FA   K        | 
|    CTS_L3_c11/A       CLKBUF_X3     Rise  0.0800 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L3_c11/Z       CLKBUF_X3     Rise  0.1520 0.0720 0.0480 25.881   31.6883  57.5693           37      100      F    K        | 
| Data Path:                                                                                                                        | 
|    Q_reg[25]/CK       DFF_X1        Rise  0.1530 0.0010 0.0480          0.949653                                    F             | 
|    Q_reg[25]/Q        DFF_X1        Rise  0.2540 0.1010 0.0100 0.50052  1.96938  2.4699            2       100      F             | 
|    P_reg[25]/D        DFF_X1        Rise  0.2540 0.0000 0.0100          1.14029                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to P_reg[25]/CK 


-------------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------|
|    clk                              Rise  0.0000 0.0000 0.1000 3.05988  10.1449  13.2048           3       100      c    K        | 
|    clk_gate_P_reg/CK  CLKGATETST_X8 Rise  0.0000 0.0000 0.1000          7.95918                                     FA            | 
|    clk_gate_P_reg/GCK CLKGATETST_X8 Rise  0.0360 0.0360 0.0080 3.44806  1.42116  4.86922           1       100      FA   K        | 
|    CTS_L2_c73/A       CLKBUF_X3     Rise  0.0360 0.0000 0.0080          1.42116                                     F             | 
|    CTS_L2_c73/Z       CLKBUF_X3     Rise  0.1440 0.1080 0.0930 48.3186  59.8282  108.147           63      100      F    K        | 
|    P_reg[25]/CK       DFF_X1        Rise  0.1540 0.0100 0.0920          0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1540 0.1540 | 
| library hold check                       |  0.0200 0.1740 | 
| data required time                       |  0.1740        | 
|                                          |                | 
| data arrival time                        |  0.2540        | 
| data required time                       | -0.1740        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0800        | 
-------------------------------------------------------------


 Timing Path to P_reg[22]/D 
  
 Path Start Point : Q_reg[22] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : P_reg[22] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------|
|    clk                              Rise  0.0000 0.0000 0.1000 3.05988  9.14148  12.2014           3       100      c    K        | 
|    CTS_L1_c142/A      CLKBUF_X2     Rise  0.0000 0.0000 0.1000          1.40591                                     F             | 
|    CTS_L1_c142/Z      CLKBUF_X2     Rise  0.0530 0.0530 0.0150 0.150815 7.2041   7.35492           1       100      F    K        | 
|    clk_gate_A_reg/CK  CLKGATETST_X8 Rise  0.0530 0.0000 0.0150          7.95918                                     FA            | 
|    clk_gate_A_reg/GCK CLKGATETST_X8 Rise  0.0800 0.0270 0.0060 3.29303  2.49758  5.7906            2       100      FA   K        | 
|    CTS_L3_c11/A       CLKBUF_X3     Rise  0.0800 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L3_c11/Z       CLKBUF_X3     Rise  0.1520 0.0720 0.0480 25.881   31.6883  57.5693           37      100      F    K        | 
| Data Path:                                                                                                                        | 
|    Q_reg[22]/CK       DFF_X1        Rise  0.1520 0.0000 0.0480          0.949653                                    F             | 
|    Q_reg[22]/Q        DFF_X1        Rise  0.2540 0.1020 0.0110 0.888054 1.96938  2.85744           2       100      F             | 
|    P_reg[22]/D        DFF_X1        Rise  0.2540 0.0000 0.0110          1.14029                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to P_reg[22]/CK 


-------------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------|
|    clk                              Rise  0.0000 0.0000 0.1000 3.05988  10.1449  13.2048           3       100      c    K        | 
|    clk_gate_P_reg/CK  CLKGATETST_X8 Rise  0.0000 0.0000 0.1000          7.95918                                     FA            | 
|    clk_gate_P_reg/GCK CLKGATETST_X8 Rise  0.0360 0.0360 0.0080 3.44806  1.42116  4.86922           1       100      FA   K        | 
|    CTS_L2_c73/A       CLKBUF_X3     Rise  0.0360 0.0000 0.0080          1.42116                                     F             | 
|    CTS_L2_c73/Z       CLKBUF_X3     Rise  0.1440 0.1080 0.0930 48.3186  59.8282  108.147           63      100      F    K        | 
|    P_reg[22]/CK       DFF_X1        Rise  0.1540 0.0100 0.0920          0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1540 0.1540 | 
| library hold check                       |  0.0200 0.1740 | 
| data required time                       |  0.1740        | 
|                                          |                | 
| data arrival time                        |  0.2540        | 
| data required time                       | -0.1740        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0800        | 
-------------------------------------------------------------


 Timing Path to P_reg[27]/D 
  
 Path Start Point : Q_reg[27] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : P_reg[27] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------|
|    clk                              Rise  0.0000 0.0000 0.1000 3.05988  9.14148  12.2014           3       100      c    K        | 
|    CTS_L1_c142/A      CLKBUF_X2     Rise  0.0000 0.0000 0.1000          1.40591                                     F             | 
|    CTS_L1_c142/Z      CLKBUF_X2     Rise  0.0530 0.0530 0.0150 0.150815 7.2041   7.35492           1       100      F    K        | 
|    clk_gate_A_reg/CK  CLKGATETST_X8 Rise  0.0530 0.0000 0.0150          7.95918                                     FA            | 
|    clk_gate_A_reg/GCK CLKGATETST_X8 Rise  0.0800 0.0270 0.0060 3.29303  2.49758  5.7906            2       100      FA   K        | 
|    CTS_L3_c11/A       CLKBUF_X3     Rise  0.0800 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L3_c11/Z       CLKBUF_X3     Rise  0.1520 0.0720 0.0480 25.881   31.6883  57.5693           37      100      F    K        | 
| Data Path:                                                                                                                        | 
|    Q_reg[27]/CK       DFF_X1        Rise  0.1530 0.0010 0.0480          0.949653                                    F             | 
|    Q_reg[27]/Q        DFF_X1        Rise  0.2550 0.1020 0.0100 0.755112 1.96938  2.72449           2       100      F             | 
|    P_reg[27]/D        DFF_X1        Rise  0.2550 0.0000 0.0100          1.14029                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to P_reg[27]/CK 


-------------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------|
|    clk                              Rise  0.0000 0.0000 0.1000 3.05988  10.1449  13.2048           3       100      c    K        | 
|    clk_gate_P_reg/CK  CLKGATETST_X8 Rise  0.0000 0.0000 0.1000          7.95918                                     FA            | 
|    clk_gate_P_reg/GCK CLKGATETST_X8 Rise  0.0360 0.0360 0.0080 3.44806  1.42116  4.86922           1       100      FA   K        | 
|    CTS_L2_c73/A       CLKBUF_X3     Rise  0.0360 0.0000 0.0080          1.42116                                     F             | 
|    CTS_L2_c73/Z       CLKBUF_X3     Rise  0.1440 0.1080 0.0930 48.3186  59.8282  108.147           63      100      F    K        | 
|    P_reg[27]/CK       DFF_X1        Rise  0.1550 0.0110 0.0920          0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1550 0.1550 | 
| library hold check                       |  0.0200 0.1750 | 
| data required time                       |  0.1750        | 
|                                          |                | 
| data arrival time                        |  0.2550        | 
| data required time                       | -0.1750        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0800        | 
-------------------------------------------------------------


 Timing Path to P_reg[28]/D 
  
 Path Start Point : Q_reg[28] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : P_reg[28] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------|
|    clk                              Rise  0.0000 0.0000 0.1000 3.05988  9.14148  12.2014           3       100      c    K        | 
|    CTS_L1_c142/A      CLKBUF_X2     Rise  0.0000 0.0000 0.1000          1.40591                                     F             | 
|    CTS_L1_c142/Z      CLKBUF_X2     Rise  0.0530 0.0530 0.0150 0.150815 7.2041   7.35492           1       100      F    K        | 
|    clk_gate_A_reg/CK  CLKGATETST_X8 Rise  0.0530 0.0000 0.0150          7.95918                                     FA            | 
|    clk_gate_A_reg/GCK CLKGATETST_X8 Rise  0.0800 0.0270 0.0060 3.29303  2.49758  5.7906            2       100      FA   K        | 
|    CTS_L3_c11/A       CLKBUF_X3     Rise  0.0800 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L3_c11/Z       CLKBUF_X3     Rise  0.1520 0.0720 0.0480 25.881   31.6883  57.5693           37      100      F    K        | 
| Data Path:                                                                                                                        | 
|    Q_reg[28]/CK       DFF_X1        Rise  0.1530 0.0010 0.0480          0.949653                                    F             | 
|    Q_reg[28]/Q        DFF_X1        Rise  0.2550 0.1020 0.0100 0.725026 1.96938  2.69441           2       100      F             | 
|    P_reg[28]/D        DFF_X1        Rise  0.2550 0.0000 0.0100          1.14029                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to P_reg[28]/CK 


-------------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------|
|    clk                              Rise  0.0000 0.0000 0.1000 3.05988  10.1449  13.2048           3       100      c    K        | 
|    clk_gate_P_reg/CK  CLKGATETST_X8 Rise  0.0000 0.0000 0.1000          7.95918                                     FA            | 
|    clk_gate_P_reg/GCK CLKGATETST_X8 Rise  0.0360 0.0360 0.0080 3.44806  1.42116  4.86922           1       100      FA   K        | 
|    CTS_L2_c73/A       CLKBUF_X3     Rise  0.0360 0.0000 0.0080          1.42116                                     F             | 
|    CTS_L2_c73/Z       CLKBUF_X3     Rise  0.1440 0.1080 0.0930 48.3186  59.8282  108.147           63      100      F    K        | 
|    P_reg[28]/CK       DFF_X1        Rise  0.1550 0.0110 0.0920          0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1550 0.1550 | 
| library hold check                       |  0.0200 0.1750 | 
| data required time                       |  0.1750        | 
|                                          |                | 
| data arrival time                        |  0.2550        | 
| data required time                       | -0.1750        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0800        | 
-------------------------------------------------------------


 Timing Path to P_reg[30]/D 
  
 Path Start Point : Q_reg[30] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : P_reg[30] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------|
|    clk                              Rise  0.0000 0.0000 0.1000 3.05988  9.14148  12.2014           3       100      c    K        | 
|    CTS_L1_c142/A      CLKBUF_X2     Rise  0.0000 0.0000 0.1000          1.40591                                     F             | 
|    CTS_L1_c142/Z      CLKBUF_X2     Rise  0.0530 0.0530 0.0150 0.150815 7.2041   7.35492           1       100      F    K        | 
|    clk_gate_A_reg/CK  CLKGATETST_X8 Rise  0.0530 0.0000 0.0150          7.95918                                     FA            | 
|    clk_gate_A_reg/GCK CLKGATETST_X8 Rise  0.0800 0.0270 0.0060 3.29303  2.49758  5.7906            2       100      FA   K        | 
|    CTS_L3_c11/A       CLKBUF_X3     Rise  0.0800 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L3_c11/Z       CLKBUF_X3     Rise  0.1520 0.0720 0.0480 25.881   31.6883  57.5693           37      100      F    K        | 
| Data Path:                                                                                                                        | 
|    Q_reg[30]/CK       DFF_X1        Rise  0.1530 0.0010 0.0480          0.949653                                    F             | 
|    Q_reg[30]/Q        DFF_X1        Rise  0.2550 0.1020 0.0100 0.720515 1.96938  2.6899            2       100      F             | 
|    P_reg[30]/D        DFF_X1        Rise  0.2550 0.0000 0.0100          1.14029                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to P_reg[30]/CK 


-------------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------|
|    clk                              Rise  0.0000 0.0000 0.1000 3.05988  10.1449  13.2048           3       100      c    K        | 
|    clk_gate_P_reg/CK  CLKGATETST_X8 Rise  0.0000 0.0000 0.1000          7.95918                                     FA            | 
|    clk_gate_P_reg/GCK CLKGATETST_X8 Rise  0.0360 0.0360 0.0080 3.44806  1.42116  4.86922           1       100      FA   K        | 
|    CTS_L2_c73/A       CLKBUF_X3     Rise  0.0360 0.0000 0.0080          1.42116                                     F             | 
|    CTS_L2_c73/Z       CLKBUF_X3     Rise  0.1440 0.1080 0.0930 48.3186  59.8282  108.147           63      100      F    K        | 
|    P_reg[30]/CK       DFF_X1        Rise  0.1550 0.0110 0.0920          0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1550 0.1550 | 
| library hold check                       |  0.0200 0.1750 | 
| data required time                       |  0.1750        | 
|                                          |                | 
| data arrival time                        |  0.2550        | 
| data required time                       | -0.1750        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0800        | 
-------------------------------------------------------------


 Timing Path to P_reg[31]/D 
  
 Path Start Point : Q_reg[31] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : P_reg[31] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------|
|    clk                              Rise  0.0000 0.0000 0.1000 3.05988  9.14148  12.2014           3       100      c    K        | 
|    CTS_L1_c142/A      CLKBUF_X2     Rise  0.0000 0.0000 0.1000          1.40591                                     F             | 
|    CTS_L1_c142/Z      CLKBUF_X2     Rise  0.0530 0.0530 0.0150 0.150815 7.2041   7.35492           1       100      F    K        | 
|    clk_gate_A_reg/CK  CLKGATETST_X8 Rise  0.0530 0.0000 0.0150          7.95918                                     FA            | 
|    clk_gate_A_reg/GCK CLKGATETST_X8 Rise  0.0800 0.0270 0.0060 3.29303  2.49758  5.7906            2       100      FA   K        | 
|    CTS_L3_c11/A       CLKBUF_X3     Rise  0.0800 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L3_c11/Z       CLKBUF_X3     Rise  0.1520 0.0720 0.0480 25.881   31.6883  57.5693           37      100      F    K        | 
| Data Path:                                                                                                                        | 
|    Q_reg[31]/CK       DFF_X1        Rise  0.1530 0.0010 0.0480          0.949653                                    F             | 
|    Q_reg[31]/Q        DFF_X1        Rise  0.2550 0.1020 0.0100 0.75674  1.96938  2.72612           2       100      F             | 
|    P_reg[31]/D        DFF_X1        Rise  0.2550 0.0000 0.0100          1.14029                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to P_reg[31]/CK 


-------------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------|
|    clk                              Rise  0.0000 0.0000 0.1000 3.05988  10.1449  13.2048           3       100      c    K        | 
|    clk_gate_P_reg/CK  CLKGATETST_X8 Rise  0.0000 0.0000 0.1000          7.95918                                     FA            | 
|    clk_gate_P_reg/GCK CLKGATETST_X8 Rise  0.0360 0.0360 0.0080 3.44806  1.42116  4.86922           1       100      FA   K        | 
|    CTS_L2_c73/A       CLKBUF_X3     Rise  0.0360 0.0000 0.0080          1.42116                                     F             | 
|    CTS_L2_c73/Z       CLKBUF_X3     Rise  0.1440 0.1080 0.0930 48.3186  59.8282  108.147           63      100      F    K        | 
|    P_reg[31]/CK       DFF_X1        Rise  0.1550 0.0110 0.0920          0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1550 0.1550 | 
| library hold check                       |  0.0200 0.1750 | 
| data required time                       |  0.1750        | 
|                                          |                | 
| data arrival time                        |  0.2550        | 
| data required time                       | -0.1750        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0800        | 
-------------------------------------------------------------


 Timing Path to M_reg[4]/D 
  
 Path Start Point : m[4] 
 Path End Point   : M_reg[4] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------
| Pin                  Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------|
|    m[4]                        Rise  0.2000 0.0000 0.1000 0.15218  0.699202 0.851382          1       100      c             | 
|    CLOCK_slh__c189/A CLKBUF_X1 Rise  0.2000 0.0000 0.1000          0.77983                                                   | 
|    CLOCK_slh__c189/Z CLKBUF_X1 Rise  0.2500 0.0500 0.0110 0.40926  1.06234  1.4716            1       100                    | 
|    M_reg[4]/D        DFF_X1    Rise  0.2500 0.0000 0.0110          1.14029                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to M_reg[4]/CK 


-------------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------|
|    clk                              Rise  0.0000 0.0000 0.1000 3.05988  10.1449  13.2048           3       100      c    K        | 
|    CTS_L1_c148/A      CLKBUF_X1     Rise  0.0000 0.0000 0.1000          0.77983                                     F             | 
|    CTS_L1_c148/Z      CLKBUF_X1     Rise  0.0530 0.0530 0.0130 1.43185  0.77983  2.21168           1       100      F    K        | 
|    CTS_L2_c129/A      CLKBUF_X1     Rise  0.0530 0.0000 0.0130          0.77983                                     F             | 
|    CTS_L2_c129/Z      CLKBUF_X1     Rise  0.1050 0.0520 0.0260 2.04032  7.95918  9.9995            1       100      F    K        | 
|    clk_gate_M_reg/CK  CLKGATETST_X8 Rise  0.1050 0.0000 0.0260          7.95918                                     FA            | 
|    clk_gate_M_reg/GCK CLKGATETST_X8 Rise  0.1490 0.0440 0.0210 25.8752  30.3889  56.2641           32      100      FA   K        | 
|    M_reg[4]/CK        DFF_X1        Rise  0.1560 0.0070 0.0220          0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1560 0.1560 | 
| library hold check                       |  0.0130 0.1690 | 
| data required time                       |  0.1690        | 
|                                          |                | 
| data arrival time                        |  0.2500        | 
| data required time                       | -0.1690        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0810        | 
-------------------------------------------------------------


 Timing Path to M_reg[5]/D 
  
 Path Start Point : m[5] 
 Path End Point   : M_reg[5] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------
| Pin                  Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------|
|    m[5]                        Rise  0.2000 0.0000 0.1000 0.220174 0.699202 0.919376          1       100      c             | 
|    CLOCK_slh__c179/A CLKBUF_X1 Rise  0.2000 0.0000 0.1000          0.77983                                                   | 
|    CLOCK_slh__c179/Z CLKBUF_X1 Rise  0.2500 0.0500 0.0110 0.238979 1.06234  1.30132           1       100                    | 
|    M_reg[5]/D        DFF_X1    Rise  0.2500 0.0000 0.0110          1.14029                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to M_reg[5]/CK 


-------------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------|
|    clk                              Rise  0.0000 0.0000 0.1000 3.05988  10.1449  13.2048           3       100      c    K        | 
|    CTS_L1_c148/A      CLKBUF_X1     Rise  0.0000 0.0000 0.1000          0.77983                                     F             | 
|    CTS_L1_c148/Z      CLKBUF_X1     Rise  0.0530 0.0530 0.0130 1.43185  0.77983  2.21168           1       100      F    K        | 
|    CTS_L2_c129/A      CLKBUF_X1     Rise  0.0530 0.0000 0.0130          0.77983                                     F             | 
|    CTS_L2_c129/Z      CLKBUF_X1     Rise  0.1050 0.0520 0.0260 2.04032  7.95918  9.9995            1       100      F    K        | 
|    clk_gate_M_reg/CK  CLKGATETST_X8 Rise  0.1050 0.0000 0.0260          7.95918                                     FA            | 
|    clk_gate_M_reg/GCK CLKGATETST_X8 Rise  0.1490 0.0440 0.0210 25.8752  30.3889  56.2641           32      100      FA   K        | 
|    M_reg[5]/CK        DFF_X1        Rise  0.1560 0.0070 0.0220          0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1560 0.1560 | 
| library hold check                       |  0.0130 0.1690 | 
| data required time                       |  0.1690        | 
|                                          |                | 
| data arrival time                        |  0.2500        | 
| data required time                       | -0.1690        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0810        | 
-------------------------------------------------------------


 Timing Path to M_reg[8]/D 
  
 Path Start Point : m[8] 
 Path End Point   : M_reg[8] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------
| Pin                  Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------|
|    m[8]                        Rise  0.2000 0.0000 0.1000 0.146537 0.699202 0.845739          1       100      c             | 
|    CLOCK_slh__c175/A CLKBUF_X1 Rise  0.2000 0.0000 0.1000          0.77983                                                   | 
|    CLOCK_slh__c175/Z CLKBUF_X1 Rise  0.2500 0.0500 0.0110 0.390878 1.06234  1.45322           1       100                    | 
|    M_reg[8]/D        DFF_X1    Rise  0.2500 0.0000 0.0110          1.14029                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to M_reg[8]/CK 


-------------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------|
|    clk                              Rise  0.0000 0.0000 0.1000 3.05988  10.1449  13.2048           3       100      c    K        | 
|    CTS_L1_c148/A      CLKBUF_X1     Rise  0.0000 0.0000 0.1000          0.77983                                     F             | 
|    CTS_L1_c148/Z      CLKBUF_X1     Rise  0.0530 0.0530 0.0130 1.43185  0.77983  2.21168           1       100      F    K        | 
|    CTS_L2_c129/A      CLKBUF_X1     Rise  0.0530 0.0000 0.0130          0.77983                                     F             | 
|    CTS_L2_c129/Z      CLKBUF_X1     Rise  0.1050 0.0520 0.0260 2.04032  7.95918  9.9995            1       100      F    K        | 
|    clk_gate_M_reg/CK  CLKGATETST_X8 Rise  0.1050 0.0000 0.0260          7.95918                                     FA            | 
|    clk_gate_M_reg/GCK CLKGATETST_X8 Rise  0.1490 0.0440 0.0210 25.8752  30.3889  56.2641           32      100      FA   K        | 
|    M_reg[8]/CK        DFF_X1        Rise  0.1560 0.0070 0.0220          0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1560 0.1560 | 
| library hold check                       |  0.0130 0.1690 | 
| data required time                       |  0.1690        | 
|                                          |                | 
| data arrival time                        |  0.2500        | 
| data required time                       | -0.1690        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0810        | 
-------------------------------------------------------------


 Timing Path to M_reg[9]/D 
  
 Path Start Point : m[9] 
 Path End Point   : M_reg[9] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------
| Pin                  Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------|
|    m[9]                        Rise  0.2000 0.0000 0.1000 0.137288 0.699202 0.83649           1       100      c             | 
|    CLOCK_slh__c193/A CLKBUF_X1 Rise  0.2000 0.0000 0.1000          0.77983                                                   | 
|    CLOCK_slh__c193/Z CLKBUF_X1 Rise  0.2500 0.0500 0.0110 0.282486 1.06234  1.34483           1       100                    | 
|    M_reg[9]/D        DFF_X1    Rise  0.2500 0.0000 0.0110          1.14029                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to M_reg[9]/CK 


-------------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------|
|    clk                              Rise  0.0000 0.0000 0.1000 3.05988  10.1449  13.2048           3       100      c    K        | 
|    CTS_L1_c148/A      CLKBUF_X1     Rise  0.0000 0.0000 0.1000          0.77983                                     F             | 
|    CTS_L1_c148/Z      CLKBUF_X1     Rise  0.0530 0.0530 0.0130 1.43185  0.77983  2.21168           1       100      F    K        | 
|    CTS_L2_c129/A      CLKBUF_X1     Rise  0.0530 0.0000 0.0130          0.77983                                     F             | 
|    CTS_L2_c129/Z      CLKBUF_X1     Rise  0.1050 0.0520 0.0260 2.04032  7.95918  9.9995            1       100      F    K        | 
|    clk_gate_M_reg/CK  CLKGATETST_X8 Rise  0.1050 0.0000 0.0260          7.95918                                     FA            | 
|    clk_gate_M_reg/GCK CLKGATETST_X8 Rise  0.1490 0.0440 0.0210 25.8752  30.3889  56.2641           32      100      FA   K        | 
|    M_reg[9]/CK        DFF_X1        Rise  0.1560 0.0070 0.0220          0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1560 0.1560 | 
| library hold check                       |  0.0130 0.1690 | 
| data required time                       |  0.1690        | 
|                                          |                | 
| data arrival time                        |  0.2500        | 
| data required time                       | -0.1690        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0810        | 
-------------------------------------------------------------


 Timing Path to M_reg[10]/D 
  
 Path Start Point : m[10] 
 Path End Point   : M_reg[10] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------
| Pin                  Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------|
|    m[10]                       Rise  0.2000 0.0000 0.1000 0.186319 0.699202 0.885521          1       100      c             | 
|    CLOCK_slh__c181/A CLKBUF_X1 Rise  0.2000 0.0000 0.1000          0.77983                                                   | 
|    CLOCK_slh__c181/Z CLKBUF_X1 Rise  0.2500 0.0500 0.0110 0.407123 1.06234  1.46947           1       100                    | 
|    M_reg[10]/D       DFF_X1    Rise  0.2500 0.0000 0.0110          1.14029                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to M_reg[10]/CK 


-------------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------|
|    clk                              Rise  0.0000 0.0000 0.1000 3.05988  10.1449  13.2048           3       100      c    K        | 
|    CTS_L1_c148/A      CLKBUF_X1     Rise  0.0000 0.0000 0.1000          0.77983                                     F             | 
|    CTS_L1_c148/Z      CLKBUF_X1     Rise  0.0530 0.0530 0.0130 1.43185  0.77983  2.21168           1       100      F    K        | 
|    CTS_L2_c129/A      CLKBUF_X1     Rise  0.0530 0.0000 0.0130          0.77983                                     F             | 
|    CTS_L2_c129/Z      CLKBUF_X1     Rise  0.1050 0.0520 0.0260 2.04032  7.95918  9.9995            1       100      F    K        | 
|    clk_gate_M_reg/CK  CLKGATETST_X8 Rise  0.1050 0.0000 0.0260          7.95918                                     FA            | 
|    clk_gate_M_reg/GCK CLKGATETST_X8 Rise  0.1490 0.0440 0.0210 25.8752  30.3889  56.2641           32      100      FA   K        | 
|    M_reg[10]/CK       DFF_X1        Rise  0.1560 0.0070 0.0220          0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1560 0.1560 | 
| library hold check                       |  0.0130 0.1690 | 
| data required time                       |  0.1690        | 
|                                          |                | 
| data arrival time                        |  0.2500        | 
| data required time                       | -0.1690        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0810        | 
-------------------------------------------------------------


 Timing Path to M_reg[11]/D 
  
 Path Start Point : m[11] 
 Path End Point   : M_reg[11] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------
| Pin                  Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------|
|    m[11]                       Rise  0.2000 0.0000 0.1000 0.249964 0.699202 0.949166          1       100      c             | 
|    CLOCK_slh__c183/A CLKBUF_X1 Rise  0.2000 0.0000 0.1000          0.77983                                                   | 
|    CLOCK_slh__c183/Z CLKBUF_X1 Rise  0.2500 0.0500 0.0110 0.312396 1.06234  1.37474           1       100                    | 
|    M_reg[11]/D       DFF_X1    Rise  0.2500 0.0000 0.0110          1.14029                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to M_reg[11]/CK 


-------------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------|
|    clk                              Rise  0.0000 0.0000 0.1000 3.05988  10.1449  13.2048           3       100      c    K        | 
|    CTS_L1_c148/A      CLKBUF_X1     Rise  0.0000 0.0000 0.1000          0.77983                                     F             | 
|    CTS_L1_c148/Z      CLKBUF_X1     Rise  0.0530 0.0530 0.0130 1.43185  0.77983  2.21168           1       100      F    K        | 
|    CTS_L2_c129/A      CLKBUF_X1     Rise  0.0530 0.0000 0.0130          0.77983                                     F             | 
|    CTS_L2_c129/Z      CLKBUF_X1     Rise  0.1050 0.0520 0.0260 2.04032  7.95918  9.9995            1       100      F    K        | 
|    clk_gate_M_reg/CK  CLKGATETST_X8 Rise  0.1050 0.0000 0.0260          7.95918                                     FA            | 
|    clk_gate_M_reg/GCK CLKGATETST_X8 Rise  0.1490 0.0440 0.0210 25.8752  30.3889  56.2641           32      100      FA   K        | 
|    M_reg[11]/CK       DFF_X1        Rise  0.1560 0.0070 0.0220          0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1560 0.1560 | 
| library hold check                       |  0.0130 0.1690 | 
| data required time                       |  0.1690        | 
|                                          |                | 
| data arrival time                        |  0.2500        | 
| data required time                       | -0.1690        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0810        | 
-------------------------------------------------------------


 Timing Path to M_reg[13]/D 
  
 Path Start Point : m[13] 
 Path End Point   : M_reg[13] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------
| Pin                  Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------|
|    m[13]                       Rise  0.2000 0.0000 0.1000 0.357724 0.699202 1.05693           1       100      c             | 
|    CLOCK_slh__c185/A CLKBUF_X1 Rise  0.2000 0.0000 0.1000          0.77983                                                   | 
|    CLOCK_slh__c185/Z CLKBUF_X1 Rise  0.2500 0.0500 0.0110 0.348004 1.06234  1.41035           1       100                    | 
|    M_reg[13]/D       DFF_X1    Rise  0.2500 0.0000 0.0110          1.14029                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to M_reg[13]/CK 


-------------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------|
|    clk                              Rise  0.0000 0.0000 0.1000 3.05988  10.1449  13.2048           3       100      c    K        | 
|    CTS_L1_c148/A      CLKBUF_X1     Rise  0.0000 0.0000 0.1000          0.77983                                     F             | 
|    CTS_L1_c148/Z      CLKBUF_X1     Rise  0.0530 0.0530 0.0130 1.43185  0.77983  2.21168           1       100      F    K        | 
|    CTS_L2_c129/A      CLKBUF_X1     Rise  0.0530 0.0000 0.0130          0.77983                                     F             | 
|    CTS_L2_c129/Z      CLKBUF_X1     Rise  0.1050 0.0520 0.0260 2.04032  7.95918  9.9995            1       100      F    K        | 
|    clk_gate_M_reg/CK  CLKGATETST_X8 Rise  0.1050 0.0000 0.0260          7.95918                                     FA            | 
|    clk_gate_M_reg/GCK CLKGATETST_X8 Rise  0.1490 0.0440 0.0210 25.8752  30.3889  56.2641           32      100      FA   K        | 
|    M_reg[13]/CK       DFF_X1        Rise  0.1560 0.0070 0.0220          0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1560 0.1560 | 
| library hold check                       |  0.0130 0.1690 | 
| data required time                       |  0.1690        | 
|                                          |                | 
| data arrival time                        |  0.2500        | 
| data required time                       | -0.1690        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0810        | 
-------------------------------------------------------------


 Timing Path to M_reg[14]/D 
  
 Path Start Point : m[14] 
 Path End Point   : M_reg[14] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------
| Pin                  Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------|
|    m[14]                       Rise  0.2000 0.0000 0.1000 0.245761 0.699202 0.944963          1       100      c             | 
|    CLOCK_slh__c187/A CLKBUF_X1 Rise  0.2000 0.0000 0.1000          0.77983                                                   | 
|    CLOCK_slh__c187/Z CLKBUF_X1 Rise  0.2500 0.0500 0.0110 0.427608 1.06234  1.48995           1       100                    | 
|    M_reg[14]/D       DFF_X1    Rise  0.2500 0.0000 0.0110          1.14029                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to M_reg[14]/CK 


-------------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------|
|    clk                              Rise  0.0000 0.0000 0.1000 3.05988  10.1449  13.2048           3       100      c    K        | 
|    CTS_L1_c148/A      CLKBUF_X1     Rise  0.0000 0.0000 0.1000          0.77983                                     F             | 
|    CTS_L1_c148/Z      CLKBUF_X1     Rise  0.0530 0.0530 0.0130 1.43185  0.77983  2.21168           1       100      F    K        | 
|    CTS_L2_c129/A      CLKBUF_X1     Rise  0.0530 0.0000 0.0130          0.77983                                     F             | 
|    CTS_L2_c129/Z      CLKBUF_X1     Rise  0.1050 0.0520 0.0260 2.04032  7.95918  9.9995            1       100      F    K        | 
|    clk_gate_M_reg/CK  CLKGATETST_X8 Rise  0.1050 0.0000 0.0260          7.95918                                     FA            | 
|    clk_gate_M_reg/GCK CLKGATETST_X8 Rise  0.1490 0.0440 0.0210 25.8752  30.3889  56.2641           32      100      FA   K        | 
|    M_reg[14]/CK       DFF_X1        Rise  0.1560 0.0070 0.0220          0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1560 0.1560 | 
| library hold check                       |  0.0130 0.1690 | 
| data required time                       |  0.1690        | 
|                                          |                | 
| data arrival time                        |  0.2500        | 
| data required time                       | -0.1690        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0810        | 
-------------------------------------------------------------


 Timing Path to M_reg[17]/D 
  
 Path Start Point : m[17] 
 Path End Point   : M_reg[17] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------
| Pin                  Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------|
|    m[17]                       Rise  0.2000 0.0000 0.1000 0.325296 0.699202 1.0245            1       100      c             | 
|    CLOCK_slh__c151/A CLKBUF_X1 Rise  0.2000 0.0000 0.1000          0.77983                                                   | 
|    CLOCK_slh__c151/Z CLKBUF_X1 Rise  0.2510 0.0510 0.0120 0.632676 1.06234  1.69502           1       100                    | 
|    M_reg[17]/D       DFF_X1    Rise  0.2510 0.0000 0.0120          1.14029                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to M_reg[17]/CK 


-------------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------|
|    clk                              Rise  0.0000 0.0000 0.1000 3.05988  10.1449  13.2048           3       100      c    K        | 
|    CTS_L1_c148/A      CLKBUF_X1     Rise  0.0000 0.0000 0.1000          0.77983                                     F             | 
|    CTS_L1_c148/Z      CLKBUF_X1     Rise  0.0530 0.0530 0.0130 1.43185  0.77983  2.21168           1       100      F    K        | 
|    CTS_L2_c129/A      CLKBUF_X1     Rise  0.0530 0.0000 0.0130          0.77983                                     F             | 
|    CTS_L2_c129/Z      CLKBUF_X1     Rise  0.1050 0.0520 0.0260 2.04032  7.95918  9.9995            1       100      F    K        | 
|    clk_gate_M_reg/CK  CLKGATETST_X8 Rise  0.1050 0.0000 0.0260          7.95918                                     FA            | 
|    clk_gate_M_reg/GCK CLKGATETST_X8 Rise  0.1490 0.0440 0.0210 25.8752  30.3889  56.2641           32      100      FA   K        | 
|    M_reg[17]/CK       DFF_X1        Rise  0.1570 0.0080 0.0220          0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1570 0.1570 | 
| library hold check                       |  0.0130 0.1700 | 
| data required time                       |  0.1700        | 
|                                          |                | 
| data arrival time                        |  0.2510        | 
| data required time                       | -0.1700        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0810        | 
-------------------------------------------------------------


 Timing Path to M_reg[20]/D 
  
 Path Start Point : m[20] 
 Path End Point   : M_reg[20] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------
| Pin                  Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------|
|    m[20]                       Rise  0.2000 0.0000 0.1000 0.368402 0.699202 1.0676            1       100      c             | 
|    CLOCK_slh__c155/A CLKBUF_X1 Rise  0.2000 0.0000 0.1000          0.77983                                                   | 
|    CLOCK_slh__c155/Z CLKBUF_X1 Rise  0.2510 0.0510 0.0120 0.519233 1.06234  1.58158           1       100                    | 
|    M_reg[20]/D       DFF_X1    Rise  0.2510 0.0000 0.0120          1.14029                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to M_reg[20]/CK 


-------------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------|
|    clk                              Rise  0.0000 0.0000 0.1000 3.05988  10.1449  13.2048           3       100      c    K        | 
|    CTS_L1_c148/A      CLKBUF_X1     Rise  0.0000 0.0000 0.1000          0.77983                                     F             | 
|    CTS_L1_c148/Z      CLKBUF_X1     Rise  0.0530 0.0530 0.0130 1.43185  0.77983  2.21168           1       100      F    K        | 
|    CTS_L2_c129/A      CLKBUF_X1     Rise  0.0530 0.0000 0.0130          0.77983                                     F             | 
|    CTS_L2_c129/Z      CLKBUF_X1     Rise  0.1050 0.0520 0.0260 2.04032  7.95918  9.9995            1       100      F    K        | 
|    clk_gate_M_reg/CK  CLKGATETST_X8 Rise  0.1050 0.0000 0.0260          7.95918                                     FA            | 
|    clk_gate_M_reg/GCK CLKGATETST_X8 Rise  0.1490 0.0440 0.0210 25.8752  30.3889  56.2641           32      100      FA   K        | 
|    M_reg[20]/CK       DFF_X1        Rise  0.1570 0.0080 0.0220          0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1570 0.1570 | 
| library hold check                       |  0.0130 0.1700 | 
| data required time                       |  0.1700        | 
|                                          |                | 
| data arrival time                        |  0.2510        | 
| data required time                       | -0.1700        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0810        | 
-------------------------------------------------------------


 Timing Path to P_reg[15]/D 
  
 Path Start Point : Q_reg[15] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : P_reg[15] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------|
|    clk                              Rise  0.0000 0.0000 0.1000 3.05988  9.14148  12.2014           3       100      c    K        | 
|    CTS_L1_c142/A      CLKBUF_X2     Rise  0.0000 0.0000 0.1000          1.40591                                     F             | 
|    CTS_L1_c142/Z      CLKBUF_X2     Rise  0.0530 0.0530 0.0150 0.150815 7.2041   7.35492           1       100      F    K        | 
|    clk_gate_A_reg/CK  CLKGATETST_X8 Rise  0.0530 0.0000 0.0150          7.95918                                     FA            | 
|    clk_gate_A_reg/GCK CLKGATETST_X8 Rise  0.0800 0.0270 0.0060 3.29303  2.49758  5.7906            2       100      FA   K        | 
|    CTS_L3_c11/A       CLKBUF_X3     Rise  0.0800 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L3_c11/Z       CLKBUF_X3     Rise  0.1520 0.0720 0.0480 25.881   31.6883  57.5693           37      100      F    K        | 
| Data Path:                                                                                                                        | 
|    Q_reg[15]/CK       DFF_X1        Rise  0.1530 0.0010 0.0480          0.949653                                    F             | 
|    Q_reg[15]/Q        DFF_X1        Rise  0.2540 0.1010 0.0100 0.398415 1.96938  2.3678            2       100      F             | 
|    P_reg[15]/D        DFF_X1        Rise  0.2540 0.0000 0.0100          1.14029                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to P_reg[15]/CK 


-------------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------|
|    clk                              Rise  0.0000 0.0000 0.1000 3.05988  10.1449  13.2048           3       100      c    K        | 
|    clk_gate_P_reg/CK  CLKGATETST_X8 Rise  0.0000 0.0000 0.1000          7.95918                                     FA            | 
|    clk_gate_P_reg/GCK CLKGATETST_X8 Rise  0.0360 0.0360 0.0080 3.44806  1.42116  4.86922           1       100      FA   K        | 
|    CTS_L2_c73/A       CLKBUF_X3     Rise  0.0360 0.0000 0.0080          1.42116                                     F             | 
|    CTS_L2_c73/Z       CLKBUF_X3     Rise  0.1440 0.1080 0.0930 48.3186  59.8282  108.147           63      100      F    K        | 
|    P_reg[15]/CK       DFF_X1        Rise  0.1530 0.0090 0.0920          0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1530 0.1530 | 
| library hold check                       |  0.0200 0.1730 | 
| data required time                       |  0.1730        | 
|                                          |                | 
| data arrival time                        |  0.2540        | 
| data required time                       | -0.1730        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0810        | 
-------------------------------------------------------------


 Timing Path to P_reg[16]/D 
  
 Path Start Point : Q_reg[16] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : P_reg[16] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------|
|    clk                              Rise  0.0000 0.0000 0.1000 3.05988  9.14148  12.2014           3       100      c    K        | 
|    CTS_L1_c142/A      CLKBUF_X2     Rise  0.0000 0.0000 0.1000          1.40591                                     F             | 
|    CTS_L1_c142/Z      CLKBUF_X2     Rise  0.0530 0.0530 0.0150 0.150815 7.2041   7.35492           1       100      F    K        | 
|    clk_gate_A_reg/CK  CLKGATETST_X8 Rise  0.0530 0.0000 0.0150          7.95918                                     FA            | 
|    clk_gate_A_reg/GCK CLKGATETST_X8 Rise  0.0800 0.0270 0.0060 3.29303  2.49758  5.7906            2       100      FA   K        | 
|    CTS_L3_c11/A       CLKBUF_X3     Rise  0.0800 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L3_c11/Z       CLKBUF_X3     Rise  0.1520 0.0720 0.0480 25.881   31.6883  57.5693           37      100      F    K        | 
| Data Path:                                                                                                                        | 
|    Q_reg[16]/CK       DFF_X1        Rise  0.1530 0.0010 0.0480          0.949653                                    F             | 
|    Q_reg[16]/Q        DFF_X1        Rise  0.2550 0.1020 0.0100 0.690109 1.96938  2.65949           2       100      F             | 
|    P_reg[16]/D        DFF_X1        Rise  0.2550 0.0000 0.0100          1.14029                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to P_reg[16]/CK 


-------------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------|
|    clk                              Rise  0.0000 0.0000 0.1000 3.05988  10.1449  13.2048           3       100      c    K        | 
|    clk_gate_P_reg/CK  CLKGATETST_X8 Rise  0.0000 0.0000 0.1000          7.95918                                     FA            | 
|    clk_gate_P_reg/GCK CLKGATETST_X8 Rise  0.0360 0.0360 0.0080 3.44806  1.42116  4.86922           1       100      FA   K        | 
|    CTS_L2_c73/A       CLKBUF_X3     Rise  0.0360 0.0000 0.0080          1.42116                                     F             | 
|    CTS_L2_c73/Z       CLKBUF_X3     Rise  0.1440 0.1080 0.0930 48.3186  59.8282  108.147           63      100      F    K        | 
|    P_reg[16]/CK       DFF_X1        Rise  0.1540 0.0100 0.0920          0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1540 0.1540 | 
| library hold check                       |  0.0200 0.1740 | 
| data required time                       |  0.1740        | 
|                                          |                | 
| data arrival time                        |  0.2550        | 
| data required time                       | -0.1740        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0810        | 
-------------------------------------------------------------


 Timing Path to M_reg[3]/D 
  
 Path Start Point : m[3] 
 Path End Point   : M_reg[3] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------
| Pin                  Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------|
|    m[3]                        Rise  0.2000 0.0000 0.1000 0.598804 0.699202 1.29801           1       100      c             | 
|    CLOCK_slh__c177/A CLKBUF_X1 Rise  0.2000 0.0000 0.1000          0.77983                                                   | 
|    CLOCK_slh__c177/Z CLKBUF_X1 Rise  0.2510 0.0510 0.0110 0.461832 1.06234  1.52417           1       100                    | 
|    M_reg[3]/D        DFF_X1    Rise  0.2510 0.0000 0.0110          1.14029                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to M_reg[3]/CK 


-------------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------|
|    clk                              Rise  0.0000 0.0000 0.1000 3.05988  10.1449  13.2048           3       100      c    K        | 
|    CTS_L1_c148/A      CLKBUF_X1     Rise  0.0000 0.0000 0.1000          0.77983                                     F             | 
|    CTS_L1_c148/Z      CLKBUF_X1     Rise  0.0530 0.0530 0.0130 1.43185  0.77983  2.21168           1       100      F    K        | 
|    CTS_L2_c129/A      CLKBUF_X1     Rise  0.0530 0.0000 0.0130          0.77983                                     F             | 
|    CTS_L2_c129/Z      CLKBUF_X1     Rise  0.1050 0.0520 0.0260 2.04032  7.95918  9.9995            1       100      F    K        | 
|    clk_gate_M_reg/CK  CLKGATETST_X8 Rise  0.1050 0.0000 0.0260          7.95918                                     FA            | 
|    clk_gate_M_reg/GCK CLKGATETST_X8 Rise  0.1490 0.0440 0.0210 25.8752  30.3889  56.2641           32      100      FA   K        | 
|    M_reg[3]/CK        DFF_X1        Rise  0.1560 0.0070 0.0220          0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1560 0.1560 | 
| library hold check                       |  0.0130 0.1690 | 
| data required time                       |  0.1690        | 
|                                          |                | 
| data arrival time                        |  0.2510        | 
| data required time                       | -0.1690        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0820        | 
-------------------------------------------------------------


 Timing Path to M_reg[6]/D 
  
 Path Start Point : m[6] 
 Path End Point   : M_reg[6] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------
| Pin                  Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------|
|    m[6]                        Rise  0.2000 0.0000 0.1000 0.305498 0.699202 1.0047            1       100      c             | 
|    CLOCK_slh__c191/A CLKBUF_X1 Rise  0.2000 0.0000 0.1000          0.77983                                                   | 
|    CLOCK_slh__c191/Z CLKBUF_X1 Rise  0.2510 0.0510 0.0110 0.455841 1.06234  1.51818           1       100                    | 
|    M_reg[6]/D        DFF_X1    Rise  0.2510 0.0000 0.0110          1.14029                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to M_reg[6]/CK 


-------------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------|
|    clk                              Rise  0.0000 0.0000 0.1000 3.05988  10.1449  13.2048           3       100      c    K        | 
|    CTS_L1_c148/A      CLKBUF_X1     Rise  0.0000 0.0000 0.1000          0.77983                                     F             | 
|    CTS_L1_c148/Z      CLKBUF_X1     Rise  0.0530 0.0530 0.0130 1.43185  0.77983  2.21168           1       100      F    K        | 
|    CTS_L2_c129/A      CLKBUF_X1     Rise  0.0530 0.0000 0.0130          0.77983                                     F             | 
|    CTS_L2_c129/Z      CLKBUF_X1     Rise  0.1050 0.0520 0.0260 2.04032  7.95918  9.9995            1       100      F    K        | 
|    clk_gate_M_reg/CK  CLKGATETST_X8 Rise  0.1050 0.0000 0.0260          7.95918                                     FA            | 
|    clk_gate_M_reg/GCK CLKGATETST_X8 Rise  0.1490 0.0440 0.0210 25.8752  30.3889  56.2641           32      100      FA   K        | 
|    M_reg[6]/CK        DFF_X1        Rise  0.1560 0.0070 0.0220          0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1560 0.1560 | 
| library hold check                       |  0.0130 0.1690 | 
| data required time                       |  0.1690        | 
|                                          |                | 
| data arrival time                        |  0.2510        | 
| data required time                       | -0.1690        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0820        | 
-------------------------------------------------------------


 Timing Path to M_reg[15]/D 
  
 Path Start Point : m[15] 
 Path End Point   : M_reg[15] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------
| Pin                  Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------|
|    m[15]                       Rise  0.2000 0.0000 0.1000 0.293718 0.699202 0.99292           1       100      c             | 
|    CLOCK_slh__c167/A CLKBUF_X1 Rise  0.2000 0.0000 0.1000          0.77983                                                   | 
|    CLOCK_slh__c167/Z CLKBUF_X1 Rise  0.2510 0.0510 0.0120 0.505604 1.06234  1.56795           1       100                    | 
|    M_reg[15]/D       DFF_X1    Rise  0.2510 0.0000 0.0120          1.14029                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to M_reg[15]/CK 


-------------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------|
|    clk                              Rise  0.0000 0.0000 0.1000 3.05988  10.1449  13.2048           3       100      c    K        | 
|    CTS_L1_c148/A      CLKBUF_X1     Rise  0.0000 0.0000 0.1000          0.77983                                     F             | 
|    CTS_L1_c148/Z      CLKBUF_X1     Rise  0.0530 0.0530 0.0130 1.43185  0.77983  2.21168           1       100      F    K        | 
|    CTS_L2_c129/A      CLKBUF_X1     Rise  0.0530 0.0000 0.0130          0.77983                                     F             | 
|    CTS_L2_c129/Z      CLKBUF_X1     Rise  0.1050 0.0520 0.0260 2.04032  7.95918  9.9995            1       100      F    K        | 
|    clk_gate_M_reg/CK  CLKGATETST_X8 Rise  0.1050 0.0000 0.0260          7.95918                                     FA            | 
|    clk_gate_M_reg/GCK CLKGATETST_X8 Rise  0.1490 0.0440 0.0210 25.8752  30.3889  56.2641           32      100      FA   K        | 
|    M_reg[15]/CK       DFF_X1        Rise  0.1560 0.0070 0.0220          0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1560 0.1560 | 
| library hold check                       |  0.0130 0.1690 | 
| data required time                       |  0.1690        | 
|                                          |                | 
| data arrival time                        |  0.2510        | 
| data required time                       | -0.1690        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0820        | 
-------------------------------------------------------------


 Timing Path to M_reg[19]/D 
  
 Path Start Point : m[19] 
 Path End Point   : M_reg[19] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------
| Pin                  Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------|
|    m[19]                       Rise  0.2000 0.0000 0.1000 0.282263 0.699202 0.981465          1       100      c             | 
|    CLOCK_slh__c173/A CLKBUF_X1 Rise  0.2000 0.0000 0.1000          0.77983                                                   | 
|    CLOCK_slh__c173/Z CLKBUF_X1 Rise  0.2510 0.0510 0.0120 0.500477 1.06234  1.56282           1       100                    | 
|    M_reg[19]/D       DFF_X1    Rise  0.2510 0.0000 0.0120          1.14029                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to M_reg[19]/CK 


-------------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------|
|    clk                              Rise  0.0000 0.0000 0.1000 3.05988  10.1449  13.2048           3       100      c    K        | 
|    CTS_L1_c148/A      CLKBUF_X1     Rise  0.0000 0.0000 0.1000          0.77983                                     F             | 
|    CTS_L1_c148/Z      CLKBUF_X1     Rise  0.0530 0.0530 0.0130 1.43185  0.77983  2.21168           1       100      F    K        | 
|    CTS_L2_c129/A      CLKBUF_X1     Rise  0.0530 0.0000 0.0130          0.77983                                     F             | 
|    CTS_L2_c129/Z      CLKBUF_X1     Rise  0.1050 0.0520 0.0260 2.04032  7.95918  9.9995            1       100      F    K        | 
|    clk_gate_M_reg/CK  CLKGATETST_X8 Rise  0.1050 0.0000 0.0260          7.95918                                     FA            | 
|    clk_gate_M_reg/GCK CLKGATETST_X8 Rise  0.1490 0.0440 0.0210 25.8752  30.3889  56.2641           32      100      FA   K        | 
|    M_reg[19]/CK       DFF_X1        Rise  0.1560 0.0070 0.0220          0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1560 0.1560 | 
| library hold check                       |  0.0130 0.1690 | 
| data required time                       |  0.1690        | 
|                                          |                | 
| data arrival time                        |  0.2510        | 
| data required time                       | -0.1690        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0820        | 
-------------------------------------------------------------


 Timing Path to M_reg[7]/D 
  
 Path Start Point : m[7] 
 Path End Point   : M_reg[7] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------
| Pin                  Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------|
|    m[7]                        Rise  0.2000 0.0000 0.1000 0.36825  0.699202 1.06745           1       100      c             | 
|    CLOCK_slh__c169/A CLKBUF_X1 Rise  0.2000 0.0000 0.1000          0.77983                                                   | 
|    CLOCK_slh__c169/Z CLKBUF_X1 Rise  0.2520 0.0520 0.0120 0.721432 1.06234  1.78377           1       100                    | 
|    M_reg[7]/D        DFF_X1    Rise  0.2520 0.0000 0.0120          1.14029                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to M_reg[7]/CK 


-------------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------|
|    clk                              Rise  0.0000 0.0000 0.1000 3.05988  10.1449  13.2048           3       100      c    K        | 
|    CTS_L1_c148/A      CLKBUF_X1     Rise  0.0000 0.0000 0.1000          0.77983                                     F             | 
|    CTS_L1_c148/Z      CLKBUF_X1     Rise  0.0530 0.0530 0.0130 1.43185  0.77983  2.21168           1       100      F    K        | 
|    CTS_L2_c129/A      CLKBUF_X1     Rise  0.0530 0.0000 0.0130          0.77983                                     F             | 
|    CTS_L2_c129/Z      CLKBUF_X1     Rise  0.1050 0.0520 0.0260 2.04032  7.95918  9.9995            1       100      F    K        | 
|    clk_gate_M_reg/CK  CLKGATETST_X8 Rise  0.1050 0.0000 0.0260          7.95918                                     FA            | 
|    clk_gate_M_reg/GCK CLKGATETST_X8 Rise  0.1490 0.0440 0.0210 25.8752  30.3889  56.2641           32      100      FA   K        | 
|    M_reg[7]/CK        DFF_X1        Rise  0.1560 0.0070 0.0220          0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1560 0.1560 | 
| library hold check                       |  0.0130 0.1690 | 
| data required time                       |  0.1690        | 
|                                          |                | 
| data arrival time                        |  0.2520        | 
| data required time                       | -0.1690        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0830        | 
-------------------------------------------------------------


 Timing Path to M_reg[0]/D 
  
 Path Start Point : m[0] 
 Path End Point   : M_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------
| Pin                  Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------|
|    m[0]                        Rise  0.2000 0.0000 0.1000 0.195036 0.699202 0.894238          1       100      c             | 
|    CLOCK_slh__c199/A CLKBUF_X1 Rise  0.2000 0.0000 0.1000          0.77983                                                   | 
|    CLOCK_slh__c199/Z CLKBUF_X1 Rise  0.2510 0.0510 0.0120 0.634513 1.06234  1.69686           1       100                    | 
|    M_reg[0]/D        DFF_X1    Rise  0.2510 0.0000 0.0120          1.14029                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to M_reg[0]/CK 


-------------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------|
|    clk                              Rise  0.0000 0.0000 0.1000 3.05988  10.1449  13.2048           3       100      c    K        | 
|    CTS_L1_c148/A      CLKBUF_X1     Rise  0.0000 0.0000 0.1000          0.77983                                     F             | 
|    CTS_L1_c148/Z      CLKBUF_X1     Rise  0.0530 0.0530 0.0130 1.43185  0.77983  2.21168           1       100      F    K        | 
|    CTS_L2_c129/A      CLKBUF_X1     Rise  0.0530 0.0000 0.0130          0.77983                                     F             | 
|    CTS_L2_c129/Z      CLKBUF_X1     Rise  0.1050 0.0520 0.0260 2.04032  7.95918  9.9995            1       100      F    K        | 
|    clk_gate_M_reg/CK  CLKGATETST_X8 Rise  0.1050 0.0000 0.0260          7.95918                                     FA            | 
|    clk_gate_M_reg/GCK CLKGATETST_X8 Rise  0.1490 0.0440 0.0210 25.8752  30.3889  56.2641           32      100      FA   K        | 
|    M_reg[0]/CK        DFF_X1        Rise  0.1540 0.0050 0.0220          0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1540 0.1540 | 
| library hold check                       |  0.0130 0.1670 | 
| data required time                       |  0.1670        | 
|                                          |                | 
| data arrival time                        |  0.2510        | 
| data required time                       | -0.1670        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0840        | 
-------------------------------------------------------------


 Timing Path to M_reg[2]/D 
  
 Path Start Point : m[2] 
 Path End Point   : M_reg[2] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------
| Pin                  Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------|
|    m[2]                        Rise  0.2000 0.0000 0.1000 0.612015 0.699202 1.31122           1       100      c             | 
|    CLOCK_slh__c195/A CLKBUF_X1 Rise  0.2000 0.0000 0.1000          0.77983                                                   | 
|    CLOCK_slh__c195/Z CLKBUF_X1 Rise  0.2530 0.0530 0.0130 1.10807  1.06234  2.17041           1       100                    | 
|    M_reg[2]/D        DFF_X1    Rise  0.2530 0.0000 0.0130          1.14029                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to M_reg[2]/CK 


-------------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------|
|    clk                              Rise  0.0000 0.0000 0.1000 3.05988  10.1449  13.2048           3       100      c    K        | 
|    CTS_L1_c148/A      CLKBUF_X1     Rise  0.0000 0.0000 0.1000          0.77983                                     F             | 
|    CTS_L1_c148/Z      CLKBUF_X1     Rise  0.0530 0.0530 0.0130 1.43185  0.77983  2.21168           1       100      F    K        | 
|    CTS_L2_c129/A      CLKBUF_X1     Rise  0.0530 0.0000 0.0130          0.77983                                     F             | 
|    CTS_L2_c129/Z      CLKBUF_X1     Rise  0.1050 0.0520 0.0260 2.04032  7.95918  9.9995            1       100      F    K        | 
|    clk_gate_M_reg/CK  CLKGATETST_X8 Rise  0.1050 0.0000 0.0260          7.95918                                     FA            | 
|    clk_gate_M_reg/GCK CLKGATETST_X8 Rise  0.1490 0.0440 0.0210 25.8752  30.3889  56.2641           32      100      FA   K        | 
|    M_reg[2]/CK        DFF_X1        Rise  0.1560 0.0070 0.0220          0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1560 0.1560 | 
| library hold check                       |  0.0130 0.1690 | 
| data required time                       |  0.1690        | 
|                                          |                | 
| data arrival time                        |  0.2530        | 
| data required time                       | -0.1690        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0840        | 
-------------------------------------------------------------


 Timing Path to P_reg[39]/D 
  
 Path Start Point : A_reg[7] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : P_reg[39] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------|
|    clk                              Rise  0.0000 0.0000 0.1000 3.05988  9.14148  12.2014           3       100      c    K        | 
|    CTS_L1_c142/A      CLKBUF_X2     Rise  0.0000 0.0000 0.1000          1.40591                                     F             | 
|    CTS_L1_c142/Z      CLKBUF_X2     Rise  0.0530 0.0530 0.0150 0.150815 7.2041   7.35492           1       100      F    K        | 
|    clk_gate_A_reg/CK  CLKGATETST_X8 Rise  0.0530 0.0000 0.0150          7.95918                                     FA            | 
|    clk_gate_A_reg/GCK CLKGATETST_X8 Rise  0.0800 0.0270 0.0060 3.29303  2.49758  5.7906            2       100      FA   K        | 
|    CTS_L3_c12/A       CLKBUF_X3     Rise  0.0800 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L3_c12/Z       CLKBUF_X3     Rise  0.1480 0.0680 0.0440 24.1348  28.2625  52.3973           33      100      F    K        | 
| Data Path:                                                                                                                        | 
|    A_reg[7]/CK        DFF_X1        Rise  0.1490 0.0010 0.0440          0.949653                                    F             | 
|    A_reg[7]/Q         DFF_X1        Rise  0.2680 0.1190 0.0280 2.30398  8.59829  10.9023           6       100      F             | 
|    P_reg[39]/D        DFF_X1        Rise  0.2680 0.0000 0.0280          1.14029                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to P_reg[39]/CK 


-------------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------|
|    clk                              Rise  0.0000 0.0000 0.1000 3.05988  10.1449  13.2048           3       100      c    K        | 
|    clk_gate_P_reg/CK  CLKGATETST_X8 Rise  0.0000 0.0000 0.1000          7.95918                                     FA            | 
|    clk_gate_P_reg/GCK CLKGATETST_X8 Rise  0.0360 0.0360 0.0080 3.44806  1.42116  4.86922           1       100      FA   K        | 
|    CTS_L2_c73/A       CLKBUF_X3     Rise  0.0360 0.0000 0.0080          1.42116                                     F             | 
|    CTS_L2_c73/Z       CLKBUF_X3     Rise  0.1440 0.1080 0.0930 48.3186  59.8282  108.147           63      100      F    K        | 
|    P_reg[39]/CK       DFF_X1        Rise  0.1580 0.0140 0.0920          0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1580 0.1580 | 
| library hold check                       |  0.0260 0.1840 | 
| data required time                       |  0.1840        | 
|                                          |                | 
| data arrival time                        |  0.2680        | 
| data required time                       | -0.1840        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0840        | 
-------------------------------------------------------------


 Timing Path to P_reg[43]/D 
  
 Path Start Point : A_reg[11] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : P_reg[43] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------|
|    clk                              Rise  0.0000 0.0000 0.1000 3.05988  9.14148  12.2014           3       100      c    K        | 
|    CTS_L1_c142/A      CLKBUF_X2     Rise  0.0000 0.0000 0.1000          1.40591                                     F             | 
|    CTS_L1_c142/Z      CLKBUF_X2     Rise  0.0530 0.0530 0.0150 0.150815 7.2041   7.35492           1       100      F    K        | 
|    clk_gate_A_reg/CK  CLKGATETST_X8 Rise  0.0530 0.0000 0.0150          7.95918                                     FA            | 
|    clk_gate_A_reg/GCK CLKGATETST_X8 Rise  0.0800 0.0270 0.0060 3.29303  2.49758  5.7906            2       100      FA   K        | 
|    CTS_L3_c12/A       CLKBUF_X3     Rise  0.0800 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L3_c12/Z       CLKBUF_X3     Rise  0.1480 0.0680 0.0440 24.1348  28.2625  52.3973           33      100      F    K        | 
| Data Path:                                                                                                                        | 
|    A_reg[11]/CK       DFF_X1        Rise  0.1500 0.0020 0.0440          0.949653                                    F             | 
|    A_reg[11]/Q        DFF_X1        Rise  0.2690 0.1190 0.0270 2.20098  8.59829  10.7993           6       100      F             | 
|    P_reg[43]/D        DFF_X1        Rise  0.2690 0.0000 0.0270          1.14029                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to P_reg[43]/CK 


-------------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------|
|    clk                              Rise  0.0000 0.0000 0.1000 3.05988  10.1449  13.2048           3       100      c    K        | 
|    clk_gate_P_reg/CK  CLKGATETST_X8 Rise  0.0000 0.0000 0.1000          7.95918                                     FA            | 
|    clk_gate_P_reg/GCK CLKGATETST_X8 Rise  0.0360 0.0360 0.0080 3.44806  1.42116  4.86922           1       100      FA   K        | 
|    CTS_L2_c73/A       CLKBUF_X3     Rise  0.0360 0.0000 0.0080          1.42116                                     F             | 
|    CTS_L2_c73/Z       CLKBUF_X3     Rise  0.1440 0.1080 0.0930 48.3186  59.8282  108.147           63      100      F    K        | 
|    P_reg[43]/CK       DFF_X1        Rise  0.1580 0.0140 0.0920          0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1580 0.1580 | 
| library hold check                       |  0.0260 0.1840 | 
| data required time                       |  0.1840        | 
|                                          |                | 
| data arrival time                        |  0.2690        | 
| data required time                       | -0.1840        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0850        | 
-------------------------------------------------------------


 Timing Path to P_reg[54]/D 
  
 Path Start Point : A_reg[22] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : P_reg[54] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------|
|    clk                              Rise  0.0000 0.0000 0.1000 3.05988  9.14148  12.2014           3       100      c    K        | 
|    CTS_L1_c142/A      CLKBUF_X2     Rise  0.0000 0.0000 0.1000          1.40591                                     F             | 
|    CTS_L1_c142/Z      CLKBUF_X2     Rise  0.0530 0.0530 0.0150 0.150815 7.2041   7.35492           1       100      F    K        | 
|    clk_gate_A_reg/CK  CLKGATETST_X8 Rise  0.0530 0.0000 0.0150          7.95918                                     FA            | 
|    clk_gate_A_reg/GCK CLKGATETST_X8 Rise  0.0800 0.0270 0.0060 3.29303  2.49758  5.7906            2       100      FA   K        | 
|    CTS_L3_c12/A       CLKBUF_X3     Rise  0.0800 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L3_c12/Z       CLKBUF_X3     Rise  0.1480 0.0680 0.0440 24.1348  28.2625  52.3973           33      100      F    K        | 
| Data Path:                                                                                                                        | 
|    A_reg[22]/CK       DFF_X1        Rise  0.1490 0.0010 0.0440          0.949653                                    F             | 
|    A_reg[22]/Q        DFF_X1        Rise  0.2700 0.1210 0.0300 3.09855  8.65477  11.7533           6       100      F             | 
|    P_reg[54]/D        DFF_X1        Rise  0.2700 0.0000 0.0300          1.14029                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to P_reg[54]/CK 


-------------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------|
|    clk                              Rise  0.0000 0.0000 0.1000 3.05988  10.1449  13.2048           3       100      c    K        | 
|    clk_gate_P_reg/CK  CLKGATETST_X8 Rise  0.0000 0.0000 0.1000          7.95918                                     FA            | 
|    clk_gate_P_reg/GCK CLKGATETST_X8 Rise  0.0360 0.0360 0.0080 3.44806  1.42116  4.86922           1       100      FA   K        | 
|    CTS_L2_c73/A       CLKBUF_X3     Rise  0.0360 0.0000 0.0080          1.42116                                     F             | 
|    CTS_L2_c73/Z       CLKBUF_X3     Rise  0.1440 0.1080 0.0930 48.3186  59.8282  108.147           63      100      F    K        | 
|    P_reg[54]/CK       DFF_X1        Rise  0.1580 0.0140 0.0920          0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1580 0.1580 | 
| library hold check                       |  0.0270 0.1850 | 
| data required time                       |  0.1850        | 
|                                          |                | 
| data arrival time                        |  0.2700        | 
| data required time                       | -0.1850        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0850        | 
-------------------------------------------------------------


 Timing Path to M_reg[28]/D 
  
 Path Start Point : m[28] 
 Path End Point   : M_reg[28] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------
| Pin                  Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------|
|    m[28]                       Rise  0.2000 0.0000 0.1000 0.532527 0.699202 1.23173           1       100      c             | 
|    CLOCK_slh__c207/A CLKBUF_X1 Rise  0.2000 0.0000 0.1000          0.77983                                                   | 
|    CLOCK_slh__c207/Z CLKBUF_X1 Rise  0.2510 0.0510 0.0120 0.650276 1.06234  1.71262           1       100                    | 
|    M_reg[28]/D       DFF_X1    Rise  0.2510 0.0000 0.0120          1.14029                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to M_reg[28]/CK 


-------------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------|
|    clk                              Rise  0.0000 0.0000 0.1000 3.05988  10.1449  13.2048           3       100      c    K        | 
|    CTS_L1_c148/A      CLKBUF_X1     Rise  0.0000 0.0000 0.1000          0.77983                                     F             | 
|    CTS_L1_c148/Z      CLKBUF_X1     Rise  0.0530 0.0530 0.0130 1.43185  0.77983  2.21168           1       100      F    K        | 
|    CTS_L2_c129/A      CLKBUF_X1     Rise  0.0530 0.0000 0.0130          0.77983                                     F             | 
|    CTS_L2_c129/Z      CLKBUF_X1     Rise  0.1050 0.0520 0.0260 2.04032  7.95918  9.9995            1       100      F    K        | 
|    clk_gate_M_reg/CK  CLKGATETST_X8 Rise  0.1050 0.0000 0.0260          7.95918                                     FA            | 
|    clk_gate_M_reg/GCK CLKGATETST_X8 Rise  0.1490 0.0440 0.0210 25.8752  30.3889  56.2641           32      100      FA   K        | 
|    M_reg[28]/CK       DFF_X1        Rise  0.1520 0.0030 0.0220          0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1520 0.1520 | 
| library hold check                       |  0.0130 0.1650 | 
| data required time                       |  0.1650        | 
|                                          |                | 
| data arrival time                        |  0.2510        | 
| data required time                       | -0.1650        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0860        | 
-------------------------------------------------------------


 Timing Path to M_reg[22]/D 
  
 Path Start Point : m[22] 
 Path End Point   : M_reg[22] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------
| Pin                  Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------|
|    m[22]                       Rise  0.2000 0.0000 0.1000 0.155854 0.699202 0.855056          1       100      c             | 
|    CLOCK_slh__c163/A CLKBUF_X1 Rise  0.2000 0.0000 0.1000          0.77983                                                   | 
|    CLOCK_slh__c163/Z CLKBUF_X1 Rise  0.2560 0.0560 0.0140 1.88181  1.06234  2.94415           1       100                    | 
|    M_reg[22]/D       DFF_X1    Rise  0.2560 0.0000 0.0140          1.14029                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to M_reg[22]/CK 


-------------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------|
|    clk                              Rise  0.0000 0.0000 0.1000 3.05988  10.1449  13.2048           3       100      c    K        | 
|    CTS_L1_c148/A      CLKBUF_X1     Rise  0.0000 0.0000 0.1000          0.77983                                     F             | 
|    CTS_L1_c148/Z      CLKBUF_X1     Rise  0.0530 0.0530 0.0130 1.43185  0.77983  2.21168           1       100      F    K        | 
|    CTS_L2_c129/A      CLKBUF_X1     Rise  0.0530 0.0000 0.0130          0.77983                                     F             | 
|    CTS_L2_c129/Z      CLKBUF_X1     Rise  0.1050 0.0520 0.0260 2.04032  7.95918  9.9995            1       100      F    K        | 
|    clk_gate_M_reg/CK  CLKGATETST_X8 Rise  0.1050 0.0000 0.0260          7.95918                                     FA            | 
|    clk_gate_M_reg/GCK CLKGATETST_X8 Rise  0.1490 0.0440 0.0210 25.8752  30.3889  56.2641           32      100      FA   K        | 
|    M_reg[22]/CK       DFF_X1        Rise  0.1560 0.0070 0.0220          0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1560 0.1560 | 
| library hold check                       |  0.0140 0.1700 | 
| data required time                       |  0.1700        | 
|                                          |                | 
| data arrival time                        |  0.2560        | 
| data required time                       | -0.1700        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0860        | 
-------------------------------------------------------------


 Timing Path to M_reg[23]/D 
  
 Path Start Point : m[23] 
 Path End Point   : M_reg[23] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------
| Pin                  Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------|
|    m[23]                       Rise  0.2000 0.0000 0.1000 0.229977 0.699202 0.929179          1       100      c             | 
|    CLOCK_slh__c165/A CLKBUF_X1 Rise  0.2000 0.0000 0.1000          0.77983                                                   | 
|    CLOCK_slh__c165/Z CLKBUF_X1 Rise  0.2560 0.0560 0.0140 2.0467   1.06234  3.10904           1       100                    | 
|    M_reg[23]/D       DFF_X1    Rise  0.2560 0.0000 0.0140          1.14029                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to M_reg[23]/CK 


-------------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------|
|    clk                              Rise  0.0000 0.0000 0.1000 3.05988  10.1449  13.2048           3       100      c    K        | 
|    CTS_L1_c148/A      CLKBUF_X1     Rise  0.0000 0.0000 0.1000          0.77983                                     F             | 
|    CTS_L1_c148/Z      CLKBUF_X1     Rise  0.0530 0.0530 0.0130 1.43185  0.77983  2.21168           1       100      F    K        | 
|    CTS_L2_c129/A      CLKBUF_X1     Rise  0.0530 0.0000 0.0130          0.77983                                     F             | 
|    CTS_L2_c129/Z      CLKBUF_X1     Rise  0.1050 0.0520 0.0260 2.04032  7.95918  9.9995            1       100      F    K        | 
|    clk_gate_M_reg/CK  CLKGATETST_X8 Rise  0.1050 0.0000 0.0260          7.95918                                     FA            | 
|    clk_gate_M_reg/GCK CLKGATETST_X8 Rise  0.1490 0.0440 0.0210 25.8752  30.3889  56.2641           32      100      FA   K        | 
|    M_reg[23]/CK       DFF_X1        Rise  0.1560 0.0070 0.0220          0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1560 0.1560 | 
| library hold check                       |  0.0140 0.1700 | 
| data required time                       |  0.1700        | 
|                                          |                | 
| data arrival time                        |  0.2560        | 
| data required time                       | -0.1700        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0860        | 
-------------------------------------------------------------


 Timing Path to M_reg[31]/D 
  
 Path Start Point : m[31] 
 Path End Point   : M_reg[31] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------
| Pin                  Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------|
|    m[31]                       Rise  0.2000 0.0000 0.1000 0.689252 0.699202 1.38845           1       100      c             | 
|    CLOCK_slh__c171/A CLKBUF_X1 Rise  0.2000 0.0000 0.1000          0.77983                                                   | 
|    CLOCK_slh__c171/Z CLKBUF_X1 Rise  0.2560 0.0560 0.0140 2.10057  1.06234  3.16291           1       100                    | 
|    M_reg[31]/D       DFF_X1    Rise  0.2560 0.0000 0.0140          1.14029                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to M_reg[31]/CK 


-------------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------|
|    clk                              Rise  0.0000 0.0000 0.1000 3.05988  10.1449  13.2048           3       100      c    K        | 
|    CTS_L1_c148/A      CLKBUF_X1     Rise  0.0000 0.0000 0.1000          0.77983                                     F             | 
|    CTS_L1_c148/Z      CLKBUF_X1     Rise  0.0530 0.0530 0.0130 1.43185  0.77983  2.21168           1       100      F    K        | 
|    CTS_L2_c129/A      CLKBUF_X1     Rise  0.0530 0.0000 0.0130          0.77983                                     F             | 
|    CTS_L2_c129/Z      CLKBUF_X1     Rise  0.1050 0.0520 0.0260 2.04032  7.95918  9.9995            1       100      F    K        | 
|    clk_gate_M_reg/CK  CLKGATETST_X8 Rise  0.1050 0.0000 0.0260          7.95918                                     FA            | 
|    clk_gate_M_reg/GCK CLKGATETST_X8 Rise  0.1490 0.0440 0.0210 25.8752  30.3889  56.2641           32      100      FA   K        | 
|    M_reg[31]/CK       DFF_X1        Rise  0.1560 0.0070 0.0220          0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1560 0.1560 | 
| library hold check                       |  0.0140 0.1700 | 
| data required time                       |  0.1700        | 
|                                          |                | 
| data arrival time                        |  0.2560        | 
| data required time                       | -0.1700        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0860        | 
-------------------------------------------------------------


 Timing Path to P_reg[0]/D 
  
 Path Start Point : Q_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : P_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------|
|    clk                              Rise  0.0000 0.0000 0.1000 3.05988  9.14148  12.2014           3       100      c    K        | 
|    CTS_L1_c142/A      CLKBUF_X2     Rise  0.0000 0.0000 0.1000          1.40591                                     F             | 
|    CTS_L1_c142/Z      CLKBUF_X2     Rise  0.0530 0.0530 0.0150 0.150815 7.2041   7.35492           1       100      F    K        | 
|    clk_gate_A_reg/CK  CLKGATETST_X8 Rise  0.0530 0.0000 0.0150          7.95918                                     FA            | 
|    clk_gate_A_reg/GCK CLKGATETST_X8 Rise  0.0800 0.0270 0.0060 3.29303  2.49758  5.7906            2       100      FA   K        | 
|    CTS_L3_c11/A       CLKBUF_X3     Rise  0.0800 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L3_c11/Z       CLKBUF_X3     Rise  0.1520 0.0720 0.0480 25.881   31.6883  57.5693           37      100      F    K        | 
| Data Path:                                                                                                                        | 
|    Q_reg[0]/CK        DFF_X1        Rise  0.1530 0.0010 0.0480          0.949653                                    F             | 
|    Q_reg[0]/Q         DFF_X1        Rise  0.2650 0.1120 0.0210 1.41616  6.45667  7.87283           4       100      F             | 
|    P_reg[0]/D         DFF_X1        Rise  0.2650 0.0000 0.0210          1.14029                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to P_reg[0]/CK 


-------------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------|
|    clk                              Rise  0.0000 0.0000 0.1000 3.05988  10.1449  13.2048           3       100      c    K        | 
|    clk_gate_P_reg/CK  CLKGATETST_X8 Rise  0.0000 0.0000 0.1000          7.95918                                     FA            | 
|    clk_gate_P_reg/GCK CLKGATETST_X8 Rise  0.0360 0.0360 0.0080 3.44806  1.42116  4.86922           1       100      FA   K        | 
|    CTS_L2_c73/A       CLKBUF_X3     Rise  0.0360 0.0000 0.0080          1.42116                                     F             | 
|    CTS_L2_c73/Z       CLKBUF_X3     Rise  0.1440 0.1080 0.0930 48.3186  59.8282  108.147           63      100      F    K        | 
|    P_reg[0]/CK        DFF_X1        Rise  0.1550 0.0110 0.0920          0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1550 0.1550 | 
| library hold check                       |  0.0240 0.1790 | 
| data required time                       |  0.1790        | 
|                                          |                | 
| data arrival time                        |  0.2650        | 
| data required time                       | -0.1790        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0860        | 
-------------------------------------------------------------


 Timing Path to P_reg[47]/D 
  
 Path Start Point : A_reg[15] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : P_reg[47] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------|
|    clk                              Rise  0.0000 0.0000 0.1000 3.05988  9.14148  12.2014           3       100      c    K        | 
|    CTS_L1_c142/A      CLKBUF_X2     Rise  0.0000 0.0000 0.1000          1.40591                                     F             | 
|    CTS_L1_c142/Z      CLKBUF_X2     Rise  0.0530 0.0530 0.0150 0.150815 7.2041   7.35492           1       100      F    K        | 
|    clk_gate_A_reg/CK  CLKGATETST_X8 Rise  0.0530 0.0000 0.0150          7.95918                                     FA            | 
|    clk_gate_A_reg/GCK CLKGATETST_X8 Rise  0.0800 0.0270 0.0060 3.29303  2.49758  5.7906            2       100      FA   K        | 
|    CTS_L3_c12/A       CLKBUF_X3     Rise  0.0800 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L3_c12/Z       CLKBUF_X3     Rise  0.1480 0.0680 0.0440 24.1348  28.2625  52.3973           33      100      F    K        | 
| Data Path:                                                                                                                        | 
|    A_reg[15]/CK       DFF_X1        Rise  0.1500 0.0020 0.0440          0.949653                                    F             | 
|    A_reg[15]/Q        DFF_X1        Rise  0.2700 0.1200 0.0290 2.78308  8.59829  11.3814           6       100      F             | 
|    P_reg[47]/D        DFF_X1        Rise  0.2700 0.0000 0.0290          1.14029                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to P_reg[47]/CK 


-------------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------|
|    clk                              Rise  0.0000 0.0000 0.1000 3.05988  10.1449  13.2048           3       100      c    K        | 
|    clk_gate_P_reg/CK  CLKGATETST_X8 Rise  0.0000 0.0000 0.1000          7.95918                                     FA            | 
|    clk_gate_P_reg/GCK CLKGATETST_X8 Rise  0.0360 0.0360 0.0080 3.44806  1.42116  4.86922           1       100      FA   K        | 
|    CTS_L2_c73/A       CLKBUF_X3     Rise  0.0360 0.0000 0.0080          1.42116                                     F             | 
|    CTS_L2_c73/Z       CLKBUF_X3     Rise  0.1440 0.1080 0.0930 48.3186  59.8282  108.147           63      100      F    K        | 
|    P_reg[47]/CK       DFF_X1        Rise  0.1580 0.0140 0.0920          0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1580 0.1580 | 
| library hold check                       |  0.0260 0.1840 | 
| data required time                       |  0.1840        | 
|                                          |                | 
| data arrival time                        |  0.2700        | 
| data required time                       | -0.1840        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0860        | 
-------------------------------------------------------------


 Timing Path to P_reg[40]/D 
  
 Path Start Point : A_reg[8] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : P_reg[40] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------|
|    clk                              Rise  0.0000 0.0000 0.1000 3.05988  9.14148  12.2014           3       100      c    K        | 
|    CTS_L1_c142/A      CLKBUF_X2     Rise  0.0000 0.0000 0.1000          1.40591                                     F             | 
|    CTS_L1_c142/Z      CLKBUF_X2     Rise  0.0530 0.0530 0.0150 0.150815 7.2041   7.35492           1       100      F    K        | 
|    clk_gate_A_reg/CK  CLKGATETST_X8 Rise  0.0530 0.0000 0.0150          7.95918                                     FA            | 
|    clk_gate_A_reg/GCK CLKGATETST_X8 Rise  0.0800 0.0270 0.0060 3.29303  2.49758  5.7906            2       100      FA   K        | 
|    CTS_L3_c12/A       CLKBUF_X3     Rise  0.0800 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L3_c12/Z       CLKBUF_X3     Rise  0.1480 0.0680 0.0440 24.1348  28.2625  52.3973           33      100      F    K        | 
| Data Path:                                                                                                                        | 
|    A_reg[8]/CK        DFF_X1        Rise  0.1490 0.0010 0.0440          0.949653                                    F             | 
|    A_reg[8]/Q         DFF_X1        Rise  0.2720 0.1230 0.0320 2.02778  10.6729  12.7006           7       100      F             | 
|    P_reg[40]/D        DFF_X1        Rise  0.2720 0.0000 0.0320          1.14029                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to P_reg[40]/CK 


-------------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------|
|    clk                              Rise  0.0000 0.0000 0.1000 3.05988  10.1449  13.2048           3       100      c    K        | 
|    clk_gate_P_reg/CK  CLKGATETST_X8 Rise  0.0000 0.0000 0.1000          7.95918                                     FA            | 
|    clk_gate_P_reg/GCK CLKGATETST_X8 Rise  0.0360 0.0360 0.0080 3.44806  1.42116  4.86922           1       100      FA   K        | 
|    CTS_L2_c73/A       CLKBUF_X3     Rise  0.0360 0.0000 0.0080          1.42116                                     F             | 
|    CTS_L2_c73/Z       CLKBUF_X3     Rise  0.1440 0.1080 0.0930 48.3186  59.8282  108.147           63      100      F    K        | 
|    P_reg[40]/CK       DFF_X1        Rise  0.1580 0.0140 0.0920          0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1580 0.1580 | 
| library hold check                       |  0.0280 0.1860 | 
| data required time                       |  0.1860        | 
|                                          |                | 
| data arrival time                        |  0.2720        | 
| data required time                       | -0.1860        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0860        | 
-------------------------------------------------------------


 Timing Path to M_reg[1]/D 
  
 Path Start Point : m[1] 
 Path End Point   : M_reg[1] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------
| Pin                  Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------|
|    m[1]                        Rise  0.2000 0.0000 0.1000 1.31335  0.699202 2.01255           1       100      c             | 
|    CLOCK_slh__c197/A CLKBUF_X1 Rise  0.2000 0.0000 0.1000          0.77983                                                   | 
|    CLOCK_slh__c197/Z CLKBUF_X1 Rise  0.2540 0.0540 0.0130 1.29647  1.06234  2.35881           1       100                    | 
|    M_reg[1]/D        DFF_X1    Rise  0.2540 0.0000 0.0130          1.14029                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to M_reg[1]/CK 


-------------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------|
|    clk                              Rise  0.0000 0.0000 0.1000 3.05988  10.1449  13.2048           3       100      c    K        | 
|    CTS_L1_c148/A      CLKBUF_X1     Rise  0.0000 0.0000 0.1000          0.77983                                     F             | 
|    CTS_L1_c148/Z      CLKBUF_X1     Rise  0.0530 0.0530 0.0130 1.43185  0.77983  2.21168           1       100      F    K        | 
|    CTS_L2_c129/A      CLKBUF_X1     Rise  0.0530 0.0000 0.0130          0.77983                                     F             | 
|    CTS_L2_c129/Z      CLKBUF_X1     Rise  0.1050 0.0520 0.0260 2.04032  7.95918  9.9995            1       100      F    K        | 
|    clk_gate_M_reg/CK  CLKGATETST_X8 Rise  0.1050 0.0000 0.0260          7.95918                                     FA            | 
|    clk_gate_M_reg/GCK CLKGATETST_X8 Rise  0.1490 0.0440 0.0210 25.8752  30.3889  56.2641           32      100      FA   K        | 
|    M_reg[1]/CK        DFF_X1        Rise  0.1540 0.0050 0.0220          0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1540 0.1540 | 
| library hold check                       |  0.0130 0.1670 | 
| data required time                       |  0.1670        | 
|                                          |                | 
| data arrival time                        |  0.2540        | 
| data required time                       | -0.1670        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0870        | 
-------------------------------------------------------------


 Timing Path to P_reg[35]/D 
  
 Path Start Point : A_reg[3] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : P_reg[35] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------|
|    clk                              Rise  0.0000 0.0000 0.1000 3.05988  9.14148  12.2014           3       100      c    K        | 
|    CTS_L1_c142/A      CLKBUF_X2     Rise  0.0000 0.0000 0.1000          1.40591                                     F             | 
|    CTS_L1_c142/Z      CLKBUF_X2     Rise  0.0530 0.0530 0.0150 0.150815 7.2041   7.35492           1       100      F    K        | 
|    clk_gate_A_reg/CK  CLKGATETST_X8 Rise  0.0530 0.0000 0.0150          7.95918                                     FA            | 
|    clk_gate_A_reg/GCK CLKGATETST_X8 Rise  0.0800 0.0270 0.0060 3.29303  2.49758  5.7906            2       100      FA   K        | 
|    CTS_L3_c11/A       CLKBUF_X3     Rise  0.0800 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L3_c11/Z       CLKBUF_X3     Rise  0.1520 0.0720 0.0480 25.881   31.6883  57.5693           37      100      F    K        | 
| Data Path:                                                                                                                        | 
|    A_reg[3]/CK        DFF_X1        Rise  0.1540 0.0020 0.0480          0.949653                                    F             | 
|    A_reg[3]/Q         DFF_X1        Rise  0.2700 0.1160 0.0240 1.70158  7.68968  9.39126           5       100      F             | 
|    P_reg[35]/D        DFF_X1        Rise  0.2700 0.0000 0.0240          1.14029                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to P_reg[35]/CK 


-------------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------|
|    clk                              Rise  0.0000 0.0000 0.1000 3.05988  10.1449  13.2048           3       100      c    K        | 
|    clk_gate_P_reg/CK  CLKGATETST_X8 Rise  0.0000 0.0000 0.1000          7.95918                                     FA            | 
|    clk_gate_P_reg/GCK CLKGATETST_X8 Rise  0.0360 0.0360 0.0080 3.44806  1.42116  4.86922           1       100      FA   K        | 
|    CTS_L2_c73/A       CLKBUF_X3     Rise  0.0360 0.0000 0.0080          1.42116                                     F             | 
|    CTS_L2_c73/Z       CLKBUF_X3     Rise  0.1440 0.1080 0.0930 48.3186  59.8282  108.147           63      100      F    K        | 
|    P_reg[35]/CK       DFF_X1        Rise  0.1580 0.0140 0.0920          0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1580 0.1580 | 
| library hold check                       |  0.0250 0.1830 | 
| data required time                       |  0.1830        | 
|                                          |                | 
| data arrival time                        |  0.2700        | 
| data required time                       | -0.1830        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0870        | 
-------------------------------------------------------------


 Timing Path to P_reg[37]/D 
  
 Path Start Point : A_reg[5] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : P_reg[37] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------|
|    clk                              Rise  0.0000 0.0000 0.1000 3.05988  9.14148  12.2014           3       100      c    K        | 
|    CTS_L1_c142/A      CLKBUF_X2     Rise  0.0000 0.0000 0.1000          1.40591                                     F             | 
|    CTS_L1_c142/Z      CLKBUF_X2     Rise  0.0530 0.0530 0.0150 0.150815 7.2041   7.35492           1       100      F    K        | 
|    clk_gate_A_reg/CK  CLKGATETST_X8 Rise  0.0530 0.0000 0.0150          7.95918                                     FA            | 
|    clk_gate_A_reg/GCK CLKGATETST_X8 Rise  0.0800 0.0270 0.0060 3.29303  2.49758  5.7906            2       100      FA   K        | 
|    CTS_L3_c12/A       CLKBUF_X3     Rise  0.0800 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L3_c12/Z       CLKBUF_X3     Rise  0.1480 0.0680 0.0440 24.1348  28.2625  52.3973           33      100      F    K        | 
| Data Path:                                                                                                                        | 
|    A_reg[5]/CK        DFF_X1        Rise  0.1490 0.0010 0.0440          0.949653                                    F             | 
|    A_reg[5]/Q         DFF_X1        Rise  0.2730 0.1240 0.0330 2.68192  10.6164  13.2983           7       100      F             | 
|    P_reg[37]/D        DFF_X1        Rise  0.2730 0.0000 0.0330          1.14029                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to P_reg[37]/CK 


-------------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------|
|    clk                              Rise  0.0000 0.0000 0.1000 3.05988  10.1449  13.2048           3       100      c    K        | 
|    clk_gate_P_reg/CK  CLKGATETST_X8 Rise  0.0000 0.0000 0.1000          7.95918                                     FA            | 
|    clk_gate_P_reg/GCK CLKGATETST_X8 Rise  0.0360 0.0360 0.0080 3.44806  1.42116  4.86922           1       100      FA   K        | 
|    CTS_L2_c73/A       CLKBUF_X3     Rise  0.0360 0.0000 0.0080          1.42116                                     F             | 
|    CTS_L2_c73/Z       CLKBUF_X3     Rise  0.1440 0.1080 0.0930 48.3186  59.8282  108.147           63      100      F    K        | 
|    P_reg[37]/CK       DFF_X1        Rise  0.1580 0.0140 0.0920          0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1580 0.1580 | 
| library hold check                       |  0.0280 0.1860 | 
| data required time                       |  0.1860        | 
|                                          |                | 
| data arrival time                        |  0.2730        | 
| data required time                       | -0.1860        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0870        | 
-------------------------------------------------------------


 Timing Path to P_reg[38]/D 
  
 Path Start Point : A_reg[6] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : P_reg[38] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------|
|    clk                              Rise  0.0000 0.0000 0.1000 3.05988  9.14148  12.2014           3       100      c    K        | 
|    CTS_L1_c142/A      CLKBUF_X2     Rise  0.0000 0.0000 0.1000          1.40591                                     F             | 
|    CTS_L1_c142/Z      CLKBUF_X2     Rise  0.0530 0.0530 0.0150 0.150815 7.2041   7.35492           1       100      F    K        | 
|    clk_gate_A_reg/CK  CLKGATETST_X8 Rise  0.0530 0.0000 0.0150          7.95918                                     FA            | 
|    clk_gate_A_reg/GCK CLKGATETST_X8 Rise  0.0800 0.0270 0.0060 3.29303  2.49758  5.7906            2       100      FA   K        | 
|    CTS_L3_c12/A       CLKBUF_X3     Rise  0.0800 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L3_c12/Z       CLKBUF_X3     Rise  0.1480 0.0680 0.0440 24.1348  28.2625  52.3973           33      100      F    K        | 
| Data Path:                                                                                                                        | 
|    A_reg[6]/CK        DFF_X1        Rise  0.1490 0.0010 0.0440          0.949653                                    F             | 
|    A_reg[6]/Q         DFF_X1        Rise  0.2730 0.1240 0.0330 2.44372  10.8274  13.2712           7       100      F             | 
|    P_reg[38]/D        DFF_X1        Rise  0.2730 0.0000 0.0330          1.14029                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to P_reg[38]/CK 


-------------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------|
|    clk                              Rise  0.0000 0.0000 0.1000 3.05988  10.1449  13.2048           3       100      c    K        | 
|    clk_gate_P_reg/CK  CLKGATETST_X8 Rise  0.0000 0.0000 0.1000          7.95918                                     FA            | 
|    clk_gate_P_reg/GCK CLKGATETST_X8 Rise  0.0360 0.0360 0.0080 3.44806  1.42116  4.86922           1       100      FA   K        | 
|    CTS_L2_c73/A       CLKBUF_X3     Rise  0.0360 0.0000 0.0080          1.42116                                     F             | 
|    CTS_L2_c73/Z       CLKBUF_X3     Rise  0.1440 0.1080 0.0930 48.3186  59.8282  108.147           63      100      F    K        | 
|    P_reg[38]/CK       DFF_X1        Rise  0.1580 0.0140 0.0920          0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1580 0.1580 | 
| library hold check                       |  0.0280 0.1860 | 
| data required time                       |  0.1860        | 
|                                          |                | 
| data arrival time                        |  0.2730        | 
| data required time                       | -0.1860        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0870        | 
-------------------------------------------------------------


 Timing Path to M_reg[27]/D 
  
 Path Start Point : m[27] 
 Path End Point   : M_reg[27] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------
| Pin                  Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------|
|    m[27]                       Rise  0.2000 0.0000 0.1000 0.528339 0.699202 1.22754           1       100      c             | 
|    CLOCK_slh__c213/A CLKBUF_X1 Rise  0.2000 0.0000 0.1000          0.77983                                                   | 
|    CLOCK_slh__c213/Z CLKBUF_X1 Rise  0.2510 0.0510 0.0120 0.535073 1.06234  1.59742           1       100                    | 
|    M_reg[27]/D       DFF_X1    Rise  0.2510 0.0000 0.0120          1.14029                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to M_reg[27]/CK 


-------------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------|
|    clk                              Rise  0.0000 0.0000 0.1000 3.05988  10.1449  13.2048           3       100      c    K        | 
|    CTS_L1_c148/A      CLKBUF_X1     Rise  0.0000 0.0000 0.1000          0.77983                                     F             | 
|    CTS_L1_c148/Z      CLKBUF_X1     Rise  0.0530 0.0530 0.0130 1.43185  0.77983  2.21168           1       100      F    K        | 
|    CTS_L2_c129/A      CLKBUF_X1     Rise  0.0530 0.0000 0.0130          0.77983                                     F             | 
|    CTS_L2_c129/Z      CLKBUF_X1     Rise  0.1050 0.0520 0.0260 2.04032  7.95918  9.9995            1       100      F    K        | 
|    clk_gate_M_reg/CK  CLKGATETST_X8 Rise  0.1050 0.0000 0.0260          7.95918                                     FA            | 
|    clk_gate_M_reg/GCK CLKGATETST_X8 Rise  0.1490 0.0440 0.0210 25.8752  30.3889  56.2641           32      100      FA   K        | 
|    M_reg[27]/CK       DFF_X1        Rise  0.1500 0.0010 0.0220          0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1500 0.1500 | 
| library hold check                       |  0.0130 0.1630 | 
| data required time                       |  0.1630        | 
|                                          |                | 
| data arrival time                        |  0.2510        | 
| data required time                       | -0.1630        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0880        | 
-------------------------------------------------------------


 Timing Path to M_reg[24]/D 
  
 Path Start Point : m[24] 
 Path End Point   : M_reg[24] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------
| Pin                  Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------|
|    m[24]                       Rise  0.2000 0.0000 0.1000 0.409944 0.699202 1.10915           1       100      c             | 
|    CLOCK_slh__c205/A CLKBUF_X1 Rise  0.2000 0.0000 0.1000          0.77983                                                   | 
|    CLOCK_slh__c205/Z CLKBUF_X1 Rise  0.2530 0.0530 0.0120 1.00488  1.06234  2.06722           1       100                    | 
|    M_reg[24]/D       DFF_X1    Rise  0.2530 0.0000 0.0120          1.14029                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to M_reg[24]/CK 


-------------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------|
|    clk                              Rise  0.0000 0.0000 0.1000 3.05988  10.1449  13.2048           3       100      c    K        | 
|    CTS_L1_c148/A      CLKBUF_X1     Rise  0.0000 0.0000 0.1000          0.77983                                     F             | 
|    CTS_L1_c148/Z      CLKBUF_X1     Rise  0.0530 0.0530 0.0130 1.43185  0.77983  2.21168           1       100      F    K        | 
|    CTS_L2_c129/A      CLKBUF_X1     Rise  0.0530 0.0000 0.0130          0.77983                                     F             | 
|    CTS_L2_c129/Z      CLKBUF_X1     Rise  0.1050 0.0520 0.0260 2.04032  7.95918  9.9995            1       100      F    K        | 
|    clk_gate_M_reg/CK  CLKGATETST_X8 Rise  0.1050 0.0000 0.0260          7.95918                                     FA            | 
|    clk_gate_M_reg/GCK CLKGATETST_X8 Rise  0.1490 0.0440 0.0210 25.8752  30.3889  56.2641           32      100      FA   K        | 
|    M_reg[24]/CK       DFF_X1        Rise  0.1520 0.0030 0.0220          0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1520 0.1520 | 
| library hold check                       |  0.0130 0.1650 | 
| data required time                       |  0.1650        | 
|                                          |                | 
| data arrival time                        |  0.2530        | 
| data required time                       | -0.1650        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0880        | 
-------------------------------------------------------------


info UI33: performed report_timing for 0 sec (CPU time: 0 sec; MEM: RSS - 293M, CVMEM - 1691M, PVMEM - 1843M)
