$date
	Sat Oct 22 23:46:17 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#866342
b10000 &
b10000 %
1$
b10000 !
1"
#866343
0"
#866346
b1000 &
b1000 %
#866350
b100 &
b100 %
#866354
b10 &
b10 %
#866358
b1 &
1#
b1 %
#866362
b0 &
b0 %
0#
0$
#1892043
b11 !
1"
#1892046
b11 &
b11 %
1$
#1892047
0"
#1892050
b1010 &
b1010 %
#1892054
b101 &
b101 %
#1892058
b10000 &
b10000 %
#1892062
b1000 &
b1000 %
#1892066
b100 &
b100 %
#1892070
b10 &
b10 %
#1892074
b1 &
b1 %
1#
#1892078
b0 &
0#
b0 %
0$
#2884684
b10 !
1"
#2884686
b10 &
b10 %
1$
#2884687
0"
#2884690
b1 &
b1 %
1#
#2884694
b0 &
0#
b0 %
0$
#4500012
