<!-- HTML header for doxygen 1.8.5-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.5"/>
<title>CORE-V-MCU Chip UVM Environment: uvme_cvmcu_chip_prd_c Class Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
  $(window).load(resizeHeight);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { searchBox.OnSelectItem(0); });
</script>
<script type="text/x-mathjax-config">
  MathJax.Hub.Config({
    extensions: ["tex2jax.js"],
    jax: ["input/TeX","output/HTML-CSS"],
});
</script><script src="https://cdn.mathjax.org/mathjax/latest/MathJax.js"></script>
<link href="doxygen-awesome.css" rel="stylesheet" type="text/css" />
<script type="text/javascript" src="doxygen-awesome-darkmode-toggle.js"></script>
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea" style="width: 100%;">
<table cellspacing="0" cellpadding="0" style="width: 100%;">
 <tbody>
 <tr style="height: 56px;">
  &#160;<span id="projectname">uvme_cvmcu_chip</span>
  <td style="padding-left: 0.5em; width: 100%;">
   <!--div id="projectnumber">CORE-V-MCU Chip UVM Environment
   </div-->
   <div id="projectbrief">CORE-V-MCU Chip UVM Environment</div>
  </td>
   <td style="display: flex;">        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
</td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.5 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('classuvme__cvmcu__chip__prd__c.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&#160;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&#160;</span>Classes</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&#160;</span>Files</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&#160;</span>Functions</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&#160;</span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(5)"><span class="SelectionMark">&#160;</span>Typedefs</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(6)"><span class="SelectionMark">&#160;</span>Enumerations</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(7)"><span class="SelectionMark">&#160;</span>Enumerator</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(8)"><span class="SelectionMark">&#160;</span>Macros</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(9)"><span class="SelectionMark">&#160;</span>Groups</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(10)"><span class="SelectionMark">&#160;</span>Pages</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="classuvme__cvmcu__chip__prd__c-members.html">List of all members</a> &#124;
<a href="#pub-methods">Functions and Tasks</a>  </div>
  <div class="headertitle">
<div class="title">uvme_cvmcu_chip_prd_c Class Reference<div class="ingroups"><a class="el" href="group__uvme__cvmcu__chip__comps.html">Components</a></div></div>  </div>
</div><!--header-->
<div class="contents">
<a name="details" id="details"></a><h2 class="groupheader">Description</h2>
<div class="textblock"><p>Component implementing transaction-based model of CORE-V-MCU Chip. </p>
</div><div id="dynsection-0" onclick="return toggleVisibility(this)" class="dynheader closed" style="cursor:pointer;">
  <img id="dynsection-0-trigger" src="closed.png" alt="+"/> Inheritance diagram for uvme_cvmcu_chip_prd_c:</div>
<div id="dynsection-0-summary" class="dynsummary" style="display:block;">
</div>
<div id="dynsection-0-content" class="dyncontent" style="display:none;">
<div class="center"><iframe scrolling="no" frameborder="0" src="classuvme__cvmcu__chip__prd__c__inherit__graph.svg" width="432" height="80"><p><b>This browser is not able to show SVG: try Firefox, Chrome, Safari, or Opera instead.</b></p></iframe></div>
<center><span class="legend">[<a target="top" href="graph_legend.html">legend</a>]</span></center></div>
<div id="dynsection-1" onclick="return toggleVisibility(this)" class="dynheader closed" style="cursor:pointer;">
  <img id="dynsection-1-trigger" src="closed.png" alt="+"/> Collaboration diagram for uvme_cvmcu_chip_prd_c:</div>
<div id="dynsection-1-summary" class="dynsummary" style="display:block;">
</div>
<div id="dynsection-1-content" class="dyncontent" style="display:none;">
<div class="center"><iframe scrolling="no" frameborder="0" src="classuvme__cvmcu__chip__prd__c__coll__graph.svg" width="432" height="80"><p><b>This browser is not able to show SVG: try Firefox, Chrome, Safari, or Opera instead.</b></p></iframe></div>
<center><span class="legend">[<a target="top" href="graph_legend.html">legend</a>]</span></center></div>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-methods"></a>
Functions and Tasks</h2></td></tr>
<tr class="memitem:a8770ff84cd3a646a96fd0eb479e0fd73"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classuvme__cvmcu__chip__prd__c.html#a8770ff84cd3a646a96fd0eb479e0fd73">new</a> (string name=&quot;uvme_cvmcu_chip_prd&quot;, uvm_component <a class="el" href="uvmx__subscriber_8sv.html#ace5c468da6fa0339ec0be664d8a177cf">parent</a>=null)</td></tr>
<tr class="memdesc:a8770ff84cd3a646a96fd0eb479e0fd73"><td class="mdescLeft">&#160;</td><td class="mdescRight">Default constructor.  <a href="#a8770ff84cd3a646a96fd0eb479e0fd73">More...</a><br/></td></tr>
<tr class="separator:a8770ff84cd3a646a96fd0eb479e0fd73"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9f36e4c50152eadced871623fda1f627"><td class="memItemLeft" align="right" valign="top">virtual void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classuvme__cvmcu__chip__prd__c.html#a9f36e4c50152eadced871623fda1f627">create_fifos</a> ()</td></tr>
<tr class="memdesc:a9f36e4c50152eadced871623fda1f627"><td class="mdescLeft">&#160;</td><td class="mdescRight">Creates TLM FIFOs.  <a href="#a9f36e4c50152eadced871623fda1f627">More...</a><br/></td></tr>
<tr class="separator:a9f36e4c50152eadced871623fda1f627"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8f254ac6cbdaccc1409185563817aa76"><td class="memItemLeft" align="right" valign="top">virtual void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classuvme__cvmcu__chip__prd__c.html#a8f254ac6cbdaccc1409185563817aa76">create_ports</a> ()</td></tr>
<tr class="memdesc:a8f254ac6cbdaccc1409185563817aa76"><td class="mdescLeft">&#160;</td><td class="mdescRight">Creates analysis ports.  <a href="#a8f254ac6cbdaccc1409185563817aa76">More...</a><br/></td></tr>
<tr class="separator:a8f254ac6cbdaccc1409185563817aa76"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa63dacc591c10f20c1aed0383fd9d91c"><td class="memItemLeft" align="right" valign="top">virtual task&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classuvme__cvmcu__chip__prd__c.html#aa63dacc591c10f20c1aed0383fd9d91c">predict</a> ()</td></tr>
<tr class="memdesc:aa63dacc591c10f20c1aed0383fd9d91c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Executes prediction threads.  <a href="#aa63dacc591c10f20c1aed0383fd9d91c">More...</a><br/></td></tr>
<tr class="separator:aa63dacc591c10f20c1aed0383fd9d91c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0b9f1f2142e87e0029ff6dfb6b413406"><td class="memItemLeft" align="right" valign="top">virtual task&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classuvme__cvmcu__chip__prd__c.html#a0b9f1f2142e87e0029ff6dfb6b413406">predict_data_obi_reg</a> ()</td></tr>
<tr class="memdesc:a0b9f1f2142e87e0029ff6dfb6b413406"><td class="mdescLeft">&#160;</td><td class="mdescRight">Prediction thread for Data memory OBI register accesses.  <a href="#a0b9f1f2142e87e0029ff6dfb6b413406">More...</a><br/></td></tr>
<tr class="separator:a0b9f1f2142e87e0029ff6dfb6b413406"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adfac89f180a1f0edc8942594fc73a62e"><td class="memItemLeft" align="right" valign="top">virtual task&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classuvme__cvmcu__chip__prd__c.html#adfac89f180a1f0edc8942594fc73a62e">predict_udma_qspi0_ingress</a> ()</td></tr>
<tr class="memdesc:adfac89f180a1f0edc8942594fc73a62e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Prediction thread for udma_qspi0_ingress.  <a href="#adfac89f180a1f0edc8942594fc73a62e">More...</a><br/></td></tr>
<tr class="separator:adfac89f180a1f0edc8942594fc73a62e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acd6d081f7bc0e24c96eaee8e2c5f74b8"><td class="memItemLeft" align="right" valign="top">virtual task&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classuvme__cvmcu__chip__prd__c.html#acd6d081f7bc0e24c96eaee8e2c5f74b8">predict_udma_qspi1_ingress</a> ()</td></tr>
<tr class="memdesc:acd6d081f7bc0e24c96eaee8e2c5f74b8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Prediction thread for udma_qspi1_ingress.  <a href="#acd6d081f7bc0e24c96eaee8e2c5f74b8">More...</a><br/></td></tr>
<tr class="separator:acd6d081f7bc0e24c96eaee8e2c5f74b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abfcb6d6a56d79de752541b14c8e3de5d"><td class="memItemLeft" align="right" valign="top">virtual task&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classuvme__cvmcu__chip__prd__c.html#abfcb6d6a56d79de752541b14c8e3de5d">predict_udma_camera</a> ()</td></tr>
<tr class="memdesc:abfcb6d6a56d79de752541b14c8e3de5d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Prediction thread for udma_camera.  <a href="#abfcb6d6a56d79de752541b14c8e3de5d">More...</a><br/></td></tr>
<tr class="separator:abfcb6d6a56d79de752541b14c8e3de5d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a58932d530ec64edc70e726e10c34524a"><td class="memItemLeft" align="right" valign="top">virtual task&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classuvme__cvmcu__chip__prd__c.html#a58932d530ec64edc70e726e10c34524a">predict_udma_i2c0_ingress</a> ()</td></tr>
<tr class="memdesc:a58932d530ec64edc70e726e10c34524a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Prediction thread for udma_i2c0_ingress.  <a href="#a58932d530ec64edc70e726e10c34524a">More...</a><br/></td></tr>
<tr class="separator:a58932d530ec64edc70e726e10c34524a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9c26bfd1573d5fece8137762e05d8ae1"><td class="memItemLeft" align="right" valign="top">virtual task&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classuvme__cvmcu__chip__prd__c.html#a9c26bfd1573d5fece8137762e05d8ae1">predict_udma_i2c1_ingress</a> ()</td></tr>
<tr class="memdesc:a9c26bfd1573d5fece8137762e05d8ae1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Prediction thread for udma_i2c1_ingress.  <a href="#a9c26bfd1573d5fece8137762e05d8ae1">More...</a><br/></td></tr>
<tr class="separator:a9c26bfd1573d5fece8137762e05d8ae1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a14a5ecfb1fd77a108ed854195c17ed42"><td class="memItemLeft" align="right" valign="top">virtual task&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classuvme__cvmcu__chip__prd__c.html#a14a5ecfb1fd77a108ed854195c17ed42">predict_udma_uart0_ingress</a> ()</td></tr>
<tr class="memdesc:a14a5ecfb1fd77a108ed854195c17ed42"><td class="mdescLeft">&#160;</td><td class="mdescRight">Prediction thread for udma_uart0_ingress.  <a href="#a14a5ecfb1fd77a108ed854195c17ed42">More...</a><br/></td></tr>
<tr class="separator:a14a5ecfb1fd77a108ed854195c17ed42"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae4957391632ddb85ee158ea648d7ed01"><td class="memItemLeft" align="right" valign="top">virtual task&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classuvme__cvmcu__chip__prd__c.html#ae4957391632ddb85ee158ea648d7ed01">predict_udma_uart1_ingress</a> ()</td></tr>
<tr class="memdesc:ae4957391632ddb85ee158ea648d7ed01"><td class="mdescLeft">&#160;</td><td class="mdescRight">Prediction thread for udma_uart1_ingress.  <a href="#ae4957391632ddb85ee158ea648d7ed01">More...</a><br/></td></tr>
<tr class="separator:ae4957391632ddb85ee158ea648d7ed01"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a699ff38cbc0ef1bf7c3fab7ee168a186"><td class="memItemLeft" align="right" valign="top">virtual task&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classuvme__cvmcu__chip__prd__c.html#a699ff38cbc0ef1bf7c3fab7ee168a186">predict_apb_i2c_ingress</a> ()</td></tr>
<tr class="memdesc:a699ff38cbc0ef1bf7c3fab7ee168a186"><td class="mdescLeft">&#160;</td><td class="mdescRight">Prediction thread for apb_i2c_ingress.  <a href="#a699ff38cbc0ef1bf7c3fab7ee168a186">More...</a><br/></td></tr>
<tr class="separator:a699ff38cbc0ef1bf7c3fab7ee168a186"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6e62ecaad6fbb534643ea6704e6b49e1"><td class="memItemLeft" align="right" valign="top">virtual task&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classuvme__cvmcu__chip__prd__c.html#a6e62ecaad6fbb534643ea6704e6b49e1">predict_gpio_ingress</a> ()</td></tr>
<tr class="memdesc:a6e62ecaad6fbb534643ea6704e6b49e1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Prediction thread for gpio_ingress.  <a href="#a6e62ecaad6fbb534643ea6704e6b49e1">More...</a><br/></td></tr>
<tr class="separator:a6e62ecaad6fbb534643ea6704e6b49e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a14ec93f1764d34b33eacbad415e8e123"><td class="memItemLeft" align="right" valign="top">virtual task&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classuvme__cvmcu__chip__prd__c.html#a14ec93f1764d34b33eacbad415e8e123">predict_mon_event</a> ()</td></tr>
<tr class="memdesc:a14ec93f1764d34b33eacbad415e8e123"><td class="mdescLeft">&#160;</td><td class="mdescRight">Prediction thread for mon_event.  <a href="#a14ec93f1764d34b33eacbad415e8e123">More...</a><br/></td></tr>
<tr class="separator:a14ec93f1764d34b33eacbad415e8e123"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a478e12e40f274626cb2c1bcb9c7713ee"><td class="memItemLeft" align="right" valign="top">virtual task&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classuvme__cvmcu__chip__prd__c.html#a478e12e40f274626cb2c1bcb9c7713ee">predict_mon_dbg</a> ()</td></tr>
<tr class="memdesc:a478e12e40f274626cb2c1bcb9c7713ee"><td class="mdescLeft">&#160;</td><td class="mdescRight">Prediction thread for mon_dbg.  <a href="#a478e12e40f274626cb2c1bcb9c7713ee">More...</a><br/></td></tr>
<tr class="separator:a478e12e40f274626cb2c1bcb9c7713ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af2874d00c6bc9754e56d6f1a63e99ddd"><td class="memItemLeft" align="right" valign="top">virtual task&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classuvme__cvmcu__chip__prd__c.html#af2874d00c6bc9754e56d6f1a63e99ddd">predict_udma_qspi0_egress</a> ()</td></tr>
<tr class="memdesc:af2874d00c6bc9754e56d6f1a63e99ddd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Prediction thread for udma_qspi0_egress.  <a href="#af2874d00c6bc9754e56d6f1a63e99ddd">More...</a><br/></td></tr>
<tr class="separator:af2874d00c6bc9754e56d6f1a63e99ddd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0867853b27ac1bc1da1347fe91382b87"><td class="memItemLeft" align="right" valign="top">virtual task&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classuvme__cvmcu__chip__prd__c.html#a0867853b27ac1bc1da1347fe91382b87">predict_udma_qspi1_egress</a> ()</td></tr>
<tr class="memdesc:a0867853b27ac1bc1da1347fe91382b87"><td class="mdescLeft">&#160;</td><td class="mdescRight">Prediction thread for udma_qspi1_egress.  <a href="#a0867853b27ac1bc1da1347fe91382b87">More...</a><br/></td></tr>
<tr class="separator:a0867853b27ac1bc1da1347fe91382b87"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acbe18e3eb7b2abb6bf94a88ed5081f24"><td class="memItemLeft" align="right" valign="top">virtual task&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classuvme__cvmcu__chip__prd__c.html#acbe18e3eb7b2abb6bf94a88ed5081f24">predict_udma_i2c0_egress</a> ()</td></tr>
<tr class="memdesc:acbe18e3eb7b2abb6bf94a88ed5081f24"><td class="mdescLeft">&#160;</td><td class="mdescRight">Prediction thread for udma_i2c0_egress.  <a href="#acbe18e3eb7b2abb6bf94a88ed5081f24">More...</a><br/></td></tr>
<tr class="separator:acbe18e3eb7b2abb6bf94a88ed5081f24"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8a9d3f6a244280416d07c28892c91d35"><td class="memItemLeft" align="right" valign="top">virtual task&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classuvme__cvmcu__chip__prd__c.html#a8a9d3f6a244280416d07c28892c91d35">predict_udma_i2c1_egress</a> ()</td></tr>
<tr class="memdesc:a8a9d3f6a244280416d07c28892c91d35"><td class="mdescLeft">&#160;</td><td class="mdescRight">Prediction thread for udma_i2c1_egress.  <a href="#a8a9d3f6a244280416d07c28892c91d35">More...</a><br/></td></tr>
<tr class="separator:a8a9d3f6a244280416d07c28892c91d35"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a15dcc55b69c36f95a721072036c4c80c"><td class="memItemLeft" align="right" valign="top">virtual task&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classuvme__cvmcu__chip__prd__c.html#a15dcc55b69c36f95a721072036c4c80c">predict_udma_uart0_egress</a> ()</td></tr>
<tr class="memdesc:a15dcc55b69c36f95a721072036c4c80c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Prediction thread for udma_uart0_egress.  <a href="#a15dcc55b69c36f95a721072036c4c80c">More...</a><br/></td></tr>
<tr class="separator:a15dcc55b69c36f95a721072036c4c80c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9a225af07862acce03dfbc7b62ea3949"><td class="memItemLeft" align="right" valign="top">virtual task&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classuvme__cvmcu__chip__prd__c.html#a9a225af07862acce03dfbc7b62ea3949">predict_udma_uart1_egress</a> ()</td></tr>
<tr class="memdesc:a9a225af07862acce03dfbc7b62ea3949"><td class="mdescLeft">&#160;</td><td class="mdescRight">Prediction thread for udma_uart1_egress.  <a href="#a9a225af07862acce03dfbc7b62ea3949">More...</a><br/></td></tr>
<tr class="separator:a9a225af07862acce03dfbc7b62ea3949"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6d820e55abf188180b0bee068d28bc8d"><td class="memItemLeft" align="right" valign="top">virtual task&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classuvme__cvmcu__chip__prd__c.html#a6d820e55abf188180b0bee068d28bc8d">predict_apb_i2c_egress</a> ()</td></tr>
<tr class="memdesc:a6d820e55abf188180b0bee068d28bc8d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Prediction thread for apb_i2c_egress.  <a href="#a6d820e55abf188180b0bee068d28bc8d">More...</a><br/></td></tr>
<tr class="separator:a6d820e55abf188180b0bee068d28bc8d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a11e320bb032587883232714a4703e563"><td class="memItemLeft" align="right" valign="top">virtual task&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classuvme__cvmcu__chip__prd__c.html#a11e320bb032587883232714a4703e563">predict_gpio_egress</a> ()</td></tr>
<tr class="memdesc:a11e320bb032587883232714a4703e563"><td class="mdescLeft">&#160;</td><td class="mdescRight">Prediction thread for gpio_egress.  <a href="#a11e320bb032587883232714a4703e563">More...</a><br/></td></tr>
<tr class="separator:a11e320bb032587883232714a4703e563"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae08fc544bb967f34d0264e837a0fee48"><td class="memItemLeft" align="right" valign="top">virtual task&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classuvme__cvmcu__chip__prd__c.html#ae08fc544bb967f34d0264e837a0fee48">predict_event</a> ()</td></tr>
<tr class="memdesc:ae08fc544bb967f34d0264e837a0fee48"><td class="mdescLeft">&#160;</td><td class="mdescRight">Prediction thread for event.  <a href="#ae08fc544bb967f34d0264e837a0fee48">More...</a><br/></td></tr>
<tr class="separator:ae08fc544bb967f34d0264e837a0fee48"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac4efd6e834dfb73da1677596bfbc6637"><td class="memItemLeft" align="right" valign="top">virtual task&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classuvme__cvmcu__chip__prd__c.html#ac4efd6e834dfb73da1677596bfbc6637">predict_dbg</a> ()</td></tr>
<tr class="memdesc:ac4efd6e834dfb73da1677596bfbc6637"><td class="mdescLeft">&#160;</td><td class="mdescRight">Prediction thread for dbg.  <a href="#ac4efd6e834dfb73da1677596bfbc6637">More...</a><br/></td></tr>
<tr class="separator:ac4efd6e834dfb73da1677596bfbc6637"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-attribs"></a>
Fields</h2></td></tr>
<tr><td colspan="2"><div class="groupHeader">FIFOs</div></td></tr>
<tr class="memitem:a472e1116660eaf5a791ba1187ddcb66f"><td class="memItemLeft" align="right" valign="top">uvm_tlm_analysis_fifo<br class="typebreak"/>
&lt; <a class="el" href="classuvma__obi__mon__trn__c.html">uvma_obi_mon_trn_c</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classuvme__cvmcu__chip__prd__c.html#a472e1116660eaf5a791ba1187ddcb66f">data_obi_reg_fifo</a></td></tr>
<tr class="memdesc:a472e1116660eaf5a791ba1187ddcb66f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Queue of input obi transactions from Data memory OBI agent.  <a href="#a472e1116660eaf5a791ba1187ddcb66f">More...</a><br/></td></tr>
<tr class="separator:a472e1116660eaf5a791ba1187ddcb66f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a37ad1f30a1af74a1ae6993e572e1445a"><td class="memItemLeft" align="right" valign="top">uvm_tlm_analysis_fifo<br class="typebreak"/>
&lt; <a class="el" href="classuvma__spi__mon__trn__c.html">uvma_spi_mon_trn_c</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classuvme__cvmcu__chip__prd__c.html#a37ad1f30a1af74a1ae6993e572e1445a">udma_qspi0_ingress_fifo</a></td></tr>
<tr class="memdesc:a37ad1f30a1af74a1ae6993e572e1445a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Queue of input spi transactions from QSPI slave 0 agent.  <a href="#a37ad1f30a1af74a1ae6993e572e1445a">More...</a><br/></td></tr>
<tr class="separator:a37ad1f30a1af74a1ae6993e572e1445a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a041331fd05b7c7906298d6ac2f18689d"><td class="memItemLeft" align="right" valign="top">uvm_tlm_analysis_fifo<br class="typebreak"/>
&lt; <a class="el" href="classuvma__spi__mon__trn__c.html">uvma_spi_mon_trn_c</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classuvme__cvmcu__chip__prd__c.html#a041331fd05b7c7906298d6ac2f18689d">udma_qspi1_ingress_fifo</a></td></tr>
<tr class="memdesc:a041331fd05b7c7906298d6ac2f18689d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Queue of input spi transactions from QSPI slave 1 agent.  <a href="#a041331fd05b7c7906298d6ac2f18689d">More...</a><br/></td></tr>
<tr class="separator:a041331fd05b7c7906298d6ac2f18689d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5d293e4b70cec5794e582c554a72b79a"><td class="memItemLeft" align="right" valign="top">uvm_tlm_analysis_fifo<br class="typebreak"/>
&lt; <a class="el" href="classuvma__cvmcu__cpi__mon__trn__c.html">uvma_cvmcu_cpi_mon_trn_c</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classuvme__cvmcu__chip__prd__c.html#a5d293e4b70cec5794e582c554a72b79a">udma_camera_fifo</a></td></tr>
<tr class="memdesc:a5d293e4b70cec5794e582c554a72b79a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Queue of input cvmcu_cpi transactions from Camera Parallel Interface transmitter agent.  <a href="#a5d293e4b70cec5794e582c554a72b79a">More...</a><br/></td></tr>
<tr class="separator:a5d293e4b70cec5794e582c554a72b79a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a662ade3add56bdac3a5da1b5f18d86a6"><td class="memItemLeft" align="right" valign="top">uvm_tlm_analysis_fifo<br class="typebreak"/>
&lt; <a class="el" href="classuvma__i2c__mon__trn__c.html">uvma_i2c_mon_trn_c</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classuvme__cvmcu__chip__prd__c.html#a662ade3add56bdac3a5da1b5f18d86a6">udma_i2c0_ingress_fifo</a></td></tr>
<tr class="memdesc:a662ade3add56bdac3a5da1b5f18d86a6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Queue of input i2c transactions from I2C slave 0 agent.  <a href="#a662ade3add56bdac3a5da1b5f18d86a6">More...</a><br/></td></tr>
<tr class="separator:a662ade3add56bdac3a5da1b5f18d86a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a844a8e6990f72e1215efd152e26e5a72"><td class="memItemLeft" align="right" valign="top">uvm_tlm_analysis_fifo<br class="typebreak"/>
&lt; <a class="el" href="classuvma__i2c__mon__trn__c.html">uvma_i2c_mon_trn_c</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classuvme__cvmcu__chip__prd__c.html#a844a8e6990f72e1215efd152e26e5a72">udma_i2c1_ingress_fifo</a></td></tr>
<tr class="memdesc:a844a8e6990f72e1215efd152e26e5a72"><td class="mdescLeft">&#160;</td><td class="mdescRight">Queue of input i2c transactions from I2C slave 1 agent.  <a href="#a844a8e6990f72e1215efd152e26e5a72">More...</a><br/></td></tr>
<tr class="separator:a844a8e6990f72e1215efd152e26e5a72"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a506fae0e1d547eae17084e74ed22832f"><td class="memItemLeft" align="right" valign="top">uvm_tlm_analysis_fifo<br class="typebreak"/>
&lt; <a class="el" href="classuvma__uart__mon__trn__c.html">uvma_uart_mon_trn_c</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classuvme__cvmcu__chip__prd__c.html#a506fae0e1d547eae17084e74ed22832f">udma_uart0_ingress_fifo</a></td></tr>
<tr class="memdesc:a506fae0e1d547eae17084e74ed22832f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Queue of input uart transactions from UART 0 agent.  <a href="#a506fae0e1d547eae17084e74ed22832f">More...</a><br/></td></tr>
<tr class="separator:a506fae0e1d547eae17084e74ed22832f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9ef511e456279607d9b89328959133f0"><td class="memItemLeft" align="right" valign="top">uvm_tlm_analysis_fifo<br class="typebreak"/>
&lt; <a class="el" href="classuvma__uart__mon__trn__c.html">uvma_uart_mon_trn_c</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classuvme__cvmcu__chip__prd__c.html#a9ef511e456279607d9b89328959133f0">udma_uart1_ingress_fifo</a></td></tr>
<tr class="memdesc:a9ef511e456279607d9b89328959133f0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Queue of input uart transactions from UART 1 agent.  <a href="#a9ef511e456279607d9b89328959133f0">More...</a><br/></td></tr>
<tr class="separator:a9ef511e456279607d9b89328959133f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a94fd756bcdf355092c17059069ad76f9"><td class="memItemLeft" align="right" valign="top">uvm_tlm_analysis_fifo<br class="typebreak"/>
&lt; <a class="el" href="classuvma__i2c__mon__trn__c.html">uvma_i2c_mon_trn_c</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classuvme__cvmcu__chip__prd__c.html#a94fd756bcdf355092c17059069ad76f9">apb_i2c_ingress_fifo</a></td></tr>
<tr class="memdesc:a94fd756bcdf355092c17059069ad76f9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Queue of input i2c transactions from I2C master agent.  <a href="#a94fd756bcdf355092c17059069ad76f9">More...</a><br/></td></tr>
<tr class="separator:a94fd756bcdf355092c17059069ad76f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aee64932931271e64f1ef5097210fcca1"><td class="memItemLeft" align="right" valign="top">uvm_tlm_analysis_fifo<br class="typebreak"/>
&lt; <a class="el" href="classuvma__cvmcu__io__mon__trn__c.html">uvma_cvmcu_io_mon_trn_c</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classuvme__cvmcu__chip__prd__c.html#aee64932931271e64f1ef5097210fcca1">gpio_ingress_fifo</a></td></tr>
<tr class="memdesc:aee64932931271e64f1ef5097210fcca1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Queue of input cvmcu_io transactions from IO ports agent.  <a href="#aee64932931271e64f1ef5097210fcca1">More...</a><br/></td></tr>
<tr class="separator:aee64932931271e64f1ef5097210fcca1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acd886436b36281b7965ccf3acd87db49"><td class="memItemLeft" align="right" valign="top">uvm_tlm_analysis_fifo<br class="typebreak"/>
&lt; <a class="el" href="classuvma__cvmcu__event__mon__trn__c.html">uvma_cvmcu_event_mon_trn_c</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classuvme__cvmcu__chip__prd__c.html#acd886436b36281b7965ccf3acd87db49">mon_event_fifo</a></td></tr>
<tr class="memdesc:acd886436b36281b7965ccf3acd87db49"><td class="mdescLeft">&#160;</td><td class="mdescRight">Queue of input cvmcu_event transactions from Event agent.  <a href="#acd886436b36281b7965ccf3acd87db49">More...</a><br/></td></tr>
<tr class="separator:acd886436b36281b7965ccf3acd87db49"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a94f6121fd51cacf1a1d09b586784a880"><td class="memItemLeft" align="right" valign="top">uvm_tlm_analysis_fifo<br class="typebreak"/>
&lt; <a class="el" href="classuvma__cvmcu__dbg__mon__trn__c.html">uvma_cvmcu_dbg_mon_trn_c</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classuvme__cvmcu__chip__prd__c.html#a94f6121fd51cacf1a1d09b586784a880">mon_dbg_fifo</a></td></tr>
<tr class="memdesc:a94f6121fd51cacf1a1d09b586784a880"><td class="mdescLeft">&#160;</td><td class="mdescRight">Queue of input cvmcu_dbg transactions from Debug agent.  <a href="#a94f6121fd51cacf1a1d09b586784a880">More...</a><br/></td></tr>
<tr class="separator:a94f6121fd51cacf1a1d09b586784a880"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2c804b07b712cc931daaa04b2cc082c3"><td class="memItemLeft" align="right" valign="top">uvm_tlm_analysis_fifo<br class="typebreak"/>
&lt; <a class="el" href="classuvma__spi__mon__trn__c.html">uvma_spi_mon_trn_c</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classuvme__cvmcu__chip__prd__c.html#a2c804b07b712cc931daaa04b2cc082c3">udma_qspi0_egress_fifo</a></td></tr>
<tr class="memdesc:a2c804b07b712cc931daaa04b2cc082c3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Queue of input spi transactions from udma_qspi0_egress (<a class="el" href="classuvme__cvmcu__chip__vsqr__c.html" title="Component on which all CORE-V-MCU Sub-System environment (uvme_cvmcu_chip_env_c) virtual sequences ar...">uvme_cvmcu_chip_vsqr_c</a>)  <a href="#a2c804b07b712cc931daaa04b2cc082c3">More...</a><br/></td></tr>
<tr class="separator:a2c804b07b712cc931daaa04b2cc082c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a39a941d3b8ae84494214648f5b690423"><td class="memItemLeft" align="right" valign="top">uvm_tlm_analysis_fifo<br class="typebreak"/>
&lt; <a class="el" href="classuvma__spi__mon__trn__c.html">uvma_spi_mon_trn_c</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classuvme__cvmcu__chip__prd__c.html#a39a941d3b8ae84494214648f5b690423">udma_qspi1_egress_fifo</a></td></tr>
<tr class="memdesc:a39a941d3b8ae84494214648f5b690423"><td class="mdescLeft">&#160;</td><td class="mdescRight">Queue of input spi transactions from udma_qspi1_egress (<a class="el" href="classuvme__cvmcu__chip__vsqr__c.html" title="Component on which all CORE-V-MCU Sub-System environment (uvme_cvmcu_chip_env_c) virtual sequences ar...">uvme_cvmcu_chip_vsqr_c</a>)  <a href="#a39a941d3b8ae84494214648f5b690423">More...</a><br/></td></tr>
<tr class="separator:a39a941d3b8ae84494214648f5b690423"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a415a26f174283e4bc215624504e6df25"><td class="memItemLeft" align="right" valign="top">uvm_tlm_analysis_fifo<br class="typebreak"/>
&lt; <a class="el" href="classuvma__i2c__mon__trn__c.html">uvma_i2c_mon_trn_c</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classuvme__cvmcu__chip__prd__c.html#a415a26f174283e4bc215624504e6df25">udma_i2c0_egress_fifo</a></td></tr>
<tr class="memdesc:a415a26f174283e4bc215624504e6df25"><td class="mdescLeft">&#160;</td><td class="mdescRight">Queue of input i2c transactions from udma_i2c0_egress (<a class="el" href="classuvme__cvmcu__chip__vsqr__c.html" title="Component on which all CORE-V-MCU Sub-System environment (uvme_cvmcu_chip_env_c) virtual sequences ar...">uvme_cvmcu_chip_vsqr_c</a>)  <a href="#a415a26f174283e4bc215624504e6df25">More...</a><br/></td></tr>
<tr class="separator:a415a26f174283e4bc215624504e6df25"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a021fa2a0ca212223aab292a564f62d50"><td class="memItemLeft" align="right" valign="top">uvm_tlm_analysis_fifo<br class="typebreak"/>
&lt; <a class="el" href="classuvma__i2c__mon__trn__c.html">uvma_i2c_mon_trn_c</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classuvme__cvmcu__chip__prd__c.html#a021fa2a0ca212223aab292a564f62d50">udma_i2c1_egress_fifo</a></td></tr>
<tr class="memdesc:a021fa2a0ca212223aab292a564f62d50"><td class="mdescLeft">&#160;</td><td class="mdescRight">Queue of input i2c transactions from udma_i2c1_egress (<a class="el" href="classuvme__cvmcu__chip__vsqr__c.html" title="Component on which all CORE-V-MCU Sub-System environment (uvme_cvmcu_chip_env_c) virtual sequences ar...">uvme_cvmcu_chip_vsqr_c</a>)  <a href="#a021fa2a0ca212223aab292a564f62d50">More...</a><br/></td></tr>
<tr class="separator:a021fa2a0ca212223aab292a564f62d50"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a144fab4526bb220f28d364735b34bdbb"><td class="memItemLeft" align="right" valign="top">uvm_tlm_analysis_fifo<br class="typebreak"/>
&lt; <a class="el" href="classuvma__uart__mon__trn__c.html">uvma_uart_mon_trn_c</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classuvme__cvmcu__chip__prd__c.html#a144fab4526bb220f28d364735b34bdbb">udma_uart0_egress_fifo</a></td></tr>
<tr class="memdesc:a144fab4526bb220f28d364735b34bdbb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Queue of input uart transactions from udma_uart0_egress (<a class="el" href="classuvme__cvmcu__chip__vsqr__c.html" title="Component on which all CORE-V-MCU Sub-System environment (uvme_cvmcu_chip_env_c) virtual sequences ar...">uvme_cvmcu_chip_vsqr_c</a>)  <a href="#a144fab4526bb220f28d364735b34bdbb">More...</a><br/></td></tr>
<tr class="separator:a144fab4526bb220f28d364735b34bdbb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a07022453cc5469073c7af15004dc2125"><td class="memItemLeft" align="right" valign="top">uvm_tlm_analysis_fifo<br class="typebreak"/>
&lt; <a class="el" href="classuvma__uart__mon__trn__c.html">uvma_uart_mon_trn_c</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classuvme__cvmcu__chip__prd__c.html#a07022453cc5469073c7af15004dc2125">udma_uart1_egress_fifo</a></td></tr>
<tr class="memdesc:a07022453cc5469073c7af15004dc2125"><td class="mdescLeft">&#160;</td><td class="mdescRight">Queue of input uart transactions from udma_uart1_egress (<a class="el" href="classuvme__cvmcu__chip__vsqr__c.html" title="Component on which all CORE-V-MCU Sub-System environment (uvme_cvmcu_chip_env_c) virtual sequences ar...">uvme_cvmcu_chip_vsqr_c</a>)  <a href="#a07022453cc5469073c7af15004dc2125">More...</a><br/></td></tr>
<tr class="separator:a07022453cc5469073c7af15004dc2125"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a900dbbffa67346ef60d0421770d34bd4"><td class="memItemLeft" align="right" valign="top">uvm_tlm_analysis_fifo<br class="typebreak"/>
&lt; <a class="el" href="classuvma__i2c__mon__trn__c.html">uvma_i2c_mon_trn_c</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classuvme__cvmcu__chip__prd__c.html#a900dbbffa67346ef60d0421770d34bd4">apb_i2c_egress_fifo</a></td></tr>
<tr class="memdesc:a900dbbffa67346ef60d0421770d34bd4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Queue of input i2c transactions from apb_i2c_egress (<a class="el" href="classuvme__cvmcu__chip__vsqr__c.html" title="Component on which all CORE-V-MCU Sub-System environment (uvme_cvmcu_chip_env_c) virtual sequences ar...">uvme_cvmcu_chip_vsqr_c</a>)  <a href="#a900dbbffa67346ef60d0421770d34bd4">More...</a><br/></td></tr>
<tr class="separator:a900dbbffa67346ef60d0421770d34bd4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae507ed9a55ec04de12d7fb7fc5d69882"><td class="memItemLeft" align="right" valign="top">uvm_tlm_analysis_fifo<br class="typebreak"/>
&lt; <a class="el" href="classuvma__cvmcu__io__mon__trn__c.html">uvma_cvmcu_io_mon_trn_c</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classuvme__cvmcu__chip__prd__c.html#ae507ed9a55ec04de12d7fb7fc5d69882">gpio_egress_fifo</a></td></tr>
<tr class="memdesc:ae507ed9a55ec04de12d7fb7fc5d69882"><td class="mdescLeft">&#160;</td><td class="mdescRight">Queue of input cvmcu_io transactions from gpio_egress (<a class="el" href="classuvme__cvmcu__chip__vsqr__c.html" title="Component on which all CORE-V-MCU Sub-System environment (uvme_cvmcu_chip_env_c) virtual sequences ar...">uvme_cvmcu_chip_vsqr_c</a>)  <a href="#ae507ed9a55ec04de12d7fb7fc5d69882">More...</a><br/></td></tr>
<tr class="separator:ae507ed9a55ec04de12d7fb7fc5d69882"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa1e8ee04c7c7714bb7138440852c04a3"><td class="memItemLeft" align="right" valign="top">uvm_tlm_analysis_fifo<br class="typebreak"/>
&lt; <a class="el" href="classuvma__cvmcu__event__mon__trn__c.html">uvma_cvmcu_event_mon_trn_c</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classuvme__cvmcu__chip__prd__c.html#aa1e8ee04c7c7714bb7138440852c04a3">event_fifo</a></td></tr>
<tr class="memdesc:aa1e8ee04c7c7714bb7138440852c04a3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Queue of input cvmcu_event transactions from event (<a class="el" href="classuvme__cvmcu__chip__vsqr__c.html" title="Component on which all CORE-V-MCU Sub-System environment (uvme_cvmcu_chip_env_c) virtual sequences ar...">uvme_cvmcu_chip_vsqr_c</a>)  <a href="#aa1e8ee04c7c7714bb7138440852c04a3">More...</a><br/></td></tr>
<tr class="separator:aa1e8ee04c7c7714bb7138440852c04a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">Analysis ports</div></td></tr>
<tr class="memitem:a9bcfb57f66be035acf42545416e5daff"><td class="memItemLeft" align="right" valign="top">uvm_analysis_port<br class="typebreak"/>
&lt; <a class="el" href="classuvma__spi__mon__trn__c.html">uvma_spi_mon_trn_c</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classuvme__cvmcu__chip__prd__c.html#a9bcfb57f66be035acf42545416e5daff">udma_qspi0_egress_ap</a></td></tr>
<tr class="memdesc:a9bcfb57f66be035acf42545416e5daff"><td class="mdescLeft">&#160;</td><td class="mdescRight">Output for udma_qspi0_egress transactions to the scoreboard.  <a href="#a9bcfb57f66be035acf42545416e5daff">More...</a><br/></td></tr>
<tr class="separator:a9bcfb57f66be035acf42545416e5daff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3649af064434f10b4c35212f749bc364"><td class="memItemLeft" align="right" valign="top">uvm_analysis_port<br class="typebreak"/>
&lt; <a class="el" href="classuvma__spi__mon__trn__c.html">uvma_spi_mon_trn_c</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classuvme__cvmcu__chip__prd__c.html#a3649af064434f10b4c35212f749bc364">udma_qspi1_egress_ap</a></td></tr>
<tr class="memdesc:a3649af064434f10b4c35212f749bc364"><td class="mdescLeft">&#160;</td><td class="mdescRight">Output for udma_qspi1_egress transactions to the scoreboard.  <a href="#a3649af064434f10b4c35212f749bc364">More...</a><br/></td></tr>
<tr class="separator:a3649af064434f10b4c35212f749bc364"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3505d3a7cd515c08a5e46653b0c6b56f"><td class="memItemLeft" align="right" valign="top">uvm_analysis_port<br class="typebreak"/>
&lt; <a class="el" href="classuvma__i2c__mon__trn__c.html">uvma_i2c_mon_trn_c</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classuvme__cvmcu__chip__prd__c.html#a3505d3a7cd515c08a5e46653b0c6b56f">udma_i2c0_egress_ap</a></td></tr>
<tr class="memdesc:a3505d3a7cd515c08a5e46653b0c6b56f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Output for udma_i2c0_egress transactions to the scoreboard.  <a href="#a3505d3a7cd515c08a5e46653b0c6b56f">More...</a><br/></td></tr>
<tr class="separator:a3505d3a7cd515c08a5e46653b0c6b56f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a799d5e41b4c1a244a4421f5a7a3ed867"><td class="memItemLeft" align="right" valign="top">uvm_analysis_port<br class="typebreak"/>
&lt; <a class="el" href="classuvma__i2c__mon__trn__c.html">uvma_i2c_mon_trn_c</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classuvme__cvmcu__chip__prd__c.html#a799d5e41b4c1a244a4421f5a7a3ed867">udma_i2c1_egress_ap</a></td></tr>
<tr class="memdesc:a799d5e41b4c1a244a4421f5a7a3ed867"><td class="mdescLeft">&#160;</td><td class="mdescRight">Output for udma_i2c1_egress transactions to the scoreboard.  <a href="#a799d5e41b4c1a244a4421f5a7a3ed867">More...</a><br/></td></tr>
<tr class="separator:a799d5e41b4c1a244a4421f5a7a3ed867"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af66310d235b38e6400f889a542d0c36c"><td class="memItemLeft" align="right" valign="top">uvm_analysis_port<br class="typebreak"/>
&lt; <a class="el" href="classuvma__uart__mon__trn__c.html">uvma_uart_mon_trn_c</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classuvme__cvmcu__chip__prd__c.html#af66310d235b38e6400f889a542d0c36c">udma_uart0_egress_ap</a></td></tr>
<tr class="memdesc:af66310d235b38e6400f889a542d0c36c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Output for udma_uart0_egress transactions to the scoreboard.  <a href="#af66310d235b38e6400f889a542d0c36c">More...</a><br/></td></tr>
<tr class="separator:af66310d235b38e6400f889a542d0c36c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae59258b0a1f061d9329a729c4b7d0f4a"><td class="memItemLeft" align="right" valign="top">uvm_analysis_port<br class="typebreak"/>
&lt; <a class="el" href="classuvma__uart__mon__trn__c.html">uvma_uart_mon_trn_c</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classuvme__cvmcu__chip__prd__c.html#ae59258b0a1f061d9329a729c4b7d0f4a">udma_uart1_egress_ap</a></td></tr>
<tr class="memdesc:ae59258b0a1f061d9329a729c4b7d0f4a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Output for udma_uart1_egress transactions to the scoreboard.  <a href="#ae59258b0a1f061d9329a729c4b7d0f4a">More...</a><br/></td></tr>
<tr class="separator:ae59258b0a1f061d9329a729c4b7d0f4a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4395a34cea345b6437c02cc7b1fdcbda"><td class="memItemLeft" align="right" valign="top">uvm_analysis_port<br class="typebreak"/>
&lt; <a class="el" href="classuvma__i2c__mon__trn__c.html">uvma_i2c_mon_trn_c</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classuvme__cvmcu__chip__prd__c.html#a4395a34cea345b6437c02cc7b1fdcbda">apb_i2c_egress_ap</a></td></tr>
<tr class="memdesc:a4395a34cea345b6437c02cc7b1fdcbda"><td class="mdescLeft">&#160;</td><td class="mdescRight">Output for apb_i2c_egress transactions to the scoreboard.  <a href="#a4395a34cea345b6437c02cc7b1fdcbda">More...</a><br/></td></tr>
<tr class="separator:a4395a34cea345b6437c02cc7b1fdcbda"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a405e08f7a7dfe15ee4f5454186734a5d"><td class="memItemLeft" align="right" valign="top">uvm_analysis_port<br class="typebreak"/>
&lt; <a class="el" href="classuvma__cvmcu__io__mon__trn__c.html">uvma_cvmcu_io_mon_trn_c</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classuvme__cvmcu__chip__prd__c.html#a405e08f7a7dfe15ee4f5454186734a5d">gpio_egress_ap</a></td></tr>
<tr class="memdesc:a405e08f7a7dfe15ee4f5454186734a5d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Output for gpio_egress transactions to the scoreboard.  <a href="#a405e08f7a7dfe15ee4f5454186734a5d">More...</a><br/></td></tr>
<tr class="separator:a405e08f7a7dfe15ee4f5454186734a5d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aecee2881b0f9308fdf852f34340b276d"><td class="memItemLeft" align="right" valign="top">uvm_analysis_port<br class="typebreak"/>
&lt; <a class="el" href="classuvma__cvmcu__event__mon__trn__c.html">uvma_cvmcu_event_mon_trn_c</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classuvme__cvmcu__chip__prd__c.html#aecee2881b0f9308fdf852f34340b276d">event_ap</a></td></tr>
<tr class="memdesc:aecee2881b0f9308fdf852f34340b276d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Output for event transactions to the scoreboard.  <a href="#aecee2881b0f9308fdf852f34340b276d">More...</a><br/></td></tr>
<tr class="separator:aecee2881b0f9308fdf852f34340b276d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa5d60a7d23a3c907ca15ff27a0e96788"><td class="memItemLeft" align="right" valign="top">uvm_analysis_port<br class="typebreak"/>
&lt; <a class="el" href="classuvma__cvmcu__dbg__mon__trn__c.html">uvma_cvmcu_dbg_mon_trn_c</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classuvme__cvmcu__chip__prd__c.html#aa5d60a7d23a3c907ca15ff27a0e96788">dbg_ap</a></td></tr>
<tr class="memdesc:aa5d60a7d23a3c907ca15ff27a0e96788"><td class="mdescLeft">&#160;</td><td class="mdescRight">Output for dbg transactions to the scoreboard.  <a href="#aa5d60a7d23a3c907ca15ff27a0e96788">More...</a><br/></td></tr>
<tr class="separator:aa5d60a7d23a3c907ca15ff27a0e96788"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a79ccdef273ada8c572d54ef7c2facaa1"><td class="memItemLeft" align="right" valign="top">uvm_analysis_port<br class="typebreak"/>
&lt; <a class="el" href="classuvma__spi__mon__trn__c.html">uvma_spi_mon_trn_c</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classuvme__cvmcu__chip__prd__c.html#a79ccdef273ada8c572d54ef7c2facaa1">udma_qspi0_ingress_ap</a></td></tr>
<tr class="memdesc:a79ccdef273ada8c572d54ef7c2facaa1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Output for udma_qspi0_ingress transactions to the scoreboard.  <a href="#a79ccdef273ada8c572d54ef7c2facaa1">More...</a><br/></td></tr>
<tr class="separator:a79ccdef273ada8c572d54ef7c2facaa1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a50934357fff7917936da0403a36d13f7"><td class="memItemLeft" align="right" valign="top">uvm_analysis_port<br class="typebreak"/>
&lt; <a class="el" href="classuvma__spi__mon__trn__c.html">uvma_spi_mon_trn_c</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classuvme__cvmcu__chip__prd__c.html#a50934357fff7917936da0403a36d13f7">udma_qspi1_ingress_ap</a></td></tr>
<tr class="memdesc:a50934357fff7917936da0403a36d13f7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Output for udma_qspi1_ingress transactions to the scoreboard.  <a href="#a50934357fff7917936da0403a36d13f7">More...</a><br/></td></tr>
<tr class="separator:a50934357fff7917936da0403a36d13f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa37edc2eaa2eeb1186081f73ea15ce54"><td class="memItemLeft" align="right" valign="top">uvm_analysis_port<br class="typebreak"/>
&lt; <a class="el" href="classuvma__cvmcu__cpi__mon__trn__c.html">uvma_cvmcu_cpi_mon_trn_c</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classuvme__cvmcu__chip__prd__c.html#aa37edc2eaa2eeb1186081f73ea15ce54">udma_camera_ap</a></td></tr>
<tr class="memdesc:aa37edc2eaa2eeb1186081f73ea15ce54"><td class="mdescLeft">&#160;</td><td class="mdescRight">Output for udma_camera transactions to the scoreboard.  <a href="#aa37edc2eaa2eeb1186081f73ea15ce54">More...</a><br/></td></tr>
<tr class="separator:aa37edc2eaa2eeb1186081f73ea15ce54"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa596d6d96f77519771c45e1b586e2512"><td class="memItemLeft" align="right" valign="top">uvm_analysis_port<br class="typebreak"/>
&lt; <a class="el" href="classuvma__i2c__mon__trn__c.html">uvma_i2c_mon_trn_c</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classuvme__cvmcu__chip__prd__c.html#aa596d6d96f77519771c45e1b586e2512">udma_i2c0_ingress_ap</a></td></tr>
<tr class="memdesc:aa596d6d96f77519771c45e1b586e2512"><td class="mdescLeft">&#160;</td><td class="mdescRight">Output for udma_i2c0_ingress transactions to the scoreboard.  <a href="#aa596d6d96f77519771c45e1b586e2512">More...</a><br/></td></tr>
<tr class="separator:aa596d6d96f77519771c45e1b586e2512"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad096e9cc16a0a4fbb1de70ae26ed99a4"><td class="memItemLeft" align="right" valign="top">uvm_analysis_port<br class="typebreak"/>
&lt; <a class="el" href="classuvma__i2c__mon__trn__c.html">uvma_i2c_mon_trn_c</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classuvme__cvmcu__chip__prd__c.html#ad096e9cc16a0a4fbb1de70ae26ed99a4">udma_i2c1_ingress_ap</a></td></tr>
<tr class="memdesc:ad096e9cc16a0a4fbb1de70ae26ed99a4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Output for udma_i2c1_ingress transactions to the scoreboard.  <a href="#ad096e9cc16a0a4fbb1de70ae26ed99a4">More...</a><br/></td></tr>
<tr class="separator:ad096e9cc16a0a4fbb1de70ae26ed99a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0a1f7b680590056803ec91feb7f1754e"><td class="memItemLeft" align="right" valign="top">uvm_analysis_port<br class="typebreak"/>
&lt; <a class="el" href="classuvma__uart__mon__trn__c.html">uvma_uart_mon_trn_c</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classuvme__cvmcu__chip__prd__c.html#a0a1f7b680590056803ec91feb7f1754e">udma_uart0_ingress_ap</a></td></tr>
<tr class="memdesc:a0a1f7b680590056803ec91feb7f1754e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Output for udma_uart0_ingress transactions to the scoreboard.  <a href="#a0a1f7b680590056803ec91feb7f1754e">More...</a><br/></td></tr>
<tr class="separator:a0a1f7b680590056803ec91feb7f1754e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a91e1a70883c109574c62442fcc84774c"><td class="memItemLeft" align="right" valign="top">uvm_analysis_port<br class="typebreak"/>
&lt; <a class="el" href="classuvma__uart__mon__trn__c.html">uvma_uart_mon_trn_c</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classuvme__cvmcu__chip__prd__c.html#a91e1a70883c109574c62442fcc84774c">udma_uart1_ingress_ap</a></td></tr>
<tr class="memdesc:a91e1a70883c109574c62442fcc84774c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Output for udma_uart1_ingress transactions to the scoreboard.  <a href="#a91e1a70883c109574c62442fcc84774c">More...</a><br/></td></tr>
<tr class="separator:a91e1a70883c109574c62442fcc84774c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a04464ad226fc9b528ebaf1b478f5f1db"><td class="memItemLeft" align="right" valign="top">uvm_analysis_port<br class="typebreak"/>
&lt; <a class="el" href="classuvma__i2c__mon__trn__c.html">uvma_i2c_mon_trn_c</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classuvme__cvmcu__chip__prd__c.html#a04464ad226fc9b528ebaf1b478f5f1db">apb_i2c_ingress_ap</a></td></tr>
<tr class="memdesc:a04464ad226fc9b528ebaf1b478f5f1db"><td class="mdescLeft">&#160;</td><td class="mdescRight">Output for apb_i2c_ingress transactions to the scoreboard.  <a href="#a04464ad226fc9b528ebaf1b478f5f1db">More...</a><br/></td></tr>
<tr class="separator:a04464ad226fc9b528ebaf1b478f5f1db"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<h2 class="groupheader">Member Function Documentation</h2>
<a class="anchor" id="a8770ff84cd3a646a96fd0eb479e0fd73"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uvme_cvmcu_chip_prd_c::new </td>
          <td>(</td>
          <td class="paramtype">string&#160;</td>
          <td class="paramname"><em>name</em> = <code>&quot;uvme_cvmcu_chip_prd&quot;</code>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uvm_component&#160;</td>
          <td class="paramname"><em>parent</em> = <code>null</code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Default constructor. </p>

</div>
</div>
<a class="anchor" id="a9f36e4c50152eadced871623fda1f627"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual void uvme_cvmcu_chip_prd_c::create_fifos </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Creates TLM FIFOs. </p>

</div>
</div>
<a class="anchor" id="a8f254ac6cbdaccc1409185563817aa76"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual void uvme_cvmcu_chip_prd_c::create_ports </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Creates analysis ports. </p>

</div>
</div>
<a class="anchor" id="aa63dacc591c10f20c1aed0383fd9d91c"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual task uvme_cvmcu_chip_prd_c::predict </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Executes prediction threads. </p>

</div>
</div>
<a class="anchor" id="a0b9f1f2142e87e0029ff6dfb6b413406"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual task uvme_cvmcu_chip_prd_c::predict_data_obi_reg </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Prediction thread for Data memory OBI register accesses. </p>

</div>
</div>
<a class="anchor" id="adfac89f180a1f0edc8942594fc73a62e"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual task uvme_cvmcu_chip_prd_c::predict_udma_qspi0_ingress </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Prediction thread for udma_qspi0_ingress. </p>

</div>
</div>
<a class="anchor" id="acd6d081f7bc0e24c96eaee8e2c5f74b8"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual task uvme_cvmcu_chip_prd_c::predict_udma_qspi1_ingress </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Prediction thread for udma_qspi1_ingress. </p>

</div>
</div>
<a class="anchor" id="abfcb6d6a56d79de752541b14c8e3de5d"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual task uvme_cvmcu_chip_prd_c::predict_udma_camera </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Prediction thread for udma_camera. </p>

</div>
</div>
<a class="anchor" id="a58932d530ec64edc70e726e10c34524a"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual task uvme_cvmcu_chip_prd_c::predict_udma_i2c0_ingress </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Prediction thread for udma_i2c0_ingress. </p>

</div>
</div>
<a class="anchor" id="a9c26bfd1573d5fece8137762e05d8ae1"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual task uvme_cvmcu_chip_prd_c::predict_udma_i2c1_ingress </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Prediction thread for udma_i2c1_ingress. </p>

</div>
</div>
<a class="anchor" id="a14a5ecfb1fd77a108ed854195c17ed42"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual task uvme_cvmcu_chip_prd_c::predict_udma_uart0_ingress </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Prediction thread for udma_uart0_ingress. </p>

</div>
</div>
<a class="anchor" id="ae4957391632ddb85ee158ea648d7ed01"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual task uvme_cvmcu_chip_prd_c::predict_udma_uart1_ingress </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Prediction thread for udma_uart1_ingress. </p>

</div>
</div>
<a class="anchor" id="a699ff38cbc0ef1bf7c3fab7ee168a186"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual task uvme_cvmcu_chip_prd_c::predict_apb_i2c_ingress </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Prediction thread for apb_i2c_ingress. </p>

</div>
</div>
<a class="anchor" id="a6e62ecaad6fbb534643ea6704e6b49e1"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual task uvme_cvmcu_chip_prd_c::predict_gpio_ingress </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Prediction thread for gpio_ingress. </p>

</div>
</div>
<a class="anchor" id="a14ec93f1764d34b33eacbad415e8e123"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual task uvme_cvmcu_chip_prd_c::predict_mon_event </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Prediction thread for mon_event. </p>

</div>
</div>
<a class="anchor" id="a478e12e40f274626cb2c1bcb9c7713ee"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual task uvme_cvmcu_chip_prd_c::predict_mon_dbg </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Prediction thread for mon_dbg. </p>

</div>
</div>
<a class="anchor" id="af2874d00c6bc9754e56d6f1a63e99ddd"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual task uvme_cvmcu_chip_prd_c::predict_udma_qspi0_egress </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Prediction thread for udma_qspi0_egress. </p>

</div>
</div>
<a class="anchor" id="a0867853b27ac1bc1da1347fe91382b87"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual task uvme_cvmcu_chip_prd_c::predict_udma_qspi1_egress </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Prediction thread for udma_qspi1_egress. </p>

</div>
</div>
<a class="anchor" id="acbe18e3eb7b2abb6bf94a88ed5081f24"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual task uvme_cvmcu_chip_prd_c::predict_udma_i2c0_egress </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Prediction thread for udma_i2c0_egress. </p>

</div>
</div>
<a class="anchor" id="a8a9d3f6a244280416d07c28892c91d35"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual task uvme_cvmcu_chip_prd_c::predict_udma_i2c1_egress </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Prediction thread for udma_i2c1_egress. </p>

</div>
</div>
<a class="anchor" id="a15dcc55b69c36f95a721072036c4c80c"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual task uvme_cvmcu_chip_prd_c::predict_udma_uart0_egress </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Prediction thread for udma_uart0_egress. </p>

</div>
</div>
<a class="anchor" id="a9a225af07862acce03dfbc7b62ea3949"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual task uvme_cvmcu_chip_prd_c::predict_udma_uart1_egress </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Prediction thread for udma_uart1_egress. </p>

</div>
</div>
<a class="anchor" id="a6d820e55abf188180b0bee068d28bc8d"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual task uvme_cvmcu_chip_prd_c::predict_apb_i2c_egress </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Prediction thread for apb_i2c_egress. </p>

</div>
</div>
<a class="anchor" id="a11e320bb032587883232714a4703e563"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual task uvme_cvmcu_chip_prd_c::predict_gpio_egress </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Prediction thread for gpio_egress. </p>

</div>
</div>
<a class="anchor" id="ae08fc544bb967f34d0264e837a0fee48"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual task uvme_cvmcu_chip_prd_c::predict_event </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Prediction thread for event. </p>

</div>
</div>
<a class="anchor" id="ac4efd6e834dfb73da1677596bfbc6637"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual task uvme_cvmcu_chip_prd_c::predict_dbg </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Prediction thread for dbg. </p>

</div>
</div>
<h2 class="groupheader">Member Data Documentation</h2>
<a class="anchor" id="a472e1116660eaf5a791ba1187ddcb66f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uvm_tlm_analysis_fifo&lt;<a class="el" href="classuvma__obi__mon__trn__c.html">uvma_obi_mon_trn_c</a>&gt; uvme_cvmcu_chip_prd_c::data_obi_reg_fifo</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Queue of input obi transactions from Data memory OBI agent. </p>

</div>
</div>
<a class="anchor" id="a37ad1f30a1af74a1ae6993e572e1445a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uvm_tlm_analysis_fifo&lt;<a class="el" href="classuvma__spi__mon__trn__c.html">uvma_spi_mon_trn_c</a>&gt; uvme_cvmcu_chip_prd_c::udma_qspi0_ingress_fifo</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Queue of input spi transactions from QSPI slave 0 agent. </p>

</div>
</div>
<a class="anchor" id="a041331fd05b7c7906298d6ac2f18689d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uvm_tlm_analysis_fifo&lt;<a class="el" href="classuvma__spi__mon__trn__c.html">uvma_spi_mon_trn_c</a>&gt; uvme_cvmcu_chip_prd_c::udma_qspi1_ingress_fifo</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Queue of input spi transactions from QSPI slave 1 agent. </p>

</div>
</div>
<a class="anchor" id="a5d293e4b70cec5794e582c554a72b79a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uvm_tlm_analysis_fifo&lt;<a class="el" href="classuvma__cvmcu__cpi__mon__trn__c.html">uvma_cvmcu_cpi_mon_trn_c</a>&gt; uvme_cvmcu_chip_prd_c::udma_camera_fifo</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Queue of input cvmcu_cpi transactions from Camera Parallel Interface transmitter agent. </p>

</div>
</div>
<a class="anchor" id="a662ade3add56bdac3a5da1b5f18d86a6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uvm_tlm_analysis_fifo&lt;<a class="el" href="classuvma__i2c__mon__trn__c.html">uvma_i2c_mon_trn_c</a>&gt; uvme_cvmcu_chip_prd_c::udma_i2c0_ingress_fifo</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Queue of input i2c transactions from I2C slave 0 agent. </p>

</div>
</div>
<a class="anchor" id="a844a8e6990f72e1215efd152e26e5a72"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uvm_tlm_analysis_fifo&lt;<a class="el" href="classuvma__i2c__mon__trn__c.html">uvma_i2c_mon_trn_c</a>&gt; uvme_cvmcu_chip_prd_c::udma_i2c1_ingress_fifo</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Queue of input i2c transactions from I2C slave 1 agent. </p>

</div>
</div>
<a class="anchor" id="a506fae0e1d547eae17084e74ed22832f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uvm_tlm_analysis_fifo&lt;<a class="el" href="classuvma__uart__mon__trn__c.html">uvma_uart_mon_trn_c</a>&gt; uvme_cvmcu_chip_prd_c::udma_uart0_ingress_fifo</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Queue of input uart transactions from UART 0 agent. </p>

</div>
</div>
<a class="anchor" id="a9ef511e456279607d9b89328959133f0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uvm_tlm_analysis_fifo&lt;<a class="el" href="classuvma__uart__mon__trn__c.html">uvma_uart_mon_trn_c</a>&gt; uvme_cvmcu_chip_prd_c::udma_uart1_ingress_fifo</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Queue of input uart transactions from UART 1 agent. </p>

</div>
</div>
<a class="anchor" id="a94fd756bcdf355092c17059069ad76f9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uvm_tlm_analysis_fifo&lt;<a class="el" href="classuvma__i2c__mon__trn__c.html">uvma_i2c_mon_trn_c</a>&gt; uvme_cvmcu_chip_prd_c::apb_i2c_ingress_fifo</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Queue of input i2c transactions from I2C master agent. </p>

</div>
</div>
<a class="anchor" id="aee64932931271e64f1ef5097210fcca1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uvm_tlm_analysis_fifo&lt;<a class="el" href="classuvma__cvmcu__io__mon__trn__c.html">uvma_cvmcu_io_mon_trn_c</a>&gt; uvme_cvmcu_chip_prd_c::gpio_ingress_fifo</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Queue of input cvmcu_io transactions from IO ports agent. </p>

</div>
</div>
<a class="anchor" id="acd886436b36281b7965ccf3acd87db49"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uvm_tlm_analysis_fifo&lt;<a class="el" href="classuvma__cvmcu__event__mon__trn__c.html">uvma_cvmcu_event_mon_trn_c</a>&gt; uvme_cvmcu_chip_prd_c::mon_event_fifo</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Queue of input cvmcu_event transactions from Event agent. </p>

</div>
</div>
<a class="anchor" id="a94f6121fd51cacf1a1d09b586784a880"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uvm_tlm_analysis_fifo&lt;<a class="el" href="classuvma__cvmcu__dbg__mon__trn__c.html">uvma_cvmcu_dbg_mon_trn_c</a>&gt; uvme_cvmcu_chip_prd_c::mon_dbg_fifo</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Queue of input cvmcu_dbg transactions from Debug agent. </p>

</div>
</div>
<a class="anchor" id="a2c804b07b712cc931daaa04b2cc082c3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uvm_tlm_analysis_fifo&lt;<a class="el" href="classuvma__spi__mon__trn__c.html">uvma_spi_mon_trn_c</a>&gt; uvme_cvmcu_chip_prd_c::udma_qspi0_egress_fifo</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Queue of input spi transactions from udma_qspi0_egress (<a class="el" href="classuvme__cvmcu__chip__vsqr__c.html" title="Component on which all CORE-V-MCU Sub-System environment (uvme_cvmcu_chip_env_c) virtual sequences ar...">uvme_cvmcu_chip_vsqr_c</a>) </p>

</div>
</div>
<a class="anchor" id="a39a941d3b8ae84494214648f5b690423"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uvm_tlm_analysis_fifo&lt;<a class="el" href="classuvma__spi__mon__trn__c.html">uvma_spi_mon_trn_c</a>&gt; uvme_cvmcu_chip_prd_c::udma_qspi1_egress_fifo</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Queue of input spi transactions from udma_qspi1_egress (<a class="el" href="classuvme__cvmcu__chip__vsqr__c.html" title="Component on which all CORE-V-MCU Sub-System environment (uvme_cvmcu_chip_env_c) virtual sequences ar...">uvme_cvmcu_chip_vsqr_c</a>) </p>

</div>
</div>
<a class="anchor" id="a415a26f174283e4bc215624504e6df25"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uvm_tlm_analysis_fifo&lt;<a class="el" href="classuvma__i2c__mon__trn__c.html">uvma_i2c_mon_trn_c</a>&gt; uvme_cvmcu_chip_prd_c::udma_i2c0_egress_fifo</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Queue of input i2c transactions from udma_i2c0_egress (<a class="el" href="classuvme__cvmcu__chip__vsqr__c.html" title="Component on which all CORE-V-MCU Sub-System environment (uvme_cvmcu_chip_env_c) virtual sequences ar...">uvme_cvmcu_chip_vsqr_c</a>) </p>

</div>
</div>
<a class="anchor" id="a021fa2a0ca212223aab292a564f62d50"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uvm_tlm_analysis_fifo&lt;<a class="el" href="classuvma__i2c__mon__trn__c.html">uvma_i2c_mon_trn_c</a>&gt; uvme_cvmcu_chip_prd_c::udma_i2c1_egress_fifo</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Queue of input i2c transactions from udma_i2c1_egress (<a class="el" href="classuvme__cvmcu__chip__vsqr__c.html" title="Component on which all CORE-V-MCU Sub-System environment (uvme_cvmcu_chip_env_c) virtual sequences ar...">uvme_cvmcu_chip_vsqr_c</a>) </p>

</div>
</div>
<a class="anchor" id="a144fab4526bb220f28d364735b34bdbb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uvm_tlm_analysis_fifo&lt;<a class="el" href="classuvma__uart__mon__trn__c.html">uvma_uart_mon_trn_c</a>&gt; uvme_cvmcu_chip_prd_c::udma_uart0_egress_fifo</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Queue of input uart transactions from udma_uart0_egress (<a class="el" href="classuvme__cvmcu__chip__vsqr__c.html" title="Component on which all CORE-V-MCU Sub-System environment (uvme_cvmcu_chip_env_c) virtual sequences ar...">uvme_cvmcu_chip_vsqr_c</a>) </p>

</div>
</div>
<a class="anchor" id="a07022453cc5469073c7af15004dc2125"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uvm_tlm_analysis_fifo&lt;<a class="el" href="classuvma__uart__mon__trn__c.html">uvma_uart_mon_trn_c</a>&gt; uvme_cvmcu_chip_prd_c::udma_uart1_egress_fifo</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Queue of input uart transactions from udma_uart1_egress (<a class="el" href="classuvme__cvmcu__chip__vsqr__c.html" title="Component on which all CORE-V-MCU Sub-System environment (uvme_cvmcu_chip_env_c) virtual sequences ar...">uvme_cvmcu_chip_vsqr_c</a>) </p>

</div>
</div>
<a class="anchor" id="a900dbbffa67346ef60d0421770d34bd4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uvm_tlm_analysis_fifo&lt;<a class="el" href="classuvma__i2c__mon__trn__c.html">uvma_i2c_mon_trn_c</a>&gt; uvme_cvmcu_chip_prd_c::apb_i2c_egress_fifo</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Queue of input i2c transactions from apb_i2c_egress (<a class="el" href="classuvme__cvmcu__chip__vsqr__c.html" title="Component on which all CORE-V-MCU Sub-System environment (uvme_cvmcu_chip_env_c) virtual sequences ar...">uvme_cvmcu_chip_vsqr_c</a>) </p>

</div>
</div>
<a class="anchor" id="ae507ed9a55ec04de12d7fb7fc5d69882"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uvm_tlm_analysis_fifo&lt;<a class="el" href="classuvma__cvmcu__io__mon__trn__c.html">uvma_cvmcu_io_mon_trn_c</a>&gt; uvme_cvmcu_chip_prd_c::gpio_egress_fifo</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Queue of input cvmcu_io transactions from gpio_egress (<a class="el" href="classuvme__cvmcu__chip__vsqr__c.html" title="Component on which all CORE-V-MCU Sub-System environment (uvme_cvmcu_chip_env_c) virtual sequences ar...">uvme_cvmcu_chip_vsqr_c</a>) </p>

</div>
</div>
<a class="anchor" id="aa1e8ee04c7c7714bb7138440852c04a3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uvm_tlm_analysis_fifo&lt;<a class="el" href="classuvma__cvmcu__event__mon__trn__c.html">uvma_cvmcu_event_mon_trn_c</a>&gt; uvme_cvmcu_chip_prd_c::event_fifo</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Queue of input cvmcu_event transactions from event (<a class="el" href="classuvme__cvmcu__chip__vsqr__c.html" title="Component on which all CORE-V-MCU Sub-System environment (uvme_cvmcu_chip_env_c) virtual sequences ar...">uvme_cvmcu_chip_vsqr_c</a>) </p>

</div>
</div>
<a class="anchor" id="a9bcfb57f66be035acf42545416e5daff"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uvm_analysis_port&lt;<a class="el" href="classuvma__spi__mon__trn__c.html">uvma_spi_mon_trn_c</a>&gt; uvme_cvmcu_chip_prd_c::udma_qspi0_egress_ap</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Output for udma_qspi0_egress transactions to the scoreboard. </p>

</div>
</div>
<a class="anchor" id="a3649af064434f10b4c35212f749bc364"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uvm_analysis_port&lt;<a class="el" href="classuvma__spi__mon__trn__c.html">uvma_spi_mon_trn_c</a>&gt; uvme_cvmcu_chip_prd_c::udma_qspi1_egress_ap</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Output for udma_qspi1_egress transactions to the scoreboard. </p>

</div>
</div>
<a class="anchor" id="a3505d3a7cd515c08a5e46653b0c6b56f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uvm_analysis_port&lt;<a class="el" href="classuvma__i2c__mon__trn__c.html">uvma_i2c_mon_trn_c</a>&gt; uvme_cvmcu_chip_prd_c::udma_i2c0_egress_ap</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Output for udma_i2c0_egress transactions to the scoreboard. </p>

</div>
</div>
<a class="anchor" id="a799d5e41b4c1a244a4421f5a7a3ed867"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uvm_analysis_port&lt;<a class="el" href="classuvma__i2c__mon__trn__c.html">uvma_i2c_mon_trn_c</a>&gt; uvme_cvmcu_chip_prd_c::udma_i2c1_egress_ap</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Output for udma_i2c1_egress transactions to the scoreboard. </p>

</div>
</div>
<a class="anchor" id="af66310d235b38e6400f889a542d0c36c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uvm_analysis_port&lt;<a class="el" href="classuvma__uart__mon__trn__c.html">uvma_uart_mon_trn_c</a>&gt; uvme_cvmcu_chip_prd_c::udma_uart0_egress_ap</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Output for udma_uart0_egress transactions to the scoreboard. </p>

</div>
</div>
<a class="anchor" id="ae59258b0a1f061d9329a729c4b7d0f4a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uvm_analysis_port&lt;<a class="el" href="classuvma__uart__mon__trn__c.html">uvma_uart_mon_trn_c</a>&gt; uvme_cvmcu_chip_prd_c::udma_uart1_egress_ap</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Output for udma_uart1_egress transactions to the scoreboard. </p>

</div>
</div>
<a class="anchor" id="a4395a34cea345b6437c02cc7b1fdcbda"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uvm_analysis_port&lt;<a class="el" href="classuvma__i2c__mon__trn__c.html">uvma_i2c_mon_trn_c</a>&gt; uvme_cvmcu_chip_prd_c::apb_i2c_egress_ap</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Output for apb_i2c_egress transactions to the scoreboard. </p>

</div>
</div>
<a class="anchor" id="a405e08f7a7dfe15ee4f5454186734a5d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uvm_analysis_port&lt;<a class="el" href="classuvma__cvmcu__io__mon__trn__c.html">uvma_cvmcu_io_mon_trn_c</a>&gt; uvme_cvmcu_chip_prd_c::gpio_egress_ap</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Output for gpio_egress transactions to the scoreboard. </p>

</div>
</div>
<a class="anchor" id="aecee2881b0f9308fdf852f34340b276d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uvm_analysis_port&lt;<a class="el" href="classuvma__cvmcu__event__mon__trn__c.html">uvma_cvmcu_event_mon_trn_c</a>&gt; uvme_cvmcu_chip_prd_c::event_ap</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Output for event transactions to the scoreboard. </p>

</div>
</div>
<a class="anchor" id="aa5d60a7d23a3c907ca15ff27a0e96788"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uvm_analysis_port&lt;<a class="el" href="classuvma__cvmcu__dbg__mon__trn__c.html">uvma_cvmcu_dbg_mon_trn_c</a>&gt; uvme_cvmcu_chip_prd_c::dbg_ap</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Output for dbg transactions to the scoreboard. </p>

</div>
</div>
<a class="anchor" id="a79ccdef273ada8c572d54ef7c2facaa1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uvm_analysis_port&lt;<a class="el" href="classuvma__spi__mon__trn__c.html">uvma_spi_mon_trn_c</a>&gt; uvme_cvmcu_chip_prd_c::udma_qspi0_ingress_ap</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Output for udma_qspi0_ingress transactions to the scoreboard. </p>

</div>
</div>
<a class="anchor" id="a50934357fff7917936da0403a36d13f7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uvm_analysis_port&lt;<a class="el" href="classuvma__spi__mon__trn__c.html">uvma_spi_mon_trn_c</a>&gt; uvme_cvmcu_chip_prd_c::udma_qspi1_ingress_ap</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Output for udma_qspi1_ingress transactions to the scoreboard. </p>

</div>
</div>
<a class="anchor" id="aa37edc2eaa2eeb1186081f73ea15ce54"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uvm_analysis_port&lt;<a class="el" href="classuvma__cvmcu__cpi__mon__trn__c.html">uvma_cvmcu_cpi_mon_trn_c</a>&gt; uvme_cvmcu_chip_prd_c::udma_camera_ap</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Output for udma_camera transactions to the scoreboard. </p>

</div>
</div>
<a class="anchor" id="aa596d6d96f77519771c45e1b586e2512"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uvm_analysis_port&lt;<a class="el" href="classuvma__i2c__mon__trn__c.html">uvma_i2c_mon_trn_c</a>&gt; uvme_cvmcu_chip_prd_c::udma_i2c0_ingress_ap</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Output for udma_i2c0_ingress transactions to the scoreboard. </p>

</div>
</div>
<a class="anchor" id="ad096e9cc16a0a4fbb1de70ae26ed99a4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uvm_analysis_port&lt;<a class="el" href="classuvma__i2c__mon__trn__c.html">uvma_i2c_mon_trn_c</a>&gt; uvme_cvmcu_chip_prd_c::udma_i2c1_ingress_ap</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Output for udma_i2c1_ingress transactions to the scoreboard. </p>

</div>
</div>
<a class="anchor" id="a0a1f7b680590056803ec91feb7f1754e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uvm_analysis_port&lt;<a class="el" href="classuvma__uart__mon__trn__c.html">uvma_uart_mon_trn_c</a>&gt; uvme_cvmcu_chip_prd_c::udma_uart0_ingress_ap</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Output for udma_uart0_ingress transactions to the scoreboard. </p>

</div>
</div>
<a class="anchor" id="a91e1a70883c109574c62442fcc84774c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uvm_analysis_port&lt;<a class="el" href="classuvma__uart__mon__trn__c.html">uvma_uart_mon_trn_c</a>&gt; uvme_cvmcu_chip_prd_c::udma_uart1_ingress_ap</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Output for udma_uart1_ingress transactions to the scoreboard. </p>

</div>
</div>
<a class="anchor" id="a04464ad226fc9b528ebaf1b478f5f1db"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uvm_analysis_port&lt;<a class="el" href="classuvma__i2c__mon__trn__c.html">uvma_i2c_mon_trn_c</a>&gt; uvme_cvmcu_chip_prd_c::apb_i2c_ingress_ap</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Output for apb_i2c_ingress transactions to the scoreboard. </p>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- HTML footer for doxygen 1.8.5-->
<!-- start footer part -->
<script type="text/javascript">
    // script for doxygen 1.9.1
    $(function() {
        $(document).ready(function(){
           toggleButton = document.createElement('doxygen-awesome-dark-mode-toggle')
           toggleButton.title = "Toggle Light/Dark Mode"
           document.getElementById("MSearchBox").parentNode.appendChild(toggleButton)
       })
    })
</script>
</body>
</html>
