#! /usr/local/Cellar/icarus-verilog/11.0/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/system.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/v2009.vpi";
S_0x7fe9dc804a10 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x7fe9dc804b80 .scope module, "addu_tb" "addu_tb" 3 1;
 .timescale 0 0;
v0x7fe9dc81b8c0_0 .net "active", 0 0, v0x7fe9dc819c50_0;  1 drivers
v0x7fe9dc81b970_0 .var "clk", 0 0;
v0x7fe9dc81ba00_0 .var "clk_enable", 0 0;
v0x7fe9dc81ba90_0 .net "data_address", 31 0, L_0x7fe9dc81f2a0;  1 drivers
v0x7fe9dc81bb20_0 .net "data_read", 0 0, L_0x7fe9dc81dee0;  1 drivers
v0x7fe9dc81bbf0_0 .var "data_readdata", 31 0;
v0x7fe9dc81bc80_0 .net "data_write", 0 0, L_0x7fe9dc81de70;  1 drivers
v0x7fe9dc81bd30_0 .net "data_writedata", 31 0, L_0x7fe9dc81ec50;  1 drivers
v0x7fe9dc81bde0_0 .net "instr_address", 31 0, L_0x7fe9dc820140;  1 drivers
v0x7fe9dc81bf10_0 .var "instr_readdata", 31 0;
v0x7fe9dc81bfa0_0 .net "register_v0", 31 0, L_0x7fe9dc81ebe0;  1 drivers
v0x7fe9dc81c070_0 .var "reset", 0 0;
S_0x7fe9dc805110 .scope module, "dut" "mips_cpu_harvard" 3 78, 4 1 0, S_0x7fe9dc804b80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 1 "active";
    .port_info 3 /OUTPUT 32 "register_v0";
    .port_info 4 /INPUT 1 "clk_enable";
    .port_info 5 /OUTPUT 32 "instr_address";
    .port_info 6 /INPUT 32 "instr_readdata";
    .port_info 7 /OUTPUT 32 "data_address";
    .port_info 8 /OUTPUT 1 "data_write";
    .port_info 9 /OUTPUT 1 "data_read";
    .port_info 10 /OUTPUT 32 "data_writedata";
    .port_info 11 /INPUT 32 "data_readdata";
L_0x7fe9dc81de70 .functor BUFZ 1, L_0x7fe9dc81da00, C4<0>, C4<0>, C4<0>;
L_0x7fe9dc81dee0 .functor BUFZ 1, L_0x7fe9dc81d960, C4<0>, C4<0>, C4<0>;
L_0x7fe9dc81e5d0 .functor BUFZ 1, L_0x7fe9dc81d830, C4<0>, C4<0>, C4<0>;
L_0x7fe9dc81ec50 .functor BUFZ 32, L_0x7fe9dc81eaf0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x7fe9dc81ede0 .functor BUFZ 32, L_0x7fe9dc81e840, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x7fe9dc81f2a0 .functor BUFZ 32, v0x7fe9dc815a00_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x7fe9dc81faa0 .functor OR 1, L_0x7fe9dc81f740, L_0x7fe9dc81f9c0, C4<0>, C4<0>;
L_0x7fe9dc81fc70 .functor AND 1, L_0x7fe9dc81fd40, L_0x7fe9dc820020, C4<1>, C4<1>;
L_0x7fe9dc820140 .functor BUFZ 32, v0x7fe9dc8176f0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7fe9dc818e30_0 .net *"_ivl_11", 4 0, L_0x7fe9dc81e1d0;  1 drivers
v0x7fe9dc818ec0_0 .net *"_ivl_13", 4 0, L_0x7fe9dc81e270;  1 drivers
L_0x7fe9db663200 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fe9dc818f50_0 .net/2u *"_ivl_26", 15 0, L_0x7fe9db663200;  1 drivers
v0x7fe9dc818fe0_0 .net *"_ivl_29", 15 0, L_0x7fe9dc81ee90;  1 drivers
L_0x7fe9db663290 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x7fe9dc819070_0 .net/2u *"_ivl_36", 31 0, L_0x7fe9db663290;  1 drivers
v0x7fe9dc819120_0 .net *"_ivl_40", 31 0, L_0x7fe9dc81f5f0;  1 drivers
L_0x7fe9db6632d8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fe9dc8191d0_0 .net *"_ivl_43", 25 0, L_0x7fe9db6632d8;  1 drivers
L_0x7fe9db663320 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x7fe9dc819280_0 .net/2u *"_ivl_44", 31 0, L_0x7fe9db663320;  1 drivers
v0x7fe9dc819330_0 .net *"_ivl_46", 0 0, L_0x7fe9dc81f740;  1 drivers
v0x7fe9dc819440_0 .net *"_ivl_48", 31 0, L_0x7fe9dc81f820;  1 drivers
L_0x7fe9db663368 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fe9dc8194e0_0 .net *"_ivl_51", 25 0, L_0x7fe9db663368;  1 drivers
L_0x7fe9db6633b0 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x7fe9dc819590_0 .net/2u *"_ivl_52", 31 0, L_0x7fe9db6633b0;  1 drivers
v0x7fe9dc819640_0 .net *"_ivl_54", 0 0, L_0x7fe9dc81f9c0;  1 drivers
v0x7fe9dc8196e0_0 .net *"_ivl_58", 31 0, L_0x7fe9dc81fbd0;  1 drivers
L_0x7fe9db6633f8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fe9dc819790_0 .net *"_ivl_61", 25 0, L_0x7fe9db6633f8;  1 drivers
L_0x7fe9db663440 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fe9dc819840_0 .net/2u *"_ivl_62", 31 0, L_0x7fe9db663440;  1 drivers
v0x7fe9dc8198f0_0 .net *"_ivl_64", 0 0, L_0x7fe9dc81fd40;  1 drivers
v0x7fe9dc819a80_0 .net *"_ivl_67", 5 0, L_0x7fe9dc81fde0;  1 drivers
L_0x7fe9db663488 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0x7fe9dc819b10_0 .net/2u *"_ivl_68", 5 0, L_0x7fe9db663488;  1 drivers
v0x7fe9dc819bb0_0 .net *"_ivl_70", 0 0, L_0x7fe9dc820020;  1 drivers
v0x7fe9dc819c50_0 .var "active", 0 0;
v0x7fe9dc819cf0_0 .net "alu_control_out", 3 0, v0x7fe9dc815e50_0;  1 drivers
v0x7fe9dc819dd0_0 .net "alu_fcode", 5 0, L_0x7fe9dc81ed00;  1 drivers
v0x7fe9dc819e60_0 .net "alu_op", 1 0, L_0x7fe9dc81dcd0;  1 drivers
v0x7fe9dc819ef0_0 .net "alu_op1", 31 0, L_0x7fe9dc81ede0;  1 drivers
v0x7fe9dc819f80_0 .net "alu_op2", 31 0, L_0x7fe9dc81f120;  1 drivers
v0x7fe9dc81a010_0 .net "alu_out", 31 0, v0x7fe9dc815a00_0;  1 drivers
v0x7fe9dc81a0c0_0 .net "alu_src", 0 0, L_0x7fe9dc81d650;  1 drivers
v0x7fe9dc81a170_0 .net "alu_z_flag", 0 0, L_0x7fe9dc81f390;  1 drivers
v0x7fe9dc81a220_0 .net "branch", 0 0, L_0x7fe9dc81dab0;  1 drivers
v0x7fe9dc81a2d0_0 .net "clk", 0 0, v0x7fe9dc81b970_0;  1 drivers
v0x7fe9dc81a3a0_0 .net "clk_enable", 0 0, v0x7fe9dc81ba00_0;  1 drivers
v0x7fe9dc81a430_0 .net "curr_addr", 31 0, v0x7fe9dc8176f0_0;  1 drivers
v0x7fe9dc8199a0_0 .net "curr_addr_p4", 31 0, L_0x7fe9dc81f4b0;  1 drivers
v0x7fe9dc81a6c0_0 .net "data_address", 31 0, L_0x7fe9dc81f2a0;  alias, 1 drivers
v0x7fe9dc81a750_0 .net "data_read", 0 0, L_0x7fe9dc81dee0;  alias, 1 drivers
v0x7fe9dc81a7e0_0 .net "data_readdata", 31 0, v0x7fe9dc81bbf0_0;  1 drivers
v0x7fe9dc81a870_0 .net "data_write", 0 0, L_0x7fe9dc81de70;  alias, 1 drivers
v0x7fe9dc81a900_0 .net "data_writedata", 31 0, L_0x7fe9dc81ec50;  alias, 1 drivers
v0x7fe9dc81a990_0 .net "instr_address", 31 0, L_0x7fe9dc820140;  alias, 1 drivers
v0x7fe9dc81aa40_0 .net "instr_opcode", 5 0, L_0x7fe9dc81ce40;  1 drivers
v0x7fe9dc81ab00_0 .net "instr_readdata", 31 0, v0x7fe9dc81bf10_0;  1 drivers
v0x7fe9dc81aba0_0 .net "j_type", 0 0, L_0x7fe9dc81faa0;  1 drivers
v0x7fe9dc81ac40_0 .net "jr_type", 0 0, L_0x7fe9dc81fc70;  1 drivers
v0x7fe9dc81ace0_0 .net "mem_read", 0 0, L_0x7fe9dc81d960;  1 drivers
v0x7fe9dc81ad90_0 .net "mem_to_reg", 0 0, L_0x7fe9dc81d780;  1 drivers
v0x7fe9dc81ae40_0 .net "mem_write", 0 0, L_0x7fe9dc81da00;  1 drivers
v0x7fe9dc81aef0_0 .var "next_instr_addr", 31 0;
v0x7fe9dc81afa0_0 .net "offset", 31 0, L_0x7fe9dc81f080;  1 drivers
v0x7fe9dc81b030_0 .net "reg_a_read_data", 31 0, L_0x7fe9dc81e840;  1 drivers
v0x7fe9dc81b0e0_0 .net "reg_a_read_index", 4 0, L_0x7fe9dc81df90;  1 drivers
v0x7fe9dc81b190_0 .net "reg_b_read_data", 31 0, L_0x7fe9dc81eaf0;  1 drivers
v0x7fe9dc81b240_0 .net "reg_b_read_index", 4 0, L_0x7fe9dc81e070;  1 drivers
v0x7fe9dc81b2f0_0 .net "reg_dst", 0 0, L_0x7fe9dc81d560;  1 drivers
v0x7fe9dc81b3a0_0 .net "reg_write", 0 0, L_0x7fe9dc81d830;  1 drivers
v0x7fe9dc81b450_0 .net "reg_write_data", 31 0, L_0x7fe9dc81e430;  1 drivers
v0x7fe9dc81b500_0 .net "reg_write_enable", 0 0, L_0x7fe9dc81e5d0;  1 drivers
v0x7fe9dc81b5b0_0 .net "reg_write_index", 4 0, L_0x7fe9dc81e310;  1 drivers
v0x7fe9dc81b660_0 .net "register_v0", 31 0, L_0x7fe9dc81ebe0;  alias, 1 drivers
v0x7fe9dc81b710_0 .net "reset", 0 0, v0x7fe9dc81c070_0;  1 drivers
E_0x7fe9dc804750/0 .event edge, v0x7fe9dc816be0_0, v0x7fe9dc815af0_0, v0x7fe9dc8199a0_0, v0x7fe9dc81afa0_0;
E_0x7fe9dc804750/1 .event edge, v0x7fe9dc81aba0_0, v0x7fe9dc81ab00_0, v0x7fe9dc81ac40_0, v0x7fe9dc818230_0;
E_0x7fe9dc804750 .event/or E_0x7fe9dc804750/0, E_0x7fe9dc804750/1;
L_0x7fe9dc81ce40 .part v0x7fe9dc81bf10_0, 26, 6;
L_0x7fe9dc81df90 .part v0x7fe9dc81bf10_0, 21, 5;
L_0x7fe9dc81e070 .part v0x7fe9dc81bf10_0, 16, 5;
L_0x7fe9dc81e1d0 .part v0x7fe9dc81bf10_0, 11, 5;
L_0x7fe9dc81e270 .part v0x7fe9dc81bf10_0, 16, 5;
L_0x7fe9dc81e310 .functor MUXZ 5, L_0x7fe9dc81e270, L_0x7fe9dc81e1d0, L_0x7fe9dc81d560, C4<>;
L_0x7fe9dc81e430 .functor MUXZ 32, v0x7fe9dc815a00_0, v0x7fe9dc81bbf0_0, L_0x7fe9dc81d780, C4<>;
L_0x7fe9dc81ed00 .part v0x7fe9dc81bf10_0, 0, 6;
L_0x7fe9dc81ee90 .part v0x7fe9dc81bf10_0, 0, 16;
L_0x7fe9dc81f080 .concat [ 16 16 0 0], L_0x7fe9dc81ee90, L_0x7fe9db663200;
L_0x7fe9dc81f120 .functor MUXZ 32, L_0x7fe9dc81eaf0, L_0x7fe9dc81f080, L_0x7fe9dc81d650, C4<>;
L_0x7fe9dc81f4b0 .arith/sum 32, v0x7fe9dc8176f0_0, L_0x7fe9db663290;
L_0x7fe9dc81f5f0 .concat [ 6 26 0 0], L_0x7fe9dc81ce40, L_0x7fe9db6632d8;
L_0x7fe9dc81f740 .cmp/eq 32, L_0x7fe9dc81f5f0, L_0x7fe9db663320;
L_0x7fe9dc81f820 .concat [ 6 26 0 0], L_0x7fe9dc81ce40, L_0x7fe9db663368;
L_0x7fe9dc81f9c0 .cmp/eq 32, L_0x7fe9dc81f820, L_0x7fe9db6633b0;
L_0x7fe9dc81fbd0 .concat [ 6 26 0 0], L_0x7fe9dc81ce40, L_0x7fe9db6633f8;
L_0x7fe9dc81fd40 .cmp/eq 32, L_0x7fe9dc81fbd0, L_0x7fe9db663440;
L_0x7fe9dc81fde0 .part v0x7fe9dc81bf10_0, 0, 6;
L_0x7fe9dc820020 .cmp/ne 6, L_0x7fe9dc81fde0, L_0x7fe9db663488;
S_0x7fe9dc805490 .scope module, "cpu_alu" "alu" 4 112, 5 1 0, S_0x7fe9dc805110;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "control";
    .port_info 1 /INPUT 32 "op1";
    .port_info 2 /INPUT 32 "op2";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "z_flag";
L_0x7fe9db663248 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fe9dc805730_0 .net/2u *"_ivl_0", 31 0, L_0x7fe9db663248;  1 drivers
v0x7fe9dc8157e0_0 .net "control", 3 0, v0x7fe9dc815e50_0;  alias, 1 drivers
v0x7fe9dc815890_0 .net "op1", 31 0, L_0x7fe9dc81ede0;  alias, 1 drivers
v0x7fe9dc815950_0 .net "op2", 31 0, L_0x7fe9dc81f120;  alias, 1 drivers
v0x7fe9dc815a00_0 .var "result", 31 0;
v0x7fe9dc815af0_0 .net "z_flag", 0 0, L_0x7fe9dc81f390;  alias, 1 drivers
E_0x7fe9dc805700 .event edge, v0x7fe9dc815950_0, v0x7fe9dc815890_0, v0x7fe9dc8157e0_0;
L_0x7fe9dc81f390 .cmp/eq 32, v0x7fe9dc815a00_0, L_0x7fe9db663248;
S_0x7fe9dc815c10 .scope module, "cpu_alu_control" "alu_control" 4 97, 6 1 0, S_0x7fe9dc805110;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "alu_opcode";
    .port_info 1 /INPUT 6 "alu_fcode";
    .port_info 2 /OUTPUT 4 "alu_control_out";
v0x7fe9dc815e50_0 .var "alu_control_out", 3 0;
v0x7fe9dc815f10_0 .net "alu_fcode", 5 0, L_0x7fe9dc81ed00;  alias, 1 drivers
v0x7fe9dc815fb0_0 .net "alu_opcode", 1 0, L_0x7fe9dc81dcd0;  alias, 1 drivers
E_0x7fe9dc815e20 .event edge, v0x7fe9dc815fb0_0, v0x7fe9dc815f10_0;
S_0x7fe9dc8160c0 .scope module, "cpu_control" "control" 4 36, 7 1 0, S_0x7fe9dc805110;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "instr_opcode";
    .port_info 1 /OUTPUT 1 "reg_dst";
    .port_info 2 /OUTPUT 1 "branch";
    .port_info 3 /OUTPUT 1 "mem_read";
    .port_info 4 /OUTPUT 1 "mem_to_reg";
    .port_info 5 /OUTPUT 2 "alu_op";
    .port_info 6 /OUTPUT 1 "mem_write";
    .port_info 7 /OUTPUT 1 "alu_src";
    .port_info 8 /OUTPUT 1 "reg_write";
    .port_info 9 /OUTPUT 1 "jump";
L_0x7fe9dc81d560 .functor BUFZ 1, L_0x7fe9dc81d090, C4<0>, C4<0>, C4<0>;
L_0x7fe9dc81d650 .functor OR 1, L_0x7fe9dc81d1b0, L_0x7fe9dc81d310, C4<0>, C4<0>;
L_0x7fe9dc81d780 .functor BUFZ 1, L_0x7fe9dc81d1b0, C4<0>, C4<0>, C4<0>;
L_0x7fe9dc81d830 .functor OR 1, L_0x7fe9dc81d090, L_0x7fe9dc81d1b0, C4<0>, C4<0>;
L_0x7fe9dc81d960 .functor BUFZ 1, L_0x7fe9dc81d1b0, C4<0>, C4<0>, C4<0>;
L_0x7fe9dc81da00 .functor BUFZ 1, L_0x7fe9dc81d310, C4<0>, C4<0>, C4<0>;
L_0x7fe9dc81dab0 .functor BUFZ 1, L_0x7fe9dc81d450, C4<0>, C4<0>, C4<0>;
L_0x7fe9dc81dbe0 .functor BUFZ 1, L_0x7fe9dc81d090, C4<0>, C4<0>, C4<0>;
L_0x7fe9dc81dd70 .functor BUFZ 1, L_0x7fe9dc81d450, C4<0>, C4<0>, C4<0>;
v0x7fe9dc8163c0_0 .net *"_ivl_0", 31 0, L_0x7fe9dc81cf60;  1 drivers
L_0x7fe9db6630e0 .functor BUFT 1, C4<101011>, C4<0>, C4<0>, C4<0>;
v0x7fe9dc816470_0 .net/2u *"_ivl_12", 5 0, L_0x7fe9db6630e0;  1 drivers
L_0x7fe9db663128 .functor BUFT 1, C4<000100>, C4<0>, C4<0>, C4<0>;
v0x7fe9dc816520_0 .net/2u *"_ivl_16", 5 0, L_0x7fe9db663128;  1 drivers
L_0x7fe9db663008 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fe9dc8165e0_0 .net *"_ivl_3", 25 0, L_0x7fe9db663008;  1 drivers
v0x7fe9dc816690_0 .net *"_ivl_37", 0 0, L_0x7fe9dc81dbe0;  1 drivers
L_0x7fe9db663050 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fe9dc816780_0 .net/2u *"_ivl_4", 31 0, L_0x7fe9db663050;  1 drivers
v0x7fe9dc816830_0 .net *"_ivl_42", 0 0, L_0x7fe9dc81dd70;  1 drivers
L_0x7fe9db663098 .functor BUFT 1, C4<100011>, C4<0>, C4<0>, C4<0>;
v0x7fe9dc8168e0_0 .net/2u *"_ivl_8", 5 0, L_0x7fe9db663098;  1 drivers
v0x7fe9dc816990_0 .net "alu_op", 1 0, L_0x7fe9dc81dcd0;  alias, 1 drivers
v0x7fe9dc816ac0_0 .net "alu_src", 0 0, L_0x7fe9dc81d650;  alias, 1 drivers
v0x7fe9dc816b50_0 .net "beq", 0 0, L_0x7fe9dc81d450;  1 drivers
v0x7fe9dc816be0_0 .net "branch", 0 0, L_0x7fe9dc81dab0;  alias, 1 drivers
v0x7fe9dc816c70_0 .net "instr_opcode", 5 0, L_0x7fe9dc81ce40;  alias, 1 drivers
v0x7fe9dc816d00_0 .var "jump", 0 0;
v0x7fe9dc816d90_0 .net "lw", 0 0, L_0x7fe9dc81d1b0;  1 drivers
v0x7fe9dc816e30_0 .net "mem_read", 0 0, L_0x7fe9dc81d960;  alias, 1 drivers
v0x7fe9dc816ed0_0 .net "mem_to_reg", 0 0, L_0x7fe9dc81d780;  alias, 1 drivers
v0x7fe9dc817070_0 .net "mem_write", 0 0, L_0x7fe9dc81da00;  alias, 1 drivers
v0x7fe9dc817110_0 .net "r_format", 0 0, L_0x7fe9dc81d090;  1 drivers
v0x7fe9dc8171b0_0 .net "reg_dst", 0 0, L_0x7fe9dc81d560;  alias, 1 drivers
v0x7fe9dc817250_0 .net "reg_write", 0 0, L_0x7fe9dc81d830;  alias, 1 drivers
v0x7fe9dc8172f0_0 .net "sw", 0 0, L_0x7fe9dc81d310;  1 drivers
L_0x7fe9dc81cf60 .concat [ 6 26 0 0], L_0x7fe9dc81ce40, L_0x7fe9db663008;
L_0x7fe9dc81d090 .cmp/eq 32, L_0x7fe9dc81cf60, L_0x7fe9db663050;
L_0x7fe9dc81d1b0 .cmp/eq 6, L_0x7fe9dc81ce40, L_0x7fe9db663098;
L_0x7fe9dc81d310 .cmp/eq 6, L_0x7fe9dc81ce40, L_0x7fe9db6630e0;
L_0x7fe9dc81d450 .cmp/eq 6, L_0x7fe9dc81ce40, L_0x7fe9db663128;
L_0x7fe9dc81dcd0 .concat8 [ 1 1 0 0], L_0x7fe9dc81dd70, L_0x7fe9dc81dbe0;
S_0x7fe9dc817480 .scope module, "cpu_pc" "pc" 4 150, 8 1 0, S_0x7fe9dc805110;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "next_addr";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /OUTPUT 32 "curr_addr";
v0x7fe9dc817640_0 .net "clk", 0 0, v0x7fe9dc81b970_0;  alias, 1 drivers
v0x7fe9dc8176f0_0 .var "curr_addr", 31 0;
v0x7fe9dc8177a0_0 .net "next_addr", 31 0, v0x7fe9dc81aef0_0;  1 drivers
v0x7fe9dc817860_0 .net "reset", 0 0, v0x7fe9dc81c070_0;  alias, 1 drivers
E_0x7fe9dc8175f0 .event posedge, v0x7fe9dc817640_0;
S_0x7fe9dc817960 .scope module, "register" "regfile" 4 69, 9 1 0, S_0x7fe9dc805110;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "r_clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "r_clk_enable";
    .port_info 3 /INPUT 1 "write_control";
    .port_info 4 /INPUT 5 "read_reg1";
    .port_info 5 /INPUT 5 "read_reg2";
    .port_info 6 /INPUT 5 "write_reg";
    .port_info 7 /INPUT 32 "write_data";
    .port_info 8 /OUTPUT 32 "read_data1";
    .port_info 9 /OUTPUT 32 "read_data2";
    .port_info 10 /OUTPUT 32 "register_v0";
L_0x7fe9dc81e840 .functor BUFZ 32, L_0x7fe9dc81e680, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x7fe9dc81eaf0 .functor BUFZ 32, L_0x7fe9dc81e930, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7fe9dc818620_2 .array/port v0x7fe9dc818620, 2;
L_0x7fe9dc81ebe0 .functor BUFZ 32, v0x7fe9dc818620_2, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7fe9dc817cd0_0 .net *"_ivl_0", 31 0, L_0x7fe9dc81e680;  1 drivers
v0x7fe9dc817d70_0 .net *"_ivl_10", 6 0, L_0x7fe9dc81e9d0;  1 drivers
L_0x7fe9db6631b8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fe9dc817e10_0 .net *"_ivl_13", 1 0, L_0x7fe9db6631b8;  1 drivers
v0x7fe9dc817ec0_0 .net *"_ivl_2", 6 0, L_0x7fe9dc81e720;  1 drivers
L_0x7fe9db663170 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fe9dc817f70_0 .net *"_ivl_5", 1 0, L_0x7fe9db663170;  1 drivers
v0x7fe9dc818060_0 .net *"_ivl_8", 31 0, L_0x7fe9dc81e930;  1 drivers
v0x7fe9dc818110_0 .net "r_clk", 0 0, v0x7fe9dc81b970_0;  alias, 1 drivers
v0x7fe9dc8181a0_0 .net "r_clk_enable", 0 0, v0x7fe9dc81ba00_0;  alias, 1 drivers
v0x7fe9dc818230_0 .net "read_data1", 31 0, L_0x7fe9dc81e840;  alias, 1 drivers
v0x7fe9dc818360_0 .net "read_data2", 31 0, L_0x7fe9dc81eaf0;  alias, 1 drivers
v0x7fe9dc818410_0 .net "read_reg1", 4 0, L_0x7fe9dc81df90;  alias, 1 drivers
v0x7fe9dc8184c0_0 .net "read_reg2", 4 0, L_0x7fe9dc81e070;  alias, 1 drivers
v0x7fe9dc818570_0 .net "register_v0", 31 0, L_0x7fe9dc81ebe0;  alias, 1 drivers
v0x7fe9dc818620 .array "registers", 0 31, 31 0;
v0x7fe9dc8189c0_0 .net "reset", 0 0, v0x7fe9dc81c070_0;  alias, 1 drivers
v0x7fe9dc818a70_0 .net "write_control", 0 0, L_0x7fe9dc81e5d0;  alias, 1 drivers
v0x7fe9dc818b00_0 .net "write_data", 31 0, L_0x7fe9dc81e430;  alias, 1 drivers
v0x7fe9dc818c90_0 .net "write_reg", 4 0, L_0x7fe9dc81e310;  alias, 1 drivers
L_0x7fe9dc81e680 .array/port v0x7fe9dc818620, L_0x7fe9dc81e720;
L_0x7fe9dc81e720 .concat [ 5 2 0 0], L_0x7fe9dc81df90, L_0x7fe9db663170;
L_0x7fe9dc81e930 .array/port v0x7fe9dc818620, L_0x7fe9dc81e9d0;
L_0x7fe9dc81e9d0 .concat [ 5 2 0 0], L_0x7fe9dc81e070, L_0x7fe9db6631b8;
S_0x7fe9dc804cf0 .scope module, "data_ram" "data_ram" 10 3;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "data_address";
    .port_info 2 /INPUT 1 "data_write";
    .port_info 3 /INPUT 1 "data_read";
    .port_info 4 /INPUT 32 "data_writedata";
    .port_info 5 /OUTPUT 32 "data_readdata";
L_0x7fe9dc8202e0 .functor BUFZ 32, L_0x7fe9dc820240, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7fe9dc81c130_0 .net *"_ivl_0", 31 0, L_0x7fe9dc820240;  1 drivers
o0x7fe9db633da8 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fe9dc81c1d0_0 .net "clk", 0 0, o0x7fe9db633da8;  0 drivers
o0x7fe9db633dd8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x7fe9dc81c270_0 .net "data_address", 31 0, o0x7fe9db633dd8;  0 drivers
o0x7fe9db633e08 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fe9dc81c310_0 .net "data_read", 0 0, o0x7fe9db633e08;  0 drivers
v0x7fe9dc81c3b0_0 .net "data_readdata", 31 0, L_0x7fe9dc8202e0;  1 drivers
o0x7fe9db633e68 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fe9dc81c4a0_0 .net "data_write", 0 0, o0x7fe9db633e68;  0 drivers
o0x7fe9db633e98 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x7fe9dc81c540_0 .net "data_writedata", 31 0, o0x7fe9db633e98;  0 drivers
v0x7fe9dc81c5f0_0 .var/i "i", 31 0;
v0x7fe9dc81c6a0 .array "ram", 0 65535, 31 0;
E_0x7fe9dc81c100 .event posedge, v0x7fe9dc81c1d0_0;
L_0x7fe9dc820240 .array/port v0x7fe9dc81c6a0, o0x7fe9db633dd8;
S_0x7fe9dc804ef0 .scope module, "instruction_ram" "instruction_ram" 11 3;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "instr_address";
    .port_info 1 /OUTPUT 32 "instr_readdata";
P_0x7fe9dc805060 .param/str "RAM_INIT_FILE" 0 11 7, "\000";
L_0x7fe9dc8204d0 .functor BUFZ 32, L_0x7fe9dc820350, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7fe9dc81ca80_0 .net *"_ivl_0", 31 0, L_0x7fe9dc820350;  1 drivers
v0x7fe9dc81cb40_0 .net *"_ivl_3", 29 0, L_0x7fe9dc8203f0;  1 drivers
o0x7fe9db6340a8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x7fe9dc81cbe0_0 .net "instr_address", 31 0, o0x7fe9db6340a8;  0 drivers
v0x7fe9dc81cc80_0 .net "instr_readdata", 31 0, L_0x7fe9dc8204d0;  1 drivers
v0x7fe9dc81cd30 .array "memory1", 0 65535, 31 0;
L_0x7fe9dc820350 .array/port v0x7fe9dc81cd30, L_0x7fe9dc8203f0;
L_0x7fe9dc8203f0 .part o0x7fe9db6340a8, 0, 30;
S_0x7fe9dc81c830 .scope begin, "$unm_blk_11" "$unm_blk_11" 11 9, 11 9 0, S_0x7fe9dc804ef0;
 .timescale 0 0;
v0x7fe9dc81c9f0_0 .var/i "i", 31 0;
    .scope S_0x7fe9dc817960;
T_0 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fe9dc818620, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fe9dc818620, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fe9dc818620, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fe9dc818620, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fe9dc818620, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fe9dc818620, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fe9dc818620, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fe9dc818620, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fe9dc818620, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fe9dc818620, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fe9dc818620, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fe9dc818620, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fe9dc818620, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fe9dc818620, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fe9dc818620, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fe9dc818620, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fe9dc818620, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fe9dc818620, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fe9dc818620, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fe9dc818620, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fe9dc818620, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fe9dc818620, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fe9dc818620, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fe9dc818620, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fe9dc818620, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fe9dc818620, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 26, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fe9dc818620, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 27, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fe9dc818620, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fe9dc818620, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fe9dc818620, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 30, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fe9dc818620, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fe9dc818620, 4, 0;
    %end;
    .thread T_0;
    .scope S_0x7fe9dc817960;
T_1 ;
    %wait E_0x7fe9dc8175f0;
    %load/vec4 v0x7fe9dc8189c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fe9dc818620, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fe9dc818620, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fe9dc818620, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fe9dc818620, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fe9dc818620, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fe9dc818620, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fe9dc818620, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fe9dc818620, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fe9dc818620, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fe9dc818620, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fe9dc818620, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fe9dc818620, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fe9dc818620, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fe9dc818620, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fe9dc818620, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fe9dc818620, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fe9dc818620, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fe9dc818620, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fe9dc818620, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fe9dc818620, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fe9dc818620, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fe9dc818620, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fe9dc818620, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fe9dc818620, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fe9dc818620, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fe9dc818620, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fe9dc818620, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fe9dc818620, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fe9dc818620, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fe9dc818620, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fe9dc818620, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 31, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fe9dc818620, 0, 4;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x7fe9dc8181a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v0x7fe9dc818a70_0;
    %load/vec4 v0x7fe9dc818c90_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.4, 8;
    %load/vec4 v0x7fe9dc818b00_0;
    %load/vec4 v0x7fe9dc818c90_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fe9dc818620, 0, 4;
T_1.4 ;
T_1.2 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x7fe9dc815c10;
T_2 ;
    %wait E_0x7fe9dc815e20;
    %load/vec4 v0x7fe9dc815fb0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_2.0, 4;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x7fe9dc815e50_0, 0, 4;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x7fe9dc815fb0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_2.2, 4;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x7fe9dc815e50_0, 0, 4;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v0x7fe9dc815fb0_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_2.4, 4;
    %load/vec4 v0x7fe9dc815f10_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_2.7, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_2.8, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_2.9, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_2.10, 6;
    %jmp T_2.11;
T_2.6 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x7fe9dc815e50_0, 0, 4;
    %jmp T_2.11;
T_2.7 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x7fe9dc815e50_0, 0, 4;
    %jmp T_2.11;
T_2.8 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x7fe9dc815e50_0, 0, 4;
    %jmp T_2.11;
T_2.9 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x7fe9dc815e50_0, 0, 4;
    %jmp T_2.11;
T_2.10 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x7fe9dc815e50_0, 0, 4;
    %jmp T_2.11;
T_2.11 ;
    %pop/vec4 1;
T_2.4 ;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x7fe9dc805490;
T_3 ;
    %wait E_0x7fe9dc805700;
    %load/vec4 v0x7fe9dc8157e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fe9dc815a00_0, 0;
    %jmp T_3.7;
T_3.0 ;
    %load/vec4 v0x7fe9dc815890_0;
    %load/vec4 v0x7fe9dc815950_0;
    %and;
    %assign/vec4 v0x7fe9dc815a00_0, 0;
    %jmp T_3.7;
T_3.1 ;
    %load/vec4 v0x7fe9dc815890_0;
    %load/vec4 v0x7fe9dc815950_0;
    %or;
    %assign/vec4 v0x7fe9dc815a00_0, 0;
    %jmp T_3.7;
T_3.2 ;
    %load/vec4 v0x7fe9dc815890_0;
    %load/vec4 v0x7fe9dc815950_0;
    %add;
    %assign/vec4 v0x7fe9dc815a00_0, 0;
    %jmp T_3.7;
T_3.3 ;
    %load/vec4 v0x7fe9dc815890_0;
    %load/vec4 v0x7fe9dc815950_0;
    %sub;
    %assign/vec4 v0x7fe9dc815a00_0, 0;
    %jmp T_3.7;
T_3.4 ;
    %load/vec4 v0x7fe9dc815890_0;
    %load/vec4 v0x7fe9dc815950_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_3.8, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_3.9, 8;
T_3.8 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_3.9, 8;
 ; End of false expr.
    %blend;
T_3.9;
    %assign/vec4 v0x7fe9dc815a00_0, 0;
    %jmp T_3.7;
T_3.5 ;
    %load/vec4 v0x7fe9dc815890_0;
    %load/vec4 v0x7fe9dc815950_0;
    %or;
    %inv;
    %assign/vec4 v0x7fe9dc815a00_0, 0;
    %jmp T_3.7;
T_3.7 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x7fe9dc817480;
T_4 ;
    %wait E_0x7fe9dc8175f0;
    %load/vec4 v0x7fe9dc817860_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 3217031168, 0, 32;
    %assign/vec4 v0x7fe9dc8176f0_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x7fe9dc8177a0_0;
    %assign/vec4 v0x7fe9dc8176f0_0, 0;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x7fe9dc805110;
T_5 ;
    %wait E_0x7fe9dc804750;
    %load/vec4 v0x7fe9dc81a220_0;
    %load/vec4 v0x7fe9dc81a170_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v0x7fe9dc8199a0_0;
    %load/vec4 v0x7fe9dc81afa0_0;
    %add;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x7fe9dc81aef0_0, 0, 32;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x7fe9dc81aba0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v0x7fe9dc8199a0_0;
    %parti/s 4, 28, 6;
    %load/vec4 v0x7fe9dc81ab00_0;
    %parti/s 26, 0, 2;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 2;
    %store/vec4 v0x7fe9dc81aef0_0, 0, 32;
    %jmp T_5.3;
T_5.2 ;
    %load/vec4 v0x7fe9dc81ac40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.4, 8;
    %load/vec4 v0x7fe9dc81b030_0;
    %store/vec4 v0x7fe9dc81aef0_0, 0, 32;
    %jmp T_5.5;
T_5.4 ;
    %load/vec4 v0x7fe9dc8199a0_0;
    %store/vec4 v0x7fe9dc81aef0_0, 0, 32;
T_5.5 ;
T_5.3 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x7fe9dc804b80;
T_6 ;
    %vpi_call/w 3 28 "$display", "running" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe9dc81b970_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 1000, 0, 32;
T_6.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_6.1, 5;
    %jmp/1 T_6.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x7fe9dc81b970_0;
    %inv;
    %store/vec4 v0x7fe9dc81b970_0, 0, 1;
    %delay 4, 0;
    %jmp T_6.0;
T_6.1 ;
    %pop/vec4 1;
    %end;
    .thread T_6;
    .scope S_0x7fe9dc804b80;
T_7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fe9dc81c070_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fe9dc81ba00_0, 0, 1;
    %wait E_0x7fe9dc8175f0;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe9dc81c070_0, 0, 1;
    %wait E_0x7fe9dc8175f0;
    %delay 1, 0;
    %pushi/vec4 2349596672, 0, 32;
    %store/vec4 v0x7fe9dc81bf10_0, 0, 32;
    %pushi/vec4 4, 0, 32;
    %store/vec4 v0x7fe9dc81bbf0_0, 0, 32;
    %wait E_0x7fe9dc8175f0;
    %delay 1, 0;
    %pushi/vec4 2349400064, 0, 32;
    %store/vec4 v0x7fe9dc81bf10_0, 0, 32;
    %pushi/vec4 3, 0, 32;
    %store/vec4 v0x7fe9dc81bbf0_0, 0, 32;
    %wait E_0x7fe9dc8175f0;
    %delay 1, 0;
    %pushi/vec4 25761825, 0, 32;
    %store/vec4 v0x7fe9dc81bf10_0, 0, 32;
    %wait E_0x7fe9dc8175f0;
    %delay 1, 0;
    %pushi/vec4 2885877760, 0, 32;
    %store/vec4 v0x7fe9dc81bf10_0, 0, 32;
    %wait E_0x7fe9dc8175f0;
    %delay 1, 0;
    %load/vec4 v0x7fe9dc81bd30_0;
    %cmpi/e 7, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 73 "$fatal", 32'sb00000000000000000000000000000001, "expected output=7, got output=%d", v0x7fe9dc81bd30_0 {0 0 0};
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x7fe9dc804cf0;
T_8 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fe9dc81c5f0_0, 0, 32;
T_8.0 ;
    %load/vec4 v0x7fe9dc81c5f0_0;
    %cmpi/s 5, 0, 32;
    %jmp/0xz T_8.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x7fe9dc81c5f0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fe9dc81c6a0, 0, 4;
    %load/vec4 v0x7fe9dc81c5f0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fe9dc81c5f0_0, 0, 32;
    %jmp T_8.0;
T_8.1 ;
    %end;
    .thread T_8;
    .scope S_0x7fe9dc804cf0;
T_9 ;
    %wait E_0x7fe9dc81c100;
    %load/vec4 v0x7fe9dc81c4a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v0x7fe9dc81c540_0;
    %ix/getv 3, v0x7fe9dc81c270_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fe9dc81c6a0, 0, 4;
T_9.0 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x7fe9dc804ef0;
T_10 ;
    %fork t_1, S_0x7fe9dc81c830;
    %jmp t_0;
    .scope S_0x7fe9dc81c830;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fe9dc81c9f0_0, 0, 32;
T_10.0 ;
    %load/vec4 v0x7fe9dc81c9f0_0;
    %cmpi/s 5, 0, 32;
    %jmp/0xz T_10.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x7fe9dc81c9f0_0;
    %store/vec4a v0x7fe9dc81cd30, 4, 0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x7fe9dc81c9f0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x7fe9dc81c9f0_0, 0, 32;
    %jmp T_10.0;
T_10.1 ;
    %pushi/vec4 4294967295, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fe9dc81cd30, 4, 0;
    %pushi/vec4 4294967280, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fe9dc81cd30, 4, 0;
    %pushi/vec4 4294967040, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fe9dc81cd30, 4, 0;
    %end;
    .scope S_0x7fe9dc804ef0;
t_0 %join;
    %end;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 12;
    "N/A";
    "<interactive>";
    "-";
    "test/tb/addu_1_harvard_tb.v";
    "rtl/mips_cpu_harvard.v";
    "rtl/mips_cpu/alu.v";
    "rtl/mips_cpu/alu_control.v";
    "rtl/mips_cpu/control.v";
    "rtl/mips_cpu/pc.v";
    "rtl/mips_cpu/regfile.v";
    "rtl/mips_cpu/data_ram.v";
    "rtl/mips_cpu/instruction_ram.v";
