I 000056 55 1915          1619576922444 TB_ARCHITECTURE
(_unit VHDL(sqrt_tb 0 6(tb_architecture 0 9))
	(_version ve4)
	(_time 1619576922445 2021.04.27 22:28:42)
	(_source(\../src/Test/sqrt_TB.vhd\))
	(_parameters dbg tan)
	(_code 65346064613333726264233e306367626662646267)
	(_coverage d)
	(_ent
		(_time 1619576922442)
	)
	(_comp
		(sqrt
			(_object
				(_port(_int clk -1 0 13(_ent (_in))))
				(_port(_int radical 0 0 14(_ent (_in))))
				(_port(_int q 1 0 15(_ent (_out))))
				(_port(_int remainder 2 0 16(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 31(_comp sqrt)
		(_port
			((clk)(clk))
			((radical)(radical))
			((q)(q))
			((remainder)(remainder))
		)
		(_use(_implicit)
			(_port
				((clk)(clk))
				((radical)(radical))
				((q)(q))
				((remainder)(remainder))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 14(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 15(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 16(_array -1((_dto i 8 i 0)))))
		(_sig(_int clk -1 0 20(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 21(_array -1((_dto i 15 i 0)))))
		(_sig(_int radical 3 0 21(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~134 0 23(_array -1((_dto i 7 i 0)))))
		(_sig(_int q 4 0 23(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~136 0 24(_array -1((_dto i 8 i 0)))))
		(_sig(_int remainder 5 0 24(_arch(_uni))))
		(_prcs
			(line__39(_arch 0 0 39(_assignment(_trgt(0))(_sens(0)))))
			(line__41(_arch 1 0 41(_prcs(_wait_for)(_trgt(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 50528770 33751554)
		(33686018 33686018 33686274 50528771)
		(33686018 50529026 50463491 33686018)
		(50463234 50528770 33686019 33686019)
	)
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000056 55 1915          1619576922772 TB_ARCHITECTURE
(_unit VHDL(sqrt_tb 0 6(tb_architecture 0 9))
	(_version ve4)
	(_time 1619576922773 2021.04.27 22:28:42)
	(_source(\../src/Test/sqrt_TB.vhd\))
	(_parameters dbg tan)
	(_code adfca9fbf8fbfbbaaaacebf6f8abafaaaeaaacaaaf)
	(_coverage d)
	(_ent
		(_time 1619576922441)
	)
	(_comp
		(sqrt
			(_object
				(_port(_int clk -1 0 13(_ent (_in))))
				(_port(_int radical 0 0 14(_ent (_in))))
				(_port(_int q 1 0 15(_ent (_out))))
				(_port(_int remainder 2 0 16(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 31(_comp sqrt)
		(_port
			((clk)(clk))
			((radical)(radical))
			((q)(q))
			((remainder)(remainder))
		)
		(_use(_implicit)
			(_port
				((clk)(clk))
				((radical)(radical))
				((q)(q))
				((remainder)(remainder))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 14(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 15(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 16(_array -1((_dto i 8 i 0)))))
		(_sig(_int clk -1 0 20(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 21(_array -1((_dto i 15 i 0)))))
		(_sig(_int radical 3 0 21(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~134 0 23(_array -1((_dto i 7 i 0)))))
		(_sig(_int q 4 0 23(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~136 0 24(_array -1((_dto i 8 i 0)))))
		(_sig(_int remainder 5 0 24(_arch(_uni))))
		(_prcs
			(line__39(_arch 0 0 39(_assignment(_trgt(0))(_sens(0)))))
			(line__41(_arch 1 0 41(_prcs(_wait_for)(_trgt(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 50528770 33751554)
		(33686018 33686018 33686274 50528771)
		(33686018 50529026 50463491 33686018)
		(50463234 50528770 33686019 33686019)
	)
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000037 55 407 1619576988943 common
(_unit VHDL(common 0 4)
	(_version ve4)
	(_time 1619576988944 2021.04.27 22:29:48)
	(_source(\../src/Common.vhd\))
	(_parameters dbg tan)
	(_code 29797b2d767e293f7d296f732d2f2a2f7f2f7d2f7d)
	(_coverage d)
	(_object
		(_type(_int ~INTEGER~range~0~to~127~15 0 5(_scalar (_to i 0 i 127))))
		(_type(_int DataAttributes 0 5(_array 0((_to i 0 i 4)))))
	)
	(_use(std(standard))(ieee(NUMERIC_STD)))
)
I 000045 55 7545          1619577000669 arch
(_unit VHDL(irisdatamanager 0 6(arch 0 15))
	(_version ve4)
	(_time 1619577000670 2021.04.27 22:30:00)
	(_source(\../src/IrisDataManager.vhd\))
	(_parameters dbg tan)
	(_code f0f4fea1f2a7ade7a0a7e4aaa0f7f4f6f1f6a4f6f1)
	(_coverage d)
	(_ent
		(_time 1619577000667)
	)
	(_object
		(_port(_int CLK -1 0 8(_ent(_in)(_event))))
		(_port(_int SelectDataType -1 0 9(_ent(_in))))
		(_type(_int ~UNSIGNED{6~downto~0}~12 0 10(_array -1((_dto i 6 i 0)))))
		(_port(_int SelectDataIndex 0 0 10(_ent(_in))))
		(_port(_int SelectDataOut -2 0 11(_ent(_out))))
		(_cnst(_int TrainingCount -3 0 16(_arch((i 120)))))
		(_cnst(_int TestCount -3 0 17(_arch((i 30)))))
		(_type(_int TrainingDataArray 0 19(_array -2((_to i 0 i 119)))))
		(_type(_int TestDataArray 0 20(_array -2((_to i 0 i 29)))))
		(_cnst(_int TrainingData 1 0 32(_arch((((i 51))((i 35))((i 14))((i 2))((i 0)))(((i 49))((i 30))((i 14))((i 2))((i 0)))(((i 47))((i 32))((i 13))((i 2))((i 0)))(((i 46))((i 31))((i 15))((i 2))((i 0)))(((i 50))((i 36))((i 14))((i 2))((i 0)))(((i 54))((i 39))((i 17))((i 4))((i 0)))(((i 46))((i 34))((i 14))((i 3))((i 0)))(((i 50))((i 34))((i 15))((i 2))((i 0)))(((i 44))((i 29))((i 14))((i 2))((i 0)))(((i 49))((i 31))((i 15))((i 1))((i 0)))(((i 54))((i 37))((i 15))((i 2))((i 0)))(((i 48))((i 34))((i 16))((i 2))((i 0)))(((i 48))((i 30))((i 14))((i 1))((i 0)))(((i 43))((i 30))((i 11))((i 1))((i 0)))(((i 58))((i 40))((i 12))((i 2))((i 0)))(((i 57))((i 44))((i 15))((i 4))((i 0)))(((i 54))((i 39))((i 13))((i 4))((i 0)))(((i 51))((i 35))((i 14))((i 3))((i 0)))(((i 57))((i 38))((i 17))((i 3))((i 0)))(((i 51))((i 38))((i 15))((i 3))((i 0)))(((i 54))((i 34))((i 17))((i 2))((i 0)))(((i 51))((i 37))((i 15))((i 4))((i 0)))(((i 46))((i 36))((i 10))((i 2))((i 0)))(((i 51))((i 33))((i 17))((i 5))((i 0)))(((i 48))((i 34))((i 19))((i 2))((i 0)))(((i 50))((i 30))((i 16))((i 2))((i 0)))(((i 50))((i 34))((i 16))((i 4))((i 0)))(((i 52))((i 35))((i 15))((i 2))((i 0)))(((i 52))((i 34))((i 14))((i 2))((i 0)))(((i 47))((i 32))((i 16))((i 2))((i 0)))(((i 48))((i 31))((i 16))((i 2))((i 0)))(((i 54))((i 34))((i 15))((i 4))((i 0)))(((i 52))((i 41))((i 15))((i 1))((i 0)))(((i 55))((i 42))((i 14))((i 2))((i 0)))(((i 49))((i 31))((i 15))((i 2))((i 0)))(((i 50))((i 32))((i 12))((i 2))((i 0)))(((i 55))((i 35))((i 13))((i 2))((i 0)))(((i 49))((i 36))((i 14))((i 1))((i 0)))(((i 44))((i 30))((i 13))((i 2))((i 0)))(((i 51))((i 34))((i 15))((i 2))((i 0)))(((i 70))((i 32))((i 47))((i 14))((i 1)))(((i 64))((i 32))((i 45))((i 15))((i 1)))(((i 69))((i 31))((i 49))((i 15))((i 1)))(((i 55))((i 23))((i 40))((i 13))((i 1)))(((i 65))((i 28))((i 46))((i 15))((i 1)))(((i 57))((i 28))((i 45))((i 13))((i 1)))(((i 63))((i 33))((i 47))((i 16))((i 1)))(((i 49))((i 24))((i 33))((i 10))((i 1)))(((i 66))((i 29))((i 46))((i 13))((i 1)))(((i 52))((i 27))((i 39))((i 14))((i 1)))(((i 50))((i 20))((i 35))((i 10))((i 1)))(((i 59))((i 30))((i 42))((i 15))((i 1)))(((i 60))((i 22))((i 40))((i 10))((i 1)))(((i 61))((i 29))((i 47))((i 14))((i 1)))(((i 56))((i 29))((i 36))((i 13))((i 1)))(((i 67))((i 31))((i 44))((i 14))((i 1)))(((i 56))((i 30))((i 45))((i 15))((i 1)))(((i 58))((i 27))((i 41))((i 10))((i 1)))(((i 62))((i 22))((i 45))((i 15))((i 1)))(((i 56))((i 25))((i 39))((i 11))((i 1)))(((i 59))((i 32))((i 48))((i 18))((i 1)))(((i 61))((i 28))((i 40))((i 13))((i 1)))(((i 63))((i 25))((i 49))((i 15))((i 1)))(((i 61))((i 28))((i 47))((i 12))((i 1)))(((i 64))((i 29))((i 43))((i 13))((i 1)))(((i 66))((i 30))((i 44))((i 14))((i 1)))(((i 68))((i 28))((i 48))((i 14))((i 1)))(((i 67))((i 30))((i 50))((i 17))((i 1)))(((i 60))((i 29))((i 45))((i 15))((i 1)))(((i 57))((i 26))((i 35))((i 10))((i 1)))(((i 55))((i 24))((i 38))((i 11))((i 1)))(((i 55))((i 24))((i 37))((i 10))((i 1)))(((i 58))((i 27))((i 39))((i 12))((i 1)))(((i 60))((i 27))((i 51))((i 16))((i 1)))(((i 54))((i 30))((i 45))((i 15))((i 1)))(((i 60))((i 34))((i 45))((i 16))((i 1)))(((i 67))((i 31))((i 47))((i 15))((i 1)))(((i 63))((i 23))((i 44))((i 13))((i 1)))(((i 56))((i 30))((i 41))((i 13))((i 1)))(((i 55))((i 25))((i 40))((i 13))((i 1)))(((i 63))((i 33))((i 60))((i 25))((i 2)))(((i 58))((i 27))((i 51))((i 19))((i 2)))(((i 71))((i 30))((i 59))((i 21))((i 2)))(((i 63))((i 29))((i 56))((i 18))((i 2)))(((i 65))((i 30))((i 58))((i 22))((i 2)))(((i 76))((i 30))((i 66))((i 21))((i 2)))(((i 49))((i 25))((i 45))((i 17))((i 2)))(((i 73))((i 29))((i 63))((i 18))((i 2)))(((i 67))((i 25))((i 58))((i 18))((i 2)))(((i 72))((i 36))((i 61))((i 25))((i 2)))(((i 65))((i 32))((i 51))((i 20))((i 2)))(((i 64))((i 27))((i 53))((i 19))((i 2)))(((i 68))((i 30))((i 55))((i 21))((i 2)))(((i 57))((i 25))((i 50))((i 20))((i 2)))(((i 58))((i 28))((i 51))((i 24))((i 2)))(((i 64))((i 32))((i 53))((i 23))((i 2)))(((i 65))((i 30))((i 55))((i 18))((i 2)))(((i 77))((i 38))((i 67))((i 22))((i 2)))(((i 77))((i 26))((i 69))((i 23))((i 2)))(((i 60))((i 22))((i 50))((i 15))((i 2)))(((i 69))((i 32))((i 57))((i 23))((i 2)))(((i 56))((i 28))((i 49))((i 20))((i 2)))(((i 77))((i 28))((i 67))((i 20))((i 2)))(((i 63))((i 27))((i 49))((i 18))((i 2)))(((i 67))((i 33))((i 57))((i 21))((i 2)))(((i 72))((i 32))((i 60))((i 18))((i 2)))(((i 62))((i 28))((i 48))((i 18))((i 2)))(((i 61))((i 30))((i 49))((i 18))((i 2)))(((i 64))((i 28))((i 56))((i 21))((i 2)))(((i 72))((i 30))((i 58))((i 16))((i 2)))(((i 74))((i 28))((i 61))((i 19))((i 2)))(((i 79))((i 38))((i 64))((i 20))((i 2)))(((i 64))((i 28))((i 56))((i 22))((i 2)))(((i 63))((i 28))((i 51))((i 15))((i 2)))(((i 61))((i 26))((i 56))((i 14))((i 2)))(((i 77))((i 30))((i 61))((i 23))((i 2)))(((i 63))((i 34))((i 56))((i 24))((i 2)))(((i 64))((i 31))((i 55))((i 18))((i 2)))(((i 60))((i 30))((i 48))((i 18))((i 2)))(((i 69))((i 31))((i 54))((i 21))((i 2)))))))
		(_cnst(_int TestData 2 0 156(_arch((((i 50))((i 35))((i 13))((i 3))((i 0)))(((i 45))((i 23))((i 13))((i 3))((i 0)))(((i 44))((i 32))((i 13))((i 2))((i 0)))(((i 50))((i 35))((i 16))((i 6))((i 0)))(((i 51))((i 38))((i 19))((i 4))((i 0)))(((i 48))((i 30))((i 14))((i 3))((i 0)))(((i 51))((i 38))((i 16))((i 2))((i 0)))(((i 46))((i 32))((i 14))((i 2))((i 0)))(((i 53))((i 37))((i 15))((i 2))((i 0)))(((i 50))((i 33))((i 14))((i 2))((i 0)))(((i 55))((i 26))((i 44))((i 12))((i 1)))(((i 61))((i 30))((i 46))((i 14))((i 1)))(((i 58))((i 26))((i 40))((i 12))((i 1)))(((i 50))((i 23))((i 33))((i 10))((i 1)))(((i 56))((i 27))((i 42))((i 13))((i 1)))(((i 57))((i 30))((i 42))((i 12))((i 1)))(((i 57))((i 29))((i 42))((i 13))((i 1)))(((i 62))((i 29))((i 43))((i 13))((i 1)))(((i 51))((i 25))((i 30))((i 11))((i 1)))(((i 57))((i 28))((i 41))((i 13))((i 1)))(((i 67))((i 31))((i 56))((i 24))((i 2)))(((i 69))((i 31))((i 51))((i 23))((i 2)))(((i 58))((i 27))((i 51))((i 19))((i 2)))(((i 68))((i 32))((i 59))((i 23))((i 2)))(((i 67))((i 33))((i 57))((i 25))((i 2)))(((i 67))((i 30))((i 52))((i 23))((i 2)))(((i 63))((i 25))((i 50))((i 19))((i 2)))(((i 65))((i 30))((i 52))((i 20))((i 2)))(((i 62))((i 34))((i 54))((i 23))((i 2)))(((i 59))((i 30))((i 51))((i 18))((i 2)))))))
		(_cnst(_int NullData -2 0 189(_arch(((i 0))((i 0))((i 0))((i 0))((i 0))))))
		(_prcs
			(line__191(_arch 0 0 191(_prcs(_simple)(_trgt(3))(_sens(0))(_mon)(_read(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extfinalproject.Common.DataAttributes(1 DataAttributes)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED(3 UNRESOLVED_UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(.(Common))(std(standard))(ieee(NUMERIC_STD)))
	(_model . arch 1 -1)
)
I 000056 55 1652          1619577004953 TB_ARCHITECTURE
(_unit VHDL(irisdatamanager_tb 0 9(tb_architecture 0 12))
	(_version ve4)
	(_time 1619577004954 2021.04.27 22:30:04)
	(_source(\../src/Test/irisdatamanager_TB.vhd\))
	(_parameters dbg tan)
	(_code b9bcb8ecb2eee4aeb9b8ade3e9bebdbfb8bfedbfb8)
	(_coverage d)
	(_ent
		(_time 1619577004951)
	)
	(_comp
		(IrisDataManager
			(_object
				(_port(_int CLK -1 0 16(_ent (_in))))
				(_port(_int SelectDataType -1 0 17(_ent (_in))))
				(_port(_int SelectDataIndex 0 0 18(_ent (_in))))
				(_port(_int SelectDataOut -2 0 19(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 34(_comp IrisDataManager)
		(_port
			((CLK)(CLK))
			((SelectDataType)(SelectDataType))
			((SelectDataIndex)(SelectDataIndex))
			((SelectDataOut)(SelectDataOut))
		)
		(_use(_ent . IrisDataManager)
		)
	)
	(_object
		(_type(_int ~UNSIGNED{6~downto~0}~13 0 18(_array -1((_dto i 6 i 0)))))
		(_sig(_int CLK -1 0 23(_arch(_uni((i 2))))))
		(_sig(_int SelectDataType -1 0 24(_arch(_uni((i 2))))))
		(_type(_int ~UNSIGNED{6~downto~0}~132 0 25(_array -1((_dto i 6 i 0)))))
		(_sig(_int SelectDataIndex 1 0 25(_arch(_uni))))
		(_sig(_int SelectDataOut -2 0 27(_arch(_uni))))
		(_prcs
			(line__42(_arch 0 0 42(_assignment(_trgt(0))(_sens(0)))))
			(line__44(_arch 1 0 44(_prcs(_wait_for)(_trgt(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extfinalproject.Common.DataAttributes(1 DataAttributes)))
	)
	(_use(ieee(std_logic_1164))(.(Common))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 131586)
		(33686018 197122)
		(33686018 131842)
		(33686018 197378)
	)
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000048 55 434 0 testbench_for_irisdatamanager
(_configuration VHDL (testbench_for_irisdatamanager 0 58 (irisdatamanager_tb))
	(_version ve4)
	(_time 1619577004957 2021.04.27 22:30:04)
	(_source(\../src/Test/irisdatamanager_TB.vhd\))
	(_parameters dbg tan)
	(_code b9bdb5edb5efeeaebdb8abe3edbfecbfbabfb1bcef)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . IrisDataManager arch
			)
		)
	)
	(_use(std(standard))(.(Common))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
)
I 000044 55 2826          1619577010318 SYN
(_unit VHDL(sqrt 0 43(syn 0 54))
	(_version ve4)
	(_time 1619577010319 2021.04.27 22:30:10)
	(_source(\../MEGA/sqrt.vhd\))
	(_parameters dbg tan)
	(_code a8abfffea1fefebfaffcbbf3f8afaaafacafabafa9)
	(_coverage d)
	(_ent
		(_time 1619577010316)
	)
	(_comp
		(altsqrt
			(_object
				(_gen(_int pipeline -2 0 63(_ent)))
				(_gen(_int q_port_width -2 0 64(_ent)))
				(_gen(_int r_port_width -2 0 65(_ent)))
				(_gen(_int width -2 0 66(_ent)))
				(_type(_int ~STRING~13 0 67(_array -3((_uto i 1 i 2147483647)))))
				(_gen(_int lpm_type 8 0 67(_ent)))
				(_port(_int clk -1 0 70(_ent (_in))))
				(_port(_int radical 5 0 71(_ent (_in))))
				(_port(_int q 6 0 72(_ent (_out))))
				(_port(_int remainder 7 0 73(_ent (_out))))
			)
		)
	)
	(_inst ALTSQRT_component 0 81(_comp altsqrt)
		(_gen
			((pipeline)((i 1)))
			((q_port_width)((i 8)))
			((r_port_width)((i 9)))
			((width)((i 16)))
			((lpm_type)(_string \"ALTSQRT"\))
		)
		(_port
			((clk)(clk))
			((radical)(radical))
			((q)(sub_wire0))
			((remainder)(sub_wire1))
		)
		(_use(_ent altera_mf altsqrt)
			(_gen
				((q_port_width)((i 8)))
				((r_port_width)((i 9)))
				((width)((i 16)))
				((pipeline)((i 1)))
				((lpm_type)(_string \"ALTSQRT"\))
			)
			(_port
				((radical)(radical))
				((clk)(clk))
				((ena)(_open))
				((aclr)(_open))
				((q)(q))
				((remainder)(remainder))
			)
		)
	)
	(_object
		(_port(_int clk -1 0 46(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 47(_array -1((_dto i 15 i 0)))))
		(_port(_int radical 0 0 47(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 48(_array -1((_dto i 7 i 0)))))
		(_port(_int q 1 0 48(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~12 0 49(_array -1((_dto i 8 i 0)))))
		(_port(_int remainder 2 0 49(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 56(_array -1((_dto i 7 i 0)))))
		(_sig(_int sub_wire0 3 0 56(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 57(_array -1((_dto i 8 i 0)))))
		(_sig(_int sub_wire1 4 0 57(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 71(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 72(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~134 0 73(_array -1((_dto i 8 i 0)))))
		(_prcs
			(line__78(_arch 0 0 78(_assignment(_alias((q)(sub_wire0(d_7_0))))(_trgt(2))(_sens(4(d_7_0))))))
			(line__79(_arch 1 0 79(_assignment(_alias((remainder)(sub_wire1(d_8_0))))(_trgt(3))(_sens(5(d_8_0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extstd.standard.CHARACTER(1 CHARACTER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . SYN 2 -1)
)
I 000056 55 1812          1619577013765 TB_ARCHITECTURE
(_unit VHDL(sqrt_tb 0 6(tb_architecture 0 9))
	(_version ve4)
	(_time 1619577013766 2021.04.27 22:30:13)
	(_source(\../src/Test/sqrt_TB.vhd\))
	(_parameters dbg tan)
	(_code 25277420217373322224637e702327222622242227)
	(_coverage d)
	(_ent
		(_time 1619576922441)
	)
	(_comp
		(sqrt
			(_object
				(_port(_int clk -1 0 13(_ent (_in))))
				(_port(_int radical 0 0 14(_ent (_in))))
				(_port(_int q 1 0 15(_ent (_out))))
				(_port(_int remainder 2 0 16(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 31(_comp sqrt)
		(_port
			((clk)(clk))
			((radical)(radical))
			((q)(q))
			((remainder)(remainder))
		)
		(_use(_ent . sqrt)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 14(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 15(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 16(_array -1((_dto i 8 i 0)))))
		(_sig(_int clk -1 0 20(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 21(_array -1((_dto i 15 i 0)))))
		(_sig(_int radical 3 0 21(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~134 0 23(_array -1((_dto i 7 i 0)))))
		(_sig(_int q 4 0 23(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~136 0 24(_array -1((_dto i 8 i 0)))))
		(_sig(_int remainder 5 0 24(_arch(_uni))))
		(_prcs
			(line__39(_arch 0 0 39(_assignment(_trgt(0))(_sens(0)))))
			(line__41(_arch 1 0 41(_prcs(_wait_for)(_trgt(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 50528770 33751554)
		(33686018 33686018 33686274 50528771)
		(33686018 50529026 50463491 33686018)
		(50463234 50528770 33686019 33686019)
	)
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000037 55 359 0 testbench_for_sqrt
(_configuration VHDL (testbench_for_sqrt 0 55 (sqrt_tb))
	(_version ve4)
	(_time 1619577013769 2021.04.27 22:30:13)
	(_source(\../src/Test/sqrt_TB.vhd\))
	(_parameters dbg tan)
	(_code 25277321257372322124377f7123702326232d2073)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . sqrt syn
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000045 55 2775          1619577023913 arch
(_unit VHDL(euclideandistance 0 6(arch 0 15))
	(_version ve4)
	(_time 1619577023914 2021.04.27 22:30:23)
	(_source(\../src/EuclideanDistance.vhd\))
	(_parameters dbg tan)
	(_code c2ccc596c59595d492c1db9897c4c7c4c3c497c4c6)
	(_coverage d)
	(_ent
		(_time 1619577023911)
	)
	(_comp
		(sqrt
			(_object
				(_port(_int clk -1 0 18(_ent (_in))))
				(_port(_int radical 1 0 19(_ent (_in))))
				(_port(_int q 2 0 20(_ent (_out))))
				(_port(_int remainder 3 0 21(_ent (_out))))
			)
		)
	)
	(_inst u0 0 30(_comp sqrt)
		(_port
			((clk)(CLK))
			((radical)(EuclidRadical))
			((q)(EuclidDistance))
			((remainder)(SqrtRemainder))
		)
		(_use(_ent . sqrt)
		)
	)
	(_generate FourDimensionEC 0 38(_for 7 )
		(_object
			(_cnst(_int i 7 0 38(_arch)))
			(_prcs
				(line__39(_arch 0 0 39(_assignment(_trgt(4(_object 1)))(_sens(1(_object 1))(2(_object 1)))(_read(1(_object 1))(2(_object 1))))))
			)
		)
	)
	(_object
		(_port(_int CLK -1 0 8(_ent(_in))))
		(_port(_int TrainingData -2 0 9(_ent(_in))))
		(_port(_int TestData -2 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 11(_array -1((_dto i 7 i 0)))))
		(_port(_int Distance 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 19(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 20(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 21(_array -1((_dto i 8 i 0)))))
		(_sig(_int EuclidDistanceArray -2 0 25(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 26(_array -1((_dto i 7 i 0)))))
		(_sig(_int EuclidDistance 4 0 26(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 27(_array -1((_dto i 15 i 0)))))
		(_sig(_int EuclidRadical 5 0 27(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~136 0 28(_array -1((_dto i 8 i 0)))))
		(_sig(_int SqrtRemainder 6 0 28(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~3~13 0 38(_scalar (_to i 0 i 3))))
		(_type(_int ~UNSIGNED{15~downto~0}~13 0 45(_array -1((_dto i 15 i 0)))))
		(_var(_int sum 8 0 45(_prcs 1)))
		(_prcs
			(line__42(_arch 1 0 42(_assignment(_alias((Distance)(EuclidDistance)))(_trgt(3))(_sens(5)))))
			(line__44(_arch 2 0 44(_prcs(_simple)(_trgt(6))(_sens(0))(_mon)(_read(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extfinalproject.Common.DataAttributes(1 DataAttributes)))
		(_type(_ext ~extstd.standard.NATURAL(2 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(.(Common))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . arch 3 -1)
)
I 000056 55 1540          1619577029230 TB_ARCHITECTURE
(_unit VHDL(euclideandistance_tb 0 9(tb_architecture 0 12))
	(_version ve4)
	(_time 1619577029231 2021.04.27 22:30:29)
	(_source(\../src/Test/euclideandistance_TB.vhd\))
	(_parameters dbg tan)
	(_code 838c818c85d4d495d2d79ad9d68586858285d68587)
	(_coverage d)
	(_ent
		(_time 1619577029228)
	)
	(_comp
		(EuclideanDistance
			(_object
				(_port(_int CLK -1 0 16(_ent (_in))))
				(_port(_int TrainingData -2 0 17(_ent (_in))))
				(_port(_int TestData -2 0 18(_ent (_in))))
				(_port(_int Distance 0 0 19(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 34(_comp EuclideanDistance)
		(_port
			((CLK)(CLK))
			((TrainingData)(TrainingData))
			((TestData)(TestData))
			((Distance)(Distance))
		)
		(_use(_ent . EuclideanDistance)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 19(_array -1((_dto i 7 i 0)))))
		(_sig(_int CLK -1 0 23(_arch(_uni((i 2))))))
		(_sig(_int TrainingData -2 0 24(_arch(_uni(((i 51))((i 35))((i 14))((i 2))((i 0)))))))
		(_sig(_int TestData -2 0 25(_arch(_uni(((i 70))((i 32))((i 48))((i 14))((i 0)))))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 27(_array -1((_dto i 7 i 0)))))
		(_sig(_int Distance 1 0 27(_arch(_uni))))
		(_prcs
			(line__42(_arch 0 0 42(_assignment(_trgt(0))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extfinalproject.Common.DataAttributes(1 DataAttributes)))
	)
	(_use(ieee(std_logic_1164))(.(Common))(std(standard))(ieee(NUMERIC_STD)))
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000050 55 442 0 testbench_for_euclideandistance
(_configuration VHDL (testbench_for_euclideandistance 0 46 (euclideandistance_tb))
	(_version ve4)
	(_time 1619577029234 2021.04.27 22:30:29)
	(_source(\../src/Test/euclideandistance_TB.vhd\))
	(_parameters dbg tan)
	(_code 838d808d85d5d494878291d9d785d68580858b86d5)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . EuclideanDistance arch
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(.(Common)))
)
I 000056 55 1436          1619577037639 TB_ARCHITECTURE
(_unit VHDL(finalproject_tb 0 9(tb_architecture 0 12))
	(_version ve4)
	(_time 1619577037640 2021.04.27 22:30:37)
	(_source(\../src/Test/finalproject_TB.vhd\))
	(_parameters dbg tan)
	(_code 590d575a590e584f5a0d1a02085e5b5f0f5f085f5c)
	(_coverage d)
	(_ent
		(_time 1619577037637)
	)
	(_comp
		(finalproject
			(_object
				(_port(_int CLOCK_50 -1 0 16(_ent (_in))))
				(_port(_int KEY 0 0 17(_ent (_in))))
				(_port(_int SW 1 0 18(_ent (_in))))
				(_port(_int LEDR 1 0 19(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 34(_comp finalproject)
		(_port
			((CLOCK_50)(CLOCK_50))
			((KEY)(KEY))
			((SW)(SW))
			((LEDR)(LEDR))
		)
		(_use(_implicit)
			(_port
				((CLOCK_50)(CLOCK_50))
				((KEY)(KEY))
				((SW)(SW))
				((LEDR)(LEDR))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 17(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 18(_array -1((_dto i 9 i 0)))))
		(_sig(_int CLOCK_50 -1 0 23(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 24(_array -1((_dto i 3 i 0)))))
		(_sig(_int KEY 2 0 24(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~134 0 25(_array -1((_dto i 9 i 0)))))
		(_sig(_int SW 3 0 25(_arch(_uni))))
		(_sig(_int LEDR 3 0 27(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(.(Common))(ieee(NUMERIC_STD)))
)
I 000045 55 2843          1619577045478 arch
(_unit VHDL(finalproject 0 6(arch 0 15))
	(_version ve4)
	(_time 1619577045479 2021.04.27 22:30:45)
	(_source(\../src/FinalProject.vhd\))
	(_parameters dbg tan)
	(_code fdaffdada0aafcebffafbea6acfafffbabfbacfbf8)
	(_coverage d)
	(_ent
		(_time 1619577045476)
	)
	(_comp
		(embedded_soc
			(_object
				(_port(_int clk_clk -1 0 18(_ent (_in((i 1))))))
				(_port(_int reset_reset_n -1 0 19(_ent (_in((i 1))))))
				(_port(_int led_export 2 0 20(_ent (_out))))
				(_port(_int switches_export 2 0 21(_ent (_in((_others(i 1)))))))
			)
		)
		(IrisDataManager
			(_object
				(_port(_int CLK -1 0 27(_ent (_in))))
				(_port(_int SelectDataType -1 0 28(_ent (_in))))
				(_port(_int SelectDataIndex 3 0 29(_ent (_in))))
				(_port(_int SelectDataOut -2 0 30(_ent (_out))))
			)
		)
	)
	(_inst u0 0 47(_comp embedded_soc)
		(_port
			((clk_clk)(CLOCK_50))
			((reset_reset_n)(KEY(0)))
			((led_export)(LEDR_export))
			((switches_export)(SW))
		)
		(_use(_implicit)
			(_port
				((clk_clk)(clk_clk))
				((reset_reset_n)(reset_reset_n))
				((led_export)(led_export))
				((switches_export)(switches_export))
			)
		)
	)
	(_inst u1 0 55(_comp IrisDataManager)
		(_port
			((CLK)(CLOCK_50))
			((SelectDataType)(IrisDataType))
			((SelectDataIndex)(IrisIndex))
			((SelectDataOut)(IrisDataOut))
		)
		(_use(_ent . IrisDataManager)
		)
	)
	(_object
		(_port(_int CLOCK_50 -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 9(_array -1((_dto i 3 i 0)))))
		(_port(_int KEY 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~12 0 10(_array -1((_dto i 9 i 0)))))
		(_port(_int SW 1 0 10(_ent(_in))))
		(_port(_int LEDR 1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 20(_array -1((_dto i 9 i 0)))))
		(_type(_int ~UNSIGNED{6~downto~0}~13 0 29(_array -1((_dto i 6 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~132 0 37(_array -1((_dto i 9 i 0)))))
		(_sig(_int LEDR_export 4 0 37(_arch(_uni))))
		(_sig(_int IrisDataType -1 0 39(_arch(_uni))))
		(_sig(_int IrisDataOut -2 0 40(_arch(_uni))))
		(_type(_int ~UNSIGNED{6~downto~0}~134 0 41(_array -1((_dto i 6 i 0)))))
		(_sig(_int IrisIndex 5 0 41(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 43(_array -1((_dto i 15 i 0)))))
		(_sig(_int SqrtRadical 6 0 43(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 44(_array -1((_dto i 7 i 0)))))
		(_sig(_int SqrtResult 7 0 44(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 45(_array -1((_dto i 8 i 0)))))
		(_sig(_int SqrtRemainder 8 0 45(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extfinalproject.Common.DataAttributes(1 DataAttributes)))
	)
	(_use(ieee(std_logic_1164))(.(Common))(std(standard))(ieee(NUMERIC_STD)))
)
I 000056 55 1347          1619577051822 TB_ARCHITECTURE
(_unit VHDL(finalproject_tb 0 9(tb_architecture 0 12))
	(_version ve4)
	(_time 1619577051823 2021.04.27 22:30:51)
	(_source(\../src/Test/finalproject_TB.vhd\))
	(_parameters dbg tan)
	(_code c4979491c993c5d2c790879f95c3c6c292c295c2c1)
	(_coverage d)
	(_ent
		(_time 1619577037636)
	)
	(_comp
		(FinalProject
			(_object
				(_port(_int CLOCK_50 -1 0 16(_ent (_in))))
				(_port(_int KEY 0 0 17(_ent (_in))))
				(_port(_int SW 1 0 18(_ent (_in))))
				(_port(_int LEDR 1 0 19(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 34(_comp FinalProject)
		(_port
			((CLOCK_50)(CLOCK_50))
			((KEY)(KEY))
			((SW)(SW))
			((LEDR)(LEDR))
		)
		(_use(_ent . FinalProject)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 17(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 18(_array -1((_dto i 9 i 0)))))
		(_sig(_int CLOCK_50 -1 0 23(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 24(_array -1((_dto i 3 i 0)))))
		(_sig(_int KEY 2 0 24(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~134 0 25(_array -1((_dto i 9 i 0)))))
		(_sig(_int SW 3 0 25(_arch(_uni))))
		(_sig(_int LEDR 3 0 27(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(.(Common))(ieee(NUMERIC_STD)))
)
I 000045 55 422 0 testbench_for_finalproject
(_configuration VHDL (testbench_for_finalproject 0 46 (finalproject_tb))
	(_version ve4)
	(_time 1619577051826 2021.04.27 22:30:51)
	(_source(\../src/Test/finalproject_TB.vhd\))
	(_parameters dbg tan)
	(_code c4969691c59293d3c0c5d69e90c291c2c7c2ccc192)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . FinalProject arch
			)
		)
	)
	(_use(std(standard))(.(Common))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
)
I 000037 55 465 1619578562056 common
(_unit VHDL(common 0 4)
	(_version ve4)
	(_time 1619578562057 2021.04.27 22:56:02)
	(_source(\../src/Common.vhd\))
	(_parameters dbg tan)
	(_code 1f4f4e181f481f094b1e59451b191c1949194b194b)
	(_coverage d)
	(_object
		(_type(_int ~INTEGER~range~0~to~127~15 0 5(_scalar (_to i 0 i 127))))
		(_type(_int DataAttributes 0 5(_array 0((_to i 0 i 4)))))
		(_type(_int DataArray 0 6(_array 1((_to i 0 i 119)))))
	)
	(_use(std(standard))(ieee(NUMERIC_STD)))
)
I 000045 55 3372          1619579307942 arch
(_unit VHDL(finalproject 0 6(arch 0 15))
	(_version ve4)
	(_time 1619579307943 2021.04.27 23:08:27)
	(_source(\../src/FinalProject.vhd\))
	(_parameters dbg tan)
	(_code c1c29494c996c0d7c492829a90c6c3c797c790c7c4)
	(_coverage d)
	(_ent
		(_time 1619579307940)
	)
	(_comp
		(embedded_soc
			(_object
				(_port(_int clk_clk -1 0 18(_ent (_in((i 1))))))
				(_port(_int reset_reset_n -1 0 19(_ent (_in((i 1))))))
				(_port(_int led_export 2 0 20(_ent (_out))))
				(_port(_int switches_export 2 0 21(_ent (_in((_others(i 1)))))))
			)
		)
		(IrisDataManager
			(_object
				(_port(_int CLK -1 0 27(_ent (_in))))
				(_port(_int SelectDataType -1 0 28(_ent (_in))))
				(_port(_int SelectDataIndex 3 0 29(_ent (_in))))
				(_port(_int SelectDataOut -2 0 30(_ent (_out))))
			)
		)
	)
	(_inst u0 0 60(_comp embedded_soc)
		(_port
			((clk_clk)(CLOCK_50))
			((reset_reset_n)(KEY(0)))
			((led_export)(LEDR_export))
			((switches_export)(SW))
		)
		(_use(_implicit)
			(_port
				((clk_clk)(clk_clk))
				((reset_reset_n)(reset_reset_n))
				((led_export)(led_export))
				((switches_export)(switches_export))
			)
		)
	)
	(_inst u1 0 68(_comp IrisDataManager)
		(_port
			((CLK)(CLOCK_50))
			((SelectDataType)(IrisDataType))
			((SelectDataIndex)(IrisIndex))
			((SelectDataOut)(IrisDataOut))
		)
		(_use(_ent . IrisDataManager)
		)
	)
	(_object
		(_port(_int CLOCK_50 -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 9(_array -1((_dto i 3 i 0)))))
		(_port(_int KEY 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~12 0 10(_array -1((_dto i 9 i 0)))))
		(_port(_int SW 1 0 10(_ent(_in))))
		(_port(_int LEDR 1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 20(_array -1((_dto i 9 i 0)))))
		(_type(_int ~UNSIGNED{6~downto~0}~13 0 29(_array -1((_dto i 6 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 39(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~132 0 46(_array -1((_dto i 9 i 0)))))
		(_sig(_int LEDR_export 5 0 46(_arch(_uni))))
		(_sig(_int IrisDataType -1 0 48(_arch(_uni))))
		(_sig(_int IrisDataOut -2 0 49(_arch(_uni))))
		(_type(_int ~UNSIGNED{6~downto~0}~134 0 50(_array -1((_dto i 6 i 0)))))
		(_sig(_int IrisIndex 6 0 50(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 52(_array -1((_dto i 15 i 0)))))
		(_sig(_int SqrtRadical 7 0 52(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 53(_array -1((_dto i 7 i 0)))))
		(_sig(_int SqrtResult 8 0 53(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 54(_array -1((_dto i 8 i 0)))))
		(_sig(_int SqrtRemainder 9 0 54(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 56(_array -1((_dto i 4 i 0)))))
		(_sig(_int state 10 0 56(_arch(_uni(_string \"00001"\)))))
		(_sig(_int nstate 10 0 56(_arch(_uni(_string \"00001"\)))))
		(_type(_int ~INTEGER~range~0~to~119~13 0 57(_scalar (_to i 0 i 119))))
		(_sig(_int count 11 0 57(_arch(_uni((i 0))))))
		(_sig(_int training_data -3 0 58(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extfinalproject.Common.DataAttributes(1 DataAttributes)))
		(_type(_ext ~extfinalproject.Common.DataArray(1 DataArray)))
	)
	(_use(ieee(std_logic_1164))(.(Common))(std(standard))(ieee(NUMERIC_STD)))
)
I 000045 55 3727          1619581160572 arch
(_unit VHDL(finalproject 0 6(arch 0 15))
	(_version ve4)
	(_time 1619581160573 2021.04.27 23:39:20)
	(_source(\../src/FinalProject.vhd\))
	(_parameters dbg tan)
	(_code 92c5959d99c593849592d1c9c3959094c494c39497)
	(_coverage d)
	(_ent
		(_time 1619579307940)
	)
	(_comp
		(embedded_soc
			(_object
				(_port(_int clk_clk -1 0 18(_ent (_in((i 1))))))
				(_port(_int reset_reset_n -1 0 19(_ent (_in((i 1))))))
				(_port(_int led_export 2 0 20(_ent (_out))))
				(_port(_int switches_export 2 0 21(_ent (_in((_others(i 1)))))))
			)
		)
		(IrisDataManager
			(_object
				(_port(_int CLK -1 0 27(_ent (_in))))
				(_port(_int SelectDataType -1 0 28(_ent (_in))))
				(_port(_int SelectDataIndex 3 0 29(_ent (_in))))
				(_port(_int SelectDataOut -2 0 30(_ent (_out))))
			)
		)
	)
	(_inst u0 0 60(_comp embedded_soc)
		(_port
			((clk_clk)(CLOCK_50))
			((reset_reset_n)(KEY(0)))
			((led_export)(LEDR_export))
			((switches_export)(SW))
		)
		(_use(_implicit)
			(_port
				((clk_clk)(clk_clk))
				((reset_reset_n)(reset_reset_n))
				((led_export)(led_export))
				((switches_export)(switches_export))
			)
		)
	)
	(_inst u1 0 68(_comp IrisDataManager)
		(_port
			((CLK)(CLOCK_50))
			((SelectDataType)(IrisDataType))
			((SelectDataIndex)(IrisIndex))
			((SelectDataOut)(IrisDataOut))
		)
		(_use(_ent . IrisDataManager)
		)
	)
	(_object
		(_port(_int CLOCK_50 -1 0 8(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 9(_array -1((_dto i 3 i 0)))))
		(_port(_int KEY 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~12 0 10(_array -1((_dto i 9 i 0)))))
		(_port(_int SW 1 0 10(_ent(_in))))
		(_port(_int LEDR 1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 20(_array -1((_dto i 9 i 0)))))
		(_type(_int ~UNSIGNED{6~downto~0}~13 0 29(_array -1((_dto i 6 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 39(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~132 0 46(_array -1((_dto i 9 i 0)))))
		(_sig(_int LEDR_export 5 0 46(_arch(_uni))))
		(_sig(_int IrisDataType -1 0 48(_arch(_uni))))
		(_sig(_int IrisDataOut -2 0 49(_arch(_uni))))
		(_type(_int ~UNSIGNED{6~downto~0}~134 0 50(_array -1((_dto i 6 i 0)))))
		(_sig(_int IrisIndex 6 0 50(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 52(_array -1((_dto i 15 i 0)))))
		(_sig(_int SqrtRadical 7 0 52(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 53(_array -1((_dto i 7 i 0)))))
		(_sig(_int SqrtResult 8 0 53(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 54(_array -1((_dto i 8 i 0)))))
		(_sig(_int SqrtRemainder 9 0 54(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 56(_array -1((_dto i 4 i 0)))))
		(_sig(_int state 10 0 56(_arch(_uni(_string \"00001"\)))))
		(_sig(_int nstate 10 0 56(_arch(_uni(_string \"00001"\)))))
		(_type(_int ~INTEGER~range~0~to~120~13 0 57(_scalar (_to i 0 i 120))))
		(_sig(_int count 11 0 57(_arch(_uni((i 0))))))
		(_sig(_int training_data -3 0 58(_arch(_uni))))
		(_prcs
			(line__76(_arch 0 0 76(_prcs(_simple)(_trgt(5)(7)(11)(13)(14))(_sens(0))(_mon)(_read(6)(11(1))(11(0))(12)(13)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extfinalproject.Common.DataAttributes(1 DataAttributes)))
		(_type(_ext ~extfinalproject.Common.DataArray(1 DataArray)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(2 NATURAL)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
	)
	(_split (14)
	)
	(_use(ieee(std_logic_1164))(.(Common))(std(standard))(ieee(NUMERIC_STD)))
	(_model . arch 1 -1)
)
I 000045 55 3727          1619581244167 arch
(_unit VHDL(finalproject 0 6(arch 0 15))
	(_version ve4)
	(_time 1619581244168 2021.04.27 23:40:44)
	(_source(\../src/FinalProject.vhd\))
	(_parameters dbg tan)
	(_code 1c4f121b464b1d0a1b1f5f474d1b1e1a4a1a4d1a19)
	(_coverage d)
	(_ent
		(_time 1619579307940)
	)
	(_comp
		(embedded_soc
			(_object
				(_port(_int clk_clk -1 0 18(_ent (_in((i 1))))))
				(_port(_int reset_reset_n -1 0 19(_ent (_in((i 1))))))
				(_port(_int led_export 2 0 20(_ent (_out))))
				(_port(_int switches_export 2 0 21(_ent (_in((_others(i 1)))))))
			)
		)
		(IrisDataManager
			(_object
				(_port(_int CLK -1 0 27(_ent (_in))))
				(_port(_int SelectDataType -1 0 28(_ent (_in))))
				(_port(_int SelectDataIndex 3 0 29(_ent (_in))))
				(_port(_int SelectDataOut -2 0 30(_ent (_out))))
			)
		)
	)
	(_inst u0 0 60(_comp embedded_soc)
		(_port
			((clk_clk)(CLOCK_50))
			((reset_reset_n)(KEY(0)))
			((led_export)(LEDR_export))
			((switches_export)(SW))
		)
		(_use(_implicit)
			(_port
				((clk_clk)(clk_clk))
				((reset_reset_n)(reset_reset_n))
				((led_export)(led_export))
				((switches_export)(switches_export))
			)
		)
	)
	(_inst u1 0 68(_comp IrisDataManager)
		(_port
			((CLK)(CLOCK_50))
			((SelectDataType)(IrisDataType))
			((SelectDataIndex)(IrisIndex))
			((SelectDataOut)(IrisDataOut))
		)
		(_use(_ent . IrisDataManager)
		)
	)
	(_object
		(_port(_int CLOCK_50 -1 0 8(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 9(_array -1((_dto i 3 i 0)))))
		(_port(_int KEY 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~12 0 10(_array -1((_dto i 9 i 0)))))
		(_port(_int SW 1 0 10(_ent(_in))))
		(_port(_int LEDR 1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 20(_array -1((_dto i 9 i 0)))))
		(_type(_int ~UNSIGNED{6~downto~0}~13 0 29(_array -1((_dto i 6 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 39(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~132 0 46(_array -1((_dto i 9 i 0)))))
		(_sig(_int LEDR_export 5 0 46(_arch(_uni))))
		(_sig(_int IrisDataType -1 0 48(_arch(_uni))))
		(_sig(_int IrisDataOut -2 0 49(_arch(_uni))))
		(_type(_int ~UNSIGNED{6~downto~0}~134 0 50(_array -1((_dto i 6 i 0)))))
		(_sig(_int IrisIndex 6 0 50(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 52(_array -1((_dto i 15 i 0)))))
		(_sig(_int SqrtRadical 7 0 52(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 53(_array -1((_dto i 7 i 0)))))
		(_sig(_int SqrtResult 8 0 53(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 54(_array -1((_dto i 8 i 0)))))
		(_sig(_int SqrtRemainder 9 0 54(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 56(_array -1((_dto i 4 i 0)))))
		(_sig(_int state 10 0 56(_arch(_uni(_string \"00001"\)))))
		(_sig(_int nstate 10 0 56(_arch(_uni(_string \"00001"\)))))
		(_type(_int ~INTEGER~range~0~to~120~13 0 57(_scalar (_to i 0 i 120))))
		(_sig(_int count 11 0 57(_arch(_uni((i 0))))))
		(_sig(_int training_data -3 0 58(_arch(_uni))))
		(_prcs
			(line__76(_arch 0 0 76(_prcs(_simple)(_trgt(5)(7)(11)(13)(14))(_sens(0))(_mon)(_read(6)(11(1))(11(0))(12)(13)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extfinalproject.Common.DataAttributes(1 DataAttributes)))
		(_type(_ext ~extfinalproject.Common.DataArray(1 DataArray)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(2 NATURAL)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
	)
	(_split (14)
	)
	(_use(ieee(std_logic_1164))(.(Common))(std(standard))(ieee(NUMERIC_STD)))
	(_model . arch 1 -1)
)
I 000045 55 3727          1619581394120 arch
(_unit VHDL(finalproject 0 6(arch 0 15))
	(_version ve4)
	(_time 1619581394121 2021.04.27 23:43:14)
	(_source(\../src/FinalProject.vhd\))
	(_parameters dbg tan)
	(_code ddd8da8f808adccbdade9e868cdadfdb8bdb8cdbd8)
	(_coverage d)
	(_ent
		(_time 1619579307940)
	)
	(_comp
		(embedded_soc
			(_object
				(_port(_int clk_clk -1 0 18(_ent (_in((i 1))))))
				(_port(_int reset_reset_n -1 0 19(_ent (_in((i 1))))))
				(_port(_int led_export 2 0 20(_ent (_out))))
				(_port(_int switches_export 2 0 21(_ent (_in((_others(i 1)))))))
			)
		)
		(IrisDataManager
			(_object
				(_port(_int CLK -1 0 27(_ent (_in))))
				(_port(_int SelectDataType -1 0 28(_ent (_in))))
				(_port(_int SelectDataIndex 3 0 29(_ent (_in))))
				(_port(_int SelectDataOut -2 0 30(_ent (_out))))
			)
		)
	)
	(_inst u0 0 60(_comp embedded_soc)
		(_port
			((clk_clk)(CLOCK_50))
			((reset_reset_n)(KEY(0)))
			((led_export)(LEDR_export))
			((switches_export)(SW))
		)
		(_use(_implicit)
			(_port
				((clk_clk)(clk_clk))
				((reset_reset_n)(reset_reset_n))
				((led_export)(led_export))
				((switches_export)(switches_export))
			)
		)
	)
	(_inst u1 0 68(_comp IrisDataManager)
		(_port
			((CLK)(CLOCK_50))
			((SelectDataType)(IrisDataType))
			((SelectDataIndex)(IrisIndex))
			((SelectDataOut)(IrisDataOut))
		)
		(_use(_ent . IrisDataManager)
		)
	)
	(_object
		(_port(_int CLOCK_50 -1 0 8(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 9(_array -1((_dto i 3 i 0)))))
		(_port(_int KEY 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~12 0 10(_array -1((_dto i 9 i 0)))))
		(_port(_int SW 1 0 10(_ent(_in))))
		(_port(_int LEDR 1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 20(_array -1((_dto i 9 i 0)))))
		(_type(_int ~UNSIGNED{6~downto~0}~13 0 29(_array -1((_dto i 6 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 39(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~132 0 46(_array -1((_dto i 9 i 0)))))
		(_sig(_int LEDR_export 5 0 46(_arch(_uni))))
		(_sig(_int IrisDataType -1 0 48(_arch(_uni))))
		(_sig(_int IrisDataOut -2 0 49(_arch(_uni))))
		(_type(_int ~UNSIGNED{6~downto~0}~134 0 50(_array -1((_dto i 6 i 0)))))
		(_sig(_int IrisIndex 6 0 50(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 52(_array -1((_dto i 15 i 0)))))
		(_sig(_int SqrtRadical 7 0 52(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 53(_array -1((_dto i 7 i 0)))))
		(_sig(_int SqrtResult 8 0 53(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 54(_array -1((_dto i 8 i 0)))))
		(_sig(_int SqrtRemainder 9 0 54(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 56(_array -1((_dto i 4 i 0)))))
		(_sig(_int state 10 0 56(_arch(_uni(_string \"00001"\)))))
		(_sig(_int nstate 10 0 56(_arch(_uni(_string \"00001"\)))))
		(_type(_int ~INTEGER~range~0~to~120~13 0 57(_scalar (_to i 0 i 120))))
		(_sig(_int count 11 0 57(_arch(_uni((i 0))))))
		(_sig(_int training_data -3 0 58(_arch(_uni))))
		(_prcs
			(line__76(_arch 0 0 76(_prcs(_simple)(_trgt(5)(7)(11)(13)(14))(_sens(0))(_mon)(_read(6)(11(1))(11(0))(12)(13)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extfinalproject.Common.DataAttributes(1 DataAttributes)))
		(_type(_ext ~extfinalproject.Common.DataArray(1 DataArray)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(2 NATURAL)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
	)
	(_split (14)
	)
	(_use(ieee(std_logic_1164))(.(Common))(std(standard))(ieee(NUMERIC_STD)))
	(_model . arch 1 -1)
)
I 000037 55 591 1619731058428 common
(_unit VHDL(common 0 4)
	(_version ve4)
	(_time 1619731058429 2021.04.29 17:17:38)
	(_source(\../src/Common.vhd\))
	(_parameters dbg tan)
	(_code 0e0b05080d590e185a0048540a080d0858085a085a)
	(_coverage d)
	(_object
		(_type(_int ~INTEGER~range~0~to~127~15 0 5(_scalar (_to i 0 i 127))))
		(_type(_int DataAttributes 0 5(_array 0((_to i 0 i 4)))))
		(_type(_int DataArray 0 6(_array 1((_to i 0 i 119)))))
		(_type(_int ~INTEGER~range~0~to~2~15 0 7(_scalar (_to i 0 i 2))))
		(_type(_int TestClass 0 7(_array 3((_to i 1 i 40)))))
	)
	(_use(std(standard))(ieee(NUMERIC_STD)))
)
I 000045 55 4338          1619735426319 arch
(_unit VHDL(finalproject 0 6(arch 0 15))
	(_version ve4)
	(_time 1619735426320 2021.04.29 18:30:26)
	(_source(\../src/FinalProject.vhd\))
	(_parameters dbg tan)
	(_code 2072732429772136262e637b712722267626712625)
	(_coverage d)
	(_ent
		(_time 1619735418095)
	)
	(_comp
		(embedded_soc
			(_object
				(_port(_int clk_clk -1 0 18(_ent (_in((i 1))))))
				(_port(_int reset_reset_n -1 0 19(_ent (_in((i 1))))))
				(_port(_int led_export 2 0 20(_ent (_out))))
				(_port(_int switches_export 2 0 21(_ent (_in((_others(i 1)))))))
			)
		)
		(IrisDataManager
			(_object
				(_port(_int CLK -1 0 27(_ent (_in))))
				(_port(_int SelectDataType -1 0 28(_ent (_in))))
				(_port(_int SelectDataIndex 3 0 29(_ent (_in))))
				(_port(_int SelectDataOut -2 0 30(_ent (_out))))
			)
		)
	)
	(_inst u0 0 67(_comp embedded_soc)
		(_port
			((clk_clk)(CLOCK_50))
			((reset_reset_n)(KEY(0)))
			((led_export)(LEDR_export))
			((switches_export)(SW))
		)
		(_use(_implicit)
			(_port
				((clk_clk)(clk_clk))
				((reset_reset_n)(reset_reset_n))
				((led_export)(led_export))
				((switches_export)(switches_export))
			)
		)
	)
	(_inst u1 0 75(_comp IrisDataManager)
		(_port
			((CLK)(CLOCK_50))
			((SelectDataType)(IrisDataType))
			((SelectDataIndex)(IrisIndex))
			((SelectDataOut)(IrisDataOut))
		)
		(_use(_ent . IrisDataManager)
		)
	)
	(_object
		(_port(_int CLOCK_50 -1 0 8(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 9(_array -1((_dto i 3 i 0)))))
		(_port(_int KEY 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~12 0 10(_array -1((_dto i 9 i 0)))))
		(_port(_int SW 1 0 10(_ent(_in))))
		(_port(_int LEDR 1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 20(_array -1((_dto i 9 i 0)))))
		(_type(_int ~UNSIGNED{6~downto~0}~13 0 29(_array -1((_dto i 6 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 39(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~132 0 46(_array -1((_dto i 9 i 0)))))
		(_sig(_int LEDR_export 5 0 46(_arch(_uni))))
		(_sig(_int IrisDataType -1 0 48(_arch(_uni))))
		(_sig(_int IrisDataOut -2 0 49(_arch(_uni))))
		(_type(_int ~UNSIGNED{6~downto~0}~134 0 50(_array -1((_dto i 6 i 0)))))
		(_sig(_int IrisIndex 6 0 50(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 52(_array -1((_dto i 15 i 0)))))
		(_sig(_int SqrtRadical 7 0 52(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 53(_array -1((_dto i 7 i 0)))))
		(_sig(_int SqrtResult 8 0 53(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 54(_array -1((_dto i 8 i 0)))))
		(_sig(_int SqrtRemainder 9 0 54(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 56(_array -1((_dto i 1 i 0)))))
		(_sig(_int state 10 0 56(_arch(_uni(_string \"01"\)))))
		(_sig(_int nstate 10 0 56(_arch(_uni(_string \"01"\)))))
		(_type(_int ~INTEGER~range~0~to~120~13 0 57(_scalar (_to i 0 i 120))))
		(_sig(_int count 11 0 57(_arch(_uni((i 0))))))
		(_sig(_int training_data -3 0 58(_arch(_uni))))
		(_type(_int ~UNSIGNED{3~downto~0}~13 0 59(_array -1((_dto i 3 i 0)))))
		(_sig(_int wait_count 12 0 59(_arch(_uni((_others(i 3)))))))
		(_type(_int ~UNSIGNED{wait_count'range}~13 0 60(_array -1((_dto i 3 i 0)))))
		(_sig(_int wait_zero 13 0 60(_arch(_uni((_others(i 2)))))))
		(_sig(_int test_data -2 0 61(_arch(_uni))))
		(_sig(_int classifications -4 0 62(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~2~13 0 63(_scalar (_to i 0 i 2))))
		(_sig(_int knn_out 14 0 63(_arch(_uni))))
		(_prcs
			(line__83(_arch 0 0 83(_prcs(_simple)(_trgt(5)(7)(11)(13)(14)(15)(17)(18))(_sens(0))(_mon)(_read(6)(11(1))(11(0))(12)(13)(15)(16)(19)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extfinalproject.Common.DataAttributes(1 DataAttributes)))
		(_type(_ext ~extfinalproject.Common.DataArray(1 DataArray)))
		(_type(_ext ~extfinalproject.Common.TestClass(1 TestClass)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(2 NATURAL)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
	)
	(_split (14)(18)
	)
	(_use(ieee(std_logic_1164))(.(Common))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(50529027)
	)
	(_model . arch 1 -1)
)
I 000038 55 1151 1619753858496 common
(_unit VHDL(common 0 5)
	(_version ve4)
	(_time 1619753858497 2021.04.29 23:37:38)
	(_source(\../src/Common.vhd\))
	(_parameters dbg tan)
	(_code cccb9a99c99bccda989e8a96c8cacfca9aca98ca98)
	(_coverage d)
	(_object
		(_type(_int ~INTEGER~range~0~to~127~15 0 6(_scalar (_to i 0 i 127))))
		(_type(_int DataAttributes 0 6(_array 0((_to i 0 i 4)))))
		(_type(_int DataArray 0 7(_array 1((_to i 0 i 119)))))
		(_type(_int ~INTEGER~range~0~to~2~15 0 8(_scalar (_to i 0 i 2))))
		(_type(_int TestClass 0 8(_array 3((_to i 1 i 40)))))
		(_type(_int DataSlice 0 9(_array 1((_to i 1 i 40)))))
		(_type(_int ~INTEGER~range~0~to~2~152 0 10(_scalar (_to i 0 i 2))))
		(_type(_int classarr 0 10(_array 6((_uto i 0 i 2147483647)))))
		(_type(_int ~UNSIGNED{7~downto~0}~15 0 11(_array -1((_dto i 7 i 0)))))
		(_type(_int distarr 0 11(_array 8((_uto i 0 i 2147483647)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~15 0 12(_array -1((_dto i 7 i 0)))))
		(_type(_int std_array 0 12(_array 10((_to i 1 i 40)))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000045 55 3094          1619754153906 arch
(_unit VHDL(knn_class 0 6(arch 0 15))
	(_version ve4)
	(_time 1619754153907 2021.04.29 23:42:33)
	(_source(\../src/knn_class.vhd\))
	(_parameters dbg tan)
	(_code ca9d989fce9dcbdf989ed990c8cccbcdc9cdc9cc98)
	(_coverage d)
	(_ent
		(_time 1619753878699)
	)
	(_comp
		(EuclideanDistance
			(_object
				(_port(_int CLK -1 0 19(_ent (_in))))
				(_port(_int TrainingData -3 0 20(_ent (_in))))
				(_port(_int TestData -3 0 21(_ent (_in))))
				(_port(_int Distance 1 0 22(_ent (_out))))
			)
		)
	)
	(_generate knn 0 34(_for 5 )
		(_inst e 0 35(_comp EuclideanDistance)
			(_port
				((CLK)(CLK))
				((TrainingData)(TrainingData(_object 0)))
				((TestData)(TestData))
				((Distance)(dist_std(_object 0)))
			)
			(_use(_ent . EuclideanDistance)
			)
		)
		(_object
			(_cnst(_int i 5 0 34(_arch)))
			(_prcs
				(line__37(_arch 0 0 37(_assignment(_trgt(5(_object 0)))(_sens(4(_object 0)))(_read(4(_object 0))))))
			)
		)
	)
	(_generate d1 0 40(_for 6 )
		(_object
			(_cnst(_int j 6 0 40(_arch)))
			(_prcs
				(line__41(_arch 1 0 41(_prcs(_simple)(_trgt(6(_object 1))(6(_object 1)))(_sens(5))(_mon))))
			)
		)
	)
	(_generate d2 0 51(_for 7 )
		(_object
			(_cnst(_int n 7 0 51(_arch)))
			(_prcs
				(line__52(_arch 2 0 52(_prcs(_simple)(_trgt(7(_object 2))(7(_object 2)))(_sens(6))(_mon))))
			)
		)
	)
	(_generate d3 0 62(_for 8 )
		(_object
			(_cnst(_int m 8 0 62(_arch)))
			(_prcs
				(line__63(_arch 3 0 63(_prcs(_simple)(_trgt(3(_object 3))(3(_object 3)))(_sens(7))(_mon))))
			)
		)
	)
	(_object
		(_port(_int CLK -1 0 8(_ent(_in))))
		(_port(_int TrainingData -2 0 9(_ent(_in))))
		(_port(_int TestData -3 0 10(_ent(_in))))
		(_type(_int ~distarr{1~to~5}~12 0 11(_array -4((_to i 1 i 5)))))
		(_port(_int min_dists 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 22(_array -1((_dto i 7 i 0)))))
		(_sig(_int dist_std -5 0 26(_arch(_uni))))
		(_type(_int ~distarr{1~to~40}~13 0 27(_array -4((_to i 1 i 40)))))
		(_sig(_int dist_un 2 0 27(_arch(_uni))))
		(_type(_int ~distarr{1~to~20}~13 0 28(_array -4((_to i 1 i 20)))))
		(_sig(_int dist1 3 0 28(_arch(_uni))))
		(_type(_int ~distarr{1~to~10}~13 0 29(_array -4((_to i 1 i 10)))))
		(_sig(_int dist2 4 0 29(_arch(_uni))))
		(_type(_int ~INTEGER~range~1~to~40~13 0 34(_scalar (_to i 1 i 40))))
		(_type(_int ~INTEGER~range~1~to~20~13 0 40(_scalar (_to i 1 i 20))))
		(_type(_int ~INTEGER~range~1~to~10~13 0 51(_scalar (_to i 1 i 10))))
		(_type(_int ~INTEGER~range~1~to~5~13 0 62(_scalar (_to i 1 i 5))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extfinalproject.Common.DataSlice(1 DataSlice)))
		(_type(_ext ~extfinalproject.Common.DataAttributes(1 DataAttributes)))
		(_type(_ext ~extfinalproject.Common.~UNSIGNED{7~downto~0}~15(1 ~UNSIGNED{7~downto~0}~15)))
		(_type(_ext ~extfinalproject.Common.std_array(1 std_array)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(.(Common))(ieee(NUMERIC_STD))(std(standard)))
	(_model . arch 4 -1)
)
I 000045 55 3028          1619755175106 arch
(_unit VHDL(knn_class 0 6(arch 0 16))
	(_version ve4)
	(_time 1619755175107 2021.04.29 23:59:35)
	(_source(\../src/knn_class.vhd\))
	(_parameters dbg tan)
	(_code cecb999bce99cfdb9b9add94ccc8cfc9cdc9cdc89c)
	(_coverage d)
	(_ent
		(_time 1619755175104)
	)
	(_comp
		(EuclideanDistance
			(_object
				(_port(_int CLK -1 0 20(_ent (_in))))
				(_port(_int TrainingData -3 0 21(_ent (_in))))
				(_port(_int TestData -3 0 22(_ent (_in))))
				(_port(_int Distance 1 0 23(_ent (_out))))
			)
		)
	)
	(_generate knn 0 35(_for 5 )
		(_inst e 0 36(_comp EuclideanDistance)
			(_port
				((CLK)(CLK))
				((TrainingData)(TrainingData(_object 1)))
				((TestData)(TestData))
				((Distance)(dist_std(_object 1)))
			)
			(_use(_ent . EuclideanDistance)
			)
		)
		(_object
			(_cnst(_int i 5 0 35(_arch)))
			(_prcs
				(line__38(_arch 0 0 38(_assignment(_trgt(6(_object 1)))(_sens(5(_object 1)))(_read(5(_object 1))))))
			)
		)
	)
	(_generate d1 0 42(_for 6 )
		(_object
			(_cnst(_int j 6 0 42(_arch)))
			(_prcs
				(line__43(_arch 1 0 43(_prcs(_simple)(_trgt(6(_index 4))(6(_object 2))(7(_object 2))(7(_object 2)))(_sens(0))(_mon)(_read(6(_object 2))(6(_index 5))(6(_index 6))(6(_object 2))))))
			)
		)
	)
	(_object
		(_port(_int CLK -1 0 8(_ent(_in)(_event))))
		(_port(_int TrainingData -2 0 9(_ent(_in))))
		(_port(_int TestData -3 0 10(_ent(_in))))
		(_type(_int ~distarr{1~to~5}~12 0 11(_array -4((_to i 1 i 5)))))
		(_port(_int min_dists 0 0 11(_ent(_out))))
		(_port(_int done -1 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 23(_array -1((_dto i 7 i 0)))))
		(_sig(_int dist_std -5 0 27(_arch(_uni))))
		(_type(_int ~distarr{1~to~40}~13 0 28(_array -4((_to i 1 i 40)))))
		(_sig(_int dist_un 2 0 28(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~to~39}~13 0 29(_array -1((_to i 1 i 39)))))
		(_sig(_int comp 3 0 29(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~to~39}~132 0 30(_array -1((_to i 1 i 39)))))
		(_cnst(_int done_const 4 0 30(_arch((_others(i 3))))))
		(_type(_int ~INTEGER~range~1~to~40~13 0 35(_scalar (_to i 1 i 40))))
		(_type(_int ~INTEGER~range~1~to~39~13 0 42(_scalar (_to i 1 i 39))))
		(_prcs
			(line__57(_arch 2 0 57(_assignment(_alias((min_dists)(dist_un(t_1_5))))(_trgt(3))(_sens(6(t_1_5))))))
			(line__58(_arch 3 0 58(_assignment(_trgt(4))(_sens(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extfinalproject.Common.DataSlice(1 DataSlice)))
		(_type(_ext ~extfinalproject.Common.DataAttributes(1 DataAttributes)))
		(_type(_ext ~extfinalproject.Common.~UNSIGNED{7~downto~0}~15(1 ~UNSIGNED{7~downto~0}~15)))
		(_type(_ext ~extfinalproject.Common.std_array(1 std_array)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(3 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(.(Common))(ieee(NUMERIC_STD))(std(standard)))
	(_model . arch 7 -1)
)
I 000056 55 3564          1619789561151 TB_ARCHITECTURE
(_unit VHDL(knn_class_tb 0 9(tb_architecture 0 12))
	(_version ve4)
	(_time 1619789561152 2021.04.30 09:32:41)
	(_source(\../src/TestBench/knn_class_TB.vhd\))
	(_parameters dbg tan)
	(_code 4c1f184e4a1b4d591d495f164e4a4d4b4f4b4f491a)
	(_coverage d)
	(_ent
		(_time 1619789550138)
	)
	(_comp
		(knn_class
			(_object
				(_port(_int CLK -1 0 16(_ent (_in))))
				(_port(_int TrainingData -2 0 17(_ent (_in))))
				(_port(_int TestData -3 0 18(_ent (_in))))
				(_port(_int min_dists 0 0 19(_ent (_out))))
				(_port(_int done -1 0 20(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 79(_comp knn_class)
		(_port
			((CLK)(CLK))
			((TrainingData)(TrainingData))
			((TestData)(TestData))
			((min_dists)(min_dists))
			((done)(done))
		)
		(_use(_ent . knn_class)
		)
	)
	(_object
		(_type(_int ~distarr{1~to~5}~13 0 19(_array -4((_to i 1 i 5)))))
		(_sig(_int CLK -1 0 24(_arch(_uni))))
		(_sig(_int TrainingData -2 0 25(_arch(_uni))))
		(_sig(_int TestData -3 0 26(_arch(_uni(((i 50))((i 35))((i 13))((i 3))((i 0)))))))
		(_type(_int ~distarr{1~to~5}~132 0 28(_array -4((_to i 1 i 5)))))
		(_sig(_int min_dists 1 0 28(_arch(_uni))))
		(_sig(_int done -1 0 29(_arch(_uni))))
		(_cnst(_int Data -2 0 32(_arch((((i 51))((i 35))((i 14))((i 2))((i 0)))(((i 49))((i 30))((i 14))((i 2))((i 0)))(((i 47))((i 32))((i 13))((i 2))((i 0)))(((i 46))((i 31))((i 15))((i 2))((i 0)))(((i 50))((i 36))((i 14))((i 2))((i 0)))(((i 54))((i 39))((i 17))((i 4))((i 0)))(((i 46))((i 34))((i 14))((i 3))((i 0)))(((i 50))((i 34))((i 15))((i 2))((i 0)))(((i 44))((i 29))((i 14))((i 2))((i 0)))(((i 49))((i 31))((i 15))((i 1))((i 0)))(((i 54))((i 37))((i 15))((i 2))((i 0)))(((i 48))((i 34))((i 16))((i 2))((i 0)))(((i 48))((i 30))((i 14))((i 1))((i 0)))(((i 43))((i 30))((i 11))((i 1))((i 0)))(((i 58))((i 40))((i 12))((i 2))((i 0)))(((i 57))((i 44))((i 15))((i 4))((i 0)))(((i 54))((i 39))((i 13))((i 4))((i 0)))(((i 51))((i 35))((i 14))((i 3))((i 0)))(((i 57))((i 38))((i 17))((i 3))((i 0)))(((i 51))((i 38))((i 15))((i 3))((i 0)))(((i 54))((i 34))((i 17))((i 2))((i 0)))(((i 51))((i 37))((i 15))((i 4))((i 0)))(((i 46))((i 36))((i 10))((i 2))((i 0)))(((i 51))((i 33))((i 17))((i 5))((i 0)))(((i 48))((i 34))((i 19))((i 2))((i 0)))(((i 50))((i 30))((i 16))((i 2))((i 0)))(((i 50))((i 34))((i 16))((i 4))((i 0)))(((i 52))((i 35))((i 15))((i 2))((i 0)))(((i 52))((i 34))((i 14))((i 2))((i 0)))(((i 47))((i 32))((i 16))((i 2))((i 0)))(((i 48))((i 31))((i 16))((i 2))((i 0)))(((i 54))((i 34))((i 15))((i 4))((i 0)))(((i 52))((i 41))((i 15))((i 1))((i 0)))(((i 55))((i 42))((i 14))((i 2))((i 0)))(((i 49))((i 31))((i 15))((i 2))((i 0)))(((i 50))((i 32))((i 12))((i 2))((i 0)))(((i 55))((i 35))((i 13))((i 2))((i 0)))(((i 49))((i 36))((i 14))((i 1))((i 0)))(((i 44))((i 30))((i 13))((i 2))((i 0)))(((i 51))((i 34))((i 15))((i 2))((i 0)))))))
		(_sig(_int SimulationActive -5 0 75(_arch(_uni((i 1))))))
		(_prcs
			(line__90(_arch 0 0 90(_prcs(_wait_for)(_trgt(0))(_read(5)))))
			(line__101(_arch 1 0 101(_prcs(_wait_for)(_trgt(1)(2)(5))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extfinalproject.Common.DataSlice(1 DataSlice)))
		(_type(_ext ~extfinalproject.Common.DataAttributes(1 DataAttributes)))
		(_type(_ext ~extfinalproject.Common.~UNSIGNED{7~downto~0}~15(1 ~UNSIGNED{7~downto~0}~15)))
		(_type(_ext ~extstd.standard.BOOLEAN(2 BOOLEAN)))
	)
	(_use(ieee(std_logic_1164))(.(Common))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(72 30 58 16 2)
	)
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000042 55 416 0 testbench_for_knn_class
(_configuration VHDL (testbench_for_knn_class 0 118 (knn_class_tb))
	(_version ve4)
	(_time 1619789561155 2021.04.30 09:32:41)
	(_source(\../src/TestBench/knn_class_TB.vhd\))
	(_parameters dbg tan)
	(_code 4c1e4e4e1a1a1b5b484d5e16184a194a4f4a44491a)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . knn_class arch
			)
		)
	)
	(_use(std(standard))(.(Common))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
)
I 000056 55 4047          1619790030797 TB_ARCHITECTURE
(_unit VHDL(knn_class_tb 0 9(tb_architecture 0 12))
	(_version ve4)
	(_time 1619790030798 2021.04.30 09:40:30)
	(_source(\../src/TestBench/knn_class_TB.vhd\))
	(_parameters dbg tan)
	(_code e5e2b7b6b5b2e4f0bbe2f6bfe7e3e4e2e6e2e6e0b3)
	(_coverage d)
	(_ent
		(_time 1619789550138)
	)
	(_comp
		(knn_class
			(_object
				(_port(_int CLK -1 0 16(_ent (_in))))
				(_port(_int TrainingData -2 0 17(_ent (_in))))
				(_port(_int TestData -3 0 18(_ent (_in))))
				(_port(_int min_dists 0 0 19(_ent (_out))))
				(_port(_int done -1 0 20(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 84(_comp knn_class)
		(_port
			((CLK)(CLK))
			((TrainingData)(TrainingData))
			((TestData)(TestData))
			((min_dists)(min_dists))
			((done)(done))
		)
		(_use(_ent . knn_class)
		)
	)
	(_object
		(_type(_int ~distarr{1~to~5}~13 0 19(_array -4((_to i 1 i 5)))))
		(_sig(_int CLK -1 0 24(_arch(_uni))))
		(_sig(_int TrainingData -2 0 25(_arch(_uni))))
		(_sig(_int TestData -3 0 26(_arch(_uni(((i 50))((i 35))((i 13))((i 3))((i 0)))))))
		(_type(_int ~distarr{1~to~5}~132 0 28(_array -4((_to i 1 i 5)))))
		(_sig(_int min_dists 1 0 28(_arch(_uni))))
		(_sig(_int done -1 0 29(_arch(_uni))))
		(_cnst(_int Data -2 0 32(_arch((((i 51))((i 35))((i 14))((i 2))((i 0)))(((i 49))((i 30))((i 14))((i 2))((i 0)))(((i 47))((i 32))((i 13))((i 2))((i 0)))(((i 46))((i 31))((i 15))((i 2))((i 0)))(((i 50))((i 36))((i 14))((i 2))((i 0)))(((i 54))((i 39))((i 17))((i 4))((i 0)))(((i 46))((i 34))((i 14))((i 3))((i 0)))(((i 50))((i 34))((i 15))((i 2))((i 0)))(((i 44))((i 29))((i 14))((i 2))((i 0)))(((i 49))((i 31))((i 15))((i 1))((i 0)))(((i 54))((i 37))((i 15))((i 2))((i 0)))(((i 48))((i 34))((i 16))((i 2))((i 0)))(((i 48))((i 30))((i 14))((i 1))((i 0)))(((i 43))((i 30))((i 11))((i 1))((i 0)))(((i 58))((i 40))((i 12))((i 2))((i 0)))(((i 57))((i 44))((i 15))((i 4))((i 0)))(((i 54))((i 39))((i 13))((i 4))((i 0)))(((i 51))((i 35))((i 14))((i 3))((i 0)))(((i 57))((i 38))((i 17))((i 3))((i 0)))(((i 51))((i 38))((i 15))((i 3))((i 0)))(((i 54))((i 34))((i 17))((i 2))((i 0)))(((i 51))((i 37))((i 15))((i 4))((i 0)))(((i 46))((i 36))((i 10))((i 2))((i 0)))(((i 51))((i 33))((i 17))((i 5))((i 0)))(((i 48))((i 34))((i 19))((i 2))((i 0)))(((i 50))((i 30))((i 16))((i 2))((i 0)))(((i 50))((i 34))((i 16))((i 4))((i 0)))(((i 52))((i 35))((i 15))((i 2))((i 0)))(((i 52))((i 34))((i 14))((i 2))((i 0)))(((i 47))((i 32))((i 16))((i 2))((i 0)))(((i 48))((i 31))((i 16))((i 2))((i 0)))(((i 54))((i 34))((i 15))((i 4))((i 0)))(((i 52))((i 41))((i 15))((i 1))((i 0)))(((i 55))((i 42))((i 14))((i 2))((i 0)))(((i 49))((i 31))((i 15))((i 2))((i 0)))(((i 50))((i 32))((i 12))((i 2))((i 0)))(((i 55))((i 35))((i 13))((i 2))((i 0)))(((i 49))((i 36))((i 14))((i 1))((i 0)))(((i 44))((i 30))((i 13))((i 2))((i 0)))(((i 51))((i 34))((i 15))((i 2))((i 0)))))))
		(_sig(_int SimulationActive -5 0 75(_arch(_uni((i 1))))))
		(_type(_int intarr5 0 76(_array -6((_to i 1 i 5)))))
		(_sig(_int result 2 0 77(_arch(_uni))))
		(_cnst(_int correct1 2 0 79(_arch(((i 1))((i 2))((i 2))((i 2))((i 3))))))
		(_cnst(_int correct2 2 0 80(_arch(((i 46))((i 47))((i 47))((i 47))((i 48))))))
		(_prcs
			(line__95(_arch 0 0 95(_prcs(_simple)(_trgt(6))(_sens(3))(_mon))))
			(line__104(_arch 1 0 104(_prcs(_wait_for)(_trgt(0))(_read(5)))))
			(line__115(_arch 2 0 115(_prcs(_wait_for)(_trgt(1)(2)(5))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extfinalproject.Common.DataSlice(1 DataSlice)))
		(_type(_ext ~extfinalproject.Common.DataAttributes(1 DataAttributes)))
		(_type(_ext ~extfinalproject.Common.~UNSIGNED{7~downto~0}~15(1 ~UNSIGNED{7~downto~0}~15)))
		(_type(_ext ~extstd.standard.BOOLEAN(2 BOOLEAN)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED(3 UNRESOLVED_UNSIGNED)))
	)
	(_split (6)
	)
	(_use(ieee(std_logic_1164))(.(Common))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(72 30 58 16 2)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000042 55 416 0 testbench_for_knn_class
(_configuration VHDL (testbench_for_knn_class 0 132 (knn_class_tb))
	(_version ve4)
	(_time 1619790030801 2021.04.30 09:40:30)
	(_source(\../src/TestBench/knn_class_TB.vhd\))
	(_parameters dbg tan)
	(_code e5e3e1b6e5b3b2f2e1e4f7bfb1e3b0e3e6e3ede0b3)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . knn_class arch
			)
		)
	)
	(_use(std(standard))(.(Common))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
)
I 000045 55 2775          1619790051129 arch
(_unit VHDL(euclideandistance 0 6(arch 0 15))
	(_version ve4)
	(_time 1619790051130 2021.04.30 09:40:51)
	(_source(\../src/EuclideanDistance.vhd\))
	(_parameters dbg tan)
	(_code 4d4d484e1c1a1a5b1d4e5417184b484b4c4b184b49)
	(_coverage d)
	(_ent
		(_time 1619790051127)
	)
	(_comp
		(sqrt
			(_object
				(_port(_int clk -1 0 18(_ent (_in))))
				(_port(_int radical 1 0 19(_ent (_in))))
				(_port(_int q 2 0 20(_ent (_out))))
				(_port(_int remainder 3 0 21(_ent (_out))))
			)
		)
	)
	(_inst u0 0 30(_comp sqrt)
		(_port
			((clk)(CLK))
			((radical)(EuclidRadical))
			((q)(EuclidDistance))
			((remainder)(SqrtRemainder))
		)
		(_use(_ent . sqrt)
		)
	)
	(_generate FourDimensionEC 0 38(_for 7 )
		(_object
			(_cnst(_int i 7 0 38(_arch)))
			(_prcs
				(line__39(_arch 0 0 39(_assignment(_trgt(4(_object 1)))(_sens(1(_object 1))(2(_object 1)))(_read(1(_object 1))(2(_object 1))))))
			)
		)
	)
	(_object
		(_port(_int CLK -1 0 8(_ent(_in))))
		(_port(_int TrainingData -2 0 9(_ent(_in))))
		(_port(_int TestData -2 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 11(_array -1((_dto i 7 i 0)))))
		(_port(_int Distance 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 19(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 20(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 21(_array -1((_dto i 8 i 0)))))
		(_sig(_int EuclidDistanceArray -2 0 25(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 26(_array -1((_dto i 7 i 0)))))
		(_sig(_int EuclidDistance 4 0 26(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 27(_array -1((_dto i 15 i 0)))))
		(_sig(_int EuclidRadical 5 0 27(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~136 0 28(_array -1((_dto i 8 i 0)))))
		(_sig(_int SqrtRemainder 6 0 28(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~3~13 0 38(_scalar (_to i 0 i 3))))
		(_type(_int ~UNSIGNED{15~downto~0}~13 0 45(_array -1((_dto i 15 i 0)))))
		(_var(_int sum 8 0 45(_prcs 1)))
		(_prcs
			(line__42(_arch 1 0 42(_assignment(_alias((Distance)(EuclidDistance)))(_trgt(3))(_sens(5)))))
			(line__44(_arch 2 0 44(_prcs(_simple)(_trgt(6))(_sens(0))(_mon)(_read(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extfinalproject.Common.DataAttributes(1 DataAttributes)))
		(_type(_ext ~extstd.standard.NATURAL(2 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(.(Common))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . arch 3 -1)
)
I 000056 55 4047          1619790056175 TB_ARCHITECTURE
(_unit VHDL(knn_class_tb 0 9(tb_architecture 0 12))
	(_version ve4)
	(_time 1619790056176 2021.04.30 09:40:56)
	(_source(\../src/TestBench/knn_class_TB.vhd\))
	(_parameters dbg tan)
	(_code 04055202555305115a03175e060205030703070152)
	(_coverage d)
	(_ent
		(_time 1619789550138)
	)
	(_comp
		(knn_class
			(_object
				(_port(_int CLK -1 0 16(_ent (_in))))
				(_port(_int TrainingData -2 0 17(_ent (_in))))
				(_port(_int TestData -3 0 18(_ent (_in))))
				(_port(_int min_dists 0 0 19(_ent (_out))))
				(_port(_int done -1 0 20(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 84(_comp knn_class)
		(_port
			((CLK)(CLK))
			((TrainingData)(TrainingData))
			((TestData)(TestData))
			((min_dists)(min_dists))
			((done)(done))
		)
		(_use(_ent . knn_class)
		)
	)
	(_object
		(_type(_int ~distarr{1~to~5}~13 0 19(_array -4((_to i 1 i 5)))))
		(_sig(_int CLK -1 0 24(_arch(_uni))))
		(_sig(_int TrainingData -2 0 25(_arch(_uni))))
		(_sig(_int TestData -3 0 26(_arch(_uni(((i 50))((i 35))((i 13))((i 3))((i 0)))))))
		(_type(_int ~distarr{1~to~5}~132 0 28(_array -4((_to i 1 i 5)))))
		(_sig(_int min_dists 1 0 28(_arch(_uni))))
		(_sig(_int done -1 0 29(_arch(_uni))))
		(_cnst(_int Data -2 0 32(_arch((((i 51))((i 35))((i 14))((i 2))((i 0)))(((i 49))((i 30))((i 14))((i 2))((i 0)))(((i 47))((i 32))((i 13))((i 2))((i 0)))(((i 46))((i 31))((i 15))((i 2))((i 0)))(((i 50))((i 36))((i 14))((i 2))((i 0)))(((i 54))((i 39))((i 17))((i 4))((i 0)))(((i 46))((i 34))((i 14))((i 3))((i 0)))(((i 50))((i 34))((i 15))((i 2))((i 0)))(((i 44))((i 29))((i 14))((i 2))((i 0)))(((i 49))((i 31))((i 15))((i 1))((i 0)))(((i 54))((i 37))((i 15))((i 2))((i 0)))(((i 48))((i 34))((i 16))((i 2))((i 0)))(((i 48))((i 30))((i 14))((i 1))((i 0)))(((i 43))((i 30))((i 11))((i 1))((i 0)))(((i 58))((i 40))((i 12))((i 2))((i 0)))(((i 57))((i 44))((i 15))((i 4))((i 0)))(((i 54))((i 39))((i 13))((i 4))((i 0)))(((i 51))((i 35))((i 14))((i 3))((i 0)))(((i 57))((i 38))((i 17))((i 3))((i 0)))(((i 51))((i 38))((i 15))((i 3))((i 0)))(((i 54))((i 34))((i 17))((i 2))((i 0)))(((i 51))((i 37))((i 15))((i 4))((i 0)))(((i 46))((i 36))((i 10))((i 2))((i 0)))(((i 51))((i 33))((i 17))((i 5))((i 0)))(((i 48))((i 34))((i 19))((i 2))((i 0)))(((i 50))((i 30))((i 16))((i 2))((i 0)))(((i 50))((i 34))((i 16))((i 4))((i 0)))(((i 52))((i 35))((i 15))((i 2))((i 0)))(((i 52))((i 34))((i 14))((i 2))((i 0)))(((i 47))((i 32))((i 16))((i 2))((i 0)))(((i 48))((i 31))((i 16))((i 2))((i 0)))(((i 54))((i 34))((i 15))((i 4))((i 0)))(((i 52))((i 41))((i 15))((i 1))((i 0)))(((i 55))((i 42))((i 14))((i 2))((i 0)))(((i 49))((i 31))((i 15))((i 2))((i 0)))(((i 50))((i 32))((i 12))((i 2))((i 0)))(((i 55))((i 35))((i 13))((i 2))((i 0)))(((i 49))((i 36))((i 14))((i 1))((i 0)))(((i 44))((i 30))((i 13))((i 2))((i 0)))(((i 51))((i 34))((i 15))((i 2))((i 0)))))))
		(_sig(_int SimulationActive -5 0 75(_arch(_uni((i 1))))))
		(_type(_int intarr5 0 76(_array -6((_to i 1 i 5)))))
		(_sig(_int result 2 0 77(_arch(_uni))))
		(_cnst(_int correct1 2 0 79(_arch(((i 1))((i 2))((i 2))((i 2))((i 3))))))
		(_cnst(_int correct2 2 0 80(_arch(((i 46))((i 47))((i 47))((i 47))((i 48))))))
		(_prcs
			(line__95(_arch 0 0 95(_prcs(_simple)(_trgt(6))(_sens(3))(_mon))))
			(line__104(_arch 1 0 104(_prcs(_wait_for)(_trgt(0))(_read(5)))))
			(line__115(_arch 2 0 115(_prcs(_wait_for)(_trgt(1)(2)(5))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extfinalproject.Common.DataSlice(1 DataSlice)))
		(_type(_ext ~extfinalproject.Common.DataAttributes(1 DataAttributes)))
		(_type(_ext ~extfinalproject.Common.~UNSIGNED{7~downto~0}~15(1 ~UNSIGNED{7~downto~0}~15)))
		(_type(_ext ~extstd.standard.BOOLEAN(2 BOOLEAN)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED(3 UNRESOLVED_UNSIGNED)))
	)
	(_split (6)
	)
	(_use(ieee(std_logic_1164))(.(Common))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(72 30 58 16 2)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000042 55 416 0 testbench_for_knn_class
(_configuration VHDL (testbench_for_knn_class 0 132 (knn_class_tb))
	(_version ve4)
	(_time 1619790056179 2021.04.30 09:40:56)
	(_source(\../src/TestBench/knn_class_TB.vhd\))
	(_parameters dbg tan)
	(_code 04040402055253130005165e5002510207020c0152)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . knn_class arch
			)
		)
	)
	(_use(std(standard))(.(Common))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
)
I 000038 55 1131 1619790236641 common
(_unit VHDL(common 0 5)
	(_version ve4)
	(_time 1619790236642 2021.04.30 09:43:56)
	(_source(\../src/Common.vhd\))
	(_parameters dbg tan)
	(_code f8fdffa8a6aff8eeacaabea2fcfefbfeaefeacfeac)
	(_coverage d)
	(_object
		(_type(_int DataAttributes 0 6(_array -1((_to i 0 i 4)))))
		(_type(_int DataArray 0 7(_array 0((_to i 0 i 119)))))
		(_type(_int ~INTEGER~range~0~to~2~15 0 8(_scalar (_to i 0 i 2))))
		(_type(_int TestClass 0 8(_array 2((_to i 1 i 40)))))
		(_type(_int DataSlice 0 9(_array 0((_to i 1 i 40)))))
		(_type(_int ~INTEGER~range~0~to~2~152 0 10(_scalar (_to i 0 i 2))))
		(_type(_int classarr 0 10(_array 5((_uto i 0 i 2147483647)))))
		(_type(_int ~UNSIGNED{7~downto~0}~15 0 11(_array -2((_dto i 7 i 0)))))
		(_type(_int distarr 0 11(_array 7((_uto i 0 i 2147483647)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~15 0 12(_array -2((_dto i 7 i 0)))))
		(_type(_int std_array 0 12(_array 9((_to i 1 i 40)))))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
)
I 000045 55 2722          1619790240520 arch
(_unit VHDL(euclideandistance 0 6(arch 0 15))
	(_version ve4)
	(_time 1619790240521 2021.04.30 09:44:00)
	(_source(\../src/EuclideanDistance.vhd\))
	(_parameters dbg tan)
	(_code 1b191a1d4c4c4c0d4b1802414e1d1e1d1a1d4e1d1f)
	(_coverage d)
	(_ent
		(_time 1619790240518)
	)
	(_comp
		(sqrt
			(_object
				(_port(_int clk -1 0 18(_ent (_in))))
				(_port(_int radical 1 0 19(_ent (_in))))
				(_port(_int q 2 0 20(_ent (_out))))
				(_port(_int remainder 3 0 21(_ent (_out))))
			)
		)
	)
	(_inst u0 0 30(_comp sqrt)
		(_port
			((clk)(CLK))
			((radical)(EuclidRadical))
			((q)(EuclidDistance))
			((remainder)(SqrtRemainder))
		)
		(_use(_ent . sqrt)
		)
	)
	(_generate FourDimensionEC 0 38(_for 7 )
		(_object
			(_cnst(_int i 7 0 38(_arch)))
			(_prcs
				(line__39(_arch 0 0 39(_assignment(_trgt(4(_object 1)))(_sens(1(_object 1))(2(_object 1)))(_read(1(_object 1))(2(_object 1))))))
			)
		)
	)
	(_object
		(_port(_int CLK -1 0 8(_ent(_in))))
		(_port(_int TrainingData -2 0 9(_ent(_in))))
		(_port(_int TestData -2 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 11(_array -1((_dto i 7 i 0)))))
		(_port(_int Distance 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 19(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 20(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 21(_array -1((_dto i 8 i 0)))))
		(_sig(_int EuclidDistanceArray -2 0 25(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 26(_array -1((_dto i 7 i 0)))))
		(_sig(_int EuclidDistance 4 0 26(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 27(_array -1((_dto i 15 i 0)))))
		(_sig(_int EuclidRadical 5 0 27(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~136 0 28(_array -1((_dto i 8 i 0)))))
		(_sig(_int SqrtRemainder 6 0 28(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~3~13 0 38(_scalar (_to i 0 i 3))))
		(_type(_int ~UNSIGNED{15~downto~0}~13 0 45(_array -1((_dto i 15 i 0)))))
		(_var(_int sum 8 0 45(_prcs 1)))
		(_prcs
			(line__42(_arch 1 0 42(_assignment(_alias((Distance)(EuclidDistance)))(_trgt(3))(_sens(5)))))
			(line__44(_arch 2 0 44(_prcs(_simple)(_trgt(6))(_sens(0))(_mon)(_read(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extfinalproject.Common.DataAttributes(1 DataAttributes)))
		(_type(_ext ~extstd.standard.NATURAL(2 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(.(Common))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . arch 3 -1)
)
I 000056 55 4047          1619790256175 TB_ARCHITECTURE
(_unit VHDL(knn_class_tb 0 9(tb_architecture 0 12))
	(_version ve4)
	(_time 1619790256176 2021.04.30 09:44:16)
	(_source(\../src/TestBench/knn_class_TB.vhd\))
	(_parameters dbg tan)
	(_code 444a1746151345511a43571e464245434743474112)
	(_coverage d)
	(_ent
		(_time 1619790256173)
	)
	(_comp
		(knn_class
			(_object
				(_port(_int CLK -1 0 16(_ent (_in))))
				(_port(_int TrainingData -2 0 17(_ent (_in))))
				(_port(_int TestData -3 0 18(_ent (_in))))
				(_port(_int min_dists 0 0 19(_ent (_out))))
				(_port(_int done -1 0 20(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 84(_comp knn_class)
		(_port
			((CLK)(CLK))
			((TrainingData)(TrainingData))
			((TestData)(TestData))
			((min_dists)(min_dists))
			((done)(done))
		)
		(_use(_ent . knn_class)
		)
	)
	(_object
		(_type(_int ~distarr{1~to~5}~13 0 19(_array -4((_to i 1 i 5)))))
		(_sig(_int CLK -1 0 24(_arch(_uni))))
		(_sig(_int TrainingData -2 0 25(_arch(_uni))))
		(_sig(_int TestData -3 0 26(_arch(_uni(((i 50))((i 35))((i 13))((i 3))((i 0)))))))
		(_type(_int ~distarr{1~to~5}~132 0 28(_array -4((_to i 1 i 5)))))
		(_sig(_int min_dists 1 0 28(_arch(_uni))))
		(_sig(_int done -1 0 29(_arch(_uni))))
		(_cnst(_int Data -2 0 32(_arch((((i 51))((i 35))((i 14))((i 2))((i 0)))(((i 49))((i 30))((i 14))((i 2))((i 0)))(((i 47))((i 32))((i 13))((i 2))((i 0)))(((i 46))((i 31))((i 15))((i 2))((i 0)))(((i 50))((i 36))((i 14))((i 2))((i 0)))(((i 54))((i 39))((i 17))((i 4))((i 0)))(((i 46))((i 34))((i 14))((i 3))((i 0)))(((i 50))((i 34))((i 15))((i 2))((i 0)))(((i 44))((i 29))((i 14))((i 2))((i 0)))(((i 49))((i 31))((i 15))((i 1))((i 0)))(((i 54))((i 37))((i 15))((i 2))((i 0)))(((i 48))((i 34))((i 16))((i 2))((i 0)))(((i 48))((i 30))((i 14))((i 1))((i 0)))(((i 43))((i 30))((i 11))((i 1))((i 0)))(((i 58))((i 40))((i 12))((i 2))((i 0)))(((i 57))((i 44))((i 15))((i 4))((i 0)))(((i 54))((i 39))((i 13))((i 4))((i 0)))(((i 51))((i 35))((i 14))((i 3))((i 0)))(((i 57))((i 38))((i 17))((i 3))((i 0)))(((i 51))((i 38))((i 15))((i 3))((i 0)))(((i 54))((i 34))((i 17))((i 2))((i 0)))(((i 51))((i 37))((i 15))((i 4))((i 0)))(((i 46))((i 36))((i 10))((i 2))((i 0)))(((i 51))((i 33))((i 17))((i 5))((i 0)))(((i 48))((i 34))((i 19))((i 2))((i 0)))(((i 50))((i 30))((i 16))((i 2))((i 0)))(((i 50))((i 34))((i 16))((i 4))((i 0)))(((i 52))((i 35))((i 15))((i 2))((i 0)))(((i 52))((i 34))((i 14))((i 2))((i 0)))(((i 47))((i 32))((i 16))((i 2))((i 0)))(((i 48))((i 31))((i 16))((i 2))((i 0)))(((i 54))((i 34))((i 15))((i 4))((i 0)))(((i 52))((i 41))((i 15))((i 1))((i 0)))(((i 55))((i 42))((i 14))((i 2))((i 0)))(((i 49))((i 31))((i 15))((i 2))((i 0)))(((i 50))((i 32))((i 12))((i 2))((i 0)))(((i 55))((i 35))((i 13))((i 2))((i 0)))(((i 49))((i 36))((i 14))((i 1))((i 0)))(((i 44))((i 30))((i 13))((i 2))((i 0)))(((i 51))((i 34))((i 15))((i 2))((i 0)))))))
		(_sig(_int SimulationActive -5 0 75(_arch(_uni((i 1))))))
		(_type(_int intarr5 0 76(_array -6((_to i 1 i 5)))))
		(_sig(_int result 2 0 77(_arch(_uni))))
		(_cnst(_int correct1 2 0 79(_arch(((i 1))((i 2))((i 2))((i 2))((i 3))))))
		(_cnst(_int correct2 2 0 80(_arch(((i 46))((i 47))((i 47))((i 47))((i 48))))))
		(_prcs
			(line__95(_arch 0 0 95(_prcs(_simple)(_trgt(6))(_sens(3))(_mon))))
			(line__104(_arch 1 0 104(_prcs(_wait_for)(_trgt(0))(_read(5)))))
			(line__115(_arch 2 0 115(_prcs(_wait_for)(_trgt(1)(2)(5))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extfinalproject.Common.DataSlice(1 DataSlice)))
		(_type(_ext ~extfinalproject.Common.DataAttributes(1 DataAttributes)))
		(_type(_ext ~extfinalproject.Common.~UNSIGNED{7~downto~0}~15(1 ~UNSIGNED{7~downto~0}~15)))
		(_type(_ext ~extstd.standard.BOOLEAN(2 BOOLEAN)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED(3 UNRESOLVED_UNSIGNED)))
	)
	(_split (6)
	)
	(_use(ieee(std_logic_1164))(.(Common))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(72 30 58 16 2)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000042 55 416 0 testbench_for_knn_class
(_configuration VHDL (testbench_for_knn_class 0 132 (knn_class_tb))
	(_version ve4)
	(_time 1619790256189 2021.04.30 09:44:16)
	(_source(\../src/TestBench/knn_class_TB.vhd\))
	(_parameters dbg tan)
	(_code 535c565055050444575241090755065550555b5605)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . knn_class arch
			)
		)
	)
	(_use(std(standard))(.(Common))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
)
I 000056 55 4047          1619790327482 TB_ARCHITECTURE
(_unit VHDL(knn_class_tb 0 9(tb_architecture 0 12))
	(_version ve4)
	(_time 1619790327483 2021.04.30 09:45:27)
	(_source(\../src/TestBench/knn_class_TB.vhd\))
	(_parameters dbg tan)
	(_code c5ca90909592c4d09bc2d69fc7c3c4c2c6c2c6c093)
	(_coverage d)
	(_ent
		(_time 1619790256173)
	)
	(_comp
		(knn_class
			(_object
				(_port(_int CLK -1 0 16(_ent (_in))))
				(_port(_int TrainingData -2 0 17(_ent (_in))))
				(_port(_int TestData -3 0 18(_ent (_in))))
				(_port(_int min_dists 0 0 19(_ent (_out))))
				(_port(_int done -1 0 20(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 84(_comp knn_class)
		(_port
			((CLK)(CLK))
			((TrainingData)(TrainingData))
			((TestData)(TestData))
			((min_dists)(min_dists))
			((done)(done))
		)
		(_use(_ent . knn_class)
		)
	)
	(_object
		(_type(_int ~distarr{1~to~5}~13 0 19(_array -4((_to i 1 i 5)))))
		(_sig(_int CLK -1 0 24(_arch(_uni))))
		(_sig(_int TrainingData -2 0 25(_arch(_uni))))
		(_sig(_int TestData -3 0 26(_arch(_uni(((i 50))((i 35))((i 13))((i 3))((i 0)))))))
		(_type(_int ~distarr{1~to~5}~132 0 28(_array -4((_to i 1 i 5)))))
		(_sig(_int min_dists 1 0 28(_arch(_uni))))
		(_sig(_int done -1 0 29(_arch(_uni))))
		(_cnst(_int Data -2 0 32(_arch((((i 51))((i 35))((i 14))((i 2))((i 0)))(((i 49))((i 30))((i 14))((i 2))((i 0)))(((i 47))((i 32))((i 13))((i 2))((i 0)))(((i 46))((i 31))((i 15))((i 2))((i 0)))(((i 50))((i 36))((i 14))((i 2))((i 0)))(((i 54))((i 39))((i 17))((i 4))((i 0)))(((i 46))((i 34))((i 14))((i 3))((i 0)))(((i 50))((i 34))((i 15))((i 2))((i 0)))(((i 44))((i 29))((i 14))((i 2))((i 0)))(((i 49))((i 31))((i 15))((i 1))((i 0)))(((i 54))((i 37))((i 15))((i 2))((i 0)))(((i 48))((i 34))((i 16))((i 2))((i 0)))(((i 48))((i 30))((i 14))((i 1))((i 0)))(((i 43))((i 30))((i 11))((i 1))((i 0)))(((i 58))((i 40))((i 12))((i 2))((i 0)))(((i 57))((i 44))((i 15))((i 4))((i 0)))(((i 54))((i 39))((i 13))((i 4))((i 0)))(((i 51))((i 35))((i 14))((i 3))((i 0)))(((i 57))((i 38))((i 17))((i 3))((i 0)))(((i 51))((i 38))((i 15))((i 3))((i 0)))(((i 54))((i 34))((i 17))((i 2))((i 0)))(((i 51))((i 37))((i 15))((i 4))((i 0)))(((i 46))((i 36))((i 10))((i 2))((i 0)))(((i 51))((i 33))((i 17))((i 5))((i 0)))(((i 48))((i 34))((i 19))((i 2))((i 0)))(((i 50))((i 30))((i 16))((i 2))((i 0)))(((i 50))((i 34))((i 16))((i 4))((i 0)))(((i 52))((i 35))((i 15))((i 2))((i 0)))(((i 52))((i 34))((i 14))((i 2))((i 0)))(((i 47))((i 32))((i 16))((i 2))((i 0)))(((i 48))((i 31))((i 16))((i 2))((i 0)))(((i 54))((i 34))((i 15))((i 4))((i 0)))(((i 52))((i 41))((i 15))((i 1))((i 0)))(((i 55))((i 42))((i 14))((i 2))((i 0)))(((i 49))((i 31))((i 15))((i 2))((i 0)))(((i 50))((i 32))((i 12))((i 2))((i 0)))(((i 55))((i 35))((i 13))((i 2))((i 0)))(((i 49))((i 36))((i 14))((i 1))((i 0)))(((i 44))((i 30))((i 13))((i 2))((i 0)))(((i 51))((i 34))((i 15))((i 2))((i 0)))))))
		(_sig(_int SimulationActive -5 0 75(_arch(_uni((i 1))))))
		(_type(_int intarr5 0 76(_array -6((_to i 1 i 5)))))
		(_sig(_int result 2 0 77(_arch(_uni))))
		(_cnst(_int correct1 2 0 79(_arch(((i 1))((i 2))((i 2))((i 2))((i 3))))))
		(_cnst(_int correct2 2 0 80(_arch(((i 46))((i 47))((i 47))((i 47))((i 48))))))
		(_prcs
			(line__95(_arch 0 0 95(_prcs(_simple)(_trgt(6))(_sens(3))(_mon))))
			(line__104(_arch 1 0 104(_prcs(_wait_for)(_trgt(0))(_read(5)))))
			(line__115(_arch 2 0 115(_prcs(_wait_for)(_trgt(1)(2)(5))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extfinalproject.Common.DataSlice(1 DataSlice)))
		(_type(_ext ~extfinalproject.Common.DataAttributes(1 DataAttributes)))
		(_type(_ext ~extfinalproject.Common.~UNSIGNED{7~downto~0}~15(1 ~UNSIGNED{7~downto~0}~15)))
		(_type(_ext ~extstd.standard.BOOLEAN(2 BOOLEAN)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED(3 UNRESOLVED_UNSIGNED)))
	)
	(_split (6)
	)
	(_use(ieee(std_logic_1164))(.(Common))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(72 30 58 16 2)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000042 55 416 0 testbench_for_knn_class
(_configuration VHDL (testbench_for_knn_class 0 132 (knn_class_tb))
	(_version ve4)
	(_time 1619790327486 2021.04.30 09:45:27)
	(_source(\../src/TestBench/knn_class_TB.vhd\))
	(_parameters dbg tan)
	(_code d4dad786d58283c3d0d5c68e80d281d2d7d2dcd182)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . knn_class arch
			)
		)
	)
	(_use(std(standard))(.(Common))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
)
I 000045 55 2722          1619790349565 arch
(_unit VHDL(euclideandistance 0 6(arch 0 15))
	(_version ve4)
	(_time 1619790349566 2021.04.30 09:45:49)
	(_source(\../src/EuclideanDistance.vhd\))
	(_parameters dbg tan)
	(_code 124142141545450442110b48471417141314471416)
	(_coverage d)
	(_ent
		(_time 1619790240518)
	)
	(_comp
		(sqrt
			(_object
				(_port(_int clk -1 0 18(_ent (_in))))
				(_port(_int radical 1 0 19(_ent (_in))))
				(_port(_int q 2 0 20(_ent (_out))))
				(_port(_int remainder 3 0 21(_ent (_out))))
			)
		)
	)
	(_inst u0 0 30(_comp sqrt)
		(_port
			((clk)(CLK))
			((radical)(EuclidRadical))
			((q)(EuclidDistance))
			((remainder)(SqrtRemainder))
		)
		(_use(_ent . sqrt)
		)
	)
	(_generate FourDimensionEC 0 38(_for 7 )
		(_object
			(_cnst(_int i 7 0 38(_arch)))
			(_prcs
				(line__39(_arch 0 0 39(_assignment(_trgt(4(_object 1)))(_sens(1(_object 1))(2(_object 1)))(_read(1(_object 1))(2(_object 1))))))
			)
		)
	)
	(_object
		(_port(_int CLK -1 0 8(_ent(_in))))
		(_port(_int TrainingData -2 0 9(_ent(_in))))
		(_port(_int TestData -2 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 11(_array -1((_dto i 7 i 0)))))
		(_port(_int Distance 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 19(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 20(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 21(_array -1((_dto i 8 i 0)))))
		(_sig(_int EuclidDistanceArray -2 0 25(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 26(_array -1((_dto i 7 i 0)))))
		(_sig(_int EuclidDistance 4 0 26(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 27(_array -1((_dto i 15 i 0)))))
		(_sig(_int EuclidRadical 5 0 27(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~136 0 28(_array -1((_dto i 8 i 0)))))
		(_sig(_int SqrtRemainder 6 0 28(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~3~13 0 38(_scalar (_to i 0 i 3))))
		(_type(_int ~UNSIGNED{15~downto~0}~13 0 45(_array -1((_dto i 15 i 0)))))
		(_var(_int sum 8 0 45(_prcs 1)))
		(_prcs
			(line__42(_arch 1 0 42(_assignment(_alias((Distance)(EuclidDistance)))(_trgt(3))(_sens(5)))))
			(line__44(_arch 2 0 44(_prcs(_simple)(_trgt(6))(_sens(0))(_mon)(_read(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extfinalproject.Common.DataAttributes(1 DataAttributes)))
		(_type(_ext ~extstd.standard.NATURAL(2 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(.(Common))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . arch 3 -1)
)
I 000045 55 3028          1619790354151 arch
(_unit VHDL(knn_class 0 6(arch 0 16))
	(_version ve4)
	(_time 1619790354152 2021.04.30 09:45:54)
	(_source(\../src/knn_class.vhd\))
	(_parameters dbg tan)
	(_code f4a4f0a4a5a3f5e1a1a0e7aef6f2f5f3f7f3f7f2a6)
	(_coverage d)
	(_ent
		(_time 1619790354149)
	)
	(_comp
		(EuclideanDistance
			(_object
				(_port(_int CLK -1 0 20(_ent (_in))))
				(_port(_int TrainingData -3 0 21(_ent (_in))))
				(_port(_int TestData -3 0 22(_ent (_in))))
				(_port(_int Distance 1 0 23(_ent (_out))))
			)
		)
	)
	(_generate knn 0 35(_for 5 )
		(_inst e 0 36(_comp EuclideanDistance)
			(_port
				((CLK)(CLK))
				((TrainingData)(TrainingData(_object 1)))
				((TestData)(TestData))
				((Distance)(dist_std(_object 1)))
			)
			(_use(_ent . EuclideanDistance)
			)
		)
		(_object
			(_cnst(_int i 5 0 35(_arch)))
			(_prcs
				(line__38(_arch 0 0 38(_assignment(_trgt(6(_object 1)))(_sens(5(_object 1)))(_read(5(_object 1))))))
			)
		)
	)
	(_generate d1 0 42(_for 6 )
		(_object
			(_cnst(_int j 6 0 42(_arch)))
			(_prcs
				(line__43(_arch 1 0 43(_prcs(_simple)(_trgt(6(_index 4))(6(_object 2))(7(_object 2))(7(_object 2)))(_sens(0))(_mon)(_read(6(_object 2))(6(_index 5))(6(_index 6))(6(_object 2))))))
			)
		)
	)
	(_object
		(_port(_int CLK -1 0 8(_ent(_in)(_event))))
		(_port(_int TrainingData -2 0 9(_ent(_in))))
		(_port(_int TestData -3 0 10(_ent(_in))))
		(_type(_int ~distarr{1~to~5}~12 0 11(_array -4((_to i 1 i 5)))))
		(_port(_int min_dists 0 0 11(_ent(_out))))
		(_port(_int done -1 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 23(_array -1((_dto i 7 i 0)))))
		(_sig(_int dist_std -5 0 27(_arch(_uni))))
		(_type(_int ~distarr{1~to~40}~13 0 28(_array -4((_to i 1 i 40)))))
		(_sig(_int dist_un 2 0 28(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~to~39}~13 0 29(_array -1((_to i 1 i 39)))))
		(_sig(_int comp 3 0 29(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~to~39}~132 0 30(_array -1((_to i 1 i 39)))))
		(_cnst(_int done_const 4 0 30(_arch((_others(i 3))))))
		(_type(_int ~INTEGER~range~1~to~40~13 0 35(_scalar (_to i 1 i 40))))
		(_type(_int ~INTEGER~range~1~to~39~13 0 42(_scalar (_to i 1 i 39))))
		(_prcs
			(line__57(_arch 2 0 57(_assignment(_alias((min_dists)(dist_un(t_1_5))))(_trgt(3))(_sens(6(t_1_5))))))
			(line__58(_arch 3 0 58(_assignment(_trgt(4))(_sens(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extfinalproject.Common.DataSlice(1 DataSlice)))
		(_type(_ext ~extfinalproject.Common.DataAttributes(1 DataAttributes)))
		(_type(_ext ~extfinalproject.Common.~UNSIGNED{7~downto~0}~15(1 ~UNSIGNED{7~downto~0}~15)))
		(_type(_ext ~extfinalproject.Common.std_array(1 std_array)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(3 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(.(Common))(ieee(NUMERIC_STD))(std(standard)))
	(_model . arch 7 -1)
)
I 000056 55 4047          1619790358564 TB_ARCHITECTURE
(_unit VHDL(knn_class_tb 0 9(tb_architecture 0 12))
	(_version ve4)
	(_time 1619790358565 2021.04.30 09:45:58)
	(_source(\../src/TestBench/knn_class_TB.vhd\))
	(_parameters dbg tan)
	(_code 3a3d693f3e6d3b2f643d2960383c3b3d393d393f6c)
	(_coverage d)
	(_ent
		(_time 1619790256173)
	)
	(_comp
		(knn_class
			(_object
				(_port(_int CLK -1 0 16(_ent (_in))))
				(_port(_int TrainingData -2 0 17(_ent (_in))))
				(_port(_int TestData -3 0 18(_ent (_in))))
				(_port(_int min_dists 0 0 19(_ent (_out))))
				(_port(_int done -1 0 20(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 84(_comp knn_class)
		(_port
			((CLK)(CLK))
			((TrainingData)(TrainingData))
			((TestData)(TestData))
			((min_dists)(min_dists))
			((done)(done))
		)
		(_use(_ent . knn_class)
		)
	)
	(_object
		(_type(_int ~distarr{1~to~5}~13 0 19(_array -4((_to i 1 i 5)))))
		(_sig(_int CLK -1 0 24(_arch(_uni))))
		(_sig(_int TrainingData -2 0 25(_arch(_uni))))
		(_sig(_int TestData -3 0 26(_arch(_uni(((i 50))((i 35))((i 13))((i 3))((i 0)))))))
		(_type(_int ~distarr{1~to~5}~132 0 28(_array -4((_to i 1 i 5)))))
		(_sig(_int min_dists 1 0 28(_arch(_uni))))
		(_sig(_int done -1 0 29(_arch(_uni))))
		(_cnst(_int Data -2 0 32(_arch((((i 51))((i 35))((i 14))((i 2))((i 0)))(((i 49))((i 30))((i 14))((i 2))((i 0)))(((i 47))((i 32))((i 13))((i 2))((i 0)))(((i 46))((i 31))((i 15))((i 2))((i 0)))(((i 50))((i 36))((i 14))((i 2))((i 0)))(((i 54))((i 39))((i 17))((i 4))((i 0)))(((i 46))((i 34))((i 14))((i 3))((i 0)))(((i 50))((i 34))((i 15))((i 2))((i 0)))(((i 44))((i 29))((i 14))((i 2))((i 0)))(((i 49))((i 31))((i 15))((i 1))((i 0)))(((i 54))((i 37))((i 15))((i 2))((i 0)))(((i 48))((i 34))((i 16))((i 2))((i 0)))(((i 48))((i 30))((i 14))((i 1))((i 0)))(((i 43))((i 30))((i 11))((i 1))((i 0)))(((i 58))((i 40))((i 12))((i 2))((i 0)))(((i 57))((i 44))((i 15))((i 4))((i 0)))(((i 54))((i 39))((i 13))((i 4))((i 0)))(((i 51))((i 35))((i 14))((i 3))((i 0)))(((i 57))((i 38))((i 17))((i 3))((i 0)))(((i 51))((i 38))((i 15))((i 3))((i 0)))(((i 54))((i 34))((i 17))((i 2))((i 0)))(((i 51))((i 37))((i 15))((i 4))((i 0)))(((i 46))((i 36))((i 10))((i 2))((i 0)))(((i 51))((i 33))((i 17))((i 5))((i 0)))(((i 48))((i 34))((i 19))((i 2))((i 0)))(((i 50))((i 30))((i 16))((i 2))((i 0)))(((i 50))((i 34))((i 16))((i 4))((i 0)))(((i 52))((i 35))((i 15))((i 2))((i 0)))(((i 52))((i 34))((i 14))((i 2))((i 0)))(((i 47))((i 32))((i 16))((i 2))((i 0)))(((i 48))((i 31))((i 16))((i 2))((i 0)))(((i 54))((i 34))((i 15))((i 4))((i 0)))(((i 52))((i 41))((i 15))((i 1))((i 0)))(((i 55))((i 42))((i 14))((i 2))((i 0)))(((i 49))((i 31))((i 15))((i 2))((i 0)))(((i 50))((i 32))((i 12))((i 2))((i 0)))(((i 55))((i 35))((i 13))((i 2))((i 0)))(((i 49))((i 36))((i 14))((i 1))((i 0)))(((i 44))((i 30))((i 13))((i 2))((i 0)))(((i 51))((i 34))((i 15))((i 2))((i 0)))))))
		(_sig(_int SimulationActive -5 0 75(_arch(_uni((i 1))))))
		(_type(_int intarr5 0 76(_array -6((_to i 1 i 5)))))
		(_sig(_int result 2 0 77(_arch(_uni))))
		(_cnst(_int correct1 2 0 79(_arch(((i 1))((i 2))((i 2))((i 2))((i 3))))))
		(_cnst(_int correct2 2 0 80(_arch(((i 46))((i 47))((i 47))((i 47))((i 48))))))
		(_prcs
			(line__95(_arch 0 0 95(_prcs(_simple)(_trgt(6))(_sens(3))(_mon))))
			(line__104(_arch 1 0 104(_prcs(_wait_for)(_trgt(0))(_read(5)))))
			(line__115(_arch 2 0 115(_prcs(_wait_for)(_trgt(1)(2)(5))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extfinalproject.Common.DataSlice(1 DataSlice)))
		(_type(_ext ~extfinalproject.Common.DataAttributes(1 DataAttributes)))
		(_type(_ext ~extfinalproject.Common.~UNSIGNED{7~downto~0}~15(1 ~UNSIGNED{7~downto~0}~15)))
		(_type(_ext ~extstd.standard.BOOLEAN(2 BOOLEAN)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED(3 UNRESOLVED_UNSIGNED)))
	)
	(_split (6)
	)
	(_use(ieee(std_logic_1164))(.(Common))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(72 30 58 16 2)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000042 55 416 0 testbench_for_knn_class
(_configuration VHDL (testbench_for_knn_class 0 132 (knn_class_tb))
	(_version ve4)
	(_time 1619790358568 2021.04.30 09:45:58)
	(_source(\../src/TestBench/knn_class_TB.vhd\))
	(_parameters dbg tan)
	(_code 3a3c3f3f6e6c6d2d3e3b28606e3c6f3c393c323f6c)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . knn_class arch
			)
		)
	)
	(_use(std(standard))(.(Common))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
)
I 000045 55 3553          1619793102440 arch
(_unit VHDL(knn_class 0 6(arch 0 17))
	(_version ve4)
	(_time 1619793102441 2021.04.30 10:31:42)
	(_source(\../src/knn_class.vhd\))
	(_parameters dbg tan)
	(_code 7d2e797c7c2a7c682d726e277f7b7c7a7e7a7e7b2f)
	(_coverage d)
	(_ent
		(_time 1619792953091)
	)
	(_comp
		(EuclideanDistance
			(_object
				(_port(_int CLK -1 0 21(_ent (_in))))
				(_port(_int TrainingData -3 0 22(_ent (_in))))
				(_port(_int TestData -3 0 23(_ent (_in))))
				(_port(_int Distance 1 0 24(_ent (_out))))
			)
		)
	)
	(_generate knn 0 37(_for 7 )
		(_inst e 0 38(_comp EuclideanDistance)
			(_port
				((CLK)(CLK))
				((TrainingData)(TrainingData(_object 1)))
				((TestData)(TestData))
				((Distance)(dist_std(_object 1)))
			)
			(_use(_ent . EuclideanDistance)
			)
		)
		(_object
			(_cnst(_int i 7 0 37(_arch)))
		)
	)
	(_generate d1 0 67(_for 8 )
		(_object
			(_cnst(_int j 8 0 67(_arch)))
			(_prcs
				(line__68(_arch 1 0 68(_prcs(_simple)(_trgt(7(_index 4))(7(_index 5))(7(_index 6))(7(_index 7))(7(_index 8))(7(_object 2))(8(_index 9))(8(_index 10))(8(_object 2))(8(_object 2))(8(_index 11))(8(_object 2)))(_sens(0)(3))(_mon)(_read(6(_index 12))(6(_object 2))(7(_index 13))(7(_index 14))(7(_index 15))(7(_index 16))(7(_index 17))(7(_index 18))(7(_index 19))(7(_index 20))(9)))))
			)
		)
	)
	(_object
		(_port(_int CLK -1 0 8(_ent(_in)(_event))))
		(_port(_int TrainingData -2 0 9(_ent(_in))))
		(_port(_int TestData -3 0 10(_ent(_in))))
		(_port(_int rst -1 0 11(_ent(_in))))
		(_type(_int ~distarr{1~to~5}~12 0 12(_array -4((_to i 1 i 5)))))
		(_port(_int min_dists 0 0 12(_ent(_out))))
		(_port(_int done -1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 24(_array -1((_dto i 7 i 0)))))
		(_sig(_int dist_std -5 0 28(_arch(_uni))))
		(_type(_int ~distarr{1~to~40}~13 0 29(_array -4((_to i 1 i 40)))))
		(_sig(_int dist_un 2 0 29(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~to~40}~13 0 30(_array -1((_to i 1 i 40)))))
		(_sig(_int comp 3 0 30(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~to~40}~133 0 31(_array -1((_to i 1 i 40)))))
		(_cnst(_int done_const 4 0 31(_arch((_others(i 3))))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 32(_array -1((_dto i 1 i 0)))))
		(_sig(_int switch 5 0 32(_arch(_uni(_string \"00"\)))))
		(_type(_int ~INTEGER~range~0~to~10~13 0 33(_scalar (_to i 0 i 10))))
		(_sig(_int count 6 0 33(_arch(_uni((i 10))))))
		(_type(_int ~INTEGER~range~1~to~40~13 0 37(_scalar (_to i 1 i 40))))
		(_type(_int ~INTEGER~range~1~to~20~13 0 67(_scalar (_to i 1 i 20))))
		(_prcs
			(line__42(_arch 0 0 42(_prcs(_simple)(_trgt(9(0))(9(1))(9)(10))(_sens(0)(3))(_read(9)(10)))))
			(line__103(_arch 2 0 103(_assignment(_alias((min_dists)(dist_un(t_1_5))))(_trgt(4))(_sens(7(t_1_5))))))
			(line__104(_arch 3 0 104(_assignment(_trgt(5))(_sens(8)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extfinalproject.Common.DataSlice(1 DataSlice)))
		(_type(_ext ~extfinalproject.Common.DataAttributes(1 DataAttributes)))
		(_type(_ext ~extfinalproject.Common.~UNSIGNED{7~downto~0}~15(1 ~UNSIGNED{7~downto~0}~15)))
		(_type(_ext ~extfinalproject.Common.std_array(1 std_array)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ~extstd.standard.INTEGER(3 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(.(Common))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(514)
		(2050)
		(515)
	)
	(_model . arch 21 -1)
)
I 000056 55 4151          1619793290853 TB_ARCHITECTURE
(_unit VHDL(knn_class_tb 0 9(tb_architecture 0 12))
	(_version ve4)
	(_time 1619793290854 2021.04.30 10:34:50)
	(_source(\../src/TestBench/knn_class_TB.vhd\))
	(_parameters dbg tan)
	(_code 74217075252375612a23672e767275737773777122)
	(_coverage d)
	(_ent
		(_time 1619790256173)
	)
	(_comp
		(knn_class
			(_object
				(_port(_int CLK -1 0 16(_ent (_in))))
				(_port(_int TrainingData -2 0 17(_ent (_in))))
				(_port(_int TestData -3 0 18(_ent (_in))))
				(_port(_int rst -1 0 19(_ent (_in))))
				(_port(_int min_dists 0 0 20(_ent (_out))))
				(_port(_int done -1 0 21(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 86(_comp knn_class)
		(_port
			((CLK)(CLK))
			((TrainingData)(TrainingData))
			((TestData)(TestData))
			((rst)(rst))
			((min_dists)(min_dists))
			((done)(done))
		)
		(_use(_ent . knn_class)
		)
	)
	(_object
		(_type(_int ~distarr{1~to~5}~13 0 20(_array -4((_to i 1 i 5)))))
		(_sig(_int CLK -1 0 25(_arch(_uni))))
		(_sig(_int TrainingData -2 0 26(_arch(_uni))))
		(_sig(_int TestData -3 0 27(_arch(_uni(((i 50))((i 35))((i 13))((i 3))((i 0)))))))
		(_sig(_int rst -1 0 28(_arch(_uni))))
		(_type(_int ~distarr{1~to~5}~132 0 30(_array -4((_to i 1 i 5)))))
		(_sig(_int min_dists 1 0 30(_arch(_uni))))
		(_sig(_int done -1 0 31(_arch(_uni))))
		(_cnst(_int Data -2 0 34(_arch((((i 51))((i 35))((i 14))((i 2))((i 0)))(((i 49))((i 30))((i 14))((i 2))((i 0)))(((i 47))((i 32))((i 13))((i 2))((i 0)))(((i 46))((i 31))((i 15))((i 2))((i 0)))(((i 50))((i 36))((i 14))((i 2))((i 0)))(((i 54))((i 39))((i 17))((i 4))((i 0)))(((i 46))((i 34))((i 14))((i 3))((i 0)))(((i 50))((i 34))((i 15))((i 2))((i 0)))(((i 44))((i 29))((i 14))((i 2))((i 0)))(((i 49))((i 31))((i 15))((i 1))((i 0)))(((i 54))((i 37))((i 15))((i 2))((i 0)))(((i 48))((i 34))((i 16))((i 2))((i 0)))(((i 48))((i 30))((i 14))((i 1))((i 0)))(((i 43))((i 30))((i 11))((i 1))((i 0)))(((i 58))((i 40))((i 12))((i 2))((i 0)))(((i 57))((i 44))((i 15))((i 4))((i 0)))(((i 54))((i 39))((i 13))((i 4))((i 0)))(((i 51))((i 35))((i 14))((i 3))((i 0)))(((i 57))((i 38))((i 17))((i 3))((i 0)))(((i 51))((i 38))((i 15))((i 3))((i 0)))(((i 54))((i 34))((i 17))((i 2))((i 0)))(((i 51))((i 37))((i 15))((i 4))((i 0)))(((i 46))((i 36))((i 10))((i 2))((i 0)))(((i 51))((i 33))((i 17))((i 5))((i 0)))(((i 48))((i 34))((i 19))((i 2))((i 0)))(((i 50))((i 30))((i 16))((i 2))((i 0)))(((i 50))((i 34))((i 16))((i 4))((i 0)))(((i 52))((i 35))((i 15))((i 2))((i 0)))(((i 52))((i 34))((i 14))((i 2))((i 0)))(((i 47))((i 32))((i 16))((i 2))((i 0)))(((i 48))((i 31))((i 16))((i 2))((i 0)))(((i 54))((i 34))((i 15))((i 4))((i 0)))(((i 52))((i 41))((i 15))((i 1))((i 0)))(((i 55))((i 42))((i 14))((i 2))((i 0)))(((i 49))((i 31))((i 15))((i 2))((i 0)))(((i 50))((i 32))((i 12))((i 2))((i 0)))(((i 55))((i 35))((i 13))((i 2))((i 0)))(((i 49))((i 36))((i 14))((i 1))((i 0)))(((i 44))((i 30))((i 13))((i 2))((i 0)))(((i 51))((i 34))((i 15))((i 2))((i 0)))))))
		(_sig(_int SimulationActive -5 0 77(_arch(_uni((i 1))))))
		(_type(_int intarr5 0 78(_array -6((_to i 1 i 5)))))
		(_sig(_int result 2 0 79(_arch(_uni))))
		(_cnst(_int correct1 2 0 81(_arch(((i 1))((i 2))((i 2))((i 2))((i 3))))))
		(_cnst(_int correct2 2 0 82(_arch(((i 46))((i 47))((i 47))((i 47))((i 48))))))
		(_prcs
			(line__98(_arch 0 0 98(_prcs(_simple)(_trgt(7))(_sens(4))(_mon))))
			(line__107(_arch 1 0 107(_prcs(_wait_for)(_trgt(0))(_read(6)))))
			(line__118(_arch 2 0 118(_prcs(_wait_for)(_trgt(1)(2)(3)(6))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extfinalproject.Common.DataSlice(1 DataSlice)))
		(_type(_ext ~extfinalproject.Common.DataAttributes(1 DataAttributes)))
		(_type(_ext ~extfinalproject.Common.~UNSIGNED{7~downto~0}~15(1 ~UNSIGNED{7~downto~0}~15)))
		(_type(_ext ~extstd.standard.BOOLEAN(2 BOOLEAN)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED(3 UNRESOLVED_UNSIGNED)))
	)
	(_split (7)
	)
	(_use(ieee(std_logic_1164))(.(Common))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(72 30 58 16 2)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000042 55 416 0 testbench_for_knn_class
(_configuration VHDL (testbench_for_knn_class 0 141 (knn_class_tb))
	(_version ve4)
	(_time 1619793290857 2021.04.30 10:34:50)
	(_source(\../src/TestBench/knn_class_TB.vhd\))
	(_parameters dbg tan)
	(_code 74202675752223637075662e2072217277727c7122)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . knn_class arch
			)
		)
	)
	(_use(std(standard))(.(Common))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
)
I 000045 55 3693          1619793841564 arch
(_unit VHDL(knn_class 0 6(arch 0 17))
	(_version ve4)
	(_time 1619793841565 2021.04.30 10:44:01)
	(_source(\../src/knn_class.vhd\))
	(_parameters dbg tan)
	(_code b2b7e6e6e5e5b3a7e3e1a1e8b0b4b3b5b1b5b1b4e0)
	(_coverage d)
	(_ent
		(_time 1619792953091)
	)
	(_comp
		(EuclideanDistance
			(_object
				(_port(_int CLK -1 0 21(_ent (_in))))
				(_port(_int TrainingData -3 0 22(_ent (_in))))
				(_port(_int TestData -3 0 23(_ent (_in))))
				(_port(_int Distance 1 0 24(_ent (_out))))
			)
		)
	)
	(_generate knn 0 37(_for 7 )
		(_inst e 0 38(_comp EuclideanDistance)
			(_port
				((CLK)(CLK))
				((TrainingData)(TrainingData(_object 1)))
				((TestData)(TestData))
				((Distance)(dist_std(_object 1)))
			)
			(_use(_ent . EuclideanDistance)
			)
		)
		(_object
			(_cnst(_int i 7 0 37(_arch)))
		)
	)
	(_generate d1 0 67(_for 8 )
		(_object
			(_cnst(_int j 8 0 67(_arch)))
			(_prcs
				(line__68(_arch 1 0 68(_prcs(_simple)(_trgt(7(_index 5))(7(_index 6))(7(_index 7))(7(_index 8))(7(_index 9))(7(_object 2))(8(_index 10))(8(_index 11))(8(_object 2))(8(_object 2))(8(_index 12))(8(_object 2)))(_sens(0)(3))(_mon)(_read(6(_index 13))(6(_object 2))(7(_index 14))(7(_index 15))(7(_index 16))(7(_index 17))(7(_index 18))(7(_index 19))(7(_index 20))(7(_index 21))(9)))))
			)
		)
	)
	(_object
		(_port(_int CLK -1 0 8(_ent(_in)(_event))))
		(_port(_int TrainingData -2 0 9(_ent(_in))))
		(_port(_int TestData -3 0 10(_ent(_in))))
		(_port(_int rst -1 0 11(_ent(_in))))
		(_type(_int ~distarr{1~to~5}~12 0 12(_array -4((_to i 1 i 5)))))
		(_port(_int min_dists 0 0 12(_ent(_out))))
		(_port(_int done -1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 24(_array -1((_dto i 7 i 0)))))
		(_sig(_int dist_std -5 0 28(_arch(_uni))))
		(_type(_int ~distarr{1~to~40}~13 0 29(_array -4((_to i 1 i 40)))))
		(_sig(_int dist_un 2 0 29(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~to~39}~13 0 30(_array -1((_to i 1 i 39)))))
		(_sig(_int comp 3 0 30(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~to~39}~132 0 31(_array -1((_to i 1 i 39)))))
		(_cnst(_int done_const 4 0 31(_arch((_others(i 3))))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 32(_array -1((_dto i 1 i 0)))))
		(_sig(_int switch 5 0 32(_arch(_uni(_string \"00"\)))))
		(_type(_int ~INTEGER~range~0~to~10~13 0 33(_scalar (_to i 0 i 10))))
		(_sig(_int count 6 0 33(_arch(_uni((i 10))))))
		(_type(_int ~INTEGER~range~1~to~40~13 0 37(_scalar (_to i 1 i 40))))
		(_type(_int ~INTEGER~range~1~to~19~13 0 67(_scalar (_to i 1 i 19))))
		(_prcs
			(line__42(_arch 0 0 42(_prcs(_simple)(_trgt(9(0))(9(1))(9)(10))(_sens(0)(3))(_read(9)(10)))))
			(line__101(_arch 2 0 101(_prcs(_simple)(_trgt(7(39))(7(40))(7(20))(8(20)))(_sens(0)(3))(_mon)(_read(6(40))(6(20))(7(40))(7(39))(9)))))
			(line__124(_arch 3 0 124(_assignment(_alias((min_dists)(dist_un(t_1_5))))(_trgt(4))(_sens(7(t_1_5))))))
			(line__125(_arch 4 0 125(_assignment(_trgt(5))(_sens(8)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extfinalproject.Common.DataSlice(1 DataSlice)))
		(_type(_ext ~extfinalproject.Common.DataAttributes(1 DataAttributes)))
		(_type(_ext ~extfinalproject.Common.~UNSIGNED{7~downto~0}~15(1 ~UNSIGNED{7~downto~0}~15)))
		(_type(_ext ~extfinalproject.Common.std_array(1 std_array)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ~extstd.standard.INTEGER(3 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(.(Common))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(514)
		(2050)
		(515)
	)
	(_model . arch 22 -1)
)
I 000056 55 4151          1619793846383 TB_ARCHITECTURE
(_unit VHDL(knn_class_tb 0 9(tb_architecture 0 12))
	(_version ve4)
	(_time 1619793846384 2021.04.30 10:44:06)
	(_source(\../src/TestBench/knn_class_TB.vhd\))
	(_parameters dbg tan)
	(_code 7f7d247e7c287e6a21286c257d797e787c787c7a29)
	(_coverage d)
	(_ent
		(_time 1619790256173)
	)
	(_comp
		(knn_class
			(_object
				(_port(_int CLK -1 0 16(_ent (_in))))
				(_port(_int TrainingData -2 0 17(_ent (_in))))
				(_port(_int TestData -3 0 18(_ent (_in))))
				(_port(_int rst -1 0 19(_ent (_in))))
				(_port(_int min_dists 0 0 20(_ent (_out))))
				(_port(_int done -1 0 21(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 86(_comp knn_class)
		(_port
			((CLK)(CLK))
			((TrainingData)(TrainingData))
			((TestData)(TestData))
			((rst)(rst))
			((min_dists)(min_dists))
			((done)(done))
		)
		(_use(_ent . knn_class)
		)
	)
	(_object
		(_type(_int ~distarr{1~to~5}~13 0 20(_array -4((_to i 1 i 5)))))
		(_sig(_int CLK -1 0 25(_arch(_uni))))
		(_sig(_int TrainingData -2 0 26(_arch(_uni))))
		(_sig(_int TestData -3 0 27(_arch(_uni(((i 50))((i 35))((i 13))((i 3))((i 0)))))))
		(_sig(_int rst -1 0 28(_arch(_uni))))
		(_type(_int ~distarr{1~to~5}~132 0 30(_array -4((_to i 1 i 5)))))
		(_sig(_int min_dists 1 0 30(_arch(_uni))))
		(_sig(_int done -1 0 31(_arch(_uni))))
		(_cnst(_int Data -2 0 34(_arch((((i 51))((i 35))((i 14))((i 2))((i 0)))(((i 49))((i 30))((i 14))((i 2))((i 0)))(((i 47))((i 32))((i 13))((i 2))((i 0)))(((i 46))((i 31))((i 15))((i 2))((i 0)))(((i 50))((i 36))((i 14))((i 2))((i 0)))(((i 54))((i 39))((i 17))((i 4))((i 0)))(((i 46))((i 34))((i 14))((i 3))((i 0)))(((i 50))((i 34))((i 15))((i 2))((i 0)))(((i 44))((i 29))((i 14))((i 2))((i 0)))(((i 49))((i 31))((i 15))((i 1))((i 0)))(((i 54))((i 37))((i 15))((i 2))((i 0)))(((i 48))((i 34))((i 16))((i 2))((i 0)))(((i 48))((i 30))((i 14))((i 1))((i 0)))(((i 43))((i 30))((i 11))((i 1))((i 0)))(((i 58))((i 40))((i 12))((i 2))((i 0)))(((i 57))((i 44))((i 15))((i 4))((i 0)))(((i 54))((i 39))((i 13))((i 4))((i 0)))(((i 51))((i 35))((i 14))((i 3))((i 0)))(((i 57))((i 38))((i 17))((i 3))((i 0)))(((i 51))((i 38))((i 15))((i 3))((i 0)))(((i 54))((i 34))((i 17))((i 2))((i 0)))(((i 51))((i 37))((i 15))((i 4))((i 0)))(((i 46))((i 36))((i 10))((i 2))((i 0)))(((i 51))((i 33))((i 17))((i 5))((i 0)))(((i 48))((i 34))((i 19))((i 2))((i 0)))(((i 50))((i 30))((i 16))((i 2))((i 0)))(((i 50))((i 34))((i 16))((i 4))((i 0)))(((i 52))((i 35))((i 15))((i 2))((i 0)))(((i 52))((i 34))((i 14))((i 2))((i 0)))(((i 47))((i 32))((i 16))((i 2))((i 0)))(((i 48))((i 31))((i 16))((i 2))((i 0)))(((i 54))((i 34))((i 15))((i 4))((i 0)))(((i 52))((i 41))((i 15))((i 1))((i 0)))(((i 55))((i 42))((i 14))((i 2))((i 0)))(((i 49))((i 31))((i 15))((i 2))((i 0)))(((i 50))((i 32))((i 12))((i 2))((i 0)))(((i 55))((i 35))((i 13))((i 2))((i 0)))(((i 49))((i 36))((i 14))((i 1))((i 0)))(((i 44))((i 30))((i 13))((i 2))((i 0)))(((i 51))((i 34))((i 15))((i 2))((i 0)))))))
		(_sig(_int SimulationActive -5 0 77(_arch(_uni((i 1))))))
		(_type(_int intarr5 0 78(_array -6((_to i 1 i 5)))))
		(_sig(_int result 2 0 79(_arch(_uni))))
		(_cnst(_int correct1 2 0 81(_arch(((i 1))((i 2))((i 2))((i 2))((i 3))))))
		(_cnst(_int correct2 2 0 82(_arch(((i 46))((i 47))((i 47))((i 47))((i 48))))))
		(_prcs
			(line__98(_arch 0 0 98(_prcs(_simple)(_trgt(7))(_sens(4))(_mon))))
			(line__107(_arch 1 0 107(_prcs(_wait_for)(_trgt(0))(_read(6)))))
			(line__118(_arch 2 0 118(_prcs(_wait_for)(_trgt(1)(2)(3)(6))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extfinalproject.Common.DataSlice(1 DataSlice)))
		(_type(_ext ~extfinalproject.Common.DataAttributes(1 DataAttributes)))
		(_type(_ext ~extfinalproject.Common.~UNSIGNED{7~downto~0}~15(1 ~UNSIGNED{7~downto~0}~15)))
		(_type(_ext ~extstd.standard.BOOLEAN(2 BOOLEAN)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED(3 UNRESOLVED_UNSIGNED)))
	)
	(_split (7)
	)
	(_use(ieee(std_logic_1164))(.(Common))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(72 30 58 16 2)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000042 55 416 0 testbench_for_knn_class
(_configuration VHDL (testbench_for_knn_class 0 141 (knn_class_tb))
	(_version ve4)
	(_time 1619793846387 2021.04.30 10:44:06)
	(_source(\../src/TestBench/knn_class_TB.vhd\))
	(_parameters dbg tan)
	(_code 7f7c727e2c2928687b7e6d252b792a797c79777a29)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . knn_class arch
			)
		)
	)
	(_use(std(standard))(.(Common))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
)
I 000045 55 3693          1619794706031 arch
(_unit VHDL(knn_class 0 6(arch 0 17))
	(_version ve4)
	(_time 1619794706032 2021.04.30 10:58:26)
	(_source(\../src/knn_class.vhd\))
	(_parameters dbg tan)
	(_code 8787d289d5d08692d6d494dd8581868084808481d5)
	(_coverage d)
	(_ent
		(_time 1619792953091)
	)
	(_comp
		(EuclideanDistance
			(_object
				(_port(_int CLK -1 0 21(_ent (_in))))
				(_port(_int TrainingData -3 0 22(_ent (_in))))
				(_port(_int TestData -3 0 23(_ent (_in))))
				(_port(_int Distance 1 0 24(_ent (_out))))
			)
		)
	)
	(_generate knn 0 37(_for 7 )
		(_inst e 0 38(_comp EuclideanDistance)
			(_port
				((CLK)(CLK))
				((TrainingData)(TrainingData(_object 1)))
				((TestData)(TestData))
				((Distance)(dist_std(_object 1)))
			)
			(_use(_ent . EuclideanDistance)
			)
		)
		(_object
			(_cnst(_int i 7 0 37(_arch)))
		)
	)
	(_generate d1 0 67(_for 8 )
		(_object
			(_cnst(_int j 8 0 67(_arch)))
			(_prcs
				(line__68(_arch 1 0 68(_prcs(_simple)(_trgt(7(_index 5))(7(_index 6))(7(_index 7))(7(_index 8))(7(_index 9))(7(_object 2))(8(_index 10))(8(_index 11))(8(_object 2))(8(_object 2))(8(_index 12))(8(_object 2)))(_sens(0)(3))(_mon)(_read(6(_index 13))(6(_object 2))(7(_index 14))(7(_index 15))(7(_index 16))(7(_index 17))(7(_index 18))(7(_index 19))(7(_index 20))(7(_index 21))(9)))))
			)
		)
	)
	(_object
		(_port(_int CLK -1 0 8(_ent(_in)(_event))))
		(_port(_int TrainingData -2 0 9(_ent(_in))))
		(_port(_int TestData -3 0 10(_ent(_in))))
		(_port(_int rst -1 0 11(_ent(_in))))
		(_type(_int ~distarr{1~to~5}~12 0 12(_array -4((_to i 1 i 5)))))
		(_port(_int min_dists 0 0 12(_ent(_out))))
		(_port(_int done -1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 24(_array -1((_dto i 7 i 0)))))
		(_sig(_int dist_std -5 0 28(_arch(_uni))))
		(_type(_int ~distarr{1~to~40}~13 0 29(_array -4((_to i 1 i 40)))))
		(_sig(_int dist_un 2 0 29(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~to~39}~13 0 30(_array -1((_to i 1 i 39)))))
		(_sig(_int comp 3 0 30(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~to~39}~132 0 31(_array -1((_to i 1 i 39)))))
		(_cnst(_int done_const 4 0 31(_arch((_others(i 3))))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 32(_array -1((_dto i 1 i 0)))))
		(_sig(_int switch 5 0 32(_arch(_uni(_string \"00"\)))))
		(_type(_int ~INTEGER~range~0~to~10~13 0 33(_scalar (_to i 0 i 10))))
		(_sig(_int count 6 0 33(_arch(_uni((i 10))))))
		(_type(_int ~INTEGER~range~1~to~40~13 0 37(_scalar (_to i 1 i 40))))
		(_type(_int ~INTEGER~range~1~to~19~13 0 67(_scalar (_to i 1 i 19))))
		(_prcs
			(line__42(_arch 0 0 42(_prcs(_simple)(_trgt(9(0))(9(1))(9)(10))(_sens(0)(3))(_read(9)(10)))))
			(line__101(_arch 2 0 101(_prcs(_simple)(_trgt(7(39))(7(40))(7(20))(8(20)))(_sens(0)(3))(_mon)(_read(6(40))(6(20))(7(40))(7(39))(9)))))
			(line__124(_arch 3 0 124(_assignment(_alias((min_dists)(dist_un(t_1_5))))(_trgt(4))(_sens(7(t_1_5))))))
			(line__125(_arch 4 0 125(_assignment(_trgt(5))(_sens(8)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extfinalproject.Common.DataSlice(1 DataSlice)))
		(_type(_ext ~extfinalproject.Common.DataAttributes(1 DataAttributes)))
		(_type(_ext ~extfinalproject.Common.~UNSIGNED{7~downto~0}~15(1 ~UNSIGNED{7~downto~0}~15)))
		(_type(_ext ~extfinalproject.Common.std_array(1 std_array)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ~extstd.standard.INTEGER(3 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(.(Common))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(514)
		(2050)
		(515)
	)
	(_model . arch 22 -1)
)
I 000045 55 3693          1619795075349 arch
(_unit VHDL(knn_class 0 6(arch 0 17))
	(_version ve4)
	(_time 1619795075350 2021.04.30 11:04:35)
	(_source(\../src/knn_class.vhd\))
	(_parameters dbg tan)
	(_code 282e2b2c757f293d797a3b722a2e292f2b2f2b2e7a)
	(_coverage d)
	(_ent
		(_time 1619792953091)
	)
	(_comp
		(EuclideanDistance
			(_object
				(_port(_int CLK -1 0 21(_ent (_in))))
				(_port(_int TrainingData -3 0 22(_ent (_in))))
				(_port(_int TestData -3 0 23(_ent (_in))))
				(_port(_int Distance 1 0 24(_ent (_out))))
			)
		)
	)
	(_generate knn 0 37(_for 7 )
		(_inst e 0 38(_comp EuclideanDistance)
			(_port
				((CLK)(CLK))
				((TrainingData)(TrainingData(_object 1)))
				((TestData)(TestData))
				((Distance)(dist_std(_object 1)))
			)
			(_use(_ent . EuclideanDistance)
			)
		)
		(_object
			(_cnst(_int i 7 0 37(_arch)))
		)
	)
	(_generate d1 0 66(_for 8 )
		(_object
			(_cnst(_int j 8 0 66(_arch)))
			(_prcs
				(line__67(_arch 1 0 67(_prcs(_simple)(_trgt(7(_index 5))(7(_index 6))(7(_index 7))(7(_index 8))(7(_index 9))(7(_object 2))(8(_index 10))(8(_index 11))(8(_object 2))(8(_object 2))(8(_index 12))(8(_object 2)))(_sens(0)(3))(_mon)(_read(6(_index 13))(6(_object 2))(7(_index 14))(7(_index 15))(7(_index 16))(7(_index 17))(7(_index 18))(7(_index 19))(7(_index 20))(7(_index 21))(9)))))
			)
		)
	)
	(_object
		(_port(_int CLK -1 0 8(_ent(_in)(_event))))
		(_port(_int TrainingData -2 0 9(_ent(_in))))
		(_port(_int TestData -3 0 10(_ent(_in))))
		(_port(_int rst -1 0 11(_ent(_in))))
		(_type(_int ~distarr{1~to~5}~12 0 12(_array -4((_to i 1 i 5)))))
		(_port(_int min_dists 0 0 12(_ent(_out))))
		(_port(_int done -1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 24(_array -1((_dto i 7 i 0)))))
		(_sig(_int dist_std -5 0 28(_arch(_uni))))
		(_type(_int ~distarr{1~to~40}~13 0 29(_array -4((_to i 1 i 40)))))
		(_sig(_int dist_un 2 0 29(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~to~39}~13 0 30(_array -1((_to i 1 i 39)))))
		(_sig(_int comp 3 0 30(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~to~39}~132 0 31(_array -1((_to i 1 i 39)))))
		(_cnst(_int done_const 4 0 31(_arch((_others(i 3))))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 32(_array -1((_dto i 1 i 0)))))
		(_sig(_int switch 5 0 32(_arch(_uni(_string \"00"\)))))
		(_type(_int ~INTEGER~range~0~to~10~13 0 33(_scalar (_to i 0 i 10))))
		(_sig(_int count 6 0 33(_arch(_uni((i 10))))))
		(_type(_int ~INTEGER~range~1~to~40~13 0 37(_scalar (_to i 1 i 40))))
		(_type(_int ~INTEGER~range~1~to~19~13 0 66(_scalar (_to i 1 i 19))))
		(_prcs
			(line__42(_arch 0 0 42(_prcs(_simple)(_trgt(9(0))(9(1))(9)(10))(_sens(0)(3))(_read(9)(10)))))
			(line__100(_arch 2 0 100(_prcs(_simple)(_trgt(7(39))(7(40))(7(20))(8(20)))(_sens(0)(3))(_mon)(_read(6(40))(6(20))(7(40))(7(39))(9)))))
			(line__123(_arch 3 0 123(_assignment(_alias((min_dists)(dist_un(t_1_5))))(_trgt(4))(_sens(7(t_1_5))))))
			(line__124(_arch 4 0 124(_assignment(_trgt(5))(_sens(8)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extfinalproject.Common.DataSlice(1 DataSlice)))
		(_type(_ext ~extfinalproject.Common.DataAttributes(1 DataAttributes)))
		(_type(_ext ~extfinalproject.Common.~UNSIGNED{7~downto~0}~15(1 ~UNSIGNED{7~downto~0}~15)))
		(_type(_ext ~extfinalproject.Common.std_array(1 std_array)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ~extstd.standard.INTEGER(3 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(.(Common))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(514)
		(2050)
		(515)
	)
	(_model . arch 22 -1)
)
I 000056 55 4151          1619795079012 TB_ARCHITECTURE
(_unit VHDL(knn_class_tb 0 9(tb_architecture 0 12))
	(_version ve4)
	(_time 1619795079013 2021.04.30 11:04:39)
	(_source(\../src/TestBench/knn_class_TB.vhd\))
	(_parameters dbg tan)
	(_code 70772a71252771652e27632a727671777377737526)
	(_coverage d)
	(_ent
		(_time 1619790256173)
	)
	(_comp
		(knn_class
			(_object
				(_port(_int CLK -1 0 16(_ent (_in))))
				(_port(_int TrainingData -2 0 17(_ent (_in))))
				(_port(_int TestData -3 0 18(_ent (_in))))
				(_port(_int rst -1 0 19(_ent (_in))))
				(_port(_int min_dists 0 0 20(_ent (_out))))
				(_port(_int done -1 0 21(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 86(_comp knn_class)
		(_port
			((CLK)(CLK))
			((TrainingData)(TrainingData))
			((TestData)(TestData))
			((rst)(rst))
			((min_dists)(min_dists))
			((done)(done))
		)
		(_use(_ent . knn_class)
		)
	)
	(_object
		(_type(_int ~distarr{1~to~5}~13 0 20(_array -4((_to i 1 i 5)))))
		(_sig(_int CLK -1 0 25(_arch(_uni))))
		(_sig(_int TrainingData -2 0 26(_arch(_uni))))
		(_sig(_int TestData -3 0 27(_arch(_uni(((i 50))((i 35))((i 13))((i 3))((i 0)))))))
		(_sig(_int rst -1 0 28(_arch(_uni))))
		(_type(_int ~distarr{1~to~5}~132 0 30(_array -4((_to i 1 i 5)))))
		(_sig(_int min_dists 1 0 30(_arch(_uni))))
		(_sig(_int done -1 0 31(_arch(_uni))))
		(_cnst(_int Data -2 0 34(_arch((((i 51))((i 35))((i 14))((i 2))((i 0)))(((i 49))((i 30))((i 14))((i 2))((i 0)))(((i 47))((i 32))((i 13))((i 2))((i 0)))(((i 46))((i 31))((i 15))((i 2))((i 0)))(((i 50))((i 36))((i 14))((i 2))((i 0)))(((i 54))((i 39))((i 17))((i 4))((i 0)))(((i 46))((i 34))((i 14))((i 3))((i 0)))(((i 50))((i 34))((i 15))((i 2))((i 0)))(((i 44))((i 29))((i 14))((i 2))((i 0)))(((i 49))((i 31))((i 15))((i 1))((i 0)))(((i 54))((i 37))((i 15))((i 2))((i 0)))(((i 48))((i 34))((i 16))((i 2))((i 0)))(((i 48))((i 30))((i 14))((i 1))((i 0)))(((i 43))((i 30))((i 11))((i 1))((i 0)))(((i 58))((i 40))((i 12))((i 2))((i 0)))(((i 57))((i 44))((i 15))((i 4))((i 0)))(((i 54))((i 39))((i 13))((i 4))((i 0)))(((i 51))((i 35))((i 14))((i 3))((i 0)))(((i 57))((i 38))((i 17))((i 3))((i 0)))(((i 51))((i 38))((i 15))((i 3))((i 0)))(((i 54))((i 34))((i 17))((i 2))((i 0)))(((i 51))((i 37))((i 15))((i 4))((i 0)))(((i 46))((i 36))((i 10))((i 2))((i 0)))(((i 51))((i 33))((i 17))((i 5))((i 0)))(((i 48))((i 34))((i 19))((i 2))((i 0)))(((i 50))((i 30))((i 16))((i 2))((i 0)))(((i 50))((i 34))((i 16))((i 4))((i 0)))(((i 52))((i 35))((i 15))((i 2))((i 0)))(((i 52))((i 34))((i 14))((i 2))((i 0)))(((i 47))((i 32))((i 16))((i 2))((i 0)))(((i 48))((i 31))((i 16))((i 2))((i 0)))(((i 54))((i 34))((i 15))((i 4))((i 0)))(((i 52))((i 41))((i 15))((i 1))((i 0)))(((i 55))((i 42))((i 14))((i 2))((i 0)))(((i 49))((i 31))((i 15))((i 2))((i 0)))(((i 50))((i 32))((i 12))((i 2))((i 0)))(((i 55))((i 35))((i 13))((i 2))((i 0)))(((i 49))((i 36))((i 14))((i 1))((i 0)))(((i 44))((i 30))((i 13))((i 2))((i 0)))(((i 51))((i 34))((i 15))((i 2))((i 0)))))))
		(_sig(_int SimulationActive -5 0 77(_arch(_uni((i 1))))))
		(_type(_int intarr5 0 78(_array -6((_to i 1 i 5)))))
		(_sig(_int result 2 0 79(_arch(_uni))))
		(_cnst(_int correct1 2 0 81(_arch(((i 1))((i 2))((i 2))((i 2))((i 3))))))
		(_cnst(_int correct2 2 0 82(_arch(((i 46))((i 47))((i 47))((i 47))((i 48))))))
		(_prcs
			(line__98(_arch 0 0 98(_prcs(_simple)(_trgt(7))(_sens(4))(_mon))))
			(line__107(_arch 1 0 107(_prcs(_wait_for)(_trgt(0))(_read(6)))))
			(line__118(_arch 2 0 118(_prcs(_wait_for)(_trgt(1)(2)(3)(6))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extfinalproject.Common.DataSlice(1 DataSlice)))
		(_type(_ext ~extfinalproject.Common.DataAttributes(1 DataAttributes)))
		(_type(_ext ~extfinalproject.Common.~UNSIGNED{7~downto~0}~15(1 ~UNSIGNED{7~downto~0}~15)))
		(_type(_ext ~extstd.standard.BOOLEAN(2 BOOLEAN)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED(3 UNRESOLVED_UNSIGNED)))
	)
	(_split (7)
	)
	(_use(ieee(std_logic_1164))(.(Common))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(72 30 58 16 2)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000042 55 416 0 testbench_for_knn_class
(_configuration VHDL (testbench_for_knn_class 0 141 (knn_class_tb))
	(_version ve4)
	(_time 1619795079016 2021.04.30 11:04:39)
	(_source(\../src/TestBench/knn_class_TB.vhd\))
	(_parameters dbg tan)
	(_code 7f79737e2c2928687b7e6d252b792a797c79777a29)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . knn_class arch
			)
		)
	)
	(_use(std(standard))(.(Common))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
)
I 000045 55 3700          1619795446966 arch
(_unit VHDL(knn_class 0 6(arch 0 17))
	(_version ve4)
	(_time 1619795446967 2021.04.30 11:10:46)
	(_source(\../src/knn_class.vhd\))
	(_parameters dbg tan)
	(_code c19596949596c0d49094d29bc3c7c0c6c2c6c2c793)
	(_coverage d)
	(_ent
		(_time 1619792953091)
	)
	(_comp
		(EuclideanDistance
			(_object
				(_port(_int CLK -1 0 21(_ent (_in))))
				(_port(_int TrainingData -3 0 22(_ent (_in))))
				(_port(_int TestData -3 0 23(_ent (_in))))
				(_port(_int Distance 1 0 24(_ent (_out))))
			)
		)
	)
	(_generate knn 0 37(_for 7 )
		(_inst e 0 38(_comp EuclideanDistance)
			(_port
				((CLK)(CLK))
				((TrainingData)(TrainingData(_object 1)))
				((TestData)(TestData))
				((Distance)(dist_std(_object 1)))
			)
			(_use(_ent . EuclideanDistance)
			)
		)
		(_object
			(_cnst(_int i 7 0 37(_arch)))
		)
	)
	(_generate d1 0 64(_for 8 )
		(_object
			(_cnst(_int j 8 0 64(_arch)))
			(_prcs
				(line__65(_arch 1 0 65(_prcs(_simple)(_trgt(7(_index 5))(7(_index 6))(7(_index 7))(7(_index 8))(7(_index 9))(7(_object 2))(8(_index 10))(8(_index 11))(8(_object 2))(8(_object 2))(8(_index 12))(8(_object 2)))(_sens(0)(3))(_mon)(_read(6(_index 13))(6(_object 2))(7(_index 14))(7(_index 15))(7(_index 16))(7(_index 17))(7(_index 18))(7(_index 19))(7(_index 20))(7(_index 21))(9)))))
			)
		)
	)
	(_object
		(_port(_int CLK -1 0 8(_ent(_in)(_event))))
		(_port(_int TrainingData -2 0 9(_ent(_in))))
		(_port(_int TestData -3 0 10(_ent(_in))))
		(_port(_int rst -1 0 11(_ent(_in))))
		(_type(_int ~distarr{1~to~5}~12 0 12(_array -4((_to i 1 i 5)))))
		(_port(_int min_dists 0 0 12(_ent(_out))))
		(_port(_int done -1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 24(_array -1((_dto i 7 i 0)))))
		(_sig(_int dist_std -5 0 28(_arch(_uni))))
		(_type(_int ~distarr{1~to~40}~13 0 29(_array -4((_to i 1 i 40)))))
		(_sig(_int dist_un 2 0 29(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~to~39}~13 0 30(_array -1((_to i 1 i 39)))))
		(_sig(_int comp 3 0 30(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~to~39}~132 0 31(_array -1((_to i 1 i 39)))))
		(_cnst(_int done_const 4 0 31(_arch((_others(i 3))))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 32(_array -1((_dto i 1 i 0)))))
		(_sig(_int switch 5 0 32(_arch(_uni(_string \"00"\)))))
		(_type(_int ~INTEGER~range~0~to~10~13 0 33(_scalar (_to i 0 i 10))))
		(_sig(_int count 6 0 33(_arch(_uni((i 10))))))
		(_type(_int ~INTEGER~range~1~to~40~13 0 37(_scalar (_to i 1 i 40))))
		(_type(_int ~INTEGER~range~1~to~19~13 0 64(_scalar (_to i 1 i 19))))
		(_prcs
			(line__42(_arch 0 0 42(_prcs(_simple)(_trgt(9(0))(9(1))(9)(10))(_sens(0)(3))(_read(9(0))(9(1))(10)))))
			(line__99(_arch 2 0 99(_prcs(_simple)(_trgt(7(39))(7(40))(7(20))(8(20)))(_sens(0)(3))(_mon)(_read(6(40))(6(20))(7(40))(7(39))(9)))))
			(line__122(_arch 3 0 122(_assignment(_alias((min_dists)(dist_un(t_1_5))))(_trgt(4))(_sens(7(t_1_5))))))
			(line__123(_arch 4 0 123(_assignment(_trgt(5))(_sens(8)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extfinalproject.Common.DataSlice(1 DataSlice)))
		(_type(_ext ~extfinalproject.Common.DataAttributes(1 DataAttributes)))
		(_type(_ext ~extfinalproject.Common.~UNSIGNED{7~downto~0}~15(1 ~UNSIGNED{7~downto~0}~15)))
		(_type(_ext ~extfinalproject.Common.std_array(1 std_array)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ~extstd.standard.INTEGER(3 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(.(Common))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(514)
		(2050)
		(515)
	)
	(_model . arch 22 -1)
)
I 000045 55 3711          1619796012818 arch
(_unit VHDL(knn_class 0 6(arch 0 17))
	(_version ve4)
	(_time 1619796012819 2021.04.30 11:20:12)
	(_source(\../src/knn_class.vhd\))
	(_parameters dbg tan)
	(_code 24277e20757325317574377e262225232723272276)
	(_coverage d)
	(_ent
		(_time 1619792953091)
	)
	(_comp
		(EuclideanDistance
			(_object
				(_port(_int CLK -1 0 21(_ent (_in))))
				(_port(_int TrainingData -3 0 22(_ent (_in))))
				(_port(_int TestData -3 0 23(_ent (_in))))
				(_port(_int Distance 1 0 24(_ent (_out))))
			)
		)
	)
	(_generate knn 0 37(_for 7 )
		(_inst e 0 38(_comp EuclideanDistance)
			(_port
				((CLK)(CLK))
				((TrainingData)(TrainingData(_object 1)))
				((TestData)(TestData))
				((Distance)(dist_std(_object 1)))
			)
			(_use(_ent . EuclideanDistance)
			)
		)
		(_object
			(_cnst(_int i 7 0 37(_arch)))
		)
	)
	(_generate d1 0 64(_for 8 )
		(_object
			(_cnst(_int j 8 0 64(_arch)))
			(_prcs
				(line__65(_arch 1 0 65(_prcs(_simple)(_trgt(7(_index 5))(7(_index 6))(7(_index 7))(7(_index 8))(7(_index 9))(7(_object 2))(8(_index 10))(8(_index 11))(8(_object 2))(8(_object 2))(8(_index 12))(8(_object 2)))(_sens(0)(3))(_mon)(_read(6(_index 13))(6(_object 2))(7(_index 14))(7(_index 15))(7(_index 16))(7(_index 17))(7(_index 18))(7(_index 19))(7(_index 20))(7(_index 21))(9(0))(9(1))))))
			)
		)
	)
	(_object
		(_port(_int CLK -1 0 8(_ent(_in)(_event))))
		(_port(_int TrainingData -2 0 9(_ent(_in))))
		(_port(_int TestData -3 0 10(_ent(_in))))
		(_port(_int rst -1 0 11(_ent(_in))))
		(_type(_int ~distarr{1~to~5}~12 0 12(_array -4((_to i 1 i 5)))))
		(_port(_int min_dists 0 0 12(_ent(_out))))
		(_port(_int done -1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 24(_array -1((_dto i 7 i 0)))))
		(_sig(_int dist_std -5 0 28(_arch(_uni))))
		(_type(_int ~distarr{1~to~40}~13 0 29(_array -4((_to i 1 i 40)))))
		(_sig(_int dist_un 2 0 29(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~to~39}~13 0 30(_array -1((_to i 1 i 39)))))
		(_sig(_int comp 3 0 30(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~to~39}~132 0 31(_array -1((_to i 1 i 39)))))
		(_cnst(_int done_const 4 0 31(_arch((_others(i 3))))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 32(_array -1((_dto i 1 i 0)))))
		(_sig(_int switch 5 0 32(_arch(_uni(_string \"00"\)))))
		(_type(_int ~INTEGER~range~0~to~10~13 0 33(_scalar (_to i 0 i 10))))
		(_sig(_int count 6 0 33(_arch(_uni((i 10))))))
		(_type(_int ~INTEGER~range~1~to~40~13 0 37(_scalar (_to i 1 i 40))))
		(_type(_int ~INTEGER~range~1~to~19~13 0 64(_scalar (_to i 1 i 19))))
		(_prcs
			(line__42(_arch 0 0 42(_prcs(_simple)(_trgt(9(0))(9(1))(9)(10))(_sens(0)(3))(_read(9(0))(9(1))(10)))))
			(line__102(_arch 2 0 102(_prcs(_simple)(_trgt(7(39))(7(40))(7(20))(8(20)))(_sens(0)(3))(_mon)(_read(6(40))(6(20))(7(40))(7(39))(9)))))
			(line__125(_arch 3 0 125(_assignment(_alias((min_dists)(dist_un(t_1_5))))(_trgt(4))(_sens(7(t_1_5))))))
			(line__126(_arch 4 0 126(_assignment(_trgt(5))(_sens(8)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extfinalproject.Common.DataSlice(1 DataSlice)))
		(_type(_ext ~extfinalproject.Common.DataAttributes(1 DataAttributes)))
		(_type(_ext ~extfinalproject.Common.~UNSIGNED{7~downto~0}~15(1 ~UNSIGNED{7~downto~0}~15)))
		(_type(_ext ~extfinalproject.Common.std_array(1 std_array)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ~extstd.standard.INTEGER(3 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(.(Common))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(514)
		(2050)
		(515)
	)
	(_model . arch 22 -1)
)
I 000056 55 4151          1619796030535 TB_ARCHITECTURE
(_unit VHDL(knn_class_tb 0 9(tb_architecture 0 12))
	(_version ve4)
	(_time 1619796030536 2021.04.30 11:20:30)
	(_source(\../src/TestBench/knn_class_TB.vhd\))
	(_parameters dbg tan)
	(_code 5b545d585c0c5a4e050c4801595d5a5c585c585e0d)
	(_coverage d)
	(_ent
		(_time 1619790256173)
	)
	(_comp
		(knn_class
			(_object
				(_port(_int CLK -1 0 16(_ent (_in))))
				(_port(_int TrainingData -2 0 17(_ent (_in))))
				(_port(_int TestData -3 0 18(_ent (_in))))
				(_port(_int rst -1 0 19(_ent (_in))))
				(_port(_int min_dists 0 0 20(_ent (_out))))
				(_port(_int done -1 0 21(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 86(_comp knn_class)
		(_port
			((CLK)(CLK))
			((TrainingData)(TrainingData))
			((TestData)(TestData))
			((rst)(rst))
			((min_dists)(min_dists))
			((done)(done))
		)
		(_use(_ent . knn_class)
		)
	)
	(_object
		(_type(_int ~distarr{1~to~5}~13 0 20(_array -4((_to i 1 i 5)))))
		(_sig(_int CLK -1 0 25(_arch(_uni))))
		(_sig(_int TrainingData -2 0 26(_arch(_uni))))
		(_sig(_int TestData -3 0 27(_arch(_uni(((i 50))((i 35))((i 13))((i 3))((i 0)))))))
		(_sig(_int rst -1 0 28(_arch(_uni))))
		(_type(_int ~distarr{1~to~5}~132 0 30(_array -4((_to i 1 i 5)))))
		(_sig(_int min_dists 1 0 30(_arch(_uni))))
		(_sig(_int done -1 0 31(_arch(_uni))))
		(_cnst(_int Data -2 0 34(_arch((((i 51))((i 35))((i 14))((i 2))((i 0)))(((i 49))((i 30))((i 14))((i 2))((i 0)))(((i 47))((i 32))((i 13))((i 2))((i 0)))(((i 46))((i 31))((i 15))((i 2))((i 0)))(((i 50))((i 36))((i 14))((i 2))((i 0)))(((i 54))((i 39))((i 17))((i 4))((i 0)))(((i 46))((i 34))((i 14))((i 3))((i 0)))(((i 50))((i 34))((i 15))((i 2))((i 0)))(((i 44))((i 29))((i 14))((i 2))((i 0)))(((i 49))((i 31))((i 15))((i 1))((i 0)))(((i 54))((i 37))((i 15))((i 2))((i 0)))(((i 48))((i 34))((i 16))((i 2))((i 0)))(((i 48))((i 30))((i 14))((i 1))((i 0)))(((i 43))((i 30))((i 11))((i 1))((i 0)))(((i 58))((i 40))((i 12))((i 2))((i 0)))(((i 57))((i 44))((i 15))((i 4))((i 0)))(((i 54))((i 39))((i 13))((i 4))((i 0)))(((i 51))((i 35))((i 14))((i 3))((i 0)))(((i 57))((i 38))((i 17))((i 3))((i 0)))(((i 51))((i 38))((i 15))((i 3))((i 0)))(((i 54))((i 34))((i 17))((i 2))((i 0)))(((i 51))((i 37))((i 15))((i 4))((i 0)))(((i 46))((i 36))((i 10))((i 2))((i 0)))(((i 51))((i 33))((i 17))((i 5))((i 0)))(((i 48))((i 34))((i 19))((i 2))((i 0)))(((i 50))((i 30))((i 16))((i 2))((i 0)))(((i 50))((i 34))((i 16))((i 4))((i 0)))(((i 52))((i 35))((i 15))((i 2))((i 0)))(((i 52))((i 34))((i 14))((i 2))((i 0)))(((i 47))((i 32))((i 16))((i 2))((i 0)))(((i 48))((i 31))((i 16))((i 2))((i 0)))(((i 54))((i 34))((i 15))((i 4))((i 0)))(((i 52))((i 41))((i 15))((i 1))((i 0)))(((i 55))((i 42))((i 14))((i 2))((i 0)))(((i 49))((i 31))((i 15))((i 2))((i 0)))(((i 50))((i 32))((i 12))((i 2))((i 0)))(((i 55))((i 35))((i 13))((i 2))((i 0)))(((i 49))((i 36))((i 14))((i 1))((i 0)))(((i 44))((i 30))((i 13))((i 2))((i 0)))(((i 51))((i 34))((i 15))((i 2))((i 0)))))))
		(_sig(_int SimulationActive -5 0 77(_arch(_uni((i 1))))))
		(_type(_int intarr5 0 78(_array -6((_to i 1 i 5)))))
		(_sig(_int result 2 0 79(_arch(_uni))))
		(_cnst(_int correct1 2 0 81(_arch(((i 1))((i 2))((i 2))((i 2))((i 3))))))
		(_cnst(_int correct2 2 0 82(_arch(((i 46))((i 47))((i 47))((i 47))((i 48))))))
		(_prcs
			(line__98(_arch 0 0 98(_prcs(_simple)(_trgt(7))(_sens(4))(_mon))))
			(line__107(_arch 1 0 107(_prcs(_wait_for)(_trgt(0))(_read(6)))))
			(line__118(_arch 2 0 118(_prcs(_wait_for)(_trgt(1)(2)(3)(6))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extfinalproject.Common.DataSlice(1 DataSlice)))
		(_type(_ext ~extfinalproject.Common.DataAttributes(1 DataAttributes)))
		(_type(_ext ~extfinalproject.Common.~UNSIGNED{7~downto~0}~15(1 ~UNSIGNED{7~downto~0}~15)))
		(_type(_ext ~extstd.standard.BOOLEAN(2 BOOLEAN)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED(3 UNRESOLVED_UNSIGNED)))
	)
	(_split (7)
	)
	(_use(ieee(std_logic_1164))(.(Common))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(72 30 58 16 2)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000042 55 416 0 testbench_for_knn_class
(_configuration VHDL (testbench_for_knn_class 0 141 (knn_class_tb))
	(_version ve4)
	(_time 1619796030539 2021.04.30 11:20:30)
	(_source(\../src/TestBench/knn_class_TB.vhd\))
	(_parameters dbg tan)
	(_code 5b550b580c0d0c4c5f5a49010f5d0e5d585d535e0d)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . knn_class arch
			)
		)
	)
	(_use(std(standard))(.(Common))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
)
I 000045 55 3701          1619796287803 arch
(_unit VHDL(knn_class 0 6(arch 0 17))
	(_version ve4)
	(_time 1619796287804 2021.04.30 11:24:47)
	(_source(\../src/knn_class.vhd\))
	(_parameters dbg tan)
	(_code 4d434e4f4c1a4c5813495e174f4b4c4a4e4a4e4b1f)
	(_coverage d)
	(_ent
		(_time 1619792953091)
	)
	(_comp
		(EuclideanDistance
			(_object
				(_port(_int CLK -1 0 21(_ent (_in))))
				(_port(_int TrainingData -3 0 22(_ent (_in))))
				(_port(_int TestData -3 0 23(_ent (_in))))
				(_port(_int Distance 1 0 24(_ent (_out))))
			)
		)
	)
	(_generate knn 0 37(_for 7 )
		(_inst e 0 38(_comp EuclideanDistance)
			(_port
				((CLK)(CLK))
				((TrainingData)(TrainingData(_object 1)))
				((TestData)(TestData))
				((Distance)(dist_std(_object 1)))
			)
			(_use(_ent . EuclideanDistance)
			)
		)
		(_object
			(_cnst(_int i 7 0 37(_arch)))
		)
	)
	(_generate d1 0 64(_for 8 )
		(_object
			(_cnst(_int j 8 0 64(_arch)))
			(_prcs
				(line__65(_arch 1 0 65(_prcs(_simple)(_trgt(7(_index 5))(7(_index 6))(7(_index 7))(7(_index 8))(7(_index 9))(7(_object 2))(8(_index 10))(8(_index 11))(8(_object 2))(8(_object 2))(8(_index 12))(8(_object 2)))(_sens(0)(3))(_mon)(_read(6(_index 13))(6(_object 2))(7(_index 14))(7(_index 15))(7(_index 16))(7(_index 17))(7(_index 18))(7(_index 19))(7(_index 20))(7(_index 21))(9(0))(9(1))))))
			)
		)
	)
	(_object
		(_port(_int CLK -1 0 8(_ent(_in)(_event))))
		(_port(_int TrainingData -2 0 9(_ent(_in))))
		(_port(_int TestData -3 0 10(_ent(_in))))
		(_port(_int rst -1 0 11(_ent(_in))))
		(_type(_int ~distarr{1~to~5}~12 0 12(_array -4((_to i 1 i 5)))))
		(_port(_int min_dists 0 0 12(_ent(_out))))
		(_port(_int done -1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 24(_array -1((_dto i 7 i 0)))))
		(_sig(_int dist_std -5 0 28(_arch(_uni))))
		(_type(_int ~distarr{1~to~40}~13 0 29(_array -4((_to i 1 i 40)))))
		(_sig(_int dist_un 2 0 29(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~to~39}~13 0 30(_array -1((_to i 1 i 39)))))
		(_sig(_int comp 3 0 30(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~to~39}~132 0 31(_array -1((_to i 1 i 39)))))
		(_cnst(_int done_const 4 0 31(_arch((_others(i 3))))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 32(_array -1((_dto i 1 i 0)))))
		(_sig(_int switch 5 0 32(_arch(_uni(_string \"00"\)))))
		(_type(_int ~INTEGER~range~0~to~10~13 0 33(_scalar (_to i 0 i 10))))
		(_sig(_int count 6 0 33(_arch(_uni((i 10))))))
		(_type(_int ~INTEGER~range~1~to~40~13 0 37(_scalar (_to i 1 i 40))))
		(_type(_int ~INTEGER~range~1~to~19~13 0 64(_scalar (_to i 1 i 19))))
		(_prcs
			(line__42(_arch 0 0 42(_prcs(_simple)(_trgt(9(0))(9(1))(9)(10))(_sens(0)(3))(_read(9(0))(9(1))(10)))))
			(line__102(_arch 2 0 102(_prcs(_simple)(_trgt(7(39))(7(40))(7(20))(8(20)))(_sens(0)(3))(_mon)(_read(6(40))(6(20))(7(40))(7(39))(9(0))(9(1))))))
			(line__128(_arch 3 0 128(_assignment(_alias((min_dists)(dist_un(t_1_5))))(_trgt(4))(_sens(7(t_1_5))))))
			(line__129(_arch 4 0 129(_assignment(_trgt(5))(_sens(8)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extfinalproject.Common.DataSlice(1 DataSlice)))
		(_type(_ext ~extfinalproject.Common.DataAttributes(1 DataAttributes)))
		(_type(_ext ~extfinalproject.Common.~UNSIGNED{7~downto~0}~15(1 ~UNSIGNED{7~downto~0}~15)))
		(_type(_ext ~extfinalproject.Common.std_array(1 std_array)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ~extstd.standard.INTEGER(3 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(.(Common))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(514)
	)
	(_model . arch 22 -1)
)
I 000056 55 4151          1619796292488 TB_ARCHITECTURE
(_unit VHDL(knn_class_tb 0 9(tb_architecture 0 12))
	(_version ve4)
	(_time 1619796292489 2021.04.30 11:24:52)
	(_source(\../src/TestBench/knn_class_TB.vhd\))
	(_parameters dbg tan)
	(_code 9c939d939acb9d89c2cb8fc69e9a9d9b9f9b9f99ca)
	(_coverage d)
	(_ent
		(_time 1619790256173)
	)
	(_comp
		(knn_class
			(_object
				(_port(_int CLK -1 0 16(_ent (_in))))
				(_port(_int TrainingData -2 0 17(_ent (_in))))
				(_port(_int TestData -3 0 18(_ent (_in))))
				(_port(_int rst -1 0 19(_ent (_in))))
				(_port(_int min_dists 0 0 20(_ent (_out))))
				(_port(_int done -1 0 21(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 86(_comp knn_class)
		(_port
			((CLK)(CLK))
			((TrainingData)(TrainingData))
			((TestData)(TestData))
			((rst)(rst))
			((min_dists)(min_dists))
			((done)(done))
		)
		(_use(_ent . knn_class)
		)
	)
	(_object
		(_type(_int ~distarr{1~to~5}~13 0 20(_array -4((_to i 1 i 5)))))
		(_sig(_int CLK -1 0 25(_arch(_uni))))
		(_sig(_int TrainingData -2 0 26(_arch(_uni))))
		(_sig(_int TestData -3 0 27(_arch(_uni(((i 50))((i 35))((i 13))((i 3))((i 0)))))))
		(_sig(_int rst -1 0 28(_arch(_uni))))
		(_type(_int ~distarr{1~to~5}~132 0 30(_array -4((_to i 1 i 5)))))
		(_sig(_int min_dists 1 0 30(_arch(_uni))))
		(_sig(_int done -1 0 31(_arch(_uni))))
		(_cnst(_int Data -2 0 34(_arch((((i 51))((i 35))((i 14))((i 2))((i 0)))(((i 49))((i 30))((i 14))((i 2))((i 0)))(((i 47))((i 32))((i 13))((i 2))((i 0)))(((i 46))((i 31))((i 15))((i 2))((i 0)))(((i 50))((i 36))((i 14))((i 2))((i 0)))(((i 54))((i 39))((i 17))((i 4))((i 0)))(((i 46))((i 34))((i 14))((i 3))((i 0)))(((i 50))((i 34))((i 15))((i 2))((i 0)))(((i 44))((i 29))((i 14))((i 2))((i 0)))(((i 49))((i 31))((i 15))((i 1))((i 0)))(((i 54))((i 37))((i 15))((i 2))((i 0)))(((i 48))((i 34))((i 16))((i 2))((i 0)))(((i 48))((i 30))((i 14))((i 1))((i 0)))(((i 43))((i 30))((i 11))((i 1))((i 0)))(((i 58))((i 40))((i 12))((i 2))((i 0)))(((i 57))((i 44))((i 15))((i 4))((i 0)))(((i 54))((i 39))((i 13))((i 4))((i 0)))(((i 51))((i 35))((i 14))((i 3))((i 0)))(((i 57))((i 38))((i 17))((i 3))((i 0)))(((i 51))((i 38))((i 15))((i 3))((i 0)))(((i 54))((i 34))((i 17))((i 2))((i 0)))(((i 51))((i 37))((i 15))((i 4))((i 0)))(((i 46))((i 36))((i 10))((i 2))((i 0)))(((i 51))((i 33))((i 17))((i 5))((i 0)))(((i 48))((i 34))((i 19))((i 2))((i 0)))(((i 50))((i 30))((i 16))((i 2))((i 0)))(((i 50))((i 34))((i 16))((i 4))((i 0)))(((i 52))((i 35))((i 15))((i 2))((i 0)))(((i 52))((i 34))((i 14))((i 2))((i 0)))(((i 47))((i 32))((i 16))((i 2))((i 0)))(((i 48))((i 31))((i 16))((i 2))((i 0)))(((i 54))((i 34))((i 15))((i 4))((i 0)))(((i 52))((i 41))((i 15))((i 1))((i 0)))(((i 55))((i 42))((i 14))((i 2))((i 0)))(((i 49))((i 31))((i 15))((i 2))((i 0)))(((i 50))((i 32))((i 12))((i 2))((i 0)))(((i 55))((i 35))((i 13))((i 2))((i 0)))(((i 49))((i 36))((i 14))((i 1))((i 0)))(((i 44))((i 30))((i 13))((i 2))((i 0)))(((i 51))((i 34))((i 15))((i 2))((i 0)))))))
		(_sig(_int SimulationActive -5 0 77(_arch(_uni((i 1))))))
		(_type(_int intarr5 0 78(_array -6((_to i 1 i 5)))))
		(_sig(_int result 2 0 79(_arch(_uni))))
		(_cnst(_int correct1 2 0 81(_arch(((i 1))((i 2))((i 2))((i 2))((i 3))))))
		(_cnst(_int correct2 2 0 82(_arch(((i 46))((i 47))((i 47))((i 47))((i 48))))))
		(_prcs
			(line__98(_arch 0 0 98(_prcs(_simple)(_trgt(7))(_sens(4))(_mon))))
			(line__107(_arch 1 0 107(_prcs(_wait_for)(_trgt(0))(_read(6)))))
			(line__118(_arch 2 0 118(_prcs(_wait_for)(_trgt(1)(2)(3)(6))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extfinalproject.Common.DataSlice(1 DataSlice)))
		(_type(_ext ~extfinalproject.Common.DataAttributes(1 DataAttributes)))
		(_type(_ext ~extfinalproject.Common.~UNSIGNED{7~downto~0}~15(1 ~UNSIGNED{7~downto~0}~15)))
		(_type(_ext ~extstd.standard.BOOLEAN(2 BOOLEAN)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED(3 UNRESOLVED_UNSIGNED)))
	)
	(_split (7)
	)
	(_use(ieee(std_logic_1164))(.(Common))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(72 30 58 16 2)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000042 55 416 0 testbench_for_knn_class
(_configuration VHDL (testbench_for_knn_class 0 141 (knn_class_tb))
	(_version ve4)
	(_time 1619796292492 2021.04.30 11:24:52)
	(_source(\../src/TestBench/knn_class_TB.vhd\))
	(_parameters dbg tan)
	(_code 9c92cb93cacacb8b989d8ec6c89ac99a9f9a9499ca)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . knn_class arch
			)
		)
	)
	(_use(std(standard))(.(Common))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
)
I 000045 55 3821          1619796951266 arch
(_unit VHDL(knn_class 0 6(arch 0 17))
	(_version ve4)
	(_time 1619796951267 2021.04.30 11:35:51)
	(_source(\../src/knn_class.vhd\))
	(_parameters dbg tan)
	(_code f9aea2a9a5aef8eca7faeaa3fbfff8fefafefaffab)
	(_coverage d)
	(_ent
		(_time 1619792953091)
	)
	(_comp
		(EuclideanDistance
			(_object
				(_port(_int CLK -1 0 21(_ent (_in))))
				(_port(_int TrainingData -3 0 22(_ent (_in))))
				(_port(_int TestData -3 0 23(_ent (_in))))
				(_port(_int Distance 1 0 24(_ent (_out))))
			)
		)
	)
	(_generate knn 0 37(_for 7 )
		(_inst e 0 38(_comp EuclideanDistance)
			(_port
				((CLK)(CLK))
				((TrainingData)(TrainingData(_object 1)))
				((TestData)(TestData))
				((Distance)(dist_std(_object 1)))
			)
			(_use(_ent . EuclideanDistance)
			)
		)
		(_object
			(_cnst(_int i 7 0 37(_arch)))
		)
	)
	(_generate d1 0 64(_for 8 )
		(_object
			(_cnst(_int j 8 0 64(_arch)))
			(_prcs
				(line__65(_arch 1 0 65(_prcs(_simple)(_trgt(7(_index 5))(7(_index 6))(7(_index 7))(7(_index 8))(7(_index 9))(7(_object 2))(7(_index 10))(7(_object 2))(8(_index 11))(8(_index 12))(8(_object 2))(8(_object 2))(8(_index 13))(8(_object 2)))(_sens(0)(3))(_mon)(_read(6(_index 14))(6(_object 2))(7(_index 15))(7(_index 16))(7(_index 17))(7(_index 18))(7(_index 19))(7(_index 20))(7(_index 21))(7(_index 22))(9(0))(9(1))))))
			)
		)
	)
	(_object
		(_port(_int CLK -1 0 8(_ent(_in)(_event))))
		(_port(_int TrainingData -2 0 9(_ent(_in))))
		(_port(_int TestData -3 0 10(_ent(_in))))
		(_port(_int rst -1 0 11(_ent(_in))))
		(_type(_int ~distarr{1~to~5}~12 0 12(_array -4((_to i 1 i 5)))))
		(_port(_int min_dists 0 0 12(_ent(_out))))
		(_port(_int done -1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 24(_array -1((_dto i 7 i 0)))))
		(_sig(_int dist_std -5 0 28(_arch(_uni))))
		(_type(_int ~distarr{1~to~40}~13 0 29(_array -4((_to i 1 i 40)))))
		(_sig(_int dist_un 2 0 29(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~to~39}~13 0 30(_array -1((_to i 1 i 39)))))
		(_sig(_int comp 3 0 30(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~to~39}~132 0 31(_array -1((_to i 1 i 39)))))
		(_cnst(_int done_const 4 0 31(_arch((_others(i 3))))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 32(_array -1((_dto i 1 i 0)))))
		(_sig(_int switch 5 0 32(_arch(_uni(_string \"00"\)))))
		(_type(_int ~INTEGER~range~0~to~10~13 0 33(_scalar (_to i 0 i 10))))
		(_sig(_int count 6 0 33(_arch(_uni((i 10))))))
		(_type(_int ~INTEGER~range~1~to~40~13 0 37(_scalar (_to i 1 i 40))))
		(_type(_int ~INTEGER~range~1~to~19~13 0 64(_scalar (_to i 1 i 19))))
		(_prcs
			(line__42(_arch 0 0 42(_prcs(_simple)(_trgt(9(0))(9(1))(9)(10))(_sens(0)(3))(_read(9(0))(9(1))(10)))))
			(line__103(_arch 2 0 103(_prcs(_simple)(_trgt(7(39))(7(40))(7(20))(8(20)))(_sens(0)(3))(_mon)(_read(6(40))(6(20))(7(40))(7(39))(9(0))(9(1))))))
			(line__131(_arch 3 0 131(_assignment(_alias((min_dists)(dist_un(t_1_5))))(_trgt(4))(_sens(7(t_1_5))))))
			(line__132(_arch 4 0 132(_assignment(_trgt(5))(_sens(8)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extfinalproject.Common.DataSlice(1 DataSlice)))
		(_type(_ext ~extfinalproject.Common.DataAttributes(1 DataAttributes)))
		(_type(_ext ~extfinalproject.Common.~UNSIGNED{7~downto~0}~15(1 ~UNSIGNED{7~downto~0}~15)))
		(_type(_ext ~extfinalproject.Common.std_array(1 std_array)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ~extstd.standard.INTEGER(3 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(.(Common))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(514)
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
	)
	(_model . arch 23 -1)
)
I 000056 55 4151          1619796958732 TB_ARCHITECTURE
(_unit VHDL(knn_class_tb 0 9(tb_architecture 0 12))
	(_version ve4)
	(_time 1619796958733 2021.04.30 11:35:58)
	(_source(\../src/TestBench/knn_class_TB.vhd\))
	(_parameters dbg tan)
	(_code 17424210454016024940044d151116101410141241)
	(_coverage d)
	(_ent
		(_time 1619790256173)
	)
	(_comp
		(knn_class
			(_object
				(_port(_int CLK -1 0 16(_ent (_in))))
				(_port(_int TrainingData -2 0 17(_ent (_in))))
				(_port(_int TestData -3 0 18(_ent (_in))))
				(_port(_int rst -1 0 19(_ent (_in))))
				(_port(_int min_dists 0 0 20(_ent (_out))))
				(_port(_int done -1 0 21(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 86(_comp knn_class)
		(_port
			((CLK)(CLK))
			((TrainingData)(TrainingData))
			((TestData)(TestData))
			((rst)(rst))
			((min_dists)(min_dists))
			((done)(done))
		)
		(_use(_ent . knn_class)
		)
	)
	(_object
		(_type(_int ~distarr{1~to~5}~13 0 20(_array -4((_to i 1 i 5)))))
		(_sig(_int CLK -1 0 25(_arch(_uni))))
		(_sig(_int TrainingData -2 0 26(_arch(_uni))))
		(_sig(_int TestData -3 0 27(_arch(_uni(((i 50))((i 35))((i 13))((i 3))((i 0)))))))
		(_sig(_int rst -1 0 28(_arch(_uni))))
		(_type(_int ~distarr{1~to~5}~132 0 30(_array -4((_to i 1 i 5)))))
		(_sig(_int min_dists 1 0 30(_arch(_uni))))
		(_sig(_int done -1 0 31(_arch(_uni))))
		(_cnst(_int Data -2 0 34(_arch((((i 51))((i 35))((i 14))((i 2))((i 0)))(((i 49))((i 30))((i 14))((i 2))((i 0)))(((i 47))((i 32))((i 13))((i 2))((i 0)))(((i 46))((i 31))((i 15))((i 2))((i 0)))(((i 50))((i 36))((i 14))((i 2))((i 0)))(((i 54))((i 39))((i 17))((i 4))((i 0)))(((i 46))((i 34))((i 14))((i 3))((i 0)))(((i 50))((i 34))((i 15))((i 2))((i 0)))(((i 44))((i 29))((i 14))((i 2))((i 0)))(((i 49))((i 31))((i 15))((i 1))((i 0)))(((i 54))((i 37))((i 15))((i 2))((i 0)))(((i 48))((i 34))((i 16))((i 2))((i 0)))(((i 48))((i 30))((i 14))((i 1))((i 0)))(((i 43))((i 30))((i 11))((i 1))((i 0)))(((i 58))((i 40))((i 12))((i 2))((i 0)))(((i 57))((i 44))((i 15))((i 4))((i 0)))(((i 54))((i 39))((i 13))((i 4))((i 0)))(((i 51))((i 35))((i 14))((i 3))((i 0)))(((i 57))((i 38))((i 17))((i 3))((i 0)))(((i 51))((i 38))((i 15))((i 3))((i 0)))(((i 54))((i 34))((i 17))((i 2))((i 0)))(((i 51))((i 37))((i 15))((i 4))((i 0)))(((i 46))((i 36))((i 10))((i 2))((i 0)))(((i 51))((i 33))((i 17))((i 5))((i 0)))(((i 48))((i 34))((i 19))((i 2))((i 0)))(((i 50))((i 30))((i 16))((i 2))((i 0)))(((i 50))((i 34))((i 16))((i 4))((i 0)))(((i 52))((i 35))((i 15))((i 2))((i 0)))(((i 52))((i 34))((i 14))((i 2))((i 0)))(((i 47))((i 32))((i 16))((i 2))((i 0)))(((i 48))((i 31))((i 16))((i 2))((i 0)))(((i 54))((i 34))((i 15))((i 4))((i 0)))(((i 52))((i 41))((i 15))((i 1))((i 0)))(((i 55))((i 42))((i 14))((i 2))((i 0)))(((i 49))((i 31))((i 15))((i 2))((i 0)))(((i 50))((i 32))((i 12))((i 2))((i 0)))(((i 55))((i 35))((i 13))((i 2))((i 0)))(((i 49))((i 36))((i 14))((i 1))((i 0)))(((i 44))((i 30))((i 13))((i 2))((i 0)))(((i 51))((i 34))((i 15))((i 2))((i 0)))))))
		(_sig(_int SimulationActive -5 0 77(_arch(_uni((i 1))))))
		(_type(_int intarr5 0 78(_array -6((_to i 1 i 5)))))
		(_sig(_int result 2 0 79(_arch(_uni))))
		(_cnst(_int correct1 2 0 81(_arch(((i 1))((i 2))((i 2))((i 2))((i 3))))))
		(_cnst(_int correct2 2 0 82(_arch(((i 46))((i 47))((i 47))((i 47))((i 48))))))
		(_prcs
			(line__98(_arch 0 0 98(_prcs(_simple)(_trgt(7))(_sens(4))(_mon))))
			(line__107(_arch 1 0 107(_prcs(_wait_for)(_trgt(0))(_read(6)))))
			(line__118(_arch 2 0 118(_prcs(_wait_for)(_trgt(1)(2)(3)(6))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extfinalproject.Common.DataSlice(1 DataSlice)))
		(_type(_ext ~extfinalproject.Common.DataAttributes(1 DataAttributes)))
		(_type(_ext ~extfinalproject.Common.~UNSIGNED{7~downto~0}~15(1 ~UNSIGNED{7~downto~0}~15)))
		(_type(_ext ~extstd.standard.BOOLEAN(2 BOOLEAN)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED(3 UNRESOLVED_UNSIGNED)))
	)
	(_split (7)
	)
	(_use(ieee(std_logic_1164))(.(Common))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(72 30 58 16 2)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000042 55 416 0 testbench_for_knn_class
(_configuration VHDL (testbench_for_knn_class 0 141 (knn_class_tb))
	(_version ve4)
	(_time 1619796958736 2021.04.30 11:35:58)
	(_source(\../src/TestBench/knn_class_TB.vhd\))
	(_parameters dbg tan)
	(_code 26722522257071312227347c7220732025202e2370)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . knn_class arch
			)
		)
	)
	(_use(std(standard))(.(Common))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
)
I 000045 55 3846          1619797196120 arch
(_unit VHDL(knn_class 0 6(arch 0 17))
	(_version ve4)
	(_time 1619797196121 2021.04.30 11:39:56)
	(_source(\../src/knn_class.vhd\))
	(_parameters dbg tan)
	(_code 65653165353264703b66763f676364626662666337)
	(_coverage d)
	(_ent
		(_time 1619792953091)
	)
	(_comp
		(EuclideanDistance
			(_object
				(_port(_int CLK -1 0 21(_ent (_in))))
				(_port(_int TrainingData -3 0 22(_ent (_in))))
				(_port(_int TestData -3 0 23(_ent (_in))))
				(_port(_int Distance 1 0 24(_ent (_out))))
			)
		)
	)
	(_generate knn 0 37(_for 7 )
		(_inst e 0 38(_comp EuclideanDistance)
			(_port
				((CLK)(CLK))
				((TrainingData)(TrainingData(_object 1)))
				((TestData)(TestData))
				((Distance)(dist_std(_object 1)))
			)
			(_use(_ent . EuclideanDistance)
			)
		)
		(_object
			(_cnst(_int i 7 0 37(_arch)))
		)
	)
	(_generate d1 0 64(_for 8 )
		(_object
			(_cnst(_int j 8 0 64(_arch)))
			(_prcs
				(line__65(_arch 1 0 65(_prcs(_simple)(_trgt(7(_index 5))(7(_index 6))(7(_index 7))(7(_index 8))(7(_index 9))(7(_object 2))(7(_index 10))(7(_object 2))(8(_index 11))(8(_index 12))(8(_object 2))(8(_object 2))(8(_index 13))(8(_object 2)))(_sens(0)(3))(_mon)(_read(6(_index 14))(6(_object 2))(7(_index 15))(7(_index 16))(7(_index 17))(7(_index 18))(7(_index 19))(7(_index 20))(7(_index 21))(7(_index 22))(9(0))(9(1))))))
			)
		)
	)
	(_object
		(_port(_int CLK -1 0 8(_ent(_in)(_event))))
		(_port(_int TrainingData -2 0 9(_ent(_in))))
		(_port(_int TestData -3 0 10(_ent(_in))))
		(_port(_int rst -1 0 11(_ent(_in))))
		(_type(_int ~distarr{1~to~5}~12 0 12(_array -4((_to i 1 i 5)))))
		(_port(_int min_dists 0 0 12(_ent(_out))))
		(_port(_int done -1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 24(_array -1((_dto i 7 i 0)))))
		(_sig(_int dist_std -5 0 28(_arch(_uni))))
		(_type(_int ~distarr{1~to~40}~13 0 29(_array -4((_to i 1 i 40)))))
		(_sig(_int dist_un 2 0 29(_arch(_uni((_others(_others(i 2))))))))
		(_type(_int ~STD_LOGIC_VECTOR{1~to~39}~13 0 30(_array -1((_to i 1 i 39)))))
		(_sig(_int comp 3 0 30(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~to~39}~132 0 31(_array -1((_to i 1 i 39)))))
		(_cnst(_int done_const 4 0 31(_arch((_others(i 3))))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 32(_array -1((_dto i 1 i 0)))))
		(_sig(_int switch 5 0 32(_arch(_uni(_string \"00"\)))))
		(_type(_int ~INTEGER~range~0~to~10~13 0 33(_scalar (_to i 0 i 10))))
		(_sig(_int count 6 0 33(_arch(_uni((i 10))))))
		(_type(_int ~INTEGER~range~1~to~40~13 0 37(_scalar (_to i 1 i 40))))
		(_type(_int ~INTEGER~range~1~to~19~13 0 64(_scalar (_to i 1 i 19))))
		(_prcs
			(line__42(_arch 0 0 42(_prcs(_simple)(_trgt(9(0))(9(1))(9)(10))(_sens(0)(3))(_read(9(0))(9(1))(10)))))
			(line__103(_arch 2 0 103(_prcs(_simple)(_trgt(7(39))(7(40))(7(20))(8(20)))(_sens(0)(3))(_mon)(_read(6(40))(6(20))(7(40))(7(39))(9(0))(9(1))))))
			(line__131(_arch 3 0 131(_assignment(_alias((min_dists)(dist_un(t_1_5))))(_trgt(4))(_sens(7(t_1_5))))))
			(line__132(_arch 4 0 132(_assignment(_trgt(5))(_sens(8)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extfinalproject.Common.DataSlice(1 DataSlice)))
		(_type(_ext ~extfinalproject.Common.DataAttributes(1 DataAttributes)))
		(_type(_ext ~extfinalproject.Common.~UNSIGNED{7~downto~0}~15(1 ~UNSIGNED{7~downto~0}~15)))
		(_type(_ext ~extfinalproject.Common.std_array(1 std_array)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ~extstd.standard.INTEGER(3 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(.(Common))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(514)
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
	)
	(_model . arch 23 -1)
)
I 000056 55 4151          1619797202928 TB_ARCHITECTURE
(_unit VHDL(knn_class_tb 0 9(tb_architecture 0 12))
	(_version ve4)
	(_time 1619797202929 2021.04.30 11:40:02)
	(_source(\../src/TestBench/knn_class_TB.vhd\))
	(_parameters dbg tan)
	(_code 020c5104555503175c551158000403050105010754)
	(_coverage d)
	(_ent
		(_time 1619790256173)
	)
	(_comp
		(knn_class
			(_object
				(_port(_int CLK -1 0 16(_ent (_in))))
				(_port(_int TrainingData -2 0 17(_ent (_in))))
				(_port(_int TestData -3 0 18(_ent (_in))))
				(_port(_int rst -1 0 19(_ent (_in))))
				(_port(_int min_dists 0 0 20(_ent (_out))))
				(_port(_int done -1 0 21(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 86(_comp knn_class)
		(_port
			((CLK)(CLK))
			((TrainingData)(TrainingData))
			((TestData)(TestData))
			((rst)(rst))
			((min_dists)(min_dists))
			((done)(done))
		)
		(_use(_ent . knn_class)
		)
	)
	(_object
		(_type(_int ~distarr{1~to~5}~13 0 20(_array -4((_to i 1 i 5)))))
		(_sig(_int CLK -1 0 25(_arch(_uni))))
		(_sig(_int TrainingData -2 0 26(_arch(_uni))))
		(_sig(_int TestData -3 0 27(_arch(_uni(((i 50))((i 35))((i 13))((i 3))((i 0)))))))
		(_sig(_int rst -1 0 28(_arch(_uni))))
		(_type(_int ~distarr{1~to~5}~132 0 30(_array -4((_to i 1 i 5)))))
		(_sig(_int min_dists 1 0 30(_arch(_uni))))
		(_sig(_int done -1 0 31(_arch(_uni))))
		(_cnst(_int Data -2 0 34(_arch((((i 51))((i 35))((i 14))((i 2))((i 0)))(((i 49))((i 30))((i 14))((i 2))((i 0)))(((i 47))((i 32))((i 13))((i 2))((i 0)))(((i 46))((i 31))((i 15))((i 2))((i 0)))(((i 50))((i 36))((i 14))((i 2))((i 0)))(((i 54))((i 39))((i 17))((i 4))((i 0)))(((i 46))((i 34))((i 14))((i 3))((i 0)))(((i 50))((i 34))((i 15))((i 2))((i 0)))(((i 44))((i 29))((i 14))((i 2))((i 0)))(((i 49))((i 31))((i 15))((i 1))((i 0)))(((i 54))((i 37))((i 15))((i 2))((i 0)))(((i 48))((i 34))((i 16))((i 2))((i 0)))(((i 48))((i 30))((i 14))((i 1))((i 0)))(((i 43))((i 30))((i 11))((i 1))((i 0)))(((i 58))((i 40))((i 12))((i 2))((i 0)))(((i 57))((i 44))((i 15))((i 4))((i 0)))(((i 54))((i 39))((i 13))((i 4))((i 0)))(((i 51))((i 35))((i 14))((i 3))((i 0)))(((i 57))((i 38))((i 17))((i 3))((i 0)))(((i 51))((i 38))((i 15))((i 3))((i 0)))(((i 54))((i 34))((i 17))((i 2))((i 0)))(((i 51))((i 37))((i 15))((i 4))((i 0)))(((i 46))((i 36))((i 10))((i 2))((i 0)))(((i 51))((i 33))((i 17))((i 5))((i 0)))(((i 48))((i 34))((i 19))((i 2))((i 0)))(((i 50))((i 30))((i 16))((i 2))((i 0)))(((i 50))((i 34))((i 16))((i 4))((i 0)))(((i 52))((i 35))((i 15))((i 2))((i 0)))(((i 52))((i 34))((i 14))((i 2))((i 0)))(((i 47))((i 32))((i 16))((i 2))((i 0)))(((i 48))((i 31))((i 16))((i 2))((i 0)))(((i 54))((i 34))((i 15))((i 4))((i 0)))(((i 52))((i 41))((i 15))((i 1))((i 0)))(((i 55))((i 42))((i 14))((i 2))((i 0)))(((i 49))((i 31))((i 15))((i 2))((i 0)))(((i 50))((i 32))((i 12))((i 2))((i 0)))(((i 55))((i 35))((i 13))((i 2))((i 0)))(((i 49))((i 36))((i 14))((i 1))((i 0)))(((i 44))((i 30))((i 13))((i 2))((i 0)))(((i 51))((i 34))((i 15))((i 2))((i 0)))))))
		(_sig(_int SimulationActive -5 0 77(_arch(_uni((i 1))))))
		(_type(_int intarr5 0 78(_array -6((_to i 1 i 5)))))
		(_sig(_int result 2 0 79(_arch(_uni))))
		(_cnst(_int correct1 2 0 81(_arch(((i 1))((i 2))((i 2))((i 2))((i 3))))))
		(_cnst(_int correct2 2 0 82(_arch(((i 46))((i 47))((i 47))((i 47))((i 48))))))
		(_prcs
			(line__98(_arch 0 0 98(_prcs(_simple)(_trgt(7))(_sens(4))(_mon))))
			(line__107(_arch 1 0 107(_prcs(_wait_for)(_trgt(0))(_read(6)))))
			(line__118(_arch 2 0 118(_prcs(_wait_for)(_trgt(1)(2)(3)(6))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extfinalproject.Common.DataSlice(1 DataSlice)))
		(_type(_ext ~extfinalproject.Common.DataAttributes(1 DataAttributes)))
		(_type(_ext ~extfinalproject.Common.~UNSIGNED{7~downto~0}~15(1 ~UNSIGNED{7~downto~0}~15)))
		(_type(_ext ~extstd.standard.BOOLEAN(2 BOOLEAN)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED(3 UNRESOLVED_UNSIGNED)))
	)
	(_split (7)
	)
	(_use(ieee(std_logic_1164))(.(Common))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(72 30 58 16 2)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000042 55 416 0 testbench_for_knn_class
(_configuration VHDL (testbench_for_knn_class 0 141 (knn_class_tb))
	(_version ve4)
	(_time 1619797202932 2021.04.30 11:40:02)
	(_source(\../src/TestBench/knn_class_TB.vhd\))
	(_parameters dbg tan)
	(_code 020d070405545515060310585604570401040a0754)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . knn_class arch
			)
		)
	)
	(_use(std(standard))(.(Common))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
)
I 000045 55 3846          1619797732660 arch
(_unit VHDL(knn_class 0 6(arch 0 17))
	(_version ve4)
	(_time 1619797732661 2021.04.30 11:48:52)
	(_source(\../src/knn_class.vhd\))
	(_parameters dbg tan)
	(_code 48471c4a151f495d164d5b124a4e494f4b4f4b4e1a)
	(_coverage d)
	(_ent
		(_time 1619792953091)
	)
	(_comp
		(EuclideanDistance
			(_object
				(_port(_int CLK -1 0 21(_ent (_in))))
				(_port(_int TrainingData -3 0 22(_ent (_in))))
				(_port(_int TestData -3 0 23(_ent (_in))))
				(_port(_int Distance 1 0 24(_ent (_out))))
			)
		)
	)
	(_generate knn 0 37(_for 7 )
		(_inst e 0 38(_comp EuclideanDistance)
			(_port
				((CLK)(CLK))
				((TrainingData)(TrainingData(_object 1)))
				((TestData)(TestData))
				((Distance)(dist_std(_object 1)))
			)
			(_use(_ent . EuclideanDistance)
			)
		)
		(_object
			(_cnst(_int i 7 0 37(_arch)))
		)
	)
	(_generate d1 0 64(_for 8 )
		(_object
			(_cnst(_int j 8 0 64(_arch)))
			(_prcs
				(line__65(_arch 1 0 65(_prcs(_simple)(_trgt(7(_index 5))(7(_index 6))(7(_index 7))(7(_index 8))(7(_index 9))(7(_object 2))(7(_index 10))(7(_object 2))(8(_index 11))(8(_index 12))(8(_object 2))(8(_object 2))(8(_index 13))(8(_object 2)))(_sens(0)(3))(_mon)(_read(6(_index 14))(6(_object 2))(7(_index 15))(7(_index 16))(7(_index 17))(7(_index 18))(7(_index 19))(7(_index 20))(7(_index 21))(7(_index 22))(9(0))(9(1))))))
			)
		)
	)
	(_object
		(_port(_int CLK -1 0 8(_ent(_in)(_event))))
		(_port(_int TrainingData -2 0 9(_ent(_in))))
		(_port(_int TestData -3 0 10(_ent(_in))))
		(_port(_int rst -1 0 11(_ent(_in))))
		(_type(_int ~distarr{1~to~5}~12 0 12(_array -4((_to i 1 i 5)))))
		(_port(_int min_dists 0 0 12(_ent(_out))))
		(_port(_int done -1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 24(_array -1((_dto i 7 i 0)))))
		(_sig(_int dist_std -5 0 28(_arch(_uni))))
		(_type(_int ~distarr{1~to~40}~13 0 29(_array -4((_to i 1 i 40)))))
		(_sig(_int dist_un 2 0 29(_arch(_uni((_others(_others(i 2))))))))
		(_type(_int ~STD_LOGIC_VECTOR{1~to~39}~13 0 30(_array -1((_to i 1 i 39)))))
		(_sig(_int comp 3 0 30(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~to~39}~132 0 31(_array -1((_to i 1 i 39)))))
		(_cnst(_int done_const 4 0 31(_arch((_others(i 3))))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 32(_array -1((_dto i 1 i 0)))))
		(_sig(_int switch 5 0 32(_arch(_uni(_string \"00"\)))))
		(_type(_int ~INTEGER~range~0~to~10~13 0 33(_scalar (_to i 0 i 10))))
		(_sig(_int count 6 0 33(_arch(_uni((i 10))))))
		(_type(_int ~INTEGER~range~1~to~40~13 0 37(_scalar (_to i 1 i 40))))
		(_type(_int ~INTEGER~range~1~to~19~13 0 64(_scalar (_to i 1 i 19))))
		(_prcs
			(line__42(_arch 0 0 42(_prcs(_simple)(_trgt(9(0))(9(1))(9)(10))(_sens(0)(3))(_read(9(0))(9(1))(10)))))
			(line__102(_arch 2 0 102(_prcs(_simple)(_trgt(7(39))(7(40))(7(20))(8(20)))(_sens(0)(3))(_mon)(_read(6(40))(6(20))(7(40))(7(39))(9(0))(9(1))))))
			(line__129(_arch 3 0 129(_assignment(_alias((min_dists)(dist_un(t_1_5))))(_trgt(4))(_sens(7(t_1_5))))))
			(line__130(_arch 4 0 130(_assignment(_trgt(5))(_sens(8)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extfinalproject.Common.DataSlice(1 DataSlice)))
		(_type(_ext ~extfinalproject.Common.DataAttributes(1 DataAttributes)))
		(_type(_ext ~extfinalproject.Common.~UNSIGNED{7~downto~0}~15(1 ~UNSIGNED{7~downto~0}~15)))
		(_type(_ext ~extfinalproject.Common.std_array(1 std_array)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ~extstd.standard.INTEGER(3 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(.(Common))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(514)
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
	)
	(_model . arch 23 -1)
)
I 000056 55 4151          1619797740134 TB_ARCHITECTURE
(_unit VHDL(knn_class_tb 0 9(tb_architecture 0 12))
	(_version ve4)
	(_time 1619797740135 2021.04.30 11:49:00)
	(_source(\../src/TestBench/knn_class_TB.vhd\))
	(_parameters dbg tan)
	(_code 75212474252274602b22662f777374727672767023)
	(_coverage d)
	(_ent
		(_time 1619790256173)
	)
	(_comp
		(knn_class
			(_object
				(_port(_int CLK -1 0 16(_ent (_in))))
				(_port(_int TrainingData -2 0 17(_ent (_in))))
				(_port(_int TestData -3 0 18(_ent (_in))))
				(_port(_int rst -1 0 19(_ent (_in))))
				(_port(_int min_dists 0 0 20(_ent (_out))))
				(_port(_int done -1 0 21(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 86(_comp knn_class)
		(_port
			((CLK)(CLK))
			((TrainingData)(TrainingData))
			((TestData)(TestData))
			((rst)(rst))
			((min_dists)(min_dists))
			((done)(done))
		)
		(_use(_ent . knn_class)
		)
	)
	(_object
		(_type(_int ~distarr{1~to~5}~13 0 20(_array -4((_to i 1 i 5)))))
		(_sig(_int CLK -1 0 25(_arch(_uni))))
		(_sig(_int TrainingData -2 0 26(_arch(_uni))))
		(_sig(_int TestData -3 0 27(_arch(_uni(((i 50))((i 35))((i 13))((i 3))((i 0)))))))
		(_sig(_int rst -1 0 28(_arch(_uni))))
		(_type(_int ~distarr{1~to~5}~132 0 30(_array -4((_to i 1 i 5)))))
		(_sig(_int min_dists 1 0 30(_arch(_uni))))
		(_sig(_int done -1 0 31(_arch(_uni))))
		(_cnst(_int Data -2 0 34(_arch((((i 51))((i 35))((i 14))((i 2))((i 0)))(((i 49))((i 30))((i 14))((i 2))((i 0)))(((i 47))((i 32))((i 13))((i 2))((i 0)))(((i 46))((i 31))((i 15))((i 2))((i 0)))(((i 50))((i 36))((i 14))((i 2))((i 0)))(((i 54))((i 39))((i 17))((i 4))((i 0)))(((i 46))((i 34))((i 14))((i 3))((i 0)))(((i 50))((i 34))((i 15))((i 2))((i 0)))(((i 44))((i 29))((i 14))((i 2))((i 0)))(((i 49))((i 31))((i 15))((i 1))((i 0)))(((i 54))((i 37))((i 15))((i 2))((i 0)))(((i 48))((i 34))((i 16))((i 2))((i 0)))(((i 48))((i 30))((i 14))((i 1))((i 0)))(((i 43))((i 30))((i 11))((i 1))((i 0)))(((i 58))((i 40))((i 12))((i 2))((i 0)))(((i 57))((i 44))((i 15))((i 4))((i 0)))(((i 54))((i 39))((i 13))((i 4))((i 0)))(((i 51))((i 35))((i 14))((i 3))((i 0)))(((i 57))((i 38))((i 17))((i 3))((i 0)))(((i 51))((i 38))((i 15))((i 3))((i 0)))(((i 54))((i 34))((i 17))((i 2))((i 0)))(((i 51))((i 37))((i 15))((i 4))((i 0)))(((i 46))((i 36))((i 10))((i 2))((i 0)))(((i 51))((i 33))((i 17))((i 5))((i 0)))(((i 48))((i 34))((i 19))((i 2))((i 0)))(((i 50))((i 30))((i 16))((i 2))((i 0)))(((i 50))((i 34))((i 16))((i 4))((i 0)))(((i 52))((i 35))((i 15))((i 2))((i 0)))(((i 52))((i 34))((i 14))((i 2))((i 0)))(((i 47))((i 32))((i 16))((i 2))((i 0)))(((i 48))((i 31))((i 16))((i 2))((i 0)))(((i 54))((i 34))((i 15))((i 4))((i 0)))(((i 52))((i 41))((i 15))((i 1))((i 0)))(((i 55))((i 42))((i 14))((i 2))((i 0)))(((i 49))((i 31))((i 15))((i 2))((i 0)))(((i 50))((i 32))((i 12))((i 2))((i 0)))(((i 55))((i 35))((i 13))((i 2))((i 0)))(((i 49))((i 36))((i 14))((i 1))((i 0)))(((i 44))((i 30))((i 13))((i 2))((i 0)))(((i 51))((i 34))((i 15))((i 2))((i 0)))))))
		(_sig(_int SimulationActive -5 0 77(_arch(_uni((i 1))))))
		(_type(_int intarr5 0 78(_array -6((_to i 1 i 5)))))
		(_sig(_int result 2 0 79(_arch(_uni))))
		(_cnst(_int correct1 2 0 81(_arch(((i 1))((i 2))((i 2))((i 2))((i 3))))))
		(_cnst(_int correct2 2 0 82(_arch(((i 46))((i 47))((i 47))((i 47))((i 48))))))
		(_prcs
			(line__98(_arch 0 0 98(_prcs(_simple)(_trgt(7))(_sens(4))(_mon))))
			(line__107(_arch 1 0 107(_prcs(_wait_for)(_trgt(0))(_read(6)))))
			(line__118(_arch 2 0 118(_prcs(_wait_for)(_trgt(1)(2)(3)(6))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extfinalproject.Common.DataSlice(1 DataSlice)))
		(_type(_ext ~extfinalproject.Common.DataAttributes(1 DataAttributes)))
		(_type(_ext ~extfinalproject.Common.~UNSIGNED{7~downto~0}~15(1 ~UNSIGNED{7~downto~0}~15)))
		(_type(_ext ~extstd.standard.BOOLEAN(2 BOOLEAN)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED(3 UNRESOLVED_UNSIGNED)))
	)
	(_split (7)
	)
	(_use(ieee(std_logic_1164))(.(Common))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(72 30 58 16 2)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000042 55 416 0 testbench_for_knn_class
(_configuration VHDL (testbench_for_knn_class 0 141 (knn_class_tb))
	(_version ve4)
	(_time 1619797740138 2021.04.30 11:49:00)
	(_source(\../src/TestBench/knn_class_TB.vhd\))
	(_parameters dbg tan)
	(_code 75207274752322627174672f2173207376737d7023)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . knn_class arch
			)
		)
	)
	(_use(std(standard))(.(Common))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
)
I 000045 55 4046          1619797983851 arch
(_unit VHDL(knn_class 0 6(arch 0 17))
	(_version ve4)
	(_time 1619797983852 2021.04.30 11:53:03)
	(_source(\../src/knn_class.vhd\))
	(_parameters dbg tan)
	(_code 7c7c7c7d7a2b7d69227e6f267e7a7d7b7f7b7f7a2e)
	(_coverage d)
	(_ent
		(_time 1619792953091)
	)
	(_comp
		(EuclideanDistance
			(_object
				(_port(_int CLK -1 0 21(_ent (_in))))
				(_port(_int TrainingData -3 0 22(_ent (_in))))
				(_port(_int TestData -3 0 23(_ent (_in))))
				(_port(_int Distance 1 0 24(_ent (_out))))
			)
		)
	)
	(_generate knn 0 37(_for 7 )
		(_inst e 0 38(_comp EuclideanDistance)
			(_port
				((CLK)(CLK))
				((TrainingData)(TrainingData(_object 1)))
				((TestData)(TestData))
				((Distance)(dist_std(_object 1)))
			)
			(_use(_ent . EuclideanDistance)
			)
		)
		(_object
			(_cnst(_int i 7 0 37(_arch)))
			(_prcs
				(line__40(_arch 0 0 40(_assignment(_trgt(8(_object 1)))(_sens(6(_object 1)))(_read(6(_object 1))))))
			)
		)
	)
	(_generate d1 0 65(_for 8 )
		(_object
			(_cnst(_int j 8 0 65(_arch)))
			(_prcs
				(line__66(_arch 2 0 66(_prcs(_simple)(_trgt(7(_index 6))(7(_index 7))(7(_index 8))(7(_index 9))(7(_index 10))(7(_object 2))(7(_index 11))(7(_object 2))(9(_index 12))(9(_index 13))(9(_object 2))(9(_object 2))(9(_index 14))(9(_object 2)))(_sens(0)(3))(_mon)(_read(7(_index 15))(7(_index 16))(7(_index 17))(7(_index 18))(7(_index 19))(7(_index 20))(7(_index 21))(7(_index 22))(8(_index 23))(8(_object 2))(10(0))(10(1))))))
			)
		)
	)
	(_object
		(_port(_int CLK -1 0 8(_ent(_in)(_event))))
		(_port(_int TrainingData -2 0 9(_ent(_in))))
		(_port(_int TestData -3 0 10(_ent(_in))))
		(_port(_int rst -1 0 11(_ent(_in))))
		(_type(_int ~distarr{1~to~5}~12 0 12(_array -4((_to i 1 i 5)))))
		(_port(_int min_dists 0 0 12(_ent(_out))))
		(_port(_int done -1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 24(_array -1((_dto i 7 i 0)))))
		(_sig(_int dist_std -5 0 28(_arch(_uni))))
		(_type(_int ~distarr{1~to~40}~13 0 29(_array -4((_to i 1 i 40)))))
		(_sig(_int dist_un 2 0 29(_arch(_uni((_others(_others(i 2))))))))
		(_sig(_int distu 2 0 29(_arch(_uni((_others(_others(i 2))))))))
		(_type(_int ~STD_LOGIC_VECTOR{1~to~39}~13 0 30(_array -1((_to i 1 i 39)))))
		(_sig(_int comp 3 0 30(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~to~39}~132 0 31(_array -1((_to i 1 i 39)))))
		(_cnst(_int done_const 4 0 31(_arch((_others(i 3))))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 32(_array -1((_dto i 1 i 0)))))
		(_sig(_int switch 5 0 32(_arch(_uni(_string \"00"\)))))
		(_type(_int ~INTEGER~range~0~to~10~13 0 33(_scalar (_to i 0 i 10))))
		(_sig(_int count 6 0 33(_arch(_uni((i 10))))))
		(_type(_int ~INTEGER~range~1~to~40~13 0 37(_scalar (_to i 1 i 40))))
		(_type(_int ~INTEGER~range~1~to~19~13 0 65(_scalar (_to i 1 i 19))))
		(_prcs
			(line__43(_arch 1 0 43(_prcs(_simple)(_trgt(10(0))(10(1))(10)(11))(_sens(0)(3))(_read(10(0))(10(1))(11)))))
			(line__103(_arch 3 0 103(_prcs(_simple)(_trgt(7(39))(7(40))(7(20))(9(20)))(_sens(0)(3))(_mon)(_read(7(40))(7(39))(8(40))(8(20))(10(0))(10(1))))))
			(line__130(_arch 4 0 130(_assignment(_alias((min_dists)(dist_un(t_1_5))))(_trgt(4))(_sens(7(t_1_5))))))
			(line__131(_arch 5 0 131(_assignment(_trgt(5))(_sens(9)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extfinalproject.Common.DataSlice(1 DataSlice)))
		(_type(_ext ~extfinalproject.Common.DataAttributes(1 DataAttributes)))
		(_type(_ext ~extfinalproject.Common.~UNSIGNED{7~downto~0}~15(1 ~UNSIGNED{7~downto~0}~15)))
		(_type(_ext ~extfinalproject.Common.std_array(1 std_array)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(3 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(.(Common))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(514)
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
	)
	(_model . arch 24 -1)
)
I 000056 55 4151          1619797992251 TB_ARCHITECTURE
(_unit VHDL(knn_class_tb 0 9(tb_architecture 0 12))
	(_version ve4)
	(_time 1619797992252 2021.04.30 11:53:12)
	(_source(\../src/TestBench/knn_class_TB.vhd\))
	(_parameters dbg tan)
	(_code 525c5351050553470c054108505453555155515704)
	(_coverage d)
	(_ent
		(_time 1619790256173)
	)
	(_comp
		(knn_class
			(_object
				(_port(_int CLK -1 0 16(_ent (_in))))
				(_port(_int TrainingData -2 0 17(_ent (_in))))
				(_port(_int TestData -3 0 18(_ent (_in))))
				(_port(_int rst -1 0 19(_ent (_in))))
				(_port(_int min_dists 0 0 20(_ent (_out))))
				(_port(_int done -1 0 21(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 86(_comp knn_class)
		(_port
			((CLK)(CLK))
			((TrainingData)(TrainingData))
			((TestData)(TestData))
			((rst)(rst))
			((min_dists)(min_dists))
			((done)(done))
		)
		(_use(_ent . knn_class)
		)
	)
	(_object
		(_type(_int ~distarr{1~to~5}~13 0 20(_array -4((_to i 1 i 5)))))
		(_sig(_int CLK -1 0 25(_arch(_uni))))
		(_sig(_int TrainingData -2 0 26(_arch(_uni))))
		(_sig(_int TestData -3 0 27(_arch(_uni(((i 50))((i 35))((i 13))((i 3))((i 0)))))))
		(_sig(_int rst -1 0 28(_arch(_uni))))
		(_type(_int ~distarr{1~to~5}~132 0 30(_array -4((_to i 1 i 5)))))
		(_sig(_int min_dists 1 0 30(_arch(_uni))))
		(_sig(_int done -1 0 31(_arch(_uni))))
		(_cnst(_int Data -2 0 34(_arch((((i 51))((i 35))((i 14))((i 2))((i 0)))(((i 49))((i 30))((i 14))((i 2))((i 0)))(((i 47))((i 32))((i 13))((i 2))((i 0)))(((i 46))((i 31))((i 15))((i 2))((i 0)))(((i 50))((i 36))((i 14))((i 2))((i 0)))(((i 54))((i 39))((i 17))((i 4))((i 0)))(((i 46))((i 34))((i 14))((i 3))((i 0)))(((i 50))((i 34))((i 15))((i 2))((i 0)))(((i 44))((i 29))((i 14))((i 2))((i 0)))(((i 49))((i 31))((i 15))((i 1))((i 0)))(((i 54))((i 37))((i 15))((i 2))((i 0)))(((i 48))((i 34))((i 16))((i 2))((i 0)))(((i 48))((i 30))((i 14))((i 1))((i 0)))(((i 43))((i 30))((i 11))((i 1))((i 0)))(((i 58))((i 40))((i 12))((i 2))((i 0)))(((i 57))((i 44))((i 15))((i 4))((i 0)))(((i 54))((i 39))((i 13))((i 4))((i 0)))(((i 51))((i 35))((i 14))((i 3))((i 0)))(((i 57))((i 38))((i 17))((i 3))((i 0)))(((i 51))((i 38))((i 15))((i 3))((i 0)))(((i 54))((i 34))((i 17))((i 2))((i 0)))(((i 51))((i 37))((i 15))((i 4))((i 0)))(((i 46))((i 36))((i 10))((i 2))((i 0)))(((i 51))((i 33))((i 17))((i 5))((i 0)))(((i 48))((i 34))((i 19))((i 2))((i 0)))(((i 50))((i 30))((i 16))((i 2))((i 0)))(((i 50))((i 34))((i 16))((i 4))((i 0)))(((i 52))((i 35))((i 15))((i 2))((i 0)))(((i 52))((i 34))((i 14))((i 2))((i 0)))(((i 47))((i 32))((i 16))((i 2))((i 0)))(((i 48))((i 31))((i 16))((i 2))((i 0)))(((i 54))((i 34))((i 15))((i 4))((i 0)))(((i 52))((i 41))((i 15))((i 1))((i 0)))(((i 55))((i 42))((i 14))((i 2))((i 0)))(((i 49))((i 31))((i 15))((i 2))((i 0)))(((i 50))((i 32))((i 12))((i 2))((i 0)))(((i 55))((i 35))((i 13))((i 2))((i 0)))(((i 49))((i 36))((i 14))((i 1))((i 0)))(((i 44))((i 30))((i 13))((i 2))((i 0)))(((i 51))((i 34))((i 15))((i 2))((i 0)))))))
		(_sig(_int SimulationActive -5 0 77(_arch(_uni((i 1))))))
		(_type(_int intarr5 0 78(_array -6((_to i 1 i 5)))))
		(_sig(_int result 2 0 79(_arch(_uni))))
		(_cnst(_int correct1 2 0 81(_arch(((i 1))((i 2))((i 2))((i 2))((i 3))))))
		(_cnst(_int correct2 2 0 82(_arch(((i 46))((i 47))((i 47))((i 47))((i 48))))))
		(_prcs
			(line__98(_arch 0 0 98(_prcs(_simple)(_trgt(7))(_sens(4))(_mon))))
			(line__107(_arch 1 0 107(_prcs(_wait_for)(_trgt(0))(_read(6)))))
			(line__118(_arch 2 0 118(_prcs(_wait_for)(_trgt(1)(2)(3)(6))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extfinalproject.Common.DataSlice(1 DataSlice)))
		(_type(_ext ~extfinalproject.Common.DataAttributes(1 DataAttributes)))
		(_type(_ext ~extfinalproject.Common.~UNSIGNED{7~downto~0}~15(1 ~UNSIGNED{7~downto~0}~15)))
		(_type(_ext ~extstd.standard.BOOLEAN(2 BOOLEAN)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED(3 UNRESOLVED_UNSIGNED)))
	)
	(_split (7)
	)
	(_use(ieee(std_logic_1164))(.(Common))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(72 30 58 16 2)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000042 55 416 0 testbench_for_knn_class
(_configuration VHDL (testbench_for_knn_class 0 141 (knn_class_tb))
	(_version ve4)
	(_time 1619797992255 2021.04.30 11:53:12)
	(_source(\../src/TestBench/knn_class_TB.vhd\))
	(_parameters dbg tan)
	(_code 525d055155040545565340080654075451545a5704)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . knn_class arch
			)
		)
	)
	(_use(std(standard))(.(Common))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
)
I 000045 55 4061          1619799687101 arch
(_unit VHDL(knn_class 0 6(arch 0 17))
	(_version ve4)
	(_time 1619799687102 2021.04.30 12:21:27)
	(_source(\../src/knn_class.vhd\))
	(_parameters dbg tan)
	(_code cece949bce99cfdb919cdd94ccc8cfc9cdc9cdc89c)
	(_coverage d)
	(_ent
		(_time 1619792953091)
	)
	(_comp
		(EuclideanDistance
			(_object
				(_port(_int CLK -1 0 21(_ent (_in))))
				(_port(_int TrainingData -3 0 22(_ent (_in))))
				(_port(_int TestData -3 0 23(_ent (_in))))
				(_port(_int Distance 1 0 24(_ent (_out))))
			)
		)
	)
	(_generate knn 0 37(_for 7 )
		(_inst e 0 38(_comp EuclideanDistance)
			(_port
				((CLK)(CLK))
				((TrainingData)(TrainingData(_object 1)))
				((TestData)(TestData))
				((Distance)(dist_std(_object 1)))
			)
			(_use(_ent . EuclideanDistance)
			)
		)
		(_object
			(_cnst(_int i 7 0 37(_arch)))
			(_prcs
				(line__40(_arch 0 0 40(_assignment(_trgt(8(_object 1)))(_sens(6(_object 1)))(_read(6(_object 1))))))
			)
		)
	)
	(_object
		(_port(_int CLK -1 0 8(_ent(_in)(_event))))
		(_port(_int TrainingData -2 0 9(_ent(_in))))
		(_port(_int TestData -3 0 10(_ent(_in))))
		(_port(_int rst -1 0 11(_ent(_in))))
		(_type(_int ~distarr{1~to~5}~12 0 12(_array -4((_to i 1 i 5)))))
		(_port(_int min_dists 0 0 12(_ent(_out))))
		(_port(_int done -1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 24(_array -1((_dto i 7 i 0)))))
		(_sig(_int dist_std -5 0 28(_arch(_uni))))
		(_type(_int ~distarr{1~to~40}~13 0 29(_array -4((_to i 1 i 40)))))
		(_sig(_int dist_un 2 0 29(_arch(_uni((_others(_others(i 2))))))))
		(_sig(_int distu 2 0 29(_arch(_uni((_others(_others(i 2))))))))
		(_type(_int ~STD_LOGIC_VECTOR{1~to~39}~13 0 30(_array -1((_to i 1 i 39)))))
		(_sig(_int comp 3 0 30(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~to~39}~132 0 31(_array -1((_to i 1 i 39)))))
		(_cnst(_int done_const 4 0 31(_arch((_others(i 3))))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 32(_array -1((_dto i 1 i 0)))))
		(_sig(_int switch 5 0 32(_arch(_uni(_string \"00"\)))))
		(_type(_int ~INTEGER~range~0~to~10~13 0 33(_scalar (_to i 0 i 10))))
		(_sig(_int count 6 0 33(_arch(_uni((i 10))))))
		(_type(_int ~INTEGER~range~1~to~40~13 0 37(_scalar (_to i 1 i 40))))
		(_prcs
			(line__43(_arch 1 0 43(_prcs(_simple)(_trgt(7)(9)(10(1))(10(0))(10)(11))(_sens(0)(3))(_mon)(_read(7)(8)(10(1))(10(0))(11)))))
			(line__155(_arch 2 0 155(_assignment(_alias((min_dists)(dist_un(t_1_5))))(_trgt(4))(_sens(7(t_1_5))))))
			(line__156(_arch 3 0 156(_assignment(_trgt(5))(_sens(9)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extfinalproject.Common.DataSlice(1 DataSlice)))
		(_type(_ext ~extfinalproject.Common.DataAttributes(1 DataAttributes)))
		(_type(_ext ~extfinalproject.Common.~UNSIGNED{7~downto~0}~15(1 ~UNSIGNED{7~downto~0}~15)))
		(_type(_ext ~extfinalproject.Common.std_array(1 std_array)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(3 INTEGER)))
	)
	(_split (7)(9)
	)
	(_use(ieee(std_logic_1164))(.(Common))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(514)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 131586)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . arch 4 -1)
)
I 000056 55 4151          1619799692492 TB_ARCHITECTURE
(_unit VHDL(knn_class_tb 0 9(tb_architecture 0 12))
	(_version ve4)
	(_time 1619799692493 2021.04.30 12:21:32)
	(_source(\../src/TestBench/knn_class_TB.vhd\))
	(_parameters dbg tan)
	(_code dcddda8eda8bddc9828bcf86dedadddbdfdbdfd98a)
	(_coverage d)
	(_ent
		(_time 1619790256173)
	)
	(_comp
		(knn_class
			(_object
				(_port(_int CLK -1 0 16(_ent (_in))))
				(_port(_int TrainingData -2 0 17(_ent (_in))))
				(_port(_int TestData -3 0 18(_ent (_in))))
				(_port(_int rst -1 0 19(_ent (_in))))
				(_port(_int min_dists 0 0 20(_ent (_out))))
				(_port(_int done -1 0 21(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 86(_comp knn_class)
		(_port
			((CLK)(CLK))
			((TrainingData)(TrainingData))
			((TestData)(TestData))
			((rst)(rst))
			((min_dists)(min_dists))
			((done)(done))
		)
		(_use(_ent . knn_class)
		)
	)
	(_object
		(_type(_int ~distarr{1~to~5}~13 0 20(_array -4((_to i 1 i 5)))))
		(_sig(_int CLK -1 0 25(_arch(_uni))))
		(_sig(_int TrainingData -2 0 26(_arch(_uni))))
		(_sig(_int TestData -3 0 27(_arch(_uni(((i 50))((i 35))((i 13))((i 3))((i 0)))))))
		(_sig(_int rst -1 0 28(_arch(_uni))))
		(_type(_int ~distarr{1~to~5}~132 0 30(_array -4((_to i 1 i 5)))))
		(_sig(_int min_dists 1 0 30(_arch(_uni))))
		(_sig(_int done -1 0 31(_arch(_uni))))
		(_cnst(_int Data -2 0 34(_arch((((i 51))((i 35))((i 14))((i 2))((i 0)))(((i 49))((i 30))((i 14))((i 2))((i 0)))(((i 47))((i 32))((i 13))((i 2))((i 0)))(((i 46))((i 31))((i 15))((i 2))((i 0)))(((i 50))((i 36))((i 14))((i 2))((i 0)))(((i 54))((i 39))((i 17))((i 4))((i 0)))(((i 46))((i 34))((i 14))((i 3))((i 0)))(((i 50))((i 34))((i 15))((i 2))((i 0)))(((i 44))((i 29))((i 14))((i 2))((i 0)))(((i 49))((i 31))((i 15))((i 1))((i 0)))(((i 54))((i 37))((i 15))((i 2))((i 0)))(((i 48))((i 34))((i 16))((i 2))((i 0)))(((i 48))((i 30))((i 14))((i 1))((i 0)))(((i 43))((i 30))((i 11))((i 1))((i 0)))(((i 58))((i 40))((i 12))((i 2))((i 0)))(((i 57))((i 44))((i 15))((i 4))((i 0)))(((i 54))((i 39))((i 13))((i 4))((i 0)))(((i 51))((i 35))((i 14))((i 3))((i 0)))(((i 57))((i 38))((i 17))((i 3))((i 0)))(((i 51))((i 38))((i 15))((i 3))((i 0)))(((i 54))((i 34))((i 17))((i 2))((i 0)))(((i 51))((i 37))((i 15))((i 4))((i 0)))(((i 46))((i 36))((i 10))((i 2))((i 0)))(((i 51))((i 33))((i 17))((i 5))((i 0)))(((i 48))((i 34))((i 19))((i 2))((i 0)))(((i 50))((i 30))((i 16))((i 2))((i 0)))(((i 50))((i 34))((i 16))((i 4))((i 0)))(((i 52))((i 35))((i 15))((i 2))((i 0)))(((i 52))((i 34))((i 14))((i 2))((i 0)))(((i 47))((i 32))((i 16))((i 2))((i 0)))(((i 48))((i 31))((i 16))((i 2))((i 0)))(((i 54))((i 34))((i 15))((i 4))((i 0)))(((i 52))((i 41))((i 15))((i 1))((i 0)))(((i 55))((i 42))((i 14))((i 2))((i 0)))(((i 49))((i 31))((i 15))((i 2))((i 0)))(((i 50))((i 32))((i 12))((i 2))((i 0)))(((i 55))((i 35))((i 13))((i 2))((i 0)))(((i 49))((i 36))((i 14))((i 1))((i 0)))(((i 44))((i 30))((i 13))((i 2))((i 0)))(((i 51))((i 34))((i 15))((i 2))((i 0)))))))
		(_sig(_int SimulationActive -5 0 77(_arch(_uni((i 1))))))
		(_type(_int intarr5 0 78(_array -6((_to i 1 i 5)))))
		(_sig(_int result 2 0 79(_arch(_uni))))
		(_cnst(_int correct1 2 0 81(_arch(((i 1))((i 2))((i 2))((i 2))((i 3))))))
		(_cnst(_int correct2 2 0 82(_arch(((i 46))((i 47))((i 47))((i 47))((i 48))))))
		(_prcs
			(line__98(_arch 0 0 98(_prcs(_simple)(_trgt(7))(_sens(4))(_mon))))
			(line__107(_arch 1 0 107(_prcs(_wait_for)(_trgt(0))(_read(6)))))
			(line__118(_arch 2 0 118(_prcs(_wait_for)(_trgt(1)(2)(3)(6))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extfinalproject.Common.DataSlice(1 DataSlice)))
		(_type(_ext ~extfinalproject.Common.DataAttributes(1 DataAttributes)))
		(_type(_ext ~extfinalproject.Common.~UNSIGNED{7~downto~0}~15(1 ~UNSIGNED{7~downto~0}~15)))
		(_type(_ext ~extstd.standard.BOOLEAN(2 BOOLEAN)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED(3 UNRESOLVED_UNSIGNED)))
	)
	(_split (7)
	)
	(_use(ieee(std_logic_1164))(.(Common))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(72 30 58 16 2)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000042 55 416 0 testbench_for_knn_class
(_configuration VHDL (testbench_for_knn_class 0 141 (knn_class_tb))
	(_version ve4)
	(_time 1619799692496 2021.04.30 12:21:32)
	(_source(\../src/TestBench/knn_class_TB.vhd\))
	(_parameters dbg tan)
	(_code dcdc8c8e8a8a8bcbd8ddce8688da89dadfdad4d98a)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . knn_class arch
			)
		)
	)
	(_use(std(standard))(.(Common))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
)
I 000056 55 4151          1619799870496 TB_ARCHITECTURE
(_unit VHDL(knn_class_tb 0 9(tb_architecture 0 12))
	(_version ve4)
	(_time 1619799870497 2021.04.30 12:24:30)
	(_source(\../src/TestBench/knn_class_TB.vhd\))
	(_parameters dbg tan)
	(_code 2c297b282a7b2d39727b3f762e2a2d2b2f2b2f297a)
	(_coverage d)
	(_ent
		(_time 1619790256173)
	)
	(_comp
		(knn_class
			(_object
				(_port(_int CLK -1 0 16(_ent (_in))))
				(_port(_int TrainingData -2 0 17(_ent (_in))))
				(_port(_int TestData -3 0 18(_ent (_in))))
				(_port(_int rst -1 0 19(_ent (_in))))
				(_port(_int min_dists 0 0 20(_ent (_out))))
				(_port(_int done -1 0 21(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 86(_comp knn_class)
		(_port
			((CLK)(CLK))
			((TrainingData)(TrainingData))
			((TestData)(TestData))
			((rst)(rst))
			((min_dists)(min_dists))
			((done)(done))
		)
		(_use(_ent . knn_class)
		)
	)
	(_object
		(_type(_int ~distarr{1~to~5}~13 0 20(_array -4((_to i 1 i 5)))))
		(_sig(_int CLK -1 0 25(_arch(_uni))))
		(_sig(_int TrainingData -2 0 26(_arch(_uni))))
		(_sig(_int TestData -3 0 27(_arch(_uni(((i 50))((i 35))((i 13))((i 3))((i 0)))))))
		(_sig(_int rst -1 0 28(_arch(_uni))))
		(_type(_int ~distarr{1~to~5}~132 0 30(_array -4((_to i 1 i 5)))))
		(_sig(_int min_dists 1 0 30(_arch(_uni))))
		(_sig(_int done -1 0 31(_arch(_uni))))
		(_cnst(_int Data -2 0 34(_arch((((i 51))((i 35))((i 14))((i 2))((i 0)))(((i 49))((i 30))((i 14))((i 2))((i 0)))(((i 47))((i 32))((i 13))((i 2))((i 0)))(((i 46))((i 31))((i 15))((i 2))((i 0)))(((i 50))((i 36))((i 14))((i 2))((i 0)))(((i 54))((i 39))((i 17))((i 4))((i 0)))(((i 46))((i 34))((i 14))((i 3))((i 0)))(((i 50))((i 34))((i 15))((i 2))((i 0)))(((i 44))((i 29))((i 14))((i 2))((i 0)))(((i 49))((i 31))((i 15))((i 1))((i 0)))(((i 54))((i 37))((i 15))((i 2))((i 0)))(((i 48))((i 34))((i 16))((i 2))((i 0)))(((i 48))((i 30))((i 14))((i 1))((i 0)))(((i 43))((i 30))((i 11))((i 1))((i 0)))(((i 58))((i 40))((i 12))((i 2))((i 0)))(((i 57))((i 44))((i 15))((i 4))((i 0)))(((i 54))((i 39))((i 13))((i 4))((i 0)))(((i 51))((i 35))((i 14))((i 3))((i 0)))(((i 57))((i 38))((i 17))((i 3))((i 0)))(((i 51))((i 38))((i 15))((i 3))((i 0)))(((i 54))((i 34))((i 17))((i 2))((i 0)))(((i 51))((i 37))((i 15))((i 4))((i 0)))(((i 46))((i 36))((i 10))((i 2))((i 0)))(((i 51))((i 33))((i 17))((i 5))((i 0)))(((i 48))((i 34))((i 19))((i 2))((i 0)))(((i 50))((i 30))((i 16))((i 2))((i 0)))(((i 50))((i 34))((i 16))((i 4))((i 0)))(((i 52))((i 35))((i 15))((i 2))((i 0)))(((i 52))((i 34))((i 14))((i 2))((i 0)))(((i 47))((i 32))((i 16))((i 2))((i 0)))(((i 48))((i 31))((i 16))((i 2))((i 0)))(((i 54))((i 34))((i 15))((i 4))((i 0)))(((i 52))((i 41))((i 15))((i 1))((i 0)))(((i 55))((i 42))((i 14))((i 2))((i 0)))(((i 49))((i 31))((i 15))((i 2))((i 0)))(((i 50))((i 32))((i 12))((i 2))((i 0)))(((i 55))((i 35))((i 13))((i 2))((i 0)))(((i 49))((i 36))((i 14))((i 1))((i 0)))(((i 44))((i 30))((i 13))((i 2))((i 0)))(((i 51))((i 34))((i 15))((i 2))((i 0)))))))
		(_sig(_int SimulationActive -5 0 77(_arch(_uni((i 1))))))
		(_type(_int intarr5 0 78(_array -6((_to i 1 i 5)))))
		(_sig(_int result 2 0 79(_arch(_uni))))
		(_cnst(_int correct1 2 0 81(_arch(((i 1))((i 1))((i 1))((i 2))((i 2))))))
		(_cnst(_int correct2 2 0 82(_arch(((i 46))((i 47))((i 47))((i 47))((i 48))))))
		(_prcs
			(line__98(_arch 0 0 98(_prcs(_simple)(_trgt(7))(_sens(4))(_mon))))
			(line__107(_arch 1 0 107(_prcs(_wait_for)(_trgt(0))(_read(6)))))
			(line__118(_arch 2 0 118(_prcs(_wait_for)(_trgt(1)(2)(3)(6))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extfinalproject.Common.DataSlice(1 DataSlice)))
		(_type(_ext ~extfinalproject.Common.DataAttributes(1 DataAttributes)))
		(_type(_ext ~extfinalproject.Common.~UNSIGNED{7~downto~0}~15(1 ~UNSIGNED{7~downto~0}~15)))
		(_type(_ext ~extstd.standard.BOOLEAN(2 BOOLEAN)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED(3 UNRESOLVED_UNSIGNED)))
	)
	(_split (7)
	)
	(_use(ieee(std_logic_1164))(.(Common))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(72 30 58 16 2)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000042 55 416 0 testbench_for_knn_class
(_configuration VHDL (testbench_for_knn_class 0 141 (knn_class_tb))
	(_version ve4)
	(_time 1619799870500 2021.04.30 12:24:30)
	(_source(\../src/TestBench/knn_class_TB.vhd\))
	(_parameters dbg tan)
	(_code 3c383d396a6a6b2b383d2e66683a693a3f3a34396a)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . knn_class arch
			)
		)
	)
	(_use(std(standard))(.(Common))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
)
I 000045 55 4057          1619800083057 arch
(_unit VHDL(knn_class 0 6(arch 0 17))
	(_version ve4)
	(_time 1619800083058 2021.04.30 12:28:03)
	(_source(\../src/knn_class.vhd\))
	(_parameters dbg tan)
	(_code 7f7e2e7e7c287e6a2c2b6c257d797e787c787c792d)
	(_coverage d)
	(_ent
		(_time 1619792953091)
	)
	(_comp
		(EuclideanDistance
			(_object
				(_port(_int CLK -1 0 21(_ent (_in))))
				(_port(_int TrainingData -3 0 22(_ent (_in))))
				(_port(_int TestData -3 0 23(_ent (_in))))
				(_port(_int Distance 1 0 24(_ent (_out))))
			)
		)
	)
	(_generate knn 0 37(_for 7 )
		(_inst e 0 38(_comp EuclideanDistance)
			(_port
				((CLK)(CLK))
				((TrainingData)(TrainingData(_object 1)))
				((TestData)(TestData))
				((Distance)(dist_std(_object 1)))
			)
			(_use(_ent . EuclideanDistance)
			)
		)
		(_object
			(_cnst(_int i 7 0 37(_arch)))
			(_prcs
				(line__40(_arch 0 0 40(_assignment(_trgt(8(_object 1)))(_sens(6(_object 1)))(_read(6(_object 1))))))
			)
		)
	)
	(_object
		(_port(_int CLK -1 0 8(_ent(_in)(_event))))
		(_port(_int TrainingData -2 0 9(_ent(_in))))
		(_port(_int TestData -3 0 10(_ent(_in))))
		(_port(_int rst -1 0 11(_ent(_in))))
		(_type(_int ~distarr{1~to~5}~12 0 12(_array -4((_to i 1 i 5)))))
		(_port(_int min_dists 0 0 12(_ent(_out))))
		(_port(_int done -1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 24(_array -1((_dto i 7 i 0)))))
		(_sig(_int dist_std -5 0 28(_arch(_uni))))
		(_type(_int ~distarr{1~to~40}~13 0 29(_array -4((_to i 1 i 40)))))
		(_sig(_int dist_un 2 0 29(_arch(_uni((_others(_others(i 2))))))))
		(_sig(_int distu 2 0 29(_arch(_uni((_others(_others(i 2))))))))
		(_type(_int ~STD_LOGIC_VECTOR{1~to~39}~13 0 30(_array -1((_to i 1 i 39)))))
		(_sig(_int comp 3 0 30(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~to~39}~132 0 31(_array -1((_to i 1 i 39)))))
		(_cnst(_int done_const 4 0 31(_arch((_others(i 3))))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 32(_array -1((_dto i 1 i 0)))))
		(_sig(_int switch 5 0 32(_arch(_uni(_string \"00"\)))))
		(_type(_int ~INTEGER~range~0~to~10~13 0 33(_scalar (_to i 0 i 10))))
		(_sig(_int count 6 0 33(_arch(_uni((i 10))))))
		(_type(_int ~INTEGER~range~1~to~40~13 0 37(_scalar (_to i 1 i 40))))
		(_prcs
			(line__43(_arch 1 0 43(_prcs(_simple)(_trgt(7)(9)(10(1))(10(0))(10)(11))(_sens(0)(3))(_mon)(_read(7)(8)(10(1))(10(0))(11)))))
			(line__89(_arch 2 0 89(_assignment(_alias((min_dists)(dist_un(t_1_5))))(_trgt(4))(_sens(7(t_1_5))))))
			(line__90(_arch 3 0 90(_assignment(_trgt(5))(_sens(9)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extfinalproject.Common.DataSlice(1 DataSlice)))
		(_type(_ext ~extfinalproject.Common.DataAttributes(1 DataAttributes)))
		(_type(_ext ~extfinalproject.Common.~UNSIGNED{7~downto~0}~15(1 ~UNSIGNED{7~downto~0}~15)))
		(_type(_ext ~extfinalproject.Common.std_array(1 std_array)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(3 INTEGER)))
	)
	(_split (7)(9)
	)
	(_use(ieee(std_logic_1164))(.(Common))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(514)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 131586)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . arch 4 -1)
)
I 000045 55 5537          1619806737555 arch
(_unit VHDL(finalproject 0 6(arch 0 15))
	(_version ve4)
	(_time 1619806737556 2021.04.30 14:18:57)
	(_source(\../src/FinalProject.vhd\))
	(_parameters dbg tan)
	(_code eaeceab9b2bdebfce2eda9b1bbede8ecbcecbbecef)
	(_coverage d)
	(_ent
		(_time 1619806711914)
	)
	(_comp
		(embedded_soc
			(_object
				(_port(_int clk_clk -1 0 18(_ent (_in((i 1))))))
				(_port(_int reset_reset_n -1 0 19(_ent (_in((i 1))))))
				(_port(_int led_export 2 0 20(_ent (_out))))
				(_port(_int switches_export 2 0 21(_ent (_in((_others(i 1)))))))
			)
		)
		(IrisDataManager
			(_object
				(_port(_int CLK -1 0 27(_ent (_in))))
				(_port(_int SelectDataType -1 0 28(_ent (_in))))
				(_port(_int SelectDataIndex 3 0 29(_ent (_in))))
				(_port(_int SelectDataOut -2 0 30(_ent (_out))))
			)
		)
		(knn_class
			(_object
				(_port(_int CLK -1 0 45(_ent (_in))))
				(_port(_int TrainingData -3 0 46(_ent (_in))))
				(_port(_int TestData -2 0 47(_ent (_in))))
				(_port(_int rst -1 0 48(_ent (_in))))
				(_port(_int min_dists 5 0 49(_ent (_out))))
				(_port(_int done -1 0 50(_ent (_out))))
			)
		)
	)
	(_inst u0 0 82(_comp embedded_soc)
		(_port
			((clk_clk)(CLOCK_50))
			((reset_reset_n)(KEY(0)))
			((led_export)(LEDR_export))
			((switches_export)(SW))
		)
		(_use(_implicit)
			(_port
				((clk_clk)(clk_clk))
				((reset_reset_n)(reset_reset_n))
				((led_export)(led_export))
				((switches_export)(switches_export))
			)
		)
	)
	(_inst u1 0 90(_comp IrisDataManager)
		(_port
			((CLK)(CLOCK_50))
			((SelectDataType)(IrisDataType))
			((SelectDataIndex)(IrisIndex))
			((SelectDataOut)(IrisDataOut))
		)
		(_use(_ent . IrisDataManager)
		)
	)
	(_inst k1 0 98(_comp knn_class)
		(_port
			((CLK)(CLOCK_50))
			((TrainingData)(kData))
			((TestData)(test_data))
			((rst)(rst_k))
			((min_dists)(min_dists))
			((done)(done_k))
		)
		(_use(_ent . knn_class)
		)
	)
	(_object
		(_port(_int CLOCK_50 -1 0 8(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 9(_array -1((_dto i 3 i 0)))))
		(_port(_int KEY 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~12 0 10(_array -1((_dto i 9 i 0)))))
		(_port(_int SW 1 0 10(_ent(_in))))
		(_port(_int LEDR 1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 20(_array -1((_dto i 9 i 0)))))
		(_type(_int ~UNSIGNED{6~downto~0}~13 0 29(_array -1((_dto i 6 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 39(_array -1((_dto i 7 i 0)))))
		(_type(_int ~distarr{1~to~5}~13 0 49(_array -4((_to i 1 i 5)))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~132 0 55(_array -1((_dto i 9 i 0)))))
		(_sig(_int LEDR_export 6 0 55(_arch(_uni))))
		(_sig(_int IrisDataType -1 0 57(_arch(_uni))))
		(_sig(_int IrisDataOut -2 0 58(_arch(_uni))))
		(_type(_int ~UNSIGNED{6~downto~0}~134 0 59(_array -1((_dto i 6 i 0)))))
		(_sig(_int IrisIndex 7 0 59(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 61(_array -1((_dto i 15 i 0)))))
		(_sig(_int SqrtRadical 8 0 61(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 62(_array -1((_dto i 7 i 0)))))
		(_sig(_int SqrtResult 9 0 62(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 63(_array -1((_dto i 8 i 0)))))
		(_sig(_int SqrtRemainder 10 0 63(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 65(_array -1((_dto i 1 i 0)))))
		(_sig(_int state 11 0 65(_arch(_uni(_string \"01"\)))))
		(_sig(_int nstate 11 0 65(_arch(_uni(_string \"01"\)))))
		(_type(_int ~INTEGER~range~0~to~120~13 0 66(_scalar (_to i 0 i 120))))
		(_sig(_int count 12 0 66(_arch(_uni((i 0))))))
		(_sig(_int training_data -5 0 67(_arch(_uni))))
		(_type(_int ~UNSIGNED{3~downto~0}~13 0 68(_array -1((_dto i 3 i 0)))))
		(_sig(_int wait_count 13 0 68(_arch(_uni((_others(i 3)))))))
		(_type(_int ~UNSIGNED{wait_count'range}~13 0 69(_array -1((_dto i 3 i 0)))))
		(_sig(_int wait_zero 14 0 69(_arch(_uni((_others(i 2)))))))
		(_sig(_int test_data -2 0 70(_arch(_uni))))
		(_sig(_int classifications -6 0 71(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~2~13 0 72(_scalar (_to i 0 i 2))))
		(_sig(_int knn_out 15 0 72(_arch(_uni))))
		(_sig(_int rst_k -1 0 73(_arch(_uni))))
		(_sig(_int done_k -1 0 74(_arch(_uni))))
		(_sig(_int kData -3 0 75(_arch(_uni))))
		(_type(_int ~distarr{1~to~5}~138 0 76(_array -4((_to i 1 i 5)))))
		(_sig(_int min_dists 16 0 76(_arch(_uni))))
		(_type(_int ~distarr{1~to~5}~1311 0 77(_array -4((_to i 1 i 5)))))
		(_type(_int distarr_array 0 77(_array 17((_to i 0 i 2)))))
		(_sig(_int mins 18 0 78(_arch(_uni))))
		(_prcs
			(line__108(_arch 0 0 108(_prcs(_simple)(_trgt(5)(7)(11)(13)(14)(15)(17)(18))(_sens(0))(_mon)(_read(6)(11(1))(11(0))(12)(13)(15)(16)(19)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extfinalproject.Common.DataAttributes(1 DataAttributes)))
		(_type(_ext ~extfinalproject.Common.DataSlice(1 DataSlice)))
		(_type(_ext ~extfinalproject.Common.~UNSIGNED{7~downto~0}~15(1 ~UNSIGNED{7~downto~0}~15)))
		(_type(_ext ~extfinalproject.Common.DataArray(1 DataArray)))
		(_type(_ext ~extfinalproject.Common.TestClass(1 TestClass)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(2 NATURAL)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
	)
	(_split (14)(18)
	)
	(_use(ieee(std_logic_1164))(.(Common))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(50529027)
	)
	(_model . arch 1 -1)
)
I 000045 55 6378          1619808771993 arch
(_unit VHDL(finalproject 0 6(arch 0 15))
	(_version ve4)
	(_time 1619808771994 2021.04.30 14:52:51)
	(_source(\../src/FinalProject.vhd\))
	(_parameters dbg tan)
	(_code efe8e8bcb0b8eef9bcb8acb4bee8ede9b9e9bee9ea)
	(_coverage d)
	(_ent
		(_time 1619806711914)
	)
	(_comp
		(embedded_soc
			(_object
				(_port(_int clk_clk -1 0 18(_ent (_in((i 1))))))
				(_port(_int reset_reset_n -1 0 19(_ent (_in((i 1))))))
				(_port(_int led_export 2 0 20(_ent (_out))))
				(_port(_int switches_export 2 0 21(_ent (_in((_others(i 1)))))))
			)
		)
		(IrisDataManager
			(_object
				(_port(_int CLK -1 0 27(_ent (_in))))
				(_port(_int SelectDataType -1 0 28(_ent (_in))))
				(_port(_int SelectDataIndex 3 0 29(_ent (_in))))
				(_port(_int SelectDataOut -2 0 30(_ent (_out))))
			)
		)
		(knn_class
			(_object
				(_port(_int CLK -1 0 45(_ent (_in))))
				(_port(_int TrainingData -3 0 46(_ent (_in))))
				(_port(_int TestData -2 0 47(_ent (_in))))
				(_port(_int rst -1 0 48(_ent (_in))))
				(_port(_int min_dists 5 0 49(_ent (_out))))
				(_port(_int done -1 0 50(_ent (_out))))
			)
		)
	)
	(_inst u0 0 85(_comp embedded_soc)
		(_port
			((clk_clk)(CLOCK_50))
			((reset_reset_n)(KEY(0)))
			((led_export)(LEDR_export))
			((switches_export)(SW))
		)
		(_use(_implicit)
			(_port
				((clk_clk)(clk_clk))
				((reset_reset_n)(reset_reset_n))
				((led_export)(led_export))
				((switches_export)(switches_export))
			)
		)
	)
	(_inst u1 0 93(_comp IrisDataManager)
		(_port
			((CLK)(CLOCK_50))
			((SelectDataType)(IrisDataType))
			((SelectDataIndex)(IrisIndex))
			((SelectDataOut)(IrisDataOut))
		)
		(_use(_ent . IrisDataManager)
		)
	)
	(_inst k1 0 101(_comp knn_class)
		(_port
			((CLK)(CLOCK_50))
			((TrainingData)(kData))
			((TestData)(test_data))
			((rst)(rst_k))
			((min_dists)(min_dists))
			((done)(done_k))
		)
		(_use(_ent . knn_class)
		)
	)
	(_generate s1 0 112(_for 21 )
		(_object
			(_cnst(_int i 21 0 112(_arch)))
			(_prcs
				(line__113(_arch 1 0 113(_assignment(_trgt(22(_object 1)))(_sens(14)(26)))))
			)
		)
	)
	(_object
		(_port(_int CLOCK_50 -1 0 8(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 9(_array -1((_dto i 3 i 0)))))
		(_port(_int KEY 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~12 0 10(_array -1((_dto i 9 i 0)))))
		(_port(_int SW 1 0 10(_ent(_in))))
		(_port(_int LEDR 1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 20(_array -1((_dto i 9 i 0)))))
		(_type(_int ~UNSIGNED{6~downto~0}~13 0 29(_array -1((_dto i 6 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 39(_array -1((_dto i 7 i 0)))))
		(_type(_int ~distarr{1~to~5}~13 0 49(_array -4((_to i 1 i 5)))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~132 0 55(_array -1((_dto i 9 i 0)))))
		(_sig(_int LEDR_export 6 0 55(_arch(_uni))))
		(_sig(_int IrisDataType -1 0 57(_arch(_uni))))
		(_sig(_int IrisDataOut -2 0 58(_arch(_uni))))
		(_type(_int ~UNSIGNED{6~downto~0}~134 0 59(_array -1((_dto i 6 i 0)))))
		(_sig(_int IrisIndex 7 0 59(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 61(_array -1((_dto i 15 i 0)))))
		(_sig(_int SqrtRadical 8 0 61(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 62(_array -1((_dto i 7 i 0)))))
		(_sig(_int SqrtResult 9 0 62(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 63(_array -1((_dto i 8 i 0)))))
		(_sig(_int SqrtRemainder 10 0 63(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 65(_array -1((_dto i 2 i 0)))))
		(_sig(_int state 11 0 65(_arch(_uni(_string \"001"\)))))
		(_sig(_int nstate 11 0 65(_arch(_uni(_string \"001"\)))))
		(_type(_int ~INTEGER~range~0~to~120~13 0 66(_scalar (_to i 0 i 120))))
		(_sig(_int count 12 0 66(_arch(_uni((i 0))))))
		(_sig(_int training_data -5 0 67(_arch(_uni))))
		(_type(_int ~UNSIGNED{2~downto~0}~13 0 68(_array -1((_dto i 2 i 0)))))
		(_sig(_int wait_count 13 0 68(_arch(_uni((_others(i 3)))))))
		(_type(_int ~UNSIGNED{wait_count'range}~13 0 69(_array -1((_dto i 2 i 0)))))
		(_sig(_int wait_zero 14 0 69(_arch(_uni((_others(i 2)))))))
		(_sig(_int test_data -2 0 70(_arch(_uni))))
		(_sig(_int classifications -6 0 71(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~2~13 0 72(_scalar (_to i 0 i 2))))
		(_sig(_int knn_out 15 0 72(_arch(_uni))))
		(_sig(_int rst_k -1 0 73(_arch(_uni))))
		(_sig(_int done_k -1 0 74(_arch(_uni))))
		(_sig(_int kData -3 0 75(_arch(_uni))))
		(_type(_int ~distarr{1~to~5}~139 0 76(_array -4((_to i 1 i 5)))))
		(_sig(_int min_dists 16 0 76(_arch(_uni))))
		(_type(_int ~distarr{1~to~5}~1312 0 77(_array -4((_to i 1 i 5)))))
		(_type(_int distarr_array 0 77(_array 17((_to i 0 i 2)))))
		(_sig(_int mins 18 0 78(_arch(_uni))))
		(_cnst(_int data_offset -7 0 79(_arch((i 40)))))
		(_type(_int ~INTEGER~range~0~to~2~1313 0 80(_scalar (_to i 0 i 2))))
		(_sig(_int offset_count 19 0 80(_arch(_uni((i 0))))))
		(_type(_int ~INTEGER~range~0~to~80~13 0 81(_scalar (_to i 0 i 80))))
		(_sig(_int offset 20 0 81(_arch(_uni))))
		(_type(_int ~INTEGER~range~1~to~40~13 0 112(_scalar (_to i 1 i 40))))
		(_prcs
			(line__111(_arch 0 0 111(_assignment(_trgt(26))(_sens(25)))))
			(line__116(_arch 2 0 116(_assignment(_trgt(24))(_sens(23)(25)))))
			(line__118(_arch 3 0 118(_prcs(_simple)(_trgt(5)(7)(11)(13)(14)(15)(17)(18)(25))(_sens(0))(_mon)(_read(6)(11(1))(11(0))(12)(13)(15)(16)(19)(21)(25)))))
			(line__162(_arch 4 0 162(_prcs(_simple)(_trgt(12(2))(12(0))(12(1))(12))(_sens(11)(13)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extfinalproject.Common.DataAttributes(1 DataAttributes)))
		(_type(_ext ~extfinalproject.Common.DataSlice(1 DataSlice)))
		(_type(_ext ~extfinalproject.Common.~UNSIGNED{7~downto~0}~15(1 ~UNSIGNED{7~downto~0}~15)))
		(_type(_ext ~extfinalproject.Common.DataArray(1 DataArray)))
		(_type(_ext ~extfinalproject.Common.TestClass(1 TestClass)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(2 NATURAL)))
	)
	(_split (24)(14)(18)
	)
	(_use(ieee(std_logic_1164))(.(Common))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(197379)
		(131586)
		(197122)
		(131842)
	)
	(_model . arch 5 -1)
)
I 000045 55 6378          1619808879162 arch
(_unit VHDL(finalproject 0 6(arch 0 15))
	(_version ve4)
	(_time 1619808879163 2021.04.30 14:54:39)
	(_source(\../src/FinalProject.vhd\))
	(_parameters dbg tan)
	(_code 93c7919c99c49285c0c4d0c8c2949195c595c29596)
	(_coverage d)
	(_ent
		(_time 1619806711914)
	)
	(_comp
		(embedded_soc
			(_object
				(_port(_int clk_clk -1 0 18(_ent (_in((i 1))))))
				(_port(_int reset_reset_n -1 0 19(_ent (_in((i 1))))))
				(_port(_int led_export 2 0 20(_ent (_out))))
				(_port(_int switches_export 2 0 21(_ent (_in((_others(i 1)))))))
			)
		)
		(IrisDataManager
			(_object
				(_port(_int CLK -1 0 27(_ent (_in))))
				(_port(_int SelectDataType -1 0 28(_ent (_in))))
				(_port(_int SelectDataIndex 3 0 29(_ent (_in))))
				(_port(_int SelectDataOut -2 0 30(_ent (_out))))
			)
		)
		(knn_class
			(_object
				(_port(_int CLK -1 0 45(_ent (_in))))
				(_port(_int TrainingData -3 0 46(_ent (_in))))
				(_port(_int TestData -2 0 47(_ent (_in))))
				(_port(_int rst -1 0 48(_ent (_in))))
				(_port(_int min_dists 5 0 49(_ent (_out))))
				(_port(_int done -1 0 50(_ent (_out))))
			)
		)
	)
	(_inst u0 0 85(_comp embedded_soc)
		(_port
			((clk_clk)(CLOCK_50))
			((reset_reset_n)(KEY(0)))
			((led_export)(LEDR_export))
			((switches_export)(SW))
		)
		(_use(_implicit)
			(_port
				((clk_clk)(clk_clk))
				((reset_reset_n)(reset_reset_n))
				((led_export)(led_export))
				((switches_export)(switches_export))
			)
		)
	)
	(_inst u1 0 93(_comp IrisDataManager)
		(_port
			((CLK)(CLOCK_50))
			((SelectDataType)(IrisDataType))
			((SelectDataIndex)(IrisIndex))
			((SelectDataOut)(IrisDataOut))
		)
		(_use(_ent . IrisDataManager)
		)
	)
	(_inst k1 0 101(_comp knn_class)
		(_port
			((CLK)(CLOCK_50))
			((TrainingData)(kData))
			((TestData)(test_data))
			((rst)(rst_k))
			((min_dists)(min_dists))
			((done)(done_k))
		)
		(_use(_ent . knn_class)
		)
	)
	(_generate s1 0 112(_for 21 )
		(_object
			(_cnst(_int i 21 0 112(_arch)))
			(_prcs
				(line__113(_arch 1 0 113(_assignment(_trgt(22(_object 1)))(_sens(14)(26)))))
			)
		)
	)
	(_object
		(_port(_int CLOCK_50 -1 0 8(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 9(_array -1((_dto i 3 i 0)))))
		(_port(_int KEY 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~12 0 10(_array -1((_dto i 9 i 0)))))
		(_port(_int SW 1 0 10(_ent(_in))))
		(_port(_int LEDR 1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 20(_array -1((_dto i 9 i 0)))))
		(_type(_int ~UNSIGNED{6~downto~0}~13 0 29(_array -1((_dto i 6 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 39(_array -1((_dto i 7 i 0)))))
		(_type(_int ~distarr{1~to~5}~13 0 49(_array -4((_to i 1 i 5)))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~132 0 55(_array -1((_dto i 9 i 0)))))
		(_sig(_int LEDR_export 6 0 55(_arch(_uni))))
		(_sig(_int IrisDataType -1 0 57(_arch(_uni))))
		(_sig(_int IrisDataOut -2 0 58(_arch(_uni))))
		(_type(_int ~UNSIGNED{6~downto~0}~134 0 59(_array -1((_dto i 6 i 0)))))
		(_sig(_int IrisIndex 7 0 59(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 61(_array -1((_dto i 15 i 0)))))
		(_sig(_int SqrtRadical 8 0 61(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 62(_array -1((_dto i 7 i 0)))))
		(_sig(_int SqrtResult 9 0 62(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 63(_array -1((_dto i 8 i 0)))))
		(_sig(_int SqrtRemainder 10 0 63(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 65(_array -1((_dto i 2 i 0)))))
		(_sig(_int state 11 0 65(_arch(_uni(_string \"001"\)))))
		(_sig(_int nstate 11 0 65(_arch(_uni(_string \"001"\)))))
		(_type(_int ~INTEGER~range~0~to~120~13 0 66(_scalar (_to i 0 i 120))))
		(_sig(_int count 12 0 66(_arch(_uni((i 0))))))
		(_sig(_int training_data -5 0 67(_arch(_uni))))
		(_type(_int ~UNSIGNED{2~downto~0}~13 0 68(_array -1((_dto i 2 i 0)))))
		(_sig(_int wait_count 13 0 68(_arch(_uni((_others(i 3)))))))
		(_type(_int ~UNSIGNED{wait_count'range}~13 0 69(_array -1((_dto i 2 i 0)))))
		(_sig(_int wait_zero 14 0 69(_arch(_uni((_others(i 2)))))))
		(_sig(_int test_data -2 0 70(_arch(_uni))))
		(_sig(_int classifications -6 0 71(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~2~13 0 72(_scalar (_to i 0 i 2))))
		(_sig(_int knn_out 15 0 72(_arch(_uni))))
		(_sig(_int rst_k -1 0 73(_arch(_uni))))
		(_sig(_int done_k -1 0 74(_arch(_uni))))
		(_sig(_int kData -3 0 75(_arch(_uni))))
		(_type(_int ~distarr{1~to~5}~139 0 76(_array -4((_to i 1 i 5)))))
		(_sig(_int min_dists 16 0 76(_arch(_uni))))
		(_type(_int ~distarr{1~to~5}~1312 0 77(_array -4((_to i 1 i 5)))))
		(_type(_int distarr_array 0 77(_array 17((_to i 0 i 2)))))
		(_sig(_int mins 18 0 78(_arch(_uni))))
		(_cnst(_int data_offset -7 0 79(_arch((i 40)))))
		(_type(_int ~INTEGER~range~0~to~2~1313 0 80(_scalar (_to i 0 i 2))))
		(_sig(_int offset_count 19 0 80(_arch(_uni((i 0))))))
		(_type(_int ~INTEGER~range~0~to~80~13 0 81(_scalar (_to i 0 i 80))))
		(_sig(_int offset 20 0 81(_arch(_uni))))
		(_type(_int ~INTEGER~range~1~to~40~13 0 112(_scalar (_to i 1 i 40))))
		(_prcs
			(line__111(_arch 0 0 111(_assignment(_trgt(26))(_sens(25)))))
			(line__116(_arch 2 0 116(_assignment(_trgt(24))(_sens(23)(25)))))
			(line__118(_arch 3 0 118(_prcs(_simple)(_trgt(5)(7)(11)(13)(14)(15)(17)(18)(25))(_sens(0))(_mon)(_read(6)(11(1))(11(0))(12)(13)(15)(16)(19)(21)(25)))))
			(line__162(_arch 4 0 162(_prcs(_simple)(_trgt(12(2))(12(0))(12(1))(12))(_sens(11)(13)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extfinalproject.Common.DataAttributes(1 DataAttributes)))
		(_type(_ext ~extfinalproject.Common.DataSlice(1 DataSlice)))
		(_type(_ext ~extfinalproject.Common.~UNSIGNED{7~downto~0}~15(1 ~UNSIGNED{7~downto~0}~15)))
		(_type(_ext ~extfinalproject.Common.DataArray(1 DataArray)))
		(_type(_ext ~extfinalproject.Common.TestClass(1 TestClass)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(2 NATURAL)))
	)
	(_split (24)(14)(18)
	)
	(_use(ieee(std_logic_1164))(.(Common))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(197379)
		(131586)
		(197122)
		(131842)
	)
	(_model . arch 5 -1)
)
V 000038 55 1260 1619809174747 common
(_unit VHDL(common 0 5)
	(_version ve4)
	(_time 1619809174748 2021.04.30 14:59:34)
	(_source(\../src/Common.vhd\))
	(_parameters dbg tan)
	(_code 3d3839383f6a3d2b696e7b67393b3e3b6b3b693b69)
	(_coverage d)
	(_object
		(_type(_int DataAttributes 0 6(_array -1((_to i 0 i 4)))))
		(_type(_int DataArray 0 7(_array 0((_to i 0 i 119)))))
		(_type(_int ~INTEGER~range~0~to~2~15 0 8(_scalar (_to i 0 i 2))))
		(_type(_int TestClass 0 8(_array 2((_to i 1 i 40)))))
		(_type(_int DataSlice 0 9(_array 0((_to i 1 i 40)))))
		(_type(_int ~INTEGER~range~0~to~2~152 0 10(_scalar (_to i 0 i 2))))
		(_type(_int classarr 0 10(_array 5((_uto i 0 i 2147483647)))))
		(_type(_int ~UNSIGNED{7~downto~0}~15 0 11(_array -2((_dto i 7 i 0)))))
		(_type(_int distarr 0 11(_array 7((_uto i 0 i 2147483647)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~15 0 12(_array -2((_dto i 7 i 0)))))
		(_type(_int std_array 0 12(_array 9((_to i 1 i 40)))))
		(_type(_int ~distarr{1~to~5}~15 0 13(_array 7((_to i 1 i 5)))))
		(_type(_int distarr_array 0 13(_array 11((_to i 0 i 2)))))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
)
I 000045 55 6318          1619809202968 arch
(_unit VHDL(finalproject 0 6(arch 0 15))
	(_version ve4)
	(_time 1619809202969 2021.04.30 15:00:02)
	(_source(\../src/FinalProject.vhd\))
	(_parameters dbg tan)
	(_code 782f7b79792f796e2b2f3b23297f7a7e2e7e297e7d)
	(_coverage d)
	(_ent
		(_time 1619809202966)
	)
	(_comp
		(embedded_soc
			(_object
				(_port(_int clk_clk -1 0 18(_ent (_in((i 1))))))
				(_port(_int reset_reset_n -1 0 19(_ent (_in((i 1))))))
				(_port(_int led_export 2 0 20(_ent (_out))))
				(_port(_int switches_export 2 0 21(_ent (_in((_others(i 1)))))))
			)
		)
		(IrisDataManager
			(_object
				(_port(_int CLK -1 0 27(_ent (_in))))
				(_port(_int SelectDataType -1 0 28(_ent (_in))))
				(_port(_int SelectDataIndex 3 0 29(_ent (_in))))
				(_port(_int SelectDataOut -2 0 30(_ent (_out))))
			)
		)
		(knn_class
			(_object
				(_port(_int CLK -1 0 45(_ent (_in))))
				(_port(_int TrainingData -3 0 46(_ent (_in))))
				(_port(_int TestData -2 0 47(_ent (_in))))
				(_port(_int rst -1 0 48(_ent (_in))))
				(_port(_int min_dists 5 0 49(_ent (_out))))
				(_port(_int done -1 0 50(_ent (_out))))
			)
		)
	)
	(_inst u0 0 85(_comp embedded_soc)
		(_port
			((clk_clk)(CLOCK_50))
			((reset_reset_n)(KEY(0)))
			((led_export)(LEDR_export))
			((switches_export)(SW))
		)
		(_use(_implicit)
			(_port
				((clk_clk)(clk_clk))
				((reset_reset_n)(reset_reset_n))
				((led_export)(led_export))
				((switches_export)(switches_export))
			)
		)
	)
	(_inst u1 0 93(_comp IrisDataManager)
		(_port
			((CLK)(CLOCK_50))
			((SelectDataType)(IrisDataType))
			((SelectDataIndex)(IrisIndex))
			((SelectDataOut)(IrisDataOut))
		)
		(_use(_ent . IrisDataManager)
		)
	)
	(_inst k1 0 101(_comp knn_class)
		(_port
			((CLK)(CLOCK_50))
			((TrainingData)(kData))
			((TestData)(test_data))
			((rst)(rst_k))
			((min_dists)(min_dists))
			((done)(done_k))
		)
		(_use(_ent . knn_class)
		)
	)
	(_generate s1 0 112(_for 19 )
		(_object
			(_cnst(_int i 19 0 112(_arch)))
			(_prcs
				(line__113(_arch 1 0 113(_assignment(_trgt(22(_object 1)))(_sens(14)(26)))))
			)
		)
	)
	(_object
		(_port(_int CLOCK_50 -1 0 8(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 9(_array -1((_dto i 3 i 0)))))
		(_port(_int KEY 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~12 0 10(_array -1((_dto i 9 i 0)))))
		(_port(_int SW 1 0 10(_ent(_in))))
		(_port(_int LEDR 1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 20(_array -1((_dto i 9 i 0)))))
		(_type(_int ~UNSIGNED{6~downto~0}~13 0 29(_array -1((_dto i 6 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 39(_array -1((_dto i 7 i 0)))))
		(_type(_int ~distarr{1~to~5}~13 0 49(_array -4((_to i 1 i 5)))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~132 0 55(_array -1((_dto i 9 i 0)))))
		(_sig(_int LEDR_export 6 0 55(_arch(_uni))))
		(_sig(_int IrisDataType -1 0 57(_arch(_uni))))
		(_sig(_int IrisDataOut -2 0 58(_arch(_uni))))
		(_type(_int ~UNSIGNED{6~downto~0}~134 0 59(_array -1((_dto i 6 i 0)))))
		(_sig(_int IrisIndex 7 0 59(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 61(_array -1((_dto i 15 i 0)))))
		(_sig(_int SqrtRadical 8 0 61(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 62(_array -1((_dto i 7 i 0)))))
		(_sig(_int SqrtResult 9 0 62(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 63(_array -1((_dto i 8 i 0)))))
		(_sig(_int SqrtRemainder 10 0 63(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 65(_array -1((_dto i 2 i 0)))))
		(_sig(_int state 11 0 65(_arch(_uni(_string \"001"\)))))
		(_sig(_int nstate 11 0 65(_arch(_uni(_string \"001"\)))))
		(_type(_int ~INTEGER~range~0~to~120~13 0 66(_scalar (_to i 0 i 120))))
		(_sig(_int count 12 0 66(_arch(_uni((i 0))))))
		(_sig(_int training_data -5 0 67(_arch(_uni))))
		(_type(_int ~UNSIGNED{2~downto~0}~13 0 68(_array -1((_dto i 2 i 0)))))
		(_sig(_int wait_count 13 0 68(_arch(_uni((_others(i 3)))))))
		(_type(_int ~UNSIGNED{wait_count'range}~13 0 69(_array -1((_dto i 2 i 0)))))
		(_sig(_int wait_zero 14 0 69(_arch(_uni((_others(i 2)))))))
		(_sig(_int test_data -2 0 70(_arch(_uni))))
		(_sig(_int classifications -6 0 71(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~2~13 0 72(_scalar (_to i 0 i 2))))
		(_sig(_int knn_out 15 0 72(_arch(_uni))))
		(_sig(_int rst_k -1 0 73(_arch(_uni))))
		(_sig(_int done_k -1 0 74(_arch(_uni))))
		(_sig(_int kData -3 0 75(_arch(_uni))))
		(_type(_int ~distarr{1~to~5}~139 0 76(_array -4((_to i 1 i 5)))))
		(_sig(_int min_dists 16 0 76(_arch(_uni))))
		(_sig(_int mins -7 0 78(_arch(_uni))))
		(_cnst(_int data_offset -8 0 79(_arch((i 40)))))
		(_type(_int ~INTEGER~range~0~to~2~1310 0 80(_scalar (_to i 0 i 2))))
		(_sig(_int offset_count 17 0 80(_arch(_uni((i 0))))))
		(_type(_int ~INTEGER~range~0~to~80~13 0 81(_scalar (_to i 0 i 80))))
		(_sig(_int offset 18 0 81(_arch(_uni))))
		(_type(_int ~INTEGER~range~1~to~40~13 0 112(_scalar (_to i 1 i 40))))
		(_prcs
			(line__111(_arch 0 0 111(_assignment(_trgt(26))(_sens(25)))))
			(line__116(_arch 2 0 116(_assignment(_trgt(24))(_sens(23)(25)))))
			(line__118(_arch 3 0 118(_prcs(_simple)(_trgt(5)(7)(11)(13)(14)(15)(17)(18)(25))(_sens(0))(_mon)(_read(6)(11(1))(11(0))(12)(13)(15)(16)(19)(21)(25)))))
			(line__162(_arch 4 0 162(_prcs(_simple)(_trgt(12(2))(12(0))(12(1))(12))(_sens(11)(13)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extfinalproject.Common.DataAttributes(1 DataAttributes)))
		(_type(_ext ~extfinalproject.Common.DataSlice(1 DataSlice)))
		(_type(_ext ~extfinalproject.Common.~UNSIGNED{7~downto~0}~15(1 ~UNSIGNED{7~downto~0}~15)))
		(_type(_ext ~extfinalproject.Common.DataArray(1 DataArray)))
		(_type(_ext ~extfinalproject.Common.TestClass(1 TestClass)))
		(_type(_ext ~extfinalproject.Common.distarr_array(1 distarr_array)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(2 NATURAL)))
	)
	(_split (24)(14)(18)
	)
	(_use(ieee(std_logic_1164))(.(Common))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(197379)
		(131586)
		(197122)
		(131842)
	)
	(_model . arch 5 -1)
)
V 000045 55 2722          1619809234268 arch
(_unit VHDL(euclideandistance 0 6(arch 0 15))
	(_version ve4)
	(_time 1619809234269 2021.04.30 15:00:34)
	(_source(\../src/EuclideanDistance.vhd\))
	(_parameters dbg tan)
	(_code b8bfebedb5efefaee8bba1e2edbebdbeb9beedbebc)
	(_coverage d)
	(_ent
		(_time 1619809209878)
	)
	(_comp
		(sqrt
			(_object
				(_port(_int clk -1 0 18(_ent (_in))))
				(_port(_int radical 1 0 19(_ent (_in))))
				(_port(_int q 2 0 20(_ent (_out))))
				(_port(_int remainder 3 0 21(_ent (_out))))
			)
		)
	)
	(_inst u0 0 30(_comp sqrt)
		(_port
			((clk)(CLK))
			((radical)(EuclidRadical))
			((q)(EuclidDistance))
			((remainder)(SqrtRemainder))
		)
		(_use(_ent . sqrt)
		)
	)
	(_generate FourDimensionEC 0 38(_for 7 )
		(_object
			(_cnst(_int i 7 0 38(_arch)))
			(_prcs
				(line__39(_arch 0 0 39(_assignment(_trgt(4(_object 1)))(_sens(1(_object 1))(2(_object 1)))(_read(1(_object 1))(2(_object 1))))))
			)
		)
	)
	(_object
		(_port(_int CLK -1 0 8(_ent(_in))))
		(_port(_int TrainingData -2 0 9(_ent(_in))))
		(_port(_int TestData -2 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 11(_array -1((_dto i 7 i 0)))))
		(_port(_int Distance 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 19(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 20(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 21(_array -1((_dto i 8 i 0)))))
		(_sig(_int EuclidDistanceArray -2 0 25(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 26(_array -1((_dto i 7 i 0)))))
		(_sig(_int EuclidDistance 4 0 26(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 27(_array -1((_dto i 15 i 0)))))
		(_sig(_int EuclidRadical 5 0 27(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~136 0 28(_array -1((_dto i 8 i 0)))))
		(_sig(_int SqrtRemainder 6 0 28(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~3~13 0 38(_scalar (_to i 0 i 3))))
		(_type(_int ~UNSIGNED{15~downto~0}~13 0 45(_array -1((_dto i 15 i 0)))))
		(_var(_int sum 8 0 45(_prcs 1)))
		(_prcs
			(line__42(_arch 1 0 42(_assignment(_alias((Distance)(EuclidDistance)))(_trgt(3))(_sens(5)))))
			(line__44(_arch 2 0 44(_prcs(_simple)(_trgt(6))(_sens(0))(_mon)(_read(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extfinalproject.Common.DataAttributes(1 DataAttributes)))
		(_type(_ext ~extstd.standard.NATURAL(2 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(.(Common))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . arch 3 -1)
)
V 000045 55 7545          1619809234346 arch
(_unit VHDL(irisdatamanager 0 6(arch 0 15))
	(_version ve4)
	(_time 1619809234347 2021.04.30 15:00:34)
	(_source(\../src/IrisDataManager.vhd\))
	(_parameters dbg tan)
	(_code 07030e0002505a105750135d570003010601530106)
	(_coverage d)
	(_ent
		(_time 1619809234288)
	)
	(_object
		(_port(_int CLK -1 0 8(_ent(_in)(_event))))
		(_port(_int SelectDataType -1 0 9(_ent(_in))))
		(_type(_int ~UNSIGNED{6~downto~0}~12 0 10(_array -1((_dto i 6 i 0)))))
		(_port(_int SelectDataIndex 0 0 10(_ent(_in))))
		(_port(_int SelectDataOut -2 0 11(_ent(_out))))
		(_cnst(_int TrainingCount -3 0 16(_arch((i 120)))))
		(_cnst(_int TestCount -3 0 17(_arch((i 30)))))
		(_type(_int TrainingDataArray 0 19(_array -2((_to i 0 i 119)))))
		(_type(_int TestDataArray 0 20(_array -2((_to i 0 i 29)))))
		(_cnst(_int TrainingData 1 0 32(_arch((((i 51))((i 35))((i 14))((i 2))((i 0)))(((i 49))((i 30))((i 14))((i 2))((i 0)))(((i 47))((i 32))((i 13))((i 2))((i 0)))(((i 46))((i 31))((i 15))((i 2))((i 0)))(((i 50))((i 36))((i 14))((i 2))((i 0)))(((i 54))((i 39))((i 17))((i 4))((i 0)))(((i 46))((i 34))((i 14))((i 3))((i 0)))(((i 50))((i 34))((i 15))((i 2))((i 0)))(((i 44))((i 29))((i 14))((i 2))((i 0)))(((i 49))((i 31))((i 15))((i 1))((i 0)))(((i 54))((i 37))((i 15))((i 2))((i 0)))(((i 48))((i 34))((i 16))((i 2))((i 0)))(((i 48))((i 30))((i 14))((i 1))((i 0)))(((i 43))((i 30))((i 11))((i 1))((i 0)))(((i 58))((i 40))((i 12))((i 2))((i 0)))(((i 57))((i 44))((i 15))((i 4))((i 0)))(((i 54))((i 39))((i 13))((i 4))((i 0)))(((i 51))((i 35))((i 14))((i 3))((i 0)))(((i 57))((i 38))((i 17))((i 3))((i 0)))(((i 51))((i 38))((i 15))((i 3))((i 0)))(((i 54))((i 34))((i 17))((i 2))((i 0)))(((i 51))((i 37))((i 15))((i 4))((i 0)))(((i 46))((i 36))((i 10))((i 2))((i 0)))(((i 51))((i 33))((i 17))((i 5))((i 0)))(((i 48))((i 34))((i 19))((i 2))((i 0)))(((i 50))((i 30))((i 16))((i 2))((i 0)))(((i 50))((i 34))((i 16))((i 4))((i 0)))(((i 52))((i 35))((i 15))((i 2))((i 0)))(((i 52))((i 34))((i 14))((i 2))((i 0)))(((i 47))((i 32))((i 16))((i 2))((i 0)))(((i 48))((i 31))((i 16))((i 2))((i 0)))(((i 54))((i 34))((i 15))((i 4))((i 0)))(((i 52))((i 41))((i 15))((i 1))((i 0)))(((i 55))((i 42))((i 14))((i 2))((i 0)))(((i 49))((i 31))((i 15))((i 2))((i 0)))(((i 50))((i 32))((i 12))((i 2))((i 0)))(((i 55))((i 35))((i 13))((i 2))((i 0)))(((i 49))((i 36))((i 14))((i 1))((i 0)))(((i 44))((i 30))((i 13))((i 2))((i 0)))(((i 51))((i 34))((i 15))((i 2))((i 0)))(((i 70))((i 32))((i 47))((i 14))((i 1)))(((i 64))((i 32))((i 45))((i 15))((i 1)))(((i 69))((i 31))((i 49))((i 15))((i 1)))(((i 55))((i 23))((i 40))((i 13))((i 1)))(((i 65))((i 28))((i 46))((i 15))((i 1)))(((i 57))((i 28))((i 45))((i 13))((i 1)))(((i 63))((i 33))((i 47))((i 16))((i 1)))(((i 49))((i 24))((i 33))((i 10))((i 1)))(((i 66))((i 29))((i 46))((i 13))((i 1)))(((i 52))((i 27))((i 39))((i 14))((i 1)))(((i 50))((i 20))((i 35))((i 10))((i 1)))(((i 59))((i 30))((i 42))((i 15))((i 1)))(((i 60))((i 22))((i 40))((i 10))((i 1)))(((i 61))((i 29))((i 47))((i 14))((i 1)))(((i 56))((i 29))((i 36))((i 13))((i 1)))(((i 67))((i 31))((i 44))((i 14))((i 1)))(((i 56))((i 30))((i 45))((i 15))((i 1)))(((i 58))((i 27))((i 41))((i 10))((i 1)))(((i 62))((i 22))((i 45))((i 15))((i 1)))(((i 56))((i 25))((i 39))((i 11))((i 1)))(((i 59))((i 32))((i 48))((i 18))((i 1)))(((i 61))((i 28))((i 40))((i 13))((i 1)))(((i 63))((i 25))((i 49))((i 15))((i 1)))(((i 61))((i 28))((i 47))((i 12))((i 1)))(((i 64))((i 29))((i 43))((i 13))((i 1)))(((i 66))((i 30))((i 44))((i 14))((i 1)))(((i 68))((i 28))((i 48))((i 14))((i 1)))(((i 67))((i 30))((i 50))((i 17))((i 1)))(((i 60))((i 29))((i 45))((i 15))((i 1)))(((i 57))((i 26))((i 35))((i 10))((i 1)))(((i 55))((i 24))((i 38))((i 11))((i 1)))(((i 55))((i 24))((i 37))((i 10))((i 1)))(((i 58))((i 27))((i 39))((i 12))((i 1)))(((i 60))((i 27))((i 51))((i 16))((i 1)))(((i 54))((i 30))((i 45))((i 15))((i 1)))(((i 60))((i 34))((i 45))((i 16))((i 1)))(((i 67))((i 31))((i 47))((i 15))((i 1)))(((i 63))((i 23))((i 44))((i 13))((i 1)))(((i 56))((i 30))((i 41))((i 13))((i 1)))(((i 55))((i 25))((i 40))((i 13))((i 1)))(((i 63))((i 33))((i 60))((i 25))((i 2)))(((i 58))((i 27))((i 51))((i 19))((i 2)))(((i 71))((i 30))((i 59))((i 21))((i 2)))(((i 63))((i 29))((i 56))((i 18))((i 2)))(((i 65))((i 30))((i 58))((i 22))((i 2)))(((i 76))((i 30))((i 66))((i 21))((i 2)))(((i 49))((i 25))((i 45))((i 17))((i 2)))(((i 73))((i 29))((i 63))((i 18))((i 2)))(((i 67))((i 25))((i 58))((i 18))((i 2)))(((i 72))((i 36))((i 61))((i 25))((i 2)))(((i 65))((i 32))((i 51))((i 20))((i 2)))(((i 64))((i 27))((i 53))((i 19))((i 2)))(((i 68))((i 30))((i 55))((i 21))((i 2)))(((i 57))((i 25))((i 50))((i 20))((i 2)))(((i 58))((i 28))((i 51))((i 24))((i 2)))(((i 64))((i 32))((i 53))((i 23))((i 2)))(((i 65))((i 30))((i 55))((i 18))((i 2)))(((i 77))((i 38))((i 67))((i 22))((i 2)))(((i 77))((i 26))((i 69))((i 23))((i 2)))(((i 60))((i 22))((i 50))((i 15))((i 2)))(((i 69))((i 32))((i 57))((i 23))((i 2)))(((i 56))((i 28))((i 49))((i 20))((i 2)))(((i 77))((i 28))((i 67))((i 20))((i 2)))(((i 63))((i 27))((i 49))((i 18))((i 2)))(((i 67))((i 33))((i 57))((i 21))((i 2)))(((i 72))((i 32))((i 60))((i 18))((i 2)))(((i 62))((i 28))((i 48))((i 18))((i 2)))(((i 61))((i 30))((i 49))((i 18))((i 2)))(((i 64))((i 28))((i 56))((i 21))((i 2)))(((i 72))((i 30))((i 58))((i 16))((i 2)))(((i 74))((i 28))((i 61))((i 19))((i 2)))(((i 79))((i 38))((i 64))((i 20))((i 2)))(((i 64))((i 28))((i 56))((i 22))((i 2)))(((i 63))((i 28))((i 51))((i 15))((i 2)))(((i 61))((i 26))((i 56))((i 14))((i 2)))(((i 77))((i 30))((i 61))((i 23))((i 2)))(((i 63))((i 34))((i 56))((i 24))((i 2)))(((i 64))((i 31))((i 55))((i 18))((i 2)))(((i 60))((i 30))((i 48))((i 18))((i 2)))(((i 69))((i 31))((i 54))((i 21))((i 2)))))))
		(_cnst(_int TestData 2 0 156(_arch((((i 50))((i 35))((i 13))((i 3))((i 0)))(((i 45))((i 23))((i 13))((i 3))((i 0)))(((i 44))((i 32))((i 13))((i 2))((i 0)))(((i 50))((i 35))((i 16))((i 6))((i 0)))(((i 51))((i 38))((i 19))((i 4))((i 0)))(((i 48))((i 30))((i 14))((i 3))((i 0)))(((i 51))((i 38))((i 16))((i 2))((i 0)))(((i 46))((i 32))((i 14))((i 2))((i 0)))(((i 53))((i 37))((i 15))((i 2))((i 0)))(((i 50))((i 33))((i 14))((i 2))((i 0)))(((i 55))((i 26))((i 44))((i 12))((i 1)))(((i 61))((i 30))((i 46))((i 14))((i 1)))(((i 58))((i 26))((i 40))((i 12))((i 1)))(((i 50))((i 23))((i 33))((i 10))((i 1)))(((i 56))((i 27))((i 42))((i 13))((i 1)))(((i 57))((i 30))((i 42))((i 12))((i 1)))(((i 57))((i 29))((i 42))((i 13))((i 1)))(((i 62))((i 29))((i 43))((i 13))((i 1)))(((i 51))((i 25))((i 30))((i 11))((i 1)))(((i 57))((i 28))((i 41))((i 13))((i 1)))(((i 67))((i 31))((i 56))((i 24))((i 2)))(((i 69))((i 31))((i 51))((i 23))((i 2)))(((i 58))((i 27))((i 51))((i 19))((i 2)))(((i 68))((i 32))((i 59))((i 23))((i 2)))(((i 67))((i 33))((i 57))((i 25))((i 2)))(((i 67))((i 30))((i 52))((i 23))((i 2)))(((i 63))((i 25))((i 50))((i 19))((i 2)))(((i 65))((i 30))((i 52))((i 20))((i 2)))(((i 62))((i 34))((i 54))((i 23))((i 2)))(((i 59))((i 30))((i 51))((i 18))((i 2)))))))
		(_cnst(_int NullData -2 0 189(_arch(((i 0))((i 0))((i 0))((i 0))((i 0))))))
		(_prcs
			(line__191(_arch 0 0 191(_prcs(_simple)(_trgt(3))(_sens(0))(_mon)(_read(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extfinalproject.Common.DataAttributes(1 DataAttributes)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED(3 UNRESOLVED_UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(.(Common))(std(standard))(ieee(NUMERIC_STD)))
	(_model . arch 1 -1)
)
I 000045 55 6318          1619809234359 arch
(_unit VHDL(finalproject 0 6(arch 0 15))
	(_version ve4)
	(_time 1619809234360 2021.04.30 15:00:34)
	(_source(\../src/FinalProject.vhd\))
	(_parameters dbg tan)
	(_code 16121011194117004541554d471114104010471013)
	(_coverage d)
	(_ent
		(_time 1619809202966)
	)
	(_comp
		(embedded_soc
			(_object
				(_port(_int clk_clk -1 0 18(_ent (_in((i 1))))))
				(_port(_int reset_reset_n -1 0 19(_ent (_in((i 1))))))
				(_port(_int led_export 2 0 20(_ent (_out))))
				(_port(_int switches_export 2 0 21(_ent (_in((_others(i 1)))))))
			)
		)
		(IrisDataManager
			(_object
				(_port(_int CLK -1 0 27(_ent (_in))))
				(_port(_int SelectDataType -1 0 28(_ent (_in))))
				(_port(_int SelectDataIndex 3 0 29(_ent (_in))))
				(_port(_int SelectDataOut -2 0 30(_ent (_out))))
			)
		)
		(knn_class
			(_object
				(_port(_int CLK -1 0 45(_ent (_in))))
				(_port(_int TrainingData -3 0 46(_ent (_in))))
				(_port(_int TestData -2 0 47(_ent (_in))))
				(_port(_int rst -1 0 48(_ent (_in))))
				(_port(_int min_dists 5 0 49(_ent (_out))))
				(_port(_int done -1 0 50(_ent (_out))))
			)
		)
	)
	(_inst u0 0 85(_comp embedded_soc)
		(_port
			((clk_clk)(CLOCK_50))
			((reset_reset_n)(KEY(0)))
			((led_export)(LEDR_export))
			((switches_export)(SW))
		)
		(_use(_implicit)
			(_port
				((clk_clk)(clk_clk))
				((reset_reset_n)(reset_reset_n))
				((led_export)(led_export))
				((switches_export)(switches_export))
			)
		)
	)
	(_inst u1 0 93(_comp IrisDataManager)
		(_port
			((CLK)(CLOCK_50))
			((SelectDataType)(IrisDataType))
			((SelectDataIndex)(IrisIndex))
			((SelectDataOut)(IrisDataOut))
		)
		(_use(_ent . IrisDataManager)
		)
	)
	(_inst k1 0 101(_comp knn_class)
		(_port
			((CLK)(CLOCK_50))
			((TrainingData)(kData))
			((TestData)(test_data))
			((rst)(rst_k))
			((min_dists)(min_dists))
			((done)(done_k))
		)
		(_use(_ent . knn_class)
		)
	)
	(_generate s1 0 112(_for 19 )
		(_object
			(_cnst(_int i 19 0 112(_arch)))
			(_prcs
				(line__113(_arch 1 0 113(_assignment(_trgt(22(_object 1)))(_sens(14)(26)))))
			)
		)
	)
	(_object
		(_port(_int CLOCK_50 -1 0 8(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 9(_array -1((_dto i 3 i 0)))))
		(_port(_int KEY 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~12 0 10(_array -1((_dto i 9 i 0)))))
		(_port(_int SW 1 0 10(_ent(_in))))
		(_port(_int LEDR 1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 20(_array -1((_dto i 9 i 0)))))
		(_type(_int ~UNSIGNED{6~downto~0}~13 0 29(_array -1((_dto i 6 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 39(_array -1((_dto i 7 i 0)))))
		(_type(_int ~distarr{1~to~5}~13 0 49(_array -4((_to i 1 i 5)))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~132 0 55(_array -1((_dto i 9 i 0)))))
		(_sig(_int LEDR_export 6 0 55(_arch(_uni))))
		(_sig(_int IrisDataType -1 0 57(_arch(_uni))))
		(_sig(_int IrisDataOut -2 0 58(_arch(_uni))))
		(_type(_int ~UNSIGNED{6~downto~0}~134 0 59(_array -1((_dto i 6 i 0)))))
		(_sig(_int IrisIndex 7 0 59(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 61(_array -1((_dto i 15 i 0)))))
		(_sig(_int SqrtRadical 8 0 61(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 62(_array -1((_dto i 7 i 0)))))
		(_sig(_int SqrtResult 9 0 62(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 63(_array -1((_dto i 8 i 0)))))
		(_sig(_int SqrtRemainder 10 0 63(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 65(_array -1((_dto i 2 i 0)))))
		(_sig(_int state 11 0 65(_arch(_uni(_string \"001"\)))))
		(_sig(_int nstate 11 0 65(_arch(_uni(_string \"001"\)))))
		(_type(_int ~INTEGER~range~0~to~120~13 0 66(_scalar (_to i 0 i 120))))
		(_sig(_int count 12 0 66(_arch(_uni((i 0))))))
		(_sig(_int training_data -5 0 67(_arch(_uni))))
		(_type(_int ~UNSIGNED{2~downto~0}~13 0 68(_array -1((_dto i 2 i 0)))))
		(_sig(_int wait_count 13 0 68(_arch(_uni((_others(i 3)))))))
		(_type(_int ~UNSIGNED{wait_count'range}~13 0 69(_array -1((_dto i 2 i 0)))))
		(_sig(_int wait_zero 14 0 69(_arch(_uni((_others(i 2)))))))
		(_sig(_int test_data -2 0 70(_arch(_uni))))
		(_sig(_int classifications -6 0 71(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~2~13 0 72(_scalar (_to i 0 i 2))))
		(_sig(_int knn_out 15 0 72(_arch(_uni))))
		(_sig(_int rst_k -1 0 73(_arch(_uni))))
		(_sig(_int done_k -1 0 74(_arch(_uni))))
		(_sig(_int kData -3 0 75(_arch(_uni))))
		(_type(_int ~distarr{1~to~5}~139 0 76(_array -4((_to i 1 i 5)))))
		(_sig(_int min_dists 16 0 76(_arch(_uni))))
		(_sig(_int mins -7 0 78(_arch(_uni))))
		(_cnst(_int data_offset -8 0 79(_arch((i 40)))))
		(_type(_int ~INTEGER~range~0~to~2~1310 0 80(_scalar (_to i 0 i 2))))
		(_sig(_int offset_count 17 0 80(_arch(_uni((i 0))))))
		(_type(_int ~INTEGER~range~0~to~80~13 0 81(_scalar (_to i 0 i 80))))
		(_sig(_int offset 18 0 81(_arch(_uni))))
		(_type(_int ~INTEGER~range~1~to~40~13 0 112(_scalar (_to i 1 i 40))))
		(_prcs
			(line__111(_arch 0 0 111(_assignment(_trgt(26))(_sens(25)))))
			(line__116(_arch 2 0 116(_assignment(_trgt(24))(_sens(23)(25)))))
			(line__118(_arch 3 0 118(_prcs(_simple)(_trgt(5)(7)(11)(13)(14)(15)(17)(18)(25))(_sens(0))(_mon)(_read(6)(11(1))(11(0))(12)(13)(15)(16)(19)(21)(25)))))
			(line__162(_arch 4 0 162(_prcs(_simple)(_trgt(12(2))(12(0))(12(1))(12))(_sens(11)(13)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extfinalproject.Common.DataAttributes(1 DataAttributes)))
		(_type(_ext ~extfinalproject.Common.DataSlice(1 DataSlice)))
		(_type(_ext ~extfinalproject.Common.~UNSIGNED{7~downto~0}~15(1 ~UNSIGNED{7~downto~0}~15)))
		(_type(_ext ~extfinalproject.Common.DataArray(1 DataArray)))
		(_type(_ext ~extfinalproject.Common.TestClass(1 TestClass)))
		(_type(_ext ~extfinalproject.Common.distarr_array(1 distarr_array)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(2 NATURAL)))
	)
	(_split (24)(14)(18)
	)
	(_use(ieee(std_logic_1164))(.(Common))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(197379)
		(131586)
		(197122)
		(131842)
	)
	(_model . arch 5 -1)
)
V 000045 55 4057          1619809234371 arch
(_unit VHDL(knn_class 0 6(arch 0 17))
	(_version ve4)
	(_time 1619809234372 2021.04.30 15:00:34)
	(_source(\../src/knn_class.vhd\))
	(_parameters dbg tan)
	(_code 16124411454117034542054c141017111511151044)
	(_coverage d)
	(_ent
		(_time 1619809234369)
	)
	(_comp
		(EuclideanDistance
			(_object
				(_port(_int CLK -1 0 21(_ent (_in))))
				(_port(_int TrainingData -3 0 22(_ent (_in))))
				(_port(_int TestData -3 0 23(_ent (_in))))
				(_port(_int Distance 1 0 24(_ent (_out))))
			)
		)
	)
	(_generate knn 0 37(_for 7 )
		(_inst e 0 38(_comp EuclideanDistance)
			(_port
				((CLK)(CLK))
				((TrainingData)(TrainingData(_object 1)))
				((TestData)(TestData))
				((Distance)(dist_std(_object 1)))
			)
			(_use(_ent . EuclideanDistance)
			)
		)
		(_object
			(_cnst(_int i 7 0 37(_arch)))
			(_prcs
				(line__40(_arch 0 0 40(_assignment(_trgt(8(_object 1)))(_sens(6(_object 1)))(_read(6(_object 1))))))
			)
		)
	)
	(_object
		(_port(_int CLK -1 0 8(_ent(_in)(_event))))
		(_port(_int TrainingData -2 0 9(_ent(_in))))
		(_port(_int TestData -3 0 10(_ent(_in))))
		(_port(_int rst -1 0 11(_ent(_in))))
		(_type(_int ~distarr{1~to~5}~12 0 12(_array -4((_to i 1 i 5)))))
		(_port(_int min_dists 0 0 12(_ent(_out))))
		(_port(_int done -1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 24(_array -1((_dto i 7 i 0)))))
		(_sig(_int dist_std -5 0 28(_arch(_uni))))
		(_type(_int ~distarr{1~to~40}~13 0 29(_array -4((_to i 1 i 40)))))
		(_sig(_int dist_un 2 0 29(_arch(_uni((_others(_others(i 2))))))))
		(_sig(_int distu 2 0 29(_arch(_uni((_others(_others(i 2))))))))
		(_type(_int ~STD_LOGIC_VECTOR{1~to~39}~13 0 30(_array -1((_to i 1 i 39)))))
		(_sig(_int comp 3 0 30(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~to~39}~132 0 31(_array -1((_to i 1 i 39)))))
		(_cnst(_int done_const 4 0 31(_arch((_others(i 3))))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 32(_array -1((_dto i 1 i 0)))))
		(_sig(_int switch 5 0 32(_arch(_uni(_string \"00"\)))))
		(_type(_int ~INTEGER~range~0~to~10~13 0 33(_scalar (_to i 0 i 10))))
		(_sig(_int count 6 0 33(_arch(_uni((i 10))))))
		(_type(_int ~INTEGER~range~1~to~40~13 0 37(_scalar (_to i 1 i 40))))
		(_prcs
			(line__43(_arch 1 0 43(_prcs(_simple)(_trgt(7)(9)(10(1))(10(0))(10)(11))(_sens(0)(3))(_mon)(_read(7)(8)(10(1))(10(0))(11)))))
			(line__89(_arch 2 0 89(_assignment(_alias((min_dists)(dist_un(t_1_5))))(_trgt(4))(_sens(7(t_1_5))))))
			(line__90(_arch 3 0 90(_assignment(_trgt(5))(_sens(9)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extfinalproject.Common.DataSlice(1 DataSlice)))
		(_type(_ext ~extfinalproject.Common.DataAttributes(1 DataAttributes)))
		(_type(_ext ~extfinalproject.Common.~UNSIGNED{7~downto~0}~15(1 ~UNSIGNED{7~downto~0}~15)))
		(_type(_ext ~extfinalproject.Common.std_array(1 std_array)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(3 INTEGER)))
	)
	(_split (7)(9)
	)
	(_use(ieee(std_logic_1164))(.(Common))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(514)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 131586)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . arch 4 -1)
)
V 000044 55 2826          1619809234432 SYN
(_unit VHDL(sqrt 0 43(syn 0 54))
	(_version ve4)
	(_time 1619809234433 2021.04.30 15:00:34)
	(_source(\../MEGA/sqrt.vhd\))
	(_parameters dbg tan)
	(_code 55505657510303425201460e055257525152565254)
	(_coverage d)
	(_ent
		(_time 1619577010315)
	)
	(_comp
		(altsqrt
			(_object
				(_gen(_int pipeline -2 0 63(_ent)))
				(_gen(_int q_port_width -2 0 64(_ent)))
				(_gen(_int r_port_width -2 0 65(_ent)))
				(_gen(_int width -2 0 66(_ent)))
				(_type(_int ~STRING~13 0 67(_array -3((_uto i 1 i 2147483647)))))
				(_gen(_int lpm_type 8 0 67(_ent)))
				(_port(_int clk -1 0 70(_ent (_in))))
				(_port(_int radical 5 0 71(_ent (_in))))
				(_port(_int q 6 0 72(_ent (_out))))
				(_port(_int remainder 7 0 73(_ent (_out))))
			)
		)
	)
	(_inst ALTSQRT_component 0 81(_comp altsqrt)
		(_gen
			((pipeline)((i 1)))
			((q_port_width)((i 8)))
			((r_port_width)((i 9)))
			((width)((i 16)))
			((lpm_type)(_string \"ALTSQRT"\))
		)
		(_port
			((clk)(clk))
			((radical)(radical))
			((q)(sub_wire0))
			((remainder)(sub_wire1))
		)
		(_use(_ent altera_mf altsqrt)
			(_gen
				((q_port_width)((i 8)))
				((r_port_width)((i 9)))
				((width)((i 16)))
				((pipeline)((i 1)))
				((lpm_type)(_string \"ALTSQRT"\))
			)
			(_port
				((radical)(radical))
				((clk)(clk))
				((ena)(_open))
				((aclr)(_open))
				((q)(q))
				((remainder)(remainder))
			)
		)
	)
	(_object
		(_port(_int clk -1 0 46(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 47(_array -1((_dto i 15 i 0)))))
		(_port(_int radical 0 0 47(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 48(_array -1((_dto i 7 i 0)))))
		(_port(_int q 1 0 48(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~12 0 49(_array -1((_dto i 8 i 0)))))
		(_port(_int remainder 2 0 49(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 56(_array -1((_dto i 7 i 0)))))
		(_sig(_int sub_wire0 3 0 56(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 57(_array -1((_dto i 8 i 0)))))
		(_sig(_int sub_wire1 4 0 57(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 71(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 72(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~134 0 73(_array -1((_dto i 8 i 0)))))
		(_prcs
			(line__78(_arch 0 0 78(_assignment(_alias((q)(sub_wire0(d_7_0))))(_trgt(2))(_sens(4(d_7_0))))))
			(line__79(_arch 1 0 79(_assignment(_alias((remainder)(sub_wire1(d_8_0))))(_trgt(3))(_sens(5(d_8_0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extstd.standard.CHARACTER(1 CHARACTER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . SYN 2 -1)
)
V 000056 55 1540          1619809234456 TB_ARCHITECTURE
(_unit VHDL(euclideandistance_tb 0 9(tb_architecture 0 12))
	(_version ve4)
	(_time 1619809234457 2021.04.30 15:00:34)
	(_source(\../src/Test/euclideandistance_TB.vhd\))
	(_parameters dbg tan)
	(_code 747071747523236225206d2e217271727572217270)
	(_coverage d)
	(_ent
		(_time 1619809234454)
	)
	(_comp
		(EuclideanDistance
			(_object
				(_port(_int CLK -1 0 16(_ent (_in))))
				(_port(_int TrainingData -2 0 17(_ent (_in))))
				(_port(_int TestData -2 0 18(_ent (_in))))
				(_port(_int Distance 0 0 19(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 34(_comp EuclideanDistance)
		(_port
			((CLK)(CLK))
			((TrainingData)(TrainingData))
			((TestData)(TestData))
			((Distance)(Distance))
		)
		(_use(_ent . EuclideanDistance)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 19(_array -1((_dto i 7 i 0)))))
		(_sig(_int CLK -1 0 23(_arch(_uni((i 2))))))
		(_sig(_int TrainingData -2 0 24(_arch(_uni(((i 51))((i 35))((i 14))((i 2))((i 0)))))))
		(_sig(_int TestData -2 0 25(_arch(_uni(((i 70))((i 32))((i 48))((i 14))((i 0)))))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 27(_array -1((_dto i 7 i 0)))))
		(_sig(_int Distance 1 0 27(_arch(_uni))))
		(_prcs
			(line__42(_arch 0 0 42(_assignment(_trgt(0))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extfinalproject.Common.DataAttributes(1 DataAttributes)))
	)
	(_use(ieee(std_logic_1164))(.(Common))(std(standard))(ieee(NUMERIC_STD)))
	(_model . TB_ARCHITECTURE 1 -1)
)
V 000050 55 442 0 testbench_for_euclideandistance
(_configuration VHDL (testbench_for_euclideandistance 0 46 (euclideandistance_tb))
	(_version ve4)
	(_time 1619809234460 2021.04.30 15:00:34)
	(_source(\../src/Test/euclideandistance_TB.vhd\))
	(_parameters dbg tan)
	(_code 74717075752223637075662e2072217277727c7122)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . EuclideanDistance arch
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(.(Common)))
)
V 000056 55 1652          1619809234486 TB_ARCHITECTURE
(_unit VHDL(irisdatamanager_tb 0 9(tb_architecture 0 12))
	(_version ve4)
	(_time 1619809234487 2021.04.30 15:00:34)
	(_source(\../src/Test/irisdatamanager_TB.vhd\))
	(_parameters dbg tan)
	(_code 93979a9d92c4ce84939287c9c39497959295c79592)
	(_coverage d)
	(_ent
		(_time 1619809234484)
	)
	(_comp
		(IrisDataManager
			(_object
				(_port(_int CLK -1 0 16(_ent (_in))))
				(_port(_int SelectDataType -1 0 17(_ent (_in))))
				(_port(_int SelectDataIndex 0 0 18(_ent (_in))))
				(_port(_int SelectDataOut -2 0 19(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 34(_comp IrisDataManager)
		(_port
			((CLK)(CLK))
			((SelectDataType)(SelectDataType))
			((SelectDataIndex)(SelectDataIndex))
			((SelectDataOut)(SelectDataOut))
		)
		(_use(_ent . IrisDataManager)
		)
	)
	(_object
		(_type(_int ~UNSIGNED{6~downto~0}~13 0 18(_array -1((_dto i 6 i 0)))))
		(_sig(_int CLK -1 0 23(_arch(_uni((i 2))))))
		(_sig(_int SelectDataType -1 0 24(_arch(_uni((i 2))))))
		(_type(_int ~UNSIGNED{6~downto~0}~132 0 25(_array -1((_dto i 6 i 0)))))
		(_sig(_int SelectDataIndex 1 0 25(_arch(_uni))))
		(_sig(_int SelectDataOut -2 0 27(_arch(_uni))))
		(_prcs
			(line__42(_arch 0 0 42(_assignment(_trgt(0))(_sens(0)))))
			(line__44(_arch 1 0 44(_prcs(_wait_for)(_trgt(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extfinalproject.Common.DataAttributes(1 DataAttributes)))
	)
	(_use(ieee(std_logic_1164))(.(Common))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 131586)
		(33686018 197122)
		(33686018 131842)
		(33686018 197378)
	)
	(_model . TB_ARCHITECTURE 2 -1)
)
V 000048 55 434 0 testbench_for_irisdatamanager
(_configuration VHDL (testbench_for_irisdatamanager 0 58 (irisdatamanager_tb))
	(_version ve4)
	(_time 1619809234490 2021.04.30 15:00:34)
	(_source(\../src/Test/irisdatamanager_TB.vhd\))
	(_parameters dbg tan)
	(_code 9396979c95c5c484979281c9c795c69590959b96c5)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . IrisDataManager arch
			)
		)
	)
	(_use(std(standard))(.(Common))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
)
V 000056 55 1812          1619809234497 TB_ARCHITECTURE
(_unit VHDL(sqrt_tb 0 6(tb_architecture 0 9))
	(_version ve4)
	(_time 1619809234498 2021.04.30 15:00:34)
	(_source(\../src/Test/sqrt_TB.vhd\))
	(_parameters dbg tan)
	(_code 9396909d91c5c5849492d5c8c69591949094929491)
	(_coverage d)
	(_ent
		(_time 1619576922441)
	)
	(_comp
		(sqrt
			(_object
				(_port(_int clk -1 0 13(_ent (_in))))
				(_port(_int radical 0 0 14(_ent (_in))))
				(_port(_int q 1 0 15(_ent (_out))))
				(_port(_int remainder 2 0 16(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 31(_comp sqrt)
		(_port
			((clk)(clk))
			((radical)(radical))
			((q)(q))
			((remainder)(remainder))
		)
		(_use(_ent . sqrt)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 14(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 15(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 16(_array -1((_dto i 8 i 0)))))
		(_sig(_int clk -1 0 20(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 21(_array -1((_dto i 15 i 0)))))
		(_sig(_int radical 3 0 21(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~134 0 23(_array -1((_dto i 7 i 0)))))
		(_sig(_int q 4 0 23(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~136 0 24(_array -1((_dto i 8 i 0)))))
		(_sig(_int remainder 5 0 24(_arch(_uni))))
		(_prcs
			(line__39(_arch 0 0 39(_assignment(_trgt(0))(_sens(0)))))
			(line__41(_arch 1 0 41(_prcs(_wait_for)(_trgt(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 50528770 33751554)
		(33686018 33686018 33686274 50528771)
		(33686018 50529026 50463491 33686018)
		(50463234 50528770 33686019 33686019)
	)
	(_model . TB_ARCHITECTURE 2 -1)
)
V 000037 55 359 0 testbench_for_sqrt
(_configuration VHDL (testbench_for_sqrt 0 55 (sqrt_tb))
	(_version ve4)
	(_time 1619809234501 2021.04.30 15:00:34)
	(_source(\../src/Test/sqrt_TB.vhd\))
	(_parameters dbg tan)
	(_code a3a6a7f4a5f5f4b4a7a2b1f9f7a5f6a5a0a5aba6f5)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . sqrt syn
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000056 55 1347          1619809234508 TB_ARCHITECTURE
(_unit VHDL(finalproject_tb 0 9(tb_architecture 0 12))
	(_version ve4)
	(_time 1619809234509 2021.04.30 15:00:34)
	(_source(\../src/Test/finalproject_TB.vhd\))
	(_parameters dbg tan)
	(_code a3a7a5f4a9f4a2b5a0f7e0f8f2a4a1a5f5a5f2a5a6)
	(_coverage d)
	(_ent
		(_time 1619809234506)
	)
	(_comp
		(FinalProject
			(_object
				(_port(_int CLOCK_50 -1 0 16(_ent (_in))))
				(_port(_int KEY 0 0 17(_ent (_in))))
				(_port(_int SW 1 0 18(_ent (_in))))
				(_port(_int LEDR 1 0 19(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 34(_comp FinalProject)
		(_port
			((CLOCK_50)(CLOCK_50))
			((KEY)(KEY))
			((SW)(SW))
			((LEDR)(LEDR))
		)
		(_use(_ent . FinalProject)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 17(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 18(_array -1((_dto i 9 i 0)))))
		(_sig(_int CLOCK_50 -1 0 23(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 24(_array -1((_dto i 3 i 0)))))
		(_sig(_int KEY 2 0 24(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~134 0 25(_array -1((_dto i 9 i 0)))))
		(_sig(_int SW 3 0 25(_arch(_uni))))
		(_sig(_int LEDR 3 0 27(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(.(Common))(ieee(NUMERIC_STD)))
)
I 000045 55 422 0 testbench_for_finalproject
(_configuration VHDL (testbench_for_finalproject 0 46 (finalproject_tb))
	(_version ve4)
	(_time 1619809234512 2021.04.30 15:00:34)
	(_source(\../src/Test/finalproject_TB.vhd\))
	(_parameters dbg tan)
	(_code a3a6a7f4a5f5f4b4a7a2b1f9f7a5f6a5a0a5aba6f5)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . FinalProject arch
			)
		)
	)
	(_use(std(standard))(.(Common))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
)
I 000056 55 4151          1619809234517 TB_ARCHITECTURE
(_unit VHDL(knn_class_tb 0 9(tb_architecture 0 12))
	(_version ve4)
	(_time 1619809234518 2021.04.30 15:00:34)
	(_source(\../src/TestBench/knn_class_TB.vhd\))
	(_parameters dbg tan)
	(_code b2b6e0e6e5e5b3a7ece5a1e8b0b4b3b5b1b5b1b7e4)
	(_coverage d)
	(_ent
		(_time 1619809234515)
	)
	(_comp
		(knn_class
			(_object
				(_port(_int CLK -1 0 16(_ent (_in))))
				(_port(_int TrainingData -2 0 17(_ent (_in))))
				(_port(_int TestData -3 0 18(_ent (_in))))
				(_port(_int rst -1 0 19(_ent (_in))))
				(_port(_int min_dists 0 0 20(_ent (_out))))
				(_port(_int done -1 0 21(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 86(_comp knn_class)
		(_port
			((CLK)(CLK))
			((TrainingData)(TrainingData))
			((TestData)(TestData))
			((rst)(rst))
			((min_dists)(min_dists))
			((done)(done))
		)
		(_use(_ent . knn_class)
		)
	)
	(_object
		(_type(_int ~distarr{1~to~5}~13 0 20(_array -4((_to i 1 i 5)))))
		(_sig(_int CLK -1 0 25(_arch(_uni))))
		(_sig(_int TrainingData -2 0 26(_arch(_uni))))
		(_sig(_int TestData -3 0 27(_arch(_uni(((i 50))((i 35))((i 13))((i 3))((i 0)))))))
		(_sig(_int rst -1 0 28(_arch(_uni))))
		(_type(_int ~distarr{1~to~5}~132 0 30(_array -4((_to i 1 i 5)))))
		(_sig(_int min_dists 1 0 30(_arch(_uni))))
		(_sig(_int done -1 0 31(_arch(_uni))))
		(_cnst(_int Data -2 0 34(_arch((((i 51))((i 35))((i 14))((i 2))((i 0)))(((i 49))((i 30))((i 14))((i 2))((i 0)))(((i 47))((i 32))((i 13))((i 2))((i 0)))(((i 46))((i 31))((i 15))((i 2))((i 0)))(((i 50))((i 36))((i 14))((i 2))((i 0)))(((i 54))((i 39))((i 17))((i 4))((i 0)))(((i 46))((i 34))((i 14))((i 3))((i 0)))(((i 50))((i 34))((i 15))((i 2))((i 0)))(((i 44))((i 29))((i 14))((i 2))((i 0)))(((i 49))((i 31))((i 15))((i 1))((i 0)))(((i 54))((i 37))((i 15))((i 2))((i 0)))(((i 48))((i 34))((i 16))((i 2))((i 0)))(((i 48))((i 30))((i 14))((i 1))((i 0)))(((i 43))((i 30))((i 11))((i 1))((i 0)))(((i 58))((i 40))((i 12))((i 2))((i 0)))(((i 57))((i 44))((i 15))((i 4))((i 0)))(((i 54))((i 39))((i 13))((i 4))((i 0)))(((i 51))((i 35))((i 14))((i 3))((i 0)))(((i 57))((i 38))((i 17))((i 3))((i 0)))(((i 51))((i 38))((i 15))((i 3))((i 0)))(((i 54))((i 34))((i 17))((i 2))((i 0)))(((i 51))((i 37))((i 15))((i 4))((i 0)))(((i 46))((i 36))((i 10))((i 2))((i 0)))(((i 51))((i 33))((i 17))((i 5))((i 0)))(((i 48))((i 34))((i 19))((i 2))((i 0)))(((i 50))((i 30))((i 16))((i 2))((i 0)))(((i 50))((i 34))((i 16))((i 4))((i 0)))(((i 52))((i 35))((i 15))((i 2))((i 0)))(((i 52))((i 34))((i 14))((i 2))((i 0)))(((i 47))((i 32))((i 16))((i 2))((i 0)))(((i 48))((i 31))((i 16))((i 2))((i 0)))(((i 54))((i 34))((i 15))((i 4))((i 0)))(((i 52))((i 41))((i 15))((i 1))((i 0)))(((i 55))((i 42))((i 14))((i 2))((i 0)))(((i 49))((i 31))((i 15))((i 2))((i 0)))(((i 50))((i 32))((i 12))((i 2))((i 0)))(((i 55))((i 35))((i 13))((i 2))((i 0)))(((i 49))((i 36))((i 14))((i 1))((i 0)))(((i 44))((i 30))((i 13))((i 2))((i 0)))(((i 51))((i 34))((i 15))((i 2))((i 0)))))))
		(_sig(_int SimulationActive -5 0 77(_arch(_uni((i 1))))))
		(_type(_int intarr5 0 78(_array -6((_to i 1 i 5)))))
		(_sig(_int result 2 0 79(_arch(_uni))))
		(_cnst(_int correct1 2 0 81(_arch(((i 1))((i 1))((i 1))((i 2))((i 2))))))
		(_cnst(_int correct2 2 0 82(_arch(((i 46))((i 47))((i 47))((i 47))((i 48))))))
		(_prcs
			(line__98(_arch 0 0 98(_prcs(_simple)(_trgt(7))(_sens(4))(_mon))))
			(line__107(_arch 1 0 107(_prcs(_wait_for)(_trgt(0))(_read(6)))))
			(line__118(_arch 2 0 118(_prcs(_wait_for)(_trgt(1)(2)(3)(6))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extfinalproject.Common.DataSlice(1 DataSlice)))
		(_type(_ext ~extfinalproject.Common.DataAttributes(1 DataAttributes)))
		(_type(_ext ~extfinalproject.Common.~UNSIGNED{7~downto~0}~15(1 ~UNSIGNED{7~downto~0}~15)))
		(_type(_ext ~extstd.standard.BOOLEAN(2 BOOLEAN)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED(3 UNRESOLVED_UNSIGNED)))
	)
	(_split (7)
	)
	(_use(ieee(std_logic_1164))(.(Common))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(72 30 58 16 2)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000042 55 416 0 testbench_for_knn_class
(_configuration VHDL (testbench_for_knn_class 0 141 (knn_class_tb))
	(_version ve4)
	(_time 1619809234521 2021.04.30 15:00:34)
	(_source(\../src/TestBench/knn_class_TB.vhd\))
	(_parameters dbg tan)
	(_code b2b7b6e6b5e4e5a5b6b3a0e8e6b4e7b4b1b4bab7e4)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . knn_class arch
			)
		)
	)
	(_use(std(standard))(.(Common))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
)
I 000045 55 1447          1619812279976 arch
(_unit VHDL(classifier 0 6(arch 0 16))
	(_version ve4)
	(_time 1619812279977 2021.04.30 15:51:19)
	(_source(\../src/classifer.vhd\))
	(_parameters dbg tan)
	(_code 000f0a06535755170703135a580606060906050702)
	(_coverage d)
	(_ent
		(_time 1619812279974)
	)
	(_object
		(_port(_int CLK -1 0 8(_ent(_in)(_event))))
		(_port(_int rst -1 0 9(_ent(_in))))
		(_port(_int mins -2 0 10(_ent(_in))))
		(_type(_int ~INTEGER~range~0~to~2~12 0 11(_scalar (_to i 0 i 2))))
		(_port(_int class 0 0 11(_ent(_out))))
		(_port(_int done -1 0 12(_ent(_out))))
		(_type(_int ~INTEGER~range~0~to~5~13 0 17(_scalar (_to i 0 i 5))))
		(_sig(_int count0 1 0 17(_arch(_uni((i 0))))))
		(_sig(_int count1 1 0 17(_arch(_uni((i 0))))))
		(_sig(_int count2 1 0 17(_arch(_uni((i 0))))))
		(_type(_int ~INTEGER~range~1~to~5~13 0 18(_scalar (_to i 1 i 5))))
		(_sig(_int round 2 0 18(_arch(_uni((i 1))))))
		(_prcs
			(line__22(_arch 0 0 22(_prcs(_simple)(_trgt(3))(_sens(5)(6)(7)))))
			(line__33(_arch 1 0 33(_prcs(_simple)(_trgt(5)(6)(7)(8))(_sens(1)(2))(_mon)(_read(5)(6)(7)(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extfinalproject.Common.distarr_array(1 distarr_array)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(.(Common))(std(standard))(ieee(NUMERIC_STD)))
	(_model . arch 2 -1)
)
I 000045 55 1453          1619813638585 arch
(_unit VHDL(classifier 0 6(arch 0 16))
	(_version ve4)
	(_time 1619813638586 2021.04.30 16:13:58)
	(_source(\../src/classifer.vhd\))
	(_parameters dbg tan)
	(_code 11121616434644061143024b491717171817141613)
	(_coverage d)
	(_ent
		(_time 1619812279973)
	)
	(_object
		(_port(_int CLK -1 0 8(_ent(_in)(_event))))
		(_port(_int rst -1 0 9(_ent(_in))))
		(_port(_int mins -2 0 10(_ent(_in))))
		(_type(_int ~INTEGER~range~0~to~2~12 0 11(_scalar (_to i 0 i 2))))
		(_port(_int class 0 0 11(_ent(_out))))
		(_port(_int done -1 0 12(_ent(_out))))
		(_type(_int ~INTEGER~range~0~to~5~13 0 17(_scalar (_to i 0 i 5))))
		(_sig(_int count0 1 0 17(_arch(_uni((i 0))))))
		(_sig(_int count1 1 0 17(_arch(_uni((i 0))))))
		(_sig(_int count2 1 0 17(_arch(_uni((i 0))))))
		(_type(_int ~INTEGER~range~1~to~5~13 0 18(_scalar (_to i 1 i 5))))
		(_sig(_int round 2 0 18(_arch(_uni((i 1))))))
		(_prcs
			(line__22(_arch 0 0 22(_prcs(_simple)(_trgt(3))(_sens(5)(6)(7)))))
			(line__33(_arch 1 0 33(_prcs(_simple)(_trgt(4)(5)(6)(7)(8))(_sens(1)(2))(_mon)(_read(0)(5)(6)(7)(8)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extfinalproject.Common.distarr_array(1 distarr_array)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(.(Common))(std(standard))(ieee(NUMERIC_STD)))
	(_model . arch 2 -1)
)
I 000045 55 1453          1619814980115 arch
(_unit VHDL(classifier 0 6(arch 0 16))
	(_version ve4)
	(_time 1619814980116 2021.04.30 16:36:20)
	(_source(\../src/classifer.vhd\))
	(_parameters dbg tan)
	(_code 6c393c6c6c3b397b6c3e7f36346a6a6a656a696b6e)
	(_coverage d)
	(_ent
		(_time 1619812279973)
	)
	(_object
		(_port(_int CLK -1 0 8(_ent(_in)(_event))))
		(_port(_int rst -1 0 9(_ent(_in))))
		(_port(_int mins -2 0 10(_ent(_in))))
		(_type(_int ~INTEGER~range~0~to~2~12 0 11(_scalar (_to i 0 i 2))))
		(_port(_int class 0 0 11(_ent(_out))))
		(_port(_int done -1 0 12(_ent(_out))))
		(_type(_int ~INTEGER~range~0~to~5~13 0 17(_scalar (_to i 0 i 5))))
		(_sig(_int count0 1 0 17(_arch(_uni((i 0))))))
		(_sig(_int count1 1 0 17(_arch(_uni((i 0))))))
		(_sig(_int count2 1 0 17(_arch(_uni((i 0))))))
		(_type(_int ~INTEGER~range~1~to~5~13 0 18(_scalar (_to i 1 i 5))))
		(_sig(_int round 2 0 18(_arch(_uni((i 1))))))
		(_prcs
			(line__22(_arch 0 0 22(_prcs(_simple)(_trgt(3))(_sens(5)(6)(7)))))
			(line__33(_arch 1 0 33(_prcs(_simple)(_trgt(5)(6)(7)(8)(4))(_sens(1)(2))(_mon)(_read(5)(6)(7)(8)(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extfinalproject.Common.distarr_array(1 distarr_array)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(.(Common))(std(standard))(ieee(NUMERIC_STD)))
	(_model . arch 2 -1)
)
I 000056 55 2300          1619815034599 TB_ARCHITECTURE
(_unit VHDL(classifier_tb 0 10(tb_architecture 0 13))
	(_version ve4)
	(_time 1619815034600 2021.04.30 16:37:14)
	(_source(\../src/TestBench/classifier_TB.vhd\))
	(_parameters dbg tan)
	(_code 4116434313161456464f521b194747474847444643)
	(_coverage d)
	(_ent
		(_time 1619814992888)
	)
	(_comp
		(classifier
			(_object
				(_port(_int CLK -1 0 17(_ent (_in))))
				(_port(_int rst -1 0 18(_ent (_in))))
				(_port(_int mins -2 0 19(_ent (_in))))
				(_port(_int class 0 0 20(_ent (_out))))
				(_port(_int done -1 0 21(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 39(_comp classifier)
		(_port
			((CLK)(CLK))
			((rst)(rst))
			((mins)(mins))
			((class)(class))
			((done)(done))
		)
		(_use(_ent . classifier)
		)
	)
	(_object
		(_type(_int ~INTEGER~range~0~to~2~13 0 20(_scalar (_to i 0 i 2))))
		(_sig(_int CLK -1 0 25(_arch(_uni))))
		(_sig(_int rst -1 0 26(_arch(_uni))))
		(_sig(_int mins -2 0 27(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~2~131 0 29(_scalar (_to i 0 i 2))))
		(_sig(_int class 1 0 29(_arch(_uni))))
		(_sig(_int done -1 0 30(_arch(_uni))))
		(_type(_int ~distarr{1~to~5}~13 0 33(_array -3((_to i 1 i 5)))))
		(_sig(_int dist1 2 0 33(_arch(_uni))))
		(_sig(_int dist2 2 0 33(_arch(_uni))))
		(_sig(_int dist3 2 0 33(_arch(_uni))))
		(_sig(_int SimulationActive -4 0 34(_arch(_uni((i 1))))))
		(_prcs
			(line__50(_arch 0 0 50(_prcs(_wait_for)(_trgt(0))(_read(8)))))
			(line__61(_arch 1 0 61(_prcs(_simple)(_trgt(1)(2(2))(2(1))(2(0))(5)(6))(_mon)(_read(5)(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extfinalproject.Common.distarr_array(1 distarr_array)))
		(_type(_ext ~extfinalproject.Common.~UNSIGNED{7~downto~0}~15(1 ~UNSIGNED{7~downto~0}~15)))
		(_type(_ext ~extstd.standard.BOOLEAN(2 BOOLEAN)))
		(_type(_ext ~extstd.standard.NATURAL(2 NATURAL)))
	)
	(_use(ieee(std_logic_1164))(.(Common))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 50463234 33686018 33751554 33686018 50528770 33686018 33686274 33686018 50463490)
		(33686018 33751810 33686018 50529026 33686018 33686019 33686018 50463235 33686018 33751555)
		(33686018 50528771 33686018 33686275 33686018 50463491 33686018 33751811 33686018 50529027)
	)
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000043 55 419 0 testbench_for_classifier
(_configuration VHDL (testbench_for_classifier 0 76 (classifier_tb))
	(_version ve4)
	(_time 1619815034603 2021.04.30 16:37:14)
	(_source(\../src/TestBench/classifier_TB.vhd\))
	(_parameters dbg tan)
	(_code 41174443451716564540531b154714474247494417)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . classifier arch
			)
		)
	)
	(_use(std(standard))(.(Common))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
)
I 000056 55 2315          1619815301184 TB_ARCHITECTURE
(_unit VHDL(classifier_tb 0 10(tb_architecture 0 13))
	(_version ve4)
	(_time 1619815301185 2021.04.30 16:41:41)
	(_source(\../src/TestBench/classifier_TB.vhd\))
	(_parameters dbg tan)
	(_code 93c7929cc3c4c68494c280c9cb9595959a95969491)
	(_coverage d)
	(_ent
		(_time 1619814992888)
	)
	(_comp
		(classifier
			(_object
				(_port(_int CLK -1 0 17(_ent (_in))))
				(_port(_int rst -1 0 18(_ent (_in))))
				(_port(_int mins -2 0 19(_ent (_in))))
				(_port(_int class 0 0 20(_ent (_out))))
				(_port(_int done -1 0 21(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 39(_comp classifier)
		(_port
			((CLK)(CLK))
			((rst)(rst))
			((mins)(mins))
			((class)(class))
			((done)(done))
		)
		(_use(_ent . classifier)
		)
	)
	(_object
		(_type(_int ~INTEGER~range~0~to~2~13 0 20(_scalar (_to i 0 i 2))))
		(_sig(_int CLK -1 0 25(_arch(_uni))))
		(_sig(_int rst -1 0 26(_arch(_uni))))
		(_sig(_int mins -2 0 27(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~2~131 0 29(_scalar (_to i 0 i 2))))
		(_sig(_int class 1 0 29(_arch(_uni))))
		(_sig(_int done -1 0 30(_arch(_uni))))
		(_type(_int ~distarr{1~to~5}~13 0 33(_array -3((_to i 1 i 5)))))
		(_sig(_int dist1 2 0 33(_arch(_uni))))
		(_sig(_int dist2 2 0 33(_arch(_uni))))
		(_sig(_int dist3 2 0 33(_arch(_uni))))
		(_sig(_int SimulationActive -4 0 34(_arch(_uni((i 1))))))
		(_prcs
			(line__50(_arch 0 0 50(_prcs(_wait_for)(_trgt(0))(_read(8)))))
			(line__61(_arch 1 0 61(_prcs(_wait_for)(_trgt(1)(2(2))(2(1))(2(0))(5)(6)(8))(_sens(4))(_mon)(_read(5)(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extfinalproject.Common.distarr_array(1 distarr_array)))
		(_type(_ext ~extfinalproject.Common.~UNSIGNED{7~downto~0}~15(1 ~UNSIGNED{7~downto~0}~15)))
		(_type(_ext ~extstd.standard.BOOLEAN(2 BOOLEAN)))
		(_type(_ext ~extstd.standard.NATURAL(2 NATURAL)))
	)
	(_use(ieee(std_logic_1164))(.(Common))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 50463234 33686018 33751554 33686018 50528770 33686018 33686274 33686018 50463490)
		(33686018 33751810 33686018 50529026 33686018 33686019 33686018 50463235 33686018 33751555)
		(33686018 50528771 33686018 33686275 33686018 50463491 33686018 33751811 33686018 50529027)
	)
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000043 55 419 0 testbench_for_classifier
(_configuration VHDL (testbench_for_classifier 0 82 (classifier_tb))
	(_version ve4)
	(_time 1619815301188 2021.04.30 16:41:41)
	(_source(\../src/TestBench/classifier_TB.vhd\))
	(_parameters dbg tan)
	(_code a2f7a4f5a5f4f5b5a6a3b0f8f6a4f7a4a1a4aaa7f4)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . classifier arch
			)
		)
	)
	(_use(std(standard))(.(Common))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
)
I 000056 55 2318          1619815352319 TB_ARCHITECTURE
(_unit VHDL(classifier_tb 0 10(tb_architecture 0 13))
	(_version ve4)
	(_time 1619815352320 2021.04.30 16:42:32)
	(_source(\../src/TestBench/classifier_TB.vhd\))
	(_parameters dbg tan)
	(_code 57560554030002405006440d0f5151515e51525055)
	(_coverage d)
	(_ent
		(_time 1619814992888)
	)
	(_comp
		(classifier
			(_object
				(_port(_int CLK -1 0 17(_ent (_in))))
				(_port(_int rst -1 0 18(_ent (_in))))
				(_port(_int mins -2 0 19(_ent (_in))))
				(_port(_int class 0 0 20(_ent (_out))))
				(_port(_int done -1 0 21(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 39(_comp classifier)
		(_port
			((CLK)(CLK))
			((rst)(rst))
			((mins)(mins))
			((class)(class))
			((done)(done))
		)
		(_use(_ent . classifier)
		)
	)
	(_object
		(_type(_int ~INTEGER~range~0~to~2~13 0 20(_scalar (_to i 0 i 2))))
		(_sig(_int CLK -1 0 25(_arch(_uni))))
		(_sig(_int rst -1 0 26(_arch(_uni))))
		(_sig(_int mins -2 0 27(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~2~131 0 29(_scalar (_to i 0 i 2))))
		(_sig(_int class 1 0 29(_arch(_uni))))
		(_sig(_int done -1 0 30(_arch(_uni))))
		(_type(_int ~distarr{1~to~5}~13 0 33(_array -3((_to i 1 i 5)))))
		(_sig(_int dist1 2 0 33(_arch(_uni))))
		(_sig(_int dist2 2 0 33(_arch(_uni))))
		(_sig(_int dist3 2 0 33(_arch(_uni))))
		(_sig(_int SimulationActive -4 0 34(_arch(_uni((i 1))))))
		(_prcs
			(line__50(_arch 0 0 50(_prcs(_wait_for)(_trgt(0))(_read(8)))))
			(line__61(_arch 1 0 61(_prcs(_wait_for)(_trgt(1)(2(2))(2(1))(2(0))(5)(6)(7)(8))(_sens(4))(_mon)(_read(5)(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extfinalproject.Common.distarr_array(1 distarr_array)))
		(_type(_ext ~extfinalproject.Common.~UNSIGNED{7~downto~0}~15(1 ~UNSIGNED{7~downto~0}~15)))
		(_type(_ext ~extstd.standard.BOOLEAN(2 BOOLEAN)))
		(_type(_ext ~extstd.standard.NATURAL(2 NATURAL)))
	)
	(_use(ieee(std_logic_1164))(.(Common))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 50463234 33686018 33751554 33686018 50528770 33686018 33686274 33686018 50463490)
		(33686018 33751810 33686018 50529026 33686018 33686019 33686018 50463235 33686018 33751555)
		(33686018 50528771 33686018 33686275 33686018 50463491 33686018 33751811 33686018 50529027)
	)
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000043 55 419 0 testbench_for_classifier
(_configuration VHDL (testbench_for_classifier 0 82 (classifier_tb))
	(_version ve4)
	(_time 1619815352323 2021.04.30 16:42:32)
	(_source(\../src/TestBench/classifier_TB.vhd\))
	(_parameters dbg tan)
	(_code 57570254550100405356450d0351025154515f5201)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . classifier arch
			)
		)
	)
	(_use(std(standard))(.(Common))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
)
I 000056 55 2318          1619815422534 TB_ARCHITECTURE
(_unit VHDL(classifier_tb 0 10(tb_architecture 0 13))
	(_version ve4)
	(_time 1619815422535 2021.04.30 16:43:42)
	(_source(\../src/TestBench/classifier_TB.vhd\))
	(_parameters dbg tan)
	(_code a2acf2f5f3f5f7b5a5f3b1f8faa4a4a4aba4a7a5a0)
	(_coverage d)
	(_ent
		(_time 1619814992888)
	)
	(_comp
		(classifier
			(_object
				(_port(_int CLK -1 0 17(_ent (_in))))
				(_port(_int rst -1 0 18(_ent (_in))))
				(_port(_int mins -2 0 19(_ent (_in))))
				(_port(_int class 0 0 20(_ent (_out))))
				(_port(_int done -1 0 21(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 39(_comp classifier)
		(_port
			((CLK)(CLK))
			((rst)(rst))
			((mins)(mins))
			((class)(class))
			((done)(done))
		)
		(_use(_ent . classifier)
		)
	)
	(_object
		(_type(_int ~INTEGER~range~0~to~2~13 0 20(_scalar (_to i 0 i 2))))
		(_sig(_int CLK -1 0 25(_arch(_uni))))
		(_sig(_int rst -1 0 26(_arch(_uni))))
		(_sig(_int mins -2 0 27(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~2~131 0 29(_scalar (_to i 0 i 2))))
		(_sig(_int class 1 0 29(_arch(_uni))))
		(_sig(_int done -1 0 30(_arch(_uni))))
		(_type(_int ~distarr{1~to~5}~13 0 33(_array -3((_to i 1 i 5)))))
		(_sig(_int dist1 2 0 33(_arch(_uni))))
		(_sig(_int dist2 2 0 33(_arch(_uni))))
		(_sig(_int dist3 2 0 33(_arch(_uni))))
		(_sig(_int SimulationActive -4 0 34(_arch(_uni((i 1))))))
		(_prcs
			(line__50(_arch 0 0 50(_prcs(_wait_for)(_trgt(0))(_read(8)))))
			(line__61(_arch 1 0 61(_prcs(_wait_for)(_trgt(1)(2(2))(2(1))(2(0))(5)(6)(7)(8))(_sens(4))(_mon)(_read(5)(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extfinalproject.Common.distarr_array(1 distarr_array)))
		(_type(_ext ~extfinalproject.Common.~UNSIGNED{7~downto~0}~15(1 ~UNSIGNED{7~downto~0}~15)))
		(_type(_ext ~extstd.standard.BOOLEAN(2 BOOLEAN)))
		(_type(_ext ~extstd.standard.NATURAL(2 NATURAL)))
	)
	(_use(ieee(std_logic_1164))(.(Common))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 50463234 33686018 33751554 33686018 50528770 33686018 33686274 33686018 50463490)
		(33686018 33751810 33686018 50529026 33686018 33686019 33686018 50463235 33686018 33751555)
		(33686018 50528771 33686018 33686275 33686018 50463491 33686018 33751811 33686018 50529027)
	)
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000043 55 419 0 testbench_for_classifier
(_configuration VHDL (testbench_for_classifier 0 82 (classifier_tb))
	(_version ve4)
	(_time 1619815422538 2021.04.30 16:43:42)
	(_source(\../src/TestBench/classifier_TB.vhd\))
	(_parameters dbg tan)
	(_code a2adf5f5a5f4f5b5a6a3b0f8f6a4f7a4a1a4aaa7f4)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . classifier arch
			)
		)
	)
	(_use(std(standard))(.(Common))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
)
I 000045 55 1453          1619815551963 arch
(_unit VHDL(classifier 0 6(arch 0 16))
	(_version ve4)
	(_time 1619815551964 2021.04.30 16:45:51)
	(_source(\../src/classifer.vhd\))
	(_parameters dbg tan)
	(_code 303e3535636765273734236a683636363936353732)
	(_coverage d)
	(_ent
		(_time 1619812279973)
	)
	(_object
		(_port(_int CLK -1 0 8(_ent(_in)(_event))))
		(_port(_int rst -1 0 9(_ent(_in))))
		(_port(_int mins -2 0 10(_ent(_in))))
		(_type(_int ~INTEGER~range~0~to~2~12 0 11(_scalar (_to i 0 i 2))))
		(_port(_int class 0 0 11(_ent(_out))))
		(_port(_int done -1 0 12(_ent(_out))))
		(_type(_int ~INTEGER~range~0~to~5~13 0 17(_scalar (_to i 0 i 5))))
		(_sig(_int count0 1 0 17(_arch(_uni((i 0))))))
		(_sig(_int count1 1 0 17(_arch(_uni((i 0))))))
		(_sig(_int count2 1 0 17(_arch(_uni((i 0))))))
		(_type(_int ~INTEGER~range~1~to~5~13 0 18(_scalar (_to i 1 i 5))))
		(_sig(_int round 2 0 18(_arch(_uni((i 1))))))
		(_prcs
			(line__22(_arch 0 0 22(_prcs(_simple)(_trgt(3))(_sens(5)(6)(7)))))
			(line__33(_arch 1 0 33(_prcs(_simple)(_trgt(5)(6)(7)(8)(4))(_sens(1)(2))(_mon)(_read(5)(6)(7)(8)(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extfinalproject.Common.distarr_array(1 distarr_array)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(.(Common))(std(standard))(ieee(NUMERIC_STD)))
	(_model . arch 2 -1)
)
I 000056 55 2318          1619815555476 TB_ARCHITECTURE
(_unit VHDL(classifier_tb 0 10(tb_architecture 0 13))
	(_version ve4)
	(_time 1619815555477 2021.04.30 16:45:55)
	(_source(\../src/TestBench/classifier_TB.vhd\))
	(_parameters dbg tan)
	(_code ece3ecbfecbbb9fbebbdffb6b4eaeaeae5eae9ebee)
	(_coverage d)
	(_ent
		(_time 1619814992888)
	)
	(_comp
		(classifier
			(_object
				(_port(_int CLK -1 0 17(_ent (_in))))
				(_port(_int rst -1 0 18(_ent (_in))))
				(_port(_int mins -2 0 19(_ent (_in))))
				(_port(_int class 0 0 20(_ent (_out))))
				(_port(_int done -1 0 21(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 39(_comp classifier)
		(_port
			((CLK)(CLK))
			((rst)(rst))
			((mins)(mins))
			((class)(class))
			((done)(done))
		)
		(_use(_ent . classifier)
		)
	)
	(_object
		(_type(_int ~INTEGER~range~0~to~2~13 0 20(_scalar (_to i 0 i 2))))
		(_sig(_int CLK -1 0 25(_arch(_uni))))
		(_sig(_int rst -1 0 26(_arch(_uni))))
		(_sig(_int mins -2 0 27(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~2~131 0 29(_scalar (_to i 0 i 2))))
		(_sig(_int class 1 0 29(_arch(_uni))))
		(_sig(_int done -1 0 30(_arch(_uni))))
		(_type(_int ~distarr{1~to~5}~13 0 33(_array -3((_to i 1 i 5)))))
		(_sig(_int dist1 2 0 33(_arch(_uni))))
		(_sig(_int dist2 2 0 33(_arch(_uni))))
		(_sig(_int dist3 2 0 33(_arch(_uni))))
		(_sig(_int SimulationActive -4 0 34(_arch(_uni((i 1))))))
		(_prcs
			(line__50(_arch 0 0 50(_prcs(_wait_for)(_trgt(0))(_read(8)))))
			(line__61(_arch 1 0 61(_prcs(_wait_for)(_trgt(1)(2(2))(2(1))(2(0))(5)(6)(7)(8))(_sens(4))(_mon)(_read(5)(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extfinalproject.Common.distarr_array(1 distarr_array)))
		(_type(_ext ~extfinalproject.Common.~UNSIGNED{7~downto~0}~15(1 ~UNSIGNED{7~downto~0}~15)))
		(_type(_ext ~extstd.standard.BOOLEAN(2 BOOLEAN)))
		(_type(_ext ~extstd.standard.NATURAL(2 NATURAL)))
	)
	(_use(ieee(std_logic_1164))(.(Common))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 50463234 33686018 33751554 33686018 50528770 33686018 33686274 33686018 50463490)
		(33686018 33751810 33686018 50529026 33686018 33686019 33686018 50463235 33686018 33751555)
		(33686018 50528771 33686018 33686275 33686018 50463491 33686018 33751811 33686018 50529027)
	)
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000043 55 419 0 testbench_for_classifier
(_configuration VHDL (testbench_for_classifier 0 82 (classifier_tb))
	(_version ve4)
	(_time 1619815555480 2021.04.30 16:45:55)
	(_source(\../src/TestBench/classifier_TB.vhd\))
	(_parameters dbg tan)
	(_code ece2ebbfbababbfbe8edfeb6b8eab9eaefeae4e9ba)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . classifier arch
			)
		)
	)
	(_use(std(standard))(.(Common))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
)
I 000045 55 1468          1619815675141 arch
(_unit VHDL(classifier 0 6(arch 0 16))
	(_version ve4)
	(_time 1619815675142 2021.04.30 16:47:55)
	(_source(\../src/classifer.vhd\))
	(_parameters dbg tan)
	(_code 6363676333343674646770393b6565656a65666461)
	(_coverage d)
	(_ent
		(_time 1619812279973)
	)
	(_object
		(_port(_int CLK -1 0 8(_ent(_in)(_event))))
		(_port(_int rst -1 0 9(_ent(_in))))
		(_port(_int mins -2 0 10(_ent(_in))))
		(_type(_int ~INTEGER~range~0~to~2~12 0 11(_scalar (_to i 0 i 2))))
		(_port(_int class 0 0 11(_ent(_out))))
		(_port(_int done -1 0 12(_ent(_out))))
		(_type(_int ~INTEGER~range~0~to~5~13 0 17(_scalar (_to i 0 i 5))))
		(_sig(_int count0 1 0 17(_arch(_uni((i 0))))))
		(_sig(_int count1 1 0 17(_arch(_uni((i 0))))))
		(_sig(_int count2 1 0 17(_arch(_uni((i 0))))))
		(_type(_int ~INTEGER~range~1~to~5~13 0 18(_scalar (_to i 1 i 5))))
		(_sig(_int round 2 0 18(_arch(_uni((i 1))))))
		(_prcs
			(line__22(_arch 0 0 22(_prcs(_simple)(_trgt(3))(_sens(5)(6)(7)))))
			(line__33(_arch 1 0 33(_prcs(_simple)(_trgt(5)(6)(7)(8)(4))(_sens(0)(1))(_mon)(_read(5)(6)(7)(8)(2(2))(2(1))(2(0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extfinalproject.Common.distarr_array(1 distarr_array)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(.(Common))(std(standard))(ieee(NUMERIC_STD)))
	(_model . arch 2 -1)
)
I 000056 55 2318          1619815681175 TB_ARCHITECTURE
(_unit VHDL(classifier_tb 0 10(tb_architecture 0 13))
	(_version ve4)
	(_time 1619815681176 2021.04.30 16:48:01)
	(_source(\../src/TestBench/classifier_TB.vhd\))
	(_parameters dbg tan)
	(_code f3f2a5a3a3a4a6e4f4a2e0a9abf5f5f5faf5f6f4f1)
	(_coverage d)
	(_ent
		(_time 1619814992888)
	)
	(_comp
		(classifier
			(_object
				(_port(_int CLK -1 0 17(_ent (_in))))
				(_port(_int rst -1 0 18(_ent (_in))))
				(_port(_int mins -2 0 19(_ent (_in))))
				(_port(_int class 0 0 20(_ent (_out))))
				(_port(_int done -1 0 21(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 39(_comp classifier)
		(_port
			((CLK)(CLK))
			((rst)(rst))
			((mins)(mins))
			((class)(class))
			((done)(done))
		)
		(_use(_ent . classifier)
		)
	)
	(_object
		(_type(_int ~INTEGER~range~0~to~2~13 0 20(_scalar (_to i 0 i 2))))
		(_sig(_int CLK -1 0 25(_arch(_uni))))
		(_sig(_int rst -1 0 26(_arch(_uni))))
		(_sig(_int mins -2 0 27(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~2~131 0 29(_scalar (_to i 0 i 2))))
		(_sig(_int class 1 0 29(_arch(_uni))))
		(_sig(_int done -1 0 30(_arch(_uni))))
		(_type(_int ~distarr{1~to~5}~13 0 33(_array -3((_to i 1 i 5)))))
		(_sig(_int dist1 2 0 33(_arch(_uni))))
		(_sig(_int dist2 2 0 33(_arch(_uni))))
		(_sig(_int dist3 2 0 33(_arch(_uni))))
		(_sig(_int SimulationActive -4 0 34(_arch(_uni((i 1))))))
		(_prcs
			(line__50(_arch 0 0 50(_prcs(_wait_for)(_trgt(0))(_read(8)))))
			(line__61(_arch 1 0 61(_prcs(_wait_for)(_trgt(1)(2(2))(2(1))(2(0))(5)(6)(7)(8))(_sens(4))(_mon)(_read(5)(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extfinalproject.Common.distarr_array(1 distarr_array)))
		(_type(_ext ~extfinalproject.Common.~UNSIGNED{7~downto~0}~15(1 ~UNSIGNED{7~downto~0}~15)))
		(_type(_ext ~extstd.standard.BOOLEAN(2 BOOLEAN)))
		(_type(_ext ~extstd.standard.NATURAL(2 NATURAL)))
	)
	(_use(ieee(std_logic_1164))(.(Common))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 50463234 33686018 33751554 33686018 50528770 33686018 33686274 33686018 50463490)
		(33686018 33751810 33686018 50529026 33686018 33686019 33686018 50463235 33686018 33751555)
		(33686018 50528771 33686018 33686275 33686018 50463491 33686018 33751811 33686018 50529027)
	)
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000043 55 419 0 testbench_for_classifier
(_configuration VHDL (testbench_for_classifier 0 82 (classifier_tb))
	(_version ve4)
	(_time 1619815681179 2021.04.30 16:48:01)
	(_source(\../src/TestBench/classifier_TB.vhd\))
	(_parameters dbg tan)
	(_code f3f3a2a3f5a5a4e4f7f2e1a9a7f5a6f5f0f5fbf6a5)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . classifier arch
			)
		)
	)
	(_use(std(standard))(.(Common))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
)
I 000056 55 2318          1619815750875 TB_ARCHITECTURE
(_unit VHDL(classifier_tb 0 10(tb_architecture 0 13))
	(_version ve4)
	(_time 1619815750876 2021.04.30 16:49:10)
	(_source(\../src/TestBench/classifier_TB.vhd\))
	(_parameters dbg tan)
	(_code 3a346f3f386d6f2d3d6b2960623c3c3c333c3f3d38)
	(_coverage d)
	(_ent
		(_time 1619814992888)
	)
	(_comp
		(classifier
			(_object
				(_port(_int CLK -1 0 17(_ent (_in))))
				(_port(_int rst -1 0 18(_ent (_in))))
				(_port(_int mins -2 0 19(_ent (_in))))
				(_port(_int class 0 0 20(_ent (_out))))
				(_port(_int done -1 0 21(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 39(_comp classifier)
		(_port
			((CLK)(CLK))
			((rst)(rst))
			((mins)(mins))
			((class)(class))
			((done)(done))
		)
		(_use(_ent . classifier)
		)
	)
	(_object
		(_type(_int ~INTEGER~range~0~to~2~13 0 20(_scalar (_to i 0 i 2))))
		(_sig(_int CLK -1 0 25(_arch(_uni))))
		(_sig(_int rst -1 0 26(_arch(_uni))))
		(_sig(_int mins -2 0 27(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~2~131 0 29(_scalar (_to i 0 i 2))))
		(_sig(_int class 1 0 29(_arch(_uni))))
		(_sig(_int done -1 0 30(_arch(_uni))))
		(_type(_int ~distarr{1~to~5}~13 0 33(_array -3((_to i 1 i 5)))))
		(_sig(_int dist1 2 0 33(_arch(_uni))))
		(_sig(_int dist2 2 0 33(_arch(_uni))))
		(_sig(_int dist3 2 0 33(_arch(_uni))))
		(_sig(_int SimulationActive -4 0 34(_arch(_uni((i 1))))))
		(_prcs
			(line__50(_arch 0 0 50(_prcs(_wait_for)(_trgt(0))(_read(8)))))
			(line__61(_arch 1 0 61(_prcs(_wait_for)(_trgt(1)(2(2))(2(1))(2(0))(5)(6)(7)(8))(_sens(4))(_mon)(_read(5)(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extfinalproject.Common.distarr_array(1 distarr_array)))
		(_type(_ext ~extfinalproject.Common.~UNSIGNED{7~downto~0}~15(1 ~UNSIGNED{7~downto~0}~15)))
		(_type(_ext ~extstd.standard.BOOLEAN(2 BOOLEAN)))
		(_type(_ext ~extstd.standard.NATURAL(2 NATURAL)))
	)
	(_use(ieee(std_logic_1164))(.(Common))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 50463234 33686018 33751554 33686018 50528770 33686018 33686274 33686018 50463490)
		(33686018 33751810 33686018 50529026 33686018 33686019 33686018 33751554 33686018 33751555)
		(33686018 50528771 33686018 33686275 33686018 50463234 33686018 33751811 33686018 50529027)
	)
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000043 55 419 0 testbench_for_classifier
(_configuration VHDL (testbench_for_classifier 0 82 (classifier_tb))
	(_version ve4)
	(_time 1619815750879 2021.04.30 16:49:10)
	(_source(\../src/TestBench/classifier_TB.vhd\))
	(_parameters dbg tan)
	(_code 3a35683f6e6c6d2d3e3b28606e3c6f3c393c323f6c)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . classifier arch
			)
		)
	)
	(_use(std(standard))(.(Common))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
)
I 000045 55 6330          1619922867660 arch
(_unit VHDL(finalproject 0 6(arch 0 15))
	(_version ve4)
	(_time 1619922867661 2021.05.01 22:34:27)
	(_source(\../src/FinalProject.vhd\))
	(_parameters dbg tan)
	(_code 27212923297026317475647c762025217121762122)
	(_coverage d)
	(_ent
		(_time 1619809202966)
	)
	(_comp
		(embedded_soc
			(_object
				(_port(_int clk_clk -1 0 18(_ent (_in((i 1))))))
				(_port(_int reset_reset_n -1 0 19(_ent (_in((i 1))))))
				(_port(_int led_export 2 0 20(_ent (_out))))
				(_port(_int switches_export 2 0 21(_ent (_in((_others(i 1)))))))
			)
		)
		(IrisDataManager
			(_object
				(_port(_int CLK -1 0 27(_ent (_in))))
				(_port(_int SelectDataType -1 0 28(_ent (_in))))
				(_port(_int SelectDataIndex 3 0 29(_ent (_in))))
				(_port(_int SelectDataOut -2 0 30(_ent (_out))))
			)
		)
		(knn_class
			(_object
				(_port(_int CLK -1 0 45(_ent (_in))))
				(_port(_int TrainingData -3 0 46(_ent (_in))))
				(_port(_int TestData -2 0 47(_ent (_in))))
				(_port(_int rst -1 0 48(_ent (_in))))
				(_port(_int min_dists 5 0 49(_ent (_out))))
				(_port(_int done -1 0 50(_ent (_out))))
			)
		)
	)
	(_inst u0 0 85(_comp embedded_soc)
		(_port
			((clk_clk)(CLOCK_50))
			((reset_reset_n)(KEY(0)))
			((led_export)(LEDR_export))
			((switches_export)(SW))
		)
		(_use(_implicit)
			(_port
				((clk_clk)(clk_clk))
				((reset_reset_n)(reset_reset_n))
				((led_export)(led_export))
				((switches_export)(switches_export))
			)
		)
	)
	(_inst u1 0 93(_comp IrisDataManager)
		(_port
			((CLK)(CLOCK_50))
			((SelectDataType)(IrisDataType))
			((SelectDataIndex)(IrisIndex))
			((SelectDataOut)(IrisDataOut))
		)
		(_use(_ent . IrisDataManager)
		)
	)
	(_inst k1 0 101(_comp knn_class)
		(_port
			((CLK)(CLOCK_50))
			((TrainingData)(kData))
			((TestData)(test_data))
			((rst)(rst_k))
			((min_dists)(min_dists))
			((done)(done_k))
		)
		(_use(_ent . knn_class)
		)
	)
	(_generate s1 0 112(_for 19 )
		(_object
			(_cnst(_int i 19 0 112(_arch)))
			(_prcs
				(line__113(_arch 1 0 113(_assignment(_trgt(22(_object 1)))(_sens(14)(26)))))
			)
		)
	)
	(_object
		(_port(_int CLOCK_50 -1 0 8(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 9(_array -1((_dto i 3 i 0)))))
		(_port(_int KEY 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~12 0 10(_array -1((_dto i 9 i 0)))))
		(_port(_int SW 1 0 10(_ent(_in))))
		(_port(_int LEDR 1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 20(_array -1((_dto i 9 i 0)))))
		(_type(_int ~UNSIGNED{6~downto~0}~13 0 29(_array -1((_dto i 6 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 39(_array -1((_dto i 7 i 0)))))
		(_type(_int ~distarr{1~to~5}~13 0 49(_array -4((_to i 1 i 5)))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~132 0 55(_array -1((_dto i 9 i 0)))))
		(_sig(_int LEDR_export 6 0 55(_arch(_uni))))
		(_sig(_int IrisDataType -1 0 57(_arch(_uni))))
		(_sig(_int IrisDataOut -2 0 58(_arch(_uni))))
		(_type(_int ~UNSIGNED{6~downto~0}~134 0 59(_array -1((_dto i 6 i 0)))))
		(_sig(_int IrisIndex 7 0 59(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 61(_array -1((_dto i 15 i 0)))))
		(_sig(_int SqrtRadical 8 0 61(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 62(_array -1((_dto i 7 i 0)))))
		(_sig(_int SqrtResult 9 0 62(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 63(_array -1((_dto i 8 i 0)))))
		(_sig(_int SqrtRemainder 10 0 63(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 65(_array -1((_dto i 2 i 0)))))
		(_sig(_int state 11 0 65(_arch(_uni(_string \"001"\)))))
		(_sig(_int nstate 11 0 65(_arch(_uni(_string \"001"\)))))
		(_type(_int ~INTEGER~range~0~to~120~13 0 66(_scalar (_to i 0 i 120))))
		(_sig(_int count 12 0 66(_arch(_uni((i 0))))))
		(_sig(_int training_data -5 0 67(_arch(_uni))))
		(_type(_int ~UNSIGNED{2~downto~0}~13 0 68(_array -1((_dto i 2 i 0)))))
		(_sig(_int wait_count 13 0 68(_arch(_uni((_others(i 3)))))))
		(_type(_int ~UNSIGNED{wait_count'range}~13 0 69(_array -1((_dto i 2 i 0)))))
		(_sig(_int wait_zero 14 0 69(_arch(_uni((_others(i 2)))))))
		(_sig(_int test_data -2 0 70(_arch(_uni))))
		(_sig(_int classifications -6 0 71(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~2~13 0 72(_scalar (_to i 0 i 2))))
		(_sig(_int knn_out 15 0 72(_arch(_uni))))
		(_sig(_int rst_k -1 0 73(_arch(_uni))))
		(_sig(_int done_k -1 0 74(_arch(_uni))))
		(_sig(_int kData -3 0 75(_arch(_uni))))
		(_type(_int ~distarr{1~to~5}~139 0 76(_array -4((_to i 1 i 5)))))
		(_sig(_int min_dists 16 0 76(_arch(_uni))))
		(_sig(_int mins -7 0 78(_arch(_uni))))
		(_cnst(_int data_offset -8 0 79(_arch((i 40)))))
		(_type(_int ~INTEGER~range~0~to~2~1310 0 80(_scalar (_to i 0 i 2))))
		(_sig(_int offset_count 17 0 80(_arch(_uni((i 0))))))
		(_type(_int ~INTEGER~range~0~to~80~13 0 81(_scalar (_to i 0 i 80))))
		(_sig(_int offset 18 0 81(_arch(_uni))))
		(_type(_int ~INTEGER~range~1~to~40~13 0 112(_scalar (_to i 1 i 40))))
		(_prcs
			(line__111(_arch 0 0 111(_assignment(_trgt(26))(_sens(25)))))
			(line__116(_arch 2 0 116(_assignment(_trgt(24))(_sens(23)(25)))))
			(line__118(_arch 3 0 118(_prcs(_simple)(_trgt(5)(7)(11)(13)(14)(15)(17)(18)(20)(24)(25))(_sens(0))(_mon)(_read(6)(11(1))(11(0))(12)(13)(15)(16)(19)(21)(23)(25)))))
			(line__165(_arch 4 0 165(_prcs(_simple)(_trgt(12(2))(12(0))(12(1))(12))(_sens(11)(13)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extfinalproject.Common.DataAttributes(1 DataAttributes)))
		(_type(_ext ~extfinalproject.Common.DataSlice(1 DataSlice)))
		(_type(_ext ~extfinalproject.Common.~UNSIGNED{7~downto~0}~15(1 ~UNSIGNED{7~downto~0}~15)))
		(_type(_ext ~extfinalproject.Common.DataArray(1 DataArray)))
		(_type(_ext ~extfinalproject.Common.TestClass(1 TestClass)))
		(_type(_ext ~extfinalproject.Common.distarr_array(1 distarr_array)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(2 NATURAL)))
	)
	(_split (24)(14)(18)
	)
	(_use(ieee(std_logic_1164))(.(Common))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(197379)
		(131586)
		(197122)
		(131842)
	)
	(_model . arch 5 -1)
)
I 000045 55 6260          1619924150844 arch
(_unit VHDL(finalproject 0 6(arch 0 15))
	(_version ve4)
	(_time 1619924150845 2021.05.01 22:55:50)
	(_source(\../src/FinalProject.vhd\))
	(_parameters dbg tan)
	(_code 9b94ce94c0cc9a8dc8ced8c0ca9c999dcd9dca9d9e)
	(_coverage d)
	(_ent
		(_time 1619809202966)
	)
	(_comp
		(embedded_soc
			(_object
				(_port(_int clk_clk -1 0 18(_ent (_in((i 1))))))
				(_port(_int reset_reset_n -1 0 19(_ent (_in((i 1))))))
				(_port(_int led_export 2 0 20(_ent (_out))))
				(_port(_int switches_export 2 0 21(_ent (_in((_others(i 1)))))))
			)
		)
		(IrisDataManager
			(_object
				(_port(_int CLK -1 0 27(_ent (_in))))
				(_port(_int SelectDataType -1 0 28(_ent (_in))))
				(_port(_int SelectDataIndex 3 0 29(_ent (_in))))
				(_port(_int SelectDataOut -2 0 30(_ent (_out))))
			)
		)
		(knn_class
			(_object
				(_port(_int CLK -1 0 45(_ent (_in))))
				(_port(_int TrainingData -3 0 46(_ent (_in))))
				(_port(_int TestData -2 0 47(_ent (_in))))
				(_port(_int rst -1 0 48(_ent (_in))))
				(_port(_int min_dists 5 0 49(_ent (_out))))
				(_port(_int done -1 0 50(_ent (_out))))
			)
		)
	)
	(_inst u0 0 85(_comp embedded_soc)
		(_port
			((clk_clk)(CLOCK_50))
			((reset_reset_n)(KEY(0)))
			((led_export)(LEDR_export))
			((switches_export)(SW))
		)
		(_use(_implicit)
			(_port
				((clk_clk)(clk_clk))
				((reset_reset_n)(reset_reset_n))
				((led_export)(led_export))
				((switches_export)(switches_export))
			)
		)
	)
	(_inst u1 0 93(_comp IrisDataManager)
		(_port
			((CLK)(CLOCK_50))
			((SelectDataType)(IrisDataType))
			((SelectDataIndex)(IrisIndex))
			((SelectDataOut)(IrisDataOut))
		)
		(_use(_ent . IrisDataManager)
		)
	)
	(_inst k1 0 101(_comp knn_class)
		(_port
			((CLK)(CLOCK_50))
			((TrainingData)(kData))
			((TestData)(test_data))
			((rst)(rst_k))
			((min_dists)(min_dists))
			((done)(done_k))
		)
		(_use(_ent . knn_class)
		)
	)
	(_generate s1 0 112(_for 19 )
		(_object
			(_cnst(_int i 19 0 112(_arch)))
			(_prcs
				(line__113(_arch 1 0 113(_assignment(_trgt(22(_object 1)))(_sens(14)(26)))))
			)
		)
	)
	(_object
		(_port(_int CLOCK_50 -1 0 8(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 9(_array -1((_dto i 3 i 0)))))
		(_port(_int KEY 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~12 0 10(_array -1((_dto i 9 i 0)))))
		(_port(_int SW 1 0 10(_ent(_in))))
		(_port(_int LEDR 1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 20(_array -1((_dto i 9 i 0)))))
		(_type(_int ~UNSIGNED{6~downto~0}~13 0 29(_array -1((_dto i 6 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 39(_array -1((_dto i 7 i 0)))))
		(_type(_int ~distarr{1~to~5}~13 0 49(_array -4((_to i 1 i 5)))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~132 0 55(_array -1((_dto i 9 i 0)))))
		(_sig(_int LEDR_export 6 0 55(_arch(_uni))))
		(_sig(_int IrisDataType -1 0 57(_arch(_uni))))
		(_sig(_int IrisDataOut -2 0 58(_arch(_uni))))
		(_type(_int ~UNSIGNED{6~downto~0}~134 0 59(_array -1((_dto i 6 i 0)))))
		(_sig(_int IrisIndex 7 0 59(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 61(_array -1((_dto i 15 i 0)))))
		(_sig(_int SqrtRadical 8 0 61(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 62(_array -1((_dto i 7 i 0)))))
		(_sig(_int SqrtResult 9 0 62(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 63(_array -1((_dto i 8 i 0)))))
		(_sig(_int SqrtRemainder 10 0 63(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 65(_array -1((_dto i 2 i 0)))))
		(_sig(_int state 11 0 65(_arch(_uni(_string \"001"\)))))
		(_sig(_int nstate 11 0 65(_arch(_uni(_string \"001"\)))))
		(_type(_int ~INTEGER~range~0~to~120~13 0 66(_scalar (_to i 0 i 120))))
		(_sig(_int count 12 0 66(_arch(_uni((i 0))))))
		(_sig(_int training_data -5 0 67(_arch(_uni))))
		(_type(_int ~UNSIGNED{2~downto~0}~13 0 68(_array -1((_dto i 2 i 0)))))
		(_sig(_int wait_count 13 0 68(_arch(_uni((_others(i 3)))))))
		(_type(_int ~UNSIGNED{wait_count'range}~13 0 69(_array -1((_dto i 2 i 0)))))
		(_sig(_int wait_zero 14 0 69(_arch(_uni((_others(i 2)))))))
		(_sig(_int test_data -2 0 70(_arch(_uni))))
		(_sig(_int classifications -6 0 71(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~2~13 0 72(_scalar (_to i 0 i 2))))
		(_sig(_int knn_out 15 0 72(_arch(_uni))))
		(_sig(_int rst_k -1 0 73(_arch(_uni))))
		(_sig(_int done_k -1 0 74(_arch(_uni))))
		(_sig(_int kData -3 0 75(_arch(_uni))))
		(_type(_int ~distarr{1~to~5}~139 0 76(_array -4((_to i 1 i 5)))))
		(_sig(_int min_dists 16 0 76(_arch(_uni))))
		(_sig(_int mins -7 0 78(_arch(_uni))))
		(_cnst(_int data_offset -8 0 79(_arch((i 40)))))
		(_type(_int ~INTEGER~range~0~to~2~1310 0 80(_scalar (_to i 0 i 2))))
		(_sig(_int offset_count 17 0 80(_arch(_uni((i 0))))))
		(_type(_int ~INTEGER~range~0~to~80~13 0 81(_scalar (_to i 0 i 80))))
		(_sig(_int offset 18 0 81(_arch(_uni))))
		(_type(_int ~INTEGER~range~1~to~40~13 0 112(_scalar (_to i 1 i 40))))
		(_prcs
			(line__111(_arch 0 0 111(_assignment(_trgt(26))(_sens(25)))))
			(line__117(_arch 2 0 117(_prcs(_simple)(_trgt(5)(7)(11)(13)(14)(15)(17)(18)(20)(24)(25))(_sens(0))(_mon)(_read(6)(11(1))(11(0))(12)(13)(15)(16)(19)(21)(23)(25)))))
			(line__164(_arch 3 0 164(_prcs(_simple)(_trgt(12(2))(12(0))(12(1))(12))(_sens(11)(13)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extfinalproject.Common.DataAttributes(1 DataAttributes)))
		(_type(_ext ~extfinalproject.Common.DataSlice(1 DataSlice)))
		(_type(_ext ~extfinalproject.Common.~UNSIGNED{7~downto~0}~15(1 ~UNSIGNED{7~downto~0}~15)))
		(_type(_ext ~extfinalproject.Common.DataArray(1 DataArray)))
		(_type(_ext ~extfinalproject.Common.TestClass(1 TestClass)))
		(_type(_ext ~extfinalproject.Common.distarr_array(1 distarr_array)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(2 NATURAL)))
	)
	(_split (14)(24)(18)
	)
	(_use(ieee(std_logic_1164))(.(Common))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(197379)
		(131586)
		(197122)
		(131842)
	)
	(_model . arch 4 -1)
)
V 000045 55 1468          1619971702629 arch
(_unit VHDL(classifier 0 6(arch 0 16))
	(_version ve4)
	(_time 1619971702630 2021.05.02 12:08:22)
	(_source(\../src/classifer.vhd\))
	(_parameters dbg tan)
	(_code c0c5c295939795d7c7c4d39a98c6c6c6c9c6c5c7c2)
	(_coverage d)
	(_ent
		(_time 1619812279973)
	)
	(_object
		(_port(_int CLK -1 0 8(_ent(_in)(_event))))
		(_port(_int rst -1 0 9(_ent(_in))))
		(_port(_int mins -2 0 10(_ent(_in))))
		(_type(_int ~INTEGER~range~0~to~2~12 0 11(_scalar (_to i 0 i 2))))
		(_port(_int class 0 0 11(_ent(_out))))
		(_port(_int done -1 0 12(_ent(_out))))
		(_type(_int ~INTEGER~range~0~to~5~13 0 17(_scalar (_to i 0 i 5))))
		(_sig(_int count0 1 0 17(_arch(_uni((i 0))))))
		(_sig(_int count1 1 0 17(_arch(_uni((i 0))))))
		(_sig(_int count2 1 0 17(_arch(_uni((i 0))))))
		(_type(_int ~INTEGER~range~1~to~5~13 0 18(_scalar (_to i 1 i 5))))
		(_sig(_int round 2 0 18(_arch(_uni((i 1))))))
		(_prcs
			(line__22(_arch 0 0 22(_prcs(_simple)(_trgt(3))(_sens(5)(6)(7)))))
			(line__33(_arch 1 0 33(_prcs(_simple)(_trgt(4)(5)(6)(7)(8))(_sens(0)(1))(_mon)(_read(2(2))(2(1))(2(0))(5)(6)(7)(8)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extfinalproject.Common.distarr_array(1 distarr_array)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(.(Common))(std(standard))(ieee(NUMERIC_STD)))
	(_model . arch 2 -1)
)
I 000045 55 7200          1619972252178 arch
(_unit VHDL(finalproject 0 6(arch 0 21))
	(_version ve4)
	(_time 1619972252179 2021.05.02 12:17:32)
	(_source(\../src/FinalProject.vhd\))
	(_parameters dbg tan)
	(_code 6b64696b303c6a7d3e6b28303a6c696d3d6d3a6d6e)
	(_coverage d)
	(_ent
		(_time 1619972252176)
	)
	(_comp
		(embedded_soc
			(_object
				(_port(_int clk_clk -1 0 24(_ent (_in((i 1))))))
				(_port(_int reset_reset_n -1 0 25(_ent (_in((i 1))))))
				(_port(_int led_export 3 0 26(_ent (_out))))
				(_port(_int switches_export 3 0 27(_ent (_in((_others(i 1)))))))
			)
		)
		(IrisDataManager
			(_object
				(_port(_int CLK -1 0 33(_ent (_in))))
				(_port(_int SelectDataType -1 0 34(_ent (_in))))
				(_port(_int SelectDataIndex 4 0 35(_ent (_in))))
				(_port(_int SelectDataOut -2 0 36(_ent (_out))))
			)
		)
		(knn_class
			(_object
				(_port(_int CLK -1 0 51(_ent (_in))))
				(_port(_int TrainingData -3 0 52(_ent (_in))))
				(_port(_int TestData -2 0 53(_ent (_in))))
				(_port(_int rst -1 0 54(_ent (_in))))
				(_port(_int min_dists 6 0 55(_ent (_out))))
				(_port(_int done -1 0 56(_ent (_out))))
			)
		)
		(classifier
			(_object
				(_port(_int CLK -1 0 62(_ent (_in))))
				(_port(_int rst -1 0 63(_ent (_in))))
				(_port(_int mins -5 0 64(_ent (_in))))
				(_port(_int class 7 0 65(_ent (_out))))
				(_port(_int done -1 0 66(_ent (_out))))
			)
		)
	)
	(_inst u0 0 101(_comp embedded_soc)
		(_port
			((clk_clk)(CLOCK_50))
			((reset_reset_n)(KEY(0)))
			((led_export)(LEDR_export))
			((switches_export)(SW))
		)
		(_use(_implicit)
			(_port
				((clk_clk)(clk_clk))
				((reset_reset_n)(reset_reset_n))
				((led_export)(led_export))
				((switches_export)(switches_export))
			)
		)
	)
	(_inst u1 0 109(_comp IrisDataManager)
		(_port
			((CLK)(CLOCK_50))
			((SelectDataType)(IrisDataType))
			((SelectDataIndex)(IrisIndex))
			((SelectDataOut)(IrisDataOut))
		)
		(_use(_ent . IrisDataManager)
		)
	)
	(_inst k1 0 117(_comp knn_class)
		(_port
			((CLK)(CLOCK_50))
			((TrainingData)(kData))
			((TestData)(test_data))
			((rst)(rst_k))
			((min_dists)(min_dists))
			((done)(done_k))
		)
		(_use(_ent . knn_class)
		)
	)
	(_inst c1 0 127(_comp classifier)
		(_port
			((CLK)(CLOCK_50))
			((rst)(rst_c))
			((mins)(mins))
			((class)(knn_out))
			((done)(done_c))
		)
		(_use(_ent . classifier)
		)
	)
	(_generate s1 0 137(_for 21 )
		(_object
			(_cnst(_int i 21 0 137(_arch)))
			(_prcs
				(line__138(_arch 1 0 138(_assignment(_trgt(30(_object 1)))(_sens(20)(34)))))
			)
		)
	)
	(_object
		(_port(_int CLOCK_50 -1 0 8(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 9(_array -1((_dto i 3 i 0)))))
		(_port(_int KEY 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~12 0 10(_array -1((_dto i 9 i 0)))))
		(_port(_int SW 1 0 10(_ent(_in))))
		(_port(_int LEDR 1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~12 0 12(_array -1((_to i 0 i 6)))))
		(_port(_int HEX0 2 0 12(_ent(_out))))
		(_port(_int HEX1 2 0 13(_ent(_out))))
		(_port(_int HEX2 2 0 14(_ent(_out))))
		(_port(_int HEX3 2 0 15(_ent(_out))))
		(_port(_int HEX4 2 0 16(_ent(_out))))
		(_port(_int HEX5 2 0 17(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 26(_array -1((_dto i 9 i 0)))))
		(_type(_int ~UNSIGNED{6~downto~0}~13 0 35(_array -1((_dto i 6 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 45(_array -1((_dto i 7 i 0)))))
		(_type(_int ~distarr{1~to~5}~13 0 55(_array -4((_to i 1 i 5)))))
		(_type(_int ~INTEGER~range~0~to~2~13 0 65(_scalar (_to i 0 i 2))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~132 0 71(_array -1((_dto i 9 i 0)))))
		(_sig(_int LEDR_export 8 0 71(_arch(_uni))))
		(_sig(_int IrisDataType -1 0 73(_arch(_uni))))
		(_sig(_int IrisDataOut -2 0 74(_arch(_uni))))
		(_type(_int ~UNSIGNED{6~downto~0}~134 0 75(_array -1((_dto i 6 i 0)))))
		(_sig(_int IrisIndex 9 0 75(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 77(_array -1((_dto i 15 i 0)))))
		(_sig(_int SqrtRadical 10 0 77(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 78(_array -1((_dto i 7 i 0)))))
		(_sig(_int SqrtResult 11 0 78(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 79(_array -1((_dto i 8 i 0)))))
		(_sig(_int SqrtRemainder 12 0 79(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 81(_array -1((_dto i 2 i 0)))))
		(_sig(_int state 13 0 81(_arch(_uni(_string \"001"\)))))
		(_sig(_int nstate 13 0 81(_arch(_uni(_string \"001"\)))))
		(_type(_int ~INTEGER~range~0~to~120~13 0 82(_scalar (_to i 0 i 120))))
		(_sig(_int count 14 0 82(_arch(_uni((i 0))))))
		(_sig(_int training_data -6 0 83(_arch(_uni))))
		(_type(_int ~UNSIGNED{2~downto~0}~13 0 84(_array -1((_dto i 2 i 0)))))
		(_sig(_int wait_count 15 0 84(_arch(_uni((_others(i 3)))))))
		(_type(_int ~UNSIGNED{wait_count'range}~13 0 85(_array -1((_dto i 2 i 0)))))
		(_sig(_int wait_zero 16 0 85(_arch(_uni((_others(i 2)))))))
		(_sig(_int test_data -2 0 86(_arch(_uni))))
		(_sig(_int classifications -7 0 87(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~2~138 0 88(_scalar (_to i 0 i 2))))
		(_sig(_int knn_out 17 0 88(_arch(_uni))))
		(_sig(_int rst_k -1 0 89(_arch(_uni))))
		(_sig(_int rst_c -1 0 89(_arch(_uni))))
		(_sig(_int done_k -1 0 90(_arch(_uni))))
		(_sig(_int done_c -1 0 90(_arch(_uni))))
		(_sig(_int kData -3 0 91(_arch(_uni))))
		(_type(_int ~distarr{1~to~5}~1310 0 92(_array -4((_to i 1 i 5)))))
		(_sig(_int min_dists 18 0 92(_arch(_uni))))
		(_sig(_int mins -5 0 94(_arch(_uni))))
		(_cnst(_int data_offset -8 0 95(_arch((i 40)))))
		(_type(_int ~INTEGER~range~0~to~2~1311 0 96(_scalar (_to i 0 i 2))))
		(_sig(_int offset_count 19 0 96(_arch(_uni((i 0))))))
		(_type(_int ~INTEGER~range~0~to~80~13 0 97(_scalar (_to i 0 i 80))))
		(_sig(_int offset 20 0 97(_arch(_uni))))
		(_type(_int ~INTEGER~range~1~to~40~13 0 137(_scalar (_to i 1 i 40))))
		(_prcs
			(line__136(_arch 0 0 136(_assignment(_trgt(34))(_sens(33)))))
			(line__142(_arch 2 0 142(_prcs(_simple)(_trgt(11)(13)(17)(19)(20)(21)(23)(24)(26)(27)(32)(33))(_sens(0))(_mon)(_read(12)(17(1))(17(0))(18)(19)(25)(28)(29)(31)(33)))))
			(line__190(_arch 3 0 190(_prcs(_simple)(_trgt(18(2))(18(0))(18(1))(18))(_sens(17)(19)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extfinalproject.Common.DataAttributes(1 DataAttributes)))
		(_type(_ext ~extfinalproject.Common.DataSlice(1 DataSlice)))
		(_type(_ext ~extfinalproject.Common.~UNSIGNED{7~downto~0}~15(1 ~UNSIGNED{7~downto~0}~15)))
		(_type(_ext ~extfinalproject.Common.distarr_array(1 distarr_array)))
		(_type(_ext ~extfinalproject.Common.DataArray(1 DataArray)))
		(_type(_ext ~extfinalproject.Common.TestClass(1 TestClass)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(2 NATURAL)))
	)
	(_split (20)(32)(24)
	)
	(_use(ieee(std_logic_1164))(.(Common))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(197379)
		(131586)
		(197122)
		(131842)
	)
	(_model . arch 4 -1)
)
I 000045 55 6908          1619972548184 arch
(_unit VHDL(finalproject 0 6(arch 0 21))
	(_version ve4)
	(_time 1619972548185 2021.05.02 12:22:28)
	(_source(\../src/FinalProject.vhd\))
	(_parameters dbg tan)
	(_code abaca5fcf0fcaabdfea5e8f0faaca9adfdadfaadae)
	(_coverage d)
	(_ent
		(_time 1619972252175)
	)
	(_comp
		(embedded_soc
			(_object
				(_port(_int clk_clk -1 0 24(_ent (_in((i 1))))))
				(_port(_int reset_reset_n -1 0 25(_ent (_in((i 1))))))
				(_port(_int led_export 3 0 26(_ent (_out))))
				(_port(_int switches_export 3 0 27(_ent (_in((_others(i 1)))))))
			)
		)
		(IrisDataManager
			(_object
				(_port(_int CLK -1 0 33(_ent (_in))))
				(_port(_int SelectDataType -1 0 34(_ent (_in))))
				(_port(_int SelectDataIndex 4 0 35(_ent (_in))))
				(_port(_int SelectDataOut -2 0 36(_ent (_out))))
			)
		)
		(knn_class
			(_object
				(_port(_int CLK -1 0 51(_ent (_in))))
				(_port(_int TrainingData -3 0 52(_ent (_in))))
				(_port(_int TestData -2 0 53(_ent (_in))))
				(_port(_int rst -1 0 54(_ent (_in))))
				(_port(_int min_dists 6 0 55(_ent (_out))))
				(_port(_int done -1 0 56(_ent (_out))))
			)
		)
		(classifier
			(_object
				(_port(_int CLK -1 0 62(_ent (_in))))
				(_port(_int rst -1 0 63(_ent (_in))))
				(_port(_int mins -5 0 64(_ent (_in))))
				(_port(_int class 7 0 65(_ent (_out))))
				(_port(_int done -1 0 66(_ent (_out))))
			)
		)
	)
	(_inst u0 0 101(_comp embedded_soc)
		(_port
			((clk_clk)(CLOCK_50))
			((reset_reset_n)(KEY(0)))
			((led_export)(LEDR_export))
			((switches_export)(SW))
		)
		(_use(_implicit)
			(_port
				((clk_clk)(clk_clk))
				((reset_reset_n)(reset_reset_n))
				((led_export)(led_export))
				((switches_export)(switches_export))
			)
		)
	)
	(_inst u1 0 109(_comp IrisDataManager)
		(_port
			((CLK)(CLOCK_50))
			((SelectDataType)(IrisDataType))
			((SelectDataIndex)(IrisIndex))
			((SelectDataOut)(IrisDataOut))
		)
		(_use(_ent . IrisDataManager)
		)
	)
	(_inst k1 0 117(_comp knn_class)
		(_port
			((CLK)(CLOCK_50))
			((TrainingData)(kData))
			((TestData)(test_data))
			((rst)(rst_k))
			((min_dists)(min_dists))
			((done)(done_k))
		)
		(_use(_ent . knn_class)
		)
	)
	(_inst c1 0 127(_comp classifier)
		(_port
			((CLK)(CLOCK_50))
			((rst)(rst_c))
			((mins)(mins))
			((class)(knn_out))
			((done)(done_c))
		)
		(_use(_ent . classifier)
		)
	)
	(_generate s1 0 137(_for 19 )
		(_object
			(_cnst(_int i 19 0 137(_arch)))
			(_prcs
				(line__138(_arch 1 0 138(_assignment(_trgt(28(_object 1)))(_sens(20)(32)))))
			)
		)
	)
	(_object
		(_port(_int CLOCK_50 -1 0 8(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 9(_array -1((_dto i 3 i 0)))))
		(_port(_int KEY 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~12 0 10(_array -1((_dto i 9 i 0)))))
		(_port(_int SW 1 0 10(_ent(_in))))
		(_port(_int LEDR 1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~12 0 12(_array -1((_to i 0 i 6)))))
		(_port(_int HEX0 2 0 12(_ent(_out))))
		(_port(_int HEX1 2 0 13(_ent(_out))))
		(_port(_int HEX2 2 0 14(_ent(_out))))
		(_port(_int HEX3 2 0 15(_ent(_out))))
		(_port(_int HEX4 2 0 16(_ent(_out))))
		(_port(_int HEX5 2 0 17(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 26(_array -1((_dto i 9 i 0)))))
		(_type(_int ~UNSIGNED{6~downto~0}~13 0 35(_array -1((_dto i 6 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 45(_array -1((_dto i 7 i 0)))))
		(_type(_int ~distarr{1~to~5}~13 0 55(_array -4((_to i 1 i 5)))))
		(_type(_int ~INTEGER~range~0~to~2~13 0 65(_scalar (_to i 0 i 2))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~132 0 71(_array -1((_dto i 9 i 0)))))
		(_sig(_int LEDR_export 8 0 71(_arch(_uni))))
		(_sig(_int IrisDataType -1 0 73(_arch(_uni))))
		(_sig(_int IrisDataOut -2 0 74(_arch(_uni))))
		(_type(_int ~UNSIGNED{6~downto~0}~134 0 75(_array -1((_dto i 6 i 0)))))
		(_sig(_int IrisIndex 9 0 75(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 77(_array -1((_dto i 15 i 0)))))
		(_sig(_int SqrtRadical 10 0 77(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 78(_array -1((_dto i 7 i 0)))))
		(_sig(_int SqrtResult 11 0 78(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 79(_array -1((_dto i 8 i 0)))))
		(_sig(_int SqrtRemainder 12 0 79(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 81(_array -1((_dto i 2 i 0)))))
		(_sig(_int state 13 0 81(_arch(_uni(_string \"001"\)))))
		(_sig(_int nstate 13 0 81(_arch(_uni(_string \"001"\)))))
		(_type(_int ~INTEGER~range~0~to~120~13 0 82(_scalar (_to i 0 i 120))))
		(_sig(_int count 14 0 82(_arch(_uni((i 0))))))
		(_sig(_int training_data -6 0 83(_arch(_uni))))
		(_sig(_int test_data -2 0 86(_arch(_uni))))
		(_sig(_int classifications -7 0 87(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~2~137 0 88(_scalar (_to i 0 i 2))))
		(_sig(_int knn_out 15 0 88(_arch(_uni))))
		(_sig(_int rst_k -1 0 89(_arch(_uni))))
		(_sig(_int rst_c -1 0 89(_arch(_uni))))
		(_sig(_int done_k -1 0 90(_arch(_uni))))
		(_sig(_int done_c -1 0 90(_arch(_uni))))
		(_sig(_int kData -3 0 91(_arch(_uni))))
		(_type(_int ~distarr{1~to~5}~139 0 92(_array -4((_to i 1 i 5)))))
		(_sig(_int min_dists 16 0 92(_arch(_uni))))
		(_sig(_int mins -5 0 94(_arch(_uni))))
		(_cnst(_int data_offset -8 0 95(_arch((i 40)))))
		(_type(_int ~INTEGER~range~0~to~2~1310 0 96(_scalar (_to i 0 i 2))))
		(_sig(_int offset_count 17 0 96(_arch(_uni((i 0))))))
		(_type(_int ~INTEGER~range~0~to~80~13 0 97(_scalar (_to i 0 i 80))))
		(_sig(_int offset 18 0 97(_arch(_uni))))
		(_type(_int ~INTEGER~range~1~to~40~13 0 137(_scalar (_to i 1 i 40))))
		(_prcs
			(line__136(_arch 0 0 136(_assignment(_trgt(32))(_sens(31)))))
			(line__142(_arch 2 0 142(_prcs(_simple)(_trgt(11)(13)(17)(19)(20)(21)(22)(24)(25)(30)(31))(_sens(0))(_mon)(_read(12)(17(1))(17(0))(18)(19)(23)(26)(27)(29)(31)(1(0))))))
			(line__192(_arch 3 0 192(_prcs(_simple)(_trgt(18(2))(18(0))(18(1))(18))(_sens(17)(19)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extfinalproject.Common.DataAttributes(1 DataAttributes)))
		(_type(_ext ~extfinalproject.Common.DataSlice(1 DataSlice)))
		(_type(_ext ~extfinalproject.Common.~UNSIGNED{7~downto~0}~15(1 ~UNSIGNED{7~downto~0}~15)))
		(_type(_ext ~extfinalproject.Common.distarr_array(1 distarr_array)))
		(_type(_ext ~extfinalproject.Common.DataArray(1 DataArray)))
		(_type(_ext ~extfinalproject.Common.TestClass(1 TestClass)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(2 NATURAL)))
	)
	(_split (20)(30)(22)
	)
	(_use(ieee(std_logic_1164))(.(Common))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(197122)
		(131586)
		(131842)
	)
	(_model . arch 4 -1)
)
I 000045 55 6908          1619972743871 arch
(_unit VHDL(finalproject 0 6(arch 0 21))
	(_version ve4)
	(_time 1619972743872 2021.05.02 12:25:43)
	(_source(\../src/FinalProject.vhd\))
	(_parameters dbg tan)
	(_code 1215111519451304471c5149431510144414431417)
	(_coverage d)
	(_ent
		(_time 1619972252175)
	)
	(_comp
		(embedded_soc
			(_object
				(_port(_int clk_clk -1 0 24(_ent (_in((i 1))))))
				(_port(_int reset_reset_n -1 0 25(_ent (_in((i 1))))))
				(_port(_int led_export 3 0 26(_ent (_out))))
				(_port(_int switches_export 3 0 27(_ent (_in((_others(i 1)))))))
			)
		)
		(IrisDataManager
			(_object
				(_port(_int CLK -1 0 33(_ent (_in))))
				(_port(_int SelectDataType -1 0 34(_ent (_in))))
				(_port(_int SelectDataIndex 4 0 35(_ent (_in))))
				(_port(_int SelectDataOut -2 0 36(_ent (_out))))
			)
		)
		(knn_class
			(_object
				(_port(_int CLK -1 0 51(_ent (_in))))
				(_port(_int TrainingData -3 0 52(_ent (_in))))
				(_port(_int TestData -2 0 53(_ent (_in))))
				(_port(_int rst -1 0 54(_ent (_in))))
				(_port(_int min_dists 6 0 55(_ent (_out))))
				(_port(_int done -1 0 56(_ent (_out))))
			)
		)
		(classifier
			(_object
				(_port(_int CLK -1 0 62(_ent (_in))))
				(_port(_int rst -1 0 63(_ent (_in))))
				(_port(_int mins -5 0 64(_ent (_in))))
				(_port(_int class 7 0 65(_ent (_out))))
				(_port(_int done -1 0 66(_ent (_out))))
			)
		)
	)
	(_inst u0 0 101(_comp embedded_soc)
		(_port
			((clk_clk)(CLOCK_50))
			((reset_reset_n)(KEY(0)))
			((led_export)(LEDR_export))
			((switches_export)(SW))
		)
		(_use(_implicit)
			(_port
				((clk_clk)(clk_clk))
				((reset_reset_n)(reset_reset_n))
				((led_export)(led_export))
				((switches_export)(switches_export))
			)
		)
	)
	(_inst u1 0 109(_comp IrisDataManager)
		(_port
			((CLK)(CLOCK_50))
			((SelectDataType)(IrisDataType))
			((SelectDataIndex)(IrisIndex))
			((SelectDataOut)(IrisDataOut))
		)
		(_use(_ent . IrisDataManager)
		)
	)
	(_inst k1 0 117(_comp knn_class)
		(_port
			((CLK)(CLOCK_50))
			((TrainingData)(kData))
			((TestData)(test_data))
			((rst)(rst_k))
			((min_dists)(min_dists))
			((done)(done_k))
		)
		(_use(_ent . knn_class)
		)
	)
	(_inst c1 0 127(_comp classifier)
		(_port
			((CLK)(CLOCK_50))
			((rst)(rst_c))
			((mins)(mins))
			((class)(knn_out))
			((done)(done_c))
		)
		(_use(_ent . classifier)
		)
	)
	(_generate s1 0 137(_for 19 )
		(_object
			(_cnst(_int i 19 0 137(_arch)))
			(_prcs
				(line__138(_arch 1 0 138(_assignment(_trgt(28(_object 1)))(_sens(20)(32)))))
			)
		)
	)
	(_object
		(_port(_int CLOCK_50 -1 0 8(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 9(_array -1((_dto i 3 i 0)))))
		(_port(_int KEY 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~12 0 10(_array -1((_dto i 9 i 0)))))
		(_port(_int SW 1 0 10(_ent(_in))))
		(_port(_int LEDR 1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~12 0 12(_array -1((_to i 0 i 6)))))
		(_port(_int HEX0 2 0 12(_ent(_out))))
		(_port(_int HEX1 2 0 13(_ent(_out))))
		(_port(_int HEX2 2 0 14(_ent(_out))))
		(_port(_int HEX3 2 0 15(_ent(_out))))
		(_port(_int HEX4 2 0 16(_ent(_out))))
		(_port(_int HEX5 2 0 17(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 26(_array -1((_dto i 9 i 0)))))
		(_type(_int ~UNSIGNED{6~downto~0}~13 0 35(_array -1((_dto i 6 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 45(_array -1((_dto i 7 i 0)))))
		(_type(_int ~distarr{1~to~5}~13 0 55(_array -4((_to i 1 i 5)))))
		(_type(_int ~INTEGER~range~0~to~2~13 0 65(_scalar (_to i 0 i 2))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~132 0 71(_array -1((_dto i 9 i 0)))))
		(_sig(_int LEDR_export 8 0 71(_arch(_uni))))
		(_sig(_int IrisDataType -1 0 73(_arch(_uni))))
		(_sig(_int IrisDataOut -2 0 74(_arch(_uni))))
		(_type(_int ~UNSIGNED{6~downto~0}~134 0 75(_array -1((_dto i 6 i 0)))))
		(_sig(_int IrisIndex 9 0 75(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 77(_array -1((_dto i 15 i 0)))))
		(_sig(_int SqrtRadical 10 0 77(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 78(_array -1((_dto i 7 i 0)))))
		(_sig(_int SqrtResult 11 0 78(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 79(_array -1((_dto i 8 i 0)))))
		(_sig(_int SqrtRemainder 12 0 79(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 81(_array -1((_dto i 2 i 0)))))
		(_sig(_int state 13 0 81(_arch(_uni(_string \"001"\)))))
		(_sig(_int nstate 13 0 81(_arch(_uni(_string \"001"\)))))
		(_type(_int ~INTEGER~range~0~to~120~13 0 82(_scalar (_to i 0 i 120))))
		(_sig(_int count 14 0 82(_arch(_uni((i 0))))))
		(_sig(_int training_data -6 0 83(_arch(_uni))))
		(_sig(_int test_data -2 0 86(_arch(_uni))))
		(_sig(_int classifications -7 0 87(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~2~137 0 88(_scalar (_to i 0 i 2))))
		(_sig(_int knn_out 15 0 88(_arch(_uni))))
		(_sig(_int rst_k -1 0 89(_arch(_uni))))
		(_sig(_int rst_c -1 0 89(_arch(_uni))))
		(_sig(_int done_k -1 0 90(_arch(_uni))))
		(_sig(_int done_c -1 0 90(_arch(_uni))))
		(_sig(_int kData -3 0 91(_arch(_uni))))
		(_type(_int ~distarr{1~to~5}~139 0 92(_array -4((_to i 1 i 5)))))
		(_sig(_int min_dists 16 0 92(_arch(_uni))))
		(_sig(_int mins -5 0 94(_arch(_uni))))
		(_cnst(_int data_offset -8 0 95(_arch((i 40)))))
		(_type(_int ~INTEGER~range~0~to~2~1310 0 96(_scalar (_to i 0 i 2))))
		(_sig(_int offset_count 17 0 96(_arch(_uni((i 0))))))
		(_type(_int ~INTEGER~range~0~to~80~13 0 97(_scalar (_to i 0 i 80))))
		(_sig(_int offset 18 0 97(_arch(_uni))))
		(_type(_int ~INTEGER~range~1~to~40~13 0 137(_scalar (_to i 1 i 40))))
		(_prcs
			(line__136(_arch 0 0 136(_assignment(_trgt(32))(_sens(31)))))
			(line__142(_arch 2 0 142(_prcs(_simple)(_trgt(11)(13)(17)(19)(20)(21)(22)(24)(25)(30)(31))(_sens(0))(_mon)(_read(1(0))(12)(17(1))(17(0))(18)(19)(23)(26)(27)(29)(31)))))
			(line__192(_arch 3 0 192(_prcs(_simple)(_trgt(18(2))(18(0))(18(1))(18))(_sens(17)(19)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extfinalproject.Common.DataAttributes(1 DataAttributes)))
		(_type(_ext ~extfinalproject.Common.DataSlice(1 DataSlice)))
		(_type(_ext ~extfinalproject.Common.~UNSIGNED{7~downto~0}~15(1 ~UNSIGNED{7~downto~0}~15)))
		(_type(_ext ~extfinalproject.Common.distarr_array(1 distarr_array)))
		(_type(_ext ~extfinalproject.Common.DataArray(1 DataArray)))
		(_type(_ext ~extfinalproject.Common.TestClass(1 TestClass)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(2 NATURAL)))
	)
	(_split (20)(30)(22)
	)
	(_use(ieee(std_logic_1164))(.(Common))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(197122)
		(131586)
		(131842)
	)
	(_model . arch 4 -1)
)
V 000056 55 4151          1619972795591 TB_ARCHITECTURE
(_unit VHDL(knn_class_tb 0 9(tb_architecture 0 12))
	(_version ve4)
	(_time 1619972795592 2021.05.02 12:26:35)
	(_source(\../src/TestBench/knn_class_TB.vhd\))
	(_parameters dbg tan)
	(_code 297b2d2d757e283c777e3a732b2f282e2a2e2a2c7f)
	(_coverage d)
	(_ent
		(_time 1619809234515)
	)
	(_comp
		(knn_class
			(_object
				(_port(_int CLK -1 0 16(_ent (_in))))
				(_port(_int TrainingData -2 0 17(_ent (_in))))
				(_port(_int TestData -3 0 18(_ent (_in))))
				(_port(_int rst -1 0 19(_ent (_in))))
				(_port(_int min_dists 0 0 20(_ent (_out))))
				(_port(_int done -1 0 21(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 86(_comp knn_class)
		(_port
			((CLK)(CLK))
			((TrainingData)(TrainingData))
			((TestData)(TestData))
			((rst)(rst))
			((min_dists)(min_dists))
			((done)(done))
		)
		(_use(_ent . knn_class)
		)
	)
	(_object
		(_type(_int ~distarr{1~to~5}~13 0 20(_array -4((_to i 1 i 5)))))
		(_sig(_int CLK -1 0 25(_arch(_uni))))
		(_sig(_int TrainingData -2 0 26(_arch(_uni))))
		(_sig(_int TestData -3 0 27(_arch(_uni(((i 50))((i 35))((i 13))((i 3))((i 0)))))))
		(_sig(_int rst -1 0 28(_arch(_uni))))
		(_type(_int ~distarr{1~to~5}~132 0 30(_array -4((_to i 1 i 5)))))
		(_sig(_int min_dists 1 0 30(_arch(_uni))))
		(_sig(_int done -1 0 31(_arch(_uni))))
		(_cnst(_int Data -2 0 34(_arch((((i 51))((i 35))((i 14))((i 2))((i 0)))(((i 49))((i 30))((i 14))((i 2))((i 0)))(((i 47))((i 32))((i 13))((i 2))((i 0)))(((i 46))((i 31))((i 15))((i 2))((i 0)))(((i 50))((i 36))((i 14))((i 2))((i 0)))(((i 54))((i 39))((i 17))((i 4))((i 0)))(((i 46))((i 34))((i 14))((i 3))((i 0)))(((i 50))((i 34))((i 15))((i 2))((i 0)))(((i 44))((i 29))((i 14))((i 2))((i 0)))(((i 49))((i 31))((i 15))((i 1))((i 0)))(((i 54))((i 37))((i 15))((i 2))((i 0)))(((i 48))((i 34))((i 16))((i 2))((i 0)))(((i 48))((i 30))((i 14))((i 1))((i 0)))(((i 43))((i 30))((i 11))((i 1))((i 0)))(((i 58))((i 40))((i 12))((i 2))((i 0)))(((i 57))((i 44))((i 15))((i 4))((i 0)))(((i 54))((i 39))((i 13))((i 4))((i 0)))(((i 51))((i 35))((i 14))((i 3))((i 0)))(((i 57))((i 38))((i 17))((i 3))((i 0)))(((i 51))((i 38))((i 15))((i 3))((i 0)))(((i 54))((i 34))((i 17))((i 2))((i 0)))(((i 51))((i 37))((i 15))((i 4))((i 0)))(((i 46))((i 36))((i 10))((i 2))((i 0)))(((i 51))((i 33))((i 17))((i 5))((i 0)))(((i 48))((i 34))((i 19))((i 2))((i 0)))(((i 50))((i 30))((i 16))((i 2))((i 0)))(((i 50))((i 34))((i 16))((i 4))((i 0)))(((i 52))((i 35))((i 15))((i 2))((i 0)))(((i 52))((i 34))((i 14))((i 2))((i 0)))(((i 47))((i 32))((i 16))((i 2))((i 0)))(((i 48))((i 31))((i 16))((i 2))((i 0)))(((i 54))((i 34))((i 15))((i 4))((i 0)))(((i 52))((i 41))((i 15))((i 1))((i 0)))(((i 55))((i 42))((i 14))((i 2))((i 0)))(((i 49))((i 31))((i 15))((i 2))((i 0)))(((i 50))((i 32))((i 12))((i 2))((i 0)))(((i 55))((i 35))((i 13))((i 2))((i 0)))(((i 49))((i 36))((i 14))((i 1))((i 0)))(((i 44))((i 30))((i 13))((i 2))((i 0)))(((i 51))((i 34))((i 15))((i 2))((i 0)))))))
		(_sig(_int SimulationActive -5 0 77(_arch(_uni((i 1))))))
		(_type(_int intarr5 0 78(_array -6((_to i 1 i 5)))))
		(_sig(_int result 2 0 79(_arch(_uni))))
		(_cnst(_int correct1 2 0 81(_arch(((i 1))((i 1))((i 1))((i 2))((i 2))))))
		(_cnst(_int correct2 2 0 82(_arch(((i 46))((i 47))((i 47))((i 47))((i 48))))))
		(_prcs
			(line__98(_arch 0 0 98(_prcs(_simple)(_trgt(7))(_sens(4))(_mon))))
			(line__107(_arch 1 0 107(_prcs(_wait_for)(_trgt(0))(_read(6)))))
			(line__118(_arch 2 0 118(_prcs(_wait_for)(_trgt(1)(2)(3)(6))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extfinalproject.Common.DataSlice(1 DataSlice)))
		(_type(_ext ~extfinalproject.Common.DataAttributes(1 DataAttributes)))
		(_type(_ext ~extfinalproject.Common.~UNSIGNED{7~downto~0}~15(1 ~UNSIGNED{7~downto~0}~15)))
		(_type(_ext ~extstd.standard.BOOLEAN(2 BOOLEAN)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED(3 UNRESOLVED_UNSIGNED)))
	)
	(_split (7)
	)
	(_use(ieee(std_logic_1164))(.(Common))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(72 30 58 16 2)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
V 000042 55 416 0 testbench_for_knn_class
(_configuration VHDL (testbench_for_knn_class 0 141 (knn_class_tb))
	(_version ve4)
	(_time 1619972795595 2021.05.02 12:26:35)
	(_source(\../src/TestBench/knn_class_TB.vhd\))
	(_parameters dbg tan)
	(_code 297a7b2d257f7e3e2d283b737d2f7c2f2a2f212c7f)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . knn_class arch
			)
		)
	)
	(_use(std(standard))(.(Common))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
)
V 000056 55 2318          1619972802178 TB_ARCHITECTURE
(_unit VHDL(classifier_tb 0 10(tb_architecture 0 13))
	(_version ve4)
	(_time 1619972802179 2021.05.02 12:26:42)
	(_source(\../src/TestBench/classifier_TB.vhd\))
	(_parameters dbg tan)
	(_code db8bd089da8c8eccdc8ac88183ddddddd2dddedcd9)
	(_coverage d)
	(_ent
		(_time 1619814992888)
	)
	(_comp
		(classifier
			(_object
				(_port(_int CLK -1 0 17(_ent (_in))))
				(_port(_int rst -1 0 18(_ent (_in))))
				(_port(_int mins -2 0 19(_ent (_in))))
				(_port(_int class 0 0 20(_ent (_out))))
				(_port(_int done -1 0 21(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 39(_comp classifier)
		(_port
			((CLK)(CLK))
			((rst)(rst))
			((mins)(mins))
			((class)(class))
			((done)(done))
		)
		(_use(_ent . classifier)
		)
	)
	(_object
		(_type(_int ~INTEGER~range~0~to~2~13 0 20(_scalar (_to i 0 i 2))))
		(_sig(_int CLK -1 0 25(_arch(_uni))))
		(_sig(_int rst -1 0 26(_arch(_uni))))
		(_sig(_int mins -2 0 27(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~2~131 0 29(_scalar (_to i 0 i 2))))
		(_sig(_int class 1 0 29(_arch(_uni))))
		(_sig(_int done -1 0 30(_arch(_uni))))
		(_type(_int ~distarr{1~to~5}~13 0 33(_array -3((_to i 1 i 5)))))
		(_sig(_int dist1 2 0 33(_arch(_uni))))
		(_sig(_int dist2 2 0 33(_arch(_uni))))
		(_sig(_int dist3 2 0 33(_arch(_uni))))
		(_sig(_int SimulationActive -4 0 34(_arch(_uni((i 1))))))
		(_prcs
			(line__50(_arch 0 0 50(_prcs(_wait_for)(_trgt(0))(_read(8)))))
			(line__61(_arch 1 0 61(_prcs(_wait_for)(_trgt(1)(2(2))(2(1))(2(0))(5)(6)(7)(8))(_sens(4))(_mon)(_read(5)(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extfinalproject.Common.distarr_array(1 distarr_array)))
		(_type(_ext ~extfinalproject.Common.~UNSIGNED{7~downto~0}~15(1 ~UNSIGNED{7~downto~0}~15)))
		(_type(_ext ~extstd.standard.BOOLEAN(2 BOOLEAN)))
		(_type(_ext ~extstd.standard.NATURAL(2 NATURAL)))
	)
	(_use(ieee(std_logic_1164))(.(Common))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 50463234 33686018 33751554 33686018 50528770 33686018 33686274 33686018 50463490)
		(33686018 33751810 33686018 50529026 33686018 33686019 33686018 33751554 33686018 33751555)
		(33686018 50528771 33686018 33686275 33686018 50463234 33686018 33751811 33686018 50529027)
	)
	(_model . TB_ARCHITECTURE 2 -1)
)
V 000043 55 419 0 testbench_for_classifier
(_configuration VHDL (testbench_for_classifier 0 82 (classifier_tb))
	(_version ve4)
	(_time 1619972802182 2021.05.02 12:26:42)
	(_source(\../src/TestBench/classifier_TB.vhd\))
	(_parameters dbg tan)
	(_code db8ad7898c8d8cccdfdac9818fdd8eddd8ddd3de8d)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . classifier arch
			)
		)
	)
	(_use(std(standard))(.(Common))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
)
V 000045 55 7022          1619973306394 arch
(_unit VHDL(finalproject 0 6(arch 0 21))
	(_version ve4)
	(_time 1619973306395 2021.05.02 12:35:06)
	(_source(\../src/FinalProject.vhd\))
	(_parameters dbg tan)
	(_code 75222274792274632021362e247277732373247370)
	(_coverage d)
	(_ent
		(_time 1619972252175)
	)
	(_comp
		(embedded_soc
			(_object
				(_port(_int clk_clk -1 0 24(_ent (_in((i 1))))))
				(_port(_int reset_reset_n -1 0 25(_ent (_in((i 1))))))
				(_port(_int led_export 3 0 26(_ent (_out))))
				(_port(_int switches_export 3 0 27(_ent (_in((_others(i 1)))))))
			)
		)
		(IrisDataManager
			(_object
				(_port(_int CLK -1 0 33(_ent (_in))))
				(_port(_int SelectDataType -1 0 34(_ent (_in))))
				(_port(_int SelectDataIndex 4 0 35(_ent (_in))))
				(_port(_int SelectDataOut -2 0 36(_ent (_out))))
			)
		)
		(knn_class
			(_object
				(_port(_int CLK -1 0 51(_ent (_in))))
				(_port(_int TrainingData -3 0 52(_ent (_in))))
				(_port(_int TestData -2 0 53(_ent (_in))))
				(_port(_int rst -1 0 54(_ent (_in))))
				(_port(_int min_dists 6 0 55(_ent (_out))))
				(_port(_int done -1 0 56(_ent (_out))))
			)
		)
		(classifier
			(_object
				(_port(_int CLK -1 0 62(_ent (_in))))
				(_port(_int rst -1 0 63(_ent (_in))))
				(_port(_int mins -5 0 64(_ent (_in))))
				(_port(_int class 7 0 65(_ent (_out))))
				(_port(_int done -1 0 66(_ent (_out))))
			)
		)
	)
	(_inst u0 0 101(_comp embedded_soc)
		(_port
			((clk_clk)(CLOCK_50))
			((reset_reset_n)(KEY(0)))
			((led_export)(LEDR_export))
			((switches_export)(SW))
		)
		(_use(_implicit)
			(_port
				((clk_clk)(clk_clk))
				((reset_reset_n)(reset_reset_n))
				((led_export)(led_export))
				((switches_export)(switches_export))
			)
		)
	)
	(_inst u1 0 109(_comp IrisDataManager)
		(_port
			((CLK)(CLOCK_50))
			((SelectDataType)(IrisDataType))
			((SelectDataIndex)(IrisIndex))
			((SelectDataOut)(IrisDataOut))
		)
		(_use(_ent . IrisDataManager)
		)
	)
	(_inst k1 0 117(_comp knn_class)
		(_port
			((CLK)(CLOCK_50))
			((TrainingData)(kData))
			((TestData)(test_data))
			((rst)(rst_k))
			((min_dists)(min_dists))
			((done)(done_k))
		)
		(_use(_ent . knn_class)
		)
	)
	(_inst c1 0 127(_comp classifier)
		(_port
			((CLK)(CLOCK_50))
			((rst)(rst_c))
			((mins)(mins))
			((class)(knn_out))
			((done)(done_c))
		)
		(_use(_ent . classifier)
		)
	)
	(_generate s1 0 137(_for 19 )
		(_object
			(_cnst(_int i 19 0 137(_arch)))
			(_prcs
				(line__138(_arch 1 0 138(_assignment(_trgt(28(_object 1)))(_sens(20)(32)))))
			)
		)
	)
	(_object
		(_port(_int CLOCK_50 -1 0 8(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 9(_array -1((_dto i 3 i 0)))))
		(_port(_int KEY 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~12 0 10(_array -1((_dto i 9 i 0)))))
		(_port(_int SW 1 0 10(_ent(_in))))
		(_port(_int LEDR 1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~12 0 12(_array -1((_to i 0 i 6)))))
		(_port(_int HEX0 2 0 12(_ent(_out))))
		(_port(_int HEX1 2 0 13(_ent(_out))))
		(_port(_int HEX2 2 0 14(_ent(_out))))
		(_port(_int HEX3 2 0 15(_ent(_out))))
		(_port(_int HEX4 2 0 16(_ent(_out))))
		(_port(_int HEX5 2 0 17(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 26(_array -1((_dto i 9 i 0)))))
		(_type(_int ~UNSIGNED{6~downto~0}~13 0 35(_array -1((_dto i 6 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 45(_array -1((_dto i 7 i 0)))))
		(_type(_int ~distarr{1~to~5}~13 0 55(_array -4((_to i 1 i 5)))))
		(_type(_int ~INTEGER~range~0~to~2~13 0 65(_scalar (_to i 0 i 2))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~132 0 71(_array -1((_dto i 9 i 0)))))
		(_sig(_int LEDR_export 8 0 71(_arch(_uni))))
		(_sig(_int IrisDataType -1 0 73(_arch(_uni))))
		(_sig(_int IrisDataOut -2 0 74(_arch(_uni))))
		(_type(_int ~UNSIGNED{6~downto~0}~134 0 75(_array -1((_dto i 6 i 0)))))
		(_sig(_int IrisIndex 9 0 75(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 77(_array -1((_dto i 15 i 0)))))
		(_sig(_int SqrtRadical 10 0 77(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 78(_array -1((_dto i 7 i 0)))))
		(_sig(_int SqrtResult 11 0 78(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 79(_array -1((_dto i 8 i 0)))))
		(_sig(_int SqrtRemainder 12 0 79(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 81(_array -1((_dto i 2 i 0)))))
		(_sig(_int state 13 0 81(_arch(_uni(_string \"001"\)))))
		(_sig(_int nstate 13 0 81(_arch(_uni(_string \"001"\)))))
		(_type(_int ~INTEGER~range~0~to~120~13 0 82(_scalar (_to i 0 i 120))))
		(_sig(_int count 14 0 82(_arch(_uni((i 0))))))
		(_sig(_int training_data -6 0 83(_arch(_uni))))
		(_sig(_int test_data -2 0 86(_arch(_uni))))
		(_sig(_int classifications -7 0 87(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~2~137 0 88(_scalar (_to i 0 i 2))))
		(_sig(_int knn_out 15 0 88(_arch(_uni))))
		(_sig(_int rst_k -1 0 89(_arch(_uni))))
		(_sig(_int rst_c -1 0 89(_arch(_uni))))
		(_sig(_int done_k -1 0 90(_arch(_uni))))
		(_sig(_int done_c -1 0 90(_arch(_uni))))
		(_sig(_int kData -3 0 91(_arch(_uni))))
		(_type(_int ~distarr{1~to~5}~139 0 92(_array -4((_to i 1 i 5)))))
		(_sig(_int min_dists 16 0 92(_arch(_uni))))
		(_sig(_int mins -5 0 94(_arch(_uni))))
		(_cnst(_int data_offset -8 0 95(_arch((i 40)))))
		(_type(_int ~INTEGER~range~0~to~2~1310 0 96(_scalar (_to i 0 i 2))))
		(_sig(_int offset_count 17 0 96(_arch(_uni((i 0))))))
		(_type(_int ~INTEGER~range~0~to~80~13 0 97(_scalar (_to i 0 i 80))))
		(_sig(_int offset 18 0 97(_arch(_uni))))
		(_type(_int ~INTEGER~range~1~to~40~13 0 137(_scalar (_to i 1 i 40))))
		(_prcs
			(line__136(_arch 0 0 136(_assignment(_trgt(32))(_sens(31)))))
			(line__141(_arch 2 0 141(_assignment(_alias((LEDR(d_2_0))(state)))(_trgt(3(d_2_0)))(_sens(17)))))
			(line__143(_arch 3 0 143(_prcs(_simple)(_trgt(11)(13)(17)(19)(20)(21)(22)(24)(25)(30)(31))(_sens(0))(_mon)(_read(1(0))(12)(17(1))(17(0))(18)(19)(23)(26)(27)(29)(31)))))
			(line__193(_arch 4 0 193(_prcs(_simple)(_trgt(18(2))(18(0))(18(1))(18))(_sens(17)(19)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extfinalproject.Common.DataAttributes(1 DataAttributes)))
		(_type(_ext ~extfinalproject.Common.DataSlice(1 DataSlice)))
		(_type(_ext ~extfinalproject.Common.~UNSIGNED{7~downto~0}~15(1 ~UNSIGNED{7~downto~0}~15)))
		(_type(_ext ~extfinalproject.Common.distarr_array(1 distarr_array)))
		(_type(_ext ~extfinalproject.Common.DataArray(1 DataArray)))
		(_type(_ext ~extfinalproject.Common.TestClass(1 TestClass)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(2 NATURAL)))
	)
	(_split (20)(30)(22)
	)
	(_use(ieee(std_logic_1164))(.(Common))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(197122)
		(131586)
		(131842)
		(131587)
	)
	(_model . arch 5 -1)
)
I 000045 55 422 0 testbench_for_finalproject
(_configuration VHDL (testbench_for_finalproject 0 78 (finalproject_tb))
	(_version ve4)
	(_time 1619973636149 2021.05.02 12:40:36)
	(_source(\../src/Test/finalproject_TB.vhd\))
	(_parameters dbg tan)
	(_code 8bde8d85dcdddc9c8f8a99d1df8dde8d888d838edd)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . FinalProject arch
			)
		)
	)
	(_use(std(standard))(.(Common))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
)
V 000056 55 2481          1619973645282 TB_ARCHITECTURE
(_unit VHDL(finalproject_tb 0 9(tb_architecture 0 12))
	(_version ve4)
	(_time 1619973645283 2021.05.02 12:40:45)
	(_source(\../src/Test/finalproject_TB.vhd\))
	(_parameters dbg tan)
	(_code 40124042491741564514031b114742461646114645)
	(_coverage d)
	(_ent
		(_time 1619809234506)
	)
	(_comp
		(FinalProject
			(_object
				(_port(_int CLOCK_50 -1 0 16(_ent (_in))))
				(_port(_int KEY 0 0 17(_ent (_in))))
				(_port(_int SW 1 0 18(_ent (_in))))
				(_port(_int LEDR 1 0 19(_ent (_out))))
				(_port(_int HEX0 2 0 20(_ent (_out))))
				(_port(_int HEX1 2 0 21(_ent (_out))))
				(_port(_int HEX2 2 0 22(_ent (_out))))
				(_port(_int HEX3 2 0 23(_ent (_out))))
				(_port(_int HEX4 2 0 24(_ent (_out))))
				(_port(_int HEX5 2 0 25(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 47(_comp FinalProject)
		(_port
			((CLOCK_50)(CLOCK_50))
			((KEY)(KEY))
			((SW)(SW))
			((LEDR)(LEDR))
		)
		(_use(_ent . FinalProject)
			(_port
				((CLOCK_50)(CLOCK_50))
				((KEY)(KEY))
				((SW)(SW))
				((LEDR)(LEDR))
				((HEX0)(HEX0))
				((HEX1)(HEX1))
				((HEX2)(HEX2))
				((HEX3)(HEX3))
				((HEX4)(HEX4))
				((HEX5)(HEX5))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 17(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 18(_array -1((_dto i 9 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~13 0 20(_array -1((_to i 0 i 6)))))
		(_sig(_int CLOCK_50 -1 0 30(_arch(_uni)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 31(_array -1((_dto i 3 i 0)))))
		(_sig(_int KEY 3 0 31(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~134 0 32(_array -1((_dto i 9 i 0)))))
		(_sig(_int SW 4 0 32(_arch(_uni))))
		(_sig(_int LEDR 4 0 34(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~136 0 35(_array -1((_to i 0 i 6)))))
		(_sig(_int HEX0 5 0 35(_arch(_uni))))
		(_sig(_int HEX1 5 0 36(_arch(_uni))))
		(_sig(_int HEX2 5 0 37(_arch(_uni))))
		(_sig(_int HEX3 5 0 38(_arch(_uni))))
		(_sig(_int HEX4 5 0 39(_arch(_uni))))
		(_sig(_int HEX5 5 0 40(_arch(_uni))))
		(_prcs
			(line__57(_arch 0 0 57(_prcs(_wait_for)(_trgt(0)))))
			(line__65(_arch 1 0 65(_prcs(_wait_for)(_trgt(1(0)))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(.(Common))(ieee(NUMERIC_STD)))
	(_model . TB_ARCHITECTURE 2 -1)
)
V 000045 55 422 0 testbench_for_finalproject
(_configuration VHDL (testbench_for_finalproject 0 78 (finalproject_tb))
	(_version ve4)
	(_time 1619973645286 2021.05.02 12:40:45)
	(_source(\../src/Test/finalproject_TB.vhd\))
	(_parameters dbg tan)
	(_code 40134242451617574441521a144615464346484516)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . FinalProject arch
			)
		)
	)
	(_use(std(standard))(.(Common))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
)
