<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.11"/>
<title>libopencm3: dsi.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
  $(window).load(resizeHeight);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { init_search(); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">libopencm3
   </div>
   <div id="projectbrief">A free/libre/open-source firmware library for various ARM Cortex-M3 microcontrollers.</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.11 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>libopencm3</span></a></li>
      <li><a href="pages.html"><span>General&#160;Information</span></a></li>
      <li><a href="../../html/index.html"><span>Back&#160;to&#160;Top</span></a></li>
      <li><a href="../../cm3/html/modules.html"><span>CM3&#160;Core</span></a></li>
      <li><a href="../../usb/html/modules.html"><span>Generic&#160;USB</span></a></li>
      <li><a href="../../stm32f0/html/modules.html"><span>STM32F0</span></a></li>
      <li><a href="../../stm32f1/html/modules.html"><span>STM32F1</span></a></li>
      <li><a href="../../stm32f2/html/modules.html"><span>STM32F2</span></a></li>
      <li><a href="../../stm32f3/html/modules.html"><span>STM32F3</span></a></li>
      <li><a href="modules.html"><span>STM32F4</span></a></li>
      <li><a href="../../stm32f7/html/modules.html"><span>STM32F7</span></a></li>
      <li><a href="../../stm32l0/html/modules.html"><span>STM32L0</span></a></li>
      <li><a href="../../stm32l1/html/modules.html"><span>STM32L1</span></a></li>
      <li><a href="../../stm32l4/html/modules.html"><span>STM32L4</span></a></li>
      <li><a href="../../lm3s/html/modules.html"><span>LM3S</span></a></li>
      <li><a href="../../lm4f/html/modules.html"><span>LM4F</span></a></li>
      <li><a href="../../lpc13xx/html/modules.html"><span>LPC13</span></a></li>
      <li><a href="../../lpc17xx/html/modules.html"><span>LPC17</span></a></li>
      <li><a href="../../lpc43xx/html/modules.html"><span>LPC43</span></a></li>
      <li><a href="../../efm32g/html/modules.html"><span>EFM32&#160;Gecko</span></a></li>
      <li><a href="../../efm32gg/html/modules.html"><span>EFM32&#160;Giant&#160;Gecko</span></a></li>
      <li><a href="../../efm32lg/html/modules.html"><span>EFM32&#160;Leopard&#160;Gecko</span></a></li>
      <li><a href="../../efm32tg/html/modules.html"><span>EFM32&#160;Tiny&#160;Gecko</span></a></li>
      <li><a href="../../sam3a/html/modules.html"><span>SAM3A</span></a></li>
      <li><a href="../../sam3n/html/modules.html"><span>SAM3N</span></a></li>
      <li><a href="../../sam3s/html/modules.html"><span>SAM3S</span></a></li>
      <li><a href="../../sam3u/html/modules.html"><span>SAM3U</span></a></li>
      <li><a href="../../sam3x/html/modules.html"><span>SAM3X</span></a></li>
      <li><a href="../../vf6xx/html/modules.html"><span>VF6XX</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="globals.html"><span>Globals</span></a></li>
    </ul>
  </div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('dsi_8h_source.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="headertitle">
<div class="title">dsi.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="dsi_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/** @defgroup dsi_defines DSI Defines</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment"> * @ingroup STM32F4xx_defines</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment"> * @brief Defined Constants and Macros for the STM32F4xx DSI Peripheral</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment"> * @version 1.0.0</span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment"> * @date 7 July 2016</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment"> * LGPL License Terms @ref lgpl_license</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;</div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment"> * STM32F4 DSI Host Defines</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment"> * Copyright (C) 2016, Chuck McManis &lt;cmcmanis@mcmanis.com&gt;</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment"> * This file is part of the libopencm3 project.</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="comment"> * This library is free software: you can redistribute it and/or modify</span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="comment"> * it under the terms of the GNU Lesser General Public License as published by</span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="comment"> * the Free Software Foundation, either version 3 of the License, or</span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="comment"> * (at your option) any later version.</span></div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="comment"> * This library is distributed in the hope that it will be useful,</span></div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="comment"> * but WITHOUT ANY WARRANTY; without even the implied warranty of</span></div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="comment"> * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the</span></div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="comment"> * GNU Lesser General Public License for more details.</span></div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="comment"> * You should have received a copy of the GNU Lesser General Public License</span></div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="comment"> * along with this library.  If not, see &lt;http://www.gnu.org/licenses/&gt;.</span></div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;</div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="preprocessor">#include &lt;libopencm3/cm3/common.h&gt;</span></div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="preprocessor">#include &lt;libopencm3/stm32/memorymap.h&gt;</span></div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;</div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="preprocessor">#ifndef DSI_H</span></div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="preprocessor">#define DSI_H</span></div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;<span class="comment">/**@{*/</span></div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;</div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;<span class="comment"> * DSI Host Version Register</span></div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00048"></a><span class="lineno"><a class="line" href="group__dsi__defines.html#gaecd0c2da63b076f34da0d277b5d04c27">   48</a></span>&#160;<span class="preprocessor">#define DSI_VR                          MMIO32(DSI_BASE + 0x0U)</span></div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;<span class="comment"> * DSI Host Control Register</span></div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00053"></a><span class="lineno"><a class="line" href="group__dsi__defines.html#ga4e3204194cd32776b4efb2afce9f088a">   53</a></span>&#160;<span class="preprocessor">#define DSI_CR                          MMIO32(DSI_BASE + 0x4U)</span></div><div class="line"><a name="l00054"></a><span class="lineno"><a class="line" href="group__dsi__defines.html#gac68ad8c3542ffce9e90f7c4d0200f08c">   54</a></span>&#160;<span class="preprocessor">#define DSI_CR_EN                       (1 &lt;&lt; 0)</span></div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;<span class="comment"> * DSI Host Clock Control Register</span></div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00059"></a><span class="lineno"><a class="line" href="group__dsi__defines.html#gad5065ce137da48b5f0a07a557391c8f9">   59</a></span>&#160;<span class="preprocessor">#define DSI_CCR                         MMIO32(DSI_BASE + 0x8U)</span></div><div class="line"><a name="l00060"></a><span class="lineno"><a class="line" href="group__dsi__defines.html#ga3e47ebf1cb9787bfd9d4b7ec339388c3">   60</a></span>&#160;<span class="preprocessor">#define DSI_CCR_TOCKDIV_SHIFT           8</span></div><div class="line"><a name="l00061"></a><span class="lineno"><a class="line" href="group__dsi__defines.html#ga209f45444ab4c3438c3fce211059093b">   61</a></span>&#160;<span class="preprocessor">#define DSI_CCR_TOCKDIV_MASK            0xff</span></div><div class="line"><a name="l00062"></a><span class="lineno"><a class="line" href="group__dsi__defines.html#ga1c8342a900ccbcc17b40670f18e40dce">   62</a></span>&#160;<span class="preprocessor">#define DSI_CCR_TXECKDIV_SHIFT          0</span></div><div class="line"><a name="l00063"></a><span class="lineno"><a class="line" href="group__dsi__defines.html#gaaa40282f2acc6fc2eda51c73eb97e690">   63</a></span>&#160;<span class="preprocessor">#define DSI_CCR_TXECKDIV_MASK           0xff</span></div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;<span class="comment"> * DSI Host LTDC VCID Register</span></div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00068"></a><span class="lineno"><a class="line" href="group__dsi__defines.html#gaa89b089c486bbf8cbc5bf2c8ea886889">   68</a></span>&#160;<span class="preprocessor">#define DSI_LVCIDR                      MMIO32(DSI_BASE + 0xcU)</span></div><div class="line"><a name="l00069"></a><span class="lineno"><a class="line" href="group__dsi__defines.html#ga9078969a6445bbcd07268acde0af67c9">   69</a></span>&#160;<span class="preprocessor">#define DSI_LVCIDR_VCID_SHIFT           0</span></div><div class="line"><a name="l00070"></a><span class="lineno"><a class="line" href="group__dsi__defines.html#gadccc5e82c670ec03a640bae9aaf31aee">   70</a></span>&#160;<span class="preprocessor">#define DSI_LVCIDR_VCID_MASK            0x3</span></div><div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;<span class="comment"> * DSI Host LTDC Color Coding Register</span></div><div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00075"></a><span class="lineno"><a class="line" href="group__dsi__defines.html#ga0dad6a31bd67fe5b552e14f20367adbe">   75</a></span>&#160;<span class="preprocessor">#define DSI_LCOLCR                      MMIO32(DSI_BASE + 0x10U)</span></div><div class="line"><a name="l00076"></a><span class="lineno"><a class="line" href="group__dsi__defines.html#ga49bdbd63ebaf7995f7b0978b2c76d4fa">   76</a></span>&#160;<span class="preprocessor">#define DSI_LCOLCR_LPE                  (1 &lt;&lt; 8)</span></div><div class="line"><a name="l00077"></a><span class="lineno"><a class="line" href="group__dsi__defines.html#gac9a0f8d13a8487df565c6b9481cb465d">   77</a></span>&#160;<span class="preprocessor">#define DSI_LCOLCR_COLC_SHIFT           0</span></div><div class="line"><a name="l00078"></a><span class="lineno"><a class="line" href="group__dsi__defines.html#gaaf74dc18a9e1f56573b4d5d58df1b636">   78</a></span>&#160;<span class="preprocessor">#define DSI_LCOLCR_COLC_MASK            0xf</span></div><div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;<span class="comment"> * DSI Host LTDC Polarity Configuration Register</span></div><div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00083"></a><span class="lineno"><a class="line" href="group__dsi__defines.html#ga87db604a5805196941b573415650c554">   83</a></span>&#160;<span class="preprocessor">#define DSI_LPCR                        MMIO32(DSI_BASE + 0x14U)</span></div><div class="line"><a name="l00084"></a><span class="lineno"><a class="line" href="group__dsi__defines.html#ga7707e575e587e64192cb6ca28607f8ae">   84</a></span>&#160;<span class="preprocessor">#define DSI_LPCR_HSP                    (1 &lt;&lt; 2)</span></div><div class="line"><a name="l00085"></a><span class="lineno"><a class="line" href="group__dsi__defines.html#ga127369d58058244ea3d016c3abd43836">   85</a></span>&#160;<span class="preprocessor">#define DSI_LPCR_VSP                    (1 &lt;&lt; 1)</span></div><div class="line"><a name="l00086"></a><span class="lineno"><a class="line" href="group__dsi__defines.html#ga3027390fb854b893c6bb6754a892781f">   86</a></span>&#160;<span class="preprocessor">#define DSI_LPCR_DEP                    (1 &lt;&lt; 0)</span></div><div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;<span class="comment"> * DSI Host Low-power Configuration Register</span></div><div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00091"></a><span class="lineno"><a class="line" href="group__dsi__defines.html#ga69a445b19bd6f5c5d2da34a58e11e41b">   91</a></span>&#160;<span class="preprocessor">#define DSI_LPMCR                       MMIO32(DSI_BASE + 0x18U)</span></div><div class="line"><a name="l00092"></a><span class="lineno"><a class="line" href="group__dsi__defines.html#ga434d312224132278d96ce96a4e06754c">   92</a></span>&#160;<span class="preprocessor">#define DSI_LPMCR_LPSIZE_SHIFT          16</span></div><div class="line"><a name="l00093"></a><span class="lineno"><a class="line" href="group__dsi__defines.html#ga26de9d72b4180b703a6b023545b6312d">   93</a></span>&#160;<span class="preprocessor">#define DSI_LPMCR_LPSIZE_MASK           0xff</span></div><div class="line"><a name="l00094"></a><span class="lineno"><a class="line" href="group__dsi__defines.html#ga0d55cf2d7621c6f481fef3e61a89db1b">   94</a></span>&#160;<span class="preprocessor">#define DSI_LPMCR_VLPSIZE_SHIFT         0</span></div><div class="line"><a name="l00095"></a><span class="lineno"><a class="line" href="group__dsi__defines.html#gae5be4b9ad8e6e9fa6939238ea63b6769">   95</a></span>&#160;<span class="preprocessor">#define DSI_LPMCR_VLPSIZE_MASK          0xff</span></div><div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;<span class="comment"> * DSI Host Protocol Configuration Register</span></div><div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00100"></a><span class="lineno"><a class="line" href="group__dsi__defines.html#gadb78b3aae214a2d67f6ce94e4910dd48">  100</a></span>&#160;<span class="preprocessor">#define DSI_PCR                         MMIO32(DSI_BASE + 0x2cU)</span></div><div class="line"><a name="l00101"></a><span class="lineno"><a class="line" href="group__dsi__defines.html#ga32ec2c9fcb4c6f81b7c4f3ae407d51fd">  101</a></span>&#160;<span class="preprocessor">#define DSI_PCR_CRCRXE                  (1 &lt;&lt; 4)</span></div><div class="line"><a name="l00102"></a><span class="lineno"><a class="line" href="group__dsi__defines.html#ga7bbf08fa558692ff2b95dc46d68e2bee">  102</a></span>&#160;<span class="preprocessor">#define DSI_PCR_ECCRXE                  (1 &lt;&lt; 3)</span></div><div class="line"><a name="l00103"></a><span class="lineno"><a class="line" href="group__dsi__defines.html#gab84237e059071fea54ad39e86ee273ac">  103</a></span>&#160;<span class="preprocessor">#define DSI_PCR_BTAE                    (1 &lt;&lt; 2)</span></div><div class="line"><a name="l00104"></a><span class="lineno"><a class="line" href="group__dsi__defines.html#gabb7ba4a8879877d5bf8506dfe747cdfa">  104</a></span>&#160;<span class="preprocessor">#define DSI_PCR_ETRXE                   (1 &lt;&lt; 1)</span></div><div class="line"><a name="l00105"></a><span class="lineno"><a class="line" href="group__dsi__defines.html#ga2fda7155667fc35420e26d7ab723c4a1">  105</a></span>&#160;<span class="preprocessor">#define DSI_PCR_ETTXE                   (1 &lt;&lt; 0)</span></div><div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;<span class="comment"> * DSI Host Generic VCID Register</span></div><div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00110"></a><span class="lineno"><a class="line" href="group__dsi__defines.html#ga14b2f9ff4310815409f37195aa714c68">  110</a></span>&#160;<span class="preprocessor">#define DSI_GVCIDR                      MMIO32(DSI_BASE + 0x30U)</span></div><div class="line"><a name="l00111"></a><span class="lineno"><a class="line" href="group__dsi__defines.html#gaad3abfcab6bc41374b1414c08d2b853e">  111</a></span>&#160;<span class="preprocessor">#define DSI_GVCIDR_VCID_SHIFT           0</span></div><div class="line"><a name="l00112"></a><span class="lineno"><a class="line" href="group__dsi__defines.html#gaf8ab011bf59b488b2597e2a80b312758">  112</a></span>&#160;<span class="preprocessor">#define DSI_GVCIDR_VCID_MASK            0x3</span></div><div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;<span class="comment"> * DSI Host mode Configuration Register</span></div><div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00117"></a><span class="lineno"><a class="line" href="group__dsi__defines.html#gad5b23e9c401acf6fe39f03423693aab1">  117</a></span>&#160;<span class="preprocessor">#define DSI_MCR                         MMIO32(DSI_BASE + 0x34U)</span></div><div class="line"><a name="l00118"></a><span class="lineno"><a class="line" href="group__dsi__defines.html#ga8e4112f3c3602dd72b83484ce4bae612">  118</a></span>&#160;<span class="preprocessor">#define DSI_MCR_CMDM                    (1 &lt;&lt; 0)</span></div><div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;<span class="comment"> * DSI Host Video mode Configuration Register</span></div><div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00123"></a><span class="lineno"><a class="line" href="group__dsi__defines.html#ga6b641bb688cfbaefcf6553e99ee5609e">  123</a></span>&#160;<span class="preprocessor">#define DSI_VMCR                        MMIO32(DSI_BASE + 0x38U)</span></div><div class="line"><a name="l00124"></a><span class="lineno"><a class="line" href="group__dsi__defines.html#ga1a6da0811a0de5e0a5cfc6c0d89cef74">  124</a></span>&#160;<span class="preprocessor">#define DSI_VMCR_PGO                    (1 &lt;&lt; 24)</span></div><div class="line"><a name="l00125"></a><span class="lineno"><a class="line" href="group__dsi__defines.html#ga3a5a0902d6466d938a31dd8e2b8b50a5">  125</a></span>&#160;<span class="preprocessor">#define DSI_VMCR_PGM                    (1 &lt;&lt; 20)</span></div><div class="line"><a name="l00126"></a><span class="lineno"><a class="line" href="group__dsi__defines.html#gae92bce25052824488fdc774d2db18143">  126</a></span>&#160;<span class="preprocessor">#define DSI_VMCR_PGE                    (1 &lt;&lt; 16)</span></div><div class="line"><a name="l00127"></a><span class="lineno"><a class="line" href="group__dsi__defines.html#ga9c1242ea18fcfc34ec05152ff9e1db9d">  127</a></span>&#160;<span class="preprocessor">#define DSI_VMCR_LPCE                   (1 &lt;&lt; 15)</span></div><div class="line"><a name="l00128"></a><span class="lineno"><a class="line" href="group__dsi__defines.html#gaedcc80d8adf4febf242270f170e4a033">  128</a></span>&#160;<span class="preprocessor">#define DSI_VMCR_FBTAAE                 (1 &lt;&lt; 14)</span></div><div class="line"><a name="l00129"></a><span class="lineno"><a class="line" href="group__dsi__defines.html#gab8f6c6e31cf780d08240e35ca666c597">  129</a></span>&#160;<span class="preprocessor">#define DSI_VMCR_LPHFE                  (1 &lt;&lt; 13)</span></div><div class="line"><a name="l00130"></a><span class="lineno"><a class="line" href="group__dsi__defines.html#gab3da6d0ac36b043661ae8bd095ee104f">  130</a></span>&#160;<span class="preprocessor">#define DSI_VMCR_LPHBPE                 (1 &lt;&lt; 12)</span></div><div class="line"><a name="l00131"></a><span class="lineno"><a class="line" href="group__dsi__defines.html#gaf37cc4e193fc0fa2e8b8284c8f116119">  131</a></span>&#160;<span class="preprocessor">#define DSI_VMCR_LPVAE                  (1 &lt;&lt; 11)</span></div><div class="line"><a name="l00132"></a><span class="lineno"><a class="line" href="group__dsi__defines.html#gad5855d38dabf3d7fb5201493088779cb">  132</a></span>&#160;<span class="preprocessor">#define DSI_VMCR_LPVFPE                 (1 &lt;&lt; 10)</span></div><div class="line"><a name="l00133"></a><span class="lineno"><a class="line" href="group__dsi__defines.html#ga494200eb86450d27da438512391b66c8">  133</a></span>&#160;<span class="preprocessor">#define DSI_VMCR_LPVBPE                 (1 &lt;&lt; 9)</span></div><div class="line"><a name="l00134"></a><span class="lineno"><a class="line" href="group__dsi__defines.html#ga4b5e0f67eb2a8aaaf54d5493969f6cae">  134</a></span>&#160;<span class="preprocessor">#define DSI_VMCR_LPVSAE                 (1 &lt;&lt; 8)</span></div><div class="line"><a name="l00135"></a><span class="lineno"><a class="line" href="group__dsi__defines.html#gabb21a13f9d9e8ca16f18eb167bcd363c">  135</a></span>&#160;<span class="preprocessor">#define DSI_VMCR_VMT_SHIFT              0</span></div><div class="line"><a name="l00136"></a><span class="lineno"><a class="line" href="group__dsi__defines.html#ga0722f9cfca6afbb4a177aae2191c5ab2">  136</a></span>&#160;<span class="preprocessor">#define DSI_VMCR_VMT_MASK               0x3</span></div><div class="line"><a name="l00137"></a><span class="lineno"><a class="line" href="group__dsi__defines.html#ga8b351fc3102fe897c2e044b566321599">  137</a></span>&#160;<span class="preprocessor">#define DSI_VMCR_VMT_NON_BURST_PULSE    0x0</span></div><div class="line"><a name="l00138"></a><span class="lineno"><a class="line" href="group__dsi__defines.html#gaf272a94f7a3a859bb233897ed65de765">  138</a></span>&#160;<span class="preprocessor">#define DSI_VMCR_VMT_NON_BURSE_EVENT    0x1</span></div><div class="line"><a name="l00139"></a><span class="lineno"><a class="line" href="group__dsi__defines.html#gabc4ab8258017e7106b95f5f7507ccd9b">  139</a></span>&#160;<span class="preprocessor">#define DSI_VMCR_VMT_BURST              0x2</span></div><div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;<span class="comment"> * DSI Host Video Packet Configuration Register</span></div><div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00144"></a><span class="lineno"><a class="line" href="group__dsi__defines.html#ga41e9279eba79743a54518a8b42db66c7">  144</a></span>&#160;<span class="preprocessor">#define DSI_VPCR                        MMIO32(DSI_BASE + 0x3CU)</span></div><div class="line"><a name="l00145"></a><span class="lineno"><a class="line" href="group__dsi__defines.html#ga24ad8cac8a67a0ba82a0cfeab01a1947">  145</a></span>&#160;<span class="preprocessor">#define DSI_VPCR_VPSIZE_SHIFT           0</span></div><div class="line"><a name="l00146"></a><span class="lineno"><a class="line" href="group__dsi__defines.html#ga52f63f0ff9c3fb9ce1bfaae07445f7b8">  146</a></span>&#160;<span class="preprocessor">#define DSI_VPCR_VPSIZE_MASK            0x3fff</span></div><div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;<span class="comment"> * DSI Host Video Chunks Configuration Register</span></div><div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00151"></a><span class="lineno"><a class="line" href="group__dsi__defines.html#ga6e3b85e66074e5d6b23009224b402aa9">  151</a></span>&#160;<span class="preprocessor">#define DSI_VCCR                        MMIO32(DSI_BASE + 0x40U)</span></div><div class="line"><a name="l00152"></a><span class="lineno"><a class="line" href="group__dsi__defines.html#ga95d18d46e5d270060e5118dd4363bbe5">  152</a></span>&#160;<span class="preprocessor">#define DSI_VCCR_NUMC_SHIFT             0</span></div><div class="line"><a name="l00153"></a><span class="lineno"><a class="line" href="group__dsi__defines.html#ga235d2eead47782c14e0fbe84383f5eed">  153</a></span>&#160;<span class="preprocessor">#define DSI_VCCR_NUMC_MASK              0x1fff</span></div><div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;<span class="comment"> * DSI Host Video Null Packet Configuration Register</span></div><div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00158"></a><span class="lineno"><a class="line" href="group__dsi__defines.html#ga6ad7769d494640c88d35a6e4d422633c">  158</a></span>&#160;<span class="preprocessor">#define DSI_VNPCR                       MMIO32(DSI_BASE + 0x44U)</span></div><div class="line"><a name="l00159"></a><span class="lineno"><a class="line" href="group__dsi__defines.html#ga2dfe759a2ef72736d6e6f2caaa64ea51">  159</a></span>&#160;<span class="preprocessor">#define DSI_VNPCR_NPSIZE_SHIFT          0</span></div><div class="line"><a name="l00160"></a><span class="lineno"><a class="line" href="group__dsi__defines.html#ga591275b4d5d21559ea1e5cc35f7c3178">  160</a></span>&#160;<span class="preprocessor">#define DSI_VNPCR_NPSIZE_MASK           0x1fff</span></div><div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;<span class="comment"> * DSI Host Video HSA Configuration Register</span></div><div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00165"></a><span class="lineno"><a class="line" href="group__dsi__defines.html#ga52da6873192d03ff2b4725cd4cd1f6d5">  165</a></span>&#160;<span class="preprocessor">#define DSI_VHSACR                      MMIO32(DSI_BASE + 0x48U)</span></div><div class="line"><a name="l00166"></a><span class="lineno"><a class="line" href="group__dsi__defines.html#gab900d34dcf37ad2a2c376674ad180c54">  166</a></span>&#160;<span class="preprocessor">#define DSI_VHSACR_HSA_SHIFT            0</span></div><div class="line"><a name="l00167"></a><span class="lineno"><a class="line" href="group__dsi__defines.html#ga289783f98765488c4e249ff009c9467f">  167</a></span>&#160;<span class="preprocessor">#define DSI_VHSACR_HSA_MASK             0xfff</span></div><div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;<span class="comment"> * DSI Host Video HBP Configuration Register</span></div><div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00172"></a><span class="lineno"><a class="line" href="group__dsi__defines.html#gadf2ebb4629a427226c76ad25fb912522">  172</a></span>&#160;<span class="preprocessor">#define DSI_VHBPCR                      MMIO32(DSI_BASE + 0x4CU)</span></div><div class="line"><a name="l00173"></a><span class="lineno"><a class="line" href="group__dsi__defines.html#ga173a76c76d94c989d12e9b7c61c7b2f5">  173</a></span>&#160;<span class="preprocessor">#define DSI_VHBPCR_HBP_SHIFT            0</span></div><div class="line"><a name="l00174"></a><span class="lineno"><a class="line" href="group__dsi__defines.html#gac595d3af5358c1ec94b7a1526805e7dd">  174</a></span>&#160;<span class="preprocessor">#define DSI_VHBPCR_HBP_MASK             0xfff</span></div><div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;<span class="comment"> * DSI Host Video Line Configuration Register</span></div><div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00179"></a><span class="lineno"><a class="line" href="group__dsi__defines.html#ga5afd04cfc6d2191afe43704b0d1ea70e">  179</a></span>&#160;<span class="preprocessor">#define DSI_VLCR                        MMIO32(DSI_BASE + 0x50U)</span></div><div class="line"><a name="l00180"></a><span class="lineno"><a class="line" href="group__dsi__defines.html#gacd55282af6bd1d49bfbd99c85de1df76">  180</a></span>&#160;<span class="preprocessor">#define DSI_VLCR_HLINE_SHIFT            0</span></div><div class="line"><a name="l00181"></a><span class="lineno"><a class="line" href="group__dsi__defines.html#ga191f0034a91239948597e29ca50cf99d">  181</a></span>&#160;<span class="preprocessor">#define DSI_VLCR_HLINE_MASK             0x7fff</span></div><div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;<span class="comment"> * DSI Host Video VSA Configuration Register</span></div><div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00186"></a><span class="lineno"><a class="line" href="group__dsi__defines.html#gabf3c3524877f5bfa443401bf7225b606">  186</a></span>&#160;<span class="preprocessor">#define DSI_VVSACR                      MMIO32(DSI_BASE + 0x54U)</span></div><div class="line"><a name="l00187"></a><span class="lineno"><a class="line" href="group__dsi__defines.html#gae523d1fa45fbec6f0b661f2ad2ef2fcd">  187</a></span>&#160;<span class="preprocessor">#define DSI_VVSACR_VSA_SHIFT            0</span></div><div class="line"><a name="l00188"></a><span class="lineno"><a class="line" href="group__dsi__defines.html#gaba661b23009ae507db3d0888785fa010">  188</a></span>&#160;<span class="preprocessor">#define DSI_VVSACR_VSA_MASK             0x3ff</span></div><div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;<span class="comment"> * DSI Host Video VBP Configuration Register</span></div><div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00193"></a><span class="lineno"><a class="line" href="group__dsi__defines.html#gaf47a47e3bb7eb415e8fb1436efeb185f">  193</a></span>&#160;<span class="preprocessor">#define DSI_VVBPCR                      MMIO32(DSI_BASE + 0x58U)</span></div><div class="line"><a name="l00194"></a><span class="lineno"><a class="line" href="group__dsi__defines.html#ga042bc54cf8cb60588df87cb5a802c2d8">  194</a></span>&#160;<span class="preprocessor">#define DSI_VVBPCR_VBP_SHIFT            0</span></div><div class="line"><a name="l00195"></a><span class="lineno"><a class="line" href="group__dsi__defines.html#ga8193b44974231782cbfc3231703b8b8d">  195</a></span>&#160;<span class="preprocessor">#define DSI_VVBPCR_VBP_MASK             0x3ff</span></div><div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;<span class="comment"> * DSI Host Video VFP Configuration Register</span></div><div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00200"></a><span class="lineno"><a class="line" href="group__dsi__defines.html#gab574b1c52280469bb7d901971c079c79">  200</a></span>&#160;<span class="preprocessor">#define DSI_VVFPCR                      MMIO32(DSI_BASE + 0x5CU)</span></div><div class="line"><a name="l00201"></a><span class="lineno"><a class="line" href="group__dsi__defines.html#gab1d616a8200e43eb67a979856f12c44f">  201</a></span>&#160;<span class="preprocessor">#define DSI_VVFPCR_VFP_SHIFT            0</span></div><div class="line"><a name="l00202"></a><span class="lineno"><a class="line" href="group__dsi__defines.html#gacc7da4469803fc3754f384a9b9d4027e">  202</a></span>&#160;<span class="preprocessor">#define DSI_VVFPCR_VFP_MASK             0x3ff</span></div><div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;<span class="comment"> * DSI Host Video VA Configuration Register</span></div><div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00207"></a><span class="lineno"><a class="line" href="group__dsi__defines.html#gadfd274cefb2c80869f9081d2050d5e81">  207</a></span>&#160;<span class="preprocessor">#define DSI_VVACR                       MMIO32(DSI_BASE + 0x60U)</span></div><div class="line"><a name="l00208"></a><span class="lineno"><a class="line" href="group__dsi__defines.html#gaa5deb51f83a80d37018b9d541b9f56f7">  208</a></span>&#160;<span class="preprocessor">#define DSI_VVACR_VA_SHIFT              0</span></div><div class="line"><a name="l00209"></a><span class="lineno"><a class="line" href="group__dsi__defines.html#gab914d05cd58152c2759b5eb2ec95eade">  209</a></span>&#160;<span class="preprocessor">#define DSI_VVACR_VA_MASK               0x3fff</span></div><div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;<span class="comment"> * DSI Host LTDC Command Configuration Register</span></div><div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00214"></a><span class="lineno"><a class="line" href="group__dsi__defines.html#gad30e78734567c2d1bf33c17077304bdf">  214</a></span>&#160;<span class="preprocessor">#define DSI_LCCR                        MMIO32(DSI_BASE + 0x64U)</span></div><div class="line"><a name="l00215"></a><span class="lineno"><a class="line" href="group__dsi__defines.html#ga7131d1f39584e57dd9abe73ee44ca6e9">  215</a></span>&#160;<span class="preprocessor">#define DSI_LCCR_CMDSIZE_SHIFT          0</span></div><div class="line"><a name="l00216"></a><span class="lineno"><a class="line" href="group__dsi__defines.html#ga50ec68c262d3463f1e104e79ec1c1e95">  216</a></span>&#160;<span class="preprocessor">#define DSI_LCCR_CMDSIZE_MASK           0xffff</span></div><div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;<span class="comment"> * DSI Host Command mode Configuration Register</span></div><div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00221"></a><span class="lineno"><a class="line" href="group__dsi__defines.html#ga8c7f50f68958dbd580c322a62c678767">  221</a></span>&#160;<span class="preprocessor">#define DSI_CMCR                        MMIO32(DSI_BASE + 0x68U)</span></div><div class="line"><a name="l00222"></a><span class="lineno"><a class="line" href="group__dsi__defines.html#gad10d9dcd4fe554899f9193e981dc5023">  222</a></span>&#160;<span class="preprocessor">#define DSI_CMCR_MRDPS                  (1 &lt;&lt; 24)</span></div><div class="line"><a name="l00223"></a><span class="lineno"><a class="line" href="group__dsi__defines.html#ga50cfd6e793d5c91d8116482fabd780af">  223</a></span>&#160;<span class="preprocessor">#define DSI_CMCR_DLWTX                  (1 &lt;&lt; 19)</span></div><div class="line"><a name="l00224"></a><span class="lineno"><a class="line" href="group__dsi__defines.html#gaaef15fba26b09dd5a2ec30c11aa37e85">  224</a></span>&#160;<span class="preprocessor">#define DSI_CMCR_DSR0TX                 (1 &lt;&lt; 18)</span></div><div class="line"><a name="l00225"></a><span class="lineno"><a class="line" href="group__dsi__defines.html#ga4477c9a908c076ab54faa81d50b9bf2a">  225</a></span>&#160;<span class="preprocessor">#define DSI_CMCR_DSW1TX                 (1 &lt;&lt; 17)</span></div><div class="line"><a name="l00226"></a><span class="lineno"><a class="line" href="group__dsi__defines.html#ga82286c89793e7d5744965e96823f44eb">  226</a></span>&#160;<span class="preprocessor">#define DSI_CMCR_DSW0TX                 (1 &lt;&lt; 16)</span></div><div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;<span class="comment">/* Bit 15 reserved */</span></div><div class="line"><a name="l00228"></a><span class="lineno"><a class="line" href="group__dsi__defines.html#ga7b26f5a7d0f486c7016e908731659da4">  228</a></span>&#160;<span class="preprocessor">#define DSI_CMCR_GLWTX                  (1 &lt;&lt; 14)</span></div><div class="line"><a name="l00229"></a><span class="lineno"><a class="line" href="group__dsi__defines.html#ga3e9e8011027f5265cb62aaf9cf4d0cd3">  229</a></span>&#160;<span class="preprocessor">#define DSI_CMCR_GSR2TX                 (1 &lt;&lt; 13)</span></div><div class="line"><a name="l00230"></a><span class="lineno"><a class="line" href="group__dsi__defines.html#gac4ae55af5054595b961da557b63c04f0">  230</a></span>&#160;<span class="preprocessor">#define DSI_CMCR_GSR1TX                 (1 &lt;&lt; 12)</span></div><div class="line"><a name="l00231"></a><span class="lineno"><a class="line" href="group__dsi__defines.html#gaa903db3e77077ef3de1bc8582a28ade5">  231</a></span>&#160;<span class="preprocessor">#define DSI_CMCR_GSR0TX                 (1 &lt;&lt; 11)</span></div><div class="line"><a name="l00232"></a><span class="lineno"><a class="line" href="group__dsi__defines.html#ga584660cee46362755734bd0e9883284d">  232</a></span>&#160;<span class="preprocessor">#define DSI_CMCR_GSW2TX                 (1 &lt;&lt; 10)</span></div><div class="line"><a name="l00233"></a><span class="lineno"><a class="line" href="group__dsi__defines.html#gafa1f337a1e7ac088be31a9f2a61f4ad2">  233</a></span>&#160;<span class="preprocessor">#define DSI_CMCR_GSW1TX                 (1 &lt;&lt; 9)</span></div><div class="line"><a name="l00234"></a><span class="lineno"><a class="line" href="group__dsi__defines.html#ga042e16d076d9c62da41ee6d4906ca20d">  234</a></span>&#160;<span class="preprocessor">#define DSI_CMCR_GSW0TX                 (1 &lt;&lt; 8)</span></div><div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;<span class="comment">/* Bits 7:2 Reserved */</span></div><div class="line"><a name="l00236"></a><span class="lineno"><a class="line" href="group__dsi__defines.html#ga4fc32c8658625982e9d98508a35e66d0">  236</a></span>&#160;<span class="preprocessor">#define DSI_CMCR_ARE                    (1 &lt;&lt; 1)</span></div><div class="line"><a name="l00237"></a><span class="lineno"><a class="line" href="group__dsi__defines.html#gae165e8743a68833d00260b094eba86f9">  237</a></span>&#160;<span class="preprocessor">#define DSI_CMCR_TEARE                  (1 &lt;&lt; 0)</span></div><div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;<span class="comment"> * DSI Host Generic Header Configuration Register</span></div><div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00242"></a><span class="lineno"><a class="line" href="group__dsi__defines.html#ga8ea9e833717bb84acb2d42555385eb2b">  242</a></span>&#160;<span class="preprocessor">#define DSI_GHCR                        MMIO32(DSI_BASE + 0x6CU)</span></div><div class="line"><a name="l00243"></a><span class="lineno"><a class="line" href="group__dsi__defines.html#gabf67bb4f895b1cdde5633659aec50b8a">  243</a></span>&#160;<span class="preprocessor">#define DSI_GHCR_WCMSB_SHIFT            16</span></div><div class="line"><a name="l00244"></a><span class="lineno"><a class="line" href="group__dsi__defines.html#ga6886a377bf1f390e0662076ca03d0f03">  244</a></span>&#160;<span class="preprocessor">#define DSI_GHCR_WCMSB_MASK             0xff</span></div><div class="line"><a name="l00245"></a><span class="lineno"><a class="line" href="group__dsi__defines.html#ga65942620a985c853111e6ce24b827544">  245</a></span>&#160;<span class="preprocessor">#define DSI_GHCR_WCLSB_SHIFT            8</span></div><div class="line"><a name="l00246"></a><span class="lineno"><a class="line" href="group__dsi__defines.html#gafbc83efc116a5a2c5b08a0140570483c">  246</a></span>&#160;<span class="preprocessor">#define DSI_GHCR_WCLSB_MASK             0xff</span></div><div class="line"><a name="l00247"></a><span class="lineno"><a class="line" href="group__dsi__defines.html#ga8f15e0d6dab97113586250f9738817a5">  247</a></span>&#160;<span class="preprocessor">#define DSI_GHCR_DATA1_SHIFT            16      </span><span class="comment">/* data 1 in &#39;short&#39; mode */</span><span class="preprocessor"></span></div><div class="line"><a name="l00248"></a><span class="lineno"><a class="line" href="group__dsi__defines.html#ga69f85a53082eb0da790e2a104af2b5ac">  248</a></span>&#160;<span class="preprocessor">#define DSI_GHCR_DATA1_MASK             0xff</span></div><div class="line"><a name="l00249"></a><span class="lineno"><a class="line" href="group__dsi__defines.html#gaacf486a9173ccc83cf0d35049f33f223">  249</a></span>&#160;<span class="preprocessor">#define DSI_GHCR_DATA0_SHIFT            8       </span><span class="comment">/* data 0 in &#39;short&#39; mode */</span><span class="preprocessor"></span></div><div class="line"><a name="l00250"></a><span class="lineno"><a class="line" href="group__dsi__defines.html#gabf3ceb100fc6d7bf898a33a07420b5cc">  250</a></span>&#160;<span class="preprocessor">#define DSI_GHCR_DATA0_MASK             0xff</span></div><div class="line"><a name="l00251"></a><span class="lineno"><a class="line" href="group__dsi__defines.html#ga27823ae3424124a887ea1b659c7494f5">  251</a></span>&#160;<span class="preprocessor">#define DSI_GHCR_VCID_SHIFT             6</span></div><div class="line"><a name="l00252"></a><span class="lineno"><a class="line" href="group__dsi__defines.html#gaf583df00968188d6f92a687e4ffb0ee1">  252</a></span>&#160;<span class="preprocessor">#define DSI_GHCR_VCID_MASK              0x3</span></div><div class="line"><a name="l00253"></a><span class="lineno"><a class="line" href="group__dsi__defines.html#gac4ed8f253c601b829a626a482933ad50">  253</a></span>&#160;<span class="preprocessor">#define DSI_GHCR_DT_SHIFT               0</span></div><div class="line"><a name="l00254"></a><span class="lineno"><a class="line" href="group__dsi__defines.html#ga292e25344e95bb0e9d1e42dfd10524b0">  254</a></span>&#160;<span class="preprocessor">#define DSI_GHCR_DT_MASK                0x3f</span></div><div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;<span class="comment"> * DSI Host Generic Payload Data Register</span></div><div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00259"></a><span class="lineno"><a class="line" href="group__dsi__defines.html#ga9a71a6aecd08aa768cd2357fcd88f666">  259</a></span>&#160;<span class="preprocessor">#define DSI_GPDR                        MMIO32(DSI_BASE + 0x70U)</span></div><div class="line"><a name="l00260"></a><span class="lineno"><a class="line" href="group__dsi__defines.html#gac7b3765635c48fd1c2199218e49843c7">  260</a></span>&#160;<span class="preprocessor">#define DSI_GPDR_BYTE4_SHIFT            24</span></div><div class="line"><a name="l00261"></a><span class="lineno"><a class="line" href="group__dsi__defines.html#ga38edef730728d525f682e36ea6037813">  261</a></span>&#160;<span class="preprocessor">#define DSI_GPDR_BYTE4_MASK             0xff</span></div><div class="line"><a name="l00262"></a><span class="lineno"><a class="line" href="group__dsi__defines.html#ga1597f3b9ee8374e95507b1c04644f8a6">  262</a></span>&#160;<span class="preprocessor">#define DSI_GPDR_BYTE3_SHIFT            16</span></div><div class="line"><a name="l00263"></a><span class="lineno"><a class="line" href="group__dsi__defines.html#ga10c0f234c1d9c903ef26a73ae3d9b84d">  263</a></span>&#160;<span class="preprocessor">#define DSI_GPDR_BYTE3_MASK             0xff</span></div><div class="line"><a name="l00264"></a><span class="lineno"><a class="line" href="group__dsi__defines.html#ga1f1d7084fb727f19b52eba0bade09b39">  264</a></span>&#160;<span class="preprocessor">#define DSI_GPDR_BYTE2_SHIFT            8</span></div><div class="line"><a name="l00265"></a><span class="lineno"><a class="line" href="group__dsi__defines.html#gafe47212f9d4457376e84659aef0ab0ea">  265</a></span>&#160;<span class="preprocessor">#define DSI_GPDR_BYTE2_MASK             0xff</span></div><div class="line"><a name="l00266"></a><span class="lineno"><a class="line" href="group__dsi__defines.html#ga99376dac85dda88e2d68e1c8a4f9193b">  266</a></span>&#160;<span class="preprocessor">#define DSI_GPDR_BYTE1_SHIFT            0</span></div><div class="line"><a name="l00267"></a><span class="lineno"><a class="line" href="group__dsi__defines.html#gabad77af9c06a6c83abae774031afaece">  267</a></span>&#160;<span class="preprocessor">#define DSI_GPDR_BYTE1_MASK             0xff</span></div><div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;<span class="comment"> * DSI Host Generate Packet Status Register</span></div><div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00272"></a><span class="lineno"><a class="line" href="group__dsi__defines.html#ga1f0454571115d4561a957563b27003c0">  272</a></span>&#160;<span class="preprocessor">#define DSI_GPSR                        MMIO32(DSI_BASE + 0x74U)</span></div><div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;<span class="comment">/* Reserved 31:7 */</span></div><div class="line"><a name="l00274"></a><span class="lineno"><a class="line" href="group__dsi__defines.html#ga088901669e97de93f6b2d18434c56bf7">  274</a></span>&#160;<span class="preprocessor">#define DSI_GPSR_RCB                    (1 &lt;&lt; 6)</span></div><div class="line"><a name="l00275"></a><span class="lineno"><a class="line" href="group__dsi__defines.html#ga6972ca8edca438fb9535d0983b02a8de">  275</a></span>&#160;<span class="preprocessor">#define DSI_GPSR_PRDFF                  (1 &lt;&lt; 5)</span></div><div class="line"><a name="l00276"></a><span class="lineno"><a class="line" href="group__dsi__defines.html#gaa57a8d5f638716c983a94eb05eefc0e5">  276</a></span>&#160;<span class="preprocessor">#define DSI_GPSR_PRDFE                  (1 &lt;&lt; 4)</span></div><div class="line"><a name="l00277"></a><span class="lineno"><a class="line" href="group__dsi__defines.html#gaf71660dc0ba37b59ea97f74c83871fa2">  277</a></span>&#160;<span class="preprocessor">#define DSI_GPSR_PWRFF                  (1 &lt;&lt; 3)</span></div><div class="line"><a name="l00278"></a><span class="lineno"><a class="line" href="group__dsi__defines.html#ga5148df68ebe562b8583656d60d3b3906">  278</a></span>&#160;<span class="preprocessor">#define DSI_GPSR_PWRFE                  (1 &lt;&lt; 2)</span></div><div class="line"><a name="l00279"></a><span class="lineno"><a class="line" href="group__dsi__defines.html#ga17826ffd99b3be6acc8a3154828dbe85">  279</a></span>&#160;<span class="preprocessor">#define DSI_GPSR_CMDFF                  (1 &lt;&lt; 1)</span></div><div class="line"><a name="l00280"></a><span class="lineno"><a class="line" href="group__dsi__defines.html#gaa9921b82e80f4c9524d5145d58c76d41">  280</a></span>&#160;<span class="preprocessor">#define DSI_GPSR_CMDFE                  (1 &lt;&lt; 0)</span></div><div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;<span class="comment"> * DSI Host Timeout Counter Configuration Register</span></div><div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00285"></a><span class="lineno"><a class="line" href="group__dsi__defines.html#ga0839e8fff9a837b0c97aa91950c7c14c">  285</a></span>&#160;<span class="preprocessor">#define DSI_TCCR0                       MMIO32(DSI_BASE + 0x78U)</span></div><div class="line"><a name="l00286"></a><span class="lineno"><a class="line" href="group__dsi__defines.html#ga00952e63eca4372ac9203cd11e75379f">  286</a></span>&#160;<span class="preprocessor">#define DSI_TCCR0_HSTX_TOCNT_SHIFT      16</span></div><div class="line"><a name="l00287"></a><span class="lineno"><a class="line" href="group__dsi__defines.html#ga2ab6ed49f9845a3e9ab7806b729e3b3b">  287</a></span>&#160;<span class="preprocessor">#define DSI_TCCR0_HSTX_TOCNT_MASK       0xffff</span></div><div class="line"><a name="l00288"></a><span class="lineno"><a class="line" href="group__dsi__defines.html#ga1144538559578062ff8ba92846c4f31f">  288</a></span>&#160;<span class="preprocessor">#define DSI_TCCR0_LPRX_TOCNT_SHIFT      0</span></div><div class="line"><a name="l00289"></a><span class="lineno"><a class="line" href="group__dsi__defines.html#ga3d96e56563470d9d8d752c84abf0dcfe">  289</a></span>&#160;<span class="preprocessor">#define DSI_TCCR0_LPRX_TOCNT_MASK       0xffff</span></div><div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160;<span class="comment"> * DSI Host Timeout Counter Configuration Register 1</span></div><div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00294"></a><span class="lineno"><a class="line" href="group__dsi__defines.html#gab13c195c134bd7467bbc6a0842f681a6">  294</a></span>&#160;<span class="preprocessor">#define DSI_TCCR1                       MMIO32(DSI_BASE + 0x7CU)</span></div><div class="line"><a name="l00295"></a><span class="lineno"><a class="line" href="group__dsi__defines.html#gad100d5b8dcd3ceda394c7f49aad2425d">  295</a></span>&#160;<span class="preprocessor">#define DSI_TCCR1_HSRD_TOCNT_SHIFT      0</span></div><div class="line"><a name="l00296"></a><span class="lineno"><a class="line" href="group__dsi__defines.html#ga887e29d5aed560eebb3090d14b6dabbd">  296</a></span>&#160;<span class="preprocessor">#define DSI_TCCR1_HSRD_TOCNT_MASK       0xffff</span></div><div class="line"><a name="l00297"></a><span class="lineno">  297</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00298"></a><span class="lineno">  298</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l00299"></a><span class="lineno">  299</span>&#160;<span class="comment"> * DSI Host Timeout Counter Configuration Register 2</span></div><div class="line"><a name="l00300"></a><span class="lineno">  300</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00301"></a><span class="lineno"><a class="line" href="group__dsi__defines.html#gaedee745c896cfd0af1bccfaef6dc6660">  301</a></span>&#160;<span class="preprocessor">#define DSI_TCCR2                       MMIO32(DSI_BASE + 0x80U)</span></div><div class="line"><a name="l00302"></a><span class="lineno"><a class="line" href="group__dsi__defines.html#gad6c30b855cfe98047ef6d842e35e3794">  302</a></span>&#160;<span class="preprocessor">#define DSI_TCCR2_LPRD_TOCNT_SHIFT      0</span></div><div class="line"><a name="l00303"></a><span class="lineno"><a class="line" href="group__dsi__defines.html#gafa6ee17925572e15e5d01c4d319a6c1f">  303</a></span>&#160;<span class="preprocessor">#define DSI_TCCR2_LPRD_TOCNT_MASK       0xffff</span></div><div class="line"><a name="l00304"></a><span class="lineno">  304</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00305"></a><span class="lineno">  305</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l00306"></a><span class="lineno">  306</span>&#160;<span class="comment"> * DSI Host Timeout Counter Configuration Register 3</span></div><div class="line"><a name="l00307"></a><span class="lineno">  307</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00308"></a><span class="lineno"><a class="line" href="group__dsi__defines.html#gaac39a42bffb5d1cc29aff306bc725bba">  308</a></span>&#160;<span class="preprocessor">#define DSI_TCCR3                       MMIO32(DSI_BASE + 0x84U)</span></div><div class="line"><a name="l00309"></a><span class="lineno"><a class="line" href="group__dsi__defines.html#gaa64af365e4364b09faa9a0bd764e28d6">  309</a></span>&#160;<span class="preprocessor">#define DSI_TCCR3_PM                    (1 &lt;&lt; 24)</span></div><div class="line"><a name="l00310"></a><span class="lineno"><a class="line" href="group__dsi__defines.html#gae772760ab714021788e64ee7d3215fec">  310</a></span>&#160;<span class="preprocessor">#define DSI_TCCR3_HSWR_TOCNT_SHIFT      0</span></div><div class="line"><a name="l00311"></a><span class="lineno"><a class="line" href="group__dsi__defines.html#ga51912a21399e5c775d53a9263c8fdee3">  311</a></span>&#160;<span class="preprocessor">#define DSI_TCCR3_HSWR_TOCNT_MASK       0xffff</span></div><div class="line"><a name="l00312"></a><span class="lineno">  312</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00313"></a><span class="lineno">  313</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l00314"></a><span class="lineno">  314</span>&#160;<span class="comment"> * DSI Host Timeout Counter Configuration Register 4</span></div><div class="line"><a name="l00315"></a><span class="lineno">  315</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00316"></a><span class="lineno"><a class="line" href="group__dsi__defines.html#gade4cf6f8e816fb208ffafed3afcfb15c">  316</a></span>&#160;<span class="preprocessor">#define DSI_TCCR4                       MMIO32(DSI_BASE + 0x88U)</span></div><div class="line"><a name="l00317"></a><span class="lineno"><a class="line" href="group__dsi__defines.html#ga5b871bb64290fd3ad537313e5d73aeff">  317</a></span>&#160;<span class="preprocessor">#define DSI_TCCR4_LSWR_TOCNT_SHIFT      0</span></div><div class="line"><a name="l00318"></a><span class="lineno"><a class="line" href="group__dsi__defines.html#gae4d7bb93ccb75830cfe1e1575d9f1877">  318</a></span>&#160;<span class="preprocessor">#define DSI_TCCR4_LSWR_TOCNT_MASK       0xffff</span></div><div class="line"><a name="l00319"></a><span class="lineno">  319</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00320"></a><span class="lineno">  320</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l00321"></a><span class="lineno">  321</span>&#160;<span class="comment"> * DSI Host Timeout Counter Configuration Register 5</span></div><div class="line"><a name="l00322"></a><span class="lineno">  322</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00323"></a><span class="lineno"><a class="line" href="group__dsi__defines.html#ga71c7edad391bef114a24dbea385debce">  323</a></span>&#160;<span class="preprocessor">#define DSI_TCCR5                       MMIO32(DSI_BASE + 0x8CU)</span></div><div class="line"><a name="l00324"></a><span class="lineno"><a class="line" href="group__dsi__defines.html#ga002ecccce9bac150979583f20b8fc486">  324</a></span>&#160;<span class="preprocessor">#define DSI_TCCR5_BTA_TOCNT_SHIFT       0</span></div><div class="line"><a name="l00325"></a><span class="lineno"><a class="line" href="group__dsi__defines.html#ga74f41f995827df52dbb851c62bf699b7">  325</a></span>&#160;<span class="preprocessor">#define DSI_TCCR5_BTA_TOCNT_MASK        0xffff</span></div><div class="line"><a name="l00326"></a><span class="lineno">  326</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00327"></a><span class="lineno">  327</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l00328"></a><span class="lineno">  328</span>&#160;<span class="comment"> * DSI Host Clock Lane Configuration Register</span></div><div class="line"><a name="l00329"></a><span class="lineno">  329</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00330"></a><span class="lineno"><a class="line" href="group__dsi__defines.html#ga1ee738e8698cb7edbc9a5a22f2f271e3">  330</a></span>&#160;<span class="preprocessor">#define DSI_CLCR                        MMIO32(DSI_BASE + 0x94U)</span></div><div class="line"><a name="l00331"></a><span class="lineno"><a class="line" href="group__dsi__defines.html#gaf26ff73875d53c3ac72854c71864e67c">  331</a></span>&#160;<span class="preprocessor">#define DSI_CLCR_ACR                    (1 &lt;&lt; 1)</span></div><div class="line"><a name="l00332"></a><span class="lineno"><a class="line" href="group__dsi__defines.html#gaa9072ddf9cb2ab01a5769a0f6bbe7664">  332</a></span>&#160;<span class="preprocessor">#define DSI_CLCR_DPCC                   (1 &lt;&lt; 0)</span></div><div class="line"><a name="l00333"></a><span class="lineno">  333</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00334"></a><span class="lineno">  334</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l00335"></a><span class="lineno">  335</span>&#160;<span class="comment"> * DSI Host Clock Lane Timer Configuration Register</span></div><div class="line"><a name="l00336"></a><span class="lineno">  336</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00337"></a><span class="lineno"><a class="line" href="group__dsi__defines.html#ga95635b8ef572051e696c087ce05c3e7a">  337</a></span>&#160;<span class="preprocessor">#define DSI_CLTCR                       MMIO32(DSI_BASE + 0x98U)</span></div><div class="line"><a name="l00338"></a><span class="lineno"><a class="line" href="group__dsi__defines.html#ga63887be0605eb977adc9f9977bc0862a">  338</a></span>&#160;<span class="preprocessor">#define DSI_CLTCR_HS2LP_TIME_SHIFT      16</span></div><div class="line"><a name="l00339"></a><span class="lineno"><a class="line" href="group__dsi__defines.html#ga54756a145f9b0bb68abc91923783eddc">  339</a></span>&#160;<span class="preprocessor">#define DSI_CLTCR_HS2LP_TIME_MASK       0x3ff</span></div><div class="line"><a name="l00340"></a><span class="lineno"><a class="line" href="group__dsi__defines.html#gafd955ae6143179de2a767d145d83dfa3">  340</a></span>&#160;<span class="preprocessor">#define DSI_CLTCR_LP2HS_TIME_SHIFT      0</span></div><div class="line"><a name="l00341"></a><span class="lineno"><a class="line" href="group__dsi__defines.html#gab3639fdee38526021496c2db0b889346">  341</a></span>&#160;<span class="preprocessor">#define DSI_CLTCR_LP2HS_TIME_MASK       0x3ff</span></div><div class="line"><a name="l00342"></a><span class="lineno">  342</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00343"></a><span class="lineno">  343</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l00344"></a><span class="lineno">  344</span>&#160;<span class="comment"> * DSI Host Data Lane Time Configuration Register</span></div><div class="line"><a name="l00345"></a><span class="lineno">  345</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00346"></a><span class="lineno"><a class="line" href="group__dsi__defines.html#ga584de061a9311ab1838ddbfe83dc14dd">  346</a></span>&#160;<span class="preprocessor">#define DSI_DLTCR                       MMIO32(DSI_BASE + 0x9CU)</span></div><div class="line"><a name="l00347"></a><span class="lineno"><a class="line" href="group__dsi__defines.html#gae632f56b7edf58557aefa02fadf02942">  347</a></span>&#160;<span class="preprocessor">#define DSI_DLTCR_HS2LP_TIME_SHIFT      24</span></div><div class="line"><a name="l00348"></a><span class="lineno"><a class="line" href="group__dsi__defines.html#gac2ded1bf0e888c1a3494c2994cbff827">  348</a></span>&#160;<span class="preprocessor">#define DSI_DLTCR_HS2LP_TIME_MASK       0xff</span></div><div class="line"><a name="l00349"></a><span class="lineno"><a class="line" href="group__dsi__defines.html#ga46aef2073b1b7ec3c0d262d006b47441">  349</a></span>&#160;<span class="preprocessor">#define DSI_DLTCR_LP2HS_TIME_SHIFT      16</span></div><div class="line"><a name="l00350"></a><span class="lineno"><a class="line" href="group__dsi__defines.html#ga6a773a8b2da7d22c40092956de07195c">  350</a></span>&#160;<span class="preprocessor">#define DSI_DLTCR_LP2HS_TIME_MASK       0xff</span></div><div class="line"><a name="l00351"></a><span class="lineno"><a class="line" href="group__dsi__defines.html#gaa877958715a66fb1b6190b96d7e52077">  351</a></span>&#160;<span class="preprocessor">#define DSI_DLTCR_MRD_TIME_SHIFT        0</span></div><div class="line"><a name="l00352"></a><span class="lineno"><a class="line" href="group__dsi__defines.html#ga4e2d9d0e00a2f39aecb684418d337c9a">  352</a></span>&#160;<span class="preprocessor">#define DSI_DLTCR_MRD_TIME_MASK         0x7fff</span></div><div class="line"><a name="l00353"></a><span class="lineno">  353</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00354"></a><span class="lineno">  354</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l00355"></a><span class="lineno">  355</span>&#160;<span class="comment"> * DSI Host PHY Control Register</span></div><div class="line"><a name="l00356"></a><span class="lineno">  356</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00357"></a><span class="lineno"><a class="line" href="group__dsi__defines.html#ga1e47d1e4da0257e393797f75b76f503a">  357</a></span>&#160;<span class="preprocessor">#define DSI_PCTLR                       MMIO32(DSI_BASE + 0xA0U)</span></div><div class="line"><a name="l00358"></a><span class="lineno"><a class="line" href="group__dsi__defines.html#ga68b6e369058fd1a2759aee05ea39e529">  358</a></span>&#160;<span class="preprocessor">#define DSI_PCTLR_CKE                   (1 &lt;&lt; 2)</span></div><div class="line"><a name="l00359"></a><span class="lineno"><a class="line" href="group__dsi__defines.html#ga18ce6e77e682454528715f30c6739a8a">  359</a></span>&#160;<span class="preprocessor">#define DSI_PCTLR_DEN                   (1 &lt;&lt; 1)</span></div><div class="line"><a name="l00360"></a><span class="lineno">  360</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00361"></a><span class="lineno">  361</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l00362"></a><span class="lineno">  362</span>&#160;<span class="comment"> * DSI Host PHY Configuration Register</span></div><div class="line"><a name="l00363"></a><span class="lineno">  363</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00364"></a><span class="lineno"><a class="line" href="group__dsi__defines.html#ga14cdc929c343b7e57ad2124add12aa58">  364</a></span>&#160;<span class="preprocessor">#define DSI_PCONFR                      MMIO32(DSI_BASE + 0xA4U)</span></div><div class="line"><a name="l00365"></a><span class="lineno"><a class="line" href="group__dsi__defines.html#ga9db02f9bbff0f671e35d33f285ea807d">  365</a></span>&#160;<span class="preprocessor">#define DSI_PCONFR_SW_TIME_SHIFT        8</span></div><div class="line"><a name="l00366"></a><span class="lineno"><a class="line" href="group__dsi__defines.html#ga3dbc6368cd1f8e4b228daf49a89f1cce">  366</a></span>&#160;<span class="preprocessor">#define DSI_PCONFR_SW_TIME_MASK         0xff</span></div><div class="line"><a name="l00367"></a><span class="lineno"><a class="line" href="group__dsi__defines.html#ga91a277f4095d4fdfd8e381d8c27f3ae0">  367</a></span>&#160;<span class="preprocessor">#define DSI_PCONFR_NL_SHIFT             0</span></div><div class="line"><a name="l00368"></a><span class="lineno"><a class="line" href="group__dsi__defines.html#gab687b6235e473ddb5ea6cf8c3d260285">  368</a></span>&#160;<span class="preprocessor">#define DSI_PCONFR_NL_MASK              0x3</span></div><div class="line"><a name="l00369"></a><span class="lineno"><a class="line" href="group__dsi__defines.html#ga911ecaa07205bfd5e493dcadc653a6ed">  369</a></span>&#160;<span class="preprocessor">#define DSI_PCONFR_NL_1LANE             0</span></div><div class="line"><a name="l00370"></a><span class="lineno"><a class="line" href="group__dsi__defines.html#ga0fdc231613ed87593bdc4f07f58e6a12">  370</a></span>&#160;<span class="preprocessor">#define DSI_PCONFR_NL_2LANE             1</span></div><div class="line"><a name="l00371"></a><span class="lineno">  371</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00372"></a><span class="lineno">  372</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l00373"></a><span class="lineno">  373</span>&#160;<span class="comment"> * DSI Host PHY ULPS Control Register</span></div><div class="line"><a name="l00374"></a><span class="lineno">  374</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00375"></a><span class="lineno"><a class="line" href="group__dsi__defines.html#ga6e3fb30f384ddd4198e3bb33a1ae3144">  375</a></span>&#160;<span class="preprocessor">#define DSI_PUCR                        MMIO32(DSI_BASE + 0xA8U)</span></div><div class="line"><a name="l00376"></a><span class="lineno"><a class="line" href="group__dsi__defines.html#ga7058d1e9cdfe8cc63917cc11661c1883">  376</a></span>&#160;<span class="preprocessor">#define DSI_PUCR_UEDL                   (1 &lt;&lt; 3)</span></div><div class="line"><a name="l00377"></a><span class="lineno"><a class="line" href="group__dsi__defines.html#gabdb450bdcdb9b9c7e5ddd102965b57c7">  377</a></span>&#160;<span class="preprocessor">#define DSI_PUCR_URDL                   (1 &lt;&lt; 2)</span></div><div class="line"><a name="l00378"></a><span class="lineno"><a class="line" href="group__dsi__defines.html#gac78e91f54493ad9678982a970c4d23a5">  378</a></span>&#160;<span class="preprocessor">#define DSI_PUCR_UECL                   (1 &lt;&lt; 1)</span></div><div class="line"><a name="l00379"></a><span class="lineno"><a class="line" href="group__dsi__defines.html#gab8c318bf495a57c38035b1b8cbbbf8a3">  379</a></span>&#160;<span class="preprocessor">#define DSI_PUCR_URCL                   (1 &lt;&lt; 0)</span></div><div class="line"><a name="l00380"></a><span class="lineno">  380</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00381"></a><span class="lineno">  381</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l00382"></a><span class="lineno">  382</span>&#160;<span class="comment"> * DSI Host PHY TX Triggers Configuration Register</span></div><div class="line"><a name="l00383"></a><span class="lineno">  383</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00384"></a><span class="lineno"><a class="line" href="group__dsi__defines.html#gaa072dc85da6e6395a7e2ca2f4d9587f5">  384</a></span>&#160;<span class="preprocessor">#define DSI_PTTCR                       MMIO32(DSI_BASE + 0xACU)</span></div><div class="line"><a name="l00385"></a><span class="lineno"><a class="line" href="group__dsi__defines.html#ga6a01724c6477abb91690d8e66823e481">  385</a></span>&#160;<span class="preprocessor">#define DSI_PTTCR_TX_TRIG_SHIFT         0</span></div><div class="line"><a name="l00386"></a><span class="lineno"><a class="line" href="group__dsi__defines.html#gad76d7dee25705ce4881de1e22a694e7d">  386</a></span>&#160;<span class="preprocessor">#define DSI_PTTCR_TX_TRIG_MASK          0xf</span></div><div class="line"><a name="l00387"></a><span class="lineno"><a class="line" href="group__dsi__defines.html#ga1c4add6508333cd1fc79583e59308b1a">  387</a></span>&#160;<span class="preprocessor">#define DSI_PTTCR_TX_TRIG_1             0x1</span></div><div class="line"><a name="l00388"></a><span class="lineno"><a class="line" href="group__dsi__defines.html#ga45b9eaf2abe2981ddd49f4dc0acd145f">  388</a></span>&#160;<span class="preprocessor">#define DSI_PTTCR_TX_TRIG_2             0x2</span></div><div class="line"><a name="l00389"></a><span class="lineno"><a class="line" href="group__dsi__defines.html#gaeb87a78b1860b06b521f00f593d76c51">  389</a></span>&#160;<span class="preprocessor">#define DSI_PTTCR_TX_TRIG_3             0x4</span></div><div class="line"><a name="l00390"></a><span class="lineno"><a class="line" href="group__dsi__defines.html#ga2f878e0a73cc393ac8682dc5058486e2">  390</a></span>&#160;<span class="preprocessor">#define DSI_PTTCR_TX_TRIG_4             0x8</span></div><div class="line"><a name="l00391"></a><span class="lineno">  391</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00392"></a><span class="lineno">  392</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l00393"></a><span class="lineno">  393</span>&#160;<span class="comment"> * DSI Host PHY Status Register</span></div><div class="line"><a name="l00394"></a><span class="lineno">  394</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00395"></a><span class="lineno"><a class="line" href="group__dsi__defines.html#ga57e91a1b2074f4ab913ca879ea819ec3">  395</a></span>&#160;<span class="preprocessor">#define DSI_PSR                         MMIO32(DSI_BASE + 0xB0U)</span></div><div class="line"><a name="l00396"></a><span class="lineno"><a class="line" href="group__dsi__defines.html#ga23fc01aa8ecabc3c002d559feafea539">  396</a></span>&#160;<span class="preprocessor">#define DSI_PSR_UAN1                    (1 &lt;&lt; 8)</span></div><div class="line"><a name="l00397"></a><span class="lineno"><a class="line" href="group__dsi__defines.html#ga5a1e314338c7d2f4208fa8394333741d">  397</a></span>&#160;<span class="preprocessor">#define DSI_PSR_PSS1                    (1 &lt;&lt; 7)</span></div><div class="line"><a name="l00398"></a><span class="lineno"><a class="line" href="group__dsi__defines.html#ga3f78b848bd75cc9da361c75e2dce6d7f">  398</a></span>&#160;<span class="preprocessor">#define DSI_PSR_RUE0                    (1 &lt;&lt; 6)</span></div><div class="line"><a name="l00399"></a><span class="lineno"><a class="line" href="group__dsi__defines.html#ga4914b37b53afdd69a29250aff50b5fd5">  399</a></span>&#160;<span class="preprocessor">#define DSI_PSR_UAN0                    (1 &lt;&lt; 5)</span></div><div class="line"><a name="l00400"></a><span class="lineno"><a class="line" href="group__dsi__defines.html#ga179457f56eff305ff4790de4e426a9c0">  400</a></span>&#160;<span class="preprocessor">#define DSI_PSR_PSS0                    (1 &lt;&lt; 4)</span></div><div class="line"><a name="l00401"></a><span class="lineno"><a class="line" href="group__dsi__defines.html#ga8186e958c617b039c1022c052e27adea">  401</a></span>&#160;<span class="preprocessor">#define DSI_PSR_UANC                    (1 &lt;&lt; 3)</span></div><div class="line"><a name="l00402"></a><span class="lineno"><a class="line" href="group__dsi__defines.html#ga049c17fdfbfb626332649f1ff4772cf2">  402</a></span>&#160;<span class="preprocessor">#define DSI_PSR_PSSC                    (1 &lt;&lt; 2)</span></div><div class="line"><a name="l00403"></a><span class="lineno"><a class="line" href="group__dsi__defines.html#ga7f118d2dd8be8bc13bfbc6faf22530e1">  403</a></span>&#160;<span class="preprocessor">#define DSI_PSR_PD                      (1 &lt;&lt; 1)</span></div><div class="line"><a name="l00404"></a><span class="lineno">  404</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00405"></a><span class="lineno">  405</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l00406"></a><span class="lineno">  406</span>&#160;<span class="comment"> * DSI Host Interrupt &amp; Status Register 0</span></div><div class="line"><a name="l00407"></a><span class="lineno">  407</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00408"></a><span class="lineno"><a class="line" href="group__dsi__defines.html#gad8fc2592986c443d5b89cc0c227aca01">  408</a></span>&#160;<span class="preprocessor">#define DSI_ISR0                        MMIO32(DSI_BASE + 0xBCU)</span></div><div class="line"><a name="l00409"></a><span class="lineno"><a class="line" href="group__dsi__defines.html#gadb3b6a7200b0de24fa65512d6c48305c">  409</a></span>&#160;<span class="preprocessor">#define DSI_ISR0_PE4                    (1 &lt;&lt; 20)</span></div><div class="line"><a name="l00410"></a><span class="lineno"><a class="line" href="group__dsi__defines.html#gafa46c359e93843090c645c8d24a9930a">  410</a></span>&#160;<span class="preprocessor">#define DSI_ISR0_PE3                    (1 &lt;&lt; 19)</span></div><div class="line"><a name="l00411"></a><span class="lineno"><a class="line" href="group__dsi__defines.html#ga5d57e3866251cb5cfa391a8ef2319d25">  411</a></span>&#160;<span class="preprocessor">#define DSI_ISR0_PE2                    (1 &lt;&lt; 18)</span></div><div class="line"><a name="l00412"></a><span class="lineno"><a class="line" href="group__dsi__defines.html#gabf2061678662f4035a8077cc47a091a3">  412</a></span>&#160;<span class="preprocessor">#define DSI_ISR0_PE1                    (1 &lt;&lt; 17)</span></div><div class="line"><a name="l00413"></a><span class="lineno"><a class="line" href="group__dsi__defines.html#ga717365ce3767e0d073cd24c84bc6bd16">  413</a></span>&#160;<span class="preprocessor">#define DSI_ISR0_PE0                    (1 &lt;&lt; 16)</span></div><div class="line"><a name="l00414"></a><span class="lineno"><a class="line" href="group__dsi__defines.html#ga182d0754c07272185496e567d7d8b22f">  414</a></span>&#160;<span class="preprocessor">#define DSI_ISR0_AE15                   (1 &lt;&lt; 15)</span></div><div class="line"><a name="l00415"></a><span class="lineno"><a class="line" href="group__dsi__defines.html#ga9a75cb8065e2aa86c6dd0a76ee6baa3f">  415</a></span>&#160;<span class="preprocessor">#define DSI_ISR0_AE14                   (1 &lt;&lt; 14)</span></div><div class="line"><a name="l00416"></a><span class="lineno"><a class="line" href="group__dsi__defines.html#ga5539aa6b9f40b39e2025096cb6d54073">  416</a></span>&#160;<span class="preprocessor">#define DSI_ISR0_AE13                   (1 &lt;&lt; 13)</span></div><div class="line"><a name="l00417"></a><span class="lineno"><a class="line" href="group__dsi__defines.html#gac28ce5da248776335981a0959395060c">  417</a></span>&#160;<span class="preprocessor">#define DSI_ISR0_AE12                   (1 &lt;&lt; 12)</span></div><div class="line"><a name="l00418"></a><span class="lineno"><a class="line" href="group__dsi__defines.html#gafbb3a86843f0274ac032db8a7deb05dd">  418</a></span>&#160;<span class="preprocessor">#define DSI_ISR0_AE11                   (1 &lt;&lt; 11)</span></div><div class="line"><a name="l00419"></a><span class="lineno"><a class="line" href="group__dsi__defines.html#ga6fdfddc9e83b8ecbe1c5f6c00027217b">  419</a></span>&#160;<span class="preprocessor">#define DSI_ISR0_AE10                   (1 &lt;&lt; 10)</span></div><div class="line"><a name="l00420"></a><span class="lineno"><a class="line" href="group__dsi__defines.html#gacd24f9c86cc27a37905b337c1ff07359">  420</a></span>&#160;<span class="preprocessor">#define DSI_ISR0_AE9                    (1 &lt;&lt; 9)</span></div><div class="line"><a name="l00421"></a><span class="lineno"><a class="line" href="group__dsi__defines.html#gad2bd16a7ad2693781058020d73a7a558">  421</a></span>&#160;<span class="preprocessor">#define DSI_ISR0_AE8                    (1 &lt;&lt; 8)</span></div><div class="line"><a name="l00422"></a><span class="lineno"><a class="line" href="group__dsi__defines.html#ga9b99c700ace56f93799840e87cba9bb6">  422</a></span>&#160;<span class="preprocessor">#define DSI_ISR0_AE7                    (1 &lt;&lt; 7)</span></div><div class="line"><a name="l00423"></a><span class="lineno"><a class="line" href="group__dsi__defines.html#gaf8e5d04a77bf1891473e0c8d80bf24ee">  423</a></span>&#160;<span class="preprocessor">#define DSI_ISR0_AE6                    (1 &lt;&lt; 6)</span></div><div class="line"><a name="l00424"></a><span class="lineno"><a class="line" href="group__dsi__defines.html#gac95b624cd8ab1ca4dc436dd6890beb12">  424</a></span>&#160;<span class="preprocessor">#define DSI_ISR0_AE5                    (1 &lt;&lt; 5)</span></div><div class="line"><a name="l00425"></a><span class="lineno"><a class="line" href="group__dsi__defines.html#ga7b762ebb5bbe27a192112092d40a9df2">  425</a></span>&#160;<span class="preprocessor">#define DSI_ISR0_AE4                    (1 &lt;&lt; 4)</span></div><div class="line"><a name="l00426"></a><span class="lineno"><a class="line" href="group__dsi__defines.html#ga695a12776e1bb09014beba7c6d5a285a">  426</a></span>&#160;<span class="preprocessor">#define DSI_ISR0_AE3                    (1 &lt;&lt; 3)</span></div><div class="line"><a name="l00427"></a><span class="lineno"><a class="line" href="group__dsi__defines.html#gaed8af91b32f02d1228cf9231a2b2d7c6">  427</a></span>&#160;<span class="preprocessor">#define DSI_ISR0_AE2                    (1 &lt;&lt; 2)</span></div><div class="line"><a name="l00428"></a><span class="lineno"><a class="line" href="group__dsi__defines.html#ga2e9aa86dfe99d523d040c97850b70008">  428</a></span>&#160;<span class="preprocessor">#define DSI_ISR0_AE1                    (1 &lt;&lt; 1)</span></div><div class="line"><a name="l00429"></a><span class="lineno"><a class="line" href="group__dsi__defines.html#ga039c2b0623c159a9f0b9f1bf22ea45cd">  429</a></span>&#160;<span class="preprocessor">#define DSI_ISR0_AE0                    (1 &lt;&lt; 0)</span></div><div class="line"><a name="l00430"></a><span class="lineno">  430</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00431"></a><span class="lineno">  431</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l00432"></a><span class="lineno">  432</span>&#160;<span class="comment"> * DSI Host Interrupt &amp; Status Register 1</span></div><div class="line"><a name="l00433"></a><span class="lineno">  433</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00434"></a><span class="lineno"><a class="line" href="group__dsi__defines.html#ga7c2faba7291ffb3a06b132fbc509703f">  434</a></span>&#160;<span class="preprocessor">#define DSI_ISR1                        MMIO32(DSI_BASE + 0xC0U)</span></div><div class="line"><a name="l00435"></a><span class="lineno"><a class="line" href="group__dsi__defines.html#ga7e707e6192e1855bf01d084e7c7788f0">  435</a></span>&#160;<span class="preprocessor">#define DSI_ISR1_GPRXE                  (1 &lt;&lt; 12)</span></div><div class="line"><a name="l00436"></a><span class="lineno"><a class="line" href="group__dsi__defines.html#ga81f81992839f00e1390e6e860b406db9">  436</a></span>&#160;<span class="preprocessor">#define DSI_ISR1_GPRDE                  (1 &lt;&lt; 11)</span></div><div class="line"><a name="l00437"></a><span class="lineno"><a class="line" href="group__dsi__defines.html#gaba822a685812ad1cbc674f231365b381">  437</a></span>&#160;<span class="preprocessor">#define DSI_ISR1_GPTXE                  (1 &lt;&lt; 10)</span></div><div class="line"><a name="l00438"></a><span class="lineno"><a class="line" href="group__dsi__defines.html#ga74a35900a70a19fd8489597f20a7283d">  438</a></span>&#160;<span class="preprocessor">#define DSI_ISR1_GPWRE                  (1 &lt;&lt; 9)</span></div><div class="line"><a name="l00439"></a><span class="lineno"><a class="line" href="group__dsi__defines.html#ga7add9e397381add99f1e4e6a3290fc9d">  439</a></span>&#160;<span class="preprocessor">#define DSI_ISR1_GCWRE                  (1 &lt;&lt; 8)</span></div><div class="line"><a name="l00440"></a><span class="lineno"><a class="line" href="group__dsi__defines.html#gad071e4acd1c9ebfddafbfb63a24b270c">  440</a></span>&#160;<span class="preprocessor">#define DSI_ISR1_LPWRE                  (1 &lt;&lt; 7)</span></div><div class="line"><a name="l00441"></a><span class="lineno"><a class="line" href="group__dsi__defines.html#ga4ac2fcff75c8f0631f40d1d417885f67">  441</a></span>&#160;<span class="preprocessor">#define DSI_ISR1_EOTPE                  (1 &lt;&lt; 6)</span></div><div class="line"><a name="l00442"></a><span class="lineno"><a class="line" href="group__dsi__defines.html#gaaf14828e8a84c7878bcd1b55746f4414">  442</a></span>&#160;<span class="preprocessor">#define DSI_ISR1_PSE                    (1 &lt;&lt; 5)</span></div><div class="line"><a name="l00443"></a><span class="lineno"><a class="line" href="group__dsi__defines.html#ga93fc832d991f92b9a4d54f56c5dff3a5">  443</a></span>&#160;<span class="preprocessor">#define DSI_ISR1_CRCE                   (1 &lt;&lt; 4)</span></div><div class="line"><a name="l00444"></a><span class="lineno"><a class="line" href="group__dsi__defines.html#ga34bbe1fcabdeb546ccef8530719cce51">  444</a></span>&#160;<span class="preprocessor">#define DSI_ISR1_ECCME                  (1 &lt;&lt; 3)</span></div><div class="line"><a name="l00445"></a><span class="lineno"><a class="line" href="group__dsi__defines.html#ga282ed2f52258b93a768167fdbef86daf">  445</a></span>&#160;<span class="preprocessor">#define DSI_ISR1_ECCSE                  (1 &lt;&lt; 2)</span></div><div class="line"><a name="l00446"></a><span class="lineno"><a class="line" href="group__dsi__defines.html#ga0fa95325efd7372bfce1b7b084b64cbe">  446</a></span>&#160;<span class="preprocessor">#define DSI_ISR1_TOLPRX                 (1 &lt;&lt; 1)</span></div><div class="line"><a name="l00447"></a><span class="lineno"><a class="line" href="group__dsi__defines.html#ga009c2e192b0e3d4baea85f14602b20be">  447</a></span>&#160;<span class="preprocessor">#define DSI_ISR1_TOHSTX                 (1 &lt;&lt; 0)</span></div><div class="line"><a name="l00448"></a><span class="lineno">  448</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00449"></a><span class="lineno">  449</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l00450"></a><span class="lineno">  450</span>&#160;<span class="comment"> * DSI Host Interrupt Enable Register 0</span></div><div class="line"><a name="l00451"></a><span class="lineno">  451</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00452"></a><span class="lineno"><a class="line" href="group__dsi__defines.html#ga1c19955bb5c91439cc7595a304921de2">  452</a></span>&#160;<span class="preprocessor">#define DSI_IER0                        MMIO32(DSI_BASE + 0xC4U)</span></div><div class="line"><a name="l00453"></a><span class="lineno"><a class="line" href="group__dsi__defines.html#gad113df892e2d586963085ac6d37d23c7">  453</a></span>&#160;<span class="preprocessor">#define DSI_IER0_PE4IE                  (1 &lt;&lt; 20)</span></div><div class="line"><a name="l00454"></a><span class="lineno"><a class="line" href="group__dsi__defines.html#ga9fe469acd9eff118e9b0d0588c4e9d84">  454</a></span>&#160;<span class="preprocessor">#define DSI_IER0_PE3IE                  (1 &lt;&lt; 19)</span></div><div class="line"><a name="l00455"></a><span class="lineno"><a class="line" href="group__dsi__defines.html#gab05aa16adbb02113268a093847ed842f">  455</a></span>&#160;<span class="preprocessor">#define DSI_IER0_PE2IE                  (1 &lt;&lt; 18)</span></div><div class="line"><a name="l00456"></a><span class="lineno"><a class="line" href="group__dsi__defines.html#ga1dd8e8f1f11002be0d8ab38e7f9f5e92">  456</a></span>&#160;<span class="preprocessor">#define DSI_IER0_PE1IE                  (1 &lt;&lt; 17)</span></div><div class="line"><a name="l00457"></a><span class="lineno"><a class="line" href="group__dsi__defines.html#gac5f0df77336624fe534cc37c51089507">  457</a></span>&#160;<span class="preprocessor">#define DSI_IER0_PE0IE                  (1 &lt;&lt; 16)</span></div><div class="line"><a name="l00458"></a><span class="lineno"><a class="line" href="group__dsi__defines.html#gab16924e5534c586d2ec1ed7052b14f47">  458</a></span>&#160;<span class="preprocessor">#define DSI_IER0_AE15IE                 (1 &lt;&lt; 15)</span></div><div class="line"><a name="l00459"></a><span class="lineno"><a class="line" href="group__dsi__defines.html#ga9e03d3773ad91217f21856837b2e3b9d">  459</a></span>&#160;<span class="preprocessor">#define DSI_IER0_AE14IE                 (1 &lt;&lt; 14)</span></div><div class="line"><a name="l00460"></a><span class="lineno"><a class="line" href="group__dsi__defines.html#gacaafbdde21d3d0f2aaf0de2313705a5f">  460</a></span>&#160;<span class="preprocessor">#define DSI_IER0_AE13IE                 (1 &lt;&lt; 13)</span></div><div class="line"><a name="l00461"></a><span class="lineno"><a class="line" href="group__dsi__defines.html#gafb07b121c8348857900bac0d52ca7afc">  461</a></span>&#160;<span class="preprocessor">#define DSI_IER0_AE12IE                 (1 &lt;&lt; 12)</span></div><div class="line"><a name="l00462"></a><span class="lineno"><a class="line" href="group__dsi__defines.html#ga65a4810685b0e12aef5e25c86b1b1a92">  462</a></span>&#160;<span class="preprocessor">#define DSI_IER0_AE11IE                 (1 &lt;&lt; 11)</span></div><div class="line"><a name="l00463"></a><span class="lineno"><a class="line" href="group__dsi__defines.html#gaefeb0bea734f3e2312ac3c0bb733e562">  463</a></span>&#160;<span class="preprocessor">#define DSI_IER0_AE10IE                 (1 &lt;&lt; 10)</span></div><div class="line"><a name="l00464"></a><span class="lineno"><a class="line" href="group__dsi__defines.html#ga4b9535efc4ccc3bc765a406f671680b7">  464</a></span>&#160;<span class="preprocessor">#define DSI_IER0_AE9IE                  (1 &lt;&lt; 9)</span></div><div class="line"><a name="l00465"></a><span class="lineno"><a class="line" href="group__dsi__defines.html#ga652b583fe809cd28984d18a85f851b34">  465</a></span>&#160;<span class="preprocessor">#define DSI_IER0_AE8IE                  (1 &lt;&lt; 8)</span></div><div class="line"><a name="l00466"></a><span class="lineno"><a class="line" href="group__dsi__defines.html#ga43262076b7b35f9ef0da10c940c7be09">  466</a></span>&#160;<span class="preprocessor">#define DSI_IER0_AE7IE                  (1 &lt;&lt; 7)</span></div><div class="line"><a name="l00467"></a><span class="lineno"><a class="line" href="group__dsi__defines.html#ga5c293dda35ce88bf23e9a070b675cc50">  467</a></span>&#160;<span class="preprocessor">#define DSI_IER0_AE6IE                  (1 &lt;&lt; 6)</span></div><div class="line"><a name="l00468"></a><span class="lineno"><a class="line" href="group__dsi__defines.html#ga73b48859155920f98c1e221d2a0b9df2">  468</a></span>&#160;<span class="preprocessor">#define DSI_IER0_AE5IE                  (1 &lt;&lt; 5)</span></div><div class="line"><a name="l00469"></a><span class="lineno"><a class="line" href="group__dsi__defines.html#ga185d2d9468be71c8c85fd7fbd7ce2c9f">  469</a></span>&#160;<span class="preprocessor">#define DSI_IER0_AE4IE                  (1 &lt;&lt; 4)</span></div><div class="line"><a name="l00470"></a><span class="lineno"><a class="line" href="group__dsi__defines.html#ga1f54a7f345c45129e57843cf9c8abde9">  470</a></span>&#160;<span class="preprocessor">#define DSI_IER0_AE3IE                  (1 &lt;&lt; 3)</span></div><div class="line"><a name="l00471"></a><span class="lineno"><a class="line" href="group__dsi__defines.html#ga1f9ef96395bf6182c988a7651cd05921">  471</a></span>&#160;<span class="preprocessor">#define DSI_IER0_AE2IE                  (1 &lt;&lt; 2)</span></div><div class="line"><a name="l00472"></a><span class="lineno"><a class="line" href="group__dsi__defines.html#ga1c907c6bfda60cb39b78a3e2ed0e6e0b">  472</a></span>&#160;<span class="preprocessor">#define DSI_IER0_AE1IE                  (1 &lt;&lt; 1)</span></div><div class="line"><a name="l00473"></a><span class="lineno"><a class="line" href="group__dsi__defines.html#ga902aca207c33de2be1b71ed1bd8c5b70">  473</a></span>&#160;<span class="preprocessor">#define DSI_IER0_AE0IE                  (1 &lt;&lt; 0)</span></div><div class="line"><a name="l00474"></a><span class="lineno">  474</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00475"></a><span class="lineno">  475</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l00476"></a><span class="lineno">  476</span>&#160;<span class="comment"> * DSI Host Interrupt Enable Register 1</span></div><div class="line"><a name="l00477"></a><span class="lineno">  477</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00478"></a><span class="lineno"><a class="line" href="group__dsi__defines.html#ga3a6d5725914d6a3d05f17aadb22a9472">  478</a></span>&#160;<span class="preprocessor">#define DSI_IER1                        MMIO32(DSI_BASE + 0xC8U)</span></div><div class="line"><a name="l00479"></a><span class="lineno"><a class="line" href="group__dsi__defines.html#gadf8c4d408f41a88bb242018ea5b1e03f">  479</a></span>&#160;<span class="preprocessor">#define DSI_IER1_GPRXEIE                (1 &lt;&lt; 12)</span></div><div class="line"><a name="l00480"></a><span class="lineno"><a class="line" href="group__dsi__defines.html#gaea8047b9a19ce117f7b231432e0da7f0">  480</a></span>&#160;<span class="preprocessor">#define DSI_IER1_GPRDEIE                (1 &lt;&lt; 11)</span></div><div class="line"><a name="l00481"></a><span class="lineno"><a class="line" href="group__dsi__defines.html#gae184bf700a97659cbd3336457352ea8e">  481</a></span>&#160;<span class="preprocessor">#define DSI_IER1_GPTXEIE                (1 &lt;&lt; 10)</span></div><div class="line"><a name="l00482"></a><span class="lineno"><a class="line" href="group__dsi__defines.html#gac23567b07272010f0b1fd150f3bad934">  482</a></span>&#160;<span class="preprocessor">#define DSI_IER1_GPWREIE                (1 &lt;&lt; 9)</span></div><div class="line"><a name="l00483"></a><span class="lineno"><a class="line" href="group__dsi__defines.html#ga8171764932af6119b00a6a8e679a29ff">  483</a></span>&#160;<span class="preprocessor">#define DSI_IER1_GCWREIE                (1 &lt;&lt; 8)</span></div><div class="line"><a name="l00484"></a><span class="lineno"><a class="line" href="group__dsi__defines.html#gad5806637c13c2b399960dfb64a36ebef">  484</a></span>&#160;<span class="preprocessor">#define DSI_IER1_LPWREIE                (1 &lt;&lt; 7)</span></div><div class="line"><a name="l00485"></a><span class="lineno"><a class="line" href="group__dsi__defines.html#ga93ebd7565a18c4f263074090e3e8824a">  485</a></span>&#160;<span class="preprocessor">#define DSI_IER1_EOTPEIE                (1 &lt;&lt; 6)</span></div><div class="line"><a name="l00486"></a><span class="lineno"><a class="line" href="group__dsi__defines.html#ga4d0b1edecb0dc890182a1e0405bb08d6">  486</a></span>&#160;<span class="preprocessor">#define DSI_IER1_PSEIE                  (1 &lt;&lt; 5)</span></div><div class="line"><a name="l00487"></a><span class="lineno"><a class="line" href="group__dsi__defines.html#ga167d4dc0552e907e7f7dbe2706534c7a">  487</a></span>&#160;<span class="preprocessor">#define DSI_IER1_CRCEIE                 (1 &lt;&lt; 4)</span></div><div class="line"><a name="l00488"></a><span class="lineno"><a class="line" href="group__dsi__defines.html#ga0dc9fea1a138c0c9de8de91ac73a43c0">  488</a></span>&#160;<span class="preprocessor">#define DSI_IER1_ECCMEIE                (1 &lt;&lt; 3)</span></div><div class="line"><a name="l00489"></a><span class="lineno"><a class="line" href="group__dsi__defines.html#ga1b2c84cd8cc67f7370a015f83603206e">  489</a></span>&#160;<span class="preprocessor">#define DSI_IER1_ECCSEIE                (1 &lt;&lt; 2)</span></div><div class="line"><a name="l00490"></a><span class="lineno"><a class="line" href="group__dsi__defines.html#ga95c2e55d790a72083de329c86c254874">  490</a></span>&#160;<span class="preprocessor">#define DSI_IER1_TOLPRXIE               (1 &lt;&lt; 1)</span></div><div class="line"><a name="l00491"></a><span class="lineno"><a class="line" href="group__dsi__defines.html#ga9b38d22252c9a4c999e0a64196e611c2">  491</a></span>&#160;<span class="preprocessor">#define DSI_IER1_TOHSTXIE               (1 &lt;&lt; 0)</span></div><div class="line"><a name="l00492"></a><span class="lineno">  492</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00493"></a><span class="lineno">  493</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l00494"></a><span class="lineno">  494</span>&#160;<span class="comment"> * DSI Host Force Interrupt Register 0</span></div><div class="line"><a name="l00495"></a><span class="lineno">  495</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00496"></a><span class="lineno"><a class="line" href="group__dsi__defines.html#ga37ec76efbaf2bc932e4e519fe79827ea">  496</a></span>&#160;<span class="preprocessor">#define DSI_FIR0                        MMIO32(DSI_BASE + 0xD8U)</span></div><div class="line"><a name="l00497"></a><span class="lineno"><a class="line" href="group__dsi__defines.html#gabf13c9c547cad26f8c394ec168db3990">  497</a></span>&#160;<span class="preprocessor">#define DSI_FIR0_FPE4                   (1 &lt;&lt; 20)</span></div><div class="line"><a name="l00498"></a><span class="lineno"><a class="line" href="group__dsi__defines.html#ga9c5494a01837773da0f4c12021334d63">  498</a></span>&#160;<span class="preprocessor">#define DSI_FIR0_FPE3                   (1 &lt;&lt; 19)</span></div><div class="line"><a name="l00499"></a><span class="lineno"><a class="line" href="group__dsi__defines.html#gac556248da013a5af5e43077f4cf676dd">  499</a></span>&#160;<span class="preprocessor">#define DSI_FIR0_FPE2                   (1 &lt;&lt; 18)</span></div><div class="line"><a name="l00500"></a><span class="lineno"><a class="line" href="group__dsi__defines.html#gaf67bcdd3a9b6ba03baae66814f736474">  500</a></span>&#160;<span class="preprocessor">#define DSI_FIR0_FPE1                   (1 &lt;&lt; 17)</span></div><div class="line"><a name="l00501"></a><span class="lineno"><a class="line" href="group__dsi__defines.html#gafbbcedf50ee001c1193cd112a955bac9">  501</a></span>&#160;<span class="preprocessor">#define DSI_FIR0_FPE0                   (1 &lt;&lt; 16)</span></div><div class="line"><a name="l00502"></a><span class="lineno"><a class="line" href="group__dsi__defines.html#ga6af71644ac766640c3aff23fa3fdab30">  502</a></span>&#160;<span class="preprocessor">#define DSI_FIR0_FAE15                  (1 &lt;&lt; 15)</span></div><div class="line"><a name="l00503"></a><span class="lineno"><a class="line" href="group__dsi__defines.html#ga0f48ff3b97ceec852eddeee300655baa">  503</a></span>&#160;<span class="preprocessor">#define DSI_FIR0_FAE14                  (1 &lt;&lt; 14)</span></div><div class="line"><a name="l00504"></a><span class="lineno"><a class="line" href="group__dsi__defines.html#ga31d34809bb78b992ed6e6727f437b6ff">  504</a></span>&#160;<span class="preprocessor">#define DSI_FIR0_FAE13                  (1 &lt;&lt; 13)</span></div><div class="line"><a name="l00505"></a><span class="lineno"><a class="line" href="group__dsi__defines.html#gacf13b6ebc888ba8bc88e4f99d4bbe245">  505</a></span>&#160;<span class="preprocessor">#define DSI_FIR0_FAE12                  (1 &lt;&lt; 12)</span></div><div class="line"><a name="l00506"></a><span class="lineno"><a class="line" href="group__dsi__defines.html#ga5afa13dffe8d187e51b12ab43fa515d6">  506</a></span>&#160;<span class="preprocessor">#define DSI_FIR0_FAE11                  (1 &lt;&lt; 11)</span></div><div class="line"><a name="l00507"></a><span class="lineno"><a class="line" href="group__dsi__defines.html#gaceb753932ca6786399a2d461cf3b6722">  507</a></span>&#160;<span class="preprocessor">#define DSI_FIR0_FAE10                  (1 &lt;&lt; 10)</span></div><div class="line"><a name="l00508"></a><span class="lineno"><a class="line" href="group__dsi__defines.html#gaa5224a7448af6576200df44c77d7e814">  508</a></span>&#160;<span class="preprocessor">#define DSI_FIR0_FAE9                   (1 &lt;&lt; 9)</span></div><div class="line"><a name="l00509"></a><span class="lineno"><a class="line" href="group__dsi__defines.html#ga66f94d7776ab12c9d807ba50bc394a16">  509</a></span>&#160;<span class="preprocessor">#define DSI_FIR0_FAE8                   (1 &lt;&lt; 8)</span></div><div class="line"><a name="l00510"></a><span class="lineno"><a class="line" href="group__dsi__defines.html#gaa8a768e31af9238093464a7f4a1e9f4d">  510</a></span>&#160;<span class="preprocessor">#define DSI_FIR0_FAE7                   (1 &lt;&lt; 7)</span></div><div class="line"><a name="l00511"></a><span class="lineno"><a class="line" href="group__dsi__defines.html#gaac29bcc1d0cbb93198c4444b8e937b0b">  511</a></span>&#160;<span class="preprocessor">#define DSI_FIR0_FAE6                   (1 &lt;&lt; 6)</span></div><div class="line"><a name="l00512"></a><span class="lineno"><a class="line" href="group__dsi__defines.html#ga3253fbfac4f2cd3174260fd4b37612f2">  512</a></span>&#160;<span class="preprocessor">#define DSI_FIR0_FAE5                   (1 &lt;&lt; 5)</span></div><div class="line"><a name="l00513"></a><span class="lineno"><a class="line" href="group__dsi__defines.html#gaa744df999c45b2d8acd36e4dd857cacc">  513</a></span>&#160;<span class="preprocessor">#define DSI_FIR0_FAE4                   (1 &lt;&lt; 4)</span></div><div class="line"><a name="l00514"></a><span class="lineno"><a class="line" href="group__dsi__defines.html#gae7bf454a80c591816dbc4b30ecbff43b">  514</a></span>&#160;<span class="preprocessor">#define DSI_FIR0_FAE3                   (1 &lt;&lt; 3)</span></div><div class="line"><a name="l00515"></a><span class="lineno"><a class="line" href="group__dsi__defines.html#ga5a5025e884ac5343326045862846e226">  515</a></span>&#160;<span class="preprocessor">#define DSI_FIR0_FAE2                   (1 &lt;&lt; 2)</span></div><div class="line"><a name="l00516"></a><span class="lineno"><a class="line" href="group__dsi__defines.html#gaa4d631cb62358ce75accc065cb9925c0">  516</a></span>&#160;<span class="preprocessor">#define DSI_FIR0_FAE1                   (1 &lt;&lt; 1)</span></div><div class="line"><a name="l00517"></a><span class="lineno"><a class="line" href="group__dsi__defines.html#ga966efd5645411e85c24e9f99e65580af">  517</a></span>&#160;<span class="preprocessor">#define DSI_FIR0_FAE0                   (1 &lt;&lt; 0)</span></div><div class="line"><a name="l00518"></a><span class="lineno">  518</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00519"></a><span class="lineno">  519</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l00520"></a><span class="lineno">  520</span>&#160;<span class="comment"> * DSI Host Force Interrupt Register 1</span></div><div class="line"><a name="l00521"></a><span class="lineno">  521</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00522"></a><span class="lineno"><a class="line" href="group__dsi__defines.html#ga6c0b74a2da3479292c06e176f81eb720">  522</a></span>&#160;<span class="preprocessor">#define DSI_FIR1                        MMIO32(DSI_BASE + 0xDCU)</span></div><div class="line"><a name="l00523"></a><span class="lineno"><a class="line" href="group__dsi__defines.html#ga236e270550977bb3e04ede1c85392ff0">  523</a></span>&#160;<span class="preprocessor">#define DSI_FIR1_FGPRXE                 (1 &lt;&lt; 12)</span></div><div class="line"><a name="l00524"></a><span class="lineno"><a class="line" href="group__dsi__defines.html#ga2b7c5eb36b021f4ea8de6f64c0c5c95b">  524</a></span>&#160;<span class="preprocessor">#define DSI_FIR1_FGPRDE                 (1 &lt;&lt; 11)</span></div><div class="line"><a name="l00525"></a><span class="lineno"><a class="line" href="group__dsi__defines.html#gae98523dbe3e7460e6a5fac27e855278d">  525</a></span>&#160;<span class="preprocessor">#define DSI_FIR1_FGPTXE                 (1 &lt;&lt; 10)</span></div><div class="line"><a name="l00526"></a><span class="lineno"><a class="line" href="group__dsi__defines.html#gaf07ba0f73612ba1a8392743c01bf6061">  526</a></span>&#160;<span class="preprocessor">#define DSI_FIR1_FGPWRE                 (1 &lt;&lt; 9)</span></div><div class="line"><a name="l00527"></a><span class="lineno"><a class="line" href="group__dsi__defines.html#gaf0164329d308aa3b2c65c711a80daf1e">  527</a></span>&#160;<span class="preprocessor">#define DSI_FIR1_FGCWRE                 (1 &lt;&lt; 8)</span></div><div class="line"><a name="l00528"></a><span class="lineno"><a class="line" href="group__dsi__defines.html#ga0c0045a827a93c69de50bb6e782c7045">  528</a></span>&#160;<span class="preprocessor">#define DSI_FIR1_FLPWRE                 (1 &lt;&lt; 7)</span></div><div class="line"><a name="l00529"></a><span class="lineno"><a class="line" href="group__dsi__defines.html#gad990c6c8a5bcda7fa56e39723425f901">  529</a></span>&#160;<span class="preprocessor">#define DSI_FIR1_FEOTPE                 (1 &lt;&lt; 6)</span></div><div class="line"><a name="l00530"></a><span class="lineno"><a class="line" href="group__dsi__defines.html#ga3182d2ef179420c1a53c285ddd7c9c5b">  530</a></span>&#160;<span class="preprocessor">#define DSI_FIR1_FPSE                   (1 &lt;&lt; 5)</span></div><div class="line"><a name="l00531"></a><span class="lineno"><a class="line" href="group__dsi__defines.html#gaa87beb7f82a2f16d037d074342a48286">  531</a></span>&#160;<span class="preprocessor">#define DSI_FIR1_FCRCE                  (1 &lt;&lt; 4)</span></div><div class="line"><a name="l00532"></a><span class="lineno"><a class="line" href="group__dsi__defines.html#ga8dc5b206bd6b13f41274a837e0ee4e0d">  532</a></span>&#160;<span class="preprocessor">#define DSI_FIR1_FECCME                 (1 &lt;&lt; 3)</span></div><div class="line"><a name="l00533"></a><span class="lineno"><a class="line" href="group__dsi__defines.html#ga6ede48129d86d7b3015e12ca81275de6">  533</a></span>&#160;<span class="preprocessor">#define DSI_FIR1_FECCSE                 (1 &lt;&lt; 2)</span></div><div class="line"><a name="l00534"></a><span class="lineno"><a class="line" href="group__dsi__defines.html#ga5a35afc9ab3dc15a39452647643c2720">  534</a></span>&#160;<span class="preprocessor">#define DSI_FIR1_FTOLPRX                (1 &lt;&lt; 1)</span></div><div class="line"><a name="l00535"></a><span class="lineno"><a class="line" href="group__dsi__defines.html#ga69cc20e1336d31881f98b20b7d50c958">  535</a></span>&#160;<span class="preprocessor">#define DSI_FIR1_FTOHSTX                (1 &lt;&lt; 0)</span></div><div class="line"><a name="l00536"></a><span class="lineno">  536</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00537"></a><span class="lineno">  537</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l00538"></a><span class="lineno">  538</span>&#160;<span class="comment"> * DSI Host Video Shadow Control Register</span></div><div class="line"><a name="l00539"></a><span class="lineno">  539</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00540"></a><span class="lineno"><a class="line" href="group__dsi__defines.html#gafd788a9dbe5c8d5a8042b6f141933b11">  540</a></span>&#160;<span class="preprocessor">#define DSI_VSCR                        MMIO32(DSI_BASE + 0x100U)</span></div><div class="line"><a name="l00541"></a><span class="lineno"><a class="line" href="group__dsi__defines.html#ga320300f1000a330a1e407451c24c73c2">  541</a></span>&#160;<span class="preprocessor">#define DSI_VSCR_UR                     (1 &lt;&lt; 8)</span></div><div class="line"><a name="l00542"></a><span class="lineno"><a class="line" href="group__dsi__defines.html#gab6e966ef131036dc5d67b4352d094530">  542</a></span>&#160;<span class="preprocessor">#define DSI_VSCR_EN                     (1 &lt;&lt; 0)</span></div><div class="line"><a name="l00543"></a><span class="lineno">  543</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00544"></a><span class="lineno">  544</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l00545"></a><span class="lineno">  545</span>&#160;<span class="comment"> * DSI Host LTDC Current VCID Register</span></div><div class="line"><a name="l00546"></a><span class="lineno">  546</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00547"></a><span class="lineno"><a class="line" href="group__dsi__defines.html#ga48778527de8d0f24ef9b50fab325b373">  547</a></span>&#160;<span class="preprocessor">#define DSI_LCVCIDR                     MMIO32(DSI_BASE + 0x10CU)</span></div><div class="line"><a name="l00548"></a><span class="lineno"><a class="line" href="group__dsi__defines.html#ga0b4ce4c415c1072b86f118ffa6477dd9">  548</a></span>&#160;<span class="preprocessor">#define DSI_LCVCIDR_VCID_SHIFT          0</span></div><div class="line"><a name="l00549"></a><span class="lineno"><a class="line" href="group__dsi__defines.html#ga926a014188c59b47e7af31d3334fb086">  549</a></span>&#160;<span class="preprocessor">#define DSI_LCVCIDR_VCID_MASK           0x3</span></div><div class="line"><a name="l00550"></a><span class="lineno">  550</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00551"></a><span class="lineno">  551</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l00552"></a><span class="lineno">  552</span>&#160;<span class="comment"> * DSI Host LTCD Current Color Coding Register</span></div><div class="line"><a name="l00553"></a><span class="lineno">  553</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00554"></a><span class="lineno"><a class="line" href="group__dsi__defines.html#ga5528b65bcc51fed8ed0b8d02c56bb14f">  554</a></span>&#160;<span class="preprocessor">#define DSI_LCCCR                       MMIO32(DSI_BASE + 0x110U)</span></div><div class="line"><a name="l00555"></a><span class="lineno"><a class="line" href="group__dsi__defines.html#ga98cc73d68df64cef542f378cba18bd3f">  555</a></span>&#160;<span class="preprocessor">#define DSI_LCCR_LPE                    (1 &lt;&lt; 8)</span></div><div class="line"><a name="l00556"></a><span class="lineno"><a class="line" href="group__dsi__defines.html#gacb2bfb4e01d2dc14d866c08503e3532d">  556</a></span>&#160;<span class="preprocessor">#define DSI_LCCR_COLC_SHIFT             0</span></div><div class="line"><a name="l00557"></a><span class="lineno"><a class="line" href="group__dsi__defines.html#ga48b498f4f7f09c73ae2c2c493172a7e9">  557</a></span>&#160;<span class="preprocessor">#define DSI_LCCR_COLC_MASK              0xf</span></div><div class="line"><a name="l00558"></a><span class="lineno">  558</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00559"></a><span class="lineno">  559</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l00560"></a><span class="lineno">  560</span>&#160;<span class="comment"> * DSI Host Low-power mode Current Configuration Register</span></div><div class="line"><a name="l00561"></a><span class="lineno">  561</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00562"></a><span class="lineno"><a class="line" href="group__dsi__defines.html#ga67658fadc5340a28d5e799f1eeb2eb29">  562</a></span>&#160;<span class="preprocessor">#define DSI_LPMCCR                      MMIO32(DSI_BASE + 0x118U)</span></div><div class="line"><a name="l00563"></a><span class="lineno"><a class="line" href="group__dsi__defines.html#gacdcf9d2f56172ae06a6904364461791a">  563</a></span>&#160;<span class="preprocessor">#define DSI_LPMCCR_LPSIZE_SHIFT         16</span></div><div class="line"><a name="l00564"></a><span class="lineno"><a class="line" href="group__dsi__defines.html#ga45f921ed58f98906c0e2dd98d3587f4f">  564</a></span>&#160;<span class="preprocessor">#define DSI_LPMCCR_LPSIZE_MASK          0xff</span></div><div class="line"><a name="l00565"></a><span class="lineno"><a class="line" href="group__dsi__defines.html#ga10405dface28afbc2e3002a16f6a5548">  565</a></span>&#160;<span class="preprocessor">#define DSI_LPMCCR_VLPSIZE_SHIFT        0</span></div><div class="line"><a name="l00566"></a><span class="lineno"><a class="line" href="group__dsi__defines.html#ga1c64765ab01e4f6e659cf129e011dfaf">  566</a></span>&#160;<span class="preprocessor">#define DSI_LPMCCR_VLPSIZE_MASK         0xff</span></div><div class="line"><a name="l00567"></a><span class="lineno">  567</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00568"></a><span class="lineno">  568</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l00569"></a><span class="lineno">  569</span>&#160;<span class="comment"> * DSI Host Video mode Current Configuration Register</span></div><div class="line"><a name="l00570"></a><span class="lineno">  570</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00571"></a><span class="lineno"><a class="line" href="group__dsi__defines.html#gafe4a392cfe23819cb47073c88f03c585">  571</a></span>&#160;<span class="preprocessor">#define DSI_VMCCR                       MMIO32(DSI_BASE + 0x138U)</span></div><div class="line"><a name="l00572"></a><span class="lineno"><a class="line" href="group__dsi__defines.html#ga95e91c4d2a578158bcb39c20a7c716c6">  572</a></span>&#160;<span class="preprocessor">#define DSI_VMCCR_LPCE                  (1 &lt;&lt; 9)</span></div><div class="line"><a name="l00573"></a><span class="lineno"><a class="line" href="group__dsi__defines.html#ga2e95fcdf5855e5996d7b4c0c14f063c0">  573</a></span>&#160;<span class="preprocessor">#define DSI_VMCCR_FBTAAE                (1 &lt;&lt; 8)</span></div><div class="line"><a name="l00574"></a><span class="lineno"><a class="line" href="group__dsi__defines.html#gacb130069d48e6ce315dbf50e9534f9c2">  574</a></span>&#160;<span class="preprocessor">#define DSI_VMCCR_LPHFE                 (1 &lt;&lt; 7)</span></div><div class="line"><a name="l00575"></a><span class="lineno"><a class="line" href="group__dsi__defines.html#gaed3aea90e87531af13ac9292d908a132">  575</a></span>&#160;<span class="preprocessor">#define DSI_VMCCR_LPHBPE                (1 &lt;&lt; 6)</span></div><div class="line"><a name="l00576"></a><span class="lineno"><a class="line" href="group__dsi__defines.html#gabb114bbe4da20c0cafc075bcf92fc228">  576</a></span>&#160;<span class="preprocessor">#define DSI_VMCCR_LPVAE                 (1 &lt;&lt; 5)</span></div><div class="line"><a name="l00577"></a><span class="lineno"><a class="line" href="group__dsi__defines.html#ga04c500f8f281d97b6d7cdfaedf78b6d3">  577</a></span>&#160;<span class="preprocessor">#define DSI_VMCCR_LPVFPE                (1 &lt;&lt; 4)</span></div><div class="line"><a name="l00578"></a><span class="lineno"><a class="line" href="group__dsi__defines.html#ga3cfab883080f6195458f963586a34f8b">  578</a></span>&#160;<span class="preprocessor">#define DSI_VMCCR_LPVBPE                (1 &lt;&lt; 3)</span></div><div class="line"><a name="l00579"></a><span class="lineno"><a class="line" href="group__dsi__defines.html#ga6f1410d129d61c64198a1031ffe59bce">  579</a></span>&#160;<span class="preprocessor">#define DSI_VMCCR_LPVSAE                (1 &lt;&lt; 2)</span></div><div class="line"><a name="l00580"></a><span class="lineno"><a class="line" href="group__dsi__defines.html#ga4802b56e0eaa3e7e85a8f7e5f5f3e187">  580</a></span>&#160;<span class="preprocessor">#define DSI_VMCCR_VMT_SHIFT             0</span></div><div class="line"><a name="l00581"></a><span class="lineno"><a class="line" href="group__dsi__defines.html#gaa4ea06b8f5e8bf7ee71611294c043926">  581</a></span>&#160;<span class="preprocessor">#define DSI_VMCCR_VMT_MASK              0x3</span></div><div class="line"><a name="l00582"></a><span class="lineno">  582</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00583"></a><span class="lineno">  583</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l00584"></a><span class="lineno">  584</span>&#160;<span class="comment"> * DSI Host Video Packet Current Configuration Register</span></div><div class="line"><a name="l00585"></a><span class="lineno">  585</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00586"></a><span class="lineno"><a class="line" href="group__dsi__defines.html#ga1d403c0cab52d0fffebb505c54f5cf8d">  586</a></span>&#160;<span class="preprocessor">#define DSI_VPCCR                       MMIO32(DSI_BASE + 0x13CU)</span></div><div class="line"><a name="l00587"></a><span class="lineno"><a class="line" href="group__dsi__defines.html#ga9d6acfe16c5957e60ff9cbdd508aeb4a">  587</a></span>&#160;<span class="preprocessor">#define DSI_VPCCR_VPSIZE_SHIFT          0</span></div><div class="line"><a name="l00588"></a><span class="lineno"><a class="line" href="group__dsi__defines.html#ga0f923e7842e03bd4d5fdb55fd359b8a1">  588</a></span>&#160;<span class="preprocessor">#define DSI_VPCCR_VPSIZE_MASK           0x3fff</span></div><div class="line"><a name="l00589"></a><span class="lineno">  589</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00590"></a><span class="lineno">  590</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l00591"></a><span class="lineno">  591</span>&#160;<span class="comment"> * DSI Host Video Chunks Current Configuration Register</span></div><div class="line"><a name="l00592"></a><span class="lineno">  592</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00593"></a><span class="lineno"><a class="line" href="group__dsi__defines.html#gae7aa22984ca3b0bfd16afbf45c9577c8">  593</a></span>&#160;<span class="preprocessor">#define DSI_VCCCR                       MMIO32(DSI_BASE + 0x140U)</span></div><div class="line"><a name="l00594"></a><span class="lineno"><a class="line" href="group__dsi__defines.html#ga9a460a56aebe56ea849d4357a2948fc6">  594</a></span>&#160;<span class="preprocessor">#define DSI_VCCCR_NUMC_SHIFT            0</span></div><div class="line"><a name="l00595"></a><span class="lineno"><a class="line" href="group__dsi__defines.html#gabf71e2ea0a1ead2e01929124254ce01b">  595</a></span>&#160;<span class="preprocessor">#define DSI_VCCCR_NUMC_MASK             0x1fff</span></div><div class="line"><a name="l00596"></a><span class="lineno">  596</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00597"></a><span class="lineno">  597</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l00598"></a><span class="lineno">  598</span>&#160;<span class="comment"> * DSI Host Video Null Packet Current Configuration Register</span></div><div class="line"><a name="l00599"></a><span class="lineno">  599</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00600"></a><span class="lineno"><a class="line" href="group__dsi__defines.html#ga1938a3033852cbb4437ae4802b303d7e">  600</a></span>&#160;<span class="preprocessor">#define DSI_VNPCCR                      MMIO32(DSI_BASE + 0x144U)</span></div><div class="line"><a name="l00601"></a><span class="lineno"><a class="line" href="group__dsi__defines.html#ga2c2451dfb50814a43219a8aaa43e6c39">  601</a></span>&#160;<span class="preprocessor">#define DSI_VNPCCR_NPSIZE_SHIFT         0</span></div><div class="line"><a name="l00602"></a><span class="lineno"><a class="line" href="group__dsi__defines.html#gad3fbed1e35257da4c4a652e73c1bcfca">  602</a></span>&#160;<span class="preprocessor">#define DSI_VNPCCR_NPSIZE_MASK          0x1fff</span></div><div class="line"><a name="l00603"></a><span class="lineno">  603</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00604"></a><span class="lineno">  604</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l00605"></a><span class="lineno">  605</span>&#160;<span class="comment"> * DSI Host Video HSA Current Configuration Register</span></div><div class="line"><a name="l00606"></a><span class="lineno">  606</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00607"></a><span class="lineno"><a class="line" href="group__dsi__defines.html#gaa04fc25ae825ceffc8a385e5421b161f">  607</a></span>&#160;<span class="preprocessor">#define DSI_VHSACCR                     MMIO32(DSI_BASE + 0x148U)</span></div><div class="line"><a name="l00608"></a><span class="lineno"><a class="line" href="group__dsi__defines.html#ga1aaa9ed9625f203ab05f38aa1b064e24">  608</a></span>&#160;<span class="preprocessor">#define DSI_VHSACCR_HSA_SHIFT           0</span></div><div class="line"><a name="l00609"></a><span class="lineno"><a class="line" href="group__dsi__defines.html#ga7c86c4196d41ea641556719ebe1a2735">  609</a></span>&#160;<span class="preprocessor">#define DSI_VHSACCR_HSA_MASK            0xfff</span></div><div class="line"><a name="l00610"></a><span class="lineno">  610</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00611"></a><span class="lineno">  611</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l00612"></a><span class="lineno">  612</span>&#160;<span class="comment"> * DSI Host Video HBP Current Configuration Register</span></div><div class="line"><a name="l00613"></a><span class="lineno">  613</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00614"></a><span class="lineno"><a class="line" href="group__dsi__defines.html#ga3811f1236861c834d3d95cd3f1fd3e9a">  614</a></span>&#160;<span class="preprocessor">#define DSI_VHBPCCR                     MMIO32(DSI_BASE + 0x14CU)</span></div><div class="line"><a name="l00615"></a><span class="lineno"><a class="line" href="group__dsi__defines.html#ga311050eb71b9dbe3580d277e6b267a01">  615</a></span>&#160;<span class="preprocessor">#define DSI_VHBPCCR_HBP_SHIFT           0</span></div><div class="line"><a name="l00616"></a><span class="lineno"><a class="line" href="group__dsi__defines.html#ga85484c0599aa257ab8fb4bc9bde5531f">  616</a></span>&#160;<span class="preprocessor">#define DSI_VHBPCCR_HBP_MASK            0xfff</span></div><div class="line"><a name="l00617"></a><span class="lineno">  617</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00618"></a><span class="lineno">  618</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l00619"></a><span class="lineno">  619</span>&#160;<span class="comment"> * DSI Host Video Line Current Configuration Register</span></div><div class="line"><a name="l00620"></a><span class="lineno">  620</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00621"></a><span class="lineno"><a class="line" href="group__dsi__defines.html#gaa9eeeaff7a74f5131f660a10e907c64a">  621</a></span>&#160;<span class="preprocessor">#define DSI_VLCCR                       MMIO32(DSI_BASE + 0x150U)</span></div><div class="line"><a name="l00622"></a><span class="lineno"><a class="line" href="group__dsi__defines.html#gac654b5fb26d35bf0d426c849637c1feb">  622</a></span>&#160;<span class="preprocessor">#define DSI_VLCCR_HLINE_SHIFT           0</span></div><div class="line"><a name="l00623"></a><span class="lineno"><a class="line" href="group__dsi__defines.html#ga030ca28228e244594624db6d7352d851">  623</a></span>&#160;<span class="preprocessor">#define DSI_VLCCR_HLINE_MASK            0x7fff</span></div><div class="line"><a name="l00624"></a><span class="lineno">  624</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00625"></a><span class="lineno">  625</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l00626"></a><span class="lineno">  626</span>&#160;<span class="comment"> * DSI Host Video VSA Current Configuration Register</span></div><div class="line"><a name="l00627"></a><span class="lineno">  627</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00628"></a><span class="lineno"><a class="line" href="group__dsi__defines.html#gab7b0bbcd79f84af5e0b09a354224946a">  628</a></span>&#160;<span class="preprocessor">#define DSI_VVSACCR                     MMIO32(DSI_BASE + 0x154U)</span></div><div class="line"><a name="l00629"></a><span class="lineno"><a class="line" href="group__dsi__defines.html#gab4b8f0952bfd4ac21f14b4bb07d85188">  629</a></span>&#160;<span class="preprocessor">#define DSI_VVSACCR_VSA_SHIFT           0</span></div><div class="line"><a name="l00630"></a><span class="lineno"><a class="line" href="group__dsi__defines.html#gab240d9f5396c484f6ead4bd1ab6c6e18">  630</a></span>&#160;<span class="preprocessor">#define DSI_VVSACCR_VSA_MASK            0x3ff</span></div><div class="line"><a name="l00631"></a><span class="lineno">  631</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00632"></a><span class="lineno">  632</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l00633"></a><span class="lineno">  633</span>&#160;<span class="comment"> * DSI Host Video VBP Current Configuration Register</span></div><div class="line"><a name="l00634"></a><span class="lineno">  634</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00635"></a><span class="lineno"><a class="line" href="group__dsi__defines.html#ga9f3ddf2772cc759726c1859ec7856413">  635</a></span>&#160;<span class="preprocessor">#define DSI_VVBPCCR                     MMIO32(DSI_BASE + 0x0158U)</span></div><div class="line"><a name="l00636"></a><span class="lineno"><a class="line" href="group__dsi__defines.html#gafa929f36ce07617d70d2e970ffa80959">  636</a></span>&#160;<span class="preprocessor">#define DSI_VVBPCCR_VBP_SHIFT           0</span></div><div class="line"><a name="l00637"></a><span class="lineno"><a class="line" href="group__dsi__defines.html#ga8a1d3a60c54c4fee7dc2430056b442b3">  637</a></span>&#160;<span class="preprocessor">#define DSI_VVBPCCR_VBP_MAST            0x3ff</span></div><div class="line"><a name="l00638"></a><span class="lineno">  638</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00639"></a><span class="lineno">  639</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l00640"></a><span class="lineno">  640</span>&#160;<span class="comment"> * DSI Host Video VFP Current Configuration Register</span></div><div class="line"><a name="l00641"></a><span class="lineno">  641</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00642"></a><span class="lineno"><a class="line" href="group__dsi__defines.html#ga6a951c5ba15f7f2d28f72bf9639351dd">  642</a></span>&#160;<span class="preprocessor">#define DSI_VVFPCCR                     MMIO32(DSI_BASE + 0x15CU)</span></div><div class="line"><a name="l00643"></a><span class="lineno"><a class="line" href="group__dsi__defines.html#gaf57327e2d84d482d9f30eeac9109279a">  643</a></span>&#160;<span class="preprocessor">#define DSI_VVFPCCR_VFP_SHIFT           0</span></div><div class="line"><a name="l00644"></a><span class="lineno"><a class="line" href="group__dsi__defines.html#gab3c60662f932da98826ab4519c4006b9">  644</a></span>&#160;<span class="preprocessor">#define DSI_VVFPCCR_VFP_MASK            0x3ff</span></div><div class="line"><a name="l00645"></a><span class="lineno">  645</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00646"></a><span class="lineno">  646</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l00647"></a><span class="lineno">  647</span>&#160;<span class="comment"> * DSI Host Video VA Current Configuration Register</span></div><div class="line"><a name="l00648"></a><span class="lineno">  648</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00649"></a><span class="lineno"><a class="line" href="group__dsi__defines.html#ga83b9030cb9b4aa188df04683eee167cc">  649</a></span>&#160;<span class="preprocessor">#define DSI_VVACCR                      MMIO32(DSI_BASE + 0x160U)</span></div><div class="line"><a name="l00650"></a><span class="lineno"><a class="line" href="group__dsi__defines.html#ga895b72b2a0f52f038a9a53420dc81e8f">  650</a></span>&#160;<span class="preprocessor">#define DSI_VVACCR_VA_SHIFT             0</span></div><div class="line"><a name="l00651"></a><span class="lineno"><a class="line" href="group__dsi__defines.html#gac078e6d08067a63a53a39e9add9451f6">  651</a></span>&#160;<span class="preprocessor">#define DSI_VVACCR_VA_MASK              0x3fff</span></div><div class="line"><a name="l00652"></a><span class="lineno">  652</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00653"></a><span class="lineno">  653</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l00654"></a><span class="lineno">  654</span>&#160;<span class="comment"> * DSI Wrapper Configuration Register</span></div><div class="line"><a name="l00655"></a><span class="lineno">  655</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00656"></a><span class="lineno"><a class="line" href="group__dsi__defines.html#ga352f8ccb990cff1780e2d140f373a65b">  656</a></span>&#160;<span class="preprocessor">#define DSI_WCFGR                       MMIO32(DSI_BASE + 0x400U)</span></div><div class="line"><a name="l00657"></a><span class="lineno"><a class="line" href="group__dsi__defines.html#ga9eebbf467dc79404f30599e96583df10">  657</a></span>&#160;<span class="preprocessor">#define DSI_WCFGR_VSPOL                 (1 &lt;&lt; 7)</span></div><div class="line"><a name="l00658"></a><span class="lineno"><a class="line" href="group__dsi__defines.html#gaeb0b204cc00e063cb458a4f120b4e438">  658</a></span>&#160;<span class="preprocessor">#define DSI_WCFGR_AR                    (1 &lt;&lt; 6)</span></div><div class="line"><a name="l00659"></a><span class="lineno"><a class="line" href="group__dsi__defines.html#ga6a072a54fe0f7d5902f461a169a79364">  659</a></span>&#160;<span class="preprocessor">#define DSI_WCFGR_TEPOL                 (1 &lt;&lt; 5)</span></div><div class="line"><a name="l00660"></a><span class="lineno"><a class="line" href="group__dsi__defines.html#ga8324bec90e6d5b151d9db4b5c302e55b">  660</a></span>&#160;<span class="preprocessor">#define DSI_WCFGR_TESRC                 (1 &lt;&lt; 4)</span></div><div class="line"><a name="l00661"></a><span class="lineno"><a class="line" href="group__dsi__defines.html#gaf5fe823072ab7634a50a20b7d70ea845">  661</a></span>&#160;<span class="preprocessor">#define DSI_WCFGR_COLMUX_SHIFT          1</span></div><div class="line"><a name="l00662"></a><span class="lineno"><a class="line" href="group__dsi__defines.html#gae6013183be3e92f530a42b170f4392f6">  662</a></span>&#160;<span class="preprocessor">#define DSI_WCFGR_COLMUX_MASK           7</span></div><div class="line"><a name="l00663"></a><span class="lineno"><a class="line" href="group__dsi__defines.html#gadab6a6ad815e53905bb24dc386b10343">  663</a></span>&#160;<span class="preprocessor">#define DSI_WCFGR_DSIM                  (1 &lt;&lt; 0)</span></div><div class="line"><a name="l00664"></a><span class="lineno">  664</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00665"></a><span class="lineno">  665</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l00666"></a><span class="lineno">  666</span>&#160;<span class="comment"> * DSI Wrapper Control Register</span></div><div class="line"><a name="l00667"></a><span class="lineno">  667</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00668"></a><span class="lineno"><a class="line" href="group__dsi__defines.html#gae40a7b8cbb8b805968ecd6f3be1d1884">  668</a></span>&#160;<span class="preprocessor">#define DSI_WCR                         MMIO32(DSI_BASE + 0x404U)</span></div><div class="line"><a name="l00669"></a><span class="lineno"><a class="line" href="group__dsi__defines.html#ga4f8370f2494d02034c4f9804b016669f">  669</a></span>&#160;<span class="preprocessor">#define DSI_WCR_DSIEN                   (1 &lt;&lt; 3)</span></div><div class="line"><a name="l00670"></a><span class="lineno"><a class="line" href="group__dsi__defines.html#gad51879d59c9b70933cfd38d61cbe3d32">  670</a></span>&#160;<span class="preprocessor">#define DSI_WCR_LTDCEN                  (1 &lt;&lt; 2)</span></div><div class="line"><a name="l00671"></a><span class="lineno"><a class="line" href="group__dsi__defines.html#ga47b414720c442a5a655ede13e470102e">  671</a></span>&#160;<span class="preprocessor">#define DSI_WCR_SHTDN                   (1 &lt;&lt; 1)</span></div><div class="line"><a name="l00672"></a><span class="lineno"><a class="line" href="group__dsi__defines.html#ga57dc4ae086899cdff06c1d15db5d5982">  672</a></span>&#160;<span class="preprocessor">#define DSI_SCR_COLM                    (1 &lt;&lt; 0)</span></div><div class="line"><a name="l00673"></a><span class="lineno">  673</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00674"></a><span class="lineno">  674</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l00675"></a><span class="lineno">  675</span>&#160;<span class="comment"> * DSI Wrapper Interrupt Enable Register</span></div><div class="line"><a name="l00676"></a><span class="lineno">  676</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00677"></a><span class="lineno"><a class="line" href="group__dsi__defines.html#ga38b5b37a55ce0fe40cd698b6d55aa945">  677</a></span>&#160;<span class="preprocessor">#define DSI_WIER                        MMIO32(DSI_BASE + 0x408U)</span></div><div class="line"><a name="l00678"></a><span class="lineno"><a class="line" href="group__dsi__defines.html#gac7ebae6bbef11ce454276f8bce935267">  678</a></span>&#160;<span class="preprocessor">#define DSI_WIER_RRIE                   (1 &lt;&lt; 13)</span></div><div class="line"><a name="l00679"></a><span class="lineno"><a class="line" href="group__dsi__defines.html#gaf849992d702307b3c87aec3179743165">  679</a></span>&#160;<span class="preprocessor">#define DSI_WIER_PLLUIE                 (1 &lt;&lt; 10)</span></div><div class="line"><a name="l00680"></a><span class="lineno"><a class="line" href="group__dsi__defines.html#ga86bb26906038de03d92219488070cd8d">  680</a></span>&#160;<span class="preprocessor">#define DSI_WIER_PLLLIE                 (1 &lt;&lt; 9)</span></div><div class="line"><a name="l00681"></a><span class="lineno"><a class="line" href="group__dsi__defines.html#ga71bd1029efb5cb1b53d469b6be1fdd8b">  681</a></span>&#160;<span class="preprocessor">#define DSI_WIER_ERIE                   (1 &lt;&lt; 1)</span></div><div class="line"><a name="l00682"></a><span class="lineno"><a class="line" href="group__dsi__defines.html#ga66d2fbb9bc66d77fd4dcd076af930bca">  682</a></span>&#160;<span class="preprocessor">#define DSI_WIER_TEIE                   (1 &lt;&lt; 0)</span></div><div class="line"><a name="l00683"></a><span class="lineno">  683</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00684"></a><span class="lineno">  684</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l00685"></a><span class="lineno">  685</span>&#160;<span class="comment"> * DSI Wrapper Interrupt &amp; Status Register</span></div><div class="line"><a name="l00686"></a><span class="lineno">  686</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00687"></a><span class="lineno"><a class="line" href="group__dsi__defines.html#gadbea74ca9d96d534591340b698130227">  687</a></span>&#160;<span class="preprocessor">#define DSI_WISR                        MMIO32(DSI_BASE + 0x40CU)</span></div><div class="line"><a name="l00688"></a><span class="lineno">  688</span>&#160;<span class="comment">/* reserved 31:14 */</span></div><div class="line"><a name="l00689"></a><span class="lineno"><a class="line" href="group__dsi__defines.html#gadad7a89f48d990aa987234055c73993d">  689</a></span>&#160;<span class="preprocessor">#define DSI_WISR_RRIF                   (1 &lt;&lt; 13)</span></div><div class="line"><a name="l00690"></a><span class="lineno"><a class="line" href="group__dsi__defines.html#ga12edd1340d4eb79dc1d39174acd345ec">  690</a></span>&#160;<span class="preprocessor">#define DSI_WISR_RRS                    (1 &lt;&lt; 12)</span></div><div class="line"><a name="l00691"></a><span class="lineno"><a class="line" href="group__dsi__defines.html#ga38eb01920a7b6d5f505903fb4ccf9e3e">  691</a></span>&#160;<span class="preprocessor">#define DSI_WISR_PLLUIF                 (1 &lt;&lt; 10)</span></div><div class="line"><a name="l00692"></a><span class="lineno"><a class="line" href="group__dsi__defines.html#ga62582c2e50e4ed63727f9111375cc7a0">  692</a></span>&#160;<span class="preprocessor">#define DSI_WISR_PLLLIF                 (1 &lt;&lt; 9)</span></div><div class="line"><a name="l00693"></a><span class="lineno"><a class="line" href="group__dsi__defines.html#gade7d2a2069da112a2b36e176bd35bdc0">  693</a></span>&#160;<span class="preprocessor">#define DSI_WISR_PLLLS                  (1 &lt;&lt; 8)</span></div><div class="line"><a name="l00694"></a><span class="lineno">  694</span>&#160;<span class="comment">/* reserved 7:3 */</span></div><div class="line"><a name="l00695"></a><span class="lineno"><a class="line" href="group__dsi__defines.html#ga8741210a2ba21c8b900f2a99962d3a22">  695</a></span>&#160;<span class="preprocessor">#define DSI_WISR_BUSY                   (1 &lt;&lt; 2)</span></div><div class="line"><a name="l00696"></a><span class="lineno"><a class="line" href="group__dsi__defines.html#ga174d3118efe144cc10f96076493cc454">  696</a></span>&#160;<span class="preprocessor">#define DSI_WISR_ERIF                   (1 &lt;&lt; 1)</span></div><div class="line"><a name="l00697"></a><span class="lineno"><a class="line" href="group__dsi__defines.html#ga74ff0222d59bd3994a1b927c4a517305">  697</a></span>&#160;<span class="preprocessor">#define DSI_WISR_TEIF                   (1 &lt;&lt; 0)</span></div><div class="line"><a name="l00698"></a><span class="lineno">  698</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00699"></a><span class="lineno">  699</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l00700"></a><span class="lineno">  700</span>&#160;<span class="comment"> * DSI Wrapper Interrupt Flag Clear Register</span></div><div class="line"><a name="l00701"></a><span class="lineno">  701</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00702"></a><span class="lineno"><a class="line" href="group__dsi__defines.html#ga3337fe06cfda487ed4151d1af58cb41e">  702</a></span>&#160;<span class="preprocessor">#define DSI_WIFCR                       MMIO32(DSI_BASE + 0x410U)</span></div><div class="line"><a name="l00703"></a><span class="lineno">  703</span>&#160;<span class="comment">/* reserved 31:14 */</span></div><div class="line"><a name="l00704"></a><span class="lineno"><a class="line" href="group__dsi__defines.html#ga2bc327ee540e5bed0e7649a9807cf525">  704</a></span>&#160;<span class="preprocessor">#define DSI_WIFCR_CRRIF                 (1 &lt;&lt; 13)</span></div><div class="line"><a name="l00705"></a><span class="lineno">  705</span>&#160;<span class="comment">/* reserved 12:11 */</span></div><div class="line"><a name="l00706"></a><span class="lineno"><a class="line" href="group__dsi__defines.html#gaaadb1e22402e9316bc4cc5d8c1d3a1b0">  706</a></span>&#160;<span class="preprocessor">#define DSI_WIFCR_CPLLUIF               (1 &lt;&lt; 10)</span></div><div class="line"><a name="l00707"></a><span class="lineno"><a class="line" href="group__dsi__defines.html#ga52c520c3156ad5f4bf73543f5e866ed0">  707</a></span>&#160;<span class="preprocessor">#define DSI_WIFCR_CPLLLIF               (1 &lt;&lt; 9)</span></div><div class="line"><a name="l00708"></a><span class="lineno">  708</span>&#160;<span class="comment">/* reserved 8:2 */</span></div><div class="line"><a name="l00709"></a><span class="lineno"><a class="line" href="group__dsi__defines.html#ga64dee09a8c1148dae74c260e30b6f6c1">  709</a></span>&#160;<span class="preprocessor">#define DSI_WIFCR_CERIF                 (1 &lt;&lt; 1)</span></div><div class="line"><a name="l00710"></a><span class="lineno"><a class="line" href="group__dsi__defines.html#ga361274925692b4973395d20c7c60387c">  710</a></span>&#160;<span class="preprocessor">#define DSI_WIFCR_CTEIF                 (1 &lt;&lt; 0)</span></div><div class="line"><a name="l00711"></a><span class="lineno">  711</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00712"></a><span class="lineno">  712</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l00713"></a><span class="lineno">  713</span>&#160;<span class="comment"> * DSI Wrapper PHY Configuration Register 0</span></div><div class="line"><a name="l00714"></a><span class="lineno">  714</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00715"></a><span class="lineno"><a class="line" href="group__dsi__defines.html#ga75ea83b7bd42a6273bb43f40c0c0e5a5">  715</a></span>&#160;<span class="preprocessor">#define DSI_WPCR0                       MMIO32(DSI_BASE + 0x418U)</span></div><div class="line"><a name="l00716"></a><span class="lineno"><a class="line" href="group__dsi__defines.html#gacffb76965eca07fa6181045269ce7cdb">  716</a></span>&#160;<span class="preprocessor">#define DSI_WPCR0_TCLKPOSTEN            (1 &lt;&lt; 27)</span></div><div class="line"><a name="l00717"></a><span class="lineno"><a class="line" href="group__dsi__defines.html#ga9579e0f5c0f26d7aa33ce17996617337">  717</a></span>&#160;<span class="preprocessor">#define DSI_WPCR0_TLPXCEN               (1 &lt;&lt; 26)</span></div><div class="line"><a name="l00718"></a><span class="lineno"><a class="line" href="group__dsi__defines.html#gaf0df5ca5acd6ea32a6b21a8a21924cea">  718</a></span>&#160;<span class="preprocessor">#define DSI_WPCR0_THSEXITEN             (1 &lt;&lt; 25)</span></div><div class="line"><a name="l00719"></a><span class="lineno"><a class="line" href="group__dsi__defines.html#ga3b46a6ec918d02e0d849aa4639d683ef">  719</a></span>&#160;<span class="preprocessor">#define DSI_WPCR0_TLPXDEN               (1 &lt;&lt; 24)</span></div><div class="line"><a name="l00720"></a><span class="lineno"><a class="line" href="group__dsi__defines.html#ga4a6c491794e2fd0f85541def721aa258">  720</a></span>&#160;<span class="preprocessor">#define DSI_WPCR0_THSZEROEN             (1 &lt;&lt; 23)</span></div><div class="line"><a name="l00721"></a><span class="lineno"><a class="line" href="group__dsi__defines.html#ga9bb4d80856df33cc7d6a13d94d2e7a9f">  721</a></span>&#160;<span class="preprocessor">#define DSI_WPCR0_THSTRAILEN            (1 &lt;&lt; 22)</span></div><div class="line"><a name="l00722"></a><span class="lineno"><a class="line" href="group__dsi__defines.html#gaaedf38614792fe9416f529c17eb0b0d0">  722</a></span>&#160;<span class="preprocessor">#define DSI_WPCR0_THSPREPEN             (1 &lt;&lt; 21)</span></div><div class="line"><a name="l00723"></a><span class="lineno"><a class="line" href="group__dsi__defines.html#gab2027067274319b5790a529a4df158d4">  723</a></span>&#160;<span class="preprocessor">#define DSI_WPCR0_TCLKZEROEN            (1 &lt;&lt; 20)</span></div><div class="line"><a name="l00724"></a><span class="lineno"><a class="line" href="group__dsi__defines.html#gad5682591091c015bc88faf555faaa52b">  724</a></span>&#160;<span class="preprocessor">#define DSI_WPCR0_TCLKPREPEN            (1 &lt;&lt; 19)</span></div><div class="line"><a name="l00725"></a><span class="lineno"><a class="line" href="group__dsi__defines.html#ga8c0ba1a3546d7df4296b296079ce2c5c">  725</a></span>&#160;<span class="preprocessor">#define DSI_WPCR0_PDEN                  (1 &lt;&lt; 18)</span></div><div class="line"><a name="l00726"></a><span class="lineno"><a class="line" href="group__dsi__defines.html#ga60a2b013ce6c921c5a3278a206a3e526">  726</a></span>&#160;<span class="preprocessor">#define DSI_WPCR0_TDDL                  (1 &lt;&lt; 16)</span></div><div class="line"><a name="l00727"></a><span class="lineno"><a class="line" href="group__dsi__defines.html#gae93ac87239ad136b571fa5d79e6c34ef">  727</a></span>&#160;<span class="preprocessor">#define DSI_WPCR0_CDOFFDL               (1 &lt;&lt; 14)</span></div><div class="line"><a name="l00728"></a><span class="lineno"><a class="line" href="group__dsi__defines.html#ga1082c04b6949ad98df037295be151f7e">  728</a></span>&#160;<span class="preprocessor">#define DSI_WPCR0_FTXSMDL               (1 &lt;&lt; 13)</span></div><div class="line"><a name="l00729"></a><span class="lineno"><a class="line" href="group__dsi__defines.html#gaca659a7694ca7f3e9af92c5c82855500">  729</a></span>&#160;<span class="preprocessor">#define DSI_WPCR0_FTXSMCL               (1 &lt;&lt; 12)</span></div><div class="line"><a name="l00730"></a><span class="lineno"><a class="line" href="group__dsi__defines.html#gaf806b428af69f1b09955b6985fcdca92">  730</a></span>&#160;<span class="preprocessor">#define DSI_WPCR0_HSIDL1                (1 &lt;&lt; 11)</span></div><div class="line"><a name="l00731"></a><span class="lineno"><a class="line" href="group__dsi__defines.html#ga5df1af8b748280e8c492cca6deca2cd0">  731</a></span>&#160;<span class="preprocessor">#define DSI_WPCR0_HSIDL0                (1 &lt;&lt; 10)</span></div><div class="line"><a name="l00732"></a><span class="lineno"><a class="line" href="group__dsi__defines.html#gad00231b9641a86a575c2ba9c1dcd0224">  732</a></span>&#160;<span class="preprocessor">#define DSI_WPCR0_HSICL                 (1 &lt;&lt; 9)</span></div><div class="line"><a name="l00733"></a><span class="lineno"><a class="line" href="group__dsi__defines.html#gab4efa8f094953ac100bfad910f35b35c">  733</a></span>&#160;<span class="preprocessor">#define DSI_WPCR0_SWDL1                 (1 &lt;&lt; 8)</span></div><div class="line"><a name="l00734"></a><span class="lineno"><a class="line" href="group__dsi__defines.html#ga5f041a69dfda3eff66aebaacd2d22c96">  734</a></span>&#160;<span class="preprocessor">#define DSI_WPCR0_SWDL0                 (1 &lt;&lt; 7)</span></div><div class="line"><a name="l00735"></a><span class="lineno"><a class="line" href="group__dsi__defines.html#ga0bda5fffaf6514cbba333804fcf7708e">  735</a></span>&#160;<span class="preprocessor">#define DSI_WPCR0_SWCL                  (1 &lt;&lt; 6)</span></div><div class="line"><a name="l00736"></a><span class="lineno"><a class="line" href="group__dsi__defines.html#ga3b12afe3d8fbe2e0f74d1cc03545ba8b">  736</a></span>&#160;<span class="preprocessor">#define DSI_WPCR0_UIX4_SHIFT            0</span></div><div class="line"><a name="l00737"></a><span class="lineno"><a class="line" href="group__dsi__defines.html#ga2ae9eab3295f095bc694b80719202c4e">  737</a></span>&#160;<span class="preprocessor">#define DSI_WPCR0_UIX4_MASK             0x3f</span></div><div class="line"><a name="l00738"></a><span class="lineno">  738</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00739"></a><span class="lineno">  739</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l00740"></a><span class="lineno">  740</span>&#160;<span class="comment"> * DSI Wrapper PHY Configration Register 1</span></div><div class="line"><a name="l00741"></a><span class="lineno">  741</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00742"></a><span class="lineno"><a class="line" href="group__dsi__defines.html#ga390248afeeba600ca47eb51033467dc1">  742</a></span>&#160;<span class="preprocessor">#define DSI_WPCR1                       MMIO32(DSI_BASE + 0x41CU)</span></div><div class="line"><a name="l00743"></a><span class="lineno"><a class="line" href="group__dsi__defines.html#ga4cf953f53eef82369c2af98dc3eb838b">  743</a></span>&#160;<span class="preprocessor">#define DSI_WPCR1_LPRXFT_SHIFT          25</span></div><div class="line"><a name="l00744"></a><span class="lineno"><a class="line" href="group__dsi__defines.html#ga22df947b5049c4cf1e37de1f0ec8a264">  744</a></span>&#160;<span class="preprocessor">#define DSI_WPCR1_LPRXFT_MASK           0x3</span></div><div class="line"><a name="l00745"></a><span class="lineno"><a class="line" href="group__dsi__defines.html#ga5367c08e404cd9b7e892992d9d2f2453">  745</a></span>&#160;<span class="preprocessor">#define DSI_WPCR1_FLPRXLPM              (1 &lt;&lt; 22)</span></div><div class="line"><a name="l00746"></a><span class="lineno"><a class="line" href="group__dsi__defines.html#ga3cc4f21738575c89ee3372f75d5e7dac">  746</a></span>&#160;<span class="preprocessor">#define DSI_WPCR1_HSTXSRCDL_SHIFT       18</span></div><div class="line"><a name="l00747"></a><span class="lineno"><a class="line" href="group__dsi__defines.html#gafac590095f451aada34a3c9d6c2ff40c">  747</a></span>&#160;<span class="preprocessor">#define DSI_WPCR1_HSTXSRCDL_MASK        0x3</span></div><div class="line"><a name="l00748"></a><span class="lineno"><a class="line" href="group__dsi__defines.html#gad7615281398efba9c50934a9932eb5e1">  748</a></span>&#160;<span class="preprocessor">#define DSI_WPCR1_HSTXSRCCL_SHIFT       16</span></div><div class="line"><a name="l00749"></a><span class="lineno"><a class="line" href="group__dsi__defines.html#ga2db7ae57b8d7d32ac08ee233b08e6c5d">  749</a></span>&#160;<span class="preprocessor">#define DSI_WPCR1_HSTXSRCCL_MASK        0x3</span></div><div class="line"><a name="l00750"></a><span class="lineno"><a class="line" href="group__dsi__defines.html#ga2bbe4d6c1d20c7b3706fe7b00d89c54b">  750</a></span>&#160;<span class="preprocessor">#define DSI_WPCR1_SDDC                  (1 &lt;&lt; 12)</span></div><div class="line"><a name="l00751"></a><span class="lineno"><a class="line" href="group__dsi__defines.html#gafcb408b33e0cf53aaa37b3d10a9144f8">  751</a></span>&#160;<span class="preprocessor">#define DSI_WPCR1_LPSRCDL_SHIFT         8</span></div><div class="line"><a name="l00752"></a><span class="lineno"><a class="line" href="group__dsi__defines.html#ga081a2937cf698d1f89941bee222bfb52">  752</a></span>&#160;<span class="preprocessor">#define DSI_WPCR1_LPSRCDL_MASK          0x3</span></div><div class="line"><a name="l00753"></a><span class="lineno"><a class="line" href="group__dsi__defines.html#ga685e34095030e73884b7da4f159651a0">  753</a></span>&#160;<span class="preprocessor">#define DSI_WPCR1_HSTXDDL_SHIFT         2</span></div><div class="line"><a name="l00754"></a><span class="lineno"><a class="line" href="group__dsi__defines.html#ga1f11a0bd22446d4457a2e0b026c243e0">  754</a></span>&#160;<span class="preprocessor">#define DSI_WPCR1_HSTXDDL_MASK          0x3</span></div><div class="line"><a name="l00755"></a><span class="lineno"><a class="line" href="group__dsi__defines.html#gad524eedaa3d195a97e69bc48eeccdf5a">  755</a></span>&#160;<span class="preprocessor">#define DSI_WPCR1_HSTXDCL_SHIFT         0</span></div><div class="line"><a name="l00756"></a><span class="lineno"><a class="line" href="group__dsi__defines.html#gac89fd6b3cdedf413d292733b0801926b">  756</a></span>&#160;<span class="preprocessor">#define DSI_WPCR1_HSTXDCL_MASK          0x3</span></div><div class="line"><a name="l00757"></a><span class="lineno">  757</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00758"></a><span class="lineno">  758</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l00759"></a><span class="lineno">  759</span>&#160;<span class="comment"> * DSI Wrapper PHY Configuration Register 2</span></div><div class="line"><a name="l00760"></a><span class="lineno">  760</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00761"></a><span class="lineno"><a class="line" href="group__dsi__defines.html#ga3b53acfff87f7355400e0e4171f92a9b">  761</a></span>&#160;<span class="preprocessor">#define DSI_WPCR2                       MMIO32(DSI_BASE + 0x420U)</span></div><div class="line"><a name="l00762"></a><span class="lineno"><a class="line" href="group__dsi__defines.html#gaf989eb569fc3a66032004dd661e93927">  762</a></span>&#160;<span class="preprocessor">#define DSI_WPCR2_THSTRAIL_SHIFT        24</span></div><div class="line"><a name="l00763"></a><span class="lineno"><a class="line" href="group__dsi__defines.html#gafbbff99e603788533a9e74ff02cfe662">  763</a></span>&#160;<span class="preprocessor">#define DSI_WPCR2_THSTRAIL_MASK         0xff</span></div><div class="line"><a name="l00764"></a><span class="lineno"><a class="line" href="group__dsi__defines.html#ga11a310017cc7b8f9fd1608b7a4a35c7b">  764</a></span>&#160;<span class="preprocessor">#define DSI_WPCR2_THSPREP_SHIFT         16</span></div><div class="line"><a name="l00765"></a><span class="lineno"><a class="line" href="group__dsi__defines.html#ga241507af465363011687aafcbb59b46c">  765</a></span>&#160;<span class="preprocessor">#define DSI_WPCR2_THSPREP_MASK          0xff</span></div><div class="line"><a name="l00766"></a><span class="lineno"><a class="line" href="group__dsi__defines.html#gafa50ee997430750785aa656f0d1975d7">  766</a></span>&#160;<span class="preprocessor">#define DSI_WPCR2_TCLKZERO_SHIFT        8</span></div><div class="line"><a name="l00767"></a><span class="lineno"><a class="line" href="group__dsi__defines.html#ga26578818a1d1c4f7decc4b15c45cfa68">  767</a></span>&#160;<span class="preprocessor">#define DSI_WPCR2_TCLKZERO_MASK         0xff</span></div><div class="line"><a name="l00768"></a><span class="lineno"><a class="line" href="group__dsi__defines.html#ga2324efdeab88e5f568ad008dac36c863">  768</a></span>&#160;<span class="preprocessor">#define DSI_WPCR2_TCLKPREP_SHIF         0</span></div><div class="line"><a name="l00769"></a><span class="lineno"><a class="line" href="group__dsi__defines.html#gaa988364a211cb6fda3ec2d2a7df76a01">  769</a></span>&#160;<span class="preprocessor">#define DSI_WPCR2_TCLKPREP_MASK         0xff</span></div><div class="line"><a name="l00770"></a><span class="lineno">  770</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00771"></a><span class="lineno">  771</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l00772"></a><span class="lineno">  772</span>&#160;<span class="comment"> * DSI Wrapper PHY Configuration Register 3</span></div><div class="line"><a name="l00773"></a><span class="lineno">  773</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00774"></a><span class="lineno"><a class="line" href="group__dsi__defines.html#gaed3769971fb26c8ca3f4d0c318a09cc2">  774</a></span>&#160;<span class="preprocessor">#define DSI_WPCR3                       MMIO32(DSI_BASE + 0x424U)</span></div><div class="line"><a name="l00775"></a><span class="lineno"><a class="line" href="group__dsi__defines.html#ga2208694be1e7a2fa4e0d4eeb52a05940">  775</a></span>&#160;<span class="preprocessor">#define DSI_WPCR3_TLPXC_SHIFT           24</span></div><div class="line"><a name="l00776"></a><span class="lineno"><a class="line" href="group__dsi__defines.html#gade086a07fec0e469b379188a995f8daa">  776</a></span>&#160;<span class="preprocessor">#define DSI_WPCR3_TLPXC_MASK            0xff</span></div><div class="line"><a name="l00777"></a><span class="lineno"><a class="line" href="group__dsi__defines.html#gacf4801f1c6738cac14a9c91d1a52e14b">  777</a></span>&#160;<span class="preprocessor">#define DSI_WPCR3_THSEXIT_SHIFT         16</span></div><div class="line"><a name="l00778"></a><span class="lineno"><a class="line" href="group__dsi__defines.html#ga038009e6dc3c670f76726e5274883e45">  778</a></span>&#160;<span class="preprocessor">#define DSI_WPCR3_THSEXIT_MASK          0xff</span></div><div class="line"><a name="l00779"></a><span class="lineno"><a class="line" href="group__dsi__defines.html#ga5ef2dcf1f81632492f4f1222a7517eee">  779</a></span>&#160;<span class="preprocessor">#define DSI_WPCR3_TLPXD_SHIFT           8</span></div><div class="line"><a name="l00780"></a><span class="lineno"><a class="line" href="group__dsi__defines.html#gae74ada05993525245703abb780ff05fa">  780</a></span>&#160;<span class="preprocessor">#define DSI_WPCR3_TLPXD_MASK            0xff</span></div><div class="line"><a name="l00781"></a><span class="lineno"><a class="line" href="group__dsi__defines.html#ga5693489a16717794f65c86b51cb950e1">  781</a></span>&#160;<span class="preprocessor">#define DSI_WPCR3_THSZERO_SHIFT         0</span></div><div class="line"><a name="l00782"></a><span class="lineno"><a class="line" href="group__dsi__defines.html#ga46df4a1e7773b820395873396273d3b5">  782</a></span>&#160;<span class="preprocessor">#define DSI_WPCR3_THSZERO_MASK          0xff</span></div><div class="line"><a name="l00783"></a><span class="lineno">  783</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00784"></a><span class="lineno">  784</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l00785"></a><span class="lineno">  785</span>&#160;<span class="comment"> * DSI Wrapper PHY Configuration Register 4</span></div><div class="line"><a name="l00786"></a><span class="lineno">  786</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00787"></a><span class="lineno"><a class="line" href="group__dsi__defines.html#ga4ec247cc89b61ad8615b216c2137ad51">  787</a></span>&#160;<span class="preprocessor">#define DSI_WPCR4                       MMIO32(DSI_BASE + 0x428U)</span></div><div class="line"><a name="l00788"></a><span class="lineno"><a class="line" href="group__dsi__defines.html#ga36f3f97b42b85bd341bea0d9e2a08f6a">  788</a></span>&#160;<span class="preprocessor">#define DSI_WPCR4_TCLKPOST_SHIFT        0</span></div><div class="line"><a name="l00789"></a><span class="lineno"><a class="line" href="group__dsi__defines.html#ga7b13bdca46407d327bb69653671f61c2">  789</a></span>&#160;<span class="preprocessor">#define DSI_WPCR4_TCLKPOST_MASK         0xff</span></div><div class="line"><a name="l00790"></a><span class="lineno">  790</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00791"></a><span class="lineno">  791</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l00792"></a><span class="lineno">  792</span>&#160;<span class="comment"> * DSI Wrapper Regulator and PLL Control Register</span></div><div class="line"><a name="l00793"></a><span class="lineno">  793</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00794"></a><span class="lineno"><a class="line" href="group__dsi__defines.html#ga549eda5aae7b3461064ecbe2165bf475">  794</a></span>&#160;<span class="preprocessor">#define DSI_WRPCR                       MMIO32(DSI_BASE + 0x430U)</span></div><div class="line"><a name="l00795"></a><span class="lineno"><a class="line" href="group__dsi__defines.html#ga36c0de05d2c99f9fd998b424f41f65d5">  795</a></span>&#160;<span class="preprocessor">#define DSI_WRPCR_REGEN                 (1 &lt;&lt; 24)</span></div><div class="line"><a name="l00796"></a><span class="lineno"><a class="line" href="group__dsi__defines.html#ga337608af7645b1314abdb91983b0c5ec">  796</a></span>&#160;<span class="preprocessor">#define DSI_WRPCR_ODF_SHIFT             16</span></div><div class="line"><a name="l00797"></a><span class="lineno"><a class="line" href="group__dsi__defines.html#gac0382c88cd9fd0aa7046c507e422af41">  797</a></span>&#160;<span class="preprocessor">#define DSI_WRPCR_ODF_MASK              0x3</span></div><div class="line"><a name="l00798"></a><span class="lineno"><a class="line" href="group__dsi__defines.html#ga9029924def699f7b5a9e5c5144f9b8d8">  798</a></span>&#160;<span class="preprocessor">#define DSI_WRPCR_ODF_DIV_1             0</span></div><div class="line"><a name="l00799"></a><span class="lineno"><a class="line" href="group__dsi__defines.html#ga988fd36c77183f9b26d5a69919e0187a">  799</a></span>&#160;<span class="preprocessor">#define DSI_WRPCR_ODF_DIV_2             1</span></div><div class="line"><a name="l00800"></a><span class="lineno"><a class="line" href="group__dsi__defines.html#ga40816ff0d17d2a5c1fc406c6c854a5a7">  800</a></span>&#160;<span class="preprocessor">#define DSI_WRPCR_ODF_DIV_4             2</span></div><div class="line"><a name="l00801"></a><span class="lineno"><a class="line" href="group__dsi__defines.html#gad3a8752b7c44d1edbeb8ead1407c6ade">  801</a></span>&#160;<span class="preprocessor">#define DSI_WRPCR_ODF_DIV_8             3</span></div><div class="line"><a name="l00802"></a><span class="lineno"><a class="line" href="group__dsi__defines.html#ga6359bfed91fe02006819e31f3bd07fa1">  802</a></span>&#160;<span class="preprocessor">#define DSI_WRPCR_IDF_SHIFT             11</span></div><div class="line"><a name="l00803"></a><span class="lineno"><a class="line" href="group__dsi__defines.html#ga5e5acff235f9c6c59ed93802196ead4a">  803</a></span>&#160;<span class="preprocessor">#define DSI_WRPCR_IDF_MASK              0xf</span></div><div class="line"><a name="l00804"></a><span class="lineno"><a class="line" href="group__dsi__defines.html#ga616eac737ccfd140806d13f239d2c52b">  804</a></span>&#160;<span class="preprocessor">#define DSI_WRPCR_IDF_DIV_1             1</span></div><div class="line"><a name="l00805"></a><span class="lineno"><a class="line" href="group__dsi__defines.html#ga2dc84faea2df05c9ded144eff49c8bc7">  805</a></span>&#160;<span class="preprocessor">#define DSI_WRPCR_IDF_DIV_2             2</span></div><div class="line"><a name="l00806"></a><span class="lineno"><a class="line" href="group__dsi__defines.html#gae91e98e9c71e827e859d37028011cddb">  806</a></span>&#160;<span class="preprocessor">#define DSI_WRPCR_IDF_DIV_3             3</span></div><div class="line"><a name="l00807"></a><span class="lineno"><a class="line" href="group__dsi__defines.html#ga25ec9b24536b70ad080d6eb1d90c7972">  807</a></span>&#160;<span class="preprocessor">#define DSI_WRPCR_IDF_DIV_4             4</span></div><div class="line"><a name="l00808"></a><span class="lineno"><a class="line" href="group__dsi__defines.html#gae9a5cd4eb2ad1cb69ab0a0dba0a53c6f">  808</a></span>&#160;<span class="preprocessor">#define DSI_WRPCR_IDF_DIV_5             5</span></div><div class="line"><a name="l00809"></a><span class="lineno"><a class="line" href="group__dsi__defines.html#gafd86be06fed0ff341cf8d1c070ef713a">  809</a></span>&#160;<span class="preprocessor">#define DSI_WRPCR_IDF_DIV_6             6</span></div><div class="line"><a name="l00810"></a><span class="lineno"><a class="line" href="group__dsi__defines.html#ga0c4a4ab217b3bea292c89421623397a3">  810</a></span>&#160;<span class="preprocessor">#define DSI_WRPCR_IDF_DIV_7             7</span></div><div class="line"><a name="l00811"></a><span class="lineno">  811</span>&#160;<span class="comment">/* valid NDIV values 10 - 125 all other reserved */</span></div><div class="line"><a name="l00812"></a><span class="lineno"><a class="line" href="group__dsi__defines.html#ga448616b938d112f7dcd2223d22d6a951">  812</a></span>&#160;<span class="preprocessor">#define DSI_WRPCR_NDIV_SHIFT            2</span></div><div class="line"><a name="l00813"></a><span class="lineno"><a class="line" href="group__dsi__defines.html#ga5c192e6ec1f855571a7755ef6346d25d">  813</a></span>&#160;<span class="preprocessor">#define DSI_WRPCR_NDIV_MASK             0x7f</span></div><div class="line"><a name="l00814"></a><span class="lineno"><a class="line" href="group__dsi__defines.html#gacc3dfe78db82ea9b1365de4bf9d63c00">  814</a></span>&#160;<span class="preprocessor">#define DSI_WRPCR_PLLEN                 (1 &lt;&lt; 0)</span></div><div class="line"><a name="l00815"></a><span class="lineno">  815</span>&#160;</div><div class="line"><a name="l00816"></a><span class="lineno">  816</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00817"></a><span class="lineno">  817</span>&#160;<span class="comment">/**}@*/</span></div></div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_d44c64559bbebec7f509842c48db8b23.html">include</a></li><li class="navelem"><a class="el" href="dir_6a7820b97a7704ff85bcff20dea7ce23.html">libopencm3</a></li><li class="navelem"><a class="el" href="dir_9417be1a17550340f19505b8a524537b.html">stm32</a></li><li class="navelem"><a class="el" href="dir_58f01fa0f9b38ef77ff47dcfaaabbfd2.html">f4</a></li><li class="navelem"><a class="el" href="dsi_8h.html">dsi.h</a></li>
    <li class="footer">Generated on Wed Aug 24 2016 00:22:02 for libopencm3 by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.11 </li>
  </ul>
</div>
</body>
</html>
