

================================================================
== Vitis HLS Report for 'krnl_lut_sigmoid42'
================================================================
* Date:           Tue Mar 16 16:15:16 2021

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        krnl_lstm
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: zynq
* Target device:  xc7z045-ffg900-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.598 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        5|        5|  50.000 ns|  50.000 ns|    5|    5|     none|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+--------+-----+
|       Name      | BRAM_18K| DSP |   FF   |   LUT  | URAM|
+-----------------+---------+-----+--------+--------+-----+
|DSP              |        -|    -|       -|       -|    -|
|Expression       |        -|    -|       0|      59|    -|
|FIFO             |        -|    -|       -|       -|    -|
|Instance         |        -|    -|       -|       -|    -|
|Memory           |        0|    -|      32|       4|    -|
|Multiplexer      |        -|    -|       -|      68|    -|
|Register         |        -|    -|      16|       -|    -|
+-----------------+---------+-----+--------+--------+-----+
|Total            |        0|    0|      48|     131|    0|
+-----------------+---------+-----+--------+--------+-----+
|Available        |     1090|  900|  437200|  218600|    0|
+-----------------+---------+-----+--------+--------+-----+
|Utilization (%)  |        0|    0|      ~0|      ~0|    0|
+-----------------+---------+-----+--------+--------+-----+

+ Detail: 
    * Instance: 
    +----------------------------------+-----------------------------+---------+----+---+----+-----+
    |             Instance             |            Module           | BRAM_18K| DSP| FF| LUT| URAM|
    +----------------------------------+-----------------------------+---------+----+---+----+-----+
    |fcmp_32ns_32ns_1_2_no_dsp_1_U450  |fcmp_32ns_32ns_1_2_no_dsp_1  |        0|   0|  0|   0|    0|
    |fcmp_32ns_32ns_1_2_no_dsp_1_U451  |fcmp_32ns_32ns_1_2_no_dsp_1  |        0|   0|  0|   0|    0|
    |fcmp_32ns_32ns_1_2_no_dsp_1_U452  |fcmp_32ns_32ns_1_2_no_dsp_1  |        0|   0|  0|   0|    0|
    |fcmp_32ns_32ns_1_2_no_dsp_1_U453  |fcmp_32ns_32ns_1_2_no_dsp_1  |        0|   0|  0|   0|    0|
    |fcmp_32ns_32ns_1_2_no_dsp_1_U454  |fcmp_32ns_32ns_1_2_no_dsp_1  |        0|   0|  0|   0|    0|
    +----------------------------------+-----------------------------+---------+----+---+----+-----+
    |Total                             |                             |        0|   0|  0|   0|    0|
    +----------------------------------+-----------------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    +------------------+-----------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |      Memory      |               Module              | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +------------------+-----------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |sigmoid_lut109_U  |krnl_lut_sigmoid42_sigmoid_lut109  |        0|  32|   4|    0|     8|   32|     1|          256|
    +------------------+-----------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total             |                                   |        0|  32|   4|    0|     8|   32|     1|          256|
    +------------------+-----------------------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+----+------------+------------+
    |and_ln43_2_fu_196_p2     |       and|   0|  0|   1|           1|           1|
    |and_ln43_fu_138_p2       |       and|   0|  0|   1|           1|           1|
    |and_ln45_2_fu_213_p2     |       and|   0|  0|   1|           1|           1|
    |and_ln47_2_fu_270_p2     |       and|   0|  0|   1|           1|           1|
    |and_ln47_fu_142_p2       |       and|   0|  0|   1|           1|           1|
    |and_ln49_2_fu_259_p2     |       and|   0|  0|   1|           1|           1|
    |and_ln49_fu_147_p2       |       and|   0|  0|   1|           1|           1|
    |and_ln51_fu_152_p2       |       and|   0|  0|   1|           1|           1|
    |and_ln53_fu_157_p2       |       and|   0|  0|   1|           1|           1|
    |grp_fu_97_p2             |       and|   0|  0|   1|           1|           1|
    |icmp_ln41_2_fu_125_p2    |      icmp|   0|  0|   8|          23|           1|
    |icmp_ln41_fu_119_p2      |      icmp|   0|  0|   4|           8|           2|
    |ap_block_state1          |        or|   0|  0|   1|           1|           1|
    |or_ln41_fu_131_p2        |        or|   0|  0|   1|           1|           1|
    |or_ln43_fu_202_p2        |        or|   0|  0|   1|           1|           1|
    |or_ln45_2_fu_241_p2      |        or|   0|  0|   1|           1|           1|
    |or_ln45_fu_227_p2        |        or|   0|  0|   1|           1|           1|
    |or_ln47_fu_247_p2        |        or|   0|  0|   1|           1|           1|
    |or_ln49_fu_282_p2        |        or|   0|  0|   1|           1|           1|
    |or_ln51_fu_170_p2        |        or|   0|  0|   1|           1|           1|
    |lut_i_fu_287_p3          |    select|   0|  0|   3|           1|           3|
    |select_ln41_fu_184_p3    |    select|   0|  0|   3|           1|           1|
    |select_ln45_2_fu_233_p3  |    select|   0|  0|   3|           1|           3|
    |select_ln45_fu_219_p3    |    select|   0|  0|   2|           1|           2|
    |select_ln49_fu_275_p3    |    select|   0|  0|   4|           1|           4|
    |select_ln51_2_fu_176_p3  |    select|   0|  0|   3|           1|           3|
    |select_ln51_fu_162_p3    |    select|   0|  0|   3|           1|           3|
    |xor_ln41_fu_191_p2       |       xor|   0|  0|   2|           2|           1|
    |xor_ln43_fu_207_p2       |       xor|   0|  0|   2|           1|           2|
    |xor_ln45_fu_265_p2       |       xor|   0|  0|   2|           1|           2|
    |xor_ln47_fu_253_p2       |       xor|   0|  0|   2|           1|           2|
    +-------------------------+----------+----+---+----+------------+------------+
    |Total                    |          |   0|  0|  59|          61|          47|
    +-------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------+----+-----------+-----+-----------+
    |     Name     | LUT| Input Size| Bits| Total Bits|
    +--------------+----+-----------+-----+-----------+
    |ap_NS_fsm     |  29|          7|    1|          7|
    |ap_done       |   9|          2|    1|          2|
    |grp_fu_69_p1  |  17|          4|   32|        128|
    |grp_fu_97_p0  |  13|          3|    1|          3|
    +--------------+----+-----------+-----+-----------+
    |Total         |  68|         16|   35|        140|
    +--------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------+---+----+-----+-----------+
    |          Name         | FF| LUT| Bits| Const Bits|
    +-----------------------+---+----+-----+-----------+
    |and_ln41_reg_319       |  1|   0|    1|          0|
    |and_ln47_reg_331       |  1|   0|    1|          0|
    |and_ln49_2_reg_346     |  1|   0|    1|          0|
    |ap_CS_fsm              |  6|   0|    6|          0|
    |ap_done_reg            |  1|   0|    1|          0|
    |or_ln41_reg_309        |  1|   0|    1|          0|
    |or_ln45_2_reg_341      |  1|   0|    1|          0|
    |select_ln45_2_reg_336  |  3|   0|    3|          0|
    |tmp_10_reg_326         |  1|   0|    1|          0|
    +-----------------------+---+----+-----+-----------+
    |Total                  | 16|   0|   16|          0|
    +-----------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------+-----+-----+------------+--------------------+--------------+
|  RTL Ports  | Dir | Bits|  Protocol  |    Source Object   |    C Type    |
+-------------+-----+-----+------------+--------------------+--------------+
|ap_clk       |   in|    1|  ap_ctrl_hs|  krnl_lut_sigmoid42|  return value|
|ap_rst       |   in|    1|  ap_ctrl_hs|  krnl_lut_sigmoid42|  return value|
|ap_start     |   in|    1|  ap_ctrl_hs|  krnl_lut_sigmoid42|  return value|
|ap_done      |  out|    1|  ap_ctrl_hs|  krnl_lut_sigmoid42|  return value|
|ap_continue  |   in|    1|  ap_ctrl_hs|  krnl_lut_sigmoid42|  return value|
|ap_idle      |  out|    1|  ap_ctrl_hs|  krnl_lut_sigmoid42|  return value|
|ap_ready     |  out|    1|  ap_ctrl_hs|  krnl_lut_sigmoid42|  return value|
|ap_return    |  out|   32|  ap_ctrl_hs|  krnl_lut_sigmoid42|  return value|
|p_read       |   in|   32|     ap_none|              p_read|        scalar|
+-------------+-----+-----+------------+--------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.19>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%p_read_3 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:37->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:205]   --->   Operation 7 'read' 'p_read_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [2/2] (4.19ns)   --->   "%tmp_s = fcmp_olt  i32 %p_read_3, i32 -3" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:41->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:205]   --->   Operation 8 'fcmp' 'tmp_s' <Predicate = true> <Delay = 4.19> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 4.19> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 4.99>
ST_2 : Operation 9 [1/1] (0.00ns)   --->   "%bitcast_ln41 = bitcast i32 %p_read_3" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:41->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:205]   --->   Operation 9 'bitcast' 'bitcast_ln41' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "%tmp = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln41, i32 23, i32 30" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:41->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:205]   --->   Operation 10 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%trunc_ln41 = trunc i32 %bitcast_ln41" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:41->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:205]   --->   Operation 11 'trunc' 'trunc_ln41' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (1.31ns)   --->   "%icmp_ln41 = icmp_ne  i8 %tmp, i8 255" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:41->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:205]   --->   Operation 12 'icmp' 'icmp_ln41' <Predicate = true> <Delay = 1.31> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 13 [1/1] (2.02ns)   --->   "%icmp_ln41_2 = icmp_eq  i23 %trunc_ln41, i23 0" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:41->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:205]   --->   Operation 13 'icmp' 'icmp_ln41_2' <Predicate = true> <Delay = 2.02> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 14 [1/1] (0.80ns)   --->   "%or_ln41 = or i1 %icmp_ln41_2, i1 %icmp_ln41" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:41->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:205]   --->   Operation 14 'or' 'or_ln41' <Predicate = true> <Delay = 0.80> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 15 [1/2] (4.19ns)   --->   "%tmp_s = fcmp_olt  i32 %p_read_3, i32 -3" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:41->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:205]   --->   Operation 15 'fcmp' 'tmp_s' <Predicate = true> <Delay = 4.19> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 4.19> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 16 [1/1] (0.80ns)   --->   "%and_ln41 = and i1 %or_ln41, i1 %tmp_s" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:41->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:205]   --->   Operation 16 'and' 'and_ln41' <Predicate = true> <Delay = 0.80> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 17 [2/2] (4.19ns)   --->   "%tmp_10 = fcmp_olt  i32 %p_read_3, i32 -2" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:43->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:205]   --->   Operation 17 'fcmp' 'tmp_10' <Predicate = true> <Delay = 4.19> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 4.19> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 4.19>
ST_3 : Operation 18 [1/2] (4.19ns)   --->   "%tmp_10 = fcmp_olt  i32 %p_read_3, i32 -2" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:43->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:205]   --->   Operation 18 'fcmp' 'tmp_10' <Predicate = true> <Delay = 4.19> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 4.19> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 19 [2/2] (4.19ns)   --->   "%tmp_11 = fcmp_olt  i32 %p_read_3, i32 -1" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:45->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:205]   --->   Operation 19 'fcmp' 'tmp_11' <Predicate = true> <Delay = 4.19> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 4.19> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 20 [2/2] (4.19ns)   --->   "%tmp_12 = fcmp_olt  i32 %p_read_3, i32 0" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:47->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:205]   --->   Operation 20 'fcmp' 'tmp_12' <Predicate = true> <Delay = 4.19> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 4.19> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 21 [2/2] (4.19ns)   --->   "%tmp_13 = fcmp_olt  i32 %p_read_3, i32 1" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:49->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:205]   --->   Operation 21 'fcmp' 'tmp_13' <Predicate = true> <Delay = 4.19> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 4.19> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 22 [2/2] (4.19ns)   --->   "%tmp_14 = fcmp_olt  i32 %p_read_3, i32 2" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:51->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:205]   --->   Operation 22 'fcmp' 'tmp_14' <Predicate = (!and_ln41)> <Delay = 4.19> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 4.19> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 23 [2/2] (4.19ns)   --->   "%tmp_15 = fcmp_olt  i32 %p_read_3, i32 3" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:53->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:205]   --->   Operation 23 'fcmp' 'tmp_15' <Predicate = (!and_ln41)> <Delay = 4.19> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 4.19> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 6.59>
ST_4 : Operation 24 [1/1] (0.80ns)   --->   "%and_ln43 = and i1 %or_ln41, i1 %tmp_10" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:43->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:205]   --->   Operation 24 'and' 'and_ln43' <Predicate = true> <Delay = 0.80> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 25 [1/2] (4.19ns)   --->   "%tmp_11 = fcmp_olt  i32 %p_read_3, i32 -1" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:45->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:205]   --->   Operation 25 'fcmp' 'tmp_11' <Predicate = true> <Delay = 4.19> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 4.19> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 26 [1/1] (0.80ns)   --->   "%and_ln45 = and i1 %or_ln41, i1 %tmp_11" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:45->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:205]   --->   Operation 26 'and' 'and_ln45' <Predicate = true> <Delay = 0.80> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 27 [1/2] (4.19ns)   --->   "%tmp_12 = fcmp_olt  i32 %p_read_3, i32 0" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:47->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:205]   --->   Operation 27 'fcmp' 'tmp_12' <Predicate = true> <Delay = 4.19> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 4.19> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 28 [1/1] (0.80ns)   --->   "%and_ln47 = and i1 %or_ln41, i1 %tmp_12" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:47->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:205]   --->   Operation 28 'and' 'and_ln47' <Predicate = true> <Delay = 0.80> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 29 [1/2] (4.19ns)   --->   "%tmp_13 = fcmp_olt  i32 %p_read_3, i32 1" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:49->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:205]   --->   Operation 29 'fcmp' 'tmp_13' <Predicate = true> <Delay = 4.19> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 4.19> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 30 [1/1] (0.00ns) (grouped into LUT with out node and_ln49_2)   --->   "%and_ln49 = and i1 %or_ln41, i1 %tmp_13" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:49->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:205]   --->   Operation 30 'and' 'and_ln49' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 31 [1/2] (4.19ns)   --->   "%tmp_14 = fcmp_olt  i32 %p_read_3, i32 2" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:51->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:205]   --->   Operation 31 'fcmp' 'tmp_14' <Predicate = (!and_ln41)> <Delay = 4.19> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 4.19> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 32 [1/1] (0.80ns)   --->   "%and_ln51 = and i1 %or_ln41, i1 %tmp_14" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:51->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:205]   --->   Operation 32 'and' 'and_ln51' <Predicate = (!and_ln41)> <Delay = 0.80> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 33 [1/2] (4.19ns)   --->   "%tmp_15 = fcmp_olt  i32 %p_read_3, i32 3" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:53->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:205]   --->   Operation 33 'fcmp' 'tmp_15' <Predicate = (!and_ln41)> <Delay = 4.19> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 4.19> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 34 [1/1] (0.00ns) (grouped into LUT with out node select_ln41)   --->   "%and_ln53 = and i1 %or_ln41, i1 %tmp_15" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:53->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:205]   --->   Operation 34 'and' 'and_ln53' <Predicate = (!and_ln41)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 35 [1/1] (0.00ns) (grouped into LUT with out node select_ln41)   --->   "%select_ln51 = select i1 %and_ln51, i3 5, i3 6" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:51->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:205]   --->   Operation 35 'select' 'select_ln51' <Predicate = (!and_ln41)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 36 [1/1] (0.00ns) (grouped into LUT with out node select_ln41)   --->   "%or_ln51 = or i1 %and_ln51, i1 %and_ln53" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:51->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:205]   --->   Operation 36 'or' 'or_ln51' <Predicate = (!and_ln41)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 37 [1/1] (0.00ns) (grouped into LUT with out node select_ln41)   --->   "%select_ln51_2 = select i1 %or_ln51, i3 %select_ln51, i3 7" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:51->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:205]   --->   Operation 37 'select' 'select_ln51_2' <Predicate = (!and_ln41)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 38 [1/1] (0.80ns) (out node of the LUT)   --->   "%select_ln41 = select i1 %and_ln41, i3 0, i3 %select_ln51_2" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:41->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:205]   --->   Operation 38 'select' 'select_ln41' <Predicate = true> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 39 [1/1] (0.00ns) (grouped into LUT with out node select_ln45_2)   --->   "%xor_ln41 = xor i1 %and_ln41, i1 1" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:41->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:205]   --->   Operation 39 'xor' 'xor_ln41' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 40 [1/1] (0.00ns) (grouped into LUT with out node select_ln45_2)   --->   "%and_ln43_2 = and i1 %and_ln43, i1 %xor_ln41" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:43->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:205]   --->   Operation 40 'and' 'and_ln43_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 41 [1/1] (0.80ns)   --->   "%or_ln43 = or i1 %and_ln41, i1 %and_ln43" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:43->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:205]   --->   Operation 41 'or' 'or_ln43' <Predicate = true> <Delay = 0.80> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 42 [1/1] (0.00ns) (grouped into LUT with out node and_ln45_2)   --->   "%xor_ln43 = xor i1 %or_ln43, i1 1" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:43->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:205]   --->   Operation 42 'xor' 'xor_ln43' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 43 [1/1] (0.80ns) (out node of the LUT)   --->   "%and_ln45_2 = and i1 %and_ln45, i1 %xor_ln43" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:45->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:205]   --->   Operation 43 'and' 'and_ln45_2' <Predicate = true> <Delay = 0.80> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 44 [1/1] (0.00ns) (grouped into LUT with out node select_ln45_2)   --->   "%select_ln45 = select i1 %and_ln45_2, i3 2, i3 1" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:45->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:205]   --->   Operation 44 'select' 'select_ln45' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 45 [1/1] (0.00ns) (grouped into LUT with out node select_ln45_2)   --->   "%or_ln45 = or i1 %and_ln45_2, i1 %and_ln43_2" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:45->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:205]   --->   Operation 45 'or' 'or_ln45' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 46 [1/1] (0.80ns) (out node of the LUT)   --->   "%select_ln45_2 = select i1 %or_ln45, i3 %select_ln45, i3 %select_ln41" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:45->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:205]   --->   Operation 46 'select' 'select_ln45_2' <Predicate = true> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 47 [1/1] (0.80ns)   --->   "%or_ln45_2 = or i1 %or_ln43, i1 %and_ln45" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:45->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:205]   --->   Operation 47 'or' 'or_ln45_2' <Predicate = true> <Delay = 0.80> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 48 [1/1] (0.00ns) (grouped into LUT with out node and_ln49_2)   --->   "%or_ln47 = or i1 %or_ln45_2, i1 %and_ln47" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:47->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:205]   --->   Operation 48 'or' 'or_ln47' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 49 [1/1] (0.00ns) (grouped into LUT with out node and_ln49_2)   --->   "%xor_ln47 = xor i1 %or_ln47, i1 1" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:47->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:205]   --->   Operation 49 'xor' 'xor_ln47' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 50 [1/1] (0.80ns) (out node of the LUT)   --->   "%and_ln49_2 = and i1 %and_ln49, i1 %xor_ln47" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:49->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:205]   --->   Operation 50 'and' 'and_ln49_2' <Predicate = true> <Delay = 0.80> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 2.55>
ST_5 : Operation 51 [1/1] (0.00ns) (grouped into LUT with out node lut_i)   --->   "%xor_ln45 = xor i1 %or_ln45_2, i1 1" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:45->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:205]   --->   Operation 51 'xor' 'xor_ln45' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 52 [1/1] (0.00ns) (grouped into LUT with out node lut_i)   --->   "%and_ln47_2 = and i1 %and_ln47, i1 %xor_ln45" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:47->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:205]   --->   Operation 52 'and' 'and_ln47_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 53 [1/1] (0.00ns) (grouped into LUT with out node lut_i)   --->   "%select_ln49 = select i1 %and_ln49_2, i3 4, i3 3" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:49->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:205]   --->   Operation 53 'select' 'select_ln49' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 54 [1/1] (0.00ns) (grouped into LUT with out node lut_i)   --->   "%or_ln49 = or i1 %and_ln49_2, i1 %and_ln47_2" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:49->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:205]   --->   Operation 54 'or' 'or_ln49' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 55 [1/1] (0.80ns) (out node of the LUT)   --->   "%lut_i = select i1 %or_ln49, i3 %select_ln49, i3 %select_ln45_2" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:49->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:205]   --->   Operation 55 'select' 'lut_i' <Predicate = true> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 56 [1/1] (0.00ns)   --->   "%zext_ln38 = zext i3 %lut_i" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:38->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:205]   --->   Operation 56 'zext' 'zext_ln38' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 57 [1/1] (0.00ns)   --->   "%sigmoid_lut109_addr = getelementptr i32 %sigmoid_lut109, i32 0, i32 %zext_ln38" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:58->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:205]   --->   Operation 57 'getelementptr' 'sigmoid_lut109_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 58 [2/2] (1.75ns)   --->   "%sigmoid_lut109_load = load i3 %sigmoid_lut109_addr" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:58->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:205]   --->   Operation 58 'load' 'sigmoid_lut109_load' <Predicate = true> <Delay = 1.75> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 8> <ROM>

State 6 <SV = 5> <Delay = 1.75>
ST_6 : Operation 59 [1/2] (1.75ns)   --->   "%sigmoid_lut109_load = load i3 %sigmoid_lut109_addr" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:58->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:205]   --->   Operation 59 'load' 'sigmoid_lut109_load' <Predicate = true> <Delay = 1.75> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 8> <ROM>
ST_6 : Operation 60 [1/1] (0.00ns)   --->   "%ret_ln205 = ret i32 %sigmoid_lut109_load" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:205]   --->   Operation 60 'ret' 'ret_ln205' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ p_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ sigmoid_lut109]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
p_read_3            (read         ) [ 0011100]
bitcast_ln41        (bitcast      ) [ 0000000]
tmp                 (partselect   ) [ 0000000]
trunc_ln41          (trunc        ) [ 0000000]
icmp_ln41           (icmp         ) [ 0000000]
icmp_ln41_2         (icmp         ) [ 0000000]
or_ln41             (or           ) [ 0001100]
tmp_s               (fcmp         ) [ 0000000]
and_ln41            (and          ) [ 0001100]
tmp_10              (fcmp         ) [ 0000100]
and_ln43            (and          ) [ 0000000]
tmp_11              (fcmp         ) [ 0000000]
and_ln45            (and          ) [ 0000000]
tmp_12              (fcmp         ) [ 0000000]
and_ln47            (and          ) [ 0000010]
tmp_13              (fcmp         ) [ 0000000]
and_ln49            (and          ) [ 0000000]
tmp_14              (fcmp         ) [ 0000000]
and_ln51            (and          ) [ 0000000]
tmp_15              (fcmp         ) [ 0000000]
and_ln53            (and          ) [ 0000000]
select_ln51         (select       ) [ 0000000]
or_ln51             (or           ) [ 0000000]
select_ln51_2       (select       ) [ 0000000]
select_ln41         (select       ) [ 0000000]
xor_ln41            (xor          ) [ 0000000]
and_ln43_2          (and          ) [ 0000000]
or_ln43             (or           ) [ 0000000]
xor_ln43            (xor          ) [ 0000000]
and_ln45_2          (and          ) [ 0000000]
select_ln45         (select       ) [ 0000000]
or_ln45             (or           ) [ 0000000]
select_ln45_2       (select       ) [ 0000010]
or_ln45_2           (or           ) [ 0000010]
or_ln47             (or           ) [ 0000000]
xor_ln47            (xor          ) [ 0000000]
and_ln49_2          (and          ) [ 0000010]
xor_ln45            (xor          ) [ 0000000]
and_ln47_2          (and          ) [ 0000000]
select_ln49         (select       ) [ 0000000]
or_ln49             (or           ) [ 0000000]
lut_i               (select       ) [ 0000000]
zext_ln38           (zext         ) [ 0000000]
sigmoid_lut109_addr (getelementptr) [ 0000001]
sigmoid_lut109_load (load         ) [ 0000000]
ret_ln205           (ret          ) [ 0000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="p_read">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="sigmoid_lut109">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sigmoid_lut109"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.float"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1004" name="p_read_3_read_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="32" slack="0"/>
<pin id="52" dir="0" index="1" bw="32" slack="0"/>
<pin id="53" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_3/1 "/>
</bind>
</comp>

<comp id="56" class="1004" name="sigmoid_lut109_addr_gep_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="32" slack="0"/>
<pin id="58" dir="0" index="1" bw="1" slack="0"/>
<pin id="59" dir="0" index="2" bw="3" slack="0"/>
<pin id="60" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="sigmoid_lut109_addr/5 "/>
</bind>
</comp>

<comp id="63" class="1004" name="grp_access_fu_63">
<pin_list>
<pin id="64" dir="0" index="0" bw="3" slack="0"/>
<pin id="65" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="66" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="67" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="sigmoid_lut109_load/5 "/>
</bind>
</comp>

<comp id="69" class="1004" name="grp_fu_69">
<pin_list>
<pin id="70" dir="0" index="0" bw="32" slack="0"/>
<pin id="71" dir="0" index="1" bw="32" slack="0"/>
<pin id="72" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_s/1 tmp_10/2 tmp_11/3 "/>
</bind>
</comp>

<comp id="77" class="1004" name="grp_fu_77">
<pin_list>
<pin id="78" dir="0" index="0" bw="32" slack="2"/>
<pin id="79" dir="0" index="1" bw="32" slack="0"/>
<pin id="80" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_12/3 "/>
</bind>
</comp>

<comp id="82" class="1004" name="grp_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="32" slack="2"/>
<pin id="84" dir="0" index="1" bw="32" slack="0"/>
<pin id="85" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_13/3 "/>
</bind>
</comp>

<comp id="87" class="1004" name="grp_fu_87">
<pin_list>
<pin id="88" dir="0" index="0" bw="32" slack="2"/>
<pin id="89" dir="0" index="1" bw="32" slack="0"/>
<pin id="90" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_14/3 "/>
</bind>
</comp>

<comp id="92" class="1004" name="grp_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="32" slack="2"/>
<pin id="94" dir="0" index="1" bw="32" slack="0"/>
<pin id="95" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_15/3 "/>
</bind>
</comp>

<comp id="97" class="1004" name="grp_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="1" slack="0"/>
<pin id="99" dir="0" index="1" bw="1" slack="0"/>
<pin id="100" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln41/2 and_ln45/4 "/>
</bind>
</comp>

<comp id="102" class="1004" name="bitcast_ln41_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="32" slack="1"/>
<pin id="104" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln41/2 "/>
</bind>
</comp>

<comp id="105" class="1004" name="tmp_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="8" slack="0"/>
<pin id="107" dir="0" index="1" bw="32" slack="0"/>
<pin id="108" dir="0" index="2" bw="6" slack="0"/>
<pin id="109" dir="0" index="3" bw="6" slack="0"/>
<pin id="110" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="115" class="1004" name="trunc_ln41_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="32" slack="0"/>
<pin id="117" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln41/2 "/>
</bind>
</comp>

<comp id="119" class="1004" name="icmp_ln41_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="8" slack="0"/>
<pin id="121" dir="0" index="1" bw="8" slack="0"/>
<pin id="122" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln41/2 "/>
</bind>
</comp>

<comp id="125" class="1004" name="icmp_ln41_2_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="23" slack="0"/>
<pin id="127" dir="0" index="1" bw="23" slack="0"/>
<pin id="128" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln41_2/2 "/>
</bind>
</comp>

<comp id="131" class="1004" name="or_ln41_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="1" slack="0"/>
<pin id="133" dir="0" index="1" bw="1" slack="0"/>
<pin id="134" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln41/2 "/>
</bind>
</comp>

<comp id="138" class="1004" name="and_ln43_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="1" slack="2"/>
<pin id="140" dir="0" index="1" bw="1" slack="1"/>
<pin id="141" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln43/4 "/>
</bind>
</comp>

<comp id="142" class="1004" name="and_ln47_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="1" slack="2"/>
<pin id="144" dir="0" index="1" bw="1" slack="0"/>
<pin id="145" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln47/4 "/>
</bind>
</comp>

<comp id="147" class="1004" name="and_ln49_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="1" slack="2"/>
<pin id="149" dir="0" index="1" bw="1" slack="0"/>
<pin id="150" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln49/4 "/>
</bind>
</comp>

<comp id="152" class="1004" name="and_ln51_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="1" slack="2"/>
<pin id="154" dir="0" index="1" bw="1" slack="0"/>
<pin id="155" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln51/4 "/>
</bind>
</comp>

<comp id="157" class="1004" name="and_ln53_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="1" slack="2"/>
<pin id="159" dir="0" index="1" bw="1" slack="0"/>
<pin id="160" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln53/4 "/>
</bind>
</comp>

<comp id="162" class="1004" name="select_ln51_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="1" slack="0"/>
<pin id="164" dir="0" index="1" bw="3" slack="0"/>
<pin id="165" dir="0" index="2" bw="3" slack="0"/>
<pin id="166" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln51/4 "/>
</bind>
</comp>

<comp id="170" class="1004" name="or_ln51_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="1" slack="0"/>
<pin id="172" dir="0" index="1" bw="1" slack="0"/>
<pin id="173" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln51/4 "/>
</bind>
</comp>

<comp id="176" class="1004" name="select_ln51_2_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="1" slack="0"/>
<pin id="178" dir="0" index="1" bw="3" slack="0"/>
<pin id="179" dir="0" index="2" bw="3" slack="0"/>
<pin id="180" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln51_2/4 "/>
</bind>
</comp>

<comp id="184" class="1004" name="select_ln41_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="1" slack="2"/>
<pin id="186" dir="0" index="1" bw="3" slack="0"/>
<pin id="187" dir="0" index="2" bw="3" slack="0"/>
<pin id="188" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln41/4 "/>
</bind>
</comp>

<comp id="191" class="1004" name="xor_ln41_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="1" slack="2"/>
<pin id="193" dir="0" index="1" bw="1" slack="0"/>
<pin id="194" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln41/4 "/>
</bind>
</comp>

<comp id="196" class="1004" name="and_ln43_2_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="1" slack="0"/>
<pin id="198" dir="0" index="1" bw="1" slack="0"/>
<pin id="199" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln43_2/4 "/>
</bind>
</comp>

<comp id="202" class="1004" name="or_ln43_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="1" slack="2"/>
<pin id="204" dir="0" index="1" bw="1" slack="0"/>
<pin id="205" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln43/4 "/>
</bind>
</comp>

<comp id="207" class="1004" name="xor_ln43_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="1" slack="0"/>
<pin id="209" dir="0" index="1" bw="1" slack="0"/>
<pin id="210" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln43/4 "/>
</bind>
</comp>

<comp id="213" class="1004" name="and_ln45_2_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="1" slack="0"/>
<pin id="215" dir="0" index="1" bw="1" slack="0"/>
<pin id="216" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln45_2/4 "/>
</bind>
</comp>

<comp id="219" class="1004" name="select_ln45_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="1" slack="0"/>
<pin id="221" dir="0" index="1" bw="3" slack="0"/>
<pin id="222" dir="0" index="2" bw="3" slack="0"/>
<pin id="223" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln45/4 "/>
</bind>
</comp>

<comp id="227" class="1004" name="or_ln45_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="1" slack="0"/>
<pin id="229" dir="0" index="1" bw="1" slack="0"/>
<pin id="230" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln45/4 "/>
</bind>
</comp>

<comp id="233" class="1004" name="select_ln45_2_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="1" slack="0"/>
<pin id="235" dir="0" index="1" bw="3" slack="0"/>
<pin id="236" dir="0" index="2" bw="3" slack="0"/>
<pin id="237" dir="1" index="3" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln45_2/4 "/>
</bind>
</comp>

<comp id="241" class="1004" name="or_ln45_2_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="1" slack="0"/>
<pin id="243" dir="0" index="1" bw="1" slack="0"/>
<pin id="244" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln45_2/4 "/>
</bind>
</comp>

<comp id="247" class="1004" name="or_ln47_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="1" slack="0"/>
<pin id="249" dir="0" index="1" bw="1" slack="0"/>
<pin id="250" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln47/4 "/>
</bind>
</comp>

<comp id="253" class="1004" name="xor_ln47_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="1" slack="0"/>
<pin id="255" dir="0" index="1" bw="1" slack="0"/>
<pin id="256" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln47/4 "/>
</bind>
</comp>

<comp id="259" class="1004" name="and_ln49_2_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="1" slack="0"/>
<pin id="261" dir="0" index="1" bw="1" slack="0"/>
<pin id="262" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln49_2/4 "/>
</bind>
</comp>

<comp id="265" class="1004" name="xor_ln45_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="1" slack="1"/>
<pin id="267" dir="0" index="1" bw="1" slack="0"/>
<pin id="268" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln45/5 "/>
</bind>
</comp>

<comp id="270" class="1004" name="and_ln47_2_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="1" slack="1"/>
<pin id="272" dir="0" index="1" bw="1" slack="0"/>
<pin id="273" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln47_2/5 "/>
</bind>
</comp>

<comp id="275" class="1004" name="select_ln49_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="1" slack="1"/>
<pin id="277" dir="0" index="1" bw="3" slack="0"/>
<pin id="278" dir="0" index="2" bw="3" slack="0"/>
<pin id="279" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln49/5 "/>
</bind>
</comp>

<comp id="282" class="1004" name="or_ln49_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="1" slack="1"/>
<pin id="284" dir="0" index="1" bw="1" slack="0"/>
<pin id="285" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln49/5 "/>
</bind>
</comp>

<comp id="287" class="1004" name="lut_i_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="1" slack="0"/>
<pin id="289" dir="0" index="1" bw="3" slack="0"/>
<pin id="290" dir="0" index="2" bw="3" slack="1"/>
<pin id="291" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="lut_i/5 "/>
</bind>
</comp>

<comp id="294" class="1004" name="zext_ln38_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="3" slack="0"/>
<pin id="296" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln38/5 "/>
</bind>
</comp>

<comp id="299" class="1005" name="p_read_3_reg_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="32" slack="1"/>
<pin id="301" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_read_3 "/>
</bind>
</comp>

<comp id="309" class="1005" name="or_ln41_reg_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="1" slack="2"/>
<pin id="311" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="or_ln41 "/>
</bind>
</comp>

<comp id="319" class="1005" name="and_ln41_reg_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="1" slack="1"/>
<pin id="321" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="and_ln41 "/>
</bind>
</comp>

<comp id="326" class="1005" name="tmp_10_reg_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="1" slack="1"/>
<pin id="328" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_10 "/>
</bind>
</comp>

<comp id="331" class="1005" name="and_ln47_reg_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="1" slack="1"/>
<pin id="333" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="and_ln47 "/>
</bind>
</comp>

<comp id="336" class="1005" name="select_ln45_2_reg_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="3" slack="1"/>
<pin id="338" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="select_ln45_2 "/>
</bind>
</comp>

<comp id="341" class="1005" name="or_ln45_2_reg_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="1" slack="1"/>
<pin id="343" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="or_ln45_2 "/>
</bind>
</comp>

<comp id="346" class="1005" name="and_ln49_2_reg_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="1" slack="1"/>
<pin id="348" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="and_ln49_2 "/>
</bind>
</comp>

<comp id="352" class="1005" name="sigmoid_lut109_addr_reg_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="3" slack="1"/>
<pin id="354" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="sigmoid_lut109_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="54"><net_src comp="4" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="55"><net_src comp="0" pin="0"/><net_sink comp="50" pin=1"/></net>

<net id="61"><net_src comp="2" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="62"><net_src comp="48" pin="0"/><net_sink comp="56" pin=1"/></net>

<net id="68"><net_src comp="56" pin="3"/><net_sink comp="63" pin=0"/></net>

<net id="73"><net_src comp="50" pin="2"/><net_sink comp="69" pin=0"/></net>

<net id="74"><net_src comp="6" pin="0"/><net_sink comp="69" pin=1"/></net>

<net id="75"><net_src comp="18" pin="0"/><net_sink comp="69" pin=1"/></net>

<net id="76"><net_src comp="20" pin="0"/><net_sink comp="69" pin=1"/></net>

<net id="81"><net_src comp="22" pin="0"/><net_sink comp="77" pin=1"/></net>

<net id="86"><net_src comp="24" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="91"><net_src comp="26" pin="0"/><net_sink comp="87" pin=1"/></net>

<net id="96"><net_src comp="28" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="101"><net_src comp="69" pin="2"/><net_sink comp="97" pin=1"/></net>

<net id="111"><net_src comp="8" pin="0"/><net_sink comp="105" pin=0"/></net>

<net id="112"><net_src comp="102" pin="1"/><net_sink comp="105" pin=1"/></net>

<net id="113"><net_src comp="10" pin="0"/><net_sink comp="105" pin=2"/></net>

<net id="114"><net_src comp="12" pin="0"/><net_sink comp="105" pin=3"/></net>

<net id="118"><net_src comp="102" pin="1"/><net_sink comp="115" pin=0"/></net>

<net id="123"><net_src comp="105" pin="4"/><net_sink comp="119" pin=0"/></net>

<net id="124"><net_src comp="14" pin="0"/><net_sink comp="119" pin=1"/></net>

<net id="129"><net_src comp="115" pin="1"/><net_sink comp="125" pin=0"/></net>

<net id="130"><net_src comp="16" pin="0"/><net_sink comp="125" pin=1"/></net>

<net id="135"><net_src comp="125" pin="2"/><net_sink comp="131" pin=0"/></net>

<net id="136"><net_src comp="119" pin="2"/><net_sink comp="131" pin=1"/></net>

<net id="137"><net_src comp="131" pin="2"/><net_sink comp="97" pin=0"/></net>

<net id="146"><net_src comp="77" pin="2"/><net_sink comp="142" pin=1"/></net>

<net id="151"><net_src comp="82" pin="2"/><net_sink comp="147" pin=1"/></net>

<net id="156"><net_src comp="87" pin="2"/><net_sink comp="152" pin=1"/></net>

<net id="161"><net_src comp="92" pin="2"/><net_sink comp="157" pin=1"/></net>

<net id="167"><net_src comp="152" pin="2"/><net_sink comp="162" pin=0"/></net>

<net id="168"><net_src comp="30" pin="0"/><net_sink comp="162" pin=1"/></net>

<net id="169"><net_src comp="32" pin="0"/><net_sink comp="162" pin=2"/></net>

<net id="174"><net_src comp="152" pin="2"/><net_sink comp="170" pin=0"/></net>

<net id="175"><net_src comp="157" pin="2"/><net_sink comp="170" pin=1"/></net>

<net id="181"><net_src comp="170" pin="2"/><net_sink comp="176" pin=0"/></net>

<net id="182"><net_src comp="162" pin="3"/><net_sink comp="176" pin=1"/></net>

<net id="183"><net_src comp="34" pin="0"/><net_sink comp="176" pin=2"/></net>

<net id="189"><net_src comp="36" pin="0"/><net_sink comp="184" pin=1"/></net>

<net id="190"><net_src comp="176" pin="3"/><net_sink comp="184" pin=2"/></net>

<net id="195"><net_src comp="38" pin="0"/><net_sink comp="191" pin=1"/></net>

<net id="200"><net_src comp="138" pin="2"/><net_sink comp="196" pin=0"/></net>

<net id="201"><net_src comp="191" pin="2"/><net_sink comp="196" pin=1"/></net>

<net id="206"><net_src comp="138" pin="2"/><net_sink comp="202" pin=1"/></net>

<net id="211"><net_src comp="202" pin="2"/><net_sink comp="207" pin=0"/></net>

<net id="212"><net_src comp="38" pin="0"/><net_sink comp="207" pin=1"/></net>

<net id="217"><net_src comp="97" pin="2"/><net_sink comp="213" pin=0"/></net>

<net id="218"><net_src comp="207" pin="2"/><net_sink comp="213" pin=1"/></net>

<net id="224"><net_src comp="213" pin="2"/><net_sink comp="219" pin=0"/></net>

<net id="225"><net_src comp="40" pin="0"/><net_sink comp="219" pin=1"/></net>

<net id="226"><net_src comp="42" pin="0"/><net_sink comp="219" pin=2"/></net>

<net id="231"><net_src comp="213" pin="2"/><net_sink comp="227" pin=0"/></net>

<net id="232"><net_src comp="196" pin="2"/><net_sink comp="227" pin=1"/></net>

<net id="238"><net_src comp="227" pin="2"/><net_sink comp="233" pin=0"/></net>

<net id="239"><net_src comp="219" pin="3"/><net_sink comp="233" pin=1"/></net>

<net id="240"><net_src comp="184" pin="3"/><net_sink comp="233" pin=2"/></net>

<net id="245"><net_src comp="202" pin="2"/><net_sink comp="241" pin=0"/></net>

<net id="246"><net_src comp="97" pin="2"/><net_sink comp="241" pin=1"/></net>

<net id="251"><net_src comp="241" pin="2"/><net_sink comp="247" pin=0"/></net>

<net id="252"><net_src comp="142" pin="2"/><net_sink comp="247" pin=1"/></net>

<net id="257"><net_src comp="247" pin="2"/><net_sink comp="253" pin=0"/></net>

<net id="258"><net_src comp="38" pin="0"/><net_sink comp="253" pin=1"/></net>

<net id="263"><net_src comp="147" pin="2"/><net_sink comp="259" pin=0"/></net>

<net id="264"><net_src comp="253" pin="2"/><net_sink comp="259" pin=1"/></net>

<net id="269"><net_src comp="38" pin="0"/><net_sink comp="265" pin=1"/></net>

<net id="274"><net_src comp="265" pin="2"/><net_sink comp="270" pin=1"/></net>

<net id="280"><net_src comp="44" pin="0"/><net_sink comp="275" pin=1"/></net>

<net id="281"><net_src comp="46" pin="0"/><net_sink comp="275" pin=2"/></net>

<net id="286"><net_src comp="270" pin="2"/><net_sink comp="282" pin=1"/></net>

<net id="292"><net_src comp="282" pin="2"/><net_sink comp="287" pin=0"/></net>

<net id="293"><net_src comp="275" pin="3"/><net_sink comp="287" pin=1"/></net>

<net id="297"><net_src comp="287" pin="3"/><net_sink comp="294" pin=0"/></net>

<net id="298"><net_src comp="294" pin="1"/><net_sink comp="56" pin=2"/></net>

<net id="302"><net_src comp="50" pin="2"/><net_sink comp="299" pin=0"/></net>

<net id="303"><net_src comp="299" pin="1"/><net_sink comp="102" pin=0"/></net>

<net id="304"><net_src comp="299" pin="1"/><net_sink comp="69" pin=0"/></net>

<net id="305"><net_src comp="299" pin="1"/><net_sink comp="77" pin=0"/></net>

<net id="306"><net_src comp="299" pin="1"/><net_sink comp="82" pin=0"/></net>

<net id="307"><net_src comp="299" pin="1"/><net_sink comp="87" pin=0"/></net>

<net id="308"><net_src comp="299" pin="1"/><net_sink comp="92" pin=0"/></net>

<net id="312"><net_src comp="131" pin="2"/><net_sink comp="309" pin=0"/></net>

<net id="313"><net_src comp="309" pin="1"/><net_sink comp="138" pin=0"/></net>

<net id="314"><net_src comp="309" pin="1"/><net_sink comp="97" pin=0"/></net>

<net id="315"><net_src comp="309" pin="1"/><net_sink comp="142" pin=0"/></net>

<net id="316"><net_src comp="309" pin="1"/><net_sink comp="147" pin=0"/></net>

<net id="317"><net_src comp="309" pin="1"/><net_sink comp="152" pin=0"/></net>

<net id="318"><net_src comp="309" pin="1"/><net_sink comp="157" pin=0"/></net>

<net id="322"><net_src comp="97" pin="2"/><net_sink comp="319" pin=0"/></net>

<net id="323"><net_src comp="319" pin="1"/><net_sink comp="184" pin=0"/></net>

<net id="324"><net_src comp="319" pin="1"/><net_sink comp="191" pin=0"/></net>

<net id="325"><net_src comp="319" pin="1"/><net_sink comp="202" pin=0"/></net>

<net id="329"><net_src comp="69" pin="2"/><net_sink comp="326" pin=0"/></net>

<net id="330"><net_src comp="326" pin="1"/><net_sink comp="138" pin=1"/></net>

<net id="334"><net_src comp="142" pin="2"/><net_sink comp="331" pin=0"/></net>

<net id="335"><net_src comp="331" pin="1"/><net_sink comp="270" pin=0"/></net>

<net id="339"><net_src comp="233" pin="3"/><net_sink comp="336" pin=0"/></net>

<net id="340"><net_src comp="336" pin="1"/><net_sink comp="287" pin=2"/></net>

<net id="344"><net_src comp="241" pin="2"/><net_sink comp="341" pin=0"/></net>

<net id="345"><net_src comp="341" pin="1"/><net_sink comp="265" pin=0"/></net>

<net id="349"><net_src comp="259" pin="2"/><net_sink comp="346" pin=0"/></net>

<net id="350"><net_src comp="346" pin="1"/><net_sink comp="275" pin=0"/></net>

<net id="351"><net_src comp="346" pin="1"/><net_sink comp="282" pin=0"/></net>

<net id="355"><net_src comp="56" pin="3"/><net_sink comp="352" pin=0"/></net>

<net id="356"><net_src comp="352" pin="1"/><net_sink comp="63" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: sigmoid_lut109 | {}
 - Input state : 
	Port: krnl_lut_sigmoid42 : p_read | {1 }
	Port: krnl_lut_sigmoid42 : sigmoid_lut109 | {5 6 }
  - Chain level:
	State 1
	State 2
		tmp : 1
		trunc_ln41 : 1
		icmp_ln41 : 2
		icmp_ln41_2 : 2
		or_ln41 : 3
		and_ln41 : 3
	State 3
	State 4
		and_ln45 : 1
		and_ln47 : 1
		and_ln49 : 1
		and_ln51 : 1
		and_ln53 : 1
		select_ln51 : 1
		or_ln51 : 1
		select_ln51_2 : 1
		select_ln41 : 2
		select_ln45_2 : 3
		or_ln45_2 : 1
		or_ln47 : 1
		xor_ln47 : 1
		and_ln49_2 : 1
	State 5
		zext_ln38 : 1
		sigmoid_lut109_addr : 2
		sigmoid_lut109_load : 3
	State 6
		ret_ln205 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------|---------|---------|
| Operation|    Functional Unit   |    FF   |   LUT   |
|----------|----------------------|---------|---------|
|          |  select_ln51_fu_162  |    0    |    3    |
|          | select_ln51_2_fu_176 |    0    |    3    |
|          |  select_ln41_fu_184  |    0    |    3    |
|  select  |  select_ln45_fu_219  |    0    |    3    |
|          | select_ln45_2_fu_233 |    0    |    3    |
|          |  select_ln49_fu_275  |    0    |    3    |
|          |     lut_i_fu_287     |    0    |    3    |
|----------|----------------------|---------|---------|
|   icmp   |   icmp_ln41_fu_119   |    0    |    4    |
|          |  icmp_ln41_2_fu_125  |    0    |    8    |
|----------|----------------------|---------|---------|
|          |       grp_fu_97      |    0    |    1    |
|          |    and_ln43_fu_138   |    0    |    1    |
|          |    and_ln47_fu_142   |    0    |    1    |
|          |    and_ln49_fu_147   |    0    |    1    |
|    and   |    and_ln51_fu_152   |    0    |    1    |
|          |    and_ln53_fu_157   |    0    |    1    |
|          |   and_ln43_2_fu_196  |    0    |    1    |
|          |   and_ln45_2_fu_213  |    0    |    1    |
|          |   and_ln49_2_fu_259  |    0    |    1    |
|          |   and_ln47_2_fu_270  |    0    |    1    |
|----------|----------------------|---------|---------|
|          |    or_ln41_fu_131    |    0    |    1    |
|          |    or_ln51_fu_170    |    0    |    1    |
|          |    or_ln43_fu_202    |    0    |    1    |
|    or    |    or_ln45_fu_227    |    0    |    1    |
|          |   or_ln45_2_fu_241   |    0    |    1    |
|          |    or_ln47_fu_247    |    0    |    1    |
|          |    or_ln49_fu_282    |    0    |    1    |
|----------|----------------------|---------|---------|
|          |    xor_ln41_fu_191   |    0    |    1    |
|    xor   |    xor_ln43_fu_207   |    0    |    1    |
|          |    xor_ln47_fu_253   |    0    |    1    |
|          |    xor_ln45_fu_265   |    0    |    1    |
|----------|----------------------|---------|---------|
|   read   |  p_read_3_read_fu_50 |    0    |    0    |
|----------|----------------------|---------|---------|
|          |       grp_fu_69      |    0    |    0    |
|          |       grp_fu_77      |    0    |    0    |
|   fcmp   |       grp_fu_82      |    0    |    0    |
|          |       grp_fu_87      |    0    |    0    |
|          |       grp_fu_92      |    0    |    0    |
|----------|----------------------|---------|---------|
|partselect|      tmp_fu_105      |    0    |    0    |
|----------|----------------------|---------|---------|
|   trunc  |   trunc_ln41_fu_115  |    0    |    0    |
|----------|----------------------|---------|---------|
|   zext   |   zext_ln38_fu_294   |    0    |    0    |
|----------|----------------------|---------|---------|
|   Total  |                      |    0    |    54   |
|----------|----------------------|---------|---------|

Memories:
N/A

* Register list:
+---------------------------+--------+
|                           |   FF   |
+---------------------------+--------+
|      and_ln41_reg_319     |    1   |
|      and_ln47_reg_331     |    1   |
|     and_ln49_2_reg_346    |    1   |
|      or_ln41_reg_309      |    1   |
|     or_ln45_2_reg_341     |    1   |
|      p_read_3_reg_299     |   32   |
|   select_ln45_2_reg_336   |    3   |
|sigmoid_lut109_addr_reg_352|    3   |
|       tmp_10_reg_326      |    1   |
+---------------------------+--------+
|           Total           |   44   |
+---------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_63 |  p0  |   2  |   3  |    6   ||    9    |
|     grp_fu_69    |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_69    |  p1  |   3  |  32  |   96   |
|     grp_fu_97    |  p0  |   2  |   1  |    2   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   168  || 5.21907 ||    27   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   54   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    5   |    -   |   27   |
|  Register |    -   |   44   |    -   |
+-----------+--------+--------+--------+
|   Total   |    5   |   44   |   81   |
+-----------+--------+--------+--------+
