INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shyam/SoundDisplay/SoundDisplay.srcs/sources_1/new/clock_twentyKHz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock_twentyKHz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shyam/SoundDisplay/SoundDisplay.srcs/sim_1/new/test_clk_20KHz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_clk_20KHz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shyam/SoundDisplay/SoundDisplay.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
