{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/ddl_ctrlr.bdf " "Source file: C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/ddl_ctrlr.bdf has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "" 0 -1 1371670362213 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "" 0 -1 1371670362213 ""}
{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/ddl_ctrlr.bdf " "Source file: C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/ddl_ctrlr.bdf has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "" 0 -1 1371670362229 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "" 0 -1 1371670362229 ""}
{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/ddl_ctrlr.bdf " "Source file: C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/ddl_ctrlr.bdf has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "" 0 -1 1371670362244 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "" 0 -1 1371670362244 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1371670362725 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.0 Build 178 05/31/2012 SJ Full Version " "Version 12.0 Build 178 05/31/2012 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1371670362726 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 19 21:32:42 2013 " "Processing started: Wed Jun 19 21:32:42 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1371670362726 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1371670362726 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off rcb_ctrlr -c ddl_ctrlr " "Command: quartus_map --read_settings_files=on --write_settings_files=off rcb_ctrlr -c ddl_ctrlr" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1371670362726 ""}
{ "Critical Warning" "WIDU_QIC_OFF_NOT_SUPPORTED" "" "Setting INCREMENTAL_COMPILATION to \"OFF\" is no longer supported. Assignment is ignored. To disable partitions, set the IGNORE_PARTITIONS global assignment to \"ON\" instead." {  } {  } 1 138069 "Setting INCREMENTAL_COMPILATION to \"OFF\" is no longer supported. Assignment is ignored. To disable partitions, set the IGNORE_PARTITIONS global assignment to \"ON\" instead." 0 0 "" 0 -1 1371670362910 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1 1371670362945 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "l0_delay.tdf 1 1 " "Found 1 design units, including 1 entities, in source file l0_delay.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 L0_DELAY " "Found entity 1: L0_DELAY" {  } { { "L0_DELAY.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/L0_DELAY.tdf" 6 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1371670362981 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1371670362981 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ttcrx_soft_reset_module.tdf 1 1 " "Found 1 design units, including 1 entities, in source file ttcrx_soft_reset_module.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 TTCRX_SOFT_RESET_MODULE " "Found entity 1: TTCRX_SOFT_RESET_MODULE" {  } { { "TTCRX_SOFT_RESET_MODULE.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/TTCRX_SOFT_RESET_MODULE.tdf" 9 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1371670362982 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1371670362982 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ddl_soft_reset_module.tdf 1 1 " "Found 1 design units, including 1 entities, in source file ddl_soft_reset_module.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 DDL_SOFT_RESET_MODULE " "Found entity 1: DDL_SOFT_RESET_MODULE" {  } { { "DDL_SOFT_RESET_MODULE.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/DDL_SOFT_RESET_MODULE.tdf" 6 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1371670362985 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1371670362985 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "generatore_clock.bdf 1 1 " "Found 1 design units, including 1 entities, in source file generatore_clock.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Generatore_Clock " "Found entity 1: Generatore_Clock" {  } { { "Generatore_Clock.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/Generatore_Clock.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1371670362986 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1371670362986 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alt_remote.vhd 8 4 " "Found 8 design units, including 4 entities, in source file alt_remote.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_remote_cntr_c88-RTL " "Found design unit 1: alt_remote_cntr_c88-RTL" {  } { { "alt_remote.vhd" "" { Text "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/alt_remote.vhd" 57 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1371670363381 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 alt_remote_cntr_b88-RTL " "Found design unit 2: alt_remote_cntr_b88-RTL" {  } { { "alt_remote.vhd" "" { Text "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/alt_remote.vhd" 316 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1371670363381 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 alt_remote_rmtupdt_srj-RTL " "Found design unit 3: alt_remote_rmtupdt_srj-RTL" {  } { { "alt_remote.vhd" "" { Text "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/alt_remote.vhd" 550 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1371670363381 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 alt_remote-RTL " "Found design unit 4: alt_remote-RTL" {  } { { "alt_remote.vhd" "" { Text "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/alt_remote.vhd" 1227 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1371670363381 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_remote_cntr_c88 " "Found entity 1: alt_remote_cntr_c88" {  } { { "alt_remote.vhd" "" { Text "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/alt_remote.vhd" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1371670363381 ""} { "Info" "ISGN_ENTITY_NAME" "2 alt_remote_cntr_b88 " "Found entity 2: alt_remote_cntr_b88" {  } { { "alt_remote.vhd" "" { Text "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/alt_remote.vhd" 306 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1371670363381 ""} { "Info" "ISGN_ENTITY_NAME" "3 alt_remote_rmtupdt_srj " "Found entity 3: alt_remote_rmtupdt_srj" {  } { { "alt_remote.vhd" "" { Text "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/alt_remote.vhd" 535 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1371670363381 ""} { "Info" "ISGN_ENTITY_NAME" "4 alt_remote " "Found entity 4: alt_remote" {  } { { "alt_remote.vhd" "" { Text "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/alt_remote.vhd" 1211 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1371670363381 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1371670363381 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ddlctrlr.tdf 1 1 " "Found 1 design units, including 1 entities, in source file ddlctrlr.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 ddlctrlr " "Found entity 1: ddlctrlr" {  } { { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/ddlctrlr.tdf" 8 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1371670363390 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1371670363390 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "header.tdf 1 1 " "Found 1 design units, including 1 entities, in source file header.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 header " "Found entity 1: header" {  } { { "header.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/header.tdf" 8 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1371670363393 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1371670363393 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ddl_ctrlr.bdf 1 1 " "Found 1 design units, including 1 entities, in source file ddl_ctrlr.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ddl_ctrlr " "Found entity 1: ddl_ctrlr" {  } { { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/ddl_ctrlr.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1371670363395 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1371670363395 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ttc_communication.tdf 1 1 " "Found 1 design units, including 1 entities, in source file ttc_communication.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 TTC_COMMUNICATION " "Found entity 1: TTC_COMMUNICATION" {  } { { "TTC_COMMUNICATION.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/TTC_COMMUNICATION.tdf" 8 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1371670363399 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1371670363399 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "l0_to_column_gen.tdf 1 1 " "Found 1 design units, including 1 entities, in source file l0_to_column_gen.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 L0_TO_COLUMN_GEN " "Found entity 1: L0_TO_COLUMN_GEN" {  } { { "L0_TO_COLUMN_GEN.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/L0_TO_COLUMN_GEN.tdf" 5 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1371670363401 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1371670363401 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ttcrx_soft_reset_module_1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file ttcrx_soft_reset_module_1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 TTCRX_SOFT_RESET_MODULE_1 " "Found entity 1: TTCRX_SOFT_RESET_MODULE_1" {  } { { "TTCRX_SOFT_RESET_MODULE_1.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/TTCRX_SOFT_RESET_MODULE_1.tdf" 9 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1371670363403 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1371670363403 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ddl_ctrlr " "Elaborating entity \"ddl_ctrlr\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1 1371670363451 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "BCNTRES " "Pin \"BCNTRES\" not connected" {  } { { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/ddl_ctrlr.bdf" { { 544 -304 -136 560 "BCNTRES" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "" 0 -1 1371670363476 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "EVCNTHStr " "Pin \"EVCNTHStr\" not connected" {  } { { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/ddl_ctrlr.bdf" { { 568 -304 -136 584 "EVCNTHStr" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "" 0 -1 1371670363476 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "EVCNTLStr " "Pin \"EVCNTLStr\" not connected" {  } { { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/ddl_ctrlr.bdf" { { 592 -304 -136 608 "EVCNTLStr" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "" 0 -1 1371670363476 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "SDA " "Pin \"SDA\" not connected" {  } { { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/ddl_ctrlr.bdf" { { 944 -312 -144 960 "SDA" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "" 0 -1 1371670363476 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "SCL " "Pin \"SCL\" not connected" {  } { { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/ddl_ctrlr.bdf" { { 928 -312 -144 944 "SCL" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "" 0 -1 1371670363476 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "EVCNTRES " "Pin \"EVCNTRES\" not connected" {  } { { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/ddl_ctrlr.bdf" { { 616 -304 -136 632 "EVCNTRES" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "" 0 -1 1371670363476 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "CLK_L1A " "Pin \"CLK_L1A\" not connected" {  } { { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/ddl_ctrlr.bdf" { { 680 -304 -136 696 "CLK_L1A" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "" 0 -1 1371670363476 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "BRCSTSTR2 " "Pin \"BRCSTSTR2\" not connected" {  } { { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/ddl_ctrlr.bdf" { { 432 -304 -136 448 "BRCSTSTR2" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "" 0 -1 1371670363477 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "L1_EXT " "Pin \"L1_EXT\" not connected" {  } { { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/ddl_ctrlr.bdf" { { 264 -280 -112 280 "L1_EXT" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "" 0 -1 1371670363477 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "G_BUSY " "Pin \"G_BUSY\" not connected" {  } { { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/ddl_ctrlr.bdf" { { 1008 -312 -144 1024 "G_BUSY" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "" 0 -1 1371670363477 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "DBLERRStr " "Pin \"DBLERRStr\" not connected" {  } { { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/ddl_ctrlr.bdf" { { 816 -304 -136 832 "DBLERRStr" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "" 0 -1 1371670363477 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "SINERRStr " "Pin \"SINERRStr\" not connected" {  } { { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/ddl_ctrlr.bdf" { { 840 -304 -136 856 "SINERRStr" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "" 0 -1 1371670363477 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "CLK40DES2 " "Pin \"CLK40DES2\" not connected" {  } { { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/ddl_ctrlr.bdf" { { 1216 -312 -144 1232 "CLK40DES2" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "" 0 -1 1371670363477 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "BRCSTSTR1 " "Pin \"BRCSTSTR1\" not connected" {  } { { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/ddl_ctrlr.bdf" { { 456 -304 -136 472 "BRCSTSTR1" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "" 0 -1 1371670363477 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "CLK40DES1_1 " "Pin \"CLK40DES1_1\" not connected" {  } { { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/ddl_ctrlr.bdf" { { 64 -280 -112 80 "CLK40DES1_1" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "" 0 -1 1371670363477 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "CLK40DES1_2 " "Pin \"CLK40DES1_2\" not connected" {  } { { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/ddl_ctrlr.bdf" { { 88 -280 -112 104 "CLK40DES1_2" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "" 0 -1 1371670363477 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "CLK40DES1_3 " "Pin \"CLK40DES1_3\" not connected" {  } { { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/ddl_ctrlr.bdf" { { 112 -280 -112 128 "CLK40DES1_3" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "" 0 -1 1371670363477 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "CLK40DES2_1 " "Pin \"CLK40DES2_1\" not connected" {  } { { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/ddl_ctrlr.bdf" { { 1240 -312 -144 1256 "CLK40DES2_1" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "" 0 -1 1371670363477 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "SPARE1_TTL " "Pin \"SPARE1_TTL\" not connected" {  } { { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/ddl_ctrlr.bdf" { { 1280 -320 -152 1296 "SPARE1_TTL" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "" 0 -1 1371670363477 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "SPARE2_TTL " "Pin \"SPARE2_TTL\" not connected" {  } { { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/ddl_ctrlr.bdf" { { 1304 -320 -152 1320 "SPARE2_TTL" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "" 0 -1 1371670363477 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "IN_RESETn_from_TTCRX " "Pin \"IN_RESETn_from_TTCRX\" not connected" {  } { { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/ddl_ctrlr.bdf" { { -208 -328 -160 -192 "IN_RESETn_from_TTCRX" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "" 0 -1 1371670363477 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "BRCST " "Pin \"BRCST\" not connected" {  } { { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/ddl_ctrlr.bdf" { { 408 -304 -136 424 "BRCST\[7..2\]" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "" 0 -1 1371670363477 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddlctrlr ddlctrlr:inst " "Elaborating entity \"ddlctrlr\" for hierarchy \"ddlctrlr:inst\"" {  } { { "ddl_ctrlr.bdf" "inst" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/ddl_ctrlr.bdf" { { 608 264 680 1344 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1371670363489 ""}
{ "Warning" "WSGN_SEARCH_FILE" "pll0.tdf 1 1 " "Using design file pll0.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 PLL0 " "Found entity 1: PLL0" {  } { { "pll0.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/pll0.tdf" 39 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1371670363502 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1 1371670363502 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL0 PLL0:inst44 " "Elaborating entity \"PLL0\" for hierarchy \"PLL0:inst44\"" {  } { { "ddl_ctrlr.bdf" "inst44" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/ddl_ctrlr.bdf" { { 3136 288 528 3368 "inst44" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1371670363503 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll PLL0:inst44\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"PLL0:inst44\|altpll:altpll_component\"" {  } { { "pll0.tdf" "altpll_component" { Text "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/pll0.tdf" 51 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1371670363531 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "PLL0:inst44\|altpll:altpll_component " "Elaborated megafunction instantiation \"PLL0:inst44\|altpll:altpll_component\"" {  } { { "pll0.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/pll0.tdf" 51 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1371670363535 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "PLL0:inst44\|altpll:altpll_component " "Instantiated megafunction \"PLL0:inst44\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1371670363536 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1371670363536 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1371670363536 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1371670363536 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1371670363536 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 2 " "Parameter \"clk1_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1371670363536 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1371670363536 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 1 " "Parameter \"clk1_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1371670363536 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1371670363536 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 4 " "Parameter \"clk2_divide_by\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1371670363536 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 50 " "Parameter \"clk2_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1371670363536 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 1 " "Parameter \"clk2_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1371670363536 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_phase_shift 0 " "Parameter \"clk2_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1371670363536 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_divide_by 1 " "Parameter \"clk3_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1371670363536 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_duty_cycle 50 " "Parameter \"clk3_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1371670363536 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_multiply_by 1 " "Parameter \"clk3_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1371670363536 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_phase_shift 0 " "Parameter \"clk3_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1371670363536 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk4_divide_by 1 " "Parameter \"clk4_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1371670363536 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk4_duty_cycle 50 " "Parameter \"clk4_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1371670363536 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk4_multiply_by 4 " "Parameter \"clk4_multiply_by\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1371670363536 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk4_phase_shift 0 " "Parameter \"clk4_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1371670363536 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1371670363536 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 25000 " "Parameter \"inclk0_input_frequency\" = \"25000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1371670363536 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix II " "Parameter \"intended_device_family\" = \"Stratix II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1371670363536 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1371670363536 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1371670363536 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type Enhanced " "Parameter \"pll_type\" = \"Enhanced\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1371670363536 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1371670363536 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1371670363536 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1371670363536 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1371670363536 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_USED " "Parameter \"port_clk2\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1371670363536 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_USED " "Parameter \"port_clk3\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1371670363536 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_USED " "Parameter \"port_clk4\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1371670363536 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1371670363536 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1371670363536 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1371670363536 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1371670363536 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1371670363536 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1371670363536 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1371670363536 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1371670363536 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1371670363536 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1371670363536 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1371670363536 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1371670363536 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_enable0 PORT_UNUSED " "Parameter \"port_enable0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1371670363536 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_enable1 PORT_UNUSED " "Parameter \"port_enable1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1371670363536 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1371670363536 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1371670363536 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1371670363536 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1371670363536 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1371670363536 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1371670363536 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1371670363536 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1371670363536 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1371670363536 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1371670363536 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1371670363536 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1371670363536 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1371670363536 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1371670363536 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1371670363536 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1371670363536 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1371670363536 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1371670363536 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1371670363536 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1371670363536 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1371670363536 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1371670363536 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_sclkout0 PORT_UNUSED " "Parameter \"port_sclkout0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1371670363536 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_sclkout1 PORT_UNUSED " "Parameter \"port_sclkout1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1371670363536 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "spread_frequency 0 " "Parameter \"spread_frequency\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1371670363536 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 6 " "Parameter \"width_clock\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1371670363536 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_phasecounterselect 4 " "Parameter \"width_phasecounterselect\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1371670363536 ""}  } { { "pll0.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/pll0.tdf" 51 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1371670363536 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DDL_SOFT_RESET_MODULE DDL_SOFT_RESET_MODULE:inst54 " "Elaborating entity \"DDL_SOFT_RESET_MODULE\" for hierarchy \"DDL_SOFT_RESET_MODULE:inst54\"" {  } { { "ddl_ctrlr.bdf" "inst54" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/ddl_ctrlr.bdf" { { 2648 248 600 2776 "inst54" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1371670363538 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Generatore_Clock Generatore_Clock:inst19 " "Elaborating entity \"Generatore_Clock\" for hierarchy \"Generatore_Clock:inst19\"" {  } { { "ddl_ctrlr.bdf" "inst19" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/ddl_ctrlr.bdf" { { 2648 -160 56 2744 "inst19" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1371670363539 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TTCRX_SOFT_RESET_MODULE TTCRX_SOFT_RESET_MODULE:inst66 " "Elaborating entity \"TTCRX_SOFT_RESET_MODULE\" for hierarchy \"TTCRX_SOFT_RESET_MODULE:inst66\"" {  } { { "ddl_ctrlr.bdf" "inst66" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/ddl_ctrlr.bdf" { { 2200 0 248 2296 "inst66" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1371670363541 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TTC_COMMUNICATION TTC_COMMUNICATION:inst13 " "Elaborating entity \"TTC_COMMUNICATION\" for hierarchy \"TTC_COMMUNICATION:inst13\"" {  } { { "ddl_ctrlr.bdf" "inst13" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/ddl_ctrlr.bdf" { { 1704 0 368 2152 "inst13" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1371670363542 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "L0_DELAY L0_DELAY:inst68 " "Elaborating entity \"L0_DELAY\" for hierarchy \"L0_DELAY:inst68\"" {  } { { "ddl_ctrlr.bdf" "inst68" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/ddl_ctrlr.bdf" { { 96 296 448 192 "inst68" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1371670363547 ""}
{ "Warning" "WSGN_SEARCH_FILE" "ddl_fifo.tdf 1 1 " "Using design file ddl_fifo.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 ddl_fifo " "Found entity 1: ddl_fifo" {  } { { "ddl_fifo.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/ddl_fifo.tdf" 36 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1371670363554 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1 1371670363554 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddl_fifo ddl_fifo:inst1 " "Elaborating entity \"ddl_fifo\" for hierarchy \"ddl_fifo:inst1\"" {  } { { "ddl_ctrlr.bdf" "inst1" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/ddl_ctrlr.bdf" { { 392 584 744 536 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1371670363555 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo ddl_fifo:inst1\|scfifo:scfifo_component " "Elaborating entity \"scfifo\" for hierarchy \"ddl_fifo:inst1\|scfifo:scfifo_component\"" {  } { { "ddl_fifo.tdf" "scfifo_component" { Text "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/ddl_fifo.tdf" 51 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1371670363595 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ddl_fifo:inst1\|scfifo:scfifo_component " "Elaborated megafunction instantiation \"ddl_fifo:inst1\|scfifo:scfifo_component\"" {  } { { "ddl_fifo.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/ddl_fifo.tdf" 51 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1371670363596 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ddl_fifo:inst1\|scfifo:scfifo_component " "Instantiated megafunction \"ddl_fifo:inst1\|scfifo:scfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHU 10 " "Parameter \"LPM_WIDTHU\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1371670363596 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE scfifo " "Parameter \"LPM_TYPE\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1371670363596 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INTENDED_DEVICE_FAMILY Stratix II " "Parameter \"INTENDED_DEVICE_FAMILY\" = \"Stratix II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1371670363596 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADD_RAM_OUTPUT_REGISTER ON " "Parameter \"ADD_RAM_OUTPUT_REGISTER\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1371670363596 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1371670363596 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NUMWORDS 1024 " "Parameter \"LPM_NUMWORDS\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1371670363596 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SHOWAHEAD OFF " "Parameter \"LPM_SHOWAHEAD\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1371670363596 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "UNDERFLOW_CHECKING ON " "Parameter \"UNDERFLOW_CHECKING\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1371670363596 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OVERFLOW_CHECKING ON " "Parameter \"OVERFLOW_CHECKING\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1371670363596 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "USE_EAB ON " "Parameter \"USE_EAB\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1371670363596 ""}  } { { "ddl_fifo.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/ddl_fifo.tdf" 51 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1371670363596 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_hu31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_hu31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_hu31 " "Found entity 1: scfifo_hu31" {  } { { "db/scfifo_hu31.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/db/scfifo_hu31.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1371670363641 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1371670363641 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_hu31 ddl_fifo:inst1\|scfifo:scfifo_component\|scfifo_hu31:auto_generated " "Elaborating entity \"scfifo_hu31\" for hierarchy \"ddl_fifo:inst1\|scfifo:scfifo_component\|scfifo_hu31:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/eda/altera/v12_0/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1371670363642 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_o441.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_o441.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_o441 " "Found entity 1: a_dpfifo_o441" {  } { { "db/a_dpfifo_o441.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/db/a_dpfifo_o441.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1371670363649 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1371670363649 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_o441 ddl_fifo:inst1\|scfifo:scfifo_component\|scfifo_hu31:auto_generated\|a_dpfifo_o441:dpfifo " "Elaborating entity \"a_dpfifo_o441\" for hierarchy \"ddl_fifo:inst1\|scfifo:scfifo_component\|scfifo_hu31:auto_generated\|a_dpfifo_o441:dpfifo\"" {  } { { "db/scfifo_hu31.tdf" "dpfifo" { Text "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/db/scfifo_hu31.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1371670363650 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_t3e1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_t3e1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_t3e1 " "Found entity 1: altsyncram_t3e1" {  } { { "db/altsyncram_t3e1.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/db/altsyncram_t3e1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1371670363704 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1371670363704 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_t3e1 ddl_fifo:inst1\|scfifo:scfifo_component\|scfifo_hu31:auto_generated\|a_dpfifo_o441:dpfifo\|altsyncram_t3e1:FIFOram " "Elaborating entity \"altsyncram_t3e1\" for hierarchy \"ddl_fifo:inst1\|scfifo:scfifo_component\|scfifo_hu31:auto_generated\|a_dpfifo_o441:dpfifo\|altsyncram_t3e1:FIFOram\"" {  } { { "db/a_dpfifo_o441.tdf" "FIFOram" { Text "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/db/a_dpfifo_o441.tdf" 46 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1371670363705 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_eq8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_eq8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_eq8 " "Found entity 1: cmpr_eq8" {  } { { "db/cmpr_eq8.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/db/cmpr_eq8.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1371670363751 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1371670363751 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_eq8 ddl_fifo:inst1\|scfifo:scfifo_component\|scfifo_hu31:auto_generated\|a_dpfifo_o441:dpfifo\|cmpr_eq8:almost_full_comparer " "Elaborating entity \"cmpr_eq8\" for hierarchy \"ddl_fifo:inst1\|scfifo:scfifo_component\|scfifo_hu31:auto_generated\|a_dpfifo_o441:dpfifo\|cmpr_eq8:almost_full_comparer\"" {  } { { "db/a_dpfifo_o441.tdf" "almost_full_comparer" { Text "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/db/a_dpfifo_o441.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1371670363751 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_eq8 ddl_fifo:inst1\|scfifo:scfifo_component\|scfifo_hu31:auto_generated\|a_dpfifo_o441:dpfifo\|cmpr_eq8:two_comparison " "Elaborating entity \"cmpr_eq8\" for hierarchy \"ddl_fifo:inst1\|scfifo:scfifo_component\|scfifo_hu31:auto_generated\|a_dpfifo_o441:dpfifo\|cmpr_eq8:two_comparison\"" {  } { { "db/a_dpfifo_o441.tdf" "two_comparison" { Text "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/db/a_dpfifo_o441.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1371670363753 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_kkb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_kkb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_kkb " "Found entity 1: cntr_kkb" {  } { { "db/cntr_kkb.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/db/cntr_kkb.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1371670363800 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1371670363800 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_kkb ddl_fifo:inst1\|scfifo:scfifo_component\|scfifo_hu31:auto_generated\|a_dpfifo_o441:dpfifo\|cntr_kkb:rd_ptr_msb " "Elaborating entity \"cntr_kkb\" for hierarchy \"ddl_fifo:inst1\|scfifo:scfifo_component\|scfifo_hu31:auto_generated\|a_dpfifo_o441:dpfifo\|cntr_kkb:rd_ptr_msb\"" {  } { { "db/a_dpfifo_o441.tdf" "rd_ptr_msb" { Text "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/db/a_dpfifo_o441.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1371670363800 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_8m7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_8m7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_8m7 " "Found entity 1: cntr_8m7" {  } { { "db/cntr_8m7.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/db/cntr_8m7.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1371670363846 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1371670363846 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_8m7 ddl_fifo:inst1\|scfifo:scfifo_component\|scfifo_hu31:auto_generated\|a_dpfifo_o441:dpfifo\|cntr_8m7:usedw_counter " "Elaborating entity \"cntr_8m7\" for hierarchy \"ddl_fifo:inst1\|scfifo:scfifo_component\|scfifo_hu31:auto_generated\|a_dpfifo_o441:dpfifo\|cntr_8m7:usedw_counter\"" {  } { { "db/a_dpfifo_o441.tdf" "usedw_counter" { Text "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/db/a_dpfifo_o441.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1371670363847 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_slb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_slb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_slb " "Found entity 1: cntr_slb" {  } { { "db/cntr_slb.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/db/cntr_slb.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1371670363893 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1371670363893 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_slb ddl_fifo:inst1\|scfifo:scfifo_component\|scfifo_hu31:auto_generated\|a_dpfifo_o441:dpfifo\|cntr_slb:wr_ptr " "Elaborating entity \"cntr_slb\" for hierarchy \"ddl_fifo:inst1\|scfifo:scfifo_component\|scfifo_hu31:auto_generated\|a_dpfifo_o441:dpfifo\|cntr_slb:wr_ptr\"" {  } { { "db/a_dpfifo_o441.tdf" "wr_ptr" { Text "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/db/a_dpfifo_o441.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1371670363893 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "header header:inst64 " "Elaborating entity \"header\" for hierarchy \"header:inst64\"" {  } { { "ddl_ctrlr.bdf" "inst64" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/ddl_ctrlr.bdf" { { 1720 736 1040 2008 "inst64" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1371670363896 ""}
{ "Warning" "WSGN_SEARCH_FILE" "ttcrx_resetn_counter.vhd 2 1 " "Using design file ttcrx_resetn_counter.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ttcrx_resetn_counter-SYN " "Found design unit 1: ttcrx_resetn_counter-SYN" {  } { { "ttcrx_resetn_counter.vhd" "" { Text "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/ttcrx_resetn_counter.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1371670363909 ""} { "Info" "ISGN_ENTITY_NAME" "1 TTCRX_RESETn_COUNTER " "Found entity 1: TTCRX_RESETn_COUNTER" {  } { { "ttcrx_resetn_counter.vhd" "" { Text "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/ttcrx_resetn_counter.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1371670363909 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1 1371670363909 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TTCRX_RESETn_COUNTER TTCRX_RESETn_COUNTER:inst50 " "Elaborating entity \"TTCRX_RESETn_COUNTER\" for hierarchy \"TTCRX_RESETn_COUNTER:inst50\"" {  } { { "ddl_ctrlr.bdf" "inst50" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/ddl_ctrlr.bdf" { { -464 1640 1816 -368 "inst50" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1371670363910 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter TTCRX_RESETn_COUNTER:inst50\|lpm_counter:lpm_counter_component " "Elaborating entity \"lpm_counter\" for hierarchy \"TTCRX_RESETn_COUNTER:inst50\|lpm_counter:lpm_counter_component\"" {  } { { "ttcrx_resetn_counter.vhd" "lpm_counter_component" { Text "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/ttcrx_resetn_counter.vhd" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1371670363928 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "TTCRX_RESETn_COUNTER:inst50\|lpm_counter:lpm_counter_component " "Elaborated megafunction instantiation \"TTCRX_RESETn_COUNTER:inst50\|lpm_counter:lpm_counter_component\"" {  } { { "ttcrx_resetn_counter.vhd" "" { Text "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/ttcrx_resetn_counter.vhd" 75 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1371670363931 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "TTCRX_RESETn_COUNTER:inst50\|lpm_counter:lpm_counter_component " "Instantiated megafunction \"TTCRX_RESETn_COUNTER:inst50\|lpm_counter:lpm_counter_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction UP " "Parameter \"lpm_direction\" = \"UP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1371670363931 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_port_updown PORT_UNUSED " "Parameter \"lpm_port_updown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1371670363931 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COUNTER " "Parameter \"lpm_type\" = \"LPM_COUNTER\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1371670363931 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1371670363931 ""}  } { { "ttcrx_resetn_counter.vhd" "" { Text "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/ttcrx_resetn_counter.vhd" 75 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1371670363931 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_d5i.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_d5i.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_d5i " "Found entity 1: cntr_d5i" {  } { { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/db/cntr_d5i.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1371670363977 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1371670363977 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_d5i TTCRX_RESETn_COUNTER:inst50\|lpm_counter:lpm_counter_component\|cntr_d5i:auto_generated " "Elaborating entity \"cntr_d5i\" for hierarchy \"TTCRX_RESETn_COUNTER:inst50\|lpm_counter:lpm_counter_component\|cntr_d5i:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/eda/altera/v12_0/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1371670363978 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "L0_TO_COLUMN_GEN L0_TO_COLUMN_GEN:inst74 " "Elaborating entity \"L0_TO_COLUMN_GEN\" for hierarchy \"L0_TO_COLUMN_GEN:inst74\"" {  } { { "ddl_ctrlr.bdf" "inst74" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/ddl_ctrlr.bdf" { { 48 592 848 176 "inst74" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1371670363990 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TTCRX_SOFT_RESET_MODULE_1 TTCRX_SOFT_RESET_MODULE_1:inst6 " "Elaborating entity \"TTCRX_SOFT_RESET_MODULE_1\" for hierarchy \"TTCRX_SOFT_RESET_MODULE_1:inst6\"" {  } { { "ddl_ctrlr.bdf" "inst6" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/ddl_ctrlr.bdf" { { 2360 -16 248 2456 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1371670363991 ""}
{ "Warning" "WSGN_SEARCH_FILE" "led_counter.vhd 2 1 " "Using design file led_counter.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 led_counter-SYN " "Found design unit 1: led_counter-SYN" {  } { { "led_counter.vhd" "" { Text "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/led_counter.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1371670363998 ""} { "Info" "ISGN_ENTITY_NAME" "1 LED_COUNTER " "Found entity 1: LED_COUNTER" {  } { { "led_counter.vhd" "" { Text "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/led_counter.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1371670363998 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1 1371670363998 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LED_COUNTER LED_COUNTER:inst58 " "Elaborating entity \"LED_COUNTER\" for hierarchy \"LED_COUNTER:inst58\"" {  } { { "ddl_ctrlr.bdf" "inst58" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/ddl_ctrlr.bdf" { { 1520 1744 1888 1632 "inst58" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1371670363998 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter LED_COUNTER:inst58\|lpm_counter:lpm_counter_component " "Elaborating entity \"lpm_counter\" for hierarchy \"LED_COUNTER:inst58\|lpm_counter:lpm_counter_component\"" {  } { { "led_counter.vhd" "lpm_counter_component" { Text "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/led_counter.vhd" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1371670364003 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "LED_COUNTER:inst58\|lpm_counter:lpm_counter_component " "Elaborated megafunction instantiation \"LED_COUNTER:inst58\|lpm_counter:lpm_counter_component\"" {  } { { "led_counter.vhd" "" { Text "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/led_counter.vhd" 79 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1371670364004 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LED_COUNTER:inst58\|lpm_counter:lpm_counter_component " "Instantiated megafunction \"LED_COUNTER:inst58\|lpm_counter:lpm_counter_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction UP " "Parameter \"lpm_direction\" = \"UP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1371670364004 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_port_updown PORT_UNUSED " "Parameter \"lpm_port_updown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1371670364004 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COUNTER " "Parameter \"lpm_type\" = \"LPM_COUNTER\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1371670364004 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 22 " "Parameter \"lpm_width\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1371670364004 ""}  } { { "led_counter.vhd" "" { Text "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/led_counter.vhd" 79 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1371670364004 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_c8j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_c8j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_c8j " "Found entity 1: cntr_c8j" {  } { { "db/cntr_c8j.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/db/cntr_c8j.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1371670364049 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1371670364049 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_c8j LED_COUNTER:inst58\|lpm_counter:lpm_counter_component\|cntr_c8j:auto_generated " "Elaborating entity \"cntr_c8j\" for hierarchy \"LED_COUNTER:inst58\|lpm_counter:lpm_counter_component\|cntr_c8j:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/eda/altera/v12_0/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1371670364050 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_remote alt_remote:inst3 " "Elaborating entity \"alt_remote\" for hierarchy \"alt_remote:inst3\"" {  } { { "ddl_ctrlr.bdf" "inst3" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/ddl_ctrlr.bdf" { { 2904 304 544 3096 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1371670364052 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_remote_rmtupdt_srj alt_remote:inst3\|alt_remote_rmtupdt_srj:alt_remote_rmtupdt_srj_component " "Elaborating entity \"alt_remote_rmtupdt_srj\" for hierarchy \"alt_remote:inst3\|alt_remote_rmtupdt_srj:alt_remote_rmtupdt_srj_component\"" {  } { { "alt_remote.vhd" "alt_remote_rmtupdt_srj_component" { Text "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/alt_remote.vhd" 1256 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1371670364053 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "w141w alt_remote.vhd(748) " "Verilog HDL or VHDL warning at alt_remote.vhd(748): object \"w141w\" assigned a value but never read" {  } { { "alt_remote.vhd" "" { Text "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/alt_remote.vhd" 748 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1371670364055 "|ddl_ctrlr|alt_remote:inst3|alt_remote_rmtupdt_srj:alt_remote_rmtupdt_srj_component"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "w199w alt_remote.vhd(753) " "Verilog HDL or VHDL warning at alt_remote.vhd(753): object \"w199w\" assigned a value but never read" {  } { { "alt_remote.vhd" "" { Text "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/alt_remote.vhd" 753 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1371670364055 "|ddl_ctrlr|alt_remote:inst3|alt_remote_rmtupdt_srj:alt_remote_rmtupdt_srj_component"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_remote_cntr_c88 alt_remote:inst3\|alt_remote_rmtupdt_srj:alt_remote_rmtupdt_srj_component\|alt_remote_cntr_c88:cntr2 " "Elaborating entity \"alt_remote_cntr_c88\" for hierarchy \"alt_remote:inst3\|alt_remote_rmtupdt_srj:alt_remote_rmtupdt_srj_component\|alt_remote_cntr_c88:cntr2\"" {  } { { "alt_remote.vhd" "cntr2" { Text "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/alt_remote.vhd" 1171 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1371670364055 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_remote_cntr_b88 alt_remote:inst3\|alt_remote_rmtupdt_srj:alt_remote_rmtupdt_srj_component\|alt_remote_cntr_b88:cntr3 " "Elaborating entity \"alt_remote_cntr_b88\" for hierarchy \"alt_remote:inst3\|alt_remote_rmtupdt_srj:alt_remote_rmtupdt_srj_component\|alt_remote_cntr_b88:cntr3\"" {  } { { "alt_remote.vhd" "cntr3" { Text "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/alt_remote.vhd" 1178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1371670364057 ""}
{ "Info" "ISGN_QIC_SYNTHESIS_TOP_ONE" "" "1 design partition requires Analysis and Synthesis" { { "Info" "ISGN_QIC_SYNTHESIS_REASON_FILE_CHANGE" "Top " "Partition \"Top\" requires synthesis because there were changes to its dependent source files" {  } {  } 0 12211 "Partition \"%1!s!\" requires synthesis because there were changes to its dependent source files" 0 0 "" 0 -1 1371670364232 ""}  } {  } 0 12205 "1 design partition requires Analysis and Synthesis" 0 0 "" 0 -1 1371670364232 ""}
{ "Info" "ISGN_QIC_NO_SYNTHESIS_TOP_ZERO" "" "No design partitions will skip synthesis in the current incremental compilation" {  } {  } 0 12209 "No design partitions will skip synthesis in the current incremental compilation" 0 0 "" 0 -1 1371670364232 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Generatore_Clock:inst19\|inst56 " "LATCH primitive \"Generatore_Clock:inst19\|inst56\" is permanently enabled" {  } { { "Generatore_Clock.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/Generatore_Clock.bdf" { { 872 856 920 952 "inst56" "" } } } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1 1371670364273 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Generatore_Clock:inst19\|inst48 " "LATCH primitive \"Generatore_Clock:inst19\|inst48\" is permanently enabled" {  } { { "Generatore_Clock.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/Generatore_Clock.bdf" { { 864 736 800 944 "inst48" "" } } } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1 1371670364273 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Generatore_Clock:inst19\|inst39 " "LATCH primitive \"Generatore_Clock:inst19\|inst39\" is permanently enabled" {  } { { "Generatore_Clock.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/Generatore_Clock.bdf" { { 856 624 688 936 "inst39" "" } } } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1 1371670364273 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Generatore_Clock:inst19\|inst38 " "LATCH primitive \"Generatore_Clock:inst19\|inst38\" is permanently enabled" {  } { { "Generatore_Clock.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/Generatore_Clock.bdf" { { 848 512 576 928 "inst38" "" } } } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1 1371670364273 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Generatore_Clock:inst19\|inst34 " "LATCH primitive \"Generatore_Clock:inst19\|inst34\" is permanently enabled" {  } { { "Generatore_Clock.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/Generatore_Clock.bdf" { { 840 384 448 920 "inst34" "" } } } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1 1371670364273 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Generatore_Clock:inst19\|inst25 " "LATCH primitive \"Generatore_Clock:inst19\|inst25\" is permanently enabled" {  } { { "Generatore_Clock.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/Generatore_Clock.bdf" { { 832 264 328 912 "inst25" "" } } } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1 1371670364273 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "16 " "Ignored 16 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_EXPANDER" "3 " "Ignored 3 EXPANDER buffer(s)" {  } {  } 0 13018 "Ignored %1!d! EXPANDER buffer(s)" 0 0 "" 0 -1 1371670364419 ""} { "Info" "IMLS_MLS_IGNORED_SOFT" "13 " "Ignored 13 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "" 0 -1 1371670364419 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "" 0 -1 1371670364419 ""}
{ "Info" "IQSYN_SYNTHESIZE_TOP_PARTITION" "" "Starting Logic Optimization and Technology Mapping for Top Partition" {  } {  } 0 281020 "Starting Logic Optimization and Technology Mapping for Top Partition" 0 0 "" 0 -1 1371670365504 ""}
{ "Info" "ISCL_SCL_WYSIWYG_RESYNTHESIS" "0 speed 248 " "Resynthesizing 0 WYSIWYG logic cells and I/Os using \"speed\" technology mapper which leaves 248 WYSIWYG logic cells and I/Os untouched" {  } {  } 0 17026 "Resynthesizing %1!d! WYSIWYG logic cells and I/Os using \"%2!s!\" technology mapper which leaves %3!d! WYSIWYG logic cells and I/Os untouched" 0 0 "" 0 -1 1371670365508 ""}
{ "Info" "IMLS_MLS_GATE_LEVEL_RETIMING_STARTED_INFO" "" "Performing gate-level register retiming" {  } {  } 0 13086 "Performing gate-level register retiming" 0 0 "" 0 -1 1371670365959 ""}
{ "Info" "IMLS_MLS_RETIMING_DONT_TOUCH_REGISTERS_HDR" "452 " "Not allowed to move 452 registers" { { "Info" "IMLS_MLS_RETIMING_DONT_TOUCH_REGISTERS_INPUT_DETAILS" "136 " "Not allowed to move at least 136 registers because they are in a sequence of registers directly fed by input pins" {  } {  } 0 13094 "Not allowed to move at least %1!d! registers because they are in a sequence of registers directly fed by input pins" 0 0 "" 0 -1 1371670366017 ""} { "Info" "IMLS_MLS_RETIMING_DONT_TOUCH_REGISTERS_OUTPUT_DETAILS" "1 " "Not allowed to move at least 1 registers because they feed output pins directly" {  } {  } 0 13095 "Not allowed to move at least %1!d! registers because they feed output pins directly" 0 0 "" 0 -1 1371670366017 ""} { "Info" "IMLS_MLS_RETIMING_DONT_TOUCH_REGISTERS_FED_BY_OTHER_CLOCK_DETAILS" "178 " "Not allowed to move at least 178 registers because they are fed by registers in a different clock domain" {  } {  } 0 13098 "Not allowed to move at least %1!d! registers because they are fed by registers in a different clock domain" 0 0 "" 0 -1 1371670366017 ""} { "Info" "IMLS_MLS_RETIMING_DONT_TOUCH_REGISTERS_FEEDING_OTHER_CLOCK_DETAILS" "110 " "Not allowed to move at least 110 registers because they feed registers in a different clock domain" {  } {  } 0 13099 "Not allowed to move at least %1!d! registers because they feed registers in a different clock domain" 0 0 "" 0 -1 1371670366017 ""} { "Info" "IMLS_MLS_RETIMING_DONT_TOUCH_REGISTERS_FEEDING_SECONDARIES_DETAILS" "27 " "Not allowed to move at least 27 registers because they feed clock or asynchronous control signals of other registers" {  } {  } 0 13100 "Not allowed to move at least %1!d! registers because they feed clock or asynchronous control signals of other registers" 0 0 "" 0 -1 1371670366017 ""}  } {  } 0 13093 "Not allowed to move %1!d! registers" 0 0 "" 0 -1 1371670366017 ""}
{ "Info" "IMLS_MLS_GATE_LEVEL_RETIMING_RESULTS_HDR" "2 " "The Quartus II software applied gate-level register retiming to 2 clock domains" { { "Info" "IMLS_MLS_GATE_LEVEL_RETIMING_RESULTS_DETAILS" "CLK40DES1 5 2 157 " "The Quartus II software applied gate-level register retiming to clock \"CLK40DES1\": created 5 new registers, removed 2 registers, left 157 registers untouched" {  } {  } 0 13092 "The Quartus II software applied gate-level register retiming to clock \"%1!s!\": created %2!d! new registers, removed %3!d! registers, left %4!d! registers untouched" 0 0 "" 0 -1 1371670366335 ""} { "Info" "IMLS_MLS_GATE_LEVEL_RETIMING_RESULTS_DETAILS" "!PLL0:inst44\|altpll:altpll_component\|_clk4 1 0 5 " "The Quartus II software applied gate-level register retiming to clock \"!PLL0:inst44\|altpll:altpll_component\|_clk4\": created 1 new registers, removed 0 registers, left 5 registers untouched" {  } {  } 0 13092 "The Quartus II software applied gate-level register retiming to clock \"%1!s!\": created %2!d! new registers, removed %3!d! registers, left %4!d! registers untouched" 0 0 "" 0 -1 1371670366335 ""}  } {  } 0 13089 "The Quartus II software applied gate-level register retiming to %1!d! clock domains" 0 0 "" 0 -1 1371670366335 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "SPARE_LVDS GND " "Pin \"SPARE_LVDS\" is stuck at GND" {  } { { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/ddl_ctrlr.bdf" { { 136 1120 1296 152 "SPARE_LVDS" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1371670366376 "|ddl_ctrlr|SPARE_LVDS"} { "Warning" "WMLS_MLS_STUCK_PIN" "G_SPARE1 GND " "Pin \"G_SPARE1\" is stuck at GND" {  } { { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/ddl_ctrlr.bdf" { { 168 1120 1296 184 "G_SPARE1" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1371670366376 "|ddl_ctrlr|G_SPARE1"} { "Warning" "WMLS_MLS_STUCK_PIN" "G_SPARE2 GND " "Pin \"G_SPARE2\" is stuck at GND" {  } { { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/ddl_ctrlr.bdf" { { 200 1120 1296 216 "G_SPARE2" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1371670366376 "|ddl_ctrlr|G_SPARE2"} { "Warning" "WMLS_MLS_STUCK_PIN" "DATABUS_ADD\[3\] GND " "Pin \"DATABUS_ADD\[3\]\" is stuck at GND" {  } { { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/ddl_ctrlr.bdf" { { 312 1080 1256 328 "DATABUS_ADD\[7..0\]" "" } { 256 1056 1232 272 "DATABUS_ADD\[12..8\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1371670366376 "|ddl_ctrlr|DATABUS_ADD[3]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1 1371670366376 ""}
{ "Info" "IFTM_FTM_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/ddlctrlr.tdf" 302 2 0 } } { "L0_TO_COLUMN_GEN.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/L0_TO_COLUMN_GEN.tdf" 25 2 0 } } { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/ddlctrlr.tdf" 226 2 0 } } { "alt_remote.vhd" "" { Text "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/alt_remote.vhd" 611 -1 0 } } { "L0_DELAY.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/L0_DELAY.tdf" 23 2 0 } } { "header.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/header.tdf" 64 2 0 } } { "DDL_SOFT_RESET_MODULE.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/DDL_SOFT_RESET_MODULE.tdf" 29 2 0 } } { "TTC_COMMUNICATION.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/TTC_COMMUNICATION.tdf" 144 2 0 } }  } 0 18000 "Registers with preset signals will power-up high" 0 0 "" 0 -1 1371670366401 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2 " "2 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "" 0 -1 1371670366989 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "Generatore_Clock:inst19\|inst60 " "Logic cell \"Generatore_Clock:inst19\|inst60\"" {  } { { "Generatore_Clock.bdf" "inst60" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/Generatore_Clock.bdf" { { 720 168 216 752 "inst60" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1 1371670367000 ""} { "Info" "ISCL_SCL_CELL_NAME" "inst28 " "Logic cell \"inst28\"" {  } { { "ddl_ctrlr.bdf" "inst28" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/ddl_ctrlr.bdf" { { 784 1272 1320 816 "inst28" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1 1371670367000 ""} { "Info" "ISCL_SCL_CELL_NAME" "Generatore_Clock:inst19\|inst61 " "Logic cell \"Generatore_Clock:inst19\|inst61\"" {  } { { "Generatore_Clock.bdf" "inst61" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/Generatore_Clock.bdf" { { 720 216 264 752 "inst61" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1 1371670367000 ""} { "Info" "ISCL_SCL_CELL_NAME" "Generatore_Clock:inst19\|inst62 " "Logic cell \"Generatore_Clock:inst19\|inst62\"" {  } { { "Generatore_Clock.bdf" "inst62" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/Generatore_Clock.bdf" { { 720 264 312 752 "inst62" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1 1371670367000 ""} { "Info" "ISCL_SCL_CELL_NAME" "Generatore_Clock:inst19\|inst63 " "Logic cell \"Generatore_Clock:inst19\|inst63\"" {  } { { "Generatore_Clock.bdf" "inst63" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/Generatore_Clock.bdf" { { 720 312 360 752 "inst63" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1 1371670367000 ""} { "Info" "ISCL_SCL_CELL_NAME" "Generatore_Clock:inst19\|inst64 " "Logic cell \"Generatore_Clock:inst19\|inst64\"" {  } { { "Generatore_Clock.bdf" "inst64" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/Generatore_Clock.bdf" { { 720 360 408 752 "inst64" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1 1371670367000 ""} { "Info" "ISCL_SCL_CELL_NAME" "Generatore_Clock:inst19\|inst65 " "Logic cell \"Generatore_Clock:inst19\|inst65\"" {  } { { "Generatore_Clock.bdf" "inst65" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/Generatore_Clock.bdf" { { 720 408 456 752 "inst65" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1 1371670367000 ""} { "Info" "ISCL_SCL_CELL_NAME" "Generatore_Clock:inst19\|inst66 " "Logic cell \"Generatore_Clock:inst19\|inst66\"" {  } { { "Generatore_Clock.bdf" "inst66" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/Generatore_Clock.bdf" { { 720 456 504 752 "inst66" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1 1371670367000 ""} { "Info" "ISCL_SCL_CELL_NAME" "Generatore_Clock:inst19\|inst67 " "Logic cell \"Generatore_Clock:inst19\|inst67\"" {  } { { "Generatore_Clock.bdf" "inst67" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/Generatore_Clock.bdf" { { 720 504 552 752 "inst67" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1 1371670367000 ""} { "Info" "ISCL_SCL_CELL_NAME" "Generatore_Clock:inst19\|inst68 " "Logic cell \"Generatore_Clock:inst19\|inst68\"" {  } { { "Generatore_Clock.bdf" "inst68" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/Generatore_Clock.bdf" { { 720 552 600 752 "inst68" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1 1371670367000 ""} { "Info" "ISCL_SCL_CELL_NAME" "Generatore_Clock:inst19\|inst69 " "Logic cell \"Generatore_Clock:inst19\|inst69\"" {  } { { "Generatore_Clock.bdf" "inst69" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/Generatore_Clock.bdf" { { 720 600 648 752 "inst69" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1 1371670367000 ""} { "Info" "ISCL_SCL_CELL_NAME" "Generatore_Clock:inst19\|inst70 " "Logic cell \"Generatore_Clock:inst19\|inst70\"" {  } { { "Generatore_Clock.bdf" "inst70" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/Generatore_Clock.bdf" { { 720 648 696 752 "inst70" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1 1371670367000 ""} { "Info" "ISCL_SCL_CELL_NAME" "Generatore_Clock:inst19\|inst71 " "Logic cell \"Generatore_Clock:inst19\|inst71\"" {  } { { "Generatore_Clock.bdf" "inst71" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/Generatore_Clock.bdf" { { 720 696 744 752 "inst71" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1 1371670367000 ""} { "Info" "ISCL_SCL_CELL_NAME" "Generatore_Clock:inst19\|inst72 " "Logic cell \"Generatore_Clock:inst19\|inst72\"" {  } { { "Generatore_Clock.bdf" "inst72" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/Generatore_Clock.bdf" { { 720 744 792 752 "inst72" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1 1371670367000 ""} { "Info" "ISCL_SCL_CELL_NAME" "Generatore_Clock:inst19\|inst73 " "Logic cell \"Generatore_Clock:inst19\|inst73\"" {  } { { "Generatore_Clock.bdf" "inst73" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/Generatore_Clock.bdf" { { 720 792 840 752 "inst73" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1 1371670367000 ""} { "Info" "ISCL_SCL_CELL_NAME" "Generatore_Clock:inst19\|inst74 " "Logic cell \"Generatore_Clock:inst19\|inst74\"" {  } { { "Generatore_Clock.bdf" "inst74" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/Generatore_Clock.bdf" { { 720 840 888 752 "inst74" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1 1371670367000 ""} { "Info" "ISCL_SCL_CELL_NAME" "Generatore_Clock:inst19\|inst75 " "Logic cell \"Generatore_Clock:inst19\|inst75\"" {  } { { "Generatore_Clock.bdf" "inst75" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/Generatore_Clock.bdf" { { 720 888 936 752 "inst75" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1 1371670367000 ""} { "Info" "ISCL_SCL_CELL_NAME" "Generatore_Clock:inst19\|inst77 " "Logic cell \"Generatore_Clock:inst19\|inst77\"" {  } { { "Generatore_Clock.bdf" "inst77" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/Generatore_Clock.bdf" { { 648 168 216 680 "inst77" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1 1371670367000 ""} { "Info" "ISCL_SCL_CELL_NAME" "Generatore_Clock:inst19\|inst78 " "Logic cell \"Generatore_Clock:inst19\|inst78\"" {  } { { "Generatore_Clock.bdf" "inst78" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/Generatore_Clock.bdf" { { 648 216 264 680 "inst78" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1 1371670367000 ""} { "Info" "ISCL_SCL_CELL_NAME" "Generatore_Clock:inst19\|inst79 " "Logic cell \"Generatore_Clock:inst19\|inst79\"" {  } { { "Generatore_Clock.bdf" "inst79" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/Generatore_Clock.bdf" { { 648 264 312 680 "inst79" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1 1371670367000 ""} { "Info" "ISCL_SCL_CELL_NAME" "Generatore_Clock:inst19\|inst80 " "Logic cell \"Generatore_Clock:inst19\|inst80\"" {  } { { "Generatore_Clock.bdf" "inst80" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/Generatore_Clock.bdf" { { 648 312 360 680 "inst80" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1 1371670367000 ""} { "Info" "ISCL_SCL_CELL_NAME" "Generatore_Clock:inst19\|inst81 " "Logic cell \"Generatore_Clock:inst19\|inst81\"" {  } { { "Generatore_Clock.bdf" "inst81" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/Generatore_Clock.bdf" { { 648 360 408 680 "inst81" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1 1371670367000 ""} { "Info" "ISCL_SCL_CELL_NAME" "Generatore_Clock:inst19\|inst82 " "Logic cell \"Generatore_Clock:inst19\|inst82\"" {  } { { "Generatore_Clock.bdf" "inst82" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/Generatore_Clock.bdf" { { 648 408 456 680 "inst82" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1 1371670367000 ""} { "Info" "ISCL_SCL_CELL_NAME" "Generatore_Clock:inst19\|inst83 " "Logic cell \"Generatore_Clock:inst19\|inst83\"" {  } { { "Generatore_Clock.bdf" "inst83" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/Generatore_Clock.bdf" { { 648 456 504 680 "inst83" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1 1371670367000 ""} { "Info" "ISCL_SCL_CELL_NAME" "Generatore_Clock:inst19\|inst84 " "Logic cell \"Generatore_Clock:inst19\|inst84\"" {  } { { "Generatore_Clock.bdf" "inst84" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/Generatore_Clock.bdf" { { 648 504 552 680 "inst84" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1 1371670367000 ""} { "Info" "ISCL_SCL_CELL_NAME" "Generatore_Clock:inst19\|inst85 " "Logic cell \"Generatore_Clock:inst19\|inst85\"" {  } { { "Generatore_Clock.bdf" "inst85" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/Generatore_Clock.bdf" { { 648 552 600 680 "inst85" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1 1371670367000 ""} { "Info" "ISCL_SCL_CELL_NAME" "Generatore_Clock:inst19\|inst86 " "Logic cell \"Generatore_Clock:inst19\|inst86\"" {  } { { "Generatore_Clock.bdf" "inst86" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/Generatore_Clock.bdf" { { 648 600 648 680 "inst86" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1 1371670367000 ""} { "Info" "ISCL_SCL_CELL_NAME" "Generatore_Clock:inst19\|inst87 " "Logic cell \"Generatore_Clock:inst19\|inst87\"" {  } { { "Generatore_Clock.bdf" "inst87" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/Generatore_Clock.bdf" { { 648 648 696 680 "inst87" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1 1371670367000 ""} { "Info" "ISCL_SCL_CELL_NAME" "Generatore_Clock:inst19\|inst88 " "Logic cell \"Generatore_Clock:inst19\|inst88\"" {  } { { "Generatore_Clock.bdf" "inst88" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/Generatore_Clock.bdf" { { 648 696 744 680 "inst88" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1 1371670367000 ""} { "Info" "ISCL_SCL_CELL_NAME" "Generatore_Clock:inst19\|inst89 " "Logic cell \"Generatore_Clock:inst19\|inst89\"" {  } { { "Generatore_Clock.bdf" "inst89" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/Generatore_Clock.bdf" { { 648 744 792 680 "inst89" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1 1371670367000 ""} { "Info" "ISCL_SCL_CELL_NAME" "Generatore_Clock:inst19\|inst90 " "Logic cell \"Generatore_Clock:inst19\|inst90\"" {  } { { "Generatore_Clock.bdf" "inst90" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/Generatore_Clock.bdf" { { 648 792 840 680 "inst90" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1 1371670367000 ""} { "Info" "ISCL_SCL_CELL_NAME" "Generatore_Clock:inst19\|inst91 " "Logic cell \"Generatore_Clock:inst19\|inst91\"" {  } { { "Generatore_Clock.bdf" "inst91" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/Generatore_Clock.bdf" { { 648 840 888 680 "inst91" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1 1371670367000 ""} { "Info" "ISCL_SCL_CELL_NAME" "Generatore_Clock:inst19\|inst92 " "Logic cell \"Generatore_Clock:inst19\|inst92\"" {  } { { "Generatore_Clock.bdf" "inst92" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/Generatore_Clock.bdf" { { 648 888 936 680 "inst92" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1 1371670367000 ""} { "Info" "ISCL_SCL_CELL_NAME" "Generatore_Clock:inst19\|inst93 " "Logic cell \"Generatore_Clock:inst19\|inst93\"" {  } { { "Generatore_Clock.bdf" "inst93" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/Generatore_Clock.bdf" { { 576 168 216 608 "inst93" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1 1371670367000 ""} { "Info" "ISCL_SCL_CELL_NAME" "Generatore_Clock:inst19\|inst94 " "Logic cell \"Generatore_Clock:inst19\|inst94\"" {  } { { "Generatore_Clock.bdf" "inst94" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/Generatore_Clock.bdf" { { 576 216 264 608 "inst94" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1 1371670367000 ""} { "Info" "ISCL_SCL_CELL_NAME" "Generatore_Clock:inst19\|inst95 " "Logic cell \"Generatore_Clock:inst19\|inst95\"" {  } { { "Generatore_Clock.bdf" "inst95" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/Generatore_Clock.bdf" { { 576 264 312 608 "inst95" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1 1371670367000 ""} { "Info" "ISCL_SCL_CELL_NAME" "Generatore_Clock:inst19\|inst96 " "Logic cell \"Generatore_Clock:inst19\|inst96\"" {  } { { "Generatore_Clock.bdf" "inst96" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/Generatore_Clock.bdf" { { 576 312 360 608 "inst96" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1 1371670367000 ""} { "Info" "ISCL_SCL_CELL_NAME" "Generatore_Clock:inst19\|inst97 " "Logic cell \"Generatore_Clock:inst19\|inst97\"" {  } { { "Generatore_Clock.bdf" "inst97" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/Generatore_Clock.bdf" { { 576 360 408 608 "inst97" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1 1371670367000 ""} { "Info" "ISCL_SCL_CELL_NAME" "Generatore_Clock:inst19\|inst98 " "Logic cell \"Generatore_Clock:inst19\|inst98\"" {  } { { "Generatore_Clock.bdf" "inst98" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/Generatore_Clock.bdf" { { 576 408 456 608 "inst98" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1 1371670367000 ""} { "Info" "ISCL_SCL_CELL_NAME" "Generatore_Clock:inst19\|inst99 " "Logic cell \"Generatore_Clock:inst19\|inst99\"" {  } { { "Generatore_Clock.bdf" "inst99" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/Generatore_Clock.bdf" { { 576 456 504 608 "inst99" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1 1371670367000 ""} { "Info" "ISCL_SCL_CELL_NAME" "Generatore_Clock:inst19\|inst100 " "Logic cell \"Generatore_Clock:inst19\|inst100\"" {  } { { "Generatore_Clock.bdf" "inst100" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/Generatore_Clock.bdf" { { 576 504 552 608 "inst100" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1 1371670367000 ""} { "Info" "ISCL_SCL_CELL_NAME" "Generatore_Clock:inst19\|inst101 " "Logic cell \"Generatore_Clock:inst19\|inst101\"" {  } { { "Generatore_Clock.bdf" "inst101" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/Generatore_Clock.bdf" { { 576 552 600 608 "inst101" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1 1371670367000 ""} { "Info" "ISCL_SCL_CELL_NAME" "Generatore_Clock:inst19\|inst102 " "Logic cell \"Generatore_Clock:inst19\|inst102\"" {  } { { "Generatore_Clock.bdf" "inst102" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/Generatore_Clock.bdf" { { 576 600 648 608 "inst102" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1 1371670367000 ""} { "Info" "ISCL_SCL_CELL_NAME" "Generatore_Clock:inst19\|inst103 " "Logic cell \"Generatore_Clock:inst19\|inst103\"" {  } { { "Generatore_Clock.bdf" "inst103" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/Generatore_Clock.bdf" { { 576 648 696 608 "inst103" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1 1371670367000 ""} { "Info" "ISCL_SCL_CELL_NAME" "Generatore_Clock:inst19\|inst104 " "Logic cell \"Generatore_Clock:inst19\|inst104\"" {  } { { "Generatore_Clock.bdf" "inst104" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/Generatore_Clock.bdf" { { 576 696 744 608 "inst104" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1 1371670367000 ""} { "Info" "ISCL_SCL_CELL_NAME" "Generatore_Clock:inst19\|inst105 " "Logic cell \"Generatore_Clock:inst19\|inst105\"" {  } { { "Generatore_Clock.bdf" "inst105" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/Generatore_Clock.bdf" { { 576 744 792 608 "inst105" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1 1371670367000 ""} { "Info" "ISCL_SCL_CELL_NAME" "Generatore_Clock:inst19\|inst106 " "Logic cell \"Generatore_Clock:inst19\|inst106\"" {  } { { "Generatore_Clock.bdf" "inst106" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/Generatore_Clock.bdf" { { 576 792 840 608 "inst106" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1 1371670367000 ""} { "Info" "ISCL_SCL_CELL_NAME" "Generatore_Clock:inst19\|inst107 " "Logic cell \"Generatore_Clock:inst19\|inst107\"" {  } { { "Generatore_Clock.bdf" "inst107" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/Generatore_Clock.bdf" { { 576 840 888 608 "inst107" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1 1371670367000 ""} { "Info" "ISCL_SCL_CELL_NAME" "Generatore_Clock:inst19\|inst108 " "Logic cell \"Generatore_Clock:inst19\|inst108\"" {  } { { "Generatore_Clock.bdf" "inst108" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/Generatore_Clock.bdf" { { 576 888 936 608 "inst108" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1 1371670367000 ""} { "Info" "ISCL_SCL_CELL_NAME" "Generatore_Clock:inst19\|inst109 " "Logic cell \"Generatore_Clock:inst19\|inst109\"" {  } { { "Generatore_Clock.bdf" "inst109" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/Generatore_Clock.bdf" { { 504 168 216 536 "inst109" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1 1371670367000 ""} { "Info" "ISCL_SCL_CELL_NAME" "Generatore_Clock:inst19\|inst110 " "Logic cell \"Generatore_Clock:inst19\|inst110\"" {  } { { "Generatore_Clock.bdf" "inst110" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/Generatore_Clock.bdf" { { 504 216 264 536 "inst110" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1 1371670367000 ""} { "Info" "ISCL_SCL_CELL_NAME" "Generatore_Clock:inst19\|inst111 " "Logic cell \"Generatore_Clock:inst19\|inst111\"" {  } { { "Generatore_Clock.bdf" "inst111" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/Generatore_Clock.bdf" { { 504 264 312 536 "inst111" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1 1371670367000 ""} { "Info" "ISCL_SCL_CELL_NAME" "Generatore_Clock:inst19\|inst112 " "Logic cell \"Generatore_Clock:inst19\|inst112\"" {  } { { "Generatore_Clock.bdf" "inst112" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/Generatore_Clock.bdf" { { 504 312 360 536 "inst112" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1 1371670367000 ""} { "Info" "ISCL_SCL_CELL_NAME" "Generatore_Clock:inst19\|inst113 " "Logic cell \"Generatore_Clock:inst19\|inst113\"" {  } { { "Generatore_Clock.bdf" "inst113" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/Generatore_Clock.bdf" { { 504 360 408 536 "inst113" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1 1371670367000 ""} { "Info" "ISCL_SCL_CELL_NAME" "Generatore_Clock:inst19\|inst114 " "Logic cell \"Generatore_Clock:inst19\|inst114\"" {  } { { "Generatore_Clock.bdf" "inst114" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/Generatore_Clock.bdf" { { 504 408 456 536 "inst114" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1 1371670367000 ""} { "Info" "ISCL_SCL_CELL_NAME" "Generatore_Clock:inst19\|inst115 " "Logic cell \"Generatore_Clock:inst19\|inst115\"" {  } { { "Generatore_Clock.bdf" "inst115" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/Generatore_Clock.bdf" { { 504 456 504 536 "inst115" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1 1371670367000 ""} { "Info" "ISCL_SCL_CELL_NAME" "Generatore_Clock:inst19\|inst116 " "Logic cell \"Generatore_Clock:inst19\|inst116\"" {  } { { "Generatore_Clock.bdf" "inst116" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/Generatore_Clock.bdf" { { 504 504 552 536 "inst116" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1 1371670367000 ""} { "Info" "ISCL_SCL_CELL_NAME" "Generatore_Clock:inst19\|inst117 " "Logic cell \"Generatore_Clock:inst19\|inst117\"" {  } { { "Generatore_Clock.bdf" "inst117" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/Generatore_Clock.bdf" { { 504 552 600 536 "inst117" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1 1371670367000 ""} { "Info" "ISCL_SCL_CELL_NAME" "Generatore_Clock:inst19\|inst118 " "Logic cell \"Generatore_Clock:inst19\|inst118\"" {  } { { "Generatore_Clock.bdf" "inst118" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/Generatore_Clock.bdf" { { 504 600 648 536 "inst118" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1 1371670367000 ""} { "Info" "ISCL_SCL_CELL_NAME" "Generatore_Clock:inst19\|inst119 " "Logic cell \"Generatore_Clock:inst19\|inst119\"" {  } { { "Generatore_Clock.bdf" "inst119" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/Generatore_Clock.bdf" { { 504 648 696 536 "inst119" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1 1371670367000 ""} { "Info" "ISCL_SCL_CELL_NAME" "Generatore_Clock:inst19\|inst120 " "Logic cell \"Generatore_Clock:inst19\|inst120\"" {  } { { "Generatore_Clock.bdf" "inst120" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/Generatore_Clock.bdf" { { 504 696 744 536 "inst120" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1 1371670367000 ""} { "Info" "ISCL_SCL_CELL_NAME" "Generatore_Clock:inst19\|inst121 " "Logic cell \"Generatore_Clock:inst19\|inst121\"" {  } { { "Generatore_Clock.bdf" "inst121" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/Generatore_Clock.bdf" { { 504 744 792 536 "inst121" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1 1371670367000 ""} { "Info" "ISCL_SCL_CELL_NAME" "Generatore_Clock:inst19\|inst122 " "Logic cell \"Generatore_Clock:inst19\|inst122\"" {  } { { "Generatore_Clock.bdf" "inst122" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/Generatore_Clock.bdf" { { 504 792 840 536 "inst122" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1 1371670367000 ""} { "Info" "ISCL_SCL_CELL_NAME" "Generatore_Clock:inst19\|inst123 " "Logic cell \"Generatore_Clock:inst19\|inst123\"" {  } { { "Generatore_Clock.bdf" "inst123" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/Generatore_Clock.bdf" { { 504 840 888 536 "inst123" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1 1371670367000 ""} { "Info" "ISCL_SCL_CELL_NAME" "Generatore_Clock:inst19\|inst124 " "Logic cell \"Generatore_Clock:inst19\|inst124\"" {  } { { "Generatore_Clock.bdf" "inst124" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/Generatore_Clock.bdf" { { 504 888 936 536 "inst124" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1 1371670367000 ""} { "Info" "ISCL_SCL_CELL_NAME" "Generatore_Clock:inst19\|inst125 " "Logic cell \"Generatore_Clock:inst19\|inst125\"" {  } { { "Generatore_Clock.bdf" "inst125" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/Generatore_Clock.bdf" { { 392 928 976 424 "inst125" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1 1371670367000 ""} { "Info" "ISCL_SCL_CELL_NAME" "Generatore_Clock:inst19\|inst126 " "Logic cell \"Generatore_Clock:inst19\|inst126\"" {  } { { "Generatore_Clock.bdf" "inst126" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/Generatore_Clock.bdf" { { 392 976 1024 424 "inst126" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1 1371670367000 ""} { "Info" "ISCL_SCL_CELL_NAME" "Generatore_Clock:inst19\|inst127 " "Logic cell \"Generatore_Clock:inst19\|inst127\"" {  } { { "Generatore_Clock.bdf" "inst127" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/Generatore_Clock.bdf" { { 392 1024 1072 424 "inst127" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1 1371670367000 ""} { "Info" "ISCL_SCL_CELL_NAME" "Generatore_Clock:inst19\|inst128 " "Logic cell \"Generatore_Clock:inst19\|inst128\"" {  } { { "Generatore_Clock.bdf" "inst128" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/Generatore_Clock.bdf" { { 392 1072 1120 424 "inst128" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1 1371670367000 ""} { "Info" "ISCL_SCL_CELL_NAME" "Generatore_Clock:inst19\|inst129 " "Logic cell \"Generatore_Clock:inst19\|inst129\"" {  } { { "Generatore_Clock.bdf" "inst129" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/Generatore_Clock.bdf" { { 392 1120 1168 424 "inst129" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1 1371670367000 ""} { "Info" "ISCL_SCL_CELL_NAME" "Generatore_Clock:inst19\|inst130 " "Logic cell \"Generatore_Clock:inst19\|inst130\"" {  } { { "Generatore_Clock.bdf" "inst130" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/Generatore_Clock.bdf" { { 392 1168 1216 424 "inst130" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1 1371670367000 ""} { "Info" "ISCL_SCL_CELL_NAME" "Generatore_Clock:inst19\|inst131 " "Logic cell \"Generatore_Clock:inst19\|inst131\"" {  } { { "Generatore_Clock.bdf" "inst131" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/Generatore_Clock.bdf" { { 392 1216 1264 424 "inst131" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1 1371670367000 ""} { "Info" "ISCL_SCL_CELL_NAME" "Generatore_Clock:inst19\|inst132 " "Logic cell \"Generatore_Clock:inst19\|inst132\"" {  } { { "Generatore_Clock.bdf" "inst132" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/Generatore_Clock.bdf" { { 392 1264 1312 424 "inst132" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1 1371670367000 ""} { "Info" "ISCL_SCL_CELL_NAME" "Generatore_Clock:inst19\|inst133 " "Logic cell \"Generatore_Clock:inst19\|inst133\"" {  } { { "Generatore_Clock.bdf" "inst133" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/Generatore_Clock.bdf" { { 392 1312 1360 424 "inst133" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1 1371670367000 ""} { "Info" "ISCL_SCL_CELL_NAME" "Generatore_Clock:inst19\|inst134 " "Logic cell \"Generatore_Clock:inst19\|inst134\"" {  } { { "Generatore_Clock.bdf" "inst134" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/Generatore_Clock.bdf" { { 392 1360 1408 424 "inst134" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1 1371670367000 ""} { "Info" "ISCL_SCL_CELL_NAME" "Generatore_Clock:inst19\|inst135 " "Logic cell \"Generatore_Clock:inst19\|inst135\"" {  } { { "Generatore_Clock.bdf" "inst135" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/Generatore_Clock.bdf" { { 392 1408 1456 424 "inst135" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1 1371670367000 ""} { "Info" "ISCL_SCL_CELL_NAME" "Generatore_Clock:inst19\|inst136 " "Logic cell \"Generatore_Clock:inst19\|inst136\"" {  } { { "Generatore_Clock.bdf" "inst136" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/Generatore_Clock.bdf" { { 392 1456 1504 424 "inst136" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1 1371670367000 ""} { "Info" "ISCL_SCL_CELL_NAME" "Generatore_Clock:inst19\|inst137 " "Logic cell \"Generatore_Clock:inst19\|inst137\"" {  } { { "Generatore_Clock.bdf" "inst137" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/Generatore_Clock.bdf" { { 392 1504 1552 424 "inst137" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1 1371670367000 ""} { "Info" "ISCL_SCL_CELL_NAME" "Generatore_Clock:inst19\|inst138 " "Logic cell \"Generatore_Clock:inst19\|inst138\"" {  } { { "Generatore_Clock.bdf" "inst138" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/Generatore_Clock.bdf" { { 392 1552 1600 424 "inst138" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1 1371670367000 ""} { "Info" "ISCL_SCL_CELL_NAME" "Generatore_Clock:inst19\|inst139 " "Logic cell \"Generatore_Clock:inst19\|inst139\"" {  } { { "Generatore_Clock.bdf" "inst139" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/Generatore_Clock.bdf" { { 392 1600 1648 424 "inst139" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1 1371670367000 ""} { "Info" "ISCL_SCL_CELL_NAME" "Generatore_Clock:inst19\|inst140 " "Logic cell \"Generatore_Clock:inst19\|inst140\"" {  } { { "Generatore_Clock.bdf" "inst140" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/Generatore_Clock.bdf" { { 392 1648 1696 424 "inst140" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1 1371670367000 ""} { "Info" "ISCL_SCL_CELL_NAME" "Generatore_Clock:inst19\|inst141 " "Logic cell \"Generatore_Clock:inst19\|inst141\"" {  } { { "Generatore_Clock.bdf" "inst141" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/Generatore_Clock.bdf" { { 320 928 976 352 "inst141" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1 1371670367000 ""} { "Info" "ISCL_SCL_CELL_NAME" "Generatore_Clock:inst19\|inst142 " "Logic cell \"Generatore_Clock:inst19\|inst142\"" {  } { { "Generatore_Clock.bdf" "inst142" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/Generatore_Clock.bdf" { { 320 976 1024 352 "inst142" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1 1371670367000 ""} { "Info" "ISCL_SCL_CELL_NAME" "Generatore_Clock:inst19\|inst143 " "Logic cell \"Generatore_Clock:inst19\|inst143\"" {  } { { "Generatore_Clock.bdf" "inst143" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/Generatore_Clock.bdf" { { 320 1024 1072 352 "inst143" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1 1371670367000 ""} { "Info" "ISCL_SCL_CELL_NAME" "Generatore_Clock:inst19\|inst144 " "Logic cell \"Generatore_Clock:inst19\|inst144\"" {  } { { "Generatore_Clock.bdf" "inst144" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/Generatore_Clock.bdf" { { 320 1072 1120 352 "inst144" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1 1371670367000 ""} { "Info" "ISCL_SCL_CELL_NAME" "Generatore_Clock:inst19\|inst145 " "Logic cell \"Generatore_Clock:inst19\|inst145\"" {  } { { "Generatore_Clock.bdf" "inst145" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/Generatore_Clock.bdf" { { 320 1120 1168 352 "inst145" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1 1371670367000 ""} { "Info" "ISCL_SCL_CELL_NAME" "Generatore_Clock:inst19\|inst146 " "Logic cell \"Generatore_Clock:inst19\|inst146\"" {  } { { "Generatore_Clock.bdf" "inst146" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/Generatore_Clock.bdf" { { 320 1168 1216 352 "inst146" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1 1371670367000 ""} { "Info" "ISCL_SCL_CELL_NAME" "Generatore_Clock:inst19\|inst147 " "Logic cell \"Generatore_Clock:inst19\|inst147\"" {  } { { "Generatore_Clock.bdf" "inst147" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/Generatore_Clock.bdf" { { 320 1216 1264 352 "inst147" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1 1371670367000 ""} { "Info" "ISCL_SCL_CELL_NAME" "Generatore_Clock:inst19\|inst148 " "Logic cell \"Generatore_Clock:inst19\|inst148\"" {  } { { "Generatore_Clock.bdf" "inst148" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/Generatore_Clock.bdf" { { 320 1264 1312 352 "inst148" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1 1371670367000 ""} { "Info" "ISCL_SCL_CELL_NAME" "Generatore_Clock:inst19\|inst149 " "Logic cell \"Generatore_Clock:inst19\|inst149\"" {  } { { "Generatore_Clock.bdf" "inst149" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/Generatore_Clock.bdf" { { 320 1312 1360 352 "inst149" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1 1371670367000 ""} { "Info" "ISCL_SCL_CELL_NAME" "Generatore_Clock:inst19\|inst150 " "Logic cell \"Generatore_Clock:inst19\|inst150\"" {  } { { "Generatore_Clock.bdf" "inst150" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/Generatore_Clock.bdf" { { 320 1360 1408 352 "inst150" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1 1371670367000 ""} { "Info" "ISCL_SCL_CELL_NAME" "Generatore_Clock:inst19\|inst151 " "Logic cell \"Generatore_Clock:inst19\|inst151\"" {  } { { "Generatore_Clock.bdf" "inst151" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/Generatore_Clock.bdf" { { 320 1408 1456 352 "inst151" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1 1371670367000 ""} { "Info" "ISCL_SCL_CELL_NAME" "Generatore_Clock:inst19\|inst152 " "Logic cell \"Generatore_Clock:inst19\|inst152\"" {  } { { "Generatore_Clock.bdf" "inst152" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/Generatore_Clock.bdf" { { 320 1456 1504 352 "inst152" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1 1371670367000 ""} { "Info" "ISCL_SCL_CELL_NAME" "Generatore_Clock:inst19\|inst153 " "Logic cell \"Generatore_Clock:inst19\|inst153\"" {  } { { "Generatore_Clock.bdf" "inst153" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/Generatore_Clock.bdf" { { 320 1504 1552 352 "inst153" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1 1371670367000 ""} { "Info" "ISCL_SCL_CELL_NAME" "Generatore_Clock:inst19\|inst154 " "Logic cell \"Generatore_Clock:inst19\|inst154\"" {  } { { "Generatore_Clock.bdf" "inst154" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/Generatore_Clock.bdf" { { 320 1552 1600 352 "inst154" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1 1371670367000 ""} { "Info" "ISCL_SCL_CELL_NAME" "Generatore_Clock:inst19\|inst155 " "Logic cell \"Generatore_Clock:inst19\|inst155\"" {  } { { "Generatore_Clock.bdf" "inst155" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/Generatore_Clock.bdf" { { 320 1600 1648 352 "inst155" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1 1371670367000 ""} { "Info" "ISCL_SCL_CELL_NAME" "Generatore_Clock:inst19\|inst156 " "Logic cell \"Generatore_Clock:inst19\|inst156\"" {  } { { "Generatore_Clock.bdf" "inst156" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/Generatore_Clock.bdf" { { 320 1648 1696 352 "inst156" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1 1371670367000 ""} { "Info" "ISCL_SCL_CELL_NAME" "Generatore_Clock:inst19\|inst157 " "Logic cell \"Generatore_Clock:inst19\|inst157\"" {  } { { "Generatore_Clock.bdf" "inst157" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/Generatore_Clock.bdf" { { 248 928 976 280 "inst157" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1 1371670367000 ""} { "Info" "ISCL_SCL_CELL_NAME" "Generatore_Clock:inst19\|inst158 " "Logic cell \"Generatore_Clock:inst19\|inst158\"" {  } { { "Generatore_Clock.bdf" "inst158" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/Generatore_Clock.bdf" { { 248 976 1024 280 "inst158" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1 1371670367000 ""} { "Info" "ISCL_SCL_CELL_NAME" "Generatore_Clock:inst19\|inst159 " "Logic cell \"Generatore_Clock:inst19\|inst159\"" {  } { { "Generatore_Clock.bdf" "inst159" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/Generatore_Clock.bdf" { { 248 1024 1072 280 "inst159" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1 1371670367000 ""} { "Info" "ISCL_SCL_CELL_NAME" "Generatore_Clock:inst19\|inst160 " "Logic cell \"Generatore_Clock:inst19\|inst160\"" {  } { { "Generatore_Clock.bdf" "inst160" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/Generatore_Clock.bdf" { { 248 1072 1120 280 "inst160" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1 1371670367000 ""} { "Info" "ISCL_SCL_CELL_NAME" "Generatore_Clock:inst19\|inst161 " "Logic cell \"Generatore_Clock:inst19\|inst161\"" {  } { { "Generatore_Clock.bdf" "inst161" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/Generatore_Clock.bdf" { { 248 1120 1168 280 "inst161" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1 1371670367000 ""} { "Info" "ISCL_SCL_CELL_NAME" "Generatore_Clock:inst19\|inst162 " "Logic cell \"Generatore_Clock:inst19\|inst162\"" {  } { { "Generatore_Clock.bdf" "inst162" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/Generatore_Clock.bdf" { { 248 1168 1216 280 "inst162" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1 1371670367000 ""} { "Info" "ISCL_SCL_CELL_NAME" "Generatore_Clock:inst19\|inst163 " "Logic cell \"Generatore_Clock:inst19\|inst163\"" {  } { { "Generatore_Clock.bdf" "inst163" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/Generatore_Clock.bdf" { { 248 1216 1264 280 "inst163" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1 1371670367000 ""} { "Info" "ISCL_SCL_CELL_NAME" "Generatore_Clock:inst19\|inst164 " "Logic cell \"Generatore_Clock:inst19\|inst164\"" {  } { { "Generatore_Clock.bdf" "inst164" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/Generatore_Clock.bdf" { { 248 1264 1312 280 "inst164" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1 1371670367000 ""} { "Info" "ISCL_SCL_CELL_NAME" "Generatore_Clock:inst19\|inst165 " "Logic cell \"Generatore_Clock:inst19\|inst165\"" {  } { { "Generatore_Clock.bdf" "inst165" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/Generatore_Clock.bdf" { { 248 1312 1360 280 "inst165" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1 1371670367000 ""} { "Info" "ISCL_SCL_CELL_NAME" "Generatore_Clock:inst19\|inst166 " "Logic cell \"Generatore_Clock:inst19\|inst166\"" {  } { { "Generatore_Clock.bdf" "inst166" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/Generatore_Clock.bdf" { { 248 1360 1408 280 "inst166" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1 1371670367000 ""} { "Info" "ISCL_SCL_CELL_NAME" "Generatore_Clock:inst19\|inst167 " "Logic cell \"Generatore_Clock:inst19\|inst167\"" {  } { { "Generatore_Clock.bdf" "inst167" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/Generatore_Clock.bdf" { { 248 1408 1456 280 "inst167" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1 1371670367000 ""} { "Info" "ISCL_SCL_CELL_NAME" "Generatore_Clock:inst19\|inst168 " "Logic cell \"Generatore_Clock:inst19\|inst168\"" {  } { { "Generatore_Clock.bdf" "inst168" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/Generatore_Clock.bdf" { { 248 1456 1504 280 "inst168" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1 1371670367000 ""} { "Info" "ISCL_SCL_CELL_NAME" "Generatore_Clock:inst19\|inst169 " "Logic cell \"Generatore_Clock:inst19\|inst169\"" {  } { { "Generatore_Clock.bdf" "inst169" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/Generatore_Clock.bdf" { { 248 1504 1552 280 "inst169" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1 1371670367000 ""} { "Info" "ISCL_SCL_CELL_NAME" "Generatore_Clock:inst19\|inst170 " "Logic cell \"Generatore_Clock:inst19\|inst170\"" {  } { { "Generatore_Clock.bdf" "inst170" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/Generatore_Clock.bdf" { { 248 1552 1600 280 "inst170" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1 1371670367000 ""} { "Info" "ISCL_SCL_CELL_NAME" "Generatore_Clock:inst19\|inst171 " "Logic cell \"Generatore_Clock:inst19\|inst171\"" {  } { { "Generatore_Clock.bdf" "inst171" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/Generatore_Clock.bdf" { { 248 1600 1648 280 "inst171" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1 1371670367000 ""} { "Info" "ISCL_SCL_CELL_NAME" "Generatore_Clock:inst19\|inst172 " "Logic cell \"Generatore_Clock:inst19\|inst172\"" {  } { { "Generatore_Clock.bdf" "inst172" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/Generatore_Clock.bdf" { { 248 1648 1696 280 "inst172" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1 1371670367000 ""} { "Info" "ISCL_SCL_CELL_NAME" "Generatore_Clock:inst19\|inst173 " "Logic cell \"Generatore_Clock:inst19\|inst173\"" {  } { { "Generatore_Clock.bdf" "inst173" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/Generatore_Clock.bdf" { { 176 928 976 208 "inst173" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1 1371670367000 ""} { "Info" "ISCL_SCL_CELL_NAME" "Generatore_Clock:inst19\|inst174 " "Logic cell \"Generatore_Clock:inst19\|inst174\"" {  } { { "Generatore_Clock.bdf" "inst174" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/Generatore_Clock.bdf" { { 176 976 1024 208 "inst174" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1 1371670367000 ""} { "Info" "ISCL_SCL_CELL_NAME" "Generatore_Clock:inst19\|inst175 " "Logic cell \"Generatore_Clock:inst19\|inst175\"" {  } { { "Generatore_Clock.bdf" "inst175" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/Generatore_Clock.bdf" { { 176 1024 1072 208 "inst175" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1 1371670367000 ""} { "Info" "ISCL_SCL_CELL_NAME" "Generatore_Clock:inst19\|inst176 " "Logic cell \"Generatore_Clock:inst19\|inst176\"" {  } { { "Generatore_Clock.bdf" "inst176" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/Generatore_Clock.bdf" { { 176 1072 1120 208 "inst176" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1 1371670367000 ""} { "Info" "ISCL_SCL_CELL_NAME" "Generatore_Clock:inst19\|inst177 " "Logic cell \"Generatore_Clock:inst19\|inst177\"" {  } { { "Generatore_Clock.bdf" "inst177" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/Generatore_Clock.bdf" { { 176 1120 1168 208 "inst177" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1 1371670367000 ""} { "Info" "ISCL_SCL_CELL_NAME" "Generatore_Clock:inst19\|inst178 " "Logic cell \"Generatore_Clock:inst19\|inst178\"" {  } { { "Generatore_Clock.bdf" "inst178" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/Generatore_Clock.bdf" { { 176 1168 1216 208 "inst178" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1 1371670367000 ""} { "Info" "ISCL_SCL_CELL_NAME" "Generatore_Clock:inst19\|inst179 " "Logic cell \"Generatore_Clock:inst19\|inst179\"" {  } { { "Generatore_Clock.bdf" "inst179" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/Generatore_Clock.bdf" { { 176 1216 1264 208 "inst179" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1 1371670367000 ""} { "Info" "ISCL_SCL_CELL_NAME" "Generatore_Clock:inst19\|inst180 " "Logic cell \"Generatore_Clock:inst19\|inst180\"" {  } { { "Generatore_Clock.bdf" "inst180" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/Generatore_Clock.bdf" { { 176 1264 1312 208 "inst180" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1 1371670367000 ""} { "Info" "ISCL_SCL_CELL_NAME" "Generatore_Clock:inst19\|inst181 " "Logic cell \"Generatore_Clock:inst19\|inst181\"" {  } { { "Generatore_Clock.bdf" "inst181" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/Generatore_Clock.bdf" { { 176 1312 1360 208 "inst181" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1 1371670367000 ""} { "Info" "ISCL_SCL_CELL_NAME" "Generatore_Clock:inst19\|inst182 " "Logic cell \"Generatore_Clock:inst19\|inst182\"" {  } { { "Generatore_Clock.bdf" "inst182" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/Generatore_Clock.bdf" { { 176 1360 1408 208 "inst182" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1 1371670367000 ""} { "Info" "ISCL_SCL_CELL_NAME" "Generatore_Clock:inst19\|inst183 " "Logic cell \"Generatore_Clock:inst19\|inst183\"" {  } { { "Generatore_Clock.bdf" "inst183" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/Generatore_Clock.bdf" { { 176 1408 1456 208 "inst183" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1 1371670367000 ""} { "Info" "ISCL_SCL_CELL_NAME" "Generatore_Clock:inst19\|inst184 " "Logic cell \"Generatore_Clock:inst19\|inst184\"" {  } { { "Generatore_Clock.bdf" "inst184" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/Generatore_Clock.bdf" { { 176 1456 1504 208 "inst184" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1 1371670367000 ""} { "Info" "ISCL_SCL_CELL_NAME" "Generatore_Clock:inst19\|inst185 " "Logic cell \"Generatore_Clock:inst19\|inst185\"" {  } { { "Generatore_Clock.bdf" "inst185" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/Generatore_Clock.bdf" { { 176 1504 1552 208 "inst185" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1 1371670367000 ""} { "Info" "ISCL_SCL_CELL_NAME" "Generatore_Clock:inst19\|inst186 " "Logic cell \"Generatore_Clock:inst19\|inst186\"" {  } { { "Generatore_Clock.bdf" "inst186" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/Generatore_Clock.bdf" { { 176 1552 1600 208 "inst186" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1 1371670367000 ""} { "Info" "ISCL_SCL_CELL_NAME" "Generatore_Clock:inst19\|inst187 " "Logic cell \"Generatore_Clock:inst19\|inst187\"" {  } { { "Generatore_Clock.bdf" "inst187" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/Generatore_Clock.bdf" { { 176 1600 1648 208 "inst187" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1 1371670367000 ""} { "Info" "ISCL_SCL_CELL_NAME" "Generatore_Clock:inst19\|inst188 " "Logic cell \"Generatore_Clock:inst19\|inst188\"" {  } { { "Generatore_Clock.bdf" "inst188" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/Generatore_Clock.bdf" { { 176 1648 1696 208 "inst188" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1 1371670367000 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "" 0 -1 1371670367000 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1501 " "Implemented 1501 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "76 " "Implemented 76 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "" 0 -1 1371670367018 ""} { "Info" "ICUT_CUT_TM_OPINS" "39 " "Implemented 39 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "" 0 -1 1371670367018 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "68 " "Implemented 68 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "" 0 -1 1371670367018 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1284 " "Implemented 1284 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "" 0 -1 1371670367018 ""} { "Info" "ICUT_CUT_TM_RAMS" "32 " "Implemented 32 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "" 0 -1 1371670367018 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "" 0 -1 1371670367018 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1 1371670367018 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 40 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 40 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "489 " "Peak virtual memory: 489 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1371670367185 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 19 21:32:47 2013 " "Processing ended: Wed Jun 19 21:32:47 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1371670367185 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1371670367185 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1371670367185 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1371670367185 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1371670368206 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Partition Merge Quartus II 64-Bit " "Running Quartus II 64-Bit Partition Merge" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.0 Build 178 05/31/2012 SJ Full Version " "Version 12.0 Build 178 05/31/2012 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1371670368206 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 19 21:32:47 2013 " "Processing started: Wed Jun 19 21:32:47 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1371670368206 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1371670368206 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_cdb --read_settings_files=off --write_settings_files=off rcb_ctrlr -c ddl_ctrlr --merge=on " "Command: quartus_cdb --read_settings_files=off --write_settings_files=off rcb_ctrlr -c ddl_ctrlr --merge=on" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1371670368207 ""}
{ "Critical Warning" "WIDU_QIC_OFF_NOT_SUPPORTED" "" "Setting INCREMENTAL_COMPILATION to \"OFF\" is no longer supported. Assignment is ignored. To disable partitions, set the IGNORE_PARTITIONS global assignment to \"ON\" instead." {  } {  } 1 138069 "Setting INCREMENTAL_COMPILATION to \"OFF\" is no longer supported. Assignment is ignored. To disable partitions, set the IGNORE_PARTITIONS global assignment to \"ON\" instead." 0 0 "" 0 -1 1371670368367 ""}
{ "Info" "IAMERGE_PARTITION_SOURCE_SOURCE" "Top " "Using synthesis netlist for partition \"Top\"" {  } {  } 0 35007 "Using synthesis netlist for partition \"%1!s!\"" 0 0 "" 0 -1 1371670368414 ""}
{ "Info" "IAMERGE_ATOM_BLACKBOX_RESOLVED" "1 " "Resolved and merged 1 partition(s)" {  } {  } 0 35002 "Resolved and merged %1!d! partition(s)" 0 0 "" 0 -1 1371670368483 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "" 0 -1 1371670368510 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1 1371670368510 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "27 " "Design contains 27 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "BCNTRES " "No output dependent on input pin \"BCNTRES\"" {  } { { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/ddl_ctrlr.bdf" { { 544 -304 -136 560 "BCNTRES" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1371670368672 "|ddl_ctrlr|BCNTRES"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "EVCNTHStr " "No output dependent on input pin \"EVCNTHStr\"" {  } { { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/ddl_ctrlr.bdf" { { 568 -304 -136 584 "EVCNTHStr" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1371670368672 "|ddl_ctrlr|EVCNTHStr"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "EVCNTLStr " "No output dependent on input pin \"EVCNTLStr\"" {  } { { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/ddl_ctrlr.bdf" { { 592 -304 -136 608 "EVCNTLStr" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1371670368672 "|ddl_ctrlr|EVCNTLStr"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SDA " "No output dependent on input pin \"SDA\"" {  } { { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/ddl_ctrlr.bdf" { { 944 -312 -144 960 "SDA" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1371670368672 "|ddl_ctrlr|SDA"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SCL " "No output dependent on input pin \"SCL\"" {  } { { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/ddl_ctrlr.bdf" { { 928 -312 -144 944 "SCL" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1371670368672 "|ddl_ctrlr|SCL"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "EVCNTRES " "No output dependent on input pin \"EVCNTRES\"" {  } { { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/ddl_ctrlr.bdf" { { 616 -304 -136 632 "EVCNTRES" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1371670368672 "|ddl_ctrlr|EVCNTRES"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLK_L1A " "No output dependent on input pin \"CLK_L1A\"" {  } { { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/ddl_ctrlr.bdf" { { 680 -304 -136 696 "CLK_L1A" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1371670368672 "|ddl_ctrlr|CLK_L1A"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "BRCSTSTR2 " "No output dependent on input pin \"BRCSTSTR2\"" {  } { { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/ddl_ctrlr.bdf" { { 432 -304 -136 448 "BRCSTSTR2" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1371670368672 "|ddl_ctrlr|BRCSTSTR2"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "L1_EXT " "No output dependent on input pin \"L1_EXT\"" {  } { { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/ddl_ctrlr.bdf" { { 264 -280 -112 280 "L1_EXT" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1371670368672 "|ddl_ctrlr|L1_EXT"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "G_BUSY " "No output dependent on input pin \"G_BUSY\"" {  } { { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/ddl_ctrlr.bdf" { { 1008 -312 -144 1024 "G_BUSY" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1371670368672 "|ddl_ctrlr|G_BUSY"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DBLERRStr " "No output dependent on input pin \"DBLERRStr\"" {  } { { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/ddl_ctrlr.bdf" { { 816 -304 -136 832 "DBLERRStr" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1371670368672 "|ddl_ctrlr|DBLERRStr"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SINERRStr " "No output dependent on input pin \"SINERRStr\"" {  } { { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/ddl_ctrlr.bdf" { { 840 -304 -136 856 "SINERRStr" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1371670368672 "|ddl_ctrlr|SINERRStr"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLK40DES2 " "No output dependent on input pin \"CLK40DES2\"" {  } { { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/ddl_ctrlr.bdf" { { 1216 -312 -144 1232 "CLK40DES2" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1371670368672 "|ddl_ctrlr|CLK40DES2"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "BRCSTSTR1 " "No output dependent on input pin \"BRCSTSTR1\"" {  } { { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/ddl_ctrlr.bdf" { { 456 -304 -136 472 "BRCSTSTR1" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1371670368672 "|ddl_ctrlr|BRCSTSTR1"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLK40DES1_1 " "No output dependent on input pin \"CLK40DES1_1\"" {  } { { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/ddl_ctrlr.bdf" { { 64 -280 -112 80 "CLK40DES1_1" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1371670368672 "|ddl_ctrlr|CLK40DES1_1"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLK40DES1_2 " "No output dependent on input pin \"CLK40DES1_2\"" {  } { { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/ddl_ctrlr.bdf" { { 88 -280 -112 104 "CLK40DES1_2" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1371670368672 "|ddl_ctrlr|CLK40DES1_2"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLK40DES1_3 " "No output dependent on input pin \"CLK40DES1_3\"" {  } { { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/ddl_ctrlr.bdf" { { 112 -280 -112 128 "CLK40DES1_3" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1371670368672 "|ddl_ctrlr|CLK40DES1_3"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLK40DES2_1 " "No output dependent on input pin \"CLK40DES2_1\"" {  } { { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/ddl_ctrlr.bdf" { { 1240 -312 -144 1256 "CLK40DES2_1" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1371670368672 "|ddl_ctrlr|CLK40DES2_1"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SPARE1_TTL " "No output dependent on input pin \"SPARE1_TTL\"" {  } { { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/ddl_ctrlr.bdf" { { 1280 -320 -152 1296 "SPARE1_TTL" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1371670368672 "|ddl_ctrlr|SPARE1_TTL"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SPARE2_TTL " "No output dependent on input pin \"SPARE2_TTL\"" {  } { { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/ddl_ctrlr.bdf" { { 1304 -320 -152 1320 "SPARE2_TTL" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1371670368672 "|ddl_ctrlr|SPARE2_TTL"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IN_RESETn_from_TTCRX " "No output dependent on input pin \"IN_RESETn_from_TTCRX\"" {  } { { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/ddl_ctrlr.bdf" { { -208 -328 -160 -192 "IN_RESETn_from_TTCRX" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1371670368672 "|ddl_ctrlr|IN_RESETn_from_TTCRX"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "BRCST\[7\] " "No output dependent on input pin \"BRCST\[7\]\"" {  } { { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/ddl_ctrlr.bdf" { { 408 -304 -136 424 "BRCST" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1371670368672 "|ddl_ctrlr|BRCST[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "BRCST\[6\] " "No output dependent on input pin \"BRCST\[6\]\"" {  } { { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/ddl_ctrlr.bdf" { { 408 -304 -136 424 "BRCST" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1371670368672 "|ddl_ctrlr|BRCST[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "BRCST\[5\] " "No output dependent on input pin \"BRCST\[5\]\"" {  } { { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/ddl_ctrlr.bdf" { { 408 -304 -136 424 "BRCST" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1371670368672 "|ddl_ctrlr|BRCST[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "BRCST\[4\] " "No output dependent on input pin \"BRCST\[4\]\"" {  } { { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/ddl_ctrlr.bdf" { { 408 -304 -136 424 "BRCST" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1371670368672 "|ddl_ctrlr|BRCST[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "BRCST\[3\] " "No output dependent on input pin \"BRCST\[3\]\"" {  } { { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/ddl_ctrlr.bdf" { { 408 -304 -136 424 "BRCST" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1371670368672 "|ddl_ctrlr|BRCST[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "BRCST\[2\] " "No output dependent on input pin \"BRCST\[2\]\"" {  } { { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/ddl_ctrlr.bdf" { { 408 -304 -136 424 "BRCST" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1371670368672 "|ddl_ctrlr|BRCST[2]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1 1371670368672 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1457 " "Implemented 1457 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "76 " "Implemented 76 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "" 0 -1 1371670368677 ""} { "Info" "ICUT_CUT_TM_OPINS" "34 " "Implemented 34 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "" 0 -1 1371670368677 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "34 " "Implemented 34 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "" 0 -1 1371670368677 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1279 " "Implemented 1279 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "" 0 -1 1371670368677 ""} { "Info" "ICUT_CUT_TM_RAMS" "32 " "Implemented 32 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "" 0 -1 1371670368677 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "" 0 -1 1371670368677 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1 1371670368677 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Partition Merge 0 s 29 s Quartus II 64-Bit " "Quartus II 64-Bit Partition Merge was successful. 0 errors, 29 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "418 " "Peak virtual memory: 418 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1371670368820 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 19 21:32:48 2013 " "Processing ended: Wed Jun 19 21:32:48 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1371670368820 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1371670368820 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1371670368820 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1371670368820 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1371670369913 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.0 Build 178 05/31/2012 SJ Full Version " "Version 12.0 Build 178 05/31/2012 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1371670369914 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 19 21:32:49 2013 " "Processing started: Wed Jun 19 21:32:49 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1371670369914 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1371670369914 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off rcb_ctrlr -c ddl_ctrlr " "Command: quartus_fit --read_settings_files=off --write_settings_files=off rcb_ctrlr -c ddl_ctrlr" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1371670369914 ""}
{ "Critical Warning" "WIDU_QIC_OFF_NOT_SUPPORTED" "" "Setting INCREMENTAL_COMPILATION to \"OFF\" is no longer supported. Assignment is ignored. To disable partitions, set the IGNORE_PARTITIONS global assignment to \"ON\" instead." {  } {  } 1 138069 "Setting INCREMENTAL_COMPILATION to \"OFF\" is no longer supported. Assignment is ignored. To disable partitions, set the IGNORE_PARTITIONS global assignment to \"ON\" instead." 0 0 "" 0 -1 1371670369983 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1 1371670370015 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "ddl_ctrlr EP2S15F484C5 " "Selected device EP2S15F484C5 for design \"ddl_ctrlr\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1 1371670370274 ""}
{ "Info" "IMPP_SET_AUTO_RESTART_ON_WHEN_UPDATE_MODE_IS_REMOTE_OR_LOCAL" "" "Auto-restart configuration after error option turned on because Local or Remote configuration mode is used" {  } {  } 0 119030 "Auto-restart configuration after error option turned on because Local or Remote configuration mode is used" 0 0 "" 0 -1 1371670370316 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1371670370316 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1371670370316 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "PLL0:inst44\|altpll:altpll_component\|pll Enhanced PLL " "Implemented PLL \"PLL0:inst44\|altpll:altpll_component\|pll\" as Enhanced PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "ddlctrlr:inst\|\$00002 1 1 0 0 " "Implementing clock multiplication of 1, clock division of 1, and phase shift of 0 degrees (0 ps) for ddlctrlr:inst\|\$00002 port" {  } { { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/ddlctrlr.tdf" 538 25 0 } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1 1371670370462 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "PLL0:inst44\|altpll:altpll_component\|_clk1 1 2 0 0 " "Implementing clock multiplication of 1, clock division of 2, and phase shift of 0 degrees (0 ps) for PLL0:inst44\|altpll:altpll_component\|_clk1 port" {  } { { "altpll.tdf" "" { Text "c:/eda/altera/v12_0/quartus/libraries/megafunctions/altpll.tdf" 917 3 0 } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1 1371670370462 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "PLL0:inst44\|altpll:altpll_component\|_clk2 1 4 0 0 " "Implementing clock multiplication of 1, clock division of 4, and phase shift of 0 degrees (0 ps) for PLL0:inst44\|altpll:altpll_component\|_clk2 port" {  } { { "altpll.tdf" "" { Text "c:/eda/altera/v12_0/quartus/libraries/megafunctions/altpll.tdf" 914 3 0 } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1 1371670370462 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "PLL0:inst44\|altpll:altpll_component\|_clk3 1 1 0 0 " "Implementing clock multiplication of 1, clock division of 1, and phase shift of 0 degrees (0 ps) for PLL0:inst44\|altpll:altpll_component\|_clk3 port" {  } { { "altpll.tdf" "" { Text "c:/eda/altera/v12_0/quartus/libraries/megafunctions/altpll.tdf" 911 3 0 } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1 1371670370462 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "PLL0:inst44\|altpll:altpll_component\|_clk4 4 1 0 0 " "Implementing clock multiplication of 4, clock division of 1, and phase shift of 0 degrees (0 ps) for PLL0:inst44\|altpll:altpll_component\|_clk4 port" {  } { { "altpll.tdf" "" { Text "c:/eda/altera/v12_0/quartus/libraries/megafunctions/altpll.tdf" 908 3 0 } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1 1371670370462 ""}  } { { "altpll.tdf" "" { Text "c:/eda/altera/v12_0/quartus/libraries/megafunctions/altpll.tdf" 774 3 0 } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "" 0 -1 1371670370462 ""}
{ "Info" "IFITCC_FITCC_INFO_STANDARD_FIT_COMPILATION_ON" "" "Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance" {  } {  } 0 171004 "Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance" 0 0 "" 0 -1 1371670370704 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2S30F484C5 " "Device EP2S30F484C5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1371670371071 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2S60F484C5 " "Device EP2S60F484C5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1371670371071 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2S60F484C5ES " "Device EP2S60F484C5ES is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1371670371071 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2S90H484C5 " "Device EP2S90H484C5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1371670371071 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1 1371670371071 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "15 " "Fitter converted 15 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~CS~ T16 " "Pin ~CS~ is reserved at location T16" {  } { { "c:/eda/altera/v12_0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/eda/altera/v12_0/quartus/bin64/pin_planner.ppl" { ~CS~ } } } { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~CS~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/" { { 0 { 0 ""} 0 3954 6720 7625 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1371670371074 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nWS~ V16 " "Pin ~nWS~ is reserved at location V16" {  } { { "c:/eda/altera/v12_0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/eda/altera/v12_0/quartus/bin64/pin_planner.ppl" { ~nWS~ } } } { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nWS~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/" { { 0 { 0 ""} 0 3955 6720 7625 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1371670371074 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nRS~ W17 " "Pin ~nRS~ is reserved at location W17" {  } { { "c:/eda/altera/v12_0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/eda/altera/v12_0/quartus/bin64/pin_planner.ppl" { ~nRS~ } } } { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nRS~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/" { { 0 { 0 ""} 0 3956 6720 7625 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1371670371074 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~RUnLU~ V11 " "Pin ~RUnLU~ is reserved at location V11" {  } { { "c:/eda/altera/v12_0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/eda/altera/v12_0/quartus/bin64/pin_planner.ppl" { ~RUnLU~ } } } { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~RUnLU~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/" { { 0 { 0 ""} 0 3957 6720 7625 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1371670371074 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCS~ W12 " "Pin ~nCS~ is reserved at location W12" {  } { { "c:/eda/altera/v12_0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/eda/altera/v12_0/quartus/bin64/pin_planner.ppl" { ~nCS~ } } } { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCS~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/" { { 0 { 0 ""} 0 3958 6720 7625 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1371670371074 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~DATA0~ E13 " "Pin ~DATA0~ is reserved at location E13" {  } { { "c:/eda/altera/v12_0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/eda/altera/v12_0/quartus/bin64/pin_planner.ppl" { ~DATA0~ } } } { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/" { { 0 { 0 ""} 0 3959 6720 7625 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1371670371074 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~CRC_ERROR~ E12 " "Pin ~CRC_ERROR~ is reserved at location E12" {  } { { "c:/eda/altera/v12_0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/eda/altera/v12_0/quartus/bin64/pin_planner.ppl" { ~CRC_ERROR~ } } } { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~CRC_ERROR~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/" { { 0 { 0 ""} 0 3960 6720 7625 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1371670371074 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~DATA1~ H12 " "Pin ~DATA1~ is reserved at location H12" {  } { { "c:/eda/altera/v12_0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/eda/altera/v12_0/quartus/bin64/pin_planner.ppl" { ~DATA1~ } } } { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/" { { 0 { 0 ""} 0 3961 6720 7625 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1371670371074 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~DATA2~ D17 " "Pin ~DATA2~ is reserved at location D17" {  } { { "c:/eda/altera/v12_0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/eda/altera/v12_0/quartus/bin64/pin_planner.ppl" { ~DATA2~ } } } { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~DATA2~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/" { { 0 { 0 ""} 0 3962 6720 7625 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1371670371074 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~DATA4~ E16 " "Pin ~DATA4~ is reserved at location E16" {  } { { "c:/eda/altera/v12_0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/eda/altera/v12_0/quartus/bin64/pin_planner.ppl" { ~DATA4~ } } } { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~DATA4~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/" { { 0 { 0 ""} 0 3963 6720 7625 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1371670371074 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~DATA3~ A19 " "Pin ~DATA3~ is reserved at location A19" {  } { { "c:/eda/altera/v12_0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/eda/altera/v12_0/quartus/bin64/pin_planner.ppl" { ~DATA3~ } } } { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~DATA3~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/" { { 0 { 0 ""} 0 3964 6720 7625 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1371670371074 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~DATA5~ E17 " "Pin ~DATA5~ is reserved at location E17" {  } { { "c:/eda/altera/v12_0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/eda/altera/v12_0/quartus/bin64/pin_planner.ppl" { ~DATA5~ } } } { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~DATA5~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/" { { 0 { 0 ""} 0 3965 6720 7625 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1371670371074 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~DATA6~ B19 " "Pin ~DATA6~ is reserved at location B19" {  } { { "c:/eda/altera/v12_0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/eda/altera/v12_0/quartus/bin64/pin_planner.ppl" { ~DATA6~ } } } { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~DATA6~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/" { { 0 { 0 ""} 0 3966 6720 7625 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1371670371074 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~RDYnBSY~ F17 " "Pin ~RDYnBSY~ is reserved at location F17" {  } { { "c:/eda/altera/v12_0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/eda/altera/v12_0/quartus/bin64/pin_planner.ppl" { ~RDYnBSY~ } } } { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~RDYnBSY~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/" { { 0 { 0 ""} 0 3967 6720 7625 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1371670371074 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~DATA7~ D18 " "Pin ~DATA7~ is reserved at location D18" {  } { { "c:/eda/altera/v12_0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/eda/altera/v12_0/quartus/bin64/pin_planner.ppl" { ~DATA7~ } } } { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~DATA7~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/" { { 0 { 0 ""} 0 3968 6720 7625 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1371670371074 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1 1371670371074 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1 1371670371082 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "4 144 " "No exact pin location assignment(s) for 4 pins of 144 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "param\[0\] " "Pin param\[0\] not assigned to an exact location on the device" {  } { { "c:/eda/altera/v12_0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/eda/altera/v12_0/quartus/bin64/pin_planner.ppl" { param[0] } } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/ddl_ctrlr.bdf" { { 2960 80 248 2976 "param" "" } } } } { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { param[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/" { { 0 { 0 ""} 0 128 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1371670371218 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "read_param " "Pin read_param not assigned to an exact location on the device" {  } { { "c:/eda/altera/v12_0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/eda/altera/v12_0/quartus/bin64/pin_planner.ppl" { read_param } } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/ddl_ctrlr.bdf" { { 2936 56 224 2952 "read_param" "" } } } } { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { read_param } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/" { { 0 { 0 ""} 0 168 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1371670371218 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "param\[2\] " "Pin param\[2\] not assigned to an exact location on the device" {  } { { "c:/eda/altera/v12_0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/eda/altera/v12_0/quartus/bin64/pin_planner.ppl" { param[2] } } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/ddl_ctrlr.bdf" { { 2960 80 248 2976 "param" "" } } } } { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { param[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/" { { 0 { 0 ""} 0 126 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1371670371218 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "param\[1\] " "Pin param\[1\] not assigned to an exact location on the device" {  } { { "c:/eda/altera/v12_0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/eda/altera/v12_0/quartus/bin64/pin_planner.ppl" { param[1] } } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/ddl_ctrlr.bdf" { { 2960 80 248 2976 "param" "" } } } } { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { param[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/" { { 0 { 0 ""} 0 127 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1371670371218 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1 1371670371218 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "" 0 -1 1371670371247 ""}
{ "Critical Warning" "WFARM_FARM_PLL_CLKIN_FED_BY_GCLK" "PLL0:inst44\|altpll:altpll_component\|pll CLK40DES1 " "Input pin \"CLK40DES1\" feeds inclk port of PLL \"PLL0:inst44\|altpll:altpll_component\|pll\" by global clock - I/O timing will be affected" {  } { { "c:/eda/altera/v12_0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/eda/altera/v12_0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLK40DES1" } } } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/ddl_ctrlr.bdf" { { 40 -280 -112 56 "CLK40DES1" "" } } } } { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLK40DES1 } "NODE_NAME" } } { "c:/eda/altera/v12_0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/eda/altera/v12_0/quartus/bin64/pin_planner.ppl" { CLK40DES1 } } } { "temporary_test_loc" "" { Generic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/" { { 0 { 0 ""} 0 136 6720 7625 0} { 0 { 0 ""} 0 1788 6720 7625 0}  }  } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/ddl_ctrlr.bdf" { { 3136 288 528 3368 "inst44" "" } } } } { "altpll.tdf" "" { Text "c:/eda/altera/v12_0/quartus/libraries/megafunctions/altpll.tdf" 774 3 0 } } { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|$00002 } "NODE_NAME" } }  } 1 164040 "Input pin \"%2!s!\" feeds inclk port of PLL \"%1!s!\" by global clock - I/O timing will be affected" 0 0 "" 0 -1 1371670371266 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "ddl_ctrlr.sdc " "Synopsys Design Constraints File file not found: 'ddl_ctrlr.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1 1371670371402 ""}
{ "Info" "ITDC_TIMEQUEST_USING_TAN_FMAX_REQ" "" "TimeQuest will use the Classic Timing Analyzer's FMAX_REQUIREMENT assignment (or --fmax command-line argument) as default timing requirement. Any other Classic Timing Analyzer assignment will be ignored." {  } {  } 0 336004 "TimeQuest will use the Classic Timing Analyzer's FMAX_REQUIREMENT assignment (or --fmax command-line argument) as default timing requirement. Any other Classic Timing Analyzer assignment will be ignored." 0 0 "" 0 -1 1371670371402 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "generated clocks " "No user constrained generated clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "" 0 -1 1371670371403 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "" 0 -1 1371670371407 ""}
{ "Warning" "WSTA_SCC_LOOP" "256 " "Found combinational loop of 256 nodes" { { "Warning" "WSTA_SCC_NODE" "inst19\|inst60\|combout " "Node \"inst19\|inst60\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1371670371416 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst188\|dataa " "Node \"inst19\|inst188\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1371670371416 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst188\|combout " "Node \"inst19\|inst188\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1371670371416 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst187\|dataa " "Node \"inst19\|inst187\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1371670371416 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst187\|combout " "Node \"inst19\|inst187\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1371670371416 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst186\|dataa " "Node \"inst19\|inst186\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1371670371416 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst186\|combout " "Node \"inst19\|inst186\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1371670371416 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst185\|dataa " "Node \"inst19\|inst185\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1371670371416 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst185\|combout " "Node \"inst19\|inst185\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1371670371416 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst184\|dataa " "Node \"inst19\|inst184\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1371670371416 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst184\|combout " "Node \"inst19\|inst184\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1371670371416 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst183\|dataa " "Node \"inst19\|inst183\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1371670371416 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst183\|combout " "Node \"inst19\|inst183\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1371670371416 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst182\|dataa " "Node \"inst19\|inst182\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1371670371416 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst182\|combout " "Node \"inst19\|inst182\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1371670371416 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst181\|dataa " "Node \"inst19\|inst181\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1371670371416 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst181\|combout " "Node \"inst19\|inst181\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1371670371416 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst180\|dataa " "Node \"inst19\|inst180\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1371670371416 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst180\|combout " "Node \"inst19\|inst180\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1371670371416 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst179\|dataa " "Node \"inst19\|inst179\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1371670371416 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst179\|combout " "Node \"inst19\|inst179\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1371670371416 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst178\|dataa " "Node \"inst19\|inst178\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1371670371416 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst178\|combout " "Node \"inst19\|inst178\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1371670371416 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst177\|dataa " "Node \"inst19\|inst177\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1371670371416 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst177\|combout " "Node \"inst19\|inst177\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1371670371416 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst176\|dataa " "Node \"inst19\|inst176\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1371670371416 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst176\|combout " "Node \"inst19\|inst176\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1371670371416 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst175\|dataa " "Node \"inst19\|inst175\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1371670371416 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst175\|combout " "Node \"inst19\|inst175\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1371670371416 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst174\|dataa " "Node \"inst19\|inst174\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1371670371416 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst174\|combout " "Node \"inst19\|inst174\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1371670371416 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst173\|dataa " "Node \"inst19\|inst173\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1371670371416 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst173\|combout " "Node \"inst19\|inst173\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1371670371416 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst172\|dataa " "Node \"inst19\|inst172\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1371670371416 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst172\|combout " "Node \"inst19\|inst172\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1371670371416 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst171\|dataa " "Node \"inst19\|inst171\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1371670371416 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst171\|combout " "Node \"inst19\|inst171\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1371670371416 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst170\|dataa " "Node \"inst19\|inst170\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1371670371416 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst170\|combout " "Node \"inst19\|inst170\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1371670371416 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst169\|dataa " "Node \"inst19\|inst169\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1371670371416 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst169\|combout " "Node \"inst19\|inst169\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1371670371416 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst168\|dataa " "Node \"inst19\|inst168\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1371670371416 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst168\|combout " "Node \"inst19\|inst168\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1371670371416 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst167\|dataa " "Node \"inst19\|inst167\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1371670371416 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst167\|combout " "Node \"inst19\|inst167\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1371670371416 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst166\|dataa " "Node \"inst19\|inst166\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1371670371416 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst166\|combout " "Node \"inst19\|inst166\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1371670371416 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst165\|dataa " "Node \"inst19\|inst165\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1371670371416 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst165\|combout " "Node \"inst19\|inst165\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1371670371416 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst164\|dataa " "Node \"inst19\|inst164\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1371670371416 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst164\|combout " "Node \"inst19\|inst164\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1371670371416 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst163\|dataa " "Node \"inst19\|inst163\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1371670371416 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst163\|combout " "Node \"inst19\|inst163\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1371670371416 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst162\|dataa " "Node \"inst19\|inst162\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1371670371416 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst162\|combout " "Node \"inst19\|inst162\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1371670371416 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst161\|dataa " "Node \"inst19\|inst161\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1371670371416 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst161\|combout " "Node \"inst19\|inst161\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1371670371416 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst160\|dataa " "Node \"inst19\|inst160\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1371670371416 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst160\|combout " "Node \"inst19\|inst160\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1371670371416 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst159\|dataa " "Node \"inst19\|inst159\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1371670371416 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst159\|combout " "Node \"inst19\|inst159\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1371670371416 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst158\|dataa " "Node \"inst19\|inst158\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1371670371416 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst158\|combout " "Node \"inst19\|inst158\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1371670371416 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst157\|dataa " "Node \"inst19\|inst157\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1371670371416 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst157\|combout " "Node \"inst19\|inst157\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1371670371416 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst156\|dataa " "Node \"inst19\|inst156\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1371670371416 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst156\|combout " "Node \"inst19\|inst156\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1371670371416 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst155\|dataa " "Node \"inst19\|inst155\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1371670371416 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst155\|combout " "Node \"inst19\|inst155\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1371670371416 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst154\|dataa " "Node \"inst19\|inst154\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1371670371416 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst154\|combout " "Node \"inst19\|inst154\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1371670371416 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst153\|dataa " "Node \"inst19\|inst153\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1371670371416 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst153\|combout " "Node \"inst19\|inst153\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1371670371416 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst152\|dataa " "Node \"inst19\|inst152\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1371670371416 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst152\|combout " "Node \"inst19\|inst152\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1371670371416 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst151\|dataa " "Node \"inst19\|inst151\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1371670371416 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst151\|combout " "Node \"inst19\|inst151\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1371670371416 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst150\|dataa " "Node \"inst19\|inst150\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1371670371416 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst150\|combout " "Node \"inst19\|inst150\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1371670371416 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst149\|dataa " "Node \"inst19\|inst149\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1371670371416 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst149\|combout " "Node \"inst19\|inst149\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1371670371416 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst148\|dataa " "Node \"inst19\|inst148\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1371670371416 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst148\|combout " "Node \"inst19\|inst148\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1371670371416 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst147\|dataa " "Node \"inst19\|inst147\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1371670371416 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst147\|combout " "Node \"inst19\|inst147\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1371670371416 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst146\|dataa " "Node \"inst19\|inst146\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1371670371416 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst146\|combout " "Node \"inst19\|inst146\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1371670371416 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst145\|dataa " "Node \"inst19\|inst145\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1371670371416 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst145\|combout " "Node \"inst19\|inst145\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1371670371416 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst144\|dataa " "Node \"inst19\|inst144\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1371670371416 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst144\|combout " "Node \"inst19\|inst144\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1371670371416 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst143\|dataa " "Node \"inst19\|inst143\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1371670371416 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst143\|combout " "Node \"inst19\|inst143\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1371670371416 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst142\|dataa " "Node \"inst19\|inst142\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1371670371416 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst142\|combout " "Node \"inst19\|inst142\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1371670371416 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst141\|dataa " "Node \"inst19\|inst141\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1371670371416 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst141\|combout " "Node \"inst19\|inst141\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1371670371416 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst140\|dataa " "Node \"inst19\|inst140\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1371670371416 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst140\|combout " "Node \"inst19\|inst140\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1371670371416 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst139\|dataa " "Node \"inst19\|inst139\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1371670371416 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst139\|combout " "Node \"inst19\|inst139\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1371670371416 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst138\|dataa " "Node \"inst19\|inst138\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1371670371416 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst138\|combout " "Node \"inst19\|inst138\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1371670371416 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst137\|dataa " "Node \"inst19\|inst137\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1371670371416 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst137\|combout " "Node \"inst19\|inst137\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1371670371416 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst136\|dataa " "Node \"inst19\|inst136\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1371670371416 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst136\|combout " "Node \"inst19\|inst136\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1371670371416 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst135\|dataa " "Node \"inst19\|inst135\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1371670371416 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst135\|combout " "Node \"inst19\|inst135\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1371670371416 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst134\|dataa " "Node \"inst19\|inst134\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1371670371416 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst134\|combout " "Node \"inst19\|inst134\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1371670371416 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst133\|dataa " "Node \"inst19\|inst133\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1371670371416 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst133\|combout " "Node \"inst19\|inst133\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1371670371416 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst132\|dataa " "Node \"inst19\|inst132\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1371670371416 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst132\|combout " "Node \"inst19\|inst132\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1371670371416 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst131\|dataa " "Node \"inst19\|inst131\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1371670371416 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst131\|combout " "Node \"inst19\|inst131\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1371670371416 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst130\|dataa " "Node \"inst19\|inst130\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1371670371416 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst130\|combout " "Node \"inst19\|inst130\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1371670371416 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst129\|dataa " "Node \"inst19\|inst129\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1371670371416 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst129\|combout " "Node \"inst19\|inst129\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1371670371416 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst128\|dataa " "Node \"inst19\|inst128\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1371670371416 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst128\|combout " "Node \"inst19\|inst128\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1371670371416 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst127\|dataa " "Node \"inst19\|inst127\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1371670371416 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst127\|combout " "Node \"inst19\|inst127\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1371670371416 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst126\|dataa " "Node \"inst19\|inst126\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1371670371416 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst126\|combout " "Node \"inst19\|inst126\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1371670371416 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst125\|dataa " "Node \"inst19\|inst125\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1371670371416 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst125\|combout " "Node \"inst19\|inst125\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1371670371416 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst124\|dataa " "Node \"inst19\|inst124\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1371670371416 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst124\|combout " "Node \"inst19\|inst124\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1371670371416 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst123\|dataa " "Node \"inst19\|inst123\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1371670371416 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst123\|combout " "Node \"inst19\|inst123\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1371670371416 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst122\|dataa " "Node \"inst19\|inst122\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1371670371416 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst122\|combout " "Node \"inst19\|inst122\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1371670371416 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst121\|dataa " "Node \"inst19\|inst121\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1371670371416 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst121\|combout " "Node \"inst19\|inst121\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1371670371416 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst120\|dataa " "Node \"inst19\|inst120\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1371670371416 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst120\|combout " "Node \"inst19\|inst120\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1371670371416 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst119\|dataa " "Node \"inst19\|inst119\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1371670371416 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst119\|combout " "Node \"inst19\|inst119\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1371670371416 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst118\|dataa " "Node \"inst19\|inst118\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1371670371416 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst118\|combout " "Node \"inst19\|inst118\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1371670371416 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst117\|dataa " "Node \"inst19\|inst117\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1371670371416 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst117\|combout " "Node \"inst19\|inst117\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1371670371416 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst116\|dataa " "Node \"inst19\|inst116\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1371670371416 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst116\|combout " "Node \"inst19\|inst116\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1371670371416 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst115\|dataa " "Node \"inst19\|inst115\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1371670371416 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst115\|combout " "Node \"inst19\|inst115\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1371670371416 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst114\|dataa " "Node \"inst19\|inst114\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1371670371416 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst114\|combout " "Node \"inst19\|inst114\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1371670371416 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst113\|dataa " "Node \"inst19\|inst113\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1371670371416 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst113\|combout " "Node \"inst19\|inst113\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1371670371416 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst112\|dataa " "Node \"inst19\|inst112\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1371670371416 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst112\|combout " "Node \"inst19\|inst112\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1371670371416 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst111\|dataa " "Node \"inst19\|inst111\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1371670371416 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst111\|combout " "Node \"inst19\|inst111\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1371670371416 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst110\|dataa " "Node \"inst19\|inst110\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1371670371416 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst110\|combout " "Node \"inst19\|inst110\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1371670371416 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst109\|dataa " "Node \"inst19\|inst109\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1371670371416 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst109\|combout " "Node \"inst19\|inst109\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1371670371416 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst108\|dataa " "Node \"inst19\|inst108\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1371670371416 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst108\|combout " "Node \"inst19\|inst108\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1371670371416 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst107\|dataa " "Node \"inst19\|inst107\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1371670371416 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst107\|combout " "Node \"inst19\|inst107\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1371670371416 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst106\|dataa " "Node \"inst19\|inst106\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1371670371416 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst106\|combout " "Node \"inst19\|inst106\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1371670371416 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst105\|dataa " "Node \"inst19\|inst105\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1371670371416 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst105\|combout " "Node \"inst19\|inst105\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1371670371416 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst104\|dataa " "Node \"inst19\|inst104\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1371670371416 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst104\|combout " "Node \"inst19\|inst104\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1371670371416 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst103\|dataa " "Node \"inst19\|inst103\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1371670371416 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst103\|combout " "Node \"inst19\|inst103\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1371670371416 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst102\|dataa " "Node \"inst19\|inst102\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1371670371416 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst102\|combout " "Node \"inst19\|inst102\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1371670371416 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst101\|dataa " "Node \"inst19\|inst101\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1371670371416 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst101\|combout " "Node \"inst19\|inst101\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1371670371416 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst100\|dataa " "Node \"inst19\|inst100\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1371670371416 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst100\|combout " "Node \"inst19\|inst100\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1371670371416 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst99\|dataa " "Node \"inst19\|inst99\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1371670371416 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst99\|combout " "Node \"inst19\|inst99\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1371670371416 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst98\|dataa " "Node \"inst19\|inst98\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1371670371416 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst98\|combout " "Node \"inst19\|inst98\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1371670371416 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst97\|dataa " "Node \"inst19\|inst97\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1371670371416 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst97\|combout " "Node \"inst19\|inst97\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1371670371416 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst96\|dataa " "Node \"inst19\|inst96\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1371670371416 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst96\|combout " "Node \"inst19\|inst96\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1371670371416 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst95\|dataa " "Node \"inst19\|inst95\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1371670371416 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst95\|combout " "Node \"inst19\|inst95\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1371670371416 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst94\|dataa " "Node \"inst19\|inst94\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1371670371416 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst94\|combout " "Node \"inst19\|inst94\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1371670371416 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst93\|dataa " "Node \"inst19\|inst93\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1371670371416 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst93\|combout " "Node \"inst19\|inst93\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1371670371416 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst92\|dataa " "Node \"inst19\|inst92\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1371670371416 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst92\|combout " "Node \"inst19\|inst92\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1371670371416 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst91\|dataa " "Node \"inst19\|inst91\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1371670371416 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst91\|combout " "Node \"inst19\|inst91\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1371670371416 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst90\|dataa " "Node \"inst19\|inst90\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1371670371416 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst90\|combout " "Node \"inst19\|inst90\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1371670371416 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst89\|dataa " "Node \"inst19\|inst89\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1371670371416 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst89\|combout " "Node \"inst19\|inst89\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1371670371416 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst88\|dataa " "Node \"inst19\|inst88\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1371670371416 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst88\|combout " "Node \"inst19\|inst88\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1371670371416 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst87\|dataa " "Node \"inst19\|inst87\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1371670371416 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst87\|combout " "Node \"inst19\|inst87\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1371670371416 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst86\|dataa " "Node \"inst19\|inst86\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1371670371416 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst86\|combout " "Node \"inst19\|inst86\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1371670371416 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst85\|dataa " "Node \"inst19\|inst85\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1371670371416 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst85\|combout " "Node \"inst19\|inst85\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1371670371416 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst84\|dataa " "Node \"inst19\|inst84\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1371670371416 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst84\|combout " "Node \"inst19\|inst84\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1371670371416 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst83\|dataa " "Node \"inst19\|inst83\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1371670371416 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst83\|combout " "Node \"inst19\|inst83\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1371670371416 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst82\|dataa " "Node \"inst19\|inst82\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1371670371416 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst82\|combout " "Node \"inst19\|inst82\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1371670371416 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst81\|dataa " "Node \"inst19\|inst81\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1371670371416 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst81\|combout " "Node \"inst19\|inst81\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1371670371416 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst80\|dataa " "Node \"inst19\|inst80\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1371670371416 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst80\|combout " "Node \"inst19\|inst80\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1371670371416 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst79\|dataa " "Node \"inst19\|inst79\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1371670371416 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst79\|combout " "Node \"inst19\|inst79\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1371670371416 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst78\|dataa " "Node \"inst19\|inst78\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1371670371416 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst78\|combout " "Node \"inst19\|inst78\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1371670371416 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst77\|dataa " "Node \"inst19\|inst77\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1371670371416 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst77\|combout " "Node \"inst19\|inst77\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1371670371416 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst75\|dataa " "Node \"inst19\|inst75\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1371670371416 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst75\|combout " "Node \"inst19\|inst75\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1371670371416 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst74\|dataa " "Node \"inst19\|inst74\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1371670371416 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst74\|combout " "Node \"inst19\|inst74\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1371670371416 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst73\|dataa " "Node \"inst19\|inst73\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1371670371416 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst73\|combout " "Node \"inst19\|inst73\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1371670371416 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst72\|dataa " "Node \"inst19\|inst72\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1371670371416 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst72\|combout " "Node \"inst19\|inst72\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1371670371416 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst71\|dataa " "Node \"inst19\|inst71\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1371670371416 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst71\|combout " "Node \"inst19\|inst71\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1371670371416 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst70\|dataa " "Node \"inst19\|inst70\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1371670371416 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst70\|combout " "Node \"inst19\|inst70\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1371670371416 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst69\|dataa " "Node \"inst19\|inst69\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1371670371416 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst69\|combout " "Node \"inst19\|inst69\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1371670371416 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst68\|dataa " "Node \"inst19\|inst68\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1371670371416 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst68\|combout " "Node \"inst19\|inst68\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1371670371416 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst67\|dataa " "Node \"inst19\|inst67\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1371670371416 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst67\|combout " "Node \"inst19\|inst67\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1371670371416 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst66\|dataa " "Node \"inst19\|inst66\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1371670371416 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst66\|combout " "Node \"inst19\|inst66\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1371670371416 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst65\|dataa " "Node \"inst19\|inst65\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1371670371416 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst65\|combout " "Node \"inst19\|inst65\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1371670371416 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst64\|dataa " "Node \"inst19\|inst64\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1371670371416 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst64\|combout " "Node \"inst19\|inst64\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1371670371416 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst63\|dataa " "Node \"inst19\|inst63\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1371670371416 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst63\|combout " "Node \"inst19\|inst63\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1371670371416 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst62\|dataa " "Node \"inst19\|inst62\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1371670371416 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst62\|combout " "Node \"inst19\|inst62\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1371670371416 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst61\|dataa " "Node \"inst19\|inst61\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1371670371416 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst61\|combout " "Node \"inst19\|inst61\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1371670371416 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst60\|dataa " "Node \"inst19\|inst60\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1371670371416 ""}  } { { "Generatore_Clock.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/Generatore_Clock.bdf" { { 720 168 216 752 "inst60" "" } } } } { "Generatore_Clock.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/Generatore_Clock.bdf" { { 176 1648 1696 208 "inst188" "" } } } } { "Generatore_Clock.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/Generatore_Clock.bdf" { { 176 1600 1648 208 "inst187" "" } } } } { "Generatore_Clock.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/Generatore_Clock.bdf" { { 176 1552 1600 208 "inst186" "" } } } } { "Generatore_Clock.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/Generatore_Clock.bdf" { { 176 1504 1552 208 "inst185" "" } } } } { "Generatore_Clock.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/Generatore_Clock.bdf" { { 176 1456 1504 208 "inst184" "" } } } } { "Generatore_Clock.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/Generatore_Clock.bdf" { { 176 1408 1456 208 "inst183" "" } } } } { "Generatore_Clock.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/Generatore_Clock.bdf" { { 176 1360 1408 208 "inst182" "" } } } } { "Generatore_Clock.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/Generatore_Clock.bdf" { { 176 1312 1360 208 "inst181" "" } } } } { "Generatore_Clock.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/Generatore_Clock.bdf" { { 176 1264 1312 208 "inst180" "" } } } } { "Generatore_Clock.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/Generatore_Clock.bdf" { { 176 1216 1264 208 "inst179" "" } } } } { "Generatore_Clock.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/Generatore_Clock.bdf" { { 176 1168 1216 208 "inst178" "" } } } } { "Generatore_Clock.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/Generatore_Clock.bdf" { { 176 1120 1168 208 "inst177" "" } } } } { "Generatore_Clock.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/Generatore_Clock.bdf" { { 176 1072 1120 208 "inst176" "" } } } } { "Generatore_Clock.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/Generatore_Clock.bdf" { { 176 1024 1072 208 "inst175" "" } } } } { "Generatore_Clock.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/Generatore_Clock.bdf" { { 176 976 1024 208 "inst174" "" } } } } { "Generatore_Clock.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/Generatore_Clock.bdf" { { 176 928 976 208 "inst173" "" } } } } { "Generatore_Clock.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/Generatore_Clock.bdf" { { 248 1648 1696 280 "inst172" "" } } } } { "Generatore_Clock.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/Generatore_Clock.bdf" { { 248 1600 1648 280 "inst171" "" } } } } { "Generatore_Clock.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/Generatore_Clock.bdf" { { 248 1552 1600 280 "inst170" "" } } } } { "Generatore_Clock.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/Generatore_Clock.bdf" { { 248 1504 1552 280 "inst169" "" } } } } { "Generatore_Clock.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/Generatore_Clock.bdf" { { 248 1456 1504 280 "inst168" "" } } } } { "Generatore_Clock.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/Generatore_Clock.bdf" { { 248 1408 1456 280 "inst167" "" } } } } { "Generatore_Clock.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/Generatore_Clock.bdf" { { 248 1360 1408 280 "inst166" "" } } } } { "Generatore_Clock.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/Generatore_Clock.bdf" { { 248 1312 1360 280 "inst165" "" } } } } { "Generatore_Clock.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/Generatore_Clock.bdf" { { 248 1264 1312 280 "inst164" "" } } } } { "Generatore_Clock.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/Generatore_Clock.bdf" { { 248 1216 1264 280 "inst163" "" } } } } { "Generatore_Clock.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/Generatore_Clock.bdf" { { 248 1168 1216 280 "inst162" "" } } } } { "Generatore_Clock.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/Generatore_Clock.bdf" { { 248 1120 1168 280 "inst161" "" } } } } { "Generatore_Clock.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/Generatore_Clock.bdf" { { 248 1072 1120 280 "inst160" "" } } } } { "Generatore_Clock.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/Generatore_Clock.bdf" { { 248 1024 1072 280 "inst159" "" } } } } { "Generatore_Clock.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/Generatore_Clock.bdf" { { 248 976 1024 280 "inst158" "" } } } } { "Generatore_Clock.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/Generatore_Clock.bdf" { { 248 928 976 280 "inst157" "" } } } } { "Generatore_Clock.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/Generatore_Clock.bdf" { { 320 1648 1696 352 "inst156" "" } } } } { "Generatore_Clock.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/Generatore_Clock.bdf" { { 320 1600 1648 352 "inst155" "" } } } } { "Generatore_Clock.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/Generatore_Clock.bdf" { { 320 1552 1600 352 "inst154" "" } } } } { "Generatore_Clock.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/Generatore_Clock.bdf" { { 320 1504 1552 352 "inst153" "" } } } } { "Generatore_Clock.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/Generatore_Clock.bdf" { { 320 1456 1504 352 "inst152" "" } } } } { "Generatore_Clock.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/Generatore_Clock.bdf" { { 320 1408 1456 352 "inst151" "" } } } } { "Generatore_Clock.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/Generatore_Clock.bdf" { { 320 1360 1408 352 "inst150" "" } } } } { "Generatore_Clock.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/Generatore_Clock.bdf" { { 320 1312 1360 352 "inst149" "" } } } } { "Generatore_Clock.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/Generatore_Clock.bdf" { { 320 1264 1312 352 "inst148" "" } } } } { "Generatore_Clock.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/Generatore_Clock.bdf" { { 320 1216 1264 352 "inst147" "" } } } } { "Generatore_Clock.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/Generatore_Clock.bdf" { { 320 1168 1216 352 "inst146" "" } } } } { "Generatore_Clock.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/Generatore_Clock.bdf" { { 320 1120 1168 352 "inst145" "" } } } } { "Generatore_Clock.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/Generatore_Clock.bdf" { { 320 1072 1120 352 "inst144" "" } } } } { "Generatore_Clock.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/Generatore_Clock.bdf" { { 320 1024 1072 352 "inst143" "" } } } } { "Generatore_Clock.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/Generatore_Clock.bdf" { { 320 976 1024 352 "inst142" "" } } } } { "Generatore_Clock.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/Generatore_Clock.bdf" { { 320 928 976 352 "inst141" "" } } } } { "Generatore_Clock.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/Generatore_Clock.bdf" { { 392 1648 1696 424 "inst140" "" } } } } { "Generatore_Clock.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/Generatore_Clock.bdf" { { 392 1600 1648 424 "inst139" "" } } } } { "Generatore_Clock.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/Generatore_Clock.bdf" { { 392 1552 1600 424 "inst138" "" } } } } { "Generatore_Clock.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/Generatore_Clock.bdf" { { 392 1504 1552 424 "inst137" "" } } } } { "Generatore_Clock.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/Generatore_Clock.bdf" { { 392 1456 1504 424 "inst136" "" } } } } { "Generatore_Clock.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/Generatore_Clock.bdf" { { 392 1408 1456 424 "inst135" "" } } } } { "Generatore_Clock.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/Generatore_Clock.bdf" { { 392 1360 1408 424 "inst134" "" } } } } { "Generatore_Clock.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/Generatore_Clock.bdf" { { 392 1312 1360 424 "inst133" "" } } } } { "Generatore_Clock.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/Generatore_Clock.bdf" { { 392 1264 1312 424 "inst132" "" } } } } { "Generatore_Clock.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/Generatore_Clock.bdf" { { 392 1216 1264 424 "inst131" "" } } } } { "Generatore_Clock.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/Generatore_Clock.bdf" { { 392 1168 1216 424 "inst130" "" } } } } { "Generatore_Clock.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/Generatore_Clock.bdf" { { 392 1120 1168 424 "inst129" "" } } } } { "Generatore_Clock.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/Generatore_Clock.bdf" { { 392 1072 1120 424 "inst128" "" } } } } { "Generatore_Clock.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/Generatore_Clock.bdf" { { 392 1024 1072 424 "inst127" "" } } } } { "Generatore_Clock.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/Generatore_Clock.bdf" { { 392 976 1024 424 "inst126" "" } } } } { "Generatore_Clock.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/Generatore_Clock.bdf" { { 392 928 976 424 "inst125" "" } } } } { "Generatore_Clock.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/Generatore_Clock.bdf" { { 504 888 936 536 "inst124" "" } } } } { "Generatore_Clock.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/Generatore_Clock.bdf" { { 504 840 888 536 "inst123" "" } } } } { "Generatore_Clock.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/Generatore_Clock.bdf" { { 504 792 840 536 "inst122" "" } } } } { "Generatore_Clock.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/Generatore_Clock.bdf" { { 504 744 792 536 "inst121" "" } } } } { "Generatore_Clock.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/Generatore_Clock.bdf" { { 504 696 744 536 "inst120" "" } } } } { "Generatore_Clock.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/Generatore_Clock.bdf" { { 504 648 696 536 "inst119" "" } } } } { "Generatore_Clock.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/Generatore_Clock.bdf" { { 504 600 648 536 "inst118" "" } } } } { "Generatore_Clock.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/Generatore_Clock.bdf" { { 504 552 600 536 "inst117" "" } } } } { "Generatore_Clock.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/Generatore_Clock.bdf" { { 504 504 552 536 "inst116" "" } } } } { "Generatore_Clock.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/Generatore_Clock.bdf" { { 504 456 504 536 "inst115" "" } } } } { "Generatore_Clock.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/Generatore_Clock.bdf" { { 504 408 456 536 "inst114" "" } } } } { "Generatore_Clock.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/Generatore_Clock.bdf" { { 504 360 408 536 "inst113" "" } } } } { "Generatore_Clock.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/Generatore_Clock.bdf" { { 504 312 360 536 "inst112" "" } } } } { "Generatore_Clock.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/Generatore_Clock.bdf" { { 504 264 312 536 "inst111" "" } } } } { "Generatore_Clock.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/Generatore_Clock.bdf" { { 504 216 264 536 "inst110" "" } } } } { "Generatore_Clock.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/Generatore_Clock.bdf" { { 504 168 216 536 "inst109" "" } } } } { "Generatore_Clock.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/Generatore_Clock.bdf" { { 576 888 936 608 "inst108" "" } } } } { "Generatore_Clock.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/Generatore_Clock.bdf" { { 576 840 888 608 "inst107" "" } } } } { "Generatore_Clock.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/Generatore_Clock.bdf" { { 576 792 840 608 "inst106" "" } } } } { "Generatore_Clock.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/Generatore_Clock.bdf" { { 576 744 792 608 "inst105" "" } } } } { "Generatore_Clock.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/Generatore_Clock.bdf" { { 576 696 744 608 "inst104" "" } } } } { "Generatore_Clock.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/Generatore_Clock.bdf" { { 576 648 696 608 "inst103" "" } } } } { "Generatore_Clock.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/Generatore_Clock.bdf" { { 576 600 648 608 "inst102" "" } } } } { "Generatore_Clock.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/Generatore_Clock.bdf" { { 576 552 600 608 "inst101" "" } } } } { "Generatore_Clock.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/Generatore_Clock.bdf" { { 576 504 552 608 "inst100" "" } } } } { "Generatore_Clock.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/Generatore_Clock.bdf" { { 576 456 504 608 "inst99" "" } } } } { "Generatore_Clock.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/Generatore_Clock.bdf" { { 576 408 456 608 "inst98" "" } } } } { "Generatore_Clock.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/Generatore_Clock.bdf" { { 576 360 408 608 "inst97" "" } } } } { "Generatore_Clock.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/Generatore_Clock.bdf" { { 576 312 360 608 "inst96" "" } } } } { "Generatore_Clock.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/Generatore_Clock.bdf" { { 576 264 312 608 "inst95" "" } } } } { "Generatore_Clock.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/Generatore_Clock.bdf" { { 576 216 264 608 "inst94" "" } } } } { "Generatore_Clock.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/Generatore_Clock.bdf" { { 576 168 216 608 "inst93" "" } } } } { "Generatore_Clock.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/Generatore_Clock.bdf" { { 648 888 936 680 "inst92" "" } } } } { "Generatore_Clock.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/Generatore_Clock.bdf" { { 648 840 888 680 "inst91" "" } } } } { "Generatore_Clock.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/Generatore_Clock.bdf" { { 648 792 840 680 "inst90" "" } } } } { "Generatore_Clock.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/Generatore_Clock.bdf" { { 648 744 792 680 "inst89" "" } } } } { "Generatore_Clock.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/Generatore_Clock.bdf" { { 648 696 744 680 "inst88" "" } } } } { "Generatore_Clock.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/Generatore_Clock.bdf" { { 648 648 696 680 "inst87" "" } } } } { "Generatore_Clock.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/Generatore_Clock.bdf" { { 648 600 648 680 "inst86" "" } } } } { "Generatore_Clock.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/Generatore_Clock.bdf" { { 648 552 600 680 "inst85" "" } } } } { "Generatore_Clock.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/Generatore_Clock.bdf" { { 648 504 552 680 "inst84" "" } } } } { "Generatore_Clock.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/Generatore_Clock.bdf" { { 648 456 504 680 "inst83" "" } } } } { "Generatore_Clock.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/Generatore_Clock.bdf" { { 648 408 456 680 "inst82" "" } } } } { "Generatore_Clock.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/Generatore_Clock.bdf" { { 648 360 408 680 "inst81" "" } } } } { "Generatore_Clock.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/Generatore_Clock.bdf" { { 648 312 360 680 "inst80" "" } } } } { "Generatore_Clock.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/Generatore_Clock.bdf" { { 648 264 312 680 "inst79" "" } } } } { "Generatore_Clock.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/Generatore_Clock.bdf" { { 648 216 264 680 "inst78" "" } } } } { "Generatore_Clock.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/Generatore_Clock.bdf" { { 648 168 216 680 "inst77" "" } } } } { "Generatore_Clock.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/Generatore_Clock.bdf" { { 720 888 936 752 "inst75" "" } } } } { "Generatore_Clock.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/Generatore_Clock.bdf" { { 720 840 888 752 "inst74" "" } } } } { "Generatore_Clock.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/Generatore_Clock.bdf" { { 720 792 840 752 "inst73" "" } } } } { "Generatore_Clock.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/Generatore_Clock.bdf" { { 720 744 792 752 "inst72" "" } } } } { "Generatore_Clock.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/Generatore_Clock.bdf" { { 720 696 744 752 "inst71" "" } } } } { "Generatore_Clock.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/Generatore_Clock.bdf" { { 720 648 696 752 "inst70" "" } } } } { "Generatore_Clock.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/Generatore_Clock.bdf" { { 720 600 648 752 "inst69" "" } } } } { "Generatore_Clock.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/Generatore_Clock.bdf" { { 720 552 600 752 "inst68" "" } } } } { "Generatore_Clock.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/Generatore_Clock.bdf" { { 720 504 552 752 "inst67" "" } } } } { "Generatore_Clock.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/Generatore_Clock.bdf" { { 720 456 504 752 "inst66" "" } } } } { "Generatore_Clock.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/Generatore_Clock.bdf" { { 720 408 456 752 "inst65" "" } } } } { "Generatore_Clock.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/Generatore_Clock.bdf" { { 720 360 408 752 "inst64" "" } } } } { "Generatore_Clock.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/Generatore_Clock.bdf" { { 720 312 360 752 "inst63" "" } } } } { "Generatore_Clock.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/Generatore_Clock.bdf" { { 720 264 312 752 "inst62" "" } } } } { "Generatore_Clock.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/Generatore_Clock.bdf" { { 720 216 264 752 "inst61" "" } } } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1 1371670371416 ""}
{ "Critical Warning" "WSTA_SCC_LOOP_TOO_BIG" "256 " "Design contains combinational loop of 256 nodes. Estimating the delays through the loop." {  } {  } 1 332081 "Design contains combinational loop of %1!d! nodes. Estimating the delays through the loop." 0 0 "" 0 -1 1371670371421 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "" 0 -1 1371670371441 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 10 clocks " "Found 10 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1371670371441 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1371670371441 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000        CLK40 " "   1.000        CLK40" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1371670371441 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  25.000    CLK40DES1 " "  25.000    CLK40DES1" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1371670371441 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 ddlctrlr:inst\|CLMN_READ_STATUS_2 " "   1.000 ddlctrlr:inst\|CLMN_READ_STATUS_2" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1371670371441 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  25.000 inst44\|altpll_component\|pll\|clk\[0\] " "  25.000 inst44\|altpll_component\|pll\|clk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1371670371441 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  50.000 inst44\|altpll_component\|pll\|clk\[1\] " "  50.000 inst44\|altpll_component\|pll\|clk\[1\]" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1371670371441 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 inst44\|altpll_component\|pll\|clk\[2\] " " 100.000 inst44\|altpll_component\|pll\|clk\[2\]" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1371670371441 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  25.000 inst44\|altpll_component\|pll\|clk\[3\] " "  25.000 inst44\|altpll_component\|pll\|clk\[3\]" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1371670371441 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.250 inst44\|altpll_component\|pll\|clk\[4\] " "   6.250 inst44\|altpll_component\|pll\|clk\[4\]" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1371670371441 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000       inst63 " "   1.000       inst63" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1371670371441 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000       inst85 " "   1.000       inst85" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1371670371441 ""}  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1371670371441 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLK40DES1 (placed in PIN N20 (CLK3p, Input)) " "Automatically promoted node CLK40DES1 (placed in PIN N20 (CLK3p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1371670371552 ""}  } { { "c:/eda/altera/v12_0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/eda/altera/v12_0/quartus/bin64/pin_planner.ppl" { CLK40DES1 } } } { "c:/eda/altera/v12_0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/eda/altera/v12_0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLK40DES1" } } } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/ddl_ctrlr.bdf" { { 40 -280 -112 56 "CLK40DES1" "" } } } } { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLK40DES1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/" { { 0 { 0 ""} 0 136 6720 7625 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1371670371552 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ddlctrlr:inst\|\$00002 (placed in counter C0 of PLL_5) " "Automatically promoted node ddlctrlr:inst\|\$00002 (placed in counter C0 of PLL_5)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G13 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G13" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1371670371552 ""}  } { { "altpll.tdf" "" { Text "c:/eda/altera/v12_0/quartus/libraries/megafunctions/altpll.tdf" 774 3 0 } } { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|$00002 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/" { { 0 { 0 ""} 0 1788 6720 7625 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1371670371552 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "PLL0:inst44\|altpll:altpll_component\|_clk1 (placed in counter C2 of PLL_5) " "Automatically promoted node PLL0:inst44\|altpll:altpll_component\|_clk1 (placed in counter C2 of PLL_5)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G15 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G15" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1371670371552 ""}  } { { "altpll.tdf" "" { Text "c:/eda/altera/v12_0/quartus/libraries/megafunctions/altpll.tdf" 774 3 0 } } { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|$00002 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/" { { 0 { 0 ""} 0 1788 6720 7625 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1371670371552 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "PLL0:inst44\|altpll:altpll_component\|_clk2 (placed in counter C1 of PLL_5) " "Automatically promoted node PLL0:inst44\|altpll:altpll_component\|_clk2 (placed in counter C1 of PLL_5)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G12 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G12" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1371670371552 ""}  } { { "altpll.tdf" "" { Text "c:/eda/altera/v12_0/quartus/libraries/megafunctions/altpll.tdf" 774 3 0 } } { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|$00002 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/" { { 0 { 0 ""} 0 1788 6720 7625 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1371670371552 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "PLL0:inst44\|altpll:altpll_component\|_clk3 (placed in counter C3 of PLL_5) " "Automatically promoted node PLL0:inst44\|altpll:altpll_component\|_clk3 (placed in counter C3 of PLL_5)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations External Clock Output CLKCTRL_X21_Y27_N8 " "Automatically promoted destinations to use location or clock signal External Clock Output CLKCTRL_X21_Y27_N8" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1371670371553 ""} { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G14 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G14" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1371670371553 ""}  } { { "altpll.tdf" "" { Text "c:/eda/altera/v12_0/quartus/libraries/megafunctions/altpll.tdf" 774 3 0 } } { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|$00002 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/" { { 0 { 0 ""} 0 1788 6720 7625 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1371670371553 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "PLL0:inst44\|altpll:altpll_component\|_clk4 (placed in counter C4 of PLL_5) " "Automatically promoted node PLL0:inst44\|altpll:altpll_component\|_clk4 (placed in counter C4 of PLL_5)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Regional Clock CLKCTRL_R26 " "Automatically promoted destinations to use location or clock signal Regional Clock CLKCTRL_R26" { { "Info" "IFSAC_FSAC_ASSIGN_REGION_TO_SIGNAL_FANOUTS" "PLL0:inst44\|altpll:altpll_component\|_clk4 Dual-Regional Clock 0 14 40 27 " "Assigned fan-out of node PLL0:inst44\|altpll:altpll_component\|_clk4 to Dual-Regional Clock region from (0, 14) to (40, 27)" {  } {  } 0 176370 "Assigned fan-out of node %1!s! to %2!s! region from (%3!d!, %4!d!) to (%5!d!, %6!d!)" 0 0 "" 0 -1 1371670371553 ""}  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1371670371553 ""} { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Regional Clock CLKCTRL_R30 " "Automatically promoted destinations to use location or clock signal Regional Clock CLKCTRL_R30" { { "Info" "IFSAC_FSAC_ASSIGN_REGION_TO_SIGNAL_FANOUTS" "PLL0:inst44\|altpll:altpll_component\|_clk4 Dual-Regional Clock 0 14 40 27 " "Assigned fan-out of node PLL0:inst44\|altpll:altpll_component\|_clk4 to Dual-Regional Clock region from (0, 14) to (40, 27)" {  } {  } 0 176370 "Assigned fan-out of node %1!s! to %2!s! region from (%3!d!, %4!d!) to (%5!d!, %6!d!)" 0 0 "" 0 -1 1371670371553 ""}  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1371670371553 ""}  } { { "altpll.tdf" "" { Text "c:/eda/altera/v12_0/quartus/libraries/megafunctions/altpll.tdf" 774 3 0 } } { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|$00002 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/" { { 0 { 0 ""} 0 1788 6720 7625 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1371670371553 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ddlctrlr:inst\|FIFO_CLK  " "Automatically promoted node ddlctrlr:inst\|FIFO_CLK " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1371670371553 ""}  } { { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/ddlctrlr.tdf" 2914 4 0 } } { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|FIFO_CLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/" { { 0 { 0 ""} 0 1645 6720 7625 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1371670371553 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Generatore_Clock:inst19\|inst60  " "Automatically promoted node Generatore_Clock:inst19\|inst60 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1371670371553 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Generatore_Clock:inst19\|inst188 " "Destination node Generatore_Clock:inst19\|inst188" {  } { { "Generatore_Clock.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/Generatore_Clock.bdf" { { 176 1648 1696 208 "inst188" "" } } } } { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Generatore_Clock:inst19|inst188 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/" { { 0 { 0 ""} 0 1392 6720 7625 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1371670371553 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1 1371670371553 ""}  } { { "Generatore_Clock.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/Generatore_Clock.bdf" { { 720 168 216 752 "inst60" "" } } } } { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Generatore_Clock:inst19|inst60 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/" { { 0 { 0 ""} 0 1265 6720 7625 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1371670371553 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "inst63  " "Automatically promoted node inst63 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1371670371553 ""}  } { { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/ddl_ctrlr.bdf" { { -456 1560 1624 -376 "inst63" "" } } } } { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst63 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/" { { 0 { 0 ""} 0 1833 6720 7625 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1371670371553 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "inst85  " "Automatically promoted node inst85 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1371670371553 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "inst53 " "Destination node inst53" {  } { { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/ddl_ctrlr.bdf" { { 664 40 104 712 "inst53" "" } } } } { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst53 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/" { { 0 { 0 ""} 0 1823 6720 7625 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1371670371553 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "inst21~2 " "Destination node inst21~2" {  } { { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/ddl_ctrlr.bdf" { { 168 1624 1688 280 "inst21" "" } } } } { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst21~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/" { { 0 { 0 ""} 0 2293 6720 7625 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1371670371553 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "inst20 " "Destination node inst20" {  } { { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/ddl_ctrlr.bdf" { { 64 152 216 112 "inst20" "" } } } } { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst20 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/" { { 0 { 0 ""} 0 1831 6720 7625 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1371670371553 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "inst72 " "Destination node inst72" {  } { { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/ddl_ctrlr.bdf" { { -248 1384 1448 -200 "inst72" "" } } } } { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst72 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/" { { 0 { 0 ""} 0 1845 6720 7625 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1371670371553 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ddlctrlr:inst\|ZERO_SUPP_COLUMN\[3\]~0 " "Destination node ddlctrlr:inst\|ZERO_SUPP_COLUMN\[3\]~0" {  } { { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/ddlctrlr.tdf" 79 3 0 } } { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|ZERO_SUPP_COLUMN[3]~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/" { { 0 { 0 ""} 0 2346 6720 7625 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1371670371553 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "alt_remote:inst3\|alt_remote_rmtupdt_srj:alt_remote_rmtupdt_srj_component\|wire_w_lg_shift_reg_clear50w\[0\] " "Destination node alt_remote:inst3\|alt_remote_rmtupdt_srj:alt_remote_rmtupdt_srj_component\|wire_w_lg_shift_reg_clear50w\[0\]" {  } { { "alt_remote.vhd" "" { Text "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/alt_remote.vhd" 711 -1 0 } } { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { alt_remote:inst3|alt_remote_rmtupdt_srj:alt_remote_rmtupdt_srj_component|wire_w_lg_shift_reg_clear50w[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/" { { 0 { 0 ""} 0 262 6720 7625 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1371670371553 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ddlctrlr:inst\|WORD_NMBER_COMP\[9\]~0 " "Destination node ddlctrlr:inst\|WORD_NMBER_COMP\[9\]~0" {  } { { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/ddlctrlr.tdf" 109 16 0 } } { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|WORD_NMBER_COMP[9]~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/" { { 0 { 0 ""} 0 2363 6720 7625 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1371670371553 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ddlctrlr:inst\|CMD_DEC_REG\[7\]~0 " "Destination node ddlctrlr:inst\|CMD_DEC_REG\[7\]~0" {  } { { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/ddlctrlr.tdf" 108 12 0 } } { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|CMD_DEC_REG[7]~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/" { { 0 { 0 ""} 0 2406 6720 7625 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1371670371553 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "L0_TO_COLUMN_GEN:inst74\|WAIT_COUNTER\[7\]~0 " "Destination node L0_TO_COLUMN_GEN:inst74\|WAIT_COUNTER\[7\]~0" {  } { { "L0_TO_COLUMN_GEN.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/L0_TO_COLUMN_GEN.tdf" 20 13 0 } } { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_TO_COLUMN_GEN:inst74|WAIT_COUNTER[7]~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/" { { 0 { 0 ""} 0 2501 6720 7625 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1371670371553 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DDL_SOFT_RESET_MODULE:inst54\|TTC_RESET_COUNTER\[26\]~0 " "Destination node DDL_SOFT_RESET_MODULE:inst54\|TTC_RESET_COUNTER\[26\]~0" {  } { { "DDL_SOFT_RESET_MODULE.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/DDL_SOFT_RESET_MODULE.tdf" 16 3 0 } } { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DDL_SOFT_RESET_MODULE:inst54|TTC_RESET_COUNTER[26]~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/" { { 0 { 0 ""} 0 2608 6720 7625 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1371670371553 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "" 0 -1 1371670371553 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1 1371670371553 ""}  } { { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/ddl_ctrlr.bdf" { { 2208 952 1016 2288 "inst85" "" } } } } { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst85 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/" { { 0 { 0 ""} 0 1824 6720 7625 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1371670371553 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "inst20  " "Automatically promoted node inst20 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1371670371554 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "TTC_COMMUNICATION:inst13\|L2_TIMEOUT_COUNTER\[15\]~1 " "Destination node TTC_COMMUNICATION:inst13\|L2_TIMEOUT_COUNTER\[15\]~1" {  } { { "TTC_COMMUNICATION.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/TTC_COMMUNICATION.tdf" 56 3 0 } } { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTC_COMMUNICATION:inst13|L2_TIMEOUT_COUNTER[15]~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/" { { 0 { 0 ""} 0 2922 6720 7625 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1371670371554 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "TTC_COMMUNICATION:inst13\|L1_TIME_COUNTER\[8\]~0 " "Destination node TTC_COMMUNICATION:inst13\|L1_TIME_COUNTER\[8\]~0" {  } { { "TTC_COMMUNICATION.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/TTC_COMMUNICATION.tdf" 55 3 0 } } { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTC_COMMUNICATION:inst13|L1_TIME_COUNTER[8]~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/" { { 0 { 0 ""} 0 2980 6720 7625 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1371670371554 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "L0_DELAY:inst68\|COUNTER\[4\]~1 " "Destination node L0_DELAY:inst68\|COUNTER\[4\]~1" {  } { { "L0_DELAY.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/L0_DELAY.tdf" 17 8 0 } } { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_DELAY:inst68|COUNTER[4]~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/" { { 0 { 0 ""} 0 3024 6720 7625 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1371670371554 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "TTC_COMMUNICATION:inst13\|L2_DETECTOR_A\[11\]~0 " "Destination node TTC_COMMUNICATION:inst13\|L2_DETECTOR_A\[11\]~0" {  } { { "TTC_COMMUNICATION.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/TTC_COMMUNICATION.tdf" 78 14 0 } } { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTC_COMMUNICATION:inst13|L2_DETECTOR_A[11]~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/" { { 0 { 0 ""} 0 3070 6720 7625 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1371670371554 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "TTC_COMMUNICATION:inst13\|L0_FLAG_DELAY1~0 " "Destination node TTC_COMMUNICATION:inst13\|L0_FLAG_DELAY1~0" {  } { { "TTC_COMMUNICATION.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/TTC_COMMUNICATION.tdf" 44 3 0 } } { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTC_COMMUNICATION:inst13|L0_FLAG_DELAY1~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/" { { 0 { 0 ""} 0 3107 6720 7625 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1371670371554 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "inst65~0 " "Destination node inst65~0" {  } { { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/ddl_ctrlr.bdf" { { -24 1600 1664 56 "inst65" "" } } } } { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst65~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/" { { 0 { 0 ""} 0 3156 6720 7625 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1371670371554 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1 1371670371554 ""}  } { { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/ddl_ctrlr.bdf" { { 64 152 216 112 "inst20" "" } } } } { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst20 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/" { { 0 { 0 ""} 0 1831 6720 7625 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1371670371554 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "inst53  " "Automatically promoted node inst53 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1371670371555 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ddlctrlr:inst\|COLUMN_NMBER\[3\]~0 " "Destination node ddlctrlr:inst\|COLUMN_NMBER\[3\]~0" {  } { { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/ddlctrlr.tdf" 113 13 0 } } { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|COLUMN_NMBER[3]~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/" { { 0 { 0 ""} 0 2340 6720 7625 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1371670371555 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ddlctrlr:inst\|SEGMENT_COUNTER\[1\]~0 " "Destination node ddlctrlr:inst\|SEGMENT_COUNTER\[1\]~0" {  } { { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/ddlctrlr.tdf" 60 3 0 } } { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|SEGMENT_COUNTER[1]~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/" { { 0 { 0 ""} 0 2353 6720 7625 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1371670371555 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ddlctrlr:inst\|WAIT_CLEAR_BUSY\[5\]~0 " "Destination node ddlctrlr:inst\|WAIT_CLEAR_BUSY\[5\]~0" {  } { { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/ddlctrlr.tdf" 151 16 0 } } { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|WAIT_CLEAR_BUSY[5]~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/" { { 0 { 0 ""} 0 2984 6720 7625 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1371670371555 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1 1371670371555 ""}  } { { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/ddl_ctrlr.bdf" { { 664 40 104 712 "inst53" "" } } } } { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst53 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/" { { 0 { 0 ""} 0 1823 6720 7625 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1371670371555 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "DDL_SOFT_RESET_MODULE:inst54\|TTC_RESET_COUNTER\[26\]~0  " "Automatically promoted node DDL_SOFT_RESET_MODULE:inst54\|TTC_RESET_COUNTER\[26\]~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1371670371555 ""}  } { { "DDL_SOFT_RESET_MODULE.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/DDL_SOFT_RESET_MODULE.tdf" 16 3 0 } } { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DDL_SOFT_RESET_MODULE:inst54|TTC_RESET_COUNTER[26]~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/" { { 0 { 0 ""} 0 2608 6720 7625 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1371670371555 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "inst21~2  " "Automatically promoted node inst21~2 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1371670371555 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "inst21~3 " "Destination node inst21~3" {  } { { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/ddl_ctrlr.bdf" { { 168 1624 1688 280 "inst21" "" } } } } { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst21~3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/" { { 0 { 0 ""} 0 2294 6720 7625 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1371670371555 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1 1371670371555 ""}  } { { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/ddl_ctrlr.bdf" { { 168 1624 1688 280 "inst21" "" } } } } { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst21~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/" { { 0 { 0 ""} 0 2293 6720 7625 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1371670371555 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "DDL_SOFT_RESET_MODULE:inst54\|TTC_RESET_STATE  " "Automatically promoted node DDL_SOFT_RESET_MODULE:inst54\|TTC_RESET_STATE " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1371670371555 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LED_COUNTER:inst58\|lpm_counter:lpm_counter_component\|cntr_c8j:auto_generated\|counter_reg_bit1a\[21\] " "Destination node LED_COUNTER:inst58\|lpm_counter:lpm_counter_component\|cntr_c8j:auto_generated\|counter_reg_bit1a\[21\]" {  } { { "db/cntr_c8j.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/db/cntr_c8j.tdf" 168 19 0 } } { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LED_COUNTER:inst58|lpm_counter:lpm_counter_component|cntr_c8j:auto_generated|safe_q[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/" { { 0 { 0 ""} 0 304 6720 7625 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1371670371555 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LED_COUNTER:inst58\|lpm_counter:lpm_counter_component\|cntr_c8j:auto_generated\|counter_reg_bit1a\[20\] " "Destination node LED_COUNTER:inst58\|lpm_counter:lpm_counter_component\|cntr_c8j:auto_generated\|counter_reg_bit1a\[20\]" {  } { { "db/cntr_c8j.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/db/cntr_c8j.tdf" 168 19 0 } } { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LED_COUNTER:inst58|lpm_counter:lpm_counter_component|cntr_c8j:auto_generated|safe_q[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/" { { 0 { 0 ""} 0 306 6720 7625 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1371670371555 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LED_COUNTER:inst58\|lpm_counter:lpm_counter_component\|cntr_c8j:auto_generated\|counter_reg_bit1a\[19\] " "Destination node LED_COUNTER:inst58\|lpm_counter:lpm_counter_component\|cntr_c8j:auto_generated\|counter_reg_bit1a\[19\]" {  } { { "db/cntr_c8j.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/db/cntr_c8j.tdf" 168 19 0 } } { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LED_COUNTER:inst58|lpm_counter:lpm_counter_component|cntr_c8j:auto_generated|safe_q[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/" { { 0 { 0 ""} 0 308 6720 7625 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1371670371555 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LED_COUNTER:inst58\|lpm_counter:lpm_counter_component\|cntr_c8j:auto_generated\|counter_reg_bit1a\[18\] " "Destination node LED_COUNTER:inst58\|lpm_counter:lpm_counter_component\|cntr_c8j:auto_generated\|counter_reg_bit1a\[18\]" {  } { { "db/cntr_c8j.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/db/cntr_c8j.tdf" 168 19 0 } } { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LED_COUNTER:inst58|lpm_counter:lpm_counter_component|cntr_c8j:auto_generated|safe_q[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/" { { 0 { 0 ""} 0 310 6720 7625 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1371670371555 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LED_COUNTER:inst58\|lpm_counter:lpm_counter_component\|cntr_c8j:auto_generated\|counter_reg_bit1a\[17\] " "Destination node LED_COUNTER:inst58\|lpm_counter:lpm_counter_component\|cntr_c8j:auto_generated\|counter_reg_bit1a\[17\]" {  } { { "db/cntr_c8j.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/db/cntr_c8j.tdf" 168 19 0 } } { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LED_COUNTER:inst58|lpm_counter:lpm_counter_component|cntr_c8j:auto_generated|safe_q[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/" { { 0 { 0 ""} 0 312 6720 7625 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1371670371555 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LED_COUNTER:inst58\|lpm_counter:lpm_counter_component\|cntr_c8j:auto_generated\|counter_reg_bit1a\[16\] " "Destination node LED_COUNTER:inst58\|lpm_counter:lpm_counter_component\|cntr_c8j:auto_generated\|counter_reg_bit1a\[16\]" {  } { { "db/cntr_c8j.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/db/cntr_c8j.tdf" 168 19 0 } } { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LED_COUNTER:inst58|lpm_counter:lpm_counter_component|cntr_c8j:auto_generated|safe_q[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/" { { 0 { 0 ""} 0 314 6720 7625 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1371670371555 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LED_COUNTER:inst58\|lpm_counter:lpm_counter_component\|cntr_c8j:auto_generated\|counter_reg_bit1a\[15\] " "Destination node LED_COUNTER:inst58\|lpm_counter:lpm_counter_component\|cntr_c8j:auto_generated\|counter_reg_bit1a\[15\]" {  } { { "db/cntr_c8j.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/db/cntr_c8j.tdf" 168 19 0 } } { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LED_COUNTER:inst58|lpm_counter:lpm_counter_component|cntr_c8j:auto_generated|safe_q[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/" { { 0 { 0 ""} 0 316 6720 7625 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1371670371555 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LED_COUNTER:inst58\|lpm_counter:lpm_counter_component\|cntr_c8j:auto_generated\|counter_reg_bit1a\[14\] " "Destination node LED_COUNTER:inst58\|lpm_counter:lpm_counter_component\|cntr_c8j:auto_generated\|counter_reg_bit1a\[14\]" {  } { { "db/cntr_c8j.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/db/cntr_c8j.tdf" 168 19 0 } } { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LED_COUNTER:inst58|lpm_counter:lpm_counter_component|cntr_c8j:auto_generated|safe_q[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/" { { 0 { 0 ""} 0 318 6720 7625 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1371670371555 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LED_COUNTER:inst58\|lpm_counter:lpm_counter_component\|cntr_c8j:auto_generated\|counter_reg_bit1a\[13\] " "Destination node LED_COUNTER:inst58\|lpm_counter:lpm_counter_component\|cntr_c8j:auto_generated\|counter_reg_bit1a\[13\]" {  } { { "db/cntr_c8j.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/db/cntr_c8j.tdf" 168 19 0 } } { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LED_COUNTER:inst58|lpm_counter:lpm_counter_component|cntr_c8j:auto_generated|safe_q[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/" { { 0 { 0 ""} 0 320 6720 7625 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1371670371555 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LED_COUNTER:inst58\|lpm_counter:lpm_counter_component\|cntr_c8j:auto_generated\|counter_reg_bit1a\[12\] " "Destination node LED_COUNTER:inst58\|lpm_counter:lpm_counter_component\|cntr_c8j:auto_generated\|counter_reg_bit1a\[12\]" {  } { { "db/cntr_c8j.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/db/cntr_c8j.tdf" 168 19 0 } } { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LED_COUNTER:inst58|lpm_counter:lpm_counter_component|cntr_c8j:auto_generated|safe_q[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/" { { 0 { 0 ""} 0 322 6720 7625 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1371670371555 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "" 0 -1 1371670371555 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1 1371670371555 ""}  } { { "DDL_SOFT_RESET_MODULE.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/DDL_SOFT_RESET_MODULE.tdf" 29 2 0 } } { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DDL_SOFT_RESET_MODULE:inst54|TTC_RESET_STATE } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/" { { 0 { 0 ""} 0 1434 6720 7625 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1371670371555 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "" 0 -1 1371670371733 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1 1371670371735 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1 1371670371735 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1 1371670371738 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1 1371670371741 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1 1371670371742 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "" 0 -1 1371670371836 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "" 0 -1 1371670371839 ""}  } {  } 0 176235 "Finished register packing" 0 0 "" 0 -1 1371670371839 ""}
{ "Info" "IPVA_PVA_START_CALCULATION" "" "Starting Vectorless Power Activity Estimation" {  } {  } 0 223000 "Starting Vectorless Power Activity Estimation" 0 0 "" 0 -1 1371670371890 ""}
{ "Info" "IPVA_PVA_END_CALCULATION" "" "Completed Vectorless Power Activity Estimation" {  } {  } 0 223001 "Completed Vectorless Power Activity Estimation" 0 0 "" 0 -1 1371670371950 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "4 unused 3.3V 4 0 0 " "Number of I/O pins in group: 4 (unused VREF, 3.3V VCCIO, 4 input, 0 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "" 0 -1 1371670371980 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1 1371670371980 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "" 0 -1 1371670371980 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use 3.3V 19 21 " "I/O bank number 1 does not use VREF pins and has 3.3V VCCIO pins. 19 total pin(s) used --  21 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1371670371981 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use 3.3V 24 20 " "I/O bank number 2 does not use VREF pins and has 3.3V VCCIO pins. 24 total pin(s) used --  20 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1371670371981 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use 3.3V 29 21 " "I/O bank number 3 does not use VREF pins and has 3.3V VCCIO pins. 29 total pin(s) used --  21 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1371670371981 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 14 21 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 14 total pin(s) used --  21 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1371670371981 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use 3.3V 29 15 " "I/O bank number 5 does not use VREF pins and has 3.3V VCCIO pins. 29 total pin(s) used --  15 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1371670371981 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 10 30 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 10 total pin(s) used --  30 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1371670371981 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use 3.3V 8 26 " "I/O bank number 7 does not use VREF pins and has 3.3V VCCIO pins. 8 total pin(s) used --  26 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1371670371981 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use 3.3V 20 23 " "I/O bank number 8 does not use VREF pins and has 3.3V VCCIO pins. 20 total pin(s) used --  23 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1371670371981 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "9 does not use 3.3V 1 5 " "I/O bank number 9 does not use VREF pins and has 3.3V VCCIO pins. 1 total pin(s) used --  5 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1371670371981 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "10 does not use 3.3V 1 5 " "I/O bank number 10 does not use VREF pins and has 3.3V VCCIO pins. 1 total pin(s) used --  5 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1371670371981 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "" 0 -1 1371670371981 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1 1371670371981 ""}
{ "Warning" "WCUT_PLL_INCLK_NOT_FROM_DEDICATED_INPUT" "PLL0:inst44\|altpll:altpll_component\|pll 0 " "PLL \"PLL0:inst44\|altpll:altpll_component\|pll\" input clock inclk\[0\] is not fully compensated and may have reduced jitter performance because it is fed by a non-dedicated input" { { "Info" "ICUT_CUT_INPUT_PORT_SIGNAL_SOURCE" "INCLK\[0\] PLL0:inst44\|altpll:altpll_component\|pll driven by CLK40DES1~clkctrl which is OUTCLK output port of Clock control block type node CLK40DES1~clkctrl " "Input port INCLK\[0\] of node \"PLL0:inst44\|altpll:altpll_component\|pll\" is driven by CLK40DES1~clkctrl which is OUTCLK output port of Clock control block type node CLK40DES1~clkctrl" {  } { { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/ddlctrlr.tdf" 538 25 0 } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/ddl_ctrlr.bdf" { { 608 264 680 1344 "inst" "" } } } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/ddl_ctrlr.bdf" { { 40 -280 -112 56 "CLK40DES1" "" } } } }  } 0 15024 "Input port %1!s! of node \"%2!s!\" is %3!s!" 0 0 "" 0 -1 1371670372126 ""}  } { { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/ddlctrlr.tdf" 538 25 0 } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/ddl_ctrlr.bdf" { { 608 264 680 1344 "inst" "" } } } }  } 0 15055 "PLL \"%1!s!\" input clock inclk\[%2!d!\] is not fully compensated and may have reduced jitter performance because it is fed by a non-dedicated input" 0 0 "" 0 -1 1371670372126 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_START" "speed " "Starting physical synthesis optimizations for speed" {  } {  } 0 128000 "Starting physical synthesis optimizations for %1!s!" 0 0 "" 0 -1 1371670372147 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "automatic asynchronous signal pipelining " "Starting physical synthesis algorithm automatic asynchronous signal pipelining" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "" 0 -1 1371670372599 ""}
{ "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_INFO" "" "Automatic asynchronous signal pipelining - Evaluation Phase" { { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_CHECKING_SIGNAL" "\|ddl_ctrlr\|ddlctrlr:inst\|BLOCK_WRITE_START " "Asynchronous signal \|ddl_ctrlr\|ddlctrlr:inst\|BLOCK_WRITE_START" { { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_NON_CRITICAL_SIGNAL" "" "Signal not critical. No action is required" {  } {  } 0 128019 "Signal not critical. No action is required" 0 0 "" 0 -1 1371670372627 ""}  } {  } 0 128017 "Asynchronous signal %1!s!" 0 0 "" 0 -1 1371670372627 ""} { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_CHECKING_SIGNAL" "\|ddl_ctrlr\|inst67 " "Asynchronous signal \|ddl_ctrlr\|inst67" { { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_CRITICAL_SIGNAL" "" "Signal is critical" {  } {  } 0 128020 "Signal is critical" 0 0 "" 0 -1 1371670372627 ""} { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_ILLEGAL_FANOUT_SIGNAL" "\|ddl_ctrlr\|inst21~2 " "Signal fans out to non asynchronous inputs at node \|ddl_ctrlr\|inst21~2. No action will be taken" {  } {  } 0 128022 "Signal fans out to non asynchronous inputs at node %1!s!. No action will be taken" 0 0 "" 0 -1 1371670372627 ""}  } {  } 0 128017 "Asynchronous signal %1!s!" 0 0 "" 0 -1 1371670372627 ""} { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_CHECKING_SIGNAL" "\|ddl_ctrlr\|inst53~clkctrl " "Asynchronous signal \|ddl_ctrlr\|inst53~clkctrl" { { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_CRITICAL_SIGNAL" "" "Signal is critical" {  } {  } 0 128020 "Signal is critical" 0 0 "" 0 -1 1371670372627 ""} { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_NO_SYNC_REGISTER" "" "No synchronization register generates this signal. No action will be taken." {  } {  } 0 128025 "No synchronization register generates this signal. No action will be taken." 0 0 "" 0 -1 1371670372627 ""}  } {  } 0 128017 "Asynchronous signal %1!s!" 0 0 "" 0 -1 1371670372627 ""} { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_CHECKING_SIGNAL" "\|ddl_ctrlr\|DDL_SOFT_RESET_MODULE:inst54\|TTC_RESET_STATE~clkctrl " "Asynchronous signal \|ddl_ctrlr\|DDL_SOFT_RESET_MODULE:inst54\|TTC_RESET_STATE~clkctrl" { { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_NON_CRITICAL_SIGNAL" "" "Signal not critical. No action is required" {  } {  } 0 128019 "Signal not critical. No action is required" 0 0 "" 0 -1 1371670372627 ""}  } {  } 0 128017 "Asynchronous signal %1!s!" 0 0 "" 0 -1 1371670372627 ""} { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_CHECKING_SIGNAL" "\|ddl_ctrlr\|inst20~clkctrl " "Asynchronous signal \|ddl_ctrlr\|inst20~clkctrl" { { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_CRITICAL_SIGNAL" "" "Signal is critical" {  } {  } 0 128020 "Signal is critical" 0 0 "" 0 -1 1371670372627 ""} { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_NO_SYNC_REGISTER" "" "No synchronization register generates this signal. No action will be taken." {  } {  } 0 128025 "No synchronization register generates this signal. No action will be taken." 0 0 "" 0 -1 1371670372627 ""}  } {  } 0 128017 "Asynchronous signal %1!s!" 0 0 "" 0 -1 1371670372627 ""} { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_CHECKING_SIGNAL" "\|ddl_ctrlr\|inst72 " "Asynchronous signal \|ddl_ctrlr\|inst72" { { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_NON_CRITICAL_SIGNAL" "" "Signal not critical. No action is required" {  } {  } 0 128019 "Signal not critical. No action is required" 0 0 "" 0 -1 1371670372627 ""}  } {  } 0 128017 "Asynchronous signal %1!s!" 0 0 "" 0 -1 1371670372627 ""} { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_CHECKING_SIGNAL" "\|ddl_ctrlr\|inst21~2clkctrl " "Asynchronous signal \|ddl_ctrlr\|inst21~2clkctrl" { { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_NON_CRITICAL_SIGNAL" "" "Signal not critical. No action is required" {  } {  } 0 128019 "Signal not critical. No action is required" 0 0 "" 0 -1 1371670372627 ""}  } {  } 0 128017 "Asynchronous signal %1!s!" 0 0 "" 0 -1 1371670372627 ""} { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_CHECKING_SIGNAL" "\|ddl_ctrlr\|ddlctrlr:inst\|COLUMN_NMBER\[3\]~0 " "Asynchronous signal \|ddl_ctrlr\|ddlctrlr:inst\|COLUMN_NMBER\[3\]~0" { { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_CRITICAL_SIGNAL" "" "Signal is critical" {  } {  } 0 128020 "Signal is critical" 0 0 "" 0 -1 1371670372627 ""} { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_NO_SYNC_REGISTER" "" "No synchronization register generates this signal. No action will be taken." {  } {  } 0 128025 "No synchronization register generates this signal. No action will be taken." 0 0 "" 0 -1 1371670372627 ""}  } {  } 0 128017 "Asynchronous signal %1!s!" 0 0 "" 0 -1 1371670372627 ""} { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_CHECKING_SIGNAL" "\|ddl_ctrlr\|ddlctrlr:inst\|ZERO_SUPP_COLUMN\[3\]~0 " "Asynchronous signal \|ddl_ctrlr\|ddlctrlr:inst\|ZERO_SUPP_COLUMN\[3\]~0" { { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_CRITICAL_SIGNAL" "" "Signal is critical" {  } {  } 0 128020 "Signal is critical" 0 0 "" 0 -1 1371670372627 ""} { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_NO_SYNC_REGISTER" "" "No synchronization register generates this signal. No action will be taken." {  } {  } 0 128025 "No synchronization register generates this signal. No action will be taken." 0 0 "" 0 -1 1371670372627 ""}  } {  } 0 128017 "Asynchronous signal %1!s!" 0 0 "" 0 -1 1371670372627 ""} { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_CHECKING_SIGNAL" "\|ddl_ctrlr\|ddlctrlr:inst\|SEGMENT_COUNTER\[1\]~0 " "Asynchronous signal \|ddl_ctrlr\|ddlctrlr:inst\|SEGMENT_COUNTER\[1\]~0" { { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_CRITICAL_SIGNAL" "" "Signal is critical" {  } {  } 0 128020 "Signal is critical" 0 0 "" 0 -1 1371670372627 ""} { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_NO_SYNC_REGISTER" "" "No synchronization register generates this signal. No action will be taken." {  } {  } 0 128025 "No synchronization register generates this signal. No action will be taken." 0 0 "" 0 -1 1371670372627 ""}  } {  } 0 128017 "Asynchronous signal %1!s!" 0 0 "" 0 -1 1371670372627 ""} { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_CHECKING_SIGNAL" "\|ddl_ctrlr\|alt_remote:inst3\|alt_remote_rmtupdt_srj:alt_remote_rmtupdt_srj_component\|wire_w_lg_shift_reg_clear50w\[0\] " "Asynchronous signal \|ddl_ctrlr\|alt_remote:inst3\|alt_remote_rmtupdt_srj:alt_remote_rmtupdt_srj_component\|wire_w_lg_shift_reg_clear50w\[0\]" { { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_CRITICAL_SIGNAL" "" "Signal is critical" {  } {  } 0 128020 "Signal is critical" 0 0 "" 0 -1 1371670372627 ""} { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_NO_SYNC_REGISTER" "" "No synchronization register generates this signal. No action will be taken." {  } {  } 0 128025 "No synchronization register generates this signal. No action will be taken." 0 0 "" 0 -1 1371670372627 ""}  } {  } 0 128017 "Asynchronous signal %1!s!" 0 0 "" 0 -1 1371670372627 ""} { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_CHECKING_SIGNAL" "\|ddl_ctrlr\|ddlctrlr:inst\|WORD_NMBER_COMP\[9\]~0 " "Asynchronous signal \|ddl_ctrlr\|ddlctrlr:inst\|WORD_NMBER_COMP\[9\]~0" { { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_CRITICAL_SIGNAL" "" "Signal is critical" {  } {  } 0 128020 "Signal is critical" 0 0 "" 0 -1 1371670372627 ""} { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_NO_SYNC_REGISTER" "" "No synchronization register generates this signal. No action will be taken." {  } {  } 0 128025 "No synchronization register generates this signal. No action will be taken." 0 0 "" 0 -1 1371670372627 ""}  } {  } 0 128017 "Asynchronous signal %1!s!" 0 0 "" 0 -1 1371670372627 ""} { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_CHECKING_SIGNAL" "\|ddl_ctrlr\|inst34 " "Asynchronous signal \|ddl_ctrlr\|inst34" { { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_NON_CRITICAL_SIGNAL" "" "Signal not critical. No action is required" {  } {  } 0 128019 "Signal not critical. No action is required" 0 0 "" 0 -1 1371670372627 ""}  } {  } 0 128017 "Asynchronous signal %1!s!" 0 0 "" 0 -1 1371670372627 ""} { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_CHECKING_SIGNAL" "\|ddl_ctrlr\|ddlctrlr:inst\|CMD_DEC_REG\[7\]~1 " "Asynchronous signal \|ddl_ctrlr\|ddlctrlr:inst\|CMD_DEC_REG\[7\]~1" { { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_CRITICAL_SIGNAL" "" "Signal is critical" {  } {  } 0 128020 "Signal is critical" 0 0 "" 0 -1 1371670372627 ""} { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_NO_SYNC_REGISTER" "" "No synchronization register generates this signal. No action will be taken." {  } {  } 0 128025 "No synchronization register generates this signal. No action will be taken." 0 0 "" 0 -1 1371670372627 ""}  } {  } 0 128017 "Asynchronous signal %1!s!" 0 0 "" 0 -1 1371670372627 ""} { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_CHECKING_SIGNAL" "\|ddl_ctrlr\|inst56 " "Asynchronous signal \|ddl_ctrlr\|inst56" { { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_NON_CRITICAL_SIGNAL" "" "Signal not critical. No action is required" {  } {  } 0 128019 "Signal not critical. No action is required" 0 0 "" 0 -1 1371670372627 ""}  } {  } 0 128017 "Asynchronous signal %1!s!" 0 0 "" 0 -1 1371670372627 ""} { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_CHECKING_SIGNAL" "\|ddl_ctrlr\|L0_TO_COLUMN_GEN:inst74\|WAIT_COUNTER\[7\]~0 " "Asynchronous signal \|ddl_ctrlr\|L0_TO_COLUMN_GEN:inst74\|WAIT_COUNTER\[7\]~0" { { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_CRITICAL_SIGNAL" "" "Signal is critical" {  } {  } 0 128020 "Signal is critical" 0 0 "" 0 -1 1371670372627 ""} { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_NO_SYNC_REGISTER" "" "No synchronization register generates this signal. No action will be taken." {  } {  } 0 128025 "No synchronization register generates this signal. No action will be taken." 0 0 "" 0 -1 1371670372627 ""}  } {  } 0 128017 "Asynchronous signal %1!s!" 0 0 "" 0 -1 1371670372627 ""} { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_CHECKING_SIGNAL" "\|ddl_ctrlr\|DDL_SOFT_RESET_MODULE:inst54\|TTC_RESET_COUNTER\[26\]~0clkctrl " "Asynchronous signal \|ddl_ctrlr\|DDL_SOFT_RESET_MODULE:inst54\|TTC_RESET_COUNTER\[26\]~0clkctrl" { { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_NON_CRITICAL_SIGNAL" "" "Signal not critical. No action is required" {  } {  } 0 128019 "Signal not critical. No action is required" 0 0 "" 0 -1 1371670372627 ""}  } {  } 0 128017 "Asynchronous signal %1!s!" 0 0 "" 0 -1 1371670372627 ""} { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_CHECKING_SIGNAL" "\|ddl_ctrlr\|ddlctrlr:inst\|WRITE_fbTEN_pulse~0 " "Asynchronous signal \|ddl_ctrlr\|ddlctrlr:inst\|WRITE_fbTEN_pulse~0" { { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_CRITICAL_SIGNAL" "" "Signal is critical" {  } {  } 0 128020 "Signal is critical" 0 0 "" 0 -1 1371670372627 ""} { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_NO_SYNC_REGISTER" "" "No synchronization register generates this signal. No action will be taken." {  } {  } 0 128025 "No synchronization register generates this signal. No action will be taken." 0 0 "" 0 -1 1371670372627 ""}  } {  } 0 128017 "Asynchronous signal %1!s!" 0 0 "" 0 -1 1371670372627 ""} { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_CHECKING_SIGNAL" "\|ddl_ctrlr\|TTC_COMMUNICATION:inst13\|L2_TIMEOUT_COUNTER\[15\]~1 " "Asynchronous signal \|ddl_ctrlr\|TTC_COMMUNICATION:inst13\|L2_TIMEOUT_COUNTER\[15\]~1" { { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_CRITICAL_SIGNAL" "" "Signal is critical" {  } {  } 0 128020 "Signal is critical" 0 0 "" 0 -1 1371670372627 ""} { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_NO_SYNC_REGISTER" "" "No synchronization register generates this signal. No action will be taken." {  } {  } 0 128025 "No synchronization register generates this signal. No action will be taken." 0 0 "" 0 -1 1371670372627 ""}  } {  } 0 128017 "Asynchronous signal %1!s!" 0 0 "" 0 -1 1371670372627 ""} { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_CHECKING_SIGNAL" "\|ddl_ctrlr\|TTC_COMMUNICATION:inst13\|L1_TIME_COUNTER\[8\]~0 " "Asynchronous signal \|ddl_ctrlr\|TTC_COMMUNICATION:inst13\|L1_TIME_COUNTER\[8\]~0" { { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_CRITICAL_SIGNAL" "" "Signal is critical" {  } {  } 0 128020 "Signal is critical" 0 0 "" 0 -1 1371670372627 ""} { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_NO_SYNC_REGISTER" "" "No synchronization register generates this signal. No action will be taken." {  } {  } 0 128025 "No synchronization register generates this signal. No action will be taken." 0 0 "" 0 -1 1371670372627 ""}  } {  } 0 128017 "Asynchronous signal %1!s!" 0 0 "" 0 -1 1371670372627 ""} { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_CHECKING_SIGNAL" "\|ddl_ctrlr\|ddlctrlr:inst\|WAIT_CLEAR_BUSY\[5\]~0 " "Asynchronous signal \|ddl_ctrlr\|ddlctrlr:inst\|WAIT_CLEAR_BUSY\[5\]~0" { { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_CRITICAL_SIGNAL" "" "Signal is critical" {  } {  } 0 128020 "Signal is critical" 0 0 "" 0 -1 1371670372627 ""} { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_NO_SYNC_REGISTER" "" "No synchronization register generates this signal. No action will be taken." {  } {  } 0 128025 "No synchronization register generates this signal. No action will be taken." 0 0 "" 0 -1 1371670372627 ""}  } {  } 0 128017 "Asynchronous signal %1!s!" 0 0 "" 0 -1 1371670372627 ""} { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_CHECKING_SIGNAL" "\|ddl_ctrlr\|L0_DELAY:inst68\|COUNTER\[4\]~1 " "Asynchronous signal \|ddl_ctrlr\|L0_DELAY:inst68\|COUNTER\[4\]~1" { { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_CRITICAL_SIGNAL" "" "Signal is critical" {  } {  } 0 128020 "Signal is critical" 0 0 "" 0 -1 1371670372627 ""} { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_NO_SYNC_REGISTER" "" "No synchronization register generates this signal. No action will be taken." {  } {  } 0 128025 "No synchronization register generates this signal. No action will be taken." 0 0 "" 0 -1 1371670372627 ""}  } {  } 0 128017 "Asynchronous signal %1!s!" 0 0 "" 0 -1 1371670372627 ""} { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_CHECKING_SIGNAL" "\|ddl_ctrlr\|ddlctrlr:inst\|LOCAL_BUS_REG\[18\]~0 " "Asynchronous signal \|ddl_ctrlr\|ddlctrlr:inst\|LOCAL_BUS_REG\[18\]~0" { { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_CRITICAL_SIGNAL" "" "Signal is critical" {  } {  } 0 128020 "Signal is critical" 0 0 "" 0 -1 1371670372627 ""} { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_NO_SYNC_REGISTER" "" "No synchronization register generates this signal. No action will be taken." {  } {  } 0 128025 "No synchronization register generates this signal. No action will be taken." 0 0 "" 0 -1 1371670372627 ""}  } {  } 0 128017 "Asynchronous signal %1!s!" 0 0 "" 0 -1 1371670372627 ""} { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_CHECKING_SIGNAL" "\|ddl_ctrlr\|ddlctrlr:inst\|SEGMENT_WORD_COUNTER\[11\]~0 " "Asynchronous signal \|ddl_ctrlr\|ddlctrlr:inst\|SEGMENT_WORD_COUNTER\[11\]~0" { { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_CRITICAL_SIGNAL" "" "Signal is critical" {  } {  } 0 128020 "Signal is critical" 0 0 "" 0 -1 1371670372627 ""} { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_NO_SYNC_REGISTER" "" "No synchronization register generates this signal. No action will be taken." {  } {  } 0 128025 "No synchronization register generates this signal. No action will be taken." 0 0 "" 0 -1 1371670372627 ""}  } {  } 0 128017 "Asynchronous signal %1!s!" 0 0 "" 0 -1 1371670372627 ""} { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_CHECKING_SIGNAL" "\|ddl_ctrlr\|TTC_COMMUNICATION:inst13\|L2_DETECTOR_A\[11\]~0 " "Asynchronous signal \|ddl_ctrlr\|TTC_COMMUNICATION:inst13\|L2_DETECTOR_A\[11\]~0" { { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_CRITICAL_SIGNAL" "" "Signal is critical" {  } {  } 0 128020 "Signal is critical" 0 0 "" 0 -1 1371670372627 ""} { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_NO_SYNC_REGISTER" "" "No synchronization register generates this signal. No action will be taken." {  } {  } 0 128025 "No synchronization register generates this signal. No action will be taken." 0 0 "" 0 -1 1371670372627 ""}  } {  } 0 128017 "Asynchronous signal %1!s!" 0 0 "" 0 -1 1371670372627 ""} { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_CHECKING_SIGNAL" "\|ddl_ctrlr\|ddlctrlr:inst\|DDL_SOFT_RESET_MODULE~0 " "Asynchronous signal \|ddl_ctrlr\|ddlctrlr:inst\|DDL_SOFT_RESET_MODULE~0" { { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_CRITICAL_SIGNAL" "" "Signal is critical" {  } {  } 0 128020 "Signal is critical" 0 0 "" 0 -1 1371670372627 ""} { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_NO_SYNC_REGISTER" "" "No synchronization register generates this signal. No action will be taken." {  } {  } 0 128025 "No synchronization register generates this signal. No action will be taken." 0 0 "" 0 -1 1371670372627 ""}  } {  } 0 128017 "Asynchronous signal %1!s!" 0 0 "" 0 -1 1371670372627 ""} { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_CHECKING_SIGNAL" "\|ddl_ctrlr\|TTC_COMMUNICATION:inst13\|L0_FLAG_DELAY1~0 " "Asynchronous signal \|ddl_ctrlr\|TTC_COMMUNICATION:inst13\|L0_FLAG_DELAY1~0" { { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_CRITICAL_SIGNAL" "" "Signal is critical" {  } {  } 0 128020 "Signal is critical" 0 0 "" 0 -1 1371670372627 ""} { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_NO_SYNC_REGISTER" "" "No synchronization register generates this signal. No action will be taken." {  } {  } 0 128025 "No synchronization register generates this signal. No action will be taken." 0 0 "" 0 -1 1371670372627 ""}  } {  } 0 128017 "Asynchronous signal %1!s!" 0 0 "" 0 -1 1371670372627 ""} { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_FOUND_SIGNALS" "27 0 " "Found 27 asynchronous signals of which 0 will be pipelined" {  } {  } 0 128018 "Found %1!d! asynchronous signals of which %2!d! will be pipelined" 0 0 "" 0 -1 1371670372627 ""}  } {  } 0 128016 "Automatic asynchronous signal pipelining - Evaluation Phase" 0 0 "" 0 -1 1371670372627 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SHORT" "automatic asynchronous signal pipelining " "Physical synthesis algorithm automatic asynchronous signal pipelining complete" {  } {  } 0 128005 "Physical synthesis algorithm %1!s! complete" 0 0 "" 0 -1 1371670372630 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "register retiming " "Starting physical synthesis algorithm register retiming" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "" 0 -1 1371670372647 ""}
{ "Critical Warning" "WIDU_QIC_OFF_NOT_SUPPORTED" "" "Setting INCREMENTAL_COMPILATION to \"OFF\" is no longer supported. Assignment is ignored. To disable partitions, set the IGNORE_PARTITIONS global assignment to \"ON\" instead." {  } {  } 1 138069 "Setting INCREMENTAL_COMPILATION to \"OFF\" is no longer supported. Assignment is ignored. To disable partitions, set the IGNORE_PARTITIONS global assignment to \"ON\" instead." 0 0 "" 0 -1 1371670373640 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "register retiming 0 " "Physical synthesis algorithm register retiming complete: estimated slack improvement of 0 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "" 0 -1 1371670373696 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "combinational resynthesis using boolean division " "Starting physical synthesis algorithm combinational resynthesis using boolean division" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "" 0 -1 1371670373698 ""}
{ "Critical Warning" "WIDU_QIC_OFF_NOT_SUPPORTED" "" "Setting INCREMENTAL_COMPILATION to \"OFF\" is no longer supported. Assignment is ignored. To disable partitions, set the IGNORE_PARTITIONS global assignment to \"ON\" instead." {  } {  } 1 138069 "Setting INCREMENTAL_COMPILATION to \"OFF\" is no longer supported. Assignment is ignored. To disable partitions, set the IGNORE_PARTITIONS global assignment to \"ON\" instead." 0 0 "" 0 -1 1371670373853 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "combinational resynthesis using boolean division 0 " "Physical synthesis algorithm combinational resynthesis using boolean division complete: estimated slack improvement of 0 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "" 0 -1 1371670373908 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "register retiming " "Starting physical synthesis algorithm register retiming" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "" 0 -1 1371670373909 ""}
{ "Critical Warning" "WIDU_QIC_OFF_NOT_SUPPORTED" "" "Setting INCREMENTAL_COMPILATION to \"OFF\" is no longer supported. Assignment is ignored. To disable partitions, set the IGNORE_PARTITIONS global assignment to \"ON\" instead." {  } {  } 1 138069 "Setting INCREMENTAL_COMPILATION to \"OFF\" is no longer supported. Assignment is ignored. To disable partitions, set the IGNORE_PARTITIONS global assignment to \"ON\" instead." 0 0 "" 0 -1 1371670374904 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "register retiming 0 " "Physical synthesis algorithm register retiming complete: estimated slack improvement of 0 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "" 0 -1 1371670374964 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_END" "speed 00:00:03 " "Physical synthesis optimizations for speed complete: elapsed CPU time is 00:00:03" {  } {  } 0 128001 "Physical synthesis optimizations for %1!s! complete: elapsed CPU time is %2!s!" 0 0 "" 0 -1 1371670375133 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "" 0 -1 1371670375244 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1 1371670375376 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "" 0 -1 1371670375473 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "" 0 -1 1371670375475 ""}  } {  } 0 176235 "Finished register packing" 0 0 "" 0 -1 1371670375475 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:04 " "Fitter preparation operations ending: elapsed time is 00:00:04" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1371670375485 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "" 0 -1 1371670375980 ""}
{ "Info" "IPVA_PVA_START_CALCULATION" "" "Starting Vectorless Power Activity Estimation" {  } {  } 0 223000 "Starting Vectorless Power Activity Estimation" 0 0 "" 0 -1 1371670376013 ""}
{ "Info" "IPVA_PVA_END_CALCULATION" "" "Completed Vectorless Power Activity Estimation" {  } {  } 0 223001 "Completed Vectorless Power Activity Estimation" 0 0 "" 0 -1 1371670376075 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1371670376443 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "" 0 -1 1371670376446 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "" 0 -1 1371670379140 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:03 " "Fitter placement operations ending: elapsed time is 00:00:03" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1371670379140 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_START" "speed " "Starting physical synthesis optimizations for speed" {  } {  } 0 128000 "Starting physical synthesis optimizations for %1!s!" 0 0 "" 0 -1 1371670379142 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "automatic asynchronous signal pipelining " "Starting physical synthesis algorithm automatic asynchronous signal pipelining" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "" 0 -1 1371670379390 ""}
{ "Info" "ICSYN_FSYN_LATE_FSYN_ASYNC_PIPELINING_INFO" "" "Automatic asynchronous signal pipelining - Execution Phase" {  } {  } 0 128027 "Automatic asynchronous signal pipelining - Execution Phase" 0 0 "" 0 -1 1371670379418 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SHORT" "automatic asynchronous signal pipelining " "Physical synthesis algorithm automatic asynchronous signal pipelining complete" {  } {  } 0 128005 "Physical synthesis algorithm %1!s! complete" 0 0 "" 0 -1 1371670379418 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "register retiming " "Starting physical synthesis algorithm register retiming" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "" 0 -1 1371670379418 ""}
{ "Critical Warning" "WIDU_QIC_OFF_NOT_SUPPORTED" "" "Setting INCREMENTAL_COMPILATION to \"OFF\" is no longer supported. Assignment is ignored. To disable partitions, set the IGNORE_PARTITIONS global assignment to \"ON\" instead." {  } {  } 1 138069 "Setting INCREMENTAL_COMPILATION to \"OFF\" is no longer supported. Assignment is ignored. To disable partitions, set the IGNORE_PARTITIONS global assignment to \"ON\" instead." 0 0 "" 0 -1 1371670380870 ""}
{ "Info" "IPVA_PVA_START_CALCULATION" "" "Starting Vectorless Power Activity Estimation" {  } {  } 0 223000 "Starting Vectorless Power Activity Estimation" 0 0 "" 0 -1 1371670381161 ""}
{ "Info" "IPVA_PVA_END_CALCULATION" "" "Completed Vectorless Power Activity Estimation" {  } {  } 0 223001 "Completed Vectorless Power Activity Estimation" 0 0 "" 0 -1 1371670381222 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "register retiming 0 " "Physical synthesis algorithm register retiming complete: estimated slack improvement of 0 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "" 0 -1 1371670382051 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "combinational resynthesis using boolean division " "Starting physical synthesis algorithm combinational resynthesis using boolean division" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "" 0 -1 1371670382053 ""}
{ "Info" "IPVA_PVA_START_CALCULATION" "" "Starting Vectorless Power Activity Estimation" {  } {  } 0 223000 "Starting Vectorless Power Activity Estimation" 0 0 "" 0 -1 1371670382313 ""}
{ "Info" "IPVA_PVA_END_CALCULATION" "" "Completed Vectorless Power Activity Estimation" {  } {  } 0 223001 "Completed Vectorless Power Activity Estimation" 0 0 "" 0 -1 1371670382375 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "combinational resynthesis using boolean division 1702 " "Physical synthesis algorithm combinational resynthesis using boolean division complete: estimated slack improvement of 1702 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "" 0 -1 1371670383724 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "logic and register replication " "Starting physical synthesis algorithm logic and register replication" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "" 0 -1 1371670383724 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "logic and register replication 0 " "Physical synthesis algorithm logic and register replication complete: estimated slack improvement of 0 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "" 0 -1 1371670383806 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "fanout splitting " "Starting physical synthesis algorithm fanout splitting" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "" 0 -1 1371670383807 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "fanout splitting 0 " "Physical synthesis algorithm fanout splitting complete: estimated slack improvement of 0 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "" 0 -1 1371670383860 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_END" "speed 00:00:05 " "Physical synthesis optimizations for speed complete: elapsed CPU time is 00:00:05" {  } {  } 0 128001 "Physical synthesis optimizations for %1!s! complete: elapsed CPU time is %2!s!" 0 0 "" 0 -1 1371670384057 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "" 0 -1 1371670384285 ""}
{ "Info" "IPVA_PVA_START_CALCULATION" "" "Starting Vectorless Power Activity Estimation" {  } {  } 0 223000 "Starting Vectorless Power Activity Estimation" 0 0 "" 0 -1 1371670384834 ""}
{ "Info" "IPVA_PVA_END_CALCULATION" "" "Completed Vectorless Power Activity Estimation" {  } {  } 0 223001 "Completed Vectorless Power Activity Estimation" 0 0 "" 0 -1 1371670384896 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "2 " "Router estimated average interconnect usage is 2% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "7 X0_Y0 X12_Y13 " "Router estimated peak interconnect usage is 7% of the available device resources in the region that extends from location X0_Y0 to location X12_Y13" {  } { { "loc" "" { Generic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/" { { 1 { 0 "Router estimated peak interconnect usage is 7% of the available device resources in the region that extends from location X0_Y0 to location X12_Y13"} { { 11 { 0 "Router estimated peak interconnect usage is 7% of the available device resources in the region that extends from location X0_Y0 to location X12_Y13"} 0 0 13 14 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1 1371670387391 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1 1371670387391 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:05 " "Fitter routing operations ending: elapsed time is 00:00:05" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1371670389731 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "" 0 -1 1371670389783 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "68 " "Found 68 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATABUS_ADD\[12\] 0 " "Pin \"DATABUS_ADD\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1371670389790 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATABUS_ADD\[11\] 0 " "Pin \"DATABUS_ADD\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1371670389790 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATABUS_ADD\[10\] 0 " "Pin \"DATABUS_ADD\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1371670389790 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATABUS_ADD\[9\] 0 " "Pin \"DATABUS_ADD\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1371670389790 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATABUS_ADD\[8\] 0 " "Pin \"DATABUS_ADD\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1371670389790 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "fbCTRLn 0 " "Pin \"fbCTRLn\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1371670389790 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "fbTENn 0 " "Pin \"fbTENn\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1371670389790 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "fbD\[31\] 0 " "Pin \"fbD\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1371670389790 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "fbD\[30\] 0 " "Pin \"fbD\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1371670389790 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "fbD\[29\] 0 " "Pin \"fbD\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1371670389790 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "fbD\[28\] 0 " "Pin \"fbD\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1371670389790 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "fbD\[27\] 0 " "Pin \"fbD\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1371670389790 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "fbD\[26\] 0 " "Pin \"fbD\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1371670389790 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "fbD\[25\] 0 " "Pin \"fbD\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1371670389790 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "fbD\[24\] 0 " "Pin \"fbD\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1371670389790 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "fbD\[23\] 0 " "Pin \"fbD\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1371670389790 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "fbD\[22\] 0 " "Pin \"fbD\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1371670389790 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "fbD\[21\] 0 " "Pin \"fbD\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1371670389790 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "fbD\[20\] 0 " "Pin \"fbD\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1371670389790 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "fbD\[19\] 0 " "Pin \"fbD\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1371670389790 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "fbD\[18\] 0 " "Pin \"fbD\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1371670389790 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "fbD\[17\] 0 " "Pin \"fbD\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1371670389790 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "fbD\[16\] 0 " "Pin \"fbD\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1371670389790 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "fbD\[15\] 0 " "Pin \"fbD\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1371670389790 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "fbD\[14\] 0 " "Pin \"fbD\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1371670389790 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "fbD\[13\] 0 " "Pin \"fbD\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1371670389790 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "fbD\[12\] 0 " "Pin \"fbD\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1371670389790 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "fbD\[11\] 0 " "Pin \"fbD\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1371670389790 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "fbD\[10\] 0 " "Pin \"fbD\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1371670389790 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "fbD\[9\] 0 " "Pin \"fbD\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1371670389790 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "fbD\[8\] 0 " "Pin \"fbD\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1371670389790 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "fbD\[7\] 0 " "Pin \"fbD\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1371670389790 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "fbD\[6\] 0 " "Pin \"fbD\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1371670389790 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "fbD\[5\] 0 " "Pin \"fbD\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1371670389790 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "fbD\[4\] 0 " "Pin \"fbD\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1371670389790 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "fbD\[3\] 0 " "Pin \"fbD\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1371670389790 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "fbD\[2\] 0 " "Pin \"fbD\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1371670389790 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "fbD\[1\] 0 " "Pin \"fbD\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1371670389790 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "fbD\[0\] 0 " "Pin \"fbD\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1371670389790 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SEG_CLOCK 0 " "Pin \"SEG_CLOCK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1371670389790 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "foCLK 0 " "Pin \"foCLK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1371670389790 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LOC_CSn 0 " "Pin \"LOC_CSn\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1371670389790 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SEG_TRIG 0 " "Pin \"SEG_TRIG\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1371670389790 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "BUSY 0 " "Pin \"BUSY\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1371670389790 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SPARE_LVDS 0 " "Pin \"SPARE_LVDS\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1371670389790 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "G_SPARE1 0 " "Pin \"G_SPARE1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1371670389790 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "G_SPARE2 0 " "Pin \"G_SPARE2\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1371670389790 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "TRIG_LED 0 " "Pin \"TRIG_LED\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1371670389790 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ACCESS_LED 0 " "Pin \"ACCESS_LED\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1371670389790 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "foBSYn 0 " "Pin \"foBSYn\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1371670389790 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LOC_Rn/W 0 " "Pin \"LOC_Rn/W\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1371670389790 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Aout 0 " "Pin \"Aout\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1371670389790 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Bout 0 " "Pin \"Bout\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1371670389790 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Cout 0 " "Pin \"Cout\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1371670389790 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Dout 0 " "Pin \"Dout\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1371670389790 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RESETn_to_TTCRX 0 " "Pin \"RESETn_to_TTCRX\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1371670389790 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RESETn_to_SEGMENT 0 " "Pin \"RESETn_to_SEGMENT\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1371670389790 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATABUS_ADD\[7\] 0 " "Pin \"DATABUS_ADD\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1371670389790 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATABUS_ADD\[6\] 0 " "Pin \"DATABUS_ADD\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1371670389790 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATABUS_ADD\[5\] 0 " "Pin \"DATABUS_ADD\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1371670389790 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATABUS_ADD\[4\] 0 " "Pin \"DATABUS_ADD\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1371670389790 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATABUS_ADD\[3\] 0 " "Pin \"DATABUS_ADD\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1371670389790 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATABUS_ADD\[2\] 0 " "Pin \"DATABUS_ADD\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1371670389790 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATABUS_ADD\[1\] 0 " "Pin \"DATABUS_ADD\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1371670389790 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATABUS_ADD\[0\] 0 " "Pin \"DATABUS_ADD\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1371670389790 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pgm_out\[0\] 0 " "Pin \"pgm_out\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1371670389790 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pgm_out\[1\] 0 " "Pin \"pgm_out\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1371670389790 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pgm_out\[2\] 0 " "Pin \"pgm_out\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1371670389790 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1 1371670389790 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "" 0 -1 1371670389964 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "" 0 -1 1371670390079 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "" 0 -1 1371670390265 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/ddl_ctrlr.fit.smsg " "Generated suppressed messages file C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/ddl_ctrlr.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1 1371670391403 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 269 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 269 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "654 " "Peak virtual memory: 654 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1371670391777 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 19 21:33:11 2013 " "Processing ended: Wed Jun 19 21:33:11 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1371670391777 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:22 " "Elapsed time: 00:00:22" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1371670391777 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:26 " "Total CPU time (on all processors): 00:00:26" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1371670391777 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1371670391777 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1371670392983 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.0 Build 178 05/31/2012 SJ Full Version " "Version 12.0 Build 178 05/31/2012 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1371670392983 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 19 21:33:12 2013 " "Processing started: Wed Jun 19 21:33:12 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1371670392983 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1371670392983 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off rcb_ctrlr -c ddl_ctrlr " "Command: quartus_asm --read_settings_files=off --write_settings_files=off rcb_ctrlr -c ddl_ctrlr" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1371670392983 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1371670392987 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.0 Build 178 05/31/2012 SJ Full Version " "Version 12.0 Build 178 05/31/2012 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1371670392988 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 19 21:33:12 2013 " "Processing started: Wed Jun 19 21:33:12 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1371670392988 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1371670392988 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta rcb_ctrlr -c ddl_ctrlr " "Command: quartus_sta rcb_ctrlr -c ddl_ctrlr" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1371670392988 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #4" {  } {  } 0 0 "qsta_default_script.tcl version: #4" 0 0 "" 0 0 1371670393054 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1 1371670393186 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1371670393222 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1371670393222 ""}
{ "Critical Warning" "WIDU_QIC_OFF_NOT_SUPPORTED" "" "Setting INCREMENTAL_COMPILATION to \"OFF\" is no longer supported. Assignment is ignored. To disable partitions, set the IGNORE_PARTITIONS global assignment to \"ON\" instead." {  } {  } 1 138069 "Setting INCREMENTAL_COMPILATION to \"OFF\" is no longer supported. Assignment is ignored. To disable partitions, set the IGNORE_PARTITIONS global assignment to \"ON\" instead." 0 0 "" 0 -1 1371670393374 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "ddl_ctrlr.sdc " "Synopsys Design Constraints File file not found: 'ddl_ctrlr.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1 1371670393406 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "generated clocks \"derive_pll_clocks -create_base_clocks\" " "No user constrained generated clocks found in the design. Calling \"derive_pll_clocks -create_base_clocks\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "" 0 -1 1371670393406 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 25.000 -waveform \{0.000 12.500\} -name CLK40DES1 CLK40DES1 " "create_clock -period 25.000 -waveform \{0.000 12.500\} -name CLK40DES1 CLK40DES1" {  } {  } 0 332110 "%1!s!" 0 0 "" 0 -1 1371670393410 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{inst44\|altpll_component\|pll\|inclk\[0\]\} -duty_cycle 50.00 -name \{inst44\|altpll_component\|pll\|clk\[0\]\} \{inst44\|altpll_component\|pll\|clk\[0\]\} " "create_generated_clock -source \{inst44\|altpll_component\|pll\|inclk\[0\]\} -duty_cycle 50.00 -name \{inst44\|altpll_component\|pll\|clk\[0\]\} \{inst44\|altpll_component\|pll\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "" 0 -1 1371670393410 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{inst44\|altpll_component\|pll\|inclk\[0\]\} -divide_by 2 -duty_cycle 50.00 -name \{inst44\|altpll_component\|pll\|clk\[1\]\} \{inst44\|altpll_component\|pll\|clk\[1\]\} " "create_generated_clock -source \{inst44\|altpll_component\|pll\|inclk\[0\]\} -divide_by 2 -duty_cycle 50.00 -name \{inst44\|altpll_component\|pll\|clk\[1\]\} \{inst44\|altpll_component\|pll\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "" 0 -1 1371670393410 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{inst44\|altpll_component\|pll\|inclk\[0\]\} -divide_by 4 -duty_cycle 50.00 -name \{inst44\|altpll_component\|pll\|clk\[2\]\} \{inst44\|altpll_component\|pll\|clk\[2\]\} " "create_generated_clock -source \{inst44\|altpll_component\|pll\|inclk\[0\]\} -divide_by 4 -duty_cycle 50.00 -name \{inst44\|altpll_component\|pll\|clk\[2\]\} \{inst44\|altpll_component\|pll\|clk\[2\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "" 0 -1 1371670393410 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{inst44\|altpll_component\|pll\|inclk\[0\]\} -duty_cycle 50.00 -name \{inst44\|altpll_component\|pll\|clk\[3\]\} \{inst44\|altpll_component\|pll\|clk\[3\]\} " "create_generated_clock -source \{inst44\|altpll_component\|pll\|inclk\[0\]\} -duty_cycle 50.00 -name \{inst44\|altpll_component\|pll\|clk\[3\]\} \{inst44\|altpll_component\|pll\|clk\[3\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "" 0 -1 1371670393410 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{inst44\|altpll_component\|pll\|inclk\[0\]\} -multiply_by 4 -duty_cycle 50.00 -name \{inst44\|altpll_component\|pll\|clk\[4\]\} \{inst44\|altpll_component\|pll\|clk\[4\]\} " "create_generated_clock -source \{inst44\|altpll_component\|pll\|inclk\[0\]\} -multiply_by 4 -duty_cycle 50.00 -name \{inst44\|altpll_component\|pll\|clk\[4\]\} \{inst44\|altpll_component\|pll\|clk\[4\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "" 0 -1 1371670393410 ""}  } {  } 0 332110 "%1!s!" 0 0 "" 0 -1 1371670393410 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "" 0 -1 1371670393410 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name ddlctrlr:inst\|CLMN_READ_STATUS_2 ddlctrlr:inst\|CLMN_READ_STATUS_2 " "create_clock -period 1.000 -name ddlctrlr:inst\|CLMN_READ_STATUS_2 ddlctrlr:inst\|CLMN_READ_STATUS_2" {  } {  } 0 332105 "%1!s!" 0 0 "" 0 -1 1371670393412 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name inst85 inst85 " "create_clock -period 1.000 -name inst85 inst85" {  } {  } 0 332105 "%1!s!" 0 0 "" 0 -1 1371670393412 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name inst63 inst63 " "create_clock -period 1.000 -name inst63 inst63" {  } {  } 0 332105 "%1!s!" 0 0 "" 0 -1 1371670393412 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLK40 CLK40 " "create_clock -period 1.000 -name CLK40 CLK40" {  } {  } 0 332105 "%1!s!" 0 0 "" 0 -1 1371670393412 ""}  } {  } 0 332105 "%1!s!" 0 0 "" 0 -1 1371670393412 ""}
{ "Warning" "WSTA_SCC_LOOP" "256 " "Found combinational loop of 256 nodes" { { "Warning" "WSTA_SCC_NODE" "inst19\|inst60\|combout " "Node \"inst19\|inst60\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1371670393419 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst188\|dataf " "Node \"inst19\|inst188\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1371670393419 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst188\|combout " "Node \"inst19\|inst188\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1371670393419 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst187\|dataa " "Node \"inst19\|inst187\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1371670393419 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst187\|combout " "Node \"inst19\|inst187\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1371670393419 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst186\|dataf " "Node \"inst19\|inst186\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1371670393419 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst186\|combout " "Node \"inst19\|inst186\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1371670393419 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst185\|dataa " "Node \"inst19\|inst185\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1371670393419 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst185\|combout " "Node \"inst19\|inst185\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1371670393419 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst184\|dataf " "Node \"inst19\|inst184\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1371670393419 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst184\|combout " "Node \"inst19\|inst184\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1371670393419 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst183\|datab " "Node \"inst19\|inst183\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1371670393419 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst183\|combout " "Node \"inst19\|inst183\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1371670393419 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst182\|dataf " "Node \"inst19\|inst182\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1371670393419 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst182\|combout " "Node \"inst19\|inst182\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1371670393419 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst181\|dataa " "Node \"inst19\|inst181\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1371670393419 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst181\|combout " "Node \"inst19\|inst181\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1371670393419 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst180\|dataa " "Node \"inst19\|inst180\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1371670393419 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst180\|combout " "Node \"inst19\|inst180\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1371670393419 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst179\|dataf " "Node \"inst19\|inst179\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1371670393419 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst179\|combout " "Node \"inst19\|inst179\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1371670393419 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst178\|dataf " "Node \"inst19\|inst178\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1371670393419 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst178\|combout " "Node \"inst19\|inst178\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1371670393419 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst177\|dataf " "Node \"inst19\|inst177\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1371670393419 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst177\|combout " "Node \"inst19\|inst177\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1371670393419 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst176\|datac " "Node \"inst19\|inst176\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1371670393419 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst176\|combout " "Node \"inst19\|inst176\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1371670393419 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst175\|dataf " "Node \"inst19\|inst175\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1371670393419 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst175\|combout " "Node \"inst19\|inst175\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1371670393419 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst174\|dataf " "Node \"inst19\|inst174\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1371670393419 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst174\|combout " "Node \"inst19\|inst174\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1371670393419 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst173\|datad " "Node \"inst19\|inst173\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1371670393419 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst173\|combout " "Node \"inst19\|inst173\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1371670393419 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst172\|datae " "Node \"inst19\|inst172\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1371670393419 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst172\|combout " "Node \"inst19\|inst172\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1371670393419 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst171\|dataf " "Node \"inst19\|inst171\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1371670393419 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst171\|combout " "Node \"inst19\|inst171\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1371670393419 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst170\|dataf " "Node \"inst19\|inst170\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1371670393419 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst170\|combout " "Node \"inst19\|inst170\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1371670393419 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst169\|dataf " "Node \"inst19\|inst169\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1371670393419 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst169\|combout " "Node \"inst19\|inst169\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1371670393419 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst168\|dataa " "Node \"inst19\|inst168\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1371670393419 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst168\|combout " "Node \"inst19\|inst168\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1371670393419 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst167\|datab " "Node \"inst19\|inst167\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1371670393419 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst167\|combout " "Node \"inst19\|inst167\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1371670393419 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst166\|datac " "Node \"inst19\|inst166\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1371670393419 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst166\|combout " "Node \"inst19\|inst166\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1371670393419 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst165\|datab " "Node \"inst19\|inst165\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1371670393419 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst165\|combout " "Node \"inst19\|inst165\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1371670393419 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst164\|dataf " "Node \"inst19\|inst164\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1371670393419 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst164\|combout " "Node \"inst19\|inst164\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1371670393419 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst163\|dataf " "Node \"inst19\|inst163\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1371670393419 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst163\|combout " "Node \"inst19\|inst163\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1371670393419 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst162\|dataf " "Node \"inst19\|inst162\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1371670393419 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst162\|combout " "Node \"inst19\|inst162\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1371670393419 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst161\|datab " "Node \"inst19\|inst161\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1371670393419 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst161\|combout " "Node \"inst19\|inst161\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1371670393419 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst160\|dataf " "Node \"inst19\|inst160\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1371670393419 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst160\|combout " "Node \"inst19\|inst160\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1371670393419 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst159\|dataf " "Node \"inst19\|inst159\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1371670393419 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst159\|combout " "Node \"inst19\|inst159\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1371670393419 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst158\|datab " "Node \"inst19\|inst158\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1371670393419 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst158\|combout " "Node \"inst19\|inst158\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1371670393419 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst157\|dataa " "Node \"inst19\|inst157\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1371670393419 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst157\|combout " "Node \"inst19\|inst157\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1371670393419 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst156\|dataf " "Node \"inst19\|inst156\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1371670393419 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst156\|combout " "Node \"inst19\|inst156\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1371670393419 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst155\|dataf " "Node \"inst19\|inst155\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1371670393419 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst155\|combout " "Node \"inst19\|inst155\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1371670393419 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst154\|datac " "Node \"inst19\|inst154\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1371670393419 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst154\|combout " "Node \"inst19\|inst154\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1371670393419 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst153\|dataa " "Node \"inst19\|inst153\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1371670393419 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst153\|combout " "Node \"inst19\|inst153\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1371670393419 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst152\|datac " "Node \"inst19\|inst152\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1371670393419 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst152\|combout " "Node \"inst19\|inst152\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1371670393419 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst151\|dataa " "Node \"inst19\|inst151\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1371670393419 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst151\|combout " "Node \"inst19\|inst151\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1371670393419 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst150\|datab " "Node \"inst19\|inst150\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1371670393419 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst150\|combout " "Node \"inst19\|inst150\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1371670393419 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst149\|dataf " "Node \"inst19\|inst149\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1371670393419 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst149\|combout " "Node \"inst19\|inst149\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1371670393419 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst148\|dataf " "Node \"inst19\|inst148\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1371670393419 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst148\|combout " "Node \"inst19\|inst148\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1371670393419 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst147\|datac " "Node \"inst19\|inst147\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1371670393419 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst147\|combout " "Node \"inst19\|inst147\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1371670393419 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst146\|dataf " "Node \"inst19\|inst146\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1371670393419 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst146\|combout " "Node \"inst19\|inst146\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1371670393419 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst145\|datac " "Node \"inst19\|inst145\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1371670393419 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst145\|combout " "Node \"inst19\|inst145\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1371670393419 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst144\|dataf " "Node \"inst19\|inst144\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1371670393419 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst144\|combout " "Node \"inst19\|inst144\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1371670393419 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst143\|dataf " "Node \"inst19\|inst143\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1371670393419 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst143\|combout " "Node \"inst19\|inst143\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1371670393419 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst142\|dataf " "Node \"inst19\|inst142\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1371670393419 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst142\|combout " "Node \"inst19\|inst142\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1371670393419 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst141\|datae " "Node \"inst19\|inst141\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1371670393419 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst141\|combout " "Node \"inst19\|inst141\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1371670393419 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst140\|dataf " "Node \"inst19\|inst140\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1371670393419 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst140\|combout " "Node \"inst19\|inst140\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1371670393419 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst139\|datac " "Node \"inst19\|inst139\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1371670393419 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst139\|combout " "Node \"inst19\|inst139\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1371670393419 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst138\|dataf " "Node \"inst19\|inst138\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1371670393419 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst138\|combout " "Node \"inst19\|inst138\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1371670393419 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst137\|datae " "Node \"inst19\|inst137\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1371670393419 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst137\|combout " "Node \"inst19\|inst137\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1371670393419 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst136\|dataf " "Node \"inst19\|inst136\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1371670393419 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst136\|combout " "Node \"inst19\|inst136\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1371670393419 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst135\|datac " "Node \"inst19\|inst135\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1371670393419 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst135\|combout " "Node \"inst19\|inst135\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1371670393419 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst134\|dataf " "Node \"inst19\|inst134\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1371670393419 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst134\|combout " "Node \"inst19\|inst134\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1371670393419 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst133\|dataf " "Node \"inst19\|inst133\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1371670393419 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst133\|combout " "Node \"inst19\|inst133\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1371670393419 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst132\|datac " "Node \"inst19\|inst132\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1371670393419 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst132\|combout " "Node \"inst19\|inst132\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1371670393419 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst131\|datac " "Node \"inst19\|inst131\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1371670393419 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst131\|combout " "Node \"inst19\|inst131\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1371670393419 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst130\|dataf " "Node \"inst19\|inst130\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1371670393419 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst130\|combout " "Node \"inst19\|inst130\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1371670393419 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst129\|dataf " "Node \"inst19\|inst129\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1371670393419 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst129\|combout " "Node \"inst19\|inst129\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1371670393419 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst128\|datad " "Node \"inst19\|inst128\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1371670393419 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst128\|combout " "Node \"inst19\|inst128\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1371670393419 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst127\|dataf " "Node \"inst19\|inst127\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1371670393419 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst127\|combout " "Node \"inst19\|inst127\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1371670393419 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst126\|dataf " "Node \"inst19\|inst126\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1371670393419 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst126\|combout " "Node \"inst19\|inst126\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1371670393419 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst125\|dataf " "Node \"inst19\|inst125\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1371670393419 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst125\|combout " "Node \"inst19\|inst125\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1371670393419 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst124\|datac " "Node \"inst19\|inst124\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1371670393419 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst124\|combout " "Node \"inst19\|inst124\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1371670393419 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst123\|dataf " "Node \"inst19\|inst123\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1371670393419 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst123\|combout " "Node \"inst19\|inst123\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1371670393419 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst122\|datac " "Node \"inst19\|inst122\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1371670393419 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst122\|combout " "Node \"inst19\|inst122\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1371670393419 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst121\|datac " "Node \"inst19\|inst121\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1371670393419 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst121\|combout " "Node \"inst19\|inst121\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1371670393419 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst120\|datac " "Node \"inst19\|inst120\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1371670393419 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst120\|combout " "Node \"inst19\|inst120\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1371670393419 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst119\|dataa " "Node \"inst19\|inst119\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1371670393419 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst119\|combout " "Node \"inst19\|inst119\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1371670393419 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst118\|dataf " "Node \"inst19\|inst118\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1371670393419 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst118\|combout " "Node \"inst19\|inst118\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1371670393419 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst117\|dataf " "Node \"inst19\|inst117\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1371670393419 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst117\|combout " "Node \"inst19\|inst117\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1371670393419 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst116\|dataa " "Node \"inst19\|inst116\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1371670393419 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst116\|combout " "Node \"inst19\|inst116\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1371670393419 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst115\|dataa " "Node \"inst19\|inst115\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1371670393419 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst115\|combout " "Node \"inst19\|inst115\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1371670393419 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst114\|datab " "Node \"inst19\|inst114\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1371670393419 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst114\|combout " "Node \"inst19\|inst114\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1371670393419 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst113\|dataf " "Node \"inst19\|inst113\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1371670393419 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst113\|combout " "Node \"inst19\|inst113\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1371670393419 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst112\|datab " "Node \"inst19\|inst112\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1371670393419 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst112\|combout " "Node \"inst19\|inst112\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1371670393419 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst111\|datac " "Node \"inst19\|inst111\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1371670393419 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst111\|combout " "Node \"inst19\|inst111\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1371670393419 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst110\|dataf " "Node \"inst19\|inst110\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1371670393419 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst110\|combout " "Node \"inst19\|inst110\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1371670393419 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst109\|dataf " "Node \"inst19\|inst109\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1371670393419 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst109\|combout " "Node \"inst19\|inst109\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1371670393419 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst108\|datab " "Node \"inst19\|inst108\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1371670393419 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst108\|combout " "Node \"inst19\|inst108\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1371670393419 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst107\|dataf " "Node \"inst19\|inst107\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1371670393419 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst107\|combout " "Node \"inst19\|inst107\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1371670393419 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst106\|datac " "Node \"inst19\|inst106\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1371670393419 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst106\|combout " "Node \"inst19\|inst106\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1371670393419 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst105\|dataf " "Node \"inst19\|inst105\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1371670393419 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst105\|combout " "Node \"inst19\|inst105\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1371670393419 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst104\|datac " "Node \"inst19\|inst104\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1371670393419 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst104\|combout " "Node \"inst19\|inst104\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1371670393419 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst103\|dataf " "Node \"inst19\|inst103\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1371670393419 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst103\|combout " "Node \"inst19\|inst103\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1371670393419 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst102\|dataf " "Node \"inst19\|inst102\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1371670393419 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst102\|combout " "Node \"inst19\|inst102\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1371670393419 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst101\|dataf " "Node \"inst19\|inst101\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1371670393419 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst101\|combout " "Node \"inst19\|inst101\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1371670393419 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst100\|datac " "Node \"inst19\|inst100\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1371670393419 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst100\|combout " "Node \"inst19\|inst100\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1371670393419 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst99\|dataf " "Node \"inst19\|inst99\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1371670393419 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst99\|combout " "Node \"inst19\|inst99\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1371670393419 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst98\|dataf " "Node \"inst19\|inst98\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1371670393419 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst98\|combout " "Node \"inst19\|inst98\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1371670393419 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst97\|datac " "Node \"inst19\|inst97\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1371670393419 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst97\|combout " "Node \"inst19\|inst97\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1371670393419 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst96\|dataf " "Node \"inst19\|inst96\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1371670393419 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst96\|combout " "Node \"inst19\|inst96\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1371670393419 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst95\|datac " "Node \"inst19\|inst95\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1371670393419 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst95\|combout " "Node \"inst19\|inst95\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1371670393419 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst94\|datad " "Node \"inst19\|inst94\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1371670393419 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst94\|combout " "Node \"inst19\|inst94\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1371670393419 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst93\|dataf " "Node \"inst19\|inst93\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1371670393419 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst93\|combout " "Node \"inst19\|inst93\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1371670393419 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst92\|datac " "Node \"inst19\|inst92\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1371670393419 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst92\|combout " "Node \"inst19\|inst92\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1371670393419 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst91\|dataf " "Node \"inst19\|inst91\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1371670393419 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst91\|combout " "Node \"inst19\|inst91\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1371670393419 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst90\|dataf " "Node \"inst19\|inst90\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1371670393419 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst90\|combout " "Node \"inst19\|inst90\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1371670393419 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst89\|dataf " "Node \"inst19\|inst89\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1371670393419 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst89\|combout " "Node \"inst19\|inst89\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1371670393419 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst88\|dataf " "Node \"inst19\|inst88\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1371670393419 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst88\|combout " "Node \"inst19\|inst88\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1371670393419 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst87\|datac " "Node \"inst19\|inst87\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1371670393419 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst87\|combout " "Node \"inst19\|inst87\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1371670393419 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst86\|dataf " "Node \"inst19\|inst86\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1371670393419 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst86\|combout " "Node \"inst19\|inst86\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1371670393419 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst85\|dataf " "Node \"inst19\|inst85\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1371670393419 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst85\|combout " "Node \"inst19\|inst85\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1371670393419 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst84\|dataf " "Node \"inst19\|inst84\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1371670393419 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst84\|combout " "Node \"inst19\|inst84\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1371670393419 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst83\|dataa " "Node \"inst19\|inst83\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1371670393419 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst83\|combout " "Node \"inst19\|inst83\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1371670393419 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst82\|dataf " "Node \"inst19\|inst82\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1371670393419 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst82\|combout " "Node \"inst19\|inst82\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1371670393419 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst81\|datac " "Node \"inst19\|inst81\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1371670393419 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst81\|combout " "Node \"inst19\|inst81\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1371670393419 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst80\|dataf " "Node \"inst19\|inst80\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1371670393419 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst80\|combout " "Node \"inst19\|inst80\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1371670393419 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst79\|dataf " "Node \"inst19\|inst79\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1371670393419 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst79\|combout " "Node \"inst19\|inst79\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1371670393419 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst78\|datac " "Node \"inst19\|inst78\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1371670393419 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst78\|combout " "Node \"inst19\|inst78\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1371670393419 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst77\|datac " "Node \"inst19\|inst77\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1371670393419 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst77\|combout " "Node \"inst19\|inst77\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1371670393419 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst75\|dataf " "Node \"inst19\|inst75\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1371670393419 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst75\|combout " "Node \"inst19\|inst75\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1371670393419 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst74\|dataf " "Node \"inst19\|inst74\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1371670393419 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst74\|combout " "Node \"inst19\|inst74\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1371670393419 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst73\|dataf " "Node \"inst19\|inst73\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1371670393419 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst73\|combout " "Node \"inst19\|inst73\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1371670393419 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst72\|datae " "Node \"inst19\|inst72\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1371670393419 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst72\|combout " "Node \"inst19\|inst72\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1371670393419 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst71\|dataf " "Node \"inst19\|inst71\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1371670393419 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst71\|combout " "Node \"inst19\|inst71\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1371670393419 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst70\|datac " "Node \"inst19\|inst70\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1371670393419 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst70\|combout " "Node \"inst19\|inst70\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1371670393419 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst69\|dataf " "Node \"inst19\|inst69\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1371670393419 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst69\|combout " "Node \"inst19\|inst69\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1371670393419 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst68\|dataf " "Node \"inst19\|inst68\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1371670393419 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst68\|combout " "Node \"inst19\|inst68\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1371670393419 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst67\|datac " "Node \"inst19\|inst67\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1371670393419 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst67\|combout " "Node \"inst19\|inst67\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1371670393419 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst66\|dataf " "Node \"inst19\|inst66\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1371670393419 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst66\|combout " "Node \"inst19\|inst66\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1371670393419 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst65\|datae " "Node \"inst19\|inst65\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1371670393419 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst65\|combout " "Node \"inst19\|inst65\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1371670393419 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst64\|datae " "Node \"inst19\|inst64\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1371670393419 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst64\|combout " "Node \"inst19\|inst64\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1371670393419 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst63\|dataf " "Node \"inst19\|inst63\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1371670393419 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst63\|combout " "Node \"inst19\|inst63\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1371670393419 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst62\|datac " "Node \"inst19\|inst62\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1371670393419 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst62\|combout " "Node \"inst19\|inst62\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1371670393419 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst61\|dataf " "Node \"inst19\|inst61\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1371670393419 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst61\|combout " "Node \"inst19\|inst61\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1371670393419 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst60\|datac " "Node \"inst19\|inst60\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1371670393419 ""}  } { { "Generatore_Clock.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/Generatore_Clock.bdf" { { 720 168 216 752 "inst60" "" } } } } { "Generatore_Clock.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/Generatore_Clock.bdf" { { 176 1648 1696 208 "inst188" "" } } } } { "Generatore_Clock.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/Generatore_Clock.bdf" { { 176 1600 1648 208 "inst187" "" } } } } { "Generatore_Clock.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/Generatore_Clock.bdf" { { 176 1552 1600 208 "inst186" "" } } } } { "Generatore_Clock.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/Generatore_Clock.bdf" { { 176 1504 1552 208 "inst185" "" } } } } { "Generatore_Clock.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/Generatore_Clock.bdf" { { 176 1456 1504 208 "inst184" "" } } } } { "Generatore_Clock.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/Generatore_Clock.bdf" { { 176 1408 1456 208 "inst183" "" } } } } { "Generatore_Clock.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/Generatore_Clock.bdf" { { 176 1360 1408 208 "inst182" "" } } } } { "Generatore_Clock.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/Generatore_Clock.bdf" { { 176 1312 1360 208 "inst181" "" } } } } { "Generatore_Clock.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/Generatore_Clock.bdf" { { 176 1264 1312 208 "inst180" "" } } } } { "Generatore_Clock.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/Generatore_Clock.bdf" { { 176 1216 1264 208 "inst179" "" } } } } { "Generatore_Clock.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/Generatore_Clock.bdf" { { 176 1168 1216 208 "inst178" "" } } } } { "Generatore_Clock.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/Generatore_Clock.bdf" { { 176 1120 1168 208 "inst177" "" } } } } { "Generatore_Clock.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/Generatore_Clock.bdf" { { 176 1072 1120 208 "inst176" "" } } } } { "Generatore_Clock.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/Generatore_Clock.bdf" { { 176 1024 1072 208 "inst175" "" } } } } { "Generatore_Clock.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/Generatore_Clock.bdf" { { 176 976 1024 208 "inst174" "" } } } } { "Generatore_Clock.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/Generatore_Clock.bdf" { { 176 928 976 208 "inst173" "" } } } } { "Generatore_Clock.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/Generatore_Clock.bdf" { { 248 1648 1696 280 "inst172" "" } } } } { "Generatore_Clock.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/Generatore_Clock.bdf" { { 248 1600 1648 280 "inst171" "" } } } } { "Generatore_Clock.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/Generatore_Clock.bdf" { { 248 1552 1600 280 "inst170" "" } } } } { "Generatore_Clock.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/Generatore_Clock.bdf" { { 248 1504 1552 280 "inst169" "" } } } } { "Generatore_Clock.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/Generatore_Clock.bdf" { { 248 1456 1504 280 "inst168" "" } } } } { "Generatore_Clock.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/Generatore_Clock.bdf" { { 248 1408 1456 280 "inst167" "" } } } } { "Generatore_Clock.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/Generatore_Clock.bdf" { { 248 1360 1408 280 "inst166" "" } } } } { "Generatore_Clock.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/Generatore_Clock.bdf" { { 248 1312 1360 280 "inst165" "" } } } } { "Generatore_Clock.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/Generatore_Clock.bdf" { { 248 1264 1312 280 "inst164" "" } } } } { "Generatore_Clock.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/Generatore_Clock.bdf" { { 248 1216 1264 280 "inst163" "" } } } } { "Generatore_Clock.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/Generatore_Clock.bdf" { { 248 1168 1216 280 "inst162" "" } } } } { "Generatore_Clock.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/Generatore_Clock.bdf" { { 248 1120 1168 280 "inst161" "" } } } } { "Generatore_Clock.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/Generatore_Clock.bdf" { { 248 1072 1120 280 "inst160" "" } } } } { "Generatore_Clock.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/Generatore_Clock.bdf" { { 248 1024 1072 280 "inst159" "" } } } } { "Generatore_Clock.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/Generatore_Clock.bdf" { { 248 976 1024 280 "inst158" "" } } } } { "Generatore_Clock.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/Generatore_Clock.bdf" { { 248 928 976 280 "inst157" "" } } } } { "Generatore_Clock.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/Generatore_Clock.bdf" { { 320 1648 1696 352 "inst156" "" } } } } { "Generatore_Clock.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/Generatore_Clock.bdf" { { 320 1600 1648 352 "inst155" "" } } } } { "Generatore_Clock.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/Generatore_Clock.bdf" { { 320 1552 1600 352 "inst154" "" } } } } { "Generatore_Clock.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/Generatore_Clock.bdf" { { 320 1504 1552 352 "inst153" "" } } } } { "Generatore_Clock.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/Generatore_Clock.bdf" { { 320 1456 1504 352 "inst152" "" } } } } { "Generatore_Clock.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/Generatore_Clock.bdf" { { 320 1408 1456 352 "inst151" "" } } } } { "Generatore_Clock.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/Generatore_Clock.bdf" { { 320 1360 1408 352 "inst150" "" } } } } { "Generatore_Clock.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/Generatore_Clock.bdf" { { 320 1312 1360 352 "inst149" "" } } } } { "Generatore_Clock.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/Generatore_Clock.bdf" { { 320 1264 1312 352 "inst148" "" } } } } { "Generatore_Clock.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/Generatore_Clock.bdf" { { 320 1216 1264 352 "inst147" "" } } } } { "Generatore_Clock.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/Generatore_Clock.bdf" { { 320 1168 1216 352 "inst146" "" } } } } { "Generatore_Clock.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/Generatore_Clock.bdf" { { 320 1120 1168 352 "inst145" "" } } } } { "Generatore_Clock.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/Generatore_Clock.bdf" { { 320 1072 1120 352 "inst144" "" } } } } { "Generatore_Clock.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/Generatore_Clock.bdf" { { 320 1024 1072 352 "inst143" "" } } } } { "Generatore_Clock.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/Generatore_Clock.bdf" { { 320 976 1024 352 "inst142" "" } } } } { "Generatore_Clock.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/Generatore_Clock.bdf" { { 320 928 976 352 "inst141" "" } } } } { "Generatore_Clock.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/Generatore_Clock.bdf" { { 392 1648 1696 424 "inst140" "" } } } } { "Generatore_Clock.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/Generatore_Clock.bdf" { { 392 1600 1648 424 "inst139" "" } } } } { "Generatore_Clock.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/Generatore_Clock.bdf" { { 392 1552 1600 424 "inst138" "" } } } } { "Generatore_Clock.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/Generatore_Clock.bdf" { { 392 1504 1552 424 "inst137" "" } } } } { "Generatore_Clock.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/Generatore_Clock.bdf" { { 392 1456 1504 424 "inst136" "" } } } } { "Generatore_Clock.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/Generatore_Clock.bdf" { { 392 1408 1456 424 "inst135" "" } } } } { "Generatore_Clock.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/Generatore_Clock.bdf" { { 392 1360 1408 424 "inst134" "" } } } } { "Generatore_Clock.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/Generatore_Clock.bdf" { { 392 1312 1360 424 "inst133" "" } } } } { "Generatore_Clock.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/Generatore_Clock.bdf" { { 392 1264 1312 424 "inst132" "" } } } } { "Generatore_Clock.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/Generatore_Clock.bdf" { { 392 1216 1264 424 "inst131" "" } } } } { "Generatore_Clock.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/Generatore_Clock.bdf" { { 392 1168 1216 424 "inst130" "" } } } } { "Generatore_Clock.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/Generatore_Clock.bdf" { { 392 1120 1168 424 "inst129" "" } } } } { "Generatore_Clock.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/Generatore_Clock.bdf" { { 392 1072 1120 424 "inst128" "" } } } } { "Generatore_Clock.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/Generatore_Clock.bdf" { { 392 1024 1072 424 "inst127" "" } } } } { "Generatore_Clock.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/Generatore_Clock.bdf" { { 392 976 1024 424 "inst126" "" } } } } { "Generatore_Clock.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/Generatore_Clock.bdf" { { 392 928 976 424 "inst125" "" } } } } { "Generatore_Clock.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/Generatore_Clock.bdf" { { 504 888 936 536 "inst124" "" } } } } { "Generatore_Clock.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/Generatore_Clock.bdf" { { 504 840 888 536 "inst123" "" } } } } { "Generatore_Clock.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/Generatore_Clock.bdf" { { 504 792 840 536 "inst122" "" } } } } { "Generatore_Clock.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/Generatore_Clock.bdf" { { 504 744 792 536 "inst121" "" } } } } { "Generatore_Clock.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/Generatore_Clock.bdf" { { 504 696 744 536 "inst120" "" } } } } { "Generatore_Clock.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/Generatore_Clock.bdf" { { 504 648 696 536 "inst119" "" } } } } { "Generatore_Clock.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/Generatore_Clock.bdf" { { 504 600 648 536 "inst118" "" } } } } { "Generatore_Clock.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/Generatore_Clock.bdf" { { 504 552 600 536 "inst117" "" } } } } { "Generatore_Clock.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/Generatore_Clock.bdf" { { 504 504 552 536 "inst116" "" } } } } { "Generatore_Clock.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/Generatore_Clock.bdf" { { 504 456 504 536 "inst115" "" } } } } { "Generatore_Clock.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/Generatore_Clock.bdf" { { 504 408 456 536 "inst114" "" } } } } { "Generatore_Clock.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/Generatore_Clock.bdf" { { 504 360 408 536 "inst113" "" } } } } { "Generatore_Clock.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/Generatore_Clock.bdf" { { 504 312 360 536 "inst112" "" } } } } { "Generatore_Clock.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/Generatore_Clock.bdf" { { 504 264 312 536 "inst111" "" } } } } { "Generatore_Clock.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/Generatore_Clock.bdf" { { 504 216 264 536 "inst110" "" } } } } { "Generatore_Clock.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/Generatore_Clock.bdf" { { 504 168 216 536 "inst109" "" } } } } { "Generatore_Clock.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/Generatore_Clock.bdf" { { 576 888 936 608 "inst108" "" } } } } { "Generatore_Clock.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/Generatore_Clock.bdf" { { 576 840 888 608 "inst107" "" } } } } { "Generatore_Clock.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/Generatore_Clock.bdf" { { 576 792 840 608 "inst106" "" } } } } { "Generatore_Clock.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/Generatore_Clock.bdf" { { 576 744 792 608 "inst105" "" } } } } { "Generatore_Clock.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/Generatore_Clock.bdf" { { 576 696 744 608 "inst104" "" } } } } { "Generatore_Clock.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/Generatore_Clock.bdf" { { 576 648 696 608 "inst103" "" } } } } { "Generatore_Clock.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/Generatore_Clock.bdf" { { 576 600 648 608 "inst102" "" } } } } { "Generatore_Clock.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/Generatore_Clock.bdf" { { 576 552 600 608 "inst101" "" } } } } { "Generatore_Clock.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/Generatore_Clock.bdf" { { 576 504 552 608 "inst100" "" } } } } { "Generatore_Clock.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/Generatore_Clock.bdf" { { 576 456 504 608 "inst99" "" } } } } { "Generatore_Clock.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/Generatore_Clock.bdf" { { 576 408 456 608 "inst98" "" } } } } { "Generatore_Clock.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/Generatore_Clock.bdf" { { 576 360 408 608 "inst97" "" } } } } { "Generatore_Clock.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/Generatore_Clock.bdf" { { 576 312 360 608 "inst96" "" } } } } { "Generatore_Clock.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/Generatore_Clock.bdf" { { 576 264 312 608 "inst95" "" } } } } { "Generatore_Clock.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/Generatore_Clock.bdf" { { 576 216 264 608 "inst94" "" } } } } { "Generatore_Clock.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/Generatore_Clock.bdf" { { 576 168 216 608 "inst93" "" } } } } { "Generatore_Clock.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/Generatore_Clock.bdf" { { 648 888 936 680 "inst92" "" } } } } { "Generatore_Clock.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/Generatore_Clock.bdf" { { 648 840 888 680 "inst91" "" } } } } { "Generatore_Clock.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/Generatore_Clock.bdf" { { 648 792 840 680 "inst90" "" } } } } { "Generatore_Clock.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/Generatore_Clock.bdf" { { 648 744 792 680 "inst89" "" } } } } { "Generatore_Clock.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/Generatore_Clock.bdf" { { 648 696 744 680 "inst88" "" } } } } { "Generatore_Clock.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/Generatore_Clock.bdf" { { 648 648 696 680 "inst87" "" } } } } { "Generatore_Clock.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/Generatore_Clock.bdf" { { 648 600 648 680 "inst86" "" } } } } { "Generatore_Clock.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/Generatore_Clock.bdf" { { 648 552 600 680 "inst85" "" } } } } { "Generatore_Clock.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/Generatore_Clock.bdf" { { 648 504 552 680 "inst84" "" } } } } { "Generatore_Clock.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/Generatore_Clock.bdf" { { 648 456 504 680 "inst83" "" } } } } { "Generatore_Clock.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/Generatore_Clock.bdf" { { 648 408 456 680 "inst82" "" } } } } { "Generatore_Clock.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/Generatore_Clock.bdf" { { 648 360 408 680 "inst81" "" } } } } { "Generatore_Clock.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/Generatore_Clock.bdf" { { 648 312 360 680 "inst80" "" } } } } { "Generatore_Clock.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/Generatore_Clock.bdf" { { 648 264 312 680 "inst79" "" } } } } { "Generatore_Clock.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/Generatore_Clock.bdf" { { 648 216 264 680 "inst78" "" } } } } { "Generatore_Clock.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/Generatore_Clock.bdf" { { 648 168 216 680 "inst77" "" } } } } { "Generatore_Clock.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/Generatore_Clock.bdf" { { 720 888 936 752 "inst75" "" } } } } { "Generatore_Clock.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/Generatore_Clock.bdf" { { 720 840 888 752 "inst74" "" } } } } { "Generatore_Clock.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/Generatore_Clock.bdf" { { 720 792 840 752 "inst73" "" } } } } { "Generatore_Clock.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/Generatore_Clock.bdf" { { 720 744 792 752 "inst72" "" } } } } { "Generatore_Clock.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/Generatore_Clock.bdf" { { 720 696 744 752 "inst71" "" } } } } { "Generatore_Clock.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/Generatore_Clock.bdf" { { 720 648 696 752 "inst70" "" } } } } { "Generatore_Clock.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/Generatore_Clock.bdf" { { 720 600 648 752 "inst69" "" } } } } { "Generatore_Clock.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/Generatore_Clock.bdf" { { 720 552 600 752 "inst68" "" } } } } { "Generatore_Clock.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/Generatore_Clock.bdf" { { 720 504 552 752 "inst67" "" } } } } { "Generatore_Clock.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/Generatore_Clock.bdf" { { 720 456 504 752 "inst66" "" } } } } { "Generatore_Clock.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/Generatore_Clock.bdf" { { 720 408 456 752 "inst65" "" } } } } { "Generatore_Clock.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/Generatore_Clock.bdf" { { 720 360 408 752 "inst64" "" } } } } { "Generatore_Clock.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/Generatore_Clock.bdf" { { 720 312 360 752 "inst63" "" } } } } { "Generatore_Clock.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/Generatore_Clock.bdf" { { 720 264 312 752 "inst62" "" } } } } { "Generatore_Clock.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/Generatore_Clock.bdf" { { 720 216 264 752 "inst61" "" } } } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1 1371670393419 ""}
{ "Critical Warning" "WSTA_SCC_LOOP_TOO_BIG" "256 " "Design contains combinational loop of 256 nodes. Estimating the delays through the loop." {  } {  } 1 332081 "Design contains combinational loop of %1!d! nodes. Estimating the delays through the loop." 0 0 "" 0 -1 1371670393424 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "" 0 0 1371670393444 ""}
{ "Info" "0" "" "Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "" 0 0 1371670393457 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "" 0 -1 1371670393484 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.420 " "Worst-case setup slack is -2.420" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1371670393486 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1371670393486 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.420       -47.902 inst85  " "   -2.420       -47.902 inst85 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1371670393486 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.419       -47.886 inst63  " "   -2.419       -47.886 inst63 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1371670393486 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.822       -46.024 CLK40  " "   -1.822       -46.024 CLK40 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1371670393486 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.457       -48.116 inst44\|altpll_component\|pll\|clk\[0\]  " "   -1.457       -48.116 inst44\|altpll_component\|pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1371670393486 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.035        -0.035 inst44\|altpll_component\|pll\|clk\[4\]  " "   -0.035        -0.035 inst44\|altpll_component\|pll\|clk\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1371670393486 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.019         0.000 inst44\|altpll_component\|pll\|clk\[2\]  " "    0.019         0.000 inst44\|altpll_component\|pll\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1371670393486 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.039         0.000 CLK40DES1  " "    0.039         0.000 CLK40DES1 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1371670393486 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.047         0.000 inst44\|altpll_component\|pll\|clk\[1\]  " "    0.047         0.000 inst44\|altpll_component\|pll\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1371670393486 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   10.879         0.000 inst44\|altpll_component\|pll\|clk\[3\]  " "   10.879         0.000 inst44\|altpll_component\|pll\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1371670393486 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1371670393486 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.036 " "Worst-case hold slack is -0.036" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1371670393494 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1371670393494 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.036        -0.036 inst44\|altpll_component\|pll\|clk\[4\]  " "   -0.036        -0.036 inst44\|altpll_component\|pll\|clk\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1371670393494 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.132         0.000 inst44\|altpll_component\|pll\|clk\[1\]  " "    0.132         0.000 inst44\|altpll_component\|pll\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1371670393494 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.140         0.000 CLK40DES1  " "    0.140         0.000 CLK40DES1 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1371670393494 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.160         0.000 inst44\|altpll_component\|pll\|clk\[2\]  " "    0.160         0.000 inst44\|altpll_component\|pll\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1371670393494 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.196         0.000 CLK40  " "    0.196         0.000 CLK40 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1371670393494 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.457         0.000 inst44\|altpll_component\|pll\|clk\[0\]  " "    0.457         0.000 inst44\|altpll_component\|pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1371670393494 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.507         0.000 inst44\|altpll_component\|pll\|clk\[3\]  " "    0.507         0.000 inst44\|altpll_component\|pll\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1371670393494 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.050         0.000 inst85  " "    1.050         0.000 inst85 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1371670393494 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.053         0.000 inst63  " "    1.053         0.000 inst63 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1371670393494 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1371670393494 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -3.412 " "Worst-case recovery slack is -3.412" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1371670393499 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1371670393499 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.412       -72.104 CLK40  " "   -3.412       -72.104 CLK40 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1371670393499 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.699        -1.699 ddlctrlr:inst\|CLMN_READ_STATUS_2  " "   -1.699        -1.699 ddlctrlr:inst\|CLMN_READ_STATUS_2 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1371670393499 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.415        -6.111 inst44\|altpll_component\|pll\|clk\[4\]  " "   -1.415        -6.111 inst44\|altpll_component\|pll\|clk\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1371670393499 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.029       -12.294 inst44\|altpll_component\|pll\|clk\[1\]  " "   -1.029       -12.294 inst44\|altpll_component\|pll\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1371670393499 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.018       -15.199 inst44\|altpll_component\|pll\|clk\[3\]  " "   -1.018       -15.199 inst44\|altpll_component\|pll\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1371670393499 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.963       -25.152 inst63  " "   -0.963       -25.152 inst63 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1371670393499 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.814       -24.176 inst85  " "   -0.814       -24.176 inst85 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1371670393499 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.710       -61.066 CLK40DES1  " "   -0.710       -61.066 CLK40DES1 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1371670393499 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.696       -93.055 inst44\|altpll_component\|pll\|clk\[0\]  " "   -0.696       -93.055 inst44\|altpll_component\|pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1371670393499 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.673       -39.393 inst44\|altpll_component\|pll\|clk\[2\]  " "   -0.673       -39.393 inst44\|altpll_component\|pll\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1371670393499 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1371670393499 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -0.076 " "Worst-case removal slack is -0.076" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1371670393508 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1371670393508 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.076        -0.456 inst44\|altpll_component\|pll\|clk\[4\]  " "   -0.076        -0.456 inst44\|altpll_component\|pll\|clk\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1371670393508 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.028        -0.224 inst44\|altpll_component\|pll\|clk\[1\]  " "   -0.028        -0.224 inst44\|altpll_component\|pll\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1371670393508 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.045         0.000 CLK40  " "    0.045         0.000 CLK40 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1371670393508 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.221         0.000 inst44\|altpll_component\|pll\|clk\[2\]  " "    0.221         0.000 inst44\|altpll_component\|pll\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1371670393508 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.232         0.000 ddlctrlr:inst\|CLMN_READ_STATUS_2  " "    0.232         0.000 ddlctrlr:inst\|CLMN_READ_STATUS_2 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1371670393508 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.342         0.000 CLK40DES1  " "    0.342         0.000 CLK40DES1 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1371670393508 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.459         0.000 inst44\|altpll_component\|pll\|clk\[0\]  " "    0.459         0.000 inst44\|altpll_component\|pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1371670393508 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.191         0.000 inst44\|altpll_component\|pll\|clk\[3\]  " "    1.191         0.000 inst44\|altpll_component\|pll\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1371670393508 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.288         0.000 inst63  " "    1.288         0.000 inst63 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1371670393508 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.376         0.000 inst85  " "    1.376         0.000 inst85 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1371670393508 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1371670393508 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.222 " "Worst-case minimum pulse width slack is -1.222" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1371670393521 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1371670393521 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.222       -24.262 CLK40  " "   -1.222       -24.262 CLK40 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1371670393521 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.320       -20.480 inst63  " "   -0.320       -20.480 inst63 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1371670393521 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.320       -20.480 inst85  " "   -0.320       -20.480 inst85 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1371670393521 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.320        -0.640 ddlctrlr:inst\|CLMN_READ_STATUS_2  " "   -0.320        -0.640 ddlctrlr:inst\|CLMN_READ_STATUS_2 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1371670393521 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.305         0.000 inst44\|altpll_component\|pll\|clk\[4\]  " "    2.305         0.000 inst44\|altpll_component\|pll\|clk\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1371670393521 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   11.269         0.000 inst44\|altpll_component\|pll\|clk\[0\]  " "   11.269         0.000 inst44\|altpll_component\|pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1371670393521 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   11.680         0.000 CLK40DES1  " "   11.680         0.000 CLK40DES1 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1371670393521 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   11.680         0.000 inst44\|altpll_component\|pll\|clk\[3\]  " "   11.680         0.000 inst44\|altpll_component\|pll\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1371670393521 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   24.180         0.000 inst44\|altpll_component\|pll\|clk\[1\]  " "   24.180         0.000 inst44\|altpll_component\|pll\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1371670393521 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.769         0.000 inst44\|altpll_component\|pll\|clk\[2\]  " "   48.769         0.000 inst44\|altpll_component\|pll\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1371670393521 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1371670393521 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "" 0 -1 1371670393601 ""}
{ "Info" "0" "" "Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "" 0 0 1371670393604 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "" 0 -1 1371670393681 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -0.611 " "Worst-case setup slack is -0.611" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1371670393687 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1371670393687 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.611        -6.740 inst85  " "   -0.611        -6.740 inst85 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1371670393687 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.610        -6.724 inst63  " "   -0.610        -6.724 inst63 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1371670393687 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.455        -2.635 CLK40  " "   -0.455        -2.635 CLK40 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1371670393687 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.003        -0.003 inst44\|altpll_component\|pll\|clk\[0\]  " "   -0.003        -0.003 inst44\|altpll_component\|pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1371670393687 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.331         0.000 inst44\|altpll_component\|pll\|clk\[4\]  " "    0.331         0.000 inst44\|altpll_component\|pll\|clk\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1371670393687 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.382         0.000 inst44\|altpll_component\|pll\|clk\[1\]  " "    0.382         0.000 inst44\|altpll_component\|pll\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1371670393687 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.459         0.000 inst44\|altpll_component\|pll\|clk\[2\]  " "    0.459         0.000 inst44\|altpll_component\|pll\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1371670393687 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.533         0.000 CLK40DES1  " "    0.533         0.000 CLK40DES1 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1371670393687 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   11.824         0.000 inst44\|altpll_component\|pll\|clk\[3\]  " "   11.824         0.000 inst44\|altpll_component\|pll\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1371670393687 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1371670393687 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.203 " "Worst-case hold slack is -0.203" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1371670393697 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1371670393697 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.203        -0.203 inst44\|altpll_component\|pll\|clk\[4\]  " "   -0.203        -0.203 inst44\|altpll_component\|pll\|clk\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1371670393697 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.155        -0.155 CLK40DES1  " "   -0.155        -0.155 CLK40DES1 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1371670393697 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.153        -0.153 CLK40  " "   -0.153        -0.153 CLK40 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1371670393697 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.081        -0.081 inst44\|altpll_component\|pll\|clk\[2\]  " "   -0.081        -0.081 inst44\|altpll_component\|pll\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1371670393697 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.004        -0.040 inst44\|altpll_component\|pll\|clk\[1\]  " "   -0.004        -0.040 inst44\|altpll_component\|pll\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1371670393697 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.033         0.000 inst44\|altpll_component\|pll\|clk\[0\]  " "    0.033         0.000 inst44\|altpll_component\|pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1371670393697 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.227         0.000 inst44\|altpll_component\|pll\|clk\[3\]  " "    0.227         0.000 inst44\|altpll_component\|pll\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1371670393697 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.489         0.000 inst85  " "    0.489         0.000 inst85 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1371670393697 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.491         0.000 inst63  " "    0.491         0.000 inst63 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1371670393697 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1371670393697 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.274 " "Worst-case recovery slack is -1.274" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1371670393705 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1371670393705 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.274       -24.616 CLK40  " "   -1.274       -24.616 CLK40 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1371670393705 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.523        -0.523 ddlctrlr:inst\|CLMN_READ_STATUS_2  " "   -0.523        -0.523 ddlctrlr:inst\|CLMN_READ_STATUS_2 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1371670393705 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.486        -1.458 inst44\|altpll_component\|pll\|clk\[4\]  " "   -0.486        -1.458 inst44\|altpll_component\|pll\|clk\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1371670393705 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.184        -1.104 inst44\|altpll_component\|pll\|clk\[1\]  " "   -0.184        -1.104 inst44\|altpll_component\|pll\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1371670393705 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.178        -2.598 inst44\|altpll_component\|pll\|clk\[3\]  " "   -0.178        -2.598 inst44\|altpll_component\|pll\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1371670393705 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.065        -1.136 inst85  " "   -0.065        -1.136 inst85 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1371670393705 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.029        -3.151 inst44\|altpll_component\|pll\|clk\[0\]  " "   -0.029        -3.151 inst44\|altpll_component\|pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1371670393705 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.028        -1.271 inst44\|altpll_component\|pll\|clk\[2\]  " "   -0.028        -1.271 inst44\|altpll_component\|pll\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1371670393705 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.025        -0.074 CLK40DES1  " "   -0.025        -0.074 CLK40DES1 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1371670393705 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.205         0.000 inst63  " "    0.205         0.000 inst63 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1371670393705 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1371670393705 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -0.134 " "Worst-case removal slack is -0.134" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1371670393712 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1371670393712 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.134        -1.608 CLK40  " "   -0.134        -1.608 CLK40 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1371670393712 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.082        -0.656 inst44\|altpll_component\|pll\|clk\[1\]  " "   -0.082        -0.656 inst44\|altpll_component\|pll\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1371670393712 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.011        -0.055 CLK40DES1  " "   -0.011        -0.055 CLK40DES1 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1371670393712 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.004        -0.040 inst44\|altpll_component\|pll\|clk\[2\]  " "   -0.004        -0.040 inst44\|altpll_component\|pll\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1371670393712 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.020         0.000 inst44\|altpll_component\|pll\|clk\[4\]  " "    0.020         0.000 inst44\|altpll_component\|pll\|clk\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1371670393712 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.068         0.000 ddlctrlr:inst\|CLMN_READ_STATUS_2  " "    0.068         0.000 ddlctrlr:inst\|CLMN_READ_STATUS_2 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1371670393712 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.101         0.000 inst44\|altpll_component\|pll\|clk\[0\]  " "    0.101         0.000 inst44\|altpll_component\|pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1371670393712 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.543         0.000 inst63  " "    0.543         0.000 inst63 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1371670393712 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.550         0.000 inst44\|altpll_component\|pll\|clk\[3\]  " "    0.550         0.000 inst44\|altpll_component\|pll\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1371670393712 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.884         0.000 inst85  " "    0.884         0.000 inst85 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1371670393712 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1371670393712 ""}
{ "Critical Warning" "WIDU_QIC_OFF_NOT_SUPPORTED" "" "Setting INCREMENTAL_COMPILATION to \"OFF\" is no longer supported. Assignment is ignored. To disable partitions, set the IGNORE_PARTITIONS global assignment to \"ON\" instead." {  } {  } 1 138069 "Setting INCREMENTAL_COMPILATION to \"OFF\" is no longer supported. Assignment is ignored. To disable partitions, set the IGNORE_PARTITIONS global assignment to \"ON\" instead." 0 0 "" 0 -1 1371670393717 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.000 " "Worst-case minimum pulse width slack is -1.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1371670393724 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1371670393724 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000       -10.360 CLK40  " "   -1.000       -10.360 CLK40 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1371670393724 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.130        -8.320 inst63  " "   -0.130        -8.320 inst63 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1371670393724 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.130        -8.320 inst85  " "   -0.130        -8.320 inst85 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1371670393724 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.130        -0.260 ddlctrlr:inst\|CLMN_READ_STATUS_2  " "   -0.130        -0.260 ddlctrlr:inst\|CLMN_READ_STATUS_2 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1371670393724 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.495         0.000 inst44\|altpll_component\|pll\|clk\[4\]  " "    2.495         0.000 inst44\|altpll_component\|pll\|clk\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1371670393724 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   11.583         0.000 inst44\|altpll_component\|pll\|clk\[0\]  " "   11.583         0.000 inst44\|altpll_component\|pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1371670393724 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   11.870         0.000 CLK40DES1  " "   11.870         0.000 CLK40DES1 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1371670393724 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   11.870         0.000 inst44\|altpll_component\|pll\|clk\[3\]  " "   11.870         0.000 inst44\|altpll_component\|pll\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1371670393724 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   24.370         0.000 inst44\|altpll_component\|pll\|clk\[1\]  " "   24.370         0.000 inst44\|altpll_component\|pll\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1371670393724 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.083         0.000 inst44\|altpll_component\|pll\|clk\[2\]  " "   49.083         0.000 inst44\|altpll_component\|pll\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1371670393724 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1371670393724 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "" 0 -1 1371670393790 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1 1371670393860 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1 1371670393863 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1 1371670393883 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "" 0 -1 1371670393910 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 262 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 262 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "420 " "Peak virtual memory: 420 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1371670394002 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 19 21:33:14 2013 " "Processing ended: Wed Jun 19 21:33:14 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1371670394002 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1371670394002 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1371670394002 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1371670394002 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "402 " "Peak virtual memory: 402 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1371670394266 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 19 21:33:14 2013 " "Processing ended: Wed Jun 19 21:33:14 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1371670394266 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1371670394266 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1371670394266 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1371670394266 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "" 0 -1 1371670394919 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 601 s " "Quartus II Full Compilation was successful. 0 errors, 601 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1371670394919 ""}
