

================================================================
== Vitis HLS Report for 'push_out_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_139_2'
================================================================
* Date:           Fri Dec  9 11:04:58 2022

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        v10
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7cg-fbvb900-1-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  2.852 ns|     2.00 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max   | min | max |   Type  |
    +---------+---------+-----------+----------+-----+-----+---------+
    |        2|      130|  10.000 ns|  0.650 us|    2|  130|       no|
    +---------+---------+-----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |                                     |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip  |          |
        |              Loop Name              |   min   |   max   |  Latency |  achieved |   target  |  Count | Pipelined|
        +-------------------------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |- VITIS_LOOP_136_1_VITIS_LOOP_139_2  |        0|      128|         3|          2|          2|  0 ~ 64|       yes|
        +-------------------------------------+---------+---------+----------+-----------+-----------+--------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 1
  Pipeline-0 : II = 2, D = 4, States = { 1 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.48>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%y = alloca i32 1"   --->   Operation 6 'alloca' 'y' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%x = alloca i32 1"   --->   Operation 7 'alloca' 'x' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 8 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%zext_ln136_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %zext_ln136"   --->   Operation 9 'read' 'zext_ln136_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%bound_read = read i71 @_ssdm_op_Read.ap_auto.i71, i71 %bound"   --->   Operation 10 'read' 'bound_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%zext_ln136_cast = zext i8 %zext_ln136_read"   --->   Operation 11 'zext' 'zext_ln136_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %O, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 12 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %out_st, void @empty_8, i32 0, i32 0, void @empty_18, i32 0, i32 0, void @empty_18, void @empty_18, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_18, i32 4294967295, i32 0"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.48ns)   --->   "%store_ln0 = store i71 0, i71 %indvar_flatten"   --->   Operation 14 'store' 'store_ln0' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 15 [1/1] (0.48ns)   --->   "%store_ln0 = store i8 0, i8 %x"   --->   Operation 15 'store' 'store_ln0' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 16 [1/1] (0.48ns)   --->   "%store_ln0 = store i64 0, i64 %y"   --->   Operation 16 'store' 'store_ln0' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 17 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.41>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i71 %indvar_flatten"   --->   Operation 18 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (1.47ns)   --->   "%icmp_ln1027 = icmp_eq  i71 %indvar_flatten_load, i71 %bound_read"   --->   Operation 19 'icmp' 'icmp_ln1027' <Predicate = true> <Delay = 1.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 20 [1/1] (1.49ns)   --->   "%add_ln1027 = add i71 %indvar_flatten_load, i71 1"   --->   Operation 20 'add' 'add_ln1027' <Predicate = true> <Delay = 1.49> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%br_ln1027 = br i1 %icmp_ln1027, void %for.inc16, void %for.end17.loopexit.exitStub"   --->   Operation 21 'br' 'br_ln1027' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%y_load = load i64 %y"   --->   Operation 22 'load' 'y_load' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%x_load = load i8 %x" [src/fft.cpp:136]   --->   Operation 23 'load' 'x_load' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.90ns)   --->   "%add_ln136 = add i8 %x_load, i8 1" [src/fft.cpp:136]   --->   Operation 24 'add' 'add_ln136' <Predicate = (!icmp_ln1027)> <Delay = 0.90> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (1.48ns)   --->   "%icmp_ln1027_3 = icmp_ult  i64 %y_load, i64 %zext_ln136_cast"   --->   Operation 25 'icmp' 'icmp_ln1027_3' <Predicate = (!icmp_ln1027)> <Delay = 1.48> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (0.44ns)   --->   "%select_ln1027_1 = select i1 %icmp_ln1027_3, i8 %x_load, i8 %add_ln136"   --->   Operation 26 'select' 'select_ln1027_1' <Predicate = (!icmp_ln1027)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%trunc_ln143 = trunc i8 %select_ln1027_1" [src/fft.cpp:143]   --->   Operation 27 'trunc' 'trunc_ln143' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.48ns)   --->   "%store_ln139 = store i71 %add_ln1027, i71 %indvar_flatten" [src/fft.cpp:139]   --->   Operation 28 'store' 'store_ln139' <Predicate = (!icmp_ln1027)> <Delay = 0.48>
ST_2 : Operation 29 [1/1] (0.48ns)   --->   "%store_ln139 = store i8 %select_ln1027_1, i8 %x" [src/fft.cpp:139]   --->   Operation 29 'store' 'store_ln139' <Predicate = (!icmp_ln1027)> <Delay = 0.48>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 53 'ret' 'ret_ln0' <Predicate = (icmp_ln1027)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.81>
ST_3 : Operation 30 [1/1] (0.49ns)   --->   "%select_ln1027 = select i1 %icmp_ln1027_3, i64 %y_load, i64 0"   --->   Operation 30 'select' 'select_ln1027' <Predicate = (!icmp_ln1027)> <Delay = 0.49> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%trunc_ln1027 = trunc i64 %select_ln1027"   --->   Operation 31 'trunc' 'trunc_ln1027' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%tmp_2 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %trunc_ln143, i6 0" [src/fft.cpp:143]   --->   Operation 32 'bitconcatenate' 'tmp_2' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.96ns)   --->   "%add_ln143 = add i12 %tmp_2, i12 %trunc_ln1027" [src/fft.cpp:143]   --->   Operation 33 'add' 'add_ln143' <Predicate = (!icmp_ln1027)> <Delay = 0.96> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%zext_ln143 = zext i12 %add_ln143" [src/fft.cpp:143]   --->   Operation 34 'zext' 'zext_ln143' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%O_addr = getelementptr i32 %O, i64 0, i64 %zext_ln143" [src/fft.cpp:143]   --->   Operation 35 'getelementptr' 'O_addr' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_3 : Operation 36 [2/2] (1.35ns)   --->   "%O_load = load i12 %O_addr" [src/fft.cpp:143]   --->   Operation 36 'load' 'O_load' <Predicate = (!icmp_ln1027)> <Delay = 1.35> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_3 : Operation 37 [1/1] (0.00ns) (grouped into LUT with out node add_ln144)   --->   "%or_ln144 = or i12 %trunc_ln1027, i12 1" [src/fft.cpp:144]   --->   Operation 37 'or' 'or_ln144' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.96ns) (out node of the LUT)   --->   "%add_ln144 = add i12 %tmp_2, i12 %or_ln144" [src/fft.cpp:144]   --->   Operation 38 'add' 'add_ln144' <Predicate = (!icmp_ln1027)> <Delay = 0.96> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%zext_ln144 = zext i12 %add_ln144" [src/fft.cpp:144]   --->   Operation 39 'zext' 'zext_ln144' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%O_addr_1 = getelementptr i32 %O, i64 0, i64 %zext_ln144" [src/fft.cpp:144]   --->   Operation 40 'getelementptr' 'O_addr_1' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_3 : Operation 41 [2/2] (1.35ns)   --->   "%O_load_1 = load i12 %O_addr_1" [src/fft.cpp:144]   --->   Operation 41 'load' 'O_load_1' <Predicate = (!icmp_ln1027)> <Delay = 1.35> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_3 : Operation 42 [1/1] (1.47ns)   --->   "%add_ln139 = add i64 %select_ln1027, i64 2" [src/fft.cpp:139]   --->   Operation 42 'add' 'add_ln139' <Predicate = (!icmp_ln1027)> <Delay = 1.47> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.47> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 43 [1/1] (0.48ns)   --->   "%store_ln139 = store i64 %add_ln139, i64 %y" [src/fft.cpp:139]   --->   Operation 43 'store' 'store_ln139' <Predicate = (!icmp_ln1027)> <Delay = 0.48>

State 4 <SV = 3> <Delay = 2.85>
ST_4 : Operation 44 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_136_1_VITIS_LOOP_139_2_str"   --->   Operation 44 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 0, i64 64, i64 16"   --->   Operation 45 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 46 [1/1] (0.00ns)   --->   "%specpipeline_ln142 = specpipeline void @_ssdm_op_SpecPipeline, i32 2, i32 0, i32 0, i32 0, void @empty_18" [src/fft.cpp:142]   --->   Operation 46 'specpipeline' 'specpipeline_ln142' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "%specloopname_ln133 = specloopname void @_ssdm_op_SpecLoopName, void @empty_13" [src/fft.cpp:133]   --->   Operation 47 'specloopname' 'specloopname_ln133' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 48 [1/2] (1.35ns)   --->   "%O_load = load i12 %O_addr" [src/fft.cpp:143]   --->   Operation 48 'load' 'O_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_4 : Operation 49 [1/2] (1.35ns)   --->   "%O_load_1 = load i12 %O_addr_1" [src/fft.cpp:144]   --->   Operation 49 'load' 'O_load_1' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_4 : Operation 50 [1/1] (0.00ns)   --->   "%p_0 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i32.i32, i32 %O_load_1, i32 %O_load" [src/fft.cpp:145]   --->   Operation 50 'bitconcatenate' 'p_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 51 [1/1] (1.50ns)   --->   "%write_ln145 = write void @_ssdm_op_Write.ap_fifo.volatile.i64P0A, i64 %out_st, i64 %p_0" [src/fft.cpp:145]   --->   Operation 51 'write' 'write_ln145' <Predicate = true> <Delay = 1.50> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 2> <FIFO>
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "%br_ln139 = br void %for.inc" [src/fft.cpp:139]   --->   Operation 52 'br' 'br_ln139' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5ns, clock uncertainty: 2ns.

 <State 1>: 0.489ns
The critical path consists of the following:
	'alloca' operation ('indvar_flatten') [7]  (0 ns)
	'store' operation ('store_ln0') of constant 0 on local variable 'indvar_flatten' [13]  (0.489 ns)

 <State 2>: 2.42ns
The critical path consists of the following:
	'load' operation ('y_load') on local variable 'y' [23]  (0 ns)
	'icmp' operation ('icmp_ln1027_3') [28]  (1.48 ns)
	'select' operation ('select_ln1027_1') [31]  (0.445 ns)
	'store' operation ('store_ln139', src/fft.cpp:139) of variable 'select_ln1027_1' on local variable 'x' [49]  (0.489 ns)

 <State 3>: 2.81ns
The critical path consists of the following:
	'select' operation ('select_ln1027') [29]  (0.499 ns)
	'add' operation ('add_ln143', src/fft.cpp:143) [34]  (0.962 ns)
	'getelementptr' operation ('O_addr', src/fft.cpp:143) [36]  (0 ns)
	'load' operation ('O_load', src/fft.cpp:143) on array 'O' [39]  (1.35 ns)

 <State 4>: 2.85ns
The critical path consists of the following:
	'load' operation ('O_load', src/fft.cpp:143) on array 'O' [39]  (1.35 ns)
	fifo write operation ('write_ln145', src/fft.cpp:145) on port 'out_st' (src/fft.cpp:145) [46]  (1.5 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
