static void F_1 ( struct V_1 * V_2 , T_1 * V_3 , T_1 * V_4 )\r\n{\r\nT_1 V_5 = 0 , V_6 = 0 ;\r\nT_2 V_7 ;\r\nV_7 = ( F_2 ( V_2 ) & V_8 ) >> V_9 ;\r\nswitch ( F_3 ( V_2 ) ) {\r\ncase V_10 :\r\ncase V_11 :\r\nbreak;\r\ncase V_12 :\r\nV_5 = F_4 ( V_13 ) |\r\nF_4 ( V_14 ) |\r\nF_4 ( V_15 ) |\r\nF_4 ( V_16 ) ;\r\nV_6 = 0xffff ;\r\nbreak;\r\ndefault:\r\nbreak;\r\n}\r\n* V_3 = V_5 ;\r\n* V_4 = V_6 ;\r\n}\r\nvoid F_5 ( struct V_1 * V_2 , T_3 V_17 )\r\n{\r\nT_1 V_18 = 0 ;\r\nstruct V_19 * V_20 ;\r\nV_20 = F_6 ( V_2 , V_21 , 0 ) ;\r\nswitch ( F_3 ( V_2 ) ) {\r\ncase V_10 :\r\ncase V_11 :\r\nif ( V_17 == 1 ) {\r\nF_7 ( V_20 , F_8 ( V_22 ) ,\r\nV_23 ) ;\r\nF_7 ( V_20 , F_8 ( V_24 ) ,\r\n0x11500010 ) ;\r\nF_7 ( V_20 , F_8 ( V_22 ) ,\r\nV_25 ) ;\r\nF_7 ( V_20 , F_8 ( V_24 ) ,\r\n0x000C0C06 ) ;\r\nF_7 ( V_20 , F_8 ( V_22 ) ,\r\nV_26 ) ;\r\nF_7 ( V_20 , F_8 ( V_24 ) ,\r\n0x0F600a08 ) ;\r\nF_7 ( V_20 , F_8 ( V_22 ) ,\r\nV_27 ) ;\r\nF_7 ( V_20 , F_8 ( V_24 ) ,\r\n0x00000000 ) ;\r\nF_7 ( V_20 , F_8 ( V_22 ) ,\r\nV_28 ) ;\r\nF_7 ( V_20 , F_8 ( V_24 ) ,\r\n0x2001E920 ) ;\r\nF_7 ( V_20 , F_8 ( V_22 ) ,\r\nV_29 ) ;\r\nF_7 ( V_20 , F_8 ( V_24 ) ,\r\n0x88888815 ) ;\r\n} else {\r\nF_7 ( V_20 , F_8 ( V_22 ) ,\r\nV_23 ) ;\r\nF_7 ( V_20 , F_8 ( V_24 ) ,\r\n0x11100010 ) ;\r\nF_7 ( V_20 , F_8 ( V_22 ) ,\r\nV_25 ) ;\r\nF_7 ( V_20 , F_8 ( V_24 ) ,\r\n0x000c0c06 ) ;\r\nF_7 ( V_20 , F_8 ( V_22 ) ,\r\nV_26 ) ;\r\nF_7 ( V_20 , F_8 ( V_24 ) ,\r\n0x03000a08 ) ;\r\nF_7 ( V_20 , F_8 ( V_22 ) ,\r\nV_27 ) ;\r\nF_7 ( V_20 , F_8 ( V_24 ) ,\r\n0x00000000 ) ;\r\nF_7 ( V_20 , F_8 ( V_22 ) ,\r\nV_28 ) ;\r\nF_7 ( V_20 , F_8 ( V_24 ) ,\r\n0x200005c0 ) ;\r\nF_7 ( V_20 , F_8 ( V_22 ) ,\r\nV_29 ) ;\r\nF_7 ( V_20 , F_8 ( V_24 ) ,\r\n0x88888815 ) ;\r\n}\r\nV_18 = 1 << 10 ;\r\nbreak;\r\ndefault:\r\nreturn;\r\n}\r\nF_9 ( V_20 , F_8 ( V_30 ) , V_18 ) ;\r\n}\r\nT_4 F_10 ( struct V_1 * V_2 )\r\n{\r\nT_2 V_31 = V_32 ;\r\nswitch ( F_3 ( V_2 ) ) {\r\ncase V_10 :\r\ncase V_11 :\r\ncase V_12 :\r\nV_31 = 3700 ;\r\nbreak;\r\ndefault:\r\nbreak;\r\n}\r\nreturn ( T_4 ) V_31 ;\r\n}\r\nT_1 F_11 ( struct V_1 * V_2 , T_2 V_33 , T_1 V_34 , T_1 V_35 )\r\n{\r\nF_12 ( V_2 , F_13 ( struct V_36 , V_37 ) , ~ 0 , V_33 ) ;\r\nreturn F_12 ( V_2 , F_13 ( struct V_36 , V_38 ) ,\r\nV_34 , V_35 ) ;\r\n}\r\nT_1 F_14 ( struct V_1 * V_2 , T_2 V_33 , T_1 V_34 , T_1 V_35 )\r\n{\r\nF_12 ( V_2 , F_13 ( struct V_36 , V_39 ) , ~ 0 , V_33 ) ;\r\nreturn F_12 ( V_2 , F_13 ( struct V_36 , V_40 ) ,\r\nV_34 , V_35 ) ;\r\n}\r\nT_1 F_15 ( struct V_1 * V_2 , T_2 V_33 , T_1 V_34 , T_1 V_35 )\r\n{\r\nF_12 ( V_2 , F_13 ( struct V_36 , V_22 ) , ~ 0 , V_33 ) ;\r\nreturn F_12 ( V_2 , F_13 ( struct V_36 , V_24 ) ,\r\nV_34 , V_35 ) ;\r\n}\r\nvoid F_16 ( struct V_1 * V_2 )\r\n{\r\nF_12 ( V_2 , F_13 ( struct V_36 , V_30 ) ,\r\nV_41 , V_41 ) ;\r\n}\r\nT_1 F_17 ( struct V_1 * V_2 )\r\n{\r\nT_1 clock = V_42 ;\r\nif ( ! ( F_18 ( V_2 ) & V_43 ) )\r\nreturn clock ;\r\nswitch ( F_3 ( V_2 ) ) {\r\ncase V_10 :\r\ncase V_11 :\r\ncase V_12 :\r\nclock = 20000 * 1000 ;\r\nbreak;\r\ndefault:\r\nbreak;\r\n}\r\nreturn clock ;\r\n}\r\nvoid F_19 ( struct V_1 * V_2 )\r\n{\r\nstruct V_19 * V_20 ;\r\nV_20 = F_6 ( V_2 , V_21 , 0 ) ;\r\nif ( F_20 ( V_2 ) == 1 )\r\nF_21 ( V_20 , F_8 ( V_30 ) ,\r\n~ V_44 ) ;\r\nelse if ( F_20 ( V_2 ) >= 2 )\r\nF_9 ( V_20 , F_8 ( V_30 ) , V_44 ) ;\r\n}\r\nvoid F_22 ( struct V_1 * V_2 )\r\n{\r\nstruct V_19 * V_20 ;\r\nT_1 V_5 = 0 , V_6 = 0 ;\r\nV_20 = F_6 ( V_2 , V_21 , 0 ) ;\r\nF_1 ( V_2 , & V_5 , & V_6 ) ;\r\nif ( V_6 )\r\nF_7 ( V_20 , F_8 ( V_45 ) , V_6 ) ;\r\nif ( V_5 )\r\nF_7 ( V_20 , F_8 ( V_46 ) , V_5 ) ;\r\nF_23 ( 2 ) ;\r\n}\r\nT_1 F_24 ( struct V_1 * V_2 )\r\n{\r\nstruct V_19 * V_20 ;\r\nT_1 V_47 ;\r\nif ( F_20 ( V_2 ) < 10 )\r\nreturn 0 ;\r\nV_20 = F_6 ( V_2 , V_21 , 0 ) ;\r\nif ( F_25 ( V_20 , F_8 ( V_48 ) ) & V_49 ) {\r\nT_1 V_50 , V_51 ;\r\nF_7 ( V_20 , F_8 ( V_52 ) ,\r\n1U << V_53 ) ;\r\nF_26 ( 1000 ) ;\r\nV_50 = F_25 ( V_20 , F_8 ( V_52 ) ) &\r\nV_54 ;\r\nF_7 ( V_20 , F_8 ( V_52 ) , 0 ) ;\r\nV_51 = ( V_50 * V_55 ) / 4 ;\r\nV_47 = ( V_51 + 50000 ) / 100000 * 100 ;\r\n} else\r\nV_47 = 0 ;\r\nreturn V_47 ;\r\n}
