{"Source Block": ["oh/elink/hdl/erx_arbiter.v@56:66@HdlIdDef", "   input           rxrr_wait;\n\n   //wires\n   wire            emmu_write;\n   wire [1:0]      emmu_datamode;\n   wire [3:0]      emmu_ctrlmode;\n   wire [31:0]     emmu_dstaddr;\n   wire [31:0]     emmu_srcaddr;\n   wire [31:0]     emmu_data;\n   wire \t   emmu_read;\n\n"], "Clone Blocks": [["oh/elink/hdl/etx_io.v@56:66", "   reg [2:0] \t  tx_state;\n   //############\n   //# WIRES\n   //############\n   wire \t  new_tran;\n   wire \t  access;\n   wire \t  write;\n   wire [1:0] \t  datamode;   \n   wire [3:0]\t  ctrlmode;\n   wire [31:0] \t  dstaddr;\n   wire [31:0] \t  data;\n"], ["oh/elink/hdl/etx_io.v@57:67", "   //############\n   //# WIRES\n   //############\n   wire \t  new_tran;\n   wire \t  access;\n   wire \t  write;\n   wire [1:0] \t  datamode;   \n   wire [3:0]\t  ctrlmode;\n   wire [31:0] \t  dstaddr;\n   wire [31:0] \t  data;\n   wire [31:0] \t  srcaddr;\n"], ["oh/elink/hdl/erx_arbiter.v@55:65", "   output [PW-1:0] rxrr_packet;   \n   input           rxrr_wait;\n\n   //wires\n   wire            emmu_write;\n   wire [1:0]      emmu_datamode;\n   wire [3:0]      emmu_ctrlmode;\n   wire [31:0]     emmu_dstaddr;\n   wire [31:0]     emmu_srcaddr;\n   wire [31:0]     emmu_data;\n   wire \t   emmu_read;\n"], ["oh/elink/hdl/erx_arbiter.v@59:69", "   wire            emmu_write;\n   wire [1:0]      emmu_datamode;\n   wire [3:0]      emmu_ctrlmode;\n   wire [31:0]     emmu_dstaddr;\n   wire [31:0]     emmu_srcaddr;\n   wire [31:0]     emmu_data;\n   wire \t   emmu_read;\n\n   wire            erx_write;\n   wire [1:0]      erx_datamode;\n   wire [3:0]      erx_ctrlmode;\n"], ["oh/elink/hdl/erx_arbiter.v@54:64", "   output \t   rxrr_access;\n   output [PW-1:0] rxrr_packet;   \n   input           rxrr_wait;\n\n   //wires\n   wire            emmu_write;\n   wire [1:0]      emmu_datamode;\n   wire [3:0]      emmu_ctrlmode;\n   wire [31:0]     emmu_dstaddr;\n   wire [31:0]     emmu_srcaddr;\n   wire [31:0]     emmu_data;\n"], ["oh/elink/hdl/erx_arbiter.v@58:68", "   //wires\n   wire            emmu_write;\n   wire [1:0]      emmu_datamode;\n   wire [3:0]      emmu_ctrlmode;\n   wire [31:0]     emmu_dstaddr;\n   wire [31:0]     emmu_srcaddr;\n   wire [31:0]     emmu_data;\n   wire \t   emmu_read;\n\n   wire            erx_write;\n   wire [1:0]      erx_datamode;\n"], ["oh/elink/hdl/erx_arbiter.v@57:67", "\n   //wires\n   wire            emmu_write;\n   wire [1:0]      emmu_datamode;\n   wire [3:0]      emmu_ctrlmode;\n   wire [31:0]     emmu_dstaddr;\n   wire [31:0]     emmu_srcaddr;\n   wire [31:0]     emmu_data;\n   wire \t   emmu_read;\n\n   wire            erx_write;\n"]], "Diff Content": {"Delete": [[61, "   wire [3:0]      emmu_ctrlmode;\n"]], "Add": []}}