

================================================================
== Vitis HLS Report for 'load_output_S0'
================================================================
* Date:           Thu May 22 18:56:39 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        cnn.prj
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu200-fsgd2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.920 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    50253|    50253|  0.201 ms|  0.201 ms|  50253|  50253|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        +---------------------------------------------------------------------------------------+----------------------------------------------------------------------------+---------+---------+----------+----------+-------+-------+---------+
        |                                                                                       |                                                                            |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
        |                                        Instance                                       |                                   Module                                   |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
        +---------------------------------------------------------------------------------------+----------------------------------------------------------------------------+---------+---------+----------+----------+-------+-------+---------+
        |grp_load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3_fu_129  |load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3  |    50179|    50179|  0.201 ms|  0.201 ms|  50179|  50179|       no|
        +---------------------------------------------------------------------------------------+----------------------------------------------------------------------------+---------+---------+----------+----------+-------+-------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|       71|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     1|      594|      413|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|      492|    -|
|Register             |        -|     -|      160|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     1|      754|      976|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1440|  2280|   788160|   394080|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4320|  6840|  2364480|  1182240|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +---------------------------------------------------------------------------------------+----------------------------------------------------------------------------+---------+----+-----+-----+-----+
    |                                        Instance                                       |                                   Module                                   | BRAM_18K| DSP|  FF | LUT | URAM|
    +---------------------------------------------------------------------------------------+----------------------------------------------------------------------------+---------+----+-----+-----+-----+
    |grp_load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3_fu_129  |load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3  |        0|   0|  594|  407|    0|
    |mul_8ns_19ns_26_1_1_U92                                                                |mul_8ns_19ns_26_1_1                                                         |        0|   1|    0|    6|    0|
    +---------------------------------------------------------------------------------------+----------------------------------------------------------------------------+---------+----+-----+-----+-----+
    |Total                                                                                  |                                                                            |        0|   1|  594|  413|    0|
    +---------------------------------------------------------------------------------------+----------------------------------------------------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+----+---+----+------------+------------+
    |    Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+----+---+----+------------+------------+
    |add_ln112_fu_221_p2  |         +|   0|  0|  71|          64|          64|
    +---------------------+----------+----+---+----+------------+------------+
    |Total                |          |   0|  0|  71|          64|          64|
    +---------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------+-----+-----------+-----+-----------+
    |             Name             | LUT | Input Size| Bits| Total Bits|
    +------------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                     |  351|         76|    1|         76|
    |kernel_output_blk_n_AR        |    9|          2|    1|          2|
    |m_axi_kernel_output_ARADDR    |   14|          3|   64|        192|
    |m_axi_kernel_output_ARBURST   |    9|          2|    2|          4|
    |m_axi_kernel_output_ARCACHE   |    9|          2|    4|          8|
    |m_axi_kernel_output_ARID      |    9|          2|    1|          2|
    |m_axi_kernel_output_ARLEN     |   14|          3|   32|         96|
    |m_axi_kernel_output_ARLOCK    |    9|          2|    2|          4|
    |m_axi_kernel_output_ARPROT    |    9|          2|    3|          6|
    |m_axi_kernel_output_ARQOS     |    9|          2|    4|          8|
    |m_axi_kernel_output_ARREGION  |    9|          2|    4|          8|
    |m_axi_kernel_output_ARSIZE    |    9|          2|    3|          6|
    |m_axi_kernel_output_ARUSER    |    9|          2|    1|          2|
    |m_axi_kernel_output_ARVALID   |   14|          3|    1|          3|
    |m_axi_kernel_output_RREADY    |    9|          2|    1|          2|
    +------------------------------+-----+-----------+-----+-----------+
    |Total                         |  492|        107|  124|        419|
    +------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------------------------------------------------------------+----+----+-----+-----------+
    |                                                Name                                                | FF | LUT| Bits| Const Bits|
    +----------------------------------------------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                                                           |  75|   0|   75|          0|
    |grp_load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3_fu_129_ap_start_reg  |   1|   0|    1|          0|
    |mul_ln112_reg_247                                                                                   |  26|   0|   26|          0|
    |trunc_ln_reg_252                                                                                    |  58|   0|   58|          0|
    +----------------------------------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                                               | 160|   0|  160|          0|
    +----------------------------------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------------+-----+-----+------------+----------------+--------------+
|           RTL Ports          | Dir | Bits|  Protocol  |  Source Object |    C Type    |
+------------------------------+-----+-----+------------+----------------+--------------+
|ap_clk                        |   in|    1|  ap_ctrl_hs|  load_output_S0|  return value|
|ap_rst                        |   in|    1|  ap_ctrl_hs|  load_output_S0|  return value|
|ap_start                      |   in|    1|  ap_ctrl_hs|  load_output_S0|  return value|
|ap_done                       |  out|    1|  ap_ctrl_hs|  load_output_S0|  return value|
|ap_idle                       |  out|    1|  ap_ctrl_hs|  load_output_S0|  return value|
|ap_ready                      |  out|    1|  ap_ctrl_hs|  load_output_S0|  return value|
|output_0_0_address0           |  out|   15|   ap_memory|      output_0_0|         array|
|output_0_0_ce0                |  out|    1|   ap_memory|      output_0_0|         array|
|output_0_0_we0                |  out|    1|   ap_memory|      output_0_0|         array|
|output_0_0_d0                 |  out|   32|   ap_memory|      output_0_0|         array|
|output_0_0_address1           |  out|   15|   ap_memory|      output_0_0|         array|
|output_0_0_ce1                |  out|    1|   ap_memory|      output_0_0|         array|
|output_0_0_we1                |  out|    1|   ap_memory|      output_0_0|         array|
|output_0_0_d1                 |  out|   32|   ap_memory|      output_0_0|         array|
|output_0_1_address0           |  out|   15|   ap_memory|      output_0_1|         array|
|output_0_1_ce0                |  out|    1|   ap_memory|      output_0_1|         array|
|output_0_1_we0                |  out|    1|   ap_memory|      output_0_1|         array|
|output_0_1_d0                 |  out|   32|   ap_memory|      output_0_1|         array|
|output_0_1_address1           |  out|   15|   ap_memory|      output_0_1|         array|
|output_0_1_ce1                |  out|    1|   ap_memory|      output_0_1|         array|
|output_0_1_we1                |  out|    1|   ap_memory|      output_0_1|         array|
|output_0_1_d1                 |  out|   32|   ap_memory|      output_0_1|         array|
|output_0_2_address0           |  out|   15|   ap_memory|      output_0_2|         array|
|output_0_2_ce0                |  out|    1|   ap_memory|      output_0_2|         array|
|output_0_2_we0                |  out|    1|   ap_memory|      output_0_2|         array|
|output_0_2_d0                 |  out|   32|   ap_memory|      output_0_2|         array|
|output_0_2_address1           |  out|   15|   ap_memory|      output_0_2|         array|
|output_0_2_ce1                |  out|    1|   ap_memory|      output_0_2|         array|
|output_0_2_we1                |  out|    1|   ap_memory|      output_0_2|         array|
|output_0_2_d1                 |  out|   32|   ap_memory|      output_0_2|         array|
|output_0_3_address0           |  out|   15|   ap_memory|      output_0_3|         array|
|output_0_3_ce0                |  out|    1|   ap_memory|      output_0_3|         array|
|output_0_3_we0                |  out|    1|   ap_memory|      output_0_3|         array|
|output_0_3_d0                 |  out|   32|   ap_memory|      output_0_3|         array|
|output_0_3_address1           |  out|   15|   ap_memory|      output_0_3|         array|
|output_0_3_ce1                |  out|    1|   ap_memory|      output_0_3|         array|
|output_0_3_we1                |  out|    1|   ap_memory|      output_0_3|         array|
|output_0_3_d1                 |  out|   32|   ap_memory|      output_0_3|         array|
|output_0_4_address0           |  out|   15|   ap_memory|      output_0_4|         array|
|output_0_4_ce0                |  out|    1|   ap_memory|      output_0_4|         array|
|output_0_4_we0                |  out|    1|   ap_memory|      output_0_4|         array|
|output_0_4_d0                 |  out|   32|   ap_memory|      output_0_4|         array|
|output_0_4_address1           |  out|   15|   ap_memory|      output_0_4|         array|
|output_0_4_ce1                |  out|    1|   ap_memory|      output_0_4|         array|
|output_0_4_we1                |  out|    1|   ap_memory|      output_0_4|         array|
|output_0_4_d1                 |  out|   32|   ap_memory|      output_0_4|         array|
|output_0_5_address0           |  out|   15|   ap_memory|      output_0_5|         array|
|output_0_5_ce0                |  out|    1|   ap_memory|      output_0_5|         array|
|output_0_5_we0                |  out|    1|   ap_memory|      output_0_5|         array|
|output_0_5_d0                 |  out|   32|   ap_memory|      output_0_5|         array|
|output_0_5_address1           |  out|   15|   ap_memory|      output_0_5|         array|
|output_0_5_ce1                |  out|    1|   ap_memory|      output_0_5|         array|
|output_0_5_we1                |  out|    1|   ap_memory|      output_0_5|         array|
|output_0_5_d1                 |  out|   32|   ap_memory|      output_0_5|         array|
|output_0_6_address0           |  out|   15|   ap_memory|      output_0_6|         array|
|output_0_6_ce0                |  out|    1|   ap_memory|      output_0_6|         array|
|output_0_6_we0                |  out|    1|   ap_memory|      output_0_6|         array|
|output_0_6_d0                 |  out|   32|   ap_memory|      output_0_6|         array|
|output_0_6_address1           |  out|   15|   ap_memory|      output_0_6|         array|
|output_0_6_ce1                |  out|    1|   ap_memory|      output_0_6|         array|
|output_0_6_we1                |  out|    1|   ap_memory|      output_0_6|         array|
|output_0_6_d1                 |  out|   32|   ap_memory|      output_0_6|         array|
|output_0_7_address0           |  out|   15|   ap_memory|      output_0_7|         array|
|output_0_7_ce0                |  out|    1|   ap_memory|      output_0_7|         array|
|output_0_7_we0                |  out|    1|   ap_memory|      output_0_7|         array|
|output_0_7_d0                 |  out|   32|   ap_memory|      output_0_7|         array|
|output_0_7_address1           |  out|   15|   ap_memory|      output_0_7|         array|
|output_0_7_ce1                |  out|    1|   ap_memory|      output_0_7|         array|
|output_0_7_we1                |  out|    1|   ap_memory|      output_0_7|         array|
|output_0_7_d1                 |  out|   32|   ap_memory|      output_0_7|         array|
|output_1_0_address0           |  out|   15|   ap_memory|      output_1_0|         array|
|output_1_0_ce0                |  out|    1|   ap_memory|      output_1_0|         array|
|output_1_0_we0                |  out|    1|   ap_memory|      output_1_0|         array|
|output_1_0_d0                 |  out|   32|   ap_memory|      output_1_0|         array|
|output_1_0_address1           |  out|   15|   ap_memory|      output_1_0|         array|
|output_1_0_ce1                |  out|    1|   ap_memory|      output_1_0|         array|
|output_1_0_we1                |  out|    1|   ap_memory|      output_1_0|         array|
|output_1_0_d1                 |  out|   32|   ap_memory|      output_1_0|         array|
|output_1_1_address0           |  out|   15|   ap_memory|      output_1_1|         array|
|output_1_1_ce0                |  out|    1|   ap_memory|      output_1_1|         array|
|output_1_1_we0                |  out|    1|   ap_memory|      output_1_1|         array|
|output_1_1_d0                 |  out|   32|   ap_memory|      output_1_1|         array|
|output_1_1_address1           |  out|   15|   ap_memory|      output_1_1|         array|
|output_1_1_ce1                |  out|    1|   ap_memory|      output_1_1|         array|
|output_1_1_we1                |  out|    1|   ap_memory|      output_1_1|         array|
|output_1_1_d1                 |  out|   32|   ap_memory|      output_1_1|         array|
|output_1_2_address0           |  out|   15|   ap_memory|      output_1_2|         array|
|output_1_2_ce0                |  out|    1|   ap_memory|      output_1_2|         array|
|output_1_2_we0                |  out|    1|   ap_memory|      output_1_2|         array|
|output_1_2_d0                 |  out|   32|   ap_memory|      output_1_2|         array|
|output_1_2_address1           |  out|   15|   ap_memory|      output_1_2|         array|
|output_1_2_ce1                |  out|    1|   ap_memory|      output_1_2|         array|
|output_1_2_we1                |  out|    1|   ap_memory|      output_1_2|         array|
|output_1_2_d1                 |  out|   32|   ap_memory|      output_1_2|         array|
|output_1_3_address0           |  out|   15|   ap_memory|      output_1_3|         array|
|output_1_3_ce0                |  out|    1|   ap_memory|      output_1_3|         array|
|output_1_3_we0                |  out|    1|   ap_memory|      output_1_3|         array|
|output_1_3_d0                 |  out|   32|   ap_memory|      output_1_3|         array|
|output_1_3_address1           |  out|   15|   ap_memory|      output_1_3|         array|
|output_1_3_ce1                |  out|    1|   ap_memory|      output_1_3|         array|
|output_1_3_we1                |  out|    1|   ap_memory|      output_1_3|         array|
|output_1_3_d1                 |  out|   32|   ap_memory|      output_1_3|         array|
|output_1_4_address0           |  out|   15|   ap_memory|      output_1_4|         array|
|output_1_4_ce0                |  out|    1|   ap_memory|      output_1_4|         array|
|output_1_4_we0                |  out|    1|   ap_memory|      output_1_4|         array|
|output_1_4_d0                 |  out|   32|   ap_memory|      output_1_4|         array|
|output_1_4_address1           |  out|   15|   ap_memory|      output_1_4|         array|
|output_1_4_ce1                |  out|    1|   ap_memory|      output_1_4|         array|
|output_1_4_we1                |  out|    1|   ap_memory|      output_1_4|         array|
|output_1_4_d1                 |  out|   32|   ap_memory|      output_1_4|         array|
|output_1_5_address0           |  out|   15|   ap_memory|      output_1_5|         array|
|output_1_5_ce0                |  out|    1|   ap_memory|      output_1_5|         array|
|output_1_5_we0                |  out|    1|   ap_memory|      output_1_5|         array|
|output_1_5_d0                 |  out|   32|   ap_memory|      output_1_5|         array|
|output_1_5_address1           |  out|   15|   ap_memory|      output_1_5|         array|
|output_1_5_ce1                |  out|    1|   ap_memory|      output_1_5|         array|
|output_1_5_we1                |  out|    1|   ap_memory|      output_1_5|         array|
|output_1_5_d1                 |  out|   32|   ap_memory|      output_1_5|         array|
|output_1_6_address0           |  out|   15|   ap_memory|      output_1_6|         array|
|output_1_6_ce0                |  out|    1|   ap_memory|      output_1_6|         array|
|output_1_6_we0                |  out|    1|   ap_memory|      output_1_6|         array|
|output_1_6_d0                 |  out|   32|   ap_memory|      output_1_6|         array|
|output_1_6_address1           |  out|   15|   ap_memory|      output_1_6|         array|
|output_1_6_ce1                |  out|    1|   ap_memory|      output_1_6|         array|
|output_1_6_we1                |  out|    1|   ap_memory|      output_1_6|         array|
|output_1_6_d1                 |  out|   32|   ap_memory|      output_1_6|         array|
|output_1_7_address0           |  out|   15|   ap_memory|      output_1_7|         array|
|output_1_7_ce0                |  out|    1|   ap_memory|      output_1_7|         array|
|output_1_7_we0                |  out|    1|   ap_memory|      output_1_7|         array|
|output_1_7_d0                 |  out|   32|   ap_memory|      output_1_7|         array|
|output_1_7_address1           |  out|   15|   ap_memory|      output_1_7|         array|
|output_1_7_ce1                |  out|    1|   ap_memory|      output_1_7|         array|
|output_1_7_we1                |  out|    1|   ap_memory|      output_1_7|         array|
|output_1_7_d1                 |  out|   32|   ap_memory|      output_1_7|         array|
|output_2_0_address0           |  out|   15|   ap_memory|      output_2_0|         array|
|output_2_0_ce0                |  out|    1|   ap_memory|      output_2_0|         array|
|output_2_0_we0                |  out|    1|   ap_memory|      output_2_0|         array|
|output_2_0_d0                 |  out|   32|   ap_memory|      output_2_0|         array|
|output_2_0_address1           |  out|   15|   ap_memory|      output_2_0|         array|
|output_2_0_ce1                |  out|    1|   ap_memory|      output_2_0|         array|
|output_2_0_we1                |  out|    1|   ap_memory|      output_2_0|         array|
|output_2_0_d1                 |  out|   32|   ap_memory|      output_2_0|         array|
|output_2_1_address0           |  out|   15|   ap_memory|      output_2_1|         array|
|output_2_1_ce0                |  out|    1|   ap_memory|      output_2_1|         array|
|output_2_1_we0                |  out|    1|   ap_memory|      output_2_1|         array|
|output_2_1_d0                 |  out|   32|   ap_memory|      output_2_1|         array|
|output_2_1_address1           |  out|   15|   ap_memory|      output_2_1|         array|
|output_2_1_ce1                |  out|    1|   ap_memory|      output_2_1|         array|
|output_2_1_we1                |  out|    1|   ap_memory|      output_2_1|         array|
|output_2_1_d1                 |  out|   32|   ap_memory|      output_2_1|         array|
|output_2_2_address0           |  out|   15|   ap_memory|      output_2_2|         array|
|output_2_2_ce0                |  out|    1|   ap_memory|      output_2_2|         array|
|output_2_2_we0                |  out|    1|   ap_memory|      output_2_2|         array|
|output_2_2_d0                 |  out|   32|   ap_memory|      output_2_2|         array|
|output_2_2_address1           |  out|   15|   ap_memory|      output_2_2|         array|
|output_2_2_ce1                |  out|    1|   ap_memory|      output_2_2|         array|
|output_2_2_we1                |  out|    1|   ap_memory|      output_2_2|         array|
|output_2_2_d1                 |  out|   32|   ap_memory|      output_2_2|         array|
|output_2_3_address0           |  out|   15|   ap_memory|      output_2_3|         array|
|output_2_3_ce0                |  out|    1|   ap_memory|      output_2_3|         array|
|output_2_3_we0                |  out|    1|   ap_memory|      output_2_3|         array|
|output_2_3_d0                 |  out|   32|   ap_memory|      output_2_3|         array|
|output_2_3_address1           |  out|   15|   ap_memory|      output_2_3|         array|
|output_2_3_ce1                |  out|    1|   ap_memory|      output_2_3|         array|
|output_2_3_we1                |  out|    1|   ap_memory|      output_2_3|         array|
|output_2_3_d1                 |  out|   32|   ap_memory|      output_2_3|         array|
|output_2_4_address0           |  out|   15|   ap_memory|      output_2_4|         array|
|output_2_4_ce0                |  out|    1|   ap_memory|      output_2_4|         array|
|output_2_4_we0                |  out|    1|   ap_memory|      output_2_4|         array|
|output_2_4_d0                 |  out|   32|   ap_memory|      output_2_4|         array|
|output_2_4_address1           |  out|   15|   ap_memory|      output_2_4|         array|
|output_2_4_ce1                |  out|    1|   ap_memory|      output_2_4|         array|
|output_2_4_we1                |  out|    1|   ap_memory|      output_2_4|         array|
|output_2_4_d1                 |  out|   32|   ap_memory|      output_2_4|         array|
|output_2_5_address0           |  out|   15|   ap_memory|      output_2_5|         array|
|output_2_5_ce0                |  out|    1|   ap_memory|      output_2_5|         array|
|output_2_5_we0                |  out|    1|   ap_memory|      output_2_5|         array|
|output_2_5_d0                 |  out|   32|   ap_memory|      output_2_5|         array|
|output_2_5_address1           |  out|   15|   ap_memory|      output_2_5|         array|
|output_2_5_ce1                |  out|    1|   ap_memory|      output_2_5|         array|
|output_2_5_we1                |  out|    1|   ap_memory|      output_2_5|         array|
|output_2_5_d1                 |  out|   32|   ap_memory|      output_2_5|         array|
|output_2_6_address0           |  out|   15|   ap_memory|      output_2_6|         array|
|output_2_6_ce0                |  out|    1|   ap_memory|      output_2_6|         array|
|output_2_6_we0                |  out|    1|   ap_memory|      output_2_6|         array|
|output_2_6_d0                 |  out|   32|   ap_memory|      output_2_6|         array|
|output_2_6_address1           |  out|   15|   ap_memory|      output_2_6|         array|
|output_2_6_ce1                |  out|    1|   ap_memory|      output_2_6|         array|
|output_2_6_we1                |  out|    1|   ap_memory|      output_2_6|         array|
|output_2_6_d1                 |  out|   32|   ap_memory|      output_2_6|         array|
|output_2_7_address0           |  out|   15|   ap_memory|      output_2_7|         array|
|output_2_7_ce0                |  out|    1|   ap_memory|      output_2_7|         array|
|output_2_7_we0                |  out|    1|   ap_memory|      output_2_7|         array|
|output_2_7_d0                 |  out|   32|   ap_memory|      output_2_7|         array|
|output_2_7_address1           |  out|   15|   ap_memory|      output_2_7|         array|
|output_2_7_ce1                |  out|    1|   ap_memory|      output_2_7|         array|
|output_2_7_we1                |  out|    1|   ap_memory|      output_2_7|         array|
|output_2_7_d1                 |  out|   32|   ap_memory|      output_2_7|         array|
|output_3_0_address0           |  out|   15|   ap_memory|      output_3_0|         array|
|output_3_0_ce0                |  out|    1|   ap_memory|      output_3_0|         array|
|output_3_0_we0                |  out|    1|   ap_memory|      output_3_0|         array|
|output_3_0_d0                 |  out|   32|   ap_memory|      output_3_0|         array|
|output_3_0_address1           |  out|   15|   ap_memory|      output_3_0|         array|
|output_3_0_ce1                |  out|    1|   ap_memory|      output_3_0|         array|
|output_3_0_we1                |  out|    1|   ap_memory|      output_3_0|         array|
|output_3_0_d1                 |  out|   32|   ap_memory|      output_3_0|         array|
|output_3_1_address0           |  out|   15|   ap_memory|      output_3_1|         array|
|output_3_1_ce0                |  out|    1|   ap_memory|      output_3_1|         array|
|output_3_1_we0                |  out|    1|   ap_memory|      output_3_1|         array|
|output_3_1_d0                 |  out|   32|   ap_memory|      output_3_1|         array|
|output_3_1_address1           |  out|   15|   ap_memory|      output_3_1|         array|
|output_3_1_ce1                |  out|    1|   ap_memory|      output_3_1|         array|
|output_3_1_we1                |  out|    1|   ap_memory|      output_3_1|         array|
|output_3_1_d1                 |  out|   32|   ap_memory|      output_3_1|         array|
|output_3_2_address0           |  out|   15|   ap_memory|      output_3_2|         array|
|output_3_2_ce0                |  out|    1|   ap_memory|      output_3_2|         array|
|output_3_2_we0                |  out|    1|   ap_memory|      output_3_2|         array|
|output_3_2_d0                 |  out|   32|   ap_memory|      output_3_2|         array|
|output_3_2_address1           |  out|   15|   ap_memory|      output_3_2|         array|
|output_3_2_ce1                |  out|    1|   ap_memory|      output_3_2|         array|
|output_3_2_we1                |  out|    1|   ap_memory|      output_3_2|         array|
|output_3_2_d1                 |  out|   32|   ap_memory|      output_3_2|         array|
|output_3_3_address0           |  out|   15|   ap_memory|      output_3_3|         array|
|output_3_3_ce0                |  out|    1|   ap_memory|      output_3_3|         array|
|output_3_3_we0                |  out|    1|   ap_memory|      output_3_3|         array|
|output_3_3_d0                 |  out|   32|   ap_memory|      output_3_3|         array|
|output_3_3_address1           |  out|   15|   ap_memory|      output_3_3|         array|
|output_3_3_ce1                |  out|    1|   ap_memory|      output_3_3|         array|
|output_3_3_we1                |  out|    1|   ap_memory|      output_3_3|         array|
|output_3_3_d1                 |  out|   32|   ap_memory|      output_3_3|         array|
|output_3_4_address0           |  out|   15|   ap_memory|      output_3_4|         array|
|output_3_4_ce0                |  out|    1|   ap_memory|      output_3_4|         array|
|output_3_4_we0                |  out|    1|   ap_memory|      output_3_4|         array|
|output_3_4_d0                 |  out|   32|   ap_memory|      output_3_4|         array|
|output_3_4_address1           |  out|   15|   ap_memory|      output_3_4|         array|
|output_3_4_ce1                |  out|    1|   ap_memory|      output_3_4|         array|
|output_3_4_we1                |  out|    1|   ap_memory|      output_3_4|         array|
|output_3_4_d1                 |  out|   32|   ap_memory|      output_3_4|         array|
|output_3_5_address0           |  out|   15|   ap_memory|      output_3_5|         array|
|output_3_5_ce0                |  out|    1|   ap_memory|      output_3_5|         array|
|output_3_5_we0                |  out|    1|   ap_memory|      output_3_5|         array|
|output_3_5_d0                 |  out|   32|   ap_memory|      output_3_5|         array|
|output_3_5_address1           |  out|   15|   ap_memory|      output_3_5|         array|
|output_3_5_ce1                |  out|    1|   ap_memory|      output_3_5|         array|
|output_3_5_we1                |  out|    1|   ap_memory|      output_3_5|         array|
|output_3_5_d1                 |  out|   32|   ap_memory|      output_3_5|         array|
|output_3_6_address0           |  out|   15|   ap_memory|      output_3_6|         array|
|output_3_6_ce0                |  out|    1|   ap_memory|      output_3_6|         array|
|output_3_6_we0                |  out|    1|   ap_memory|      output_3_6|         array|
|output_3_6_d0                 |  out|   32|   ap_memory|      output_3_6|         array|
|output_3_6_address1           |  out|   15|   ap_memory|      output_3_6|         array|
|output_3_6_ce1                |  out|    1|   ap_memory|      output_3_6|         array|
|output_3_6_we1                |  out|    1|   ap_memory|      output_3_6|         array|
|output_3_6_d1                 |  out|   32|   ap_memory|      output_3_6|         array|
|output_3_7_address0           |  out|   15|   ap_memory|      output_3_7|         array|
|output_3_7_ce0                |  out|    1|   ap_memory|      output_3_7|         array|
|output_3_7_we0                |  out|    1|   ap_memory|      output_3_7|         array|
|output_3_7_d0                 |  out|   32|   ap_memory|      output_3_7|         array|
|output_3_7_address1           |  out|   15|   ap_memory|      output_3_7|         array|
|output_3_7_ce1                |  out|    1|   ap_memory|      output_3_7|         array|
|output_3_7_we1                |  out|    1|   ap_memory|      output_3_7|         array|
|output_3_7_d1                 |  out|   32|   ap_memory|      output_3_7|         array|
|m_axi_kernel_output_AWVALID   |  out|    1|       m_axi|   kernel_output|       pointer|
|m_axi_kernel_output_AWREADY   |   in|    1|       m_axi|   kernel_output|       pointer|
|m_axi_kernel_output_AWADDR    |  out|   64|       m_axi|   kernel_output|       pointer|
|m_axi_kernel_output_AWID      |  out|    1|       m_axi|   kernel_output|       pointer|
|m_axi_kernel_output_AWLEN     |  out|   32|       m_axi|   kernel_output|       pointer|
|m_axi_kernel_output_AWSIZE    |  out|    3|       m_axi|   kernel_output|       pointer|
|m_axi_kernel_output_AWBURST   |  out|    2|       m_axi|   kernel_output|       pointer|
|m_axi_kernel_output_AWLOCK    |  out|    2|       m_axi|   kernel_output|       pointer|
|m_axi_kernel_output_AWCACHE   |  out|    4|       m_axi|   kernel_output|       pointer|
|m_axi_kernel_output_AWPROT    |  out|    3|       m_axi|   kernel_output|       pointer|
|m_axi_kernel_output_AWQOS     |  out|    4|       m_axi|   kernel_output|       pointer|
|m_axi_kernel_output_AWREGION  |  out|    4|       m_axi|   kernel_output|       pointer|
|m_axi_kernel_output_AWUSER    |  out|    1|       m_axi|   kernel_output|       pointer|
|m_axi_kernel_output_WVALID    |  out|    1|       m_axi|   kernel_output|       pointer|
|m_axi_kernel_output_WREADY    |   in|    1|       m_axi|   kernel_output|       pointer|
|m_axi_kernel_output_WDATA     |  out|  512|       m_axi|   kernel_output|       pointer|
|m_axi_kernel_output_WSTRB     |  out|   64|       m_axi|   kernel_output|       pointer|
|m_axi_kernel_output_WLAST     |  out|    1|       m_axi|   kernel_output|       pointer|
|m_axi_kernel_output_WID       |  out|    1|       m_axi|   kernel_output|       pointer|
|m_axi_kernel_output_WUSER     |  out|    1|       m_axi|   kernel_output|       pointer|
|m_axi_kernel_output_ARVALID   |  out|    1|       m_axi|   kernel_output|       pointer|
|m_axi_kernel_output_ARREADY   |   in|    1|       m_axi|   kernel_output|       pointer|
|m_axi_kernel_output_ARADDR    |  out|   64|       m_axi|   kernel_output|       pointer|
|m_axi_kernel_output_ARID      |  out|    1|       m_axi|   kernel_output|       pointer|
|m_axi_kernel_output_ARLEN     |  out|   32|       m_axi|   kernel_output|       pointer|
|m_axi_kernel_output_ARSIZE    |  out|    3|       m_axi|   kernel_output|       pointer|
|m_axi_kernel_output_ARBURST   |  out|    2|       m_axi|   kernel_output|       pointer|
|m_axi_kernel_output_ARLOCK    |  out|    2|       m_axi|   kernel_output|       pointer|
|m_axi_kernel_output_ARCACHE   |  out|    4|       m_axi|   kernel_output|       pointer|
|m_axi_kernel_output_ARPROT    |  out|    3|       m_axi|   kernel_output|       pointer|
|m_axi_kernel_output_ARQOS     |  out|    4|       m_axi|   kernel_output|       pointer|
|m_axi_kernel_output_ARREGION  |  out|    4|       m_axi|   kernel_output|       pointer|
|m_axi_kernel_output_ARUSER    |  out|    1|       m_axi|   kernel_output|       pointer|
|m_axi_kernel_output_RVALID    |   in|    1|       m_axi|   kernel_output|       pointer|
|m_axi_kernel_output_RREADY    |  out|    1|       m_axi|   kernel_output|       pointer|
|m_axi_kernel_output_RDATA     |   in|  512|       m_axi|   kernel_output|       pointer|
|m_axi_kernel_output_RLAST     |   in|    1|       m_axi|   kernel_output|       pointer|
|m_axi_kernel_output_RID       |   in|    1|       m_axi|   kernel_output|       pointer|
|m_axi_kernel_output_RFIFONUM  |   in|    9|       m_axi|   kernel_output|       pointer|
|m_axi_kernel_output_RUSER     |   in|    1|       m_axi|   kernel_output|       pointer|
|m_axi_kernel_output_RRESP     |   in|    2|       m_axi|   kernel_output|       pointer|
|m_axi_kernel_output_BVALID    |   in|    1|       m_axi|   kernel_output|       pointer|
|m_axi_kernel_output_BREADY    |  out|    1|       m_axi|   kernel_output|       pointer|
|m_axi_kernel_output_BRESP     |   in|    2|       m_axi|   kernel_output|       pointer|
|m_axi_kernel_output_BID       |   in|    1|       m_axi|   kernel_output|       pointer|
|m_axi_kernel_output_BUSER     |   in|    1|       m_axi|   kernel_output|       pointer|
|voutput                       |   in|   64|     ap_none|         voutput|        scalar|
|d0                            |   in|    4|     ap_none|              d0|        scalar|
+------------------------------+-----+-----+------------+----------------+--------------+

