#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1110-g18392a46)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_0000027b8bf9bc00 .scope module, "tb" "tb" 2 25;
 .timescale 0 0;
v0000027b8bfee430_0 .var "Adest", 4 0;
v0000027b8bfe1ce0_0 .var "Adrs1", 4 0;
v0000027b8bfe1d80_0 .var "Adrs2", 4 0;
v0000027b8bfe1e20_0 .var "Rdest", 63 0;
v0000027b8bfe1ec0_0 .net "Reg1", 63 0, v0000027b8bfee250_0;  1 drivers
v0000027b8bfe1f60_0 .net "Reg2", 63 0, v0000027b8bfee2f0_0;  1 drivers
S_0000027b8bf9bd90 .scope module, "r1" "register_file" 2 31, 2 1 0, S_0000027b8bf9bc00;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "Adrs1";
    .port_info 1 /INPUT 5 "Adrs2";
    .port_info 2 /OUTPUT 64 "Reg1";
    .port_info 3 /OUTPUT 64 "Reg2";
    .port_info 4 /INPUT 5 "Adest";
    .port_info 5 /INPUT 64 "Rdest";
v0000027b8bfee070_0 .net "Adest", 4 0, v0000027b8bfee430_0;  1 drivers
v0000027b8bfb2b20_0 .net "Adrs1", 4 0, v0000027b8bfe1ce0_0;  1 drivers
v0000027b8bfee110_0 .net "Adrs2", 4 0, v0000027b8bfe1d80_0;  1 drivers
v0000027b8bfee1b0_0 .net "Rdest", 63 0, v0000027b8bfe1e20_0;  1 drivers
v0000027b8bfee250_0 .var "Reg1", 63 0;
v0000027b8bfee2f0_0 .var "Reg2", 63 0;
v0000027b8bfee390 .array "regfile", 0 31, 63 0;
E_0000027b8bfd9310 .event anyedge, v0000027b8bfee1b0_0, v0000027b8bfee070_0, v0000027b8bfee110_0, v0000027b8bfb2b20_0;
    .scope S_0000027b8bf9bd90;
T_0 ;
    %wait E_0000027b8bfd9310;
    %load/vec4 v0000027b8bfb2b20_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0000027b8bfee390, 4;
    %store/vec4 v0000027b8bfee250_0, 0, 64;
    %load/vec4 v0000027b8bfee110_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0000027b8bfee390, 4;
    %store/vec4 v0000027b8bfee2f0_0, 0, 64;
    %load/vec4 v0000027b8bfee1b0_0;
    %load/vec4 v0000027b8bfee070_0;
    %pad/u 7;
    %ix/vec4 4;
    %store/vec4a v0000027b8bfee390, 4, 0;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0000027b8bf9bd90;
T_1 ;
    %pushi/vec4 0, 0, 64;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000027b8bfee390, 4, 0;
    %pushi/vec4 0, 0, 64;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000027b8bfee390, 4, 0;
    %pushi/vec4 0, 0, 64;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000027b8bfee390, 4, 0;
    %pushi/vec4 0, 0, 64;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000027b8bfee390, 4, 0;
    %pushi/vec4 0, 0, 64;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000027b8bfee390, 4, 0;
    %pushi/vec4 0, 0, 64;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000027b8bfee390, 4, 0;
    %pushi/vec4 0, 0, 64;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000027b8bfee390, 4, 0;
    %pushi/vec4 0, 0, 64;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000027b8bfee390, 4, 0;
    %pushi/vec4 0, 0, 64;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000027b8bfee390, 4, 0;
    %pushi/vec4 0, 0, 64;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000027b8bfee390, 4, 0;
    %pushi/vec4 0, 0, 64;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000027b8bfee390, 4, 0;
    %pushi/vec4 0, 0, 64;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000027b8bfee390, 4, 0;
    %pushi/vec4 0, 0, 64;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000027b8bfee390, 4, 0;
    %pushi/vec4 0, 0, 64;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000027b8bfee390, 4, 0;
    %pushi/vec4 0, 0, 64;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000027b8bfee390, 4, 0;
    %pushi/vec4 0, 0, 64;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000027b8bfee390, 4, 0;
    %pushi/vec4 0, 0, 64;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000027b8bfee390, 4, 0;
    %pushi/vec4 0, 0, 64;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000027b8bfee390, 4, 0;
    %pushi/vec4 0, 0, 64;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000027b8bfee390, 4, 0;
    %pushi/vec4 0, 0, 64;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000027b8bfee390, 4, 0;
    %pushi/vec4 0, 0, 64;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000027b8bfee390, 4, 0;
    %pushi/vec4 0, 0, 64;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000027b8bfee390, 4, 0;
    %pushi/vec4 0, 0, 64;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000027b8bfee390, 4, 0;
    %pushi/vec4 0, 0, 64;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000027b8bfee390, 4, 0;
    %pushi/vec4 0, 0, 64;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000027b8bfee390, 4, 0;
    %pushi/vec4 0, 0, 64;
    %ix/load 4, 26, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000027b8bfee390, 4, 0;
    %pushi/vec4 0, 0, 64;
    %ix/load 4, 27, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000027b8bfee390, 4, 0;
    %pushi/vec4 0, 0, 64;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000027b8bfee390, 4, 0;
    %pushi/vec4 0, 0, 64;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000027b8bfee390, 4, 0;
    %pushi/vec4 0, 0, 64;
    %ix/load 4, 30, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000027b8bfee390, 4, 0;
    %pushi/vec4 0, 0, 64;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000027b8bfee390, 4, 0;
    %pushi/vec4 0, 0, 64;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000027b8bfee390, 4, 0;
    %end;
    .thread T_1;
    .scope S_0000027b8bf9bc00;
T_2 ;
    %delay 0, 0;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0000027b8bfe1ce0_0, 0, 5;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0000027b8bfe1d80_0, 0, 5;
    %pushi/vec4 3, 0, 5;
    %store/vec4 v0000027b8bfee430_0, 0, 5;
    %pushi/vec4 32, 0, 64;
    %store/vec4 v0000027b8bfe1e20_0, 0, 64;
    %delay 10, 0;
    %pushi/vec4 3, 0, 5;
    %store/vec4 v0000027b8bfe1ce0_0, 0, 5;
    %pushi/vec4 7, 0, 5;
    %store/vec4 v0000027b8bfe1d80_0, 0, 5;
    %pushi/vec4 11, 0, 5;
    %store/vec4 v0000027b8bfee430_0, 0, 5;
    %pushi/vec4 64, 0, 64;
    %store/vec4 v0000027b8bfe1e20_0, 0, 64;
    %delay 20, 0;
    %pushi/vec4 11, 0, 5;
    %store/vec4 v0000027b8bfe1ce0_0, 0, 5;
    %pushi/vec4 3, 0, 5;
    %store/vec4 v0000027b8bfe1d80_0, 0, 5;
    %pushi/vec4 7, 0, 5;
    %store/vec4 v0000027b8bfee430_0, 0, 5;
    %pushi/vec4 128, 0, 64;
    %store/vec4 v0000027b8bfe1e20_0, 0, 64;
    %delay 30, 0;
    %pushi/vec4 7, 0, 5;
    %store/vec4 v0000027b8bfe1ce0_0, 0, 5;
    %pushi/vec4 11, 0, 5;
    %store/vec4 v0000027b8bfe1d80_0, 0, 5;
    %pushi/vec4 23, 0, 5;
    %store/vec4 v0000027b8bfee430_0, 0, 5;
    %pushi/vec4 256, 0, 64;
    %store/vec4 v0000027b8bfe1e20_0, 0, 64;
    %delay 40, 0;
    %pushi/vec4 23, 0, 5;
    %store/vec4 v0000027b8bfe1ce0_0, 0, 5;
    %pushi/vec4 7, 0, 5;
    %store/vec4 v0000027b8bfe1d80_0, 0, 5;
    %pushi/vec4 28, 0, 5;
    %store/vec4 v0000027b8bfee430_0, 0, 5;
    %pushi/vec4 512, 0, 64;
    %store/vec4 v0000027b8bfe1e20_0, 0, 64;
    %end;
    .thread T_2;
    .scope S_0000027b8bf9bc00;
T_3 ;
    %vpi_call 2 45 "$monitor", "\012Adrs1 = %b Adrs2 = %b Adest = %b Rdest = %d Reg1 = %d Reg2 = %d", v0000027b8bfe1ce0_0, v0000027b8bfe1d80_0, v0000027b8bfee430_0, v0000027b8bfe1e20_0, v0000027b8bfe1ec0_0, v0000027b8bfe1f60_0 {0 0 0};
    %end;
    .thread T_3;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "COE19B007_REGISTER.v";
