INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ciudad Maderas/Documents/GCPU_implementation-/ALU/ALU.srcs/sources_1/new/SUART.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SUART_Controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ciudad Maderas/Documents/GCPU_implementation-/ALU/ALU.srcs/sim_1/new/UART_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_uart_controller_rx
