.. _rvfi:

RISC-V Formal Interface
=======================

.. note::

   A bindable RISC-V Formal Interface (RVFI) interface will be provided for |corev|. See [SYMBIOTIC-RVFI]_ for
   details on RVFI.

The module ``cv32e40x_rvfi`` can be used to create a log of the executed instructions.
It is a behavioral, non-synthesizable, module that can be bound to the ``cv32e40x_core``.

RVFI serves the following purposes:

* It can be used for formal verification.
* It can be used to produce an instruction trace during simulation.
* It can be used as a monitor to ease interfacing with an external scoreboard that itself can be interfaced to an Instruction Set Simulator (ISS) for verification reasons.


New Additions
-------------

**Debug Signals**

.. code-block:: verilog

   output [NRET * 3 - 1 : 0] rvfi_dbg
   output [NRET     - 1 : 0] rvfi_dbg_mode

Debug entry is seen by RVFI as happening between instructions. This means that neither the last instruction before debug entry nor the first instruction of the debug handler will signal any direct side-effects. The first instruction of the handler will however show the resulting state caused by these side-effects (e.g. the CSR ``rmask``/``rdata`` signals will show the updated values, ``pc_rdata`` will be at the debug handler address, etc.).

For the first instruction after entering debug, the ``rvfi_dbg`` signal contains the debug cause (see table below). The signal is otherwise 0.
The ``rvfi_dbg_mode`` signal is high if the instruction was executed in debug mode and low otherwise.

.. table:: Debug Causes
  :name: Debug Causes

  =================  =====
  Cause              Value
  =================  =====
  None                0x0
  Ebreak              0x1
  Trigger Match       0x2
  External Request    0x3
  Single Step         0x4
  =================  =====

**NMI signals**

.. code-block:: verilog

   output [1:0] rvfi_nmip

Whenever |corev| has a pending NMI, the ``rvfi_nmip`` will signal this. ``rvfi_nmip[0]`` will be 1 whenever an NMI is pending, while ``rvfi_nmip[1]`` will be 0 for loads and 1 for stores.

Compatibility
-------------

This chapter specifies interpretations and compatibilities to the [SYMBIOTIC-RVFI]_.

**Interface Qualification**

All RVFI output signals are qualified with the ``rvfi_valid`` signal.
Any RVFI operation (retired or trapped instruction) will set ``rvfi_valid`` high and increment the ``rvfi_order`` field.
When ``rvfi_valid`` is low, all other RVFI outputs can be driven to arbitrary values.


**Trap Signal**

The trap signal indicates that a synchronous trap has ocurred and side-effects can be expected.

.. code-block:: verilog

   output [NRET * 14 - 1 : 0] rvfi_trap

``rvfi_trap`` consists of 14 bits.
``rvfi_trap[0]`` is asserted if an instruction causes an exception or debug entry.
``rvfi_trap[2:1]`` indicate trap type. ``rvfi_trap[1]`` is set for synchronous traps that do not cause debug entry. ``rvfi_trap[2]`` is set for synchronous traps that do cause debug mode entry.
``rvfi_trap[8:3]`` provide information about non-debug traps, while ``rvfi_trap[11:9]`` provide information about traps causing entry to debug mode.
``rvfi_trap[13:12]`` differentiates between fault causes that map to the same exception code in ``rvfi_trap[8:3]`` and ``rvfi_trap[11:9]``.
When an exception is caused by a single stepped instruction, both ``rvfi_trap[1]`` and ``rvfi_trap[2]`` will be set.
When ``rvfi_trap`` signals a trap, CSR side effects and a jump to a trap/debug handler in the next cycle can be expected.
The different trap scenarios, their expected side-effects and trap signalling are listed in the table below:

.. table:: Table of synchronous trap types
  :name: Table of synchronous trap types

  +------------------------------+-----------+--------------------------------------------+----------------------+------------------------------------------------------------------------------------------------------+   
  | Scenario                     | Trap Type | rvfi_trap                                  | CSRs updated         | Description                                                                                          |   
  |                              |           +-----+-----+-----+-------+--------+---------+                      |                                                                                                      |   
  |                              |           | [0] | [1] | [2] | [8:3] | [11:9] | [13:12] |                      |                                                                                                      |   
  +==============================+===========+=====+=====+=====+=======+========+=========+======================+======================================================================================================+   
  | Instruction Access Fault     | Exception | 1   | 1   | X   | 0x01  | X      | 0x0     | ``mcause``, ``mepc`` | PMA detects instruction execution from non-executable memory.                                        |   
  +------------------------------+-----------+-----+-----+-----+-------+--------+---------+----------------------+------------------------------------------------------------------------------------------------------+   
  | Illegal Instruction          | Exception | 1   | 1   | X   | 0x02  | X      | 0x0     | ``mcause``, ``mepc`` | Illegal instruction decode.                                                                          |   
  +------------------------------+-----------+-----+-----+-----+-------+--------+---------+----------------------+------------------------------------------------------------------------------------------------------+   
  | Breakpoint                   | Exception | 1   | 1   | X   | 0x03  | X      | 0x0     | ``mcause``, ``mepc`` | EBREAK executed with ``dcsr.ebreakm`` = 0.                                                           |   
  |                              |           |     |     |     |       |        +---------+----------------------+------------------------------------------------------------------------------------------------------+   
  |                              |           |     |     |     |       |        | 0x1     | ``mcause``, ``mepc`` | Instruction address breakpoint (trigger match, ``mcontrol.timing`` = 0, ``mcontrol.action`` = 0).    |
  |                              |           |     |     |     |       |        +---------+----------------------+------------------------------------------------------------------------------------------------------+
  |                              |           |     |     |     |       |        | 0x2     | ``mcause``, ``mepc`` | Load/store/AMO address breakpoint (trigger match, ``mcontrol.timing`` = 0, ``mcontrol.action`` = 0). |
  +------------------------------+-----------+-----+-----+-----+-------+--------+---------+----------------------+------------------------------------------------------------------------------------------------------+
  | Load Access Fault            | Exception | 1   | 1   | X   | 0x05  | X      | 0x0     | ``mcause``, ``mepc`` | Non-naturally aligned load access attempt to an I/O region.                                          |
  |                              |           |     |     |     |       |        +---------+----------------------+------------------------------------------------------------------------------------------------------+
  |                              |           |     |     |     |       |        | 0x1     | ``mcause``, ``mepc`` | Load-Reserved attempt to region without atomic support.                                              |
  +------------------------------+-----------+-----+-----+-----+-------+--------+---------+----------------------+------------------------------------------------------------------------------------------------------+
  | Store/AMO Access Fault       | Exception | 1   | 1   | X   | 0x07  | X      | 0x0     | ``mcause``, ``mepc`` | Non-naturally aligned store access attempt to an I/O region.                                         |
  |                              |           |     |     |     |       |        +---------+----------------------+------------------------------------------------------------------------------------------------------+
  |                              |           |     |     |     |       |        | 0x1     | ``mcause``, ``mepc`` | SC or AMO attempt to region without atomic support.                                                  |
  +------------------------------+-----------+-----+-----+-----+-------+--------+---------+----------------------+------------------------------------------------------------------------------------------------------+
  | Environment Call             | Exception | 1   | 1   | X   | 0x0B  | X      | 0x0     | ``mcause``, ``mepc`` | ECALL executed from Machine mode.                                                                    |
  +------------------------------+-----------+-----+-----+-----+-------+--------+---------+----------------------+------------------------------------------------------------------------------------------------------+
  | Instruction Bus Fault        | Exception | 1   | 1   | X   | 0x30  | X      | 0x0     | ``mcause``, ``mepc`` | OBI bus error on instruction fetch.                                                                  |
  +------------------------------+-----------+-----+-----+-----+-------+--------+---------+----------------------+------------------------------------------------------------------------------------------------------+
  | Breakpoint to debug          | Debug     | 1   | 0   | 1   | X     | 0x1    | 0x0     | ``dpc``, ``dcsr``    | EBREAK from non-debug mode executed with ``dcsr.ebreakm`` == 1.                                      |
  +------------------------------+-----------+-----+-----+-----+-------+--------+---------+----------------------+------------------------------------------------------------------------------------------------------+
  | Breakpoint in debug          | Debug     | 1   | 0   | 1   | X     | 0x1    | 0x0     | No CSRs updated      | EBREAK in debug mode jumps to debug handler.                                                         |
  +------------------------------+-----------+-----+-----+-----+-------+--------+---------+----------------------+------------------------------------------------------------------------------------------------------+
  | Debug Trigger Match          | Debug     | 1   | 0   | 1   | X     | 0x2    | 0x0     | ``dpc``, ``dcsr``    | Debug trigger address match with ``mcontrol.timing`` = 0.                                            |
  +------------------------------+-----------+-----+-----+-----+-------+--------+---------+----------------------+------------------------------------------------------------------------------------------------------+
  | Single step                  | Debug     | 1   | X   | 1   | X     | 0x4    | X       | ``dpc``, ``dcsr``    | Single step.                                                                                         |
  +------------------------------+-----------+-----+-----+-----+-------+--------+---------+----------------------+------------------------------------------------------------------------------------------------------+

**Interrupts**

Interrupts are seen by RVFI as happening between instructions. This means that neither the last instruction before the interrupt nor the first instruction of the interrupt handler will signal any direct side-effects. The first instruction of the handler will however show the resulting state caused by these side-effects (e.g. the CSR rmask/rdata signals will show the updated values, pc_rdata will be at the interrupt handler address etc.).


The ``rvfi_intr`` signal is set for the first instruction of the trap handler when encountering an exception or interrupt.
The signal is not set for debug traps unless a debug entry happens in the first instruction of an interrupt handler (see ``rvfi_intr`` == X in the table below). In this case CSR side-effects (to ``mepc``) can be expected.

.. table:: Table of scenarios for 1st instruction of exception/interrupt/debug handler
  :name: Table of scenarios for 1st instruction of exception/interrupt/debug handler

  ===============================================  =========  =============  ==========  =================
  Scenario                                         rvfi_intr  rvfi_dbg[2:0]  mcause[31]  dcsr[8:6] (cause)
  ===============================================  =========  =============  ==========  =================
  Synchronous trap                                 1          0x0            0           X
  Interrupt (includes NMIs from bus errors)        1          0x0            1           X
  Debug entry due to EBREAK (from non-debug mode)  0          0x1            X           0x1
  Debug entry due to EBREAK (from debug mode)      0          0x1            X           X
  Debug entry due to trigger match                 0          0x2            X           0x2
  Debug entry due to external debug request        X          0x3 or 0x5     X           0x3 or 0x5
  Debug handler entry due to single step           X          0x4            X           0x4
  ===============================================  =========  =============  ==========  =================


**Program Counter**

The ``pc_wdata`` signal shows the predicted next program counter. This prediction ignores asynchronous traps (asynchronous debug requests and interrupts) and single step debug requests that may have happened at the same time as the instruction.

**Memory Access**

For cores as |corev| that support misaligned access ``rvfi_mem_addr`` will not always be 4 byte aligned. For misaligned accesses the start address of the transfer is reported (i.e. the start address of the first sub-transfer).

**CSR Signals**

To reduce the number of signals in the RVFI interface, a vectorized CSR interface has been introduced for register ranges.

.. code-block:: verilog

   output [<NUM_CSRNAME>-1:0] [NRET * XLEN - 1 : 0] rvfi_csr_<csrname>_rmask
   output [<NUM_CSRNAME>-1:0] [NRET * XLEN - 1 : 0] rvfi_csr_<csrname>_wmask
   output [<NUM_CSRNAME>-1:0] [NRET * XLEN - 1 : 0] rvfi_csr_<csrname>_rdata
   output [<NUM_CSRNAME>-1:0] [NRET * XLEN - 1 : 0] rvfi_csr_<csrname>_wdata


Example:

.. code-block:: verilog

   output [31:0] [31:0] rvfi_csr_name_rmask
   output [31:0] [31:0] rvfi_csr_name_wmask
   output [31:0] [31:0] rvfi_csr_name_rdata
   output [31:0] [31:0] rvfi_csr_name_wdata

Instead of:

.. code-block:: verilog

   output [31:0] rvfi_csr_name0_rmask
   output [31:0] rvfi_csr_name0_wmask
   output [31:0] rvfi_csr_name0_rdata
   output [31:0] rvfi_csr_name0_wdata
   . . .
   output [31:0] rvfi_csr_name31_rmask
   output [31:0] rvfi_csr_name31_wmask
   output [31:0] rvfi_csr_name31_rdata
   output [31:0] rvfi_csr_name31_wdata


**Machine Counter/Timers**

In contrast to [SYMBIOTIC-RVFI]_, the **mcycle[h]** and **minstret[h]** registers are not modelled as happening "between instructions" but rather as a side-effect of the instruction.
This means that an instruction that causes an increment (or decrement) of these counters will set the ``rvfi_csr_mcycle_wmask``, and that ``rvfi_csr_mcycle_rdata`` is not necessarily equal to ``rvfi_csr_mcycle_wdata``.



**Halt Signal**

The ``rvfi_halt`` signal is meant for liveness properties of cores that can halt execution. It is only needed for cores that can lock up. Tied to 0 for RISC-V compliant cores.


**Mode Signal**

The ``rvfi_mode`` signal shows the *current* privilege mode as opposed to the *effective* privilege mode of the instruction. I.e. for load and store instructions the reported privilege level will therefore not depend on ``mstatus.mpp`` and ``mstatus.mprv``.

Trace output file
-----------------

Tracing can be enabled during simulation by defining **CV32E40X_TRACE_EXECUTION**. All traced instructions are written to a log file.
The log file is named ``trace_rvfi.log``.

Trace output format
-------------------

The trace output is in tab-separated columns.

1.  **PC**: The program counter
2.  **Instr**: The executed instruction (base 16).
    32 bit wide instructions (8 hex digits) are uncompressed instructions, 16 bit wide instructions (4 hex digits) are compressed instructions.
3.  **rs1_addr** Register read port 1 source address, 0x0 if not used by instruction
4.  **rs1_data** Register read port 1 read data, 0x0 if not used by instruction
5.  **rs2_addr** Register read port 2 source address, 0x0 if not used by instruction
6.  **rs2_data** Register read port 2 read data, 0x0 if not used by instruction
7.  **rd_addr**  Register write port 1 destination address, 0x0 if not used by instruction
8.  **rd_data**  Register write port 1 write data, 0x0 if not used by instruction
9.  **mem_addr** Memory address for instructions accessing memory
10. **rvfi_mem_rmask** Bitmask specifying which bytes in ``rvfi_mem_rdata`` contain valid read data
11. **rvfi_mem_wmask** Bitmask specifying which bytes in ``rvfi_mem_wdata`` contain valid write data
12. **rvfi_mem_rdata** The data read from memory address specified in ``mem_addr``
13. **rvfi_mem_wdata** The data written to memory address specified in ``mem_addr``


.. code-block:: text

   PC        Instr     rs1_addr  rs1_rdata  rs2_addr  rs2_rdata  rd_addr  rd_wdata    mem_addr mem_rmask mem_wmask mem_rdata mem_wdata
   00001f9c  14c70793        0e   000096c8        0c   00000000       0f  00009814    00009814         0         0  00000000  00000000
   00001fa0  14f72423        0e   000096c8        0f   00009814       00  00000000    00009810         0         f  00000000  00009814
   00001fa4  0000bf6d        1f   00000000        1b   00000000       00  00000000    00001fa6         0         0  00000000  00000000
   00001f5e  000043d8        0f   00009814        04   00000000       0e  00000000    00009818         f         0  00000000  00000000
   00001f60  0000487d        00   00000000        1f   00000000       10  0000001f    0000001f         0         0  00000000  00000000

