"=&gt; complete"	,	L_10
csr	,	V_33
dma_addr_t	,	T_3
MUSB_HSDMA_TRANSMIT_SHIFT	,	V_40
channel	,	V_6
"Stopping DMA controller while channel active\n"	,	L_1
configure_channel	,	F_6
"Rx"	,	L_5
bit	,	V_7
MUSB_HSDMA_BUSERROR_SHIFT	,	V_70
len	,	V_25
dev	,	V_79
musb_ep_select	,	F_23
dma_channel_abort	,	F_14
lock	,	V_67
musb_writew	,	F_11
"ep%d-%s pkt_sz %d, dma_addr %pad length %d, mode %d\n"	,	L_3
to_platform_device	,	F_30
musb_readb	,	F_18
"spurious DMA irq\n"	,	L_6
io	,	V_50
dma_controller_stop	,	F_1
request_irq	,	F_33
hw_ep	,	V_13
IRQ_HANDLED	,	V_77
musb_dma_controller_destroy	,	F_35
dma_addr	,	V_29
MUSB_RXCSR_DMAMODE	,	V_59
MUSB_HSDMA_ENABLE_SHIFT	,	V_38
"ch %p, 0x%x -&gt; 0x%x (%zu / %d) %s\n"	,	L_8
epnum	,	V_18
MUSB_TXCSR_DMAMODE	,	V_55
GFP_KERNEL	,	V_82
device	,	V_78
musb_readw	,	F_15
status	,	V_19
dma_channel_release	,	F_3
"dma"	,	L_11
IRQ_NONE	,	V_62
private_data	,	V_4
kfree	,	F_28
MUSB_HSDMA_INTR	,	V_68
MUSB_DMA_STATUS_UNKNOWN	,	V_26
MUSB_RXCSR_AUTOCLEAR	,	V_57
free_irq	,	F_27
flags	,	V_63
musb_dma_channel	,	V_15
MUSB_HSDMA_CHANNEL_OFFSET	,	F_12
musb_channel	,	V_16
musbhs_dma_controller_destroy	,	F_26
dma_channel_program	,	F_13
max_packet_sz	,	V_48
MUSB_RXCSR_DMAENAB	,	V_58
channel_release	,	V_85
musb_write_hsdma_addr	,	F_9
u16	,	T_2
MUSB_TXCSR_DMAENAB	,	V_54
bchannel	,	V_32
MUSB_DMA_STATUS_BUSY	,	V_42
MUSB_HWVERS_1800	,	V_47
MUSB_RXCSR	,	V_56
controller	,	V_2
channel_program	,	V_86
u8	,	T_1
c	,	V_11
txcsr	,	V_75
MUSB_HSDMA_BURSTMODE_INCR16	,	V_35
MUSB_TXCSR_AUTOSET	,	V_53
platform_get_irq_byname	,	F_31
irq	,	V_60
"No DMA interrupt line!\n"	,	L_12
musb_hw_ep	,	V_12
used_channels	,	V_8
musb_writeb	,	F_20
CONFIG_BLACKFIN	,	F_19
"request_irq %d failed!\n"	,	L_13
platform_device	,	V_80
hwvers	,	V_46
musbhs_dma_controller_create	,	F_29
__iomem	,	T_5
adjust_channel_params	,	V_44
MUSB_TXCSR	,	V_52
dev_dbg	,	F_7
MUSB_HSDMA_IRQENABLE_SHIFT	,	V_39
"Tx"	,	L_4
int_hsdma	,	V_64
"=&gt; reconfig 0"	,	L_9
ep_offset	,	V_51
devctl	,	V_72
MUSB_HSDMA_CONTROL	,	V_41
dma_channel_allocate	,	F_4
mode	,	V_28
mbase	,	V_30
pdev	,	V_81
u32	,	T_4
dma_channel	,	V_5
start_addr	,	V_24
MUSB_HSDMA_CHANNELS	,	V_9
ret	,	V_45
offset	,	V_49
count	,	V_66
done	,	V_69
retval	,	V_61
spin_unlock_irqrestore	,	F_25
ops	,	V_43
dma_controller_irq	,	F_16
spin_lock_irqsave	,	F_17
MUSB_DMA_STATUS_BUS_ABORT	,	V_71
idx	,	V_17
musb	,	V_3
musb_write_hsdma_count	,	F_10
BUG_ON	,	F_8
MUSB_HSDMA_BURSTMODE_SHIFT	,	V_36
MUSB_HSDMA_MODE1_SHIFT	,	V_34
dev_err	,	F_2
musb_read_hsdma_count	,	F_21
actual_len	,	V_23
kzalloc	,	F_32
packet_sz	,	V_27
dma_controller	,	V_10
addr	,	V_65
"%p, pkt_sz %d, addr %pad, len %d, mode %d\n"	,	L_2
dev_name	,	F_34
MUSB_DEVCTL_HM	,	V_74
channel_count	,	V_83
MUSB_TXCSR_TXPKTRDY	,	V_76
irqreturn_t	,	T_6
transmit	,	V_14
musb_dma_controller	,	V_1
musb_dma_completion	,	F_24
channel_alloc	,	V_84
max_len	,	V_21
"int_hsdma = 0x%x\n"	,	L_7
musb_read_hsdma_addr	,	F_22
container_of	,	F_5
MUSB_DMA_STATUS_FREE	,	V_20
desired_mode	,	V_22
MUSB_DEVCTL	,	V_73
channel_abort	,	V_87
MUSB_HSDMA_ENDPOINT_SHIFT	,	V_37
base	,	V_31
