// Seed: 1500522824
`timescale 1ps / 1ps
module module_0 (
    output id_0,
    input id_1,
    input id_2,
    output id_3,
    input id_4,
    output reg id_5,
    input id_6
);
  logic id_7;
  always @(posedge 1'b0 or posedge 1) begin
    id_5 <= 1;
  end
  always @(*)
    if (id_1) begin
      id_0 <= id_4;
    end
endmodule
