Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto c0d53f2660cb40449f945c053a11515d --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot minisys_sim_time_synth -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.minisys_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 24 for port 'led2N4' [C:/minisys1_classfiles/minisys/sim/minisys_sim.v:33]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
INFO: [XSIM 43-3451] SDF backannotation process started with SDF file "minisys_sim_time_synth.sdf", for root module "minisys_sim/U".
INFO: [XSIM 43-3452] SDF backannotation was successful for SDF file "minisys_sim_time_synth.sdf", for root module "minisys_sim/U".
Time Resolution for simulation is 1ps
Compiling module simprims_ver.OBUF
Compiling module simprims_ver.BUFG
Compiling module simprims_ver.IBUF
Compiling module simprims_ver.PLLE2_ADV(CLKFBOUT_MULT=46,CLKIN...
Compiling module xil_defaultlib.cpuclk_cpuclk_clk_wiz
Compiling module xil_defaultlib.cpuclk
Compiling module simprims_ver.x_lut2_mux4
Compiling module simprims_ver.LUT2
Compiling module simprims_ver.LUT6
Compiling module simprims_ver.LUT5
Compiling module simprims_ver.x_lut1_mux2
Compiling module simprims_ver.LUT1
Compiling module simprims_ver.x_lut3_mux8
Compiling module simprims_ver.LUT3
Compiling module simprims_ver.CARRY4
Compiling module simprims_ver.FDRE(IS_C_INVERTED=1'b1)
Compiling module simprims_ver.LUT4
Compiling module simprims_ver.GND
Compiling module xil_defaultlib.prgrom__bindec
Compiling module simprims_ver.FDRE_default
Compiling module xil_defaultlib.prgrom__blk_mem_gen_mux
Compiling module simprims_ver.RB18_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module simprims_ver.RAMB18E1(DOA_REG=1,INIT_00=256'b...
Compiling module xil_defaultlib.prgrom__blk_mem_gen_prim_wrapper...
Compiling module xil_defaultlib.prgrom__blk_mem_gen_prim_width
Compiling module simprims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module simprims_ver.RAMB36E1(DOA_REG=1,RDADDR_COLLIS...
Compiling module xil_defaultlib.prgrom__blk_mem_gen_prim_wrapper...
Compiling module xil_defaultlib.prgrom__blk_mem_gen_prim_width__...
Compiling module simprims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module simprims_ver.RAMB36E1(DOA_REG=1,INITP_00=256'...
Compiling module xil_defaultlib.prgrom__blk_mem_gen_prim_wrapper...
Compiling module xil_defaultlib.prgrom__blk_mem_gen_prim_width__...
Compiling module xil_defaultlib.prgrom__blk_mem_gen_prim_wrapper...
Compiling module xil_defaultlib.prgrom__blk_mem_gen_prim_width__...
Compiling module xil_defaultlib.prgrom__blk_mem_gen_prim_wrapper...
Compiling module xil_defaultlib.prgrom__blk_mem_gen_prim_width__...
Compiling module xil_defaultlib.prgrom__blk_mem_gen_prim_wrapper...
Compiling module xil_defaultlib.prgrom__blk_mem_gen_prim_width__...
Compiling module simprims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module simprims_ver.RAMB36E1(DOA_REG=1,INIT_00=256'b...
Compiling module xil_defaultlib.prgrom__blk_mem_gen_prim_wrapper...
Compiling module xil_defaultlib.prgrom__blk_mem_gen_prim_width__...
Compiling module simprims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module simprims_ver.RAMB36E1(DOA_REG=1,INIT_00=256'b...
Compiling module xil_defaultlib.prgrom__blk_mem_gen_prim_wrapper...
Compiling module xil_defaultlib.prgrom__blk_mem_gen_prim_width__...
Compiling module simprims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module simprims_ver.RAMB36E1(DOA_REG=1,INITP_00=256'...
Compiling module xil_defaultlib.prgrom__blk_mem_gen_prim_wrapper...
Compiling module xil_defaultlib.prgrom__blk_mem_gen_prim_width__...
Compiling module xil_defaultlib.prgrom__blk_mem_gen_prim_wrapper...
Compiling module xil_defaultlib.prgrom__blk_mem_gen_prim_width__...
Compiling module xil_defaultlib.prgrom__blk_mem_gen_prim_wrapper...
Compiling module xil_defaultlib.prgrom__blk_mem_gen_prim_width__...
Compiling module xil_defaultlib.prgrom__blk_mem_gen_prim_wrapper...
Compiling module xil_defaultlib.prgrom__blk_mem_gen_prim_width__...
Compiling module simprims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module simprims_ver.RAMB36E1(DOA_REG=1,INITP_00=256'...
Compiling module xil_defaultlib.prgrom__blk_mem_gen_prim_wrapper...
Compiling module xil_defaultlib.prgrom__blk_mem_gen_prim_width__...
Compiling module xil_defaultlib.prgrom__blk_mem_gen_prim_wrapper...
Compiling module xil_defaultlib.prgrom__blk_mem_gen_prim_width__...
Compiling module xil_defaultlib.prgrom__blk_mem_gen_prim_wrapper...
Compiling module xil_defaultlib.prgrom__blk_mem_gen_prim_width__...
Compiling module xil_defaultlib.prgrom__blk_mem_gen_generic_cstr
Compiling module xil_defaultlib.prgrom__blk_mem_gen_top
Compiling module xil_defaultlib.prgrom__blk_mem_gen_v8_4_2_synth
Compiling module xil_defaultlib.prgrom__blk_mem_gen_v8_4_2
Compiling module xil_defaultlib.prgrom
Compiling module xil_defaultlib.Ifetc32
Compiling module simprims_ver.OBUFT
Compiling module xil_defaultlib.ram_bindec
Compiling module xil_defaultlib.ram_blk_mem_gen_mux
Compiling module simprims_ver.RB18_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module simprims_ver.RAMB18E1(INIT_00=256'b01,IS_CLKA...
Compiling module xil_defaultlib.ram_blk_mem_gen_prim_wrapper_ini...
Compiling module xil_defaultlib.ram_blk_mem_gen_prim_width
Compiling module simprims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module simprims_ver.RAMB36E1(IS_CLKARDCLK_INVERTED=1...
Compiling module xil_defaultlib.ram_blk_mem_gen_prim_wrapper_ini...
Compiling module xil_defaultlib.ram_blk_mem_gen_prim_width__para...
Compiling module xil_defaultlib.ram_blk_mem_gen_prim_wrapper_ini...
Compiling module xil_defaultlib.ram_blk_mem_gen_prim_width__para...
Compiling module xil_defaultlib.ram_blk_mem_gen_prim_wrapper_ini...
Compiling module xil_defaultlib.ram_blk_mem_gen_prim_width__para...
Compiling module xil_defaultlib.ram_blk_mem_gen_prim_wrapper_ini...
Compiling module xil_defaultlib.ram_blk_mem_gen_prim_width__para...
Compiling module xil_defaultlib.ram_blk_mem_gen_prim_wrapper_ini...
Compiling module xil_defaultlib.ram_blk_mem_gen_prim_width__para...
Compiling module simprims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module simprims_ver.RAMB36E1(INIT_00=256'b0110,IS_CL...
Compiling module xil_defaultlib.ram_blk_mem_gen_prim_wrapper_ini...
Compiling module xil_defaultlib.ram_blk_mem_gen_prim_width__para...
Compiling module xil_defaultlib.ram_blk_mem_gen_prim_wrapper_ini...
Compiling module xil_defaultlib.ram_blk_mem_gen_prim_width__para...
Compiling module simprims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module simprims_ver.RAMB36E1(INIT_00=256'b0101000000...
Compiling module xil_defaultlib.ram_blk_mem_gen_prim_wrapper_ini...
Compiling module xil_defaultlib.ram_blk_mem_gen_prim_width__para...
Compiling module xil_defaultlib.ram_blk_mem_gen_prim_wrapper_ini...
Compiling module xil_defaultlib.ram_blk_mem_gen_prim_width__para...
Compiling module xil_defaultlib.ram_blk_mem_gen_prim_wrapper_ini...
Compiling module xil_defaultlib.ram_blk_mem_gen_prim_width__para...
Compiling module xil_defaultlib.ram_blk_mem_gen_prim_wrapper_ini...
Compiling module xil_defaultlib.ram_blk_mem_gen_prim_width__para...
Compiling module xil_defaultlib.ram_blk_mem_gen_prim_wrapper_ini...
Compiling module xil_defaultlib.ram_blk_mem_gen_prim_width__para...
Compiling module xil_defaultlib.ram_blk_mem_gen_prim_wrapper_ini...
Compiling module xil_defaultlib.ram_blk_mem_gen_prim_width__para...
Compiling module xil_defaultlib.ram_blk_mem_gen_prim_wrapper_ini...
Compiling module xil_defaultlib.ram_blk_mem_gen_prim_width__para...
Compiling module xil_defaultlib.ram_blk_mem_gen_generic_cstr
Compiling module xil_defaultlib.ram_blk_mem_gen_top
Compiling module xil_defaultlib.ram_blk_mem_gen_v8_4_2_synth
Compiling module xil_defaultlib.ram_blk_mem_gen_v8_4_2
Compiling module xil_defaultlib.ram
Compiling module xil_defaultlib.dmemory32
Compiling module xil_defaultlib.minisys
Compiling module xil_defaultlib.minisys_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot minisys_sim_time_synth
