#-----------------------------------------------------------
# Vivado v2022.1 (64-bit)
# SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022
# IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
# Start of session at: Sun Jan 21 16:26:08 2024
# Process ID: 10474
# Current directory: /home/ubuntu/final_project/Final_project_modification_after_presentation/vivado_final_new_new_from_lab4-2
# Command line: vivado
# Log file: /home/ubuntu/final_project/Final_project_modification_after_presentation/vivado_final_new_new_from_lab4-2/vivado.log
# Journal file: /home/ubuntu/final_project/Final_project_modification_after_presentation/vivado_final_new_new_from_lab4-2/vivado.jou
# Running On: ubuntu2004, OS: Linux, CPU Frequency: 2495.996 MHz, CPU Physical cores: 2, Host memory: 10425 MB
#-----------------------------------------------------------
start_gui
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at /tools/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at /tools/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at /tools/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at /tools/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at /tools/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at /tools/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
open_project /home/ubuntu/final_project/Final_project_modification_after_presentation/vivado_final_new_new_from_lab4-2/vvd_caravel_fpga/vvd_caravel_fpga.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/ubuntu/final_project/Final_project_modification_after_presentation/vivado_final_new_new_from_lab4-2/vitis_prj/hls_caravel_ps'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/ubuntu/final_project/Final_project_modification_after_presentation/vivado_final_new_new_from_lab4-2/vitis_prj/hls_output_pin'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/ubuntu/final_project/Final_project_modification_after_presentation/vivado_final_new_new_from_lab4-2/vitis_prj/hls_read_romcode'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2022.1/data/ip'.
WARNING: [IP_Flow 19-3664] IP 'design_1_caravel_0_0' generated file not found '/home/ubuntu/final_project/Final_project_modification_after_presentation/vivado_final_new_new_from_lab4-2/vvd_caravel_fpga/vvd_caravel_fpga.gen/sources_1/bd/design_1/ip/design_1_caravel_0_0/design_1_caravel_0_0.dcp'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_caravel_0_0' generated file not found '/home/ubuntu/final_project/Final_project_modification_after_presentation/vivado_final_new_new_from_lab4-2/vvd_caravel_fpga/vvd_caravel_fpga.gen/sources_1/bd/design_1/ip/design_1_caravel_0_0/design_1_caravel_0_0_stub.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_caravel_0_0' generated file not found '/home/ubuntu/final_project/Final_project_modification_after_presentation/vivado_final_new_new_from_lab4-2/vvd_caravel_fpga/vvd_caravel_fpga.gen/sources_1/bd/design_1/ip/design_1_caravel_0_0/design_1_caravel_0_0_stub.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_caravel_0_0' generated file not found '/home/ubuntu/final_project/Final_project_modification_after_presentation/vivado_final_new_new_from_lab4-2/vvd_caravel_fpga/vvd_caravel_fpga.gen/sources_1/bd/design_1/ip/design_1_caravel_0_0/design_1_caravel_0_0_sim_netlist.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_caravel_0_0' generated file not found '/home/ubuntu/final_project/Final_project_modification_after_presentation/vivado_final_new_new_from_lab4-2/vvd_caravel_fpga/vvd_caravel_fpga.gen/sources_1/bd/design_1/ip/design_1_caravel_0_0/design_1_caravel_0_0_sim_netlist.vhdl'. Please regenerate to continue.
update_compile_order -fileset sources_1
reset_run design_1_caravel_0_0_synth_1
reset_run synth_1
file mkdir /home/ubuntu/final_project/Final_project_modification_after_presentation/vivado_final_new_new_from_lab4-2/vvd_caravel_fpga/vvd_caravel_fpga.srcs/constrs_1
file mkdir /home/ubuntu/final_project/Final_project_modification_after_presentation/vivado_final_new_new_from_lab4-2/vvd_caravel_fpga/vvd_caravel_fpga.srcs/constrs_1/new
close [ open /home/ubuntu/final_project/Final_project_modification_after_presentation/vivado_final_new_new_from_lab4-2/vvd_caravel_fpga/vvd_caravel_fpga.srcs/constrs_1/new/timing_constraint.xdc w ]
add_files -fileset constrs_1 /home/ubuntu/final_project/Final_project_modification_after_presentation/vivado_final_new_new_from_lab4-2/vvd_caravel_fpga/vvd_caravel_fpga.srcs/constrs_1/new/timing_constraint.xdc
launch_runs synth_1 -jobs 2
WARNING: [Vivado 12-7122] Auto Incremental Compile:: No reference checkpoint was found in run synth_1. Auto-incremental flow will not be run, the standard flow will be run instead.
[Sun Jan 21 16:30:20 2024] Launched design_1_caravel_0_0_synth_1...
Run output will be captured here: /home/ubuntu/final_project/Final_project_modification_after_presentation/vivado_final_new_new_from_lab4-2/vvd_caravel_fpga/vvd_caravel_fpga.runs/design_1_caravel_0_0_synth_1/runme.log
[Sun Jan 21 16:30:21 2024] Launched synth_1...
Run output will be captured here: /home/ubuntu/final_project/Final_project_modification_after_presentation/vivado_final_new_new_from_lab4-2/vvd_caravel_fpga/vvd_caravel_fpga.runs/synth_1/runme.log
reset_run design_1_caravel_0_0_synth_1
reset_run synth_1
launch_runs synth_1 -jobs 2
WARNING: [Vivado 12-7122] Auto Incremental Compile:: No reference checkpoint was found in run synth_1. Auto-incremental flow will not be run, the standard flow will be run instead.
[Sun Jan 21 16:34:10 2024] Launched design_1_caravel_0_0_synth_1...
Run output will be captured here: /home/ubuntu/final_project/Final_project_modification_after_presentation/vivado_final_new_new_from_lab4-2/vvd_caravel_fpga/vvd_caravel_fpga.runs/design_1_caravel_0_0_synth_1/runme.log
[Sun Jan 21 16:34:11 2024] Launched synth_1...
Run output will be captured here: /home/ubuntu/final_project/Final_project_modification_after_presentation/vivado_final_new_new_from_lab4-2/vvd_caravel_fpga/vvd_caravel_fpga.runs/synth_1/runme.log
reset_run design_1_caravel_0_0_synth_1
reset_run synth_1
update_module_reference design_1_caravel_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'clock' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'flash_clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-5661] Bus Interface 'clock' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-5661] Bus Interface 'flash_clk' does not have any bus interfaces associated with it.
CRITICAL WARNING: [IP_Flow 19-4751] Bus Interface 'flash_clk': FREQ_HZ bus parameter is missing for output clock interface.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/ubuntu/final_project/Final_project_modification_after_presentation/vivado_final_new_new_from_lab4-2/vitis_prj/hls_caravel_ps'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/ubuntu/final_project/Final_project_modification_after_presentation/vivado_final_new_new_from_lab4-2/vitis_prj/hls_output_pin'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/ubuntu/final_project/Final_project_modification_after_presentation/vivado_final_new_new_from_lab4-2/vitis_prj/hls_read_romcode'.
Reading block design file </home/ubuntu/final_project/Final_project_modification_after_presentation/vivado_final_new_new_from_lab4-2/vvd_caravel_fpga/vvd_caravel_fpga.srcs/sources_1/bd/design_1/design_1.bd>...
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - axi_mem_intercon
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_us
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - blk_mem_gen_0
Adding component instance block -- xilinx.com:module_ref:caravel:1.0 - caravel_0
Adding component instance block -- xilinx.com:hls:caravel_ps:0.0 - caravel_ps_0
Adding component instance block -- xilinx.com:hls:output_pin:0.0 - output_pin_0
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - ps7_0_axi_periph
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:hls:read_romcode:0.0 - read_romcode_0
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_10M
Adding component instance block -- xilinx.com:module_ref:spiflash:1.0 - spiflash_0
Successfully read diagram <design_1> from block design file </home/ubuntu/final_project/Final_project_modification_after_presentation/vivado_final_new_new_from_lab4-2/vvd_caravel_fpga/vvd_caravel_fpga.srcs/sources_1/bd/design_1/design_1.bd>
Upgrading '/home/ubuntu/final_project/Final_project_modification_after_presentation/vivado_final_new_new_from_lab4-2/vvd_caravel_fpga/vvd_caravel_fpga.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-3420] Updated design_1_caravel_0_0 to use current project options
Wrote  : </home/ubuntu/final_project/Final_project_modification_after_presentation/vivado_final_new_new_from_lab4-2/vvd_caravel_fpga/vvd_caravel_fpga.srcs/sources_1/bd/design_1/design_1.bd> 
Wrote  : </home/ubuntu/final_project/Final_project_modification_after_presentation/vivado_final_new_new_from_lab4-2/vvd_caravel_fpga/vvd_caravel_fpga.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
update_module_reference: Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 7840.773 ; gain = 8.637 ; free physical = 2218 ; free virtual = 4949
launch_runs synth_1 -jobs 2
WARNING: [BD 41-927] Following properties on pin /read_romcode_0/ap_clk have been updated from connected ip, but BD cell '/read_romcode_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 10000000 
Please resolve any mismatches by directly setting properties on BD cell </read_romcode_0> to completely resolve these warnings.
Wrote  : </home/ubuntu/final_project/Final_project_modification_after_presentation/vivado_final_new_new_from_lab4-2/vvd_caravel_fpga/vvd_caravel_fpga.srcs/sources_1/bd/design_1/design_1.bd> 
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s00_couplers/auto_pc/s_axi_arlock'(1) to pin: '/axi_mem_intercon/s00_couplers/S_AXI_arlock'(2) - Only lower order bits will be connected.
Verilog Output written to : /home/ubuntu/final_project/Final_project_modification_after_presentation/vivado_final_new_new_from_lab4-2/vvd_caravel_fpga/vvd_caravel_fpga.gen/sources_1/bd/design_1/synth/design_1.v
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s00_couplers/auto_pc/s_axi_arlock'(1) to pin: '/axi_mem_intercon/s00_couplers/S_AXI_arlock'(2) - Only lower order bits will be connected.
Verilog Output written to : /home/ubuntu/final_project/Final_project_modification_after_presentation/vivado_final_new_new_from_lab4-2/vvd_caravel_fpga/vvd_caravel_fpga.gen/sources_1/bd/design_1/sim/design_1.v
Verilog Output written to : /home/ubuntu/final_project/Final_project_modification_after_presentation/vivado_final_new_new_from_lab4-2/vvd_caravel_fpga/vvd_caravel_fpga.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block caravel_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/ubuntu/final_project/Final_project_modification_after_presentation/vivado_final_new_new_from_lab4-2/vvd_caravel_fpga/vvd_caravel_fpga.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/ubuntu/final_project/Final_project_modification_after_presentation/vivado_final_new_new_from_lab4-2/vvd_caravel_fpga/vvd_caravel_fpga.gen/sources_1/bd/design_1/ip/design_1_auto_us_0/design_1_auto_us_0_ooc.xdc'
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s00_couplers/auto_us .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/ubuntu/final_project/Final_project_modification_after_presentation/vivado_final_new_new_from_lab4-2/vvd_caravel_fpga/vvd_caravel_fpga.gen/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file /home/ubuntu/final_project/Final_project_modification_after_presentation/vivado_final_new_new_from_lab4-2/vvd_caravel_fpga/vvd_caravel_fpga.gen/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Hardware Definition File /home/ubuntu/final_project/Final_project_modification_after_presentation/vivado_final_new_new_from_lab4-2/vvd_caravel_fpga/vvd_caravel_fpga.gen/sources_1/bd/design_1/synth/design_1.hwdef
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_0, cache-ID = 5489b80d248abb6a; cache size = 5.529 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_1, cache-ID = 3553e72f39191246; cache size = 5.529 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_us_0, cache-ID = f17fe39e1d09bcf3; cache size = 5.529 MB.
WARNING: [Vivado 12-7122] Auto Incremental Compile:: No reference checkpoint was found in run synth_1. Auto-incremental flow will not be run, the standard flow will be run instead.
[Sun Jan 21 16:36:11 2024] Launched design_1_caravel_0_0_synth_1...
Run output will be captured here: /home/ubuntu/final_project/Final_project_modification_after_presentation/vivado_final_new_new_from_lab4-2/vvd_caravel_fpga/vvd_caravel_fpga.runs/design_1_caravel_0_0_synth_1/runme.log
[Sun Jan 21 16:36:11 2024] Launched synth_1...
Run output will be captured here: /home/ubuntu/final_project/Final_project_modification_after_presentation/vivado_final_new_new_from_lab4-2/vvd_caravel_fpga/vvd_caravel_fpga.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 7949.742 ; gain = 108.969 ; free physical = 1930 ; free virtual = 4694
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7z020clg400-1
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-454] Reading design checkpoint '/home/ubuntu/final_project/Final_project_modification_after_presentation/vivado_final_new_new_from_lab4-2/vvd_caravel_fpga/vvd_caravel_fpga.gen/sources_1/bd/design_1/ip/design_1_blk_mem_gen_0_0/design_1_blk_mem_gen_0_0.dcp' for cell 'design_1_i/blk_mem_gen_0'
INFO: [Project 1-454] Reading design checkpoint '/home/ubuntu/final_project/Final_project_modification_after_presentation/vivado_final_new_new_from_lab4-2/vvd_caravel_fpga/vvd_caravel_fpga.gen/sources_1/bd/design_1/ip/design_1_caravel_0_0/design_1_caravel_0_0.dcp' for cell 'design_1_i/caravel_0'
INFO: [Project 1-454] Reading design checkpoint '/home/ubuntu/final_project/Final_project_modification_after_presentation/vivado_final_new_new_from_lab4-2/vvd_caravel_fpga/vvd_caravel_fpga.gen/sources_1/bd/design_1/ip/design_1_caravel_ps_0_0/design_1_caravel_ps_0_0.dcp' for cell 'design_1_i/caravel_ps_0'
INFO: [Project 1-454] Reading design checkpoint '/home/ubuntu/final_project/Final_project_modification_after_presentation/vivado_final_new_new_from_lab4-2/vvd_caravel_fpga/vvd_caravel_fpga.gen/sources_1/bd/design_1/ip/design_1_output_pin_0_0/design_1_output_pin_0_0.dcp' for cell 'design_1_i/output_pin_0'
INFO: [Project 1-454] Reading design checkpoint '/home/ubuntu/final_project/Final_project_modification_after_presentation/vivado_final_new_new_from_lab4-2/vvd_caravel_fpga/vvd_caravel_fpga.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.dcp' for cell 'design_1_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint '/home/ubuntu/final_project/Final_project_modification_after_presentation/vivado_final_new_new_from_lab4-2/vvd_caravel_fpga/vvd_caravel_fpga.gen/sources_1/bd/design_1/ip/design_1_read_romcode_0_0/design_1_read_romcode_0_0.dcp' for cell 'design_1_i/read_romcode_0'
INFO: [Project 1-454] Reading design checkpoint '/home/ubuntu/final_project/Final_project_modification_after_presentation/vivado_final_new_new_from_lab4-2/vvd_caravel_fpga/vvd_caravel_fpga.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_10M_0/design_1_rst_ps7_0_10M_0.dcp' for cell 'design_1_i/rst_ps7_0_10M'
INFO: [Project 1-454] Reading design checkpoint '/home/ubuntu/final_project/Final_project_modification_after_presentation/vivado_final_new_new_from_lab4-2/vvd_caravel_fpga/vvd_caravel_fpga.gen/sources_1/bd/design_1/ip/design_1_spiflash_0_0/design_1_spiflash_0_0.dcp' for cell 'design_1_i/spiflash_0'
INFO: [Project 1-454] Reading design checkpoint '/home/ubuntu/final_project/Final_project_modification_after_presentation/vivado_final_new_new_from_lab4-2/vvd_caravel_fpga/vvd_caravel_fpga.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0.dcp' for cell 'design_1_i/axi_mem_intercon/s00_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint '/home/ubuntu/final_project/Final_project_modification_after_presentation/vivado_final_new_new_from_lab4-2/vvd_caravel_fpga/vvd_caravel_fpga.gen/sources_1/bd/design_1/ip/design_1_auto_us_0/design_1_auto_us_0.dcp' for cell 'design_1_i/axi_mem_intercon/s00_couplers/auto_us'
INFO: [Project 1-454] Reading design checkpoint '/home/ubuntu/final_project/Final_project_modification_after_presentation/vivado_final_new_new_from_lab4-2/vvd_caravel_fpga/vvd_caravel_fpga.gen/sources_1/bd/design_1/ip/design_1_xbar_0/design_1_xbar_0.dcp' for cell 'design_1_i/ps7_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint '/home/ubuntu/final_project/Final_project_modification_after_presentation/vivado_final_new_new_from_lab4-2/vvd_caravel_fpga/vvd_caravel_fpga.gen/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1.dcp' for cell 'design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc'
Netlist sorting complete. Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.09 . Memory (MB): peak = 9410.641 ; gain = 0.000 ; free physical = 2316 ; free virtual = 4127
INFO: [Netlist 29-17] Analyzing 805 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/ubuntu/final_project/Final_project_modification_after_presentation/vivado_final_new_new_from_lab4-2/vvd_caravel_fpga/vvd_caravel_fpga.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Finished Parsing XDC File [/home/ubuntu/final_project/Final_project_modification_after_presentation/vivado_final_new_new_from_lab4-2/vvd_caravel_fpga/vvd_caravel_fpga.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Parsing XDC File [/home/ubuntu/final_project/Final_project_modification_after_presentation/vivado_final_new_new_from_lab4-2/vvd_caravel_fpga/vvd_caravel_fpga.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_10M_0/design_1_rst_ps7_0_10M_0_board.xdc] for cell 'design_1_i/rst_ps7_0_10M/U0'
Finished Parsing XDC File [/home/ubuntu/final_project/Final_project_modification_after_presentation/vivado_final_new_new_from_lab4-2/vvd_caravel_fpga/vvd_caravel_fpga.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_10M_0/design_1_rst_ps7_0_10M_0_board.xdc] for cell 'design_1_i/rst_ps7_0_10M/U0'
Parsing XDC File [/home/ubuntu/final_project/Final_project_modification_after_presentation/vivado_final_new_new_from_lab4-2/vvd_caravel_fpga/vvd_caravel_fpga.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_10M_0/design_1_rst_ps7_0_10M_0.xdc] for cell 'design_1_i/rst_ps7_0_10M/U0'
Finished Parsing XDC File [/home/ubuntu/final_project/Final_project_modification_after_presentation/vivado_final_new_new_from_lab4-2/vvd_caravel_fpga/vvd_caravel_fpga.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_10M_0/design_1_rst_ps7_0_10M_0.xdc] for cell 'design_1_i/rst_ps7_0_10M/U0'
Parsing XDC File [/home/ubuntu/final_project/Final_project_modification_after_presentation/vivado_final_new_new_from_lab4-2/vvd_caravel_fpga/vvd_caravel_fpga.srcs/constrs_1/new/timing_constraint.xdc]
WARNING: [Vivado 12-584] No ports matched 'wb_clk_i'. [/home/ubuntu/final_project/Final_project_modification_after_presentation/vivado_final_new_new_from_lab4-2/vvd_caravel_fpga/vvd_caravel_fpga.srcs/constrs_1/new/timing_constraint.xdc:1]
CRITICAL WARNING: [Vivado 12-4739] create_clock:No valid object(s) found for '-objects [get_ports wb_clk_i]'. [/home/ubuntu/final_project/Final_project_modification_after_presentation/vivado_final_new_new_from_lab4-2/vvd_caravel_fpga/vvd_caravel_fpga.srcs/constrs_1/new/timing_constraint.xdc:1]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
Finished Parsing XDC File [/home/ubuntu/final_project/Final_project_modification_after_presentation/vivado_final_new_new_from_lab4-2/vvd_caravel_fpga/vvd_caravel_fpga.srcs/constrs_1/new/timing_constraint.xdc]
Parsing XDC File [/home/ubuntu/final_project/Final_project_modification_after_presentation/vivado_final_new_new_from_lab4-2/vvd_caravel_fpga/vvd_caravel_fpga.gen/sources_1/bd/design_1/ip/design_1_auto_us_0/design_1_auto_us_0_clocks.xdc] for cell 'design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst'
Finished Parsing XDC File [/home/ubuntu/final_project/Final_project_modification_after_presentation/vivado_final_new_new_from_lab4-2/vvd_caravel_fpga/vvd_caravel_fpga.gen/sources_1/bd/design_1/ip/design_1_auto_us_0/design_1_auto_us_0_clocks.xdc] for cell 'design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst'
INFO: [Project 1-1714] 1 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 9527.113 ; gain = 0.000 ; free physical = 2195 ; free virtual = 4007
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 69 instances were transformed.
  RAM16X1S => RAM32X1S (RAMS32): 64 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 4 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 1 instance 

open_run: Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 9685.938 ; gain = 293.242 ; free physical = 2111 ; free virtual = 3933
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/ubuntu/final_project/Final_project_modification_after_presentation/vivado_final_new_new_from_lab4-2/vvd_caravel_fpga/vvd_caravel_fpga.srcs/sources_1/bd/design_1/design_1.bd]
refresh_design
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/ubuntu/final_project/Final_project_modification_after_presentation/vivado_final_new_new_from_lab4-2/vvd_caravel_fpga/vvd_caravel_fpga.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Finished Parsing XDC File [/home/ubuntu/final_project/Final_project_modification_after_presentation/vivado_final_new_new_from_lab4-2/vvd_caravel_fpga/vvd_caravel_fpga.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Parsing XDC File [/home/ubuntu/final_project/Final_project_modification_after_presentation/vivado_final_new_new_from_lab4-2/vvd_caravel_fpga/vvd_caravel_fpga.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_10M_0/design_1_rst_ps7_0_10M_0_board.xdc] for cell 'design_1_i/rst_ps7_0_10M/U0'
Finished Parsing XDC File [/home/ubuntu/final_project/Final_project_modification_after_presentation/vivado_final_new_new_from_lab4-2/vvd_caravel_fpga/vvd_caravel_fpga.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_10M_0/design_1_rst_ps7_0_10M_0_board.xdc] for cell 'design_1_i/rst_ps7_0_10M/U0'
Parsing XDC File [/home/ubuntu/final_project/Final_project_modification_after_presentation/vivado_final_new_new_from_lab4-2/vvd_caravel_fpga/vvd_caravel_fpga.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_10M_0/design_1_rst_ps7_0_10M_0.xdc] for cell 'design_1_i/rst_ps7_0_10M/U0'
Finished Parsing XDC File [/home/ubuntu/final_project/Final_project_modification_after_presentation/vivado_final_new_new_from_lab4-2/vvd_caravel_fpga/vvd_caravel_fpga.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_10M_0/design_1_rst_ps7_0_10M_0.xdc] for cell 'design_1_i/rst_ps7_0_10M/U0'
Parsing XDC File [/home/ubuntu/final_project/Final_project_modification_after_presentation/vivado_final_new_new_from_lab4-2/vvd_caravel_fpga/vvd_caravel_fpga.srcs/constrs_1/new/timing_constraint.xdc]
WARNING: [Vivado 12-584] No ports matched 'clock'. [/home/ubuntu/final_project/Final_project_modification_after_presentation/vivado_final_new_new_from_lab4-2/vvd_caravel_fpga/vvd_caravel_fpga.srcs/constrs_1/new/timing_constraint.xdc:1]
CRITICAL WARNING: [Vivado 12-4739] create_clock:No valid object(s) found for '-objects [get_ports clock]'. [/home/ubuntu/final_project/Final_project_modification_after_presentation/vivado_final_new_new_from_lab4-2/vvd_caravel_fpga/vvd_caravel_fpga.srcs/constrs_1/new/timing_constraint.xdc:1]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
Finished Parsing XDC File [/home/ubuntu/final_project/Final_project_modification_after_presentation/vivado_final_new_new_from_lab4-2/vvd_caravel_fpga/vvd_caravel_fpga.srcs/constrs_1/new/timing_constraint.xdc]
Parsing XDC File [/home/ubuntu/final_project/Final_project_modification_after_presentation/vivado_final_new_new_from_lab4-2/vvd_caravel_fpga/vvd_caravel_fpga.gen/sources_1/bd/design_1/ip/design_1_auto_us_0/design_1_auto_us_0_clocks.xdc] for cell 'design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst'
Finished Parsing XDC File [/home/ubuntu/final_project/Final_project_modification_after_presentation/vivado_final_new_new_from_lab4-2/vvd_caravel_fpga/vvd_caravel_fpga.gen/sources_1/bd/design_1/ip/design_1_auto_us_0/design_1_auto_us_0_clocks.xdc] for cell 'design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst'
INFO: [Project 1-1714] 1 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
reset_run synth_1
INFO: [Project 1-1160] Copying file /home/ubuntu/final_project/Final_project_modification_after_presentation/vivado_final_new_new_from_lab4-2/vvd_caravel_fpga/vvd_caravel_fpga.runs/synth_1/design_1_wrapper.dcp to /home/ubuntu/final_project/Final_project_modification_after_presentation/vivado_final_new_new_from_lab4-2/vvd_caravel_fpga/vvd_caravel_fpga.srcs/utils_1/imports/synth_1 and adding it to utils fileset
launch_runs synth_1 -jobs 2
[Sun Jan 21 16:40:07 2024] Launched synth_1...
Run output will be captured here: /home/ubuntu/final_project/Final_project_modification_after_presentation/vivado_final_new_new_from_lab4-2/vvd_caravel_fpga/vvd_caravel_fpga.runs/synth_1/runme.log
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_2
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
reset_run synth_1
INFO: [Project 1-1161] Replacing file /home/ubuntu/final_project/Final_project_modification_after_presentation/vivado_final_new_new_from_lab4-2/vvd_caravel_fpga/vvd_caravel_fpga.srcs/utils_1/imports/synth_1/design_1_wrapper.dcp with file /home/ubuntu/final_project/Final_project_modification_after_presentation/vivado_final_new_new_from_lab4-2/vvd_caravel_fpga/vvd_caravel_fpga.runs/synth_1/design_1_wrapper.dcp
launch_runs synth_1 -jobs 2
[Sun Jan 21 16:42:08 2024] Launched synth_1...
Run output will be captured here: /home/ubuntu/final_project/Final_project_modification_after_presentation/vivado_final_new_new_from_lab4-2/vvd_caravel_fpga/vvd_caravel_fpga.runs/synth_1/runme.log
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_3
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/ubuntu/final_project/Final_project_modification_after_presentation/vivado_final_new_new_from_lab4-2/vvd_caravel_fpga/vvd_caravel_fpga.srcs/sources_1/bd/design_1/design_1.bd]
refresh_design
INFO: [Project 1-454] Reading design checkpoint '/home/ubuntu/final_project/Final_project_modification_after_presentation/vivado_final_new_new_from_lab4-2/vvd_caravel_fpga/vvd_caravel_fpga.gen/sources_1/bd/design_1/ip/design_1_blk_mem_gen_0_0/design_1_blk_mem_gen_0_0.dcp' for cell 'design_1_i/blk_mem_gen_0'
INFO: [Project 1-454] Reading design checkpoint '/home/ubuntu/final_project/Final_project_modification_after_presentation/vivado_final_new_new_from_lab4-2/vvd_caravel_fpga/vvd_caravel_fpga.gen/sources_1/bd/design_1/ip/design_1_caravel_0_0/design_1_caravel_0_0.dcp' for cell 'design_1_i/caravel_0'
INFO: [Project 1-454] Reading design checkpoint '/home/ubuntu/final_project/Final_project_modification_after_presentation/vivado_final_new_new_from_lab4-2/vvd_caravel_fpga/vvd_caravel_fpga.gen/sources_1/bd/design_1/ip/design_1_caravel_ps_0_0/design_1_caravel_ps_0_0.dcp' for cell 'design_1_i/caravel_ps_0'
INFO: [Project 1-454] Reading design checkpoint '/home/ubuntu/final_project/Final_project_modification_after_presentation/vivado_final_new_new_from_lab4-2/vvd_caravel_fpga/vvd_caravel_fpga.gen/sources_1/bd/design_1/ip/design_1_output_pin_0_0/design_1_output_pin_0_0.dcp' for cell 'design_1_i/output_pin_0'
INFO: [Project 1-454] Reading design checkpoint '/home/ubuntu/final_project/Final_project_modification_after_presentation/vivado_final_new_new_from_lab4-2/vvd_caravel_fpga/vvd_caravel_fpga.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.dcp' for cell 'design_1_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint '/home/ubuntu/final_project/Final_project_modification_after_presentation/vivado_final_new_new_from_lab4-2/vvd_caravel_fpga/vvd_caravel_fpga.gen/sources_1/bd/design_1/ip/design_1_read_romcode_0_0/design_1_read_romcode_0_0.dcp' for cell 'design_1_i/read_romcode_0'
INFO: [Project 1-454] Reading design checkpoint '/home/ubuntu/final_project/Final_project_modification_after_presentation/vivado_final_new_new_from_lab4-2/vvd_caravel_fpga/vvd_caravel_fpga.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_10M_0/design_1_rst_ps7_0_10M_0.dcp' for cell 'design_1_i/rst_ps7_0_10M'
INFO: [Project 1-454] Reading design checkpoint '/home/ubuntu/final_project/Final_project_modification_after_presentation/vivado_final_new_new_from_lab4-2/vvd_caravel_fpga/vvd_caravel_fpga.gen/sources_1/bd/design_1/ip/design_1_spiflash_0_0/design_1_spiflash_0_0.dcp' for cell 'design_1_i/spiflash_0'
INFO: [Project 1-454] Reading design checkpoint '/home/ubuntu/final_project/Final_project_modification_after_presentation/vivado_final_new_new_from_lab4-2/vvd_caravel_fpga/vvd_caravel_fpga.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0.dcp' for cell 'design_1_i/axi_mem_intercon/s00_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint '/home/ubuntu/final_project/Final_project_modification_after_presentation/vivado_final_new_new_from_lab4-2/vvd_caravel_fpga/vvd_caravel_fpga.gen/sources_1/bd/design_1/ip/design_1_auto_us_0/design_1_auto_us_0.dcp' for cell 'design_1_i/axi_mem_intercon/s00_couplers/auto_us'
INFO: [Project 1-454] Reading design checkpoint '/home/ubuntu/final_project/Final_project_modification_after_presentation/vivado_final_new_new_from_lab4-2/vvd_caravel_fpga/vvd_caravel_fpga.gen/sources_1/bd/design_1/ip/design_1_xbar_0/design_1_xbar_0.dcp' for cell 'design_1_i/ps7_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint '/home/ubuntu/final_project/Final_project_modification_after_presentation/vivado_final_new_new_from_lab4-2/vvd_caravel_fpga/vvd_caravel_fpga.gen/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1.dcp' for cell 'design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc'
Netlist sorting complete. Time (s): cpu = 00:00:00.1 ; elapsed = 00:00:00.1 . Memory (MB): peak = 10205.691 ; gain = 0.000 ; free physical = 2478 ; free virtual = 3524
INFO: [Netlist 29-17] Analyzing 805 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/ubuntu/final_project/Final_project_modification_after_presentation/vivado_final_new_new_from_lab4-2/vvd_caravel_fpga/vvd_caravel_fpga.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Finished Parsing XDC File [/home/ubuntu/final_project/Final_project_modification_after_presentation/vivado_final_new_new_from_lab4-2/vvd_caravel_fpga/vvd_caravel_fpga.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Parsing XDC File [/home/ubuntu/final_project/Final_project_modification_after_presentation/vivado_final_new_new_from_lab4-2/vvd_caravel_fpga/vvd_caravel_fpga.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_10M_0/design_1_rst_ps7_0_10M_0_board.xdc] for cell 'design_1_i/rst_ps7_0_10M/U0'
Finished Parsing XDC File [/home/ubuntu/final_project/Final_project_modification_after_presentation/vivado_final_new_new_from_lab4-2/vvd_caravel_fpga/vvd_caravel_fpga.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_10M_0/design_1_rst_ps7_0_10M_0_board.xdc] for cell 'design_1_i/rst_ps7_0_10M/U0'
Parsing XDC File [/home/ubuntu/final_project/Final_project_modification_after_presentation/vivado_final_new_new_from_lab4-2/vvd_caravel_fpga/vvd_caravel_fpga.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_10M_0/design_1_rst_ps7_0_10M_0.xdc] for cell 'design_1_i/rst_ps7_0_10M/U0'
Finished Parsing XDC File [/home/ubuntu/final_project/Final_project_modification_after_presentation/vivado_final_new_new_from_lab4-2/vvd_caravel_fpga/vvd_caravel_fpga.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_10M_0/design_1_rst_ps7_0_10M_0.xdc] for cell 'design_1_i/rst_ps7_0_10M/U0'
Parsing XDC File [/home/ubuntu/final_project/Final_project_modification_after_presentation/vivado_final_new_new_from_lab4-2/vvd_caravel_fpga/vvd_caravel_fpga.srcs/constrs_1/new/timing_constraint.xdc]
WARNING: [Vivado 12-584] No ports matched 'clock'. [/home/ubuntu/final_project/Final_project_modification_after_presentation/vivado_final_new_new_from_lab4-2/vvd_caravel_fpga/vvd_caravel_fpga.srcs/constrs_1/new/timing_constraint.xdc:1]
CRITICAL WARNING: [Vivado 12-4739] create_clock:No valid object(s) found for '-objects [get_ports clock]'. [/home/ubuntu/final_project/Final_project_modification_after_presentation/vivado_final_new_new_from_lab4-2/vvd_caravel_fpga/vvd_caravel_fpga.srcs/constrs_1/new/timing_constraint.xdc:1]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
Finished Parsing XDC File [/home/ubuntu/final_project/Final_project_modification_after_presentation/vivado_final_new_new_from_lab4-2/vvd_caravel_fpga/vvd_caravel_fpga.srcs/constrs_1/new/timing_constraint.xdc]
Parsing XDC File [/home/ubuntu/final_project/Final_project_modification_after_presentation/vivado_final_new_new_from_lab4-2/vvd_caravel_fpga/vvd_caravel_fpga.gen/sources_1/bd/design_1/ip/design_1_auto_us_0/design_1_auto_us_0_clocks.xdc] for cell 'design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst'
Finished Parsing XDC File [/home/ubuntu/final_project/Final_project_modification_after_presentation/vivado_final_new_new_from_lab4-2/vvd_caravel_fpga/vvd_caravel_fpga.gen/sources_1/bd/design_1/ip/design_1_auto_us_0/design_1_auto_us_0_clocks.xdc] for cell 'design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst'
INFO: [Project 1-1714] 1 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 10245.711 ; gain = 63.258 ; free physical = 2368 ; free virtual = 3418
open_bd_design {/home/ubuntu/final_project/Final_project_modification_after_presentation/vivado_final_new_new_from_lab4-2/vvd_caravel_fpga/vvd_caravel_fpga.srcs/sources_1/bd/design_1/design_1.bd}
reset_run synth_1
INFO: [Project 1-1161] Replacing file /home/ubuntu/final_project/Final_project_modification_after_presentation/vivado_final_new_new_from_lab4-2/vvd_caravel_fpga/vvd_caravel_fpga.srcs/utils_1/imports/synth_1/design_1_wrapper.dcp with file /home/ubuntu/final_project/Final_project_modification_after_presentation/vivado_final_new_new_from_lab4-2/vvd_caravel_fpga/vvd_caravel_fpga.runs/synth_1/design_1_wrapper.dcp
launch_runs synth_1 -jobs 2
[Sun Jan 21 16:48:07 2024] Launched synth_1...
Run output will be captured here: /home/ubuntu/final_project/Final_project_modification_after_presentation/vivado_final_new_new_from_lab4-2/vvd_caravel_fpga/vvd_caravel_fpga.runs/synth_1/runme.log
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/ubuntu/final_project/Final_project_modification_after_presentation/vivado_final_new_new_from_lab4-2/vvd_caravel_fpga/vvd_caravel_fpga.srcs/sources_1/bd/design_1/design_1.bd]
refresh_design
INFO: [Project 1-454] Reading design checkpoint '/home/ubuntu/final_project/Final_project_modification_after_presentation/vivado_final_new_new_from_lab4-2/vvd_caravel_fpga/vvd_caravel_fpga.gen/sources_1/bd/design_1/ip/design_1_blk_mem_gen_0_0/design_1_blk_mem_gen_0_0.dcp' for cell 'design_1_i/blk_mem_gen_0'
INFO: [Project 1-454] Reading design checkpoint '/home/ubuntu/final_project/Final_project_modification_after_presentation/vivado_final_new_new_from_lab4-2/vvd_caravel_fpga/vvd_caravel_fpga.gen/sources_1/bd/design_1/ip/design_1_caravel_0_0/design_1_caravel_0_0.dcp' for cell 'design_1_i/caravel_0'
INFO: [Project 1-454] Reading design checkpoint '/home/ubuntu/final_project/Final_project_modification_after_presentation/vivado_final_new_new_from_lab4-2/vvd_caravel_fpga/vvd_caravel_fpga.gen/sources_1/bd/design_1/ip/design_1_caravel_ps_0_0/design_1_caravel_ps_0_0.dcp' for cell 'design_1_i/caravel_ps_0'
INFO: [Project 1-454] Reading design checkpoint '/home/ubuntu/final_project/Final_project_modification_after_presentation/vivado_final_new_new_from_lab4-2/vvd_caravel_fpga/vvd_caravel_fpga.gen/sources_1/bd/design_1/ip/design_1_output_pin_0_0/design_1_output_pin_0_0.dcp' for cell 'design_1_i/output_pin_0'
INFO: [Project 1-454] Reading design checkpoint '/home/ubuntu/final_project/Final_project_modification_after_presentation/vivado_final_new_new_from_lab4-2/vvd_caravel_fpga/vvd_caravel_fpga.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.dcp' for cell 'design_1_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint '/home/ubuntu/final_project/Final_project_modification_after_presentation/vivado_final_new_new_from_lab4-2/vvd_caravel_fpga/vvd_caravel_fpga.gen/sources_1/bd/design_1/ip/design_1_read_romcode_0_0/design_1_read_romcode_0_0.dcp' for cell 'design_1_i/read_romcode_0'
INFO: [Project 1-454] Reading design checkpoint '/home/ubuntu/final_project/Final_project_modification_after_presentation/vivado_final_new_new_from_lab4-2/vvd_caravel_fpga/vvd_caravel_fpga.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_10M_0/design_1_rst_ps7_0_10M_0.dcp' for cell 'design_1_i/rst_ps7_0_10M'
INFO: [Project 1-454] Reading design checkpoint '/home/ubuntu/final_project/Final_project_modification_after_presentation/vivado_final_new_new_from_lab4-2/vvd_caravel_fpga/vvd_caravel_fpga.gen/sources_1/bd/design_1/ip/design_1_spiflash_0_0/design_1_spiflash_0_0.dcp' for cell 'design_1_i/spiflash_0'
INFO: [Project 1-454] Reading design checkpoint '/home/ubuntu/final_project/Final_project_modification_after_presentation/vivado_final_new_new_from_lab4-2/vvd_caravel_fpga/vvd_caravel_fpga.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0.dcp' for cell 'design_1_i/axi_mem_intercon/s00_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint '/home/ubuntu/final_project/Final_project_modification_after_presentation/vivado_final_new_new_from_lab4-2/vvd_caravel_fpga/vvd_caravel_fpga.gen/sources_1/bd/design_1/ip/design_1_auto_us_0/design_1_auto_us_0.dcp' for cell 'design_1_i/axi_mem_intercon/s00_couplers/auto_us'
INFO: [Project 1-454] Reading design checkpoint '/home/ubuntu/final_project/Final_project_modification_after_presentation/vivado_final_new_new_from_lab4-2/vvd_caravel_fpga/vvd_caravel_fpga.gen/sources_1/bd/design_1/ip/design_1_xbar_0/design_1_xbar_0.dcp' for cell 'design_1_i/ps7_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint '/home/ubuntu/final_project/Final_project_modification_after_presentation/vivado_final_new_new_from_lab4-2/vvd_caravel_fpga/vvd_caravel_fpga.gen/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1.dcp' for cell 'design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc'
Netlist sorting complete. Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.08 . Memory (MB): peak = 10245.711 ; gain = 0.000 ; free physical = 2451 ; free virtual = 3469
INFO: [Netlist 29-17] Analyzing 805 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/ubuntu/final_project/Final_project_modification_after_presentation/vivado_final_new_new_from_lab4-2/vvd_caravel_fpga/vvd_caravel_fpga.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Finished Parsing XDC File [/home/ubuntu/final_project/Final_project_modification_after_presentation/vivado_final_new_new_from_lab4-2/vvd_caravel_fpga/vvd_caravel_fpga.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Parsing XDC File [/home/ubuntu/final_project/Final_project_modification_after_presentation/vivado_final_new_new_from_lab4-2/vvd_caravel_fpga/vvd_caravel_fpga.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_10M_0/design_1_rst_ps7_0_10M_0_board.xdc] for cell 'design_1_i/rst_ps7_0_10M/U0'
Finished Parsing XDC File [/home/ubuntu/final_project/Final_project_modification_after_presentation/vivado_final_new_new_from_lab4-2/vvd_caravel_fpga/vvd_caravel_fpga.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_10M_0/design_1_rst_ps7_0_10M_0_board.xdc] for cell 'design_1_i/rst_ps7_0_10M/U0'
Parsing XDC File [/home/ubuntu/final_project/Final_project_modification_after_presentation/vivado_final_new_new_from_lab4-2/vvd_caravel_fpga/vvd_caravel_fpga.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_10M_0/design_1_rst_ps7_0_10M_0.xdc] for cell 'design_1_i/rst_ps7_0_10M/U0'
Finished Parsing XDC File [/home/ubuntu/final_project/Final_project_modification_after_presentation/vivado_final_new_new_from_lab4-2/vvd_caravel_fpga/vvd_caravel_fpga.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_10M_0/design_1_rst_ps7_0_10M_0.xdc] for cell 'design_1_i/rst_ps7_0_10M/U0'
Parsing XDC File [/home/ubuntu/final_project/Final_project_modification_after_presentation/vivado_final_new_new_from_lab4-2/vvd_caravel_fpga/vvd_caravel_fpga.srcs/constrs_1/new/timing_constraint.xdc]
WARNING: [Vivado 12-584] No ports matched 'clock'. [/home/ubuntu/final_project/Final_project_modification_after_presentation/vivado_final_new_new_from_lab4-2/vvd_caravel_fpga/vvd_caravel_fpga.srcs/constrs_1/new/timing_constraint.xdc:1]
CRITICAL WARNING: [Vivado 12-4739] create_clock:No valid object(s) found for '-objects [get_ports clock]'. [/home/ubuntu/final_project/Final_project_modification_after_presentation/vivado_final_new_new_from_lab4-2/vvd_caravel_fpga/vvd_caravel_fpga.srcs/constrs_1/new/timing_constraint.xdc:1]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
Finished Parsing XDC File [/home/ubuntu/final_project/Final_project_modification_after_presentation/vivado_final_new_new_from_lab4-2/vvd_caravel_fpga/vvd_caravel_fpga.srcs/constrs_1/new/timing_constraint.xdc]
Parsing XDC File [/home/ubuntu/final_project/Final_project_modification_after_presentation/vivado_final_new_new_from_lab4-2/vvd_caravel_fpga/vvd_caravel_fpga.gen/sources_1/bd/design_1/ip/design_1_auto_us_0/design_1_auto_us_0_clocks.xdc] for cell 'design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst'
Finished Parsing XDC File [/home/ubuntu/final_project/Final_project_modification_after_presentation/vivado_final_new_new_from_lab4-2/vvd_caravel_fpga/vvd_caravel_fpga.gen/sources_1/bd/design_1/ip/design_1_auto_us_0/design_1_auto_us_0_clocks.xdc] for cell 'design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst'
INFO: [Project 1-1714] 1 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 10245.711 ; gain = 0.000 ; free physical = 2389 ; free virtual = 3410
exit
INFO: [Common 17-206] Exiting Vivado at Sun Jan 21 16:51:31 2024...
