###############################################################
#  Generated by:      Cadence Innovus 20.13-s083_1
#  OS:                Linux x86_64(Host ID r6cad-tsmc40r.stanford.edu)
#  Generated on:      Mon Apr 12 18:26:54 2021
#  Design:            pe_tile_new_unq1
#  Command:           timeDesign -prefix signoff -signoff -reportOnly -outDir reports -expandedViews
###############################################################
Path 1: MET Late External Delay Assertion 
Endpoint:   out_BUS16_S1_T4[15]           (^) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_1_4_id1_reg_15_/Q (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {REGOUT}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Path Delay                    0.350
+ CPPR Adjustment               0.000
= Required Time                 0.350
- Arrival Time                  0.348
= Slack Time                    0.002
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.032
     + Source Insertion Delay            -0.161
     = Beginpoint Arrival Time           -0.129
     +----------------------------------------------------------------------------------------------------------------+ 
     |                Instance                |      Arc      |       Cell       |  Slew | Delay | Arrival | Required | 
     |                                        |               |                  |       |       |  Time   |   Time   | 
     |----------------------------------------+---------------+------------------+-------+-------+---------+----------| 
     |                                        | clk_in ^      |                  | 0.063 |       |  -0.129 |   -0.127 | 
     | sb_wide/CTS_ccl_a_buf_00013            |               | CKBD16BWP40      | 0.064 | 0.002 |  -0.128 |   -0.126 | 
     | sb_wide/CTS_ccl_a_buf_00013            | I ^ -> Z ^    | CKBD16BWP40      | 0.064 | 0.066 |  -0.062 |   -0.060 | 
     | sb_wide/clk_gate_out_1_4_id1_reg/latch |               | CKLNQD3BWP40     | 0.067 | 0.012 |  -0.050 |   -0.048 | 
     | sb_wide/clk_gate_out_1_4_id1_reg/latch | CP ^ -> Q ^   | CKLNQD3BWP40     | 0.078 | 0.086 |   0.036 |    0.038 | 
     | sb_wide/out_1_4_id1_reg_15_            |               | DFQD2BWP40       | 0.078 | 0.000 |   0.036 |    0.038 | 
     | sb_wide/out_1_4_id1_reg_15_            | CP ^ -> Q ^   | DFQD2BWP40       | 0.026 | 0.132 |   0.169 |    0.171 | 
     | sb_wide/U1433                          |               | AO22D4BWP40      | 0.026 | 0.000 |   0.169 |    0.171 | 
     | sb_wide/U1433                          | A1 ^ -> Z ^   | AO22D4BWP40      | 0.216 | 0.160 |   0.329 |    0.331 | 
     | sb_wide                                | out_1_4[15] ^ | sb_unq1          |       |       |   0.348 |    0.350 | 
     |                                        |               | pe_tile_new_unq1 | 0.220 | 0.019 |   0.348 |    0.350 | 
     +----------------------------------------------------------------------------------------------------------------+ 
Path 2: MET Late External Delay Assertion 
Endpoint:   out_BUS1_S2_T0[0]         (^) checked with  leading edge of 'ideal_
clock'
Beginpoint: test_pe/inp_code_reg_4_/Q (^) triggered by  leading edge of 'ideal_
clock'
Path Groups: {REGOUT}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Path Delay                    3.910
+ CPPR Adjustment               0.000
= Required Time                 3.910
- Arrival Time                  3.906
= Slack Time                    0.004
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.032
     + Source Insertion Delay            -0.161
     = Beginpoint Arrival Time           -0.129
     +---------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |       Cell       |  Slew | Delay | Arrival | Required | 
     |                                                    |              |                  |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------------+-------+-------+---------+----------| 
     |                                                    | clk_in ^     |                  | 0.063 |       |  -0.129 |   -0.125 | 
     | CTS_ccl_a_buf_00011                                |              | CKBD20BWP40      | 0.064 | 0.002 |  -0.128 |   -0.123 | 
     | CTS_ccl_a_buf_00011                                | I ^ -> Z ^   | CKBD20BWP40      | 0.048 | 0.061 |  -0.067 |   -0.063 | 
     | test_pe                                            | clk ^        | test_pe_unq1     |       |       |  -0.063 |   -0.058 | 
     | test_pe/clk_gate_op_code_reg/latch                 |              | CKLNQD5BWP40     | 0.049 | 0.004 |  -0.063 |   -0.058 | 
     | test_pe/clk_gate_op_code_reg/latch                 | CP ^ -> Q ^  | CKLNQD5BWP40     | 0.093 | 0.094 |   0.031 |    0.035 | 
     | test_pe/inp_code_reg_4_                            |              | DFCNQD1BWP40     | 0.094 | 0.002 |   0.033 |    0.037 | 
     | test_pe/inp_code_reg_4_                            | CP ^ -> Q ^  | DFCNQD1BWP40     | 0.066 | 0.171 |   0.203 |    0.208 | 
     | test_pe/test_opt_reg_file/U2                       |              | NR2D2BWP40       | 0.066 | 0.000 |   0.203 |    0.208 | 
     | test_pe/test_opt_reg_file/U2                       | A1 ^ -> ZN v | NR2D2BWP40       | 0.024 | 0.026 |   0.230 |    0.234 | 
     | test_pe/test_opt_reg_file/U22                      |              | ND2D3BWP40       | 0.024 | 0.000 |   0.230 |    0.234 | 
     | test_pe/test_opt_reg_file/U22                      | A2 v -> ZN ^ | ND2D3BWP40       | 0.036 | 0.032 |   0.261 |    0.265 | 
     | test_pe/test_opt_reg_file/FE_OFC6_n10              |              | CKBD4BWP40       | 0.036 | 0.000 |   0.262 |    0.266 | 
     | test_pe/test_opt_reg_file/FE_OFC6_n10              | I ^ -> Z ^   | CKBD4BWP40       | 0.067 | 0.060 |   0.322 |    0.326 | 
     | test_pe/test_opt_reg_file/FE_OFC7_n10              |              | CKND3BWP40       | 0.067 | 0.001 |   0.323 |    0.327 | 
     | test_pe/test_opt_reg_file/FE_OFC7_n10              | I ^ -> ZN v  | CKND3BWP40       | 0.050 | 0.051 |   0.374 |    0.378 | 
     | test_pe/test_opt_reg_file/U20                      |              | MUX2D1BWP40      | 0.050 | 0.000 |   0.374 |    0.378 | 
     | test_pe/test_opt_reg_file/U20                      | S v -> Z ^   | MUX2D1BWP40      | 0.247 | 0.211 |   0.585 |    0.589 | 
     | test_pe/test_pe_comp/FE_OFC147_op_b_1              |              | CKBD2BWP40       | 0.247 | 0.002 |   0.587 |    0.591 | 
     | test_pe/test_pe_comp/FE_OFC147_op_b_1              | I ^ -> Z ^   | CKBD2BWP40       | 0.142 | 0.141 |   0.729 |    0.733 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U837   |              | XNR2D0BWP40      | 0.142 | 0.002 |   0.731 |    0.735 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U837   | A1 ^ -> ZN v | XNR2D0BWP40      | 0.038 | 0.108 |   0.839 |    0.843 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U863   |              | OAI22D0BWP40     | 0.038 | 0.000 |   0.839 |    0.843 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U863   | A1 v -> ZN ^ | OAI22D0BWP40     | 0.116 | 0.070 |   0.908 |    0.912 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U871   |              | FA1D0BWP40       | 0.116 | 0.000 |   0.908 |    0.912 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U871   | CI ^ -> S v  | FA1D0BWP40       | 0.049 | 0.154 |   1.062 |    1.066 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U886   |              | FA1D0BWP40       | 0.049 | 0.000 |   1.062 |    1.066 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U886   | CI v -> S v  | FA1D0BWP40       | 0.046 | 0.143 |   1.205 |    1.210 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U867   |              | ND2D0BWP40       | 0.046 | 0.000 |   1.205 |    1.210 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U867   | A1 v -> ZN ^ | ND2D0BWP40       | 0.047 | 0.043 |   1.248 |    1.252 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U891   |              | CKND1BWP40       | 0.047 | 0.000 |   1.248 |    1.252 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U891   | I ^ -> ZN v  | CKND1BWP40       | 0.025 | 0.029 |   1.277 |    1.281 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U892   |              | AOI21D1BWP40     | 0.025 | 0.000 |   1.277 |    1.281 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U892   | B v -> ZN ^  | AOI21D1BWP40     | 0.081 | 0.066 |   1.342 |    1.347 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U894   |              | OAI21D1BWP40     | 0.081 | 0.000 |   1.343 |    1.347 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U894   | A1 ^ -> ZN v | OAI21D1BWP40     | 0.048 | 0.048 |   1.391 |    1.395 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U937   |              | AOI21D1BWP40     | 0.048 | 0.000 |   1.391 |    1.395 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U937   | A1 v -> ZN ^ | AOI21D1BWP40     | 0.072 | 0.056 |   1.446 |    1.450 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U939   |              | OAI21D1BWP40     | 0.072 | 0.000 |   1.446 |    1.450 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U939   | A1 ^ -> ZN v | OAI21D1BWP40     | 0.051 | 0.048 |   1.494 |    1.498 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U988   |              | AOI21D1BWP40     | 0.051 | 0.000 |   1.494 |    1.498 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U988   | A1 v -> ZN ^ | AOI21D1BWP40     | 0.075 | 0.059 |   1.553 |    1.557 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U990   |              | OAI21D1BWP40     | 0.075 | 0.000 |   1.553 |    1.557 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U990   | A1 ^ -> ZN v | OAI21D1BWP40     | 0.057 | 0.053 |   1.605 |    1.609 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1045  |              | AOI21D1BWP40     | 0.057 | 0.000 |   1.605 |    1.609 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1045  | A1 v -> ZN ^ | AOI21D1BWP40     | 0.079 | 0.063 |   1.668 |    1.672 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1073  |              | OAI21D1BWP40     | 0.079 | 0.000 |   1.668 |    1.673 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1073  | A1 ^ -> ZN v | OAI21D1BWP40     | 0.052 | 0.051 |   1.719 |    1.723 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1108  |              | AOI21D3BWP40     | 0.052 | 0.000 |   1.719 |    1.723 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1108  | A1 v -> ZN ^ | AOI21D3BWP40     | 0.052 | 0.045 |   1.764 |    1.768 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/FE_RC_ |              | OAI21D2BWP40     | 0.052 | 0.000 |   1.764 |    1.768 | 
     | 90_0                                               |              |                  |       |       |         |          | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/FE_RC_ | A1 ^ -> ZN v | OAI21D2BWP40     | 0.044 | 0.041 |   1.805 |    1.809 | 
     | 90_0                                               |              |                  |       |       |         |          | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1106  |              | AOI21D1BWP40     | 0.044 | 0.000 |   1.805 |    1.810 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1106  | A2 v -> ZN ^ | AOI21D1BWP40     | 0.103 | 0.078 |   1.883 |    1.887 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1175  |              | OAI21D3BWP40     | 0.103 | 0.000 |   1.883 |    1.887 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1175  | A1 ^ -> ZN v | OAI21D3BWP40     | 0.044 | 0.043 |   1.927 |    1.931 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1207  |              | AOI21D3BWP40     | 0.044 | 0.000 |   1.927 |    1.931 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1207  | A1 v -> ZN ^ | AOI21D3BWP40     | 0.058 | 0.045 |   1.972 |    1.976 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1235  |              | OAI21D2BWP40     | 0.058 | 0.000 |   1.972 |    1.976 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1235  | A1 ^ -> ZN v | OAI21D2BWP40     | 0.045 | 0.040 |   2.012 |    2.016 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1264  |              | AOI21D2BWP40     | 0.045 | 0.000 |   2.012 |    2.016 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1264  | A1 v -> ZN ^ | AOI21D2BWP40     | 0.089 | 0.066 |   2.078 |    2.082 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1289  |              | OAI21D3BWP40     | 0.089 | 0.000 |   2.078 |    2.082 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1289  | A1 ^ -> ZN v | OAI21D3BWP40     | 0.040 | 0.040 |   2.118 |    2.122 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1315  |              | AOI21D3BWP40     | 0.040 | 0.000 |   2.118 |    2.122 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1315  | A1 v -> ZN ^ | AOI21D3BWP40     | 0.058 | 0.045 |   2.163 |    2.167 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1337  |              | OAI21D3BWP40     | 0.058 | 0.000 |   2.163 |    2.167 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1337  | A1 ^ -> ZN v | OAI21D3BWP40     | 0.046 | 0.037 |   2.201 |    2.205 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1360  |              | AOI21D3BWP40     | 0.046 | 0.000 |   2.201 |    2.205 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1360  | A1 v -> ZN ^ | AOI21D3BWP40     | 0.061 | 0.048 |   2.248 |    2.252 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1379  |              | OAI21D3BWP40     | 0.061 | 0.000 |   2.248 |    2.253 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1379  | A1 ^ -> ZN v | OAI21D3BWP40     | 0.039 | 0.032 |   2.281 |    2.285 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1399  |              | AOI21D1BWP40     | 0.039 | 0.000 |   2.281 |    2.285 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1399  | A1 v -> ZN ^ | AOI21D1BWP40     | 0.084 | 0.060 |   2.341 |    2.345 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1415  |              | OAI21D1BWP40     | 0.084 | 0.000 |   2.341 |    2.345 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1415  | A1 ^ -> ZN v | OAI21D1BWP40     | 0.053 | 0.052 |   2.393 |    2.397 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1432  |              | AOI21D1BWP40     | 0.053 | 0.000 |   2.393 |    2.397 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1432  | A1 v -> ZN ^ | AOI21D1BWP40     | 0.097 | 0.071 |   2.464 |    2.469 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1445  |              | OAI21D1BWP40     | 0.097 | 0.000 |   2.465 |    2.469 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1445  | A1 ^ -> ZN v | OAI21D1BWP40     | 0.055 | 0.056 |   2.520 |    2.524 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1457  |              | XNR2D1BWP40      | 0.055 | 0.000 |   2.520 |    2.524 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1457  | A1 v -> ZN v | XNR2D1BWP40      | 0.044 | 0.084 |   2.605 |    2.609 | 
     | test_pe/test_pe_comp/U363                          |              | AOI22D1BWP40     | 0.044 | 0.000 |   2.605 |    2.609 | 
     | test_pe/test_pe_comp/U363                          | A2 v -> ZN ^ | AOI22D1BWP40     | 0.085 | 0.060 |   2.665 |    2.669 | 
     | test_pe/test_pe_comp/FE_RC_73_0                    |              | ND4D1BWP40       | 0.085 | 0.000 |   2.665 |    2.669 | 
     | test_pe/test_pe_comp/FE_RC_73_0                    | A2 ^ -> ZN v | ND4D1BWP40       | 0.057 | 0.062 |   2.727 |    2.731 | 
     | test_pe/test_pe_comp/U396                          |              | AO22D1BWP40      | 0.057 | 0.000 |   2.727 |    2.731 | 
     | test_pe/test_pe_comp/U396                          | A2 v -> Z v  | AO22D1BWP40      | 0.041 | 0.099 |   2.826 |    2.830 | 
     | test_pe/C662                                       |              | CKOR2D1BWP40     | 0.041 | 0.000 |   2.826 |    2.830 | 
     | test_pe/C662                                       | A2 v -> Z v  | CKOR2D1BWP40     | 0.020 | 0.052 |   2.878 |    2.882 | 
     | test_pe/C661                                       |              | CKOR2D1BWP40     | 0.020 | 0.000 |   2.878 |    2.882 | 
     | test_pe/C661                                       | A1 v -> Z v  | CKOR2D1BWP40     | 0.020 | 0.040 |   2.918 |    2.922 | 
     | test_pe/C660                                       |              | CKOR2D1BWP40     | 0.020 | 0.000 |   2.918 |    2.922 | 
     | test_pe/C660                                       | A1 v -> Z v  | CKOR2D1BWP40     | 0.017 | 0.040 |   2.958 |    2.962 | 
     | test_pe/C659                                       |              | CKOR2D2BWP40     | 0.017 | 0.000 |   2.958 |    2.962 | 
     | test_pe/C659                                       | A1 v -> Z v  | CKOR2D2BWP40     | 0.017 | 0.037 |   2.995 |    2.999 | 
     | test_pe/FE_RC_34_0                                 |              | CKOR2D2BWP40     | 0.017 | 0.000 |   2.995 |    2.999 | 
     | test_pe/FE_RC_34_0                                 | A2 v -> Z v  | CKOR2D2BWP40     | 0.020 | 0.042 |   3.037 |    3.041 | 
     | test_pe/FE_RC_33_0                                 |              | CKOR2D2BWP40     | 0.020 | 0.000 |   3.037 |    3.041 | 
     | test_pe/FE_RC_33_0                                 | A1 v -> Z v  | CKOR2D2BWP40     | 0.018 | 0.038 |   3.075 |    3.079 | 
     | test_pe/FE_RC_44_0                                 |              | CKOR2D2BWP40     | 0.018 | 0.000 |   3.075 |    3.079 | 
     | test_pe/FE_RC_44_0                                 | A1 v -> Z v  | CKOR2D2BWP40     | 0.017 | 0.037 |   3.111 |    3.115 | 
     | test_pe/FE_RC_43_0                                 |              | CKOR2D2BWP40     | 0.017 | 0.000 |   3.111 |    3.115 | 
     | test_pe/FE_RC_43_0                                 | A1 v -> Z v  | CKOR2D2BWP40     | 0.014 | 0.037 |   3.148 |    3.152 | 
     | test_pe/C653                                       |              | CKOR2D2BWP40     | 0.014 | 0.000 |   3.148 |    3.152 | 
     | test_pe/C653                                       | A1 v -> Z v  | CKOR2D2BWP40     | 0.021 | 0.038 |   3.186 |    3.190 | 
     | test_pe/C652                                       |              | CKOR2D2BWP40     | 0.021 | 0.000 |   3.186 |    3.190 | 
     | test_pe/C652                                       | A1 v -> Z v  | CKOR2D2BWP40     | 0.019 | 0.039 |   3.225 |    3.229 | 
     | test_pe/C651                                       |              | CKOR2D2BWP40     | 0.019 | 0.000 |   3.225 |    3.229 | 
     | test_pe/C651                                       | A1 v -> Z v  | CKOR2D2BWP40     | 0.018 | 0.038 |   3.263 |    3.267 | 
     | test_pe/FE_RC_41_0                                 |              | CKOR2D1BWP40     | 0.018 | 0.000 |   3.263 |    3.267 | 
     | test_pe/FE_RC_41_0                                 | A2 v -> Z v  | CKOR2D1BWP40     | 0.017 | 0.045 |   3.308 |    3.312 | 
     | test_pe/C648                                       |              | CKOR2D2BWP40     | 0.017 | 0.000 |   3.308 |    3.312 | 
     | test_pe/C648                                       | A1 v -> Z v  | CKOR2D2BWP40     | 0.023 | 0.042 |   3.350 |    3.354 | 
     | test_pe/FE_RC_36_0                                 |              | OAI211D2BWP40    | 0.023 | 0.000 |   3.350 |    3.354 | 
     | test_pe/FE_RC_36_0                                 | A2 v -> ZN ^ | OAI211D2BWP40    | 0.049 | 0.035 |   3.385 |    3.389 | 
     | test_pe/U28                                        |              | XNR2D1BWP40      | 0.049 | 0.000 |   3.385 |    3.389 | 
     | test_pe/U28                                        | A2 ^ -> ZN v | XNR2D1BWP40      | 0.028 | 0.084 |   3.469 |    3.474 | 
     | test_pe/U29                                        |              | OAI32D2BWP40     | 0.028 | 0.000 |   3.469 |    3.474 | 
     | test_pe/U29                                        | B2 v -> ZN ^ | OAI32D2BWP40     | 0.093 | 0.059 |   3.528 |    3.533 | 
     | test_pe/FE_OCPC12_pe_out_res_p                     |              | BUFFD6BWP40      | 0.093 | 0.000 |   3.528 |    3.533 | 
     | test_pe/FE_OCPC12_pe_out_res_p                     | I ^ -> Z ^   | BUFFD6BWP40      | 0.032 | 0.062 |   3.590 |    3.594 | 
     | test_pe                                            | res_p ^      | test_pe_unq1     |       |       |   3.592 |    3.596 | 
     | sb_1b/FE_OFC12_pe_out_res_p                        |              | BUFFD10BWP40     | 0.032 | 0.001 |   3.592 |    3.596 | 
     | sb_1b/FE_OFC12_pe_out_res_p                        | I ^ -> Z ^   | BUFFD10BWP40     | 0.046 | 0.050 |   3.642 |    3.646 | 
     | sb_1b/U50                                          |              | AOI22D1BWP40     | 0.046 | 0.003 |   3.645 |    3.649 | 
     | sb_1b/U50                                          | A2 ^ -> ZN v | AOI22D1BWP40     | 0.063 | 0.039 |   3.684 |    3.688 | 
     | sb_1b/U125                                         |              | AOI22D2BWP40     | 0.063 | 0.000 |   3.684 |    3.688 | 
     | sb_1b/U125                                         | A2 v -> ZN ^ | AOI22D2BWP40     | 0.098 | 0.085 |   3.769 |    3.773 | 
     | sb_1b/U126                                         |              | MUX2D4BWP40      | 0.098 | 0.000 |   3.769 |    3.773 | 
     | sb_1b/U126                                         | I0 ^ -> Z ^  | MUX2D4BWP40      | 0.112 | 0.130 |   3.898 |    3.903 | 
     | sb_1b                                              | out_2_0[0] ^ | sb_unq2          |       |       |   3.906 |    3.910 | 
     |                                                    |              | pe_tile_new_unq1 | 0.113 | 0.007 |   3.906 |    3.910 | 
     +---------------------------------------------------------------------------------------------------------------------------+ 
Path 3: MET Late External Delay Assertion 
Endpoint:   out_BUS16_S2_T4[3]           (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_2_4_id1_reg_3_/Q (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {REGOUT}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Path Delay                    0.350
+ CPPR Adjustment               0.000
= Required Time                 0.350
- Arrival Time                  0.345
= Slack Time                    0.005
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.032
     + Source Insertion Delay            -0.161
     = Beginpoint Arrival Time           -0.129
     +---------------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc      |       Cell       |  Slew | Delay | Arrival | Required | 
     |                                        |              |                  |       |       |  Time   |   Time   | 
     |----------------------------------------+--------------+------------------+-------+-------+---------+----------| 
     |                                        | clk_in ^     |                  | 0.063 |       |  -0.129 |   -0.124 | 
     | sb_wide/CTS_ccl_a_buf_00013            |              | CKBD16BWP40      | 0.064 | 0.002 |  -0.128 |   -0.123 | 
     | sb_wide/CTS_ccl_a_buf_00013            | I ^ -> Z ^   | CKBD16BWP40      | 0.064 | 0.066 |  -0.062 |   -0.057 | 
     | sb_wide/clk_gate_out_2_4_id1_reg/latch |              | CKLNQD3BWP40     | 0.067 | 0.008 |  -0.054 |   -0.049 | 
     | sb_wide/clk_gate_out_2_4_id1_reg/latch | CP ^ -> Q ^  | CKLNQD3BWP40     | 0.080 | 0.087 |   0.033 |    0.038 | 
     | sb_wide/out_2_4_id1_reg_3_             |              | DFQD2BWP40       | 0.080 | 0.001 |   0.034 |    0.039 | 
     | sb_wide/out_2_4_id1_reg_3_             | CP ^ -> Q v  | DFQD2BWP40       | 0.024 | 0.163 |   0.196 |    0.201 | 
     | sb_wide/U1333                          |              | AO22D4BWP40      | 0.024 | 0.000 |   0.197 |    0.202 | 
     | sb_wide/U1333                          | A2 v -> Z v  | AO22D4BWP40      | 0.117 | 0.126 |   0.323 |    0.328 | 
     | sb_wide                                | out_2_4[3] v | sb_unq1          |       |       |   0.345 |    0.350 | 
     |                                        |              | pe_tile_new_unq1 | 0.125 | 0.022 |   0.345 |    0.350 | 
     +---------------------------------------------------------------------------------------------------------------+ 
Path 4: MET Late External Delay Assertion 
Endpoint:   out_BUS1_S1_T4[0]         (^) checked with  leading edge of 'ideal_
clock'
Beginpoint: test_pe/inp_code_reg_4_/Q (^) triggered by  leading edge of 'ideal_
clock'
Path Groups: {REGOUT}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Path Delay                    3.910
+ CPPR Adjustment               0.000
= Required Time                 3.910
- Arrival Time                  3.904
= Slack Time                    0.006
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.032
     + Source Insertion Delay            -0.161
     = Beginpoint Arrival Time           -0.129
     +---------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |       Cell       |  Slew | Delay | Arrival | Required | 
     |                                                    |              |                  |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------------+-------+-------+---------+----------| 
     |                                                    | clk_in ^     |                  | 0.063 |       |  -0.129 |   -0.123 | 
     | CTS_ccl_a_buf_00011                                |              | CKBD20BWP40      | 0.064 | 0.002 |  -0.128 |   -0.121 | 
     | CTS_ccl_a_buf_00011                                | I ^ -> Z ^   | CKBD20BWP40      | 0.048 | 0.061 |  -0.067 |   -0.060 | 
     | test_pe                                            | clk ^        | test_pe_unq1     |       |       |  -0.063 |   -0.056 | 
     | test_pe/clk_gate_op_code_reg/latch                 |              | CKLNQD5BWP40     | 0.049 | 0.004 |  -0.063 |   -0.056 | 
     | test_pe/clk_gate_op_code_reg/latch                 | CP ^ -> Q ^  | CKLNQD5BWP40     | 0.093 | 0.094 |   0.031 |    0.038 | 
     | test_pe/inp_code_reg_4_                            |              | DFCNQD1BWP40     | 0.094 | 0.002 |   0.033 |    0.039 | 
     | test_pe/inp_code_reg_4_                            | CP ^ -> Q ^  | DFCNQD1BWP40     | 0.066 | 0.171 |   0.203 |    0.210 | 
     | test_pe/test_opt_reg_file/U2                       |              | NR2D2BWP40       | 0.066 | 0.000 |   0.203 |    0.210 | 
     | test_pe/test_opt_reg_file/U2                       | A1 ^ -> ZN v | NR2D2BWP40       | 0.024 | 0.026 |   0.230 |    0.236 | 
     | test_pe/test_opt_reg_file/U22                      |              | ND2D3BWP40       | 0.024 | 0.000 |   0.230 |    0.236 | 
     | test_pe/test_opt_reg_file/U22                      | A2 v -> ZN ^ | ND2D3BWP40       | 0.036 | 0.032 |   0.261 |    0.268 | 
     | test_pe/test_opt_reg_file/FE_OFC6_n10              |              | CKBD4BWP40       | 0.036 | 0.000 |   0.262 |    0.268 | 
     | test_pe/test_opt_reg_file/FE_OFC6_n10              | I ^ -> Z ^   | CKBD4BWP40       | 0.067 | 0.060 |   0.322 |    0.328 | 
     | test_pe/test_opt_reg_file/FE_OFC7_n10              |              | CKND3BWP40       | 0.067 | 0.001 |   0.323 |    0.329 | 
     | test_pe/test_opt_reg_file/FE_OFC7_n10              | I ^ -> ZN v  | CKND3BWP40       | 0.050 | 0.051 |   0.374 |    0.380 | 
     | test_pe/test_opt_reg_file/U20                      |              | MUX2D1BWP40      | 0.050 | 0.000 |   0.374 |    0.381 | 
     | test_pe/test_opt_reg_file/U20                      | S v -> Z ^   | MUX2D1BWP40      | 0.247 | 0.211 |   0.585 |    0.591 | 
     | test_pe/test_pe_comp/FE_OFC147_op_b_1              |              | CKBD2BWP40       | 0.247 | 0.002 |   0.587 |    0.594 | 
     | test_pe/test_pe_comp/FE_OFC147_op_b_1              | I ^ -> Z ^   | CKBD2BWP40       | 0.142 | 0.141 |   0.729 |    0.735 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U837   |              | XNR2D0BWP40      | 0.142 | 0.002 |   0.731 |    0.737 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U837   | A1 ^ -> ZN v | XNR2D0BWP40      | 0.038 | 0.108 |   0.839 |    0.845 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U863   |              | OAI22D0BWP40     | 0.038 | 0.000 |   0.839 |    0.845 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U863   | A1 v -> ZN ^ | OAI22D0BWP40     | 0.116 | 0.070 |   0.908 |    0.915 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U871   |              | FA1D0BWP40       | 0.116 | 0.000 |   0.908 |    0.915 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U871   | CI ^ -> S v  | FA1D0BWP40       | 0.049 | 0.154 |   1.062 |    1.069 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U886   |              | FA1D0BWP40       | 0.049 | 0.000 |   1.062 |    1.069 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U886   | CI v -> S v  | FA1D0BWP40       | 0.046 | 0.143 |   1.205 |    1.212 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U867   |              | ND2D0BWP40       | 0.046 | 0.000 |   1.205 |    1.212 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U867   | A1 v -> ZN ^ | ND2D0BWP40       | 0.047 | 0.043 |   1.248 |    1.255 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U891   |              | CKND1BWP40       | 0.047 | 0.000 |   1.248 |    1.255 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U891   | I ^ -> ZN v  | CKND1BWP40       | 0.025 | 0.029 |   1.277 |    1.283 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U892   |              | AOI21D1BWP40     | 0.025 | 0.000 |   1.277 |    1.283 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U892   | B v -> ZN ^  | AOI21D1BWP40     | 0.081 | 0.066 |   1.342 |    1.349 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U894   |              | OAI21D1BWP40     | 0.081 | 0.000 |   1.343 |    1.349 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U894   | A1 ^ -> ZN v | OAI21D1BWP40     | 0.048 | 0.048 |   1.391 |    1.397 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U937   |              | AOI21D1BWP40     | 0.048 | 0.000 |   1.391 |    1.397 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U937   | A1 v -> ZN ^ | AOI21D1BWP40     | 0.072 | 0.056 |   1.446 |    1.453 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U939   |              | OAI21D1BWP40     | 0.072 | 0.000 |   1.446 |    1.453 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U939   | A1 ^ -> ZN v | OAI21D1BWP40     | 0.051 | 0.048 |   1.494 |    1.500 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U988   |              | AOI21D1BWP40     | 0.051 | 0.000 |   1.494 |    1.500 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U988   | A1 v -> ZN ^ | AOI21D1BWP40     | 0.075 | 0.059 |   1.553 |    1.559 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U990   |              | OAI21D1BWP40     | 0.075 | 0.000 |   1.553 |    1.559 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U990   | A1 ^ -> ZN v | OAI21D1BWP40     | 0.057 | 0.053 |   1.605 |    1.612 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1045  |              | AOI21D1BWP40     | 0.057 | 0.000 |   1.605 |    1.612 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1045  | A1 v -> ZN ^ | AOI21D1BWP40     | 0.079 | 0.063 |   1.668 |    1.675 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1073  |              | OAI21D1BWP40     | 0.079 | 0.000 |   1.668 |    1.675 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1073  | A1 ^ -> ZN v | OAI21D1BWP40     | 0.052 | 0.051 |   1.719 |    1.726 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1108  |              | AOI21D3BWP40     | 0.052 | 0.000 |   1.719 |    1.726 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1108  | A1 v -> ZN ^ | AOI21D3BWP40     | 0.052 | 0.045 |   1.764 |    1.771 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/FE_RC_ |              | OAI21D2BWP40     | 0.052 | 0.000 |   1.764 |    1.771 | 
     | 90_0                                               |              |                  |       |       |         |          | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/FE_RC_ | A1 ^ -> ZN v | OAI21D2BWP40     | 0.044 | 0.041 |   1.805 |    1.812 | 
     | 90_0                                               |              |                  |       |       |         |          | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1106  |              | AOI21D1BWP40     | 0.044 | 0.000 |   1.805 |    1.812 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1106  | A2 v -> ZN ^ | AOI21D1BWP40     | 0.103 | 0.078 |   1.883 |    1.890 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1175  |              | OAI21D3BWP40     | 0.103 | 0.000 |   1.883 |    1.890 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1175  | A1 ^ -> ZN v | OAI21D3BWP40     | 0.044 | 0.043 |   1.927 |    1.933 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1207  |              | AOI21D3BWP40     | 0.044 | 0.000 |   1.927 |    1.933 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1207  | A1 v -> ZN ^ | AOI21D3BWP40     | 0.058 | 0.045 |   1.972 |    1.978 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1235  |              | OAI21D2BWP40     | 0.058 | 0.000 |   1.972 |    1.979 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1235  | A1 ^ -> ZN v | OAI21D2BWP40     | 0.045 | 0.040 |   2.012 |    2.019 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1264  |              | AOI21D2BWP40     | 0.045 | 0.000 |   2.012 |    2.019 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1264  | A1 v -> ZN ^ | AOI21D2BWP40     | 0.089 | 0.066 |   2.078 |    2.084 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1289  |              | OAI21D3BWP40     | 0.089 | 0.000 |   2.078 |    2.085 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1289  | A1 ^ -> ZN v | OAI21D3BWP40     | 0.040 | 0.040 |   2.118 |    2.125 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1315  |              | AOI21D3BWP40     | 0.040 | 0.000 |   2.118 |    2.125 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1315  | A1 v -> ZN ^ | AOI21D3BWP40     | 0.058 | 0.045 |   2.163 |    2.170 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1337  |              | OAI21D3BWP40     | 0.058 | 0.000 |   2.163 |    2.170 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1337  | A1 ^ -> ZN v | OAI21D3BWP40     | 0.046 | 0.037 |   2.201 |    2.207 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1360  |              | AOI21D3BWP40     | 0.046 | 0.000 |   2.201 |    2.207 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1360  | A1 v -> ZN ^ | AOI21D3BWP40     | 0.061 | 0.048 |   2.248 |    2.255 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1379  |              | OAI21D3BWP40     | 0.061 | 0.000 |   2.248 |    2.255 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1379  | A1 ^ -> ZN v | OAI21D3BWP40     | 0.039 | 0.032 |   2.281 |    2.287 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1399  |              | AOI21D1BWP40     | 0.039 | 0.000 |   2.281 |    2.287 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1399  | A1 v -> ZN ^ | AOI21D1BWP40     | 0.084 | 0.060 |   2.341 |    2.347 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1415  |              | OAI21D1BWP40     | 0.084 | 0.000 |   2.341 |    2.347 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1415  | A1 ^ -> ZN v | OAI21D1BWP40     | 0.053 | 0.052 |   2.393 |    2.400 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1432  |              | AOI21D1BWP40     | 0.053 | 0.000 |   2.393 |    2.400 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1432  | A1 v -> ZN ^ | AOI21D1BWP40     | 0.097 | 0.071 |   2.464 |    2.471 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1445  |              | OAI21D1BWP40     | 0.097 | 0.000 |   2.465 |    2.471 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1445  | A1 ^ -> ZN v | OAI21D1BWP40     | 0.055 | 0.056 |   2.520 |    2.527 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1457  |              | XNR2D1BWP40      | 0.055 | 0.000 |   2.520 |    2.527 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1457  | A1 v -> ZN v | XNR2D1BWP40      | 0.044 | 0.084 |   2.605 |    2.611 | 
     | test_pe/test_pe_comp/U363                          |              | AOI22D1BWP40     | 0.044 | 0.000 |   2.605 |    2.611 | 
     | test_pe/test_pe_comp/U363                          | A2 v -> ZN ^ | AOI22D1BWP40     | 0.085 | 0.060 |   2.665 |    2.671 | 
     | test_pe/test_pe_comp/FE_RC_73_0                    |              | ND4D1BWP40       | 0.085 | 0.000 |   2.665 |    2.671 | 
     | test_pe/test_pe_comp/FE_RC_73_0                    | A2 ^ -> ZN v | ND4D1BWP40       | 0.057 | 0.062 |   2.727 |    2.733 | 
     | test_pe/test_pe_comp/U396                          |              | AO22D1BWP40      | 0.057 | 0.000 |   2.727 |    2.733 | 
     | test_pe/test_pe_comp/U396                          | A2 v -> Z v  | AO22D1BWP40      | 0.041 | 0.099 |   2.826 |    2.833 | 
     | test_pe/C662                                       |              | CKOR2D1BWP40     | 0.041 | 0.000 |   2.826 |    2.833 | 
     | test_pe/C662                                       | A2 v -> Z v  | CKOR2D1BWP40     | 0.020 | 0.052 |   2.878 |    2.884 | 
     | test_pe/C661                                       |              | CKOR2D1BWP40     | 0.020 | 0.000 |   2.878 |    2.884 | 
     | test_pe/C661                                       | A1 v -> Z v  | CKOR2D1BWP40     | 0.020 | 0.040 |   2.918 |    2.924 | 
     | test_pe/C660                                       |              | CKOR2D1BWP40     | 0.020 | 0.000 |   2.918 |    2.924 | 
     | test_pe/C660                                       | A1 v -> Z v  | CKOR2D1BWP40     | 0.017 | 0.040 |   2.958 |    2.964 | 
     | test_pe/C659                                       |              | CKOR2D2BWP40     | 0.017 | 0.000 |   2.958 |    2.964 | 
     | test_pe/C659                                       | A1 v -> Z v  | CKOR2D2BWP40     | 0.017 | 0.037 |   2.995 |    3.001 | 
     | test_pe/FE_RC_34_0                                 |              | CKOR2D2BWP40     | 0.017 | 0.000 |   2.995 |    3.001 | 
     | test_pe/FE_RC_34_0                                 | A2 v -> Z v  | CKOR2D2BWP40     | 0.020 | 0.042 |   3.037 |    3.043 | 
     | test_pe/FE_RC_33_0                                 |              | CKOR2D2BWP40     | 0.020 | 0.000 |   3.037 |    3.043 | 
     | test_pe/FE_RC_33_0                                 | A1 v -> Z v  | CKOR2D2BWP40     | 0.018 | 0.038 |   3.075 |    3.081 | 
     | test_pe/FE_RC_44_0                                 |              | CKOR2D2BWP40     | 0.018 | 0.000 |   3.075 |    3.081 | 
     | test_pe/FE_RC_44_0                                 | A1 v -> Z v  | CKOR2D2BWP40     | 0.017 | 0.037 |   3.111 |    3.118 | 
     | test_pe/FE_RC_43_0                                 |              | CKOR2D2BWP40     | 0.017 | 0.000 |   3.111 |    3.118 | 
     | test_pe/FE_RC_43_0                                 | A1 v -> Z v  | CKOR2D2BWP40     | 0.014 | 0.037 |   3.148 |    3.155 | 
     | test_pe/C653                                       |              | CKOR2D2BWP40     | 0.014 | 0.000 |   3.148 |    3.155 | 
     | test_pe/C653                                       | A1 v -> Z v  | CKOR2D2BWP40     | 0.021 | 0.038 |   3.186 |    3.193 | 
     | test_pe/C652                                       |              | CKOR2D2BWP40     | 0.021 | 0.000 |   3.186 |    3.193 | 
     | test_pe/C652                                       | A1 v -> Z v  | CKOR2D2BWP40     | 0.019 | 0.039 |   3.225 |    3.231 | 
     | test_pe/C651                                       |              | CKOR2D2BWP40     | 0.019 | 0.000 |   3.225 |    3.231 | 
     | test_pe/C651                                       | A1 v -> Z v  | CKOR2D2BWP40     | 0.018 | 0.038 |   3.263 |    3.269 | 
     | test_pe/FE_RC_41_0                                 |              | CKOR2D1BWP40     | 0.018 | 0.000 |   3.263 |    3.269 | 
     | test_pe/FE_RC_41_0                                 | A2 v -> Z v  | CKOR2D1BWP40     | 0.017 | 0.045 |   3.308 |    3.314 | 
     | test_pe/C648                                       |              | CKOR2D2BWP40     | 0.017 | 0.000 |   3.308 |    3.314 | 
     | test_pe/C648                                       | A1 v -> Z v  | CKOR2D2BWP40     | 0.023 | 0.042 |   3.350 |    3.357 | 
     | test_pe/FE_RC_36_0                                 |              | OAI211D2BWP40    | 0.023 | 0.000 |   3.350 |    3.357 | 
     | test_pe/FE_RC_36_0                                 | A2 v -> ZN ^ | OAI211D2BWP40    | 0.049 | 0.035 |   3.385 |    3.392 | 
     | test_pe/U28                                        |              | XNR2D1BWP40      | 0.049 | 0.000 |   3.385 |    3.392 | 
     | test_pe/U28                                        | A2 ^ -> ZN v | XNR2D1BWP40      | 0.028 | 0.084 |   3.469 |    3.476 | 
     | test_pe/U29                                        |              | OAI32D2BWP40     | 0.028 | 0.000 |   3.469 |    3.476 | 
     | test_pe/U29                                        | B2 v -> ZN ^ | OAI32D2BWP40     | 0.093 | 0.059 |   3.528 |    3.535 | 
     | test_pe/FE_OCPC12_pe_out_res_p                     |              | BUFFD6BWP40      | 0.093 | 0.000 |   3.528 |    3.535 | 
     | test_pe/FE_OCPC12_pe_out_res_p                     | I ^ -> Z ^   | BUFFD6BWP40      | 0.032 | 0.062 |   3.590 |    3.597 | 
     | test_pe                                            | res_p ^      | test_pe_unq1     |       |       |   3.592 |    3.598 | 
     | sb_1b/FE_OFC12_pe_out_res_p                        |              | BUFFD10BWP40     | 0.032 | 0.001 |   3.592 |    3.598 | 
     | sb_1b/FE_OFC12_pe_out_res_p                        | I ^ -> Z ^   | BUFFD10BWP40     | 0.046 | 0.050 |   3.642 |    3.648 | 
     | sb_1b/U55                                          |              | AOI22D1BWP40     | 0.046 | 0.003 |   3.645 |    3.651 | 
     | sb_1b/U55                                          | A2 ^ -> ZN v | AOI22D1BWP40     | 0.068 | 0.037 |   3.682 |    3.689 | 
     | sb_1b/FE_RC_3_0                                    |              | MUX2ND1BWP40     | 0.068 | 0.000 |   3.682 |    3.689 | 
     | sb_1b/FE_RC_3_0                                    | I1 v -> ZN ^ | MUX2ND1BWP40     | 0.046 | 0.102 |   3.784 |    3.791 | 
     | sb_1b/U111                                         |              | MUX2D3BWP40      | 0.046 | 0.000 |   3.784 |    3.791 | 
     | sb_1b/U111                                         | I0 ^ -> Z ^  | MUX2D3BWP40      | 0.108 | 0.116 |   3.900 |    3.907 | 
     | sb_1b                                              | out_1_4[0] ^ | sb_unq2          |       |       |   3.904 |    3.910 | 
     |                                                    |              | pe_tile_new_unq1 | 0.108 | 0.003 |   3.904 |    3.910 | 
     +---------------------------------------------------------------------------------------------------------------------------+ 
Path 5: MET Late External Delay Assertion 
Endpoint:   out_BUS1_S2_T1[0]         (^) checked with  leading edge of 'ideal_
clock'
Beginpoint: test_pe/inp_code_reg_4_/Q (^) triggered by  leading edge of 'ideal_
clock'
Path Groups: {REGOUT}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Path Delay                    3.910
+ CPPR Adjustment               0.000
= Required Time                 3.910
- Arrival Time                  3.902
= Slack Time                    0.008
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.032
     + Source Insertion Delay            -0.161
     = Beginpoint Arrival Time           -0.129
     +---------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |       Cell       |  Slew | Delay | Arrival | Required | 
     |                                                    |              |                  |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------------+-------+-------+---------+----------| 
     |                                                    | clk_in ^     |                  | 0.063 |       |  -0.129 |   -0.121 | 
     | CTS_ccl_a_buf_00011                                |              | CKBD20BWP40      | 0.064 | 0.002 |  -0.128 |   -0.119 | 
     | CTS_ccl_a_buf_00011                                | I ^ -> Z ^   | CKBD20BWP40      | 0.048 | 0.061 |  -0.067 |   -0.059 | 
     | test_pe                                            | clk ^        | test_pe_unq1     |       |       |  -0.063 |   -0.054 | 
     | test_pe/clk_gate_op_code_reg/latch                 |              | CKLNQD5BWP40     | 0.049 | 0.004 |  -0.063 |   -0.054 | 
     | test_pe/clk_gate_op_code_reg/latch                 | CP ^ -> Q ^  | CKLNQD5BWP40     | 0.093 | 0.094 |   0.031 |    0.039 | 
     | test_pe/inp_code_reg_4_                            |              | DFCNQD1BWP40     | 0.094 | 0.002 |   0.033 |    0.041 | 
     | test_pe/inp_code_reg_4_                            | CP ^ -> Q ^  | DFCNQD1BWP40     | 0.066 | 0.171 |   0.203 |    0.212 | 
     | test_pe/test_opt_reg_file/U2                       |              | NR2D2BWP40       | 0.066 | 0.000 |   0.203 |    0.212 | 
     | test_pe/test_opt_reg_file/U2                       | A1 ^ -> ZN v | NR2D2BWP40       | 0.024 | 0.026 |   0.230 |    0.238 | 
     | test_pe/test_opt_reg_file/U22                      |              | ND2D3BWP40       | 0.024 | 0.000 |   0.230 |    0.238 | 
     | test_pe/test_opt_reg_file/U22                      | A2 v -> ZN ^ | ND2D3BWP40       | 0.036 | 0.032 |   0.261 |    0.270 | 
     | test_pe/test_opt_reg_file/FE_OFC6_n10              |              | CKBD4BWP40       | 0.036 | 0.000 |   0.262 |    0.270 | 
     | test_pe/test_opt_reg_file/FE_OFC6_n10              | I ^ -> Z ^   | CKBD4BWP40       | 0.067 | 0.060 |   0.322 |    0.330 | 
     | test_pe/test_opt_reg_file/FE_OFC7_n10              |              | CKND3BWP40       | 0.067 | 0.001 |   0.323 |    0.331 | 
     | test_pe/test_opt_reg_file/FE_OFC7_n10              | I ^ -> ZN v  | CKND3BWP40       | 0.050 | 0.051 |   0.374 |    0.382 | 
     | test_pe/test_opt_reg_file/U20                      |              | MUX2D1BWP40      | 0.050 | 0.000 |   0.374 |    0.382 | 
     | test_pe/test_opt_reg_file/U20                      | S v -> Z ^   | MUX2D1BWP40      | 0.247 | 0.211 |   0.585 |    0.593 | 
     | test_pe/test_pe_comp/FE_OFC147_op_b_1              |              | CKBD2BWP40       | 0.247 | 0.002 |   0.587 |    0.595 | 
     | test_pe/test_pe_comp/FE_OFC147_op_b_1              | I ^ -> Z ^   | CKBD2BWP40       | 0.142 | 0.141 |   0.729 |    0.737 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U837   |              | XNR2D0BWP40      | 0.142 | 0.002 |   0.731 |    0.739 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U837   | A1 ^ -> ZN v | XNR2D0BWP40      | 0.038 | 0.108 |   0.839 |    0.847 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U863   |              | OAI22D0BWP40     | 0.038 | 0.000 |   0.839 |    0.847 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U863   | A1 v -> ZN ^ | OAI22D0BWP40     | 0.116 | 0.070 |   0.908 |    0.917 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U871   |              | FA1D0BWP40       | 0.116 | 0.000 |   0.908 |    0.917 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U871   | CI ^ -> S v  | FA1D0BWP40       | 0.049 | 0.154 |   1.062 |    1.071 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U886   |              | FA1D0BWP40       | 0.049 | 0.000 |   1.062 |    1.071 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U886   | CI v -> S v  | FA1D0BWP40       | 0.046 | 0.143 |   1.205 |    1.214 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U867   |              | ND2D0BWP40       | 0.046 | 0.000 |   1.205 |    1.214 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U867   | A1 v -> ZN ^ | ND2D0BWP40       | 0.047 | 0.043 |   1.248 |    1.256 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U891   |              | CKND1BWP40       | 0.047 | 0.000 |   1.248 |    1.256 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U891   | I ^ -> ZN v  | CKND1BWP40       | 0.025 | 0.029 |   1.277 |    1.285 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U892   |              | AOI21D1BWP40     | 0.025 | 0.000 |   1.277 |    1.285 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U892   | B v -> ZN ^  | AOI21D1BWP40     | 0.081 | 0.066 |   1.342 |    1.351 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U894   |              | OAI21D1BWP40     | 0.081 | 0.000 |   1.343 |    1.351 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U894   | A1 ^ -> ZN v | OAI21D1BWP40     | 0.048 | 0.048 |   1.391 |    1.399 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U937   |              | AOI21D1BWP40     | 0.048 | 0.000 |   1.391 |    1.399 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U937   | A1 v -> ZN ^ | AOI21D1BWP40     | 0.072 | 0.056 |   1.446 |    1.455 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U939   |              | OAI21D1BWP40     | 0.072 | 0.000 |   1.446 |    1.455 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U939   | A1 ^ -> ZN v | OAI21D1BWP40     | 0.051 | 0.048 |   1.494 |    1.502 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U988   |              | AOI21D1BWP40     | 0.051 | 0.000 |   1.494 |    1.502 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U988   | A1 v -> ZN ^ | AOI21D1BWP40     | 0.075 | 0.059 |   1.553 |    1.561 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U990   |              | OAI21D1BWP40     | 0.075 | 0.000 |   1.553 |    1.561 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U990   | A1 ^ -> ZN v | OAI21D1BWP40     | 0.057 | 0.053 |   1.605 |    1.614 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1045  |              | AOI21D1BWP40     | 0.057 | 0.000 |   1.605 |    1.614 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1045  | A1 v -> ZN ^ | AOI21D1BWP40     | 0.079 | 0.063 |   1.668 |    1.677 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1073  |              | OAI21D1BWP40     | 0.079 | 0.000 |   1.668 |    1.677 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1073  | A1 ^ -> ZN v | OAI21D1BWP40     | 0.052 | 0.051 |   1.719 |    1.728 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1108  |              | AOI21D3BWP40     | 0.052 | 0.000 |   1.719 |    1.728 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1108  | A1 v -> ZN ^ | AOI21D3BWP40     | 0.052 | 0.045 |   1.764 |    1.773 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/FE_RC_ |              | OAI21D2BWP40     | 0.052 | 0.000 |   1.764 |    1.773 | 
     | 90_0                                               |              |                  |       |       |         |          | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/FE_RC_ | A1 ^ -> ZN v | OAI21D2BWP40     | 0.044 | 0.041 |   1.805 |    1.814 | 
     | 90_0                                               |              |                  |       |       |         |          | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1106  |              | AOI21D1BWP40     | 0.044 | 0.000 |   1.805 |    1.814 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1106  | A2 v -> ZN ^ | AOI21D1BWP40     | 0.103 | 0.078 |   1.883 |    1.891 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1175  |              | OAI21D3BWP40     | 0.103 | 0.000 |   1.883 |    1.891 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1175  | A1 ^ -> ZN v | OAI21D3BWP40     | 0.044 | 0.043 |   1.927 |    1.935 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1207  |              | AOI21D3BWP40     | 0.044 | 0.000 |   1.927 |    1.935 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1207  | A1 v -> ZN ^ | AOI21D3BWP40     | 0.058 | 0.045 |   1.972 |    1.980 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1235  |              | OAI21D2BWP40     | 0.058 | 0.000 |   1.972 |    1.980 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1235  | A1 ^ -> ZN v | OAI21D2BWP40     | 0.045 | 0.040 |   2.012 |    2.020 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1264  |              | AOI21D2BWP40     | 0.045 | 0.000 |   2.012 |    2.020 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1264  | A1 v -> ZN ^ | AOI21D2BWP40     | 0.089 | 0.066 |   2.078 |    2.086 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1289  |              | OAI21D3BWP40     | 0.089 | 0.000 |   2.078 |    2.086 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1289  | A1 ^ -> ZN v | OAI21D3BWP40     | 0.040 | 0.040 |   2.118 |    2.127 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1315  |              | AOI21D3BWP40     | 0.040 | 0.000 |   2.118 |    2.127 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1315  | A1 v -> ZN ^ | AOI21D3BWP40     | 0.058 | 0.045 |   2.163 |    2.171 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1337  |              | OAI21D3BWP40     | 0.058 | 0.000 |   2.163 |    2.172 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1337  | A1 ^ -> ZN v | OAI21D3BWP40     | 0.046 | 0.037 |   2.201 |    2.209 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1360  |              | AOI21D3BWP40     | 0.046 | 0.000 |   2.201 |    2.209 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1360  | A1 v -> ZN ^ | AOI21D3BWP40     | 0.061 | 0.048 |   2.248 |    2.257 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1379  |              | OAI21D3BWP40     | 0.061 | 0.000 |   2.248 |    2.257 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1379  | A1 ^ -> ZN v | OAI21D3BWP40     | 0.039 | 0.032 |   2.281 |    2.289 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1399  |              | AOI21D1BWP40     | 0.039 | 0.000 |   2.281 |    2.289 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1399  | A1 v -> ZN ^ | AOI21D1BWP40     | 0.084 | 0.060 |   2.341 |    2.349 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1415  |              | OAI21D1BWP40     | 0.084 | 0.000 |   2.341 |    2.349 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1415  | A1 ^ -> ZN v | OAI21D1BWP40     | 0.053 | 0.052 |   2.393 |    2.401 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1432  |              | AOI21D1BWP40     | 0.053 | 0.000 |   2.393 |    2.401 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1432  | A1 v -> ZN ^ | AOI21D1BWP40     | 0.097 | 0.071 |   2.464 |    2.473 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1445  |              | OAI21D1BWP40     | 0.097 | 0.000 |   2.465 |    2.473 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1445  | A1 ^ -> ZN v | OAI21D1BWP40     | 0.055 | 0.056 |   2.520 |    2.528 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1457  |              | XNR2D1BWP40      | 0.055 | 0.000 |   2.520 |    2.528 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1457  | A1 v -> ZN v | XNR2D1BWP40      | 0.044 | 0.084 |   2.605 |    2.613 | 
     | test_pe/test_pe_comp/U363                          |              | AOI22D1BWP40     | 0.044 | 0.000 |   2.605 |    2.613 | 
     | test_pe/test_pe_comp/U363                          | A2 v -> ZN ^ | AOI22D1BWP40     | 0.085 | 0.060 |   2.665 |    2.673 | 
     | test_pe/test_pe_comp/FE_RC_73_0                    |              | ND4D1BWP40       | 0.085 | 0.000 |   2.665 |    2.673 | 
     | test_pe/test_pe_comp/FE_RC_73_0                    | A2 ^ -> ZN v | ND4D1BWP40       | 0.057 | 0.062 |   2.727 |    2.735 | 
     | test_pe/test_pe_comp/U396                          |              | AO22D1BWP40      | 0.057 | 0.000 |   2.727 |    2.735 | 
     | test_pe/test_pe_comp/U396                          | A2 v -> Z v  | AO22D1BWP40      | 0.041 | 0.099 |   2.826 |    2.834 | 
     | test_pe/C662                                       |              | CKOR2D1BWP40     | 0.041 | 0.000 |   2.826 |    2.835 | 
     | test_pe/C662                                       | A2 v -> Z v  | CKOR2D1BWP40     | 0.020 | 0.052 |   2.878 |    2.886 | 
     | test_pe/C661                                       |              | CKOR2D1BWP40     | 0.020 | 0.000 |   2.878 |    2.886 | 
     | test_pe/C661                                       | A1 v -> Z v  | CKOR2D1BWP40     | 0.020 | 0.040 |   2.918 |    2.926 | 
     | test_pe/C660                                       |              | CKOR2D1BWP40     | 0.020 | 0.000 |   2.918 |    2.926 | 
     | test_pe/C660                                       | A1 v -> Z v  | CKOR2D1BWP40     | 0.017 | 0.040 |   2.958 |    2.966 | 
     | test_pe/C659                                       |              | CKOR2D2BWP40     | 0.017 | 0.000 |   2.958 |    2.966 | 
     | test_pe/C659                                       | A1 v -> Z v  | CKOR2D2BWP40     | 0.017 | 0.037 |   2.995 |    3.003 | 
     | test_pe/FE_RC_34_0                                 |              | CKOR2D2BWP40     | 0.017 | 0.000 |   2.995 |    3.003 | 
     | test_pe/FE_RC_34_0                                 | A2 v -> Z v  | CKOR2D2BWP40     | 0.020 | 0.042 |   3.037 |    3.045 | 
     | test_pe/FE_RC_33_0                                 |              | CKOR2D2BWP40     | 0.020 | 0.000 |   3.037 |    3.045 | 
     | test_pe/FE_RC_33_0                                 | A1 v -> Z v  | CKOR2D2BWP40     | 0.018 | 0.038 |   3.075 |    3.083 | 
     | test_pe/FE_RC_44_0                                 |              | CKOR2D2BWP40     | 0.018 | 0.000 |   3.075 |    3.083 | 
     | test_pe/FE_RC_44_0                                 | A1 v -> Z v  | CKOR2D2BWP40     | 0.017 | 0.037 |   3.111 |    3.120 | 
     | test_pe/FE_RC_43_0                                 |              | CKOR2D2BWP40     | 0.017 | 0.000 |   3.111 |    3.120 | 
     | test_pe/FE_RC_43_0                                 | A1 v -> Z v  | CKOR2D2BWP40     | 0.014 | 0.037 |   3.148 |    3.156 | 
     | test_pe/C653                                       |              | CKOR2D2BWP40     | 0.014 | 0.000 |   3.148 |    3.156 | 
     | test_pe/C653                                       | A1 v -> Z v  | CKOR2D2BWP40     | 0.021 | 0.038 |   3.186 |    3.194 | 
     | test_pe/C652                                       |              | CKOR2D2BWP40     | 0.021 | 0.000 |   3.186 |    3.194 | 
     | test_pe/C652                                       | A1 v -> Z v  | CKOR2D2BWP40     | 0.019 | 0.039 |   3.225 |    3.233 | 
     | test_pe/C651                                       |              | CKOR2D2BWP40     | 0.019 | 0.000 |   3.225 |    3.233 | 
     | test_pe/C651                                       | A1 v -> Z v  | CKOR2D2BWP40     | 0.018 | 0.038 |   3.263 |    3.271 | 
     | test_pe/FE_RC_41_0                                 |              | CKOR2D1BWP40     | 0.018 | 0.000 |   3.263 |    3.271 | 
     | test_pe/FE_RC_41_0                                 | A2 v -> Z v  | CKOR2D1BWP40     | 0.017 | 0.045 |   3.308 |    3.316 | 
     | test_pe/C648                                       |              | CKOR2D2BWP40     | 0.017 | 0.000 |   3.308 |    3.316 | 
     | test_pe/C648                                       | A1 v -> Z v  | CKOR2D2BWP40     | 0.023 | 0.042 |   3.350 |    3.358 | 
     | test_pe/FE_RC_36_0                                 |              | OAI211D2BWP40    | 0.023 | 0.000 |   3.350 |    3.359 | 
     | test_pe/FE_RC_36_0                                 | A2 v -> ZN ^ | OAI211D2BWP40    | 0.049 | 0.035 |   3.385 |    3.393 | 
     | test_pe/U28                                        |              | XNR2D1BWP40      | 0.049 | 0.000 |   3.385 |    3.393 | 
     | test_pe/U28                                        | A2 ^ -> ZN v | XNR2D1BWP40      | 0.028 | 0.084 |   3.469 |    3.478 | 
     | test_pe/U29                                        |              | OAI32D2BWP40     | 0.028 | 0.000 |   3.469 |    3.478 | 
     | test_pe/U29                                        | B2 v -> ZN ^ | OAI32D2BWP40     | 0.093 | 0.059 |   3.528 |    3.537 | 
     | test_pe/FE_OCPC12_pe_out_res_p                     |              | BUFFD6BWP40      | 0.093 | 0.000 |   3.528 |    3.537 | 
     | test_pe/FE_OCPC12_pe_out_res_p                     | I ^ -> Z ^   | BUFFD6BWP40      | 0.032 | 0.062 |   3.590 |    3.599 | 
     | test_pe                                            | res_p ^      | test_pe_unq1     |       |       |   3.592 |    3.600 | 
     | sb_1b/FE_OFC12_pe_out_res_p                        |              | BUFFD10BWP40     | 0.032 | 0.001 |   3.592 |    3.600 | 
     | sb_1b/FE_OFC12_pe_out_res_p                        | I ^ -> Z ^   | BUFFD10BWP40     | 0.046 | 0.050 |   3.642 |    3.650 | 
     | sb_1b/U45                                          |              | AOI22D1BWP40     | 0.046 | 0.003 |   3.645 |    3.653 | 
     | sb_1b/U45                                          | A2 ^ -> ZN v | AOI22D1BWP40     | 0.057 | 0.037 |   3.682 |    3.690 | 
     | sb_1b/U120                                         |              | AOI22D2BWP40     | 0.057 | 0.000 |   3.682 |    3.690 | 
     | sb_1b/U120                                         | A2 v -> ZN ^ | AOI22D2BWP40     | 0.101 | 0.083 |   3.765 |    3.773 | 
     | sb_1b/U121                                         |              | MUX2D4BWP40      | 0.101 | 0.000 |   3.765 |    3.773 | 
     | sb_1b/U121                                         | I0 ^ -> Z ^  | MUX2D4BWP40      | 0.113 | 0.129 |   3.894 |    3.903 | 
     | sb_1b                                              | out_2_1[0] ^ | sb_unq2          |       |       |   3.902 |    3.910 | 
     |                                                    |              | pe_tile_new_unq1 | 0.114 | 0.007 |   3.902 |    3.910 | 
     +---------------------------------------------------------------------------------------------------------------------------+ 
Path 6: MET Late External Delay Assertion 
Endpoint:   out_BUS1_S1_T1[0]         (^) checked with  leading edge of 'ideal_
clock'
Beginpoint: test_pe/inp_code_reg_4_/Q (^) triggered by  leading edge of 'ideal_
clock'
Path Groups: {REGOUT}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Path Delay                    3.910
+ CPPR Adjustment               0.000
= Required Time                 3.910
- Arrival Time                  3.902
= Slack Time                    0.008
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.032
     + Source Insertion Delay            -0.161
     = Beginpoint Arrival Time           -0.129
     +---------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |       Cell       |  Slew | Delay | Arrival | Required | 
     |                                                    |              |                  |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------------+-------+-------+---------+----------| 
     |                                                    | clk_in ^     |                  | 0.063 |       |  -0.129 |   -0.121 | 
     | CTS_ccl_a_buf_00011                                |              | CKBD20BWP40      | 0.064 | 0.002 |  -0.128 |   -0.119 | 
     | CTS_ccl_a_buf_00011                                | I ^ -> Z ^   | CKBD20BWP40      | 0.048 | 0.061 |  -0.067 |   -0.058 | 
     | test_pe                                            | clk ^        | test_pe_unq1     |       |       |  -0.063 |   -0.054 | 
     | test_pe/clk_gate_op_code_reg/latch                 |              | CKLNQD5BWP40     | 0.049 | 0.004 |  -0.063 |   -0.054 | 
     | test_pe/clk_gate_op_code_reg/latch                 | CP ^ -> Q ^  | CKLNQD5BWP40     | 0.093 | 0.094 |   0.031 |    0.039 | 
     | test_pe/inp_code_reg_4_                            |              | DFCNQD1BWP40     | 0.094 | 0.002 |   0.033 |    0.041 | 
     | test_pe/inp_code_reg_4_                            | CP ^ -> Q ^  | DFCNQD1BWP40     | 0.066 | 0.171 |   0.203 |    0.212 | 
     | test_pe/test_opt_reg_file/U2                       |              | NR2D2BWP40       | 0.066 | 0.000 |   0.203 |    0.212 | 
     | test_pe/test_opt_reg_file/U2                       | A1 ^ -> ZN v | NR2D2BWP40       | 0.024 | 0.026 |   0.230 |    0.238 | 
     | test_pe/test_opt_reg_file/U22                      |              | ND2D3BWP40       | 0.024 | 0.000 |   0.230 |    0.238 | 
     | test_pe/test_opt_reg_file/U22                      | A2 v -> ZN ^ | ND2D3BWP40       | 0.036 | 0.032 |   0.261 |    0.270 | 
     | test_pe/test_opt_reg_file/FE_OFC6_n10              |              | CKBD4BWP40       | 0.036 | 0.000 |   0.262 |    0.270 | 
     | test_pe/test_opt_reg_file/FE_OFC6_n10              | I ^ -> Z ^   | CKBD4BWP40       | 0.067 | 0.060 |   0.322 |    0.330 | 
     | test_pe/test_opt_reg_file/FE_OFC7_n10              |              | CKND3BWP40       | 0.067 | 0.001 |   0.323 |    0.331 | 
     | test_pe/test_opt_reg_file/FE_OFC7_n10              | I ^ -> ZN v  | CKND3BWP40       | 0.050 | 0.051 |   0.374 |    0.382 | 
     | test_pe/test_opt_reg_file/U20                      |              | MUX2D1BWP40      | 0.050 | 0.000 |   0.374 |    0.382 | 
     | test_pe/test_opt_reg_file/U20                      | S v -> Z ^   | MUX2D1BWP40      | 0.247 | 0.211 |   0.585 |    0.593 | 
     | test_pe/test_pe_comp/FE_OFC147_op_b_1              |              | CKBD2BWP40       | 0.247 | 0.002 |   0.587 |    0.596 | 
     | test_pe/test_pe_comp/FE_OFC147_op_b_1              | I ^ -> Z ^   | CKBD2BWP40       | 0.142 | 0.141 |   0.729 |    0.737 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U837   |              | XNR2D0BWP40      | 0.142 | 0.002 |   0.731 |    0.739 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U837   | A1 ^ -> ZN v | XNR2D0BWP40      | 0.038 | 0.108 |   0.839 |    0.847 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U863   |              | OAI22D0BWP40     | 0.038 | 0.000 |   0.839 |    0.847 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U863   | A1 v -> ZN ^ | OAI22D0BWP40     | 0.116 | 0.070 |   0.908 |    0.917 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U871   |              | FA1D0BWP40       | 0.116 | 0.000 |   0.908 |    0.917 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U871   | CI ^ -> S v  | FA1D0BWP40       | 0.049 | 0.154 |   1.062 |    1.071 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U886   |              | FA1D0BWP40       | 0.049 | 0.000 |   1.062 |    1.071 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U886   | CI v -> S v  | FA1D0BWP40       | 0.046 | 0.143 |   1.205 |    1.214 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U867   |              | ND2D0BWP40       | 0.046 | 0.000 |   1.205 |    1.214 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U867   | A1 v -> ZN ^ | ND2D0BWP40       | 0.047 | 0.043 |   1.248 |    1.256 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U891   |              | CKND1BWP40       | 0.047 | 0.000 |   1.248 |    1.256 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U891   | I ^ -> ZN v  | CKND1BWP40       | 0.025 | 0.029 |   1.277 |    1.285 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U892   |              | AOI21D1BWP40     | 0.025 | 0.000 |   1.277 |    1.285 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U892   | B v -> ZN ^  | AOI21D1BWP40     | 0.081 | 0.066 |   1.342 |    1.351 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U894   |              | OAI21D1BWP40     | 0.081 | 0.000 |   1.343 |    1.351 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U894   | A1 ^ -> ZN v | OAI21D1BWP40     | 0.048 | 0.048 |   1.391 |    1.399 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U937   |              | AOI21D1BWP40     | 0.048 | 0.000 |   1.391 |    1.399 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U937   | A1 v -> ZN ^ | AOI21D1BWP40     | 0.072 | 0.056 |   1.446 |    1.455 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U939   |              | OAI21D1BWP40     | 0.072 | 0.000 |   1.446 |    1.455 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U939   | A1 ^ -> ZN v | OAI21D1BWP40     | 0.051 | 0.048 |   1.494 |    1.502 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U988   |              | AOI21D1BWP40     | 0.051 | 0.000 |   1.494 |    1.502 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U988   | A1 v -> ZN ^ | AOI21D1BWP40     | 0.075 | 0.059 |   1.553 |    1.561 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U990   |              | OAI21D1BWP40     | 0.075 | 0.000 |   1.553 |    1.561 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U990   | A1 ^ -> ZN v | OAI21D1BWP40     | 0.057 | 0.053 |   1.605 |    1.614 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1045  |              | AOI21D1BWP40     | 0.057 | 0.000 |   1.605 |    1.614 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1045  | A1 v -> ZN ^ | AOI21D1BWP40     | 0.079 | 0.063 |   1.668 |    1.677 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1073  |              | OAI21D1BWP40     | 0.079 | 0.000 |   1.668 |    1.677 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1073  | A1 ^ -> ZN v | OAI21D1BWP40     | 0.052 | 0.051 |   1.719 |    1.728 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1108  |              | AOI21D3BWP40     | 0.052 | 0.000 |   1.719 |    1.728 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1108  | A1 v -> ZN ^ | AOI21D3BWP40     | 0.052 | 0.045 |   1.764 |    1.773 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/FE_RC_ |              | OAI21D2BWP40     | 0.052 | 0.000 |   1.764 |    1.773 | 
     | 90_0                                               |              |                  |       |       |         |          | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/FE_RC_ | A1 ^ -> ZN v | OAI21D2BWP40     | 0.044 | 0.041 |   1.805 |    1.814 | 
     | 90_0                                               |              |                  |       |       |         |          | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1106  |              | AOI21D1BWP40     | 0.044 | 0.000 |   1.805 |    1.814 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1106  | A2 v -> ZN ^ | AOI21D1BWP40     | 0.103 | 0.078 |   1.883 |    1.891 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1175  |              | OAI21D3BWP40     | 0.103 | 0.000 |   1.883 |    1.892 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1175  | A1 ^ -> ZN v | OAI21D3BWP40     | 0.044 | 0.043 |   1.927 |    1.935 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1207  |              | AOI21D3BWP40     | 0.044 | 0.000 |   1.927 |    1.935 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1207  | A1 v -> ZN ^ | AOI21D3BWP40     | 0.058 | 0.045 |   1.972 |    1.980 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1235  |              | OAI21D2BWP40     | 0.058 | 0.000 |   1.972 |    1.980 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1235  | A1 ^ -> ZN v | OAI21D2BWP40     | 0.045 | 0.040 |   2.012 |    2.020 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1264  |              | AOI21D2BWP40     | 0.045 | 0.000 |   2.012 |    2.021 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1264  | A1 v -> ZN ^ | AOI21D2BWP40     | 0.089 | 0.066 |   2.078 |    2.086 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1289  |              | OAI21D3BWP40     | 0.089 | 0.000 |   2.078 |    2.087 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1289  | A1 ^ -> ZN v | OAI21D3BWP40     | 0.040 | 0.040 |   2.118 |    2.127 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1315  |              | AOI21D3BWP40     | 0.040 | 0.000 |   2.118 |    2.127 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1315  | A1 v -> ZN ^ | AOI21D3BWP40     | 0.058 | 0.045 |   2.163 |    2.172 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1337  |              | OAI21D3BWP40     | 0.058 | 0.000 |   2.163 |    2.172 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1337  | A1 ^ -> ZN v | OAI21D3BWP40     | 0.046 | 0.037 |   2.201 |    2.209 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1360  |              | AOI21D3BWP40     | 0.046 | 0.000 |   2.201 |    2.209 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1360  | A1 v -> ZN ^ | AOI21D3BWP40     | 0.061 | 0.048 |   2.248 |    2.257 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1379  |              | OAI21D3BWP40     | 0.061 | 0.000 |   2.248 |    2.257 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1379  | A1 ^ -> ZN v | OAI21D3BWP40     | 0.039 | 0.032 |   2.281 |    2.289 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1399  |              | AOI21D1BWP40     | 0.039 | 0.000 |   2.281 |    2.289 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1399  | A1 v -> ZN ^ | AOI21D1BWP40     | 0.084 | 0.060 |   2.341 |    2.349 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1415  |              | OAI21D1BWP40     | 0.084 | 0.000 |   2.341 |    2.349 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1415  | A1 ^ -> ZN v | OAI21D1BWP40     | 0.053 | 0.052 |   2.393 |    2.401 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1432  |              | AOI21D1BWP40     | 0.053 | 0.000 |   2.393 |    2.402 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1432  | A1 v -> ZN ^ | AOI21D1BWP40     | 0.097 | 0.071 |   2.464 |    2.473 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1445  |              | OAI21D1BWP40     | 0.097 | 0.000 |   2.465 |    2.473 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1445  | A1 ^ -> ZN v | OAI21D1BWP40     | 0.055 | 0.056 |   2.520 |    2.528 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1457  |              | XNR2D1BWP40      | 0.055 | 0.000 |   2.520 |    2.529 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1457  | A1 v -> ZN v | XNR2D1BWP40      | 0.044 | 0.084 |   2.605 |    2.613 | 
     | test_pe/test_pe_comp/U363                          |              | AOI22D1BWP40     | 0.044 | 0.000 |   2.605 |    2.613 | 
     | test_pe/test_pe_comp/U363                          | A2 v -> ZN ^ | AOI22D1BWP40     | 0.085 | 0.060 |   2.665 |    2.673 | 
     | test_pe/test_pe_comp/FE_RC_73_0                    |              | ND4D1BWP40       | 0.085 | 0.000 |   2.665 |    2.673 | 
     | test_pe/test_pe_comp/FE_RC_73_0                    | A2 ^ -> ZN v | ND4D1BWP40       | 0.057 | 0.062 |   2.727 |    2.735 | 
     | test_pe/test_pe_comp/U396                          |              | AO22D1BWP40      | 0.057 | 0.000 |   2.727 |    2.735 | 
     | test_pe/test_pe_comp/U396                          | A2 v -> Z v  | AO22D1BWP40      | 0.041 | 0.099 |   2.826 |    2.835 | 
     | test_pe/C662                                       |              | CKOR2D1BWP40     | 0.041 | 0.000 |   2.826 |    2.835 | 
     | test_pe/C662                                       | A2 v -> Z v  | CKOR2D1BWP40     | 0.020 | 0.052 |   2.878 |    2.886 | 
     | test_pe/C661                                       |              | CKOR2D1BWP40     | 0.020 | 0.000 |   2.878 |    2.886 | 
     | test_pe/C661                                       | A1 v -> Z v  | CKOR2D1BWP40     | 0.020 | 0.040 |   2.918 |    2.926 | 
     | test_pe/C660                                       |              | CKOR2D1BWP40     | 0.020 | 0.000 |   2.918 |    2.926 | 
     | test_pe/C660                                       | A1 v -> Z v  | CKOR2D1BWP40     | 0.017 | 0.040 |   2.958 |    2.966 | 
     | test_pe/C659                                       |              | CKOR2D2BWP40     | 0.017 | 0.000 |   2.958 |    2.966 | 
     | test_pe/C659                                       | A1 v -> Z v  | CKOR2D2BWP40     | 0.017 | 0.037 |   2.995 |    3.003 | 
     | test_pe/FE_RC_34_0                                 |              | CKOR2D2BWP40     | 0.017 | 0.000 |   2.995 |    3.003 | 
     | test_pe/FE_RC_34_0                                 | A2 v -> Z v  | CKOR2D2BWP40     | 0.020 | 0.042 |   3.037 |    3.045 | 
     | test_pe/FE_RC_33_0                                 |              | CKOR2D2BWP40     | 0.020 | 0.000 |   3.037 |    3.045 | 
     | test_pe/FE_RC_33_0                                 | A1 v -> Z v  | CKOR2D2BWP40     | 0.018 | 0.038 |   3.075 |    3.083 | 
     | test_pe/FE_RC_44_0                                 |              | CKOR2D2BWP40     | 0.018 | 0.000 |   3.075 |    3.083 | 
     | test_pe/FE_RC_44_0                                 | A1 v -> Z v  | CKOR2D2BWP40     | 0.017 | 0.037 |   3.111 |    3.120 | 
     | test_pe/FE_RC_43_0                                 |              | CKOR2D2BWP40     | 0.017 | 0.000 |   3.111 |    3.120 | 
     | test_pe/FE_RC_43_0                                 | A1 v -> Z v  | CKOR2D2BWP40     | 0.014 | 0.037 |   3.148 |    3.156 | 
     | test_pe/C653                                       |              | CKOR2D2BWP40     | 0.014 | 0.000 |   3.148 |    3.156 | 
     | test_pe/C653                                       | A1 v -> Z v  | CKOR2D2BWP40     | 0.021 | 0.038 |   3.186 |    3.194 | 
     | test_pe/C652                                       |              | CKOR2D2BWP40     | 0.021 | 0.000 |   3.186 |    3.195 | 
     | test_pe/C652                                       | A1 v -> Z v  | CKOR2D2BWP40     | 0.019 | 0.039 |   3.225 |    3.233 | 
     | test_pe/C651                                       |              | CKOR2D2BWP40     | 0.019 | 0.000 |   3.225 |    3.233 | 
     | test_pe/C651                                       | A1 v -> Z v  | CKOR2D2BWP40     | 0.018 | 0.038 |   3.263 |    3.271 | 
     | test_pe/FE_RC_41_0                                 |              | CKOR2D1BWP40     | 0.018 | 0.000 |   3.263 |    3.271 | 
     | test_pe/FE_RC_41_0                                 | A2 v -> Z v  | CKOR2D1BWP40     | 0.017 | 0.045 |   3.308 |    3.316 | 
     | test_pe/C648                                       |              | CKOR2D2BWP40     | 0.017 | 0.000 |   3.308 |    3.316 | 
     | test_pe/C648                                       | A1 v -> Z v  | CKOR2D2BWP40     | 0.023 | 0.042 |   3.350 |    3.359 | 
     | test_pe/FE_RC_36_0                                 |              | OAI211D2BWP40    | 0.023 | 0.000 |   3.350 |    3.359 | 
     | test_pe/FE_RC_36_0                                 | A2 v -> ZN ^ | OAI211D2BWP40    | 0.049 | 0.035 |   3.385 |    3.393 | 
     | test_pe/U28                                        |              | XNR2D1BWP40      | 0.049 | 0.000 |   3.385 |    3.393 | 
     | test_pe/U28                                        | A2 ^ -> ZN v | XNR2D1BWP40      | 0.028 | 0.084 |   3.469 |    3.478 | 
     | test_pe/U29                                        |              | OAI32D2BWP40     | 0.028 | 0.000 |   3.469 |    3.478 | 
     | test_pe/U29                                        | B2 v -> ZN ^ | OAI32D2BWP40     | 0.093 | 0.059 |   3.528 |    3.537 | 
     | test_pe/FE_OCPC12_pe_out_res_p                     |              | BUFFD6BWP40      | 0.093 | 0.000 |   3.528 |    3.537 | 
     | test_pe/FE_OCPC12_pe_out_res_p                     | I ^ -> Z ^   | BUFFD6BWP40      | 0.032 | 0.062 |   3.590 |    3.599 | 
     | test_pe                                            | res_p ^      | test_pe_unq1     |       |       |   3.592 |    3.600 | 
     | sb_1b/FE_OFC12_pe_out_res_p                        |              | BUFFD10BWP40     | 0.032 | 0.001 |   3.592 |    3.600 | 
     | sb_1b/FE_OFC12_pe_out_res_p                        | I ^ -> Z ^   | BUFFD10BWP40     | 0.046 | 0.050 |   3.642 |    3.650 | 
     | sb_1b/U70                                          |              | AOI22D1BWP40     | 0.046 | 0.003 |   3.645 |    3.653 | 
     | sb_1b/U70                                          | A2 ^ -> ZN v | AOI22D1BWP40     | 0.069 | 0.034 |   3.679 |    3.688 | 
     | sb_1b/U100                                         |              | AOI22D1BWP40     | 0.069 | 0.000 |   3.679 |    3.688 | 
     | sb_1b/U100                                         | A2 v -> ZN ^ | AOI22D1BWP40     | 0.097 | 0.083 |   3.762 |    3.771 | 
     | sb_1b/U101                                         |              | MUX2D3BWP40      | 0.097 | 0.000 |   3.762 |    3.771 | 
     | sb_1b/U101                                         | I0 ^ -> Z ^  | MUX2D3BWP40      | 0.119 | 0.135 |   3.897 |    3.905 | 
     | sb_1b                                              | out_1_1[0] ^ | sb_unq2          |       |       |   3.902 |    3.910 | 
     |                                                    |              | pe_tile_new_unq1 | 0.120 | 0.005 |   3.902 |    3.910 | 
     +---------------------------------------------------------------------------------------------------------------------------+ 
Path 7: MET Late External Delay Assertion 
Endpoint:   out_BUS1_S3_T2[0]         (^) checked with  leading edge of 'ideal_
clock'
Beginpoint: test_pe/inp_code_reg_4_/Q (^) triggered by  leading edge of 'ideal_
clock'
Path Groups: {REGOUT}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Path Delay                    3.910
+ CPPR Adjustment               0.000
= Required Time                 3.910
- Arrival Time                  3.901
= Slack Time                    0.009
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.032
     + Source Insertion Delay            -0.161
     = Beginpoint Arrival Time           -0.129
     +---------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |       Cell       |  Slew | Delay | Arrival | Required | 
     |                                                    |              |                  |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------------+-------+-------+---------+----------| 
     |                                                    | clk_in ^     |                  | 0.063 |       |  -0.129 |   -0.120 | 
     | CTS_ccl_a_buf_00011                                |              | CKBD20BWP40      | 0.064 | 0.002 |  -0.128 |   -0.118 | 
     | CTS_ccl_a_buf_00011                                | I ^ -> Z ^   | CKBD20BWP40      | 0.048 | 0.061 |  -0.067 |   -0.057 | 
     | test_pe                                            | clk ^        | test_pe_unq1     |       |       |  -0.063 |   -0.053 | 
     | test_pe/clk_gate_op_code_reg/latch                 |              | CKLNQD5BWP40     | 0.049 | 0.004 |  -0.063 |   -0.053 | 
     | test_pe/clk_gate_op_code_reg/latch                 | CP ^ -> Q ^  | CKLNQD5BWP40     | 0.093 | 0.094 |   0.031 |    0.040 | 
     | test_pe/inp_code_reg_4_                            |              | DFCNQD1BWP40     | 0.094 | 0.002 |   0.033 |    0.042 | 
     | test_pe/inp_code_reg_4_                            | CP ^ -> Q ^  | DFCNQD1BWP40     | 0.066 | 0.171 |   0.203 |    0.213 | 
     | test_pe/test_opt_reg_file/U2                       |              | NR2D2BWP40       | 0.066 | 0.000 |   0.203 |    0.213 | 
     | test_pe/test_opt_reg_file/U2                       | A1 ^ -> ZN v | NR2D2BWP40       | 0.024 | 0.026 |   0.230 |    0.239 | 
     | test_pe/test_opt_reg_file/U22                      |              | ND2D3BWP40       | 0.024 | 0.000 |   0.230 |    0.239 | 
     | test_pe/test_opt_reg_file/U22                      | A2 v -> ZN ^ | ND2D3BWP40       | 0.036 | 0.032 |   0.261 |    0.271 | 
     | test_pe/test_opt_reg_file/FE_OFC6_n10              |              | CKBD4BWP40       | 0.036 | 0.000 |   0.262 |    0.271 | 
     | test_pe/test_opt_reg_file/FE_OFC6_n10              | I ^ -> Z ^   | CKBD4BWP40       | 0.067 | 0.060 |   0.322 |    0.331 | 
     | test_pe/test_opt_reg_file/FE_OFC7_n10              |              | CKND3BWP40       | 0.067 | 0.001 |   0.323 |    0.332 | 
     | test_pe/test_opt_reg_file/FE_OFC7_n10              | I ^ -> ZN v  | CKND3BWP40       | 0.050 | 0.051 |   0.374 |    0.383 | 
     | test_pe/test_opt_reg_file/U20                      |              | MUX2D1BWP40      | 0.050 | 0.000 |   0.374 |    0.383 | 
     | test_pe/test_opt_reg_file/U20                      | S v -> Z ^   | MUX2D1BWP40      | 0.247 | 0.211 |   0.585 |    0.594 | 
     | test_pe/test_pe_comp/FE_OFC147_op_b_1              |              | CKBD2BWP40       | 0.247 | 0.002 |   0.587 |    0.597 | 
     | test_pe/test_pe_comp/FE_OFC147_op_b_1              | I ^ -> Z ^   | CKBD2BWP40       | 0.142 | 0.141 |   0.729 |    0.738 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U837   |              | XNR2D0BWP40      | 0.142 | 0.002 |   0.731 |    0.740 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U837   | A1 ^ -> ZN v | XNR2D0BWP40      | 0.038 | 0.108 |   0.839 |    0.848 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U863   |              | OAI22D0BWP40     | 0.038 | 0.000 |   0.839 |    0.848 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U863   | A1 v -> ZN ^ | OAI22D0BWP40     | 0.116 | 0.070 |   0.908 |    0.918 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U871   |              | FA1D0BWP40       | 0.116 | 0.000 |   0.908 |    0.918 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U871   | CI ^ -> S v  | FA1D0BWP40       | 0.049 | 0.154 |   1.062 |    1.072 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U886   |              | FA1D0BWP40       | 0.049 | 0.000 |   1.062 |    1.072 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U886   | CI v -> S v  | FA1D0BWP40       | 0.046 | 0.143 |   1.205 |    1.215 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U867   |              | ND2D0BWP40       | 0.046 | 0.000 |   1.205 |    1.215 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U867   | A1 v -> ZN ^ | ND2D0BWP40       | 0.047 | 0.043 |   1.248 |    1.257 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U891   |              | CKND1BWP40       | 0.047 | 0.000 |   1.248 |    1.257 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U891   | I ^ -> ZN v  | CKND1BWP40       | 0.025 | 0.029 |   1.277 |    1.286 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U892   |              | AOI21D1BWP40     | 0.025 | 0.000 |   1.277 |    1.286 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U892   | B v -> ZN ^  | AOI21D1BWP40     | 0.081 | 0.066 |   1.342 |    1.352 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U894   |              | OAI21D1BWP40     | 0.081 | 0.000 |   1.343 |    1.352 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U894   | A1 ^ -> ZN v | OAI21D1BWP40     | 0.048 | 0.048 |   1.391 |    1.400 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U937   |              | AOI21D1BWP40     | 0.048 | 0.000 |   1.391 |    1.400 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U937   | A1 v -> ZN ^ | AOI21D1BWP40     | 0.072 | 0.056 |   1.446 |    1.456 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U939   |              | OAI21D1BWP40     | 0.072 | 0.000 |   1.446 |    1.456 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U939   | A1 ^ -> ZN v | OAI21D1BWP40     | 0.051 | 0.048 |   1.494 |    1.503 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U988   |              | AOI21D1BWP40     | 0.051 | 0.000 |   1.494 |    1.503 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U988   | A1 v -> ZN ^ | AOI21D1BWP40     | 0.075 | 0.059 |   1.553 |    1.562 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U990   |              | OAI21D1BWP40     | 0.075 | 0.000 |   1.553 |    1.562 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U990   | A1 ^ -> ZN v | OAI21D1BWP40     | 0.057 | 0.053 |   1.605 |    1.615 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1045  |              | AOI21D1BWP40     | 0.057 | 0.000 |   1.605 |    1.615 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1045  | A1 v -> ZN ^ | AOI21D1BWP40     | 0.079 | 0.063 |   1.668 |    1.678 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1073  |              | OAI21D1BWP40     | 0.079 | 0.000 |   1.668 |    1.678 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1073  | A1 ^ -> ZN v | OAI21D1BWP40     | 0.052 | 0.051 |   1.719 |    1.729 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1108  |              | AOI21D3BWP40     | 0.052 | 0.000 |   1.719 |    1.729 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1108  | A1 v -> ZN ^ | AOI21D3BWP40     | 0.052 | 0.045 |   1.764 |    1.774 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/FE_RC_ |              | OAI21D2BWP40     | 0.052 | 0.000 |   1.764 |    1.774 | 
     | 90_0                                               |              |                  |       |       |         |          | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/FE_RC_ | A1 ^ -> ZN v | OAI21D2BWP40     | 0.044 | 0.041 |   1.805 |    1.815 | 
     | 90_0                                               |              |                  |       |       |         |          | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1106  |              | AOI21D1BWP40     | 0.044 | 0.000 |   1.805 |    1.815 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1106  | A2 v -> ZN ^ | AOI21D1BWP40     | 0.103 | 0.078 |   1.883 |    1.892 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1175  |              | OAI21D3BWP40     | 0.103 | 0.000 |   1.883 |    1.893 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1175  | A1 ^ -> ZN v | OAI21D3BWP40     | 0.044 | 0.043 |   1.927 |    1.936 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1207  |              | AOI21D3BWP40     | 0.044 | 0.000 |   1.927 |    1.936 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1207  | A1 v -> ZN ^ | AOI21D3BWP40     | 0.058 | 0.045 |   1.972 |    1.981 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1235  |              | OAI21D2BWP40     | 0.058 | 0.000 |   1.972 |    1.981 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1235  | A1 ^ -> ZN v | OAI21D2BWP40     | 0.045 | 0.040 |   2.012 |    2.021 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1264  |              | AOI21D2BWP40     | 0.045 | 0.000 |   2.012 |    2.022 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1264  | A1 v -> ZN ^ | AOI21D2BWP40     | 0.089 | 0.066 |   2.078 |    2.087 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1289  |              | OAI21D3BWP40     | 0.089 | 0.000 |   2.078 |    2.088 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1289  | A1 ^ -> ZN v | OAI21D3BWP40     | 0.040 | 0.040 |   2.118 |    2.128 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1315  |              | AOI21D3BWP40     | 0.040 | 0.000 |   2.118 |    2.128 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1315  | A1 v -> ZN ^ | AOI21D3BWP40     | 0.058 | 0.045 |   2.163 |    2.173 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1337  |              | OAI21D3BWP40     | 0.058 | 0.000 |   2.163 |    2.173 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1337  | A1 ^ -> ZN v | OAI21D3BWP40     | 0.046 | 0.037 |   2.201 |    2.210 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1360  |              | AOI21D3BWP40     | 0.046 | 0.000 |   2.201 |    2.210 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1360  | A1 v -> ZN ^ | AOI21D3BWP40     | 0.061 | 0.048 |   2.248 |    2.258 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1379  |              | OAI21D3BWP40     | 0.061 | 0.000 |   2.248 |    2.258 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1379  | A1 ^ -> ZN v | OAI21D3BWP40     | 0.039 | 0.032 |   2.281 |    2.290 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1399  |              | AOI21D1BWP40     | 0.039 | 0.000 |   2.281 |    2.290 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1399  | A1 v -> ZN ^ | AOI21D1BWP40     | 0.084 | 0.060 |   2.341 |    2.350 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1415  |              | OAI21D1BWP40     | 0.084 | 0.000 |   2.341 |    2.350 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1415  | A1 ^ -> ZN v | OAI21D1BWP40     | 0.053 | 0.052 |   2.393 |    2.402 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1432  |              | AOI21D1BWP40     | 0.053 | 0.000 |   2.393 |    2.403 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1432  | A1 v -> ZN ^ | AOI21D1BWP40     | 0.097 | 0.071 |   2.464 |    2.474 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1445  |              | OAI21D1BWP40     | 0.097 | 0.000 |   2.465 |    2.474 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1445  | A1 ^ -> ZN v | OAI21D1BWP40     | 0.055 | 0.056 |   2.520 |    2.529 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1457  |              | XNR2D1BWP40      | 0.055 | 0.000 |   2.520 |    2.530 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1457  | A1 v -> ZN v | XNR2D1BWP40      | 0.044 | 0.084 |   2.605 |    2.614 | 
     | test_pe/test_pe_comp/U363                          |              | AOI22D1BWP40     | 0.044 | 0.000 |   2.605 |    2.614 | 
     | test_pe/test_pe_comp/U363                          | A2 v -> ZN ^ | AOI22D1BWP40     | 0.085 | 0.060 |   2.665 |    2.674 | 
     | test_pe/test_pe_comp/FE_RC_73_0                    |              | ND4D1BWP40       | 0.085 | 0.000 |   2.665 |    2.674 | 
     | test_pe/test_pe_comp/FE_RC_73_0                    | A2 ^ -> ZN v | ND4D1BWP40       | 0.057 | 0.062 |   2.727 |    2.736 | 
     | test_pe/test_pe_comp/U396                          |              | AO22D1BWP40      | 0.057 | 0.000 |   2.727 |    2.736 | 
     | test_pe/test_pe_comp/U396                          | A2 v -> Z v  | AO22D1BWP40      | 0.041 | 0.099 |   2.826 |    2.836 | 
     | test_pe/C662                                       |              | CKOR2D1BWP40     | 0.041 | 0.000 |   2.826 |    2.836 | 
     | test_pe/C662                                       | A2 v -> Z v  | CKOR2D1BWP40     | 0.020 | 0.052 |   2.878 |    2.887 | 
     | test_pe/C661                                       |              | CKOR2D1BWP40     | 0.020 | 0.000 |   2.878 |    2.887 | 
     | test_pe/C661                                       | A1 v -> Z v  | CKOR2D1BWP40     | 0.020 | 0.040 |   2.918 |    2.927 | 
     | test_pe/C660                                       |              | CKOR2D1BWP40     | 0.020 | 0.000 |   2.918 |    2.927 | 
     | test_pe/C660                                       | A1 v -> Z v  | CKOR2D1BWP40     | 0.017 | 0.040 |   2.958 |    2.967 | 
     | test_pe/C659                                       |              | CKOR2D2BWP40     | 0.017 | 0.000 |   2.958 |    2.967 | 
     | test_pe/C659                                       | A1 v -> Z v  | CKOR2D2BWP40     | 0.017 | 0.037 |   2.995 |    3.004 | 
     | test_pe/FE_RC_34_0                                 |              | CKOR2D2BWP40     | 0.017 | 0.000 |   2.995 |    3.004 | 
     | test_pe/FE_RC_34_0                                 | A2 v -> Z v  | CKOR2D2BWP40     | 0.020 | 0.042 |   3.037 |    3.046 | 
     | test_pe/FE_RC_33_0                                 |              | CKOR2D2BWP40     | 0.020 | 0.000 |   3.037 |    3.046 | 
     | test_pe/FE_RC_33_0                                 | A1 v -> Z v  | CKOR2D2BWP40     | 0.018 | 0.038 |   3.075 |    3.084 | 
     | test_pe/FE_RC_44_0                                 |              | CKOR2D2BWP40     | 0.018 | 0.000 |   3.075 |    3.084 | 
     | test_pe/FE_RC_44_0                                 | A1 v -> Z v  | CKOR2D2BWP40     | 0.017 | 0.037 |   3.111 |    3.121 | 
     | test_pe/FE_RC_43_0                                 |              | CKOR2D2BWP40     | 0.017 | 0.000 |   3.111 |    3.121 | 
     | test_pe/FE_RC_43_0                                 | A1 v -> Z v  | CKOR2D2BWP40     | 0.014 | 0.037 |   3.148 |    3.157 | 
     | test_pe/C653                                       |              | CKOR2D2BWP40     | 0.014 | 0.000 |   3.148 |    3.157 | 
     | test_pe/C653                                       | A1 v -> Z v  | CKOR2D2BWP40     | 0.021 | 0.038 |   3.186 |    3.195 | 
     | test_pe/C652                                       |              | CKOR2D2BWP40     | 0.021 | 0.000 |   3.186 |    3.196 | 
     | test_pe/C652                                       | A1 v -> Z v  | CKOR2D2BWP40     | 0.019 | 0.039 |   3.225 |    3.234 | 
     | test_pe/C651                                       |              | CKOR2D2BWP40     | 0.019 | 0.000 |   3.225 |    3.234 | 
     | test_pe/C651                                       | A1 v -> Z v  | CKOR2D2BWP40     | 0.018 | 0.038 |   3.263 |    3.272 | 
     | test_pe/FE_RC_41_0                                 |              | CKOR2D1BWP40     | 0.018 | 0.000 |   3.263 |    3.272 | 
     | test_pe/FE_RC_41_0                                 | A2 v -> Z v  | CKOR2D1BWP40     | 0.017 | 0.045 |   3.308 |    3.317 | 
     | test_pe/C648                                       |              | CKOR2D2BWP40     | 0.017 | 0.000 |   3.308 |    3.317 | 
     | test_pe/C648                                       | A1 v -> Z v  | CKOR2D2BWP40     | 0.023 | 0.042 |   3.350 |    3.360 | 
     | test_pe/FE_RC_36_0                                 |              | OAI211D2BWP40    | 0.023 | 0.000 |   3.350 |    3.360 | 
     | test_pe/FE_RC_36_0                                 | A2 v -> ZN ^ | OAI211D2BWP40    | 0.049 | 0.035 |   3.385 |    3.394 | 
     | test_pe/U28                                        |              | XNR2D1BWP40      | 0.049 | 0.000 |   3.385 |    3.394 | 
     | test_pe/U28                                        | A2 ^ -> ZN v | XNR2D1BWP40      | 0.028 | 0.084 |   3.469 |    3.479 | 
     | test_pe/U29                                        |              | OAI32D2BWP40     | 0.028 | 0.000 |   3.469 |    3.479 | 
     | test_pe/U29                                        | B2 v -> ZN ^ | OAI32D2BWP40     | 0.093 | 0.059 |   3.528 |    3.538 | 
     | test_pe/FE_OCPC12_pe_out_res_p                     |              | BUFFD6BWP40      | 0.093 | 0.000 |   3.528 |    3.538 | 
     | test_pe/FE_OCPC12_pe_out_res_p                     | I ^ -> Z ^   | BUFFD6BWP40      | 0.032 | 0.062 |   3.590 |    3.600 | 
     | test_pe                                            | res_p ^      | test_pe_unq1     |       |       |   3.592 |    3.601 | 
     | sb_1b/FE_OFC12_pe_out_res_p                        |              | BUFFD10BWP40     | 0.032 | 0.001 |   3.592 |    3.601 | 
     | sb_1b/FE_OFC12_pe_out_res_p                        | I ^ -> Z ^   | BUFFD10BWP40     | 0.046 | 0.050 |   3.642 |    3.651 | 
     | sb_1b/U54                                          |              | AOI22D1BWP40     | 0.046 | 0.002 |   3.644 |    3.653 | 
     | sb_1b/U54                                          | A2 ^ -> ZN v | AOI22D1BWP40     | 0.049 | 0.037 |   3.681 |    3.690 | 
     | sb_1b/U58                                          |              | AOI21D1BWP40     | 0.049 | 0.000 |   3.681 |    3.690 | 
     | sb_1b/U58                                          | A1 v -> ZN ^ | AOI21D1BWP40     | 0.104 | 0.075 |   3.755 |    3.765 | 
     | sb_1b/U153                                         |              | ND2D1BWP40       | 0.104 | 0.000 |   3.755 |    3.765 | 
     | sb_1b/U153                                         | A1 ^ -> ZN v | ND2D1BWP40       | 0.061 | 0.061 |   3.817 |    3.826 | 
     | sb_1b/U154                                         |              | IOA21D4BWP40     | 0.061 | 0.000 |   3.817 |    3.826 | 
     | sb_1b/U154                                         | B v -> ZN ^  | IOA21D4BWP40     | 0.103 | 0.076 |   3.893 |    3.903 | 
     | sb_1b                                              | out_3_2[0] ^ | sb_unq2          |       |       |   3.901 |    3.910 | 
     |                                                    |              | pe_tile_new_unq1 | 0.104 | 0.007 |   3.901 |    3.910 | 
     +---------------------------------------------------------------------------------------------------------------------------+ 
Path 8: MET Late External Delay Assertion 
Endpoint:   out_BUS1_S3_T0[0]         (^) checked with  leading edge of 'ideal_
clock'
Beginpoint: test_pe/inp_code_reg_4_/Q (^) triggered by  leading edge of 'ideal_
clock'
Path Groups: {REGOUT}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Path Delay                    3.910
+ CPPR Adjustment               0.000
= Required Time                 3.910
- Arrival Time                  3.900
= Slack Time                    0.010
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.032
     + Source Insertion Delay            -0.161
     = Beginpoint Arrival Time           -0.129
     +---------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |       Cell       |  Slew | Delay | Arrival | Required | 
     |                                                    |              |                  |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------------+-------+-------+---------+----------| 
     |                                                    | clk_in ^     |                  | 0.063 |       |  -0.129 |   -0.119 | 
     | CTS_ccl_a_buf_00011                                |              | CKBD20BWP40      | 0.064 | 0.002 |  -0.128 |   -0.118 | 
     | CTS_ccl_a_buf_00011                                | I ^ -> Z ^   | CKBD20BWP40      | 0.048 | 0.061 |  -0.067 |   -0.057 | 
     | test_pe                                            | clk ^        | test_pe_unq1     |       |       |  -0.063 |   -0.053 | 
     | test_pe/clk_gate_op_code_reg/latch                 |              | CKLNQD5BWP40     | 0.049 | 0.004 |  -0.063 |   -0.053 | 
     | test_pe/clk_gate_op_code_reg/latch                 | CP ^ -> Q ^  | CKLNQD5BWP40     | 0.093 | 0.094 |   0.031 |    0.041 | 
     | test_pe/inp_code_reg_4_                            |              | DFCNQD1BWP40     | 0.094 | 0.002 |   0.033 |    0.043 | 
     | test_pe/inp_code_reg_4_                            | CP ^ -> Q ^  | DFCNQD1BWP40     | 0.066 | 0.171 |   0.203 |    0.213 | 
     | test_pe/test_opt_reg_file/U2                       |              | NR2D2BWP40       | 0.066 | 0.000 |   0.203 |    0.213 | 
     | test_pe/test_opt_reg_file/U2                       | A1 ^ -> ZN v | NR2D2BWP40       | 0.024 | 0.026 |   0.230 |    0.240 | 
     | test_pe/test_opt_reg_file/U22                      |              | ND2D3BWP40       | 0.024 | 0.000 |   0.230 |    0.240 | 
     | test_pe/test_opt_reg_file/U22                      | A2 v -> ZN ^ | ND2D3BWP40       | 0.036 | 0.032 |   0.261 |    0.271 | 
     | test_pe/test_opt_reg_file/FE_OFC6_n10              |              | CKBD4BWP40       | 0.036 | 0.000 |   0.262 |    0.271 | 
     | test_pe/test_opt_reg_file/FE_OFC6_n10              | I ^ -> Z ^   | CKBD4BWP40       | 0.067 | 0.060 |   0.322 |    0.332 | 
     | test_pe/test_opt_reg_file/FE_OFC7_n10              |              | CKND3BWP40       | 0.067 | 0.001 |   0.323 |    0.333 | 
     | test_pe/test_opt_reg_file/FE_OFC7_n10              | I ^ -> ZN v  | CKND3BWP40       | 0.050 | 0.051 |   0.374 |    0.384 | 
     | test_pe/test_opt_reg_file/U20                      |              | MUX2D1BWP40      | 0.050 | 0.000 |   0.374 |    0.384 | 
     | test_pe/test_opt_reg_file/U20                      | S v -> Z ^   | MUX2D1BWP40      | 0.247 | 0.211 |   0.585 |    0.595 | 
     | test_pe/test_pe_comp/FE_OFC147_op_b_1              |              | CKBD2BWP40       | 0.247 | 0.002 |   0.587 |    0.597 | 
     | test_pe/test_pe_comp/FE_OFC147_op_b_1              | I ^ -> Z ^   | CKBD2BWP40       | 0.142 | 0.141 |   0.729 |    0.739 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U837   |              | XNR2D0BWP40      | 0.142 | 0.002 |   0.731 |    0.740 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U837   | A1 ^ -> ZN v | XNR2D0BWP40      | 0.038 | 0.108 |   0.839 |    0.849 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U863   |              | OAI22D0BWP40     | 0.038 | 0.000 |   0.839 |    0.849 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U863   | A1 v -> ZN ^ | OAI22D0BWP40     | 0.116 | 0.070 |   0.908 |    0.918 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U871   |              | FA1D0BWP40       | 0.116 | 0.000 |   0.908 |    0.918 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U871   | CI ^ -> S v  | FA1D0BWP40       | 0.049 | 0.154 |   1.062 |    1.072 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U886   |              | FA1D0BWP40       | 0.049 | 0.000 |   1.062 |    1.072 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U886   | CI v -> S v  | FA1D0BWP40       | 0.046 | 0.143 |   1.205 |    1.215 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U867   |              | ND2D0BWP40       | 0.046 | 0.000 |   1.205 |    1.215 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U867   | A1 v -> ZN ^ | ND2D0BWP40       | 0.047 | 0.043 |   1.248 |    1.258 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U891   |              | CKND1BWP40       | 0.047 | 0.000 |   1.248 |    1.258 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U891   | I ^ -> ZN v  | CKND1BWP40       | 0.025 | 0.029 |   1.277 |    1.287 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U892   |              | AOI21D1BWP40     | 0.025 | 0.000 |   1.277 |    1.287 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U892   | B v -> ZN ^  | AOI21D1BWP40     | 0.081 | 0.066 |   1.342 |    1.352 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U894   |              | OAI21D1BWP40     | 0.081 | 0.000 |   1.343 |    1.352 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U894   | A1 ^ -> ZN v | OAI21D1BWP40     | 0.048 | 0.048 |   1.391 |    1.401 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U937   |              | AOI21D1BWP40     | 0.048 | 0.000 |   1.391 |    1.401 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U937   | A1 v -> ZN ^ | AOI21D1BWP40     | 0.072 | 0.056 |   1.446 |    1.456 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U939   |              | OAI21D1BWP40     | 0.072 | 0.000 |   1.446 |    1.456 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U939   | A1 ^ -> ZN v | OAI21D1BWP40     | 0.051 | 0.048 |   1.494 |    1.504 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U988   |              | AOI21D1BWP40     | 0.051 | 0.000 |   1.494 |    1.504 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U988   | A1 v -> ZN ^ | AOI21D1BWP40     | 0.075 | 0.059 |   1.553 |    1.563 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U990   |              | OAI21D1BWP40     | 0.075 | 0.000 |   1.553 |    1.563 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U990   | A1 ^ -> ZN v | OAI21D1BWP40     | 0.057 | 0.053 |   1.605 |    1.615 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1045  |              | AOI21D1BWP40     | 0.057 | 0.000 |   1.605 |    1.615 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1045  | A1 v -> ZN ^ | AOI21D1BWP40     | 0.079 | 0.063 |   1.668 |    1.678 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1073  |              | OAI21D1BWP40     | 0.079 | 0.000 |   1.668 |    1.678 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1073  | A1 ^ -> ZN v | OAI21D1BWP40     | 0.052 | 0.051 |   1.719 |    1.729 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1108  |              | AOI21D3BWP40     | 0.052 | 0.000 |   1.719 |    1.729 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1108  | A1 v -> ZN ^ | AOI21D3BWP40     | 0.052 | 0.045 |   1.764 |    1.774 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/FE_RC_ |              | OAI21D2BWP40     | 0.052 | 0.000 |   1.764 |    1.774 | 
     | 90_0                                               |              |                  |       |       |         |          | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/FE_RC_ | A1 ^ -> ZN v | OAI21D2BWP40     | 0.044 | 0.041 |   1.805 |    1.815 | 
     | 90_0                                               |              |                  |       |       |         |          | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1106  |              | AOI21D1BWP40     | 0.044 | 0.000 |   1.805 |    1.815 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1106  | A2 v -> ZN ^ | AOI21D1BWP40     | 0.103 | 0.078 |   1.883 |    1.893 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1175  |              | OAI21D3BWP40     | 0.103 | 0.000 |   1.883 |    1.893 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1175  | A1 ^ -> ZN v | OAI21D3BWP40     | 0.044 | 0.043 |   1.927 |    1.937 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1207  |              | AOI21D3BWP40     | 0.044 | 0.000 |   1.927 |    1.937 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1207  | A1 v -> ZN ^ | AOI21D3BWP40     | 0.058 | 0.045 |   1.972 |    1.982 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1235  |              | OAI21D2BWP40     | 0.058 | 0.000 |   1.972 |    1.982 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1235  | A1 ^ -> ZN v | OAI21D2BWP40     | 0.045 | 0.040 |   2.012 |    2.022 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1264  |              | AOI21D2BWP40     | 0.045 | 0.000 |   2.012 |    2.022 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1264  | A1 v -> ZN ^ | AOI21D2BWP40     | 0.089 | 0.066 |   2.078 |    2.088 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1289  |              | OAI21D3BWP40     | 0.089 | 0.000 |   2.078 |    2.088 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1289  | A1 ^ -> ZN v | OAI21D3BWP40     | 0.040 | 0.040 |   2.118 |    2.128 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1315  |              | AOI21D3BWP40     | 0.040 | 0.000 |   2.118 |    2.128 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1315  | A1 v -> ZN ^ | AOI21D3BWP40     | 0.058 | 0.045 |   2.163 |    2.173 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1337  |              | OAI21D3BWP40     | 0.058 | 0.000 |   2.163 |    2.173 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1337  | A1 ^ -> ZN v | OAI21D3BWP40     | 0.046 | 0.037 |   2.201 |    2.210 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1360  |              | AOI21D3BWP40     | 0.046 | 0.000 |   2.201 |    2.211 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1360  | A1 v -> ZN ^ | AOI21D3BWP40     | 0.061 | 0.048 |   2.248 |    2.258 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1379  |              | OAI21D3BWP40     | 0.061 | 0.000 |   2.248 |    2.258 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1379  | A1 ^ -> ZN v | OAI21D3BWP40     | 0.039 | 0.032 |   2.281 |    2.291 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1399  |              | AOI21D1BWP40     | 0.039 | 0.000 |   2.281 |    2.291 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1399  | A1 v -> ZN ^ | AOI21D1BWP40     | 0.084 | 0.060 |   2.341 |    2.351 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1415  |              | OAI21D1BWP40     | 0.084 | 0.000 |   2.341 |    2.351 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1415  | A1 ^ -> ZN v | OAI21D1BWP40     | 0.053 | 0.052 |   2.393 |    2.403 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1432  |              | AOI21D1BWP40     | 0.053 | 0.000 |   2.393 |    2.403 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1432  | A1 v -> ZN ^ | AOI21D1BWP40     | 0.097 | 0.071 |   2.464 |    2.474 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1445  |              | OAI21D1BWP40     | 0.097 | 0.000 |   2.465 |    2.474 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1445  | A1 ^ -> ZN v | OAI21D1BWP40     | 0.055 | 0.056 |   2.520 |    2.530 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1457  |              | XNR2D1BWP40      | 0.055 | 0.000 |   2.520 |    2.530 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1457  | A1 v -> ZN v | XNR2D1BWP40      | 0.044 | 0.084 |   2.605 |    2.614 | 
     | test_pe/test_pe_comp/U363                          |              | AOI22D1BWP40     | 0.044 | 0.000 |   2.605 |    2.614 | 
     | test_pe/test_pe_comp/U363                          | A2 v -> ZN ^ | AOI22D1BWP40     | 0.085 | 0.060 |   2.665 |    2.674 | 
     | test_pe/test_pe_comp/FE_RC_73_0                    |              | ND4D1BWP40       | 0.085 | 0.000 |   2.665 |    2.675 | 
     | test_pe/test_pe_comp/FE_RC_73_0                    | A2 ^ -> ZN v | ND4D1BWP40       | 0.057 | 0.062 |   2.727 |    2.737 | 
     | test_pe/test_pe_comp/U396                          |              | AO22D1BWP40      | 0.057 | 0.000 |   2.727 |    2.737 | 
     | test_pe/test_pe_comp/U396                          | A2 v -> Z v  | AO22D1BWP40      | 0.041 | 0.099 |   2.826 |    2.836 | 
     | test_pe/C662                                       |              | CKOR2D1BWP40     | 0.041 | 0.000 |   2.826 |    2.836 | 
     | test_pe/C662                                       | A2 v -> Z v  | CKOR2D1BWP40     | 0.020 | 0.052 |   2.878 |    2.888 | 
     | test_pe/C661                                       |              | CKOR2D1BWP40     | 0.020 | 0.000 |   2.878 |    2.888 | 
     | test_pe/C661                                       | A1 v -> Z v  | CKOR2D1BWP40     | 0.020 | 0.040 |   2.918 |    2.927 | 
     | test_pe/C660                                       |              | CKOR2D1BWP40     | 0.020 | 0.000 |   2.918 |    2.927 | 
     | test_pe/C660                                       | A1 v -> Z v  | CKOR2D1BWP40     | 0.017 | 0.040 |   2.958 |    2.967 | 
     | test_pe/C659                                       |              | CKOR2D2BWP40     | 0.017 | 0.000 |   2.958 |    2.967 | 
     | test_pe/C659                                       | A1 v -> Z v  | CKOR2D2BWP40     | 0.017 | 0.037 |   2.995 |    3.005 | 
     | test_pe/FE_RC_34_0                                 |              | CKOR2D2BWP40     | 0.017 | 0.000 |   2.995 |    3.005 | 
     | test_pe/FE_RC_34_0                                 | A2 v -> Z v  | CKOR2D2BWP40     | 0.020 | 0.042 |   3.037 |    3.047 | 
     | test_pe/FE_RC_33_0                                 |              | CKOR2D2BWP40     | 0.020 | 0.000 |   3.037 |    3.047 | 
     | test_pe/FE_RC_33_0                                 | A1 v -> Z v  | CKOR2D2BWP40     | 0.018 | 0.038 |   3.075 |    3.085 | 
     | test_pe/FE_RC_44_0                                 |              | CKOR2D2BWP40     | 0.018 | 0.000 |   3.075 |    3.085 | 
     | test_pe/FE_RC_44_0                                 | A1 v -> Z v  | CKOR2D2BWP40     | 0.017 | 0.037 |   3.111 |    3.121 | 
     | test_pe/FE_RC_43_0                                 |              | CKOR2D2BWP40     | 0.017 | 0.000 |   3.111 |    3.121 | 
     | test_pe/FE_RC_43_0                                 | A1 v -> Z v  | CKOR2D2BWP40     | 0.014 | 0.037 |   3.148 |    3.158 | 
     | test_pe/C653                                       |              | CKOR2D2BWP40     | 0.014 | 0.000 |   3.148 |    3.158 | 
     | test_pe/C653                                       | A1 v -> Z v  | CKOR2D2BWP40     | 0.021 | 0.038 |   3.186 |    3.196 | 
     | test_pe/C652                                       |              | CKOR2D2BWP40     | 0.021 | 0.000 |   3.186 |    3.196 | 
     | test_pe/C652                                       | A1 v -> Z v  | CKOR2D2BWP40     | 0.019 | 0.039 |   3.225 |    3.235 | 
     | test_pe/C651                                       |              | CKOR2D2BWP40     | 0.019 | 0.000 |   3.225 |    3.235 | 
     | test_pe/C651                                       | A1 v -> Z v  | CKOR2D2BWP40     | 0.018 | 0.038 |   3.263 |    3.272 | 
     | test_pe/FE_RC_41_0                                 |              | CKOR2D1BWP40     | 0.018 | 0.000 |   3.263 |    3.273 | 
     | test_pe/FE_RC_41_0                                 | A2 v -> Z v  | CKOR2D1BWP40     | 0.017 | 0.045 |   3.308 |    3.318 | 
     | test_pe/C648                                       |              | CKOR2D2BWP40     | 0.017 | 0.000 |   3.308 |    3.318 | 
     | test_pe/C648                                       | A1 v -> Z v  | CKOR2D2BWP40     | 0.023 | 0.042 |   3.350 |    3.360 | 
     | test_pe/FE_RC_36_0                                 |              | OAI211D2BWP40    | 0.023 | 0.000 |   3.350 |    3.360 | 
     | test_pe/FE_RC_36_0                                 | A2 v -> ZN ^ | OAI211D2BWP40    | 0.049 | 0.035 |   3.385 |    3.395 | 
     | test_pe/U28                                        |              | XNR2D1BWP40      | 0.049 | 0.000 |   3.385 |    3.395 | 
     | test_pe/U28                                        | A2 ^ -> ZN v | XNR2D1BWP40      | 0.028 | 0.084 |   3.469 |    3.479 | 
     | test_pe/U29                                        |              | OAI32D2BWP40     | 0.028 | 0.000 |   3.469 |    3.479 | 
     | test_pe/U29                                        | B2 v -> ZN ^ | OAI32D2BWP40     | 0.093 | 0.059 |   3.528 |    3.538 | 
     | test_pe/FE_OCPC12_pe_out_res_p                     |              | BUFFD6BWP40      | 0.093 | 0.000 |   3.528 |    3.538 | 
     | test_pe/FE_OCPC12_pe_out_res_p                     | I ^ -> Z ^   | BUFFD6BWP40      | 0.032 | 0.062 |   3.590 |    3.600 | 
     | test_pe                                            | res_p ^      | test_pe_unq1     |       |       |   3.592 |    3.602 | 
     | sb_1b/FE_OFC12_pe_out_res_p                        |              | BUFFD10BWP40     | 0.032 | 0.001 |   3.592 |    3.602 | 
     | sb_1b/FE_OFC12_pe_out_res_p                        | I ^ -> Z ^   | BUFFD10BWP40     | 0.046 | 0.050 |   3.642 |    3.651 | 
     | sb_1b/U48                                          |              | AOI22D1BWP40     | 0.046 | 0.003 |   3.645 |    3.655 | 
     | sb_1b/U48                                          | A2 ^ -> ZN v | AOI22D1BWP40     | 0.073 | 0.038 |   3.683 |    3.692 | 
     | sb_1b/U52                                          |              | AOI21D2BWP40     | 0.073 | 0.000 |   3.683 |    3.693 | 
     | sb_1b/U52                                          | A1 v -> ZN ^ | AOI21D2BWP40     | 0.100 | 0.078 |   3.761 |    3.771 | 
     | sb_1b/U150                                         |              | ND2D1BWP40       | 0.100 | 0.000 |   3.761 |    3.771 | 
     | sb_1b/U150                                         | A1 ^ -> ZN v | ND2D1BWP40       | 0.056 | 0.057 |   3.818 |    3.828 | 
     | sb_1b/U151                                         |              | IOA21D4BWP40     | 0.056 | 0.000 |   3.818 |    3.828 | 
     | sb_1b/U151                                         | B v -> ZN ^  | IOA21D4BWP40     | 0.100 | 0.076 |   3.894 |    3.904 | 
     | sb_1b                                              | out_3_0[0] ^ | sb_unq2          |       |       |   3.900 |    3.910 | 
     |                                                    |              | pe_tile_new_unq1 | 0.100 | 0.006 |   3.900 |    3.910 | 
     +---------------------------------------------------------------------------------------------------------------------------+ 
Path 9: MET Late External Delay Assertion 
Endpoint:   out_BUS16_S2_T4[2]           (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_2_4_id1_reg_2_/Q (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {REGOUT}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Path Delay                    0.350
+ CPPR Adjustment               0.000
= Required Time                 0.350
- Arrival Time                  0.340
= Slack Time                    0.010
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.032
     + Source Insertion Delay            -0.161
     = Beginpoint Arrival Time           -0.129
     +---------------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc      |       Cell       |  Slew | Delay | Arrival | Required | 
     |                                        |              |                  |       |       |  Time   |   Time   | 
     |----------------------------------------+--------------+------------------+-------+-------+---------+----------| 
     |                                        | clk_in ^     |                  | 0.063 |       |  -0.129 |   -0.119 | 
     | sb_wide/CTS_ccl_a_buf_00013            |              | CKBD16BWP40      | 0.064 | 0.002 |  -0.128 |   -0.118 | 
     | sb_wide/CTS_ccl_a_buf_00013            | I ^ -> Z ^   | CKBD16BWP40      | 0.064 | 0.066 |  -0.062 |   -0.052 | 
     | sb_wide/clk_gate_out_2_4_id1_reg/latch |              | CKLNQD3BWP40     | 0.067 | 0.008 |  -0.054 |   -0.044 | 
     | sb_wide/clk_gate_out_2_4_id1_reg/latch | CP ^ -> Q ^  | CKLNQD3BWP40     | 0.080 | 0.087 |   0.033 |    0.043 | 
     | sb_wide/out_2_4_id1_reg_2_             |              | DFQD2BWP40       | 0.080 | 0.001 |   0.034 |    0.044 | 
     | sb_wide/out_2_4_id1_reg_2_             | CP ^ -> Q v  | DFQD2BWP40       | 0.020 | 0.158 |   0.192 |    0.202 | 
     | sb_wide/U1327                          |              | AO22D4BWP40      | 0.020 | 0.000 |   0.192 |    0.202 | 
     | sb_wide/U1327                          | A2 v -> Z v  | AO22D4BWP40      | 0.117 | 0.126 |   0.318 |    0.328 | 
     | sb_wide                                | out_2_4[2] v | sb_unq1          |       |       |   0.340 |    0.350 | 
     |                                        |              | pe_tile_new_unq1 | 0.125 | 0.022 |   0.340 |    0.350 | 
     +---------------------------------------------------------------------------------------------------------------+ 
Path 10: MET Late External Delay Assertion 
Endpoint:   out_BUS16_S2_T4[10]           (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_2_4_id1_reg_10_/Q (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {REGOUT}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Path Delay                    0.350
+ CPPR Adjustment               0.000
= Required Time                 0.350
- Arrival Time                  0.339
= Slack Time                    0.011
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.032
     + Source Insertion Delay            -0.161
     = Beginpoint Arrival Time           -0.129
     +----------------------------------------------------------------------------------------------------------------+ 
     |                Instance                |      Arc      |       Cell       |  Slew | Delay | Arrival | Required | 
     |                                        |               |                  |       |       |  Time   |   Time   | 
     |----------------------------------------+---------------+------------------+-------+-------+---------+----------| 
     |                                        | clk_in ^      |                  | 0.063 |       |  -0.129 |   -0.119 | 
     | sb_wide/CTS_ccl_a_buf_00013            |               | CKBD16BWP40      | 0.064 | 0.002 |  -0.128 |   -0.117 | 
     | sb_wide/CTS_ccl_a_buf_00013            | I ^ -> Z ^    | CKBD16BWP40      | 0.064 | 0.066 |  -0.062 |   -0.051 | 
     | sb_wide/clk_gate_out_2_4_id1_reg/latch |               | CKLNQD3BWP40     | 0.067 | 0.008 |  -0.054 |   -0.043 | 
     | sb_wide/clk_gate_out_2_4_id1_reg/latch | CP ^ -> Q ^   | CKLNQD3BWP40     | 0.080 | 0.087 |   0.033 |    0.044 | 
     | sb_wide/out_2_4_id1_reg_10_            |               | DFQD2BWP40       | 0.080 | 0.000 |   0.033 |    0.044 | 
     | sb_wide/out_2_4_id1_reg_10_            | CP ^ -> Q v   | DFQD2BWP40       | 0.020 | 0.158 |   0.191 |    0.202 | 
     | sb_wide/U1387                          |               | AO22D4BWP40      | 0.020 | 0.000 |   0.191 |    0.202 | 
     | sb_wide/U1387                          | A2 v -> Z v   | AO22D4BWP40      | 0.115 | 0.128 |   0.320 |    0.330 | 
     | sb_wide                                | out_2_4[10] v | sb_unq1          |       |       |   0.339 |    0.350 | 
     |                                        |               | pe_tile_new_unq1 | 0.122 | 0.020 |   0.339 |    0.350 | 
     +----------------------------------------------------------------------------------------------------------------+ 
Path 11: MET Late External Delay Assertion 
Endpoint:   out_BUS16_S1_T4[2]           (^) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_1_4_id1_reg_2_/Q (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {REGOUT}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Path Delay                    0.350
+ CPPR Adjustment               0.000
= Required Time                 0.350
- Arrival Time                  0.338
= Slack Time                    0.012
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.032
     + Source Insertion Delay            -0.161
     = Beginpoint Arrival Time           -0.129
     +---------------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc      |       Cell       |  Slew | Delay | Arrival | Required | 
     |                                        |              |                  |       |       |  Time   |   Time   | 
     |----------------------------------------+--------------+------------------+-------+-------+---------+----------| 
     |                                        | clk_in ^     |                  | 0.063 |       |  -0.129 |   -0.118 | 
     | sb_wide/CTS_ccl_a_buf_00013            |              | CKBD16BWP40      | 0.064 | 0.002 |  -0.128 |   -0.116 | 
     | sb_wide/CTS_ccl_a_buf_00013            | I ^ -> Z ^   | CKBD16BWP40      | 0.064 | 0.066 |  -0.062 |   -0.050 | 
     | sb_wide/clk_gate_out_1_4_id1_reg/latch |              | CKLNQD3BWP40     | 0.067 | 0.012 |  -0.050 |   -0.038 | 
     | sb_wide/clk_gate_out_1_4_id1_reg/latch | CP ^ -> Q ^  | CKLNQD3BWP40     | 0.078 | 0.086 |   0.036 |    0.048 | 
     | sb_wide/out_1_4_id1_reg_2_             |              | DFQD2BWP40       | 0.078 | 0.000 |   0.036 |    0.048 | 
     | sb_wide/out_1_4_id1_reg_2_             | CP ^ -> Q ^  | DFQD2BWP40       | 0.025 | 0.131 |   0.168 |    0.179 | 
     | sb_wide/U1218                          |              | AO22D4BWP40      | 0.025 | 0.000 |   0.168 |    0.179 | 
     | sb_wide/U1218                          | A1 ^ -> Z ^  | AO22D4BWP40      | 0.212 | 0.150 |   0.318 |    0.330 | 
     | sb_wide                                | out_1_4[2] ^ | sb_unq1          |       |       |   0.338 |    0.350 | 
     |                                        |              | pe_tile_new_unq1 | 0.216 | 0.020 |   0.338 |    0.350 | 
     +---------------------------------------------------------------------------------------------------------------+ 
Path 12: MET Late External Delay Assertion 
Endpoint:   out_BUS1_S2_T2[0]         (^) checked with  leading edge of 'ideal_
clock'
Beginpoint: test_pe/inp_code_reg_4_/Q (^) triggered by  leading edge of 'ideal_
clock'
Path Groups: {REGOUT}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Path Delay                    3.910
+ CPPR Adjustment               0.000
= Required Time                 3.910
- Arrival Time                  3.898
= Slack Time                    0.012
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.032
     + Source Insertion Delay            -0.161
     = Beginpoint Arrival Time           -0.129
     +---------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |       Cell       |  Slew | Delay | Arrival | Required | 
     |                                                    |              |                  |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------------+-------+-------+---------+----------| 
     |                                                    | clk_in ^     |                  | 0.063 |       |  -0.129 |   -0.117 | 
     | CTS_ccl_a_buf_00011                                |              | CKBD20BWP40      | 0.064 | 0.002 |  -0.128 |   -0.115 | 
     | CTS_ccl_a_buf_00011                                | I ^ -> Z ^   | CKBD20BWP40      | 0.048 | 0.061 |  -0.067 |   -0.054 | 
     | test_pe                                            | clk ^        | test_pe_unq1     |       |       |  -0.063 |   -0.050 | 
     | test_pe/clk_gate_op_code_reg/latch                 |              | CKLNQD5BWP40     | 0.049 | 0.004 |  -0.063 |   -0.050 | 
     | test_pe/clk_gate_op_code_reg/latch                 | CP ^ -> Q ^  | CKLNQD5BWP40     | 0.093 | 0.094 |   0.031 |    0.043 | 
     | test_pe/inp_code_reg_4_                            |              | DFCNQD1BWP40     | 0.094 | 0.002 |   0.033 |    0.045 | 
     | test_pe/inp_code_reg_4_                            | CP ^ -> Q ^  | DFCNQD1BWP40     | 0.066 | 0.171 |   0.203 |    0.216 | 
     | test_pe/test_opt_reg_file/U2                       |              | NR2D2BWP40       | 0.066 | 0.000 |   0.203 |    0.216 | 
     | test_pe/test_opt_reg_file/U2                       | A1 ^ -> ZN v | NR2D2BWP40       | 0.024 | 0.026 |   0.230 |    0.242 | 
     | test_pe/test_opt_reg_file/U22                      |              | ND2D3BWP40       | 0.024 | 0.000 |   0.230 |    0.242 | 
     | test_pe/test_opt_reg_file/U22                      | A2 v -> ZN ^ | ND2D3BWP40       | 0.036 | 0.032 |   0.261 |    0.274 | 
     | test_pe/test_opt_reg_file/FE_OFC6_n10              |              | CKBD4BWP40       | 0.036 | 0.000 |   0.262 |    0.274 | 
     | test_pe/test_opt_reg_file/FE_OFC6_n10              | I ^ -> Z ^   | CKBD4BWP40       | 0.067 | 0.060 |   0.322 |    0.334 | 
     | test_pe/test_opt_reg_file/FE_OFC7_n10              |              | CKND3BWP40       | 0.067 | 0.001 |   0.323 |    0.335 | 
     | test_pe/test_opt_reg_file/FE_OFC7_n10              | I ^ -> ZN v  | CKND3BWP40       | 0.050 | 0.051 |   0.374 |    0.386 | 
     | test_pe/test_opt_reg_file/U20                      |              | MUX2D1BWP40      | 0.050 | 0.000 |   0.374 |    0.386 | 
     | test_pe/test_opt_reg_file/U20                      | S v -> Z ^   | MUX2D1BWP40      | 0.247 | 0.211 |   0.585 |    0.597 | 
     | test_pe/test_pe_comp/FE_OFC147_op_b_1              |              | CKBD2BWP40       | 0.247 | 0.002 |   0.587 |    0.600 | 
     | test_pe/test_pe_comp/FE_OFC147_op_b_1              | I ^ -> Z ^   | CKBD2BWP40       | 0.142 | 0.141 |   0.729 |    0.741 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U837   |              | XNR2D0BWP40      | 0.142 | 0.002 |   0.731 |    0.743 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U837   | A1 ^ -> ZN v | XNR2D0BWP40      | 0.038 | 0.108 |   0.839 |    0.851 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U863   |              | OAI22D0BWP40     | 0.038 | 0.000 |   0.839 |    0.851 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U863   | A1 v -> ZN ^ | OAI22D0BWP40     | 0.116 | 0.070 |   0.908 |    0.921 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U871   |              | FA1D0BWP40       | 0.116 | 0.000 |   0.908 |    0.921 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U871   | CI ^ -> S v  | FA1D0BWP40       | 0.049 | 0.154 |   1.062 |    1.075 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U886   |              | FA1D0BWP40       | 0.049 | 0.000 |   1.062 |    1.075 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U886   | CI v -> S v  | FA1D0BWP40       | 0.046 | 0.143 |   1.205 |    1.218 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U867   |              | ND2D0BWP40       | 0.046 | 0.000 |   1.205 |    1.218 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U867   | A1 v -> ZN ^ | ND2D0BWP40       | 0.047 | 0.043 |   1.248 |    1.261 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U891   |              | CKND1BWP40       | 0.047 | 0.000 |   1.248 |    1.261 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U891   | I ^ -> ZN v  | CKND1BWP40       | 0.025 | 0.029 |   1.277 |    1.289 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U892   |              | AOI21D1BWP40     | 0.025 | 0.000 |   1.277 |    1.289 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U892   | B v -> ZN ^  | AOI21D1BWP40     | 0.081 | 0.066 |   1.342 |    1.355 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U894   |              | OAI21D1BWP40     | 0.081 | 0.000 |   1.343 |    1.355 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U894   | A1 ^ -> ZN v | OAI21D1BWP40     | 0.048 | 0.048 |   1.391 |    1.403 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U937   |              | AOI21D1BWP40     | 0.048 | 0.000 |   1.391 |    1.403 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U937   | A1 v -> ZN ^ | AOI21D1BWP40     | 0.072 | 0.056 |   1.446 |    1.459 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U939   |              | OAI21D1BWP40     | 0.072 | 0.000 |   1.446 |    1.459 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U939   | A1 ^ -> ZN v | OAI21D1BWP40     | 0.051 | 0.048 |   1.494 |    1.506 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U988   |              | AOI21D1BWP40     | 0.051 | 0.000 |   1.494 |    1.506 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U988   | A1 v -> ZN ^ | AOI21D1BWP40     | 0.075 | 0.059 |   1.553 |    1.565 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U990   |              | OAI21D1BWP40     | 0.075 | 0.000 |   1.553 |    1.565 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U990   | A1 ^ -> ZN v | OAI21D1BWP40     | 0.057 | 0.053 |   1.605 |    1.618 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1045  |              | AOI21D1BWP40     | 0.057 | 0.000 |   1.605 |    1.618 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1045  | A1 v -> ZN ^ | AOI21D1BWP40     | 0.079 | 0.063 |   1.668 |    1.681 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1073  |              | OAI21D1BWP40     | 0.079 | 0.000 |   1.668 |    1.681 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1073  | A1 ^ -> ZN v | OAI21D1BWP40     | 0.052 | 0.051 |   1.719 |    1.732 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1108  |              | AOI21D3BWP40     | 0.052 | 0.000 |   1.719 |    1.732 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1108  | A1 v -> ZN ^ | AOI21D3BWP40     | 0.052 | 0.045 |   1.764 |    1.777 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/FE_RC_ |              | OAI21D2BWP40     | 0.052 | 0.000 |   1.764 |    1.777 | 
     | 90_0                                               |              |                  |       |       |         |          | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/FE_RC_ | A1 ^ -> ZN v | OAI21D2BWP40     | 0.044 | 0.041 |   1.805 |    1.818 | 
     | 90_0                                               |              |                  |       |       |         |          | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1106  |              | AOI21D1BWP40     | 0.044 | 0.000 |   1.805 |    1.818 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1106  | A2 v -> ZN ^ | AOI21D1BWP40     | 0.103 | 0.078 |   1.883 |    1.896 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1175  |              | OAI21D3BWP40     | 0.103 | 0.000 |   1.883 |    1.896 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1175  | A1 ^ -> ZN v | OAI21D3BWP40     | 0.044 | 0.043 |   1.927 |    1.939 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1207  |              | AOI21D3BWP40     | 0.044 | 0.000 |   1.927 |    1.939 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1207  | A1 v -> ZN ^ | AOI21D3BWP40     | 0.058 | 0.045 |   1.972 |    1.984 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1235  |              | OAI21D2BWP40     | 0.058 | 0.000 |   1.972 |    1.985 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1235  | A1 ^ -> ZN v | OAI21D2BWP40     | 0.045 | 0.040 |   2.012 |    2.025 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1264  |              | AOI21D2BWP40     | 0.045 | 0.000 |   2.012 |    2.025 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1264  | A1 v -> ZN ^ | AOI21D2BWP40     | 0.089 | 0.066 |   2.078 |    2.090 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1289  |              | OAI21D3BWP40     | 0.089 | 0.000 |   2.078 |    2.091 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1289  | A1 ^ -> ZN v | OAI21D3BWP40     | 0.040 | 0.040 |   2.118 |    2.131 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1315  |              | AOI21D3BWP40     | 0.040 | 0.000 |   2.118 |    2.131 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1315  | A1 v -> ZN ^ | AOI21D3BWP40     | 0.058 | 0.045 |   2.163 |    2.176 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1337  |              | OAI21D3BWP40     | 0.058 | 0.000 |   2.163 |    2.176 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1337  | A1 ^ -> ZN v | OAI21D3BWP40     | 0.046 | 0.037 |   2.201 |    2.213 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1360  |              | AOI21D3BWP40     | 0.046 | 0.000 |   2.201 |    2.213 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1360  | A1 v -> ZN ^ | AOI21D3BWP40     | 0.061 | 0.048 |   2.248 |    2.261 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1379  |              | OAI21D3BWP40     | 0.061 | 0.000 |   2.248 |    2.261 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1379  | A1 ^ -> ZN v | OAI21D3BWP40     | 0.039 | 0.032 |   2.281 |    2.293 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1399  |              | AOI21D1BWP40     | 0.039 | 0.000 |   2.281 |    2.293 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1399  | A1 v -> ZN ^ | AOI21D1BWP40     | 0.084 | 0.060 |   2.341 |    2.353 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1415  |              | OAI21D1BWP40     | 0.084 | 0.000 |   2.341 |    2.353 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1415  | A1 ^ -> ZN v | OAI21D1BWP40     | 0.053 | 0.052 |   2.393 |    2.405 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1432  |              | AOI21D1BWP40     | 0.053 | 0.000 |   2.393 |    2.406 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1432  | A1 v -> ZN ^ | AOI21D1BWP40     | 0.097 | 0.071 |   2.464 |    2.477 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1445  |              | OAI21D1BWP40     | 0.097 | 0.000 |   2.465 |    2.477 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1445  | A1 ^ -> ZN v | OAI21D1BWP40     | 0.055 | 0.056 |   2.520 |    2.532 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1457  |              | XNR2D1BWP40      | 0.055 | 0.000 |   2.520 |    2.533 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1457  | A1 v -> ZN v | XNR2D1BWP40      | 0.044 | 0.084 |   2.605 |    2.617 | 
     | test_pe/test_pe_comp/U363                          |              | AOI22D1BWP40     | 0.044 | 0.000 |   2.605 |    2.617 | 
     | test_pe/test_pe_comp/U363                          | A2 v -> ZN ^ | AOI22D1BWP40     | 0.085 | 0.060 |   2.665 |    2.677 | 
     | test_pe/test_pe_comp/FE_RC_73_0                    |              | ND4D1BWP40       | 0.085 | 0.000 |   2.665 |    2.677 | 
     | test_pe/test_pe_comp/FE_RC_73_0                    | A2 ^ -> ZN v | ND4D1BWP40       | 0.057 | 0.062 |   2.727 |    2.739 | 
     | test_pe/test_pe_comp/U396                          |              | AO22D1BWP40      | 0.057 | 0.000 |   2.727 |    2.739 | 
     | test_pe/test_pe_comp/U396                          | A2 v -> Z v  | AO22D1BWP40      | 0.041 | 0.099 |   2.826 |    2.839 | 
     | test_pe/C662                                       |              | CKOR2D1BWP40     | 0.041 | 0.000 |   2.826 |    2.839 | 
     | test_pe/C662                                       | A2 v -> Z v  | CKOR2D1BWP40     | 0.020 | 0.052 |   2.878 |    2.890 | 
     | test_pe/C661                                       |              | CKOR2D1BWP40     | 0.020 | 0.000 |   2.878 |    2.890 | 
     | test_pe/C661                                       | A1 v -> Z v  | CKOR2D1BWP40     | 0.020 | 0.040 |   2.918 |    2.930 | 
     | test_pe/C660                                       |              | CKOR2D1BWP40     | 0.020 | 0.000 |   2.918 |    2.930 | 
     | test_pe/C660                                       | A1 v -> Z v  | CKOR2D1BWP40     | 0.017 | 0.040 |   2.958 |    2.970 | 
     | test_pe/C659                                       |              | CKOR2D2BWP40     | 0.017 | 0.000 |   2.958 |    2.970 | 
     | test_pe/C659                                       | A1 v -> Z v  | CKOR2D2BWP40     | 0.017 | 0.037 |   2.995 |    3.007 | 
     | test_pe/FE_RC_34_0                                 |              | CKOR2D2BWP40     | 0.017 | 0.000 |   2.995 |    3.007 | 
     | test_pe/FE_RC_34_0                                 | A2 v -> Z v  | CKOR2D2BWP40     | 0.020 | 0.042 |   3.037 |    3.049 | 
     | test_pe/FE_RC_33_0                                 |              | CKOR2D2BWP40     | 0.020 | 0.000 |   3.037 |    3.049 | 
     | test_pe/FE_RC_33_0                                 | A1 v -> Z v  | CKOR2D2BWP40     | 0.018 | 0.038 |   3.075 |    3.087 | 
     | test_pe/FE_RC_44_0                                 |              | CKOR2D2BWP40     | 0.018 | 0.000 |   3.075 |    3.087 | 
     | test_pe/FE_RC_44_0                                 | A1 v -> Z v  | CKOR2D2BWP40     | 0.017 | 0.037 |   3.111 |    3.124 | 
     | test_pe/FE_RC_43_0                                 |              | CKOR2D2BWP40     | 0.017 | 0.000 |   3.111 |    3.124 | 
     | test_pe/FE_RC_43_0                                 | A1 v -> Z v  | CKOR2D2BWP40     | 0.014 | 0.037 |   3.148 |    3.160 | 
     | test_pe/C653                                       |              | CKOR2D2BWP40     | 0.014 | 0.000 |   3.148 |    3.160 | 
     | test_pe/C653                                       | A1 v -> Z v  | CKOR2D2BWP40     | 0.021 | 0.038 |   3.186 |    3.198 | 
     | test_pe/C652                                       |              | CKOR2D2BWP40     | 0.021 | 0.000 |   3.186 |    3.199 | 
     | test_pe/C652                                       | A1 v -> Z v  | CKOR2D2BWP40     | 0.019 | 0.039 |   3.225 |    3.237 | 
     | test_pe/C651                                       |              | CKOR2D2BWP40     | 0.019 | 0.000 |   3.225 |    3.237 | 
     | test_pe/C651                                       | A1 v -> Z v  | CKOR2D2BWP40     | 0.018 | 0.038 |   3.263 |    3.275 | 
     | test_pe/FE_RC_41_0                                 |              | CKOR2D1BWP40     | 0.018 | 0.000 |   3.263 |    3.275 | 
     | test_pe/FE_RC_41_0                                 | A2 v -> Z v  | CKOR2D1BWP40     | 0.017 | 0.045 |   3.308 |    3.320 | 
     | test_pe/C648                                       |              | CKOR2D2BWP40     | 0.017 | 0.000 |   3.308 |    3.320 | 
     | test_pe/C648                                       | A1 v -> Z v  | CKOR2D2BWP40     | 0.023 | 0.042 |   3.350 |    3.363 | 
     | test_pe/FE_RC_36_0                                 |              | OAI211D2BWP40    | 0.023 | 0.000 |   3.350 |    3.363 | 
     | test_pe/FE_RC_36_0                                 | A2 v -> ZN ^ | OAI211D2BWP40    | 0.049 | 0.035 |   3.385 |    3.397 | 
     | test_pe/U28                                        |              | XNR2D1BWP40      | 0.049 | 0.000 |   3.385 |    3.397 | 
     | test_pe/U28                                        | A2 ^ -> ZN v | XNR2D1BWP40      | 0.028 | 0.084 |   3.469 |    3.482 | 
     | test_pe/U29                                        |              | OAI32D2BWP40     | 0.028 | 0.000 |   3.469 |    3.482 | 
     | test_pe/U29                                        | B2 v -> ZN ^ | OAI32D2BWP40     | 0.093 | 0.059 |   3.528 |    3.541 | 
     | test_pe/FE_OCPC12_pe_out_res_p                     |              | BUFFD6BWP40      | 0.093 | 0.000 |   3.528 |    3.541 | 
     | test_pe/FE_OCPC12_pe_out_res_p                     | I ^ -> Z ^   | BUFFD6BWP40      | 0.032 | 0.062 |   3.590 |    3.603 | 
     | test_pe                                            | res_p ^      | test_pe_unq1     |       |       |   3.592 |    3.604 | 
     | sb_1b/FE_OFC12_pe_out_res_p                        |              | BUFFD10BWP40     | 0.032 | 0.001 |   3.592 |    3.604 | 
     | sb_1b/FE_OFC12_pe_out_res_p                        | I ^ -> Z ^   | BUFFD10BWP40     | 0.046 | 0.050 |   3.642 |    3.654 | 
     | sb_1b/U40                                          |              | AOI22D1BWP40     | 0.046 | 0.001 |   3.643 |    3.655 | 
     | sb_1b/U40                                          | A2 ^ -> ZN v | AOI22D1BWP40     | 0.074 | 0.040 |   3.683 |    3.695 | 
     | sb_1b/U115                                         |              | AOI22D3BWP40     | 0.074 | 0.000 |   3.683 |    3.695 | 
     | sb_1b/U115                                         | A2 v -> ZN ^ | AOI22D3BWP40     | 0.087 | 0.082 |   3.765 |    3.777 | 
     | sb_1b/U116                                         |              | MUX2D4BWP40      | 0.087 | 0.000 |   3.765 |    3.777 | 
     | sb_1b/U116                                         | I0 ^ -> Z ^  | MUX2D4BWP40      | 0.112 | 0.126 |   3.890 |    3.903 | 
     | sb_1b                                              | out_2_2[0] ^ | sb_unq2          |       |       |   3.898 |    3.910 | 
     |                                                    |              | pe_tile_new_unq1 | 0.113 | 0.007 |   3.898 |    3.910 | 
     +---------------------------------------------------------------------------------------------------------------------------+ 
Path 13: MET Late External Delay Assertion 
Endpoint:   out_BUS16_S1_T0[0]           (^) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_1_0_id1_reg_0_/Q (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {REGOUT}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Path Delay                    0.350
+ CPPR Adjustment               0.000
= Required Time                 0.350
- Arrival Time                  0.337
= Slack Time                    0.013
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.032
     + Source Insertion Delay            -0.161
     = Beginpoint Arrival Time           -0.129
     +---------------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc      |       Cell       |  Slew | Delay | Arrival | Required | 
     |                                        |              |                  |       |       |  Time   |   Time   | 
     |----------------------------------------+--------------+------------------+-------+-------+---------+----------| 
     |                                        | clk_in ^     |                  | 0.063 |       |  -0.129 |   -0.116 | 
     | sb_wide/CTS_ccl_a_buf_00013            |              | CKBD16BWP40      | 0.064 | 0.002 |  -0.128 |   -0.115 | 
     | sb_wide/CTS_ccl_a_buf_00013            | I ^ -> Z ^   | CKBD16BWP40      | 0.064 | 0.066 |  -0.062 |   -0.049 | 
     | sb_wide/clk_gate_out_1_0_id1_reg/latch |              | CKLNQD3BWP40     | 0.066 | 0.003 |  -0.058 |   -0.046 | 
     | sb_wide/clk_gate_out_1_0_id1_reg/latch | CP ^ -> Q ^  | CKLNQD3BWP40     | 0.077 | 0.085 |   0.027 |    0.039 | 
     | sb_wide/out_1_0_id1_reg_0_             |              | DFQD2BWP40       | 0.077 | 0.000 |   0.027 |    0.040 | 
     | sb_wide/out_1_0_id1_reg_0_             | CP ^ -> Q ^  | DFQD2BWP40       | 0.052 | 0.160 |   0.187 |    0.199 | 
     | sb_wide/U924                           |              | AO22D4BWP40      | 0.052 | 0.000 |   0.187 |    0.199 | 
     | sb_wide/U924                           | A1 ^ -> Z ^  | AO22D4BWP40      | 0.184 | 0.135 |   0.322 |    0.335 | 
     | sb_wide                                | out_1_0[0] ^ | sb_unq1          |       |       |   0.337 |    0.350 | 
     |                                        |              | pe_tile_new_unq1 | 0.186 | 0.015 |   0.337 |    0.350 | 
     +---------------------------------------------------------------------------------------------------------------+ 
Path 14: MET Late External Delay Assertion 
Endpoint:   out_BUS1_S1_T2[0]         (^) checked with  leading edge of 'ideal_
clock'
Beginpoint: test_pe/inp_code_reg_4_/Q (^) triggered by  leading edge of 'ideal_
clock'
Path Groups: {REGOUT}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Path Delay                    3.910
+ CPPR Adjustment               0.000
= Required Time                 3.910
- Arrival Time                  3.897
= Slack Time                    0.013
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.032
     + Source Insertion Delay            -0.161
     = Beginpoint Arrival Time           -0.129
     +---------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |       Cell       |  Slew | Delay | Arrival | Required | 
     |                                                    |              |                  |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------------+-------+-------+---------+----------| 
     |                                                    | clk_in ^     |                  | 0.063 |       |  -0.129 |   -0.116 | 
     | CTS_ccl_a_buf_00011                                |              | CKBD20BWP40      | 0.064 | 0.002 |  -0.128 |   -0.114 | 
     | CTS_ccl_a_buf_00011                                | I ^ -> Z ^   | CKBD20BWP40      | 0.048 | 0.061 |  -0.067 |   -0.054 | 
     | test_pe                                            | clk ^        | test_pe_unq1     |       |       |  -0.063 |   -0.049 | 
     | test_pe/clk_gate_op_code_reg/latch                 |              | CKLNQD5BWP40     | 0.049 | 0.004 |  -0.063 |   -0.049 | 
     | test_pe/clk_gate_op_code_reg/latch                 | CP ^ -> Q ^  | CKLNQD5BWP40     | 0.093 | 0.094 |   0.031 |    0.044 | 
     | test_pe/inp_code_reg_4_                            |              | DFCNQD1BWP40     | 0.094 | 0.002 |   0.033 |    0.046 | 
     | test_pe/inp_code_reg_4_                            | CP ^ -> Q ^  | DFCNQD1BWP40     | 0.066 | 0.171 |   0.203 |    0.217 | 
     | test_pe/test_opt_reg_file/U2                       |              | NR2D2BWP40       | 0.066 | 0.000 |   0.203 |    0.217 | 
     | test_pe/test_opt_reg_file/U2                       | A1 ^ -> ZN v | NR2D2BWP40       | 0.024 | 0.026 |   0.230 |    0.243 | 
     | test_pe/test_opt_reg_file/U22                      |              | ND2D3BWP40       | 0.024 | 0.000 |   0.230 |    0.243 | 
     | test_pe/test_opt_reg_file/U22                      | A2 v -> ZN ^ | ND2D3BWP40       | 0.036 | 0.032 |   0.261 |    0.274 | 
     | test_pe/test_opt_reg_file/FE_OFC6_n10              |              | CKBD4BWP40       | 0.036 | 0.000 |   0.262 |    0.275 | 
     | test_pe/test_opt_reg_file/FE_OFC6_n10              | I ^ -> Z ^   | CKBD4BWP40       | 0.067 | 0.060 |   0.322 |    0.335 | 
     | test_pe/test_opt_reg_file/FE_OFC7_n10              |              | CKND3BWP40       | 0.067 | 0.001 |   0.323 |    0.336 | 
     | test_pe/test_opt_reg_file/FE_OFC7_n10              | I ^ -> ZN v  | CKND3BWP40       | 0.050 | 0.051 |   0.374 |    0.387 | 
     | test_pe/test_opt_reg_file/U20                      |              | MUX2D1BWP40      | 0.050 | 0.000 |   0.374 |    0.387 | 
     | test_pe/test_opt_reg_file/U20                      | S v -> Z ^   | MUX2D1BWP40      | 0.247 | 0.211 |   0.585 |    0.598 | 
     | test_pe/test_pe_comp/FE_OFC147_op_b_1              |              | CKBD2BWP40       | 0.247 | 0.002 |   0.587 |    0.600 | 
     | test_pe/test_pe_comp/FE_OFC147_op_b_1              | I ^ -> Z ^   | CKBD2BWP40       | 0.142 | 0.141 |   0.729 |    0.742 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U837   |              | XNR2D0BWP40      | 0.142 | 0.002 |   0.731 |    0.744 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U837   | A1 ^ -> ZN v | XNR2D0BWP40      | 0.038 | 0.108 |   0.839 |    0.852 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U863   |              | OAI22D0BWP40     | 0.038 | 0.000 |   0.839 |    0.852 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U863   | A1 v -> ZN ^ | OAI22D0BWP40     | 0.116 | 0.070 |   0.908 |    0.921 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U871   |              | FA1D0BWP40       | 0.116 | 0.000 |   0.908 |    0.921 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U871   | CI ^ -> S v  | FA1D0BWP40       | 0.049 | 0.154 |   1.062 |    1.075 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U886   |              | FA1D0BWP40       | 0.049 | 0.000 |   1.062 |    1.075 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U886   | CI v -> S v  | FA1D0BWP40       | 0.046 | 0.143 |   1.205 |    1.219 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U867   |              | ND2D0BWP40       | 0.046 | 0.000 |   1.205 |    1.219 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U867   | A1 v -> ZN ^ | ND2D0BWP40       | 0.047 | 0.043 |   1.248 |    1.261 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U891   |              | CKND1BWP40       | 0.047 | 0.000 |   1.248 |    1.261 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U891   | I ^ -> ZN v  | CKND1BWP40       | 0.025 | 0.029 |   1.277 |    1.290 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U892   |              | AOI21D1BWP40     | 0.025 | 0.000 |   1.277 |    1.290 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U892   | B v -> ZN ^  | AOI21D1BWP40     | 0.081 | 0.066 |   1.342 |    1.356 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U894   |              | OAI21D1BWP40     | 0.081 | 0.000 |   1.343 |    1.356 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U894   | A1 ^ -> ZN v | OAI21D1BWP40     | 0.048 | 0.048 |   1.391 |    1.404 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U937   |              | AOI21D1BWP40     | 0.048 | 0.000 |   1.391 |    1.404 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U937   | A1 v -> ZN ^ | AOI21D1BWP40     | 0.072 | 0.056 |   1.446 |    1.459 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U939   |              | OAI21D1BWP40     | 0.072 | 0.000 |   1.446 |    1.459 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U939   | A1 ^ -> ZN v | OAI21D1BWP40     | 0.051 | 0.048 |   1.494 |    1.507 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U988   |              | AOI21D1BWP40     | 0.051 | 0.000 |   1.494 |    1.507 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U988   | A1 v -> ZN ^ | AOI21D1BWP40     | 0.075 | 0.059 |   1.553 |    1.566 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U990   |              | OAI21D1BWP40     | 0.075 | 0.000 |   1.553 |    1.566 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U990   | A1 ^ -> ZN v | OAI21D1BWP40     | 0.057 | 0.053 |   1.605 |    1.618 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1045  |              | AOI21D1BWP40     | 0.057 | 0.000 |   1.605 |    1.618 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1045  | A1 v -> ZN ^ | AOI21D1BWP40     | 0.079 | 0.063 |   1.668 |    1.681 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1073  |              | OAI21D1BWP40     | 0.079 | 0.000 |   1.668 |    1.682 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1073  | A1 ^ -> ZN v | OAI21D1BWP40     | 0.052 | 0.051 |   1.719 |    1.732 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1108  |              | AOI21D3BWP40     | 0.052 | 0.000 |   1.719 |    1.732 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1108  | A1 v -> ZN ^ | AOI21D3BWP40     | 0.052 | 0.045 |   1.764 |    1.777 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/FE_RC_ |              | OAI21D2BWP40     | 0.052 | 0.000 |   1.764 |    1.777 | 
     | 90_0                                               |              |                  |       |       |         |          | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/FE_RC_ | A1 ^ -> ZN v | OAI21D2BWP40     | 0.044 | 0.041 |   1.805 |    1.818 | 
     | 90_0                                               |              |                  |       |       |         |          | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1106  |              | AOI21D1BWP40     | 0.044 | 0.000 |   1.805 |    1.819 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1106  | A2 v -> ZN ^ | AOI21D1BWP40     | 0.103 | 0.078 |   1.883 |    1.896 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1175  |              | OAI21D3BWP40     | 0.103 | 0.000 |   1.883 |    1.896 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1175  | A1 ^ -> ZN v | OAI21D3BWP40     | 0.044 | 0.043 |   1.927 |    1.940 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1207  |              | AOI21D3BWP40     | 0.044 | 0.000 |   1.927 |    1.940 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1207  | A1 v -> ZN ^ | AOI21D3BWP40     | 0.058 | 0.045 |   1.972 |    1.985 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1235  |              | OAI21D2BWP40     | 0.058 | 0.000 |   1.972 |    1.985 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1235  | A1 ^ -> ZN v | OAI21D2BWP40     | 0.045 | 0.040 |   2.012 |    2.025 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1264  |              | AOI21D2BWP40     | 0.045 | 0.000 |   2.012 |    2.025 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1264  | A1 v -> ZN ^ | AOI21D2BWP40     | 0.089 | 0.066 |   2.078 |    2.091 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1289  |              | OAI21D3BWP40     | 0.089 | 0.000 |   2.078 |    2.091 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1289  | A1 ^ -> ZN v | OAI21D3BWP40     | 0.040 | 0.040 |   2.118 |    2.131 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1315  |              | AOI21D3BWP40     | 0.040 | 0.000 |   2.118 |    2.131 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1315  | A1 v -> ZN ^ | AOI21D3BWP40     | 0.058 | 0.045 |   2.163 |    2.176 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1337  |              | OAI21D3BWP40     | 0.058 | 0.000 |   2.163 |    2.176 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1337  | A1 ^ -> ZN v | OAI21D3BWP40     | 0.046 | 0.037 |   2.201 |    2.214 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1360  |              | AOI21D3BWP40     | 0.046 | 0.000 |   2.201 |    2.214 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1360  | A1 v -> ZN ^ | AOI21D3BWP40     | 0.061 | 0.048 |   2.248 |    2.261 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1379  |              | OAI21D3BWP40     | 0.061 | 0.000 |   2.248 |    2.262 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1379  | A1 ^ -> ZN v | OAI21D3BWP40     | 0.039 | 0.032 |   2.281 |    2.294 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1399  |              | AOI21D1BWP40     | 0.039 | 0.000 |   2.281 |    2.294 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1399  | A1 v -> ZN ^ | AOI21D1BWP40     | 0.084 | 0.060 |   2.341 |    2.354 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1415  |              | OAI21D1BWP40     | 0.084 | 0.000 |   2.341 |    2.354 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1415  | A1 ^ -> ZN v | OAI21D1BWP40     | 0.053 | 0.052 |   2.393 |    2.406 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1432  |              | AOI21D1BWP40     | 0.053 | 0.000 |   2.393 |    2.406 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1432  | A1 v -> ZN ^ | AOI21D1BWP40     | 0.097 | 0.071 |   2.464 |    2.478 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1445  |              | OAI21D1BWP40     | 0.097 | 0.000 |   2.465 |    2.478 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1445  | A1 ^ -> ZN v | OAI21D1BWP40     | 0.055 | 0.056 |   2.520 |    2.533 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1457  |              | XNR2D1BWP40      | 0.055 | 0.000 |   2.520 |    2.533 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1457  | A1 v -> ZN v | XNR2D1BWP40      | 0.044 | 0.084 |   2.605 |    2.618 | 
     | test_pe/test_pe_comp/U363                          |              | AOI22D1BWP40     | 0.044 | 0.000 |   2.605 |    2.618 | 
     | test_pe/test_pe_comp/U363                          | A2 v -> ZN ^ | AOI22D1BWP40     | 0.085 | 0.060 |   2.665 |    2.678 | 
     | test_pe/test_pe_comp/FE_RC_73_0                    |              | ND4D1BWP40       | 0.085 | 0.000 |   2.665 |    2.678 | 
     | test_pe/test_pe_comp/FE_RC_73_0                    | A2 ^ -> ZN v | ND4D1BWP40       | 0.057 | 0.062 |   2.727 |    2.740 | 
     | test_pe/test_pe_comp/U396                          |              | AO22D1BWP40      | 0.057 | 0.000 |   2.727 |    2.740 | 
     | test_pe/test_pe_comp/U396                          | A2 v -> Z v  | AO22D1BWP40      | 0.041 | 0.099 |   2.826 |    2.839 | 
     | test_pe/C662                                       |              | CKOR2D1BWP40     | 0.041 | 0.000 |   2.826 |    2.839 | 
     | test_pe/C662                                       | A2 v -> Z v  | CKOR2D1BWP40     | 0.020 | 0.052 |   2.878 |    2.891 | 
     | test_pe/C661                                       |              | CKOR2D1BWP40     | 0.020 | 0.000 |   2.878 |    2.891 | 
     | test_pe/C661                                       | A1 v -> Z v  | CKOR2D1BWP40     | 0.020 | 0.040 |   2.918 |    2.931 | 
     | test_pe/C660                                       |              | CKOR2D1BWP40     | 0.020 | 0.000 |   2.918 |    2.931 | 
     | test_pe/C660                                       | A1 v -> Z v  | CKOR2D1BWP40     | 0.017 | 0.040 |   2.958 |    2.971 | 
     | test_pe/C659                                       |              | CKOR2D2BWP40     | 0.017 | 0.000 |   2.958 |    2.971 | 
     | test_pe/C659                                       | A1 v -> Z v  | CKOR2D2BWP40     | 0.017 | 0.037 |   2.995 |    3.008 | 
     | test_pe/FE_RC_34_0                                 |              | CKOR2D2BWP40     | 0.017 | 0.000 |   2.995 |    3.008 | 
     | test_pe/FE_RC_34_0                                 | A2 v -> Z v  | CKOR2D2BWP40     | 0.020 | 0.042 |   3.037 |    3.050 | 
     | test_pe/FE_RC_33_0                                 |              | CKOR2D2BWP40     | 0.020 | 0.000 |   3.037 |    3.050 | 
     | test_pe/FE_RC_33_0                                 | A1 v -> Z v  | CKOR2D2BWP40     | 0.018 | 0.038 |   3.075 |    3.088 | 
     | test_pe/FE_RC_44_0                                 |              | CKOR2D2BWP40     | 0.018 | 0.000 |   3.075 |    3.088 | 
     | test_pe/FE_RC_44_0                                 | A1 v -> Z v  | CKOR2D2BWP40     | 0.017 | 0.037 |   3.111 |    3.124 | 
     | test_pe/FE_RC_43_0                                 |              | CKOR2D2BWP40     | 0.017 | 0.000 |   3.111 |    3.124 | 
     | test_pe/FE_RC_43_0                                 | A1 v -> Z v  | CKOR2D2BWP40     | 0.014 | 0.037 |   3.148 |    3.161 | 
     | test_pe/C653                                       |              | CKOR2D2BWP40     | 0.014 | 0.000 |   3.148 |    3.161 | 
     | test_pe/C653                                       | A1 v -> Z v  | CKOR2D2BWP40     | 0.021 | 0.038 |   3.186 |    3.199 | 
     | test_pe/C652                                       |              | CKOR2D2BWP40     | 0.021 | 0.000 |   3.186 |    3.199 | 
     | test_pe/C652                                       | A1 v -> Z v  | CKOR2D2BWP40     | 0.019 | 0.039 |   3.225 |    3.238 | 
     | test_pe/C651                                       |              | CKOR2D2BWP40     | 0.019 | 0.000 |   3.225 |    3.238 | 
     | test_pe/C651                                       | A1 v -> Z v  | CKOR2D2BWP40     | 0.018 | 0.038 |   3.263 |    3.276 | 
     | test_pe/FE_RC_41_0                                 |              | CKOR2D1BWP40     | 0.018 | 0.000 |   3.263 |    3.276 | 
     | test_pe/FE_RC_41_0                                 | A2 v -> Z v  | CKOR2D1BWP40     | 0.017 | 0.045 |   3.308 |    3.321 | 
     | test_pe/C648                                       |              | CKOR2D2BWP40     | 0.017 | 0.000 |   3.308 |    3.321 | 
     | test_pe/C648                                       | A1 v -> Z v  | CKOR2D2BWP40     | 0.023 | 0.042 |   3.350 |    3.363 | 
     | test_pe/FE_RC_36_0                                 |              | OAI211D2BWP40    | 0.023 | 0.000 |   3.350 |    3.363 | 
     | test_pe/FE_RC_36_0                                 | A2 v -> ZN ^ | OAI211D2BWP40    | 0.049 | 0.035 |   3.385 |    3.398 | 
     | test_pe/U28                                        |              | XNR2D1BWP40      | 0.049 | 0.000 |   3.385 |    3.398 | 
     | test_pe/U28                                        | A2 ^ -> ZN v | XNR2D1BWP40      | 0.028 | 0.084 |   3.469 |    3.483 | 
     | test_pe/U29                                        |              | OAI32D2BWP40     | 0.028 | 0.000 |   3.469 |    3.483 | 
     | test_pe/U29                                        | B2 v -> ZN ^ | OAI32D2BWP40     | 0.093 | 0.059 |   3.528 |    3.542 | 
     | test_pe/FE_OCPC12_pe_out_res_p                     |              | BUFFD6BWP40      | 0.093 | 0.000 |   3.528 |    3.542 | 
     | test_pe/FE_OCPC12_pe_out_res_p                     | I ^ -> Z ^   | BUFFD6BWP40      | 0.032 | 0.062 |   3.590 |    3.603 | 
     | test_pe                                            | res_p ^      | test_pe_unq1     |       |       |   3.592 |    3.605 | 
     | sb_1b/FE_OFC12_pe_out_res_p                        |              | BUFFD10BWP40     | 0.032 | 0.001 |   3.592 |    3.605 | 
     | sb_1b/FE_OFC12_pe_out_res_p                        | I ^ -> Z ^   | BUFFD10BWP40     | 0.046 | 0.050 |   3.642 |    3.655 | 
     | sb_1b/U65                                          |              | AOI22D1BWP40     | 0.046 | 0.003 |   3.645 |    3.658 | 
     | sb_1b/U65                                          | A2 ^ -> ZN v | AOI22D1BWP40     | 0.053 | 0.034 |   3.678 |    3.692 | 
     | sb_1b/U95                                          |              | AOI22D1BWP40     | 0.053 | 0.000 |   3.678 |    3.692 | 
     | sb_1b/U95                                          | A2 v -> ZN ^ | AOI22D1BWP40     | 0.103 | 0.082 |   3.761 |    3.774 | 
     | sb_1b/U96                                          |              | MUX2D3BWP40      | 0.103 | 0.000 |   3.761 |    3.774 | 
     | sb_1b/U96                                          | I0 ^ -> Z ^  | MUX2D3BWP40      | 0.110 | 0.132 |   3.893 |    3.906 | 
     | sb_1b                                              | out_1_2[0] ^ | sb_unq2          |       |       |   3.897 |    3.910 | 
     |                                                    |              | pe_tile_new_unq1 | 0.111 | 0.004 |   3.897 |    3.910 | 
     +---------------------------------------------------------------------------------------------------------------------------+ 
Path 15: MET Late External Delay Assertion 
Endpoint:   out_BUS16_S2_T4[12]           (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_2_4_id1_reg_12_/Q (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {REGOUT}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Path Delay                    0.350
+ CPPR Adjustment               0.000
= Required Time                 0.350
- Arrival Time                  0.337
= Slack Time                    0.013
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.032
     + Source Insertion Delay            -0.161
     = Beginpoint Arrival Time           -0.129
     +----------------------------------------------------------------------------------------------------------------+ 
     |                Instance                |      Arc      |       Cell       |  Slew | Delay | Arrival | Required | 
     |                                        |               |                  |       |       |  Time   |   Time   | 
     |----------------------------------------+---------------+------------------+-------+-------+---------+----------| 
     |                                        | clk_in ^      |                  | 0.063 |       |  -0.129 |   -0.116 | 
     | sb_wide/CTS_ccl_a_buf_00013            |               | CKBD16BWP40      | 0.064 | 0.002 |  -0.128 |   -0.114 | 
     | sb_wide/CTS_ccl_a_buf_00013            | I ^ -> Z ^    | CKBD16BWP40      | 0.064 | 0.066 |  -0.062 |   -0.048 | 
     | sb_wide/clk_gate_out_2_4_id1_reg/latch |               | CKLNQD3BWP40     | 0.067 | 0.008 |  -0.054 |   -0.041 | 
     | sb_wide/clk_gate_out_2_4_id1_reg/latch | CP ^ -> Q ^   | CKLNQD3BWP40     | 0.080 | 0.087 |   0.033 |    0.046 | 
     | sb_wide/out_2_4_id1_reg_12_            |               | DFQD2BWP40       | 0.080 | 0.001 |   0.034 |    0.047 | 
     | sb_wide/out_2_4_id1_reg_12_            | CP ^ -> Q v   | DFQD2BWP40       | 0.020 | 0.158 |   0.192 |    0.205 | 
     | sb_wide/U1399                          |               | AO22D4BWP40      | 0.020 | 0.000 |   0.192 |    0.205 | 
     | sb_wide/U1399                          | A2 v -> Z v   | AO22D4BWP40      | 0.116 | 0.124 |   0.316 |    0.329 | 
     | sb_wide                                | out_2_4[12] v | sb_unq1          |       |       |   0.337 |    0.350 | 
     |                                        |               | pe_tile_new_unq1 | 0.124 | 0.021 |   0.337 |    0.350 | 
     +----------------------------------------------------------------------------------------------------------------+ 
Path 16: MET Late External Delay Assertion 
Endpoint:   out_BUS16_S0_T4[7]           (^) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_0_4_id1_reg_7_/Q (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {REGOUT}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Path Delay                    0.350
+ CPPR Adjustment               0.000
= Required Time                 0.350
- Arrival Time                  0.337
= Slack Time                    0.013
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.032
     + Source Insertion Delay            -0.161
     = Beginpoint Arrival Time           -0.129
     +---------------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc      |       Cell       |  Slew | Delay | Arrival | Required | 
     |                                        |              |                  |       |       |  Time   |   Time   | 
     |----------------------------------------+--------------+------------------+-------+-------+---------+----------| 
     |                                        | clk_in ^     |                  | 0.063 |       |  -0.129 |   -0.116 | 
     | sb_wide/CTS_ccl_a_buf_00013            |              | CKBD16BWP40      | 0.064 | 0.002 |  -0.128 |   -0.114 | 
     | sb_wide/CTS_ccl_a_buf_00013            | I ^ -> Z ^   | CKBD16BWP40      | 0.064 | 0.066 |  -0.062 |   -0.048 | 
     | sb_wide/clk_gate_out_0_4_id1_reg/latch |              | CKLNQD4BWP40     | 0.068 | 0.012 |  -0.050 |   -0.036 | 
     | sb_wide/clk_gate_out_0_4_id1_reg/latch | CP ^ -> Q ^  | CKLNQD4BWP40     | 0.062 | 0.079 |   0.030 |    0.043 | 
     | sb_wide/out_0_4_id1_reg_7_             |              | DFQD0BWP40       | 0.062 | 0.001 |   0.031 |    0.044 | 
     | sb_wide/out_0_4_id1_reg_7_             | CP ^ -> Q ^  | DFQD0BWP40       | 0.068 | 0.150 |   0.180 |    0.194 | 
     | sb_wide/U956                           |              | AO22D4BWP40      | 0.068 | 0.000 |   0.181 |    0.194 | 
     | sb_wide/U956                           | A1 ^ -> Z ^  | AO22D4BWP40      | 0.160 | 0.147 |   0.328 |    0.341 | 
     | sb_wide                                | out_0_4[7] ^ | sb_unq1          |       |       |   0.337 |    0.350 | 
     |                                        |              | pe_tile_new_unq1 | 0.161 | 0.009 |   0.337 |    0.350 | 
     +---------------------------------------------------------------------------------------------------------------+ 
Path 17: MET Late External Delay Assertion 
Endpoint:   out_BUS16_S1_T4[0]           (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_1_4_id1_reg_0_/Q (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {REGOUT}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Path Delay                    0.350
+ CPPR Adjustment               0.000
= Required Time                 0.350
- Arrival Time                  0.337
= Slack Time                    0.013
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.032
     + Source Insertion Delay            -0.161
     = Beginpoint Arrival Time           -0.129
     +---------------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc      |       Cell       |  Slew | Delay | Arrival | Required | 
     |                                        |              |                  |       |       |  Time   |   Time   | 
     |----------------------------------------+--------------+------------------+-------+-------+---------+----------| 
     |                                        | clk_in ^     |                  | 0.063 |       |  -0.129 |   -0.116 | 
     | sb_wide/CTS_ccl_a_buf_00013            |              | CKBD16BWP40      | 0.064 | 0.002 |  -0.128 |   -0.114 | 
     | sb_wide/CTS_ccl_a_buf_00013            | I ^ -> Z ^   | CKBD16BWP40      | 0.064 | 0.066 |  -0.062 |   -0.048 | 
     | sb_wide/clk_gate_out_1_4_id1_reg/latch |              | CKLNQD3BWP40     | 0.067 | 0.012 |  -0.050 |   -0.036 | 
     | sb_wide/clk_gate_out_1_4_id1_reg/latch | CP ^ -> Q ^  | CKLNQD3BWP40     | 0.078 | 0.086 |   0.036 |    0.049 | 
     | sb_wide/out_1_4_id1_reg_0_             |              | DFQD2BWP40       | 0.078 | 0.000 |   0.036 |    0.050 | 
     | sb_wide/out_1_4_id1_reg_0_             | CP ^ -> Q v  | DFQD2BWP40       | 0.023 | 0.160 |   0.196 |    0.210 | 
     | sb_wide/U1226                          |              | AO22D4BWP40      | 0.023 | 0.000 |   0.197 |    0.210 | 
     | sb_wide/U1226                          | A2 v -> Z v  | AO22D4BWP40      | 0.113 | 0.123 |   0.319 |    0.333 | 
     | sb_wide                                | out_1_4[0] v | sb_unq1          |       |       |   0.337 |    0.350 | 
     |                                        |              | pe_tile_new_unq1 | 0.119 | 0.017 |   0.337 |    0.350 | 
     +---------------------------------------------------------------------------------------------------------------+ 
Path 18: MET Late External Delay Assertion 
Endpoint:   out_BUS16_S2_T4[6]           (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_2_4_id1_reg_6_/Q (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {REGOUT}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Path Delay                    0.350
+ CPPR Adjustment               0.000
= Required Time                 0.350
- Arrival Time                  0.337
= Slack Time                    0.013
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.032
     + Source Insertion Delay            -0.161
     = Beginpoint Arrival Time           -0.129
     +---------------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc      |       Cell       |  Slew | Delay | Arrival | Required | 
     |                                        |              |                  |       |       |  Time   |   Time   | 
     |----------------------------------------+--------------+------------------+-------+-------+---------+----------| 
     |                                        | clk_in ^     |                  | 0.063 |       |  -0.129 |   -0.116 | 
     | sb_wide/CTS_ccl_a_buf_00013            |              | CKBD16BWP40      | 0.064 | 0.002 |  -0.128 |   -0.114 | 
     | sb_wide/CTS_ccl_a_buf_00013            | I ^ -> Z ^   | CKBD16BWP40      | 0.064 | 0.066 |  -0.062 |   -0.048 | 
     | sb_wide/clk_gate_out_2_4_id1_reg/latch |              | CKLNQD3BWP40     | 0.067 | 0.008 |  -0.054 |   -0.041 | 
     | sb_wide/clk_gate_out_2_4_id1_reg/latch | CP ^ -> Q ^  | CKLNQD3BWP40     | 0.080 | 0.087 |   0.033 |    0.047 | 
     | sb_wide/out_2_4_id1_reg_6_             |              | DFQD2BWP40       | 0.080 | 0.000 |   0.033 |    0.047 | 
     | sb_wide/out_2_4_id1_reg_6_             | CP ^ -> Q v  | DFQD2BWP40       | 0.021 | 0.159 |   0.192 |    0.206 | 
     | sb_wide/U1351                          |              | AO22D4BWP40      | 0.021 | 0.000 |   0.192 |    0.206 | 
     | sb_wide/U1351                          | A2 v -> Z v  | AO22D4BWP40      | 0.114 | 0.124 |   0.317 |    0.330 | 
     | sb_wide                                | out_2_4[6] v | sb_unq1          |       |       |   0.337 |    0.350 | 
     |                                        |              | pe_tile_new_unq1 | 0.121 | 0.020 |   0.337 |    0.350 | 
     +---------------------------------------------------------------------------------------------------------------+ 
Path 19: MET Late External Delay Assertion 
Endpoint:   out_BUS1_S2_T4[0]         (^) checked with  leading edge of 'ideal_
clock'
Beginpoint: test_pe/inp_code_reg_4_/Q (^) triggered by  leading edge of 'ideal_
clock'
Path Groups: {REGOUT}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Path Delay                    3.910
+ CPPR Adjustment               0.000
= Required Time                 3.910
- Arrival Time                  3.896
= Slack Time                    0.014
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.032
     + Source Insertion Delay            -0.161
     = Beginpoint Arrival Time           -0.129
     +---------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |       Cell       |  Slew | Delay | Arrival | Required | 
     |                                                    |              |                  |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------------+-------+-------+---------+----------| 
     |                                                    | clk_in ^     |                  | 0.063 |       |  -0.129 |   -0.116 | 
     | CTS_ccl_a_buf_00011                                |              | CKBD20BWP40      | 0.064 | 0.002 |  -0.128 |   -0.114 | 
     | CTS_ccl_a_buf_00011                                | I ^ -> Z ^   | CKBD20BWP40      | 0.048 | 0.061 |  -0.067 |   -0.053 | 
     | test_pe                                            | clk ^        | test_pe_unq1     |       |       |  -0.063 |   -0.049 | 
     | test_pe/clk_gate_op_code_reg/latch                 |              | CKLNQD5BWP40     | 0.049 | 0.004 |  -0.063 |   -0.049 | 
     | test_pe/clk_gate_op_code_reg/latch                 | CP ^ -> Q ^  | CKLNQD5BWP40     | 0.093 | 0.094 |   0.031 |    0.045 | 
     | test_pe/inp_code_reg_4_                            |              | DFCNQD1BWP40     | 0.094 | 0.002 |   0.033 |    0.046 | 
     | test_pe/inp_code_reg_4_                            | CP ^ -> Q ^  | DFCNQD1BWP40     | 0.066 | 0.171 |   0.203 |    0.217 | 
     | test_pe/test_opt_reg_file/U2                       |              | NR2D2BWP40       | 0.066 | 0.000 |   0.203 |    0.217 | 
     | test_pe/test_opt_reg_file/U2                       | A1 ^ -> ZN v | NR2D2BWP40       | 0.024 | 0.026 |   0.230 |    0.243 | 
     | test_pe/test_opt_reg_file/U22                      |              | ND2D3BWP40       | 0.024 | 0.000 |   0.230 |    0.243 | 
     | test_pe/test_opt_reg_file/U22                      | A2 v -> ZN ^ | ND2D3BWP40       | 0.036 | 0.032 |   0.261 |    0.275 | 
     | test_pe/test_opt_reg_file/FE_OFC6_n10              |              | CKBD4BWP40       | 0.036 | 0.000 |   0.262 |    0.275 | 
     | test_pe/test_opt_reg_file/FE_OFC6_n10              | I ^ -> Z ^   | CKBD4BWP40       | 0.067 | 0.060 |   0.322 |    0.336 | 
     | test_pe/test_opt_reg_file/FE_OFC7_n10              |              | CKND3BWP40       | 0.067 | 0.001 |   0.323 |    0.336 | 
     | test_pe/test_opt_reg_file/FE_OFC7_n10              | I ^ -> ZN v  | CKND3BWP40       | 0.050 | 0.051 |   0.374 |    0.387 | 
     | test_pe/test_opt_reg_file/U20                      |              | MUX2D1BWP40      | 0.050 | 0.000 |   0.374 |    0.388 | 
     | test_pe/test_opt_reg_file/U20                      | S v -> Z ^   | MUX2D1BWP40      | 0.247 | 0.211 |   0.585 |    0.599 | 
     | test_pe/test_pe_comp/FE_OFC147_op_b_1              |              | CKBD2BWP40       | 0.247 | 0.002 |   0.587 |    0.601 | 
     | test_pe/test_pe_comp/FE_OFC147_op_b_1              | I ^ -> Z ^   | CKBD2BWP40       | 0.142 | 0.141 |   0.729 |    0.742 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U837   |              | XNR2D0BWP40      | 0.142 | 0.002 |   0.731 |    0.744 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U837   | A1 ^ -> ZN v | XNR2D0BWP40      | 0.038 | 0.108 |   0.839 |    0.852 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U863   |              | OAI22D0BWP40     | 0.038 | 0.000 |   0.839 |    0.852 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U863   | A1 v -> ZN ^ | OAI22D0BWP40     | 0.116 | 0.070 |   0.908 |    0.922 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U871   |              | FA1D0BWP40       | 0.116 | 0.000 |   0.908 |    0.922 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U871   | CI ^ -> S v  | FA1D0BWP40       | 0.049 | 0.154 |   1.062 |    1.076 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U886   |              | FA1D0BWP40       | 0.049 | 0.000 |   1.062 |    1.076 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U886   | CI v -> S v  | FA1D0BWP40       | 0.046 | 0.143 |   1.205 |    1.219 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U867   |              | ND2D0BWP40       | 0.046 | 0.000 |   1.205 |    1.219 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U867   | A1 v -> ZN ^ | ND2D0BWP40       | 0.047 | 0.043 |   1.248 |    1.262 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U891   |              | CKND1BWP40       | 0.047 | 0.000 |   1.248 |    1.262 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U891   | I ^ -> ZN v  | CKND1BWP40       | 0.025 | 0.029 |   1.277 |    1.291 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U892   |              | AOI21D1BWP40     | 0.025 | 0.000 |   1.277 |    1.291 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U892   | B v -> ZN ^  | AOI21D1BWP40     | 0.081 | 0.066 |   1.342 |    1.356 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U894   |              | OAI21D1BWP40     | 0.081 | 0.000 |   1.343 |    1.356 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U894   | A1 ^ -> ZN v | OAI21D1BWP40     | 0.048 | 0.048 |   1.391 |    1.404 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U937   |              | AOI21D1BWP40     | 0.048 | 0.000 |   1.391 |    1.404 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U937   | A1 v -> ZN ^ | AOI21D1BWP40     | 0.072 | 0.056 |   1.446 |    1.460 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U939   |              | OAI21D1BWP40     | 0.072 | 0.000 |   1.446 |    1.460 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U939   | A1 ^ -> ZN v | OAI21D1BWP40     | 0.051 | 0.048 |   1.494 |    1.508 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U988   |              | AOI21D1BWP40     | 0.051 | 0.000 |   1.494 |    1.508 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U988   | A1 v -> ZN ^ | AOI21D1BWP40     | 0.075 | 0.059 |   1.553 |    1.566 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U990   |              | OAI21D1BWP40     | 0.075 | 0.000 |   1.553 |    1.566 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U990   | A1 ^ -> ZN v | OAI21D1BWP40     | 0.057 | 0.053 |   1.605 |    1.619 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1045  |              | AOI21D1BWP40     | 0.057 | 0.000 |   1.605 |    1.619 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1045  | A1 v -> ZN ^ | AOI21D1BWP40     | 0.079 | 0.063 |   1.668 |    1.682 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1073  |              | OAI21D1BWP40     | 0.079 | 0.000 |   1.668 |    1.682 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1073  | A1 ^ -> ZN v | OAI21D1BWP40     | 0.052 | 0.051 |   1.719 |    1.733 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1108  |              | AOI21D3BWP40     | 0.052 | 0.000 |   1.719 |    1.733 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1108  | A1 v -> ZN ^ | AOI21D3BWP40     | 0.052 | 0.045 |   1.764 |    1.778 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/FE_RC_ |              | OAI21D2BWP40     | 0.052 | 0.000 |   1.764 |    1.778 | 
     | 90_0                                               |              |                  |       |       |         |          | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/FE_RC_ | A1 ^ -> ZN v | OAI21D2BWP40     | 0.044 | 0.041 |   1.805 |    1.819 | 
     | 90_0                                               |              |                  |       |       |         |          | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1106  |              | AOI21D1BWP40     | 0.044 | 0.000 |   1.805 |    1.819 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1106  | A2 v -> ZN ^ | AOI21D1BWP40     | 0.103 | 0.078 |   1.883 |    1.897 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1175  |              | OAI21D3BWP40     | 0.103 | 0.000 |   1.883 |    1.897 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1175  | A1 ^ -> ZN v | OAI21D3BWP40     | 0.044 | 0.043 |   1.927 |    1.940 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1207  |              | AOI21D3BWP40     | 0.044 | 0.000 |   1.927 |    1.940 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1207  | A1 v -> ZN ^ | AOI21D3BWP40     | 0.058 | 0.045 |   1.972 |    1.986 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1235  |              | OAI21D2BWP40     | 0.058 | 0.000 |   1.972 |    1.986 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1235  | A1 ^ -> ZN v | OAI21D2BWP40     | 0.045 | 0.040 |   2.012 |    2.026 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1264  |              | AOI21D2BWP40     | 0.045 | 0.000 |   2.012 |    2.026 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1264  | A1 v -> ZN ^ | AOI21D2BWP40     | 0.089 | 0.066 |   2.078 |    2.092 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1289  |              | OAI21D3BWP40     | 0.089 | 0.000 |   2.078 |    2.092 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1289  | A1 ^ -> ZN v | OAI21D3BWP40     | 0.040 | 0.040 |   2.118 |    2.132 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1315  |              | AOI21D3BWP40     | 0.040 | 0.000 |   2.118 |    2.132 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1315  | A1 v -> ZN ^ | AOI21D3BWP40     | 0.058 | 0.045 |   2.163 |    2.177 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1337  |              | OAI21D3BWP40     | 0.058 | 0.000 |   2.163 |    2.177 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1337  | A1 ^ -> ZN v | OAI21D3BWP40     | 0.046 | 0.037 |   2.201 |    2.214 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1360  |              | AOI21D3BWP40     | 0.046 | 0.000 |   2.201 |    2.214 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1360  | A1 v -> ZN ^ | AOI21D3BWP40     | 0.061 | 0.048 |   2.248 |    2.262 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1379  |              | OAI21D3BWP40     | 0.061 | 0.000 |   2.248 |    2.262 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1379  | A1 ^ -> ZN v | OAI21D3BWP40     | 0.039 | 0.032 |   2.281 |    2.294 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1399  |              | AOI21D1BWP40     | 0.039 | 0.000 |   2.281 |    2.294 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1399  | A1 v -> ZN ^ | AOI21D1BWP40     | 0.084 | 0.060 |   2.341 |    2.354 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1415  |              | OAI21D1BWP40     | 0.084 | 0.000 |   2.341 |    2.355 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1415  | A1 ^ -> ZN v | OAI21D1BWP40     | 0.053 | 0.052 |   2.393 |    2.407 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1432  |              | AOI21D1BWP40     | 0.053 | 0.000 |   2.393 |    2.407 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1432  | A1 v -> ZN ^ | AOI21D1BWP40     | 0.097 | 0.071 |   2.464 |    2.478 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1445  |              | OAI21D1BWP40     | 0.097 | 0.000 |   2.465 |    2.478 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1445  | A1 ^ -> ZN v | OAI21D1BWP40     | 0.055 | 0.056 |   2.520 |    2.534 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1457  |              | XNR2D1BWP40      | 0.055 | 0.000 |   2.520 |    2.534 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1457  | A1 v -> ZN v | XNR2D1BWP40      | 0.044 | 0.084 |   2.605 |    2.618 | 
     | test_pe/test_pe_comp/U363                          |              | AOI22D1BWP40     | 0.044 | 0.000 |   2.605 |    2.618 | 
     | test_pe/test_pe_comp/U363                          | A2 v -> ZN ^ | AOI22D1BWP40     | 0.085 | 0.060 |   2.665 |    2.678 | 
     | test_pe/test_pe_comp/FE_RC_73_0                    |              | ND4D1BWP40       | 0.085 | 0.000 |   2.665 |    2.678 | 
     | test_pe/test_pe_comp/FE_RC_73_0                    | A2 ^ -> ZN v | ND4D1BWP40       | 0.057 | 0.062 |   2.727 |    2.740 | 
     | test_pe/test_pe_comp/U396                          |              | AO22D1BWP40      | 0.057 | 0.000 |   2.727 |    2.740 | 
     | test_pe/test_pe_comp/U396                          | A2 v -> Z v  | AO22D1BWP40      | 0.041 | 0.099 |   2.826 |    2.840 | 
     | test_pe/C662                                       |              | CKOR2D1BWP40     | 0.041 | 0.000 |   2.826 |    2.840 | 
     | test_pe/C662                                       | A2 v -> Z v  | CKOR2D1BWP40     | 0.020 | 0.052 |   2.878 |    2.892 | 
     | test_pe/C661                                       |              | CKOR2D1BWP40     | 0.020 | 0.000 |   2.878 |    2.892 | 
     | test_pe/C661                                       | A1 v -> Z v  | CKOR2D1BWP40     | 0.020 | 0.040 |   2.918 |    2.931 | 
     | test_pe/C660                                       |              | CKOR2D1BWP40     | 0.020 | 0.000 |   2.918 |    2.931 | 
     | test_pe/C660                                       | A1 v -> Z v  | CKOR2D1BWP40     | 0.017 | 0.040 |   2.958 |    2.971 | 
     | test_pe/C659                                       |              | CKOR2D2BWP40     | 0.017 | 0.000 |   2.958 |    2.971 | 
     | test_pe/C659                                       | A1 v -> Z v  | CKOR2D2BWP40     | 0.017 | 0.037 |   2.995 |    3.009 | 
     | test_pe/FE_RC_34_0                                 |              | CKOR2D2BWP40     | 0.017 | 0.000 |   2.995 |    3.009 | 
     | test_pe/FE_RC_34_0                                 | A2 v -> Z v  | CKOR2D2BWP40     | 0.020 | 0.042 |   3.037 |    3.051 | 
     | test_pe/FE_RC_33_0                                 |              | CKOR2D2BWP40     | 0.020 | 0.000 |   3.037 |    3.051 | 
     | test_pe/FE_RC_33_0                                 | A1 v -> Z v  | CKOR2D2BWP40     | 0.018 | 0.038 |   3.075 |    3.088 | 
     | test_pe/FE_RC_44_0                                 |              | CKOR2D2BWP40     | 0.018 | 0.000 |   3.075 |    3.088 | 
     | test_pe/FE_RC_44_0                                 | A1 v -> Z v  | CKOR2D2BWP40     | 0.017 | 0.037 |   3.111 |    3.125 | 
     | test_pe/FE_RC_43_0                                 |              | CKOR2D2BWP40     | 0.017 | 0.000 |   3.111 |    3.125 | 
     | test_pe/FE_RC_43_0                                 | A1 v -> Z v  | CKOR2D2BWP40     | 0.014 | 0.037 |   3.148 |    3.162 | 
     | test_pe/C653                                       |              | CKOR2D2BWP40     | 0.014 | 0.000 |   3.148 |    3.162 | 
     | test_pe/C653                                       | A1 v -> Z v  | CKOR2D2BWP40     | 0.021 | 0.038 |   3.186 |    3.200 | 
     | test_pe/C652                                       |              | CKOR2D2BWP40     | 0.021 | 0.000 |   3.186 |    3.200 | 
     | test_pe/C652                                       | A1 v -> Z v  | CKOR2D2BWP40     | 0.019 | 0.039 |   3.225 |    3.239 | 
     | test_pe/C651                                       |              | CKOR2D2BWP40     | 0.019 | 0.000 |   3.225 |    3.239 | 
     | test_pe/C651                                       | A1 v -> Z v  | CKOR2D2BWP40     | 0.018 | 0.038 |   3.263 |    3.276 | 
     | test_pe/FE_RC_41_0                                 |              | CKOR2D1BWP40     | 0.018 | 0.000 |   3.263 |    3.276 | 
     | test_pe/FE_RC_41_0                                 | A2 v -> Z v  | CKOR2D1BWP40     | 0.017 | 0.045 |   3.308 |    3.322 | 
     | test_pe/C648                                       |              | CKOR2D2BWP40     | 0.017 | 0.000 |   3.308 |    3.322 | 
     | test_pe/C648                                       | A1 v -> Z v  | CKOR2D2BWP40     | 0.023 | 0.042 |   3.350 |    3.364 | 
     | test_pe/FE_RC_36_0                                 |              | OAI211D2BWP40    | 0.023 | 0.000 |   3.350 |    3.364 | 
     | test_pe/FE_RC_36_0                                 | A2 v -> ZN ^ | OAI211D2BWP40    | 0.049 | 0.035 |   3.385 |    3.399 | 
     | test_pe/U28                                        |              | XNR2D1BWP40      | 0.049 | 0.000 |   3.385 |    3.399 | 
     | test_pe/U28                                        | A2 ^ -> ZN v | XNR2D1BWP40      | 0.028 | 0.084 |   3.469 |    3.483 | 
     | test_pe/U29                                        |              | OAI32D2BWP40     | 0.028 | 0.000 |   3.469 |    3.483 | 
     | test_pe/U29                                        | B2 v -> ZN ^ | OAI32D2BWP40     | 0.093 | 0.059 |   3.528 |    3.542 | 
     | test_pe/FE_OCPC12_pe_out_res_p                     |              | BUFFD6BWP40      | 0.093 | 0.000 |   3.528 |    3.542 | 
     | test_pe/FE_OCPC12_pe_out_res_p                     | I ^ -> Z ^   | BUFFD6BWP40      | 0.032 | 0.062 |   3.590 |    3.604 | 
     | test_pe                                            | res_p ^      | test_pe_unq1     |       |       |   3.592 |    3.605 | 
     | sb_1b/FE_OFC12_pe_out_res_p                        |              | BUFFD10BWP40     | 0.032 | 0.001 |   3.592 |    3.605 | 
     | sb_1b/FE_OFC12_pe_out_res_p                        | I ^ -> Z ^   | BUFFD10BWP40     | 0.046 | 0.050 |   3.642 |    3.655 | 
     | sb_1b/U30                                          |              | AOI22D1BWP40     | 0.046 | 0.003 |   3.645 |    3.659 | 
     | sb_1b/U30                                          | A2 ^ -> ZN v | AOI22D1BWP40     | 0.062 | 0.038 |   3.683 |    3.697 | 
     | sb_1b/U130                                         |              | AOI22D2BWP40     | 0.062 | 0.000 |   3.683 |    3.697 | 
     | sb_1b/U130                                         | A2 v -> ZN ^ | AOI22D2BWP40     | 0.081 | 0.073 |   3.756 |    3.770 | 
     | sb_1b/U131                                         |              | MUX2D4BWP40      | 0.081 | 0.000 |   3.756 |    3.770 | 
     | sb_1b/U131                                         | I0 ^ -> Z ^  | MUX2D4BWP40      | 0.121 | 0.129 |   3.886 |    3.899 | 
     | sb_1b                                              | out_2_4[0] ^ | sb_unq2          |       |       |   3.896 |    3.910 | 
     |                                                    |              | pe_tile_new_unq1 | 0.123 | 0.011 |   3.896 |    3.910 | 
     +---------------------------------------------------------------------------------------------------------------------------+ 
Path 20: MET Late External Delay Assertion 
Endpoint:   out_BUS16_S2_T4[9]           (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_2_4_id1_reg_9_/Q (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {REGOUT}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Path Delay                    0.350
+ CPPR Adjustment               0.000
= Required Time                 0.350
- Arrival Time                  0.336
= Slack Time                    0.014
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.032
     + Source Insertion Delay            -0.161
     = Beginpoint Arrival Time           -0.129
     +---------------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc      |       Cell       |  Slew | Delay | Arrival | Required | 
     |                                        |              |                  |       |       |  Time   |   Time   | 
     |----------------------------------------+--------------+------------------+-------+-------+---------+----------| 
     |                                        | clk_in ^     |                  | 0.063 |       |  -0.129 |   -0.115 | 
     | sb_wide/CTS_ccl_a_buf_00013            |              | CKBD16BWP40      | 0.064 | 0.002 |  -0.128 |   -0.114 | 
     | sb_wide/CTS_ccl_a_buf_00013            | I ^ -> Z ^   | CKBD16BWP40      | 0.064 | 0.066 |  -0.062 |   -0.048 | 
     | sb_wide/clk_gate_out_2_4_id1_reg/latch |              | CKLNQD3BWP40     | 0.067 | 0.008 |  -0.054 |   -0.040 | 
     | sb_wide/clk_gate_out_2_4_id1_reg/latch | CP ^ -> Q ^  | CKLNQD3BWP40     | 0.080 | 0.087 |   0.033 |    0.047 | 
     | sb_wide/out_2_4_id1_reg_9_             |              | DFQD2BWP40       | 0.080 | 0.001 |   0.034 |    0.047 | 
     | sb_wide/out_2_4_id1_reg_9_             | CP ^ -> Q v  | DFQD2BWP40       | 0.021 | 0.160 |   0.194 |    0.208 | 
     | sb_wide/U1372                          |              | AO22D4BWP40      | 0.021 | 0.000 |   0.194 |    0.208 | 
     | sb_wide/U1372                          | A2 v -> Z v  | AO22D4BWP40      | 0.116 | 0.120 |   0.314 |    0.328 | 
     | sb_wide                                | out_2_4[9] v | sb_unq1          |       |       |   0.336 |    0.350 | 
     |                                        |              | pe_tile_new_unq1 | 0.124 | 0.022 |   0.336 |    0.350 | 
     +---------------------------------------------------------------------------------------------------------------+ 
Path 21: MET Late External Delay Assertion 
Endpoint:   out_BUS16_S2_T4[8]           (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_2_4_id1_reg_8_/Q (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {REGOUT}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Path Delay                    0.350
+ CPPR Adjustment               0.000
= Required Time                 0.350
- Arrival Time                  0.335
= Slack Time                    0.015
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.032
     + Source Insertion Delay            -0.161
     = Beginpoint Arrival Time           -0.129
     +---------------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc      |       Cell       |  Slew | Delay | Arrival | Required | 
     |                                        |              |                  |       |       |  Time   |   Time   | 
     |----------------------------------------+--------------+------------------+-------+-------+---------+----------| 
     |                                        | clk_in ^     |                  | 0.063 |       |  -0.129 |   -0.115 | 
     | sb_wide/CTS_ccl_a_buf_00013            |              | CKBD16BWP40      | 0.064 | 0.002 |  -0.128 |   -0.113 | 
     | sb_wide/CTS_ccl_a_buf_00013            | I ^ -> Z ^   | CKBD16BWP40      | 0.064 | 0.066 |  -0.062 |   -0.047 | 
     | sb_wide/clk_gate_out_2_4_id1_reg/latch |              | CKLNQD3BWP40     | 0.067 | 0.008 |  -0.054 |   -0.039 | 
     | sb_wide/clk_gate_out_2_4_id1_reg/latch | CP ^ -> Q ^  | CKLNQD3BWP40     | 0.080 | 0.087 |   0.033 |    0.048 | 
     | sb_wide/out_2_4_id1_reg_8_             |              | DFQD2BWP40       | 0.080 | 0.001 |   0.034 |    0.048 | 
     | sb_wide/out_2_4_id1_reg_8_             | CP ^ -> Q v  | DFQD2BWP40       | 0.022 | 0.160 |   0.194 |    0.208 | 
     | sb_wide/U1364                          |              | AO22D4BWP40      | 0.022 | 0.000 |   0.194 |    0.208 | 
     | sb_wide/U1364                          | A2 v -> Z v  | AO22D4BWP40      | 0.116 | 0.122 |   0.315 |    0.330 | 
     | sb_wide                                | out_2_4[8] v | sb_unq1          |       |       |   0.335 |    0.350 | 
     |                                        |              | pe_tile_new_unq1 | 0.123 | 0.020 |   0.335 |    0.350 | 
     +---------------------------------------------------------------------------------------------------------------+ 
Path 22: MET Late External Delay Assertion 
Endpoint:   out_BUS1_S0_T4[0]         (^) checked with  leading edge of 'ideal_
clock'
Beginpoint: test_pe/inp_code_reg_4_/Q (^) triggered by  leading edge of 'ideal_
clock'
Path Groups: {REGOUT}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Path Delay                    3.910
+ CPPR Adjustment               0.000
= Required Time                 3.910
- Arrival Time                  3.895
= Slack Time                    0.015
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.032
     + Source Insertion Delay            -0.161
     = Beginpoint Arrival Time           -0.129
     +---------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |       Cell       |  Slew | Delay | Arrival | Required | 
     |                                                    |              |                  |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------------+-------+-------+---------+----------| 
     |                                                    | clk_in ^     |                  | 0.063 |       |  -0.129 |   -0.115 | 
     | CTS_ccl_a_buf_00011                                |              | CKBD20BWP40      | 0.064 | 0.002 |  -0.128 |   -0.113 | 
     | CTS_ccl_a_buf_00011                                | I ^ -> Z ^   | CKBD20BWP40      | 0.048 | 0.061 |  -0.067 |   -0.052 | 
     | test_pe                                            | clk ^        | test_pe_unq1     |       |       |  -0.063 |   -0.048 | 
     | test_pe/clk_gate_op_code_reg/latch                 |              | CKLNQD5BWP40     | 0.049 | 0.004 |  -0.063 |   -0.048 | 
     | test_pe/clk_gate_op_code_reg/latch                 | CP ^ -> Q ^  | CKLNQD5BWP40     | 0.093 | 0.094 |   0.031 |    0.046 | 
     | test_pe/inp_code_reg_4_                            |              | DFCNQD1BWP40     | 0.094 | 0.002 |   0.033 |    0.047 | 
     | test_pe/inp_code_reg_4_                            | CP ^ -> Q ^  | DFCNQD1BWP40     | 0.066 | 0.171 |   0.203 |    0.218 | 
     | test_pe/test_opt_reg_file/U2                       |              | NR2D2BWP40       | 0.066 | 0.000 |   0.203 |    0.218 | 
     | test_pe/test_opt_reg_file/U2                       | A1 ^ -> ZN v | NR2D2BWP40       | 0.024 | 0.026 |   0.230 |    0.244 | 
     | test_pe/test_opt_reg_file/U22                      |              | ND2D3BWP40       | 0.024 | 0.000 |   0.230 |    0.244 | 
     | test_pe/test_opt_reg_file/U22                      | A2 v -> ZN ^ | ND2D3BWP40       | 0.036 | 0.032 |   0.261 |    0.276 | 
     | test_pe/test_opt_reg_file/FE_OFC6_n10              |              | CKBD4BWP40       | 0.036 | 0.000 |   0.262 |    0.276 | 
     | test_pe/test_opt_reg_file/FE_OFC6_n10              | I ^ -> Z ^   | CKBD4BWP40       | 0.067 | 0.060 |   0.322 |    0.337 | 
     | test_pe/test_opt_reg_file/FE_OFC7_n10              |              | CKND3BWP40       | 0.067 | 0.001 |   0.323 |    0.337 | 
     | test_pe/test_opt_reg_file/FE_OFC7_n10              | I ^ -> ZN v  | CKND3BWP40       | 0.050 | 0.051 |   0.374 |    0.388 | 
     | test_pe/test_opt_reg_file/U20                      |              | MUX2D1BWP40      | 0.050 | 0.000 |   0.374 |    0.389 | 
     | test_pe/test_opt_reg_file/U20                      | S v -> Z ^   | MUX2D1BWP40      | 0.247 | 0.211 |   0.585 |    0.600 | 
     | test_pe/test_pe_comp/FE_OFC147_op_b_1              |              | CKBD2BWP40       | 0.247 | 0.002 |   0.587 |    0.602 | 
     | test_pe/test_pe_comp/FE_OFC147_op_b_1              | I ^ -> Z ^   | CKBD2BWP40       | 0.142 | 0.141 |   0.729 |    0.743 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U837   |              | XNR2D0BWP40      | 0.142 | 0.002 |   0.731 |    0.745 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U837   | A1 ^ -> ZN v | XNR2D0BWP40      | 0.038 | 0.108 |   0.839 |    0.853 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U863   |              | OAI22D0BWP40     | 0.038 | 0.000 |   0.839 |    0.853 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U863   | A1 v -> ZN ^ | OAI22D0BWP40     | 0.116 | 0.070 |   0.908 |    0.923 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U871   |              | FA1D0BWP40       | 0.116 | 0.000 |   0.908 |    0.923 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U871   | CI ^ -> S v  | FA1D0BWP40       | 0.049 | 0.154 |   1.062 |    1.077 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U886   |              | FA1D0BWP40       | 0.049 | 0.000 |   1.062 |    1.077 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U886   | CI v -> S v  | FA1D0BWP40       | 0.046 | 0.143 |   1.205 |    1.220 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U867   |              | ND2D0BWP40       | 0.046 | 0.000 |   1.205 |    1.220 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U867   | A1 v -> ZN ^ | ND2D0BWP40       | 0.047 | 0.043 |   1.248 |    1.263 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U891   |              | CKND1BWP40       | 0.047 | 0.000 |   1.248 |    1.263 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U891   | I ^ -> ZN v  | CKND1BWP40       | 0.025 | 0.029 |   1.277 |    1.292 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U892   |              | AOI21D1BWP40     | 0.025 | 0.000 |   1.277 |    1.292 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U892   | B v -> ZN ^  | AOI21D1BWP40     | 0.081 | 0.066 |   1.342 |    1.357 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U894   |              | OAI21D1BWP40     | 0.081 | 0.000 |   1.343 |    1.357 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U894   | A1 ^ -> ZN v | OAI21D1BWP40     | 0.048 | 0.048 |   1.391 |    1.405 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U937   |              | AOI21D1BWP40     | 0.048 | 0.000 |   1.391 |    1.405 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U937   | A1 v -> ZN ^ | AOI21D1BWP40     | 0.072 | 0.056 |   1.446 |    1.461 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U939   |              | OAI21D1BWP40     | 0.072 | 0.000 |   1.446 |    1.461 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U939   | A1 ^ -> ZN v | OAI21D1BWP40     | 0.051 | 0.048 |   1.494 |    1.509 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U988   |              | AOI21D1BWP40     | 0.051 | 0.000 |   1.494 |    1.509 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U988   | A1 v -> ZN ^ | AOI21D1BWP40     | 0.075 | 0.059 |   1.553 |    1.567 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U990   |              | OAI21D1BWP40     | 0.075 | 0.000 |   1.553 |    1.567 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U990   | A1 ^ -> ZN v | OAI21D1BWP40     | 0.057 | 0.053 |   1.605 |    1.620 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1045  |              | AOI21D1BWP40     | 0.057 | 0.000 |   1.605 |    1.620 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1045  | A1 v -> ZN ^ | AOI21D1BWP40     | 0.079 | 0.063 |   1.668 |    1.683 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1073  |              | OAI21D1BWP40     | 0.079 | 0.000 |   1.668 |    1.683 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1073  | A1 ^ -> ZN v | OAI21D1BWP40     | 0.052 | 0.051 |   1.719 |    1.734 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1108  |              | AOI21D3BWP40     | 0.052 | 0.000 |   1.719 |    1.734 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1108  | A1 v -> ZN ^ | AOI21D3BWP40     | 0.052 | 0.045 |   1.764 |    1.779 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/FE_RC_ |              | OAI21D2BWP40     | 0.052 | 0.000 |   1.764 |    1.779 | 
     | 90_0                                               |              |                  |       |       |         |          | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/FE_RC_ | A1 ^ -> ZN v | OAI21D2BWP40     | 0.044 | 0.041 |   1.805 |    1.820 | 
     | 90_0                                               |              |                  |       |       |         |          | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1106  |              | AOI21D1BWP40     | 0.044 | 0.000 |   1.805 |    1.820 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1106  | A2 v -> ZN ^ | AOI21D1BWP40     | 0.103 | 0.078 |   1.883 |    1.898 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1175  |              | OAI21D3BWP40     | 0.103 | 0.000 |   1.883 |    1.898 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1175  | A1 ^ -> ZN v | OAI21D3BWP40     | 0.044 | 0.043 |   1.927 |    1.941 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1207  |              | AOI21D3BWP40     | 0.044 | 0.000 |   1.927 |    1.941 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1207  | A1 v -> ZN ^ | AOI21D3BWP40     | 0.058 | 0.045 |   1.972 |    1.987 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1235  |              | OAI21D2BWP40     | 0.058 | 0.000 |   1.972 |    1.987 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1235  | A1 ^ -> ZN v | OAI21D2BWP40     | 0.045 | 0.040 |   2.012 |    2.027 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1264  |              | AOI21D2BWP40     | 0.045 | 0.000 |   2.012 |    2.027 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1264  | A1 v -> ZN ^ | AOI21D2BWP40     | 0.089 | 0.066 |   2.078 |    2.093 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1289  |              | OAI21D3BWP40     | 0.089 | 0.000 |   2.078 |    2.093 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1289  | A1 ^ -> ZN v | OAI21D3BWP40     | 0.040 | 0.040 |   2.118 |    2.133 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1315  |              | AOI21D3BWP40     | 0.040 | 0.000 |   2.118 |    2.133 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1315  | A1 v -> ZN ^ | AOI21D3BWP40     | 0.058 | 0.045 |   2.163 |    2.178 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1337  |              | OAI21D3BWP40     | 0.058 | 0.000 |   2.163 |    2.178 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1337  | A1 ^ -> ZN v | OAI21D3BWP40     | 0.046 | 0.037 |   2.201 |    2.215 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1360  |              | AOI21D3BWP40     | 0.046 | 0.000 |   2.201 |    2.215 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1360  | A1 v -> ZN ^ | AOI21D3BWP40     | 0.061 | 0.048 |   2.248 |    2.263 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1379  |              | OAI21D3BWP40     | 0.061 | 0.000 |   2.248 |    2.263 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1379  | A1 ^ -> ZN v | OAI21D3BWP40     | 0.039 | 0.032 |   2.281 |    2.295 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1399  |              | AOI21D1BWP40     | 0.039 | 0.000 |   2.281 |    2.295 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1399  | A1 v -> ZN ^ | AOI21D1BWP40     | 0.084 | 0.060 |   2.341 |    2.355 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1415  |              | OAI21D1BWP40     | 0.084 | 0.000 |   2.341 |    2.356 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1415  | A1 ^ -> ZN v | OAI21D1BWP40     | 0.053 | 0.052 |   2.393 |    2.408 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1432  |              | AOI21D1BWP40     | 0.053 | 0.000 |   2.393 |    2.408 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1432  | A1 v -> ZN ^ | AOI21D1BWP40     | 0.097 | 0.071 |   2.464 |    2.479 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1445  |              | OAI21D1BWP40     | 0.097 | 0.000 |   2.465 |    2.479 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1445  | A1 ^ -> ZN v | OAI21D1BWP40     | 0.055 | 0.056 |   2.520 |    2.535 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1457  |              | XNR2D1BWP40      | 0.055 | 0.000 |   2.520 |    2.535 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1457  | A1 v -> ZN v | XNR2D1BWP40      | 0.044 | 0.084 |   2.605 |    2.619 | 
     | test_pe/test_pe_comp/U363                          |              | AOI22D1BWP40     | 0.044 | 0.000 |   2.605 |    2.619 | 
     | test_pe/test_pe_comp/U363                          | A2 v -> ZN ^ | AOI22D1BWP40     | 0.085 | 0.060 |   2.665 |    2.679 | 
     | test_pe/test_pe_comp/FE_RC_73_0                    |              | ND4D1BWP40       | 0.085 | 0.000 |   2.665 |    2.679 | 
     | test_pe/test_pe_comp/FE_RC_73_0                    | A2 ^ -> ZN v | ND4D1BWP40       | 0.057 | 0.062 |   2.727 |    2.741 | 
     | test_pe/test_pe_comp/U396                          |              | AO22D1BWP40      | 0.057 | 0.000 |   2.727 |    2.741 | 
     | test_pe/test_pe_comp/U396                          | A2 v -> Z v  | AO22D1BWP40      | 0.041 | 0.099 |   2.826 |    2.841 | 
     | test_pe/C662                                       |              | CKOR2D1BWP40     | 0.041 | 0.000 |   2.826 |    2.841 | 
     | test_pe/C662                                       | A2 v -> Z v  | CKOR2D1BWP40     | 0.020 | 0.052 |   2.878 |    2.893 | 
     | test_pe/C661                                       |              | CKOR2D1BWP40     | 0.020 | 0.000 |   2.878 |    2.893 | 
     | test_pe/C661                                       | A1 v -> Z v  | CKOR2D1BWP40     | 0.020 | 0.040 |   2.918 |    2.932 | 
     | test_pe/C660                                       |              | CKOR2D1BWP40     | 0.020 | 0.000 |   2.918 |    2.932 | 
     | test_pe/C660                                       | A1 v -> Z v  | CKOR2D1BWP40     | 0.017 | 0.040 |   2.958 |    2.972 | 
     | test_pe/C659                                       |              | CKOR2D2BWP40     | 0.017 | 0.000 |   2.958 |    2.972 | 
     | test_pe/C659                                       | A1 v -> Z v  | CKOR2D2BWP40     | 0.017 | 0.037 |   2.995 |    3.010 | 
     | test_pe/FE_RC_34_0                                 |              | CKOR2D2BWP40     | 0.017 | 0.000 |   2.995 |    3.010 | 
     | test_pe/FE_RC_34_0                                 | A2 v -> Z v  | CKOR2D2BWP40     | 0.020 | 0.042 |   3.037 |    3.052 | 
     | test_pe/FE_RC_33_0                                 |              | CKOR2D2BWP40     | 0.020 | 0.000 |   3.037 |    3.052 | 
     | test_pe/FE_RC_33_0                                 | A1 v -> Z v  | CKOR2D2BWP40     | 0.018 | 0.038 |   3.075 |    3.089 | 
     | test_pe/FE_RC_44_0                                 |              | CKOR2D2BWP40     | 0.018 | 0.000 |   3.075 |    3.089 | 
     | test_pe/FE_RC_44_0                                 | A1 v -> Z v  | CKOR2D2BWP40     | 0.017 | 0.037 |   3.111 |    3.126 | 
     | test_pe/FE_RC_43_0                                 |              | CKOR2D2BWP40     | 0.017 | 0.000 |   3.111 |    3.126 | 
     | test_pe/FE_RC_43_0                                 | A1 v -> Z v  | CKOR2D2BWP40     | 0.014 | 0.037 |   3.148 |    3.163 | 
     | test_pe/C653                                       |              | CKOR2D2BWP40     | 0.014 | 0.000 |   3.148 |    3.163 | 
     | test_pe/C653                                       | A1 v -> Z v  | CKOR2D2BWP40     | 0.021 | 0.038 |   3.186 |    3.201 | 
     | test_pe/C652                                       |              | CKOR2D2BWP40     | 0.021 | 0.000 |   3.186 |    3.201 | 
     | test_pe/C652                                       | A1 v -> Z v  | CKOR2D2BWP40     | 0.019 | 0.039 |   3.225 |    3.240 | 
     | test_pe/C651                                       |              | CKOR2D2BWP40     | 0.019 | 0.000 |   3.225 |    3.240 | 
     | test_pe/C651                                       | A1 v -> Z v  | CKOR2D2BWP40     | 0.018 | 0.038 |   3.263 |    3.277 | 
     | test_pe/FE_RC_41_0                                 |              | CKOR2D1BWP40     | 0.018 | 0.000 |   3.263 |    3.277 | 
     | test_pe/FE_RC_41_0                                 | A2 v -> Z v  | CKOR2D1BWP40     | 0.017 | 0.045 |   3.308 |    3.323 | 
     | test_pe/C648                                       |              | CKOR2D2BWP40     | 0.017 | 0.000 |   3.308 |    3.323 | 
     | test_pe/C648                                       | A1 v -> Z v  | CKOR2D2BWP40     | 0.023 | 0.042 |   3.350 |    3.365 | 
     | test_pe/FE_RC_36_0                                 |              | OAI211D2BWP40    | 0.023 | 0.000 |   3.350 |    3.365 | 
     | test_pe/FE_RC_36_0                                 | A2 v -> ZN ^ | OAI211D2BWP40    | 0.049 | 0.035 |   3.385 |    3.400 | 
     | test_pe/U28                                        |              | XNR2D1BWP40      | 0.049 | 0.000 |   3.385 |    3.400 | 
     | test_pe/U28                                        | A2 ^ -> ZN v | XNR2D1BWP40      | 0.028 | 0.084 |   3.469 |    3.484 | 
     | test_pe/U29                                        |              | OAI32D2BWP40     | 0.028 | 0.000 |   3.469 |    3.484 | 
     | test_pe/U29                                        | B2 v -> ZN ^ | OAI32D2BWP40     | 0.093 | 0.059 |   3.528 |    3.543 | 
     | test_pe/FE_OCPC12_pe_out_res_p                     |              | BUFFD6BWP40      | 0.093 | 0.000 |   3.528 |    3.543 | 
     | test_pe/FE_OCPC12_pe_out_res_p                     | I ^ -> Z ^   | BUFFD6BWP40      | 0.032 | 0.062 |   3.590 |    3.605 | 
     | test_pe                                            | res_p ^      | test_pe_unq1     |       |       |   3.592 |    3.606 | 
     | sb_1b/FE_OFC12_pe_out_res_p                        |              | BUFFD10BWP40     | 0.032 | 0.001 |   3.592 |    3.606 | 
     | sb_1b/FE_OFC12_pe_out_res_p                        | I ^ -> Z ^   | BUFFD10BWP40     | 0.046 | 0.050 |   3.642 |    3.656 | 
     | sb_1b/U4                                           |              | AOI22D1BWP40     | 0.046 | 0.003 |   3.645 |    3.660 | 
     | sb_1b/U4                                           | A2 ^ -> ZN v | AOI22D1BWP40     | 0.085 | 0.041 |   3.686 |    3.701 | 
     | sb_1b/U7                                           |              | AOI21D2BWP40     | 0.085 | 0.000 |   3.686 |    3.701 | 
     | sb_1b/U7                                           | A1 v -> ZN ^ | AOI21D2BWP40     | 0.102 | 0.090 |   3.777 |    3.791 | 
     | sb_1b/U72                                          |              | ND2D1BWP40       | 0.102 | 0.000 |   3.777 |    3.791 | 
     | sb_1b/U72                                          | A1 ^ -> ZN v | ND2D1BWP40       | 0.060 | 0.060 |   3.837 |    3.852 | 
     | sb_1b/U73                                          |              | IOA21D4BWP40     | 0.060 | 0.000 |   3.837 |    3.852 | 
     | sb_1b/U73                                          | B v -> ZN ^  | IOA21D4BWP40     | 0.064 | 0.057 |   3.894 |    3.909 | 
     | sb_1b                                              | out_0_4[0] ^ | sb_unq2          |       |       |   3.895 |    3.910 | 
     |                                                    |              | pe_tile_new_unq1 | 0.064 | 0.001 |   3.895 |    3.910 | 
     +---------------------------------------------------------------------------------------------------------------------------+ 
Path 23: MET Late External Delay Assertion 
Endpoint:   out_BUS16_S2_T4[7]           (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_2_4_id1_reg_7_/Q (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {REGOUT}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Path Delay                    0.350
+ CPPR Adjustment               0.000
= Required Time                 0.350
- Arrival Time                  0.335
= Slack Time                    0.015
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.032
     + Source Insertion Delay            -0.161
     = Beginpoint Arrival Time           -0.129
     +---------------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc      |       Cell       |  Slew | Delay | Arrival | Required | 
     |                                        |              |                  |       |       |  Time   |   Time   | 
     |----------------------------------------+--------------+------------------+-------+-------+---------+----------| 
     |                                        | clk_in ^     |                  | 0.063 |       |  -0.129 |   -0.114 | 
     | sb_wide/CTS_ccl_a_buf_00013            |              | CKBD16BWP40      | 0.064 | 0.002 |  -0.128 |   -0.113 | 
     | sb_wide/CTS_ccl_a_buf_00013            | I ^ -> Z ^   | CKBD16BWP40      | 0.064 | 0.066 |  -0.062 |   -0.047 | 
     | sb_wide/clk_gate_out_2_4_id1_reg/latch |              | CKLNQD3BWP40     | 0.067 | 0.008 |  -0.054 |   -0.039 | 
     | sb_wide/clk_gate_out_2_4_id1_reg/latch | CP ^ -> Q ^  | CKLNQD3BWP40     | 0.080 | 0.087 |   0.033 |    0.048 | 
     | sb_wide/out_2_4_id1_reg_7_             |              | DFQD2BWP40       | 0.080 | 0.000 |   0.033 |    0.048 | 
     | sb_wide/out_2_4_id1_reg_7_             | CP ^ -> Q v  | DFQD2BWP40       | 0.020 | 0.158 |   0.191 |    0.206 | 
     | sb_wide/U1357                          |              | AO22D4BWP40      | 0.020 | 0.000 |   0.191 |    0.206 | 
     | sb_wide/U1357                          | A2 v -> Z v  | AO22D4BWP40      | 0.114 | 0.125 |   0.316 |    0.331 | 
     | sb_wide                                | out_2_4[7] v | sb_unq1          |       |       |   0.335 |    0.350 | 
     |                                        |              | pe_tile_new_unq1 | 0.121 | 0.019 |   0.335 |    0.350 | 
     +---------------------------------------------------------------------------------------------------------------+ 
Path 24: MET Late External Delay Assertion 
Endpoint:   out_BUS16_S2_T3[15]           (^) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_2_3_id1_reg_15_/Q (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {REGOUT}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Path Delay                    0.350
+ CPPR Adjustment               0.000
= Required Time                 0.350
- Arrival Time                  0.335
= Slack Time                    0.015
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.032
     + Source Insertion Delay            -0.161
     = Beginpoint Arrival Time           -0.129
     +----------------------------------------------------------------------------------------------------------------+ 
     |                Instance                |      Arc      |       Cell       |  Slew | Delay | Arrival | Required | 
     |                                        |               |                  |       |       |  Time   |   Time   | 
     |----------------------------------------+---------------+------------------+-------+-------+---------+----------| 
     |                                        | clk_in ^      |                  | 0.063 |       |  -0.129 |   -0.114 | 
     | CTS_ccl_a_buf_00011                    |               | CKBD20BWP40      | 0.064 | 0.002 |  -0.128 |   -0.112 | 
     | CTS_ccl_a_buf_00011                    | I ^ -> Z ^    | CKBD20BWP40      | 0.048 | 0.061 |  -0.067 |   -0.052 | 
     | sb_wide/clk_gate_out_2_3_id1_reg/latch |               | CKLNQD3BWP40     | 0.049 | 0.005 |  -0.062 |   -0.047 | 
     | sb_wide/clk_gate_out_2_3_id1_reg/latch | CP ^ -> Q ^   | CKLNQD3BWP40     | 0.073 | 0.079 |   0.016 |    0.031 | 
     | sb_wide/out_2_3_id1_reg_15_            |               | DFQD2BWP40       | 0.073 | 0.001 |   0.017 |    0.032 | 
     | sb_wide/out_2_3_id1_reg_15_            | CP ^ -> Q ^   | DFQD2BWP40       | 0.037 | 0.139 |   0.155 |    0.171 | 
     | sb_wide/U1430                          |               | AO22D4BWP40      | 0.037 | 0.000 |   0.156 |    0.171 | 
     | sb_wide/U1430                          | A2 ^ -> Z ^   | AO22D4BWP40      | 0.197 | 0.161 |   0.317 |    0.332 | 
     | sb_wide                                | out_2_3[15] ^ | sb_unq1          |       |       |   0.335 |    0.350 | 
     |                                        |               | pe_tile_new_unq1 | 0.201 | 0.018 |   0.335 |    0.350 | 
     +----------------------------------------------------------------------------------------------------------------+ 
Path 25: MET Late External Delay Assertion 
Endpoint:   out_BUS16_S2_T4[5]           (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_2_4_id1_reg_5_/Q (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {REGOUT}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Path Delay                    0.350
+ CPPR Adjustment               0.000
= Required Time                 0.350
- Arrival Time                  0.334
= Slack Time                    0.016
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.032
     + Source Insertion Delay            -0.161
     = Beginpoint Arrival Time           -0.129
     +---------------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc      |       Cell       |  Slew | Delay | Arrival | Required | 
     |                                        |              |                  |       |       |  Time   |   Time   | 
     |----------------------------------------+--------------+------------------+-------+-------+---------+----------| 
     |                                        | clk_in ^     |                  | 0.063 |       |  -0.129 |   -0.113 | 
     | sb_wide/CTS_ccl_a_buf_00013            |              | CKBD16BWP40      | 0.064 | 0.002 |  -0.128 |   -0.112 | 
     | sb_wide/CTS_ccl_a_buf_00013            | I ^ -> Z ^   | CKBD16BWP40      | 0.064 | 0.066 |  -0.062 |   -0.046 | 
     | sb_wide/clk_gate_out_2_4_id1_reg/latch |              | CKLNQD3BWP40     | 0.067 | 0.008 |  -0.054 |   -0.038 | 
     | sb_wide/clk_gate_out_2_4_id1_reg/latch | CP ^ -> Q ^  | CKLNQD3BWP40     | 0.080 | 0.087 |   0.033 |    0.049 | 
     | sb_wide/out_2_4_id1_reg_5_             |              | DFQD2BWP40       | 0.080 | 0.000 |   0.033 |    0.049 | 
     | sb_wide/out_2_4_id1_reg_5_             | CP ^ -> Q v  | DFQD2BWP40       | 0.020 | 0.158 |   0.192 |    0.207 | 
     | sb_wide/U1345                          |              | AO22D4BWP40      | 0.020 | 0.000 |   0.192 |    0.207 | 
     | sb_wide/U1345                          | A2 v -> Z v  | AO22D4BWP40      | 0.115 | 0.120 |   0.312 |    0.328 | 
     | sb_wide                                | out_2_4[5] v | sb_unq1          |       |       |   0.334 |    0.350 | 
     |                                        |              | pe_tile_new_unq1 | 0.123 | 0.022 |   0.334 |    0.350 | 
     +---------------------------------------------------------------------------------------------------------------+ 
Path 26: MET Late External Delay Assertion 
Endpoint:   out_BUS16_S2_T3[14]           (^) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_2_3_id1_reg_14_/Q (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {REGOUT}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Path Delay                    0.350
+ CPPR Adjustment               0.000
= Required Time                 0.350
- Arrival Time                  0.334
= Slack Time                    0.016
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.032
     + Source Insertion Delay            -0.161
     = Beginpoint Arrival Time           -0.129
     +----------------------------------------------------------------------------------------------------------------+ 
     |                Instance                |      Arc      |       Cell       |  Slew | Delay | Arrival | Required | 
     |                                        |               |                  |       |       |  Time   |   Time   | 
     |----------------------------------------+---------------+------------------+-------+-------+---------+----------| 
     |                                        | clk_in ^      |                  | 0.063 |       |  -0.129 |   -0.113 | 
     | CTS_ccl_a_buf_00011                    |               | CKBD20BWP40      | 0.064 | 0.002 |  -0.128 |   -0.112 | 
     | CTS_ccl_a_buf_00011                    | I ^ -> Z ^    | CKBD20BWP40      | 0.048 | 0.061 |  -0.067 |   -0.051 | 
     | sb_wide/clk_gate_out_2_3_id1_reg/latch |               | CKLNQD3BWP40     | 0.049 | 0.005 |  -0.062 |   -0.046 | 
     | sb_wide/clk_gate_out_2_3_id1_reg/latch | CP ^ -> Q ^   | CKLNQD3BWP40     | 0.073 | 0.079 |   0.016 |    0.032 | 
     | sb_wide/out_2_3_id1_reg_14_            |               | DFQD2BWP40       | 0.073 | 0.001 |   0.017 |    0.033 | 
     | sb_wide/out_2_3_id1_reg_14_            | CP ^ -> Q ^   | DFQD2BWP40       | 0.038 | 0.138 |   0.155 |    0.171 | 
     | sb_wide/U1312                          |               | AO22D4BWP40      | 0.038 | 0.000 |   0.155 |    0.171 | 
     | sb_wide/U1312                          | A2 ^ -> Z ^   | AO22D4BWP40      | 0.198 | 0.158 |   0.313 |    0.329 | 
     | sb_wide                                | out_2_3[14] ^ | sb_unq1          |       |       |   0.334 |    0.350 | 
     |                                        |               | pe_tile_new_unq1 | 0.203 | 0.021 |   0.334 |    0.350 | 
     +----------------------------------------------------------------------------------------------------------------+ 
Path 27: MET Late External Delay Assertion 
Endpoint:   out_BUS16_S1_T1[2]           (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_1_1_id1_reg_2_/Q (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {REGOUT}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Path Delay                    0.350
+ CPPR Adjustment               0.000
= Required Time                 0.350
- Arrival Time                  0.334
= Slack Time                    0.016
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.032
     + Source Insertion Delay            -0.161
     = Beginpoint Arrival Time           -0.129
     +---------------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc      |       Cell       |  Slew | Delay | Arrival | Required | 
     |                                        |              |                  |       |       |  Time   |   Time   | 
     |----------------------------------------+--------------+------------------+-------+-------+---------+----------| 
     |                                        | clk_in ^     |                  | 0.063 |       |  -0.129 |   -0.113 | 
     | sb_wide/CTS_ccl_a_buf_00013            |              | CKBD16BWP40      | 0.064 | 0.002 |  -0.128 |   -0.112 | 
     | sb_wide/CTS_ccl_a_buf_00013            | I ^ -> Z ^   | CKBD16BWP40      | 0.064 | 0.066 |  -0.062 |   -0.046 | 
     | sb_wide/clk_gate_out_1_1_id1_reg/latch |              | CKLNQD3BWP40     | 0.066 | 0.005 |  -0.057 |   -0.041 | 
     | sb_wide/clk_gate_out_1_1_id1_reg/latch | CP ^ -> Q ^  | CKLNQD3BWP40     | 0.074 | 0.084 |   0.027 |    0.042 | 
     | sb_wide/out_1_1_id1_reg_2_             |              | DFQD2BWP40       | 0.074 | 0.000 |   0.027 |    0.043 | 
     | sb_wide/out_1_1_id1_reg_2_             | CP ^ -> Q v  | DFQD2BWP40       | 0.026 | 0.162 |   0.189 |    0.205 | 
     | sb_wide/U866                           |              | AO22D4BWP40      | 0.026 | 0.000 |   0.190 |    0.205 | 
     | sb_wide/U866                           | A2 v -> Z v  | AO22D4BWP40      | 0.110 | 0.130 |   0.319 |    0.335 | 
     | sb_wide                                | out_1_1[2] v | sb_unq1          |       |       |   0.334 |    0.350 | 
     |                                        |              | pe_tile_new_unq1 | 0.114 | 0.015 |   0.334 |    0.350 | 
     +---------------------------------------------------------------------------------------------------------------+ 
Path 28: MET Late External Delay Assertion 
Endpoint:   out_BUS16_S0_T1[4]           (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_0_1_id1_reg_4_/Q (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {REGOUT}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Path Delay                    0.350
+ CPPR Adjustment               0.000
= Required Time                 0.350
- Arrival Time                  0.334
= Slack Time                    0.016
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.032
     + Source Insertion Delay            -0.161
     = Beginpoint Arrival Time           -0.129
     +---------------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc      |       Cell       |  Slew | Delay | Arrival | Required | 
     |                                        |              |                  |       |       |  Time   |   Time   | 
     |----------------------------------------+--------------+------------------+-------+-------+---------+----------| 
     |                                        | clk_in ^     |                  | 0.063 |       |  -0.129 |   -0.113 | 
     | sb_wide/CTS_ccl_a_buf_00013            |              | CKBD16BWP40      | 0.064 | 0.002 |  -0.128 |   -0.112 | 
     | sb_wide/CTS_ccl_a_buf_00013            | I ^ -> Z ^   | CKBD16BWP40      | 0.064 | 0.066 |  -0.062 |   -0.046 | 
     | sb_wide/clk_gate_out_0_1_id1_reg/latch |              | CKLNQD3BWP40     | 0.067 | 0.009 |  -0.053 |   -0.037 | 
     | sb_wide/clk_gate_out_0_1_id1_reg/latch | CP ^ -> Q ^  | CKLNQD3BWP40     | 0.077 | 0.086 |   0.033 |    0.049 | 
     | sb_wide/out_0_1_id1_reg_4_             |              | DFQD0BWP40       | 0.077 | 0.000 |   0.033 |    0.049 | 
     | sb_wide/out_0_1_id1_reg_4_             | CP ^ -> Q v  | DFQD0BWP40       | 0.039 | 0.170 |   0.203 |    0.219 | 
     | sb_wide/U285                           |              | AO22D4BWP40      | 0.039 | 0.000 |   0.203 |    0.219 | 
     | sb_wide/U285                           | A2 v -> Z v  | AO22D4BWP40      | 0.094 | 0.123 |   0.326 |    0.342 | 
     | sb_wide                                | out_0_1[4] v | sb_unq1          |       |       |   0.334 |    0.350 | 
     |                                        |              | pe_tile_new_unq1 | 0.095 | 0.008 |   0.334 |    0.350 | 
     +---------------------------------------------------------------------------------------------------------------+ 
Path 29: MET Late External Delay Assertion 
Endpoint:   out_BUS16_S2_T4[4]           (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_2_4_id1_reg_4_/Q (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {REGOUT}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Path Delay                    0.350
+ CPPR Adjustment               0.000
= Required Time                 0.350
- Arrival Time                  0.334
= Slack Time                    0.016
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.032
     + Source Insertion Delay            -0.161
     = Beginpoint Arrival Time           -0.129
     +---------------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc      |       Cell       |  Slew | Delay | Arrival | Required | 
     |                                        |              |                  |       |       |  Time   |   Time   | 
     |----------------------------------------+--------------+------------------+-------+-------+---------+----------| 
     |                                        | clk_in ^     |                  | 0.063 |       |  -0.129 |   -0.113 | 
     | sb_wide/CTS_ccl_a_buf_00013            |              | CKBD16BWP40      | 0.064 | 0.002 |  -0.128 |   -0.112 | 
     | sb_wide/CTS_ccl_a_buf_00013            | I ^ -> Z ^   | CKBD16BWP40      | 0.064 | 0.066 |  -0.062 |   -0.046 | 
     | sb_wide/clk_gate_out_2_4_id1_reg/latch |              | CKLNQD3BWP40     | 0.067 | 0.008 |  -0.054 |   -0.038 | 
     | sb_wide/clk_gate_out_2_4_id1_reg/latch | CP ^ -> Q ^  | CKLNQD3BWP40     | 0.080 | 0.087 |   0.033 |    0.049 | 
     | sb_wide/out_2_4_id1_reg_4_             |              | DFQD2BWP40       | 0.080 | 0.000 |   0.033 |    0.049 | 
     | sb_wide/out_2_4_id1_reg_4_             | CP ^ -> Q v  | DFQD2BWP40       | 0.020 | 0.158 |   0.191 |    0.207 | 
     | sb_wide/U1339                          |              | AO22D4BWP40      | 0.020 | 0.000 |   0.191 |    0.207 | 
     | sb_wide/U1339                          | A2 v -> Z v  | AO22D4BWP40      | 0.114 | 0.121 |   0.312 |    0.329 | 
     | sb_wide                                | out_2_4[4] v | sb_unq1          |       |       |   0.334 |    0.350 | 
     |                                        |              | pe_tile_new_unq1 | 0.123 | 0.021 |   0.334 |    0.350 | 
     +---------------------------------------------------------------------------------------------------------------+ 
Path 30: MET Late External Delay Assertion 
Endpoint:   out_BUS16_S2_T4[15]           (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_2_4_id1_reg_15_/Q (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {REGOUT}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Path Delay                    0.350
+ CPPR Adjustment               0.000
= Required Time                 0.350
- Arrival Time                  0.334
= Slack Time                    0.016
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.032
     + Source Insertion Delay            -0.161
     = Beginpoint Arrival Time           -0.129
     +----------------------------------------------------------------------------------------------------------------+ 
     |                Instance                |      Arc      |       Cell       |  Slew | Delay | Arrival | Required | 
     |                                        |               |                  |       |       |  Time   |   Time   | 
     |----------------------------------------+---------------+------------------+-------+-------+---------+----------| 
     |                                        | clk_in ^      |                  | 0.063 |       |  -0.129 |   -0.113 | 
     | sb_wide/CTS_ccl_a_buf_00013            |               | CKBD16BWP40      | 0.064 | 0.002 |  -0.128 |   -0.111 | 
     | sb_wide/CTS_ccl_a_buf_00013            | I ^ -> Z ^    | CKBD16BWP40      | 0.064 | 0.066 |  -0.062 |   -0.045 | 
     | sb_wide/clk_gate_out_2_4_id1_reg/latch |               | CKLNQD3BWP40     | 0.067 | 0.008 |  -0.054 |   -0.038 | 
     | sb_wide/clk_gate_out_2_4_id1_reg/latch | CP ^ -> Q ^   | CKLNQD3BWP40     | 0.080 | 0.087 |   0.033 |    0.049 | 
     | sb_wide/out_2_4_id1_reg_15_            |               | DFQD2BWP40       | 0.080 | 0.000 |   0.033 |    0.050 | 
     | sb_wide/out_2_4_id1_reg_15_            | CP ^ -> Q v   | DFQD2BWP40       | 0.021 | 0.159 |   0.192 |    0.208 | 
     | sb_wide/U1426                          |               | AO22D4BWP40      | 0.021 | 0.000 |   0.192 |    0.208 | 
     | sb_wide/U1426                          | A2 v -> Z v   | AO22D4BWP40      | 0.116 | 0.119 |   0.311 |    0.327 | 
     | sb_wide                                | out_2_4[15] v | sb_unq1          |       |       |   0.334 |    0.350 | 
     |                                        |               | pe_tile_new_unq1 | 0.125 | 0.023 |   0.334 |    0.350 | 
     +----------------------------------------------------------------------------------------------------------------+ 
Path 31: MET Late External Delay Assertion 
Endpoint:   out_BUS16_S2_T4[0]           (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_2_4_id1_reg_0_/Q (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {REGOUT}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Path Delay                    0.350
+ CPPR Adjustment               0.000
= Required Time                 0.350
- Arrival Time                  0.334
= Slack Time                    0.016
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.032
     + Source Insertion Delay            -0.161
     = Beginpoint Arrival Time           -0.129
     +---------------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc      |       Cell       |  Slew | Delay | Arrival | Required | 
     |                                        |              |                  |       |       |  Time   |   Time   | 
     |----------------------------------------+--------------+------------------+-------+-------+---------+----------| 
     |                                        | clk_in ^     |                  | 0.063 |       |  -0.129 |   -0.113 | 
     | sb_wide/CTS_ccl_a_buf_00013            |              | CKBD16BWP40      | 0.064 | 0.002 |  -0.128 |   -0.111 | 
     | sb_wide/CTS_ccl_a_buf_00013            | I ^ -> Z ^   | CKBD16BWP40      | 0.064 | 0.066 |  -0.062 |   -0.045 | 
     | sb_wide/clk_gate_out_2_4_id1_reg/latch |              | CKLNQD3BWP40     | 0.067 | 0.008 |  -0.054 |   -0.038 | 
     | sb_wide/clk_gate_out_2_4_id1_reg/latch | CP ^ -> Q ^  | CKLNQD3BWP40     | 0.080 | 0.087 |   0.033 |    0.049 | 
     | sb_wide/out_2_4_id1_reg_0_             |              | DFQD2BWP40       | 0.080 | 0.001 |   0.034 |    0.050 | 
     | sb_wide/out_2_4_id1_reg_0_             | CP ^ -> Q v  | DFQD2BWP40       | 0.019 | 0.158 |   0.191 |    0.208 | 
     | sb_wide/U1315                          |              | AO22D4BWP40      | 0.019 | 0.000 |   0.191 |    0.208 | 
     | sb_wide/U1315                          | A2 v -> Z v  | AO22D4BWP40      | 0.117 | 0.118 |   0.309 |    0.326 | 
     | sb_wide                                | out_2_4[0] v | sb_unq1          |       |       |   0.334 |    0.350 | 
     |                                        |              | pe_tile_new_unq1 | 0.126 | 0.024 |   0.334 |    0.350 | 
     +---------------------------------------------------------------------------------------------------------------+ 
Path 32: MET Late External Delay Assertion 
Endpoint:   out_BUS16_S0_T1[12]           (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_0_1_id1_reg_12_/Q (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {REGOUT}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Path Delay                    0.350
+ CPPR Adjustment               0.000
= Required Time                 0.350
- Arrival Time                  0.333
= Slack Time                    0.017
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.032
     + Source Insertion Delay            -0.161
     = Beginpoint Arrival Time           -0.129
     +----------------------------------------------------------------------------------------------------------------+ 
     |                Instance                |      Arc      |       Cell       |  Slew | Delay | Arrival | Required | 
     |                                        |               |                  |       |       |  Time   |   Time   | 
     |----------------------------------------+---------------+------------------+-------+-------+---------+----------| 
     |                                        | clk_in ^      |                  | 0.063 |       |  -0.129 |   -0.113 | 
     | sb_wide/CTS_ccl_a_buf_00013            |               | CKBD16BWP40      | 0.064 | 0.002 |  -0.128 |   -0.111 | 
     | sb_wide/CTS_ccl_a_buf_00013            | I ^ -> Z ^    | CKBD16BWP40      | 0.064 | 0.066 |  -0.062 |   -0.045 | 
     | sb_wide/clk_gate_out_0_1_id1_reg/latch |               | CKLNQD3BWP40     | 0.067 | 0.009 |  -0.053 |   -0.036 | 
     | sb_wide/clk_gate_out_0_1_id1_reg/latch | CP ^ -> Q ^   | CKLNQD3BWP40     | 0.077 | 0.086 |   0.033 |    0.049 | 
     | sb_wide/out_0_1_id1_reg_12_            |               | DFQD0BWP40       | 0.077 | 0.000 |   0.033 |    0.050 | 
     | sb_wide/out_0_1_id1_reg_12_            | CP ^ -> Q v   | DFQD0BWP40       | 0.038 | 0.169 |   0.203 |    0.219 | 
     | sb_wide/U267                           |               | AO22D4BWP40      | 0.038 | 0.000 |   0.203 |    0.219 | 
     | sb_wide/U267                           | A1 v -> Z v   | AO22D4BWP40      | 0.098 | 0.120 |   0.323 |    0.340 | 
     | sb_wide                                | out_0_1[12] v | sb_unq1          |       |       |   0.333 |    0.350 | 
     |                                        |               | pe_tile_new_unq1 | 0.100 | 0.010 |   0.333 |    0.350 | 
     +----------------------------------------------------------------------------------------------------------------+ 
Path 33: MET Late External Delay Assertion 
Endpoint:   out_BUS16_S0_T1[0]           (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_0_1_id1_reg_0_/Q (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {REGOUT}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Path Delay                    0.350
+ CPPR Adjustment               0.000
= Required Time                 0.350
- Arrival Time                  0.332
= Slack Time                    0.018
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.032
     + Source Insertion Delay            -0.161
     = Beginpoint Arrival Time           -0.129
     +---------------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc      |       Cell       |  Slew | Delay | Arrival | Required | 
     |                                        |              |                  |       |       |  Time   |   Time   | 
     |----------------------------------------+--------------+------------------+-------+-------+---------+----------| 
     |                                        | clk_in ^     |                  | 0.063 |       |  -0.129 |   -0.112 | 
     | sb_wide/CTS_ccl_a_buf_00013            |              | CKBD16BWP40      | 0.064 | 0.002 |  -0.128 |   -0.110 | 
     | sb_wide/CTS_ccl_a_buf_00013            | I ^ -> Z ^   | CKBD16BWP40      | 0.064 | 0.066 |  -0.062 |   -0.044 | 
     | sb_wide/clk_gate_out_0_1_id1_reg/latch |              | CKLNQD3BWP40     | 0.067 | 0.009 |  -0.053 |   -0.035 | 
     | sb_wide/clk_gate_out_0_1_id1_reg/latch | CP ^ -> Q ^  | CKLNQD3BWP40     | 0.077 | 0.086 |   0.033 |    0.050 | 
     | sb_wide/out_0_1_id1_reg_0_             |              | DFQD0BWP40       | 0.077 | 0.000 |   0.033 |    0.051 | 
     | sb_wide/out_0_1_id1_reg_0_             | CP ^ -> Q v  | DFQD0BWP40       | 0.042 | 0.172 |   0.205 |    0.222 | 
     | sb_wide/U608                           |              | AO22D4BWP40      | 0.042 | 0.000 |   0.205 |    0.223 | 
     | sb_wide/U608                           | A1 v -> Z v  | AO22D4BWP40      | 0.095 | 0.119 |   0.324 |    0.342 | 
     | sb_wide                                | out_0_1[0] v | sb_unq1          |       |       |   0.332 |    0.350 | 
     |                                        |              | pe_tile_new_unq1 | 0.096 | 0.008 |   0.332 |    0.350 | 
     +---------------------------------------------------------------------------------------------------------------+ 
Path 34: MET Late External Delay Assertion 
Endpoint:   out_BUS16_S0_T0[12]           (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_0_0_id1_reg_12_/Q (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {REGOUT}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Path Delay                    0.350
+ CPPR Adjustment               0.000
= Required Time                 0.350
- Arrival Time                  0.332
= Slack Time                    0.018
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.032
     + Source Insertion Delay            -0.161
     = Beginpoint Arrival Time           -0.129
     +----------------------------------------------------------------------------------------------------------------+ 
     |                Instance                |      Arc      |       Cell       |  Slew | Delay | Arrival | Required | 
     |                                        |               |                  |       |       |  Time   |   Time   | 
     |----------------------------------------+---------------+------------------+-------+-------+---------+----------| 
     |                                        | clk_in ^      |                  | 0.063 |       |  -0.129 |   -0.112 | 
     | sb_wide/CTS_ccl_a_buf_00013            |               | CKBD16BWP40      | 0.064 | 0.002 |  -0.128 |   -0.110 | 
     | sb_wide/CTS_ccl_a_buf_00013            | I ^ -> Z ^    | CKBD16BWP40      | 0.064 | 0.066 |  -0.062 |   -0.044 | 
     | sb_wide/clk_gate_out_0_0_id1_reg/latch |               | CKLNQD3BWP40     | 0.067 | 0.009 |  -0.053 |   -0.035 | 
     | sb_wide/clk_gate_out_0_0_id1_reg/latch | CP ^ -> Q ^   | CKLNQD3BWP40     | 0.074 | 0.084 |   0.031 |    0.049 | 
     | sb_wide/out_0_0_id1_reg_12_            |               | DFQD2BWP40       | 0.074 | 0.001 |   0.032 |    0.049 | 
     | sb_wide/out_0_0_id1_reg_12_            | CP ^ -> Q v   | DFQD2BWP40       | 0.029 | 0.164 |   0.196 |    0.213 | 
     | sb_wide/U216                           |               | AO22D4BWP40      | 0.029 | 0.000 |   0.196 |    0.214 | 
     | sb_wide/U216                           | A2 v -> Z v   | AO22D4BWP40      | 0.098 | 0.127 |   0.323 |    0.341 | 
     | sb_wide                                | out_0_0[12] v | sb_unq1          |       |       |   0.332 |    0.350 | 
     |                                        |               | pe_tile_new_unq1 | 0.100 | 0.009 |   0.332 |    0.350 | 
     +----------------------------------------------------------------------------------------------------------------+ 
Path 35: MET Late External Delay Assertion 
Endpoint:   out_BUS16_S3_T2[5]           (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_3_2_id1_reg_5_/Q (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {REGOUT}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Path Delay                    0.350
+ CPPR Adjustment               0.000
= Required Time                 0.350
- Arrival Time                  0.332
= Slack Time                    0.018
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.032
     + Source Insertion Delay            -0.161
     = Beginpoint Arrival Time           -0.129
     +---------------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc      |       Cell       |  Slew | Delay | Arrival | Required | 
     |                                        |              |                  |       |       |  Time   |   Time   | 
     |----------------------------------------+--------------+------------------+-------+-------+---------+----------| 
     |                                        | clk_in ^     |                  | 0.063 |       |  -0.129 |   -0.112 | 
     | sb_wide/CTS_ccl_a_buf_00013            |              | CKBD16BWP40      | 0.064 | 0.002 |  -0.128 |   -0.110 | 
     | sb_wide/CTS_ccl_a_buf_00013            | I ^ -> Z ^   | CKBD16BWP40      | 0.064 | 0.066 |  -0.062 |   -0.044 | 
     | sb_wide/clk_gate_out_3_2_id1_reg/latch |              | CKLNQD3BWP40     | 0.067 | 0.012 |  -0.050 |   -0.033 | 
     | sb_wide/clk_gate_out_3_2_id1_reg/latch | CP ^ -> Q ^  | CKLNQD3BWP40     | 0.073 | 0.083 |   0.033 |    0.051 | 
     | sb_wide/out_3_2_id1_reg_5_             |              | DFQD0BWP40       | 0.073 | 0.001 |   0.034 |    0.051 | 
     | sb_wide/out_3_2_id1_reg_5_             | CP ^ -> Q v  | DFQD0BWP40       | 0.046 | 0.173 |   0.207 |    0.224 | 
     | sb_wide/U505                           |              | AO22D4BWP40      | 0.046 | 0.000 |   0.207 |    0.224 | 
     | sb_wide/U505                           | A2 v -> Z v  | AO22D4BWP40      | 0.081 | 0.124 |   0.330 |    0.348 | 
     | sb_wide                                | out_3_2[5] v | sb_unq1          |       |       |   0.332 |    0.350 | 
     |                                        |              | pe_tile_new_unq1 | 0.081 | 0.002 |   0.332 |    0.350 | 
     +---------------------------------------------------------------------------------------------------------------+ 
Path 36: MET Late External Delay Assertion 
Endpoint:   out_BUS16_S3_T0[8]           (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_3_0_id1_reg_8_/Q (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {REGOUT}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Path Delay                    0.350
+ CPPR Adjustment               0.000
= Required Time                 0.350
- Arrival Time                  0.332
= Slack Time                    0.018
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.032
     + Source Insertion Delay            -0.161
     = Beginpoint Arrival Time           -0.129
     +---------------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc      |       Cell       |  Slew | Delay | Arrival | Required | 
     |                                        |              |                  |       |       |  Time   |   Time   | 
     |----------------------------------------+--------------+------------------+-------+-------+---------+----------| 
     |                                        | clk_in ^     |                  | 0.063 |       |  -0.129 |   -0.111 | 
     | sb_wide/CTS_ccl_a_buf_00013            |              | CKBD16BWP40      | 0.064 | 0.002 |  -0.128 |   -0.110 | 
     | sb_wide/CTS_ccl_a_buf_00013            | I ^ -> Z ^   | CKBD16BWP40      | 0.064 | 0.066 |  -0.062 |   -0.044 | 
     | sb_wide/clk_gate_out_3_0_id1_reg/latch |              | CKLNQD3BWP40     | 0.066 | 0.003 |  -0.059 |   -0.041 | 
     | sb_wide/clk_gate_out_3_0_id1_reg/latch | CP ^ -> Q ^  | CKLNQD3BWP40     | 0.076 | 0.084 |   0.026 |    0.043 | 
     | sb_wide/out_3_0_id1_reg_8_             |              | DFQD2BWP40       | 0.076 | 0.001 |   0.026 |    0.044 | 
     | sb_wide/out_3_0_id1_reg_8_             | CP ^ -> Q v  | DFQD2BWP40       | 0.042 | 0.181 |   0.207 |    0.225 | 
     | sb_wide/U582                           |              | AO22D4BWP40      | 0.042 | 0.000 |   0.208 |    0.225 | 
     | sb_wide/U582                           | A2 v -> Z v  | AO22D4BWP40      | 0.081 | 0.122 |   0.330 |    0.348 | 
     | sb_wide                                | out_3_0[8] v | sb_unq1          |       |       |   0.332 |    0.350 | 
     |                                        |              | pe_tile_new_unq1 | 0.081 | 0.002 |   0.332 |    0.350 | 
     +---------------------------------------------------------------------------------------------------------------+ 
Path 37: MET Late External Delay Assertion 
Endpoint:   out_BUS16_S2_T4[1]           (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_2_4_id1_reg_1_/Q (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {REGOUT}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Path Delay                    0.350
+ CPPR Adjustment               0.000
= Required Time                 0.350
- Arrival Time                  0.332
= Slack Time                    0.018
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.032
     + Source Insertion Delay            -0.161
     = Beginpoint Arrival Time           -0.129
     +---------------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc      |       Cell       |  Slew | Delay | Arrival | Required | 
     |                                        |              |                  |       |       |  Time   |   Time   | 
     |----------------------------------------+--------------+------------------+-------+-------+---------+----------| 
     |                                        | clk_in ^     |                  | 0.063 |       |  -0.129 |   -0.111 | 
     | sb_wide/CTS_ccl_a_buf_00013            |              | CKBD16BWP40      | 0.064 | 0.002 |  -0.128 |   -0.110 | 
     | sb_wide/CTS_ccl_a_buf_00013            | I ^ -> Z ^   | CKBD16BWP40      | 0.064 | 0.066 |  -0.062 |   -0.044 | 
     | sb_wide/clk_gate_out_2_4_id1_reg/latch |              | CKLNQD3BWP40     | 0.067 | 0.008 |  -0.054 |   -0.036 | 
     | sb_wide/clk_gate_out_2_4_id1_reg/latch | CP ^ -> Q ^  | CKLNQD3BWP40     | 0.080 | 0.087 |   0.033 |    0.051 | 
     | sb_wide/out_2_4_id1_reg_1_             |              | DFQD2BWP40       | 0.080 | 0.001 |   0.034 |    0.052 | 
     | sb_wide/out_2_4_id1_reg_1_             | CP ^ -> Q v  | DFQD2BWP40       | 0.019 | 0.157 |   0.191 |    0.209 | 
     | sb_wide/U1321                          |              | AO22D4BWP40      | 0.019 | 0.000 |   0.191 |    0.209 | 
     | sb_wide/U1321                          | A2 v -> Z v  | AO22D4BWP40      | 0.116 | 0.118 |   0.309 |    0.327 | 
     | sb_wide                                | out_2_4[1] v | sb_unq1          |       |       |   0.332 |    0.350 | 
     |                                        |              | pe_tile_new_unq1 | 0.125 | 0.023 |   0.332 |    0.350 | 
     +---------------------------------------------------------------------------------------------------------------+ 
Path 38: MET Late External Delay Assertion 
Endpoint:   out_BUS16_S1_T4[14]           (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_1_4_id1_reg_14_/Q (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {REGOUT}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Path Delay                    0.350
+ CPPR Adjustment               0.000
= Required Time                 0.350
- Arrival Time                  0.332
= Slack Time                    0.018
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.032
     + Source Insertion Delay            -0.161
     = Beginpoint Arrival Time           -0.129
     +----------------------------------------------------------------------------------------------------------------+ 
     |                Instance                |      Arc      |       Cell       |  Slew | Delay | Arrival | Required | 
     |                                        |               |                  |       |       |  Time   |   Time   | 
     |----------------------------------------+---------------+------------------+-------+-------+---------+----------| 
     |                                        | clk_in ^      |                  | 0.063 |       |  -0.129 |   -0.111 | 
     | sb_wide/CTS_ccl_a_buf_00013            |               | CKBD16BWP40      | 0.064 | 0.002 |  -0.128 |   -0.110 | 
     | sb_wide/CTS_ccl_a_buf_00013            | I ^ -> Z ^    | CKBD16BWP40      | 0.064 | 0.066 |  -0.062 |   -0.044 | 
     | sb_wide/clk_gate_out_1_4_id1_reg/latch |               | CKLNQD3BWP40     | 0.067 | 0.012 |  -0.050 |   -0.032 | 
     | sb_wide/clk_gate_out_1_4_id1_reg/latch | CP ^ -> Q ^   | CKLNQD3BWP40     | 0.078 | 0.086 |   0.036 |    0.054 | 
     | sb_wide/out_1_4_id1_reg_14_            |               | DFQD2BWP40       | 0.078 | 0.000 |   0.036 |    0.054 | 
     | sb_wide/out_1_4_id1_reg_14_            | CP ^ -> Q v   | DFQD2BWP40       | 0.020 | 0.157 |   0.194 |    0.212 | 
     | sb_wide/U1422                          |               | AO22D4BWP40      | 0.020 | 0.000 |   0.194 |    0.212 | 
     | sb_wide/U1422                          | A1 v -> Z v   | AO22D4BWP40      | 0.119 | 0.121 |   0.315 |    0.333 | 
     | sb_wide                                | out_1_4[14] v | sb_unq1          |       |       |   0.332 |    0.350 | 
     |                                        |               | pe_tile_new_unq1 | 0.124 | 0.017 |   0.332 |    0.350 | 
     +----------------------------------------------------------------------------------------------------------------+ 
Path 39: MET Late External Delay Assertion 
Endpoint:   out_BUS16_S1_T4[7]           (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_1_4_id1_reg_7_/Q (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {REGOUT}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Path Delay                    0.350
+ CPPR Adjustment               0.000
= Required Time                 0.350
- Arrival Time                  0.332
= Slack Time                    0.018
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.032
     + Source Insertion Delay            -0.161
     = Beginpoint Arrival Time           -0.129
     +---------------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc      |       Cell       |  Slew | Delay | Arrival | Required | 
     |                                        |              |                  |       |       |  Time   |   Time   | 
     |----------------------------------------+--------------+------------------+-------+-------+---------+----------| 
     |                                        | clk_in ^     |                  | 0.063 |       |  -0.129 |   -0.111 | 
     | sb_wide/CTS_ccl_a_buf_00013            |              | CKBD16BWP40      | 0.064 | 0.002 |  -0.128 |   -0.109 | 
     | sb_wide/CTS_ccl_a_buf_00013            | I ^ -> Z ^   | CKBD16BWP40      | 0.064 | 0.066 |  -0.062 |   -0.043 | 
     | sb_wide/clk_gate_out_1_4_id1_reg/latch |              | CKLNQD3BWP40     | 0.067 | 0.012 |  -0.050 |   -0.031 | 
     | sb_wide/clk_gate_out_1_4_id1_reg/latch | CP ^ -> Q ^  | CKLNQD3BWP40     | 0.078 | 0.086 |   0.036 |    0.054 | 
     | sb_wide/out_1_4_id1_reg_7_             |              | DFQD2BWP40       | 0.078 | 0.000 |   0.036 |    0.055 | 
     | sb_wide/out_1_4_id1_reg_7_             | CP ^ -> Q v  | DFQD2BWP40       | 0.023 | 0.160 |   0.196 |    0.214 | 
     | sb_wide/U1266                          |              | AO22D4BWP40      | 0.023 | 0.000 |   0.196 |    0.215 | 
     | sb_wide/U1266                          | A2 v -> Z v  | AO22D4BWP40      | 0.107 | 0.120 |   0.316 |    0.334 | 
     | sb_wide                                | out_1_4[7] v | sb_unq1          |       |       |   0.332 |    0.350 | 
     |                                        |              | pe_tile_new_unq1 | 0.112 | 0.016 |   0.332 |    0.350 | 
     +---------------------------------------------------------------------------------------------------------------+ 
Path 40: MET Late External Delay Assertion 
Endpoint:   out_BUS16_S2_T4[13]           (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_2_4_id1_reg_13_/Q (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {REGOUT}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Path Delay                    0.350
+ CPPR Adjustment               0.000
= Required Time                 0.350
- Arrival Time                  0.331
= Slack Time                    0.019
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.032
     + Source Insertion Delay            -0.161
     = Beginpoint Arrival Time           -0.129
     +----------------------------------------------------------------------------------------------------------------+ 
     |                Instance                |      Arc      |       Cell       |  Slew | Delay | Arrival | Required | 
     |                                        |               |                  |       |       |  Time   |   Time   | 
     |----------------------------------------+---------------+------------------+-------+-------+---------+----------| 
     |                                        | clk_in ^      |                  | 0.063 |       |  -0.129 |   -0.111 | 
     | sb_wide/CTS_ccl_a_buf_00013            |               | CKBD16BWP40      | 0.064 | 0.002 |  -0.128 |   -0.109 | 
     | sb_wide/CTS_ccl_a_buf_00013            | I ^ -> Z ^    | CKBD16BWP40      | 0.064 | 0.066 |  -0.062 |   -0.043 | 
     | sb_wide/clk_gate_out_2_4_id1_reg/latch |               | CKLNQD3BWP40     | 0.067 | 0.008 |  -0.054 |   -0.035 | 
     | sb_wide/clk_gate_out_2_4_id1_reg/latch | CP ^ -> Q ^   | CKLNQD3BWP40     | 0.080 | 0.087 |   0.033 |    0.052 | 
     | sb_wide/out_2_4_id1_reg_13_            |               | DFQD2BWP40       | 0.080 | 0.001 |   0.034 |    0.052 | 
     | sb_wide/out_2_4_id1_reg_13_            | CP ^ -> Q v   | DFQD2BWP40       | 0.019 | 0.157 |   0.191 |    0.209 | 
     | sb_wide/U1413                          |               | AO22D4BWP40      | 0.019 | 0.000 |   0.191 |    0.209 | 
     | sb_wide/U1413                          | A2 v -> Z v   | AO22D4BWP40      | 0.116 | 0.121 |   0.312 |    0.330 | 
     | sb_wide                                | out_2_4[13] v | sb_unq1          |       |       |   0.331 |    0.350 | 
     |                                        |               | pe_tile_new_unq1 | 0.123 | 0.020 |   0.331 |    0.350 | 
     +----------------------------------------------------------------------------------------------------------------+ 
Path 41: MET Late External Delay Assertion 
Endpoint:   out_BUS16_S2_T3[0]           (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_2_3_id1_reg_0_/Q (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {REGOUT}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Path Delay                    0.350
+ CPPR Adjustment               0.000
= Required Time                 0.350
- Arrival Time                  0.331
= Slack Time                    0.019
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.032
     + Source Insertion Delay            -0.161
     = Beginpoint Arrival Time           -0.129
     +---------------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc      |       Cell       |  Slew | Delay | Arrival | Required | 
     |                                        |              |                  |       |       |  Time   |   Time   | 
     |----------------------------------------+--------------+------------------+-------+-------+---------+----------| 
     |                                        | clk_in ^     |                  | 0.063 |       |  -0.129 |   -0.110 | 
     | CTS_ccl_a_buf_00011                    |              | CKBD20BWP40      | 0.064 | 0.002 |  -0.128 |   -0.109 | 
     | CTS_ccl_a_buf_00011                    | I ^ -> Z ^   | CKBD20BWP40      | 0.048 | 0.061 |  -0.067 |   -0.048 | 
     | sb_wide/clk_gate_out_2_3_id1_reg/latch |              | CKLNQD3BWP40     | 0.049 | 0.005 |  -0.062 |   -0.043 | 
     | sb_wide/clk_gate_out_2_3_id1_reg/latch | CP ^ -> Q ^  | CKLNQD3BWP40     | 0.073 | 0.079 |   0.016 |    0.035 | 
     | sb_wide/out_2_3_id1_reg_0_             |              | DFQD2BWP40       | 0.073 | 0.000 |   0.017 |    0.036 | 
     | sb_wide/out_2_3_id1_reg_0_             | CP ^ -> Q v  | DFQD2BWP40       | 0.031 | 0.165 |   0.182 |    0.201 | 
     | sb_wide/U1318                          |              | AO22D4BWP40      | 0.031 | 0.000 |   0.182 |    0.201 | 
     | sb_wide/U1318                          | A2 v -> Z v  | AO22D4BWP40      | 0.111 | 0.132 |   0.314 |    0.333 | 
     | sb_wide                                | out_2_3[0] v | sb_unq1          |       |       |   0.331 |    0.350 | 
     |                                        |              | pe_tile_new_unq1 | 0.116 | 0.017 |   0.331 |    0.350 | 
     +---------------------------------------------------------------------------------------------------------------+ 
Path 42: MET Late External Delay Assertion 
Endpoint:   out_BUS16_S2_T1[2]           (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_2_1_id1_reg_2_/Q (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {REGOUT}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Path Delay                    0.350
+ CPPR Adjustment               0.000
= Required Time                 0.350
- Arrival Time                  0.331
= Slack Time                    0.019
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.032
     + Source Insertion Delay            -0.161
     = Beginpoint Arrival Time           -0.129
     +---------------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc      |       Cell       |  Slew | Delay | Arrival | Required | 
     |                                        |              |                  |       |       |  Time   |   Time   | 
     |----------------------------------------+--------------+------------------+-------+-------+---------+----------| 
     |                                        | clk_in ^     |                  | 0.063 |       |  -0.129 |   -0.110 | 
     | sb_wide/CTS_ccl_a_buf_00013            |              | CKBD16BWP40      | 0.064 | 0.002 |  -0.128 |   -0.109 | 
     | sb_wide/CTS_ccl_a_buf_00013            | I ^ -> Z ^   | CKBD16BWP40      | 0.064 | 0.066 |  -0.062 |   -0.043 | 
     | sb_wide/clk_gate_out_2_1_id1_reg/latch |              | CKLNQD3BWP40     | 0.066 | 0.003 |  -0.059 |   -0.040 | 
     | sb_wide/clk_gate_out_2_1_id1_reg/latch | CP ^ -> Q ^  | CKLNQD3BWP40     | 0.076 | 0.085 |   0.026 |    0.045 | 
     | sb_wide/out_2_1_id1_reg_2_             |              | DFQD2BWP40       | 0.076 | 0.001 |   0.026 |    0.045 | 
     | sb_wide/out_2_1_id1_reg_2_             | CP ^ -> Q v  | DFQD2BWP40       | 0.018 | 0.155 |   0.182 |    0.201 | 
     | sb_wide/U875                           |              | AO22D2BWP40      | 0.018 | 0.000 |   0.182 |    0.201 | 
     | sb_wide/U875                           | A2 v -> Z v  | AO22D2BWP40      | 0.042 | 0.088 |   0.270 |    0.288 | 
     | sb_wide                                | out_2_1[2] v | sb_unq1          |       |       |   0.270 |    0.289 | 
     | FE_OCPC19_out_BUS16_S2_T1_2            |              | CKBD10BWP40      | 0.042 | 0.000 |   0.270 |    0.289 | 
     | FE_OCPC19_out_BUS16_S2_T1_2            | I v -> Z v   | CKBD10BWP40      | 0.037 | 0.058 |   0.328 |    0.347 | 
     |                                        |              | pe_tile_new_unq1 | 0.038 | 0.003 |   0.331 |    0.350 | 
     +---------------------------------------------------------------------------------------------------------------+ 
Path 43: MET Late External Delay Assertion 
Endpoint:   out_BUS16_S2_T4[14]           (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_2_4_id1_reg_14_/Q (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {REGOUT}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Path Delay                    0.350
+ CPPR Adjustment               0.000
= Required Time                 0.350
- Arrival Time                  0.331
= Slack Time                    0.019
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.032
     + Source Insertion Delay            -0.161
     = Beginpoint Arrival Time           -0.129
     +----------------------------------------------------------------------------------------------------------------+ 
     |                Instance                |      Arc      |       Cell       |  Slew | Delay | Arrival | Required | 
     |                                        |               |                  |       |       |  Time   |   Time   | 
     |----------------------------------------+---------------+------------------+-------+-------+---------+----------| 
     |                                        | clk_in ^      |                  | 0.063 |       |  -0.129 |   -0.110 | 
     | sb_wide/CTS_ccl_a_buf_00013            |               | CKBD16BWP40      | 0.064 | 0.002 |  -0.128 |   -0.109 | 
     | sb_wide/CTS_ccl_a_buf_00013            | I ^ -> Z ^    | CKBD16BWP40      | 0.064 | 0.066 |  -0.062 |   -0.043 | 
     | sb_wide/clk_gate_out_2_4_id1_reg/latch |               | CKLNQD3BWP40     | 0.067 | 0.008 |  -0.054 |   -0.035 | 
     | sb_wide/clk_gate_out_2_4_id1_reg/latch | CP ^ -> Q ^   | CKLNQD3BWP40     | 0.080 | 0.087 |   0.033 |    0.052 | 
     | sb_wide/out_2_4_id1_reg_14_            |               | DFQD2BWP40       | 0.080 | 0.000 |   0.033 |    0.052 | 
     | sb_wide/out_2_4_id1_reg_14_            | CP ^ -> Q v   | DFQD2BWP40       | 0.018 | 0.157 |   0.190 |    0.209 | 
     | sb_wide/U1305                          |               | AO22D4BWP40      | 0.018 | 0.000 |   0.190 |    0.209 | 
     | sb_wide/U1305                          | A2 v -> Z v   | AO22D4BWP40      | 0.116 | 0.118 |   0.308 |    0.327 | 
     | sb_wide                                | out_2_4[14] v | sb_unq1          |       |       |   0.331 |    0.350 | 
     |                                        |               | pe_tile_new_unq1 | 0.125 | 0.023 |   0.331 |    0.350 | 
     +----------------------------------------------------------------------------------------------------------------+ 
Path 44: MET Late External Delay Assertion 
Endpoint:   out_BUS16_S3_T3[12]           (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_3_3_id1_reg_12_/Q (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {REGOUT}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Path Delay                    0.350
+ CPPR Adjustment               0.000
= Required Time                 0.350
- Arrival Time                  0.331
= Slack Time                    0.019
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.032
     + Source Insertion Delay            -0.161
     = Beginpoint Arrival Time           -0.129
     +----------------------------------------------------------------------------------------------------------------+ 
     |                Instance                |      Arc      |       Cell       |  Slew | Delay | Arrival | Required | 
     |                                        |               |                  |       |       |  Time   |   Time   | 
     |----------------------------------------+---------------+------------------+-------+-------+---------+----------| 
     |                                        | clk_in ^      |                  | 0.063 |       |  -0.129 |   -0.110 | 
     | sb_wide/CTS_ccl_a_buf_00013            |               | CKBD16BWP40      | 0.064 | 0.002 |  -0.128 |   -0.109 | 
     | sb_wide/CTS_ccl_a_buf_00013            | I ^ -> Z ^    | CKBD16BWP40      | 0.064 | 0.066 |  -0.062 |   -0.043 | 
     | sb_wide/clk_gate_out_3_3_id1_reg/latch |               | CKLNQD3BWP40     | 0.067 | 0.012 |  -0.050 |   -0.031 | 
     | sb_wide/clk_gate_out_3_3_id1_reg/latch | CP ^ -> Q ^   | CKLNQD3BWP40     | 0.070 | 0.082 |   0.032 |    0.051 | 
     | sb_wide/out_3_3_id1_reg_12_            |               | DFQD2BWP40       | 0.070 | 0.000 |   0.032 |    0.052 | 
     | sb_wide/out_3_3_id1_reg_12_            | CP ^ -> Q v   | DFQD2BWP40       | 0.038 | 0.175 |   0.207 |    0.226 | 
     | sb_wide/U160                           |               | AO22D4BWP40      | 0.038 | 0.000 |   0.207 |    0.227 | 
     | sb_wide/U160                           | A2 v -> Z v   | AO22D4BWP40      | 0.085 | 0.120 |   0.328 |    0.347 | 
     | sb_wide                                | out_3_3[12] v | sb_unq1          |       |       |   0.331 |    0.350 | 
     |                                        |               | pe_tile_new_unq1 | 0.084 | 0.003 |   0.331 |    0.350 | 
     +----------------------------------------------------------------------------------------------------------------+ 
Path 45: MET Late External Delay Assertion 
Endpoint:   out_BUS1_S1_T0[0]         (^) checked with  leading edge of 'ideal_
clock'
Beginpoint: test_pe/inp_code_reg_4_/Q (^) triggered by  leading edge of 'ideal_
clock'
Path Groups: {REGOUT}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Path Delay                    3.910
+ CPPR Adjustment               0.000
= Required Time                 3.910
- Arrival Time                  3.891
= Slack Time                    0.019
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.032
     + Source Insertion Delay            -0.161
     = Beginpoint Arrival Time           -0.129
     +---------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |       Cell       |  Slew | Delay | Arrival | Required | 
     |                                                    |              |                  |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------------+-------+-------+---------+----------| 
     |                                                    | clk_in ^     |                  | 0.063 |       |  -0.129 |   -0.110 | 
     | CTS_ccl_a_buf_00011                                |              | CKBD20BWP40      | 0.064 | 0.002 |  -0.128 |   -0.108 | 
     | CTS_ccl_a_buf_00011                                | I ^ -> Z ^   | CKBD20BWP40      | 0.048 | 0.061 |  -0.067 |   -0.048 | 
     | test_pe                                            | clk ^        | test_pe_unq1     |       |       |  -0.063 |   -0.043 | 
     | test_pe/clk_gate_op_code_reg/latch                 |              | CKLNQD5BWP40     | 0.049 | 0.004 |  -0.063 |   -0.043 | 
     | test_pe/clk_gate_op_code_reg/latch                 | CP ^ -> Q ^  | CKLNQD5BWP40     | 0.093 | 0.094 |   0.031 |    0.050 | 
     | test_pe/inp_code_reg_4_                            |              | DFCNQD1BWP40     | 0.094 | 0.002 |   0.033 |    0.052 | 
     | test_pe/inp_code_reg_4_                            | CP ^ -> Q ^  | DFCNQD1BWP40     | 0.066 | 0.171 |   0.203 |    0.223 | 
     | test_pe/test_opt_reg_file/U2                       |              | NR2D2BWP40       | 0.066 | 0.000 |   0.203 |    0.223 | 
     | test_pe/test_opt_reg_file/U2                       | A1 ^ -> ZN v | NR2D2BWP40       | 0.024 | 0.026 |   0.230 |    0.249 | 
     | test_pe/test_opt_reg_file/U22                      |              | ND2D3BWP40       | 0.024 | 0.000 |   0.230 |    0.249 | 
     | test_pe/test_opt_reg_file/U22                      | A2 v -> ZN ^ | ND2D3BWP40       | 0.036 | 0.032 |   0.261 |    0.280 | 
     | test_pe/test_opt_reg_file/FE_OFC6_n10              |              | CKBD4BWP40       | 0.036 | 0.000 |   0.262 |    0.281 | 
     | test_pe/test_opt_reg_file/FE_OFC6_n10              | I ^ -> Z ^   | CKBD4BWP40       | 0.067 | 0.060 |   0.322 |    0.341 | 
     | test_pe/test_opt_reg_file/FE_OFC7_n10              |              | CKND3BWP40       | 0.067 | 0.001 |   0.323 |    0.342 | 
     | test_pe/test_opt_reg_file/FE_OFC7_n10              | I ^ -> ZN v  | CKND3BWP40       | 0.050 | 0.051 |   0.374 |    0.393 | 
     | test_pe/test_opt_reg_file/U20                      |              | MUX2D1BWP40      | 0.050 | 0.000 |   0.374 |    0.393 | 
     | test_pe/test_opt_reg_file/U20                      | S v -> Z ^   | MUX2D1BWP40      | 0.247 | 0.211 |   0.585 |    0.604 | 
     | test_pe/test_pe_comp/FE_OFC147_op_b_1              |              | CKBD2BWP40       | 0.247 | 0.002 |   0.587 |    0.606 | 
     | test_pe/test_pe_comp/FE_OFC147_op_b_1              | I ^ -> Z ^   | CKBD2BWP40       | 0.142 | 0.141 |   0.729 |    0.748 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U837   |              | XNR2D0BWP40      | 0.142 | 0.002 |   0.731 |    0.750 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U837   | A1 ^ -> ZN v | XNR2D0BWP40      | 0.038 | 0.108 |   0.839 |    0.858 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U863   |              | OAI22D0BWP40     | 0.038 | 0.000 |   0.839 |    0.858 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U863   | A1 v -> ZN ^ | OAI22D0BWP40     | 0.116 | 0.070 |   0.908 |    0.927 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U871   |              | FA1D0BWP40       | 0.116 | 0.000 |   0.908 |    0.927 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U871   | CI ^ -> S v  | FA1D0BWP40       | 0.049 | 0.154 |   1.062 |    1.081 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U886   |              | FA1D0BWP40       | 0.049 | 0.000 |   1.062 |    1.081 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U886   | CI v -> S v  | FA1D0BWP40       | 0.046 | 0.143 |   1.205 |    1.225 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U867   |              | ND2D0BWP40       | 0.046 | 0.000 |   1.205 |    1.225 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U867   | A1 v -> ZN ^ | ND2D0BWP40       | 0.047 | 0.043 |   1.248 |    1.267 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U891   |              | CKND1BWP40       | 0.047 | 0.000 |   1.248 |    1.267 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U891   | I ^ -> ZN v  | CKND1BWP40       | 0.025 | 0.029 |   1.277 |    1.296 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U892   |              | AOI21D1BWP40     | 0.025 | 0.000 |   1.277 |    1.296 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U892   | B v -> ZN ^  | AOI21D1BWP40     | 0.081 | 0.066 |   1.342 |    1.362 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U894   |              | OAI21D1BWP40     | 0.081 | 0.000 |   1.343 |    1.362 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U894   | A1 ^ -> ZN v | OAI21D1BWP40     | 0.048 | 0.048 |   1.391 |    1.410 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U937   |              | AOI21D1BWP40     | 0.048 | 0.000 |   1.391 |    1.410 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U937   | A1 v -> ZN ^ | AOI21D1BWP40     | 0.072 | 0.056 |   1.446 |    1.465 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U939   |              | OAI21D1BWP40     | 0.072 | 0.000 |   1.446 |    1.465 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U939   | A1 ^ -> ZN v | OAI21D1BWP40     | 0.051 | 0.048 |   1.494 |    1.513 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U988   |              | AOI21D1BWP40     | 0.051 | 0.000 |   1.494 |    1.513 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U988   | A1 v -> ZN ^ | AOI21D1BWP40     | 0.075 | 0.059 |   1.553 |    1.572 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U990   |              | OAI21D1BWP40     | 0.075 | 0.000 |   1.553 |    1.572 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U990   | A1 ^ -> ZN v | OAI21D1BWP40     | 0.057 | 0.053 |   1.605 |    1.624 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1045  |              | AOI21D1BWP40     | 0.057 | 0.000 |   1.605 |    1.624 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1045  | A1 v -> ZN ^ | AOI21D1BWP40     | 0.079 | 0.063 |   1.668 |    1.687 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1073  |              | OAI21D1BWP40     | 0.079 | 0.000 |   1.668 |    1.688 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1073  | A1 ^ -> ZN v | OAI21D1BWP40     | 0.052 | 0.051 |   1.719 |    1.738 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1108  |              | AOI21D3BWP40     | 0.052 | 0.000 |   1.719 |    1.738 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1108  | A1 v -> ZN ^ | AOI21D3BWP40     | 0.052 | 0.045 |   1.764 |    1.783 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/FE_RC_ |              | OAI21D2BWP40     | 0.052 | 0.000 |   1.764 |    1.783 | 
     | 90_0                                               |              |                  |       |       |         |          | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/FE_RC_ | A1 ^ -> ZN v | OAI21D2BWP40     | 0.044 | 0.041 |   1.805 |    1.824 | 
     | 90_0                                               |              |                  |       |       |         |          | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1106  |              | AOI21D1BWP40     | 0.044 | 0.000 |   1.805 |    1.825 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1106  | A2 v -> ZN ^ | AOI21D1BWP40     | 0.103 | 0.078 |   1.883 |    1.902 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1175  |              | OAI21D3BWP40     | 0.103 | 0.000 |   1.883 |    1.902 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1175  | A1 ^ -> ZN v | OAI21D3BWP40     | 0.044 | 0.043 |   1.927 |    1.946 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1207  |              | AOI21D3BWP40     | 0.044 | 0.000 |   1.927 |    1.946 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1207  | A1 v -> ZN ^ | AOI21D3BWP40     | 0.058 | 0.045 |   1.972 |    1.991 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1235  |              | OAI21D2BWP40     | 0.058 | 0.000 |   1.972 |    1.991 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1235  | A1 ^ -> ZN v | OAI21D2BWP40     | 0.045 | 0.040 |   2.012 |    2.031 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1264  |              | AOI21D2BWP40     | 0.045 | 0.000 |   2.012 |    2.031 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1264  | A1 v -> ZN ^ | AOI21D2BWP40     | 0.089 | 0.066 |   2.078 |    2.097 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1289  |              | OAI21D3BWP40     | 0.089 | 0.000 |   2.078 |    2.097 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1289  | A1 ^ -> ZN v | OAI21D3BWP40     | 0.040 | 0.040 |   2.118 |    2.137 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1315  |              | AOI21D3BWP40     | 0.040 | 0.000 |   2.118 |    2.137 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1315  | A1 v -> ZN ^ | AOI21D3BWP40     | 0.058 | 0.045 |   2.163 |    2.182 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1337  |              | OAI21D3BWP40     | 0.058 | 0.000 |   2.163 |    2.182 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1337  | A1 ^ -> ZN v | OAI21D3BWP40     | 0.046 | 0.037 |   2.201 |    2.220 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1360  |              | AOI21D3BWP40     | 0.046 | 0.000 |   2.201 |    2.220 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1360  | A1 v -> ZN ^ | AOI21D3BWP40     | 0.061 | 0.048 |   2.248 |    2.267 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1379  |              | OAI21D3BWP40     | 0.061 | 0.000 |   2.248 |    2.268 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1379  | A1 ^ -> ZN v | OAI21D3BWP40     | 0.039 | 0.032 |   2.281 |    2.300 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1399  |              | AOI21D1BWP40     | 0.039 | 0.000 |   2.281 |    2.300 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1399  | A1 v -> ZN ^ | AOI21D1BWP40     | 0.084 | 0.060 |   2.341 |    2.360 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1415  |              | OAI21D1BWP40     | 0.084 | 0.000 |   2.341 |    2.360 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1415  | A1 ^ -> ZN v | OAI21D1BWP40     | 0.053 | 0.052 |   2.393 |    2.412 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1432  |              | AOI21D1BWP40     | 0.053 | 0.000 |   2.393 |    2.412 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1432  | A1 v -> ZN ^ | AOI21D1BWP40     | 0.097 | 0.071 |   2.464 |    2.484 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1445  |              | OAI21D1BWP40     | 0.097 | 0.000 |   2.465 |    2.484 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1445  | A1 ^ -> ZN v | OAI21D1BWP40     | 0.055 | 0.056 |   2.520 |    2.539 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1457  |              | XNR2D1BWP40      | 0.055 | 0.000 |   2.520 |    2.539 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1457  | A1 v -> ZN v | XNR2D1BWP40      | 0.044 | 0.084 |   2.605 |    2.624 | 
     | test_pe/test_pe_comp/U363                          |              | AOI22D1BWP40     | 0.044 | 0.000 |   2.605 |    2.624 | 
     | test_pe/test_pe_comp/U363                          | A2 v -> ZN ^ | AOI22D1BWP40     | 0.085 | 0.060 |   2.665 |    2.684 | 
     | test_pe/test_pe_comp/FE_RC_73_0                    |              | ND4D1BWP40       | 0.085 | 0.000 |   2.665 |    2.684 | 
     | test_pe/test_pe_comp/FE_RC_73_0                    | A2 ^ -> ZN v | ND4D1BWP40       | 0.057 | 0.062 |   2.727 |    2.746 | 
     | test_pe/test_pe_comp/U396                          |              | AO22D1BWP40      | 0.057 | 0.000 |   2.727 |    2.746 | 
     | test_pe/test_pe_comp/U396                          | A2 v -> Z v  | AO22D1BWP40      | 0.041 | 0.099 |   2.826 |    2.845 | 
     | test_pe/C662                                       |              | CKOR2D1BWP40     | 0.041 | 0.000 |   2.826 |    2.845 | 
     | test_pe/C662                                       | A2 v -> Z v  | CKOR2D1BWP40     | 0.020 | 0.052 |   2.878 |    2.897 | 
     | test_pe/C661                                       |              | CKOR2D1BWP40     | 0.020 | 0.000 |   2.878 |    2.897 | 
     | test_pe/C661                                       | A1 v -> Z v  | CKOR2D1BWP40     | 0.020 | 0.040 |   2.918 |    2.937 | 
     | test_pe/C660                                       |              | CKOR2D1BWP40     | 0.020 | 0.000 |   2.918 |    2.937 | 
     | test_pe/C660                                       | A1 v -> Z v  | CKOR2D1BWP40     | 0.017 | 0.040 |   2.958 |    2.977 | 
     | test_pe/C659                                       |              | CKOR2D2BWP40     | 0.017 | 0.000 |   2.958 |    2.977 | 
     | test_pe/C659                                       | A1 v -> Z v  | CKOR2D2BWP40     | 0.017 | 0.037 |   2.995 |    3.014 | 
     | test_pe/FE_RC_34_0                                 |              | CKOR2D2BWP40     | 0.017 | 0.000 |   2.995 |    3.014 | 
     | test_pe/FE_RC_34_0                                 | A2 v -> Z v  | CKOR2D2BWP40     | 0.020 | 0.042 |   3.037 |    3.056 | 
     | test_pe/FE_RC_33_0                                 |              | CKOR2D2BWP40     | 0.020 | 0.000 |   3.037 |    3.056 | 
     | test_pe/FE_RC_33_0                                 | A1 v -> Z v  | CKOR2D2BWP40     | 0.018 | 0.038 |   3.075 |    3.094 | 
     | test_pe/FE_RC_44_0                                 |              | CKOR2D2BWP40     | 0.018 | 0.000 |   3.075 |    3.094 | 
     | test_pe/FE_RC_44_0                                 | A1 v -> Z v  | CKOR2D2BWP40     | 0.017 | 0.037 |   3.111 |    3.130 | 
     | test_pe/FE_RC_43_0                                 |              | CKOR2D2BWP40     | 0.017 | 0.000 |   3.111 |    3.130 | 
     | test_pe/FE_RC_43_0                                 | A1 v -> Z v  | CKOR2D2BWP40     | 0.014 | 0.037 |   3.148 |    3.167 | 
     | test_pe/C653                                       |              | CKOR2D2BWP40     | 0.014 | 0.000 |   3.148 |    3.167 | 
     | test_pe/C653                                       | A1 v -> Z v  | CKOR2D2BWP40     | 0.021 | 0.038 |   3.186 |    3.205 | 
     | test_pe/C652                                       |              | CKOR2D2BWP40     | 0.021 | 0.000 |   3.186 |    3.205 | 
     | test_pe/C652                                       | A1 v -> Z v  | CKOR2D2BWP40     | 0.019 | 0.039 |   3.225 |    3.244 | 
     | test_pe/C651                                       |              | CKOR2D2BWP40     | 0.019 | 0.000 |   3.225 |    3.244 | 
     | test_pe/C651                                       | A1 v -> Z v  | CKOR2D2BWP40     | 0.018 | 0.038 |   3.263 |    3.282 | 
     | test_pe/FE_RC_41_0                                 |              | CKOR2D1BWP40     | 0.018 | 0.000 |   3.263 |    3.282 | 
     | test_pe/FE_RC_41_0                                 | A2 v -> Z v  | CKOR2D1BWP40     | 0.017 | 0.045 |   3.308 |    3.327 | 
     | test_pe/C648                                       |              | CKOR2D2BWP40     | 0.017 | 0.000 |   3.308 |    3.327 | 
     | test_pe/C648                                       | A1 v -> Z v  | CKOR2D2BWP40     | 0.023 | 0.042 |   3.350 |    3.369 | 
     | test_pe/FE_RC_36_0                                 |              | OAI211D2BWP40    | 0.023 | 0.000 |   3.350 |    3.369 | 
     | test_pe/FE_RC_36_0                                 | A2 v -> ZN ^ | OAI211D2BWP40    | 0.049 | 0.035 |   3.385 |    3.404 | 
     | test_pe/U28                                        |              | XNR2D1BWP40      | 0.049 | 0.000 |   3.385 |    3.404 | 
     | test_pe/U28                                        | A2 ^ -> ZN v | XNR2D1BWP40      | 0.028 | 0.084 |   3.469 |    3.489 | 
     | test_pe/U29                                        |              | OAI32D2BWP40     | 0.028 | 0.000 |   3.469 |    3.489 | 
     | test_pe/U29                                        | B2 v -> ZN ^ | OAI32D2BWP40     | 0.093 | 0.059 |   3.528 |    3.548 | 
     | test_pe/FE_OCPC12_pe_out_res_p                     |              | BUFFD6BWP40      | 0.093 | 0.000 |   3.528 |    3.548 | 
     | test_pe/FE_OCPC12_pe_out_res_p                     | I ^ -> Z ^   | BUFFD6BWP40      | 0.032 | 0.062 |   3.590 |    3.609 | 
     | test_pe                                            | res_p ^      | test_pe_unq1     |       |       |   3.592 |    3.611 | 
     | sb_1b/FE_OFC12_pe_out_res_p                        |              | BUFFD10BWP40     | 0.032 | 0.001 |   3.592 |    3.611 | 
     | sb_1b/FE_OFC12_pe_out_res_p                        | I ^ -> Z ^   | BUFFD10BWP40     | 0.046 | 0.050 |   3.642 |    3.661 | 
     | sb_1b/U75                                          |              | AOI22D1BWP40     | 0.046 | 0.003 |   3.645 |    3.664 | 
     | sb_1b/U75                                          | A2 ^ -> ZN v | AOI22D1BWP40     | 0.065 | 0.036 |   3.681 |    3.700 | 
     | sb_1b/U90                                          |              | AOI22D2BWP40     | 0.065 | 0.000 |   3.681 |    3.701 | 
     | sb_1b/U90                                          | A2 v -> ZN ^ | AOI22D2BWP40     | 0.082 | 0.073 |   3.754 |    3.774 | 
     | sb_1b/U91                                          |              | MUX2D3BWP40      | 0.082 | 0.000 |   3.754 |    3.774 | 
     | sb_1b/U91                                          | I0 ^ -> Z ^  | MUX2D3BWP40      | 0.121 | 0.132 |   3.886 |    3.905 | 
     | sb_1b                                              | out_1_0[0] ^ | sb_unq2          |       |       |   3.891 |    3.910 | 
     |                                                    |              | pe_tile_new_unq1 | 0.121 | 0.005 |   3.891 |    3.910 | 
     +---------------------------------------------------------------------------------------------------------------------------+ 
Path 46: MET Late External Delay Assertion 
Endpoint:   out_BUS16_S1_T0[3]           (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_1_0_id1_reg_3_/Q (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {REGOUT}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Path Delay                    0.350
+ CPPR Adjustment               0.000
= Required Time                 0.350
- Arrival Time                  0.331
= Slack Time                    0.019
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.032
     + Source Insertion Delay            -0.161
     = Beginpoint Arrival Time           -0.129
     +---------------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc      |       Cell       |  Slew | Delay | Arrival | Required | 
     |                                        |              |                  |       |       |  Time   |   Time   | 
     |----------------------------------------+--------------+------------------+-------+-------+---------+----------| 
     |                                        | clk_in ^     |                  | 0.063 |       |  -0.129 |   -0.110 | 
     | sb_wide/CTS_ccl_a_buf_00013            |              | CKBD16BWP40      | 0.064 | 0.002 |  -0.128 |   -0.109 | 
     | sb_wide/CTS_ccl_a_buf_00013            | I ^ -> Z ^   | CKBD16BWP40      | 0.064 | 0.066 |  -0.062 |   -0.043 | 
     | sb_wide/clk_gate_out_1_0_id1_reg/latch |              | CKLNQD3BWP40     | 0.066 | 0.003 |  -0.058 |   -0.039 | 
     | sb_wide/clk_gate_out_1_0_id1_reg/latch | CP ^ -> Q ^  | CKLNQD3BWP40     | 0.077 | 0.085 |   0.027 |    0.046 | 
     | sb_wide/out_1_0_id1_reg_3_             |              | DFQD2BWP40       | 0.077 | 0.000 |   0.027 |    0.046 | 
     | sb_wide/out_1_0_id1_reg_3_             | CP ^ -> Q v  | DFQD2BWP40       | 0.032 | 0.172 |   0.199 |    0.218 | 
     | sb_wide/U821                           |              | AO22D4BWP40      | 0.032 | 0.000 |   0.199 |    0.218 | 
     | sb_wide/U821                           | A1 v -> Z v  | AO22D4BWP40      | 0.108 | 0.116 |   0.315 |    0.334 | 
     | sb_wide                                | out_1_0[3] v | sb_unq1          |       |       |   0.331 |    0.350 | 
     |                                        |              | pe_tile_new_unq1 | 0.112 | 0.016 |   0.331 |    0.350 | 
     +---------------------------------------------------------------------------------------------------------------+ 
Path 47: MET Late External Delay Assertion 
Endpoint:   out_BUS16_S1_T4[8]           (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_1_4_id1_reg_8_/Q (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {REGOUT}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Path Delay                    0.350
+ CPPR Adjustment               0.000
= Required Time                 0.350
- Arrival Time                  0.331
= Slack Time                    0.019
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.032
     + Source Insertion Delay            -0.161
     = Beginpoint Arrival Time           -0.129
     +---------------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc      |       Cell       |  Slew | Delay | Arrival | Required | 
     |                                        |              |                  |       |       |  Time   |   Time   | 
     |----------------------------------------+--------------+------------------+-------+-------+---------+----------| 
     |                                        | clk_in ^     |                  | 0.063 |       |  -0.129 |   -0.110 | 
     | sb_wide/CTS_ccl_a_buf_00013            |              | CKBD16BWP40      | 0.064 | 0.002 |  -0.128 |   -0.108 | 
     | sb_wide/CTS_ccl_a_buf_00013            | I ^ -> Z ^   | CKBD16BWP40      | 0.064 | 0.066 |  -0.062 |   -0.042 | 
     | sb_wide/clk_gate_out_1_4_id1_reg/latch |              | CKLNQD3BWP40     | 0.067 | 0.012 |  -0.050 |   -0.030 | 
     | sb_wide/clk_gate_out_1_4_id1_reg/latch | CP ^ -> Q ^  | CKLNQD3BWP40     | 0.078 | 0.086 |   0.036 |    0.055 | 
     | sb_wide/out_1_4_id1_reg_8_             |              | DFQD2BWP40       | 0.078 | 0.000 |   0.036 |    0.056 | 
     | sb_wide/out_1_4_id1_reg_8_             | CP ^ -> Q v  | DFQD2BWP40       | 0.019 | 0.157 |   0.193 |    0.213 | 
     | sb_wide/U1274                          |              | AO22D4BWP40      | 0.019 | 0.000 |   0.193 |    0.213 | 
     | sb_wide/U1274                          | A2 v -> Z v  | AO22D4BWP40      | 0.111 | 0.120 |   0.314 |    0.333 | 
     | sb_wide                                | out_1_4[8] v | sb_unq1          |       |       |   0.331 |    0.350 | 
     |                                        |              | pe_tile_new_unq1 | 0.116 | 0.017 |   0.331 |    0.350 | 
     +---------------------------------------------------------------------------------------------------------------+ 
Path 48: MET Late External Delay Assertion 
Endpoint:   out_BUS16_S2_T1[9]           (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_2_1_id1_reg_9_/Q (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {REGOUT}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Path Delay                    0.350
+ CPPR Adjustment               0.000
= Required Time                 0.350
- Arrival Time                  0.330
= Slack Time                    0.020
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.032
     + Source Insertion Delay            -0.161
     = Beginpoint Arrival Time           -0.129
     +---------------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc      |       Cell       |  Slew | Delay | Arrival | Required | 
     |                                        |              |                  |       |       |  Time   |   Time   | 
     |----------------------------------------+--------------+------------------+-------+-------+---------+----------| 
     |                                        | clk_in ^     |                  | 0.063 |       |  -0.129 |   -0.110 | 
     | sb_wide/CTS_ccl_a_buf_00013            |              | CKBD16BWP40      | 0.064 | 0.002 |  -0.128 |   -0.108 | 
     | sb_wide/CTS_ccl_a_buf_00013            | I ^ -> Z ^   | CKBD16BWP40      | 0.064 | 0.066 |  -0.062 |   -0.042 | 
     | sb_wide/clk_gate_out_2_1_id1_reg/latch |              | CKLNQD3BWP40     | 0.066 | 0.003 |  -0.059 |   -0.039 | 
     | sb_wide/clk_gate_out_2_1_id1_reg/latch | CP ^ -> Q ^  | CKLNQD3BWP40     | 0.076 | 0.085 |   0.026 |    0.045 | 
     | sb_wide/out_2_1_id1_reg_9_             |              | DFQD0BWP40       | 0.076 | 0.001 |   0.026 |    0.046 | 
     | sb_wide/out_2_1_id1_reg_9_             | CP ^ -> Q v  | DFQD0BWP40       | 0.048 | 0.176 |   0.203 |    0.222 | 
     | sb_wide/U898                           |              | AO22D4BWP40      | 0.048 | 0.000 |   0.203 |    0.222 | 
     | sb_wide/U898                           | A2 v -> Z v  | AO22D4BWP40      | 0.085 | 0.125 |   0.328 |    0.347 | 
     | sb_wide                                | out_2_1[9] v | sb_unq1          |       |       |   0.330 |    0.350 | 
     |                                        |              | pe_tile_new_unq1 | 0.085 | 0.003 |   0.330 |    0.350 | 
     +---------------------------------------------------------------------------------------------------------------+ 
Path 49: MET Late External Delay Assertion 
Endpoint:   out_BUS16_S3_T2[10]           (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_3_2_id1_reg_10_/Q (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {REGOUT}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Path Delay                    0.350
+ CPPR Adjustment               0.000
= Required Time                 0.350
- Arrival Time                  0.330
= Slack Time                    0.020
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.032
     + Source Insertion Delay            -0.161
     = Beginpoint Arrival Time           -0.129
     +----------------------------------------------------------------------------------------------------------------+ 
     |                Instance                |      Arc      |       Cell       |  Slew | Delay | Arrival | Required | 
     |                                        |               |                  |       |       |  Time   |   Time   | 
     |----------------------------------------+---------------+------------------+-------+-------+---------+----------| 
     |                                        | clk_in ^      |                  | 0.063 |       |  -0.129 |   -0.110 | 
     | sb_wide/CTS_ccl_a_buf_00013            |               | CKBD16BWP40      | 0.064 | 0.002 |  -0.128 |   -0.108 | 
     | sb_wide/CTS_ccl_a_buf_00013            | I ^ -> Z ^    | CKBD16BWP40      | 0.064 | 0.066 |  -0.062 |   -0.042 | 
     | sb_wide/clk_gate_out_3_2_id1_reg/latch |               | CKLNQD3BWP40     | 0.067 | 0.012 |  -0.050 |   -0.031 | 
     | sb_wide/clk_gate_out_3_2_id1_reg/latch | CP ^ -> Q ^   | CKLNQD3BWP40     | 0.073 | 0.083 |   0.033 |    0.053 | 
     | sb_wide/out_3_2_id1_reg_10_            |               | DFQD0BWP40       | 0.073 | 0.001 |   0.034 |    0.053 | 
     | sb_wide/out_3_2_id1_reg_10_            | CP ^ -> Q v   | DFQD0BWP40       | 0.044 | 0.172 |   0.205 |    0.225 | 
     | sb_wide/U1016                          |               | AO22D4BWP40      | 0.044 | 0.000 |   0.205 |    0.225 | 
     | sb_wide/U1016                          | A2 v -> Z v   | AO22D4BWP40      | 0.081 | 0.123 |   0.329 |    0.348 | 
     | sb_wide                                | out_3_2[10] v | sb_unq1          |       |       |   0.330 |    0.350 | 
     |                                        |               | pe_tile_new_unq1 | 0.081 | 0.002 |   0.330 |    0.350 | 
     +----------------------------------------------------------------------------------------------------------------+ 
Path 50: MET Late External Delay Assertion 
Endpoint:   out_BUS16_S3_T2[3]           (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_3_2_id1_reg_3_/Q (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {REGOUT}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Path Delay                    0.350
+ CPPR Adjustment               0.000
= Required Time                 0.350
- Arrival Time                  0.330
= Slack Time                    0.020
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.032
     + Source Insertion Delay            -0.161
     = Beginpoint Arrival Time           -0.129
     +---------------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc      |       Cell       |  Slew | Delay | Arrival | Required | 
     |                                        |              |                  |       |       |  Time   |   Time   | 
     |----------------------------------------+--------------+------------------+-------+-------+---------+----------| 
     |                                        | clk_in ^     |                  | 0.063 |       |  -0.129 |   -0.109 | 
     | sb_wide/CTS_ccl_a_buf_00013            |              | CKBD16BWP40      | 0.064 | 0.002 |  -0.128 |   -0.108 | 
     | sb_wide/CTS_ccl_a_buf_00013            | I ^ -> Z ^   | CKBD16BWP40      | 0.064 | 0.066 |  -0.062 |   -0.042 | 
     | sb_wide/clk_gate_out_3_2_id1_reg/latch |              | CKLNQD3BWP40     | 0.067 | 0.012 |  -0.050 |   -0.030 | 
     | sb_wide/clk_gate_out_3_2_id1_reg/latch | CP ^ -> Q ^  | CKLNQD3BWP40     | 0.073 | 0.083 |   0.033 |    0.053 | 
     | sb_wide/out_3_2_id1_reg_3_             |              | DFQD0BWP40       | 0.073 | 0.001 |   0.034 |    0.053 | 
     | sb_wide/out_3_2_id1_reg_3_             | CP ^ -> Q v  | DFQD0BWP40       | 0.044 | 0.171 |   0.205 |    0.225 | 
     | sb_wide/U494                           |              | AO22D4BWP40      | 0.044 | 0.000 |   0.205 |    0.225 | 
     | sb_wide/U494                           | A2 v -> Z v  | AO22D4BWP40      | 0.084 | 0.122 |   0.327 |    0.347 | 
     | sb_wide                                | out_3_2[3] v | sb_unq1          |       |       |   0.330 |    0.350 | 
     |                                        |              | pe_tile_new_unq1 | 0.084 | 0.003 |   0.330 |    0.350 | 
     +---------------------------------------------------------------------------------------------------------------+ 

