/* Generated by Yosys 0.38 (git sha1 45a28179e, gcc 11.2.1 -fPIC -Os) */

module GJC6_post_route (din, oe, tristate_out, clk);
  input clk;
  input din;
  input oe;
  output tristate_out;
  wire \$auto$clkbufmap.cc:298:execute$445 ;
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/13may/Validation/RTL_testcases/GJC-IO-Testcases/GJC6/results_dir/.././rtl/GJC6.v:15.10-15.13" *)
  wire \$auto$rs_design_edit.cc:1122:execute$456.clk ;
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/13may/Validation/RTL_testcases/GJC-IO-Testcases/GJC6/results_dir/.././rtl/GJC6.v:14.10-14.13" *)
  wire \$auto$rs_design_edit.cc:1122:execute$456.din ;
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/13may/Validation/RTL_testcases/GJC-IO-Testcases/GJC6/results_dir/.././rtl/GJC6.v:16.10-16.12" *)
  wire \$auto$rs_design_edit.cc:1122:execute$456.oe ;
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/13may/Validation/RTL_testcases/GJC-IO-Testcases/GJC6/results_dir/.././rtl/GJC6.v:17.11-17.23" *)
  wire \$auto$rs_design_edit.cc:1122:execute$456.tristate_out ;
  wire \$auto$rs_design_edit.cc:841:execute$452 ;
  wire \$auto$rs_design_edit.cc:841:execute$453 ;
  wire \$auto$rs_design_edit.cc:841:execute$454 ;
  wire \$flatten$auto$rs_design_edit.cc:1122:execute$456.$auto$clkbufmap.cc:298:execute$445 ;
  wire \$flatten$auto$rs_design_edit.cc:1122:execute$456.$auto$rs_design_edit.cc:841:execute$452 ;
  wire \$flatten$auto$rs_design_edit.cc:1122:execute$456.$auto$rs_design_edit.cc:841:execute$453 ;
  wire \$flatten$auto$rs_design_edit.cc:1122:execute$456.$auto$rs_design_edit.cc:841:execute$454 ;
  wire \$flatten$auto$rs_design_edit.cc:1122:execute$456.$iopadmap$clk ;
  wire \$flatten$auto$rs_design_edit.cc:1122:execute$456.$iopadmap$din ;
  wire \$flatten$auto$rs_design_edit.cc:1122:execute$456.$iopadmap$oe ;
  wire \$flatten$auto$rs_design_edit.cc:1122:execute$456.$iopadmap$tristate_out ;
  wire \$iopadmap$clk ;
  wire \$iopadmap$din ;
  wire \$iopadmap$oe ;
  wire \$iopadmap$tristate_out ;
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/13may/Validation/RTL_testcases/GJC-IO-Testcases/GJC6/results_dir/.././rtl/GJC6.v:15.10-15.13" *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/13may/Validation/RTL_testcases/GJC-IO-Testcases/GJC6/results_dir/.././rtl/GJC6.v:15.10-15.13" *)
  wire clk;
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/13may/Validation/RTL_testcases/GJC-IO-Testcases/GJC6/results_dir/.././rtl/GJC6.v:14.10-14.13" *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/13may/Validation/RTL_testcases/GJC-IO-Testcases/GJC6/results_dir/.././rtl/GJC6.v:14.10-14.13" *)
  wire din;
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/13may/Validation/RTL_testcases/GJC-IO-Testcases/GJC6/results_dir/.././rtl/GJC6.v:16.10-16.12" *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/13may/Validation/RTL_testcases/GJC-IO-Testcases/GJC6/results_dir/.././rtl/GJC6.v:16.10-16.12" *)
  wire oe;
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/13may/Validation/RTL_testcases/GJC-IO-Testcases/GJC6/results_dir/.././rtl/GJC6.v:17.11-17.23" *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/13may/Validation/RTL_testcases/GJC-IO-Testcases/GJC6/results_dir/.././rtl/GJC6.v:17.11-17.23" *)
  wire tristate_out;
  fabric_GJC6 \$auto$rs_design_edit.cc:1120:execute$455  (
    .\$auto$clkbufmap.cc:298:execute$445 (\$auto$clkbufmap.cc:298:execute$445 ),
    .\$auto$rs_design_edit.cc:841:execute$452 (\$auto$rs_design_edit.cc:841:execute$452 ),
    .\$auto$rs_design_edit.cc:841:execute$453 (\$auto$rs_design_edit.cc:841:execute$453 ),
    .\$auto$rs_design_edit.cc:841:execute$454 (\$auto$rs_design_edit.cc:841:execute$454 ),
    .\$iopadmap$din (\$iopadmap$din ),
    .\$iopadmap$oe (\$iopadmap$oe ),
    .\$iopadmap$tristate_out (\$iopadmap$tristate_out )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:14.13-14.45" *)
  CLK_BUF \$flatten$auto$rs_design_edit.cc:1122:execute$456.$auto$clkbufmap.cc:265:execute$443  (
    .I(\$flatten$auto$rs_design_edit.cc:1122:execute$456.$iopadmap$clk ),
    .O(\$flatten$auto$rs_design_edit.cc:1122:execute$456.$auto$clkbufmap.cc:298:execute$445 )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1122:execute$456.$iopadmap$GJC6.clk  (
    .EN(\$flatten$auto$rs_design_edit.cc:1122:execute$456.$auto$rs_design_edit.cc:841:execute$452 ),
    .I(\$auto$rs_design_edit.cc:1122:execute$456.clk ),
    .O(\$flatten$auto$rs_design_edit.cc:1122:execute$456.$iopadmap$clk )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1122:execute$456.$iopadmap$GJC6.din  (
    .EN(\$flatten$auto$rs_design_edit.cc:1122:execute$456.$auto$rs_design_edit.cc:841:execute$453 ),
    .I(\$auto$rs_design_edit.cc:1122:execute$456.din ),
    .O(\$flatten$auto$rs_design_edit.cc:1122:execute$456.$iopadmap$din )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1122:execute$456.$iopadmap$GJC6.oe  (
    .EN(\$flatten$auto$rs_design_edit.cc:1122:execute$456.$auto$rs_design_edit.cc:841:execute$454 ),
    .I(\$auto$rs_design_edit.cc:1122:execute$456.oe ),
    .O(\$flatten$auto$rs_design_edit.cc:1122:execute$456.$iopadmap$oe )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1122:execute$456.$iopadmap$GJC6.tristate_out  (
    .I(\$flatten$auto$rs_design_edit.cc:1122:execute$456.$iopadmap$tristate_out ),
    .O(\$auto$rs_design_edit.cc:1122:execute$456.tristate_out )
  );
  assign \$flatten$auto$rs_design_edit.cc:1122:execute$456.$auto$rs_design_edit.cc:841:execute$454  = \$auto$rs_design_edit.cc:841:execute$454 ;
  assign \$flatten$auto$rs_design_edit.cc:1122:execute$456.$auto$rs_design_edit.cc:841:execute$453  = \$auto$rs_design_edit.cc:841:execute$453 ;
  assign \$flatten$auto$rs_design_edit.cc:1122:execute$456.$auto$rs_design_edit.cc:841:execute$452  = \$auto$rs_design_edit.cc:841:execute$452 ;
  assign \$auto$clkbufmap.cc:298:execute$445  = \$flatten$auto$rs_design_edit.cc:1122:execute$456.$auto$clkbufmap.cc:298:execute$445 ;
  assign \$iopadmap$din  = \$flatten$auto$rs_design_edit.cc:1122:execute$456.$iopadmap$din ;
  assign \$iopadmap$oe  = \$flatten$auto$rs_design_edit.cc:1122:execute$456.$iopadmap$oe ;
  assign \$flatten$auto$rs_design_edit.cc:1122:execute$456.$iopadmap$tristate_out  = \$iopadmap$tristate_out ;
  assign \$auto$rs_design_edit.cc:1122:execute$456.clk  = clk;
  assign \$auto$rs_design_edit.cc:1122:execute$456.din  = din;
  assign \$auto$rs_design_edit.cc:1122:execute$456.oe  = oe;
  assign tristate_out = \$auto$rs_design_edit.cc:1122:execute$456.tristate_out ;
endmodule

