\hypertarget{group__GPIO__Register__Masks}{}\section{G\+P\+IO Register Masks}
\label{group__GPIO__Register__Masks}\index{G\+P\+I\+O Register Masks@{G\+P\+I\+O Register Masks}}
\subsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define {\bfseries G\+P\+I\+O\+\_\+\+P\+D\+O\+R\+\_\+\+P\+D\+O\+\_\+\+M\+A\+SK}~0x\+F\+F\+F\+F\+F\+F\+F\+Fu\hypertarget{group__GPIO__Register__Masks_gafd2a8274691295293b3cabfe86089801}{}\label{group__GPIO__Register__Masks_gafd2a8274691295293b3cabfe86089801}

\item 
\#define {\bfseries G\+P\+I\+O\+\_\+\+P\+D\+O\+R\+\_\+\+P\+D\+O\+\_\+\+S\+H\+I\+FT}~0\hypertarget{group__GPIO__Register__Masks_ga495b5f1e63de863534ce0c5f25f137ab}{}\label{group__GPIO__Register__Masks_ga495b5f1e63de863534ce0c5f25f137ab}

\item 
\#define {\bfseries G\+P\+I\+O\+\_\+\+P\+D\+O\+R\+\_\+\+P\+DO}(x)~(((uint32\+\_\+t)(((uint32\+\_\+t)(x))$<$$<$G\+P\+I\+O\+\_\+\+P\+D\+O\+R\+\_\+\+P\+D\+O\+\_\+\+S\+H\+I\+FT))\&G\+P\+I\+O\+\_\+\+P\+D\+O\+R\+\_\+\+P\+D\+O\+\_\+\+M\+A\+SK)\hypertarget{group__GPIO__Register__Masks_ga4071beeff4d9b5c200686972dd52d855}{}\label{group__GPIO__Register__Masks_ga4071beeff4d9b5c200686972dd52d855}

\item 
\#define {\bfseries G\+P\+I\+O\+\_\+\+P\+S\+O\+R\+\_\+\+P\+T\+S\+O\+\_\+\+M\+A\+SK}~0x\+F\+F\+F\+F\+F\+F\+F\+Fu\hypertarget{group__GPIO__Register__Masks_gaa8a48e38ef70ff1ba3bbcbf31b891da4}{}\label{group__GPIO__Register__Masks_gaa8a48e38ef70ff1ba3bbcbf31b891da4}

\item 
\#define {\bfseries G\+P\+I\+O\+\_\+\+P\+S\+O\+R\+\_\+\+P\+T\+S\+O\+\_\+\+S\+H\+I\+FT}~0\hypertarget{group__GPIO__Register__Masks_ga5a962b85e07477e26afe639c7ca478cb}{}\label{group__GPIO__Register__Masks_ga5a962b85e07477e26afe639c7ca478cb}

\item 
\#define {\bfseries G\+P\+I\+O\+\_\+\+P\+S\+O\+R\+\_\+\+P\+T\+SO}(x)~(((uint32\+\_\+t)(((uint32\+\_\+t)(x))$<$$<$G\+P\+I\+O\+\_\+\+P\+S\+O\+R\+\_\+\+P\+T\+S\+O\+\_\+\+S\+H\+I\+FT))\&G\+P\+I\+O\+\_\+\+P\+S\+O\+R\+\_\+\+P\+T\+S\+O\+\_\+\+M\+A\+SK)\hypertarget{group__GPIO__Register__Masks_ga6b16f5841a5c5f20311eafc574f814e4}{}\label{group__GPIO__Register__Masks_ga6b16f5841a5c5f20311eafc574f814e4}

\item 
\#define {\bfseries G\+P\+I\+O\+\_\+\+P\+C\+O\+R\+\_\+\+P\+T\+C\+O\+\_\+\+M\+A\+SK}~0x\+F\+F\+F\+F\+F\+F\+F\+Fu\hypertarget{group__GPIO__Register__Masks_ga0b8378768ee61ea2c685a1687c90fa03}{}\label{group__GPIO__Register__Masks_ga0b8378768ee61ea2c685a1687c90fa03}

\item 
\#define {\bfseries G\+P\+I\+O\+\_\+\+P\+C\+O\+R\+\_\+\+P\+T\+C\+O\+\_\+\+S\+H\+I\+FT}~0\hypertarget{group__GPIO__Register__Masks_ga5c9203b830cbd86cd8d0189872b5c772}{}\label{group__GPIO__Register__Masks_ga5c9203b830cbd86cd8d0189872b5c772}

\item 
\#define {\bfseries G\+P\+I\+O\+\_\+\+P\+C\+O\+R\+\_\+\+P\+T\+CO}(x)~(((uint32\+\_\+t)(((uint32\+\_\+t)(x))$<$$<$G\+P\+I\+O\+\_\+\+P\+C\+O\+R\+\_\+\+P\+T\+C\+O\+\_\+\+S\+H\+I\+FT))\&G\+P\+I\+O\+\_\+\+P\+C\+O\+R\+\_\+\+P\+T\+C\+O\+\_\+\+M\+A\+SK)\hypertarget{group__GPIO__Register__Masks_ga3a9c3710923cd50fc2df4e678180eb1d}{}\label{group__GPIO__Register__Masks_ga3a9c3710923cd50fc2df4e678180eb1d}

\item 
\#define {\bfseries G\+P\+I\+O\+\_\+\+P\+T\+O\+R\+\_\+\+P\+T\+T\+O\+\_\+\+M\+A\+SK}~0x\+F\+F\+F\+F\+F\+F\+F\+Fu\hypertarget{group__GPIO__Register__Masks_gaa75953b5d9d23bdaa6c24232e1a52680}{}\label{group__GPIO__Register__Masks_gaa75953b5d9d23bdaa6c24232e1a52680}

\item 
\#define {\bfseries G\+P\+I\+O\+\_\+\+P\+T\+O\+R\+\_\+\+P\+T\+T\+O\+\_\+\+S\+H\+I\+FT}~0\hypertarget{group__GPIO__Register__Masks_ga70e5442b3a119665aafb9e6e5b48bbd5}{}\label{group__GPIO__Register__Masks_ga70e5442b3a119665aafb9e6e5b48bbd5}

\item 
\#define {\bfseries G\+P\+I\+O\+\_\+\+P\+T\+O\+R\+\_\+\+P\+T\+TO}(x)~(((uint32\+\_\+t)(((uint32\+\_\+t)(x))$<$$<$G\+P\+I\+O\+\_\+\+P\+T\+O\+R\+\_\+\+P\+T\+T\+O\+\_\+\+S\+H\+I\+FT))\&G\+P\+I\+O\+\_\+\+P\+T\+O\+R\+\_\+\+P\+T\+T\+O\+\_\+\+M\+A\+SK)\hypertarget{group__GPIO__Register__Masks_ga40757476c8889ca9d4cb7017b6c5ab60}{}\label{group__GPIO__Register__Masks_ga40757476c8889ca9d4cb7017b6c5ab60}

\item 
\#define {\bfseries G\+P\+I\+O\+\_\+\+P\+D\+I\+R\+\_\+\+P\+D\+I\+\_\+\+M\+A\+SK}~0x\+F\+F\+F\+F\+F\+F\+F\+Fu\hypertarget{group__GPIO__Register__Masks_gacb7c8cc976937906c8e803811a7fbb68}{}\label{group__GPIO__Register__Masks_gacb7c8cc976937906c8e803811a7fbb68}

\item 
\#define {\bfseries G\+P\+I\+O\+\_\+\+P\+D\+I\+R\+\_\+\+P\+D\+I\+\_\+\+S\+H\+I\+FT}~0\hypertarget{group__GPIO__Register__Masks_ga99fd9212dd769bb1964a28a864c6c741}{}\label{group__GPIO__Register__Masks_ga99fd9212dd769bb1964a28a864c6c741}

\item 
\#define {\bfseries G\+P\+I\+O\+\_\+\+P\+D\+I\+R\+\_\+\+P\+DI}(x)~(((uint32\+\_\+t)(((uint32\+\_\+t)(x))$<$$<$G\+P\+I\+O\+\_\+\+P\+D\+I\+R\+\_\+\+P\+D\+I\+\_\+\+S\+H\+I\+FT))\&G\+P\+I\+O\+\_\+\+P\+D\+I\+R\+\_\+\+P\+D\+I\+\_\+\+M\+A\+SK)\hypertarget{group__GPIO__Register__Masks_ga8f80c8e42743151c73569b5cef49f2b2}{}\label{group__GPIO__Register__Masks_ga8f80c8e42743151c73569b5cef49f2b2}

\item 
\#define {\bfseries G\+P\+I\+O\+\_\+\+P\+D\+D\+R\+\_\+\+P\+D\+D\+\_\+\+M\+A\+SK}~0x\+F\+F\+F\+F\+F\+F\+F\+Fu\hypertarget{group__GPIO__Register__Masks_ga67567a60f48d2bfb5584cd8de8936788}{}\label{group__GPIO__Register__Masks_ga67567a60f48d2bfb5584cd8de8936788}

\item 
\#define {\bfseries G\+P\+I\+O\+\_\+\+P\+D\+D\+R\+\_\+\+P\+D\+D\+\_\+\+S\+H\+I\+FT}~0\hypertarget{group__GPIO__Register__Masks_gacdd12c96f7650759c90a98bb606bd776}{}\label{group__GPIO__Register__Masks_gacdd12c96f7650759c90a98bb606bd776}

\item 
\#define {\bfseries G\+P\+I\+O\+\_\+\+P\+D\+D\+R\+\_\+\+P\+DD}(x)~(((uint32\+\_\+t)(((uint32\+\_\+t)(x))$<$$<$G\+P\+I\+O\+\_\+\+P\+D\+D\+R\+\_\+\+P\+D\+D\+\_\+\+S\+H\+I\+FT))\&G\+P\+I\+O\+\_\+\+P\+D\+D\+R\+\_\+\+P\+D\+D\+\_\+\+M\+A\+SK)\hypertarget{group__GPIO__Register__Masks_ga9836cb3ac719630f741fe6a0292083fc}{}\label{group__GPIO__Register__Masks_ga9836cb3ac719630f741fe6a0292083fc}

\item 
\#define {\bfseries G\+P\+I\+O\+\_\+\+P\+D\+O\+R\+\_\+\+P\+D\+O\+\_\+\+M\+A\+SK}~0x\+F\+F\+F\+F\+F\+F\+F\+Fu\hypertarget{group__GPIO__Register__Masks_gafd2a8274691295293b3cabfe86089801}{}\label{group__GPIO__Register__Masks_gafd2a8274691295293b3cabfe86089801}

\item 
\#define {\bfseries G\+P\+I\+O\+\_\+\+P\+D\+O\+R\+\_\+\+P\+D\+O\+\_\+\+S\+H\+I\+FT}~0\hypertarget{group__GPIO__Register__Masks_ga495b5f1e63de863534ce0c5f25f137ab}{}\label{group__GPIO__Register__Masks_ga495b5f1e63de863534ce0c5f25f137ab}

\item 
\#define {\bfseries G\+P\+I\+O\+\_\+\+P\+D\+O\+R\+\_\+\+P\+DO}(x)~(((uint32\+\_\+t)(((uint32\+\_\+t)(x))$<$$<$G\+P\+I\+O\+\_\+\+P\+D\+O\+R\+\_\+\+P\+D\+O\+\_\+\+S\+H\+I\+FT))\&G\+P\+I\+O\+\_\+\+P\+D\+O\+R\+\_\+\+P\+D\+O\+\_\+\+M\+A\+SK)\hypertarget{group__GPIO__Register__Masks_ga4071beeff4d9b5c200686972dd52d855}{}\label{group__GPIO__Register__Masks_ga4071beeff4d9b5c200686972dd52d855}

\item 
\#define {\bfseries G\+P\+I\+O\+\_\+\+P\+S\+O\+R\+\_\+\+P\+T\+S\+O\+\_\+\+M\+A\+SK}~0x\+F\+F\+F\+F\+F\+F\+F\+Fu\hypertarget{group__GPIO__Register__Masks_gaa8a48e38ef70ff1ba3bbcbf31b891da4}{}\label{group__GPIO__Register__Masks_gaa8a48e38ef70ff1ba3bbcbf31b891da4}

\item 
\#define {\bfseries G\+P\+I\+O\+\_\+\+P\+S\+O\+R\+\_\+\+P\+T\+S\+O\+\_\+\+S\+H\+I\+FT}~0\hypertarget{group__GPIO__Register__Masks_ga5a962b85e07477e26afe639c7ca478cb}{}\label{group__GPIO__Register__Masks_ga5a962b85e07477e26afe639c7ca478cb}

\item 
\#define {\bfseries G\+P\+I\+O\+\_\+\+P\+S\+O\+R\+\_\+\+P\+T\+SO}(x)~(((uint32\+\_\+t)(((uint32\+\_\+t)(x))$<$$<$G\+P\+I\+O\+\_\+\+P\+S\+O\+R\+\_\+\+P\+T\+S\+O\+\_\+\+S\+H\+I\+FT))\&G\+P\+I\+O\+\_\+\+P\+S\+O\+R\+\_\+\+P\+T\+S\+O\+\_\+\+M\+A\+SK)\hypertarget{group__GPIO__Register__Masks_ga6b16f5841a5c5f20311eafc574f814e4}{}\label{group__GPIO__Register__Masks_ga6b16f5841a5c5f20311eafc574f814e4}

\item 
\#define {\bfseries G\+P\+I\+O\+\_\+\+P\+C\+O\+R\+\_\+\+P\+T\+C\+O\+\_\+\+M\+A\+SK}~0x\+F\+F\+F\+F\+F\+F\+F\+Fu\hypertarget{group__GPIO__Register__Masks_ga0b8378768ee61ea2c685a1687c90fa03}{}\label{group__GPIO__Register__Masks_ga0b8378768ee61ea2c685a1687c90fa03}

\item 
\#define {\bfseries G\+P\+I\+O\+\_\+\+P\+C\+O\+R\+\_\+\+P\+T\+C\+O\+\_\+\+S\+H\+I\+FT}~0\hypertarget{group__GPIO__Register__Masks_ga5c9203b830cbd86cd8d0189872b5c772}{}\label{group__GPIO__Register__Masks_ga5c9203b830cbd86cd8d0189872b5c772}

\item 
\#define {\bfseries G\+P\+I\+O\+\_\+\+P\+C\+O\+R\+\_\+\+P\+T\+CO}(x)~(((uint32\+\_\+t)(((uint32\+\_\+t)(x))$<$$<$G\+P\+I\+O\+\_\+\+P\+C\+O\+R\+\_\+\+P\+T\+C\+O\+\_\+\+S\+H\+I\+FT))\&G\+P\+I\+O\+\_\+\+P\+C\+O\+R\+\_\+\+P\+T\+C\+O\+\_\+\+M\+A\+SK)\hypertarget{group__GPIO__Register__Masks_ga3a9c3710923cd50fc2df4e678180eb1d}{}\label{group__GPIO__Register__Masks_ga3a9c3710923cd50fc2df4e678180eb1d}

\item 
\#define {\bfseries G\+P\+I\+O\+\_\+\+P\+T\+O\+R\+\_\+\+P\+T\+T\+O\+\_\+\+M\+A\+SK}~0x\+F\+F\+F\+F\+F\+F\+F\+Fu\hypertarget{group__GPIO__Register__Masks_gaa75953b5d9d23bdaa6c24232e1a52680}{}\label{group__GPIO__Register__Masks_gaa75953b5d9d23bdaa6c24232e1a52680}

\item 
\#define {\bfseries G\+P\+I\+O\+\_\+\+P\+T\+O\+R\+\_\+\+P\+T\+T\+O\+\_\+\+S\+H\+I\+FT}~0\hypertarget{group__GPIO__Register__Masks_ga70e5442b3a119665aafb9e6e5b48bbd5}{}\label{group__GPIO__Register__Masks_ga70e5442b3a119665aafb9e6e5b48bbd5}

\item 
\#define {\bfseries G\+P\+I\+O\+\_\+\+P\+T\+O\+R\+\_\+\+P\+T\+TO}(x)~(((uint32\+\_\+t)(((uint32\+\_\+t)(x))$<$$<$G\+P\+I\+O\+\_\+\+P\+T\+O\+R\+\_\+\+P\+T\+T\+O\+\_\+\+S\+H\+I\+FT))\&G\+P\+I\+O\+\_\+\+P\+T\+O\+R\+\_\+\+P\+T\+T\+O\+\_\+\+M\+A\+SK)\hypertarget{group__GPIO__Register__Masks_ga40757476c8889ca9d4cb7017b6c5ab60}{}\label{group__GPIO__Register__Masks_ga40757476c8889ca9d4cb7017b6c5ab60}

\item 
\#define {\bfseries G\+P\+I\+O\+\_\+\+P\+D\+I\+R\+\_\+\+P\+D\+I\+\_\+\+M\+A\+SK}~0x\+F\+F\+F\+F\+F\+F\+F\+Fu\hypertarget{group__GPIO__Register__Masks_gacb7c8cc976937906c8e803811a7fbb68}{}\label{group__GPIO__Register__Masks_gacb7c8cc976937906c8e803811a7fbb68}

\item 
\#define {\bfseries G\+P\+I\+O\+\_\+\+P\+D\+I\+R\+\_\+\+P\+D\+I\+\_\+\+S\+H\+I\+FT}~0\hypertarget{group__GPIO__Register__Masks_ga99fd9212dd769bb1964a28a864c6c741}{}\label{group__GPIO__Register__Masks_ga99fd9212dd769bb1964a28a864c6c741}

\item 
\#define {\bfseries G\+P\+I\+O\+\_\+\+P\+D\+I\+R\+\_\+\+P\+DI}(x)~(((uint32\+\_\+t)(((uint32\+\_\+t)(x))$<$$<$G\+P\+I\+O\+\_\+\+P\+D\+I\+R\+\_\+\+P\+D\+I\+\_\+\+S\+H\+I\+FT))\&G\+P\+I\+O\+\_\+\+P\+D\+I\+R\+\_\+\+P\+D\+I\+\_\+\+M\+A\+SK)\hypertarget{group__GPIO__Register__Masks_ga8f80c8e42743151c73569b5cef49f2b2}{}\label{group__GPIO__Register__Masks_ga8f80c8e42743151c73569b5cef49f2b2}

\item 
\#define {\bfseries G\+P\+I\+O\+\_\+\+P\+D\+D\+R\+\_\+\+P\+D\+D\+\_\+\+M\+A\+SK}~0x\+F\+F\+F\+F\+F\+F\+F\+Fu\hypertarget{group__GPIO__Register__Masks_ga67567a60f48d2bfb5584cd8de8936788}{}\label{group__GPIO__Register__Masks_ga67567a60f48d2bfb5584cd8de8936788}

\item 
\#define {\bfseries G\+P\+I\+O\+\_\+\+P\+D\+D\+R\+\_\+\+P\+D\+D\+\_\+\+S\+H\+I\+FT}~0\hypertarget{group__GPIO__Register__Masks_gacdd12c96f7650759c90a98bb606bd776}{}\label{group__GPIO__Register__Masks_gacdd12c96f7650759c90a98bb606bd776}

\item 
\#define {\bfseries G\+P\+I\+O\+\_\+\+P\+D\+D\+R\+\_\+\+P\+DD}(x)~(((uint32\+\_\+t)(((uint32\+\_\+t)(x))$<$$<$G\+P\+I\+O\+\_\+\+P\+D\+D\+R\+\_\+\+P\+D\+D\+\_\+\+S\+H\+I\+FT))\&G\+P\+I\+O\+\_\+\+P\+D\+D\+R\+\_\+\+P\+D\+D\+\_\+\+M\+A\+SK)\hypertarget{group__GPIO__Register__Masks_ga9836cb3ac719630f741fe6a0292083fc}{}\label{group__GPIO__Register__Masks_ga9836cb3ac719630f741fe6a0292083fc}

\end{DoxyCompactItemize}


\subsection{Detailed Description}
