// Seed: 3305891018
module module_0;
  reg id_1 = 1'd0;
  initial begin
    id_2 = #1 1'h0 == id_2;
    id_2 <= id_1;
  end
endmodule
module module_1 (
    input  tri0  id_0,
    output uwire id_1,
    output wor   id_2,
    input  tri   id_3,
    input  wor   id_4
);
  final begin
    if (id_0) begin
      $display(~id_4);
      if ((id_4 * 1) - 1) $display();
    end
  end
  wire id_6;
  module_0();
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  input wire id_5;
  input wire id_4;
  input wire id_3;
  output wire id_2;
  output wire id_1;
  wire id_7;
  assign id_2[1] = id_7;
  initial begin
    $display;
  end
  id_8 :
  assert property (@(posedge 1) (1))
  else $display;
  assign id_2 = id_4[1];
  wire id_9;
  module_0();
  wire id_10;
  assign id_7 = id_3;
endmodule
