

@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

0 non-gated/non-generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
3 gated/generated clock tree(s) driving 260 clock pin(s) of sequential element(s)
0 instances converted, 260 sequential instances remain driven by gated/generated clocks

================================================================================================== Gated/Generated Clocks ==================================================================================================
Clock Tree ID     Driving Element       Drive Element Type     Fanout     Sample Instance     Explanation                                                                                                                   
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       my_pll1.PLLInst_0     EHXPLLJ                239        ste1.ste_valid      Gating structure creates improper gating logic. See the Gated Clocks description in the user guide for conversion requirements
@K:CKID0002       my_pll2.PLLInst_0     EHXPLLJ                6          port2.count[0]      No gated clock conversion method for cell cell:LUCENT.FD1S3DX                                                                 
@K:CKID0003       port1.o_ws            FD1S3DX                15         ste1.sq1.FF_0       No gated clock conversion method for cell cell:LUCENT.FD1P3DX                                                                 
============================================================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]

