library ieee;
use ieee.std_logic_vector.all;
use ieee.numeric_std.all;

entity pipe_st1 is
	port(
		clk:		in std_logic;
		reset:	in std_logic;
		enable:	in std_logic;
		
	);
end pipe_st1;

