Loading db file '/usr/cad/CBDK/CBDK018_UMC_Faraday_v1.0/orig_lib/fsa0m_a/2009Q2v2.0/GENERIC_CORE/FrontEnd/synopsys/fsa0m_a_generic_core_ss1p62v125c.db'
Loading db file '/home/user2/vsd23/vsd2384/vsd_hw4/N26114447_9.8/sim/SRAM/SRAM_WC.db'
Loading db file '/home/user2/vsd23/vsd2384/vsd_hw4/N26114447_9.8/sim/data_array/data_array_WC.db'
Loading db file '/home/user2/vsd23/vsd2384/vsd_hw4/N26114447_9.8/sim/tag_array/tag_array_WC.db'
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Warning: Design has unannotated primary inputs. (PWR-414)
Warning: Design has unannotated sequential cell outputs. (PWR-415)
Warning: Design has unannotated black box outputs. (PWR-428)
 
****************************************
Report : power
        -analysis_effort low
Design : top
Version: P-2019.03-SP1-1
Date   : Tue Dec 19 11:59:07 2023
****************************************


Library(s) Used:

    fsa0m_a_generic_core_ss1p62v125c (File: /usr/cad/CBDK/CBDK018_UMC_Faraday_v1.0/orig_lib/fsa0m_a/2009Q2v2.0/GENERIC_CORE/FrontEnd/synopsys/fsa0m_a_generic_core_ss1p62v125c.db)
    SRAM_WC (File: /home/user2/vsd23/vsd2384/vsd_hw4/N26114447_9.8/sim/SRAM/SRAM_WC.db)
    tag_array_WC (File: /home/user2/vsd23/vsd2384/vsd_hw4/N26114447_9.8/sim/tag_array/tag_array_WC.db)
    data_array_WC (File: /home/user2/vsd23/vsd2384/vsd_hw4/N26114447_9.8/sim/data_array/data_array_WC.db)


Operating Conditions: WCCOM   Library: fsa0m_a_generic_core_ss1p62v125c
Wire Load Model Mode: enclosed

Design        Wire Load Model            Library
------------------------------------------------
top                    enG1000K          fsa0m_a_generic_core_ss1p62v125c
AXI                    enG5K             fsa0m_a_generic_core_ss1p62v125c
AR_FIFO_Master_to_AXI_1
                       enG5K             fsa0m_a_generic_core_ss1p62v125c
R_FIFO_AXI_to_Master_1 enG5K             fsa0m_a_generic_core_ss1p62v125c
AW_FIFO_Master_to_AXI  enG5K             fsa0m_a_generic_core_ss1p62v125c
W_FIFO_Master_to_AXI   enG5K             fsa0m_a_generic_core_ss1p62v125c
B_FIFO_AXI_to_Master   enG5K             fsa0m_a_generic_core_ss1p62v125c
CPU_wrapper            enG200K           fsa0m_a_generic_core_ss1p62v125c
AR_FIFO_AXI_to_Slave_5 enG5K             fsa0m_a_generic_core_ss1p62v125c
R_FIFO_Slave_to_AXI_5  enG5K             fsa0m_a_generic_core_ss1p62v125c
ROM_wrapper            enG5K             fsa0m_a_generic_core_ss1p62v125c
AW_FIFO_AXI_to_Slave_4 enG5K             fsa0m_a_generic_core_ss1p62v125c
W_FIFO_AXI_to_Slave_4  enG5K             fsa0m_a_generic_core_ss1p62v125c
B_FIFO_Slave_to_AXI_4  enG5K             fsa0m_a_generic_core_ss1p62v125c
SRAM_wrapper_1         enG500K           fsa0m_a_generic_core_ss1p62v125c
sctrl_wrapper          enG30K            fsa0m_a_generic_core_ss1p62v125c
WDT_wrapper            enG5K             fsa0m_a_generic_core_ss1p62v125c
DRAM_wrapper           enG5K             fsa0m_a_generic_core_ss1p62v125c
Default_Slave          enG5K             fsa0m_a_generic_core_ss1p62v125c
AR_channel             enG5K             fsa0m_a_generic_core_ss1p62v125c
R_channel              enG5K             fsa0m_a_generic_core_ss1p62v125c
AW_channel             enG5K             fsa0m_a_generic_core_ss1p62v125c
W_channel              enG5K             fsa0m_a_generic_core_ss1p62v125c
B_channel              enG5K             fsa0m_a_generic_core_ss1p62v125c
CPU                    enG100K           fsa0m_a_generic_core_ss1p62v125c
L1C_inst               enG50K            fsa0m_a_generic_core_ss1p62v125c
L1C_data               enG50K            fsa0m_a_generic_core_ss1p62v125c
sensor_ctrl            enG30K            fsa0m_a_generic_core_ss1p62v125c
WDT                    enG5K             fsa0m_a_generic_core_ss1p62v125c
Forwarding             enG5K             fsa0m_a_generic_core_ss1p62v125c
PC                     enG5K             fsa0m_a_generic_core_ss1p62v125c
IFID                   enG5K             fsa0m_a_generic_core_ss1p62v125c
HazardDetection        enG5K             fsa0m_a_generic_core_ss1p62v125c
ControlUnit            enG5K             fsa0m_a_generic_core_ss1p62v125c
RegisterFile           enG30K            fsa0m_a_generic_core_ss1p62v125c
CSR                    enG5K             fsa0m_a_generic_core_ss1p62v125c
ImmGen                 enG5K             fsa0m_a_generic_core_ss1p62v125c
IDEX                   enG5K             fsa0m_a_generic_core_ss1p62v125c
ALU                    enG50K            fsa0m_a_generic_core_ss1p62v125c
ALUCSR                 enG5K             fsa0m_a_generic_core_ss1p62v125c
EXMEM                  enG5K             fsa0m_a_generic_core_ss1p62v125c
MEMWB                  enG5K             fsa0m_a_generic_core_ss1p62v125c
data_array_wrapper_1   enG50K            fsa0m_a_generic_core_ss1p62v125c
tag_array_wrapper_1    enG10K            fsa0m_a_generic_core_ss1p62v125c
AR_FIFO_Master_to_AXI_0
                       enG5K             fsa0m_a_generic_core_ss1p62v125c
R_FIFO_AXI_to_Master_0 enG5K             fsa0m_a_generic_core_ss1p62v125c
AR_FIFO_AXI_to_Slave_0 enG5K             fsa0m_a_generic_core_ss1p62v125c
AR_FIFO_AXI_to_Slave_1 enG5K             fsa0m_a_generic_core_ss1p62v125c
AR_FIFO_AXI_to_Slave_2 enG5K             fsa0m_a_generic_core_ss1p62v125c
AR_FIFO_AXI_to_Slave_3 enG5K             fsa0m_a_generic_core_ss1p62v125c
AR_FIFO_AXI_to_Slave_4 enG5K             fsa0m_a_generic_core_ss1p62v125c
R_FIFO_Slave_to_AXI_0  enG5K             fsa0m_a_generic_core_ss1p62v125c
R_FIFO_Slave_to_AXI_1  enG5K             fsa0m_a_generic_core_ss1p62v125c
R_FIFO_Slave_to_AXI_2  enG5K             fsa0m_a_generic_core_ss1p62v125c
R_FIFO_Slave_to_AXI_3  enG5K             fsa0m_a_generic_core_ss1p62v125c
R_FIFO_Slave_to_AXI_4  enG5K             fsa0m_a_generic_core_ss1p62v125c
AW_FIFO_AXI_to_Slave_0 enG5K             fsa0m_a_generic_core_ss1p62v125c
AW_FIFO_AXI_to_Slave_1 enG5K             fsa0m_a_generic_core_ss1p62v125c
AW_FIFO_AXI_to_Slave_2 enG5K             fsa0m_a_generic_core_ss1p62v125c
AW_FIFO_AXI_to_Slave_3 enG5K             fsa0m_a_generic_core_ss1p62v125c
W_FIFO_AXI_to_Slave_0  enG5K             fsa0m_a_generic_core_ss1p62v125c
W_FIFO_AXI_to_Slave_1  enG5K             fsa0m_a_generic_core_ss1p62v125c
W_FIFO_AXI_to_Slave_2  enG5K             fsa0m_a_generic_core_ss1p62v125c
W_FIFO_AXI_to_Slave_3  enG5K             fsa0m_a_generic_core_ss1p62v125c
B_FIFO_Slave_to_AXI_0  enG5K             fsa0m_a_generic_core_ss1p62v125c
B_FIFO_Slave_to_AXI_1  enG5K             fsa0m_a_generic_core_ss1p62v125c
B_FIFO_Slave_to_AXI_2  enG5K             fsa0m_a_generic_core_ss1p62v125c
B_FIFO_Slave_to_AXI_3  enG5K             fsa0m_a_generic_core_ss1p62v125c
SRAM_wrapper_0         enG500K           fsa0m_a_generic_core_ss1p62v125c
data_array_wrapper_0   enG50K            fsa0m_a_generic_core_ss1p62v125c
tag_array_wrapper_0    enG10K            fsa0m_a_generic_core_ss1p62v125c
WDT_DW01_inc_0         enG5K             fsa0m_a_generic_core_ss1p62v125c
WDT_DW_cmp_0           enG5K             fsa0m_a_generic_core_ss1p62v125c
SRAM_wrapper_0_DW01_add_0
                       enG5K             fsa0m_a_generic_core_ss1p62v125c
SRAM_wrapper_1_DW01_add_0
                       enG5K             fsa0m_a_generic_core_ss1p62v125c
ROM_wrapper_DW01_add_0 enG5K             fsa0m_a_generic_core_ss1p62v125c
CPU_DW01_add_0         enG5K             fsa0m_a_generic_core_ss1p62v125c
ALU_DW01_cmp2_2        enG5K             fsa0m_a_generic_core_ss1p62v125c
ALU_DW01_cmp2_3        enG5K             fsa0m_a_generic_core_ss1p62v125c
ALU_DW01_sub_1         enG5K             fsa0m_a_generic_core_ss1p62v125c
ALU_DW01_add_1         enG5K             fsa0m_a_generic_core_ss1p62v125c
CSR_DW01_inc_2         enG5K             fsa0m_a_generic_core_ss1p62v125c
CSR_DW01_inc_3         enG5K             fsa0m_a_generic_core_ss1p62v125c
CPU_DW01_add_2         enG5K             fsa0m_a_generic_core_ss1p62v125c
ALU_DW_mult_uns_8      enG30K            fsa0m_a_generic_core_ss1p62v125c
ALU_DW_mult_uns_10     enG30K            fsa0m_a_generic_core_ss1p62v125c
ALU_DW_mult_tc_5       enG30K            fsa0m_a_generic_core_ss1p62v125c


Global Operating Voltage = 1.62 
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000pf
    Time Units = 1ns
    Dynamic Power Units = 1mW    (derived from V,C,T units)
    Leakage Power Units = 1pW


  Cell Internal Power  = 265.4937 mW   (99%)
  Net Switching Power  =   2.4943 mW    (1%)
                         ---------
Total Dynamic Power    = 267.9879 mW  (100%)

Cell Leakage Power     =   1.3477 mW


                 Internal         Switching           Leakage            Total
Power Group      Power            Power               Power              Power   (   %    )  Attrs
--------------------------------------------------------------------------------------------------
io_pad             0.0000            0.0000            0.0000            0.0000  (   0.00%)
memory           239.5158            0.1624        1.2679e+09          240.9461  (  89.46%)
black_box          0.0000            0.0000            0.0000            0.0000  (   0.00%)
clock_network      0.0000            0.0000            0.0000            0.0000  (   0.00%)
register          25.4060        1.5817e-02        2.9598e+07           25.4512  (   9.45%)
sequential         0.0000            0.0000            0.0000            0.0000  (   0.00%)
combinational      0.5722            2.3160        5.0152e+07            2.9383  (   1.09%)
--------------------------------------------------------------------------------------------------
Total            265.4940 mW         2.4942 mW     1.3477e+09 pW       269.3356 mW
1
