xi1 a<3> a<2> a<1> a<0> b<3> b<2> b<1> b<0> ci c_1 s_1<3> s_1<2> s_1<1> s_1<0> cad6_4B_RCA_schematic
xi0 a<3> a<2> a<1> a<0> b<3> b<2> b<1> b<0> ci c_0 s_0<3> s_0<2> s_0<1> s_0<0> cad6_4B_RCA_schematic
xi3<3> s_0<3> s_1<3> ci s<3> MUX2_X1
xi3<2> s_0<2> s_1<2> ci s<2> MUX2_X1
xi3<1> s_0<1> s_1<1> ci s<1> MUX2_X1
xi3<0> s_0<0> s_1<0> ci s<0> MUX2_X1
xi2 c_0 c_1 ci co MUX2_X1
.ends cad6_4B_CSA_schematic
** End of subcircuit definition.
