[
	{
		"original_line": "      V(demod_gnd) <+ 0.0;", 
		"bug_line": "      V(demod_gnd) <+ 0.0",
		"error_description": "Missing semicolon at the end of the contribution statement"
	},
	{
		"original_line": "parameter real rf_gain = 1;", 
		"bug_line": "parameter real rf_gain = 1",
		"error_description": "Missing semicolon at the end of parameter declaration"
	},
	{
		"original_line": "      V(vdetect) <+ abs(vrf);", 
		"bug_line": "      V(vdetect) <+ abs(vrf)",
		"error_description": "Missing semicolon at the end of the assignment statement"
	},
	{
		"original_line": "   svcvs #(.gain(1),.poles({-af_wn,0,-af_wn,0})) ", 
		"bug_line": "   svcvs #(.gain(1),.poles({-af_wn 0,-af_wn,0})) ",
		"error_description": "Missing comma between array elements causes invalid token sequence (-af_wn 0 interpreted as separate tokens without operator)"
	},
	{
		"original_line": "               af_filter (vaf,demod_gnd,vdetect,demod_gnd);", 
		"bug_line": "               af_filter (vaf demod_gnd,vdetect,demod_gnd);",
		"error_description": "Missing comma between port connections in module instantiation. The tokens 'vaf demod_gnd' are interpreted as two separate arguments without a separator, causing a syntax error."
	},
	{
		"original_line": "module am_demodulator(vin, vout);", 
		"bug_line": "module am_demodulator(vin vout);",
		"error_description": "Missing comma between port identifiers 'vin' and 'vout' in the module port list"
	},
	{
		"original_line": "parameter real af_gain = 1;", 
		"bug_line": "parameter real af_gain = 1",
		"error_description": "Missing semicolon at end of parameter declaration"
	},
	{
		"original_line": "   analog begin", 
		"bug_line": "   analog begn",
		"error_description": "Misspelled 'begin' keyword as 'begn' causing unrecognized block start"
	},
	{
		"original_line": "electrical  vin, vout;", 
		"bug_line": "electrical  vin vout;",
		"error_description": "Missing comma between signal declarations in the port list, causing a syntax error where the compiler expects a comma separator between identifiers 'vin' and 'vout'"
	},
	{
		"original_line": "      V(vdetect) <+ abs(vrf);", 
		"bug_line": "      V(vdetect) <+ abs(vrf)",
		"error_description": "Missing semicolon at the end of the contribution statement"
	},
	{
		"original_line": "parameter real af_gain = 1;", 
		"bug_line": "parameter real af_gain = 1",
		"error_description": "Missing semicolon at the end of the parameter declaration"
	},
	{
		"original_line": "   analog begin", 
		"bug_line": "   analg begin",
		"error_description": "Misspelled keyword 'analog' as 'analg', which is not a valid VerilogA keyword for starting an analog block."
	},
	{
		"original_line": "   svcvs #(.gain(1),.poles({-af_wn,0,-af_wn,0})) ", 
		"bug_line": "   svcvs #(.gain(1),.poles({-af_wn,0,-af_wn 0})) ",
		"error_description": "Missing comma between array elements in the poles parameter assignment"
	},
	{
		"original_line": "module am_demodulator(vin, vout);", 
		"bug_line": "moduel am_demodulator(vin, vout);",
		"error_description": "Misspelled keyword 'module' as 'moduel', causing unrecognized declaration syntax"
	},
	{
		"original_line": "   real vrf;", 
		"bug_line": "   real vrf",
		"error_description": "Missing semicolon at the end of the variable declaration statement"
	},
	{
		"original_line": "      V(vout) <+ af_gain*V(vaf) + af_lev_shift;", 
		"bug_line": "      V(vout) <+ af_gain V(vaf) + af_lev_shift;",
		"error_description": "Missing multiplication operator '*' between 'af_gain' and 'V(vaf)', causing invalid token sequence where a variable directly precedes a function call."
	},
	{
		"original_line": "   svcvs #(.gain(1),.poles({-af_wn,0,-af_wn,0})) ", 
		"bug_line": "   svcvs #(.gain(1),.poles({-af_wn,0,-af_wn,0) ",
		"error_description": "Missing closing curly brace '}' for the array in the poles parameter, causing unbalanced braces syntax error"
	},
	{
		"original_line": "               af_filter (vaf,demod_gnd,vdetect,demod_gnd);", 
		"bug_line": "               af_filter (vaf,demod_gnd,vdetect,demod_gnd;",
		"error_description": "Missing closing parenthesis for the module instance argument list, leaving the expression unterminated."
	},
	{
		"original_line": "V(demod_gnd) <+ 0.0;", 
		"bug_line": "V(demod_gnd <+ 0.0;",
		"error_description": "Missing closing parenthesis ')' for the voltage access function call. The expression should be V(demod_gnd) but is written as V(demod_gnd which leaves the function call unclosed."
	},
	{
		"original_line": "parameter real rf_gain = 1;", 
		"bug_line": "parameter real rf_gain = 1",
		"error_description": "Missing semicolon at the end of the parameter declaration"
	}
]