;redcode
;assert 1
	SPL 0, -1
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	DJN -1, @-20
	ADD <127, @106
	ADD <127, @106
	SUB #20, @106
	SUB #20, @106
	SUB 3, 20
	SUB -17, <-32
	MOV 320, -12
	ADD <127, @100
	MOV -1, <-20
	MOV #102, -101
	MOV #102, -101
	SPL <3
	SUB 3, 20
	JMN 127, #106
	ADD <127, @100
	SUB #102, -101
	MOV -17, <-32
	JMN 127, #106
	ADD <127, @100
	ADD <127, @100
	ADD 30, 5
	ADD 30, 5
	SPL <121, 103
	SUB 0, 2
	SUB @127, 106
	ADD 210, 30
	SUB @127, 106
	SUB @127, 106
	SUB 12, @10
	ADD #110, 9
	ADD #110, 9
	SUB #102, -101
	SUB #102, -101
	SUB #102, -101
	CMP -207, <-120
	SUB 3, 20
	CMP -207, <-120
	ADD 270, 60
	SPL 0, -1
	SPL 0, -1
	MOV -1, <-20
	SPL 0, -1
	MOV -7, <-20
	SPL 0, -1
	CMP -207, <-120
	MOV -7, <-20
