{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1621938392029 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1621938392030 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 25 18:26:31 2021 " "Processing started: Tue May 25 18:26:31 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1621938392030 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1621938392030 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off FSM -c FSM --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off FSM -c FSM --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1621938392030 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1621938392401 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1621938392402 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsm_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file fsm_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 FSM_TB " "Found entity 1: FSM_TB" {  } { { "FSM_TB.v" "" { Text "C:/USYD/2021 SEMESTER 1/ELEC2602/Project/FSM/FSM_TB.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621938398536 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1621938398536 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsm_state_register.v 1 1 " "Found 1 design units, including 1 entities, in source file fsm_state_register.v" { { "Info" "ISGN_ENTITY_NAME" "1 FSM_state_register " "Found entity 1: FSM_state_register" {  } { { "FSM_state_register.v" "" { Text "C:/USYD/2021 SEMESTER 1/ELEC2602/Project/FSM/FSM_state_register.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621938398537 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1621938398537 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsm_next_state.v 1 1 " "Found 1 design units, including 1 entities, in source file fsm_next_state.v" { { "Info" "ISGN_ENTITY_NAME" "1 FSM_next_state " "Found entity 1: FSM_next_state" {  } { { "FSM_next_state.v" "" { Text "C:/USYD/2021 SEMESTER 1/ELEC2602/Project/FSM/FSM_next_state.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621938398539 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1621938398539 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsm_given_state.v 1 1 " "Found 1 design units, including 1 entities, in source file fsm_given_state.v" { { "Info" "ISGN_ENTITY_NAME" "1 FSM_given_state " "Found entity 1: FSM_given_state" {  } { { "FSM_given_state.v" "" { Text "C:/USYD/2021 SEMESTER 1/ELEC2602/Project/FSM/FSM_given_state.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621938398540 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1621938398540 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsm_combin.v 1 1 " "Found 1 design units, including 1 entities, in source file fsm_combin.v" { { "Info" "ISGN_ENTITY_NAME" "1 FSM_combin " "Found entity 1: FSM_combin" {  } { { "FSM_combin.v" "" { Text "C:/USYD/2021 SEMESTER 1/ELEC2602/Project/FSM/FSM_combin.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621938398542 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1621938398542 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "FSM_TB " "Elaborating entity \"FSM_TB\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1621938398572 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FSM_combin FSM_combin:combin_f " "Elaborating entity \"FSM_combin\" for hierarchy \"FSM_combin:combin_f\"" {  } { { "FSM_TB.v" "combin_f" { Text "C:/USYD/2021 SEMESTER 1/ELEC2602/Project/FSM/FSM_TB.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1621938398573 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FSM_next_state FSM_combin:combin_f\|FSM_next_state:n_s " "Elaborating entity \"FSM_next_state\" for hierarchy \"FSM_combin:combin_f\|FSM_next_state:n_s\"" {  } { { "FSM_combin.v" "n_s" { Text "C:/USYD/2021 SEMESTER 1/ELEC2602/Project/FSM/FSM_combin.v" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1621938398574 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FSM_state_register FSM_combin:combin_f\|FSM_state_register:s_r " "Elaborating entity \"FSM_state_register\" for hierarchy \"FSM_combin:combin_f\|FSM_state_register:s_r\"" {  } { { "FSM_combin.v" "s_r" { Text "C:/USYD/2021 SEMESTER 1/ELEC2602/Project/FSM/FSM_combin.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1621938398576 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FSM_given_state FSM_combin:combin_f\|FSM_given_state:g_s " "Elaborating entity \"FSM_given_state\" for hierarchy \"FSM_combin:combin_f\|FSM_given_state:g_s\"" {  } { { "FSM_combin.v" "g_s" { Text "C:/USYD/2021 SEMESTER 1/ELEC2602/Project/FSM/FSM_combin.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1621938398577 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "instruction_F FSM_given_state.v(15) " "Verilog HDL Always Construct warning at FSM_given_state.v(15): variable \"instruction_F\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "FSM_given_state.v" "" { Text "C:/USYD/2021 SEMESTER 1/ELEC2602/Project/FSM/FSM_given_state.v" 15 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1621938398577 "|FSM_TB|FSM_combin:combin_f|FSM_given_state:g_s"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "instruction_F FSM_given_state.v(16) " "Verilog HDL Always Construct warning at FSM_given_state.v(16): variable \"instruction_F\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "FSM_given_state.v" "" { Text "C:/USYD/2021 SEMESTER 1/ELEC2602/Project/FSM/FSM_given_state.v" 16 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1621938398577 "|FSM_TB|FSM_combin:combin_f|FSM_given_state:g_s"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "instruction_F FSM_given_state.v(17) " "Verilog HDL Always Construct warning at FSM_given_state.v(17): variable \"instruction_F\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "FSM_given_state.v" "" { Text "C:/USYD/2021 SEMESTER 1/ELEC2602/Project/FSM/FSM_given_state.v" 17 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1621938398577 "|FSM_TB|FSM_combin:combin_f|FSM_given_state:g_s"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "instruction_F FSM_given_state.v(18) " "Verilog HDL Always Construct warning at FSM_given_state.v(18): variable \"instruction_F\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "FSM_given_state.v" "" { Text "C:/USYD/2021 SEMESTER 1/ELEC2602/Project/FSM/FSM_given_state.v" 18 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1621938398578 "|FSM_TB|FSM_combin:combin_f|FSM_given_state:g_s"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "instruction_F FSM_given_state.v(19) " "Verilog HDL Always Construct warning at FSM_given_state.v(19): variable \"instruction_F\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "FSM_given_state.v" "" { Text "C:/USYD/2021 SEMESTER 1/ELEC2602/Project/FSM/FSM_given_state.v" 19 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1621938398578 "|FSM_TB|FSM_combin:combin_f|FSM_given_state:g_s"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "instruction_F FSM_given_state.v(20) " "Verilog HDL Always Construct warning at FSM_given_state.v(20): variable \"instruction_F\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "FSM_given_state.v" "" { Text "C:/USYD/2021 SEMESTER 1/ELEC2602/Project/FSM/FSM_given_state.v" 20 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1621938398578 "|FSM_TB|FSM_combin:combin_f|FSM_given_state:g_s"}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 7 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4769 " "Peak virtual memory: 4769 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1621938398637 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 25 18:26:38 2021 " "Processing ended: Tue May 25 18:26:38 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1621938398637 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1621938398637 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1621938398637 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1621938398637 ""}
