<stg><name>expandKey</name>


<trans_list>

<trans id="173" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="174" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="189" from="3" to="9">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="190" from="3" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="184" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="185" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="186" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="187" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="188" from="8" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader1.preheader:8  %key_7_read_1 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %key_7_read)

]]></Node>
<StgValue><ssdm name="key_7_read_1"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader1.preheader:9  %key_6_read_1 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %key_6_read)

]]></Node>
<StgValue><ssdm name="key_6_read_1"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader1.preheader:10  %key_5_read_1 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %key_5_read)

]]></Node>
<StgValue><ssdm name="key_5_read_1"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader1.preheader:11  %key_4_read_1 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %key_4_read)

]]></Node>
<StgValue><ssdm name="key_4_read_1"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader1.preheader:12  %key_3_read_1 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %key_3_read)

]]></Node>
<StgValue><ssdm name="key_3_read_1"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader1.preheader:13  %key_2_read_1 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %key_2_read)

]]></Node>
<StgValue><ssdm name="key_2_read_1"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader1.preheader:14  %key_1_read_1 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %key_1_read)

]]></Node>
<StgValue><ssdm name="key_1_read_1"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader1.preheader:15  %key_0_read_1 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %key_0_read)

]]></Node>
<StgValue><ssdm name="key_0_read_1"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1.preheader:16  %expandedKey_0_addr = getelementptr [44 x i8]* %expandedKey_0, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="expandedKey_0_addr"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
.preheader1.preheader:17  store i8 %key_0_read_1, i8* %expandedKey_0_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln136"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1.preheader:18  %expandedKey_1_addr = getelementptr [44 x i8]* %expandedKey_1, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="expandedKey_1_addr"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
.preheader1.preheader:19  store i8 %key_1_read_1, i8* %expandedKey_1_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln136"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1.preheader:20  %expandedKey_2_addr = getelementptr [44 x i8]* %expandedKey_2, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="expandedKey_2_addr"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
.preheader1.preheader:21  store i8 %key_2_read_1, i8* %expandedKey_2_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln136"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1.preheader:22  %expandedKey_3_addr = getelementptr [44 x i8]* %expandedKey_3, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="expandedKey_3_addr"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
.preheader1.preheader:23  store i8 %key_3_read_1, i8* %expandedKey_3_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln136"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1.preheader:24  %expandedKey_0_addr_1 = getelementptr [44 x i8]* %expandedKey_0, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="expandedKey_0_addr_1"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
.preheader1.preheader:25  store i8 %key_4_read_1, i8* %expandedKey_0_addr_1, align 1

]]></Node>
<StgValue><ssdm name="store_ln136"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1.preheader:26  %expandedKey_1_addr_1 = getelementptr [44 x i8]* %expandedKey_1, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="expandedKey_1_addr_1"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
.preheader1.preheader:27  store i8 %key_5_read_1, i8* %expandedKey_1_addr_1, align 1

]]></Node>
<StgValue><ssdm name="store_ln136"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1.preheader:28  %expandedKey_2_addr_1 = getelementptr [44 x i8]* %expandedKey_2, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="expandedKey_2_addr_1"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
.preheader1.preheader:29  store i8 %key_6_read_1, i8* %expandedKey_2_addr_1, align 1

]]></Node>
<StgValue><ssdm name="store_ln136"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1.preheader:30  %expandedKey_3_addr_1 = getelementptr [44 x i8]* %expandedKey_3, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="expandedKey_3_addr_1"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
.preheader1.preheader:31  store i8 %key_7_read_1, i8* %expandedKey_3_addr_1, align 1

]]></Node>
<StgValue><ssdm name="store_ln136"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="34" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader1.preheader:0  %key_15_read_1 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %key_15_read)

]]></Node>
<StgValue><ssdm name="key_15_read_1"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader1.preheader:1  %key_14_read_1 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %key_14_read)

]]></Node>
<StgValue><ssdm name="key_14_read_1"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader1.preheader:2  %key_13_read_1 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %key_13_read)

]]></Node>
<StgValue><ssdm name="key_13_read_1"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader1.preheader:3  %key_12_read_1 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %key_12_read)

]]></Node>
<StgValue><ssdm name="key_12_read_1"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader1.preheader:4  %key_11_read_1 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %key_11_read)

]]></Node>
<StgValue><ssdm name="key_11_read_1"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader1.preheader:5  %key_10_read_1 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %key_10_read)

]]></Node>
<StgValue><ssdm name="key_10_read_1"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader1.preheader:6  %key_9_read_1 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %key_9_read)

]]></Node>
<StgValue><ssdm name="key_9_read_1"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader1.preheader:7  %key_8_read_1 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %key_8_read)

]]></Node>
<StgValue><ssdm name="key_8_read_1"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1.preheader:32  %expandedKey_0_addr_2 = getelementptr [44 x i8]* %expandedKey_0, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="expandedKey_0_addr_2"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
.preheader1.preheader:33  store i8 %key_8_read_1, i8* %expandedKey_0_addr_2, align 1

]]></Node>
<StgValue><ssdm name="store_ln136"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1.preheader:34  %expandedKey_1_addr_2 = getelementptr [44 x i8]* %expandedKey_1, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="expandedKey_1_addr_2"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
.preheader1.preheader:35  store i8 %key_9_read_1, i8* %expandedKey_1_addr_2, align 1

]]></Node>
<StgValue><ssdm name="store_ln136"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1.preheader:36  %expandedKey_2_addr_2 = getelementptr [44 x i8]* %expandedKey_2, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="expandedKey_2_addr_2"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
.preheader1.preheader:37  store i8 %key_10_read_1, i8* %expandedKey_2_addr_2, align 1

]]></Node>
<StgValue><ssdm name="store_ln136"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1.preheader:38  %expandedKey_3_addr_2 = getelementptr [44 x i8]* %expandedKey_3, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="expandedKey_3_addr_2"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
.preheader1.preheader:39  store i8 %key_11_read_1, i8* %expandedKey_3_addr_2, align 1

]]></Node>
<StgValue><ssdm name="store_ln136"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1.preheader:40  %expandedKey_0_addr_3 = getelementptr [44 x i8]* %expandedKey_0, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="expandedKey_0_addr_3"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
.preheader1.preheader:41  store i8 %key_12_read_1, i8* %expandedKey_0_addr_3, align 1

]]></Node>
<StgValue><ssdm name="store_ln136"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1.preheader:42  %expandedKey_1_addr_3 = getelementptr [44 x i8]* %expandedKey_1, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="expandedKey_1_addr_3"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
.preheader1.preheader:43  store i8 %key_13_read_1, i8* %expandedKey_1_addr_3, align 1

]]></Node>
<StgValue><ssdm name="store_ln136"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1.preheader:44  %expandedKey_2_addr_3 = getelementptr [44 x i8]* %expandedKey_2, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="expandedKey_2_addr_3"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
.preheader1.preheader:45  store i8 %key_14_read_1, i8* %expandedKey_2_addr_3, align 1

]]></Node>
<StgValue><ssdm name="store_ln136"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1.preheader:46  %expandedKey_3_addr_3 = getelementptr [44 x i8]* %expandedKey_3, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="expandedKey_3_addr_3"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
.preheader1.preheader:47  store i8 %key_15_read_1, i8* %expandedKey_3_addr_3, align 1

]]></Node>
<StgValue><ssdm name="store_ln136"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="0" op_0_bw="0">
<![CDATA[
.preheader1.preheader:48  br label %.preheader1

]]></Node>
<StgValue><ssdm name="br_ln139"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="59" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
.preheader1:0  %currentSize_0 = phi i8 [ %currentSize, %EX_WHILE ], [ 16, %.preheader1.preheader ]

]]></Node>
<StgValue><ssdm name="currentSize_0"/></StgValue>
</operation>

<operation id="60" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.preheader1:1  %iteration_assign = phi i32 [ %rconIteration_1, %EX_WHILE ], [ 1, %.preheader1.preheader ]

]]></Node>
<StgValue><ssdm name="iteration_assign"/></StgValue>
</operation>

<operation id="61" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader1:2  %icmp_ln139 = icmp ult i8 %currentSize_0, -80

]]></Node>
<StgValue><ssdm name="icmp_ln139"/></StgValue>
</operation>

<operation id="62" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader1:3  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 40, i64 40, i64 40)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="63" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader1:4  br i1 %icmp_ln139, label %EX_WHILE, label %0

]]></Node>
<StgValue><ssdm name="br_ln139"/></StgValue>
</operation>

<operation id="64" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="4" op_0_bw="8">
<![CDATA[
EX_WHILE:0  %trunc_ln139 = trunc i8 %currentSize_0 to i4

]]></Node>
<StgValue><ssdm name="trunc_ln139"/></StgValue>
</operation>

<operation id="65" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
EX_WHILE:4  %add_ln145 = add i8 -4, %currentSize_0

]]></Node>
<StgValue><ssdm name="add_ln145"/></StgValue>
</operation>

<operation id="66" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="6" op_0_bw="6" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
EX_WHILE:5  %lshr_ln = call i6 @_ssdm_op_PartSelect.i6.i8.i32.i32(i8 %add_ln145, i32 2, i32 7)

]]></Node>
<StgValue><ssdm name="lshr_ln"/></StgValue>
</operation>

<operation id="67" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="64" op_0_bw="6">
<![CDATA[
EX_WHILE:6  %zext_ln145 = zext i6 %lshr_ln to i64

]]></Node>
<StgValue><ssdm name="zext_ln145"/></StgValue>
</operation>

<operation id="68" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
EX_WHILE:7  %expandedKey_0_addr_4 = getelementptr [44 x i8]* %expandedKey_0, i64 0, i64 %zext_ln145

]]></Node>
<StgValue><ssdm name="expandedKey_0_addr_4"/></StgValue>
</operation>

<operation id="69" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="8" op_0_bw="6">
<![CDATA[
EX_WHILE:8  %t_0_3 = load i8* %expandedKey_0_addr_4, align 1

]]></Node>
<StgValue><ssdm name="t_0_3"/></StgValue>
</operation>

<operation id="70" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
EX_WHILE:19  %add_ln145_3 = add i8 -1, %currentSize_0

]]></Node>
<StgValue><ssdm name="add_ln145_3"/></StgValue>
</operation>

<operation id="71" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="6" op_0_bw="6" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
EX_WHILE:20  %lshr_ln145_3 = call i6 @_ssdm_op_PartSelect.i6.i8.i32.i32(i8 %add_ln145_3, i32 2, i32 7)

]]></Node>
<StgValue><ssdm name="lshr_ln145_3"/></StgValue>
</operation>

<operation id="72" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="64" op_0_bw="6">
<![CDATA[
EX_WHILE:21  %zext_ln145_3 = zext i6 %lshr_ln145_3 to i64

]]></Node>
<StgValue><ssdm name="zext_ln145_3"/></StgValue>
</operation>

<operation id="73" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
EX_WHILE:22  %expandedKey_3_addr_4 = getelementptr [44 x i8]* %expandedKey_3, i64 0, i64 %zext_ln145_3

]]></Node>
<StgValue><ssdm name="expandedKey_3_addr_4"/></StgValue>
</operation>

<operation id="74" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="8" op_0_bw="6">
<![CDATA[
EX_WHILE:23  %t_3_1 = load i8* %expandedKey_3_addr_4, align 1

]]></Node>
<StgValue><ssdm name="t_3_1"/></StgValue>
</operation>

<operation id="75" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
EX_WHILE:24  %icmp_ln151 = icmp eq i4 %trunc_ln139, 0

]]></Node>
<StgValue><ssdm name="icmp_ln151"/></StgValue>
</operation>

<operation id="76" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
EX_WHILE:25  %rconIteration = add nsw i32 1, %iteration_assign

]]></Node>
<StgValue><ssdm name="rconIteration"/></StgValue>
</operation>

<operation id="77" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="8" op_0_bw="32">
<![CDATA[
EX_WHILE:38  %trunc_ln114 = trunc i32 %iteration_assign to i8

]]></Node>
<StgValue><ssdm name="trunc_ln114"/></StgValue>
</operation>

<operation id="78" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="64" op_0_bw="8">
<![CDATA[
EX_WHILE:39  %zext_ln97 = zext i8 %trunc_ln114 to i64

]]></Node>
<StgValue><ssdm name="zext_ln97"/></StgValue>
</operation>

<operation id="79" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
EX_WHILE:40  %Rcon_addr = getelementptr inbounds [255 x i8]* @Rcon, i64 0, i64 %zext_ln97

]]></Node>
<StgValue><ssdm name="Rcon_addr"/></StgValue>
</operation>

<operation id="80" st_id="3" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="8" op_0_bw="8">
<![CDATA[
EX_WHILE:41  %Rcon_load = load i8* %Rcon_addr, align 1

]]></Node>
<StgValue><ssdm name="Rcon_load"/></StgValue>
</operation>

<operation id="81" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
EX_WHILE:47  %rconIteration_1 = select i1 %icmp_ln151, i32 %rconIteration, i32 %iteration_assign

]]></Node>
<StgValue><ssdm name="rconIteration_1"/></StgValue>
</operation>

<operation id="82" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
EX_WHILE:49  %add_ln170 = add i8 -16, %currentSize_0

]]></Node>
<StgValue><ssdm name="add_ln170"/></StgValue>
</operation>

<operation id="83" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="6" op_0_bw="6" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
EX_WHILE:50  %lshr_ln1 = call i6 @_ssdm_op_PartSelect.i6.i8.i32.i32(i8 %add_ln170, i32 2, i32 7)

]]></Node>
<StgValue><ssdm name="lshr_ln1"/></StgValue>
</operation>

<operation id="84" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="64" op_0_bw="6">
<![CDATA[
EX_WHILE:51  %zext_ln170 = zext i6 %lshr_ln1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln170"/></StgValue>
</operation>

<operation id="85" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
EX_WHILE:52  %expandedKey_0_addr_5 = getelementptr [44 x i8]* %expandedKey_0, i64 0, i64 %zext_ln170

]]></Node>
<StgValue><ssdm name="expandedKey_0_addr_5"/></StgValue>
</operation>

<operation id="86" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="8" op_0_bw="6">
<![CDATA[
EX_WHILE:53  %expandedKey_0_load = load i8* %expandedKey_0_addr_5, align 1

]]></Node>
<StgValue><ssdm name="expandedKey_0_load"/></StgValue>
</operation>

<operation id="87" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
EX_WHILE:59  %or_ln172 = or i8 %currentSize_0, 1

]]></Node>
<StgValue><ssdm name="or_ln172"/></StgValue>
</operation>

<operation id="88" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="9" op_0_bw="8">
<![CDATA[
EX_WHILE:60  %zext_ln172 = zext i8 %or_ln172 to i9

]]></Node>
<StgValue><ssdm name="zext_ln172"/></StgValue>
</operation>

<operation id="89" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
EX_WHILE:61  %add_ln170_1 = add i9 -16, %zext_ln172

]]></Node>
<StgValue><ssdm name="add_ln170_1"/></StgValue>
</operation>

<operation id="90" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="7" op_0_bw="7" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
EX_WHILE:62  %trunc_ln1 = call i7 @_ssdm_op_PartSelect.i7.i9.i32.i32(i9 %add_ln170_1, i32 2, i32 8)

]]></Node>
<StgValue><ssdm name="trunc_ln1"/></StgValue>
</operation>

<operation id="91" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="30" op_0_bw="7">
<![CDATA[
EX_WHILE:63  %sext_ln170 = sext i7 %trunc_ln1 to i30

]]></Node>
<StgValue><ssdm name="sext_ln170"/></StgValue>
</operation>

<operation id="92" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="64" op_0_bw="30">
<![CDATA[
EX_WHILE:64  %zext_ln170_1 = zext i30 %sext_ln170 to i64

]]></Node>
<StgValue><ssdm name="zext_ln170_1"/></StgValue>
</operation>

<operation id="93" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
EX_WHILE:65  %expandedKey_1_addr_5 = getelementptr [44 x i8]* %expandedKey_1, i64 0, i64 %zext_ln170_1

]]></Node>
<StgValue><ssdm name="expandedKey_1_addr_5"/></StgValue>
</operation>

<operation id="94" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="8" op_0_bw="6">
<![CDATA[
EX_WHILE:66  %expandedKey_1_load = load i8* %expandedKey_1_addr_5, align 1

]]></Node>
<StgValue><ssdm name="expandedKey_1_load"/></StgValue>
</operation>

<operation id="95" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
EX_WHILE:82  %or_ln172_1 = or i8 %currentSize_0, 3

]]></Node>
<StgValue><ssdm name="or_ln172_1"/></StgValue>
</operation>

<operation id="96" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="9" op_0_bw="8">
<![CDATA[
EX_WHILE:83  %zext_ln172_1 = zext i8 %or_ln172_1 to i9

]]></Node>
<StgValue><ssdm name="zext_ln172_1"/></StgValue>
</operation>

<operation id="97" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
EX_WHILE:84  %add_ln170_3 = add i9 -16, %zext_ln172_1

]]></Node>
<StgValue><ssdm name="add_ln170_3"/></StgValue>
</operation>

<operation id="98" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="7" op_0_bw="7" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
EX_WHILE:85  %trunc_ln170_2 = call i7 @_ssdm_op_PartSelect.i7.i9.i32.i32(i9 %add_ln170_3, i32 2, i32 8)

]]></Node>
<StgValue><ssdm name="trunc_ln170_2"/></StgValue>
</operation>

<operation id="99" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="30" op_0_bw="7">
<![CDATA[
EX_WHILE:86  %sext_ln170_2 = sext i7 %trunc_ln170_2 to i30

]]></Node>
<StgValue><ssdm name="sext_ln170_2"/></StgValue>
</operation>

<operation id="100" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="64" op_0_bw="30">
<![CDATA[
EX_WHILE:87  %zext_ln170_3 = zext i30 %sext_ln170_2 to i64

]]></Node>
<StgValue><ssdm name="zext_ln170_3"/></StgValue>
</operation>

<operation id="101" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
EX_WHILE:88  %expandedKey_3_addr_5 = getelementptr [44 x i8]* %expandedKey_3, i64 0, i64 %zext_ln170_3

]]></Node>
<StgValue><ssdm name="expandedKey_3_addr_5"/></StgValue>
</operation>

<operation id="102" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="8" op_0_bw="6">
<![CDATA[
EX_WHILE:89  %expandedKey_3_load = load i8* %expandedKey_3_addr_5, align 1

]]></Node>
<StgValue><ssdm name="expandedKey_3_load"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="103" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="8" op_0_bw="6">
<![CDATA[
EX_WHILE:8  %t_0_3 = load i8* %expandedKey_0_addr_4, align 1

]]></Node>
<StgValue><ssdm name="t_0_3"/></StgValue>
</operation>

<operation id="104" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
EX_WHILE:9  %add_ln145_1 = add i8 -3, %currentSize_0

]]></Node>
<StgValue><ssdm name="add_ln145_1"/></StgValue>
</operation>

<operation id="105" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="6" op_0_bw="6" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
EX_WHILE:10  %lshr_ln145_1 = call i6 @_ssdm_op_PartSelect.i6.i8.i32.i32(i8 %add_ln145_1, i32 2, i32 7)

]]></Node>
<StgValue><ssdm name="lshr_ln145_1"/></StgValue>
</operation>

<operation id="106" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="64" op_0_bw="6">
<![CDATA[
EX_WHILE:11  %zext_ln145_1 = zext i6 %lshr_ln145_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln145_1"/></StgValue>
</operation>

<operation id="107" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
EX_WHILE:12  %expandedKey_1_addr_4 = getelementptr [44 x i8]* %expandedKey_1, i64 0, i64 %zext_ln145_1

]]></Node>
<StgValue><ssdm name="expandedKey_1_addr_4"/></StgValue>
</operation>

<operation id="108" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="8" op_0_bw="6">
<![CDATA[
EX_WHILE:13  %t_1_1 = load i8* %expandedKey_1_addr_4, align 1

]]></Node>
<StgValue><ssdm name="t_1_1"/></StgValue>
</operation>

<operation id="109" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="8" op_0_bw="6">
<![CDATA[
EX_WHILE:23  %t_3_1 = load i8* %expandedKey_3_addr_4, align 1

]]></Node>
<StgValue><ssdm name="t_3_1"/></StgValue>
</operation>

<operation id="110" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="1"/>
<literal name="icmp_ln151" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="64" op_0_bw="8">
<![CDATA[
EX_WHILE:35  %zext_ln46_3 = zext i8 %t_0_3 to i64

]]></Node>
<StgValue><ssdm name="zext_ln46_3"/></StgValue>
</operation>

<operation id="111" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="1"/>
<literal name="icmp_ln151" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
EX_WHILE:36  %sbox_addr_3 = getelementptr inbounds [256 x i8]* @sbox, i64 0, i64 %zext_ln46_3

]]></Node>
<StgValue><ssdm name="sbox_addr_3"/></StgValue>
</operation>

<operation id="112" st_id="4" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="1"/>
<literal name="icmp_ln151" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="8" op_0_bw="8">
<![CDATA[
EX_WHILE:37  %t_3 = load i8* %sbox_addr_3, align 1

]]></Node>
<StgValue><ssdm name="t_3"/></StgValue>
</operation>

<operation id="113" st_id="4" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="8" op_0_bw="8">
<![CDATA[
EX_WHILE:41  %Rcon_load = load i8* %Rcon_addr, align 1

]]></Node>
<StgValue><ssdm name="Rcon_load"/></StgValue>
</operation>

<operation id="114" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="8" op_0_bw="6">
<![CDATA[
EX_WHILE:53  %expandedKey_0_load = load i8* %expandedKey_0_addr_5, align 1

]]></Node>
<StgValue><ssdm name="expandedKey_0_load"/></StgValue>
</operation>

<operation id="115" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="8" op_0_bw="6">
<![CDATA[
EX_WHILE:66  %expandedKey_1_load = load i8* %expandedKey_1_addr_5, align 1

]]></Node>
<StgValue><ssdm name="expandedKey_1_load"/></StgValue>
</operation>

<operation id="116" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="8" op_0_bw="6">
<![CDATA[
EX_WHILE:89  %expandedKey_3_load = load i8* %expandedKey_3_addr_5, align 1

]]></Node>
<StgValue><ssdm name="expandedKey_3_load"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="117" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="8" op_0_bw="6">
<![CDATA[
EX_WHILE:13  %t_1_1 = load i8* %expandedKey_1_addr_4, align 1

]]></Node>
<StgValue><ssdm name="t_1_1"/></StgValue>
</operation>

<operation id="118" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
EX_WHILE:14  %add_ln145_2 = add i8 -2, %currentSize_0

]]></Node>
<StgValue><ssdm name="add_ln145_2"/></StgValue>
</operation>

<operation id="119" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="6" op_0_bw="6" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
EX_WHILE:15  %lshr_ln145_2 = call i6 @_ssdm_op_PartSelect.i6.i8.i32.i32(i8 %add_ln145_2, i32 2, i32 7)

]]></Node>
<StgValue><ssdm name="lshr_ln145_2"/></StgValue>
</operation>

<operation id="120" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="64" op_0_bw="6">
<![CDATA[
EX_WHILE:16  %zext_ln145_2 = zext i6 %lshr_ln145_2 to i64

]]></Node>
<StgValue><ssdm name="zext_ln145_2"/></StgValue>
</operation>

<operation id="121" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
EX_WHILE:17  %expandedKey_2_addr_4 = getelementptr [44 x i8]* %expandedKey_2, i64 0, i64 %zext_ln145_2

]]></Node>
<StgValue><ssdm name="expandedKey_2_addr_4"/></StgValue>
</operation>

<operation id="122" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="8" op_0_bw="6">
<![CDATA[
EX_WHILE:18  %t_2_1 = load i8* %expandedKey_2_addr_4, align 1

]]></Node>
<StgValue><ssdm name="t_2_1"/></StgValue>
</operation>

<operation id="123" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="1"/>
<literal name="icmp_ln151" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="64" op_0_bw="8">
<![CDATA[
EX_WHILE:26  %zext_ln46 = zext i8 %t_1_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln46"/></StgValue>
</operation>

<operation id="124" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="1"/>
<literal name="icmp_ln151" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
EX_WHILE:27  %sbox_addr = getelementptr inbounds [256 x i8]* @sbox, i64 0, i64 %zext_ln46

]]></Node>
<StgValue><ssdm name="sbox_addr"/></StgValue>
</operation>

<operation id="125" st_id="5" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="1"/>
<literal name="icmp_ln151" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="8" op_0_bw="8">
<![CDATA[
EX_WHILE:28  %sbox_load = load i8* %sbox_addr, align 1

]]></Node>
<StgValue><ssdm name="sbox_load"/></StgValue>
</operation>

<operation id="126" st_id="5" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="1"/>
<literal name="icmp_ln151" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="8" op_0_bw="8">
<![CDATA[
EX_WHILE:37  %t_3 = load i8* %sbox_addr_3, align 1

]]></Node>
<StgValue><ssdm name="t_3"/></StgValue>
</operation>

<operation id="127" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
EX_WHILE:43  %t_3_2 = select i1 %icmp_ln151, i8 %t_3, i8 %t_3_1

]]></Node>
<StgValue><ssdm name="t_3_2"/></StgValue>
</operation>

<operation id="128" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="6" op_0_bw="6" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
EX_WHILE:55  %lshr_ln2 = call i6 @_ssdm_op_PartSelect.i6.i8.i32.i32(i8 %currentSize_0, i32 2, i32 7)

]]></Node>
<StgValue><ssdm name="lshr_ln2"/></StgValue>
</operation>

<operation id="129" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="64" op_0_bw="6">
<![CDATA[
EX_WHILE:56  %zext_ln171 = zext i6 %lshr_ln2 to i64

]]></Node>
<StgValue><ssdm name="zext_ln171"/></StgValue>
</operation>

<operation id="130" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
EX_WHILE:90  %xor_ln171_3 = xor i8 %expandedKey_3_load, %t_3_2

]]></Node>
<StgValue><ssdm name="xor_ln171_3"/></StgValue>
</operation>

<operation id="131" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
EX_WHILE:91  %expandedKey_3_addr_6 = getelementptr [44 x i8]* %expandedKey_3, i64 0, i64 %zext_ln171

]]></Node>
<StgValue><ssdm name="expandedKey_3_addr_6"/></StgValue>
</operation>

<operation id="132" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
EX_WHILE:92  store i8 %xor_ln171_3, i8* %expandedKey_3_addr_6, align 1

]]></Node>
<StgValue><ssdm name="store_ln171"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="133" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="8" op_0_bw="6">
<![CDATA[
EX_WHILE:18  %t_2_1 = load i8* %expandedKey_2_addr_4, align 1

]]></Node>
<StgValue><ssdm name="t_2_1"/></StgValue>
</operation>

<operation id="134" st_id="6" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="1"/>
<literal name="icmp_ln151" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="8" op_0_bw="8">
<![CDATA[
EX_WHILE:28  %sbox_load = load i8* %sbox_addr, align 1

]]></Node>
<StgValue><ssdm name="sbox_load"/></StgValue>
</operation>

<operation id="135" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="1"/>
<literal name="icmp_ln151" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="64" op_0_bw="8">
<![CDATA[
EX_WHILE:29  %zext_ln46_1 = zext i8 %t_2_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln46_1"/></StgValue>
</operation>

<operation id="136" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="1"/>
<literal name="icmp_ln151" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
EX_WHILE:30  %sbox_addr_1 = getelementptr inbounds [256 x i8]* @sbox, i64 0, i64 %zext_ln46_1

]]></Node>
<StgValue><ssdm name="sbox_addr_1"/></StgValue>
</operation>

<operation id="137" st_id="6" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="1"/>
<literal name="icmp_ln151" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="8" op_0_bw="8">
<![CDATA[
EX_WHILE:31  %t_1 = load i8* %sbox_addr_1, align 1

]]></Node>
<StgValue><ssdm name="t_1"/></StgValue>
</operation>

<operation id="138" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="1"/>
<literal name="icmp_ln151" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
EX_WHILE:42  %t_0 = xor i8 %Rcon_load, %sbox_load

]]></Node>
<StgValue><ssdm name="t_0"/></StgValue>
</operation>

<operation id="139" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
EX_WHILE:46  %t_0_2 = select i1 %icmp_ln151, i8 %t_0, i8 %t_0_3

]]></Node>
<StgValue><ssdm name="t_0_2"/></StgValue>
</operation>

<operation id="140" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
EX_WHILE:48  %currentSize = add i8 4, %currentSize_0

]]></Node>
<StgValue><ssdm name="currentSize"/></StgValue>
</operation>

<operation id="141" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
EX_WHILE:54  %xor_ln171 = xor i8 %expandedKey_0_load, %t_0_2

]]></Node>
<StgValue><ssdm name="xor_ln171"/></StgValue>
</operation>

<operation id="142" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
EX_WHILE:57  %expandedKey_0_addr_6 = getelementptr [44 x i8]* %expandedKey_0, i64 0, i64 %zext_ln171

]]></Node>
<StgValue><ssdm name="expandedKey_0_addr_6"/></StgValue>
</operation>

<operation id="143" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
EX_WHILE:58  store i8 %xor_ln171, i8* %expandedKey_0_addr_6, align 1

]]></Node>
<StgValue><ssdm name="store_ln171"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="144" st_id="7" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="1"/>
<literal name="icmp_ln151" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="8" op_0_bw="8">
<![CDATA[
EX_WHILE:31  %t_1 = load i8* %sbox_addr_1, align 1

]]></Node>
<StgValue><ssdm name="t_1"/></StgValue>
</operation>

<operation id="145" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="1"/>
<literal name="icmp_ln151" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="64" op_0_bw="8">
<![CDATA[
EX_WHILE:32  %zext_ln46_2 = zext i8 %t_3_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln46_2"/></StgValue>
</operation>

<operation id="146" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="1"/>
<literal name="icmp_ln151" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
EX_WHILE:33  %sbox_addr_2 = getelementptr inbounds [256 x i8]* @sbox, i64 0, i64 %zext_ln46_2

]]></Node>
<StgValue><ssdm name="sbox_addr_2"/></StgValue>
</operation>

<operation id="147" st_id="7" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="1"/>
<literal name="icmp_ln151" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="8" op_0_bw="8">
<![CDATA[
EX_WHILE:34  %t_2 = load i8* %sbox_addr_2, align 1

]]></Node>
<StgValue><ssdm name="t_2"/></StgValue>
</operation>

<operation id="148" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
EX_WHILE:45  %t_1_2 = select i1 %icmp_ln151, i8 %t_1, i8 %t_1_1

]]></Node>
<StgValue><ssdm name="t_1_2"/></StgValue>
</operation>

<operation id="149" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
EX_WHILE:67  %xor_ln171_1 = xor i8 %expandedKey_1_load, %t_1_2

]]></Node>
<StgValue><ssdm name="xor_ln171_1"/></StgValue>
</operation>

<operation id="150" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
EX_WHILE:68  %expandedKey_1_addr_6 = getelementptr [44 x i8]* %expandedKey_1, i64 0, i64 %zext_ln171

]]></Node>
<StgValue><ssdm name="expandedKey_1_addr_6"/></StgValue>
</operation>

<operation id="151" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
EX_WHILE:69  store i8 %xor_ln171_1, i8* %expandedKey_1_addr_6, align 1

]]></Node>
<StgValue><ssdm name="store_ln171"/></StgValue>
</operation>

<operation id="152" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
EX_WHILE:70  %add_ln172 = add i9 1, %zext_ln172

]]></Node>
<StgValue><ssdm name="add_ln172"/></StgValue>
</operation>

<operation id="153" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
EX_WHILE:71  %add_ln170_2 = add i9 -15, %zext_ln172

]]></Node>
<StgValue><ssdm name="add_ln170_2"/></StgValue>
</operation>

<operation id="154" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="7" op_0_bw="7" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
EX_WHILE:72  %trunc_ln170_1 = call i7 @_ssdm_op_PartSelect.i7.i9.i32.i32(i9 %add_ln170_2, i32 2, i32 8)

]]></Node>
<StgValue><ssdm name="trunc_ln170_1"/></StgValue>
</operation>

<operation id="155" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="30" op_0_bw="7">
<![CDATA[
EX_WHILE:73  %sext_ln170_1 = sext i7 %trunc_ln170_1 to i30

]]></Node>
<StgValue><ssdm name="sext_ln170_1"/></StgValue>
</operation>

<operation id="156" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="64" op_0_bw="30">
<![CDATA[
EX_WHILE:74  %zext_ln170_2 = zext i30 %sext_ln170_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln170_2"/></StgValue>
</operation>

<operation id="157" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
EX_WHILE:75  %expandedKey_2_addr_5 = getelementptr [44 x i8]* %expandedKey_2, i64 0, i64 %zext_ln170_2

]]></Node>
<StgValue><ssdm name="expandedKey_2_addr_5"/></StgValue>
</operation>

<operation id="158" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="8" op_0_bw="6">
<![CDATA[
EX_WHILE:76  %expandedKey_2_load = load i8* %expandedKey_2_addr_5, align 1

]]></Node>
<StgValue><ssdm name="expandedKey_2_load"/></StgValue>
</operation>

<operation id="159" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="7" op_0_bw="7" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
EX_WHILE:78  %lshr_ln171_1 = call i7 @_ssdm_op_PartSelect.i7.i9.i32.i32(i9 %add_ln172, i32 2, i32 8)

]]></Node>
<StgValue><ssdm name="lshr_ln171_1"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="160" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
EX_WHILE:1  call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str3) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln140"/></StgValue>
</operation>

<operation id="161" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
EX_WHILE:2  %tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str3)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="162" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
EX_WHILE:3  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln141"/></StgValue>
</operation>

<operation id="163" st_id="8" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="1"/>
<literal name="icmp_ln151" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="8" op_0_bw="8">
<![CDATA[
EX_WHILE:34  %t_2 = load i8* %sbox_addr_2, align 1

]]></Node>
<StgValue><ssdm name="t_2"/></StgValue>
</operation>

<operation id="164" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
EX_WHILE:44  %t_2_2 = select i1 %icmp_ln151, i8 %t_2, i8 %t_2_1

]]></Node>
<StgValue><ssdm name="t_2_2"/></StgValue>
</operation>

<operation id="165" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="8" op_0_bw="6">
<![CDATA[
EX_WHILE:76  %expandedKey_2_load = load i8* %expandedKey_2_addr_5, align 1

]]></Node>
<StgValue><ssdm name="expandedKey_2_load"/></StgValue>
</operation>

<operation id="166" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
EX_WHILE:77  %xor_ln171_2 = xor i8 %expandedKey_2_load, %t_2_2

]]></Node>
<StgValue><ssdm name="xor_ln171_2"/></StgValue>
</operation>

<operation id="167" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="64" op_0_bw="7">
<![CDATA[
EX_WHILE:79  %zext_ln171_1 = zext i7 %lshr_ln171_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln171_1"/></StgValue>
</operation>

<operation id="168" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
EX_WHILE:80  %expandedKey_2_addr_6 = getelementptr [44 x i8]* %expandedKey_2, i64 0, i64 %zext_ln171_1

]]></Node>
<StgValue><ssdm name="expandedKey_2_addr_6"/></StgValue>
</operation>

<operation id="169" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
EX_WHILE:81  store i8 %xor_ln171_2, i8* %expandedKey_2_addr_6, align 1

]]></Node>
<StgValue><ssdm name="store_ln171"/></StgValue>
</operation>

<operation id="170" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
EX_WHILE:93  %empty_7 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str3, i32 %tmp)

]]></Node>
<StgValue><ssdm name="empty_7"/></StgValue>
</operation>

<operation id="171" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="0" op_0_bw="0">
<![CDATA[
EX_WHILE:94  br label %.preheader1

]]></Node>
<StgValue><ssdm name="br_ln174"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="172" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name="ret_ln175"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
