[{"DBLP title": "Managing Test in the End-to-End, Mega Supply Chain.", "DBLP authors": ["Mike Lydon"], "year": 2008, "MAG papers": [{"PaperId": 2065323526, "PaperTitle": "managing test in the end to end mega supply chain", "Year": 2008, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"cisco systems inc": 1.0}}], "source": "ES"}, {"DBLP title": "Computing at the Crossroads (And What Does it Mean to Verification and Test?).", "DBLP authors": ["Jan M. Rabaey"], "year": 2008, "MAG papers": [{"PaperId": 2077236995, "PaperTitle": "computing at the crossroads and what does it mean to verification and test", "Year": 2008, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"university of california berkeley": 1.0}}], "source": "ES"}, {"DBLP title": "Having FUN with Analog Test.", "DBLP authors": ["Robert A. Pease"], "year": 2008, "MAG papers": [{"PaperId": 2000954399, "PaperTitle": "having fun with analog test", "Year": 2008, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"national semiconductor": 1.0}}], "source": "ES"}, {"DBLP title": "This is a Test: How to Tell if DFT and Test Are Adding Value to Your Company.", "DBLP authors": ["Jeff Rearick"], "year": 2008, "MAG papers": [{"PaperId": 2110564090, "PaperTitle": "this is a test how to tell if dft and test are adding value to your company", "Year": 2008, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"advanced micro devices": 1.0}}], "source": "ES"}, {"DBLP title": "A Study of Outlier Analysis Techniques for Delay Testing.", "DBLP authors": ["Sean H. Wu", "Dragoljub Gagi Drmanac", "Li-C. Wang"], "year": 2008, "MAG papers": [{"PaperId": 2130727809, "PaperTitle": "a study of outlier analysis techniques for delay testing", "Year": 2008, "CitationCount": 28, "EstimatedCitation": 28, "Affiliations": {"university of california santa barbara": 3.0}}], "source": "ES"}, {"DBLP title": "Production Multivariate Outlier Detection Using Principal Components.", "DBLP authors": ["Peter M. O&aposNeill"], "year": 2008, "MAG papers": [{"PaperId": 1967683336, "PaperTitle": "production multivariate outlier detection using principal components", "Year": 2008, "CitationCount": 27, "EstimatedCitation": 27, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "Unraveling Variability for Process/Product Improvement.", "DBLP authors": ["Anne Gattiker"], "year": 2008, "MAG papers": [{"PaperId": 2080352925, "PaperTitle": "unraveling variability for process product improvement", "Year": 2008, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"ibm": 1.0}}], "source": "ES"}, {"DBLP title": "The Test Features of the Quad-Core AMD Opteron- Microprocessor.", "DBLP authors": ["Tim Wood", "Grady Giles", "Chris Kiszely", "Martin Schuessler", "Daniela Toneva", "Joel Irby", "Michael Mateja"], "year": 2008, "MAG papers": [{"PaperId": 2143716962, "PaperTitle": "the test features of the quad core amd opteron microprocessor", "Year": 2008, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"advanced micro devices": 7.0}}], "source": "ES"}, {"DBLP title": "DFX of a 3rd Generation, 16-core/32-thread UltraSPARC- CMT Microprocessor.", "DBLP authors": ["Ishwar Parulkar", "Sriram Anandakumar", "Gaurav Agarwal", "Gordon Liu", "Krishna Rajan", "Frank Chiu", "Rajesh Pendurkar"], "year": 2008, "MAG papers": [], "source": null}, {"DBLP title": "Test Access Mechanism for Multiple Identical Cores.", "DBLP authors": ["Grady Giles", "Jing Wang", "Anuja Sehgal", "Kedarnath J. Balakrishnan", "James Wingfield"], "year": 2008, "MAG papers": [{"PaperId": 2163417450, "PaperTitle": "test access mechanism for multiple identical cores", "Year": 2008, "CitationCount": 41, "EstimatedCitation": 64, "Affiliations": {"advanced micro devices": 5.0}}], "source": "ES"}, {"DBLP title": "High Throughput Diagnosis via Compression of Failure Data in Embedded Memory BIST.", "DBLP authors": ["Nilanjan Mukherjee", "Artur Pogiel", "Janusz Rajski", "Jerzy Tyszer"], "year": 2008, "MAG papers": [{"PaperId": 2103057203, "PaperTitle": "high throughput diagnosis via compression of failure data in embedded memory bist", "Year": 2008, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"poznan university of technology": 2.0, "mentor graphics": 2.0}}], "source": "ES"}, {"DBLP title": "A History-Based Diagnosis Technique for Static and Dynamic Faults in SRAMs.", "DBLP authors": ["Alexandre Ney", "Alberto Bosio", "Luigi Dilillo", "Patrick Girard", "Serge Pravossoudovitch", "Arnaud Virazel", "Magali Bastian"], "year": 2008, "MAG papers": [{"PaperId": 2132275035, "PaperTitle": "a history based diagnosis technique for static and dynamic faults in srams", "Year": 2008, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "Analysis of Retention Time Distribution of Embedded DRAM - A New Method to Characterize Across-Chip Threshold Voltage Variation.", "DBLP authors": ["Wei Kong", "Paul C. Parries", "G. Wang", "Subramanian S. Iyer"], "year": 2008, "MAG papers": [{"PaperId": 2127478143, "PaperTitle": "analysis of retention time distribution of embedded dram a new method to characterize across chip threshold voltage variation", "Year": 2008, "CitationCount": 24, "EstimatedCitation": 24, "Affiliations": {"ibm": 4.0}}], "source": "ES"}, {"DBLP title": "External Loopback Testing Experiences with High Speed Serial Interfaces.", "DBLP authors": ["Anne Meixner", "Akira Kakizawa", "Benoit Provost", "Serge Bedwani"], "year": 2008, "MAG papers": [{"PaperId": 2108528814, "PaperTitle": "external loopback testing experiences with high speed serial interfaces", "Year": 2008, "CitationCount": 19, "EstimatedCitation": 19, "Affiliations": {"intel": 4.0}}], "source": "ES"}, {"DBLP title": "Low cost testing of multi-GBit device pins with ATE assisted loopback instrument.", "DBLP authors": ["William Fritzsche", "Asim E. Haque"], "year": 2008, "MAG papers": [{"PaperId": 2098928979, "PaperTitle": "low cost testing of multi gbit device pins with ate assisted loopback instrument", "Year": 2008, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"credence systems": 2.0}}], "source": "ES"}, {"DBLP title": "Efficient High-Speed Interface Verification and Fault Analysis.", "DBLP authors": ["Thomas Nirmaier", "Jose Torres Zaguirre", "Eric Liau", "Wolfgang Spirkl", "Armin Rettenberger", "Doris Schmitt-Landsiedel"], "year": 2008, "MAG papers": [{"PaperId": 2120453833, "PaperTitle": "efficient high speed interface verification and fault analysis", "Year": 2008, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"qimonda": 5.0}}], "source": "ES"}, {"DBLP title": "Implementation Update: Logic Mapping On SPARC- Microprocessors.", "DBLP authors": ["Anjali Vij", "Richard Ratliff"], "year": 2008, "MAG papers": [{"PaperId": 2127077507, "PaperTitle": "implementation update logic mapping on sparc microprocessors", "Year": 2008, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"texas instruments": 2.0}}], "source": "ES"}, {"DBLP title": "Failing Frequency Signature Analysis.", "DBLP authors": ["Jaekwang Lee", "Edward J. McCluskey"], "year": 2008, "MAG papers": [{"PaperId": 1973730070, "PaperTitle": "failing frequency signature analysis", "Year": 2008, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": {"stanford university": 2.0}}], "source": "ES"}, {"DBLP title": "A Cost Analysis Framework for Multi-core Systems with Spares.", "DBLP authors": ["Saeed Shamshiri", "Peter Lisherness", "Sung-Jui (Song-Ra) Pan", "Kwang-Ting Cheng"], "year": 2008, "MAG papers": [{"PaperId": 2026619247, "PaperTitle": "a cost analysis framework for multi core systems with spares", "Year": 2008, "CitationCount": 35, "EstimatedCitation": 35, "Affiliations": {"university of california santa barbara": 4.0}}], "source": "ES"}, {"DBLP title": "Scan Based Testing of Dual/Multi Core Processors for Small Delay Defects.", "DBLP authors": ["Adit D. Singh"], "year": 2008, "MAG papers": [{"PaperId": 2124070123, "PaperTitle": "scan based testing of dual multi core processors for small delay defects", "Year": 2008, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"auburn university": 1.0}}], "source": "ES"}, {"DBLP title": "On-chip Programmable Capture for Accurate Path Delay Test and Characterization.", "DBLP authors": ["Rajeshwary Tayade", "Jacob A. Abraham"], "year": 2008, "MAG papers": [{"PaperId": 2084730210, "PaperTitle": "on chip programmable capture for accurate path delay test and characterization", "Year": 2008, "CitationCount": 35, "EstimatedCitation": 55, "Affiliations": {"university of texas at austin": 2.0}}], "source": "ES"}, {"DBLP title": "An Automatic Post Silicon Clock Tuning System for Improving System Performance based on Tester Measurements.", "DBLP authors": ["Kelageri Nagaraj", "Sandip Kundu"], "year": 2008, "MAG papers": [{"PaperId": 2111971510, "PaperTitle": "an automatic post silicon clock tuning system for improving system performance based on tester measurements", "Year": 2008, "CitationCount": 26, "EstimatedCitation": 26, "Affiliations": {"university of massachusetts amherst": 2.0}}], "source": "ES"}, {"DBLP title": "CONCAT: CONflict Driven Learning in ATPG for Industrial designs.", "DBLP authors": ["Surendra Bommu", "Kameshwar Chandrasekar", "Rahul Kundu", "Sanjay Sengupta"], "year": 2008, "MAG papers": [{"PaperId": 2095962074, "PaperTitle": "concat conflict driven learning in atpg for industrial designs", "Year": 2008, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"intel": 4.0}}], "source": "ES"}, {"DBLP title": "SAT-based State Justification with Adaptive Mining of Invariants.", "DBLP authors": ["Weixin Wu", "Michael S. Hsiao"], "year": 2008, "MAG papers": [{"PaperId": 2104940000, "PaperTitle": "sat based state justification with adaptive mining of invariants", "Year": 2008, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"virginia tech": 2.0}}], "source": "ES"}, {"DBLP title": "RTL Error Diagnosis Using a Word-Level SAT-Solver.", "DBLP authors": ["Saeed Mirzaeian", "Feijun (Frank) Zheng", "Kwang-Ting (Tim) Cheng"], "year": 2008, "MAG papers": [{"PaperId": 2044869629, "PaperTitle": "rtl error diagnosis using a word level sat solver", "Year": 2008, "CitationCount": 32, "EstimatedCitation": 32, "Affiliations": {"university of california santa barbara": 2.0, "zhejiang university": 1.0}}], "source": "ES"}, {"DBLP title": "Embedded Power Delivery Decoupling in Small Form Factor Test Sockets.", "DBLP authors": ["Omer Vikinski", "Shaul Lupo", "Gregory Sizikov", "Chee Yee Chung"], "year": 2008, "MAG papers": [{"PaperId": 2133155097, "PaperTitle": "embedded power delivery decoupling in small form factor test sockets", "Year": 2008, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"intel": 4.0}}], "source": "ES"}, {"DBLP title": "Measurement Repeatability for RF Test Within the Load-board Constraints of High Density and Fine Pitch SOC Applications.", "DBLP authors": ["Thomas P. Warwick", "Gustavo Rivera", "David Waite", "James Russell", "Jeffrey Smith"], "year": 2008, "MAG papers": [{"PaperId": 2101854742, "PaperTitle": "measurement repeatability for rf test within the load board constraints of high density and fine pitch soc applications", "Year": 2008, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"qualcomm": 3.0}}], "source": "ES"}, {"DBLP title": "Wafer-Level Characterization of Probecards using NAC Probing.", "DBLP authors": ["Gyu-Yeol Kim", "Eon-Jo Byunb", "Ki-Sang Kang", "Young-Hyun Jun", "Bai-Sun Kong"], "year": 2008, "MAG papers": [{"PaperId": 2132933084, "PaperTitle": "wafer level characterization of probecards using nac probing", "Year": 2008, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"samsung": 3.0, "sungkyunkwan university": 2.0}}], "source": "ES"}, {"DBLP title": "A Power-Aware Test Methodology for Multi-Supply Multi-Voltage Designs.", "DBLP authors": ["Vivek Chickermane", "Patrick R. Gallagher Jr.", "James Sage", "Paul Yuan", "Krishna Chakravadhanula"], "year": 2008, "MAG papers": [{"PaperId": 2020600727, "PaperTitle": "a power aware test methodology for multi supply multi voltage designs", "Year": 2008, "CitationCount": 23, "EstimatedCitation": 23, "Affiliations": {"cadence design systems": 5.0}}], "source": "ES"}, {"DBLP title": "Peak Power Reduction Through Dynamic Partitioning of Scan Chains.", "DBLP authors": ["Sobeeh Almukhaizim", "Ozgur Sinanoglu"], "year": 2008, "MAG papers": [{"PaperId": 1999775506, "PaperTitle": "peak power reduction through dynamic partitioning of scan chains", "Year": 2008, "CitationCount": 26, "EstimatedCitation": 26, "Affiliations": {"kuwait university": 2.0}}], "source": "ES"}, {"DBLP title": "Power-Aware At-Speed Scan Test Methodology for Circuits with Synchronous Clocks.", "DBLP authors": ["Benoit Nadeau-Dostie", "Kiyoshi Takeshita", "Jean-Francois Cote"], "year": 2008, "MAG papers": [{"PaperId": 2111531873, "PaperTitle": "power aware at speed scan test methodology for circuits with synchronous clocks", "Year": 2008, "CitationCount": 29, "EstimatedCitation": 29, "Affiliations": {"logicvision": 3.0}}], "source": "ES"}, {"DBLP title": "Time-dependent Behaviour of Full Open Defects in Interconnect Lines.", "DBLP authors": ["Rosa Rodr\u00edguez-Monta\u00f1\u00e9s", "Daniel Arum\u00ed", "Joan Figueras", "Stefan Eichenberger", "Camelia Hora", "Bram Kruseman"], "year": 2008, "MAG papers": [{"PaperId": 2127621000, "PaperTitle": "time dependent behaviour of full open defects in interconnect lines", "Year": 2008, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"nxp semiconductors": 3.0}}], "source": "ES"}, {"DBLP title": "Statistical Yield Modeling for Sub-wavelength Lithography.", "DBLP authors": ["Aswin Sreedhar", "Sandip Kundu"], "year": 2008, "MAG papers": [{"PaperId": 2133926639, "PaperTitle": "statistical yield modeling for sub wavelength lithography", "Year": 2008, "CitationCount": 151, "EstimatedCitation": 230, "Affiliations": {"university of massachusetts amherst": 2.0}}], "source": "ES"}, {"DBLP title": "Detection of Internal Stuck-open Faults in Scan Chains.", "DBLP authors": ["Fan Yang", "Sreejit Chakravarty", "Narendra Devta-Prasanna", "Sudhakar M. Reddy", "Irith Pomeranz"], "year": 2008, "MAG papers": [{"PaperId": 2167236639, "PaperTitle": "detection of internal stuck open faults in scan chains", "Year": 2008, "CitationCount": 19, "EstimatedCitation": 19, "Affiliations": {"lsi corporation": 2.0, "university of iowa": 2.0, "purdue university": 1.0}}], "source": "ES"}, {"DBLP title": "Engineering Test Coverage on Complex Sockets.", "DBLP authors": ["Myron Schneider", "Ayub Shafi"], "year": 2008, "MAG papers": [{"PaperId": 2106453679, "PaperTitle": "engineering test coverage on complex sockets", "Year": 2008, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"agilent technologies": 1.0, "advanced micro devices": 1.0}}], "source": "ES"}, {"DBLP title": "Solving In-Circuit Defect Coverage Holes with a Novel Boundary Scan Application.", "DBLP authors": ["Dave F. Dubberke", "James J. Grealish", "Bill Van Dick"], "year": 2008, "MAG papers": [{"PaperId": 2114869696, "PaperTitle": "solving in circuit defect coverage holes with a novel boundary scan application", "Year": 2008, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"intel": 3.0}}], "source": "ES"}, {"DBLP title": "Augmenting Boundary-Scan Tests for Enhanced Defect Coverage.", "DBLP authors": ["Dayton Norrgard", "Kenneth P. Parker"], "year": 2008, "MAG papers": [{"PaperId": 2106555816, "PaperTitle": "augmenting boundary scan tests for enhanced defect coverage", "Year": 2008, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"agilent technologies": 2.0}}], "source": "ES"}, {"DBLP title": "Low Energy On-Line SBST of Embedded Processors.", "DBLP authors": ["Andreas Merentitis", "Nektarios Kranitis", "Antonis M. Paschalis", "Dimitris Gizopoulos"], "year": 2008, "MAG papers": [{"PaperId": 2096509590, "PaperTitle": "low energy on line sbst of embedded processors", "Year": 2008, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"university of piraeus": 1.0, "national and kapodistrian university of athens": 3.0}}], "source": "ES"}, {"DBLP title": "On-line Failure Detection in Memory Order Buffers.", "DBLP authors": ["Javier Carretero", "Xavier Vera", "Pedro Chaparro", "Jaume Abella"], "year": 2008, "MAG papers": [{"PaperId": 2150583239, "PaperTitle": "on line failure detection in memory order buffers", "Year": 2008, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"intel": 4.0}}], "source": "ES"}, {"DBLP title": "VAST: Virtualization-Assisted Concurrent Autonomous Self-Test.", "DBLP authors": ["Hiroaki Inoue", "Yanjing Li", "Subhasish Mitra"], "year": 2008, "MAG papers": [{"PaperId": 2171156763, "PaperTitle": "vast virtualization assisted concurrent autonomous self test", "Year": 2008, "CitationCount": 52, "EstimatedCitation": 73, "Affiliations": {"stanford university": 3.0}}], "source": "ES"}, {"DBLP title": "Reducing Power Supply Noise in Linear-Decompressor-Based Test Data Compression Environment for At-Speed Scan Testing.", "DBLP authors": ["Meng-Fan Wu", "Jiun-Lang Huang", "Xiaoqing Wen", "Kohei Miyase"], "year": 2008, "MAG papers": [{"PaperId": 2101818740, "PaperTitle": "reducing power supply noise in linear decompressor based test data compression environment for at speed scan testing", "Year": 2008, "CitationCount": 42, "EstimatedCitation": 67, "Affiliations": {"kyushu institute of technology": 2.0, "national taiwan university": 2.0}}], "source": "ES"}, {"DBLP title": "Low Power Scan Shift and Capture in the EDT Environment.", "DBLP authors": ["Dariusz Czysz", "Mark Kassab", "Xijiang Lin", "Grzegorz Mrugalski", "Janusz Rajski", "Jerzy Tyszer"], "year": 2008, "MAG papers": [{"PaperId": 2111569953, "PaperTitle": "low power scan shift and capture in the edt environment", "Year": 2008, "CitationCount": 53, "EstimatedCitation": 72, "Affiliations": {"mentor graphics": 4.0, "poznan university of technology": 2.0}}], "source": "ES"}, {"DBLP title": "Frequency and Power Correlation between At-Speed Scan and Functional Tests.", "DBLP authors": ["Shlomi Sde-Paz", "Eyal Salomon"], "year": 2008, "MAG papers": [{"PaperId": 1976944456, "PaperTitle": "frequency and power correlation between at speed scan and functional tests", "Year": 2008, "CitationCount": 96, "EstimatedCitation": 146, "Affiliations": {"freescale semiconductor": 2.0}}], "source": "ES"}, {"DBLP title": "Deterministic Diagnostic Pattern Generation (DDPG) for Compound Defects.", "DBLP authors": ["Fei Wang", "Yu Hu", "Huawei Li", "Xiaowei Li", "Jing Ye", "Yu Huang"], "year": 2008, "MAG papers": [{"PaperId": 1992804472, "PaperTitle": "deterministic diagnostic pattern generation ddpg for compound defects", "Year": 2008, "CitationCount": 18, "EstimatedCitation": 18, "Affiliations": {"chinese academy of sciences": 5.0, "mentor graphics": 1.0}}], "source": "ES"}, {"DBLP title": "Diagnosis of design-silicon timing mismatch with feature encoding and importance ranking - the methodology explained.", "DBLP authors": ["Pouria Bastani", "Nicholas Callegari", "Li-C. Wang", "Magdy S. Abadir"], "year": 2008, "MAG papers": [{"PaperId": 2096842682, "PaperTitle": "diagnosis of design silicon timing mismatch with feature encoding and importance ranking the methodology explained", "Year": 2008, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"university of california santa barbara": 3.0, "freescale semiconductor": 1.0}}], "source": "ES"}, {"DBLP title": "Efficiently Performing Yield Enhancements by Identifying Dominant Physical Root Cause from Test Fail Data.", "DBLP authors": ["Manish Sharma", "Brady Benware", "Lei Ling", "David Abercrombie", "Lincoln Lee", "Martin Keim", "Huaxing Tang", "Wu-Tung Cheng", "Ting-Pu Tai", "Yi-Jung Chang", "Reinhart Lin", "Albert Mann"], "year": 2008, "MAG papers": [{"PaperId": 2107609659, "PaperTitle": "efficiently performing yield enhancements by identifying dominant physical root cause from test fail data", "Year": 2008, "CitationCount": 38, "EstimatedCitation": 38, "Affiliations": {"mentor graphics": 9.0, "advanced micro devices": 1.0}}], "source": "ES"}, {"DBLP title": "Solder Bead on High Density Interconnect Printed Circuit Board.", "DBLP authors": ["Brandon Chu"], "year": 2008, "MAG papers": [{"PaperId": 2006679927, "PaperTitle": "solder bead on high density interconnect printed circuit board", "Year": 2008, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"intel": 1.0}}], "source": "ES"}, {"DBLP title": "Finding Power/Ground Defects on Connectors - Case Study.", "DBLP authors": ["Steve Hird", "Reggie Weng"], "year": 2008, "MAG papers": [{"PaperId": 2149857879, "PaperTitle": "finding power ground defects on connectors case study", "Year": 2008, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"agilent technologies": 2.0}}], "source": "ES"}, {"DBLP title": "Architecture for Testing Multi-Voltage Domain SOC.", "DBLP authors": ["Laurent Souef", "Christophe Eychenne", "Emmanuel Alie"], "year": 2008, "MAG papers": [{"PaperId": 2006438370, "PaperTitle": "architecture for testing multi voltage domain soc", "Year": 2008, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "Integration of Hardware Assertions in Systems-on-Chip.", "DBLP authors": ["Jeroen Geuzebroek", "Bart Vermeulen"], "year": 2008, "MAG papers": [{"PaperId": 2137765631, "PaperTitle": "integration of hardware assertions in systems on chip", "Year": 2008, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"nxp semiconductors": 2.0}}], "source": "ES"}, {"DBLP title": "Distributed Embedded Logic Analysis for Post-Silicon Validation of SOCs.", "DBLP authors": ["Ho Fai Ko", "Adam B. Kinsman", "Nicola Nicolici"], "year": 2008, "MAG papers": [{"PaperId": 2098854373, "PaperTitle": "distributed embedded logic analysis for post silicon validation of socs", "Year": 2008, "CitationCount": 86, "EstimatedCitation": 166, "Affiliations": {"mcmaster university": 3.0}}], "source": "ES"}, {"DBLP title": "An Effective and Flexible Multiple Defect Diagnosis Methodology Using Error Propagation Analysis.", "DBLP authors": ["Xiaochun Yu", "Ronald D. Blanton"], "year": 2008, "MAG papers": [{"PaperId": 1988211140, "PaperTitle": "an effective and flexible multiple defect diagnosis methodology using error propagation analysis", "Year": 2008, "CitationCount": 30, "EstimatedCitation": 30, "Affiliations": {"carnegie mellon university": 2.0}}], "source": "ES"}, {"DBLP title": "Detection and Diagnosis of Static Scan Cell Internal Defect.", "DBLP authors": ["Ruifeng Guo", "Liyang Lai", "Yu Huang", "Wu-Tung Cheng"], "year": 2008, "MAG papers": [{"PaperId": 2168662307, "PaperTitle": "detection and diagnosis of static scan cell internal defect", "Year": 2008, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": {"mentor graphics": 4.0}}], "source": "ES"}, {"DBLP title": "Optical Diagnostics for IBM POWER6- Microprocessor.", "DBLP authors": ["Peilin Song", "Stephen Ippolito", "Franco Stellari", "John Sylvestri", "Tim Diemoz", "George Smith", "Paul Muench", "Norm James", "Seongwon Kim", "Hector Saenz"], "year": 2008, "MAG papers": [{"PaperId": 2124934463, "PaperTitle": "optical diagnostics for ibm power6 microprocessor", "Year": 2008, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"ibm": 10.0}}], "source": "ES"}, {"DBLP title": "Functional Test and Speed/Power Sorting of the IBM POWER6 and Z10 Processors.", "DBLP authors": ["Tung N. Pham", "Frances Clougherty", "Gerard Salem", "James M. Crafts", "Jon Tetzloff", "Pamela Moczygemba", "Timothy M. Skergan"], "year": 2008, "MAG papers": [{"PaperId": 2135002998, "PaperTitle": "functional test and speed power sorting of the ibm power6 and z10 processors", "Year": 2008, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"ibm": 7.0}}], "source": "ES"}, {"DBLP title": "Transition Test on UltraSPARC- T2 Microprocessor.", "DBLP authors": ["Liang-Chi Chen", "Paul Dickinson", "Prasad Mantri", "Murali M. R. Gala", "Peter Dahlgren", "Subhra Bhattacharya", "Olivier Caty", "Kevin Woodling", "Thomas A. Ziaja", "David Curwen", "Wendy Yee", "Ellen Su", "Guixiang Gu", "Tim Nguyen"], "year": 2008, "MAG papers": [{"PaperId": 2005027393, "PaperTitle": "transition test on ultrasparc t2 microprocessor", "Year": 2008, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "DFT Architecture for Automotive Microprocessors using On-Chip Scan Compression supporting Dual Vendor ATPG.", "DBLP authors": ["Heiko Ahrens", "Rolf Schlagenhaft", "Helmut Lang", "V. Srinivasan", "Enrico Bruzzano"], "year": 2008, "MAG papers": [{"PaperId": 2027660975, "PaperTitle": "dft architecture for automotive microprocessors using on chip scan compression supporting dual vendor atpg", "Year": 2008, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"freescale semiconductor": 5.0}}], "source": "ES"}, {"DBLP title": "Octal-Site EVM Tests for WLAN Transceivers on \"Very\" Low-Cost ATE Platforms.", "DBLP authors": ["Ganesh Srinivasan", "Hui-Chuan Chao", "Friedrich Taenzler"], "year": 2008, "MAG papers": [{"PaperId": 2134640476, "PaperTitle": "octal site evm tests for wlan transceivers on very low cost ate platforms", "Year": 2008, "CitationCount": 18, "EstimatedCitation": 18, "Affiliations": {"texas instruments": 3.0}}], "source": "ES"}, {"DBLP title": "Optimized EVM Testing for IEEE 802.11a/n RF ICs.", "DBLP authors": ["Erkan Acar", "Sule Ozev", "Ganesh Srinivasan", "Friedrich Taenzler"], "year": 2008, "MAG papers": [{"PaperId": 2145676256, "PaperTitle": "optimized evm testing for ieee 802 11a n rf ics", "Year": 2008, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"texas instruments": 2.0, "duke university": 2.0}}], "source": "ES"}, {"DBLP title": "EVM Testing of Wireless OFDM Transceivers Using Intelligent Back-End Digital Signal Processing Algorithms.", "DBLP authors": ["Vishwanath Natarajan", "Hyun Woo Choi", "Deuk Lee", "Rajarajan Senguttuvan", "Abhijit Chatterjee"], "year": 2008, "MAG papers": [{"PaperId": 2126591244, "PaperTitle": "evm testing of wireless ofdm transceivers using intelligent back end digital signal processing algorithms", "Year": 2008, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"georgia institute of technology": 5.0}}], "source": "ES"}, {"DBLP title": "Towards a World Without Test Escapes: The Use of Volume Diagnosis to Improve Test Quality.", "DBLP authors": ["Stefan Eichenberger", "Jeroen Geuzebroek", "Camelia Hora", "Bram Kruseman", "Ananta K. Majhi"], "year": 2008, "MAG papers": [{"PaperId": 2171896075, "PaperTitle": "towards a world without test escapes the use of volume diagnosis to improve test quality", "Year": 2008, "CitationCount": 26, "EstimatedCitation": 26, "Affiliations": {"nxp semiconductors": 5.0}}], "source": "ES"}, {"DBLP title": "Modeling Test Escape Rate as a Function of Multiple Coverages.", "DBLP authors": ["Kenneth M. Butler", "John M. Carulli Jr.", "Jayashree Saxena"], "year": 2008, "MAG papers": [{"PaperId": 2145468251, "PaperTitle": "modeling test escape rate as a function of multiple coverages", "Year": 2008, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"texas instruments": 2.0}}], "source": "ES"}, {"DBLP title": "Evaluating the Effectiveness of Physically-Aware N-Detect Test using Real Silicon.", "DBLP authors": ["Yen-Tzu Lin", "Osei Poku", "Ronald D. Blanton", "Phil Nigh", "Peter Lloyd", "Vikram Iyengar"], "year": 2008, "MAG papers": [{"PaperId": 2132910120, "PaperTitle": "evaluating the effectiveness of physically aware n detect test using real silicon", "Year": 2008, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"carnegie mellon university": 3.0, "ibm": 3.0}}], "source": "ES"}, {"DBLP title": "A Method to Generate a Very Low Distortion, High Frequency Sine Waveform Using an AWG.", "DBLP authors": ["Akinori Maeda"], "year": 2008, "MAG papers": [{"PaperId": 2069168463, "PaperTitle": "a method to generate a very low distortion high frequency sine waveform using an awg", "Year": 2008, "CitationCount": 24, "EstimatedCitation": 24, "Affiliations": {"verigy": 1.0}}], "source": "ES"}, {"DBLP title": "Leveraging IEEE 1641 for Tester-Independent ATE Software.", "DBLP authors": ["Bethany Van Wagenen", "Jon Vollmar", "Dan Thornton"], "year": 2008, "MAG papers": [{"PaperId": 2110799416, "PaperTitle": "leveraging ieee 1641 for tester independent ate software", "Year": 2008, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"teradyne": 3.0}}], "source": "ES"}, {"DBLP title": "Bridging the gap between Design and Test Engineering for Functional Pattern Development.", "DBLP authors": ["Ernst Aderholz", "Heiko Ahrens", "Michael Rohleder"], "year": 2008, "MAG papers": [{"PaperId": 2064499425, "PaperTitle": "bridging the gap between design and test engineering for functional pattern development", "Year": 2008, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"freescale semiconductor": 3.0}}], "source": "ES"}, {"DBLP title": "\"Plug & Test\" at System Level via Testable TLM Primitives.", "DBLP authors": ["Homa Alemzadeh", "Stefano Di Carlo", "Fatemeh Refan", "Paolo Prinetto", "Zainalabedin Navabi"], "year": 2008, "MAG papers": [{"PaperId": 2099095915, "PaperTitle": "plug test at system level via testable tlm primitives", "Year": 2008, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"university of tehran": 3.0}}], "source": "ES"}, {"DBLP title": "Design for Test of Asynchronous NULL Convention Logic (NCL) Circuits.", "DBLP authors": ["Waleed K. Al-Assadi", "Sindhu Kakarla"], "year": 2008, "MAG papers": [{"PaperId": 2080816816, "PaperTitle": "design for test of asynchronous null convention logic ncl circuits", "Year": 2008, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"missouri university of science and technology": 2.0}}], "source": "ES"}, {"DBLP title": "Non-contact Testing for SoC and RCP (SIPs) at Advanced Nodes.", "DBLP authors": ["Brian Moore", "Marc Mangrum", "Chris Sellathamby", "Md. Mahbub Reja", "T. Weng", "Brenda Bai", "Edwin Walter Reid", "Igor M. Filanovsky", "Steven Slupsky"], "year": 2008, "MAG papers": [{"PaperId": 2159386314, "PaperTitle": "non contact testing for soc and rcp sips at advanced nodes", "Year": 2008, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"university of alberta": 1.0, "freescale semiconductor": 1.0}}], "source": "ES"}, {"DBLP title": "On the Correlation between Controller Faults and Instruction-Level Errors in Modern Microprocessors.", "DBLP authors": ["Naghmeh Karimi", "Michail Maniatakos", "Abhijit Jas", "Yiorgos Makris"], "year": 2008, "MAG papers": [{"PaperId": 2167069171, "PaperTitle": "on the correlation between controller faults and instruction level errors in modern microprocessors", "Year": 2008, "CitationCount": 18, "EstimatedCitation": 18, "Affiliations": {"intel": 1.0, "yale university": 2.0, "university of tehran": 1.0}}], "source": "ES"}, {"DBLP title": "Using Implications for Online Error Detection.", "DBLP authors": ["Kundan Nepal", "Nuno Alves", "Jennifer Dworak", "R. Iris Bahar"], "year": 2008, "MAG papers": [{"PaperId": 2100669545, "PaperTitle": "using implications for online error detection", "Year": 2008, "CitationCount": 33, "EstimatedCitation": 33, "Affiliations": {"bucknell university": 1.0, "brown university": 3.0}}], "source": "ES"}, {"DBLP title": "A Field Analysis of System-level Effects of Soft Errors Occurring in Microprocessors used in Information Systems.", "DBLP authors": ["Syed Zafar Shazli", "Mohammed A. Abdul-Aziz", "Mehdi Baradaran Tahoori", "David R. Kaeli"], "year": 2008, "MAG papers": [{"PaperId": 1980704844, "PaperTitle": "a field analysis of system level effects of soft errors occurring in microprocessors used in information systems", "Year": 2008, "CitationCount": 28, "EstimatedCitation": 28, "Affiliations": {"northeastern university": 4.0}}], "source": "ES"}, {"DBLP title": "Direct Cell-Stability Test Techniques for an SRAM Macro with Asymmetric Cell-Bias-Voltage Modulation.", "DBLP authors": ["Akira Katayama", "Tomoaki Yabe", "Osamu Hirabayashi", "Yasuhisa Takeyama", "Keiichi Kushida", "Takahiko Sasaki", "Nobuaki Otsuka"], "year": 2008, "MAG papers": [{"PaperId": 1980722755, "PaperTitle": "direct cell stability test techniques for an sram macro with asymmetric cell bias voltage modulation", "Year": 2008, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"toshiba": 7.0}}], "source": "ES"}, {"DBLP title": "A Shared Parallel Built-In Self-Repair Scheme for Random Access Memories in SOCs.", "DBLP authors": ["Tsu-Wei Tseng", "Jin-Fu Li"], "year": 2008, "MAG papers": [{"PaperId": 2102048395, "PaperTitle": "a shared parallel built in self repair scheme for random access memories in socs", "Year": 2008, "CitationCount": 23, "EstimatedCitation": 23, "Affiliations": {"national central university": 2.0}}], "source": "ES"}, {"DBLP title": "Testing Methodology of Embedded DRAMs.", "DBLP authors": ["Chi-Min Chang", "Mango Chia-Tso Chao", "Rei-Fu Huang", "Ding-Yuan Chen"], "year": 2008, "MAG papers": [{"PaperId": 2078659455, "PaperTitle": "testing methodology of embedded drams", "Year": 2008, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"mediatek": 1.0, "national chiao tung university": 2.0}}], "source": "ES"}, {"DBLP title": "Optimized Circuit Failure Prediction for Aging: Practicality and Promise.", "DBLP authors": ["Mridul Agarwal", "Varsha Balakrishnan", "Anshuman Bhuyan", "Kyunglok Kim", "Bipul C. Paul", "Wenping Wang", "Bo Yang", "Yu Cao", "Subhasish Mitra"], "year": 2008, "MAG papers": [{"PaperId": 2105619224, "PaperTitle": "optimized circuit failure prediction for aging practicality and promise", "Year": 2008, "CitationCount": 126, "EstimatedCitation": 187, "Affiliations": {"arizona state university": 4.0, "stanford university": 4.0, "advanced micro devices": 1.0}}], "source": "ES"}, {"DBLP title": "SoC Test Architecture Design and Optimization Considering Power Supply Noise Effects.", "DBLP authors": ["Feng Yuan", "Qiang Xu"], "year": 2008, "MAG papers": [{"PaperId": 2158760099, "PaperTitle": "soc test architecture design and optimization considering power supply noise effects", "Year": 2008, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"the chinese university of hong kong": 2.0}}], "source": "ES"}, {"DBLP title": "Observations of Supply-Voltage-Noise Dispersion in Sub-nsec.", "DBLP authors": ["Kan Takeuchi", "Genichi Tanaka", "Hiroaki Matsushita", "Kenichi Yoshizumi", "Yusaku Katsuki", "Takao Sato"], "year": 2008, "MAG papers": [{"PaperId": 2128745461, "PaperTitle": "observations of supply voltage noise dispersion in sub nsec", "Year": 2008, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"hitachi": 3.0, "renesas electronics": 3.0}}], "source": "ES"}, {"DBLP title": "A Hybrid A/D Converter with 120dB SNR and -125dB THD.", "DBLP authors": ["Mamoru Tamba"], "year": 2008, "MAG papers": [{"PaperId": 2096729165, "PaperTitle": "a hybrid a d converter with 120db snr and 125db thd", "Year": 2008, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"yokogawa electric": 1.0}}], "source": "ES"}, {"DBLP title": "Generating Test Signals for Noise-Based NPR/ACPR Type Tests in Production.", "DBLP authors": ["Sadok Aouini", "Gordon W. Roberts"], "year": 2008, "MAG papers": [{"PaperId": 2129422732, "PaperTitle": "generating test signals for noise based npr acpr type tests in production", "Year": 2008, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"mcgill university": 2.0}}], "source": "ES"}, {"DBLP title": "An Electronic Module for 12.8 Gbps Multiplexing and Loopback Test.", "DBLP authors": ["David C. Keezer", "Dany Minier", "Patrice Ducharme", "A. M. Majid"], "year": 2008, "MAG papers": [{"PaperId": 2127744414, "PaperTitle": "an electronic module for 12 8 gbps multiplexing and loopback test", "Year": 2008, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"georgia institute of technology": 2.0, "ibm": 2.0}}], "source": "ES"}, {"DBLP title": "On Accelerating Path Delay Fault Simulation of Long Test Sequences.", "DBLP authors": ["I-De Huang", "Yi-Shing Chang", "Suriyaprakash Natarajan", "Ramesh Sharma", "Sandeep K. Gupta"], "year": 2008, "MAG papers": [{"PaperId": 2096277795, "PaperTitle": "on accelerating path delay fault simulation of long test sequences", "Year": 2008, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"intel": 4.0, "university of southern california": 1.0}}], "source": "ES"}, {"DBLP title": "Implicit Identification of Non-Robustly Unsensitizable Paths using Bounded Delay Model.", "DBLP authors": ["Dheepakkumaran Jayaraman", "Edward Flanigan", "Spyros Tragoudas"], "year": 2008, "MAG papers": [{"PaperId": 2031514768, "PaperTitle": "implicit identification of non robustly unsensitizable paths using bounded delay model", "Year": 2008, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"southern illinois university carbondale": 3.0}}], "source": "ES"}, {"DBLP title": "Interconnect-Aware and Layout-Oriented Test-Pattern Selection for Small-Delay Defects.", "DBLP authors": ["Mahmut Yilmaz", "Krishnendu Chakrabarty", "Mohammad Tehranipoor"], "year": 2008, "MAG papers": [{"PaperId": 2151628041, "PaperTitle": "interconnect aware and layout oriented test pattern selection for small delay defects", "Year": 2008, "CitationCount": 37, "EstimatedCitation": 58, "Affiliations": {"duke university": 2.0, "university of connecticut": 1.0}}], "source": "ES"}, {"DBLP title": "Boundary-Scan Testing of Power/Ground Pins.", "DBLP authors": ["Kenneth P. Parker", "Neil G. Jacobson"], "year": 2008, "MAG papers": [{"PaperId": 2141501283, "PaperTitle": "boundary scan testing of power ground pins", "Year": 2008, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"xilinx": 1.0, "agilent technologies": 1.0}}], "source": "ES"}, {"DBLP title": "IEEE 1500 Core Wrapper Optimization Techniques and Implementation.", "DBLP authors": ["Brendan Mullane", "Michael Higgins", "Ciaran MacNamee"], "year": 2008, "MAG papers": [{"PaperId": 2075437288, "PaperTitle": "ieee 1500 core wrapper optimization techniques and implementation", "Year": 2008, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"university of limerick": 3.0}}], "source": "ES"}, {"DBLP title": "Turbo1500: Toward Core-Based Design for Test and Diagnosis Using the IEEE 1500 Standard.", "DBLP authors": ["Laung-Terng Wang", "Ravi Apte", "Shianling Wu", "Boryau Sheu", "Kuen-Jong Lee", "Xiaoqing Wen", "Wen-Ben Jone", "Chia-Hsien Yeh", "Wei-Shin Wang", "Hao-Jan Chao", "Jianghao Guo", "Jinsong Liu", "Yanlong Niu", "Yi-Chih Sung", "Chi-Chun Wang", "Fangfang Li"], "year": 2008, "MAG papers": [{"PaperId": 2166975036, "PaperTitle": "turbo1500 toward core based design for test and diagnosis using the ieee 1500 standard", "Year": 2008, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"national cheng kung university": 1.0, "university of cincinnati": 1.0, "kyushu institute of technology": 1.0}}], "source": "ES"}, {"DBLP title": "Defect Oriented Testing of the Strap Problem Under Process Variations in DRAMs.", "DBLP authors": ["Zaid Al-Ars", "Said Hamdioui", "Ad J. van de Goor", "Georg Mueller"], "year": 2008, "MAG papers": [{"PaperId": 2098355397, "PaperTitle": "defect oriented testing of the strap problem under process variations in drams", "Year": 2008, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"delft university of technology": 3.0}}], "source": "ES"}, {"DBLP title": "A New Wafer Level Latent Defect Screening Methodology for Highly Reliable DRAM Using a Response Surface Method.", "DBLP authors": ["Junghyun Nam", "Sunghoon Chun", "Gibum Koo", "Yanggi Kim", "Byungsoo Moon", "Jonghyoung Lim", "Jaehoon Joo", "Sangseok Kang", "Hoonjung Kim", "Kyeongseon Shin", "Kisang Kang", "Sungho Kang"], "year": 2008, "MAG papers": [{"PaperId": 2142492041, "PaperTitle": "a new wafer level latent defect screening methodology for highly reliable dram using a response surface method", "Year": 2008, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"samsung": 9.0, "yonsei university": 3.0}}], "source": "ES"}, {"DBLP title": "A High-Speed Structural Method for Testing Address Decoder Faults in Flash Memories.", "DBLP authors": ["Olivier Ginez", "Jean Michel Portal", "Hassen Aziza"], "year": 2008, "MAG papers": [{"PaperId": 2005478516, "PaperTitle": "a high speed structural method for testing address decoder faults in flash memories", "Year": 2008, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"aix marseille university": 3.0}}], "source": "ES"}, {"DBLP title": "Fabrication Defects and Fault Models for DNA Self-Assembled Nanoelectronics.", "DBLP authors": ["Vincent Mao", "Chris Dwyer", "Krishnendu Chakrabarty"], "year": 2008, "MAG papers": [{"PaperId": 2143550727, "PaperTitle": "fabrication defects and fault models for dna self assembled nanoelectronics", "Year": 2008, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"duke university": 3.0}}], "source": "ES"}, {"DBLP title": "Built-in Self-Test and Fault Diagnosis for Lab-on-Chip Using Digital Microfluidic Logic Gates.", "DBLP authors": ["Yang Zhao", "Tao Xu", "Krishnendu Chakrabarty"], "year": 2008, "MAG papers": [{"PaperId": 2145259181, "PaperTitle": "built in self test and fault diagnosis for lab on chip using digital microfluidic logic gates", "Year": 2008, "CitationCount": 17, "EstimatedCitation": 17, "Affiliations": {"duke university": 3.0}}], "source": "ES"}, {"DBLP title": "Testing Techniques for Hardware Security.", "DBLP authors": ["Mehrdad Majzoobi", "Farinaz Koushanfar", "Miodrag Potkonjak"], "year": 2008, "MAG papers": [{"PaperId": 2137153141, "PaperTitle": "testing techniques for hardware security", "Year": 2008, "CitationCount": 155, "EstimatedCitation": 228, "Affiliations": {"rice university": 2.0, "university of california los angeles": 1.0}}], "source": "ES"}, {"DBLP title": "Linearity Test Time Reduction for Analog-to-Digital Converters Using the Kalman Filter with Experimental Parameter Estimation.", "DBLP authors": ["Le Jin"], "year": 2008, "MAG papers": [{"PaperId": 2141372388, "PaperTitle": "linearity test time reduction for analog to digital converters using the kalman filter with experimental parameter estimation", "Year": 2008, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"national semiconductor": 1.0}}], "source": "ES"}, {"DBLP title": "Built-in Self-Calibration of On-chip DAC and ADC.", "DBLP authors": ["Wei Jiang", "Vishwani D. Agrawal"], "year": 2008, "MAG papers": [{"PaperId": 2055862872, "PaperTitle": "built in self calibration of on chip dac and adc", "Year": 2008, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"auburn university": 2.0}}], "source": "ES"}, {"DBLP title": "A New Method for Measuring Aperture Jitter in ADC Output and Its Application to ENOB Testing.", "DBLP authors": ["Takahiro J. Yamaguchi", "Masayuki Kawabata", "Mani Soma", "Masahiro Ishida", "K. Sawami", "Koichiro Uekusa"], "year": 2008, "MAG papers": [{"PaperId": 2165323118, "PaperTitle": "a new method for measuring aperture jitter in adc output and its application to enob testing", "Year": 2008, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"university of washington": 1.0, "advantest": 1.0}}], "source": "ES"}, {"DBLP title": "Test Generation for Interconnect Opens.", "DBLP authors": ["Xijiang Lin", "Janusz Rajski"], "year": 2008, "MAG papers": [{"PaperId": 1975499858, "PaperTitle": "test generation for interconnect opens", "Year": 2008, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"mentor graphics": 2.0}}], "source": "ES"}, {"DBLP title": "A Novel Pattern Generation Framework for Inducing Maximum Crosstalk Effects on Delay-Sensitive Paths.", "DBLP authors": ["Jeremy Lee", "Mohammad Tehranipoor"], "year": 2008, "MAG papers": [{"PaperId": 2136852013, "PaperTitle": "a novel pattern generation framework for inducing maximum crosstalk effects on delay sensitive paths", "Year": 2008, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"university of connecticut": 2.0}}], "source": "ES"}, {"DBLP title": "Extraction, Simulation and Test Generation for Interconnect Open Defects Based on Enhanced Aggressor-Victim Model.", "DBLP authors": ["Stefan Hillebrecht", "Ilia Polian", "Piet Engelke", "Bernd Becker", "Martin Keim", "Wu-Tung Cheng"], "year": 2008, "MAG papers": [{"PaperId": 2070302634, "PaperTitle": "extraction simulation and test generation for interconnect open defects based on enhanced aggressor victim model", "Year": 2008, "CitationCount": 25, "EstimatedCitation": 25, "Affiliations": {"university of freiburg": 4.0, "mentor graphics": 2.0}}], "source": "ES"}, {"DBLP title": "The Advantages of Limiting P1687 to a Restricted Subset.", "DBLP authors": ["Jason Doege", "Alfred L. Crouch"], "year": 2008, "MAG papers": [{"PaperId": 2152477723, "PaperTitle": "the advantages of limiting p1687 to a restricted subset", "Year": 2008, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"advanced micro devices": 1.0}}], "source": "ES"}, {"DBLP title": "A New Language Approach for IJTAG.", "DBLP authors": ["Michele Portolan", "Suresh Goyal", "Bradford G. Van Treuren", "Chen-Huan Chiang", "Tapan J. Chakraborty", "Thomas B. Cook"], "year": 2008, "MAG papers": [{"PaperId": 2157463278, "PaperTitle": "a new language approach for ijtag", "Year": 2008, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"bell labs": 6.0}}], "source": "ES"}, {"DBLP title": "Problems Using Boundary-Scan for Memory Cluster Tests.", "DBLP authors": ["Bradford G. Van Treuren", "Chen-Huan Chiang", "Kenneth Honaker"], "year": 2008, "MAG papers": [{"PaperId": 1968974148, "PaperTitle": "problems using boundary scan for memory cluster tests", "Year": 2008, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"alcatel lucent": 3.0}}], "source": "ES"}, {"DBLP title": "Increasing Scan Compression by Using X-chains.", "DBLP authors": ["Peter Wohl", "John A. Waicukauski", "Frederic Neuveux"], "year": 2008, "MAG papers": [{"PaperId": 2058785831, "PaperTitle": "increasing scan compression by using x chains", "Year": 2008, "CitationCount": 41, "EstimatedCitation": 64, "Affiliations": {"synopsys": 3.0}}], "source": "ES"}, {"DBLP title": "Align-Encode: Improving the Encoding Capability of Test Stimulus Decompressors.", "DBLP authors": ["Ozgur Sinanoglu"], "year": 2008, "MAG papers": [{"PaperId": 2008008242, "PaperTitle": "align encode improving the encoding capability of test stimulus decompressors", "Year": 2008, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"kuwait university": 1.0}}], "source": "ES"}, {"DBLP title": "Launch-on-Shift-Capture Transition Tests.", "DBLP authors": ["Intaik Park", "Edward J. McCluskey"], "year": 2008, "MAG papers": [{"PaperId": 2148271311, "PaperTitle": "launch on shift capture transition tests", "Year": 2008, "CitationCount": 47, "EstimatedCitation": 73, "Affiliations": {"stanford university": 2.0}}], "source": "ES"}, {"DBLP title": "Jitter and Signal Integrity Verification for Synchronous and Asynchronous I/Os at Multiple to 10 GHz/Gbps.", "DBLP authors": ["Mike P. Li"], "year": 2008, "MAG papers": [{"PaperId": 2090934243, "PaperTitle": "jitter and signal integrity verification for synchronous and asynchronous i os at multiple to 10 ghz gbps", "Year": 2008, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "Jitters in high performance microprocessors.", "DBLP authors": ["T. M. Mak"], "year": 2008, "MAG papers": [{"PaperId": 2086642836, "PaperTitle": "jitters in high performance microprocessors", "Year": 2008, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"intel": 1.0}}], "source": "ES"}, {"DBLP title": "Beyond 10 Gbps? Challenges of Characterizing Future I/O Interfaces with Automated Test Equipment.", "DBLP authors": ["Jose Moreira", "Heidi Barnes", "Hiroshi Kaga", "Michael Comai", "Bernhard Roth", "Morgan Culver"], "year": 2008, "MAG papers": [{"PaperId": 2044055781, "PaperTitle": "beyond 10 gbps challenges of characterizing future i o interfaces with automated test equipment", "Year": 2008, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"agilent technologies": 1.0, "advanced micro devices": 1.0, "verigy": 3.0}}], "source": "ES"}, {"DBLP title": "Embedded Testing in an In-Circuit Test Environment.", "DBLP authors": ["John Malian", "Bill Eklow"], "year": 2008, "MAG papers": [{"PaperId": 2146388750, "PaperTitle": "embedded testing in an in circuit test environment", "Year": 2008, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"cisco systems inc": 2.0}}], "source": "ES"}, {"DBLP title": "Hardware-based Error Rate Testing of Digital Baseband Communication Systems.", "DBLP authors": ["Amirhossein Alimohammad", "Saeed Fouladi Fard", "Bruce F. Cockburn"], "year": 2008, "MAG papers": [{"PaperId": 2171884398, "PaperTitle": "hardware based error rate testing of digital baseband communication systems", "Year": 2008, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"university of alberta": 3.0}}], "source": "ES"}, {"DBLP title": "A Tutorial on STDF Fail Datalog Standard.", "DBLP authors": ["Ajay Khoche", "Phil Burlison", "John Rowe", "Glenn Plowman"], "year": 2008, "MAG papers": [{"PaperId": 2014450196, "PaperTitle": "a tutorial on stdf fail datalog standard", "Year": 2008, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"teradyne": 1.0, "qualcomm": 1.0, "verigy": 2.0}}], "source": "ES"}, {"DBLP title": "Justifying DFT with a Hierarchical Top-Down Cost-Benefit Model.", "DBLP authors": ["Scott Davidson"], "year": 2008, "MAG papers": [{"PaperId": 2118877775, "PaperTitle": "justifying dft with a hierarchical top down cost benefit model", "Year": 2008, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}}, {"PaperId": 1968891175, "PaperTitle": "justifying dft with a hierarchical top down cost benefit model", "Year": 2008, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "The Economics of Harm Prevention through Design for Testability.", "DBLP authors": ["Louis Y. Ungar"], "year": 2008, "MAG papers": [{"PaperId": 2016804600, "PaperTitle": "the economics of harm prevention through design for testability", "Year": 2008, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}}, {"PaperId": 2115600769, "PaperTitle": "the economics of harm prevention through design for testability", "Year": 2008, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "On-chip Timing Uncertainty Measurements on IBM Microprocessors.", "DBLP authors": ["Robert L. Franch", "Phillip Restle", "James K. Norman", "William V. Huott", "Joshua Friedrich", "R. Dixon", "Steve Weitzel", "K. van Goor", "G. Salem"], "year": 2008, "MAG papers": [], "source": null}, {"DBLP title": "DFT Implementationis for Striking the Right Balance between Test Cost and Test Quality for Automotive SOCs.", "DBLP authors": ["Amit Dutta", "Srinivasulu Alampally", "V. Prasanth", "Rubin A. Parekhji"], "year": 2008, "MAG papers": [{"PaperId": 1986601058, "PaperTitle": "dft implementationis for striking the right balance between test cost and test quality for automotive socs", "Year": 2008, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"texas instruments": 4.0}}], "source": "ES"}, {"DBLP title": "Achieving Zero-Defects for Automotive Applications.", "DBLP authors": ["Rajesh Raina"], "year": 2008, "MAG papers": [{"PaperId": 2138114307, "PaperTitle": "achieving zero defects for automotive applications", "Year": 2008, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"freescale semiconductor": 1.0}}], "source": "ES"}, {"DBLP title": "Robust Design-for-Productization Practices for High Quality Automotive Products.", "DBLP authors": ["Paolo Bernardi", "Fabio Melchiori", "Davide Pandini", "Santo Pugliese", "Davide Appello"], "year": 2008, "MAG papers": [{"PaperId": 2051863905, "PaperTitle": "robust design for productization practices for high quality automotive products", "Year": 2008, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"stmicroelectronics": 4.0, "polytechnic university of turin": 1.0}}], "source": "ES"}]