

================================================================
== Vivado HLS Report for 'get_lines_lsl'
================================================================
* Date:           Wed Mar 18 11:36:23 2020

* Version:        2019.2.1 (Build 2724168 on Thu Dec 05 05:19:09 MST 2019)
* Project:        WeedD
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  | 50.00 ns | 16.715 ns |   6.25 ns  |
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+-----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min   |    max    | min | max |   Type  |
    +---------+---------+----------+-----------+-----+-----+---------+
    |       19|      691| 0.950 us | 34.550 us |   19|  691|   none  |
    +---------+---------+----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                               |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |           Loop Name           |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- get_lines_lsl_label15        |       18|      690|  3 ~ 115 |          -|          -|     6|    no    |
        | + get_lines_lsl_label0        |       12|       12|         2|          1|          1|    12|    yes   |
        | + least_squares_line_label10  |       26|       26|         5|          2|          1|    12|    yes   |
        +-------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      2|       -|      -|    -|
|Expression       |        -|     14|       0|   1105|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|     779|    469|    -|
|Memory           |        0|      -|      96|      9|    0|
|Multiplexer      |        -|      -|       -|    536|    -|
|Register         |        -|      -|     461|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|     16|    1336|   2119|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      7|       1|      3|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +---------------------------+----------------------+---------+-------+-----+-----+-----+
    |          Instance         |        Module        | BRAM_18K| DSP48E|  FF | LUT | URAM|
    +---------------------------+----------------------+---------+-------+-----+-----+-----+
    |ip_accel_app_sdivXh4_U469  |ip_accel_app_sdivXh4  |        0|      0|  779|  469|    0|
    +---------------------------+----------------------+---------+-------+-----+-----+-----+
    |Total                      |                      |        0|      0|  779|  469|    0|
    +---------------------------+----------------------+---------+-------+-----+-----+-----+

    * DSP48E: 
    +---------------------------+----------------------+--------------+
    |          Instance         |        Module        |  Expression  |
    +---------------------------+----------------------+--------------+
    |ip_accel_app_mac_PgM_U470  |ip_accel_app_mac_PgM  | i0 + i1 * i1 |
    |ip_accel_app_mul_Yie_U471  |ip_accel_app_mul_Yie  |    i0 * i1   |
    +---------------------------+----------------------+--------------+

    * Memory: 
    +------------------+----------------------+---------+----+----+-----+------+-----+------+-------------+
    |      Memory      |        Module        | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +------------------+----------------------+---------+----+----+-----+------+-----+------+-------------+
    |line_centroids_U  |get_lines_lsl_linWhU  |        0|  96|   9|    0|    12|   48|     1|          576|
    +------------------+----------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total             |                      |        0|  96|   9|    0|    12|   48|     1|          576|
    +------------------+----------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+-------+---+----+------------+------------+
    |mul_ln190_fu_457_p2      |     *    |      2|  0|  20|          16|          32|
    |mul_ln196_1_fu_607_p2    |     *    |      2|  0|  16|          21|          20|
    |mul_ln196_fu_631_p2      |     *    |      4|  0|  22|          33|          32|
    |mul_ln731_1_fu_561_p2    |     *    |      2|  0|  12|          20|          20|
    |mul_ln731_fu_515_p2      |     *    |      2|  0|  20|          20|          32|
    |r_V_fu_662_p2            |     *    |      2|  0|  40|          20|          24|
    |add_ln357_fu_387_p2      |     +    |      0|  0|  40|           8|           8|
    |add_ln555_fu_696_p2      |     +    |      0|  0|  39|           1|          32|
    |add_ln851_fu_775_p2      |     +    |      0|  0|  39|           1|          32|
    |i_fu_412_p2              |     +    |      0|  0|  13|           4|           1|
    |line_index_fu_319_p2     |     +    |      0|  0|  12|           3|           1|
    |ret_V_fu_742_p2          |     +    |      0|  0|  48|          41|          41|
    |s_index_fu_351_p2        |     +    |      0|  0|  13|           4|           1|
    |sum_x_fu_435_p2          |     +    |      0|  0|  27|          20|          20|
    |sum_xy_fu_463_p2         |     +    |      0|  0|  39|          32|          32|
    |sum_y_fu_451_p2          |     +    |      0|  0|  39|          32|          32|
    |p_Val2_19_fu_718_p2      |     -    |      0|  0|  39|          32|          32|
    |sub_ln357_fu_381_p2      |     -    |      0|  0|  40|           8|           8|
    |sub_ln731_1_fu_521_p2    |     -    |      0|  0|  55|          48|          48|
    |sub_ln731_2_fu_551_p2    |     -    |      0|  0|  44|          37|          37|
    |sub_ln731_3_fu_571_p2    |     -    |      0|  0|  48|          41|          41|
    |sub_ln731_fu_493_p2      |     -    |      0|  0|  44|          37|          37|
    |and_ln363_1_fu_833_p2    |    and   |      0|  0|   2|           1|           1|
    |and_ln363_2_fu_839_p2    |    and   |      0|  0|   2|           1|           1|
    |and_ln363_fu_827_p2      |    and   |      0|  0|   2|           1|           1|
    |and_ln364_1_fu_889_p2    |    and   |      0|  0|   2|           1|           1|
    |and_ln364_2_fu_883_p2    |    and   |      0|  0|   2|           1|           1|
    |and_ln364_fu_877_p2      |    and   |      0|  0|   2|           1|           1|
    |and_ln365_1_fu_929_p2    |    and   |      0|  0|   2|           1|           1|
    |and_ln365_2_fu_923_p2    |    and   |      0|  0|   2|           1|           1|
    |and_ln365_fu_917_p2      |    and   |      0|  0|   2|           1|           1|
    |icmp_ln1494_1_fu_857_p2  |   icmp   |      0|  0|  18|          24|           6|
    |icmp_ln1494_2_fu_912_p2  |   icmp   |      0|  0|  18|          24|           8|
    |icmp_ln1494_fu_822_p2    |   icmp   |      0|  0|  18|          24|          10|
    |icmp_ln1495_1_fu_871_p2  |   icmp   |      0|  0|  13|          16|           1|
    |icmp_ln1495_2_fu_907_p2  |   icmp   |      0|  0|  18|          24|           7|
    |icmp_ln1495_fu_817_p2    |   icmp   |      0|  0|  18|          24|           7|
    |icmp_ln186_fu_406_p2     |   icmp   |      0|  0|   9|           4|           4|
    |icmp_ln352_fu_313_p2     |   icmp   |      0|  0|   9|           3|           3|
    |icmp_ln356_fu_345_p2     |   icmp   |      0|  0|   9|           4|           4|
    |icmp_ln363_1_fu_845_p2   |   icmp   |      0|  0|  18|          32|           8|
    |icmp_ln363_2_fu_851_p2   |   icmp   |      0|  0|  18|          32|           9|
    |icmp_ln363_fu_811_p2     |   icmp   |      0|  0|  18|          32|           7|
    |icmp_ln364_1_fu_901_p2   |   icmp   |      0|  0|  18|          32|           7|
    |icmp_ln364_fu_895_p2     |   icmp   |      0|  0|  18|          32|           8|
    |icmp_ln851_6_fu_690_p2   |   icmp   |      0|  0|  11|           8|           1|
    |icmp_ln851_fu_759_p2     |   icmp   |      0|  0|  11|           8|           1|
    |select_ln555_fu_702_p3   |  select  |      0|  0|  32|           1|          32|
    |select_ln850_fu_710_p3   |  select  |      0|  0|  32|           1|          32|
    |select_ln851_fu_781_p3   |  select  |      0|  0|  32|           1|          32|
    |y_temp_fu_789_p3         |  select  |      0|  0|  32|           1|          32|
    |ap_enable_pp0            |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_pp1            |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1  |    xor   |      0|  0|   2|           2|           1|
    |xor_ln363_fu_805_p2      |    xor   |      0|  0|   2|           1|           2|
    +-------------------------+----------+-------+---+----+------------+------------+
    |Total                    |          |     14|  0|1105|         820|         798|
    +-------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------+-----+-----------+-----+-----------+
    |                 Name                 | LUT | Input Size| Bits| Total Bits|
    +--------------------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                             |  353|         80|    1|         80|
    |ap_enable_reg_pp0_iter1               |   15|          3|    1|          3|
    |ap_enable_reg_pp1_iter2               |    9|          2|    1|          2|
    |ap_phi_mux_i_0_i_phi_fu_301_p4        |    9|          2|    4|          8|
    |ap_phi_mux_s_index_0_i_phi_fu_241_p4  |    9|          2|    4|          8|
    |ap_phi_mux_sum_x_0_i_phi_fu_253_p4    |    9|          2|   20|         40|
    |ap_phi_mux_sum_xy_0_i_phi_fu_277_p4   |    9|          2|   32|         64|
    |ap_phi_mux_sum_y_0_i_phi_fu_265_p4    |    9|          2|   32|         64|
    |i_0_i_reg_297                         |    9|          2|    4|          8|
    |line_centroids_address0               |   15|          3|    4|         12|
    |line_index_0_i_reg_225                |    9|          2|    3|          6|
    |lines_address0                        |   21|          4|    3|         12|
    |lines_d0                              |   15|          3|   57|        171|
    |s_index_0_i_reg_237                   |    9|          2|    4|          8|
    |sum_x_0_i_reg_249                     |    9|          2|   20|         40|
    |sum_xx_0_i_reg_285                    |    9|          2|   32|         64|
    |sum_xy_0_i_reg_273                    |    9|          2|   32|         64|
    |sum_y_0_i_reg_261                     |    9|          2|   32|         64|
    +--------------------------------------+-----+-----------+-----+-----------+
    |Total                                 |  536|        119|  286|        718|
    +--------------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+----+----+-----+-----------+
    |                Name               | FF | LUT| Bits| Const Bits|
    +-----------------------------------+----+----+-----+-----------+
    |and_ln363_2_reg_1106               |   1|   0|    1|          0|
    |and_ln364_1_reg_1110               |   1|   0|    1|          0|
    |and_ln365_1_reg_1114               |   1|   0|    1|          0|
    |ap_CS_fsm                          |  79|   0|   79|          0|
    |ap_enable_reg_pp0_iter0            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1            |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter0            |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1            |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter2            |   1|   0|    1|          0|
    |i_0_i_reg_297                      |   4|   0|    4|          0|
    |i_reg_1029                         |   4|   0|    4|          0|
    |icmp_ln186_reg_1025                |   1|   0|    1|          0|
    |icmp_ln186_reg_1025_pp1_iter1_reg  |   1|   0|    1|          0|
    |icmp_ln356_reg_1011                |   1|   0|    1|          0|
    |line_index_0_i_reg_225             |   3|   0|    3|          0|
    |line_index_reg_986                 |   3|   0|    3|          0|
    |lines_addr_1_reg_1118              |   3|   0|    3|          0|
    |lines_founded_write_s_fu_152       |   1|   0|    1|          0|
    |m_V_reg_1085                       |  24|   0|   24|          0|
    |p_Val2_19_reg_1095                 |  32|   0|   32|          0|
    |s_index_0_i_reg_237                |   4|   0|    4|          0|
    |s_index_reg_1015                   |   4|   0|    4|          0|
    |sdiv_ln1148_reg_1080               |  64|   0|   64|          0|
    |sum_x_0_i_reg_249                  |  20|   0|   20|          0|
    |sum_x_reg_1045                     |  20|   0|   20|          0|
    |sum_xx_0_i_reg_285                 |  32|   0|   32|          0|
    |sum_xy_0_i_reg_273                 |  32|   0|   32|          0|
    |sum_xy_reg_1055                    |  32|   0|   32|          0|
    |sum_y_0_i_reg_261                  |  32|   0|   32|          0|
    |sum_y_reg_1050                     |  32|   0|   32|          0|
    |tmp_35_reg_1007                    |   1|   0|    1|          0|
    |tmp_37_reg_1075                    |  18|   0|   18|          0|
    |zext_ln352_reg_1002                |   3|   0|    8|          5|
    |zext_ln353_reg_991                 |   3|   0|   64|         61|
    +-----------------------------------+----+----+-----+-----------+
    |Total                              | 461|   0|  527|         66|
    +-----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+---------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  | Source Object |    C Type    |
+---------------------+-----+-----+------------+---------------+--------------+
|ap_clk               |  in |    1| ap_ctrl_hs | get_lines_lsl | return value |
|ap_rst               |  in |    1| ap_ctrl_hs | get_lines_lsl | return value |
|ap_start             |  in |    1| ap_ctrl_hs | get_lines_lsl | return value |
|ap_done              | out |    1| ap_ctrl_hs | get_lines_lsl | return value |
|ap_idle              | out |    1| ap_ctrl_hs | get_lines_lsl | return value |
|ap_ready             | out |    1| ap_ctrl_hs | get_lines_lsl | return value |
|ap_return            | out |    1| ap_ctrl_hs | get_lines_lsl | return value |
|line_bases_address0  | out |    3|  ap_memory |   line_bases  |     array    |
|line_bases_ce0       | out |    1|  ap_memory |   line_bases  |     array    |
|line_bases_q0        |  in |   17|  ap_memory |   line_bases  |     array    |
|centroids_address0   | out |    7|  ap_memory |   centroids   |     array    |
|centroids_ce0        | out |    1|  ap_memory |   centroids   |     array    |
|centroids_q0         |  in |   48|  ap_memory |   centroids   |     array    |
|lines_address0       | out |    3|  ap_memory |     lines     |     array    |
|lines_ce0            | out |    1|  ap_memory |     lines     |     array    |
|lines_we0            | out |    1|  ap_memory |     lines     |     array    |
|lines_d0             | out |   57|  ap_memory |     lines     |     array    |
|lines_q0             |  in |   57|  ap_memory |     lines     |     array    |
+---------------------+-----+-----+------------+---------------+--------------+

