
---------- Begin Simulation Statistics ----------
final_tick                                 7506486875                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 245635                       # Simulator instruction rate (inst/s)
host_mem_usage                                 684832                       # Number of bytes of host memory used
host_op_rate                                   286572                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    40.71                       # Real time elapsed on the host
host_tick_rate                              184385062                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    10000000                       # Number of instructions simulated
sim_ops                                      11666617                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.007506                       # Number of seconds simulated
sim_ticks                                  7506486875                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.971434                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 1665858                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              1666334                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  2                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect               670                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           1667761                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                  7                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups              83                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses               76                       # Number of indirect misses.
system.cpu.branchPred.lookups                 1668899                       # Number of BP lookups
system.cpu.branchPred.usedRAS                     334                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted           54                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                  41881026                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  9997707                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts               462                       # The number of times a branch was mispredicted
system.cpu.commit.branches                    1666877                       # Number of branches committed
system.cpu.commit.bw_lim_events                    95                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls              58                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts            4167                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts             10000013                       # Number of instructions committed
system.cpu.commit.committedOps               11666630                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples     11993741                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.972727                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.933082                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      8068866     67.28%     67.28% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1      2153221     17.95%     85.23% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2         1159      0.01%     85.24% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       208563      1.74%     86.98% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       312553      2.61%     89.58% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5       173592      1.45%     91.03% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6       763374      6.36%     97.40% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7       312318      2.60%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8           95      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total     11993741                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                          0                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                  148                       # Number of function calls committed.
system.cpu.commit.int_insts                  10000016                       # Number of committed integer instructions.
system.cpu.commit.loads                       1666697                       # Number of loads committed
system.cpu.commit.membars                          24                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          8332963     71.43%     71.43% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult              35      0.00%     71.43% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                0      0.00%     71.43% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              0      0.00%     71.43% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     71.43% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     71.43% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     71.43% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     71.43% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     71.43% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     71.43% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     71.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     71.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     71.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     71.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     71.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     71.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     71.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     71.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     71.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     71.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     71.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     71.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     71.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     71.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     71.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     71.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            2      0.00%     71.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            1      0.00%     71.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            2      0.00%     71.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            1      0.00%     71.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     71.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     71.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     71.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     71.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     71.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     71.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     71.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     71.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     71.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     71.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     71.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     71.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     71.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     71.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     71.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     71.43% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead         1666697     14.29%     85.71% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite        1666929     14.29%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total          11666630                       # Class of committed instruction
system.cpu.commit.refs                        3333626                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                    10000000                       # Number of Instructions Simulated
system.cpu.committedOps                      11666617                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.201038                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.201038                       # CPI: Total CPI of All Threads
system.cpu.decode.BlockedCycles               7780772                       # Number of cycles decode is blocked
system.cpu.decode.BranchMispred                   216                       # Number of times decode detected a branch misprediction
system.cpu.decode.BranchResolved              1665994                       # Number of times decode resolved a branch
system.cpu.decode.DecodedInsts               11673806                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                   320114                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                   3476626                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                    489                       # Number of cycles decode is squashing
system.cpu.decode.SquashedInsts                  2490                       # Number of squashed instructions handled by decode
system.cpu.decode.UnblockCycles                416520                       # Number of cycles decode is unblocking
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch.Branches                     1668899                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                   3335505                       # Number of cache lines fetched
system.cpu.fetch.Cycles                      11985408                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                   236                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.IcacheWaitRetryStallCycles          310                       # Number of stall cycles due to full MSHR
system.cpu.fetch.Insts                       10011177                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                  137                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.SquashCycles                    1394                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.138955                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles               7969                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches            1666199                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        0.833544                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples           11994521                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              0.973709                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.297411                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  6955101     57.99%     57.99% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                  1701428     14.19%     72.17% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    36230      0.30%     72.47% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                  3301762     27.53%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                3                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total             11994521                       # Number of instructions fetched each cycle (Total)
system.cpu.idleCycles                           15859                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                  495                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                  1667209                       # Number of branches executed
system.cpu.iew.exec_nop                            43                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.023570                       # Inst execution rate
system.cpu.iew.exec_refs                      3958959                       # number of memory reference insts executed
system.cpu.iew.exec_stores                    1667144                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                     499                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts               1667769                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                 52                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts                 0                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts              1667533                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts            11671561                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts               2291815                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts               785                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts              12293466                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                      0                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                    77                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                    489                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                    79                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked        104103                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads               33                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation           19                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads            4                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads         1070                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores          602                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents             19                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect          486                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect              9                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                  11075892                       # num instructions consuming a value
system.cpu.iew.wb_count                      11668650                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.680211                       # average fanout of values written-back
system.cpu.iew.wb_producers                   7533949                       # num instructions producing a value
system.cpu.iew.wb_rate                       0.971547                       # insts written-back per cycle
system.cpu.iew.wb_sent                       11668761                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                 15624902                       # number of integer regfile reads
system.cpu.int_regfile_writes                 6668238                       # number of integer regfile writes
system.cpu.ipc                               0.832613                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.832613                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass                 0      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               8334831     67.79%     67.79% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                   45      0.00%     67.79% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     67.79% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     67.79% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     67.79% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     67.79% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     67.79% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     67.79% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     67.79% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     67.79% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     67.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    6      0.00%     67.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 1      0.00%     67.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     67.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     67.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     67.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     67.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     67.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     67.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  5      0.00%     67.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     67.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     67.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     67.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     67.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     67.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     67.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               2      0.00%     67.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               1      0.00%     67.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              2      0.00%     67.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              1      0.00%     67.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     67.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     67.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     67.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     67.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     67.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     67.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     67.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     67.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     67.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     67.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     67.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     67.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     67.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     67.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     67.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     67.80% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              2292089     18.64%     86.44% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             1667272     13.56%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               12294255                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                     3229473                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.262681                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                 2707418     83.83%     83.83% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      1      0.00%     83.83% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     83.83% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     83.83% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     83.83% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     83.83% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     83.83% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     83.83% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     83.83% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     83.83% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     83.83% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     83.83% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     83.83% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%     83.83% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     83.83% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     83.83% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     83.83% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     83.83% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     83.83% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     83.83% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     83.83% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     83.83% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     83.83% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     83.83% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     83.83% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     83.83% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     83.83% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     83.83% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     83.83% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     83.83% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     83.83% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     83.83% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     83.83% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     83.83% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     83.83% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     83.83% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     83.83% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     83.83% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     83.83% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     83.83% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     83.83% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     83.83% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     83.83% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     83.83% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     83.83% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     83.83% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                 521124     16.14%     99.97% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                   930      0.03%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses               15523728                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           39812784                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses     11668650                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes          11676425                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                   11671440                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                  12294255                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                  78                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined            4888                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued               284                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved             20                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined        11198                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples      11994521                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.024989                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.275366                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             6743845     56.22%     56.22% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              938264      7.82%     64.05% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2             1715009     14.30%     78.35% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3             2463639     20.54%     98.88% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              133764      1.12%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        11994521                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.023636                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.memDep0.conflictingLoads                80                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            25868                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads              1667769                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             1667533                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                 3335043                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     97                       # number of misc regfile writes
system.cpu.numCycles                         12010380                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.rename.BlockCycles                 2712274                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps              16663658                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                      8                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                   529712                       # Number of cycles rename is idle
system.cpu.rename.ROBFullEvents               4926446                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups              53356277                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts               11672317                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands            16670391                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                   3683527                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                4580419                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                    489                       # Number of cycles rename is squashing
system.cpu.rename.SquashedInsts                   609                       # Number of squashed instructions processed by rename
system.cpu.rename.UnblockCycles               5066295                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                     6709                       # Number of HB maps that are undone due to squashing
system.cpu.rename.int_rename_lookups         15004251                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles           2224                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                 59                       # count of serializing insts renamed
system.cpu.rename.skidInsts                    833358                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts             54                       # count of temporary serializing insts renamed
system.cpu.rename.vec_rename_lookups              146                       # Number of vector rename lookups
system.cpu.rob.rob_reads                     23664287                       # The number of ROB reads
system.cpu.rob.rob_writes                    23342389                       # The number of ROB writes
system.cpu.timesIdled                             256                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.vec_regfile_reads                       96                       # number of vector regfile reads
system.cpu.vec_regfile_writes                      66                       # number of vector regfile writes
system.cpu.workload.numSyscalls                    11                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests           17                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       103735                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        208307                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED   7506486875                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                432                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       103649                       # Transaction distribution
system.membus.trans_dist::WritebackClean           86                       # Transaction distribution
system.membus.trans_dist::ReadExReq            104140                       # Transaction distribution
system.membus.trans_dist::ReadExResp           104139                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            341                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq            91                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port          699                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       312179                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 312878                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port        22912                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port     13308672                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                13331584                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            104572                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000163                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.012749                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  104555     99.98%     99.98% # Request fanout histogram
system.membus.snoop_fanout::1                      17      0.02%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              104572                       # Request fanout histogram
system.membus.reqLayer0.occupancy           715644625                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               9.5                       # Layer utilization (%)
system.membus.respLayer1.occupancy            1813500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer2.occupancy          550201875                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              7.3                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED   7506486875                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          21824                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        6670720                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            6692544                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        21824                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         21824                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      6633536                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         6633536                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             341                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data          104230                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              104571                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       103649                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             103649                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst           2907352                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         888660716                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             891568068                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst      2907352                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          2907352                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      883707134                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            883707134                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      883707134                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst          2907352                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        888660716                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1775275202                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    103718.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       339.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    104231.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000055660000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         6476                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         6476                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              308076                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              97400                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      104572                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     103718                       # Number of write requests accepted
system.mem_ctrls.readBursts                    104572                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   103718                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      2                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              6588                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              6575                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              6534                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              6528                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              6528                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              6535                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              6556                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              6567                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              6543                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              6585                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             6562                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             6532                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             6421                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             6466                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             6503                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             6547                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              6536                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              6531                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              6529                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              6528                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              6528                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              6531                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              6530                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              6469                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              6400                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              6440                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             6421                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             6426                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             6410                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             6413                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             6473                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             6530                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.13                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   1054931500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  522850000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              3015619000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     10088.28                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                28838.28                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    97137                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   95909                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 92.89                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                92.47                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                104572                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               103718                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  104390                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     136                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      33                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       9                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     40                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   6477                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   6514                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   6480                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   6477                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   6477                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   6477                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   6476                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   6476                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   6476                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   6476                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   6476                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   6476                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   6476                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   6476                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   6476                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   6476                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        15218                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    875.847023                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   748.620864                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   298.778671                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          871      5.72%      5.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          496      3.26%      8.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          393      2.58%     11.57% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          346      2.27%     13.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          398      2.62%     16.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          419      2.75%     19.21% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          428      2.81%     22.02% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          544      3.57%     25.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        11323     74.41%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        15218                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         6476                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      16.146232                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     16.031914                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev      9.161482                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31           6473     99.95%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63             1      0.02%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-127            1      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::736-767            1      0.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          6476                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         6476                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.012199                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.011503                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.155236                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             6436     99.38%     99.38% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                1      0.02%     99.40% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               39      0.60%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          6476                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                6692480                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                     128                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 6636480                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 6692608                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              6637952                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       891.56                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       884.10                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    891.58                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    884.30                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        13.87                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.97                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    6.91                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    7506484375                       # Total gap between requests
system.mem_ctrls.avgGap                      36038.62                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        21696                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      6670784                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      6636480                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 2890300.131244817283                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 888669241.828255414963                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 884099327.756434679031                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          341                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data       104231                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       103718                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst      8987750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   3006631250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 185767505125                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     26357.04                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     28845.84                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   1791082.60                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    92.68                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy             54399660                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy             28910310                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           372415260                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          268897860                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     592512960.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       2380624380                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        877754880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         4575515310                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        609.541505                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   2235852375                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    250640000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   5019994500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy             54264000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy             28842000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           374214540                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          272390040                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     592512960.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       2372872380                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        884282880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         4579378800                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        610.056192                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   2252813125                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    250640000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   5003033750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON      7506486875                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   7506486875                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      3335080                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          3335080                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      3335080                       # number of overall hits
system.cpu.icache.overall_hits::total         3335080                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          423                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            423                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          423                       # number of overall misses
system.cpu.icache.overall_misses::total           423                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     22393117                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     22393117                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     22393117                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     22393117                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      3335503                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      3335503                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      3335503                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      3335503                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000127                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000127                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000127                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000127                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 52938.810875                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 52938.810875                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 52938.810875                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 52938.810875                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         5756                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                92                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    62.565217                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks           17                       # number of writebacks
system.cpu.icache.writebacks::total                17                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst           82                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           82                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst           82                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           82                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst          341                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          341                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          341                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          341                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     19698494                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     19698494                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     19698494                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     19698494                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000102                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000102                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000102                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000102                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 57766.844575                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 57766.844575                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 57766.844575                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 57766.844575                       # average overall mshr miss latency
system.cpu.icache.replacements                     17                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      3335080                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         3335080                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          423                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           423                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     22393117                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     22393117                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      3335503                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      3335503                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000127                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000127                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 52938.810875                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 52938.810875                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst           82                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           82                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          341                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          341                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     19698494                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     19698494                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000102                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000102                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 57766.844575                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 57766.844575                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   7506486875                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           323.555083                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             3335421                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               341                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           9781.293255                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             77000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   323.555083                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.631944                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.631944                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          324                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          324                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.632812                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          13342353                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         13342353                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   7506486875                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED   7506486875                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED   7506486875                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED   7506486875                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   7506486875                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED   7506486875                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED   7506486875                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED   7506486875                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   7506486875                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      2500964                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          2500964                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      2500976                       # number of overall hits
system.cpu.dcache.overall_hits::total         2500976                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       833053                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         833053                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       833065                       # number of overall misses
system.cpu.dcache.overall_misses::total        833065                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  49130086000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  49130086000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  49130086000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  49130086000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      3334017                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      3334017                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      3334041                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      3334041                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.249865                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.249865                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.249866                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.249866                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 58975.942707                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 58975.942707                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 58975.093180                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 58975.093180                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets      7908872                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets          104105                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    75.970146                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       103718                       # number of writebacks
system.cpu.dcache.writebacks::total            103718                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data       728833                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       728833                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       728833                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       728833                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       104220                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       104220                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       104228                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       104228                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   6333246625                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   6333246625                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   6333719750                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   6333719750                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.031260                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.031260                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.031262                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.031262                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 60768.054356                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 60768.054356                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 60767.929443                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 60767.929443                       # average overall mshr miss latency
system.cpu.dcache.replacements                 103718                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      1667011                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         1667011                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          139                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           139                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data      8164500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total      8164500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      1667150                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      1667150                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000083                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000083                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 58737.410072                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 58737.410072                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           59                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           59                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data           80                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total           80                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data      4935250                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      4935250                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000048                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000048                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 61690.625000                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 61690.625000                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data       833953                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         833953                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       832914                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       832914                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  49121921500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  49121921500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      1666867                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      1666867                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.499688                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.499688                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 58975.982514                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 58975.982514                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data       728774                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total       728774                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       104140                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       104140                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   6328311375                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   6328311375                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.062476                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.062476                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 60767.345640                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 60767.345640                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data           12                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total            12                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data           12                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           12                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data           24                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total           24                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.500000                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.500000                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data            8                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total            8                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data       473125                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       473125                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 59140.625000                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 59140.625000                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           24                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           24                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            4                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            4                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data       254375                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       254375                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           28                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           28                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.142857                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.142857                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 63593.750000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 63593.750000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            3                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            3                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data       194875                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total       194875                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.107143                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.107143                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 64958.333333                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 64958.333333                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data           23                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           23                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           23                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           23                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   7506486875                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           510.067419                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             2605253                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            104230                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             24.995232                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            148000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   510.067419                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.996225                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.996225                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          140                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          371                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          13440598                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         13440598                       # Number of data accesses

---------- End Simulation Statistics   ----------
