vsim work.cpu_tb -voptargs=+acc
# vsim work.cpu_tb -voptargs="+acc" 
# Start time: 17:24:44 on Mar 02,2024
# ** Note: (vsim-8009) Loading existing optimized design _opt2
# Loading work.cpu_tb(fast)
# Loading work.cpu(fast)
# Loading work.memory1c(fast)
# Loading work.addsub_16bit(fast)
# Loading work.adder_4bit(fast)
# Loading work.PC_control(fast)
# Loading work.Control(fast)
# Loading work.RegisterFile(fast)
# Loading work.ReadDecoder_4_16(fast)
# Loading work.WriteDecoder_4_16(fast)
# Loading work.ALU(fast)
# Loading work.dff(fast__1)
# Loading work.Shifter(fast)
# Loading work.RED(fast)
# Loading work.PADDSB(fast)
# Loading work.adder_4bit_sat(fast)
# Loading work.Register(fast)
# Loading work.dff(fast)
# Loading work.BitCell(fast)
view -new wave
# .main_pane.wave.interior.cs.body.pw.wf
add wave -position insertpoint  \
sim:/cpu_tb/DUT/clk \
sim:/cpu_tb/DUT/rst_n \
sim:/cpu_tb/DUT/hlt \
sim:/cpu_tb/DUT/pc \
sim:/cpu_tb/DUT/RegWrite \
sim:/cpu_tb/DUT/MemRead \
sim:/cpu_tb/DUT/MemWrite \
sim:/cpu_tb/DUT/Branch \
sim:/cpu_tb/DUT/MemtoReg \
sim:/cpu_tb/DUT/ALUSrc \
sim:/cpu_tb/DUT/pcs_select \
sim:/cpu_tb/DUT/hlt_select \
sim:/cpu_tb/DUT/ALUSrc8bit \
sim:/cpu_tb/DUT/LoadByte \
sim:/cpu_tb/DUT/pc_in \
sim:/cpu_tb/DUT/instruction \
sim:/cpu_tb/DUT/mem_out \
sim:/cpu_tb/DUT/pc_increment \
sim:/cpu_tb/DUT/pc_branch \
sim:/cpu_tb/DUT/datain \
sim:/cpu_tb/DUT/dataout1 \
sim:/cpu_tb/DUT/dataout2 \
sim:/cpu_tb/DUT/Flags \
sim:/cpu_tb/DUT/aluin2 \
sim:/cpu_tb/DUT/aluout \
sim:/cpu_tb/DUT/error \
sim:/cpu_tb/DUT/reg1 \
sim:/cpu_tb/DUT/Opcode \
sim:/cpu_tb/DUT/rs \
sim:/cpu_tb/DUT/rd \
sim:/cpu_tb/DUT/imm \
sim:/cpu_tb/DUT/imm8bit \
sim:/cpu_tb/DUT/imm9bit \
sim:/cpu_tb/DUT/ccc
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: pokem  Hostname: PC-SHAWN  ProcessID: 111232
#           Attempting to use alternate WLF file "./wlft8w44kz".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft8w44kz
view -new wave
# .main_pane.wave4.interior.cs.body.pw.wf
add wave -position insertpoint sim:/cpu_tb/DUT/dmem/*
run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.trace for output
# ** Note: $finish    : I:/ece552/project/project-phase1-testbench.v(126)
#    Time: 1400 ns  Iteration: 1  Instance: /cpu_tb
# 1
# Break in Module cpu_tb at I:/ece552/project/project-phase1-testbench.v line 126
# Compile of ALU.v was successful.
restart
# Closing VCD file "dump.vcd"
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.cpu_tb(fast)
# Loading work.cpu(fast)
# Loading work.memory1c(fast)
# Loading work.addsub_16bit(fast)
# Loading work.adder_4bit(fast)
# Loading work.PC_control(fast)
# Loading work.Control(fast)
# Loading work.RegisterFile(fast)
# Loading work.ReadDecoder_4_16(fast)
# Loading work.WriteDecoder_4_16(fast)
# Loading work.ALU(fast)
# Loading work.dff(fast__1)
# Loading work.Shifter(fast)
# Loading work.RED(fast)
# Loading work.PADDSB(fast)
# Loading work.adder_4bit_sat(fast)
# Loading work.Register(fast)
# Loading work.dff(fast)
# Loading work.BitCell(fast)
run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.trace for output
# ** Note: $finish    : I:/ece552/project/project-phase1-testbench.v(126)
#    Time: 1400 ns  Iteration: 1  Instance: /cpu_tb
# 1
# Break in Module cpu_tb at I:/ece552/project/project-phase1-testbench.v line 126
view -new wave
# .main_pane.wave3.interior.cs.body.pw.wf
add wave -position insertpoint  \
sim:/cpu_tb/DUT/dmem/ADDR_WIDTH \
sim:/cpu_tb/DUT/dmem/data_out \
sim:/cpu_tb/DUT/dmem/data_in \
sim:/cpu_tb/DUT/dmem/addr \
sim:/cpu_tb/DUT/dmem/enable \
sim:/cpu_tb/DUT/dmem/wr \
sim:/cpu_tb/DUT/dmem/clk \
sim:/cpu_tb/DUT/dmem/rst \
sim:/cpu_tb/DUT/dmem/mem \
sim:/cpu_tb/DUT/dmem/loaded
# (vsim-4077) Logging very large object: /cpu_tb/DUT/dmem/mem
restart
# Closing VCD file "dump.vcd"
# ** Note: (vsim-8009) Loading existing optimized design _opt2
# Loading work.cpu_tb(fast)
# Loading work.cpu(fast)
# Loading work.memory1c(fast)
# Loading work.addsub_16bit(fast)
# Loading work.adder_4bit(fast)
# Loading work.PC_control(fast)
# Loading work.Control(fast)
# Loading work.RegisterFile(fast)
# Loading work.ReadDecoder_4_16(fast)
# Loading work.WriteDecoder_4_16(fast)
# Loading work.ALU(fast)
# Loading work.dff(fast__1)
# Loading work.Shifter(fast)
# Loading work.RED(fast)
# Loading work.PADDSB(fast)
# Loading work.adder_4bit_sat(fast)
# Loading work.Register(fast)
# Loading work.dff(fast)
# Loading work.BitCell(fast)
run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.trace for output
# ** Note: $finish    : I:/ece552/project/project-phase1-testbench.v(126)
#    Time: 1400 ns  Iteration: 1  Instance: /cpu_tb
# 1
# Break in Module cpu_tb at I:/ece552/project/project-phase1-testbench.v line 126
# Compile of Control.v was successful.
restart
# Closing VCD file "dump.vcd"
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.cpu_tb(fast)
# Loading work.cpu(fast)
# Loading work.memory1c(fast)
# Loading work.addsub_16bit(fast)
# Loading work.adder_4bit(fast)
# Loading work.PC_control(fast)
# Loading work.Control(fast)
# Loading work.RegisterFile(fast)
# Loading work.ReadDecoder_4_16(fast)
# Loading work.WriteDecoder_4_16(fast)
# Loading work.ALU(fast)
# Loading work.dff(fast__1)
# Loading work.Shifter(fast)
# Loading work.RED(fast)
# Loading work.PADDSB(fast)
# Loading work.adder_4bit_sat(fast)
# Loading work.Register(fast)
# Loading work.dff(fast)
# Loading work.BitCell(fast)
run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.trace for output
# ** Note: $finish    : I:/ece552/project/project-phase1-testbench.v(126)
#    Time: 1400 ns  Iteration: 1  Instance: /cpu_tb
# 1
# Break in Module cpu_tb at I:/ece552/project/project-phase1-testbench.v line 126
# Compile of cpu.v was successful.
# Compile of dmemory.v was successful.
# Compile of imemory.v was successful.
# 3 compiles, 0 failed with no errors.
restart
# Closing VCD file "dump.vcd"
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.cpu_tb(fast)
# Loading work.cpu(fast)
# Loading work.imemory1c(fast)
# Loading work.addsub_16bit(fast)
# Loading work.adder_4bit(fast)
# Loading work.PC_control(fast)
# Loading work.Control(fast)
# Loading work.RegisterFile(fast)
# Loading work.ReadDecoder_4_16(fast)
# Loading work.WriteDecoder_4_16(fast)
# Loading work.ALU(fast)
# Loading work.dff(fast__1)
# Loading work.Shifter(fast)
# Loading work.RED(fast)
# Loading work.PADDSB(fast)
# Loading work.adder_4bit_sat(fast)
# Loading work.dmemory1c(fast)
# Loading work.Register(fast)
# Loading work.dff(fast)
# Loading work.BitCell(fast)
run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.trace for output
# ** Note: $finish    : I:/ece552/project/project-phase1-testbench.v(126)
#    Time: 1400 ns  Iteration: 1  Instance: /cpu_tb
# 1
# Break in Module cpu_tb at I:/ece552/project/project-phase1-testbench.v line 126
restart
# Closing VCD file "dump.vcd"
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt2
# Loading work.cpu_tb(fast)
# Loading work.cpu(fast)
# Loading work.imemory1c(fast)
# Loading work.addsub_16bit(fast)
# Loading work.adder_4bit(fast)
# Loading work.PC_control(fast)
# Loading work.Control(fast)
# Loading work.RegisterFile(fast)
# Loading work.ReadDecoder_4_16(fast)
# Loading work.WriteDecoder_4_16(fast)
# Loading work.ALU(fast)
# Loading work.dff(fast__1)
# Loading work.Shifter(fast)
# Loading work.RED(fast)
# Loading work.PADDSB(fast)
# Loading work.adder_4bit_sat(fast)
# Loading work.dmemory1c(fast)
# Loading work.Register(fast)
# Loading work.dff(fast)
# Loading work.BitCell(fast)
run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.trace for output
# ** Note: $finish    : I:/ece552/project/project-phase1-testbench.v(126)
#    Time: 1400 ns  Iteration: 1  Instance: /cpu_tb
# 1
# Break in Module cpu_tb at I:/ece552/project/project-phase1-testbench.v line 126
# Compile of imemory.v was successful.
restart
# Closing VCD file "dump.vcd"
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.cpu_tb(fast)
# Loading work.cpu(fast)
# Loading work.imemory1c(fast)
# Loading work.addsub_16bit(fast)
# Loading work.adder_4bit(fast)
# Loading work.PC_control(fast)
# Loading work.Control(fast)
# Loading work.RegisterFile(fast)
# Loading work.ReadDecoder_4_16(fast)
# Loading work.WriteDecoder_4_16(fast)
# Loading work.ALU(fast)
# Loading work.dff(fast__1)
# Loading work.Shifter(fast)
# Loading work.RED(fast)
# Loading work.PADDSB(fast)
# Loading work.adder_4bit_sat(fast)
# Loading work.dmemory1c(fast)
# Loading work.Register(fast)
# Loading work.dff(fast)
# Loading work.BitCell(fast)
run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.trace for output
