// Seed: 1559213101
module module_0 (
    input  wand id_0,
    output wire id_1,
    output wor  id_2,
    output tri1 id_3,
    input  tri  id_4,
    input  wire id_5
);
  assign id_3 = id_0;
  assign module_1.id_3 = 0;
endmodule
module module_1 #(
    parameter id_4 = 32'd43,
    parameter id_8 = 32'd15
) (
    input supply1 id_0,
    output uwire id_1,
    output tri1 id_2,
    input tri id_3
    , id_10,
    output supply0 _id_4,
    input tri0 id_5,
    input uwire id_6,
    output tri1 id_7,
    input wand _id_8
);
  logic [id_8 : id_4] id_11 = -1'b0, id_12;
  module_0 modCall_1 (
      id_5,
      id_7,
      id_2,
      id_7,
      id_3,
      id_3
  );
endmodule
