{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1747833840327 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1747833840329 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 21 16:23:59 2025 " "Processing started: Wed May 21 16:23:59 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1747833840329 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747833840329 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off top-module -c top-module " "Command: quartus_map --read_settings_files=on --write_settings_files=off top-module -c top-module" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747833840329 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1747833841739 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1747833841739 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/carme/desktop/tetris-fpga/top_module_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/carme/desktop/tetris-fpga/top_module_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 top_module_tb " "Found entity 1: top_module_tb" {  } { { "../top_module_tb.v" "" { Text "C:/Users/carme/Desktop/tetris-FPGA/top_module_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747833853855 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747833853855 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/carme/desktop/tetris-fpga/top_module.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/carme/desktop/tetris-fpga/top_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 top_module " "Found entity 1: top_module" {  } { { "../top_module.v" "" { Text "C:/Users/carme/Desktop/tetris-FPGA/top_module.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747833853860 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747833853860 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/carme/desktop/tetris-fpga/tick_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/carme/desktop/tetris-fpga/tick_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 tick_generator " "Found entity 1: tick_generator" {  } { { "../tick_generator.v" "" { Text "C:/Users/carme/Desktop/tetris-FPGA/tick_generator.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747833853882 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747833853882 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/carme/desktop/tetris-fpga/grid.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/carme/desktop/tetris-fpga/grid.v" { { "Info" "ISGN_ENTITY_NAME" "1 grid " "Found entity 1: grid" {  } { { "../grid.v" "" { Text "C:/Users/carme/Desktop/tetris-FPGA/grid.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747833853911 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747833853911 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/carme/desktop/tetris-fpga/clock_divider.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/carme/desktop/tetris-fpga/clock_divider.v" { { "Info" "ISGN_ENTITY_NAME" "1 clock_divider " "Found entity 1: clock_divider" {  } { { "../clock_divider.v" "" { Text "C:/Users/carme/Desktop/tetris-FPGA/clock_divider.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747833853935 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747833853935 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/carme/desktop/tetris-fpga/background.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/carme/desktop/tetris-fpga/background.v" { { "Info" "ISGN_ENTITY_NAME" "1 background " "Found entity 1: background" {  } { { "../background.v" "" { Text "C:/Users/carme/Desktop/tetris-FPGA/background.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747833853963 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747833853963 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/carme/desktop/tetris-fpga/afpl.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/carme/desktop/tetris-fpga/afpl.v" { { "Info" "ISGN_ENTITY_NAME" "1 AFPL " "Found entity 1: AFPL" {  } { { "../AFPL.v" "" { Text "C:/Users/carme/Desktop/tetris-FPGA/AFPL.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747833853983 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747833853983 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top_module " "Elaborating entity \"top_module\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1747833854126 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 top_module.v(64) " "Verilog HDL assignment warning at top_module.v(64): truncated value with size 32 to match size of target (5)" {  } { { "../top_module.v" "" { Text "C:/Users/carme/Desktop/tetris-FPGA/top_module.v" 64 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1747833854161 "|top_module"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "x top_module.v(53) " "Verilog HDL Always Construct warning at top_module.v(53): inferring latch(es) for variable \"x\", which holds its previous value in one or more paths through the always construct" {  } { { "../top_module.v" "" { Text "C:/Users/carme/Desktop/tetris-FPGA/top_module.v" 53 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1747833854161 "|top_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[0\] top_module.v(53) " "Inferred latch for \"x\[0\]\" at top_module.v(53)" {  } { { "../top_module.v" "" { Text "C:/Users/carme/Desktop/tetris-FPGA/top_module.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747833854161 "|top_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[1\] top_module.v(53) " "Inferred latch for \"x\[1\]\" at top_module.v(53)" {  } { { "../top_module.v" "" { Text "C:/Users/carme/Desktop/tetris-FPGA/top_module.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747833854161 "|top_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[2\] top_module.v(53) " "Inferred latch for \"x\[2\]\" at top_module.v(53)" {  } { { "../top_module.v" "" { Text "C:/Users/carme/Desktop/tetris-FPGA/top_module.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747833854161 "|top_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[3\] top_module.v(53) " "Inferred latch for \"x\[3\]\" at top_module.v(53)" {  } { { "../top_module.v" "" { Text "C:/Users/carme/Desktop/tetris-FPGA/top_module.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747833854161 "|top_module"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tick_generator tick_generator:tick_gen " "Elaborating entity \"tick_generator\" for hierarchy \"tick_generator:tick_gen\"" {  } { { "../top_module.v" "tick_gen" { Text "C:/Users/carme/Desktop/tetris-FPGA/top_module.v" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747833854167 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 tick_generator.v(20) " "Verilog HDL assignment warning at tick_generator.v(20): truncated value with size 32 to match size of target (25)" {  } { { "../tick_generator.v" "" { Text "C:/Users/carme/Desktop/tetris-FPGA/tick_generator.v" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1747833854197 "|top_module|tick_generator:tick_gen"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "grid grid:game_grid " "Elaborating entity \"grid\" for hierarchy \"grid:game_grid\"" {  } { { "../top_module.v" "game_grid" { Text "C:/Users/carme/Desktop/tetris-FPGA/top_module.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747833854201 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "current_x\[0\] GND " "Pin \"current_x\[0\]\" is stuck at GND" {  } { { "../top_module.v" "" { Text "C:/Users/carme/Desktop/tetris-FPGA/top_module.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1747833855252 "|top_module|current_x[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "current_x\[1\] GND " "Pin \"current_x\[1\]\" is stuck at GND" {  } { { "../top_module.v" "" { Text "C:/Users/carme/Desktop/tetris-FPGA/top_module.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1747833855252 "|top_module|current_x[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "current_x\[2\] VCC " "Pin \"current_x\[2\]\" is stuck at VCC" {  } { { "../top_module.v" "" { Text "C:/Users/carme/Desktop/tetris-FPGA/top_module.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1747833855252 "|top_module|current_x[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "current_x\[3\] GND " "Pin \"current_x\[3\]\" is stuck at GND" {  } { { "../top_module.v" "" { Text "C:/Users/carme/Desktop/tetris-FPGA/top_module.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1747833855252 "|top_module|current_x[3]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1747833855252 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1747833855349 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1747833856174 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747833856174 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "47 " "Implemented 47 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1747833856524 ""} { "Info" "ICUT_CUT_TM_OPINS" "9 " "Implemented 9 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1747833856524 ""} { "Info" "ICUT_CUT_TM_LCELLS" "36 " "Implemented 36 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1747833856524 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1747833856524 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 9 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4820 " "Peak virtual memory: 4820 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1747833856575 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 21 16:24:16 2025 " "Processing ended: Wed May 21 16:24:16 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1747833856575 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1747833856575 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:33 " "Total CPU time (on all processors): 00:00:33" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1747833856575 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1747833856575 ""}
