// Seed: 3455428492
module module_0 (
    output uwire id_0,
    output tri id_1,
    output supply1 id_2,
    input wor id_3,
    input uwire id_4,
    input wor id_5,
    input tri id_6,
    input tri id_7,
    input uwire id_8,
    output tri id_9
);
endmodule
module module_1 (
    input wand  id_0,
    input wire  id_1,
    input tri0  id_2,
    input wor   id_3,
    input uwire id_4,
    input wire  id_5
);
  assign id_7 = 1'b0;
  assign id_7 = id_5 == id_1;
  module_0(
      id_7, id_7, id_7, id_2, id_5, id_0, id_1, id_1, id_2, id_7
  );
  assign id_7 = id_5;
endmodule
