	.cpu cortex-a7
	.arch armv7ve
	.fpu vfpv4

	.text

	.global main
main:
.BLOCK_0:
	SUB sp, sp, #548
	ADD VR_0, sp, #0
	ADD VR_1, sp, #160
	ADD VR_2, sp, #260
	ADD VR_3, sp, #360
	ADD VR_4, sp, #364
	ADD VR_5, sp, #368
	ADD VR_6, sp, #448
	ADD VR_7, sp, #528
	ADD VR_8, sp, #532
	ADD VR_9, sp, #536
	ADD VR_10, sp, #540
	ADD VR_11, sp, #544
	MOV VR_12, VR_6
	MOV r2, #80
	MOV r1, #0
	MOV r0, VR_12
	BL memset
	MOV VR_13, #1
	STR VR_13, [VR_12]
	ADD VR_14, VR_12, #4
	MOV VR_15, #2
	STR VR_15, [VR_14]
	ADD VR_16, VR_12, #8
	MOV VR_17, #3
	STR VR_17, [VR_16]
	ADD VR_18, VR_12, #12
	MOV VR_19, #4
	STR VR_19, [VR_18]
	ADD VR_20, VR_12, #16
	MOV VR_21, #5
	STR VR_21, [VR_20]
	ADD VR_22, VR_12, #20
	MOV VR_23, #6
	STR VR_23, [VR_22]
	ADD VR_24, VR_12, #24
	MOV VR_25, #7
	STR VR_25, [VR_24]
	ADD VR_26, VR_12, #28
	MOV VR_27, #8
	STR VR_27, [VR_26]
	ADD VR_28, VR_12, #32
	MOV VR_29, #9
	STR VR_29, [VR_28]
	ADD VR_30, VR_12, #40
	MOV VR_31, #1
	STR VR_31, [VR_30]
	ADD VR_32, VR_12, #44
	MOV VR_33, #2
	STR VR_33, [VR_32]
	ADD VR_34, VR_12, #48
	MOV VR_35, #3
	STR VR_35, [VR_34]
	ADD VR_36, VR_12, #52
	MOV VR_37, #4
	STR VR_37, [VR_36]
	ADD VR_38, VR_12, #56
	MOV VR_39, #5
	STR VR_39, [VR_38]
	ADD VR_40, VR_12, #60
	MOV VR_41, #6
	STR VR_41, [VR_40]
	ADD VR_42, VR_12, #64
	MOV VR_43, #7
	STR VR_43, [VR_42]
	ADD VR_44, VR_12, #68
	MOV VR_45, #8
	STR VR_45, [VR_44]
	ADD VR_46, VR_12, #72
	MOV VR_47, #9
	STR VR_47, [VR_46]
	MOV VR_48, VR_5
	MOV r2, #80
	MOV r1, #0
	MOV r0, VR_48
	BL memset
	MOV VR_49, #2
	STR VR_49, [VR_48]
	ADD VR_50, VR_48, #4
	MOV VR_51, #3
	STR VR_51, [VR_50]
	ADD VR_52, VR_48, #8
	MOV VR_53, #4
	STR VR_53, [VR_52]
	ADD VR_54, VR_48, #12
	MOV VR_55, #2
	STR VR_55, [VR_54]
	ADD VR_56, VR_48, #16
	MOV VR_57, #5
	STR VR_57, [VR_56]
	ADD VR_58, VR_48, #20
	MOV VR_59, #7
	STR VR_59, [VR_58]
	ADD VR_60, VR_48, #24
	MOV VR_61, #9
	STR VR_61, [VR_60]
	ADD VR_62, VR_48, #28
	MOV VR_63, #9
	STR VR_63, [VR_62]
	ADD VR_64, VR_48, #36
	MOV VR_65, #1
	STR VR_65, [VR_64]
	ADD VR_66, VR_48, #40
	MOV VR_67, #9
	STR VR_67, [VR_66]
	ADD VR_68, VR_48, #44
	MOV VR_69, #8
	STR VR_69, [VR_68]
	ADD VR_70, VR_48, #48
	MOV VR_71, #7
	STR VR_71, [VR_70]
	ADD VR_72, VR_48, #52
	MOV VR_73, #6
	STR VR_73, [VR_72]
	ADD VR_74, VR_48, #56
	MOV VR_75, #4
	STR VR_75, [VR_74]
	ADD VR_76, VR_48, #60
	MOV VR_77, #3
	STR VR_77, [VR_76]
	ADD VR_78, VR_48, #64
	MOV VR_79, #2
	STR VR_79, [VR_78]
	ADD VR_80, VR_48, #68
	MOV VR_81, #1
	STR VR_81, [VR_80]
	ADD VR_82, VR_48, #72
	MOV VR_83, #2
	STR VR_83, [VR_82]
	ADD VR_84, VR_48, #76
	MOV VR_85, #2
	STR VR_85, [VR_84]
	MOV VR_86, #20
	STR VR_86, [VR_4]
	MOV VR_87, #20
	STR VR_87, [VR_3]
	MOV VR_88, VR_0
	MOV r2, #160
	MOV r1, #0
	MOV r0, VR_88
	BL memset
	MOV VR_89, #0
	STR VR_89, [VR_11]
	B .BLOCK_1
.BLOCK_1:
	LDR VR_90, [VR_11]
	LDR VR_91, [VR_4]
	CMP VR_90, VR_91
	BLT .BLOCK_2
	BGE .BLOCK_3
.BLOCK_2:
	LDR VR_92, [VR_11]
	ADD VR_93, VR_2, VR_92, LSL #2
	LDR VR_94, [VR_11]
	ADD VR_95, VR_6, VR_94, LSL #2
	LDR VR_96, [VR_95]
	STR VR_96, [VR_93]
	LDR VR_97, [VR_11]
	ADD VR_98, VR_97, #1
	STR VR_98, [VR_11]
	B .BLOCK_1
.BLOCK_3:
	MOV VR_99, #0
	STR VR_99, [VR_11]
	B .BLOCK_4
.BLOCK_4:
	LDR VR_100, [VR_11]
	LDR VR_101, [VR_3]
	CMP VR_100, VR_101
	BLT .BLOCK_5
	BGE .BLOCK_6
.BLOCK_5:
	LDR VR_102, [VR_11]
	ADD VR_103, VR_1, VR_102, LSL #2
	LDR VR_104, [VR_11]
	ADD VR_105, VR_5, VR_104, LSL #2
	LDR VR_106, [VR_105]
	STR VR_106, [VR_103]
	LDR VR_107, [VR_11]
	ADD VR_108, VR_107, #1
	STR VR_108, [VR_11]
	B .BLOCK_4
.BLOCK_6:
	LDR VR_109, [VR_4]
	LDR VR_110, [VR_3]
	ADD VR_111, VR_109, VR_110
	SUB VR_112, VR_111, #1
	STR VR_112, [VR_8]
	MOV VR_113, #0
	STR VR_113, [VR_11]
	B .BLOCK_7
.BLOCK_7:
	LDR VR_114, [VR_11]
	LDR VR_115, [VR_8]
	CMP VR_114, VR_115
	BLE .BLOCK_8
	BGT .BLOCK_9
.BLOCK_8:
	LDR VR_116, [VR_11]
	ADD VR_117, VR_0, VR_116, LSL #2
	MOV VR_118, #0
	STR VR_118, [VR_117]
	LDR VR_119, [VR_11]
	ADD VR_120, VR_119, #1
	STR VR_120, [VR_11]
	B .BLOCK_7
.BLOCK_9:
	MOV VR_121, #0
	STR VR_121, [VR_7]
	LDR VR_122, [VR_3]
	SUB VR_123, VR_122, #1
	STR VR_123, [VR_11]
	B .BLOCK_10
.BLOCK_10:
	LDR VR_124, [VR_11]
	MOV VR_126, #0
	SUB VR_125, VR_126, #1
	CMP VR_124, VR_125
	BGT .BLOCK_11
	BLE .BLOCK_12
.BLOCK_11:
	LDR VR_127, [VR_11]
	ADD VR_128, VR_1, VR_127, LSL #2
	LDR VR_129, [VR_128]
	STR VR_129, [VR_9]
	LDR VR_130, [VR_4]
	SUB VR_131, VR_130, #1
	STR VR_131, [VR_10]
	B .BLOCK_13
.BLOCK_12:
	B .BLOCK_20
.BLOCK_13:
	LDR VR_132, [VR_10]
	MOV VR_134, #0
	SUB VR_133, VR_134, #1
	CMP VR_132, VR_133
	BGT .BLOCK_14
	BLE .BLOCK_15
.BLOCK_14:
	LDR VR_135, [VR_8]
	ADD VR_136, VR_0, VR_135, LSL #2
	LDR VR_137, [VR_136]
	LDR VR_138, [VR_9]
	LDR VR_139, [VR_10]
	ADD VR_140, VR_2, VR_139, LSL #2
	LDR VR_141, [VR_140]
	MUL VR_142, VR_138, VR_141
	ADD VR_143, VR_137, VR_142
	STR VR_143, [VR_7]
	B .BLOCK_16
.BLOCK_15:
	LDR VR_144, [VR_8]
	LDR VR_145, [VR_4]
	ADD VR_146, VR_144, VR_145
	SUB VR_147, VR_146, #1
	STR VR_147, [VR_8]
	LDR VR_148, [VR_11]
	SUB VR_149, VR_148, #1
	STR VR_149, [VR_11]
	B .BLOCK_10
.BLOCK_16:
	LDR VR_150, [VR_7]
	CMP VR_150, #10
	BGE .BLOCK_18
	BLT .BLOCK_19
.BLOCK_17:
	LDR VR_151, [VR_10]
	SUB VR_152, VR_151, #1
	STR VR_152, [VR_10]
	LDR VR_153, [VR_8]
	SUB VR_154, VR_153, #1
	STR VR_154, [VR_8]
	B .BLOCK_13
.BLOCK_18:
	LDR VR_155, [VR_8]
	ADD VR_156, VR_0, VR_155, LSL #2
	LDR VR_157, [VR_7]
	STR VR_157, [VR_156]
	LDR VR_158, [VR_8]
	SUB VR_159, VR_158, #1
	ADD VR_160, VR_0, VR_159, LSL #2
	LDR VR_161, [VR_8]
	SUB VR_162, VR_161, #1
	ADD VR_163, VR_0, VR_162, LSL #2
	LDR VR_164, [VR_163]
	LDR VR_165, [VR_7]
	MOVW VR_169, #26215
	MOVT VR_169, #26214
	SMULL VR_166, VR_167, VR_169, VR_165
	MOV VR_168, VR_167, ASR #2
	SUB VR_166, VR_168, VR_165, ASR #31
	ADD VR_170, VR_164, VR_166
	STR VR_170, [VR_160]
	B .BLOCK_17
.BLOCK_19:
	LDR VR_171, [VR_8]
	ADD VR_172, VR_0, VR_171, LSL #2
	LDR VR_173, [VR_7]
	STR VR_173, [VR_172]
	B .BLOCK_17
.BLOCK_20:
	MOV VR_174, VR_0
	LDR VR_175, [VR_174]
	CMP VR_175, #0
	BNE .BLOCK_22
	BEQ .BLOCK_21
.BLOCK_21:
	MOV VR_176, #1
	STR VR_176, [VR_11]
	B .BLOCK_23
.BLOCK_22:
	MOV VR_177, VR_0
	LDR VR_178, [VR_177]
	MOV r0, VR_178
	BL putint
	B .BLOCK_21
.BLOCK_23:
	LDR VR_179, [VR_11]
	LDR VR_180, [VR_4]
	LDR VR_181, [VR_3]
	ADD VR_182, VR_180, VR_181
	SUB VR_183, VR_182, #1
	CMP VR_179, VR_183
	BLE .BLOCK_24
	BGT .BLOCK_25
.BLOCK_24:
	LDR VR_184, [VR_11]
	ADD VR_185, VR_0, VR_184, LSL #2
	LDR VR_186, [VR_185]
	MOV r0, VR_186
	BL putint
	LDR VR_187, [VR_11]
	ADD VR_188, VR_187, #1
	STR VR_188, [VR_11]
	B .BLOCK_23
.BLOCK_25:
	MOV r0, #0
	ADD sp, sp, #548
	POP {pc}
.BLOCK_26:
	MOV r0, #0
	ADD sp, sp, #548
	POP {pc}


	.end
