<!DOCTYPE html>
<html lang="en-US" dir="ltr">
  <head>
    <meta charset="utf-8">
    <meta name="viewport" content="width=device-width,initial-scale=1">
    <title>404 | DV Depot</title>
    <meta name="description" content="Not Found">
    <meta name="generator" content="VitePress v1.3.4">
    <link rel="preload stylesheet" href="/assets/style.lPaGHwQL.css" as="style">
    
    <script type="module" src="/assets/app.DrtS5wk0.js"></script>
    <link rel="preload" href="/assets/inter-roman-latin.Di8DUHzh.woff2" as="font" type="font/woff2" crossorigin="">
    <script id="check-dark-mode">(()=>{const e=localStorage.getItem("vitepress-theme-appearance")||"auto",a=window.matchMedia("(prefers-color-scheme: dark)").matches;(!e||e==="auto"?a:e==="dark")&&document.documentElement.classList.add("dark")})();</script>
    <script id="check-mac-os">document.documentElement.classList.toggle("mac",/Mac|iPhone|iPod|iPad/i.test(navigator.platform));</script>
  </head>
  <body>
    <div id="app"></div>
    <script>window.__VP_HASH_MAP__=JSON.parse("{\"blog_authors_duong-van.md\":\"BRKub0oS\",\"blog_index.md\":\"n5IiJ3Yu\",\"blog_posts_uvm-module-access.md\":\"DnT_vcmy\",\"extras_references.md\":\"BylKTH3s\",\"extras_site-info.md\":\"qDOWD7ZW\",\"index.md\":\"D6ofYaQ0\",\"notes_definitions-and-concepts_circuit-and-system-perspective-notes.md\":\"Do4L9yJ4\",\"notes_definitions-and-concepts_index.md\":\"BOSo3qjB\",\"notes_intro.md\":\"B0brZlNl\",\"notes_protocol_fifo_interface.md\":\"CvoIbhc8\",\"notes_systemverilog_index.md\":\"CSF0XKI-\",\"notes_systemverilog_language-features-note.md\":\"CqJRqL5O\",\"notes_systemverilog_systemverilog-oop-for-uvm.md\":\"Cc4kpI74\",\"notes_uvm_advanced-uvm_architecturing-a-uvm-testbench.md\":\"Dxm8pHJL\",\"notes_uvm_advanced-uvm_how-tlm-works.md\":\"jh4OToa5\",\"notes_uvm_advanced-uvm_index.md\":\"Cc5nmO4m\",\"notes_uvm_advanced-uvm_layered-sequences.md\":\"c8mqZM9A\",\"notes_uvm_advanced-uvm_modeling-transactions.md\":\"16VaGaB6\",\"notes_uvm_advanced-uvm_register-based-testing.md\":\"BVC3ZXac\",\"notes_uvm_advanced-uvm_setting-up-the-register-layer.md\":\"Q7aO6vkm\",\"notes_uvm_advanced-uvm_the-proper-care-and-feeding-of-sequences.md\":\"CsOZf_6a\",\"notes_uvm_advanced-uvm_understanding-the-factory-and-configuration.md\":\"D2iwhM9H\",\"notes_uvm_advanced-uvm_using-the-register-layer.md\":\"BbxWmmEo\",\"notes_uvm_advanced-uvm_writing-and-managing-tests.md\":\"Cq3gF5PF\",\"notes_uvm_index.md\":\"D21hsUCx\"}");window.__VP_SITE_DATA__=JSON.parse("{\"lang\":\"en-US\",\"dir\":\"ltr\",\"title\":\"DV Depot\",\"description\":\"Casual thoughts, musings and whatever else is on the mind.\",\"base\":\"/\",\"head\":[],\"router\":{\"prefetchLinks\":true},\"appearance\":true,\"themeConfig\":{\"footer\":{\"message\":\"DV Depot\",\"copyright\":\"Copyright Â© 2022-2024 Duong Van\"},\"editLink\":{\"pattern\":\"https://github.com/yanaginx/yanaginx.github.io/edit/vitepress_ver/docs/:path\",\"text\":\"Edit this page on GitHub\"},\"nav\":[{\"text\":\"Notes\",\"link\":\"/notes/intro\",\"activeMatch\":\"/notes/\"},{\"text\":\"Blogs\",\"link\":\"/blog/\",\"activeMatch\":\"/blog/\"},{\"text\":\"Extras\",\"items\":[{\"text\":\"About\",\"link\":\"/extras/site-info\"},{\"text\":\"References\",\"link\":\"/extras/references\"}]}],\"sidebar\":[{\"text\":\"Notes\",\"items\":[{\"text\":\"Getting started\",\"link\":\"/notes/intro\"},{\"text\":\"Definitions and Concepts\",\"items\":[{\"text\":\"A Circuit and Systems Perspective notes\",\"link\":\"/notes/definitions-and-concepts/circuit-and-system-perspective-notes\"}],\"collapsed\":true},{\"text\":\"Protocol\",\"items\":[{\"text\":\"FIFO interface (ready/valid)\",\"link\":\"/notes/protocol/fifo_interface\"}],\"collapsed\":true},{\"text\":\"SystemVerilog\",\"items\":[{\"text\":\"Language features note\",\"link\":\"/notes/systemverilog/language-features-note\"},{\"text\":\"SystemVerilog OOP for UVM\",\"link\":\"/notes/systemverilog/systemverilog-oop-for-uvm\"}],\"collapsed\":true},{\"text\":\"UVM\",\"items\":[{\"text\":\"Advanced UVM\",\"items\":[{\"text\":\"Architecting a UVM Testbench\",\"link\":\"/notes/uvm/advanced-uvm/architecturing-a-uvm-testbench\"},{\"text\":\"How TLM Works\",\"link\":\"/notes/uvm/advanced-uvm/how-tlm-works\"},{\"text\":\"Layered Sequences\",\"link\":\"/notes/uvm/advanced-uvm/layered-sequences\"},{\"text\":\"Modeling transactions\",\"link\":\"/notes/uvm/advanced-uvm/modeling-transactions\"},{\"text\":\"Register-Based Testing\",\"link\":\"/notes/uvm/advanced-uvm/register-based-testing\"},{\"text\":\"Setting up the Register Layer\",\"link\":\"/notes/uvm/advanced-uvm/setting-up-the-register-layer\"},{\"text\":\"The Proper Care and Feeding of Sequences\",\"link\":\"/notes/uvm/advanced-uvm/the-proper-care-and-feeding-of-sequences\"},{\"text\":\"Understanding the Factory and Configuration\",\"link\":\"/notes/uvm/advanced-uvm/understanding-the-factory-and-configuration\"},{\"text\":\"Using the Register Layer\",\"link\":\"/notes/uvm/advanced-uvm/using-the-register-layer\"},{\"text\":\"Writing and managing Tests\",\"link\":\"/notes/uvm/advanced-uvm/writing-and-managing-tests\"}],\"collapsed\":true}],\"collapsed\":true}],\"collapsed\":true}],\"socialLinks\":[{\"icon\":\"github\",\"link\":\"https://github.com/yanaginx/yanaginx.github.io\"},{\"icon\":\"linkedin\",\"link\":\"https://www.linkedin.com/in/chanduong-van/\"}],\"search\":{\"provider\":\"local\"},\"blog\":{\"title\":\"The Blogs\",\"description\":\"Random thought and implementation on the go.\"}},\"locales\":{},\"scrollOffset\":134,\"cleanUrls\":false}");</script>
    
  </body>
</html>