
EXP_test.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000075b8  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000588  08007748  08007748  00008748  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08007cd0  08007cd0  00009244  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08007cd0  08007cd0  00008cd0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08007cd8  08007cd8  00009244  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08007cd8  08007cd8  00008cd8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08007cdc  08007cdc  00008cdc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000244  20000000  08007ce0  00009000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00009244  2**0
                  CONTENTS
 10 .bss          00000454  20000244  20000244  00009244  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  20000698  20000698  00009244  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00009244  2**0
                  CONTENTS, READONLY
 13 .debug_info   00008b85  00000000  00000000  00009274  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00002483  00000000  00000000  00011df9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000af0  00000000  00000000  00014280  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 000007f8  00000000  00000000  00014d70  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0001f33b  00000000  00000000  00015568  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0000a7ca  00000000  00000000  000348a3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000a8810  00000000  00000000  0003f06d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  000e787d  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00003dd4  00000000  00000000  000e78c0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 0000004e  00000000  00000000  000eb694  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000244 	.word	0x20000244
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08007730 	.word	0x08007730

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000248 	.word	0x20000248
 80001cc:	08007730 	.word	0x08007730

080001d0 <strcmp>:
 80001d0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80001d4:	f811 3b01 	ldrb.w	r3, [r1], #1
 80001d8:	2a01      	cmp	r2, #1
 80001da:	bf28      	it	cs
 80001dc:	429a      	cmpcs	r2, r3
 80001de:	d0f7      	beq.n	80001d0 <strcmp>
 80001e0:	1ad0      	subs	r0, r2, r3
 80001e2:	4770      	bx	lr
	...

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <__aeabi_drsub>:
 8000290:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000294:	e002      	b.n	800029c <__adddf3>
 8000296:	bf00      	nop

08000298 <__aeabi_dsub>:
 8000298:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800029c <__adddf3>:
 800029c:	b530      	push	{r4, r5, lr}
 800029e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002a2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002a6:	ea94 0f05 	teq	r4, r5
 80002aa:	bf08      	it	eq
 80002ac:	ea90 0f02 	teqeq	r0, r2
 80002b0:	bf1f      	itttt	ne
 80002b2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002b6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002be:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002c2:	f000 80e2 	beq.w	800048a <__adddf3+0x1ee>
 80002c6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ce:	bfb8      	it	lt
 80002d0:	426d      	neglt	r5, r5
 80002d2:	dd0c      	ble.n	80002ee <__adddf3+0x52>
 80002d4:	442c      	add	r4, r5
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	ea82 0000 	eor.w	r0, r2, r0
 80002e2:	ea83 0101 	eor.w	r1, r3, r1
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	2d36      	cmp	r5, #54	@ 0x36
 80002f0:	bf88      	it	hi
 80002f2:	bd30      	pophi	{r4, r5, pc}
 80002f4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002fc:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000300:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000304:	d002      	beq.n	800030c <__adddf3+0x70>
 8000306:	4240      	negs	r0, r0
 8000308:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800030c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000310:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000314:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000318:	d002      	beq.n	8000320 <__adddf3+0x84>
 800031a:	4252      	negs	r2, r2
 800031c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000320:	ea94 0f05 	teq	r4, r5
 8000324:	f000 80a7 	beq.w	8000476 <__adddf3+0x1da>
 8000328:	f1a4 0401 	sub.w	r4, r4, #1
 800032c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000330:	db0d      	blt.n	800034e <__adddf3+0xb2>
 8000332:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000336:	fa22 f205 	lsr.w	r2, r2, r5
 800033a:	1880      	adds	r0, r0, r2
 800033c:	f141 0100 	adc.w	r1, r1, #0
 8000340:	fa03 f20e 	lsl.w	r2, r3, lr
 8000344:	1880      	adds	r0, r0, r2
 8000346:	fa43 f305 	asr.w	r3, r3, r5
 800034a:	4159      	adcs	r1, r3
 800034c:	e00e      	b.n	800036c <__adddf3+0xd0>
 800034e:	f1a5 0520 	sub.w	r5, r5, #32
 8000352:	f10e 0e20 	add.w	lr, lr, #32
 8000356:	2a01      	cmp	r2, #1
 8000358:	fa03 fc0e 	lsl.w	ip, r3, lr
 800035c:	bf28      	it	cs
 800035e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000362:	fa43 f305 	asr.w	r3, r3, r5
 8000366:	18c0      	adds	r0, r0, r3
 8000368:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800036c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000370:	d507      	bpl.n	8000382 <__adddf3+0xe6>
 8000372:	f04f 0e00 	mov.w	lr, #0
 8000376:	f1dc 0c00 	rsbs	ip, ip, #0
 800037a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800037e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000382:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000386:	d31b      	bcc.n	80003c0 <__adddf3+0x124>
 8000388:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800038c:	d30c      	bcc.n	80003a8 <__adddf3+0x10c>
 800038e:	0849      	lsrs	r1, r1, #1
 8000390:	ea5f 0030 	movs.w	r0, r0, rrx
 8000394:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000398:	f104 0401 	add.w	r4, r4, #1
 800039c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003a0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003a4:	f080 809a 	bcs.w	80004dc <__adddf3+0x240>
 80003a8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003ac:	bf08      	it	eq
 80003ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003b2:	f150 0000 	adcs.w	r0, r0, #0
 80003b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ba:	ea41 0105 	orr.w	r1, r1, r5
 80003be:	bd30      	pop	{r4, r5, pc}
 80003c0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003c4:	4140      	adcs	r0, r0
 80003c6:	eb41 0101 	adc.w	r1, r1, r1
 80003ca:	3c01      	subs	r4, #1
 80003cc:	bf28      	it	cs
 80003ce:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003d2:	d2e9      	bcs.n	80003a8 <__adddf3+0x10c>
 80003d4:	f091 0f00 	teq	r1, #0
 80003d8:	bf04      	itt	eq
 80003da:	4601      	moveq	r1, r0
 80003dc:	2000      	moveq	r0, #0
 80003de:	fab1 f381 	clz	r3, r1
 80003e2:	bf08      	it	eq
 80003e4:	3320      	addeq	r3, #32
 80003e6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ea:	f1b3 0220 	subs.w	r2, r3, #32
 80003ee:	da0c      	bge.n	800040a <__adddf3+0x16e>
 80003f0:	320c      	adds	r2, #12
 80003f2:	dd08      	ble.n	8000406 <__adddf3+0x16a>
 80003f4:	f102 0c14 	add.w	ip, r2, #20
 80003f8:	f1c2 020c 	rsb	r2, r2, #12
 80003fc:	fa01 f00c 	lsl.w	r0, r1, ip
 8000400:	fa21 f102 	lsr.w	r1, r1, r2
 8000404:	e00c      	b.n	8000420 <__adddf3+0x184>
 8000406:	f102 0214 	add.w	r2, r2, #20
 800040a:	bfd8      	it	le
 800040c:	f1c2 0c20 	rsble	ip, r2, #32
 8000410:	fa01 f102 	lsl.w	r1, r1, r2
 8000414:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000418:	bfdc      	itt	le
 800041a:	ea41 010c 	orrle.w	r1, r1, ip
 800041e:	4090      	lslle	r0, r2
 8000420:	1ae4      	subs	r4, r4, r3
 8000422:	bfa2      	ittt	ge
 8000424:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000428:	4329      	orrge	r1, r5
 800042a:	bd30      	popge	{r4, r5, pc}
 800042c:	ea6f 0404 	mvn.w	r4, r4
 8000430:	3c1f      	subs	r4, #31
 8000432:	da1c      	bge.n	800046e <__adddf3+0x1d2>
 8000434:	340c      	adds	r4, #12
 8000436:	dc0e      	bgt.n	8000456 <__adddf3+0x1ba>
 8000438:	f104 0414 	add.w	r4, r4, #20
 800043c:	f1c4 0220 	rsb	r2, r4, #32
 8000440:	fa20 f004 	lsr.w	r0, r0, r4
 8000444:	fa01 f302 	lsl.w	r3, r1, r2
 8000448:	ea40 0003 	orr.w	r0, r0, r3
 800044c:	fa21 f304 	lsr.w	r3, r1, r4
 8000450:	ea45 0103 	orr.w	r1, r5, r3
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f1c4 040c 	rsb	r4, r4, #12
 800045a:	f1c4 0220 	rsb	r2, r4, #32
 800045e:	fa20 f002 	lsr.w	r0, r0, r2
 8000462:	fa01 f304 	lsl.w	r3, r1, r4
 8000466:	ea40 0003 	orr.w	r0, r0, r3
 800046a:	4629      	mov	r1, r5
 800046c:	bd30      	pop	{r4, r5, pc}
 800046e:	fa21 f004 	lsr.w	r0, r1, r4
 8000472:	4629      	mov	r1, r5
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f094 0f00 	teq	r4, #0
 800047a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800047e:	bf06      	itte	eq
 8000480:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000484:	3401      	addeq	r4, #1
 8000486:	3d01      	subne	r5, #1
 8000488:	e74e      	b.n	8000328 <__adddf3+0x8c>
 800048a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800048e:	bf18      	it	ne
 8000490:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000494:	d029      	beq.n	80004ea <__adddf3+0x24e>
 8000496:	ea94 0f05 	teq	r4, r5
 800049a:	bf08      	it	eq
 800049c:	ea90 0f02 	teqeq	r0, r2
 80004a0:	d005      	beq.n	80004ae <__adddf3+0x212>
 80004a2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004a6:	bf04      	itt	eq
 80004a8:	4619      	moveq	r1, r3
 80004aa:	4610      	moveq	r0, r2
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	ea91 0f03 	teq	r1, r3
 80004b2:	bf1e      	ittt	ne
 80004b4:	2100      	movne	r1, #0
 80004b6:	2000      	movne	r0, #0
 80004b8:	bd30      	popne	{r4, r5, pc}
 80004ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004be:	d105      	bne.n	80004cc <__adddf3+0x230>
 80004c0:	0040      	lsls	r0, r0, #1
 80004c2:	4149      	adcs	r1, r1
 80004c4:	bf28      	it	cs
 80004c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ca:	bd30      	pop	{r4, r5, pc}
 80004cc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004d0:	bf3c      	itt	cc
 80004d2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004d6:	bd30      	popcc	{r4, r5, pc}
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004dc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004e0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004e4:	f04f 0000 	mov.w	r0, #0
 80004e8:	bd30      	pop	{r4, r5, pc}
 80004ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ee:	bf1a      	itte	ne
 80004f0:	4619      	movne	r1, r3
 80004f2:	4610      	movne	r0, r2
 80004f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004f8:	bf1c      	itt	ne
 80004fa:	460b      	movne	r3, r1
 80004fc:	4602      	movne	r2, r0
 80004fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000502:	bf06      	itte	eq
 8000504:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000508:	ea91 0f03 	teqeq	r1, r3
 800050c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000510:	bd30      	pop	{r4, r5, pc}
 8000512:	bf00      	nop

08000514 <__aeabi_ui2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000528:	f04f 0500 	mov.w	r5, #0
 800052c:	f04f 0100 	mov.w	r1, #0
 8000530:	e750      	b.n	80003d4 <__adddf3+0x138>
 8000532:	bf00      	nop

08000534 <__aeabi_i2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000548:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800054c:	bf48      	it	mi
 800054e:	4240      	negmi	r0, r0
 8000550:	f04f 0100 	mov.w	r1, #0
 8000554:	e73e      	b.n	80003d4 <__adddf3+0x138>
 8000556:	bf00      	nop

08000558 <__aeabi_f2d>:
 8000558:	0042      	lsls	r2, r0, #1
 800055a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800055e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000562:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000566:	bf1f      	itttt	ne
 8000568:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800056c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000570:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000574:	4770      	bxne	lr
 8000576:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800057a:	bf08      	it	eq
 800057c:	4770      	bxeq	lr
 800057e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000582:	bf04      	itt	eq
 8000584:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000588:	4770      	bxeq	lr
 800058a:	b530      	push	{r4, r5, lr}
 800058c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000590:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000594:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000598:	e71c      	b.n	80003d4 <__adddf3+0x138>
 800059a:	bf00      	nop

0800059c <__aeabi_ul2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f04f 0500 	mov.w	r5, #0
 80005aa:	e00a      	b.n	80005c2 <__aeabi_l2d+0x16>

080005ac <__aeabi_l2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005ba:	d502      	bpl.n	80005c2 <__aeabi_l2d+0x16>
 80005bc:	4240      	negs	r0, r0
 80005be:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005c2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005c6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ca:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ce:	f43f aed8 	beq.w	8000382 <__adddf3+0xe6>
 80005d2:	f04f 0203 	mov.w	r2, #3
 80005d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005da:	bf18      	it	ne
 80005dc:	3203      	addne	r2, #3
 80005de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005e2:	bf18      	it	ne
 80005e4:	3203      	addne	r2, #3
 80005e6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ea:	f1c2 0320 	rsb	r3, r2, #32
 80005ee:	fa00 fc03 	lsl.w	ip, r0, r3
 80005f2:	fa20 f002 	lsr.w	r0, r0, r2
 80005f6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005fa:	ea40 000e 	orr.w	r0, r0, lr
 80005fe:	fa21 f102 	lsr.w	r1, r1, r2
 8000602:	4414      	add	r4, r2
 8000604:	e6bd      	b.n	8000382 <__adddf3+0xe6>
 8000606:	bf00      	nop

08000608 <__aeabi_dmul>:
 8000608:	b570      	push	{r4, r5, r6, lr}
 800060a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800060e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000612:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000616:	bf1d      	ittte	ne
 8000618:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800061c:	ea94 0f0c 	teqne	r4, ip
 8000620:	ea95 0f0c 	teqne	r5, ip
 8000624:	f000 f8de 	bleq	80007e4 <__aeabi_dmul+0x1dc>
 8000628:	442c      	add	r4, r5
 800062a:	ea81 0603 	eor.w	r6, r1, r3
 800062e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000632:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000636:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800063a:	bf18      	it	ne
 800063c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000640:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000644:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000648:	d038      	beq.n	80006bc <__aeabi_dmul+0xb4>
 800064a:	fba0 ce02 	umull	ip, lr, r0, r2
 800064e:	f04f 0500 	mov.w	r5, #0
 8000652:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000656:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800065a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800065e:	f04f 0600 	mov.w	r6, #0
 8000662:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000666:	f09c 0f00 	teq	ip, #0
 800066a:	bf18      	it	ne
 800066c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000670:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000674:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000678:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800067c:	d204      	bcs.n	8000688 <__aeabi_dmul+0x80>
 800067e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000682:	416d      	adcs	r5, r5
 8000684:	eb46 0606 	adc.w	r6, r6, r6
 8000688:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800068c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000690:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000694:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000698:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800069c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006a0:	bf88      	it	hi
 80006a2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006a6:	d81e      	bhi.n	80006e6 <__aeabi_dmul+0xde>
 80006a8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006ac:	bf08      	it	eq
 80006ae:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006b2:	f150 0000 	adcs.w	r0, r0, #0
 80006b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ba:	bd70      	pop	{r4, r5, r6, pc}
 80006bc:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006c0:	ea46 0101 	orr.w	r1, r6, r1
 80006c4:	ea40 0002 	orr.w	r0, r0, r2
 80006c8:	ea81 0103 	eor.w	r1, r1, r3
 80006cc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006d0:	bfc2      	ittt	gt
 80006d2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006d6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006da:	bd70      	popgt	{r4, r5, r6, pc}
 80006dc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006e0:	f04f 0e00 	mov.w	lr, #0
 80006e4:	3c01      	subs	r4, #1
 80006e6:	f300 80ab 	bgt.w	8000840 <__aeabi_dmul+0x238>
 80006ea:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006ee:	bfde      	ittt	le
 80006f0:	2000      	movle	r0, #0
 80006f2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80006f6:	bd70      	pople	{r4, r5, r6, pc}
 80006f8:	f1c4 0400 	rsb	r4, r4, #0
 80006fc:	3c20      	subs	r4, #32
 80006fe:	da35      	bge.n	800076c <__aeabi_dmul+0x164>
 8000700:	340c      	adds	r4, #12
 8000702:	dc1b      	bgt.n	800073c <__aeabi_dmul+0x134>
 8000704:	f104 0414 	add.w	r4, r4, #20
 8000708:	f1c4 0520 	rsb	r5, r4, #32
 800070c:	fa00 f305 	lsl.w	r3, r0, r5
 8000710:	fa20 f004 	lsr.w	r0, r0, r4
 8000714:	fa01 f205 	lsl.w	r2, r1, r5
 8000718:	ea40 0002 	orr.w	r0, r0, r2
 800071c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000720:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000724:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000728:	fa21 f604 	lsr.w	r6, r1, r4
 800072c:	eb42 0106 	adc.w	r1, r2, r6
 8000730:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000734:	bf08      	it	eq
 8000736:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800073a:	bd70      	pop	{r4, r5, r6, pc}
 800073c:	f1c4 040c 	rsb	r4, r4, #12
 8000740:	f1c4 0520 	rsb	r5, r4, #32
 8000744:	fa00 f304 	lsl.w	r3, r0, r4
 8000748:	fa20 f005 	lsr.w	r0, r0, r5
 800074c:	fa01 f204 	lsl.w	r2, r1, r4
 8000750:	ea40 0002 	orr.w	r0, r0, r2
 8000754:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000758:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800075c:	f141 0100 	adc.w	r1, r1, #0
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 0520 	rsb	r5, r4, #32
 8000770:	fa00 f205 	lsl.w	r2, r0, r5
 8000774:	ea4e 0e02 	orr.w	lr, lr, r2
 8000778:	fa20 f304 	lsr.w	r3, r0, r4
 800077c:	fa01 f205 	lsl.w	r2, r1, r5
 8000780:	ea43 0302 	orr.w	r3, r3, r2
 8000784:	fa21 f004 	lsr.w	r0, r1, r4
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800078c:	fa21 f204 	lsr.w	r2, r1, r4
 8000790:	ea20 0002 	bic.w	r0, r0, r2
 8000794:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000798:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800079c:	bf08      	it	eq
 800079e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007a2:	bd70      	pop	{r4, r5, r6, pc}
 80007a4:	f094 0f00 	teq	r4, #0
 80007a8:	d10f      	bne.n	80007ca <__aeabi_dmul+0x1c2>
 80007aa:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007ae:	0040      	lsls	r0, r0, #1
 80007b0:	eb41 0101 	adc.w	r1, r1, r1
 80007b4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007b8:	bf08      	it	eq
 80007ba:	3c01      	subeq	r4, #1
 80007bc:	d0f7      	beq.n	80007ae <__aeabi_dmul+0x1a6>
 80007be:	ea41 0106 	orr.w	r1, r1, r6
 80007c2:	f095 0f00 	teq	r5, #0
 80007c6:	bf18      	it	ne
 80007c8:	4770      	bxne	lr
 80007ca:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007ce:	0052      	lsls	r2, r2, #1
 80007d0:	eb43 0303 	adc.w	r3, r3, r3
 80007d4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3d01      	subeq	r5, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1c6>
 80007de:	ea43 0306 	orr.w	r3, r3, r6
 80007e2:	4770      	bx	lr
 80007e4:	ea94 0f0c 	teq	r4, ip
 80007e8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007ec:	bf18      	it	ne
 80007ee:	ea95 0f0c 	teqne	r5, ip
 80007f2:	d00c      	beq.n	800080e <__aeabi_dmul+0x206>
 80007f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f8:	bf18      	it	ne
 80007fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007fe:	d1d1      	bne.n	80007a4 <__aeabi_dmul+0x19c>
 8000800:	ea81 0103 	eor.w	r1, r1, r3
 8000804:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000808:	f04f 0000 	mov.w	r0, #0
 800080c:	bd70      	pop	{r4, r5, r6, pc}
 800080e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000812:	bf06      	itte	eq
 8000814:	4610      	moveq	r0, r2
 8000816:	4619      	moveq	r1, r3
 8000818:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081c:	d019      	beq.n	8000852 <__aeabi_dmul+0x24a>
 800081e:	ea94 0f0c 	teq	r4, ip
 8000822:	d102      	bne.n	800082a <__aeabi_dmul+0x222>
 8000824:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000828:	d113      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800082a:	ea95 0f0c 	teq	r5, ip
 800082e:	d105      	bne.n	800083c <__aeabi_dmul+0x234>
 8000830:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000834:	bf1c      	itt	ne
 8000836:	4610      	movne	r0, r2
 8000838:	4619      	movne	r1, r3
 800083a:	d10a      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800083c:	ea81 0103 	eor.w	r1, r1, r3
 8000840:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000844:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000848:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800084c:	f04f 0000 	mov.w	r0, #0
 8000850:	bd70      	pop	{r4, r5, r6, pc}
 8000852:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000856:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800085a:	bd70      	pop	{r4, r5, r6, pc}

0800085c <__aeabi_ddiv>:
 800085c:	b570      	push	{r4, r5, r6, lr}
 800085e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000862:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000866:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800086a:	bf1d      	ittte	ne
 800086c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000870:	ea94 0f0c 	teqne	r4, ip
 8000874:	ea95 0f0c 	teqne	r5, ip
 8000878:	f000 f8a7 	bleq	80009ca <__aeabi_ddiv+0x16e>
 800087c:	eba4 0405 	sub.w	r4, r4, r5
 8000880:	ea81 0e03 	eor.w	lr, r1, r3
 8000884:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000888:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800088c:	f000 8088 	beq.w	80009a0 <__aeabi_ddiv+0x144>
 8000890:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000894:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000898:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800089c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008a0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008a4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008a8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ac:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008b0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008b4:	429d      	cmp	r5, r3
 80008b6:	bf08      	it	eq
 80008b8:	4296      	cmpeq	r6, r2
 80008ba:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008be:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008c2:	d202      	bcs.n	80008ca <__aeabi_ddiv+0x6e>
 80008c4:	085b      	lsrs	r3, r3, #1
 80008c6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ca:	1ab6      	subs	r6, r6, r2
 80008cc:	eb65 0503 	sbc.w	r5, r5, r3
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008da:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008de:	ebb6 0e02 	subs.w	lr, r6, r2
 80008e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008e6:	bf22      	ittt	cs
 80008e8:	1ab6      	subcs	r6, r6, r2
 80008ea:	4675      	movcs	r5, lr
 80008ec:	ea40 000c 	orrcs.w	r0, r0, ip
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008fe:	bf22      	ittt	cs
 8000900:	1ab6      	subcs	r6, r6, r2
 8000902:	4675      	movcs	r5, lr
 8000904:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000908:	085b      	lsrs	r3, r3, #1
 800090a:	ea4f 0232 	mov.w	r2, r2, rrx
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000938:	ea55 0e06 	orrs.w	lr, r5, r6
 800093c:	d018      	beq.n	8000970 <__aeabi_ddiv+0x114>
 800093e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000942:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000946:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800094a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800094e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000952:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000956:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800095a:	d1c0      	bne.n	80008de <__aeabi_ddiv+0x82>
 800095c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000960:	d10b      	bne.n	800097a <__aeabi_ddiv+0x11e>
 8000962:	ea41 0100 	orr.w	r1, r1, r0
 8000966:	f04f 0000 	mov.w	r0, #0
 800096a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800096e:	e7b6      	b.n	80008de <__aeabi_ddiv+0x82>
 8000970:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000974:	bf04      	itt	eq
 8000976:	4301      	orreq	r1, r0
 8000978:	2000      	moveq	r0, #0
 800097a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800097e:	bf88      	it	hi
 8000980:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000984:	f63f aeaf 	bhi.w	80006e6 <__aeabi_dmul+0xde>
 8000988:	ebb5 0c03 	subs.w	ip, r5, r3
 800098c:	bf04      	itt	eq
 800098e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000992:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000996:	f150 0000 	adcs.w	r0, r0, #0
 800099a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800099e:	bd70      	pop	{r4, r5, r6, pc}
 80009a0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009a4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009a8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ac:	bfc2      	ittt	gt
 80009ae:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009b2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009b6:	bd70      	popgt	{r4, r5, r6, pc}
 80009b8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009bc:	f04f 0e00 	mov.w	lr, #0
 80009c0:	3c01      	subs	r4, #1
 80009c2:	e690      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009c4:	ea45 0e06 	orr.w	lr, r5, r6
 80009c8:	e68d      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009ca:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ce:	ea94 0f0c 	teq	r4, ip
 80009d2:	bf08      	it	eq
 80009d4:	ea95 0f0c 	teqeq	r5, ip
 80009d8:	f43f af3b 	beq.w	8000852 <__aeabi_dmul+0x24a>
 80009dc:	ea94 0f0c 	teq	r4, ip
 80009e0:	d10a      	bne.n	80009f8 <__aeabi_ddiv+0x19c>
 80009e2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009e6:	f47f af34 	bne.w	8000852 <__aeabi_dmul+0x24a>
 80009ea:	ea95 0f0c 	teq	r5, ip
 80009ee:	f47f af25 	bne.w	800083c <__aeabi_dmul+0x234>
 80009f2:	4610      	mov	r0, r2
 80009f4:	4619      	mov	r1, r3
 80009f6:	e72c      	b.n	8000852 <__aeabi_dmul+0x24a>
 80009f8:	ea95 0f0c 	teq	r5, ip
 80009fc:	d106      	bne.n	8000a0c <__aeabi_ddiv+0x1b0>
 80009fe:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a02:	f43f aefd 	beq.w	8000800 <__aeabi_dmul+0x1f8>
 8000a06:	4610      	mov	r0, r2
 8000a08:	4619      	mov	r1, r3
 8000a0a:	e722      	b.n	8000852 <__aeabi_dmul+0x24a>
 8000a0c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a10:	bf18      	it	ne
 8000a12:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a16:	f47f aec5 	bne.w	80007a4 <__aeabi_dmul+0x19c>
 8000a1a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a1e:	f47f af0d 	bne.w	800083c <__aeabi_dmul+0x234>
 8000a22:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a26:	f47f aeeb 	bne.w	8000800 <__aeabi_dmul+0x1f8>
 8000a2a:	e712      	b.n	8000852 <__aeabi_dmul+0x24a>

08000a2c <__gedf2>:
 8000a2c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a30:	e006      	b.n	8000a40 <__cmpdf2+0x4>
 8000a32:	bf00      	nop

08000a34 <__ledf2>:
 8000a34:	f04f 0c01 	mov.w	ip, #1
 8000a38:	e002      	b.n	8000a40 <__cmpdf2+0x4>
 8000a3a:	bf00      	nop

08000a3c <__cmpdf2>:
 8000a3c:	f04f 0c01 	mov.w	ip, #1
 8000a40:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a44:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a48:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a56:	d01b      	beq.n	8000a90 <__cmpdf2+0x54>
 8000a58:	b001      	add	sp, #4
 8000a5a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a5e:	bf0c      	ite	eq
 8000a60:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a64:	ea91 0f03 	teqne	r1, r3
 8000a68:	bf02      	ittt	eq
 8000a6a:	ea90 0f02 	teqeq	r0, r2
 8000a6e:	2000      	moveq	r0, #0
 8000a70:	4770      	bxeq	lr
 8000a72:	f110 0f00 	cmn.w	r0, #0
 8000a76:	ea91 0f03 	teq	r1, r3
 8000a7a:	bf58      	it	pl
 8000a7c:	4299      	cmppl	r1, r3
 8000a7e:	bf08      	it	eq
 8000a80:	4290      	cmpeq	r0, r2
 8000a82:	bf2c      	ite	cs
 8000a84:	17d8      	asrcs	r0, r3, #31
 8000a86:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a8a:	f040 0001 	orr.w	r0, r0, #1
 8000a8e:	4770      	bx	lr
 8000a90:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d102      	bne.n	8000aa0 <__cmpdf2+0x64>
 8000a9a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a9e:	d107      	bne.n	8000ab0 <__cmpdf2+0x74>
 8000aa0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d1d6      	bne.n	8000a58 <__cmpdf2+0x1c>
 8000aaa:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aae:	d0d3      	beq.n	8000a58 <__cmpdf2+0x1c>
 8000ab0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ab4:	4770      	bx	lr
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdrcmple>:
 8000ab8:	4684      	mov	ip, r0
 8000aba:	4610      	mov	r0, r2
 8000abc:	4662      	mov	r2, ip
 8000abe:	468c      	mov	ip, r1
 8000ac0:	4619      	mov	r1, r3
 8000ac2:	4663      	mov	r3, ip
 8000ac4:	e000      	b.n	8000ac8 <__aeabi_cdcmpeq>
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdcmpeq>:
 8000ac8:	b501      	push	{r0, lr}
 8000aca:	f7ff ffb7 	bl	8000a3c <__cmpdf2>
 8000ace:	2800      	cmp	r0, #0
 8000ad0:	bf48      	it	mi
 8000ad2:	f110 0f00 	cmnmi.w	r0, #0
 8000ad6:	bd01      	pop	{r0, pc}

08000ad8 <__aeabi_dcmpeq>:
 8000ad8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000adc:	f7ff fff4 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000ae0:	bf0c      	ite	eq
 8000ae2:	2001      	moveq	r0, #1
 8000ae4:	2000      	movne	r0, #0
 8000ae6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aea:	bf00      	nop

08000aec <__aeabi_dcmplt>:
 8000aec:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af0:	f7ff ffea 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000af4:	bf34      	ite	cc
 8000af6:	2001      	movcc	r0, #1
 8000af8:	2000      	movcs	r0, #0
 8000afa:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afe:	bf00      	nop

08000b00 <__aeabi_dcmple>:
 8000b00:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b04:	f7ff ffe0 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000b08:	bf94      	ite	ls
 8000b0a:	2001      	movls	r0, #1
 8000b0c:	2000      	movhi	r0, #0
 8000b0e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b12:	bf00      	nop

08000b14 <__aeabi_dcmpge>:
 8000b14:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b18:	f7ff ffce 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b1c:	bf94      	ite	ls
 8000b1e:	2001      	movls	r0, #1
 8000b20:	2000      	movhi	r0, #0
 8000b22:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b26:	bf00      	nop

08000b28 <__aeabi_dcmpgt>:
 8000b28:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b2c:	f7ff ffc4 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b30:	bf34      	ite	cc
 8000b32:	2001      	movcc	r0, #1
 8000b34:	2000      	movcs	r0, #0
 8000b36:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3a:	bf00      	nop

08000b3c <__aeabi_d2iz>:
 8000b3c:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b40:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b44:	d215      	bcs.n	8000b72 <__aeabi_d2iz+0x36>
 8000b46:	d511      	bpl.n	8000b6c <__aeabi_d2iz+0x30>
 8000b48:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b4c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b50:	d912      	bls.n	8000b78 <__aeabi_d2iz+0x3c>
 8000b52:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b56:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b5a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b5e:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b62:	fa23 f002 	lsr.w	r0, r3, r2
 8000b66:	bf18      	it	ne
 8000b68:	4240      	negne	r0, r0
 8000b6a:	4770      	bx	lr
 8000b6c:	f04f 0000 	mov.w	r0, #0
 8000b70:	4770      	bx	lr
 8000b72:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b76:	d105      	bne.n	8000b84 <__aeabi_d2iz+0x48>
 8000b78:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000b7c:	bf08      	it	eq
 8000b7e:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000b82:	4770      	bx	lr
 8000b84:	f04f 0000 	mov.w	r0, #0
 8000b88:	4770      	bx	lr
 8000b8a:	bf00      	nop

08000b8c <__aeabi_d2uiz>:
 8000b8c:	004a      	lsls	r2, r1, #1
 8000b8e:	d211      	bcs.n	8000bb4 <__aeabi_d2uiz+0x28>
 8000b90:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b94:	d211      	bcs.n	8000bba <__aeabi_d2uiz+0x2e>
 8000b96:	d50d      	bpl.n	8000bb4 <__aeabi_d2uiz+0x28>
 8000b98:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b9c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000ba0:	d40e      	bmi.n	8000bc0 <__aeabi_d2uiz+0x34>
 8000ba2:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000ba6:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000baa:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bae:	fa23 f002 	lsr.w	r0, r3, r2
 8000bb2:	4770      	bx	lr
 8000bb4:	f04f 0000 	mov.w	r0, #0
 8000bb8:	4770      	bx	lr
 8000bba:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bbe:	d102      	bne.n	8000bc6 <__aeabi_d2uiz+0x3a>
 8000bc0:	f04f 30ff 	mov.w	r0, #4294967295
 8000bc4:	4770      	bx	lr
 8000bc6:	f04f 0000 	mov.w	r0, #0
 8000bca:	4770      	bx	lr

08000bcc <__aeabi_uldivmod>:
 8000bcc:	b953      	cbnz	r3, 8000be4 <__aeabi_uldivmod+0x18>
 8000bce:	b94a      	cbnz	r2, 8000be4 <__aeabi_uldivmod+0x18>
 8000bd0:	2900      	cmp	r1, #0
 8000bd2:	bf08      	it	eq
 8000bd4:	2800      	cmpeq	r0, #0
 8000bd6:	bf1c      	itt	ne
 8000bd8:	f04f 31ff 	movne.w	r1, #4294967295
 8000bdc:	f04f 30ff 	movne.w	r0, #4294967295
 8000be0:	f000 b9be 	b.w	8000f60 <__aeabi_idiv0>
 8000be4:	f1ad 0c08 	sub.w	ip, sp, #8
 8000be8:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000bec:	f000 f83c 	bl	8000c68 <__udivmoddi4>
 8000bf0:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000bf4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000bf8:	b004      	add	sp, #16
 8000bfa:	4770      	bx	lr

08000bfc <__aeabi_d2lz>:
 8000bfc:	b538      	push	{r3, r4, r5, lr}
 8000bfe:	2200      	movs	r2, #0
 8000c00:	2300      	movs	r3, #0
 8000c02:	4604      	mov	r4, r0
 8000c04:	460d      	mov	r5, r1
 8000c06:	f7ff ff71 	bl	8000aec <__aeabi_dcmplt>
 8000c0a:	b928      	cbnz	r0, 8000c18 <__aeabi_d2lz+0x1c>
 8000c0c:	4620      	mov	r0, r4
 8000c0e:	4629      	mov	r1, r5
 8000c10:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000c14:	f000 b80a 	b.w	8000c2c <__aeabi_d2ulz>
 8000c18:	4620      	mov	r0, r4
 8000c1a:	f105 4100 	add.w	r1, r5, #2147483648	@ 0x80000000
 8000c1e:	f000 f805 	bl	8000c2c <__aeabi_d2ulz>
 8000c22:	4240      	negs	r0, r0
 8000c24:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000c28:	bd38      	pop	{r3, r4, r5, pc}
 8000c2a:	bf00      	nop

08000c2c <__aeabi_d2ulz>:
 8000c2c:	b5d0      	push	{r4, r6, r7, lr}
 8000c2e:	4b0c      	ldr	r3, [pc, #48]	@ (8000c60 <__aeabi_d2ulz+0x34>)
 8000c30:	2200      	movs	r2, #0
 8000c32:	4606      	mov	r6, r0
 8000c34:	460f      	mov	r7, r1
 8000c36:	f7ff fce7 	bl	8000608 <__aeabi_dmul>
 8000c3a:	f7ff ffa7 	bl	8000b8c <__aeabi_d2uiz>
 8000c3e:	4604      	mov	r4, r0
 8000c40:	f7ff fc68 	bl	8000514 <__aeabi_ui2d>
 8000c44:	4b07      	ldr	r3, [pc, #28]	@ (8000c64 <__aeabi_d2ulz+0x38>)
 8000c46:	2200      	movs	r2, #0
 8000c48:	f7ff fcde 	bl	8000608 <__aeabi_dmul>
 8000c4c:	4602      	mov	r2, r0
 8000c4e:	460b      	mov	r3, r1
 8000c50:	4630      	mov	r0, r6
 8000c52:	4639      	mov	r1, r7
 8000c54:	f7ff fb20 	bl	8000298 <__aeabi_dsub>
 8000c58:	f7ff ff98 	bl	8000b8c <__aeabi_d2uiz>
 8000c5c:	4621      	mov	r1, r4
 8000c5e:	bdd0      	pop	{r4, r6, r7, pc}
 8000c60:	3df00000 	.word	0x3df00000
 8000c64:	41f00000 	.word	0x41f00000

08000c68 <__udivmoddi4>:
 8000c68:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c6c:	9d08      	ldr	r5, [sp, #32]
 8000c6e:	468e      	mov	lr, r1
 8000c70:	4604      	mov	r4, r0
 8000c72:	4688      	mov	r8, r1
 8000c74:	2b00      	cmp	r3, #0
 8000c76:	d14a      	bne.n	8000d0e <__udivmoddi4+0xa6>
 8000c78:	428a      	cmp	r2, r1
 8000c7a:	4617      	mov	r7, r2
 8000c7c:	d962      	bls.n	8000d44 <__udivmoddi4+0xdc>
 8000c7e:	fab2 f682 	clz	r6, r2
 8000c82:	b14e      	cbz	r6, 8000c98 <__udivmoddi4+0x30>
 8000c84:	f1c6 0320 	rsb	r3, r6, #32
 8000c88:	fa01 f806 	lsl.w	r8, r1, r6
 8000c8c:	fa20 f303 	lsr.w	r3, r0, r3
 8000c90:	40b7      	lsls	r7, r6
 8000c92:	ea43 0808 	orr.w	r8, r3, r8
 8000c96:	40b4      	lsls	r4, r6
 8000c98:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000c9c:	fa1f fc87 	uxth.w	ip, r7
 8000ca0:	fbb8 f1fe 	udiv	r1, r8, lr
 8000ca4:	0c23      	lsrs	r3, r4, #16
 8000ca6:	fb0e 8811 	mls	r8, lr, r1, r8
 8000caa:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000cae:	fb01 f20c 	mul.w	r2, r1, ip
 8000cb2:	429a      	cmp	r2, r3
 8000cb4:	d909      	bls.n	8000cca <__udivmoddi4+0x62>
 8000cb6:	18fb      	adds	r3, r7, r3
 8000cb8:	f101 30ff 	add.w	r0, r1, #4294967295
 8000cbc:	f080 80ea 	bcs.w	8000e94 <__udivmoddi4+0x22c>
 8000cc0:	429a      	cmp	r2, r3
 8000cc2:	f240 80e7 	bls.w	8000e94 <__udivmoddi4+0x22c>
 8000cc6:	3902      	subs	r1, #2
 8000cc8:	443b      	add	r3, r7
 8000cca:	1a9a      	subs	r2, r3, r2
 8000ccc:	b2a3      	uxth	r3, r4
 8000cce:	fbb2 f0fe 	udiv	r0, r2, lr
 8000cd2:	fb0e 2210 	mls	r2, lr, r0, r2
 8000cd6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000cda:	fb00 fc0c 	mul.w	ip, r0, ip
 8000cde:	459c      	cmp	ip, r3
 8000ce0:	d909      	bls.n	8000cf6 <__udivmoddi4+0x8e>
 8000ce2:	18fb      	adds	r3, r7, r3
 8000ce4:	f100 32ff 	add.w	r2, r0, #4294967295
 8000ce8:	f080 80d6 	bcs.w	8000e98 <__udivmoddi4+0x230>
 8000cec:	459c      	cmp	ip, r3
 8000cee:	f240 80d3 	bls.w	8000e98 <__udivmoddi4+0x230>
 8000cf2:	443b      	add	r3, r7
 8000cf4:	3802      	subs	r0, #2
 8000cf6:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000cfa:	eba3 030c 	sub.w	r3, r3, ip
 8000cfe:	2100      	movs	r1, #0
 8000d00:	b11d      	cbz	r5, 8000d0a <__udivmoddi4+0xa2>
 8000d02:	40f3      	lsrs	r3, r6
 8000d04:	2200      	movs	r2, #0
 8000d06:	e9c5 3200 	strd	r3, r2, [r5]
 8000d0a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d0e:	428b      	cmp	r3, r1
 8000d10:	d905      	bls.n	8000d1e <__udivmoddi4+0xb6>
 8000d12:	b10d      	cbz	r5, 8000d18 <__udivmoddi4+0xb0>
 8000d14:	e9c5 0100 	strd	r0, r1, [r5]
 8000d18:	2100      	movs	r1, #0
 8000d1a:	4608      	mov	r0, r1
 8000d1c:	e7f5      	b.n	8000d0a <__udivmoddi4+0xa2>
 8000d1e:	fab3 f183 	clz	r1, r3
 8000d22:	2900      	cmp	r1, #0
 8000d24:	d146      	bne.n	8000db4 <__udivmoddi4+0x14c>
 8000d26:	4573      	cmp	r3, lr
 8000d28:	d302      	bcc.n	8000d30 <__udivmoddi4+0xc8>
 8000d2a:	4282      	cmp	r2, r0
 8000d2c:	f200 8105 	bhi.w	8000f3a <__udivmoddi4+0x2d2>
 8000d30:	1a84      	subs	r4, r0, r2
 8000d32:	eb6e 0203 	sbc.w	r2, lr, r3
 8000d36:	2001      	movs	r0, #1
 8000d38:	4690      	mov	r8, r2
 8000d3a:	2d00      	cmp	r5, #0
 8000d3c:	d0e5      	beq.n	8000d0a <__udivmoddi4+0xa2>
 8000d3e:	e9c5 4800 	strd	r4, r8, [r5]
 8000d42:	e7e2      	b.n	8000d0a <__udivmoddi4+0xa2>
 8000d44:	2a00      	cmp	r2, #0
 8000d46:	f000 8090 	beq.w	8000e6a <__udivmoddi4+0x202>
 8000d4a:	fab2 f682 	clz	r6, r2
 8000d4e:	2e00      	cmp	r6, #0
 8000d50:	f040 80a4 	bne.w	8000e9c <__udivmoddi4+0x234>
 8000d54:	1a8a      	subs	r2, r1, r2
 8000d56:	0c03      	lsrs	r3, r0, #16
 8000d58:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d5c:	b280      	uxth	r0, r0
 8000d5e:	b2bc      	uxth	r4, r7
 8000d60:	2101      	movs	r1, #1
 8000d62:	fbb2 fcfe 	udiv	ip, r2, lr
 8000d66:	fb0e 221c 	mls	r2, lr, ip, r2
 8000d6a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000d6e:	fb04 f20c 	mul.w	r2, r4, ip
 8000d72:	429a      	cmp	r2, r3
 8000d74:	d907      	bls.n	8000d86 <__udivmoddi4+0x11e>
 8000d76:	18fb      	adds	r3, r7, r3
 8000d78:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000d7c:	d202      	bcs.n	8000d84 <__udivmoddi4+0x11c>
 8000d7e:	429a      	cmp	r2, r3
 8000d80:	f200 80e0 	bhi.w	8000f44 <__udivmoddi4+0x2dc>
 8000d84:	46c4      	mov	ip, r8
 8000d86:	1a9b      	subs	r3, r3, r2
 8000d88:	fbb3 f2fe 	udiv	r2, r3, lr
 8000d8c:	fb0e 3312 	mls	r3, lr, r2, r3
 8000d90:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000d94:	fb02 f404 	mul.w	r4, r2, r4
 8000d98:	429c      	cmp	r4, r3
 8000d9a:	d907      	bls.n	8000dac <__udivmoddi4+0x144>
 8000d9c:	18fb      	adds	r3, r7, r3
 8000d9e:	f102 30ff 	add.w	r0, r2, #4294967295
 8000da2:	d202      	bcs.n	8000daa <__udivmoddi4+0x142>
 8000da4:	429c      	cmp	r4, r3
 8000da6:	f200 80ca 	bhi.w	8000f3e <__udivmoddi4+0x2d6>
 8000daa:	4602      	mov	r2, r0
 8000dac:	1b1b      	subs	r3, r3, r4
 8000dae:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000db2:	e7a5      	b.n	8000d00 <__udivmoddi4+0x98>
 8000db4:	f1c1 0620 	rsb	r6, r1, #32
 8000db8:	408b      	lsls	r3, r1
 8000dba:	fa22 f706 	lsr.w	r7, r2, r6
 8000dbe:	431f      	orrs	r7, r3
 8000dc0:	fa0e f401 	lsl.w	r4, lr, r1
 8000dc4:	fa20 f306 	lsr.w	r3, r0, r6
 8000dc8:	fa2e fe06 	lsr.w	lr, lr, r6
 8000dcc:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000dd0:	4323      	orrs	r3, r4
 8000dd2:	fa00 f801 	lsl.w	r8, r0, r1
 8000dd6:	fa1f fc87 	uxth.w	ip, r7
 8000dda:	fbbe f0f9 	udiv	r0, lr, r9
 8000dde:	0c1c      	lsrs	r4, r3, #16
 8000de0:	fb09 ee10 	mls	lr, r9, r0, lr
 8000de4:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000de8:	fb00 fe0c 	mul.w	lr, r0, ip
 8000dec:	45a6      	cmp	lr, r4
 8000dee:	fa02 f201 	lsl.w	r2, r2, r1
 8000df2:	d909      	bls.n	8000e08 <__udivmoddi4+0x1a0>
 8000df4:	193c      	adds	r4, r7, r4
 8000df6:	f100 3aff 	add.w	sl, r0, #4294967295
 8000dfa:	f080 809c 	bcs.w	8000f36 <__udivmoddi4+0x2ce>
 8000dfe:	45a6      	cmp	lr, r4
 8000e00:	f240 8099 	bls.w	8000f36 <__udivmoddi4+0x2ce>
 8000e04:	3802      	subs	r0, #2
 8000e06:	443c      	add	r4, r7
 8000e08:	eba4 040e 	sub.w	r4, r4, lr
 8000e0c:	fa1f fe83 	uxth.w	lr, r3
 8000e10:	fbb4 f3f9 	udiv	r3, r4, r9
 8000e14:	fb09 4413 	mls	r4, r9, r3, r4
 8000e18:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000e1c:	fb03 fc0c 	mul.w	ip, r3, ip
 8000e20:	45a4      	cmp	ip, r4
 8000e22:	d908      	bls.n	8000e36 <__udivmoddi4+0x1ce>
 8000e24:	193c      	adds	r4, r7, r4
 8000e26:	f103 3eff 	add.w	lr, r3, #4294967295
 8000e2a:	f080 8082 	bcs.w	8000f32 <__udivmoddi4+0x2ca>
 8000e2e:	45a4      	cmp	ip, r4
 8000e30:	d97f      	bls.n	8000f32 <__udivmoddi4+0x2ca>
 8000e32:	3b02      	subs	r3, #2
 8000e34:	443c      	add	r4, r7
 8000e36:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000e3a:	eba4 040c 	sub.w	r4, r4, ip
 8000e3e:	fba0 ec02 	umull	lr, ip, r0, r2
 8000e42:	4564      	cmp	r4, ip
 8000e44:	4673      	mov	r3, lr
 8000e46:	46e1      	mov	r9, ip
 8000e48:	d362      	bcc.n	8000f10 <__udivmoddi4+0x2a8>
 8000e4a:	d05f      	beq.n	8000f0c <__udivmoddi4+0x2a4>
 8000e4c:	b15d      	cbz	r5, 8000e66 <__udivmoddi4+0x1fe>
 8000e4e:	ebb8 0203 	subs.w	r2, r8, r3
 8000e52:	eb64 0409 	sbc.w	r4, r4, r9
 8000e56:	fa04 f606 	lsl.w	r6, r4, r6
 8000e5a:	fa22 f301 	lsr.w	r3, r2, r1
 8000e5e:	431e      	orrs	r6, r3
 8000e60:	40cc      	lsrs	r4, r1
 8000e62:	e9c5 6400 	strd	r6, r4, [r5]
 8000e66:	2100      	movs	r1, #0
 8000e68:	e74f      	b.n	8000d0a <__udivmoddi4+0xa2>
 8000e6a:	fbb1 fcf2 	udiv	ip, r1, r2
 8000e6e:	0c01      	lsrs	r1, r0, #16
 8000e70:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000e74:	b280      	uxth	r0, r0
 8000e76:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000e7a:	463b      	mov	r3, r7
 8000e7c:	4638      	mov	r0, r7
 8000e7e:	463c      	mov	r4, r7
 8000e80:	46b8      	mov	r8, r7
 8000e82:	46be      	mov	lr, r7
 8000e84:	2620      	movs	r6, #32
 8000e86:	fbb1 f1f7 	udiv	r1, r1, r7
 8000e8a:	eba2 0208 	sub.w	r2, r2, r8
 8000e8e:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000e92:	e766      	b.n	8000d62 <__udivmoddi4+0xfa>
 8000e94:	4601      	mov	r1, r0
 8000e96:	e718      	b.n	8000cca <__udivmoddi4+0x62>
 8000e98:	4610      	mov	r0, r2
 8000e9a:	e72c      	b.n	8000cf6 <__udivmoddi4+0x8e>
 8000e9c:	f1c6 0220 	rsb	r2, r6, #32
 8000ea0:	fa2e f302 	lsr.w	r3, lr, r2
 8000ea4:	40b7      	lsls	r7, r6
 8000ea6:	40b1      	lsls	r1, r6
 8000ea8:	fa20 f202 	lsr.w	r2, r0, r2
 8000eac:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000eb0:	430a      	orrs	r2, r1
 8000eb2:	fbb3 f8fe 	udiv	r8, r3, lr
 8000eb6:	b2bc      	uxth	r4, r7
 8000eb8:	fb0e 3318 	mls	r3, lr, r8, r3
 8000ebc:	0c11      	lsrs	r1, r2, #16
 8000ebe:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000ec2:	fb08 f904 	mul.w	r9, r8, r4
 8000ec6:	40b0      	lsls	r0, r6
 8000ec8:	4589      	cmp	r9, r1
 8000eca:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000ece:	b280      	uxth	r0, r0
 8000ed0:	d93e      	bls.n	8000f50 <__udivmoddi4+0x2e8>
 8000ed2:	1879      	adds	r1, r7, r1
 8000ed4:	f108 3cff 	add.w	ip, r8, #4294967295
 8000ed8:	d201      	bcs.n	8000ede <__udivmoddi4+0x276>
 8000eda:	4589      	cmp	r9, r1
 8000edc:	d81f      	bhi.n	8000f1e <__udivmoddi4+0x2b6>
 8000ede:	eba1 0109 	sub.w	r1, r1, r9
 8000ee2:	fbb1 f9fe 	udiv	r9, r1, lr
 8000ee6:	fb09 f804 	mul.w	r8, r9, r4
 8000eea:	fb0e 1119 	mls	r1, lr, r9, r1
 8000eee:	b292      	uxth	r2, r2
 8000ef0:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000ef4:	4542      	cmp	r2, r8
 8000ef6:	d229      	bcs.n	8000f4c <__udivmoddi4+0x2e4>
 8000ef8:	18ba      	adds	r2, r7, r2
 8000efa:	f109 31ff 	add.w	r1, r9, #4294967295
 8000efe:	d2c4      	bcs.n	8000e8a <__udivmoddi4+0x222>
 8000f00:	4542      	cmp	r2, r8
 8000f02:	d2c2      	bcs.n	8000e8a <__udivmoddi4+0x222>
 8000f04:	f1a9 0102 	sub.w	r1, r9, #2
 8000f08:	443a      	add	r2, r7
 8000f0a:	e7be      	b.n	8000e8a <__udivmoddi4+0x222>
 8000f0c:	45f0      	cmp	r8, lr
 8000f0e:	d29d      	bcs.n	8000e4c <__udivmoddi4+0x1e4>
 8000f10:	ebbe 0302 	subs.w	r3, lr, r2
 8000f14:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000f18:	3801      	subs	r0, #1
 8000f1a:	46e1      	mov	r9, ip
 8000f1c:	e796      	b.n	8000e4c <__udivmoddi4+0x1e4>
 8000f1e:	eba7 0909 	sub.w	r9, r7, r9
 8000f22:	4449      	add	r1, r9
 8000f24:	f1a8 0c02 	sub.w	ip, r8, #2
 8000f28:	fbb1 f9fe 	udiv	r9, r1, lr
 8000f2c:	fb09 f804 	mul.w	r8, r9, r4
 8000f30:	e7db      	b.n	8000eea <__udivmoddi4+0x282>
 8000f32:	4673      	mov	r3, lr
 8000f34:	e77f      	b.n	8000e36 <__udivmoddi4+0x1ce>
 8000f36:	4650      	mov	r0, sl
 8000f38:	e766      	b.n	8000e08 <__udivmoddi4+0x1a0>
 8000f3a:	4608      	mov	r0, r1
 8000f3c:	e6fd      	b.n	8000d3a <__udivmoddi4+0xd2>
 8000f3e:	443b      	add	r3, r7
 8000f40:	3a02      	subs	r2, #2
 8000f42:	e733      	b.n	8000dac <__udivmoddi4+0x144>
 8000f44:	f1ac 0c02 	sub.w	ip, ip, #2
 8000f48:	443b      	add	r3, r7
 8000f4a:	e71c      	b.n	8000d86 <__udivmoddi4+0x11e>
 8000f4c:	4649      	mov	r1, r9
 8000f4e:	e79c      	b.n	8000e8a <__udivmoddi4+0x222>
 8000f50:	eba1 0109 	sub.w	r1, r1, r9
 8000f54:	46c4      	mov	ip, r8
 8000f56:	fbb1 f9fe 	udiv	r9, r1, lr
 8000f5a:	fb09 f804 	mul.w	r8, r9, r4
 8000f5e:	e7c4      	b.n	8000eea <__udivmoddi4+0x282>

08000f60 <__aeabi_idiv0>:
 8000f60:	4770      	bx	lr
 8000f62:	bf00      	nop

08000f64 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000f64:	b480      	push	{r7}
 8000f66:	b085      	sub	sp, #20
 8000f68:	af00      	add	r7, sp, #0
 8000f6a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000f6c:	687b      	ldr	r3, [r7, #4]
 8000f6e:	f003 0307 	and.w	r3, r3, #7
 8000f72:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000f74:	4b0c      	ldr	r3, [pc, #48]	@ (8000fa8 <__NVIC_SetPriorityGrouping+0x44>)
 8000f76:	68db      	ldr	r3, [r3, #12]
 8000f78:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000f7a:	68ba      	ldr	r2, [r7, #8]
 8000f7c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8000f80:	4013      	ands	r3, r2
 8000f82:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000f84:	68fb      	ldr	r3, [r7, #12]
 8000f86:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000f88:	68bb      	ldr	r3, [r7, #8]
 8000f8a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000f8c:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8000f90:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000f94:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000f96:	4a04      	ldr	r2, [pc, #16]	@ (8000fa8 <__NVIC_SetPriorityGrouping+0x44>)
 8000f98:	68bb      	ldr	r3, [r7, #8]
 8000f9a:	60d3      	str	r3, [r2, #12]
}
 8000f9c:	bf00      	nop
 8000f9e:	3714      	adds	r7, #20
 8000fa0:	46bd      	mov	sp, r7
 8000fa2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fa6:	4770      	bx	lr
 8000fa8:	e000ed00 	.word	0xe000ed00

08000fac <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000fac:	b480      	push	{r7}
 8000fae:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000fb0:	4b04      	ldr	r3, [pc, #16]	@ (8000fc4 <__NVIC_GetPriorityGrouping+0x18>)
 8000fb2:	68db      	ldr	r3, [r3, #12]
 8000fb4:	0a1b      	lsrs	r3, r3, #8
 8000fb6:	f003 0307 	and.w	r3, r3, #7
}
 8000fba:	4618      	mov	r0, r3
 8000fbc:	46bd      	mov	sp, r7
 8000fbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fc2:	4770      	bx	lr
 8000fc4:	e000ed00 	.word	0xe000ed00

08000fc8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000fc8:	b480      	push	{r7}
 8000fca:	b083      	sub	sp, #12
 8000fcc:	af00      	add	r7, sp, #0
 8000fce:	4603      	mov	r3, r0
 8000fd0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000fd2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000fd6:	2b00      	cmp	r3, #0
 8000fd8:	db0b      	blt.n	8000ff2 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000fda:	79fb      	ldrb	r3, [r7, #7]
 8000fdc:	f003 021f 	and.w	r2, r3, #31
 8000fe0:	4907      	ldr	r1, [pc, #28]	@ (8001000 <__NVIC_EnableIRQ+0x38>)
 8000fe2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000fe6:	095b      	lsrs	r3, r3, #5
 8000fe8:	2001      	movs	r0, #1
 8000fea:	fa00 f202 	lsl.w	r2, r0, r2
 8000fee:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8000ff2:	bf00      	nop
 8000ff4:	370c      	adds	r7, #12
 8000ff6:	46bd      	mov	sp, r7
 8000ff8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ffc:	4770      	bx	lr
 8000ffe:	bf00      	nop
 8001000:	e000e100 	.word	0xe000e100

08001004 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001004:	b480      	push	{r7}
 8001006:	b083      	sub	sp, #12
 8001008:	af00      	add	r7, sp, #0
 800100a:	4603      	mov	r3, r0
 800100c:	6039      	str	r1, [r7, #0]
 800100e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001010:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001014:	2b00      	cmp	r3, #0
 8001016:	db0a      	blt.n	800102e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001018:	683b      	ldr	r3, [r7, #0]
 800101a:	b2da      	uxtb	r2, r3
 800101c:	490c      	ldr	r1, [pc, #48]	@ (8001050 <__NVIC_SetPriority+0x4c>)
 800101e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001022:	0112      	lsls	r2, r2, #4
 8001024:	b2d2      	uxtb	r2, r2
 8001026:	440b      	add	r3, r1
 8001028:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800102c:	e00a      	b.n	8001044 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800102e:	683b      	ldr	r3, [r7, #0]
 8001030:	b2da      	uxtb	r2, r3
 8001032:	4908      	ldr	r1, [pc, #32]	@ (8001054 <__NVIC_SetPriority+0x50>)
 8001034:	79fb      	ldrb	r3, [r7, #7]
 8001036:	f003 030f 	and.w	r3, r3, #15
 800103a:	3b04      	subs	r3, #4
 800103c:	0112      	lsls	r2, r2, #4
 800103e:	b2d2      	uxtb	r2, r2
 8001040:	440b      	add	r3, r1
 8001042:	761a      	strb	r2, [r3, #24]
}
 8001044:	bf00      	nop
 8001046:	370c      	adds	r7, #12
 8001048:	46bd      	mov	sp, r7
 800104a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800104e:	4770      	bx	lr
 8001050:	e000e100 	.word	0xe000e100
 8001054:	e000ed00 	.word	0xe000ed00

08001058 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001058:	b480      	push	{r7}
 800105a:	b089      	sub	sp, #36	@ 0x24
 800105c:	af00      	add	r7, sp, #0
 800105e:	60f8      	str	r0, [r7, #12]
 8001060:	60b9      	str	r1, [r7, #8]
 8001062:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001064:	68fb      	ldr	r3, [r7, #12]
 8001066:	f003 0307 	and.w	r3, r3, #7
 800106a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800106c:	69fb      	ldr	r3, [r7, #28]
 800106e:	f1c3 0307 	rsb	r3, r3, #7
 8001072:	2b04      	cmp	r3, #4
 8001074:	bf28      	it	cs
 8001076:	2304      	movcs	r3, #4
 8001078:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800107a:	69fb      	ldr	r3, [r7, #28]
 800107c:	3304      	adds	r3, #4
 800107e:	2b06      	cmp	r3, #6
 8001080:	d902      	bls.n	8001088 <NVIC_EncodePriority+0x30>
 8001082:	69fb      	ldr	r3, [r7, #28]
 8001084:	3b03      	subs	r3, #3
 8001086:	e000      	b.n	800108a <NVIC_EncodePriority+0x32>
 8001088:	2300      	movs	r3, #0
 800108a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800108c:	f04f 32ff 	mov.w	r2, #4294967295
 8001090:	69bb      	ldr	r3, [r7, #24]
 8001092:	fa02 f303 	lsl.w	r3, r2, r3
 8001096:	43da      	mvns	r2, r3
 8001098:	68bb      	ldr	r3, [r7, #8]
 800109a:	401a      	ands	r2, r3
 800109c:	697b      	ldr	r3, [r7, #20]
 800109e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80010a0:	f04f 31ff 	mov.w	r1, #4294967295
 80010a4:	697b      	ldr	r3, [r7, #20]
 80010a6:	fa01 f303 	lsl.w	r3, r1, r3
 80010aa:	43d9      	mvns	r1, r3
 80010ac:	687b      	ldr	r3, [r7, #4]
 80010ae:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80010b0:	4313      	orrs	r3, r2
         );
}
 80010b2:	4618      	mov	r0, r3
 80010b4:	3724      	adds	r7, #36	@ 0x24
 80010b6:	46bd      	mov	sp, r7
 80010b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010bc:	4770      	bx	lr

080010be <LL_ADC_REG_SetSequencerRanks>:
  *         (1) On STM32F4, parameter available only on ADC instance: ADC1.\n
  *         (2) On devices STM32F42x and STM32F43x, limitation: this internal channel is shared between temperature sensor and Vbat, only 1 measurement path must be enabled.
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 80010be:	b480      	push	{r7}
 80010c0:	b089      	sub	sp, #36	@ 0x24
 80010c2:	af00      	add	r7, sp, #0
 80010c4:	60f8      	str	r0, [r7, #12]
 80010c6:	60b9      	str	r1, [r7, #8]
 80010c8:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, __ADC_MASK_SHIFT(Rank, ADC_REG_SQRX_REGOFFSET_MASK));
 80010ca:	68fb      	ldr	r3, [r7, #12]
 80010cc:	332c      	adds	r3, #44	@ 0x2c
 80010ce:	4619      	mov	r1, r3
 80010d0:	68bb      	ldr	r3, [r7, #8]
 80010d2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80010d6:	f44f 7240 	mov.w	r2, #768	@ 0x300
 80010da:	617a      	str	r2, [r7, #20]
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80010dc:	697a      	ldr	r2, [r7, #20]
 80010de:	fa92 f2a2 	rbit	r2, r2
 80010e2:	613a      	str	r2, [r7, #16]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 80010e4:	693a      	ldr	r2, [r7, #16]
 80010e6:	61ba      	str	r2, [r7, #24]
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 80010e8:	69ba      	ldr	r2, [r7, #24]
 80010ea:	2a00      	cmp	r2, #0
 80010ec:	d101      	bne.n	80010f2 <LL_ADC_REG_SetSequencerRanks+0x34>
  {
    return 32U;
 80010ee:	2220      	movs	r2, #32
 80010f0:	e003      	b.n	80010fa <LL_ADC_REG_SetSequencerRanks+0x3c>
  }
  return __builtin_clz(value);
 80010f2:	69ba      	ldr	r2, [r7, #24]
 80010f4:	fab2 f282 	clz	r2, r2
 80010f8:	b2d2      	uxtb	r2, r2
 80010fa:	40d3      	lsrs	r3, r2
 80010fc:	009b      	lsls	r3, r3, #2
 80010fe:	440b      	add	r3, r1
 8001100:	61fb      	str	r3, [r7, #28]

  MODIFY_REG(*preg,
 8001102:	69fb      	ldr	r3, [r7, #28]
 8001104:	681a      	ldr	r2, [r3, #0]
 8001106:	68bb      	ldr	r3, [r7, #8]
 8001108:	f003 031f 	and.w	r3, r3, #31
 800110c:	211f      	movs	r1, #31
 800110e:	fa01 f303 	lsl.w	r3, r1, r3
 8001112:	43db      	mvns	r3, r3
 8001114:	401a      	ands	r2, r3
 8001116:	687b      	ldr	r3, [r7, #4]
 8001118:	f003 011f 	and.w	r1, r3, #31
 800111c:	68bb      	ldr	r3, [r7, #8]
 800111e:	f003 031f 	and.w	r3, r3, #31
 8001122:	fa01 f303 	lsl.w	r3, r1, r3
 8001126:	431a      	orrs	r2, r3
 8001128:	69fb      	ldr	r3, [r7, #28]
 800112a:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             (Channel & ADC_CHANNEL_ID_NUMBER_MASK) << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 800112c:	bf00      	nop
 800112e:	3724      	adds	r7, #36	@ 0x24
 8001130:	46bd      	mov	sp, r7
 8001132:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001136:	4770      	bx	lr

08001138 <LL_ADC_REG_SetFlagEndOfConversion>:
  *         @arg @ref LL_ADC_REG_FLAG_EOC_SEQUENCE_CONV
  *         @arg @ref LL_ADC_REG_FLAG_EOC_UNITARY_CONV
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetFlagEndOfConversion(ADC_TypeDef *ADCx, uint32_t EocSelection)
{
 8001138:	b480      	push	{r7}
 800113a:	b083      	sub	sp, #12
 800113c:	af00      	add	r7, sp, #0
 800113e:	6078      	str	r0, [r7, #4]
 8001140:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->CR2, ADC_CR2_EOCS, EocSelection);
 8001142:	687b      	ldr	r3, [r7, #4]
 8001144:	689b      	ldr	r3, [r3, #8]
 8001146:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 800114a:	683b      	ldr	r3, [r7, #0]
 800114c:	431a      	orrs	r2, r3
 800114e:	687b      	ldr	r3, [r7, #4]
 8001150:	609a      	str	r2, [r3, #8]
}
 8001152:	bf00      	nop
 8001154:	370c      	adds	r7, #12
 8001156:	46bd      	mov	sp, r7
 8001158:	f85d 7b04 	ldr.w	r7, [sp], #4
 800115c:	4770      	bx	lr

0800115e <LL_ADC_SetChannelSamplingTime>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_144CYCLES
  *         @arg @ref LL_ADC_SAMPLINGTIME_480CYCLES
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 800115e:	b480      	push	{r7}
 8001160:	b08f      	sub	sp, #60	@ 0x3c
 8001162:	af00      	add	r7, sp, #0
 8001164:	60f8      	str	r0, [r7, #12]
 8001166:	60b9      	str	r1, [r7, #8]
 8001168:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, __ADC_MASK_SHIFT(Channel, ADC_CHANNEL_SMPRX_REGOFFSET_MASK));
 800116a:	68fb      	ldr	r3, [r7, #12]
 800116c:	330c      	adds	r3, #12
 800116e:	4619      	mov	r1, r3
 8001170:	68bb      	ldr	r3, [r7, #8]
 8001172:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001176:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 800117a:	617a      	str	r2, [r7, #20]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800117c:	697a      	ldr	r2, [r7, #20]
 800117e:	fa92 f2a2 	rbit	r2, r2
 8001182:	613a      	str	r2, [r7, #16]
  return result;
 8001184:	693a      	ldr	r2, [r7, #16]
 8001186:	61ba      	str	r2, [r7, #24]
  if (value == 0U)
 8001188:	69ba      	ldr	r2, [r7, #24]
 800118a:	2a00      	cmp	r2, #0
 800118c:	d101      	bne.n	8001192 <LL_ADC_SetChannelSamplingTime+0x34>
    return 32U;
 800118e:	2220      	movs	r2, #32
 8001190:	e003      	b.n	800119a <LL_ADC_SetChannelSamplingTime+0x3c>
  return __builtin_clz(value);
 8001192:	69ba      	ldr	r2, [r7, #24]
 8001194:	fab2 f282 	clz	r2, r2
 8001198:	b2d2      	uxtb	r2, r2
 800119a:	40d3      	lsrs	r3, r2
 800119c:	009b      	lsls	r3, r3, #2
 800119e:	440b      	add	r3, r1
 80011a0:	637b      	str	r3, [r7, #52]	@ 0x34

  MODIFY_REG(*preg,
 80011a2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80011a4:	681a      	ldr	r2, [r3, #0]
 80011a6:	68bb      	ldr	r3, [r7, #8]
 80011a8:	f003 73f8 	and.w	r3, r3, #32505856	@ 0x1f00000
 80011ac:	f04f 71f8 	mov.w	r1, #32505856	@ 0x1f00000
 80011b0:	6239      	str	r1, [r7, #32]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80011b2:	6a39      	ldr	r1, [r7, #32]
 80011b4:	fa91 f1a1 	rbit	r1, r1
 80011b8:	61f9      	str	r1, [r7, #28]
  return result;
 80011ba:	69f9      	ldr	r1, [r7, #28]
 80011bc:	6279      	str	r1, [r7, #36]	@ 0x24
  if (value == 0U)
 80011be:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80011c0:	2900      	cmp	r1, #0
 80011c2:	d101      	bne.n	80011c8 <LL_ADC_SetChannelSamplingTime+0x6a>
    return 32U;
 80011c4:	2120      	movs	r1, #32
 80011c6:	e003      	b.n	80011d0 <LL_ADC_SetChannelSamplingTime+0x72>
  return __builtin_clz(value);
 80011c8:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80011ca:	fab1 f181 	clz	r1, r1
 80011ce:	b2c9      	uxtb	r1, r1
 80011d0:	40cb      	lsrs	r3, r1
 80011d2:	2107      	movs	r1, #7
 80011d4:	fa01 f303 	lsl.w	r3, r1, r3
 80011d8:	43db      	mvns	r3, r3
 80011da:	401a      	ands	r2, r3
 80011dc:	68bb      	ldr	r3, [r7, #8]
 80011de:	f003 73f8 	and.w	r3, r3, #32505856	@ 0x1f00000
 80011e2:	f04f 71f8 	mov.w	r1, #32505856	@ 0x1f00000
 80011e6:	62f9      	str	r1, [r7, #44]	@ 0x2c
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80011e8:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80011ea:	fa91 f1a1 	rbit	r1, r1
 80011ee:	62b9      	str	r1, [r7, #40]	@ 0x28
  return result;
 80011f0:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80011f2:	6339      	str	r1, [r7, #48]	@ 0x30
  if (value == 0U)
 80011f4:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 80011f6:	2900      	cmp	r1, #0
 80011f8:	d101      	bne.n	80011fe <LL_ADC_SetChannelSamplingTime+0xa0>
    return 32U;
 80011fa:	2120      	movs	r1, #32
 80011fc:	e003      	b.n	8001206 <LL_ADC_SetChannelSamplingTime+0xa8>
  return __builtin_clz(value);
 80011fe:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8001200:	fab1 f181 	clz	r1, r1
 8001204:	b2c9      	uxtb	r1, r1
 8001206:	40cb      	lsrs	r3, r1
 8001208:	6879      	ldr	r1, [r7, #4]
 800120a:	fa01 f303 	lsl.w	r3, r1, r3
 800120e:	431a      	orrs	r2, r3
 8001210:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001212:	601a      	str	r2, [r3, #0]
             ADC_SMPR2_SMP0 << __ADC_MASK_SHIFT(Channel, ADC_CHANNEL_SMPx_BITOFFSET_MASK),
             SamplingTime   << __ADC_MASK_SHIFT(Channel, ADC_CHANNEL_SMPx_BITOFFSET_MASK));
}
 8001214:	bf00      	nop
 8001216:	373c      	adds	r7, #60	@ 0x3c
 8001218:	46bd      	mov	sp, r7
 800121a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800121e:	4770      	bx	lr

08001220 <LL_DMA_SetDataTransferDirection>:
  *         @arg @ref LL_DMA_DIRECTION_MEMORY_TO_PERIPH
  *         @arg @ref LL_DMA_DIRECTION_MEMORY_TO_MEMORY
  * @retval None
  */
__STATIC_INLINE void LL_DMA_SetDataTransferDirection(DMA_TypeDef *DMAx, uint32_t Stream, uint32_t  Direction)
{
 8001220:	b480      	push	{r7}
 8001222:	b085      	sub	sp, #20
 8001224:	af00      	add	r7, sp, #0
 8001226:	60f8      	str	r0, [r7, #12]
 8001228:	60b9      	str	r1, [r7, #8]
 800122a:	607a      	str	r2, [r7, #4]
  MODIFY_REG(((DMA_Stream_TypeDef*)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))->CR, DMA_SxCR_DIR, Direction);
 800122c:	4a0d      	ldr	r2, [pc, #52]	@ (8001264 <LL_DMA_SetDataTransferDirection+0x44>)
 800122e:	68bb      	ldr	r3, [r7, #8]
 8001230:	4413      	add	r3, r2
 8001232:	781b      	ldrb	r3, [r3, #0]
 8001234:	461a      	mov	r2, r3
 8001236:	68fb      	ldr	r3, [r7, #12]
 8001238:	4413      	add	r3, r2
 800123a:	681b      	ldr	r3, [r3, #0]
 800123c:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8001240:	4908      	ldr	r1, [pc, #32]	@ (8001264 <LL_DMA_SetDataTransferDirection+0x44>)
 8001242:	68bb      	ldr	r3, [r7, #8]
 8001244:	440b      	add	r3, r1
 8001246:	781b      	ldrb	r3, [r3, #0]
 8001248:	4619      	mov	r1, r3
 800124a:	68fb      	ldr	r3, [r7, #12]
 800124c:	440b      	add	r3, r1
 800124e:	4619      	mov	r1, r3
 8001250:	687b      	ldr	r3, [r7, #4]
 8001252:	4313      	orrs	r3, r2
 8001254:	600b      	str	r3, [r1, #0]
}
 8001256:	bf00      	nop
 8001258:	3714      	adds	r7, #20
 800125a:	46bd      	mov	sp, r7
 800125c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001260:	4770      	bx	lr
 8001262:	bf00      	nop
 8001264:	080078d4 	.word	0x080078d4

08001268 <LL_DMA_SetMode>:
  *         @arg @ref LL_DMA_MODE_CIRCULAR
  *         @arg @ref LL_DMA_MODE_PFCTRL
  * @retval None
  */
__STATIC_INLINE void LL_DMA_SetMode(DMA_TypeDef *DMAx, uint32_t Stream, uint32_t Mode)
{
 8001268:	b480      	push	{r7}
 800126a:	b085      	sub	sp, #20
 800126c:	af00      	add	r7, sp, #0
 800126e:	60f8      	str	r0, [r7, #12]
 8001270:	60b9      	str	r1, [r7, #8]
 8001272:	607a      	str	r2, [r7, #4]
  MODIFY_REG(((DMA_Stream_TypeDef*)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))->CR, DMA_SxCR_CIRC | DMA_SxCR_PFCTRL, Mode);
 8001274:	4a0d      	ldr	r2, [pc, #52]	@ (80012ac <LL_DMA_SetMode+0x44>)
 8001276:	68bb      	ldr	r3, [r7, #8]
 8001278:	4413      	add	r3, r2
 800127a:	781b      	ldrb	r3, [r3, #0]
 800127c:	461a      	mov	r2, r3
 800127e:	68fb      	ldr	r3, [r7, #12]
 8001280:	4413      	add	r3, r2
 8001282:	681b      	ldr	r3, [r3, #0]
 8001284:	f423 7290 	bic.w	r2, r3, #288	@ 0x120
 8001288:	4908      	ldr	r1, [pc, #32]	@ (80012ac <LL_DMA_SetMode+0x44>)
 800128a:	68bb      	ldr	r3, [r7, #8]
 800128c:	440b      	add	r3, r1
 800128e:	781b      	ldrb	r3, [r3, #0]
 8001290:	4619      	mov	r1, r3
 8001292:	68fb      	ldr	r3, [r7, #12]
 8001294:	440b      	add	r3, r1
 8001296:	4619      	mov	r1, r3
 8001298:	687b      	ldr	r3, [r7, #4]
 800129a:	4313      	orrs	r3, r2
 800129c:	600b      	str	r3, [r1, #0]
}
 800129e:	bf00      	nop
 80012a0:	3714      	adds	r7, #20
 80012a2:	46bd      	mov	sp, r7
 80012a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012a8:	4770      	bx	lr
 80012aa:	bf00      	nop
 80012ac:	080078d4 	.word	0x080078d4

080012b0 <LL_DMA_SetPeriphIncMode>:
  *         @arg @ref LL_DMA_PERIPH_NOINCREMENT
  *         @arg @ref LL_DMA_PERIPH_INCREMENT
  * @retval None
  */
__STATIC_INLINE void LL_DMA_SetPeriphIncMode(DMA_TypeDef *DMAx, uint32_t Stream, uint32_t IncrementMode)
{
 80012b0:	b480      	push	{r7}
 80012b2:	b085      	sub	sp, #20
 80012b4:	af00      	add	r7, sp, #0
 80012b6:	60f8      	str	r0, [r7, #12]
 80012b8:	60b9      	str	r1, [r7, #8]
 80012ba:	607a      	str	r2, [r7, #4]
  MODIFY_REG(((DMA_Stream_TypeDef*)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))->CR, DMA_SxCR_PINC, IncrementMode);
 80012bc:	4a0d      	ldr	r2, [pc, #52]	@ (80012f4 <LL_DMA_SetPeriphIncMode+0x44>)
 80012be:	68bb      	ldr	r3, [r7, #8]
 80012c0:	4413      	add	r3, r2
 80012c2:	781b      	ldrb	r3, [r3, #0]
 80012c4:	461a      	mov	r2, r3
 80012c6:	68fb      	ldr	r3, [r7, #12]
 80012c8:	4413      	add	r3, r2
 80012ca:	681b      	ldr	r3, [r3, #0]
 80012cc:	f423 7200 	bic.w	r2, r3, #512	@ 0x200
 80012d0:	4908      	ldr	r1, [pc, #32]	@ (80012f4 <LL_DMA_SetPeriphIncMode+0x44>)
 80012d2:	68bb      	ldr	r3, [r7, #8]
 80012d4:	440b      	add	r3, r1
 80012d6:	781b      	ldrb	r3, [r3, #0]
 80012d8:	4619      	mov	r1, r3
 80012da:	68fb      	ldr	r3, [r7, #12]
 80012dc:	440b      	add	r3, r1
 80012de:	4619      	mov	r1, r3
 80012e0:	687b      	ldr	r3, [r7, #4]
 80012e2:	4313      	orrs	r3, r2
 80012e4:	600b      	str	r3, [r1, #0]
}
 80012e6:	bf00      	nop
 80012e8:	3714      	adds	r7, #20
 80012ea:	46bd      	mov	sp, r7
 80012ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012f0:	4770      	bx	lr
 80012f2:	bf00      	nop
 80012f4:	080078d4 	.word	0x080078d4

080012f8 <LL_DMA_SetMemoryIncMode>:
  *         @arg @ref LL_DMA_MEMORY_NOINCREMENT
  *         @arg @ref LL_DMA_MEMORY_INCREMENT
  * @retval None
  */
__STATIC_INLINE void LL_DMA_SetMemoryIncMode(DMA_TypeDef *DMAx, uint32_t Stream, uint32_t IncrementMode)
{
 80012f8:	b480      	push	{r7}
 80012fa:	b085      	sub	sp, #20
 80012fc:	af00      	add	r7, sp, #0
 80012fe:	60f8      	str	r0, [r7, #12]
 8001300:	60b9      	str	r1, [r7, #8]
 8001302:	607a      	str	r2, [r7, #4]
  MODIFY_REG(((DMA_Stream_TypeDef*)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))->CR, DMA_SxCR_MINC, IncrementMode);
 8001304:	4a0d      	ldr	r2, [pc, #52]	@ (800133c <LL_DMA_SetMemoryIncMode+0x44>)
 8001306:	68bb      	ldr	r3, [r7, #8]
 8001308:	4413      	add	r3, r2
 800130a:	781b      	ldrb	r3, [r3, #0]
 800130c:	461a      	mov	r2, r3
 800130e:	68fb      	ldr	r3, [r7, #12]
 8001310:	4413      	add	r3, r2
 8001312:	681b      	ldr	r3, [r3, #0]
 8001314:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 8001318:	4908      	ldr	r1, [pc, #32]	@ (800133c <LL_DMA_SetMemoryIncMode+0x44>)
 800131a:	68bb      	ldr	r3, [r7, #8]
 800131c:	440b      	add	r3, r1
 800131e:	781b      	ldrb	r3, [r3, #0]
 8001320:	4619      	mov	r1, r3
 8001322:	68fb      	ldr	r3, [r7, #12]
 8001324:	440b      	add	r3, r1
 8001326:	4619      	mov	r1, r3
 8001328:	687b      	ldr	r3, [r7, #4]
 800132a:	4313      	orrs	r3, r2
 800132c:	600b      	str	r3, [r1, #0]
}
 800132e:	bf00      	nop
 8001330:	3714      	adds	r7, #20
 8001332:	46bd      	mov	sp, r7
 8001334:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001338:	4770      	bx	lr
 800133a:	bf00      	nop
 800133c:	080078d4 	.word	0x080078d4

08001340 <LL_DMA_SetPeriphSize>:
  *         @arg @ref LL_DMA_PDATAALIGN_HALFWORD
  *         @arg @ref LL_DMA_PDATAALIGN_WORD
  * @retval None
  */
__STATIC_INLINE void LL_DMA_SetPeriphSize(DMA_TypeDef *DMAx, uint32_t Stream, uint32_t  Size)
{
 8001340:	b480      	push	{r7}
 8001342:	b085      	sub	sp, #20
 8001344:	af00      	add	r7, sp, #0
 8001346:	60f8      	str	r0, [r7, #12]
 8001348:	60b9      	str	r1, [r7, #8]
 800134a:	607a      	str	r2, [r7, #4]
  MODIFY_REG(((DMA_Stream_TypeDef*)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))->CR, DMA_SxCR_PSIZE, Size);
 800134c:	4a0d      	ldr	r2, [pc, #52]	@ (8001384 <LL_DMA_SetPeriphSize+0x44>)
 800134e:	68bb      	ldr	r3, [r7, #8]
 8001350:	4413      	add	r3, r2
 8001352:	781b      	ldrb	r3, [r3, #0]
 8001354:	461a      	mov	r2, r3
 8001356:	68fb      	ldr	r3, [r7, #12]
 8001358:	4413      	add	r3, r2
 800135a:	681b      	ldr	r3, [r3, #0]
 800135c:	f423 52c0 	bic.w	r2, r3, #6144	@ 0x1800
 8001360:	4908      	ldr	r1, [pc, #32]	@ (8001384 <LL_DMA_SetPeriphSize+0x44>)
 8001362:	68bb      	ldr	r3, [r7, #8]
 8001364:	440b      	add	r3, r1
 8001366:	781b      	ldrb	r3, [r3, #0]
 8001368:	4619      	mov	r1, r3
 800136a:	68fb      	ldr	r3, [r7, #12]
 800136c:	440b      	add	r3, r1
 800136e:	4619      	mov	r1, r3
 8001370:	687b      	ldr	r3, [r7, #4]
 8001372:	4313      	orrs	r3, r2
 8001374:	600b      	str	r3, [r1, #0]
}
 8001376:	bf00      	nop
 8001378:	3714      	adds	r7, #20
 800137a:	46bd      	mov	sp, r7
 800137c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001380:	4770      	bx	lr
 8001382:	bf00      	nop
 8001384:	080078d4 	.word	0x080078d4

08001388 <LL_DMA_SetMemorySize>:
  *         @arg @ref LL_DMA_MDATAALIGN_HALFWORD
  *         @arg @ref LL_DMA_MDATAALIGN_WORD
  * @retval None
  */
__STATIC_INLINE void LL_DMA_SetMemorySize(DMA_TypeDef *DMAx, uint32_t Stream, uint32_t  Size)
{
 8001388:	b480      	push	{r7}
 800138a:	b085      	sub	sp, #20
 800138c:	af00      	add	r7, sp, #0
 800138e:	60f8      	str	r0, [r7, #12]
 8001390:	60b9      	str	r1, [r7, #8]
 8001392:	607a      	str	r2, [r7, #4]
  MODIFY_REG(((DMA_Stream_TypeDef*)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))->CR, DMA_SxCR_MSIZE, Size);
 8001394:	4a0d      	ldr	r2, [pc, #52]	@ (80013cc <LL_DMA_SetMemorySize+0x44>)
 8001396:	68bb      	ldr	r3, [r7, #8]
 8001398:	4413      	add	r3, r2
 800139a:	781b      	ldrb	r3, [r3, #0]
 800139c:	461a      	mov	r2, r3
 800139e:	68fb      	ldr	r3, [r7, #12]
 80013a0:	4413      	add	r3, r2
 80013a2:	681b      	ldr	r3, [r3, #0]
 80013a4:	f423 42c0 	bic.w	r2, r3, #24576	@ 0x6000
 80013a8:	4908      	ldr	r1, [pc, #32]	@ (80013cc <LL_DMA_SetMemorySize+0x44>)
 80013aa:	68bb      	ldr	r3, [r7, #8]
 80013ac:	440b      	add	r3, r1
 80013ae:	781b      	ldrb	r3, [r3, #0]
 80013b0:	4619      	mov	r1, r3
 80013b2:	68fb      	ldr	r3, [r7, #12]
 80013b4:	440b      	add	r3, r1
 80013b6:	4619      	mov	r1, r3
 80013b8:	687b      	ldr	r3, [r7, #4]
 80013ba:	4313      	orrs	r3, r2
 80013bc:	600b      	str	r3, [r1, #0]
}
 80013be:	bf00      	nop
 80013c0:	3714      	adds	r7, #20
 80013c2:	46bd      	mov	sp, r7
 80013c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013c8:	4770      	bx	lr
 80013ca:	bf00      	nop
 80013cc:	080078d4 	.word	0x080078d4

080013d0 <LL_DMA_SetStreamPriorityLevel>:
  *         @arg @ref LL_DMA_PRIORITY_HIGH
  *         @arg @ref LL_DMA_PRIORITY_VERYHIGH
  * @retval None
  */
__STATIC_INLINE void LL_DMA_SetStreamPriorityLevel(DMA_TypeDef *DMAx, uint32_t Stream, uint32_t  Priority)
{
 80013d0:	b480      	push	{r7}
 80013d2:	b085      	sub	sp, #20
 80013d4:	af00      	add	r7, sp, #0
 80013d6:	60f8      	str	r0, [r7, #12]
 80013d8:	60b9      	str	r1, [r7, #8]
 80013da:	607a      	str	r2, [r7, #4]
  MODIFY_REG(((DMA_Stream_TypeDef*)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))->CR, DMA_SxCR_PL, Priority);
 80013dc:	4a0d      	ldr	r2, [pc, #52]	@ (8001414 <LL_DMA_SetStreamPriorityLevel+0x44>)
 80013de:	68bb      	ldr	r3, [r7, #8]
 80013e0:	4413      	add	r3, r2
 80013e2:	781b      	ldrb	r3, [r3, #0]
 80013e4:	461a      	mov	r2, r3
 80013e6:	68fb      	ldr	r3, [r7, #12]
 80013e8:	4413      	add	r3, r2
 80013ea:	681b      	ldr	r3, [r3, #0]
 80013ec:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 80013f0:	4908      	ldr	r1, [pc, #32]	@ (8001414 <LL_DMA_SetStreamPriorityLevel+0x44>)
 80013f2:	68bb      	ldr	r3, [r7, #8]
 80013f4:	440b      	add	r3, r1
 80013f6:	781b      	ldrb	r3, [r3, #0]
 80013f8:	4619      	mov	r1, r3
 80013fa:	68fb      	ldr	r3, [r7, #12]
 80013fc:	440b      	add	r3, r1
 80013fe:	4619      	mov	r1, r3
 8001400:	687b      	ldr	r3, [r7, #4]
 8001402:	4313      	orrs	r3, r2
 8001404:	600b      	str	r3, [r1, #0]
}
 8001406:	bf00      	nop
 8001408:	3714      	adds	r7, #20
 800140a:	46bd      	mov	sp, r7
 800140c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001410:	4770      	bx	lr
 8001412:	bf00      	nop
 8001414:	080078d4 	.word	0x080078d4

08001418 <LL_DMA_SetChannelSelection>:
  *         @arg @ref LL_DMA_CHANNEL_6
  *         @arg @ref LL_DMA_CHANNEL_7
  * @retval None
  */
__STATIC_INLINE void LL_DMA_SetChannelSelection(DMA_TypeDef *DMAx, uint32_t Stream, uint32_t Channel)
{
 8001418:	b480      	push	{r7}
 800141a:	b085      	sub	sp, #20
 800141c:	af00      	add	r7, sp, #0
 800141e:	60f8      	str	r0, [r7, #12]
 8001420:	60b9      	str	r1, [r7, #8]
 8001422:	607a      	str	r2, [r7, #4]
  MODIFY_REG(((DMA_Stream_TypeDef*)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))->CR, DMA_SxCR_CHSEL, Channel);
 8001424:	4a0d      	ldr	r2, [pc, #52]	@ (800145c <LL_DMA_SetChannelSelection+0x44>)
 8001426:	68bb      	ldr	r3, [r7, #8]
 8001428:	4413      	add	r3, r2
 800142a:	781b      	ldrb	r3, [r3, #0]
 800142c:	461a      	mov	r2, r3
 800142e:	68fb      	ldr	r3, [r7, #12]
 8001430:	4413      	add	r3, r2
 8001432:	681b      	ldr	r3, [r3, #0]
 8001434:	f023 6260 	bic.w	r2, r3, #234881024	@ 0xe000000
 8001438:	4908      	ldr	r1, [pc, #32]	@ (800145c <LL_DMA_SetChannelSelection+0x44>)
 800143a:	68bb      	ldr	r3, [r7, #8]
 800143c:	440b      	add	r3, r1
 800143e:	781b      	ldrb	r3, [r3, #0]
 8001440:	4619      	mov	r1, r3
 8001442:	68fb      	ldr	r3, [r7, #12]
 8001444:	440b      	add	r3, r1
 8001446:	4619      	mov	r1, r3
 8001448:	687b      	ldr	r3, [r7, #4]
 800144a:	4313      	orrs	r3, r2
 800144c:	600b      	str	r3, [r1, #0]
}
 800144e:	bf00      	nop
 8001450:	3714      	adds	r7, #20
 8001452:	46bd      	mov	sp, r7
 8001454:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001458:	4770      	bx	lr
 800145a:	bf00      	nop
 800145c:	080078d4 	.word	0x080078d4

08001460 <LL_DMA_DisableFifoMode>:
  *         @arg @ref LL_DMA_STREAM_6
  *         @arg @ref LL_DMA_STREAM_7
  * @retval None
  */
__STATIC_INLINE void LL_DMA_DisableFifoMode(DMA_TypeDef *DMAx, uint32_t Stream)
{
 8001460:	b480      	push	{r7}
 8001462:	b083      	sub	sp, #12
 8001464:	af00      	add	r7, sp, #0
 8001466:	6078      	str	r0, [r7, #4]
 8001468:	6039      	str	r1, [r7, #0]
  CLEAR_BIT(((DMA_Stream_TypeDef *)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))->FCR, DMA_SxFCR_DMDIS);
 800146a:	4a0c      	ldr	r2, [pc, #48]	@ (800149c <LL_DMA_DisableFifoMode+0x3c>)
 800146c:	683b      	ldr	r3, [r7, #0]
 800146e:	4413      	add	r3, r2
 8001470:	781b      	ldrb	r3, [r3, #0]
 8001472:	461a      	mov	r2, r3
 8001474:	687b      	ldr	r3, [r7, #4]
 8001476:	4413      	add	r3, r2
 8001478:	695b      	ldr	r3, [r3, #20]
 800147a:	4908      	ldr	r1, [pc, #32]	@ (800149c <LL_DMA_DisableFifoMode+0x3c>)
 800147c:	683a      	ldr	r2, [r7, #0]
 800147e:	440a      	add	r2, r1
 8001480:	7812      	ldrb	r2, [r2, #0]
 8001482:	4611      	mov	r1, r2
 8001484:	687a      	ldr	r2, [r7, #4]
 8001486:	440a      	add	r2, r1
 8001488:	f023 0304 	bic.w	r3, r3, #4
 800148c:	6153      	str	r3, [r2, #20]
}
 800148e:	bf00      	nop
 8001490:	370c      	adds	r7, #12
 8001492:	46bd      	mov	sp, r7
 8001494:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001498:	4770      	bx	lr
 800149a:	bf00      	nop
 800149c:	080078d4 	.word	0x080078d4

080014a0 <LL_RCC_HSE_Enable>:
  * @brief  Enable HSE crystal oscillator (HSE ON)
  * @rmtoll CR           HSEON         LL_RCC_HSE_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSE_Enable(void)
{
 80014a0:	b480      	push	{r7}
 80014a2:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSEON);
 80014a4:	4b05      	ldr	r3, [pc, #20]	@ (80014bc <LL_RCC_HSE_Enable+0x1c>)
 80014a6:	681b      	ldr	r3, [r3, #0]
 80014a8:	4a04      	ldr	r2, [pc, #16]	@ (80014bc <LL_RCC_HSE_Enable+0x1c>)
 80014aa:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80014ae:	6013      	str	r3, [r2, #0]
}
 80014b0:	bf00      	nop
 80014b2:	46bd      	mov	sp, r7
 80014b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014b8:	4770      	bx	lr
 80014ba:	bf00      	nop
 80014bc:	40023800 	.word	0x40023800

080014c0 <LL_RCC_HSE_IsReady>:
  * @brief  Check if HSE oscillator Ready
  * @rmtoll CR           HSERDY        LL_RCC_HSE_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_HSE_IsReady(void)
{
 80014c0:	b480      	push	{r7}
 80014c2:	af00      	add	r7, sp, #0
  return (READ_BIT(RCC->CR, RCC_CR_HSERDY) == (RCC_CR_HSERDY));
 80014c4:	4b07      	ldr	r3, [pc, #28]	@ (80014e4 <LL_RCC_HSE_IsReady+0x24>)
 80014c6:	681b      	ldr	r3, [r3, #0]
 80014c8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80014cc:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80014d0:	bf0c      	ite	eq
 80014d2:	2301      	moveq	r3, #1
 80014d4:	2300      	movne	r3, #0
 80014d6:	b2db      	uxtb	r3, r3
}
 80014d8:	4618      	mov	r0, r3
 80014da:	46bd      	mov	sp, r7
 80014dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014e0:	4770      	bx	lr
 80014e2:	bf00      	nop
 80014e4:	40023800 	.word	0x40023800

080014e8 <LL_RCC_SetSysClkSource>:
  *
  *         (*) value not defined in all devices.
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetSysClkSource(uint32_t Source)
{
 80014e8:	b480      	push	{r7}
 80014ea:	b083      	sub	sp, #12
 80014ec:	af00      	add	r7, sp, #0
 80014ee:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, Source);
 80014f0:	4b06      	ldr	r3, [pc, #24]	@ (800150c <LL_RCC_SetSysClkSource+0x24>)
 80014f2:	689b      	ldr	r3, [r3, #8]
 80014f4:	f023 0203 	bic.w	r2, r3, #3
 80014f8:	4904      	ldr	r1, [pc, #16]	@ (800150c <LL_RCC_SetSysClkSource+0x24>)
 80014fa:	687b      	ldr	r3, [r7, #4]
 80014fc:	4313      	orrs	r3, r2
 80014fe:	608b      	str	r3, [r1, #8]
}
 8001500:	bf00      	nop
 8001502:	370c      	adds	r7, #12
 8001504:	46bd      	mov	sp, r7
 8001506:	f85d 7b04 	ldr.w	r7, [sp], #4
 800150a:	4770      	bx	lr
 800150c:	40023800 	.word	0x40023800

08001510 <LL_RCC_GetSysClkSource>:
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_PLLR (*)
  *
  *         (*) value not defined in all devices.
  */
__STATIC_INLINE uint32_t LL_RCC_GetSysClkSource(void)
{
 8001510:	b480      	push	{r7}
 8001512:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 8001514:	4b04      	ldr	r3, [pc, #16]	@ (8001528 <LL_RCC_GetSysClkSource+0x18>)
 8001516:	689b      	ldr	r3, [r3, #8]
 8001518:	f003 030c 	and.w	r3, r3, #12
}
 800151c:	4618      	mov	r0, r3
 800151e:	46bd      	mov	sp, r7
 8001520:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001524:	4770      	bx	lr
 8001526:	bf00      	nop
 8001528:	40023800 	.word	0x40023800

0800152c <LL_RCC_SetAHBPrescaler>:
  *         @arg @ref LL_RCC_SYSCLK_DIV_256
  *         @arg @ref LL_RCC_SYSCLK_DIV_512
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAHBPrescaler(uint32_t Prescaler)
{
 800152c:	b480      	push	{r7}
 800152e:	b083      	sub	sp, #12
 8001530:	af00      	add	r7, sp, #0
 8001532:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, Prescaler);
 8001534:	4b06      	ldr	r3, [pc, #24]	@ (8001550 <LL_RCC_SetAHBPrescaler+0x24>)
 8001536:	689b      	ldr	r3, [r3, #8]
 8001538:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800153c:	4904      	ldr	r1, [pc, #16]	@ (8001550 <LL_RCC_SetAHBPrescaler+0x24>)
 800153e:	687b      	ldr	r3, [r7, #4]
 8001540:	4313      	orrs	r3, r2
 8001542:	608b      	str	r3, [r1, #8]
}
 8001544:	bf00      	nop
 8001546:	370c      	adds	r7, #12
 8001548:	46bd      	mov	sp, r7
 800154a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800154e:	4770      	bx	lr
 8001550:	40023800 	.word	0x40023800

08001554 <LL_RCC_SetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAPB1Prescaler(uint32_t Prescaler)
{
 8001554:	b480      	push	{r7}
 8001556:	b083      	sub	sp, #12
 8001558:	af00      	add	r7, sp, #0
 800155a:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, Prescaler);
 800155c:	4b06      	ldr	r3, [pc, #24]	@ (8001578 <LL_RCC_SetAPB1Prescaler+0x24>)
 800155e:	689b      	ldr	r3, [r3, #8]
 8001560:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8001564:	4904      	ldr	r1, [pc, #16]	@ (8001578 <LL_RCC_SetAPB1Prescaler+0x24>)
 8001566:	687b      	ldr	r3, [r7, #4]
 8001568:	4313      	orrs	r3, r2
 800156a:	608b      	str	r3, [r1, #8]
}
 800156c:	bf00      	nop
 800156e:	370c      	adds	r7, #12
 8001570:	46bd      	mov	sp, r7
 8001572:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001576:	4770      	bx	lr
 8001578:	40023800 	.word	0x40023800

0800157c <LL_RCC_SetAPB2Prescaler>:
  *         @arg @ref LL_RCC_APB2_DIV_8
  *         @arg @ref LL_RCC_APB2_DIV_16
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAPB2Prescaler(uint32_t Prescaler)
{
 800157c:	b480      	push	{r7}
 800157e:	b083      	sub	sp, #12
 8001580:	af00      	add	r7, sp, #0
 8001582:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, Prescaler);
 8001584:	4b06      	ldr	r3, [pc, #24]	@ (80015a0 <LL_RCC_SetAPB2Prescaler+0x24>)
 8001586:	689b      	ldr	r3, [r3, #8]
 8001588:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 800158c:	4904      	ldr	r1, [pc, #16]	@ (80015a0 <LL_RCC_SetAPB2Prescaler+0x24>)
 800158e:	687b      	ldr	r3, [r7, #4]
 8001590:	4313      	orrs	r3, r2
 8001592:	608b      	str	r3, [r1, #8]
}
 8001594:	bf00      	nop
 8001596:	370c      	adds	r7, #12
 8001598:	46bd      	mov	sp, r7
 800159a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800159e:	4770      	bx	lr
 80015a0:	40023800 	.word	0x40023800

080015a4 <LL_RCC_PLL_Enable>:
  * @brief  Enable PLL
  * @rmtoll CR           PLLON         LL_RCC_PLL_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_Enable(void)
{
 80015a4:	b480      	push	{r7}
 80015a6:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_PLLON);
 80015a8:	4b05      	ldr	r3, [pc, #20]	@ (80015c0 <LL_RCC_PLL_Enable+0x1c>)
 80015aa:	681b      	ldr	r3, [r3, #0]
 80015ac:	4a04      	ldr	r2, [pc, #16]	@ (80015c0 <LL_RCC_PLL_Enable+0x1c>)
 80015ae:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80015b2:	6013      	str	r3, [r2, #0]
}
 80015b4:	bf00      	nop
 80015b6:	46bd      	mov	sp, r7
 80015b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015bc:	4770      	bx	lr
 80015be:	bf00      	nop
 80015c0:	40023800 	.word	0x40023800

080015c4 <LL_RCC_PLL_IsReady>:
  * @brief  Check if PLL Ready
  * @rmtoll CR           PLLRDY        LL_RCC_PLL_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_IsReady(void)
{
 80015c4:	b480      	push	{r7}
 80015c6:	af00      	add	r7, sp, #0
  return (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == (RCC_CR_PLLRDY));
 80015c8:	4b07      	ldr	r3, [pc, #28]	@ (80015e8 <LL_RCC_PLL_IsReady+0x24>)
 80015ca:	681b      	ldr	r3, [r3, #0]
 80015cc:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80015d0:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80015d4:	bf0c      	ite	eq
 80015d6:	2301      	moveq	r3, #1
 80015d8:	2300      	movne	r3, #0
 80015da:	b2db      	uxtb	r3, r3
}
 80015dc:	4618      	mov	r0, r3
 80015de:	46bd      	mov	sp, r7
 80015e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015e4:	4770      	bx	lr
 80015e6:	bf00      	nop
 80015e8:	40023800 	.word	0x40023800

080015ec <LL_RCC_PLL_ConfigDomain_SYS>:
  *
  *         (*) value not defined in all devices.
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_ConfigDomain_SYS(uint32_t Source, uint32_t PLLM, uint32_t PLLN, uint32_t PLLP_R)
{
 80015ec:	b480      	push	{r7}
 80015ee:	b085      	sub	sp, #20
 80015f0:	af00      	add	r7, sp, #0
 80015f2:	60f8      	str	r0, [r7, #12]
 80015f4:	60b9      	str	r1, [r7, #8]
 80015f6:	607a      	str	r2, [r7, #4]
 80015f8:	603b      	str	r3, [r7, #0]
  MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM | RCC_PLLCFGR_PLLN,
 80015fa:	4b0d      	ldr	r3, [pc, #52]	@ (8001630 <LL_RCC_PLL_ConfigDomain_SYS+0x44>)
 80015fc:	685a      	ldr	r2, [r3, #4]
 80015fe:	4b0d      	ldr	r3, [pc, #52]	@ (8001634 <LL_RCC_PLL_ConfigDomain_SYS+0x48>)
 8001600:	4013      	ands	r3, r2
 8001602:	68f9      	ldr	r1, [r7, #12]
 8001604:	68ba      	ldr	r2, [r7, #8]
 8001606:	4311      	orrs	r1, r2
 8001608:	687a      	ldr	r2, [r7, #4]
 800160a:	0192      	lsls	r2, r2, #6
 800160c:	430a      	orrs	r2, r1
 800160e:	4908      	ldr	r1, [pc, #32]	@ (8001630 <LL_RCC_PLL_ConfigDomain_SYS+0x44>)
 8001610:	4313      	orrs	r3, r2
 8001612:	604b      	str	r3, [r1, #4]
             Source | PLLM | PLLN << RCC_PLLCFGR_PLLN_Pos);
  MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLP, PLLP_R);
 8001614:	4b06      	ldr	r3, [pc, #24]	@ (8001630 <LL_RCC_PLL_ConfigDomain_SYS+0x44>)
 8001616:	685b      	ldr	r3, [r3, #4]
 8001618:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 800161c:	4904      	ldr	r1, [pc, #16]	@ (8001630 <LL_RCC_PLL_ConfigDomain_SYS+0x44>)
 800161e:	683b      	ldr	r3, [r7, #0]
 8001620:	4313      	orrs	r3, r2
 8001622:	604b      	str	r3, [r1, #4]
#if defined(RCC_PLLR_SYSCLK_SUPPORT)
  MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLR, PLLP_R);
#endif /* RCC_PLLR_SYSCLK_SUPPORT */
}
 8001624:	bf00      	nop
 8001626:	3714      	adds	r7, #20
 8001628:	46bd      	mov	sp, r7
 800162a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800162e:	4770      	bx	lr
 8001630:	40023800 	.word	0x40023800
 8001634:	ffbf8000 	.word	0xffbf8000

08001638 <LL_AHB1_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
  */
__STATIC_INLINE void LL_AHB1_GRP1_EnableClock(uint32_t Periphs)
{
 8001638:	b480      	push	{r7}
 800163a:	b085      	sub	sp, #20
 800163c:	af00      	add	r7, sp, #0
 800163e:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->AHB1ENR, Periphs);
 8001640:	4b08      	ldr	r3, [pc, #32]	@ (8001664 <LL_AHB1_GRP1_EnableClock+0x2c>)
 8001642:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8001644:	4907      	ldr	r1, [pc, #28]	@ (8001664 <LL_AHB1_GRP1_EnableClock+0x2c>)
 8001646:	687b      	ldr	r3, [r7, #4]
 8001648:	4313      	orrs	r3, r2
 800164a:	630b      	str	r3, [r1, #48]	@ 0x30
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->AHB1ENR, Periphs);
 800164c:	4b05      	ldr	r3, [pc, #20]	@ (8001664 <LL_AHB1_GRP1_EnableClock+0x2c>)
 800164e:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8001650:	687b      	ldr	r3, [r7, #4]
 8001652:	4013      	ands	r3, r2
 8001654:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8001656:	68fb      	ldr	r3, [r7, #12]
}
 8001658:	bf00      	nop
 800165a:	3714      	adds	r7, #20
 800165c:	46bd      	mov	sp, r7
 800165e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001662:	4770      	bx	lr
 8001664:	40023800 	.word	0x40023800

08001668 <LL_APB1_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
  */
__STATIC_INLINE void LL_APB1_GRP1_EnableClock(uint32_t Periphs)
{
 8001668:	b480      	push	{r7}
 800166a:	b085      	sub	sp, #20
 800166c:	af00      	add	r7, sp, #0
 800166e:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB1ENR, Periphs);
 8001670:	4b08      	ldr	r3, [pc, #32]	@ (8001694 <LL_APB1_GRP1_EnableClock+0x2c>)
 8001672:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8001674:	4907      	ldr	r1, [pc, #28]	@ (8001694 <LL_APB1_GRP1_EnableClock+0x2c>)
 8001676:	687b      	ldr	r3, [r7, #4]
 8001678:	4313      	orrs	r3, r2
 800167a:	640b      	str	r3, [r1, #64]	@ 0x40
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB1ENR, Periphs);
 800167c:	4b05      	ldr	r3, [pc, #20]	@ (8001694 <LL_APB1_GRP1_EnableClock+0x2c>)
 800167e:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8001680:	687b      	ldr	r3, [r7, #4]
 8001682:	4013      	ands	r3, r2
 8001684:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8001686:	68fb      	ldr	r3, [r7, #12]
}
 8001688:	bf00      	nop
 800168a:	3714      	adds	r7, #20
 800168c:	46bd      	mov	sp, r7
 800168e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001692:	4770      	bx	lr
 8001694:	40023800 	.word	0x40023800

08001698 <LL_APB2_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
  */
__STATIC_INLINE void LL_APB2_GRP1_EnableClock(uint32_t Periphs)
{
 8001698:	b480      	push	{r7}
 800169a:	b085      	sub	sp, #20
 800169c:	af00      	add	r7, sp, #0
 800169e:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB2ENR, Periphs);
 80016a0:	4b08      	ldr	r3, [pc, #32]	@ (80016c4 <LL_APB2_GRP1_EnableClock+0x2c>)
 80016a2:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80016a4:	4907      	ldr	r1, [pc, #28]	@ (80016c4 <LL_APB2_GRP1_EnableClock+0x2c>)
 80016a6:	687b      	ldr	r3, [r7, #4]
 80016a8:	4313      	orrs	r3, r2
 80016aa:	644b      	str	r3, [r1, #68]	@ 0x44
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 80016ac:	4b05      	ldr	r3, [pc, #20]	@ (80016c4 <LL_APB2_GRP1_EnableClock+0x2c>)
 80016ae:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80016b0:	687b      	ldr	r3, [r7, #4]
 80016b2:	4013      	ands	r3, r2
 80016b4:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80016b6:	68fb      	ldr	r3, [r7, #12]
}
 80016b8:	bf00      	nop
 80016ba:	3714      	adds	r7, #20
 80016bc:	46bd      	mov	sp, r7
 80016be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016c2:	4770      	bx	lr
 80016c4:	40023800 	.word	0x40023800

080016c8 <LL_FLASH_SetLatency>:
  *         @arg @ref LL_FLASH_LATENCY_14
  *         @arg @ref LL_FLASH_LATENCY_15
  * @retval None
  */
__STATIC_INLINE void LL_FLASH_SetLatency(uint32_t Latency)
{
 80016c8:	b480      	push	{r7}
 80016ca:	b083      	sub	sp, #12
 80016cc:	af00      	add	r7, sp, #0
 80016ce:	6078      	str	r0, [r7, #4]
  MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, Latency);
 80016d0:	4b06      	ldr	r3, [pc, #24]	@ (80016ec <LL_FLASH_SetLatency+0x24>)
 80016d2:	681b      	ldr	r3, [r3, #0]
 80016d4:	f023 0207 	bic.w	r2, r3, #7
 80016d8:	4904      	ldr	r1, [pc, #16]	@ (80016ec <LL_FLASH_SetLatency+0x24>)
 80016da:	687b      	ldr	r3, [r7, #4]
 80016dc:	4313      	orrs	r3, r2
 80016de:	600b      	str	r3, [r1, #0]
}
 80016e0:	bf00      	nop
 80016e2:	370c      	adds	r7, #12
 80016e4:	46bd      	mov	sp, r7
 80016e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016ea:	4770      	bx	lr
 80016ec:	40023c00 	.word	0x40023c00

080016f0 <LL_FLASH_GetLatency>:
  *         @arg @ref LL_FLASH_LATENCY_13
  *         @arg @ref LL_FLASH_LATENCY_14
  *         @arg @ref LL_FLASH_LATENCY_15
  */
__STATIC_INLINE uint32_t LL_FLASH_GetLatency(void)
{
 80016f0:	b480      	push	{r7}
 80016f2:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(FLASH->ACR, FLASH_ACR_LATENCY));
 80016f4:	4b04      	ldr	r3, [pc, #16]	@ (8001708 <LL_FLASH_GetLatency+0x18>)
 80016f6:	681b      	ldr	r3, [r3, #0]
 80016f8:	f003 0307 	and.w	r3, r3, #7
}
 80016fc:	4618      	mov	r0, r3
 80016fe:	46bd      	mov	sp, r7
 8001700:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001704:	4770      	bx	lr
 8001706:	bf00      	nop
 8001708:	40023c00 	.word	0x40023c00

0800170c <LL_PWR_SetRegulVoltageScaling>:
  *         @arg @ref LL_PWR_REGU_VOLTAGE_SCALE3
  *         (*) LL_PWR_REGU_VOLTAGE_SCALE1 is not available for STM32F401xx devices
  * @retval None
  */
__STATIC_INLINE void LL_PWR_SetRegulVoltageScaling(uint32_t VoltageScaling)
{
 800170c:	b480      	push	{r7}
 800170e:	b083      	sub	sp, #12
 8001710:	af00      	add	r7, sp, #0
 8001712:	6078      	str	r0, [r7, #4]
  MODIFY_REG(PWR->CR, PWR_CR_VOS, VoltageScaling);
 8001714:	4b06      	ldr	r3, [pc, #24]	@ (8001730 <LL_PWR_SetRegulVoltageScaling+0x24>)
 8001716:	681b      	ldr	r3, [r3, #0]
 8001718:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 800171c:	4904      	ldr	r1, [pc, #16]	@ (8001730 <LL_PWR_SetRegulVoltageScaling+0x24>)
 800171e:	687b      	ldr	r3, [r7, #4]
 8001720:	4313      	orrs	r3, r2
 8001722:	600b      	str	r3, [r1, #0]
}
 8001724:	bf00      	nop
 8001726:	370c      	adds	r7, #12
 8001728:	46bd      	mov	sp, r7
 800172a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800172e:	4770      	bx	lr
 8001730:	40007000 	.word	0x40007000

08001734 <LL_PWR_IsActiveFlag_VOS>:
  * @brief  Indicate whether the Regulator is ready in the selected voltage range or if its output voltage is still changing to the required voltage level
  * @rmtoll CSR   VOS       LL_PWR_IsActiveFlag_VOS
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_PWR_IsActiveFlag_VOS(void)
{
 8001734:	b480      	push	{r7}
 8001736:	af00      	add	r7, sp, #0
  return (READ_BIT(PWR->CSR, LL_PWR_CSR_VOS) == (LL_PWR_CSR_VOS));
 8001738:	4b07      	ldr	r3, [pc, #28]	@ (8001758 <LL_PWR_IsActiveFlag_VOS+0x24>)
 800173a:	685b      	ldr	r3, [r3, #4]
 800173c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001740:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8001744:	bf0c      	ite	eq
 8001746:	2301      	moveq	r3, #1
 8001748:	2300      	movne	r3, #0
 800174a:	b2db      	uxtb	r3, r3
}
 800174c:	4618      	mov	r0, r3
 800174e:	46bd      	mov	sp, r7
 8001750:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001754:	4770      	bx	lr
 8001756:	bf00      	nop
 8001758:	40007000 	.word	0x40007000

0800175c <LL_SPI_SetStandard>:
  *         @arg @ref LL_SPI_PROTOCOL_MOTOROLA
  *         @arg @ref LL_SPI_PROTOCOL_TI
  * @retval None
  */
__STATIC_INLINE void LL_SPI_SetStandard(SPI_TypeDef *SPIx, uint32_t Standard)
{
 800175c:	b480      	push	{r7}
 800175e:	b083      	sub	sp, #12
 8001760:	af00      	add	r7, sp, #0
 8001762:	6078      	str	r0, [r7, #4]
 8001764:	6039      	str	r1, [r7, #0]
  MODIFY_REG(SPIx->CR2, SPI_CR2_FRF, Standard);
 8001766:	687b      	ldr	r3, [r7, #4]
 8001768:	685b      	ldr	r3, [r3, #4]
 800176a:	f023 0210 	bic.w	r2, r3, #16
 800176e:	683b      	ldr	r3, [r7, #0]
 8001770:	431a      	orrs	r2, r3
 8001772:	687b      	ldr	r3, [r7, #4]
 8001774:	605a      	str	r2, [r3, #4]
}
 8001776:	bf00      	nop
 8001778:	370c      	adds	r7, #12
 800177a:	46bd      	mov	sp, r7
 800177c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001780:	4770      	bx	lr

08001782 <LL_USART_Enable>:
  * @rmtoll CR1          UE            LL_USART_Enable
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_Enable(USART_TypeDef *USARTx)
{
 8001782:	b480      	push	{r7}
 8001784:	b083      	sub	sp, #12
 8001786:	af00      	add	r7, sp, #0
 8001788:	6078      	str	r0, [r7, #4]
  SET_BIT(USARTx->CR1, USART_CR1_UE);
 800178a:	687b      	ldr	r3, [r7, #4]
 800178c:	68db      	ldr	r3, [r3, #12]
 800178e:	f443 5200 	orr.w	r2, r3, #8192	@ 0x2000
 8001792:	687b      	ldr	r3, [r7, #4]
 8001794:	60da      	str	r2, [r3, #12]
}
 8001796:	bf00      	nop
 8001798:	370c      	adds	r7, #12
 800179a:	46bd      	mov	sp, r7
 800179c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017a0:	4770      	bx	lr

080017a2 <LL_USART_ConfigAsyncMode>:
  *         CR3          HDSEL         LL_USART_ConfigAsyncMode
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_ConfigAsyncMode(USART_TypeDef *USARTx)
{
 80017a2:	b480      	push	{r7}
 80017a4:	b083      	sub	sp, #12
 80017a6:	af00      	add	r7, sp, #0
 80017a8:	6078      	str	r0, [r7, #4]
  /* In Asynchronous mode, the following bits must be kept cleared:
  - LINEN, CLKEN bits in the USART_CR2 register,
  - SCEN, IREN and HDSEL bits in the USART_CR3 register.*/
  CLEAR_BIT(USARTx->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80017aa:	687b      	ldr	r3, [r7, #4]
 80017ac:	691b      	ldr	r3, [r3, #16]
 80017ae:	f423 4290 	bic.w	r2, r3, #18432	@ 0x4800
 80017b2:	687b      	ldr	r3, [r7, #4]
 80017b4:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(USARTx->CR3, (USART_CR3_SCEN | USART_CR3_IREN | USART_CR3_HDSEL));
 80017b6:	687b      	ldr	r3, [r7, #4]
 80017b8:	695b      	ldr	r3, [r3, #20]
 80017ba:	f023 022a 	bic.w	r2, r3, #42	@ 0x2a
 80017be:	687b      	ldr	r3, [r7, #4]
 80017c0:	615a      	str	r2, [r3, #20]
}
 80017c2:	bf00      	nop
 80017c4:	370c      	adds	r7, #12
 80017c6:	46bd      	mov	sp, r7
 80017c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017cc:	4770      	bx	lr

080017ce <LL_GPIO_SetOutputPin>:
  *         @arg @ref LL_GPIO_PIN_15
  *         @arg @ref LL_GPIO_PIN_ALL
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetOutputPin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
{
 80017ce:	b480      	push	{r7}
 80017d0:	b083      	sub	sp, #12
 80017d2:	af00      	add	r7, sp, #0
 80017d4:	6078      	str	r0, [r7, #4]
 80017d6:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BSRR, PinMask);
 80017d8:	687b      	ldr	r3, [r7, #4]
 80017da:	683a      	ldr	r2, [r7, #0]
 80017dc:	619a      	str	r2, [r3, #24]
}
 80017de:	bf00      	nop
 80017e0:	370c      	adds	r7, #12
 80017e2:	46bd      	mov	sp, r7
 80017e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017e8:	4770      	bx	lr

080017ea <LL_GPIO_ResetOutputPin>:
  *         @arg @ref LL_GPIO_PIN_15
  *         @arg @ref LL_GPIO_PIN_ALL
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_ResetOutputPin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
{
 80017ea:	b480      	push	{r7}
 80017ec:	b083      	sub	sp, #12
 80017ee:	af00      	add	r7, sp, #0
 80017f0:	6078      	str	r0, [r7, #4]
 80017f2:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BSRR, (PinMask << 16));
 80017f4:	683b      	ldr	r3, [r7, #0]
 80017f6:	041a      	lsls	r2, r3, #16
 80017f8:	687b      	ldr	r3, [r7, #4]
 80017fa:	619a      	str	r2, [r3, #24]
}
 80017fc:	bf00      	nop
 80017fe:	370c      	adds	r7, #12
 8001800:	46bd      	mov	sp, r7
 8001802:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001806:	4770      	bx	lr

08001808 <LL_GPIO_TogglePin>:
  *         @arg @ref LL_GPIO_PIN_15
  *         @arg @ref LL_GPIO_PIN_ALL
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
{
 8001808:	b480      	push	{r7}
 800180a:	b085      	sub	sp, #20
 800180c:	af00      	add	r7, sp, #0
 800180e:	6078      	str	r0, [r7, #4]
 8001810:	6039      	str	r1, [r7, #0]
  uint32_t odr = READ_REG(GPIOx->ODR);
 8001812:	687b      	ldr	r3, [r7, #4]
 8001814:	695b      	ldr	r3, [r3, #20]
 8001816:	60fb      	str	r3, [r7, #12]
  WRITE_REG(GPIOx->BSRR, ((odr & PinMask) << 16u) | (~odr & PinMask));
 8001818:	68fa      	ldr	r2, [r7, #12]
 800181a:	683b      	ldr	r3, [r7, #0]
 800181c:	4013      	ands	r3, r2
 800181e:	041a      	lsls	r2, r3, #16
 8001820:	68fb      	ldr	r3, [r7, #12]
 8001822:	43d9      	mvns	r1, r3
 8001824:	683b      	ldr	r3, [r7, #0]
 8001826:	400b      	ands	r3, r1
 8001828:	431a      	orrs	r2, r3
 800182a:	687b      	ldr	r3, [r7, #4]
 800182c:	619a      	str	r2, [r3, #24]
}
 800182e:	bf00      	nop
 8001830:	3714      	adds	r7, #20
 8001832:	46bd      	mov	sp, r7
 8001834:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001838:	4770      	bx	lr
	...

0800183c <Status_Led>:
        .bActive = true                      // Kch hot
    }
};

void Status_Led(void*)
{
 800183c:	b580      	push	{r7, lr}
 800183e:	b082      	sub	sp, #8
 8001840:	af00      	add	r7, sp, #0
 8001842:	6078      	str	r0, [r7, #4]
	LL_GPIO_TogglePin(GPIOE, LL_GPIO_PIN_11);
 8001844:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8001848:	4803      	ldr	r0, [pc, #12]	@ (8001858 <Status_Led+0x1c>)
 800184a:	f7ff ffdd 	bl	8001808 <LL_GPIO_TogglePin>
}
 800184e:	bf00      	nop
 8001850:	3708      	adds	r7, #8
 8001852:	46bd      	mov	sp, r7
 8001854:	bd80      	pop	{r7, pc}
 8001856:	bf00      	nop
 8001858:	40021000 	.word	0x40021000

0800185c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800185c:	b580      	push	{r7, lr}
 800185e:	b082      	sub	sp, #8
 8001860:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_SYSCFG);
 8001862:	f44f 4080 	mov.w	r0, #16384	@ 0x4000
 8001866:	f7ff ff17 	bl	8001698 <LL_APB2_GRP1_EnableClock>
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_PWR);
 800186a:	f04f 5080 	mov.w	r0, #268435456	@ 0x10000000
 800186e:	f7ff fefb 	bl	8001668 <LL_APB1_GRP1_EnableClock>

  /* System interrupt init*/
  NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001872:	2003      	movs	r0, #3
 8001874:	f7ff fb76 	bl	8000f64 <__NVIC_SetPriorityGrouping>

  /* SysTick_IRQn interrupt configuration */
  NVIC_SetPriority(SysTick_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),15, 0));
 8001878:	f7ff fb98 	bl	8000fac <__NVIC_GetPriorityGrouping>
 800187c:	4603      	mov	r3, r0
 800187e:	2200      	movs	r2, #0
 8001880:	210f      	movs	r1, #15
 8001882:	4618      	mov	r0, r3
 8001884:	f7ff fbe8 	bl	8001058 <NVIC_EncodePriority>
 8001888:	4603      	mov	r3, r0
 800188a:	4619      	mov	r1, r3
 800188c:	f04f 30ff 	mov.w	r0, #4294967295
 8001890:	f7ff fbb8 	bl	8001004 <__NVIC_SetPriority>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001894:	f000 f84a 	bl	800192c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001898:	f000 fa14 	bl	8001cc4 <MX_GPIO_Init>
  MX_DMA_Init();
 800189c:	f000 f9fa 	bl	8001c94 <MX_DMA_Init>
  MX_SPI1_Init();
 80018a0:	f000 f946 	bl	8001b30 <MX_SPI1_Init>
  MX_USART6_UART_Init();
 80018a4:	f000 f996 	bl	8001bd4 <MX_USART6_UART_Init>
  MX_ADC1_Init();
 80018a8:	f000 f88a 	bl	80019c0 <MX_ADC1_Init>
  /* USER CODE BEGIN 2 */

  MCP4902_Device_Init(&DAC_device, SPI1, MCP4902_CS_GPIO_Port, MCP4902_CS_Pin, MCP4902_LATCH_GPIO_Port, MCP4902_LATCH_Pin);
 80018ac:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80018b0:	9301      	str	r3, [sp, #4]
 80018b2:	4b16      	ldr	r3, [pc, #88]	@ (800190c <main+0xb0>)
 80018b4:	9300      	str	r3, [sp, #0]
 80018b6:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80018ba:	4a14      	ldr	r2, [pc, #80]	@ (800190c <main+0xb0>)
 80018bc:	4914      	ldr	r1, [pc, #80]	@ (8001910 <main+0xb4>)
 80018be:	4815      	ldr	r0, [pc, #84]	@ (8001914 <main+0xb8>)
 80018c0:	f002 fb04 	bl	8003ecc <MCP4902_Device_Init>

  ADG1414_Chain_Init(&laser_int, SPI1, ADG1414_INT_CS_GPIO_Port, ADG1414_INT_CS_Pin, INTERNAL_CHAIN_SWITCH_NUM);
 80018c4:	2306      	movs	r3, #6
 80018c6:	9300      	str	r3, [sp, #0]
 80018c8:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 80018cc:	4a0f      	ldr	r2, [pc, #60]	@ (800190c <main+0xb0>)
 80018ce:	4910      	ldr	r1, [pc, #64]	@ (8001910 <main+0xb4>)
 80018d0:	4811      	ldr	r0, [pc, #68]	@ (8001918 <main+0xbc>)
 80018d2:	f001 fcac 	bl	800322e <ADG1414_Chain_Init>
  ADG1414_Chain_Init(&laser_ext, SPI1, ADG1414_EXT_CS_GPIO_Port, ADG1414_EXT_CS_Pin, EXTERNAL_CHAIN_SWITCH_NUM);
 80018d6:	2301      	movs	r3, #1
 80018d8:	9300      	str	r3, [sp, #0]
 80018da:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80018de:	4a0b      	ldr	r2, [pc, #44]	@ (800190c <main+0xb0>)
 80018e0:	490b      	ldr	r1, [pc, #44]	@ (8001910 <main+0xb4>)
 80018e2:	480e      	ldr	r0, [pc, #56]	@ (800191c <main+0xc0>)
 80018e4:	f001 fca3 	bl	800322e <ADG1414_Chain_Init>

  ADC_DMA_Init(&laser_adc, ADC1, DMA2, LL_DMA_STREAM_0, 2);
 80018e8:	2302      	movs	r3, #2
 80018ea:	9300      	str	r3, [sp, #0]
 80018ec:	2300      	movs	r3, #0
 80018ee:	4a0c      	ldr	r2, [pc, #48]	@ (8001920 <main+0xc4>)
 80018f0:	490c      	ldr	r1, [pc, #48]	@ (8001924 <main+0xc8>)
 80018f2:	480d      	ldr	r0, [pc, #52]	@ (8001928 <main+0xcc>)
 80018f4:	f001 fb8c 	bl	8003010 <ADC_DMA_Init>

  SchedulerInit(1000);
 80018f8:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80018fc:	f003 f822 	bl	8004944 <SchedulerInit>
  command_init();
 8001900:	f001 fdde 	bl	80034c0 <command_init>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  SchedulerRun();
 8001904:	f003 f840 	bl	8004988 <SchedulerRun>
 8001908:	e7fc      	b.n	8001904 <main+0xa8>
 800190a:	bf00      	nop
 800190c:	40021000 	.word	0x40021000
 8001910:	40013000 	.word	0x40013000
 8001914:	20000260 	.word	0x20000260
 8001918:	20000278 	.word	0x20000278
 800191c:	20000298 	.word	0x20000298
 8001920:	40026400 	.word	0x40026400
 8001924:	40012000 	.word	0x40012000
 8001928:	200002b8 	.word	0x200002b8

0800192c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800192c:	b580      	push	{r7, lr}
 800192e:	af00      	add	r7, sp, #0
  LL_FLASH_SetLatency(LL_FLASH_LATENCY_5);
 8001930:	2005      	movs	r0, #5
 8001932:	f7ff fec9 	bl	80016c8 <LL_FLASH_SetLatency>
  while(LL_FLASH_GetLatency()!= LL_FLASH_LATENCY_5)
 8001936:	bf00      	nop
 8001938:	f7ff feda 	bl	80016f0 <LL_FLASH_GetLatency>
 800193c:	4603      	mov	r3, r0
 800193e:	2b05      	cmp	r3, #5
 8001940:	d1fa      	bne.n	8001938 <SystemClock_Config+0xc>
  {
  }
  LL_PWR_SetRegulVoltageScaling(LL_PWR_REGU_VOLTAGE_SCALE1);
 8001942:	f44f 4080 	mov.w	r0, #16384	@ 0x4000
 8001946:	f7ff fee1 	bl	800170c <LL_PWR_SetRegulVoltageScaling>
  LL_RCC_HSE_Enable();
 800194a:	f7ff fda9 	bl	80014a0 <LL_RCC_HSE_Enable>

   /* Wait till HSE is ready */
  while(LL_RCC_HSE_IsReady() != 1)
 800194e:	bf00      	nop
 8001950:	f7ff fdb6 	bl	80014c0 <LL_RCC_HSE_IsReady>
 8001954:	4603      	mov	r3, r0
 8001956:	2b01      	cmp	r3, #1
 8001958:	d1fa      	bne.n	8001950 <SystemClock_Config+0x24>
  {

  }
  LL_RCC_PLL_ConfigDomain_SYS(LL_RCC_PLLSOURCE_HSE, LL_RCC_PLLM_DIV_4, 168, LL_RCC_PLLP_DIV_2);
 800195a:	2300      	movs	r3, #0
 800195c:	22a8      	movs	r2, #168	@ 0xa8
 800195e:	2104      	movs	r1, #4
 8001960:	f44f 0080 	mov.w	r0, #4194304	@ 0x400000
 8001964:	f7ff fe42 	bl	80015ec <LL_RCC_PLL_ConfigDomain_SYS>
  LL_RCC_PLL_Enable();
 8001968:	f7ff fe1c 	bl	80015a4 <LL_RCC_PLL_Enable>

   /* Wait till PLL is ready */
  while(LL_RCC_PLL_IsReady() != 1)
 800196c:	bf00      	nop
 800196e:	f7ff fe29 	bl	80015c4 <LL_RCC_PLL_IsReady>
 8001972:	4603      	mov	r3, r0
 8001974:	2b01      	cmp	r3, #1
 8001976:	d1fa      	bne.n	800196e <SystemClock_Config+0x42>
  {

  }
  while (LL_PWR_IsActiveFlag_VOS() == 0)
 8001978:	bf00      	nop
 800197a:	f7ff fedb 	bl	8001734 <LL_PWR_IsActiveFlag_VOS>
 800197e:	4603      	mov	r3, r0
 8001980:	2b00      	cmp	r3, #0
 8001982:	d0fa      	beq.n	800197a <SystemClock_Config+0x4e>
  {
  }
  LL_RCC_SetAHBPrescaler(LL_RCC_SYSCLK_DIV_1);
 8001984:	2000      	movs	r0, #0
 8001986:	f7ff fdd1 	bl	800152c <LL_RCC_SetAHBPrescaler>
  LL_RCC_SetAPB1Prescaler(LL_RCC_APB1_DIV_4);
 800198a:	f44f 50a0 	mov.w	r0, #5120	@ 0x1400
 800198e:	f7ff fde1 	bl	8001554 <LL_RCC_SetAPB1Prescaler>
  LL_RCC_SetAPB2Prescaler(LL_RCC_APB2_DIV_2);
 8001992:	f44f 4000 	mov.w	r0, #32768	@ 0x8000
 8001996:	f7ff fdf1 	bl	800157c <LL_RCC_SetAPB2Prescaler>
  LL_RCC_SetSysClkSource(LL_RCC_SYS_CLKSOURCE_PLL);
 800199a:	2002      	movs	r0, #2
 800199c:	f7ff fda4 	bl	80014e8 <LL_RCC_SetSysClkSource>

   /* Wait till System clock is ready */
  while(LL_RCC_GetSysClkSource() != LL_RCC_SYS_CLKSOURCE_STATUS_PLL)
 80019a0:	bf00      	nop
 80019a2:	f7ff fdb5 	bl	8001510 <LL_RCC_GetSysClkSource>
 80019a6:	4603      	mov	r3, r0
 80019a8:	2b08      	cmp	r3, #8
 80019aa:	d1fa      	bne.n	80019a2 <SystemClock_Config+0x76>
  {

  }
  LL_Init1msTick(168000000);
 80019ac:	4803      	ldr	r0, [pc, #12]	@ (80019bc <SystemClock_Config+0x90>)
 80019ae:	f001 fa69 	bl	8002e84 <LL_Init1msTick>
  LL_SetSystemCoreClock(168000000);
 80019b2:	4802      	ldr	r0, [pc, #8]	@ (80019bc <SystemClock_Config+0x90>)
 80019b4:	f001 fa74 	bl	8002ea0 <LL_SetSystemCoreClock>
}
 80019b8:	bf00      	nop
 80019ba:	bd80      	pop	{r7, pc}
 80019bc:	0a037a00 	.word	0x0a037a00

080019c0 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 80019c0:	b580      	push	{r7, lr}
 80019c2:	b092      	sub	sp, #72	@ 0x48
 80019c4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  LL_ADC_InitTypeDef ADC_InitStruct = {0};
 80019c6:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 80019ca:	2200      	movs	r2, #0
 80019cc:	601a      	str	r2, [r3, #0]
 80019ce:	605a      	str	r2, [r3, #4]
 80019d0:	609a      	str	r2, [r3, #8]
  LL_ADC_REG_InitTypeDef ADC_REG_InitStruct = {0};
 80019d2:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80019d6:	2200      	movs	r2, #0
 80019d8:	601a      	str	r2, [r3, #0]
 80019da:	605a      	str	r2, [r3, #4]
 80019dc:	609a      	str	r2, [r3, #8]
 80019de:	60da      	str	r2, [r3, #12]
 80019e0:	611a      	str	r2, [r3, #16]
  LL_ADC_CommonInitTypeDef ADC_CommonInitStruct = {0};
 80019e2:	f107 0318 	add.w	r3, r7, #24
 80019e6:	2200      	movs	r2, #0
 80019e8:	601a      	str	r2, [r3, #0]
 80019ea:	605a      	str	r2, [r3, #4]
 80019ec:	609a      	str	r2, [r3, #8]
 80019ee:	60da      	str	r2, [r3, #12]

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 80019f0:	463b      	mov	r3, r7
 80019f2:	2200      	movs	r2, #0
 80019f4:	601a      	str	r2, [r3, #0]
 80019f6:	605a      	str	r2, [r3, #4]
 80019f8:	609a      	str	r2, [r3, #8]
 80019fa:	60da      	str	r2, [r3, #12]
 80019fc:	611a      	str	r2, [r3, #16]
 80019fe:	615a      	str	r2, [r3, #20]

  /* Peripheral clock enable */
  LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_ADC1);
 8001a00:	f44f 7080 	mov.w	r0, #256	@ 0x100
 8001a04:	f7ff fe48 	bl	8001698 <LL_APB2_GRP1_EnableClock>

  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOA);
 8001a08:	2001      	movs	r0, #1
 8001a0a:	f7ff fe15 	bl	8001638 <LL_AHB1_GRP1_EnableClock>
  /**ADC1 GPIO Configuration
  PA2   ------> ADC1_IN2
  PA3   ------> ADC1_IN3
  */
  GPIO_InitStruct.Pin = ADC_INT_Pin|ADC_EXT_Pin;
 8001a0e:	230c      	movs	r3, #12
 8001a10:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ANALOG;
 8001a12:	2303      	movs	r3, #3
 8001a14:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8001a16:	2300      	movs	r3, #0
 8001a18:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001a1a:	463b      	mov	r3, r7
 8001a1c:	4619      	mov	r1, r3
 8001a1e:	483e      	ldr	r0, [pc, #248]	@ (8001b18 <MX_ADC1_Init+0x158>)
 8001a20:	f000 fcfd 	bl	800241e <LL_GPIO_Init>

  /* ADC1 DMA Init */

  /* ADC1 Init */
  LL_DMA_SetChannelSelection(DMA2, LL_DMA_STREAM_0, LL_DMA_CHANNEL_0);
 8001a24:	2200      	movs	r2, #0
 8001a26:	2100      	movs	r1, #0
 8001a28:	483c      	ldr	r0, [pc, #240]	@ (8001b1c <MX_ADC1_Init+0x15c>)
 8001a2a:	f7ff fcf5 	bl	8001418 <LL_DMA_SetChannelSelection>

  LL_DMA_SetDataTransferDirection(DMA2, LL_DMA_STREAM_0, LL_DMA_DIRECTION_PERIPH_TO_MEMORY);
 8001a2e:	2200      	movs	r2, #0
 8001a30:	2100      	movs	r1, #0
 8001a32:	483a      	ldr	r0, [pc, #232]	@ (8001b1c <MX_ADC1_Init+0x15c>)
 8001a34:	f7ff fbf4 	bl	8001220 <LL_DMA_SetDataTransferDirection>

  LL_DMA_SetStreamPriorityLevel(DMA2, LL_DMA_STREAM_0, LL_DMA_PRIORITY_LOW);
 8001a38:	2200      	movs	r2, #0
 8001a3a:	2100      	movs	r1, #0
 8001a3c:	4837      	ldr	r0, [pc, #220]	@ (8001b1c <MX_ADC1_Init+0x15c>)
 8001a3e:	f7ff fcc7 	bl	80013d0 <LL_DMA_SetStreamPriorityLevel>

  LL_DMA_SetMode(DMA2, LL_DMA_STREAM_0, LL_DMA_MODE_CIRCULAR);
 8001a42:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8001a46:	2100      	movs	r1, #0
 8001a48:	4834      	ldr	r0, [pc, #208]	@ (8001b1c <MX_ADC1_Init+0x15c>)
 8001a4a:	f7ff fc0d 	bl	8001268 <LL_DMA_SetMode>

  LL_DMA_SetPeriphIncMode(DMA2, LL_DMA_STREAM_0, LL_DMA_PERIPH_NOINCREMENT);
 8001a4e:	2200      	movs	r2, #0
 8001a50:	2100      	movs	r1, #0
 8001a52:	4832      	ldr	r0, [pc, #200]	@ (8001b1c <MX_ADC1_Init+0x15c>)
 8001a54:	f7ff fc2c 	bl	80012b0 <LL_DMA_SetPeriphIncMode>

  LL_DMA_SetMemoryIncMode(DMA2, LL_DMA_STREAM_0, LL_DMA_MEMORY_INCREMENT);
 8001a58:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001a5c:	2100      	movs	r1, #0
 8001a5e:	482f      	ldr	r0, [pc, #188]	@ (8001b1c <MX_ADC1_Init+0x15c>)
 8001a60:	f7ff fc4a 	bl	80012f8 <LL_DMA_SetMemoryIncMode>

  LL_DMA_SetPeriphSize(DMA2, LL_DMA_STREAM_0, LL_DMA_PDATAALIGN_HALFWORD);
 8001a64:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8001a68:	2100      	movs	r1, #0
 8001a6a:	482c      	ldr	r0, [pc, #176]	@ (8001b1c <MX_ADC1_Init+0x15c>)
 8001a6c:	f7ff fc68 	bl	8001340 <LL_DMA_SetPeriphSize>

  LL_DMA_SetMemorySize(DMA2, LL_DMA_STREAM_0, LL_DMA_MDATAALIGN_HALFWORD);
 8001a70:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001a74:	2100      	movs	r1, #0
 8001a76:	4829      	ldr	r0, [pc, #164]	@ (8001b1c <MX_ADC1_Init+0x15c>)
 8001a78:	f7ff fc86 	bl	8001388 <LL_DMA_SetMemorySize>

  LL_DMA_DisableFifoMode(DMA2, LL_DMA_STREAM_0);
 8001a7c:	2100      	movs	r1, #0
 8001a7e:	4827      	ldr	r0, [pc, #156]	@ (8001b1c <MX_ADC1_Init+0x15c>)
 8001a80:	f7ff fcee 	bl	8001460 <LL_DMA_DisableFifoMode>

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  ADC_InitStruct.Resolution = LL_ADC_RESOLUTION_12B;
 8001a84:	2300      	movs	r3, #0
 8001a86:	63fb      	str	r3, [r7, #60]	@ 0x3c
  ADC_InitStruct.DataAlignment = LL_ADC_DATA_ALIGN_RIGHT;
 8001a88:	2300      	movs	r3, #0
 8001a8a:	643b      	str	r3, [r7, #64]	@ 0x40
  ADC_InitStruct.SequencersScanMode = LL_ADC_SEQ_SCAN_ENABLE;
 8001a8c:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001a90:	647b      	str	r3, [r7, #68]	@ 0x44
  LL_ADC_Init(ADC1, &ADC_InitStruct);
 8001a92:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 8001a96:	4619      	mov	r1, r3
 8001a98:	4821      	ldr	r0, [pc, #132]	@ (8001b20 <MX_ADC1_Init+0x160>)
 8001a9a:	f000 fb07 	bl	80020ac <LL_ADC_Init>
  ADC_REG_InitStruct.TriggerSource = LL_ADC_REG_TRIG_SOFTWARE;
 8001a9e:	2300      	movs	r3, #0
 8001aa0:	62bb      	str	r3, [r7, #40]	@ 0x28
  ADC_REG_InitStruct.SequencerLength = LL_ADC_REG_SEQ_SCAN_ENABLE_2RANKS;
 8001aa2:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8001aa6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  ADC_REG_InitStruct.SequencerDiscont = LL_ADC_REG_SEQ_DISCONT_DISABLE;
 8001aa8:	2300      	movs	r3, #0
 8001aaa:	633b      	str	r3, [r7, #48]	@ 0x30
  ADC_REG_InitStruct.ContinuousMode = LL_ADC_REG_CONV_CONTINUOUS;
 8001aac:	2302      	movs	r3, #2
 8001aae:	637b      	str	r3, [r7, #52]	@ 0x34
  ADC_REG_InitStruct.DMATransfer = LL_ADC_REG_DMA_TRANSFER_UNLIMITED;
 8001ab0:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8001ab4:	63bb      	str	r3, [r7, #56]	@ 0x38
  LL_ADC_REG_Init(ADC1, &ADC_REG_InitStruct);
 8001ab6:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001aba:	4619      	mov	r1, r3
 8001abc:	4818      	ldr	r0, [pc, #96]	@ (8001b20 <MX_ADC1_Init+0x160>)
 8001abe:	f000 fb21 	bl	8002104 <LL_ADC_REG_Init>
  LL_ADC_REG_SetFlagEndOfConversion(ADC1, LL_ADC_REG_FLAG_EOC_UNITARY_CONV);
 8001ac2:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8001ac6:	4816      	ldr	r0, [pc, #88]	@ (8001b20 <MX_ADC1_Init+0x160>)
 8001ac8:	f7ff fb36 	bl	8001138 <LL_ADC_REG_SetFlagEndOfConversion>
  ADC_CommonInitStruct.CommonClock = LL_ADC_CLOCK_SYNC_PCLK_DIV4;
 8001acc:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8001ad0:	61bb      	str	r3, [r7, #24]
  ADC_CommonInitStruct.Multimode = LL_ADC_MULTI_INDEPENDENT;
 8001ad2:	2300      	movs	r3, #0
 8001ad4:	61fb      	str	r3, [r7, #28]
  LL_ADC_CommonInit(__LL_ADC_COMMON_INSTANCE(ADC1), &ADC_CommonInitStruct);
 8001ad6:	f107 0318 	add.w	r3, r7, #24
 8001ada:	4619      	mov	r1, r3
 8001adc:	4811      	ldr	r0, [pc, #68]	@ (8001b24 <MX_ADC1_Init+0x164>)
 8001ade:	f000 fa9d 	bl	800201c <LL_ADC_CommonInit>

  /** Configure Regular Channel
  */
  LL_ADC_REG_SetSequencerRanks(ADC1, LL_ADC_REG_RANK_1, LL_ADC_CHANNEL_2);
 8001ae2:	4a11      	ldr	r2, [pc, #68]	@ (8001b28 <MX_ADC1_Init+0x168>)
 8001ae4:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001ae8:	480d      	ldr	r0, [pc, #52]	@ (8001b20 <MX_ADC1_Init+0x160>)
 8001aea:	f7ff fae8 	bl	80010be <LL_ADC_REG_SetSequencerRanks>
  LL_ADC_SetChannelSamplingTime(ADC1, LL_ADC_CHANNEL_2, LL_ADC_SAMPLINGTIME_15CYCLES);
 8001aee:	2201      	movs	r2, #1
 8001af0:	490d      	ldr	r1, [pc, #52]	@ (8001b28 <MX_ADC1_Init+0x168>)
 8001af2:	480b      	ldr	r0, [pc, #44]	@ (8001b20 <MX_ADC1_Init+0x160>)
 8001af4:	f7ff fb33 	bl	800115e <LL_ADC_SetChannelSamplingTime>

  /** Configure Regular Channel
  */
  LL_ADC_REG_SetSequencerRanks(ADC1, LL_ADC_REG_RANK_2, LL_ADC_CHANNEL_3);
 8001af8:	4a0c      	ldr	r2, [pc, #48]	@ (8001b2c <MX_ADC1_Init+0x16c>)
 8001afa:	f240 2105 	movw	r1, #517	@ 0x205
 8001afe:	4808      	ldr	r0, [pc, #32]	@ (8001b20 <MX_ADC1_Init+0x160>)
 8001b00:	f7ff fadd 	bl	80010be <LL_ADC_REG_SetSequencerRanks>
  LL_ADC_SetChannelSamplingTime(ADC1, LL_ADC_CHANNEL_3, LL_ADC_SAMPLINGTIME_15CYCLES);
 8001b04:	2201      	movs	r2, #1
 8001b06:	4909      	ldr	r1, [pc, #36]	@ (8001b2c <MX_ADC1_Init+0x16c>)
 8001b08:	4805      	ldr	r0, [pc, #20]	@ (8001b20 <MX_ADC1_Init+0x160>)
 8001b0a:	f7ff fb28 	bl	800115e <LL_ADC_SetChannelSamplingTime>
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8001b0e:	bf00      	nop
 8001b10:	3748      	adds	r7, #72	@ 0x48
 8001b12:	46bd      	mov	sp, r7
 8001b14:	bd80      	pop	{r7, pc}
 8001b16:	bf00      	nop
 8001b18:	40020000 	.word	0x40020000
 8001b1c:	40026400 	.word	0x40026400
 8001b20:	40012000 	.word	0x40012000
 8001b24:	40012300 	.word	0x40012300
 8001b28:	02600002 	.word	0x02600002
 8001b2c:	02900003 	.word	0x02900003

08001b30 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8001b30:	b580      	push	{r7, lr}
 8001b32:	b090      	sub	sp, #64	@ 0x40
 8001b34:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 0 */

  /* USER CODE END SPI1_Init 0 */

  LL_SPI_InitTypeDef SPI_InitStruct = {0};
 8001b36:	f107 0318 	add.w	r3, r7, #24
 8001b3a:	2228      	movs	r2, #40	@ 0x28
 8001b3c:	2100      	movs	r1, #0
 8001b3e:	4618      	mov	r0, r3
 8001b40:	f003 ff1b 	bl	800597a <memset>

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001b44:	463b      	mov	r3, r7
 8001b46:	2200      	movs	r2, #0
 8001b48:	601a      	str	r2, [r3, #0]
 8001b4a:	605a      	str	r2, [r3, #4]
 8001b4c:	609a      	str	r2, [r3, #8]
 8001b4e:	60da      	str	r2, [r3, #12]
 8001b50:	611a      	str	r2, [r3, #16]
 8001b52:	615a      	str	r2, [r3, #20]

  /* Peripheral clock enable */
  LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_SPI1);
 8001b54:	f44f 5080 	mov.w	r0, #4096	@ 0x1000
 8001b58:	f7ff fd9e 	bl	8001698 <LL_APB2_GRP1_EnableClock>

  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOA);
 8001b5c:	2001      	movs	r0, #1
 8001b5e:	f7ff fd6b 	bl	8001638 <LL_AHB1_GRP1_EnableClock>
  /**SPI1 GPIO Configuration
  PA5   ------> SPI1_SCK
  PA6   ------> SPI1_MISO
  PA7   ------> SPI1_MOSI
  */
  GPIO_InitStruct.Pin = LL_GPIO_PIN_5|LL_GPIO_PIN_6|LL_GPIO_PIN_7;
 8001b62:	23e0      	movs	r3, #224	@ 0xe0
 8001b64:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8001b66:	2302      	movs	r3, #2
 8001b68:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 8001b6a:	2303      	movs	r3, #3
 8001b6c:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8001b6e:	2300      	movs	r3, #0
 8001b70:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8001b72:	2300      	movs	r3, #0
 8001b74:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_5;
 8001b76:	2305      	movs	r3, #5
 8001b78:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001b7a:	463b      	mov	r3, r7
 8001b7c:	4619      	mov	r1, r3
 8001b7e:	4813      	ldr	r0, [pc, #76]	@ (8001bcc <MX_SPI1_Init+0x9c>)
 8001b80:	f000 fc4d 	bl	800241e <LL_GPIO_Init>

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  SPI_InitStruct.TransferDirection = LL_SPI_FULL_DUPLEX;
 8001b84:	2300      	movs	r3, #0
 8001b86:	61bb      	str	r3, [r7, #24]
  SPI_InitStruct.Mode = LL_SPI_MODE_MASTER;
 8001b88:	f44f 7382 	mov.w	r3, #260	@ 0x104
 8001b8c:	61fb      	str	r3, [r7, #28]
  SPI_InitStruct.DataWidth = LL_SPI_DATAWIDTH_8BIT;
 8001b8e:	2300      	movs	r3, #0
 8001b90:	623b      	str	r3, [r7, #32]
  SPI_InitStruct.ClockPolarity = LL_SPI_POLARITY_LOW;
 8001b92:	2300      	movs	r3, #0
 8001b94:	627b      	str	r3, [r7, #36]	@ 0x24
  SPI_InitStruct.ClockPhase = LL_SPI_PHASE_2EDGE;
 8001b96:	2301      	movs	r3, #1
 8001b98:	62bb      	str	r3, [r7, #40]	@ 0x28
  SPI_InitStruct.NSS = LL_SPI_NSS_SOFT;
 8001b9a:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8001b9e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  SPI_InitStruct.BaudRate = LL_SPI_BAUDRATEPRESCALER_DIV16;
 8001ba0:	2318      	movs	r3, #24
 8001ba2:	633b      	str	r3, [r7, #48]	@ 0x30
  SPI_InitStruct.BitOrder = LL_SPI_MSB_FIRST;
 8001ba4:	2300      	movs	r3, #0
 8001ba6:	637b      	str	r3, [r7, #52]	@ 0x34
  SPI_InitStruct.CRCCalculation = LL_SPI_CRCCALCULATION_DISABLE;
 8001ba8:	2300      	movs	r3, #0
 8001baa:	63bb      	str	r3, [r7, #56]	@ 0x38
  SPI_InitStruct.CRCPoly = 10;
 8001bac:	230a      	movs	r3, #10
 8001bae:	63fb      	str	r3, [r7, #60]	@ 0x3c
  LL_SPI_Init(SPI1, &SPI_InitStruct);
 8001bb0:	f107 0318 	add.w	r3, r7, #24
 8001bb4:	4619      	mov	r1, r3
 8001bb6:	4806      	ldr	r0, [pc, #24]	@ (8001bd0 <MX_SPI1_Init+0xa0>)
 8001bb8:	f000 fe0f 	bl	80027da <LL_SPI_Init>
  LL_SPI_SetStandard(SPI1, LL_SPI_PROTOCOL_MOTOROLA);
 8001bbc:	2100      	movs	r1, #0
 8001bbe:	4804      	ldr	r0, [pc, #16]	@ (8001bd0 <MX_SPI1_Init+0xa0>)
 8001bc0:	f7ff fdcc 	bl	800175c <LL_SPI_SetStandard>
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8001bc4:	bf00      	nop
 8001bc6:	3740      	adds	r7, #64	@ 0x40
 8001bc8:	46bd      	mov	sp, r7
 8001bca:	bd80      	pop	{r7, pc}
 8001bcc:	40020000 	.word	0x40020000
 8001bd0:	40013000 	.word	0x40013000

08001bd4 <MX_USART6_UART_Init>:
  * @brief USART6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART6_UART_Init(void)
{
 8001bd4:	b580      	push	{r7, lr}
 8001bd6:	b08e      	sub	sp, #56	@ 0x38
 8001bd8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN USART6_Init 0 */

  /* USER CODE END USART6_Init 0 */

  LL_USART_InitTypeDef USART_InitStruct = {0};
 8001bda:	f107 031c 	add.w	r3, r7, #28
 8001bde:	2200      	movs	r2, #0
 8001be0:	601a      	str	r2, [r3, #0]
 8001be2:	605a      	str	r2, [r3, #4]
 8001be4:	609a      	str	r2, [r3, #8]
 8001be6:	60da      	str	r2, [r3, #12]
 8001be8:	611a      	str	r2, [r3, #16]
 8001bea:	615a      	str	r2, [r3, #20]
 8001bec:	619a      	str	r2, [r3, #24]

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001bee:	1d3b      	adds	r3, r7, #4
 8001bf0:	2200      	movs	r2, #0
 8001bf2:	601a      	str	r2, [r3, #0]
 8001bf4:	605a      	str	r2, [r3, #4]
 8001bf6:	609a      	str	r2, [r3, #8]
 8001bf8:	60da      	str	r2, [r3, #12]
 8001bfa:	611a      	str	r2, [r3, #16]
 8001bfc:	615a      	str	r2, [r3, #20]

  /* Peripheral clock enable */
  LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_USART6);
 8001bfe:	2020      	movs	r0, #32
 8001c00:	f7ff fd4a 	bl	8001698 <LL_APB2_GRP1_EnableClock>

  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOC);
 8001c04:	2004      	movs	r0, #4
 8001c06:	f7ff fd17 	bl	8001638 <LL_AHB1_GRP1_EnableClock>
  /**USART6 GPIO Configuration
  PC6   ------> USART6_TX
  PC7   ------> USART6_RX
  */
  GPIO_InitStruct.Pin = LL_GPIO_PIN_6|LL_GPIO_PIN_7;
 8001c0a:	23c0      	movs	r3, #192	@ 0xc0
 8001c0c:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8001c0e:	2302      	movs	r3, #2
 8001c10:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 8001c12:	2303      	movs	r3, #3
 8001c14:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8001c16:	2300      	movs	r3, #0
 8001c18:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8001c1a:	2300      	movs	r3, #0
 8001c1c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_8;
 8001c1e:	2308      	movs	r3, #8
 8001c20:	61bb      	str	r3, [r7, #24]
  LL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001c22:	1d3b      	adds	r3, r7, #4
 8001c24:	4619      	mov	r1, r3
 8001c26:	4819      	ldr	r0, [pc, #100]	@ (8001c8c <MX_USART6_UART_Init+0xb8>)
 8001c28:	f000 fbf9 	bl	800241e <LL_GPIO_Init>

  /* USART6 interrupt Init */
  NVIC_SetPriority(USART6_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),0, 0));
 8001c2c:	f7ff f9be 	bl	8000fac <__NVIC_GetPriorityGrouping>
 8001c30:	4603      	mov	r3, r0
 8001c32:	2200      	movs	r2, #0
 8001c34:	2100      	movs	r1, #0
 8001c36:	4618      	mov	r0, r3
 8001c38:	f7ff fa0e 	bl	8001058 <NVIC_EncodePriority>
 8001c3c:	4603      	mov	r3, r0
 8001c3e:	4619      	mov	r1, r3
 8001c40:	2047      	movs	r0, #71	@ 0x47
 8001c42:	f7ff f9df 	bl	8001004 <__NVIC_SetPriority>
  NVIC_EnableIRQ(USART6_IRQn);
 8001c46:	2047      	movs	r0, #71	@ 0x47
 8001c48:	f7ff f9be 	bl	8000fc8 <__NVIC_EnableIRQ>

  /* USER CODE BEGIN USART6_Init 1 */

  /* USER CODE END USART6_Init 1 */
  USART_InitStruct.BaudRate = 115200;
 8001c4c:	f44f 33e1 	mov.w	r3, #115200	@ 0x1c200
 8001c50:	61fb      	str	r3, [r7, #28]
  USART_InitStruct.DataWidth = LL_USART_DATAWIDTH_8B;
 8001c52:	2300      	movs	r3, #0
 8001c54:	623b      	str	r3, [r7, #32]
  USART_InitStruct.StopBits = LL_USART_STOPBITS_1;
 8001c56:	2300      	movs	r3, #0
 8001c58:	627b      	str	r3, [r7, #36]	@ 0x24
  USART_InitStruct.Parity = LL_USART_PARITY_NONE;
 8001c5a:	2300      	movs	r3, #0
 8001c5c:	62bb      	str	r3, [r7, #40]	@ 0x28
  USART_InitStruct.TransferDirection = LL_USART_DIRECTION_TX_RX;
 8001c5e:	230c      	movs	r3, #12
 8001c60:	62fb      	str	r3, [r7, #44]	@ 0x2c
  USART_InitStruct.HardwareFlowControl = LL_USART_HWCONTROL_NONE;
 8001c62:	2300      	movs	r3, #0
 8001c64:	633b      	str	r3, [r7, #48]	@ 0x30
  USART_InitStruct.OverSampling = LL_USART_OVERSAMPLING_16;
 8001c66:	2300      	movs	r3, #0
 8001c68:	637b      	str	r3, [r7, #52]	@ 0x34
  LL_USART_Init(USART6, &USART_InitStruct);
 8001c6a:	f107 031c 	add.w	r3, r7, #28
 8001c6e:	4619      	mov	r1, r3
 8001c70:	4807      	ldr	r0, [pc, #28]	@ (8001c90 <MX_USART6_UART_Init+0xbc>)
 8001c72:	f001 f86d 	bl	8002d50 <LL_USART_Init>
  LL_USART_ConfigAsyncMode(USART6);
 8001c76:	4806      	ldr	r0, [pc, #24]	@ (8001c90 <MX_USART6_UART_Init+0xbc>)
 8001c78:	f7ff fd93 	bl	80017a2 <LL_USART_ConfigAsyncMode>
  LL_USART_Enable(USART6);
 8001c7c:	4804      	ldr	r0, [pc, #16]	@ (8001c90 <MX_USART6_UART_Init+0xbc>)
 8001c7e:	f7ff fd80 	bl	8001782 <LL_USART_Enable>
  /* USER CODE BEGIN USART6_Init 2 */

  /* USER CODE END USART6_Init 2 */

}
 8001c82:	bf00      	nop
 8001c84:	3738      	adds	r7, #56	@ 0x38
 8001c86:	46bd      	mov	sp, r7
 8001c88:	bd80      	pop	{r7, pc}
 8001c8a:	bf00      	nop
 8001c8c:	40020800 	.word	0x40020800
 8001c90:	40011400 	.word	0x40011400

08001c94 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8001c94:	b580      	push	{r7, lr}
 8001c96:	af00      	add	r7, sp, #0

  /* Init with LL driver */
  /* DMA controller clock enable */
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_DMA2);
 8001c98:	f44f 0080 	mov.w	r0, #4194304	@ 0x400000
 8001c9c:	f7ff fccc 	bl	8001638 <LL_AHB1_GRP1_EnableClock>

  /* DMA interrupt init */
  /* DMA2_Stream0_IRQn interrupt configuration */
  NVIC_SetPriority(DMA2_Stream0_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),0, 0));
 8001ca0:	f7ff f984 	bl	8000fac <__NVIC_GetPriorityGrouping>
 8001ca4:	4603      	mov	r3, r0
 8001ca6:	2200      	movs	r2, #0
 8001ca8:	2100      	movs	r1, #0
 8001caa:	4618      	mov	r0, r3
 8001cac:	f7ff f9d4 	bl	8001058 <NVIC_EncodePriority>
 8001cb0:	4603      	mov	r3, r0
 8001cb2:	4619      	mov	r1, r3
 8001cb4:	2038      	movs	r0, #56	@ 0x38
 8001cb6:	f7ff f9a5 	bl	8001004 <__NVIC_SetPriority>
  NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 8001cba:	2038      	movs	r0, #56	@ 0x38
 8001cbc:	f7ff f984 	bl	8000fc8 <__NVIC_EnableIRQ>

}
 8001cc0:	bf00      	nop
 8001cc2:	bd80      	pop	{r7, pc}

08001cc4 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001cc4:	b580      	push	{r7, lr}
 8001cc6:	b086      	sub	sp, #24
 8001cc8:	af00      	add	r7, sp, #0
  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001cca:	463b      	mov	r3, r7
 8001ccc:	2200      	movs	r2, #0
 8001cce:	601a      	str	r2, [r3, #0]
 8001cd0:	605a      	str	r2, [r3, #4]
 8001cd2:	609a      	str	r2, [r3, #8]
 8001cd4:	60da      	str	r2, [r3, #12]
 8001cd6:	611a      	str	r2, [r3, #16]
 8001cd8:	615a      	str	r2, [r3, #20]
  /* USER CODE BEGIN MX_GPIO_Init_1 */
  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOH);
 8001cda:	2080      	movs	r0, #128	@ 0x80
 8001cdc:	f7ff fcac 	bl	8001638 <LL_AHB1_GRP1_EnableClock>
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOA);
 8001ce0:	2001      	movs	r0, #1
 8001ce2:	f7ff fca9 	bl	8001638 <LL_AHB1_GRP1_EnableClock>
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOE);
 8001ce6:	2010      	movs	r0, #16
 8001ce8:	f7ff fca6 	bl	8001638 <LL_AHB1_GRP1_EnableClock>
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOC);
 8001cec:	2004      	movs	r0, #4
 8001cee:	f7ff fca3 	bl	8001638 <LL_AHB1_GRP1_EnableClock>

  /**/
  LL_GPIO_ResetOutputPin(STATUS_LED_GPIO_Port, STATUS_LED_Pin);
 8001cf2:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8001cf6:	4816      	ldr	r0, [pc, #88]	@ (8001d50 <MX_GPIO_Init+0x8c>)
 8001cf8:	f7ff fd77 	bl	80017ea <LL_GPIO_ResetOutputPin>

  /**/
  LL_GPIO_SetOutputPin(GPIOE, MCP4902_CS_Pin|ADG1414_EXT_CS_Pin|ADG1414_INT_CS_Pin|MCP4902_LATCH_Pin);
 8001cfc:	f44f 4170 	mov.w	r1, #61440	@ 0xf000
 8001d00:	4813      	ldr	r0, [pc, #76]	@ (8001d50 <MX_GPIO_Init+0x8c>)
 8001d02:	f7ff fd64 	bl	80017ce <LL_GPIO_SetOutputPin>

  /**/
  GPIO_InitStruct.Pin = STATUS_LED_Pin|ADG1414_EXT_CS_Pin|ADG1414_INT_CS_Pin|MCP4902_LATCH_Pin;
 8001d06:	f44f 4368 	mov.w	r3, #59392	@ 0xe800
 8001d0a:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8001d0c:	2301      	movs	r3, #1
 8001d0e:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8001d10:	2300      	movs	r3, #0
 8001d12:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8001d14:	2300      	movs	r3, #0
 8001d16:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8001d18:	2300      	movs	r3, #0
 8001d1a:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001d1c:	463b      	mov	r3, r7
 8001d1e:	4619      	mov	r1, r3
 8001d20:	480b      	ldr	r0, [pc, #44]	@ (8001d50 <MX_GPIO_Init+0x8c>)
 8001d22:	f000 fb7c 	bl	800241e <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = MCP4902_CS_Pin;
 8001d26:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001d2a:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8001d2c:	2301      	movs	r3, #1
 8001d2e:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 8001d30:	2303      	movs	r3, #3
 8001d32:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8001d34:	2300      	movs	r3, #0
 8001d36:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8001d38:	2300      	movs	r3, #0
 8001d3a:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(MCP4902_CS_GPIO_Port, &GPIO_InitStruct);
 8001d3c:	463b      	mov	r3, r7
 8001d3e:	4619      	mov	r1, r3
 8001d40:	4803      	ldr	r0, [pc, #12]	@ (8001d50 <MX_GPIO_Init+0x8c>)
 8001d42:	f000 fb6c 	bl	800241e <LL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */
  /* USER CODE END MX_GPIO_Init_2 */
}
 8001d46:	bf00      	nop
 8001d48:	3718      	adds	r7, #24
 8001d4a:	46bd      	mov	sp, r7
 8001d4c:	bd80      	pop	{r7, pc}
 8001d4e:	bf00      	nop
 8001d50:	40021000 	.word	0x40021000

08001d54 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001d54:	b480      	push	{r7}
 8001d56:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001d58:	bf00      	nop
 8001d5a:	e7fd      	b.n	8001d58 <NMI_Handler+0x4>

08001d5c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001d5c:	b480      	push	{r7}
 8001d5e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001d60:	bf00      	nop
 8001d62:	e7fd      	b.n	8001d60 <HardFault_Handler+0x4>

08001d64 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001d64:	b480      	push	{r7}
 8001d66:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001d68:	bf00      	nop
 8001d6a:	e7fd      	b.n	8001d68 <MemManage_Handler+0x4>

08001d6c <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001d6c:	b480      	push	{r7}
 8001d6e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001d70:	bf00      	nop
 8001d72:	e7fd      	b.n	8001d70 <BusFault_Handler+0x4>

08001d74 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001d74:	b480      	push	{r7}
 8001d76:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001d78:	bf00      	nop
 8001d7a:	e7fd      	b.n	8001d78 <UsageFault_Handler+0x4>

08001d7c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001d7c:	b480      	push	{r7}
 8001d7e:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001d80:	bf00      	nop
 8001d82:	46bd      	mov	sp, r7
 8001d84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d88:	4770      	bx	lr

08001d8a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001d8a:	b480      	push	{r7}
 8001d8c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001d8e:	bf00      	nop
 8001d90:	46bd      	mov	sp, r7
 8001d92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d96:	4770      	bx	lr

08001d98 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001d98:	b480      	push	{r7}
 8001d9a:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001d9c:	bf00      	nop
 8001d9e:	46bd      	mov	sp, r7
 8001da0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001da4:	4770      	bx	lr

08001da6 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001da6:	b580      	push	{r7, lr}
 8001da8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */
	SchedulerSysTickIntHandler();
 8001daa:	f002 fdbd 	bl	8004928 <SchedulerSysTickIntHandler>
  /* USER CODE END SysTick_IRQn 0 */

  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001dae:	bf00      	nop
 8001db0:	bd80      	pop	{r7, pc}

08001db2 <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 8001db2:	b480      	push	{r7}
 8001db4:	af00      	add	r7, sp, #0

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 8001db6:	bf00      	nop
 8001db8:	46bd      	mov	sp, r7
 8001dba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dbe:	4770      	bx	lr

08001dc0 <USART6_IRQHandler>:

/**
  * @brief This function handles USART6 global interrupt.
  */
void USART6_IRQHandler(void)
{
 8001dc0:	b580      	push	{r7, lr}
 8001dc2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART6_IRQn 0 */
	USART6_IRQ();
 8001dc4:	f002 faba 	bl	800433c <USART6_IRQ>
  /* USER CODE END USART6_IRQn 0 */
  /* USER CODE BEGIN USART6_IRQn 1 */

  /* USER CODE END USART6_IRQn 1 */
}
 8001dc8:	bf00      	nop
 8001dca:	bd80      	pop	{r7, pc}

08001dcc <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001dcc:	b480      	push	{r7}
 8001dce:	af00      	add	r7, sp, #0
  return 1;
 8001dd0:	2301      	movs	r3, #1
}
 8001dd2:	4618      	mov	r0, r3
 8001dd4:	46bd      	mov	sp, r7
 8001dd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dda:	4770      	bx	lr

08001ddc <_kill>:

int _kill(int pid, int sig)
{
 8001ddc:	b580      	push	{r7, lr}
 8001dde:	b082      	sub	sp, #8
 8001de0:	af00      	add	r7, sp, #0
 8001de2:	6078      	str	r0, [r7, #4]
 8001de4:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8001de6:	f003 fe29 	bl	8005a3c <__errno>
 8001dea:	4603      	mov	r3, r0
 8001dec:	2216      	movs	r2, #22
 8001dee:	601a      	str	r2, [r3, #0]
  return -1;
 8001df0:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001df4:	4618      	mov	r0, r3
 8001df6:	3708      	adds	r7, #8
 8001df8:	46bd      	mov	sp, r7
 8001dfa:	bd80      	pop	{r7, pc}

08001dfc <_exit>:

void _exit (int status)
{
 8001dfc:	b580      	push	{r7, lr}
 8001dfe:	b082      	sub	sp, #8
 8001e00:	af00      	add	r7, sp, #0
 8001e02:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001e04:	f04f 31ff 	mov.w	r1, #4294967295
 8001e08:	6878      	ldr	r0, [r7, #4]
 8001e0a:	f7ff ffe7 	bl	8001ddc <_kill>
  while (1) {}    /* Make sure we hang here */
 8001e0e:	bf00      	nop
 8001e10:	e7fd      	b.n	8001e0e <_exit+0x12>

08001e12 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001e12:	b580      	push	{r7, lr}
 8001e14:	b086      	sub	sp, #24
 8001e16:	af00      	add	r7, sp, #0
 8001e18:	60f8      	str	r0, [r7, #12]
 8001e1a:	60b9      	str	r1, [r7, #8]
 8001e1c:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001e1e:	2300      	movs	r3, #0
 8001e20:	617b      	str	r3, [r7, #20]
 8001e22:	e00a      	b.n	8001e3a <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001e24:	f3af 8000 	nop.w
 8001e28:	4601      	mov	r1, r0
 8001e2a:	68bb      	ldr	r3, [r7, #8]
 8001e2c:	1c5a      	adds	r2, r3, #1
 8001e2e:	60ba      	str	r2, [r7, #8]
 8001e30:	b2ca      	uxtb	r2, r1
 8001e32:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001e34:	697b      	ldr	r3, [r7, #20]
 8001e36:	3301      	adds	r3, #1
 8001e38:	617b      	str	r3, [r7, #20]
 8001e3a:	697a      	ldr	r2, [r7, #20]
 8001e3c:	687b      	ldr	r3, [r7, #4]
 8001e3e:	429a      	cmp	r2, r3
 8001e40:	dbf0      	blt.n	8001e24 <_read+0x12>
  }

  return len;
 8001e42:	687b      	ldr	r3, [r7, #4]
}
 8001e44:	4618      	mov	r0, r3
 8001e46:	3718      	adds	r7, #24
 8001e48:	46bd      	mov	sp, r7
 8001e4a:	bd80      	pop	{r7, pc}

08001e4c <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001e4c:	b580      	push	{r7, lr}
 8001e4e:	b086      	sub	sp, #24
 8001e50:	af00      	add	r7, sp, #0
 8001e52:	60f8      	str	r0, [r7, #12]
 8001e54:	60b9      	str	r1, [r7, #8]
 8001e56:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001e58:	2300      	movs	r3, #0
 8001e5a:	617b      	str	r3, [r7, #20]
 8001e5c:	e009      	b.n	8001e72 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001e5e:	68bb      	ldr	r3, [r7, #8]
 8001e60:	1c5a      	adds	r2, r3, #1
 8001e62:	60ba      	str	r2, [r7, #8]
 8001e64:	781b      	ldrb	r3, [r3, #0]
 8001e66:	4618      	mov	r0, r3
 8001e68:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001e6c:	697b      	ldr	r3, [r7, #20]
 8001e6e:	3301      	adds	r3, #1
 8001e70:	617b      	str	r3, [r7, #20]
 8001e72:	697a      	ldr	r2, [r7, #20]
 8001e74:	687b      	ldr	r3, [r7, #4]
 8001e76:	429a      	cmp	r2, r3
 8001e78:	dbf1      	blt.n	8001e5e <_write+0x12>
  }
  return len;
 8001e7a:	687b      	ldr	r3, [r7, #4]
}
 8001e7c:	4618      	mov	r0, r3
 8001e7e:	3718      	adds	r7, #24
 8001e80:	46bd      	mov	sp, r7
 8001e82:	bd80      	pop	{r7, pc}

08001e84 <_close>:

int _close(int file)
{
 8001e84:	b480      	push	{r7}
 8001e86:	b083      	sub	sp, #12
 8001e88:	af00      	add	r7, sp, #0
 8001e8a:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001e8c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001e90:	4618      	mov	r0, r3
 8001e92:	370c      	adds	r7, #12
 8001e94:	46bd      	mov	sp, r7
 8001e96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e9a:	4770      	bx	lr

08001e9c <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001e9c:	b480      	push	{r7}
 8001e9e:	b083      	sub	sp, #12
 8001ea0:	af00      	add	r7, sp, #0
 8001ea2:	6078      	str	r0, [r7, #4]
 8001ea4:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001ea6:	683b      	ldr	r3, [r7, #0]
 8001ea8:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001eac:	605a      	str	r2, [r3, #4]
  return 0;
 8001eae:	2300      	movs	r3, #0
}
 8001eb0:	4618      	mov	r0, r3
 8001eb2:	370c      	adds	r7, #12
 8001eb4:	46bd      	mov	sp, r7
 8001eb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001eba:	4770      	bx	lr

08001ebc <_isatty>:

int _isatty(int file)
{
 8001ebc:	b480      	push	{r7}
 8001ebe:	b083      	sub	sp, #12
 8001ec0:	af00      	add	r7, sp, #0
 8001ec2:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001ec4:	2301      	movs	r3, #1
}
 8001ec6:	4618      	mov	r0, r3
 8001ec8:	370c      	adds	r7, #12
 8001eca:	46bd      	mov	sp, r7
 8001ecc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ed0:	4770      	bx	lr

08001ed2 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001ed2:	b480      	push	{r7}
 8001ed4:	b085      	sub	sp, #20
 8001ed6:	af00      	add	r7, sp, #0
 8001ed8:	60f8      	str	r0, [r7, #12]
 8001eda:	60b9      	str	r1, [r7, #8]
 8001edc:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001ede:	2300      	movs	r3, #0
}
 8001ee0:	4618      	mov	r0, r3
 8001ee2:	3714      	adds	r7, #20
 8001ee4:	46bd      	mov	sp, r7
 8001ee6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001eea:	4770      	bx	lr

08001eec <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001eec:	b580      	push	{r7, lr}
 8001eee:	b086      	sub	sp, #24
 8001ef0:	af00      	add	r7, sp, #0
 8001ef2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001ef4:	4a14      	ldr	r2, [pc, #80]	@ (8001f48 <_sbrk+0x5c>)
 8001ef6:	4b15      	ldr	r3, [pc, #84]	@ (8001f4c <_sbrk+0x60>)
 8001ef8:	1ad3      	subs	r3, r2, r3
 8001efa:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001efc:	697b      	ldr	r3, [r7, #20]
 8001efe:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001f00:	4b13      	ldr	r3, [pc, #76]	@ (8001f50 <_sbrk+0x64>)
 8001f02:	681b      	ldr	r3, [r3, #0]
 8001f04:	2b00      	cmp	r3, #0
 8001f06:	d102      	bne.n	8001f0e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001f08:	4b11      	ldr	r3, [pc, #68]	@ (8001f50 <_sbrk+0x64>)
 8001f0a:	4a12      	ldr	r2, [pc, #72]	@ (8001f54 <_sbrk+0x68>)
 8001f0c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001f0e:	4b10      	ldr	r3, [pc, #64]	@ (8001f50 <_sbrk+0x64>)
 8001f10:	681a      	ldr	r2, [r3, #0]
 8001f12:	687b      	ldr	r3, [r7, #4]
 8001f14:	4413      	add	r3, r2
 8001f16:	693a      	ldr	r2, [r7, #16]
 8001f18:	429a      	cmp	r2, r3
 8001f1a:	d207      	bcs.n	8001f2c <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001f1c:	f003 fd8e 	bl	8005a3c <__errno>
 8001f20:	4603      	mov	r3, r0
 8001f22:	220c      	movs	r2, #12
 8001f24:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001f26:	f04f 33ff 	mov.w	r3, #4294967295
 8001f2a:	e009      	b.n	8001f40 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001f2c:	4b08      	ldr	r3, [pc, #32]	@ (8001f50 <_sbrk+0x64>)
 8001f2e:	681b      	ldr	r3, [r3, #0]
 8001f30:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001f32:	4b07      	ldr	r3, [pc, #28]	@ (8001f50 <_sbrk+0x64>)
 8001f34:	681a      	ldr	r2, [r3, #0]
 8001f36:	687b      	ldr	r3, [r7, #4]
 8001f38:	4413      	add	r3, r2
 8001f3a:	4a05      	ldr	r2, [pc, #20]	@ (8001f50 <_sbrk+0x64>)
 8001f3c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001f3e:	68fb      	ldr	r3, [r7, #12]
}
 8001f40:	4618      	mov	r0, r3
 8001f42:	3718      	adds	r7, #24
 8001f44:	46bd      	mov	sp, r7
 8001f46:	bd80      	pop	{r7, pc}
 8001f48:	20020000 	.word	0x20020000
 8001f4c:	00000400 	.word	0x00000400
 8001f50:	200002e8 	.word	0x200002e8
 8001f54:	20000698 	.word	0x20000698

08001f58 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001f58:	b480      	push	{r7}
 8001f5a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001f5c:	4b06      	ldr	r3, [pc, #24]	@ (8001f78 <SystemInit+0x20>)
 8001f5e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001f62:	4a05      	ldr	r2, [pc, #20]	@ (8001f78 <SystemInit+0x20>)
 8001f64:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001f68:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001f6c:	bf00      	nop
 8001f6e:	46bd      	mov	sp, r7
 8001f70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f74:	4770      	bx	lr
 8001f76:	bf00      	nop
 8001f78:	e000ed00 	.word	0xe000ed00

08001f7c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8001f7c:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001fb4 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8001f80:	f7ff ffea 	bl	8001f58 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001f84:	480c      	ldr	r0, [pc, #48]	@ (8001fb8 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8001f86:	490d      	ldr	r1, [pc, #52]	@ (8001fbc <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001f88:	4a0d      	ldr	r2, [pc, #52]	@ (8001fc0 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8001f8a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001f8c:	e002      	b.n	8001f94 <LoopCopyDataInit>

08001f8e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001f8e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001f90:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001f92:	3304      	adds	r3, #4

08001f94 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001f94:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001f96:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001f98:	d3f9      	bcc.n	8001f8e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001f9a:	4a0a      	ldr	r2, [pc, #40]	@ (8001fc4 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001f9c:	4c0a      	ldr	r4, [pc, #40]	@ (8001fc8 <LoopFillZerobss+0x22>)
  movs r3, #0
 8001f9e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001fa0:	e001      	b.n	8001fa6 <LoopFillZerobss>

08001fa2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001fa2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001fa4:	3204      	adds	r2, #4

08001fa6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001fa6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001fa8:	d3fb      	bcc.n	8001fa2 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001faa:	f003 fd4d 	bl	8005a48 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001fae:	f7ff fc55 	bl	800185c <main>
  bx  lr    
 8001fb2:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8001fb4:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8001fb8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001fbc:	20000244 	.word	0x20000244
  ldr r2, =_sidata
 8001fc0:	08007ce0 	.word	0x08007ce0
  ldr r2, =_sbss
 8001fc4:	20000244 	.word	0x20000244
  ldr r4, =_ebss
 8001fc8:	20000698 	.word	0x20000698

08001fcc <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001fcc:	e7fe      	b.n	8001fcc <ADC_IRQHandler>

08001fce <LL_ADC_REG_SetSequencerLength>:
{
 8001fce:	b480      	push	{r7}
 8001fd0:	b083      	sub	sp, #12
 8001fd2:	af00      	add	r7, sp, #0
 8001fd4:	6078      	str	r0, [r7, #4]
 8001fd6:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->SQR1, ADC_SQR1_L, SequencerNbRanks);
 8001fd8:	687b      	ldr	r3, [r7, #4]
 8001fda:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001fdc:	f423 0270 	bic.w	r2, r3, #15728640	@ 0xf00000
 8001fe0:	683b      	ldr	r3, [r7, #0]
 8001fe2:	431a      	orrs	r2, r3
 8001fe4:	687b      	ldr	r3, [r7, #4]
 8001fe6:	62da      	str	r2, [r3, #44]	@ 0x2c
}
 8001fe8:	bf00      	nop
 8001fea:	370c      	adds	r7, #12
 8001fec:	46bd      	mov	sp, r7
 8001fee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ff2:	4770      	bx	lr

08001ff4 <LL_ADC_IsEnabled>:
  * @rmtoll CR2      ADON           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 8001ff4:	b480      	push	{r7}
 8001ff6:	b083      	sub	sp, #12
 8001ff8:	af00      	add	r7, sp, #0
 8001ffa:	6078      	str	r0, [r7, #4]
  return (READ_BIT(ADCx->CR2, ADC_CR2_ADON) == (ADC_CR2_ADON));
 8001ffc:	687b      	ldr	r3, [r7, #4]
 8001ffe:	689b      	ldr	r3, [r3, #8]
 8002000:	f003 0301 	and.w	r3, r3, #1
 8002004:	2b01      	cmp	r3, #1
 8002006:	bf0c      	ite	eq
 8002008:	2301      	moveq	r3, #1
 800200a:	2300      	movne	r3, #0
 800200c:	b2db      	uxtb	r3, r3
}
 800200e:	4618      	mov	r0, r3
 8002010:	370c      	adds	r7, #12
 8002012:	46bd      	mov	sp, r7
 8002014:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002018:	4770      	bx	lr
	...

0800201c <LL_ADC_CommonInit>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: ADC common registers are initialized
  *          - ERROR: ADC common registers are not initialized
  */
ErrorStatus LL_ADC_CommonInit(ADC_Common_TypeDef *ADCxy_COMMON, LL_ADC_CommonInitTypeDef *ADC_CommonInitStruct)
{
 800201c:	b590      	push	{r4, r7, lr}
 800201e:	b085      	sub	sp, #20
 8002020:	af00      	add	r7, sp, #0
 8002022:	6078      	str	r0, [r7, #4]
 8002024:	6039      	str	r1, [r7, #0]
  ErrorStatus status = SUCCESS;
 8002026:	2300      	movs	r3, #0
 8002028:	73fb      	strb	r3, [r7, #15]
  /* Note: Hardware constraint (refer to description of functions             */
  /*       "LL_ADC_SetCommonXXX()" and "LL_ADC_SetMultiXXX()"):               */
  /*       On this STM32 series, setting of these features is conditioned to  */
  /*       ADC state:                                                         */
  /*       All ADC instances of the ADC common group must be disabled.        */
  if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(ADCxy_COMMON) == 0UL)
 800202a:	481c      	ldr	r0, [pc, #112]	@ (800209c <LL_ADC_CommonInit+0x80>)
 800202c:	f7ff ffe2 	bl	8001ff4 <LL_ADC_IsEnabled>
 8002030:	4604      	mov	r4, r0
 8002032:	481b      	ldr	r0, [pc, #108]	@ (80020a0 <LL_ADC_CommonInit+0x84>)
 8002034:	f7ff ffde 	bl	8001ff4 <LL_ADC_IsEnabled>
 8002038:	4603      	mov	r3, r0
 800203a:	431c      	orrs	r4, r3
 800203c:	4819      	ldr	r0, [pc, #100]	@ (80020a4 <LL_ADC_CommonInit+0x88>)
 800203e:	f7ff ffd9 	bl	8001ff4 <LL_ADC_IsEnabled>
 8002042:	4603      	mov	r3, r0
 8002044:	4323      	orrs	r3, r4
 8002046:	2b00      	cmp	r3, #0
 8002048:	d120      	bne.n	800208c <LL_ADC_CommonInit+0x70>
    /*    selected device)                                                    */
    /*    - Set ADC multimode configuration                                   */
    /*    - Set ADC multimode DMA transfer                                    */
    /*    - Set ADC multimode: delay between 2 sampling phases                */
#if defined(ADC_MULTIMODE_SUPPORT)
    if (ADC_CommonInitStruct->Multimode != LL_ADC_MULTI_INDEPENDENT)
 800204a:	683b      	ldr	r3, [r7, #0]
 800204c:	685b      	ldr	r3, [r3, #4]
 800204e:	2b00      	cmp	r3, #0
 8002050:	d012      	beq.n	8002078 <LL_ADC_CommonInit+0x5c>
    {
      MODIFY_REG(ADCxy_COMMON->CCR,
 8002052:	687b      	ldr	r3, [r7, #4]
 8002054:	685a      	ldr	r2, [r3, #4]
 8002056:	4b14      	ldr	r3, [pc, #80]	@ (80020a8 <LL_ADC_CommonInit+0x8c>)
 8002058:	4013      	ands	r3, r2
 800205a:	683a      	ldr	r2, [r7, #0]
 800205c:	6811      	ldr	r1, [r2, #0]
 800205e:	683a      	ldr	r2, [r7, #0]
 8002060:	6852      	ldr	r2, [r2, #4]
 8002062:	4311      	orrs	r1, r2
 8002064:	683a      	ldr	r2, [r7, #0]
 8002066:	6892      	ldr	r2, [r2, #8]
 8002068:	4311      	orrs	r1, r2
 800206a:	683a      	ldr	r2, [r7, #0]
 800206c:	68d2      	ldr	r2, [r2, #12]
 800206e:	430a      	orrs	r2, r1
 8002070:	431a      	orrs	r2, r3
 8002072:	687b      	ldr	r3, [r7, #4]
 8002074:	605a      	str	r2, [r3, #4]
 8002076:	e00b      	b.n	8002090 <LL_ADC_CommonInit+0x74>
                 | ADC_CommonInitStruct->MultiTwoSamplingDelay
                );
    }
    else
    {
      MODIFY_REG(ADCxy_COMMON->CCR,
 8002078:	687b      	ldr	r3, [r7, #4]
 800207a:	685a      	ldr	r2, [r3, #4]
 800207c:	4b0a      	ldr	r3, [pc, #40]	@ (80020a8 <LL_ADC_CommonInit+0x8c>)
 800207e:	4013      	ands	r3, r2
 8002080:	683a      	ldr	r2, [r7, #0]
 8002082:	6812      	ldr	r2, [r2, #0]
 8002084:	431a      	orrs	r2, r3
 8002086:	687b      	ldr	r3, [r7, #4]
 8002088:	605a      	str	r2, [r3, #4]
 800208a:	e001      	b.n	8002090 <LL_ADC_CommonInit+0x74>
  }
  else
  {
    /* Initialization error: One or several ADC instances belonging to        */
    /* the same ADC common instance are not disabled.                         */
    status = ERROR;
 800208c:	2301      	movs	r3, #1
 800208e:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 8002090:	7bfb      	ldrb	r3, [r7, #15]
}
 8002092:	4618      	mov	r0, r3
 8002094:	3714      	adds	r7, #20
 8002096:	46bd      	mov	sp, r7
 8002098:	bd90      	pop	{r4, r7, pc}
 800209a:	bf00      	nop
 800209c:	40012000 	.word	0x40012000
 80020a0:	40012100 	.word	0x40012100
 80020a4:	40012200 	.word	0x40012200
 80020a8:	fffc10e0 	.word	0xfffc10e0

080020ac <LL_ADC_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: ADC registers are initialized
  *          - ERROR: ADC registers are not initialized
  */
ErrorStatus LL_ADC_Init(ADC_TypeDef *ADCx, LL_ADC_InitTypeDef *ADC_InitStruct)
{
 80020ac:	b580      	push	{r7, lr}
 80020ae:	b084      	sub	sp, #16
 80020b0:	af00      	add	r7, sp, #0
 80020b2:	6078      	str	r0, [r7, #4]
 80020b4:	6039      	str	r1, [r7, #0]
  ErrorStatus status = SUCCESS;
 80020b6:	2300      	movs	r3, #0
 80020b8:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_LL_ADC_DATA_ALIGN(ADC_InitStruct->DataAlignment));
  assert_param(IS_LL_ADC_SCAN_SELECTION(ADC_InitStruct->SequencersScanMode));

  /* Note: Hardware constraint (refer to description of this function):       */
  /*       ADC instance must be disabled.                                     */
  if (LL_ADC_IsEnabled(ADCx) == 0UL)
 80020ba:	6878      	ldr	r0, [r7, #4]
 80020bc:	f7ff ff9a 	bl	8001ff4 <LL_ADC_IsEnabled>
 80020c0:	4603      	mov	r3, r0
 80020c2:	2b00      	cmp	r3, #0
 80020c4:	d117      	bne.n	80020f6 <LL_ADC_Init+0x4a>
  {
    /* Configuration of ADC hierarchical scope:                               */
    /*  - ADC instance                                                        */
    /*    - Set ADC data resolution                                           */
    /*    - Set ADC conversion data alignment                                 */
    MODIFY_REG(ADCx->CR1,
 80020c6:	687b      	ldr	r3, [r7, #4]
 80020c8:	685b      	ldr	r3, [r3, #4]
 80020ca:	f023 7340 	bic.w	r3, r3, #50331648	@ 0x3000000
 80020ce:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80020d2:	683a      	ldr	r2, [r7, #0]
 80020d4:	6811      	ldr	r1, [r2, #0]
 80020d6:	683a      	ldr	r2, [r7, #0]
 80020d8:	6892      	ldr	r2, [r2, #8]
 80020da:	430a      	orrs	r2, r1
 80020dc:	431a      	orrs	r2, r3
 80020de:	687b      	ldr	r3, [r7, #4]
 80020e0:	605a      	str	r2, [r3, #4]
               ,
               ADC_InitStruct->Resolution
               | ADC_InitStruct->SequencersScanMode
              );

    MODIFY_REG(ADCx->CR2,
 80020e2:	687b      	ldr	r3, [r7, #4]
 80020e4:	689b      	ldr	r3, [r3, #8]
 80020e6:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 80020ea:	683b      	ldr	r3, [r7, #0]
 80020ec:	685b      	ldr	r3, [r3, #4]
 80020ee:	431a      	orrs	r2, r3
 80020f0:	687b      	ldr	r3, [r7, #4]
 80020f2:	609a      	str	r2, [r3, #8]
 80020f4:	e001      	b.n	80020fa <LL_ADC_Init+0x4e>

  }
  else
  {
    /* Initialization error: ADC instance is not disabled. */
    status = ERROR;
 80020f6:	2301      	movs	r3, #1
 80020f8:	73fb      	strb	r3, [r7, #15]
  }
  return status;
 80020fa:	7bfb      	ldrb	r3, [r7, #15]
}
 80020fc:	4618      	mov	r0, r3
 80020fe:	3710      	adds	r7, #16
 8002100:	46bd      	mov	sp, r7
 8002102:	bd80      	pop	{r7, pc}

08002104 <LL_ADC_REG_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: ADC registers are initialized
  *          - ERROR: ADC registers are not initialized
  */
ErrorStatus LL_ADC_REG_Init(ADC_TypeDef *ADCx, LL_ADC_REG_InitTypeDef *ADC_REG_InitStruct)
{
 8002104:	b580      	push	{r7, lr}
 8002106:	b084      	sub	sp, #16
 8002108:	af00      	add	r7, sp, #0
 800210a:	6078      	str	r0, [r7, #4]
 800210c:	6039      	str	r1, [r7, #0]
  ErrorStatus status = SUCCESS;
 800210e:	2300      	movs	r3, #0
 8002110:	73fb      	strb	r3, [r7, #15]
  assert_param((ADC_REG_InitStruct->ContinuousMode == LL_ADC_REG_CONV_SINGLE)
               || (ADC_REG_InitStruct->SequencerDiscont == LL_ADC_REG_SEQ_DISCONT_DISABLE));

  /* Note: Hardware constraint (refer to description of this function):       */
  /*       ADC instance must be disabled.                                     */
  if (LL_ADC_IsEnabled(ADCx) == 0UL)
 8002112:	6878      	ldr	r0, [r7, #4]
 8002114:	f7ff ff6e 	bl	8001ff4 <LL_ADC_IsEnabled>
 8002118:	4603      	mov	r3, r0
 800211a:	2b00      	cmp	r3, #0
 800211c:	d12b      	bne.n	8002176 <LL_ADC_REG_Init+0x72>
    /*    - Set ADC group regular conversion data transfer: no transfer or    */
    /*      transfer by DMA, and DMA requests mode                            */
    /* Note: On this STM32 series, ADC trigger edge is set when starting      */
    /*       ADC conversion.                                                  */
    /*       Refer to function @ref LL_ADC_REG_StartConversionExtTrig().      */
    if (ADC_REG_InitStruct->SequencerLength != LL_ADC_REG_SEQ_SCAN_DISABLE)
 800211e:	683b      	ldr	r3, [r7, #0]
 8002120:	685b      	ldr	r3, [r3, #4]
 8002122:	2b00      	cmp	r3, #0
 8002124:	d009      	beq.n	800213a <LL_ADC_REG_Init+0x36>
    {
      MODIFY_REG(ADCx->CR1,
 8002126:	687b      	ldr	r3, [r7, #4]
 8002128:	685b      	ldr	r3, [r3, #4]
 800212a:	f423 4268 	bic.w	r2, r3, #59392	@ 0xe800
 800212e:	683b      	ldr	r3, [r7, #0]
 8002130:	689b      	ldr	r3, [r3, #8]
 8002132:	431a      	orrs	r2, r3
 8002134:	687b      	ldr	r3, [r7, #4]
 8002136:	605a      	str	r2, [r3, #4]
 8002138:	e005      	b.n	8002146 <LL_ADC_REG_Init+0x42>
                 ADC_REG_InitStruct->SequencerDiscont
                );
    }
    else
    {
      MODIFY_REG(ADCx->CR1,
 800213a:	687b      	ldr	r3, [r7, #4]
 800213c:	685b      	ldr	r3, [r3, #4]
 800213e:	f423 4268 	bic.w	r2, r3, #59392	@ 0xe800
 8002142:	687b      	ldr	r3, [r7, #4]
 8002144:	605a      	str	r2, [r3, #4]
                 ,
                 LL_ADC_REG_SEQ_DISCONT_DISABLE
                );
    }

    MODIFY_REG(ADCx->CR2,
 8002146:	687b      	ldr	r3, [r7, #4]
 8002148:	689a      	ldr	r2, [r3, #8]
 800214a:	4b0e      	ldr	r3, [pc, #56]	@ (8002184 <LL_ADC_REG_Init+0x80>)
 800214c:	4013      	ands	r3, r2
 800214e:	683a      	ldr	r2, [r7, #0]
 8002150:	6812      	ldr	r2, [r2, #0]
 8002152:	f002 6170 	and.w	r1, r2, #251658240	@ 0xf000000
 8002156:	683a      	ldr	r2, [r7, #0]
 8002158:	68d2      	ldr	r2, [r2, #12]
 800215a:	4311      	orrs	r1, r2
 800215c:	683a      	ldr	r2, [r7, #0]
 800215e:	6912      	ldr	r2, [r2, #16]
 8002160:	430a      	orrs	r2, r1
 8002162:	431a      	orrs	r2, r3
 8002164:	687b      	ldr	r3, [r7, #4]
 8002166:	609a      	str	r2, [r3, #8]
    /* Note: If ADC instance feature scan mode is disabled                    */
    /*       (refer to  ADC instance initialization structure                 */
    /*       parameter @ref SequencersScanMode                                */
    /*       or function @ref LL_ADC_SetSequencersScanMode() ),               */
    /*       this parameter is discarded.                                     */
    LL_ADC_REG_SetSequencerLength(ADCx, ADC_REG_InitStruct->SequencerLength);
 8002168:	683b      	ldr	r3, [r7, #0]
 800216a:	685b      	ldr	r3, [r3, #4]
 800216c:	4619      	mov	r1, r3
 800216e:	6878      	ldr	r0, [r7, #4]
 8002170:	f7ff ff2d 	bl	8001fce <LL_ADC_REG_SetSequencerLength>
 8002174:	e001      	b.n	800217a <LL_ADC_REG_Init+0x76>
  }
  else
  {
    /* Initialization error: ADC instance is not disabled. */
    status = ERROR;
 8002176:	2301      	movs	r3, #1
 8002178:	73fb      	strb	r3, [r7, #15]
  }
  return status;
 800217a:	7bfb      	ldrb	r3, [r7, #15]
}
 800217c:	4618      	mov	r0, r3
 800217e:	3710      	adds	r7, #16
 8002180:	46bd      	mov	sp, r7
 8002182:	bd80      	pop	{r7, pc}
 8002184:	c0fffcfd 	.word	0xc0fffcfd

08002188 <LL_GPIO_SetPinMode>:
{
 8002188:	b480      	push	{r7}
 800218a:	b08b      	sub	sp, #44	@ 0x2c
 800218c:	af00      	add	r7, sp, #0
 800218e:	60f8      	str	r0, [r7, #12]
 8002190:	60b9      	str	r1, [r7, #8]
 8002192:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->MODER, (GPIO_MODER_MODER0 << (POSITION_VAL(Pin) * 2U)), (Mode << (POSITION_VAL(Pin) * 2U)));
 8002194:	68fb      	ldr	r3, [r7, #12]
 8002196:	681a      	ldr	r2, [r3, #0]
 8002198:	68bb      	ldr	r3, [r7, #8]
 800219a:	617b      	str	r3, [r7, #20]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800219c:	697b      	ldr	r3, [r7, #20]
 800219e:	fa93 f3a3 	rbit	r3, r3
 80021a2:	613b      	str	r3, [r7, #16]
  return result;
 80021a4:	693b      	ldr	r3, [r7, #16]
 80021a6:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 80021a8:	69bb      	ldr	r3, [r7, #24]
 80021aa:	2b00      	cmp	r3, #0
 80021ac:	d101      	bne.n	80021b2 <LL_GPIO_SetPinMode+0x2a>
    return 32U;
 80021ae:	2320      	movs	r3, #32
 80021b0:	e003      	b.n	80021ba <LL_GPIO_SetPinMode+0x32>
  return __builtin_clz(value);
 80021b2:	69bb      	ldr	r3, [r7, #24]
 80021b4:	fab3 f383 	clz	r3, r3
 80021b8:	b2db      	uxtb	r3, r3
 80021ba:	005b      	lsls	r3, r3, #1
 80021bc:	2103      	movs	r1, #3
 80021be:	fa01 f303 	lsl.w	r3, r1, r3
 80021c2:	43db      	mvns	r3, r3
 80021c4:	401a      	ands	r2, r3
 80021c6:	68bb      	ldr	r3, [r7, #8]
 80021c8:	623b      	str	r3, [r7, #32]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80021ca:	6a3b      	ldr	r3, [r7, #32]
 80021cc:	fa93 f3a3 	rbit	r3, r3
 80021d0:	61fb      	str	r3, [r7, #28]
  return result;
 80021d2:	69fb      	ldr	r3, [r7, #28]
 80021d4:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 80021d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80021d8:	2b00      	cmp	r3, #0
 80021da:	d101      	bne.n	80021e0 <LL_GPIO_SetPinMode+0x58>
    return 32U;
 80021dc:	2320      	movs	r3, #32
 80021de:	e003      	b.n	80021e8 <LL_GPIO_SetPinMode+0x60>
  return __builtin_clz(value);
 80021e0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80021e2:	fab3 f383 	clz	r3, r3
 80021e6:	b2db      	uxtb	r3, r3
 80021e8:	005b      	lsls	r3, r3, #1
 80021ea:	6879      	ldr	r1, [r7, #4]
 80021ec:	fa01 f303 	lsl.w	r3, r1, r3
 80021f0:	431a      	orrs	r2, r3
 80021f2:	68fb      	ldr	r3, [r7, #12]
 80021f4:	601a      	str	r2, [r3, #0]
}
 80021f6:	bf00      	nop
 80021f8:	372c      	adds	r7, #44	@ 0x2c
 80021fa:	46bd      	mov	sp, r7
 80021fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002200:	4770      	bx	lr

08002202 <LL_GPIO_SetPinOutputType>:
{
 8002202:	b480      	push	{r7}
 8002204:	b085      	sub	sp, #20
 8002206:	af00      	add	r7, sp, #0
 8002208:	60f8      	str	r0, [r7, #12]
 800220a:	60b9      	str	r1, [r7, #8]
 800220c:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->OTYPER, PinMask, (PinMask * OutputType));
 800220e:	68fb      	ldr	r3, [r7, #12]
 8002210:	685a      	ldr	r2, [r3, #4]
 8002212:	68bb      	ldr	r3, [r7, #8]
 8002214:	43db      	mvns	r3, r3
 8002216:	401a      	ands	r2, r3
 8002218:	68bb      	ldr	r3, [r7, #8]
 800221a:	6879      	ldr	r1, [r7, #4]
 800221c:	fb01 f303 	mul.w	r3, r1, r3
 8002220:	431a      	orrs	r2, r3
 8002222:	68fb      	ldr	r3, [r7, #12]
 8002224:	605a      	str	r2, [r3, #4]
}
 8002226:	bf00      	nop
 8002228:	3714      	adds	r7, #20
 800222a:	46bd      	mov	sp, r7
 800222c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002230:	4770      	bx	lr

08002232 <LL_GPIO_SetPinSpeed>:
{
 8002232:	b480      	push	{r7}
 8002234:	b08b      	sub	sp, #44	@ 0x2c
 8002236:	af00      	add	r7, sp, #0
 8002238:	60f8      	str	r0, [r7, #12]
 800223a:	60b9      	str	r1, [r7, #8]
 800223c:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->OSPEEDR, (GPIO_OSPEEDER_OSPEEDR0 << (POSITION_VAL(Pin) * 2U)),
 800223e:	68fb      	ldr	r3, [r7, #12]
 8002240:	689a      	ldr	r2, [r3, #8]
 8002242:	68bb      	ldr	r3, [r7, #8]
 8002244:	617b      	str	r3, [r7, #20]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002246:	697b      	ldr	r3, [r7, #20]
 8002248:	fa93 f3a3 	rbit	r3, r3
 800224c:	613b      	str	r3, [r7, #16]
  return result;
 800224e:	693b      	ldr	r3, [r7, #16]
 8002250:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8002252:	69bb      	ldr	r3, [r7, #24]
 8002254:	2b00      	cmp	r3, #0
 8002256:	d101      	bne.n	800225c <LL_GPIO_SetPinSpeed+0x2a>
    return 32U;
 8002258:	2320      	movs	r3, #32
 800225a:	e003      	b.n	8002264 <LL_GPIO_SetPinSpeed+0x32>
  return __builtin_clz(value);
 800225c:	69bb      	ldr	r3, [r7, #24]
 800225e:	fab3 f383 	clz	r3, r3
 8002262:	b2db      	uxtb	r3, r3
 8002264:	005b      	lsls	r3, r3, #1
 8002266:	2103      	movs	r1, #3
 8002268:	fa01 f303 	lsl.w	r3, r1, r3
 800226c:	43db      	mvns	r3, r3
 800226e:	401a      	ands	r2, r3
 8002270:	68bb      	ldr	r3, [r7, #8]
 8002272:	623b      	str	r3, [r7, #32]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002274:	6a3b      	ldr	r3, [r7, #32]
 8002276:	fa93 f3a3 	rbit	r3, r3
 800227a:	61fb      	str	r3, [r7, #28]
  return result;
 800227c:	69fb      	ldr	r3, [r7, #28]
 800227e:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 8002280:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002282:	2b00      	cmp	r3, #0
 8002284:	d101      	bne.n	800228a <LL_GPIO_SetPinSpeed+0x58>
    return 32U;
 8002286:	2320      	movs	r3, #32
 8002288:	e003      	b.n	8002292 <LL_GPIO_SetPinSpeed+0x60>
  return __builtin_clz(value);
 800228a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800228c:	fab3 f383 	clz	r3, r3
 8002290:	b2db      	uxtb	r3, r3
 8002292:	005b      	lsls	r3, r3, #1
 8002294:	6879      	ldr	r1, [r7, #4]
 8002296:	fa01 f303 	lsl.w	r3, r1, r3
 800229a:	431a      	orrs	r2, r3
 800229c:	68fb      	ldr	r3, [r7, #12]
 800229e:	609a      	str	r2, [r3, #8]
}
 80022a0:	bf00      	nop
 80022a2:	372c      	adds	r7, #44	@ 0x2c
 80022a4:	46bd      	mov	sp, r7
 80022a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022aa:	4770      	bx	lr

080022ac <LL_GPIO_SetPinPull>:
{
 80022ac:	b480      	push	{r7}
 80022ae:	b08b      	sub	sp, #44	@ 0x2c
 80022b0:	af00      	add	r7, sp, #0
 80022b2:	60f8      	str	r0, [r7, #12]
 80022b4:	60b9      	str	r1, [r7, #8]
 80022b6:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->PUPDR, (GPIO_PUPDR_PUPDR0 << (POSITION_VAL(Pin) * 2U)), (Pull << (POSITION_VAL(Pin) * 2U)));
 80022b8:	68fb      	ldr	r3, [r7, #12]
 80022ba:	68da      	ldr	r2, [r3, #12]
 80022bc:	68bb      	ldr	r3, [r7, #8]
 80022be:	617b      	str	r3, [r7, #20]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80022c0:	697b      	ldr	r3, [r7, #20]
 80022c2:	fa93 f3a3 	rbit	r3, r3
 80022c6:	613b      	str	r3, [r7, #16]
  return result;
 80022c8:	693b      	ldr	r3, [r7, #16]
 80022ca:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 80022cc:	69bb      	ldr	r3, [r7, #24]
 80022ce:	2b00      	cmp	r3, #0
 80022d0:	d101      	bne.n	80022d6 <LL_GPIO_SetPinPull+0x2a>
    return 32U;
 80022d2:	2320      	movs	r3, #32
 80022d4:	e003      	b.n	80022de <LL_GPIO_SetPinPull+0x32>
  return __builtin_clz(value);
 80022d6:	69bb      	ldr	r3, [r7, #24]
 80022d8:	fab3 f383 	clz	r3, r3
 80022dc:	b2db      	uxtb	r3, r3
 80022de:	005b      	lsls	r3, r3, #1
 80022e0:	2103      	movs	r1, #3
 80022e2:	fa01 f303 	lsl.w	r3, r1, r3
 80022e6:	43db      	mvns	r3, r3
 80022e8:	401a      	ands	r2, r3
 80022ea:	68bb      	ldr	r3, [r7, #8]
 80022ec:	623b      	str	r3, [r7, #32]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80022ee:	6a3b      	ldr	r3, [r7, #32]
 80022f0:	fa93 f3a3 	rbit	r3, r3
 80022f4:	61fb      	str	r3, [r7, #28]
  return result;
 80022f6:	69fb      	ldr	r3, [r7, #28]
 80022f8:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 80022fa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80022fc:	2b00      	cmp	r3, #0
 80022fe:	d101      	bne.n	8002304 <LL_GPIO_SetPinPull+0x58>
    return 32U;
 8002300:	2320      	movs	r3, #32
 8002302:	e003      	b.n	800230c <LL_GPIO_SetPinPull+0x60>
  return __builtin_clz(value);
 8002304:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002306:	fab3 f383 	clz	r3, r3
 800230a:	b2db      	uxtb	r3, r3
 800230c:	005b      	lsls	r3, r3, #1
 800230e:	6879      	ldr	r1, [r7, #4]
 8002310:	fa01 f303 	lsl.w	r3, r1, r3
 8002314:	431a      	orrs	r2, r3
 8002316:	68fb      	ldr	r3, [r7, #12]
 8002318:	60da      	str	r2, [r3, #12]
}
 800231a:	bf00      	nop
 800231c:	372c      	adds	r7, #44	@ 0x2c
 800231e:	46bd      	mov	sp, r7
 8002320:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002324:	4770      	bx	lr

08002326 <LL_GPIO_SetAFPin_0_7>:
{
 8002326:	b480      	push	{r7}
 8002328:	b08b      	sub	sp, #44	@ 0x2c
 800232a:	af00      	add	r7, sp, #0
 800232c:	60f8      	str	r0, [r7, #12]
 800232e:	60b9      	str	r1, [r7, #8]
 8002330:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->AFR[0], (GPIO_AFRL_AFSEL0 << (POSITION_VAL(Pin) * 4U)),
 8002332:	68fb      	ldr	r3, [r7, #12]
 8002334:	6a1a      	ldr	r2, [r3, #32]
 8002336:	68bb      	ldr	r3, [r7, #8]
 8002338:	617b      	str	r3, [r7, #20]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800233a:	697b      	ldr	r3, [r7, #20]
 800233c:	fa93 f3a3 	rbit	r3, r3
 8002340:	613b      	str	r3, [r7, #16]
  return result;
 8002342:	693b      	ldr	r3, [r7, #16]
 8002344:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8002346:	69bb      	ldr	r3, [r7, #24]
 8002348:	2b00      	cmp	r3, #0
 800234a:	d101      	bne.n	8002350 <LL_GPIO_SetAFPin_0_7+0x2a>
    return 32U;
 800234c:	2320      	movs	r3, #32
 800234e:	e003      	b.n	8002358 <LL_GPIO_SetAFPin_0_7+0x32>
  return __builtin_clz(value);
 8002350:	69bb      	ldr	r3, [r7, #24]
 8002352:	fab3 f383 	clz	r3, r3
 8002356:	b2db      	uxtb	r3, r3
 8002358:	009b      	lsls	r3, r3, #2
 800235a:	210f      	movs	r1, #15
 800235c:	fa01 f303 	lsl.w	r3, r1, r3
 8002360:	43db      	mvns	r3, r3
 8002362:	401a      	ands	r2, r3
 8002364:	68bb      	ldr	r3, [r7, #8]
 8002366:	623b      	str	r3, [r7, #32]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002368:	6a3b      	ldr	r3, [r7, #32]
 800236a:	fa93 f3a3 	rbit	r3, r3
 800236e:	61fb      	str	r3, [r7, #28]
  return result;
 8002370:	69fb      	ldr	r3, [r7, #28]
 8002372:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 8002374:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002376:	2b00      	cmp	r3, #0
 8002378:	d101      	bne.n	800237e <LL_GPIO_SetAFPin_0_7+0x58>
    return 32U;
 800237a:	2320      	movs	r3, #32
 800237c:	e003      	b.n	8002386 <LL_GPIO_SetAFPin_0_7+0x60>
  return __builtin_clz(value);
 800237e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002380:	fab3 f383 	clz	r3, r3
 8002384:	b2db      	uxtb	r3, r3
 8002386:	009b      	lsls	r3, r3, #2
 8002388:	6879      	ldr	r1, [r7, #4]
 800238a:	fa01 f303 	lsl.w	r3, r1, r3
 800238e:	431a      	orrs	r2, r3
 8002390:	68fb      	ldr	r3, [r7, #12]
 8002392:	621a      	str	r2, [r3, #32]
}
 8002394:	bf00      	nop
 8002396:	372c      	adds	r7, #44	@ 0x2c
 8002398:	46bd      	mov	sp, r7
 800239a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800239e:	4770      	bx	lr

080023a0 <LL_GPIO_SetAFPin_8_15>:
{
 80023a0:	b480      	push	{r7}
 80023a2:	b08b      	sub	sp, #44	@ 0x2c
 80023a4:	af00      	add	r7, sp, #0
 80023a6:	60f8      	str	r0, [r7, #12]
 80023a8:	60b9      	str	r1, [r7, #8]
 80023aa:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->AFR[1], (GPIO_AFRH_AFSEL8 << (POSITION_VAL(Pin >> 8U) * 4U)),
 80023ac:	68fb      	ldr	r3, [r7, #12]
 80023ae:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80023b0:	68bb      	ldr	r3, [r7, #8]
 80023b2:	0a1b      	lsrs	r3, r3, #8
 80023b4:	617b      	str	r3, [r7, #20]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80023b6:	697b      	ldr	r3, [r7, #20]
 80023b8:	fa93 f3a3 	rbit	r3, r3
 80023bc:	613b      	str	r3, [r7, #16]
  return result;
 80023be:	693b      	ldr	r3, [r7, #16]
 80023c0:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 80023c2:	69bb      	ldr	r3, [r7, #24]
 80023c4:	2b00      	cmp	r3, #0
 80023c6:	d101      	bne.n	80023cc <LL_GPIO_SetAFPin_8_15+0x2c>
    return 32U;
 80023c8:	2320      	movs	r3, #32
 80023ca:	e003      	b.n	80023d4 <LL_GPIO_SetAFPin_8_15+0x34>
  return __builtin_clz(value);
 80023cc:	69bb      	ldr	r3, [r7, #24]
 80023ce:	fab3 f383 	clz	r3, r3
 80023d2:	b2db      	uxtb	r3, r3
 80023d4:	009b      	lsls	r3, r3, #2
 80023d6:	210f      	movs	r1, #15
 80023d8:	fa01 f303 	lsl.w	r3, r1, r3
 80023dc:	43db      	mvns	r3, r3
 80023de:	401a      	ands	r2, r3
 80023e0:	68bb      	ldr	r3, [r7, #8]
 80023e2:	0a1b      	lsrs	r3, r3, #8
 80023e4:	623b      	str	r3, [r7, #32]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80023e6:	6a3b      	ldr	r3, [r7, #32]
 80023e8:	fa93 f3a3 	rbit	r3, r3
 80023ec:	61fb      	str	r3, [r7, #28]
  return result;
 80023ee:	69fb      	ldr	r3, [r7, #28]
 80023f0:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 80023f2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80023f4:	2b00      	cmp	r3, #0
 80023f6:	d101      	bne.n	80023fc <LL_GPIO_SetAFPin_8_15+0x5c>
    return 32U;
 80023f8:	2320      	movs	r3, #32
 80023fa:	e003      	b.n	8002404 <LL_GPIO_SetAFPin_8_15+0x64>
  return __builtin_clz(value);
 80023fc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80023fe:	fab3 f383 	clz	r3, r3
 8002402:	b2db      	uxtb	r3, r3
 8002404:	009b      	lsls	r3, r3, #2
 8002406:	6879      	ldr	r1, [r7, #4]
 8002408:	fa01 f303 	lsl.w	r3, r1, r3
 800240c:	431a      	orrs	r2, r3
 800240e:	68fb      	ldr	r3, [r7, #12]
 8002410:	625a      	str	r2, [r3, #36]	@ 0x24
}
 8002412:	bf00      	nop
 8002414:	372c      	adds	r7, #44	@ 0x2c
 8002416:	46bd      	mov	sp, r7
 8002418:	f85d 7b04 	ldr.w	r7, [sp], #4
 800241c:	4770      	bx	lr

0800241e <LL_GPIO_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: GPIO registers are initialized according to GPIO_InitStruct content
  *          - ERROR:   Not applicable
  */
ErrorStatus LL_GPIO_Init(GPIO_TypeDef *GPIOx, LL_GPIO_InitTypeDef *GPIO_InitStruct)
{
 800241e:	b580      	push	{r7, lr}
 8002420:	b08a      	sub	sp, #40	@ 0x28
 8002422:	af00      	add	r7, sp, #0
 8002424:	6078      	str	r0, [r7, #4]
 8002426:	6039      	str	r1, [r7, #0]
  uint32_t pinpos     = 0x00000000U;
 8002428:	2300      	movs	r3, #0
 800242a:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t currentpin = 0x00000000U;
 800242c:	2300      	movs	r3, #0
 800242e:	623b      	str	r3, [r7, #32]
  assert_param(IS_LL_GPIO_MODE(GPIO_InitStruct->Mode));
  assert_param(IS_LL_GPIO_PULL(GPIO_InitStruct->Pull));

  /* ------------------------- Configure the port pins ---------------- */
  /* Initialize  pinpos on first pin set */
  pinpos = POSITION_VAL(GPIO_InitStruct->Pin);
 8002430:	683b      	ldr	r3, [r7, #0]
 8002432:	681b      	ldr	r3, [r3, #0]
 8002434:	61bb      	str	r3, [r7, #24]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002436:	69bb      	ldr	r3, [r7, #24]
 8002438:	fa93 f3a3 	rbit	r3, r3
 800243c:	617b      	str	r3, [r7, #20]
  return result;
 800243e:	697b      	ldr	r3, [r7, #20]
 8002440:	61fb      	str	r3, [r7, #28]
  if (value == 0U)
 8002442:	69fb      	ldr	r3, [r7, #28]
 8002444:	2b00      	cmp	r3, #0
 8002446:	d101      	bne.n	800244c <LL_GPIO_Init+0x2e>
    return 32U;
 8002448:	2320      	movs	r3, #32
 800244a:	e003      	b.n	8002454 <LL_GPIO_Init+0x36>
  return __builtin_clz(value);
 800244c:	69fb      	ldr	r3, [r7, #28]
 800244e:	fab3 f383 	clz	r3, r3
 8002452:	b2db      	uxtb	r3, r3
 8002454:	627b      	str	r3, [r7, #36]	@ 0x24
  
  /* Configure the port pins */
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00000000U)
 8002456:	e057      	b.n	8002508 <LL_GPIO_Init+0xea>
  {
    /* Get current io position */
    currentpin = (GPIO_InitStruct->Pin) & (0x00000001U << pinpos);
 8002458:	683b      	ldr	r3, [r7, #0]
 800245a:	681a      	ldr	r2, [r3, #0]
 800245c:	2101      	movs	r1, #1
 800245e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002460:	fa01 f303 	lsl.w	r3, r1, r3
 8002464:	4013      	ands	r3, r2
 8002466:	623b      	str	r3, [r7, #32]
    
    if (currentpin)
 8002468:	6a3b      	ldr	r3, [r7, #32]
 800246a:	2b00      	cmp	r3, #0
 800246c:	d049      	beq.n	8002502 <LL_GPIO_Init+0xe4>
    {
      
      if ((GPIO_InitStruct->Mode == LL_GPIO_MODE_OUTPUT) || (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE))
 800246e:	683b      	ldr	r3, [r7, #0]
 8002470:	685b      	ldr	r3, [r3, #4]
 8002472:	2b01      	cmp	r3, #1
 8002474:	d003      	beq.n	800247e <LL_GPIO_Init+0x60>
 8002476:	683b      	ldr	r3, [r7, #0]
 8002478:	685b      	ldr	r3, [r3, #4]
 800247a:	2b02      	cmp	r3, #2
 800247c:	d10d      	bne.n	800249a <LL_GPIO_Init+0x7c>
      {
        /* Check Speed mode parameters */
        assert_param(IS_LL_GPIO_SPEED(GPIO_InitStruct->Speed));
        
        /* Speed mode configuration */
        LL_GPIO_SetPinSpeed(GPIOx, currentpin, GPIO_InitStruct->Speed);
 800247e:	683b      	ldr	r3, [r7, #0]
 8002480:	689b      	ldr	r3, [r3, #8]
 8002482:	461a      	mov	r2, r3
 8002484:	6a39      	ldr	r1, [r7, #32]
 8002486:	6878      	ldr	r0, [r7, #4]
 8002488:	f7ff fed3 	bl	8002232 <LL_GPIO_SetPinSpeed>
        
        /* Check Output mode parameters */
        assert_param(IS_LL_GPIO_OUTPUT_TYPE(GPIO_InitStruct->OutputType));
        
        /* Output mode configuration*/
        LL_GPIO_SetPinOutputType(GPIOx, currentpin, GPIO_InitStruct->OutputType);
 800248c:	683b      	ldr	r3, [r7, #0]
 800248e:	68db      	ldr	r3, [r3, #12]
 8002490:	461a      	mov	r2, r3
 8002492:	6a39      	ldr	r1, [r7, #32]
 8002494:	6878      	ldr	r0, [r7, #4]
 8002496:	f7ff feb4 	bl	8002202 <LL_GPIO_SetPinOutputType>
      }
      
      /* Pull-up Pull down resistor configuration*/
      LL_GPIO_SetPinPull(GPIOx, currentpin, GPIO_InitStruct->Pull);
 800249a:	683b      	ldr	r3, [r7, #0]
 800249c:	691b      	ldr	r3, [r3, #16]
 800249e:	461a      	mov	r2, r3
 80024a0:	6a39      	ldr	r1, [r7, #32]
 80024a2:	6878      	ldr	r0, [r7, #4]
 80024a4:	f7ff ff02 	bl	80022ac <LL_GPIO_SetPinPull>
      
      if (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE)
 80024a8:	683b      	ldr	r3, [r7, #0]
 80024aa:	685b      	ldr	r3, [r3, #4]
 80024ac:	2b02      	cmp	r3, #2
 80024ae:	d121      	bne.n	80024f4 <LL_GPIO_Init+0xd6>
 80024b0:	6a3b      	ldr	r3, [r7, #32]
 80024b2:	60fb      	str	r3, [r7, #12]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80024b4:	68fb      	ldr	r3, [r7, #12]
 80024b6:	fa93 f3a3 	rbit	r3, r3
 80024ba:	60bb      	str	r3, [r7, #8]
  return result;
 80024bc:	68bb      	ldr	r3, [r7, #8]
 80024be:	613b      	str	r3, [r7, #16]
  if (value == 0U)
 80024c0:	693b      	ldr	r3, [r7, #16]
 80024c2:	2b00      	cmp	r3, #0
 80024c4:	d101      	bne.n	80024ca <LL_GPIO_Init+0xac>
    return 32U;
 80024c6:	2320      	movs	r3, #32
 80024c8:	e003      	b.n	80024d2 <LL_GPIO_Init+0xb4>
  return __builtin_clz(value);
 80024ca:	693b      	ldr	r3, [r7, #16]
 80024cc:	fab3 f383 	clz	r3, r3
 80024d0:	b2db      	uxtb	r3, r3
      {
        /* Check Alternate parameter */
        assert_param(IS_LL_GPIO_ALTERNATE(GPIO_InitStruct->Alternate));
        
        /* Speed mode configuration */
        if (POSITION_VAL(currentpin) < 0x00000008U)
 80024d2:	2b07      	cmp	r3, #7
 80024d4:	d807      	bhi.n	80024e6 <LL_GPIO_Init+0xc8>
        {
          LL_GPIO_SetAFPin_0_7(GPIOx, currentpin, GPIO_InitStruct->Alternate);
 80024d6:	683b      	ldr	r3, [r7, #0]
 80024d8:	695b      	ldr	r3, [r3, #20]
 80024da:	461a      	mov	r2, r3
 80024dc:	6a39      	ldr	r1, [r7, #32]
 80024de:	6878      	ldr	r0, [r7, #4]
 80024e0:	f7ff ff21 	bl	8002326 <LL_GPIO_SetAFPin_0_7>
 80024e4:	e006      	b.n	80024f4 <LL_GPIO_Init+0xd6>
        }
        else
        {
          LL_GPIO_SetAFPin_8_15(GPIOx, currentpin, GPIO_InitStruct->Alternate);
 80024e6:	683b      	ldr	r3, [r7, #0]
 80024e8:	695b      	ldr	r3, [r3, #20]
 80024ea:	461a      	mov	r2, r3
 80024ec:	6a39      	ldr	r1, [r7, #32]
 80024ee:	6878      	ldr	r0, [r7, #4]
 80024f0:	f7ff ff56 	bl	80023a0 <LL_GPIO_SetAFPin_8_15>
        }
      }
      
      /* Pin Mode configuration */
      LL_GPIO_SetPinMode(GPIOx, currentpin, GPIO_InitStruct->Mode);
 80024f4:	683b      	ldr	r3, [r7, #0]
 80024f6:	685b      	ldr	r3, [r3, #4]
 80024f8:	461a      	mov	r2, r3
 80024fa:	6a39      	ldr	r1, [r7, #32]
 80024fc:	6878      	ldr	r0, [r7, #4]
 80024fe:	f7ff fe43 	bl	8002188 <LL_GPIO_SetPinMode>
    }
    pinpos++;
 8002502:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002504:	3301      	adds	r3, #1
 8002506:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00000000U)
 8002508:	683b      	ldr	r3, [r7, #0]
 800250a:	681a      	ldr	r2, [r3, #0]
 800250c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800250e:	fa22 f303 	lsr.w	r3, r2, r3
 8002512:	2b00      	cmp	r3, #0
 8002514:	d1a0      	bne.n	8002458 <LL_GPIO_Init+0x3a>
  }

  return (SUCCESS);
 8002516:	2300      	movs	r3, #0
}
 8002518:	4618      	mov	r0, r3
 800251a:	3728      	adds	r7, #40	@ 0x28
 800251c:	46bd      	mov	sp, r7
 800251e:	bd80      	pop	{r7, pc}

08002520 <LL_RCC_GetSysClkSource>:
{
 8002520:	b480      	push	{r7}
 8002522:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 8002524:	4b04      	ldr	r3, [pc, #16]	@ (8002538 <LL_RCC_GetSysClkSource+0x18>)
 8002526:	689b      	ldr	r3, [r3, #8]
 8002528:	f003 030c 	and.w	r3, r3, #12
}
 800252c:	4618      	mov	r0, r3
 800252e:	46bd      	mov	sp, r7
 8002530:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002534:	4770      	bx	lr
 8002536:	bf00      	nop
 8002538:	40023800 	.word	0x40023800

0800253c <LL_RCC_GetAHBPrescaler>:
{
 800253c:	b480      	push	{r7}
 800253e:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE));
 8002540:	4b04      	ldr	r3, [pc, #16]	@ (8002554 <LL_RCC_GetAHBPrescaler+0x18>)
 8002542:	689b      	ldr	r3, [r3, #8]
 8002544:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
}
 8002548:	4618      	mov	r0, r3
 800254a:	46bd      	mov	sp, r7
 800254c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002550:	4770      	bx	lr
 8002552:	bf00      	nop
 8002554:	40023800 	.word	0x40023800

08002558 <LL_RCC_GetAPB1Prescaler>:
{
 8002558:	b480      	push	{r7}
 800255a:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1));
 800255c:	4b04      	ldr	r3, [pc, #16]	@ (8002570 <LL_RCC_GetAPB1Prescaler+0x18>)
 800255e:	689b      	ldr	r3, [r3, #8]
 8002560:	f403 53e0 	and.w	r3, r3, #7168	@ 0x1c00
}
 8002564:	4618      	mov	r0, r3
 8002566:	46bd      	mov	sp, r7
 8002568:	f85d 7b04 	ldr.w	r7, [sp], #4
 800256c:	4770      	bx	lr
 800256e:	bf00      	nop
 8002570:	40023800 	.word	0x40023800

08002574 <LL_RCC_GetAPB2Prescaler>:
{
 8002574:	b480      	push	{r7}
 8002576:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2));
 8002578:	4b04      	ldr	r3, [pc, #16]	@ (800258c <LL_RCC_GetAPB2Prescaler+0x18>)
 800257a:	689b      	ldr	r3, [r3, #8]
 800257c:	f403 4360 	and.w	r3, r3, #57344	@ 0xe000
}
 8002580:	4618      	mov	r0, r3
 8002582:	46bd      	mov	sp, r7
 8002584:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002588:	4770      	bx	lr
 800258a:	bf00      	nop
 800258c:	40023800 	.word	0x40023800

08002590 <LL_RCC_PLL_GetMainSource>:
  * @retval Returned value can be one of the following values:
  *         @arg @ref LL_RCC_PLLSOURCE_HSI
  *         @arg @ref LL_RCC_PLLSOURCE_HSE
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetMainSource(void)
{
 8002590:	b480      	push	{r7}
 8002592:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC));
 8002594:	4b04      	ldr	r3, [pc, #16]	@ (80025a8 <LL_RCC_PLL_GetMainSource+0x18>)
 8002596:	685b      	ldr	r3, [r3, #4]
 8002598:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
}
 800259c:	4618      	mov	r0, r3
 800259e:	46bd      	mov	sp, r7
 80025a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025a4:	4770      	bx	lr
 80025a6:	bf00      	nop
 80025a8:	40023800 	.word	0x40023800

080025ac <LL_RCC_PLL_GetN>:
  * @retval Between 50/192(*) and 432
  *
  *         (*) value not defined in all devices.
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetN(void)
{
 80025ac:	b480      	push	{r7}
 80025ae:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >>  RCC_PLLCFGR_PLLN_Pos);
 80025b0:	4b04      	ldr	r3, [pc, #16]	@ (80025c4 <LL_RCC_PLL_GetN+0x18>)
 80025b2:	685b      	ldr	r3, [r3, #4]
 80025b4:	099b      	lsrs	r3, r3, #6
 80025b6:	f3c3 0308 	ubfx	r3, r3, #0, #9
}
 80025ba:	4618      	mov	r0, r3
 80025bc:	46bd      	mov	sp, r7
 80025be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025c2:	4770      	bx	lr
 80025c4:	40023800 	.word	0x40023800

080025c8 <LL_RCC_PLL_GetP>:
  *         @arg @ref LL_RCC_PLLP_DIV_4
  *         @arg @ref LL_RCC_PLLP_DIV_6
  *         @arg @ref LL_RCC_PLLP_DIV_8
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetP(void)
{
 80025c8:	b480      	push	{r7}
 80025ca:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLP));
 80025cc:	4b04      	ldr	r3, [pc, #16]	@ (80025e0 <LL_RCC_PLL_GetP+0x18>)
 80025ce:	685b      	ldr	r3, [r3, #4]
 80025d0:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
}
 80025d4:	4618      	mov	r0, r3
 80025d6:	46bd      	mov	sp, r7
 80025d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025dc:	4770      	bx	lr
 80025de:	bf00      	nop
 80025e0:	40023800 	.word	0x40023800

080025e4 <LL_RCC_PLL_GetDivider>:
  *         @arg @ref LL_RCC_PLLM_DIV_61
  *         @arg @ref LL_RCC_PLLM_DIV_62
  *         @arg @ref LL_RCC_PLLM_DIV_63
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetDivider(void)
{
 80025e4:	b480      	push	{r7}
 80025e6:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM));
 80025e8:	4b04      	ldr	r3, [pc, #16]	@ (80025fc <LL_RCC_PLL_GetDivider+0x18>)
 80025ea:	685b      	ldr	r3, [r3, #4]
 80025ec:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
}
 80025f0:	4618      	mov	r0, r3
 80025f2:	46bd      	mov	sp, r7
 80025f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025f8:	4770      	bx	lr
 80025fa:	bf00      	nop
 80025fc:	40023800 	.word	0x40023800

08002600 <LL_RCC_GetSystemClocksFreq>:
  *         configuration based on this function will be incorrect.
  * @param  RCC_Clocks pointer to a @ref LL_RCC_ClocksTypeDef structure which will hold the clocks frequencies
  * @retval None
  */
void LL_RCC_GetSystemClocksFreq(LL_RCC_ClocksTypeDef *RCC_Clocks)
{
 8002600:	b580      	push	{r7, lr}
 8002602:	b082      	sub	sp, #8
 8002604:	af00      	add	r7, sp, #0
 8002606:	6078      	str	r0, [r7, #4]
  /* Get SYSCLK frequency */
  RCC_Clocks->SYSCLK_Frequency = RCC_GetSystemClockFreq();
 8002608:	f000 f820 	bl	800264c <RCC_GetSystemClockFreq>
 800260c:	4602      	mov	r2, r0
 800260e:	687b      	ldr	r3, [r7, #4]
 8002610:	601a      	str	r2, [r3, #0]

  /* HCLK clock frequency */
  RCC_Clocks->HCLK_Frequency   = RCC_GetHCLKClockFreq(RCC_Clocks->SYSCLK_Frequency);
 8002612:	687b      	ldr	r3, [r7, #4]
 8002614:	681b      	ldr	r3, [r3, #0]
 8002616:	4618      	mov	r0, r3
 8002618:	f000 f840 	bl	800269c <RCC_GetHCLKClockFreq>
 800261c:	4602      	mov	r2, r0
 800261e:	687b      	ldr	r3, [r7, #4]
 8002620:	605a      	str	r2, [r3, #4]

  /* PCLK1 clock frequency */
  RCC_Clocks->PCLK1_Frequency  = RCC_GetPCLK1ClockFreq(RCC_Clocks->HCLK_Frequency);
 8002622:	687b      	ldr	r3, [r7, #4]
 8002624:	685b      	ldr	r3, [r3, #4]
 8002626:	4618      	mov	r0, r3
 8002628:	f000 f84e 	bl	80026c8 <RCC_GetPCLK1ClockFreq>
 800262c:	4602      	mov	r2, r0
 800262e:	687b      	ldr	r3, [r7, #4]
 8002630:	609a      	str	r2, [r3, #8]

  /* PCLK2 clock frequency */
  RCC_Clocks->PCLK2_Frequency  = RCC_GetPCLK2ClockFreq(RCC_Clocks->HCLK_Frequency);
 8002632:	687b      	ldr	r3, [r7, #4]
 8002634:	685b      	ldr	r3, [r3, #4]
 8002636:	4618      	mov	r0, r3
 8002638:	f000 f85a 	bl	80026f0 <RCC_GetPCLK2ClockFreq>
 800263c:	4602      	mov	r2, r0
 800263e:	687b      	ldr	r3, [r7, #4]
 8002640:	60da      	str	r2, [r3, #12]
}
 8002642:	bf00      	nop
 8002644:	3708      	adds	r7, #8
 8002646:	46bd      	mov	sp, r7
 8002648:	bd80      	pop	{r7, pc}
	...

0800264c <RCC_GetSystemClockFreq>:
/**
  * @brief  Return SYSTEM clock frequency
  * @retval SYSTEM clock frequency (in Hz)
  */
uint32_t RCC_GetSystemClockFreq(void)
{
 800264c:	b580      	push	{r7, lr}
 800264e:	b082      	sub	sp, #8
 8002650:	af00      	add	r7, sp, #0
  uint32_t frequency = 0U;
 8002652:	2300      	movs	r3, #0
 8002654:	607b      	str	r3, [r7, #4]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (LL_RCC_GetSysClkSource())
 8002656:	f7ff ff63 	bl	8002520 <LL_RCC_GetSysClkSource>
 800265a:	4603      	mov	r3, r0
 800265c:	2b08      	cmp	r3, #8
 800265e:	d00c      	beq.n	800267a <RCC_GetSystemClockFreq+0x2e>
 8002660:	2b08      	cmp	r3, #8
 8002662:	d80f      	bhi.n	8002684 <RCC_GetSystemClockFreq+0x38>
 8002664:	2b00      	cmp	r3, #0
 8002666:	d002      	beq.n	800266e <RCC_GetSystemClockFreq+0x22>
 8002668:	2b04      	cmp	r3, #4
 800266a:	d003      	beq.n	8002674 <RCC_GetSystemClockFreq+0x28>
 800266c:	e00a      	b.n	8002684 <RCC_GetSystemClockFreq+0x38>
  {
    case LL_RCC_SYS_CLKSOURCE_STATUS_HSI:  /* HSI used as system clock  source */
      frequency = HSI_VALUE;
 800266e:	4b09      	ldr	r3, [pc, #36]	@ (8002694 <RCC_GetSystemClockFreq+0x48>)
 8002670:	607b      	str	r3, [r7, #4]
      break;
 8002672:	e00a      	b.n	800268a <RCC_GetSystemClockFreq+0x3e>

    case LL_RCC_SYS_CLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
      frequency = HSE_VALUE;
 8002674:	4b08      	ldr	r3, [pc, #32]	@ (8002698 <RCC_GetSystemClockFreq+0x4c>)
 8002676:	607b      	str	r3, [r7, #4]
      break;
 8002678:	e007      	b.n	800268a <RCC_GetSystemClockFreq+0x3e>

    case LL_RCC_SYS_CLKSOURCE_STATUS_PLL:  /* PLL used as system clock  source */
      frequency = RCC_PLL_GetFreqDomain_SYS(LL_RCC_SYS_CLKSOURCE_STATUS_PLL);
 800267a:	2008      	movs	r0, #8
 800267c:	f000 f84c 	bl	8002718 <RCC_PLL_GetFreqDomain_SYS>
 8002680:	6078      	str	r0, [r7, #4]
      break;
 8002682:	e002      	b.n	800268a <RCC_GetSystemClockFreq+0x3e>
      frequency = RCC_PLL_GetFreqDomain_SYS(LL_RCC_SYS_CLKSOURCE_STATUS_PLLR);
      break;
#endif /* RCC_PLLR_SYSCLK_SUPPORT */

    default:
      frequency = HSI_VALUE;
 8002684:	4b03      	ldr	r3, [pc, #12]	@ (8002694 <RCC_GetSystemClockFreq+0x48>)
 8002686:	607b      	str	r3, [r7, #4]
      break;
 8002688:	bf00      	nop
  }

  return frequency;
 800268a:	687b      	ldr	r3, [r7, #4]
}
 800268c:	4618      	mov	r0, r3
 800268e:	3708      	adds	r7, #8
 8002690:	46bd      	mov	sp, r7
 8002692:	bd80      	pop	{r7, pc}
 8002694:	00f42400 	.word	0x00f42400
 8002698:	007a1200 	.word	0x007a1200

0800269c <RCC_GetHCLKClockFreq>:
  * @brief  Return HCLK clock frequency
  * @param  SYSCLK_Frequency SYSCLK clock frequency
  * @retval HCLK clock frequency (in Hz)
  */
uint32_t RCC_GetHCLKClockFreq(uint32_t SYSCLK_Frequency)
{
 800269c:	b580      	push	{r7, lr}
 800269e:	b082      	sub	sp, #8
 80026a0:	af00      	add	r7, sp, #0
 80026a2:	6078      	str	r0, [r7, #4]
  /* HCLK clock frequency */
  return __LL_RCC_CALC_HCLK_FREQ(SYSCLK_Frequency, LL_RCC_GetAHBPrescaler());
 80026a4:	f7ff ff4a 	bl	800253c <LL_RCC_GetAHBPrescaler>
 80026a8:	4603      	mov	r3, r0
 80026aa:	091b      	lsrs	r3, r3, #4
 80026ac:	f003 030f 	and.w	r3, r3, #15
 80026b0:	4a04      	ldr	r2, [pc, #16]	@ (80026c4 <RCC_GetHCLKClockFreq+0x28>)
 80026b2:	5cd3      	ldrb	r3, [r2, r3]
 80026b4:	461a      	mov	r2, r3
 80026b6:	687b      	ldr	r3, [r7, #4]
 80026b8:	40d3      	lsrs	r3, r2
}
 80026ba:	4618      	mov	r0, r3
 80026bc:	3708      	adds	r7, #8
 80026be:	46bd      	mov	sp, r7
 80026c0:	bd80      	pop	{r7, pc}
 80026c2:	bf00      	nop
 80026c4:	080078dc 	.word	0x080078dc

080026c8 <RCC_GetPCLK1ClockFreq>:
  * @brief  Return PCLK1 clock frequency
  * @param  HCLK_Frequency HCLK clock frequency
  * @retval PCLK1 clock frequency (in Hz)
  */
uint32_t RCC_GetPCLK1ClockFreq(uint32_t HCLK_Frequency)
{
 80026c8:	b580      	push	{r7, lr}
 80026ca:	b082      	sub	sp, #8
 80026cc:	af00      	add	r7, sp, #0
 80026ce:	6078      	str	r0, [r7, #4]
  /* PCLK1 clock frequency */
  return __LL_RCC_CALC_PCLK1_FREQ(HCLK_Frequency, LL_RCC_GetAPB1Prescaler());
 80026d0:	f7ff ff42 	bl	8002558 <LL_RCC_GetAPB1Prescaler>
 80026d4:	4603      	mov	r3, r0
 80026d6:	0a9b      	lsrs	r3, r3, #10
 80026d8:	4a04      	ldr	r2, [pc, #16]	@ (80026ec <RCC_GetPCLK1ClockFreq+0x24>)
 80026da:	5cd3      	ldrb	r3, [r2, r3]
 80026dc:	461a      	mov	r2, r3
 80026de:	687b      	ldr	r3, [r7, #4]
 80026e0:	40d3      	lsrs	r3, r2
}
 80026e2:	4618      	mov	r0, r3
 80026e4:	3708      	adds	r7, #8
 80026e6:	46bd      	mov	sp, r7
 80026e8:	bd80      	pop	{r7, pc}
 80026ea:	bf00      	nop
 80026ec:	080078ec 	.word	0x080078ec

080026f0 <RCC_GetPCLK2ClockFreq>:
  * @brief  Return PCLK2 clock frequency
  * @param  HCLK_Frequency HCLK clock frequency
  * @retval PCLK2 clock frequency (in Hz)
  */
uint32_t RCC_GetPCLK2ClockFreq(uint32_t HCLK_Frequency)
{
 80026f0:	b580      	push	{r7, lr}
 80026f2:	b082      	sub	sp, #8
 80026f4:	af00      	add	r7, sp, #0
 80026f6:	6078      	str	r0, [r7, #4]
  /* PCLK2 clock frequency */
  return __LL_RCC_CALC_PCLK2_FREQ(HCLK_Frequency, LL_RCC_GetAPB2Prescaler());
 80026f8:	f7ff ff3c 	bl	8002574 <LL_RCC_GetAPB2Prescaler>
 80026fc:	4603      	mov	r3, r0
 80026fe:	0b5b      	lsrs	r3, r3, #13
 8002700:	4a04      	ldr	r2, [pc, #16]	@ (8002714 <RCC_GetPCLK2ClockFreq+0x24>)
 8002702:	5cd3      	ldrb	r3, [r2, r3]
 8002704:	461a      	mov	r2, r3
 8002706:	687b      	ldr	r3, [r7, #4]
 8002708:	40d3      	lsrs	r3, r2
}
 800270a:	4618      	mov	r0, r3
 800270c:	3708      	adds	r7, #8
 800270e:	46bd      	mov	sp, r7
 8002710:	bd80      	pop	{r7, pc}
 8002712:	bf00      	nop
 8002714:	080078ec 	.word	0x080078ec

08002718 <RCC_PLL_GetFreqDomain_SYS>:
  * @brief  Return PLL clock frequency used for system domain
  * @param  SYSCLK_Source System clock source
  * @retval PLL clock frequency (in Hz)
  */
uint32_t RCC_PLL_GetFreqDomain_SYS(uint32_t SYSCLK_Source)
{
 8002718:	b590      	push	{r4, r7, lr}
 800271a:	b087      	sub	sp, #28
 800271c:	af00      	add	r7, sp, #0
 800271e:	6078      	str	r0, [r7, #4]
  uint32_t pllinputfreq = 0U;
 8002720:	2300      	movs	r3, #0
 8002722:	617b      	str	r3, [r7, #20]
  uint32_t pllsource = 0U;
 8002724:	2300      	movs	r3, #0
 8002726:	60fb      	str	r3, [r7, #12]
  uint32_t plloutputfreq = 0U;
 8002728:	2300      	movs	r3, #0
 800272a:	613b      	str	r3, [r7, #16]

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
     SYSCLK = PLL_VCO / (PLLP or PLLR)
  */
  pllsource = LL_RCC_PLL_GetMainSource();
 800272c:	f7ff ff30 	bl	8002590 <LL_RCC_PLL_GetMainSource>
 8002730:	60f8      	str	r0, [r7, #12]

  switch (pllsource)
 8002732:	68fb      	ldr	r3, [r7, #12]
 8002734:	2b00      	cmp	r3, #0
 8002736:	d004      	beq.n	8002742 <RCC_PLL_GetFreqDomain_SYS+0x2a>
 8002738:	68fb      	ldr	r3, [r7, #12]
 800273a:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800273e:	d003      	beq.n	8002748 <RCC_PLL_GetFreqDomain_SYS+0x30>
 8002740:	e005      	b.n	800274e <RCC_PLL_GetFreqDomain_SYS+0x36>
  {
    case LL_RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllinputfreq = HSI_VALUE;
 8002742:	4b12      	ldr	r3, [pc, #72]	@ (800278c <RCC_PLL_GetFreqDomain_SYS+0x74>)
 8002744:	617b      	str	r3, [r7, #20]
      break;
 8002746:	e005      	b.n	8002754 <RCC_PLL_GetFreqDomain_SYS+0x3c>

    case LL_RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllinputfreq = HSE_VALUE;
 8002748:	4b11      	ldr	r3, [pc, #68]	@ (8002790 <RCC_PLL_GetFreqDomain_SYS+0x78>)
 800274a:	617b      	str	r3, [r7, #20]
      break;
 800274c:	e002      	b.n	8002754 <RCC_PLL_GetFreqDomain_SYS+0x3c>

    default:
      pllinputfreq = HSI_VALUE;
 800274e:	4b0f      	ldr	r3, [pc, #60]	@ (800278c <RCC_PLL_GetFreqDomain_SYS+0x74>)
 8002750:	617b      	str	r3, [r7, #20]
      break;
 8002752:	bf00      	nop
  }

  if (SYSCLK_Source == LL_RCC_SYS_CLKSOURCE_STATUS_PLL)
 8002754:	687b      	ldr	r3, [r7, #4]
 8002756:	2b08      	cmp	r3, #8
 8002758:	d113      	bne.n	8002782 <RCC_PLL_GetFreqDomain_SYS+0x6a>
  {
    plloutputfreq = __LL_RCC_CALC_PLLCLK_FREQ(pllinputfreq, LL_RCC_PLL_GetDivider(),
 800275a:	f7ff ff43 	bl	80025e4 <LL_RCC_PLL_GetDivider>
 800275e:	4602      	mov	r2, r0
 8002760:	697b      	ldr	r3, [r7, #20]
 8002762:	fbb3 f4f2 	udiv	r4, r3, r2
 8002766:	f7ff ff21 	bl	80025ac <LL_RCC_PLL_GetN>
 800276a:	4603      	mov	r3, r0
 800276c:	fb03 f404 	mul.w	r4, r3, r4
 8002770:	f7ff ff2a 	bl	80025c8 <LL_RCC_PLL_GetP>
 8002774:	4603      	mov	r3, r0
 8002776:	0c1b      	lsrs	r3, r3, #16
 8002778:	3301      	adds	r3, #1
 800277a:	005b      	lsls	r3, r3, #1
 800277c:	fbb4 f3f3 	udiv	r3, r4, r3
 8002780:	613b      	str	r3, [r7, #16]
    plloutputfreq = __LL_RCC_CALC_PLLRCLK_FREQ(pllinputfreq, LL_RCC_PLL_GetDivider(),
                                               LL_RCC_PLL_GetN(), LL_RCC_PLL_GetR());
  }
#endif /* RCC_PLLR_SYSCLK_SUPPORT */

  return plloutputfreq;
 8002782:	693b      	ldr	r3, [r7, #16]
}
 8002784:	4618      	mov	r0, r3
 8002786:	371c      	adds	r7, #28
 8002788:	46bd      	mov	sp, r7
 800278a:	bd90      	pop	{r4, r7, pc}
 800278c:	00f42400 	.word	0x00f42400
 8002790:	007a1200 	.word	0x007a1200

08002794 <LL_SPI_IsEnabled>:
{
 8002794:	b480      	push	{r7}
 8002796:	b083      	sub	sp, #12
 8002798:	af00      	add	r7, sp, #0
 800279a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(SPIx->CR1, SPI_CR1_SPE) == (SPI_CR1_SPE)) ? 1UL : 0UL);
 800279c:	687b      	ldr	r3, [r7, #4]
 800279e:	681b      	ldr	r3, [r3, #0]
 80027a0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80027a4:	2b40      	cmp	r3, #64	@ 0x40
 80027a6:	d101      	bne.n	80027ac <LL_SPI_IsEnabled+0x18>
 80027a8:	2301      	movs	r3, #1
 80027aa:	e000      	b.n	80027ae <LL_SPI_IsEnabled+0x1a>
 80027ac:	2300      	movs	r3, #0
}
 80027ae:	4618      	mov	r0, r3
 80027b0:	370c      	adds	r7, #12
 80027b2:	46bd      	mov	sp, r7
 80027b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027b8:	4770      	bx	lr

080027ba <LL_SPI_SetCRCPolynomial>:
  * @param  SPIx SPI Instance
  * @param  CRCPoly This parameter must be a number between Min_Data = 0x00 and Max_Data = 0xFFFF
  * @retval None
  */
__STATIC_INLINE void LL_SPI_SetCRCPolynomial(SPI_TypeDef *SPIx, uint32_t CRCPoly)
{
 80027ba:	b480      	push	{r7}
 80027bc:	b083      	sub	sp, #12
 80027be:	af00      	add	r7, sp, #0
 80027c0:	6078      	str	r0, [r7, #4]
 80027c2:	6039      	str	r1, [r7, #0]
  WRITE_REG(SPIx->CRCPR, (uint16_t)CRCPoly);
 80027c4:	683b      	ldr	r3, [r7, #0]
 80027c6:	b29b      	uxth	r3, r3
 80027c8:	461a      	mov	r2, r3
 80027ca:	687b      	ldr	r3, [r7, #4]
 80027cc:	611a      	str	r2, [r3, #16]
}
 80027ce:	bf00      	nop
 80027d0:	370c      	adds	r7, #12
 80027d2:	46bd      	mov	sp, r7
 80027d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027d8:	4770      	bx	lr

080027da <LL_SPI_Init>:
  * @param  SPIx SPI Instance
  * @param  SPI_InitStruct pointer to a @ref LL_SPI_InitTypeDef structure
  * @retval An ErrorStatus enumeration value. (Return always SUCCESS)
  */
ErrorStatus LL_SPI_Init(SPI_TypeDef *SPIx, LL_SPI_InitTypeDef *SPI_InitStruct)
{
 80027da:	b580      	push	{r7, lr}
 80027dc:	b084      	sub	sp, #16
 80027de:	af00      	add	r7, sp, #0
 80027e0:	6078      	str	r0, [r7, #4]
 80027e2:	6039      	str	r1, [r7, #0]
  ErrorStatus status = ERROR;
 80027e4:	2301      	movs	r3, #1
 80027e6:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_LL_SPI_NSS(SPI_InitStruct->NSS));
  assert_param(IS_LL_SPI_BAUDRATE(SPI_InitStruct->BaudRate));
  assert_param(IS_LL_SPI_BITORDER(SPI_InitStruct->BitOrder));
  assert_param(IS_LL_SPI_CRCCALCULATION(SPI_InitStruct->CRCCalculation));

  if (LL_SPI_IsEnabled(SPIx) == 0x00000000U)
 80027e8:	6878      	ldr	r0, [r7, #4]
 80027ea:	f7ff ffd3 	bl	8002794 <LL_SPI_IsEnabled>
 80027ee:	4603      	mov	r3, r0
 80027f0:	2b00      	cmp	r3, #0
 80027f2:	d139      	bne.n	8002868 <LL_SPI_Init+0x8e>
     * - NSS management:     SPI_CR1_SSM bit
     * - BaudRate prescaler: SPI_CR1_BR[2:0] bits
     * - BitOrder:           SPI_CR1_LSBFIRST bit
     * - CRCCalculation:     SPI_CR1_CRCEN bit
     */
    MODIFY_REG(SPIx->CR1,
 80027f4:	687b      	ldr	r3, [r7, #4]
 80027f6:	681b      	ldr	r3, [r3, #0]
 80027f8:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80027fc:	f023 03bf 	bic.w	r3, r3, #191	@ 0xbf
 8002800:	683a      	ldr	r2, [r7, #0]
 8002802:	6811      	ldr	r1, [r2, #0]
 8002804:	683a      	ldr	r2, [r7, #0]
 8002806:	6852      	ldr	r2, [r2, #4]
 8002808:	4311      	orrs	r1, r2
 800280a:	683a      	ldr	r2, [r7, #0]
 800280c:	6892      	ldr	r2, [r2, #8]
 800280e:	4311      	orrs	r1, r2
 8002810:	683a      	ldr	r2, [r7, #0]
 8002812:	68d2      	ldr	r2, [r2, #12]
 8002814:	4311      	orrs	r1, r2
 8002816:	683a      	ldr	r2, [r7, #0]
 8002818:	6912      	ldr	r2, [r2, #16]
 800281a:	4311      	orrs	r1, r2
 800281c:	683a      	ldr	r2, [r7, #0]
 800281e:	6952      	ldr	r2, [r2, #20]
 8002820:	4311      	orrs	r1, r2
 8002822:	683a      	ldr	r2, [r7, #0]
 8002824:	6992      	ldr	r2, [r2, #24]
 8002826:	4311      	orrs	r1, r2
 8002828:	683a      	ldr	r2, [r7, #0]
 800282a:	69d2      	ldr	r2, [r2, #28]
 800282c:	4311      	orrs	r1, r2
 800282e:	683a      	ldr	r2, [r7, #0]
 8002830:	6a12      	ldr	r2, [r2, #32]
 8002832:	430a      	orrs	r2, r1
 8002834:	431a      	orrs	r2, r3
 8002836:	687b      	ldr	r3, [r7, #4]
 8002838:	601a      	str	r2, [r3, #0]

    /*---------------------------- SPIx CR2 Configuration ------------------------
     * Configure SPIx CR2 with parameters:
     * - NSS management:     SSOE bit
     */
    MODIFY_REG(SPIx->CR2, SPI_CR2_SSOE, (SPI_InitStruct->NSS >> 16U));
 800283a:	687b      	ldr	r3, [r7, #4]
 800283c:	685b      	ldr	r3, [r3, #4]
 800283e:	f023 0204 	bic.w	r2, r3, #4
 8002842:	683b      	ldr	r3, [r7, #0]
 8002844:	695b      	ldr	r3, [r3, #20]
 8002846:	0c1b      	lsrs	r3, r3, #16
 8002848:	431a      	orrs	r2, r3
 800284a:	687b      	ldr	r3, [r7, #4]
 800284c:	605a      	str	r2, [r3, #4]

    /*---------------------------- SPIx CRCPR Configuration ----------------------
     * Configure SPIx CRCPR with parameters:
     * - CRCPoly:            CRCPOLY[15:0] bits
     */
    if (SPI_InitStruct->CRCCalculation == LL_SPI_CRCCALCULATION_ENABLE)
 800284e:	683b      	ldr	r3, [r7, #0]
 8002850:	6a1b      	ldr	r3, [r3, #32]
 8002852:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002856:	d105      	bne.n	8002864 <LL_SPI_Init+0x8a>
    {
      assert_param(IS_LL_SPI_CRC_POLYNOMIAL(SPI_InitStruct->CRCPoly));
      LL_SPI_SetCRCPolynomial(SPIx, SPI_InitStruct->CRCPoly);
 8002858:	683b      	ldr	r3, [r7, #0]
 800285a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800285c:	4619      	mov	r1, r3
 800285e:	6878      	ldr	r0, [r7, #4]
 8002860:	f7ff ffab 	bl	80027ba <LL_SPI_SetCRCPolynomial>
    }
    status = SUCCESS;
 8002864:	2300      	movs	r3, #0
 8002866:	73fb      	strb	r3, [r7, #15]
  }

  /* Activate the SPI mode (Reset I2SMOD bit in I2SCFGR register) */
  CLEAR_BIT(SPIx->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8002868:	687b      	ldr	r3, [r7, #4]
 800286a:	69db      	ldr	r3, [r3, #28]
 800286c:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 8002870:	687b      	ldr	r3, [r7, #4]
 8002872:	61da      	str	r2, [r3, #28]
  return status;
 8002874:	7bfb      	ldrb	r3, [r7, #15]
}
 8002876:	4618      	mov	r0, r3
 8002878:	3710      	adds	r7, #16
 800287a:	46bd      	mov	sp, r7
 800287c:	bd80      	pop	{r7, pc}

0800287e <LL_USART_IsEnabled>:
{
 800287e:	b480      	push	{r7}
 8002880:	b083      	sub	sp, #12
 8002882:	af00      	add	r7, sp, #0
 8002884:	6078      	str	r0, [r7, #4]
  return (READ_BIT(USARTx->CR1, USART_CR1_UE) == (USART_CR1_UE));
 8002886:	687b      	ldr	r3, [r7, #4]
 8002888:	68db      	ldr	r3, [r3, #12]
 800288a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800288e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002892:	bf0c      	ite	eq
 8002894:	2301      	moveq	r3, #1
 8002896:	2300      	movne	r3, #0
 8002898:	b2db      	uxtb	r3, r3
}
 800289a:	4618      	mov	r0, r3
 800289c:	370c      	adds	r7, #12
 800289e:	46bd      	mov	sp, r7
 80028a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028a4:	4770      	bx	lr

080028a6 <LL_USART_SetStopBitsLength>:
{
 80028a6:	b480      	push	{r7}
 80028a8:	b083      	sub	sp, #12
 80028aa:	af00      	add	r7, sp, #0
 80028ac:	6078      	str	r0, [r7, #4]
 80028ae:	6039      	str	r1, [r7, #0]
  MODIFY_REG(USARTx->CR2, USART_CR2_STOP, StopBits);
 80028b0:	687b      	ldr	r3, [r7, #4]
 80028b2:	691b      	ldr	r3, [r3, #16]
 80028b4:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 80028b8:	683b      	ldr	r3, [r7, #0]
 80028ba:	431a      	orrs	r2, r3
 80028bc:	687b      	ldr	r3, [r7, #4]
 80028be:	611a      	str	r2, [r3, #16]
}
 80028c0:	bf00      	nop
 80028c2:	370c      	adds	r7, #12
 80028c4:	46bd      	mov	sp, r7
 80028c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028ca:	4770      	bx	lr

080028cc <LL_USART_SetHWFlowCtrl>:
{
 80028cc:	b480      	push	{r7}
 80028ce:	b083      	sub	sp, #12
 80028d0:	af00      	add	r7, sp, #0
 80028d2:	6078      	str	r0, [r7, #4]
 80028d4:	6039      	str	r1, [r7, #0]
  MODIFY_REG(USARTx->CR3, USART_CR3_RTSE | USART_CR3_CTSE, HardwareFlowControl);
 80028d6:	687b      	ldr	r3, [r7, #4]
 80028d8:	695b      	ldr	r3, [r3, #20]
 80028da:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80028de:	683b      	ldr	r3, [r7, #0]
 80028e0:	431a      	orrs	r2, r3
 80028e2:	687b      	ldr	r3, [r7, #4]
 80028e4:	615a      	str	r2, [r3, #20]
}
 80028e6:	bf00      	nop
 80028e8:	370c      	adds	r7, #12
 80028ea:	46bd      	mov	sp, r7
 80028ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028f0:	4770      	bx	lr
	...

080028f4 <LL_USART_SetBaudRate>:
{
 80028f4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80028f8:	b0c0      	sub	sp, #256	@ 0x100
 80028fa:	af00      	add	r7, sp, #0
 80028fc:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8002900:	f8c7 10f8 	str.w	r1, [r7, #248]	@ 0xf8
 8002904:	f8c7 20f4 	str.w	r2, [r7, #244]	@ 0xf4
 8002908:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
  if (OverSampling == LL_USART_OVERSAMPLING_8)
 800290c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002910:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8002914:	f040 810c 	bne.w	8002b30 <LL_USART_SetBaudRate+0x23c>
    USARTx->BRR = (uint16_t)(__LL_USART_DIV_SAMPLING8(PeriphClk, BaudRate));
 8002918:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 800291c:	2200      	movs	r2, #0
 800291e:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8002922:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8002926:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 800292a:	4622      	mov	r2, r4
 800292c:	462b      	mov	r3, r5
 800292e:	1891      	adds	r1, r2, r2
 8002930:	6639      	str	r1, [r7, #96]	@ 0x60
 8002932:	415b      	adcs	r3, r3
 8002934:	667b      	str	r3, [r7, #100]	@ 0x64
 8002936:	e9d7 2318 	ldrd	r2, r3, [r7, #96]	@ 0x60
 800293a:	4621      	mov	r1, r4
 800293c:	eb12 0801 	adds.w	r8, r2, r1
 8002940:	4629      	mov	r1, r5
 8002942:	eb43 0901 	adc.w	r9, r3, r1
 8002946:	f04f 0200 	mov.w	r2, #0
 800294a:	f04f 0300 	mov.w	r3, #0
 800294e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8002952:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8002956:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800295a:	4690      	mov	r8, r2
 800295c:	4699      	mov	r9, r3
 800295e:	4623      	mov	r3, r4
 8002960:	eb18 0303 	adds.w	r3, r8, r3
 8002964:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8002968:	462b      	mov	r3, r5
 800296a:	eb49 0303 	adc.w	r3, r9, r3
 800296e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8002972:	f8d7 30f0 	ldr.w	r3, [r7, #240]	@ 0xf0
 8002976:	2200      	movs	r2, #0
 8002978:	469a      	mov	sl, r3
 800297a:	4693      	mov	fp, r2
 800297c:	eb1a 030a 	adds.w	r3, sl, sl
 8002980:	65bb      	str	r3, [r7, #88]	@ 0x58
 8002982:	eb4b 030b 	adc.w	r3, fp, fp
 8002986:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8002988:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 800298c:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8002990:	f7fe f91c 	bl	8000bcc <__aeabi_uldivmod>
 8002994:	4602      	mov	r2, r0
 8002996:	460b      	mov	r3, r1
 8002998:	4b64      	ldr	r3, [pc, #400]	@ (8002b2c <LL_USART_SetBaudRate+0x238>)
 800299a:	fba3 2302 	umull	r2, r3, r3, r2
 800299e:	095b      	lsrs	r3, r3, #5
 80029a0:	b29b      	uxth	r3, r3
 80029a2:	011b      	lsls	r3, r3, #4
 80029a4:	b29c      	uxth	r4, r3
 80029a6:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 80029aa:	2200      	movs	r2, #0
 80029ac:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 80029b0:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 80029b4:	e9d7 8936 	ldrd	r8, r9, [r7, #216]	@ 0xd8
 80029b8:	4642      	mov	r2, r8
 80029ba:	464b      	mov	r3, r9
 80029bc:	1891      	adds	r1, r2, r2
 80029be:	6539      	str	r1, [r7, #80]	@ 0x50
 80029c0:	415b      	adcs	r3, r3
 80029c2:	657b      	str	r3, [r7, #84]	@ 0x54
 80029c4:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 80029c8:	4641      	mov	r1, r8
 80029ca:	1851      	adds	r1, r2, r1
 80029cc:	64b9      	str	r1, [r7, #72]	@ 0x48
 80029ce:	4649      	mov	r1, r9
 80029d0:	414b      	adcs	r3, r1
 80029d2:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80029d4:	f04f 0200 	mov.w	r2, #0
 80029d8:	f04f 0300 	mov.w	r3, #0
 80029dc:	e9d7 ab12 	ldrd	sl, fp, [r7, #72]	@ 0x48
 80029e0:	4659      	mov	r1, fp
 80029e2:	00cb      	lsls	r3, r1, #3
 80029e4:	4651      	mov	r1, sl
 80029e6:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80029ea:	4651      	mov	r1, sl
 80029ec:	00ca      	lsls	r2, r1, #3
 80029ee:	4610      	mov	r0, r2
 80029f0:	4619      	mov	r1, r3
 80029f2:	4603      	mov	r3, r0
 80029f4:	4642      	mov	r2, r8
 80029f6:	189b      	adds	r3, r3, r2
 80029f8:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80029fc:	464b      	mov	r3, r9
 80029fe:	460a      	mov	r2, r1
 8002a00:	eb42 0303 	adc.w	r3, r2, r3
 8002a04:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 8002a08:	f8d7 30f0 	ldr.w	r3, [r7, #240]	@ 0xf0
 8002a0c:	2200      	movs	r2, #0
 8002a0e:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8002a12:	f8c7 20cc 	str.w	r2, [r7, #204]	@ 0xcc
 8002a16:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	@ 0xc8
 8002a1a:	460b      	mov	r3, r1
 8002a1c:	18db      	adds	r3, r3, r3
 8002a1e:	643b      	str	r3, [r7, #64]	@ 0x40
 8002a20:	4613      	mov	r3, r2
 8002a22:	eb42 0303 	adc.w	r3, r2, r3
 8002a26:	647b      	str	r3, [r7, #68]	@ 0x44
 8002a28:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8002a2c:	e9d7 0134 	ldrd	r0, r1, [r7, #208]	@ 0xd0
 8002a30:	f7fe f8cc 	bl	8000bcc <__aeabi_uldivmod>
 8002a34:	4602      	mov	r2, r0
 8002a36:	460b      	mov	r3, r1
 8002a38:	4611      	mov	r1, r2
 8002a3a:	4b3c      	ldr	r3, [pc, #240]	@ (8002b2c <LL_USART_SetBaudRate+0x238>)
 8002a3c:	fba3 2301 	umull	r2, r3, r3, r1
 8002a40:	095b      	lsrs	r3, r3, #5
 8002a42:	2264      	movs	r2, #100	@ 0x64
 8002a44:	fb02 f303 	mul.w	r3, r2, r3
 8002a48:	1acb      	subs	r3, r1, r3
 8002a4a:	00db      	lsls	r3, r3, #3
 8002a4c:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8002a50:	4b36      	ldr	r3, [pc, #216]	@ (8002b2c <LL_USART_SetBaudRate+0x238>)
 8002a52:	fba3 2302 	umull	r2, r3, r3, r2
 8002a56:	095b      	lsrs	r3, r3, #5
 8002a58:	b29b      	uxth	r3, r3
 8002a5a:	005b      	lsls	r3, r3, #1
 8002a5c:	b29b      	uxth	r3, r3
 8002a5e:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8002a62:	b29b      	uxth	r3, r3
 8002a64:	4423      	add	r3, r4
 8002a66:	b29c      	uxth	r4, r3
 8002a68:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8002a6c:	2200      	movs	r2, #0
 8002a6e:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8002a72:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8002a76:	e9d7 8930 	ldrd	r8, r9, [r7, #192]	@ 0xc0
 8002a7a:	4642      	mov	r2, r8
 8002a7c:	464b      	mov	r3, r9
 8002a7e:	1891      	adds	r1, r2, r2
 8002a80:	63b9      	str	r1, [r7, #56]	@ 0x38
 8002a82:	415b      	adcs	r3, r3
 8002a84:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8002a86:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8002a8a:	4641      	mov	r1, r8
 8002a8c:	1851      	adds	r1, r2, r1
 8002a8e:	6339      	str	r1, [r7, #48]	@ 0x30
 8002a90:	4649      	mov	r1, r9
 8002a92:	414b      	adcs	r3, r1
 8002a94:	637b      	str	r3, [r7, #52]	@ 0x34
 8002a96:	f04f 0200 	mov.w	r2, #0
 8002a9a:	f04f 0300 	mov.w	r3, #0
 8002a9e:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8002aa2:	4659      	mov	r1, fp
 8002aa4:	00cb      	lsls	r3, r1, #3
 8002aa6:	4651      	mov	r1, sl
 8002aa8:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8002aac:	4651      	mov	r1, sl
 8002aae:	00ca      	lsls	r2, r1, #3
 8002ab0:	4610      	mov	r0, r2
 8002ab2:	4619      	mov	r1, r3
 8002ab4:	4603      	mov	r3, r0
 8002ab6:	4642      	mov	r2, r8
 8002ab8:	189b      	adds	r3, r3, r2
 8002aba:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8002abe:	464b      	mov	r3, r9
 8002ac0:	460a      	mov	r2, r1
 8002ac2:	eb42 0303 	adc.w	r3, r2, r3
 8002ac6:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 8002aca:	f8d7 30f0 	ldr.w	r3, [r7, #240]	@ 0xf0
 8002ace:	2200      	movs	r2, #0
 8002ad0:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8002ad4:	f8c7 20b4 	str.w	r2, [r7, #180]	@ 0xb4
 8002ad8:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	@ 0xb0
 8002adc:	460b      	mov	r3, r1
 8002ade:	18db      	adds	r3, r3, r3
 8002ae0:	62bb      	str	r3, [r7, #40]	@ 0x28
 8002ae2:	4613      	mov	r3, r2
 8002ae4:	eb42 0303 	adc.w	r3, r2, r3
 8002ae8:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8002aea:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8002aee:	e9d7 012e 	ldrd	r0, r1, [r7, #184]	@ 0xb8
 8002af2:	f7fe f86b 	bl	8000bcc <__aeabi_uldivmod>
 8002af6:	4602      	mov	r2, r0
 8002af8:	460b      	mov	r3, r1
 8002afa:	4b0c      	ldr	r3, [pc, #48]	@ (8002b2c <LL_USART_SetBaudRate+0x238>)
 8002afc:	fba3 1302 	umull	r1, r3, r3, r2
 8002b00:	095b      	lsrs	r3, r3, #5
 8002b02:	2164      	movs	r1, #100	@ 0x64
 8002b04:	fb01 f303 	mul.w	r3, r1, r3
 8002b08:	1ad3      	subs	r3, r2, r3
 8002b0a:	00db      	lsls	r3, r3, #3
 8002b0c:	3332      	adds	r3, #50	@ 0x32
 8002b0e:	4a07      	ldr	r2, [pc, #28]	@ (8002b2c <LL_USART_SetBaudRate+0x238>)
 8002b10:	fba2 2303 	umull	r2, r3, r2, r3
 8002b14:	095b      	lsrs	r3, r3, #5
 8002b16:	b29b      	uxth	r3, r3
 8002b18:	f003 0307 	and.w	r3, r3, #7
 8002b1c:	b29b      	uxth	r3, r3
 8002b1e:	4423      	add	r3, r4
 8002b20:	b29b      	uxth	r3, r3
 8002b22:	461a      	mov	r2, r3
 8002b24:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8002b28:	609a      	str	r2, [r3, #8]
}
 8002b2a:	e108      	b.n	8002d3e <LL_USART_SetBaudRate+0x44a>
 8002b2c:	51eb851f 	.word	0x51eb851f
    USARTx->BRR = (uint16_t)(__LL_USART_DIV_SAMPLING16(PeriphClk, BaudRate));
 8002b30:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8002b34:	2200      	movs	r2, #0
 8002b36:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8002b3a:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8002b3e:	e9d7 892a 	ldrd	r8, r9, [r7, #168]	@ 0xa8
 8002b42:	4642      	mov	r2, r8
 8002b44:	464b      	mov	r3, r9
 8002b46:	1891      	adds	r1, r2, r2
 8002b48:	6239      	str	r1, [r7, #32]
 8002b4a:	415b      	adcs	r3, r3
 8002b4c:	627b      	str	r3, [r7, #36]	@ 0x24
 8002b4e:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8002b52:	4641      	mov	r1, r8
 8002b54:	1854      	adds	r4, r2, r1
 8002b56:	4649      	mov	r1, r9
 8002b58:	eb43 0501 	adc.w	r5, r3, r1
 8002b5c:	f04f 0200 	mov.w	r2, #0
 8002b60:	f04f 0300 	mov.w	r3, #0
 8002b64:	00eb      	lsls	r3, r5, #3
 8002b66:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8002b6a:	00e2      	lsls	r2, r4, #3
 8002b6c:	4614      	mov	r4, r2
 8002b6e:	461d      	mov	r5, r3
 8002b70:	4643      	mov	r3, r8
 8002b72:	18e3      	adds	r3, r4, r3
 8002b74:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8002b78:	464b      	mov	r3, r9
 8002b7a:	eb45 0303 	adc.w	r3, r5, r3
 8002b7e:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 8002b82:	f8d7 30f0 	ldr.w	r3, [r7, #240]	@ 0xf0
 8002b86:	2200      	movs	r2, #0
 8002b88:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8002b8c:	f8c7 209c 	str.w	r2, [r7, #156]	@ 0x9c
 8002b90:	f04f 0200 	mov.w	r2, #0
 8002b94:	f04f 0300 	mov.w	r3, #0
 8002b98:	e9d7 4526 	ldrd	r4, r5, [r7, #152]	@ 0x98
 8002b9c:	4629      	mov	r1, r5
 8002b9e:	008b      	lsls	r3, r1, #2
 8002ba0:	4621      	mov	r1, r4
 8002ba2:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8002ba6:	4621      	mov	r1, r4
 8002ba8:	008a      	lsls	r2, r1, #2
 8002baa:	e9d7 0128 	ldrd	r0, r1, [r7, #160]	@ 0xa0
 8002bae:	f7fe f80d 	bl	8000bcc <__aeabi_uldivmod>
 8002bb2:	4602      	mov	r2, r0
 8002bb4:	460b      	mov	r3, r1
 8002bb6:	4b65      	ldr	r3, [pc, #404]	@ (8002d4c <LL_USART_SetBaudRate+0x458>)
 8002bb8:	fba3 2302 	umull	r2, r3, r3, r2
 8002bbc:	095b      	lsrs	r3, r3, #5
 8002bbe:	b29b      	uxth	r3, r3
 8002bc0:	011b      	lsls	r3, r3, #4
 8002bc2:	b29c      	uxth	r4, r3
 8002bc4:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8002bc8:	2200      	movs	r2, #0
 8002bca:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8002bce:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8002bd2:	e9d7 8924 	ldrd	r8, r9, [r7, #144]	@ 0x90
 8002bd6:	4642      	mov	r2, r8
 8002bd8:	464b      	mov	r3, r9
 8002bda:	1891      	adds	r1, r2, r2
 8002bdc:	61b9      	str	r1, [r7, #24]
 8002bde:	415b      	adcs	r3, r3
 8002be0:	61fb      	str	r3, [r7, #28]
 8002be2:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8002be6:	4641      	mov	r1, r8
 8002be8:	1851      	adds	r1, r2, r1
 8002bea:	6139      	str	r1, [r7, #16]
 8002bec:	4649      	mov	r1, r9
 8002bee:	414b      	adcs	r3, r1
 8002bf0:	617b      	str	r3, [r7, #20]
 8002bf2:	f04f 0200 	mov.w	r2, #0
 8002bf6:	f04f 0300 	mov.w	r3, #0
 8002bfa:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8002bfe:	4659      	mov	r1, fp
 8002c00:	00cb      	lsls	r3, r1, #3
 8002c02:	4651      	mov	r1, sl
 8002c04:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8002c08:	4651      	mov	r1, sl
 8002c0a:	00ca      	lsls	r2, r1, #3
 8002c0c:	4610      	mov	r0, r2
 8002c0e:	4619      	mov	r1, r3
 8002c10:	4603      	mov	r3, r0
 8002c12:	4642      	mov	r2, r8
 8002c14:	189b      	adds	r3, r3, r2
 8002c16:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8002c1a:	464b      	mov	r3, r9
 8002c1c:	460a      	mov	r2, r1
 8002c1e:	eb42 0303 	adc.w	r3, r2, r3
 8002c22:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8002c26:	f8d7 30f0 	ldr.w	r3, [r7, #240]	@ 0xf0
 8002c2a:	2200      	movs	r2, #0
 8002c2c:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8002c30:	f8c7 2084 	str.w	r2, [r7, #132]	@ 0x84
 8002c34:	f04f 0200 	mov.w	r2, #0
 8002c38:	f04f 0300 	mov.w	r3, #0
 8002c3c:	e9d7 8920 	ldrd	r8, r9, [r7, #128]	@ 0x80
 8002c40:	4649      	mov	r1, r9
 8002c42:	008b      	lsls	r3, r1, #2
 8002c44:	4641      	mov	r1, r8
 8002c46:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8002c4a:	4641      	mov	r1, r8
 8002c4c:	008a      	lsls	r2, r1, #2
 8002c4e:	e9d7 0122 	ldrd	r0, r1, [r7, #136]	@ 0x88
 8002c52:	f7fd ffbb 	bl	8000bcc <__aeabi_uldivmod>
 8002c56:	4602      	mov	r2, r0
 8002c58:	460b      	mov	r3, r1
 8002c5a:	4611      	mov	r1, r2
 8002c5c:	4b3b      	ldr	r3, [pc, #236]	@ (8002d4c <LL_USART_SetBaudRate+0x458>)
 8002c5e:	fba3 2301 	umull	r2, r3, r3, r1
 8002c62:	095b      	lsrs	r3, r3, #5
 8002c64:	2264      	movs	r2, #100	@ 0x64
 8002c66:	fb02 f303 	mul.w	r3, r2, r3
 8002c6a:	1acb      	subs	r3, r1, r3
 8002c6c:	011b      	lsls	r3, r3, #4
 8002c6e:	3332      	adds	r3, #50	@ 0x32
 8002c70:	4a36      	ldr	r2, [pc, #216]	@ (8002d4c <LL_USART_SetBaudRate+0x458>)
 8002c72:	fba2 2303 	umull	r2, r3, r2, r3
 8002c76:	095b      	lsrs	r3, r3, #5
 8002c78:	b29b      	uxth	r3, r3
 8002c7a:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8002c7e:	b29b      	uxth	r3, r3
 8002c80:	4423      	add	r3, r4
 8002c82:	b29c      	uxth	r4, r3
 8002c84:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8002c88:	2200      	movs	r2, #0
 8002c8a:	67bb      	str	r3, [r7, #120]	@ 0x78
 8002c8c:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8002c8e:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8002c92:	4642      	mov	r2, r8
 8002c94:	464b      	mov	r3, r9
 8002c96:	1891      	adds	r1, r2, r2
 8002c98:	60b9      	str	r1, [r7, #8]
 8002c9a:	415b      	adcs	r3, r3
 8002c9c:	60fb      	str	r3, [r7, #12]
 8002c9e:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8002ca2:	4641      	mov	r1, r8
 8002ca4:	1851      	adds	r1, r2, r1
 8002ca6:	6039      	str	r1, [r7, #0]
 8002ca8:	4649      	mov	r1, r9
 8002caa:	414b      	adcs	r3, r1
 8002cac:	607b      	str	r3, [r7, #4]
 8002cae:	f04f 0200 	mov.w	r2, #0
 8002cb2:	f04f 0300 	mov.w	r3, #0
 8002cb6:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8002cba:	4659      	mov	r1, fp
 8002cbc:	00cb      	lsls	r3, r1, #3
 8002cbe:	4651      	mov	r1, sl
 8002cc0:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8002cc4:	4651      	mov	r1, sl
 8002cc6:	00ca      	lsls	r2, r1, #3
 8002cc8:	4610      	mov	r0, r2
 8002cca:	4619      	mov	r1, r3
 8002ccc:	4603      	mov	r3, r0
 8002cce:	4642      	mov	r2, r8
 8002cd0:	189b      	adds	r3, r3, r2
 8002cd2:	673b      	str	r3, [r7, #112]	@ 0x70
 8002cd4:	464b      	mov	r3, r9
 8002cd6:	460a      	mov	r2, r1
 8002cd8:	eb42 0303 	adc.w	r3, r2, r3
 8002cdc:	677b      	str	r3, [r7, #116]	@ 0x74
 8002cde:	f8d7 30f0 	ldr.w	r3, [r7, #240]	@ 0xf0
 8002ce2:	2200      	movs	r2, #0
 8002ce4:	66bb      	str	r3, [r7, #104]	@ 0x68
 8002ce6:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8002ce8:	f04f 0200 	mov.w	r2, #0
 8002cec:	f04f 0300 	mov.w	r3, #0
 8002cf0:	e9d7 891a 	ldrd	r8, r9, [r7, #104]	@ 0x68
 8002cf4:	4649      	mov	r1, r9
 8002cf6:	008b      	lsls	r3, r1, #2
 8002cf8:	4641      	mov	r1, r8
 8002cfa:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8002cfe:	4641      	mov	r1, r8
 8002d00:	008a      	lsls	r2, r1, #2
 8002d02:	e9d7 011c 	ldrd	r0, r1, [r7, #112]	@ 0x70
 8002d06:	f7fd ff61 	bl	8000bcc <__aeabi_uldivmod>
 8002d0a:	4602      	mov	r2, r0
 8002d0c:	460b      	mov	r3, r1
 8002d0e:	4b0f      	ldr	r3, [pc, #60]	@ (8002d4c <LL_USART_SetBaudRate+0x458>)
 8002d10:	fba3 1302 	umull	r1, r3, r3, r2
 8002d14:	095b      	lsrs	r3, r3, #5
 8002d16:	2164      	movs	r1, #100	@ 0x64
 8002d18:	fb01 f303 	mul.w	r3, r1, r3
 8002d1c:	1ad3      	subs	r3, r2, r3
 8002d1e:	011b      	lsls	r3, r3, #4
 8002d20:	3332      	adds	r3, #50	@ 0x32
 8002d22:	4a0a      	ldr	r2, [pc, #40]	@ (8002d4c <LL_USART_SetBaudRate+0x458>)
 8002d24:	fba2 2303 	umull	r2, r3, r2, r3
 8002d28:	095b      	lsrs	r3, r3, #5
 8002d2a:	b29b      	uxth	r3, r3
 8002d2c:	f003 030f 	and.w	r3, r3, #15
 8002d30:	b29b      	uxth	r3, r3
 8002d32:	4423      	add	r3, r4
 8002d34:	b29b      	uxth	r3, r3
 8002d36:	461a      	mov	r2, r3
 8002d38:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8002d3c:	609a      	str	r2, [r3, #8]
}
 8002d3e:	bf00      	nop
 8002d40:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8002d44:	46bd      	mov	sp, r7
 8002d46:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8002d4a:	bf00      	nop
 8002d4c:	51eb851f 	.word	0x51eb851f

08002d50 <LL_USART_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: USART registers are initialized according to USART_InitStruct content
  *          - ERROR: Problem occurred during USART Registers initialization
  */
ErrorStatus LL_USART_Init(USART_TypeDef *USARTx, const LL_USART_InitTypeDef *USART_InitStruct)
{
 8002d50:	b580      	push	{r7, lr}
 8002d52:	b088      	sub	sp, #32
 8002d54:	af00      	add	r7, sp, #0
 8002d56:	6078      	str	r0, [r7, #4]
 8002d58:	6039      	str	r1, [r7, #0]
  ErrorStatus status = ERROR;
 8002d5a:	2301      	movs	r3, #1
 8002d5c:	77fb      	strb	r3, [r7, #31]
  uint32_t periphclk = LL_RCC_PERIPH_FREQUENCY_NO;
 8002d5e:	2300      	movs	r3, #0
 8002d60:	61bb      	str	r3, [r7, #24]
  assert_param(IS_LL_USART_HWCONTROL(USART_InitStruct->HardwareFlowControl));
  assert_param(IS_LL_USART_OVERSAMPLING(USART_InitStruct->OverSampling));

  /* USART needs to be in disabled state, in order to be able to configure some bits in
     CRx registers */
  if (LL_USART_IsEnabled(USARTx) == 0U)
 8002d62:	6878      	ldr	r0, [r7, #4]
 8002d64:	f7ff fd8b 	bl	800287e <LL_USART_IsEnabled>
 8002d68:	4603      	mov	r3, r0
 8002d6a:	2b00      	cmp	r3, #0
 8002d6c:	d15e      	bne.n	8002e2c <LL_USART_Init+0xdc>
     * - DataWidth:          USART_CR1_M bits according to USART_InitStruct->DataWidth value
     * - Parity:             USART_CR1_PCE, USART_CR1_PS bits according to USART_InitStruct->Parity value
     * - TransferDirection:  USART_CR1_TE, USART_CR1_RE bits according to USART_InitStruct->TransferDirection value
     * - Oversampling:       USART_CR1_OVER8 bit according to USART_InitStruct->OverSampling value.
     */
    MODIFY_REG(USARTx->CR1,
 8002d6e:	687b      	ldr	r3, [r7, #4]
 8002d70:	68db      	ldr	r3, [r3, #12]
 8002d72:	f423 4316 	bic.w	r3, r3, #38400	@ 0x9600
 8002d76:	f023 030c 	bic.w	r3, r3, #12
 8002d7a:	683a      	ldr	r2, [r7, #0]
 8002d7c:	6851      	ldr	r1, [r2, #4]
 8002d7e:	683a      	ldr	r2, [r7, #0]
 8002d80:	68d2      	ldr	r2, [r2, #12]
 8002d82:	4311      	orrs	r1, r2
 8002d84:	683a      	ldr	r2, [r7, #0]
 8002d86:	6912      	ldr	r2, [r2, #16]
 8002d88:	4311      	orrs	r1, r2
 8002d8a:	683a      	ldr	r2, [r7, #0]
 8002d8c:	6992      	ldr	r2, [r2, #24]
 8002d8e:	430a      	orrs	r2, r1
 8002d90:	431a      	orrs	r2, r3
 8002d92:	687b      	ldr	r3, [r7, #4]
 8002d94:	60da      	str	r2, [r3, #12]
    /*---------------------------- USART CR2 Configuration -----------------------
     * Configure USARTx CR2 (Stop bits) with parameters:
     * - Stop Bits:          USART_CR2_STOP bits according to USART_InitStruct->StopBits value.
     * - CLKEN, CPOL, CPHA and LBCL bits are to be configured using LL_USART_ClockInit().
     */
    LL_USART_SetStopBitsLength(USARTx, USART_InitStruct->StopBits);
 8002d96:	683b      	ldr	r3, [r7, #0]
 8002d98:	689b      	ldr	r3, [r3, #8]
 8002d9a:	4619      	mov	r1, r3
 8002d9c:	6878      	ldr	r0, [r7, #4]
 8002d9e:	f7ff fd82 	bl	80028a6 <LL_USART_SetStopBitsLength>

    /*---------------------------- USART CR3 Configuration -----------------------
     * Configure USARTx CR3 (Hardware Flow Control) with parameters:
     * - HardwareFlowControl: USART_CR3_RTSE, USART_CR3_CTSE bits according to USART_InitStruct->HardwareFlowControl value.
     */
    LL_USART_SetHWFlowCtrl(USARTx, USART_InitStruct->HardwareFlowControl);
 8002da2:	683b      	ldr	r3, [r7, #0]
 8002da4:	695b      	ldr	r3, [r3, #20]
 8002da6:	4619      	mov	r1, r3
 8002da8:	6878      	ldr	r0, [r7, #4]
 8002daa:	f7ff fd8f 	bl	80028cc <LL_USART_SetHWFlowCtrl>

    /*---------------------------- USART BRR Configuration -----------------------
     * Retrieve Clock frequency used for USART Peripheral
     */
    LL_RCC_GetSystemClocksFreq(&rcc_clocks);
 8002dae:	f107 0308 	add.w	r3, r7, #8
 8002db2:	4618      	mov	r0, r3
 8002db4:	f7ff fc24 	bl	8002600 <LL_RCC_GetSystemClocksFreq>
    if (USARTx == USART1)
 8002db8:	687b      	ldr	r3, [r7, #4]
 8002dba:	4a1f      	ldr	r2, [pc, #124]	@ (8002e38 <LL_USART_Init+0xe8>)
 8002dbc:	4293      	cmp	r3, r2
 8002dbe:	d102      	bne.n	8002dc6 <LL_USART_Init+0x76>
    {
      periphclk = rcc_clocks.PCLK2_Frequency;
 8002dc0:	697b      	ldr	r3, [r7, #20]
 8002dc2:	61bb      	str	r3, [r7, #24]
 8002dc4:	e021      	b.n	8002e0a <LL_USART_Init+0xba>
    }
    else if (USARTx == USART2)
 8002dc6:	687b      	ldr	r3, [r7, #4]
 8002dc8:	4a1c      	ldr	r2, [pc, #112]	@ (8002e3c <LL_USART_Init+0xec>)
 8002dca:	4293      	cmp	r3, r2
 8002dcc:	d102      	bne.n	8002dd4 <LL_USART_Init+0x84>
    {
      periphclk = rcc_clocks.PCLK1_Frequency;
 8002dce:	693b      	ldr	r3, [r7, #16]
 8002dd0:	61bb      	str	r3, [r7, #24]
 8002dd2:	e01a      	b.n	8002e0a <LL_USART_Init+0xba>
    }
#if defined(USART3)
    else if (USARTx == USART3)
 8002dd4:	687b      	ldr	r3, [r7, #4]
 8002dd6:	4a1a      	ldr	r2, [pc, #104]	@ (8002e40 <LL_USART_Init+0xf0>)
 8002dd8:	4293      	cmp	r3, r2
 8002dda:	d102      	bne.n	8002de2 <LL_USART_Init+0x92>
    {
      periphclk = rcc_clocks.PCLK1_Frequency;
 8002ddc:	693b      	ldr	r3, [r7, #16]
 8002dde:	61bb      	str	r3, [r7, #24]
 8002de0:	e013      	b.n	8002e0a <LL_USART_Init+0xba>
    }
#endif /* USART3 */
#if defined(USART6)
    else if (USARTx == USART6)
 8002de2:	687b      	ldr	r3, [r7, #4]
 8002de4:	4a17      	ldr	r2, [pc, #92]	@ (8002e44 <LL_USART_Init+0xf4>)
 8002de6:	4293      	cmp	r3, r2
 8002de8:	d102      	bne.n	8002df0 <LL_USART_Init+0xa0>
    {
      periphclk = rcc_clocks.PCLK2_Frequency;
 8002dea:	697b      	ldr	r3, [r7, #20]
 8002dec:	61bb      	str	r3, [r7, #24]
 8002dee:	e00c      	b.n	8002e0a <LL_USART_Init+0xba>
    }
#endif /* USART6 */
#if defined(UART4)
    else if (USARTx == UART4)
 8002df0:	687b      	ldr	r3, [r7, #4]
 8002df2:	4a15      	ldr	r2, [pc, #84]	@ (8002e48 <LL_USART_Init+0xf8>)
 8002df4:	4293      	cmp	r3, r2
 8002df6:	d102      	bne.n	8002dfe <LL_USART_Init+0xae>
    {
      periphclk = rcc_clocks.PCLK1_Frequency;
 8002df8:	693b      	ldr	r3, [r7, #16]
 8002dfa:	61bb      	str	r3, [r7, #24]
 8002dfc:	e005      	b.n	8002e0a <LL_USART_Init+0xba>
    }
#endif /* UART4 */
#if defined(UART5)
    else if (USARTx == UART5)
 8002dfe:	687b      	ldr	r3, [r7, #4]
 8002e00:	4a12      	ldr	r2, [pc, #72]	@ (8002e4c <LL_USART_Init+0xfc>)
 8002e02:	4293      	cmp	r3, r2
 8002e04:	d101      	bne.n	8002e0a <LL_USART_Init+0xba>
    {
      periphclk = rcc_clocks.PCLK1_Frequency;
 8002e06:	693b      	ldr	r3, [r7, #16]
 8002e08:	61bb      	str	r3, [r7, #24]

    /* Configure the USART Baud Rate :
       - valid baud rate value (different from 0) is required
       - Peripheral clock as returned by RCC service, should be valid (different from 0).
    */
    if ((periphclk != LL_RCC_PERIPH_FREQUENCY_NO)
 8002e0a:	69bb      	ldr	r3, [r7, #24]
 8002e0c:	2b00      	cmp	r3, #0
 8002e0e:	d00d      	beq.n	8002e2c <LL_USART_Init+0xdc>
        && (USART_InitStruct->BaudRate != 0U))
 8002e10:	683b      	ldr	r3, [r7, #0]
 8002e12:	681b      	ldr	r3, [r3, #0]
 8002e14:	2b00      	cmp	r3, #0
 8002e16:	d009      	beq.n	8002e2c <LL_USART_Init+0xdc>
    {
      status = SUCCESS;
 8002e18:	2300      	movs	r3, #0
 8002e1a:	77fb      	strb	r3, [r7, #31]
      LL_USART_SetBaudRate(USARTx,
                           periphclk,
                           USART_InitStruct->OverSampling,
 8002e1c:	683b      	ldr	r3, [r7, #0]
 8002e1e:	699a      	ldr	r2, [r3, #24]
                           USART_InitStruct->BaudRate);
 8002e20:	683b      	ldr	r3, [r7, #0]
 8002e22:	681b      	ldr	r3, [r3, #0]
      LL_USART_SetBaudRate(USARTx,
 8002e24:	69b9      	ldr	r1, [r7, #24]
 8002e26:	6878      	ldr	r0, [r7, #4]
 8002e28:	f7ff fd64 	bl	80028f4 <LL_USART_SetBaudRate>
      assert_param(IS_LL_USART_BRR_MIN(USARTx->BRR));
    }
  }
  /* Endif (=> USART not in Disabled state => return ERROR) */

  return (status);
 8002e2c:	7ffb      	ldrb	r3, [r7, #31]
}
 8002e2e:	4618      	mov	r0, r3
 8002e30:	3720      	adds	r7, #32
 8002e32:	46bd      	mov	sp, r7
 8002e34:	bd80      	pop	{r7, pc}
 8002e36:	bf00      	nop
 8002e38:	40011000 	.word	0x40011000
 8002e3c:	40004400 	.word	0x40004400
 8002e40:	40004800 	.word	0x40004800
 8002e44:	40011400 	.word	0x40011400
 8002e48:	40004c00 	.word	0x40004c00
 8002e4c:	40005000 	.word	0x40005000

08002e50 <LL_InitTick>:
  *         configuration by calling this function, for a delay use rather osDelay RTOS service.
  * @param  Ticks Frequency of Ticks (Hz)
  * @retval None
  */
__STATIC_INLINE void LL_InitTick(uint32_t HCLKFrequency, uint32_t Ticks)
{
 8002e50:	b480      	push	{r7}
 8002e52:	b083      	sub	sp, #12
 8002e54:	af00      	add	r7, sp, #0
 8002e56:	6078      	str	r0, [r7, #4]
 8002e58:	6039      	str	r1, [r7, #0]
  /* Configure the SysTick to have interrupt in 1ms time base */
  SysTick->LOAD  = (uint32_t)((HCLKFrequency / Ticks) - 1UL);  /* set reload register */
 8002e5a:	687a      	ldr	r2, [r7, #4]
 8002e5c:	683b      	ldr	r3, [r7, #0]
 8002e5e:	fbb2 f3f3 	udiv	r3, r2, r3
 8002e62:	4a07      	ldr	r2, [pc, #28]	@ (8002e80 <LL_InitTick+0x30>)
 8002e64:	3b01      	subs	r3, #1
 8002e66:	6053      	str	r3, [r2, #4]
  SysTick->VAL   = 0UL;                                       /* Load the SysTick Counter Value */
 8002e68:	4b05      	ldr	r3, [pc, #20]	@ (8002e80 <LL_InitTick+0x30>)
 8002e6a:	2200      	movs	r2, #0
 8002e6c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002e6e:	4b04      	ldr	r3, [pc, #16]	@ (8002e80 <LL_InitTick+0x30>)
 8002e70:	2205      	movs	r2, #5
 8002e72:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_ENABLE_Msk;                   /* Enable the Systick Timer */
}
 8002e74:	bf00      	nop
 8002e76:	370c      	adds	r7, #12
 8002e78:	46bd      	mov	sp, r7
 8002e7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e7e:	4770      	bx	lr
 8002e80:	e000e010 	.word	0xe000e010

08002e84 <LL_Init1msTick>:
  * @param  HCLKFrequency HCLK frequency in Hz
  * @note   HCLK frequency can be calculated thanks to RCC helper macro or function @ref LL_RCC_GetSystemClocksFreq
  * @retval None
  */
void LL_Init1msTick(uint32_t HCLKFrequency)
{
 8002e84:	b580      	push	{r7, lr}
 8002e86:	b082      	sub	sp, #8
 8002e88:	af00      	add	r7, sp, #0
 8002e8a:	6078      	str	r0, [r7, #4]
  /* Use frequency provided in argument */
  LL_InitTick(HCLKFrequency, 1000U);
 8002e8c:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8002e90:	6878      	ldr	r0, [r7, #4]
 8002e92:	f7ff ffdd 	bl	8002e50 <LL_InitTick>
}
 8002e96:	bf00      	nop
 8002e98:	3708      	adds	r7, #8
 8002e9a:	46bd      	mov	sp, r7
 8002e9c:	bd80      	pop	{r7, pc}
	...

08002ea0 <LL_SetSystemCoreClock>:
  * @note   Variable can be calculated also through SystemCoreClockUpdate function.
  * @param  HCLKFrequency HCLK frequency in Hz (can be calculated thanks to RCC helper macro)
  * @retval None
  */
void LL_SetSystemCoreClock(uint32_t HCLKFrequency)
{
 8002ea0:	b480      	push	{r7}
 8002ea2:	b083      	sub	sp, #12
 8002ea4:	af00      	add	r7, sp, #0
 8002ea6:	6078      	str	r0, [r7, #4]
  /* HCLK clock frequency */
  SystemCoreClock = HCLKFrequency;
 8002ea8:	4a04      	ldr	r2, [pc, #16]	@ (8002ebc <LL_SetSystemCoreClock+0x1c>)
 8002eaa:	687b      	ldr	r3, [r7, #4]
 8002eac:	6013      	str	r3, [r2, #0]
}
 8002eae:	bf00      	nop
 8002eb0:	370c      	adds	r7, #12
 8002eb2:	46bd      	mov	sp, r7
 8002eb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002eb8:	4770      	bx	lr
 8002eba:	bf00      	nop
 8002ebc:	2000002c 	.word	0x2000002c

08002ec0 <LL_ADC_Enable>:
{
 8002ec0:	b480      	push	{r7}
 8002ec2:	b083      	sub	sp, #12
 8002ec4:	af00      	add	r7, sp, #0
 8002ec6:	6078      	str	r0, [r7, #4]
  SET_BIT(ADCx->CR2, ADC_CR2_ADON);
 8002ec8:	687b      	ldr	r3, [r7, #4]
 8002eca:	689b      	ldr	r3, [r3, #8]
 8002ecc:	f043 0201 	orr.w	r2, r3, #1
 8002ed0:	687b      	ldr	r3, [r7, #4]
 8002ed2:	609a      	str	r2, [r3, #8]
}
 8002ed4:	bf00      	nop
 8002ed6:	370c      	adds	r7, #12
 8002ed8:	46bd      	mov	sp, r7
 8002eda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ede:	4770      	bx	lr

08002ee0 <LL_ADC_IsEnabled>:
{
 8002ee0:	b480      	push	{r7}
 8002ee2:	b083      	sub	sp, #12
 8002ee4:	af00      	add	r7, sp, #0
 8002ee6:	6078      	str	r0, [r7, #4]
  return (READ_BIT(ADCx->CR2, ADC_CR2_ADON) == (ADC_CR2_ADON));
 8002ee8:	687b      	ldr	r3, [r7, #4]
 8002eea:	689b      	ldr	r3, [r3, #8]
 8002eec:	f003 0301 	and.w	r3, r3, #1
 8002ef0:	2b01      	cmp	r3, #1
 8002ef2:	bf0c      	ite	eq
 8002ef4:	2301      	moveq	r3, #1
 8002ef6:	2300      	movne	r3, #0
 8002ef8:	b2db      	uxtb	r3, r3
}
 8002efa:	4618      	mov	r0, r3
 8002efc:	370c      	adds	r7, #12
 8002efe:	46bd      	mov	sp, r7
 8002f00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f04:	4770      	bx	lr

08002f06 <LL_ADC_REG_StartConversionSWStart>:
  * @rmtoll CR2      SWSTART        LL_ADC_REG_StartConversionSWStart
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversionSWStart(ADC_TypeDef *ADCx)
{
 8002f06:	b480      	push	{r7}
 8002f08:	b083      	sub	sp, #12
 8002f0a:	af00      	add	r7, sp, #0
 8002f0c:	6078      	str	r0, [r7, #4]
  SET_BIT(ADCx->CR2, ADC_CR2_SWSTART);
 8002f0e:	687b      	ldr	r3, [r7, #4]
 8002f10:	689b      	ldr	r3, [r3, #8]
 8002f12:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 8002f16:	687b      	ldr	r3, [r7, #4]
 8002f18:	609a      	str	r2, [r3, #8]
}
 8002f1a:	bf00      	nop
 8002f1c:	370c      	adds	r7, #12
 8002f1e:	46bd      	mov	sp, r7
 8002f20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f24:	4770      	bx	lr
	...

08002f28 <LL_DMA_EnableStream>:
{
 8002f28:	b480      	push	{r7}
 8002f2a:	b083      	sub	sp, #12
 8002f2c:	af00      	add	r7, sp, #0
 8002f2e:	6078      	str	r0, [r7, #4]
 8002f30:	6039      	str	r1, [r7, #0]
  SET_BIT(((DMA_Stream_TypeDef *)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))->CR, DMA_SxCR_EN);
 8002f32:	4a0c      	ldr	r2, [pc, #48]	@ (8002f64 <LL_DMA_EnableStream+0x3c>)
 8002f34:	683b      	ldr	r3, [r7, #0]
 8002f36:	4413      	add	r3, r2
 8002f38:	781b      	ldrb	r3, [r3, #0]
 8002f3a:	461a      	mov	r2, r3
 8002f3c:	687b      	ldr	r3, [r7, #4]
 8002f3e:	4413      	add	r3, r2
 8002f40:	681b      	ldr	r3, [r3, #0]
 8002f42:	4908      	ldr	r1, [pc, #32]	@ (8002f64 <LL_DMA_EnableStream+0x3c>)
 8002f44:	683a      	ldr	r2, [r7, #0]
 8002f46:	440a      	add	r2, r1
 8002f48:	7812      	ldrb	r2, [r2, #0]
 8002f4a:	4611      	mov	r1, r2
 8002f4c:	687a      	ldr	r2, [r7, #4]
 8002f4e:	440a      	add	r2, r1
 8002f50:	f043 0301 	orr.w	r3, r3, #1
 8002f54:	6013      	str	r3, [r2, #0]
}
 8002f56:	bf00      	nop
 8002f58:	370c      	adds	r7, #12
 8002f5a:	46bd      	mov	sp, r7
 8002f5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f60:	4770      	bx	lr
 8002f62:	bf00      	nop
 8002f64:	080078f4 	.word	0x080078f4

08002f68 <LL_DMA_SetDataLength>:
{
 8002f68:	b480      	push	{r7}
 8002f6a:	b085      	sub	sp, #20
 8002f6c:	af00      	add	r7, sp, #0
 8002f6e:	60f8      	str	r0, [r7, #12]
 8002f70:	60b9      	str	r1, [r7, #8]
 8002f72:	607a      	str	r2, [r7, #4]
  MODIFY_REG(((DMA_Stream_TypeDef*)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))->NDTR, DMA_SxNDT, NbData);
 8002f74:	4a0d      	ldr	r2, [pc, #52]	@ (8002fac <LL_DMA_SetDataLength+0x44>)
 8002f76:	68bb      	ldr	r3, [r7, #8]
 8002f78:	4413      	add	r3, r2
 8002f7a:	781b      	ldrb	r3, [r3, #0]
 8002f7c:	461a      	mov	r2, r3
 8002f7e:	68fb      	ldr	r3, [r7, #12]
 8002f80:	4413      	add	r3, r2
 8002f82:	685b      	ldr	r3, [r3, #4]
 8002f84:	0c1b      	lsrs	r3, r3, #16
 8002f86:	041b      	lsls	r3, r3, #16
 8002f88:	4908      	ldr	r1, [pc, #32]	@ (8002fac <LL_DMA_SetDataLength+0x44>)
 8002f8a:	68ba      	ldr	r2, [r7, #8]
 8002f8c:	440a      	add	r2, r1
 8002f8e:	7812      	ldrb	r2, [r2, #0]
 8002f90:	4611      	mov	r1, r2
 8002f92:	68fa      	ldr	r2, [r7, #12]
 8002f94:	440a      	add	r2, r1
 8002f96:	4611      	mov	r1, r2
 8002f98:	687a      	ldr	r2, [r7, #4]
 8002f9a:	4313      	orrs	r3, r2
 8002f9c:	604b      	str	r3, [r1, #4]
}
 8002f9e:	bf00      	nop
 8002fa0:	3714      	adds	r7, #20
 8002fa2:	46bd      	mov	sp, r7
 8002fa4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fa8:	4770      	bx	lr
 8002faa:	bf00      	nop
 8002fac:	080078f4 	.word	0x080078f4

08002fb0 <LL_DMA_SetMemoryAddress>:
  *         @arg @ref LL_DMA_STREAM_7
  * @param  MemoryAddress Between 0 to 0xFFFFFFFF
  * @retval None
  */
__STATIC_INLINE void LL_DMA_SetMemoryAddress(DMA_TypeDef* DMAx, uint32_t Stream, uint32_t MemoryAddress)
{
 8002fb0:	b480      	push	{r7}
 8002fb2:	b085      	sub	sp, #20
 8002fb4:	af00      	add	r7, sp, #0
 8002fb6:	60f8      	str	r0, [r7, #12]
 8002fb8:	60b9      	str	r1, [r7, #8]
 8002fba:	607a      	str	r2, [r7, #4]
  WRITE_REG(((DMA_Stream_TypeDef*)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))->M0AR, MemoryAddress);
 8002fbc:	4a07      	ldr	r2, [pc, #28]	@ (8002fdc <LL_DMA_SetMemoryAddress+0x2c>)
 8002fbe:	68bb      	ldr	r3, [r7, #8]
 8002fc0:	4413      	add	r3, r2
 8002fc2:	781b      	ldrb	r3, [r3, #0]
 8002fc4:	461a      	mov	r2, r3
 8002fc6:	68fb      	ldr	r3, [r7, #12]
 8002fc8:	4413      	add	r3, r2
 8002fca:	461a      	mov	r2, r3
 8002fcc:	687b      	ldr	r3, [r7, #4]
 8002fce:	60d3      	str	r3, [r2, #12]
}
 8002fd0:	bf00      	nop
 8002fd2:	3714      	adds	r7, #20
 8002fd4:	46bd      	mov	sp, r7
 8002fd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fda:	4770      	bx	lr
 8002fdc:	080078f4 	.word	0x080078f4

08002fe0 <LL_DMA_SetPeriphAddress>:
  *         @arg @ref LL_DMA_STREAM_7
  * @param  PeriphAddress Between 0 to 0xFFFFFFFF
  * @retval None
  */
__STATIC_INLINE void LL_DMA_SetPeriphAddress(DMA_TypeDef* DMAx, uint32_t Stream, uint32_t PeriphAddress)
{
 8002fe0:	b480      	push	{r7}
 8002fe2:	b085      	sub	sp, #20
 8002fe4:	af00      	add	r7, sp, #0
 8002fe6:	60f8      	str	r0, [r7, #12]
 8002fe8:	60b9      	str	r1, [r7, #8]
 8002fea:	607a      	str	r2, [r7, #4]
  WRITE_REG(((DMA_Stream_TypeDef*)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))->PAR, PeriphAddress);
 8002fec:	4a07      	ldr	r2, [pc, #28]	@ (800300c <LL_DMA_SetPeriphAddress+0x2c>)
 8002fee:	68bb      	ldr	r3, [r7, #8]
 8002ff0:	4413      	add	r3, r2
 8002ff2:	781b      	ldrb	r3, [r3, #0]
 8002ff4:	461a      	mov	r2, r3
 8002ff6:	68fb      	ldr	r3, [r7, #12]
 8002ff8:	4413      	add	r3, r2
 8002ffa:	461a      	mov	r2, r3
 8002ffc:	687b      	ldr	r3, [r7, #4]
 8002ffe:	6093      	str	r3, [r2, #8]
}
 8003000:	bf00      	nop
 8003002:	3714      	adds	r7, #20
 8003004:	46bd      	mov	sp, r7
 8003006:	f85d 7b04 	ldr.w	r7, [sp], #4
 800300a:	4770      	bx	lr
 800300c:	080078f4 	.word	0x080078f4

08003010 <ADC_DMA_Init>:
void ADC_DMA_Init(	ADC_DMA_Device_t* ADC_DMA_Device,
					ADC_TypeDef* ADCx,
					DMA_TypeDef* DMAx,
					uint32_t stream,
					uint32_t length)
{
 8003010:	b580      	push	{r7, lr}
 8003012:	b084      	sub	sp, #16
 8003014:	af00      	add	r7, sp, #0
 8003016:	60f8      	str	r0, [r7, #12]
 8003018:	60b9      	str	r1, [r7, #8]
 800301a:	607a      	str	r2, [r7, #4]
 800301c:	603b      	str	r3, [r7, #0]
	ADC_DMA_Device->ADCx = ADCx;
 800301e:	68fb      	ldr	r3, [r7, #12]
 8003020:	68ba      	ldr	r2, [r7, #8]
 8003022:	601a      	str	r2, [r3, #0]
	ADC_DMA_Device->DMAx = DMAx;
 8003024:	68fb      	ldr	r3, [r7, #12]
 8003026:	687a      	ldr	r2, [r7, #4]
 8003028:	605a      	str	r2, [r3, #4]
	ADC_DMA_Device->stream = stream;
 800302a:	68fb      	ldr	r3, [r7, #12]
 800302c:	683a      	ldr	r2, [r7, #0]
 800302e:	609a      	str	r2, [r3, #8]
	ADC_DMA_Device->data_length = length;
 8003030:	68fb      	ldr	r3, [r7, #12]
 8003032:	69ba      	ldr	r2, [r7, #24]
 8003034:	62da      	str	r2, [r3, #44]	@ 0x2c



	LL_DMA_SetPeriphAddress(ADC_DMA_Device->DMAx, ADC_DMA_Device->stream, (uint32_t)&ADC_DMA_Device->ADCx->DR);
 8003036:	68fb      	ldr	r3, [r7, #12]
 8003038:	6858      	ldr	r0, [r3, #4]
 800303a:	68fb      	ldr	r3, [r7, #12]
 800303c:	6899      	ldr	r1, [r3, #8]
 800303e:	68fb      	ldr	r3, [r7, #12]
 8003040:	681b      	ldr	r3, [r3, #0]
 8003042:	334c      	adds	r3, #76	@ 0x4c
 8003044:	461a      	mov	r2, r3
 8003046:	f7ff ffcb 	bl	8002fe0 <LL_DMA_SetPeriphAddress>
	LL_DMA_SetMemoryAddress(ADC_DMA_Device->DMAx, ADC_DMA_Device->stream, (uint32_t)ADC_DMA_Device->ADC_Data);
 800304a:	68fb      	ldr	r3, [r7, #12]
 800304c:	6858      	ldr	r0, [r3, #4]
 800304e:	68fb      	ldr	r3, [r7, #12]
 8003050:	6899      	ldr	r1, [r3, #8]
 8003052:	68fb      	ldr	r3, [r7, #12]
 8003054:	330c      	adds	r3, #12
 8003056:	461a      	mov	r2, r3
 8003058:	f7ff ffaa 	bl	8002fb0 <LL_DMA_SetMemoryAddress>
	LL_DMA_SetDataLength(ADC_DMA_Device->DMAx, ADC_DMA_Device->stream, ADC_DMA_Device->data_length);
 800305c:	68fb      	ldr	r3, [r7, #12]
 800305e:	6858      	ldr	r0, [r3, #4]
 8003060:	68fb      	ldr	r3, [r7, #12]
 8003062:	6899      	ldr	r1, [r3, #8]
 8003064:	68fb      	ldr	r3, [r7, #12]
 8003066:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003068:	461a      	mov	r2, r3
 800306a:	f7ff ff7d 	bl	8002f68 <LL_DMA_SetDataLength>

	LL_DMA_EnableStream(ADC_DMA_Device->DMAx, ADC_DMA_Device->stream);
 800306e:	68fb      	ldr	r3, [r7, #12]
 8003070:	685a      	ldr	r2, [r3, #4]
 8003072:	68fb      	ldr	r3, [r7, #12]
 8003074:	689b      	ldr	r3, [r3, #8]
 8003076:	4619      	mov	r1, r3
 8003078:	4610      	mov	r0, r2
 800307a:	f7ff ff55 	bl	8002f28 <LL_DMA_EnableStream>

	while (!LL_ADC_IsEnabled(ADC_DMA_Device->ADCx))
 800307e:	e005      	b.n	800308c <ADC_DMA_Init+0x7c>
	{
		LL_ADC_Enable(ADC_DMA_Device->ADCx);
 8003080:	68fb      	ldr	r3, [r7, #12]
 8003082:	681b      	ldr	r3, [r3, #0]
 8003084:	4618      	mov	r0, r3
 8003086:	f7ff ff1b 	bl	8002ec0 <LL_ADC_Enable>
		__NOP();
 800308a:	bf00      	nop
	while (!LL_ADC_IsEnabled(ADC_DMA_Device->ADCx))
 800308c:	68fb      	ldr	r3, [r7, #12]
 800308e:	681b      	ldr	r3, [r3, #0]
 8003090:	4618      	mov	r0, r3
 8003092:	f7ff ff25 	bl	8002ee0 <LL_ADC_IsEnabled>
 8003096:	4603      	mov	r3, r0
 8003098:	2b00      	cmp	r3, #0
 800309a:	d0f1      	beq.n	8003080 <ADC_DMA_Init+0x70>
	}

    LL_ADC_REG_StartConversionSWStart(ADC_DMA_Device->ADCx);
 800309c:	68fb      	ldr	r3, [r7, #12]
 800309e:	681b      	ldr	r3, [r3, #0]
 80030a0:	4618      	mov	r0, r3
 80030a2:	f7ff ff30 	bl	8002f06 <LL_ADC_REG_StartConversionSWStart>
}
 80030a6:	bf00      	nop
 80030a8:	3710      	adds	r7, #16
 80030aa:	46bd      	mov	sp, r7
 80030ac:	bd80      	pop	{r7, pc}

080030ae <LL_SPI_Enable>:
{
 80030ae:	b480      	push	{r7}
 80030b0:	b083      	sub	sp, #12
 80030b2:	af00      	add	r7, sp, #0
 80030b4:	6078      	str	r0, [r7, #4]
  SET_BIT(SPIx->CR1, SPI_CR1_SPE);
 80030b6:	687b      	ldr	r3, [r7, #4]
 80030b8:	681b      	ldr	r3, [r3, #0]
 80030ba:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 80030be:	687b      	ldr	r3, [r7, #4]
 80030c0:	601a      	str	r2, [r3, #0]
}
 80030c2:	bf00      	nop
 80030c4:	370c      	adds	r7, #12
 80030c6:	46bd      	mov	sp, r7
 80030c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030cc:	4770      	bx	lr

080030ce <LL_SPI_IsEnabled>:
{
 80030ce:	b480      	push	{r7}
 80030d0:	b083      	sub	sp, #12
 80030d2:	af00      	add	r7, sp, #0
 80030d4:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(SPIx->CR1, SPI_CR1_SPE) == (SPI_CR1_SPE)) ? 1UL : 0UL);
 80030d6:	687b      	ldr	r3, [r7, #4]
 80030d8:	681b      	ldr	r3, [r3, #0]
 80030da:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80030de:	2b40      	cmp	r3, #64	@ 0x40
 80030e0:	d101      	bne.n	80030e6 <LL_SPI_IsEnabled+0x18>
 80030e2:	2301      	movs	r3, #1
 80030e4:	e000      	b.n	80030e8 <LL_SPI_IsEnabled+0x1a>
 80030e6:	2300      	movs	r3, #0
}
 80030e8:	4618      	mov	r0, r3
 80030ea:	370c      	adds	r7, #12
 80030ec:	46bd      	mov	sp, r7
 80030ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030f2:	4770      	bx	lr

080030f4 <LL_SPI_IsActiveFlag_TXE>:
  * @rmtoll SR           TXE           LL_SPI_IsActiveFlag_TXE
  * @param  SPIx SPI Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_SPI_IsActiveFlag_TXE(const SPI_TypeDef *SPIx)
{
 80030f4:	b480      	push	{r7}
 80030f6:	b083      	sub	sp, #12
 80030f8:	af00      	add	r7, sp, #0
 80030fa:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(SPIx->SR, SPI_SR_TXE) == (SPI_SR_TXE)) ? 1UL : 0UL);
 80030fc:	687b      	ldr	r3, [r7, #4]
 80030fe:	689b      	ldr	r3, [r3, #8]
 8003100:	f003 0302 	and.w	r3, r3, #2
 8003104:	2b02      	cmp	r3, #2
 8003106:	d101      	bne.n	800310c <LL_SPI_IsActiveFlag_TXE+0x18>
 8003108:	2301      	movs	r3, #1
 800310a:	e000      	b.n	800310e <LL_SPI_IsActiveFlag_TXE+0x1a>
 800310c:	2300      	movs	r3, #0
}
 800310e:	4618      	mov	r0, r3
 8003110:	370c      	adds	r7, #12
 8003112:	46bd      	mov	sp, r7
 8003114:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003118:	4770      	bx	lr

0800311a <LL_SPI_IsActiveFlag_BSY>:
  * @rmtoll SR           BSY           LL_SPI_IsActiveFlag_BSY
  * @param  SPIx SPI Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_SPI_IsActiveFlag_BSY(const SPI_TypeDef *SPIx)
{
 800311a:	b480      	push	{r7}
 800311c:	b083      	sub	sp, #12
 800311e:	af00      	add	r7, sp, #0
 8003120:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(SPIx->SR, SPI_SR_BSY) == (SPI_SR_BSY)) ? 1UL : 0UL);
 8003122:	687b      	ldr	r3, [r7, #4]
 8003124:	689b      	ldr	r3, [r3, #8]
 8003126:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800312a:	2b80      	cmp	r3, #128	@ 0x80
 800312c:	d101      	bne.n	8003132 <LL_SPI_IsActiveFlag_BSY+0x18>
 800312e:	2301      	movs	r3, #1
 8003130:	e000      	b.n	8003134 <LL_SPI_IsActiveFlag_BSY+0x1a>
 8003132:	2300      	movs	r3, #0
}
 8003134:	4618      	mov	r0, r3
 8003136:	370c      	adds	r7, #12
 8003138:	46bd      	mov	sp, r7
 800313a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800313e:	4770      	bx	lr

08003140 <LL_SPI_TransmitData8>:
  * @param  SPIx SPI Instance
  * @param  TxData Value between Min_Data=0x00 and Max_Data=0xFF
  * @retval None
  */
__STATIC_INLINE void LL_SPI_TransmitData8(SPI_TypeDef *SPIx, uint8_t TxData)
{
 8003140:	b480      	push	{r7}
 8003142:	b085      	sub	sp, #20
 8003144:	af00      	add	r7, sp, #0
 8003146:	6078      	str	r0, [r7, #4]
 8003148:	460b      	mov	r3, r1
 800314a:	70fb      	strb	r3, [r7, #3]
#if defined (__GNUC__)
  __IO uint8_t *spidr = ((__IO uint8_t *)&SPIx->DR);
 800314c:	687b      	ldr	r3, [r7, #4]
 800314e:	330c      	adds	r3, #12
 8003150:	60fb      	str	r3, [r7, #12]
  *spidr = TxData;
 8003152:	68fb      	ldr	r3, [r7, #12]
 8003154:	78fa      	ldrb	r2, [r7, #3]
 8003156:	701a      	strb	r2, [r3, #0]
#else
  *((__IO uint8_t *)&SPIx->DR) = TxData;
#endif /* __GNUC__ */
}
 8003158:	bf00      	nop
 800315a:	3714      	adds	r7, #20
 800315c:	46bd      	mov	sp, r7
 800315e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003162:	4770      	bx	lr

08003164 <LL_GPIO_SetOutputPin>:
{
 8003164:	b480      	push	{r7}
 8003166:	b083      	sub	sp, #12
 8003168:	af00      	add	r7, sp, #0
 800316a:	6078      	str	r0, [r7, #4]
 800316c:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BSRR, PinMask);
 800316e:	687b      	ldr	r3, [r7, #4]
 8003170:	683a      	ldr	r2, [r7, #0]
 8003172:	619a      	str	r2, [r3, #24]
}
 8003174:	bf00      	nop
 8003176:	370c      	adds	r7, #12
 8003178:	46bd      	mov	sp, r7
 800317a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800317e:	4770      	bx	lr

08003180 <LL_GPIO_ResetOutputPin>:
{
 8003180:	b480      	push	{r7}
 8003182:	b083      	sub	sp, #12
 8003184:	af00      	add	r7, sp, #0
 8003186:	6078      	str	r0, [r7, #4]
 8003188:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BSRR, (PinMask << 16));
 800318a:	683b      	ldr	r3, [r7, #0]
 800318c:	041a      	lsls	r2, r3, #16
 800318e:	687b      	ldr	r3, [r7, #4]
 8003190:	619a      	str	r2, [r3, #24]
}
 8003192:	bf00      	nop
 8003194:	370c      	adds	r7, #12
 8003196:	46bd      	mov	sp, r7
 8003198:	f85d 7b04 	ldr.w	r7, [sp], #4
 800319c:	4770      	bx	lr

0800319e <ADG1414_Chain_Write>:

#include "adg1414.h"


static void ADG1414_Chain_Write(ADG1414_Device_t *dev)
{
 800319e:	b580      	push	{r7, lr}
 80031a0:	b084      	sub	sp, #16
 80031a2:	af00      	add	r7, sp, #0
 80031a4:	6078      	str	r0, [r7, #4]

	while (!LL_SPI_IsActiveFlag_TXE(dev->spi));
 80031a6:	bf00      	nop
 80031a8:	687b      	ldr	r3, [r7, #4]
 80031aa:	681b      	ldr	r3, [r3, #0]
 80031ac:	4618      	mov	r0, r3
 80031ae:	f7ff ffa1 	bl	80030f4 <LL_SPI_IsActiveFlag_TXE>
 80031b2:	4603      	mov	r3, r0
 80031b4:	2b00      	cmp	r3, #0
 80031b6:	d0f7      	beq.n	80031a8 <ADG1414_Chain_Write+0xa>
	LL_GPIO_ResetOutputPin(dev->cs_port, dev->cs_pin);
 80031b8:	687b      	ldr	r3, [r7, #4]
 80031ba:	685a      	ldr	r2, [r3, #4]
 80031bc:	687b      	ldr	r3, [r7, #4]
 80031be:	689b      	ldr	r3, [r3, #8]
 80031c0:	4619      	mov	r1, r3
 80031c2:	4610      	mov	r0, r2
 80031c4:	f7ff ffdc 	bl	8003180 <LL_GPIO_ResetOutputPin>

    for (int i = dev->num_of_sw - 1; i >= 0; i--)
 80031c8:	687b      	ldr	r3, [r7, #4]
 80031ca:	7b1b      	ldrb	r3, [r3, #12]
 80031cc:	3b01      	subs	r3, #1
 80031ce:	60fb      	str	r3, [r7, #12]
 80031d0:	e01e      	b.n	8003210 <ADG1414_Chain_Write+0x72>
    {
        LL_SPI_TransmitData8(dev->spi, dev->switch_state[i]);
 80031d2:	687b      	ldr	r3, [r7, #4]
 80031d4:	6818      	ldr	r0, [r3, #0]
 80031d6:	687a      	ldr	r2, [r7, #4]
 80031d8:	68fb      	ldr	r3, [r7, #12]
 80031da:	4413      	add	r3, r2
 80031dc:	330d      	adds	r3, #13
 80031de:	781b      	ldrb	r3, [r3, #0]
 80031e0:	4619      	mov	r1, r3
 80031e2:	f7ff ffad 	bl	8003140 <LL_SPI_TransmitData8>
        while (!LL_SPI_IsActiveFlag_TXE(dev->spi));  // i TXE
 80031e6:	bf00      	nop
 80031e8:	687b      	ldr	r3, [r7, #4]
 80031ea:	681b      	ldr	r3, [r3, #0]
 80031ec:	4618      	mov	r0, r3
 80031ee:	f7ff ff81 	bl	80030f4 <LL_SPI_IsActiveFlag_TXE>
 80031f2:	4603      	mov	r3, r0
 80031f4:	2b00      	cmp	r3, #0
 80031f6:	d0f7      	beq.n	80031e8 <ADG1414_Chain_Write+0x4a>
        while (LL_SPI_IsActiveFlag_BSY(dev->spi));   // i BSY
 80031f8:	bf00      	nop
 80031fa:	687b      	ldr	r3, [r7, #4]
 80031fc:	681b      	ldr	r3, [r3, #0]
 80031fe:	4618      	mov	r0, r3
 8003200:	f7ff ff8b 	bl	800311a <LL_SPI_IsActiveFlag_BSY>
 8003204:	4603      	mov	r3, r0
 8003206:	2b00      	cmp	r3, #0
 8003208:	d1f7      	bne.n	80031fa <ADG1414_Chain_Write+0x5c>
    for (int i = dev->num_of_sw - 1; i >= 0; i--)
 800320a:	68fb      	ldr	r3, [r7, #12]
 800320c:	3b01      	subs	r3, #1
 800320e:	60fb      	str	r3, [r7, #12]
 8003210:	68fb      	ldr	r3, [r7, #12]
 8003212:	2b00      	cmp	r3, #0
 8003214:	dadd      	bge.n	80031d2 <ADG1414_Chain_Write+0x34>
    }

    LL_GPIO_SetOutputPin(dev->cs_port, dev->cs_pin);
 8003216:	687b      	ldr	r3, [r7, #4]
 8003218:	685a      	ldr	r2, [r3, #4]
 800321a:	687b      	ldr	r3, [r7, #4]
 800321c:	689b      	ldr	r3, [r3, #8]
 800321e:	4619      	mov	r1, r3
 8003220:	4610      	mov	r0, r2
 8003222:	f7ff ff9f 	bl	8003164 <LL_GPIO_SetOutputPin>
}
 8003226:	bf00      	nop
 8003228:	3710      	adds	r7, #16
 800322a:	46bd      	mov	sp, r7
 800322c:	bd80      	pop	{r7, pc}

0800322e <ADG1414_Chain_Init>:

/* Hm khi to module ADG1414 */
void ADG1414_Chain_Init(ADG1414_Device_t *dev, SPI_TypeDef *spi, GPIO_TypeDef *cs_port, uint32_t cs_pin, uint8_t num_of_sw)
{
 800322e:	b580      	push	{r7, lr}
 8003230:	b08c      	sub	sp, #48	@ 0x30
 8003232:	af00      	add	r7, sp, #0
 8003234:	60f8      	str	r0, [r7, #12]
 8003236:	60b9      	str	r1, [r7, #8]
 8003238:	607a      	str	r2, [r7, #4]
 800323a:	603b      	str	r3, [r7, #0]
	dev->spi = spi;
 800323c:	68fb      	ldr	r3, [r7, #12]
 800323e:	68ba      	ldr	r2, [r7, #8]
 8003240:	601a      	str	r2, [r3, #0]
	dev->num_of_sw = num_of_sw;
 8003242:	68fb      	ldr	r3, [r7, #12]
 8003244:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 8003248:	731a      	strb	r2, [r3, #12]
	dev->cs_port = cs_port;
 800324a:	68fb      	ldr	r3, [r7, #12]
 800324c:	687a      	ldr	r2, [r7, #4]
 800324e:	605a      	str	r2, [r3, #4]
	dev->cs_pin = cs_pin;
 8003250:	68fb      	ldr	r3, [r7, #12]
 8003252:	683a      	ldr	r2, [r7, #0]
 8003254:	609a      	str	r2, [r3, #8]

    LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003256:	f107 0314 	add.w	r3, r7, #20
 800325a:	2200      	movs	r2, #0
 800325c:	601a      	str	r2, [r3, #0]
 800325e:	605a      	str	r2, [r3, #4]
 8003260:	609a      	str	r2, [r3, #8]
 8003262:	60da      	str	r2, [r3, #12]
 8003264:	611a      	str	r2, [r3, #16]
 8003266:	615a      	str	r2, [r3, #20]
    GPIO_InitStruct.Pin = dev->cs_pin;
 8003268:	68fb      	ldr	r3, [r7, #12]
 800326a:	689b      	ldr	r3, [r3, #8]
 800326c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 800326e:	2301      	movs	r3, #1
 8003270:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_HIGH;
 8003272:	2302      	movs	r3, #2
 8003274:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8003276:	2300      	movs	r3, #0
 8003278:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 800327a:	2300      	movs	r3, #0
 800327c:	627b      	str	r3, [r7, #36]	@ 0x24
    LL_GPIO_Init(dev->cs_port, &GPIO_InitStruct);
 800327e:	68fb      	ldr	r3, [r7, #12]
 8003280:	685b      	ldr	r3, [r3, #4]
 8003282:	f107 0214 	add.w	r2, r7, #20
 8003286:	4611      	mov	r1, r2
 8003288:	4618      	mov	r0, r3
 800328a:	f7ff f8c8 	bl	800241e <LL_GPIO_Init>

    LL_GPIO_SetOutputPin(dev->cs_port, dev->cs_pin);
 800328e:	68fb      	ldr	r3, [r7, #12]
 8003290:	685a      	ldr	r2, [r3, #4]
 8003292:	68fb      	ldr	r3, [r7, #12]
 8003294:	689b      	ldr	r3, [r3, #8]
 8003296:	4619      	mov	r1, r3
 8003298:	4610      	mov	r0, r2
 800329a:	f7ff ff63 	bl	8003164 <LL_GPIO_SetOutputPin>

    for (int i = 0; i < dev->num_of_sw; i++)
 800329e:	2300      	movs	r3, #0
 80032a0:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80032a2:	e008      	b.n	80032b6 <ADG1414_Chain_Init+0x88>
    {
        dev->switch_state[i] = 0x00;
 80032a4:	68fa      	ldr	r2, [r7, #12]
 80032a6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80032a8:	4413      	add	r3, r2
 80032aa:	330d      	adds	r3, #13
 80032ac:	2200      	movs	r2, #0
 80032ae:	701a      	strb	r2, [r3, #0]
    for (int i = 0; i < dev->num_of_sw; i++)
 80032b0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80032b2:	3301      	adds	r3, #1
 80032b4:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80032b6:	68fb      	ldr	r3, [r7, #12]
 80032b8:	7b1b      	ldrb	r3, [r3, #12]
 80032ba:	461a      	mov	r2, r3
 80032bc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80032be:	4293      	cmp	r3, r2
 80032c0:	dbf0      	blt.n	80032a4 <ADG1414_Chain_Init+0x76>
    }

    while (!LL_SPI_IsEnabled(dev->spi))
 80032c2:	e005      	b.n	80032d0 <ADG1414_Chain_Init+0xa2>
	{
		LL_SPI_Enable(dev->spi);
 80032c4:	68fb      	ldr	r3, [r7, #12]
 80032c6:	681b      	ldr	r3, [r3, #0]
 80032c8:	4618      	mov	r0, r3
 80032ca:	f7ff fef0 	bl	80030ae <LL_SPI_Enable>
		__NOP();
 80032ce:	bf00      	nop
    while (!LL_SPI_IsEnabled(dev->spi))
 80032d0:	68fb      	ldr	r3, [r7, #12]
 80032d2:	681b      	ldr	r3, [r3, #0]
 80032d4:	4618      	mov	r0, r3
 80032d6:	f7ff fefa 	bl	80030ce <LL_SPI_IsEnabled>
 80032da:	4603      	mov	r3, r0
 80032dc:	2b00      	cmp	r3, #0
 80032de:	d0f1      	beq.n	80032c4 <ADG1414_Chain_Init+0x96>
	}

    ADG1414_Chain_Write(dev);
 80032e0:	68f8      	ldr	r0, [r7, #12]
 80032e2:	f7ff ff5c 	bl	800319e <ADG1414_Chain_Write>
}
 80032e6:	bf00      	nop
 80032e8:	3730      	adds	r7, #48	@ 0x30
 80032ea:	46bd      	mov	sp, r7
 80032ec:	bd80      	pop	{r7, pc}
	...

080032f0 <ADG1414_Chain_SwitchOn>:

/* Hm bt mt switch */
void ADG1414_Chain_SwitchOn(ADG1414_Device_t *dev, uint8_t channel_num)
{
 80032f0:	b580      	push	{r7, lr}
 80032f2:	b084      	sub	sp, #16
 80032f4:	af00      	add	r7, sp, #0
 80032f6:	6078      	str	r0, [r7, #4]
 80032f8:	460b      	mov	r3, r1
 80032fa:	70fb      	strb	r3, [r7, #3]
    if ((channel_num > INTERNAL_CHAIN_CHANNEL_NUM)&&
 80032fc:	78fb      	ldrb	r3, [r7, #3]
 80032fe:	2b24      	cmp	r3, #36	@ 0x24
 8003300:	d903      	bls.n	800330a <ADG1414_Chain_SwitchOn+0x1a>
    	(dev->num_of_sw == INTERNAL_CHAIN_SWITCH_NUM))
 8003302:	687b      	ldr	r3, [r7, #4]
 8003304:	7b1b      	ldrb	r3, [r3, #12]
    if ((channel_num > INTERNAL_CHAIN_CHANNEL_NUM)&&
 8003306:	2b06      	cmp	r3, #6
 8003308:	d05a      	beq.n	80033c0 <ADG1414_Chain_SwitchOn+0xd0>
    	return;  // Kim tra gii hn

    if ((channel_num > EXTERNAL_CHAIN_CHANNEL_NUM)&&
 800330a:	78fb      	ldrb	r3, [r7, #3]
 800330c:	2b08      	cmp	r3, #8
 800330e:	d903      	bls.n	8003318 <ADG1414_Chain_SwitchOn+0x28>
		(dev->num_of_sw == EXTERNAL_CHAIN_SWITCH_NUM))
 8003310:	687b      	ldr	r3, [r7, #4]
 8003312:	7b1b      	ldrb	r3, [r3, #12]
    if ((channel_num > EXTERNAL_CHAIN_CHANNEL_NUM)&&
 8003314:	2b01      	cmp	r3, #1
 8003316:	d055      	beq.n	80033c4 <ADG1414_Chain_SwitchOn+0xd4>
		return;  // Kim tra gii hn

    if (dev->num_of_sw == INTERNAL_CHAIN_SWITCH_NUM)
 8003318:	687b      	ldr	r3, [r7, #4]
 800331a:	7b1b      	ldrb	r3, [r3, #12]
 800331c:	2b06      	cmp	r3, #6
 800331e:	d138      	bne.n	8003392 <ADG1414_Chain_SwitchOn+0xa2>
	{
    	for (int i = 0; i < dev->num_of_sw; i++)
 8003320:	2300      	movs	r3, #0
 8003322:	60fb      	str	r3, [r7, #12]
 8003324:	e008      	b.n	8003338 <ADG1414_Chain_SwitchOn+0x48>
		{
			dev->switch_state[i] = 0x00;
 8003326:	687a      	ldr	r2, [r7, #4]
 8003328:	68fb      	ldr	r3, [r7, #12]
 800332a:	4413      	add	r3, r2
 800332c:	330d      	adds	r3, #13
 800332e:	2200      	movs	r2, #0
 8003330:	701a      	strb	r2, [r3, #0]
    	for (int i = 0; i < dev->num_of_sw; i++)
 8003332:	68fb      	ldr	r3, [r7, #12]
 8003334:	3301      	adds	r3, #1
 8003336:	60fb      	str	r3, [r7, #12]
 8003338:	687b      	ldr	r3, [r7, #4]
 800333a:	7b1b      	ldrb	r3, [r3, #12]
 800333c:	461a      	mov	r2, r3
 800333e:	68fb      	ldr	r3, [r7, #12]
 8003340:	4293      	cmp	r3, r2
 8003342:	dbf0      	blt.n	8003326 <ADG1414_Chain_SwitchOn+0x36>
		}
    	if (channel_num)
 8003344:	78fb      	ldrb	r3, [r7, #3]
 8003346:	2b00      	cmp	r3, #0
 8003348:	d036      	beq.n	80033b8 <ADG1414_Chain_SwitchOn+0xc8>
    	{
    		uint8_t chip_idx = (channel_num-1) / 6;
 800334a:	78fb      	ldrb	r3, [r7, #3]
 800334c:	3b01      	subs	r3, #1
 800334e:	4a1f      	ldr	r2, [pc, #124]	@ (80033cc <ADG1414_Chain_SwitchOn+0xdc>)
 8003350:	fb82 1203 	smull	r1, r2, r2, r3
 8003354:	17db      	asrs	r3, r3, #31
 8003356:	1ad3      	subs	r3, r2, r3
 8003358:	72fb      	strb	r3, [r7, #11]
			uint8_t bit_idx = (channel_num-1) % 6;
 800335a:	78fb      	ldrb	r3, [r7, #3]
 800335c:	1e5a      	subs	r2, r3, #1
 800335e:	4b1b      	ldr	r3, [pc, #108]	@ (80033cc <ADG1414_Chain_SwitchOn+0xdc>)
 8003360:	fb83 3102 	smull	r3, r1, r3, r2
 8003364:	17d3      	asrs	r3, r2, #31
 8003366:	1ac9      	subs	r1, r1, r3
 8003368:	460b      	mov	r3, r1
 800336a:	005b      	lsls	r3, r3, #1
 800336c:	440b      	add	r3, r1
 800336e:	005b      	lsls	r3, r3, #1
 8003370:	1ad1      	subs	r1, r2, r3
 8003372:	460b      	mov	r3, r1
 8003374:	72bb      	strb	r3, [r7, #10]
			dev->switch_state[(uint8_t)chip_idx] = (1 << bit_idx)&0x3F;
 8003376:	7abb      	ldrb	r3, [r7, #10]
 8003378:	2201      	movs	r2, #1
 800337a:	fa02 f303 	lsl.w	r3, r2, r3
 800337e:	b2da      	uxtb	r2, r3
 8003380:	7afb      	ldrb	r3, [r7, #11]
 8003382:	f002 023f 	and.w	r2, r2, #63	@ 0x3f
 8003386:	b2d1      	uxtb	r1, r2
 8003388:	687a      	ldr	r2, [r7, #4]
 800338a:	4413      	add	r3, r2
 800338c:	460a      	mov	r2, r1
 800338e:	735a      	strb	r2, [r3, #13]
 8003390:	e012      	b.n	80033b8 <ADG1414_Chain_SwitchOn+0xc8>
    	}
	}

    else if (dev->num_of_sw == EXTERNAL_CHAIN_SWITCH_NUM)
 8003392:	687b      	ldr	r3, [r7, #4]
 8003394:	7b1b      	ldrb	r3, [r3, #12]
 8003396:	2b01      	cmp	r3, #1
 8003398:	d10e      	bne.n	80033b8 <ADG1414_Chain_SwitchOn+0xc8>
	{
    	if(channel_num)
 800339a:	78fb      	ldrb	r3, [r7, #3]
 800339c:	2b00      	cmp	r3, #0
 800339e:	d008      	beq.n	80033b2 <ADG1414_Chain_SwitchOn+0xc2>
    	{
    		dev->switch_state[0] = (1 << (channel_num - 1));
 80033a0:	78fb      	ldrb	r3, [r7, #3]
 80033a2:	3b01      	subs	r3, #1
 80033a4:	2201      	movs	r2, #1
 80033a6:	fa02 f303 	lsl.w	r3, r2, r3
 80033aa:	b2da      	uxtb	r2, r3
 80033ac:	687b      	ldr	r3, [r7, #4]
 80033ae:	735a      	strb	r2, [r3, #13]
 80033b0:	e002      	b.n	80033b8 <ADG1414_Chain_SwitchOn+0xc8>
    	}

    	else
    	{
    		dev->switch_state[0] = 0;
 80033b2:	687b      	ldr	r3, [r7, #4]
 80033b4:	2200      	movs	r2, #0
 80033b6:	735a      	strb	r2, [r3, #13]
		}
	}

    ADG1414_Chain_Write(dev);
 80033b8:	6878      	ldr	r0, [r7, #4]
 80033ba:	f7ff fef0 	bl	800319e <ADG1414_Chain_Write>
 80033be:	e002      	b.n	80033c6 <ADG1414_Chain_SwitchOn+0xd6>
    	return;  // Kim tra gii hn
 80033c0:	bf00      	nop
 80033c2:	e000      	b.n	80033c6 <ADG1414_Chain_SwitchOn+0xd6>
		return;  // Kim tra gii hn
 80033c4:	bf00      	nop
}
 80033c6:	3710      	adds	r7, #16
 80033c8:	46bd      	mov	sp, r7
 80033ca:	bd80      	pop	{r7, pc}
 80033cc:	2aaaaaab 	.word	0x2aaaaaab

080033d0 <ADG1414_Chain_SwitchAllOff>:
//	ADG1414_Chain_Write(dev);
//}

/* Hm tt tt c cc switch */
void ADG1414_Chain_SwitchAllOff(ADG1414_Device_t *dev)
{
 80033d0:	b580      	push	{r7, lr}
 80033d2:	b084      	sub	sp, #16
 80033d4:	af00      	add	r7, sp, #0
 80033d6:	6078      	str	r0, [r7, #4]
    for (int i = 0; i < dev->num_of_sw; i++)
 80033d8:	2300      	movs	r3, #0
 80033da:	60fb      	str	r3, [r7, #12]
 80033dc:	e008      	b.n	80033f0 <ADG1414_Chain_SwitchAllOff+0x20>
    {
        dev->switch_state[i] = 0x00;
 80033de:	687a      	ldr	r2, [r7, #4]
 80033e0:	68fb      	ldr	r3, [r7, #12]
 80033e2:	4413      	add	r3, r2
 80033e4:	330d      	adds	r3, #13
 80033e6:	2200      	movs	r2, #0
 80033e8:	701a      	strb	r2, [r3, #0]
    for (int i = 0; i < dev->num_of_sw; i++)
 80033ea:	68fb      	ldr	r3, [r7, #12]
 80033ec:	3301      	adds	r3, #1
 80033ee:	60fb      	str	r3, [r7, #12]
 80033f0:	687b      	ldr	r3, [r7, #4]
 80033f2:	7b1b      	ldrb	r3, [r3, #12]
 80033f4:	461a      	mov	r2, r3
 80033f6:	68fb      	ldr	r3, [r7, #12]
 80033f8:	4293      	cmp	r3, r2
 80033fa:	dbf0      	blt.n	80033de <ADG1414_Chain_SwitchAllOff+0xe>
    }
    ADG1414_Chain_Write(dev);
 80033fc:	6878      	ldr	r0, [r7, #4]
 80033fe:	f7ff fece 	bl	800319e <ADG1414_Chain_Write>
}
 8003402:	bf00      	nop
 8003404:	3710      	adds	r7, #16
 8003406:	46bd      	mov	sp, r7
 8003408:	bd80      	pop	{r7, pc}
	...

0800340c <CmdLineProcess>:
//! Otherwise it returns the code that was returned by the command function.
//
//*****************************************************************************
uint8_t
CmdLineProcess(char *pcCmdLine)
{
 800340c:	b580      	push	{r7, lr}
 800340e:	b086      	sub	sp, #24
 8003410:	af00      	add	r7, sp, #0
 8003412:	6078      	str	r0, [r7, #4]
    char *pcChar;
    uint_fast8_t ui8Argc;
    bool bFindArg = true;
 8003414:	2301      	movs	r3, #1
 8003416:	73fb      	strb	r3, [r7, #15]

    //
    // Initialize the argument counter, and point to the beginning of the
    // command line string.
    //
    ui8Argc = 0;
 8003418:	2300      	movs	r3, #0
 800341a:	613b      	str	r3, [r7, #16]
    pcChar = pcCmdLine;
 800341c:	687b      	ldr	r3, [r7, #4]
 800341e:	617b      	str	r3, [r7, #20]

    //
    // Advance through the command line until a zero character is found.
    //
    while(*pcChar)
 8003420:	e01f      	b.n	8003462 <CmdLineProcess+0x56>
    {
        //
        // If there is a space, then replace it with a zero, and set the flag
        // to search for the next argument.
        //
        if(*pcChar == ' ')
 8003422:	697b      	ldr	r3, [r7, #20]
 8003424:	781b      	ldrb	r3, [r3, #0]
 8003426:	2b20      	cmp	r3, #32
 8003428:	d105      	bne.n	8003436 <CmdLineProcess+0x2a>
        {
            *pcChar = 0;
 800342a:	697b      	ldr	r3, [r7, #20]
 800342c:	2200      	movs	r2, #0
 800342e:	701a      	strb	r2, [r3, #0]
            bFindArg = true;
 8003430:	2301      	movs	r3, #1
 8003432:	73fb      	strb	r3, [r7, #15]
 8003434:	e012      	b.n	800345c <CmdLineProcess+0x50>
        {
            //
            // If bFindArg is set, then that means we are looking for the start
            // of the next argument.
            //
            if(bFindArg)
 8003436:	7bfb      	ldrb	r3, [r7, #15]
 8003438:	2b00      	cmp	r3, #0
 800343a:	d00f      	beq.n	800345c <CmdLineProcess+0x50>
                //
                // As long as the maximum number of arguments has not been
                // reached, then save the pointer to the start of this new arg
                // in the argv array, and increment the count of args, argc.
                //
                if(ui8Argc < CMDLINE_MAX_ARGS)
 800343c:	693b      	ldr	r3, [r7, #16]
 800343e:	2b07      	cmp	r3, #7
 8003440:	d80a      	bhi.n	8003458 <CmdLineProcess+0x4c>
                {
                    g_ppcArgv[ui8Argc] = pcChar;
 8003442:	491d      	ldr	r1, [pc, #116]	@ (80034b8 <CmdLineProcess+0xac>)
 8003444:	693b      	ldr	r3, [r7, #16]
 8003446:	697a      	ldr	r2, [r7, #20]
 8003448:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
                    ui8Argc++;
 800344c:	693b      	ldr	r3, [r7, #16]
 800344e:	3301      	adds	r3, #1
 8003450:	613b      	str	r3, [r7, #16]
                    bFindArg = false;
 8003452:	2300      	movs	r3, #0
 8003454:	73fb      	strb	r3, [r7, #15]
 8003456:	e001      	b.n	800345c <CmdLineProcess+0x50>
                // The maximum number of arguments has been reached so return
                // the error.
                //
                else
                {
                    return(CMDLINE_TOO_MANY_ARGS);
 8003458:	2302      	movs	r3, #2
 800345a:	e028      	b.n	80034ae <CmdLineProcess+0xa2>
        }

        //
        // Advance to the next character in the command line.
        //
        pcChar++;
 800345c:	697b      	ldr	r3, [r7, #20]
 800345e:	3301      	adds	r3, #1
 8003460:	617b      	str	r3, [r7, #20]
    while(*pcChar)
 8003462:	697b      	ldr	r3, [r7, #20]
 8003464:	781b      	ldrb	r3, [r3, #0]
 8003466:	2b00      	cmp	r3, #0
 8003468:	d1db      	bne.n	8003422 <CmdLineProcess+0x16>
    }

    //
    // If one or more arguments was found, then process the command.
    //
    if(ui8Argc)
 800346a:	693b      	ldr	r3, [r7, #16]
 800346c:	2b00      	cmp	r3, #0
 800346e:	d01d      	beq.n	80034ac <CmdLineProcess+0xa0>
    {
        //
        // Start at the beginning of the command table, to look for a matching
        // command.
        //
        psCmdEntry = &g_psCmdTable[0];
 8003470:	4b12      	ldr	r3, [pc, #72]	@ (80034bc <CmdLineProcess+0xb0>)
 8003472:	60bb      	str	r3, [r7, #8]

        //
        // Search through the command table until a null command string is
        // found, which marks the end of the table.
        //
        while(psCmdEntry->pcCmd)
 8003474:	e016      	b.n	80034a4 <CmdLineProcess+0x98>
            //
            // If this command entry command string matches argv[0], then call
            // the function for this command, passing the command line
            // arguments.
            //
            if(!strcmp(g_ppcArgv[0], psCmdEntry->pcCmd))
 8003476:	4b10      	ldr	r3, [pc, #64]	@ (80034b8 <CmdLineProcess+0xac>)
 8003478:	681a      	ldr	r2, [r3, #0]
 800347a:	68bb      	ldr	r3, [r7, #8]
 800347c:	681b      	ldr	r3, [r3, #0]
 800347e:	4619      	mov	r1, r3
 8003480:	4610      	mov	r0, r2
 8003482:	f7fc fea5 	bl	80001d0 <strcmp>
 8003486:	4603      	mov	r3, r0
 8003488:	2b00      	cmp	r3, #0
 800348a:	d108      	bne.n	800349e <CmdLineProcess+0x92>
            {

                return(psCmdEntry->pfnCmd(ui8Argc, g_ppcArgv));
 800348c:	68bb      	ldr	r3, [r7, #8]
 800348e:	685b      	ldr	r3, [r3, #4]
 8003490:	693a      	ldr	r2, [r7, #16]
 8003492:	4909      	ldr	r1, [pc, #36]	@ (80034b8 <CmdLineProcess+0xac>)
 8003494:	4610      	mov	r0, r2
 8003496:	4798      	blx	r3
 8003498:	4603      	mov	r3, r0
 800349a:	b2db      	uxtb	r3, r3
 800349c:	e007      	b.n	80034ae <CmdLineProcess+0xa2>
            }

            //
            // Not found, so advance to the next entry.
            //
            psCmdEntry++;
 800349e:	68bb      	ldr	r3, [r7, #8]
 80034a0:	330c      	adds	r3, #12
 80034a2:	60bb      	str	r3, [r7, #8]
        while(psCmdEntry->pcCmd)
 80034a4:	68bb      	ldr	r3, [r7, #8]
 80034a6:	681b      	ldr	r3, [r3, #0]
 80034a8:	2b00      	cmp	r3, #0
 80034aa:	d1e4      	bne.n	8003476 <CmdLineProcess+0x6a>

    //
    // Fall through to here means that no matching command was found, so return
    // an error.
    //
    return(CMDLINE_BAD_CMD);
 80034ac:	2301      	movs	r3, #1
}
 80034ae:	4618      	mov	r0, r3
 80034b0:	3718      	adds	r7, #24
 80034b2:	46bd      	mov	sp, r7
 80034b4:	bd80      	pop	{r7, pc}
 80034b6:	bf00      	nop
 80034b8:	200002ec 	.word	0x200002ec
 80034bc:	20000044 	.word	0x20000044

080034c0 <command_init>:
static	char s_commandBuffer[COMMAND_MAX_LENGTH];
static uint8_t	s_commandBufferIndex = 0;


void	command_init(void)
{
 80034c0:	b580      	push	{r7, lr}
 80034c2:	af00      	add	r7, sp, #0
	USART6_init();
 80034c4:	f000 ffaa 	bl	800441c <USART6_init>
	p_CommandRingBuffer = uart_get_USART6_rx_buffer_address();
 80034c8:	f001 f816 	bl	80044f8 <uart_get_USART6_rx_buffer_address>
 80034cc:	4603      	mov	r3, r0
 80034ce:	4a07      	ldr	r2, [pc, #28]	@ (80034ec <command_init+0x2c>)
 80034d0:	6013      	str	r3, [r2, #0]
	memset((void *)s_commandBuffer, 0, sizeof(s_commandBuffer));
 80034d2:	2220      	movs	r2, #32
 80034d4:	2100      	movs	r1, #0
 80034d6:	4806      	ldr	r0, [pc, #24]	@ (80034f0 <command_init+0x30>)
 80034d8:	f002 fa4f 	bl	800597a <memset>
	s_commandBufferIndex = 0;
 80034dc:	4b05      	ldr	r3, [pc, #20]	@ (80034f4 <command_init+0x34>)
 80034de:	2200      	movs	r2, #0
 80034e0:	701a      	strb	r2, [r3, #0]
	USART6_send_string("EXP_LASER_TEST V1.1.0 \r\n>");
 80034e2:	4805      	ldr	r0, [pc, #20]	@ (80034f8 <command_init+0x38>)
 80034e4:	f000 ffd6 	bl	8004494 <USART6_send_string>
}
 80034e8:	bf00      	nop
 80034ea:	bd80      	pop	{r7, pc}
 80034ec:	20000310 	.word	0x20000310
 80034f0:	20000314 	.word	0x20000314
 80034f4:	20000334 	.word	0x20000334
 80034f8:	08007840 	.word	0x08007840
 80034fc:	00000000 	.word	0x00000000

08003500 <ftoa>:
	0.05,				// 1
	0.005,				// 2
};

char * ftoa(double f, char * buf, int precision)
{
 8003500:	b5b0      	push	{r4, r5, r7, lr}
 8003502:	b08a      	sub	sp, #40	@ 0x28
 8003504:	af00      	add	r7, sp, #0
 8003506:	ed87 0b02 	vstr	d0, [r7, #8]
 800350a:	6078      	str	r0, [r7, #4]
 800350c:	6039      	str	r1, [r7, #0]
	char * ptr = buf;
 800350e:	687b      	ldr	r3, [r7, #4]
 8003510:	627b      	str	r3, [r7, #36]	@ 0x24
	char * p = ptr;
 8003512:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003514:	623b      	str	r3, [r7, #32]
	char * p1;
	char c;
	long intPart;
	if (precision > MAX_PRECISION)
 8003516:	683b      	ldr	r3, [r7, #0]
 8003518:	2b02      	cmp	r3, #2
 800351a:	dd01      	ble.n	8003520 <ftoa+0x20>
	precision = MAX_PRECISION;
 800351c:	2302      	movs	r3, #2
 800351e:	603b      	str	r3, [r7, #0]
	if (f < 0)
 8003520:	f04f 0200 	mov.w	r2, #0
 8003524:	f04f 0300 	mov.w	r3, #0
 8003528:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800352c:	f7fd fade 	bl	8000aec <__aeabi_dcmplt>
 8003530:	4603      	mov	r3, r0
 8003532:	2b00      	cmp	r3, #0
 8003534:	d00a      	beq.n	800354c <ftoa+0x4c>
	{
		f = -f;
 8003536:	68bc      	ldr	r4, [r7, #8]
 8003538:	68fb      	ldr	r3, [r7, #12]
 800353a:	f083 4500 	eor.w	r5, r3, #2147483648	@ 0x80000000
 800353e:	e9c7 4502 	strd	r4, r5, [r7, #8]
		*ptr++ = '-';
 8003542:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003544:	1c5a      	adds	r2, r3, #1
 8003546:	627a      	str	r2, [r7, #36]	@ 0x24
 8003548:	222d      	movs	r2, #45	@ 0x2d
 800354a:	701a      	strb	r2, [r3, #0]
	}
	if (precision < 0)  
 800354c:	683b      	ldr	r3, [r7, #0]
 800354e:	2b00      	cmp	r3, #0
 8003550:	da4f      	bge.n	80035f2 <ftoa+0xf2>
	{
		if (f < 1.0) precision = 6;
 8003552:	f04f 0200 	mov.w	r2, #0
 8003556:	4b7c      	ldr	r3, [pc, #496]	@ (8003748 <ftoa+0x248>)
 8003558:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800355c:	f7fd fac6 	bl	8000aec <__aeabi_dcmplt>
 8003560:	4603      	mov	r3, r0
 8003562:	2b00      	cmp	r3, #0
 8003564:	d002      	beq.n	800356c <ftoa+0x6c>
 8003566:	2306      	movs	r3, #6
 8003568:	603b      	str	r3, [r7, #0]
 800356a:	e042      	b.n	80035f2 <ftoa+0xf2>
		else if (f < 10.0) precision = 5;
 800356c:	f04f 0200 	mov.w	r2, #0
 8003570:	4b76      	ldr	r3, [pc, #472]	@ (800374c <ftoa+0x24c>)
 8003572:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8003576:	f7fd fab9 	bl	8000aec <__aeabi_dcmplt>
 800357a:	4603      	mov	r3, r0
 800357c:	2b00      	cmp	r3, #0
 800357e:	d002      	beq.n	8003586 <ftoa+0x86>
 8003580:	2305      	movs	r3, #5
 8003582:	603b      	str	r3, [r7, #0]
 8003584:	e035      	b.n	80035f2 <ftoa+0xf2>
		else if (f < 100.0) precision = 4;
 8003586:	f04f 0200 	mov.w	r2, #0
 800358a:	4b71      	ldr	r3, [pc, #452]	@ (8003750 <ftoa+0x250>)
 800358c:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8003590:	f7fd faac 	bl	8000aec <__aeabi_dcmplt>
 8003594:	4603      	mov	r3, r0
 8003596:	2b00      	cmp	r3, #0
 8003598:	d002      	beq.n	80035a0 <ftoa+0xa0>
 800359a:	2304      	movs	r3, #4
 800359c:	603b      	str	r3, [r7, #0]
 800359e:	e028      	b.n	80035f2 <ftoa+0xf2>
		else if (f < 1000.0) precision = 3;
 80035a0:	f04f 0200 	mov.w	r2, #0
 80035a4:	4b6b      	ldr	r3, [pc, #428]	@ (8003754 <ftoa+0x254>)
 80035a6:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80035aa:	f7fd fa9f 	bl	8000aec <__aeabi_dcmplt>
 80035ae:	4603      	mov	r3, r0
 80035b0:	2b00      	cmp	r3, #0
 80035b2:	d002      	beq.n	80035ba <ftoa+0xba>
 80035b4:	2303      	movs	r3, #3
 80035b6:	603b      	str	r3, [r7, #0]
 80035b8:	e01b      	b.n	80035f2 <ftoa+0xf2>
		else if (f < 10000.0) precision = 2;
 80035ba:	a35f      	add	r3, pc, #380	@ (adr r3, 8003738 <ftoa+0x238>)
 80035bc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80035c0:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80035c4:	f7fd fa92 	bl	8000aec <__aeabi_dcmplt>
 80035c8:	4603      	mov	r3, r0
 80035ca:	2b00      	cmp	r3, #0
 80035cc:	d002      	beq.n	80035d4 <ftoa+0xd4>
 80035ce:	2302      	movs	r3, #2
 80035d0:	603b      	str	r3, [r7, #0]
 80035d2:	e00e      	b.n	80035f2 <ftoa+0xf2>
		else if (f < 100000.0) precision = 1;
 80035d4:	a35a      	add	r3, pc, #360	@ (adr r3, 8003740 <ftoa+0x240>)
 80035d6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80035da:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80035de:	f7fd fa85 	bl	8000aec <__aeabi_dcmplt>
 80035e2:	4603      	mov	r3, r0
 80035e4:	2b00      	cmp	r3, #0
 80035e6:	d002      	beq.n	80035ee <ftoa+0xee>
 80035e8:	2301      	movs	r3, #1
 80035ea:	603b      	str	r3, [r7, #0]
 80035ec:	e001      	b.n	80035f2 <ftoa+0xf2>
		else precision = 0;
 80035ee:	2300      	movs	r3, #0
 80035f0:	603b      	str	r3, [r7, #0]
	}
	if (precision)
 80035f2:	683b      	ldr	r3, [r7, #0]
 80035f4:	2b00      	cmp	r3, #0
 80035f6:	d00d      	beq.n	8003614 <ftoa+0x114>
	f += rounders[precision];
 80035f8:	4a57      	ldr	r2, [pc, #348]	@ (8003758 <ftoa+0x258>)
 80035fa:	683b      	ldr	r3, [r7, #0]
 80035fc:	00db      	lsls	r3, r3, #3
 80035fe:	4413      	add	r3, r2
 8003600:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003604:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8003608:	f7fc fe48 	bl	800029c <__adddf3>
 800360c:	4602      	mov	r2, r0
 800360e:	460b      	mov	r3, r1
 8003610:	e9c7 2302 	strd	r2, r3, [r7, #8]
	intPart = f;
 8003614:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8003618:	f7fd fa90 	bl	8000b3c <__aeabi_d2iz>
 800361c:	4603      	mov	r3, r0
 800361e:	61fb      	str	r3, [r7, #28]
	f -= intPart;
 8003620:	69f8      	ldr	r0, [r7, #28]
 8003622:	f7fc ff87 	bl	8000534 <__aeabi_i2d>
 8003626:	4602      	mov	r2, r0
 8003628:	460b      	mov	r3, r1
 800362a:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800362e:	f7fc fe33 	bl	8000298 <__aeabi_dsub>
 8003632:	4602      	mov	r2, r0
 8003634:	460b      	mov	r3, r1
 8003636:	e9c7 2302 	strd	r2, r3, [r7, #8]

	if (!intPart)
 800363a:	69fb      	ldr	r3, [r7, #28]
 800363c:	2b00      	cmp	r3, #0
 800363e:	d105      	bne.n	800364c <ftoa+0x14c>
	*ptr++ = '0';
 8003640:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003642:	1c5a      	adds	r2, r3, #1
 8003644:	627a      	str	r2, [r7, #36]	@ 0x24
 8003646:	2230      	movs	r2, #48	@ 0x30
 8003648:	701a      	strb	r2, [r3, #0]
 800364a:	e038      	b.n	80036be <ftoa+0x1be>
	else
	{
		p = ptr;
 800364c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800364e:	623b      	str	r3, [r7, #32]
		while (intPart)
 8003650:	e01a      	b.n	8003688 <ftoa+0x188>
		{
			*p++ = '0' + intPart % 10;
 8003652:	69fa      	ldr	r2, [r7, #28]
 8003654:	4b41      	ldr	r3, [pc, #260]	@ (800375c <ftoa+0x25c>)
 8003656:	fb83 1302 	smull	r1, r3, r3, r2
 800365a:	1099      	asrs	r1, r3, #2
 800365c:	17d3      	asrs	r3, r2, #31
 800365e:	1ac9      	subs	r1, r1, r3
 8003660:	460b      	mov	r3, r1
 8003662:	009b      	lsls	r3, r3, #2
 8003664:	440b      	add	r3, r1
 8003666:	005b      	lsls	r3, r3, #1
 8003668:	1ad1      	subs	r1, r2, r3
 800366a:	b2ca      	uxtb	r2, r1
 800366c:	6a3b      	ldr	r3, [r7, #32]
 800366e:	1c59      	adds	r1, r3, #1
 8003670:	6239      	str	r1, [r7, #32]
 8003672:	3230      	adds	r2, #48	@ 0x30
 8003674:	b2d2      	uxtb	r2, r2
 8003676:	701a      	strb	r2, [r3, #0]
			intPart /= 10;
 8003678:	69fb      	ldr	r3, [r7, #28]
 800367a:	4a38      	ldr	r2, [pc, #224]	@ (800375c <ftoa+0x25c>)
 800367c:	fb82 1203 	smull	r1, r2, r2, r3
 8003680:	1092      	asrs	r2, r2, #2
 8003682:	17db      	asrs	r3, r3, #31
 8003684:	1ad3      	subs	r3, r2, r3
 8003686:	61fb      	str	r3, [r7, #28]
		while (intPart)
 8003688:	69fb      	ldr	r3, [r7, #28]
 800368a:	2b00      	cmp	r3, #0
 800368c:	d1e1      	bne.n	8003652 <ftoa+0x152>
		}
		p1 = p;
 800368e:	6a3b      	ldr	r3, [r7, #32]
 8003690:	61bb      	str	r3, [r7, #24]
		while (p > ptr)
 8003692:	e00e      	b.n	80036b2 <ftoa+0x1b2>
		{
			c = *--p;
 8003694:	6a3b      	ldr	r3, [r7, #32]
 8003696:	3b01      	subs	r3, #1
 8003698:	623b      	str	r3, [r7, #32]
 800369a:	6a3b      	ldr	r3, [r7, #32]
 800369c:	781b      	ldrb	r3, [r3, #0]
 800369e:	75fb      	strb	r3, [r7, #23]
			*p = *ptr;
 80036a0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80036a2:	781a      	ldrb	r2, [r3, #0]
 80036a4:	6a3b      	ldr	r3, [r7, #32]
 80036a6:	701a      	strb	r2, [r3, #0]
			*ptr++ = c;
 80036a8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80036aa:	1c5a      	adds	r2, r3, #1
 80036ac:	627a      	str	r2, [r7, #36]	@ 0x24
 80036ae:	7dfa      	ldrb	r2, [r7, #23]
 80036b0:	701a      	strb	r2, [r3, #0]
		while (p > ptr)
 80036b2:	6a3a      	ldr	r2, [r7, #32]
 80036b4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80036b6:	429a      	cmp	r2, r3
 80036b8:	d8ec      	bhi.n	8003694 <ftoa+0x194>
		}
		ptr = p1;
 80036ba:	69bb      	ldr	r3, [r7, #24]
 80036bc:	627b      	str	r3, [r7, #36]	@ 0x24
	}
	if (precision)
 80036be:	683b      	ldr	r3, [r7, #0]
 80036c0:	2b00      	cmp	r3, #0
 80036c2:	d030      	beq.n	8003726 <ftoa+0x226>
	{
		*ptr++ = '.';
 80036c4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80036c6:	1c5a      	adds	r2, r3, #1
 80036c8:	627a      	str	r2, [r7, #36]	@ 0x24
 80036ca:	222e      	movs	r2, #46	@ 0x2e
 80036cc:	701a      	strb	r2, [r3, #0]
		while (precision--)
 80036ce:	e025      	b.n	800371c <ftoa+0x21c>
		{
			f *= 10.0;
 80036d0:	f04f 0200 	mov.w	r2, #0
 80036d4:	4b1d      	ldr	r3, [pc, #116]	@ (800374c <ftoa+0x24c>)
 80036d6:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80036da:	f7fc ff95 	bl	8000608 <__aeabi_dmul>
 80036de:	4602      	mov	r2, r0
 80036e0:	460b      	mov	r3, r1
 80036e2:	e9c7 2302 	strd	r2, r3, [r7, #8]
			c = f;
 80036e6:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80036ea:	f7fd fa4f 	bl	8000b8c <__aeabi_d2uiz>
 80036ee:	4603      	mov	r3, r0
 80036f0:	75fb      	strb	r3, [r7, #23]
			*ptr++ = '0' + c;
 80036f2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80036f4:	1c5a      	adds	r2, r3, #1
 80036f6:	627a      	str	r2, [r7, #36]	@ 0x24
 80036f8:	7dfa      	ldrb	r2, [r7, #23]
 80036fa:	3230      	adds	r2, #48	@ 0x30
 80036fc:	b2d2      	uxtb	r2, r2
 80036fe:	701a      	strb	r2, [r3, #0]
			f -= c;
 8003700:	7dfb      	ldrb	r3, [r7, #23]
 8003702:	4618      	mov	r0, r3
 8003704:	f7fc ff16 	bl	8000534 <__aeabi_i2d>
 8003708:	4602      	mov	r2, r0
 800370a:	460b      	mov	r3, r1
 800370c:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8003710:	f7fc fdc2 	bl	8000298 <__aeabi_dsub>
 8003714:	4602      	mov	r2, r0
 8003716:	460b      	mov	r3, r1
 8003718:	e9c7 2302 	strd	r2, r3, [r7, #8]
		while (precision--)
 800371c:	683b      	ldr	r3, [r7, #0]
 800371e:	1e5a      	subs	r2, r3, #1
 8003720:	603a      	str	r2, [r7, #0]
 8003722:	2b00      	cmp	r3, #0
 8003724:	d1d4      	bne.n	80036d0 <ftoa+0x1d0>
		}
	}
	*ptr = 0;
 8003726:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003728:	2200      	movs	r2, #0
 800372a:	701a      	strb	r2, [r3, #0]
	return buf;
 800372c:	687b      	ldr	r3, [r7, #4]
}
 800372e:	4618      	mov	r0, r3
 8003730:	3728      	adds	r7, #40	@ 0x28
 8003732:	46bd      	mov	sp, r7
 8003734:	bdb0      	pop	{r4, r5, r7, pc}
 8003736:	bf00      	nop
 8003738:	00000000 	.word	0x00000000
 800373c:	40c38800 	.word	0x40c38800
 8003740:	00000000 	.word	0x00000000
 8003744:	40f86a00 	.word	0x40f86a00
 8003748:	3ff00000 	.word	0x3ff00000
 800374c:	40240000 	.word	0x40240000
 8003750:	40590000 	.word	0x40590000
 8003754:	408f4000 	.word	0x408f4000
 8003758:	08007900 	.word	0x08007900
 800375c:	66666667 	.word	0x66666667

08003760 <Map>:

int32_t Map(int32_t x, int32_t in_min, int32_t in_max, int32_t out_min, int32_t out_max)
{
 8003760:	b480      	push	{r7}
 8003762:	b085      	sub	sp, #20
 8003764:	af00      	add	r7, sp, #0
 8003766:	60f8      	str	r0, [r7, #12]
 8003768:	60b9      	str	r1, [r7, #8]
 800376a:	607a      	str	r2, [r7, #4]
 800376c:	603b      	str	r3, [r7, #0]
	return (x - in_min) * (out_max - out_min) / (in_max - in_min) + out_min;
 800376e:	68fa      	ldr	r2, [r7, #12]
 8003770:	68bb      	ldr	r3, [r7, #8]
 8003772:	1ad3      	subs	r3, r2, r3
 8003774:	69b9      	ldr	r1, [r7, #24]
 8003776:	683a      	ldr	r2, [r7, #0]
 8003778:	1a8a      	subs	r2, r1, r2
 800377a:	fb03 f202 	mul.w	r2, r3, r2
 800377e:	6879      	ldr	r1, [r7, #4]
 8003780:	68bb      	ldr	r3, [r7, #8]
 8003782:	1acb      	subs	r3, r1, r3
 8003784:	fb92 f2f3 	sdiv	r2, r2, r3
 8003788:	683b      	ldr	r3, [r7, #0]
 800378a:	4413      	add	r3, r2
}
 800378c:	4618      	mov	r0, r3
 800378e:	3714      	adds	r7, #20
 8003790:	46bd      	mov	sp, r7
 8003792:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003796:	4770      	bx	lr

08003798 <command_task_update>:

void command_task_update(void*)
{
 8003798:	b580      	push	{r7, lr}
 800379a:	b084      	sub	sp, #16
 800379c:	af00      	add	r7, sp, #0
 800379e:	6078      	str	r0, [r7, #4]
	char rxData;
	int8_t	ret_val;
	while (! rbuffer_empty(p_CommandRingBuffer))
 80037a0:	e05c      	b.n	800385c <command_task_update+0xc4>
	{
		rxData = rbuffer_remove(p_CommandRingBuffer);
 80037a2:	4b36      	ldr	r3, [pc, #216]	@ (800387c <command_task_update+0xe4>)
 80037a4:	681b      	ldr	r3, [r3, #0]
 80037a6:	4618      	mov	r0, r3
 80037a8:	f000 fc6f 	bl	800408a <rbuffer_remove>
 80037ac:	4603      	mov	r3, r0
 80037ae:	73fb      	strb	r3, [r7, #15]
		USART6_send_char(rxData);
 80037b0:	7bfb      	ldrb	r3, [r7, #15]
 80037b2:	4618      	mov	r0, r3
 80037b4:	f000 fe4a 	bl	800444c <USART6_send_char>
		if ((rxData == '\r') || (rxData == '\n'))		//got a return or new line
 80037b8:	7bfb      	ldrb	r3, [r7, #15]
 80037ba:	2b0d      	cmp	r3, #13
 80037bc:	d002      	beq.n	80037c4 <command_task_update+0x2c>
 80037be:	7bfb      	ldrb	r3, [r7, #15]
 80037c0:	2b0a      	cmp	r3, #10
 80037c2:	d127      	bne.n	8003814 <command_task_update+0x7c>
		{
			if (s_commandBufferIndex > 0)		//if we got the CR or LF at the begining, discard	
 80037c4:	4b2e      	ldr	r3, [pc, #184]	@ (8003880 <command_task_update+0xe8>)
 80037c6:	781b      	ldrb	r3, [r3, #0]
 80037c8:	2b00      	cmp	r3, #0
 80037ca:	d01f      	beq.n	800380c <command_task_update+0x74>
			{
				s_commandBuffer[s_commandBufferIndex] = 0;
 80037cc:	4b2c      	ldr	r3, [pc, #176]	@ (8003880 <command_task_update+0xe8>)
 80037ce:	781b      	ldrb	r3, [r3, #0]
 80037d0:	461a      	mov	r2, r3
 80037d2:	4b2c      	ldr	r3, [pc, #176]	@ (8003884 <command_task_update+0xec>)
 80037d4:	2100      	movs	r1, #0
 80037d6:	5499      	strb	r1, [r3, r2]
				s_commandBufferIndex++;
 80037d8:	4b29      	ldr	r3, [pc, #164]	@ (8003880 <command_task_update+0xe8>)
 80037da:	781b      	ldrb	r3, [r3, #0]
 80037dc:	3301      	adds	r3, #1
 80037de:	b2da      	uxtb	r2, r3
 80037e0:	4b27      	ldr	r3, [pc, #156]	@ (8003880 <command_task_update+0xe8>)
 80037e2:	701a      	strb	r2, [r3, #0]
				ret_val = CmdLineProcess(s_commandBuffer);		
 80037e4:	4827      	ldr	r0, [pc, #156]	@ (8003884 <command_task_update+0xec>)
 80037e6:	f7ff fe11 	bl	800340c <CmdLineProcess>
 80037ea:	4603      	mov	r3, r0
 80037ec:	73bb      	strb	r3, [r7, #14]
				s_commandBufferIndex = 0;		
 80037ee:	4b24      	ldr	r3, [pc, #144]	@ (8003880 <command_task_update+0xe8>)
 80037f0:	2200      	movs	r2, #0
 80037f2:	701a      	strb	r2, [r3, #0]
				USART6_send_string(ErrorCode[ret_val]);
 80037f4:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80037f8:	4a23      	ldr	r2, [pc, #140]	@ (8003888 <command_task_update+0xf0>)
 80037fa:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80037fe:	4618      	mov	r0, r3
 8003800:	f000 fe48 	bl	8004494 <USART6_send_string>
				USART6_send_string("> ");
 8003804:	4821      	ldr	r0, [pc, #132]	@ (800388c <command_task_update+0xf4>)
 8003806:	f000 fe45 	bl	8004494 <USART6_send_string>
			if (s_commandBufferIndex > 0)		//if we got the CR or LF at the begining, discard	
 800380a:	e027      	b.n	800385c <command_task_update+0xc4>
			}	
			else USART6_send_string("\r\n> ");
 800380c:	4820      	ldr	r0, [pc, #128]	@ (8003890 <command_task_update+0xf8>)
 800380e:	f000 fe41 	bl	8004494 <USART6_send_string>
			if (s_commandBufferIndex > 0)		//if we got the CR or LF at the begining, discard	
 8003812:	e023      	b.n	800385c <command_task_update+0xc4>
		}
		else if ((rxData == 8) || (rxData == 127))	
 8003814:	7bfb      	ldrb	r3, [r7, #15]
 8003816:	2b08      	cmp	r3, #8
 8003818:	d002      	beq.n	8003820 <command_task_update+0x88>
 800381a:	7bfb      	ldrb	r3, [r7, #15]
 800381c:	2b7f      	cmp	r3, #127	@ 0x7f
 800381e:	d10a      	bne.n	8003836 <command_task_update+0x9e>
		{
			if (s_commandBufferIndex > 0) s_commandBufferIndex--;
 8003820:	4b17      	ldr	r3, [pc, #92]	@ (8003880 <command_task_update+0xe8>)
 8003822:	781b      	ldrb	r3, [r3, #0]
 8003824:	2b00      	cmp	r3, #0
 8003826:	d019      	beq.n	800385c <command_task_update+0xc4>
 8003828:	4b15      	ldr	r3, [pc, #84]	@ (8003880 <command_task_update+0xe8>)
 800382a:	781b      	ldrb	r3, [r3, #0]
 800382c:	3b01      	subs	r3, #1
 800382e:	b2da      	uxtb	r2, r3
 8003830:	4b13      	ldr	r3, [pc, #76]	@ (8003880 <command_task_update+0xe8>)
 8003832:	701a      	strb	r2, [r3, #0]
 8003834:	e012      	b.n	800385c <command_task_update+0xc4>
		}
		else
		{
			s_commandBuffer[s_commandBufferIndex] = rxData;
 8003836:	4b12      	ldr	r3, [pc, #72]	@ (8003880 <command_task_update+0xe8>)
 8003838:	781b      	ldrb	r3, [r3, #0]
 800383a:	4619      	mov	r1, r3
 800383c:	4a11      	ldr	r2, [pc, #68]	@ (8003884 <command_task_update+0xec>)
 800383e:	7bfb      	ldrb	r3, [r7, #15]
 8003840:	5453      	strb	r3, [r2, r1]
			s_commandBufferIndex ++;
 8003842:	4b0f      	ldr	r3, [pc, #60]	@ (8003880 <command_task_update+0xe8>)
 8003844:	781b      	ldrb	r3, [r3, #0]
 8003846:	3301      	adds	r3, #1
 8003848:	b2da      	uxtb	r2, r3
 800384a:	4b0d      	ldr	r3, [pc, #52]	@ (8003880 <command_task_update+0xe8>)
 800384c:	701a      	strb	r2, [r3, #0]
			if (s_commandBufferIndex >= COMMAND_MAX_LENGTH) s_commandBufferIndex= 0;
 800384e:	4b0c      	ldr	r3, [pc, #48]	@ (8003880 <command_task_update+0xe8>)
 8003850:	781b      	ldrb	r3, [r3, #0]
 8003852:	2b1f      	cmp	r3, #31
 8003854:	d902      	bls.n	800385c <command_task_update+0xc4>
 8003856:	4b0a      	ldr	r3, [pc, #40]	@ (8003880 <command_task_update+0xe8>)
 8003858:	2200      	movs	r2, #0
 800385a:	701a      	strb	r2, [r3, #0]
	while (! rbuffer_empty(p_CommandRingBuffer))
 800385c:	4b07      	ldr	r3, [pc, #28]	@ (800387c <command_task_update+0xe4>)
 800385e:	681b      	ldr	r3, [r3, #0]
 8003860:	4618      	mov	r0, r3
 8003862:	f000 fbd3 	bl	800400c <rbuffer_empty>
 8003866:	4603      	mov	r3, r0
 8003868:	f083 0301 	eor.w	r3, r3, #1
 800386c:	b2db      	uxtb	r3, r3
 800386e:	2b00      	cmp	r3, #0
 8003870:	d197      	bne.n	80037a2 <command_task_update+0xa>
		}
	}	
}
 8003872:	bf00      	nop
 8003874:	bf00      	nop
 8003876:	3710      	adds	r7, #16
 8003878:	46bd      	mov	sp, r7
 800387a:	bd80      	pop	{r7, pc}
 800387c:	20000310 	.word	0x20000310
 8003880:	20000334 	.word	0x20000334
 8003884:	20000314 	.word	0x20000314
 8003888:	20000030 	.word	0x20000030
 800388c:	0800785c 	.word	0x0800785c
 8003890:	08007860 	.word	0x08007860

08003894 <Cmd_help>:



int Cmd_help(int argc, char *argv[]) {
 8003894:	b580      	push	{r7, lr}
 8003896:	b084      	sub	sp, #16
 8003898:	af00      	add	r7, sp, #0
 800389a:	6078      	str	r0, [r7, #4]
 800389c:	6039      	str	r1, [r7, #0]
	tCmdLineEntry *pEntry;

	USART6_send_string("\nAvailable commands: \r\n");
 800389e:	480f      	ldr	r0, [pc, #60]	@ (80038dc <Cmd_help+0x48>)
 80038a0:	f000 fdf8 	bl	8004494 <USART6_send_string>
	
	// Point at the beginning of the command table.
	pEntry = &g_psCmdTable[0];
 80038a4:	4b0e      	ldr	r3, [pc, #56]	@ (80038e0 <Cmd_help+0x4c>)
 80038a6:	60fb      	str	r3, [r7, #12]

	// Enter a loop to read each entry from the command table.  The
	// end of the table has been reached when the command name is NULL.
	while (pEntry->pcCmd) {
 80038a8:	e00f      	b.n	80038ca <Cmd_help+0x36>
		// Print the command name and the brief description.
		USART6_send_string(pEntry->pcCmd);
 80038aa:	68fb      	ldr	r3, [r7, #12]
 80038ac:	681b      	ldr	r3, [r3, #0]
 80038ae:	4618      	mov	r0, r3
 80038b0:	f000 fdf0 	bl	8004494 <USART6_send_string>
		USART6_send_string(pEntry->pcHelp);
 80038b4:	68fb      	ldr	r3, [r7, #12]
 80038b6:	689b      	ldr	r3, [r3, #8]
 80038b8:	4618      	mov	r0, r3
 80038ba:	f000 fdeb 	bl	8004494 <USART6_send_string>
		USART6_send_string("\r\n");
 80038be:	4809      	ldr	r0, [pc, #36]	@ (80038e4 <Cmd_help+0x50>)
 80038c0:	f000 fde8 	bl	8004494 <USART6_send_string>

		// Advance to the next entry in the table.
		pEntry++;
 80038c4:	68fb      	ldr	r3, [r7, #12]
 80038c6:	330c      	adds	r3, #12
 80038c8:	60fb      	str	r3, [r7, #12]
	while (pEntry->pcCmd) {
 80038ca:	68fb      	ldr	r3, [r7, #12]
 80038cc:	681b      	ldr	r3, [r3, #0]
 80038ce:	2b00      	cmp	r3, #0
 80038d0:	d1eb      	bne.n	80038aa <Cmd_help+0x16>

	}
	// Return success.
	return (CMDLINE_OK);
 80038d2:	2300      	movs	r3, #0
}
 80038d4:	4618      	mov	r0, r3
 80038d6:	3710      	adds	r7, #16
 80038d8:	46bd      	mov	sp, r7
 80038da:	bd80      	pop	{r7, pc}
 80038dc:	08007868 	.word	0x08007868
 80038e0:	20000044 	.word	0x20000044
 80038e4:	08007880 	.word	0x08007880

080038e8 <Cmd_set_laser>:
// Format: get_temp
// Get the temperature from NTC
//
//*****************************************************************************
int Cmd_set_laser(int argc, char *argv[])
{
 80038e8:	b580      	push	{r7, lr}
 80038ea:	b086      	sub	sp, #24
 80038ec:	af02      	add	r7, sp, #8
 80038ee:	6078      	str	r0, [r7, #4]
 80038f0:	6039      	str	r1, [r7, #0]
	uint8_t laser_ind = atoi(argv[2]);
 80038f2:	683b      	ldr	r3, [r7, #0]
 80038f4:	3308      	adds	r3, #8
 80038f6:	681b      	ldr	r3, [r3, #0]
 80038f8:	4618      	mov	r0, r3
 80038fa:	f001 f8a2 	bl	8004a42 <atoi>
 80038fe:	4603      	mov	r3, r0
 8003900:	73fb      	strb	r3, [r7, #15]
	uint8_t percent = atof(argv[3]);
 8003902:	683b      	ldr	r3, [r7, #0]
 8003904:	330c      	adds	r3, #12
 8003906:	681b      	ldr	r3, [r3, #0]
 8003908:	4618      	mov	r0, r3
 800390a:	f001 f897 	bl	8004a3c <atof>
 800390e:	ec53 2b10 	vmov	r2, r3, d0
 8003912:	4610      	mov	r0, r2
 8003914:	4619      	mov	r1, r3
 8003916:	f7fd f939 	bl	8000b8c <__aeabi_d2uiz>
 800391a:	4603      	mov	r3, r0
 800391c:	73bb      	strb	r3, [r7, #14]
	if(!strcmp(argv[1], "int"))
 800391e:	683b      	ldr	r3, [r7, #0]
 8003920:	3304      	adds	r3, #4
 8003922:	681b      	ldr	r3, [r3, #0]
 8003924:	4951      	ldr	r1, [pc, #324]	@ (8003a6c <Cmd_set_laser+0x184>)
 8003926:	4618      	mov	r0, r3
 8003928:	f7fc fc52 	bl	80001d0 <strcmp>
 800392c:	4603      	mov	r3, r0
 800392e:	2b00      	cmp	r3, #0
 8003930:	d145      	bne.n	80039be <Cmd_set_laser+0xd6>
	{
		if(!laser_ind)
 8003932:	7bfb      	ldrb	r3, [r7, #15]
 8003934:	2b00      	cmp	r3, #0
 8003936:	d112      	bne.n	800395e <Cmd_set_laser+0x76>
		{
			if(argc < 3)		return CMDLINE_TOO_FEW_ARGS;
 8003938:	687b      	ldr	r3, [r7, #4]
 800393a:	2b02      	cmp	r3, #2
 800393c:	dc01      	bgt.n	8003942 <Cmd_set_laser+0x5a>
 800393e:	2303      	movs	r3, #3
 8003940:	e090      	b.n	8003a64 <Cmd_set_laser+0x17c>
			else if(argc > 3)	return CMDLINE_TOO_MANY_ARGS;
 8003942:	687b      	ldr	r3, [r7, #4]
 8003944:	2b03      	cmp	r3, #3
 8003946:	dd01      	ble.n	800394c <Cmd_set_laser+0x64>
 8003948:	2302      	movs	r3, #2
 800394a:	e08b      	b.n	8003a64 <Cmd_set_laser+0x17c>
			MCP4902_Shutdown(&DAC_device, MCP4902_CHA);
 800394c:	2100      	movs	r1, #0
 800394e:	4848      	ldr	r0, [pc, #288]	@ (8003a70 <Cmd_set_laser+0x188>)
 8003950:	f000 fa52 	bl	8003df8 <MCP4902_Shutdown>
			ADG1414_Chain_SwitchAllOff(&laser_int);
 8003954:	4847      	ldr	r0, [pc, #284]	@ (8003a74 <Cmd_set_laser+0x18c>)
 8003956:	f7ff fd3b 	bl	80033d0 <ADG1414_Chain_SwitchAllOff>
			return CMDLINE_OK;
 800395a:	2300      	movs	r3, #0
 800395c:	e082      	b.n	8003a64 <Cmd_set_laser+0x17c>
		}

		else if((laser_ind > 0)&&(laser_ind <= 36))
 800395e:	7bfb      	ldrb	r3, [r7, #15]
 8003960:	2b00      	cmp	r3, #0
 8003962:	d027      	beq.n	80039b4 <Cmd_set_laser+0xcc>
 8003964:	7bfb      	ldrb	r3, [r7, #15]
 8003966:	2b24      	cmp	r3, #36	@ 0x24
 8003968:	d824      	bhi.n	80039b4 <Cmd_set_laser+0xcc>
		{
			if(argc < 4)		return CMDLINE_TOO_FEW_ARGS;
 800396a:	687b      	ldr	r3, [r7, #4]
 800396c:	2b03      	cmp	r3, #3
 800396e:	dc01      	bgt.n	8003974 <Cmd_set_laser+0x8c>
 8003970:	2303      	movs	r3, #3
 8003972:	e077      	b.n	8003a64 <Cmd_set_laser+0x17c>
			else if(argc > 4)	return CMDLINE_TOO_MANY_ARGS;
 8003974:	687b      	ldr	r3, [r7, #4]
 8003976:	2b04      	cmp	r3, #4
 8003978:	dd01      	ble.n	800397e <Cmd_set_laser+0x96>
 800397a:	2302      	movs	r3, #2
 800397c:	e072      	b.n	8003a64 <Cmd_set_laser+0x17c>
			if((percent < 0)||(percent > 100))	return CMDLINE_INVALID_ARG;
 800397e:	7bbb      	ldrb	r3, [r7, #14]
 8003980:	2b64      	cmp	r3, #100	@ 0x64
 8003982:	d901      	bls.n	8003988 <Cmd_set_laser+0xa0>
 8003984:	2304      	movs	r3, #4
 8003986:	e06d      	b.n	8003a64 <Cmd_set_laser+0x17c>

			uint8_t dac_val = Map(percent, 0, 100, 0, 255);
 8003988:	7bb8      	ldrb	r0, [r7, #14]
 800398a:	23ff      	movs	r3, #255	@ 0xff
 800398c:	9300      	str	r3, [sp, #0]
 800398e:	2300      	movs	r3, #0
 8003990:	2264      	movs	r2, #100	@ 0x64
 8003992:	2100      	movs	r1, #0
 8003994:	f7ff fee4 	bl	8003760 <Map>
 8003998:	4603      	mov	r3, r0
 800399a:	733b      	strb	r3, [r7, #12]
			MCP4902_Set_DAC(&DAC_device, MCP4902_CHA, dac_val);
 800399c:	7b3b      	ldrb	r3, [r7, #12]
 800399e:	461a      	mov	r2, r3
 80039a0:	2100      	movs	r1, #0
 80039a2:	4833      	ldr	r0, [pc, #204]	@ (8003a70 <Cmd_set_laser+0x188>)
 80039a4:	f000 fa7e 	bl	8003ea4 <MCP4902_Set_DAC>
			ADG1414_Chain_SwitchOn(&laser_int, laser_ind);
 80039a8:	7bfb      	ldrb	r3, [r7, #15]
 80039aa:	4619      	mov	r1, r3
 80039ac:	4831      	ldr	r0, [pc, #196]	@ (8003a74 <Cmd_set_laser+0x18c>)
 80039ae:	f7ff fc9f 	bl	80032f0 <ADG1414_Chain_SwitchOn>
		{
 80039b2:	e056      	b.n	8003a62 <Cmd_set_laser+0x17a>
		}
		else if(laser_ind > 36)	return CMDLINE_INVALID_ARG;
 80039b4:	7bfb      	ldrb	r3, [r7, #15]
 80039b6:	2b24      	cmp	r3, #36	@ 0x24
 80039b8:	d953      	bls.n	8003a62 <Cmd_set_laser+0x17a>
 80039ba:	2304      	movs	r3, #4
 80039bc:	e052      	b.n	8003a64 <Cmd_set_laser+0x17c>

	}

	else if(!strcmp(argv[1], "ext"))
 80039be:	683b      	ldr	r3, [r7, #0]
 80039c0:	3304      	adds	r3, #4
 80039c2:	681b      	ldr	r3, [r3, #0]
 80039c4:	492c      	ldr	r1, [pc, #176]	@ (8003a78 <Cmd_set_laser+0x190>)
 80039c6:	4618      	mov	r0, r3
 80039c8:	f7fc fc02 	bl	80001d0 <strcmp>
 80039cc:	4603      	mov	r3, r0
 80039ce:	2b00      	cmp	r3, #0
 80039d0:	d145      	bne.n	8003a5e <Cmd_set_laser+0x176>
	{
		if(!laser_ind)
 80039d2:	7bfb      	ldrb	r3, [r7, #15]
 80039d4:	2b00      	cmp	r3, #0
 80039d6:	d112      	bne.n	80039fe <Cmd_set_laser+0x116>
		{
			if(argc < 3)		return CMDLINE_TOO_FEW_ARGS;
 80039d8:	687b      	ldr	r3, [r7, #4]
 80039da:	2b02      	cmp	r3, #2
 80039dc:	dc01      	bgt.n	80039e2 <Cmd_set_laser+0xfa>
 80039de:	2303      	movs	r3, #3
 80039e0:	e040      	b.n	8003a64 <Cmd_set_laser+0x17c>
			else if(argc > 3)	return CMDLINE_TOO_MANY_ARGS;
 80039e2:	687b      	ldr	r3, [r7, #4]
 80039e4:	2b03      	cmp	r3, #3
 80039e6:	dd01      	ble.n	80039ec <Cmd_set_laser+0x104>
 80039e8:	2302      	movs	r3, #2
 80039ea:	e03b      	b.n	8003a64 <Cmd_set_laser+0x17c>
			MCP4902_Shutdown(&DAC_device, MCP4902_CHB);
 80039ec:	2101      	movs	r1, #1
 80039ee:	4820      	ldr	r0, [pc, #128]	@ (8003a70 <Cmd_set_laser+0x188>)
 80039f0:	f000 fa02 	bl	8003df8 <MCP4902_Shutdown>
			ADG1414_Chain_SwitchAllOff(&laser_ext);
 80039f4:	4821      	ldr	r0, [pc, #132]	@ (8003a7c <Cmd_set_laser+0x194>)
 80039f6:	f7ff fceb 	bl	80033d0 <ADG1414_Chain_SwitchAllOff>
			return CMDLINE_OK;
 80039fa:	2300      	movs	r3, #0
 80039fc:	e032      	b.n	8003a64 <Cmd_set_laser+0x17c>
		}

		else if((laser_ind > 0)&&(laser_ind <= 8))
 80039fe:	7bfb      	ldrb	r3, [r7, #15]
 8003a00:	2b00      	cmp	r3, #0
 8003a02:	d027      	beq.n	8003a54 <Cmd_set_laser+0x16c>
 8003a04:	7bfb      	ldrb	r3, [r7, #15]
 8003a06:	2b08      	cmp	r3, #8
 8003a08:	d824      	bhi.n	8003a54 <Cmd_set_laser+0x16c>
		{
			if(argc < 4)		return CMDLINE_TOO_FEW_ARGS;
 8003a0a:	687b      	ldr	r3, [r7, #4]
 8003a0c:	2b03      	cmp	r3, #3
 8003a0e:	dc01      	bgt.n	8003a14 <Cmd_set_laser+0x12c>
 8003a10:	2303      	movs	r3, #3
 8003a12:	e027      	b.n	8003a64 <Cmd_set_laser+0x17c>
			else if(argc > 4)	return CMDLINE_TOO_MANY_ARGS;
 8003a14:	687b      	ldr	r3, [r7, #4]
 8003a16:	2b04      	cmp	r3, #4
 8003a18:	dd01      	ble.n	8003a1e <Cmd_set_laser+0x136>
 8003a1a:	2302      	movs	r3, #2
 8003a1c:	e022      	b.n	8003a64 <Cmd_set_laser+0x17c>
			if((percent < 0)||(percent > 100))	return CMDLINE_INVALID_ARG;
 8003a1e:	7bbb      	ldrb	r3, [r7, #14]
 8003a20:	2b64      	cmp	r3, #100	@ 0x64
 8003a22:	d901      	bls.n	8003a28 <Cmd_set_laser+0x140>
 8003a24:	2304      	movs	r3, #4
 8003a26:	e01d      	b.n	8003a64 <Cmd_set_laser+0x17c>

			uint8_t dac_val = Map(percent, 0, 100, 0, 255);
 8003a28:	7bb8      	ldrb	r0, [r7, #14]
 8003a2a:	23ff      	movs	r3, #255	@ 0xff
 8003a2c:	9300      	str	r3, [sp, #0]
 8003a2e:	2300      	movs	r3, #0
 8003a30:	2264      	movs	r2, #100	@ 0x64
 8003a32:	2100      	movs	r1, #0
 8003a34:	f7ff fe94 	bl	8003760 <Map>
 8003a38:	4603      	mov	r3, r0
 8003a3a:	737b      	strb	r3, [r7, #13]
			MCP4902_Set_DAC(&DAC_device, MCP4902_CHB, dac_val);
 8003a3c:	7b7b      	ldrb	r3, [r7, #13]
 8003a3e:	461a      	mov	r2, r3
 8003a40:	2101      	movs	r1, #1
 8003a42:	480b      	ldr	r0, [pc, #44]	@ (8003a70 <Cmd_set_laser+0x188>)
 8003a44:	f000 fa2e 	bl	8003ea4 <MCP4902_Set_DAC>
			ADG1414_Chain_SwitchOn(&laser_ext, laser_ind);
 8003a48:	7bfb      	ldrb	r3, [r7, #15]
 8003a4a:	4619      	mov	r1, r3
 8003a4c:	480b      	ldr	r0, [pc, #44]	@ (8003a7c <Cmd_set_laser+0x194>)
 8003a4e:	f7ff fc4f 	bl	80032f0 <ADG1414_Chain_SwitchOn>
		{
 8003a52:	e006      	b.n	8003a62 <Cmd_set_laser+0x17a>
		}
		else if(laser_ind > 8)	return CMDLINE_INVALID_ARG;
 8003a54:	7bfb      	ldrb	r3, [r7, #15]
 8003a56:	2b08      	cmp	r3, #8
 8003a58:	d903      	bls.n	8003a62 <Cmd_set_laser+0x17a>
 8003a5a:	2304      	movs	r3, #4
 8003a5c:	e002      	b.n	8003a64 <Cmd_set_laser+0x17c>

	}

	else return CMDLINE_INVALID_ARG;
 8003a5e:	2304      	movs	r3, #4
 8003a60:	e000      	b.n	8003a64 <Cmd_set_laser+0x17c>
 	return CMDLINE_OK;
 8003a62:	2300      	movs	r3, #0
}
 8003a64:	4618      	mov	r0, r3
 8003a66:	3710      	adds	r7, #16
 8003a68:	46bd      	mov	sp, r7
 8003a6a:	bd80      	pop	{r7, pc}
 8003a6c:	08007884 	.word	0x08007884
 8003a70:	20000260 	.word	0x20000260
 8003a74:	20000278 	.word	0x20000278
 8003a78:	08007888 	.word	0x08007888
 8003a7c:	20000298 	.word	0x20000298

08003a80 <cur_cal>:

static float cur_cal(uint16_t adc_val)
{
 8003a80:	b480      	push	{r7}
 8003a82:	b085      	sub	sp, #20
 8003a84:	af00      	add	r7, sp, #0
 8003a86:	4603      	mov	r3, r0
 8003a88:	80fb      	strh	r3, [r7, #6]
	float temp = (adc_val* 1000 * 3.3f)/4095.0f;	//mV
 8003a8a:	88fb      	ldrh	r3, [r7, #6]
 8003a8c:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8003a90:	fb02 f303 	mul.w	r3, r2, r3
 8003a94:	ee07 3a90 	vmov	s15, r3
 8003a98:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003a9c:	ed9f 7a0d 	vldr	s14, [pc, #52]	@ 8003ad4 <cur_cal+0x54>
 8003aa0:	ee27 7a87 	vmul.f32	s14, s15, s14
 8003aa4:	eddf 6a0c 	vldr	s13, [pc, #48]	@ 8003ad8 <cur_cal+0x58>
 8003aa8:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8003aac:	edc7 7a03 	vstr	s15, [r7, #12]
	temp /= 250;
 8003ab0:	ed97 7a03 	vldr	s14, [r7, #12]
 8003ab4:	eddf 6a09 	vldr	s13, [pc, #36]	@ 8003adc <cur_cal+0x5c>
 8003ab8:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8003abc:	edc7 7a03 	vstr	s15, [r7, #12]
	return temp;
 8003ac0:	68fb      	ldr	r3, [r7, #12]
 8003ac2:	ee07 3a90 	vmov	s15, r3
}
 8003ac6:	eeb0 0a67 	vmov.f32	s0, s15
 8003aca:	3714      	adds	r7, #20
 8003acc:	46bd      	mov	sp, r7
 8003ace:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ad2:	4770      	bx	lr
 8003ad4:	40533333 	.word	0x40533333
 8003ad8:	457ff000 	.word	0x457ff000
 8003adc:	437a0000 	.word	0x437a0000

08003ae0 <Cmd_get_current>:

int Cmd_get_current(int argc, char *argv[])
{
 8003ae0:	b5b0      	push	{r4, r5, r7, lr}
 8003ae2:	b086      	sub	sp, #24
 8003ae4:	af00      	add	r7, sp, #0
 8003ae6:	6078      	str	r0, [r7, #4]
 8003ae8:	6039      	str	r1, [r7, #0]
	if (argc < 2) return CMDLINE_TOO_FEW_ARGS;
 8003aea:	687b      	ldr	r3, [r7, #4]
 8003aec:	2b01      	cmp	r3, #1
 8003aee:	dc01      	bgt.n	8003af4 <Cmd_get_current+0x14>
 8003af0:	2303      	movs	r3, #3
 8003af2:	e055      	b.n	8003ba0 <Cmd_get_current+0xc0>
	if (argc > 2) return CMDLINE_TOO_MANY_ARGS;
 8003af4:	687b      	ldr	r3, [r7, #4]
 8003af6:	2b02      	cmp	r3, #2
 8003af8:	dd01      	ble.n	8003afe <Cmd_get_current+0x1e>
 8003afa:	2302      	movs	r3, #2
 8003afc:	e050      	b.n	8003ba0 <Cmd_get_current+0xc0>
	char buf[10];
	float data_temp;
	if(!strcmp(argv[1], "int"))
 8003afe:	683b      	ldr	r3, [r7, #0]
 8003b00:	3304      	adds	r3, #4
 8003b02:	681b      	ldr	r3, [r3, #0]
 8003b04:	4928      	ldr	r1, [pc, #160]	@ (8003ba8 <Cmd_get_current+0xc8>)
 8003b06:	4618      	mov	r0, r3
 8003b08:	f7fc fb62 	bl	80001d0 <strcmp>
 8003b0c:	4603      	mov	r3, r0
 8003b0e:	2b00      	cmp	r3, #0
 8003b10:	d11c      	bne.n	8003b4c <Cmd_get_current+0x6c>
	{
		USART6_send_string("Current int: ");
 8003b12:	4826      	ldr	r0, [pc, #152]	@ (8003bac <Cmd_get_current+0xcc>)
 8003b14:	f000 fcbe 	bl	8004494 <USART6_send_string>
		data_temp = cur_cal(laser_adc.ADC_Data[0]);
 8003b18:	4b25      	ldr	r3, [pc, #148]	@ (8003bb0 <Cmd_get_current+0xd0>)
 8003b1a:	899b      	ldrh	r3, [r3, #12]
 8003b1c:	4618      	mov	r0, r3
 8003b1e:	f7ff ffaf 	bl	8003a80 <cur_cal>
 8003b22:	ed87 0a05 	vstr	s0, [r7, #20]
		UARTprintf("%s mA",ftoa((float)data_temp, buf, 2));
 8003b26:	6978      	ldr	r0, [r7, #20]
 8003b28:	f7fc fd16 	bl	8000558 <__aeabi_f2d>
 8003b2c:	4604      	mov	r4, r0
 8003b2e:	460d      	mov	r5, r1
 8003b30:	f107 0308 	add.w	r3, r7, #8
 8003b34:	2102      	movs	r1, #2
 8003b36:	4618      	mov	r0, r3
 8003b38:	ec45 4b10 	vmov	d0, r4, r5
 8003b3c:	f7ff fce0 	bl	8003500 <ftoa>
 8003b40:	4603      	mov	r3, r0
 8003b42:	4619      	mov	r1, r3
 8003b44:	481b      	ldr	r0, [pc, #108]	@ (8003bb4 <Cmd_get_current+0xd4>)
 8003b46:	f000 fedd 	bl	8004904 <UARTprintf>
 8003b4a:	e028      	b.n	8003b9e <Cmd_get_current+0xbe>
	}
	else if(!strcmp(argv[1], "ext"))
 8003b4c:	683b      	ldr	r3, [r7, #0]
 8003b4e:	3304      	adds	r3, #4
 8003b50:	681b      	ldr	r3, [r3, #0]
 8003b52:	4919      	ldr	r1, [pc, #100]	@ (8003bb8 <Cmd_get_current+0xd8>)
 8003b54:	4618      	mov	r0, r3
 8003b56:	f7fc fb3b 	bl	80001d0 <strcmp>
 8003b5a:	4603      	mov	r3, r0
 8003b5c:	2b00      	cmp	r3, #0
 8003b5e:	d11c      	bne.n	8003b9a <Cmd_get_current+0xba>
	{
		USART6_send_string("Current ext: ");
 8003b60:	4816      	ldr	r0, [pc, #88]	@ (8003bbc <Cmd_get_current+0xdc>)
 8003b62:	f000 fc97 	bl	8004494 <USART6_send_string>
		data_temp = cur_cal(laser_adc.ADC_Data[1]);
 8003b66:	4b12      	ldr	r3, [pc, #72]	@ (8003bb0 <Cmd_get_current+0xd0>)
 8003b68:	89db      	ldrh	r3, [r3, #14]
 8003b6a:	4618      	mov	r0, r3
 8003b6c:	f7ff ff88 	bl	8003a80 <cur_cal>
 8003b70:	ed87 0a05 	vstr	s0, [r7, #20]
		UARTprintf("%s mA",ftoa((float)data_temp, buf, 2));
 8003b74:	6978      	ldr	r0, [r7, #20]
 8003b76:	f7fc fcef 	bl	8000558 <__aeabi_f2d>
 8003b7a:	4604      	mov	r4, r0
 8003b7c:	460d      	mov	r5, r1
 8003b7e:	f107 0308 	add.w	r3, r7, #8
 8003b82:	2102      	movs	r1, #2
 8003b84:	4618      	mov	r0, r3
 8003b86:	ec45 4b10 	vmov	d0, r4, r5
 8003b8a:	f7ff fcb9 	bl	8003500 <ftoa>
 8003b8e:	4603      	mov	r3, r0
 8003b90:	4619      	mov	r1, r3
 8003b92:	4808      	ldr	r0, [pc, #32]	@ (8003bb4 <Cmd_get_current+0xd4>)
 8003b94:	f000 feb6 	bl	8004904 <UARTprintf>
 8003b98:	e001      	b.n	8003b9e <Cmd_get_current+0xbe>
	}
	else return CMDLINE_INVALID_ARG;
 8003b9a:	2304      	movs	r3, #4
 8003b9c:	e000      	b.n	8003ba0 <Cmd_get_current+0xc0>
	return CMDLINE_OK;
 8003b9e:	2300      	movs	r3, #0
}
 8003ba0:	4618      	mov	r0, r3
 8003ba2:	3718      	adds	r7, #24
 8003ba4:	46bd      	mov	sp, r7
 8003ba6:	bdb0      	pop	{r4, r5, r7, pc}
 8003ba8:	08007884 	.word	0x08007884
 8003bac:	0800788c 	.word	0x0800788c
 8003bb0:	200002b8 	.word	0x200002b8
 8003bb4:	0800789c 	.word	0x0800789c
 8003bb8:	08007888 	.word	0x08007888
 8003bbc:	080078a4 	.word	0x080078a4

08003bc0 <LL_SPI_Enable>:
{
 8003bc0:	b480      	push	{r7}
 8003bc2:	b083      	sub	sp, #12
 8003bc4:	af00      	add	r7, sp, #0
 8003bc6:	6078      	str	r0, [r7, #4]
  SET_BIT(SPIx->CR1, SPI_CR1_SPE);
 8003bc8:	687b      	ldr	r3, [r7, #4]
 8003bca:	681b      	ldr	r3, [r3, #0]
 8003bcc:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8003bd0:	687b      	ldr	r3, [r7, #4]
 8003bd2:	601a      	str	r2, [r3, #0]
}
 8003bd4:	bf00      	nop
 8003bd6:	370c      	adds	r7, #12
 8003bd8:	46bd      	mov	sp, r7
 8003bda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bde:	4770      	bx	lr

08003be0 <LL_SPI_IsEnabled>:
{
 8003be0:	b480      	push	{r7}
 8003be2:	b083      	sub	sp, #12
 8003be4:	af00      	add	r7, sp, #0
 8003be6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(SPIx->CR1, SPI_CR1_SPE) == (SPI_CR1_SPE)) ? 1UL : 0UL);
 8003be8:	687b      	ldr	r3, [r7, #4]
 8003bea:	681b      	ldr	r3, [r3, #0]
 8003bec:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003bf0:	2b40      	cmp	r3, #64	@ 0x40
 8003bf2:	d101      	bne.n	8003bf8 <LL_SPI_IsEnabled+0x18>
 8003bf4:	2301      	movs	r3, #1
 8003bf6:	e000      	b.n	8003bfa <LL_SPI_IsEnabled+0x1a>
 8003bf8:	2300      	movs	r3, #0
}
 8003bfa:	4618      	mov	r0, r3
 8003bfc:	370c      	adds	r7, #12
 8003bfe:	46bd      	mov	sp, r7
 8003c00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c04:	4770      	bx	lr

08003c06 <LL_SPI_IsActiveFlag_TXE>:
{
 8003c06:	b480      	push	{r7}
 8003c08:	b083      	sub	sp, #12
 8003c0a:	af00      	add	r7, sp, #0
 8003c0c:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(SPIx->SR, SPI_SR_TXE) == (SPI_SR_TXE)) ? 1UL : 0UL);
 8003c0e:	687b      	ldr	r3, [r7, #4]
 8003c10:	689b      	ldr	r3, [r3, #8]
 8003c12:	f003 0302 	and.w	r3, r3, #2
 8003c16:	2b02      	cmp	r3, #2
 8003c18:	d101      	bne.n	8003c1e <LL_SPI_IsActiveFlag_TXE+0x18>
 8003c1a:	2301      	movs	r3, #1
 8003c1c:	e000      	b.n	8003c20 <LL_SPI_IsActiveFlag_TXE+0x1a>
 8003c1e:	2300      	movs	r3, #0
}
 8003c20:	4618      	mov	r0, r3
 8003c22:	370c      	adds	r7, #12
 8003c24:	46bd      	mov	sp, r7
 8003c26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c2a:	4770      	bx	lr

08003c2c <LL_SPI_IsActiveFlag_BSY>:
{
 8003c2c:	b480      	push	{r7}
 8003c2e:	b083      	sub	sp, #12
 8003c30:	af00      	add	r7, sp, #0
 8003c32:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(SPIx->SR, SPI_SR_BSY) == (SPI_SR_BSY)) ? 1UL : 0UL);
 8003c34:	687b      	ldr	r3, [r7, #4]
 8003c36:	689b      	ldr	r3, [r3, #8]
 8003c38:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003c3c:	2b80      	cmp	r3, #128	@ 0x80
 8003c3e:	d101      	bne.n	8003c44 <LL_SPI_IsActiveFlag_BSY+0x18>
 8003c40:	2301      	movs	r3, #1
 8003c42:	e000      	b.n	8003c46 <LL_SPI_IsActiveFlag_BSY+0x1a>
 8003c44:	2300      	movs	r3, #0
}
 8003c46:	4618      	mov	r0, r3
 8003c48:	370c      	adds	r7, #12
 8003c4a:	46bd      	mov	sp, r7
 8003c4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c50:	4770      	bx	lr

08003c52 <LL_SPI_TransmitData8>:
{
 8003c52:	b480      	push	{r7}
 8003c54:	b085      	sub	sp, #20
 8003c56:	af00      	add	r7, sp, #0
 8003c58:	6078      	str	r0, [r7, #4]
 8003c5a:	460b      	mov	r3, r1
 8003c5c:	70fb      	strb	r3, [r7, #3]
  __IO uint8_t *spidr = ((__IO uint8_t *)&SPIx->DR);
 8003c5e:	687b      	ldr	r3, [r7, #4]
 8003c60:	330c      	adds	r3, #12
 8003c62:	60fb      	str	r3, [r7, #12]
  *spidr = TxData;
 8003c64:	68fb      	ldr	r3, [r7, #12]
 8003c66:	78fa      	ldrb	r2, [r7, #3]
 8003c68:	701a      	strb	r2, [r3, #0]
}
 8003c6a:	bf00      	nop
 8003c6c:	3714      	adds	r7, #20
 8003c6e:	46bd      	mov	sp, r7
 8003c70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c74:	4770      	bx	lr

08003c76 <LL_SPI_TransmitData16>:
  * @param  SPIx SPI Instance
  * @param  TxData Value between Min_Data=0x00 and Max_Data=0xFFFF
  * @retval None
  */
__STATIC_INLINE void LL_SPI_TransmitData16(SPI_TypeDef *SPIx, uint16_t TxData)
{
 8003c76:	b480      	push	{r7}
 8003c78:	b085      	sub	sp, #20
 8003c7a:	af00      	add	r7, sp, #0
 8003c7c:	6078      	str	r0, [r7, #4]
 8003c7e:	460b      	mov	r3, r1
 8003c80:	807b      	strh	r3, [r7, #2]
#if defined (__GNUC__)
  __IO uint16_t *spidr = ((__IO uint16_t *)&SPIx->DR);
 8003c82:	687b      	ldr	r3, [r7, #4]
 8003c84:	330c      	adds	r3, #12
 8003c86:	60fb      	str	r3, [r7, #12]
  *spidr = TxData;
 8003c88:	68fb      	ldr	r3, [r7, #12]
 8003c8a:	887a      	ldrh	r2, [r7, #2]
 8003c8c:	801a      	strh	r2, [r3, #0]
#else
  SPIx->DR = TxData;
#endif /* __GNUC__ */
}
 8003c8e:	bf00      	nop
 8003c90:	3714      	adds	r7, #20
 8003c92:	46bd      	mov	sp, r7
 8003c94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c98:	4770      	bx	lr

08003c9a <LL_GPIO_SetOutputPin>:
{
 8003c9a:	b480      	push	{r7}
 8003c9c:	b083      	sub	sp, #12
 8003c9e:	af00      	add	r7, sp, #0
 8003ca0:	6078      	str	r0, [r7, #4]
 8003ca2:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BSRR, PinMask);
 8003ca4:	687b      	ldr	r3, [r7, #4]
 8003ca6:	683a      	ldr	r2, [r7, #0]
 8003ca8:	619a      	str	r2, [r3, #24]
}
 8003caa:	bf00      	nop
 8003cac:	370c      	adds	r7, #12
 8003cae:	46bd      	mov	sp, r7
 8003cb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cb4:	4770      	bx	lr

08003cb6 <LL_GPIO_ResetOutputPin>:
{
 8003cb6:	b480      	push	{r7}
 8003cb8:	b083      	sub	sp, #12
 8003cba:	af00      	add	r7, sp, #0
 8003cbc:	6078      	str	r0, [r7, #4]
 8003cbe:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BSRR, (PinMask << 16));
 8003cc0:	683b      	ldr	r3, [r7, #0]
 8003cc2:	041a      	lsls	r2, r3, #16
 8003cc4:	687b      	ldr	r3, [r7, #4]
 8003cc6:	619a      	str	r2, [r3, #24]
}
 8003cc8:	bf00      	nop
 8003cca:	370c      	adds	r7, #12
 8003ccc:	46bd      	mov	sp, r7
 8003cce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cd2:	4770      	bx	lr

08003cd4 <MCP4902_Write>:
	return (dac*_VREF_DAC)/2.55f;
}

/* Hm gi d liu qua SPI */
static void MCP4902_Write(MCP4902_Device_t *dev)
{
 8003cd4:	b580      	push	{r7, lr}
 8003cd6:	b084      	sub	sp, #16
 8003cd8:	af00      	add	r7, sp, #0
 8003cda:	6078      	str	r0, [r7, #4]
	uint16_t temp;

    while (!LL_SPI_IsActiveFlag_TXE(dev->spi));
 8003cdc:	bf00      	nop
 8003cde:	687b      	ldr	r3, [r7, #4]
 8003ce0:	681b      	ldr	r3, [r3, #0]
 8003ce2:	4618      	mov	r0, r3
 8003ce4:	f7ff ff8f 	bl	8003c06 <LL_SPI_IsActiveFlag_TXE>
 8003ce8:	4603      	mov	r3, r0
 8003cea:	2b00      	cmp	r3, #0
 8003cec:	d0f7      	beq.n	8003cde <MCP4902_Write+0xa>


    for (int i = 0; i < MCP4902_NUM_CHANNEL; i++)
 8003cee:	2300      	movs	r3, #0
 8003cf0:	60fb      	str	r3, [r7, #12]
 8003cf2:	e076      	b.n	8003de2 <MCP4902_Write+0x10e>
    {
    	LL_GPIO_ResetOutputPin(dev->cs_port, dev->cs_pin);
 8003cf4:	687b      	ldr	r3, [r7, #4]
 8003cf6:	685a      	ldr	r2, [r3, #4]
 8003cf8:	687b      	ldr	r3, [r7, #4]
 8003cfa:	689b      	ldr	r3, [r3, #8]
 8003cfc:	4619      	mov	r1, r3
 8003cfe:	4610      	mov	r0, r2
 8003d00:	f7ff ffd9 	bl	8003cb6 <LL_GPIO_ResetOutputPin>
    	temp = i ? ((1<<MCP4902_AB_BIT)|(1<<MCP4902_GA_BIT)|(1<<MCP4902_SHDN_BIT)|(dev->dac_channel[i]<<4)):
 8003d04:	68fb      	ldr	r3, [r7, #12]
 8003d06:	2b00      	cmp	r3, #0
 8003d08:	d00c      	beq.n	8003d24 <MCP4902_Write+0x50>
 8003d0a:	687a      	ldr	r2, [r7, #4]
 8003d0c:	68fb      	ldr	r3, [r7, #12]
 8003d0e:	4413      	add	r3, r2
 8003d10:	3314      	adds	r3, #20
 8003d12:	781b      	ldrb	r3, [r3, #0]
 8003d14:	b21b      	sxth	r3, r3
 8003d16:	011b      	lsls	r3, r3, #4
 8003d18:	b21a      	sxth	r2, r3
 8003d1a:	4b36      	ldr	r3, [pc, #216]	@ (8003df4 <MCP4902_Write+0x120>)
 8003d1c:	4313      	orrs	r3, r2
 8003d1e:	b21b      	sxth	r3, r3
 8003d20:	b29b      	uxth	r3, r3
 8003d22:	e00b      	b.n	8003d3c <MCP4902_Write+0x68>
				   ((1<<MCP4902_GA_BIT)|(1<<MCP4902_SHDN_BIT)|(dev->dac_channel[i]<<4));
 8003d24:	687a      	ldr	r2, [r7, #4]
 8003d26:	68fb      	ldr	r3, [r7, #12]
 8003d28:	4413      	add	r3, r2
 8003d2a:	3314      	adds	r3, #20
 8003d2c:	781b      	ldrb	r3, [r3, #0]
 8003d2e:	b21b      	sxth	r3, r3
 8003d30:	011b      	lsls	r3, r3, #4
 8003d32:	b21b      	sxth	r3, r3
 8003d34:	f443 5340 	orr.w	r3, r3, #12288	@ 0x3000
 8003d38:	b21b      	sxth	r3, r3
    	temp = i ? ((1<<MCP4902_AB_BIT)|(1<<MCP4902_GA_BIT)|(1<<MCP4902_SHDN_BIT)|(dev->dac_channel[i]<<4)):
 8003d3a:	b29b      	uxth	r3, r3
 8003d3c:	817b      	strh	r3, [r7, #10]

        LL_SPI_TransmitData8(dev->spi, (uint8_t)(temp>>8));
 8003d3e:	687b      	ldr	r3, [r7, #4]
 8003d40:	681a      	ldr	r2, [r3, #0]
 8003d42:	897b      	ldrh	r3, [r7, #10]
 8003d44:	0a1b      	lsrs	r3, r3, #8
 8003d46:	b29b      	uxth	r3, r3
 8003d48:	b2db      	uxtb	r3, r3
 8003d4a:	4619      	mov	r1, r3
 8003d4c:	4610      	mov	r0, r2
 8003d4e:	f7ff ff80 	bl	8003c52 <LL_SPI_TransmitData8>
        while (!LL_SPI_IsActiveFlag_TXE(dev->spi));  // i TXE
 8003d52:	bf00      	nop
 8003d54:	687b      	ldr	r3, [r7, #4]
 8003d56:	681b      	ldr	r3, [r3, #0]
 8003d58:	4618      	mov	r0, r3
 8003d5a:	f7ff ff54 	bl	8003c06 <LL_SPI_IsActiveFlag_TXE>
 8003d5e:	4603      	mov	r3, r0
 8003d60:	2b00      	cmp	r3, #0
 8003d62:	d0f7      	beq.n	8003d54 <MCP4902_Write+0x80>
        while (LL_SPI_IsActiveFlag_BSY(dev->spi));   // i BSY
 8003d64:	bf00      	nop
 8003d66:	687b      	ldr	r3, [r7, #4]
 8003d68:	681b      	ldr	r3, [r3, #0]
 8003d6a:	4618      	mov	r0, r3
 8003d6c:	f7ff ff5e 	bl	8003c2c <LL_SPI_IsActiveFlag_BSY>
 8003d70:	4603      	mov	r3, r0
 8003d72:	2b00      	cmp	r3, #0
 8003d74:	d1f7      	bne.n	8003d66 <MCP4902_Write+0x92>

        LL_SPI_TransmitData8(dev->spi, (uint8_t)temp);
 8003d76:	687b      	ldr	r3, [r7, #4]
 8003d78:	681b      	ldr	r3, [r3, #0]
 8003d7a:	897a      	ldrh	r2, [r7, #10]
 8003d7c:	b2d2      	uxtb	r2, r2
 8003d7e:	4611      	mov	r1, r2
 8003d80:	4618      	mov	r0, r3
 8003d82:	f7ff ff66 	bl	8003c52 <LL_SPI_TransmitData8>
		while (!LL_SPI_IsActiveFlag_TXE(dev->spi));  // i TXE
 8003d86:	bf00      	nop
 8003d88:	687b      	ldr	r3, [r7, #4]
 8003d8a:	681b      	ldr	r3, [r3, #0]
 8003d8c:	4618      	mov	r0, r3
 8003d8e:	f7ff ff3a 	bl	8003c06 <LL_SPI_IsActiveFlag_TXE>
 8003d92:	4603      	mov	r3, r0
 8003d94:	2b00      	cmp	r3, #0
 8003d96:	d0f7      	beq.n	8003d88 <MCP4902_Write+0xb4>
		while (LL_SPI_IsActiveFlag_BSY(dev->spi));   // i BSY
 8003d98:	bf00      	nop
 8003d9a:	687b      	ldr	r3, [r7, #4]
 8003d9c:	681b      	ldr	r3, [r3, #0]
 8003d9e:	4618      	mov	r0, r3
 8003da0:	f7ff ff44 	bl	8003c2c <LL_SPI_IsActiveFlag_BSY>
 8003da4:	4603      	mov	r3, r0
 8003da6:	2b00      	cmp	r3, #0
 8003da8:	d1f7      	bne.n	8003d9a <MCP4902_Write+0xc6>

        LL_GPIO_SetOutputPin(dev->cs_port, dev->cs_pin);
 8003daa:	687b      	ldr	r3, [r7, #4]
 8003dac:	685a      	ldr	r2, [r3, #4]
 8003dae:	687b      	ldr	r3, [r7, #4]
 8003db0:	689b      	ldr	r3, [r3, #8]
 8003db2:	4619      	mov	r1, r3
 8003db4:	4610      	mov	r0, r2
 8003db6:	f7ff ff70 	bl	8003c9a <LL_GPIO_SetOutputPin>

		LL_GPIO_ResetOutputPin(dev->latch_port, dev->latch_pin);
 8003dba:	687b      	ldr	r3, [r7, #4]
 8003dbc:	68da      	ldr	r2, [r3, #12]
 8003dbe:	687b      	ldr	r3, [r7, #4]
 8003dc0:	691b      	ldr	r3, [r3, #16]
 8003dc2:	4619      	mov	r1, r3
 8003dc4:	4610      	mov	r0, r2
 8003dc6:	f7ff ff76 	bl	8003cb6 <LL_GPIO_ResetOutputPin>
		__NOP();
 8003dca:	bf00      	nop
		LL_GPIO_SetOutputPin(dev->latch_port, dev->latch_pin);
 8003dcc:	687b      	ldr	r3, [r7, #4]
 8003dce:	68da      	ldr	r2, [r3, #12]
 8003dd0:	687b      	ldr	r3, [r7, #4]
 8003dd2:	691b      	ldr	r3, [r3, #16]
 8003dd4:	4619      	mov	r1, r3
 8003dd6:	4610      	mov	r0, r2
 8003dd8:	f7ff ff5f 	bl	8003c9a <LL_GPIO_SetOutputPin>
    for (int i = 0; i < MCP4902_NUM_CHANNEL; i++)
 8003ddc:	68fb      	ldr	r3, [r7, #12]
 8003dde:	3301      	adds	r3, #1
 8003de0:	60fb      	str	r3, [r7, #12]
 8003de2:	68fb      	ldr	r3, [r7, #12]
 8003de4:	2b01      	cmp	r3, #1
 8003de6:	dd85      	ble.n	8003cf4 <MCP4902_Write+0x20>
    }


}
 8003de8:	bf00      	nop
 8003dea:	bf00      	nop
 8003dec:	3710      	adds	r7, #16
 8003dee:	46bd      	mov	sp, r7
 8003df0:	bd80      	pop	{r7, pc}
 8003df2:	bf00      	nop
 8003df4:	ffffb000 	.word	0xffffb000

08003df8 <MCP4902_Shutdown>:

void MCP4902_Shutdown(MCP4902_Device_t *dev, uint8_t channel)
{
 8003df8:	b580      	push	{r7, lr}
 8003dfa:	b084      	sub	sp, #16
 8003dfc:	af00      	add	r7, sp, #0
 8003dfe:	6078      	str	r0, [r7, #4]
 8003e00:	460b      	mov	r3, r1
 8003e02:	70fb      	strb	r3, [r7, #3]
	uint16_t temp;

    while (!LL_SPI_IsActiveFlag_TXE(dev->spi));
 8003e04:	bf00      	nop
 8003e06:	687b      	ldr	r3, [r7, #4]
 8003e08:	681b      	ldr	r3, [r3, #0]
 8003e0a:	4618      	mov	r0, r3
 8003e0c:	f7ff fefb 	bl	8003c06 <LL_SPI_IsActiveFlag_TXE>
 8003e10:	4603      	mov	r3, r0
 8003e12:	2b00      	cmp	r3, #0
 8003e14:	d0f7      	beq.n	8003e06 <MCP4902_Shutdown+0xe>
    LL_GPIO_ResetOutputPin(dev->cs_port, dev->cs_pin);
 8003e16:	687b      	ldr	r3, [r7, #4]
 8003e18:	685a      	ldr	r2, [r3, #4]
 8003e1a:	687b      	ldr	r3, [r7, #4]
 8003e1c:	689b      	ldr	r3, [r3, #8]
 8003e1e:	4619      	mov	r1, r3
 8003e20:	4610      	mov	r0, r2
 8003e22:	f7ff ff48 	bl	8003cb6 <LL_GPIO_ResetOutputPin>

	temp = channel ? ((1<<MCP4902_AB_BIT)|(1<<MCP4902_GA_BIT)) : (1<<MCP4902_GA_BIT);
 8003e26:	78fb      	ldrb	r3, [r7, #3]
 8003e28:	2b00      	cmp	r3, #0
 8003e2a:	d002      	beq.n	8003e32 <MCP4902_Shutdown+0x3a>
 8003e2c:	f44f 4320 	mov.w	r3, #40960	@ 0xa000
 8003e30:	e001      	b.n	8003e36 <MCP4902_Shutdown+0x3e>
 8003e32:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8003e36:	81fb      	strh	r3, [r7, #14]
	LL_SPI_TransmitData16(dev->spi, temp);
 8003e38:	687b      	ldr	r3, [r7, #4]
 8003e3a:	681b      	ldr	r3, [r3, #0]
 8003e3c:	89fa      	ldrh	r2, [r7, #14]
 8003e3e:	4611      	mov	r1, r2
 8003e40:	4618      	mov	r0, r3
 8003e42:	f7ff ff18 	bl	8003c76 <LL_SPI_TransmitData16>

	while (!LL_SPI_IsActiveFlag_TXE(dev->spi));  // i TXE
 8003e46:	bf00      	nop
 8003e48:	687b      	ldr	r3, [r7, #4]
 8003e4a:	681b      	ldr	r3, [r3, #0]
 8003e4c:	4618      	mov	r0, r3
 8003e4e:	f7ff feda 	bl	8003c06 <LL_SPI_IsActiveFlag_TXE>
 8003e52:	4603      	mov	r3, r0
 8003e54:	2b00      	cmp	r3, #0
 8003e56:	d0f7      	beq.n	8003e48 <MCP4902_Shutdown+0x50>
	while (LL_SPI_IsActiveFlag_BSY(dev->spi));   // i BSY
 8003e58:	bf00      	nop
 8003e5a:	687b      	ldr	r3, [r7, #4]
 8003e5c:	681b      	ldr	r3, [r3, #0]
 8003e5e:	4618      	mov	r0, r3
 8003e60:	f7ff fee4 	bl	8003c2c <LL_SPI_IsActiveFlag_BSY>
 8003e64:	4603      	mov	r3, r0
 8003e66:	2b00      	cmp	r3, #0
 8003e68:	d1f7      	bne.n	8003e5a <MCP4902_Shutdown+0x62>

    LL_GPIO_SetOutputPin(dev->cs_port, dev->cs_pin);
 8003e6a:	687b      	ldr	r3, [r7, #4]
 8003e6c:	685a      	ldr	r2, [r3, #4]
 8003e6e:	687b      	ldr	r3, [r7, #4]
 8003e70:	689b      	ldr	r3, [r3, #8]
 8003e72:	4619      	mov	r1, r3
 8003e74:	4610      	mov	r0, r2
 8003e76:	f7ff ff10 	bl	8003c9a <LL_GPIO_SetOutputPin>

    LL_GPIO_ResetOutputPin(dev->latch_port, dev->latch_pin);
 8003e7a:	687b      	ldr	r3, [r7, #4]
 8003e7c:	68da      	ldr	r2, [r3, #12]
 8003e7e:	687b      	ldr	r3, [r7, #4]
 8003e80:	691b      	ldr	r3, [r3, #16]
 8003e82:	4619      	mov	r1, r3
 8003e84:	4610      	mov	r0, r2
 8003e86:	f7ff ff16 	bl	8003cb6 <LL_GPIO_ResetOutputPin>
	__NOP();
 8003e8a:	bf00      	nop
	LL_GPIO_SetOutputPin(dev->latch_port, dev->latch_pin);
 8003e8c:	687b      	ldr	r3, [r7, #4]
 8003e8e:	68da      	ldr	r2, [r3, #12]
 8003e90:	687b      	ldr	r3, [r7, #4]
 8003e92:	691b      	ldr	r3, [r3, #16]
 8003e94:	4619      	mov	r1, r3
 8003e96:	4610      	mov	r0, r2
 8003e98:	f7ff feff 	bl	8003c9a <LL_GPIO_SetOutputPin>
}
 8003e9c:	bf00      	nop
 8003e9e:	3710      	adds	r7, #16
 8003ea0:	46bd      	mov	sp, r7
 8003ea2:	bd80      	pop	{r7, pc}

08003ea4 <MCP4902_Set_DAC>:

void MCP4902_Set_DAC(MCP4902_Device_t *dev, uint8_t channel, uint8_t DAC_val)
{
 8003ea4:	b580      	push	{r7, lr}
 8003ea6:	b082      	sub	sp, #8
 8003ea8:	af00      	add	r7, sp, #0
 8003eaa:	6078      	str	r0, [r7, #4]
 8003eac:	460b      	mov	r3, r1
 8003eae:	70fb      	strb	r3, [r7, #3]
 8003eb0:	4613      	mov	r3, r2
 8003eb2:	70bb      	strb	r3, [r7, #2]
	dev->dac_channel[channel] = DAC_val;
 8003eb4:	78fb      	ldrb	r3, [r7, #3]
 8003eb6:	687a      	ldr	r2, [r7, #4]
 8003eb8:	4413      	add	r3, r2
 8003eba:	78ba      	ldrb	r2, [r7, #2]
 8003ebc:	751a      	strb	r2, [r3, #20]
	MCP4902_Write(dev);
 8003ebe:	6878      	ldr	r0, [r7, #4]
 8003ec0:	f7ff ff08 	bl	8003cd4 <MCP4902_Write>
}
 8003ec4:	bf00      	nop
 8003ec6:	3708      	adds	r7, #8
 8003ec8:	46bd      	mov	sp, r7
 8003eca:	bd80      	pop	{r7, pc}

08003ecc <MCP4902_Device_Init>:
							SPI_TypeDef *spi,
							GPIO_TypeDef *cs_port,
							uint32_t cs_pin,
							GPIO_TypeDef *latch_port,
							uint32_t latch_pin)
{
 8003ecc:	b580      	push	{r7, lr}
 8003ece:	b08c      	sub	sp, #48	@ 0x30
 8003ed0:	af00      	add	r7, sp, #0
 8003ed2:	60f8      	str	r0, [r7, #12]
 8003ed4:	60b9      	str	r1, [r7, #8]
 8003ed6:	607a      	str	r2, [r7, #4]
 8003ed8:	603b      	str	r3, [r7, #0]
	dev->spi = spi;
 8003eda:	68fb      	ldr	r3, [r7, #12]
 8003edc:	68ba      	ldr	r2, [r7, #8]
 8003ede:	601a      	str	r2, [r3, #0]
	dev->cs_port = cs_port;
 8003ee0:	68fb      	ldr	r3, [r7, #12]
 8003ee2:	687a      	ldr	r2, [r7, #4]
 8003ee4:	605a      	str	r2, [r3, #4]
	dev->cs_pin = cs_pin;
 8003ee6:	68fb      	ldr	r3, [r7, #12]
 8003ee8:	683a      	ldr	r2, [r7, #0]
 8003eea:	609a      	str	r2, [r3, #8]
	dev->latch_port = latch_port;
 8003eec:	68fb      	ldr	r3, [r7, #12]
 8003eee:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8003ef0:	60da      	str	r2, [r3, #12]
	dev->latch_pin = latch_pin;
 8003ef2:	68fb      	ldr	r3, [r7, #12]
 8003ef4:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8003ef6:	611a      	str	r2, [r3, #16]

	LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003ef8:	f107 0314 	add.w	r3, r7, #20
 8003efc:	2200      	movs	r2, #0
 8003efe:	601a      	str	r2, [r3, #0]
 8003f00:	605a      	str	r2, [r3, #4]
 8003f02:	609a      	str	r2, [r3, #8]
 8003f04:	60da      	str	r2, [r3, #12]
 8003f06:	611a      	str	r2, [r3, #16]
 8003f08:	615a      	str	r2, [r3, #20]
	GPIO_InitStruct.Pin = dev->cs_pin;
 8003f0a:	68fb      	ldr	r3, [r7, #12]
 8003f0c:	689b      	ldr	r3, [r3, #8]
 8003f0e:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8003f10:	2301      	movs	r3, #1
 8003f12:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_HIGH;
 8003f14:	2302      	movs	r3, #2
 8003f16:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8003f18:	2300      	movs	r3, #0
 8003f1a:	623b      	str	r3, [r7, #32]
	GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8003f1c:	2300      	movs	r3, #0
 8003f1e:	627b      	str	r3, [r7, #36]	@ 0x24
	LL_GPIO_Init(dev->cs_port, &GPIO_InitStruct);
 8003f20:	68fb      	ldr	r3, [r7, #12]
 8003f22:	685b      	ldr	r3, [r3, #4]
 8003f24:	f107 0214 	add.w	r2, r7, #20
 8003f28:	4611      	mov	r1, r2
 8003f2a:	4618      	mov	r0, r3
 8003f2c:	f7fe fa77 	bl	800241e <LL_GPIO_Init>

	GPIO_InitStruct.Pin = dev->latch_pin;
 8003f30:	68fb      	ldr	r3, [r7, #12]
 8003f32:	691b      	ldr	r3, [r3, #16]
 8003f34:	617b      	str	r3, [r7, #20]
	LL_GPIO_Init(dev->latch_port, &GPIO_InitStruct);
 8003f36:	68fb      	ldr	r3, [r7, #12]
 8003f38:	68db      	ldr	r3, [r3, #12]
 8003f3a:	f107 0214 	add.w	r2, r7, #20
 8003f3e:	4611      	mov	r1, r2
 8003f40:	4618      	mov	r0, r3
 8003f42:	f7fe fa6c 	bl	800241e <LL_GPIO_Init>

	LL_GPIO_SetOutputPin(dev->cs_port, dev->cs_pin);
 8003f46:	68fb      	ldr	r3, [r7, #12]
 8003f48:	685a      	ldr	r2, [r3, #4]
 8003f4a:	68fb      	ldr	r3, [r7, #12]
 8003f4c:	689b      	ldr	r3, [r3, #8]
 8003f4e:	4619      	mov	r1, r3
 8003f50:	4610      	mov	r0, r2
 8003f52:	f7ff fea2 	bl	8003c9a <LL_GPIO_SetOutputPin>
	LL_GPIO_SetOutputPin(dev->latch_port, dev->latch_pin);
 8003f56:	68fb      	ldr	r3, [r7, #12]
 8003f58:	68da      	ldr	r2, [r3, #12]
 8003f5a:	68fb      	ldr	r3, [r7, #12]
 8003f5c:	691b      	ldr	r3, [r3, #16]
 8003f5e:	4619      	mov	r1, r3
 8003f60:	4610      	mov	r0, r2
 8003f62:	f7ff fe9a 	bl	8003c9a <LL_GPIO_SetOutputPin>

	for (int i = 0; i < MCP4902_NUM_CHANNEL; i++)
 8003f66:	2300      	movs	r3, #0
 8003f68:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003f6a:	e008      	b.n	8003f7e <MCP4902_Device_Init+0xb2>
	{
		dev->dac_channel[i] = 0;
 8003f6c:	68fa      	ldr	r2, [r7, #12]
 8003f6e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003f70:	4413      	add	r3, r2
 8003f72:	3314      	adds	r3, #20
 8003f74:	2200      	movs	r2, #0
 8003f76:	701a      	strb	r2, [r3, #0]
	for (int i = 0; i < MCP4902_NUM_CHANNEL; i++)
 8003f78:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003f7a:	3301      	adds	r3, #1
 8003f7c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003f7e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003f80:	2b01      	cmp	r3, #1
 8003f82:	ddf3      	ble.n	8003f6c <MCP4902_Device_Init+0xa0>
	}

	while (!LL_SPI_IsEnabled(dev->spi))
 8003f84:	e005      	b.n	8003f92 <MCP4902_Device_Init+0xc6>
	{
		LL_SPI_Enable(dev->spi);
 8003f86:	68fb      	ldr	r3, [r7, #12]
 8003f88:	681b      	ldr	r3, [r3, #0]
 8003f8a:	4618      	mov	r0, r3
 8003f8c:	f7ff fe18 	bl	8003bc0 <LL_SPI_Enable>
		__NOP();
 8003f90:	bf00      	nop
	while (!LL_SPI_IsEnabled(dev->spi))
 8003f92:	68fb      	ldr	r3, [r7, #12]
 8003f94:	681b      	ldr	r3, [r3, #0]
 8003f96:	4618      	mov	r0, r3
 8003f98:	f7ff fe22 	bl	8003be0 <LL_SPI_IsEnabled>
 8003f9c:	4603      	mov	r3, r0
 8003f9e:	2b00      	cmp	r3, #0
 8003fa0:	d0f1      	beq.n	8003f86 <MCP4902_Device_Init+0xba>
	}

	MCP4902_Write(dev);
 8003fa2:	68f8      	ldr	r0, [r7, #12]
 8003fa4:	f7ff fe96 	bl	8003cd4 <MCP4902_Write>
}
 8003fa8:	bf00      	nop
 8003faa:	3730      	adds	r7, #48	@ 0x30
 8003fac:	46bd      	mov	sp, r7
 8003fae:	bd80      	pop	{r7, pc}

08003fb0 <rbuffer_init>:
 */

// RINGBUFFER FUNCTIONS
#include "RingBuffer.h"

void rbuffer_init(volatile ringbuffer_t *rb) {
 8003fb0:	b480      	push	{r7}
 8003fb2:	b083      	sub	sp, #12
 8003fb4:	af00      	add	r7, sp, #0
 8003fb6:	6078      	str	r0, [r7, #4]
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8003fb8:	b672      	cpsid	i
}
 8003fba:	bf00      	nop
	__disable_irq();
	rb->in = 0;
 8003fbc:	687b      	ldr	r3, [r7, #4]
 8003fbe:	2200      	movs	r2, #0
 8003fc0:	f8a3 2100 	strh.w	r2, [r3, #256]	@ 0x100
	rb->out = 0;
 8003fc4:	687b      	ldr	r3, [r7, #4]
 8003fc6:	2200      	movs	r2, #0
 8003fc8:	f8a3 2102 	strh.w	r2, [r3, #258]	@ 0x102
	rb->count = 0;
 8003fcc:	687b      	ldr	r3, [r7, #4]
 8003fce:	2200      	movs	r2, #0
 8003fd0:	f8a3 2104 	strh.w	r2, [r3, #260]	@ 0x104
  __ASM volatile ("cpsie i" : : : "memory");
 8003fd4:	b662      	cpsie	i
}
 8003fd6:	bf00      	nop
	__enable_irq();
}
 8003fd8:	bf00      	nop
 8003fda:	370c      	adds	r7, #12
 8003fdc:	46bd      	mov	sp, r7
 8003fde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fe2:	4770      	bx	lr

08003fe4 <rbuffer_full>:

uint8_t rbuffer_count(volatile ringbuffer_t *rb) {
	return rb->count;
}

bool rbuffer_full(volatile ringbuffer_t *rb) {
 8003fe4:	b480      	push	{r7}
 8003fe6:	b083      	sub	sp, #12
 8003fe8:	af00      	add	r7, sp, #0
 8003fea:	6078      	str	r0, [r7, #4]
	return (rb->count == (uint16_t) RingBufferSize);
 8003fec:	687b      	ldr	r3, [r7, #4]
 8003fee:	f8b3 3104 	ldrh.w	r3, [r3, #260]	@ 0x104
 8003ff2:	b29b      	uxth	r3, r3
 8003ff4:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003ff8:	bf0c      	ite	eq
 8003ffa:	2301      	moveq	r3, #1
 8003ffc:	2300      	movne	r3, #0
 8003ffe:	b2db      	uxtb	r3, r3
}
 8004000:	4618      	mov	r0, r3
 8004002:	370c      	adds	r7, #12
 8004004:	46bd      	mov	sp, r7
 8004006:	f85d 7b04 	ldr.w	r7, [sp], #4
 800400a:	4770      	bx	lr

0800400c <rbuffer_empty>:

bool rbuffer_empty(volatile ringbuffer_t *rb) {
 800400c:	b480      	push	{r7}
 800400e:	b083      	sub	sp, #12
 8004010:	af00      	add	r7, sp, #0
 8004012:	6078      	str	r0, [r7, #4]
	return (rb->count == 0);
 8004014:	687b      	ldr	r3, [r7, #4]
 8004016:	f8b3 3104 	ldrh.w	r3, [r3, #260]	@ 0x104
 800401a:	b29b      	uxth	r3, r3
 800401c:	2b00      	cmp	r3, #0
 800401e:	bf0c      	ite	eq
 8004020:	2301      	moveq	r3, #1
 8004022:	2300      	movne	r3, #0
 8004024:	b2db      	uxtb	r3, r3
}
 8004026:	4618      	mov	r0, r3
 8004028:	370c      	adds	r7, #12
 800402a:	46bd      	mov	sp, r7
 800402c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004030:	4770      	bx	lr

08004032 <rbuffer_insert>:

void rbuffer_insert(char data, volatile ringbuffer_t *rb) {
 8004032:	b480      	push	{r7}
 8004034:	b083      	sub	sp, #12
 8004036:	af00      	add	r7, sp, #0
 8004038:	4603      	mov	r3, r0
 800403a:	6039      	str	r1, [r7, #0]
 800403c:	71fb      	strb	r3, [r7, #7]
	*(rb->buffer + rb->in) = data;
 800403e:	683b      	ldr	r3, [r7, #0]
 8004040:	683a      	ldr	r2, [r7, #0]
 8004042:	f8b2 2100 	ldrh.w	r2, [r2, #256]	@ 0x100
 8004046:	b292      	uxth	r2, r2
 8004048:	4413      	add	r3, r2
 800404a:	79fa      	ldrb	r2, [r7, #7]
 800404c:	701a      	strb	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 800404e:	b672      	cpsid	i
}
 8004050:	bf00      	nop
	__disable_irq();
	rb->in = (rb->in + 1) & ((uint16_t) RingBufferSize - 1);
 8004052:	683b      	ldr	r3, [r7, #0]
 8004054:	f8b3 3100 	ldrh.w	r3, [r3, #256]	@ 0x100
 8004058:	b29b      	uxth	r3, r3
 800405a:	3301      	adds	r3, #1
 800405c:	b29b      	uxth	r3, r3
 800405e:	b2db      	uxtb	r3, r3
 8004060:	b29a      	uxth	r2, r3
 8004062:	683b      	ldr	r3, [r7, #0]
 8004064:	f8a3 2100 	strh.w	r2, [r3, #256]	@ 0x100
	rb->count++;
 8004068:	683b      	ldr	r3, [r7, #0]
 800406a:	f8b3 3104 	ldrh.w	r3, [r3, #260]	@ 0x104
 800406e:	b29b      	uxth	r3, r3
 8004070:	3301      	adds	r3, #1
 8004072:	b29a      	uxth	r2, r3
 8004074:	683b      	ldr	r3, [r7, #0]
 8004076:	f8a3 2104 	strh.w	r2, [r3, #260]	@ 0x104
  __ASM volatile ("cpsie i" : : : "memory");
 800407a:	b662      	cpsie	i
}
 800407c:	bf00      	nop
	__enable_irq();
}
 800407e:	bf00      	nop
 8004080:	370c      	adds	r7, #12
 8004082:	46bd      	mov	sp, r7
 8004084:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004088:	4770      	bx	lr

0800408a <rbuffer_remove>:

char rbuffer_remove(volatile ringbuffer_t *rb) {
 800408a:	b480      	push	{r7}
 800408c:	b085      	sub	sp, #20
 800408e:	af00      	add	r7, sp, #0
 8004090:	6078      	str	r0, [r7, #4]
	char data = *(rb->buffer + rb->out);
 8004092:	687b      	ldr	r3, [r7, #4]
 8004094:	687a      	ldr	r2, [r7, #4]
 8004096:	f8b2 2102 	ldrh.w	r2, [r2, #258]	@ 0x102
 800409a:	b292      	uxth	r2, r2
 800409c:	4413      	add	r3, r2
 800409e:	781b      	ldrb	r3, [r3, #0]
 80040a0:	73fb      	strb	r3, [r7, #15]
  __ASM volatile ("cpsid i" : : : "memory");
 80040a2:	b672      	cpsid	i
}
 80040a4:	bf00      	nop
	__disable_irq();
	rb->out = (rb->out + 1) & ((uint16_t) RingBufferSize - 1);
 80040a6:	687b      	ldr	r3, [r7, #4]
 80040a8:	f8b3 3102 	ldrh.w	r3, [r3, #258]	@ 0x102
 80040ac:	b29b      	uxth	r3, r3
 80040ae:	3301      	adds	r3, #1
 80040b0:	b29b      	uxth	r3, r3
 80040b2:	b2db      	uxtb	r3, r3
 80040b4:	b29a      	uxth	r2, r3
 80040b6:	687b      	ldr	r3, [r7, #4]
 80040b8:	f8a3 2102 	strh.w	r2, [r3, #258]	@ 0x102
	rb->count--;
 80040bc:	687b      	ldr	r3, [r7, #4]
 80040be:	f8b3 3104 	ldrh.w	r3, [r3, #260]	@ 0x104
 80040c2:	b29b      	uxth	r3, r3
 80040c4:	3b01      	subs	r3, #1
 80040c6:	b29a      	uxth	r2, r3
 80040c8:	687b      	ldr	r3, [r7, #4]
 80040ca:	f8a3 2104 	strh.w	r2, [r3, #260]	@ 0x104
  __ASM volatile ("cpsie i" : : : "memory");
 80040ce:	b662      	cpsie	i
}
 80040d0:	bf00      	nop
	__enable_irq();
	return data;
 80040d2:	7bfb      	ldrb	r3, [r7, #15]
}
 80040d4:	4618      	mov	r0, r3
 80040d6:	3714      	adds	r7, #20
 80040d8:	46bd      	mov	sp, r7
 80040da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040de:	4770      	bx	lr

080040e0 <LL_USART_IsActiveFlag_FE>:
  * @rmtoll SR           FE            LL_USART_IsActiveFlag_FE
  * @param  USARTx USART Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_USART_IsActiveFlag_FE(const USART_TypeDef *USARTx)
{
 80040e0:	b480      	push	{r7}
 80040e2:	b083      	sub	sp, #12
 80040e4:	af00      	add	r7, sp, #0
 80040e6:	6078      	str	r0, [r7, #4]
  return (READ_BIT(USARTx->SR, USART_SR_FE) == (USART_SR_FE));
 80040e8:	687b      	ldr	r3, [r7, #4]
 80040ea:	681b      	ldr	r3, [r3, #0]
 80040ec:	f003 0302 	and.w	r3, r3, #2
 80040f0:	2b02      	cmp	r3, #2
 80040f2:	bf0c      	ite	eq
 80040f4:	2301      	moveq	r3, #1
 80040f6:	2300      	movne	r3, #0
 80040f8:	b2db      	uxtb	r3, r3
}
 80040fa:	4618      	mov	r0, r3
 80040fc:	370c      	adds	r7, #12
 80040fe:	46bd      	mov	sp, r7
 8004100:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004104:	4770      	bx	lr

08004106 <LL_USART_IsActiveFlag_NE>:
  * @rmtoll SR           NF            LL_USART_IsActiveFlag_NE
  * @param  USARTx USART Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_USART_IsActiveFlag_NE(const USART_TypeDef *USARTx)
{
 8004106:	b480      	push	{r7}
 8004108:	b083      	sub	sp, #12
 800410a:	af00      	add	r7, sp, #0
 800410c:	6078      	str	r0, [r7, #4]
  return (READ_BIT(USARTx->SR, USART_SR_NE) == (USART_SR_NE));
 800410e:	687b      	ldr	r3, [r7, #4]
 8004110:	681b      	ldr	r3, [r3, #0]
 8004112:	f003 0304 	and.w	r3, r3, #4
 8004116:	2b04      	cmp	r3, #4
 8004118:	bf0c      	ite	eq
 800411a:	2301      	moveq	r3, #1
 800411c:	2300      	movne	r3, #0
 800411e:	b2db      	uxtb	r3, r3
}
 8004120:	4618      	mov	r0, r3
 8004122:	370c      	adds	r7, #12
 8004124:	46bd      	mov	sp, r7
 8004126:	f85d 7b04 	ldr.w	r7, [sp], #4
 800412a:	4770      	bx	lr

0800412c <LL_USART_IsActiveFlag_ORE>:
  * @rmtoll SR           ORE           LL_USART_IsActiveFlag_ORE
  * @param  USARTx USART Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_USART_IsActiveFlag_ORE(const USART_TypeDef *USARTx)
{
 800412c:	b480      	push	{r7}
 800412e:	b083      	sub	sp, #12
 8004130:	af00      	add	r7, sp, #0
 8004132:	6078      	str	r0, [r7, #4]
  return (READ_BIT(USARTx->SR, USART_SR_ORE) == (USART_SR_ORE));
 8004134:	687b      	ldr	r3, [r7, #4]
 8004136:	681b      	ldr	r3, [r3, #0]
 8004138:	f003 0308 	and.w	r3, r3, #8
 800413c:	2b08      	cmp	r3, #8
 800413e:	bf0c      	ite	eq
 8004140:	2301      	moveq	r3, #1
 8004142:	2300      	movne	r3, #0
 8004144:	b2db      	uxtb	r3, r3
}
 8004146:	4618      	mov	r0, r3
 8004148:	370c      	adds	r7, #12
 800414a:	46bd      	mov	sp, r7
 800414c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004150:	4770      	bx	lr

08004152 <LL_USART_IsActiveFlag_RXNE>:
  * @rmtoll SR           RXNE          LL_USART_IsActiveFlag_RXNE
  * @param  USARTx USART Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_USART_IsActiveFlag_RXNE(const USART_TypeDef *USARTx)
{
 8004152:	b480      	push	{r7}
 8004154:	b083      	sub	sp, #12
 8004156:	af00      	add	r7, sp, #0
 8004158:	6078      	str	r0, [r7, #4]
  return (READ_BIT(USARTx->SR, USART_SR_RXNE) == (USART_SR_RXNE));
 800415a:	687b      	ldr	r3, [r7, #4]
 800415c:	681b      	ldr	r3, [r3, #0]
 800415e:	f003 0320 	and.w	r3, r3, #32
 8004162:	2b20      	cmp	r3, #32
 8004164:	bf0c      	ite	eq
 8004166:	2301      	moveq	r3, #1
 8004168:	2300      	movne	r3, #0
 800416a:	b2db      	uxtb	r3, r3
}
 800416c:	4618      	mov	r0, r3
 800416e:	370c      	adds	r7, #12
 8004170:	46bd      	mov	sp, r7
 8004172:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004176:	4770      	bx	lr

08004178 <LL_USART_IsActiveFlag_TXE>:
  * @rmtoll SR           TXE           LL_USART_IsActiveFlag_TXE
  * @param  USARTx USART Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_USART_IsActiveFlag_TXE(const USART_TypeDef *USARTx)
{
 8004178:	b480      	push	{r7}
 800417a:	b083      	sub	sp, #12
 800417c:	af00      	add	r7, sp, #0
 800417e:	6078      	str	r0, [r7, #4]
  return (READ_BIT(USARTx->SR, USART_SR_TXE) == (USART_SR_TXE));
 8004180:	687b      	ldr	r3, [r7, #4]
 8004182:	681b      	ldr	r3, [r3, #0]
 8004184:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004188:	2b80      	cmp	r3, #128	@ 0x80
 800418a:	bf0c      	ite	eq
 800418c:	2301      	moveq	r3, #1
 800418e:	2300      	movne	r3, #0
 8004190:	b2db      	uxtb	r3, r3
}
 8004192:	4618      	mov	r0, r3
 8004194:	370c      	adds	r7, #12
 8004196:	46bd      	mov	sp, r7
 8004198:	f85d 7b04 	ldr.w	r7, [sp], #4
 800419c:	4770      	bx	lr

0800419e <LL_USART_ClearFlag_FE>:
  * @rmtoll SR           FE            LL_USART_ClearFlag_FE
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_ClearFlag_FE(USART_TypeDef *USARTx)
{
 800419e:	b480      	push	{r7}
 80041a0:	b085      	sub	sp, #20
 80041a2:	af00      	add	r7, sp, #0
 80041a4:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  tmpreg = USARTx->SR;
 80041a6:	687b      	ldr	r3, [r7, #4]
 80041a8:	681b      	ldr	r3, [r3, #0]
 80041aa:	60fb      	str	r3, [r7, #12]
  (void) tmpreg;
 80041ac:	68fb      	ldr	r3, [r7, #12]
  tmpreg = USARTx->DR;
 80041ae:	687b      	ldr	r3, [r7, #4]
 80041b0:	685b      	ldr	r3, [r3, #4]
 80041b2:	60fb      	str	r3, [r7, #12]
  (void) tmpreg;
 80041b4:	68fb      	ldr	r3, [r7, #12]
}
 80041b6:	bf00      	nop
 80041b8:	3714      	adds	r7, #20
 80041ba:	46bd      	mov	sp, r7
 80041bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041c0:	4770      	bx	lr

080041c2 <LL_USART_ClearFlag_NE>:
  * @rmtoll SR           NF            LL_USART_ClearFlag_NE
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_ClearFlag_NE(USART_TypeDef *USARTx)
{
 80041c2:	b480      	push	{r7}
 80041c4:	b085      	sub	sp, #20
 80041c6:	af00      	add	r7, sp, #0
 80041c8:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  tmpreg = USARTx->SR;
 80041ca:	687b      	ldr	r3, [r7, #4]
 80041cc:	681b      	ldr	r3, [r3, #0]
 80041ce:	60fb      	str	r3, [r7, #12]
  (void) tmpreg;
 80041d0:	68fb      	ldr	r3, [r7, #12]
  tmpreg = USARTx->DR;
 80041d2:	687b      	ldr	r3, [r7, #4]
 80041d4:	685b      	ldr	r3, [r3, #4]
 80041d6:	60fb      	str	r3, [r7, #12]
  (void) tmpreg;
 80041d8:	68fb      	ldr	r3, [r7, #12]
}
 80041da:	bf00      	nop
 80041dc:	3714      	adds	r7, #20
 80041de:	46bd      	mov	sp, r7
 80041e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041e4:	4770      	bx	lr

080041e6 <LL_USART_ClearFlag_ORE>:
  * @rmtoll SR           ORE           LL_USART_ClearFlag_ORE
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_ClearFlag_ORE(USART_TypeDef *USARTx)
{
 80041e6:	b480      	push	{r7}
 80041e8:	b085      	sub	sp, #20
 80041ea:	af00      	add	r7, sp, #0
 80041ec:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  tmpreg = USARTx->SR;
 80041ee:	687b      	ldr	r3, [r7, #4]
 80041f0:	681b      	ldr	r3, [r3, #0]
 80041f2:	60fb      	str	r3, [r7, #12]
  (void) tmpreg;
 80041f4:	68fb      	ldr	r3, [r7, #12]
  tmpreg = USARTx->DR;
 80041f6:	687b      	ldr	r3, [r7, #4]
 80041f8:	685b      	ldr	r3, [r3, #4]
 80041fa:	60fb      	str	r3, [r7, #12]
  (void) tmpreg;
 80041fc:	68fb      	ldr	r3, [r7, #12]
}
 80041fe:	bf00      	nop
 8004200:	3714      	adds	r7, #20
 8004202:	46bd      	mov	sp, r7
 8004204:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004208:	4770      	bx	lr

0800420a <LL_USART_EnableIT_RXNE>:
  * @rmtoll CR1          RXNEIE        LL_USART_EnableIT_RXNE
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_EnableIT_RXNE(USART_TypeDef *USARTx)
{
 800420a:	b480      	push	{r7}
 800420c:	b089      	sub	sp, #36	@ 0x24
 800420e:	af00      	add	r7, sp, #0
 8004210:	6078      	str	r0, [r7, #4]
  ATOMIC_SET_BIT(USARTx->CR1, USART_CR1_RXNEIE);
 8004212:	687b      	ldr	r3, [r7, #4]
 8004214:	330c      	adds	r3, #12
 8004216:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004218:	68fb      	ldr	r3, [r7, #12]
 800421a:	e853 3f00 	ldrex	r3, [r3]
 800421e:	60bb      	str	r3, [r7, #8]
   return(result);
 8004220:	68bb      	ldr	r3, [r7, #8]
 8004222:	f043 0320 	orr.w	r3, r3, #32
 8004226:	61fb      	str	r3, [r7, #28]
 8004228:	687b      	ldr	r3, [r7, #4]
 800422a:	330c      	adds	r3, #12
 800422c:	69fa      	ldr	r2, [r7, #28]
 800422e:	61ba      	str	r2, [r7, #24]
 8004230:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004232:	6979      	ldr	r1, [r7, #20]
 8004234:	69ba      	ldr	r2, [r7, #24]
 8004236:	e841 2300 	strex	r3, r2, [r1]
 800423a:	613b      	str	r3, [r7, #16]
   return(result);
 800423c:	693b      	ldr	r3, [r7, #16]
 800423e:	2b00      	cmp	r3, #0
 8004240:	d1e7      	bne.n	8004212 <LL_USART_EnableIT_RXNE+0x8>
}
 8004242:	bf00      	nop
 8004244:	bf00      	nop
 8004246:	3724      	adds	r7, #36	@ 0x24
 8004248:	46bd      	mov	sp, r7
 800424a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800424e:	4770      	bx	lr

08004250 <LL_USART_EnableIT_TXE>:
  * @rmtoll CR1          TXEIE         LL_USART_EnableIT_TXE
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_EnableIT_TXE(USART_TypeDef *USARTx)
{
 8004250:	b480      	push	{r7}
 8004252:	b089      	sub	sp, #36	@ 0x24
 8004254:	af00      	add	r7, sp, #0
 8004256:	6078      	str	r0, [r7, #4]
  ATOMIC_SET_BIT(USARTx->CR1, USART_CR1_TXEIE);
 8004258:	687b      	ldr	r3, [r7, #4]
 800425a:	330c      	adds	r3, #12
 800425c:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800425e:	68fb      	ldr	r3, [r7, #12]
 8004260:	e853 3f00 	ldrex	r3, [r3]
 8004264:	60bb      	str	r3, [r7, #8]
   return(result);
 8004266:	68bb      	ldr	r3, [r7, #8]
 8004268:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800426c:	61fb      	str	r3, [r7, #28]
 800426e:	687b      	ldr	r3, [r7, #4]
 8004270:	330c      	adds	r3, #12
 8004272:	69fa      	ldr	r2, [r7, #28]
 8004274:	61ba      	str	r2, [r7, #24]
 8004276:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004278:	6979      	ldr	r1, [r7, #20]
 800427a:	69ba      	ldr	r2, [r7, #24]
 800427c:	e841 2300 	strex	r3, r2, [r1]
 8004280:	613b      	str	r3, [r7, #16]
   return(result);
 8004282:	693b      	ldr	r3, [r7, #16]
 8004284:	2b00      	cmp	r3, #0
 8004286:	d1e7      	bne.n	8004258 <LL_USART_EnableIT_TXE+0x8>
}
 8004288:	bf00      	nop
 800428a:	bf00      	nop
 800428c:	3724      	adds	r7, #36	@ 0x24
 800428e:	46bd      	mov	sp, r7
 8004290:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004294:	4770      	bx	lr

08004296 <LL_USART_DisableIT_TXE>:
  * @rmtoll CR1          TXEIE         LL_USART_DisableIT_TXE
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_DisableIT_TXE(USART_TypeDef *USARTx)
{
 8004296:	b480      	push	{r7}
 8004298:	b089      	sub	sp, #36	@ 0x24
 800429a:	af00      	add	r7, sp, #0
 800429c:	6078      	str	r0, [r7, #4]
  ATOMIC_CLEAR_BIT(USARTx->CR1, USART_CR1_TXEIE);
 800429e:	687b      	ldr	r3, [r7, #4]
 80042a0:	330c      	adds	r3, #12
 80042a2:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80042a4:	68fb      	ldr	r3, [r7, #12]
 80042a6:	e853 3f00 	ldrex	r3, [r3]
 80042aa:	60bb      	str	r3, [r7, #8]
   return(result);
 80042ac:	68bb      	ldr	r3, [r7, #8]
 80042ae:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80042b2:	61fb      	str	r3, [r7, #28]
 80042b4:	687b      	ldr	r3, [r7, #4]
 80042b6:	330c      	adds	r3, #12
 80042b8:	69fa      	ldr	r2, [r7, #28]
 80042ba:	61ba      	str	r2, [r7, #24]
 80042bc:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80042be:	6979      	ldr	r1, [r7, #20]
 80042c0:	69ba      	ldr	r2, [r7, #24]
 80042c2:	e841 2300 	strex	r3, r2, [r1]
 80042c6:	613b      	str	r3, [r7, #16]
   return(result);
 80042c8:	693b      	ldr	r3, [r7, #16]
 80042ca:	2b00      	cmp	r3, #0
 80042cc:	d1e7      	bne.n	800429e <LL_USART_DisableIT_TXE+0x8>
}
 80042ce:	bf00      	nop
 80042d0:	bf00      	nop
 80042d2:	3724      	adds	r7, #36	@ 0x24
 80042d4:	46bd      	mov	sp, r7
 80042d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042da:	4770      	bx	lr

080042dc <LL_USART_IsEnabledIT_RXNE>:
  * @rmtoll CR1          RXNEIE        LL_USART_IsEnabledIT_RXNE
  * @param  USARTx USART Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_USART_IsEnabledIT_RXNE(const USART_TypeDef *USARTx)
{
 80042dc:	b480      	push	{r7}
 80042de:	b083      	sub	sp, #12
 80042e0:	af00      	add	r7, sp, #0
 80042e2:	6078      	str	r0, [r7, #4]
  return (READ_BIT(USARTx->CR1, USART_CR1_RXNEIE) == (USART_CR1_RXNEIE));
 80042e4:	687b      	ldr	r3, [r7, #4]
 80042e6:	68db      	ldr	r3, [r3, #12]
 80042e8:	f003 0320 	and.w	r3, r3, #32
 80042ec:	2b20      	cmp	r3, #32
 80042ee:	bf0c      	ite	eq
 80042f0:	2301      	moveq	r3, #1
 80042f2:	2300      	movne	r3, #0
 80042f4:	b2db      	uxtb	r3, r3
}
 80042f6:	4618      	mov	r0, r3
 80042f8:	370c      	adds	r7, #12
 80042fa:	46bd      	mov	sp, r7
 80042fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004300:	4770      	bx	lr

08004302 <LL_USART_ReceiveData8>:
  * @rmtoll DR           DR            LL_USART_ReceiveData8
  * @param  USARTx USART Instance
  * @retval Value between Min_Data=0x00 and Max_Data=0xFF
  */
__STATIC_INLINE uint8_t LL_USART_ReceiveData8(const USART_TypeDef *USARTx)
{
 8004302:	b480      	push	{r7}
 8004304:	b083      	sub	sp, #12
 8004306:	af00      	add	r7, sp, #0
 8004308:	6078      	str	r0, [r7, #4]
  return (uint8_t)(READ_BIT(USARTx->DR, USART_DR_DR));
 800430a:	687b      	ldr	r3, [r7, #4]
 800430c:	685b      	ldr	r3, [r3, #4]
 800430e:	b2db      	uxtb	r3, r3
}
 8004310:	4618      	mov	r0, r3
 8004312:	370c      	adds	r7, #12
 8004314:	46bd      	mov	sp, r7
 8004316:	f85d 7b04 	ldr.w	r7, [sp], #4
 800431a:	4770      	bx	lr

0800431c <LL_USART_TransmitData8>:
  * @param  USARTx USART Instance
  * @param  Value between Min_Data=0x00 and Max_Data=0xFF
  * @retval None
  */
__STATIC_INLINE void LL_USART_TransmitData8(USART_TypeDef *USARTx, uint8_t Value)
{
 800431c:	b480      	push	{r7}
 800431e:	b083      	sub	sp, #12
 8004320:	af00      	add	r7, sp, #0
 8004322:	6078      	str	r0, [r7, #4]
 8004324:	460b      	mov	r3, r1
 8004326:	70fb      	strb	r3, [r7, #3]
  USARTx->DR = Value;
 8004328:	78fa      	ldrb	r2, [r7, #3]
 800432a:	687b      	ldr	r3, [r7, #4]
 800432c:	605a      	str	r2, [r3, #4]
}
 800432e:	bf00      	nop
 8004330:	370c      	adds	r7, #12
 8004332:	46bd      	mov	sp, r7
 8004334:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004338:	4770      	bx	lr
	...

0800433c <USART6_IRQ>:
usart_meta_t *p_USART6_meta = &USART6_meta;

// ---- ---- ---- ---- ---- ---- ---- ---- ---- ---- ---- ---- ---- ----
// USART FUNCTIONS

void USART6_IRQ(void) {
 800433c:	b580      	push	{r7, lr}
 800433e:	b082      	sub	sp, #8
 8004340:	af00      	add	r7, sp, #0
    uint8_t data;
    if (LL_USART_IsActiveFlag_TXE(USART6)) {
 8004342:	4834      	ldr	r0, [pc, #208]	@ (8004414 <USART6_IRQ+0xd8>)
 8004344:	f7ff ff18 	bl	8004178 <LL_USART_IsActiveFlag_TXE>
 8004348:	4603      	mov	r3, r0
 800434a:	2b00      	cmp	r3, #0
 800434c:	d01e      	beq.n	800438c <USART6_IRQ+0x50>
        if (!rbuffer_empty(&p_USART6_meta->rb_tx)) {
 800434e:	4b32      	ldr	r3, [pc, #200]	@ (8004418 <USART6_IRQ+0xdc>)
 8004350:	681b      	ldr	r3, [r3, #0]
 8004352:	f503 7383 	add.w	r3, r3, #262	@ 0x106
 8004356:	4618      	mov	r0, r3
 8004358:	f7ff fe58 	bl	800400c <rbuffer_empty>
 800435c:	4603      	mov	r3, r0
 800435e:	f083 0301 	eor.w	r3, r3, #1
 8004362:	b2db      	uxtb	r3, r3
 8004364:	2b00      	cmp	r3, #0
 8004366:	d00e      	beq.n	8004386 <USART6_IRQ+0x4a>
            data = rbuffer_remove(&p_USART6_meta->rb_tx);
 8004368:	4b2b      	ldr	r3, [pc, #172]	@ (8004418 <USART6_IRQ+0xdc>)
 800436a:	681b      	ldr	r3, [r3, #0]
 800436c:	f503 7383 	add.w	r3, r3, #262	@ 0x106
 8004370:	4618      	mov	r0, r3
 8004372:	f7ff fe8a 	bl	800408a <rbuffer_remove>
 8004376:	4603      	mov	r3, r0
 8004378:	71fb      	strb	r3, [r7, #7]
            LL_USART_TransmitData8(USART6, (uint8_t)data);
 800437a:	79fb      	ldrb	r3, [r7, #7]
 800437c:	4619      	mov	r1, r3
 800437e:	4825      	ldr	r0, [pc, #148]	@ (8004414 <USART6_IRQ+0xd8>)
 8004380:	f7ff ffcc 	bl	800431c <LL_USART_TransmitData8>
 8004384:	e002      	b.n	800438c <USART6_IRQ+0x50>
        } else {
            LL_USART_DisableIT_TXE(USART6);
 8004386:	4823      	ldr	r0, [pc, #140]	@ (8004414 <USART6_IRQ+0xd8>)
 8004388:	f7ff ff85 	bl	8004296 <LL_USART_DisableIT_TXE>
        }
    }
    if ((LL_USART_IsActiveFlag_RXNE(USART6) != RESET) && (LL_USART_IsEnabledIT_RXNE(USART6) != RESET)) {
 800438c:	4821      	ldr	r0, [pc, #132]	@ (8004414 <USART6_IRQ+0xd8>)
 800438e:	f7ff fee0 	bl	8004152 <LL_USART_IsActiveFlag_RXNE>
 8004392:	4603      	mov	r3, r0
 8004394:	2b00      	cmp	r3, #0
 8004396:	d03a      	beq.n	800440e <USART6_IRQ+0xd2>
 8004398:	481e      	ldr	r0, [pc, #120]	@ (8004414 <USART6_IRQ+0xd8>)
 800439a:	f7ff ff9f 	bl	80042dc <LL_USART_IsEnabledIT_RXNE>
 800439e:	4603      	mov	r3, r0
 80043a0:	2b00      	cmp	r3, #0
 80043a2:	d034      	beq.n	800440e <USART6_IRQ+0xd2>
        unsigned char data = LL_USART_ReceiveData8(USART6);
 80043a4:	481b      	ldr	r0, [pc, #108]	@ (8004414 <USART6_IRQ+0xd8>)
 80043a6:	f7ff ffac 	bl	8004302 <LL_USART_ReceiveData8>
 80043aa:	4603      	mov	r3, r0
 80043ac:	71bb      	strb	r3, [r7, #6]

        if ((LL_USART_IsActiveFlag_ORE(USART6) != RESET) ||
 80043ae:	4819      	ldr	r0, [pc, #100]	@ (8004414 <USART6_IRQ+0xd8>)
 80043b0:	f7ff febc 	bl	800412c <LL_USART_IsActiveFlag_ORE>
 80043b4:	4603      	mov	r3, r0
 80043b6:	2b00      	cmp	r3, #0
 80043b8:	d10b      	bne.n	80043d2 <USART6_IRQ+0x96>
            (LL_USART_IsActiveFlag_FE(USART6) != RESET) ||
 80043ba:	4816      	ldr	r0, [pc, #88]	@ (8004414 <USART6_IRQ+0xd8>)
 80043bc:	f7ff fe90 	bl	80040e0 <LL_USART_IsActiveFlag_FE>
 80043c0:	4603      	mov	r3, r0
        if ((LL_USART_IsActiveFlag_ORE(USART6) != RESET) ||
 80043c2:	2b00      	cmp	r3, #0
 80043c4:	d105      	bne.n	80043d2 <USART6_IRQ+0x96>
            (LL_USART_IsActiveFlag_NE(USART6) != RESET)) {
 80043c6:	4813      	ldr	r0, [pc, #76]	@ (8004414 <USART6_IRQ+0xd8>)
 80043c8:	f7ff fe9d 	bl	8004106 <LL_USART_IsActiveFlag_NE>
 80043cc:	4603      	mov	r3, r0
            (LL_USART_IsActiveFlag_FE(USART6) != RESET) ||
 80043ce:	2b00      	cmp	r3, #0
 80043d0:	d009      	beq.n	80043e6 <USART6_IRQ+0xaa>
            LL_USART_ClearFlag_ORE(USART6);
 80043d2:	4810      	ldr	r0, [pc, #64]	@ (8004414 <USART6_IRQ+0xd8>)
 80043d4:	f7ff ff07 	bl	80041e6 <LL_USART_ClearFlag_ORE>
            LL_USART_ClearFlag_FE(USART6);
 80043d8:	480e      	ldr	r0, [pc, #56]	@ (8004414 <USART6_IRQ+0xd8>)
 80043da:	f7ff fee0 	bl	800419e <LL_USART_ClearFlag_FE>
            LL_USART_ClearFlag_NE(USART6);
 80043de:	480d      	ldr	r0, [pc, #52]	@ (8004414 <USART6_IRQ+0xd8>)
 80043e0:	f7ff feef 	bl	80041c2 <LL_USART_ClearFlag_NE>
        } else {
            if (!rbuffer_full(&p_USART6_meta->rb_rx)) {
                rbuffer_insert(data, &p_USART6_meta->rb_rx);
            }
        }
        return;
 80043e4:	e012      	b.n	800440c <USART6_IRQ+0xd0>
            if (!rbuffer_full(&p_USART6_meta->rb_rx)) {
 80043e6:	4b0c      	ldr	r3, [pc, #48]	@ (8004418 <USART6_IRQ+0xdc>)
 80043e8:	681b      	ldr	r3, [r3, #0]
 80043ea:	4618      	mov	r0, r3
 80043ec:	f7ff fdfa 	bl	8003fe4 <rbuffer_full>
 80043f0:	4603      	mov	r3, r0
 80043f2:	f083 0301 	eor.w	r3, r3, #1
 80043f6:	b2db      	uxtb	r3, r3
 80043f8:	2b00      	cmp	r3, #0
 80043fa:	d007      	beq.n	800440c <USART6_IRQ+0xd0>
                rbuffer_insert(data, &p_USART6_meta->rb_rx);
 80043fc:	4b06      	ldr	r3, [pc, #24]	@ (8004418 <USART6_IRQ+0xdc>)
 80043fe:	681b      	ldr	r3, [r3, #0]
 8004400:	461a      	mov	r2, r3
 8004402:	79bb      	ldrb	r3, [r7, #6]
 8004404:	4611      	mov	r1, r2
 8004406:	4618      	mov	r0, r3
 8004408:	f7ff fe13 	bl	8004032 <rbuffer_insert>
        return;
 800440c:	bf00      	nop
    }
}
 800440e:	3708      	adds	r7, #8
 8004410:	46bd      	mov	sp, r7
 8004412:	bd80      	pop	{r7, pc}
 8004414:	40011400 	.word	0x40011400
 8004418:	20000074 	.word	0x20000074

0800441c <USART6_init>:

void USART6_init(void) {
 800441c:	b580      	push	{r7, lr}
 800441e:	af00      	add	r7, sp, #0
    rbuffer_init(&p_USART6_meta->rb_tx); // Init Tx buffer
 8004420:	4b08      	ldr	r3, [pc, #32]	@ (8004444 <USART6_init+0x28>)
 8004422:	681b      	ldr	r3, [r3, #0]
 8004424:	f503 7383 	add.w	r3, r3, #262	@ 0x106
 8004428:	4618      	mov	r0, r3
 800442a:	f7ff fdc1 	bl	8003fb0 <rbuffer_init>
    rbuffer_init(&p_USART6_meta->rb_rx); // Init Rx buffer
 800442e:	4b05      	ldr	r3, [pc, #20]	@ (8004444 <USART6_init+0x28>)
 8004430:	681b      	ldr	r3, [r3, #0]
 8004432:	4618      	mov	r0, r3
 8004434:	f7ff fdbc 	bl	8003fb0 <rbuffer_init>
    LL_USART_EnableIT_RXNE(USART6);
 8004438:	4803      	ldr	r0, [pc, #12]	@ (8004448 <USART6_init+0x2c>)
 800443a:	f7ff fee6 	bl	800420a <LL_USART_EnableIT_RXNE>
}
 800443e:	bf00      	nop
 8004440:	bd80      	pop	{r7, pc}
 8004442:	bf00      	nop
 8004444:	20000074 	.word	0x20000074
 8004448:	40011400 	.word	0x40011400

0800444c <USART6_send_char>:

void USART6_send_char(char c) {
 800444c:	b580      	push	{r7, lr}
 800444e:	b082      	sub	sp, #8
 8004450:	af00      	add	r7, sp, #0
 8004452:	4603      	mov	r3, r0
 8004454:	71fb      	strb	r3, [r7, #7]
    while (rbuffer_full(&p_USART6_meta->rb_tx))
 8004456:	bf00      	nop
 8004458:	4b0c      	ldr	r3, [pc, #48]	@ (800448c <USART6_send_char+0x40>)
 800445a:	681b      	ldr	r3, [r3, #0]
 800445c:	f503 7383 	add.w	r3, r3, #262	@ 0x106
 8004460:	4618      	mov	r0, r3
 8004462:	f7ff fdbf 	bl	8003fe4 <rbuffer_full>
 8004466:	4603      	mov	r3, r0
 8004468:	2b00      	cmp	r3, #0
 800446a:	d1f5      	bne.n	8004458 <USART6_send_char+0xc>
        ;
    rbuffer_insert(c, &p_USART6_meta->rb_tx);
 800446c:	4b07      	ldr	r3, [pc, #28]	@ (800448c <USART6_send_char+0x40>)
 800446e:	681b      	ldr	r3, [r3, #0]
 8004470:	f503 7283 	add.w	r2, r3, #262	@ 0x106
 8004474:	79fb      	ldrb	r3, [r7, #7]
 8004476:	4611      	mov	r1, r2
 8004478:	4618      	mov	r0, r3
 800447a:	f7ff fdda 	bl	8004032 <rbuffer_insert>
    LL_USART_EnableIT_TXE(USART6);
 800447e:	4804      	ldr	r0, [pc, #16]	@ (8004490 <USART6_send_char+0x44>)
 8004480:	f7ff fee6 	bl	8004250 <LL_USART_EnableIT_TXE>
}
 8004484:	bf00      	nop
 8004486:	3708      	adds	r7, #8
 8004488:	46bd      	mov	sp, r7
 800448a:	bd80      	pop	{r7, pc}
 800448c:	20000074 	.word	0x20000074
 8004490:	40011400 	.word	0x40011400

08004494 <USART6_send_string>:

void USART6_send_string(const char *str) {
 8004494:	b580      	push	{r7, lr}
 8004496:	b082      	sub	sp, #8
 8004498:	af00      	add	r7, sp, #0
 800449a:	6078      	str	r0, [r7, #4]
    while (*str) {
 800449c:	e006      	b.n	80044ac <USART6_send_string+0x18>
        USART6_send_char(*str++);
 800449e:	687b      	ldr	r3, [r7, #4]
 80044a0:	1c5a      	adds	r2, r3, #1
 80044a2:	607a      	str	r2, [r7, #4]
 80044a4:	781b      	ldrb	r3, [r3, #0]
 80044a6:	4618      	mov	r0, r3
 80044a8:	f7ff ffd0 	bl	800444c <USART6_send_char>
    while (*str) {
 80044ac:	687b      	ldr	r3, [r7, #4]
 80044ae:	781b      	ldrb	r3, [r3, #0]
 80044b0:	2b00      	cmp	r3, #0
 80044b2:	d1f4      	bne.n	800449e <USART6_send_string+0xa>
    }
}
 80044b4:	bf00      	nop
 80044b6:	bf00      	nop
 80044b8:	3708      	adds	r7, #8
 80044ba:	46bd      	mov	sp, r7
 80044bc:	bd80      	pop	{r7, pc}

080044be <USART6_send_array>:

void USART6_send_array(const char *str, uint8_t len) {
 80044be:	b580      	push	{r7, lr}
 80044c0:	b084      	sub	sp, #16
 80044c2:	af00      	add	r7, sp, #0
 80044c4:	6078      	str	r0, [r7, #4]
 80044c6:	460b      	mov	r3, r1
 80044c8:	70fb      	strb	r3, [r7, #3]
    uint8_t udx;
    for (udx = 0; udx < len; udx++) {
 80044ca:	2300      	movs	r3, #0
 80044cc:	73fb      	strb	r3, [r7, #15]
 80044ce:	e009      	b.n	80044e4 <USART6_send_array+0x26>
        USART6_send_char(*str++);
 80044d0:	687b      	ldr	r3, [r7, #4]
 80044d2:	1c5a      	adds	r2, r3, #1
 80044d4:	607a      	str	r2, [r7, #4]
 80044d6:	781b      	ldrb	r3, [r3, #0]
 80044d8:	4618      	mov	r0, r3
 80044da:	f7ff ffb7 	bl	800444c <USART6_send_char>
    for (udx = 0; udx < len; udx++) {
 80044de:	7bfb      	ldrb	r3, [r7, #15]
 80044e0:	3301      	adds	r3, #1
 80044e2:	73fb      	strb	r3, [r7, #15]
 80044e4:	7bfa      	ldrb	r2, [r7, #15]
 80044e6:	78fb      	ldrb	r3, [r7, #3]
 80044e8:	429a      	cmp	r2, r3
 80044ea:	d3f1      	bcc.n	80044d0 <USART6_send_array+0x12>
    }
}
 80044ec:	bf00      	nop
 80044ee:	bf00      	nop
 80044f0:	3710      	adds	r7, #16
 80044f2:	46bd      	mov	sp, r7
 80044f4:	bd80      	pop	{r7, pc}
	...

080044f8 <uart_get_USART6_rx_buffer_address>:
    LL_USART_Init(USART6, &USART_InitStruct);
    LL_USART_ConfigAsyncMode(USART6);
    LL_USART_Enable(USART6);
}

volatile ringbuffer_t* uart_get_USART6_rx_buffer_address(void) {
 80044f8:	b480      	push	{r7}
 80044fa:	af00      	add	r7, sp, #0
    return &p_USART6_meta->rb_rx; // Tr v a ch buffer Rx
 80044fc:	4b03      	ldr	r3, [pc, #12]	@ (800450c <uart_get_USART6_rx_buffer_address+0x14>)
 80044fe:	681b      	ldr	r3, [r3, #0]
}
 8004500:	4618      	mov	r0, r3
 8004502:	46bd      	mov	sp, r7
 8004504:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004508:	4770      	bx	lr
 800450a:	bf00      	nop
 800450c:	20000074 	.word	0x20000074

08004510 <UARTvprintf>:

static void UARTvprintf(const char *pcString, va_list vaArgP)
{
 8004510:	b580      	push	{r7, lr}
 8004512:	b08e      	sub	sp, #56	@ 0x38
 8004514:	af00      	add	r7, sp, #0
 8004516:	6078      	str	r0, [r7, #4]
 8004518:	6039      	str	r1, [r7, #0]
    char *pcStr, pcBuf[16], cFill;

    //
    // Loop while there are more characters in the string.
    //
    while(*pcString)
 800451a:	e1e2      	b.n	80048e2 <UARTvprintf+0x3d2>
    {
        //
        // Find the first non-% character, or the end of the string.
        //
        for(ui32Idx = 0;
 800451c:	2300      	movs	r3, #0
 800451e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004520:	e002      	b.n	8004528 <UARTvprintf+0x18>
            (pcString[ui32Idx] != '%') && (pcString[ui32Idx] != '\0');
            ui32Idx++)
 8004522:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004524:	3301      	adds	r3, #1
 8004526:	62fb      	str	r3, [r7, #44]	@ 0x2c
            (pcString[ui32Idx] != '%') && (pcString[ui32Idx] != '\0');
 8004528:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800452a:	687a      	ldr	r2, [r7, #4]
 800452c:	4413      	add	r3, r2
 800452e:	781b      	ldrb	r3, [r3, #0]
 8004530:	2b25      	cmp	r3, #37	@ 0x25
 8004532:	d005      	beq.n	8004540 <UARTvprintf+0x30>
 8004534:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004536:	687a      	ldr	r2, [r7, #4]
 8004538:	4413      	add	r3, r2
 800453a:	781b      	ldrb	r3, [r3, #0]
 800453c:	2b00      	cmp	r3, #0
 800453e:	d1f0      	bne.n	8004522 <UARTvprintf+0x12>
        }

        //
        // Write this portion of the string.
        //
        CONSOLE_UART_WRITE(pcString, ui32Idx);
 8004540:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004542:	b2db      	uxtb	r3, r3
 8004544:	4619      	mov	r1, r3
 8004546:	6878      	ldr	r0, [r7, #4]
 8004548:	f7ff ffb9 	bl	80044be <USART6_send_array>

        //
        // Skip the portion of the string that was written.
        //
        pcString += ui32Idx;
 800454c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800454e:	687a      	ldr	r2, [r7, #4]
 8004550:	4413      	add	r3, r2
 8004552:	607b      	str	r3, [r7, #4]

        //
        // See if the next character is a %.
        //
        if(*pcString == '%')
 8004554:	687b      	ldr	r3, [r7, #4]
 8004556:	781b      	ldrb	r3, [r3, #0]
 8004558:	2b25      	cmp	r3, #37	@ 0x25
 800455a:	f040 81c2 	bne.w	80048e2 <UARTvprintf+0x3d2>
        {
            //
            // Skip the %.
            //
            pcString++;
 800455e:	687b      	ldr	r3, [r7, #4]
 8004560:	3301      	adds	r3, #1
 8004562:	607b      	str	r3, [r7, #4]

            //
            // Set the digit count to zero, and the fill character to space
            // (in other words, to the defaults).
            //
            ui32Count = 0;
 8004564:	2300      	movs	r3, #0
 8004566:	623b      	str	r3, [r7, #32]
            cFill = ' ';
 8004568:	2320      	movs	r3, #32
 800456a:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
again:

            //
            // Determine how to handle the next character.
            //
            switch(*pcString++)
 800456e:	687b      	ldr	r3, [r7, #4]
 8004570:	1c5a      	adds	r2, r3, #1
 8004572:	607a      	str	r2, [r7, #4]
 8004574:	781b      	ldrb	r3, [r3, #0]
 8004576:	3b25      	subs	r3, #37	@ 0x25
 8004578:	2b53      	cmp	r3, #83	@ 0x53
 800457a:	f200 81ac 	bhi.w	80048d6 <UARTvprintf+0x3c6>
 800457e:	a201      	add	r2, pc, #4	@ (adr r2, 8004584 <UARTvprintf+0x74>)
 8004580:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004584:	080048c9 	.word	0x080048c9
 8004588:	080048d7 	.word	0x080048d7
 800458c:	080048d7 	.word	0x080048d7
 8004590:	080048d7 	.word	0x080048d7
 8004594:	080048d7 	.word	0x080048d7
 8004598:	080048d7 	.word	0x080048d7
 800459c:	080048d7 	.word	0x080048d7
 80045a0:	080048d7 	.word	0x080048d7
 80045a4:	080048d7 	.word	0x080048d7
 80045a8:	080048d7 	.word	0x080048d7
 80045ac:	080048d7 	.word	0x080048d7
 80045b0:	080046d5 	.word	0x080046d5
 80045b4:	080046d5 	.word	0x080046d5
 80045b8:	080046d5 	.word	0x080046d5
 80045bc:	080046d5 	.word	0x080046d5
 80045c0:	080046d5 	.word	0x080046d5
 80045c4:	080046d5 	.word	0x080046d5
 80045c8:	080046d5 	.word	0x080046d5
 80045cc:	080046d5 	.word	0x080046d5
 80045d0:	080046d5 	.word	0x080046d5
 80045d4:	080046d5 	.word	0x080046d5
 80045d8:	080048d7 	.word	0x080048d7
 80045dc:	080048d7 	.word	0x080048d7
 80045e0:	080048d7 	.word	0x080048d7
 80045e4:	080048d7 	.word	0x080048d7
 80045e8:	080048d7 	.word	0x080048d7
 80045ec:	080048d7 	.word	0x080048d7
 80045f0:	080048d7 	.word	0x080048d7
 80045f4:	080048d7 	.word	0x080048d7
 80045f8:	080048d7 	.word	0x080048d7
 80045fc:	080048d7 	.word	0x080048d7
 8004600:	080048d7 	.word	0x080048d7
 8004604:	080048d7 	.word	0x080048d7
 8004608:	080048d7 	.word	0x080048d7
 800460c:	080048d7 	.word	0x080048d7
 8004610:	080048d7 	.word	0x080048d7
 8004614:	080048d7 	.word	0x080048d7
 8004618:	080048d7 	.word	0x080048d7
 800461c:	080048d7 	.word	0x080048d7
 8004620:	080048d7 	.word	0x080048d7
 8004624:	080048d7 	.word	0x080048d7
 8004628:	080048d7 	.word	0x080048d7
 800462c:	080048d7 	.word	0x080048d7
 8004630:	080048d7 	.word	0x080048d7
 8004634:	080048d7 	.word	0x080048d7
 8004638:	080048d7 	.word	0x080048d7
 800463c:	080048d7 	.word	0x080048d7
 8004640:	080048d7 	.word	0x080048d7
 8004644:	080048d7 	.word	0x080048d7
 8004648:	080048d7 	.word	0x080048d7
 800464c:	080048d7 	.word	0x080048d7
 8004650:	080047b9 	.word	0x080047b9
 8004654:	080048d7 	.word	0x080048d7
 8004658:	080048d7 	.word	0x080048d7
 800465c:	080048d7 	.word	0x080048d7
 8004660:	080048d7 	.word	0x080048d7
 8004664:	080048d7 	.word	0x080048d7
 8004668:	080048d7 	.word	0x080048d7
 800466c:	080048d7 	.word	0x080048d7
 8004670:	080048d7 	.word	0x080048d7
 8004674:	080048d7 	.word	0x080048d7
 8004678:	080048d7 	.word	0x080048d7
 800467c:	08004709 	.word	0x08004709
 8004680:	08004721 	.word	0x08004721
 8004684:	080048d7 	.word	0x080048d7
 8004688:	080048d7 	.word	0x080048d7
 800468c:	080048d7 	.word	0x080048d7
 8004690:	080048d7 	.word	0x080048d7
 8004694:	08004721 	.word	0x08004721
 8004698:	080048d7 	.word	0x080048d7
 800469c:	080048d7 	.word	0x080048d7
 80046a0:	080048d7 	.word	0x080048d7
 80046a4:	080048d7 	.word	0x080048d7
 80046a8:	080048d7 	.word	0x080048d7
 80046ac:	080048d7 	.word	0x080048d7
 80046b0:	080047b9 	.word	0x080047b9
 80046b4:	080048d7 	.word	0x080048d7
 80046b8:	080048d7 	.word	0x080048d7
 80046bc:	0800474b 	.word	0x0800474b
 80046c0:	080048d7 	.word	0x080048d7
 80046c4:	080047a1 	.word	0x080047a1
 80046c8:	080048d7 	.word	0x080048d7
 80046cc:	080048d7 	.word	0x080048d7
 80046d0:	080047b9 	.word	0x080047b9
                {
                    //
                    // If this is a zero, and it is the first digit, then the
                    // fill character is a zero instead of a space.
                    //
                    if((pcString[-1] == '0') && (ui32Count == 0))
 80046d4:	687b      	ldr	r3, [r7, #4]
 80046d6:	3b01      	subs	r3, #1
 80046d8:	781b      	ldrb	r3, [r3, #0]
 80046da:	2b30      	cmp	r3, #48	@ 0x30
 80046dc:	d105      	bne.n	80046ea <UARTvprintf+0x1da>
 80046de:	6a3b      	ldr	r3, [r7, #32]
 80046e0:	2b00      	cmp	r3, #0
 80046e2:	d102      	bne.n	80046ea <UARTvprintf+0x1da>
                    {
                        cFill = '0';
 80046e4:	2330      	movs	r3, #48	@ 0x30
 80046e6:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
                    }

                    //
                    // Update the digit count.
                    //
                    ui32Count *= 10;
 80046ea:	6a3a      	ldr	r2, [r7, #32]
 80046ec:	4613      	mov	r3, r2
 80046ee:	009b      	lsls	r3, r3, #2
 80046f0:	4413      	add	r3, r2
 80046f2:	005b      	lsls	r3, r3, #1
 80046f4:	623b      	str	r3, [r7, #32]
                    ui32Count += pcString[-1] - '0';
 80046f6:	687b      	ldr	r3, [r7, #4]
 80046f8:	3b01      	subs	r3, #1
 80046fa:	781b      	ldrb	r3, [r3, #0]
 80046fc:	461a      	mov	r2, r3
 80046fe:	6a3b      	ldr	r3, [r7, #32]
 8004700:	4413      	add	r3, r2
 8004702:	3b30      	subs	r3, #48	@ 0x30
 8004704:	623b      	str	r3, [r7, #32]

                    //
                    // Get the next character.
                    //
                    goto again;
 8004706:	e732      	b.n	800456e <UARTvprintf+0x5e>
                case 'c':
                {
                    //
                    // Get the value from the varargs.
                    //
                    ui32Value = va_arg(vaArgP, uint32_t);
 8004708:	683b      	ldr	r3, [r7, #0]
 800470a:	1d1a      	adds	r2, r3, #4
 800470c:	603a      	str	r2, [r7, #0]
 800470e:	681b      	ldr	r3, [r3, #0]
 8004710:	62bb      	str	r3, [r7, #40]	@ 0x28

                    //
                    // Print out the character.
                    //
                    CONSOLE_UART_WRITE((char *)&ui32Value, 1);
 8004712:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8004716:	2101      	movs	r1, #1
 8004718:	4618      	mov	r0, r3
 800471a:	f7ff fed0 	bl	80044be <USART6_send_array>

                    //
                    // This command has been handled.
                    //
                    break;
 800471e:	e0e0      	b.n	80048e2 <UARTvprintf+0x3d2>
                case 'i':
                {
                    //
                    // Get the value from the varargs.
                    //
                    ui32Value = va_arg(vaArgP, uint32_t);
 8004720:	683b      	ldr	r3, [r7, #0]
 8004722:	1d1a      	adds	r2, r3, #4
 8004724:	603a      	str	r2, [r7, #0]
 8004726:	681b      	ldr	r3, [r3, #0]
 8004728:	62bb      	str	r3, [r7, #40]	@ 0x28

                    //
                    // Reset the buffer position.
                    //
                    ui32Pos = 0;
 800472a:	2300      	movs	r3, #0
 800472c:	627b      	str	r3, [r7, #36]	@ 0x24

                    //
                    // If the value is negative, make it positive and indicate
                    // that a minus sign is needed.
                    //
                    if((int32_t)ui32Value < 0)
 800472e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004730:	2b00      	cmp	r3, #0
 8004732:	da05      	bge.n	8004740 <UARTvprintf+0x230>
                    {
                        //
                        // Make the value positive.
                        //
                        ui32Value = -(int32_t)ui32Value;
 8004734:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004736:	425b      	negs	r3, r3
 8004738:	62bb      	str	r3, [r7, #40]	@ 0x28

                        //
                        // Indicate that the value is negative.
                        //
                        ui32Neg = 1;
 800473a:	2301      	movs	r3, #1
 800473c:	61bb      	str	r3, [r7, #24]
 800473e:	e001      	b.n	8004744 <UARTvprintf+0x234>
                    {
                        //
                        // Indicate that the value is positive so that a minus
                        // sign isn't inserted.
                        //
                        ui32Neg = 0;
 8004740:	2300      	movs	r3, #0
 8004742:	61bb      	str	r3, [r7, #24]
                    }

                    //
                    // Set the base to 10.
                    //
                    ui32Base = 10;
 8004744:	230a      	movs	r3, #10
 8004746:	61fb      	str	r3, [r7, #28]

                    //
                    // Convert the value to ASCII.
                    //
                    goto convert;
 8004748:	e041      	b.n	80047ce <UARTvprintf+0x2be>
                case 's':
                {
                    //
                    // Get the string pointer from the varargs.
                    //
                    pcStr = va_arg(vaArgP, char *);
 800474a:	683b      	ldr	r3, [r7, #0]
 800474c:	1d1a      	adds	r2, r3, #4
 800474e:	603a      	str	r2, [r7, #0]
 8004750:	681b      	ldr	r3, [r3, #0]
 8004752:	633b      	str	r3, [r7, #48]	@ 0x30

                    //
                    // Determine the length of the string.
                    //
                    for(ui32Idx = 0; pcStr[ui32Idx] != '\0'; ui32Idx++)
 8004754:	2300      	movs	r3, #0
 8004756:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004758:	e002      	b.n	8004760 <UARTvprintf+0x250>
 800475a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800475c:	3301      	adds	r3, #1
 800475e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004760:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004762:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004764:	4413      	add	r3, r2
 8004766:	781b      	ldrb	r3, [r3, #0]
 8004768:	2b00      	cmp	r3, #0
 800476a:	d1f6      	bne.n	800475a <UARTvprintf+0x24a>
                    }

                    //
                    // Write the string.
                    //
                    CONSOLE_UART_WRITE(pcStr, ui32Idx);
 800476c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800476e:	b2db      	uxtb	r3, r3
 8004770:	4619      	mov	r1, r3
 8004772:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8004774:	f7ff fea3 	bl	80044be <USART6_send_array>

                    //
                    // Write any required padding spaces
                    //
                    if(ui32Count > ui32Idx)
 8004778:	6a3a      	ldr	r2, [r7, #32]
 800477a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800477c:	429a      	cmp	r2, r3
 800477e:	f240 80af 	bls.w	80048e0 <UARTvprintf+0x3d0>
                    {
                        ui32Count -= ui32Idx;
 8004782:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004784:	6a3a      	ldr	r2, [r7, #32]
 8004786:	1ad3      	subs	r3, r2, r3
 8004788:	623b      	str	r3, [r7, #32]
                        while(ui32Count--)
 800478a:	e003      	b.n	8004794 <UARTvprintf+0x284>
                        {
                            CONSOLE_UART_WRITE(" ", 1);
 800478c:	2101      	movs	r1, #1
 800478e:	485a      	ldr	r0, [pc, #360]	@ (80048f8 <UARTvprintf+0x3e8>)
 8004790:	f7ff fe95 	bl	80044be <USART6_send_array>
                        while(ui32Count--)
 8004794:	6a3b      	ldr	r3, [r7, #32]
 8004796:	1e5a      	subs	r2, r3, #1
 8004798:	623a      	str	r2, [r7, #32]
 800479a:	2b00      	cmp	r3, #0
 800479c:	d1f6      	bne.n	800478c <UARTvprintf+0x27c>
                    }

                    //
                    // This command has been handled.
                    //
                    break;
 800479e:	e09f      	b.n	80048e0 <UARTvprintf+0x3d0>
                case 'u':
                {
                    //
                    // Get the value from the varargs.
                    //
                    ui32Value = va_arg(vaArgP, uint32_t);
 80047a0:	683b      	ldr	r3, [r7, #0]
 80047a2:	1d1a      	adds	r2, r3, #4
 80047a4:	603a      	str	r2, [r7, #0]
 80047a6:	681b      	ldr	r3, [r3, #0]
 80047a8:	62bb      	str	r3, [r7, #40]	@ 0x28

                    //
                    // Reset the buffer position.
                    //
                    ui32Pos = 0;
 80047aa:	2300      	movs	r3, #0
 80047ac:	627b      	str	r3, [r7, #36]	@ 0x24

                    //
                    // Set the base to 10.
                    //
                    ui32Base = 10;
 80047ae:	230a      	movs	r3, #10
 80047b0:	61fb      	str	r3, [r7, #28]

                    //
                    // Indicate that the value is positive so that a minus sign
                    // isn't inserted.
                    //
                    ui32Neg = 0;
 80047b2:	2300      	movs	r3, #0
 80047b4:	61bb      	str	r3, [r7, #24]

                    //
                    // Convert the value to ASCII.
                    //
                    goto convert;
 80047b6:	e00a      	b.n	80047ce <UARTvprintf+0x2be>
                case 'p':
                {
                    //
                    // Get the value from the varargs.
                    //
                    ui32Value = va_arg(vaArgP, uint32_t);
 80047b8:	683b      	ldr	r3, [r7, #0]
 80047ba:	1d1a      	adds	r2, r3, #4
 80047bc:	603a      	str	r2, [r7, #0]
 80047be:	681b      	ldr	r3, [r3, #0]
 80047c0:	62bb      	str	r3, [r7, #40]	@ 0x28

                    //
                    // Reset the buffer position.
                    //
                    ui32Pos = 0;
 80047c2:	2300      	movs	r3, #0
 80047c4:	627b      	str	r3, [r7, #36]	@ 0x24

                    //
                    // Set the base to 16.
                    //
                    ui32Base = 16;
 80047c6:	2310      	movs	r3, #16
 80047c8:	61fb      	str	r3, [r7, #28]

                    //
                    // Indicate that the value is positive so that a minus sign
                    // isn't inserted.
                    //
                    ui32Neg = 0;
 80047ca:	2300      	movs	r3, #0
 80047cc:	61bb      	str	r3, [r7, #24]
                    //
                    // Determine the number of digits in the string version of
                    // the value.
                    //
convert:
                    for(ui32Idx = 1;
 80047ce:	2301      	movs	r3, #1
 80047d0:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80047d2:	e007      	b.n	80047e4 <UARTvprintf+0x2d4>
                        (((ui32Idx * ui32Base) <= ui32Value) &&
                         (((ui32Idx * ui32Base) / ui32Base) == ui32Idx));
                        ui32Idx *= ui32Base, ui32Count--)
 80047d4:	69fb      	ldr	r3, [r7, #28]
 80047d6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80047d8:	fb02 f303 	mul.w	r3, r2, r3
 80047dc:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80047de:	6a3b      	ldr	r3, [r7, #32]
 80047e0:	3b01      	subs	r3, #1
 80047e2:	623b      	str	r3, [r7, #32]
                        (((ui32Idx * ui32Base) <= ui32Value) &&
 80047e4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80047e6:	69fa      	ldr	r2, [r7, #28]
 80047e8:	fb03 f202 	mul.w	r2, r3, r2
 80047ec:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80047ee:	429a      	cmp	r2, r3
 80047f0:	d809      	bhi.n	8004806 <UARTvprintf+0x2f6>
                         (((ui32Idx * ui32Base) / ui32Base) == ui32Idx));
 80047f2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80047f4:	69fa      	ldr	r2, [r7, #28]
 80047f6:	fb03 f202 	mul.w	r2, r3, r2
 80047fa:	69fb      	ldr	r3, [r7, #28]
 80047fc:	fbb2 f2f3 	udiv	r2, r2, r3
 8004800:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
                        (((ui32Idx * ui32Base) <= ui32Value) &&
 8004802:	429a      	cmp	r2, r3
 8004804:	d0e6      	beq.n	80047d4 <UARTvprintf+0x2c4>

                    //
                    // If the value is negative, reduce the count of padding
                    // characters needed.
                    //
                    if(ui32Neg)
 8004806:	69bb      	ldr	r3, [r7, #24]
 8004808:	2b00      	cmp	r3, #0
 800480a:	d002      	beq.n	8004812 <UARTvprintf+0x302>
                    {
                        ui32Count--;
 800480c:	6a3b      	ldr	r3, [r7, #32]
 800480e:	3b01      	subs	r3, #1
 8004810:	623b      	str	r3, [r7, #32]

                    //
                    // If the value is negative and the value is padded with
                    // zeros, then place the minus sign before the padding.
                    //
                    if(ui32Neg && (cFill == '0'))
 8004812:	69bb      	ldr	r3, [r7, #24]
 8004814:	2b00      	cmp	r3, #0
 8004816:	d00d      	beq.n	8004834 <UARTvprintf+0x324>
 8004818:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800481c:	2b30      	cmp	r3, #48	@ 0x30
 800481e:	d109      	bne.n	8004834 <UARTvprintf+0x324>
                    {
                        //
                        // Place the minus sign in the output buffer.
                        //
                        pcBuf[ui32Pos++] = '-';
 8004820:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004822:	1c5a      	adds	r2, r3, #1
 8004824:	627a      	str	r2, [r7, #36]	@ 0x24
 8004826:	3338      	adds	r3, #56	@ 0x38
 8004828:	443b      	add	r3, r7
 800482a:	222d      	movs	r2, #45	@ 0x2d
 800482c:	f803 2c30 	strb.w	r2, [r3, #-48]

                        //
                        // The minus sign has been placed, so turn off the
                        // negative flag.
                        //
                        ui32Neg = 0;
 8004830:	2300      	movs	r3, #0
 8004832:	61bb      	str	r3, [r7, #24]

                    //
                    // Provide additional padding at the beginning of the
                    // string conversion if needed.
                    //
                    if((ui32Count > 1) && (ui32Count < 16))
 8004834:	6a3b      	ldr	r3, [r7, #32]
 8004836:	2b01      	cmp	r3, #1
 8004838:	d915      	bls.n	8004866 <UARTvprintf+0x356>
 800483a:	6a3b      	ldr	r3, [r7, #32]
 800483c:	2b0f      	cmp	r3, #15
 800483e:	d812      	bhi.n	8004866 <UARTvprintf+0x356>
                    {
                        for(ui32Count--; ui32Count; ui32Count--)
 8004840:	6a3b      	ldr	r3, [r7, #32]
 8004842:	3b01      	subs	r3, #1
 8004844:	623b      	str	r3, [r7, #32]
 8004846:	e00b      	b.n	8004860 <UARTvprintf+0x350>
                        {
                            pcBuf[ui32Pos++] = cFill;
 8004848:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800484a:	1c5a      	adds	r2, r3, #1
 800484c:	627a      	str	r2, [r7, #36]	@ 0x24
 800484e:	3338      	adds	r3, #56	@ 0x38
 8004850:	443b      	add	r3, r7
 8004852:	f897 2037 	ldrb.w	r2, [r7, #55]	@ 0x37
 8004856:	f803 2c30 	strb.w	r2, [r3, #-48]
                        for(ui32Count--; ui32Count; ui32Count--)
 800485a:	6a3b      	ldr	r3, [r7, #32]
 800485c:	3b01      	subs	r3, #1
 800485e:	623b      	str	r3, [r7, #32]
 8004860:	6a3b      	ldr	r3, [r7, #32]
 8004862:	2b00      	cmp	r3, #0
 8004864:	d1f0      	bne.n	8004848 <UARTvprintf+0x338>

                    //
                    // If the value is negative, then place the minus sign
                    // before the number.
                    //
                    if(ui32Neg)
 8004866:	69bb      	ldr	r3, [r7, #24]
 8004868:	2b00      	cmp	r3, #0
 800486a:	d021      	beq.n	80048b0 <UARTvprintf+0x3a0>
                    {
                        //
                        // Place the minus sign in the output buffer.
                        //
                        pcBuf[ui32Pos++] = '-';
 800486c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800486e:	1c5a      	adds	r2, r3, #1
 8004870:	627a      	str	r2, [r7, #36]	@ 0x24
 8004872:	3338      	adds	r3, #56	@ 0x38
 8004874:	443b      	add	r3, r7
 8004876:	222d      	movs	r2, #45	@ 0x2d
 8004878:	f803 2c30 	strb.w	r2, [r3, #-48]
                    }

                    //
                    // Convert the value into a string.
                    //
                    for(; ui32Idx; ui32Idx /= ui32Base)
 800487c:	e018      	b.n	80048b0 <UARTvprintf+0x3a0>
                    {
                        pcBuf[ui32Pos++] =
                            g_pcHex[(ui32Value / ui32Idx) % ui32Base];
 800487e:	481f      	ldr	r0, [pc, #124]	@ (80048fc <UARTvprintf+0x3ec>)
 8004880:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8004882:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004884:	fbb2 f3f3 	udiv	r3, r2, r3
 8004888:	69fa      	ldr	r2, [r7, #28]
 800488a:	fbb3 f1f2 	udiv	r1, r3, r2
 800488e:	fb01 f202 	mul.w	r2, r1, r2
 8004892:	1a9b      	subs	r3, r3, r2
 8004894:	18c2      	adds	r2, r0, r3
                        pcBuf[ui32Pos++] =
 8004896:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004898:	1c59      	adds	r1, r3, #1
 800489a:	6279      	str	r1, [r7, #36]	@ 0x24
                            g_pcHex[(ui32Value / ui32Idx) % ui32Base];
 800489c:	7812      	ldrb	r2, [r2, #0]
                        pcBuf[ui32Pos++] =
 800489e:	3338      	adds	r3, #56	@ 0x38
 80048a0:	443b      	add	r3, r7
 80048a2:	f803 2c30 	strb.w	r2, [r3, #-48]
                    for(; ui32Idx; ui32Idx /= ui32Base)
 80048a6:	69fb      	ldr	r3, [r7, #28]
 80048a8:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80048aa:	fbb2 f3f3 	udiv	r3, r2, r3
 80048ae:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80048b0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80048b2:	2b00      	cmp	r3, #0
 80048b4:	d1e3      	bne.n	800487e <UARTvprintf+0x36e>
                    }

                    //
                    // Write the string.
                    //
                    CONSOLE_UART_WRITE(pcBuf, ui32Pos);
 80048b6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80048b8:	b2da      	uxtb	r2, r3
 80048ba:	f107 0308 	add.w	r3, r7, #8
 80048be:	4611      	mov	r1, r2
 80048c0:	4618      	mov	r0, r3
 80048c2:	f7ff fdfc 	bl	80044be <USART6_send_array>

                    //
                    // This command has been handled.
                    //
                    break;
 80048c6:	e00c      	b.n	80048e2 <UARTvprintf+0x3d2>
                case '%':
                {
                    //
                    // Simply write a single %.
                    //
                    CONSOLE_UART_WRITE(pcString - 1, 1);
 80048c8:	687b      	ldr	r3, [r7, #4]
 80048ca:	3b01      	subs	r3, #1
 80048cc:	2101      	movs	r1, #1
 80048ce:	4618      	mov	r0, r3
 80048d0:	f7ff fdf5 	bl	80044be <USART6_send_array>

                    //
                    // This command has been handled.
                    //
                    break;
 80048d4:	e005      	b.n	80048e2 <UARTvprintf+0x3d2>
                default:
                {
                    //
                    // Indicate an error.
                    //
                    CONSOLE_UART_WRITE("ERROR", 5);
 80048d6:	2105      	movs	r1, #5
 80048d8:	4809      	ldr	r0, [pc, #36]	@ (8004900 <UARTvprintf+0x3f0>)
 80048da:	f7ff fdf0 	bl	80044be <USART6_send_array>

                    //
                    // This command has been handled.
                    //
                    break;
 80048de:	e000      	b.n	80048e2 <UARTvprintf+0x3d2>
                    break;
 80048e0:	bf00      	nop
    while(*pcString)
 80048e2:	687b      	ldr	r3, [r7, #4]
 80048e4:	781b      	ldrb	r3, [r3, #0]
 80048e6:	2b00      	cmp	r3, #0
 80048e8:	f47f ae18 	bne.w	800451c <UARTvprintf+0xc>
                }
            }
        }
    }
}
 80048ec:	bf00      	nop
 80048ee:	bf00      	nop
 80048f0:	3738      	adds	r7, #56	@ 0x38
 80048f2:	46bd      	mov	sp, r7
 80048f4:	bd80      	pop	{r7, pc}
 80048f6:	bf00      	nop
 80048f8:	080078c8 	.word	0x080078c8
 80048fc:	080078b4 	.word	0x080078b4
 8004900:	080078cc 	.word	0x080078cc

08004904 <UARTprintf>:

//*****************************************************************************

void UARTprintf(const char *pcString, ...)
{
 8004904:	b40f      	push	{r0, r1, r2, r3}
 8004906:	b580      	push	{r7, lr}
 8004908:	b082      	sub	sp, #8
 800490a:	af00      	add	r7, sp, #0
    va_list vaArgP;
    va_start(vaArgP, pcString);
 800490c:	f107 0314 	add.w	r3, r7, #20
 8004910:	607b      	str	r3, [r7, #4]
    UARTvprintf(pcString, vaArgP);
 8004912:	6879      	ldr	r1, [r7, #4]
 8004914:	6938      	ldr	r0, [r7, #16]
 8004916:	f7ff fdfb 	bl	8004510 <UARTvprintf>
    va_end(vaArgP);
}
 800491a:	bf00      	nop
 800491c:	3708      	adds	r7, #8
 800491e:	46bd      	mov	sp, r7
 8004920:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8004924:	b004      	add	sp, #16
 8004926:	4770      	bx	lr

08004928 <SchedulerSysTickIntHandler>:
//! \return None.
//
//*****************************************************************************
void
SchedulerSysTickIntHandler(void)
{
 8004928:	b480      	push	{r7}
 800492a:	af00      	add	r7, sp, #0
    g_ui32SchedulerTickCount++;
 800492c:	4b04      	ldr	r3, [pc, #16]	@ (8004940 <SchedulerSysTickIntHandler+0x18>)
 800492e:	681b      	ldr	r3, [r3, #0]
 8004930:	3301      	adds	r3, #1
 8004932:	4a03      	ldr	r2, [pc, #12]	@ (8004940 <SchedulerSysTickIntHandler+0x18>)
 8004934:	6013      	str	r3, [r2, #0]
}
 8004936:	bf00      	nop
 8004938:	46bd      	mov	sp, r7
 800493a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800493e:	4770      	bx	lr
 8004940:	20000548 	.word	0x20000548

08004944 <SchedulerInit>:
//!
//! \return None.
//
//*****************************************************************************
void SchedulerInit(uint32_t TicksPerSecond)
{
 8004944:	b480      	push	{r7}
 8004946:	b083      	sub	sp, #12
 8004948:	af00      	add	r7, sp, #0
 800494a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time base */
  SysTick->LOAD  = (uint32_t)((SystemCoreClock / TicksPerSecond) - 1UL);  /* set reload register */
 800494c:	4b0b      	ldr	r3, [pc, #44]	@ (800497c <SchedulerInit+0x38>)
 800494e:	681a      	ldr	r2, [r3, #0]
 8004950:	687b      	ldr	r3, [r7, #4]
 8004952:	fbb2 f3f3 	udiv	r3, r2, r3
 8004956:	4a0a      	ldr	r2, [pc, #40]	@ (8004980 <SchedulerInit+0x3c>)
 8004958:	3b01      	subs	r3, #1
 800495a:	6053      	str	r3, [r2, #4]
  SysTick->VAL   = 0UL;                                       /* Load the SysTick Counter Value */
 800495c:	4b08      	ldr	r3, [pc, #32]	@ (8004980 <SchedulerInit+0x3c>)
 800495e:	2200      	movs	r2, #0
 8004960:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8004962:	4b07      	ldr	r3, [pc, #28]	@ (8004980 <SchedulerInit+0x3c>)
 8004964:	2207      	movs	r2, #7
 8004966:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_ENABLE_Msk	|
				   SysTick_CTRL_TICKINT_Msk;                   /* Enable the Systick Timer interrupt */
  SchedulerTickPerSecond = TicksPerSecond;
 8004968:	4a06      	ldr	r2, [pc, #24]	@ (8004984 <SchedulerInit+0x40>)
 800496a:	687b      	ldr	r3, [r7, #4]
 800496c:	6013      	str	r3, [r2, #0]
}
 800496e:	bf00      	nop
 8004970:	370c      	adds	r7, #12
 8004972:	46bd      	mov	sp, r7
 8004974:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004978:	4770      	bx	lr
 800497a:	bf00      	nop
 800497c:	2000002c 	.word	0x2000002c
 8004980:	e000e010 	.word	0xe000e010
 8004984:	20000078 	.word	0x20000078

08004988 <SchedulerRun>:
//! \return None.
//
//*****************************************************************************
void
SchedulerRun(void)
{
 8004988:	b580      	push	{r7, lr}
 800498a:	b082      	sub	sp, #8
 800498c:	af00      	add	r7, sp, #0
    tSchedulerTask *pi16Task;

    //
    // Loop through each task in the task table.
    //
    for(ui32Loop = 0; ui32Loop < g_ui32SchedulerNumTasks; ui32Loop++)
 800498e:	2300      	movs	r3, #0
 8004990:	607b      	str	r3, [r7, #4]
 8004992:	e022      	b.n	80049da <SchedulerRun+0x52>
    {
        //
        // Get a pointer to the task information.
        //
        pi16Task = &g_psSchedulerTable[ui32Loop];
 8004994:	687a      	ldr	r2, [r7, #4]
 8004996:	4613      	mov	r3, r2
 8004998:	009b      	lsls	r3, r3, #2
 800499a:	4413      	add	r3, r2
 800499c:	009b      	lsls	r3, r3, #2
 800499e:	4a14      	ldr	r2, [pc, #80]	@ (80049f0 <SchedulerRun+0x68>)
 80049a0:	4413      	add	r3, r2
 80049a2:	603b      	str	r3, [r7, #0]

        //
        // Is this task active and, if so, is it time to call it's function?
        //
        if(pi16Task->bActive &&
 80049a4:	683b      	ldr	r3, [r7, #0]
 80049a6:	7c1b      	ldrb	r3, [r3, #16]
 80049a8:	2b00      	cmp	r3, #0
 80049aa:	d013      	beq.n	80049d4 <SchedulerRun+0x4c>
           (SchedulerElapsedTicksGet(pi16Task->ui32LastCall) >=
 80049ac:	683b      	ldr	r3, [r7, #0]
 80049ae:	68db      	ldr	r3, [r3, #12]
 80049b0:	4618      	mov	r0, r3
 80049b2:	f000 f823 	bl	80049fc <SchedulerElapsedTicksGet>
 80049b6:	4602      	mov	r2, r0
            pi16Task->ui32FrequencyTicks))
 80049b8:	683b      	ldr	r3, [r7, #0]
 80049ba:	689b      	ldr	r3, [r3, #8]
        if(pi16Task->bActive &&
 80049bc:	429a      	cmp	r2, r3
 80049be:	d309      	bcc.n	80049d4 <SchedulerRun+0x4c>
        {
            //
            // Remember the timestamp at which we make the function call.
            //
            pi16Task->ui32LastCall = g_ui32SchedulerTickCount;
 80049c0:	4b0c      	ldr	r3, [pc, #48]	@ (80049f4 <SchedulerRun+0x6c>)
 80049c2:	681a      	ldr	r2, [r3, #0]
 80049c4:	683b      	ldr	r3, [r7, #0]
 80049c6:	60da      	str	r2, [r3, #12]

            //
            // Call the task function, passing the provided parameter.
            //
            pi16Task->pfnFunction(pi16Task->pvParam);
 80049c8:	683b      	ldr	r3, [r7, #0]
 80049ca:	681b      	ldr	r3, [r3, #0]
 80049cc:	683a      	ldr	r2, [r7, #0]
 80049ce:	6852      	ldr	r2, [r2, #4]
 80049d0:	4610      	mov	r0, r2
 80049d2:	4798      	blx	r3
    for(ui32Loop = 0; ui32Loop < g_ui32SchedulerNumTasks; ui32Loop++)
 80049d4:	687b      	ldr	r3, [r7, #4]
 80049d6:	3301      	adds	r3, #1
 80049d8:	607b      	str	r3, [r7, #4]
 80049da:	4b07      	ldr	r3, [pc, #28]	@ (80049f8 <SchedulerRun+0x70>)
 80049dc:	681b      	ldr	r3, [r3, #0]
 80049de:	687a      	ldr	r2, [r7, #4]
 80049e0:	429a      	cmp	r2, r3
 80049e2:	d3d7      	bcc.n	8004994 <SchedulerRun+0xc>
        }
    }
}
 80049e4:	bf00      	nop
 80049e6:	bf00      	nop
 80049e8:	3708      	adds	r7, #8
 80049ea:	46bd      	mov	sp, r7
 80049ec:	bd80      	pop	{r7, pc}
 80049ee:	bf00      	nop
 80049f0:	20000004 	.word	0x20000004
 80049f4:	20000548 	.word	0x20000548
 80049f8:	20000000 	.word	0x20000000

080049fc <SchedulerElapsedTicksGet>:
//! \return The number of ticks elapsed since the provided tick count.
//
//*****************************************************************************
uint32_t
SchedulerElapsedTicksGet(uint32_t ui32TickCount)
{
 80049fc:	b580      	push	{r7, lr}
 80049fe:	b082      	sub	sp, #8
 8004a00:	af00      	add	r7, sp, #0
 8004a02:	6078      	str	r0, [r7, #4]
    //
    // Determine the calculation based upon whether the global tick count has
    // wrapped since the passed ui32TickCount.
    //
    return(SchedulerElapsedTicksCalc(ui32TickCount, g_ui32SchedulerTickCount));
 8004a04:	4b05      	ldr	r3, [pc, #20]	@ (8004a1c <SchedulerElapsedTicksGet+0x20>)
 8004a06:	681b      	ldr	r3, [r3, #0]
 8004a08:	4619      	mov	r1, r3
 8004a0a:	6878      	ldr	r0, [r7, #4]
 8004a0c:	f000 f808 	bl	8004a20 <SchedulerElapsedTicksCalc>
 8004a10:	4603      	mov	r3, r0
}
 8004a12:	4618      	mov	r0, r3
 8004a14:	3708      	adds	r7, #8
 8004a16:	46bd      	mov	sp, r7
 8004a18:	bd80      	pop	{r7, pc}
 8004a1a:	bf00      	nop
 8004a1c:	20000548 	.word	0x20000548

08004a20 <SchedulerElapsedTicksCalc>:
//! counts.
//
//*****************************************************************************
uint32_t
SchedulerElapsedTicksCalc(uint32_t ui32TickStart, uint32_t ui32TickEnd)
{
 8004a20:	b480      	push	{r7}
 8004a22:	b083      	sub	sp, #12
 8004a24:	af00      	add	r7, sp, #0
 8004a26:	6078      	str	r0, [r7, #4]
 8004a28:	6039      	str	r1, [r7, #0]
    return((ui32TickEnd > ui32TickStart) ? (ui32TickEnd - ui32TickStart) :
 8004a2a:	683a      	ldr	r2, [r7, #0]
 8004a2c:	687b      	ldr	r3, [r7, #4]
 8004a2e:	1ad3      	subs	r3, r2, r3
           ((0xFFFFFFFF - ui32TickStart) + ui32TickEnd + 1));
}
 8004a30:	4618      	mov	r0, r3
 8004a32:	370c      	adds	r7, #12
 8004a34:	46bd      	mov	sp, r7
 8004a36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a3a:	4770      	bx	lr

08004a3c <atof>:
 8004a3c:	2100      	movs	r1, #0
 8004a3e:	f000 be07 	b.w	8005650 <strtod>

08004a42 <atoi>:
 8004a42:	220a      	movs	r2, #10
 8004a44:	2100      	movs	r1, #0
 8004a46:	f000 be89 	b.w	800575c <strtol>

08004a4a <sulp>:
 8004a4a:	b570      	push	{r4, r5, r6, lr}
 8004a4c:	4604      	mov	r4, r0
 8004a4e:	460d      	mov	r5, r1
 8004a50:	ec45 4b10 	vmov	d0, r4, r5
 8004a54:	4616      	mov	r6, r2
 8004a56:	f001 ffe7 	bl	8006a28 <__ulp>
 8004a5a:	ec51 0b10 	vmov	r0, r1, d0
 8004a5e:	b17e      	cbz	r6, 8004a80 <sulp+0x36>
 8004a60:	f3c5 530a 	ubfx	r3, r5, #20, #11
 8004a64:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 8004a68:	2b00      	cmp	r3, #0
 8004a6a:	dd09      	ble.n	8004a80 <sulp+0x36>
 8004a6c:	051b      	lsls	r3, r3, #20
 8004a6e:	f103 557f 	add.w	r5, r3, #1069547520	@ 0x3fc00000
 8004a72:	2400      	movs	r4, #0
 8004a74:	f505 1540 	add.w	r5, r5, #3145728	@ 0x300000
 8004a78:	4622      	mov	r2, r4
 8004a7a:	462b      	mov	r3, r5
 8004a7c:	f7fb fdc4 	bl	8000608 <__aeabi_dmul>
 8004a80:	ec41 0b10 	vmov	d0, r0, r1
 8004a84:	bd70      	pop	{r4, r5, r6, pc}
	...

08004a88 <_strtod_l>:
 8004a88:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004a8c:	b09f      	sub	sp, #124	@ 0x7c
 8004a8e:	460c      	mov	r4, r1
 8004a90:	9217      	str	r2, [sp, #92]	@ 0x5c
 8004a92:	2200      	movs	r2, #0
 8004a94:	921a      	str	r2, [sp, #104]	@ 0x68
 8004a96:	9005      	str	r0, [sp, #20]
 8004a98:	f04f 0a00 	mov.w	sl, #0
 8004a9c:	f04f 0b00 	mov.w	fp, #0
 8004aa0:	460a      	mov	r2, r1
 8004aa2:	9219      	str	r2, [sp, #100]	@ 0x64
 8004aa4:	7811      	ldrb	r1, [r2, #0]
 8004aa6:	292b      	cmp	r1, #43	@ 0x2b
 8004aa8:	d04a      	beq.n	8004b40 <_strtod_l+0xb8>
 8004aaa:	d838      	bhi.n	8004b1e <_strtod_l+0x96>
 8004aac:	290d      	cmp	r1, #13
 8004aae:	d832      	bhi.n	8004b16 <_strtod_l+0x8e>
 8004ab0:	2908      	cmp	r1, #8
 8004ab2:	d832      	bhi.n	8004b1a <_strtod_l+0x92>
 8004ab4:	2900      	cmp	r1, #0
 8004ab6:	d03b      	beq.n	8004b30 <_strtod_l+0xa8>
 8004ab8:	2200      	movs	r2, #0
 8004aba:	920e      	str	r2, [sp, #56]	@ 0x38
 8004abc:	9d19      	ldr	r5, [sp, #100]	@ 0x64
 8004abe:	782a      	ldrb	r2, [r5, #0]
 8004ac0:	2a30      	cmp	r2, #48	@ 0x30
 8004ac2:	f040 80b2 	bne.w	8004c2a <_strtod_l+0x1a2>
 8004ac6:	786a      	ldrb	r2, [r5, #1]
 8004ac8:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 8004acc:	2a58      	cmp	r2, #88	@ 0x58
 8004ace:	d16e      	bne.n	8004bae <_strtod_l+0x126>
 8004ad0:	9302      	str	r3, [sp, #8]
 8004ad2:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8004ad4:	9301      	str	r3, [sp, #4]
 8004ad6:	ab1a      	add	r3, sp, #104	@ 0x68
 8004ad8:	9300      	str	r3, [sp, #0]
 8004ada:	4a8f      	ldr	r2, [pc, #572]	@ (8004d18 <_strtod_l+0x290>)
 8004adc:	9805      	ldr	r0, [sp, #20]
 8004ade:	ab1b      	add	r3, sp, #108	@ 0x6c
 8004ae0:	a919      	add	r1, sp, #100	@ 0x64
 8004ae2:	f001 f8a3 	bl	8005c2c <__gethex>
 8004ae6:	f010 060f 	ands.w	r6, r0, #15
 8004aea:	4604      	mov	r4, r0
 8004aec:	d005      	beq.n	8004afa <_strtod_l+0x72>
 8004aee:	2e06      	cmp	r6, #6
 8004af0:	d128      	bne.n	8004b44 <_strtod_l+0xbc>
 8004af2:	3501      	adds	r5, #1
 8004af4:	2300      	movs	r3, #0
 8004af6:	9519      	str	r5, [sp, #100]	@ 0x64
 8004af8:	930e      	str	r3, [sp, #56]	@ 0x38
 8004afa:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8004afc:	2b00      	cmp	r3, #0
 8004afe:	f040 858e 	bne.w	800561e <_strtod_l+0xb96>
 8004b02:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8004b04:	b1cb      	cbz	r3, 8004b3a <_strtod_l+0xb2>
 8004b06:	4652      	mov	r2, sl
 8004b08:	f10b 4300 	add.w	r3, fp, #2147483648	@ 0x80000000
 8004b0c:	ec43 2b10 	vmov	d0, r2, r3
 8004b10:	b01f      	add	sp, #124	@ 0x7c
 8004b12:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004b16:	2920      	cmp	r1, #32
 8004b18:	d1ce      	bne.n	8004ab8 <_strtod_l+0x30>
 8004b1a:	3201      	adds	r2, #1
 8004b1c:	e7c1      	b.n	8004aa2 <_strtod_l+0x1a>
 8004b1e:	292d      	cmp	r1, #45	@ 0x2d
 8004b20:	d1ca      	bne.n	8004ab8 <_strtod_l+0x30>
 8004b22:	2101      	movs	r1, #1
 8004b24:	910e      	str	r1, [sp, #56]	@ 0x38
 8004b26:	1c51      	adds	r1, r2, #1
 8004b28:	9119      	str	r1, [sp, #100]	@ 0x64
 8004b2a:	7852      	ldrb	r2, [r2, #1]
 8004b2c:	2a00      	cmp	r2, #0
 8004b2e:	d1c5      	bne.n	8004abc <_strtod_l+0x34>
 8004b30:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8004b32:	9419      	str	r4, [sp, #100]	@ 0x64
 8004b34:	2b00      	cmp	r3, #0
 8004b36:	f040 8570 	bne.w	800561a <_strtod_l+0xb92>
 8004b3a:	4652      	mov	r2, sl
 8004b3c:	465b      	mov	r3, fp
 8004b3e:	e7e5      	b.n	8004b0c <_strtod_l+0x84>
 8004b40:	2100      	movs	r1, #0
 8004b42:	e7ef      	b.n	8004b24 <_strtod_l+0x9c>
 8004b44:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 8004b46:	b13a      	cbz	r2, 8004b58 <_strtod_l+0xd0>
 8004b48:	2135      	movs	r1, #53	@ 0x35
 8004b4a:	a81c      	add	r0, sp, #112	@ 0x70
 8004b4c:	f002 f866 	bl	8006c1c <__copybits>
 8004b50:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8004b52:	9805      	ldr	r0, [sp, #20]
 8004b54:	f001 fc3c 	bl	80063d0 <_Bfree>
 8004b58:	3e01      	subs	r6, #1
 8004b5a:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 8004b5c:	2e04      	cmp	r6, #4
 8004b5e:	d806      	bhi.n	8004b6e <_strtod_l+0xe6>
 8004b60:	e8df f006 	tbb	[pc, r6]
 8004b64:	201d0314 	.word	0x201d0314
 8004b68:	14          	.byte	0x14
 8004b69:	00          	.byte	0x00
 8004b6a:	e9dd ab1c 	ldrd	sl, fp, [sp, #112]	@ 0x70
 8004b6e:	05e1      	lsls	r1, r4, #23
 8004b70:	bf48      	it	mi
 8004b72:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 8004b76:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8004b7a:	0d1b      	lsrs	r3, r3, #20
 8004b7c:	051b      	lsls	r3, r3, #20
 8004b7e:	2b00      	cmp	r3, #0
 8004b80:	d1bb      	bne.n	8004afa <_strtod_l+0x72>
 8004b82:	f000 ff5b 	bl	8005a3c <__errno>
 8004b86:	2322      	movs	r3, #34	@ 0x22
 8004b88:	6003      	str	r3, [r0, #0]
 8004b8a:	e7b6      	b.n	8004afa <_strtod_l+0x72>
 8004b8c:	e9dd a31c 	ldrd	sl, r3, [sp, #112]	@ 0x70
 8004b90:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 8004b94:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8004b98:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 8004b9c:	e7e7      	b.n	8004b6e <_strtod_l+0xe6>
 8004b9e:	f8df b180 	ldr.w	fp, [pc, #384]	@ 8004d20 <_strtod_l+0x298>
 8004ba2:	e7e4      	b.n	8004b6e <_strtod_l+0xe6>
 8004ba4:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 8004ba8:	f04f 3aff 	mov.w	sl, #4294967295
 8004bac:	e7df      	b.n	8004b6e <_strtod_l+0xe6>
 8004bae:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8004bb0:	1c5a      	adds	r2, r3, #1
 8004bb2:	9219      	str	r2, [sp, #100]	@ 0x64
 8004bb4:	785b      	ldrb	r3, [r3, #1]
 8004bb6:	2b30      	cmp	r3, #48	@ 0x30
 8004bb8:	d0f9      	beq.n	8004bae <_strtod_l+0x126>
 8004bba:	2b00      	cmp	r3, #0
 8004bbc:	d09d      	beq.n	8004afa <_strtod_l+0x72>
 8004bbe:	2301      	movs	r3, #1
 8004bc0:	2700      	movs	r7, #0
 8004bc2:	9308      	str	r3, [sp, #32]
 8004bc4:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8004bc6:	930c      	str	r3, [sp, #48]	@ 0x30
 8004bc8:	970b      	str	r7, [sp, #44]	@ 0x2c
 8004bca:	46b9      	mov	r9, r7
 8004bcc:	220a      	movs	r2, #10
 8004bce:	9819      	ldr	r0, [sp, #100]	@ 0x64
 8004bd0:	7805      	ldrb	r5, [r0, #0]
 8004bd2:	f1a5 0330 	sub.w	r3, r5, #48	@ 0x30
 8004bd6:	b2d9      	uxtb	r1, r3
 8004bd8:	2909      	cmp	r1, #9
 8004bda:	d928      	bls.n	8004c2e <_strtod_l+0x1a6>
 8004bdc:	494f      	ldr	r1, [pc, #316]	@ (8004d1c <_strtod_l+0x294>)
 8004bde:	2201      	movs	r2, #1
 8004be0:	f000 fed3 	bl	800598a <strncmp>
 8004be4:	2800      	cmp	r0, #0
 8004be6:	d032      	beq.n	8004c4e <_strtod_l+0x1c6>
 8004be8:	2000      	movs	r0, #0
 8004bea:	462a      	mov	r2, r5
 8004bec:	900a      	str	r0, [sp, #40]	@ 0x28
 8004bee:	464d      	mov	r5, r9
 8004bf0:	4603      	mov	r3, r0
 8004bf2:	2a65      	cmp	r2, #101	@ 0x65
 8004bf4:	d001      	beq.n	8004bfa <_strtod_l+0x172>
 8004bf6:	2a45      	cmp	r2, #69	@ 0x45
 8004bf8:	d114      	bne.n	8004c24 <_strtod_l+0x19c>
 8004bfa:	b91d      	cbnz	r5, 8004c04 <_strtod_l+0x17c>
 8004bfc:	9a08      	ldr	r2, [sp, #32]
 8004bfe:	4302      	orrs	r2, r0
 8004c00:	d096      	beq.n	8004b30 <_strtod_l+0xa8>
 8004c02:	2500      	movs	r5, #0
 8004c04:	9c19      	ldr	r4, [sp, #100]	@ 0x64
 8004c06:	1c62      	adds	r2, r4, #1
 8004c08:	9219      	str	r2, [sp, #100]	@ 0x64
 8004c0a:	7862      	ldrb	r2, [r4, #1]
 8004c0c:	2a2b      	cmp	r2, #43	@ 0x2b
 8004c0e:	d07a      	beq.n	8004d06 <_strtod_l+0x27e>
 8004c10:	2a2d      	cmp	r2, #45	@ 0x2d
 8004c12:	d07e      	beq.n	8004d12 <_strtod_l+0x28a>
 8004c14:	f04f 0c00 	mov.w	ip, #0
 8004c18:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 8004c1c:	2909      	cmp	r1, #9
 8004c1e:	f240 8085 	bls.w	8004d2c <_strtod_l+0x2a4>
 8004c22:	9419      	str	r4, [sp, #100]	@ 0x64
 8004c24:	f04f 0800 	mov.w	r8, #0
 8004c28:	e0a5      	b.n	8004d76 <_strtod_l+0x2ee>
 8004c2a:	2300      	movs	r3, #0
 8004c2c:	e7c8      	b.n	8004bc0 <_strtod_l+0x138>
 8004c2e:	f1b9 0f08 	cmp.w	r9, #8
 8004c32:	bfd8      	it	le
 8004c34:	990b      	ldrle	r1, [sp, #44]	@ 0x2c
 8004c36:	f100 0001 	add.w	r0, r0, #1
 8004c3a:	bfda      	itte	le
 8004c3c:	fb02 3301 	mlale	r3, r2, r1, r3
 8004c40:	930b      	strle	r3, [sp, #44]	@ 0x2c
 8004c42:	fb02 3707 	mlagt	r7, r2, r7, r3
 8004c46:	f109 0901 	add.w	r9, r9, #1
 8004c4a:	9019      	str	r0, [sp, #100]	@ 0x64
 8004c4c:	e7bf      	b.n	8004bce <_strtod_l+0x146>
 8004c4e:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8004c50:	1c5a      	adds	r2, r3, #1
 8004c52:	9219      	str	r2, [sp, #100]	@ 0x64
 8004c54:	785a      	ldrb	r2, [r3, #1]
 8004c56:	f1b9 0f00 	cmp.w	r9, #0
 8004c5a:	d03b      	beq.n	8004cd4 <_strtod_l+0x24c>
 8004c5c:	900a      	str	r0, [sp, #40]	@ 0x28
 8004c5e:	464d      	mov	r5, r9
 8004c60:	f1a2 0330 	sub.w	r3, r2, #48	@ 0x30
 8004c64:	2b09      	cmp	r3, #9
 8004c66:	d912      	bls.n	8004c8e <_strtod_l+0x206>
 8004c68:	2301      	movs	r3, #1
 8004c6a:	e7c2      	b.n	8004bf2 <_strtod_l+0x16a>
 8004c6c:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8004c6e:	1c5a      	adds	r2, r3, #1
 8004c70:	9219      	str	r2, [sp, #100]	@ 0x64
 8004c72:	785a      	ldrb	r2, [r3, #1]
 8004c74:	3001      	adds	r0, #1
 8004c76:	2a30      	cmp	r2, #48	@ 0x30
 8004c78:	d0f8      	beq.n	8004c6c <_strtod_l+0x1e4>
 8004c7a:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 8004c7e:	2b08      	cmp	r3, #8
 8004c80:	f200 84d2 	bhi.w	8005628 <_strtod_l+0xba0>
 8004c84:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8004c86:	900a      	str	r0, [sp, #40]	@ 0x28
 8004c88:	2000      	movs	r0, #0
 8004c8a:	930c      	str	r3, [sp, #48]	@ 0x30
 8004c8c:	4605      	mov	r5, r0
 8004c8e:	3a30      	subs	r2, #48	@ 0x30
 8004c90:	f100 0301 	add.w	r3, r0, #1
 8004c94:	d018      	beq.n	8004cc8 <_strtod_l+0x240>
 8004c96:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8004c98:	4419      	add	r1, r3
 8004c9a:	910a      	str	r1, [sp, #40]	@ 0x28
 8004c9c:	462e      	mov	r6, r5
 8004c9e:	f04f 0e0a 	mov.w	lr, #10
 8004ca2:	1c71      	adds	r1, r6, #1
 8004ca4:	eba1 0c05 	sub.w	ip, r1, r5
 8004ca8:	4563      	cmp	r3, ip
 8004caa:	dc15      	bgt.n	8004cd8 <_strtod_l+0x250>
 8004cac:	ea20 70e0 	bic.w	r0, r0, r0, asr #31
 8004cb0:	182b      	adds	r3, r5, r0
 8004cb2:	2b08      	cmp	r3, #8
 8004cb4:	f105 0501 	add.w	r5, r5, #1
 8004cb8:	4405      	add	r5, r0
 8004cba:	dc1a      	bgt.n	8004cf2 <_strtod_l+0x26a>
 8004cbc:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8004cbe:	230a      	movs	r3, #10
 8004cc0:	fb03 2301 	mla	r3, r3, r1, r2
 8004cc4:	930b      	str	r3, [sp, #44]	@ 0x2c
 8004cc6:	2300      	movs	r3, #0
 8004cc8:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8004cca:	1c51      	adds	r1, r2, #1
 8004ccc:	9119      	str	r1, [sp, #100]	@ 0x64
 8004cce:	7852      	ldrb	r2, [r2, #1]
 8004cd0:	4618      	mov	r0, r3
 8004cd2:	e7c5      	b.n	8004c60 <_strtod_l+0x1d8>
 8004cd4:	4648      	mov	r0, r9
 8004cd6:	e7ce      	b.n	8004c76 <_strtod_l+0x1ee>
 8004cd8:	2e08      	cmp	r6, #8
 8004cda:	dc05      	bgt.n	8004ce8 <_strtod_l+0x260>
 8004cdc:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 8004cde:	fb0e f606 	mul.w	r6, lr, r6
 8004ce2:	960b      	str	r6, [sp, #44]	@ 0x2c
 8004ce4:	460e      	mov	r6, r1
 8004ce6:	e7dc      	b.n	8004ca2 <_strtod_l+0x21a>
 8004ce8:	2910      	cmp	r1, #16
 8004cea:	bfd8      	it	le
 8004cec:	fb0e f707 	mulle.w	r7, lr, r7
 8004cf0:	e7f8      	b.n	8004ce4 <_strtod_l+0x25c>
 8004cf2:	2b0f      	cmp	r3, #15
 8004cf4:	bfdc      	itt	le
 8004cf6:	230a      	movle	r3, #10
 8004cf8:	fb03 2707 	mlale	r7, r3, r7, r2
 8004cfc:	e7e3      	b.n	8004cc6 <_strtod_l+0x23e>
 8004cfe:	2300      	movs	r3, #0
 8004d00:	930a      	str	r3, [sp, #40]	@ 0x28
 8004d02:	2301      	movs	r3, #1
 8004d04:	e77a      	b.n	8004bfc <_strtod_l+0x174>
 8004d06:	f04f 0c00 	mov.w	ip, #0
 8004d0a:	1ca2      	adds	r2, r4, #2
 8004d0c:	9219      	str	r2, [sp, #100]	@ 0x64
 8004d0e:	78a2      	ldrb	r2, [r4, #2]
 8004d10:	e782      	b.n	8004c18 <_strtod_l+0x190>
 8004d12:	f04f 0c01 	mov.w	ip, #1
 8004d16:	e7f8      	b.n	8004d0a <_strtod_l+0x282>
 8004d18:	08007a94 	.word	0x08007a94
 8004d1c:	08007918 	.word	0x08007918
 8004d20:	7ff00000 	.word	0x7ff00000
 8004d24:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8004d26:	1c51      	adds	r1, r2, #1
 8004d28:	9119      	str	r1, [sp, #100]	@ 0x64
 8004d2a:	7852      	ldrb	r2, [r2, #1]
 8004d2c:	2a30      	cmp	r2, #48	@ 0x30
 8004d2e:	d0f9      	beq.n	8004d24 <_strtod_l+0x29c>
 8004d30:	f1a2 0131 	sub.w	r1, r2, #49	@ 0x31
 8004d34:	2908      	cmp	r1, #8
 8004d36:	f63f af75 	bhi.w	8004c24 <_strtod_l+0x19c>
 8004d3a:	3a30      	subs	r2, #48	@ 0x30
 8004d3c:	9209      	str	r2, [sp, #36]	@ 0x24
 8004d3e:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8004d40:	920f      	str	r2, [sp, #60]	@ 0x3c
 8004d42:	f04f 080a 	mov.w	r8, #10
 8004d46:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8004d48:	1c56      	adds	r6, r2, #1
 8004d4a:	9619      	str	r6, [sp, #100]	@ 0x64
 8004d4c:	7852      	ldrb	r2, [r2, #1]
 8004d4e:	f1a2 0e30 	sub.w	lr, r2, #48	@ 0x30
 8004d52:	f1be 0f09 	cmp.w	lr, #9
 8004d56:	d939      	bls.n	8004dcc <_strtod_l+0x344>
 8004d58:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 8004d5a:	1a76      	subs	r6, r6, r1
 8004d5c:	2e08      	cmp	r6, #8
 8004d5e:	f644 681f 	movw	r8, #19999	@ 0x4e1f
 8004d62:	dc03      	bgt.n	8004d6c <_strtod_l+0x2e4>
 8004d64:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8004d66:	4588      	cmp	r8, r1
 8004d68:	bfa8      	it	ge
 8004d6a:	4688      	movge	r8, r1
 8004d6c:	f1bc 0f00 	cmp.w	ip, #0
 8004d70:	d001      	beq.n	8004d76 <_strtod_l+0x2ee>
 8004d72:	f1c8 0800 	rsb	r8, r8, #0
 8004d76:	2d00      	cmp	r5, #0
 8004d78:	d14e      	bne.n	8004e18 <_strtod_l+0x390>
 8004d7a:	9908      	ldr	r1, [sp, #32]
 8004d7c:	4308      	orrs	r0, r1
 8004d7e:	f47f aebc 	bne.w	8004afa <_strtod_l+0x72>
 8004d82:	2b00      	cmp	r3, #0
 8004d84:	f47f aed4 	bne.w	8004b30 <_strtod_l+0xa8>
 8004d88:	2a69      	cmp	r2, #105	@ 0x69
 8004d8a:	d028      	beq.n	8004dde <_strtod_l+0x356>
 8004d8c:	dc25      	bgt.n	8004dda <_strtod_l+0x352>
 8004d8e:	2a49      	cmp	r2, #73	@ 0x49
 8004d90:	d025      	beq.n	8004dde <_strtod_l+0x356>
 8004d92:	2a4e      	cmp	r2, #78	@ 0x4e
 8004d94:	f47f aecc 	bne.w	8004b30 <_strtod_l+0xa8>
 8004d98:	499a      	ldr	r1, [pc, #616]	@ (8005004 <_strtod_l+0x57c>)
 8004d9a:	a819      	add	r0, sp, #100	@ 0x64
 8004d9c:	f001 f968 	bl	8006070 <__match>
 8004da0:	2800      	cmp	r0, #0
 8004da2:	f43f aec5 	beq.w	8004b30 <_strtod_l+0xa8>
 8004da6:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8004da8:	781b      	ldrb	r3, [r3, #0]
 8004daa:	2b28      	cmp	r3, #40	@ 0x28
 8004dac:	d12e      	bne.n	8004e0c <_strtod_l+0x384>
 8004dae:	4996      	ldr	r1, [pc, #600]	@ (8005008 <_strtod_l+0x580>)
 8004db0:	aa1c      	add	r2, sp, #112	@ 0x70
 8004db2:	a819      	add	r0, sp, #100	@ 0x64
 8004db4:	f001 f970 	bl	8006098 <__hexnan>
 8004db8:	2805      	cmp	r0, #5
 8004dba:	d127      	bne.n	8004e0c <_strtod_l+0x384>
 8004dbc:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 8004dbe:	f8dd a070 	ldr.w	sl, [sp, #112]	@ 0x70
 8004dc2:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 8004dc6:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 8004dca:	e696      	b.n	8004afa <_strtod_l+0x72>
 8004dcc:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8004dce:	fb08 2101 	mla	r1, r8, r1, r2
 8004dd2:	f1a1 0230 	sub.w	r2, r1, #48	@ 0x30
 8004dd6:	9209      	str	r2, [sp, #36]	@ 0x24
 8004dd8:	e7b5      	b.n	8004d46 <_strtod_l+0x2be>
 8004dda:	2a6e      	cmp	r2, #110	@ 0x6e
 8004ddc:	e7da      	b.n	8004d94 <_strtod_l+0x30c>
 8004dde:	498b      	ldr	r1, [pc, #556]	@ (800500c <_strtod_l+0x584>)
 8004de0:	a819      	add	r0, sp, #100	@ 0x64
 8004de2:	f001 f945 	bl	8006070 <__match>
 8004de6:	2800      	cmp	r0, #0
 8004de8:	f43f aea2 	beq.w	8004b30 <_strtod_l+0xa8>
 8004dec:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8004dee:	4988      	ldr	r1, [pc, #544]	@ (8005010 <_strtod_l+0x588>)
 8004df0:	3b01      	subs	r3, #1
 8004df2:	a819      	add	r0, sp, #100	@ 0x64
 8004df4:	9319      	str	r3, [sp, #100]	@ 0x64
 8004df6:	f001 f93b 	bl	8006070 <__match>
 8004dfa:	b910      	cbnz	r0, 8004e02 <_strtod_l+0x37a>
 8004dfc:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8004dfe:	3301      	adds	r3, #1
 8004e00:	9319      	str	r3, [sp, #100]	@ 0x64
 8004e02:	f8df b21c 	ldr.w	fp, [pc, #540]	@ 8005020 <_strtod_l+0x598>
 8004e06:	f04f 0a00 	mov.w	sl, #0
 8004e0a:	e676      	b.n	8004afa <_strtod_l+0x72>
 8004e0c:	4881      	ldr	r0, [pc, #516]	@ (8005014 <_strtod_l+0x58c>)
 8004e0e:	f000 fe53 	bl	8005ab8 <nan>
 8004e12:	ec5b ab10 	vmov	sl, fp, d0
 8004e16:	e670      	b.n	8004afa <_strtod_l+0x72>
 8004e18:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8004e1a:	980b      	ldr	r0, [sp, #44]	@ 0x2c
 8004e1c:	eba8 0303 	sub.w	r3, r8, r3
 8004e20:	f1b9 0f00 	cmp.w	r9, #0
 8004e24:	bf08      	it	eq
 8004e26:	46a9      	moveq	r9, r5
 8004e28:	2d10      	cmp	r5, #16
 8004e2a:	9309      	str	r3, [sp, #36]	@ 0x24
 8004e2c:	462c      	mov	r4, r5
 8004e2e:	bfa8      	it	ge
 8004e30:	2410      	movge	r4, #16
 8004e32:	f7fb fb6f 	bl	8000514 <__aeabi_ui2d>
 8004e36:	2d09      	cmp	r5, #9
 8004e38:	4682      	mov	sl, r0
 8004e3a:	468b      	mov	fp, r1
 8004e3c:	dc13      	bgt.n	8004e66 <_strtod_l+0x3de>
 8004e3e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004e40:	2b00      	cmp	r3, #0
 8004e42:	f43f ae5a 	beq.w	8004afa <_strtod_l+0x72>
 8004e46:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004e48:	dd78      	ble.n	8004f3c <_strtod_l+0x4b4>
 8004e4a:	2b16      	cmp	r3, #22
 8004e4c:	dc5f      	bgt.n	8004f0e <_strtod_l+0x486>
 8004e4e:	4972      	ldr	r1, [pc, #456]	@ (8005018 <_strtod_l+0x590>)
 8004e50:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8004e54:	e9d1 0100 	ldrd	r0, r1, [r1]
 8004e58:	4652      	mov	r2, sl
 8004e5a:	465b      	mov	r3, fp
 8004e5c:	f7fb fbd4 	bl	8000608 <__aeabi_dmul>
 8004e60:	4682      	mov	sl, r0
 8004e62:	468b      	mov	fp, r1
 8004e64:	e649      	b.n	8004afa <_strtod_l+0x72>
 8004e66:	4b6c      	ldr	r3, [pc, #432]	@ (8005018 <_strtod_l+0x590>)
 8004e68:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8004e6c:	e953 2312 	ldrd	r2, r3, [r3, #-72]	@ 0x48
 8004e70:	f7fb fbca 	bl	8000608 <__aeabi_dmul>
 8004e74:	4682      	mov	sl, r0
 8004e76:	4638      	mov	r0, r7
 8004e78:	468b      	mov	fp, r1
 8004e7a:	f7fb fb4b 	bl	8000514 <__aeabi_ui2d>
 8004e7e:	4602      	mov	r2, r0
 8004e80:	460b      	mov	r3, r1
 8004e82:	4650      	mov	r0, sl
 8004e84:	4659      	mov	r1, fp
 8004e86:	f7fb fa09 	bl	800029c <__adddf3>
 8004e8a:	2d0f      	cmp	r5, #15
 8004e8c:	4682      	mov	sl, r0
 8004e8e:	468b      	mov	fp, r1
 8004e90:	ddd5      	ble.n	8004e3e <_strtod_l+0x3b6>
 8004e92:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004e94:	1b2c      	subs	r4, r5, r4
 8004e96:	441c      	add	r4, r3
 8004e98:	2c00      	cmp	r4, #0
 8004e9a:	f340 8093 	ble.w	8004fc4 <_strtod_l+0x53c>
 8004e9e:	f014 030f 	ands.w	r3, r4, #15
 8004ea2:	d00a      	beq.n	8004eba <_strtod_l+0x432>
 8004ea4:	495c      	ldr	r1, [pc, #368]	@ (8005018 <_strtod_l+0x590>)
 8004ea6:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8004eaa:	4652      	mov	r2, sl
 8004eac:	465b      	mov	r3, fp
 8004eae:	e9d1 0100 	ldrd	r0, r1, [r1]
 8004eb2:	f7fb fba9 	bl	8000608 <__aeabi_dmul>
 8004eb6:	4682      	mov	sl, r0
 8004eb8:	468b      	mov	fp, r1
 8004eba:	f034 040f 	bics.w	r4, r4, #15
 8004ebe:	d073      	beq.n	8004fa8 <_strtod_l+0x520>
 8004ec0:	f5b4 7f9a 	cmp.w	r4, #308	@ 0x134
 8004ec4:	dd49      	ble.n	8004f5a <_strtod_l+0x4d2>
 8004ec6:	2400      	movs	r4, #0
 8004ec8:	46a0      	mov	r8, r4
 8004eca:	940b      	str	r4, [sp, #44]	@ 0x2c
 8004ecc:	46a1      	mov	r9, r4
 8004ece:	9a05      	ldr	r2, [sp, #20]
 8004ed0:	f8df b14c 	ldr.w	fp, [pc, #332]	@ 8005020 <_strtod_l+0x598>
 8004ed4:	2322      	movs	r3, #34	@ 0x22
 8004ed6:	6013      	str	r3, [r2, #0]
 8004ed8:	f04f 0a00 	mov.w	sl, #0
 8004edc:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8004ede:	2b00      	cmp	r3, #0
 8004ee0:	f43f ae0b 	beq.w	8004afa <_strtod_l+0x72>
 8004ee4:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8004ee6:	9805      	ldr	r0, [sp, #20]
 8004ee8:	f001 fa72 	bl	80063d0 <_Bfree>
 8004eec:	9805      	ldr	r0, [sp, #20]
 8004eee:	4649      	mov	r1, r9
 8004ef0:	f001 fa6e 	bl	80063d0 <_Bfree>
 8004ef4:	9805      	ldr	r0, [sp, #20]
 8004ef6:	4641      	mov	r1, r8
 8004ef8:	f001 fa6a 	bl	80063d0 <_Bfree>
 8004efc:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8004efe:	9805      	ldr	r0, [sp, #20]
 8004f00:	f001 fa66 	bl	80063d0 <_Bfree>
 8004f04:	9805      	ldr	r0, [sp, #20]
 8004f06:	4621      	mov	r1, r4
 8004f08:	f001 fa62 	bl	80063d0 <_Bfree>
 8004f0c:	e5f5      	b.n	8004afa <_strtod_l+0x72>
 8004f0e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8004f10:	f1c5 0325 	rsb	r3, r5, #37	@ 0x25
 8004f14:	4293      	cmp	r3, r2
 8004f16:	dbbc      	blt.n	8004e92 <_strtod_l+0x40a>
 8004f18:	4c3f      	ldr	r4, [pc, #252]	@ (8005018 <_strtod_l+0x590>)
 8004f1a:	f1c5 050f 	rsb	r5, r5, #15
 8004f1e:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 8004f22:	4652      	mov	r2, sl
 8004f24:	465b      	mov	r3, fp
 8004f26:	e9d1 0100 	ldrd	r0, r1, [r1]
 8004f2a:	f7fb fb6d 	bl	8000608 <__aeabi_dmul>
 8004f2e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004f30:	1b5d      	subs	r5, r3, r5
 8004f32:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 8004f36:	e9d4 2300 	ldrd	r2, r3, [r4]
 8004f3a:	e78f      	b.n	8004e5c <_strtod_l+0x3d4>
 8004f3c:	3316      	adds	r3, #22
 8004f3e:	dba8      	blt.n	8004e92 <_strtod_l+0x40a>
 8004f40:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8004f42:	eba3 0808 	sub.w	r8, r3, r8
 8004f46:	4b34      	ldr	r3, [pc, #208]	@ (8005018 <_strtod_l+0x590>)
 8004f48:	eb03 08c8 	add.w	r8, r3, r8, lsl #3
 8004f4c:	e9d8 2300 	ldrd	r2, r3, [r8]
 8004f50:	4650      	mov	r0, sl
 8004f52:	4659      	mov	r1, fp
 8004f54:	f7fb fc82 	bl	800085c <__aeabi_ddiv>
 8004f58:	e782      	b.n	8004e60 <_strtod_l+0x3d8>
 8004f5a:	2300      	movs	r3, #0
 8004f5c:	4f2f      	ldr	r7, [pc, #188]	@ (800501c <_strtod_l+0x594>)
 8004f5e:	1124      	asrs	r4, r4, #4
 8004f60:	4650      	mov	r0, sl
 8004f62:	4659      	mov	r1, fp
 8004f64:	461e      	mov	r6, r3
 8004f66:	2c01      	cmp	r4, #1
 8004f68:	dc21      	bgt.n	8004fae <_strtod_l+0x526>
 8004f6a:	b10b      	cbz	r3, 8004f70 <_strtod_l+0x4e8>
 8004f6c:	4682      	mov	sl, r0
 8004f6e:	468b      	mov	fp, r1
 8004f70:	492a      	ldr	r1, [pc, #168]	@ (800501c <_strtod_l+0x594>)
 8004f72:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 8004f76:	eb01 01c6 	add.w	r1, r1, r6, lsl #3
 8004f7a:	4652      	mov	r2, sl
 8004f7c:	465b      	mov	r3, fp
 8004f7e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8004f82:	f7fb fb41 	bl	8000608 <__aeabi_dmul>
 8004f86:	4b26      	ldr	r3, [pc, #152]	@ (8005020 <_strtod_l+0x598>)
 8004f88:	460a      	mov	r2, r1
 8004f8a:	400b      	ands	r3, r1
 8004f8c:	4925      	ldr	r1, [pc, #148]	@ (8005024 <_strtod_l+0x59c>)
 8004f8e:	428b      	cmp	r3, r1
 8004f90:	4682      	mov	sl, r0
 8004f92:	d898      	bhi.n	8004ec6 <_strtod_l+0x43e>
 8004f94:	f5a1 1180 	sub.w	r1, r1, #1048576	@ 0x100000
 8004f98:	428b      	cmp	r3, r1
 8004f9a:	bf86      	itte	hi
 8004f9c:	f8df b088 	ldrhi.w	fp, [pc, #136]	@ 8005028 <_strtod_l+0x5a0>
 8004fa0:	f04f 3aff 	movhi.w	sl, #4294967295
 8004fa4:	f102 7b54 	addls.w	fp, r2, #55574528	@ 0x3500000
 8004fa8:	2300      	movs	r3, #0
 8004faa:	9308      	str	r3, [sp, #32]
 8004fac:	e076      	b.n	800509c <_strtod_l+0x614>
 8004fae:	07e2      	lsls	r2, r4, #31
 8004fb0:	d504      	bpl.n	8004fbc <_strtod_l+0x534>
 8004fb2:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004fb6:	f7fb fb27 	bl	8000608 <__aeabi_dmul>
 8004fba:	2301      	movs	r3, #1
 8004fbc:	3601      	adds	r6, #1
 8004fbe:	1064      	asrs	r4, r4, #1
 8004fc0:	3708      	adds	r7, #8
 8004fc2:	e7d0      	b.n	8004f66 <_strtod_l+0x4de>
 8004fc4:	d0f0      	beq.n	8004fa8 <_strtod_l+0x520>
 8004fc6:	4264      	negs	r4, r4
 8004fc8:	f014 020f 	ands.w	r2, r4, #15
 8004fcc:	d00a      	beq.n	8004fe4 <_strtod_l+0x55c>
 8004fce:	4b12      	ldr	r3, [pc, #72]	@ (8005018 <_strtod_l+0x590>)
 8004fd0:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8004fd4:	4650      	mov	r0, sl
 8004fd6:	4659      	mov	r1, fp
 8004fd8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004fdc:	f7fb fc3e 	bl	800085c <__aeabi_ddiv>
 8004fe0:	4682      	mov	sl, r0
 8004fe2:	468b      	mov	fp, r1
 8004fe4:	1124      	asrs	r4, r4, #4
 8004fe6:	d0df      	beq.n	8004fa8 <_strtod_l+0x520>
 8004fe8:	2c1f      	cmp	r4, #31
 8004fea:	dd1f      	ble.n	800502c <_strtod_l+0x5a4>
 8004fec:	2400      	movs	r4, #0
 8004fee:	46a0      	mov	r8, r4
 8004ff0:	940b      	str	r4, [sp, #44]	@ 0x2c
 8004ff2:	46a1      	mov	r9, r4
 8004ff4:	9a05      	ldr	r2, [sp, #20]
 8004ff6:	2322      	movs	r3, #34	@ 0x22
 8004ff8:	f04f 0a00 	mov.w	sl, #0
 8004ffc:	f04f 0b00 	mov.w	fp, #0
 8005000:	6013      	str	r3, [r2, #0]
 8005002:	e76b      	b.n	8004edc <_strtod_l+0x454>
 8005004:	08007923 	.word	0x08007923
 8005008:	08007a80 	.word	0x08007a80
 800500c:	0800791a 	.word	0x0800791a
 8005010:	0800791d 	.word	0x0800791d
 8005014:	08007a4a 	.word	0x08007a4a
 8005018:	08007c08 	.word	0x08007c08
 800501c:	08007be0 	.word	0x08007be0
 8005020:	7ff00000 	.word	0x7ff00000
 8005024:	7ca00000 	.word	0x7ca00000
 8005028:	7fefffff 	.word	0x7fefffff
 800502c:	f014 0310 	ands.w	r3, r4, #16
 8005030:	bf18      	it	ne
 8005032:	236a      	movne	r3, #106	@ 0x6a
 8005034:	4ea9      	ldr	r6, [pc, #676]	@ (80052dc <_strtod_l+0x854>)
 8005036:	9308      	str	r3, [sp, #32]
 8005038:	4650      	mov	r0, sl
 800503a:	4659      	mov	r1, fp
 800503c:	2300      	movs	r3, #0
 800503e:	07e7      	lsls	r7, r4, #31
 8005040:	d504      	bpl.n	800504c <_strtod_l+0x5c4>
 8005042:	e9d6 2300 	ldrd	r2, r3, [r6]
 8005046:	f7fb fadf 	bl	8000608 <__aeabi_dmul>
 800504a:	2301      	movs	r3, #1
 800504c:	1064      	asrs	r4, r4, #1
 800504e:	f106 0608 	add.w	r6, r6, #8
 8005052:	d1f4      	bne.n	800503e <_strtod_l+0x5b6>
 8005054:	b10b      	cbz	r3, 800505a <_strtod_l+0x5d2>
 8005056:	4682      	mov	sl, r0
 8005058:	468b      	mov	fp, r1
 800505a:	9b08      	ldr	r3, [sp, #32]
 800505c:	b1b3      	cbz	r3, 800508c <_strtod_l+0x604>
 800505e:	f3cb 520a 	ubfx	r2, fp, #20, #11
 8005062:	f1c2 036b 	rsb	r3, r2, #107	@ 0x6b
 8005066:	2b00      	cmp	r3, #0
 8005068:	4659      	mov	r1, fp
 800506a:	dd0f      	ble.n	800508c <_strtod_l+0x604>
 800506c:	2b1f      	cmp	r3, #31
 800506e:	dd56      	ble.n	800511e <_strtod_l+0x696>
 8005070:	2b34      	cmp	r3, #52	@ 0x34
 8005072:	bfde      	ittt	le
 8005074:	f04f 33ff 	movle.w	r3, #4294967295
 8005078:	f1c2 024b 	rsble	r2, r2, #75	@ 0x4b
 800507c:	4093      	lslle	r3, r2
 800507e:	f04f 0a00 	mov.w	sl, #0
 8005082:	bfcc      	ite	gt
 8005084:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 8005088:	ea03 0b01 	andle.w	fp, r3, r1
 800508c:	2200      	movs	r2, #0
 800508e:	2300      	movs	r3, #0
 8005090:	4650      	mov	r0, sl
 8005092:	4659      	mov	r1, fp
 8005094:	f7fb fd20 	bl	8000ad8 <__aeabi_dcmpeq>
 8005098:	2800      	cmp	r0, #0
 800509a:	d1a7      	bne.n	8004fec <_strtod_l+0x564>
 800509c:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800509e:	9300      	str	r3, [sp, #0]
 80050a0:	990c      	ldr	r1, [sp, #48]	@ 0x30
 80050a2:	9805      	ldr	r0, [sp, #20]
 80050a4:	462b      	mov	r3, r5
 80050a6:	464a      	mov	r2, r9
 80050a8:	f001 f9fa 	bl	80064a0 <__s2b>
 80050ac:	900b      	str	r0, [sp, #44]	@ 0x2c
 80050ae:	2800      	cmp	r0, #0
 80050b0:	f43f af09 	beq.w	8004ec6 <_strtod_l+0x43e>
 80050b4:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80050b6:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80050b8:	2a00      	cmp	r2, #0
 80050ba:	eba3 0308 	sub.w	r3, r3, r8
 80050be:	bfa8      	it	ge
 80050c0:	2300      	movge	r3, #0
 80050c2:	9312      	str	r3, [sp, #72]	@ 0x48
 80050c4:	2400      	movs	r4, #0
 80050c6:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 80050ca:	9316      	str	r3, [sp, #88]	@ 0x58
 80050cc:	46a0      	mov	r8, r4
 80050ce:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80050d0:	9805      	ldr	r0, [sp, #20]
 80050d2:	6859      	ldr	r1, [r3, #4]
 80050d4:	f001 f93c 	bl	8006350 <_Balloc>
 80050d8:	4681      	mov	r9, r0
 80050da:	2800      	cmp	r0, #0
 80050dc:	f43f aef7 	beq.w	8004ece <_strtod_l+0x446>
 80050e0:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80050e2:	691a      	ldr	r2, [r3, #16]
 80050e4:	3202      	adds	r2, #2
 80050e6:	f103 010c 	add.w	r1, r3, #12
 80050ea:	0092      	lsls	r2, r2, #2
 80050ec:	300c      	adds	r0, #12
 80050ee:	f000 fcd2 	bl	8005a96 <memcpy>
 80050f2:	ec4b ab10 	vmov	d0, sl, fp
 80050f6:	9805      	ldr	r0, [sp, #20]
 80050f8:	aa1c      	add	r2, sp, #112	@ 0x70
 80050fa:	a91b      	add	r1, sp, #108	@ 0x6c
 80050fc:	e9cd ab0c 	strd	sl, fp, [sp, #48]	@ 0x30
 8005100:	f001 fd02 	bl	8006b08 <__d2b>
 8005104:	901a      	str	r0, [sp, #104]	@ 0x68
 8005106:	2800      	cmp	r0, #0
 8005108:	f43f aee1 	beq.w	8004ece <_strtod_l+0x446>
 800510c:	9805      	ldr	r0, [sp, #20]
 800510e:	2101      	movs	r1, #1
 8005110:	f001 fa5c 	bl	80065cc <__i2b>
 8005114:	4680      	mov	r8, r0
 8005116:	b948      	cbnz	r0, 800512c <_strtod_l+0x6a4>
 8005118:	f04f 0800 	mov.w	r8, #0
 800511c:	e6d7      	b.n	8004ece <_strtod_l+0x446>
 800511e:	f04f 32ff 	mov.w	r2, #4294967295
 8005122:	fa02 f303 	lsl.w	r3, r2, r3
 8005126:	ea03 0a0a 	and.w	sl, r3, sl
 800512a:	e7af      	b.n	800508c <_strtod_l+0x604>
 800512c:	9d1b      	ldr	r5, [sp, #108]	@ 0x6c
 800512e:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 8005130:	2d00      	cmp	r5, #0
 8005132:	bfab      	itete	ge
 8005134:	9b12      	ldrge	r3, [sp, #72]	@ 0x48
 8005136:	9b16      	ldrlt	r3, [sp, #88]	@ 0x58
 8005138:	9e16      	ldrge	r6, [sp, #88]	@ 0x58
 800513a:	9f12      	ldrlt	r7, [sp, #72]	@ 0x48
 800513c:	bfac      	ite	ge
 800513e:	18ef      	addge	r7, r5, r3
 8005140:	1b5e      	sublt	r6, r3, r5
 8005142:	9b08      	ldr	r3, [sp, #32]
 8005144:	1aed      	subs	r5, r5, r3
 8005146:	4415      	add	r5, r2
 8005148:	4b65      	ldr	r3, [pc, #404]	@ (80052e0 <_strtod_l+0x858>)
 800514a:	3d01      	subs	r5, #1
 800514c:	429d      	cmp	r5, r3
 800514e:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 8005152:	da50      	bge.n	80051f6 <_strtod_l+0x76e>
 8005154:	1b5b      	subs	r3, r3, r5
 8005156:	2b1f      	cmp	r3, #31
 8005158:	eba2 0203 	sub.w	r2, r2, r3
 800515c:	f04f 0101 	mov.w	r1, #1
 8005160:	dc3d      	bgt.n	80051de <_strtod_l+0x756>
 8005162:	fa01 f303 	lsl.w	r3, r1, r3
 8005166:	9313      	str	r3, [sp, #76]	@ 0x4c
 8005168:	2300      	movs	r3, #0
 800516a:	9310      	str	r3, [sp, #64]	@ 0x40
 800516c:	18bd      	adds	r5, r7, r2
 800516e:	9b08      	ldr	r3, [sp, #32]
 8005170:	42af      	cmp	r7, r5
 8005172:	4416      	add	r6, r2
 8005174:	441e      	add	r6, r3
 8005176:	463b      	mov	r3, r7
 8005178:	bfa8      	it	ge
 800517a:	462b      	movge	r3, r5
 800517c:	42b3      	cmp	r3, r6
 800517e:	bfa8      	it	ge
 8005180:	4633      	movge	r3, r6
 8005182:	2b00      	cmp	r3, #0
 8005184:	bfc2      	ittt	gt
 8005186:	1aed      	subgt	r5, r5, r3
 8005188:	1af6      	subgt	r6, r6, r3
 800518a:	1aff      	subgt	r7, r7, r3
 800518c:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800518e:	2b00      	cmp	r3, #0
 8005190:	dd16      	ble.n	80051c0 <_strtod_l+0x738>
 8005192:	4641      	mov	r1, r8
 8005194:	9805      	ldr	r0, [sp, #20]
 8005196:	461a      	mov	r2, r3
 8005198:	f001 fad0 	bl	800673c <__pow5mult>
 800519c:	4680      	mov	r8, r0
 800519e:	2800      	cmp	r0, #0
 80051a0:	d0ba      	beq.n	8005118 <_strtod_l+0x690>
 80051a2:	4601      	mov	r1, r0
 80051a4:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 80051a6:	9805      	ldr	r0, [sp, #20]
 80051a8:	f001 fa26 	bl	80065f8 <__multiply>
 80051ac:	900a      	str	r0, [sp, #40]	@ 0x28
 80051ae:	2800      	cmp	r0, #0
 80051b0:	f43f ae8d 	beq.w	8004ece <_strtod_l+0x446>
 80051b4:	991a      	ldr	r1, [sp, #104]	@ 0x68
 80051b6:	9805      	ldr	r0, [sp, #20]
 80051b8:	f001 f90a 	bl	80063d0 <_Bfree>
 80051bc:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80051be:	931a      	str	r3, [sp, #104]	@ 0x68
 80051c0:	2d00      	cmp	r5, #0
 80051c2:	dc1d      	bgt.n	8005200 <_strtod_l+0x778>
 80051c4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80051c6:	2b00      	cmp	r3, #0
 80051c8:	dd23      	ble.n	8005212 <_strtod_l+0x78a>
 80051ca:	4649      	mov	r1, r9
 80051cc:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 80051ce:	9805      	ldr	r0, [sp, #20]
 80051d0:	f001 fab4 	bl	800673c <__pow5mult>
 80051d4:	4681      	mov	r9, r0
 80051d6:	b9e0      	cbnz	r0, 8005212 <_strtod_l+0x78a>
 80051d8:	f04f 0900 	mov.w	r9, #0
 80051dc:	e677      	b.n	8004ece <_strtod_l+0x446>
 80051de:	f1c5 457f 	rsb	r5, r5, #4278190080	@ 0xff000000
 80051e2:	f505 057f 	add.w	r5, r5, #16711680	@ 0xff0000
 80051e6:	f505 457b 	add.w	r5, r5, #64256	@ 0xfb00
 80051ea:	35e2      	adds	r5, #226	@ 0xe2
 80051ec:	fa01 f305 	lsl.w	r3, r1, r5
 80051f0:	9310      	str	r3, [sp, #64]	@ 0x40
 80051f2:	9113      	str	r1, [sp, #76]	@ 0x4c
 80051f4:	e7ba      	b.n	800516c <_strtod_l+0x6e4>
 80051f6:	2300      	movs	r3, #0
 80051f8:	9310      	str	r3, [sp, #64]	@ 0x40
 80051fa:	2301      	movs	r3, #1
 80051fc:	9313      	str	r3, [sp, #76]	@ 0x4c
 80051fe:	e7b5      	b.n	800516c <_strtod_l+0x6e4>
 8005200:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8005202:	9805      	ldr	r0, [sp, #20]
 8005204:	462a      	mov	r2, r5
 8005206:	f001 faf3 	bl	80067f0 <__lshift>
 800520a:	901a      	str	r0, [sp, #104]	@ 0x68
 800520c:	2800      	cmp	r0, #0
 800520e:	d1d9      	bne.n	80051c4 <_strtod_l+0x73c>
 8005210:	e65d      	b.n	8004ece <_strtod_l+0x446>
 8005212:	2e00      	cmp	r6, #0
 8005214:	dd07      	ble.n	8005226 <_strtod_l+0x79e>
 8005216:	4649      	mov	r1, r9
 8005218:	9805      	ldr	r0, [sp, #20]
 800521a:	4632      	mov	r2, r6
 800521c:	f001 fae8 	bl	80067f0 <__lshift>
 8005220:	4681      	mov	r9, r0
 8005222:	2800      	cmp	r0, #0
 8005224:	d0d8      	beq.n	80051d8 <_strtod_l+0x750>
 8005226:	2f00      	cmp	r7, #0
 8005228:	dd08      	ble.n	800523c <_strtod_l+0x7b4>
 800522a:	4641      	mov	r1, r8
 800522c:	9805      	ldr	r0, [sp, #20]
 800522e:	463a      	mov	r2, r7
 8005230:	f001 fade 	bl	80067f0 <__lshift>
 8005234:	4680      	mov	r8, r0
 8005236:	2800      	cmp	r0, #0
 8005238:	f43f ae49 	beq.w	8004ece <_strtod_l+0x446>
 800523c:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800523e:	9805      	ldr	r0, [sp, #20]
 8005240:	464a      	mov	r2, r9
 8005242:	f001 fb5d 	bl	8006900 <__mdiff>
 8005246:	4604      	mov	r4, r0
 8005248:	2800      	cmp	r0, #0
 800524a:	f43f ae40 	beq.w	8004ece <_strtod_l+0x446>
 800524e:	68c3      	ldr	r3, [r0, #12]
 8005250:	930f      	str	r3, [sp, #60]	@ 0x3c
 8005252:	2300      	movs	r3, #0
 8005254:	60c3      	str	r3, [r0, #12]
 8005256:	4641      	mov	r1, r8
 8005258:	f001 fb36 	bl	80068c8 <__mcmp>
 800525c:	2800      	cmp	r0, #0
 800525e:	da45      	bge.n	80052ec <_strtod_l+0x864>
 8005260:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8005262:	ea53 030a 	orrs.w	r3, r3, sl
 8005266:	d16b      	bne.n	8005340 <_strtod_l+0x8b8>
 8005268:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800526c:	2b00      	cmp	r3, #0
 800526e:	d167      	bne.n	8005340 <_strtod_l+0x8b8>
 8005270:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8005274:	0d1b      	lsrs	r3, r3, #20
 8005276:	051b      	lsls	r3, r3, #20
 8005278:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 800527c:	d960      	bls.n	8005340 <_strtod_l+0x8b8>
 800527e:	6963      	ldr	r3, [r4, #20]
 8005280:	b913      	cbnz	r3, 8005288 <_strtod_l+0x800>
 8005282:	6923      	ldr	r3, [r4, #16]
 8005284:	2b01      	cmp	r3, #1
 8005286:	dd5b      	ble.n	8005340 <_strtod_l+0x8b8>
 8005288:	4621      	mov	r1, r4
 800528a:	2201      	movs	r2, #1
 800528c:	9805      	ldr	r0, [sp, #20]
 800528e:	f001 faaf 	bl	80067f0 <__lshift>
 8005292:	4641      	mov	r1, r8
 8005294:	4604      	mov	r4, r0
 8005296:	f001 fb17 	bl	80068c8 <__mcmp>
 800529a:	2800      	cmp	r0, #0
 800529c:	dd50      	ble.n	8005340 <_strtod_l+0x8b8>
 800529e:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 80052a2:	9a08      	ldr	r2, [sp, #32]
 80052a4:	0d1b      	lsrs	r3, r3, #20
 80052a6:	051b      	lsls	r3, r3, #20
 80052a8:	2a00      	cmp	r2, #0
 80052aa:	d06a      	beq.n	8005382 <_strtod_l+0x8fa>
 80052ac:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 80052b0:	d867      	bhi.n	8005382 <_strtod_l+0x8fa>
 80052b2:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 80052b6:	f67f ae9d 	bls.w	8004ff4 <_strtod_l+0x56c>
 80052ba:	4b0a      	ldr	r3, [pc, #40]	@ (80052e4 <_strtod_l+0x85c>)
 80052bc:	4650      	mov	r0, sl
 80052be:	4659      	mov	r1, fp
 80052c0:	2200      	movs	r2, #0
 80052c2:	f7fb f9a1 	bl	8000608 <__aeabi_dmul>
 80052c6:	4b08      	ldr	r3, [pc, #32]	@ (80052e8 <_strtod_l+0x860>)
 80052c8:	400b      	ands	r3, r1
 80052ca:	4682      	mov	sl, r0
 80052cc:	468b      	mov	fp, r1
 80052ce:	2b00      	cmp	r3, #0
 80052d0:	f47f ae08 	bne.w	8004ee4 <_strtod_l+0x45c>
 80052d4:	9a05      	ldr	r2, [sp, #20]
 80052d6:	2322      	movs	r3, #34	@ 0x22
 80052d8:	6013      	str	r3, [r2, #0]
 80052da:	e603      	b.n	8004ee4 <_strtod_l+0x45c>
 80052dc:	08007aa8 	.word	0x08007aa8
 80052e0:	fffffc02 	.word	0xfffffc02
 80052e4:	39500000 	.word	0x39500000
 80052e8:	7ff00000 	.word	0x7ff00000
 80052ec:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 80052f0:	d165      	bne.n	80053be <_strtod_l+0x936>
 80052f2:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 80052f4:	f3cb 0313 	ubfx	r3, fp, #0, #20
 80052f8:	b35a      	cbz	r2, 8005352 <_strtod_l+0x8ca>
 80052fa:	4a9f      	ldr	r2, [pc, #636]	@ (8005578 <_strtod_l+0xaf0>)
 80052fc:	4293      	cmp	r3, r2
 80052fe:	d12b      	bne.n	8005358 <_strtod_l+0x8d0>
 8005300:	9b08      	ldr	r3, [sp, #32]
 8005302:	4651      	mov	r1, sl
 8005304:	b303      	cbz	r3, 8005348 <_strtod_l+0x8c0>
 8005306:	4b9d      	ldr	r3, [pc, #628]	@ (800557c <_strtod_l+0xaf4>)
 8005308:	465a      	mov	r2, fp
 800530a:	4013      	ands	r3, r2
 800530c:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 8005310:	f04f 32ff 	mov.w	r2, #4294967295
 8005314:	d81b      	bhi.n	800534e <_strtod_l+0x8c6>
 8005316:	0d1b      	lsrs	r3, r3, #20
 8005318:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 800531c:	fa02 f303 	lsl.w	r3, r2, r3
 8005320:	4299      	cmp	r1, r3
 8005322:	d119      	bne.n	8005358 <_strtod_l+0x8d0>
 8005324:	4b96      	ldr	r3, [pc, #600]	@ (8005580 <_strtod_l+0xaf8>)
 8005326:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8005328:	429a      	cmp	r2, r3
 800532a:	d102      	bne.n	8005332 <_strtod_l+0x8aa>
 800532c:	3101      	adds	r1, #1
 800532e:	f43f adce 	beq.w	8004ece <_strtod_l+0x446>
 8005332:	4b92      	ldr	r3, [pc, #584]	@ (800557c <_strtod_l+0xaf4>)
 8005334:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8005336:	401a      	ands	r2, r3
 8005338:	f502 1b80 	add.w	fp, r2, #1048576	@ 0x100000
 800533c:	f04f 0a00 	mov.w	sl, #0
 8005340:	9b08      	ldr	r3, [sp, #32]
 8005342:	2b00      	cmp	r3, #0
 8005344:	d1b9      	bne.n	80052ba <_strtod_l+0x832>
 8005346:	e5cd      	b.n	8004ee4 <_strtod_l+0x45c>
 8005348:	f04f 33ff 	mov.w	r3, #4294967295
 800534c:	e7e8      	b.n	8005320 <_strtod_l+0x898>
 800534e:	4613      	mov	r3, r2
 8005350:	e7e6      	b.n	8005320 <_strtod_l+0x898>
 8005352:	ea53 030a 	orrs.w	r3, r3, sl
 8005356:	d0a2      	beq.n	800529e <_strtod_l+0x816>
 8005358:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800535a:	b1db      	cbz	r3, 8005394 <_strtod_l+0x90c>
 800535c:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800535e:	4213      	tst	r3, r2
 8005360:	d0ee      	beq.n	8005340 <_strtod_l+0x8b8>
 8005362:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8005364:	9a08      	ldr	r2, [sp, #32]
 8005366:	4650      	mov	r0, sl
 8005368:	4659      	mov	r1, fp
 800536a:	b1bb      	cbz	r3, 800539c <_strtod_l+0x914>
 800536c:	f7ff fb6d 	bl	8004a4a <sulp>
 8005370:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8005374:	ec53 2b10 	vmov	r2, r3, d0
 8005378:	f7fa ff90 	bl	800029c <__adddf3>
 800537c:	4682      	mov	sl, r0
 800537e:	468b      	mov	fp, r1
 8005380:	e7de      	b.n	8005340 <_strtod_l+0x8b8>
 8005382:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 8005386:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 800538a:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 800538e:	f04f 3aff 	mov.w	sl, #4294967295
 8005392:	e7d5      	b.n	8005340 <_strtod_l+0x8b8>
 8005394:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8005396:	ea13 0f0a 	tst.w	r3, sl
 800539a:	e7e1      	b.n	8005360 <_strtod_l+0x8d8>
 800539c:	f7ff fb55 	bl	8004a4a <sulp>
 80053a0:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80053a4:	ec53 2b10 	vmov	r2, r3, d0
 80053a8:	f7fa ff76 	bl	8000298 <__aeabi_dsub>
 80053ac:	2200      	movs	r2, #0
 80053ae:	2300      	movs	r3, #0
 80053b0:	4682      	mov	sl, r0
 80053b2:	468b      	mov	fp, r1
 80053b4:	f7fb fb90 	bl	8000ad8 <__aeabi_dcmpeq>
 80053b8:	2800      	cmp	r0, #0
 80053ba:	d0c1      	beq.n	8005340 <_strtod_l+0x8b8>
 80053bc:	e61a      	b.n	8004ff4 <_strtod_l+0x56c>
 80053be:	4641      	mov	r1, r8
 80053c0:	4620      	mov	r0, r4
 80053c2:	f001 fbf9 	bl	8006bb8 <__ratio>
 80053c6:	ec57 6b10 	vmov	r6, r7, d0
 80053ca:	2200      	movs	r2, #0
 80053cc:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 80053d0:	4630      	mov	r0, r6
 80053d2:	4639      	mov	r1, r7
 80053d4:	f7fb fb94 	bl	8000b00 <__aeabi_dcmple>
 80053d8:	2800      	cmp	r0, #0
 80053da:	d06f      	beq.n	80054bc <_strtod_l+0xa34>
 80053dc:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80053de:	2b00      	cmp	r3, #0
 80053e0:	d17a      	bne.n	80054d8 <_strtod_l+0xa50>
 80053e2:	f1ba 0f00 	cmp.w	sl, #0
 80053e6:	d158      	bne.n	800549a <_strtod_l+0xa12>
 80053e8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80053ea:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80053ee:	2b00      	cmp	r3, #0
 80053f0:	d15a      	bne.n	80054a8 <_strtod_l+0xa20>
 80053f2:	4b64      	ldr	r3, [pc, #400]	@ (8005584 <_strtod_l+0xafc>)
 80053f4:	2200      	movs	r2, #0
 80053f6:	4630      	mov	r0, r6
 80053f8:	4639      	mov	r1, r7
 80053fa:	f7fb fb77 	bl	8000aec <__aeabi_dcmplt>
 80053fe:	2800      	cmp	r0, #0
 8005400:	d159      	bne.n	80054b6 <_strtod_l+0xa2e>
 8005402:	4630      	mov	r0, r6
 8005404:	4639      	mov	r1, r7
 8005406:	4b60      	ldr	r3, [pc, #384]	@ (8005588 <_strtod_l+0xb00>)
 8005408:	2200      	movs	r2, #0
 800540a:	f7fb f8fd 	bl	8000608 <__aeabi_dmul>
 800540e:	4606      	mov	r6, r0
 8005410:	460f      	mov	r7, r1
 8005412:	f107 4300 	add.w	r3, r7, #2147483648	@ 0x80000000
 8005416:	9606      	str	r6, [sp, #24]
 8005418:	9307      	str	r3, [sp, #28]
 800541a:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800541e:	4d57      	ldr	r5, [pc, #348]	@ (800557c <_strtod_l+0xaf4>)
 8005420:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 8005424:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8005426:	401d      	ands	r5, r3
 8005428:	4b58      	ldr	r3, [pc, #352]	@ (800558c <_strtod_l+0xb04>)
 800542a:	429d      	cmp	r5, r3
 800542c:	f040 80b2 	bne.w	8005594 <_strtod_l+0xb0c>
 8005430:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8005432:	f1a3 7b54 	sub.w	fp, r3, #55574528	@ 0x3500000
 8005436:	ec4b ab10 	vmov	d0, sl, fp
 800543a:	f001 faf5 	bl	8006a28 <__ulp>
 800543e:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8005442:	ec51 0b10 	vmov	r0, r1, d0
 8005446:	f7fb f8df 	bl	8000608 <__aeabi_dmul>
 800544a:	4652      	mov	r2, sl
 800544c:	465b      	mov	r3, fp
 800544e:	f7fa ff25 	bl	800029c <__adddf3>
 8005452:	460b      	mov	r3, r1
 8005454:	4949      	ldr	r1, [pc, #292]	@ (800557c <_strtod_l+0xaf4>)
 8005456:	4a4e      	ldr	r2, [pc, #312]	@ (8005590 <_strtod_l+0xb08>)
 8005458:	4019      	ands	r1, r3
 800545a:	4291      	cmp	r1, r2
 800545c:	4682      	mov	sl, r0
 800545e:	d942      	bls.n	80054e6 <_strtod_l+0xa5e>
 8005460:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8005462:	4b47      	ldr	r3, [pc, #284]	@ (8005580 <_strtod_l+0xaf8>)
 8005464:	429a      	cmp	r2, r3
 8005466:	d103      	bne.n	8005470 <_strtod_l+0x9e8>
 8005468:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800546a:	3301      	adds	r3, #1
 800546c:	f43f ad2f 	beq.w	8004ece <_strtod_l+0x446>
 8005470:	f8df b10c 	ldr.w	fp, [pc, #268]	@ 8005580 <_strtod_l+0xaf8>
 8005474:	f04f 3aff 	mov.w	sl, #4294967295
 8005478:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800547a:	9805      	ldr	r0, [sp, #20]
 800547c:	f000 ffa8 	bl	80063d0 <_Bfree>
 8005480:	9805      	ldr	r0, [sp, #20]
 8005482:	4649      	mov	r1, r9
 8005484:	f000 ffa4 	bl	80063d0 <_Bfree>
 8005488:	9805      	ldr	r0, [sp, #20]
 800548a:	4641      	mov	r1, r8
 800548c:	f000 ffa0 	bl	80063d0 <_Bfree>
 8005490:	9805      	ldr	r0, [sp, #20]
 8005492:	4621      	mov	r1, r4
 8005494:	f000 ff9c 	bl	80063d0 <_Bfree>
 8005498:	e619      	b.n	80050ce <_strtod_l+0x646>
 800549a:	f1ba 0f01 	cmp.w	sl, #1
 800549e:	d103      	bne.n	80054a8 <_strtod_l+0xa20>
 80054a0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80054a2:	2b00      	cmp	r3, #0
 80054a4:	f43f ada6 	beq.w	8004ff4 <_strtod_l+0x56c>
 80054a8:	ed9f 7b2b 	vldr	d7, [pc, #172]	@ 8005558 <_strtod_l+0xad0>
 80054ac:	4f35      	ldr	r7, [pc, #212]	@ (8005584 <_strtod_l+0xafc>)
 80054ae:	ed8d 7b06 	vstr	d7, [sp, #24]
 80054b2:	2600      	movs	r6, #0
 80054b4:	e7b1      	b.n	800541a <_strtod_l+0x992>
 80054b6:	4f34      	ldr	r7, [pc, #208]	@ (8005588 <_strtod_l+0xb00>)
 80054b8:	2600      	movs	r6, #0
 80054ba:	e7aa      	b.n	8005412 <_strtod_l+0x98a>
 80054bc:	4b32      	ldr	r3, [pc, #200]	@ (8005588 <_strtod_l+0xb00>)
 80054be:	4630      	mov	r0, r6
 80054c0:	4639      	mov	r1, r7
 80054c2:	2200      	movs	r2, #0
 80054c4:	f7fb f8a0 	bl	8000608 <__aeabi_dmul>
 80054c8:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80054ca:	4606      	mov	r6, r0
 80054cc:	460f      	mov	r7, r1
 80054ce:	2b00      	cmp	r3, #0
 80054d0:	d09f      	beq.n	8005412 <_strtod_l+0x98a>
 80054d2:	e9cd 6706 	strd	r6, r7, [sp, #24]
 80054d6:	e7a0      	b.n	800541a <_strtod_l+0x992>
 80054d8:	ed9f 7b21 	vldr	d7, [pc, #132]	@ 8005560 <_strtod_l+0xad8>
 80054dc:	ed8d 7b06 	vstr	d7, [sp, #24]
 80054e0:	ec57 6b17 	vmov	r6, r7, d7
 80054e4:	e799      	b.n	800541a <_strtod_l+0x992>
 80054e6:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 80054ea:	9b08      	ldr	r3, [sp, #32]
 80054ec:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 80054f0:	2b00      	cmp	r3, #0
 80054f2:	d1c1      	bne.n	8005478 <_strtod_l+0x9f0>
 80054f4:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 80054f8:	0d1b      	lsrs	r3, r3, #20
 80054fa:	051b      	lsls	r3, r3, #20
 80054fc:	429d      	cmp	r5, r3
 80054fe:	d1bb      	bne.n	8005478 <_strtod_l+0x9f0>
 8005500:	4630      	mov	r0, r6
 8005502:	4639      	mov	r1, r7
 8005504:	f7fb fb7a 	bl	8000bfc <__aeabi_d2lz>
 8005508:	f7fb f850 	bl	80005ac <__aeabi_l2d>
 800550c:	4602      	mov	r2, r0
 800550e:	460b      	mov	r3, r1
 8005510:	4630      	mov	r0, r6
 8005512:	4639      	mov	r1, r7
 8005514:	f7fa fec0 	bl	8000298 <__aeabi_dsub>
 8005518:	460b      	mov	r3, r1
 800551a:	4602      	mov	r2, r0
 800551c:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 8005520:	f3cb 0613 	ubfx	r6, fp, #0, #20
 8005524:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8005526:	ea46 060a 	orr.w	r6, r6, sl
 800552a:	431e      	orrs	r6, r3
 800552c:	d06f      	beq.n	800560e <_strtod_l+0xb86>
 800552e:	a30e      	add	r3, pc, #56	@ (adr r3, 8005568 <_strtod_l+0xae0>)
 8005530:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005534:	f7fb fada 	bl	8000aec <__aeabi_dcmplt>
 8005538:	2800      	cmp	r0, #0
 800553a:	f47f acd3 	bne.w	8004ee4 <_strtod_l+0x45c>
 800553e:	a30c      	add	r3, pc, #48	@ (adr r3, 8005570 <_strtod_l+0xae8>)
 8005540:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005544:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8005548:	f7fb faee 	bl	8000b28 <__aeabi_dcmpgt>
 800554c:	2800      	cmp	r0, #0
 800554e:	d093      	beq.n	8005478 <_strtod_l+0x9f0>
 8005550:	e4c8      	b.n	8004ee4 <_strtod_l+0x45c>
 8005552:	bf00      	nop
 8005554:	f3af 8000 	nop.w
 8005558:	00000000 	.word	0x00000000
 800555c:	bff00000 	.word	0xbff00000
 8005560:	00000000 	.word	0x00000000
 8005564:	3ff00000 	.word	0x3ff00000
 8005568:	94a03595 	.word	0x94a03595
 800556c:	3fdfffff 	.word	0x3fdfffff
 8005570:	35afe535 	.word	0x35afe535
 8005574:	3fe00000 	.word	0x3fe00000
 8005578:	000fffff 	.word	0x000fffff
 800557c:	7ff00000 	.word	0x7ff00000
 8005580:	7fefffff 	.word	0x7fefffff
 8005584:	3ff00000 	.word	0x3ff00000
 8005588:	3fe00000 	.word	0x3fe00000
 800558c:	7fe00000 	.word	0x7fe00000
 8005590:	7c9fffff 	.word	0x7c9fffff
 8005594:	9b08      	ldr	r3, [sp, #32]
 8005596:	b323      	cbz	r3, 80055e2 <_strtod_l+0xb5a>
 8005598:	f1b5 6fd4 	cmp.w	r5, #111149056	@ 0x6a00000
 800559c:	d821      	bhi.n	80055e2 <_strtod_l+0xb5a>
 800559e:	a328      	add	r3, pc, #160	@ (adr r3, 8005640 <_strtod_l+0xbb8>)
 80055a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80055a4:	4630      	mov	r0, r6
 80055a6:	4639      	mov	r1, r7
 80055a8:	f7fb faaa 	bl	8000b00 <__aeabi_dcmple>
 80055ac:	b1a0      	cbz	r0, 80055d8 <_strtod_l+0xb50>
 80055ae:	4639      	mov	r1, r7
 80055b0:	4630      	mov	r0, r6
 80055b2:	f7fb faeb 	bl	8000b8c <__aeabi_d2uiz>
 80055b6:	2801      	cmp	r0, #1
 80055b8:	bf38      	it	cc
 80055ba:	2001      	movcc	r0, #1
 80055bc:	f7fa ffaa 	bl	8000514 <__aeabi_ui2d>
 80055c0:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80055c2:	4606      	mov	r6, r0
 80055c4:	460f      	mov	r7, r1
 80055c6:	b9fb      	cbnz	r3, 8005608 <_strtod_l+0xb80>
 80055c8:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 80055cc:	9014      	str	r0, [sp, #80]	@ 0x50
 80055ce:	9315      	str	r3, [sp, #84]	@ 0x54
 80055d0:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	@ 0x50
 80055d4:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 80055d8:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 80055da:	f103 63d6 	add.w	r3, r3, #112197632	@ 0x6b00000
 80055de:	1b5b      	subs	r3, r3, r5
 80055e0:	9311      	str	r3, [sp, #68]	@ 0x44
 80055e2:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 80055e6:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	@ 0x40
 80055ea:	f001 fa1d 	bl	8006a28 <__ulp>
 80055ee:	4650      	mov	r0, sl
 80055f0:	ec53 2b10 	vmov	r2, r3, d0
 80055f4:	4659      	mov	r1, fp
 80055f6:	f7fb f807 	bl	8000608 <__aeabi_dmul>
 80055fa:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 80055fe:	f7fa fe4d 	bl	800029c <__adddf3>
 8005602:	4682      	mov	sl, r0
 8005604:	468b      	mov	fp, r1
 8005606:	e770      	b.n	80054ea <_strtod_l+0xa62>
 8005608:	e9cd 6714 	strd	r6, r7, [sp, #80]	@ 0x50
 800560c:	e7e0      	b.n	80055d0 <_strtod_l+0xb48>
 800560e:	a30e      	add	r3, pc, #56	@ (adr r3, 8005648 <_strtod_l+0xbc0>)
 8005610:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005614:	f7fb fa6a 	bl	8000aec <__aeabi_dcmplt>
 8005618:	e798      	b.n	800554c <_strtod_l+0xac4>
 800561a:	2300      	movs	r3, #0
 800561c:	930e      	str	r3, [sp, #56]	@ 0x38
 800561e:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 8005620:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8005622:	6013      	str	r3, [r2, #0]
 8005624:	f7ff ba6d 	b.w	8004b02 <_strtod_l+0x7a>
 8005628:	2a65      	cmp	r2, #101	@ 0x65
 800562a:	f43f ab68 	beq.w	8004cfe <_strtod_l+0x276>
 800562e:	2a45      	cmp	r2, #69	@ 0x45
 8005630:	f43f ab65 	beq.w	8004cfe <_strtod_l+0x276>
 8005634:	2301      	movs	r3, #1
 8005636:	f7ff bba0 	b.w	8004d7a <_strtod_l+0x2f2>
 800563a:	bf00      	nop
 800563c:	f3af 8000 	nop.w
 8005640:	ffc00000 	.word	0xffc00000
 8005644:	41dfffff 	.word	0x41dfffff
 8005648:	94a03595 	.word	0x94a03595
 800564c:	3fcfffff 	.word	0x3fcfffff

08005650 <strtod>:
 8005650:	460a      	mov	r2, r1
 8005652:	4601      	mov	r1, r0
 8005654:	4802      	ldr	r0, [pc, #8]	@ (8005660 <strtod+0x10>)
 8005656:	4b03      	ldr	r3, [pc, #12]	@ (8005664 <strtod+0x14>)
 8005658:	6800      	ldr	r0, [r0, #0]
 800565a:	f7ff ba15 	b.w	8004a88 <_strtod_l>
 800565e:	bf00      	nop
 8005660:	200001f4 	.word	0x200001f4
 8005664:	20000088 	.word	0x20000088

08005668 <_strtol_l.isra.0>:
 8005668:	2b24      	cmp	r3, #36	@ 0x24
 800566a:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800566e:	4686      	mov	lr, r0
 8005670:	4690      	mov	r8, r2
 8005672:	d801      	bhi.n	8005678 <_strtol_l.isra.0+0x10>
 8005674:	2b01      	cmp	r3, #1
 8005676:	d106      	bne.n	8005686 <_strtol_l.isra.0+0x1e>
 8005678:	f000 f9e0 	bl	8005a3c <__errno>
 800567c:	2316      	movs	r3, #22
 800567e:	6003      	str	r3, [r0, #0]
 8005680:	2000      	movs	r0, #0
 8005682:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005686:	4834      	ldr	r0, [pc, #208]	@ (8005758 <_strtol_l.isra.0+0xf0>)
 8005688:	460d      	mov	r5, r1
 800568a:	462a      	mov	r2, r5
 800568c:	f815 4b01 	ldrb.w	r4, [r5], #1
 8005690:	5d06      	ldrb	r6, [r0, r4]
 8005692:	f016 0608 	ands.w	r6, r6, #8
 8005696:	d1f8      	bne.n	800568a <_strtol_l.isra.0+0x22>
 8005698:	2c2d      	cmp	r4, #45	@ 0x2d
 800569a:	d110      	bne.n	80056be <_strtol_l.isra.0+0x56>
 800569c:	782c      	ldrb	r4, [r5, #0]
 800569e:	2601      	movs	r6, #1
 80056a0:	1c95      	adds	r5, r2, #2
 80056a2:	f033 0210 	bics.w	r2, r3, #16
 80056a6:	d115      	bne.n	80056d4 <_strtol_l.isra.0+0x6c>
 80056a8:	2c30      	cmp	r4, #48	@ 0x30
 80056aa:	d10d      	bne.n	80056c8 <_strtol_l.isra.0+0x60>
 80056ac:	782a      	ldrb	r2, [r5, #0]
 80056ae:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 80056b2:	2a58      	cmp	r2, #88	@ 0x58
 80056b4:	d108      	bne.n	80056c8 <_strtol_l.isra.0+0x60>
 80056b6:	786c      	ldrb	r4, [r5, #1]
 80056b8:	3502      	adds	r5, #2
 80056ba:	2310      	movs	r3, #16
 80056bc:	e00a      	b.n	80056d4 <_strtol_l.isra.0+0x6c>
 80056be:	2c2b      	cmp	r4, #43	@ 0x2b
 80056c0:	bf04      	itt	eq
 80056c2:	782c      	ldrbeq	r4, [r5, #0]
 80056c4:	1c95      	addeq	r5, r2, #2
 80056c6:	e7ec      	b.n	80056a2 <_strtol_l.isra.0+0x3a>
 80056c8:	2b00      	cmp	r3, #0
 80056ca:	d1f6      	bne.n	80056ba <_strtol_l.isra.0+0x52>
 80056cc:	2c30      	cmp	r4, #48	@ 0x30
 80056ce:	bf14      	ite	ne
 80056d0:	230a      	movne	r3, #10
 80056d2:	2308      	moveq	r3, #8
 80056d4:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 80056d8:	f10c 3cff 	add.w	ip, ip, #4294967295
 80056dc:	2200      	movs	r2, #0
 80056de:	fbbc f9f3 	udiv	r9, ip, r3
 80056e2:	4610      	mov	r0, r2
 80056e4:	fb03 ca19 	mls	sl, r3, r9, ip
 80056e8:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 80056ec:	2f09      	cmp	r7, #9
 80056ee:	d80f      	bhi.n	8005710 <_strtol_l.isra.0+0xa8>
 80056f0:	463c      	mov	r4, r7
 80056f2:	42a3      	cmp	r3, r4
 80056f4:	dd1b      	ble.n	800572e <_strtol_l.isra.0+0xc6>
 80056f6:	1c57      	adds	r7, r2, #1
 80056f8:	d007      	beq.n	800570a <_strtol_l.isra.0+0xa2>
 80056fa:	4581      	cmp	r9, r0
 80056fc:	d314      	bcc.n	8005728 <_strtol_l.isra.0+0xc0>
 80056fe:	d101      	bne.n	8005704 <_strtol_l.isra.0+0x9c>
 8005700:	45a2      	cmp	sl, r4
 8005702:	db11      	blt.n	8005728 <_strtol_l.isra.0+0xc0>
 8005704:	fb00 4003 	mla	r0, r0, r3, r4
 8005708:	2201      	movs	r2, #1
 800570a:	f815 4b01 	ldrb.w	r4, [r5], #1
 800570e:	e7eb      	b.n	80056e8 <_strtol_l.isra.0+0x80>
 8005710:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 8005714:	2f19      	cmp	r7, #25
 8005716:	d801      	bhi.n	800571c <_strtol_l.isra.0+0xb4>
 8005718:	3c37      	subs	r4, #55	@ 0x37
 800571a:	e7ea      	b.n	80056f2 <_strtol_l.isra.0+0x8a>
 800571c:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 8005720:	2f19      	cmp	r7, #25
 8005722:	d804      	bhi.n	800572e <_strtol_l.isra.0+0xc6>
 8005724:	3c57      	subs	r4, #87	@ 0x57
 8005726:	e7e4      	b.n	80056f2 <_strtol_l.isra.0+0x8a>
 8005728:	f04f 32ff 	mov.w	r2, #4294967295
 800572c:	e7ed      	b.n	800570a <_strtol_l.isra.0+0xa2>
 800572e:	1c53      	adds	r3, r2, #1
 8005730:	d108      	bne.n	8005744 <_strtol_l.isra.0+0xdc>
 8005732:	2322      	movs	r3, #34	@ 0x22
 8005734:	f8ce 3000 	str.w	r3, [lr]
 8005738:	4660      	mov	r0, ip
 800573a:	f1b8 0f00 	cmp.w	r8, #0
 800573e:	d0a0      	beq.n	8005682 <_strtol_l.isra.0+0x1a>
 8005740:	1e69      	subs	r1, r5, #1
 8005742:	e006      	b.n	8005752 <_strtol_l.isra.0+0xea>
 8005744:	b106      	cbz	r6, 8005748 <_strtol_l.isra.0+0xe0>
 8005746:	4240      	negs	r0, r0
 8005748:	f1b8 0f00 	cmp.w	r8, #0
 800574c:	d099      	beq.n	8005682 <_strtol_l.isra.0+0x1a>
 800574e:	2a00      	cmp	r2, #0
 8005750:	d1f6      	bne.n	8005740 <_strtol_l.isra.0+0xd8>
 8005752:	f8c8 1000 	str.w	r1, [r8]
 8005756:	e794      	b.n	8005682 <_strtol_l.isra.0+0x1a>
 8005758:	08007ad1 	.word	0x08007ad1

0800575c <strtol>:
 800575c:	4613      	mov	r3, r2
 800575e:	460a      	mov	r2, r1
 8005760:	4601      	mov	r1, r0
 8005762:	4802      	ldr	r0, [pc, #8]	@ (800576c <strtol+0x10>)
 8005764:	6800      	ldr	r0, [r0, #0]
 8005766:	f7ff bf7f 	b.w	8005668 <_strtol_l.isra.0>
 800576a:	bf00      	nop
 800576c:	200001f4 	.word	0x200001f4

08005770 <std>:
 8005770:	2300      	movs	r3, #0
 8005772:	b510      	push	{r4, lr}
 8005774:	4604      	mov	r4, r0
 8005776:	e9c0 3300 	strd	r3, r3, [r0]
 800577a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800577e:	6083      	str	r3, [r0, #8]
 8005780:	8181      	strh	r1, [r0, #12]
 8005782:	6643      	str	r3, [r0, #100]	@ 0x64
 8005784:	81c2      	strh	r2, [r0, #14]
 8005786:	6183      	str	r3, [r0, #24]
 8005788:	4619      	mov	r1, r3
 800578a:	2208      	movs	r2, #8
 800578c:	305c      	adds	r0, #92	@ 0x5c
 800578e:	f000 f8f4 	bl	800597a <memset>
 8005792:	4b0d      	ldr	r3, [pc, #52]	@ (80057c8 <std+0x58>)
 8005794:	6263      	str	r3, [r4, #36]	@ 0x24
 8005796:	4b0d      	ldr	r3, [pc, #52]	@ (80057cc <std+0x5c>)
 8005798:	62a3      	str	r3, [r4, #40]	@ 0x28
 800579a:	4b0d      	ldr	r3, [pc, #52]	@ (80057d0 <std+0x60>)
 800579c:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800579e:	4b0d      	ldr	r3, [pc, #52]	@ (80057d4 <std+0x64>)
 80057a0:	6323      	str	r3, [r4, #48]	@ 0x30
 80057a2:	4b0d      	ldr	r3, [pc, #52]	@ (80057d8 <std+0x68>)
 80057a4:	6224      	str	r4, [r4, #32]
 80057a6:	429c      	cmp	r4, r3
 80057a8:	d006      	beq.n	80057b8 <std+0x48>
 80057aa:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 80057ae:	4294      	cmp	r4, r2
 80057b0:	d002      	beq.n	80057b8 <std+0x48>
 80057b2:	33d0      	adds	r3, #208	@ 0xd0
 80057b4:	429c      	cmp	r4, r3
 80057b6:	d105      	bne.n	80057c4 <std+0x54>
 80057b8:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 80057bc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80057c0:	f000 b966 	b.w	8005a90 <__retarget_lock_init_recursive>
 80057c4:	bd10      	pop	{r4, pc}
 80057c6:	bf00      	nop
 80057c8:	080058f5 	.word	0x080058f5
 80057cc:	08005917 	.word	0x08005917
 80057d0:	0800594f 	.word	0x0800594f
 80057d4:	08005973 	.word	0x08005973
 80057d8:	2000054c 	.word	0x2000054c

080057dc <stdio_exit_handler>:
 80057dc:	4a02      	ldr	r2, [pc, #8]	@ (80057e8 <stdio_exit_handler+0xc>)
 80057de:	4903      	ldr	r1, [pc, #12]	@ (80057ec <stdio_exit_handler+0x10>)
 80057e0:	4803      	ldr	r0, [pc, #12]	@ (80057f0 <stdio_exit_handler+0x14>)
 80057e2:	f000 b869 	b.w	80058b8 <_fwalk_sglue>
 80057e6:	bf00      	nop
 80057e8:	2000007c 	.word	0x2000007c
 80057ec:	08006dc9 	.word	0x08006dc9
 80057f0:	200001f8 	.word	0x200001f8

080057f4 <cleanup_stdio>:
 80057f4:	6841      	ldr	r1, [r0, #4]
 80057f6:	4b0c      	ldr	r3, [pc, #48]	@ (8005828 <cleanup_stdio+0x34>)
 80057f8:	4299      	cmp	r1, r3
 80057fa:	b510      	push	{r4, lr}
 80057fc:	4604      	mov	r4, r0
 80057fe:	d001      	beq.n	8005804 <cleanup_stdio+0x10>
 8005800:	f001 fae2 	bl	8006dc8 <_fflush_r>
 8005804:	68a1      	ldr	r1, [r4, #8]
 8005806:	4b09      	ldr	r3, [pc, #36]	@ (800582c <cleanup_stdio+0x38>)
 8005808:	4299      	cmp	r1, r3
 800580a:	d002      	beq.n	8005812 <cleanup_stdio+0x1e>
 800580c:	4620      	mov	r0, r4
 800580e:	f001 fadb 	bl	8006dc8 <_fflush_r>
 8005812:	68e1      	ldr	r1, [r4, #12]
 8005814:	4b06      	ldr	r3, [pc, #24]	@ (8005830 <cleanup_stdio+0x3c>)
 8005816:	4299      	cmp	r1, r3
 8005818:	d004      	beq.n	8005824 <cleanup_stdio+0x30>
 800581a:	4620      	mov	r0, r4
 800581c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005820:	f001 bad2 	b.w	8006dc8 <_fflush_r>
 8005824:	bd10      	pop	{r4, pc}
 8005826:	bf00      	nop
 8005828:	2000054c 	.word	0x2000054c
 800582c:	200005b4 	.word	0x200005b4
 8005830:	2000061c 	.word	0x2000061c

08005834 <global_stdio_init.part.0>:
 8005834:	b510      	push	{r4, lr}
 8005836:	4b0b      	ldr	r3, [pc, #44]	@ (8005864 <global_stdio_init.part.0+0x30>)
 8005838:	4c0b      	ldr	r4, [pc, #44]	@ (8005868 <global_stdio_init.part.0+0x34>)
 800583a:	4a0c      	ldr	r2, [pc, #48]	@ (800586c <global_stdio_init.part.0+0x38>)
 800583c:	601a      	str	r2, [r3, #0]
 800583e:	4620      	mov	r0, r4
 8005840:	2200      	movs	r2, #0
 8005842:	2104      	movs	r1, #4
 8005844:	f7ff ff94 	bl	8005770 <std>
 8005848:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800584c:	2201      	movs	r2, #1
 800584e:	2109      	movs	r1, #9
 8005850:	f7ff ff8e 	bl	8005770 <std>
 8005854:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8005858:	2202      	movs	r2, #2
 800585a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800585e:	2112      	movs	r1, #18
 8005860:	f7ff bf86 	b.w	8005770 <std>
 8005864:	20000684 	.word	0x20000684
 8005868:	2000054c 	.word	0x2000054c
 800586c:	080057dd 	.word	0x080057dd

08005870 <__sfp_lock_acquire>:
 8005870:	4801      	ldr	r0, [pc, #4]	@ (8005878 <__sfp_lock_acquire+0x8>)
 8005872:	f000 b90e 	b.w	8005a92 <__retarget_lock_acquire_recursive>
 8005876:	bf00      	nop
 8005878:	2000068d 	.word	0x2000068d

0800587c <__sfp_lock_release>:
 800587c:	4801      	ldr	r0, [pc, #4]	@ (8005884 <__sfp_lock_release+0x8>)
 800587e:	f000 b909 	b.w	8005a94 <__retarget_lock_release_recursive>
 8005882:	bf00      	nop
 8005884:	2000068d 	.word	0x2000068d

08005888 <__sinit>:
 8005888:	b510      	push	{r4, lr}
 800588a:	4604      	mov	r4, r0
 800588c:	f7ff fff0 	bl	8005870 <__sfp_lock_acquire>
 8005890:	6a23      	ldr	r3, [r4, #32]
 8005892:	b11b      	cbz	r3, 800589c <__sinit+0x14>
 8005894:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005898:	f7ff bff0 	b.w	800587c <__sfp_lock_release>
 800589c:	4b04      	ldr	r3, [pc, #16]	@ (80058b0 <__sinit+0x28>)
 800589e:	6223      	str	r3, [r4, #32]
 80058a0:	4b04      	ldr	r3, [pc, #16]	@ (80058b4 <__sinit+0x2c>)
 80058a2:	681b      	ldr	r3, [r3, #0]
 80058a4:	2b00      	cmp	r3, #0
 80058a6:	d1f5      	bne.n	8005894 <__sinit+0xc>
 80058a8:	f7ff ffc4 	bl	8005834 <global_stdio_init.part.0>
 80058ac:	e7f2      	b.n	8005894 <__sinit+0xc>
 80058ae:	bf00      	nop
 80058b0:	080057f5 	.word	0x080057f5
 80058b4:	20000684 	.word	0x20000684

080058b8 <_fwalk_sglue>:
 80058b8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80058bc:	4607      	mov	r7, r0
 80058be:	4688      	mov	r8, r1
 80058c0:	4614      	mov	r4, r2
 80058c2:	2600      	movs	r6, #0
 80058c4:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80058c8:	f1b9 0901 	subs.w	r9, r9, #1
 80058cc:	d505      	bpl.n	80058da <_fwalk_sglue+0x22>
 80058ce:	6824      	ldr	r4, [r4, #0]
 80058d0:	2c00      	cmp	r4, #0
 80058d2:	d1f7      	bne.n	80058c4 <_fwalk_sglue+0xc>
 80058d4:	4630      	mov	r0, r6
 80058d6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80058da:	89ab      	ldrh	r3, [r5, #12]
 80058dc:	2b01      	cmp	r3, #1
 80058de:	d907      	bls.n	80058f0 <_fwalk_sglue+0x38>
 80058e0:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80058e4:	3301      	adds	r3, #1
 80058e6:	d003      	beq.n	80058f0 <_fwalk_sglue+0x38>
 80058e8:	4629      	mov	r1, r5
 80058ea:	4638      	mov	r0, r7
 80058ec:	47c0      	blx	r8
 80058ee:	4306      	orrs	r6, r0
 80058f0:	3568      	adds	r5, #104	@ 0x68
 80058f2:	e7e9      	b.n	80058c8 <_fwalk_sglue+0x10>

080058f4 <__sread>:
 80058f4:	b510      	push	{r4, lr}
 80058f6:	460c      	mov	r4, r1
 80058f8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80058fc:	f000 f87a 	bl	80059f4 <_read_r>
 8005900:	2800      	cmp	r0, #0
 8005902:	bfab      	itete	ge
 8005904:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8005906:	89a3      	ldrhlt	r3, [r4, #12]
 8005908:	181b      	addge	r3, r3, r0
 800590a:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800590e:	bfac      	ite	ge
 8005910:	6563      	strge	r3, [r4, #84]	@ 0x54
 8005912:	81a3      	strhlt	r3, [r4, #12]
 8005914:	bd10      	pop	{r4, pc}

08005916 <__swrite>:
 8005916:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800591a:	461f      	mov	r7, r3
 800591c:	898b      	ldrh	r3, [r1, #12]
 800591e:	05db      	lsls	r3, r3, #23
 8005920:	4605      	mov	r5, r0
 8005922:	460c      	mov	r4, r1
 8005924:	4616      	mov	r6, r2
 8005926:	d505      	bpl.n	8005934 <__swrite+0x1e>
 8005928:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800592c:	2302      	movs	r3, #2
 800592e:	2200      	movs	r2, #0
 8005930:	f000 f84e 	bl	80059d0 <_lseek_r>
 8005934:	89a3      	ldrh	r3, [r4, #12]
 8005936:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800593a:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800593e:	81a3      	strh	r3, [r4, #12]
 8005940:	4632      	mov	r2, r6
 8005942:	463b      	mov	r3, r7
 8005944:	4628      	mov	r0, r5
 8005946:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800594a:	f000 b865 	b.w	8005a18 <_write_r>

0800594e <__sseek>:
 800594e:	b510      	push	{r4, lr}
 8005950:	460c      	mov	r4, r1
 8005952:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005956:	f000 f83b 	bl	80059d0 <_lseek_r>
 800595a:	1c43      	adds	r3, r0, #1
 800595c:	89a3      	ldrh	r3, [r4, #12]
 800595e:	bf15      	itete	ne
 8005960:	6560      	strne	r0, [r4, #84]	@ 0x54
 8005962:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8005966:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800596a:	81a3      	strheq	r3, [r4, #12]
 800596c:	bf18      	it	ne
 800596e:	81a3      	strhne	r3, [r4, #12]
 8005970:	bd10      	pop	{r4, pc}

08005972 <__sclose>:
 8005972:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005976:	f000 b81b 	b.w	80059b0 <_close_r>

0800597a <memset>:
 800597a:	4402      	add	r2, r0
 800597c:	4603      	mov	r3, r0
 800597e:	4293      	cmp	r3, r2
 8005980:	d100      	bne.n	8005984 <memset+0xa>
 8005982:	4770      	bx	lr
 8005984:	f803 1b01 	strb.w	r1, [r3], #1
 8005988:	e7f9      	b.n	800597e <memset+0x4>

0800598a <strncmp>:
 800598a:	b510      	push	{r4, lr}
 800598c:	b16a      	cbz	r2, 80059aa <strncmp+0x20>
 800598e:	3901      	subs	r1, #1
 8005990:	1884      	adds	r4, r0, r2
 8005992:	f810 2b01 	ldrb.w	r2, [r0], #1
 8005996:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 800599a:	429a      	cmp	r2, r3
 800599c:	d103      	bne.n	80059a6 <strncmp+0x1c>
 800599e:	42a0      	cmp	r0, r4
 80059a0:	d001      	beq.n	80059a6 <strncmp+0x1c>
 80059a2:	2a00      	cmp	r2, #0
 80059a4:	d1f5      	bne.n	8005992 <strncmp+0x8>
 80059a6:	1ad0      	subs	r0, r2, r3
 80059a8:	bd10      	pop	{r4, pc}
 80059aa:	4610      	mov	r0, r2
 80059ac:	e7fc      	b.n	80059a8 <strncmp+0x1e>
	...

080059b0 <_close_r>:
 80059b0:	b538      	push	{r3, r4, r5, lr}
 80059b2:	4d06      	ldr	r5, [pc, #24]	@ (80059cc <_close_r+0x1c>)
 80059b4:	2300      	movs	r3, #0
 80059b6:	4604      	mov	r4, r0
 80059b8:	4608      	mov	r0, r1
 80059ba:	602b      	str	r3, [r5, #0]
 80059bc:	f7fc fa62 	bl	8001e84 <_close>
 80059c0:	1c43      	adds	r3, r0, #1
 80059c2:	d102      	bne.n	80059ca <_close_r+0x1a>
 80059c4:	682b      	ldr	r3, [r5, #0]
 80059c6:	b103      	cbz	r3, 80059ca <_close_r+0x1a>
 80059c8:	6023      	str	r3, [r4, #0]
 80059ca:	bd38      	pop	{r3, r4, r5, pc}
 80059cc:	20000688 	.word	0x20000688

080059d0 <_lseek_r>:
 80059d0:	b538      	push	{r3, r4, r5, lr}
 80059d2:	4d07      	ldr	r5, [pc, #28]	@ (80059f0 <_lseek_r+0x20>)
 80059d4:	4604      	mov	r4, r0
 80059d6:	4608      	mov	r0, r1
 80059d8:	4611      	mov	r1, r2
 80059da:	2200      	movs	r2, #0
 80059dc:	602a      	str	r2, [r5, #0]
 80059de:	461a      	mov	r2, r3
 80059e0:	f7fc fa77 	bl	8001ed2 <_lseek>
 80059e4:	1c43      	adds	r3, r0, #1
 80059e6:	d102      	bne.n	80059ee <_lseek_r+0x1e>
 80059e8:	682b      	ldr	r3, [r5, #0]
 80059ea:	b103      	cbz	r3, 80059ee <_lseek_r+0x1e>
 80059ec:	6023      	str	r3, [r4, #0]
 80059ee:	bd38      	pop	{r3, r4, r5, pc}
 80059f0:	20000688 	.word	0x20000688

080059f4 <_read_r>:
 80059f4:	b538      	push	{r3, r4, r5, lr}
 80059f6:	4d07      	ldr	r5, [pc, #28]	@ (8005a14 <_read_r+0x20>)
 80059f8:	4604      	mov	r4, r0
 80059fa:	4608      	mov	r0, r1
 80059fc:	4611      	mov	r1, r2
 80059fe:	2200      	movs	r2, #0
 8005a00:	602a      	str	r2, [r5, #0]
 8005a02:	461a      	mov	r2, r3
 8005a04:	f7fc fa05 	bl	8001e12 <_read>
 8005a08:	1c43      	adds	r3, r0, #1
 8005a0a:	d102      	bne.n	8005a12 <_read_r+0x1e>
 8005a0c:	682b      	ldr	r3, [r5, #0]
 8005a0e:	b103      	cbz	r3, 8005a12 <_read_r+0x1e>
 8005a10:	6023      	str	r3, [r4, #0]
 8005a12:	bd38      	pop	{r3, r4, r5, pc}
 8005a14:	20000688 	.word	0x20000688

08005a18 <_write_r>:
 8005a18:	b538      	push	{r3, r4, r5, lr}
 8005a1a:	4d07      	ldr	r5, [pc, #28]	@ (8005a38 <_write_r+0x20>)
 8005a1c:	4604      	mov	r4, r0
 8005a1e:	4608      	mov	r0, r1
 8005a20:	4611      	mov	r1, r2
 8005a22:	2200      	movs	r2, #0
 8005a24:	602a      	str	r2, [r5, #0]
 8005a26:	461a      	mov	r2, r3
 8005a28:	f7fc fa10 	bl	8001e4c <_write>
 8005a2c:	1c43      	adds	r3, r0, #1
 8005a2e:	d102      	bne.n	8005a36 <_write_r+0x1e>
 8005a30:	682b      	ldr	r3, [r5, #0]
 8005a32:	b103      	cbz	r3, 8005a36 <_write_r+0x1e>
 8005a34:	6023      	str	r3, [r4, #0]
 8005a36:	bd38      	pop	{r3, r4, r5, pc}
 8005a38:	20000688 	.word	0x20000688

08005a3c <__errno>:
 8005a3c:	4b01      	ldr	r3, [pc, #4]	@ (8005a44 <__errno+0x8>)
 8005a3e:	6818      	ldr	r0, [r3, #0]
 8005a40:	4770      	bx	lr
 8005a42:	bf00      	nop
 8005a44:	200001f4 	.word	0x200001f4

08005a48 <__libc_init_array>:
 8005a48:	b570      	push	{r4, r5, r6, lr}
 8005a4a:	4d0d      	ldr	r5, [pc, #52]	@ (8005a80 <__libc_init_array+0x38>)
 8005a4c:	4c0d      	ldr	r4, [pc, #52]	@ (8005a84 <__libc_init_array+0x3c>)
 8005a4e:	1b64      	subs	r4, r4, r5
 8005a50:	10a4      	asrs	r4, r4, #2
 8005a52:	2600      	movs	r6, #0
 8005a54:	42a6      	cmp	r6, r4
 8005a56:	d109      	bne.n	8005a6c <__libc_init_array+0x24>
 8005a58:	4d0b      	ldr	r5, [pc, #44]	@ (8005a88 <__libc_init_array+0x40>)
 8005a5a:	4c0c      	ldr	r4, [pc, #48]	@ (8005a8c <__libc_init_array+0x44>)
 8005a5c:	f001 fe68 	bl	8007730 <_init>
 8005a60:	1b64      	subs	r4, r4, r5
 8005a62:	10a4      	asrs	r4, r4, #2
 8005a64:	2600      	movs	r6, #0
 8005a66:	42a6      	cmp	r6, r4
 8005a68:	d105      	bne.n	8005a76 <__libc_init_array+0x2e>
 8005a6a:	bd70      	pop	{r4, r5, r6, pc}
 8005a6c:	f855 3b04 	ldr.w	r3, [r5], #4
 8005a70:	4798      	blx	r3
 8005a72:	3601      	adds	r6, #1
 8005a74:	e7ee      	b.n	8005a54 <__libc_init_array+0xc>
 8005a76:	f855 3b04 	ldr.w	r3, [r5], #4
 8005a7a:	4798      	blx	r3
 8005a7c:	3601      	adds	r6, #1
 8005a7e:	e7f2      	b.n	8005a66 <__libc_init_array+0x1e>
 8005a80:	08007cd8 	.word	0x08007cd8
 8005a84:	08007cd8 	.word	0x08007cd8
 8005a88:	08007cd8 	.word	0x08007cd8
 8005a8c:	08007cdc 	.word	0x08007cdc

08005a90 <__retarget_lock_init_recursive>:
 8005a90:	4770      	bx	lr

08005a92 <__retarget_lock_acquire_recursive>:
 8005a92:	4770      	bx	lr

08005a94 <__retarget_lock_release_recursive>:
 8005a94:	4770      	bx	lr

08005a96 <memcpy>:
 8005a96:	440a      	add	r2, r1
 8005a98:	4291      	cmp	r1, r2
 8005a9a:	f100 33ff 	add.w	r3, r0, #4294967295
 8005a9e:	d100      	bne.n	8005aa2 <memcpy+0xc>
 8005aa0:	4770      	bx	lr
 8005aa2:	b510      	push	{r4, lr}
 8005aa4:	f811 4b01 	ldrb.w	r4, [r1], #1
 8005aa8:	f803 4f01 	strb.w	r4, [r3, #1]!
 8005aac:	4291      	cmp	r1, r2
 8005aae:	d1f9      	bne.n	8005aa4 <memcpy+0xe>
 8005ab0:	bd10      	pop	{r4, pc}
 8005ab2:	0000      	movs	r0, r0
 8005ab4:	0000      	movs	r0, r0
	...

08005ab8 <nan>:
 8005ab8:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 8005ac0 <nan+0x8>
 8005abc:	4770      	bx	lr
 8005abe:	bf00      	nop
 8005ac0:	00000000 	.word	0x00000000
 8005ac4:	7ff80000 	.word	0x7ff80000

08005ac8 <_free_r>:
 8005ac8:	b538      	push	{r3, r4, r5, lr}
 8005aca:	4605      	mov	r5, r0
 8005acc:	2900      	cmp	r1, #0
 8005ace:	d041      	beq.n	8005b54 <_free_r+0x8c>
 8005ad0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005ad4:	1f0c      	subs	r4, r1, #4
 8005ad6:	2b00      	cmp	r3, #0
 8005ad8:	bfb8      	it	lt
 8005ada:	18e4      	addlt	r4, r4, r3
 8005adc:	f000 fc2c 	bl	8006338 <__malloc_lock>
 8005ae0:	4a1d      	ldr	r2, [pc, #116]	@ (8005b58 <_free_r+0x90>)
 8005ae2:	6813      	ldr	r3, [r2, #0]
 8005ae4:	b933      	cbnz	r3, 8005af4 <_free_r+0x2c>
 8005ae6:	6063      	str	r3, [r4, #4]
 8005ae8:	6014      	str	r4, [r2, #0]
 8005aea:	4628      	mov	r0, r5
 8005aec:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8005af0:	f000 bc28 	b.w	8006344 <__malloc_unlock>
 8005af4:	42a3      	cmp	r3, r4
 8005af6:	d908      	bls.n	8005b0a <_free_r+0x42>
 8005af8:	6820      	ldr	r0, [r4, #0]
 8005afa:	1821      	adds	r1, r4, r0
 8005afc:	428b      	cmp	r3, r1
 8005afe:	bf01      	itttt	eq
 8005b00:	6819      	ldreq	r1, [r3, #0]
 8005b02:	685b      	ldreq	r3, [r3, #4]
 8005b04:	1809      	addeq	r1, r1, r0
 8005b06:	6021      	streq	r1, [r4, #0]
 8005b08:	e7ed      	b.n	8005ae6 <_free_r+0x1e>
 8005b0a:	461a      	mov	r2, r3
 8005b0c:	685b      	ldr	r3, [r3, #4]
 8005b0e:	b10b      	cbz	r3, 8005b14 <_free_r+0x4c>
 8005b10:	42a3      	cmp	r3, r4
 8005b12:	d9fa      	bls.n	8005b0a <_free_r+0x42>
 8005b14:	6811      	ldr	r1, [r2, #0]
 8005b16:	1850      	adds	r0, r2, r1
 8005b18:	42a0      	cmp	r0, r4
 8005b1a:	d10b      	bne.n	8005b34 <_free_r+0x6c>
 8005b1c:	6820      	ldr	r0, [r4, #0]
 8005b1e:	4401      	add	r1, r0
 8005b20:	1850      	adds	r0, r2, r1
 8005b22:	4283      	cmp	r3, r0
 8005b24:	6011      	str	r1, [r2, #0]
 8005b26:	d1e0      	bne.n	8005aea <_free_r+0x22>
 8005b28:	6818      	ldr	r0, [r3, #0]
 8005b2a:	685b      	ldr	r3, [r3, #4]
 8005b2c:	6053      	str	r3, [r2, #4]
 8005b2e:	4408      	add	r0, r1
 8005b30:	6010      	str	r0, [r2, #0]
 8005b32:	e7da      	b.n	8005aea <_free_r+0x22>
 8005b34:	d902      	bls.n	8005b3c <_free_r+0x74>
 8005b36:	230c      	movs	r3, #12
 8005b38:	602b      	str	r3, [r5, #0]
 8005b3a:	e7d6      	b.n	8005aea <_free_r+0x22>
 8005b3c:	6820      	ldr	r0, [r4, #0]
 8005b3e:	1821      	adds	r1, r4, r0
 8005b40:	428b      	cmp	r3, r1
 8005b42:	bf04      	itt	eq
 8005b44:	6819      	ldreq	r1, [r3, #0]
 8005b46:	685b      	ldreq	r3, [r3, #4]
 8005b48:	6063      	str	r3, [r4, #4]
 8005b4a:	bf04      	itt	eq
 8005b4c:	1809      	addeq	r1, r1, r0
 8005b4e:	6021      	streq	r1, [r4, #0]
 8005b50:	6054      	str	r4, [r2, #4]
 8005b52:	e7ca      	b.n	8005aea <_free_r+0x22>
 8005b54:	bd38      	pop	{r3, r4, r5, pc}
 8005b56:	bf00      	nop
 8005b58:	20000694 	.word	0x20000694

08005b5c <rshift>:
 8005b5c:	6903      	ldr	r3, [r0, #16]
 8005b5e:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 8005b62:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8005b66:	ea4f 1261 	mov.w	r2, r1, asr #5
 8005b6a:	f100 0414 	add.w	r4, r0, #20
 8005b6e:	dd45      	ble.n	8005bfc <rshift+0xa0>
 8005b70:	f011 011f 	ands.w	r1, r1, #31
 8005b74:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 8005b78:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 8005b7c:	d10c      	bne.n	8005b98 <rshift+0x3c>
 8005b7e:	f100 0710 	add.w	r7, r0, #16
 8005b82:	4629      	mov	r1, r5
 8005b84:	42b1      	cmp	r1, r6
 8005b86:	d334      	bcc.n	8005bf2 <rshift+0x96>
 8005b88:	1a9b      	subs	r3, r3, r2
 8005b8a:	009b      	lsls	r3, r3, #2
 8005b8c:	1eea      	subs	r2, r5, #3
 8005b8e:	4296      	cmp	r6, r2
 8005b90:	bf38      	it	cc
 8005b92:	2300      	movcc	r3, #0
 8005b94:	4423      	add	r3, r4
 8005b96:	e015      	b.n	8005bc4 <rshift+0x68>
 8005b98:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 8005b9c:	f1c1 0820 	rsb	r8, r1, #32
 8005ba0:	40cf      	lsrs	r7, r1
 8005ba2:	f105 0e04 	add.w	lr, r5, #4
 8005ba6:	46a1      	mov	r9, r4
 8005ba8:	4576      	cmp	r6, lr
 8005baa:	46f4      	mov	ip, lr
 8005bac:	d815      	bhi.n	8005bda <rshift+0x7e>
 8005bae:	1a9a      	subs	r2, r3, r2
 8005bb0:	0092      	lsls	r2, r2, #2
 8005bb2:	3a04      	subs	r2, #4
 8005bb4:	3501      	adds	r5, #1
 8005bb6:	42ae      	cmp	r6, r5
 8005bb8:	bf38      	it	cc
 8005bba:	2200      	movcc	r2, #0
 8005bbc:	18a3      	adds	r3, r4, r2
 8005bbe:	50a7      	str	r7, [r4, r2]
 8005bc0:	b107      	cbz	r7, 8005bc4 <rshift+0x68>
 8005bc2:	3304      	adds	r3, #4
 8005bc4:	1b1a      	subs	r2, r3, r4
 8005bc6:	42a3      	cmp	r3, r4
 8005bc8:	ea4f 02a2 	mov.w	r2, r2, asr #2
 8005bcc:	bf08      	it	eq
 8005bce:	2300      	moveq	r3, #0
 8005bd0:	6102      	str	r2, [r0, #16]
 8005bd2:	bf08      	it	eq
 8005bd4:	6143      	streq	r3, [r0, #20]
 8005bd6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8005bda:	f8dc c000 	ldr.w	ip, [ip]
 8005bde:	fa0c fc08 	lsl.w	ip, ip, r8
 8005be2:	ea4c 0707 	orr.w	r7, ip, r7
 8005be6:	f849 7b04 	str.w	r7, [r9], #4
 8005bea:	f85e 7b04 	ldr.w	r7, [lr], #4
 8005bee:	40cf      	lsrs	r7, r1
 8005bf0:	e7da      	b.n	8005ba8 <rshift+0x4c>
 8005bf2:	f851 cb04 	ldr.w	ip, [r1], #4
 8005bf6:	f847 cf04 	str.w	ip, [r7, #4]!
 8005bfa:	e7c3      	b.n	8005b84 <rshift+0x28>
 8005bfc:	4623      	mov	r3, r4
 8005bfe:	e7e1      	b.n	8005bc4 <rshift+0x68>

08005c00 <__hexdig_fun>:
 8005c00:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 8005c04:	2b09      	cmp	r3, #9
 8005c06:	d802      	bhi.n	8005c0e <__hexdig_fun+0xe>
 8005c08:	3820      	subs	r0, #32
 8005c0a:	b2c0      	uxtb	r0, r0
 8005c0c:	4770      	bx	lr
 8005c0e:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 8005c12:	2b05      	cmp	r3, #5
 8005c14:	d801      	bhi.n	8005c1a <__hexdig_fun+0x1a>
 8005c16:	3847      	subs	r0, #71	@ 0x47
 8005c18:	e7f7      	b.n	8005c0a <__hexdig_fun+0xa>
 8005c1a:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 8005c1e:	2b05      	cmp	r3, #5
 8005c20:	d801      	bhi.n	8005c26 <__hexdig_fun+0x26>
 8005c22:	3827      	subs	r0, #39	@ 0x27
 8005c24:	e7f1      	b.n	8005c0a <__hexdig_fun+0xa>
 8005c26:	2000      	movs	r0, #0
 8005c28:	4770      	bx	lr
	...

08005c2c <__gethex>:
 8005c2c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005c30:	b085      	sub	sp, #20
 8005c32:	468a      	mov	sl, r1
 8005c34:	9302      	str	r3, [sp, #8]
 8005c36:	680b      	ldr	r3, [r1, #0]
 8005c38:	9001      	str	r0, [sp, #4]
 8005c3a:	4690      	mov	r8, r2
 8005c3c:	1c9c      	adds	r4, r3, #2
 8005c3e:	46a1      	mov	r9, r4
 8005c40:	f814 0b01 	ldrb.w	r0, [r4], #1
 8005c44:	2830      	cmp	r0, #48	@ 0x30
 8005c46:	d0fa      	beq.n	8005c3e <__gethex+0x12>
 8005c48:	eba9 0303 	sub.w	r3, r9, r3
 8005c4c:	f1a3 0b02 	sub.w	fp, r3, #2
 8005c50:	f7ff ffd6 	bl	8005c00 <__hexdig_fun>
 8005c54:	4605      	mov	r5, r0
 8005c56:	2800      	cmp	r0, #0
 8005c58:	d168      	bne.n	8005d2c <__gethex+0x100>
 8005c5a:	49a0      	ldr	r1, [pc, #640]	@ (8005edc <__gethex+0x2b0>)
 8005c5c:	2201      	movs	r2, #1
 8005c5e:	4648      	mov	r0, r9
 8005c60:	f7ff fe93 	bl	800598a <strncmp>
 8005c64:	4607      	mov	r7, r0
 8005c66:	2800      	cmp	r0, #0
 8005c68:	d167      	bne.n	8005d3a <__gethex+0x10e>
 8005c6a:	f899 0001 	ldrb.w	r0, [r9, #1]
 8005c6e:	4626      	mov	r6, r4
 8005c70:	f7ff ffc6 	bl	8005c00 <__hexdig_fun>
 8005c74:	2800      	cmp	r0, #0
 8005c76:	d062      	beq.n	8005d3e <__gethex+0x112>
 8005c78:	4623      	mov	r3, r4
 8005c7a:	7818      	ldrb	r0, [r3, #0]
 8005c7c:	2830      	cmp	r0, #48	@ 0x30
 8005c7e:	4699      	mov	r9, r3
 8005c80:	f103 0301 	add.w	r3, r3, #1
 8005c84:	d0f9      	beq.n	8005c7a <__gethex+0x4e>
 8005c86:	f7ff ffbb 	bl	8005c00 <__hexdig_fun>
 8005c8a:	fab0 f580 	clz	r5, r0
 8005c8e:	096d      	lsrs	r5, r5, #5
 8005c90:	f04f 0b01 	mov.w	fp, #1
 8005c94:	464a      	mov	r2, r9
 8005c96:	4616      	mov	r6, r2
 8005c98:	3201      	adds	r2, #1
 8005c9a:	7830      	ldrb	r0, [r6, #0]
 8005c9c:	f7ff ffb0 	bl	8005c00 <__hexdig_fun>
 8005ca0:	2800      	cmp	r0, #0
 8005ca2:	d1f8      	bne.n	8005c96 <__gethex+0x6a>
 8005ca4:	498d      	ldr	r1, [pc, #564]	@ (8005edc <__gethex+0x2b0>)
 8005ca6:	2201      	movs	r2, #1
 8005ca8:	4630      	mov	r0, r6
 8005caa:	f7ff fe6e 	bl	800598a <strncmp>
 8005cae:	2800      	cmp	r0, #0
 8005cb0:	d13f      	bne.n	8005d32 <__gethex+0x106>
 8005cb2:	b944      	cbnz	r4, 8005cc6 <__gethex+0x9a>
 8005cb4:	1c74      	adds	r4, r6, #1
 8005cb6:	4622      	mov	r2, r4
 8005cb8:	4616      	mov	r6, r2
 8005cba:	3201      	adds	r2, #1
 8005cbc:	7830      	ldrb	r0, [r6, #0]
 8005cbe:	f7ff ff9f 	bl	8005c00 <__hexdig_fun>
 8005cc2:	2800      	cmp	r0, #0
 8005cc4:	d1f8      	bne.n	8005cb8 <__gethex+0x8c>
 8005cc6:	1ba4      	subs	r4, r4, r6
 8005cc8:	00a7      	lsls	r7, r4, #2
 8005cca:	7833      	ldrb	r3, [r6, #0]
 8005ccc:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 8005cd0:	2b50      	cmp	r3, #80	@ 0x50
 8005cd2:	d13e      	bne.n	8005d52 <__gethex+0x126>
 8005cd4:	7873      	ldrb	r3, [r6, #1]
 8005cd6:	2b2b      	cmp	r3, #43	@ 0x2b
 8005cd8:	d033      	beq.n	8005d42 <__gethex+0x116>
 8005cda:	2b2d      	cmp	r3, #45	@ 0x2d
 8005cdc:	d034      	beq.n	8005d48 <__gethex+0x11c>
 8005cde:	1c71      	adds	r1, r6, #1
 8005ce0:	2400      	movs	r4, #0
 8005ce2:	7808      	ldrb	r0, [r1, #0]
 8005ce4:	f7ff ff8c 	bl	8005c00 <__hexdig_fun>
 8005ce8:	1e43      	subs	r3, r0, #1
 8005cea:	b2db      	uxtb	r3, r3
 8005cec:	2b18      	cmp	r3, #24
 8005cee:	d830      	bhi.n	8005d52 <__gethex+0x126>
 8005cf0:	f1a0 0210 	sub.w	r2, r0, #16
 8005cf4:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 8005cf8:	f7ff ff82 	bl	8005c00 <__hexdig_fun>
 8005cfc:	f100 3cff 	add.w	ip, r0, #4294967295
 8005d00:	fa5f fc8c 	uxtb.w	ip, ip
 8005d04:	f1bc 0f18 	cmp.w	ip, #24
 8005d08:	f04f 030a 	mov.w	r3, #10
 8005d0c:	d91e      	bls.n	8005d4c <__gethex+0x120>
 8005d0e:	b104      	cbz	r4, 8005d12 <__gethex+0xe6>
 8005d10:	4252      	negs	r2, r2
 8005d12:	4417      	add	r7, r2
 8005d14:	f8ca 1000 	str.w	r1, [sl]
 8005d18:	b1ed      	cbz	r5, 8005d56 <__gethex+0x12a>
 8005d1a:	f1bb 0f00 	cmp.w	fp, #0
 8005d1e:	bf0c      	ite	eq
 8005d20:	2506      	moveq	r5, #6
 8005d22:	2500      	movne	r5, #0
 8005d24:	4628      	mov	r0, r5
 8005d26:	b005      	add	sp, #20
 8005d28:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005d2c:	2500      	movs	r5, #0
 8005d2e:	462c      	mov	r4, r5
 8005d30:	e7b0      	b.n	8005c94 <__gethex+0x68>
 8005d32:	2c00      	cmp	r4, #0
 8005d34:	d1c7      	bne.n	8005cc6 <__gethex+0x9a>
 8005d36:	4627      	mov	r7, r4
 8005d38:	e7c7      	b.n	8005cca <__gethex+0x9e>
 8005d3a:	464e      	mov	r6, r9
 8005d3c:	462f      	mov	r7, r5
 8005d3e:	2501      	movs	r5, #1
 8005d40:	e7c3      	b.n	8005cca <__gethex+0x9e>
 8005d42:	2400      	movs	r4, #0
 8005d44:	1cb1      	adds	r1, r6, #2
 8005d46:	e7cc      	b.n	8005ce2 <__gethex+0xb6>
 8005d48:	2401      	movs	r4, #1
 8005d4a:	e7fb      	b.n	8005d44 <__gethex+0x118>
 8005d4c:	fb03 0002 	mla	r0, r3, r2, r0
 8005d50:	e7ce      	b.n	8005cf0 <__gethex+0xc4>
 8005d52:	4631      	mov	r1, r6
 8005d54:	e7de      	b.n	8005d14 <__gethex+0xe8>
 8005d56:	eba6 0309 	sub.w	r3, r6, r9
 8005d5a:	3b01      	subs	r3, #1
 8005d5c:	4629      	mov	r1, r5
 8005d5e:	2b07      	cmp	r3, #7
 8005d60:	dc0a      	bgt.n	8005d78 <__gethex+0x14c>
 8005d62:	9801      	ldr	r0, [sp, #4]
 8005d64:	f000 faf4 	bl	8006350 <_Balloc>
 8005d68:	4604      	mov	r4, r0
 8005d6a:	b940      	cbnz	r0, 8005d7e <__gethex+0x152>
 8005d6c:	4b5c      	ldr	r3, [pc, #368]	@ (8005ee0 <__gethex+0x2b4>)
 8005d6e:	4602      	mov	r2, r0
 8005d70:	21e4      	movs	r1, #228	@ 0xe4
 8005d72:	485c      	ldr	r0, [pc, #368]	@ (8005ee4 <__gethex+0x2b8>)
 8005d74:	f001 f860 	bl	8006e38 <__assert_func>
 8005d78:	3101      	adds	r1, #1
 8005d7a:	105b      	asrs	r3, r3, #1
 8005d7c:	e7ef      	b.n	8005d5e <__gethex+0x132>
 8005d7e:	f100 0a14 	add.w	sl, r0, #20
 8005d82:	2300      	movs	r3, #0
 8005d84:	4655      	mov	r5, sl
 8005d86:	469b      	mov	fp, r3
 8005d88:	45b1      	cmp	r9, r6
 8005d8a:	d337      	bcc.n	8005dfc <__gethex+0x1d0>
 8005d8c:	f845 bb04 	str.w	fp, [r5], #4
 8005d90:	eba5 050a 	sub.w	r5, r5, sl
 8005d94:	10ad      	asrs	r5, r5, #2
 8005d96:	6125      	str	r5, [r4, #16]
 8005d98:	4658      	mov	r0, fp
 8005d9a:	f000 fbcb 	bl	8006534 <__hi0bits>
 8005d9e:	016d      	lsls	r5, r5, #5
 8005da0:	f8d8 6000 	ldr.w	r6, [r8]
 8005da4:	1a2d      	subs	r5, r5, r0
 8005da6:	42b5      	cmp	r5, r6
 8005da8:	dd54      	ble.n	8005e54 <__gethex+0x228>
 8005daa:	1bad      	subs	r5, r5, r6
 8005dac:	4629      	mov	r1, r5
 8005dae:	4620      	mov	r0, r4
 8005db0:	f000 ff57 	bl	8006c62 <__any_on>
 8005db4:	4681      	mov	r9, r0
 8005db6:	b178      	cbz	r0, 8005dd8 <__gethex+0x1ac>
 8005db8:	1e6b      	subs	r3, r5, #1
 8005dba:	1159      	asrs	r1, r3, #5
 8005dbc:	f003 021f 	and.w	r2, r3, #31
 8005dc0:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 8005dc4:	f04f 0901 	mov.w	r9, #1
 8005dc8:	fa09 f202 	lsl.w	r2, r9, r2
 8005dcc:	420a      	tst	r2, r1
 8005dce:	d003      	beq.n	8005dd8 <__gethex+0x1ac>
 8005dd0:	454b      	cmp	r3, r9
 8005dd2:	dc36      	bgt.n	8005e42 <__gethex+0x216>
 8005dd4:	f04f 0902 	mov.w	r9, #2
 8005dd8:	4629      	mov	r1, r5
 8005dda:	4620      	mov	r0, r4
 8005ddc:	f7ff febe 	bl	8005b5c <rshift>
 8005de0:	442f      	add	r7, r5
 8005de2:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8005de6:	42bb      	cmp	r3, r7
 8005de8:	da42      	bge.n	8005e70 <__gethex+0x244>
 8005dea:	9801      	ldr	r0, [sp, #4]
 8005dec:	4621      	mov	r1, r4
 8005dee:	f000 faef 	bl	80063d0 <_Bfree>
 8005df2:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8005df4:	2300      	movs	r3, #0
 8005df6:	6013      	str	r3, [r2, #0]
 8005df8:	25a3      	movs	r5, #163	@ 0xa3
 8005dfa:	e793      	b.n	8005d24 <__gethex+0xf8>
 8005dfc:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 8005e00:	2a2e      	cmp	r2, #46	@ 0x2e
 8005e02:	d012      	beq.n	8005e2a <__gethex+0x1fe>
 8005e04:	2b20      	cmp	r3, #32
 8005e06:	d104      	bne.n	8005e12 <__gethex+0x1e6>
 8005e08:	f845 bb04 	str.w	fp, [r5], #4
 8005e0c:	f04f 0b00 	mov.w	fp, #0
 8005e10:	465b      	mov	r3, fp
 8005e12:	7830      	ldrb	r0, [r6, #0]
 8005e14:	9303      	str	r3, [sp, #12]
 8005e16:	f7ff fef3 	bl	8005c00 <__hexdig_fun>
 8005e1a:	9b03      	ldr	r3, [sp, #12]
 8005e1c:	f000 000f 	and.w	r0, r0, #15
 8005e20:	4098      	lsls	r0, r3
 8005e22:	ea4b 0b00 	orr.w	fp, fp, r0
 8005e26:	3304      	adds	r3, #4
 8005e28:	e7ae      	b.n	8005d88 <__gethex+0x15c>
 8005e2a:	45b1      	cmp	r9, r6
 8005e2c:	d8ea      	bhi.n	8005e04 <__gethex+0x1d8>
 8005e2e:	492b      	ldr	r1, [pc, #172]	@ (8005edc <__gethex+0x2b0>)
 8005e30:	9303      	str	r3, [sp, #12]
 8005e32:	2201      	movs	r2, #1
 8005e34:	4630      	mov	r0, r6
 8005e36:	f7ff fda8 	bl	800598a <strncmp>
 8005e3a:	9b03      	ldr	r3, [sp, #12]
 8005e3c:	2800      	cmp	r0, #0
 8005e3e:	d1e1      	bne.n	8005e04 <__gethex+0x1d8>
 8005e40:	e7a2      	b.n	8005d88 <__gethex+0x15c>
 8005e42:	1ea9      	subs	r1, r5, #2
 8005e44:	4620      	mov	r0, r4
 8005e46:	f000 ff0c 	bl	8006c62 <__any_on>
 8005e4a:	2800      	cmp	r0, #0
 8005e4c:	d0c2      	beq.n	8005dd4 <__gethex+0x1a8>
 8005e4e:	f04f 0903 	mov.w	r9, #3
 8005e52:	e7c1      	b.n	8005dd8 <__gethex+0x1ac>
 8005e54:	da09      	bge.n	8005e6a <__gethex+0x23e>
 8005e56:	1b75      	subs	r5, r6, r5
 8005e58:	4621      	mov	r1, r4
 8005e5a:	9801      	ldr	r0, [sp, #4]
 8005e5c:	462a      	mov	r2, r5
 8005e5e:	f000 fcc7 	bl	80067f0 <__lshift>
 8005e62:	1b7f      	subs	r7, r7, r5
 8005e64:	4604      	mov	r4, r0
 8005e66:	f100 0a14 	add.w	sl, r0, #20
 8005e6a:	f04f 0900 	mov.w	r9, #0
 8005e6e:	e7b8      	b.n	8005de2 <__gethex+0x1b6>
 8005e70:	f8d8 5004 	ldr.w	r5, [r8, #4]
 8005e74:	42bd      	cmp	r5, r7
 8005e76:	dd6f      	ble.n	8005f58 <__gethex+0x32c>
 8005e78:	1bed      	subs	r5, r5, r7
 8005e7a:	42ae      	cmp	r6, r5
 8005e7c:	dc34      	bgt.n	8005ee8 <__gethex+0x2bc>
 8005e7e:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8005e82:	2b02      	cmp	r3, #2
 8005e84:	d022      	beq.n	8005ecc <__gethex+0x2a0>
 8005e86:	2b03      	cmp	r3, #3
 8005e88:	d024      	beq.n	8005ed4 <__gethex+0x2a8>
 8005e8a:	2b01      	cmp	r3, #1
 8005e8c:	d115      	bne.n	8005eba <__gethex+0x28e>
 8005e8e:	42ae      	cmp	r6, r5
 8005e90:	d113      	bne.n	8005eba <__gethex+0x28e>
 8005e92:	2e01      	cmp	r6, #1
 8005e94:	d10b      	bne.n	8005eae <__gethex+0x282>
 8005e96:	9a02      	ldr	r2, [sp, #8]
 8005e98:	f8d8 3004 	ldr.w	r3, [r8, #4]
 8005e9c:	6013      	str	r3, [r2, #0]
 8005e9e:	2301      	movs	r3, #1
 8005ea0:	6123      	str	r3, [r4, #16]
 8005ea2:	f8ca 3000 	str.w	r3, [sl]
 8005ea6:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8005ea8:	2562      	movs	r5, #98	@ 0x62
 8005eaa:	601c      	str	r4, [r3, #0]
 8005eac:	e73a      	b.n	8005d24 <__gethex+0xf8>
 8005eae:	1e71      	subs	r1, r6, #1
 8005eb0:	4620      	mov	r0, r4
 8005eb2:	f000 fed6 	bl	8006c62 <__any_on>
 8005eb6:	2800      	cmp	r0, #0
 8005eb8:	d1ed      	bne.n	8005e96 <__gethex+0x26a>
 8005eba:	9801      	ldr	r0, [sp, #4]
 8005ebc:	4621      	mov	r1, r4
 8005ebe:	f000 fa87 	bl	80063d0 <_Bfree>
 8005ec2:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8005ec4:	2300      	movs	r3, #0
 8005ec6:	6013      	str	r3, [r2, #0]
 8005ec8:	2550      	movs	r5, #80	@ 0x50
 8005eca:	e72b      	b.n	8005d24 <__gethex+0xf8>
 8005ecc:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8005ece:	2b00      	cmp	r3, #0
 8005ed0:	d1f3      	bne.n	8005eba <__gethex+0x28e>
 8005ed2:	e7e0      	b.n	8005e96 <__gethex+0x26a>
 8005ed4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8005ed6:	2b00      	cmp	r3, #0
 8005ed8:	d1dd      	bne.n	8005e96 <__gethex+0x26a>
 8005eda:	e7ee      	b.n	8005eba <__gethex+0x28e>
 8005edc:	08007918 	.word	0x08007918
 8005ee0:	0800792e 	.word	0x0800792e
 8005ee4:	0800793f 	.word	0x0800793f
 8005ee8:	1e6f      	subs	r7, r5, #1
 8005eea:	f1b9 0f00 	cmp.w	r9, #0
 8005eee:	d130      	bne.n	8005f52 <__gethex+0x326>
 8005ef0:	b127      	cbz	r7, 8005efc <__gethex+0x2d0>
 8005ef2:	4639      	mov	r1, r7
 8005ef4:	4620      	mov	r0, r4
 8005ef6:	f000 feb4 	bl	8006c62 <__any_on>
 8005efa:	4681      	mov	r9, r0
 8005efc:	117a      	asrs	r2, r7, #5
 8005efe:	2301      	movs	r3, #1
 8005f00:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 8005f04:	f007 071f 	and.w	r7, r7, #31
 8005f08:	40bb      	lsls	r3, r7
 8005f0a:	4213      	tst	r3, r2
 8005f0c:	4629      	mov	r1, r5
 8005f0e:	4620      	mov	r0, r4
 8005f10:	bf18      	it	ne
 8005f12:	f049 0902 	orrne.w	r9, r9, #2
 8005f16:	f7ff fe21 	bl	8005b5c <rshift>
 8005f1a:	f8d8 7004 	ldr.w	r7, [r8, #4]
 8005f1e:	1b76      	subs	r6, r6, r5
 8005f20:	2502      	movs	r5, #2
 8005f22:	f1b9 0f00 	cmp.w	r9, #0
 8005f26:	d047      	beq.n	8005fb8 <__gethex+0x38c>
 8005f28:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8005f2c:	2b02      	cmp	r3, #2
 8005f2e:	d015      	beq.n	8005f5c <__gethex+0x330>
 8005f30:	2b03      	cmp	r3, #3
 8005f32:	d017      	beq.n	8005f64 <__gethex+0x338>
 8005f34:	2b01      	cmp	r3, #1
 8005f36:	d109      	bne.n	8005f4c <__gethex+0x320>
 8005f38:	f019 0f02 	tst.w	r9, #2
 8005f3c:	d006      	beq.n	8005f4c <__gethex+0x320>
 8005f3e:	f8da 3000 	ldr.w	r3, [sl]
 8005f42:	ea49 0903 	orr.w	r9, r9, r3
 8005f46:	f019 0f01 	tst.w	r9, #1
 8005f4a:	d10e      	bne.n	8005f6a <__gethex+0x33e>
 8005f4c:	f045 0510 	orr.w	r5, r5, #16
 8005f50:	e032      	b.n	8005fb8 <__gethex+0x38c>
 8005f52:	f04f 0901 	mov.w	r9, #1
 8005f56:	e7d1      	b.n	8005efc <__gethex+0x2d0>
 8005f58:	2501      	movs	r5, #1
 8005f5a:	e7e2      	b.n	8005f22 <__gethex+0x2f6>
 8005f5c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8005f5e:	f1c3 0301 	rsb	r3, r3, #1
 8005f62:	930f      	str	r3, [sp, #60]	@ 0x3c
 8005f64:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8005f66:	2b00      	cmp	r3, #0
 8005f68:	d0f0      	beq.n	8005f4c <__gethex+0x320>
 8005f6a:	f8d4 b010 	ldr.w	fp, [r4, #16]
 8005f6e:	f104 0314 	add.w	r3, r4, #20
 8005f72:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 8005f76:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 8005f7a:	f04f 0c00 	mov.w	ip, #0
 8005f7e:	4618      	mov	r0, r3
 8005f80:	f853 2b04 	ldr.w	r2, [r3], #4
 8005f84:	f1b2 3fff 	cmp.w	r2, #4294967295
 8005f88:	d01b      	beq.n	8005fc2 <__gethex+0x396>
 8005f8a:	3201      	adds	r2, #1
 8005f8c:	6002      	str	r2, [r0, #0]
 8005f8e:	2d02      	cmp	r5, #2
 8005f90:	f104 0314 	add.w	r3, r4, #20
 8005f94:	d13c      	bne.n	8006010 <__gethex+0x3e4>
 8005f96:	f8d8 2000 	ldr.w	r2, [r8]
 8005f9a:	3a01      	subs	r2, #1
 8005f9c:	42b2      	cmp	r2, r6
 8005f9e:	d109      	bne.n	8005fb4 <__gethex+0x388>
 8005fa0:	1171      	asrs	r1, r6, #5
 8005fa2:	2201      	movs	r2, #1
 8005fa4:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8005fa8:	f006 061f 	and.w	r6, r6, #31
 8005fac:	fa02 f606 	lsl.w	r6, r2, r6
 8005fb0:	421e      	tst	r6, r3
 8005fb2:	d13a      	bne.n	800602a <__gethex+0x3fe>
 8005fb4:	f045 0520 	orr.w	r5, r5, #32
 8005fb8:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8005fba:	601c      	str	r4, [r3, #0]
 8005fbc:	9b02      	ldr	r3, [sp, #8]
 8005fbe:	601f      	str	r7, [r3, #0]
 8005fc0:	e6b0      	b.n	8005d24 <__gethex+0xf8>
 8005fc2:	4299      	cmp	r1, r3
 8005fc4:	f843 cc04 	str.w	ip, [r3, #-4]
 8005fc8:	d8d9      	bhi.n	8005f7e <__gethex+0x352>
 8005fca:	68a3      	ldr	r3, [r4, #8]
 8005fcc:	459b      	cmp	fp, r3
 8005fce:	db17      	blt.n	8006000 <__gethex+0x3d4>
 8005fd0:	6861      	ldr	r1, [r4, #4]
 8005fd2:	9801      	ldr	r0, [sp, #4]
 8005fd4:	3101      	adds	r1, #1
 8005fd6:	f000 f9bb 	bl	8006350 <_Balloc>
 8005fda:	4681      	mov	r9, r0
 8005fdc:	b918      	cbnz	r0, 8005fe6 <__gethex+0x3ba>
 8005fde:	4b1a      	ldr	r3, [pc, #104]	@ (8006048 <__gethex+0x41c>)
 8005fe0:	4602      	mov	r2, r0
 8005fe2:	2184      	movs	r1, #132	@ 0x84
 8005fe4:	e6c5      	b.n	8005d72 <__gethex+0x146>
 8005fe6:	6922      	ldr	r2, [r4, #16]
 8005fe8:	3202      	adds	r2, #2
 8005fea:	f104 010c 	add.w	r1, r4, #12
 8005fee:	0092      	lsls	r2, r2, #2
 8005ff0:	300c      	adds	r0, #12
 8005ff2:	f7ff fd50 	bl	8005a96 <memcpy>
 8005ff6:	4621      	mov	r1, r4
 8005ff8:	9801      	ldr	r0, [sp, #4]
 8005ffa:	f000 f9e9 	bl	80063d0 <_Bfree>
 8005ffe:	464c      	mov	r4, r9
 8006000:	6923      	ldr	r3, [r4, #16]
 8006002:	1c5a      	adds	r2, r3, #1
 8006004:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8006008:	6122      	str	r2, [r4, #16]
 800600a:	2201      	movs	r2, #1
 800600c:	615a      	str	r2, [r3, #20]
 800600e:	e7be      	b.n	8005f8e <__gethex+0x362>
 8006010:	6922      	ldr	r2, [r4, #16]
 8006012:	455a      	cmp	r2, fp
 8006014:	dd0b      	ble.n	800602e <__gethex+0x402>
 8006016:	2101      	movs	r1, #1
 8006018:	4620      	mov	r0, r4
 800601a:	f7ff fd9f 	bl	8005b5c <rshift>
 800601e:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8006022:	3701      	adds	r7, #1
 8006024:	42bb      	cmp	r3, r7
 8006026:	f6ff aee0 	blt.w	8005dea <__gethex+0x1be>
 800602a:	2501      	movs	r5, #1
 800602c:	e7c2      	b.n	8005fb4 <__gethex+0x388>
 800602e:	f016 061f 	ands.w	r6, r6, #31
 8006032:	d0fa      	beq.n	800602a <__gethex+0x3fe>
 8006034:	4453      	add	r3, sl
 8006036:	f1c6 0620 	rsb	r6, r6, #32
 800603a:	f853 0c04 	ldr.w	r0, [r3, #-4]
 800603e:	f000 fa79 	bl	8006534 <__hi0bits>
 8006042:	42b0      	cmp	r0, r6
 8006044:	dbe7      	blt.n	8006016 <__gethex+0x3ea>
 8006046:	e7f0      	b.n	800602a <__gethex+0x3fe>
 8006048:	0800792e 	.word	0x0800792e

0800604c <L_shift>:
 800604c:	f1c2 0208 	rsb	r2, r2, #8
 8006050:	0092      	lsls	r2, r2, #2
 8006052:	b570      	push	{r4, r5, r6, lr}
 8006054:	f1c2 0620 	rsb	r6, r2, #32
 8006058:	6843      	ldr	r3, [r0, #4]
 800605a:	6804      	ldr	r4, [r0, #0]
 800605c:	fa03 f506 	lsl.w	r5, r3, r6
 8006060:	432c      	orrs	r4, r5
 8006062:	40d3      	lsrs	r3, r2
 8006064:	6004      	str	r4, [r0, #0]
 8006066:	f840 3f04 	str.w	r3, [r0, #4]!
 800606a:	4288      	cmp	r0, r1
 800606c:	d3f4      	bcc.n	8006058 <L_shift+0xc>
 800606e:	bd70      	pop	{r4, r5, r6, pc}

08006070 <__match>:
 8006070:	b530      	push	{r4, r5, lr}
 8006072:	6803      	ldr	r3, [r0, #0]
 8006074:	3301      	adds	r3, #1
 8006076:	f811 4b01 	ldrb.w	r4, [r1], #1
 800607a:	b914      	cbnz	r4, 8006082 <__match+0x12>
 800607c:	6003      	str	r3, [r0, #0]
 800607e:	2001      	movs	r0, #1
 8006080:	bd30      	pop	{r4, r5, pc}
 8006082:	f813 2b01 	ldrb.w	r2, [r3], #1
 8006086:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 800608a:	2d19      	cmp	r5, #25
 800608c:	bf98      	it	ls
 800608e:	3220      	addls	r2, #32
 8006090:	42a2      	cmp	r2, r4
 8006092:	d0f0      	beq.n	8006076 <__match+0x6>
 8006094:	2000      	movs	r0, #0
 8006096:	e7f3      	b.n	8006080 <__match+0x10>

08006098 <__hexnan>:
 8006098:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800609c:	680b      	ldr	r3, [r1, #0]
 800609e:	6801      	ldr	r1, [r0, #0]
 80060a0:	115e      	asrs	r6, r3, #5
 80060a2:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 80060a6:	f013 031f 	ands.w	r3, r3, #31
 80060aa:	b087      	sub	sp, #28
 80060ac:	bf18      	it	ne
 80060ae:	3604      	addne	r6, #4
 80060b0:	2500      	movs	r5, #0
 80060b2:	1f37      	subs	r7, r6, #4
 80060b4:	4682      	mov	sl, r0
 80060b6:	4690      	mov	r8, r2
 80060b8:	9301      	str	r3, [sp, #4]
 80060ba:	f846 5c04 	str.w	r5, [r6, #-4]
 80060be:	46b9      	mov	r9, r7
 80060c0:	463c      	mov	r4, r7
 80060c2:	9502      	str	r5, [sp, #8]
 80060c4:	46ab      	mov	fp, r5
 80060c6:	784a      	ldrb	r2, [r1, #1]
 80060c8:	1c4b      	adds	r3, r1, #1
 80060ca:	9303      	str	r3, [sp, #12]
 80060cc:	b342      	cbz	r2, 8006120 <__hexnan+0x88>
 80060ce:	4610      	mov	r0, r2
 80060d0:	9105      	str	r1, [sp, #20]
 80060d2:	9204      	str	r2, [sp, #16]
 80060d4:	f7ff fd94 	bl	8005c00 <__hexdig_fun>
 80060d8:	2800      	cmp	r0, #0
 80060da:	d151      	bne.n	8006180 <__hexnan+0xe8>
 80060dc:	9a04      	ldr	r2, [sp, #16]
 80060de:	9905      	ldr	r1, [sp, #20]
 80060e0:	2a20      	cmp	r2, #32
 80060e2:	d818      	bhi.n	8006116 <__hexnan+0x7e>
 80060e4:	9b02      	ldr	r3, [sp, #8]
 80060e6:	459b      	cmp	fp, r3
 80060e8:	dd13      	ble.n	8006112 <__hexnan+0x7a>
 80060ea:	454c      	cmp	r4, r9
 80060ec:	d206      	bcs.n	80060fc <__hexnan+0x64>
 80060ee:	2d07      	cmp	r5, #7
 80060f0:	dc04      	bgt.n	80060fc <__hexnan+0x64>
 80060f2:	462a      	mov	r2, r5
 80060f4:	4649      	mov	r1, r9
 80060f6:	4620      	mov	r0, r4
 80060f8:	f7ff ffa8 	bl	800604c <L_shift>
 80060fc:	4544      	cmp	r4, r8
 80060fe:	d952      	bls.n	80061a6 <__hexnan+0x10e>
 8006100:	2300      	movs	r3, #0
 8006102:	f1a4 0904 	sub.w	r9, r4, #4
 8006106:	f844 3c04 	str.w	r3, [r4, #-4]
 800610a:	f8cd b008 	str.w	fp, [sp, #8]
 800610e:	464c      	mov	r4, r9
 8006110:	461d      	mov	r5, r3
 8006112:	9903      	ldr	r1, [sp, #12]
 8006114:	e7d7      	b.n	80060c6 <__hexnan+0x2e>
 8006116:	2a29      	cmp	r2, #41	@ 0x29
 8006118:	d157      	bne.n	80061ca <__hexnan+0x132>
 800611a:	3102      	adds	r1, #2
 800611c:	f8ca 1000 	str.w	r1, [sl]
 8006120:	f1bb 0f00 	cmp.w	fp, #0
 8006124:	d051      	beq.n	80061ca <__hexnan+0x132>
 8006126:	454c      	cmp	r4, r9
 8006128:	d206      	bcs.n	8006138 <__hexnan+0xa0>
 800612a:	2d07      	cmp	r5, #7
 800612c:	dc04      	bgt.n	8006138 <__hexnan+0xa0>
 800612e:	462a      	mov	r2, r5
 8006130:	4649      	mov	r1, r9
 8006132:	4620      	mov	r0, r4
 8006134:	f7ff ff8a 	bl	800604c <L_shift>
 8006138:	4544      	cmp	r4, r8
 800613a:	d936      	bls.n	80061aa <__hexnan+0x112>
 800613c:	f1a8 0204 	sub.w	r2, r8, #4
 8006140:	4623      	mov	r3, r4
 8006142:	f853 1b04 	ldr.w	r1, [r3], #4
 8006146:	f842 1f04 	str.w	r1, [r2, #4]!
 800614a:	429f      	cmp	r7, r3
 800614c:	d2f9      	bcs.n	8006142 <__hexnan+0xaa>
 800614e:	1b3b      	subs	r3, r7, r4
 8006150:	f023 0303 	bic.w	r3, r3, #3
 8006154:	3304      	adds	r3, #4
 8006156:	3401      	adds	r4, #1
 8006158:	3e03      	subs	r6, #3
 800615a:	42b4      	cmp	r4, r6
 800615c:	bf88      	it	hi
 800615e:	2304      	movhi	r3, #4
 8006160:	4443      	add	r3, r8
 8006162:	2200      	movs	r2, #0
 8006164:	f843 2b04 	str.w	r2, [r3], #4
 8006168:	429f      	cmp	r7, r3
 800616a:	d2fb      	bcs.n	8006164 <__hexnan+0xcc>
 800616c:	683b      	ldr	r3, [r7, #0]
 800616e:	b91b      	cbnz	r3, 8006178 <__hexnan+0xe0>
 8006170:	4547      	cmp	r7, r8
 8006172:	d128      	bne.n	80061c6 <__hexnan+0x12e>
 8006174:	2301      	movs	r3, #1
 8006176:	603b      	str	r3, [r7, #0]
 8006178:	2005      	movs	r0, #5
 800617a:	b007      	add	sp, #28
 800617c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006180:	3501      	adds	r5, #1
 8006182:	2d08      	cmp	r5, #8
 8006184:	f10b 0b01 	add.w	fp, fp, #1
 8006188:	dd06      	ble.n	8006198 <__hexnan+0x100>
 800618a:	4544      	cmp	r4, r8
 800618c:	d9c1      	bls.n	8006112 <__hexnan+0x7a>
 800618e:	2300      	movs	r3, #0
 8006190:	f844 3c04 	str.w	r3, [r4, #-4]
 8006194:	2501      	movs	r5, #1
 8006196:	3c04      	subs	r4, #4
 8006198:	6822      	ldr	r2, [r4, #0]
 800619a:	f000 000f 	and.w	r0, r0, #15
 800619e:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 80061a2:	6020      	str	r0, [r4, #0]
 80061a4:	e7b5      	b.n	8006112 <__hexnan+0x7a>
 80061a6:	2508      	movs	r5, #8
 80061a8:	e7b3      	b.n	8006112 <__hexnan+0x7a>
 80061aa:	9b01      	ldr	r3, [sp, #4]
 80061ac:	2b00      	cmp	r3, #0
 80061ae:	d0dd      	beq.n	800616c <__hexnan+0xd4>
 80061b0:	f1c3 0320 	rsb	r3, r3, #32
 80061b4:	f04f 32ff 	mov.w	r2, #4294967295
 80061b8:	40da      	lsrs	r2, r3
 80061ba:	f856 3c04 	ldr.w	r3, [r6, #-4]
 80061be:	4013      	ands	r3, r2
 80061c0:	f846 3c04 	str.w	r3, [r6, #-4]
 80061c4:	e7d2      	b.n	800616c <__hexnan+0xd4>
 80061c6:	3f04      	subs	r7, #4
 80061c8:	e7d0      	b.n	800616c <__hexnan+0xd4>
 80061ca:	2004      	movs	r0, #4
 80061cc:	e7d5      	b.n	800617a <__hexnan+0xe2>
	...

080061d0 <sbrk_aligned>:
 80061d0:	b570      	push	{r4, r5, r6, lr}
 80061d2:	4e0f      	ldr	r6, [pc, #60]	@ (8006210 <sbrk_aligned+0x40>)
 80061d4:	460c      	mov	r4, r1
 80061d6:	6831      	ldr	r1, [r6, #0]
 80061d8:	4605      	mov	r5, r0
 80061da:	b911      	cbnz	r1, 80061e2 <sbrk_aligned+0x12>
 80061dc:	f000 fe1c 	bl	8006e18 <_sbrk_r>
 80061e0:	6030      	str	r0, [r6, #0]
 80061e2:	4621      	mov	r1, r4
 80061e4:	4628      	mov	r0, r5
 80061e6:	f000 fe17 	bl	8006e18 <_sbrk_r>
 80061ea:	1c43      	adds	r3, r0, #1
 80061ec:	d103      	bne.n	80061f6 <sbrk_aligned+0x26>
 80061ee:	f04f 34ff 	mov.w	r4, #4294967295
 80061f2:	4620      	mov	r0, r4
 80061f4:	bd70      	pop	{r4, r5, r6, pc}
 80061f6:	1cc4      	adds	r4, r0, #3
 80061f8:	f024 0403 	bic.w	r4, r4, #3
 80061fc:	42a0      	cmp	r0, r4
 80061fe:	d0f8      	beq.n	80061f2 <sbrk_aligned+0x22>
 8006200:	1a21      	subs	r1, r4, r0
 8006202:	4628      	mov	r0, r5
 8006204:	f000 fe08 	bl	8006e18 <_sbrk_r>
 8006208:	3001      	adds	r0, #1
 800620a:	d1f2      	bne.n	80061f2 <sbrk_aligned+0x22>
 800620c:	e7ef      	b.n	80061ee <sbrk_aligned+0x1e>
 800620e:	bf00      	nop
 8006210:	20000690 	.word	0x20000690

08006214 <_malloc_r>:
 8006214:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006218:	1ccd      	adds	r5, r1, #3
 800621a:	f025 0503 	bic.w	r5, r5, #3
 800621e:	3508      	adds	r5, #8
 8006220:	2d0c      	cmp	r5, #12
 8006222:	bf38      	it	cc
 8006224:	250c      	movcc	r5, #12
 8006226:	2d00      	cmp	r5, #0
 8006228:	4606      	mov	r6, r0
 800622a:	db01      	blt.n	8006230 <_malloc_r+0x1c>
 800622c:	42a9      	cmp	r1, r5
 800622e:	d904      	bls.n	800623a <_malloc_r+0x26>
 8006230:	230c      	movs	r3, #12
 8006232:	6033      	str	r3, [r6, #0]
 8006234:	2000      	movs	r0, #0
 8006236:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800623a:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8006310 <_malloc_r+0xfc>
 800623e:	f000 f87b 	bl	8006338 <__malloc_lock>
 8006242:	f8d8 3000 	ldr.w	r3, [r8]
 8006246:	461c      	mov	r4, r3
 8006248:	bb44      	cbnz	r4, 800629c <_malloc_r+0x88>
 800624a:	4629      	mov	r1, r5
 800624c:	4630      	mov	r0, r6
 800624e:	f7ff ffbf 	bl	80061d0 <sbrk_aligned>
 8006252:	1c43      	adds	r3, r0, #1
 8006254:	4604      	mov	r4, r0
 8006256:	d158      	bne.n	800630a <_malloc_r+0xf6>
 8006258:	f8d8 4000 	ldr.w	r4, [r8]
 800625c:	4627      	mov	r7, r4
 800625e:	2f00      	cmp	r7, #0
 8006260:	d143      	bne.n	80062ea <_malloc_r+0xd6>
 8006262:	2c00      	cmp	r4, #0
 8006264:	d04b      	beq.n	80062fe <_malloc_r+0xea>
 8006266:	6823      	ldr	r3, [r4, #0]
 8006268:	4639      	mov	r1, r7
 800626a:	4630      	mov	r0, r6
 800626c:	eb04 0903 	add.w	r9, r4, r3
 8006270:	f000 fdd2 	bl	8006e18 <_sbrk_r>
 8006274:	4581      	cmp	r9, r0
 8006276:	d142      	bne.n	80062fe <_malloc_r+0xea>
 8006278:	6821      	ldr	r1, [r4, #0]
 800627a:	1a6d      	subs	r5, r5, r1
 800627c:	4629      	mov	r1, r5
 800627e:	4630      	mov	r0, r6
 8006280:	f7ff ffa6 	bl	80061d0 <sbrk_aligned>
 8006284:	3001      	adds	r0, #1
 8006286:	d03a      	beq.n	80062fe <_malloc_r+0xea>
 8006288:	6823      	ldr	r3, [r4, #0]
 800628a:	442b      	add	r3, r5
 800628c:	6023      	str	r3, [r4, #0]
 800628e:	f8d8 3000 	ldr.w	r3, [r8]
 8006292:	685a      	ldr	r2, [r3, #4]
 8006294:	bb62      	cbnz	r2, 80062f0 <_malloc_r+0xdc>
 8006296:	f8c8 7000 	str.w	r7, [r8]
 800629a:	e00f      	b.n	80062bc <_malloc_r+0xa8>
 800629c:	6822      	ldr	r2, [r4, #0]
 800629e:	1b52      	subs	r2, r2, r5
 80062a0:	d420      	bmi.n	80062e4 <_malloc_r+0xd0>
 80062a2:	2a0b      	cmp	r2, #11
 80062a4:	d917      	bls.n	80062d6 <_malloc_r+0xc2>
 80062a6:	1961      	adds	r1, r4, r5
 80062a8:	42a3      	cmp	r3, r4
 80062aa:	6025      	str	r5, [r4, #0]
 80062ac:	bf18      	it	ne
 80062ae:	6059      	strne	r1, [r3, #4]
 80062b0:	6863      	ldr	r3, [r4, #4]
 80062b2:	bf08      	it	eq
 80062b4:	f8c8 1000 	streq.w	r1, [r8]
 80062b8:	5162      	str	r2, [r4, r5]
 80062ba:	604b      	str	r3, [r1, #4]
 80062bc:	4630      	mov	r0, r6
 80062be:	f000 f841 	bl	8006344 <__malloc_unlock>
 80062c2:	f104 000b 	add.w	r0, r4, #11
 80062c6:	1d23      	adds	r3, r4, #4
 80062c8:	f020 0007 	bic.w	r0, r0, #7
 80062cc:	1ac2      	subs	r2, r0, r3
 80062ce:	bf1c      	itt	ne
 80062d0:	1a1b      	subne	r3, r3, r0
 80062d2:	50a3      	strne	r3, [r4, r2]
 80062d4:	e7af      	b.n	8006236 <_malloc_r+0x22>
 80062d6:	6862      	ldr	r2, [r4, #4]
 80062d8:	42a3      	cmp	r3, r4
 80062da:	bf0c      	ite	eq
 80062dc:	f8c8 2000 	streq.w	r2, [r8]
 80062e0:	605a      	strne	r2, [r3, #4]
 80062e2:	e7eb      	b.n	80062bc <_malloc_r+0xa8>
 80062e4:	4623      	mov	r3, r4
 80062e6:	6864      	ldr	r4, [r4, #4]
 80062e8:	e7ae      	b.n	8006248 <_malloc_r+0x34>
 80062ea:	463c      	mov	r4, r7
 80062ec:	687f      	ldr	r7, [r7, #4]
 80062ee:	e7b6      	b.n	800625e <_malloc_r+0x4a>
 80062f0:	461a      	mov	r2, r3
 80062f2:	685b      	ldr	r3, [r3, #4]
 80062f4:	42a3      	cmp	r3, r4
 80062f6:	d1fb      	bne.n	80062f0 <_malloc_r+0xdc>
 80062f8:	2300      	movs	r3, #0
 80062fa:	6053      	str	r3, [r2, #4]
 80062fc:	e7de      	b.n	80062bc <_malloc_r+0xa8>
 80062fe:	230c      	movs	r3, #12
 8006300:	6033      	str	r3, [r6, #0]
 8006302:	4630      	mov	r0, r6
 8006304:	f000 f81e 	bl	8006344 <__malloc_unlock>
 8006308:	e794      	b.n	8006234 <_malloc_r+0x20>
 800630a:	6005      	str	r5, [r0, #0]
 800630c:	e7d6      	b.n	80062bc <_malloc_r+0xa8>
 800630e:	bf00      	nop
 8006310:	20000694 	.word	0x20000694

08006314 <__ascii_mbtowc>:
 8006314:	b082      	sub	sp, #8
 8006316:	b901      	cbnz	r1, 800631a <__ascii_mbtowc+0x6>
 8006318:	a901      	add	r1, sp, #4
 800631a:	b142      	cbz	r2, 800632e <__ascii_mbtowc+0x1a>
 800631c:	b14b      	cbz	r3, 8006332 <__ascii_mbtowc+0x1e>
 800631e:	7813      	ldrb	r3, [r2, #0]
 8006320:	600b      	str	r3, [r1, #0]
 8006322:	7812      	ldrb	r2, [r2, #0]
 8006324:	1e10      	subs	r0, r2, #0
 8006326:	bf18      	it	ne
 8006328:	2001      	movne	r0, #1
 800632a:	b002      	add	sp, #8
 800632c:	4770      	bx	lr
 800632e:	4610      	mov	r0, r2
 8006330:	e7fb      	b.n	800632a <__ascii_mbtowc+0x16>
 8006332:	f06f 0001 	mvn.w	r0, #1
 8006336:	e7f8      	b.n	800632a <__ascii_mbtowc+0x16>

08006338 <__malloc_lock>:
 8006338:	4801      	ldr	r0, [pc, #4]	@ (8006340 <__malloc_lock+0x8>)
 800633a:	f7ff bbaa 	b.w	8005a92 <__retarget_lock_acquire_recursive>
 800633e:	bf00      	nop
 8006340:	2000068c 	.word	0x2000068c

08006344 <__malloc_unlock>:
 8006344:	4801      	ldr	r0, [pc, #4]	@ (800634c <__malloc_unlock+0x8>)
 8006346:	f7ff bba5 	b.w	8005a94 <__retarget_lock_release_recursive>
 800634a:	bf00      	nop
 800634c:	2000068c 	.word	0x2000068c

08006350 <_Balloc>:
 8006350:	b570      	push	{r4, r5, r6, lr}
 8006352:	69c6      	ldr	r6, [r0, #28]
 8006354:	4604      	mov	r4, r0
 8006356:	460d      	mov	r5, r1
 8006358:	b976      	cbnz	r6, 8006378 <_Balloc+0x28>
 800635a:	2010      	movs	r0, #16
 800635c:	f000 fd9e 	bl	8006e9c <malloc>
 8006360:	4602      	mov	r2, r0
 8006362:	61e0      	str	r0, [r4, #28]
 8006364:	b920      	cbnz	r0, 8006370 <_Balloc+0x20>
 8006366:	4b18      	ldr	r3, [pc, #96]	@ (80063c8 <_Balloc+0x78>)
 8006368:	4818      	ldr	r0, [pc, #96]	@ (80063cc <_Balloc+0x7c>)
 800636a:	216b      	movs	r1, #107	@ 0x6b
 800636c:	f000 fd64 	bl	8006e38 <__assert_func>
 8006370:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8006374:	6006      	str	r6, [r0, #0]
 8006376:	60c6      	str	r6, [r0, #12]
 8006378:	69e6      	ldr	r6, [r4, #28]
 800637a:	68f3      	ldr	r3, [r6, #12]
 800637c:	b183      	cbz	r3, 80063a0 <_Balloc+0x50>
 800637e:	69e3      	ldr	r3, [r4, #28]
 8006380:	68db      	ldr	r3, [r3, #12]
 8006382:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8006386:	b9b8      	cbnz	r0, 80063b8 <_Balloc+0x68>
 8006388:	2101      	movs	r1, #1
 800638a:	fa01 f605 	lsl.w	r6, r1, r5
 800638e:	1d72      	adds	r2, r6, #5
 8006390:	0092      	lsls	r2, r2, #2
 8006392:	4620      	mov	r0, r4
 8006394:	f000 fd6e 	bl	8006e74 <_calloc_r>
 8006398:	b160      	cbz	r0, 80063b4 <_Balloc+0x64>
 800639a:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800639e:	e00e      	b.n	80063be <_Balloc+0x6e>
 80063a0:	2221      	movs	r2, #33	@ 0x21
 80063a2:	2104      	movs	r1, #4
 80063a4:	4620      	mov	r0, r4
 80063a6:	f000 fd65 	bl	8006e74 <_calloc_r>
 80063aa:	69e3      	ldr	r3, [r4, #28]
 80063ac:	60f0      	str	r0, [r6, #12]
 80063ae:	68db      	ldr	r3, [r3, #12]
 80063b0:	2b00      	cmp	r3, #0
 80063b2:	d1e4      	bne.n	800637e <_Balloc+0x2e>
 80063b4:	2000      	movs	r0, #0
 80063b6:	bd70      	pop	{r4, r5, r6, pc}
 80063b8:	6802      	ldr	r2, [r0, #0]
 80063ba:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 80063be:	2300      	movs	r3, #0
 80063c0:	e9c0 3303 	strd	r3, r3, [r0, #12]
 80063c4:	e7f7      	b.n	80063b6 <_Balloc+0x66>
 80063c6:	bf00      	nop
 80063c8:	0800799f 	.word	0x0800799f
 80063cc:	080079b6 	.word	0x080079b6

080063d0 <_Bfree>:
 80063d0:	b570      	push	{r4, r5, r6, lr}
 80063d2:	69c6      	ldr	r6, [r0, #28]
 80063d4:	4605      	mov	r5, r0
 80063d6:	460c      	mov	r4, r1
 80063d8:	b976      	cbnz	r6, 80063f8 <_Bfree+0x28>
 80063da:	2010      	movs	r0, #16
 80063dc:	f000 fd5e 	bl	8006e9c <malloc>
 80063e0:	4602      	mov	r2, r0
 80063e2:	61e8      	str	r0, [r5, #28]
 80063e4:	b920      	cbnz	r0, 80063f0 <_Bfree+0x20>
 80063e6:	4b09      	ldr	r3, [pc, #36]	@ (800640c <_Bfree+0x3c>)
 80063e8:	4809      	ldr	r0, [pc, #36]	@ (8006410 <_Bfree+0x40>)
 80063ea:	218f      	movs	r1, #143	@ 0x8f
 80063ec:	f000 fd24 	bl	8006e38 <__assert_func>
 80063f0:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80063f4:	6006      	str	r6, [r0, #0]
 80063f6:	60c6      	str	r6, [r0, #12]
 80063f8:	b13c      	cbz	r4, 800640a <_Bfree+0x3a>
 80063fa:	69eb      	ldr	r3, [r5, #28]
 80063fc:	6862      	ldr	r2, [r4, #4]
 80063fe:	68db      	ldr	r3, [r3, #12]
 8006400:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8006404:	6021      	str	r1, [r4, #0]
 8006406:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800640a:	bd70      	pop	{r4, r5, r6, pc}
 800640c:	0800799f 	.word	0x0800799f
 8006410:	080079b6 	.word	0x080079b6

08006414 <__multadd>:
 8006414:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006418:	690d      	ldr	r5, [r1, #16]
 800641a:	4607      	mov	r7, r0
 800641c:	460c      	mov	r4, r1
 800641e:	461e      	mov	r6, r3
 8006420:	f101 0c14 	add.w	ip, r1, #20
 8006424:	2000      	movs	r0, #0
 8006426:	f8dc 3000 	ldr.w	r3, [ip]
 800642a:	b299      	uxth	r1, r3
 800642c:	fb02 6101 	mla	r1, r2, r1, r6
 8006430:	0c1e      	lsrs	r6, r3, #16
 8006432:	0c0b      	lsrs	r3, r1, #16
 8006434:	fb02 3306 	mla	r3, r2, r6, r3
 8006438:	b289      	uxth	r1, r1
 800643a:	3001      	adds	r0, #1
 800643c:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8006440:	4285      	cmp	r5, r0
 8006442:	f84c 1b04 	str.w	r1, [ip], #4
 8006446:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800644a:	dcec      	bgt.n	8006426 <__multadd+0x12>
 800644c:	b30e      	cbz	r6, 8006492 <__multadd+0x7e>
 800644e:	68a3      	ldr	r3, [r4, #8]
 8006450:	42ab      	cmp	r3, r5
 8006452:	dc19      	bgt.n	8006488 <__multadd+0x74>
 8006454:	6861      	ldr	r1, [r4, #4]
 8006456:	4638      	mov	r0, r7
 8006458:	3101      	adds	r1, #1
 800645a:	f7ff ff79 	bl	8006350 <_Balloc>
 800645e:	4680      	mov	r8, r0
 8006460:	b928      	cbnz	r0, 800646e <__multadd+0x5a>
 8006462:	4602      	mov	r2, r0
 8006464:	4b0c      	ldr	r3, [pc, #48]	@ (8006498 <__multadd+0x84>)
 8006466:	480d      	ldr	r0, [pc, #52]	@ (800649c <__multadd+0x88>)
 8006468:	21ba      	movs	r1, #186	@ 0xba
 800646a:	f000 fce5 	bl	8006e38 <__assert_func>
 800646e:	6922      	ldr	r2, [r4, #16]
 8006470:	3202      	adds	r2, #2
 8006472:	f104 010c 	add.w	r1, r4, #12
 8006476:	0092      	lsls	r2, r2, #2
 8006478:	300c      	adds	r0, #12
 800647a:	f7ff fb0c 	bl	8005a96 <memcpy>
 800647e:	4621      	mov	r1, r4
 8006480:	4638      	mov	r0, r7
 8006482:	f7ff ffa5 	bl	80063d0 <_Bfree>
 8006486:	4644      	mov	r4, r8
 8006488:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800648c:	3501      	adds	r5, #1
 800648e:	615e      	str	r6, [r3, #20]
 8006490:	6125      	str	r5, [r4, #16]
 8006492:	4620      	mov	r0, r4
 8006494:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006498:	0800792e 	.word	0x0800792e
 800649c:	080079b6 	.word	0x080079b6

080064a0 <__s2b>:
 80064a0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80064a4:	460c      	mov	r4, r1
 80064a6:	4615      	mov	r5, r2
 80064a8:	461f      	mov	r7, r3
 80064aa:	2209      	movs	r2, #9
 80064ac:	3308      	adds	r3, #8
 80064ae:	4606      	mov	r6, r0
 80064b0:	fb93 f3f2 	sdiv	r3, r3, r2
 80064b4:	2100      	movs	r1, #0
 80064b6:	2201      	movs	r2, #1
 80064b8:	429a      	cmp	r2, r3
 80064ba:	db09      	blt.n	80064d0 <__s2b+0x30>
 80064bc:	4630      	mov	r0, r6
 80064be:	f7ff ff47 	bl	8006350 <_Balloc>
 80064c2:	b940      	cbnz	r0, 80064d6 <__s2b+0x36>
 80064c4:	4602      	mov	r2, r0
 80064c6:	4b19      	ldr	r3, [pc, #100]	@ (800652c <__s2b+0x8c>)
 80064c8:	4819      	ldr	r0, [pc, #100]	@ (8006530 <__s2b+0x90>)
 80064ca:	21d3      	movs	r1, #211	@ 0xd3
 80064cc:	f000 fcb4 	bl	8006e38 <__assert_func>
 80064d0:	0052      	lsls	r2, r2, #1
 80064d2:	3101      	adds	r1, #1
 80064d4:	e7f0      	b.n	80064b8 <__s2b+0x18>
 80064d6:	9b08      	ldr	r3, [sp, #32]
 80064d8:	6143      	str	r3, [r0, #20]
 80064da:	2d09      	cmp	r5, #9
 80064dc:	f04f 0301 	mov.w	r3, #1
 80064e0:	6103      	str	r3, [r0, #16]
 80064e2:	dd16      	ble.n	8006512 <__s2b+0x72>
 80064e4:	f104 0909 	add.w	r9, r4, #9
 80064e8:	46c8      	mov	r8, r9
 80064ea:	442c      	add	r4, r5
 80064ec:	f818 3b01 	ldrb.w	r3, [r8], #1
 80064f0:	4601      	mov	r1, r0
 80064f2:	3b30      	subs	r3, #48	@ 0x30
 80064f4:	220a      	movs	r2, #10
 80064f6:	4630      	mov	r0, r6
 80064f8:	f7ff ff8c 	bl	8006414 <__multadd>
 80064fc:	45a0      	cmp	r8, r4
 80064fe:	d1f5      	bne.n	80064ec <__s2b+0x4c>
 8006500:	f1a5 0408 	sub.w	r4, r5, #8
 8006504:	444c      	add	r4, r9
 8006506:	1b2d      	subs	r5, r5, r4
 8006508:	1963      	adds	r3, r4, r5
 800650a:	42bb      	cmp	r3, r7
 800650c:	db04      	blt.n	8006518 <__s2b+0x78>
 800650e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006512:	340a      	adds	r4, #10
 8006514:	2509      	movs	r5, #9
 8006516:	e7f6      	b.n	8006506 <__s2b+0x66>
 8006518:	f814 3b01 	ldrb.w	r3, [r4], #1
 800651c:	4601      	mov	r1, r0
 800651e:	3b30      	subs	r3, #48	@ 0x30
 8006520:	220a      	movs	r2, #10
 8006522:	4630      	mov	r0, r6
 8006524:	f7ff ff76 	bl	8006414 <__multadd>
 8006528:	e7ee      	b.n	8006508 <__s2b+0x68>
 800652a:	bf00      	nop
 800652c:	0800792e 	.word	0x0800792e
 8006530:	080079b6 	.word	0x080079b6

08006534 <__hi0bits>:
 8006534:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 8006538:	4603      	mov	r3, r0
 800653a:	bf36      	itet	cc
 800653c:	0403      	lslcc	r3, r0, #16
 800653e:	2000      	movcs	r0, #0
 8006540:	2010      	movcc	r0, #16
 8006542:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8006546:	bf3c      	itt	cc
 8006548:	021b      	lslcc	r3, r3, #8
 800654a:	3008      	addcc	r0, #8
 800654c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8006550:	bf3c      	itt	cc
 8006552:	011b      	lslcc	r3, r3, #4
 8006554:	3004      	addcc	r0, #4
 8006556:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800655a:	bf3c      	itt	cc
 800655c:	009b      	lslcc	r3, r3, #2
 800655e:	3002      	addcc	r0, #2
 8006560:	2b00      	cmp	r3, #0
 8006562:	db05      	blt.n	8006570 <__hi0bits+0x3c>
 8006564:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8006568:	f100 0001 	add.w	r0, r0, #1
 800656c:	bf08      	it	eq
 800656e:	2020      	moveq	r0, #32
 8006570:	4770      	bx	lr

08006572 <__lo0bits>:
 8006572:	6803      	ldr	r3, [r0, #0]
 8006574:	4602      	mov	r2, r0
 8006576:	f013 0007 	ands.w	r0, r3, #7
 800657a:	d00b      	beq.n	8006594 <__lo0bits+0x22>
 800657c:	07d9      	lsls	r1, r3, #31
 800657e:	d421      	bmi.n	80065c4 <__lo0bits+0x52>
 8006580:	0798      	lsls	r0, r3, #30
 8006582:	bf49      	itett	mi
 8006584:	085b      	lsrmi	r3, r3, #1
 8006586:	089b      	lsrpl	r3, r3, #2
 8006588:	2001      	movmi	r0, #1
 800658a:	6013      	strmi	r3, [r2, #0]
 800658c:	bf5c      	itt	pl
 800658e:	6013      	strpl	r3, [r2, #0]
 8006590:	2002      	movpl	r0, #2
 8006592:	4770      	bx	lr
 8006594:	b299      	uxth	r1, r3
 8006596:	b909      	cbnz	r1, 800659c <__lo0bits+0x2a>
 8006598:	0c1b      	lsrs	r3, r3, #16
 800659a:	2010      	movs	r0, #16
 800659c:	b2d9      	uxtb	r1, r3
 800659e:	b909      	cbnz	r1, 80065a4 <__lo0bits+0x32>
 80065a0:	3008      	adds	r0, #8
 80065a2:	0a1b      	lsrs	r3, r3, #8
 80065a4:	0719      	lsls	r1, r3, #28
 80065a6:	bf04      	itt	eq
 80065a8:	091b      	lsreq	r3, r3, #4
 80065aa:	3004      	addeq	r0, #4
 80065ac:	0799      	lsls	r1, r3, #30
 80065ae:	bf04      	itt	eq
 80065b0:	089b      	lsreq	r3, r3, #2
 80065b2:	3002      	addeq	r0, #2
 80065b4:	07d9      	lsls	r1, r3, #31
 80065b6:	d403      	bmi.n	80065c0 <__lo0bits+0x4e>
 80065b8:	085b      	lsrs	r3, r3, #1
 80065ba:	f100 0001 	add.w	r0, r0, #1
 80065be:	d003      	beq.n	80065c8 <__lo0bits+0x56>
 80065c0:	6013      	str	r3, [r2, #0]
 80065c2:	4770      	bx	lr
 80065c4:	2000      	movs	r0, #0
 80065c6:	4770      	bx	lr
 80065c8:	2020      	movs	r0, #32
 80065ca:	4770      	bx	lr

080065cc <__i2b>:
 80065cc:	b510      	push	{r4, lr}
 80065ce:	460c      	mov	r4, r1
 80065d0:	2101      	movs	r1, #1
 80065d2:	f7ff febd 	bl	8006350 <_Balloc>
 80065d6:	4602      	mov	r2, r0
 80065d8:	b928      	cbnz	r0, 80065e6 <__i2b+0x1a>
 80065da:	4b05      	ldr	r3, [pc, #20]	@ (80065f0 <__i2b+0x24>)
 80065dc:	4805      	ldr	r0, [pc, #20]	@ (80065f4 <__i2b+0x28>)
 80065de:	f240 1145 	movw	r1, #325	@ 0x145
 80065e2:	f000 fc29 	bl	8006e38 <__assert_func>
 80065e6:	2301      	movs	r3, #1
 80065e8:	6144      	str	r4, [r0, #20]
 80065ea:	6103      	str	r3, [r0, #16]
 80065ec:	bd10      	pop	{r4, pc}
 80065ee:	bf00      	nop
 80065f0:	0800792e 	.word	0x0800792e
 80065f4:	080079b6 	.word	0x080079b6

080065f8 <__multiply>:
 80065f8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80065fc:	4617      	mov	r7, r2
 80065fe:	690a      	ldr	r2, [r1, #16]
 8006600:	693b      	ldr	r3, [r7, #16]
 8006602:	429a      	cmp	r2, r3
 8006604:	bfa8      	it	ge
 8006606:	463b      	movge	r3, r7
 8006608:	4689      	mov	r9, r1
 800660a:	bfa4      	itt	ge
 800660c:	460f      	movge	r7, r1
 800660e:	4699      	movge	r9, r3
 8006610:	693d      	ldr	r5, [r7, #16]
 8006612:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8006616:	68bb      	ldr	r3, [r7, #8]
 8006618:	6879      	ldr	r1, [r7, #4]
 800661a:	eb05 060a 	add.w	r6, r5, sl
 800661e:	42b3      	cmp	r3, r6
 8006620:	b085      	sub	sp, #20
 8006622:	bfb8      	it	lt
 8006624:	3101      	addlt	r1, #1
 8006626:	f7ff fe93 	bl	8006350 <_Balloc>
 800662a:	b930      	cbnz	r0, 800663a <__multiply+0x42>
 800662c:	4602      	mov	r2, r0
 800662e:	4b41      	ldr	r3, [pc, #260]	@ (8006734 <__multiply+0x13c>)
 8006630:	4841      	ldr	r0, [pc, #260]	@ (8006738 <__multiply+0x140>)
 8006632:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 8006636:	f000 fbff 	bl	8006e38 <__assert_func>
 800663a:	f100 0414 	add.w	r4, r0, #20
 800663e:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 8006642:	4623      	mov	r3, r4
 8006644:	2200      	movs	r2, #0
 8006646:	4573      	cmp	r3, lr
 8006648:	d320      	bcc.n	800668c <__multiply+0x94>
 800664a:	f107 0814 	add.w	r8, r7, #20
 800664e:	f109 0114 	add.w	r1, r9, #20
 8006652:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 8006656:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 800665a:	9302      	str	r3, [sp, #8]
 800665c:	1beb      	subs	r3, r5, r7
 800665e:	3b15      	subs	r3, #21
 8006660:	f023 0303 	bic.w	r3, r3, #3
 8006664:	3304      	adds	r3, #4
 8006666:	3715      	adds	r7, #21
 8006668:	42bd      	cmp	r5, r7
 800666a:	bf38      	it	cc
 800666c:	2304      	movcc	r3, #4
 800666e:	9301      	str	r3, [sp, #4]
 8006670:	9b02      	ldr	r3, [sp, #8]
 8006672:	9103      	str	r1, [sp, #12]
 8006674:	428b      	cmp	r3, r1
 8006676:	d80c      	bhi.n	8006692 <__multiply+0x9a>
 8006678:	2e00      	cmp	r6, #0
 800667a:	dd03      	ble.n	8006684 <__multiply+0x8c>
 800667c:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 8006680:	2b00      	cmp	r3, #0
 8006682:	d055      	beq.n	8006730 <__multiply+0x138>
 8006684:	6106      	str	r6, [r0, #16]
 8006686:	b005      	add	sp, #20
 8006688:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800668c:	f843 2b04 	str.w	r2, [r3], #4
 8006690:	e7d9      	b.n	8006646 <__multiply+0x4e>
 8006692:	f8b1 a000 	ldrh.w	sl, [r1]
 8006696:	f1ba 0f00 	cmp.w	sl, #0
 800669a:	d01f      	beq.n	80066dc <__multiply+0xe4>
 800669c:	46c4      	mov	ip, r8
 800669e:	46a1      	mov	r9, r4
 80066a0:	2700      	movs	r7, #0
 80066a2:	f85c 2b04 	ldr.w	r2, [ip], #4
 80066a6:	f8d9 3000 	ldr.w	r3, [r9]
 80066aa:	fa1f fb82 	uxth.w	fp, r2
 80066ae:	b29b      	uxth	r3, r3
 80066b0:	fb0a 330b 	mla	r3, sl, fp, r3
 80066b4:	443b      	add	r3, r7
 80066b6:	f8d9 7000 	ldr.w	r7, [r9]
 80066ba:	0c12      	lsrs	r2, r2, #16
 80066bc:	0c3f      	lsrs	r7, r7, #16
 80066be:	fb0a 7202 	mla	r2, sl, r2, r7
 80066c2:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 80066c6:	b29b      	uxth	r3, r3
 80066c8:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80066cc:	4565      	cmp	r5, ip
 80066ce:	f849 3b04 	str.w	r3, [r9], #4
 80066d2:	ea4f 4712 	mov.w	r7, r2, lsr #16
 80066d6:	d8e4      	bhi.n	80066a2 <__multiply+0xaa>
 80066d8:	9b01      	ldr	r3, [sp, #4]
 80066da:	50e7      	str	r7, [r4, r3]
 80066dc:	9b03      	ldr	r3, [sp, #12]
 80066de:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 80066e2:	3104      	adds	r1, #4
 80066e4:	f1b9 0f00 	cmp.w	r9, #0
 80066e8:	d020      	beq.n	800672c <__multiply+0x134>
 80066ea:	6823      	ldr	r3, [r4, #0]
 80066ec:	4647      	mov	r7, r8
 80066ee:	46a4      	mov	ip, r4
 80066f0:	f04f 0a00 	mov.w	sl, #0
 80066f4:	f8b7 b000 	ldrh.w	fp, [r7]
 80066f8:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 80066fc:	fb09 220b 	mla	r2, r9, fp, r2
 8006700:	4452      	add	r2, sl
 8006702:	b29b      	uxth	r3, r3
 8006704:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8006708:	f84c 3b04 	str.w	r3, [ip], #4
 800670c:	f857 3b04 	ldr.w	r3, [r7], #4
 8006710:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8006714:	f8bc 3000 	ldrh.w	r3, [ip]
 8006718:	fb09 330a 	mla	r3, r9, sl, r3
 800671c:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 8006720:	42bd      	cmp	r5, r7
 8006722:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8006726:	d8e5      	bhi.n	80066f4 <__multiply+0xfc>
 8006728:	9a01      	ldr	r2, [sp, #4]
 800672a:	50a3      	str	r3, [r4, r2]
 800672c:	3404      	adds	r4, #4
 800672e:	e79f      	b.n	8006670 <__multiply+0x78>
 8006730:	3e01      	subs	r6, #1
 8006732:	e7a1      	b.n	8006678 <__multiply+0x80>
 8006734:	0800792e 	.word	0x0800792e
 8006738:	080079b6 	.word	0x080079b6

0800673c <__pow5mult>:
 800673c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006740:	4615      	mov	r5, r2
 8006742:	f012 0203 	ands.w	r2, r2, #3
 8006746:	4607      	mov	r7, r0
 8006748:	460e      	mov	r6, r1
 800674a:	d007      	beq.n	800675c <__pow5mult+0x20>
 800674c:	4c25      	ldr	r4, [pc, #148]	@ (80067e4 <__pow5mult+0xa8>)
 800674e:	3a01      	subs	r2, #1
 8006750:	2300      	movs	r3, #0
 8006752:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8006756:	f7ff fe5d 	bl	8006414 <__multadd>
 800675a:	4606      	mov	r6, r0
 800675c:	10ad      	asrs	r5, r5, #2
 800675e:	d03d      	beq.n	80067dc <__pow5mult+0xa0>
 8006760:	69fc      	ldr	r4, [r7, #28]
 8006762:	b97c      	cbnz	r4, 8006784 <__pow5mult+0x48>
 8006764:	2010      	movs	r0, #16
 8006766:	f000 fb99 	bl	8006e9c <malloc>
 800676a:	4602      	mov	r2, r0
 800676c:	61f8      	str	r0, [r7, #28]
 800676e:	b928      	cbnz	r0, 800677c <__pow5mult+0x40>
 8006770:	4b1d      	ldr	r3, [pc, #116]	@ (80067e8 <__pow5mult+0xac>)
 8006772:	481e      	ldr	r0, [pc, #120]	@ (80067ec <__pow5mult+0xb0>)
 8006774:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8006778:	f000 fb5e 	bl	8006e38 <__assert_func>
 800677c:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8006780:	6004      	str	r4, [r0, #0]
 8006782:	60c4      	str	r4, [r0, #12]
 8006784:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8006788:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800678c:	b94c      	cbnz	r4, 80067a2 <__pow5mult+0x66>
 800678e:	f240 2171 	movw	r1, #625	@ 0x271
 8006792:	4638      	mov	r0, r7
 8006794:	f7ff ff1a 	bl	80065cc <__i2b>
 8006798:	2300      	movs	r3, #0
 800679a:	f8c8 0008 	str.w	r0, [r8, #8]
 800679e:	4604      	mov	r4, r0
 80067a0:	6003      	str	r3, [r0, #0]
 80067a2:	f04f 0900 	mov.w	r9, #0
 80067a6:	07eb      	lsls	r3, r5, #31
 80067a8:	d50a      	bpl.n	80067c0 <__pow5mult+0x84>
 80067aa:	4631      	mov	r1, r6
 80067ac:	4622      	mov	r2, r4
 80067ae:	4638      	mov	r0, r7
 80067b0:	f7ff ff22 	bl	80065f8 <__multiply>
 80067b4:	4631      	mov	r1, r6
 80067b6:	4680      	mov	r8, r0
 80067b8:	4638      	mov	r0, r7
 80067ba:	f7ff fe09 	bl	80063d0 <_Bfree>
 80067be:	4646      	mov	r6, r8
 80067c0:	106d      	asrs	r5, r5, #1
 80067c2:	d00b      	beq.n	80067dc <__pow5mult+0xa0>
 80067c4:	6820      	ldr	r0, [r4, #0]
 80067c6:	b938      	cbnz	r0, 80067d8 <__pow5mult+0x9c>
 80067c8:	4622      	mov	r2, r4
 80067ca:	4621      	mov	r1, r4
 80067cc:	4638      	mov	r0, r7
 80067ce:	f7ff ff13 	bl	80065f8 <__multiply>
 80067d2:	6020      	str	r0, [r4, #0]
 80067d4:	f8c0 9000 	str.w	r9, [r0]
 80067d8:	4604      	mov	r4, r0
 80067da:	e7e4      	b.n	80067a6 <__pow5mult+0x6a>
 80067dc:	4630      	mov	r0, r6
 80067de:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80067e2:	bf00      	nop
 80067e4:	08007bd4 	.word	0x08007bd4
 80067e8:	0800799f 	.word	0x0800799f
 80067ec:	080079b6 	.word	0x080079b6

080067f0 <__lshift>:
 80067f0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80067f4:	460c      	mov	r4, r1
 80067f6:	6849      	ldr	r1, [r1, #4]
 80067f8:	6923      	ldr	r3, [r4, #16]
 80067fa:	eb03 1862 	add.w	r8, r3, r2, asr #5
 80067fe:	68a3      	ldr	r3, [r4, #8]
 8006800:	4607      	mov	r7, r0
 8006802:	4691      	mov	r9, r2
 8006804:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8006808:	f108 0601 	add.w	r6, r8, #1
 800680c:	42b3      	cmp	r3, r6
 800680e:	db0b      	blt.n	8006828 <__lshift+0x38>
 8006810:	4638      	mov	r0, r7
 8006812:	f7ff fd9d 	bl	8006350 <_Balloc>
 8006816:	4605      	mov	r5, r0
 8006818:	b948      	cbnz	r0, 800682e <__lshift+0x3e>
 800681a:	4602      	mov	r2, r0
 800681c:	4b28      	ldr	r3, [pc, #160]	@ (80068c0 <__lshift+0xd0>)
 800681e:	4829      	ldr	r0, [pc, #164]	@ (80068c4 <__lshift+0xd4>)
 8006820:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8006824:	f000 fb08 	bl	8006e38 <__assert_func>
 8006828:	3101      	adds	r1, #1
 800682a:	005b      	lsls	r3, r3, #1
 800682c:	e7ee      	b.n	800680c <__lshift+0x1c>
 800682e:	2300      	movs	r3, #0
 8006830:	f100 0114 	add.w	r1, r0, #20
 8006834:	f100 0210 	add.w	r2, r0, #16
 8006838:	4618      	mov	r0, r3
 800683a:	4553      	cmp	r3, sl
 800683c:	db33      	blt.n	80068a6 <__lshift+0xb6>
 800683e:	6920      	ldr	r0, [r4, #16]
 8006840:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8006844:	f104 0314 	add.w	r3, r4, #20
 8006848:	f019 091f 	ands.w	r9, r9, #31
 800684c:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8006850:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8006854:	d02b      	beq.n	80068ae <__lshift+0xbe>
 8006856:	f1c9 0e20 	rsb	lr, r9, #32
 800685a:	468a      	mov	sl, r1
 800685c:	2200      	movs	r2, #0
 800685e:	6818      	ldr	r0, [r3, #0]
 8006860:	fa00 f009 	lsl.w	r0, r0, r9
 8006864:	4310      	orrs	r0, r2
 8006866:	f84a 0b04 	str.w	r0, [sl], #4
 800686a:	f853 2b04 	ldr.w	r2, [r3], #4
 800686e:	459c      	cmp	ip, r3
 8006870:	fa22 f20e 	lsr.w	r2, r2, lr
 8006874:	d8f3      	bhi.n	800685e <__lshift+0x6e>
 8006876:	ebac 0304 	sub.w	r3, ip, r4
 800687a:	3b15      	subs	r3, #21
 800687c:	f023 0303 	bic.w	r3, r3, #3
 8006880:	3304      	adds	r3, #4
 8006882:	f104 0015 	add.w	r0, r4, #21
 8006886:	4560      	cmp	r0, ip
 8006888:	bf88      	it	hi
 800688a:	2304      	movhi	r3, #4
 800688c:	50ca      	str	r2, [r1, r3]
 800688e:	b10a      	cbz	r2, 8006894 <__lshift+0xa4>
 8006890:	f108 0602 	add.w	r6, r8, #2
 8006894:	3e01      	subs	r6, #1
 8006896:	4638      	mov	r0, r7
 8006898:	612e      	str	r6, [r5, #16]
 800689a:	4621      	mov	r1, r4
 800689c:	f7ff fd98 	bl	80063d0 <_Bfree>
 80068a0:	4628      	mov	r0, r5
 80068a2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80068a6:	f842 0f04 	str.w	r0, [r2, #4]!
 80068aa:	3301      	adds	r3, #1
 80068ac:	e7c5      	b.n	800683a <__lshift+0x4a>
 80068ae:	3904      	subs	r1, #4
 80068b0:	f853 2b04 	ldr.w	r2, [r3], #4
 80068b4:	f841 2f04 	str.w	r2, [r1, #4]!
 80068b8:	459c      	cmp	ip, r3
 80068ba:	d8f9      	bhi.n	80068b0 <__lshift+0xc0>
 80068bc:	e7ea      	b.n	8006894 <__lshift+0xa4>
 80068be:	bf00      	nop
 80068c0:	0800792e 	.word	0x0800792e
 80068c4:	080079b6 	.word	0x080079b6

080068c8 <__mcmp>:
 80068c8:	690a      	ldr	r2, [r1, #16]
 80068ca:	4603      	mov	r3, r0
 80068cc:	6900      	ldr	r0, [r0, #16]
 80068ce:	1a80      	subs	r0, r0, r2
 80068d0:	b530      	push	{r4, r5, lr}
 80068d2:	d10e      	bne.n	80068f2 <__mcmp+0x2a>
 80068d4:	3314      	adds	r3, #20
 80068d6:	3114      	adds	r1, #20
 80068d8:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 80068dc:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 80068e0:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 80068e4:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 80068e8:	4295      	cmp	r5, r2
 80068ea:	d003      	beq.n	80068f4 <__mcmp+0x2c>
 80068ec:	d205      	bcs.n	80068fa <__mcmp+0x32>
 80068ee:	f04f 30ff 	mov.w	r0, #4294967295
 80068f2:	bd30      	pop	{r4, r5, pc}
 80068f4:	42a3      	cmp	r3, r4
 80068f6:	d3f3      	bcc.n	80068e0 <__mcmp+0x18>
 80068f8:	e7fb      	b.n	80068f2 <__mcmp+0x2a>
 80068fa:	2001      	movs	r0, #1
 80068fc:	e7f9      	b.n	80068f2 <__mcmp+0x2a>
	...

08006900 <__mdiff>:
 8006900:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006904:	4689      	mov	r9, r1
 8006906:	4606      	mov	r6, r0
 8006908:	4611      	mov	r1, r2
 800690a:	4648      	mov	r0, r9
 800690c:	4614      	mov	r4, r2
 800690e:	f7ff ffdb 	bl	80068c8 <__mcmp>
 8006912:	1e05      	subs	r5, r0, #0
 8006914:	d112      	bne.n	800693c <__mdiff+0x3c>
 8006916:	4629      	mov	r1, r5
 8006918:	4630      	mov	r0, r6
 800691a:	f7ff fd19 	bl	8006350 <_Balloc>
 800691e:	4602      	mov	r2, r0
 8006920:	b928      	cbnz	r0, 800692e <__mdiff+0x2e>
 8006922:	4b3f      	ldr	r3, [pc, #252]	@ (8006a20 <__mdiff+0x120>)
 8006924:	f240 2137 	movw	r1, #567	@ 0x237
 8006928:	483e      	ldr	r0, [pc, #248]	@ (8006a24 <__mdiff+0x124>)
 800692a:	f000 fa85 	bl	8006e38 <__assert_func>
 800692e:	2301      	movs	r3, #1
 8006930:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8006934:	4610      	mov	r0, r2
 8006936:	b003      	add	sp, #12
 8006938:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800693c:	bfbc      	itt	lt
 800693e:	464b      	movlt	r3, r9
 8006940:	46a1      	movlt	r9, r4
 8006942:	4630      	mov	r0, r6
 8006944:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8006948:	bfba      	itte	lt
 800694a:	461c      	movlt	r4, r3
 800694c:	2501      	movlt	r5, #1
 800694e:	2500      	movge	r5, #0
 8006950:	f7ff fcfe 	bl	8006350 <_Balloc>
 8006954:	4602      	mov	r2, r0
 8006956:	b918      	cbnz	r0, 8006960 <__mdiff+0x60>
 8006958:	4b31      	ldr	r3, [pc, #196]	@ (8006a20 <__mdiff+0x120>)
 800695a:	f240 2145 	movw	r1, #581	@ 0x245
 800695e:	e7e3      	b.n	8006928 <__mdiff+0x28>
 8006960:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8006964:	6926      	ldr	r6, [r4, #16]
 8006966:	60c5      	str	r5, [r0, #12]
 8006968:	f109 0310 	add.w	r3, r9, #16
 800696c:	f109 0514 	add.w	r5, r9, #20
 8006970:	f104 0e14 	add.w	lr, r4, #20
 8006974:	f100 0b14 	add.w	fp, r0, #20
 8006978:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 800697c:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 8006980:	9301      	str	r3, [sp, #4]
 8006982:	46d9      	mov	r9, fp
 8006984:	f04f 0c00 	mov.w	ip, #0
 8006988:	9b01      	ldr	r3, [sp, #4]
 800698a:	f85e 0b04 	ldr.w	r0, [lr], #4
 800698e:	f853 af04 	ldr.w	sl, [r3, #4]!
 8006992:	9301      	str	r3, [sp, #4]
 8006994:	fa1f f38a 	uxth.w	r3, sl
 8006998:	4619      	mov	r1, r3
 800699a:	b283      	uxth	r3, r0
 800699c:	1acb      	subs	r3, r1, r3
 800699e:	0c00      	lsrs	r0, r0, #16
 80069a0:	4463      	add	r3, ip
 80069a2:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 80069a6:	eb00 4023 	add.w	r0, r0, r3, asr #16
 80069aa:	b29b      	uxth	r3, r3
 80069ac:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 80069b0:	4576      	cmp	r6, lr
 80069b2:	f849 3b04 	str.w	r3, [r9], #4
 80069b6:	ea4f 4c20 	mov.w	ip, r0, asr #16
 80069ba:	d8e5      	bhi.n	8006988 <__mdiff+0x88>
 80069bc:	1b33      	subs	r3, r6, r4
 80069be:	3b15      	subs	r3, #21
 80069c0:	f023 0303 	bic.w	r3, r3, #3
 80069c4:	3415      	adds	r4, #21
 80069c6:	3304      	adds	r3, #4
 80069c8:	42a6      	cmp	r6, r4
 80069ca:	bf38      	it	cc
 80069cc:	2304      	movcc	r3, #4
 80069ce:	441d      	add	r5, r3
 80069d0:	445b      	add	r3, fp
 80069d2:	461e      	mov	r6, r3
 80069d4:	462c      	mov	r4, r5
 80069d6:	4544      	cmp	r4, r8
 80069d8:	d30e      	bcc.n	80069f8 <__mdiff+0xf8>
 80069da:	f108 0103 	add.w	r1, r8, #3
 80069de:	1b49      	subs	r1, r1, r5
 80069e0:	f021 0103 	bic.w	r1, r1, #3
 80069e4:	3d03      	subs	r5, #3
 80069e6:	45a8      	cmp	r8, r5
 80069e8:	bf38      	it	cc
 80069ea:	2100      	movcc	r1, #0
 80069ec:	440b      	add	r3, r1
 80069ee:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 80069f2:	b191      	cbz	r1, 8006a1a <__mdiff+0x11a>
 80069f4:	6117      	str	r7, [r2, #16]
 80069f6:	e79d      	b.n	8006934 <__mdiff+0x34>
 80069f8:	f854 1b04 	ldr.w	r1, [r4], #4
 80069fc:	46e6      	mov	lr, ip
 80069fe:	0c08      	lsrs	r0, r1, #16
 8006a00:	fa1c fc81 	uxtah	ip, ip, r1
 8006a04:	4471      	add	r1, lr
 8006a06:	eb00 402c 	add.w	r0, r0, ip, asr #16
 8006a0a:	b289      	uxth	r1, r1
 8006a0c:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8006a10:	f846 1b04 	str.w	r1, [r6], #4
 8006a14:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8006a18:	e7dd      	b.n	80069d6 <__mdiff+0xd6>
 8006a1a:	3f01      	subs	r7, #1
 8006a1c:	e7e7      	b.n	80069ee <__mdiff+0xee>
 8006a1e:	bf00      	nop
 8006a20:	0800792e 	.word	0x0800792e
 8006a24:	080079b6 	.word	0x080079b6

08006a28 <__ulp>:
 8006a28:	b082      	sub	sp, #8
 8006a2a:	ed8d 0b00 	vstr	d0, [sp]
 8006a2e:	9a01      	ldr	r2, [sp, #4]
 8006a30:	4b0f      	ldr	r3, [pc, #60]	@ (8006a70 <__ulp+0x48>)
 8006a32:	4013      	ands	r3, r2
 8006a34:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 8006a38:	2b00      	cmp	r3, #0
 8006a3a:	dc08      	bgt.n	8006a4e <__ulp+0x26>
 8006a3c:	425b      	negs	r3, r3
 8006a3e:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 8006a42:	ea4f 5223 	mov.w	r2, r3, asr #20
 8006a46:	da04      	bge.n	8006a52 <__ulp+0x2a>
 8006a48:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 8006a4c:	4113      	asrs	r3, r2
 8006a4e:	2200      	movs	r2, #0
 8006a50:	e008      	b.n	8006a64 <__ulp+0x3c>
 8006a52:	f1a2 0314 	sub.w	r3, r2, #20
 8006a56:	2b1e      	cmp	r3, #30
 8006a58:	bfda      	itte	le
 8006a5a:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 8006a5e:	40da      	lsrle	r2, r3
 8006a60:	2201      	movgt	r2, #1
 8006a62:	2300      	movs	r3, #0
 8006a64:	4619      	mov	r1, r3
 8006a66:	4610      	mov	r0, r2
 8006a68:	ec41 0b10 	vmov	d0, r0, r1
 8006a6c:	b002      	add	sp, #8
 8006a6e:	4770      	bx	lr
 8006a70:	7ff00000 	.word	0x7ff00000

08006a74 <__b2d>:
 8006a74:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006a78:	6906      	ldr	r6, [r0, #16]
 8006a7a:	f100 0814 	add.w	r8, r0, #20
 8006a7e:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 8006a82:	1f37      	subs	r7, r6, #4
 8006a84:	f856 2c04 	ldr.w	r2, [r6, #-4]
 8006a88:	4610      	mov	r0, r2
 8006a8a:	f7ff fd53 	bl	8006534 <__hi0bits>
 8006a8e:	f1c0 0320 	rsb	r3, r0, #32
 8006a92:	280a      	cmp	r0, #10
 8006a94:	600b      	str	r3, [r1, #0]
 8006a96:	491b      	ldr	r1, [pc, #108]	@ (8006b04 <__b2d+0x90>)
 8006a98:	dc15      	bgt.n	8006ac6 <__b2d+0x52>
 8006a9a:	f1c0 0c0b 	rsb	ip, r0, #11
 8006a9e:	fa22 f30c 	lsr.w	r3, r2, ip
 8006aa2:	45b8      	cmp	r8, r7
 8006aa4:	ea43 0501 	orr.w	r5, r3, r1
 8006aa8:	bf34      	ite	cc
 8006aaa:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 8006aae:	2300      	movcs	r3, #0
 8006ab0:	3015      	adds	r0, #21
 8006ab2:	fa02 f000 	lsl.w	r0, r2, r0
 8006ab6:	fa23 f30c 	lsr.w	r3, r3, ip
 8006aba:	4303      	orrs	r3, r0
 8006abc:	461c      	mov	r4, r3
 8006abe:	ec45 4b10 	vmov	d0, r4, r5
 8006ac2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006ac6:	45b8      	cmp	r8, r7
 8006ac8:	bf3a      	itte	cc
 8006aca:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 8006ace:	f1a6 0708 	subcc.w	r7, r6, #8
 8006ad2:	2300      	movcs	r3, #0
 8006ad4:	380b      	subs	r0, #11
 8006ad6:	d012      	beq.n	8006afe <__b2d+0x8a>
 8006ad8:	f1c0 0120 	rsb	r1, r0, #32
 8006adc:	fa23 f401 	lsr.w	r4, r3, r1
 8006ae0:	4082      	lsls	r2, r0
 8006ae2:	4322      	orrs	r2, r4
 8006ae4:	4547      	cmp	r7, r8
 8006ae6:	f042 557f 	orr.w	r5, r2, #1069547520	@ 0x3fc00000
 8006aea:	bf8c      	ite	hi
 8006aec:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 8006af0:	2200      	movls	r2, #0
 8006af2:	4083      	lsls	r3, r0
 8006af4:	40ca      	lsrs	r2, r1
 8006af6:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 8006afa:	4313      	orrs	r3, r2
 8006afc:	e7de      	b.n	8006abc <__b2d+0x48>
 8006afe:	ea42 0501 	orr.w	r5, r2, r1
 8006b02:	e7db      	b.n	8006abc <__b2d+0x48>
 8006b04:	3ff00000 	.word	0x3ff00000

08006b08 <__d2b>:
 8006b08:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8006b0c:	460f      	mov	r7, r1
 8006b0e:	2101      	movs	r1, #1
 8006b10:	ec59 8b10 	vmov	r8, r9, d0
 8006b14:	4616      	mov	r6, r2
 8006b16:	f7ff fc1b 	bl	8006350 <_Balloc>
 8006b1a:	4604      	mov	r4, r0
 8006b1c:	b930      	cbnz	r0, 8006b2c <__d2b+0x24>
 8006b1e:	4602      	mov	r2, r0
 8006b20:	4b23      	ldr	r3, [pc, #140]	@ (8006bb0 <__d2b+0xa8>)
 8006b22:	4824      	ldr	r0, [pc, #144]	@ (8006bb4 <__d2b+0xac>)
 8006b24:	f240 310f 	movw	r1, #783	@ 0x30f
 8006b28:	f000 f986 	bl	8006e38 <__assert_func>
 8006b2c:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8006b30:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8006b34:	b10d      	cbz	r5, 8006b3a <__d2b+0x32>
 8006b36:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8006b3a:	9301      	str	r3, [sp, #4]
 8006b3c:	f1b8 0300 	subs.w	r3, r8, #0
 8006b40:	d023      	beq.n	8006b8a <__d2b+0x82>
 8006b42:	4668      	mov	r0, sp
 8006b44:	9300      	str	r3, [sp, #0]
 8006b46:	f7ff fd14 	bl	8006572 <__lo0bits>
 8006b4a:	e9dd 1200 	ldrd	r1, r2, [sp]
 8006b4e:	b1d0      	cbz	r0, 8006b86 <__d2b+0x7e>
 8006b50:	f1c0 0320 	rsb	r3, r0, #32
 8006b54:	fa02 f303 	lsl.w	r3, r2, r3
 8006b58:	430b      	orrs	r3, r1
 8006b5a:	40c2      	lsrs	r2, r0
 8006b5c:	6163      	str	r3, [r4, #20]
 8006b5e:	9201      	str	r2, [sp, #4]
 8006b60:	9b01      	ldr	r3, [sp, #4]
 8006b62:	61a3      	str	r3, [r4, #24]
 8006b64:	2b00      	cmp	r3, #0
 8006b66:	bf0c      	ite	eq
 8006b68:	2201      	moveq	r2, #1
 8006b6a:	2202      	movne	r2, #2
 8006b6c:	6122      	str	r2, [r4, #16]
 8006b6e:	b1a5      	cbz	r5, 8006b9a <__d2b+0x92>
 8006b70:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 8006b74:	4405      	add	r5, r0
 8006b76:	603d      	str	r5, [r7, #0]
 8006b78:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8006b7c:	6030      	str	r0, [r6, #0]
 8006b7e:	4620      	mov	r0, r4
 8006b80:	b003      	add	sp, #12
 8006b82:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8006b86:	6161      	str	r1, [r4, #20]
 8006b88:	e7ea      	b.n	8006b60 <__d2b+0x58>
 8006b8a:	a801      	add	r0, sp, #4
 8006b8c:	f7ff fcf1 	bl	8006572 <__lo0bits>
 8006b90:	9b01      	ldr	r3, [sp, #4]
 8006b92:	6163      	str	r3, [r4, #20]
 8006b94:	3020      	adds	r0, #32
 8006b96:	2201      	movs	r2, #1
 8006b98:	e7e8      	b.n	8006b6c <__d2b+0x64>
 8006b9a:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8006b9e:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 8006ba2:	6038      	str	r0, [r7, #0]
 8006ba4:	6918      	ldr	r0, [r3, #16]
 8006ba6:	f7ff fcc5 	bl	8006534 <__hi0bits>
 8006baa:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8006bae:	e7e5      	b.n	8006b7c <__d2b+0x74>
 8006bb0:	0800792e 	.word	0x0800792e
 8006bb4:	080079b6 	.word	0x080079b6

08006bb8 <__ratio>:
 8006bb8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006bbc:	b085      	sub	sp, #20
 8006bbe:	e9cd 1000 	strd	r1, r0, [sp]
 8006bc2:	a902      	add	r1, sp, #8
 8006bc4:	f7ff ff56 	bl	8006a74 <__b2d>
 8006bc8:	9800      	ldr	r0, [sp, #0]
 8006bca:	a903      	add	r1, sp, #12
 8006bcc:	ec55 4b10 	vmov	r4, r5, d0
 8006bd0:	f7ff ff50 	bl	8006a74 <__b2d>
 8006bd4:	9b01      	ldr	r3, [sp, #4]
 8006bd6:	6919      	ldr	r1, [r3, #16]
 8006bd8:	9b00      	ldr	r3, [sp, #0]
 8006bda:	691b      	ldr	r3, [r3, #16]
 8006bdc:	1ac9      	subs	r1, r1, r3
 8006bde:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 8006be2:	1a9b      	subs	r3, r3, r2
 8006be4:	ec5b ab10 	vmov	sl, fp, d0
 8006be8:	eb03 1341 	add.w	r3, r3, r1, lsl #5
 8006bec:	2b00      	cmp	r3, #0
 8006bee:	bfce      	itee	gt
 8006bf0:	462a      	movgt	r2, r5
 8006bf2:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 8006bf6:	465a      	movle	r2, fp
 8006bf8:	462f      	mov	r7, r5
 8006bfa:	46d9      	mov	r9, fp
 8006bfc:	bfcc      	ite	gt
 8006bfe:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 8006c02:	eb02 5903 	addle.w	r9, r2, r3, lsl #20
 8006c06:	464b      	mov	r3, r9
 8006c08:	4652      	mov	r2, sl
 8006c0a:	4620      	mov	r0, r4
 8006c0c:	4639      	mov	r1, r7
 8006c0e:	f7f9 fe25 	bl	800085c <__aeabi_ddiv>
 8006c12:	ec41 0b10 	vmov	d0, r0, r1
 8006c16:	b005      	add	sp, #20
 8006c18:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08006c1c <__copybits>:
 8006c1c:	3901      	subs	r1, #1
 8006c1e:	b570      	push	{r4, r5, r6, lr}
 8006c20:	1149      	asrs	r1, r1, #5
 8006c22:	6914      	ldr	r4, [r2, #16]
 8006c24:	3101      	adds	r1, #1
 8006c26:	f102 0314 	add.w	r3, r2, #20
 8006c2a:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 8006c2e:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 8006c32:	1f05      	subs	r5, r0, #4
 8006c34:	42a3      	cmp	r3, r4
 8006c36:	d30c      	bcc.n	8006c52 <__copybits+0x36>
 8006c38:	1aa3      	subs	r3, r4, r2
 8006c3a:	3b11      	subs	r3, #17
 8006c3c:	f023 0303 	bic.w	r3, r3, #3
 8006c40:	3211      	adds	r2, #17
 8006c42:	42a2      	cmp	r2, r4
 8006c44:	bf88      	it	hi
 8006c46:	2300      	movhi	r3, #0
 8006c48:	4418      	add	r0, r3
 8006c4a:	2300      	movs	r3, #0
 8006c4c:	4288      	cmp	r0, r1
 8006c4e:	d305      	bcc.n	8006c5c <__copybits+0x40>
 8006c50:	bd70      	pop	{r4, r5, r6, pc}
 8006c52:	f853 6b04 	ldr.w	r6, [r3], #4
 8006c56:	f845 6f04 	str.w	r6, [r5, #4]!
 8006c5a:	e7eb      	b.n	8006c34 <__copybits+0x18>
 8006c5c:	f840 3b04 	str.w	r3, [r0], #4
 8006c60:	e7f4      	b.n	8006c4c <__copybits+0x30>

08006c62 <__any_on>:
 8006c62:	f100 0214 	add.w	r2, r0, #20
 8006c66:	6900      	ldr	r0, [r0, #16]
 8006c68:	114b      	asrs	r3, r1, #5
 8006c6a:	4298      	cmp	r0, r3
 8006c6c:	b510      	push	{r4, lr}
 8006c6e:	db11      	blt.n	8006c94 <__any_on+0x32>
 8006c70:	dd0a      	ble.n	8006c88 <__any_on+0x26>
 8006c72:	f011 011f 	ands.w	r1, r1, #31
 8006c76:	d007      	beq.n	8006c88 <__any_on+0x26>
 8006c78:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 8006c7c:	fa24 f001 	lsr.w	r0, r4, r1
 8006c80:	fa00 f101 	lsl.w	r1, r0, r1
 8006c84:	428c      	cmp	r4, r1
 8006c86:	d10b      	bne.n	8006ca0 <__any_on+0x3e>
 8006c88:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8006c8c:	4293      	cmp	r3, r2
 8006c8e:	d803      	bhi.n	8006c98 <__any_on+0x36>
 8006c90:	2000      	movs	r0, #0
 8006c92:	bd10      	pop	{r4, pc}
 8006c94:	4603      	mov	r3, r0
 8006c96:	e7f7      	b.n	8006c88 <__any_on+0x26>
 8006c98:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8006c9c:	2900      	cmp	r1, #0
 8006c9e:	d0f5      	beq.n	8006c8c <__any_on+0x2a>
 8006ca0:	2001      	movs	r0, #1
 8006ca2:	e7f6      	b.n	8006c92 <__any_on+0x30>

08006ca4 <__ascii_wctomb>:
 8006ca4:	4603      	mov	r3, r0
 8006ca6:	4608      	mov	r0, r1
 8006ca8:	b141      	cbz	r1, 8006cbc <__ascii_wctomb+0x18>
 8006caa:	2aff      	cmp	r2, #255	@ 0xff
 8006cac:	d904      	bls.n	8006cb8 <__ascii_wctomb+0x14>
 8006cae:	228a      	movs	r2, #138	@ 0x8a
 8006cb0:	601a      	str	r2, [r3, #0]
 8006cb2:	f04f 30ff 	mov.w	r0, #4294967295
 8006cb6:	4770      	bx	lr
 8006cb8:	700a      	strb	r2, [r1, #0]
 8006cba:	2001      	movs	r0, #1
 8006cbc:	4770      	bx	lr
	...

08006cc0 <__sflush_r>:
 8006cc0:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8006cc4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006cc8:	0716      	lsls	r6, r2, #28
 8006cca:	4605      	mov	r5, r0
 8006ccc:	460c      	mov	r4, r1
 8006cce:	d454      	bmi.n	8006d7a <__sflush_r+0xba>
 8006cd0:	684b      	ldr	r3, [r1, #4]
 8006cd2:	2b00      	cmp	r3, #0
 8006cd4:	dc02      	bgt.n	8006cdc <__sflush_r+0x1c>
 8006cd6:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8006cd8:	2b00      	cmp	r3, #0
 8006cda:	dd48      	ble.n	8006d6e <__sflush_r+0xae>
 8006cdc:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8006cde:	2e00      	cmp	r6, #0
 8006ce0:	d045      	beq.n	8006d6e <__sflush_r+0xae>
 8006ce2:	2300      	movs	r3, #0
 8006ce4:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8006ce8:	682f      	ldr	r7, [r5, #0]
 8006cea:	6a21      	ldr	r1, [r4, #32]
 8006cec:	602b      	str	r3, [r5, #0]
 8006cee:	d030      	beq.n	8006d52 <__sflush_r+0x92>
 8006cf0:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8006cf2:	89a3      	ldrh	r3, [r4, #12]
 8006cf4:	0759      	lsls	r1, r3, #29
 8006cf6:	d505      	bpl.n	8006d04 <__sflush_r+0x44>
 8006cf8:	6863      	ldr	r3, [r4, #4]
 8006cfa:	1ad2      	subs	r2, r2, r3
 8006cfc:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8006cfe:	b10b      	cbz	r3, 8006d04 <__sflush_r+0x44>
 8006d00:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8006d02:	1ad2      	subs	r2, r2, r3
 8006d04:	2300      	movs	r3, #0
 8006d06:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8006d08:	6a21      	ldr	r1, [r4, #32]
 8006d0a:	4628      	mov	r0, r5
 8006d0c:	47b0      	blx	r6
 8006d0e:	1c43      	adds	r3, r0, #1
 8006d10:	89a3      	ldrh	r3, [r4, #12]
 8006d12:	d106      	bne.n	8006d22 <__sflush_r+0x62>
 8006d14:	6829      	ldr	r1, [r5, #0]
 8006d16:	291d      	cmp	r1, #29
 8006d18:	d82b      	bhi.n	8006d72 <__sflush_r+0xb2>
 8006d1a:	4a2a      	ldr	r2, [pc, #168]	@ (8006dc4 <__sflush_r+0x104>)
 8006d1c:	40ca      	lsrs	r2, r1
 8006d1e:	07d6      	lsls	r6, r2, #31
 8006d20:	d527      	bpl.n	8006d72 <__sflush_r+0xb2>
 8006d22:	2200      	movs	r2, #0
 8006d24:	6062      	str	r2, [r4, #4]
 8006d26:	04d9      	lsls	r1, r3, #19
 8006d28:	6922      	ldr	r2, [r4, #16]
 8006d2a:	6022      	str	r2, [r4, #0]
 8006d2c:	d504      	bpl.n	8006d38 <__sflush_r+0x78>
 8006d2e:	1c42      	adds	r2, r0, #1
 8006d30:	d101      	bne.n	8006d36 <__sflush_r+0x76>
 8006d32:	682b      	ldr	r3, [r5, #0]
 8006d34:	b903      	cbnz	r3, 8006d38 <__sflush_r+0x78>
 8006d36:	6560      	str	r0, [r4, #84]	@ 0x54
 8006d38:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8006d3a:	602f      	str	r7, [r5, #0]
 8006d3c:	b1b9      	cbz	r1, 8006d6e <__sflush_r+0xae>
 8006d3e:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8006d42:	4299      	cmp	r1, r3
 8006d44:	d002      	beq.n	8006d4c <__sflush_r+0x8c>
 8006d46:	4628      	mov	r0, r5
 8006d48:	f7fe febe 	bl	8005ac8 <_free_r>
 8006d4c:	2300      	movs	r3, #0
 8006d4e:	6363      	str	r3, [r4, #52]	@ 0x34
 8006d50:	e00d      	b.n	8006d6e <__sflush_r+0xae>
 8006d52:	2301      	movs	r3, #1
 8006d54:	4628      	mov	r0, r5
 8006d56:	47b0      	blx	r6
 8006d58:	4602      	mov	r2, r0
 8006d5a:	1c50      	adds	r0, r2, #1
 8006d5c:	d1c9      	bne.n	8006cf2 <__sflush_r+0x32>
 8006d5e:	682b      	ldr	r3, [r5, #0]
 8006d60:	2b00      	cmp	r3, #0
 8006d62:	d0c6      	beq.n	8006cf2 <__sflush_r+0x32>
 8006d64:	2b1d      	cmp	r3, #29
 8006d66:	d001      	beq.n	8006d6c <__sflush_r+0xac>
 8006d68:	2b16      	cmp	r3, #22
 8006d6a:	d11e      	bne.n	8006daa <__sflush_r+0xea>
 8006d6c:	602f      	str	r7, [r5, #0]
 8006d6e:	2000      	movs	r0, #0
 8006d70:	e022      	b.n	8006db8 <__sflush_r+0xf8>
 8006d72:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006d76:	b21b      	sxth	r3, r3
 8006d78:	e01b      	b.n	8006db2 <__sflush_r+0xf2>
 8006d7a:	690f      	ldr	r7, [r1, #16]
 8006d7c:	2f00      	cmp	r7, #0
 8006d7e:	d0f6      	beq.n	8006d6e <__sflush_r+0xae>
 8006d80:	0793      	lsls	r3, r2, #30
 8006d82:	680e      	ldr	r6, [r1, #0]
 8006d84:	bf08      	it	eq
 8006d86:	694b      	ldreq	r3, [r1, #20]
 8006d88:	600f      	str	r7, [r1, #0]
 8006d8a:	bf18      	it	ne
 8006d8c:	2300      	movne	r3, #0
 8006d8e:	eba6 0807 	sub.w	r8, r6, r7
 8006d92:	608b      	str	r3, [r1, #8]
 8006d94:	f1b8 0f00 	cmp.w	r8, #0
 8006d98:	dde9      	ble.n	8006d6e <__sflush_r+0xae>
 8006d9a:	6a21      	ldr	r1, [r4, #32]
 8006d9c:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8006d9e:	4643      	mov	r3, r8
 8006da0:	463a      	mov	r2, r7
 8006da2:	4628      	mov	r0, r5
 8006da4:	47b0      	blx	r6
 8006da6:	2800      	cmp	r0, #0
 8006da8:	dc08      	bgt.n	8006dbc <__sflush_r+0xfc>
 8006daa:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006dae:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006db2:	81a3      	strh	r3, [r4, #12]
 8006db4:	f04f 30ff 	mov.w	r0, #4294967295
 8006db8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006dbc:	4407      	add	r7, r0
 8006dbe:	eba8 0800 	sub.w	r8, r8, r0
 8006dc2:	e7e7      	b.n	8006d94 <__sflush_r+0xd4>
 8006dc4:	20400001 	.word	0x20400001

08006dc8 <_fflush_r>:
 8006dc8:	b538      	push	{r3, r4, r5, lr}
 8006dca:	690b      	ldr	r3, [r1, #16]
 8006dcc:	4605      	mov	r5, r0
 8006dce:	460c      	mov	r4, r1
 8006dd0:	b913      	cbnz	r3, 8006dd8 <_fflush_r+0x10>
 8006dd2:	2500      	movs	r5, #0
 8006dd4:	4628      	mov	r0, r5
 8006dd6:	bd38      	pop	{r3, r4, r5, pc}
 8006dd8:	b118      	cbz	r0, 8006de2 <_fflush_r+0x1a>
 8006dda:	6a03      	ldr	r3, [r0, #32]
 8006ddc:	b90b      	cbnz	r3, 8006de2 <_fflush_r+0x1a>
 8006dde:	f7fe fd53 	bl	8005888 <__sinit>
 8006de2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006de6:	2b00      	cmp	r3, #0
 8006de8:	d0f3      	beq.n	8006dd2 <_fflush_r+0xa>
 8006dea:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8006dec:	07d0      	lsls	r0, r2, #31
 8006dee:	d404      	bmi.n	8006dfa <_fflush_r+0x32>
 8006df0:	0599      	lsls	r1, r3, #22
 8006df2:	d402      	bmi.n	8006dfa <_fflush_r+0x32>
 8006df4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8006df6:	f7fe fe4c 	bl	8005a92 <__retarget_lock_acquire_recursive>
 8006dfa:	4628      	mov	r0, r5
 8006dfc:	4621      	mov	r1, r4
 8006dfe:	f7ff ff5f 	bl	8006cc0 <__sflush_r>
 8006e02:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8006e04:	07da      	lsls	r2, r3, #31
 8006e06:	4605      	mov	r5, r0
 8006e08:	d4e4      	bmi.n	8006dd4 <_fflush_r+0xc>
 8006e0a:	89a3      	ldrh	r3, [r4, #12]
 8006e0c:	059b      	lsls	r3, r3, #22
 8006e0e:	d4e1      	bmi.n	8006dd4 <_fflush_r+0xc>
 8006e10:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8006e12:	f7fe fe3f 	bl	8005a94 <__retarget_lock_release_recursive>
 8006e16:	e7dd      	b.n	8006dd4 <_fflush_r+0xc>

08006e18 <_sbrk_r>:
 8006e18:	b538      	push	{r3, r4, r5, lr}
 8006e1a:	4d06      	ldr	r5, [pc, #24]	@ (8006e34 <_sbrk_r+0x1c>)
 8006e1c:	2300      	movs	r3, #0
 8006e1e:	4604      	mov	r4, r0
 8006e20:	4608      	mov	r0, r1
 8006e22:	602b      	str	r3, [r5, #0]
 8006e24:	f7fb f862 	bl	8001eec <_sbrk>
 8006e28:	1c43      	adds	r3, r0, #1
 8006e2a:	d102      	bne.n	8006e32 <_sbrk_r+0x1a>
 8006e2c:	682b      	ldr	r3, [r5, #0]
 8006e2e:	b103      	cbz	r3, 8006e32 <_sbrk_r+0x1a>
 8006e30:	6023      	str	r3, [r4, #0]
 8006e32:	bd38      	pop	{r3, r4, r5, pc}
 8006e34:	20000688 	.word	0x20000688

08006e38 <__assert_func>:
 8006e38:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8006e3a:	4614      	mov	r4, r2
 8006e3c:	461a      	mov	r2, r3
 8006e3e:	4b09      	ldr	r3, [pc, #36]	@ (8006e64 <__assert_func+0x2c>)
 8006e40:	681b      	ldr	r3, [r3, #0]
 8006e42:	4605      	mov	r5, r0
 8006e44:	68d8      	ldr	r0, [r3, #12]
 8006e46:	b14c      	cbz	r4, 8006e5c <__assert_func+0x24>
 8006e48:	4b07      	ldr	r3, [pc, #28]	@ (8006e68 <__assert_func+0x30>)
 8006e4a:	9100      	str	r1, [sp, #0]
 8006e4c:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8006e50:	4906      	ldr	r1, [pc, #24]	@ (8006e6c <__assert_func+0x34>)
 8006e52:	462b      	mov	r3, r5
 8006e54:	f000 f82a 	bl	8006eac <fiprintf>
 8006e58:	f000 f83a 	bl	8006ed0 <abort>
 8006e5c:	4b04      	ldr	r3, [pc, #16]	@ (8006e70 <__assert_func+0x38>)
 8006e5e:	461c      	mov	r4, r3
 8006e60:	e7f3      	b.n	8006e4a <__assert_func+0x12>
 8006e62:	bf00      	nop
 8006e64:	200001f4 	.word	0x200001f4
 8006e68:	08007a0f 	.word	0x08007a0f
 8006e6c:	08007a1c 	.word	0x08007a1c
 8006e70:	08007a4a 	.word	0x08007a4a

08006e74 <_calloc_r>:
 8006e74:	b570      	push	{r4, r5, r6, lr}
 8006e76:	fba1 5402 	umull	r5, r4, r1, r2
 8006e7a:	b934      	cbnz	r4, 8006e8a <_calloc_r+0x16>
 8006e7c:	4629      	mov	r1, r5
 8006e7e:	f7ff f9c9 	bl	8006214 <_malloc_r>
 8006e82:	4606      	mov	r6, r0
 8006e84:	b928      	cbnz	r0, 8006e92 <_calloc_r+0x1e>
 8006e86:	4630      	mov	r0, r6
 8006e88:	bd70      	pop	{r4, r5, r6, pc}
 8006e8a:	220c      	movs	r2, #12
 8006e8c:	6002      	str	r2, [r0, #0]
 8006e8e:	2600      	movs	r6, #0
 8006e90:	e7f9      	b.n	8006e86 <_calloc_r+0x12>
 8006e92:	462a      	mov	r2, r5
 8006e94:	4621      	mov	r1, r4
 8006e96:	f7fe fd70 	bl	800597a <memset>
 8006e9a:	e7f4      	b.n	8006e86 <_calloc_r+0x12>

08006e9c <malloc>:
 8006e9c:	4b02      	ldr	r3, [pc, #8]	@ (8006ea8 <malloc+0xc>)
 8006e9e:	4601      	mov	r1, r0
 8006ea0:	6818      	ldr	r0, [r3, #0]
 8006ea2:	f7ff b9b7 	b.w	8006214 <_malloc_r>
 8006ea6:	bf00      	nop
 8006ea8:	200001f4 	.word	0x200001f4

08006eac <fiprintf>:
 8006eac:	b40e      	push	{r1, r2, r3}
 8006eae:	b503      	push	{r0, r1, lr}
 8006eb0:	4601      	mov	r1, r0
 8006eb2:	ab03      	add	r3, sp, #12
 8006eb4:	4805      	ldr	r0, [pc, #20]	@ (8006ecc <fiprintf+0x20>)
 8006eb6:	f853 2b04 	ldr.w	r2, [r3], #4
 8006eba:	6800      	ldr	r0, [r0, #0]
 8006ebc:	9301      	str	r3, [sp, #4]
 8006ebe:	f000 f837 	bl	8006f30 <_vfiprintf_r>
 8006ec2:	b002      	add	sp, #8
 8006ec4:	f85d eb04 	ldr.w	lr, [sp], #4
 8006ec8:	b003      	add	sp, #12
 8006eca:	4770      	bx	lr
 8006ecc:	200001f4 	.word	0x200001f4

08006ed0 <abort>:
 8006ed0:	b508      	push	{r3, lr}
 8006ed2:	2006      	movs	r0, #6
 8006ed4:	f000 fb8c 	bl	80075f0 <raise>
 8006ed8:	2001      	movs	r0, #1
 8006eda:	f7fa ff8f 	bl	8001dfc <_exit>

08006ede <__sfputc_r>:
 8006ede:	6893      	ldr	r3, [r2, #8]
 8006ee0:	3b01      	subs	r3, #1
 8006ee2:	2b00      	cmp	r3, #0
 8006ee4:	b410      	push	{r4}
 8006ee6:	6093      	str	r3, [r2, #8]
 8006ee8:	da08      	bge.n	8006efc <__sfputc_r+0x1e>
 8006eea:	6994      	ldr	r4, [r2, #24]
 8006eec:	42a3      	cmp	r3, r4
 8006eee:	db01      	blt.n	8006ef4 <__sfputc_r+0x16>
 8006ef0:	290a      	cmp	r1, #10
 8006ef2:	d103      	bne.n	8006efc <__sfputc_r+0x1e>
 8006ef4:	f85d 4b04 	ldr.w	r4, [sp], #4
 8006ef8:	f000 babe 	b.w	8007478 <__swbuf_r>
 8006efc:	6813      	ldr	r3, [r2, #0]
 8006efe:	1c58      	adds	r0, r3, #1
 8006f00:	6010      	str	r0, [r2, #0]
 8006f02:	7019      	strb	r1, [r3, #0]
 8006f04:	4608      	mov	r0, r1
 8006f06:	f85d 4b04 	ldr.w	r4, [sp], #4
 8006f0a:	4770      	bx	lr

08006f0c <__sfputs_r>:
 8006f0c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006f0e:	4606      	mov	r6, r0
 8006f10:	460f      	mov	r7, r1
 8006f12:	4614      	mov	r4, r2
 8006f14:	18d5      	adds	r5, r2, r3
 8006f16:	42ac      	cmp	r4, r5
 8006f18:	d101      	bne.n	8006f1e <__sfputs_r+0x12>
 8006f1a:	2000      	movs	r0, #0
 8006f1c:	e007      	b.n	8006f2e <__sfputs_r+0x22>
 8006f1e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006f22:	463a      	mov	r2, r7
 8006f24:	4630      	mov	r0, r6
 8006f26:	f7ff ffda 	bl	8006ede <__sfputc_r>
 8006f2a:	1c43      	adds	r3, r0, #1
 8006f2c:	d1f3      	bne.n	8006f16 <__sfputs_r+0xa>
 8006f2e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08006f30 <_vfiprintf_r>:
 8006f30:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006f34:	460d      	mov	r5, r1
 8006f36:	b09d      	sub	sp, #116	@ 0x74
 8006f38:	4614      	mov	r4, r2
 8006f3a:	4698      	mov	r8, r3
 8006f3c:	4606      	mov	r6, r0
 8006f3e:	b118      	cbz	r0, 8006f48 <_vfiprintf_r+0x18>
 8006f40:	6a03      	ldr	r3, [r0, #32]
 8006f42:	b90b      	cbnz	r3, 8006f48 <_vfiprintf_r+0x18>
 8006f44:	f7fe fca0 	bl	8005888 <__sinit>
 8006f48:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8006f4a:	07d9      	lsls	r1, r3, #31
 8006f4c:	d405      	bmi.n	8006f5a <_vfiprintf_r+0x2a>
 8006f4e:	89ab      	ldrh	r3, [r5, #12]
 8006f50:	059a      	lsls	r2, r3, #22
 8006f52:	d402      	bmi.n	8006f5a <_vfiprintf_r+0x2a>
 8006f54:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8006f56:	f7fe fd9c 	bl	8005a92 <__retarget_lock_acquire_recursive>
 8006f5a:	89ab      	ldrh	r3, [r5, #12]
 8006f5c:	071b      	lsls	r3, r3, #28
 8006f5e:	d501      	bpl.n	8006f64 <_vfiprintf_r+0x34>
 8006f60:	692b      	ldr	r3, [r5, #16]
 8006f62:	b99b      	cbnz	r3, 8006f8c <_vfiprintf_r+0x5c>
 8006f64:	4629      	mov	r1, r5
 8006f66:	4630      	mov	r0, r6
 8006f68:	f000 fac4 	bl	80074f4 <__swsetup_r>
 8006f6c:	b170      	cbz	r0, 8006f8c <_vfiprintf_r+0x5c>
 8006f6e:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8006f70:	07dc      	lsls	r4, r3, #31
 8006f72:	d504      	bpl.n	8006f7e <_vfiprintf_r+0x4e>
 8006f74:	f04f 30ff 	mov.w	r0, #4294967295
 8006f78:	b01d      	add	sp, #116	@ 0x74
 8006f7a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006f7e:	89ab      	ldrh	r3, [r5, #12]
 8006f80:	0598      	lsls	r0, r3, #22
 8006f82:	d4f7      	bmi.n	8006f74 <_vfiprintf_r+0x44>
 8006f84:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8006f86:	f7fe fd85 	bl	8005a94 <__retarget_lock_release_recursive>
 8006f8a:	e7f3      	b.n	8006f74 <_vfiprintf_r+0x44>
 8006f8c:	2300      	movs	r3, #0
 8006f8e:	9309      	str	r3, [sp, #36]	@ 0x24
 8006f90:	2320      	movs	r3, #32
 8006f92:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8006f96:	f8cd 800c 	str.w	r8, [sp, #12]
 8006f9a:	2330      	movs	r3, #48	@ 0x30
 8006f9c:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800714c <_vfiprintf_r+0x21c>
 8006fa0:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8006fa4:	f04f 0901 	mov.w	r9, #1
 8006fa8:	4623      	mov	r3, r4
 8006faa:	469a      	mov	sl, r3
 8006fac:	f813 2b01 	ldrb.w	r2, [r3], #1
 8006fb0:	b10a      	cbz	r2, 8006fb6 <_vfiprintf_r+0x86>
 8006fb2:	2a25      	cmp	r2, #37	@ 0x25
 8006fb4:	d1f9      	bne.n	8006faa <_vfiprintf_r+0x7a>
 8006fb6:	ebba 0b04 	subs.w	fp, sl, r4
 8006fba:	d00b      	beq.n	8006fd4 <_vfiprintf_r+0xa4>
 8006fbc:	465b      	mov	r3, fp
 8006fbe:	4622      	mov	r2, r4
 8006fc0:	4629      	mov	r1, r5
 8006fc2:	4630      	mov	r0, r6
 8006fc4:	f7ff ffa2 	bl	8006f0c <__sfputs_r>
 8006fc8:	3001      	adds	r0, #1
 8006fca:	f000 80a7 	beq.w	800711c <_vfiprintf_r+0x1ec>
 8006fce:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8006fd0:	445a      	add	r2, fp
 8006fd2:	9209      	str	r2, [sp, #36]	@ 0x24
 8006fd4:	f89a 3000 	ldrb.w	r3, [sl]
 8006fd8:	2b00      	cmp	r3, #0
 8006fda:	f000 809f 	beq.w	800711c <_vfiprintf_r+0x1ec>
 8006fde:	2300      	movs	r3, #0
 8006fe0:	f04f 32ff 	mov.w	r2, #4294967295
 8006fe4:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8006fe8:	f10a 0a01 	add.w	sl, sl, #1
 8006fec:	9304      	str	r3, [sp, #16]
 8006fee:	9307      	str	r3, [sp, #28]
 8006ff0:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8006ff4:	931a      	str	r3, [sp, #104]	@ 0x68
 8006ff6:	4654      	mov	r4, sl
 8006ff8:	2205      	movs	r2, #5
 8006ffa:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006ffe:	4853      	ldr	r0, [pc, #332]	@ (800714c <_vfiprintf_r+0x21c>)
 8007000:	f7f9 f8f6 	bl	80001f0 <memchr>
 8007004:	9a04      	ldr	r2, [sp, #16]
 8007006:	b9d8      	cbnz	r0, 8007040 <_vfiprintf_r+0x110>
 8007008:	06d1      	lsls	r1, r2, #27
 800700a:	bf44      	itt	mi
 800700c:	2320      	movmi	r3, #32
 800700e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8007012:	0713      	lsls	r3, r2, #28
 8007014:	bf44      	itt	mi
 8007016:	232b      	movmi	r3, #43	@ 0x2b
 8007018:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800701c:	f89a 3000 	ldrb.w	r3, [sl]
 8007020:	2b2a      	cmp	r3, #42	@ 0x2a
 8007022:	d015      	beq.n	8007050 <_vfiprintf_r+0x120>
 8007024:	9a07      	ldr	r2, [sp, #28]
 8007026:	4654      	mov	r4, sl
 8007028:	2000      	movs	r0, #0
 800702a:	f04f 0c0a 	mov.w	ip, #10
 800702e:	4621      	mov	r1, r4
 8007030:	f811 3b01 	ldrb.w	r3, [r1], #1
 8007034:	3b30      	subs	r3, #48	@ 0x30
 8007036:	2b09      	cmp	r3, #9
 8007038:	d94b      	bls.n	80070d2 <_vfiprintf_r+0x1a2>
 800703a:	b1b0      	cbz	r0, 800706a <_vfiprintf_r+0x13a>
 800703c:	9207      	str	r2, [sp, #28]
 800703e:	e014      	b.n	800706a <_vfiprintf_r+0x13a>
 8007040:	eba0 0308 	sub.w	r3, r0, r8
 8007044:	fa09 f303 	lsl.w	r3, r9, r3
 8007048:	4313      	orrs	r3, r2
 800704a:	9304      	str	r3, [sp, #16]
 800704c:	46a2      	mov	sl, r4
 800704e:	e7d2      	b.n	8006ff6 <_vfiprintf_r+0xc6>
 8007050:	9b03      	ldr	r3, [sp, #12]
 8007052:	1d19      	adds	r1, r3, #4
 8007054:	681b      	ldr	r3, [r3, #0]
 8007056:	9103      	str	r1, [sp, #12]
 8007058:	2b00      	cmp	r3, #0
 800705a:	bfbb      	ittet	lt
 800705c:	425b      	neglt	r3, r3
 800705e:	f042 0202 	orrlt.w	r2, r2, #2
 8007062:	9307      	strge	r3, [sp, #28]
 8007064:	9307      	strlt	r3, [sp, #28]
 8007066:	bfb8      	it	lt
 8007068:	9204      	strlt	r2, [sp, #16]
 800706a:	7823      	ldrb	r3, [r4, #0]
 800706c:	2b2e      	cmp	r3, #46	@ 0x2e
 800706e:	d10a      	bne.n	8007086 <_vfiprintf_r+0x156>
 8007070:	7863      	ldrb	r3, [r4, #1]
 8007072:	2b2a      	cmp	r3, #42	@ 0x2a
 8007074:	d132      	bne.n	80070dc <_vfiprintf_r+0x1ac>
 8007076:	9b03      	ldr	r3, [sp, #12]
 8007078:	1d1a      	adds	r2, r3, #4
 800707a:	681b      	ldr	r3, [r3, #0]
 800707c:	9203      	str	r2, [sp, #12]
 800707e:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8007082:	3402      	adds	r4, #2
 8007084:	9305      	str	r3, [sp, #20]
 8007086:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800715c <_vfiprintf_r+0x22c>
 800708a:	7821      	ldrb	r1, [r4, #0]
 800708c:	2203      	movs	r2, #3
 800708e:	4650      	mov	r0, sl
 8007090:	f7f9 f8ae 	bl	80001f0 <memchr>
 8007094:	b138      	cbz	r0, 80070a6 <_vfiprintf_r+0x176>
 8007096:	9b04      	ldr	r3, [sp, #16]
 8007098:	eba0 000a 	sub.w	r0, r0, sl
 800709c:	2240      	movs	r2, #64	@ 0x40
 800709e:	4082      	lsls	r2, r0
 80070a0:	4313      	orrs	r3, r2
 80070a2:	3401      	adds	r4, #1
 80070a4:	9304      	str	r3, [sp, #16]
 80070a6:	f814 1b01 	ldrb.w	r1, [r4], #1
 80070aa:	4829      	ldr	r0, [pc, #164]	@ (8007150 <_vfiprintf_r+0x220>)
 80070ac:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80070b0:	2206      	movs	r2, #6
 80070b2:	f7f9 f89d 	bl	80001f0 <memchr>
 80070b6:	2800      	cmp	r0, #0
 80070b8:	d03f      	beq.n	800713a <_vfiprintf_r+0x20a>
 80070ba:	4b26      	ldr	r3, [pc, #152]	@ (8007154 <_vfiprintf_r+0x224>)
 80070bc:	bb1b      	cbnz	r3, 8007106 <_vfiprintf_r+0x1d6>
 80070be:	9b03      	ldr	r3, [sp, #12]
 80070c0:	3307      	adds	r3, #7
 80070c2:	f023 0307 	bic.w	r3, r3, #7
 80070c6:	3308      	adds	r3, #8
 80070c8:	9303      	str	r3, [sp, #12]
 80070ca:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80070cc:	443b      	add	r3, r7
 80070ce:	9309      	str	r3, [sp, #36]	@ 0x24
 80070d0:	e76a      	b.n	8006fa8 <_vfiprintf_r+0x78>
 80070d2:	fb0c 3202 	mla	r2, ip, r2, r3
 80070d6:	460c      	mov	r4, r1
 80070d8:	2001      	movs	r0, #1
 80070da:	e7a8      	b.n	800702e <_vfiprintf_r+0xfe>
 80070dc:	2300      	movs	r3, #0
 80070de:	3401      	adds	r4, #1
 80070e0:	9305      	str	r3, [sp, #20]
 80070e2:	4619      	mov	r1, r3
 80070e4:	f04f 0c0a 	mov.w	ip, #10
 80070e8:	4620      	mov	r0, r4
 80070ea:	f810 2b01 	ldrb.w	r2, [r0], #1
 80070ee:	3a30      	subs	r2, #48	@ 0x30
 80070f0:	2a09      	cmp	r2, #9
 80070f2:	d903      	bls.n	80070fc <_vfiprintf_r+0x1cc>
 80070f4:	2b00      	cmp	r3, #0
 80070f6:	d0c6      	beq.n	8007086 <_vfiprintf_r+0x156>
 80070f8:	9105      	str	r1, [sp, #20]
 80070fa:	e7c4      	b.n	8007086 <_vfiprintf_r+0x156>
 80070fc:	fb0c 2101 	mla	r1, ip, r1, r2
 8007100:	4604      	mov	r4, r0
 8007102:	2301      	movs	r3, #1
 8007104:	e7f0      	b.n	80070e8 <_vfiprintf_r+0x1b8>
 8007106:	ab03      	add	r3, sp, #12
 8007108:	9300      	str	r3, [sp, #0]
 800710a:	462a      	mov	r2, r5
 800710c:	4b12      	ldr	r3, [pc, #72]	@ (8007158 <_vfiprintf_r+0x228>)
 800710e:	a904      	add	r1, sp, #16
 8007110:	4630      	mov	r0, r6
 8007112:	f3af 8000 	nop.w
 8007116:	4607      	mov	r7, r0
 8007118:	1c78      	adds	r0, r7, #1
 800711a:	d1d6      	bne.n	80070ca <_vfiprintf_r+0x19a>
 800711c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800711e:	07d9      	lsls	r1, r3, #31
 8007120:	d405      	bmi.n	800712e <_vfiprintf_r+0x1fe>
 8007122:	89ab      	ldrh	r3, [r5, #12]
 8007124:	059a      	lsls	r2, r3, #22
 8007126:	d402      	bmi.n	800712e <_vfiprintf_r+0x1fe>
 8007128:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800712a:	f7fe fcb3 	bl	8005a94 <__retarget_lock_release_recursive>
 800712e:	89ab      	ldrh	r3, [r5, #12]
 8007130:	065b      	lsls	r3, r3, #25
 8007132:	f53f af1f 	bmi.w	8006f74 <_vfiprintf_r+0x44>
 8007136:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8007138:	e71e      	b.n	8006f78 <_vfiprintf_r+0x48>
 800713a:	ab03      	add	r3, sp, #12
 800713c:	9300      	str	r3, [sp, #0]
 800713e:	462a      	mov	r2, r5
 8007140:	4b05      	ldr	r3, [pc, #20]	@ (8007158 <_vfiprintf_r+0x228>)
 8007142:	a904      	add	r1, sp, #16
 8007144:	4630      	mov	r0, r6
 8007146:	f000 f879 	bl	800723c <_printf_i>
 800714a:	e7e4      	b.n	8007116 <_vfiprintf_r+0x1e6>
 800714c:	08007a4b 	.word	0x08007a4b
 8007150:	08007a55 	.word	0x08007a55
 8007154:	00000000 	.word	0x00000000
 8007158:	08006f0d 	.word	0x08006f0d
 800715c:	08007a51 	.word	0x08007a51

08007160 <_printf_common>:
 8007160:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007164:	4616      	mov	r6, r2
 8007166:	4698      	mov	r8, r3
 8007168:	688a      	ldr	r2, [r1, #8]
 800716a:	690b      	ldr	r3, [r1, #16]
 800716c:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8007170:	4293      	cmp	r3, r2
 8007172:	bfb8      	it	lt
 8007174:	4613      	movlt	r3, r2
 8007176:	6033      	str	r3, [r6, #0]
 8007178:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800717c:	4607      	mov	r7, r0
 800717e:	460c      	mov	r4, r1
 8007180:	b10a      	cbz	r2, 8007186 <_printf_common+0x26>
 8007182:	3301      	adds	r3, #1
 8007184:	6033      	str	r3, [r6, #0]
 8007186:	6823      	ldr	r3, [r4, #0]
 8007188:	0699      	lsls	r1, r3, #26
 800718a:	bf42      	ittt	mi
 800718c:	6833      	ldrmi	r3, [r6, #0]
 800718e:	3302      	addmi	r3, #2
 8007190:	6033      	strmi	r3, [r6, #0]
 8007192:	6825      	ldr	r5, [r4, #0]
 8007194:	f015 0506 	ands.w	r5, r5, #6
 8007198:	d106      	bne.n	80071a8 <_printf_common+0x48>
 800719a:	f104 0a19 	add.w	sl, r4, #25
 800719e:	68e3      	ldr	r3, [r4, #12]
 80071a0:	6832      	ldr	r2, [r6, #0]
 80071a2:	1a9b      	subs	r3, r3, r2
 80071a4:	42ab      	cmp	r3, r5
 80071a6:	dc26      	bgt.n	80071f6 <_printf_common+0x96>
 80071a8:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 80071ac:	6822      	ldr	r2, [r4, #0]
 80071ae:	3b00      	subs	r3, #0
 80071b0:	bf18      	it	ne
 80071b2:	2301      	movne	r3, #1
 80071b4:	0692      	lsls	r2, r2, #26
 80071b6:	d42b      	bmi.n	8007210 <_printf_common+0xb0>
 80071b8:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 80071bc:	4641      	mov	r1, r8
 80071be:	4638      	mov	r0, r7
 80071c0:	47c8      	blx	r9
 80071c2:	3001      	adds	r0, #1
 80071c4:	d01e      	beq.n	8007204 <_printf_common+0xa4>
 80071c6:	6823      	ldr	r3, [r4, #0]
 80071c8:	6922      	ldr	r2, [r4, #16]
 80071ca:	f003 0306 	and.w	r3, r3, #6
 80071ce:	2b04      	cmp	r3, #4
 80071d0:	bf02      	ittt	eq
 80071d2:	68e5      	ldreq	r5, [r4, #12]
 80071d4:	6833      	ldreq	r3, [r6, #0]
 80071d6:	1aed      	subeq	r5, r5, r3
 80071d8:	68a3      	ldr	r3, [r4, #8]
 80071da:	bf0c      	ite	eq
 80071dc:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80071e0:	2500      	movne	r5, #0
 80071e2:	4293      	cmp	r3, r2
 80071e4:	bfc4      	itt	gt
 80071e6:	1a9b      	subgt	r3, r3, r2
 80071e8:	18ed      	addgt	r5, r5, r3
 80071ea:	2600      	movs	r6, #0
 80071ec:	341a      	adds	r4, #26
 80071ee:	42b5      	cmp	r5, r6
 80071f0:	d11a      	bne.n	8007228 <_printf_common+0xc8>
 80071f2:	2000      	movs	r0, #0
 80071f4:	e008      	b.n	8007208 <_printf_common+0xa8>
 80071f6:	2301      	movs	r3, #1
 80071f8:	4652      	mov	r2, sl
 80071fa:	4641      	mov	r1, r8
 80071fc:	4638      	mov	r0, r7
 80071fe:	47c8      	blx	r9
 8007200:	3001      	adds	r0, #1
 8007202:	d103      	bne.n	800720c <_printf_common+0xac>
 8007204:	f04f 30ff 	mov.w	r0, #4294967295
 8007208:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800720c:	3501      	adds	r5, #1
 800720e:	e7c6      	b.n	800719e <_printf_common+0x3e>
 8007210:	18e1      	adds	r1, r4, r3
 8007212:	1c5a      	adds	r2, r3, #1
 8007214:	2030      	movs	r0, #48	@ 0x30
 8007216:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800721a:	4422      	add	r2, r4
 800721c:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8007220:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8007224:	3302      	adds	r3, #2
 8007226:	e7c7      	b.n	80071b8 <_printf_common+0x58>
 8007228:	2301      	movs	r3, #1
 800722a:	4622      	mov	r2, r4
 800722c:	4641      	mov	r1, r8
 800722e:	4638      	mov	r0, r7
 8007230:	47c8      	blx	r9
 8007232:	3001      	adds	r0, #1
 8007234:	d0e6      	beq.n	8007204 <_printf_common+0xa4>
 8007236:	3601      	adds	r6, #1
 8007238:	e7d9      	b.n	80071ee <_printf_common+0x8e>
	...

0800723c <_printf_i>:
 800723c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8007240:	7e0f      	ldrb	r7, [r1, #24]
 8007242:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8007244:	2f78      	cmp	r7, #120	@ 0x78
 8007246:	4691      	mov	r9, r2
 8007248:	4680      	mov	r8, r0
 800724a:	460c      	mov	r4, r1
 800724c:	469a      	mov	sl, r3
 800724e:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8007252:	d807      	bhi.n	8007264 <_printf_i+0x28>
 8007254:	2f62      	cmp	r7, #98	@ 0x62
 8007256:	d80a      	bhi.n	800726e <_printf_i+0x32>
 8007258:	2f00      	cmp	r7, #0
 800725a:	f000 80d1 	beq.w	8007400 <_printf_i+0x1c4>
 800725e:	2f58      	cmp	r7, #88	@ 0x58
 8007260:	f000 80b8 	beq.w	80073d4 <_printf_i+0x198>
 8007264:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8007268:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800726c:	e03a      	b.n	80072e4 <_printf_i+0xa8>
 800726e:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8007272:	2b15      	cmp	r3, #21
 8007274:	d8f6      	bhi.n	8007264 <_printf_i+0x28>
 8007276:	a101      	add	r1, pc, #4	@ (adr r1, 800727c <_printf_i+0x40>)
 8007278:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800727c:	080072d5 	.word	0x080072d5
 8007280:	080072e9 	.word	0x080072e9
 8007284:	08007265 	.word	0x08007265
 8007288:	08007265 	.word	0x08007265
 800728c:	08007265 	.word	0x08007265
 8007290:	08007265 	.word	0x08007265
 8007294:	080072e9 	.word	0x080072e9
 8007298:	08007265 	.word	0x08007265
 800729c:	08007265 	.word	0x08007265
 80072a0:	08007265 	.word	0x08007265
 80072a4:	08007265 	.word	0x08007265
 80072a8:	080073e7 	.word	0x080073e7
 80072ac:	08007313 	.word	0x08007313
 80072b0:	080073a1 	.word	0x080073a1
 80072b4:	08007265 	.word	0x08007265
 80072b8:	08007265 	.word	0x08007265
 80072bc:	08007409 	.word	0x08007409
 80072c0:	08007265 	.word	0x08007265
 80072c4:	08007313 	.word	0x08007313
 80072c8:	08007265 	.word	0x08007265
 80072cc:	08007265 	.word	0x08007265
 80072d0:	080073a9 	.word	0x080073a9
 80072d4:	6833      	ldr	r3, [r6, #0]
 80072d6:	1d1a      	adds	r2, r3, #4
 80072d8:	681b      	ldr	r3, [r3, #0]
 80072da:	6032      	str	r2, [r6, #0]
 80072dc:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80072e0:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80072e4:	2301      	movs	r3, #1
 80072e6:	e09c      	b.n	8007422 <_printf_i+0x1e6>
 80072e8:	6833      	ldr	r3, [r6, #0]
 80072ea:	6820      	ldr	r0, [r4, #0]
 80072ec:	1d19      	adds	r1, r3, #4
 80072ee:	6031      	str	r1, [r6, #0]
 80072f0:	0606      	lsls	r6, r0, #24
 80072f2:	d501      	bpl.n	80072f8 <_printf_i+0xbc>
 80072f4:	681d      	ldr	r5, [r3, #0]
 80072f6:	e003      	b.n	8007300 <_printf_i+0xc4>
 80072f8:	0645      	lsls	r5, r0, #25
 80072fa:	d5fb      	bpl.n	80072f4 <_printf_i+0xb8>
 80072fc:	f9b3 5000 	ldrsh.w	r5, [r3]
 8007300:	2d00      	cmp	r5, #0
 8007302:	da03      	bge.n	800730c <_printf_i+0xd0>
 8007304:	232d      	movs	r3, #45	@ 0x2d
 8007306:	426d      	negs	r5, r5
 8007308:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800730c:	4858      	ldr	r0, [pc, #352]	@ (8007470 <_printf_i+0x234>)
 800730e:	230a      	movs	r3, #10
 8007310:	e011      	b.n	8007336 <_printf_i+0xfa>
 8007312:	6821      	ldr	r1, [r4, #0]
 8007314:	6833      	ldr	r3, [r6, #0]
 8007316:	0608      	lsls	r0, r1, #24
 8007318:	f853 5b04 	ldr.w	r5, [r3], #4
 800731c:	d402      	bmi.n	8007324 <_printf_i+0xe8>
 800731e:	0649      	lsls	r1, r1, #25
 8007320:	bf48      	it	mi
 8007322:	b2ad      	uxthmi	r5, r5
 8007324:	2f6f      	cmp	r7, #111	@ 0x6f
 8007326:	4852      	ldr	r0, [pc, #328]	@ (8007470 <_printf_i+0x234>)
 8007328:	6033      	str	r3, [r6, #0]
 800732a:	bf14      	ite	ne
 800732c:	230a      	movne	r3, #10
 800732e:	2308      	moveq	r3, #8
 8007330:	2100      	movs	r1, #0
 8007332:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8007336:	6866      	ldr	r6, [r4, #4]
 8007338:	60a6      	str	r6, [r4, #8]
 800733a:	2e00      	cmp	r6, #0
 800733c:	db05      	blt.n	800734a <_printf_i+0x10e>
 800733e:	6821      	ldr	r1, [r4, #0]
 8007340:	432e      	orrs	r6, r5
 8007342:	f021 0104 	bic.w	r1, r1, #4
 8007346:	6021      	str	r1, [r4, #0]
 8007348:	d04b      	beq.n	80073e2 <_printf_i+0x1a6>
 800734a:	4616      	mov	r6, r2
 800734c:	fbb5 f1f3 	udiv	r1, r5, r3
 8007350:	fb03 5711 	mls	r7, r3, r1, r5
 8007354:	5dc7      	ldrb	r7, [r0, r7]
 8007356:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800735a:	462f      	mov	r7, r5
 800735c:	42bb      	cmp	r3, r7
 800735e:	460d      	mov	r5, r1
 8007360:	d9f4      	bls.n	800734c <_printf_i+0x110>
 8007362:	2b08      	cmp	r3, #8
 8007364:	d10b      	bne.n	800737e <_printf_i+0x142>
 8007366:	6823      	ldr	r3, [r4, #0]
 8007368:	07df      	lsls	r7, r3, #31
 800736a:	d508      	bpl.n	800737e <_printf_i+0x142>
 800736c:	6923      	ldr	r3, [r4, #16]
 800736e:	6861      	ldr	r1, [r4, #4]
 8007370:	4299      	cmp	r1, r3
 8007372:	bfde      	ittt	le
 8007374:	2330      	movle	r3, #48	@ 0x30
 8007376:	f806 3c01 	strble.w	r3, [r6, #-1]
 800737a:	f106 36ff 	addle.w	r6, r6, #4294967295
 800737e:	1b92      	subs	r2, r2, r6
 8007380:	6122      	str	r2, [r4, #16]
 8007382:	f8cd a000 	str.w	sl, [sp]
 8007386:	464b      	mov	r3, r9
 8007388:	aa03      	add	r2, sp, #12
 800738a:	4621      	mov	r1, r4
 800738c:	4640      	mov	r0, r8
 800738e:	f7ff fee7 	bl	8007160 <_printf_common>
 8007392:	3001      	adds	r0, #1
 8007394:	d14a      	bne.n	800742c <_printf_i+0x1f0>
 8007396:	f04f 30ff 	mov.w	r0, #4294967295
 800739a:	b004      	add	sp, #16
 800739c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80073a0:	6823      	ldr	r3, [r4, #0]
 80073a2:	f043 0320 	orr.w	r3, r3, #32
 80073a6:	6023      	str	r3, [r4, #0]
 80073a8:	4832      	ldr	r0, [pc, #200]	@ (8007474 <_printf_i+0x238>)
 80073aa:	2778      	movs	r7, #120	@ 0x78
 80073ac:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 80073b0:	6823      	ldr	r3, [r4, #0]
 80073b2:	6831      	ldr	r1, [r6, #0]
 80073b4:	061f      	lsls	r7, r3, #24
 80073b6:	f851 5b04 	ldr.w	r5, [r1], #4
 80073ba:	d402      	bmi.n	80073c2 <_printf_i+0x186>
 80073bc:	065f      	lsls	r7, r3, #25
 80073be:	bf48      	it	mi
 80073c0:	b2ad      	uxthmi	r5, r5
 80073c2:	6031      	str	r1, [r6, #0]
 80073c4:	07d9      	lsls	r1, r3, #31
 80073c6:	bf44      	itt	mi
 80073c8:	f043 0320 	orrmi.w	r3, r3, #32
 80073cc:	6023      	strmi	r3, [r4, #0]
 80073ce:	b11d      	cbz	r5, 80073d8 <_printf_i+0x19c>
 80073d0:	2310      	movs	r3, #16
 80073d2:	e7ad      	b.n	8007330 <_printf_i+0xf4>
 80073d4:	4826      	ldr	r0, [pc, #152]	@ (8007470 <_printf_i+0x234>)
 80073d6:	e7e9      	b.n	80073ac <_printf_i+0x170>
 80073d8:	6823      	ldr	r3, [r4, #0]
 80073da:	f023 0320 	bic.w	r3, r3, #32
 80073de:	6023      	str	r3, [r4, #0]
 80073e0:	e7f6      	b.n	80073d0 <_printf_i+0x194>
 80073e2:	4616      	mov	r6, r2
 80073e4:	e7bd      	b.n	8007362 <_printf_i+0x126>
 80073e6:	6833      	ldr	r3, [r6, #0]
 80073e8:	6825      	ldr	r5, [r4, #0]
 80073ea:	6961      	ldr	r1, [r4, #20]
 80073ec:	1d18      	adds	r0, r3, #4
 80073ee:	6030      	str	r0, [r6, #0]
 80073f0:	062e      	lsls	r6, r5, #24
 80073f2:	681b      	ldr	r3, [r3, #0]
 80073f4:	d501      	bpl.n	80073fa <_printf_i+0x1be>
 80073f6:	6019      	str	r1, [r3, #0]
 80073f8:	e002      	b.n	8007400 <_printf_i+0x1c4>
 80073fa:	0668      	lsls	r0, r5, #25
 80073fc:	d5fb      	bpl.n	80073f6 <_printf_i+0x1ba>
 80073fe:	8019      	strh	r1, [r3, #0]
 8007400:	2300      	movs	r3, #0
 8007402:	6123      	str	r3, [r4, #16]
 8007404:	4616      	mov	r6, r2
 8007406:	e7bc      	b.n	8007382 <_printf_i+0x146>
 8007408:	6833      	ldr	r3, [r6, #0]
 800740a:	1d1a      	adds	r2, r3, #4
 800740c:	6032      	str	r2, [r6, #0]
 800740e:	681e      	ldr	r6, [r3, #0]
 8007410:	6862      	ldr	r2, [r4, #4]
 8007412:	2100      	movs	r1, #0
 8007414:	4630      	mov	r0, r6
 8007416:	f7f8 feeb 	bl	80001f0 <memchr>
 800741a:	b108      	cbz	r0, 8007420 <_printf_i+0x1e4>
 800741c:	1b80      	subs	r0, r0, r6
 800741e:	6060      	str	r0, [r4, #4]
 8007420:	6863      	ldr	r3, [r4, #4]
 8007422:	6123      	str	r3, [r4, #16]
 8007424:	2300      	movs	r3, #0
 8007426:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800742a:	e7aa      	b.n	8007382 <_printf_i+0x146>
 800742c:	6923      	ldr	r3, [r4, #16]
 800742e:	4632      	mov	r2, r6
 8007430:	4649      	mov	r1, r9
 8007432:	4640      	mov	r0, r8
 8007434:	47d0      	blx	sl
 8007436:	3001      	adds	r0, #1
 8007438:	d0ad      	beq.n	8007396 <_printf_i+0x15a>
 800743a:	6823      	ldr	r3, [r4, #0]
 800743c:	079b      	lsls	r3, r3, #30
 800743e:	d413      	bmi.n	8007468 <_printf_i+0x22c>
 8007440:	68e0      	ldr	r0, [r4, #12]
 8007442:	9b03      	ldr	r3, [sp, #12]
 8007444:	4298      	cmp	r0, r3
 8007446:	bfb8      	it	lt
 8007448:	4618      	movlt	r0, r3
 800744a:	e7a6      	b.n	800739a <_printf_i+0x15e>
 800744c:	2301      	movs	r3, #1
 800744e:	4632      	mov	r2, r6
 8007450:	4649      	mov	r1, r9
 8007452:	4640      	mov	r0, r8
 8007454:	47d0      	blx	sl
 8007456:	3001      	adds	r0, #1
 8007458:	d09d      	beq.n	8007396 <_printf_i+0x15a>
 800745a:	3501      	adds	r5, #1
 800745c:	68e3      	ldr	r3, [r4, #12]
 800745e:	9903      	ldr	r1, [sp, #12]
 8007460:	1a5b      	subs	r3, r3, r1
 8007462:	42ab      	cmp	r3, r5
 8007464:	dcf2      	bgt.n	800744c <_printf_i+0x210>
 8007466:	e7eb      	b.n	8007440 <_printf_i+0x204>
 8007468:	2500      	movs	r5, #0
 800746a:	f104 0619 	add.w	r6, r4, #25
 800746e:	e7f5      	b.n	800745c <_printf_i+0x220>
 8007470:	08007a5c 	.word	0x08007a5c
 8007474:	08007a6d 	.word	0x08007a6d

08007478 <__swbuf_r>:
 8007478:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800747a:	460e      	mov	r6, r1
 800747c:	4614      	mov	r4, r2
 800747e:	4605      	mov	r5, r0
 8007480:	b118      	cbz	r0, 800748a <__swbuf_r+0x12>
 8007482:	6a03      	ldr	r3, [r0, #32]
 8007484:	b90b      	cbnz	r3, 800748a <__swbuf_r+0x12>
 8007486:	f7fe f9ff 	bl	8005888 <__sinit>
 800748a:	69a3      	ldr	r3, [r4, #24]
 800748c:	60a3      	str	r3, [r4, #8]
 800748e:	89a3      	ldrh	r3, [r4, #12]
 8007490:	071a      	lsls	r2, r3, #28
 8007492:	d501      	bpl.n	8007498 <__swbuf_r+0x20>
 8007494:	6923      	ldr	r3, [r4, #16]
 8007496:	b943      	cbnz	r3, 80074aa <__swbuf_r+0x32>
 8007498:	4621      	mov	r1, r4
 800749a:	4628      	mov	r0, r5
 800749c:	f000 f82a 	bl	80074f4 <__swsetup_r>
 80074a0:	b118      	cbz	r0, 80074aa <__swbuf_r+0x32>
 80074a2:	f04f 37ff 	mov.w	r7, #4294967295
 80074a6:	4638      	mov	r0, r7
 80074a8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80074aa:	6823      	ldr	r3, [r4, #0]
 80074ac:	6922      	ldr	r2, [r4, #16]
 80074ae:	1a98      	subs	r0, r3, r2
 80074b0:	6963      	ldr	r3, [r4, #20]
 80074b2:	b2f6      	uxtb	r6, r6
 80074b4:	4283      	cmp	r3, r0
 80074b6:	4637      	mov	r7, r6
 80074b8:	dc05      	bgt.n	80074c6 <__swbuf_r+0x4e>
 80074ba:	4621      	mov	r1, r4
 80074bc:	4628      	mov	r0, r5
 80074be:	f7ff fc83 	bl	8006dc8 <_fflush_r>
 80074c2:	2800      	cmp	r0, #0
 80074c4:	d1ed      	bne.n	80074a2 <__swbuf_r+0x2a>
 80074c6:	68a3      	ldr	r3, [r4, #8]
 80074c8:	3b01      	subs	r3, #1
 80074ca:	60a3      	str	r3, [r4, #8]
 80074cc:	6823      	ldr	r3, [r4, #0]
 80074ce:	1c5a      	adds	r2, r3, #1
 80074d0:	6022      	str	r2, [r4, #0]
 80074d2:	701e      	strb	r6, [r3, #0]
 80074d4:	6962      	ldr	r2, [r4, #20]
 80074d6:	1c43      	adds	r3, r0, #1
 80074d8:	429a      	cmp	r2, r3
 80074da:	d004      	beq.n	80074e6 <__swbuf_r+0x6e>
 80074dc:	89a3      	ldrh	r3, [r4, #12]
 80074de:	07db      	lsls	r3, r3, #31
 80074e0:	d5e1      	bpl.n	80074a6 <__swbuf_r+0x2e>
 80074e2:	2e0a      	cmp	r6, #10
 80074e4:	d1df      	bne.n	80074a6 <__swbuf_r+0x2e>
 80074e6:	4621      	mov	r1, r4
 80074e8:	4628      	mov	r0, r5
 80074ea:	f7ff fc6d 	bl	8006dc8 <_fflush_r>
 80074ee:	2800      	cmp	r0, #0
 80074f0:	d0d9      	beq.n	80074a6 <__swbuf_r+0x2e>
 80074f2:	e7d6      	b.n	80074a2 <__swbuf_r+0x2a>

080074f4 <__swsetup_r>:
 80074f4:	b538      	push	{r3, r4, r5, lr}
 80074f6:	4b29      	ldr	r3, [pc, #164]	@ (800759c <__swsetup_r+0xa8>)
 80074f8:	4605      	mov	r5, r0
 80074fa:	6818      	ldr	r0, [r3, #0]
 80074fc:	460c      	mov	r4, r1
 80074fe:	b118      	cbz	r0, 8007508 <__swsetup_r+0x14>
 8007500:	6a03      	ldr	r3, [r0, #32]
 8007502:	b90b      	cbnz	r3, 8007508 <__swsetup_r+0x14>
 8007504:	f7fe f9c0 	bl	8005888 <__sinit>
 8007508:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800750c:	0719      	lsls	r1, r3, #28
 800750e:	d422      	bmi.n	8007556 <__swsetup_r+0x62>
 8007510:	06da      	lsls	r2, r3, #27
 8007512:	d407      	bmi.n	8007524 <__swsetup_r+0x30>
 8007514:	2209      	movs	r2, #9
 8007516:	602a      	str	r2, [r5, #0]
 8007518:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800751c:	81a3      	strh	r3, [r4, #12]
 800751e:	f04f 30ff 	mov.w	r0, #4294967295
 8007522:	e033      	b.n	800758c <__swsetup_r+0x98>
 8007524:	0758      	lsls	r0, r3, #29
 8007526:	d512      	bpl.n	800754e <__swsetup_r+0x5a>
 8007528:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800752a:	b141      	cbz	r1, 800753e <__swsetup_r+0x4a>
 800752c:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8007530:	4299      	cmp	r1, r3
 8007532:	d002      	beq.n	800753a <__swsetup_r+0x46>
 8007534:	4628      	mov	r0, r5
 8007536:	f7fe fac7 	bl	8005ac8 <_free_r>
 800753a:	2300      	movs	r3, #0
 800753c:	6363      	str	r3, [r4, #52]	@ 0x34
 800753e:	89a3      	ldrh	r3, [r4, #12]
 8007540:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8007544:	81a3      	strh	r3, [r4, #12]
 8007546:	2300      	movs	r3, #0
 8007548:	6063      	str	r3, [r4, #4]
 800754a:	6923      	ldr	r3, [r4, #16]
 800754c:	6023      	str	r3, [r4, #0]
 800754e:	89a3      	ldrh	r3, [r4, #12]
 8007550:	f043 0308 	orr.w	r3, r3, #8
 8007554:	81a3      	strh	r3, [r4, #12]
 8007556:	6923      	ldr	r3, [r4, #16]
 8007558:	b94b      	cbnz	r3, 800756e <__swsetup_r+0x7a>
 800755a:	89a3      	ldrh	r3, [r4, #12]
 800755c:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8007560:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007564:	d003      	beq.n	800756e <__swsetup_r+0x7a>
 8007566:	4621      	mov	r1, r4
 8007568:	4628      	mov	r0, r5
 800756a:	f000 f883 	bl	8007674 <__smakebuf_r>
 800756e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007572:	f013 0201 	ands.w	r2, r3, #1
 8007576:	d00a      	beq.n	800758e <__swsetup_r+0x9a>
 8007578:	2200      	movs	r2, #0
 800757a:	60a2      	str	r2, [r4, #8]
 800757c:	6962      	ldr	r2, [r4, #20]
 800757e:	4252      	negs	r2, r2
 8007580:	61a2      	str	r2, [r4, #24]
 8007582:	6922      	ldr	r2, [r4, #16]
 8007584:	b942      	cbnz	r2, 8007598 <__swsetup_r+0xa4>
 8007586:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800758a:	d1c5      	bne.n	8007518 <__swsetup_r+0x24>
 800758c:	bd38      	pop	{r3, r4, r5, pc}
 800758e:	0799      	lsls	r1, r3, #30
 8007590:	bf58      	it	pl
 8007592:	6962      	ldrpl	r2, [r4, #20]
 8007594:	60a2      	str	r2, [r4, #8]
 8007596:	e7f4      	b.n	8007582 <__swsetup_r+0x8e>
 8007598:	2000      	movs	r0, #0
 800759a:	e7f7      	b.n	800758c <__swsetup_r+0x98>
 800759c:	200001f4 	.word	0x200001f4

080075a0 <_raise_r>:
 80075a0:	291f      	cmp	r1, #31
 80075a2:	b538      	push	{r3, r4, r5, lr}
 80075a4:	4605      	mov	r5, r0
 80075a6:	460c      	mov	r4, r1
 80075a8:	d904      	bls.n	80075b4 <_raise_r+0x14>
 80075aa:	2316      	movs	r3, #22
 80075ac:	6003      	str	r3, [r0, #0]
 80075ae:	f04f 30ff 	mov.w	r0, #4294967295
 80075b2:	bd38      	pop	{r3, r4, r5, pc}
 80075b4:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 80075b6:	b112      	cbz	r2, 80075be <_raise_r+0x1e>
 80075b8:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 80075bc:	b94b      	cbnz	r3, 80075d2 <_raise_r+0x32>
 80075be:	4628      	mov	r0, r5
 80075c0:	f000 f830 	bl	8007624 <_getpid_r>
 80075c4:	4622      	mov	r2, r4
 80075c6:	4601      	mov	r1, r0
 80075c8:	4628      	mov	r0, r5
 80075ca:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80075ce:	f000 b817 	b.w	8007600 <_kill_r>
 80075d2:	2b01      	cmp	r3, #1
 80075d4:	d00a      	beq.n	80075ec <_raise_r+0x4c>
 80075d6:	1c59      	adds	r1, r3, #1
 80075d8:	d103      	bne.n	80075e2 <_raise_r+0x42>
 80075da:	2316      	movs	r3, #22
 80075dc:	6003      	str	r3, [r0, #0]
 80075de:	2001      	movs	r0, #1
 80075e0:	e7e7      	b.n	80075b2 <_raise_r+0x12>
 80075e2:	2100      	movs	r1, #0
 80075e4:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 80075e8:	4620      	mov	r0, r4
 80075ea:	4798      	blx	r3
 80075ec:	2000      	movs	r0, #0
 80075ee:	e7e0      	b.n	80075b2 <_raise_r+0x12>

080075f0 <raise>:
 80075f0:	4b02      	ldr	r3, [pc, #8]	@ (80075fc <raise+0xc>)
 80075f2:	4601      	mov	r1, r0
 80075f4:	6818      	ldr	r0, [r3, #0]
 80075f6:	f7ff bfd3 	b.w	80075a0 <_raise_r>
 80075fa:	bf00      	nop
 80075fc:	200001f4 	.word	0x200001f4

08007600 <_kill_r>:
 8007600:	b538      	push	{r3, r4, r5, lr}
 8007602:	4d07      	ldr	r5, [pc, #28]	@ (8007620 <_kill_r+0x20>)
 8007604:	2300      	movs	r3, #0
 8007606:	4604      	mov	r4, r0
 8007608:	4608      	mov	r0, r1
 800760a:	4611      	mov	r1, r2
 800760c:	602b      	str	r3, [r5, #0]
 800760e:	f7fa fbe5 	bl	8001ddc <_kill>
 8007612:	1c43      	adds	r3, r0, #1
 8007614:	d102      	bne.n	800761c <_kill_r+0x1c>
 8007616:	682b      	ldr	r3, [r5, #0]
 8007618:	b103      	cbz	r3, 800761c <_kill_r+0x1c>
 800761a:	6023      	str	r3, [r4, #0]
 800761c:	bd38      	pop	{r3, r4, r5, pc}
 800761e:	bf00      	nop
 8007620:	20000688 	.word	0x20000688

08007624 <_getpid_r>:
 8007624:	f7fa bbd2 	b.w	8001dcc <_getpid>

08007628 <__swhatbuf_r>:
 8007628:	b570      	push	{r4, r5, r6, lr}
 800762a:	460c      	mov	r4, r1
 800762c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007630:	2900      	cmp	r1, #0
 8007632:	b096      	sub	sp, #88	@ 0x58
 8007634:	4615      	mov	r5, r2
 8007636:	461e      	mov	r6, r3
 8007638:	da0d      	bge.n	8007656 <__swhatbuf_r+0x2e>
 800763a:	89a3      	ldrh	r3, [r4, #12]
 800763c:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8007640:	f04f 0100 	mov.w	r1, #0
 8007644:	bf14      	ite	ne
 8007646:	2340      	movne	r3, #64	@ 0x40
 8007648:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800764c:	2000      	movs	r0, #0
 800764e:	6031      	str	r1, [r6, #0]
 8007650:	602b      	str	r3, [r5, #0]
 8007652:	b016      	add	sp, #88	@ 0x58
 8007654:	bd70      	pop	{r4, r5, r6, pc}
 8007656:	466a      	mov	r2, sp
 8007658:	f000 f848 	bl	80076ec <_fstat_r>
 800765c:	2800      	cmp	r0, #0
 800765e:	dbec      	blt.n	800763a <__swhatbuf_r+0x12>
 8007660:	9901      	ldr	r1, [sp, #4]
 8007662:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8007666:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800766a:	4259      	negs	r1, r3
 800766c:	4159      	adcs	r1, r3
 800766e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8007672:	e7eb      	b.n	800764c <__swhatbuf_r+0x24>

08007674 <__smakebuf_r>:
 8007674:	898b      	ldrh	r3, [r1, #12]
 8007676:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8007678:	079d      	lsls	r5, r3, #30
 800767a:	4606      	mov	r6, r0
 800767c:	460c      	mov	r4, r1
 800767e:	d507      	bpl.n	8007690 <__smakebuf_r+0x1c>
 8007680:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8007684:	6023      	str	r3, [r4, #0]
 8007686:	6123      	str	r3, [r4, #16]
 8007688:	2301      	movs	r3, #1
 800768a:	6163      	str	r3, [r4, #20]
 800768c:	b003      	add	sp, #12
 800768e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007690:	ab01      	add	r3, sp, #4
 8007692:	466a      	mov	r2, sp
 8007694:	f7ff ffc8 	bl	8007628 <__swhatbuf_r>
 8007698:	9f00      	ldr	r7, [sp, #0]
 800769a:	4605      	mov	r5, r0
 800769c:	4639      	mov	r1, r7
 800769e:	4630      	mov	r0, r6
 80076a0:	f7fe fdb8 	bl	8006214 <_malloc_r>
 80076a4:	b948      	cbnz	r0, 80076ba <__smakebuf_r+0x46>
 80076a6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80076aa:	059a      	lsls	r2, r3, #22
 80076ac:	d4ee      	bmi.n	800768c <__smakebuf_r+0x18>
 80076ae:	f023 0303 	bic.w	r3, r3, #3
 80076b2:	f043 0302 	orr.w	r3, r3, #2
 80076b6:	81a3      	strh	r3, [r4, #12]
 80076b8:	e7e2      	b.n	8007680 <__smakebuf_r+0xc>
 80076ba:	89a3      	ldrh	r3, [r4, #12]
 80076bc:	6020      	str	r0, [r4, #0]
 80076be:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80076c2:	81a3      	strh	r3, [r4, #12]
 80076c4:	9b01      	ldr	r3, [sp, #4]
 80076c6:	e9c4 0704 	strd	r0, r7, [r4, #16]
 80076ca:	b15b      	cbz	r3, 80076e4 <__smakebuf_r+0x70>
 80076cc:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80076d0:	4630      	mov	r0, r6
 80076d2:	f000 f81d 	bl	8007710 <_isatty_r>
 80076d6:	b128      	cbz	r0, 80076e4 <__smakebuf_r+0x70>
 80076d8:	89a3      	ldrh	r3, [r4, #12]
 80076da:	f023 0303 	bic.w	r3, r3, #3
 80076de:	f043 0301 	orr.w	r3, r3, #1
 80076e2:	81a3      	strh	r3, [r4, #12]
 80076e4:	89a3      	ldrh	r3, [r4, #12]
 80076e6:	431d      	orrs	r5, r3
 80076e8:	81a5      	strh	r5, [r4, #12]
 80076ea:	e7cf      	b.n	800768c <__smakebuf_r+0x18>

080076ec <_fstat_r>:
 80076ec:	b538      	push	{r3, r4, r5, lr}
 80076ee:	4d07      	ldr	r5, [pc, #28]	@ (800770c <_fstat_r+0x20>)
 80076f0:	2300      	movs	r3, #0
 80076f2:	4604      	mov	r4, r0
 80076f4:	4608      	mov	r0, r1
 80076f6:	4611      	mov	r1, r2
 80076f8:	602b      	str	r3, [r5, #0]
 80076fa:	f7fa fbcf 	bl	8001e9c <_fstat>
 80076fe:	1c43      	adds	r3, r0, #1
 8007700:	d102      	bne.n	8007708 <_fstat_r+0x1c>
 8007702:	682b      	ldr	r3, [r5, #0]
 8007704:	b103      	cbz	r3, 8007708 <_fstat_r+0x1c>
 8007706:	6023      	str	r3, [r4, #0]
 8007708:	bd38      	pop	{r3, r4, r5, pc}
 800770a:	bf00      	nop
 800770c:	20000688 	.word	0x20000688

08007710 <_isatty_r>:
 8007710:	b538      	push	{r3, r4, r5, lr}
 8007712:	4d06      	ldr	r5, [pc, #24]	@ (800772c <_isatty_r+0x1c>)
 8007714:	2300      	movs	r3, #0
 8007716:	4604      	mov	r4, r0
 8007718:	4608      	mov	r0, r1
 800771a:	602b      	str	r3, [r5, #0]
 800771c:	f7fa fbce 	bl	8001ebc <_isatty>
 8007720:	1c43      	adds	r3, r0, #1
 8007722:	d102      	bne.n	800772a <_isatty_r+0x1a>
 8007724:	682b      	ldr	r3, [r5, #0]
 8007726:	b103      	cbz	r3, 800772a <_isatty_r+0x1a>
 8007728:	6023      	str	r3, [r4, #0]
 800772a:	bd38      	pop	{r3, r4, r5, pc}
 800772c:	20000688 	.word	0x20000688

08007730 <_init>:
 8007730:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007732:	bf00      	nop
 8007734:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007736:	bc08      	pop	{r3}
 8007738:	469e      	mov	lr, r3
 800773a:	4770      	bx	lr

0800773c <_fini>:
 800773c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800773e:	bf00      	nop
 8007740:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007742:	bc08      	pop	{r3}
 8007744:	469e      	mov	lr, r3
 8007746:	4770      	bx	lr
