<html><body><samp><pre>
<!@TC:1743850036>

Loading design for application trce from file sdram_controller_impl1.ncd.
Design name: sdram_controller
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO2-4000HC
Package:     CABGA332
Performance: 4
Loading device for application trce from file 'xo2c4000.nph' in environment: C:/lscc/diamond/3.14/ispfpga.
Package Status:                     Final          Version 1.44.
Performance Hardware Data Status:   Final          Version 36.4.
Setup and Hold Report

--------------------------------------------------------------------------------
Lattice TRACE Report - Setup, Version Diamond (64-bit) 3.14.0.75.2
Sat Apr 05 12:29:59 2025

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2024 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 10 -gt -sethld -sp 4 -sphld m -o sdram_controller_impl1.twr -gui -msgset C:/lscc/diamond/projects/SDRAM_controller/sdram_controller/promote.xml sdram_controller_impl1.ncd sdram_controller_impl1.prf 
Design file:     sdram_controller_impl1.ncd
Preference file: sdram_controller_impl1.prf
Device,speed:    LCMXO2-4000HC,4
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



================================================================================
Preference: FREQUENCY PORT "clk" 85.000000 MHz ;
            1703 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 1.292ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              present_state[23]  (from clk_c +)
   Destination:    FF         Data in        delay_counter[6]  (to clk_c +)
                   FF                        delay_counter[5]

   Delay:              10.199ns  (28.7% logic, 71.3% route), 6 logic levels.

 Constraint Details:

     10.199ns physical path delay SLICE_33 to SLICE_14 meets
     11.765ns delay constraint less
      0.000ns skew and
      0.274ns LSR_SET requirement (totaling 11.491ns) by 1.292ns

 Physical Path Details:

      Data path SLICE_33 to SLICE_14:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R12C17A.CLK to     R12C17A.Q1 SLICE_33 (from clk_c)
ROUTE        38     2.200     R12C17A.Q1 to     R17C25A.C0 present_state[23]
CTOF_DEL    ---     0.495     R17C25A.C0 to     R17C25A.F0 SLICE_76
ROUTE         1     0.958     R17C25A.F0 to     R20C25B.D1 reset_delay_counter.in_read_cycle_i_a2_0
CTOF_DEL    ---     0.495     R20C25B.D1 to     R20C25B.F1 SLICE_51
ROUTE         5     0.983     R20C25B.F1 to     R18C25B.D0 N_682
CTOF_DEL    ---     0.495     R18C25B.D0 to     R18C25B.F0 SLICE_67
ROUTE         3     1.064     R18C25B.F0 to     R18C26D.D0 un36_li[4]
CTOF_DEL    ---     0.495     R18C26D.D0 to     R18C26D.F0 SLICE_36
ROUTE         1     0.436     R18C26D.F0 to     R18C26D.C1 reset_delay_counter.delay_counter7_1
CTOF_DEL    ---     0.495     R18C26D.C1 to     R18C26D.F1 SLICE_36
ROUTE         8     1.631     R18C26D.F1 to    R19C21D.LSR delay_counter7 (to clk_c)
                  --------
                   10.199   (28.7% logic, 71.3% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_33:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       101     2.433       B9.PADDI to    R12C17A.CLK clk_c
                  --------
                    2.433   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to SLICE_14:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       101     2.433       B9.PADDI to    R19C21D.CLK clk_c
                  --------
                    2.433   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 1.292ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              present_state[23]  (from clk_c +)
   Destination:    FF         Data in        delay_counter[4]  (to clk_c +)
                   FF                        delay_counter[3]

   Delay:              10.199ns  (28.7% logic, 71.3% route), 6 logic levels.

 Constraint Details:

     10.199ns physical path delay SLICE_33 to SLICE_15 meets
     11.765ns delay constraint less
      0.000ns skew and
      0.274ns LSR_SET requirement (totaling 11.491ns) by 1.292ns

 Physical Path Details:

      Data path SLICE_33 to SLICE_15:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R12C17A.CLK to     R12C17A.Q1 SLICE_33 (from clk_c)
ROUTE        38     2.200     R12C17A.Q1 to     R17C25A.C0 present_state[23]
CTOF_DEL    ---     0.495     R17C25A.C0 to     R17C25A.F0 SLICE_76
ROUTE         1     0.958     R17C25A.F0 to     R20C25B.D1 reset_delay_counter.in_read_cycle_i_a2_0
CTOF_DEL    ---     0.495     R20C25B.D1 to     R20C25B.F1 SLICE_51
ROUTE         5     0.983     R20C25B.F1 to     R18C25B.D0 N_682
CTOF_DEL    ---     0.495     R18C25B.D0 to     R18C25B.F0 SLICE_67
ROUTE         3     1.064     R18C25B.F0 to     R18C26D.D0 un36_li[4]
CTOF_DEL    ---     0.495     R18C26D.D0 to     R18C26D.F0 SLICE_36
ROUTE         1     0.436     R18C26D.F0 to     R18C26D.C1 reset_delay_counter.delay_counter7_1
CTOF_DEL    ---     0.495     R18C26D.C1 to     R18C26D.F1 SLICE_36
ROUTE         8     1.631     R18C26D.F1 to    R19C21C.LSR delay_counter7 (to clk_c)
                  --------
                   10.199   (28.7% logic, 71.3% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_33:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       101     2.433       B9.PADDI to    R12C17A.CLK clk_c
                  --------
                    2.433   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to SLICE_15:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       101     2.433       B9.PADDI to    R19C21C.CLK clk_c
                  --------
                    2.433   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 1.292ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              present_state[23]  (from clk_c +)
   Destination:    FF         Data in        delay_counter[2]  (to clk_c +)
                   FF                        delay_counter[1]

   Delay:              10.199ns  (28.7% logic, 71.3% route), 6 logic levels.

 Constraint Details:

     10.199ns physical path delay SLICE_33 to SLICE_16 meets
     11.765ns delay constraint less
      0.000ns skew and
      0.274ns LSR_SET requirement (totaling 11.491ns) by 1.292ns

 Physical Path Details:

      Data path SLICE_33 to SLICE_16:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R12C17A.CLK to     R12C17A.Q1 SLICE_33 (from clk_c)
ROUTE        38     2.200     R12C17A.Q1 to     R17C25A.C0 present_state[23]
CTOF_DEL    ---     0.495     R17C25A.C0 to     R17C25A.F0 SLICE_76
ROUTE         1     0.958     R17C25A.F0 to     R20C25B.D1 reset_delay_counter.in_read_cycle_i_a2_0
CTOF_DEL    ---     0.495     R20C25B.D1 to     R20C25B.F1 SLICE_51
ROUTE         5     0.983     R20C25B.F1 to     R18C25B.D0 N_682
CTOF_DEL    ---     0.495     R18C25B.D0 to     R18C25B.F0 SLICE_67
ROUTE         3     1.064     R18C25B.F0 to     R18C26D.D0 un36_li[4]
CTOF_DEL    ---     0.495     R18C26D.D0 to     R18C26D.F0 SLICE_36
ROUTE         1     0.436     R18C26D.F0 to     R18C26D.C1 reset_delay_counter.delay_counter7_1
CTOF_DEL    ---     0.495     R18C26D.C1 to     R18C26D.F1 SLICE_36
ROUTE         8     1.631     R18C26D.F1 to    R19C21B.LSR delay_counter7 (to clk_c)
                  --------
                   10.199   (28.7% logic, 71.3% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_33:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       101     2.433       B9.PADDI to    R12C17A.CLK clk_c
                  --------
                    2.433   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to SLICE_16:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       101     2.433       B9.PADDI to    R19C21B.CLK clk_c
                  --------
                    2.433   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 1.408ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              present_state[23]  (from clk_c +)
   Destination:    FF         Data in        delay_counter[14]  (to clk_c +)
                   FF                        delay_counter[13]

   Delay:              10.083ns  (29.0% logic, 71.0% route), 6 logic levels.

 Constraint Details:

     10.083ns physical path delay SLICE_33 to SLICE_10 meets
     11.765ns delay constraint less
      0.000ns skew and
      0.274ns LSR_SET requirement (totaling 11.491ns) by 1.408ns

 Physical Path Details:

      Data path SLICE_33 to SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R12C17A.CLK to     R12C17A.Q1 SLICE_33 (from clk_c)
ROUTE        38     2.200     R12C17A.Q1 to     R17C25A.C0 present_state[23]
CTOF_DEL    ---     0.495     R17C25A.C0 to     R17C25A.F0 SLICE_76
ROUTE         1     0.958     R17C25A.F0 to     R20C25B.D1 reset_delay_counter.in_read_cycle_i_a2_0
CTOF_DEL    ---     0.495     R20C25B.D1 to     R20C25B.F1 SLICE_51
ROUTE         5     0.983     R20C25B.F1 to     R18C25B.D0 N_682
CTOF_DEL    ---     0.495     R18C25B.D0 to     R18C25B.F0 SLICE_67
ROUTE         3     1.064     R18C25B.F0 to     R18C26D.D0 un36_li[4]
CTOF_DEL    ---     0.495     R18C26D.D0 to     R18C26D.F0 SLICE_36
ROUTE         1     0.436     R18C26D.F0 to     R18C26D.C1 reset_delay_counter.delay_counter7_1
CTOF_DEL    ---     0.495     R18C26D.C1 to     R18C26D.F1 SLICE_36
ROUTE         8     1.515     R18C26D.F1 to    R19C22D.LSR delay_counter7 (to clk_c)
                  --------
                   10.083   (29.0% logic, 71.0% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_33:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       101     2.433       B9.PADDI to    R12C17A.CLK clk_c
                  --------
                    2.433   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       101     2.433       B9.PADDI to    R19C22D.CLK clk_c
                  --------
                    2.433   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 1.408ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              present_state[23]  (from clk_c +)
   Destination:    FF         Data in        delay_counter[12]  (to clk_c +)
                   FF                        delay_counter[11]

   Delay:              10.083ns  (29.0% logic, 71.0% route), 6 logic levels.

 Constraint Details:

     10.083ns physical path delay SLICE_33 to SLICE_11 meets
     11.765ns delay constraint less
      0.000ns skew and
      0.274ns LSR_SET requirement (totaling 11.491ns) by 1.408ns

 Physical Path Details:

      Data path SLICE_33 to SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R12C17A.CLK to     R12C17A.Q1 SLICE_33 (from clk_c)
ROUTE        38     2.200     R12C17A.Q1 to     R17C25A.C0 present_state[23]
CTOF_DEL    ---     0.495     R17C25A.C0 to     R17C25A.F0 SLICE_76
ROUTE         1     0.958     R17C25A.F0 to     R20C25B.D1 reset_delay_counter.in_read_cycle_i_a2_0
CTOF_DEL    ---     0.495     R20C25B.D1 to     R20C25B.F1 SLICE_51
ROUTE         5     0.983     R20C25B.F1 to     R18C25B.D0 N_682
CTOF_DEL    ---     0.495     R18C25B.D0 to     R18C25B.F0 SLICE_67
ROUTE         3     1.064     R18C25B.F0 to     R18C26D.D0 un36_li[4]
CTOF_DEL    ---     0.495     R18C26D.D0 to     R18C26D.F0 SLICE_36
ROUTE         1     0.436     R18C26D.F0 to     R18C26D.C1 reset_delay_counter.delay_counter7_1
CTOF_DEL    ---     0.495     R18C26D.C1 to     R18C26D.F1 SLICE_36
ROUTE         8     1.515     R18C26D.F1 to    R19C22C.LSR delay_counter7 (to clk_c)
                  --------
                   10.083   (29.0% logic, 71.0% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_33:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       101     2.433       B9.PADDI to    R12C17A.CLK clk_c
                  --------
                    2.433   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       101     2.433       B9.PADDI to    R19C22C.CLK clk_c
                  --------
                    2.433   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 1.408ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              present_state[23]  (from clk_c +)
   Destination:    FF         Data in        delay_counter[10]  (to clk_c +)
                   FF                        delay_counter[9]

   Delay:              10.083ns  (29.0% logic, 71.0% route), 6 logic levels.

 Constraint Details:

     10.083ns physical path delay SLICE_33 to SLICE_12 meets
     11.765ns delay constraint less
      0.000ns skew and
      0.274ns LSR_SET requirement (totaling 11.491ns) by 1.408ns

 Physical Path Details:

      Data path SLICE_33 to SLICE_12:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R12C17A.CLK to     R12C17A.Q1 SLICE_33 (from clk_c)
ROUTE        38     2.200     R12C17A.Q1 to     R17C25A.C0 present_state[23]
CTOF_DEL    ---     0.495     R17C25A.C0 to     R17C25A.F0 SLICE_76
ROUTE         1     0.958     R17C25A.F0 to     R20C25B.D1 reset_delay_counter.in_read_cycle_i_a2_0
CTOF_DEL    ---     0.495     R20C25B.D1 to     R20C25B.F1 SLICE_51
ROUTE         5     0.983     R20C25B.F1 to     R18C25B.D0 N_682
CTOF_DEL    ---     0.495     R18C25B.D0 to     R18C25B.F0 SLICE_67
ROUTE         3     1.064     R18C25B.F0 to     R18C26D.D0 un36_li[4]
CTOF_DEL    ---     0.495     R18C26D.D0 to     R18C26D.F0 SLICE_36
ROUTE         1     0.436     R18C26D.F0 to     R18C26D.C1 reset_delay_counter.delay_counter7_1
CTOF_DEL    ---     0.495     R18C26D.C1 to     R18C26D.F1 SLICE_36
ROUTE         8     1.515     R18C26D.F1 to    R19C22B.LSR delay_counter7 (to clk_c)
                  --------
                   10.083   (29.0% logic, 71.0% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_33:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       101     2.433       B9.PADDI to    R12C17A.CLK clk_c
                  --------
                    2.433   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to SLICE_12:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       101     2.433       B9.PADDI to    R19C22B.CLK clk_c
                  --------
                    2.433   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 1.408ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              present_state[23]  (from clk_c +)
   Destination:    FF         Data in        delay_counter[8]  (to clk_c +)
                   FF                        delay_counter[7]

   Delay:              10.083ns  (29.0% logic, 71.0% route), 6 logic levels.

 Constraint Details:

     10.083ns physical path delay SLICE_33 to SLICE_13 meets
     11.765ns delay constraint less
      0.000ns skew and
      0.274ns LSR_SET requirement (totaling 11.491ns) by 1.408ns

 Physical Path Details:

      Data path SLICE_33 to SLICE_13:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R12C17A.CLK to     R12C17A.Q1 SLICE_33 (from clk_c)
ROUTE        38     2.200     R12C17A.Q1 to     R17C25A.C0 present_state[23]
CTOF_DEL    ---     0.495     R17C25A.C0 to     R17C25A.F0 SLICE_76
ROUTE         1     0.958     R17C25A.F0 to     R20C25B.D1 reset_delay_counter.in_read_cycle_i_a2_0
CTOF_DEL    ---     0.495     R20C25B.D1 to     R20C25B.F1 SLICE_51
ROUTE         5     0.983     R20C25B.F1 to     R18C25B.D0 N_682
CTOF_DEL    ---     0.495     R18C25B.D0 to     R18C25B.F0 SLICE_67
ROUTE         3     1.064     R18C25B.F0 to     R18C26D.D0 un36_li[4]
CTOF_DEL    ---     0.495     R18C26D.D0 to     R18C26D.F0 SLICE_36
ROUTE         1     0.436     R18C26D.F0 to     R18C26D.C1 reset_delay_counter.delay_counter7_1
CTOF_DEL    ---     0.495     R18C26D.C1 to     R18C26D.F1 SLICE_36
ROUTE         8     1.515     R18C26D.F1 to    R19C22A.LSR delay_counter7 (to clk_c)
                  --------
                   10.083   (29.0% logic, 71.0% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_33:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       101     2.433       B9.PADDI to    R12C17A.CLK clk_c
                  --------
                    2.433   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to SLICE_13:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       101     2.433       B9.PADDI to    R19C22A.CLK clk_c
                  --------
                    2.433   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 1.411ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              present_state[22]  (from clk_c +)
   Destination:    FF         Data in        delay_counter[6]  (to clk_c +)
                   FF                        delay_counter[5]

   Delay:              10.080ns  (29.0% logic, 71.0% route), 6 logic levels.

 Constraint Details:

     10.080ns physical path delay SLICE_33 to SLICE_14 meets
     11.765ns delay constraint less
      0.000ns skew and
      0.274ns LSR_SET requirement (totaling 11.491ns) by 1.411ns

 Physical Path Details:

      Data path SLICE_33 to SLICE_14:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R12C17A.CLK to     R12C17A.Q0 SLICE_33 (from clk_c)
ROUTE         2     2.081     R12C17A.Q0 to     R17C25A.D0 present_state[22]
CTOF_DEL    ---     0.495     R17C25A.D0 to     R17C25A.F0 SLICE_76
ROUTE         1     0.958     R17C25A.F0 to     R20C25B.D1 reset_delay_counter.in_read_cycle_i_a2_0
CTOF_DEL    ---     0.495     R20C25B.D1 to     R20C25B.F1 SLICE_51
ROUTE         5     0.983     R20C25B.F1 to     R18C25B.D0 N_682
CTOF_DEL    ---     0.495     R18C25B.D0 to     R18C25B.F0 SLICE_67
ROUTE         3     1.064     R18C25B.F0 to     R18C26D.D0 un36_li[4]
CTOF_DEL    ---     0.495     R18C26D.D0 to     R18C26D.F0 SLICE_36
ROUTE         1     0.436     R18C26D.F0 to     R18C26D.C1 reset_delay_counter.delay_counter7_1
CTOF_DEL    ---     0.495     R18C26D.C1 to     R18C26D.F1 SLICE_36
ROUTE         8     1.631     R18C26D.F1 to    R19C21D.LSR delay_counter7 (to clk_c)
                  --------
                   10.080   (29.0% logic, 71.0% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_33:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       101     2.433       B9.PADDI to    R12C17A.CLK clk_c
                  --------
                    2.433   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to SLICE_14:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       101     2.433       B9.PADDI to    R19C21D.CLK clk_c
                  --------
                    2.433   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 1.411ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              present_state[22]  (from clk_c +)
   Destination:    FF         Data in        delay_counter[4]  (to clk_c +)
                   FF                        delay_counter[3]

   Delay:              10.080ns  (29.0% logic, 71.0% route), 6 logic levels.

 Constraint Details:

     10.080ns physical path delay SLICE_33 to SLICE_15 meets
     11.765ns delay constraint less
      0.000ns skew and
      0.274ns LSR_SET requirement (totaling 11.491ns) by 1.411ns

 Physical Path Details:

      Data path SLICE_33 to SLICE_15:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R12C17A.CLK to     R12C17A.Q0 SLICE_33 (from clk_c)
ROUTE         2     2.081     R12C17A.Q0 to     R17C25A.D0 present_state[22]
CTOF_DEL    ---     0.495     R17C25A.D0 to     R17C25A.F0 SLICE_76
ROUTE         1     0.958     R17C25A.F0 to     R20C25B.D1 reset_delay_counter.in_read_cycle_i_a2_0
CTOF_DEL    ---     0.495     R20C25B.D1 to     R20C25B.F1 SLICE_51
ROUTE         5     0.983     R20C25B.F1 to     R18C25B.D0 N_682
CTOF_DEL    ---     0.495     R18C25B.D0 to     R18C25B.F0 SLICE_67
ROUTE         3     1.064     R18C25B.F0 to     R18C26D.D0 un36_li[4]
CTOF_DEL    ---     0.495     R18C26D.D0 to     R18C26D.F0 SLICE_36
ROUTE         1     0.436     R18C26D.F0 to     R18C26D.C1 reset_delay_counter.delay_counter7_1
CTOF_DEL    ---     0.495     R18C26D.C1 to     R18C26D.F1 SLICE_36
ROUTE         8     1.631     R18C26D.F1 to    R19C21C.LSR delay_counter7 (to clk_c)
                  --------
                   10.080   (29.0% logic, 71.0% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_33:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       101     2.433       B9.PADDI to    R12C17A.CLK clk_c
                  --------
                    2.433   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to SLICE_15:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       101     2.433       B9.PADDI to    R19C21C.CLK clk_c
                  --------
                    2.433   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 1.411ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              present_state[22]  (from clk_c +)
   Destination:    FF         Data in        delay_counter[2]  (to clk_c +)
                   FF                        delay_counter[1]

   Delay:              10.080ns  (29.0% logic, 71.0% route), 6 logic levels.

 Constraint Details:

     10.080ns physical path delay SLICE_33 to SLICE_16 meets
     11.765ns delay constraint less
      0.000ns skew and
      0.274ns LSR_SET requirement (totaling 11.491ns) by 1.411ns

 Physical Path Details:

      Data path SLICE_33 to SLICE_16:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R12C17A.CLK to     R12C17A.Q0 SLICE_33 (from clk_c)
ROUTE         2     2.081     R12C17A.Q0 to     R17C25A.D0 present_state[22]
CTOF_DEL    ---     0.495     R17C25A.D0 to     R17C25A.F0 SLICE_76
ROUTE         1     0.958     R17C25A.F0 to     R20C25B.D1 reset_delay_counter.in_read_cycle_i_a2_0
CTOF_DEL    ---     0.495     R20C25B.D1 to     R20C25B.F1 SLICE_51
ROUTE         5     0.983     R20C25B.F1 to     R18C25B.D0 N_682
CTOF_DEL    ---     0.495     R18C25B.D0 to     R18C25B.F0 SLICE_67
ROUTE         3     1.064     R18C25B.F0 to     R18C26D.D0 un36_li[4]
CTOF_DEL    ---     0.495     R18C26D.D0 to     R18C26D.F0 SLICE_36
ROUTE         1     0.436     R18C26D.F0 to     R18C26D.C1 reset_delay_counter.delay_counter7_1
CTOF_DEL    ---     0.495     R18C26D.C1 to     R18C26D.F1 SLICE_36
ROUTE         8     1.631     R18C26D.F1 to    R19C21B.LSR delay_counter7 (to clk_c)
                  --------
                   10.080   (29.0% logic, 71.0% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_33:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       101     2.433       B9.PADDI to    R12C17A.CLK clk_c
                  --------
                    2.433   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to SLICE_16:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       101     2.433       B9.PADDI to    R19C21B.CLK clk_c
                  --------
                    2.433   (0.0% logic, 100.0% route), 0 logic levels.

Report:   95.484MHz is the maximum frequency for this preference.

Report Summary
--------------
----------------------------------------------------------------------------
Preference                              |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY PORT "clk" 85.000000 MHz ;    |   85.000 MHz|   95.484 MHz|   6  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


Clock Domains Analysis
------------------------

Found 1 clocks:

Clock Domain: clk_c   Source: clk.PAD   Loads: 101
   Covered under: FREQUENCY PORT "clk" 85.000000 MHz ;


Timing summary (Setup):
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 1703 paths, 1 nets, and 545 connections (56.07% coverage)

--------------------------------------------------------------------------------
Lattice TRACE Report - Hold, Version Diamond (64-bit) 3.14.0.75.2
Sat Apr 05 12:29:59 2025

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2024 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 10 -gt -sethld -sp 4 -sphld m -o sdram_controller_impl1.twr -gui -msgset C:/lscc/diamond/projects/SDRAM_controller/sdram_controller/promote.xml sdram_controller_impl1.ncd sdram_controller_impl1.prf 
Design file:     sdram_controller_impl1.ncd
Preference file: sdram_controller_impl1.prf
Device,speed:    LCMXO2-4000HC,m
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



================================================================================
Preference: FREQUENCY PORT "clk" 85.000000 MHz ;
            1703 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              refresh_counter[15]  (from clk_c +)
   Destination:    FF         Data in        refresh_counter[15]  (to clk_c +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay SLICE_1 to SLICE_1 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path SLICE_1 to SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R15C27A.CLK to     R15C27A.Q0 SLICE_1 (from clk_c)
ROUTE         2     0.132     R15C27A.Q0 to     R15C27A.A0 refresh_counter[15]
CTOF_DEL    ---     0.101     R15C27A.A0 to     R15C27A.F0 SLICE_1
ROUTE         1     0.000     R15C27A.F0 to    R15C27A.DI0 un2_refresh_counter[15] (to clk_c)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       101     0.881       B9.PADDI to    R15C27A.CLK clk_c
                  --------
                    0.881   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       101     0.881       B9.PADDI to    R15C27A.CLK clk_c
                  --------
                    0.881   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              delay_counter[14]  (from clk_c +)
   Destination:    FF         Data in        delay_counter[14]  (to clk_c +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay SLICE_10 to SLICE_10 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path SLICE_10 to SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R19C22D.CLK to     R19C22D.Q1 SLICE_10 (from clk_c)
ROUTE         3     0.132     R19C22D.Q1 to     R19C22D.A1 delay_counter[14]
CTOF_DEL    ---     0.101     R19C22D.A1 to     R19C22D.F1 SLICE_10
ROUTE         1     0.000     R19C22D.F1 to    R19C22D.DI1 un2_delay_counter_1[14] (to clk_c)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       101     0.881       B9.PADDI to    R19C22D.CLK clk_c
                  --------
                    0.881   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       101     0.881       B9.PADDI to    R19C22D.CLK clk_c
                  --------
                    0.881   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              delay_counter[13]  (from clk_c +)
   Destination:    FF         Data in        delay_counter[13]  (to clk_c +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay SLICE_10 to SLICE_10 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path SLICE_10 to SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R19C22D.CLK to     R19C22D.Q0 SLICE_10 (from clk_c)
ROUTE         3     0.132     R19C22D.Q0 to     R19C22D.A0 delay_counter[13]
CTOF_DEL    ---     0.101     R19C22D.A0 to     R19C22D.F0 SLICE_10
ROUTE         1     0.000     R19C22D.F0 to    R19C22D.DI0 un2_delay_counter_1[13] (to clk_c)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       101     0.881       B9.PADDI to    R19C22D.CLK clk_c
                  --------
                    0.881   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       101     0.881       B9.PADDI to    R19C22D.CLK clk_c
                  --------
                    0.881   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              delay_counter[12]  (from clk_c +)
   Destination:    FF         Data in        delay_counter[12]  (to clk_c +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay SLICE_11 to SLICE_11 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path SLICE_11 to SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R19C22C.CLK to     R19C22C.Q1 SLICE_11 (from clk_c)
ROUTE         2     0.132     R19C22C.Q1 to     R19C22C.A1 delay_counter[12]
CTOF_DEL    ---     0.101     R19C22C.A1 to     R19C22C.F1 SLICE_11
ROUTE         1     0.000     R19C22C.F1 to    R19C22C.DI1 un2_delay_counter_1[12] (to clk_c)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       101     0.881       B9.PADDI to    R19C22C.CLK clk_c
                  --------
                    0.881   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       101     0.881       B9.PADDI to    R19C22C.CLK clk_c
                  --------
                    0.881   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              delay_counter[9]  (from clk_c +)
   Destination:    FF         Data in        delay_counter[9]  (to clk_c +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay SLICE_12 to SLICE_12 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path SLICE_12 to SLICE_12:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R19C22B.CLK to     R19C22B.Q0 SLICE_12 (from clk_c)
ROUTE         3     0.132     R19C22B.Q0 to     R19C22B.A0 delay_counter[9]
CTOF_DEL    ---     0.101     R19C22B.A0 to     R19C22B.F0 SLICE_12
ROUTE         1     0.000     R19C22B.F0 to    R19C22B.DI0 un2_delay_counter_1[9] (to clk_c)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_12:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       101     0.881       B9.PADDI to    R19C22B.CLK clk_c
                  --------
                    0.881   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to SLICE_12:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       101     0.881       B9.PADDI to    R19C22B.CLK clk_c
                  --------
                    0.881   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              delay_counter[8]  (from clk_c +)
   Destination:    FF         Data in        delay_counter[8]  (to clk_c +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay SLICE_13 to SLICE_13 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path SLICE_13 to SLICE_13:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R19C22A.CLK to     R19C22A.Q1 SLICE_13 (from clk_c)
ROUTE         3     0.132     R19C22A.Q1 to     R19C22A.A1 delay_counter[8]
CTOF_DEL    ---     0.101     R19C22A.A1 to     R19C22A.F1 SLICE_13
ROUTE         1     0.000     R19C22A.F1 to    R19C22A.DI1 un2_delay_counter_1[8] (to clk_c)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_13:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       101     0.881       B9.PADDI to    R19C22A.CLK clk_c
                  --------
                    0.881   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to SLICE_13:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       101     0.881       B9.PADDI to    R19C22A.CLK clk_c
                  --------
                    0.881   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              delay_counter[7]  (from clk_c +)
   Destination:    FF         Data in        delay_counter[7]  (to clk_c +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay SLICE_13 to SLICE_13 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path SLICE_13 to SLICE_13:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R19C22A.CLK to     R19C22A.Q0 SLICE_13 (from clk_c)
ROUTE         3     0.132     R19C22A.Q0 to     R19C22A.A0 delay_counter[7]
CTOF_DEL    ---     0.101     R19C22A.A0 to     R19C22A.F0 SLICE_13
ROUTE         1     0.000     R19C22A.F0 to    R19C22A.DI0 un2_delay_counter_1[7] (to clk_c)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_13:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       101     0.881       B9.PADDI to    R19C22A.CLK clk_c
                  --------
                    0.881   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to SLICE_13:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       101     0.881       B9.PADDI to    R19C22A.CLK clk_c
                  --------
                    0.881   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              delay_counter[6]  (from clk_c +)
   Destination:    FF         Data in        delay_counter[6]  (to clk_c +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay SLICE_14 to SLICE_14 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path SLICE_14 to SLICE_14:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R19C21D.CLK to     R19C21D.Q1 SLICE_14 (from clk_c)
ROUTE         2     0.132     R19C21D.Q1 to     R19C21D.A1 delay_counter[6]
CTOF_DEL    ---     0.101     R19C21D.A1 to     R19C21D.F1 SLICE_14
ROUTE         1     0.000     R19C21D.F1 to    R19C21D.DI1 un2_delay_counter_1[6] (to clk_c)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_14:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       101     0.881       B9.PADDI to    R19C21D.CLK clk_c
                  --------
                    0.881   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to SLICE_14:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       101     0.881       B9.PADDI to    R19C21D.CLK clk_c
                  --------
                    0.881   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              delay_counter[5]  (from clk_c +)
   Destination:    FF         Data in        delay_counter[5]  (to clk_c +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay SLICE_14 to SLICE_14 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path SLICE_14 to SLICE_14:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R19C21D.CLK to     R19C21D.Q0 SLICE_14 (from clk_c)
ROUTE         2     0.132     R19C21D.Q0 to     R19C21D.A0 delay_counter[5]
CTOF_DEL    ---     0.101     R19C21D.A0 to     R19C21D.F0 SLICE_14
ROUTE         1     0.000     R19C21D.F0 to    R19C21D.DI0 un2_delay_counter_1[5] (to clk_c)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_14:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       101     0.881       B9.PADDI to    R19C21D.CLK clk_c
                  --------
                    0.881   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to SLICE_14:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       101     0.881       B9.PADDI to    R19C21D.CLK clk_c
                  --------
                    0.881   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              delay_counter[4]  (from clk_c +)
   Destination:    FF         Data in        delay_counter[4]  (to clk_c +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay SLICE_15 to SLICE_15 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path SLICE_15 to SLICE_15:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R19C21C.CLK to     R19C21C.Q1 SLICE_15 (from clk_c)
ROUTE         3     0.132     R19C21C.Q1 to     R19C21C.A1 delay_counter[4]
CTOF_DEL    ---     0.101     R19C21C.A1 to     R19C21C.F1 SLICE_15
ROUTE         1     0.000     R19C21C.F1 to    R19C21C.DI1 un2_delay_counter_1[4] (to clk_c)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_15:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       101     0.881       B9.PADDI to    R19C21C.CLK clk_c
                  --------
                    0.881   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to SLICE_15:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       101     0.881       B9.PADDI to    R19C21C.CLK clk_c
                  --------
                    0.881   (0.0% logic, 100.0% route), 0 logic levels.

Report Summary
--------------
----------------------------------------------------------------------------
Preference(MIN Delays)                  |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY PORT "clk" 85.000000 MHz ;    |            -|            -|   2  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


Clock Domains Analysis
------------------------

Found 1 clocks:

Clock Domain: clk_c   Source: clk.PAD   Loads: 101
   Covered under: FREQUENCY PORT "clk" 85.000000 MHz ;


Timing summary (Hold):
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 1703 paths, 1 nets, and 545 connections (56.07% coverage)



Timing summary (Setup and Hold):
---------------

Timing errors: 0 (setup), 0 (hold)
Score: 0 (setup), 0 (hold)
Cumulative negative slack: 0 (0+0)
--------------------------------------------------------------------------------

--------------------------------------------------------------------------------


</pre></samp></body></html>
