0-prep 0h0m0s512ms
1-yosys 0h0m1s301ms
2-opensta 0h0m1s715ms
3-verilog2def_openroad 0h0m2s1ms
4-ioPlacer 0h0m1s456ms
5-tapcell 0h0m1s471ms
6-klayout_scrot 0h0m4s506ms
7-pdn 0h0m1s763ms
8-replace 0h0m0s328ms
8-resizer 0h0m2s162ms
9-write_verilog 0h0m1s450ms
10-opensta_post_resizer 0h0m1s599ms
11-opendp 0h0m1s471ms
12-klayout_scrot 0h0m4s628ms
13-resizer_timing 0h0m1s878ms
14-write_verilog 0h0m1s526ms
15-opensta_post_resizer_timing 0h0m1s513ms
16-fastroute 0h0m3s198ms
17-addspacers 0h0m1s420ms
18-write_verilog 0h0m1s373ms
19-tritonRoute 0h0m2s420ms
20-klayout_scrot 0h0m4s556ms
21-spef_extraction 0h0m0s479ms
22-opensta_spef 0h0m1s477ms
24-write_verilog 0h0m1s577ms
26-klayout_scrot 0h0m4s701ms
29-magic_gen 0h0m5s959ms
30-klayout 0h0m4s287ms
31-klayout_scrot 0h0m4s667ms
33-klayout_scrot 0h0m4s400ms
34-klayout_xor 0h0m9s962ms
35-magic_ext_spice 0h0m0s464ms
36-lvs 0h0m0s128ms
37-magic_drc 0h0m1s224ms
39-or_antenna 0h0m1s618ms
40-cvc 0h0m0s157ms