

================================================================
== Vivado HLS Report for 'execute'
================================================================
* Date:           Sat Jan 11 14:24:38 2020

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        IP_latest_2020_Enero
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     6.000|        4.00|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+----------+-----+----------+----------+
    |     Latency    |    Interval    | Pipeline |
    | min |    max   | min |    max   |   Type   |
    +-----+----------+-----+----------+----------+
    |  192|  50245078|  116|  50245002| dataflow |
    +-----+----------+-----+----------+----------+

    + Detail: 
        * Instance: 
        +-------------------------+----------------------+-----+----------+-----+----------+----------+
        |                         |                      |     Latency    |    Interval    | Pipeline |
        |         Instance        |        Module        | min |    max   | min |    max   |   Type   |
        +-------------------------+----------------------+-----+----------+-----+----------+----------+
        |acc_U0                   |acc                   |   37|  50000029|   37|  50000029|   none   |
        |calc_U0                  |calc                  |   41|  50000039|   41|  50000039|   none   |
        |I_calc_U0                |I_calc                |  115|  50245001|  115|  50245001|   none   |
        |V_read_U0                |V_read                |    7|  25012498|    5|  25004996| dataflow |
        |blockControl_U0          |blockControl          |   11|  49990003|   11|  49990003|   none   |
        |execute_entry195_U0      |execute_entry195      |    0|         0|    0|         0|   none   |
        |execute_Block_codeRe_U0  |execute_Block_codeRe  |    0|         0|    0|         0|   none   |
        +-------------------------+----------------------+-----+----------+-----+----------+----------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|     32|
|FIFO             |       58|      -|    1709|   2384|
|Instance         |       52|     88|   14415|  16502|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|     36|
|Register         |        -|      -|       6|      -|
+-----------------+---------+-------+--------+-------+
|Total            |      110|     88|   16130|  18954|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |       39|     40|      15|     35|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+------+------+
    |         Instance        |        Module        | BRAM_18K| DSP48E|  FF  |  LUT |
    +-------------------------+----------------------+---------+-------+------+------+
    |I_calc_U0                |I_calc                |        4|     27|  3566|  4283|
    |V_read_U0                |V_read                |       48|      0|  1500|  2376|
    |acc_U0                   |acc                   |        0|     21|  5246|  3809|
    |blockControl_U0          |blockControl          |        0|      0|   388|   472|
    |calc_U0                  |calc                  |        0|     40|  3678|  5441|
    |execute_Block_codeRe_U0  |execute_Block_codeRe  |        0|      0|    34|    29|
    |execute_entry195_U0      |execute_entry195      |        0|      0|     3|    92|
    +-------------------------+----------------------+---------+-------+------+------+
    |Total                    |                      |       52|     88| 14415| 16502|
    +-------------------------+----------------------+---------+-------+------+------+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    +--------------------------+---------+----+----+------+-----+---------+
    |           Name           | BRAM_18K| FF | LUT| Depth| Bits| Size:D*B|
    +--------------------------+---------+----+----+------+-----+---------+
    |C_data_V_data_0_U         |        2|  56|  60|   128|   32|     4096|
    |C_data_V_data_1_U         |        2|  56|  60|   128|   32|     4096|
    |C_data_V_data_2_U         |        2|  56|  60|   128|   32|     4096|
    |C_data_V_data_3_U         |        2|  56|  60|   128|   32|     4096|
    |F_V_data_0_U              |        2|  56|  60|   128|   32|     4096|
    |F_V_data_1_U              |        2|  56|  60|   128|   32|     4096|
    |F_V_data_2_U              |        2|  56|  60|   128|   32|     4096|
    |F_V_data_3_U              |        2|  56|  60|   128|   32|     4096|
    |F_acc_V_data_0_U          |        2|  56|  60|   128|   32|     4096|
    |F_acc_V_data_1_U          |        2|  56|  60|   128|   32|     4096|
    |F_acc_V_data_2_U          |        2|  56|  60|   128|   32|     4096|
    |F_acc_V_data_3_U          |        2|  56|  60|   128|   32|     4096|
    |V_V_data_0_U              |        2|  56|  60|   128|   32|     4096|
    |V_V_data_1_U              |        2|  56|  60|   128|   32|     4096|
    |V_V_data_2_U              |        2|  56|  60|   128|   32|     4096|
    |V_V_data_3_U              |        2|  56|  60|   128|   32|     4096|
    |V_acc_V_data_0_U          |        2|  56|  60|   128|   32|     4096|
    |V_acc_V_data_1_U          |        2|  56|  60|   128|   32|     4096|
    |V_acc_V_data_2_U          |        2|  56|  60|   128|   32|     4096|
    |V_acc_V_data_3_U          |        2|  56|  60|   128|   32|     4096|
    |V_data_V_data_0_U         |        2|  56|  60|   128|   32|     4096|
    |V_data_V_data_1_U         |        2|  56|  60|   128|   32|     4096|
    |V_data_V_data_2_U         |        2|  56|  60|   128|   32|     4096|
    |V_data_V_data_3_U         |        2|  56|  60|   128|   32|     4096|
    |fixedData_V_data_U        |        2|  56|  60|   128|   32|     4096|
    |fixedData_V_tlast_V_U     |        0|  10|  44|   128|    1|      128|
    |processedData_V_data_1_U  |        2|  56|  60|   128|   32|     4096|
    |processedData_V_data_2_U  |        2|  56|  60|   128|   32|     4096|
    |processedData_V_data_3_U  |        2|  56|  60|   128|   32|     4096|
    |processedData_V_data_U    |        2|  56|  60|   128|   32|     4096|
    |simConfig_BLOCK_NUMB_1_U  |        0|   5|  39|     2|   27|       54|
    |simConfig_BLOCK_NUMB_2_U  |        0|   5|  39|     2|   27|       54|
    |simConfig_BLOCK_NUMB_3_U  |        0|   5|  39|     2|   27|       54|
    |simConfig_BLOCK_NUMB_4_U  |        0|   5|  39|     3|   27|       81|
    |simConfig_BLOCK_NUMB_5_U  |        0|   5|  39|     2|   27|       54|
    |simConfig_rowBegin_V_U    |        0|   5|  39|     3|   27|       81|
    |simConfig_rowEnd_V_c_U    |        0|   5|  39|     3|   27|       81|
    |simConfig_rowsToSimu_1_U  |        0|   5|  39|     2|   27|       54|
    |simConfig_rowsToSimu_2_U  |        0|   5|  39|     2|   27|       54|
    |simConfig_rowsToSimu_3_U  |        0|   5|  39|     2|   27|       54|
    |simConfig_rowsToSimu_4_U  |        0|   5|  39|     3|   27|       81|
    |simConfig_rowsToSimu_5_U  |        0|   5|  39|     2|   27|       54|
    |size_assign_channel_U     |        0|   5|  44|     2|   32|       64|
    |size_c17_U                |        0|   5|  44|     2|   32|       64|
    |size_c_U                  |        0|   5|  44|     2|   32|       64|
    +--------------------------+---------+----+----+------+-----+---------+
    |Total                     |       58|1709|2384|  3874| 1349|   119860|
    +--------------------------+---------+----+----+------+-----+---------+

    * Expression: 
    +--------------------------------------+----------+-------+---+----+------------+------------+
    |             Variable Name            | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------------------+----------+-------+---+----+------------+------------+
    |blockControl_U0_ap_ready_count        |     +    |      0|  0|  10|           2|           1|
    |execute_entry195_U0_ap_ready_count    |     +    |      0|  0|  10|           2|           1|
    |ap_idle                               |    and   |      0|  0|   2|           1|           1|
    |ap_sync_ready                         |    and   |      0|  0|   2|           1|           1|
    |blockControl_U0_ap_start              |    and   |      0|  0|   2|           1|           1|
    |execute_entry195_U0_ap_start          |    and   |      0|  0|   2|           1|           1|
    |ap_sync_blockControl_U0_ap_ready      |    or    |      0|  0|   2|           1|           1|
    |ap_sync_execute_entry195_U0_ap_ready  |    or    |      0|  0|   2|           1|           1|
    +--------------------------------------+----------+-------+---+----+------------+------------+
    |Total                                 |          |      0|  0|  32|          10|           8|
    +--------------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------------------+----+-----------+-----+-----------+
    |                   Name                   | LUT| Input Size| Bits| Total Bits|
    +------------------------------------------+----+-----------+-----+-----------+
    |ap_sync_reg_blockControl_U0_ap_ready      |   9|          2|    1|          2|
    |ap_sync_reg_execute_entry195_U0_ap_ready  |   9|          2|    1|          2|
    |blockControl_U0_ap_ready_count            |   9|          2|    2|          4|
    |execute_entry195_U0_ap_ready_count        |   9|          2|    2|          4|
    +------------------------------------------+----+-----------+-----+-----------+
    |Total                                     |  36|          8|    6|         12|
    +------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------+---+----+-----+-----------+
    |                   Name                   | FF| LUT| Bits| Const Bits|
    +------------------------------------------+---+----+-----+-----------+
    |ap_sync_reg_blockControl_U0_ap_ready      |  1|   0|    1|          0|
    |ap_sync_reg_execute_entry195_U0_ap_ready  |  1|   0|    1|          0|
    |blockControl_U0_ap_ready_count            |  2|   0|    2|          0|
    |execute_entry195_U0_ap_ready_count        |  2|   0|    2|          0|
    +------------------------------------------+---+----+-----+-----------+
    |Total                                     |  6|   0|    6|          0|
    +------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------------+-----+-----+------------+------------------------+--------------+
|           RTL Ports           | Dir | Bits|  Protocol  |      Source Object     |    C Type    |
+-------------------------------+-----+-----+------------+------------------------+--------------+
|input_V_data_TDATA             |  in |   64|    axis    |      input_V_data      |    pointer   |
|input_V_data_TVALID            |  in |    1|    axis    |      input_V_data      |    pointer   |
|input_V_data_TREADY            | out |    1|    axis    |      input_V_data      |    pointer   |
|output_r_TDATA                 | out |   32|    axis    |      output_V_data     |    pointer   |
|output_r_TLAST                 | out |    1|    axis    |    output_V_tlast_V    |    pointer   |
|output_r_TVALID                | out |    1|    axis    |    output_V_tlast_V    |    pointer   |
|output_r_TREADY                |  in |    1|    axis    |    output_V_tlast_V    |    pointer   |
|simConfig_rowBegin_V_2         |  in |   27|   ap_none  | simConfig_rowBegin_V_2 |    scalar    |
|simConfig_rowBegin_V_2_ap_vld  |  in |    1|   ap_none  | simConfig_rowBegin_V_2 |    scalar    |
|simConfig_rowEnd_V_r           |  in |   27|   ap_none  |  simConfig_rowEnd_V_r  |    scalar    |
|simConfig_rowEnd_V_r_ap_vld    |  in |    1|   ap_none  |  simConfig_rowEnd_V_r  |    scalar    |
|simConfig_rowsToSimu           |  in |   27|   ap_none  |  simConfig_rowsToSimu  |    scalar    |
|simConfig_rowsToSimu_ap_vld    |  in |    1|   ap_none  |  simConfig_rowsToSimu  |    scalar    |
|simConfig_BLOCK_NUMB           |  in |   27|   ap_none  |  simConfig_BLOCK_NUMB  |    scalar    |
|simConfig_BLOCK_NUMB_ap_vld    |  in |    1|   ap_none  |  simConfig_BLOCK_NUMB  |    scalar    |
|size                           |  in |   32|   ap_none  |          size          |    scalar    |
|size_ap_vld                    |  in |    1|   ap_none  |          size          |    scalar    |
|ap_clk                         |  in |    1| ap_ctrl_hs |         execute        | return value |
|ap_rst                         |  in |    1| ap_ctrl_hs |         execute        | return value |
|ap_start                       |  in |    1| ap_ctrl_hs |         execute        | return value |
|ap_done                        | out |    1| ap_ctrl_hs |         execute        | return value |
|ap_ready                       | out |    1| ap_ctrl_hs |         execute        | return value |
|ap_idle                        | out |    1| ap_ctrl_hs |         execute        | return value |
|ap_continue                    |  in |    1| ap_ctrl_hs |         execute        | return value |
+-------------------------------+-----+-----+------------+------------------------+--------------+

