<!doctype html>
<html lang="en">
<head>
<meta charset="utf-8">
<meta name="viewport" content="width=device-width, initial-scale=1, minimum-scale=1" />
<meta name="generator" content="pdoc 0.9.2" />
<title>shazzam.macros.vasyl API documentation</title>
<meta name="description" content="" />
<link rel="preload stylesheet" as="style" href="https://cdnjs.cloudflare.com/ajax/libs/10up-sanitize.css/11.0.1/sanitize.min.css" integrity="sha256-PK9q560IAAa6WVRRh76LtCaI8pjTJ2z11v0miyNNjrs=" crossorigin>
<link rel="preload stylesheet" as="style" href="https://cdnjs.cloudflare.com/ajax/libs/10up-sanitize.css/11.0.1/typography.min.css" integrity="sha256-7l/o7C8jubJiy74VsKTidCy1yBkRtiUGbVkYBylBqUg=" crossorigin>
<link rel="stylesheet preload" as="style" href="https://cdnjs.cloudflare.com/ajax/libs/highlight.js/10.1.1/styles/github.min.css" crossorigin>
<style>:root{--highlight-color:#fe9}.flex{display:flex !important}body{line-height:1.5em}#content{padding:20px}#sidebar{padding:30px;overflow:hidden}#sidebar > *:last-child{margin-bottom:2cm}.http-server-breadcrumbs{font-size:130%;margin:0 0 15px 0}#footer{font-size:.75em;padding:5px 30px;border-top:1px solid #ddd;text-align:right}#footer p{margin:0 0 0 1em;display:inline-block}#footer p:last-child{margin-right:30px}h1,h2,h3,h4,h5{font-weight:300}h1{font-size:2.5em;line-height:1.1em}h2{font-size:1.75em;margin:1em 0 .50em 0}h3{font-size:1.4em;margin:25px 0 10px 0}h4{margin:0;font-size:105%}h1:target,h2:target,h3:target,h4:target,h5:target,h6:target{background:var(--highlight-color);padding:.2em 0}a{color:#058;text-decoration:none;transition:color .3s ease-in-out}a:hover{color:#e82}.title code{font-weight:bold}h2[id^="header-"]{margin-top:2em}.ident{color:#900}pre code{background:#f8f8f8;font-size:.8em;line-height:1.4em}code{background:#f2f2f1;padding:1px 4px;overflow-wrap:break-word}h1 code{background:transparent}pre{background:#f8f8f8;border:0;border-top:1px solid #ccc;border-bottom:1px solid #ccc;margin:1em 0;padding:1ex}#http-server-module-list{display:flex;flex-flow:column}#http-server-module-list div{display:flex}#http-server-module-list dt{min-width:10%}#http-server-module-list p{margin-top:0}.toc ul,#index{list-style-type:none;margin:0;padding:0}#index code{background:transparent}#index h3{border-bottom:1px solid #ddd}#index ul{padding:0}#index h4{margin-top:.6em;font-weight:bold}@media (min-width:200ex){#index .two-column{column-count:2}}@media (min-width:300ex){#index .two-column{column-count:3}}dl{margin-bottom:2em}dl dl:last-child{margin-bottom:4em}dd{margin:0 0 1em 3em}#header-classes + dl > dd{margin-bottom:3em}dd dd{margin-left:2em}dd p{margin:10px 0}.name{background:#eee;font-weight:bold;font-size:.85em;padding:5px 10px;display:inline-block;min-width:40%}.name:hover{background:#e0e0e0}dt:target .name{background:var(--highlight-color)}.name > span:first-child{white-space:nowrap}.name.class > span:nth-child(2){margin-left:.4em}.inherited{color:#999;border-left:5px solid #eee;padding-left:1em}.inheritance em{font-style:normal;font-weight:bold}.desc h2{font-weight:400;font-size:1.25em}.desc h3{font-size:1em}.desc dt code{background:inherit}.source summary,.git-link-div{color:#666;text-align:right;font-weight:400;font-size:.8em;text-transform:uppercase}.source summary > *{white-space:nowrap;cursor:pointer}.git-link{color:inherit;margin-left:1em}.source pre{max-height:500px;overflow:auto;margin:0}.source pre code{font-size:12px;overflow:visible}.hlist{list-style:none}.hlist li{display:inline}.hlist li:after{content:',\2002'}.hlist li:last-child:after{content:none}.hlist .hlist{display:inline;padding-left:1em}img{max-width:100%}td{padding:0 .5em}.admonition{padding:.1em .5em;margin-bottom:1em}.admonition-title{font-weight:bold}.admonition.note,.admonition.info,.admonition.important{background:#aef}.admonition.todo,.admonition.versionadded,.admonition.tip,.admonition.hint{background:#dfd}.admonition.warning,.admonition.versionchanged,.admonition.deprecated{background:#fd4}.admonition.error,.admonition.danger,.admonition.caution{background:lightpink}</style>
<style media="screen and (min-width: 700px)">@media screen and (min-width:700px){#sidebar{width:30%;height:100vh;overflow:auto;position:sticky;top:0}#content{width:70%;max-width:100ch;padding:3em 4em;border-left:1px solid #ddd}pre code{font-size:1em}.item .name{font-size:1em}main{display:flex;flex-direction:row-reverse;justify-content:flex-end}.toc ul ul,#index ul{padding-left:1.5em}.toc > ul > li{margin-top:.5em}}</style>
<style media="print">@media print{#sidebar h1{page-break-before:always}.source{display:none}}@media print{*{background:transparent !important;color:#000 !important;box-shadow:none !important;text-shadow:none !important}a[href]:after{content:" (" attr(href) ")";font-size:90%}a[href][title]:after{content:none}abbr[title]:after{content:" (" attr(title) ")"}.ir a:after,a[href^="javascript:"]:after,a[href^="#"]:after{content:""}pre,blockquote{border:1px solid #999;page-break-inside:avoid}thead{display:table-header-group}tr,img{page-break-inside:avoid}img{max-width:100% !important}@page{margin:0.5cm}p,h2,h3{orphans:3;widows:3}h1,h2,h3,h4,h5,h6{page-break-after:avoid}}</style>
<script defer src="https://cdnjs.cloudflare.com/ajax/libs/highlight.js/10.1.1/highlight.min.js" integrity="sha256-Uv3H6lx7dJmRfRvH8TH6kJD1TSK1aFcwgx+mdg3epi8=" crossorigin></script>
<script>window.addEventListener('DOMContentLoaded', () => hljs.initHighlighting())</script>
</head>
<body>
<main>
<article id="content">
<header>
<h1 class="title">Module <code>shazzam.macros.vasyl</code></h1>
</header>
<section id="section-intro">
<details class="source">
<summary>
<span>Expand source code</span>
</summary>
<pre><code class="python">import math
import logging
from shazzam.py64gen import *
from shazzam.py64gen import RegisterX as x, RegisterY as y, RegisterACC as a
from shazzam.macros.aliases import color, vic

logger = logging.getLogger(&#34;shazzam&#34;)

# Beam Racer * https://beamracer.net
# Video and Display List coprocessor board for the Commodore 64
# Copyright (C)2019-2020 Mad Hackers Lab
#
# https://github.com/madhackerslab/
#
# Header file for BeamRacer VASYL chip
# See https://docs.beamracer.net/ for more information.
#
# Macros for assembling VASYL opcodes.
#
# Ported by Shazz / TRSi
# Copyright (C)2021 TRSi

# Registers (0xd031-0xd03f, read-write)
VIC_BASE            = 0xd000

VREG_BASE            = 0xd030
VREG_INT             = 0x40
VREG_MAX             = 0x4f
VREG_CONTROL         = VREG_BASE + 0x01
VREG_DLIST           = VREG_BASE + 0x02
VREG_DLISTL          = VREG_BASE + 0x02
VREG_DLISTH          = VREG_BASE + 0x03
VREG_ADR0            = VREG_BASE + 0x04
VREG_STEP0           = VREG_BASE + 0x06
VREG_PORT0           = VREG_BASE + 0x07
VREG_ADR1            = VREG_BASE + 0x08
VREG_STEP1           = VREG_BASE + 0x0a
VREG_PORT1           = VREG_BASE + 0x0b
VREG_REP0            = VREG_BASE + 0x0c
VREG_REP1            = VREG_BASE + 0x0d
VREG_DLSTROBE        = VREG_BASE + 0x0e
VREG_RESERVED        = VREG_BASE + 0x0f

# Internal registers (0xd040-0xd04f, write-only, not system-bus accessible)
VREG_PBS_CONTROL     = VREG_BASE + 0x10
VREG_DLIST2          = VREG_BASE + 0x11
VREG_DLIST2L         = VREG_BASE + 0x11
VREG_DLIST2H         = VREG_BASE + 0x12
VREG_DL2STROBE       = VREG_BASE + 0x13
VREG_PBS_BASEL       = VREG_BASE + 0x14
VREG_PBS_BASEH       = VREG_BASE + 0x15
VREG_PBS_CYCLE_START = VREG_BASE + 0x16
VREG_PBS_CYCLE_STOP  = VREG_BASE + 0x17
VREG_PBS_STEPL       = VREG_BASE + 0x18
VREG_PBS_STEPH       = VREG_BASE + 0x19
VREG_PBS_PADDINGL    = VREG_BASE + 0x1a
VREG_PBS_PADDINGH    = VREG_BASE + 0x1b
VREG_PBS_XORBYTE     = VREG_BASE + 0x1c
VREG_PBS_RESERVED0   = VREG_BASE + 0x1d
VREG_PBS_RESERVED1   = VREG_BASE + 0x1e
VREG_PBS_RESERVED2   = VREG_BASE + 0x1f


# Opcode masks and values.
#
# *_MASK has &#34;one&#34; bits in locations which must be matching with
# corresponding *_VALUE bits to recognize given instruction. For instance:
#    lda #opcode
#    and #VASYL_BADLINE_MASK
#    cmp #VASYL_BADLINE_VALUE
#    beq opcode_is_badline_instruction

VASYL_BADLINE_MASK    = 0b11111000
VASYL_BADLINE_VALUE   = 0b10101000
VASYL_BRA_MASK        = 0b11111111
VASYL_BRA_VALUE       = 0b10100011
VASYL_DECAB_MASK      = 0b11111110
VASYL_DECAB_VALUE     = 0b10100000
VASYL_DELAYH_MASK     = 0b11111000 # also includes the mask for MASKH
VASYL_DELAYH_VALUE    = 0b10110000
VASYL_DELAYV_MASK     = 0b11111000 # also includes the mask for MASKV
VASYL_DELAYV_VALUE    = 0b10111000
VASYL_IRQ_MASK        = 0b11111111
VASYL_IRQ_VALUE       = 0b10100010
VASYL_MASKH_MASK      = 0b11111110
VASYL_MASKH_VALUE     = 0b10110100
VASYL_MASKPH_MASK     = 0b11111110
VASYL_MASKPH_VALUE    = 0b10110110
VASYL_MASKPV_MASK     = 0b11111110
VASYL_MASKPV_VALUE    = 0b10111110
VASYL_MASKV_MASK      = 0b11111110
VASYL_MASKV_VALUE     = 0b10111100
VASYL_MOVI_MASK       = 0b11100000
VASYL_MOVI_VALUE      = 0b10000000
VASYL_MOV_MASK        = 0b11000000
VASYL_MOV_VALUE       = 0b11000000
VASYL_VNOP_MASK       = 0b11111111
VASYL_VNOP_VALUE      = 0b10100111
VASYL_SETAB_MASK      = 0b11111110
VASYL_SETAB_VALUE     = 0b10110010
VASYL_SKIP_MASK       = 0b11111111
VASYL_SKIP_VALUE      = 0b10100110
VASYL_WAITBAD_MASK    = 0b11111111
VASYL_WAITBAD_VALUE   = 0b10100100
VASYL_WAITREP_MASK    = 0b11111110
VASYL_WAITREP_VALUE   = 0b10111010
VASYL_WAIT_MASK       = 0b10000000
VASYL_WAIT_VALUE      = 0b00000000
VASYL_XFER_MASK       = 0b11111111
VASYL_XFER_VALUE      = 0b10100101


# Constants
MEMBANK_COUNT = 8

CONTROL_RAMBANK_BIT             = 0 # bits 0-2
CONTROL_DLIST_ON_BIT            = 3
CONTROL_RAMBANK_MASK            = (0b111 &lt;&lt; CONTROL_RAMBANK_BIT)
CONTROL_PORT_READ_ENABLE_BIT    = 4
CONTROL_GRAYDOT_KILL_BIT        = 5
CONTROL_PORT_MODE_BIT           = 6
CONTROL_PORT_MODE_COPY          = (0b01 &lt;&lt; CONTROL_PORT_MODE_BIT)
CONTROL_PORT_MODE_MASK          = (0b11 &lt;&lt; CONTROL_PORT_MODE_BIT)

PBS_CONTROL_ACTIVE_BIT          = 3
PBS_CONTROL_RAMBANK_BIT         = 0 # bits 0-2
PBS_CONTROL_RAMBANK_MASK        = (0b111 &lt;&lt; PBS_CONTROL_RAMBANK_BIT)
PBS_CONTROL_UPDATE_BIT          = 4 # bits 4-5
PBS_CONTROL_UPDATE_MASK         = (0b11 &lt;&lt; PBS_CONTROL_UPDATE_BIT)
PBS_CONTROL_UPDATE_NONE         = (0b00 &lt;&lt; PBS_CONTROL_UPDATE_BIT)
PBS_CONTROL_UPDATE_EOL          = (0b01 &lt;&lt; PBS_CONTROL_UPDATE_BIT)
PBS_CONTROL_UPDATE_ALWAYS       = (0b10 &lt;&lt; PBS_CONTROL_UPDATE_BIT)
PBS_CONTROL_SWIZZLE_BIT         = 6 # bits 6-7
PBS_CONTROL_SWIZZLE_MASK        = (0b11 &lt;&lt; PBS_CONTROL_SWIZZLE_BIT)
PBS_CONTROL_SWIZZLE_NONE        = (0b00 &lt;&lt; PBS_CONTROL_SWIZZLE_BIT)
PBS_CONTROL_SWIZZLE_MIRROR      = (0b01 &lt;&lt; PBS_CONTROL_SWIZZLE_BIT)
PBS_CONTROL_SWIZZLE_MULTIMIRROR = (0b10 &lt;&lt; PBS_CONTROL_SWIZZLE_BIT)

def WAIT(v, h):
    word(((v) &amp; 0x01ff) | (((h) &amp; 0x3f) &lt;&lt; 9))

def DELAYH(v, h=None):
    if h is None:  # this means only one arg was given so &#34;v&#34; actually the horizontal delay
        byte([0b10110000, ((v) &amp; 0x3f)])
    else:
        byte([0b10110000, (((v) &amp; 0x03) &lt;&lt; 6) | ((h) &amp; 0x3f)])

def DELAYV(v):
    word((0b10111000 &lt;&lt; 8) | ((v) &amp; 0x01ff))

def MASKH(h):
    byte(0b10110100, ((h) &amp; 0x3f))

def MASKV(v):
    word((0b10111100 &lt;&lt; 8) |  ((v) &amp; 0x01ff))

def MASKPH(h):
    byte(0b10110110, ((h) &amp; 0x3f))

def MASKPV(v):
    word((0b10111110 &lt;&lt; 8)|  ((v) &amp; 0x01ff))

def SETA(v):
    byte(0b10110010, ((v) &amp; 0xff))

def SETB(v):
    byte(0b10110011, ((v) &amp; 0xff))

def DECA():
    byte(0b10100000)

def DECB():
    byte(0b10100001)

def MOV(reg, value):
    if ((reg) &amp; 0xff) &lt; VREG_MAX and (((reg &amp; 0xff00) == VIC_BASE) or ((reg &amp; 0xff00) == 0x0) ):
        if ((reg) &amp; 0xff) &lt; VREG_INT:
            byte([0xc0 | ((reg) &amp; 0x3f), ((value) &amp; 0xff)])
        else:
            byte([0x80 | (((reg) - VREG_INT) &amp; 0x0f), ((value) &amp; 0xff)])
    else:
        raise ValueError(f&#34;MOV: register out of range: {reg:02X}&#34;)

def SKIP():
    byte(0b10100110)

def IRQ():
    byte(0b10100010)

def VNOP():
    byte(0b10100111)

def WAITBAD():
    byte(0b10100100)

def BADLINE(l):
    byte(0b10101000 | ((l) &amp; 0x07))

def XFER(reg, c):
    if ((reg) &amp; 0xff) &lt;= VREG_MAX and ((((reg) &amp; 0xff00) == VIC_BASE) or (((reg) &amp; 0xff00) == 0x0)):
        byte(0b10100101, (((c) &amp; 1) &lt;&lt; 7) | ((reg) &amp; 0xff))
    else:
        raise ValueError(f&#34;XFER: register out of range: {reg:04X}&#34;)

def BRA(target):
    if target.value is not None:
        if get_current_address() &gt; target.value:
            rel_adr = -(get_current_address() + 2 - target.value)
        else:
            rel_adr = target.value - (get_current_address() + 2)

        if rel_adr &gt;= -128 &amp; rel_adr &lt;= 127:
            byte([0b10100011, (rel_adr &amp; 0xff)])
        else:
            raise ValueError(f&#34;BRA: target out of range: {rel_adr} bytes away&#34;)
    else:
        raise NotImplementedError()

        #TODO: Fix this part
    #     ifndef target
    #         byte(0b10100011, ((target) - (* + 1)) &amp; 0xff)
    #         logger.warning(&#34;Forward BRA assembled without bounds checking.&#34;)
    #     else:
    #         if ((target) -(* + 1)) &gt;= -128 &amp; ((target) -(* + 1)) &lt;= 127:
    #             byte(0b10100011, ((target) - (* + 1)) &amp; 0xff)
    #         else:
    #             raise ValueError(f&#34;BRA: target out of range: {target} is {(target) -(* + 1)} bytes away&#34;)

def END():
    WAIT(0x1ff, 0x3f)</code></pre>
</details>
</section>
<section>
</section>
<section>
</section>
<section>
<h2 class="section-title" id="header-functions">Functions</h2>
<dl>
<dt id="shazzam.macros.vasyl.BADLINE"><code class="name flex">
<span>def <span class="ident">BADLINE</span></span>(<span>l)</span>
</code></dt>
<dd>
<div class="desc"></div>
<details class="source">
<summary>
<span>Expand source code</span>
</summary>
<pre><code class="python">def BADLINE(l):
    byte(0b10101000 | ((l) &amp; 0x07))</code></pre>
</details>
</dd>
<dt id="shazzam.macros.vasyl.BRA"><code class="name flex">
<span>def <span class="ident">BRA</span></span>(<span>target)</span>
</code></dt>
<dd>
<div class="desc"></div>
<details class="source">
<summary>
<span>Expand source code</span>
</summary>
<pre><code class="python">def BRA(target):
    if target.value is not None:
        if get_current_address() &gt; target.value:
            rel_adr = -(get_current_address() + 2 - target.value)
        else:
            rel_adr = target.value - (get_current_address() + 2)

        if rel_adr &gt;= -128 &amp; rel_adr &lt;= 127:
            byte([0b10100011, (rel_adr &amp; 0xff)])
        else:
            raise ValueError(f&#34;BRA: target out of range: {rel_adr} bytes away&#34;)
    else:
        raise NotImplementedError()</code></pre>
</details>
</dd>
<dt id="shazzam.macros.vasyl.DECA"><code class="name flex">
<span>def <span class="ident">DECA</span></span>(<span>)</span>
</code></dt>
<dd>
<div class="desc"></div>
<details class="source">
<summary>
<span>Expand source code</span>
</summary>
<pre><code class="python">def DECA():
    byte(0b10100000)</code></pre>
</details>
</dd>
<dt id="shazzam.macros.vasyl.DECB"><code class="name flex">
<span>def <span class="ident">DECB</span></span>(<span>)</span>
</code></dt>
<dd>
<div class="desc"></div>
<details class="source">
<summary>
<span>Expand source code</span>
</summary>
<pre><code class="python">def DECB():
    byte(0b10100001)</code></pre>
</details>
</dd>
<dt id="shazzam.macros.vasyl.DELAYH"><code class="name flex">
<span>def <span class="ident">DELAYH</span></span>(<span>v, h=None)</span>
</code></dt>
<dd>
<div class="desc"></div>
<details class="source">
<summary>
<span>Expand source code</span>
</summary>
<pre><code class="python">def DELAYH(v, h=None):
    if h is None:  # this means only one arg was given so &#34;v&#34; actually the horizontal delay
        byte([0b10110000, ((v) &amp; 0x3f)])
    else:
        byte([0b10110000, (((v) &amp; 0x03) &lt;&lt; 6) | ((h) &amp; 0x3f)])</code></pre>
</details>
</dd>
<dt id="shazzam.macros.vasyl.DELAYV"><code class="name flex">
<span>def <span class="ident">DELAYV</span></span>(<span>v)</span>
</code></dt>
<dd>
<div class="desc"></div>
<details class="source">
<summary>
<span>Expand source code</span>
</summary>
<pre><code class="python">def DELAYV(v):
    word((0b10111000 &lt;&lt; 8) | ((v) &amp; 0x01ff))</code></pre>
</details>
</dd>
<dt id="shazzam.macros.vasyl.END"><code class="name flex">
<span>def <span class="ident">END</span></span>(<span>)</span>
</code></dt>
<dd>
<div class="desc"></div>
<details class="source">
<summary>
<span>Expand source code</span>
</summary>
<pre><code class="python">def END():
    WAIT(0x1ff, 0x3f)</code></pre>
</details>
</dd>
<dt id="shazzam.macros.vasyl.IRQ"><code class="name flex">
<span>def <span class="ident">IRQ</span></span>(<span>)</span>
</code></dt>
<dd>
<div class="desc"></div>
<details class="source">
<summary>
<span>Expand source code</span>
</summary>
<pre><code class="python">def IRQ():
    byte(0b10100010)</code></pre>
</details>
</dd>
<dt id="shazzam.macros.vasyl.MASKH"><code class="name flex">
<span>def <span class="ident">MASKH</span></span>(<span>h)</span>
</code></dt>
<dd>
<div class="desc"></div>
<details class="source">
<summary>
<span>Expand source code</span>
</summary>
<pre><code class="python">def MASKH(h):
    byte(0b10110100, ((h) &amp; 0x3f))</code></pre>
</details>
</dd>
<dt id="shazzam.macros.vasyl.MASKPH"><code class="name flex">
<span>def <span class="ident">MASKPH</span></span>(<span>h)</span>
</code></dt>
<dd>
<div class="desc"></div>
<details class="source">
<summary>
<span>Expand source code</span>
</summary>
<pre><code class="python">def MASKPH(h):
    byte(0b10110110, ((h) &amp; 0x3f))</code></pre>
</details>
</dd>
<dt id="shazzam.macros.vasyl.MASKPV"><code class="name flex">
<span>def <span class="ident">MASKPV</span></span>(<span>v)</span>
</code></dt>
<dd>
<div class="desc"></div>
<details class="source">
<summary>
<span>Expand source code</span>
</summary>
<pre><code class="python">def MASKPV(v):
    word((0b10111110 &lt;&lt; 8)|  ((v) &amp; 0x01ff))</code></pre>
</details>
</dd>
<dt id="shazzam.macros.vasyl.MASKV"><code class="name flex">
<span>def <span class="ident">MASKV</span></span>(<span>v)</span>
</code></dt>
<dd>
<div class="desc"></div>
<details class="source">
<summary>
<span>Expand source code</span>
</summary>
<pre><code class="python">def MASKV(v):
    word((0b10111100 &lt;&lt; 8) |  ((v) &amp; 0x01ff))</code></pre>
</details>
</dd>
<dt id="shazzam.macros.vasyl.MOV"><code class="name flex">
<span>def <span class="ident">MOV</span></span>(<span>reg, value)</span>
</code></dt>
<dd>
<div class="desc"></div>
<details class="source">
<summary>
<span>Expand source code</span>
</summary>
<pre><code class="python">def MOV(reg, value):
    if ((reg) &amp; 0xff) &lt; VREG_MAX and (((reg &amp; 0xff00) == VIC_BASE) or ((reg &amp; 0xff00) == 0x0) ):
        if ((reg) &amp; 0xff) &lt; VREG_INT:
            byte([0xc0 | ((reg) &amp; 0x3f), ((value) &amp; 0xff)])
        else:
            byte([0x80 | (((reg) - VREG_INT) &amp; 0x0f), ((value) &amp; 0xff)])
    else:
        raise ValueError(f&#34;MOV: register out of range: {reg:02X}&#34;)</code></pre>
</details>
</dd>
<dt id="shazzam.macros.vasyl.SETA"><code class="name flex">
<span>def <span class="ident">SETA</span></span>(<span>v)</span>
</code></dt>
<dd>
<div class="desc"></div>
<details class="source">
<summary>
<span>Expand source code</span>
</summary>
<pre><code class="python">def SETA(v):
    byte(0b10110010, ((v) &amp; 0xff))</code></pre>
</details>
</dd>
<dt id="shazzam.macros.vasyl.SETB"><code class="name flex">
<span>def <span class="ident">SETB</span></span>(<span>v)</span>
</code></dt>
<dd>
<div class="desc"></div>
<details class="source">
<summary>
<span>Expand source code</span>
</summary>
<pre><code class="python">def SETB(v):
    byte(0b10110011, ((v) &amp; 0xff))</code></pre>
</details>
</dd>
<dt id="shazzam.macros.vasyl.SKIP"><code class="name flex">
<span>def <span class="ident">SKIP</span></span>(<span>)</span>
</code></dt>
<dd>
<div class="desc"></div>
<details class="source">
<summary>
<span>Expand source code</span>
</summary>
<pre><code class="python">def SKIP():
    byte(0b10100110)</code></pre>
</details>
</dd>
<dt id="shazzam.macros.vasyl.VNOP"><code class="name flex">
<span>def <span class="ident">VNOP</span></span>(<span>)</span>
</code></dt>
<dd>
<div class="desc"></div>
<details class="source">
<summary>
<span>Expand source code</span>
</summary>
<pre><code class="python">def VNOP():
    byte(0b10100111)</code></pre>
</details>
</dd>
<dt id="shazzam.macros.vasyl.WAIT"><code class="name flex">
<span>def <span class="ident">WAIT</span></span>(<span>v, h)</span>
</code></dt>
<dd>
<div class="desc"></div>
<details class="source">
<summary>
<span>Expand source code</span>
</summary>
<pre><code class="python">def WAIT(v, h):
    word(((v) &amp; 0x01ff) | (((h) &amp; 0x3f) &lt;&lt; 9))</code></pre>
</details>
</dd>
<dt id="shazzam.macros.vasyl.WAITBAD"><code class="name flex">
<span>def <span class="ident">WAITBAD</span></span>(<span>)</span>
</code></dt>
<dd>
<div class="desc"></div>
<details class="source">
<summary>
<span>Expand source code</span>
</summary>
<pre><code class="python">def WAITBAD():
    byte(0b10100100)</code></pre>
</details>
</dd>
<dt id="shazzam.macros.vasyl.XFER"><code class="name flex">
<span>def <span class="ident">XFER</span></span>(<span>reg, c)</span>
</code></dt>
<dd>
<div class="desc"></div>
<details class="source">
<summary>
<span>Expand source code</span>
</summary>
<pre><code class="python">def XFER(reg, c):
    if ((reg) &amp; 0xff) &lt;= VREG_MAX and ((((reg) &amp; 0xff00) == VIC_BASE) or (((reg) &amp; 0xff00) == 0x0)):
        byte(0b10100101, (((c) &amp; 1) &lt;&lt; 7) | ((reg) &amp; 0xff))
    else:
        raise ValueError(f&#34;XFER: register out of range: {reg:04X}&#34;)</code></pre>
</details>
</dd>
</dl>
</section>
<section>
</section>
</article>
<nav id="sidebar">
<h1>Index</h1>
<div class="toc">
<ul></ul>
</div>
<ul id="index">
<li><h3>Super-module</h3>
<ul>
<li><code><a title="shazzam.macros" href="index.html">shazzam.macros</a></code></li>
</ul>
</li>
<li><h3><a href="#header-functions">Functions</a></h3>
<ul class="two-column">
<li><code><a title="shazzam.macros.vasyl.BADLINE" href="#shazzam.macros.vasyl.BADLINE">BADLINE</a></code></li>
<li><code><a title="shazzam.macros.vasyl.BRA" href="#shazzam.macros.vasyl.BRA">BRA</a></code></li>
<li><code><a title="shazzam.macros.vasyl.DECA" href="#shazzam.macros.vasyl.DECA">DECA</a></code></li>
<li><code><a title="shazzam.macros.vasyl.DECB" href="#shazzam.macros.vasyl.DECB">DECB</a></code></li>
<li><code><a title="shazzam.macros.vasyl.DELAYH" href="#shazzam.macros.vasyl.DELAYH">DELAYH</a></code></li>
<li><code><a title="shazzam.macros.vasyl.DELAYV" href="#shazzam.macros.vasyl.DELAYV">DELAYV</a></code></li>
<li><code><a title="shazzam.macros.vasyl.END" href="#shazzam.macros.vasyl.END">END</a></code></li>
<li><code><a title="shazzam.macros.vasyl.IRQ" href="#shazzam.macros.vasyl.IRQ">IRQ</a></code></li>
<li><code><a title="shazzam.macros.vasyl.MASKH" href="#shazzam.macros.vasyl.MASKH">MASKH</a></code></li>
<li><code><a title="shazzam.macros.vasyl.MASKPH" href="#shazzam.macros.vasyl.MASKPH">MASKPH</a></code></li>
<li><code><a title="shazzam.macros.vasyl.MASKPV" href="#shazzam.macros.vasyl.MASKPV">MASKPV</a></code></li>
<li><code><a title="shazzam.macros.vasyl.MASKV" href="#shazzam.macros.vasyl.MASKV">MASKV</a></code></li>
<li><code><a title="shazzam.macros.vasyl.MOV" href="#shazzam.macros.vasyl.MOV">MOV</a></code></li>
<li><code><a title="shazzam.macros.vasyl.SETA" href="#shazzam.macros.vasyl.SETA">SETA</a></code></li>
<li><code><a title="shazzam.macros.vasyl.SETB" href="#shazzam.macros.vasyl.SETB">SETB</a></code></li>
<li><code><a title="shazzam.macros.vasyl.SKIP" href="#shazzam.macros.vasyl.SKIP">SKIP</a></code></li>
<li><code><a title="shazzam.macros.vasyl.VNOP" href="#shazzam.macros.vasyl.VNOP">VNOP</a></code></li>
<li><code><a title="shazzam.macros.vasyl.WAIT" href="#shazzam.macros.vasyl.WAIT">WAIT</a></code></li>
<li><code><a title="shazzam.macros.vasyl.WAITBAD" href="#shazzam.macros.vasyl.WAITBAD">WAITBAD</a></code></li>
<li><code><a title="shazzam.macros.vasyl.XFER" href="#shazzam.macros.vasyl.XFER">XFER</a></code></li>
</ul>
</li>
</ul>
</nav>
</main>
<footer id="footer">
<p>Generated by <a href="https://pdoc3.github.io/pdoc"><cite>pdoc</cite> 0.9.2</a>.</p>
</footer>
</body>
</html>