*design* DebussyLib (btIdent Verdi_O-2018.09-SP2)
Command arguments:
    +define+verilog
    -f ./sim/filelist_sim.f
        /home/gift/workplace/CourseDigitalIC/homework/ch3/BinToBCD/src/BinToBCD_m1.v
        /home/gift/workplace/CourseDigitalIC/homework/ch3/BinToBCD/src/BinToBCD_m2.v
        /home/gift/workplace/CourseDigitalIC/homework/ch3/BinToBCD/src/top.v
        /home/gift/workplace/CourseDigitalIC/homework/ch3/BinToBCD/sim/tb_BinToBCD.v

Highest level modules:
BinToBCD_m2
tb_BinToBCD

Total	0 error(s),   0 warning(s)
