Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Thu Oct 10 15:43:24 2024
| Host         : nb555 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  4           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (4)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (8)
5. checking no_input_delay (1)
6. checking no_output_delay (16)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (4)
------------------------
 There are 4 register/latch pins with no clock driven by root clock pin: btnl (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (8)
------------------------------------------------
 There are 8 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (16)
--------------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   24          inf        0.000                      0                   24           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            24 Endpoints
Min Delay            24 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 gen[0].johnson/johnson_cnt_reg_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            LED[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.800ns  (logic 4.132ns (46.960%)  route 4.667ns (53.040%))
  Logic Levels:           3  (FDRE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y101         FDRE                         0.000     0.000 r  gen[0].johnson/johnson_cnt_reg_reg[3]/C
    SLICE_X0Y101         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  gen[0].johnson/johnson_cnt_reg_reg[3]/Q
                         net (fo=3, routed)           0.812     1.268    gen[0].johnson/johnson_cnt_reg_reg_n_0_[3]
    SLICE_X0Y101         LUT4 (Prop_lut4_I3_O)        0.124     1.392 r  gen[0].johnson/LED_OBUF[15]_inst_i_1/O
                         net (fo=8, routed)           3.855     5.247    LED_OBUF[2]
    U14                  OBUF (Prop_obuf_I_O)         3.552     8.800 r  LED_OBUF[10]_inst/O
                         net (fo=0)                   0.000     8.800    LED[10]
    U14                                                               r  LED[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gen[0].johnson/johnson_cnt_reg_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            LED[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.676ns  (logic 4.149ns (47.819%)  route 4.527ns (52.181%))
  Logic Levels:           3  (FDRE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y101         FDRE                         0.000     0.000 r  gen[0].johnson/johnson_cnt_reg_reg[3]/C
    SLICE_X0Y101         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  gen[0].johnson/johnson_cnt_reg_reg[3]/Q
                         net (fo=3, routed)           0.812     1.268    gen[0].johnson/johnson_cnt_reg_reg_n_0_[3]
    SLICE_X0Y101         LUT4 (Prop_lut4_I3_O)        0.124     1.392 r  gen[0].johnson/LED_OBUF[15]_inst_i_1/O
                         net (fo=8, routed)           3.715     5.107    LED_OBUF[2]
    V11                  OBUF (Prop_obuf_I_O)         3.569     8.676 r  LED_OBUF[15]_inst/O
                         net (fo=0)                   0.000     8.676    LED[15]
    V11                                                               r  LED[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gen[0].johnson/johnson_cnt_reg_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            LED[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.543ns  (logic 4.370ns (51.152%)  route 4.173ns (48.848%))
  Logic Levels:           3  (FDRE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y101         FDRE                         0.000     0.000 r  gen[0].johnson/johnson_cnt_reg_reg[1]/C
    SLICE_X0Y101         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  gen[0].johnson/johnson_cnt_reg_reg[1]/Q
                         net (fo=4, routed)           0.672     1.128    gen[0].johnson/johnson_cnt_reg_reg_n_0_[1]
    SLICE_X0Y101         LUT3 (Prop_lut3_I0_O)        0.152     1.280 r  gen[0].johnson/LED_OBUF[13]_inst_i_1/O
                         net (fo=4, routed)           3.502     4.781    LED_OBUF[1]
    V14                  OBUF (Prop_obuf_I_O)         3.762     8.543 r  LED_OBUF[13]_inst/O
                         net (fo=0)                   0.000     8.543    LED[13]
    V14                                                               r  LED[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gen[0].johnson/johnson_cnt_reg_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            LED[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.524ns  (logic 4.150ns (48.688%)  route 4.374ns (51.312%))
  Logic Levels:           3  (FDRE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y101         FDRE                         0.000     0.000 r  gen[0].johnson/johnson_cnt_reg_reg[3]/C
    SLICE_X0Y101         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  gen[0].johnson/johnson_cnt_reg_reg[3]/Q
                         net (fo=3, routed)           0.812     1.268    gen[0].johnson/johnson_cnt_reg_reg_n_0_[3]
    SLICE_X0Y101         LUT4 (Prop_lut4_I3_O)        0.124     1.392 r  gen[0].johnson/LED_OBUF[15]_inst_i_1/O
                         net (fo=8, routed)           3.562     4.954    LED_OBUF[2]
    V12                  OBUF (Prop_obuf_I_O)         3.570     8.524 r  LED_OBUF[14]_inst/O
                         net (fo=0)                   0.000     8.524    LED[14]
    V12                                                               r  LED[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gen[0].johnson/johnson_cnt_reg_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            LED[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.300ns  (logic 4.135ns (49.822%)  route 4.165ns (50.178%))
  Logic Levels:           3  (FDRE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y101         FDRE                         0.000     0.000 r  gen[0].johnson/johnson_cnt_reg_reg[3]/C
    SLICE_X0Y101         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  gen[0].johnson/johnson_cnt_reg_reg[3]/Q
                         net (fo=3, routed)           0.812     1.268    gen[0].johnson/johnson_cnt_reg_reg_n_0_[3]
    SLICE_X0Y101         LUT4 (Prop_lut4_I3_O)        0.124     1.392 r  gen[0].johnson/LED_OBUF[15]_inst_i_1/O
                         net (fo=8, routed)           3.353     4.745    LED_OBUF[2]
    U16                  OBUF (Prop_obuf_I_O)         3.555     8.300 r  LED_OBUF[7]_inst/O
                         net (fo=0)                   0.000     8.300    LED[7]
    U16                                                               r  LED[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gen[0].johnson/johnson_cnt_reg_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            LED[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.284ns  (logic 4.358ns (52.602%)  route 3.927ns (47.398%))
  Logic Levels:           3  (FDRE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y101         FDRE                         0.000     0.000 r  gen[0].johnson/johnson_cnt_reg_reg[3]/C
    SLICE_X0Y101         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  gen[0].johnson/johnson_cnt_reg_reg[3]/Q
                         net (fo=3, routed)           0.812     1.268    gen[0].johnson/johnson_cnt_reg_reg_n_0_[3]
    SLICE_X0Y101         LUT4 (Prop_lut4_I2_O)        0.152     1.420 r  gen[0].johnson/LED_OBUF[12]_inst_i_1/O
                         net (fo=4, routed)           3.115     4.535    LED_OBUF[0]
    V16                  OBUF (Prop_obuf_I_O)         3.750     8.284 r  LED_OBUF[8]_inst/O
                         net (fo=0)                   0.000     8.284    LED[8]
    V16                                                               r  LED[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gen[0].johnson/johnson_cnt_reg_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            LED[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.196ns  (logic 4.368ns (53.293%)  route 3.828ns (46.707%))
  Logic Levels:           3  (FDRE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y101         FDRE                         0.000     0.000 r  gen[0].johnson/johnson_cnt_reg_reg[1]/C
    SLICE_X0Y101         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  gen[0].johnson/johnson_cnt_reg_reg[1]/Q
                         net (fo=4, routed)           0.672     1.128    gen[0].johnson/johnson_cnt_reg_reg_n_0_[1]
    SLICE_X0Y101         LUT3 (Prop_lut3_I0_O)        0.152     1.280 r  gen[0].johnson/LED_OBUF[13]_inst_i_1/O
                         net (fo=4, routed)           3.156     4.436    LED_OBUF[1]
    V17                  OBUF (Prop_obuf_I_O)         3.760     8.196 r  LED_OBUF[5]_inst/O
                         net (fo=0)                   0.000     8.196    LED[5]
    V17                                                               r  LED[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gen[0].johnson/johnson_cnt_reg_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            LED[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.157ns  (logic 4.135ns (50.695%)  route 4.022ns (49.305%))
  Logic Levels:           3  (FDRE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y101         FDRE                         0.000     0.000 r  gen[0].johnson/johnson_cnt_reg_reg[3]/C
    SLICE_X0Y101         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  gen[0].johnson/johnson_cnt_reg_reg[3]/Q
                         net (fo=3, routed)           0.812     1.268    gen[0].johnson/johnson_cnt_reg_reg_n_0_[3]
    SLICE_X0Y101         LUT4 (Prop_lut4_I3_O)        0.124     1.392 r  gen[0].johnson/LED_OBUF[15]_inst_i_1/O
                         net (fo=8, routed)           3.210     4.602    LED_OBUF[2]
    U17                  OBUF (Prop_obuf_I_O)         3.555     8.157 r  LED_OBUF[6]_inst/O
                         net (fo=0)                   0.000     8.157    LED[6]
    U17                                                               r  LED[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gen[0].johnson/johnson_cnt_reg_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            LED[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.135ns  (logic 4.362ns (53.617%)  route 3.773ns (46.383%))
  Logic Levels:           3  (FDRE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y101         FDRE                         0.000     0.000 r  gen[0].johnson/johnson_cnt_reg_reg[3]/C
    SLICE_X0Y101         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  gen[0].johnson/johnson_cnt_reg_reg[3]/Q
                         net (fo=3, routed)           0.812     1.268    gen[0].johnson/johnson_cnt_reg_reg_n_0_[3]
    SLICE_X0Y101         LUT4 (Prop_lut4_I2_O)        0.152     1.420 r  gen[0].johnson/LED_OBUF[12]_inst_i_1/O
                         net (fo=4, routed)           2.961     4.381    LED_OBUF[0]
    V15                  OBUF (Prop_obuf_I_O)         3.754     8.135 r  LED_OBUF[12]_inst/O
                         net (fo=0)                   0.000     8.135    LED[12]
    V15                                                               r  LED[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gen[0].johnson/johnson_cnt_reg_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            LED[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.827ns  (logic 4.111ns (52.529%)  route 3.715ns (47.471%))
  Logic Levels:           3  (FDRE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y101         FDRE                         0.000     0.000 r  gen[0].johnson/johnson_cnt_reg_reg[3]/C
    SLICE_X0Y101         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  gen[0].johnson/johnson_cnt_reg_reg[3]/Q
                         net (fo=3, routed)           0.812     1.268    gen[0].johnson/johnson_cnt_reg_reg_n_0_[3]
    SLICE_X0Y101         LUT4 (Prop_lut4_I3_O)        0.124     1.392 r  gen[0].johnson/LED_OBUF[15]_inst_i_1/O
                         net (fo=8, routed)           2.904     4.295    LED_OBUF[2]
    T16                  OBUF (Prop_obuf_I_O)         3.531     7.827 r  LED_OBUF[11]_inst/O
                         net (fo=0)                   0.000     7.827    LED[11]
    T16                                                               r  LED[11] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 gen[0].johnson/johnson_cnt_reg_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            gen[0].johnson/johnson_cnt_reg_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.332ns  (logic 0.141ns (42.419%)  route 0.191ns (57.581%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y101         FDRE                         0.000     0.000 r  gen[0].johnson/johnson_cnt_reg_reg[3]/C
    SLICE_X0Y101         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  gen[0].johnson/johnson_cnt_reg_reg[3]/Q
                         net (fo=3, routed)           0.191     0.332    gen[0].johnson/johnson_cnt_reg_reg_n_0_[3]
    SLICE_X0Y101         FDRE                                         r  gen[0].johnson/johnson_cnt_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gen[0].johnson/johnson_cnt_reg_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            gen[0].johnson/johnson_cnt_reg_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.343ns  (logic 0.141ns (41.078%)  route 0.202ns (58.922%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y101         FDRE                         0.000     0.000 r  gen[0].johnson/johnson_cnt_reg_reg[2]/C
    SLICE_X0Y101         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  gen[0].johnson/johnson_cnt_reg_reg[2]/Q
                         net (fo=4, routed)           0.202     0.343    gen[0].johnson/johnson_cnt_reg_reg_n_0_[2]
    SLICE_X0Y101         FDRE                                         r  gen[0].johnson/johnson_cnt_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gen[0].johnson/johnson_cnt_reg_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            gen[0].johnson/johnson_cnt_reg_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.348ns  (logic 0.141ns (40.552%)  route 0.207ns (59.448%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y101         FDRE                         0.000     0.000 r  gen[0].johnson/johnson_cnt_reg_reg[1]/C
    SLICE_X0Y101         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  gen[0].johnson/johnson_cnt_reg_reg[1]/Q
                         net (fo=4, routed)           0.207     0.348    gen[0].johnson/johnson_cnt_reg_reg_n_0_[1]
    SLICE_X0Y101         FDRE                                         r  gen[0].johnson/johnson_cnt_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gen[0].johnson/johnson_cnt_reg_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            gen[0].johnson/johnson_cnt_reg_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.478ns  (logic 0.186ns (38.935%)  route 0.292ns (61.065%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y101         FDRE                         0.000     0.000 r  gen[0].johnson/johnson_cnt_reg_reg[0]/C
    SLICE_X0Y101         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  gen[0].johnson/johnson_cnt_reg_reg[0]/Q
                         net (fo=4, routed)           0.173     0.314    gen[0].johnson/johnson_cnt_reg_reg_n_0_[0]
    SLICE_X0Y101         LUT1 (Prop_lut1_I0_O)        0.045     0.359 r  gen[0].johnson/johnson_cnt_reg[3]_i_2/O
                         net (fo=1, routed)           0.119     0.478    gen[0].johnson/p_1_out[3]
    SLICE_X0Y101         FDRE                                         r  gen[0].johnson/johnson_cnt_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            gen[0].johnson/johnson_cnt_reg_reg[0]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.621ns  (logic 0.320ns (19.718%)  route 1.301ns (80.282%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  rstn_IBUF_inst/O
                         net (fo=1, routed)           0.840     1.114    gen[0].johnson/rstn_IBUF
    SLICE_X0Y118         LUT1 (Prop_lut1_I0_O)        0.045     1.159 r  gen[0].johnson/johnson_cnt_reg[3]_i_1/O
                         net (fo=4, routed)           0.461     1.621    gen[0].johnson/rst0
    SLICE_X0Y101         FDRE                                         r  gen[0].johnson/johnson_cnt_reg_reg[0]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            gen[0].johnson/johnson_cnt_reg_reg[1]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.621ns  (logic 0.320ns (19.718%)  route 1.301ns (80.282%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  rstn_IBUF_inst/O
                         net (fo=1, routed)           0.840     1.114    gen[0].johnson/rstn_IBUF
    SLICE_X0Y118         LUT1 (Prop_lut1_I0_O)        0.045     1.159 r  gen[0].johnson/johnson_cnt_reg[3]_i_1/O
                         net (fo=4, routed)           0.461     1.621    gen[0].johnson/rst0
    SLICE_X0Y101         FDRE                                         r  gen[0].johnson/johnson_cnt_reg_reg[1]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            gen[0].johnson/johnson_cnt_reg_reg[2]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.621ns  (logic 0.320ns (19.718%)  route 1.301ns (80.282%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  rstn_IBUF_inst/O
                         net (fo=1, routed)           0.840     1.114    gen[0].johnson/rstn_IBUF
    SLICE_X0Y118         LUT1 (Prop_lut1_I0_O)        0.045     1.159 r  gen[0].johnson/johnson_cnt_reg[3]_i_1/O
                         net (fo=4, routed)           0.461     1.621    gen[0].johnson/rst0
    SLICE_X0Y101         FDRE                                         r  gen[0].johnson/johnson_cnt_reg_reg[2]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            gen[0].johnson/johnson_cnt_reg_reg[3]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.621ns  (logic 0.320ns (19.718%)  route 1.301ns (80.282%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  rstn_IBUF_inst/O
                         net (fo=1, routed)           0.840     1.114    gen[0].johnson/rstn_IBUF
    SLICE_X0Y118         LUT1 (Prop_lut1_I0_O)        0.045     1.159 r  gen[0].johnson/johnson_cnt_reg[3]_i_1/O
                         net (fo=4, routed)           0.461     1.621    gen[0].johnson/rst0
    SLICE_X0Y101         FDRE                                         r  gen[0].johnson/johnson_cnt_reg_reg[3]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gen[0].johnson/johnson_cnt_reg_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            LED[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.020ns  (logic 1.487ns (73.636%)  route 0.532ns (26.364%))
  Logic Levels:           3  (FDRE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y101         FDRE                         0.000     0.000 r  gen[0].johnson/johnson_cnt_reg_reg[0]/C
    SLICE_X0Y101         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  gen[0].johnson/johnson_cnt_reg_reg[0]/Q
                         net (fo=4, routed)           0.173     0.314    gen[0].johnson/johnson_cnt_reg_reg_n_0_[0]
    SLICE_X0Y101         LUT3 (Prop_lut3_I1_O)        0.043     0.357 r  gen[0].johnson/LED_OBUF[13]_inst_i_1/O
                         net (fo=4, routed)           0.360     0.716    LED_OBUF[1]
    K15                  OBUF (Prop_obuf_I_O)         1.303     2.020 r  LED_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.020    LED[1]
    K15                                                               r  LED[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gen[0].johnson/johnson_cnt_reg_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            LED[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.148ns  (logic 1.439ns (66.989%)  route 0.709ns (33.011%))
  Logic Levels:           3  (FDRE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y101         FDRE                         0.000     0.000 r  gen[0].johnson/johnson_cnt_reg_reg[1]/C
    SLICE_X0Y101         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  gen[0].johnson/johnson_cnt_reg_reg[1]/Q
                         net (fo=4, routed)           0.181     0.322    gen[0].johnson/johnson_cnt_reg_reg_n_0_[1]
    SLICE_X0Y101         LUT4 (Prop_lut4_I1_O)        0.045     0.367 r  gen[0].johnson/LED_OBUF[15]_inst_i_1/O
                         net (fo=8, routed)           0.528     0.895    LED_OBUF[2]
    J13                  OBUF (Prop_obuf_I_O)         1.253     2.148 r  LED_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.148    LED[2]
    J13                                                               r  LED[2] (OUT)
  -------------------------------------------------------------------    -------------------





