sv xilinx_vip --include "/home/shubham/Xilinx2018.3/Vivado/2018.3/data/xilinx_vip/include" --include "../../../ipstatic/ipshared/a023/hdl" --include "../../../../polar_3_ex.srcs/sources_1/ip/polar_3/drivers/polar_v1_0/src" \
"/home/shubham/Xilinx2018.3/Vivado/2018.3/data/xilinx_vip/hdl/axi4stream_vip_axi4streampc.sv" \
"/home/shubham/Xilinx2018.3/Vivado/2018.3/data/xilinx_vip/hdl/axi_vip_axi4pc.sv" \
"/home/shubham/Xilinx2018.3/Vivado/2018.3/data/xilinx_vip/hdl/xil_common_vip_pkg.sv" \
"/home/shubham/Xilinx2018.3/Vivado/2018.3/data/xilinx_vip/hdl/axi4stream_vip_pkg.sv" \
"/home/shubham/Xilinx2018.3/Vivado/2018.3/data/xilinx_vip/hdl/axi_vip_pkg.sv" \
"/home/shubham/Xilinx2018.3/Vivado/2018.3/data/xilinx_vip/hdl/axi4stream_vip_if.sv" \
"/home/shubham/Xilinx2018.3/Vivado/2018.3/data/xilinx_vip/hdl/axi_vip_if.sv" \
"/home/shubham/Xilinx2018.3/Vivado/2018.3/data/xilinx_vip/hdl/clk_vip_if.sv" \
"/home/shubham/Xilinx2018.3/Vivado/2018.3/data/xilinx_vip/hdl/rst_vip_if.sv" \

verilog ecc_v2_0_12 --include "/home/shubham/Xilinx2018.3/Vivado/2018.3/data/xilinx_vip/include" --include "../../../ipstatic/ipshared/a023/hdl" --include "../../../../polar_3_ex.srcs/sources_1/ip/polar_3/drivers/polar_v1_0/src" \
"../../../ipstatic/ipshared/690a/hdl/ecc_v2_0_vl_rfs.v" \

sv fec_5g_common_v1_1_0 --include "/home/shubham/Xilinx2018.3/Vivado/2018.3/data/xilinx_vip/include" --include "../../../ipstatic/ipshared/a023/hdl" --include "../../../../polar_3_ex.srcs/sources_1/ip/polar_3/drivers/polar_v1_0/src" \
"../../../ipstatic/ipshared/a023/hdl/fec_5g_common_v1_1_rfs.sv" \

sv polar_v1_0_2 --include "/home/shubham/Xilinx2018.3/Vivado/2018.3/data/xilinx_vip/include" --include "../../../ipstatic/ipshared/a023/hdl" --include "../../../../polar_3_ex.srcs/sources_1/ip/polar_3/drivers/polar_v1_0/src" \
"../../../ipstatic/ipshared/2b35/hdl/polar_v1_0_vl_rfs.sv" \

sv xil_defaultlib --include "/home/shubham/Xilinx2018.3/Vivado/2018.3/data/xilinx_vip/include" --include "../../../ipstatic/ipshared/a023/hdl" --include "../../../../polar_3_ex.srcs/sources_1/ip/polar_3/drivers/polar_v1_0/src" \
"../../../../polar_3_ex.srcs/sources_1/ip/polar_3/sim/polar_3.sv" \

verilog xil_defaultlib "glbl.v"

nosort
