+incdir+$ED_PATH/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_150/sim/
 +incdir+$ED_PATH/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_100/sim/
 +incdir+/eda/sim_lib
 +incdir+/eda/sim_lib/synopsys

 $ED_PATH/intel_rtile_cxl_top_cxltyp3_ed/st_dc_fifo_1941/sim/altera_std_synchronizer_nocut.v
 $ED_PATH/intel_rtile_cxl_top_cxltyp3_ed/altera_merlin_traffic_limiter_191/sim/altera_avalon_st_pipeline_base.v
 $ED_PATH/intel_rtile_cxl_top_cxltyp3_ed/altera_merlin_multiplexer_1921/sim/altera_merlin_arbitrator.sv
 $ED_PATH/intel_rtile_cxl_top_cxltyp3_ed/altera_merlin_width_adapter_1920/sim/altera_merlin_burst_uncompressor.sv 

  -f $ED_RTL_PATH/filelist/ip_core_filelist.f
  -f $ED_RTL_PATH/filelist/ed_ip_filelist.f
  -f $ED_RTL_PATH/filelist/ed_filelist.f
  //-f $ED_RTL_PATH/filelist/mem_mdl_filelist.f
  -f $ED_RTL_PATH/filelist/eda_lib.f

