Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2023.1 (lin64) Build 3865809 Sun May  7 15:04:56 MDT 2023
| Date              : Mon Oct  7 11:57:07 2024
| Host              : ug3 running 64-bit Ubuntu 18.04.6 LTS
| Command           : report_timing_summary -max_paths 10 -report_unconstrained -file seeg_zynq_wrapper_timing_summary_routed.rpt -pb seeg_zynq_wrapper_timing_summary_routed.pb -rpx seeg_zynq_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design            : seeg_zynq_wrapper
| Device            : xck26-sfvc784
| Speed File        : -2LV  PRODUCTION 1.30 05-15-2022
| Design State      : Routed
| Temperature Grade : C
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                         Violations  
---------  ----------------  --------------------------------------------------  ----------  
TIMING-2   Critical Warning  Invalid primary clock source pin                    1           
TIMING-4   Critical Warning  Invalid primary clock redefinition on a clock tree  1           
TIMING-14  Critical Warning  LUT on the clock tree                               1           
TIMING-17  Critical Warning  Non-clocked sequential cell                         1000        
CLKC-56    Advisory          MMCME4 with global clock driver has no LOC          1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (3725)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (9380)
5. checking no_input_delay (48)
6. checking no_output_delay (21)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (3725)
---------------------------
 There are 3725 register/latch pins with no clock driven by root clock pin: seeg_zynq_i/seeg_top_0/inst/seeg/ClockDivideByFour/clock_out_pre_buff_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (9380)
---------------------------------------------------
 There are 9380 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (48)
-------------------------------
 There are 48 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (21)
--------------------------------
 There are 21 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.768        0.000                      0                47617        0.009        0.000                      0                47617        2.000        0.000                       0                 15248  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                               Waveform(ns)       Period(ns)      Frequency(MHz)
-----                               ------------       ----------      --------------
clk_pl_0                            {0.000 5.000}      10.000          100.000         
seeg_zynq_i/clk_wiz_0/inst/clk_in1  {0.000 5.000}      10.000          100.000         
  clk_78M_seeg_zynq_clk_wiz_0_0     {0.000 6.410}      12.820          78.002          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                   WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                   -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
seeg_zynq_i/clk_wiz_0/inst/clk_in1                                                                                                                                                    2.000        0.000                       0                     1  
  clk_78M_seeg_zynq_clk_wiz_0_0           0.768        0.000                      0                47617        0.009        0.000                      0                47617        4.910        0.000                       0                 15247  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                     From Clock                     To Clock                     
----------                     ----------                     --------                     
(none)                                                        clk_78M_seeg_zynq_clk_wiz_0_0  
(none)                         clk_78M_seeg_zynq_clk_wiz_0_0  clk_78M_seeg_zynq_clk_wiz_0_0  


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group                     From Clock                     To Clock                     
----------                     ----------                     --------                     
(none)                                                                                       
(none)                         clk_78M_seeg_zynq_clk_wiz_0_0                                 
(none)                                                        clk_78M_seeg_zynq_clk_wiz_0_0  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  seeg_zynq_i/clk_wiz_0/inst/clk_in1
  To Clock:  seeg_zynq_i/clk_wiz_0/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         seeg_zynq_i/clk_wiz_0/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { seeg_zynq_i/clk_wiz_0/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location   Pin
Min Period        n/a     MMCME4_ADV/CLKIN1  n/a            1.071         10.000      8.929      MMCM_X0Y0  seeg_zynq_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKIN1
Max Period        n/a     MMCME4_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCM_X0Y0  seeg_zynq_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME4_ADV/CLKIN1  n/a            3.000         5.000       2.000      MMCM_X0Y0  seeg_zynq_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME4_ADV/CLKIN1  n/a            3.000         5.000       2.000      MMCM_X0Y0  seeg_zynq_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME4_ADV/CLKIN1  n/a            3.000         5.000       2.000      MMCM_X0Y0  seeg_zynq_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME4_ADV/CLKIN1  n/a            3.000         5.000       2.000      MMCM_X0Y0  seeg_zynq_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_78M_seeg_zynq_clk_wiz_0_0
  To Clock:  clk_78M_seeg_zynq_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        0.768ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.009ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.910ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.768ns  (required time - arrival time)
  Source:                 seeg_zynq_i/seeg_top_0/inst/slv_reg0_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_78M_seeg_zynq_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Destination:            seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/stim_train_count_tracker_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_78M_seeg_zynq_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Path Group:             clk_78M_seeg_zynq_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.820ns  (clk_78M_seeg_zynq_clk_wiz_0_0 rise@12.820ns - clk_78M_seeg_zynq_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        13.891ns  (logic 0.860ns (6.191%)  route 13.031ns (93.809%))
  Logic Levels:           6  (LUT2=1 LUT4=1 LUT6=4)
  Clock Path Skew:        1.876ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.380ns = ( 20.200 - 12.820 ) 
    Source Clock Delay      (SCD):    5.062ns
    Clock Pessimism Removal (CPR):    -0.442ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.095ns (routing 0.733ns, distribution 1.362ns)
  Clock Net Delay (Destination): 1.367ns (routing 0.220ns, distribution 1.147ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_78M_seeg_zynq_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y83        BUFG_PS                      0.000     0.000 r  seeg_zynq_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.678     2.678    seeg_zynq_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.575 r  seeg_zynq_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     2.923    seeg_zynq_i/clk_wiz_0/inst/clk_78M_seeg_zynq_clk_wiz_0_0
    BUFGCE_X0Y4          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.967 r  seeg_zynq_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=13548, routed)       2.095     5.062    seeg_zynq_i/seeg_top_0/inst/S_AXI_ACLK
    SLICE_X33Y209        FDRE                                         r  seeg_zynq_i/seeg_top_0/inst/slv_reg0_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y209        FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.116     5.178 r  seeg_zynq_i/seeg_top_0/inst/slv_reg0_reg[6]/Q
                         net (fo=55, routed)          3.213     8.391    seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/stim_infinite_mode_reg_0[3]
    SLICE_X28Y206        LUT2 (Prop_C5LUT_SLICEM_I0_O)
                                                      0.193     8.584 r  seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/stim_infinite_mode_i_3/O
                         net (fo=42, routed)          1.702    10.286    seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/stim_infinite_mode_i_3_n_0
    SLICE_X34Y211        LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.084    10.370 r  seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/stim_delay_tracker[0]_i_6/O
                         net (fo=7, routed)           1.625    11.995    seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/stim_delay_tracker[0]_i_6_n_0
    SLICE_X33Y211        LUT6 (Prop_E6LUT_SLICEL_I5_O)
                                                      0.057    12.052 f  seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/stimulation_state[3]_i_15/O
                         net (fo=6, routed)           1.756    13.809    seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/stimulation_state[3]_i_15_n_0
    SLICE_X32Y208        LUT6 (Prop_A6LUT_SLICEM_I5_O)
                                                      0.138    13.947 r  seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/stimulation_state[3]_i_7/O
                         net (fo=42, routed)          1.719    15.666    seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/stimulation_state[3]_i_7_n_0
    SLICE_X25Y209        LUT6 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.080    15.746 f  seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/stim_train_count_tracker[5]_i_3/O
                         net (fo=1, routed)           1.462    17.208    seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/stim_train_count_tracker[5]_i_3_n_0
    SLICE_X25Y209        LUT4 (Prop_G5LUT_SLICEM_I2_O)
                                                      0.192    17.400 r  seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/stim_train_count_tracker[5]_i_1/O
                         net (fo=1, routed)           1.553    18.953    seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/stim_train_count_tracker[5]_i_1_n_0
    SLICE_X25Y209        FDRE                                         r  seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/stim_train_count_tracker_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_78M_seeg_zynq_clk_wiz_0_0 rise edge)
                                                     12.820    12.820 r  
    BUFG_PS_X0Y83        BUFG_PS                      0.000    12.820 r  seeg_zynq_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.434    15.254    seeg_zynq_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739    15.993 r  seeg_zynq_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307    16.300    seeg_zynq_i/clk_wiz_0/inst/clk_78M_seeg_zynq_clk_wiz_0_0
    BUFGCE_X0Y4          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039    16.339 r  seeg_zynq_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13548, routed)       1.889    18.228    seeg_zynq_i/seeg_top_0/inst/seeg/ClockDivideByTwo/S_AXI_ACLK
    SLICE_X24Y208        LUT6 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.120    18.348 r  seeg_zynq_i/seeg_top_0/inst/seeg/ClockDivideByTwo/CS_i_2__0/O
                         net (fo=1, routed)           0.446    18.794    seeg_zynq_i/seeg_top_0/inst/seeg/ClockDivideByTwo/clk
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039    18.833 r  seeg_zynq_i/seeg_top_0/inst/seeg/ClockDivideByTwo/clk_BUFG_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=1697, routed)        1.367    20.200    seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/clk
    SLICE_X25Y209        FDRE                                         r  seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/stim_train_count_tracker_reg[5]/C
                         clock pessimism             -0.442    19.758    
                         clock uncertainty           -0.081    19.677    
    SLICE_X25Y209        FDRE (Setup_AFF_SLICEM_C_D)
                                                      0.044    19.721    seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/stim_train_count_tracker_reg[5]
  -------------------------------------------------------------------
                         required time                         19.721    
                         arrival time                         -18.953    
  -------------------------------------------------------------------
                         slack                                  0.768    

Slack (MET) :             0.781ns  (required time - arrival time)
  Source:                 seeg_zynq_i/seeg_top_0/inst/slv_reg0_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_78M_seeg_zynq_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Destination:            seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/stim_delay_tracker_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_78M_seeg_zynq_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Path Group:             clk_78M_seeg_zynq_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.820ns  (clk_78M_seeg_zynq_clk_wiz_0_0 rise@12.820ns - clk_78M_seeg_zynq_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        13.887ns  (logic 0.894ns (6.438%)  route 12.993ns (93.562%))
  Logic Levels:           6  (LUT2=1 LUT6=5)
  Clock Path Skew:        1.885ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.389ns = ( 20.209 - 12.820 ) 
    Source Clock Delay      (SCD):    5.062ns
    Clock Pessimism Removal (CPR):    -0.442ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.095ns (routing 0.733ns, distribution 1.362ns)
  Clock Net Delay (Destination): 1.376ns (routing 0.220ns, distribution 1.156ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_78M_seeg_zynq_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y83        BUFG_PS                      0.000     0.000 r  seeg_zynq_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.678     2.678    seeg_zynq_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.575 r  seeg_zynq_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     2.923    seeg_zynq_i/clk_wiz_0/inst/clk_78M_seeg_zynq_clk_wiz_0_0
    BUFGCE_X0Y4          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.967 r  seeg_zynq_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=13548, routed)       2.095     5.062    seeg_zynq_i/seeg_top_0/inst/S_AXI_ACLK
    SLICE_X33Y209        FDRE                                         r  seeg_zynq_i/seeg_top_0/inst/slv_reg0_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y209        FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.116     5.178 r  seeg_zynq_i/seeg_top_0/inst/slv_reg0_reg[6]/Q
                         net (fo=55, routed)          3.213     8.391    seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/stim_infinite_mode_reg_0[3]
    SLICE_X28Y206        LUT2 (Prop_C5LUT_SLICEM_I0_O)
                                                      0.193     8.584 r  seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/stim_infinite_mode_i_3/O
                         net (fo=42, routed)          1.702    10.286    seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/stim_infinite_mode_i_3_n_0
    SLICE_X34Y211        LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.084    10.370 r  seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/stim_delay_tracker[0]_i_6/O
                         net (fo=7, routed)           1.625    11.995    seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/stim_delay_tracker[0]_i_6_n_0
    SLICE_X33Y211        LUT6 (Prop_E6LUT_SLICEL_I5_O)
                                                      0.057    12.052 f  seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/stimulation_state[3]_i_15/O
                         net (fo=6, routed)           1.730    13.782    seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/stimulation_state[3]_i_15_n_0
    SLICE_X32Y208        LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.138    13.920 r  seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/stim_delay_tracker[15]_i_12/O
                         net (fo=10, routed)          1.446    15.366    seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/stim_delay_tracker[15]_i_12_n_0
    SLICE_X25Y211        LUT6 (Prop_B6LUT_SLICEM_I5_O)
                                                      0.225    15.591 f  seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/stim_delay_tracker[1]_i_3/O
                         net (fo=1, routed)           3.208    18.799    seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/stim_delay_tracker[1]_i_3_n_0
    SLICE_X33Y211        LUT6 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.081    18.880 r  seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/stim_delay_tracker[1]_i_1/O
                         net (fo=1, routed)           0.069    18.949    seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/stim_delay_tracker[1]_i_1_n_0
    SLICE_X33Y211        FDRE                                         r  seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/stim_delay_tracker_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_78M_seeg_zynq_clk_wiz_0_0 rise edge)
                                                     12.820    12.820 r  
    BUFG_PS_X0Y83        BUFG_PS                      0.000    12.820 r  seeg_zynq_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.434    15.254    seeg_zynq_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739    15.993 r  seeg_zynq_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307    16.300    seeg_zynq_i/clk_wiz_0/inst/clk_78M_seeg_zynq_clk_wiz_0_0
    BUFGCE_X0Y4          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039    16.339 r  seeg_zynq_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13548, routed)       1.889    18.228    seeg_zynq_i/seeg_top_0/inst/seeg/ClockDivideByTwo/S_AXI_ACLK
    SLICE_X24Y208        LUT6 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.120    18.348 r  seeg_zynq_i/seeg_top_0/inst/seeg/ClockDivideByTwo/CS_i_2__0/O
                         net (fo=1, routed)           0.446    18.794    seeg_zynq_i/seeg_top_0/inst/seeg/ClockDivideByTwo/clk
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039    18.833 r  seeg_zynq_i/seeg_top_0/inst/seeg/ClockDivideByTwo/clk_BUFG_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=1697, routed)        1.376    20.209    seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/clk
    SLICE_X33Y211        FDRE                                         r  seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/stim_delay_tracker_reg[1]/C
                         clock pessimism             -0.442    19.767    
                         clock uncertainty           -0.081    19.686    
    SLICE_X33Y211        FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.044    19.730    seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/stim_delay_tracker_reg[1]
  -------------------------------------------------------------------
                         required time                         19.730    
                         arrival time                         -18.949    
  -------------------------------------------------------------------
                         slack                                  0.781    

Slack (MET) :             1.139ns  (required time - arrival time)
  Source:                 seeg_zynq_i/seeg_top_0/inst/slv_reg0_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_78M_seeg_zynq_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Destination:            seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/stim_delay_tracker_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_78M_seeg_zynq_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Path Group:             clk_78M_seeg_zynq_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.820ns  (clk_78M_seeg_zynq_clk_wiz_0_0 rise@12.820ns - clk_78M_seeg_zynq_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        13.538ns  (logic 1.039ns (7.675%)  route 12.499ns (92.325%))
  Logic Levels:           6  (LUT2=1 LUT6=5)
  Clock Path Skew:        1.895ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.399ns = ( 20.219 - 12.820 ) 
    Source Clock Delay      (SCD):    5.062ns
    Clock Pessimism Removal (CPR):    -0.442ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.095ns (routing 0.733ns, distribution 1.362ns)
  Clock Net Delay (Destination): 1.386ns (routing 0.220ns, distribution 1.166ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_78M_seeg_zynq_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y83        BUFG_PS                      0.000     0.000 r  seeg_zynq_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.678     2.678    seeg_zynq_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.575 r  seeg_zynq_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     2.923    seeg_zynq_i/clk_wiz_0/inst/clk_78M_seeg_zynq_clk_wiz_0_0
    BUFGCE_X0Y4          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.967 r  seeg_zynq_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=13548, routed)       2.095     5.062    seeg_zynq_i/seeg_top_0/inst/S_AXI_ACLK
    SLICE_X33Y209        FDRE                                         r  seeg_zynq_i/seeg_top_0/inst/slv_reg0_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y209        FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.116     5.178 r  seeg_zynq_i/seeg_top_0/inst/slv_reg0_reg[6]/Q
                         net (fo=55, routed)          3.213     8.391    seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/stim_infinite_mode_reg_0[3]
    SLICE_X28Y206        LUT2 (Prop_C5LUT_SLICEM_I0_O)
                                                      0.193     8.584 r  seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/stim_infinite_mode_i_3/O
                         net (fo=42, routed)          1.702    10.286    seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/stim_infinite_mode_i_3_n_0
    SLICE_X34Y211        LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.084    10.370 f  seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/stim_delay_tracker[0]_i_6/O
                         net (fo=7, routed)           1.625    11.995    seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/stim_delay_tracker[0]_i_6_n_0
    SLICE_X33Y211        LUT6 (Prop_E6LUT_SLICEL_I5_O)
                                                      0.057    12.052 r  seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/stimulation_state[3]_i_15/O
                         net (fo=6, routed)           1.730    13.782    seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/stimulation_state[3]_i_15_n_0
    SLICE_X32Y208        LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.138    13.920 f  seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/stim_delay_tracker[15]_i_12/O
                         net (fo=10, routed)          1.494    15.414    seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/stim_delay_tracker[15]_i_12_n_0
    SLICE_X25Y211        LUT6 (Prop_A6LUT_SLICEM_I5_O)
                                                      0.226    15.640 r  seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/stim_delay_tracker[4]_i_5/O
                         net (fo=1, routed)           2.654    18.294    seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/stim_delay_tracker[4]_i_5_n_0
    SLICE_X35Y208        LUT6 (Prop_B6LUT_SLICEM_I5_O)
                                                      0.225    18.519 r  seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/stim_delay_tracker[4]_i_1/O
                         net (fo=1, routed)           0.081    18.600    seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/stim_delay_tracker[4]_i_1_n_0
    SLICE_X35Y208        FDRE                                         r  seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/stim_delay_tracker_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_78M_seeg_zynq_clk_wiz_0_0 rise edge)
                                                     12.820    12.820 r  
    BUFG_PS_X0Y83        BUFG_PS                      0.000    12.820 r  seeg_zynq_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.434    15.254    seeg_zynq_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739    15.993 r  seeg_zynq_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307    16.300    seeg_zynq_i/clk_wiz_0/inst/clk_78M_seeg_zynq_clk_wiz_0_0
    BUFGCE_X0Y4          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039    16.339 r  seeg_zynq_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13548, routed)       1.889    18.228    seeg_zynq_i/seeg_top_0/inst/seeg/ClockDivideByTwo/S_AXI_ACLK
    SLICE_X24Y208        LUT6 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.120    18.348 r  seeg_zynq_i/seeg_top_0/inst/seeg/ClockDivideByTwo/CS_i_2__0/O
                         net (fo=1, routed)           0.446    18.794    seeg_zynq_i/seeg_top_0/inst/seeg/ClockDivideByTwo/clk
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039    18.833 r  seeg_zynq_i/seeg_top_0/inst/seeg/ClockDivideByTwo/clk_BUFG_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=1697, routed)        1.386    20.219    seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/clk
    SLICE_X35Y208        FDRE                                         r  seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/stim_delay_tracker_reg[4]/C
                         clock pessimism             -0.442    19.777    
                         clock uncertainty           -0.081    19.696    
    SLICE_X35Y208        FDRE (Setup_BFF_SLICEM_C_D)
                                                      0.043    19.739    seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/stim_delay_tracker_reg[4]
  -------------------------------------------------------------------
                         required time                         19.739    
                         arrival time                         -18.600    
  -------------------------------------------------------------------
                         slack                                  1.139    

Slack (MET) :             1.275ns  (required time - arrival time)
  Source:                 seeg_zynq_i/seeg_top_0/inst/slv_reg0_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_78M_seeg_zynq_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Destination:            seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/stim_delay_tracker_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_78M_seeg_zynq_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Path Group:             clk_78M_seeg_zynq_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.820ns  (clk_78M_seeg_zynq_clk_wiz_0_0 rise@12.820ns - clk_78M_seeg_zynq_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        13.399ns  (logic 1.045ns (7.799%)  route 12.354ns (92.201%))
  Logic Levels:           6  (LUT2=2 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        1.892ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.396ns = ( 20.216 - 12.820 ) 
    Source Clock Delay      (SCD):    5.062ns
    Clock Pessimism Removal (CPR):    -0.442ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.095ns (routing 0.733ns, distribution 1.362ns)
  Clock Net Delay (Destination): 1.383ns (routing 0.220ns, distribution 1.163ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_78M_seeg_zynq_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y83        BUFG_PS                      0.000     0.000 r  seeg_zynq_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.678     2.678    seeg_zynq_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.575 r  seeg_zynq_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     2.923    seeg_zynq_i/clk_wiz_0/inst/clk_78M_seeg_zynq_clk_wiz_0_0
    BUFGCE_X0Y4          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.967 r  seeg_zynq_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=13548, routed)       2.095     5.062    seeg_zynq_i/seeg_top_0/inst/S_AXI_ACLK
    SLICE_X33Y209        FDRE                                         r  seeg_zynq_i/seeg_top_0/inst/slv_reg0_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y209        FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.116     5.178 r  seeg_zynq_i/seeg_top_0/inst/slv_reg0_reg[6]/Q
                         net (fo=55, routed)          3.213     8.391    seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/stim_infinite_mode_reg_0[3]
    SLICE_X28Y206        LUT2 (Prop_C5LUT_SLICEM_I0_O)
                                                      0.193     8.584 r  seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/stim_infinite_mode_i_3/O
                         net (fo=42, routed)          1.651    10.235    seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/stim_infinite_mode_i_3_n_0
    SLICE_X33Y211        LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.056    10.291 r  seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/stim_delay_tracker[1]_i_6/O
                         net (fo=5, routed)           2.167    12.459    seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/stim_delay_tracker[1]_i_6_n_0
    SLICE_X34Y210        LUT5 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.080    12.539 r  seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/stim_delay_tracker[11]_i_7/O
                         net (fo=4, routed)           1.769    14.308    seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/stim_delay_tracker[11]_i_7_n_0
    SLICE_X33Y206        LUT2 (Prop_E5LUT_SLICEL_I1_O)
                                                      0.222    14.530 r  seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/stim_delay_tracker[7]_i_4/O
                         net (fo=4, routed)           1.541    16.071    seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/stim_delay_tracker[7]_i_4_n_0
    SLICE_X33Y206        LUT4 (Prop_C5LUT_SLICEL_I3_O)
                                                      0.190    16.261 f  seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/stim_delay_tracker[9]_i_3/O
                         net (fo=1, routed)           1.931    18.192    seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/stim_delay_tracker[9]_i_3_n_0
    SLICE_X31Y207        LUT6 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.188    18.380 r  seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/stim_delay_tracker[9]_i_1/O
                         net (fo=1, routed)           0.081    18.461    seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/stim_delay_tracker[9]_i_1_n_0
    SLICE_X31Y207        FDRE                                         r  seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/stim_delay_tracker_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_78M_seeg_zynq_clk_wiz_0_0 rise edge)
                                                     12.820    12.820 r  
    BUFG_PS_X0Y83        BUFG_PS                      0.000    12.820 r  seeg_zynq_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.434    15.254    seeg_zynq_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739    15.993 r  seeg_zynq_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307    16.300    seeg_zynq_i/clk_wiz_0/inst/clk_78M_seeg_zynq_clk_wiz_0_0
    BUFGCE_X0Y4          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039    16.339 r  seeg_zynq_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13548, routed)       1.889    18.228    seeg_zynq_i/seeg_top_0/inst/seeg/ClockDivideByTwo/S_AXI_ACLK
    SLICE_X24Y208        LUT6 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.120    18.348 r  seeg_zynq_i/seeg_top_0/inst/seeg/ClockDivideByTwo/CS_i_2__0/O
                         net (fo=1, routed)           0.446    18.794    seeg_zynq_i/seeg_top_0/inst/seeg/ClockDivideByTwo/clk
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039    18.833 r  seeg_zynq_i/seeg_top_0/inst/seeg/ClockDivideByTwo/clk_BUFG_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=1697, routed)        1.383    20.216    seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/clk
    SLICE_X31Y207        FDRE                                         r  seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/stim_delay_tracker_reg[9]/C
                         clock pessimism             -0.442    19.774    
                         clock uncertainty           -0.081    19.693    
    SLICE_X31Y207        FDRE (Setup_BFF_SLICEM_C_D)
                                                      0.043    19.736    seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/stim_delay_tracker_reg[9]
  -------------------------------------------------------------------
                         required time                         19.736    
                         arrival time                         -18.461    
  -------------------------------------------------------------------
                         slack                                  1.275    

Slack (MET) :             1.325ns  (required time - arrival time)
  Source:                 seeg_zynq_i/proc_sys_reset_78M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_78M_seeg_zynq_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Destination:            seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/stim_delay_tracker_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_78M_seeg_zynq_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Path Group:             clk_78M_seeg_zynq_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.820ns  (clk_78M_seeg_zynq_clk_wiz_0_0 rise@12.820ns - clk_78M_seeg_zynq_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        13.127ns  (logic 0.486ns (3.702%)  route 12.641ns (96.298%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        1.670ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.405ns = ( 20.225 - 12.820 ) 
    Source Clock Delay      (SCD):    5.248ns
    Clock Pessimism Removal (CPR):    -0.487ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.281ns (routing 0.733ns, distribution 1.548ns)
  Clock Net Delay (Destination): 1.392ns (routing 0.220ns, distribution 1.172ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_78M_seeg_zynq_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y83        BUFG_PS                      0.000     0.000 r  seeg_zynq_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.678     2.678    seeg_zynq_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.575 r  seeg_zynq_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     2.923    seeg_zynq_i/clk_wiz_0/inst/clk_78M_seeg_zynq_clk_wiz_0_0
    BUFGCE_X0Y4          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.967 r  seeg_zynq_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=13548, routed)       2.281     5.248    seeg_zynq_i/proc_sys_reset_78M/U0/slowest_sync_clk
    SLICE_X16Y124        FDRE                                         r  seeg_zynq_i/proc_sys_reset_78M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y124        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.114     5.362 f  seeg_zynq_i/proc_sys_reset_78M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/Q
                         net (fo=183, routed)         5.560    10.922    seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/peripheral_aresetn[0]_bufg_place_replica
    SLICE_X26Y212        LUT5 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.150    11.072 f  seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/stim_train_count_tracker[3]_i_2/O
                         net (fo=4, routed)           2.191    13.264    seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/stim_train_count_tracker[3]_i_2_n_0
    SLICE_X25Y207        LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.060    13.324 r  seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/stim_bipulses_per_train_count_tracker[7]_i_3/O
                         net (fo=28, routed)          2.383    15.706    seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/stim_bipulses_per_train_count_tracker[7]_i_3_n_0
    SLICE_X32Y206        LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.082    15.788 r  seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/stim_delay_tracker[14]_i_5/O
                         net (fo=1, routed)           2.411    18.199    seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/stim_delay_tracker[14]_i_5_n_0
    SLICE_X32Y206        LUT6 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.080    18.279 r  seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/stim_delay_tracker[14]_i_1/O
                         net (fo=1, routed)           0.096    18.375    seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/stim_delay_tracker[14]_i_1_n_0
    SLICE_X32Y206        FDRE                                         r  seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/stim_delay_tracker_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_78M_seeg_zynq_clk_wiz_0_0 rise edge)
                                                     12.820    12.820 r  
    BUFG_PS_X0Y83        BUFG_PS                      0.000    12.820 r  seeg_zynq_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.434    15.254    seeg_zynq_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739    15.993 r  seeg_zynq_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307    16.300    seeg_zynq_i/clk_wiz_0/inst/clk_78M_seeg_zynq_clk_wiz_0_0
    BUFGCE_X0Y4          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039    16.339 r  seeg_zynq_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13548, routed)       1.889    18.228    seeg_zynq_i/seeg_top_0/inst/seeg/ClockDivideByTwo/S_AXI_ACLK
    SLICE_X24Y208        LUT6 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.120    18.348 r  seeg_zynq_i/seeg_top_0/inst/seeg/ClockDivideByTwo/CS_i_2__0/O
                         net (fo=1, routed)           0.446    18.794    seeg_zynq_i/seeg_top_0/inst/seeg/ClockDivideByTwo/clk
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039    18.833 r  seeg_zynq_i/seeg_top_0/inst/seeg/ClockDivideByTwo/clk_BUFG_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=1697, routed)        1.392    20.225    seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/clk
    SLICE_X32Y206        FDRE                                         r  seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/stim_delay_tracker_reg[14]/C
                         clock pessimism             -0.487    19.738    
                         clock uncertainty           -0.081    19.657    
    SLICE_X32Y206        FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.043    19.700    seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/stim_delay_tracker_reg[14]
  -------------------------------------------------------------------
                         required time                         19.700    
                         arrival time                         -18.375    
  -------------------------------------------------------------------
                         slack                                  1.325    

Slack (MET) :             1.341ns  (required time - arrival time)
  Source:                 seeg_zynq_i/seeg_top_0/inst/slv_reg0_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_78M_seeg_zynq_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Destination:            seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/stim_train_count_tracker_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_78M_seeg_zynq_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Path Group:             clk_78M_seeg_zynq_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.820ns  (clk_78M_seeg_zynq_clk_wiz_0_0 rise@12.820ns - clk_78M_seeg_zynq_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        13.321ns  (logic 0.822ns (6.171%)  route 12.499ns (93.829%))
  Logic Levels:           6  (LUT2=1 LUT5=1 LUT6=4)
  Clock Path Skew:        1.879ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.383ns = ( 20.203 - 12.820 ) 
    Source Clock Delay      (SCD):    5.062ns
    Clock Pessimism Removal (CPR):    -0.442ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.095ns (routing 0.733ns, distribution 1.362ns)
  Clock Net Delay (Destination): 1.370ns (routing 0.220ns, distribution 1.150ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_78M_seeg_zynq_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y83        BUFG_PS                      0.000     0.000 r  seeg_zynq_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.678     2.678    seeg_zynq_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.575 r  seeg_zynq_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     2.923    seeg_zynq_i/clk_wiz_0/inst/clk_78M_seeg_zynq_clk_wiz_0_0
    BUFGCE_X0Y4          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.967 r  seeg_zynq_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=13548, routed)       2.095     5.062    seeg_zynq_i/seeg_top_0/inst/S_AXI_ACLK
    SLICE_X33Y209        FDRE                                         r  seeg_zynq_i/seeg_top_0/inst/slv_reg0_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y209        FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.116     5.178 r  seeg_zynq_i/seeg_top_0/inst/slv_reg0_reg[6]/Q
                         net (fo=55, routed)          3.213     8.391    seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/stim_infinite_mode_reg_0[3]
    SLICE_X28Y206        LUT2 (Prop_C5LUT_SLICEM_I0_O)
                                                      0.193     8.584 r  seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/stim_infinite_mode_i_3/O
                         net (fo=42, routed)          1.702    10.286    seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/stim_infinite_mode_i_3_n_0
    SLICE_X34Y211        LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.084    10.370 r  seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/stim_delay_tracker[0]_i_6/O
                         net (fo=7, routed)           1.625    11.995    seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/stim_delay_tracker[0]_i_6_n_0
    SLICE_X33Y211        LUT6 (Prop_E6LUT_SLICEL_I5_O)
                                                      0.057    12.052 f  seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/stimulation_state[3]_i_15/O
                         net (fo=6, routed)           1.756    13.809    seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/stimulation_state[3]_i_15_n_0
    SLICE_X32Y208        LUT6 (Prop_A6LUT_SLICEM_I5_O)
                                                      0.138    13.947 r  seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/stimulation_state[3]_i_7/O
                         net (fo=42, routed)          2.545    16.492    seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/stimulation_state[3]_i_7_n_0
    SLICE_X25Y212        LUT5 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.154    16.646 r  seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/stim_train_count_tracker[6]_i_2/O
                         net (fo=1, routed)           1.562    18.208    seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/stim_train_count_tracker[6]_i_2_n_0
    SLICE_X25Y212        LUT6 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.080    18.288 r  seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/stim_train_count_tracker[6]_i_1/O
                         net (fo=1, routed)           0.095    18.383    seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/stim_train_count_tracker[6]_i_1_n_0
    SLICE_X25Y212        FDRE                                         r  seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/stim_train_count_tracker_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_78M_seeg_zynq_clk_wiz_0_0 rise edge)
                                                     12.820    12.820 r  
    BUFG_PS_X0Y83        BUFG_PS                      0.000    12.820 r  seeg_zynq_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.434    15.254    seeg_zynq_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739    15.993 r  seeg_zynq_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307    16.300    seeg_zynq_i/clk_wiz_0/inst/clk_78M_seeg_zynq_clk_wiz_0_0
    BUFGCE_X0Y4          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039    16.339 r  seeg_zynq_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13548, routed)       1.889    18.228    seeg_zynq_i/seeg_top_0/inst/seeg/ClockDivideByTwo/S_AXI_ACLK
    SLICE_X24Y208        LUT6 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.120    18.348 r  seeg_zynq_i/seeg_top_0/inst/seeg/ClockDivideByTwo/CS_i_2__0/O
                         net (fo=1, routed)           0.446    18.794    seeg_zynq_i/seeg_top_0/inst/seeg/ClockDivideByTwo/clk
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039    18.833 r  seeg_zynq_i/seeg_top_0/inst/seeg/ClockDivideByTwo/clk_BUFG_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=1697, routed)        1.370    20.203    seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/clk
    SLICE_X25Y212        FDRE                                         r  seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/stim_train_count_tracker_reg[6]/C
                         clock pessimism             -0.442    19.761    
                         clock uncertainty           -0.081    19.680    
    SLICE_X25Y212        FDRE (Setup_CFF_SLICEM_C_D)
                                                      0.043    19.723    seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/stim_train_count_tracker_reg[6]
  -------------------------------------------------------------------
                         required time                         19.723    
                         arrival time                         -18.383    
  -------------------------------------------------------------------
                         slack                                  1.341    

Slack (MET) :             1.404ns  (required time - arrival time)
  Source:                 seeg_zynq_i/seeg_top_0/inst/slv_reg0_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_78M_seeg_zynq_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Destination:            seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/stim_train_count_tracker_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_78M_seeg_zynq_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Path Group:             clk_78M_seeg_zynq_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.820ns  (clk_78M_seeg_zynq_clk_wiz_0_0 rise@12.820ns - clk_78M_seeg_zynq_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        13.270ns  (logic 0.795ns (5.991%)  route 12.475ns (94.009%))
  Logic Levels:           6  (LUT2=1 LUT6=5)
  Clock Path Skew:        1.892ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.396ns = ( 20.216 - 12.820 ) 
    Source Clock Delay      (SCD):    5.062ns
    Clock Pessimism Removal (CPR):    -0.442ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.095ns (routing 0.733ns, distribution 1.362ns)
  Clock Net Delay (Destination): 1.383ns (routing 0.220ns, distribution 1.163ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_78M_seeg_zynq_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y83        BUFG_PS                      0.000     0.000 r  seeg_zynq_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.678     2.678    seeg_zynq_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.575 r  seeg_zynq_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     2.923    seeg_zynq_i/clk_wiz_0/inst/clk_78M_seeg_zynq_clk_wiz_0_0
    BUFGCE_X0Y4          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.967 r  seeg_zynq_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=13548, routed)       2.095     5.062    seeg_zynq_i/seeg_top_0/inst/S_AXI_ACLK
    SLICE_X33Y209        FDRE                                         r  seeg_zynq_i/seeg_top_0/inst/slv_reg0_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y209        FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.116     5.178 r  seeg_zynq_i/seeg_top_0/inst/slv_reg0_reg[6]/Q
                         net (fo=55, routed)          3.213     8.391    seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/stim_infinite_mode_reg_0[3]
    SLICE_X28Y206        LUT2 (Prop_C5LUT_SLICEM_I0_O)
                                                      0.193     8.584 r  seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/stim_infinite_mode_i_3/O
                         net (fo=42, routed)          1.702    10.286    seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/stim_infinite_mode_i_3_n_0
    SLICE_X34Y211        LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.084    10.370 f  seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/stim_delay_tracker[0]_i_6/O
                         net (fo=7, routed)           1.625    11.995    seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/stim_delay_tracker[0]_i_6_n_0
    SLICE_X33Y211        LUT6 (Prop_E6LUT_SLICEL_I5_O)
                                                      0.057    12.052 r  seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/stimulation_state[3]_i_15/O
                         net (fo=6, routed)           1.756    13.809    seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/stimulation_state[3]_i_15_n_0
    SLICE_X32Y208        LUT6 (Prop_A6LUT_SLICEM_I5_O)
                                                      0.138    13.947 f  seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/stimulation_state[3]_i_7/O
                         net (fo=42, routed)          1.988    15.935    seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/stimulation_state[3]_i_7_n_0
    SLICE_X27Y209        LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.058    15.993 f  seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/stim_train_count_tracker[2]_i_5/O
                         net (fo=1, routed)           2.095    18.088    seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/stim_train_count_tracker[2]_i_5_n_0
    SLICE_X28Y209        LUT6 (Prop_C6LUT_SLICEM_I5_O)
                                                      0.149    18.237 r  seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/stim_train_count_tracker[2]_i_1/O
                         net (fo=1, routed)           0.095    18.332    seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/stim_train_count_tracker[2]_i_1_n_0
    SLICE_X28Y209        FDRE                                         r  seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/stim_train_count_tracker_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_78M_seeg_zynq_clk_wiz_0_0 rise edge)
                                                     12.820    12.820 r  
    BUFG_PS_X0Y83        BUFG_PS                      0.000    12.820 r  seeg_zynq_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.434    15.254    seeg_zynq_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739    15.993 r  seeg_zynq_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307    16.300    seeg_zynq_i/clk_wiz_0/inst/clk_78M_seeg_zynq_clk_wiz_0_0
    BUFGCE_X0Y4          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039    16.339 r  seeg_zynq_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13548, routed)       1.889    18.228    seeg_zynq_i/seeg_top_0/inst/seeg/ClockDivideByTwo/S_AXI_ACLK
    SLICE_X24Y208        LUT6 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.120    18.348 r  seeg_zynq_i/seeg_top_0/inst/seeg/ClockDivideByTwo/CS_i_2__0/O
                         net (fo=1, routed)           0.446    18.794    seeg_zynq_i/seeg_top_0/inst/seeg/ClockDivideByTwo/clk
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039    18.833 r  seeg_zynq_i/seeg_top_0/inst/seeg/ClockDivideByTwo/clk_BUFG_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=1697, routed)        1.383    20.216    seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/clk
    SLICE_X28Y209        FDRE                                         r  seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/stim_train_count_tracker_reg[2]/C
                         clock pessimism             -0.442    19.774    
                         clock uncertainty           -0.081    19.693    
    SLICE_X28Y209        FDRE (Setup_CFF_SLICEM_C_D)
                                                      0.043    19.736    seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/stim_train_count_tracker_reg[2]
  -------------------------------------------------------------------
                         required time                         19.736    
                         arrival time                         -18.332    
  -------------------------------------------------------------------
                         slack                                  1.404    

Slack (MET) :             1.433ns  (required time - arrival time)
  Source:                 seeg_zynq_i/seeg_top_0/inst/slv_reg0_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_78M_seeg_zynq_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Destination:            seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/stim_delay_tracker_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_78M_seeg_zynq_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Path Group:             clk_78M_seeg_zynq_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.820ns  (clk_78M_seeg_zynq_clk_wiz_0_0 rise@12.820ns - clk_78M_seeg_zynq_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        13.243ns  (logic 0.807ns (6.094%)  route 12.436ns (93.906%))
  Logic Levels:           6  (LUT2=1 LUT6=5)
  Clock Path Skew:        1.893ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.397ns = ( 20.217 - 12.820 ) 
    Source Clock Delay      (SCD):    5.062ns
    Clock Pessimism Removal (CPR):    -0.442ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.095ns (routing 0.733ns, distribution 1.362ns)
  Clock Net Delay (Destination): 1.384ns (routing 0.220ns, distribution 1.164ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_78M_seeg_zynq_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y83        BUFG_PS                      0.000     0.000 r  seeg_zynq_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.678     2.678    seeg_zynq_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.575 r  seeg_zynq_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     2.923    seeg_zynq_i/clk_wiz_0/inst/clk_78M_seeg_zynq_clk_wiz_0_0
    BUFGCE_X0Y4          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.967 r  seeg_zynq_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=13548, routed)       2.095     5.062    seeg_zynq_i/seeg_top_0/inst/S_AXI_ACLK
    SLICE_X33Y209        FDRE                                         r  seeg_zynq_i/seeg_top_0/inst/slv_reg0_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y209        FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.116     5.178 r  seeg_zynq_i/seeg_top_0/inst/slv_reg0_reg[6]/Q
                         net (fo=55, routed)          3.213     8.391    seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/stim_infinite_mode_reg_0[3]
    SLICE_X28Y206        LUT2 (Prop_C5LUT_SLICEM_I0_O)
                                                      0.193     8.584 r  seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/stim_infinite_mode_i_3/O
                         net (fo=42, routed)          1.702    10.286    seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/stim_infinite_mode_i_3_n_0
    SLICE_X34Y211        LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.084    10.370 r  seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/stim_delay_tracker[0]_i_6/O
                         net (fo=7, routed)           1.625    11.995    seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/stim_delay_tracker[0]_i_6_n_0
    SLICE_X33Y211        LUT6 (Prop_E6LUT_SLICEL_I5_O)
                                                      0.057    12.052 f  seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/stimulation_state[3]_i_15/O
                         net (fo=6, routed)           1.730    13.782    seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/stimulation_state[3]_i_15_n_0
    SLICE_X32Y208        LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.138    13.920 r  seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/stim_delay_tracker[15]_i_12/O
                         net (fo=10, routed)          1.598    15.518    seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/stim_delay_tracker[15]_i_12_n_0
    SLICE_X26Y209        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.082    15.600 f  seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/stim_delay_tracker[2]_i_2/O
                         net (fo=1, routed)           2.487    18.087    seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/stim_delay_tracker[2]_i_2_n_0
    SLICE_X34Y209        LUT6 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.137    18.224 r  seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/stim_delay_tracker[2]_i_1/O
                         net (fo=1, routed)           0.081    18.305    seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/stim_delay_tracker[2]_i_1_n_0
    SLICE_X34Y209        FDRE                                         r  seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/stim_delay_tracker_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_78M_seeg_zynq_clk_wiz_0_0 rise edge)
                                                     12.820    12.820 r  
    BUFG_PS_X0Y83        BUFG_PS                      0.000    12.820 r  seeg_zynq_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.434    15.254    seeg_zynq_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739    15.993 r  seeg_zynq_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307    16.300    seeg_zynq_i/clk_wiz_0/inst/clk_78M_seeg_zynq_clk_wiz_0_0
    BUFGCE_X0Y4          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039    16.339 r  seeg_zynq_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13548, routed)       1.889    18.228    seeg_zynq_i/seeg_top_0/inst/seeg/ClockDivideByTwo/S_AXI_ACLK
    SLICE_X24Y208        LUT6 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.120    18.348 r  seeg_zynq_i/seeg_top_0/inst/seeg/ClockDivideByTwo/CS_i_2__0/O
                         net (fo=1, routed)           0.446    18.794    seeg_zynq_i/seeg_top_0/inst/seeg/ClockDivideByTwo/clk
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039    18.833 r  seeg_zynq_i/seeg_top_0/inst/seeg/ClockDivideByTwo/clk_BUFG_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=1697, routed)        1.384    20.217    seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/clk
    SLICE_X34Y209        FDRE                                         r  seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/stim_delay_tracker_reg[2]/C
                         clock pessimism             -0.442    19.775    
                         clock uncertainty           -0.081    19.694    
    SLICE_X34Y209        FDRE (Setup_BFF_SLICEM_C_D)
                                                      0.043    19.737    seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/stim_delay_tracker_reg[2]
  -------------------------------------------------------------------
                         required time                         19.737    
                         arrival time                         -18.305    
  -------------------------------------------------------------------
                         slack                                  1.433    

Slack (MET) :             1.466ns  (required time - arrival time)
  Source:                 seeg_zynq_i/seeg_top_0/inst/slv_reg0_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_78M_seeg_zynq_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Destination:            seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/stim_delay_tracker_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_78M_seeg_zynq_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Path Group:             clk_78M_seeg_zynq_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.820ns  (clk_78M_seeg_zynq_clk_wiz_0_0 rise@12.820ns - clk_78M_seeg_zynq_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        13.207ns  (logic 0.835ns (6.323%)  route 12.372ns (93.677%))
  Logic Levels:           6  (LUT2=1 LUT6=5)
  Clock Path Skew:        1.889ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.393ns = ( 20.213 - 12.820 ) 
    Source Clock Delay      (SCD):    5.062ns
    Clock Pessimism Removal (CPR):    -0.442ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.095ns (routing 0.733ns, distribution 1.362ns)
  Clock Net Delay (Destination): 1.380ns (routing 0.220ns, distribution 1.160ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_78M_seeg_zynq_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y83        BUFG_PS                      0.000     0.000 r  seeg_zynq_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.678     2.678    seeg_zynq_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.575 r  seeg_zynq_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     2.923    seeg_zynq_i/clk_wiz_0/inst/clk_78M_seeg_zynq_clk_wiz_0_0
    BUFGCE_X0Y4          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.967 r  seeg_zynq_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=13548, routed)       2.095     5.062    seeg_zynq_i/seeg_top_0/inst/S_AXI_ACLK
    SLICE_X33Y209        FDRE                                         r  seeg_zynq_i/seeg_top_0/inst/slv_reg0_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y209        FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.116     5.178 r  seeg_zynq_i/seeg_top_0/inst/slv_reg0_reg[6]/Q
                         net (fo=55, routed)          3.213     8.391    seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/stim_infinite_mode_reg_0[3]
    SLICE_X28Y206        LUT2 (Prop_C5LUT_SLICEM_I0_O)
                                                      0.193     8.584 r  seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/stim_infinite_mode_i_3/O
                         net (fo=42, routed)          1.702    10.286    seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/stim_infinite_mode_i_3_n_0
    SLICE_X34Y211        LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.084    10.370 f  seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/stim_delay_tracker[0]_i_6/O
                         net (fo=7, routed)           1.625    11.995    seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/stim_delay_tracker[0]_i_6_n_0
    SLICE_X33Y211        LUT6 (Prop_E6LUT_SLICEL_I5_O)
                                                      0.057    12.052 r  seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/stimulation_state[3]_i_15/O
                         net (fo=6, routed)           1.730    13.782    seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/stimulation_state[3]_i_15_n_0
    SLICE_X32Y208        LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.138    13.920 f  seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/stim_delay_tracker[15]_i_12/O
                         net (fo=10, routed)          1.554    15.474    seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/stim_delay_tracker[15]_i_12_n_0
    SLICE_X26Y211        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.058    15.532 r  seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/stim_delay_tracker[0]_i_3/O
                         net (fo=1, routed)           2.475    18.007    seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/stim_delay_tracker[0]_i_3_n_0
    SLICE_X34Y211        LUT6 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.189    18.196 r  seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/stim_delay_tracker[0]_i_1/O
                         net (fo=1, routed)           0.073    18.269    seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/stim_delay_tracker[0]_i_1_n_0
    SLICE_X34Y211        FDRE                                         r  seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/stim_delay_tracker_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_78M_seeg_zynq_clk_wiz_0_0 rise edge)
                                                     12.820    12.820 r  
    BUFG_PS_X0Y83        BUFG_PS                      0.000    12.820 r  seeg_zynq_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.434    15.254    seeg_zynq_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739    15.993 r  seeg_zynq_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307    16.300    seeg_zynq_i/clk_wiz_0/inst/clk_78M_seeg_zynq_clk_wiz_0_0
    BUFGCE_X0Y4          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039    16.339 r  seeg_zynq_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13548, routed)       1.889    18.228    seeg_zynq_i/seeg_top_0/inst/seeg/ClockDivideByTwo/S_AXI_ACLK
    SLICE_X24Y208        LUT6 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.120    18.348 r  seeg_zynq_i/seeg_top_0/inst/seeg/ClockDivideByTwo/CS_i_2__0/O
                         net (fo=1, routed)           0.446    18.794    seeg_zynq_i/seeg_top_0/inst/seeg/ClockDivideByTwo/clk
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039    18.833 r  seeg_zynq_i/seeg_top_0/inst/seeg/ClockDivideByTwo/clk_BUFG_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=1697, routed)        1.380    20.213    seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/clk
    SLICE_X34Y211        FDRE                                         r  seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/stim_delay_tracker_reg[0]/C
                         clock pessimism             -0.442    19.771    
                         clock uncertainty           -0.081    19.690    
    SLICE_X34Y211        FDRE (Setup_AFF_SLICEM_C_D)
                                                      0.044    19.734    seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/stim_delay_tracker_reg[0]
  -------------------------------------------------------------------
                         required time                         19.734    
                         arrival time                         -18.269    
  -------------------------------------------------------------------
                         slack                                  1.466    

Slack (MET) :             1.475ns  (required time - arrival time)
  Source:                 seeg_zynq_i/seeg_top_0/inst/slv_reg0_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_78M_seeg_zynq_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Destination:            seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/stim_delay_tracker_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_78M_seeg_zynq_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Path Group:             clk_78M_seeg_zynq_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.820ns  (clk_78M_seeg_zynq_clk_wiz_0_0 rise@12.820ns - clk_78M_seeg_zynq_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        13.200ns  (logic 0.858ns (6.500%)  route 12.342ns (93.500%))
  Logic Levels:           6  (LUT2=1 LUT6=5)
  Clock Path Skew:        1.892ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.396ns = ( 20.216 - 12.820 ) 
    Source Clock Delay      (SCD):    5.062ns
    Clock Pessimism Removal (CPR):    -0.442ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.095ns (routing 0.733ns, distribution 1.362ns)
  Clock Net Delay (Destination): 1.383ns (routing 0.220ns, distribution 1.163ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_78M_seeg_zynq_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y83        BUFG_PS                      0.000     0.000 r  seeg_zynq_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.678     2.678    seeg_zynq_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.575 r  seeg_zynq_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     2.923    seeg_zynq_i/clk_wiz_0/inst/clk_78M_seeg_zynq_clk_wiz_0_0
    BUFGCE_X0Y4          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.967 r  seeg_zynq_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=13548, routed)       2.095     5.062    seeg_zynq_i/seeg_top_0/inst/S_AXI_ACLK
    SLICE_X33Y209        FDRE                                         r  seeg_zynq_i/seeg_top_0/inst/slv_reg0_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y209        FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.116     5.178 r  seeg_zynq_i/seeg_top_0/inst/slv_reg0_reg[6]/Q
                         net (fo=55, routed)          3.213     8.391    seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/stim_infinite_mode_reg_0[3]
    SLICE_X28Y206        LUT2 (Prop_C5LUT_SLICEM_I0_O)
                                                      0.193     8.584 r  seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/stim_infinite_mode_i_3/O
                         net (fo=42, routed)          1.702    10.286    seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/stim_infinite_mode_i_3_n_0
    SLICE_X34Y211        LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.084    10.370 r  seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/stim_delay_tracker[0]_i_6/O
                         net (fo=7, routed)           1.625    11.995    seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/stim_delay_tracker[0]_i_6_n_0
    SLICE_X33Y211        LUT6 (Prop_E6LUT_SLICEL_I5_O)
                                                      0.057    12.052 f  seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/stimulation_state[3]_i_15/O
                         net (fo=6, routed)           1.730    13.782    seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/stimulation_state[3]_i_15_n_0
    SLICE_X32Y208        LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.138    13.920 r  seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/stim_delay_tracker[15]_i_12/O
                         net (fo=10, routed)          1.665    15.585    seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/stim_delay_tracker[15]_i_12_n_0
    SLICE_X27Y206        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.082    15.667 f  seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/stim_delay_tracker[8]_i_2/O
                         net (fo=1, routed)           2.340    18.007    seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/stim_delay_tracker[8]_i_2_n_0
    SLICE_X33Y206        LUT6 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.188    18.195 r  seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/stim_delay_tracker[8]_i_1/O
                         net (fo=1, routed)           0.067    18.262    seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/stim_delay_tracker[8]_i_1_n_0
    SLICE_X33Y206        FDRE                                         r  seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/stim_delay_tracker_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_78M_seeg_zynq_clk_wiz_0_0 rise edge)
                                                     12.820    12.820 r  
    BUFG_PS_X0Y83        BUFG_PS                      0.000    12.820 r  seeg_zynq_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.434    15.254    seeg_zynq_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739    15.993 r  seeg_zynq_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307    16.300    seeg_zynq_i/clk_wiz_0/inst/clk_78M_seeg_zynq_clk_wiz_0_0
    BUFGCE_X0Y4          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039    16.339 r  seeg_zynq_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13548, routed)       1.889    18.228    seeg_zynq_i/seeg_top_0/inst/seeg/ClockDivideByTwo/S_AXI_ACLK
    SLICE_X24Y208        LUT6 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.120    18.348 r  seeg_zynq_i/seeg_top_0/inst/seeg/ClockDivideByTwo/CS_i_2__0/O
                         net (fo=1, routed)           0.446    18.794    seeg_zynq_i/seeg_top_0/inst/seeg/ClockDivideByTwo/clk
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039    18.833 r  seeg_zynq_i/seeg_top_0/inst/seeg/ClockDivideByTwo/clk_BUFG_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=1697, routed)        1.383    20.216    seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/clk
    SLICE_X33Y206        FDRE                                         r  seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/stim_delay_tracker_reg[8]/C
                         clock pessimism             -0.442    19.774    
                         clock uncertainty           -0.081    19.693    
    SLICE_X33Y206        FDRE (Setup_BFF_SLICEL_C_D)
                                                      0.044    19.737    seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/stim_delay_tracker_reg[8]
  -------------------------------------------------------------------
                         required time                         19.737    
                         arrival time                         -18.262    
  -------------------------------------------------------------------
                         slack                                  1.475    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.009ns  (arrival time - required time)
  Source:                 seeg_zynq_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/aw_sreg/m_vector_i_reg[1074]/C
                            (rising edge-triggered cell FDRE clocked by clk_78M_seeg_zynq_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Destination:            seeg_zynq_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/aw_reg_stall/skid_buffer_reg[1074]/D
                            (rising edge-triggered cell FDRE clocked by clk_78M_seeg_zynq_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Path Group:             clk_78M_seeg_zynq_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_78M_seeg_zynq_clk_wiz_0_0 rise@0.000ns - clk_78M_seeg_zynq_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.246ns  (logic 0.112ns (45.601%)  route 0.134ns (54.399%))
  Logic Levels:           0  
  Clock Path Skew:        0.135ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.251ns
    Source Clock Delay      (SCD):    5.552ns
    Clock Pessimism Removal (CPR):    -0.437ns
  Clock Net Delay (Source):      2.033ns (routing 0.674ns, distribution 1.359ns)
  Clock Net Delay (Destination): 2.284ns (routing 0.733ns, distribution 1.551ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_78M_seeg_zynq_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y83        BUFG_PS                      0.000     0.000 r  seeg_zynq_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.434     2.434    seeg_zynq_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     3.173 r  seeg_zynq_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     3.480    seeg_zynq_i/clk_wiz_0/inst/clk_78M_seeg_zynq_clk_wiz_0_0
    BUFGCE_X0Y4          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.519 r  seeg_zynq_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=13548, routed)       2.033     5.552    seeg_zynq_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/aw_sreg/aclk
    SLICE_X10Y101        FDRE                                         r  seeg_zynq_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/aw_sreg/m_vector_i_reg[1074]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y101        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.112     5.664 r  seeg_zynq_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/aw_sreg/m_vector_i_reg[1074]/Q
                         net (fo=2, routed)           0.134     5.798    seeg_zynq_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/aw_reg_stall/skid_buffer_reg[1144]_0[16]
    SLICE_X8Y101         FDRE                                         r  seeg_zynq_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/aw_reg_stall/skid_buffer_reg[1074]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_78M_seeg_zynq_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y83        BUFG_PS                      0.000     0.000 r  seeg_zynq_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.678     2.678    seeg_zynq_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.575 r  seeg_zynq_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     2.923    seeg_zynq_i/clk_wiz_0/inst/clk_78M_seeg_zynq_clk_wiz_0_0
    BUFGCE_X0Y4          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.967 r  seeg_zynq_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=13548, routed)       2.284     5.251    seeg_zynq_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/aw_reg_stall/aclk
    SLICE_X8Y101         FDRE                                         r  seeg_zynq_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/aw_reg_stall/skid_buffer_reg[1074]/C
                         clock pessimism              0.437     5.688    
    SLICE_X8Y101         FDRE (Hold_EFF_SLICEM_C_D)
                                                      0.101     5.789    seeg_zynq_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/aw_reg_stall/skid_buffer_reg[1074]
  -------------------------------------------------------------------
                         required time                         -5.789    
                         arrival time                           5.798    
  -------------------------------------------------------------------
                         slack                                  0.009    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 seeg_zynq_i/smartconnect_0/inst/switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][98]/C
                            (rising edge-triggered cell FDRE clocked by clk_78M_seeg_zynq_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Destination:            seeg_zynq_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_98_111/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_78M_seeg_zynq_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Path Group:             clk_78M_seeg_zynq_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_78M_seeg_zynq_clk_wiz_0_0 rise@0.000ns - clk_78M_seeg_zynq_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.112ns (41.026%)  route 0.161ns (58.974%))
  Logic Levels:           0  
  Clock Path Skew:        0.162ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.300ns
    Source Clock Delay      (SCD):    5.575ns
    Clock Pessimism Removal (CPR):    -0.437ns
  Clock Net Delay (Source):      2.056ns (routing 0.674ns, distribution 1.382ns)
  Clock Net Delay (Destination): 2.333ns (routing 0.733ns, distribution 1.600ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_78M_seeg_zynq_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y83        BUFG_PS                      0.000     0.000 r  seeg_zynq_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.434     2.434    seeg_zynq_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     3.173 r  seeg_zynq_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     3.480    seeg_zynq_i/clk_wiz_0/inst/clk_78M_seeg_zynq_clk_wiz_0_0
    BUFGCE_X0Y4          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.519 r  seeg_zynq_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=13548, routed)       2.056     5.575    seeg_zynq_i/smartconnect_0/inst/switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/aclk
    SLICE_X1Y68          FDRE                                         r  seeg_zynq_i/smartconnect_0/inst/switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][98]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y68          FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.112     5.687 r  seeg_zynq_i/smartconnect_0/inst/switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][98]/Q
                         net (fo=1, routed)           0.161     5.848    seeg_zynq_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_98_111/DIA0
    SLICE_X4Y69          RAMD32                                       r  seeg_zynq_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_98_111/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_78M_seeg_zynq_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y83        BUFG_PS                      0.000     0.000 r  seeg_zynq_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.678     2.678    seeg_zynq_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.575 r  seeg_zynq_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     2.923    seeg_zynq_i/clk_wiz_0/inst/clk_78M_seeg_zynq_clk_wiz_0_0
    BUFGCE_X0Y4          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.967 r  seeg_zynq_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=13548, routed)       2.333     5.300    seeg_zynq_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_98_111/WCLK
    SLICE_X4Y69          RAMD32                                       r  seeg_zynq_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_98_111/RAMA/CLK
                         clock pessimism              0.437     5.738    
    SLICE_X4Y69          RAMD32 (Hold_A5LUT_SLICEM_CLK_I)
                                                      0.101     5.839    seeg_zynq_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_98_111/RAMA
  -------------------------------------------------------------------
                         required time                         -5.839    
                         arrival time                           5.848    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 seeg_zynq_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_PNTR_MNGR/GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_78M_seeg_zynq_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Destination:            seeg_zynq_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_SG/ftch_error_addr_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_78M_seeg_zynq_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Path Group:             clk_78M_seeg_zynq_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_78M_seeg_zynq_clk_wiz_0_0 rise@0.000ns - clk_78M_seeg_zynq_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.250ns  (logic 0.112ns (44.863%)  route 0.138ns (55.137%))
  Logic Levels:           0  
  Clock Path Skew:        0.137ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.260ns
    Source Clock Delay      (SCD):    5.560ns
    Clock Pessimism Removal (CPR):    -0.437ns
  Clock Net Delay (Source):      2.041ns (routing 0.674ns, distribution 1.367ns)
  Clock Net Delay (Destination): 2.293ns (routing 0.733ns, distribution 1.560ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_78M_seeg_zynq_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y83        BUFG_PS                      0.000     0.000 r  seeg_zynq_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.434     2.434    seeg_zynq_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     3.173 r  seeg_zynq_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     3.480    seeg_zynq_i/clk_wiz_0/inst/clk_78M_seeg_zynq_clk_wiz_0_0
    BUFGCE_X0Y4          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.519 r  seeg_zynq_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=13548, routed)       2.041     5.560    seeg_zynq_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_PNTR_MNGR/m_axi_sg_aclk
    SLICE_X10Y118        FDRE                                         r  seeg_zynq_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_PNTR_MNGR/GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y118        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.112     5.672 r  seeg_zynq_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_PNTR_MNGR/GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[14]/Q
                         net (fo=4, routed)           0.138     5.810    seeg_zynq_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_SG/ftch_error_addr_reg[63]_1[8]
    SLICE_X9Y117         FDRE                                         r  seeg_zynq_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_SG/ftch_error_addr_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_78M_seeg_zynq_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y83        BUFG_PS                      0.000     0.000 r  seeg_zynq_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.678     2.678    seeg_zynq_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.575 r  seeg_zynq_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     2.923    seeg_zynq_i/clk_wiz_0/inst/clk_78M_seeg_zynq_clk_wiz_0_0
    BUFGCE_X0Y4          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.967 r  seeg_zynq_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=13548, routed)       2.293     5.260    seeg_zynq_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_SG/m_axi_sg_aclk
    SLICE_X9Y117         FDRE                                         r  seeg_zynq_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_SG/ftch_error_addr_reg[14]/C
                         clock pessimism              0.437     5.697    
    SLICE_X9Y117         FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.103     5.800    seeg_zynq_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_SG/ftch_error_addr_reg[14]
  -------------------------------------------------------------------
                         required time                         -5.800    
                         arrival time                           5.810    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 seeg_zynq_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/aw_reg_stall/m_vector_i_reg[1104]/C
                            (rising edge-triggered cell FDRE clocked by clk_78M_seeg_zynq_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Destination:            seeg_zynq_i/smartconnect_0/inst/s01_entry_pipeline/s01_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_cmd_reg.cmd_reg/skid_buffer_reg[1104]/D
                            (rising edge-triggered cell FDRE clocked by clk_78M_seeg_zynq_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Path Group:             clk_78M_seeg_zynq_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_78M_seeg_zynq_clk_wiz_0_0 rise@0.000ns - clk_78M_seeg_zynq_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.246ns  (logic 0.112ns (45.601%)  route 0.134ns (54.399%))
  Logic Levels:           0  
  Clock Path Skew:        0.134ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.245ns
    Source Clock Delay      (SCD):    5.547ns
    Clock Pessimism Removal (CPR):    -0.437ns
  Clock Net Delay (Source):      2.028ns (routing 0.674ns, distribution 1.354ns)
  Clock Net Delay (Destination): 2.278ns (routing 0.733ns, distribution 1.545ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_78M_seeg_zynq_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y83        BUFG_PS                      0.000     0.000 r  seeg_zynq_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.434     2.434    seeg_zynq_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     3.173 r  seeg_zynq_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     3.480    seeg_zynq_i/clk_wiz_0/inst/clk_78M_seeg_zynq_clk_wiz_0_0
    BUFGCE_X0Y4          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.519 r  seeg_zynq_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=13548, routed)       2.028     5.547    seeg_zynq_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/aw_reg_stall/aclk
    SLICE_X10Y96         FDRE                                         r  seeg_zynq_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/aw_reg_stall/m_vector_i_reg[1104]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y96         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.112     5.659 r  seeg_zynq_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/aw_reg_stall/m_vector_i_reg[1104]/Q
                         net (fo=2, routed)           0.134     5.793    seeg_zynq_i/smartconnect_0/inst/s01_entry_pipeline/s01_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_cmd_reg.cmd_reg/D[56]
    SLICE_X8Y96          FDRE                                         r  seeg_zynq_i/smartconnect_0/inst/s01_entry_pipeline/s01_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_cmd_reg.cmd_reg/skid_buffer_reg[1104]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_78M_seeg_zynq_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y83        BUFG_PS                      0.000     0.000 r  seeg_zynq_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.678     2.678    seeg_zynq_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.575 r  seeg_zynq_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     2.923    seeg_zynq_i/clk_wiz_0/inst/clk_78M_seeg_zynq_clk_wiz_0_0
    BUFGCE_X0Y4          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.967 r  seeg_zynq_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=13548, routed)       2.278     5.245    seeg_zynq_i/smartconnect_0/inst/s01_entry_pipeline/s01_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_cmd_reg.cmd_reg/aclk
    SLICE_X8Y96          FDRE                                         r  seeg_zynq_i/smartconnect_0/inst/s01_entry_pipeline/s01_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_cmd_reg.cmd_reg/skid_buffer_reg[1104]/C
                         clock pessimism              0.437     5.682    
    SLICE_X8Y96          FDRE (Hold_EFF_SLICEM_C_D)
                                                      0.101     5.783    seeg_zynq_i/smartconnect_0/inst/s01_entry_pipeline/s01_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_cmd_reg.cmd_reg/skid_buffer_reg[1104]
  -------------------------------------------------------------------
                         required time                         -5.783    
                         arrival time                           5.793    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 seeg_zynq_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/GEN_UPPER_MSB_CURDESC.updt_curdesc_reg[35]/C
                            (rising edge-triggered cell FDRE clocked by clk_78M_seeg_zynq_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Destination:            seeg_zynq_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_MNGR/I_UPDT_SG/update_address_reg[35]/D
                            (rising edge-triggered cell FDRE clocked by clk_78M_seeg_zynq_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Path Group:             clk_78M_seeg_zynq_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_78M_seeg_zynq_clk_wiz_0_0 rise@0.000ns - clk_78M_seeg_zynq_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.224ns  (logic 0.112ns (50.000%)  route 0.112ns (50.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.112ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.230ns
    Source Clock Delay      (SCD):    5.611ns
    Clock Pessimism Removal (CPR):    -0.493ns
  Clock Net Delay (Source):      2.092ns (routing 0.674ns, distribution 1.418ns)
  Clock Net Delay (Destination): 2.263ns (routing 0.733ns, distribution 1.530ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_78M_seeg_zynq_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y83        BUFG_PS                      0.000     0.000 r  seeg_zynq_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.434     2.434    seeg_zynq_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     3.173 r  seeg_zynq_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     3.480    seeg_zynq_i/clk_wiz_0/inst/clk_78M_seeg_zynq_clk_wiz_0_0
    BUFGCE_X0Y4          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.519 r  seeg_zynq_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=13548, routed)       2.092     5.611    seeg_zynq_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/m_axi_sg_aclk
    SLICE_X10Y120        FDRE                                         r  seeg_zynq_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/GEN_UPPER_MSB_CURDESC.updt_curdesc_reg[35]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y120        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.112     5.723 r  seeg_zynq_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/GEN_UPPER_MSB_CURDESC.updt_curdesc_reg[35]/Q
                         net (fo=1, routed)           0.112     5.835    seeg_zynq_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_MNGR/I_UPDT_SG/D[29]
    SLICE_X10Y118        FDRE                                         r  seeg_zynq_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_MNGR/I_UPDT_SG/update_address_reg[35]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_78M_seeg_zynq_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y83        BUFG_PS                      0.000     0.000 r  seeg_zynq_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.678     2.678    seeg_zynq_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.575 r  seeg_zynq_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     2.923    seeg_zynq_i/clk_wiz_0/inst/clk_78M_seeg_zynq_clk_wiz_0_0
    BUFGCE_X0Y4          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.967 r  seeg_zynq_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=13548, routed)       2.263     5.230    seeg_zynq_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_MNGR/I_UPDT_SG/m_axi_sg_aclk
    SLICE_X10Y118        FDRE                                         r  seeg_zynq_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_MNGR/I_UPDT_SG/update_address_reg[35]/C
                         clock pessimism              0.493     5.723    
    SLICE_X10Y118        FDRE (Hold_AFF2_SLICEM_C_D)
                                                      0.102     5.825    seeg_zynq_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_MNGR/I_UPDT_SG/update_address_reg[35]
  -------------------------------------------------------------------
                         required time                         -5.825    
                         arrival time                           5.835    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 seeg_zynq_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_MSTR_SCC/sig_cmd_addr_reg_reg[40]/C
                            (rising edge-triggered cell FDRE clocked by clk_78M_seeg_zynq_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Destination:            seeg_zynq_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg_reg[40]/D
                            (rising edge-triggered cell FDRE clocked by clk_78M_seeg_zynq_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Path Group:             clk_78M_seeg_zynq_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_78M_seeg_zynq_clk_wiz_0_0 rise@0.000ns - clk_78M_seeg_zynq_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.113ns (45.749%)  route 0.134ns (54.251%))
  Logic Levels:           0  
  Clock Path Skew:        0.134ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.261ns
    Source Clock Delay      (SCD):    5.564ns
    Clock Pessimism Removal (CPR):    -0.437ns
  Clock Net Delay (Source):      2.045ns (routing 0.674ns, distribution 1.371ns)
  Clock Net Delay (Destination): 2.294ns (routing 0.733ns, distribution 1.561ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_78M_seeg_zynq_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y83        BUFG_PS                      0.000     0.000 r  seeg_zynq_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.434     2.434    seeg_zynq_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     3.173 r  seeg_zynq_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     3.480    seeg_zynq_i/clk_wiz_0/inst/clk_78M_seeg_zynq_clk_wiz_0_0
    BUFGCE_X0Y4          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.519 r  seeg_zynq_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=13548, routed)       2.045     5.564    seeg_zynq_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_MSTR_SCC/m_axi_sg_aclk
    SLICE_X6Y108         FDRE                                         r  seeg_zynq_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_MSTR_SCC/sig_cmd_addr_reg_reg[40]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y108         FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.113     5.677 r  seeg_zynq_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_MSTR_SCC/sig_cmd_addr_reg_reg[40]/Q
                         net (fo=1, routed)           0.134     5.811    seeg_zynq_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_ADDR_CNTL/Q[35]
    SLICE_X3Y108         FDRE                                         r  seeg_zynq_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg_reg[40]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_78M_seeg_zynq_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y83        BUFG_PS                      0.000     0.000 r  seeg_zynq_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.678     2.678    seeg_zynq_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.575 r  seeg_zynq_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     2.923    seeg_zynq_i/clk_wiz_0/inst/clk_78M_seeg_zynq_clk_wiz_0_0
    BUFGCE_X0Y4          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.967 r  seeg_zynq_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=13548, routed)       2.294     5.261    seeg_zynq_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_ADDR_CNTL/m_axi_sg_aclk
    SLICE_X3Y108         FDRE                                         r  seeg_zynq_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg_reg[40]/C
                         clock pessimism              0.437     5.698    
    SLICE_X3Y108         FDRE (Hold_FFF2_SLICEL_C_D)
                                                      0.103     5.801    seeg_zynq_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg_reg[40]
  -------------------------------------------------------------------
                         required time                         -5.801    
                         arrival time                           5.811    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 seeg_zynq_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_reg.doutb_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_78M_seeg_zynq_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Destination:            seeg_zynq_i/smartconnect_0/inst/switchboards/b_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_78M_seeg_zynq_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Path Group:             clk_78M_seeg_zynq_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_78M_seeg_zynq_clk_wiz_0_0 rise@0.000ns - clk_78M_seeg_zynq_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.112ns (45.902%)  route 0.132ns (54.098%))
  Logic Levels:           0  
  Clock Path Skew:        0.132ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.245ns
    Source Clock Delay      (SCD):    5.550ns
    Clock Pessimism Removal (CPR):    -0.437ns
  Clock Net Delay (Source):      2.031ns (routing 0.674ns, distribution 1.357ns)
  Clock Net Delay (Destination): 2.278ns (routing 0.733ns, distribution 1.545ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_78M_seeg_zynq_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y83        BUFG_PS                      0.000     0.000 r  seeg_zynq_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.434     2.434    seeg_zynq_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     3.173 r  seeg_zynq_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     3.480    seeg_zynq_i/clk_wiz_0/inst/clk_78M_seeg_zynq_clk_wiz_0_0
    BUFGCE_X0Y4          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.519 r  seeg_zynq_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=13548, routed)       2.031     5.550    seeg_zynq_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/clka
    SLICE_X7Y83          FDRE                                         r  seeg_zynq_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_reg.doutb_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y83          FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.112     5.662 r  seeg_zynq_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_reg.doutb_reg_reg[7]/Q
                         net (fo=1, routed)           0.132     5.794    seeg_zynq_i/smartconnect_0/inst/switchboards/b_switchboard/inst/gen_mi[0].inst_opipe_payld/s_sc_payld[6]
    SLICE_X9Y83          FDRE                                         r  seeg_zynq_i/smartconnect_0/inst/switchboards/b_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_78M_seeg_zynq_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y83        BUFG_PS                      0.000     0.000 r  seeg_zynq_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.678     2.678    seeg_zynq_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.575 r  seeg_zynq_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     2.923    seeg_zynq_i/clk_wiz_0/inst/clk_78M_seeg_zynq_clk_wiz_0_0
    BUFGCE_X0Y4          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.967 r  seeg_zynq_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=13548, routed)       2.278     5.245    seeg_zynq_i/smartconnect_0/inst/switchboards/b_switchboard/inst/gen_mi[0].inst_opipe_payld/aclk
    SLICE_X9Y83          FDRE                                         r  seeg_zynq_i/smartconnect_0/inst/switchboards/b_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][7]/C
                         clock pessimism              0.437     5.682    
    SLICE_X9Y83          FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.102     5.784    seeg_zynq_i/smartconnect_0/inst/switchboards/b_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][7]
  -------------------------------------------------------------------
                         required time                         -5.784    
                         arrival time                           5.794    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 seeg_zynq_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/aw_sreg/m_vector_i_reg[1082]/C
                            (rising edge-triggered cell FDRE clocked by clk_78M_seeg_zynq_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Destination:            seeg_zynq_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/aw_reg_stall/skid_buffer_reg[1082]/D
                            (rising edge-triggered cell FDRE clocked by clk_78M_seeg_zynq_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Path Group:             clk_78M_seeg_zynq_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_78M_seeg_zynq_clk_wiz_0_0 rise@0.000ns - clk_78M_seeg_zynq_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.246ns  (logic 0.111ns (45.122%)  route 0.135ns (54.878%))
  Logic Levels:           0  
  Clock Path Skew:        0.134ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.250ns
    Source Clock Delay      (SCD):    5.552ns
    Clock Pessimism Removal (CPR):    -0.437ns
  Clock Net Delay (Source):      2.033ns (routing 0.674ns, distribution 1.359ns)
  Clock Net Delay (Destination): 2.283ns (routing 0.733ns, distribution 1.550ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_78M_seeg_zynq_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y83        BUFG_PS                      0.000     0.000 r  seeg_zynq_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.434     2.434    seeg_zynq_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     3.173 r  seeg_zynq_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     3.480    seeg_zynq_i/clk_wiz_0/inst/clk_78M_seeg_zynq_clk_wiz_0_0
    BUFGCE_X0Y4          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.519 r  seeg_zynq_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=13548, routed)       2.033     5.552    seeg_zynq_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/aw_sreg/aclk
    SLICE_X10Y101        FDRE                                         r  seeg_zynq_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/aw_sreg/m_vector_i_reg[1082]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y101        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.111     5.663 r  seeg_zynq_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/aw_sreg/m_vector_i_reg[1082]/Q
                         net (fo=2, routed)           0.135     5.798    seeg_zynq_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/aw_reg_stall/skid_buffer_reg[1144]_0[24]
    SLICE_X9Y100         FDRE                                         r  seeg_zynq_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/aw_reg_stall/skid_buffer_reg[1082]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_78M_seeg_zynq_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y83        BUFG_PS                      0.000     0.000 r  seeg_zynq_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.678     2.678    seeg_zynq_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.575 r  seeg_zynq_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     2.923    seeg_zynq_i/clk_wiz_0/inst/clk_78M_seeg_zynq_clk_wiz_0_0
    BUFGCE_X0Y4          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.967 r  seeg_zynq_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=13548, routed)       2.283     5.250    seeg_zynq_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/aw_reg_stall/aclk
    SLICE_X9Y100         FDRE                                         r  seeg_zynq_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/aw_reg_stall/skid_buffer_reg[1082]/C
                         clock pessimism              0.437     5.687    
    SLICE_X9Y100         FDRE (Hold_EFF_SLICEL_C_D)
                                                      0.101     5.788    seeg_zynq_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/aw_reg_stall/skid_buffer_reg[1082]
  -------------------------------------------------------------------
                         required time                         -5.788    
                         arrival time                           5.798    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 seeg_zynq_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[46]/C
                            (rising edge-triggered cell FDRE clocked by clk_78M_seeg_zynq_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Destination:            seeg_zynq_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_78M_seeg_zynq_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Path Group:             clk_78M_seeg_zynq_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_78M_seeg_zynq_clk_wiz_0_0 rise@0.000ns - clk_78M_seeg_zynq_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.227ns  (logic 0.114ns (50.220%)  route 0.113ns (49.780%))
  Logic Levels:           0  
  Clock Path Skew:        0.115ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.225ns
    Source Clock Delay      (SCD):    5.546ns
    Clock Pessimism Removal (CPR):    -0.437ns
  Clock Net Delay (Source):      2.027ns (routing 0.674ns, distribution 1.353ns)
  Clock Net Delay (Destination): 2.258ns (routing 0.733ns, distribution 1.525ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_78M_seeg_zynq_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y83        BUFG_PS                      0.000     0.000 r  seeg_zynq_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.434     2.434    seeg_zynq_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     3.173 r  seeg_zynq_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     3.480    seeg_zynq_i/clk_wiz_0/inst/clk_78M_seeg_zynq_clk_wiz_0_0
    BUFGCE_X0Y4          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.519 r  seeg_zynq_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=13548, routed)       2.027     5.546    seeg_zynq_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/m_axi_s2mm_aclk
    SLICE_X13Y104        FDRE                                         r  seeg_zynq_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[46]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y104        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.114     5.660 r  seeg_zynq_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[46]/Q
                         net (fo=1, routed)           0.113     5.773    seeg_zynq_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/Q[38]
    SLICE_X15Y104        FDRE                                         r  seeg_zynq_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_78M_seeg_zynq_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y83        BUFG_PS                      0.000     0.000 r  seeg_zynq_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.678     2.678    seeg_zynq_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.575 r  seeg_zynq_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     2.923    seeg_zynq_i/clk_wiz_0/inst/clk_78M_seeg_zynq_clk_wiz_0_0
    BUFGCE_X0Y4          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.967 r  seeg_zynq_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=13548, routed)       2.258     5.225    seeg_zynq_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/m_axi_s2mm_aclk
    SLICE_X15Y104        FDRE                                         r  seeg_zynq_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg_reg[11]/C
                         clock pessimism              0.437     5.661    
    SLICE_X15Y104        FDRE (Hold_EFF_SLICEL_C_D)
                                                      0.101     5.762    seeg_zynq_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         -5.762    
                         arrival time                           5.773    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 seeg_zynq_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.sig_coelsc_bytes_rcvd_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_78M_seeg_zynq_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Destination:            seeg_zynq_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_78M_seeg_zynq_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Path Group:             clk_78M_seeg_zynq_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_78M_seeg_zynq_clk_wiz_0_0 rise@0.000ns - clk_78M_seeg_zynq_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.246ns  (logic 0.112ns (45.528%)  route 0.134ns (54.472%))
  Logic Levels:           0  
  Clock Path Skew:        0.133ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.219ns
    Source Clock Delay      (SCD):    5.522ns
    Clock Pessimism Removal (CPR):    -0.437ns
  Clock Net Delay (Source):      2.003ns (routing 0.674ns, distribution 1.329ns)
  Clock Net Delay (Destination): 2.252ns (routing 0.733ns, distribution 1.519ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_78M_seeg_zynq_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y83        BUFG_PS                      0.000     0.000 r  seeg_zynq_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.434     2.434    seeg_zynq_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     3.173 r  seeg_zynq_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     3.480    seeg_zynq_i/clk_wiz_0/inst/clk_78M_seeg_zynq_clk_wiz_0_0
    BUFGCE_X0Y4          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.519 r  seeg_zynq_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=13548, routed)       2.003     5.522    seeg_zynq_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/m_axi_s2mm_aclk
    SLICE_X17Y84         FDRE                                         r  seeg_zynq_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.sig_coelsc_bytes_rcvd_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y84         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.112     5.634 r  seeg_zynq_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.sig_coelsc_bytes_rcvd_reg[3]/Q
                         net (fo=1, routed)           0.134     5.768    seeg_zynq_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[34]_0[6]
    SLICE_X15Y85         FDRE                                         r  seeg_zynq_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_78M_seeg_zynq_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y83        BUFG_PS                      0.000     0.000 r  seeg_zynq_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.678     2.678    seeg_zynq_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.575 r  seeg_zynq_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     2.923    seeg_zynq_i/clk_wiz_0/inst/clk_78M_seeg_zynq_clk_wiz_0_0
    BUFGCE_X0Y4          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.967 r  seeg_zynq_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=13548, routed)       2.252     5.219    seeg_zynq_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/m_axi_s2mm_aclk
    SLICE_X15Y85         FDRE                                         r  seeg_zynq_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[11]/C
                         clock pessimism              0.437     5.655    
    SLICE_X15Y85         FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.102     5.757    seeg_zynq_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         -5.757    
                         arrival time                           5.768    
  -------------------------------------------------------------------
                         slack                                  0.011    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_78M_seeg_zynq_clk_wiz_0_0
Waveform(ns):       { 0.000 6.410 }
Period(ns):         12.820
Sources:            { seeg_zynq_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     PS8/MAXIGP2ACLK     n/a            3.000         12.820      9.820      PS8_X0Y0       seeg_zynq_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
Min Period        n/a     PS8/SAXIGP0RCLK     n/a            3.000         12.820      9.820      PS8_X0Y0       seeg_zynq_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP0RCLK
Min Period        n/a     PS8/SAXIGP0WCLK     n/a            3.000         12.820      9.820      PS8_X0Y0       seeg_zynq_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP0WCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.960         12.820      10.860     RAMB36_X0Y16   seeg_zynq_i/seeg_top_0/inst/axis_data_fifo_seeg_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.960         12.820      10.860     RAMB36_X0Y17   seeg_zynq_i/seeg_top_0/inst/axis_data_fifo_seeg_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_1/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.960         12.820      10.860     RAMB36_X0Y6    seeg_zynq_i/seeg_top_0/inst/axis_data_fifo_seeg_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_10/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.960         12.820      10.860     RAMB36_X0Y7    seeg_zynq_i/seeg_top_0/inst/axis_data_fifo_seeg_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_11/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.960         12.820      10.860     RAMB36_X0Y8    seeg_zynq_i/seeg_top_0/inst/axis_data_fifo_seeg_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_12/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.960         12.820      10.860     RAMB36_X0Y9    seeg_zynq_i/seeg_top_0/inst/axis_data_fifo_seeg_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_13/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.960         12.820      10.860     RAMB36_X0Y10   seeg_zynq_i/seeg_top_0/inst/axis_data_fifo_seeg_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_14/CLKARDCLK
Low Pulse Width   Slow    PS8/MAXIGP2ACLK     n/a            1.500         6.410       4.910      PS8_X0Y0       seeg_zynq_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
Low Pulse Width   Fast    PS8/MAXIGP2ACLK     n/a            1.500         6.410       4.910      PS8_X0Y0       seeg_zynq_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
Low Pulse Width   Slow    PS8/SAXIGP0RCLK     n/a            1.500         6.410       4.910      PS8_X0Y0       seeg_zynq_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP0RCLK
Low Pulse Width   Fast    PS8/SAXIGP0RCLK     n/a            1.500         6.410       4.910      PS8_X0Y0       seeg_zynq_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP0RCLK
Low Pulse Width   Slow    PS8/SAXIGP0WCLK     n/a            1.500         6.410       4.910      PS8_X0Y0       seeg_zynq_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP0WCLK
Low Pulse Width   Fast    PS8/SAXIGP0WCLK     n/a            1.500         6.410       4.910      PS8_X0Y0       seeg_zynq_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP0WCLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.762         6.410       5.648      SLICE_X10Y107  seeg_zynq_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2][4]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.762         6.410       5.648      SLICE_X10Y107  seeg_zynq_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2][4]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.762         6.410       5.648      SLICE_X10Y107  seeg_zynq_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2][5]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.762         6.410       5.648      SLICE_X10Y107  seeg_zynq_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2][5]_srl3/CLK
High Pulse Width  Slow    PS8/MAXIGP2ACLK     n/a            1.500         6.410       4.910      PS8_X0Y0       seeg_zynq_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
High Pulse Width  Fast    PS8/MAXIGP2ACLK     n/a            1.500         6.410       4.910      PS8_X0Y0       seeg_zynq_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
High Pulse Width  Slow    PS8/SAXIGP0RCLK     n/a            1.500         6.410       4.910      PS8_X0Y0       seeg_zynq_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP0RCLK
High Pulse Width  Fast    PS8/SAXIGP0RCLK     n/a            1.500         6.410       4.910      PS8_X0Y0       seeg_zynq_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP0RCLK
High Pulse Width  Slow    PS8/SAXIGP0WCLK     n/a            1.500         6.410       4.910      PS8_X0Y0       seeg_zynq_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP0WCLK
High Pulse Width  Fast    PS8/SAXIGP0WCLK     n/a            1.500         6.410       4.910      PS8_X0Y0       seeg_zynq_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP0WCLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.762         6.410       5.648      SLICE_X10Y107  seeg_zynq_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2][4]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.762         6.410       5.648      SLICE_X10Y107  seeg_zynq_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2][4]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.762         6.410       5.648      SLICE_X10Y107  seeg_zynq_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2][5]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.762         6.410       5.648      SLICE_X10Y107  seeg_zynq_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2][5]_srl3/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_78M_seeg_zynq_clk_wiz_0_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 seeg_zynq_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOGPIOO[95]
                            (internal pin)
  Destination:            seeg_zynq_i/proc_sys_reset_78M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_78M_seeg_zynq_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.098ns  (logic 0.084ns (4.004%)  route 2.014ns (95.996%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.233ns
  Clock Net Delay (Destination): 2.067ns (routing 0.674ns, distribution 1.393ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8                          0.000     0.000 f  seeg_zynq_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOGPIOO[95]
                         net (fo=1, routed)           1.639     1.639    seeg_zynq_i/proc_sys_reset_78M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X17Y126        LUT1 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.084     1.723 r  seeg_zynq_i/proc_sys_reset_78M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.375     2.098    seeg_zynq_i/proc_sys_reset_78M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X17Y126        FDRE                                         r  seeg_zynq_i/proc_sys_reset_78M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_78M_seeg_zynq_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y83        BUFG_PS                      0.000     0.000 r  seeg_zynq_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.434     2.434    seeg_zynq_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     3.173 r  seeg_zynq_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     3.480    seeg_zynq_i/clk_wiz_0/inst/clk_78M_seeg_zynq_clk_wiz_0_0
    BUFGCE_X0Y4          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.519 r  seeg_zynq_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=13548, routed)       2.067     5.586    seeg_zynq_i/proc_sys_reset_78M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X17Y126        FDRE                                         r  seeg_zynq_i/proc_sys_reset_78M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 seeg_zynq_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOGPIOO[95]
                            (internal pin)
  Destination:            seeg_zynq_i/proc_sys_reset_78M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_78M_seeg_zynq_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.851ns  (logic 0.038ns (4.465%)  route 0.813ns (95.535%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.233ns
  Clock Net Delay (Destination): 1.357ns (routing 0.434ns, distribution 0.923ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8                          0.000     0.000 f  seeg_zynq_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOGPIOO[95]
                         net (fo=1, routed)           0.696     0.696    seeg_zynq_i/proc_sys_reset_78M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X17Y126        LUT1 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.038     0.734 r  seeg_zynq_i/proc_sys_reset_78M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.117     0.851    seeg_zynq_i/proc_sys_reset_78M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X17Y126        FDRE                                         r  seeg_zynq_i/proc_sys_reset_78M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_78M_seeg_zynq_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y83        BUFG_PS                      0.000     0.000 r  seeg_zynq_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612     1.612    seeg_zynq_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     1.533 r  seeg_zynq_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.737    seeg_zynq_i/clk_wiz_0/inst/clk_78M_seeg_zynq_clk_wiz_0_0
    BUFGCE_X0Y4          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.763 r  seeg_zynq_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=13548, routed)       1.357     3.120    seeg_zynq_i/proc_sys_reset_78M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X17Y126        FDRE                                         r  seeg_zynq_i/proc_sys_reset_78M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_78M_seeg_zynq_clk_wiz_0_0
  To Clock:  clk_78M_seeg_zynq_clk_wiz_0_0

Max Delay           228 Endpoints
Min Delay           228 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 seeg_zynq_i/proc_sys_reset_78M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_78M_seeg_zynq_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Destination:            seeg_zynq_i/seeg_top_0/inst/axis_data_fifo_seeg_0/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_78M_seeg_zynq_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.016ns  (logic 0.249ns (4.965%)  route 4.767ns (95.035%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.391ns
    Source Clock Delay      (SCD):    5.248ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.281ns (routing 0.733ns, distribution 1.548ns)
  Clock Net Delay (Destination): 1.872ns (routing 0.674ns, distribution 1.198ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_78M_seeg_zynq_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y83        BUFG_PS                      0.000     0.000 r  seeg_zynq_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.678     2.678    seeg_zynq_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.575 r  seeg_zynq_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     2.923    seeg_zynq_i/clk_wiz_0/inst/clk_78M_seeg_zynq_clk_wiz_0_0
    BUFGCE_X0Y4          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.967 r  seeg_zynq_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=13548, routed)       2.281     5.248    seeg_zynq_i/proc_sys_reset_78M/U0/slowest_sync_clk
    SLICE_X16Y124        FDRE                                         r  seeg_zynq_i/proc_sys_reset_78M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y124        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.114     5.362 f  seeg_zynq_i/proc_sys_reset_78M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/Q
                         net (fo=183, routed)         3.838     9.200    seeg_zynq_i/seeg_top_0/inst/seeg/peripheral_aresetn[0]_bufg_place_replica
    SLICE_X40Y193        LUT5 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.135     9.335 r  seeg_zynq_i/seeg_top_0/inst/seeg/axis_data_fifo_seeg_0_i_1/O
                         net (fo=1, routed)           0.929    10.264    seeg_zynq_i/seeg_top_0/inst/axis_data_fifo_seeg_0/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/src_rst
    SLICE_X30Y156        FDRE                                         r  seeg_zynq_i/seeg_top_0/inst/axis_data_fifo_seeg_0/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_78M_seeg_zynq_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y83        BUFG_PS                      0.000     0.000 r  seeg_zynq_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.434     2.434    seeg_zynq_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     3.173 r  seeg_zynq_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     3.480    seeg_zynq_i/clk_wiz_0/inst/clk_78M_seeg_zynq_clk_wiz_0_0
    BUFGCE_X0Y4          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.519 r  seeg_zynq_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=13548, routed)       1.872     5.391    seeg_zynq_i/seeg_top_0/inst/axis_data_fifo_seeg_0/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/dest_clk
    SLICE_X30Y156        FDRE                                         r  seeg_zynq_i/seeg_top_0/inst/axis_data_fifo_seeg_0/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 seeg_zynq_i/proc_sys_reset_78M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_78M_seeg_zynq_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Destination:            seeg_zynq_i/smartconnect_1/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_78M_seeg_zynq_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.571ns  (logic 0.266ns (10.345%)  route 2.305ns (89.655%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.378ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.626ns
    Source Clock Delay      (SCD):    5.248ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.281ns (routing 0.733ns, distribution 1.548ns)
  Clock Net Delay (Destination): 2.107ns (routing 0.674ns, distribution 1.433ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_78M_seeg_zynq_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y83        BUFG_PS                      0.000     0.000 r  seeg_zynq_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.678     2.678    seeg_zynq_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.575 r  seeg_zynq_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     2.923    seeg_zynq_i/clk_wiz_0/inst/clk_78M_seeg_zynq_clk_wiz_0_0
    BUFGCE_X0Y4          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.967 r  seeg_zynq_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=13548, routed)       2.281     5.248    seeg_zynq_i/proc_sys_reset_78M/U0/slowest_sync_clk
    SLICE_X16Y124        FDRE                                         r  seeg_zynq_i/proc_sys_reset_78M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y124        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.114     5.362 f  seeg_zynq_i/proc_sys_reset_78M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/Q
                         net (fo=183, routed)         2.081     7.443    seeg_zynq_i/smartconnect_1/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/peripheral_aresetn[0]_bufg_place_replica
    SLICE_X10Y185        LUT1 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.152     7.595 r  seeg_zynq_i/smartconnect_1/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.224     7.819    seeg_zynq_i/smartconnect_1/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/asr_d1
    SLICE_X10Y185        FDRE                                         r  seeg_zynq_i/smartconnect_1/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_78M_seeg_zynq_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y83        BUFG_PS                      0.000     0.000 r  seeg_zynq_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.434     2.434    seeg_zynq_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     3.173 r  seeg_zynq_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     3.480    seeg_zynq_i/clk_wiz_0/inst/clk_78M_seeg_zynq_clk_wiz_0_0
    BUFGCE_X0Y4          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.519 r  seeg_zynq_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=13548, routed)       2.107     5.626    seeg_zynq_i/smartconnect_1/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/aclk
    SLICE_X10Y185        FDRE                                         r  seeg_zynq_i/smartconnect_1/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 seeg_zynq_i/proc_sys_reset_78M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_78M_seeg_zynq_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Destination:            seeg_zynq_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST_OUT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_78M_seeg_zynq_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.353ns  (logic 0.114ns (4.846%)  route 2.239ns (95.154%))
  Logic Levels:           0  
  Clock Path Skew:        0.378ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.626ns
    Source Clock Delay      (SCD):    5.248ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.281ns (routing 0.733ns, distribution 1.548ns)
  Clock Net Delay (Destination): 2.107ns (routing 0.674ns, distribution 1.433ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_78M_seeg_zynq_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y83        BUFG_PS                      0.000     0.000 r  seeg_zynq_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.678     2.678    seeg_zynq_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.575 r  seeg_zynq_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     2.923    seeg_zynq_i/clk_wiz_0/inst/clk_78M_seeg_zynq_clk_wiz_0_0
    BUFGCE_X0Y4          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.967 r  seeg_zynq_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=13548, routed)       2.281     5.248    seeg_zynq_i/proc_sys_reset_78M/U0/slowest_sync_clk
    SLICE_X16Y124        FDRE                                         r  seeg_zynq_i/proc_sys_reset_78M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y124        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.114     5.362 r  seeg_zynq_i/proc_sys_reset_78M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/Q
                         net (fo=183, routed)         2.239     7.601    seeg_zynq_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST_OUT/peripheral_aresetn[0]_bufg_place_replica
    SLICE_X9Y183         FDRE                                         r  seeg_zynq_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST_OUT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_78M_seeg_zynq_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y83        BUFG_PS                      0.000     0.000 r  seeg_zynq_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.434     2.434    seeg_zynq_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     3.173 r  seeg_zynq_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     3.480    seeg_zynq_i/clk_wiz_0/inst/clk_78M_seeg_zynq_clk_wiz_0_0
    BUFGCE_X0Y4          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.519 r  seeg_zynq_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=13548, routed)       2.107     5.626    seeg_zynq_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST_OUT/s_axi_lite_aclk
    SLICE_X9Y183         FDRE                                         r  seeg_zynq_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST_OUT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 seeg_zynq_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_78M_seeg_zynq_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Destination:            seeg_zynq_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (recovery check against rising-edge clock clk_78M_seeg_zynq_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.745ns  (logic 0.114ns (6.533%)  route 1.631ns (93.467%))
  Logic Levels:           0  
  Clock Path Skew:        0.369ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.575ns
    Source Clock Delay      (SCD):    5.206ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.239ns (routing 0.733ns, distribution 1.506ns)
  Clock Net Delay (Destination): 2.056ns (routing 0.674ns, distribution 1.382ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_78M_seeg_zynq_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y83        BUFG_PS                      0.000     0.000 r  seeg_zynq_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.678     2.678    seeg_zynq_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.575 r  seeg_zynq_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     2.923    seeg_zynq_i/clk_wiz_0/inst/clk_78M_seeg_zynq_clk_wiz_0_0
    BUFGCE_X0Y4          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.967 r  seeg_zynq_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=13548, routed)       2.239     5.206    seeg_zynq_i/smartconnect_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X0Y101         FDRE                                         r  seeg_zynq_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y101         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     5.320 r  seeg_zynq_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=60, routed)          1.631     6.951    seeg_zynq_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X1Y47          FDCE                                         f  seeg_zynq_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_78M_seeg_zynq_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y83        BUFG_PS                      0.000     0.000 r  seeg_zynq_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.434     2.434    seeg_zynq_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     3.173 r  seeg_zynq_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     3.480    seeg_zynq_i/clk_wiz_0/inst/clk_78M_seeg_zynq_clk_wiz_0_0
    BUFGCE_X0Y4          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.519 r  seeg_zynq_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=13548, routed)       2.056     5.575    seeg_zynq_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X1Y47          FDCE                                         r  seeg_zynq_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 seeg_zynq_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_78M_seeg_zynq_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Destination:            seeg_zynq_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (recovery check against rising-edge clock clk_78M_seeg_zynq_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.745ns  (logic 0.114ns (6.533%)  route 1.631ns (93.467%))
  Logic Levels:           0  
  Clock Path Skew:        0.369ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.575ns
    Source Clock Delay      (SCD):    5.206ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.239ns (routing 0.733ns, distribution 1.506ns)
  Clock Net Delay (Destination): 2.056ns (routing 0.674ns, distribution 1.382ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_78M_seeg_zynq_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y83        BUFG_PS                      0.000     0.000 r  seeg_zynq_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.678     2.678    seeg_zynq_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.575 r  seeg_zynq_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     2.923    seeg_zynq_i/clk_wiz_0/inst/clk_78M_seeg_zynq_clk_wiz_0_0
    BUFGCE_X0Y4          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.967 r  seeg_zynq_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=13548, routed)       2.239     5.206    seeg_zynq_i/smartconnect_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X0Y101         FDRE                                         r  seeg_zynq_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y101         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     5.320 r  seeg_zynq_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=60, routed)          1.631     6.951    seeg_zynq_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X1Y47          FDCE                                         f  seeg_zynq_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_78M_seeg_zynq_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y83        BUFG_PS                      0.000     0.000 r  seeg_zynq_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.434     2.434    seeg_zynq_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     3.173 r  seeg_zynq_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     3.480    seeg_zynq_i/clk_wiz_0/inst/clk_78M_seeg_zynq_clk_wiz_0_0
    BUFGCE_X0Y4          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.519 r  seeg_zynq_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=13548, routed)       2.056     5.575    seeg_zynq_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X1Y47          FDCE                                         r  seeg_zynq_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 seeg_zynq_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_78M_seeg_zynq_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Destination:            seeg_zynq_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
                            (recovery check against rising-edge clock clk_78M_seeg_zynq_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.745ns  (logic 0.114ns (6.533%)  route 1.631ns (93.467%))
  Logic Levels:           0  
  Clock Path Skew:        0.369ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.575ns
    Source Clock Delay      (SCD):    5.206ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.239ns (routing 0.733ns, distribution 1.506ns)
  Clock Net Delay (Destination): 2.056ns (routing 0.674ns, distribution 1.382ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_78M_seeg_zynq_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y83        BUFG_PS                      0.000     0.000 r  seeg_zynq_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.678     2.678    seeg_zynq_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.575 r  seeg_zynq_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     2.923    seeg_zynq_i/clk_wiz_0/inst/clk_78M_seeg_zynq_clk_wiz_0_0
    BUFGCE_X0Y4          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.967 r  seeg_zynq_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=13548, routed)       2.239     5.206    seeg_zynq_i/smartconnect_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X0Y101         FDRE                                         r  seeg_zynq_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y101         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     5.320 r  seeg_zynq_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=60, routed)          1.631     6.951    seeg_zynq_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X1Y47          FDCE                                         f  seeg_zynq_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_78M_seeg_zynq_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y83        BUFG_PS                      0.000     0.000 r  seeg_zynq_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.434     2.434    seeg_zynq_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     3.173 r  seeg_zynq_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     3.480    seeg_zynq_i/clk_wiz_0/inst/clk_78M_seeg_zynq_clk_wiz_0_0
    BUFGCE_X0Y4          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.519 r  seeg_zynq_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=13548, routed)       2.056     5.575    seeg_zynq_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X1Y47          FDCE                                         r  seeg_zynq_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/C

Slack:                    inf
  Source:                 seeg_zynq_i/smartconnect_1/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[51]/C
                            (rising edge-triggered cell FDRE clocked by clk_78M_seeg_zynq_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Destination:            seeg_zynq_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK1/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[28].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_78M_seeg_zynq_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.565ns  (logic 0.116ns (7.414%)  route 1.449ns (92.586%))
  Logic Levels:           0  
  Clock Path Skew:        0.309ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.599ns
    Source Clock Delay      (SCD):    5.290ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.323ns (routing 0.733ns, distribution 1.590ns)
  Clock Net Delay (Destination): 2.080ns (routing 0.674ns, distribution 1.406ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_78M_seeg_zynq_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y83        BUFG_PS                      0.000     0.000 r  seeg_zynq_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.678     2.678    seeg_zynq_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.575 r  seeg_zynq_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     2.923    seeg_zynq_i/clk_wiz_0/inst/clk_78M_seeg_zynq_clk_wiz_0_0
    BUFGCE_X0Y4          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.967 r  seeg_zynq_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=13548, routed)       2.323     5.290    seeg_zynq_i/smartconnect_1/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/s_sc_aclk
    SLICE_X5Y196         FDRE                                         r  seeg_zynq_i/smartconnect_1/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[51]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y196         FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.116     5.406 r  seeg_zynq_i/smartconnect_1/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[51]/Q
                         net (fo=32, routed)          1.449     6.855    seeg_zynq_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK1/s_axi_lite_wdata[28]
    SLICE_X5Y141         FDRE                                         r  seeg_zynq_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK1/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[28].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_78M_seeg_zynq_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y83        BUFG_PS                      0.000     0.000 r  seeg_zynq_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.434     2.434    seeg_zynq_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     3.173 r  seeg_zynq_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     3.480    seeg_zynq_i/clk_wiz_0/inst/clk_78M_seeg_zynq_clk_wiz_0_0
    BUFGCE_X0Y4          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.519 r  seeg_zynq_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=13548, routed)       2.080     5.599    seeg_zynq_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK1/m_axi_sg_aclk
    SLICE_X5Y141         FDRE                                         r  seeg_zynq_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK1/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[28].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 seeg_zynq_i/smartconnect_1/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[38]/C
                            (rising edge-triggered cell FDRE clocked by clk_78M_seeg_zynq_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Destination:            seeg_zynq_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK1/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[16].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_78M_seeg_zynq_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.541ns  (logic 0.116ns (7.526%)  route 1.425ns (92.474%))
  Logic Levels:           0  
  Clock Path Skew:        0.314ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.606ns
    Source Clock Delay      (SCD):    5.292ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.325ns (routing 0.733ns, distribution 1.592ns)
  Clock Net Delay (Destination): 2.087ns (routing 0.674ns, distribution 1.413ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_78M_seeg_zynq_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y83        BUFG_PS                      0.000     0.000 r  seeg_zynq_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.678     2.678    seeg_zynq_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.575 r  seeg_zynq_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     2.923    seeg_zynq_i/clk_wiz_0/inst/clk_78M_seeg_zynq_clk_wiz_0_0
    BUFGCE_X0Y4          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.967 r  seeg_zynq_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=13548, routed)       2.325     5.292    seeg_zynq_i/smartconnect_1/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/s_sc_aclk
    SLICE_X4Y196         FDRE                                         r  seeg_zynq_i/smartconnect_1/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[38]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y196         FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.116     5.408 r  seeg_zynq_i/smartconnect_1/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[38]/Q
                         net (fo=32, routed)          1.425     6.834    seeg_zynq_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK1/s_axi_lite_wdata[16]
    SLICE_X4Y134         FDRE                                         r  seeg_zynq_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK1/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[16].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_78M_seeg_zynq_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y83        BUFG_PS                      0.000     0.000 r  seeg_zynq_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.434     2.434    seeg_zynq_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     3.173 r  seeg_zynq_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     3.480    seeg_zynq_i/clk_wiz_0/inst/clk_78M_seeg_zynq_clk_wiz_0_0
    BUFGCE_X0Y4          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.519 r  seeg_zynq_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=13548, routed)       2.087     5.606    seeg_zynq_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK1/m_axi_sg_aclk
    SLICE_X4Y134         FDRE                                         r  seeg_zynq_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK1/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[16].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 seeg_zynq_i/smartconnect_1/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_78M_seeg_zynq_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Destination:            seeg_zynq_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK1/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_78M_seeg_zynq_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.502ns  (logic 0.113ns (7.523%)  route 1.389ns (92.477%))
  Logic Levels:           0  
  Clock Path Skew:        0.287ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.604ns
    Source Clock Delay      (SCD):    5.317ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.350ns (routing 0.733ns, distribution 1.617ns)
  Clock Net Delay (Destination): 2.085ns (routing 0.674ns, distribution 1.411ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_78M_seeg_zynq_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y83        BUFG_PS                      0.000     0.000 r  seeg_zynq_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.678     2.678    seeg_zynq_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.575 r  seeg_zynq_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     2.923    seeg_zynq_i/clk_wiz_0/inst/clk_78M_seeg_zynq_clk_wiz_0_0
    BUFGCE_X0Y4          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.967 r  seeg_zynq_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=13548, routed)       2.350     5.317    seeg_zynq_i/smartconnect_1/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/s_sc_aclk
    SLICE_X6Y194         FDRE                                         r  seeg_zynq_i/smartconnect_1/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y194         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.113     5.430 r  seeg_zynq_i/smartconnect_1/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[20]/Q
                         net (fo=40, routed)          1.389     6.819    seeg_zynq_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK1/s_axi_lite_wdata[0]
    SLICE_X7Y141         FDRE                                         r  seeg_zynq_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK1/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_78M_seeg_zynq_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y83        BUFG_PS                      0.000     0.000 r  seeg_zynq_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.434     2.434    seeg_zynq_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     3.173 r  seeg_zynq_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     3.480    seeg_zynq_i/clk_wiz_0/inst/clk_78M_seeg_zynq_clk_wiz_0_0
    BUFGCE_X0Y4          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.519 r  seeg_zynq_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=13548, routed)       2.085     5.604    seeg_zynq_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK1/m_axi_sg_aclk
    SLICE_X7Y141         FDRE                                         r  seeg_zynq_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK1/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 seeg_zynq_i/smartconnect_1/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_78M_seeg_zynq_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Destination:            seeg_zynq_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK1/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_78M_seeg_zynq_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.529ns  (logic 0.114ns (7.456%)  route 1.415ns (92.544%))
  Logic Levels:           0  
  Clock Path Skew:        0.315ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.595ns
    Source Clock Delay      (SCD):    5.280ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.313ns (routing 0.733ns, distribution 1.580ns)
  Clock Net Delay (Destination): 2.076ns (routing 0.674ns, distribution 1.402ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_78M_seeg_zynq_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y83        BUFG_PS                      0.000     0.000 r  seeg_zynq_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.678     2.678    seeg_zynq_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.575 r  seeg_zynq_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     2.923    seeg_zynq_i/clk_wiz_0/inst/clk_78M_seeg_zynq_clk_wiz_0_0
    BUFGCE_X0Y4          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.967 r  seeg_zynq_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=13548, routed)       2.313     5.280    seeg_zynq_i/smartconnect_1/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/s_sc_aclk
    SLICE_X8Y197         FDRE                                         r  seeg_zynq_i/smartconnect_1/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y197         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.114     5.394 r  seeg_zynq_i/smartconnect_1/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[22]/Q
                         net (fo=32, routed)          1.415     6.809    seeg_zynq_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK1/s_axi_lite_wdata[2]
    SLICE_X8Y151         FDRE                                         r  seeg_zynq_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK1/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_78M_seeg_zynq_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y83        BUFG_PS                      0.000     0.000 r  seeg_zynq_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.434     2.434    seeg_zynq_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     3.173 r  seeg_zynq_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     3.480    seeg_zynq_i/clk_wiz_0/inst/clk_78M_seeg_zynq_clk_wiz_0_0
    BUFGCE_X0Y4          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.519 r  seeg_zynq_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=13548, routed)       2.076     5.595    seeg_zynq_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK1/m_axi_sg_aclk
    SLICE_X8Y151         FDRE                                         r  seeg_zynq_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK1/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 seeg_zynq_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_78M_seeg_zynq_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Destination:            seeg_zynq_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.REG_RESET_OUT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_78M_seeg_zynq_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.200ns  (logic 0.084ns (42.000%)  route 0.116ns (58.000%))
  Logic Levels:           0  
  Clock Path Skew:        -0.371ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.083ns
    Source Clock Delay      (SCD):    3.454ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.218ns (routing 0.401ns, distribution 0.817ns)
  Clock Net Delay (Destination): 1.320ns (routing 0.434ns, distribution 0.886ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_78M_seeg_zynq_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y83        BUFG_PS                      0.000     0.000 r  seeg_zynq_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.468     1.468    seeg_zynq_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     2.034 r  seeg_zynq_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.179     2.213    seeg_zynq_i/clk_wiz_0/inst/clk_78M_seeg_zynq_clk_wiz_0_0
    BUFGCE_X0Y4          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     2.236 r  seeg_zynq_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=13548, routed)       1.218     3.454    seeg_zynq_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/m_axi_sg_aclk
    SLICE_X11Y115        FDRE                                         r  seeg_zynq_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y115        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.084     3.538 r  seeg_zynq_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_i_reg/Q
                         net (fo=1, routed)           0.116     3.654    seeg_zynq_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.REG_RESET_OUT/prmry_in
    SLICE_X12Y115        FDRE                                         r  seeg_zynq_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.REG_RESET_OUT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_78M_seeg_zynq_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y83        BUFG_PS                      0.000     0.000 r  seeg_zynq_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612     1.612    seeg_zynq_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     1.533 r  seeg_zynq_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.737    seeg_zynq_i/clk_wiz_0/inst/clk_78M_seeg_zynq_clk_wiz_0_0
    BUFGCE_X0Y4          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.763 r  seeg_zynq_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=13548, routed)       1.320     3.083    seeg_zynq_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.REG_RESET_OUT/m_axi_s2mm_aclk
    SLICE_X12Y115        FDRE                                         r  seeg_zynq_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.REG_RESET_OUT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 seeg_zynq_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_78M_seeg_zynq_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Destination:            seeg_zynq_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[4].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_78M_seeg_zynq_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.169ns  (logic 0.085ns (50.296%)  route 0.084ns (49.704%))
  Logic Levels:           0  
  Clock Path Skew:        -0.364ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.121ns
    Source Clock Delay      (SCD):    3.485ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.249ns (routing 0.401ns, distribution 0.848ns)
  Clock Net Delay (Destination): 1.358ns (routing 0.434ns, distribution 0.924ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_78M_seeg_zynq_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y83        BUFG_PS                      0.000     0.000 r  seeg_zynq_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.468     1.468    seeg_zynq_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     2.034 r  seeg_zynq_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.179     2.213    seeg_zynq_i/clk_wiz_0/inst/clk_78M_seeg_zynq_clk_wiz_0_0
    BUFGCE_X0Y4          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     2.236 r  seeg_zynq_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=13548, routed)       1.249     3.485    seeg_zynq_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/m_axi_sg_aclk
    SLICE_X9Y161         FDRE                                         r  seeg_zynq_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y161         FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.085     3.570 r  seeg_zynq_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[4]/Q
                         net (fo=1, routed)           0.084     3.654    seeg_zynq_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/prmry_vect_in[4]
    SLICE_X9Y162         FDRE                                         r  seeg_zynq_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[4].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_78M_seeg_zynq_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y83        BUFG_PS                      0.000     0.000 r  seeg_zynq_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612     1.612    seeg_zynq_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     1.533 r  seeg_zynq_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.737    seeg_zynq_i/clk_wiz_0/inst/clk_78M_seeg_zynq_clk_wiz_0_0
    BUFGCE_X0Y4          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.763 r  seeg_zynq_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=13548, routed)       1.358     3.121    seeg_zynq_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/s_axi_lite_aclk
    SLICE_X9Y162         FDRE                                         r  seeg_zynq_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[4].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 seeg_zynq_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_78M_seeg_zynq_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Destination:            seeg_zynq_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[30].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_78M_seeg_zynq_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.169ns  (logic 0.085ns (50.296%)  route 0.084ns (49.704%))
  Logic Levels:           0  
  Clock Path Skew:        -0.362ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.129ns
    Source Clock Delay      (SCD):    3.492ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.256ns (routing 0.401ns, distribution 0.855ns)
  Clock Net Delay (Destination): 1.366ns (routing 0.434ns, distribution 0.932ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_78M_seeg_zynq_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y83        BUFG_PS                      0.000     0.000 r  seeg_zynq_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.468     1.468    seeg_zynq_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     2.034 r  seeg_zynq_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.179     2.213    seeg_zynq_i/clk_wiz_0/inst/clk_78M_seeg_zynq_clk_wiz_0_0
    BUFGCE_X0Y4          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     2.236 r  seeg_zynq_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=13548, routed)       1.256     3.492    seeg_zynq_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/m_axi_sg_aclk
    SLICE_X6Y161         FDRE                                         r  seeg_zynq_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y161         FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.085     3.577 r  seeg_zynq_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[30]/Q
                         net (fo=1, routed)           0.084     3.661    seeg_zynq_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/prmry_vect_in[30]
    SLICE_X6Y162         FDRE                                         r  seeg_zynq_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[30].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_78M_seeg_zynq_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y83        BUFG_PS                      0.000     0.000 r  seeg_zynq_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612     1.612    seeg_zynq_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     1.533 r  seeg_zynq_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.737    seeg_zynq_i/clk_wiz_0/inst/clk_78M_seeg_zynq_clk_wiz_0_0
    BUFGCE_X0Y4          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.763 r  seeg_zynq_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=13548, routed)       1.366     3.129    seeg_zynq_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/s_axi_lite_aclk
    SLICE_X6Y162         FDRE                                         r  seeg_zynq_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[30].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 seeg_zynq_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_78M_seeg_zynq_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Destination:            seeg_zynq_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[31].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_78M_seeg_zynq_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.167ns  (logic 0.085ns (50.898%)  route 0.082ns (49.102%))
  Logic Levels:           0  
  Clock Path Skew:        -0.362ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.133ns
    Source Clock Delay      (SCD):    3.496ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.260ns (routing 0.401ns, distribution 0.859ns)
  Clock Net Delay (Destination): 1.370ns (routing 0.434ns, distribution 0.936ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_78M_seeg_zynq_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y83        BUFG_PS                      0.000     0.000 r  seeg_zynq_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.468     1.468    seeg_zynq_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     2.034 r  seeg_zynq_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.179     2.213    seeg_zynq_i/clk_wiz_0/inst/clk_78M_seeg_zynq_clk_wiz_0_0
    BUFGCE_X0Y4          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     2.236 r  seeg_zynq_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=13548, routed)       1.260     3.496    seeg_zynq_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/m_axi_sg_aclk
    SLICE_X6Y170         FDRE                                         r  seeg_zynq_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y170         FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.085     3.581 r  seeg_zynq_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[31]/Q
                         net (fo=1, routed)           0.082     3.663    seeg_zynq_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/prmry_vect_in[31]
    SLICE_X6Y171         FDRE                                         r  seeg_zynq_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[31].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_78M_seeg_zynq_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y83        BUFG_PS                      0.000     0.000 r  seeg_zynq_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612     1.612    seeg_zynq_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     1.533 r  seeg_zynq_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.737    seeg_zynq_i/clk_wiz_0/inst/clk_78M_seeg_zynq_clk_wiz_0_0
    BUFGCE_X0Y4          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.763 r  seeg_zynq_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=13548, routed)       1.370     3.133    seeg_zynq_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/s_axi_lite_aclk
    SLICE_X6Y171         FDRE                                         r  seeg_zynq_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[31].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 seeg_zynq_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_78M_seeg_zynq_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Destination:            seeg_zynq_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[11].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_78M_seeg_zynq_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.169ns  (logic 0.085ns (50.296%)  route 0.084ns (49.704%))
  Logic Levels:           0  
  Clock Path Skew:        -0.363ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.130ns
    Source Clock Delay      (SCD):    3.494ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.258ns (routing 0.401ns, distribution 0.857ns)
  Clock Net Delay (Destination): 1.367ns (routing 0.434ns, distribution 0.933ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_78M_seeg_zynq_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y83        BUFG_PS                      0.000     0.000 r  seeg_zynq_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.468     1.468    seeg_zynq_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     2.034 r  seeg_zynq_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.179     2.213    seeg_zynq_i/clk_wiz_0/inst/clk_78M_seeg_zynq_clk_wiz_0_0
    BUFGCE_X0Y4          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     2.236 r  seeg_zynq_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=13548, routed)       1.258     3.494    seeg_zynq_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/m_axi_sg_aclk
    SLICE_X9Y169         FDRE                                         r  seeg_zynq_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y169         FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.085     3.579 r  seeg_zynq_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[11]/Q
                         net (fo=1, routed)           0.084     3.663    seeg_zynq_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/prmry_vect_in[11]
    SLICE_X9Y170         FDRE                                         r  seeg_zynq_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[11].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_78M_seeg_zynq_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y83        BUFG_PS                      0.000     0.000 r  seeg_zynq_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612     1.612    seeg_zynq_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     1.533 r  seeg_zynq_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.737    seeg_zynq_i/clk_wiz_0/inst/clk_78M_seeg_zynq_clk_wiz_0_0
    BUFGCE_X0Y4          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.763 r  seeg_zynq_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=13548, routed)       1.367     3.130    seeg_zynq_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/s_axi_lite_aclk
    SLICE_X9Y170         FDRE                                         r  seeg_zynq_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[11].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 seeg_zynq_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_78M_seeg_zynq_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Destination:            seeg_zynq_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[29].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_78M_seeg_zynq_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.169ns  (logic 0.085ns (50.296%)  route 0.084ns (49.704%))
  Logic Levels:           0  
  Clock Path Skew:        -0.363ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.131ns
    Source Clock Delay      (SCD):    3.495ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.259ns (routing 0.401ns, distribution 0.858ns)
  Clock Net Delay (Destination): 1.368ns (routing 0.434ns, distribution 0.934ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_78M_seeg_zynq_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y83        BUFG_PS                      0.000     0.000 r  seeg_zynq_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.468     1.468    seeg_zynq_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     2.034 r  seeg_zynq_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.179     2.213    seeg_zynq_i/clk_wiz_0/inst/clk_78M_seeg_zynq_clk_wiz_0_0
    BUFGCE_X0Y4          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     2.236 r  seeg_zynq_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=13548, routed)       1.259     3.495    seeg_zynq_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/m_axi_sg_aclk
    SLICE_X6Y166         FDRE                                         r  seeg_zynq_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y166         FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.085     3.580 r  seeg_zynq_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[29]/Q
                         net (fo=1, routed)           0.084     3.664    seeg_zynq_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/prmry_vect_in[29]
    SLICE_X6Y167         FDRE                                         r  seeg_zynq_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[29].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_78M_seeg_zynq_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y83        BUFG_PS                      0.000     0.000 r  seeg_zynq_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612     1.612    seeg_zynq_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     1.533 r  seeg_zynq_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.737    seeg_zynq_i/clk_wiz_0/inst/clk_78M_seeg_zynq_clk_wiz_0_0
    BUFGCE_X0Y4          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.763 r  seeg_zynq_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=13548, routed)       1.368     3.131    seeg_zynq_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/s_axi_lite_aclk
    SLICE_X6Y167         FDRE                                         r  seeg_zynq_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[29].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 seeg_zynq_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_78M_seeg_zynq_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Destination:            seeg_zynq_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[20].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_78M_seeg_zynq_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.176ns  (logic 0.084ns (47.727%)  route 0.092ns (52.273%))
  Logic Levels:           0  
  Clock Path Skew:        -0.359ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.129ns
    Source Clock Delay      (SCD):    3.488ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.252ns (routing 0.401ns, distribution 0.851ns)
  Clock Net Delay (Destination): 1.366ns (routing 0.434ns, distribution 0.932ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_78M_seeg_zynq_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y83        BUFG_PS                      0.000     0.000 r  seeg_zynq_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.468     1.468    seeg_zynq_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     2.034 r  seeg_zynq_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.179     2.213    seeg_zynq_i/clk_wiz_0/inst/clk_78M_seeg_zynq_clk_wiz_0_0
    BUFGCE_X0Y4          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     2.236 r  seeg_zynq_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=13548, routed)       1.252     3.488    seeg_zynq_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/m_axi_sg_aclk
    SLICE_X5Y159         FDRE                                         r  seeg_zynq_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y159         FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.084     3.572 r  seeg_zynq_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[20]/Q
                         net (fo=1, routed)           0.092     3.664    seeg_zynq_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/prmry_vect_in[20]
    SLICE_X5Y160         FDRE                                         r  seeg_zynq_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[20].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_78M_seeg_zynq_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y83        BUFG_PS                      0.000     0.000 r  seeg_zynq_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612     1.612    seeg_zynq_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     1.533 r  seeg_zynq_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.737    seeg_zynq_i/clk_wiz_0/inst/clk_78M_seeg_zynq_clk_wiz_0_0
    BUFGCE_X0Y4          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.763 r  seeg_zynq_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=13548, routed)       1.366     3.129    seeg_zynq_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/s_axi_lite_aclk
    SLICE_X5Y160         FDRE                                         r  seeg_zynq_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[20].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 seeg_zynq_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_78M_seeg_zynq_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Destination:            seeg_zynq_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_78M_seeg_zynq_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.176ns  (logic 0.084ns (47.727%)  route 0.092ns (52.273%))
  Logic Levels:           0  
  Clock Path Skew:        -0.360ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.128ns
    Source Clock Delay      (SCD):    3.488ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.252ns (routing 0.401ns, distribution 0.851ns)
  Clock Net Delay (Destination): 1.365ns (routing 0.434ns, distribution 0.931ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_78M_seeg_zynq_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y83        BUFG_PS                      0.000     0.000 r  seeg_zynq_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.468     1.468    seeg_zynq_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     2.034 r  seeg_zynq_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.179     2.213    seeg_zynq_i/clk_wiz_0/inst/clk_78M_seeg_zynq_clk_wiz_0_0
    BUFGCE_X0Y4          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     2.236 r  seeg_zynq_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=13548, routed)       1.252     3.488    seeg_zynq_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/m_axi_sg_aclk
    SLICE_X8Y163         FDRE                                         r  seeg_zynq_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y163         FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.084     3.572 r  seeg_zynq_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[3]/Q
                         net (fo=1, routed)           0.092     3.664    seeg_zynq_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/prmry_vect_in[3]
    SLICE_X8Y164         FDRE                                         r  seeg_zynq_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_78M_seeg_zynq_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y83        BUFG_PS                      0.000     0.000 r  seeg_zynq_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612     1.612    seeg_zynq_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     1.533 r  seeg_zynq_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.737    seeg_zynq_i/clk_wiz_0/inst/clk_78M_seeg_zynq_clk_wiz_0_0
    BUFGCE_X0Y4          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.763 r  seeg_zynq_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=13548, routed)       1.365     3.128    seeg_zynq_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/s_axi_lite_aclk
    SLICE_X8Y164         FDRE                                         r  seeg_zynq_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 seeg_zynq_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_78M_seeg_zynq_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Destination:            seeg_zynq_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[6].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_78M_seeg_zynq_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.169ns  (logic 0.085ns (50.296%)  route 0.084ns (49.704%))
  Logic Levels:           0  
  Clock Path Skew:        -0.363ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.132ns
    Source Clock Delay      (SCD):    3.496ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.260ns (routing 0.401ns, distribution 0.859ns)
  Clock Net Delay (Destination): 1.369ns (routing 0.434ns, distribution 0.935ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_78M_seeg_zynq_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y83        BUFG_PS                      0.000     0.000 r  seeg_zynq_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.468     1.468    seeg_zynq_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     2.034 r  seeg_zynq_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.179     2.213    seeg_zynq_i/clk_wiz_0/inst/clk_78M_seeg_zynq_clk_wiz_0_0
    BUFGCE_X0Y4          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     2.236 r  seeg_zynq_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=13548, routed)       1.260     3.496    seeg_zynq_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/m_axi_sg_aclk
    SLICE_X6Y168         FDRE                                         r  seeg_zynq_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y168         FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.085     3.581 r  seeg_zynq_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[6]/Q
                         net (fo=1, routed)           0.084     3.665    seeg_zynq_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/prmry_vect_in[6]
    SLICE_X6Y169         FDRE                                         r  seeg_zynq_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[6].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_78M_seeg_zynq_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y83        BUFG_PS                      0.000     0.000 r  seeg_zynq_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612     1.612    seeg_zynq_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     1.533 r  seeg_zynq_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.737    seeg_zynq_i/clk_wiz_0/inst/clk_78M_seeg_zynq_clk_wiz_0_0
    BUFGCE_X0Y4          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.763 r  seeg_zynq_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=13548, routed)       1.369     3.132    seeg_zynq_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/s_axi_lite_aclk
    SLICE_X6Y169         FDRE                                         r  seeg_zynq_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[6].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 seeg_zynq_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_78M_seeg_zynq_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Destination:            seeg_zynq_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[12].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_78M_seeg_zynq_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.169ns  (logic 0.085ns (50.296%)  route 0.084ns (49.704%))
  Logic Levels:           0  
  Clock Path Skew:        -0.362ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.134ns
    Source Clock Delay      (SCD):    3.497ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.261ns (routing 0.401ns, distribution 0.860ns)
  Clock Net Delay (Destination): 1.371ns (routing 0.434ns, distribution 0.937ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_78M_seeg_zynq_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y83        BUFG_PS                      0.000     0.000 r  seeg_zynq_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.468     1.468    seeg_zynq_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     2.034 r  seeg_zynq_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.179     2.213    seeg_zynq_i/clk_wiz_0/inst/clk_78M_seeg_zynq_clk_wiz_0_0
    BUFGCE_X0Y4          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     2.236 r  seeg_zynq_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=13548, routed)       1.261     3.497    seeg_zynq_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/m_axi_sg_aclk
    SLICE_X6Y175         FDRE                                         r  seeg_zynq_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y175         FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.085     3.582 r  seeg_zynq_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[12]/Q
                         net (fo=1, routed)           0.084     3.666    seeg_zynq_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/prmry_vect_in[12]
    SLICE_X6Y176         FDRE                                         r  seeg_zynq_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[12].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_78M_seeg_zynq_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y83        BUFG_PS                      0.000     0.000 r  seeg_zynq_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612     1.612    seeg_zynq_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     1.533 r  seeg_zynq_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.737    seeg_zynq_i/clk_wiz_0/inst/clk_78M_seeg_zynq_clk_wiz_0_0
    BUFGCE_X0Y4          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.763 r  seeg_zynq_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=13548, routed)       1.371     3.134    seeg_zynq_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/s_axi_lite_aclk
    SLICE_X6Y176         FDRE                                         r  seeg_zynq_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[12].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay          6254 Endpoints
Min Delay          6254 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/E1/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/data_out_a_E1_reg_reg[0]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.039ns  (logic 0.824ns (10.249%)  route 7.215ns (89.751%))
  Logic Levels:           6  (FDRE=1 LUT2=1 LUT3=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y189        FDRE                         0.000     0.000 r  seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/E1/FSM_sequential_state_reg[0]/C
    SLICE_X46Y189        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.113     0.113 f  seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/E1/FSM_sequential_state_reg[0]/Q
                         net (fo=18, routed)          0.612     0.725    seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/E1/state__0[0]
    SLICE_X51Y190        LUT3 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.152     0.877 r  seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/E1/FSM_onehot_state[16]_i_15/O
                         net (fo=4, routed)           0.674     1.550    seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/O2/done_all__0[0]
    SLICE_X38Y190        LUT6 (Prop_E6LUT_SLICEM_I5_O)
                                                      0.057     1.607 f  seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/O2/data_out_b_A2_reg[15]_i_14/O
                         net (fo=1, routed)           0.320     1.927    seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/B1/data_out_b_C2_reg_reg[0]_6
    SLICE_X37Y195        LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.228     2.155 f  seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/B1/data_out_b_A2_reg[15]_i_5/O
                         net (fo=3, routed)           0.735     2.891    seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/B1/FSM_sequential_state_reg[1]_0
    SLICE_X46Y192        LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.137     3.028 r  seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/B1/data_out_b_A2_reg[15]_i_2/O
                         net (fo=2, routed)           0.107     3.135    seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/B1/E[0]_bufg_place
    SLICE_X45Y193        LUT2 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.137     3.272 r  seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/B1/data_out_b_A2_reg[15]_i_1/O
                         net (fo=800, routed)         4.768     8.039    seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/B1_n_4
    SLICE_X50Y169        FDRE                                         r  seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/data_out_a_E1_reg_reg[0]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/E1/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/data_out_a_E2_reg_reg[0]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.039ns  (logic 0.824ns (10.249%)  route 7.215ns (89.751%))
  Logic Levels:           6  (FDRE=1 LUT2=1 LUT3=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y189        FDRE                         0.000     0.000 r  seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/E1/FSM_sequential_state_reg[0]/C
    SLICE_X46Y189        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.113     0.113 f  seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/E1/FSM_sequential_state_reg[0]/Q
                         net (fo=18, routed)          0.612     0.725    seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/E1/state__0[0]
    SLICE_X51Y190        LUT3 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.152     0.877 r  seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/E1/FSM_onehot_state[16]_i_15/O
                         net (fo=4, routed)           0.674     1.550    seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/O2/done_all__0[0]
    SLICE_X38Y190        LUT6 (Prop_E6LUT_SLICEM_I5_O)
                                                      0.057     1.607 f  seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/O2/data_out_b_A2_reg[15]_i_14/O
                         net (fo=1, routed)           0.320     1.927    seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/B1/data_out_b_C2_reg_reg[0]_6
    SLICE_X37Y195        LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.228     2.155 f  seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/B1/data_out_b_A2_reg[15]_i_5/O
                         net (fo=3, routed)           0.735     2.891    seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/B1/FSM_sequential_state_reg[1]_0
    SLICE_X46Y192        LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.137     3.028 r  seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/B1/data_out_b_A2_reg[15]_i_2/O
                         net (fo=2, routed)           0.107     3.135    seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/B1/E[0]_bufg_place
    SLICE_X45Y193        LUT2 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.137     3.272 r  seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/B1/data_out_b_A2_reg[15]_i_1/O
                         net (fo=800, routed)         4.768     8.039    seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/B1_n_4
    SLICE_X50Y169        FDRE                                         r  seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/data_out_a_E2_reg_reg[0]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/E1/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/data_out_a_F1_reg_reg[0]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.039ns  (logic 0.824ns (10.249%)  route 7.215ns (89.751%))
  Logic Levels:           6  (FDRE=1 LUT2=1 LUT3=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y189        FDRE                         0.000     0.000 r  seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/E1/FSM_sequential_state_reg[0]/C
    SLICE_X46Y189        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.113     0.113 f  seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/E1/FSM_sequential_state_reg[0]/Q
                         net (fo=18, routed)          0.612     0.725    seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/E1/state__0[0]
    SLICE_X51Y190        LUT3 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.152     0.877 r  seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/E1/FSM_onehot_state[16]_i_15/O
                         net (fo=4, routed)           0.674     1.550    seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/O2/done_all__0[0]
    SLICE_X38Y190        LUT6 (Prop_E6LUT_SLICEM_I5_O)
                                                      0.057     1.607 f  seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/O2/data_out_b_A2_reg[15]_i_14/O
                         net (fo=1, routed)           0.320     1.927    seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/B1/data_out_b_C2_reg_reg[0]_6
    SLICE_X37Y195        LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.228     2.155 f  seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/B1/data_out_b_A2_reg[15]_i_5/O
                         net (fo=3, routed)           0.735     2.891    seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/B1/FSM_sequential_state_reg[1]_0
    SLICE_X46Y192        LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.137     3.028 r  seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/B1/data_out_b_A2_reg[15]_i_2/O
                         net (fo=2, routed)           0.107     3.135    seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/B1/E[0]_bufg_place
    SLICE_X45Y193        LUT2 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.137     3.272 r  seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/B1/data_out_b_A2_reg[15]_i_1/O
                         net (fo=800, routed)         4.768     8.039    seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/B1_n_4
    SLICE_X50Y169        FDRE                                         r  seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/data_out_a_F1_reg_reg[0]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/E1/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/data_out_a_H2_reg_reg[0]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.039ns  (logic 0.824ns (10.249%)  route 7.215ns (89.751%))
  Logic Levels:           6  (FDRE=1 LUT2=1 LUT3=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y189        FDRE                         0.000     0.000 r  seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/E1/FSM_sequential_state_reg[0]/C
    SLICE_X46Y189        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.113     0.113 f  seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/E1/FSM_sequential_state_reg[0]/Q
                         net (fo=18, routed)          0.612     0.725    seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/E1/state__0[0]
    SLICE_X51Y190        LUT3 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.152     0.877 r  seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/E1/FSM_onehot_state[16]_i_15/O
                         net (fo=4, routed)           0.674     1.550    seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/O2/done_all__0[0]
    SLICE_X38Y190        LUT6 (Prop_E6LUT_SLICEM_I5_O)
                                                      0.057     1.607 f  seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/O2/data_out_b_A2_reg[15]_i_14/O
                         net (fo=1, routed)           0.320     1.927    seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/B1/data_out_b_C2_reg_reg[0]_6
    SLICE_X37Y195        LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.228     2.155 f  seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/B1/data_out_b_A2_reg[15]_i_5/O
                         net (fo=3, routed)           0.735     2.891    seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/B1/FSM_sequential_state_reg[1]_0
    SLICE_X46Y192        LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.137     3.028 r  seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/B1/data_out_b_A2_reg[15]_i_2/O
                         net (fo=2, routed)           0.107     3.135    seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/B1/E[0]_bufg_place
    SLICE_X45Y193        LUT2 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.137     3.272 r  seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/B1/data_out_b_A2_reg[15]_i_1/O
                         net (fo=800, routed)         4.768     8.039    seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/B1_n_4
    SLICE_X50Y169        FDRE                                         r  seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/data_out_a_H2_reg_reg[0]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/E1/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/data_out_b_E1_reg_reg[0]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.039ns  (logic 0.824ns (10.249%)  route 7.215ns (89.751%))
  Logic Levels:           6  (FDRE=1 LUT2=1 LUT3=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y189        FDRE                         0.000     0.000 r  seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/E1/FSM_sequential_state_reg[0]/C
    SLICE_X46Y189        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.113     0.113 f  seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/E1/FSM_sequential_state_reg[0]/Q
                         net (fo=18, routed)          0.612     0.725    seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/E1/state__0[0]
    SLICE_X51Y190        LUT3 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.152     0.877 r  seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/E1/FSM_onehot_state[16]_i_15/O
                         net (fo=4, routed)           0.674     1.550    seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/O2/done_all__0[0]
    SLICE_X38Y190        LUT6 (Prop_E6LUT_SLICEM_I5_O)
                                                      0.057     1.607 f  seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/O2/data_out_b_A2_reg[15]_i_14/O
                         net (fo=1, routed)           0.320     1.927    seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/B1/data_out_b_C2_reg_reg[0]_6
    SLICE_X37Y195        LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.228     2.155 f  seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/B1/data_out_b_A2_reg[15]_i_5/O
                         net (fo=3, routed)           0.735     2.891    seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/B1/FSM_sequential_state_reg[1]_0
    SLICE_X46Y192        LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.137     3.028 r  seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/B1/data_out_b_A2_reg[15]_i_2/O
                         net (fo=2, routed)           0.107     3.135    seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/B1/E[0]_bufg_place
    SLICE_X45Y193        LUT2 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.137     3.272 r  seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/B1/data_out_b_A2_reg[15]_i_1/O
                         net (fo=800, routed)         4.768     8.039    seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/B1_n_4
    SLICE_X50Y169        FDRE                                         r  seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/data_out_b_E1_reg_reg[0]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/E1/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/data_out_b_E2_reg_reg[0]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.039ns  (logic 0.824ns (10.249%)  route 7.215ns (89.751%))
  Logic Levels:           6  (FDRE=1 LUT2=1 LUT3=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y189        FDRE                         0.000     0.000 r  seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/E1/FSM_sequential_state_reg[0]/C
    SLICE_X46Y189        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.113     0.113 f  seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/E1/FSM_sequential_state_reg[0]/Q
                         net (fo=18, routed)          0.612     0.725    seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/E1/state__0[0]
    SLICE_X51Y190        LUT3 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.152     0.877 r  seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/E1/FSM_onehot_state[16]_i_15/O
                         net (fo=4, routed)           0.674     1.550    seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/O2/done_all__0[0]
    SLICE_X38Y190        LUT6 (Prop_E6LUT_SLICEM_I5_O)
                                                      0.057     1.607 f  seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/O2/data_out_b_A2_reg[15]_i_14/O
                         net (fo=1, routed)           0.320     1.927    seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/B1/data_out_b_C2_reg_reg[0]_6
    SLICE_X37Y195        LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.228     2.155 f  seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/B1/data_out_b_A2_reg[15]_i_5/O
                         net (fo=3, routed)           0.735     2.891    seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/B1/FSM_sequential_state_reg[1]_0
    SLICE_X46Y192        LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.137     3.028 r  seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/B1/data_out_b_A2_reg[15]_i_2/O
                         net (fo=2, routed)           0.107     3.135    seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/B1/E[0]_bufg_place
    SLICE_X45Y193        LUT2 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.137     3.272 r  seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/B1/data_out_b_A2_reg[15]_i_1/O
                         net (fo=800, routed)         4.768     8.039    seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/B1_n_4
    SLICE_X50Y169        FDRE                                         r  seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/data_out_b_E2_reg_reg[0]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/E1/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/data_out_b_F1_reg_reg[0]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.039ns  (logic 0.824ns (10.249%)  route 7.215ns (89.751%))
  Logic Levels:           6  (FDRE=1 LUT2=1 LUT3=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y189        FDRE                         0.000     0.000 r  seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/E1/FSM_sequential_state_reg[0]/C
    SLICE_X46Y189        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.113     0.113 f  seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/E1/FSM_sequential_state_reg[0]/Q
                         net (fo=18, routed)          0.612     0.725    seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/E1/state__0[0]
    SLICE_X51Y190        LUT3 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.152     0.877 r  seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/E1/FSM_onehot_state[16]_i_15/O
                         net (fo=4, routed)           0.674     1.550    seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/O2/done_all__0[0]
    SLICE_X38Y190        LUT6 (Prop_E6LUT_SLICEM_I5_O)
                                                      0.057     1.607 f  seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/O2/data_out_b_A2_reg[15]_i_14/O
                         net (fo=1, routed)           0.320     1.927    seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/B1/data_out_b_C2_reg_reg[0]_6
    SLICE_X37Y195        LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.228     2.155 f  seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/B1/data_out_b_A2_reg[15]_i_5/O
                         net (fo=3, routed)           0.735     2.891    seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/B1/FSM_sequential_state_reg[1]_0
    SLICE_X46Y192        LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.137     3.028 r  seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/B1/data_out_b_A2_reg[15]_i_2/O
                         net (fo=2, routed)           0.107     3.135    seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/B1/E[0]_bufg_place
    SLICE_X45Y193        LUT2 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.137     3.272 r  seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/B1/data_out_b_A2_reg[15]_i_1/O
                         net (fo=800, routed)         4.768     8.039    seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/B1_n_4
    SLICE_X50Y169        FDRE                                         r  seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/data_out_b_F1_reg_reg[0]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/E1/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/data_out_b_H1_reg_reg[0]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.039ns  (logic 0.824ns (10.249%)  route 7.215ns (89.751%))
  Logic Levels:           6  (FDRE=1 LUT2=1 LUT3=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y189        FDRE                         0.000     0.000 r  seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/E1/FSM_sequential_state_reg[0]/C
    SLICE_X46Y189        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.113     0.113 f  seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/E1/FSM_sequential_state_reg[0]/Q
                         net (fo=18, routed)          0.612     0.725    seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/E1/state__0[0]
    SLICE_X51Y190        LUT3 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.152     0.877 r  seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/E1/FSM_onehot_state[16]_i_15/O
                         net (fo=4, routed)           0.674     1.550    seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/O2/done_all__0[0]
    SLICE_X38Y190        LUT6 (Prop_E6LUT_SLICEM_I5_O)
                                                      0.057     1.607 f  seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/O2/data_out_b_A2_reg[15]_i_14/O
                         net (fo=1, routed)           0.320     1.927    seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/B1/data_out_b_C2_reg_reg[0]_6
    SLICE_X37Y195        LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.228     2.155 f  seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/B1/data_out_b_A2_reg[15]_i_5/O
                         net (fo=3, routed)           0.735     2.891    seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/B1/FSM_sequential_state_reg[1]_0
    SLICE_X46Y192        LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.137     3.028 r  seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/B1/data_out_b_A2_reg[15]_i_2/O
                         net (fo=2, routed)           0.107     3.135    seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/B1/E[0]_bufg_place
    SLICE_X45Y193        LUT2 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.137     3.272 r  seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/B1/data_out_b_A2_reg[15]_i_1/O
                         net (fo=800, routed)         4.768     8.039    seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/B1_n_4
    SLICE_X50Y169        FDRE                                         r  seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/data_out_b_H1_reg_reg[0]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/E1/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/data_out_b_H2_reg_reg[0]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.039ns  (logic 0.824ns (10.249%)  route 7.215ns (89.751%))
  Logic Levels:           6  (FDRE=1 LUT2=1 LUT3=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y189        FDRE                         0.000     0.000 r  seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/E1/FSM_sequential_state_reg[0]/C
    SLICE_X46Y189        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.113     0.113 f  seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/E1/FSM_sequential_state_reg[0]/Q
                         net (fo=18, routed)          0.612     0.725    seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/E1/state__0[0]
    SLICE_X51Y190        LUT3 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.152     0.877 r  seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/E1/FSM_onehot_state[16]_i_15/O
                         net (fo=4, routed)           0.674     1.550    seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/O2/done_all__0[0]
    SLICE_X38Y190        LUT6 (Prop_E6LUT_SLICEM_I5_O)
                                                      0.057     1.607 f  seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/O2/data_out_b_A2_reg[15]_i_14/O
                         net (fo=1, routed)           0.320     1.927    seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/B1/data_out_b_C2_reg_reg[0]_6
    SLICE_X37Y195        LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.228     2.155 f  seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/B1/data_out_b_A2_reg[15]_i_5/O
                         net (fo=3, routed)           0.735     2.891    seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/B1/FSM_sequential_state_reg[1]_0
    SLICE_X46Y192        LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.137     3.028 r  seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/B1/data_out_b_A2_reg[15]_i_2/O
                         net (fo=2, routed)           0.107     3.135    seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/B1/E[0]_bufg_place
    SLICE_X45Y193        LUT2 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.137     3.272 r  seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/B1/data_out_b_A2_reg[15]_i_1/O
                         net (fo=800, routed)         4.768     8.039    seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/B1_n_4
    SLICE_X50Y169        FDRE                                         r  seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/data_out_b_H2_reg_reg[0]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/E1/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/data_out_a_E1_reg_reg[1]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.891ns  (logic 0.824ns (10.442%)  route 7.067ns (89.558%))
  Logic Levels:           6  (FDRE=1 LUT2=1 LUT3=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y189        FDRE                         0.000     0.000 r  seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/E1/FSM_sequential_state_reg[0]/C
    SLICE_X46Y189        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.113     0.113 f  seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/E1/FSM_sequential_state_reg[0]/Q
                         net (fo=18, routed)          0.612     0.725    seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/E1/state__0[0]
    SLICE_X51Y190        LUT3 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.152     0.877 r  seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/E1/FSM_onehot_state[16]_i_15/O
                         net (fo=4, routed)           0.674     1.550    seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/O2/done_all__0[0]
    SLICE_X38Y190        LUT6 (Prop_E6LUT_SLICEM_I5_O)
                                                      0.057     1.607 f  seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/O2/data_out_b_A2_reg[15]_i_14/O
                         net (fo=1, routed)           0.320     1.927    seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/B1/data_out_b_C2_reg_reg[0]_6
    SLICE_X37Y195        LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.228     2.155 f  seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/B1/data_out_b_A2_reg[15]_i_5/O
                         net (fo=3, routed)           0.735     2.891    seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/B1/FSM_sequential_state_reg[1]_0
    SLICE_X46Y192        LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.137     3.028 r  seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/B1/data_out_b_A2_reg[15]_i_2/O
                         net (fo=2, routed)           0.107     3.135    seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/B1/E[0]_bufg_place
    SLICE_X45Y193        LUT2 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.137     3.272 r  seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/B1/data_out_b_A2_reg[15]_i_1/O
                         net (fo=800, routed)         4.619     7.891    seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/B1_n_4
    SLICE_X49Y171        FDRE                                         r  seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/data_out_a_E1_reg_reg[1]/R
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/P1/b_data_out_reg[14]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/data_out_b_P1_reg_reg[14]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.138ns  (logic 0.084ns (60.969%)  route 0.054ns (39.031%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y187        FDRE                         0.000     0.000 r  seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/P1/b_data_out_reg[14]/C
    SLICE_X48Y187        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.084     0.084 r  seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/P1/b_data_out_reg[14]/Q
                         net (fo=3, routed)           0.054     0.138    seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/data_out_b_P1[14]
    SLICE_X48Y187        FDRE                                         r  seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/data_out_b_P1_reg_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/D1/done_cs_hold_counter_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/D1/done_cs_hold_counter_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.138ns  (logic 0.106ns (76.817%)  route 0.032ns (23.183%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y199        FDRE                         0.000     0.000 r  seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/D1/done_cs_hold_counter_reg[0]/C
    SLICE_X23Y199        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.084     0.084 r  seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/D1/done_cs_hold_counter_reg[0]/Q
                         net (fo=6, routed)           0.025     0.109    seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/D1/done_cs_hold_counter_reg_n_0_[0]
    SLICE_X23Y199        LUT3 (Prop_H5LUT_SLICEL_I1_O)
                                                      0.022     0.131 r  seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/D1/done_cs_hold_counter[1]_i_1__24/O
                         net (fo=1, routed)           0.007     0.138    seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/D1/done_cs_hold_counter[1]_i_1__24_n_0
    SLICE_X23Y199        FDRE                                         r  seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/D1/done_cs_hold_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seeg_zynq_i/seeg_top_0/inst/seeg/B1_slave/clk_counter_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seeg_zynq_i/seeg_top_0/inst/seeg/B1_slave/clk_counter_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.140ns  (logic 0.106ns (75.912%)  route 0.034ns (24.088%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y179        FDRE                         0.000     0.000 r  seeg_zynq_i/seeg_top_0/inst/seeg/B1_slave/clk_counter_reg[5]/C
    SLICE_X26Y179        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.084     0.084 r  seeg_zynq_i/seeg_top_0/inst/seeg/B1_slave/clk_counter_reg[5]/Q
                         net (fo=4, routed)           0.027     0.111    seeg_zynq_i/seeg_top_0/inst/seeg/B1_slave/clk_counter_reg_n_0_[5]
    SLICE_X26Y179        LUT5 (Prop_H5LUT_SLICEL_I1_O)
                                                      0.022     0.133 r  seeg_zynq_i/seeg_top_0/inst/seeg/B1_slave/clk_counter[6]_i_2__43/O
                         net (fo=1, routed)           0.007     0.140    seeg_zynq_i/seeg_top_0/inst/seeg/B1_slave/clk_counter[6]_i_2__43_n_0
    SLICE_X26Y179        FDRE                                         r  seeg_zynq_i/seeg_top_0/inst/seeg/B1_slave/clk_counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seeg_zynq_i/seeg_top_0/inst/seeg/M2_slave/clk_counter_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seeg_zynq_i/seeg_top_0/inst/seeg/M2_slave/clk_counter_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.140ns  (logic 0.106ns (75.912%)  route 0.034ns (24.088%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y179        FDRE                         0.000     0.000 r  seeg_zynq_i/seeg_top_0/inst/seeg/M2_slave/clk_counter_reg[5]/C
    SLICE_X36Y179        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.084     0.084 r  seeg_zynq_i/seeg_top_0/inst/seeg/M2_slave/clk_counter_reg[5]/Q
                         net (fo=4, routed)           0.027     0.111    seeg_zynq_i/seeg_top_0/inst/seeg/M2_slave/clk_counter_reg_n_0_[5]
    SLICE_X36Y179        LUT5 (Prop_H5LUT_SLICEL_I1_O)
                                                      0.022     0.133 r  seeg_zynq_i/seeg_top_0/inst/seeg/M2_slave/clk_counter[6]_i_2__59/O
                         net (fo=1, routed)           0.007     0.140    seeg_zynq_i/seeg_top_0/inst/seeg/M2_slave/clk_counter[6]_i_2__59_n_0
    SLICE_X36Y179        FDRE                                         r  seeg_zynq_i/seeg_top_0/inst/seeg/M2_slave/clk_counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/A1/index_sampled_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/A1/index_sampled_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.140ns  (logic 0.106ns (75.912%)  route 0.034ns (24.088%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y203        FDRE                         0.000     0.000 r  seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/A1/index_sampled_reg[2]/C
    SLICE_X48Y203        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.084     0.084 r  seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/A1/index_sampled_reg[2]/Q
                         net (fo=7, routed)           0.027     0.111    seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/A1/index_sampled_reg_n_0_[2]
    SLICE_X48Y203        LUT5 (Prop_H5LUT_SLICEL_I3_O)
                                                      0.022     0.133 r  seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/A1/index_sampled[3]_i_1__30/O
                         net (fo=1, routed)           0.007     0.140    seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/A1/index_sampled[3]
    SLICE_X48Y203        FDRE                                         r  seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/A1/index_sampled_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/B1/index_sampled_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/B1/index_sampled_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.140ns  (logic 0.106ns (75.912%)  route 0.034ns (24.088%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y213        FDRE                         0.000     0.000 r  seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/B1/index_sampled_reg[2]/C
    SLICE_X44Y213        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.084     0.084 r  seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/B1/index_sampled_reg[2]/Q
                         net (fo=7, routed)           0.027     0.111    seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/B1/index_sampled_reg_n_0_[2]
    SLICE_X44Y213        LUT5 (Prop_H5LUT_SLICEL_I3_O)
                                                      0.022     0.133 r  seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/B1/index_sampled[3]_i_1__28/O
                         net (fo=1, routed)           0.007     0.140    seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/B1/index_sampled[3]
    SLICE_X44Y213        FDRE                                         r  seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/B1/index_sampled_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/C2/done_cs_hold_counter_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/C2/done_cs_hold_counter_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.140ns  (logic 0.106ns (75.912%)  route 0.034ns (24.088%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y203        FDRE                         0.000     0.000 r  seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/C2/done_cs_hold_counter_reg[0]/C
    SLICE_X39Y203        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.084     0.084 r  seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/C2/done_cs_hold_counter_reg[0]/Q
                         net (fo=6, routed)           0.027     0.111    seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/C2/done_cs_hold_counter_reg_n_0_[0]
    SLICE_X39Y203        LUT3 (Prop_H5LUT_SLICEL_I1_O)
                                                      0.022     0.133 r  seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/C2/done_cs_hold_counter[1]_i_1__25/O
                         net (fo=1, routed)           0.007     0.140    seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/C2/done_cs_hold_counter[1]_i_1__25_n_0
    SLICE_X39Y203        FDRE                                         r  seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/C2/done_cs_hold_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/L2/done_cs_hold_counter_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/L2/done_cs_hold_counter_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.140ns  (logic 0.106ns (75.912%)  route 0.034ns (24.088%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y185        FDRE                         0.000     0.000 r  seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/L2/done_cs_hold_counter_reg[0]/C
    SLICE_X36Y185        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.084     0.084 r  seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/L2/done_cs_hold_counter_reg[0]/Q
                         net (fo=6, routed)           0.027     0.111    seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/L2/done_cs_hold_counter_reg_n_0_[0]
    SLICE_X36Y185        LUT3 (Prop_H5LUT_SLICEL_I1_O)
                                                      0.022     0.133 r  seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/L2/done_cs_hold_counter[1]_i_1__4/O
                         net (fo=1, routed)           0.007     0.140    seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/L2/done_cs_hold_counter[1]_i_1__4_n_0
    SLICE_X36Y185        FDRE                                         r  seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/L2/done_cs_hold_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/N2/done_cs_hold_counter_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/N2/done_cs_hold_counter_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.140ns  (logic 0.106ns (75.912%)  route 0.034ns (24.088%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y190        FDRE                         0.000     0.000 r  seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/N2/done_cs_hold_counter_reg[5]/C
    SLICE_X36Y190        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.084     0.084 r  seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/N2/done_cs_hold_counter_reg[5]/Q
                         net (fo=4, routed)           0.027     0.111    seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/N2/done_cs_hold_counter_reg_n_0_[5]
    SLICE_X36Y190        LUT5 (Prop_H5LUT_SLICEL_I0_O)
                                                      0.022     0.133 r  seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/N2/done_cs_hold_counter[6]_i_1__8/O
                         net (fo=1, routed)           0.007     0.140    seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/N2/done_cs_hold_counter[6]_i_1__8_n_0
    SLICE_X36Y190        FDRE                                         r  seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/N2/done_cs_hold_counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/O1/padding_counter_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/O1/padding_counter_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.140ns  (logic 0.106ns (75.724%)  route 0.034ns (24.276%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y191        FDRE                         0.000     0.000 r  seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/O1/padding_counter_reg[6]/C
    SLICE_X44Y191        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.084     0.084 r  seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/O1/padding_counter_reg[6]/Q
                         net (fo=5, routed)           0.027     0.111    seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/O1/padding_counter_reg_n_0_[6]
    SLICE_X44Y191        LUT5 (Prop_H5LUT_SLICEL_I2_O)
                                                      0.022     0.133 r  seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/O1/padding_counter[7]_i_2__9/O
                         net (fo=1, routed)           0.007     0.140    seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/O1/padding_counter[7]_i_2__9_n_0
    SLICE_X44Y191        FDRE                                         r  seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/O1/padding_counter_reg[7]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_78M_seeg_zynq_clk_wiz_0_0
  To Clock:  

Max Delay          6083 Endpoints
Min Delay          6083 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 seeg_zynq_i/proc_sys_reset_78M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_78M_seeg_zynq_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Destination:            seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/data_out_a_E1_reg_reg[0]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.333ns  (logic 0.526ns (5.091%)  route 9.807ns (94.909%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.233ns
  Clock Net Delay (Source):      2.281ns (routing 0.733ns, distribution 1.548ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_78M_seeg_zynq_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y83        BUFG_PS                      0.000     0.000 r  seeg_zynq_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.678     2.678    seeg_zynq_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.575 r  seeg_zynq_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     2.923    seeg_zynq_i/clk_wiz_0/inst/clk_78M_seeg_zynq_clk_wiz_0_0
    BUFGCE_X0Y4          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.967 r  seeg_zynq_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=13548, routed)       2.281     5.248    seeg_zynq_i/proc_sys_reset_78M/U0/slowest_sync_clk
    SLICE_X16Y124        FDRE                                         r  seeg_zynq_i/proc_sys_reset_78M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y124        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.114     5.362 r  seeg_zynq_i/proc_sys_reset_78M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/Q
                         net (fo=183, routed)         4.710    10.072    seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/peripheral_aresetn[0]_bufg_place_replica
    SLICE_X46Y192        LUT2 (Prop_A5LUT_SLICEL_I0_O)
                                                      0.192    10.264 f  seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/data_out_b_A2_reg[15]_i_8/O
                         net (fo=2, routed)           0.222    10.486    seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/B1/data_out_b_C2_reg_reg[0]_3
    SLICE_X46Y192        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.083    10.569 r  seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/B1/data_out_b_A2_reg[15]_i_2/O
                         net (fo=2, routed)           0.107    10.676    seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/B1/E[0]_bufg_place
    SLICE_X45Y193        LUT2 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.137    10.813 r  seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/B1/data_out_b_A2_reg[15]_i_1/O
                         net (fo=800, routed)         4.768    15.581    seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/B1_n_4
    SLICE_X50Y169        FDRE                                         r  seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/data_out_a_E1_reg_reg[0]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seeg_zynq_i/proc_sys_reset_78M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_78M_seeg_zynq_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Destination:            seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/data_out_a_E2_reg_reg[0]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.333ns  (logic 0.526ns (5.091%)  route 9.807ns (94.909%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.233ns
  Clock Net Delay (Source):      2.281ns (routing 0.733ns, distribution 1.548ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_78M_seeg_zynq_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y83        BUFG_PS                      0.000     0.000 r  seeg_zynq_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.678     2.678    seeg_zynq_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.575 r  seeg_zynq_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     2.923    seeg_zynq_i/clk_wiz_0/inst/clk_78M_seeg_zynq_clk_wiz_0_0
    BUFGCE_X0Y4          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.967 r  seeg_zynq_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=13548, routed)       2.281     5.248    seeg_zynq_i/proc_sys_reset_78M/U0/slowest_sync_clk
    SLICE_X16Y124        FDRE                                         r  seeg_zynq_i/proc_sys_reset_78M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y124        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.114     5.362 r  seeg_zynq_i/proc_sys_reset_78M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/Q
                         net (fo=183, routed)         4.710    10.072    seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/peripheral_aresetn[0]_bufg_place_replica
    SLICE_X46Y192        LUT2 (Prop_A5LUT_SLICEL_I0_O)
                                                      0.192    10.264 f  seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/data_out_b_A2_reg[15]_i_8/O
                         net (fo=2, routed)           0.222    10.486    seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/B1/data_out_b_C2_reg_reg[0]_3
    SLICE_X46Y192        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.083    10.569 r  seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/B1/data_out_b_A2_reg[15]_i_2/O
                         net (fo=2, routed)           0.107    10.676    seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/B1/E[0]_bufg_place
    SLICE_X45Y193        LUT2 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.137    10.813 r  seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/B1/data_out_b_A2_reg[15]_i_1/O
                         net (fo=800, routed)         4.768    15.581    seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/B1_n_4
    SLICE_X50Y169        FDRE                                         r  seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/data_out_a_E2_reg_reg[0]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seeg_zynq_i/proc_sys_reset_78M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_78M_seeg_zynq_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Destination:            seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/data_out_a_F1_reg_reg[0]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.333ns  (logic 0.526ns (5.091%)  route 9.807ns (94.909%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.233ns
  Clock Net Delay (Source):      2.281ns (routing 0.733ns, distribution 1.548ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_78M_seeg_zynq_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y83        BUFG_PS                      0.000     0.000 r  seeg_zynq_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.678     2.678    seeg_zynq_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.575 r  seeg_zynq_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     2.923    seeg_zynq_i/clk_wiz_0/inst/clk_78M_seeg_zynq_clk_wiz_0_0
    BUFGCE_X0Y4          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.967 r  seeg_zynq_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=13548, routed)       2.281     5.248    seeg_zynq_i/proc_sys_reset_78M/U0/slowest_sync_clk
    SLICE_X16Y124        FDRE                                         r  seeg_zynq_i/proc_sys_reset_78M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y124        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.114     5.362 r  seeg_zynq_i/proc_sys_reset_78M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/Q
                         net (fo=183, routed)         4.710    10.072    seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/peripheral_aresetn[0]_bufg_place_replica
    SLICE_X46Y192        LUT2 (Prop_A5LUT_SLICEL_I0_O)
                                                      0.192    10.264 f  seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/data_out_b_A2_reg[15]_i_8/O
                         net (fo=2, routed)           0.222    10.486    seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/B1/data_out_b_C2_reg_reg[0]_3
    SLICE_X46Y192        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.083    10.569 r  seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/B1/data_out_b_A2_reg[15]_i_2/O
                         net (fo=2, routed)           0.107    10.676    seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/B1/E[0]_bufg_place
    SLICE_X45Y193        LUT2 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.137    10.813 r  seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/B1/data_out_b_A2_reg[15]_i_1/O
                         net (fo=800, routed)         4.768    15.581    seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/B1_n_4
    SLICE_X50Y169        FDRE                                         r  seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/data_out_a_F1_reg_reg[0]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seeg_zynq_i/proc_sys_reset_78M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_78M_seeg_zynq_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Destination:            seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/data_out_a_H2_reg_reg[0]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.333ns  (logic 0.526ns (5.091%)  route 9.807ns (94.909%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.233ns
  Clock Net Delay (Source):      2.281ns (routing 0.733ns, distribution 1.548ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_78M_seeg_zynq_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y83        BUFG_PS                      0.000     0.000 r  seeg_zynq_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.678     2.678    seeg_zynq_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.575 r  seeg_zynq_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     2.923    seeg_zynq_i/clk_wiz_0/inst/clk_78M_seeg_zynq_clk_wiz_0_0
    BUFGCE_X0Y4          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.967 r  seeg_zynq_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=13548, routed)       2.281     5.248    seeg_zynq_i/proc_sys_reset_78M/U0/slowest_sync_clk
    SLICE_X16Y124        FDRE                                         r  seeg_zynq_i/proc_sys_reset_78M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y124        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.114     5.362 r  seeg_zynq_i/proc_sys_reset_78M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/Q
                         net (fo=183, routed)         4.710    10.072    seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/peripheral_aresetn[0]_bufg_place_replica
    SLICE_X46Y192        LUT2 (Prop_A5LUT_SLICEL_I0_O)
                                                      0.192    10.264 f  seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/data_out_b_A2_reg[15]_i_8/O
                         net (fo=2, routed)           0.222    10.486    seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/B1/data_out_b_C2_reg_reg[0]_3
    SLICE_X46Y192        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.083    10.569 r  seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/B1/data_out_b_A2_reg[15]_i_2/O
                         net (fo=2, routed)           0.107    10.676    seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/B1/E[0]_bufg_place
    SLICE_X45Y193        LUT2 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.137    10.813 r  seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/B1/data_out_b_A2_reg[15]_i_1/O
                         net (fo=800, routed)         4.768    15.581    seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/B1_n_4
    SLICE_X50Y169        FDRE                                         r  seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/data_out_a_H2_reg_reg[0]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seeg_zynq_i/proc_sys_reset_78M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_78M_seeg_zynq_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Destination:            seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/data_out_b_E1_reg_reg[0]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.333ns  (logic 0.526ns (5.091%)  route 9.807ns (94.909%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.233ns
  Clock Net Delay (Source):      2.281ns (routing 0.733ns, distribution 1.548ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_78M_seeg_zynq_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y83        BUFG_PS                      0.000     0.000 r  seeg_zynq_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.678     2.678    seeg_zynq_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.575 r  seeg_zynq_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     2.923    seeg_zynq_i/clk_wiz_0/inst/clk_78M_seeg_zynq_clk_wiz_0_0
    BUFGCE_X0Y4          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.967 r  seeg_zynq_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=13548, routed)       2.281     5.248    seeg_zynq_i/proc_sys_reset_78M/U0/slowest_sync_clk
    SLICE_X16Y124        FDRE                                         r  seeg_zynq_i/proc_sys_reset_78M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y124        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.114     5.362 r  seeg_zynq_i/proc_sys_reset_78M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/Q
                         net (fo=183, routed)         4.710    10.072    seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/peripheral_aresetn[0]_bufg_place_replica
    SLICE_X46Y192        LUT2 (Prop_A5LUT_SLICEL_I0_O)
                                                      0.192    10.264 f  seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/data_out_b_A2_reg[15]_i_8/O
                         net (fo=2, routed)           0.222    10.486    seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/B1/data_out_b_C2_reg_reg[0]_3
    SLICE_X46Y192        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.083    10.569 r  seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/B1/data_out_b_A2_reg[15]_i_2/O
                         net (fo=2, routed)           0.107    10.676    seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/B1/E[0]_bufg_place
    SLICE_X45Y193        LUT2 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.137    10.813 r  seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/B1/data_out_b_A2_reg[15]_i_1/O
                         net (fo=800, routed)         4.768    15.581    seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/B1_n_4
    SLICE_X50Y169        FDRE                                         r  seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/data_out_b_E1_reg_reg[0]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seeg_zynq_i/proc_sys_reset_78M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_78M_seeg_zynq_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Destination:            seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/data_out_b_E2_reg_reg[0]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.333ns  (logic 0.526ns (5.091%)  route 9.807ns (94.909%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.233ns
  Clock Net Delay (Source):      2.281ns (routing 0.733ns, distribution 1.548ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_78M_seeg_zynq_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y83        BUFG_PS                      0.000     0.000 r  seeg_zynq_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.678     2.678    seeg_zynq_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.575 r  seeg_zynq_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     2.923    seeg_zynq_i/clk_wiz_0/inst/clk_78M_seeg_zynq_clk_wiz_0_0
    BUFGCE_X0Y4          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.967 r  seeg_zynq_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=13548, routed)       2.281     5.248    seeg_zynq_i/proc_sys_reset_78M/U0/slowest_sync_clk
    SLICE_X16Y124        FDRE                                         r  seeg_zynq_i/proc_sys_reset_78M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y124        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.114     5.362 r  seeg_zynq_i/proc_sys_reset_78M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/Q
                         net (fo=183, routed)         4.710    10.072    seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/peripheral_aresetn[0]_bufg_place_replica
    SLICE_X46Y192        LUT2 (Prop_A5LUT_SLICEL_I0_O)
                                                      0.192    10.264 f  seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/data_out_b_A2_reg[15]_i_8/O
                         net (fo=2, routed)           0.222    10.486    seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/B1/data_out_b_C2_reg_reg[0]_3
    SLICE_X46Y192        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.083    10.569 r  seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/B1/data_out_b_A2_reg[15]_i_2/O
                         net (fo=2, routed)           0.107    10.676    seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/B1/E[0]_bufg_place
    SLICE_X45Y193        LUT2 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.137    10.813 r  seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/B1/data_out_b_A2_reg[15]_i_1/O
                         net (fo=800, routed)         4.768    15.581    seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/B1_n_4
    SLICE_X50Y169        FDRE                                         r  seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/data_out_b_E2_reg_reg[0]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seeg_zynq_i/proc_sys_reset_78M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_78M_seeg_zynq_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Destination:            seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/data_out_b_F1_reg_reg[0]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.333ns  (logic 0.526ns (5.091%)  route 9.807ns (94.909%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.233ns
  Clock Net Delay (Source):      2.281ns (routing 0.733ns, distribution 1.548ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_78M_seeg_zynq_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y83        BUFG_PS                      0.000     0.000 r  seeg_zynq_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.678     2.678    seeg_zynq_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.575 r  seeg_zynq_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     2.923    seeg_zynq_i/clk_wiz_0/inst/clk_78M_seeg_zynq_clk_wiz_0_0
    BUFGCE_X0Y4          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.967 r  seeg_zynq_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=13548, routed)       2.281     5.248    seeg_zynq_i/proc_sys_reset_78M/U0/slowest_sync_clk
    SLICE_X16Y124        FDRE                                         r  seeg_zynq_i/proc_sys_reset_78M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y124        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.114     5.362 r  seeg_zynq_i/proc_sys_reset_78M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/Q
                         net (fo=183, routed)         4.710    10.072    seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/peripheral_aresetn[0]_bufg_place_replica
    SLICE_X46Y192        LUT2 (Prop_A5LUT_SLICEL_I0_O)
                                                      0.192    10.264 f  seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/data_out_b_A2_reg[15]_i_8/O
                         net (fo=2, routed)           0.222    10.486    seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/B1/data_out_b_C2_reg_reg[0]_3
    SLICE_X46Y192        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.083    10.569 r  seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/B1/data_out_b_A2_reg[15]_i_2/O
                         net (fo=2, routed)           0.107    10.676    seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/B1/E[0]_bufg_place
    SLICE_X45Y193        LUT2 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.137    10.813 r  seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/B1/data_out_b_A2_reg[15]_i_1/O
                         net (fo=800, routed)         4.768    15.581    seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/B1_n_4
    SLICE_X50Y169        FDRE                                         r  seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/data_out_b_F1_reg_reg[0]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seeg_zynq_i/proc_sys_reset_78M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_78M_seeg_zynq_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Destination:            seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/data_out_b_H1_reg_reg[0]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.333ns  (logic 0.526ns (5.091%)  route 9.807ns (94.909%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.233ns
  Clock Net Delay (Source):      2.281ns (routing 0.733ns, distribution 1.548ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_78M_seeg_zynq_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y83        BUFG_PS                      0.000     0.000 r  seeg_zynq_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.678     2.678    seeg_zynq_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.575 r  seeg_zynq_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     2.923    seeg_zynq_i/clk_wiz_0/inst/clk_78M_seeg_zynq_clk_wiz_0_0
    BUFGCE_X0Y4          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.967 r  seeg_zynq_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=13548, routed)       2.281     5.248    seeg_zynq_i/proc_sys_reset_78M/U0/slowest_sync_clk
    SLICE_X16Y124        FDRE                                         r  seeg_zynq_i/proc_sys_reset_78M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y124        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.114     5.362 r  seeg_zynq_i/proc_sys_reset_78M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/Q
                         net (fo=183, routed)         4.710    10.072    seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/peripheral_aresetn[0]_bufg_place_replica
    SLICE_X46Y192        LUT2 (Prop_A5LUT_SLICEL_I0_O)
                                                      0.192    10.264 f  seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/data_out_b_A2_reg[15]_i_8/O
                         net (fo=2, routed)           0.222    10.486    seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/B1/data_out_b_C2_reg_reg[0]_3
    SLICE_X46Y192        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.083    10.569 r  seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/B1/data_out_b_A2_reg[15]_i_2/O
                         net (fo=2, routed)           0.107    10.676    seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/B1/E[0]_bufg_place
    SLICE_X45Y193        LUT2 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.137    10.813 r  seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/B1/data_out_b_A2_reg[15]_i_1/O
                         net (fo=800, routed)         4.768    15.581    seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/B1_n_4
    SLICE_X50Y169        FDRE                                         r  seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/data_out_b_H1_reg_reg[0]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seeg_zynq_i/proc_sys_reset_78M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_78M_seeg_zynq_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Destination:            seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/data_out_b_H2_reg_reg[0]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.333ns  (logic 0.526ns (5.091%)  route 9.807ns (94.909%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.233ns
  Clock Net Delay (Source):      2.281ns (routing 0.733ns, distribution 1.548ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_78M_seeg_zynq_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y83        BUFG_PS                      0.000     0.000 r  seeg_zynq_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.678     2.678    seeg_zynq_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.575 r  seeg_zynq_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     2.923    seeg_zynq_i/clk_wiz_0/inst/clk_78M_seeg_zynq_clk_wiz_0_0
    BUFGCE_X0Y4          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.967 r  seeg_zynq_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=13548, routed)       2.281     5.248    seeg_zynq_i/proc_sys_reset_78M/U0/slowest_sync_clk
    SLICE_X16Y124        FDRE                                         r  seeg_zynq_i/proc_sys_reset_78M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y124        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.114     5.362 r  seeg_zynq_i/proc_sys_reset_78M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/Q
                         net (fo=183, routed)         4.710    10.072    seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/peripheral_aresetn[0]_bufg_place_replica
    SLICE_X46Y192        LUT2 (Prop_A5LUT_SLICEL_I0_O)
                                                      0.192    10.264 f  seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/data_out_b_A2_reg[15]_i_8/O
                         net (fo=2, routed)           0.222    10.486    seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/B1/data_out_b_C2_reg_reg[0]_3
    SLICE_X46Y192        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.083    10.569 r  seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/B1/data_out_b_A2_reg[15]_i_2/O
                         net (fo=2, routed)           0.107    10.676    seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/B1/E[0]_bufg_place
    SLICE_X45Y193        LUT2 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.137    10.813 r  seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/B1/data_out_b_A2_reg[15]_i_1/O
                         net (fo=800, routed)         4.768    15.581    seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/B1_n_4
    SLICE_X50Y169        FDRE                                         r  seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/data_out_b_H2_reg_reg[0]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seeg_zynq_i/proc_sys_reset_78M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_78M_seeg_zynq_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Destination:            seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/data_out_a_E1_reg_reg[1]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.184ns  (logic 0.526ns (5.165%)  route 9.658ns (94.835%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.233ns
  Clock Net Delay (Source):      2.281ns (routing 0.733ns, distribution 1.548ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_78M_seeg_zynq_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y83        BUFG_PS                      0.000     0.000 r  seeg_zynq_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.678     2.678    seeg_zynq_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.575 r  seeg_zynq_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     2.923    seeg_zynq_i/clk_wiz_0/inst/clk_78M_seeg_zynq_clk_wiz_0_0
    BUFGCE_X0Y4          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.967 r  seeg_zynq_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=13548, routed)       2.281     5.248    seeg_zynq_i/proc_sys_reset_78M/U0/slowest_sync_clk
    SLICE_X16Y124        FDRE                                         r  seeg_zynq_i/proc_sys_reset_78M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y124        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.114     5.362 r  seeg_zynq_i/proc_sys_reset_78M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/Q
                         net (fo=183, routed)         4.710    10.072    seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/peripheral_aresetn[0]_bufg_place_replica
    SLICE_X46Y192        LUT2 (Prop_A5LUT_SLICEL_I0_O)
                                                      0.192    10.264 f  seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/data_out_b_A2_reg[15]_i_8/O
                         net (fo=2, routed)           0.222    10.486    seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/B1/data_out_b_C2_reg_reg[0]_3
    SLICE_X46Y192        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.083    10.569 r  seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/B1/data_out_b_A2_reg[15]_i_2/O
                         net (fo=2, routed)           0.107    10.676    seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/B1/E[0]_bufg_place
    SLICE_X45Y193        LUT2 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.137    10.813 r  seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/B1/data_out_b_A2_reg[15]_i_1/O
                         net (fo=800, routed)         4.619    15.432    seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/B1_n_4
    SLICE_X49Y171        FDRE                                         r  seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/data_out_a_E1_reg_reg[1]/R
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 seeg_zynq_i/seeg_top_0/inst/seeg/zcheck_global_channel_rhd_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_78M_seeg_zynq_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Destination:            seeg_zynq_i/seeg_top_0/inst/seeg/A1_slave/counter_32_63_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.224ns  (logic 0.122ns (54.487%)  route 0.102ns (45.513%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.233ns
  Clock Net Delay (Source):      1.229ns (routing 0.401ns, distribution 0.828ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_78M_seeg_zynq_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y83        BUFG_PS                      0.000     0.000 r  seeg_zynq_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.468     1.468    seeg_zynq_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     2.034 r  seeg_zynq_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.179     2.213    seeg_zynq_i/clk_wiz_0/inst/clk_78M_seeg_zynq_clk_wiz_0_0
    BUFGCE_X0Y4          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     2.236 r  seeg_zynq_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=13548, routed)       1.229     3.465    seeg_zynq_i/seeg_top_0/inst/seeg/S_AXI_ACLK
    SLICE_X46Y191        FDRE                                         r  seeg_zynq_i/seeg_top_0/inst/seeg/zcheck_global_channel_rhd_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y191        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.085     3.550 r  seeg_zynq_i/seeg_top_0/inst/seeg/zcheck_global_channel_rhd_reg[0]/Q
                         net (fo=12, routed)          0.084     3.633    seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/p_0_in_0[0]
    SLICE_X46Y189        LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.037     3.670 r  seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/counter_32_63[0]_i_1/O
                         net (fo=1, routed)           0.018     3.688    seeg_zynq_i/seeg_top_0/inst/seeg/A1_slave/channel_loopback_rhd[0]
    SLICE_X46Y189        FDRE                                         r  seeg_zynq_i/seeg_top_0/inst/seeg/A1_slave/counter_32_63_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seeg_zynq_i/seeg_top_0/inst/seeg/zcheck_global_channel_rhd_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_78M_seeg_zynq_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Destination:            seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/data_in_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.244ns  (logic 0.161ns (65.940%)  route 0.083ns (34.060%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.233ns
  Clock Net Delay (Source):      1.232ns (routing 0.401ns, distribution 0.831ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_78M_seeg_zynq_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y83        BUFG_PS                      0.000     0.000 r  seeg_zynq_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.468     1.468    seeg_zynq_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     2.034 r  seeg_zynq_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.179     2.213    seeg_zynq_i/clk_wiz_0/inst/clk_78M_seeg_zynq_clk_wiz_0_0
    BUFGCE_X0Y4          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     2.236 r  seeg_zynq_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=13548, routed)       1.232     3.468    seeg_zynq_i/seeg_top_0/inst/seeg/S_AXI_ACLK
    SLICE_X47Y194        FDRE                                         r  seeg_zynq_i/seeg_top_0/inst/seeg/zcheck_global_channel_rhd_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y194        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.084     3.552 r  seeg_zynq_i/seeg_top_0/inst/seeg/zcheck_global_channel_rhd_reg[1]/Q
                         net (fo=16, routed)          0.064     3.616    seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/p_0_in_0[1]
    SLICE_X47Y195        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.077     3.693 r  seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/data_in[1]_i_1/O
                         net (fo=1, routed)           0.019     3.712    seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/data_in[1]_i_1_n_0
    SLICE_X47Y195        FDRE                                         r  seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/data_in_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seeg_zynq_i/seeg_top_0/inst/seeg/zcheck_global_channel_rhd_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_78M_seeg_zynq_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Destination:            seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/data_in_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.270ns  (logic 0.143ns (52.993%)  route 0.127ns (47.007%))
  Logic Levels:           2  (LUT6=2)
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.233ns
  Clock Net Delay (Source):      1.232ns (routing 0.401ns, distribution 0.831ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_78M_seeg_zynq_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y83        BUFG_PS                      0.000     0.000 r  seeg_zynq_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.468     1.468    seeg_zynq_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     2.034 r  seeg_zynq_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.179     2.213    seeg_zynq_i/clk_wiz_0/inst/clk_78M_seeg_zynq_clk_wiz_0_0
    BUFGCE_X0Y4          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     2.236 r  seeg_zynq_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=13548, routed)       1.232     3.468    seeg_zynq_i/seeg_top_0/inst/seeg/S_AXI_ACLK
    SLICE_X47Y194        FDRE                                         r  seeg_zynq_i/seeg_top_0/inst/seeg/zcheck_global_channel_rhd_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y194        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.084     3.552 r  seeg_zynq_i/seeg_top_0/inst/seeg/zcheck_global_channel_rhd_reg[1]/Q
                         net (fo=16, routed)          0.087     3.639    seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/p_0_in_0[1]
    SLICE_X46Y194        LUT6 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.021     3.660 r  seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/data_in[9]_i_2/O
                         net (fo=1, routed)           0.023     3.683    seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/data_in[9]_i_2_n_0
    SLICE_X46Y194        LUT6 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.038     3.721 r  seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/data_in[9]_i_1/O
                         net (fo=1, routed)           0.017     3.738    seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/data_in[9]_i_1_n_0
    SLICE_X46Y194        FDRE                                         r  seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/data_in_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seeg_zynq_i/seeg_top_0/inst/seeg/zcheck_global_channel_rhd_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_78M_seeg_zynq_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Destination:            seeg_zynq_i/seeg_top_0/inst/seeg/A1_slave/counter_32_63_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.306ns  (logic 0.121ns (39.518%)  route 0.185ns (60.482%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.233ns
  Clock Net Delay (Source):      1.232ns (routing 0.401ns, distribution 0.831ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_78M_seeg_zynq_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y83        BUFG_PS                      0.000     0.000 r  seeg_zynq_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.468     1.468    seeg_zynq_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     2.034 r  seeg_zynq_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.179     2.213    seeg_zynq_i/clk_wiz_0/inst/clk_78M_seeg_zynq_clk_wiz_0_0
    BUFGCE_X0Y4          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     2.236 r  seeg_zynq_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=13548, routed)       1.232     3.468    seeg_zynq_i/seeg_top_0/inst/seeg/S_AXI_ACLK
    SLICE_X47Y194        FDRE                                         r  seeg_zynq_i/seeg_top_0/inst/seeg/zcheck_global_channel_rhd_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y194        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.084     3.552 r  seeg_zynq_i/seeg_top_0/inst/seeg/zcheck_global_channel_rhd_reg[1]/Q
                         net (fo=16, routed)          0.156     3.708    seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/p_0_in_0[1]
    SLICE_X45Y190        LUT6 (Prop_D6LUT_SLICEM_I5_O)
                                                      0.037     3.745 r  seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/counter_32_63[1]_i_1/O
                         net (fo=1, routed)           0.029     3.774    seeg_zynq_i/seeg_top_0/inst/seeg/A1_slave/counter_32_63_reg[1]_2
    SLICE_X45Y190        FDRE                                         r  seeg_zynq_i/seeg_top_0/inst/seeg/A1_slave/counter_32_63_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seeg_zynq_i/seeg_top_0/inst/seeg/zcheck_global_channel_rhd_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_78M_seeg_zynq_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Destination:            seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/data_in_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.312ns  (logic 0.161ns (51.588%)  route 0.151ns (48.412%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.233ns
  Clock Net Delay (Source):      1.229ns (routing 0.401ns, distribution 0.828ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_78M_seeg_zynq_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y83        BUFG_PS                      0.000     0.000 r  seeg_zynq_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.468     1.468    seeg_zynq_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     2.034 r  seeg_zynq_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.179     2.213    seeg_zynq_i/clk_wiz_0/inst/clk_78M_seeg_zynq_clk_wiz_0_0
    BUFGCE_X0Y4          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     2.236 r  seeg_zynq_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=13548, routed)       1.229     3.465    seeg_zynq_i/seeg_top_0/inst/seeg/S_AXI_ACLK
    SLICE_X46Y191        FDRE                                         r  seeg_zynq_i/seeg_top_0/inst/seeg/zcheck_global_channel_rhd_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y191        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.085     3.550 r  seeg_zynq_i/seeg_top_0/inst/seeg/zcheck_global_channel_rhd_reg[0]/Q
                         net (fo=12, routed)          0.132     3.682    seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/p_0_in_0[0]
    SLICE_X47Y194        LUT6 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.076     3.758 r  seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/data_in[0]_i_1/O
                         net (fo=1, routed)           0.019     3.777    seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/data_in[0]_i_1_n_0
    SLICE_X47Y194        FDRE                                         r  seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/data_in_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seeg_zynq_i/seeg_top_0/inst/seeg/zcheck_global_channel_rhd_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_78M_seeg_zynq_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Destination:            seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/data_in_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.313ns  (logic 0.139ns (44.389%)  route 0.174ns (55.611%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.233ns
  Clock Net Delay (Source):      1.229ns (routing 0.401ns, distribution 0.828ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_78M_seeg_zynq_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y83        BUFG_PS                      0.000     0.000 r  seeg_zynq_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.468     1.468    seeg_zynq_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     2.034 r  seeg_zynq_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.179     2.213    seeg_zynq_i/clk_wiz_0/inst/clk_78M_seeg_zynq_clk_wiz_0_0
    BUFGCE_X0Y4          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     2.236 r  seeg_zynq_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=13548, routed)       1.229     3.465    seeg_zynq_i/seeg_top_0/inst/seeg/S_AXI_ACLK
    SLICE_X46Y191        FDRE                                         r  seeg_zynq_i/seeg_top_0/inst/seeg/zcheck_global_channel_rhd_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y191        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.085     3.550 r  seeg_zynq_i/seeg_top_0/inst/seeg/zcheck_global_channel_rhd_reg[0]/Q
                         net (fo=12, routed)          0.068     3.618    seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/p_0_in_0[0]
    SLICE_X46Y193        LUT5 (Prop_B5LUT_SLICEL_I1_O)
                                                      0.054     3.672 r  seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/data_in[8]_i_1/O
                         net (fo=1, routed)           0.106     3.778    seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/data_in[8]_i_1_n_0
    SLICE_X46Y193        FDRE                                         r  seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/data_in_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seeg_zynq_i/seeg_top_0/inst/seeg/zcheck_rhd_start_flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_78M_seeg_zynq_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Destination:            seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/sampling_rate_20k_zcheck_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.378ns  (logic 0.159ns (42.052%)  route 0.219ns (57.948%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.233ns
  Clock Net Delay (Source):      1.215ns (routing 0.401ns, distribution 0.814ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_78M_seeg_zynq_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y83        BUFG_PS                      0.000     0.000 r  seeg_zynq_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.468     1.468    seeg_zynq_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     2.034 r  seeg_zynq_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.179     2.213    seeg_zynq_i/clk_wiz_0/inst/clk_78M_seeg_zynq_clk_wiz_0_0
    BUFGCE_X0Y4          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     2.236 r  seeg_zynq_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=13548, routed)       1.215     3.451    seeg_zynq_i/seeg_top_0/inst/seeg/S_AXI_ACLK
    SLICE_X43Y198        FDRE                                         r  seeg_zynq_i/seeg_top_0/inst/seeg/zcheck_rhd_start_flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y198        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.083     3.534 r  seeg_zynq_i/seeg_top_0/inst/seeg/zcheck_rhd_start_flag_reg/Q
                         net (fo=5, routed)           0.192     3.726    seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/M1/sampling_rate_20k_zcheck_reg_3
    SLICE_X45Y194        LUT6 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.076     3.802 r  seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/M1/sampling_rate_20k_zcheck_i_1/O
                         net (fo=1, routed)           0.027     3.829    seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/M1_n_2
    SLICE_X45Y194        FDRE                                         r  seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/sampling_rate_20k_zcheck_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seeg_zynq_i/seeg_top_0/inst/seeg/zcheck_global_channel_rhd_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_78M_seeg_zynq_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Destination:            seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/fifo_data_in_reg[14]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.366ns  (logic 0.152ns (41.539%)  route 0.214ns (58.461%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.233ns
  Clock Net Delay (Source):      1.229ns (routing 0.401ns, distribution 0.828ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_78M_seeg_zynq_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y83        BUFG_PS                      0.000     0.000 r  seeg_zynq_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.468     1.468    seeg_zynq_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     2.034 r  seeg_zynq_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.179     2.213    seeg_zynq_i/clk_wiz_0/inst/clk_78M_seeg_zynq_clk_wiz_0_0
    BUFGCE_X0Y4          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     2.236 r  seeg_zynq_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=13548, routed)       1.229     3.465    seeg_zynq_i/seeg_top_0/inst/seeg/S_AXI_ACLK
    SLICE_X46Y191        FDRE                                         r  seeg_zynq_i/seeg_top_0/inst/seeg/zcheck_global_channel_rhd_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y191        FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.085     3.550 f  seeg_zynq_i/seeg_top_0/inst/seeg/zcheck_global_channel_rhd_reg[11]/Q
                         net (fo=5, routed)           0.089     3.638    seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/L2/p_0_in_0[1]
    SLICE_X45Y191        LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.067     3.705 r  seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/L2/fifo_data_in[15]_i_1/O
                         net (fo=16, routed)          0.125     3.830    seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/L2_n_1
    SLICE_X45Y187        FDRE                                         r  seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/fifo_data_in_reg[14]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seeg_zynq_i/seeg_top_0/inst/seeg/zcheck_global_channel_rhd_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_78M_seeg_zynq_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Destination:            seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/fifo_data_in_reg[15]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.366ns  (logic 0.152ns (41.539%)  route 0.214ns (58.461%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.233ns
  Clock Net Delay (Source):      1.229ns (routing 0.401ns, distribution 0.828ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_78M_seeg_zynq_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y83        BUFG_PS                      0.000     0.000 r  seeg_zynq_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.468     1.468    seeg_zynq_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     2.034 r  seeg_zynq_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.179     2.213    seeg_zynq_i/clk_wiz_0/inst/clk_78M_seeg_zynq_clk_wiz_0_0
    BUFGCE_X0Y4          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     2.236 r  seeg_zynq_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=13548, routed)       1.229     3.465    seeg_zynq_i/seeg_top_0/inst/seeg/S_AXI_ACLK
    SLICE_X46Y191        FDRE                                         r  seeg_zynq_i/seeg_top_0/inst/seeg/zcheck_global_channel_rhd_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y191        FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.085     3.550 f  seeg_zynq_i/seeg_top_0/inst/seeg/zcheck_global_channel_rhd_reg[11]/Q
                         net (fo=5, routed)           0.089     3.638    seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/L2/p_0_in_0[1]
    SLICE_X45Y191        LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.067     3.705 r  seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/L2/fifo_data_in[15]_i_1/O
                         net (fo=16, routed)          0.125     3.830    seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/L2_n_1
    SLICE_X45Y187        FDRE                                         r  seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/fifo_data_in_reg[15]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seeg_zynq_i/seeg_top_0/inst/seeg/zcheck_global_channel_rhd_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_78M_seeg_zynq_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Destination:            seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/data_in_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.382ns  (logic 0.180ns (47.059%)  route 0.202ns (52.941%))
  Logic Levels:           2  (LUT6=2)
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.233ns
  Clock Net Delay (Source):      1.226ns (routing 0.401ns, distribution 0.825ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_78M_seeg_zynq_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y83        BUFG_PS                      0.000     0.000 r  seeg_zynq_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.468     1.468    seeg_zynq_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     2.034 r  seeg_zynq_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.179     2.213    seeg_zynq_i/clk_wiz_0/inst/clk_78M_seeg_zynq_clk_wiz_0_0
    BUFGCE_X0Y4          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     2.236 r  seeg_zynq_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=13548, routed)       1.226     3.462    seeg_zynq_i/seeg_top_0/inst/seeg/S_AXI_ACLK
    SLICE_X45Y193        FDRE                                         r  seeg_zynq_i/seeg_top_0/inst/seeg/zcheck_global_channel_rhd_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y193        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.083     3.545 r  seeg_zynq_i/seeg_top_0/inst/seeg/zcheck_global_channel_rhd_reg[4]/Q
                         net (fo=10, routed)          0.137     3.682    seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/p_0_in_0[4]
    SLICE_X47Y196        LUT6 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.077     3.759 r  seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/data_in[4]_i_3/O
                         net (fo=1, routed)           0.047     3.806    seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/data_in[4]_i_3_n_0
    SLICE_X47Y195        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.020     3.826 r  seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/data_in[4]_i_1/O
                         net (fo=1, routed)           0.018     3.844    seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/data_in[4]_i_1_n_0
    SLICE_X47Y195        FDRE                                         r  seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/data_in_reg[4]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_78M_seeg_zynq_clk_wiz_0_0

Max Delay           358 Endpoints
Min Delay           358 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 RHS_MISO_F
                            (input port)
  Destination:            seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/F/data_out_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_78M_seeg_zynq_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.879ns  (logic 1.529ns (17.219%)  route 7.350ns (82.781%))
  Logic Levels:           4  (IBUFCTRL=1 INBUF=1 LUT5=2)
  Clock Path Skew:        7.424ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.424ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.233ns
  Clock Net Delay (Destination): 1.411ns (routing 0.220ns, distribution 1.191ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AD10                                              0.000     0.000 r  RHS_MISO_F (IN)
                         net (fo=0)                   0.000     0.000    RHS_MISO_F_IBUF_inst/I
    AD10                 INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      1.252     1.252 r  RHS_MISO_F_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.252    RHS_MISO_F_IBUF_inst/OUT
    AD10                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     1.252 r  RHS_MISO_F_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           3.496     4.748    seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/F/RHS_MISO_F
    SLICE_X35Y226        LUT5 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.056     4.804 r  seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/F/data_out[31]_i_2__2/O
                         net (fo=16, routed)          3.785     8.589    seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/F/data_out1_in[31]
    SLICE_X39Y231        LUT5 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.221     8.810 r  seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/F/data_out[28]_i_1__13/O
                         net (fo=1, routed)           0.069     8.879    seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/F/data_out[28]_i_1__13_n_0
    SLICE_X39Y231        FDRE                                         r  seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/F/data_out_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_78M_seeg_zynq_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y83        BUFG_PS                      0.000     0.000 r  seeg_zynq_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.434     2.434    seeg_zynq_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     3.173 r  seeg_zynq_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     3.480    seeg_zynq_i/clk_wiz_0/inst/clk_78M_seeg_zynq_clk_wiz_0_0
    BUFGCE_X0Y4          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.519 r  seeg_zynq_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13548, routed)       1.889     5.408    seeg_zynq_i/seeg_top_0/inst/seeg/ClockDivideByTwo/S_AXI_ACLK
    SLICE_X24Y208        LUT6 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.120     5.528 r  seeg_zynq_i/seeg_top_0/inst/seeg/ClockDivideByTwo/CS_i_2__0/O
                         net (fo=1, routed)           0.446     5.974    seeg_zynq_i/seeg_top_0/inst/seeg/ClockDivideByTwo/clk
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     6.013 r  seeg_zynq_i/seeg_top_0/inst/seeg/ClockDivideByTwo/clk_BUFG_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=1697, routed)        1.411     7.424    seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/F/clk
    SLICE_X39Y231        FDRE                                         r  seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/F/data_out_reg[28]/C

Slack:                    inf
  Source:                 RHS_MISO_H
                            (input port)
  Destination:            seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/H/data_out_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_78M_seeg_zynq_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.857ns  (logic 1.660ns (18.739%)  route 7.197ns (81.261%))
  Logic Levels:           4  (IBUFCTRL=1 INBUF=1 LUT5=2)
  Clock Path Skew:        7.421ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.421ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.233ns
  Clock Net Delay (Destination): 1.408ns (routing 0.220ns, distribution 1.188ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AF10                                              0.000     0.000 r  RHS_MISO_H (IN)
                         net (fo=0)                   0.000     0.000    RHS_MISO_H_IBUF_inst/I
    AF10                 INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      1.249     1.249 r  RHS_MISO_H_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.249    RHS_MISO_H_IBUF_inst/OUT
    AF10                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     1.249 r  RHS_MISO_H_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           3.526     4.775    seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/H/RHS_MISO_H
    SLICE_X32Y233        LUT5 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.186     4.961 r  seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/H/data_out[31]_i_2__0/O
                         net (fo=16, routed)          3.590     8.551    seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/H/data_out1_in[31]
    SLICE_X40Y236        LUT5 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.225     8.776 r  seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/H/data_out[16]_i_1__11/O
                         net (fo=1, routed)           0.081     8.857    seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/H/data_out[16]_i_1__11_n_0
    SLICE_X40Y236        FDRE                                         r  seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/H/data_out_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_78M_seeg_zynq_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y83        BUFG_PS                      0.000     0.000 r  seeg_zynq_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.434     2.434    seeg_zynq_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     3.173 r  seeg_zynq_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     3.480    seeg_zynq_i/clk_wiz_0/inst/clk_78M_seeg_zynq_clk_wiz_0_0
    BUFGCE_X0Y4          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.519 r  seeg_zynq_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13548, routed)       1.889     5.408    seeg_zynq_i/seeg_top_0/inst/seeg/ClockDivideByTwo/S_AXI_ACLK
    SLICE_X24Y208        LUT6 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.120     5.528 r  seeg_zynq_i/seeg_top_0/inst/seeg/ClockDivideByTwo/CS_i_2__0/O
                         net (fo=1, routed)           0.446     5.974    seeg_zynq_i/seeg_top_0/inst/seeg/ClockDivideByTwo/clk
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     6.013 r  seeg_zynq_i/seeg_top_0/inst/seeg/ClockDivideByTwo/clk_BUFG_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=1697, routed)        1.408     7.421    seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/H/clk
    SLICE_X40Y236        FDRE                                         r  seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/H/data_out_reg[16]/C

Slack:                    inf
  Source:                 RHS_MISO_H
                            (input port)
  Destination:            seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/H/data_out_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_78M_seeg_zynq_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.850ns  (logic 1.661ns (18.764%)  route 7.190ns (81.236%))
  Logic Levels:           4  (IBUFCTRL=1 INBUF=1 LUT5=2)
  Clock Path Skew:        7.420ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.420ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.233ns
  Clock Net Delay (Destination): 1.407ns (routing 0.220ns, distribution 1.187ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AF10                                              0.000     0.000 r  RHS_MISO_H (IN)
                         net (fo=0)                   0.000     0.000    RHS_MISO_H_IBUF_inst/I
    AF10                 INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      1.249     1.249 r  RHS_MISO_H_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.249    RHS_MISO_H_IBUF_inst/OUT
    AF10                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     1.249 r  RHS_MISO_H_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           3.526     4.775    seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/H/RHS_MISO_H
    SLICE_X32Y233        LUT5 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.186     4.961 r  seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/H/data_out[31]_i_2__0/O
                         net (fo=16, routed)          3.591     8.551    seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/H/data_out1_in[31]
    SLICE_X40Y232        LUT5 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.226     8.777 r  seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/H/data_out[30]_i_1__11/O
                         net (fo=1, routed)           0.073     8.850    seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/H/data_out[30]_i_1__11_n_0
    SLICE_X40Y232        FDRE                                         r  seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/H/data_out_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_78M_seeg_zynq_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y83        BUFG_PS                      0.000     0.000 r  seeg_zynq_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.434     2.434    seeg_zynq_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     3.173 r  seeg_zynq_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     3.480    seeg_zynq_i/clk_wiz_0/inst/clk_78M_seeg_zynq_clk_wiz_0_0
    BUFGCE_X0Y4          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.519 r  seeg_zynq_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13548, routed)       1.889     5.408    seeg_zynq_i/seeg_top_0/inst/seeg/ClockDivideByTwo/S_AXI_ACLK
    SLICE_X24Y208        LUT6 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.120     5.528 r  seeg_zynq_i/seeg_top_0/inst/seeg/ClockDivideByTwo/CS_i_2__0/O
                         net (fo=1, routed)           0.446     5.974    seeg_zynq_i/seeg_top_0/inst/seeg/ClockDivideByTwo/clk
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     6.013 r  seeg_zynq_i/seeg_top_0/inst/seeg/ClockDivideByTwo/clk_BUFG_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=1697, routed)        1.407     7.420    seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/H/clk
    SLICE_X40Y232        FDRE                                         r  seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/H/data_out_reg[30]/C

Slack:                    inf
  Source:                 RHS_MISO_H
                            (input port)
  Destination:            seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/H/data_out_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_78M_seeg_zynq_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.848ns  (logic 1.661ns (18.770%)  route 7.187ns (81.230%))
  Logic Levels:           4  (IBUFCTRL=1 INBUF=1 LUT5=2)
  Clock Path Skew:        7.421ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.421ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.233ns
  Clock Net Delay (Destination): 1.408ns (routing 0.220ns, distribution 1.188ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AF10                                              0.000     0.000 r  RHS_MISO_H (IN)
                         net (fo=0)                   0.000     0.000    RHS_MISO_H_IBUF_inst/I
    AF10                 INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      1.249     1.249 r  RHS_MISO_H_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.249    RHS_MISO_H_IBUF_inst/OUT
    AF10                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     1.249 r  RHS_MISO_H_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           3.526     4.775    seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/H/RHS_MISO_H
    SLICE_X32Y233        LUT5 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.186     4.961 r  seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/H/data_out[31]_i_2__0/O
                         net (fo=16, routed)          3.588     8.549    seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/H/data_out1_in[31]
    SLICE_X40Y236        LUT5 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.226     8.775 r  seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/H/data_out[24]_i_1__11/O
                         net (fo=1, routed)           0.073     8.848    seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/H/data_out[24]_i_1__11_n_0
    SLICE_X40Y236        FDRE                                         r  seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/H/data_out_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_78M_seeg_zynq_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y83        BUFG_PS                      0.000     0.000 r  seeg_zynq_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.434     2.434    seeg_zynq_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     3.173 r  seeg_zynq_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     3.480    seeg_zynq_i/clk_wiz_0/inst/clk_78M_seeg_zynq_clk_wiz_0_0
    BUFGCE_X0Y4          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.519 r  seeg_zynq_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13548, routed)       1.889     5.408    seeg_zynq_i/seeg_top_0/inst/seeg/ClockDivideByTwo/S_AXI_ACLK
    SLICE_X24Y208        LUT6 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.120     5.528 r  seeg_zynq_i/seeg_top_0/inst/seeg/ClockDivideByTwo/CS_i_2__0/O
                         net (fo=1, routed)           0.446     5.974    seeg_zynq_i/seeg_top_0/inst/seeg/ClockDivideByTwo/clk
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     6.013 r  seeg_zynq_i/seeg_top_0/inst/seeg/ClockDivideByTwo/clk_BUFG_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=1697, routed)        1.408     7.421    seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/H/clk
    SLICE_X40Y236        FDRE                                         r  seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/H/data_out_reg[24]/C

Slack:                    inf
  Source:                 RHS_MISO_F
                            (input port)
  Destination:            seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/F/data_out_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_78M_seeg_zynq_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.785ns  (logic 1.496ns (17.028%)  route 7.289ns (82.972%))
  Logic Levels:           4  (IBUFCTRL=1 INBUF=1 LUT5=2)
  Clock Path Skew:        7.424ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.424ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.233ns
  Clock Net Delay (Destination): 1.411ns (routing 0.220ns, distribution 1.191ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AD10                                              0.000     0.000 r  RHS_MISO_F (IN)
                         net (fo=0)                   0.000     0.000    RHS_MISO_F_IBUF_inst/I
    AD10                 INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      1.252     1.252 r  RHS_MISO_F_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.252    RHS_MISO_F_IBUF_inst/OUT
    AD10                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     1.252 r  RHS_MISO_F_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           3.496     4.748    seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/F/RHS_MISO_F
    SLICE_X35Y226        LUT5 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.056     4.804 r  seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/F/data_out[31]_i_2__2/O
                         net (fo=16, routed)          3.726     8.530    seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/F/data_out1_in[31]
    SLICE_X39Y231        LUT5 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.188     8.718 r  seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/F/data_out[29]_i_1__13/O
                         net (fo=1, routed)           0.067     8.785    seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/F/data_out[29]_i_1__13_n_0
    SLICE_X39Y231        FDRE                                         r  seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/F/data_out_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_78M_seeg_zynq_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y83        BUFG_PS                      0.000     0.000 r  seeg_zynq_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.434     2.434    seeg_zynq_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     3.173 r  seeg_zynq_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     3.480    seeg_zynq_i/clk_wiz_0/inst/clk_78M_seeg_zynq_clk_wiz_0_0
    BUFGCE_X0Y4          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.519 r  seeg_zynq_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13548, routed)       1.889     5.408    seeg_zynq_i/seeg_top_0/inst/seeg/ClockDivideByTwo/S_AXI_ACLK
    SLICE_X24Y208        LUT6 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.120     5.528 r  seeg_zynq_i/seeg_top_0/inst/seeg/ClockDivideByTwo/CS_i_2__0/O
                         net (fo=1, routed)           0.446     5.974    seeg_zynq_i/seeg_top_0/inst/seeg/ClockDivideByTwo/clk
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     6.013 r  seeg_zynq_i/seeg_top_0/inst/seeg/ClockDivideByTwo/clk_BUFG_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=1697, routed)        1.411     7.424    seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/F/clk
    SLICE_X39Y231        FDRE                                         r  seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/F/data_out_reg[29]/C

Slack:                    inf
  Source:                 RHS_MISO_H
                            (input port)
  Destination:            seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/H/data_out_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_78M_seeg_zynq_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.777ns  (logic 1.660ns (18.910%)  route 7.117ns (81.090%))
  Logic Levels:           4  (IBUFCTRL=1 INBUF=1 LUT5=2)
  Clock Path Skew:        7.433ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.433ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.233ns
  Clock Net Delay (Destination): 1.420ns (routing 0.220ns, distribution 1.200ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AF10                                              0.000     0.000 r  RHS_MISO_H (IN)
                         net (fo=0)                   0.000     0.000    RHS_MISO_H_IBUF_inst/I
    AF10                 INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      1.249     1.249 r  RHS_MISO_H_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.249    RHS_MISO_H_IBUF_inst/OUT
    AF10                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     1.249 r  RHS_MISO_H_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           3.526     4.775    seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/H/RHS_MISO_H
    SLICE_X32Y233        LUT5 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.186     4.961 r  seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/H/data_out[31]_i_2__0/O
                         net (fo=16, routed)          3.510     8.471    seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/H/data_out1_in[31]
    SLICE_X38Y232        LUT5 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.225     8.696 r  seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/H/data_out[21]_i_1__11/O
                         net (fo=1, routed)           0.081     8.777    seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/H/data_out[21]_i_1__11_n_0
    SLICE_X38Y232        FDRE                                         r  seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/H/data_out_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_78M_seeg_zynq_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y83        BUFG_PS                      0.000     0.000 r  seeg_zynq_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.434     2.434    seeg_zynq_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     3.173 r  seeg_zynq_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     3.480    seeg_zynq_i/clk_wiz_0/inst/clk_78M_seeg_zynq_clk_wiz_0_0
    BUFGCE_X0Y4          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.519 r  seeg_zynq_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13548, routed)       1.889     5.408    seeg_zynq_i/seeg_top_0/inst/seeg/ClockDivideByTwo/S_AXI_ACLK
    SLICE_X24Y208        LUT6 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.120     5.528 r  seeg_zynq_i/seeg_top_0/inst/seeg/ClockDivideByTwo/CS_i_2__0/O
                         net (fo=1, routed)           0.446     5.974    seeg_zynq_i/seeg_top_0/inst/seeg/ClockDivideByTwo/clk
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     6.013 r  seeg_zynq_i/seeg_top_0/inst/seeg/ClockDivideByTwo/clk_BUFG_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=1697, routed)        1.420     7.433    seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/H/clk
    SLICE_X38Y232        FDRE                                         r  seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/H/data_out_reg[21]/C

Slack:                    inf
  Source:                 RHS_MISO_H
                            (input port)
  Destination:            seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/H/data_out_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_78M_seeg_zynq_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.773ns  (logic 1.660ns (18.918%)  route 7.113ns (81.082%))
  Logic Levels:           4  (IBUFCTRL=1 INBUF=1 LUT5=2)
  Clock Path Skew:        7.425ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.425ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.233ns
  Clock Net Delay (Destination): 1.412ns (routing 0.220ns, distribution 1.192ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AF10                                              0.000     0.000 r  RHS_MISO_H (IN)
                         net (fo=0)                   0.000     0.000    RHS_MISO_H_IBUF_inst/I
    AF10                 INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      1.249     1.249 r  RHS_MISO_H_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.249    RHS_MISO_H_IBUF_inst/OUT
    AF10                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     1.249 r  RHS_MISO_H_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           3.526     4.775    seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/H/RHS_MISO_H
    SLICE_X32Y233        LUT5 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.186     4.961 r  seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/H/data_out[31]_i_2__0/O
                         net (fo=16, routed)          3.520     8.481    seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/H/data_out1_in[31]
    SLICE_X39Y235        LUT5 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.225     8.706 r  seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/H/data_out[18]_i_1__11/O
                         net (fo=1, routed)           0.067     8.773    seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/H/data_out[18]_i_1__11_n_0
    SLICE_X39Y235        FDRE                                         r  seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/H/data_out_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_78M_seeg_zynq_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y83        BUFG_PS                      0.000     0.000 r  seeg_zynq_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.434     2.434    seeg_zynq_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     3.173 r  seeg_zynq_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     3.480    seeg_zynq_i/clk_wiz_0/inst/clk_78M_seeg_zynq_clk_wiz_0_0
    BUFGCE_X0Y4          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.519 r  seeg_zynq_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13548, routed)       1.889     5.408    seeg_zynq_i/seeg_top_0/inst/seeg/ClockDivideByTwo/S_AXI_ACLK
    SLICE_X24Y208        LUT6 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.120     5.528 r  seeg_zynq_i/seeg_top_0/inst/seeg/ClockDivideByTwo/CS_i_2__0/O
                         net (fo=1, routed)           0.446     5.974    seeg_zynq_i/seeg_top_0/inst/seeg/ClockDivideByTwo/clk
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     6.013 r  seeg_zynq_i/seeg_top_0/inst/seeg/ClockDivideByTwo/clk_BUFG_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=1697, routed)        1.412     7.425    seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/H/clk
    SLICE_X39Y235        FDRE                                         r  seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/H/data_out_reg[18]/C

Slack:                    inf
  Source:                 RHS_MISO_F
                            (input port)
  Destination:            seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/F/data_out_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_78M_seeg_zynq_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.748ns  (logic 1.496ns (17.100%)  route 7.252ns (82.900%))
  Logic Levels:           4  (IBUFCTRL=1 INBUF=1 LUT5=2)
  Clock Path Skew:        7.424ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.424ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.233ns
  Clock Net Delay (Destination): 1.411ns (routing 0.220ns, distribution 1.191ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AD10                                              0.000     0.000 r  RHS_MISO_F (IN)
                         net (fo=0)                   0.000     0.000    RHS_MISO_F_IBUF_inst/I
    AD10                 INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      1.252     1.252 r  RHS_MISO_F_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.252    RHS_MISO_F_IBUF_inst/OUT
    AD10                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     1.252 r  RHS_MISO_F_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           3.496     4.748    seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/F/RHS_MISO_F
    SLICE_X35Y226        LUT5 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.056     4.804 r  seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/F/data_out[31]_i_2__2/O
                         net (fo=16, routed)          3.689     8.493    seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/F/data_out1_in[31]
    SLICE_X39Y233        LUT5 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.188     8.681 r  seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/F/data_out[26]_i_1__13/O
                         net (fo=1, routed)           0.067     8.748    seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/F/data_out[26]_i_1__13_n_0
    SLICE_X39Y233        FDRE                                         r  seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/F/data_out_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_78M_seeg_zynq_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y83        BUFG_PS                      0.000     0.000 r  seeg_zynq_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.434     2.434    seeg_zynq_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     3.173 r  seeg_zynq_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     3.480    seeg_zynq_i/clk_wiz_0/inst/clk_78M_seeg_zynq_clk_wiz_0_0
    BUFGCE_X0Y4          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.519 r  seeg_zynq_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13548, routed)       1.889     5.408    seeg_zynq_i/seeg_top_0/inst/seeg/ClockDivideByTwo/S_AXI_ACLK
    SLICE_X24Y208        LUT6 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.120     5.528 r  seeg_zynq_i/seeg_top_0/inst/seeg/ClockDivideByTwo/CS_i_2__0/O
                         net (fo=1, routed)           0.446     5.974    seeg_zynq_i/seeg_top_0/inst/seeg/ClockDivideByTwo/clk
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     6.013 r  seeg_zynq_i/seeg_top_0/inst/seeg/ClockDivideByTwo/clk_BUFG_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=1697, routed)        1.411     7.424    seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/F/clk
    SLICE_X39Y233        FDRE                                         r  seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/F/data_out_reg[26]/C

Slack:                    inf
  Source:                 RHS_MISO_H
                            (input port)
  Destination:            seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/H/data_out_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_78M_seeg_zynq_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.734ns  (logic 1.623ns (18.578%)  route 7.111ns (81.422%))
  Logic Levels:           4  (IBUFCTRL=1 INBUF=1 LUT5=2)
  Clock Path Skew:        7.424ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.424ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.233ns
  Clock Net Delay (Destination): 1.411ns (routing 0.220ns, distribution 1.191ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AF10                                              0.000     0.000 r  RHS_MISO_H (IN)
                         net (fo=0)                   0.000     0.000    RHS_MISO_H_IBUF_inst/I
    AF10                 INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      1.249     1.249 r  RHS_MISO_H_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.249    RHS_MISO_H_IBUF_inst/OUT
    AF10                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     1.249 r  RHS_MISO_H_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           3.526     4.775    seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/H/RHS_MISO_H
    SLICE_X32Y233        LUT5 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.186     4.961 r  seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/H/data_out[31]_i_2__0/O
                         net (fo=16, routed)          3.518     8.479    seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/H/data_out1_in[31]
    SLICE_X39Y232        LUT5 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.188     8.667 r  seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/H/data_out[22]_i_1__11/O
                         net (fo=1, routed)           0.067     8.734    seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/H/data_out[22]_i_1__11_n_0
    SLICE_X39Y232        FDRE                                         r  seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/H/data_out_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_78M_seeg_zynq_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y83        BUFG_PS                      0.000     0.000 r  seeg_zynq_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.434     2.434    seeg_zynq_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     3.173 r  seeg_zynq_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     3.480    seeg_zynq_i/clk_wiz_0/inst/clk_78M_seeg_zynq_clk_wiz_0_0
    BUFGCE_X0Y4          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.519 r  seeg_zynq_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13548, routed)       1.889     5.408    seeg_zynq_i/seeg_top_0/inst/seeg/ClockDivideByTwo/S_AXI_ACLK
    SLICE_X24Y208        LUT6 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.120     5.528 r  seeg_zynq_i/seeg_top_0/inst/seeg/ClockDivideByTwo/CS_i_2__0/O
                         net (fo=1, routed)           0.446     5.974    seeg_zynq_i/seeg_top_0/inst/seeg/ClockDivideByTwo/clk
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     6.013 r  seeg_zynq_i/seeg_top_0/inst/seeg/ClockDivideByTwo/clk_BUFG_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=1697, routed)        1.411     7.424    seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/H/clk
    SLICE_X39Y232        FDRE                                         r  seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/H/data_out_reg[22]/C

Slack:                    inf
  Source:                 RHS_MISO_H
                            (input port)
  Destination:            seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/H/data_out_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_78M_seeg_zynq_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.726ns  (logic 1.491ns (17.082%)  route 7.236ns (82.918%))
  Logic Levels:           4  (IBUFCTRL=1 INBUF=1 LUT5=2)
  Clock Path Skew:        7.414ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.414ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.233ns
  Clock Net Delay (Destination): 1.401ns (routing 0.220ns, distribution 1.181ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AF10                                              0.000     0.000 r  RHS_MISO_H (IN)
                         net (fo=0)                   0.000     0.000    RHS_MISO_H_IBUF_inst/I
    AF10                 INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      1.249     1.249 r  RHS_MISO_H_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.249    RHS_MISO_H_IBUF_inst/OUT
    AF10                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     1.249 r  RHS_MISO_H_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           3.526     4.775    seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/H/RHS_MISO_H
    SLICE_X32Y233        LUT5 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.186     4.961 r  seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/H/data_out[31]_i_2__0/O
                         net (fo=16, routed)          3.615     8.575    seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/H/data_out1_in[31]
    SLICE_X40Y233        LUT5 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.056     8.631 r  seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/H/data_out[28]_i_1__11/O
                         net (fo=1, routed)           0.095     8.726    seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/H/data_out[28]_i_1__11_n_0
    SLICE_X40Y233        FDRE                                         r  seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/H/data_out_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_78M_seeg_zynq_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y83        BUFG_PS                      0.000     0.000 r  seeg_zynq_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.434     2.434    seeg_zynq_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     3.173 r  seeg_zynq_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     3.480    seeg_zynq_i/clk_wiz_0/inst/clk_78M_seeg_zynq_clk_wiz_0_0
    BUFGCE_X0Y4          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.519 r  seeg_zynq_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13548, routed)       1.889     5.408    seeg_zynq_i/seeg_top_0/inst/seeg/ClockDivideByTwo/S_AXI_ACLK
    SLICE_X24Y208        LUT6 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.120     5.528 r  seeg_zynq_i/seeg_top_0/inst/seeg/ClockDivideByTwo/CS_i_2__0/O
                         net (fo=1, routed)           0.446     5.974    seeg_zynq_i/seeg_top_0/inst/seeg/ClockDivideByTwo/clk
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     6.013 r  seeg_zynq_i/seeg_top_0/inst/seeg/ClockDivideByTwo/clk_BUFG_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=1697, routed)        1.401     7.414    seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/H/clk
    SLICE_X40Y233        FDRE                                         r  seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/H/data_out_reg[28]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seeg_zynq_i/seeg_top_0/inst/seeg/zcheck_rhd_start_flag_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_78M_seeg_zynq_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.395ns  (logic 0.172ns (43.530%)  route 0.223ns (56.470%))
  Logic Levels:           2  (FDRE=1 LUT6=1)
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.233ns
  Clock Net Delay (Destination): 1.315ns (routing 0.434ns, distribution 0.881ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y194        FDRE                         0.000     0.000 r  seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/FSM_onehot_state_reg[1]/C
    SLICE_X45Y194        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.082     0.082 r  seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/FSM_onehot_state_reg[1]/Q
                         net (fo=32, routed)          0.194     0.276    seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/FSM_onehot_state_reg[1]_4[0]
    SLICE_X43Y198        LUT6 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.090     0.366 r  seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/zcheck_rhd_start_flag_i_1/O
                         net (fo=1, routed)           0.029     0.395    seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048_n_190
    SLICE_X43Y198        FDRE                                         r  seeg_zynq_i/seeg_top_0/inst/seeg/zcheck_rhd_start_flag_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_78M_seeg_zynq_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y83        BUFG_PS                      0.000     0.000 r  seeg_zynq_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612     1.612    seeg_zynq_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     1.533 r  seeg_zynq_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.737    seeg_zynq_i/clk_wiz_0/inst/clk_78M_seeg_zynq_clk_wiz_0_0
    BUFGCE_X0Y4          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.763 r  seeg_zynq_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=13548, routed)       1.315     3.078    seeg_zynq_i/seeg_top_0/inst/seeg/S_AXI_ACLK
    SLICE_X43Y198        FDRE                                         r  seeg_zynq_i/seeg_top_0/inst/seeg/zcheck_rhd_start_flag_reg/C

Slack:                    inf
  Source:                 seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/FSM_onehot_state_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seeg_zynq_i/seeg_top_0/inst/seeg/fifo_write_en_rhd_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_78M_seeg_zynq_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.428ns  (logic 0.233ns (54.456%)  route 0.195ns (45.544%))
  Logic Levels:           4  (FDRE=1 LUT2=1 LUT3=1 LUT6=1)
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.233ns
  Clock Net Delay (Destination): 1.313ns (routing 0.434ns, distribution 0.879ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y193        FDRE                         0.000     0.000 r  seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/FSM_onehot_state_reg[11]/C
    SLICE_X46Y193        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.084     0.084 f  seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/FSM_onehot_state_reg[11]/Q
                         net (fo=2, routed)           0.045     0.129    seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/FSM_onehot_state_reg_n_0_[11]
    SLICE_X44Y193        LUT3 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.038     0.167 f  seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/FSM_onehot_state[17]_i_2/O
                         net (fo=3, routed)           0.110     0.277    seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/done
    SLICE_X44Y201        LUT2 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.090     0.367 r  seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/fifo_write_en_rhd_i_2/O
                         net (fo=1, routed)           0.022     0.389    seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/fifo_write_en_rhd_i_2_n_0
    SLICE_X44Y201        LUT6 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.021     0.410 r  seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/fifo_write_en_rhd_i_1/O
                         net (fo=1, routed)           0.018     0.428    seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048_n_107
    SLICE_X44Y201        FDRE                                         r  seeg_zynq_i/seeg_top_0/inst/seeg/fifo_write_en_rhd_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_78M_seeg_zynq_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y83        BUFG_PS                      0.000     0.000 r  seeg_zynq_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612     1.612    seeg_zynq_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     1.533 r  seeg_zynq_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.737    seeg_zynq_i/clk_wiz_0/inst/clk_78M_seeg_zynq_clk_wiz_0_0
    BUFGCE_X0Y4          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.763 r  seeg_zynq_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=13548, routed)       1.313     3.076    seeg_zynq_i/seeg_top_0/inst/seeg/S_AXI_ACLK
    SLICE_X44Y201        FDRE                                         r  seeg_zynq_i/seeg_top_0/inst/seeg/fifo_write_en_rhd_reg/C

Slack:                    inf
  Source:                 seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seeg_zynq_i/seeg_top_0/inst/seeg/rhs_64_bit_chunks_counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_78M_seeg_zynq_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.430ns  (logic 0.103ns (23.951%)  route 0.327ns (76.049%))
  Logic Levels:           2  (FDRE=1 LUT6=1)
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.233ns
  Clock Net Delay (Destination): 1.321ns (routing 0.434ns, distribution 0.887ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y194        FDRE                         0.000     0.000 r  seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/FSM_onehot_state_reg[1]/C
    SLICE_X45Y194        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.082     0.082 f  seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/FSM_onehot_state_reg[1]/Q
                         net (fo=32, routed)          0.308     0.390    seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/FSM_onehot_state_reg[1]_4[0]
    SLICE_X44Y202        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.021     0.411 r  seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/rhs_64_bit_chunks_counter[0]_i_1/O
                         net (fo=1, routed)           0.019     0.430    seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048_n_198
    SLICE_X44Y202        FDRE                                         r  seeg_zynq_i/seeg_top_0/inst/seeg/rhs_64_bit_chunks_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_78M_seeg_zynq_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y83        BUFG_PS                      0.000     0.000 r  seeg_zynq_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612     1.612    seeg_zynq_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     1.533 r  seeg_zynq_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.737    seeg_zynq_i/clk_wiz_0/inst/clk_78M_seeg_zynq_clk_wiz_0_0
    BUFGCE_X0Y4          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.763 r  seeg_zynq_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=13548, routed)       1.321     3.084    seeg_zynq_i/seeg_top_0/inst/seeg/S_AXI_ACLK
    SLICE_X44Y202        FDRE                                         r  seeg_zynq_i/seeg_top_0/inst/seeg/rhs_64_bit_chunks_counter_reg[0]/C

Slack:                    inf
  Source:                 seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/FSM_onehot_state_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seeg_zynq_i/seeg_top_0/inst/seeg/done_rhd_flag_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_78M_seeg_zynq_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.434ns  (logic 0.159ns (36.635%)  route 0.275ns (63.365%))
  Logic Levels:           3  (FDRE=1 LUT3=1 LUT6=1)
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.233ns
  Clock Net Delay (Destination): 1.310ns (routing 0.434ns, distribution 0.876ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y193        FDRE                         0.000     0.000 r  seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/FSM_onehot_state_reg[11]/C
    SLICE_X46Y193        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.084     0.084 r  seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/FSM_onehot_state_reg[11]/Q
                         net (fo=2, routed)           0.045     0.129    seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/FSM_onehot_state_reg_n_0_[11]
    SLICE_X44Y193        LUT3 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.038     0.167 r  seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/FSM_onehot_state[17]_i_2/O
                         net (fo=3, routed)           0.212     0.379    seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/done
    SLICE_X42Y200        LUT6 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.037     0.416 r  seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/done_rhd_flag_i_1/O
                         net (fo=1, routed)           0.018     0.434    seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256_n_107
    SLICE_X42Y200        FDRE                                         r  seeg_zynq_i/seeg_top_0/inst/seeg/done_rhd_flag_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_78M_seeg_zynq_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y83        BUFG_PS                      0.000     0.000 r  seeg_zynq_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612     1.612    seeg_zynq_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     1.533 r  seeg_zynq_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.737    seeg_zynq_i/clk_wiz_0/inst/clk_78M_seeg_zynq_clk_wiz_0_0
    BUFGCE_X0Y4          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.763 r  seeg_zynq_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=13548, routed)       1.310     3.073    seeg_zynq_i/seeg_top_0/inst/seeg/S_AXI_ACLK
    SLICE_X42Y200        FDRE                                         r  seeg_zynq_i/seeg_top_0/inst/seeg/done_rhd_flag_reg/C

Slack:                    inf
  Source:                 seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seeg_zynq_i/seeg_top_0/inst/seeg/record_start_flag_rhd_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_78M_seeg_zynq_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.460ns  (logic 0.108ns (23.500%)  route 0.352ns (76.500%))
  Logic Levels:           2  (FDRE=1 LUT3=1)
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.233ns
  Clock Net Delay (Destination): 1.316ns (routing 0.434ns, distribution 0.882ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y194        FDRE                         0.000     0.000 r  seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/FSM_onehot_state_reg[1]/C
    SLICE_X45Y194        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.082     0.082 r  seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/FSM_onehot_state_reg[1]/Q
                         net (fo=32, routed)          0.343     0.425    seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/record_start_flag_rhd_reg[0]
    SLICE_X41Y200        LUT3 (Prop_C5LUT_SLICEM_I1_O)
                                                      0.026     0.451 r  seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/record_start_flag_rhd_i_2/O
                         net (fo=1, routed)           0.009     0.460    seeg_zynq_i/seeg_top_0/inst/seeg/record_start_flag_rhd0_in
    SLICE_X41Y200        FDRE                                         r  seeg_zynq_i/seeg_top_0/inst/seeg/record_start_flag_rhd_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_78M_seeg_zynq_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y83        BUFG_PS                      0.000     0.000 r  seeg_zynq_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612     1.612    seeg_zynq_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     1.533 r  seeg_zynq_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.737    seeg_zynq_i/clk_wiz_0/inst/clk_78M_seeg_zynq_clk_wiz_0_0
    BUFGCE_X0Y4          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.763 r  seeg_zynq_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=13548, routed)       1.316     3.079    seeg_zynq_i/seeg_top_0/inst/seeg/S_AXI_ACLK
    SLICE_X41Y200        FDRE                                         r  seeg_zynq_i/seeg_top_0/inst/seeg/record_start_flag_rhd_reg/C

Slack:                    inf
  Source:                 seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seeg_zynq_i/seeg_top_0/inst/seeg/rhd_64_bit_chunks_counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_78M_seeg_zynq_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.475ns  (logic 0.119ns (25.073%)  route 0.356ns (74.927%))
  Logic Levels:           2  (FDRE=1 LUT6=1)
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.233ns
  Clock Net Delay (Destination): 1.258ns (routing 0.434ns, distribution 0.824ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y194        FDRE                         0.000     0.000 r  seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/FSM_onehot_state_reg[1]/C
    SLICE_X45Y194        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.082     0.082 f  seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/FSM_onehot_state_reg[1]/Q
                         net (fo=32, routed)          0.338     0.420    seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/FSM_onehot_state_reg[1]_4[0]
    SLICE_X39Y201        LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.037     0.457 r  seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/rhd_64_bit_chunks_counter[0]_i_1/O
                         net (fo=1, routed)           0.018     0.475    seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048_n_197
    SLICE_X39Y201        FDRE                                         r  seeg_zynq_i/seeg_top_0/inst/seeg/rhd_64_bit_chunks_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_78M_seeg_zynq_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y83        BUFG_PS                      0.000     0.000 r  seeg_zynq_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612     1.612    seeg_zynq_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     1.533 r  seeg_zynq_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.737    seeg_zynq_i/clk_wiz_0/inst/clk_78M_seeg_zynq_clk_wiz_0_0
    BUFGCE_X0Y4          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.763 r  seeg_zynq_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=13548, routed)       1.258     3.021    seeg_zynq_i/seeg_top_0/inst/seeg/S_AXI_ACLK
    SLICE_X39Y201        FDRE                                         r  seeg_zynq_i/seeg_top_0/inst/seeg/rhd_64_bit_chunks_counter_reg[0]/C

Slack:                    inf
  Source:                 seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seeg_zynq_i/seeg_top_0/inst/seeg/FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_78M_seeg_zynq_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.505ns  (logic 0.216ns (42.767%)  route 0.289ns (57.233%))
  Logic Levels:           3  (FDRE=1 LUT4=1 LUT5=1)
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.233ns
  Clock Net Delay (Destination): 1.310ns (routing 0.434ns, distribution 0.876ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y194        FDRE                         0.000     0.000 r  seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/FSM_onehot_state_reg[1]/C
    SLICE_X45Y194        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.082     0.082 r  seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/FSM_onehot_state_reg[1]/Q
                         net (fo=32, routed)          0.231     0.313    seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/record_start_flag_rhd_reg[0]
    SLICE_X43Y202        LUT4 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.090     0.403 r  seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/FSM_sequential_state[1]_i_2/O
                         net (fo=1, routed)           0.051     0.454    seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/FSM_sequential_state[1]_i_2_n_0
    SLICE_X43Y202        LUT5 (Prop_H5LUT_SLICEM_I1_O)
                                                      0.044     0.498 r  seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/FSM_sequential_state[1]_i_1__42/O
                         net (fo=1, routed)           0.007     0.505    seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256_n_94
    SLICE_X43Y202        FDRE                                         r  seeg_zynq_i/seeg_top_0/inst/seeg/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_78M_seeg_zynq_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y83        BUFG_PS                      0.000     0.000 r  seeg_zynq_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612     1.612    seeg_zynq_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     1.533 r  seeg_zynq_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.737    seeg_zynq_i/clk_wiz_0/inst/clk_78M_seeg_zynq_clk_wiz_0_0
    BUFGCE_X0Y4          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.763 r  seeg_zynq_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=13548, routed)       1.310     3.073    seeg_zynq_i/seeg_top_0/inst/seeg/S_AXI_ACLK
    SLICE_X43Y202        FDRE                                         r  seeg_zynq_i/seeg_top_0/inst/seeg/FSM_sequential_state_reg[1]/C

Slack:                    inf
  Source:                 seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seeg_zynq_i/seeg_top_0/inst/seeg/config_start_flag_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_78M_seeg_zynq_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.529ns  (logic 0.205ns (38.738%)  route 0.324ns (61.262%))
  Logic Levels:           3  (FDRE=1 LUT4=1 LUT6=1)
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.233ns
  Clock Net Delay (Destination): 1.299ns (routing 0.434ns, distribution 0.865ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y194        FDRE                         0.000     0.000 r  seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/FSM_onehot_state_reg[1]/C
    SLICE_X45Y194        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.082     0.082 r  seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/FSM_onehot_state_reg[1]/Q
                         net (fo=32, routed)          0.231     0.313    seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/record_start_flag_rhd_reg[0]
    SLICE_X43Y202        LUT4 (Prop_G5LUT_SLICEM_I1_O)
                                                      0.055     0.368 r  seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/config_start_flag_i_2/O
                         net (fo=3, routed)           0.076     0.444    seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/config_start_flag
    SLICE_X42Y202        LUT6 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.068     0.512 r  seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/config_start_flag_i_1/O
                         net (fo=1, routed)           0.017     0.529    seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256_n_112
    SLICE_X42Y202        FDRE                                         r  seeg_zynq_i/seeg_top_0/inst/seeg/config_start_flag_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_78M_seeg_zynq_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y83        BUFG_PS                      0.000     0.000 r  seeg_zynq_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612     1.612    seeg_zynq_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     1.533 r  seeg_zynq_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.737    seeg_zynq_i/clk_wiz_0/inst/clk_78M_seeg_zynq_clk_wiz_0_0
    BUFGCE_X0Y4          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.763 r  seeg_zynq_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=13548, routed)       1.299     3.062    seeg_zynq_i/seeg_top_0/inst/seeg/S_AXI_ACLK
    SLICE_X42Y202        FDRE                                         r  seeg_zynq_i/seeg_top_0/inst/seeg/config_start_flag_reg/C

Slack:                    inf
  Source:                 seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seeg_zynq_i/seeg_top_0/inst/seeg/FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by clk_78M_seeg_zynq_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.532ns  (logic 0.216ns (40.634%)  route 0.316ns (59.366%))
  Logic Levels:           4  (FDRE=1 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.233ns
  Clock Net Delay (Destination): 1.313ns (routing 0.434ns, distribution 0.879ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y194        FDRE                         0.000     0.000 r  seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/FSM_onehot_state_reg[1]/C
    SLICE_X45Y194        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.082     0.082 r  seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/FSM_onehot_state_reg[1]/Q
                         net (fo=32, routed)          0.218     0.300    seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/FSM_onehot_state_reg[1]_4[0]
    SLICE_X43Y200        LUT5 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.076     0.376 r  seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/FSM_sequential_state[0]_i_8/O
                         net (fo=1, routed)           0.025     0.401    seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/FSM_sequential_state_reg[0]_5
    SLICE_X43Y200        LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.021     0.422 f  seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/FSM_sequential_state[0]_i_5__41/O
                         net (fo=1, routed)           0.046     0.468    seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/FSM_sequential_state[0]_i_5__41_n_0
    SLICE_X43Y200        LUT6 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.037     0.505 r  seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/FSM_sequential_state[0]_i_1__42/O
                         net (fo=1, routed)           0.027     0.532    seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256_n_95
    SLICE_X43Y200        FDSE                                         r  seeg_zynq_i/seeg_top_0/inst/seeg/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_78M_seeg_zynq_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y83        BUFG_PS                      0.000     0.000 r  seeg_zynq_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612     1.612    seeg_zynq_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     1.533 r  seeg_zynq_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.737    seeg_zynq_i/clk_wiz_0/inst/clk_78M_seeg_zynq_clk_wiz_0_0
    BUFGCE_X0Y4          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.763 r  seeg_zynq_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=13548, routed)       1.313     3.076    seeg_zynq_i/seeg_top_0/inst/seeg/S_AXI_ACLK
    SLICE_X43Y200        FDSE                                         r  seeg_zynq_i/seeg_top_0/inst/seeg/FSM_sequential_state_reg[0]/C

Slack:                    inf
  Source:                 seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seeg_zynq_i/seeg_top_0/inst/seeg/config_done_reset_flag_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_78M_seeg_zynq_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.536ns  (logic 0.180ns (33.608%)  route 0.356ns (66.392%))
  Logic Levels:           3  (FDRE=1 LUT6=2)
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.233ns
  Clock Net Delay (Destination): 1.310ns (routing 0.434ns, distribution 0.876ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y194        FDRE                         0.000     0.000 r  seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/FSM_onehot_state_reg[1]/C
    SLICE_X45Y194        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.082     0.082 r  seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/FSM_onehot_state_reg[1]/Q
                         net (fo=32, routed)          0.298     0.380    seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/record_start_flag_rhd_reg[0]
    SLICE_X41Y201        LUT6 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.021     0.401 r  seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/config_done_reset_flag_i_2/O
                         net (fo=1, routed)           0.041     0.442    seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/config_done_reset_flag
    SLICE_X42Y201        LUT6 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.077     0.519 r  seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/config_done_reset_flag_i_1/O
                         net (fo=1, routed)           0.017     0.536    seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256_n_108
    SLICE_X42Y201        FDRE                                         r  seeg_zynq_i/seeg_top_0/inst/seeg/config_done_reset_flag_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_78M_seeg_zynq_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y83        BUFG_PS                      0.000     0.000 r  seeg_zynq_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612     1.612    seeg_zynq_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     1.533 r  seeg_zynq_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.737    seeg_zynq_i/clk_wiz_0/inst/clk_78M_seeg_zynq_clk_wiz_0_0
    BUFGCE_X0Y4          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.763 r  seeg_zynq_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=13548, routed)       1.310     3.073    seeg_zynq_i/seeg_top_0/inst/seeg/S_AXI_ACLK
    SLICE_X42Y201        FDRE                                         r  seeg_zynq_i/seeg_top_0/inst/seeg/config_done_reset_flag_reg/C





