IDRViewer.config = {"pagecount":1534,"title":"Intel® 64 and IA-32 Architectures Software Developer’s Manual, Volume 3 (3A, 3B, 3C, & 3D): System Programming Guide","author":"Intel Corporation","subject":"","keywords":"","creator":"FrameMaker 16","producer":"Acrobat Distiller 23.0 (Windows)","creationdate":"D:20230622095923Z","moddate":"D:20230622101122-07'00'","trapped":"","fileName":"Intel® 64 and IA-32 Architectures Developer's Manual-3.pdf","bounds":[[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210]],"bookmarks":[{"title":"Chapter 1 About This Manual","page":53,"zoom":"XYZ 68 1110 null","children":[{"title":"1.1 Intel® 64 and IA-32 Processors Covered in this Manual","page":53,"zoom":"XYZ 68 563 null"},{"title":"1.2 Overview of The SYSTEM PROGRAMMING GUIDE","page":56,"zoom":"XYZ 68 323 null"},{"title":"1.3 Notational Conventions","page":59,"zoom":"XYZ 70 976 null","children":[{"title":"1.3.1 Bit and Byte Order","page":59,"zoom":"XYZ 70 870 null"},{"title":"1.3.2 Reserved Bits and Software Compatibility","page":59,"zoom":"XYZ 70 737 null"},{"title":"1.3.3 Instruction Operands","page":60,"zoom":"XYZ 68 1109 null"},{"title":"1.3.4 Hexadecimal and Binary Numbers","page":60,"zoom":"XYZ 68 698 null"},{"title":"1.3.5 Segmented Addressing","page":60,"zoom":"XYZ 68 524 null"},{"title":"1.3.6 Syntax for CPUID, CR, and MSR Values","page":61,"zoom":"XYZ 70 1109 null"},{"title":"1.3.7 Exceptions","page":61,"zoom":"XYZ 70 333 null"}]},{"title":"1.4 Related Literature","page":62,"zoom":"XYZ 68 1110 null"}]},{"title":"Chapter 2 System Architecture Overview","page":63,"zoom":"XYZ 68 1110 null","children":[{"title":"2.1 Overview of the System-Level Architecture","page":63,"zoom":"XYZ 68 342 null","children":[{"title":"2.1.1 Global and Local Descriptor Tables","page":65,"zoom":"XYZ 70 265 null","children":[{"title":"2.1.1.1 Global and Local Descriptor Tables in IA-32e Mode","page":66,"zoom":"XYZ 68 803 null"}]},{"title":"2.1.2 System Segments, Segment Descriptors, and Gates","page":66,"zoom":"XYZ 68 649 null","children":[{"title":"2.1.2.1 Gates in IA-32e Mode","page":66,"zoom":"XYZ 68 305 null"}]},{"title":"2.1.3 Task-State Segments and Task Gates","page":67,"zoom":"XYZ 70 1109 null","children":[{"title":"2.1.3.1 Task-State Segments in IA-32e Mode","page":67,"zoom":"XYZ 70 710 null"}]},{"title":"2.1.4 Interrupt and Exception Handling","page":67,"zoom":"XYZ 70 479 null","children":[{"title":"2.1.4.1 Interrupt and Exception Handling IA-32e Mode","page":67,"zoom":"XYZ 70 261 null"}]},{"title":"2.1.5 Memory Management","page":68,"zoom":"XYZ 68 1109 null","children":[{"title":"2.1.5.1 Memory Management in IA-32e Mode","page":68,"zoom":"XYZ 68 825 null"}]},{"title":"2.1.6 System Registers","page":68,"zoom":"XYZ 68 479 null","children":[{"title":"2.1.6.1 System Registers in IA-32e Mode","page":69,"zoom":"XYZ 70 912 null"}]},{"title":"2.1.7 Other System Resources","page":69,"zoom":"XYZ 70 589 null"}]},{"title":"2.2 Modes of Operation","page":69,"zoom":"XYZ 70 317 null","children":[{"title":"2.2.1 Extended Feature Enable Register","page":71,"zoom":"XYZ 70 1109 null"}]},{"title":"2.3 System Flags and Fields in the EFLAGS Register","page":71,"zoom":"XYZ 70 308 null","children":[{"title":"2.3.1 System Flags and Fields in IA-32e Mode","page":73,"zoom":"XYZ 70 524 null"}]},{"title":"2.4 Memory-Management Registers","page":73,"zoom":"XYZ 70 320 null","children":[{"title":"2.4.1 Global Descriptor Table Register (GDTR)","page":74,"zoom":"XYZ 68 829 null"},{"title":"2.4.2 Local Descriptor Table Register (LDTR)","page":74,"zoom":"XYZ 68 630 null"},{"title":"2.4.3 IDTR Interrupt Descriptor Table Register","page":74,"zoom":"XYZ 68 323 null"},{"title":"2.4.4 Task Register (TR)","page":75,"zoom":"XYZ 70 1109 null"}]},{"title":"2.5 Control Registers","page":75,"zoom":"XYZ 70 838 null","children":[{"title":"2.5.1 CPUID Qualification of Control Register Flags","page":82,"zoom":"XYZ 68 763 null"}]},{"title":"2.6 Extended Control Registers (Including XCR0)","page":82,"zoom":"XYZ 68 618 null"},{"title":"2.7 Protection-Key Rights Registers (PKRU and IA32_PKRS)","page":84,"zoom":"XYZ 68 792 null"},{"title":"2.8 System Instruction Summary","page":85,"zoom":"XYZ 70 1110 null","children":[{"title":"2.8.1 Loading and Storing System Registers","page":86,"zoom":"XYZ 68 852 null"},{"title":"2.8.2 Verifying of Access Privileges","page":86,"zoom":"XYZ 68 294 null"},{"title":"2.8.3 Loading and Storing Debug Registers","page":87,"zoom":"XYZ 70 855 null"},{"title":"2.8.4 Invalidating Caches and TLBs","page":87,"zoom":"XYZ 70 606 null"},{"title":"2.8.5 Controlling the Processor","page":88,"zoom":"XYZ 68 724 null"},{"title":"2.8.6 Reading Performance-Monitoring and Time-Stamp Counters","page":88,"zoom":"XYZ 68 258 null","children":[{"title":"2.8.6.1 Reading Counters in 64-Bit Mode","page":89,"zoom":"XYZ 70 670 null"}]},{"title":"2.8.7 Reading and Writing Model-Specific Registers","page":89,"zoom":"XYZ 70 516 null","children":[{"title":"2.8.7.1 Reading and Writing Model-Specific Registers in 64-Bit Mode","page":89,"zoom":"XYZ 70 314 null"}]},{"title":"2.8.8 Enabling Processor Extended States","page":89,"zoom":"XYZ 70 216 null"}]}]},{"title":"Chapter 3 Protected-Mode Memory Management","page":91,"zoom":"XYZ 68 1110 null","children":[{"title":"3.1 Memory Management Overview","page":91,"zoom":"XYZ 68 901 null"},{"title":"3.2 Using Segments","page":92,"zoom":"XYZ 68 184 null","children":[{"title":"3.2.1 Basic Flat Model","page":93,"zoom":"XYZ 70 997 null"},{"title":"3.2.2 Protected Flat Model","page":93,"zoom":"XYZ 70 722 null"},{"title":"3.2.3 Multi-Segment Model","page":94,"zoom":"XYZ 68 653 null"},{"title":"3.2.4 Segmentation in IA-32e Mode","page":95,"zoom":"XYZ 70 465 null"},{"title":"3.2.5 Paging and Segmentation","page":95,"zoom":"XYZ 70 233 null"}]},{"title":"3.3 Physical Address Space","page":96,"zoom":"XYZ 68 1034 null","children":[{"title":"3.3.1 Intel® 64 Processors and Physical Address Space","page":96,"zoom":"XYZ 68 733 null"}]},{"title":"3.4 Logical and Linear Addresses","page":96,"zoom":"XYZ 68 588 null","children":[{"title":"3.4.1 Logical Address Translation in IA-32e Mode","page":97,"zoom":"XYZ 70 705 null"},{"title":"3.4.2 Segment Selectors","page":97,"zoom":"XYZ 70 548 null"},{"title":"3.4.3 Segment Registers","page":98,"zoom":"XYZ 68 838 null"},{"title":"3.4.4 Segment Loading Instructions in IA-32e Mode","page":99,"zoom":"XYZ 70 1014 null"},{"title":"3.4.5 Segment Descriptors","page":99,"zoom":"XYZ 70 374 null","children":[{"title":"3.4.5.1 Code- and Data-Segment Descriptor Types","page":102,"zoom":"XYZ 68 895 null"}]}]},{"title":"3.5 System Descriptor Types","page":103,"zoom":"XYZ 70 430 null","children":[{"title":"3.5.1 Segment Descriptor Tables","page":104,"zoom":"XYZ 68 479 null"},{"title":"3.5.2 Segment Descriptor Tables in IA-32e Mode","page":106,"zoom":"XYZ 68 832 null"}]}]},{"title":"Chapter 4 Paging","page":107,"zoom":"XYZ 68 1110 null","children":[{"title":"4.1 Paging Modes and Control Bits","page":107,"zoom":"XYZ 68 701 null","children":[{"title":"4.1.1 Four Paging Modes","page":107,"zoom":"XYZ 68 281 null"},{"title":"4.1.2 Paging-Mode Enabling","page":109,"zoom":"XYZ 70 519 null"},{"title":"4.1.3 Paging-Mode Modifiers","page":110,"zoom":"XYZ 68 337 null"},{"title":"4.1.4 Enumeration of Paging Features by CPUID","page":111,"zoom":"XYZ 70 398 null"}]},{"title":"4.2 Hierarchical Paging Structures: an Overview","page":113,"zoom":"XYZ 70 1110 null"},{"title":"4.3 32-Bit Paging","page":115,"zoom":"XYZ 70 1110 null"},{"title":"4.4 PAE Paging","page":120,"zoom":"XYZ 68 1110 null","children":[{"title":"4.4.1 PDPTE Registers","page":120,"zoom":"XYZ 68 889 null"},{"title":"4.4.2 Linear-Address Translation with PAE Paging","page":121,"zoom":"XYZ 70 689 null"}]},{"title":"4.5 4-Level Paging and 5-Level Paging","page":126,"zoom":"XYZ 68 1110 null","children":[{"title":"4.5.1 Ordinary Paging and HLAT Paging","page":126,"zoom":"XYZ 68 875 null"},{"title":"4.5.2 Use of CR3 with Ordinary 4-Level Paging and 5-Level Paging","page":126,"zoom":"XYZ 68 481 null"},{"title":"4.5.3 Use of HLATP with HLAT 4-Level Paging and 5-Level Paging","page":127,"zoom":"XYZ 70 374 null"},{"title":"4.5.4 Linear-Address Translation with 4-Level Paging and 5-Level Paging","page":128,"zoom":"XYZ 68 1109 null"},{"title":"4.5.5 Restart of HLAT Paging","page":139,"zoom":"XYZ 70 1109 null"}]},{"title":"4.6 Access Rights","page":139,"zoom":"XYZ 70 838 null","children":[{"title":"4.6.1 Determination of Access Rights","page":139,"zoom":"XYZ 70 546 null"},{"title":"4.6.2 Protection Keys","page":142,"zoom":"XYZ 68 964 null"}]},{"title":"4.7 Page-Fault Exceptions","page":143,"zoom":"XYZ 70 1110 null"},{"title":"4.8 Accessed and Dirty Flags","page":145,"zoom":"XYZ 70 1110 null"},{"title":"4.9 Paging and Memory Typing","page":145,"zoom":"XYZ 70 362 null","children":[{"title":"4.9.1 Paging and Memory Typing When the PAT is Not Supported (Pentium Pro and Pentium II Processors)","page":146,"zoom":"XYZ 68 1109 null"},{"title":"4.9.2 Paging and Memory Typing When the PAT is Supported (Pentium III and More Recent Processor Families)","page":146,"zoom":"XYZ 68 716 null"},{"title":"4.9.3 Caching Paging-Related Information about Memory Typing","page":147,"zoom":"XYZ 70 1109 null"}]},{"title":"4.10 Caching Translation Information","page":147,"zoom":"XYZ 70 913 null","children":[{"title":"4.10.1 Process-Context Identifiers (PCIDs)","page":147,"zoom":"XYZ 70 649 null"},{"title":"4.10.2 Translation Lookaside Buffers (TLBs)","page":148,"zoom":"XYZ 68 964 null","children":[{"title":"4.10.2.1 Page Numbers, Page Frames, and Page Offsets","page":148,"zoom":"XYZ 68 820 null"},{"title":"4.10.2.2 Caching Translations in TLBs","page":149,"zoom":"XYZ 70 1109 null"},{"title":"4.10.2.3 Details of TLB Use","page":149,"zoom":"XYZ 70 594 null"},{"title":"4.10.2.4 Global Pages","page":150,"zoom":"XYZ 68 1011 null"}]},{"title":"4.10.3 Paging-Structure Caches","page":150,"zoom":"XYZ 68 805 null","children":[{"title":"4.10.3.1 Caches for Paging Structures","page":150,"zoom":"XYZ 68 730 null"},{"title":"4.10.3.2 Using the Paging-Structure Caches to Translate Linear Addresses","page":153,"zoom":"XYZ 70 936 null"},{"title":"4.10.3.3 Multiple Cached Entries for a Single Paging-Structure Entry","page":153,"zoom":"XYZ 70 352 null"}]},{"title":"4.10.4 Invalidation of TLBs and Paging-Structure Caches","page":154,"zoom":"XYZ 68 841 null","children":[{"title":"4.10.4.1 Operations that Invalidate TLBs and Paging-Structure Caches","page":154,"zoom":"XYZ 68 698 null"},{"title":"4.10.4.2 Recommended Invalidation","page":156,"zoom":"XYZ 68 953 null"},{"title":"4.10.4.3 Optional Invalidation","page":157,"zoom":"XYZ 70 931 null"},{"title":"4.10.4.4 Delayed Invalidation","page":158,"zoom":"XYZ 68 1109 null"}]},{"title":"4.10.5 Propagation of Paging-Structure Changes to Multiple Processors","page":158,"zoom":"XYZ 68 375 null"}]},{"title":"4.11 Interactions with Virtual-Machine Extensions (VMX)","page":159,"zoom":"XYZ 70 540 null","children":[{"title":"4.11.1 VMX Transitions","page":159,"zoom":"XYZ 70 418 null"},{"title":"4.11.2 VMX Support for Address Translation","page":160,"zoom":"XYZ 68 1038 null"}]},{"title":"4.12 Using Paging for Virtual Memory","page":160,"zoom":"XYZ 68 727 null"},{"title":"4.13 Mapping Segments to Pages","page":160,"zoom":"XYZ 68 359 null"}]},{"title":"Chapter 5 Protection","page":163,"zoom":"XYZ 68 1110 null","children":[{"title":"5.1 Enabling and Disabling Segment and Page Protection","page":163,"zoom":"XYZ 68 505 null"},{"title":"5.2 Fields and Flags Used for Segment-Level and Page-Level Protection","page":164,"zoom":"XYZ 68 1110 null","children":[{"title":"5.2.1 Code-Segment Descriptor in 64-bit Mode","page":165,"zoom":"XYZ 70 259 null"}]},{"title":"5.3 Limit Checking","page":166,"zoom":"XYZ 68 511 null","children":[{"title":"5.3.1 Limit Checking in 64-bit Mode","page":167,"zoom":"XYZ 70 739 null"}]},{"title":"5.4 Type Checking","page":167,"zoom":"XYZ 70 635 null","children":[{"title":"5.4.1 Null Segment Selector Checking","page":168,"zoom":"XYZ 68 481 null","children":[{"title":"5.4.1.1 NULL Segment Checking in 64-bit Mode","page":168,"zoom":"XYZ 68 320 null"}]}]},{"title":"5.5 Privilege Levels","page":168,"zoom":"XYZ 68 201 null"},{"title":"5.6 Privilege Level Checking When Accessing Data Segments","page":170,"zoom":"XYZ 68 835 null","children":[{"title":"5.6.1 Accessing Data in Code Segments","page":171,"zoom":"XYZ 70 325 null"}]},{"title":"5.7 Privilege Level Checking When Loading the SS Register","page":172,"zoom":"XYZ 68 1110 null"},{"title":"5.8 Privilege Level Checking When Transferring Program Control Between Code Segments","page":172,"zoom":"XYZ 68 967 null","children":[{"title":"5.8.1 Direct Calls or Jumps to Code Segments","page":172,"zoom":"XYZ 68 403 null","children":[{"title":"5.8.1.1 Accessing Nonconforming Code Segments","page":173,"zoom":"XYZ 70 635 null"},{"title":"5.8.1.2 Accessing Conforming Code Segments","page":174,"zoom":"XYZ 68 475 null"}]},{"title":"5.8.2 Gate Descriptors","page":175,"zoom":"XYZ 70 980 null"},{"title":"5.8.3 Call Gates","page":175,"zoom":"XYZ 70 731 null","children":[{"title":"5.8.3.1 IA-32e Mode Call Gates","page":176,"zoom":"XYZ 68 902 null"}]},{"title":"5.8.4 Accessing a Code Segment Through a Call Gate","page":177,"zoom":"XYZ 70 887 null"},{"title":"5.8.5 Stack Switching","page":179,"zoom":"XYZ 70 446 null","children":[{"title":"5.8.5.1 Stack Switching in 64-bit Mode","page":181,"zoom":"XYZ 70 627 null"}]},{"title":"5.8.6 Returning from a Called Procedure","page":182,"zoom":"XYZ 68 1109 null"},{"title":"5.8.7 Performing Fast Calls to System Procedures with the SYSENTER and SYSEXIT Instructions","page":182,"zoom":"XYZ 68 203 null","children":[{"title":"5.8.7.1 SYSENTER and SYSEXIT Instructions in IA-32e Mode","page":183,"zoom":"XYZ 70 546 null"}]},{"title":"5.8.8 Fast System Calls in 64-Bit Mode","page":184,"zoom":"XYZ 68 899 null"}]},{"title":"5.9 Privileged Instructions","page":185,"zoom":"XYZ 70 265 null"},{"title":"5.10 Pointer Validation","page":186,"zoom":"XYZ 68 670 null","children":[{"title":"5.10.1 Checking Access Rights (LAR Instruction)","page":186,"zoom":"XYZ 68 368 null"},{"title":"5.10.2 Checking Read/Write Rights (VERR and VERW Instructions)","page":187,"zoom":"XYZ 70 857 null"},{"title":"5.10.3 Checking That the Pointer Offset Is Within Limits (LSL Instruction)","page":187,"zoom":"XYZ 70 510 null"},{"title":"5.10.4 Checking Caller Access Privileges (ARPL Instruction)","page":188,"zoom":"XYZ 68 1109 null"},{"title":"5.10.5 Checking Alignment","page":189,"zoom":"XYZ 70 672 null"}]},{"title":"5.11 Page-Level Protection","page":189,"zoom":"XYZ 70 534 null","children":[{"title":"5.11.1 Page-Protection Flags","page":190,"zoom":"XYZ 68 1109 null"},{"title":"5.11.2 Restricting Addressable Domain","page":190,"zoom":"XYZ 68 993 null"},{"title":"5.11.3 Page Type","page":190,"zoom":"XYZ 68 623 null"},{"title":"5.11.4 Combining Protection of Both Levels of Page Tables","page":190,"zoom":"XYZ 68 227 null"},{"title":"5.11.5 Overrides to Page Protection","page":191,"zoom":"XYZ 70 1109 null"}]},{"title":"5.12 Combining Page and Segment Protection","page":191,"zoom":"XYZ 70 942 null"},{"title":"5.13 Page-Level Protection and Execute-Disable Bit","page":192,"zoom":"XYZ 68 1110 null","children":[{"title":"5.13.1 Detecting and Enabling the Execute-Disable Capability","page":192,"zoom":"XYZ 68 760 null"},{"title":"5.13.2 Execute-Disable Page Protection","page":192,"zoom":"XYZ 68 488 null"},{"title":"5.13.3 Reserved Bit Checking","page":193,"zoom":"XYZ 70 478 null"},{"title":"5.13.4 Exception Handling","page":194,"zoom":"XYZ 68 184 null"}]}]},{"title":"Chapter 6 Interrupt and Exception Handling","page":197,"zoom":"XYZ 68 1110 null","children":[{"title":"6.1 Interrupt and Exception Overview","page":197,"zoom":"XYZ 68 867 null"},{"title":"6.2 Exception and Interrupt Vectors","page":197,"zoom":"XYZ 68 407 null"},{"title":"6.3 Sources of Interrupts","page":198,"zoom":"XYZ 68 1017 null","children":[{"title":"6.3.1 External Interrupts","page":198,"zoom":"XYZ 68 883 null"},{"title":"6.3.2 Maskable Hardware Interrupts","page":199,"zoom":"XYZ 70 207 null"},{"title":"6.3.3 Software-Generated Interrupts","page":200,"zoom":"XYZ 68 980 null"}]},{"title":"6.4 Sources of Exceptions","page":200,"zoom":"XYZ 68 760 null","children":[{"title":"6.4.1 Program-Error Exceptions","page":200,"zoom":"XYZ 68 603 null"},{"title":"6.4.2 Software-Generated Exceptions","page":200,"zoom":"XYZ 68 470 null"},{"title":"6.4.3 Machine-Check Exceptions","page":200,"zoom":"XYZ 68 245 null"}]},{"title":"6.5 Exception Classifications","page":201,"zoom":"XYZ 70 993 null"},{"title":"6.6 Program or Task Restart","page":201,"zoom":"XYZ 70 517 null"},{"title":"6.7 NonMaskable Interrupt (NMI)","page":202,"zoom":"XYZ 68 759 null","children":[{"title":"6.7.1 Handling Multiple NMIs","page":202,"zoom":"XYZ 68 433 null"}]},{"title":"6.8 Enabling and Disabling Interrupts","page":202,"zoom":"XYZ 68 221 null","children":[{"title":"6.8.1 Masking Maskable Hardware Interrupts","page":203,"zoom":"XYZ 70 1109 null"},{"title":"6.8.2 Masking Instruction Breakpoints","page":203,"zoom":"XYZ 70 432 null"},{"title":"6.8.3 Masking Exceptions and Interrupts When Switching Stacks","page":204,"zoom":"XYZ 68 1109 null"}]},{"title":"6.9 Prioritization of Concurrent Events","page":204,"zoom":"XYZ 68 635 null"},{"title":"6.10 Interrupt Descriptor Table (IDT)","page":205,"zoom":"XYZ 70 592 null"},{"title":"6.11 IDT Descriptors","page":206,"zoom":"XYZ 68 597 null"},{"title":"6.12 Exception and Interrupt Handling","page":207,"zoom":"XYZ 70 449 null","children":[{"title":"6.12.1 Exception- or Interrupt-Handler Procedures","page":208,"zoom":"XYZ 68 1109 null","children":[{"title":"6.12.1.1 Shadow Stack Usage on Transfers to Interrupt and Exception Handling Routines","page":210,"zoom":"XYZ 68 1109 null"},{"title":"6.12.1.2 Protection of Exception- and Interrupt-Handler Procedures","page":212,"zoom":"XYZ 68 626 null"},{"title":"6.12.1.3 Flag Usage By Exception- or Interrupt-Handler Procedure","page":213,"zoom":"XYZ 70 1109 null"}]},{"title":"6.12.2 Interrupt Tasks","page":213,"zoom":"XYZ 70 852 null"}]},{"title":"6.13 Error Code","page":214,"zoom":"XYZ 68 427 null"},{"title":"6.14 Exception and Interrupt Handling in 64-bit Mode","page":215,"zoom":"XYZ 70 661 null","children":[{"title":"6.14.1 64-Bit Mode IDT","page":215,"zoom":"XYZ 70 380 null"},{"title":"6.14.2 64-Bit Mode Stack Frame","page":216,"zoom":"XYZ 68 441 null"},{"title":"6.14.3 IRET in IA-32e Mode","page":217,"zoom":"XYZ 70 947 null"},{"title":"6.14.4 Stack Switching in IA-32e Mode","page":217,"zoom":"XYZ 70 447 null"},{"title":"6.14.5 Interrupt Stack Table","page":218,"zoom":"XYZ 68 797 null"}]},{"title":"6.15 Exception and Interrupt Reference","page":219,"zoom":"XYZ 70 734 null","children":[{"title":"Interrupt 0—Divide Error Exception (#DE)","page":220,"zoom":"XYZ 68 1109 null"},{"title":"Interrupt 1—Debug Exception (#DB)","page":221,"zoom":"XYZ 70 1109 null"},{"title":"Interrupt 2—NMI Interrupt","page":223,"zoom":"XYZ 70 1109 null"},{"title":"Interrupt 3—Breakpoint Exception (#BP)","page":224,"zoom":"XYZ 68 1109 null"},{"title":"Interrupt 4—Overflow Exception (#OF)","page":225,"zoom":"XYZ 70 1109 null"},{"title":"Interrupt 5—BOUND Range Exceeded Exception (#BR)","page":226,"zoom":"XYZ 68 1109 null"},{"title":"Interrupt 6—Invalid Opcode Exception (#UD)","page":227,"zoom":"XYZ 70 1109 null"},{"title":"Interrupt 7—Device Not Available Exception (#NM)","page":228,"zoom":"XYZ 68 1109 null"},{"title":"Interrupt 8—Double Fault Exception (#DF)","page":229,"zoom":"XYZ 70 1109 null"},{"title":"Interrupt 9—Coprocessor Segment Overrun","page":231,"zoom":"XYZ 70 1109 null"},{"title":"Interrupt 10—Invalid TSS Exception (#TS)","page":232,"zoom":"XYZ 68 1109 null"},{"title":"Interrupt 11—Segment Not Present (#NP)","page":234,"zoom":"XYZ 68 1109 null"},{"title":"Interrupt 12—Stack Fault Exception (#SS)","page":236,"zoom":"XYZ 68 1109 null"},{"title":"Interrupt 13—General Protection Exception (#GP)","page":237,"zoom":"XYZ 70 1109 null"},{"title":"Interrupt 14—Page-Fault Exception (#PF)","page":240,"zoom":"XYZ 68 1109 null"},{"title":"Interrupt 16—x87 FPU Floating-Point Error (#MF)","page":244,"zoom":"XYZ 68 1109 null"},{"title":"Interrupt 17—Alignment Check Exception (#AC)","page":246,"zoom":"XYZ 68 1109 null"},{"title":"Interrupt 18—Machine-Check Exception (#MC)","page":248,"zoom":"XYZ 68 1109 null"},{"title":"Interrupt 19—SIMD Floating-Point Exception (#XM)","page":249,"zoom":"XYZ 70 1109 null"},{"title":"Interrupt 20—Virtualization Exception (#VE)","page":251,"zoom":"XYZ 70 1109 null"},{"title":"Interrupt 21—Control Protection Exception (#CP)","page":252,"zoom":"XYZ 68 1109 null"},{"title":"Interrupts 32 to 255—User Defined Interrupts","page":254,"zoom":"XYZ 68 1109 null"}]}]},{"title":"Chapter 7 User Interrupts","page":255,"zoom":"XYZ 68 1110 null","children":[{"title":"7.1 Introduction","page":255,"zoom":"XYZ 68 1009 null"},{"title":"7.2 Enumeration and Enabling","page":255,"zoom":"XYZ 68 528 null"},{"title":"7.3 User-Interrupt State and User-Interrupt MSRs","page":255,"zoom":"XYZ 68 290 null","children":[{"title":"7.3.1 User-Interrupt State","page":256,"zoom":"XYZ 68 1109 null"},{"title":"7.3.2 User-Interrupt MSRs","page":256,"zoom":"XYZ 68 436 null"}]},{"title":"7.4 Evaluation and Delivery of User Interrupts","page":257,"zoom":"XYZ 70 609 null","children":[{"title":"7.4.1 User-Interrupt Recognition","page":257,"zoom":"XYZ 70 472 null"},{"title":"7.4.2 User-Interrupt Delivery","page":258,"zoom":"XYZ 68 1109 null"}]},{"title":"7.5 User-Interrupt Notification Identification and Processing","page":259,"zoom":"XYZ 70 707 null","children":[{"title":"7.5.1 User-Interrupt Notification Identification","page":260,"zoom":"XYZ 68 1038 null"},{"title":"7.5.2 User-Interrupt Notification Processing","page":260,"zoom":"XYZ 68 641 null"}]},{"title":"7.6 User-Interrupt Instructions","page":261,"zoom":"XYZ 70 976 null"},{"title":"7.7 User IPIs","page":261,"zoom":"XYZ 70 644 null"}]},{"title":"Chapter 8 Task Management","page":263,"zoom":"XYZ 68 1110 null","children":[{"title":"8.1 Task Management Overview","page":263,"zoom":"XYZ 68 884 null","children":[{"title":"8.1.1 Task Structure","page":263,"zoom":"XYZ 68 687 null"},{"title":"8.1.2 Task State","page":264,"zoom":"XYZ 68 742 null"},{"title":"8.1.3 Executing a Task","page":264,"zoom":"XYZ 68 333 null"}]},{"title":"8.2 Task Management Data Structures","page":265,"zoom":"XYZ 70 502 null","children":[{"title":"8.2.1 Task-State Segment (TSS)","page":265,"zoom":"XYZ 70 258 null"},{"title":"8.2.2 TSS Descriptor","page":267,"zoom":"XYZ 70 481 null"},{"title":"8.2.3 TSS Descriptor in 64-bit mode","page":268,"zoom":"XYZ 68 484 null"},{"title":"8.2.4 Task Register","page":269,"zoom":"XYZ 70 565 null"},{"title":"8.2.5 Task-Gate Descriptor","page":270,"zoom":"XYZ 68 583 null"}]},{"title":"8.3 Task Switching","page":271,"zoom":"XYZ 70 244 null"},{"title":"8.4 Task Linking","page":277,"zoom":"XYZ 70 1110 null","children":[{"title":"8.4.1 Use of Busy Flag To Prevent Recursive Task Switching","page":278,"zoom":"XYZ 68 1109 null"},{"title":"8.4.2 Modifying Task Linkages","page":278,"zoom":"XYZ 68 670 null"}]},{"title":"8.5 Task Address Space","page":278,"zoom":"XYZ 68 343 null","children":[{"title":"8.5.1 Mapping Tasks to the Linear and Physical Address Spaces","page":279,"zoom":"XYZ 70 997 null"},{"title":"8.5.2 Task Logical Address Space","page":280,"zoom":"XYZ 68 1109 null"}]},{"title":"8.6 16-Bit Task-State Segment (TSS)","page":280,"zoom":"XYZ 68 718 null"},{"title":"8.7 Task Management in 64-bit Mode","page":281,"zoom":"XYZ 70 542 null"}]},{"title":"Chapter 9 Multiple-Processor Management","page":283,"zoom":"XYZ 68 1110 null","children":[{"title":"9.1 Locked Atomic Operations","page":283,"zoom":"XYZ 68 297 null","children":[{"title":"9.1.1 Guaranteed Atomic Operations","page":284,"zoom":"XYZ 68 710 null"},{"title":"9.1.2 Bus Locking","page":285,"zoom":"XYZ 70 971 null","children":[{"title":"9.1.2.1 Automatic Locking","page":285,"zoom":"XYZ 70 678 null"},{"title":"9.1.2.2 Software Controlled Bus Locking","page":286,"zoom":"XYZ 68 1109 null"},{"title":"9.1.2.3 Features to Disable Bus Locks","page":286,"zoom":"XYZ 68 273 null"}]},{"title":"9.1.3 Handling Self- and Cross-Modifying Code","page":287,"zoom":"XYZ 70 922 null"},{"title":"9.1.4 Effects of a LOCK Operation on Internal Processor Caches","page":288,"zoom":"XYZ 68 973 null"}]},{"title":"9.2 Memory Ordering","page":288,"zoom":"XYZ 68 760 null","children":[{"title":"9.2.1 Memory Ordering in the Intel® Pentium® and Intel486™ Processors","page":288,"zoom":"XYZ 68 421 null"},{"title":"9.2.2 Memory Ordering in P6 and More Recent Processor Families","page":289,"zoom":"XYZ 70 1109 null"},{"title":"9.2.3 Examples Illustrating the Memory-Ordering Principles","page":290,"zoom":"XYZ 68 563 null","children":[{"title":"9.2.3.1 Assumptions, Terminology, and Notation","page":290,"zoom":"XYZ 68 346 null"},{"title":"9.2.3.2 Neither Loads Nor Stores Are Reordered with Like Operations","page":291,"zoom":"XYZ 70 606 null"},{"title":"9.2.3.3 Stores Are Not Reordered With Earlier Loads","page":291,"zoom":"XYZ 70 241 null"},{"title":"9.2.3.4 Loads May Be Reordered with Earlier Stores to Different Locations","page":292,"zoom":"XYZ 68 805 null"},{"title":"9.2.3.5 Intra-Processor Forwarding Is Allowed","page":293,"zoom":"XYZ 70 1109 null"},{"title":"9.2.3.6 Stores Are Transitively Visible","page":293,"zoom":"XYZ 70 711 null"},{"title":"9.2.3.7 Stores Are Seen in a Consistent Order by Other Processors","page":294,"zoom":"XYZ 68 1109 null"},{"title":"9.2.3.8 Locked Instructions Have a Total Order","page":294,"zoom":"XYZ 68 653 null"},{"title":"9.2.3.9 Loads and Stores Are Not Reordered with Locked Instructions","page":294,"zoom":"XYZ 68 206 null"}]},{"title":"9.2.4 Fast-String Operation and Out-of-Order Stores","page":295,"zoom":"XYZ 70 406 null","children":[{"title":"9.2.4.1 Memory-Ordering Model for String Operations on Write-Back (WB) Memory","page":295,"zoom":"XYZ 70 180 null"},{"title":"9.2.4.2 Examples Illustrating Memory-Ordering Principles for String Operations","page":296,"zoom":"XYZ 68 679 null"}]},{"title":"9.2.5 Strengthening or Weakening the Memory-Ordering Model","page":298,"zoom":"XYZ 68 762 null"}]},{"title":"9.3 Serializing Instructions","page":299,"zoom":"XYZ 70 368 null"},{"title":"9.4 Multiple-Processor (MP) Initialization","page":301,"zoom":"XYZ 70 1110 null","children":[{"title":"9.4.1 BSP and AP Processors","page":301,"zoom":"XYZ 70 420 null"},{"title":"9.4.2 MP Initialization Protocol Requirements and Restrictions","page":302,"zoom":"XYZ 68 1038 null"},{"title":"9.4.3 MP Initialization Protocol Algorithm for MP Systems","page":302,"zoom":"XYZ 68 792 null"},{"title":"9.4.4 MP Initialization Example","page":303,"zoom":"XYZ 70 632 null","children":[{"title":"9.4.4.1 Typical BSP Initialization Sequence","page":303,"zoom":"XYZ 70 305 null"},{"title":"9.4.4.2 Typical AP Initialization Sequence","page":305,"zoom":"XYZ 70 606 null"}]},{"title":"9.4.5 Identifying Logical Processors in an MP System","page":306,"zoom":"XYZ 68 1006 null"}]},{"title":"9.5 Intel® Hyper-Threading Technology and Intel® Multi-Core Technology","page":307,"zoom":"XYZ 70 634 null"},{"title":"9.6 Detecting Hardware Multi-Threading Support and Topology","page":307,"zoom":"XYZ 70 372 null","children":[{"title":"9.6.1 Initializing Processors Supporting Intel® Hyper-Threading Technology","page":308,"zoom":"XYZ 68 653 null"},{"title":"9.6.2 Initializing Multi-Core Processors","page":308,"zoom":"XYZ 68 412 null"},{"title":"9.6.3 Executing Multiple Threads on an Intel® 64 or IA-32 Processor Supporting Hardware Multi-Threading","page":309,"zoom":"XYZ 70 1109 null"},{"title":"9.6.4 Handling Interrupts on an IA-32 Processor Supporting Hardware Multi-Threading","page":309,"zoom":"XYZ 70 846 null"}]},{"title":"9.7 Intel® Hyper-Threading Technology Architecture","page":309,"zoom":"XYZ 70 192 null","children":[{"title":"9.7.1 State of the Logical Processors","page":310,"zoom":"XYZ 68 676 null"},{"title":"9.7.2 APIC Functionality","page":311,"zoom":"XYZ 70 962 null"},{"title":"9.7.3 Memory Type Range Registers (MTRR)","page":311,"zoom":"XYZ 70 754 null"},{"title":"9.7.4 Page Attribute Table (PAT)","page":311,"zoom":"XYZ 70 563 null"},{"title":"9.7.5 Machine Check Architecture","page":311,"zoom":"XYZ 70 447 null"},{"title":"9.7.6 Debug Registers and Extensions","page":312,"zoom":"XYZ 68 1038 null"},{"title":"9.7.7 Performance Monitoring Counters","page":312,"zoom":"XYZ 68 922 null"},{"title":"9.7.8 IA32_MISC_ENABLE MSR","page":312,"zoom":"XYZ 68 707 null"},{"title":"9.7.9 Memory Ordering","page":312,"zoom":"XYZ 68 557 null"},{"title":"9.7.10 Serializing Instructions","page":312,"zoom":"XYZ 68 407 null"},{"title":"9.7.11 Microcode Update Resources","page":312,"zoom":"XYZ 68 275 null"},{"title":"9.7.12 Self Modifying Code","page":313,"zoom":"XYZ 70 964 null"},{"title":"9.7.13 Implementation-Specific Intel® HT Technology Facilities","page":313,"zoom":"XYZ 70 814 null","children":[{"title":"9.7.13.1 Processor Caches","page":313,"zoom":"XYZ 70 627 null"},{"title":"9.7.13.2 Processor Translation Lookaside Buffers (TLBs)","page":313,"zoom":"XYZ 70 261 null"},{"title":"9.7.13.3 Thermal Monitor","page":314,"zoom":"XYZ 68 1028 null"},{"title":"9.7.13.4 External Signal Compatibility","page":314,"zoom":"XYZ 68 716 null"}]}]},{"title":"9.8 Multi-Core Architecture","page":314,"zoom":"XYZ 68 220 null","children":[{"title":"9.8.1 Logical Processor Support","page":315,"zoom":"XYZ 70 896 null"},{"title":"9.8.2 Memory Type Range Registers (MTRR)","page":315,"zoom":"XYZ 70 722 null"},{"title":"9.8.3 Performance Monitoring Counters","page":315,"zoom":"XYZ 70 524 null"},{"title":"9.8.4 IA32_MISC_ENABLE MSR","page":315,"zoom":"XYZ 70 316 null"},{"title":"9.8.5 Microcode Update Resources","page":315,"zoom":"XYZ 70 200 null"}]},{"title":"9.9 Programming Considerations for Hardware Multi-Threading Capable Processors","page":316,"zoom":"XYZ 68 756 null","children":[{"title":"9.9.1 Hierarchical Mapping of Shared Resources","page":316,"zoom":"XYZ 68 499 null"},{"title":"9.9.2 Hierarchical Mapping of CPUID Extended Topology Leaf","page":318,"zoom":"XYZ 68 754 null"},{"title":"9.9.3 Hierarchical ID of Logical Processors in an MP System","page":321,"zoom":"XYZ 70 1109 null","children":[{"title":"9.9.3.1 Hierarchical ID of Logical Processors with x2APIC ID","page":322,"zoom":"XYZ 68 820 null"}]},{"title":"9.9.4 Algorithm for Three-Domain Mappings of APIC_ID","page":323,"zoom":"XYZ 70 1109 null"},{"title":"9.9.5 Identifying Topological Relationships in an MP System","page":328,"zoom":"XYZ 68 643 null"}]},{"title":"9.10 Management of Idle and Blocked Conditions","page":331,"zoom":"XYZ 70 568 null","children":[{"title":"9.10.1 HLT Instruction","page":331,"zoom":"XYZ 70 429 null"},{"title":"9.10.2 PAUSE Instruction","page":331,"zoom":"XYZ 70 229 null"},{"title":"9.10.3 Detecting Support MONITOR/MWAIT Instruction","page":332,"zoom":"XYZ 68 1005 null"},{"title":"9.10.4 MONITOR/MWAIT Instruction","page":332,"zoom":"XYZ 68 507 null"},{"title":"9.10.5 Monitor/Mwait Address Range Determination","page":333,"zoom":"XYZ 70 443 null"},{"title":"9.10.6 Required Operating System Support","page":334,"zoom":"XYZ 68 913 null","children":[{"title":"9.10.6.1 Use the PAUSE Instruction in Spin-Wait Loops","page":334,"zoom":"XYZ 68 736 null"},{"title":"9.10.6.2 Potential Usage of MONITOR/MWAIT in C0 Idle Loops","page":334,"zoom":"XYZ 68 177 null"},{"title":"9.10.6.3 Halt Idle Logical Processors","page":336,"zoom":"XYZ 68 971 null"},{"title":"9.10.6.4 Potential Usage of MONITOR/MWAIT in C1 Idle Loops","page":336,"zoom":"XYZ 68 789 null"},{"title":"9.10.6.5 Guidelines for Scheduling Threads on Logical Processors Sharing Execution Resources","page":337,"zoom":"XYZ 70 1025 null"},{"title":"9.10.6.6 Eliminate Execution-Based Timing Loops","page":337,"zoom":"XYZ 70 782 null"},{"title":"9.10.6.7 Place Locks and Semaphores in Aligned, 128-Byte Blocks of Memory","page":337,"zoom":"XYZ 70 465 null"}]}]},{"title":"9.11 MP Initialization For P6 Family Processors","page":337,"zoom":"XYZ 70 296 null","children":[{"title":"9.11.1 Overview of the MP Initialization Process for P6 Family Processors","page":338,"zoom":"XYZ 68 1109 null"},{"title":"9.11.2 MP Initialization Protocol Algorithm","page":338,"zoom":"XYZ 68 235 null","children":[{"title":"9.11.2.1 Error Detection and Handling During the MP Initialization Protocol","page":340,"zoom":"XYZ 68 986 null"}]}]}]},{"title":"Chapter 10 Processor Management and Initialization","page":341,"zoom":"XYZ 68 1110 null","children":[{"title":"10.1 Initialization Overview","page":341,"zoom":"XYZ 68 909 null","children":[{"title":"10.1.1 Processor State After Reset","page":342,"zoom":"XYZ 68 1109 null"},{"title":"10.1.2 Processor Built-In Self-Test (BIST)","page":345,"zoom":"XYZ 70 1109 null"},{"title":"10.1.3 Model and Stepping Information","page":345,"zoom":"XYZ 70 935 null"},{"title":"10.1.4 First Instruction Executed","page":345,"zoom":"XYZ 70 543 null"}]},{"title":"10.2 x87 FPU Initialization","page":345,"zoom":"XYZ 70 206 null","children":[{"title":"10.2.1 Configuring the x87 FPU Environment","page":346,"zoom":"XYZ 68 964 null"},{"title":"10.2.2 Setting the Processor for x87 FPU Software Emulation","page":346,"zoom":"XYZ 68 285 null"}]},{"title":"10.3 Cache Enabling","page":347,"zoom":"XYZ 70 841 null"},{"title":"10.4 Model-Specific Registers (MSRs)","page":347,"zoom":"XYZ 70 539 null"},{"title":"10.5 Memory Type Range Registers (MTRRs)","page":348,"zoom":"XYZ 68 1000 null"},{"title":"10.6 Initializing SSE/SSE2/SSE3/SSSE3 Extensions","page":348,"zoom":"XYZ 68 782 null"},{"title":"10.7 Software Initialization for Real-Address Mode Operation","page":348,"zoom":"XYZ 68 406 null","children":[{"title":"10.7.1 Real-Address Mode IDT","page":348,"zoom":"XYZ 68 175 null"},{"title":"10.7.2 NMI Interrupt Handling","page":349,"zoom":"XYZ 70 980 null"}]},{"title":"10.8 Software Initialization for Protected-Mode Operation","page":349,"zoom":"XYZ 70 730 null","children":[{"title":"10.8.1 Protected-Mode System Data Structures","page":349,"zoom":"XYZ 70 206 null"},{"title":"10.8.2 Initializing Protected-Mode Exceptions and Interrupts","page":350,"zoom":"XYZ 68 821 null"},{"title":"10.8.3 Initializing Paging","page":350,"zoom":"XYZ 68 606 null"},{"title":"10.8.4 Initializing Multitasking","page":350,"zoom":"XYZ 68 296 null"},{"title":"10.8.5 Initializing IA-32e Mode","page":351,"zoom":"XYZ 70 930 null","children":[{"title":"10.8.5.1 IA-32e Mode System Data Structures","page":351,"zoom":"XYZ 70 236 null"},{"title":"10.8.5.2 IA-32e Mode Interrupts and Exceptions","page":352,"zoom":"XYZ 68 1109 null"},{"title":"10.8.5.3 64-bit Mode and Compatibility Mode Operation","page":352,"zoom":"XYZ 68 918 null"},{"title":"10.8.5.4 Switching Out of IA-32e Mode Operation","page":352,"zoom":"XYZ 68 534 null"}]}]},{"title":"10.9 Mode Switching","page":353,"zoom":"XYZ 70 1110 null","children":[{"title":"10.9.1 Switching to Protected Mode","page":353,"zoom":"XYZ 70 971 null"},{"title":"10.9.2 Switching Back to Real-Address Mode","page":354,"zoom":"XYZ 68 1109 null"}]},{"title":"10.10 Initialization and Mode Switching Example","page":354,"zoom":"XYZ 68 255 null","children":[{"title":"10.10.1 Assembler Usage","page":356,"zoom":"XYZ 68 469 null"},{"title":"10.10.2 STARTUP.ASM Listing","page":356,"zoom":"XYZ 68 200 null"},{"title":"10.10.3 MAIN.ASM Source Code","page":365,"zoom":"XYZ 70 597 null"},{"title":"10.10.4 Supporting Files","page":365,"zoom":"XYZ 70 223 null"}]},{"title":"10.11 Microcode Update Facilities","page":367,"zoom":"XYZ 70 559 null","children":[{"title":"10.11.1 Microcode Update","page":368,"zoom":"XYZ 68 840 null"},{"title":"10.11.2 Optional Extended Signature Table","page":371,"zoom":"XYZ 70 707 null"},{"title":"10.11.3 Processor Identification","page":372,"zoom":"XYZ 68 1109 null"},{"title":"10.11.4 Platform Identification","page":372,"zoom":"XYZ 68 330 null"},{"title":"10.11.5 Microcode Update Checksum","page":373,"zoom":"XYZ 70 177 null"},{"title":"10.11.6 Microcode Update Loader","page":374,"zoom":"XYZ 68 627 null","children":[{"title":"10.11.6.1 Hard Resets in Update Loading","page":375,"zoom":"XYZ 70 889 null"},{"title":"10.11.6.2 Update in a Multiprocessor System","page":375,"zoom":"XYZ 70 765 null"},{"title":"10.11.6.3 Update in a System Supporting Intel Hyper-Threading Technology","page":375,"zoom":"XYZ 70 606 null"},{"title":"10.11.6.4 Update in a System Supporting Dual-Core Technology","page":375,"zoom":"XYZ 70 449 null"},{"title":"10.11.6.5 Update Loader Enhancements","page":375,"zoom":"XYZ 70 299 null"}]},{"title":"10.11.7 Update Signature and Verification","page":376,"zoom":"XYZ 68 976 null","children":[{"title":"10.11.7.1 Determining the Signature","page":376,"zoom":"XYZ 68 649 null"},{"title":"10.11.7.2 Authenticating the Update","page":377,"zoom":"XYZ 70 921 null"}]},{"title":"10.11.8 Optional Processor Microcode Update Specifications","page":377,"zoom":"XYZ 70 389 null","children":[{"title":"10.11.8.1 Responsibilities of the BIOS","page":378,"zoom":"XYZ 68 1109 null"},{"title":"10.11.8.2 Responsibilities of the Calling Program","page":379,"zoom":"XYZ 70 354 null"},{"title":"10.11.8.3 Microcode Update Functions","page":382,"zoom":"XYZ 68 1045 null"},{"title":"10.11.8.4 INT 15H-based Interface","page":382,"zoom":"XYZ 68 799 null"},{"title":"10.11.8.5 Function 00H—Presence Test","page":382,"zoom":"XYZ 68 475 null"},{"title":"10.11.8.6 Function 01H—Write Microcode Update Data","page":383,"zoom":"XYZ 70 795 null"},{"title":"10.11.8.7 Function 02H—Microcode Update Control","page":386,"zoom":"XYZ 68 299 null"},{"title":"10.11.8.8 Function 03H—Read Microcode Update Data","page":387,"zoom":"XYZ 70 342 null"},{"title":"10.11.8.9 Return Codes","page":388,"zoom":"XYZ 68 259 null"}]}]}]},{"title":"Chapter 11 Advanced Programmable Interrupt Controller (APIC)","page":391,"zoom":"XYZ 68 1110 null","children":[{"title":"11.1 Local and I/O APIC Overview","page":391,"zoom":"XYZ 68 605 null"},{"title":"11.2 System Bus Vs. APIC Bus","page":393,"zoom":"XYZ 70 218 null"},{"title":"11.3 The Intel® 82489DX External APIC, the APIC, the xAPIC, and the X2APIC","page":394,"zoom":"XYZ 68 983 null"},{"title":"11.4 Local APIC","page":394,"zoom":"XYZ 68 666 null","children":[{"title":"11.4.1 The Local APIC Block Diagram","page":394,"zoom":"XYZ 68 543 null"},{"title":"11.4.2 Presence of the Local APIC","page":397,"zoom":"XYZ 70 333 null"},{"title":"11.4.3 Enabling or Disabling the Local APIC","page":397,"zoom":"XYZ 70 200 null"},{"title":"11.4.4 Local APIC Status and Location","page":398,"zoom":"XYZ 68 591 null"},{"title":"11.4.5 Relocating the Local APIC Registers","page":399,"zoom":"XYZ 70 890 null"},{"title":"11.4.6 Local APIC ID","page":399,"zoom":"XYZ 70 740 null"},{"title":"11.4.7 Local APIC State","page":400,"zoom":"XYZ 68 1005 null","children":[{"title":"11.4.7.1 Local APIC State After Power-Up or Reset","page":400,"zoom":"XYZ 68 887 null"},{"title":"11.4.7.2 Local APIC State After It Has Been Software Disabled","page":400,"zoom":"XYZ 68 479 null"},{"title":"11.4.7.3 Local APIC State After an INIT Reset (“Wait-for-SIPI” State)","page":400,"zoom":"XYZ 68 166 null"},{"title":"11.4.7.4 Local APIC State After It Receives an INIT-Deassert IPI","page":401,"zoom":"XYZ 70 947 null"}]},{"title":"11.4.8 Local APIC Version Register","page":401,"zoom":"XYZ 70 850 null"}]},{"title":"11.5 Handling Local Interrupts","page":402,"zoom":"XYZ 68 1110 null","children":[{"title":"11.5.1 Local Vector Table","page":402,"zoom":"XYZ 68 954 null"},{"title":"11.5.2 Valid Interrupt Vectors","page":405,"zoom":"XYZ 70 1109 null"},{"title":"11.5.3 Error Handling","page":405,"zoom":"XYZ 70 860 null"},{"title":"11.5.4 APIC Timer","page":406,"zoom":"XYZ 68 507 null","children":[{"title":"11.5.4.1 TSC-Deadline Mode","page":407,"zoom":"XYZ 70 420 null"}]},{"title":"11.5.5 Local Interrupt Acceptance","page":408,"zoom":"XYZ 68 326 null"}]},{"title":"11.6 Issuing Interprocessor Interrupts","page":409,"zoom":"XYZ 70 1110 null","children":[{"title":"11.6.1 Interrupt Command Register (ICR)","page":409,"zoom":"XYZ 70 805 null"},{"title":"11.6.2 Determining IPI Destination","page":412,"zoom":"XYZ 68 244 null","children":[{"title":"11.6.2.1 Physical Destination Mode","page":413,"zoom":"XYZ 70 766 null"},{"title":"11.6.2.2 Logical Destination Mode","page":413,"zoom":"XYZ 70 449 null"},{"title":"11.6.2.3 Broadcast/Self Delivery Mode","page":415,"zoom":"XYZ 70 912 null"},{"title":"11.6.2.4 Lowest Priority Delivery Mode","page":415,"zoom":"XYZ 70 788 null"}]},{"title":"11.6.3 IPI Delivery and Acceptance","page":416,"zoom":"XYZ 68 889 null"}]},{"title":"11.7 System and APIC Bus Arbitration","page":416,"zoom":"XYZ 68 751 null"},{"title":"11.8 Handling Interrupts","page":416,"zoom":"XYZ 68 267 null","children":[{"title":"11.8.1 Interrupt Handling with the Pentium 4 and Intel Xeon Processors","page":417,"zoom":"XYZ 70 1109 null"},{"title":"11.8.2 Interrupt Handling with the P6 Family and Pentium Processors","page":417,"zoom":"XYZ 70 527 null"},{"title":"11.8.3 Interrupt, Task, and Processor Priority","page":418,"zoom":"XYZ 68 355 null","children":[{"title":"11.8.3.1 Task and Processor Priorities","page":419,"zoom":"XYZ 70 1045 null"}]},{"title":"11.8.4 Interrupt Acceptance for Fixed Interrupts","page":420,"zoom":"XYZ 68 947 null"},{"title":"11.8.5 Signaling Interrupt Servicing Completion","page":421,"zoom":"XYZ 70 1005 null"},{"title":"11.8.6 Task Priority in IA-32e Mode","page":421,"zoom":"XYZ 70 360 null","children":[{"title":"11.8.6.1 Interaction of Task Priorities between CR8 and APIC","page":422,"zoom":"XYZ 68 737 null"}]}]},{"title":"11.9 Spurious Interrupt","page":422,"zoom":"XYZ 68 433 null"},{"title":"11.10 APIC Bus Message Passing Mechanism and Protocol (P6 Family, Pentium Processors)","page":423,"zoom":"XYZ 70 317 null","children":[{"title":"11.10.1 Bus Message Formats","page":424,"zoom":"XYZ 68 814 null"}]},{"title":"11.11 Message Signalled Interrupts","page":424,"zoom":"XYZ 68 710 null","children":[{"title":"11.11.1 Message Address Register Format","page":424,"zoom":"XYZ 68 333 null"},{"title":"11.11.2 Message Data Register Format","page":425,"zoom":"XYZ 70 459 null"}]},{"title":"11.12 Extended XAPIC (x2APIC)","page":426,"zoom":"XYZ 68 342 null","children":[{"title":"11.12.1 Detecting and Enabling x2APIC Mode","page":427,"zoom":"XYZ 70 993 null","children":[{"title":"11.12.1.1 Instructions to Access APIC Registers","page":427,"zoom":"XYZ 70 268 null"},{"title":"11.12.1.2 x2APIC Register Address Space","page":428,"zoom":"XYZ 68 1045 null"},{"title":"11.12.1.3 Reserved Bit Checking","page":430,"zoom":"XYZ 68 982 null"}]},{"title":"11.12.2 x2APIC Register Availability","page":430,"zoom":"XYZ 68 589 null"},{"title":"11.12.3 MSR Access in x2APIC Mode","page":430,"zoom":"XYZ 68 305 null"},{"title":"11.12.4 VM-Exit Controls for MSRs and x2APIC Registers","page":431,"zoom":"XYZ 70 1109 null"},{"title":"11.12.5 x2APIC State Transitions","page":431,"zoom":"XYZ 70 887 null","children":[{"title":"11.12.5.1 x2APIC States","page":431,"zoom":"XYZ 70 795 null","children":[{"title":"x2APIC After Reset","page":432,"zoom":"XYZ 68 656 null"},{"title":"x2APIC Transitions From x2APIC Mode","page":432,"zoom":"XYZ 68 365 null"},{"title":"x2APIC Transitions From Disabled Mode","page":433,"zoom":"XYZ 70 1109 null"},{"title":"State Changes From xAPIC Mode to x2APIC Mode","page":433,"zoom":"XYZ 70 878 null"}]}]},{"title":"11.12.6 Routing of Device Interrupts in x2APIC Mode","page":433,"zoom":"XYZ 70 711 null"},{"title":"11.12.7 Initialization by System Software","page":433,"zoom":"XYZ 70 452 null"},{"title":"11.12.8 CPUID Extensions And Topology Enumeration","page":433,"zoom":"XYZ 70 227 null","children":[{"title":"11.12.8.1 Consistency of APIC IDs and CPUID","page":434,"zoom":"XYZ 68 745 null"}]},{"title":"11.12.9 ICR Operation in x2APIC Mode","page":434,"zoom":"XYZ 68 265 null"},{"title":"11.12.10 Determining IPI Destination in x2APIC Mode","page":435,"zoom":"XYZ 70 385 null","children":[{"title":"11.12.10.1 Logical Destination Mode in x2APIC Mode","page":435,"zoom":"XYZ 70 333 null"},{"title":"11.12.10.2 Deriving Logical x2APIC ID from the Local x2APIC ID","page":436,"zoom":"XYZ 68 453 null"}]},{"title":"11.12.11 SELF IPI Register","page":437,"zoom":"XYZ 70 1109 null"}]},{"title":"11.13 APIC Bus Message Formats","page":437,"zoom":"XYZ 70 536 null","children":[{"title":"11.13.1 Bus Message Formats","page":437,"zoom":"XYZ 70 430 null"},{"title":"11.13.2 EOI Message","page":437,"zoom":"XYZ 70 314 null","children":[{"title":"11.13.2.1 Short Message","page":438,"zoom":"XYZ 68 641 null"},{"title":"11.13.2.2 Non-focused Lowest Priority Message","page":439,"zoom":"XYZ 70 696 null"},{"title":"11.13.2.3 APIC Bus Status Cycles","page":440,"zoom":"XYZ 68 420 null"}]}]}]},{"title":"Chapter 12 Memory Cache Control","page":443,"zoom":"XYZ 68 1110 null","children":[{"title":"12.1 Internal Caches, TLBs, and Buffers","page":443,"zoom":"XYZ 68 925 null"},{"title":"12.2 Caching Terminology","page":447,"zoom":"XYZ 70 452 null"},{"title":"12.3 Methods of Caching Available","page":448,"zoom":"XYZ 68 808 null","children":[{"title":"12.3.1 Buffering of Write Combining Memory Locations","page":450,"zoom":"XYZ 68 1109 null"},{"title":"12.3.2 Choosing a Memory Type","page":450,"zoom":"XYZ 68 359 null"},{"title":"12.3.3 Code Fetches in Uncacheable Memory","page":451,"zoom":"XYZ 70 747 null"}]},{"title":"12.4 Cache Control Protocol","page":451,"zoom":"XYZ 70 510 null"},{"title":"12.5 Cache Control","page":452,"zoom":"XYZ 68 983 null","children":[{"title":"12.5.1 Cache Control Registers and Bits","page":452,"zoom":"XYZ 68 673 null"},{"title":"12.5.2 Precedence of Cache Controls","page":455,"zoom":"XYZ 70 253 null","children":[{"title":"12.5.2.1 Selecting Memory Types for Pentium Pro and Pentium II Processors","page":456,"zoom":"XYZ 68 812 null"},{"title":"12.5.2.2 Selecting Memory Types for Pentium III and More Recent Processor Families","page":457,"zoom":"XYZ 70 979 null"},{"title":"12.5.2.3 Writing Values Across Pages with Different Memory Types","page":458,"zoom":"XYZ 68 751 null"}]},{"title":"12.5.3 Preventing Caching","page":458,"zoom":"XYZ 68 621 null"},{"title":"12.5.4 Disabling and Enabling the L3 Cache","page":459,"zoom":"XYZ 70 983 null"},{"title":"12.5.5 Cache Management Instructions","page":459,"zoom":"XYZ 70 776 null"},{"title":"12.5.6 L1 Data Cache Context Mode","page":460,"zoom":"XYZ 68 1109 null","children":[{"title":"12.5.6.1 Adaptive Mode","page":460,"zoom":"XYZ 68 957 null"},{"title":"12.5.6.2 Shared Mode","page":460,"zoom":"XYZ 68 722 null"}]}]},{"title":"12.6 Self-Modifying Code","page":460,"zoom":"XYZ 68 545 null"},{"title":"12.7 Implicit Caching (Pentium 4, Intel® Xeon®, and P6 Family Processors)","page":461,"zoom":"XYZ 70 1110 null"},{"title":"12.8 Explicit Caching","page":461,"zoom":"XYZ 70 588 null"},{"title":"12.9 Invalidating the Translation Lookaside Buffers (TLBs)","page":461,"zoom":"XYZ 70 319 null"},{"title":"12.10 Store Buffer","page":462,"zoom":"XYZ 68 986 null"},{"title":"12.11 Memory Type Range Registers (MTRRs)","page":462,"zoom":"XYZ 68 583 null","children":[{"title":"12.11.1 MTRR Feature Identification","page":463,"zoom":"XYZ 70 282 null"},{"title":"12.11.2 Setting Memory Ranges with MTRRs","page":464,"zoom":"XYZ 68 586 null","children":[{"title":"12.11.2.1 IA32_MTRR_DEF_TYPE MSR","page":464,"zoom":"XYZ 68 459 null"},{"title":"12.11.2.2 Fixed Range MTRRs","page":465,"zoom":"XYZ 70 673 null"},{"title":"12.11.2.3 Variable Range MTRRs","page":465,"zoom":"XYZ 70 363 null"},{"title":"12.11.2.4 System-Management Range Register Interface","page":467,"zoom":"XYZ 70 406 null"}]},{"title":"12.11.3 Example Base and Mask Calculations","page":468,"zoom":"XYZ 68 330 null","children":[{"title":"12.11.3.1 Base and Mask Calculations for Greater-Than 36-bit Physical Address Support","page":469,"zoom":"XYZ 70 334 null"}]},{"title":"12.11.4 Range Size and Alignment Requirement","page":470,"zoom":"XYZ 68 750 null","children":[{"title":"12.11.4.1 MTRR Precedences","page":470,"zoom":"XYZ 68 540 null"}]},{"title":"12.11.5 MTRR Initialization","page":471,"zoom":"XYZ 70 1109 null"},{"title":"12.11.6 Remapping Memory Types","page":471,"zoom":"XYZ 70 893 null"},{"title":"12.11.7 MTRR Maintenance Programming Interface","page":471,"zoom":"XYZ 70 545 null","children":[{"title":"12.11.7.1 MemTypeGet() Function","page":471,"zoom":"XYZ 70 435 null"},{"title":"12.11.7.2 MemTypeSet() Function","page":473,"zoom":"XYZ 70 1109 null"}]},{"title":"12.11.8 MTRR Considerations in MP Systems","page":474,"zoom":"XYZ 68 533 null"},{"title":"12.11.9 Large Page Size Considerations","page":475,"zoom":"XYZ 70 776 null"}]},{"title":"12.12 Page Attribute Table (PAT)","page":475,"zoom":"XYZ 70 313 null","children":[{"title":"12.12.1 Detecting Support for the PAT Feature","page":476,"zoom":"XYZ 68 1109 null"},{"title":"12.12.2 IA32_PAT MSR","page":476,"zoom":"XYZ 68 884 null"},{"title":"12.12.3 Selecting a Memory Type from the PAT","page":477,"zoom":"XYZ 70 1109 null"},{"title":"12.12.4 Programming the PAT","page":477,"zoom":"XYZ 70 699 null"},{"title":"12.12.5 PAT Compatibility with Earlier IA-32 Processors","page":478,"zoom":"XYZ 68 757 null"}]}]},{"title":"Chapter 13 Intel® MMX™ Technology System Programming","page":479,"zoom":"XYZ 68 1110 null","children":[{"title":"13.1 Emulation of the MMX Instruction Set","page":479,"zoom":"XYZ 68 909 null"},{"title":"13.2 The MMX State and MMX Register Aliasing","page":479,"zoom":"XYZ 68 531 null","children":[{"title":"13.2.1 Effect of MMX, x87 FPU, FXSAVE, and FXRSTOR Instructions on the x87 FPU Tag Word","page":481,"zoom":"XYZ 70 876 null"}]},{"title":"13.3 Saving and Restoring the MMX State and Registers","page":481,"zoom":"XYZ 70 212 null"},{"title":"13.4 Saving MMX State on Task or Context Switches","page":482,"zoom":"XYZ 68 779 null"},{"title":"13.5 EXCEPTIONS That Can Occur When Executing MMX Instructions","page":482,"zoom":"XYZ 68 527 null","children":[{"title":"13.5.1 Effect of MMX Instructions on Pending x87 Floating-Point Exceptions","page":483,"zoom":"XYZ 70 1109 null"}]},{"title":"13.6 Debugging MMX Code","page":483,"zoom":"XYZ 70 938 null"}]},{"title":"Chapter 14 System Programming for Instruction Set Extensions and Processor Extended States","page":485,"zoom":"XYZ 68 1110 null","children":[{"title":"14.1 Providing Operating System Support for SSE Extensions","page":485,"zoom":"XYZ 68 317 null","children":[{"title":"14.1.1 Adding Support to an Operating System for SSE Extensions","page":486,"zoom":"XYZ 68 980 null"},{"title":"14.1.2 Checking for CPU Support","page":486,"zoom":"XYZ 68 693 null"},{"title":"14.1.3 Initialization of the SSE Extensions","page":486,"zoom":"XYZ 68 357 null"},{"title":"14.1.4 Providing Non-Numeric Exception Handlers for Exceptions Generated by the SSE Instructions","page":488,"zoom":"XYZ 68 693 null"},{"title":"14.1.5 Providing a Handler for the SIMD Floating-Point Exception (#XM)","page":489,"zoom":"XYZ 70 650 null","children":[{"title":"14.1.5.1 Numeric Error flag and IGNNE#","page":490,"zoom":"XYZ 68 1109 null"}]}]},{"title":"14.2 Emulation of SSE Extensions","page":490,"zoom":"XYZ 68 990 null"},{"title":"14.3 Saving and Restoring SSE State","page":490,"zoom":"XYZ 68 821 null"},{"title":"14.4 Designing OS Facilities for Saving x87 FPU, SSE, AND EXTENDED States on Task or Context Switches","page":490,"zoom":"XYZ 68 433 null","children":[{"title":"14.4.1 Using the TS Flag to Control the Saving of the x87 FPU and SSE State","page":491,"zoom":"XYZ 70 701 null"}]},{"title":"14.5 The XSAVE Feature Set and Processor Extended State Management","page":491,"zoom":"XYZ 70 343 null","children":[{"title":"14.5.1 Checking the Support for XSAVE Feature Set","page":492,"zoom":"XYZ 68 786 null"},{"title":"14.5.2 Determining the XSAVE Managed Feature States And The Required Buffer Size","page":492,"zoom":"XYZ 68 362 null"},{"title":"14.5.3 Enable the Use Of XSAVE Feature Set And XSAVE State Components","page":493,"zoom":"XYZ 70 1109 null"},{"title":"14.5.4 Provide an Initialization for the XSAVE State Components","page":493,"zoom":"XYZ 70 724 null"},{"title":"14.5.5 Providing the Required Exception Handlers","page":493,"zoom":"XYZ 70 485 null"}]},{"title":"14.6 Interoperability Of The XSAVE Feature Set And FXSAVE/FXRSTOR","page":493,"zoom":"XYZ 70 366 null"},{"title":"14.7 The XSAVE Feature Set And Processor Supervisor State Management","page":494,"zoom":"XYZ 68 892 null"},{"title":"14.8 System Programming For XSAVE Managed Features","page":494,"zoom":"XYZ 68 244 null","children":[{"title":"14.8.1 Intel® Advanced Vector Extensions (Intel® AVX)","page":495,"zoom":"XYZ 70 1109 null"},{"title":"14.8.2 Intel® Advanced Vector Extensions 512 (Intel® AVX-512)","page":495,"zoom":"XYZ 70 695 null"}]}]},{"title":"Chapter 15 Power and Thermal Management","page":497,"zoom":"XYZ 68 1110 null","children":[{"title":"15.1 Enhanced Intel Speedstep® Technology","page":497,"zoom":"XYZ 68 942 null","children":[{"title":"15.1.1 Software Interface For Initiating Performance State Transitions","page":497,"zoom":"XYZ 68 617 null"}]},{"title":"15.2 P-State Hardware Coordination","page":497,"zoom":"XYZ 68 414 null"},{"title":"15.3 System Software Considerations and Opportunistic processor Performance operation","page":499,"zoom":"XYZ 70 757 null","children":[{"title":"15.3.1 Intel® Dynamic Acceleration Technology","page":499,"zoom":"XYZ 70 592 null"},{"title":"15.3.2 System Software Interfaces for Opportunistic Processor Performance Operation","page":499,"zoom":"XYZ 70 476 null","children":[{"title":"15.3.2.1 Discover Hardware Support and Enabling of Opportunistic Processor Performance Operation","page":499,"zoom":"XYZ 70 207 null"},{"title":"15.3.2.2 OS Control of Opportunistic Processor Performance Operation","page":500,"zoom":"XYZ 68 837 null"},{"title":"15.3.2.3 Required Changes to OS Power Management P-State Policy","page":500,"zoom":"XYZ 68 285 null"}]},{"title":"15.3.3 Intel® Turbo Boost Technology","page":501,"zoom":"XYZ 70 959 null"},{"title":"15.3.4 Performance and Energy Bias Hint Support","page":501,"zoom":"XYZ 70 826 null"}]},{"title":"15.4 Hardware-Controlled Performance States (HWP)","page":501,"zoom":"XYZ 70 232 null","children":[{"title":"15.4.1 HWP Programming Interfaces","page":502,"zoom":"XYZ 68 863 null"},{"title":"15.4.2 Enabling HWP","page":503,"zoom":"XYZ 70 1022 null"},{"title":"15.4.3 HWP Performance Range and Dynamic Capabilities","page":503,"zoom":"XYZ 70 481 null"},{"title":"15.4.4 Managing HWP","page":504,"zoom":"XYZ 68 340 null","children":[{"title":"15.4.4.1 IA32_HWP_REQUEST MSR (Address: 774H Logical Processor Scope)","page":504,"zoom":"XYZ 68 288 null"},{"title":"15.4.4.2 IA32_HWP_REQUEST_PKG MSR (Address: 772H Package Scope)","page":507,"zoom":"XYZ 70 1109 null"},{"title":"15.4.4.3 IA32_HWP_PECI_REQUEST_INFO MSR (Address 775H Package Scope)","page":507,"zoom":"XYZ 70 635 null"},{"title":"15.4.4.4 IA32_HWP_CTL MSR (Address: 776H Logical Processor Scope)","page":508,"zoom":"XYZ 68 334 null"}]},{"title":"15.4.5 HWP Feedback","page":509,"zoom":"XYZ 70 601 null","children":[{"title":"15.4.5.1 Non-Architectural HWP Feedback","page":511,"zoom":"XYZ 70 456 null"}]},{"title":"15.4.6 HWP Notifications","page":512,"zoom":"XYZ 68 1109 null"},{"title":"15.4.7 Idle Logical Processor Impact on Core Frequency","page":512,"zoom":"XYZ 68 369 null"},{"title":"15.4.8 Fast Write of Uncore MSR (Model Specific Feature)","page":513,"zoom":"XYZ 70 1109 null","children":[{"title":"15.4.8.1 FAST_UNCORE_MSRS_CAPABILITY (Address: 0x65F, Logical Processor Scope)","page":513,"zoom":"XYZ 70 733 null"},{"title":"15.4.8.2 FAST_UNCORE_MSRS_CTL (Address: 0x657, Logical Processor Scope)","page":513,"zoom":"XYZ 70 357 null"},{"title":"15.4.8.3 FAST_UNCORE_MSRS_STATUS (Address: 0x65E, Logical Processor Scope)","page":514,"zoom":"XYZ 68 782 null"}]},{"title":"15.4.9 Fast_IA32_HWP_REQUEST CPUID","page":514,"zoom":"XYZ 68 366 null"},{"title":"15.4.10 Recommendations for OS use of HWP Controls","page":514,"zoom":"XYZ 68 216 null"}]},{"title":"15.5 Hardware Duty Cycling (HDC)","page":516,"zoom":"XYZ 68 901 null","children":[{"title":"15.5.1 Hardware Duty Cycling Programming Interfaces","page":516,"zoom":"XYZ 68 539 null"},{"title":"15.5.2 Package level Enabling HDC","page":517,"zoom":"XYZ 70 727 null"},{"title":"15.5.3 Logical-Processor Level HDC Control","page":518,"zoom":"XYZ 68 1109 null"},{"title":"15.5.4 HDC Residency Counters","page":518,"zoom":"XYZ 68 510 null","children":[{"title":"15.5.4.1 IA32_THREAD_STALL","page":518,"zoom":"XYZ 68 385 null"},{"title":"15.5.4.2 Non-Architectural HDC Residency Counters","page":519,"zoom":"XYZ 70 878 null"}]},{"title":"15.5.5 MPERF and APERF Counters Under HDC","page":521,"zoom":"XYZ 70 1109 null"}]},{"title":"15.6 Hardware Feedback Interface and Intel® Thread Director","page":521,"zoom":"XYZ 70 710 null","children":[{"title":"15.6.1 Hardware Feedback Interface Table Structure","page":521,"zoom":"XYZ 70 498 null"},{"title":"15.6.2 Intel® Thread Director Table Structure","page":523,"zoom":"XYZ 70 1109 null"},{"title":"15.6.3 Intel® Thread Director Usage Model","page":526,"zoom":"XYZ 68 574 null"},{"title":"15.6.4 Hardware Feedback Interface Pointer","page":527,"zoom":"XYZ 70 1109 null"},{"title":"15.6.5 Hardware Feedback Interface Configuration","page":527,"zoom":"XYZ 70 838 null"},{"title":"15.6.6 Hardware Feedback Interface Notifications","page":528,"zoom":"XYZ 68 409 null"},{"title":"15.6.7 Hardware Feedback Interface and Intel® Thread Director Structure Dynamic Update","page":529,"zoom":"XYZ 70 1109 null"},{"title":"15.6.8 Logical Processor Scope Intel® Thread Director Configuration","page":529,"zoom":"XYZ 70 525 null"},{"title":"15.6.9 Implicit Reset of Package and Logical Processor Scope Configuration MSRs","page":530,"zoom":"XYZ 68 1109 null"},{"title":"15.6.10 Logical Processor Scope Intel® Thread Director Run Time Characteristics","page":530,"zoom":"XYZ 68 592 null"},{"title":"15.6.11 Logical Processor Scope History","page":530,"zoom":"XYZ 68 233 null","children":[{"title":"15.6.11.1 Enabling Intel® Thread Director History Reset","page":531,"zoom":"XYZ 70 1037 null"},{"title":"15.6.11.2 Implicit Intel® Thread Director History Reset","page":531,"zoom":"XYZ 70 866 null"}]}]},{"title":"15.7 MWAIT Extensions for Advanced Power Management","page":531,"zoom":"XYZ 70 560 null"},{"title":"15.8 Thermal Monitoring and Protection","page":532,"zoom":"XYZ 68 847 null","children":[{"title":"15.8.1 Catastrophic Shutdown Detector","page":533,"zoom":"XYZ 70 964 null"},{"title":"15.8.2 Thermal Monitor","page":533,"zoom":"XYZ 70 831 null","children":[{"title":"15.8.2.1 Thermal Monitor 1","page":533,"zoom":"XYZ 70 704 null"},{"title":"15.8.2.2 Thermal Monitor 2","page":533,"zoom":"XYZ 70 464 null"},{"title":"15.8.2.3 Two Methods for Enabling TM2","page":533,"zoom":"XYZ 70 239 null"},{"title":"15.8.2.4 Performance State Transitions and Thermal Monitoring","page":534,"zoom":"XYZ 68 450 null"},{"title":"15.8.2.5 Thermal Status Information","page":534,"zoom":"XYZ 68 281 null"},{"title":"15.8.2.6 Adaptive Thermal Monitor","page":535,"zoom":"XYZ 70 252 null"}]},{"title":"15.8.3 Software Controlled Clock Modulation","page":536,"zoom":"XYZ 68 873 null","children":[{"title":"15.8.3.1 Extension of Software Controlled Clock Modulation","page":537,"zoom":"XYZ 70 753 null"}]},{"title":"15.8.4 Detection of Thermal Monitor and Software Controlled Clock Modulation Facilities","page":537,"zoom":"XYZ 70 365 null","children":[{"title":"15.8.4.1 Detection of Software Controlled Clock Modulation Extension","page":537,"zoom":"XYZ 70 230 null"}]},{"title":"15.8.5 On Die Digital Thermal Sensors","page":538,"zoom":"XYZ 68 1109 null","children":[{"title":"15.8.5.1 Digital Thermal Sensor Enumeration","page":538,"zoom":"XYZ 68 982 null"},{"title":"15.8.5.2 Reading the Digital Sensor","page":538,"zoom":"XYZ 68 850 null"}]},{"title":"15.8.6 Power Limit Notification","page":541,"zoom":"XYZ 70 1109 null"}]},{"title":"15.9 Package Level Thermal Management","page":541,"zoom":"XYZ 70 809 null","children":[{"title":"15.9.1 Support for Passive and Active cooling","page":543,"zoom":"XYZ 70 224 null"}]},{"title":"15.10 Platform Specific Power Management Support","page":544,"zoom":"XYZ 68 967 null","children":[{"title":"15.10.1 RAPL Interfaces","page":544,"zoom":"XYZ 68 522 null"},{"title":"15.10.2 RAPL Domains and Platform Specificity","page":545,"zoom":"XYZ 70 644 null"},{"title":"15.10.3 Package RAPL Domain","page":546,"zoom":"XYZ 68 780 null"},{"title":"15.10.4 PP0/PP1 RAPL Domains","page":548,"zoom":"XYZ 68 583 null"},{"title":"15.10.5 DRAM RAPL Domain","page":550,"zoom":"XYZ 68 831 null"}]}]},{"title":"Chapter 16 Machine-Check Architecture","page":553,"zoom":"XYZ 68 1110 null","children":[{"title":"16.1 Machine-Check Architecture","page":553,"zoom":"XYZ 68 886 null"},{"title":"16.2 Compatibility with Pentium Processor","page":553,"zoom":"XYZ 68 507 null"},{"title":"16.3 Machine-Check MSRs","page":554,"zoom":"XYZ 68 1110 null","children":[{"title":"16.3.1 Machine-Check Global Control MSRs","page":554,"zoom":"XYZ 68 574 null","children":[{"title":"16.3.1.1 IA32_MCG_CAP MSR","page":554,"zoom":"XYZ 68 465 null"},{"title":"16.3.1.2 IA32_MCG_STATUS MSR","page":556,"zoom":"XYZ 68 974 null"},{"title":"16.3.1.3 IA32_MCG_CTL MSR","page":556,"zoom":"XYZ 68 311 null"},{"title":"16.3.1.4 IA32_MCG_EXT_CTL MSR","page":556,"zoom":"XYZ 68 183 null"},{"title":"16.3.1.5 Enabling Local Machine Check","page":557,"zoom":"XYZ 70 661 null"}]},{"title":"16.3.2 Error-Reporting Register Banks","page":557,"zoom":"XYZ 70 441 null","children":[{"title":"16.3.2.1 IA32_MCi_CTL MSRs","page":557,"zoom":"XYZ 70 276 null"},{"title":"16.3.2.2 IA32_MCi_STATUS MSRS","page":558,"zoom":"XYZ 68 747 null"},{"title":"16.3.2.3 IA32_MCi_ADDR MSRs","page":561,"zoom":"XYZ 70 971 null"},{"title":"16.3.2.4 IA32_MCi_MISC MSRs","page":561,"zoom":"XYZ 70 479 null"},{"title":"16.3.2.5 IA32_MCi_CTL2 MSRs","page":563,"zoom":"XYZ 70 708 null"},{"title":"16.3.2.6 IA32_MCG Extended Machine Check State MSRs","page":564,"zoom":"XYZ 68 971 null"}]},{"title":"16.3.3 Mapping of the Pentium Processor Machine-Check Errors to the Machine-Check Architecture","page":565,"zoom":"XYZ 70 667 null"}]},{"title":"16.4 Enhanced Cache Error reporting","page":565,"zoom":"XYZ 70 317 null"},{"title":"16.5 Corrected Machine Check Error Interrupt","page":566,"zoom":"XYZ 68 864 null","children":[{"title":"16.5.1 CMCI Local APIC Interface","page":566,"zoom":"XYZ 68 524 null"},{"title":"16.5.2 System Software Recommendation for Managing CMCI and Machine Check Resources","page":567,"zoom":"XYZ 70 1015 null","children":[{"title":"16.5.2.1 CMCI Initialization","page":567,"zoom":"XYZ 70 867 null"},{"title":"16.5.2.2 CMCI Threshold Management","page":568,"zoom":"XYZ 68 1109 null"},{"title":"16.5.2.3 CMCI Interrupt Handler","page":568,"zoom":"XYZ 68 808 null"}]}]},{"title":"16.6 Recovery of Uncorrected Recoverable (UCR) Errors","page":568,"zoom":"XYZ 68 611 null","children":[{"title":"16.6.1 Detection of Software Error Recovery Support","page":568,"zoom":"XYZ 68 456 null"},{"title":"16.6.2 UCR Error Reporting and Logging","page":568,"zoom":"XYZ 68 201 null"},{"title":"16.6.3 UCR Error Classification","page":569,"zoom":"XYZ 70 496 null"},{"title":"16.6.4 UCR Error Overwrite Rules","page":570,"zoom":"XYZ 68 507 null"}]},{"title":"16.7 Machine-Check Availability","page":571,"zoom":"XYZ 70 776 null"},{"title":"16.8 Machine-Check Initialization","page":571,"zoom":"XYZ 70 634 null"},{"title":"16.9 Interpreting the MCA Error Codes","page":572,"zoom":"XYZ 68 441 null","children":[{"title":"16.9.1 Simple Error Codes","page":572,"zoom":"XYZ 68 190 null"},{"title":"16.9.2 Compound Error Codes","page":573,"zoom":"XYZ 70 656 null","children":[{"title":"16.9.2.1 Correction Report Filtering (F) Bit","page":573,"zoom":"XYZ 70 180 null"},{"title":"16.9.2.2 Transaction Type (TT) Sub-Field","page":574,"zoom":"XYZ 68 898 null"},{"title":"16.9.2.3 Level (LL) Sub-Field","page":574,"zoom":"XYZ 68 650 null"},{"title":"16.9.2.4 Request (RRRR) Sub-Field","page":574,"zoom":"XYZ 68 380 null"},{"title":"16.9.2.5 Bus and Interconnect Errors","page":575,"zoom":"XYZ 70 806 null"},{"title":"16.9.2.6 Memory Controller and Extended Memory Errors","page":576,"zoom":"XYZ 68 1109 null"}]},{"title":"16.9.3 Architecturally Defined UCR Errors","page":576,"zoom":"XYZ 68 672 null","children":[{"title":"16.9.3.1 Architecturally Defined SRAO Errors","page":576,"zoom":"XYZ 68 597 null"},{"title":"16.9.3.2 Architecturally Defined SRAR Errors","page":577,"zoom":"XYZ 70 540 null"}]},{"title":"16.9.4 Multiple MCA Errors","page":579,"zoom":"XYZ 70 756 null"},{"title":"16.9.5 Machine-Check Error Codes Interpretation","page":579,"zoom":"XYZ 70 304 null"}]},{"title":"16.10 Guidelines for Writing Machine-Check Software","page":580,"zoom":"XYZ 68 1110 null","children":[{"title":"16.10.1 Machine-Check Exception Handler","page":580,"zoom":"XYZ 68 835 null"},{"title":"16.10.2 Pentium Processor Machine-Check Exception Handling","page":581,"zoom":"XYZ 70 705 null"},{"title":"16.10.3 Logging Correctable Machine-Check Errors","page":581,"zoom":"XYZ 70 456 null"},{"title":"16.10.4 Machine-Check Software Handler Guidelines for Error Recovery","page":583,"zoom":"XYZ 70 1038 null","children":[{"title":"16.10.4.1 Machine-Check Exception Handler for Error Recovery","page":583,"zoom":"XYZ 70 986 null"},{"title":"16.10.4.2 Corrected Machine-Check Handler for Error Recovery","page":587,"zoom":"XYZ 70 589 null"}]}]}]},{"title":"Chapter 17 Interpreting Machine Check Error Codes","page":589,"zoom":"XYZ 68 1110 null","children":[{"title":"17.1 Incremental Decoding Information: Processor Family 06H, Machine Error Codes For Machine Check","page":589,"zoom":"XYZ 68 942 null"},{"title":"17.2 Incremental Decoding Information: Intel® Core™ 2 Processor Family, Machine Error Codes For Machine Check","page":591,"zoom":"XYZ 70 560 null","children":[{"title":"17.2.1 Model-Specific Machine Check Error Codes for Intel® Xeon® Processor 7400 Series","page":593,"zoom":"XYZ 70 407 null","children":[{"title":"17.2.1.1 Processor Machine Check Status Register, Incremental MCA Error Code Definition","page":594,"zoom":"XYZ 68 1109 null"}]},{"title":"17.2.2 Intel® Xeon® Processor 7400 Model Specific Error Code Field","page":594,"zoom":"XYZ 68 588 null","children":[{"title":"17.2.2.1 Processor Model Specific Error Code Field, Type B: Bus and Interconnect Error Codes","page":594,"zoom":"XYZ 68 536 null"},{"title":"17.2.2.2 Processor Model Specific Error Code Field, Type C: Cache Bus Controller Error Codes","page":595,"zoom":"XYZ 70 1109 null"}]}]},{"title":"17.3 Incremental Decoding Information: Intel® Xeon® processor 3400, 3500, 5500 series, Machine Error Codes For Machine Check","page":595,"zoom":"XYZ 70 498 null","children":[{"title":"17.3.1 Intel® QPI Machine Check Errors","page":596,"zoom":"XYZ 68 1109 null"},{"title":"17.3.2 Internal Machine Check Errors","page":597,"zoom":"XYZ 70 1109 null"},{"title":"17.3.3 Memory Controller Errors","page":597,"zoom":"XYZ 70 673 null"}]},{"title":"17.4 Incremental Decoding Information: Intel® Xeon® processor E5 Family, Machine Error Codes For Machine Check","page":598,"zoom":"XYZ 68 802 null","children":[{"title":"17.4.1 Internal Machine Check Errors","page":598,"zoom":"XYZ 68 605 null"},{"title":"17.4.2 Intel® QPI Machine Check Errors","page":599,"zoom":"XYZ 70 554 null"},{"title":"17.4.3 Integrated Memory Controller Machine Check Errors","page":599,"zoom":"XYZ 70 291 null"}]},{"title":"17.5 Incremental Decoding Information: Intel® Xeon® processor E5 v2 and Intel® Xeon® processor E7 v2 families, Machine Error Codes For Machine Check","page":601,"zoom":"XYZ 70 1110 null","children":[{"title":"17.5.1 Internal Machine Check Errors","page":601,"zoom":"XYZ 70 852 null"},{"title":"17.5.2 Integrated Memory Controller Machine Check Errors","page":602,"zoom":"XYZ 68 855 null"},{"title":"17.5.3 Home Agent Machine Check Errors","page":603,"zoom":"XYZ 70 588 null"}]},{"title":"17.6 Incremental Decoding Information: Intel® Xeon® processor E5 v3 family, Machine Error Codes For Machine Check","page":603,"zoom":"XYZ 70 482 null","children":[{"title":"17.6.1 Internal Machine Check Errors","page":604,"zoom":"XYZ 68 1109 null"},{"title":"17.6.2 Intel® QPI Machine Check Errors","page":605,"zoom":"XYZ 70 1109 null"},{"title":"17.6.3 Integrated Memory Controller Machine Check Errors","page":605,"zoom":"XYZ 70 385 null"},{"title":"17.6.4 Home Agent Machine Check Errors","page":607,"zoom":"XYZ 70 1109 null"}]},{"title":"17.7 Incremental Decoding Information: Intel® Xeon® processor D family, Machine Error Codes For Machine Check","page":607,"zoom":"XYZ 70 1005 null","children":[{"title":"17.7.1 Internal Machine Check Errors","page":607,"zoom":"XYZ 70 806 null"},{"title":"17.7.2 Integrated Memory Controller Machine Check Errors","page":608,"zoom":"XYZ 68 621 null"}]},{"title":"17.8 Incremental Decoding Information: Intel® Xeon® Processor E5 V4 Family, Machine Error Codes For Machine Check","page":609,"zoom":"XYZ 70 1017 null","children":[{"title":"17.8.1 Integrated Memory Controller Machine Check Errors","page":609,"zoom":"XYZ 70 812 null"},{"title":"17.8.2 Home Agent Machine Check Errors","page":609,"zoom":"XYZ 70 184 null"}]},{"title":"17.9 Incremental Decoding Information: Intel® Xeon® Scalable Processor Family, Machine Error Codes For Machine Check","page":610,"zoom":"XYZ 68 811 null","children":[{"title":"17.9.1 Internal Machine Check Errors","page":610,"zoom":"XYZ 68 663 null"},{"title":"17.9.2 Interconnect Machine Check Errors","page":612,"zoom":"XYZ 68 901 null"},{"title":"17.9.3 Integrated Memory Controller Machine Check Errors","page":613,"zoom":"XYZ 70 605 null"},{"title":"17.9.4 M2M Machine Check Errors","page":614,"zoom":"XYZ 68 294 null"},{"title":"17.9.5 Home Agent Machine Check Errors","page":615,"zoom":"XYZ 70 624 null"}]},{"title":"17.10 Incremental Decoding Information: Processor Family with CPUID DisplayFamily_DisplayModel Signature 06_5FH, Machine Error Codes For Machine Check","page":616,"zoom":"XYZ 68 1110 null","children":[{"title":"17.10.1 Integrated Memory Controller Machine Check Errors","page":616,"zoom":"XYZ 68 919 null"}]},{"title":"17.11 Incremental Decoding Information: 3rd Generation Intel® Xeon® Scalable Processor Family, Machine Error Codes For Machine Check","page":616,"zoom":"XYZ 68 440 null","children":[{"title":"17.11.1 Internal Machine Check Errors","page":617,"zoom":"XYZ 70 1109 null"},{"title":"17.11.2 Interconnect Machine Check Errors","page":619,"zoom":"XYZ 70 1109 null"},{"title":"17.11.3 Integrated Memory Controller Machine Check Errors","page":620,"zoom":"XYZ 68 627 null"},{"title":"17.11.4 M2M Machine Check Errors","page":624,"zoom":"XYZ 68 1109 null"}]},{"title":"17.12 Incremental Decoding Information: Processor Family with CPUID DisplayFamily_DisplayModel Signature 06_86H, Machine Error Codes For Machine Check","page":624,"zoom":"XYZ 68 501 null","children":[{"title":"17.12.1 Integrated Memory Controller Machine Check Errors","page":624,"zoom":"XYZ 68 311 null"},{"title":"17.12.2 M2M Machine Check Errors","page":625,"zoom":"XYZ 70 1109 null"}]},{"title":"17.13 Incremental Decoding Information: 4th Generation Intel® Xeon® Scalable Processor Family, Machine Error Codes For Machine Check","page":625,"zoom":"XYZ 70 964 null","children":[{"title":"17.13.1 Internal Machine Check Errors","page":625,"zoom":"XYZ 70 773 null"},{"title":"17.13.2 Interconnect Machine Check Errors","page":627,"zoom":"XYZ 70 475 null"},{"title":"17.13.3 Integrated Memory Controller Machine Check Errors","page":629,"zoom":"XYZ 70 1109 null"},{"title":"17.13.4 M2M Machine Check Errors","page":631,"zoom":"XYZ 70 279 null"},{"title":"17.13.5 High Bandwidth Memory Machine Check Errors","page":632,"zoom":"XYZ 68 533 null"}]},{"title":"17.14 Incremental Decoding Information: Processor Family 0FH, Machine Error Codes For Machine Check","page":632,"zoom":"XYZ 68 427 null","children":[{"title":"17.14.1 Model-Specific Machine Check Error Codes for the Intel® Xeon® Processor MP 7100 Series","page":633,"zoom":"XYZ 70 351 null","children":[{"title":"17.14.1.1 Processor Machine Check Status Register MCA Error Code Definition","page":634,"zoom":"XYZ 68 368 null"}]},{"title":"17.14.2 Other_Info Field (All MCA Error Types)","page":635,"zoom":"XYZ 70 747 null"},{"title":"17.14.3 Processor Model Specific Error Code Field","page":636,"zoom":"XYZ 68 1109 null","children":[{"title":"17.14.3.1 MCA Error Type A: L3 Error","page":636,"zoom":"XYZ 68 1057 null"},{"title":"17.14.3.2 Processor Model Specific Error Code Field Type B: Bus and Interconnect Error","page":636,"zoom":"XYZ 68 656 null"},{"title":"17.14.3.3 Processor Model Specific Error Code Field Type C: Cache Bus Controller Error","page":637,"zoom":"XYZ 70 1011 null"}]}]}]},{"title":"Chapter 18 Debug, Branch Profile, TSC, and Intel® Resource Director Technology (Intel® RDT) Features","page":639,"zoom":"XYZ 68 1110 null","children":[{"title":"18.1 Overview of Debug Support Facilities","page":639,"zoom":"XYZ 68 531 null"},{"title":"18.2 Debug Registers","page":640,"zoom":"XYZ 68 753 null","children":[{"title":"18.2.1 Debug Address Registers (DR0-DR3)","page":642,"zoom":"XYZ 68 1109 null"},{"title":"18.2.2 Debug Registers DR4 and DR5","page":642,"zoom":"XYZ 68 993 null"},{"title":"18.2.3 Debug Status Register (DR6)","page":642,"zoom":"XYZ 68 860 null"},{"title":"18.2.4 Debug Control Register (DR7)","page":642,"zoom":"XYZ 68 195 null"},{"title":"18.2.5 Breakpoint Field Recognition","page":644,"zoom":"XYZ 68 875 null"},{"title":"18.2.6 Debug Registers and Intel® 64 Processors","page":645,"zoom":"XYZ 70 881 null"}]},{"title":"18.3 Debug Exceptions","page":645,"zoom":"XYZ 70 652 null","children":[{"title":"18.3.1 Debug Exception (#DB)—Interrupt Vector 1","page":645,"zoom":"XYZ 70 520 null","children":[{"title":"18.3.1.1 Instruction-Breakpoint Exception Condition","page":647,"zoom":"XYZ 70 740 null"},{"title":"18.3.1.2 Data Memory and I/O Breakpoint Exception Conditions","page":648,"zoom":"XYZ 68 803 null"},{"title":"18.3.1.3 General-Detect Exception Condition","page":648,"zoom":"XYZ 68 206 null"},{"title":"18.3.1.4 Single-Step Exception Condition","page":649,"zoom":"XYZ 70 1028 null"},{"title":"18.3.1.5 Task-Switch Exception Condition","page":649,"zoom":"XYZ 70 621 null"},{"title":"18.3.1.6 OS Bus-Lock Detection","page":649,"zoom":"XYZ 70 472 null"}]},{"title":"18.3.2 Breakpoint Exception (#BP)—Interrupt Vector 3","page":649,"zoom":"XYZ 70 282 null"},{"title":"18.3.3 Debug Exceptions, Breakpoint Exceptions, and Restricted Transactional Memory (RTM)","page":650,"zoom":"XYZ 68 1022 null"}]},{"title":"18.4 Last Branch, Interrupt, and Exception Recording Overview","page":650,"zoom":"XYZ 68 588 null","children":[{"title":"18.4.1 IA32_DEBUGCTL MSR","page":651,"zoom":"XYZ 70 1022 null"},{"title":"18.4.2 Monitoring Branches, Exceptions, and Interrupts","page":652,"zoom":"XYZ 68 643 null"},{"title":"18.4.3 Single-Stepping on Branches","page":652,"zoom":"XYZ 68 403 null"},{"title":"18.4.4 Branch Trace Messages","page":653,"zoom":"XYZ 70 1109 null","children":[{"title":"18.4.4.1 Branch Trace Message Visibility","page":653,"zoom":"XYZ 70 744 null"}]},{"title":"18.4.5 Branch Trace Store (BTS)","page":653,"zoom":"XYZ 70 646 null"},{"title":"18.4.6 CPL-Qualified Branch Trace Mechanism","page":653,"zoom":"XYZ 70 388 null"},{"title":"18.4.7 Freezing LBR and Performance Counters on PMI","page":653,"zoom":"XYZ 70 197 null"},{"title":"18.4.8 LBR Stack","page":655,"zoom":"XYZ 70 756 null","children":[{"title":"18.4.8.1 LBR Stack and Intel® 64 Processors","page":656,"zoom":"XYZ 68 782 null"},{"title":"18.4.8.2 LBR Stack and IA-32 Processors","page":657,"zoom":"XYZ 70 947 null"},{"title":"18.4.8.3 Last Exception Records and Intel 64 Architecture","page":657,"zoom":"XYZ 70 857 null"}]},{"title":"18.4.9 BTS and DS Save Area","page":657,"zoom":"XYZ 70 708 null","children":[{"title":"18.4.9.1 64 Bit Format of the DS Save Area","page":660,"zoom":"XYZ 68 444 null"},{"title":"18.4.9.2 Setting Up the DS Save Area","page":662,"zoom":"XYZ 68 346 null"},{"title":"18.4.9.3 Setting Up the BTS Buffer","page":663,"zoom":"XYZ 70 528 null"},{"title":"18.4.9.4 Setting Up CPL-Qualified BTS","page":664,"zoom":"XYZ 68 912 null"},{"title":"18.4.9.5 Writing the DS Interrupt Service Routine","page":664,"zoom":"XYZ 68 504 null"}]}]},{"title":"18.5 Last Branch, Interrupt, and Exception Recording (Intel® Core™ 2 Duo and Intel Atom® Processors)","page":665,"zoom":"XYZ 70 858 null","children":[{"title":"18.5.1 LBR Stack","page":665,"zoom":"XYZ 70 337 null"},{"title":"18.5.2 LBR Stack in Intel Atom® Processors based on the Silvermont Microarchitecture","page":666,"zoom":"XYZ 68 760 null"}]},{"title":"18.6 Last Branch, Call Stack, Interrupt, and Exception Recording for Processors based on Goldmont Microarchitecture","page":666,"zoom":"XYZ 68 598 null"},{"title":"18.7 Last Branch, Call Stack, Interrupt, and Exception Recording for Processors based on Goldmont Plus Microarchitecture","page":667,"zoom":"XYZ 70 1110 null"},{"title":"18.8 Last Branch, Interrupt, and Exception Recording for Intel® Xeon Phi™ Processor 7200/5200/3200","page":667,"zoom":"XYZ 70 812 null"},{"title":"18.9 Last Branch, Interrupt, and Exception Recording for Processors based on Nehalem Microarchitecture","page":667,"zoom":"XYZ 70 365 null","children":[{"title":"18.9.1 LBR Stack","page":668,"zoom":"XYZ 68 389 null"},{"title":"18.9.2 Filtering of Last Branch Records","page":669,"zoom":"XYZ 70 794 null"}]},{"title":"18.10 Last Branch, Interrupt, and Exception Recording for Processors based on Sandy Bridge Microarchitecture","page":669,"zoom":"XYZ 70 378 null"},{"title":"18.11 Last Branch, Call Stack, Interrupt, and Exception Recording for Processors based on Haswell Microarchitecture","page":670,"zoom":"XYZ 68 765 null","children":[{"title":"18.11.1 LBR Stack Enhancement","page":671,"zoom":"XYZ 70 666 null"}]},{"title":"18.12 Last Branch, Call Stack, Interrupt, and Exception Recording for Processors based on Skylake Microarchitecture","page":671,"zoom":"XYZ 70 282 null","children":[{"title":"18.12.1 MSR_LBR_INFO_x MSR","page":672,"zoom":"XYZ 68 794 null"},{"title":"18.12.2 Streamlined Freeze_LBRs_On_PMI Operation","page":672,"zoom":"XYZ 68 417 null"},{"title":"18.12.3 LBR Behavior and Deep C-State","page":673,"zoom":"XYZ 70 1109 null"}]},{"title":"18.13 Last Branch, Interrupt, and Exception Recording (Processors based on Intel NetBurst® Microarchitecture)","page":673,"zoom":"XYZ 70 971 null","children":[{"title":"18.13.1 MSR_DEBUGCTLA MSR","page":673,"zoom":"XYZ 70 300 null"},{"title":"18.13.2 LBR Stack for Processors Based on Intel NetBurst® Microarchitecture","page":674,"zoom":"XYZ 68 290 null"},{"title":"18.13.3 Last Exception Records","page":675,"zoom":"XYZ 70 200 null"}]},{"title":"18.14 Last Branch, Interrupt, and Exception Recording (Intel® Core™ Solo and Intel® Core™ Duo Processors)","page":676,"zoom":"XYZ 68 1034 null"},{"title":"18.15 Last Branch, Interrupt, and Exception Recording (Pentium M Processors)","page":677,"zoom":"XYZ 70 733 null"},{"title":"18.16 Last Branch, Interrupt, and Exception Recording (P6 Family Processors)","page":678,"zoom":"XYZ 68 400 null","children":[{"title":"18.16.1 DEBUGCTLMSR Register","page":678,"zoom":"XYZ 68 194 null"},{"title":"18.16.2 Last Branch and Last Exception MSRs","page":679,"zoom":"XYZ 70 465 null"},{"title":"18.16.3 Monitoring Branches, Exceptions, and Interrupts","page":680,"zoom":"XYZ 68 1109 null"}]},{"title":"18.17 Time-Stamp Counter","page":680,"zoom":"XYZ 68 646 null","children":[{"title":"18.17.1 Invariant TSC","page":681,"zoom":"XYZ 70 487 null"},{"title":"18.17.2 IA32_TSC_AUX Register and RDTSCP Support","page":681,"zoom":"XYZ 70 313 null"},{"title":"18.17.3 Time-Stamp Counter Adjustment","page":682,"zoom":"XYZ 68 1038 null"},{"title":"18.17.4 Invariant Time-Keeping","page":682,"zoom":"XYZ 68 612 null"}]},{"title":"18.18 Intel® Resource Director Technology (Intel® RDT) Monitoring Features","page":682,"zoom":"XYZ 68 377 null","children":[{"title":"18.18.1 Overview of Cache Monitoring Technology and Memory Bandwidth Monitoring","page":683,"zoom":"XYZ 70 707 null"},{"title":"18.18.2 Enabling Monitoring: Usage Flow","page":683,"zoom":"XYZ 70 183 null"},{"title":"18.18.3 Enumeration and Detecting Support of Cache Monitoring Technology and Memory Bandwidth Monitoring","page":684,"zoom":"XYZ 68 817 null"},{"title":"18.18.4 Monitoring Resource Type and Capability Enumeration","page":684,"zoom":"XYZ 68 239 null"},{"title":"18.18.5 Feature-Specific Enumeration","page":685,"zoom":"XYZ 70 740 null","children":[{"title":"18.18.5.1 Cache Monitoring Technology","page":686,"zoom":"XYZ 68 907 null"},{"title":"18.18.5.2 Memory Bandwidth Monitoring","page":686,"zoom":"XYZ 68 759 null"}]},{"title":"18.18.6 Monitoring Resource RMID Association","page":686,"zoom":"XYZ 68 253 null"},{"title":"18.18.7 Monitoring Resource Selection and Reporting Infrastructure","page":687,"zoom":"XYZ 70 542 null"},{"title":"18.18.8 Monitoring Programming Considerations","page":688,"zoom":"XYZ 68 646 null","children":[{"title":"18.18.8.1 Monitoring Dynamic Configuration","page":689,"zoom":"XYZ 70 1109 null"},{"title":"18.18.8.2 Monitoring Operation With Power Saving Features","page":689,"zoom":"XYZ 70 954 null"},{"title":"18.18.8.3 Monitoring Operation with Other Operating Modes","page":689,"zoom":"XYZ 70 847 null"},{"title":"18.18.8.4 Monitoring Operation with RAS Features","page":689,"zoom":"XYZ 70 681 null"}]}]},{"title":"18.19 Intel® Resource Director Technology (Intel® RDT) Allocation Features","page":689,"zoom":"XYZ 70 562 null","children":[{"title":"18.19.1 Introduction to Cache Allocation Technology (CAT)","page":689,"zoom":"XYZ 70 288 null"},{"title":"18.19.2 Cache Allocation Technology Architecture","page":690,"zoom":"XYZ 68 395 null"},{"title":"18.19.3 Code and Data Prioritization (CDP) Technology","page":693,"zoom":"XYZ 70 880 null"},{"title":"18.19.4 Enabling Cache Allocation Technology Usage Flow","page":694,"zoom":"XYZ 68 455 null","children":[{"title":"18.19.4.1 Enumeration and Detection Support of Cache Allocation Technology","page":695,"zoom":"XYZ 70 744 null"},{"title":"18.19.4.2 Cache Allocation Technology: Resource Type and Capability Enumeration","page":695,"zoom":"XYZ 70 201 null"},{"title":"18.19.4.3 Cache Allocation Technology: Cache Mask Configuration","page":698,"zoom":"XYZ 68 1109 null"},{"title":"18.19.4.4 Class of Service to Cache Mask Association: Common Across Allocation Features","page":698,"zoom":"XYZ 68 192 null"}]},{"title":"18.19.5 Code and Data Prioritization (CDP): Enumerating and Enabling L3 CDP Technology","page":699,"zoom":"XYZ 70 823 null","children":[{"title":"18.19.5.1 Mapping Between L3 CDP Masks and CAT Masks","page":699,"zoom":"XYZ 70 267 null"}]},{"title":"18.19.6 Code and Data Prioritization (CDP): Enumerating and Enabling L2 CDP Technology","page":700,"zoom":"XYZ 68 575 null","children":[{"title":"18.19.6.1 Mapping Between L2 CDP Masks and L2 CAT Masks","page":701,"zoom":"XYZ 70 994 null"},{"title":"18.19.6.2 Common L2 and L3 CDP Programming Considerations","page":701,"zoom":"XYZ 70 704 null"},{"title":"18.19.6.3 Cache Allocation Technology Dynamic Configuration","page":701,"zoom":"XYZ 70 470 null"},{"title":"18.19.6.4 Cache Allocation Technology Operation With Power Saving Features","page":702,"zoom":"XYZ 68 1028 null"},{"title":"18.19.6.5 Cache Allocation Technology Operation with Other Operating Modes","page":702,"zoom":"XYZ 68 617 null"},{"title":"18.19.6.6 Associating Threads with CAT/CDP Classes of Service","page":702,"zoom":"XYZ 68 433 null"}]},{"title":"18.19.7 Introduction to Memory Bandwidth Allocation","page":702,"zoom":"XYZ 68 183 null","children":[{"title":"18.19.7.1 Memory Bandwidth Allocation Enumeration","page":704,"zoom":"XYZ 68 1109 null"},{"title":"18.19.7.2 Memory Bandwidth Allocation Configuration","page":705,"zoom":"XYZ 70 592 null"},{"title":"18.19.7.3 Memory Bandwidth Allocation Usage Considerations","page":706,"zoom":"XYZ 68 412 null"}]}]}]},{"title":"Chapter 19 Last Branch Records","page":707,"zoom":"XYZ 68 1110 null","children":[{"title":"19.1 Behavior","page":707,"zoom":"XYZ 68 307 null","children":[{"title":"19.1.1 Logged Operations","page":707,"zoom":"XYZ 68 242 null"},{"title":"19.1.2 Configuration","page":708,"zoom":"XYZ 68 757 null","children":[{"title":"19.1.2.1 Enabling and Disabling","page":708,"zoom":"XYZ 68 705 null"},{"title":"19.1.2.2 LBR Depth","page":708,"zoom":"XYZ 68 575 null"},{"title":"19.1.2.3 Branch Type Enabling and Filtering","page":708,"zoom":"XYZ 68 328 null"},{"title":"19.1.2.4 Call-Stack Mode","page":709,"zoom":"XYZ 70 773 null","children":[{"title":"Call-Stack Mode and LBR Freeze","page":709,"zoom":"XYZ 70 368 null"}]},{"title":"19.1.2.5 CPL Filtering","page":710,"zoom":"XYZ 68 1109 null"}]},{"title":"19.1.3 Record Data","page":710,"zoom":"XYZ 68 962 null","children":[{"title":"19.1.3.1 IP Fields","page":710,"zoom":"XYZ 68 910 null"},{"title":"19.1.3.2 Branch Types","page":710,"zoom":"XYZ 68 618 null"},{"title":"19.1.3.3 Cycle Time","page":710,"zoom":"XYZ 68 189 null"},{"title":"19.1.3.4 Mispredict Information","page":711,"zoom":"XYZ 70 988 null"},{"title":"19.1.3.5 Intel® TSX Information","page":711,"zoom":"XYZ 70 883 null"}]},{"title":"19.1.4 Interaction with Other Processor Features","page":711,"zoom":"XYZ 70 786 null","children":[{"title":"19.1.4.1 SMM","page":711,"zoom":"XYZ 70 734 null"},{"title":"19.1.4.2 SMM Transfer Monitor (STM)","page":711,"zoom":"XYZ 70 629 null"},{"title":"19.1.4.3 VMX","page":711,"zoom":"XYZ 70 516 null"},{"title":"19.1.4.4 Intel® SGX","page":712,"zoom":"XYZ 68 1045 null"},{"title":"19.1.4.5 Debug Exceptions","page":712,"zoom":"XYZ 68 933 null"},{"title":"19.1.4.6 SMX","page":712,"zoom":"XYZ 68 843 null"},{"title":"19.1.4.7 MWAIT","page":712,"zoom":"XYZ 68 771 null"},{"title":"19.1.4.8 Processor Event-Based Sampling (PEBS)","page":712,"zoom":"XYZ 68 641 null"}]}]},{"title":"19.2 MSRs","page":712,"zoom":"XYZ 68 450 null"},{"title":"19.3 Fast LBR Read Access","page":712,"zoom":"XYZ 68 210 null"},{"title":"19.4 other Impacts","page":713,"zoom":"XYZ 70 1110 null","children":[{"title":"19.4.1 Branch Trace Store on Intel Atom® Processors","page":713,"zoom":"XYZ 70 1046 null"},{"title":"19.4.2 IA32_DEBUGCTL","page":713,"zoom":"XYZ 70 875 null"},{"title":"19.4.3 IA32_PERF_CAPABILITIES","page":713,"zoom":"XYZ 70 777 null"}]}]},{"title":"Chapter 20 Performance Monitoring","page":715,"zoom":"XYZ 68 1110 null","children":[{"title":"20.1 Performance Monitoring Overview","page":715,"zoom":"XYZ 68 826 null"},{"title":"20.2 Architectural Performance Monitoring","page":716,"zoom":"XYZ 68 314 null","children":[{"title":"20.2.1 Architectural Performance Monitoring Version 1","page":717,"zoom":"XYZ 70 838 null","children":[{"title":"20.2.1.1 Architectural Performance Monitoring Version 1 Facilities","page":717,"zoom":"XYZ 70 261 null"},{"title":"20.2.1.2 Pre-defined Architectural Performance Events","page":719,"zoom":"XYZ 70 785 null"}]},{"title":"20.2.2 Architectural Performance Monitoring Version 2","page":721,"zoom":"XYZ 70 1109 null"},{"title":"20.2.3 Architectural Performance Monitoring Version 3","page":724,"zoom":"XYZ 68 401 null","children":[{"title":"20.2.3.1 AnyThread Counting and Software Evolution","page":727,"zoom":"XYZ 70 1109 null"}]},{"title":"20.2.4 Architectural Performance Monitoring Version 4","page":727,"zoom":"XYZ 70 666 null","children":[{"title":"20.2.4.1 Enhancement in IA32_PERF_GLOBAL_STATUS","page":727,"zoom":"XYZ 70 380 null"},{"title":"20.2.4.2 IA32_PERF_GLOBAL_STATUS_RESET and IA32_PERF_GLOBAL_STATUS_SET MSRS","page":729,"zoom":"XYZ 70 1109 null"},{"title":"20.2.4.3 IA32_PERF_GLOBAL_INUSE MSR","page":729,"zoom":"XYZ 70 241 null"}]},{"title":"20.2.5 Architectural Performance Monitoring Version 5","page":731,"zoom":"XYZ 70 1109 null","children":[{"title":"20.2.5.1 AnyThread Mode Deprecation","page":731,"zoom":"XYZ 70 947 null"},{"title":"20.2.5.2 Fixed Counter Enumeration","page":731,"zoom":"XYZ 70 857 null"},{"title":"20.2.5.3 Domain Separation","page":731,"zoom":"XYZ 70 707 null"}]},{"title":"20.2.6 Full-Width Writes to Performance Counter Registers","page":731,"zoom":"XYZ 70 609 null"}]},{"title":"20.3 Performance Monitoring (Intel® Core™ Processors and Intel® Xeon® Processors)","page":731,"zoom":"XYZ 70 268 null","children":[{"title":"20.3.1 Performance Monitoring for Processors Based on Nehalem Microarchitecture","page":731,"zoom":"XYZ 70 178 null","children":[{"title":"20.3.1.1 Enhancements of Performance Monitoring in the Processor Core","page":732,"zoom":"XYZ 68 333 null"},{"title":"20.3.1.2 Performance Monitoring Facility in the Uncore","page":740,"zoom":"XYZ 68 1012 null"},{"title":"20.3.1.3 Intel® Xeon® Processor 7500 Series Performance Monitoring Facility","page":745,"zoom":"XYZ 70 915 null"}]},{"title":"20.3.2 Performance Monitoring for Processors Based on Westmere Microarchitecture","page":746,"zoom":"XYZ 68 224 null"},{"title":"20.3.3 Intel® Xeon® Processor E7 Family Performance Monitoring Facility","page":747,"zoom":"XYZ 70 964 null"},{"title":"20.3.4 Performance Monitoring for Processors Based on Sandy Bridge Microarchitecture","page":747,"zoom":"XYZ 70 455 null","children":[{"title":"20.3.4.1 Global Counter Control Facilities in Sandy Bridge Microarchitecture","page":748,"zoom":"XYZ 68 563 null"},{"title":"20.3.4.2 Counter Coalescence","page":750,"zoom":"XYZ 68 739 null"},{"title":"20.3.4.3 Full Width Writes to Performance Counters","page":750,"zoom":"XYZ 68 475 null"},{"title":"20.3.4.4 PEBS Support in Sandy Bridge Microarchitecture","page":750,"zoom":"XYZ 68 267 null"},{"title":"20.3.4.5 Off-core Response Performance Monitoring","page":755,"zoom":"XYZ 70 525 null"},{"title":"20.3.4.6 Uncore Performance Monitoring Facilities in the Intel® Core™ i7-2xxx, Intel® Core™ i5-2xxx, and Intel® Core™ i3-2xxx Processor Series","page":758,"zoom":"XYZ 68 580 null"},{"title":"20.3.4.7 Intel® Xeon® Processor E5 Family Performance Monitoring Facility","page":760,"zoom":"XYZ 68 713 null"},{"title":"20.3.4.8 Intel® Xeon® Processor E5 Family Uncore Performance Monitoring Facility","page":761,"zoom":"XYZ 70 1109 null"}]},{"title":"20.3.5 3rd Generation Intel® Core™ Processor Performance Monitoring Facility","page":761,"zoom":"XYZ 70 707 null","children":[{"title":"20.3.5.1 Intel® Xeon® Processor E5 v2 and E7 v2 Family Uncore Performance Monitoring Facility","page":761,"zoom":"XYZ 70 580 null"}]},{"title":"20.3.6 4th Generation Intel® Core™ Processor Performance Monitoring Facility","page":761,"zoom":"XYZ 70 392 null","children":[{"title":"20.3.6.1 Processor Event Based Sampling (PEBS) Facility","page":762,"zoom":"XYZ 68 404 null"},{"title":"20.3.6.2 PEBS Data Format","page":763,"zoom":"XYZ 70 634 null"},{"title":"20.3.6.3 PEBS Data Address Profiling","page":764,"zoom":"XYZ 68 912 null"},{"title":"20.3.6.4 Off-core Response Performance Monitoring","page":765,"zoom":"XYZ 70 730 null"},{"title":"20.3.6.5 Performance Monitoring and Intel® TSX","page":767,"zoom":"XYZ 70 744 null"},{"title":"20.3.6.6 Uncore Performance Monitoring Facilities in the 4th Generation Intel® Core™ Processors","page":769,"zoom":"XYZ 70 646 null"},{"title":"20.3.6.7 Intel® Xeon® Processor E5 v3 Family Uncore Performance Monitoring Facility","page":769,"zoom":"XYZ 70 203 null"}]},{"title":"20.3.7 5th Generation Intel® Core™ Processor and Intel® Core™ M Processor Performance Monitoring Facility","page":770,"zoom":"XYZ 68 1109 null"},{"title":"20.3.8 6th Generation, 7th Generation and 8th Generation Intel® Core™ Processor Performance Monitoring Facility","page":771,"zoom":"XYZ 70 1055 null","children":[{"title":"20.3.8.1 Processor Event Based Sampling (PEBS) Facility","page":772,"zoom":"XYZ 68 560 null"},{"title":"20.3.8.2 Frontend Retired Facility","page":775,"zoom":"XYZ 70 322 null"},{"title":"20.3.8.3 Off-core Response Performance Monitoring","page":777,"zoom":"XYZ 70 965 null"},{"title":"20.3.8.4 Uncore Performance Monitoring Facilities on Intel® Core™ Processors Based on Cannon Lake Microarchitecture","page":780,"zoom":"XYZ 68 614 null"}]},{"title":"20.3.9 10th Generation Intel® Core™ Processor Performance Monitoring Facility","page":780,"zoom":"XYZ 68 429 null","children":[{"title":"20.3.9.1 Processor Event Based Sampling (PEBS) Facility","page":781,"zoom":"XYZ 70 707 null"},{"title":"20.3.9.2 Off-core Response Performance Monitoring","page":781,"zoom":"XYZ 70 542 null"},{"title":"20.3.9.3 Performance Metrics","page":783,"zoom":"XYZ 70 817 null"}]},{"title":"20.3.10 12th and 13th Generation Intel® Core™ Processors, and 4th Generation Intel® Xeon® Scalable Processor Family Performance Monitoring Facility","page":784,"zoom":"XYZ 68 542 null","children":[{"title":"20.3.10.1 P-core Performance Monitoring Unit","page":784,"zoom":"XYZ 68 343 null"},{"title":"20.3.10.2 E-core Performance Monitoring Unit","page":787,"zoom":"XYZ 70 1109 null"},{"title":"20.3.10.3 Unhalted Reference Cycles","page":789,"zoom":"XYZ 70 226 null"}]}]},{"title":"20.4 Performance monitoring (Intel® Xeon™ Phi Processors)","page":790,"zoom":"XYZ 68 1110 null","children":[{"title":"20.4.1 Intel® Xeon Phi™ Processor 7200/5200/3200 Performance Monitoring","page":790,"zoom":"XYZ 68 968 null","children":[{"title":"20.4.1.1 Enhancements of Performance Monitoring in the Intel® Xeon Phi™ Processor Tile","page":790,"zoom":"XYZ 68 534 null"}]}]},{"title":"20.5 Performance Monitoring (Intel Atom® Processors)","page":794,"zoom":"XYZ 68 1110 null","children":[{"title":"20.5.1 Performance Monitoring (45 nm and 32 nm Intel Atom® Processors)","page":794,"zoom":"XYZ 68 1046 null"},{"title":"20.5.2 Performance Monitoring for Silvermont Microarchitecture","page":794,"zoom":"XYZ 68 495 null","children":[{"title":"20.5.2.1 Enhancements of Performance Monitoring in the Processor Core","page":794,"zoom":"XYZ 68 184 null"},{"title":"20.5.2.2 Offcore Response Event","page":796,"zoom":"XYZ 68 744 null"},{"title":"20.5.2.3 Average Offcore Request Latency Measurement","page":799,"zoom":"XYZ 70 858 null"}]},{"title":"20.5.3 Performance Monitoring for Goldmont Microarchitecture","page":799,"zoom":"XYZ 70 660 null","children":[{"title":"20.5.3.1 Processor Event Based Sampling (PEBS)","page":800,"zoom":"XYZ 68 352 null"},{"title":"20.5.3.2 Offcore Response Event","page":803,"zoom":"XYZ 70 669 null"},{"title":"20.5.3.3 Average Offcore Request Latency Measurement","page":804,"zoom":"XYZ 68 197 null"}]},{"title":"20.5.4 Performance Monitoring for Goldmont Plus Microarchitecture","page":805,"zoom":"XYZ 70 1109 null","children":[{"title":"20.5.4.1 Extended PEBS","page":805,"zoom":"XYZ 70 478 null"}]},{"title":"20.5.5 Performance Monitoring for Tremont Microarchitecture","page":805,"zoom":"XYZ 70 365 null","children":[{"title":"20.5.5.1 Adaptive PEBS","page":806,"zoom":"XYZ 68 504 null"},{"title":"20.5.5.2 PEBS output to Intel® Processor Trace","page":806,"zoom":"XYZ 68 414 null"},{"title":"20.5.5.3 Precise Distribution Support on Fixed Counter 0","page":808,"zoom":"XYZ 68 866 null"},{"title":"20.5.5.4 Compatibility Enhancements to Offcore Response MSRs","page":808,"zoom":"XYZ 68 734 null"}]}]},{"title":"20.6 Performance Monitoring (Legacy Intel Processors)","page":810,"zoom":"XYZ 68 641 null","children":[{"title":"20.6.1 Performance Monitoring (Intel® Core™ Solo and Intel® Core™ Duo Processors)","page":810,"zoom":"XYZ 68 577 null"},{"title":"20.6.2 Performance Monitoring (Processors Based on Intel® Core™ Microarchitecture)","page":811,"zoom":"XYZ 70 281 null","children":[{"title":"20.6.2.1 Fixed-function Performance Counters","page":812,"zoom":"XYZ 68 401 null"},{"title":"20.6.2.2 Global Counter Control Facilities","page":813,"zoom":"XYZ 70 618 null"},{"title":"20.6.2.3 At-Retirement Events","page":815,"zoom":"XYZ 70 828 null"},{"title":"20.6.2.4 Processor Event Based Sampling (PEBS)","page":815,"zoom":"XYZ 70 455 null"}]},{"title":"20.6.3 Performance Monitoring (Processors Based on Intel NetBurst® Microarchitecture)","page":818,"zoom":"XYZ 68 996 null","children":[{"title":"20.6.3.1 ESCR MSRs","page":821,"zoom":"XYZ 70 693 null"},{"title":"20.6.3.2 Performance Counters","page":822,"zoom":"XYZ 68 757 null"},{"title":"20.6.3.3 CCCR MSRs","page":823,"zoom":"XYZ 70 618 null"},{"title":"20.6.3.4 Debug Store (DS) Mechanism","page":825,"zoom":"XYZ 70 1109 null"},{"title":"20.6.3.5 Programming the Performance Counters for Non-Retirement Events","page":825,"zoom":"XYZ 70 909 null"},{"title":"20.6.3.6 At-Retirement Counting","page":831,"zoom":"XYZ 70 1109 null"},{"title":"20.6.3.7 Tagging Mechanism for Replay_event","page":832,"zoom":"XYZ 68 210 null"},{"title":"20.6.3.8 Processor Event-Based Sampling (PEBS)","page":833,"zoom":"XYZ 70 1028 null"},{"title":"20.6.3.9 Operating System Implications","page":834,"zoom":"XYZ 68 890 null"}]},{"title":"20.6.4 Performance Monitoring and Intel® Hyper-Threading Technology in Processors Based on Intel NetBurst® Microarchitecture","page":834,"zoom":"XYZ 68 527 null","children":[{"title":"20.6.4.1 ESCR MSRs","page":834,"zoom":"XYZ 68 293 null"},{"title":"20.6.4.2 CCCR MSRs","page":835,"zoom":"XYZ 70 340 null"},{"title":"20.6.4.3 IA32_PEBS_ENABLE MSR","page":837,"zoom":"XYZ 70 1045 null"},{"title":"20.6.4.4 Performance Monitoring Events","page":837,"zoom":"XYZ 70 754 null"},{"title":"20.6.4.5 Counting Clocks on systems with Intel® Hyper-Threading Technology in Processors Based on Intel NetBurst® Microarchitecture","page":838,"zoom":"XYZ 68 855 null"}]},{"title":"20.6.5 Performance Monitoring and Dual-Core Technology","page":839,"zoom":"XYZ 70 988 null"},{"title":"20.6.6 Performance Monitoring on 64-bit Intel® Xeon® Processor MP with Up to 8-MByte L3 Cache","page":839,"zoom":"XYZ 70 797 null"},{"title":"20.6.7 Performance Monitoring on L3 and Caching Bus Controller Sub-Systems","page":841,"zoom":"XYZ 70 436 null","children":[{"title":"20.6.7.1 Overview of Performance Monitoring with L3/Caching Bus Controller","page":843,"zoom":"XYZ 70 678 null"},{"title":"20.6.7.2 GBSQ Event Interface","page":844,"zoom":"XYZ 68 1109 null"},{"title":"20.6.7.3 GSNPQ Event Interface","page":845,"zoom":"XYZ 70 844 null"},{"title":"20.6.7.4 FSB Event Interface","page":846,"zoom":"XYZ 68 753 null"},{"title":"20.6.7.5 Common Event Control Interface","page":847,"zoom":"XYZ 70 655 null"}]},{"title":"20.6.8 Performance Monitoring (P6 Family Processor)","page":847,"zoom":"XYZ 70 319 null","children":[{"title":"20.6.8.1 PerfEvtSel0 and PerfEvtSel1 MSRs","page":848,"zoom":"XYZ 68 776 null"},{"title":"20.6.8.2 PerfCtr0 and PerfCtr1 MSRs","page":849,"zoom":"XYZ 70 768 null"},{"title":"20.6.8.3 Starting and Stopping the Performance-Monitoring Counters","page":849,"zoom":"XYZ 70 436 null"},{"title":"20.6.8.4 Event and Time-Stamp Monitoring Software","page":849,"zoom":"XYZ 70 294 null"},{"title":"20.6.8.5 Monitoring Counter Overflow","page":850,"zoom":"XYZ 68 844 null"}]},{"title":"20.6.9 Performance Monitoring (Pentium Processors)","page":850,"zoom":"XYZ 68 435 null","children":[{"title":"20.6.9.1 Control and Event Select Register (CESR)","page":851,"zoom":"XYZ 70 1109 null"},{"title":"20.6.9.2 Use of the Performance-Monitoring Pins","page":851,"zoom":"XYZ 70 201 null"},{"title":"20.6.9.3 Events Counted","page":852,"zoom":"XYZ 68 779 null"}]}]},{"title":"20.7 Counting Clocks","page":852,"zoom":"XYZ 68 580 null","children":[{"title":"20.7.1 Non-Halted Reference Clockticks","page":853,"zoom":"XYZ 70 575 null"},{"title":"20.7.2 Cycle Counting and Opportunistic Processor Operation","page":853,"zoom":"XYZ 70 443 null"},{"title":"20.7.3 Determining the Processor Base Frequency","page":854,"zoom":"XYZ 68 1109 null","children":[{"title":"20.7.3.1 For Intel® Processors Based on Sandy Bridge, Ivy Bridge, Haswell, and Broadwell Microarchitectures","page":854,"zoom":"XYZ 68 664 null"},{"title":"20.7.3.2 For Intel® Processors Based on Nehalem Microarchitecture","page":854,"zoom":"XYZ 68 553 null"},{"title":"20.7.3.3 For Intel Atom® Processors Based on Silvermont Microarchitecture (Including Intel Processors Based on Airmont Microarchitecture)","page":854,"zoom":"XYZ 68 462 null"},{"title":"20.7.3.4 For Intel® Core™ 2 Processor Family and for Intel® Xeon® Processors Based on Intel Core Microarchitecture","page":854,"zoom":"XYZ 68 284 null"}]}]},{"title":"20.8 IA32_PERF_CAPABILITIES MSR Enumeration","page":855,"zoom":"XYZ 70 993 null","children":[{"title":"20.8.1 Filtering of SMM Handler Overhead","page":856,"zoom":"XYZ 68 733 null"}]},{"title":"20.9 PEBS Facility","page":856,"zoom":"XYZ 68 320 null","children":[{"title":"20.9.1 Extended PEBS","page":856,"zoom":"XYZ 68 258 null"},{"title":"20.9.2 Adaptive PEBS","page":858,"zoom":"XYZ 68 359 null","children":[{"title":"20.9.2.1 Adaptive_Record Counter Control","page":859,"zoom":"XYZ 70 1061 null"},{"title":"20.9.2.2 PEBS Record Format","page":860,"zoom":"XYZ 68 525 null"},{"title":"20.9.2.3 MSR_PEBS_DATA_CFG","page":864,"zoom":"XYZ 68 774 null"},{"title":"20.9.2.4 PEBS Record Examples","page":865,"zoom":"XYZ 70 643 null"}]},{"title":"20.9.3 Precise Distribution of Instructions Retired (PDIR) Facility","page":867,"zoom":"XYZ 70 612 null"},{"title":"20.9.4 Reduced Skid PEBS","page":867,"zoom":"XYZ 70 513 null"},{"title":"20.9.5 EPT-Friendly PEBS","page":868,"zoom":"XYZ 68 1109 null"},{"title":"20.9.6 PDist: Precise Distribution","page":868,"zoom":"XYZ 68 925 null"},{"title":"20.9.7 Load Latency Facility","page":868,"zoom":"XYZ 68 626 null"},{"title":"20.9.8 Store Latency Facility","page":869,"zoom":"XYZ 70 259 null"}]}]},{"title":"Chapter 21 8086 Emulation","page":871,"zoom":"XYZ 68 1110 null","children":[{"title":"21.1 Real-Address Mode","page":871,"zoom":"XYZ 68 630 null","children":[{"title":"21.1.1 Address Translation in Real-Address Mode","page":872,"zoom":"XYZ 68 369 null"},{"title":"21.1.2 Registers Supported in Real-Address Mode","page":873,"zoom":"XYZ 70 695 null"},{"title":"21.1.3 Instructions Supported in Real-Address Mode","page":873,"zoom":"XYZ 70 562 null"},{"title":"21.1.4 Interrupt and Exception Handling","page":874,"zoom":"XYZ 68 487 null"}]},{"title":"21.2 Virtual-8086 Mode","page":875,"zoom":"XYZ 70 349 null","children":[{"title":"21.2.1 Enabling Virtual-8086 Mode","page":876,"zoom":"XYZ 68 386 null"},{"title":"21.2.2 Structure of a Virtual-8086 Task","page":877,"zoom":"XYZ 70 1038 null"},{"title":"21.2.3 Paging of Virtual-8086 Tasks","page":877,"zoom":"XYZ 70 305 null"},{"title":"21.2.4 Protection within a Virtual-8086 Task","page":878,"zoom":"XYZ 68 869 null"},{"title":"21.2.5 Entering Virtual-8086 Mode","page":878,"zoom":"XYZ 68 656 null"},{"title":"21.2.6 Leaving Virtual-8086 Mode","page":879,"zoom":"XYZ 70 348 null"},{"title":"21.2.7 Sensitive Instructions","page":880,"zoom":"XYZ 68 637 null"},{"title":"21.2.8 Virtual-8086 Mode I/O","page":880,"zoom":"XYZ 68 462 null","children":[{"title":"21.2.8.1 I/O-Port-Mapped I/O","page":881,"zoom":"XYZ 70 1109 null"},{"title":"21.2.8.2 Memory-Mapped I/O","page":881,"zoom":"XYZ 70 933 null"},{"title":"21.2.8.3 Special I/O Buffers","page":881,"zoom":"XYZ 70 638 null"}]}]},{"title":"21.3 Interrupt and Exception Handling in Virtual-8086 Mode","page":881,"zoom":"XYZ 70 502 null","children":[{"title":"21.3.1 Class 1—Hardware Interrupt and Exception Handling in Virtual-8086 Mode","page":882,"zoom":"XYZ 68 522 null","children":[{"title":"21.3.1.1 Handling an Interrupt or Exception Through a Protected-Mode Trap or Interrupt Gate","page":882,"zoom":"XYZ 68 287 null"},{"title":"21.3.1.2 Handling an Interrupt or Exception With an 8086 Program Interrupt or Exception Handler","page":884,"zoom":"XYZ 68 953 null"},{"title":"21.3.1.3 Handling an Interrupt or Exception Through a Task Gate","page":884,"zoom":"XYZ 68 482 null"}]},{"title":"21.3.2 Class 2—Maskable Hardware Interrupt Handling in Virtual-8086 Mode Using the Virtual Interrupt Mechanism","page":885,"zoom":"XYZ 70 1109 null"},{"title":"21.3.3 Class 3—Software Interrupt Handling in Virtual-8086 Mode","page":886,"zoom":"XYZ 68 410 null","children":[{"title":"21.3.3.1 Method 1: Software Interrupt Handling","page":888,"zoom":"XYZ 68 449 null"},{"title":"21.3.3.2 Methods 2 and 3: Software Interrupt Handling","page":888,"zoom":"XYZ 68 308 null"},{"title":"21.3.3.3 Method 4: Software Interrupt Handling","page":889,"zoom":"XYZ 70 1028 null"},{"title":"21.3.3.4 Method 5: Software Interrupt Handling","page":889,"zoom":"XYZ 70 904 null"},{"title":"21.3.3.5 Method 6: Software Interrupt Handling","page":889,"zoom":"XYZ 70 238 null"}]}]},{"title":"21.4 Protected-Mode Virtual Interrupts","page":890,"zoom":"XYZ 68 950 null"}]},{"title":"Chapter 22 Mixing 16-Bit and 32-Bit Code","page":891,"zoom":"XYZ 68 1110 null","children":[{"title":"22.1 Defining 16-Bit and 32-Bit Program Modules","page":891,"zoom":"XYZ 68 378 null"},{"title":"22.2 Mixing 16-Bit and 32-Bit Operations Within a Code Segment","page":892,"zoom":"XYZ 68 809 null"},{"title":"22.3 Sharing Data Among Mixed-Size Code Segments","page":893,"zoom":"XYZ 70 1034 null"},{"title":"22.4 Transferring Control Among Mixed-Size Code Segments","page":893,"zoom":"XYZ 70 572 null","children":[{"title":"22.4.1 Code-Segment Pointer Size","page":894,"zoom":"XYZ 68 1031 null"},{"title":"22.4.2 Stack Management for Control Transfer","page":894,"zoom":"XYZ 68 794 null","children":[{"title":"22.4.2.1 Controlling the Operand-Size Attribute For a Call","page":895,"zoom":"XYZ 70 311 null"},{"title":"22.4.2.2 Passing Parameters With a Gate","page":896,"zoom":"XYZ 68 757 null"}]},{"title":"22.4.3 Interrupt Control Transfers","page":896,"zoom":"XYZ 68 575 null"},{"title":"22.4.4 Parameter Translation","page":896,"zoom":"XYZ 68 369 null"},{"title":"22.4.5 Writing Interface Procedures","page":896,"zoom":"XYZ 68 195 null"}]}]},{"title":"Chapter 23 Architecture Compatibility","page":899,"zoom":"XYZ 68 1110 null","children":[{"title":"23.1 Processor Families and Categories","page":899,"zoom":"XYZ 68 850 null"},{"title":"23.2 Reserved Bits","page":900,"zoom":"XYZ 68 1110 null"},{"title":"23.3 Enabling New Functions and Modes","page":900,"zoom":"XYZ 68 800 null"},{"title":"23.4 Detecting the Presence of New Features Through Software","page":900,"zoom":"XYZ 68 531 null"},{"title":"23.5 Intel MMX Technology","page":900,"zoom":"XYZ 68 264 null"},{"title":"23.6 Streaming SIMD Extensions (SSE)","page":901,"zoom":"XYZ 70 1110 null"},{"title":"23.7 Streaming SIMD Extensions 2 (SSE2)","page":901,"zoom":"XYZ 70 916 null"},{"title":"23.8 Streaming SIMD Extensions 3 (SSE3)","page":901,"zoom":"XYZ 70 739 null"},{"title":"23.9 Additional Streaming SIMD Extensions","page":901,"zoom":"XYZ 70 528 null"},{"title":"23.10 Intel Hyper-Threading Technology","page":901,"zoom":"XYZ 70 351 null"},{"title":"23.11 Multi-Core Technology","page":902,"zoom":"XYZ 68 1110 null"},{"title":"23.12 Specific Features of Dual-Core Processor","page":902,"zoom":"XYZ 68 933 null"},{"title":"23.13 New Instructions In the Pentium and Later IA-32 Processors","page":902,"zoom":"XYZ 68 744 null","children":[{"title":"23.13.1 Instructions Added Prior to the Pentium Processor","page":902,"zoom":"XYZ 68 655 null"}]},{"title":"23.14 Obsolete Instructions","page":903,"zoom":"XYZ 70 401 null"},{"title":"23.15 Undefined Opcodes","page":903,"zoom":"XYZ 70 291 null"},{"title":"23.16 New Flags in the EFLAGS Register","page":904,"zoom":"XYZ 68 522 null","children":[{"title":"23.16.1 Using EFLAGS Flags to Distinguish Between 32-Bit IA-32 Processors","page":904,"zoom":"XYZ 68 265 null"}]},{"title":"23.17 Stack Operations and User Software","page":905,"zoom":"XYZ 70 993 null","children":[{"title":"23.17.1 PUSH SP","page":905,"zoom":"XYZ 70 904 null"},{"title":"23.17.2 EFLAGS Pushed on the Stack","page":905,"zoom":"XYZ 70 663 null"}]},{"title":"23.18 x87 FPU","page":905,"zoom":"XYZ 70 456 null","children":[{"title":"23.18.1 Control Register CR0 Flags","page":906,"zoom":"XYZ 68 1109 null"},{"title":"23.18.2 x87 FPU Status Word","page":906,"zoom":"XYZ 68 701 null","children":[{"title":"23.18.2.1 Condition Code Flags (C0 through C3)","page":906,"zoom":"XYZ 68 608 null"},{"title":"23.18.2.2 Stack Fault Flag","page":906,"zoom":"XYZ 68 268 null"}]},{"title":"23.18.3 x87 FPU Control Word","page":907,"zoom":"XYZ 70 1109 null"},{"title":"23.18.4 x87 FPU Tag Word","page":907,"zoom":"XYZ 70 959 null"},{"title":"23.18.5 Data Types","page":907,"zoom":"XYZ 70 534 null","children":[{"title":"23.18.5.1 NaNs","page":907,"zoom":"XYZ 70 458 null"},{"title":"23.18.5.2 Pseudo-zero, Pseudo-NaN, Pseudo-infinity, and Unnormal Formats","page":907,"zoom":"XYZ 70 235 null"}]},{"title":"23.18.6 Floating-Point Exceptions","page":908,"zoom":"XYZ 68 1005 null","children":[{"title":"23.18.6.1 Denormal Operand Exception (#D)","page":908,"zoom":"XYZ 68 912 null"},{"title":"23.18.6.2 Numeric Overflow Exception (#O)","page":908,"zoom":"XYZ 68 679 null"},{"title":"23.18.6.3 Numeric Underflow Exception (#U)","page":908,"zoom":"XYZ 68 354 null"},{"title":"23.18.6.4 Exception Precedence","page":908,"zoom":"XYZ 68 197 null"},{"title":"23.18.6.5 CS and EIP For FPU Exceptions","page":909,"zoom":"XYZ 70 1045 null"},{"title":"23.18.6.6 FPU Error Signals","page":909,"zoom":"XYZ 70 938 null"},{"title":"23.18.6.7 Assertion of the FERR# Pin","page":909,"zoom":"XYZ 70 687 null"},{"title":"23.18.6.8 Invalid Operation Exception On Denormals","page":909,"zoom":"XYZ 70 380 null"},{"title":"23.18.6.9 Alignment Check Exceptions (#AC)","page":909,"zoom":"XYZ 70 221 null"},{"title":"23.18.6.10 Segment Not Present Exception During FLDENV","page":910,"zoom":"XYZ 68 1109 null"},{"title":"23.18.6.11 Device Not Available Exception (#NM)","page":910,"zoom":"XYZ 68 983 null"},{"title":"23.18.6.12 Coprocessor Segment Overrun Exception","page":910,"zoom":"XYZ 68 876 null"},{"title":"23.18.6.13 General Protection Exception (#GP)","page":910,"zoom":"XYZ 68 718 null"},{"title":"23.18.6.14 Floating-Point Error Exception (#MF)","page":910,"zoom":"XYZ 68 627 null"}]},{"title":"23.18.7 Changes to Floating-Point Instructions","page":910,"zoom":"XYZ 68 513 null","children":[{"title":"23.18.7.1 FDIV, FPREM, and FSQRT Instructions","page":910,"zoom":"XYZ 68 420 null"},{"title":"23.18.7.2 FSCALE Instruction","page":910,"zoom":"XYZ 68 279 null"},{"title":"23.18.7.3 FPREM1 Instruction","page":911,"zoom":"XYZ 70 1109 null"},{"title":"23.18.7.4 FPREM Instruction","page":911,"zoom":"XYZ 70 1000 null"},{"title":"23.18.7.5 FUCOM, FUCOMP, and FUCOMPP Instructions","page":911,"zoom":"XYZ 70 876 null"},{"title":"23.18.7.6 FPTAN Instruction","page":911,"zoom":"XYZ 70 768 null"},{"title":"23.18.7.7 Stack Overflow","page":911,"zoom":"XYZ 70 611 null"},{"title":"23.18.7.8 FSIN, FCOS, and FSINCOS Instructions","page":911,"zoom":"XYZ 70 485 null"},{"title":"23.18.7.9 FPATAN Instruction","page":911,"zoom":"XYZ 70 345 null"},{"title":"23.18.7.10 F2XM1 Instruction","page":911,"zoom":"XYZ 70 236 null"},{"title":"23.18.7.11 FLD Instruction","page":912,"zoom":"XYZ 68 1109 null"},{"title":"23.18.7.12 FXTRACT Instruction","page":912,"zoom":"XYZ 68 834 null"},{"title":"23.18.7.13 Load Constant Instructions","page":912,"zoom":"XYZ 68 676 null"},{"title":"23.18.7.14 FXAM Instruction","page":912,"zoom":"XYZ 68 484 null"},{"title":"23.18.7.15 FSAVE and FSTENV Instructions","page":912,"zoom":"XYZ 68 360 null"}]},{"title":"23.18.8 Transcendental Instructions","page":912,"zoom":"XYZ 68 262 null"},{"title":"23.18.9 Obsolete Instructions and Undefined Opcodes","page":913,"zoom":"XYZ 70 980 null"},{"title":"23.18.10 WAIT/FWAIT Prefix Differences","page":913,"zoom":"XYZ 70 458 null"},{"title":"23.18.11 Operands Split Across Segments and/or Pages","page":913,"zoom":"XYZ 70 291 null"},{"title":"23.18.12 FPU Instruction Synchronization","page":913,"zoom":"XYZ 70 175 null"}]},{"title":"23.19 Serializing Instructions","page":914,"zoom":"XYZ 68 1000 null"},{"title":"23.20 FPU and Math Coprocessor Initialization","page":914,"zoom":"XYZ 68 748 null","children":[{"title":"23.20.1 Intel® 387 and Intel® 287 Math Coprocessor Initialization","page":914,"zoom":"XYZ 68 609 null"},{"title":"23.20.2 Intel486 SX Processor and Intel 487 SX Math Coprocessor Initialization","page":914,"zoom":"XYZ 68 418 null"}]},{"title":"23.21 Control Registers","page":915,"zoom":"XYZ 70 203 null"},{"title":"23.22 Memory Management Facilities","page":917,"zoom":"XYZ 70 1110 null","children":[{"title":"23.22.1 New Memory Management Control Flags","page":917,"zoom":"XYZ 70 1005 null","children":[{"title":"23.22.1.1 Physical Memory Addressing Extension","page":917,"zoom":"XYZ 70 895 null"},{"title":"23.22.1.2 Global Pages","page":917,"zoom":"XYZ 70 771 null"},{"title":"23.22.1.3 Larger Page Sizes","page":917,"zoom":"XYZ 70 571 null"}]},{"title":"23.22.2 CD and NW Cache Control Flags","page":917,"zoom":"XYZ 70 424 null"},{"title":"23.22.3 Descriptor Types and Contents","page":917,"zoom":"XYZ 70 291 null"},{"title":"23.22.4 Changes in Segment Descriptor Loads","page":918,"zoom":"XYZ 68 1109 null"}]},{"title":"23.23 Debug Facilities","page":918,"zoom":"XYZ 68 988 null","children":[{"title":"23.23.1 Differences in Debug Register DR6","page":918,"zoom":"XYZ 68 883 null"},{"title":"23.23.2 Differences in Debug Register DR7","page":918,"zoom":"XYZ 68 766 null"},{"title":"23.23.3 Debug Registers DR4 and DR5","page":918,"zoom":"XYZ 68 495 null"}]},{"title":"23.24 Recognition of Breakpoints","page":918,"zoom":"XYZ 68 340 null"},{"title":"23.25 Exceptions and/or Exception Conditions","page":919,"zoom":"XYZ 70 1110 null","children":[{"title":"23.25.1 Machine-Check Architecture","page":920,"zoom":"XYZ 68 1109 null"},{"title":"23.25.2 Priority of Exceptions","page":920,"zoom":"XYZ 68 993 null"},{"title":"23.25.3 Exception Conditions of Legacy SIMD Instructions Operating on MMX Registers","page":920,"zoom":"XYZ 68 747 null"}]},{"title":"23.26 Interrupts","page":925,"zoom":"XYZ 70 737 null","children":[{"title":"23.26.1 Interrupt Propagation Delay","page":925,"zoom":"XYZ 70 632 null"},{"title":"23.26.2 NMI Interrupts","page":925,"zoom":"XYZ 70 499 null"},{"title":"23.26.3 IDT Limit","page":925,"zoom":"XYZ 70 400 null"}]},{"title":"23.27 Advanced Programmable Interrupt Controller (APIC)","page":925,"zoom":"XYZ 70 262 null","children":[{"title":"23.27.1 Software Visible Differences Between the Local APIC and the 82489DX","page":926,"zoom":"XYZ 68 1109 null"},{"title":"23.27.2 New Features Incorporated in the Local APIC for the P6 Family and Pentium Processors","page":926,"zoom":"XYZ 68 698 null"},{"title":"23.27.3 New Features Incorporated in the Local APIC of the Pentium 4 and Intel Xeon Processors","page":926,"zoom":"XYZ 68 421 null"}]},{"title":"23.28 Task Switching and TSs","page":926,"zoom":"XYZ 68 204 null","children":[{"title":"23.28.1 P6 Family and Pentium Processor TSS","page":927,"zoom":"XYZ 70 1109 null"},{"title":"23.28.2 TSS Selector Writes","page":927,"zoom":"XYZ 70 993 null"},{"title":"23.28.3 Order of Reads/Writes to the TSS","page":927,"zoom":"XYZ 70 860 null"},{"title":"23.28.4 Using A 16-Bit TSS with 32-Bit Constructs","page":927,"zoom":"XYZ 70 744 null"},{"title":"23.28.5 Differences in I/O Map Base Addresses","page":927,"zoom":"XYZ 70 577 null"}]},{"title":"23.29 Cache Management","page":928,"zoom":"XYZ 68 676 null","children":[{"title":"23.29.1 Self-Modifying Code with Cache Enabled","page":928,"zoom":"XYZ 68 264 null"},{"title":"23.29.2 Disabling the L3 Cache","page":929,"zoom":"XYZ 70 818 null"}]},{"title":"23.30 Paging","page":929,"zoom":"XYZ 70 647 null","children":[{"title":"23.30.1 Large Pages","page":929,"zoom":"XYZ 70 542 null"},{"title":"23.30.2 PCD and PWT Flags","page":929,"zoom":"XYZ 70 300 null"},{"title":"23.30.3 Enabling and Disabling Paging","page":930,"zoom":"XYZ 68 1109 null"}]},{"title":"23.31 Stack Operations and Supervisor Software","page":930,"zoom":"XYZ 68 857 null","children":[{"title":"23.31.1 Selector Pushes and Pops","page":930,"zoom":"XYZ 68 768 null"},{"title":"23.31.2 Error Code Pushes","page":930,"zoom":"XYZ 68 300 null"},{"title":"23.31.3 Fault Handling Effects on the Stack","page":931,"zoom":"XYZ 70 1109 null"},{"title":"23.31.4 Interlevel RET/IRET From a 16-Bit Interrupt or Call Gate","page":931,"zoom":"XYZ 70 875 null"}]},{"title":"23.32 Mixing 16- and 32-Bit Segments","page":931,"zoom":"XYZ 70 737 null"},{"title":"23.33 Segment and Address Wraparound","page":931,"zoom":"XYZ 70 189 null","children":[{"title":"23.33.1 Segment Wraparound","page":932,"zoom":"XYZ 68 1109 null"}]},{"title":"23.34 Store Buffers and Memory Ordering","page":932,"zoom":"XYZ 68 551 null"},{"title":"23.35 Bus Locking","page":933,"zoom":"XYZ 70 742 null"},{"title":"23.36 Bus Hold","page":933,"zoom":"XYZ 70 407 null"},{"title":"23.37 Model-Specific Extensions to the IA-32","page":933,"zoom":"XYZ 70 264 null","children":[{"title":"23.37.1 Model-Specific Registers","page":934,"zoom":"XYZ 68 1109 null"},{"title":"23.37.2 RDMSR and WRMSR Instructions","page":934,"zoom":"XYZ 68 850 null"},{"title":"23.37.3 Memory Type Range Registers","page":934,"zoom":"XYZ 68 718 null"},{"title":"23.37.4 Machine-Check Exception and Architecture","page":934,"zoom":"XYZ 68 360 null"},{"title":"23.37.5 Performance-Monitoring Counters","page":935,"zoom":"XYZ 70 980 null"}]},{"title":"23.38 Two Ways to Run Intel 286 Processor Tasks","page":935,"zoom":"XYZ 70 701 null"},{"title":"23.39 Initial State of Pentium, Pentium Pro and Pentium 4 Processors","page":935,"zoom":"XYZ 70 403 null"}]},{"title":"Chapter 24 Introduction to Virtual Machine Extensions","page":939,"zoom":"XYZ 68 1110 null","children":[{"title":"24.1 Overview","page":939,"zoom":"XYZ 68 1009 null"},{"title":"24.2 Virtual Machine Architecture","page":939,"zoom":"XYZ 68 841 null"},{"title":"24.3 Introduction to VMX Operation","page":939,"zoom":"XYZ 68 568 null"},{"title":"24.4 Life Cycle of VMM Software","page":940,"zoom":"XYZ 68 1110 null"},{"title":"24.5 Virtual-Machine Control Structure","page":940,"zoom":"XYZ 68 560 null"},{"title":"24.6 Discovering Support for VMX","page":940,"zoom":"XYZ 68 334 null"},{"title":"24.7 Enabling and Entering VMX Operation","page":941,"zoom":"XYZ 70 1110 null"},{"title":"24.8 Restrictions on VMX Operation","page":941,"zoom":"XYZ 70 464 null"}]},{"title":"Chapter 25 Virtual Machine Control Structures","page":943,"zoom":"XYZ 68 1110 null","children":[{"title":"25.1 Overview","page":943,"zoom":"XYZ 68 1009 null"},{"title":"25.2 Format of the VMCS Region","page":944,"zoom":"XYZ 68 473 null"},{"title":"25.3 Organization of VMCS Data","page":945,"zoom":"XYZ 70 650 null"},{"title":"25.4 Guest-State Area","page":946,"zoom":"XYZ 68 1110 null","children":[{"title":"25.4.1 Guest Register State","page":946,"zoom":"XYZ 68 1005 null"},{"title":"25.4.2 Guest Non-Register State","page":948,"zoom":"XYZ 68 959 null"}]},{"title":"25.5 Host-State Area","page":950,"zoom":"XYZ 68 210 null"},{"title":"25.6 VM-Execution Control Fields","page":951,"zoom":"XYZ 70 481 null","children":[{"title":"25.6.1 Pin-Based VM-Execution Controls","page":951,"zoom":"XYZ 70 375 null"},{"title":"25.6.2 Processor-Based VM-Execution Controls","page":952,"zoom":"XYZ 68 571 null"},{"title":"25.6.3 Exception Bitmap","page":956,"zoom":"XYZ 68 1109 null"},{"title":"25.6.4 I/O-Bitmap Addresses","page":956,"zoom":"XYZ 68 935 null"},{"title":"25.6.5 Time-Stamp Counter Offset and Multiplier","page":956,"zoom":"XYZ 68 760 null"},{"title":"25.6.6 Guest/Host Masks and Read Shadows for CR0 and CR4","page":956,"zoom":"XYZ 68 511 null"},{"title":"25.6.7 CR3-Target Controls","page":956,"zoom":"XYZ 68 242 null"},{"title":"25.6.8 Controls for APIC Virtualization","page":957,"zoom":"XYZ 70 939 null"},{"title":"25.6.9 MSR-Bitmap Address","page":958,"zoom":"XYZ 68 750 null"},{"title":"25.6.10 Executive-VMCS Pointer","page":958,"zoom":"XYZ 68 339 null"},{"title":"25.6.11 Extended-Page-Table Pointer (EPTP)","page":959,"zoom":"XYZ 70 1109 null"},{"title":"25.6.12 Virtual-Processor Identifier (VPID)","page":959,"zoom":"XYZ 70 420 null"},{"title":"25.6.13 Controls for PAUSE-Loop Exiting","page":959,"zoom":"XYZ 70 320 null"},{"title":"25.6.14 VM-Function Controls","page":960,"zoom":"XYZ 68 1109 null"},{"title":"25.6.15 VMCS Shadowing Bitmap Addresses","page":960,"zoom":"XYZ 68 710 null"},{"title":"25.6.16 ENCLS-Exiting Bitmap","page":960,"zoom":"XYZ 68 536 null"},{"title":"25.6.17 ENCLV-Exiting Bitmap","page":960,"zoom":"XYZ 68 420 null"},{"title":"25.6.18 PCONFIG-Exiting Bitmap","page":960,"zoom":"XYZ 68 304 null"},{"title":"25.6.19 Control Field for Page-Modification Logging","page":961,"zoom":"XYZ 70 1109 null"},{"title":"25.6.20 Controls for Virtualization Exceptions","page":961,"zoom":"XYZ 70 951 null"},{"title":"25.6.21 XSS-Exiting Bitmap","page":961,"zoom":"XYZ 70 722 null"},{"title":"25.6.22 Sub-Page-Permission-Table Pointer (SPPTP)","page":961,"zoom":"XYZ 70 606 null"},{"title":"25.6.23 Fields Related to Hypervisor-Managed Linear-Address Translation","page":962,"zoom":"XYZ 68 1109 null"},{"title":"25.6.24 Fields Related to PASID Translation","page":962,"zoom":"XYZ 68 533 null"},{"title":"25.6.25 Instruction-Timeout Control","page":962,"zoom":"XYZ 68 359 null"},{"title":"25.6.26 Fields Controlling Virtualization of the IA32_SPEC_CTRL MSR","page":963,"zoom":"XYZ 70 1109 null"}]},{"title":"25.7 VM-Exit Control Fields","page":963,"zoom":"XYZ 70 907 null","children":[{"title":"25.7.1 VM-Exit Controls","page":963,"zoom":"XYZ 70 808 null"},{"title":"25.7.2 VM-Exit Controls for MSRs","page":964,"zoom":"XYZ 68 267 null"}]},{"title":"25.8 VM-Entry Control Fields","page":965,"zoom":"XYZ 70 678 null","children":[{"title":"25.8.1 VM-Entry Controls","page":965,"zoom":"XYZ 70 572 null"},{"title":"25.8.2 VM-Entry Controls for MSRs","page":966,"zoom":"XYZ 68 459 null"},{"title":"25.8.3 VM-Entry Controls for Event Injection","page":966,"zoom":"XYZ 68 206 null"}]},{"title":"25.9 VM-Exit Information Fields","page":967,"zoom":"XYZ 70 232 null","children":[{"title":"25.9.1 Basic VM-Exit Information","page":968,"zoom":"XYZ 68 1038 null"},{"title":"25.9.2 Information for VM Exits Due to Vectored Events","page":969,"zoom":"XYZ 70 993 null"},{"title":"25.9.3 Information for VM Exits That Occur During Event Delivery","page":969,"zoom":"XYZ 70 395 null"},{"title":"25.9.4 Information for VM Exits Due to Instruction Execution","page":970,"zoom":"XYZ 68 719 null"},{"title":"25.9.5 VM-Instruction Error Field","page":970,"zoom":"XYZ 68 340 null"}]},{"title":"25.10 VMCS Types: Ordinary and Shadow","page":971,"zoom":"XYZ 70 1110 null"},{"title":"25.11 Software Use of the VMCS and Related Structures","page":971,"zoom":"XYZ 70 656 null","children":[{"title":"25.11.1 Software Use of Virtual-Machine Control Structures","page":971,"zoom":"XYZ 70 551 null"},{"title":"25.11.2 VMREAD, VMWRITE, and Encodings of VMCS Fields","page":972,"zoom":"XYZ 68 762 null"},{"title":"25.11.3 Initializing a VMCS","page":974,"zoom":"XYZ 68 1038 null"},{"title":"25.11.4 Software Access to Related Structures","page":974,"zoom":"XYZ 68 496 null"},{"title":"25.11.5 VMXON Region","page":974,"zoom":"XYZ 68 255 null"}]}]},{"title":"Chapter 26 VMX Non-Root Operation","page":977,"zoom":"XYZ 68 1110 null","children":[{"title":"26.1 Instructions That Cause VM Exits","page":977,"zoom":"XYZ 68 605 null","children":[{"title":"26.1.1 Relative Priority of Faults and VM Exits","page":977,"zoom":"XYZ 68 407 null"},{"title":"26.1.2 Instructions That Cause VM Exits Unconditionally","page":978,"zoom":"XYZ 68 909 null"},{"title":"26.1.3 Instructions That Cause VM Exits Conditionally","page":978,"zoom":"XYZ 68 792 null"}]},{"title":"26.2 Other Causes of VM Exits","page":981,"zoom":"XYZ 70 359 null"},{"title":"26.3 Changes to Instruction Behavior in VMX Non-Root Operation","page":983,"zoom":"XYZ 70 653 null"},{"title":"26.4 Other Changes in VMX Non-Root Operation","page":989,"zoom":"XYZ 70 968 null","children":[{"title":"26.4.1 Event Blocking","page":989,"zoom":"XYZ 70 863 null"},{"title":"26.4.2 Treatment of Task Switches","page":989,"zoom":"XYZ 70 644 null"},{"title":"26.4.3 Shadow-Stack Updates","page":990,"zoom":"XYZ 68 821 null"}]},{"title":"26.5 Features Specific to VMX Non-Root Operation","page":990,"zoom":"XYZ 68 459 null","children":[{"title":"26.5.1 VMX-Preemption Timer","page":990,"zoom":"XYZ 68 320 null"},{"title":"26.5.2 Monitor Trap Flag","page":991,"zoom":"XYZ 70 834 null"},{"title":"26.5.3 Translation of Guest-Physical Addresses Using EPT","page":992,"zoom":"XYZ 68 901 null"},{"title":"26.5.4 Translation of Guest-Physical Addresses Used by Intel Processor Trace","page":992,"zoom":"XYZ 68 744 null","children":[{"title":"26.5.4.1 Guest-Physical Address Translation for Intel PT: Details","page":992,"zoom":"XYZ 68 443 null"},{"title":"26.5.4.2 Trace-Address Pre-Translation (TAPT)","page":993,"zoom":"XYZ 70 1109 null"}]},{"title":"26.5.5 APIC Virtualization","page":993,"zoom":"XYZ 70 513 null"},{"title":"26.5.6 VM Functions","page":993,"zoom":"XYZ 70 355 null","children":[{"title":"26.5.6.1 Enabling VM Functions","page":993,"zoom":"XYZ 70 187 null"},{"title":"26.5.6.2 General Operation of the VMFUNC Instruction","page":994,"zoom":"XYZ 68 1011 null"},{"title":"26.5.6.3 EPTP Switching","page":994,"zoom":"XYZ 68 721 null"}]},{"title":"26.5.7 Virtualization Exceptions","page":995,"zoom":"XYZ 70 394 null","children":[{"title":"26.5.7.1 Convertible EPT Violations","page":996,"zoom":"XYZ 68 1003 null"},{"title":"26.5.7.2 Virtualization-Exception Information","page":996,"zoom":"XYZ 68 305 null"},{"title":"26.5.7.3 Delivery of Virtualization Exceptions","page":997,"zoom":"XYZ 70 766 null"}]},{"title":"26.5.8 PASID Translation","page":997,"zoom":"XYZ 70 328 null"}]},{"title":"26.6 Unrestricted Guests","page":998,"zoom":"XYZ 68 565 null"}]},{"title":"Chapter 27 VM Entries","page":1001,"zoom":"XYZ 68 1110 null","children":[{"title":"27.1 Basic VM-Entry Checks","page":1002,"zoom":"XYZ 68 1110 null"},{"title":"27.2 Checks on VMX Controls and Host-State Area","page":1002,"zoom":"XYZ 68 715 null","children":[{"title":"27.2.1 Checks on VMX Controls","page":1002,"zoom":"XYZ 68 351 null","children":[{"title":"27.2.1.1 VM-Execution Control Fields","page":1002,"zoom":"XYZ 68 275 null"},{"title":"27.2.1.2 VM-Exit Control Fields","page":1005,"zoom":"XYZ 70 531 null"},{"title":"27.2.1.3 VM-Entry Control Fields","page":1006,"zoom":"XYZ 68 809 null"}]},{"title":"27.2.2 Checks on Host Control Registers, MSRs, and SSP","page":1007,"zoom":"XYZ 70 919 null"},{"title":"27.2.3 Checks on Host Segment and Descriptor-Table Registers","page":1007,"zoom":"XYZ 70 433 null"},{"title":"27.2.4 Checks Related to Address-Space Size","page":1008,"zoom":"XYZ 68 1109 null"}]},{"title":"27.3 Checking and Loading Guest State","page":1008,"zoom":"XYZ 68 562 null","children":[{"title":"27.3.1 Checks on the Guest State Area","page":1008,"zoom":"XYZ 68 348 null","children":[{"title":"27.3.1.1 Checks on Guest Control Registers, Debug Registers, and MSRs","page":1008,"zoom":"XYZ 68 180 null"},{"title":"27.3.1.2 Checks on Guest Segment Registers","page":1010,"zoom":"XYZ 68 814 null"},{"title":"27.3.1.3 Checks on Guest Descriptor-Table Registers","page":1012,"zoom":"XYZ 68 563 null"},{"title":"27.3.1.4 Checks on Guest RIP, RFLAGS, and SSP","page":1012,"zoom":"XYZ 68 450 null"},{"title":"27.3.1.5 Checks on Guest Non-Register State","page":1013,"zoom":"XYZ 70 898 null"},{"title":"27.3.1.6 Checks on Guest Page-Directory-Pointer-Table Entries","page":1015,"zoom":"XYZ 70 1003 null"}]},{"title":"27.3.2 Loading Guest State","page":1015,"zoom":"XYZ 70 635 null","children":[{"title":"27.3.2.1 Loading Guest Control Registers, Debug Registers, and MSRs","page":1015,"zoom":"XYZ 70 351 null"},{"title":"27.3.2.2 Loading Guest Segment Registers and Descriptor-Table Registers","page":1017,"zoom":"XYZ 70 1061 null"},{"title":"27.3.2.3 Loading Guest RIP, RSP, RFLAGS, and SSP","page":1017,"zoom":"XYZ 70 261 null"},{"title":"27.3.2.4 Loading Page-Directory-Pointer-Table Entries","page":1018,"zoom":"XYZ 68 1028 null"},{"title":"27.3.2.5 Updating Non-Register State","page":1018,"zoom":"XYZ 68 825 null"}]},{"title":"27.3.3 Clearing Address-Range Monitoring","page":1018,"zoom":"XYZ 68 514 null"}]},{"title":"27.4 Loading MSRs","page":1018,"zoom":"XYZ 68 394 null"},{"title":"27.5 Trace-Address Pre-Translation (TAPT)","page":1019,"zoom":"XYZ 70 855 null"},{"title":"27.6 Event Injection","page":1019,"zoom":"XYZ 70 554 null","children":[{"title":"27.6.1 Vectored-Event Injection","page":1019,"zoom":"XYZ 70 336 null","children":[{"title":"27.6.1.1 Details of Vectored-Event Injection","page":1020,"zoom":"XYZ 68 708 null"},{"title":"27.6.1.2 VM Exits During Event Injection","page":1021,"zoom":"XYZ 70 261 null"},{"title":"27.6.1.3 Event Injection for VM Entries to Real-Address Mode","page":1022,"zoom":"XYZ 68 792 null"}]},{"title":"27.6.2 Injection of Pending MTF VM Exits","page":1022,"zoom":"XYZ 68 545 null"}]},{"title":"27.7 Special Features of VM Entry","page":1022,"zoom":"XYZ 68 407 null","children":[{"title":"27.7.1 Interruptibility State","page":1023,"zoom":"XYZ 70 1109 null"},{"title":"27.7.2 Activity State","page":1023,"zoom":"XYZ 70 430 null"},{"title":"27.7.3 Delivery of Pending Debug Exceptions after VM Entry","page":1024,"zoom":"XYZ 68 823 null"},{"title":"27.7.4 VMX-Preemption Timer","page":1025,"zoom":"XYZ 70 1038 null"},{"title":"27.7.5 Interrupt-Window Exiting and Virtual-Interrupt Delivery","page":1025,"zoom":"XYZ 70 789 null"},{"title":"27.7.6 NMI-Window Exiting","page":1025,"zoom":"XYZ 70 530 null"},{"title":"27.7.7 VM Exits Induced by the TPR Threshold","page":1025,"zoom":"XYZ 70 270 null"},{"title":"27.7.8 Pending MTF VM Exits","page":1026,"zoom":"XYZ 68 817 null"},{"title":"27.7.9 VM Entries and Advanced Debugging Features","page":1026,"zoom":"XYZ 68 638 null"},{"title":"27.7.10 User-Interrupt Recognition After VM Entry","page":1026,"zoom":"XYZ 68 539 null"}]},{"title":"27.8 VM-Entry Failures During or After Loading Guest State","page":1026,"zoom":"XYZ 68 435 null"},{"title":"27.9 Machine-Check Events During VM Entry","page":1028,"zoom":"XYZ 68 942 null"}]},{"title":"Chapter 28 VM Exits","page":1029,"zoom":"XYZ 68 1110 null","children":[{"title":"28.1 Architectural State Before a VM Exit","page":1029,"zoom":"XYZ 68 530 null"},{"title":"28.2 Recording VM-Exit Information and Updating VM-Entry Control Fields","page":1032,"zoom":"XYZ 68 1110 null","children":[{"title":"28.2.1 Basic VM-Exit Information","page":1032,"zoom":"XYZ 68 921 null"},{"title":"28.2.2 Information for VM Exits Due to Vectored Events","page":1040,"zoom":"XYZ 68 843 null"},{"title":"28.2.3 Information About NMI Unblocking Due to IRET","page":1041,"zoom":"XYZ 70 866 null"},{"title":"28.2.4 Information for VM Exits During Event Delivery","page":1041,"zoom":"XYZ 70 406 null"},{"title":"28.2.5 Information for VM Exits Due to Instruction Execution","page":1043,"zoom":"XYZ 70 1109 null"}]},{"title":"28.3 Saving Guest State","page":1051,"zoom":"XYZ 70 1110 null","children":[{"title":"28.3.1 Saving Control Registers, Debug Registers, and MSRs","page":1051,"zoom":"XYZ 70 889 null"},{"title":"28.3.2 Saving Segment Registers and Descriptor-Table Registers","page":1051,"zoom":"XYZ 70 229 null"},{"title":"28.3.3 Saving RIP, RSP, RFLAGS, and SSP","page":1052,"zoom":"XYZ 68 722 null"},{"title":"28.3.4 Saving Non-Register State","page":1053,"zoom":"XYZ 70 348 null"}]},{"title":"28.4 Saving MSRs","page":1055,"zoom":"XYZ 70 334 null"},{"title":"28.5 Loading Host State","page":1056,"zoom":"XYZ 68 834 null","children":[{"title":"28.5.1 Loading Host Control Registers, Debug Registers, MSRs","page":1056,"zoom":"XYZ 68 423 null"},{"title":"28.5.2 Loading Host Segment and Descriptor-Table Registers","page":1058,"zoom":"XYZ 68 1109 null"},{"title":"28.5.3 Loading Host RIP, RSP, RFLAGS, and SSP","page":1059,"zoom":"XYZ 70 873 null"},{"title":"28.5.4 Checking and Loading Host Page-Directory-Pointer-Table Entries","page":1059,"zoom":"XYZ 70 750 null"},{"title":"28.5.5 Updating Non-Register State","page":1059,"zoom":"XYZ 70 400 null"},{"title":"28.5.6 Clearing Address-Range Monitoring","page":1060,"zoom":"XYZ 68 942 null"}]},{"title":"28.6 Loading MSRs","page":1060,"zoom":"XYZ 68 821 null"},{"title":"28.7 VMX Aborts","page":1060,"zoom":"XYZ 68 349 null"},{"title":"28.8 Machine-Check Events During VM Exit","page":1061,"zoom":"XYZ 70 557 null"},{"title":"28.9 User-Interrupt Recognition After VM Exit","page":1062,"zoom":"XYZ 68 904 null"}]},{"title":"Chapter 29 VMX Support for Address Translation","page":1063,"zoom":"XYZ 68 1110 null","children":[{"title":"29.1 Virtual Processor Identifiers (VPIDs)","page":1063,"zoom":"XYZ 68 867 null"},{"title":"29.2 Hypervisor-Managed Linear-Address Translation (HLAT)","page":1063,"zoom":"XYZ 68 414 null"},{"title":"29.3 The Extended Page Table Mechanism (EPT)","page":1063,"zoom":"XYZ 68 229 null","children":[{"title":"29.3.1 EPT Overview","page":1064,"zoom":"XYZ 68 986 null"},{"title":"29.3.2 EPT Translation Mechanism","page":1065,"zoom":"XYZ 70 867 null"},{"title":"29.3.3 EPT-Induced VM Exits","page":1071,"zoom":"XYZ 70 850 null","children":[{"title":"29.3.3.1 EPT Misconfigurations","page":1071,"zoom":"XYZ 70 574 null"},{"title":"29.3.3.2 EPT Violations","page":1073,"zoom":"XYZ 70 861 null"},{"title":"29.3.3.3 Prioritization of EPT Misconfigurations and EPT Violations","page":1076,"zoom":"XYZ 68 892 null"}]},{"title":"29.3.4 Sub-Page Write Permissions","page":1077,"zoom":"XYZ 70 525 null","children":[{"title":"29.3.4.1 Write Accesses That Are Eligible for Sub-Page Write Permissions","page":1077,"zoom":"XYZ 70 258 null"},{"title":"29.3.4.2 Determining an Access’s Sub-Page Write Permission","page":1078,"zoom":"XYZ 68 568 null"}]},{"title":"29.3.5 Accessed and Dirty Flags for EPT","page":1079,"zoom":"XYZ 70 751 null"},{"title":"29.3.6 Page-Modification Logging","page":1080,"zoom":"XYZ 68 1109 null"},{"title":"29.3.7 EPT and Memory Typing","page":1080,"zoom":"XYZ 68 644 null","children":[{"title":"29.3.7.1 Memory Type Used for Accessing EPT Paging Structures","page":1080,"zoom":"XYZ 68 501 null"},{"title":"29.3.7.2 Memory Type Used for Translated Guest-Physical Addresses","page":1080,"zoom":"XYZ 68 290 null"}]}]},{"title":"29.4 Caching Translation Information","page":1081,"zoom":"XYZ 70 808 null","children":[{"title":"29.4.1 Information That May Be Cached","page":1081,"zoom":"XYZ 70 536 null"},{"title":"29.4.2 Creating and Using Cached Translation Information","page":1082,"zoom":"XYZ 68 617 null"},{"title":"29.4.3 Invalidating Cached Translation Information","page":1083,"zoom":"XYZ 70 621 null","children":[{"title":"29.4.3.1 Operations that Invalidate Cached Mappings","page":1083,"zoom":"XYZ 70 495 null"},{"title":"29.4.3.2 Operations that Need Not Invalidate Cached Mappings","page":1084,"zoom":"XYZ 68 273 null"},{"title":"29.4.3.3 Guidelines for Use of the INVVPID Instruction","page":1085,"zoom":"XYZ 70 964 null"},{"title":"29.4.3.4 Guidelines for Use of the INVEPT Instruction","page":1086,"zoom":"XYZ 68 954 null"}]}]}]},{"title":"Chapter 30 APIC Virtualization and Virtual Interrupts","page":1089,"zoom":"XYZ 68 1110 null","children":[{"title":"30.1 Virtual APIC State","page":1089,"zoom":"XYZ 68 381 null","children":[{"title":"30.1.1 Virtualized APIC Registers","page":1090,"zoom":"XYZ 68 1109 null"},{"title":"30.1.2 TPR Virtualization","page":1090,"zoom":"XYZ 68 640 null"},{"title":"30.1.3 PPR Virtualization","page":1090,"zoom":"XYZ 68 256 null"},{"title":"30.1.4 EOI Virtualization","page":1091,"zoom":"XYZ 70 936 null"},{"title":"30.1.5 Self-IPI Virtualization","page":1091,"zoom":"XYZ 70 499 null"},{"title":"30.1.6 IPI Virtualization","page":1091,"zoom":"XYZ 70 250 null"}]},{"title":"30.2 Evaluation and Delivery of Virtual Interrupts","page":1092,"zoom":"XYZ 68 409 null","children":[{"title":"30.2.1 Evaluation of Pending Virtual Interrupts","page":1092,"zoom":"XYZ 68 229 null"},{"title":"30.2.2 Virtual-Interrupt Delivery","page":1093,"zoom":"XYZ 70 802 null"},{"title":"30.2.3 Virtualizing User-Interrupt Notifications","page":1094,"zoom":"XYZ 68 1055 null"}]},{"title":"30.3 Virtualizing CR8-Based TPR Accesses","page":1094,"zoom":"XYZ 68 585 null"},{"title":"30.4 Virtualizing Memory-Mapped APIC Accesses","page":1094,"zoom":"XYZ 68 245 null","children":[{"title":"30.4.1 Priority of APIC-Access VM Exits","page":1095,"zoom":"XYZ 70 410 null"},{"title":"30.4.2 Virtualizing Reads from the APIC-Access Page","page":1096,"zoom":"XYZ 68 834 null"},{"title":"30.4.3 Virtualizing Writes to the APIC-Access Page","page":1097,"zoom":"XYZ 70 942 null","children":[{"title":"30.4.3.1 Determining Whether a Write Access is Virtualized","page":1097,"zoom":"XYZ 70 733 null"},{"title":"30.4.3.2 APIC-Write Emulation","page":1098,"zoom":"XYZ 68 931 null"},{"title":"30.4.3.3 APIC-Write VM Exits","page":1099,"zoom":"XYZ 70 905 null"}]},{"title":"30.4.4 Instruction-Specific Considerations","page":1099,"zoom":"XYZ 70 600 null"},{"title":"30.4.5 Issues Pertaining to Page Size and TLB Management","page":1100,"zoom":"XYZ 68 1005 null"},{"title":"30.4.6 APIC Accesses Not Directly Resulting From Linear Addresses","page":1100,"zoom":"XYZ 68 440 null","children":[{"title":"30.4.6.1 Guest-Physical Accesses to the APIC-Access Page","page":1101,"zoom":"XYZ 70 1011 null"},{"title":"30.4.6.2 Physical Accesses to the APIC-Access Page","page":1101,"zoom":"XYZ 70 600 null"}]}]},{"title":"30.5 Virtualizing MSR-Based APIC Accesses","page":1102,"zoom":"XYZ 68 976 null"},{"title":"30.6 Posted-Interrupt Processing","page":1103,"zoom":"XYZ 70 715 null"},{"title":"30.7 Virtualizing SENDUIPI","page":1104,"zoom":"XYZ 68 369 null"}]},{"title":"Chapter 31 VMX Instruction Reference","page":1107,"zoom":"XYZ 68 1110 null","children":[{"title":"31.1 Overview","page":1107,"zoom":"XYZ 68 1009 null"},{"title":"31.2 Conventions","page":1108,"zoom":"XYZ 68 1110 null"},{"title":"31.3 VMX Instructions","page":1108,"zoom":"XYZ 68 374 null","children":[{"title":"INVEPT— Invalidate Translations Derived from EPT","page":1109,"zoom":"XYZ 70 1109 null"},{"title":"INVVPID— Invalidate Translations Based on VPID","page":1112,"zoom":"XYZ 68 1109 null"},{"title":"VMCALL—Call to VM Monitor","page":1115,"zoom":"XYZ 70 1109 null"},{"title":"VMCLEAR—Clear Virtual-Machine Control Structure","page":1117,"zoom":"XYZ 70 1109 null"},{"title":"VMFUNC—Invoke VM function","page":1119,"zoom":"XYZ 70 1109 null"},{"title":"VMLAUNCH/VMRESUME—Launch/Resume Virtual Machine","page":1120,"zoom":"XYZ 68 1109 null"},{"title":"VMPTRLD—Load Pointer to Virtual-Machine Control Structure","page":1123,"zoom":"XYZ 70 1109 null"},{"title":"VMPTRST—Store Pointer to Virtual-Machine Control Structure","page":1125,"zoom":"XYZ 70 1109 null"},{"title":"VMREAD—Read Field from Virtual-Machine Control Structure","page":1127,"zoom":"XYZ 70 1109 null"},{"title":"VMRESUME—Resume Virtual Machine","page":1129,"zoom":"XYZ 70 1109 null"},{"title":"VMWRITE—Write Field to Virtual-Machine Control Structure","page":1130,"zoom":"XYZ 68 1109 null"},{"title":"VMXOFF—Leave VMX Operation","page":1132,"zoom":"XYZ 68 1109 null"},{"title":"VMXON—Enter VMX Operation","page":1134,"zoom":"XYZ 68 1109 null"}]},{"title":"31.4 VM Instruction Error Numbers","page":1137,"zoom":"XYZ 70 1110 null"}]},{"title":"Chapter 32 System Management Mode","page":1139,"zoom":"XYZ 68 1110 null","children":[{"title":"32.1 System Management Mode Overview","page":1139,"zoom":"XYZ 68 867 null","children":[{"title":"32.1.1 System Management Mode and VMX Operation","page":1140,"zoom":"XYZ 68 1109 null"}]},{"title":"32.2 System Management Interrupt (SMI)","page":1140,"zoom":"XYZ 68 742 null"},{"title":"32.3 Switching Between SMM and the Other Processor Operating Modes","page":1140,"zoom":"XYZ 68 432 null","children":[{"title":"32.3.1 Entering SMM","page":1140,"zoom":"XYZ 68 267 null"},{"title":"32.3.2 Exiting From SMM","page":1141,"zoom":"XYZ 70 872 null"}]},{"title":"32.4 SMRAM","page":1142,"zoom":"XYZ 68 1110 null","children":[{"title":"32.4.1 SMRAM State Save Map","page":1142,"zoom":"XYZ 68 563 null","children":[{"title":"32.4.1.1 SMRAM State Save Map and Intel 64 Architecture","page":1144,"zoom":"XYZ 68 594 null"}]},{"title":"32.4.2 SMRAM Caching","page":1146,"zoom":"XYZ 68 481 null","children":[{"title":"32.4.2.1 System Management Range Registers (SMRR)","page":1147,"zoom":"XYZ 70 719 null"}]}]},{"title":"32.5 SMI Handler Execution Environment","page":1147,"zoom":"XYZ 70 612 null","children":[{"title":"32.5.1 Initial SMM Execution Environment","page":1147,"zoom":"XYZ 70 473 null"},{"title":"32.5.2 SMI Handler Operating Mode Switching","page":1148,"zoom":"XYZ 68 476 null"},{"title":"32.5.3 Control-flow Enforcement Technology Interactions","page":1149,"zoom":"XYZ 70 1109 null"}]},{"title":"32.6 Exceptions and Interrupts Within SMM","page":1149,"zoom":"XYZ 70 954 null"},{"title":"32.7 Managing Synchronous and Asynchronous System Management Interrupts","page":1150,"zoom":"XYZ 68 1110 null","children":[{"title":"32.7.1 I/O State Implementation","page":1150,"zoom":"XYZ 68 904 null"}]},{"title":"32.8 NMI Handling While in SMM","page":1151,"zoom":"XYZ 70 913 null"},{"title":"32.9 SMM Revision Identifier","page":1151,"zoom":"XYZ 70 620 null"},{"title":"32.10 Auto HALT Restart","page":1152,"zoom":"XYZ 68 1110 null","children":[{"title":"32.10.1 Executing the HLT Instruction in SMM","page":1152,"zoom":"XYZ 68 385 null"}]},{"title":"32.11 SMBASE Relocation","page":1152,"zoom":"XYZ 68 264 null"},{"title":"32.12 I/O Instruction Restart","page":1153,"zoom":"XYZ 70 766 null","children":[{"title":"32.12.1 Back-to-Back SMI Interrupts When I/O Instruction Restart Is Being Used","page":1154,"zoom":"XYZ 68 849 null"}]},{"title":"32.13 SMM Multiple-Processor Considerations","page":1154,"zoom":"XYZ 68 661 null"},{"title":"32.14 Default Treatment of SMIs and SMM with VMX Operation and SMX Operation","page":1154,"zoom":"XYZ 68 232 null","children":[{"title":"32.14.1 Default Treatment of SMI Delivery","page":1155,"zoom":"XYZ 70 1109 null"},{"title":"32.14.2 Default Treatment of RSM","page":1156,"zoom":"XYZ 68 1109 null"},{"title":"32.14.3 Protection of CR4.VMXE in SMM","page":1157,"zoom":"XYZ 70 999 null"},{"title":"32.14.4 VMXOFF and SMI Unblocking","page":1157,"zoom":"XYZ 70 883 null"}]},{"title":"32.15 Dual-Monitor Treatment of SMIs and SMM","page":1157,"zoom":"XYZ 70 704 null","children":[{"title":"32.15.1 Dual-Monitor Treatment Overview","page":1157,"zoom":"XYZ 70 524 null"},{"title":"32.15.2 SMM VM Exits","page":1158,"zoom":"XYZ 68 1109 null","children":[{"title":"32.15.2.1 Architectural State Before a VM Exit","page":1158,"zoom":"XYZ 68 858 null"},{"title":"32.15.2.2 Updating the Current-VMCS and Executive-VMCS Pointers","page":1158,"zoom":"XYZ 68 768 null"},{"title":"32.15.2.3 Recording VM-Exit Information","page":1158,"zoom":"XYZ 68 537 null"},{"title":"32.15.2.4 Saving Guest State","page":1159,"zoom":"XYZ 70 557 null"},{"title":"32.15.2.5 Updating State","page":1159,"zoom":"XYZ 70 409 null"}]},{"title":"32.15.3 Operation of the SMM-Transfer Monitor","page":1160,"zoom":"XYZ 68 1005 null"},{"title":"32.15.4 VM Entries that Return from SMM","page":1160,"zoom":"XYZ 68 831 null","children":[{"title":"32.15.4.1 Checks on the Executive-VMCS Pointer Field","page":1160,"zoom":"XYZ 68 638 null"},{"title":"32.15.4.2 Checks on VM-Execution Control Fields","page":1160,"zoom":"XYZ 68 325 null"},{"title":"32.15.4.3 Checks on VM-Entry Control Fields","page":1161,"zoom":"XYZ 70 930 null"},{"title":"32.15.4.4 Checks on the Guest State Area","page":1161,"zoom":"XYZ 70 713 null"},{"title":"32.15.4.5 Loading Guest State","page":1161,"zoom":"XYZ 70 433 null"},{"title":"32.15.4.6 VMX-Preemption Timer","page":1161,"zoom":"XYZ 70 285 null"},{"title":"32.15.4.7 Updating the Current-VMCS and SMM-Transfer VMCS Pointers","page":1162,"zoom":"XYZ 68 1109 null"},{"title":"32.15.4.8 VM Exits Induced by VM Entry","page":1162,"zoom":"XYZ 68 838 null"},{"title":"32.15.4.9 SMI Blocking","page":1162,"zoom":"XYZ 68 598 null"},{"title":"32.15.4.10 Failures of VM Entries That Return from SMM","page":1162,"zoom":"XYZ 68 354 null"}]},{"title":"32.15.5 Enabling the Dual-Monitor Treatment","page":1163,"zoom":"XYZ 70 1109 null"},{"title":"32.15.6 Activating the Dual-Monitor Treatment","page":1164,"zoom":"XYZ 68 794 null","children":[{"title":"32.15.6.1 Initial Checks","page":1164,"zoom":"XYZ 68 626 null"},{"title":"32.15.6.2 Updating the Current-VMCS and Executive-VMCS Pointers","page":1165,"zoom":"XYZ 70 748 null"},{"title":"32.15.6.3 Saving Guest State","page":1165,"zoom":"XYZ 70 658 null"},{"title":"32.15.6.4 Saving MSRs","page":1165,"zoom":"XYZ 70 389 null"},{"title":"32.15.6.5 Loading Host State","page":1165,"zoom":"XYZ 70 299 null"},{"title":"32.15.6.6 Loading MSRs","page":1167,"zoom":"XYZ 70 829 null"}]},{"title":"32.15.7 Deactivating the Dual-Monitor Treatment","page":1167,"zoom":"XYZ 70 731 null"}]},{"title":"32.16 SMI and Processor Extended State Management","page":1167,"zoom":"XYZ 70 398 null"},{"title":"32.17 Model-Specific System Management Enhancement","page":1168,"zoom":"XYZ 68 1110 null","children":[{"title":"32.17.1 SMM Handler Code Access Control","page":1168,"zoom":"XYZ 68 988 null"},{"title":"32.17.2 SMI Delivery Delay Reporting","page":1168,"zoom":"XYZ 68 739 null"},{"title":"32.17.3 Blocked SMI Reporting","page":1168,"zoom":"XYZ 68 473 null"}]}]},{"title":"Chapter 33 Intel® Processor Trace","page":1169,"zoom":"XYZ 70 1110 null","children":[{"title":"33.1 Overview","page":1169,"zoom":"XYZ 70 1009 null","children":[{"title":"33.1.1 Features and Capabilities","page":1169,"zoom":"XYZ 70 748 null","children":[{"title":"33.1.1.1 Packet Summary","page":1169,"zoom":"XYZ 70 403 null"}]}]},{"title":"33.2 Intel® Processor Trace Operational Model","page":1170,"zoom":"XYZ 68 398 null","children":[{"title":"33.2.1 Change of Flow Instruction (COFI) Tracing","page":1170,"zoom":"XYZ 68 294 null","children":[{"title":"33.2.1.1 Direct Transfer COFI","page":1171,"zoom":"XYZ 70 846 null"},{"title":"33.2.1.2 Indirect Transfer COFI","page":1171,"zoom":"XYZ 70 504 null"},{"title":"33.2.1.3 Far Transfer COFI","page":1172,"zoom":"XYZ 68 895 null"}]},{"title":"33.2.2 Software Trace Instrumentation with PTWRITE","page":1172,"zoom":"XYZ 68 727 null"},{"title":"33.2.3 Power Event Tracing","page":1172,"zoom":"XYZ 68 470 null"},{"title":"33.2.4 Event Tracing","page":1173,"zoom":"XYZ 70 1109 null"},{"title":"33.2.5 Trace Filtering","page":1173,"zoom":"XYZ 70 722 null","children":[{"title":"33.2.5.1 Filtering by Current Privilege Level (CPL)","page":1173,"zoom":"XYZ 70 647 null"},{"title":"33.2.5.2 Filtering by CR3","page":1173,"zoom":"XYZ 70 423 null"},{"title":"33.2.5.3 Filtering by IP","page":1174,"zoom":"XYZ 68 988 null"}]},{"title":"33.2.6 Packet Generation Enable Controls","page":1175,"zoom":"XYZ 70 569 null","children":[{"title":"33.2.6.1 Packet Enable (PacketEn)","page":1175,"zoom":"XYZ 70 444 null"},{"title":"33.2.6.2 Trigger Enable (TriggerEn)","page":1176,"zoom":"XYZ 68 1109 null"},{"title":"33.2.6.3 Context Enable (ContextEn)","page":1176,"zoom":"XYZ 68 910 null"},{"title":"33.2.6.4 Branch Enable (BranchEn)","page":1176,"zoom":"XYZ 68 531 null"},{"title":"33.2.6.5 Filter Enable (FilterEn)","page":1176,"zoom":"XYZ 68 407 null"}]},{"title":"33.2.7 Trace Output","page":1177,"zoom":"XYZ 70 1005 null","children":[{"title":"33.2.7.1 Single Range Output","page":1177,"zoom":"XYZ 70 591 null"},{"title":"33.2.7.2 Table of Physical Addresses (ToPA)","page":1178,"zoom":"XYZ 68 809 null","children":[{"title":"Single Output Region ToPA Implementation","page":1180,"zoom":"XYZ 68 915 null"},{"title":"ToPA Table Entry Format","page":1180,"zoom":"XYZ 68 708 null"},{"title":"ToPA STOP","page":1181,"zoom":"XYZ 70 718 null"},{"title":"ToPA PMI","page":1181,"zoom":"XYZ 70 455 null"},{"title":"PMI Preservation","page":1182,"zoom":"XYZ 68 791 null"},{"title":"ToPA PMI and Single Output Region ToPA Implementation","page":1182,"zoom":"XYZ 68 435 null"},{"title":"ToPA PMI and XSAVES/XRSTORS State Handling","page":1183,"zoom":"XYZ 70 1107 null"},{"title":"ToPA Errors","page":1183,"zoom":"XYZ 70 401 null"}]},{"title":"33.2.7.3 Trace Transport Subsystem","page":1184,"zoom":"XYZ 68 711 null"},{"title":"33.2.7.4 Restricted Memory Access","page":1184,"zoom":"XYZ 68 589 null","children":[{"title":"Modifications to Restricted Memory Regions","page":1184,"zoom":"XYZ 68 224 null"}]}]},{"title":"33.2.8 Enabling and Configuration MSRs","page":1185,"zoom":"XYZ 70 1109 null","children":[{"title":"33.2.8.1 General Considerations","page":1185,"zoom":"XYZ 70 1057 null"},{"title":"33.2.8.2 IA32_RTIT_CTL MSR","page":1185,"zoom":"XYZ 70 630 null"},{"title":"33.2.8.3 Enabling and Disabling Packet Generation with TraceEn","page":1188,"zoom":"XYZ 68 331 null","children":[{"title":"Disabling Packet Generation","page":1189,"zoom":"XYZ 70 1055 null"},{"title":"Other Writes to IA32_RTIT_CTL","page":1189,"zoom":"XYZ 70 928 null"}]},{"title":"33.2.8.4 IA32_RTIT_STATUS MSR","page":1189,"zoom":"XYZ 70 825 null"},{"title":"33.2.8.5 IA32_RTIT_ADDRn_A and IA32_RTIT_ADDRn_B MSRs","page":1190,"zoom":"XYZ 68 740 null"},{"title":"33.2.8.6 IA32_RTIT_CR3_MATCH MSR","page":1190,"zoom":"XYZ 68 220 null"},{"title":"33.2.8.7 IA32_RTIT_OUTPUT_BASE MSR","page":1191,"zoom":"XYZ 70 1011 null"},{"title":"33.2.8.8 IA32_RTIT_OUTPUT_MASK_PTRS MSR","page":1191,"zoom":"XYZ 70 470 null"}]},{"title":"33.2.9 Interaction of Intel® Processor Trace and Other Processor Features","page":1192,"zoom":"XYZ 68 598 null","children":[{"title":"33.2.9.1 Intel® Transactional Synchronization Extensions (Intel® TSX)","page":1192,"zoom":"XYZ 68 546 null"},{"title":"33.2.9.2 TSX and IP Filtering","page":1193,"zoom":"XYZ 70 834 null"},{"title":"33.2.9.3 System Management Mode (SMM)","page":1193,"zoom":"XYZ 70 655 null"},{"title":"33.2.9.4 Virtual-Machine Extensions (VMX)","page":1194,"zoom":"XYZ 68 1109 null"},{"title":"33.2.9.5 Intel® Software Guard Extensions (Intel® SGX)","page":1194,"zoom":"XYZ 68 945 null"},{"title":"33.2.9.6 SENTER/ENTERACCS and ACM","page":1194,"zoom":"XYZ 68 592 null"},{"title":"33.2.9.7 Intel® Memory Protection Extensions (Intel® MPX)","page":1194,"zoom":"XYZ 68 412 null"}]}]},{"title":"33.3 Configuration and programming Guideline","page":1194,"zoom":"XYZ 68 311 null","children":[{"title":"33.3.1 Detection of Intel Processor Trace and Capability Enumeration","page":1194,"zoom":"XYZ 68 247 null","children":[{"title":"33.3.1.1 Packet Decoding of RIP versus LIP","page":1198,"zoom":"XYZ 68 1109 null"},{"title":"33.3.1.2 Model Specific Capability Restrictions","page":1198,"zoom":"XYZ 68 788 null"}]},{"title":"33.3.2 Enabling and Configuration of Trace Packet Generation","page":1198,"zoom":"XYZ 68 511 null","children":[{"title":"33.3.2.1 Enabling Packet Generation","page":1198,"zoom":"XYZ 68 363 null"},{"title":"33.3.2.2 Disabling Packet Generation","page":1199,"zoom":"XYZ 70 1109 null"}]},{"title":"33.3.3 Flushing Trace Output","page":1199,"zoom":"XYZ 70 899 null"},{"title":"33.3.4 Warm Reset","page":1199,"zoom":"XYZ 70 621 null"},{"title":"33.3.5 Context Switch Consideration","page":1199,"zoom":"XYZ 70 490 null","children":[{"title":"33.3.5.1 Manual Trace Configuration Context Switch","page":1199,"zoom":"XYZ 70 365 null"},{"title":"33.3.5.2 Trace Configuration Context Switch Using XSAVES/XRSTORS","page":1200,"zoom":"XYZ 68 996 null"}]},{"title":"33.3.6 Cycle-Accurate Mode","page":1200,"zoom":"XYZ 68 866 null","children":[{"title":"33.3.6.1 Cycle Counter","page":1201,"zoom":"XYZ 70 1109 null"},{"title":"33.3.6.2 Cycle Packet Semantics","page":1201,"zoom":"XYZ 70 928 null"},{"title":"33.3.6.3 Cycle Thresholds","page":1201,"zoom":"XYZ 70 244 null"}]},{"title":"33.3.7 Decoder Synchronization (PSB+)","page":1202,"zoom":"XYZ 68 695 null"},{"title":"33.3.8 Internal Buffer Overflow","page":1203,"zoom":"XYZ 70 814 null","children":[{"title":"33.3.8.1 Overflow Impact on Enables","page":1203,"zoom":"XYZ 70 525 null"},{"title":"33.3.8.2 Overflow Impact on Timing Packets","page":1203,"zoom":"XYZ 70 346 null"}]},{"title":"33.3.9 TNT Disable","page":1204,"zoom":"XYZ 68 1109 null"},{"title":"33.3.10 Operational Errors","page":1204,"zoom":"XYZ 68 866 null"}]},{"title":"33.4 Trace Packets and Data Types","page":1204,"zoom":"XYZ 68 577 null","children":[{"title":"33.4.1 Packet Relationships and Ordering","page":1204,"zoom":"XYZ 68 473 null","children":[{"title":"33.4.1.1 Packet Blocks","page":1205,"zoom":"XYZ 70 870 null","children":[{"title":"Decoder Implications","page":1205,"zoom":"XYZ 70 259 null"}]}]},{"title":"33.4.2 Packet Definitions","page":1206,"zoom":"XYZ 68 1109 null","children":[{"title":"33.4.2.1 Taken/Not-taken (TNT) Packet","page":1207,"zoom":"XYZ 70 1109 null"},{"title":"33.4.2.2 Target IP (TIP) Packet","page":1208,"zoom":"XYZ 68 881 null","children":[{"title":"IP Compression","page":1208,"zoom":"XYZ 68 250 null"},{"title":"Indirect Transfer Compression for Returns (RET)","page":1209,"zoom":"XYZ 70 496 null"}]},{"title":"33.4.2.3 Deferred TIPs","page":1210,"zoom":"XYZ 68 757 null"},{"title":"33.4.2.4 Packet Generation Enable (TIP.PGE) Packet","page":1211,"zoom":"XYZ 70 1109 null"},{"title":"33.4.2.5 Packet Generation Disable (TIP.PGD) Packet","page":1212,"zoom":"XYZ 68 1109 null"},{"title":"33.4.2.6 Flow Update (FUP) Packet","page":1213,"zoom":"XYZ 70 1109 null","children":[{"title":"FUP IP Payload","page":1213,"zoom":"XYZ 70 420 null"}]},{"title":"33.4.2.7 Paging Information (PIP) Packet","page":1215,"zoom":"XYZ 70 1109 null"},{"title":"33.4.2.8 MODE Packets","page":1215,"zoom":"XYZ 70 249 null","children":[{"title":"MODE.Exec Packet","page":1216,"zoom":"XYZ 68 941 null"},{"title":"MODE.TSX Packet","page":1217,"zoom":"XYZ 70 1107 null"}]},{"title":"33.4.2.9 TraceStop Packet","page":1218,"zoom":"XYZ 68 1109 null"},{"title":"33.4.2.10 Core:Bus Ratio (CBR) Packet","page":1218,"zoom":"XYZ 68 634 null"},{"title":"33.4.2.11 Timestamp Counter (TSC) Packet","page":1219,"zoom":"XYZ 70 1109 null"},{"title":"33.4.2.12 Mini Time Counter (MTC) Packet","page":1220,"zoom":"XYZ 68 1109 null"},{"title":"33.4.2.13 TSC/MTC Alignment (TMA) Packet","page":1221,"zoom":"XYZ 70 1109 null"},{"title":"33.4.2.14 Cycle Count (CYC) Packet","page":1222,"zoom":"XYZ 68 1109 null"},{"title":"33.4.2.15 VMCS Packet","page":1223,"zoom":"XYZ 70 1109 null"},{"title":"33.4.2.16 Overflow (OVF) Packet","page":1224,"zoom":"XYZ 68 1109 null"},{"title":"33.4.2.17 Packet Stream Boundary (PSB) Packet","page":1224,"zoom":"XYZ 68 684 null"},{"title":"33.4.2.18 PSBEND Packet","page":1225,"zoom":"XYZ 70 770 null"},{"title":"33.4.2.19 Maintenance (MNT) Packet","page":1226,"zoom":"XYZ 68 1109 null"},{"title":"33.4.2.20 PAD Packet","page":1226,"zoom":"XYZ 68 583 null"},{"title":"33.4.2.21 PTWRITE (PTW) Packet","page":1227,"zoom":"XYZ 70 1109 null"},{"title":"33.4.2.22 Execution Stop (EXSTOP) Packet","page":1228,"zoom":"XYZ 68 1109 null"},{"title":"33.4.2.23 MWAIT Packet","page":1229,"zoom":"XYZ 70 1109 null"},{"title":"33.4.2.24 Power Entry (PWRE) Packet","page":1230,"zoom":"XYZ 68 1109 null"},{"title":"33.4.2.25 Power Exit (PWRX) Packet","page":1231,"zoom":"XYZ 70 1109 null"},{"title":"33.4.2.26 Block Begin Packet (BBP)","page":1232,"zoom":"XYZ 68 1109 null"},{"title":"33.4.2.27 Block Item Packet (BIP)","page":1233,"zoom":"XYZ 70 1109 null","children":[{"title":"BIP State Value Encodings","page":1233,"zoom":"XYZ 70 397 null"}]},{"title":"33.4.2.28 Block End Packet (BEP)","page":1238,"zoom":"XYZ 68 964 null"},{"title":"33.4.2.29 Control Flow Event (CFE) Packet","page":1239,"zoom":"XYZ 70 1109 null","children":[{"title":"CFE Packet Type and Vector Fields","page":1239,"zoom":"XYZ 70 499 null"}]},{"title":"33.4.2.30 Event Data (EVD) Packet","page":1241,"zoom":"XYZ 70 1109 null"}]}]},{"title":"33.5 Tracing in VMX Operation","page":1241,"zoom":"XYZ 70 394 null","children":[{"title":"33.5.1 VMX-Specific Packets and VMCS Controls","page":1242,"zoom":"XYZ 68 1109 null"},{"title":"33.5.2 Managing Trace Packet Generation Across VMX Transitions","page":1242,"zoom":"XYZ 68 238 null","children":[{"title":"33.5.2.1 System-Wide Tracing","page":1243,"zoom":"XYZ 70 1109 null"},{"title":"33.5.2.2 Guest-Only Tracing","page":1243,"zoom":"XYZ 70 171 null"},{"title":"33.5.2.3 Emulation of Intel PT Traced State","page":1244,"zoom":"XYZ 68 956 null"},{"title":"33.5.2.4 TSC Scaling","page":1244,"zoom":"XYZ 68 681 null"},{"title":"33.5.2.5 Failed VM Entry","page":1244,"zoom":"XYZ 68 507 null"},{"title":"33.5.2.6 VMX Abort","page":1245,"zoom":"XYZ 70 1109 null"}]}]},{"title":"33.6 Tracing and SMM Transfer Monitor (STM)","page":1245,"zoom":"XYZ 70 1008 null"},{"title":"33.7 Packet Generation Scenarios","page":1245,"zoom":"XYZ 70 736 null"},{"title":"33.8 Software Considerations","page":1249,"zoom":"XYZ 70 933 null","children":[{"title":"33.8.1 Tracing SMM Code","page":1249,"zoom":"XYZ 70 869 null"},{"title":"33.8.2 Cooperative Transition of Multiple Trace Collection Agents","page":1249,"zoom":"XYZ 70 482 null"},{"title":"33.8.3 Tracking Time","page":1249,"zoom":"XYZ 70 215 null","children":[{"title":"33.8.3.1 Time Domain Relationships","page":1250,"zoom":"XYZ 68 788 null"},{"title":"33.8.3.2 Estimating TSC within Intel PT","page":1250,"zoom":"XYZ 68 511 null"},{"title":"33.8.3.3 VMX TSC Manipulation","page":1251,"zoom":"XYZ 70 728 null"},{"title":"33.8.3.4 Calculating Frequency with Intel PT","page":1251,"zoom":"XYZ 70 566 null"}]}]}]},{"title":"Chapter 34 Introduction to Intel® Software Guard Extensions","page":1253,"zoom":"XYZ 70 1110 null","children":[{"title":"34.1 Overview","page":1253,"zoom":"XYZ 70 1009 null"},{"title":"34.2 Enclave Interaction and Protection","page":1253,"zoom":"XYZ 70 325 null"},{"title":"34.3 Enclave Life Cycle","page":1254,"zoom":"XYZ 68 1034 null"},{"title":"34.4 Data Structures and Enclave Operation","page":1254,"zoom":"XYZ 68 491 null"},{"title":"34.5 Enclave Page Cache","page":1254,"zoom":"XYZ 68 197 null","children":[{"title":"34.5.1 Enclave Page Cache Map (EPCM)","page":1255,"zoom":"XYZ 70 902 null"}]},{"title":"34.6 Enclave Instructions and Intel® SGX","page":1255,"zoom":"XYZ 70 589 null"},{"title":"34.7 Discovering Support for Intel® SGX and enabling Enclave Instructions","page":1256,"zoom":"XYZ 68 441 null","children":[{"title":"34.7.1 Intel® SGX Opt-In Configuration","page":1257,"zoom":"XYZ 70 1109 null"},{"title":"34.7.2 Intel® SGX Resource Enumeration Leaves","page":1257,"zoom":"XYZ 70 660 null"}]},{"title":"34.8 Intel® SGX Interactions with Control-flow Enforcement Technology","page":1259,"zoom":"XYZ 70 936 null","children":[{"title":"34.8.1 CET in Enclaves Model","page":1259,"zoom":"XYZ 70 823 null"},{"title":"34.8.2 Operations Not Supported on Shadow Stack Pages","page":1260,"zoom":"XYZ 68 1109 null"},{"title":"34.8.3 Indirect Branch Tracking – Legacy Compatibility Treatment","page":1260,"zoom":"XYZ 68 954 null"}]}]},{"title":"Chapter 35 Enclave Access Control and Data Structures","page":1261,"zoom":"XYZ 70 1110 null","children":[{"title":"35.1 Overview of Enclave Execution Environment","page":1261,"zoom":"XYZ 70 1009 null"},{"title":"35.2 Terminology","page":1261,"zoom":"XYZ 70 595 null"},{"title":"35.3 Access-control Requirements","page":1261,"zoom":"XYZ 70 385 null"},{"title":"35.4 Segment-based Access Control","page":1262,"zoom":"XYZ 68 739 null"},{"title":"35.5 Page-based Access Control","page":1262,"zoom":"XYZ 68 450 null","children":[{"title":"35.5.1 Access-control for Accesses that Originate from Non-SGX Instructions","page":1262,"zoom":"XYZ 68 386 null"},{"title":"35.5.2 Memory Accesses that Split Across ELRANGE","page":1262,"zoom":"XYZ 68 221 null"},{"title":"35.5.3 Implicit vs. Explicit Accesses","page":1263,"zoom":"XYZ 70 1022 null","children":[{"title":"35.5.3.1 Explicit Accesses","page":1263,"zoom":"XYZ 70 930 null"},{"title":"35.5.3.2 Implicit Accesses","page":1263,"zoom":"XYZ 70 745 null"}]}]},{"title":"35.6 Intel® SGX Data Structures Overview","page":1264,"zoom":"XYZ 68 530 null"},{"title":"35.7 SGX Enclave Control Structure (SECS)","page":1265,"zoom":"XYZ 70 1034 null","children":[{"title":"35.7.1 ATTRIBUTES","page":1266,"zoom":"XYZ 68 1109 null"},{"title":"35.7.2 SECS.MISCSELECT Field","page":1266,"zoom":"XYZ 68 600 null"},{"title":"35.7.3 SECS.CET_ATTRIBUTES Field","page":1266,"zoom":"XYZ 68 235 null"}]},{"title":"35.8 Thread Control Structure (TCS)","page":1267,"zoom":"XYZ 70 846 null","children":[{"title":"35.8.1 TCS.FLAGS","page":1268,"zoom":"XYZ 68 1109 null"},{"title":"35.8.2 State Save Area Offset (OSSA)","page":1268,"zoom":"XYZ 68 880 null"},{"title":"35.8.3 Current State Save Area Frame (CSSA)","page":1268,"zoom":"XYZ 68 782 null"},{"title":"35.8.4 Number of State Save Area Frames (NSSA)","page":1268,"zoom":"XYZ 68 667 null"}]},{"title":"35.9 State Save Area (SSA) Frame","page":1268,"zoom":"XYZ 68 565 null","children":[{"title":"35.9.1 GPRSGX Region","page":1269,"zoom":"XYZ 70 802 null","children":[{"title":"35.9.1.1 EXITINFO","page":1270,"zoom":"XYZ 68 919 null"},{"title":"35.9.1.2 VECTOR Field Definition","page":1270,"zoom":"XYZ 68 418 null"}]},{"title":"35.9.2 MISC Region","page":1271,"zoom":"XYZ 70 941 null","children":[{"title":"35.9.2.1 EXINFO Structure","page":1271,"zoom":"XYZ 70 366 null"},{"title":"35.9.2.2 Page Fault Error Code","page":1272,"zoom":"XYZ 68 1109 null"}]}]},{"title":"35.10 CET State Save Area Frame","page":1272,"zoom":"XYZ 68 699 null"},{"title":"35.11 Page Information (PAGEINFO)","page":1272,"zoom":"XYZ 68 359 null"},{"title":"35.12 Security Information (SECINFO)","page":1273,"zoom":"XYZ 70 1110 null","children":[{"title":"35.12.1 SECINFO.FLAGS","page":1273,"zoom":"XYZ 70 909 null"},{"title":"35.12.2 PAGE_TYPE Field Definition","page":1273,"zoom":"XYZ 70 485 null"}]},{"title":"35.13 Paging Crypto MetaData (PCMD)","page":1274,"zoom":"XYZ 68 1110 null"},{"title":"35.14 Enclave Signature Structure (SIGSTRUCT)","page":1274,"zoom":"XYZ 68 728 null"},{"title":"35.15 EINIT Token Structure (EINITTOKEN)","page":1275,"zoom":"XYZ 70 401 null"},{"title":"35.16 Report (REPORT)","page":1276,"zoom":"XYZ 68 527 null","children":[{"title":"35.16.1 REPORTDATA","page":1277,"zoom":"XYZ 70 792 null"}]},{"title":"35.17 Report Target Info (TARGETINFO)","page":1277,"zoom":"XYZ 70 690 null"},{"title":"35.18 Key Request (KEYREQUEST)","page":1277,"zoom":"XYZ 70 256 null","children":[{"title":"35.18.1 KEY REQUEST KeyNames","page":1278,"zoom":"XYZ 68 692 null"},{"title":"35.18.2 Key Request Policy Structure","page":1278,"zoom":"XYZ 68 427 null"}]},{"title":"35.19 Version Array (VA)","page":1279,"zoom":"XYZ 70 1110 null"},{"title":"35.20 Enclave Page Cache Map (EPCM)","page":1279,"zoom":"XYZ 70 734 null"},{"title":"35.21 Read Info (RDINFO)","page":1279,"zoom":"XYZ 70 238 null","children":[{"title":"35.21.1 RDINFO Status Structure","page":1280,"zoom":"XYZ 68 925 null"},{"title":"35.21.2 RDINFO Flags Structure","page":1280,"zoom":"XYZ 68 696 null"}]}]},{"title":"Chapter 36 Enclave Operation","page":1281,"zoom":"XYZ 70 1110 null","children":[{"title":"36.1 Constructing an Enclave","page":1281,"zoom":"XYZ 70 785 null","children":[{"title":"36.1.1 ECREATE","page":1282,"zoom":"XYZ 68 857 null"},{"title":"36.1.2 EADD and EEXTEND Interaction","page":1282,"zoom":"XYZ 68 708 null"},{"title":"36.1.3 EINIT Interaction","page":1282,"zoom":"XYZ 68 334 null"},{"title":"36.1.4 Intel® SGX Launch Control Configuration","page":1283,"zoom":"XYZ 70 754 null"}]},{"title":"36.2 Enclave Entry and Exiting","page":1283,"zoom":"XYZ 70 432 null","children":[{"title":"36.2.1 Controlled Entry and Exit","page":1283,"zoom":"XYZ 70 368 null"},{"title":"36.2.2 Asynchronous Enclave Exit (AEX)","page":1284,"zoom":"XYZ 68 640 null"},{"title":"36.2.3 Resuming Execution After AEX","page":1284,"zoom":"XYZ 68 362 null","children":[{"title":"36.2.3.1 ERESUME Interaction","page":1285,"zoom":"XYZ 70 1109 null"},{"title":"36.2.3.2 Asynchronous Enclave Exit Notify and EDECCSSA","page":1285,"zoom":"XYZ 70 805 null"}]}]},{"title":"36.3 Calling Enclave Procedures","page":1286,"zoom":"XYZ 68 1110 null","children":[{"title":"36.3.1 Calling Convention","page":1286,"zoom":"XYZ 68 1046 null"},{"title":"36.3.2 Register Preservation","page":1286,"zoom":"XYZ 68 835 null"},{"title":"36.3.3 Returning to Caller","page":1286,"zoom":"XYZ 68 704 null"}]},{"title":"36.4 Intel® SGX Key and Attestation","page":1286,"zoom":"XYZ 68 601 null","children":[{"title":"36.4.1 Enclave Measurement and Identification","page":1286,"zoom":"XYZ 68 537 null","children":[{"title":"36.4.1.1 MRENCLAVE","page":1286,"zoom":"XYZ 68 389 null"},{"title":"36.4.1.2 MRSIGNER","page":1287,"zoom":"XYZ 70 635 null"},{"title":"36.4.1.3 CONFIGID","page":1287,"zoom":"XYZ 70 406 null"}]},{"title":"36.4.2 Security Version Numbers (SVN)","page":1287,"zoom":"XYZ 70 276 null","children":[{"title":"36.4.2.1 Enclave Security Version","page":1288,"zoom":"XYZ 68 1109 null"},{"title":"36.4.2.2 Hardware Security Version","page":1288,"zoom":"XYZ 68 962 null"},{"title":"36.4.2.3 CONFIGID Security Version","page":1288,"zoom":"XYZ 68 783 null"}]},{"title":"36.4.3 Keys","page":1288,"zoom":"XYZ 68 670 null","children":[{"title":"36.4.3.1 Sealing Enclave Data","page":1289,"zoom":"XYZ 70 1109 null"},{"title":"36.4.3.2 Using REPORTs for Local Attestation","page":1289,"zoom":"XYZ 70 815 null"}]}]},{"title":"36.5 EPC and Management of EPC Pages","page":1290,"zoom":"XYZ 68 1110 null","children":[{"title":"36.5.1 EPC Implementation","page":1290,"zoom":"XYZ 68 1006 null"},{"title":"36.5.2 OS Management of EPC Pages","page":1290,"zoom":"XYZ 68 875 null","children":[{"title":"36.5.2.1 Enhancement to Managing EPC Pages","page":1290,"zoom":"XYZ 68 400 null"}]},{"title":"36.5.3 Eviction of Enclave Pages","page":1290,"zoom":"XYZ 68 287 null"},{"title":"36.5.4 Loading an Enclave Page","page":1291,"zoom":"XYZ 70 618 null"},{"title":"36.5.5 Eviction of an SECS Page","page":1291,"zoom":"XYZ 70 381 null"},{"title":"36.5.6 Eviction of a Version Array Page","page":1292,"zoom":"XYZ 68 1109 null"},{"title":"36.5.7 Allocating a Regular Page","page":1292,"zoom":"XYZ 68 887 null"},{"title":"36.5.8 Allocating a TCS Page","page":1292,"zoom":"XYZ 68 528 null"},{"title":"36.5.9 Trimming a Page","page":1293,"zoom":"XYZ 70 1014 null"},{"title":"36.5.10 Restricting the EPCM Permissions of a Page","page":1293,"zoom":"XYZ 70 563 null"},{"title":"36.5.11 Extending the EPCM Permissions of a Page","page":1294,"zoom":"XYZ 68 1109 null"},{"title":"36.5.12 VMM Oversubscription of EPC","page":1294,"zoom":"XYZ 68 731 null"}]},{"title":"36.6 Changes to Instruction Behavior Inside an Enclave","page":1294,"zoom":"XYZ 68 210 null","children":[{"title":"36.6.1 Illegal Instructions","page":1295,"zoom":"XYZ 70 1109 null"},{"title":"36.6.2 RDRAND and RDSEED Instructions","page":1295,"zoom":"XYZ 70 453 null"},{"title":"36.6.3 PAUSE Instruction","page":1295,"zoom":"XYZ 70 194 null"},{"title":"36.6.4 Executions of INT1 and INT3 Inside an Enclave","page":1296,"zoom":"XYZ 68 921 null"},{"title":"36.6.5 INVD Handling when Enclaves Are Enabled","page":1296,"zoom":"XYZ 68 823 null"}]}]},{"title":"Chapter 37 Enclave Exiting Events","page":1297,"zoom":"XYZ 70 1110 null","children":[{"title":"37.1 Compatible Switch to the Exiting Stack of AEX","page":1297,"zoom":"XYZ 70 818 null"},{"title":"37.2 State Saving by AEX","page":1298,"zoom":"XYZ 68 921 null"},{"title":"37.3 Synthetic State on Asynchronous Enclave Exit","page":1299,"zoom":"XYZ 70 977 null","children":[{"title":"37.3.1 Processor Synthetic State on Asynchronous Enclave Exit","page":1299,"zoom":"XYZ 70 913 null"},{"title":"37.3.2 Synthetic State for Extended Features","page":1299,"zoom":"XYZ 70 302 null"},{"title":"37.3.3 Synthetic State for MISC Features","page":1300,"zoom":"XYZ 68 1109 null"}]},{"title":"37.4 AEX Flow","page":1300,"zoom":"XYZ 68 990 null","children":[{"title":"37.4.1 AEX Operational Detail","page":1301,"zoom":"XYZ 70 1109 null"}]}]},{"title":"Chapter 38 Intel® SGX Instruction References","page":1305,"zoom":"XYZ 70 1110 null","children":[{"title":"38.1 Intel® SGX Instruction Syntax and Operation","page":1305,"zoom":"XYZ 70 909 null","children":[{"title":"38.1.1 ENCLS Register Usage Summary","page":1305,"zoom":"XYZ 70 748 null"},{"title":"38.1.2 ENCLU Register Usage Summary","page":1306,"zoom":"XYZ 68 1109 null"},{"title":"38.1.3 ENCLV Register Usage Summary","page":1306,"zoom":"XYZ 68 707 null"},{"title":"38.1.4 Information and Error Codes","page":1306,"zoom":"XYZ 68 465 null"},{"title":"38.1.5 Internal CREGs","page":1307,"zoom":"XYZ 70 511 null"},{"title":"38.1.6 Concurrent Operation Restrictions","page":1308,"zoom":"XYZ 68 643 null","children":[{"title":"38.1.6.1 Concurrency Tables of Intel® SGX Instructions","page":1308,"zoom":"XYZ 68 291 null"}]}]},{"title":"38.2 Intel® SGX Instruction Reference","page":1312,"zoom":"XYZ 68 444 null","children":[{"title":"ENCLS—Execute an Enclave System Function of Specified Leaf Number","page":1313,"zoom":"XYZ 70 1109 null"},{"title":"ENCLU—Execute an Enclave User Function of Specified Leaf Number","page":1315,"zoom":"XYZ 70 1109 null"},{"title":"ENCLV—Execute an Enclave VMM Function of Specified Leaf Number","page":1318,"zoom":"XYZ 68 1109 null"}]},{"title":"38.3 Intel® SGX System Leaf Function Reference","page":1320,"zoom":"XYZ 68 1110 null","children":[{"title":"EADD—Add a Page to an Uninitialized Enclave","page":1321,"zoom":"XYZ 70 1109 null"},{"title":"EAUG—Add a Page to an Initialized Enclave","page":1326,"zoom":"XYZ 68 1109 null"},{"title":"EBLOCK—Mark a page in EPC as Blocked","page":1331,"zoom":"XYZ 70 1109 null"},{"title":"ECREATE—Create an SECS page in the Enclave Page Cache","page":1334,"zoom":"XYZ 68 1109 null"},{"title":"EDBGRD—Read From a Debug Enclave","page":1340,"zoom":"XYZ 68 1109 null"},{"title":"EDBGWR—Write to a Debug Enclave","page":1344,"zoom":"XYZ 68 1109 null"},{"title":"EEXTEND—Extend Uninitialized Enclave Measurement by 256 Bytes","page":1348,"zoom":"XYZ 68 1109 null"},{"title":"EINIT—Initialize an Enclave for Execution","page":1351,"zoom":"XYZ 70 1109 null"},{"title":"ELDB/ELDU/ELDBC/ELDUC—Load an EPC Page and Mark its State","page":1359,"zoom":"XYZ 70 1109 null"},{"title":"EMODPR—Restrict the Permissions of an EPC Page","page":1365,"zoom":"XYZ 70 1109 null"},{"title":"EMODT—Change the Type of an EPC Page","page":1368,"zoom":"XYZ 68 1109 null"},{"title":"EPA—Add Version Array","page":1371,"zoom":"XYZ 70 1109 null"},{"title":"ERDINFO—Read Type and Status Information About an EPC Page","page":1373,"zoom":"XYZ 70 1109 null"},{"title":"EREMOVE—Remove a page from the EPC","page":1377,"zoom":"XYZ 70 1109 null"},{"title":"ETRACK—Activates EBLOCK Checks","page":1381,"zoom":"XYZ 70 1109 null"},{"title":"ETRACKC—Activates EBLOCK Checks","page":1384,"zoom":"XYZ 68 1109 null"},{"title":"EWB—Invalidate an EPC Page and Write out to Main Memory","page":1388,"zoom":"XYZ 68 1109 null"}]},{"title":"38.4 Intel® SGX User Leaf Function Reference","page":1393,"zoom":"XYZ 70 1110 null","children":[{"title":"EACCEPT—Accept Changes to an EPC Page","page":1394,"zoom":"XYZ 68 1109 null"},{"title":"EACCEPTCOPY—Initialize a Pending Page","page":1399,"zoom":"XYZ 70 1109 null"},{"title":"EDECCSSA—Decrements TCS.CSSA","page":1403,"zoom":"XYZ 70 1109 null"},{"title":"EENTER—Enters an Enclave","page":1407,"zoom":"XYZ 70 1109 null"},{"title":"EEXIT—Exits an Enclave","page":1416,"zoom":"XYZ 68 1109 null"},{"title":"EGETKEY—Retrieves a Cryptographic Key","page":1419,"zoom":"XYZ 70 1109 null"},{"title":"EMODPE—Extend an EPC Page Permissions","page":1429,"zoom":"XYZ 70 1109 null"},{"title":"EREPORT—Create a Cryptographic Report of the Enclave","page":1432,"zoom":"XYZ 68 1109 null"},{"title":"ERESUME—Re-Enters an Enclave","page":1437,"zoom":"XYZ 70 1109 null"}]},{"title":"38.5 Intel® SGX Virtualization Leaf Function Reference","page":1449,"zoom":"XYZ 70 1110 null","children":[{"title":"EDECVIRTCHILD—Decrement VIRTCHILDCNT in SECS","page":1450,"zoom":"XYZ 68 1109 null"},{"title":"EINCVIRTCHILD—Increment VIRTCHILDCNT in SECS","page":1454,"zoom":"XYZ 68 1109 null"},{"title":"ESETCONTEXT—Set the ENCLAVECONTEXT Field in SECS","page":1457,"zoom":"XYZ 70 1109 null"}]}]},{"title":"Chapter 39 Intel® SGX Interactions with IA32 and Intel® 64 Architecture","page":1461,"zoom":"XYZ 70 1110 null","children":[{"title":"39.1 Intel® SGX Availability in Various Processor Modes","page":1461,"zoom":"XYZ 70 925 null"},{"title":"39.2 IA32_FEATURE_CONTROL","page":1461,"zoom":"XYZ 70 760 null","children":[{"title":"39.2.1 Availability of Intel SGX","page":1461,"zoom":"XYZ 70 656 null"},{"title":"39.2.2 Intel SGX Launch Control Configuration","page":1461,"zoom":"XYZ 70 508 null"}]},{"title":"39.3 Interactions with Segmentation","page":1461,"zoom":"XYZ 70 322 null","children":[{"title":"39.3.1 Scope of Interaction","page":1461,"zoom":"XYZ 70 258 null"},{"title":"39.3.2 Interactions of Intel® SGX Instructions with Segment, Operand, and Addressing Prefixes","page":1462,"zoom":"XYZ 68 1055 null"},{"title":"39.3.3 Interaction of Intel® SGX Instructions with Segmentation","page":1462,"zoom":"XYZ 68 823 null"},{"title":"39.3.4 Interactions of Enclave Execution with Segmentation","page":1462,"zoom":"XYZ 68 481 null"}]},{"title":"39.4 Interactions with Paging","page":1462,"zoom":"XYZ 68 226 null"},{"title":"39.5 Interactions with VMX","page":1463,"zoom":"XYZ 70 864 null","children":[{"title":"39.5.1 VMM Controls to Configure Guest Support of Intel® SGX","page":1463,"zoom":"XYZ 70 647 null"},{"title":"39.5.2 Interactions with the Extended Page Table Mechanism (EPT)","page":1463,"zoom":"XYZ 70 330 null"},{"title":"39.5.3 Interactions with APIC Virtualization","page":1464,"zoom":"XYZ 68 1109 null"},{"title":"39.5.4 Interactions with VT and SGX concurrency","page":1464,"zoom":"XYZ 68 711 null"},{"title":"39.5.5 Virtual Child Tracking","page":1465,"zoom":"XYZ 70 1109 null"},{"title":"39.5.6 Handling EPCM Entry Lock Conflicts","page":1465,"zoom":"XYZ 70 875 null"},{"title":"39.5.7 Context Tracking","page":1466,"zoom":"XYZ 68 1109 null"}]},{"title":"39.6 Intel® SGX Interactions with Architecturally-visible Events","page":1466,"zoom":"XYZ 68 792 null"},{"title":"39.7 Interactions with the Processor Extended State and Miscellaneous State","page":1466,"zoom":"XYZ 68 577 null","children":[{"title":"39.7.1 Requirements and Architecture Overview","page":1466,"zoom":"XYZ 68 487 null"},{"title":"39.7.2 Relevant Fields in Various Data Structures","page":1467,"zoom":"XYZ 70 562 null","children":[{"title":"39.7.2.1 SECS.ATTRIBUTES.XFRM","page":1467,"zoom":"XYZ 70 510 null"},{"title":"39.7.2.2 SECS.SSAFRAMESIZE","page":1468,"zoom":"XYZ 68 1045 null"},{"title":"39.7.2.3 XSAVE Area in SSA","page":1468,"zoom":"XYZ 68 475 null"},{"title":"39.7.2.4 MISC Area in SSA","page":1468,"zoom":"XYZ 68 401 null"},{"title":"39.7.2.5 SIGSTRUCT Fields","page":1468,"zoom":"XYZ 68 330 null"},{"title":"39.7.2.6 REPORT.ATTRIBUTES.XFRM and REPORT.MISCSELECT","page":1469,"zoom":"XYZ 70 1038 null"},{"title":"39.7.2.7 KEYREQUEST","page":1469,"zoom":"XYZ 70 933 null"}]},{"title":"39.7.3 Processor Extended States and ENCLS[ECREATE]","page":1469,"zoom":"XYZ 70 837 null"},{"title":"39.7.4 Processor Extended States and ENCLU[EENTER]","page":1469,"zoom":"XYZ 70 548 null","children":[{"title":"39.7.4.1 Fault Checking","page":1469,"zoom":"XYZ 70 496 null"},{"title":"39.7.4.2 State Loading","page":1469,"zoom":"XYZ 70 313 null"}]},{"title":"39.7.5 Processor Extended States and AEX","page":1470,"zoom":"XYZ 68 1109 null","children":[{"title":"39.7.5.1 State Saving","page":1470,"zoom":"XYZ 68 1057 null"},{"title":"39.7.5.2 State Synthesis","page":1470,"zoom":"XYZ 68 895 null"}]},{"title":"39.7.6 Processor Extended States and ENCLU[ERESUME]","page":1470,"zoom":"XYZ 68 759 null","children":[{"title":"39.7.6.1 Fault Checking","page":1470,"zoom":"XYZ 68 707 null"},{"title":"39.7.6.2 State Loading","page":1470,"zoom":"XYZ 68 375 null"}]},{"title":"39.7.7 Processor Extended States and ENCLU[EEXIT]","page":1470,"zoom":"XYZ 68 183 null"},{"title":"39.7.8 Processor Extended States and ENCLU[EREPORT]","page":1471,"zoom":"XYZ 70 1038 null"},{"title":"39.7.9 Processor Extended States and ENCLU[EGETKEY]","page":1471,"zoom":"XYZ 70 935 null"}]},{"title":"39.8 Interactions with SMM","page":1471,"zoom":"XYZ 70 799 null","children":[{"title":"39.8.1 Availability of Intel® SGX instructions in SMM","page":1471,"zoom":"XYZ 70 734 null"},{"title":"39.8.2 SMI while Inside an Enclave","page":1471,"zoom":"XYZ 70 637 null"},{"title":"39.8.3 SMRAM Synthetic State of AEX Triggered by SMI","page":1471,"zoom":"XYZ 70 359 null"}]},{"title":"39.9 Interactions of INIT, SIPI, and Wait-for-SIPI with Intel® SGX","page":1472,"zoom":"XYZ 68 1110 null"},{"title":"39.10 Interactions with DMA","page":1472,"zoom":"XYZ 68 632 null"},{"title":"39.11 Interactions with TXT","page":1472,"zoom":"XYZ 68 540 null","children":[{"title":"39.11.1 Enclaves Created Prior to Execution of GETSEC","page":1472,"zoom":"XYZ 68 476 null"},{"title":"39.11.2 Interaction of GETSEC with Intel® SGX","page":1472,"zoom":"XYZ 68 345 null"},{"title":"39.11.3 Interactions with Authenticated Code Modules (ACMs)","page":1473,"zoom":"XYZ 70 1109 null"}]},{"title":"39.12 Interactions with Caching of Linear-address Translations","page":1473,"zoom":"XYZ 70 427 null"},{"title":"39.13 Interactions with Intel® Transactional Synchronization Extensions (Intel® TSX)","page":1473,"zoom":"XYZ 70 319 null","children":[{"title":"39.13.1 HLE and RTM Debug","page":1474,"zoom":"XYZ 68 982 null"}]},{"title":"39.14 Intel® SGX Interactions with S states","page":1474,"zoom":"XYZ 68 675 null"},{"title":"39.15 Intel® SGX Interactions with Machine Check Architecture (MCA)","page":1474,"zoom":"XYZ 68 550 null","children":[{"title":"39.15.1 Interactions with MCA Events","page":1474,"zoom":"XYZ 68 485 null"},{"title":"39.15.2 Machine Check Enables (IA32_MCi_CTL)","page":1474,"zoom":"XYZ 68 348 null"},{"title":"39.15.3 CR4.MCE","page":1474,"zoom":"XYZ 68 233 null"}]},{"title":"39.16 Intel® SGX INTERACTIONS WITH PROTECTED MODE VIRTUAL INTERRUPTS","page":1475,"zoom":"XYZ 70 1110 null"},{"title":"39.17 Intel SGX Interaction with Protection Keys","page":1475,"zoom":"XYZ 70 823 null"}]},{"title":"Chapter 40 Enclave Code Debug and Profiling","page":1477,"zoom":"XYZ 70 1110 null","children":[{"title":"40.1 Configuration and Controls","page":1477,"zoom":"XYZ 70 909 null","children":[{"title":"40.1.1 Debug Enclave vs. Production Enclave","page":1477,"zoom":"XYZ 70 844 null"},{"title":"40.1.2 Tool-Chain Opt-in","page":1477,"zoom":"XYZ 70 600 null"},{"title":"40.1.3 Debugging an Enclave That Uses Asynchronous Enclave Exit Notify","page":1477,"zoom":"XYZ 70 429 null"}]},{"title":"40.2 Single Step Debug","page":1477,"zoom":"XYZ 70 310 null","children":[{"title":"40.2.1 Single Stepping ENCLS Instruction Leafs","page":1477,"zoom":"XYZ 70 245 null"},{"title":"40.2.2 Single Stepping ENCLU Instruction Leafs","page":1478,"zoom":"XYZ 68 1109 null"},{"title":"40.2.3 Single-Stepping Enclave Entry with Opt-out Entry","page":1478,"zoom":"XYZ 68 757 null","children":[{"title":"40.2.3.1 Single Stepping without AEX","page":1478,"zoom":"XYZ 68 705 null"},{"title":"40.2.3.2 Single Step Preempted by AEX Due to Non-SMI Event","page":1478,"zoom":"XYZ 68 166 null"}]},{"title":"40.2.4 RFLAGS.TF Treatment on AEX","page":1479,"zoom":"XYZ 70 626 null"},{"title":"40.2.5 Restriction on Setting of TF after an Opt-Out Entry","page":1479,"zoom":"XYZ 70 511 null"},{"title":"40.2.6 Trampoline Code Considerations","page":1479,"zoom":"XYZ 70 414 null"}]},{"title":"40.3 Code and Data Breakpoints","page":1479,"zoom":"XYZ 70 310 null","children":[{"title":"40.3.1 Breakpoint Suppression","page":1479,"zoom":"XYZ 70 247 null"},{"title":"40.3.2 Reporting of Instruction Breakpoint on Next Instruction on a Debug Trap","page":1480,"zoom":"XYZ 68 1015 null"},{"title":"40.3.3 RF Treatment on AEX","page":1480,"zoom":"XYZ 68 884 null"},{"title":"40.3.4 Breakpoint Matching in Intel® SGX Instruction Flows","page":1480,"zoom":"XYZ 68 770 null"}]},{"title":"40.4 Consideration of the INT1 and INT3 Instructions","page":1480,"zoom":"XYZ 68 577 null","children":[{"title":"40.4.1 Behavior of INT1 and INT3 Inside an Enclave","page":1480,"zoom":"XYZ 68 473 null"},{"title":"40.4.2 Debugger Considerations","page":1480,"zoom":"XYZ 68 245 null"},{"title":"40.4.3 VMM Considerations","page":1481,"zoom":"XYZ 70 1038 null"}]},{"title":"40.5 Branch Tracing","page":1481,"zoom":"XYZ 70 846 null","children":[{"title":"40.5.1 BTF Treatment","page":1481,"zoom":"XYZ 70 782 null"},{"title":"40.5.2 LBR Treatment","page":1481,"zoom":"XYZ 70 615 null","children":[{"title":"40.5.2.1 LBR Stack on Opt-in Entry","page":1481,"zoom":"XYZ 70 563 null"},{"title":"40.5.2.2 LBR Stack on Opt-out Entry","page":1482,"zoom":"XYZ 68 621 null"},{"title":"40.5.2.3 Mispredict Bit, Record Type, and Filtering","page":1483,"zoom":"XYZ 70 621 null"}]}]},{"title":"40.6 Interaction with Performance Monitoring","page":1483,"zoom":"XYZ 70 464 null","children":[{"title":"40.6.1 IA32_PERF_GLOBAL_STATUS Enhancement","page":1483,"zoom":"XYZ 70 401 null"},{"title":"40.6.2 Performance Monitoring with Opt-in Entry","page":1483,"zoom":"XYZ 70 253 null"},{"title":"40.6.3 Performance Monitoring with Opt-out Entry","page":1484,"zoom":"XYZ 68 1109 null"},{"title":"40.6.4 Enclave Exit and Performance Monitoring","page":1484,"zoom":"XYZ 68 904 null"},{"title":"40.6.5 PEBS Record Generation on Intel® SGX Instructions","page":1484,"zoom":"XYZ 68 766 null"},{"title":"40.6.6 Exception-Handling on PEBS/BTS Loads/Stores after AEX","page":1484,"zoom":"XYZ 68 252 null","children":[{"title":"40.6.6.1 Other Interactions with Performance Monitoring","page":1485,"zoom":"XYZ 70 960 null"}]}]}]},{"title":"Appendix A VMX Capability Reporting Facility","page":1487,"zoom":"XYZ 68 1110 null","children":[{"title":"A.1 Basic VMX Information","page":1487,"zoom":"XYZ 68 850 null"},{"title":"A.2 Reserved Controls and Default Settings","page":1488,"zoom":"XYZ 68 881 null"},{"title":"A.3 VM-Execution Controls","page":1488,"zoom":"XYZ 68 398 null","children":[{"title":"A.3.1 Pin-Based VM-Execution Controls","page":1488,"zoom":"XYZ 68 259 null"},{"title":"A.3.2 Primary Processor-Based VM-Execution Controls","page":1489,"zoom":"XYZ 70 608 null"},{"title":"A.3.3 Secondary Processor-Based VM-Execution Controls","page":1490,"zoom":"XYZ 68 931 null"},{"title":"A.3.4 Tertiary Processor-Based VM-Execution Controls","page":1490,"zoom":"XYZ 68 644 null"}]},{"title":"A.4 VM-Exit Controls","page":1490,"zoom":"XYZ 68 383 null","children":[{"title":"A.4.1 Primary VM-Exit Controls","page":1490,"zoom":"XYZ 68 278 null"},{"title":"A.4.2 Secondary VM-Exit Controls","page":1491,"zoom":"XYZ 70 608 null"}]},{"title":"A.5 VM-Entry Controls","page":1491,"zoom":"XYZ 70 363 null"},{"title":"A.6 Miscellaneous Data","page":1492,"zoom":"XYZ 68 742 null"},{"title":"A.7 VMX-Fixed Bits in CR0","page":1493,"zoom":"XYZ 70 988 null"},{"title":"A.8 VMX-Fixed Bits in CR4","page":1493,"zoom":"XYZ 70 777 null"},{"title":"A.9 VMCS Enumeration","page":1493,"zoom":"XYZ 70 566 null"},{"title":"A.10 VPID and EPT Capabilities","page":1494,"zoom":"XYZ 68 1110 null"},{"title":"A.11 VM Functions","page":1495,"zoom":"XYZ 70 1110 null"}]},{"title":"Appendix B Field Encoding in VMCS","page":1497,"zoom":"XYZ 68 1110 null","children":[{"title":"B.1 16-Bit Fields","page":1497,"zoom":"XYZ 68 901 null","children":[{"title":"B.1.1 16-Bit Control Fields","page":1497,"zoom":"XYZ 68 779 null"},{"title":"B.1.2 16-Bit Guest-State Fields","page":1497,"zoom":"XYZ 68 368 null"},{"title":"B.1.3 16-Bit Host-State Fields","page":1498,"zoom":"XYZ 68 780 null"}]},{"title":"B.2 64-Bit Fields","page":1498,"zoom":"XYZ 68 443 null","children":[{"title":"B.2.1 64-Bit Control Fields","page":1498,"zoom":"XYZ 68 322 null"},{"title":"B.2.2 64-Bit Read-Only Data Field","page":1501,"zoom":"XYZ 70 734 null"},{"title":"B.2.3 64-Bit Guest-State Fields","page":1501,"zoom":"XYZ 70 459 null"},{"title":"B.2.4 64-Bit Host-State Fields","page":1502,"zoom":"XYZ 68 320 null"}]},{"title":"B.3 32-Bit Fields","page":1503,"zoom":"XYZ 70 771 null","children":[{"title":"B.3.1 32-Bit Control Fields","page":1503,"zoom":"XYZ 70 667 null"},{"title":"B.3.2 32-Bit Read-Only Data Fields","page":1504,"zoom":"XYZ 68 875 null"},{"title":"B.3.3 32-Bit Guest-State Fields","page":1504,"zoom":"XYZ 68 519 null"},{"title":"B.3.4 32-Bit Host-State Field","page":1505,"zoom":"XYZ 70 643 null"}]},{"title":"B.4 Natural-Width Fields","page":1505,"zoom":"XYZ 70 452 null","children":[{"title":"B.4.1 Natural-Width Control Fields","page":1505,"zoom":"XYZ 70 348 null"},{"title":"B.4.2 Natural-Width Read-Only Data Fields","page":1506,"zoom":"XYZ 68 869 null"},{"title":"B.4.3 Natural-Width Guest-State Fields","page":1506,"zoom":"XYZ 68 562 null"},{"title":"B.4.4 Natural-Width Host-State Fields","page":1507,"zoom":"XYZ 70 650 null"}]}]},{"title":"Appendix C VMX Basic Exit Reasons","page":1509,"zoom":"XYZ 68 1110 null"}],"thumbnailType":"jpg","pageType":"html","pageLabels":[]};