In this folder you can find:

----------------------------------------------------------------------------

ALU_sys_HDL_file* 	--> 	Modified file with the insertion of our VHDL code

Bitstream	-->	Bitstream generated with a burst of 400 data (also 200, 100 and 50 burst of data are available)

HLS		-->	HLS source files: core.ccp and tb

HLS_generated	-->	HLS generated VHDL file

ip_repo		-->	The ip_repo generated with ALU_sys_HDL_file* files		

----------------------------------------------------------------------------