<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p4094" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_4094{left:69px;bottom:68px;letter-spacing:0.12px;}
#t2_4094{left:110px;bottom:68px;letter-spacing:0.1px;}
#t3_4094{left:69px;bottom:1141px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t4_4094{left:69px;bottom:1088px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#t5_4094{left:69px;bottom:1071px;letter-spacing:-0.18px;word-spacing:-0.44px;}
#t6_4094{left:69px;bottom:1054px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t7_4094{left:69px;bottom:1037px;letter-spacing:-0.15px;word-spacing:-0.42px;}
#t8_4094{left:69px;bottom:979px;letter-spacing:0.13px;}
#t9_4094{left:151px;bottom:979px;letter-spacing:0.15px;word-spacing:0.01px;}
#ta_4094{left:69px;bottom:955px;letter-spacing:-0.15px;word-spacing:-0.98px;}
#tb_4094{left:69px;bottom:938px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tc_4094{left:69px;bottom:912px;}
#td_4094{left:95px;bottom:915px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#te_4094{left:95px;bottom:898px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#tf_4094{left:95px;bottom:881px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#tg_4094{left:69px;bottom:855px;}
#th_4094{left:95px;bottom:859px;letter-spacing:-0.15px;word-spacing:-0.96px;}
#ti_4094{left:95px;bottom:842px;letter-spacing:-0.14px;word-spacing:-0.89px;}
#tj_4094{left:95px;bottom:825px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#tk_4094{left:95px;bottom:808px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tl_4094{left:69px;bottom:784px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#tm_4094{left:69px;bottom:767px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#tn_4094{left:69px;bottom:740px;}
#to_4094{left:95px;bottom:744px;letter-spacing:-0.15px;word-spacing:-1.2px;}
#tp_4094{left:414px;bottom:744px;letter-spacing:-0.13px;word-spacing:-1.24px;}
#tq_4094{left:95px;bottom:727px;letter-spacing:-0.14px;word-spacing:-0.44px;}
#tr_4094{left:95px;bottom:710px;letter-spacing:-0.14px;word-spacing:-0.44px;}
#ts_4094{left:95px;bottom:694px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#tt_4094{left:95px;bottom:677px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#tu_4094{left:95px;bottom:660px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#tv_4094{left:425px;bottom:667px;letter-spacing:0.06px;}
#tw_4094{left:69px;bottom:634px;}
#tx_4094{left:95px;bottom:637px;letter-spacing:-0.16px;word-spacing:-0.42px;}
#ty_4094{left:221px;bottom:637px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tz_4094{left:95px;bottom:620px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t10_4094{left:95px;bottom:603px;letter-spacing:-0.13px;word-spacing:-0.97px;}
#t11_4094{left:270px;bottom:603px;letter-spacing:-0.15px;word-spacing:-0.98px;}
#t12_4094{left:95px;bottom:587px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t13_4094{left:95px;bottom:570px;letter-spacing:-0.16px;word-spacing:-0.48px;}
#t14_4094{left:95px;bottom:553px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t15_4094{left:377px;bottom:560px;letter-spacing:-0.03px;}
#t16_4094{left:69px;bottom:527px;}
#t17_4094{left:95px;bottom:530px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#t18_4094{left:365px;bottom:530px;letter-spacing:-0.16px;word-spacing:-0.43px;}
#t19_4094{left:69px;bottom:506px;letter-spacing:-0.15px;word-spacing:-1px;}
#t1a_4094{left:69px;bottom:489px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#t1b_4094{left:69px;bottom:472px;letter-spacing:-0.14px;word-spacing:-0.44px;}
#t1c_4094{left:69px;bottom:413px;letter-spacing:0.13px;}
#t1d_4094{left:151px;bottom:413px;letter-spacing:0.15px;word-spacing:0.01px;}
#t1e_4094{left:69px;bottom:389px;letter-spacing:-0.14px;word-spacing:-0.57px;}
#t1f_4094{left:69px;bottom:373px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#t1g_4094{left:69px;bottom:346px;}
#t1h_4094{left:95px;bottom:350px;letter-spacing:-0.13px;word-spacing:-0.44px;}
#t1i_4094{left:239px;bottom:350px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#t1j_4094{left:410px;bottom:350px;letter-spacing:-0.14px;word-spacing:-0.35px;}
#t1k_4094{left:536px;bottom:356px;letter-spacing:-0.03px;}
#t1l_4094{left:554px;bottom:350px;letter-spacing:-0.14px;word-spacing:-0.38px;}
#t1m_4094{left:95px;bottom:333px;letter-spacing:-0.1px;word-spacing:-0.53px;}
#t1n_4094{left:125px;bottom:340px;letter-spacing:-0.03px;}
#t1o_4094{left:143px;bottom:333px;letter-spacing:-0.14px;word-spacing:-0.4px;}
#t1p_4094{left:95px;bottom:316px;letter-spacing:-0.14px;word-spacing:-0.44px;}
#t1q_4094{left:95px;bottom:299px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t1r_4094{left:95px;bottom:283px;letter-spacing:-0.14px;word-spacing:-0.52px;}
#t1s_4094{left:69px;bottom:247px;letter-spacing:-0.11px;word-spacing:-0.01px;}
#t1t_4094{left:91px;bottom:230px;letter-spacing:-0.08px;word-spacing:-0.04px;}
#t1u_4094{left:69px;bottom:209px;letter-spacing:-0.11px;}
#t1v_4094{left:91px;bottom:192px;letter-spacing:-0.11px;}
#t1w_4094{left:69px;bottom:171px;letter-spacing:-0.12px;}
#t1x_4094{left:91px;bottom:154px;letter-spacing:-0.12px;}
#t1y_4094{left:69px;bottom:133px;letter-spacing:-0.11px;word-spacing:-0.08px;}
#t1z_4094{left:91px;bottom:116px;letter-spacing:-0.11px;}

.s1_4094{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_4094{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_4094{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s4_4094{font-size:18px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s5_4094{font-size:21px;font-family:TimesNewRoman_b5y;color:#000;}
.s6_4094{font-size:14px;font-family:Verdana-Bold_b5u;color:#000;}
.s7_4094{font-size:11px;font-family:Verdana_b5t;color:#000;}
.s8_4094{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts4094" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_b5y;
	src: url("fonts/TimesNewRoman_b5y.woff") format("woff");
}

@font-face {
	font-family: Verdana-Bold_b5u;
	src: url("fonts/Verdana-Bold_b5u.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg4094Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg4094" style="-webkit-user-select: none;"><object width="935" height="1210" data="4094/4094.svg" type="image/svg+xml" id="pdf4094" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_4094" class="t s1_4094">30-12 </span><span id="t2_4094" class="t s1_4094">Vol. 3C </span>
<span id="t3_4094" class="t s2_4094">APIC VIRTUALIZATION AND VIRTUAL INTERRUPTS </span>
<span id="t4_4094" class="t s3_4094">Virtualization of accesses to the APIC-access page is principally intended for basic instructions such as AND, MOV, </span>
<span id="t5_4094" class="t s3_4094">OR, TEST, XCHG, and XOR. Use of an instruction that normally operates on floating-point, SSE, AVX, or AVX-512 </span>
<span id="t6_4094" class="t s3_4094">registers may cause an APIC-access VM exit unconditionally regardless of the page offset it accesses on the APIC- </span>
<span id="t7_4094" class="t s3_4094">access page. </span>
<span id="t8_4094" class="t s4_4094">30.4.5 </span><span id="t9_4094" class="t s4_4094">Issues Pertaining to Page Size and TLB Management </span>
<span id="ta_4094" class="t s3_4094">The 1-setting of the “virtualize APIC accesses” VM-execution is guaranteed to apply only if translations to the APIC- </span>
<span id="tb_4094" class="t s3_4094">access address use a 4-KByte page. The following items provide details: </span>
<span id="tc_4094" class="t s5_4094">• </span><span id="td_4094" class="t s3_4094">If EPT is not in use, any linear address that translates to an address on the APIC-access page should use a 4- </span>
<span id="te_4094" class="t s3_4094">KByte page. Any access to a linear address that translates to the APIC-access page using a larger page may </span>
<span id="tf_4094" class="t s3_4094">operate as if the “virtualize APIC accesses” VM-execution control were 0. </span>
<span id="tg_4094" class="t s5_4094">• </span><span id="th_4094" class="t s3_4094">If EPT is in use, any guest-physical address that translates to an address on the APIC-access page should use a </span>
<span id="ti_4094" class="t s3_4094">4-KByte page. Any access to a linear address that translates to a guest-physical address that in turn translates </span>
<span id="tj_4094" class="t s3_4094">to the APIC-access page using a larger page may operate as if the “virtualize APIC accesses” VM-execution </span>
<span id="tk_4094" class="t s3_4094">control were 0. (This is true also for guest-physical accesses to the APIC-access page; see Section 30.4.6.1.) </span>
<span id="tl_4094" class="t s3_4094">In addition, software should perform appropriate TLB invalidation when making changes that may affect APIC- </span>
<span id="tm_4094" class="t s3_4094">virtualization. The specifics depend on whether VPIDs or EPT is being used: </span>
<span id="tn_4094" class="t s5_4094">• </span><span id="to_4094" class="t s6_4094">VPIDs being used but EPT not being used. </span><span id="tp_4094" class="t s3_4094">Suppose that there is a VPID that has been used before and that </span>
<span id="tq_4094" class="t s3_4094">software has since made either of the following changes: (1) set the “virtualize APIC accesses” VM-execution </span>
<span id="tr_4094" class="t s3_4094">control when it had previously been 0; or (2) changed the paging structures so that some linear address </span>
<span id="ts_4094" class="t s3_4094">translates to the APIC-access address when it previously did not. In that case, software should execute </span>
<span id="tt_4094" class="t s3_4094">INVVPID (see “INVVPID— Invalidate Translations Based on VPID” in Section 31.3) before performing on the </span>
<span id="tu_4094" class="t s3_4094">same logical processor and with the same VPID. </span>
<span id="tv_4094" class="t s7_4094">10 </span>
<span id="tw_4094" class="t s5_4094">• </span><span id="tx_4094" class="t s6_4094">EPT being used. </span><span id="ty_4094" class="t s3_4094">Suppose that there is an EPTP value that has been used before and that software has since </span>
<span id="tz_4094" class="t s3_4094">made either of the following changes: (1) set the “virtualize APIC accesses” VM-execution control when it had </span>
<span id="t10_4094" class="t s3_4094">previously been 0; or (2) </span><span id="t11_4094" class="t s3_4094">changed the EPT paging structures so that some guest-physical address translates to </span>
<span id="t12_4094" class="t s3_4094">the APIC-access address when it previously did not. In that case, software should execute INVEPT (see </span>
<span id="t13_4094" class="t s3_4094">“INVEPT— Invalidate Translations Derived from EPT” in Section 31.3) before performing on the same logical </span>
<span id="t14_4094" class="t s3_4094">processor and with the same EPTP value. </span>
<span id="t15_4094" class="t s7_4094">11 </span>
<span id="t16_4094" class="t s5_4094">• </span><span id="t17_4094" class="t s6_4094">Neither VPIDs nor EPT being used. </span><span id="t18_4094" class="t s3_4094">No invalidation is required. </span>
<span id="t19_4094" class="t s3_4094">Failure to perform the appropriate TLB invalidation may result in the logical processor operating as if the “virtualize </span>
<span id="t1a_4094" class="t s3_4094">APIC accesses” VM-execution control were 0 in responses to accesses to the affected address. (No invalidation is </span>
<span id="t1b_4094" class="t s3_4094">necessary if neither VPIDs nor EPT is being used.) </span>
<span id="t1c_4094" class="t s4_4094">30.4.6 </span><span id="t1d_4094" class="t s4_4094">APIC Accesses Not Directly Resulting From Linear Addresses </span>
<span id="t1e_4094" class="t s3_4094">Section 30.4 has described the treatment of accesses that use linear addresses that translate to addresses on the </span>
<span id="t1f_4094" class="t s3_4094">APIC-access page. This section considers memory accesses that do not result directly from linear addresses. </span>
<span id="t1g_4094" class="t s5_4094">• </span><span id="t1h_4094" class="t s3_4094">An access is called a </span><span id="t1i_4094" class="t s6_4094">guest-physical access </span><span id="t1j_4094" class="t s3_4094">if (1) CR0.PG = 1; </span>
<span id="t1k_4094" class="t s7_4094">12 </span>
<span id="t1l_4094" class="t s3_4094">(2) the “enable EPT” VM-execution control </span>
<span id="t1m_4094" class="t s3_4094">is 1; </span>
<span id="t1n_4094" class="t s7_4094">13 </span>
<span id="t1o_4094" class="t s3_4094">(3) the access’s physical address is the result of an EPT translation; and (4) either (a) the access was </span>
<span id="t1p_4094" class="t s3_4094">not generated by a linear address; or (b) the access’s guest-physical address is not the translation of the </span>
<span id="t1q_4094" class="t s3_4094">access’s linear address. Section 30.4.6.1 discusses the treatment of guest-physical accesses to the APIC- </span>
<span id="t1r_4094" class="t s3_4094">access page. </span>
<span id="t1s_4094" class="t s8_4094">10. INVVPID should use either (1) the all-contexts INVVPID type; (2) the single-context INVVPID type with the VPID in the INVVPID </span>
<span id="t1t_4094" class="t s8_4094">descriptor; or (3) the individual-address INVVPID type with the linear address and the VPID in the INVVPID descriptor. </span>
<span id="t1u_4094" class="t s8_4094">11. INVEPT should use either (1) the global INVEPT type; or (2) the single-context INVEPT type with the EPTP value in the INVEPT </span>
<span id="t1v_4094" class="t s8_4094">descriptor. </span>
<span id="t1w_4094" class="t s8_4094">12. If the capability MSR IA32_VMX_CR0_FIXED0 reports that CR0.PG must be 1 in VMX operation, CR0.PG must be 1 unless the “unre- </span>
<span id="t1x_4094" class="t s8_4094">stricted guest” VM-execution control and bit 31 of the primary processor-based VM-execution controls are both 1. </span>
<span id="t1y_4094" class="t s8_4094">13. “Enable EPT” is a secondary processor-based VM-execution control. If bit 31 of the primary processor-based VM-execution controls </span>
<span id="t1z_4094" class="t s8_4094">is 0, VMX non-root operation functions as if the “enable EPT” VM-execution control were 0. See Section 25.6.2. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
