library ieee;

use IEEE.STD_LOGIC_1164.all;
use work.cpu_lib.all;

entity CSR is
	port(
		-- Input ports 
		load : STD_LOGIC;
		
		n_in : STD_LOGIC;
		c_in : STD_LOGIC;
		v_in : STD_LOGIC;
		z_in : STD_LOGIC;
		
		-- Output ports
		n_out : STD_LOGIC;
		c_out : STD_LOGIC;
		v_out : STD_LOGIC;
		z_out : STD_LOGIC;
		
	)
end entity;