
---------- Begin Simulation Statistics ----------
final_tick                               1221627147000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  69132                       # Simulator instruction rate (inst/s)
host_mem_usage                                 702140                       # Number of bytes of host memory used
host_op_rate                                    69334                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 20781.03                       # Real time elapsed on the host
host_tick_rate                               58785695                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1436636557                       # Number of instructions simulated
sim_ops                                    1440840319                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.221627                       # Number of seconds simulated
sim_ticks                                1221627147000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            86.035852                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits              178627580                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups           207619934                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect         13255956                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        277086778                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits          23676914                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups       24979927                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses         1303013                       # Number of indirect misses.
system.cpu0.branchPred.lookups              352680522                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted      2188388                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                       2100293                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          8663364                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 329548559                       # Number of branches committed
system.cpu0.commit.bw_lim_events             47334590                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        6309779                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       86570020                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts          1316564302                       # Number of instructions committed
system.cpu0.commit.committedOps            1318667881                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   2262838160                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.582750                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.429431                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0   1671726620     73.88%     73.88% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    339977611     15.02%     88.90% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     82578312      3.65%     92.55% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3     79896085      3.53%     96.08% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4     27539192      1.22%     97.30% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      3250641      0.14%     97.44% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      4987065      0.22%     97.66% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      5548044      0.25%     97.91% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     47334590      2.09%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   2262838160                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                        65                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls            25143947                       # Number of function calls committed.
system.cpu0.commit.int_insts               1273935777                       # Number of committed integer instructions.
system.cpu0.commit.loads                    405173749                       # Number of loads committed
system.cpu0.commit.membars                    4203736                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      4203745      0.32%      0.32% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       742072011     56.27%     56.59% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult       11831810      0.90%     57.49% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv         2099839      0.16%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             6      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt            16      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             2      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            6      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      407274030     30.89%     88.53% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite     151186381     11.47%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead           12      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           23      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total       1318667881                       # Class of committed instruction
system.cpu0.commit.refs                     558460446                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                 1316564302                       # Number of Instructions Simulated
system.cpu0.committedOps                   1318667881                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              1.850464                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        1.850464                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            422875692                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              4643512                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved           176543133                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts            1427035788                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles               839516098                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles               1001518270                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               8675387                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts             12429452                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              6878392                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  352680522                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                257436016                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                   1435026556                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              4110055                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          268                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                    1448090059                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  19                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               26535960                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.144763                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles         831169010                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches         202304494                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.594392                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        2279463839                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.636200                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.870193                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0              1233944102     54.13%     54.13% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               779667980     34.20%     88.34% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2               162249377      7.12%     95.45% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                82280675      3.61%     99.06% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                11942045      0.52%     99.59% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 6967630      0.31%     99.89% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  306903      0.01%     99.91% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                 2101659      0.09%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                    3468      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          2279463839                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                       57                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                      32                       # number of floating regfile writes
system.cpu0.idleCycles                      156791119                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             8782116                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               340048118                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.572088                       # Inst execution rate
system.cpu0.iew.exec_refs                   604424155                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                 162118035                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              353797007                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            440145971                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           2106445                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          5429085                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts           162701424                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts         1405187054                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            442306120                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          9901242                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts           1393752497                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents               2064984                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents              7475496                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               8675387                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles             11994599                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked       163275                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads        26041450                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses        32573                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation        11432                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads      6755650                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     34972222                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      9414727                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents         11432                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       740049                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       8042067                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                617894153                       # num instructions consuming a value
system.cpu0.iew.wb_count                   1381686976                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.857738                       # average fanout of values written-back
system.cpu0.iew.wb_producers                529991379                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.567136                       # insts written-back per cycle
system.cpu0.iew.wb_sent                    1381759774                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads              1711152952                       # number of integer regfile reads
system.cpu0.int_regfile_writes              889346145                       # number of integer regfile writes
system.cpu0.ipc                              0.540405                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.540405                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          4205616      0.30%      0.30% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            779488191     55.53%     55.83% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult            11834484      0.84%     56.68% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv              2100433      0.15%     56.83% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     56.83% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  6      0.00%     56.83% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                 16      0.00%     56.83% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     56.83% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     56.83% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  2      0.00%     56.83% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 6      0.00%     56.83% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     56.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     56.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     56.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     56.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     56.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     56.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     56.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     56.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     56.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     56.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     56.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     56.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     56.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     56.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     56.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     56.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     56.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     56.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     56.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     56.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     56.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     56.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     56.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     56.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     56.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     56.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     56.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     56.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     56.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     56.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     56.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     56.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     56.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     56.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     56.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     56.83% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           445889789     31.77%     88.59% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite          160135160     11.41%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead             13      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            24      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total            1403653740                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                     70                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                137                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses           67                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes                69                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    2918561                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.002079                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 546640     18.73%     18.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%     18.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     18.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     18.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     18.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     18.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     18.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     18.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     18.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     18.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     18.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     18.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     18.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     18.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     18.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     18.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     18.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     18.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     18.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     18.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     18.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     18.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     18.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     18.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     18.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     18.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     18.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     18.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     18.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     18.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     18.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     18.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     18.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     18.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     18.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     18.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     18.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     18.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     18.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     18.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     18.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     18.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     18.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     18.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     18.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     18.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead               1943732     66.60%     85.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite               428186     14.67%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               3      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses            1402366615                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        5089864594                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses   1381686909                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes       1491716885                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                1398876701                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued               1403653740                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            6310353                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       86519169                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued           174852                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved           574                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     17849202                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   2279463839                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.615782                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.820844                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0         1256569632     55.13%     55.13% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          719703143     31.57%     86.70% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          250010190     10.97%     97.67% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           38837685      1.70%     99.37% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            8837120      0.39%     99.76% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            1765488      0.08%     99.84% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6            3127087      0.14%     99.97% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             429232      0.02%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             184262      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     2279463839                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.576152                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads         16780085                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         4160414                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           440145971                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores          162701424                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   1911                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    30                       # number of misc regfile writes
system.cpu0.numCycles                      2436254958                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     6999374                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              381235409                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            845206476                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents              14268496                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               850866172                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents              11646379                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                16696                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups           1740176130                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts            1417975406                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          919481521                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                995673064                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents              16153838                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               8675387                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             42624211                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                74275040                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups               57                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups      1740176073                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        389596                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              5884                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 29963120                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          5881                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  3620717239                       # The number of ROB reads
system.cpu0.rob.rob_writes                 2827134817                       # The number of ROB writes
system.cpu0.timesIdled                       20767862                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 1867                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            90.703120                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               20626186                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            22740327                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          2768375                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         30519794                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits           1042789                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups        1057315                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses           14526                       # Number of indirect misses.
system.cpu1.branchPred.lookups               35071410                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted        48245                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                       2100002                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          1961531                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  28120575                       # Number of branches committed
system.cpu1.commit.bw_lim_events              4038645                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        6300692                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       15843148                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts           120072255                       # Number of instructions committed
system.cpu1.commit.committedOps             122172438                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    443672753                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.275366                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.056110                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    394755199     88.97%     88.97% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     23954453      5.40%     94.37% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      8377370      1.89%     96.26% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      7289784      1.64%     97.90% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      1914009      0.43%     98.34% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       788047      0.18%     98.51% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6      2198260      0.50%     99.01% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       356986      0.08%     99.09% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      4038645      0.91%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    443672753                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls             1798175                       # Number of function calls committed.
system.cpu1.commit.int_insts                116609448                       # Number of committed integer instructions.
system.cpu1.commit.loads                     30177000                       # Number of loads committed
system.cpu1.commit.membars                    4200129                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      4200129      3.44%      3.44% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        76672424     62.76%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             44      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              88      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       32277002     26.42%     92.61% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       9022739      7.39%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total        122172438                       # Class of committed instruction
system.cpu1.commit.refs                      41299753                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                  120072255                       # Number of Instructions Simulated
system.cpu1.committedOps                    122172438                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              3.730895                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        3.730895                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            348392576                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               853173                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            19702403                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts             144448469                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                25800671                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 65716561                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               1963256                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts              1968785                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              5070393                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   35071410                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 22627219                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    419035851                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               288792                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.IcacheWaitRetryStallCycles           18                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.Insts                     149235315                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                5540200                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.078288                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          25137486                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          21668975                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.333132                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         446943457                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.338602                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.771604                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               350982621     78.53%     78.53% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                61349531     13.73%     92.26% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                18812351      4.21%     96.47% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                12253518      2.74%     99.21% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 2604782      0.58%     99.79% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  462875      0.10%     99.89% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                  477086      0.11%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                     539      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     154      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           446943457                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu1.idleCycles                        1033491                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             2078760                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                30473014                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.297090                       # Inst execution rate
system.cpu1.iew.exec_refs                    45341001                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                  11443124                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              296305591                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             34488109                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           2100636                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          1924591                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts            11754391                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts          137967796                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             33897877                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          1819756                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts            133089259                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents               1769391                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              4959211                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               1963256                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles              9334452                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        77164                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads          875191                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses        23119                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation         2279                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads        11123                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      4311109                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores       631638                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents          2279                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       532287                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect       1546473                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 77980567                       # num instructions consuming a value
system.cpu1.iew.wb_count                    131800878                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.846258                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 65991691                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.294214                       # insts written-back per cycle
system.cpu1.iew.wb_sent                     131856979                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads               168841398                       # number of integer regfile reads
system.cpu1.int_regfile_writes               88846284                       # number of integer regfile writes
system.cpu1.ipc                              0.268032                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.268032                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          4200237      3.11%      3.11% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             84848068     62.89%     66.01% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  47      0.00%     66.01% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   88      0.00%     66.01% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     66.01% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     66.01% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     66.01% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     66.01% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     66.01% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     66.01% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     66.01% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     66.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     66.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     66.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     66.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     66.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     66.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     66.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     66.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     66.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     66.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     66.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     66.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     66.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     66.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     66.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     66.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     66.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     66.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     66.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     66.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     66.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     66.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     66.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     66.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     66.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     66.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     66.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     66.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     66.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     66.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     66.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     66.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     66.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     66.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     66.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     66.01% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            36447963     27.02%     93.02% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            9412600      6.98%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total             134909015                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                     15                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                 27                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    2908253                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.021557                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 667220     22.94%     22.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     22.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     22.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     22.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     22.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     22.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     22.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     22.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     22.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     22.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     22.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     22.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     22.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     22.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     22.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     22.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     22.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     22.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     22.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     22.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     22.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     22.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     22.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     22.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     22.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     22.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     22.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     22.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     22.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     22.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     22.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     22.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     22.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     22.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     22.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     22.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     22.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     22.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     22.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     22.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     22.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     22.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     22.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     22.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     22.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     22.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead               1837854     63.19%     86.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite               403176     13.86%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               3      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses             133617016                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         719861717                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses    131800866                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        153764891                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                 131666939                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                134909015                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            6300857                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       15795357                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued           192004                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved           165                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined      6376925                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    446943457                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.301848                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.794613                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          365979712     81.89%     81.89% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           49597339     11.10%     92.98% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           19135039      4.28%     97.26% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            6242008      1.40%     98.66% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            3646853      0.82%     99.48% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             955924      0.21%     99.69% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             891834      0.20%     99.89% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             360446      0.08%     99.97% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8             134302      0.03%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      446943457                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.301152                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads         13631637                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores         1354533                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            34488109                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores           11754391                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    108                       # number of misc regfile reads
system.cpu1.numCycles                       447976948                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                  1995269951                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              320390696                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             81693689                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents              13765790                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                29273109                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents               3158664                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                32964                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            180738472                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts             142277809                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           95748027                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 65791856                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents              11740786                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               1963256                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             29498878                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                14054338                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups       180738460                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         25662                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               599                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 30153497                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           598                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   577649460                       # The number of ROB reads
system.cpu1.rob.rob_writes                  279310668                       # The number of ROB writes
system.cpu1.timesIdled                          49384                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued          3502474                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit                14417                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified             3705795                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage              12676517                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      7283973                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      14464132                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests       534152                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops        97028                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     76602638                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      5551485                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests    153204825                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        5648513                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 1221627147000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            4357551                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      3767390                       # Transaction distribution
system.membus.trans_dist::CleanEvict          3412667                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              370                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            268                       # Transaction distribution
system.membus.trans_dist::ReadExReq           2925778                       # Transaction distribution
system.membus.trans_dist::ReadExResp          2925771                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       4357551                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           108                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     21747454                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               21747454                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    707245568                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               707245568                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              543                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           7284075                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 7284075    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             7284075                       # Request fanout histogram
system.membus.respLayer1.occupancy        38599861095                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              3.2                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         31443182411                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               2.6                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   1221627147000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 1221627147000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 1221627147000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 1221627147000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1221627147000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   1221627147000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 1221627147000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 1221627147000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 1221627147000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1221627147000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                  8                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples            4                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean       874922250                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   791493475.254482                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10            4    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        35500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   1850189000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total              4                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   1218127458000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   3499689000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 1221627147000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst    226801735                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       226801735                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst    226801735                       # number of overall hits
system.cpu0.icache.overall_hits::total      226801735                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst     30634281                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total      30634281                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst     30634281                       # number of overall misses
system.cpu0.icache.overall_misses::total     30634281                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 417956498995                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 417956498995                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 417956498995                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 417956498995                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    257436016                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    257436016                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    257436016                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    257436016                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.118998                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.118998                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.118998                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.118998                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 13643.424469                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 13643.424469                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 13643.424469                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 13643.424469                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         3500                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets          212                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               65                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              2                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    53.846154                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          106                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks     29656464                       # number of writebacks
system.cpu0.icache.writebacks::total         29656464                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst       977783                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total       977783                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst       977783                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total       977783                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst     29656498                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total     29656498                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst     29656498                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total     29656498                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 378594620996                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 378594620996                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 378594620996                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 378594620996                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.115199                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.115199                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.115199                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.115199                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 12765.992161                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 12765.992161                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 12765.992161                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 12765.992161                       # average overall mshr miss latency
system.cpu0.icache.replacements              29656464                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst    226801735                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      226801735                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst     30634281                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total     30634281                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 417956498995                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 417956498995                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    257436016                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    257436016                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.118998                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.118998                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 13643.424469                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 13643.424469                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst       977783                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total       977783                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst     29656498                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total     29656498                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 378594620996                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 378594620996                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.115199                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.115199                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 12765.992161                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 12765.992161                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 1221627147000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999950                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          256457946                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs         29656464                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             8.647624                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999950                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999998                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999998                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           31                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        544528528                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       544528528                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 1221627147000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    481943865                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       481943865                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    481943865                       # number of overall hits
system.cpu0.dcache.overall_hits::total      481943865                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     78175544                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      78175544                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     78175544                       # number of overall misses
system.cpu0.dcache.overall_misses::total     78175544                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 1640605899412                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 1640605899412                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 1640605899412                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 1640605899412                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    560119409                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    560119409                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    560119409                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    560119409                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.139569                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.139569                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.139569                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.139569                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 20986.178227                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 20986.178227                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 20986.178227                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 20986.178227                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs      8354674                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       226025                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           204062                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           2854                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    40.941841                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    79.195865                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     43895308                       # number of writebacks
system.cpu0.dcache.writebacks::total         43895308                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data     35193501                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     35193501                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data     35193501                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     35193501                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     42982043                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     42982043                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     42982043                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     42982043                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 710372497341                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 710372497341                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 710372497341                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 710372497341                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.076737                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.076737                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.076737                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.076737                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 16527.192468                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 16527.192468                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 16527.192468                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 16527.192468                       # average overall mshr miss latency
system.cpu0.dcache.replacements              43895308                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    350051376                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      350051376                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     58885503                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     58885503                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 1087874514500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 1087874514500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    408936879                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    408936879                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.143997                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.143997                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 18474.403021                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 18474.403021                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data     21249446                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total     21249446                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     37636057                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     37636057                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 562801942500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 562801942500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.092034                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.092034                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 14953.796634                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 14953.796634                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data    131892489                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total     131892489                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data     19290041                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total     19290041                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 552731384912                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 552731384912                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data    151182530                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total    151182530                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.127594                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.127594                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 28653.717476                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 28653.717476                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data     13944055                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total     13944055                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      5345986                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      5345986                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data 147570554841                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total 147570554841                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.035361                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.035361                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 27603.992012                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 27603.992012                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         2148                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         2148                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         1790                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         1790                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data    131126500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total    131126500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         3938                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         3938                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.454545                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.454545                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 73255.027933                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 73255.027933                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         1776                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         1776                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           14                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           14                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data       741000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total       741000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.003555                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.003555                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 52928.571429                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 52928.571429                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         3740                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         3740                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          134                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          134                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data       542500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total       542500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         3874                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         3874                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.034590                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.034590                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  4048.507463                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  4048.507463                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          133                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          133                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data       409500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total       409500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.034331                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.034331                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  3078.947368                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  3078.947368                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data      1186131                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total        1186131                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data       914162                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total       914162                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data  92290528000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total  92290528000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data      2100293                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total      2100293                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.435255                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.435255                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 100956.425666                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 100956.425666                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data       914162                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total       914162                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data  91376366000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total  91376366000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.435255                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.435255                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 99956.425666                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 99956.425666                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1221627147000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.999342                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          527031029                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         43895912                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            12.006381                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           256500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.999342                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999979                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999979                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           23                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3            9                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses       1168350972                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses      1168350972                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 1221627147000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst            29394655                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            41173846                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst               54157                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data             1191805                       # number of demand (read+write) hits
system.l2.demand_hits::total                 71814463                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst           29394655                       # number of overall hits
system.l2.overall_hits::.cpu0.data           41173846                       # number of overall hits
system.l2.overall_hits::.cpu1.inst              54157                       # number of overall hits
system.l2.overall_hits::.cpu1.data            1191805                       # number of overall hits
system.l2.overall_hits::total                71814463                       # number of overall hits
system.l2.demand_misses::.cpu0.inst            261841                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           2721118                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              6349                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data           1797061                       # number of demand (read+write) misses
system.l2.demand_misses::total                4786369                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst           261841                       # number of overall misses
system.l2.overall_misses::.cpu0.data          2721118                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             6349                       # number of overall misses
system.l2.overall_misses::.cpu1.data          1797061                       # number of overall misses
system.l2.overall_misses::total               4786369                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst  21985696500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 273575461458                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    572677000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 190635208467                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     486769043425                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst  21985696500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 273575461458                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    572677000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 190635208467                       # number of overall miss cycles
system.l2.overall_miss_latency::total    486769043425                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst        29656496                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        43894964                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           60506                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         2988866                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             76600832                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst       29656496                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       43894964                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          60506                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        2988866                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            76600832                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.008829                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.061992                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.104932                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.601252                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.062485                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.008829                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.061992                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.104932                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.601252                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.062485                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 83965.828499                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 100537.889742                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 90199.558986                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 106081.656920                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 101699.021414                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 83965.828499                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 100537.889742                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 90199.558986                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 106081.656920                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 101699.021414                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs              39645                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                       331                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs     119.773414                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                   1078065                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             3767390                       # number of writebacks
system.l2.writebacks::total                   3767390                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst             42                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data          99395                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst             68                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data          59520                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              159025                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst            42                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data         99395                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst            68                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data         59520                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             159025                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst       261799                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      2621723                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         6281                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data      1737541                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           4627344                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst       261799                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      2621723                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         6281                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data      1737541                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher      2662493                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          7289837                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst  19365586002                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 239473716465                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    506197500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 168039807470                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 427385307437                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst  19365586002                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 239473716465                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    506197500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 168039807470                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 240958162805                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 668343470242                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.008828                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.059727                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.103808                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.581338                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.060409                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.008828                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.059727                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.103808                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.581338                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.095167                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 73971.199286                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 91342.112216                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 80591.864353                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 96711.276148                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 92360.824576                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 73971.199286                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 91342.112216                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 80591.864353                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 96711.276148                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 90500.956361                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 91681.538317                       # average overall mshr miss latency
system.l2.replacements                       12799135                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks     10489113                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total         10489113                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks     10489113                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total     10489113                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     65580853                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         65580853                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     65580853                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     65580853                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher      2662493                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total        2662493                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 240958162805                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 240958162805                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 90500.956361                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 90500.956361                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data              13                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data               5                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   18                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            76                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data             2                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 78                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data      1173500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total      1173500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           89                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data            7                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               96                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.853933                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.285714                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.812500                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data 15440.789474                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total 15044.871795                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data           76                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data            2                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            78                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data      1528000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data        40000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      1568000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.853933                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.285714                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.812500                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20105.263158                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data        20000                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20102.564103                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data             1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data             4                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  5                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu1.data           24                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               24                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_accesses::.cpu0.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data           28                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             29                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.857143                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.827586                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data           24                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           24                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data       495000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total       495000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.857143                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.827586                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data        20625                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total        20625                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data          4486597                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data           427139                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               4913736                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data        1772785                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data        1273078                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             3045863                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data 181347475477                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data 135456248978                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  316803724455                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      6259382                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data      1700217                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           7959599                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.283220                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.748774                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.382665                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 102295.244757                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 106400.588949                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 104011.153639                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data        77347                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data        44349                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total           121696                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data      1695438                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data      1228729                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        2924167                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data 157669086983                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data 118852773481                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 276521860464                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.270863                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.722690                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.367376                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 92996.079469                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 96728.223621                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 94564.318818                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst      29394655                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst         54157                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           29448812                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst       261841                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         6349                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total           268190                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst  21985696500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    572677000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total  22558373500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst     29656496                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        60506                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       29717002                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.008829                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.104932                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.009025                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 83965.828499                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 90199.558986                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 84113.402811                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst           42                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst           68                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total           110                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst       261799                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         6281                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total       268080                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst  19365586002                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    506197500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total  19871783502                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.008828                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.103808                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.009021                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 73971.199286                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 80591.864353                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 74126.318644                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data     36687249                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       764666                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          37451915                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data       948333                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       523983                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         1472316                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data  92227985981                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  55178959489                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 147406945470                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     37635582                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data      1288649                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      38924231                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.025198                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.406614                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.037825                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 97252.743478                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 105306.774245                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 100119.094997                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data        22048                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data        15171                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total        37219                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data       926285                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       508812                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      1435097                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  81804629482                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  49187033989                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 130991663471                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.024612                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.394841                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.036869                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 88314.751380                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 96670.349734                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 91277.219220                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data           30                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data           26                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                56                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data           87                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data           48                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total             135                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data       663000                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data       543000                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total      1206000                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data          117                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data           74                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total           191                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.743590                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.648649                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.706806                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data  7620.689655                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data 11312.500000                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total  8933.333333                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data           14                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data           13                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total           27                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data           73                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data           35                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          108                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data      1437998                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data       689999                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      2127997                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.623932                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.472973                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.565445                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19698.602740                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 19714.257143                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19703.675926                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 1221627147000                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1221627147000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999920                       # Cycle average of tags in use
system.l2.tags.total_refs                   155167685                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  12799218                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     12.123216                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      27.317098                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        4.107784                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data       14.557004                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.036318                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        2.511358                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    15.470358                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.426830                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.064184                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.227453                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000567                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.039240                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.241724                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999999                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024            64                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           64                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                1234168194                       # Number of tag accesses
system.l2.tags.data_accesses               1234168194                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1221627147000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst      16755072                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data     167848448                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        401984                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data     111248064                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher    169879040                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          466132608                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst     16755072                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       401984                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      17157056                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    241112960                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       241112960                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst         261798                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        2622632                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           6281                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data        1738251                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher      2654360                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             7283322                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      3767390                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            3767390                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst         13715373                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        137397444                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           329056                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data         91065481                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher    139059647                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             381567002                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst     13715373                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       329056                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         14044429                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      197370336                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            197370336                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      197370336                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst        13715373                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       137397444                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          329056                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data        91065481                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher    139059647                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            578937338                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   3709657.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples    261798.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   2555941.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      6281.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples   1731611.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples   2654030.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.005716292750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       226992                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       226992                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            15632998                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            3494895                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     7283322                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    3767390                       # Number of write requests accepted
system.mem_ctrls.readBursts                   7283322                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  3767390                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  73661                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 57733                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            400556                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            398602                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            435047                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            795112                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            520222                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            524311                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            417106                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            395593                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            477182                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            394810                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           412973                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           395677                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           425826                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           395549                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           422163                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           398932                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            232067                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            231467                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            227308                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            228561                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            231604                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            231604                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            230500                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            228297                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            241045                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            230793                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           233835                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           232215                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           233279                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           232041                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           232247                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           232776                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.39                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.89                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 257248361482                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                36048305000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            392429505232                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     35681.06                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                54431.06                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  4028911                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1713688                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 55.88                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                46.20                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               7283322                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              3767390                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 2829991                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 1653830                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  715834                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  563822                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  463840                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  251091                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  182807                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  139389                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  109231                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                   86649                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                  66255                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                  55451                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                  37829                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                  22033                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                  12885                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                   8593                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                   5734                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                   3493                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                    697                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                    207                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  24352                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  28460                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  81729                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 155993                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 198488                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 217576                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 227933                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 234120                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 241239                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 247967                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 256210                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 267411                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 257031                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 253620                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 249638                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 242106                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 239530                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 240488                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  16778                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  10104                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   6255                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   4062                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   2746                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   1803                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   1204                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    831                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    552                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    379                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    265                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    202                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    164                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    117                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                     82                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                     69                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                     39                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                     29                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                     27                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                     18                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      5176690                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    134.996174                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    91.049567                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   191.570878                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      3864046     74.64%     74.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       667521     12.89%     87.54% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       236931      4.58%     92.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       152448      2.94%     95.06% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        46721      0.90%     95.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        22946      0.44%     96.41% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        17647      0.34%     96.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        15369      0.30%     97.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       153061      2.96%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      5176690                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       226992                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      31.761630                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     25.341893                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    300.116284                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-8191       226987    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24576-32767            4      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::131072-139263            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        226992                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       226992                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.342598                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.319639                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.911308                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           193544     85.26%     85.26% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             4490      1.98%     87.24% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            18992      8.37%     95.61% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             6650      2.93%     98.54% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             2131      0.94%     99.48% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              679      0.30%     99.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              279      0.12%     99.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23              131      0.06%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               55      0.02%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25               23      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26               14      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        226992                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              461418304                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 4714304                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               237416896                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               466132608                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            241112960                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       377.71                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       194.34                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    381.57                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    197.37                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         4.47                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     2.95                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.52                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  1221627057500                       # Total gap between requests
system.mem_ctrls.avgGap                     110547.36                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst     16755072                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data    163580224                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       401984                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data    110823104                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher    169857920                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    237416896                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 13715373.009797727689                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 133903560.019692331553                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 329056.210798170825                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 90717617.296040654182                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 139042358.723876655102                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 194344810.184543162584                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst       261798                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      2622632                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         6281                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data      1738251                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher      2654360                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      3767390                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   8549666354                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 131050707978                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    242304265                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  95686089415                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 156900737220                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 29202402029319                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     32657.49                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     49969.16                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     38577.34                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     55047.34                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     59110.57                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   7751361.56                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    52.59                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          18048677640                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           9593084490                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         23727019680                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         9752165820                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     96433942800.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     251622085350                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     257212542240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       666389518020                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        545.493377                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 665892292326                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  40792700000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 514942154674                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          18912967500                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy          10052454060                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         27749959860                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         9612149760                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     96433942800.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     387102173970                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     143124046560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       692987694510                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        567.266122                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 367890813918                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  40792700000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 812943633082                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                179                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples           90                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    11080533733.333334                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   56804886973.492683                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10           86     95.56%     95.56% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+10-1e+11            1      1.11%     96.67% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1e+11-1.5e+11            1      1.11%     97.78% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::2e+11-2.5e+11            1      1.11%     98.89% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::4.5e+11-5e+11            1      1.11%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        17000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 476202418000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total             90                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   224379111000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 997248036000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 1221627147000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     22557126                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        22557126                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     22557126                       # number of overall hits
system.cpu1.icache.overall_hits::total       22557126                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        70093                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         70093                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        70093                       # number of overall misses
system.cpu1.icache.overall_misses::total        70093                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst   1473393499                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   1473393499                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst   1473393499                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   1473393499                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     22627219                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     22627219                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     22627219                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     22627219                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.003098                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.003098                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.003098                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.003098                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 21020.551253                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 21020.551253                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 21020.551253                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 21020.551253                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          217                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                3                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    72.333333                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        60474                       # number of writebacks
system.cpu1.icache.writebacks::total            60474                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         9587                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         9587                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         9587                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         9587                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        60506                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        60506                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        60506                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        60506                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst   1270499500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   1270499500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst   1270499500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   1270499500                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.002674                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.002674                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.002674                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.002674                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 20997.909298                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 20997.909298                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 20997.909298                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 20997.909298                       # average overall mshr miss latency
system.cpu1.icache.replacements                 60474                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     22557126                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       22557126                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        70093                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        70093                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   1473393499                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   1473393499                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     22627219                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     22627219                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.003098                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.003098                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 21020.551253                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 21020.551253                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         9587                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         9587                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        60506                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        60506                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst   1270499500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   1270499500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.002674                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.002674                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 20997.909298                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 20997.909298                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 1221627147000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.216144                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           20539304                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            60474                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           339.638588                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        390698000                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.216144                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.975504                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.975504                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           20                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4           11                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         45314944                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        45314944                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 1221627147000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     32275496                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        32275496                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     32275496                       # number of overall hits
system.cpu1.dcache.overall_hits::total       32275496                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      9463654                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       9463654                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      9463654                       # number of overall misses
system.cpu1.dcache.overall_misses::total      9463654                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 595614175257                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 595614175257                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 595614175257                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 595614175257                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     41739150                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     41739150                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     41739150                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     41739150                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.226733                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.226733                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.226733                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.226733                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 62937.019386                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 62937.019386                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 62937.019386                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 62937.019386                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      4738033                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       184789                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            87446                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           2562                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    54.182387                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    72.126854                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      2988863                       # number of writebacks
system.cpu1.dcache.writebacks::total          2988863                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      7249238                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      7249238                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      7249238                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      7249238                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      2214416                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      2214416                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      2214416                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      2214416                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 136318684096                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 136318684096                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 136318684096                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 136318684096                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.053054                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.053054                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.053054                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.053054                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 61559.654598                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 61559.654598                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 61559.654598                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 61559.654598                       # average overall mshr miss latency
system.cpu1.dcache.replacements               2988863                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     27283930                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       27283930                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      5432922                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      5432922                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 332400354500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 332400354500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     32716852                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     32716852                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.166059                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.166059                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 61182.611217                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 61182.611217                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      4143707                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      4143707                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data      1289215                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      1289215                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  66705878500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  66705878500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.039405                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.039405                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 51741.469421                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 51741.469421                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      4991566                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       4991566                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      4030732                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      4030732                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 263213820757                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 263213820757                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      9022298                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      9022298                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.446752                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.446752                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 65301.741906                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 65301.741906                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data      3105531                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      3105531                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       925201                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       925201                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  69612805596                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  69612805596                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.102546                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.102546                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 75240.737522                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 75240.737522                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          312                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          312                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          160                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          160                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      4460000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      4460000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          472                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          472                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.338983                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.338983                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data        27875                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total        27875                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          158                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          158                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data            2                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data         6000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total         6000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.004237                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.004237                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data         3000                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total         3000                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          311                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          311                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          140                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          140                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data      1304000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total      1304000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          451                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          451                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.310421                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.310421                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  9314.285714                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  9314.285714                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          140                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          140                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data      1164000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total      1164000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.310421                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.310421                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  8314.285714                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  8314.285714                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data      1324478                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total        1324478                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data       775524                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total       775524                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data  74963074000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total  74963074000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data      2100002                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total      2100002                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.369297                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.369297                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 96661.191659                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 96661.191659                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data       775524                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total       775524                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data  74187550000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total  74187550000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.369297                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.369297                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 95661.191659                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 95661.191659                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1221627147000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           29.520235                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           36590000                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          2989798                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            12.238285                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        390709500                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    29.520235                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.922507                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.922507                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           31                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           30                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.968750                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         90669979                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        90669979                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1221627147000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          68642185                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     14256503                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     66111995                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         9031745                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq          4586856                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             388                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           273                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            661                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          7960399                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         7960399                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      29717003                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     38925183                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq          191                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp          191                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side     88969456                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side    131686830                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side       181486                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      8967920                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             229805692                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side   3796029376                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   5618577344                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      7742720                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    382574656                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             9804924096                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        17388280                       # Total snoops (count)
system.tol2bus.snoopTraffic                 241225152                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         93989586                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.066827                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.253823                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               87805589     93.42%     93.42% # Request fanout histogram
system.tol2bus.snoop_fanout::1                6086961      6.48%     99.90% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  97035      0.10%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      1      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              3                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           93989586                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy       153203645749                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             12.5                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       65852039894                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             5.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       44515718908                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             3.6                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        4487559462                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.4                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          90912184                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               4406625650500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  65869                       # Simulator instruction rate (inst/s)
host_mem_usage                                 703860                       # Number of bytes of host memory used
host_op_rate                                    65940                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 75083.46                       # Real time elapsed on the host
host_tick_rate                               42419444                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  4945652128                       # Number of instructions simulated
sim_ops                                    4951036166                       # Number of ops (including micro ops) simulated
sim_seconds                                  3.184999                       # Number of seconds simulated
sim_ticks                                3184998503500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            99.509319                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits              407324045                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups           409332561                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect         51246562                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        494834109                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits            999897                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups        1009614                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses            9717                       # Number of indirect misses.
system.cpu0.branchPred.lookups              526799428                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted         6982                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                        593478                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts         51236941                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 224941741                       # Number of branches committed
system.cpu0.commit.bw_lim_events            100977976                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        1784691                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts     1106337524                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts          1762452879                       # Number of instructions committed
system.cpu0.commit.committedOps            1763046434                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   6179160739                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.285321                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.266146                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0   5714368063     92.48%     92.48% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    166409390      2.69%     95.17% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     60535386      0.98%     96.15% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3     33467313      0.54%     96.69% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4     27764191      0.45%     97.14% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5     18781704      0.30%     97.45% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6     35621771      0.58%     98.02% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7     21234945      0.34%     98.37% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8    100977976      1.63%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   6179160739                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                 667778044                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls             1826150                       # Number of function calls committed.
system.cpu0.commit.int_insts               1405198401                       # Number of committed integer instructions.
system.cpu0.commit.loads                    445636615                       # Number of loads committed
system.cpu0.commit.membars                    1185157                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      1185736      0.07%      0.07% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       814579973     46.20%     46.27% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult           6957      0.00%     46.27% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv             990      0.00%     46.27% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd     206036599     11.69%     57.96% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp           562      0.00%     57.96% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt     112904609      6.40%     64.36% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult     26936445      1.53%     65.89% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     65.89% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv      37484353      2.13%     68.02% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc     37709632      2.14%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      278126584     15.78%     85.93% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite       1368150      0.08%     86.01% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead    168103509      9.53%     95.54% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite     78602335      4.46%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total       1763046434                       # Class of committed instruction
system.cpu0.commit.refs                     526200578                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                 1762452879                       # Number of Instructions Simulated
system.cpu0.committedOps                   1763046434                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              3.612372                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        3.612372                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles           4863207473                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred                 9794                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved           326559721                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts            3273733990                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles               290289192                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles               1026187634                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles              57069457                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts                14776                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles            120559919                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  526799428                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                274134280                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                   6008271941                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              4927853                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          226                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                    4024728364                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  77                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles          396                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles              114158266                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.082744                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles         291961902                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches         408323942                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.632159                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        6357313675                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.633253                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            1.291461                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0              4228637045     66.52%     66.52% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1              1460444403     22.97%     89.49% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2               127573101      2.01%     91.50% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3               307848385      4.84%     96.34% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                26141671      0.41%     96.75% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 2935096      0.05%     96.80% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6               158737078      2.50%     99.29% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                44988491      0.71%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                    8405      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          6357313675                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                781651840                       # number of floating regfile reads
system.cpu0.fp_regfile_writes               659923439                       # number of floating regfile writes
system.cpu0.idleCycles                        9321639                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts            57686159                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               321922438                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.415668                       # Inst execution rate
system.cpu0.iew.exec_refs                  1067188607                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                  85083338                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles             2805774610                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            735655819                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts            886136                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts         68964462                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts           110283165                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts         2865559379                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            982105269                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts         54950357                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts           2646406646                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents              26691463                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents            506992004                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles              57069457                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles            557963576                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked     60113021                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads         1182435                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses          120                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation      6293553                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads           15                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads    290019204                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores     29719202                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents       6293553                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect     25661390                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect      32024769                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers               1748028674                       # num instructions consuming a value
system.cpu0.iew.wb_count                   2185491153                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.766678                       # average fanout of values written-back
system.cpu0.iew.wb_producers               1340174437                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.343273                       # insts written-back per cycle
system.cpu0.iew.wb_sent                    2199101961                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads              2691473083                       # number of integer regfile reads
system.cpu0.int_regfile_writes             1133545094                       # number of integer regfile writes
system.cpu0.ipc                              0.276826                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.276826                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          1187458      0.04%      0.04% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu           1132566189     41.93%     41.97% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult                7182      0.00%     41.97% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                  990      0.00%     41.97% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd          223904157      8.29%     50.26% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                577      0.00%     50.26% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt          154097990      5.70%     55.96% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult          27196636      1.01%     56.97% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     56.97% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv           37484353      1.39%     58.36% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc          41074650      1.52%     59.88% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     59.88% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     59.88% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     59.88% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     59.88% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     59.88% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     59.88% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     59.88% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     59.88% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     59.88% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     59.88% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     59.88% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     59.88% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     59.88% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     59.88% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     59.88% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     59.88% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     59.88% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     59.88% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     59.88% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     59.88% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     59.88% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     59.88% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     59.88% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     59.88% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     59.88% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     59.88% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     59.88% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     59.88% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     59.88% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     59.88% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     59.88% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     59.88% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     59.88% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     59.88% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     59.88% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     59.88% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           678008534     25.10%     84.98% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite            1377467      0.05%     85.03% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead      321193221     11.89%     96.92% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite      83257598      3.08%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total            2701357002                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses             1095875963                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads         1988853943                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses    742404861                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes        1516387660                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                  270245512                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.100041                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                5265773      1.95%      1.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%      1.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%      1.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                55330      0.02%      1.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%      1.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt               280910      0.10%      2.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                3680      0.00%      2.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%      2.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv            189152195     69.99%     72.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc              298107      0.11%     72.18% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     72.18% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     72.18% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     72.18% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     72.18% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     72.18% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     72.18% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     72.18% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     72.18% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     72.18% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     72.18% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     72.18% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     72.18% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     72.18% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     72.18% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     72.18% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     72.18% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     72.18% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     72.18% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     72.18% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     72.18% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     72.18% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     72.18% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     72.18% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     72.18% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     72.18% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     72.18% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     72.18% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     72.18% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     72.18% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     72.18% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     72.18% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     72.18% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     72.18% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     72.18% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     72.18% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     72.18% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead              57307179     21.21%     93.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                 5779      0.00%     93.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead         17855692      6.61%     99.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite           20867      0.01%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses            1874539093                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads       10070230647                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses   1443086292                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes       2457976563                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                2862915772                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued               2701357002                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            2643607                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined     1102512948                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued         28811398                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved        858916                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined    955616430                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   6357313675                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.424921                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       1.078339                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0         5114704795     80.45%     80.45% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          580912905      9.14%     89.59% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          269728959      4.24%     93.83% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3          149059030      2.34%     96.18% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4          144669961      2.28%     98.45% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5           59222732      0.93%     99.39% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6           21610410      0.34%     99.73% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7            9885939      0.16%     99.88% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8            7518944      0.12%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     6357313675                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.424299                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads         61869575                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores        40175719                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           735655819                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores          110283165                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads              805703377                       # number of misc regfile reads
system.cpu0.misc_regfile_writes             421072200                       # number of misc regfile writes
system.cpu0.numCycles                      6366635314                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     3361821                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles             4147001820                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps           1458161489                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents             199799239                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               367336890                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents             535028869                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents             41271543                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups           4350172187                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts            3087660089                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands         2578235532                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles               1020753510                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents              18258277                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles              57069457                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles            764798908                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps              1120074048                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups       1351587965                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups      2998584222                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        353090                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              7154                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                629926865                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          7142                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  8947343550                       # The number of ROB reads
system.cpu0.rob.rob_writes                 5917440332                       # The number of ROB writes
system.cpu0.timesIdled                          94284                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 1656                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            99.518314                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits              402607549                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups           404556241                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect         50614569                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted        489275656                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits            970798                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups         974553                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses            3755                       # Number of indirect misses.
system.cpu1.branchPred.lookups              520731334                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted         1715                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                        585254                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts         50610108                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                 222631251                       # Number of branches committed
system.cpu1.commit.bw_lim_events            100037395                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        1761672                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts     1094496697                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts          1746562692                       # Number of instructions committed
system.cpu1.commit.committedOps            1747149413                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples   6182423848                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.282599                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.260201                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0   5721911988     92.55%     92.55% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1    164451930      2.66%     95.21% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2     60012575      0.97%     96.18% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3     33671703      0.54%     96.73% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4     27576734      0.45%     97.17% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5     18624542      0.30%     97.47% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6     35030449      0.57%     98.04% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7     21106532      0.34%     98.38% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8    100037395      1.62%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total   6182423848                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                 661788363                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls             1769426                       # Number of function calls committed.
system.cpu1.commit.int_insts               1393066500                       # Number of committed integer instructions.
system.cpu1.commit.loads                    441641732                       # Number of loads committed
system.cpu1.commit.membars                    1171023                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      1171023      0.07%      0.07% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu       807366587     46.21%     46.28% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult            538      0.00%     46.28% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv             384      0.00%     46.28% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd     203645481     11.66%     57.93% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     57.93% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt     112002742      6.41%     64.34% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult     26633379      1.52%     65.87% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     65.87% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv      37484128      2.15%     68.01% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc     37259043      2.13%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead      275614743     15.78%     85.92% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       1207775      0.07%     85.99% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead    166612243      9.54%     95.53% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite     78151347      4.47%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total       1747149413                       # Class of committed instruction
system.cpu1.commit.refs                     521586108                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                 1746562692                       # Number of Instructions Simulated
system.cpu1.committedOps                   1747149413                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              3.641508                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        3.641508                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles           4882836440                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred                 4496                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved           323086053                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts            3241031863                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles               285299234                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles               1014622145                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles              56365006                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts                10580                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles            119502375                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                  520731334                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                270589437                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                   6015727385                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes              4827405                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                    3981392800                       # Number of instructions fetch has processed
system.cpu1.fetch.SquashCycles              112738934                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.081874                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles         286528348                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches         403578347                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.625993                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples        6358625200                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.626304                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            1.285910                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0              4252638899     66.88%     66.88% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1              1444649924     22.72%     89.60% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2               126814984      1.99%     91.59% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3               304331339      4.79%     96.38% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                25801434      0.41%     96.79% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                 2894566      0.05%     96.83% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6               156978214      2.47%     99.30% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                44513439      0.70%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                    2401      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total          6358625200                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                774760359                       # number of floating regfile reads
system.cpu1.fp_regfile_writes               654373892                       # number of floating regfile writes
system.cpu1.idleCycles                        1497475                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts            56996693                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches               318544114                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.411880                       # Inst execution rate
system.cpu1.iew.exec_refs                  1054706232                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                  84502542                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles             2841882708                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts            728565851                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts            873185                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts         68240555                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts           109348425                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts         2837880655                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts            970203690                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts         54333587                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts           2619606230                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents              27056406                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents            503699315                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles              56365006                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles            555140135                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked     59079949                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads         1164822                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses           14                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation      6207854                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads    286924119                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores     29404049                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents       6207854                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect     25362652                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect      31634041                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers               1732115843                       # num instructions consuming a value
system.cpu1.iew.wb_count                   2166104001                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.767137                       # average fanout of values written-back
system.cpu1.iew.wb_producers               1328770208                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.340576                       # insts written-back per cycle
system.cpu1.iew.wb_sent                    2179592190                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads              2664082410                       # number of integer regfile reads
system.cpu1.int_regfile_writes             1123505370                       # number of integer regfile writes
system.cpu1.ipc                              0.274611                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.274611                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          1172301      0.04%      0.04% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu           1122141124     41.97%     42.01% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                 542      0.00%     42.01% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                  384      0.00%     42.01% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd          221518548      8.28%     50.29% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     50.29% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt          152884997      5.72%     56.01% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult          26892529      1.01%     57.02% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     57.02% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv           37484128      1.40%     58.42% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc          40702535      1.52%     59.94% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     59.94% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     59.94% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     59.94% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     59.94% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     59.94% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     59.94% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     59.94% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     59.94% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     59.94% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     59.94% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     59.94% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     59.94% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     59.94% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     59.94% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     59.94% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     59.94% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     59.94% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     59.94% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     59.94% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     59.94% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     59.94% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     59.94% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     59.94% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     59.94% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     59.94% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     59.94% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     59.94% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     59.94% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     59.94% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     59.94% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     59.94% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     59.94% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     59.94% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     59.94% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     59.94% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     59.94% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead           669572902     25.04%     84.98% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            1211648      0.05%     85.03% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead      317509969     11.87%     96.90% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite      82848210      3.10%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total            2673939817                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses             1087195765                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads         1971714889                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses    736435569                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes        1501547139                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                  268884206                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.100557                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                5227764      1.94%      1.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%      1.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%      1.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                57693      0.02%      1.97% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%      1.97% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt               287091      0.11%      2.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                3698      0.00%      2.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%      2.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv            189030796     70.30%     72.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc              300454      0.11%     72.49% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     72.49% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     72.49% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     72.49% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     72.49% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     72.49% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     72.49% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     72.49% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     72.49% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     72.49% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     72.49% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     72.49% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     72.49% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     72.49% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     72.49% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     72.49% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     72.49% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     72.49% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     72.49% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     72.49% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     72.49% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     72.49% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     72.49% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     72.49% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     72.49% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     72.49% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     72.49% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     72.49% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     72.49% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     72.49% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     72.49% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     72.49% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     72.49% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     72.49% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     72.49% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     72.49% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     72.49% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead              56301494     20.94%     93.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                   99      0.00%     93.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead         17654233      6.57%     99.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite           20884      0.01%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses            1854455957                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads       10031937768                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses   1429668432                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes       2433271087                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                2835273307                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued               2673939817                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            2607348                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined     1090731242                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued         28263617                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved        845676                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined    944104211                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples   6358625200                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.420522                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       1.073888                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0         5128630599     80.66%     80.66% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1          575127725      9.04%     89.70% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2          267038994      4.20%     93.90% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3          147795777      2.32%     96.23% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4          142668280      2.24%     98.47% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5           58409258      0.92%     99.39% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6           21555775      0.34%     99.73% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7            9897623      0.16%     99.88% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8            7501169      0.12%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total     6358625200                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.420423                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads         61100558                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores        39638573                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads           728565851                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores          109348425                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads              798781437                       # number of misc regfile reads
system.cpu1.misc_regfile_writes             417024773                       # number of misc regfile writes
system.cpu1.numCycles                      6360122675                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                     9746279                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles             4170780676                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps           1445168548                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents             197592743                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles               361587603                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents             532111141                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents             40673371                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups           4307429091                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts            3057372435                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands         2553090108                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles               1009447357                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents              18522095                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles              56365006                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles            760191586                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps              1107921560                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups       1337929133                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups      2969499958                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles        252972                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts              6400                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                624942738                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts          6377                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                  8923818557                       # The number of ROB reads
system.cpu1.rob.rob_writes                 5860009420                       # The number of ROB writes
system.cpu1.timesIdled                          17607                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued         92834443                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit              1619998                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified            97004650                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage             563025158                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests    250466008                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests     496830458                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests      8169475                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops      3989662                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests    198620780                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops    156053370                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests    397135564                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops      160043032                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 3184998503500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp          245086794                       # Transaction distribution
system.membus.trans_dist::WritebackDirty     12353823                       # Transaction distribution
system.membus.trans_dist::CleanEvict        234011641                       # Transaction distribution
system.membus.trans_dist::UpgradeReq           682838                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq           2930                       # Transaction distribution
system.membus.trans_dist::ReadExReq           4692431                       # Transaction distribution
system.membus.trans_dist::ReadExResp          4688445                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq     245086795                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port    746605697                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total              746605697                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port  16776259968                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total             16776259968                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                           593460                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples         250464994                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0               250464994    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total           250464994                       # Request fanout histogram
system.membus.respLayer1.occupancy       1314503630934                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             41.3                       # Layer utilization (%)
system.membus.reqLayer0.occupancy        603224629767                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              18.9                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   3184998503500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 3184998503500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 3184998503500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 3184998503500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 3184998503500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   3184998503500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 3184998503500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 3184998503500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 3184998503500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 3184998503500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                972                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples          486                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    3459163.580247                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   4312920.239257                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10          486    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        17000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value     17891500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total            486                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   3183317350000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   1681153500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 3184998503500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst    274034764                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       274034764                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst    274034764                       # number of overall hits
system.cpu0.icache.overall_hits::total      274034764                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst        99516                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total         99516                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst        99516                       # number of overall misses
system.cpu0.icache.overall_misses::total        99516                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst   7205315993                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   7205315993                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst   7205315993                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   7205315993                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    274134280                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    274134280                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    274134280                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    274134280                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.000363                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000363                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.000363                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000363                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 72403.593322                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 72403.593322                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 72403.593322                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 72403.593322                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         4591                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               93                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    49.365591                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks        89431                       # number of writebacks
system.cpu0.icache.writebacks::total            89431                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst        10085                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total        10085                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst        10085                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total        10085                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst        89431                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total        89431                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst        89431                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total        89431                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst   6511305498                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   6511305498                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst   6511305498                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   6511305498                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.000326                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000326                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.000326                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000326                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 72808.148159                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 72808.148159                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 72808.148159                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 72808.148159                       # average overall mshr miss latency
system.cpu0.icache.replacements                 89431                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst    274034764                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      274034764                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst        99516                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total        99516                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst   7205315993                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   7205315993                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    274134280                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    274134280                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.000363                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000363                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 72403.593322                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 72403.593322                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst        10085                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total        10085                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst        89431                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total        89431                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst   6511305498                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   6511305498                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.000326                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000326                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 72808.148159                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 72808.148159                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 3184998503500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          274124480                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs            89463                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs          3064.110079                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst           32                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        548357991                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       548357991                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 3184998503500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    413414824                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       413414824                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    413414824                       # number of overall hits
system.cpu0.dcache.overall_hits::total      413414824                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data    250412922                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total     250412922                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data    250412922                       # number of overall misses
system.cpu0.dcache.overall_misses::total    250412922                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 19770146507851                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 19770146507851                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 19770146507851                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 19770146507851                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    663827746                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    663827746                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    663827746                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    663827746                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.377226                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.377226                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.377226                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.377226                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 78950.184958                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 78950.184958                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 78950.184958                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 78950.184958                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs   3493245979                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets      1252830                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs         62397619                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets          21603                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    55.983642                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    57.993334                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     99048769                       # number of writebacks
system.cpu0.dcache.writebacks::total         99048769                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data    150892562                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total    150892562                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data    150892562                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total    150892562                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     99520360                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     99520360                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     99520360                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     99520360                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 9942249484259                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 9942249484259                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 9942249484259                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 9942249484259                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.149919                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.149919                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.149919                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.149919                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 99901.663180                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 99901.663180                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 99901.663180                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 99901.663180                       # average overall mshr miss latency
system.cpu0.dcache.replacements              99048664                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    359110755                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      359110755                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data    224750327                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total    224750327                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 18073059036500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 18073059036500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    583861082                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    583861082                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.384938                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.384938                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 80413.938781                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 80413.938781                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data    129396832                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total    129396832                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     95353495                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     95353495                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 9700319083000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 9700319083000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.163315                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.163315                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 101730.084283                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 101730.084283                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data     54304069                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total      54304069                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data     25662595                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total     25662595                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 1697087471351                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 1697087471351                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data     79966664                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     79966664                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.320916                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.320916                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 66130.781838                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 66130.781838                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data     21495730                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total     21495730                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      4166865                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      4166865                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data 241930401259                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total 241930401259                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.052108                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.052108                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 58060.532621                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 58060.532621                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         3215                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         3215                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         1030                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         1030                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     38004000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     38004000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         4245                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         4245                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.242638                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.242638                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 36897.087379                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 36897.087379                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data          982                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total          982                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           48                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           48                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data       503500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total       503500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.011307                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.011307                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 10489.583333                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 10489.583333                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         2529                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         2529                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data         1279                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total         1279                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data      8283500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total      8283500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         3808                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         3808                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.335872                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.335872                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  6476.544175                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  6476.544175                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data         1279                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total         1279                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data      7004500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total      7004500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.335872                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.335872                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  5476.544175                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  5476.544175                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data         3131                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total           3131                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data       590347                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total       590347                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data  23541677499                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total  23541677499                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data       593478                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total       593478                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.994724                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.994724                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 39877.694812                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 39877.694812                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data       590347                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total       590347                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data  22951330499                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total  22951330499                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.994724                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.994724                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 38877.694812                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 38877.694812                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 3184998503500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.945524                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          513758338                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         99736517                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             5.151156                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.945524                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.998298                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.998298                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses       1428595039                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses      1428595039                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 3184998503500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst               13139                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            12946042                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                7002                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data            12899928                       # number of demand (read+write) hits
system.l2.demand_hits::total                 25866111                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst              13139                       # number of overall hits
system.l2.overall_hits::.cpu0.data           12946042                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               7002                       # number of overall hits
system.l2.overall_hits::.cpu1.data           12899928                       # number of overall hits
system.l2.overall_hits::total                25866111                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             76293                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data          86103713                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst             13331                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data          85412256                       # number of demand (read+write) misses
system.l2.demand_misses::total              171605593                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            76293                       # number of overall misses
system.l2.overall_misses::.cpu0.data         86103713                       # number of overall misses
system.l2.overall_misses::.cpu1.inst            13331                       # number of overall misses
system.l2.overall_misses::.cpu1.data         85412256                       # number of overall misses
system.l2.overall_misses::total             171605593                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   6220771000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 9620289331865                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst   1134867000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 9552029274277                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     19179674244142                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   6220771000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 9620289331865                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst   1134867000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 9552029274277                       # number of overall miss cycles
system.l2.overall_miss_latency::total    19179674244142                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst           89432                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        99049755                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           20333                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data        98312184                       # number of demand (read+write) accesses
system.l2.demand_accesses::total            197471704                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst          89432                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       99049755                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          20333                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data       98312184                       # number of overall (read+write) accesses
system.l2.overall_accesses::total           197471704                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.853084                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.869298                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.655634                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.868786                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.869014                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.853084                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.869298                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.655634                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.868786                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.869014                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 81537.899938                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 111729.088058                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 85129.922736                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 111834.410208                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 111766.020611                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 81537.899938                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 111729.088058                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 85129.922736                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 111834.410208                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 111766.020611                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs             693739                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                     21578                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      32.150292                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                  66148016                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks            12353823                       # number of writebacks
system.l2.writebacks::total                  12353823                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst            293                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data         768900                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst            287                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data         775295                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total             1544775                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst           293                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data        768900                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst           287                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data        775295                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total            1544775                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        76000                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data     85334813                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst        13044                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data     84636961                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total         170060818                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        76000                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data     85334813                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst        13044                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data     84636961                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher     82825596                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total        252886414                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   5438783511                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 8723661788741                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    991711002                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 8661506328706                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 17391598611960                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   5438783511                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 8723661788741                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    991711002                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 8661506328706                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 7206737612123                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 24598336224083                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.849808                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.861535                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.641519                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.860900                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.861191                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.849808                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.861535                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.641519                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.860900                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      1.280621                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 71562.940934                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 102228.638958                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 76028.135695                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 102337.161287                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 102266.934950                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 71562.940934                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 102228.638958                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 76028.135695                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 102337.161287                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 87010.996119                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 97270.295525                       # average overall mshr miss latency
system.l2.replacements                      402709602                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks     14299366                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total         14299366                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks     14299366                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total     14299366                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks    176663466                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total        176663466                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks    176663466                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total    176663466                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher     82825596                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total       82825596                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 7206737612123                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 7206737612123                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 87010.996119                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 87010.996119                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data           92228                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data           82208                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total               174436                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data         45926                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data         49130                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total              95056                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data    332494500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data    369614000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total    702108500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data       138154                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data       131338                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total           269492                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.332426                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.374073                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.352723                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  7239.787920                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data  7523.183391                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  7386.261783                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_hits::.cpu0.data          258                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu1.data          432                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total             690                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_misses::.cpu0.data        45668                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data        48698                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total         94366                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data    926152169                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data    994487134                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total   1920639303                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.330559                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.370784                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.350163                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20280.112311                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 20421.519036                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20353.085889                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data            32                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data            40                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                 72                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data           97                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data          107                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total              204                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu0.data       927000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu1.data       555500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total      1482500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data          129                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data          147                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total            276                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.751938                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.727891                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.739130                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu0.data  9556.701031                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu1.data  5191.588785                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total  7267.156863                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_hits::.cpu0.data            2                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu1.data            6                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::total             8                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data           95                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data          101                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total          196                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data      1992000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data      2118500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total      4110500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.736434                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.687075                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.710145                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 20968.421053                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 20975.247525                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20971.938776                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data          1606862                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data          1576425                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               3183287                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data        2490474                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data        2492983                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             4983457                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data 232162343497                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data 237272140998                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  469434484495                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      4097336                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data      4069408                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           8166744                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.607828                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.612616                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.610213                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 93220.143433                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 95175.996386                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 94198.562262                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data       145150                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data       149107                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total           294257                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data      2345324                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data      2343876                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        4689200                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data 201523005497                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data 206592890999                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 408115896496                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.572402                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.575975                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.574182                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 85925.443775                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 88141.561669                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 87033.160560                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst         13139                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          7002                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              20141                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        76293                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst        13331                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            89624                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   6220771000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst   1134867000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   7355638000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst        89432                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        20333                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         109765                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.853084                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.655634                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.816508                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 81537.899938                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 85129.922736                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 82072.190485                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst          293                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst          287                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total           580                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        76000                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst        13044                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        89044                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   5438783511                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    991711002                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   6430494513                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.849808                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.641519                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.811224                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 71562.940934                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 76028.135695                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 72217.044529                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data     11339180                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data     11323503                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          22662683                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data     83613239                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data     82919273                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total       166532512                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 9388126988368                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data 9314757133279                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 18702884121647                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     94952419                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data     94242776                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total     189195195                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.880580                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.879848                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.880215                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 112280.388855                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 112335.248444                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 112307.704346                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data       623750                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data       626188                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total      1249938                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data     82989489                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data     82293085                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total    165282574                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 8522138783244                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data 8454913437707                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 16977052220951                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.874011                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.873203                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.873609                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 102689.375316                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 102741.481106                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 102715.318440                       # average ReadSharedReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 3184998503500                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 3184998503500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                           64                       # Cycle average of tags in use
system.l2.tags.total_refs                   466802985                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                 402709666                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.159155                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      23.579114                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        0.046132                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data       13.590737                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.006254                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data       13.406739                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    13.371024                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.368424                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.000721                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.212355                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000098                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.209480                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.208922                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024            64                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           64                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                3512368234                       # Number of tag accesses
system.l2.tags.data_accesses               3512368234                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 3184998503500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       4864000                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data    5461509760                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        834816                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data    5416870272                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher   5101536448                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total        15985615296                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      4864000                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       834816                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       5698816                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    790644672                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       790644672                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          76000                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data       85336090                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst          13044                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data       84638598                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher     79711507                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total           249775239                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks     12353823                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total           12353823                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          1527159                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data       1714760542                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           262109                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data       1700744998                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher   1601739041                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            5019033848                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      1527159                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       262109                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          1789268                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      248240202                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            248240202                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      248240202                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         1527159                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data      1714760542                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          262109                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data      1700744998                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher   1601739041                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           5267274050                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples  10340038.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     76001.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples  84240453.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples     13044.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples  83523185.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples  75226619.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000260786500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       642042                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       642042                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState           345302021                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            9754976                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                   249775240                       # Number of read requests accepted
system.mem_ctrls.writeReqs                   12353823                       # Number of write requests accepted
system.mem_ctrls.readBursts                 249775240                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                 12353823                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                6695938                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts               2013785                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0          13949326                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1          14072307                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2          14936463                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3          16270765                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4          15551337                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5          15644106                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6          15364282                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7          15157855                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8          19610857                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9          14569129                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10         14717450                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11         15252104                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12         14372558                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13         14761522                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14         14394602                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15         14454639                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            613074                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            611096                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            588753                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            757887                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            632581                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            637506                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            612985                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            613115                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            802796                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            614443                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           788542                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           614921                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           612981                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           613033                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           613321                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           613003                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       6.46                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.92                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 10454091174529                       # Total ticks spent queuing
system.mem_ctrls.totBusLat               1215396510000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            15011828087029                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     43006.92                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                61756.92                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                121634748                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 9352519                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 50.04                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                90.45                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6             249775240                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6             12353823                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                10884777                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                21459697                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                30792980                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                35256104                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                34306701                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                29864654                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                24015357                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                18554444                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                13559030                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                 9370449                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                6033573                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                3916387                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                2410264                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                1341239                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                 709357                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                 365879                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                 169395                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                  61347                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                   6827                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                    841                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   9562                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  14534                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 362672                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 504114                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 579914                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 627564                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 656779                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 674330                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 684026                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 690158                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 693917                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 708408                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 679963                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 674537                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 672422                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 666437                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 664381                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 662388                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  64950                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  26113                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                  11893                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   5385                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   2577                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   1290                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    657                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    374                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    220                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    117                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                     66                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                     48                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                     39                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                     37                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                     28                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                     25                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                     22                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                     21                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                     22                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                     15                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                     13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                     14                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples    122432072                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    132.472130                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    93.572269                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   167.289929                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127     87091583     71.13%     71.13% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255     18500113     15.11%     86.25% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383      8168992      6.67%     92.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511      3258476      2.66%     95.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639      1585526      1.30%     96.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767       996951      0.81%     97.69% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895       552792      0.45%     98.14% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023       454040      0.37%     98.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151      1823599      1.49%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total    122432072                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       642042                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     378.603437                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    201.624429                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    329.607656                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127        316985     49.37%     49.37% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255         3748      0.58%     49.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383         6411      1.00%     50.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511        26868      4.18%     55.14% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-639        86012     13.40%     68.54% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-767       108474     16.90%     85.43% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-895        68274     10.63%     96.06% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023        21302      3.32%     99.38% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151         3174      0.49%     99.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1279          415      0.06%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1407          102      0.02%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1408-1535           99      0.02%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1663           10      0.00%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1664-1791            9      0.00%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-1919            3      0.00%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-2047           19      0.00%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175           77      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2176-2303           52      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2304-2431            7      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2432-2559            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        642042                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       642042                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.104923                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.095150                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.607943                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           616451     96.01%     96.01% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             7080      1.10%     97.12% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             7818      1.22%     98.33% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             4331      0.67%     99.01% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             2951      0.46%     99.47% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21             1725      0.27%     99.74% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22             1029      0.16%     99.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23              395      0.06%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24              148      0.02%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25               72      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26               18      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27               15      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28                7      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::29                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::30                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        642042                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM            15557075328                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ               428540032                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               661762368                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys             15985615360                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            790644672                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      4884.48                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       207.77                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   5019.03                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    248.24                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        39.78                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    38.16                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.62                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  3184998569500                       # Total gap between requests
system.mem_ctrls.avgGap                      12150.50                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      4864064                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data   5391388992                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       834816                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data   5345483840                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher   4814503616                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    661762368                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 1527179.367480038665                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 1692744591.897105693817                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 262108.757377003261                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 1678331664.559916973114                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 1511618800.043181896210                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 207774781.455246597528                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        76001                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data     85336090                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst        13044                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data     84638598                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher     79711507                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks     12353823                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   2297876685                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 5174017576161                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    449879770                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data 5141394053182                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 4693668701231                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 79683410800052                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     30234.82                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     60631.06                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     34489.40                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     60745.26                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     58883.20                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   6450101.38                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    51.69                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy         439247530680                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy         233465595495                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy        872028627540                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy        27525268800                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     251420950560.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     1441573084020                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       9083144160                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       3274344201255                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower       1028.052038                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   5970213460                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF 106354040000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 3072674250040                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy         434917456260                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         231164117745                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        863557581600                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy        26449724340                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     251420950560.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     1441807696020                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       8885576160                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       3258203102685                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower       1022.984186                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   5370755130                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF 106354040000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 3073273708370                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions               1296                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          649                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    7607842.835131                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   10199368.823969                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          649    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value         8000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value     67726000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            649                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   3180061013500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED   4937490000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 3184998503500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst    270567285                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total       270567285                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst    270567285                       # number of overall hits
system.cpu1.icache.overall_hits::total      270567285                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        22152                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         22152                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        22152                       # number of overall misses
system.cpu1.icache.overall_misses::total        22152                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst   1373910500                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   1373910500                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst   1373910500                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   1373910500                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst    270589437                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total    270589437                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst    270589437                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total    270589437                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.000082                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000082                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.000082                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000082                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 62021.961900                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 62021.961900                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 62021.961900                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 62021.961900                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            6                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                3                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs            2                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        20333                       # number of writebacks
system.cpu1.icache.writebacks::total            20333                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         1819                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         1819                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         1819                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         1819                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        20333                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        20333                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        20333                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        20333                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst   1246960000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   1246960000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst   1246960000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   1246960000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.000075                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000075                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.000075                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000075                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 61326.906998                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 61326.906998                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 61326.906998                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 61326.906998                       # average overall mshr miss latency
system.cpu1.icache.replacements                 20333                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst    270567285                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total      270567285                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        22152                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        22152                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   1373910500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   1373910500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst    270589437                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total    270589437                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.000082                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000082                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 62021.961900                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 62021.961900                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         1819                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         1819                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        20333                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        20333                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst   1246960000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   1246960000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.000075                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000075                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 61326.906998                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 61326.906998                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 3184998503500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs          272665946                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            20365                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs         13388.948981                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst           32                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           24                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            8                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses        541199207                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses       541199207                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 3184998503500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data    408098374                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total       408098374                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data    408098374                       # number of overall hits
system.cpu1.dcache.overall_hits::total      408098374                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data    250143940                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total     250143940                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data    250143940                       # number of overall misses
system.cpu1.dcache.overall_misses::total    250143940                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 19769338433576                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 19769338433576                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 19769338433576                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 19769338433576                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data    658242314                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total    658242314                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data    658242314                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total    658242314                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.380018                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.380018                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.380018                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.380018                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 79031.850356                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 79031.850356                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 79031.850356                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 79031.850356                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs   3439150105                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets      1385438                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs         61322754                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets          22462                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    56.082773                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    61.679192                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks     98278491                       # number of writebacks
system.cpu1.dcache.writebacks::total         98278491                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data    151371759                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total    151371759                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data    151371759                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total    151371759                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data     98772181                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total     98772181                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data     98772181                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total     98772181                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 9871459148309                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 9871459148309                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 9871459148309                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 9871459148309                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.150054                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.150054                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.150054                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.150054                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 99941.694598                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 99941.694598                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 99941.694598                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 99941.694598                       # average overall mshr miss latency
system.cpu1.dcache.replacements              98278393                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data    355157334                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total      355157334                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data    223729975                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total    223729975                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 17999564014500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 17999564014500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data    578887309                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total    578887309                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.386483                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.386483                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 80452.179081                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 80452.179081                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data    129082826                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total    129082826                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data     94647149                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total     94647149                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data 9625291426500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 9625291426500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.163498                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.163498                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 101696.580702                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 101696.580702                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data     52941040                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total      52941040                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data     26413965                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total     26413965                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 1769774419076                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 1769774419076                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data     79355005                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total     79355005                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.332858                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.332858                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 67001.467560                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 67001.467560                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data     22288933                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total     22288933                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data      4125032                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total      4125032                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data 246167721809                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total 246167721809                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.051982                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.051982                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 59676.560523                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 59676.560523                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data         3872                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         3872                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          831                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          831                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data     33268500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total     33268500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data         4703                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         4703                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.176696                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.176696                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 40034.296029                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 40034.296029                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          773                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          773                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data           58                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total           58                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data       237500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total       237500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.012333                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.012333                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data  4094.827586                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total  4094.827586                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data         2366                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         2366                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data         1725                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total         1725                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data     10564000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total     10564000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data         4091                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         4091                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.421657                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.421657                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  6124.057971                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  6124.057971                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data         1725                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total         1725                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data      8839000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total      8839000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.421657                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.421657                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  5124.057971                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  5124.057971                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data         2063                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total           2063                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data       583191                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total       583191                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data  23934153999                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total  23934153999                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data       585254                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total       585254                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.996475                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.996475                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 41039.992042                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 41039.992042                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_hits::.cpu1.data            9                       # number of SwapReq MSHR hits
system.cpu1.dcache.SwapReq_mshr_hits::total            9                       # number of SwapReq MSHR hits
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data       583182                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total       583182                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data  23350962999                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total  23350962999                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.996460                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.996460                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 40040.609962                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 40040.609962                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 3184998503500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           31.932270                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs          507682304                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs         98991127                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             5.128564                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    31.932270                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.997883                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.997883                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           28                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           28                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses       1416663820                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses      1416663820                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 3184998503500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp         190105202                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     26653189                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean    183136846                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict       390355779                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq        142041072                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp             815                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq          856238                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq          3004                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp         859242                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          8732346                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         8732346                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        109765                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq    189995438                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side       268294                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side    298407577                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        60999                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side    296138419                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             594875289                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side     11447168                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side  12678303552                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      2602624                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side  12581805376                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total            25274158720                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                       546706808                       # Total snoops (count)
system.tol2bus.snoopTraffic                 878110912                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples        744448512                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.232867                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.435153                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0              575080927     77.25%     77.25% # Request fanout histogram
system.tol2bus.snoop_fanout::1              165377923     22.21%     99.46% # Request fanout histogram
system.tol2bus.snoop_fanout::2                3989662      0.54%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total          744448512                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy       396031109760                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             12.4                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy      150032605860                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             4.7                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         134350092                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy      148911880110                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             4.7                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          30668162                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy          1223088                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
