// -------------------------------------------------------------
// 
// File Name: hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/C1.v
// Created: 2026-02-04 22:38:44
// 
// Generated by MATLAB 25.1, HDL Coder 25.1, and Simulink 25.1
// 
// -------------------------------------------------------------


// -------------------------------------------------------------
// 
// Module: C1
// Source Path: wlanhdlTimeAndFrequencySynchronization/WLANTimeAndFrequencySynchronization/Fine Time Sync/Correlator/corrFilter/C1
// Hierarchy Level: 4
// Model version: 9.2
// 
// Discrete FIR Filter
// 
// -------------------------------------------------------------

`timescale 1 ns / 1 ns

module C1
          (clk,
           reset,
           enb,
           dataIn_re,
           dataIn_im,
           validIn,
           syncReset,
           dataOut_re,
           dataOut_im,
           validOut);


  input   clk;
  input   reset;
  input   enb;
  input   signed [15:0] dataIn_re;  // sfix16_En12
  input   signed [15:0] dataIn_im;  // sfix16_En12
  input   validIn;
  input   syncReset;
  output  signed [36:0] dataOut_re;  // sfix37_En26
  output  signed [36:0] dataOut_im;  // sfix37_En26
  output  validOut;


  reg  syncResetREG_1;
  wire validReset;
  reg  syncResetREG_3;
  wire syncResetN;
  wire syncResetRst;
  wire signed [15:0] dinZero_re;  // sfix16_En12
  wire signed [15:0] dinZero_im;  // sfix16_En12
  wire signed [15:0] dinSwitch_re;  // sfix16_En12
  wire signed [15:0] dinSwitch_im;  // sfix16_En12
  wire dinVldZero;
  wire dinVldSwitch;
  wire signed [15:0] coeff_re;  // sfix16_En12
  wire signed [15:0] coeff_im;  // sfix16_En12
  wire haltProcess;
  wire signed [15:0] dinSM_re;  // sfix16_En12
  wire signed [15:0] dinSM_im;  // sfix16_En12
  wire dinVldSM;
  reg  dinVldReg;
  reg [2:0] nextDelayLineRdAddrReverse;  // ufix3
  reg [2:0] rdCountReverse_1;  // ufix3
  reg [2:0] nextDelayLineWrAddr;  // ufix3
  reg [2:0] wrCount_1;  // ufix3
  reg [2:0] nextDelayLineRdAddr;  // ufix3
  reg [2:0] rdCount_1;  // ufix3
  reg [2:0] nextSharingCount;  // ufix3
  reg [2:0] sharingCount_1;  // ufix3
  reg  delayLineValidInP;
  reg  lastPhaseStrobe;
  reg  delayLineShiftEnP;
  wire delayLineShiftEn0_1;
  reg  delayLineShiftEn1_1;
  reg  delayLineShiftEn2_1;
  reg  delayLineShiftEn3_1;
  reg  delayLineShiftEn4_1;
  reg  delayLineShiftEn5_1;
  reg  delayLineShiftEn6_1;
  reg  delayLineShiftEn7_1;
  reg  [6:0] validOutLookahead_reg;  // ufix1 [7]
  wire validOutLookahead_1;
  reg  vldOut_1;
  reg  doutVldReg;
  wire notValid;
  wire resetRst;
  reg  resetRstD;
  reg [7:0] resetCount;  // ufix8
  wire RAMNotFull;
  wire resetEn2;
  wire transientNotClear;
  reg  transientPad;
  wire transientNotClearEn;
  wire resetEn;
  wire transientClearPre;
  wire transientClear;
  wire resetCountOverOne;
  wire transientEnTerm;
  wire transientEn;
  wire zeroOutput;
  reg [2:0] rdAddr0_1;  // ufix3
  reg [2:0] rdAddr1;  // ufix3
  reg [2:0] rdAddr2;  // ufix3
  reg [2:0] rdAddr3;  // ufix3
  reg [2:0] rdAddr4;  // ufix3
  reg [2:0] rdAddr5;  // ufix3
  reg [2:0] rdAddr6;  // ufix3
  reg [2:0] rdAddr7;  // ufix3
  wire rdAddrEndNonZero;
  wire rdAddrEndZero;
  reg  [5:0] finalSumValidPipe_reg;  // ufix1 [6]
  wire accumulate;
  wire signed [37:0] accDataOut;  // sfix38_En26
  wire signed [16:0] din_P;  // sfix17_En12
  reg signed [16:0] dinReg_P;  // sfix17_En12
  wire delayLineValidIn0;
  reg [2:0] wrAddrP;  // ufix3
  wire [2:0] resetCount_dtc;  // ufix3
  wire [2:0] wrAddr0;  // ufix3
  reg [2:0] rdAddrDelayLine0;  // ufix3
  wire signed [16:0] delayLineEnd0;  // sfix17_En12
  wire signed [16:0] delayLineDataOut0;  // sfix17_En12
  reg signed [16:0] delayLineDataIn1_1;  // sfix17_En12
  reg [2:0] wrAddr1;  // ufix3
  reg [2:0] rdAddrDelayLine1;  // ufix3
  wire signed [16:0] delayLineEnd1;  // sfix17_En12
  wire signed [16:0] delayLineDataOut1;  // sfix17_En12
  reg signed [16:0] delayLineDataIn2_1;  // sfix17_En12
  reg [2:0] wrAddr2;  // ufix3
  reg [2:0] rdAddrDelayLine2;  // ufix3
  wire signed [16:0] delayLineEnd2;  // sfix17_En12
  wire signed [16:0] delayLineDataOut2;  // sfix17_En12
  reg signed [16:0] delayLineDataIn3_1;  // sfix17_En12
  reg [2:0] wrAddr3;  // ufix3
  reg [2:0] rdAddrDelayLine3;  // ufix3
  wire signed [16:0] delayLineEnd3;  // sfix17_En12
  wire signed [16:0] delayLineDataOut3;  // sfix17_En12
  reg signed [16:0] delayLineDataIn4_1;  // sfix17_En12
  reg [2:0] wrAddr4;  // ufix3
  reg [2:0] rdAddrDelayLine4;  // ufix3
  wire signed [16:0] delayLineEnd4;  // sfix17_En12
  wire signed [16:0] delayLineDataOut4;  // sfix17_En12
  reg signed [16:0] delayLineDataIn5_1;  // sfix17_En12
  reg [2:0] wrAddr5;  // ufix3
  reg [2:0] rdAddrDelayLine5;  // ufix3
  wire signed [16:0] delayLineEnd5;  // sfix17_En12
  wire signed [16:0] delayLineDataOut5;  // sfix17_En12
  reg signed [16:0] delayLineDataIn6_1;  // sfix17_En12
  reg [2:0] wrAddr6;  // ufix3
  reg [2:0] rdAddrDelayLine6;  // ufix3
  wire signed [16:0] delayLineEnd6;  // sfix17_En12
  wire signed [16:0] delayLineDataOut6;  // sfix17_En12
  reg signed [16:0] delayLineDataIn7_1;  // sfix17_En12
  reg [2:0] wrAddr7;  // ufix3
  reg [2:0] rdAddrDelayLine7;  // ufix3
  wire signed [16:0] delayLineEnd7deadOut;  // sfix17_En12
  wire signed [16:0] delayLineDataOut7;  // sfix17_En12
  reg signed [16:0] coeffTableOut7;  // sfix17_En14
  reg signed [16:0] coeffTableRegP7_1;  // sfix17_En14
  reg signed [16:0] coeffTableOut6;  // sfix17_En14
  reg signed [16:0] coeffTableRegP6_1;  // sfix17_En14
  reg signed [16:0] coeffTableOut5;  // sfix17_En14
  reg signed [16:0] coeffTableRegP5_1;  // sfix17_En14
  reg signed [16:0] coeffTableOut4;  // sfix17_En14
  reg signed [16:0] coeffTableRegP4_1;  // sfix17_En14
  reg signed [16:0] coeffTableOut3;  // sfix17_En14
  reg signed [16:0] coeffTableRegP3_1;  // sfix17_En14
  reg signed [16:0] coeffTableOut2;  // sfix17_En14
  reg signed [16:0] coeffTableRegP2_1;  // sfix17_En14
  reg signed [16:0] coeffTableOut1;  // sfix17_En14
  reg signed [16:0] coeffTableRegP1_1;  // sfix17_En14
  reg signed [16:0] coeffTableOut0;  // sfix17_En14
  reg signed [16:0] coeffTableRegP0_1;  // sfix17_En14
  wire signed [37:0] sumIn;  // sfix38_En26
  wire signed [37:0] sumOut;  // sfix38_En26
  wire signed [37:0] sumOut_0;  // sfix38_En26
  wire signed [37:0] sumOut_1;  // sfix38_En26
  wire signed [37:0] sumOut_2;  // sfix38_En26
  wire signed [37:0] sumOut_3;  // sfix38_En26
  wire signed [37:0] sumOut_4;  // sfix38_En26
  wire signed [37:0] sumOut_5;  // sfix38_En26
  wire signed [37:0] sumOut_6;  // sfix38_En26
  reg signed [37:0] sumOutReg_1;  // sfix38_En26
  reg signed [37:0] accDataOut_1;  // sfix38_En26
  wire signed [37:0] accSwitchOut;  // sfix38_En26
  wire signed [37:0] accAdderOut;  // sfix38_En26
  reg signed [37:0] dout_P_1;  // sfix38_En26
  reg  syncResetREG_5;
  wire validReset_3;
  reg  [6:0] validOutLookahead_reg_1;  // ufix1 [7]
  wire validOutLookahead_3;
  wire rdAddrEndNonZero_1;
  wire rdAddrEndZero_1;
  reg  [5:0] finalSumValidPipe_reg_1;  // ufix1 [6]
  wire accumulate_1;
  wire signed [37:0] accDataOut_3;  // sfix38_En26
  wire signed [16:0] adder_add_cast;  // sfix17_En12
  wire signed [16:0] adder_add_cast_1;  // sfix17_En12
  wire signed [16:0] din_I;  // sfix17_En12
  reg signed [16:0] dinReg_I;  // sfix17_En12
  wire signed [16:0] delayLineEnd0_1;  // sfix17_En12
  wire signed [16:0] delayLineDataOut0_1;  // sfix17_En12
  reg signed [16:0] delayLineDataIn1_3;  // sfix17_En12
  wire signed [16:0] delayLineEnd1_1;  // sfix17_En12
  wire signed [16:0] delayLineDataOut1_1;  // sfix17_En12
  reg signed [16:0] delayLineDataIn2_3;  // sfix17_En12
  wire signed [16:0] delayLineEnd2_1;  // sfix17_En12
  wire signed [16:0] delayLineDataOut2_1;  // sfix17_En12
  reg signed [16:0] delayLineDataIn3_3;  // sfix17_En12
  wire signed [16:0] delayLineEnd3_1;  // sfix17_En12
  wire signed [16:0] delayLineDataOut3_1;  // sfix17_En12
  reg signed [16:0] delayLineDataIn4_3;  // sfix17_En12
  wire signed [16:0] delayLineEnd4_1;  // sfix17_En12
  wire signed [16:0] delayLineDataOut4_1;  // sfix17_En12
  reg signed [16:0] delayLineDataIn5_3;  // sfix17_En12
  wire signed [16:0] delayLineEnd5_1;  // sfix17_En12
  wire signed [16:0] delayLineDataOut5_1;  // sfix17_En12
  reg signed [16:0] delayLineDataIn6_3;  // sfix17_En12
  wire signed [16:0] delayLineEnd6_1;  // sfix17_En12
  wire signed [16:0] delayLineDataOut6_1;  // sfix17_En12
  reg signed [16:0] delayLineDataIn7_3;  // sfix17_En12
  wire signed [16:0] delayLineEnd7deadOut_1;  // sfix17_En12
  wire signed [16:0] delayLineDataOut7_1;  // sfix17_En12
  reg signed [16:0] coeffTableOut7_1;  // sfix17_En14
  reg signed [16:0] coeffTableRegP7_3;  // sfix17_En14
  reg signed [16:0] coeffTableOut6_1;  // sfix17_En14
  reg signed [16:0] coeffTableRegP6_3;  // sfix17_En14
  reg signed [16:0] coeffTableOut5_1;  // sfix17_En14
  reg signed [16:0] coeffTableRegP5_3;  // sfix17_En14
  reg signed [16:0] coeffTableOut4_1;  // sfix17_En14
  reg signed [16:0] coeffTableRegP4_3;  // sfix17_En14
  reg signed [16:0] coeffTableOut3_1;  // sfix17_En14
  reg signed [16:0] coeffTableRegP3_3;  // sfix17_En14
  reg signed [16:0] coeffTableOut2_1;  // sfix17_En14
  reg signed [16:0] coeffTableRegP2_3;  // sfix17_En14
  reg signed [16:0] coeffTableOut1_1;  // sfix17_En14
  reg signed [16:0] coeffTableRegP1_3;  // sfix17_En14
  reg signed [16:0] coeffTableOut0_1;  // sfix17_En14
  reg signed [16:0] coeffTableRegP0_3;  // sfix17_En14
  wire signed [37:0] sumIn_1;  // sfix38_En26
  wire signed [37:0] sumOut_7;  // sfix38_En26
  wire signed [37:0] sumOut_0_1;  // sfix38_En26
  wire signed [37:0] sumOut_1_1;  // sfix38_En26
  wire signed [37:0] sumOut_2_1;  // sfix38_En26
  wire signed [37:0] sumOut_3_1;  // sfix38_En26
  wire signed [37:0] sumOut_4_1;  // sfix38_En26
  wire signed [37:0] sumOut_5_1;  // sfix38_En26
  wire signed [37:0] sumOut_6_1;  // sfix38_En26
  reg signed [37:0] sumOutReg_3;  // sfix38_En26
  reg signed [37:0] accDataOut_4;  // sfix38_En26
  wire signed [37:0] accSwitchOut_1;  // sfix38_En26
  wire signed [37:0] accAdderOut_1;  // sfix38_En26
  reg signed [37:0] dout_I_1;  // sfix38_En26
  wire signed [38:0] subtractor_sub_cast;  // sfix39_En26
  wire signed [38:0] subtractor_sub_cast_1;  // sfix39_En26
  wire signed [38:0] dout_r;  // sfix39_En26
  wire signed [36:0] dout_cast_r;  // sfix37_En26
  reg signed [36:0] dout_re;  // sfix37_En26
  reg  syncResetREG_7;
  wire validReset_4;
  reg  [6:0] validOutLookahead_reg_2;  // ufix1 [7]
  wire validOutLookahead_5;
  wire rdAddrEndNonZero_2;
  wire rdAddrEndZero_2;
  reg  [5:0] finalSumValidPipe_reg_2;  // ufix1 [6]
  wire accumulate_2;
  wire signed [37:0] accDataOut_6;  // sfix38_En26
  wire signed [16:0] din_M;  // sfix17_En12
  reg signed [16:0] dinReg_M;  // sfix17_En12
  wire signed [16:0] delayLineEnd0_2;  // sfix17_En12
  wire signed [16:0] delayLineDataOut0_2;  // sfix17_En12
  reg signed [16:0] delayLineDataIn1_5;  // sfix17_En12
  wire signed [16:0] delayLineEnd1_2;  // sfix17_En12
  wire signed [16:0] delayLineDataOut1_2;  // sfix17_En12
  reg signed [16:0] delayLineDataIn2_5;  // sfix17_En12
  wire signed [16:0] delayLineEnd2_2;  // sfix17_En12
  wire signed [16:0] delayLineDataOut2_2;  // sfix17_En12
  reg signed [16:0] delayLineDataIn3_5;  // sfix17_En12
  wire signed [16:0] delayLineEnd3_2;  // sfix17_En12
  wire signed [16:0] delayLineDataOut3_2;  // sfix17_En12
  reg signed [16:0] delayLineDataIn4_5;  // sfix17_En12
  wire signed [16:0] delayLineEnd4_2;  // sfix17_En12
  wire signed [16:0] delayLineDataOut4_2;  // sfix17_En12
  reg signed [16:0] delayLineDataIn5_5;  // sfix17_En12
  wire signed [16:0] delayLineEnd5_2;  // sfix17_En12
  wire signed [16:0] delayLineDataOut5_2;  // sfix17_En12
  reg signed [16:0] delayLineDataIn6_5;  // sfix17_En12
  wire signed [16:0] delayLineEnd6_2;  // sfix17_En12
  wire signed [16:0] delayLineDataOut6_2;  // sfix17_En12
  reg signed [16:0] delayLineDataIn7_5;  // sfix17_En12
  wire signed [16:0] delayLineEnd7deadOut_2;  // sfix17_En12
  wire signed [16:0] delayLineDataOut7_2;  // sfix17_En12
  reg signed [16:0] coeffTableOut7_2;  // sfix17_En14
  reg signed [16:0] coeffTableRegP7_5;  // sfix17_En14
  reg signed [16:0] coeffTableOut6_2;  // sfix17_En14
  reg signed [16:0] coeffTableRegP6_5;  // sfix17_En14
  reg signed [16:0] coeffTableOut5_2;  // sfix17_En14
  reg signed [16:0] coeffTableRegP5_5;  // sfix17_En14
  reg signed [16:0] coeffTableOut4_2;  // sfix17_En14
  reg signed [16:0] coeffTableRegP4_5;  // sfix17_En14
  reg signed [16:0] coeffTableOut3_2;  // sfix17_En14
  reg signed [16:0] coeffTableRegP3_5;  // sfix17_En14
  reg signed [16:0] coeffTableOut2_2;  // sfix17_En14
  reg signed [16:0] coeffTableRegP2_5;  // sfix17_En14
  reg signed [16:0] coeffTableOut1_2;  // sfix17_En14
  reg signed [16:0] coeffTableRegP1_5;  // sfix17_En14
  reg signed [16:0] coeffTableOut0_2;  // sfix17_En14
  reg signed [16:0] coeffTableRegP0_5;  // sfix17_En14
  wire signed [37:0] sumIn_2;  // sfix38_En26
  wire signed [37:0] sumOut_8;  // sfix38_En26
  wire signed [37:0] sumOut_0_2;  // sfix38_En26
  wire signed [37:0] sumOut_1_2;  // sfix38_En26
  wire signed [37:0] sumOut_2_2;  // sfix38_En26
  wire signed [37:0] sumOut_3_2;  // sfix38_En26
  wire signed [37:0] sumOut_4_2;  // sfix38_En26
  wire signed [37:0] sumOut_5_2;  // sfix38_En26
  wire signed [37:0] sumOut_6_2;  // sfix38_En26
  reg signed [37:0] sumOutReg_5;  // sfix38_En26
  reg signed [37:0] accDataOut_7;  // sfix38_En26
  wire signed [37:0] accSwitchOut_2;  // sfix38_En26
  wire signed [37:0] accAdderOut_2;  // sfix38_En26
  reg signed [37:0] dout_M_1;  // sfix38_En26
  wire signed [38:0] adder_add_cast_2;  // sfix39_En26
  wire signed [38:0] adder_add_cast_3;  // sfix39_En26
  wire signed [38:0] dout_i_2;  // sfix39_En26
  wire signed [36:0] dout_cast_i;  // sfix37_En26
  reg signed [36:0] dout_im;  // sfix37_En26
  wire signed [36:0] dataZero;  // sfix37_En26
  wire signed [36:0] dataZero_dtc_re;  // sfix37_En26
  wire signed [36:0] dataZero_dtc_im;  // sfix37_En26
  reg [2:0] InputControl_out4_0;  // ufix3

  initial begin
    coeffTableRegP7_1 = 17'sb00000000000000000;
    coeffTableRegP6_1 = 17'sb00000000000000000;
    coeffTableRegP5_1 = 17'sb00000000000000000;
    coeffTableRegP4_1 = 17'sb00000000000000000;
    coeffTableRegP3_1 = 17'sb00000000000000000;
    coeffTableRegP2_1 = 17'sb00000000000000000;
    coeffTableRegP1_1 = 17'sb00000000000000000;
    coeffTableRegP0_1 = 17'sb00000000000000000;
    coeffTableRegP7_3 = 17'sb00000000000000000;
    coeffTableRegP6_3 = 17'sb00000000000000000;
    coeffTableRegP5_3 = 17'sb00000000000000000;
    coeffTableRegP4_3 = 17'sb00000000000000000;
    coeffTableRegP3_3 = 17'sb00000000000000000;
    coeffTableRegP2_3 = 17'sb00000000000000000;
    coeffTableRegP1_3 = 17'sb00000000000000000;
    coeffTableRegP0_3 = 17'sb00000000000000000;
    coeffTableRegP7_5 = 17'sb00000000000000000;
    coeffTableRegP6_5 = 17'sb00000000000000000;
    coeffTableRegP5_5 = 17'sb00000000000000000;
    coeffTableRegP4_5 = 17'sb00000000000000000;
    coeffTableRegP3_5 = 17'sb00000000000000000;
    coeffTableRegP2_5 = 17'sb00000000000000000;
    coeffTableRegP1_5 = 17'sb00000000000000000;
    coeffTableRegP0_5 = 17'sb00000000000000000;
  end

  always @(posedge clk or posedge reset)
    begin : syncResetREG_process
      if (reset == 1'b1) begin
        syncResetREG_1 <= 1'b0;
      end
      else begin
        if (enb) begin
          syncResetREG_1 <= syncReset;
        end
      end
    end

  assign validReset = syncReset | syncResetREG_1;

  always @(posedge clk or posedge reset)
    begin : syncResetREG_2_process
      if (reset == 1'b1) begin
        syncResetREG_3 <= 1'b0;
      end
      else begin
        if (enb) begin
          syncResetREG_3 <= syncReset;
        end
      end
    end

  assign syncResetN =  ~ syncReset;

  assign syncResetRst = syncResetREG_3 & syncResetN;

  assign dinZero_re = 16'sb0000000000000000;
  assign dinZero_im = 16'sb0000000000000000;

  assign dinSwitch_re = (syncReset == 1'b0 ? dataIn_re :
              dinZero_re);
  assign dinSwitch_im = (syncReset == 1'b0 ? dataIn_im :
              dinZero_im);

  assign dinVldZero = 1'b0;

  assign dinVldSwitch = (syncReset == 1'b0 ? validIn :
              dinVldZero);

  assign coeff_re = 16'sb0000000000000000;
  assign coeff_im = 16'sb0000000000000000;

  assign haltProcess = 1'b0;

  FirRdyLogic u_firRdyLogic (.clk(clk),
                             .reset(reset),
                             .enb(enb),
                             .dinSwitch_re(dinSwitch_re),  // sfix16_En12
                             .dinSwitch_im(dinSwitch_im),  // sfix16_En12
                             .dinVldSwitch(dinVldSwitch),
                             .coeff_re(coeff_re),  // sfix16_En12
                             .coeff_im(coeff_im),  // sfix16_En12
                             .syncReset(syncReset),
                             .haltProcess(haltProcess),
                             .dinSM_re(dinSM_re),  // sfix16_En12
                             .dinSM_im(dinSM_im),  // sfix16_En12
                             .dinVldSM(dinVldSM)
                             );

  always @(posedge clk or posedge reset)
    begin : intdelay_process
      if (reset == 1'b1) begin
        dinVldReg <= 1'b0;
      end
      else begin
        if (enb) begin
          if (syncReset == 1'b1) begin
            dinVldReg <= 1'b0;
          end
          else begin
            dinVldReg <= dinVldSM;
          end
        end
      end
    end

  always @(posedge clk or posedge reset)
    begin : rdCountReverse_process
      if (reset == 1'b1) begin
        rdCountReverse_1 <= 3'b000;
      end
      else begin
        if (enb) begin
          if (syncReset == 1'b1) begin
            rdCountReverse_1 <= 3'b000;
          end
          else begin
            rdCountReverse_1 <= nextDelayLineRdAddrReverse;
          end
        end
      end
    end

  always @(posedge clk or posedge reset)
    begin : wrCount_process
      if (reset == 1'b1) begin
        wrCount_1 <= 3'b000;
      end
      else begin
        if (enb) begin
          if (syncReset == 1'b1) begin
            wrCount_1 <= 3'b000;
          end
          else begin
            wrCount_1 <= nextDelayLineWrAddr;
          end
        end
      end
    end

  always @(posedge clk or posedge reset)
    begin : rdCount_process
      if (reset == 1'b1) begin
        rdCount_1 <= 3'b000;
      end
      else begin
        if (enb) begin
          if (syncReset == 1'b1) begin
            rdCount_1 <= 3'b000;
          end
          else begin
            rdCount_1 <= nextDelayLineRdAddr;
          end
        end
      end
    end

  always @(posedge clk or posedge reset)
    begin : sharingCount_process
      if (reset == 1'b1) begin
        sharingCount_1 <= 3'b000;
      end
      else begin
        if (enb) begin
          if (syncReset == 1'b1) begin
            sharingCount_1 <= 3'b000;
          end
          else begin
            sharingCount_1 <= nextSharingCount;
          end
        end
      end
    end

  // Input control counter combinatorial logic
  always @(dinVldReg, rdCountReverse_1, rdCount_1, sharingCount_1, wrCount_1) begin
    delayLineValidInP = (sharingCount_1 == 3'b000) && (dinVldReg == 1'b1);
    lastPhaseStrobe = sharingCount_1 == 3'b111;
    if ((dinVldReg == 1'b1) || (sharingCount_1 > 3'b000)) begin
      if (sharingCount_1 == 3'b111) begin
        nextSharingCount = 3'b000;
      end
      else begin
        nextSharingCount = sharingCount_1 + 3'b001;
      end
    end
    else begin
      nextSharingCount = sharingCount_1;
    end
    if (dinVldReg == 1'b1) begin
      if (wrCount_1 == 3'b111) begin
        InputControl_out4_0 = 3'b000;
      end
      else begin
        InputControl_out4_0 = wrCount_1 + 3'b001;
      end
    end
    else begin
      InputControl_out4_0 = wrCount_1;
    end
    if ((rdCount_1 != InputControl_out4_0) || (dinVldReg == 1'b1)) begin
      if (rdCount_1 == 3'b000) begin
        nextDelayLineRdAddr = 3'b111;
      end
      else begin
        nextDelayLineRdAddr = rdCount_1 - 3'b001;
      end
    end
    else begin
      nextDelayLineRdAddr = rdCount_1;
    end
    if ((sharingCount_1 > 3'b000) || (dinVldReg == 1'b1)) begin
      if (sharingCount_1 == 3'b111) begin
        if (wrCount_1 == 3'b111) begin
          nextDelayLineRdAddrReverse = 3'b000;
        end
        else begin
          nextDelayLineRdAddrReverse = wrCount_1 + 3'b001;
        end
      end
      else if (rdCountReverse_1 == 3'b111) begin
        nextDelayLineRdAddrReverse = 3'b000;
      end
      else begin
        nextDelayLineRdAddrReverse = rdCountReverse_1 + 3'b001;
      end
    end
    else begin
      nextDelayLineRdAddrReverse = rdCountReverse_1;
    end
    nextDelayLineWrAddr = InputControl_out4_0;
  end

  always @(posedge clk or posedge reset)
    begin : delayLineShiftEn0_process
      if (reset == 1'b1) begin
        delayLineShiftEnP <= 1'b0;
      end
      else begin
        if (enb) begin
          if (syncReset == 1'b1) begin
            delayLineShiftEnP <= 1'b0;
          end
          else begin
            delayLineShiftEnP <= lastPhaseStrobe;
          end
        end
      end
    end

  assign delayLineShiftEn0_1 = delayLineShiftEnP | syncReset;

  always @(posedge clk or posedge reset)
    begin : delayLineShiftEn1_process
      if (reset == 1'b1) begin
        delayLineShiftEn1_1 <= 1'b0;
      end
      else begin
        if (enb) begin
          delayLineShiftEn1_1 <= delayLineShiftEn0_1;
        end
      end
    end

  always @(posedge clk or posedge reset)
    begin : delayLineShiftEn2_process
      if (reset == 1'b1) begin
        delayLineShiftEn2_1 <= 1'b0;
      end
      else begin
        if (enb) begin
          if (syncResetRst == 1'b1) begin
            delayLineShiftEn2_1 <= 1'b0;
          end
          else begin
            delayLineShiftEn2_1 <= delayLineShiftEn1_1;
          end
        end
      end
    end

  always @(posedge clk or posedge reset)
    begin : delayLineShiftEn3_process
      if (reset == 1'b1) begin
        delayLineShiftEn3_1 <= 1'b0;
      end
      else begin
        if (enb) begin
          if (syncResetRst == 1'b1) begin
            delayLineShiftEn3_1 <= 1'b0;
          end
          else begin
            delayLineShiftEn3_1 <= delayLineShiftEn2_1;
          end
        end
      end
    end

  always @(posedge clk or posedge reset)
    begin : delayLineShiftEn4_process
      if (reset == 1'b1) begin
        delayLineShiftEn4_1 <= 1'b0;
      end
      else begin
        if (enb) begin
          if (syncResetRst == 1'b1) begin
            delayLineShiftEn4_1 <= 1'b0;
          end
          else begin
            delayLineShiftEn4_1 <= delayLineShiftEn3_1;
          end
        end
      end
    end

  always @(posedge clk or posedge reset)
    begin : delayLineShiftEn5_process
      if (reset == 1'b1) begin
        delayLineShiftEn5_1 <= 1'b0;
      end
      else begin
        if (enb) begin
          if (syncResetRst == 1'b1) begin
            delayLineShiftEn5_1 <= 1'b0;
          end
          else begin
            delayLineShiftEn5_1 <= delayLineShiftEn4_1;
          end
        end
      end
    end

  always @(posedge clk or posedge reset)
    begin : delayLineShiftEn6_process
      if (reset == 1'b1) begin
        delayLineShiftEn6_1 <= 1'b0;
      end
      else begin
        if (enb) begin
          if (syncResetRst == 1'b1) begin
            delayLineShiftEn6_1 <= 1'b0;
          end
          else begin
            delayLineShiftEn6_1 <= delayLineShiftEn5_1;
          end
        end
      end
    end

  always @(posedge clk or posedge reset)
    begin : delayLineShiftEn7_process
      if (reset == 1'b1) begin
        delayLineShiftEn7_1 <= 1'b0;
      end
      else begin
        if (enb) begin
          if (syncResetRst == 1'b1) begin
            delayLineShiftEn7_1 <= 1'b0;
          end
          else begin
            delayLineShiftEn7_1 <= delayLineShiftEn6_1;
          end
        end
      end
    end

  always @(posedge clk or posedge reset)
    begin : validOutLookahead_process
      if (reset == 1'b1) begin
        validOutLookahead_reg <= {7{1'b0}};
      end
      else begin
        if (enb) begin
          if (validReset == 1'b1) begin
            validOutLookahead_reg <= {7{1'b0}};
          end
          else begin
            validOutLookahead_reg[0] <= delayLineShiftEn7_1;
            validOutLookahead_reg[32'sd6:32'sd1] <= validOutLookahead_reg[32'sd5:32'sd0];
          end
        end
      end
    end

  assign validOutLookahead_1 = validOutLookahead_reg[6];

  always @(posedge clk or posedge reset)
    begin : vldOut_process
      if (reset == 1'b1) begin
        vldOut_1 <= 1'b0;
      end
      else begin
        if (enb) begin
          if (syncReset == 1'b1) begin
            vldOut_1 <= 1'b0;
          end
          else begin
            vldOut_1 <= validOutLookahead_1;
          end
        end
      end
    end

  always @(posedge clk or posedge reset)
    begin : intdelay_1_process
      if (reset == 1'b1) begin
        doutVldReg <= 1'b0;
      end
      else begin
        if (enb) begin
          if (syncReset == 1'b1) begin
            doutVldReg <= 1'b0;
          end
          else begin
            doutVldReg <= vldOut_1;
          end
        end
      end
    end

  assign notValid =  ~ doutVldReg;

  always @(posedge clk or posedge reset)
    begin : reg_rsvd_process
      if (reset == 1'b1) begin
        resetRstD <= 1'b0;
      end
      else begin
        if (enb) begin
          resetRstD <= resetRst;
        end
      end
    end

  assign RAMNotFull = resetCount < 8'b00010000;

  assign resetEn2 = syncReset & RAMNotFull;

  assign transientNotClear = resetCount < 8'b01000000;

  assign transientNotClearEn = transientPad & (transientNotClear & doutVldReg);

  assign resetEn = transientNotClearEn | resetEn2;

  assign transientClearPre = resetCount >= 8'b01000000;

  assign transientClear = transientClearPre & doutVldReg;

  assign resetRst = transientClear | syncResetRst;

  // Free running, Unsigned Counter
  //  initial value   = 0
  //  step value      = 1
  always @(posedge clk or posedge reset)
    begin : Reset_Count_process
      if (reset == 1'b1) begin
        resetCount <= 8'b00000000;
      end
      else begin
        if (enb) begin
          if (resetRst == 1'b1) begin
            resetCount <= 8'b00000000;
          end
          else if (resetEn == 1'b1) begin
            resetCount <= resetCount + 8'b00000001;
          end
        end
      end
    end

  assign resetCountOverOne = resetCount > 8'b00000000;

  assign transientEnTerm = resetCountOverOne | resetRstD;

  assign transientEn = syncResetRst & (transientEnTerm & RAMNotFull);

  always @(posedge clk or posedge reset)
    begin : transientPad_1_process
      if (reset == 1'b1) begin
        transientPad <= 1'b0;
      end
      else begin
        if (enb) begin
          if (transientClear == 1'b1) begin
            transientPad <= 1'b0;
          end
          else begin
            if (transientEn) begin
              transientPad <= transientEn;
            end
          end
        end
      end
    end

  assign zeroOutput = notValid | transientPad;

  always @(posedge clk or posedge reset)
    begin : rdAddr0_process
      if (reset == 1'b1) begin
        rdAddr0_1 <= 3'b000;
      end
      else begin
        if (enb) begin
          if (syncReset == 1'b1) begin
            rdAddr0_1 <= 3'b000;
          end
          else begin
            rdAddr0_1 <= sharingCount_1;
          end
        end
      end
    end

  always @(posedge clk or posedge reset)
    begin : rdAddr0_2_process
      if (reset == 1'b1) begin
        rdAddr1 <= 3'b000;
      end
      else begin
        if (enb) begin
          if (syncReset == 1'b1) begin
            rdAddr1 <= 3'b000;
          end
          else begin
            rdAddr1 <= rdAddr0_1;
          end
        end
      end
    end

  always @(posedge clk or posedge reset)
    begin : rdAddr1_1_process
      if (reset == 1'b1) begin
        rdAddr2 <= 3'b000;
      end
      else begin
        if (enb) begin
          if (syncReset == 1'b1) begin
            rdAddr2 <= 3'b000;
          end
          else begin
            rdAddr2 <= rdAddr1;
          end
        end
      end
    end

  always @(posedge clk or posedge reset)
    begin : rdAddr2_1_process
      if (reset == 1'b1) begin
        rdAddr3 <= 3'b000;
      end
      else begin
        if (enb) begin
          if (syncReset == 1'b1) begin
            rdAddr3 <= 3'b000;
          end
          else begin
            rdAddr3 <= rdAddr2;
          end
        end
      end
    end

  always @(posedge clk or posedge reset)
    begin : rdAddr3_1_process
      if (reset == 1'b1) begin
        rdAddr4 <= 3'b000;
      end
      else begin
        if (enb) begin
          if (syncReset == 1'b1) begin
            rdAddr4 <= 3'b000;
          end
          else begin
            rdAddr4 <= rdAddr3;
          end
        end
      end
    end

  always @(posedge clk or posedge reset)
    begin : rdAddr4_1_process
      if (reset == 1'b1) begin
        rdAddr5 <= 3'b000;
      end
      else begin
        if (enb) begin
          if (syncReset == 1'b1) begin
            rdAddr5 <= 3'b000;
          end
          else begin
            rdAddr5 <= rdAddr4;
          end
        end
      end
    end

  always @(posedge clk or posedge reset)
    begin : rdAddr5_1_process
      if (reset == 1'b1) begin
        rdAddr6 <= 3'b000;
      end
      else begin
        if (enb) begin
          if (syncReset == 1'b1) begin
            rdAddr6 <= 3'b000;
          end
          else begin
            rdAddr6 <= rdAddr5;
          end
        end
      end
    end

  always @(posedge clk or posedge reset)
    begin : rdAddr6_1_process
      if (reset == 1'b1) begin
        rdAddr7 <= 3'b000;
      end
      else begin
        if (enb) begin
          if (syncReset == 1'b1) begin
            rdAddr7 <= 3'b000;
          end
          else begin
            rdAddr7 <= rdAddr6;
          end
        end
      end
    end

  assign rdAddrEndNonZero = rdAddr7 != 3'b000;

  assign rdAddrEndZero =  ~ rdAddrEndNonZero;

  always @(posedge clk or posedge reset)
    begin : finalSumValidPipe_process
      if (reset == 1'b1) begin
        finalSumValidPipe_reg <= {6{1'b0}};
      end
      else begin
        if (enb) begin
          if (syncReset == 1'b1) begin
            finalSumValidPipe_reg <= {6{1'b0}};
          end
          else begin
            finalSumValidPipe_reg[0] <= rdAddrEndZero;
            finalSumValidPipe_reg[32'sd5:32'sd1] <= finalSumValidPipe_reg[32'sd4:32'sd0];
          end
        end
      end
    end

  assign accumulate = finalSumValidPipe_reg[5];

  assign accDataOut = 38'sh0000000000;

  assign din_P = {dinSM_re[15], dinSM_re};

  always @(posedge clk or posedge reset)
    begin : intdelay_2_process
      if (reset == 1'b1) begin
        dinReg_P <= 17'sb00000000000000000;
      end
      else begin
        if (enb) begin
          if (syncReset == 1'b1) begin
            dinReg_P <= 17'sb00000000000000000;
          end
          else begin
            if (dinVldSM) begin
              dinReg_P <= din_P;
            end
          end
        end
      end
    end

  assign delayLineValidIn0 = delayLineValidInP | syncReset;

  always @(posedge clk or posedge reset)
    begin : wrAddr_process
      if (reset == 1'b1) begin
        wrAddrP <= 3'b000;
      end
      else begin
        if (enb) begin
          if (syncReset == 1'b1) begin
            wrAddrP <= 3'b000;
          end
          else begin
            wrAddrP <= wrCount_1;
          end
        end
      end
    end

  assign resetCount_dtc = resetCount[2:0];

  assign wrAddr0 = (syncReset == 1'b0 ? wrAddrP :
              resetCount_dtc);

  always @(posedge clk or posedge reset)
    begin : rdAddrDelayLine_process
      if (reset == 1'b1) begin
        rdAddrDelayLine0 <= 3'b000;
      end
      else begin
        if (enb) begin
          if (syncReset == 1'b1) begin
            rdAddrDelayLine0 <= 3'b000;
          end
          else begin
            rdAddrDelayLine0 <= rdCount_1;
          end
        end
      end
    end

  Addressable_Delay_Line u_delayLine0 (.clk(clk),
                                       .reset(reset),
                                       .enb(enb),
                                       .dataIn(dinReg_P),  // sfix17_En12
                                       .wrEn(delayLineValidIn0),
                                       .wrAddr(wrAddr0),  // ufix3
                                       .rdAddr(rdAddrDelayLine0),  // ufix3
                                       .syncReset(syncReset),
                                       .delayLineEnd(delayLineEnd0),  // sfix17_En12
                                       .dataOut(delayLineDataOut0)  // sfix17_En12
                                       );

  always @(posedge clk or posedge reset)
    begin : delayLineDataIn1_process
      if (reset == 1'b1) begin
        delayLineDataIn1_1 <= 17'sb00000000000000000;
      end
      else begin
        if (enb) begin
          if (syncReset == 1'b1) begin
            delayLineDataIn1_1 <= 17'sb00000000000000000;
          end
          else begin
            delayLineDataIn1_1 <= delayLineEnd0;
          end
        end
      end
    end

  always @(posedge clk or posedge reset)
    begin : wrAddr0_1_process
      if (reset == 1'b1) begin
        wrAddr1 <= 3'b000;
      end
      else begin
        if (enb) begin
          wrAddr1 <= wrAddr0;
        end
      end
    end

  always @(posedge clk or posedge reset)
    begin : rdAddrDelayLine0_1_process
      if (reset == 1'b1) begin
        rdAddrDelayLine1 <= 3'b000;
      end
      else begin
        if (enb) begin
          if (syncReset == 1'b1) begin
            rdAddrDelayLine1 <= 3'b000;
          end
          else begin
            rdAddrDelayLine1 <= rdAddrDelayLine0;
          end
        end
      end
    end

  Addressable_Delay_Line u_delayLine1 (.clk(clk),
                                       .reset(reset),
                                       .enb(enb),
                                       .dataIn(delayLineDataIn1_1),  // sfix17_En12
                                       .wrEn(delayLineShiftEn1_1),
                                       .wrAddr(wrAddr1),  // ufix3
                                       .rdAddr(rdAddrDelayLine1),  // ufix3
                                       .syncReset(syncReset),
                                       .delayLineEnd(delayLineEnd1),  // sfix17_En12
                                       .dataOut(delayLineDataOut1)  // sfix17_En12
                                       );

  always @(posedge clk or posedge reset)
    begin : delayLineDataIn2_process
      if (reset == 1'b1) begin
        delayLineDataIn2_1 <= 17'sb00000000000000000;
      end
      else begin
        if (enb) begin
          if (syncReset == 1'b1) begin
            delayLineDataIn2_1 <= 17'sb00000000000000000;
          end
          else begin
            delayLineDataIn2_1 <= delayLineEnd1;
          end
        end
      end
    end

  always @(posedge clk or posedge reset)
    begin : wrAddr1_1_process
      if (reset == 1'b1) begin
        wrAddr2 <= 3'b000;
      end
      else begin
        if (enb) begin
          wrAddr2 <= wrAddr1;
        end
      end
    end

  always @(posedge clk or posedge reset)
    begin : rdAddrDelayLine1_1_process
      if (reset == 1'b1) begin
        rdAddrDelayLine2 <= 3'b000;
      end
      else begin
        if (enb) begin
          if (syncReset == 1'b1) begin
            rdAddrDelayLine2 <= 3'b000;
          end
          else begin
            rdAddrDelayLine2 <= rdAddrDelayLine1;
          end
        end
      end
    end

  Addressable_Delay_Line u_delayLine2 (.clk(clk),
                                       .reset(reset),
                                       .enb(enb),
                                       .dataIn(delayLineDataIn2_1),  // sfix17_En12
                                       .wrEn(delayLineShiftEn2_1),
                                       .wrAddr(wrAddr2),  // ufix3
                                       .rdAddr(rdAddrDelayLine2),  // ufix3
                                       .syncReset(syncReset),
                                       .delayLineEnd(delayLineEnd2),  // sfix17_En12
                                       .dataOut(delayLineDataOut2)  // sfix17_En12
                                       );

  always @(posedge clk or posedge reset)
    begin : delayLineDataIn3_process
      if (reset == 1'b1) begin
        delayLineDataIn3_1 <= 17'sb00000000000000000;
      end
      else begin
        if (enb) begin
          if (syncReset == 1'b1) begin
            delayLineDataIn3_1 <= 17'sb00000000000000000;
          end
          else begin
            delayLineDataIn3_1 <= delayLineEnd2;
          end
        end
      end
    end

  always @(posedge clk or posedge reset)
    begin : wrAddr2_1_process
      if (reset == 1'b1) begin
        wrAddr3 <= 3'b000;
      end
      else begin
        if (enb) begin
          wrAddr3 <= wrAddr2;
        end
      end
    end

  always @(posedge clk or posedge reset)
    begin : rdAddrDelayLine2_1_process
      if (reset == 1'b1) begin
        rdAddrDelayLine3 <= 3'b000;
      end
      else begin
        if (enb) begin
          if (syncReset == 1'b1) begin
            rdAddrDelayLine3 <= 3'b000;
          end
          else begin
            rdAddrDelayLine3 <= rdAddrDelayLine2;
          end
        end
      end
    end

  Addressable_Delay_Line u_delayLine3 (.clk(clk),
                                       .reset(reset),
                                       .enb(enb),
                                       .dataIn(delayLineDataIn3_1),  // sfix17_En12
                                       .wrEn(delayLineShiftEn3_1),
                                       .wrAddr(wrAddr3),  // ufix3
                                       .rdAddr(rdAddrDelayLine3),  // ufix3
                                       .syncReset(syncReset),
                                       .delayLineEnd(delayLineEnd3),  // sfix17_En12
                                       .dataOut(delayLineDataOut3)  // sfix17_En12
                                       );

  always @(posedge clk or posedge reset)
    begin : delayLineDataIn4_process
      if (reset == 1'b1) begin
        delayLineDataIn4_1 <= 17'sb00000000000000000;
      end
      else begin
        if (enb) begin
          if (syncReset == 1'b1) begin
            delayLineDataIn4_1 <= 17'sb00000000000000000;
          end
          else begin
            delayLineDataIn4_1 <= delayLineEnd3;
          end
        end
      end
    end

  always @(posedge clk or posedge reset)
    begin : wrAddr3_1_process
      if (reset == 1'b1) begin
        wrAddr4 <= 3'b000;
      end
      else begin
        if (enb) begin
          wrAddr4 <= wrAddr3;
        end
      end
    end

  always @(posedge clk or posedge reset)
    begin : rdAddrDelayLine3_1_process
      if (reset == 1'b1) begin
        rdAddrDelayLine4 <= 3'b000;
      end
      else begin
        if (enb) begin
          if (syncReset == 1'b1) begin
            rdAddrDelayLine4 <= 3'b000;
          end
          else begin
            rdAddrDelayLine4 <= rdAddrDelayLine3;
          end
        end
      end
    end

  Addressable_Delay_Line u_delayLine4 (.clk(clk),
                                       .reset(reset),
                                       .enb(enb),
                                       .dataIn(delayLineDataIn4_1),  // sfix17_En12
                                       .wrEn(delayLineShiftEn4_1),
                                       .wrAddr(wrAddr4),  // ufix3
                                       .rdAddr(rdAddrDelayLine4),  // ufix3
                                       .syncReset(syncReset),
                                       .delayLineEnd(delayLineEnd4),  // sfix17_En12
                                       .dataOut(delayLineDataOut4)  // sfix17_En12
                                       );

  always @(posedge clk or posedge reset)
    begin : delayLineDataIn5_process
      if (reset == 1'b1) begin
        delayLineDataIn5_1 <= 17'sb00000000000000000;
      end
      else begin
        if (enb) begin
          if (syncReset == 1'b1) begin
            delayLineDataIn5_1 <= 17'sb00000000000000000;
          end
          else begin
            delayLineDataIn5_1 <= delayLineEnd4;
          end
        end
      end
    end

  always @(posedge clk or posedge reset)
    begin : wrAddr4_1_process
      if (reset == 1'b1) begin
        wrAddr5 <= 3'b000;
      end
      else begin
        if (enb) begin
          wrAddr5 <= wrAddr4;
        end
      end
    end

  always @(posedge clk or posedge reset)
    begin : rdAddrDelayLine4_1_process
      if (reset == 1'b1) begin
        rdAddrDelayLine5 <= 3'b000;
      end
      else begin
        if (enb) begin
          if (syncReset == 1'b1) begin
            rdAddrDelayLine5 <= 3'b000;
          end
          else begin
            rdAddrDelayLine5 <= rdAddrDelayLine4;
          end
        end
      end
    end

  Addressable_Delay_Line u_delayLine5 (.clk(clk),
                                       .reset(reset),
                                       .enb(enb),
                                       .dataIn(delayLineDataIn5_1),  // sfix17_En12
                                       .wrEn(delayLineShiftEn5_1),
                                       .wrAddr(wrAddr5),  // ufix3
                                       .rdAddr(rdAddrDelayLine5),  // ufix3
                                       .syncReset(syncReset),
                                       .delayLineEnd(delayLineEnd5),  // sfix17_En12
                                       .dataOut(delayLineDataOut5)  // sfix17_En12
                                       );

  always @(posedge clk or posedge reset)
    begin : delayLineDataIn6_process
      if (reset == 1'b1) begin
        delayLineDataIn6_1 <= 17'sb00000000000000000;
      end
      else begin
        if (enb) begin
          if (syncReset == 1'b1) begin
            delayLineDataIn6_1 <= 17'sb00000000000000000;
          end
          else begin
            delayLineDataIn6_1 <= delayLineEnd5;
          end
        end
      end
    end

  always @(posedge clk or posedge reset)
    begin : wrAddr5_1_process
      if (reset == 1'b1) begin
        wrAddr6 <= 3'b000;
      end
      else begin
        if (enb) begin
          wrAddr6 <= wrAddr5;
        end
      end
    end

  always @(posedge clk or posedge reset)
    begin : rdAddrDelayLine5_1_process
      if (reset == 1'b1) begin
        rdAddrDelayLine6 <= 3'b000;
      end
      else begin
        if (enb) begin
          if (syncReset == 1'b1) begin
            rdAddrDelayLine6 <= 3'b000;
          end
          else begin
            rdAddrDelayLine6 <= rdAddrDelayLine5;
          end
        end
      end
    end

  Addressable_Delay_Line u_delayLine6 (.clk(clk),
                                       .reset(reset),
                                       .enb(enb),
                                       .dataIn(delayLineDataIn6_1),  // sfix17_En12
                                       .wrEn(delayLineShiftEn6_1),
                                       .wrAddr(wrAddr6),  // ufix3
                                       .rdAddr(rdAddrDelayLine6),  // ufix3
                                       .syncReset(syncReset),
                                       .delayLineEnd(delayLineEnd6),  // sfix17_En12
                                       .dataOut(delayLineDataOut6)  // sfix17_En12
                                       );

  always @(posedge clk or posedge reset)
    begin : delayLineDataIn7_process
      if (reset == 1'b1) begin
        delayLineDataIn7_1 <= 17'sb00000000000000000;
      end
      else begin
        if (enb) begin
          if (syncReset == 1'b1) begin
            delayLineDataIn7_1 <= 17'sb00000000000000000;
          end
          else begin
            delayLineDataIn7_1 <= delayLineEnd6;
          end
        end
      end
    end

  always @(posedge clk or posedge reset)
    begin : wrAddr6_1_process
      if (reset == 1'b1) begin
        wrAddr7 <= 3'b000;
      end
      else begin
        if (enb) begin
          wrAddr7 <= wrAddr6;
        end
      end
    end

  always @(posedge clk or posedge reset)
    begin : rdAddrDelayLine6_1_process
      if (reset == 1'b1) begin
        rdAddrDelayLine7 <= 3'b000;
      end
      else begin
        if (enb) begin
          if (syncReset == 1'b1) begin
            rdAddrDelayLine7 <= 3'b000;
          end
          else begin
            rdAddrDelayLine7 <= rdAddrDelayLine6;
          end
        end
      end
    end

  Addressable_Delay_Line u_delayLine7 (.clk(clk),
                                       .reset(reset),
                                       .enb(enb),
                                       .dataIn(delayLineDataIn7_1),  // sfix17_En12
                                       .wrEn(delayLineShiftEn7_1),
                                       .wrAddr(wrAddr7),  // ufix3
                                       .rdAddr(rdAddrDelayLine7),  // ufix3
                                       .syncReset(syncReset),
                                       .delayLineEnd(delayLineEnd7deadOut),  // sfix17_En12
                                       .dataOut(delayLineDataOut7)  // sfix17_En12
                                       );

  // Coefficient table for multiplier7
  always @(rdAddr7) begin
    case ( rdAddr7)
      3'b000 :
        begin
          coeffTableOut7 = 17'sb11011000101011011;
        end
      3'b001 :
        begin
          coeffTableOut7 = 17'sb11010110000001001;
        end
      3'b010 :
        begin
          coeffTableOut7 = 17'sb00000000010010111;
        end
      3'b011 :
        begin
          coeffTableOut7 = 17'sb00001110011110011;
        end
      3'b100 :
        begin
          coeffTableOut7 = 17'sb00000110100110100;
        end
      3'b101 :
        begin
          coeffTableOut7 = 17'sb00111000000111100;
        end
      3'b110 :
        begin
          coeffTableOut7 = 17'sb00011111001101010;
        end
      3'b111 :
        begin
          coeffTableOut7 = 17'sb11010011100111111;
        end
      default :
        begin
          coeffTableOut7 = 17'sb00000000000000000;
        end
    endcase
  end

  always @(posedge clk)
    begin : coeffTableRegP7_process
      if (enb) begin
        coeffTableRegP7_1 <= coeffTableOut7;
      end
    end

  // Coefficient table for multiplier6
  always @(rdAddr6) begin
    case ( rdAddr6)
      3'b000 :
        begin
          coeffTableOut6 = 17'sb00100110011010100;
        end
      3'b001 :
        begin
          coeffTableOut6 = 17'sb11111010111010100;
        end
      3'b010 :
        begin
          coeffTableOut6 = 17'sb11101101001111110;
        end
      3'b011 :
        begin
          coeffTableOut6 = 17'sb00110001100101001;
        end
      3'b100 :
        begin
          coeffTableOut6 = 17'sb00010111110000111;
        end
      3'b101 :
        begin
          coeffTableOut6 = 17'sb00000101111101010;
        end
      3'b110 :
        begin
          coeffTableOut6 = 17'sb11101001110001100;
        end
      3'b111 :
        begin
          coeffTableOut6 = 17'sb11001011001100100;
        end
      default :
        begin
          coeffTableOut6 = 17'sb00000000000000000;
        end
    endcase
  end

  always @(posedge clk)
    begin : coeffTableRegP6_process
      if (enb) begin
        coeffTableRegP6_1 <= coeffTableOut6;
      end
    end

  // Coefficient table for multiplier5
  always @(rdAddr5) begin
    case ( rdAddr5)
      3'b000 :
        begin
          coeffTableOut5 = 17'sb00010000010011101;
        end
      3'b001 :
        begin
          coeffTableOut5 = 17'sb11011111100111101;
        end
      3'b010 :
        begin
          coeffTableOut5 = 17'sb11001011101100001;
        end
      3'b011 :
        begin
          coeffTableOut5 = 17'sb11110110010101000;
        end
      3'b100 :
        begin
          coeffTableOut5 = 17'sb00001100011010111;
        end
      3'b101 :
        begin
          coeffTableOut5 = 17'sb00100111001111100;
        end
      3'b110 :
        begin
          coeffTableOut5 = 17'sb00100000101100111;
        end
      3'b111 :
        begin
          coeffTableOut5 = 17'sb00000000000000000;
        end
      default :
        begin
          coeffTableOut5 = 17'sb00000000000000000;
        end
    endcase
  end

  always @(posedge clk)
    begin : coeffTableRegP5_process
      if (enb) begin
        coeffTableRegP5_1 <= coeffTableOut5;
      end
    end

  // Coefficient table for multiplier4
  always @(rdAddr4) begin
    case ( rdAddr4)
      3'b000 :
        begin
          coeffTableOut4 = 17'sb11011100010111110;
        end
      3'b001 :
        begin
          coeffTableOut4 = 17'sb11101011101110000;
        end
      3'b010 :
        begin
          coeffTableOut4 = 17'sb00110011000001000;
        end
      3'b011 :
        begin
          coeffTableOut4 = 17'sb00001101111010101;
        end
      3'b100 :
        begin
          coeffTableOut4 = 17'sb11111000000101001;
        end
      3'b101 :
        begin
          coeffTableOut4 = 17'sb11001111101000011;
        end
      3'b110 :
        begin
          coeffTableOut4 = 17'sb11010110111101110;
        end
      3'b111 :
        begin
          coeffTableOut4 = 17'sb00010100010110100;
        end
      default :
        begin
          coeffTableOut4 = 17'sb00000000000000000;
        end
    endcase
  end

  always @(posedge clk)
    begin : coeffTableRegP4_process
      if (enb) begin
        coeffTableRegP4_1 <= coeffTableOut4;
      end
    end

  // Coefficient table for multiplier3
  always @(rdAddr3) begin
    case ( rdAddr3)
      3'b000 :
        begin
          coeffTableOut3 = 17'sb00010011010001010;
        end
      3'b001 :
        begin
          coeffTableOut3 = 17'sb11101110111110011;
        end
      3'b010 :
        begin
          coeffTableOut3 = 17'sb00101001111001101;
        end
      3'b011 :
        begin
          coeffTableOut3 = 17'sb11111110000100111;
        end
      3'b100 :
        begin
          coeffTableOut3 = 17'sb00000011111111000;
        end
      3'b101 :
        begin
          coeffTableOut3 = 17'sb00101010110111000;
        end
      3'b110 :
        begin
          coeffTableOut3 = 17'sb00100000101110000;
        end
      3'b111 :
        begin
          coeffTableOut3 = 17'sb00101100011000001;
        end
      default :
        begin
          coeffTableOut3 = 17'sb00000000000000000;
        end
    endcase
  end

  always @(posedge clk)
    begin : coeffTableRegP3_process
      if (enb) begin
        coeffTableRegP3_1 <= coeffTableOut3;
      end
    end

  // Coefficient table for multiplier2
  always @(rdAddr2) begin
    case ( rdAddr2)
      3'b000 :
        begin
          coeffTableOut2 = 17'sb00100011000001111;
        end
      3'b001 :
        begin
          coeffTableOut2 = 17'sb11001011111111010;
        end
      3'b010 :
        begin
          coeffTableOut2 = 17'sb00010100111001111;
        end
      3'b011 :
        begin
          coeffTableOut2 = 17'sb00010111100100110;
        end
      3'b100 :
        begin
          coeffTableOut2 = 17'sb11100110100110101;
        end
      3'b101 :
        begin
          coeffTableOut2 = 17'sb00100000111100011;
        end
      3'b110 :
        begin
          coeffTableOut2 = 17'sb00001101111111011;
        end
      3'b111 :
        begin
          coeffTableOut2 = 17'sb00100011000011100;
        end
      default :
        begin
          coeffTableOut2 = 17'sb00000000000000000;
        end
    endcase
  end

  always @(posedge clk)
    begin : coeffTableRegP2_process
      if (enb) begin
        coeffTableRegP2_1 <= coeffTableOut2;
      end
    end

  // Coefficient table for multiplier1
  always @(rdAddr1) begin
    case ( rdAddr1)
      3'b000 :
        begin
          coeffTableOut1 = 17'sb11110110001010010;
        end
      3'b001 :
        begin
          coeffTableOut1 = 17'sb11010111110010010;
        end
      3'b010 :
        begin
          coeffTableOut1 = 17'sb00001111101111101;
        end
      3'b011 :
        begin
          coeffTableOut1 = 17'sb11111101000111101;
        end
      3'b100 :
        begin
          coeffTableOut1 = 17'sb11001000001100100;
        end
      3'b101 :
        begin
          coeffTableOut1 = 17'sb11100100100110000;
        end
      3'b110 :
        begin
          coeffTableOut1 = 17'sb11101110100011100;
        end
      3'b111 :
        begin
          coeffTableOut1 = 17'sb00100011100000000;
        end
      default :
        begin
          coeffTableOut1 = 17'sb00000000000000000;
        end
    endcase
  end

  always @(posedge clk)
    begin : coeffTableRegP1_process
      if (enb) begin
        coeffTableRegP1_1 <= coeffTableOut1;
      end
    end

  // Coefficient table for multiplier0
  always @(rdAddr0_1) begin
    case ( rdAddr0_1)
      3'b000 :
        begin
          coeffTableOut0 = 17'sb11100111110001010;
        end
      3'b001 :
        begin
          coeffTableOut0 = 17'sb11111011111110110;
        end
      3'b010 :
        begin
          coeffTableOut0 = 17'sb11000101001101010;
        end
      3'b011 :
        begin
          coeffTableOut0 = 17'sb11101111111011101;
        end
      3'b100 :
        begin
          coeffTableOut0 = 17'sb00101010010110011;
        end
      3'b101 :
        begin
          coeffTableOut0 = 17'sb11100001101010011;
        end
      3'b110 :
        begin
          coeffTableOut0 = 17'sb11100010000101101;
        end
      3'b111 :
        begin
          coeffTableOut0 = 17'sb00100000111001110;
        end
      default :
        begin
          coeffTableOut0 = 17'sb00000000000000000;
        end
    endcase
  end

  always @(posedge clk)
    begin : coeffTableRegP0_process
      if (enb) begin
        coeffTableRegP0_1 <= coeffTableOut0;
      end
    end

  assign sumIn = 38'sh0000000000;

  FilterTapSystolic u_filterTap0 (.clk(clk),
                                  .enb(enb),
                                  .dinReg_P(delayLineDataOut0),  // sfix17_En12
                                  .coeff(coeffTableRegP0_1),  // sfix17_En14
                                  .sumIn(sumIn),  // sfix38_En26
                                  .syncReset(syncReset),
                                  .sumOut(sumOut)  // sfix38_En26
                                  );

  FilterTapSystolic u_filterTap1 (.clk(clk),
                                  .enb(enb),
                                  .dinReg_P(delayLineDataOut1),  // sfix17_En12
                                  .coeff(coeffTableRegP1_1),  // sfix17_En14
                                  .sumIn(sumOut),  // sfix38_En26
                                  .syncReset(syncReset),
                                  .sumOut(sumOut_0)  // sfix38_En26
                                  );

  FilterTapSystolic u_filterTap2 (.clk(clk),
                                  .enb(enb),
                                  .dinReg_P(delayLineDataOut2),  // sfix17_En12
                                  .coeff(coeffTableRegP2_1),  // sfix17_En14
                                  .sumIn(sumOut_0),  // sfix38_En26
                                  .syncReset(syncReset),
                                  .sumOut(sumOut_1)  // sfix38_En26
                                  );

  FilterTapSystolic u_filterTap3 (.clk(clk),
                                  .enb(enb),
                                  .dinReg_P(delayLineDataOut3),  // sfix17_En12
                                  .coeff(coeffTableRegP3_1),  // sfix17_En14
                                  .sumIn(sumOut_1),  // sfix38_En26
                                  .syncReset(syncReset),
                                  .sumOut(sumOut_2)  // sfix38_En26
                                  );

  FilterTapSystolic u_filterTap4 (.clk(clk),
                                  .enb(enb),
                                  .dinReg_P(delayLineDataOut4),  // sfix17_En12
                                  .coeff(coeffTableRegP4_1),  // sfix17_En14
                                  .sumIn(sumOut_2),  // sfix38_En26
                                  .syncReset(syncReset),
                                  .sumOut(sumOut_3)  // sfix38_En26
                                  );

  FilterTapSystolic u_filterTap5 (.clk(clk),
                                  .enb(enb),
                                  .dinReg_P(delayLineDataOut5),  // sfix17_En12
                                  .coeff(coeffTableRegP5_1),  // sfix17_En14
                                  .sumIn(sumOut_3),  // sfix38_En26
                                  .syncReset(syncReset),
                                  .sumOut(sumOut_4)  // sfix38_En26
                                  );

  FilterTapSystolic u_filterTap6 (.clk(clk),
                                  .enb(enb),
                                  .dinReg_P(delayLineDataOut6),  // sfix17_En12
                                  .coeff(coeffTableRegP6_1),  // sfix17_En14
                                  .sumIn(sumOut_4),  // sfix38_En26
                                  .syncReset(syncReset),
                                  .sumOut(sumOut_5)  // sfix38_En26
                                  );

  FilterTapSystolic u_filterTap7 (.clk(clk),
                                  .enb(enb),
                                  .dinReg_P(delayLineDataOut7),  // sfix17_En12
                                  .coeff(coeffTableRegP7_1),  // sfix17_En14
                                  .sumIn(sumOut_5),  // sfix38_En26
                                  .syncReset(syncReset),
                                  .sumOut(sumOut_6)  // sfix38_En26
                                  );

  always @(posedge clk or posedge reset)
    begin : sumOutReg_process
      if (reset == 1'b1) begin
        sumOutReg_1 <= 38'sh0000000000;
      end
      else begin
        if (enb) begin
          if (syncReset == 1'b1) begin
            sumOutReg_1 <= 38'sh0000000000;
          end
          else begin
            sumOutReg_1 <= sumOut_6;
          end
        end
      end
    end

  assign accSwitchOut = (accumulate == 1'b0 ? accDataOut_1 :
              accDataOut);

  assign accAdderOut = accSwitchOut + sumOutReg_1;

  always @(posedge clk or posedge reset)
    begin : accDataOut_2_process
      if (reset == 1'b1) begin
        accDataOut_1 <= 38'sh0000000000;
      end
      else begin
        if (enb) begin
          if (syncReset == 1'b1) begin
            accDataOut_1 <= 38'sh0000000000;
          end
          else begin
            accDataOut_1 <= accAdderOut;
          end
        end
      end
    end

  always @(posedge clk or posedge reset)
    begin : dout_P_process
      if (reset == 1'b1) begin
        dout_P_1 <= 38'sh0000000000;
      end
      else begin
        if (enb) begin
          if (syncReset == 1'b1) begin
            dout_P_1 <= 38'sh0000000000;
          end
          else begin
            if (validOutLookahead_1) begin
              dout_P_1 <= accDataOut_1;
            end
          end
        end
      end
    end

  always @(posedge clk or posedge reset)
    begin : syncResetREG_4_process
      if (reset == 1'b1) begin
        syncResetREG_5 <= 1'b0;
      end
      else begin
        if (enb) begin
          syncResetREG_5 <= syncReset;
        end
      end
    end

  assign validReset_3 = syncReset | syncResetREG_5;

  always @(posedge clk or posedge reset)
    begin : validOutLookahead_2_process
      if (reset == 1'b1) begin
        validOutLookahead_reg_1 <= {7{1'b0}};
      end
      else begin
        if (enb) begin
          if (validReset_3 == 1'b1) begin
            validOutLookahead_reg_1 <= {7{1'b0}};
          end
          else begin
            validOutLookahead_reg_1[0] <= delayLineShiftEn7_1;
            validOutLookahead_reg_1[32'sd6:32'sd1] <= validOutLookahead_reg_1[32'sd5:32'sd0];
          end
        end
      end
    end

  assign validOutLookahead_3 = validOutLookahead_reg_1[6];

  assign rdAddrEndNonZero_1 = rdAddr7 != 3'b000;

  assign rdAddrEndZero_1 =  ~ rdAddrEndNonZero_1;

  always @(posedge clk or posedge reset)
    begin : finalSumValidPipe_1_process
      if (reset == 1'b1) begin
        finalSumValidPipe_reg_1 <= {6{1'b0}};
      end
      else begin
        if (enb) begin
          if (syncReset == 1'b1) begin
            finalSumValidPipe_reg_1 <= {6{1'b0}};
          end
          else begin
            finalSumValidPipe_reg_1[0] <= rdAddrEndZero_1;
            finalSumValidPipe_reg_1[32'sd5:32'sd1] <= finalSumValidPipe_reg_1[32'sd4:32'sd0];
          end
        end
      end
    end

  assign accumulate_1 = finalSumValidPipe_reg_1[5];

  assign accDataOut_3 = 38'sh0000000000;

  assign adder_add_cast = {dinSM_re[15], dinSM_re};
  assign adder_add_cast_1 = {dinSM_im[15], dinSM_im};
  assign din_I = adder_add_cast + adder_add_cast_1;

  always @(posedge clk or posedge reset)
    begin : intdelay_3_process
      if (reset == 1'b1) begin
        dinReg_I <= 17'sb00000000000000000;
      end
      else begin
        if (enb) begin
          if (syncReset == 1'b1) begin
            dinReg_I <= 17'sb00000000000000000;
          end
          else begin
            if (dinVldSM) begin
              dinReg_I <= din_I;
            end
          end
        end
      end
    end

  Addressable_Delay_Line_block1 u_delayLine0_1 (.clk(clk),
                                                .reset(reset),
                                                .enb(enb),
                                                .dataIn(dinReg_I),  // sfix17_En12
                                                .wrEn(delayLineValidIn0),
                                                .wrAddr(wrAddr0),  // ufix3
                                                .rdAddr(rdAddrDelayLine0),  // ufix3
                                                .syncReset(syncReset),
                                                .delayLineEnd(delayLineEnd0_1),  // sfix17_En12
                                                .dataOut(delayLineDataOut0_1)  // sfix17_En12
                                                );

  always @(posedge clk or posedge reset)
    begin : delayLineDataIn1_2_process
      if (reset == 1'b1) begin
        delayLineDataIn1_3 <= 17'sb00000000000000000;
      end
      else begin
        if (enb) begin
          if (syncReset == 1'b1) begin
            delayLineDataIn1_3 <= 17'sb00000000000000000;
          end
          else begin
            delayLineDataIn1_3 <= delayLineEnd0_1;
          end
        end
      end
    end

  Addressable_Delay_Line_block1 u_delayLine1_1 (.clk(clk),
                                                .reset(reset),
                                                .enb(enb),
                                                .dataIn(delayLineDataIn1_3),  // sfix17_En12
                                                .wrEn(delayLineShiftEn1_1),
                                                .wrAddr(wrAddr1),  // ufix3
                                                .rdAddr(rdAddrDelayLine1),  // ufix3
                                                .syncReset(syncReset),
                                                .delayLineEnd(delayLineEnd1_1),  // sfix17_En12
                                                .dataOut(delayLineDataOut1_1)  // sfix17_En12
                                                );

  always @(posedge clk or posedge reset)
    begin : delayLineDataIn2_2_process
      if (reset == 1'b1) begin
        delayLineDataIn2_3 <= 17'sb00000000000000000;
      end
      else begin
        if (enb) begin
          if (syncReset == 1'b1) begin
            delayLineDataIn2_3 <= 17'sb00000000000000000;
          end
          else begin
            delayLineDataIn2_3 <= delayLineEnd1_1;
          end
        end
      end
    end

  Addressable_Delay_Line_block1 u_delayLine2_1 (.clk(clk),
                                                .reset(reset),
                                                .enb(enb),
                                                .dataIn(delayLineDataIn2_3),  // sfix17_En12
                                                .wrEn(delayLineShiftEn2_1),
                                                .wrAddr(wrAddr2),  // ufix3
                                                .rdAddr(rdAddrDelayLine2),  // ufix3
                                                .syncReset(syncReset),
                                                .delayLineEnd(delayLineEnd2_1),  // sfix17_En12
                                                .dataOut(delayLineDataOut2_1)  // sfix17_En12
                                                );

  always @(posedge clk or posedge reset)
    begin : delayLineDataIn3_2_process
      if (reset == 1'b1) begin
        delayLineDataIn3_3 <= 17'sb00000000000000000;
      end
      else begin
        if (enb) begin
          if (syncReset == 1'b1) begin
            delayLineDataIn3_3 <= 17'sb00000000000000000;
          end
          else begin
            delayLineDataIn3_3 <= delayLineEnd2_1;
          end
        end
      end
    end

  Addressable_Delay_Line_block1 u_delayLine3_1 (.clk(clk),
                                                .reset(reset),
                                                .enb(enb),
                                                .dataIn(delayLineDataIn3_3),  // sfix17_En12
                                                .wrEn(delayLineShiftEn3_1),
                                                .wrAddr(wrAddr3),  // ufix3
                                                .rdAddr(rdAddrDelayLine3),  // ufix3
                                                .syncReset(syncReset),
                                                .delayLineEnd(delayLineEnd3_1),  // sfix17_En12
                                                .dataOut(delayLineDataOut3_1)  // sfix17_En12
                                                );

  always @(posedge clk or posedge reset)
    begin : delayLineDataIn4_2_process
      if (reset == 1'b1) begin
        delayLineDataIn4_3 <= 17'sb00000000000000000;
      end
      else begin
        if (enb) begin
          if (syncReset == 1'b1) begin
            delayLineDataIn4_3 <= 17'sb00000000000000000;
          end
          else begin
            delayLineDataIn4_3 <= delayLineEnd3_1;
          end
        end
      end
    end

  Addressable_Delay_Line_block1 u_delayLine4_1 (.clk(clk),
                                                .reset(reset),
                                                .enb(enb),
                                                .dataIn(delayLineDataIn4_3),  // sfix17_En12
                                                .wrEn(delayLineShiftEn4_1),
                                                .wrAddr(wrAddr4),  // ufix3
                                                .rdAddr(rdAddrDelayLine4),  // ufix3
                                                .syncReset(syncReset),
                                                .delayLineEnd(delayLineEnd4_1),  // sfix17_En12
                                                .dataOut(delayLineDataOut4_1)  // sfix17_En12
                                                );

  always @(posedge clk or posedge reset)
    begin : delayLineDataIn5_2_process
      if (reset == 1'b1) begin
        delayLineDataIn5_3 <= 17'sb00000000000000000;
      end
      else begin
        if (enb) begin
          if (syncReset == 1'b1) begin
            delayLineDataIn5_3 <= 17'sb00000000000000000;
          end
          else begin
            delayLineDataIn5_3 <= delayLineEnd4_1;
          end
        end
      end
    end

  Addressable_Delay_Line_block1 u_delayLine5_1 (.clk(clk),
                                                .reset(reset),
                                                .enb(enb),
                                                .dataIn(delayLineDataIn5_3),  // sfix17_En12
                                                .wrEn(delayLineShiftEn5_1),
                                                .wrAddr(wrAddr5),  // ufix3
                                                .rdAddr(rdAddrDelayLine5),  // ufix3
                                                .syncReset(syncReset),
                                                .delayLineEnd(delayLineEnd5_1),  // sfix17_En12
                                                .dataOut(delayLineDataOut5_1)  // sfix17_En12
                                                );

  always @(posedge clk or posedge reset)
    begin : delayLineDataIn6_2_process
      if (reset == 1'b1) begin
        delayLineDataIn6_3 <= 17'sb00000000000000000;
      end
      else begin
        if (enb) begin
          if (syncReset == 1'b1) begin
            delayLineDataIn6_3 <= 17'sb00000000000000000;
          end
          else begin
            delayLineDataIn6_3 <= delayLineEnd5_1;
          end
        end
      end
    end

  Addressable_Delay_Line_block1 u_delayLine6_1 (.clk(clk),
                                                .reset(reset),
                                                .enb(enb),
                                                .dataIn(delayLineDataIn6_3),  // sfix17_En12
                                                .wrEn(delayLineShiftEn6_1),
                                                .wrAddr(wrAddr6),  // ufix3
                                                .rdAddr(rdAddrDelayLine6),  // ufix3
                                                .syncReset(syncReset),
                                                .delayLineEnd(delayLineEnd6_1),  // sfix17_En12
                                                .dataOut(delayLineDataOut6_1)  // sfix17_En12
                                                );

  always @(posedge clk or posedge reset)
    begin : delayLineDataIn7_2_process
      if (reset == 1'b1) begin
        delayLineDataIn7_3 <= 17'sb00000000000000000;
      end
      else begin
        if (enb) begin
          if (syncReset == 1'b1) begin
            delayLineDataIn7_3 <= 17'sb00000000000000000;
          end
          else begin
            delayLineDataIn7_3 <= delayLineEnd6_1;
          end
        end
      end
    end

  Addressable_Delay_Line_block1 u_delayLine7_1 (.clk(clk),
                                                .reset(reset),
                                                .enb(enb),
                                                .dataIn(delayLineDataIn7_3),  // sfix17_En12
                                                .wrEn(delayLineShiftEn7_1),
                                                .wrAddr(wrAddr7),  // ufix3
                                                .rdAddr(rdAddrDelayLine7),  // ufix3
                                                .syncReset(syncReset),
                                                .delayLineEnd(delayLineEnd7deadOut_1),  // sfix17_En12
                                                .dataOut(delayLineDataOut7_1)  // sfix17_En12
                                                );

  // Coefficient table for multiplier7
  always @(rdAddr7) begin
    case ( rdAddr7)
      3'b000 :
        begin
          coeffTableOut7_1 = 17'sb11111011010010111;
        end
      3'b001 :
        begin
          coeffTableOut7_1 = 17'sb11111010001011011;
        end
      3'b010 :
        begin
          coeffTableOut7_1 = 17'sb11101010111110010;
        end
      3'b011 :
        begin
          coeffTableOut7_1 = 17'sb00001111010001011;
        end
      3'b100 :
        begin
          coeffTableOut7_1 = 17'sb00100000101100101;
        end
      3'b101 :
        begin
          coeffTableOut7_1 = 17'sb00011110000100011;
        end
      3'b110 :
        begin
          coeffTableOut7_1 = 17'sb00011011101110000;
        end
      3'b111 :
        begin
          coeffTableOut7_1 = 17'sb00000000000000000;
        end
      default :
        begin
          coeffTableOut7_1 = 17'sb00000000000000000;
        end
    endcase
  end

  always @(posedge clk)
    begin : coeffTableRegP7_2_process
      if (enb) begin
        coeffTableRegP7_3 <= coeffTableOut7_1;
      end
    end

  // Coefficient table for multiplier6
  always @(rdAddr6) begin
    case ( rdAddr6)
      3'b000 :
        begin
          coeffTableOut6_1 = 17'sb00011011111011100;
        end
      3'b001 :
        begin
          coeffTableOut6_1 = 17'sb00001011001010010;
        end
      3'b010 :
        begin
          coeffTableOut6_1 = 17'sb00010010100001101;
        end
      3'b011 :
        begin
          coeffTableOut6_1 = 17'sb00011010001110110;
        end
      3'b100 :
        begin
          coeffTableOut6_1 = 17'sb00000100000000101;
        end
      3'b101 :
        begin
          coeffTableOut6_1 = 17'sb00010111000101100;
        end
      3'b110 :
        begin
          coeffTableOut6_1 = 17'sb11111001110011101;
        end
      3'b111 :
        begin
          coeffTableOut6_1 = 17'sb11010101001001011;
        end
      default :
        begin
          coeffTableOut6_1 = 17'sb00000000000000000;
        end
    endcase
  end

  always @(posedge clk)
    begin : coeffTableRegP6_2_process
      if (enb) begin
        coeffTableRegP6_3 <= coeffTableOut6_1;
      end
    end

  // Coefficient table for multiplier5
  always @(rdAddr5) begin
    case ( rdAddr5)
      3'b000 :
        begin
          coeffTableOut5_1 = 17'sb00000001001010001;
        end
      3'b001 :
        begin
          coeffTableOut5_1 = 17'sb11011111010101101;
        end
      3'b010 :
        begin
          coeffTableOut5_1 = 17'sb11110010100010110;
        end
      3'b011 :
        begin
          coeffTableOut5_1 = 17'sb11101111011000001;
        end
      3'b100 :
        begin
          coeffTableOut5_1 = 17'sb11111011110000100;
        end
      3'b101 :
        begin
          coeffTableOut5_1 = 17'sb00101101101000001;
        end
      3'b110 :
        begin
          coeffTableOut5_1 = 17'sb11111110110101100;
        end
      3'b111 :
        begin
          coeffTableOut5_1 = 17'sb11101110010000000;
        end
      default :
        begin
          coeffTableOut5_1 = 17'sb00000000000000000;
        end
    endcase
  end

  always @(posedge clk)
    begin : coeffTableRegP5_2_process
      if (enb) begin
        coeffTableRegP5_3 <= coeffTableOut5_1;
      end
    end

  // Coefficient table for multiplier4
  always @(rdAddr4) begin
    case ( rdAddr4)
      3'b000 :
        begin
          coeffTableOut4_1 = 17'sb11011101110100111;
        end
      3'b001 :
        begin
          coeffTableOut4_1 = 17'sb11100000011011100;
        end
      3'b010 :
        begin
          coeffTableOut4_1 = 17'sb00010111100001000;
        end
      3'b011 :
        begin
          coeffTableOut4_1 = 17'sb00000111111010111;
        end
      3'b100 :
        begin
          coeffTableOut4_1 = 17'sb11100111000101110;
        end
      3'b101 :
        begin
          coeffTableOut4_1 = 17'sb11110000010101000;
        end
      3'b110 :
        begin
          coeffTableOut4_1 = 17'sb11100001110110010;
        end
      3'b111 :
        begin
          coeffTableOut4_1 = 17'sb11111000101001100;
        end
      default :
        begin
          coeffTableOut4_1 = 17'sb00000000000000000;
        end
    endcase
  end

  always @(posedge clk)
    begin : coeffTableRegP4_2_process
      if (enb) begin
        coeffTableRegP4_3 <= coeffTableOut4_1;
      end
    end

  // Coefficient table for multiplier3
  always @(rdAddr3) begin
    case ( rdAddr3)
      3'b000 :
        begin
          coeffTableOut3_1 = 17'sb00011110001001110;
        end
      3'b001 :
        begin
          coeffTableOut3_1 = 17'sb00001111101011000;
        end
      3'b010 :
        begin
          coeffTableOut3_1 = 17'sb00011000111010010;
        end
      3'b011 :
        begin
          coeffTableOut3_1 = 17'sb11111000000101001;
        end
      3'b100 :
        begin
          coeffTableOut3_1 = 17'sb11101000011111000;
        end
      3'b101 :
        begin
          coeffTableOut3_1 = 17'sb00011111100100100;
        end
      3'b110 :
        begin
          coeffTableOut3_1 = 17'sb00100010001011001;
        end
      3'b111 :
        begin
          coeffTableOut3_1 = 17'sb00000000000000000;
        end
      default :
        begin
          coeffTableOut3_1 = 17'sb00000000000000000;
        end
    endcase
  end

  always @(posedge clk)
    begin : coeffTableRegP3_2_process
      if (enb) begin
        coeffTableRegP3_3 <= coeffTableOut3_1;
      end
    end

  // Coefficient table for multiplier2
  always @(rdAddr2) begin
    case ( rdAddr2)
      3'b000 :
        begin
          coeffTableOut2_1 = 17'sb00000001001010100;
        end
      3'b001 :
        begin
          coeffTableOut2_1 = 17'sb11010010010111111;
        end
      3'b010 :
        begin
          coeffTableOut2_1 = 17'sb00000100001111100;
        end
      3'b011 :
        begin
          coeffTableOut2_1 = 17'sb00010000100111111;
        end
      3'b100 :
        begin
          coeffTableOut2_1 = 17'sb00001101011101010;
        end
      3'b101 :
        begin
          coeffTableOut2_1 = 17'sb00100000101010011;
        end
      3'b110 :
        begin
          coeffTableOut2_1 = 17'sb11111110110101111;
        end
      3'b111 :
        begin
          coeffTableOut2_1 = 17'sb00000111010110100;
        end
      default :
        begin
          coeffTableOut2_1 = 17'sb00000000000000000;
        end
    endcase
  end

  always @(posedge clk)
    begin : coeffTableRegP2_2_process
      if (enb) begin
        coeffTableRegP2_3 <= coeffTableOut2_1;
      end
    end

  // Coefficient table for multiplier1
  always @(rdAddr1) begin
    case ( rdAddr1)
      3'b000 :
        begin
          coeffTableOut1_1 = 17'sb00000110001100011;
        end
      3'b001 :
        begin
          coeffTableOut1_1 = 17'sb11101000111010100;
        end
      3'b010 :
        begin
          coeffTableOut1_1 = 17'sb11111011111111011;
        end
      3'b011 :
        begin
          coeffTableOut1_1 = 17'sb11100101110001010;
        end
      3'b100 :
        begin
          coeffTableOut1_1 = 17'sb11101101011110011;
        end
      3'b101 :
        begin
          coeffTableOut1_1 = 17'sb11110100110101110;
        end
      3'b110 :
        begin
          coeffTableOut1_1 = 17'sb11100100000100100;
        end
      3'b111 :
        begin
          coeffTableOut1_1 = 17'sb00010001110000000;
        end
      default :
        begin
          coeffTableOut1_1 = 17'sb00000000000000000;
        end
    endcase
  end

  always @(posedge clk)
    begin : coeffTableRegP1_2_process
      if (enb) begin
        coeffTableRegP1_3 <= coeffTableOut1_1;
      end
    end

  // Coefficient table for multiplier0
  always @(rdAddr0_1) begin
    case ( rdAddr0_1)
      3'b000 :
        begin
          coeffTableOut0_1 = 17'sb11100100010010000;
        end
      3'b001 :
        begin
          coeffTableOut0_1 = 17'sb11100001111011101;
        end
      3'b010 :
        begin
          coeffTableOut0_1 = 17'sb11011111010011011;
        end
      3'b011 :
        begin
          coeffTableOut0_1 = 17'sb11110000101110101;
        end
      3'b100 :
        begin
          coeffTableOut0_1 = 17'sb00010101000001110;
        end
      3'b101 :
        begin
          coeffTableOut0_1 = 17'sb00000101110100101;
        end
      3'b110 :
        begin
          coeffTableOut0_1 = 17'sb00000100101101001;
        end
      3'b111 :
        begin
          coeffTableOut0_1 = 17'sb00101010110110101;
        end
      default :
        begin
          coeffTableOut0_1 = 17'sb00000000000000000;
        end
    endcase
  end

  always @(posedge clk)
    begin : coeffTableRegP0_2_process
      if (enb) begin
        coeffTableRegP0_3 <= coeffTableOut0_1;
      end
    end

  assign sumIn_1 = 38'sh0000000000;

  FilterTapSystolic_block1 u_filterTap0_1 (.clk(clk),
                                           .enb(enb),
                                           .dinReg_I(delayLineDataOut0_1),  // sfix17_En12
                                           .coeff(coeffTableRegP0_3),  // sfix17_En14
                                           .sumIn(sumIn_1),  // sfix38_En26
                                           .syncReset(syncReset),
                                           .sumOut(sumOut_7)  // sfix38_En26
                                           );

  FilterTapSystolic_block1 u_filterTap1_1 (.clk(clk),
                                           .enb(enb),
                                           .dinReg_I(delayLineDataOut1_1),  // sfix17_En12
                                           .coeff(coeffTableRegP1_3),  // sfix17_En14
                                           .sumIn(sumOut_7),  // sfix38_En26
                                           .syncReset(syncReset),
                                           .sumOut(sumOut_0_1)  // sfix38_En26
                                           );

  FilterTapSystolic_block1 u_filterTap2_1 (.clk(clk),
                                           .enb(enb),
                                           .dinReg_I(delayLineDataOut2_1),  // sfix17_En12
                                           .coeff(coeffTableRegP2_3),  // sfix17_En14
                                           .sumIn(sumOut_0_1),  // sfix38_En26
                                           .syncReset(syncReset),
                                           .sumOut(sumOut_1_1)  // sfix38_En26
                                           );

  FilterTapSystolic_block1 u_filterTap3_1 (.clk(clk),
                                           .enb(enb),
                                           .dinReg_I(delayLineDataOut3_1),  // sfix17_En12
                                           .coeff(coeffTableRegP3_3),  // sfix17_En14
                                           .sumIn(sumOut_1_1),  // sfix38_En26
                                           .syncReset(syncReset),
                                           .sumOut(sumOut_2_1)  // sfix38_En26
                                           );

  FilterTapSystolic_block1 u_filterTap4_1 (.clk(clk),
                                           .enb(enb),
                                           .dinReg_I(delayLineDataOut4_1),  // sfix17_En12
                                           .coeff(coeffTableRegP4_3),  // sfix17_En14
                                           .sumIn(sumOut_2_1),  // sfix38_En26
                                           .syncReset(syncReset),
                                           .sumOut(sumOut_3_1)  // sfix38_En26
                                           );

  FilterTapSystolic_block1 u_filterTap5_1 (.clk(clk),
                                           .enb(enb),
                                           .dinReg_I(delayLineDataOut5_1),  // sfix17_En12
                                           .coeff(coeffTableRegP5_3),  // sfix17_En14
                                           .sumIn(sumOut_3_1),  // sfix38_En26
                                           .syncReset(syncReset),
                                           .sumOut(sumOut_4_1)  // sfix38_En26
                                           );

  FilterTapSystolic_block1 u_filterTap6_1 (.clk(clk),
                                           .enb(enb),
                                           .dinReg_I(delayLineDataOut6_1),  // sfix17_En12
                                           .coeff(coeffTableRegP6_3),  // sfix17_En14
                                           .sumIn(sumOut_4_1),  // sfix38_En26
                                           .syncReset(syncReset),
                                           .sumOut(sumOut_5_1)  // sfix38_En26
                                           );

  FilterTapSystolic_block1 u_filterTap7_1 (.clk(clk),
                                           .enb(enb),
                                           .dinReg_I(delayLineDataOut7_1),  // sfix17_En12
                                           .coeff(coeffTableRegP7_3),  // sfix17_En14
                                           .sumIn(sumOut_5_1),  // sfix38_En26
                                           .syncReset(syncReset),
                                           .sumOut(sumOut_6_1)  // sfix38_En26
                                           );

  always @(posedge clk or posedge reset)
    begin : sumOutReg_2_process
      if (reset == 1'b1) begin
        sumOutReg_3 <= 38'sh0000000000;
      end
      else begin
        if (enb) begin
          if (syncReset == 1'b1) begin
            sumOutReg_3 <= 38'sh0000000000;
          end
          else begin
            sumOutReg_3 <= sumOut_6_1;
          end
        end
      end
    end

  assign accSwitchOut_1 = (accumulate_1 == 1'b0 ? accDataOut_4 :
              accDataOut_3);

  assign accAdderOut_1 = accSwitchOut_1 + sumOutReg_3;

  always @(posedge clk or posedge reset)
    begin : accDataOut_5_process
      if (reset == 1'b1) begin
        accDataOut_4 <= 38'sh0000000000;
      end
      else begin
        if (enb) begin
          if (syncReset == 1'b1) begin
            accDataOut_4 <= 38'sh0000000000;
          end
          else begin
            accDataOut_4 <= accAdderOut_1;
          end
        end
      end
    end

  always @(posedge clk or posedge reset)
    begin : dout_I_process
      if (reset == 1'b1) begin
        dout_I_1 <= 38'sh0000000000;
      end
      else begin
        if (enb) begin
          if (syncReset == 1'b1) begin
            dout_I_1 <= 38'sh0000000000;
          end
          else begin
            if (validOutLookahead_3) begin
              dout_I_1 <= accDataOut_4;
            end
          end
        end
      end
    end

  assign subtractor_sub_cast = {dout_P_1[37], dout_P_1};
  assign subtractor_sub_cast_1 = {dout_I_1[37], dout_I_1};
  assign dout_r = subtractor_sub_cast - subtractor_sub_cast_1;

  assign dout_cast_r = dout_r[36:0];

  always @(posedge clk or posedge reset)
    begin : intdelay_4_process
      if (reset == 1'b1) begin
        dout_re <= 37'sh0000000000;
      end
      else begin
        if (enb) begin
          if (syncReset == 1'b1) begin
            dout_re <= 37'sh0000000000;
          end
          else begin
            if (vldOut_1) begin
              dout_re <= dout_cast_r;
            end
          end
        end
      end
    end

  always @(posedge clk or posedge reset)
    begin : syncResetREG_6_process
      if (reset == 1'b1) begin
        syncResetREG_7 <= 1'b0;
      end
      else begin
        if (enb) begin
          syncResetREG_7 <= syncReset;
        end
      end
    end

  assign validReset_4 = syncReset | syncResetREG_7;

  always @(posedge clk or posedge reset)
    begin : validOutLookahead_4_process
      if (reset == 1'b1) begin
        validOutLookahead_reg_2 <= {7{1'b0}};
      end
      else begin
        if (enb) begin
          if (validReset_4 == 1'b1) begin
            validOutLookahead_reg_2 <= {7{1'b0}};
          end
          else begin
            validOutLookahead_reg_2[0] <= delayLineShiftEn7_1;
            validOutLookahead_reg_2[32'sd6:32'sd1] <= validOutLookahead_reg_2[32'sd5:32'sd0];
          end
        end
      end
    end

  assign validOutLookahead_5 = validOutLookahead_reg_2[6];

  assign rdAddrEndNonZero_2 = rdAddr7 != 3'b000;

  assign rdAddrEndZero_2 =  ~ rdAddrEndNonZero_2;

  always @(posedge clk or posedge reset)
    begin : finalSumValidPipe_2_process
      if (reset == 1'b1) begin
        finalSumValidPipe_reg_2 <= {6{1'b0}};
      end
      else begin
        if (enb) begin
          if (syncReset == 1'b1) begin
            finalSumValidPipe_reg_2 <= {6{1'b0}};
          end
          else begin
            finalSumValidPipe_reg_2[0] <= rdAddrEndZero_2;
            finalSumValidPipe_reg_2[32'sd5:32'sd1] <= finalSumValidPipe_reg_2[32'sd4:32'sd0];
          end
        end
      end
    end

  assign accumulate_2 = finalSumValidPipe_reg_2[5];

  assign accDataOut_6 = 38'sh0000000000;

  assign din_M = {dinSM_im[15], dinSM_im};

  always @(posedge clk or posedge reset)
    begin : intdelay_5_process
      if (reset == 1'b1) begin
        dinReg_M <= 17'sb00000000000000000;
      end
      else begin
        if (enb) begin
          if (syncReset == 1'b1) begin
            dinReg_M <= 17'sb00000000000000000;
          end
          else begin
            if (dinVldSM) begin
              dinReg_M <= din_M;
            end
          end
        end
      end
    end

  Addressable_Delay_Line_block u_delayLine0_2 (.clk(clk),
                                               .reset(reset),
                                               .enb(enb),
                                               .dataIn(dinReg_M),  // sfix17_En12
                                               .wrEn(delayLineValidIn0),
                                               .wrAddr(wrAddr0),  // ufix3
                                               .rdAddr(rdAddrDelayLine0),  // ufix3
                                               .syncReset(syncReset),
                                               .delayLineEnd(delayLineEnd0_2),  // sfix17_En12
                                               .dataOut(delayLineDataOut0_2)  // sfix17_En12
                                               );

  always @(posedge clk or posedge reset)
    begin : delayLineDataIn1_4_process
      if (reset == 1'b1) begin
        delayLineDataIn1_5 <= 17'sb00000000000000000;
      end
      else begin
        if (enb) begin
          if (syncReset == 1'b1) begin
            delayLineDataIn1_5 <= 17'sb00000000000000000;
          end
          else begin
            delayLineDataIn1_5 <= delayLineEnd0_2;
          end
        end
      end
    end

  Addressable_Delay_Line_block u_delayLine1_2 (.clk(clk),
                                               .reset(reset),
                                               .enb(enb),
                                               .dataIn(delayLineDataIn1_5),  // sfix17_En12
                                               .wrEn(delayLineShiftEn1_1),
                                               .wrAddr(wrAddr1),  // ufix3
                                               .rdAddr(rdAddrDelayLine1),  // ufix3
                                               .syncReset(syncReset),
                                               .delayLineEnd(delayLineEnd1_2),  // sfix17_En12
                                               .dataOut(delayLineDataOut1_2)  // sfix17_En12
                                               );

  always @(posedge clk or posedge reset)
    begin : delayLineDataIn2_4_process
      if (reset == 1'b1) begin
        delayLineDataIn2_5 <= 17'sb00000000000000000;
      end
      else begin
        if (enb) begin
          if (syncReset == 1'b1) begin
            delayLineDataIn2_5 <= 17'sb00000000000000000;
          end
          else begin
            delayLineDataIn2_5 <= delayLineEnd1_2;
          end
        end
      end
    end

  Addressable_Delay_Line_block u_delayLine2_2 (.clk(clk),
                                               .reset(reset),
                                               .enb(enb),
                                               .dataIn(delayLineDataIn2_5),  // sfix17_En12
                                               .wrEn(delayLineShiftEn2_1),
                                               .wrAddr(wrAddr2),  // ufix3
                                               .rdAddr(rdAddrDelayLine2),  // ufix3
                                               .syncReset(syncReset),
                                               .delayLineEnd(delayLineEnd2_2),  // sfix17_En12
                                               .dataOut(delayLineDataOut2_2)  // sfix17_En12
                                               );

  always @(posedge clk or posedge reset)
    begin : delayLineDataIn3_4_process
      if (reset == 1'b1) begin
        delayLineDataIn3_5 <= 17'sb00000000000000000;
      end
      else begin
        if (enb) begin
          if (syncReset == 1'b1) begin
            delayLineDataIn3_5 <= 17'sb00000000000000000;
          end
          else begin
            delayLineDataIn3_5 <= delayLineEnd2_2;
          end
        end
      end
    end

  Addressable_Delay_Line_block u_delayLine3_2 (.clk(clk),
                                               .reset(reset),
                                               .enb(enb),
                                               .dataIn(delayLineDataIn3_5),  // sfix17_En12
                                               .wrEn(delayLineShiftEn3_1),
                                               .wrAddr(wrAddr3),  // ufix3
                                               .rdAddr(rdAddrDelayLine3),  // ufix3
                                               .syncReset(syncReset),
                                               .delayLineEnd(delayLineEnd3_2),  // sfix17_En12
                                               .dataOut(delayLineDataOut3_2)  // sfix17_En12
                                               );

  always @(posedge clk or posedge reset)
    begin : delayLineDataIn4_4_process
      if (reset == 1'b1) begin
        delayLineDataIn4_5 <= 17'sb00000000000000000;
      end
      else begin
        if (enb) begin
          if (syncReset == 1'b1) begin
            delayLineDataIn4_5 <= 17'sb00000000000000000;
          end
          else begin
            delayLineDataIn4_5 <= delayLineEnd3_2;
          end
        end
      end
    end

  Addressable_Delay_Line_block u_delayLine4_2 (.clk(clk),
                                               .reset(reset),
                                               .enb(enb),
                                               .dataIn(delayLineDataIn4_5),  // sfix17_En12
                                               .wrEn(delayLineShiftEn4_1),
                                               .wrAddr(wrAddr4),  // ufix3
                                               .rdAddr(rdAddrDelayLine4),  // ufix3
                                               .syncReset(syncReset),
                                               .delayLineEnd(delayLineEnd4_2),  // sfix17_En12
                                               .dataOut(delayLineDataOut4_2)  // sfix17_En12
                                               );

  always @(posedge clk or posedge reset)
    begin : delayLineDataIn5_4_process
      if (reset == 1'b1) begin
        delayLineDataIn5_5 <= 17'sb00000000000000000;
      end
      else begin
        if (enb) begin
          if (syncReset == 1'b1) begin
            delayLineDataIn5_5 <= 17'sb00000000000000000;
          end
          else begin
            delayLineDataIn5_5 <= delayLineEnd4_2;
          end
        end
      end
    end

  Addressable_Delay_Line_block u_delayLine5_2 (.clk(clk),
                                               .reset(reset),
                                               .enb(enb),
                                               .dataIn(delayLineDataIn5_5),  // sfix17_En12
                                               .wrEn(delayLineShiftEn5_1),
                                               .wrAddr(wrAddr5),  // ufix3
                                               .rdAddr(rdAddrDelayLine5),  // ufix3
                                               .syncReset(syncReset),
                                               .delayLineEnd(delayLineEnd5_2),  // sfix17_En12
                                               .dataOut(delayLineDataOut5_2)  // sfix17_En12
                                               );

  always @(posedge clk or posedge reset)
    begin : delayLineDataIn6_4_process
      if (reset == 1'b1) begin
        delayLineDataIn6_5 <= 17'sb00000000000000000;
      end
      else begin
        if (enb) begin
          if (syncReset == 1'b1) begin
            delayLineDataIn6_5 <= 17'sb00000000000000000;
          end
          else begin
            delayLineDataIn6_5 <= delayLineEnd5_2;
          end
        end
      end
    end

  Addressable_Delay_Line_block u_delayLine6_2 (.clk(clk),
                                               .reset(reset),
                                               .enb(enb),
                                               .dataIn(delayLineDataIn6_5),  // sfix17_En12
                                               .wrEn(delayLineShiftEn6_1),
                                               .wrAddr(wrAddr6),  // ufix3
                                               .rdAddr(rdAddrDelayLine6),  // ufix3
                                               .syncReset(syncReset),
                                               .delayLineEnd(delayLineEnd6_2),  // sfix17_En12
                                               .dataOut(delayLineDataOut6_2)  // sfix17_En12
                                               );

  always @(posedge clk or posedge reset)
    begin : delayLineDataIn7_4_process
      if (reset == 1'b1) begin
        delayLineDataIn7_5 <= 17'sb00000000000000000;
      end
      else begin
        if (enb) begin
          if (syncReset == 1'b1) begin
            delayLineDataIn7_5 <= 17'sb00000000000000000;
          end
          else begin
            delayLineDataIn7_5 <= delayLineEnd6_2;
          end
        end
      end
    end

  Addressable_Delay_Line_block u_delayLine7_2 (.clk(clk),
                                               .reset(reset),
                                               .enb(enb),
                                               .dataIn(delayLineDataIn7_5),  // sfix17_En12
                                               .wrEn(delayLineShiftEn7_1),
                                               .wrAddr(wrAddr7),  // ufix3
                                               .rdAddr(rdAddrDelayLine7),  // ufix3
                                               .syncReset(syncReset),
                                               .delayLineEnd(delayLineEnd7deadOut_2),  // sfix17_En12
                                               .dataOut(delayLineDataOut7_2)  // sfix17_En12
                                               );

  // Coefficient table for multiplier7
  always @(rdAddr7) begin
    case ( rdAddr7)
      3'b000 :
        begin
          coeffTableOut7_2 = 17'sb11100010000101101;
        end
      3'b001 :
        begin
          coeffTableOut7_2 = 17'sb11100001101010011;
        end
      3'b010 :
        begin
          coeffTableOut7_2 = 17'sb00101010010110011;
        end
      3'b011 :
        begin
          coeffTableOut7_2 = 17'sb11101111111011101;
        end
      3'b100 :
        begin
          coeffTableOut7_2 = 17'sb11000101001101010;
        end
      3'b101 :
        begin
          coeffTableOut7_2 = 17'sb11111011111110110;
        end
      3'b110 :
        begin
          coeffTableOut7_2 = 17'sb11100111110001010;
        end
      3'b111 :
        begin
          coeffTableOut7_2 = 17'sb11010011100111111;
        end
      default :
        begin
          coeffTableOut7_2 = 17'sb00000000000000000;
        end
    endcase
  end

  always @(posedge clk)
    begin : coeffTableRegP7_4_process
      if (enb) begin
        coeffTableRegP7_5 <= coeffTableOut7_2;
      end
    end

  // Coefficient table for multiplier6
  always @(rdAddr6) begin
    case ( rdAddr6)
      3'b000 :
        begin
          coeffTableOut6_2 = 17'sb11101110100011100;
        end
      3'b001 :
        begin
          coeffTableOut6_2 = 17'sb11100100100110000;
        end
      3'b010 :
        begin
          coeffTableOut6_2 = 17'sb11001000001100100;
        end
      3'b011 :
        begin
          coeffTableOut6_2 = 17'sb11111101000111101;
        end
      3'b100 :
        begin
          coeffTableOut6_2 = 17'sb00001111101111101;
        end
      3'b101 :
        begin
          coeffTableOut6_2 = 17'sb11010111110010010;
        end
      3'b110 :
        begin
          coeffTableOut6_2 = 17'sb11110110001010010;
        end
      3'b111 :
        begin
          coeffTableOut6_2 = 17'sb00100000111001110;
        end
      default :
        begin
          coeffTableOut6_2 = 17'sb00000000000000000;
        end
    endcase
  end

  always @(posedge clk)
    begin : coeffTableRegP6_4_process
      if (enb) begin
        coeffTableRegP6_5 <= coeffTableOut6_2;
      end
    end

  // Coefficient table for multiplier5
  always @(rdAddr5) begin
    case ( rdAddr5)
      3'b000 :
        begin
          coeffTableOut5_2 = 17'sb00001101111111011;
        end
      3'b001 :
        begin
          coeffTableOut5_2 = 17'sb00100000111100011;
        end
      3'b010 :
        begin
          coeffTableOut5_2 = 17'sb11100110100110101;
        end
      3'b011 :
        begin
          coeffTableOut5_2 = 17'sb00010111100100110;
        end
      3'b100 :
        begin
          coeffTableOut5_2 = 17'sb00010100111001111;
        end
      3'b101 :
        begin
          coeffTableOut5_2 = 17'sb11001011111111010;
        end
      3'b110 :
        begin
          coeffTableOut5_2 = 17'sb00100011000001111;
        end
      3'b111 :
        begin
          coeffTableOut5_2 = 17'sb00100011100000000;
        end
      default :
        begin
          coeffTableOut5_2 = 17'sb00000000000000000;
        end
    endcase
  end

  always @(posedge clk)
    begin : coeffTableRegP5_4_process
      if (enb) begin
        coeffTableRegP5_5 <= coeffTableOut5_2;
      end
    end

  // Coefficient table for multiplier4
  always @(rdAddr4) begin
    case ( rdAddr4)
      3'b000 :
        begin
          coeffTableOut4_2 = 17'sb00100000101110000;
        end
      3'b001 :
        begin
          coeffTableOut4_2 = 17'sb00101010110111000;
        end
      3'b010 :
        begin
          coeffTableOut4_2 = 17'sb00000011111111000;
        end
      3'b011 :
        begin
          coeffTableOut4_2 = 17'sb11111110000100111;
        end
      3'b100 :
        begin
          coeffTableOut4_2 = 17'sb00101001111001101;
        end
      3'b101 :
        begin
          coeffTableOut4_2 = 17'sb11101110111110011;
        end
      3'b110 :
        begin
          coeffTableOut4_2 = 17'sb00010011010001010;
        end
      3'b111 :
        begin
          coeffTableOut4_2 = 17'sb00100011000011100;
        end
      default :
        begin
          coeffTableOut4_2 = 17'sb00000000000000000;
        end
    endcase
  end

  always @(posedge clk)
    begin : coeffTableRegP4_4_process
      if (enb) begin
        coeffTableRegP4_5 <= coeffTableOut4_2;
      end
    end

  // Coefficient table for multiplier3
  always @(rdAddr3) begin
    case ( rdAddr3)
      3'b000 :
        begin
          coeffTableOut3_2 = 17'sb11010110111101110;
        end
      3'b001 :
        begin
          coeffTableOut3_2 = 17'sb11001111101000011;
        end
      3'b010 :
        begin
          coeffTableOut3_2 = 17'sb11111000000101001;
        end
      3'b011 :
        begin
          coeffTableOut3_2 = 17'sb00001101111010101;
        end
      3'b100 :
        begin
          coeffTableOut3_2 = 17'sb00110011000001000;
        end
      3'b101 :
        begin
          coeffTableOut3_2 = 17'sb11101011101110000;
        end
      3'b110 :
        begin
          coeffTableOut3_2 = 17'sb11011100010111110;
        end
      3'b111 :
        begin
          coeffTableOut3_2 = 17'sb00101100011000001;
        end
      default :
        begin
          coeffTableOut3_2 = 17'sb00000000000000000;
        end
    endcase
  end

  always @(posedge clk)
    begin : coeffTableRegP3_4_process
      if (enb) begin
        coeffTableRegP3_5 <= coeffTableOut3_2;
      end
    end

  // Coefficient table for multiplier2
  always @(rdAddr2) begin
    case ( rdAddr2)
      3'b000 :
        begin
          coeffTableOut2_2 = 17'sb00100000101100111;
        end
      3'b001 :
        begin
          coeffTableOut2_2 = 17'sb00100111001111100;
        end
      3'b010 :
        begin
          coeffTableOut2_2 = 17'sb00001100011010111;
        end
      3'b011 :
        begin
          coeffTableOut2_2 = 17'sb11110110010101000;
        end
      3'b100 :
        begin
          coeffTableOut2_2 = 17'sb11001011101100001;
        end
      3'b101 :
        begin
          coeffTableOut2_2 = 17'sb11011111100111101;
        end
      3'b110 :
        begin
          coeffTableOut2_2 = 17'sb00010000010011101;
        end
      3'b111 :
        begin
          coeffTableOut2_2 = 17'sb00010100010110100;
        end
      default :
        begin
          coeffTableOut2_2 = 17'sb00000000000000000;
        end
    endcase
  end

  always @(posedge clk)
    begin : coeffTableRegP2_4_process
      if (enb) begin
        coeffTableRegP2_5 <= coeffTableOut2_2;
      end
    end

  // Coefficient table for multiplier1
  always @(rdAddr1) begin
    case ( rdAddr1)
      3'b000 :
        begin
          coeffTableOut1_2 = 17'sb11101001110001100;
        end
      3'b001 :
        begin
          coeffTableOut1_2 = 17'sb00000101111101010;
        end
      3'b010 :
        begin
          coeffTableOut1_2 = 17'sb00010111110000111;
        end
      3'b011 :
        begin
          coeffTableOut1_2 = 17'sb00110001100101001;
        end
      3'b100 :
        begin
          coeffTableOut1_2 = 17'sb11101101001111110;
        end
      3'b101 :
        begin
          coeffTableOut1_2 = 17'sb11111010111010100;
        end
      3'b110 :
        begin
          coeffTableOut1_2 = 17'sb00100110011010100;
        end
      3'b111 :
        begin
          coeffTableOut1_2 = 17'sb00000000000000000;
        end
      default :
        begin
          coeffTableOut1_2 = 17'sb00000000000000000;
        end
    endcase
  end

  always @(posedge clk)
    begin : coeffTableRegP1_4_process
      if (enb) begin
        coeffTableRegP1_5 <= coeffTableOut1_2;
      end
    end

  // Coefficient table for multiplier0
  always @(rdAddr0_1) begin
    case ( rdAddr0_1)
      3'b000 :
        begin
          coeffTableOut0_2 = 17'sb00011111001101010;
        end
      3'b001 :
        begin
          coeffTableOut0_2 = 17'sb00111000000111100;
        end
      3'b010 :
        begin
          coeffTableOut0_2 = 17'sb00000110100110100;
        end
      3'b011 :
        begin
          coeffTableOut0_2 = 17'sb00001110011110011;
        end
      3'b100 :
        begin
          coeffTableOut0_2 = 17'sb00000000010010111;
        end
      3'b101 :
        begin
          coeffTableOut0_2 = 17'sb11010110000001001;
        end
      3'b110 :
        begin
          coeffTableOut0_2 = 17'sb11011000101011011;
        end
      3'b111 :
        begin
          coeffTableOut0_2 = 17'sb11001011001100100;
        end
      default :
        begin
          coeffTableOut0_2 = 17'sb00000000000000000;
        end
    endcase
  end

  always @(posedge clk)
    begin : coeffTableRegP0_4_process
      if (enb) begin
        coeffTableRegP0_5 <= coeffTableOut0_2;
      end
    end

  assign sumIn_2 = 38'sh0000000000;

  FilterTapSystolic_block u_filterTap0_2 (.clk(clk),
                                          .enb(enb),
                                          .dinReg_M(delayLineDataOut0_2),  // sfix17_En12
                                          .coeff(coeffTableRegP0_5),  // sfix17_En14
                                          .sumIn(sumIn_2),  // sfix38_En26
                                          .syncReset(syncReset),
                                          .sumOut(sumOut_8)  // sfix38_En26
                                          );

  FilterTapSystolic_block u_filterTap1_2 (.clk(clk),
                                          .enb(enb),
                                          .dinReg_M(delayLineDataOut1_2),  // sfix17_En12
                                          .coeff(coeffTableRegP1_5),  // sfix17_En14
                                          .sumIn(sumOut_8),  // sfix38_En26
                                          .syncReset(syncReset),
                                          .sumOut(sumOut_0_2)  // sfix38_En26
                                          );

  FilterTapSystolic_block u_filterTap2_2 (.clk(clk),
                                          .enb(enb),
                                          .dinReg_M(delayLineDataOut2_2),  // sfix17_En12
                                          .coeff(coeffTableRegP2_5),  // sfix17_En14
                                          .sumIn(sumOut_0_2),  // sfix38_En26
                                          .syncReset(syncReset),
                                          .sumOut(sumOut_1_2)  // sfix38_En26
                                          );

  FilterTapSystolic_block u_filterTap3_2 (.clk(clk),
                                          .enb(enb),
                                          .dinReg_M(delayLineDataOut3_2),  // sfix17_En12
                                          .coeff(coeffTableRegP3_5),  // sfix17_En14
                                          .sumIn(sumOut_1_2),  // sfix38_En26
                                          .syncReset(syncReset),
                                          .sumOut(sumOut_2_2)  // sfix38_En26
                                          );

  FilterTapSystolic_block u_filterTap4_2 (.clk(clk),
                                          .enb(enb),
                                          .dinReg_M(delayLineDataOut4_2),  // sfix17_En12
                                          .coeff(coeffTableRegP4_5),  // sfix17_En14
                                          .sumIn(sumOut_2_2),  // sfix38_En26
                                          .syncReset(syncReset),
                                          .sumOut(sumOut_3_2)  // sfix38_En26
                                          );

  FilterTapSystolic_block u_filterTap5_2 (.clk(clk),
                                          .enb(enb),
                                          .dinReg_M(delayLineDataOut5_2),  // sfix17_En12
                                          .coeff(coeffTableRegP5_5),  // sfix17_En14
                                          .sumIn(sumOut_3_2),  // sfix38_En26
                                          .syncReset(syncReset),
                                          .sumOut(sumOut_4_2)  // sfix38_En26
                                          );

  FilterTapSystolic_block u_filterTap6_2 (.clk(clk),
                                          .enb(enb),
                                          .dinReg_M(delayLineDataOut6_2),  // sfix17_En12
                                          .coeff(coeffTableRegP6_5),  // sfix17_En14
                                          .sumIn(sumOut_4_2),  // sfix38_En26
                                          .syncReset(syncReset),
                                          .sumOut(sumOut_5_2)  // sfix38_En26
                                          );

  FilterTapSystolic_block u_filterTap7_2 (.clk(clk),
                                          .enb(enb),
                                          .dinReg_M(delayLineDataOut7_2),  // sfix17_En12
                                          .coeff(coeffTableRegP7_5),  // sfix17_En14
                                          .sumIn(sumOut_5_2),  // sfix38_En26
                                          .syncReset(syncReset),
                                          .sumOut(sumOut_6_2)  // sfix38_En26
                                          );

  always @(posedge clk or posedge reset)
    begin : sumOutReg_4_process
      if (reset == 1'b1) begin
        sumOutReg_5 <= 38'sh0000000000;
      end
      else begin
        if (enb) begin
          if (syncReset == 1'b1) begin
            sumOutReg_5 <= 38'sh0000000000;
          end
          else begin
            sumOutReg_5 <= sumOut_6_2;
          end
        end
      end
    end

  assign accSwitchOut_2 = (accumulate_2 == 1'b0 ? accDataOut_7 :
              accDataOut_6);

  assign accAdderOut_2 = accSwitchOut_2 + sumOutReg_5;

  always @(posedge clk or posedge reset)
    begin : accDataOut_8_process
      if (reset == 1'b1) begin
        accDataOut_7 <= 38'sh0000000000;
      end
      else begin
        if (enb) begin
          if (syncReset == 1'b1) begin
            accDataOut_7 <= 38'sh0000000000;
          end
          else begin
            accDataOut_7 <= accAdderOut_2;
          end
        end
      end
    end

  always @(posedge clk or posedge reset)
    begin : dout_M_process
      if (reset == 1'b1) begin
        dout_M_1 <= 38'sh0000000000;
      end
      else begin
        if (enb) begin
          if (syncReset == 1'b1) begin
            dout_M_1 <= 38'sh0000000000;
          end
          else begin
            if (validOutLookahead_5) begin
              dout_M_1 <= accDataOut_7;
            end
          end
        end
      end
    end

  assign adder_add_cast_2 = {dout_M_1[37], dout_M_1};
  assign adder_add_cast_3 = {dout_I_1[37], dout_I_1};
  assign dout_i_2 = adder_add_cast_2 + adder_add_cast_3;

  assign dout_cast_i = dout_i_2[36:0];

  always @(posedge clk or posedge reset)
    begin : intdelay_6_process
      if (reset == 1'b1) begin
        dout_im <= 37'sh0000000000;
      end
      else begin
        if (enb) begin
          if (syncReset == 1'b1) begin
            dout_im <= 37'sh0000000000;
          end
          else begin
            if (vldOut_1) begin
              dout_im <= dout_cast_i;
            end
          end
        end
      end
    end

  assign dataZero = 37'sh0000000000;

  assign dataZero_dtc_re = dataZero;
  assign dataZero_dtc_im = 37'sh0000000000;

  assign dataOut_re = (zeroOutput == 1'b0 ? dout_re :
              dataZero_dtc_re);
  assign dataOut_im = (zeroOutput == 1'b0 ? dout_im :
              dataZero_dtc_im);

  assign validOut = doutVldReg;

endmodule  // C1

