Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Tue Jun 10 14:37:50 2025
| Host         : Laptop running 64-bit major release  (build 9200)
| Command      : report_methodology -file TopFSM_methodology_drc_routed.rpt -pb TopFSM_methodology_drc_routed.pb -rpx TopFSM_methodology_drc_routed.rpx
| Design       : TopFSM
| Device       : xc7a35tcpg236-1
| Speed File   : -1
| Design State : Fully Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 2
+-----------+----------+------------------------------+------------+
| Rule      | Severity | Description                  | Violations |
+-----------+----------+------------------------------+------------+
| LUTAR-1   | Warning  | LUT drives async reset alert | 1          |
| TIMING-20 | Warning  | Non-clocked latch            | 1          |
+-----------+----------+------------------------------+------------+

2. REPORT DETAILS
-----------------
LUTAR-1#1 Warning
LUT drives async reset alert  
LUT cell FSM/LEDs_OBUF[0]_inst_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) FSM/count_reg[0]/CLR, FSM/count_reg[1]/CLR, FSM/count_reg[2]/CLR, FSM/count_reg[3]/CLR, FSM/count_reg[4]/CLR, FSM/count_reg[5]/CLR, FSM/counttimer1_reg[0]/CLR, FSM/counttimer1_reg[10]/CLR, FSM/counttimer1_reg[11]/CLR, FSM/counttimer1_reg[12]/CLR, FSM/counttimer1_reg[13]/CLR, FSM/counttimer1_reg[14]/CLR, FSM/counttimer1_reg[15]/CLR, FSM/counttimer1_reg[16]/CLR, FSM/counttimer1_reg[17]/CLR (the first 15 of 560 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

TIMING-20#1 Warning
Non-clocked latch  
The latch FSM/rdy_reg cannot be properly analyzed as its control pin FSM/rdy_reg/G is not reached by a timing clock
Related violations: <none>


