//
// Copyright (c) Microsoft Corporation.  All rights reserved.
//
//
// Use of this source code is subject to the terms of the Microsoft end-user
// license agreement (EULA) under which you licensed this SOFTWARE PRODUCT.
// If you did not accept the terms of the EULA, you are not authorized to use
// this source code. For a copy of the EULA, please see the LICENSE.RTF on your
// install media.
//
//------------------------------------------------------------------------------
//
//  Header: cpu_base_reg.h
//
//  This header file defines the Physical Addresses (PA) of 
//  the base registers for the System on Chip (SoC) components.
//
#ifndef __S3C2443_BASE_REG_H
#define __S3C2443_BASE_REG_H

#if __cplusplus
extern "C" {
#endif

//------------------------------------------------------------------------------
//  INFORMATION
//
//  The physical addresses for SoC registers are fixed, hence they are defined
//  in the CPU's common directory. The virtual addresses of the SoC registers
//  are defined by the OEM and are configured in the platform's configuration 
//  directory by the file: .../PLATFORM/<NAME>/SRC/CONFIG/CPU_BASE_REG_CFG.H.
//
//------------------------------------------------------------------------------

//------------------------------------------------------------------------------
//  NAMING CONVENTIONS
//
//  CPU_BASE_REG_ is the standard prefix for CPU base registers.
//
//  Memory ranges are accessed using physical, uncached, or cached addresses,
//  depending on the system state. The following abbreviations are used for
//  each addressing type:
//
//      PA - physical address
//      UA - uncached virtual address
//      CA - cached virtual address
//
//  The naming convention for CPU base registers is:
//
//      CPU_BASE_REG_<ADDRTYPE>_<SUBSYSTEM>
//
//------------------------------------------------------------------------------

////////////////////////////////////////////////////////////;
// added at 060515 by jjg
//
// Define:  S3C2443_BASE_REG_PA_SSMC
//
// Locates the SSMC register block.
//
#define S3C2443_BASE_REG_PA_SSMC               0x4F000000



//
//
// Define:  S3C2443_BASE_REG_PA_MEMCTRL
//
// Locates the memory controller register block.
//
#define S3C2443_BASE_REG_PA_MEMCTRL            0x40C20000



//
//
// Define:  S3C2443_BASE_REG_PA_CFCARD
//
// Locates the memory controller register block.
//
#define S3C2443_BASE_REG_PA_CFCARD             0x4B800000



//
//
//  Define:  S3C2443_BASE_REG_PA_NAND
//
//  Locates the NAND controller register block.
//

#define S3C2443_BASE_REG_PA_NAND               0x4E000000            



//
//
//  Define:  S3C2443_BASE_REG_PA_MATRIX
//
//  Locates the MATRIX register block.
//

#define S3C2443_BASE_REG_PA_MATRIX              0x4E800000



//
//
//  Define:  S3C2443_BASE_REG_PA_EBI
//
//  Locates the EBI register block.
//

#define S3C2443_BASE_REG_PA_EBI                 0x48800000



//
//
//  Define:  S3C2443_BASE_REG_PA_SDRAM
//
//  Locates the SDRAM controller register block.
//

#define S3C2443_BASE_REG_PA_SDRAM                 0x48000000



//
//
//  Define:  S3C2443_BASE_REG_PA_SYSCON
//  Define:  S3C2443_BASE_REG_PA_CLOCK_POWER
//
//  Locates the clock and power register block
//
#define S3C2443_BASE_REG_PA_SYSCON                 0x4C000000
#define S3C2443_BASE_REG_PA_CLOCK_POWER            0x4C000000



//
//
//  Define:  S3C2443_BASE_REG_PA_DMA
//
//  Locates the DMA controller register block.
//
#define S3C2443_BASE_REG_PA_DMA                    0x4B000000           



//
//
//  Define:  S3C2443_BASE_REG_PA_PWM
//
//  Locates the PWM timer controller register block.
//

#define S3C2443_BASE_REG_PA_PWM                    0x51000000  


//
//
//  Define:  S3C2443_BASE_REG_PA_UART0/1/2/3
//
//  Locates the UART register blocks.
//
#define S3C2443_BASE_REG_PA_UART0                  0x50000000            
#define S3C2443_BASE_REG_PA_UART1                  0x50004000            
#define S3C2443_BASE_REG_PA_UART2                  0x50008000    
#define S3C2443_BASE_REG_PA_UART3                  0x5000C000    


//
//
//  Define:  S3C2443_BASE_REG_PA_USB
//
//  Locates the USB controller register block.
//
#define S3C2443_BASE_REG_PA_USB                    0x49000000


//
//
//  Define:  S3C2443_BASE_REG_PA_USBD
//
//  Locates the USB device controller register block.
//

#define S3C2443_BASE_REG_PA_USBD                   0x49800000            



//
//
//  Define:  S3C2443_BASE_REG_PA_INTR
//
//  Locates the interrupt (INTR) controller register block.
//
#define S3C2443_BASE_REG_PA_INTR                   0x4A000000




//
//
//  Define:  S3C2443_BASE_REG_PA_LCD
//
//  Locates the CSTN LCD display controller register block.
//
//#define S3C2443_BASE_REG_PA_LCD                    0x4D000000



//
//
//  Define:  S3C2443_BASE_REG_PA_LCD
//
//  Locates the LCD controller register block.
//
#define S3C2443_BASE_REG_PA_LCD                    0x4C800000           



//
//
//  Define:  S3C2443_BASE_REG_PA_ADC
//
//  Locates the A/D converter register block.
//
#define S3C2443_BASE_REG_PA_ADC                    0x58000000           


//
//
//  Define:  S3C2443_BASE_REG_PA_RTC
//
//  Locates the real time clock (RTC) register block.
//
#define S3C2443_BASE_REG_PA_RTC                    0x57000000



//
//
//  Define:  S3C2443_BASE_REG_PA_WATCHDOG
//
//  Locates the watchdog timer register block.
//

#define S3C2443_BASE_REG_PA_WATCHDOG               0x53000000            


//
//
//  Define:  S3C2443_BASE_REG_PA_SDI
//
//  Locates the SDI register block.
//
#define S3C2443_BASE_REG_PA_SDI                    0x5A000000



//
//
//  Define:  S3C2443_BASE_REG_PA_HSMMC
//
//  Locates the High speed MMC contoller register block.
//
#define S3C2443_BASE_REG_PA_HSMMC                    0x4A800000           



//
//
//  Define:  S3C2443_BASE_REG_PA_IICBUS
//
//  Locates the IIC Bus register block.
//
#define S3C2443_BASE_REG_PA_IICBUS                 0x54000000           



//
//
//  Define:  S3C2443_BASE_REG_PA_IISBUS
//
//  Locates the IIS Bus register block.
//
#define S3C2443_BASE_REG_PA_IISBUS                 0x55000000           
#define IISFIFTX_PHYS     						(0x55000010)  // physical address of IIS IF for DMA
#define IISFIFRX_PHYS     						(0x55000014)  // physical address of IIS IF for DMA



//
//
//  Define:  S3C2443_BASE_REG_PA_SPI
//
//  Locates the SPI register block.
//
#define S3C2443_BASE_REG_PA_SPI                     0x59000000           
#define S3C2443_BASE_REG_PA_SPI0                    0x52000000           
#define S3C2443_BASE_REG_PA_HSSPI                   0x52000000



//
//
//  Define:  S3C2443_BASE_REG_PA_CAM
//
//  Locates the Camera Interface register block.
//
#define S3C2443_BASE_REG_PA_CAM                    0x4D800000           



//
//
//  Define:  S3C2443_BASE_REG_PA_AC97
//
//  Locates the AC97 Controller register block.
//
#define S3C2443_BASE_REG_PA_AC97                    0x45000000           


//
//
//  Define:  S3C2443_BASE_REG_PA_IOPORT
//
//  Locates the IO port controller register block.
//
#define S3C2443_BASE_REG_PA_IOPORT                  0x56000000




#if __cplusplus
}
#endif

#endif

