// Put your code below
module endianness_converter(
    input clk,
    input [31:0] word,
    input endianness_in,
    input endianness_out,
    output reg [31:0] converted_word
);

always @(posedge clk)
begin
    if (endianness_in == endianness_out)
        converted_word = word;
    else
        converted_word = {word[7:0], word[15:8], word[23:16], word[31:24]};
end

endmodule 