# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Lab-5.srcs/sources_1/new/controls.vhd" \
"../../../../Lab-5.srcs/sources_1/new/my_alu.vhd" \
"../../../../Lab-5.srcs/sources_1/new/regs.vhd" \
"../../../../Lab-5.srcs/sim_1/new/addition_tb.vhd" \

# Do not sort compile order
nosort
