

================================================================
== Vitis HLS Report for 'store_ap_uint_256_ap_int_8_ap_int_8_32u_Pipeline_VITIS_LOOP_140_1'
================================================================
* Date:           Thu May 30 14:40:37 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        Sparse_HLS.prj
* Solution:       sol (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max   | min | max |   Type  |
    +---------+---------+-----------+----------+-----+-----+---------+
    |        4|        ?|  40.000 ns|         ?|    4|    ?|       no|
    +---------+---------+-----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_140_1  |        2|        ?|         3|          1|          1|  1 ~ ?|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|      59|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      54|    -|
|Register         |        -|     -|     289|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|     289|     113|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      624|  1728|  460800|  230400|   96|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln140_fu_104_p2               |         +|   0|  0|  34|          27|           1|
    |ap_block_pp0_stage0_01001         |       and|   0|  0|   2|           1|           1|
    |ap_block_state2_pp0_stage0_iter1  |       and|   0|  0|   2|           1|           1|
    |icmp_ln140_fu_98_p2               |      icmp|   0|  0|  17|          27|          27|
    |ap_block_pp0_stage0_11001         |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0|  59|          58|          33|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_1     |   9|          2|   27|         54|
    |i_fu_56                  |   9|          2|   27|         54|
    |quant_out2_blk_n         |   9|          2|    1|          2|
    |sparse_data_blk_n_W      |   9|          2|    1|          2|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  54|         12|   58|        116|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+-----+----+-----+-----------+
    |               Name               |  FF | LUT| Bits| Const Bits|
    +----------------------------------+-----+----+-----+-----------+
    |ap_CS_fsm                         |    1|   0|    1|          0|
    |ap_done_reg                       |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |    1|   0|    1|          0|
    |i_fu_56                           |   27|   0|   27|          0|
    |icmp_ln140_reg_132                |    1|   0|    1|          0|
    |p_Val2_s_reg_141                  |  256|   0|  256|          0|
    +----------------------------------+-----+----+-----+-----------+
    |Total                             |  289|   0|  289|          0|
    +----------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------+-----+-----+------------+--------------------------------------------------------------------------+--------------+
|          RTL Ports         | Dir | Bits|  Protocol  |                               Source Object                              |    C Type    |
+----------------------------+-----+-----+------------+--------------------------------------------------------------------------+--------------+
|ap_clk                      |   in|    1|  ap_ctrl_hs|  store<ap_uint<256>, ap_int<8>, ap_int<8>, 32u>_Pipeline_VITIS_LOOP_140_1|  return value|
|ap_rst                      |   in|    1|  ap_ctrl_hs|  store<ap_uint<256>, ap_int<8>, ap_int<8>, 32u>_Pipeline_VITIS_LOOP_140_1|  return value|
|ap_start                    |   in|    1|  ap_ctrl_hs|  store<ap_uint<256>, ap_int<8>, ap_int<8>, 32u>_Pipeline_VITIS_LOOP_140_1|  return value|
|ap_done                     |  out|    1|  ap_ctrl_hs|  store<ap_uint<256>, ap_int<8>, ap_int<8>, 32u>_Pipeline_VITIS_LOOP_140_1|  return value|
|ap_idle                     |  out|    1|  ap_ctrl_hs|  store<ap_uint<256>, ap_int<8>, ap_int<8>, 32u>_Pipeline_VITIS_LOOP_140_1|  return value|
|ap_ready                    |  out|    1|  ap_ctrl_hs|  store<ap_uint<256>, ap_int<8>, ap_int<8>, 32u>_Pipeline_VITIS_LOOP_140_1|  return value|
|quant_out2_dout             |   in|  256|     ap_fifo|                                                                quant_out2|       pointer|
|quant_out2_num_data_valid   |   in|    2|     ap_fifo|                                                                quant_out2|       pointer|
|quant_out2_fifo_cap         |   in|    2|     ap_fifo|                                                                quant_out2|       pointer|
|quant_out2_empty_n          |   in|    1|     ap_fifo|                                                                quant_out2|       pointer|
|quant_out2_read             |  out|    1|     ap_fifo|                                                                quant_out2|       pointer|
|m_axi_sparse_data_AWVALID   |  out|    1|       m_axi|                                                               sparse_data|       pointer|
|m_axi_sparse_data_AWREADY   |   in|    1|       m_axi|                                                               sparse_data|       pointer|
|m_axi_sparse_data_AWADDR    |  out|   64|       m_axi|                                                               sparse_data|       pointer|
|m_axi_sparse_data_AWID      |  out|    1|       m_axi|                                                               sparse_data|       pointer|
|m_axi_sparse_data_AWLEN     |  out|   32|       m_axi|                                                               sparse_data|       pointer|
|m_axi_sparse_data_AWSIZE    |  out|    3|       m_axi|                                                               sparse_data|       pointer|
|m_axi_sparse_data_AWBURST   |  out|    2|       m_axi|                                                               sparse_data|       pointer|
|m_axi_sparse_data_AWLOCK    |  out|    2|       m_axi|                                                               sparse_data|       pointer|
|m_axi_sparse_data_AWCACHE   |  out|    4|       m_axi|                                                               sparse_data|       pointer|
|m_axi_sparse_data_AWPROT    |  out|    3|       m_axi|                                                               sparse_data|       pointer|
|m_axi_sparse_data_AWQOS     |  out|    4|       m_axi|                                                               sparse_data|       pointer|
|m_axi_sparse_data_AWREGION  |  out|    4|       m_axi|                                                               sparse_data|       pointer|
|m_axi_sparse_data_AWUSER    |  out|    1|       m_axi|                                                               sparse_data|       pointer|
|m_axi_sparse_data_WVALID    |  out|    1|       m_axi|                                                               sparse_data|       pointer|
|m_axi_sparse_data_WREADY    |   in|    1|       m_axi|                                                               sparse_data|       pointer|
|m_axi_sparse_data_WDATA     |  out|  256|       m_axi|                                                               sparse_data|       pointer|
|m_axi_sparse_data_WSTRB     |  out|   32|       m_axi|                                                               sparse_data|       pointer|
|m_axi_sparse_data_WLAST     |  out|    1|       m_axi|                                                               sparse_data|       pointer|
|m_axi_sparse_data_WID       |  out|    1|       m_axi|                                                               sparse_data|       pointer|
|m_axi_sparse_data_WUSER     |  out|    1|       m_axi|                                                               sparse_data|       pointer|
|m_axi_sparse_data_ARVALID   |  out|    1|       m_axi|                                                               sparse_data|       pointer|
|m_axi_sparse_data_ARREADY   |   in|    1|       m_axi|                                                               sparse_data|       pointer|
|m_axi_sparse_data_ARADDR    |  out|   64|       m_axi|                                                               sparse_data|       pointer|
|m_axi_sparse_data_ARID      |  out|    1|       m_axi|                                                               sparse_data|       pointer|
|m_axi_sparse_data_ARLEN     |  out|   32|       m_axi|                                                               sparse_data|       pointer|
|m_axi_sparse_data_ARSIZE    |  out|    3|       m_axi|                                                               sparse_data|       pointer|
|m_axi_sparse_data_ARBURST   |  out|    2|       m_axi|                                                               sparse_data|       pointer|
|m_axi_sparse_data_ARLOCK    |  out|    2|       m_axi|                                                               sparse_data|       pointer|
|m_axi_sparse_data_ARCACHE   |  out|    4|       m_axi|                                                               sparse_data|       pointer|
|m_axi_sparse_data_ARPROT    |  out|    3|       m_axi|                                                               sparse_data|       pointer|
|m_axi_sparse_data_ARQOS     |  out|    4|       m_axi|                                                               sparse_data|       pointer|
|m_axi_sparse_data_ARREGION  |  out|    4|       m_axi|                                                               sparse_data|       pointer|
|m_axi_sparse_data_ARUSER    |  out|    1|       m_axi|                                                               sparse_data|       pointer|
|m_axi_sparse_data_RVALID    |   in|    1|       m_axi|                                                               sparse_data|       pointer|
|m_axi_sparse_data_RREADY    |  out|    1|       m_axi|                                                               sparse_data|       pointer|
|m_axi_sparse_data_RDATA     |   in|  256|       m_axi|                                                               sparse_data|       pointer|
|m_axi_sparse_data_RLAST     |   in|    1|       m_axi|                                                               sparse_data|       pointer|
|m_axi_sparse_data_RID       |   in|    1|       m_axi|                                                               sparse_data|       pointer|
|m_axi_sparse_data_RFIFONUM  |   in|    9|       m_axi|                                                               sparse_data|       pointer|
|m_axi_sparse_data_RUSER     |   in|    1|       m_axi|                                                               sparse_data|       pointer|
|m_axi_sparse_data_RRESP     |   in|    2|       m_axi|                                                               sparse_data|       pointer|
|m_axi_sparse_data_BVALID    |   in|    1|       m_axi|                                                               sparse_data|       pointer|
|m_axi_sparse_data_BREADY    |  out|    1|       m_axi|                                                               sparse_data|       pointer|
|m_axi_sparse_data_BRESP     |   in|    2|       m_axi|                                                               sparse_data|       pointer|
|m_axi_sparse_data_BID       |   in|    1|       m_axi|                                                               sparse_data|       pointer|
|m_axi_sparse_data_BUSER     |   in|    1|       m_axi|                                                               sparse_data|       pointer|
|sext_ln140                  |   in|   59|     ap_none|                                                                sext_ln140|        scalar|
|loop_num                    |   in|   27|     ap_none|                                                                  loop_num|        scalar|
+----------------------------+-----+-----+------------+--------------------------------------------------------------------------+--------------+

