
*** Running vivado
    with args -log uart_led.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source uart_led.tcl


****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source uart_led.tcl -notrace
create_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1697.941 ; gain = 13.023 ; free physical = 11409 ; free virtual = 15206
Command: synth_design -top uart_led -part xcku040-ffva1156-2-e
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcku040'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcku040'
INFO: [Device 21-403] Loading part xcku040-ffva1156-2-e
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 2484
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/opt/amd/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2689.934 ; gain = 375.770 ; free physical = 10294 ; free virtual = 14152
Synthesis current peak Physical Memory [PSS] (MB): peak = 2104.651; parent = 1892.120; children = 212.531
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3684.996; parent = 2689.938; children = 995.059
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'uart_led' [/home/amd/training/Baselining/lab/KCU105/verilog/uart_led.srcs/sources_1/imports/uart_led.v:27]
INFO: [Synth 8-6157] synthesizing module 'IBUFGDS' [/opt/amd/Vivado/2022.2/scripts/rt/data/unisim_comp.v:71834]
INFO: [Synth 8-6155] done synthesizing module 'IBUFGDS' (0#1) [/opt/amd/Vivado/2022.2/scripts/rt/data/unisim_comp.v:71834]
INFO: [Synth 8-6157] synthesizing module 'IBUF' [/opt/amd/Vivado/2022.2/scripts/rt/data/unisim_comp.v:71326]
INFO: [Synth 8-6155] done synthesizing module 'IBUF' (0#1) [/opt/amd/Vivado/2022.2/scripts/rt/data/unisim_comp.v:71326]
INFO: [Synth 8-6157] synthesizing module 'BUFG' [/opt/amd/Vivado/2022.2/scripts/rt/data/unisim_comp.v:1082]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (0#1) [/opt/amd/Vivado/2022.2/scripts/rt/data/unisim_comp.v:1082]
INFO: [Synth 8-6157] synthesizing module 'meta_harden' [/home/amd/training/Baselining/lab/KCU105/verilog/uart_led.srcs/sources_1/imports/meta_harden.v:27]
INFO: [Synth 8-6155] done synthesizing module 'meta_harden' (0#1) [/home/amd/training/Baselining/lab/KCU105/verilog/uart_led.srcs/sources_1/imports/meta_harden.v:27]
INFO: [Synth 8-6157] synthesizing module 'uart_rx' [/home/amd/training/Baselining/lab/KCU105/verilog/uart_led.srcs/sources_1/imports/uart_rx.v:37]
	Parameter BAUD_RATE bound to: 115200 - type: integer 
	Parameter CLOCK_RATE bound to: 125000000 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'uart_baud_gen' [/home/amd/training/Baselining/lab/KCU105/verilog/uart_led.srcs/sources_1/imports/uart_baud_gen.v:35]
	Parameter BAUD_RATE bound to: 115200 - type: integer 
	Parameter CLOCK_RATE bound to: 125000000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'uart_baud_gen' (0#1) [/home/amd/training/Baselining/lab/KCU105/verilog/uart_led.srcs/sources_1/imports/uart_baud_gen.v:35]
INFO: [Synth 8-6157] synthesizing module 'uart_rx_ctl' [/home/amd/training/Baselining/lab/KCU105/verilog/uart_led.srcs/sources_1/imports/uart_rx_ctl.v:52]
INFO: [Synth 8-6155] done synthesizing module 'uart_rx_ctl' (0#1) [/home/amd/training/Baselining/lab/KCU105/verilog/uart_led.srcs/sources_1/imports/uart_rx_ctl.v:52]
INFO: [Synth 8-6155] done synthesizing module 'uart_rx' (0#1) [/home/amd/training/Baselining/lab/KCU105/verilog/uart_led.srcs/sources_1/imports/uart_rx.v:37]
INFO: [Synth 8-6157] synthesizing module 'led_ctl' [/home/amd/training/Baselining/lab/KCU105/verilog/uart_led.srcs/sources_1/imports/led_ctl.v:27]
INFO: [Synth 8-6155] done synthesizing module 'led_ctl' (0#1) [/home/amd/training/Baselining/lab/KCU105/verilog/uart_led.srcs/sources_1/imports/led_ctl.v:27]
INFO: [Synth 8-6157] synthesizing module 'OBUF' [/opt/amd/Vivado/2022.2/scripts/rt/data/unisim_comp.v:90662]
INFO: [Synth 8-6155] done synthesizing module 'OBUF' (0#1) [/opt/amd/Vivado/2022.2/scripts/rt/data/unisim_comp.v:90662]
INFO: [Synth 8-6155] done synthesizing module 'uart_led' (0#1) [/home/amd/training/Baselining/lab/KCU105/verilog/uart_led.srcs/sources_1/imports/uart_led.v:27]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2756.902 ; gain = 442.738 ; free physical = 10385 ; free virtual = 14245
Synthesis current peak Physical Memory [PSS] (MB): peak = 2104.651; parent = 1892.120; children = 212.531
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3751.965; parent = 2756.906; children = 995.059
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2774.715 ; gain = 460.551 ; free physical = 10385 ; free virtual = 14245
Synthesis current peak Physical Memory [PSS] (MB): peak = 2104.651; parent = 1892.120; children = 212.531
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3769.777; parent = 2774.719; children = 995.059
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2774.715 ; gain = 460.551 ; free physical = 10385 ; free virtual = 14245
Synthesis current peak Physical Memory [PSS] (MB): peak = 2104.651; parent = 1892.120; children = 212.531
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3769.777; parent = 2774.719; children = 995.059
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2780.652 ; gain = 0.000 ; free physical = 10366 ; free virtual = 14227
INFO: [Netlist 29-17] Analyzing 5 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/amd/training/Baselining/lab/KCU105/verilog/uart_led.srcs/constrs_1/imports/uart_led_Baselining.xdc]
Finished Parsing XDC File [/home/amd/training/Baselining/lab/KCU105/verilog/uart_led.srcs/constrs_1/imports/uart_led_Baselining.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/amd/training/Baselining/lab/KCU105/verilog/uart_led.srcs/constrs_1/imports/uart_led_Baselining.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/uart_led_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/uart_led_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2904.418 ; gain = 0.000 ; free physical = 10317 ; free virtual = 14187
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 5 instances were transformed.
  BUFG => BUFGCE: 1 instance 
  IBUF => IBUF (IBUFCTRL, INBUF): 3 instances
  IBUFGDS => IBUFDS (DIFFINBUF, IBUFCTRL): 1 instance 

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2904.418 ; gain = 0.000 ; free physical = 10317 ; free virtual = 14187
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/opt/amd/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2904.418 ; gain = 590.254 ; free physical = 10347 ; free virtual = 14218
Synthesis current peak Physical Memory [PSS] (MB): peak = 2104.651; parent = 1892.120; children = 212.531
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3899.480; parent = 2904.422; children = 995.059
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcku040-ffva1156-2-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2904.418 ; gain = 590.254 ; free physical = 10347 ; free virtual = 14218
Synthesis current peak Physical Memory [PSS] (MB): peak = 2104.651; parent = 1892.120; children = 212.531
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3899.480; parent = 2904.422; children = 995.059
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2904.418 ; gain = 590.254 ; free physical = 10347 ; free virtual = 14218
Synthesis current peak Physical Memory [PSS] (MB): peak = 2104.651; parent = 1892.120; children = 212.531
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3899.480; parent = 2904.422; children = 995.059
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'uart_rx_ctl'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE1 |                               00 |                               00
                  iSTATE |                               01 |                               01
                 iSTATE0 |                               10 |                               10
                 iSTATE2 |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'uart_rx_ctl'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 2904.418 ; gain = 590.254 ; free physical = 10341 ; free virtual = 14213
Synthesis current peak Physical Memory [PSS] (MB): peak = 2104.651; parent = 1892.120; children = 212.531
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3899.480; parent = 2904.422; children = 995.059
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    7 Bit       Adders := 1     
	   2 Input    4 Bit       Adders := 1     
	   2 Input    3 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 3     
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input    8 Bit        Muxes := 3     
	   2 Input    4 Bit        Muxes := 3     
	   5 Input    4 Bit        Muxes := 1     
	   4 Input    2 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 3     
	   5 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 5     
	   4 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1920 (col length:120)
BRAMs: 1200 (col length: RAMB18 120 RAMB36 60)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 2904.418 ; gain = 590.254 ; free physical = 10312 ; free virtual = 14189
Synthesis current peak Physical Memory [PSS] (MB): peak = 2104.651; parent = 1892.120; children = 212.531
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3899.480; parent = 2904.422; children = 995.059
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:22 . Memory (MB): peak = 2915.020 ; gain = 600.855 ; free physical = 10063 ; free virtual = 13968
Synthesis current peak Physical Memory [PSS] (MB): peak = 2307.466; parent = 2096.417; children = 212.531
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3910.082; parent = 2915.023; children = 995.059
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:22 . Memory (MB): peak = 2915.020 ; gain = 600.855 ; free physical = 10063 ; free virtual = 13968
Synthesis current peak Physical Memory [PSS] (MB): peak = 2307.597; parent = 2096.560; children = 212.531
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3910.082; parent = 2915.023; children = 995.059
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:19 ; elapsed = 00:00:22 . Memory (MB): peak = 2915.020 ; gain = 600.855 ; free physical = 10047 ; free virtual = 13952
Synthesis current peak Physical Memory [PSS] (MB): peak = 2308.247; parent = 2097.210; children = 212.531
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3910.082; parent = 2915.023; children = 995.059
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:24 ; elapsed = 00:00:27 . Memory (MB): peak = 2915.020 ; gain = 600.855 ; free physical = 9823 ; free virtual = 13728
Synthesis current peak Physical Memory [PSS] (MB): peak = 2308.247; parent = 2097.210; children = 212.531
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3910.082; parent = 2915.023; children = 995.059
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:24 ; elapsed = 00:00:27 . Memory (MB): peak = 2915.020 ; gain = 600.855 ; free physical = 9823 ; free virtual = 13728
Synthesis current peak Physical Memory [PSS] (MB): peak = 2308.247; parent = 2097.210; children = 212.531
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3910.082; parent = 2915.023; children = 995.059
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:24 ; elapsed = 00:00:27 . Memory (MB): peak = 2915.020 ; gain = 600.855 ; free physical = 9853 ; free virtual = 13758
Synthesis current peak Physical Memory [PSS] (MB): peak = 2308.247; parent = 2097.210; children = 212.531
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3910.082; parent = 2915.023; children = 995.059
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:24 ; elapsed = 00:00:27 . Memory (MB): peak = 2915.020 ; gain = 600.855 ; free physical = 9828 ; free virtual = 13732
Synthesis current peak Physical Memory [PSS] (MB): peak = 2308.247; parent = 2097.210; children = 212.531
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3910.082; parent = 2915.023; children = 995.059
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:24 ; elapsed = 00:00:27 . Memory (MB): peak = 2915.020 ; gain = 600.855 ; free physical = 9826 ; free virtual = 13731
Synthesis current peak Physical Memory [PSS] (MB): peak = 2308.247; parent = 2097.210; children = 212.531
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3910.082; parent = 2915.023; children = 995.059
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:24 ; elapsed = 00:00:27 . Memory (MB): peak = 2915.020 ; gain = 600.855 ; free physical = 9825 ; free virtual = 13730
Synthesis current peak Physical Memory [PSS] (MB): peak = 2308.247; parent = 2097.210; children = 212.531
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3910.082; parent = 2915.023; children = 995.059
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |BUFG    |     1|
|2     |LUT1    |     2|
|3     |LUT2    |     5|
|4     |LUT3    |    14|
|5     |LUT4    |     8|
|6     |LUT5    |     4|
|7     |LUT6    |    18|
|8     |FDRE    |    48|
|9     |FDSE    |     3|
|10    |IBUF    |     3|
|11    |IBUFGDS |     1|
|12    |OBUF    |     8|
+------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:24 ; elapsed = 00:00:27 . Memory (MB): peak = 2915.020 ; gain = 600.855 ; free physical = 9824 ; free virtual = 13729
Synthesis current peak Physical Memory [PSS] (MB): peak = 2308.247; parent = 2097.210; children = 212.531
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3910.082; parent = 2915.023; children = 995.059
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 2915.020 ; gain = 471.152 ; free physical = 9847 ; free virtual = 13752
Synthesis Optimization Complete : Time (s): cpu = 00:00:24 ; elapsed = 00:00:27 . Memory (MB): peak = 2915.027 ; gain = 600.855 ; free physical = 9847 ; free virtual = 13752
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2915.027 ; gain = 0.000 ; free physical = 9845 ; free virtual = 13750
INFO: [Netlist 29-17] Analyzing 5 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2949.707 ; gain = 0.000 ; free physical = 9789 ; free virtual = 13696
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 5 instances were transformed.
  BUFG => BUFGCE: 1 instance 
  IBUF => IBUF (IBUFCTRL, INBUF): 3 instances
  IBUFGDS => IBUFDS (DIFFINBUF, IBUFCTRL): 1 instance 

Synth Design complete, checksum: 18591f20
INFO: [Common 17-83] Releasing license: Synthesis
42 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 2949.707 ; gain = 1251.766 ; free physical = 10053 ; free virtual = 13961
INFO: [Common 17-1381] The checkpoint '/home/amd/training/Baselining/lab/KCU105/verilog/uart_led.runs/synth_1/uart_led.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file uart_led_utilization_synth.rpt -pb uart_led_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Nov 25 23:00:41 2022...
