{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1638412304818 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1638412304829 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 01 18:31:44 2021 " "Processing started: Wed Dec 01 18:31:44 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1638412304829 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638412304829 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off q1 -c q1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off q1 -c q1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638412304829 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1638412305657 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1638412305658 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "q1.v(18) " "Verilog HDL warning at q1.v(18): extended using \"x\" or \"z\"" {  } { { "q1.v" "" { Text "D:/CPEN211/lpt_3/q1.v" 18 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1638412326174 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "q1.v(38) " "Verilog HDL warning at q1.v(38): extended using \"x\" or \"z\"" {  } { { "q1.v" "" { Text "D:/CPEN211/lpt_3/q1.v" 38 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1638412326174 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "R0 r0 q1.v(8) " "Verilog HDL Declaration information at q1.v(8): object \"R0\" differs only in case from object \"r0\" in the same scope" {  } { { "q1.v" "" { Text "D:/CPEN211/lpt_3/q1.v" 8 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1638412326174 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "R1 r1 q1.v(8) " "Verilog HDL Declaration information at q1.v(8): object \"R1\" differs only in case from object \"r1\" in the same scope" {  } { { "q1.v" "" { Text "D:/CPEN211/lpt_3/q1.v" 8 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1638412326174 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "R2 r2 q1.v(8) " "Verilog HDL Declaration information at q1.v(8): object \"R2\" differs only in case from object \"r2\" in the same scope" {  } { { "q1.v" "" { Text "D:/CPEN211/lpt_3/q1.v" 8 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1638412326174 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "R3 r3 q1.v(8) " "Verilog HDL Declaration information at q1.v(8): object \"R3\" differs only in case from object \"r3\" in the same scope" {  } { { "q1.v" "" { Text "D:/CPEN211/lpt_3/q1.v" 8 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1638412326174 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "tsel Tsel q1.v(5) " "Verilog HDL Declaration information at q1.v(5): object \"tsel\" differs only in case from object \"Tsel\" in the same scope" {  } { { "q1.v" "" { Text "D:/CPEN211/lpt_3/q1.v" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1638412326174 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "tout Tout q1.v(10) " "Verilog HDL Declaration information at q1.v(10): object \"tout\" differs only in case from object \"Tout\" in the same scope" {  } { { "q1.v" "" { Text "D:/CPEN211/lpt_3/q1.v" 10 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1638412326174 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "q1.v 6 6 " "Found 6 design units, including 6 entities, in source file q1.v" { { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "q1.v" "" { Text "D:/CPEN211/lpt_3/q1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638412326174 ""} { "Info" "ISGN_ENTITY_NAME" "2 Dec " "Found entity 2: Dec" {  } { { "q1.v" "" { Text "D:/CPEN211/lpt_3/q1.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638412326174 ""} { "Info" "ISGN_ENTITY_NAME" "3 RLE " "Found entity 3: RLE" {  } { { "q1.v" "" { Text "D:/CPEN211/lpt_3/q1.v" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638412326174 ""} { "Info" "ISGN_ENTITY_NAME" "4 Mux3 " "Found entity 4: Mux3" {  } { { "q1.v" "" { Text "D:/CPEN211/lpt_3/q1.v" 69 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638412326174 ""} { "Info" "ISGN_ENTITY_NAME" "5 Mux4 " "Found entity 5: Mux4" {  } { { "q1.v" "" { Text "D:/CPEN211/lpt_3/q1.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638412326174 ""} { "Info" "ISGN_ENTITY_NAME" "6 vDFF " "Found entity 6: vDFF" {  } { { "q1.v" "" { Text "D:/CPEN211/lpt_3/q1.v" 95 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638412326174 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638412326174 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "datapath " "Elaborating entity \"datapath\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1638412326238 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "sr q1.v(14) " "Verilog HDL Always Construct warning at q1.v(14): variable \"sr\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "q1.v" "" { Text "D:/CPEN211/lpt_3/q1.v" 14 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1638412326408 "|datapath"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Dec Dec:dec1 " "Elaborating entity \"Dec\" for hierarchy \"Dec:dec1\"" {  } { { "q1.v" "dec1" { Text "D:/CPEN211/lpt_3/q1.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638412326548 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 q1.v(50) " "Verilog HDL assignment warning at q1.v(50): truncated value with size 32 to match size of target (4)" {  } { { "q1.v" "" { Text "D:/CPEN211/lpt_3/q1.v" 50 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1638412326555 "|datapath|Dec:dec1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RLE RLE:r0 " "Elaborating entity \"RLE\" for hierarchy \"RLE:r0\"" {  } { { "q1.v" "r0" { Text "D:/CPEN211/lpt_3/q1.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638412326579 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux3 Mux3:binMux " "Elaborating entity \"Mux3\" for hierarchy \"Mux3:binMux\"" {  } { { "q1.v" "binMux" { Text "D:/CPEN211/lpt_3/q1.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638412326621 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1638412329728 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/CPEN211/lpt_3/output_files/q1.map.smsg " "Generated suppressed messages file D:/CPEN211/lpt_3/output_files/q1.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638412331244 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1638412331963 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638412331963 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "101 " "Implemented 101 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "23 " "Implemented 23 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1638412333888 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1638412333888 ""} { "Info" "ICUT_CUT_TM_LCELLS" "70 " "Implemented 70 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1638412333888 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1638412333888 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 3 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4811 " "Peak virtual memory: 4811 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1638412333954 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 01 18:32:13 2021 " "Processing ended: Wed Dec 01 18:32:13 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1638412333954 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:29 " "Elapsed time: 00:00:29" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1638412333954 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:43 " "Total CPU time (on all processors): 00:00:43" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1638412333954 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1638412333954 ""}
