module	counter #(parameter DATA_WIDTH=9)( 

input clk, rst, ena,
output reg [DATA_WIDTH-1:0] Qdata

);
always	@ (posedge clk or negedge rst)

	begin

		if (!rst)
			Qdata	<= 8'h00;
		else
			begin
			if(ena)
					Qdata	<= Qdata + 1'b1;
			end
	end

endmodule
