[Ingles para Verilog no Colab](https://colab.research.google.com/drive/1aDSMDWL5hieB3_Th9ZdddDMAKQ2DjWxW#scrollTo=-fxL77nvAMAX)

[Aula resumida de Verilog em Ingles - Onur Mutlu - ETH](https://www.youtube.com/watch?v=c7aAtG0qBHw&feature=youtu.be)


[Exemplos de projetos em Verilog:shift, ram, random generators](https://verilogguide.readthedocs.io/en/latest/verilog/designs.html)

[UART projeto](http://www.doulos.com/knowhow/verilog/universal-asynchronous-receiver-uar/)

