# Reading pref.tcl
# do IITB-RISC_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {C:/Users/SCI/Desktop/IIT Bombay/EE 309 Project/EE_309_Project/Stage2_WithoutHazards.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:47:02 on May 03,2023
# vcom -reportprogress 300 -93 -work work C:/Users/SCI/Desktop/IIT Bombay/EE 309 Project/EE_309_Project/Stage2_WithoutHazards.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Stage2_WithoutHazards
# -- Compiling architecture behav of Stage2_WithoutHazards
# End time: 14:47:02 on May 03,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/SCI/Desktop/IIT Bombay/EE 309 Project/EE_309_Project/Stage2_Test.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:47:02 on May 03,2023
# vcom -reportprogress 300 -93 -work work C:/Users/SCI/Desktop/IIT Bombay/EE 309 Project/EE_309_Project/Stage2_Test.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Stage2_Test
# -- Compiling architecture Test of Stage2_Test
# End time: 14:47:02 on May 03,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
force -freeze sim:/stage2_test/clock 1 0, 0 {50 ps} -r 100
# Error while executing: force
# Usage: force <object_name> {<value> [[@]<time_info>][, <value> [[@]<time_info>]...} [-freeze | -drive | -deposit] [-cancel [@]<time_info>] [-repeat [@]<time_info>]
force -freeze sim:/stage2_test/Instr_R1 0110100001110101 0
# Error while executing: force
# Usage: force <object_name> {<value> [[@]<time_info>][, <value> [[@]<time_info>]...} [-freeze | -drive | -deposit] [-cancel [@]<time_info>] [-repeat [@]<time_info>]
force -freeze sim:/stage2_test/A_R1 0101010101101010 0
# Error while executing: force
# Usage: force <object_name> {<value> [[@]<time_info>][, <value> [[@]<time_info>]...} [-freeze | -drive | -deposit] [-cancel [@]<time_info>] [-repeat [@]<time_info>]
force -freeze sim:/stage2_test/PC_R1 0001001011100001 0
# Error while executing: force
# Usage: force <object_name> {<value> [[@]<time_info>][, <value> [[@]<time_info>]...} [-freeze | -drive | -deposit] [-cancel [@]<time_info>] [-repeat [@]<time_info>]
vsim work.stage2_test
# vsim work.stage2_test 
# Start time: 14:47:37 on May 03,2023
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.stage2_test(test)
# Loading work.stage2_withouthazards(behav)
add wave -position end  sim:/stage2_test/PC_R1
add wave -position end  sim:/stage2_test/Instr_R1
add wave -position end  sim:/stage2_test/A_R1
add wave -position end  sim:/stage2_test/clock
add wave -position end  sim:/stage2_test/PC_R2
add wave -position end  sim:/stage2_test/Instr_R2
add wave -position end  sim:/stage2_test/A_R2
add wave -position end  sim:/stage2_test/Counter1_R2
add wave -position end  sim:/stage2_test/IF_en
add wave -position end  sim:/stage2_test/ControlSig_R2_RFWR
add wave -position end  sim:/stage2_test/ControlSig_R2_M2WR
force -freeze sim:/stage2_test/clock 1 0, 0 {50 ps} -r 100
force -freeze sim:/stage2_test/Instr_R1 0110100001110101 0
force -freeze sim:/stage2_test/A_R1 0101010101101010 0
force -freeze sim:/stage2_test/PC_R1 0001001011100001 0
run
run
run
run
run
run
run
run
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 800 ps  Iteration: 0  Instance: /stage2_test/pc
run
# End time: 14:55:23 on May 03,2023, Elapsed time: 0:07:46
# Errors: 0, Warnings: 1
