{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1602811969044 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1602811969045 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "relogiofofao 5CGXFC7C7F23C8 " "Selected device 5CGXFC7C7F23C8 for design \"relogiofofao\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1602811969057 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1602811969099 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1602811969099 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1602811969535 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1602811969563 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1602811969675 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "15 67 " "No exact pin location assignment(s) for 15 pins of 67 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1602811969813 ""}
{ "Error" "EFIOMGR_IO_BANK_INVALID_IOSTD" "B1L 3.3-V LVTTL HEX5\[4\] " "I/O bank B1L does not support I/O standard 3.3-V LVTTL for pin HEX5\[4\]" {  } { { "/home/arfel/.local/share/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/arfel/.local/share/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { HEX5[4] } } } { "/home/arfel/.local/share/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/arfel/.local/share/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX5\[4\]" } } } } { "relogiofofao.vhd" "" { Text "/home/arfel/descomp/Projeto/relogiofofao.vhd" 17 0 0 } } { "temporary_test_loc" "" { Generic "/home/arfel/descomp/Projeto/" { { 0 { 0 ""} 0 76 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169044 "I/O bank %1!s! does not support I/O standard %2!s! for pin %3!s!" 0 0 "Fitter" 0 -1 1602811969814 ""}
{ "Error" "EFIOMGR_IO_BANK_INVALID_IOSTD" "B1L 3.3-V LVTTL HEX5\[5\] " "I/O bank B1L does not support I/O standard 3.3-V LVTTL for pin HEX5\[5\]" {  } { { "/home/arfel/.local/share/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/arfel/.local/share/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { HEX5[5] } } } { "/home/arfel/.local/share/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/arfel/.local/share/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX5\[5\]" } } } } { "relogiofofao.vhd" "" { Text "/home/arfel/descomp/Projeto/relogiofofao.vhd" 17 0 0 } } { "temporary_test_loc" "" { Generic "/home/arfel/descomp/Projeto/" { { 0 { 0 ""} 0 77 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169044 "I/O bank %1!s! does not support I/O standard %2!s! for pin %3!s!" 0 0 "Fitter" 0 -1 1602811969814 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1602811969815 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1602811969856 ""}
{ "Warning" "WFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN" "52 " "Following 52 pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX0\[0\] GND " "Pin HEX0\[0\] has GND driving its datain port" {  } { { "/home/arfel/.local/share/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/arfel/.local/share/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { HEX0[0] } } } { "/home/arfel/.local/share/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/arfel/.local/share/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX0\[0\]" } } } } { "relogiofofao.vhd" "" { Text "/home/arfel/descomp/Projeto/relogiofofao.vhd" 17 0 0 } } { "temporary_test_loc" "" { Generic "/home/arfel/descomp/Projeto/" { { 0 { 0 ""} 0 37 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1602811969859 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX0\[1\] GND " "Pin HEX0\[1\] has GND driving its datain port" {  } { { "/home/arfel/.local/share/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/arfel/.local/share/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { HEX0[1] } } } { "/home/arfel/.local/share/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/arfel/.local/share/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX0\[1\]" } } } } { "relogiofofao.vhd" "" { Text "/home/arfel/descomp/Projeto/relogiofofao.vhd" 17 0 0 } } { "temporary_test_loc" "" { Generic "/home/arfel/descomp/Projeto/" { { 0 { 0 ""} 0 38 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1602811969859 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX0\[2\] GND " "Pin HEX0\[2\] has GND driving its datain port" {  } { { "/home/arfel/.local/share/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/arfel/.local/share/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { HEX0[2] } } } { "/home/arfel/.local/share/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/arfel/.local/share/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX0\[2\]" } } } } { "relogiofofao.vhd" "" { Text "/home/arfel/descomp/Projeto/relogiofofao.vhd" 17 0 0 } } { "temporary_test_loc" "" { Generic "/home/arfel/descomp/Projeto/" { { 0 { 0 ""} 0 39 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1602811969859 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX0\[3\] GND " "Pin HEX0\[3\] has GND driving its datain port" {  } { { "/home/arfel/.local/share/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/arfel/.local/share/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { HEX0[3] } } } { "/home/arfel/.local/share/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/arfel/.local/share/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX0\[3\]" } } } } { "relogiofofao.vhd" "" { Text "/home/arfel/descomp/Projeto/relogiofofao.vhd" 17 0 0 } } { "temporary_test_loc" "" { Generic "/home/arfel/descomp/Projeto/" { { 0 { 0 ""} 0 40 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1602811969859 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX0\[4\] GND " "Pin HEX0\[4\] has GND driving its datain port" {  } { { "/home/arfel/.local/share/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/arfel/.local/share/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { HEX0[4] } } } { "/home/arfel/.local/share/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/arfel/.local/share/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX0\[4\]" } } } } { "relogiofofao.vhd" "" { Text "/home/arfel/descomp/Projeto/relogiofofao.vhd" 17 0 0 } } { "temporary_test_loc" "" { Generic "/home/arfel/descomp/Projeto/" { { 0 { 0 ""} 0 41 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1602811969859 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX0\[5\] GND " "Pin HEX0\[5\] has GND driving its datain port" {  } { { "/home/arfel/.local/share/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/arfel/.local/share/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { HEX0[5] } } } { "/home/arfel/.local/share/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/arfel/.local/share/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX0\[5\]" } } } } { "relogiofofao.vhd" "" { Text "/home/arfel/descomp/Projeto/relogiofofao.vhd" 17 0 0 } } { "temporary_test_loc" "" { Generic "/home/arfel/descomp/Projeto/" { { 0 { 0 ""} 0 42 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1602811969859 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX0\[6\] GND " "Pin HEX0\[6\] has GND driving its datain port" {  } { { "/home/arfel/.local/share/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/arfel/.local/share/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { HEX0[6] } } } { "/home/arfel/.local/share/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/arfel/.local/share/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX0\[6\]" } } } } { "relogiofofao.vhd" "" { Text "/home/arfel/descomp/Projeto/relogiofofao.vhd" 17 0 0 } } { "temporary_test_loc" "" { Generic "/home/arfel/descomp/Projeto/" { { 0 { 0 ""} 0 43 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1602811969859 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX1\[0\] GND " "Pin HEX1\[0\] has GND driving its datain port" {  } { { "/home/arfel/.local/share/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/arfel/.local/share/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { HEX1[0] } } } { "/home/arfel/.local/share/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/arfel/.local/share/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX1\[0\]" } } } } { "relogiofofao.vhd" "" { Text "/home/arfel/descomp/Projeto/relogiofofao.vhd" 17 0 0 } } { "temporary_test_loc" "" { Generic "/home/arfel/descomp/Projeto/" { { 0 { 0 ""} 0 44 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1602811969859 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX1\[1\] GND " "Pin HEX1\[1\] has GND driving its datain port" {  } { { "/home/arfel/.local/share/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/arfel/.local/share/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { HEX1[1] } } } { "/home/arfel/.local/share/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/arfel/.local/share/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX1\[1\]" } } } } { "relogiofofao.vhd" "" { Text "/home/arfel/descomp/Projeto/relogiofofao.vhd" 17 0 0 } } { "temporary_test_loc" "" { Generic "/home/arfel/descomp/Projeto/" { { 0 { 0 ""} 0 45 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1602811969859 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX1\[2\] GND " "Pin HEX1\[2\] has GND driving its datain port" {  } { { "/home/arfel/.local/share/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/arfel/.local/share/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { HEX1[2] } } } { "/home/arfel/.local/share/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/arfel/.local/share/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX1\[2\]" } } } } { "relogiofofao.vhd" "" { Text "/home/arfel/descomp/Projeto/relogiofofao.vhd" 17 0 0 } } { "temporary_test_loc" "" { Generic "/home/arfel/descomp/Projeto/" { { 0 { 0 ""} 0 46 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1602811969859 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX1\[3\] GND " "Pin HEX1\[3\] has GND driving its datain port" {  } { { "/home/arfel/.local/share/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/arfel/.local/share/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { HEX1[3] } } } { "/home/arfel/.local/share/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/arfel/.local/share/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX1\[3\]" } } } } { "relogiofofao.vhd" "" { Text "/home/arfel/descomp/Projeto/relogiofofao.vhd" 17 0 0 } } { "temporary_test_loc" "" { Generic "/home/arfel/descomp/Projeto/" { { 0 { 0 ""} 0 47 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1602811969859 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX1\[4\] GND " "Pin HEX1\[4\] has GND driving its datain port" {  } { { "/home/arfel/.local/share/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/arfel/.local/share/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { HEX1[4] } } } { "/home/arfel/.local/share/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/arfel/.local/share/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX1\[4\]" } } } } { "relogiofofao.vhd" "" { Text "/home/arfel/descomp/Projeto/relogiofofao.vhd" 17 0 0 } } { "temporary_test_loc" "" { Generic "/home/arfel/descomp/Projeto/" { { 0 { 0 ""} 0 48 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1602811969859 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX1\[5\] GND " "Pin HEX1\[5\] has GND driving its datain port" {  } { { "/home/arfel/.local/share/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/arfel/.local/share/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { HEX1[5] } } } { "/home/arfel/.local/share/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/arfel/.local/share/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX1\[5\]" } } } } { "relogiofofao.vhd" "" { Text "/home/arfel/descomp/Projeto/relogiofofao.vhd" 17 0 0 } } { "temporary_test_loc" "" { Generic "/home/arfel/descomp/Projeto/" { { 0 { 0 ""} 0 49 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1602811969859 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX1\[6\] GND " "Pin HEX1\[6\] has GND driving its datain port" {  } { { "/home/arfel/.local/share/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/arfel/.local/share/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { HEX1[6] } } } { "/home/arfel/.local/share/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/arfel/.local/share/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX1\[6\]" } } } } { "relogiofofao.vhd" "" { Text "/home/arfel/descomp/Projeto/relogiofofao.vhd" 17 0 0 } } { "temporary_test_loc" "" { Generic "/home/arfel/descomp/Projeto/" { { 0 { 0 ""} 0 50 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1602811969859 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX2\[0\] GND " "Pin HEX2\[0\] has GND driving its datain port" {  } { { "/home/arfel/.local/share/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/arfel/.local/share/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { HEX2[0] } } } { "/home/arfel/.local/share/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/arfel/.local/share/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX2\[0\]" } } } } { "relogiofofao.vhd" "" { Text "/home/arfel/descomp/Projeto/relogiofofao.vhd" 17 0 0 } } { "temporary_test_loc" "" { Generic "/home/arfel/descomp/Projeto/" { { 0 { 0 ""} 0 51 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1602811969859 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX2\[1\] GND " "Pin HEX2\[1\] has GND driving its datain port" {  } { { "/home/arfel/.local/share/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/arfel/.local/share/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { HEX2[1] } } } { "/home/arfel/.local/share/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/arfel/.local/share/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX2\[1\]" } } } } { "relogiofofao.vhd" "" { Text "/home/arfel/descomp/Projeto/relogiofofao.vhd" 17 0 0 } } { "temporary_test_loc" "" { Generic "/home/arfel/descomp/Projeto/" { { 0 { 0 ""} 0 52 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1602811969859 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX2\[2\] GND " "Pin HEX2\[2\] has GND driving its datain port" {  } { { "/home/arfel/.local/share/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/arfel/.local/share/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { HEX2[2] } } } { "/home/arfel/.local/share/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/arfel/.local/share/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX2\[2\]" } } } } { "relogiofofao.vhd" "" { Text "/home/arfel/descomp/Projeto/relogiofofao.vhd" 17 0 0 } } { "temporary_test_loc" "" { Generic "/home/arfel/descomp/Projeto/" { { 0 { 0 ""} 0 53 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1602811969859 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX2\[3\] GND " "Pin HEX2\[3\] has GND driving its datain port" {  } { { "/home/arfel/.local/share/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/arfel/.local/share/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { HEX2[3] } } } { "/home/arfel/.local/share/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/arfel/.local/share/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX2\[3\]" } } } } { "relogiofofao.vhd" "" { Text "/home/arfel/descomp/Projeto/relogiofofao.vhd" 17 0 0 } } { "temporary_test_loc" "" { Generic "/home/arfel/descomp/Projeto/" { { 0 { 0 ""} 0 54 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1602811969859 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX2\[4\] GND " "Pin HEX2\[4\] has GND driving its datain port" {  } { { "/home/arfel/.local/share/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/arfel/.local/share/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { HEX2[4] } } } { "/home/arfel/.local/share/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/arfel/.local/share/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX2\[4\]" } } } } { "relogiofofao.vhd" "" { Text "/home/arfel/descomp/Projeto/relogiofofao.vhd" 17 0 0 } } { "temporary_test_loc" "" { Generic "/home/arfel/descomp/Projeto/" { { 0 { 0 ""} 0 55 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1602811969859 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX2\[5\] GND " "Pin HEX2\[5\] has GND driving its datain port" {  } { { "/home/arfel/.local/share/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/arfel/.local/share/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { HEX2[5] } } } { "/home/arfel/.local/share/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/arfel/.local/share/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX2\[5\]" } } } } { "relogiofofao.vhd" "" { Text "/home/arfel/descomp/Projeto/relogiofofao.vhd" 17 0 0 } } { "temporary_test_loc" "" { Generic "/home/arfel/descomp/Projeto/" { { 0 { 0 ""} 0 56 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1602811969859 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX2\[6\] GND " "Pin HEX2\[6\] has GND driving its datain port" {  } { { "/home/arfel/.local/share/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/arfel/.local/share/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { HEX2[6] } } } { "/home/arfel/.local/share/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/arfel/.local/share/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX2\[6\]" } } } } { "relogiofofao.vhd" "" { Text "/home/arfel/descomp/Projeto/relogiofofao.vhd" 17 0 0 } } { "temporary_test_loc" "" { Generic "/home/arfel/descomp/Projeto/" { { 0 { 0 ""} 0 57 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1602811969859 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX3\[0\] GND " "Pin HEX3\[0\] has GND driving its datain port" {  } { { "/home/arfel/.local/share/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/arfel/.local/share/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { HEX3[0] } } } { "/home/arfel/.local/share/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/arfel/.local/share/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX3\[0\]" } } } } { "relogiofofao.vhd" "" { Text "/home/arfel/descomp/Projeto/relogiofofao.vhd" 17 0 0 } } { "temporary_test_loc" "" { Generic "/home/arfel/descomp/Projeto/" { { 0 { 0 ""} 0 58 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1602811969859 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX3\[1\] GND " "Pin HEX3\[1\] has GND driving its datain port" {  } { { "/home/arfel/.local/share/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/arfel/.local/share/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { HEX3[1] } } } { "/home/arfel/.local/share/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/arfel/.local/share/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX3\[1\]" } } } } { "relogiofofao.vhd" "" { Text "/home/arfel/descomp/Projeto/relogiofofao.vhd" 17 0 0 } } { "temporary_test_loc" "" { Generic "/home/arfel/descomp/Projeto/" { { 0 { 0 ""} 0 59 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1602811969859 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX3\[2\] GND " "Pin HEX3\[2\] has GND driving its datain port" {  } { { "/home/arfel/.local/share/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/arfel/.local/share/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { HEX3[2] } } } { "/home/arfel/.local/share/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/arfel/.local/share/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX3\[2\]" } } } } { "relogiofofao.vhd" "" { Text "/home/arfel/descomp/Projeto/relogiofofao.vhd" 17 0 0 } } { "temporary_test_loc" "" { Generic "/home/arfel/descomp/Projeto/" { { 0 { 0 ""} 0 60 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1602811969859 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX3\[3\] GND " "Pin HEX3\[3\] has GND driving its datain port" {  } { { "/home/arfel/.local/share/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/arfel/.local/share/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { HEX3[3] } } } { "/home/arfel/.local/share/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/arfel/.local/share/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX3\[3\]" } } } } { "relogiofofao.vhd" "" { Text "/home/arfel/descomp/Projeto/relogiofofao.vhd" 17 0 0 } } { "temporary_test_loc" "" { Generic "/home/arfel/descomp/Projeto/" { { 0 { 0 ""} 0 61 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1602811969859 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX3\[4\] GND " "Pin HEX3\[4\] has GND driving its datain port" {  } { { "/home/arfel/.local/share/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/arfel/.local/share/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { HEX3[4] } } } { "/home/arfel/.local/share/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/arfel/.local/share/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX3\[4\]" } } } } { "relogiofofao.vhd" "" { Text "/home/arfel/descomp/Projeto/relogiofofao.vhd" 17 0 0 } } { "temporary_test_loc" "" { Generic "/home/arfel/descomp/Projeto/" { { 0 { 0 ""} 0 62 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1602811969859 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX3\[5\] GND " "Pin HEX3\[5\] has GND driving its datain port" {  } { { "/home/arfel/.local/share/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/arfel/.local/share/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { HEX3[5] } } } { "/home/arfel/.local/share/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/arfel/.local/share/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX3\[5\]" } } } } { "relogiofofao.vhd" "" { Text "/home/arfel/descomp/Projeto/relogiofofao.vhd" 17 0 0 } } { "temporary_test_loc" "" { Generic "/home/arfel/descomp/Projeto/" { { 0 { 0 ""} 0 63 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1602811969859 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX3\[6\] GND " "Pin HEX3\[6\] has GND driving its datain port" {  } { { "/home/arfel/.local/share/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/arfel/.local/share/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { HEX3[6] } } } { "/home/arfel/.local/share/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/arfel/.local/share/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX3\[6\]" } } } } { "relogiofofao.vhd" "" { Text "/home/arfel/descomp/Projeto/relogiofofao.vhd" 17 0 0 } } { "temporary_test_loc" "" { Generic "/home/arfel/descomp/Projeto/" { { 0 { 0 ""} 0 64 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1602811969859 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX4\[0\] GND " "Pin HEX4\[0\] has GND driving its datain port" {  } { { "/home/arfel/.local/share/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/arfel/.local/share/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { HEX4[0] } } } { "/home/arfel/.local/share/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/arfel/.local/share/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX4\[0\]" } } } } { "relogiofofao.vhd" "" { Text "/home/arfel/descomp/Projeto/relogiofofao.vhd" 17 0 0 } } { "temporary_test_loc" "" { Generic "/home/arfel/descomp/Projeto/" { { 0 { 0 ""} 0 65 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1602811969859 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX4\[1\] GND " "Pin HEX4\[1\] has GND driving its datain port" {  } { { "/home/arfel/.local/share/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/arfel/.local/share/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { HEX4[1] } } } { "/home/arfel/.local/share/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/arfel/.local/share/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX4\[1\]" } } } } { "relogiofofao.vhd" "" { Text "/home/arfel/descomp/Projeto/relogiofofao.vhd" 17 0 0 } } { "temporary_test_loc" "" { Generic "/home/arfel/descomp/Projeto/" { { 0 { 0 ""} 0 66 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1602811969859 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX4\[2\] GND " "Pin HEX4\[2\] has GND driving its datain port" {  } { { "/home/arfel/.local/share/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/arfel/.local/share/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { HEX4[2] } } } { "/home/arfel/.local/share/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/arfel/.local/share/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX4\[2\]" } } } } { "relogiofofao.vhd" "" { Text "/home/arfel/descomp/Projeto/relogiofofao.vhd" 17 0 0 } } { "temporary_test_loc" "" { Generic "/home/arfel/descomp/Projeto/" { { 0 { 0 ""} 0 67 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1602811969859 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX4\[3\] GND " "Pin HEX4\[3\] has GND driving its datain port" {  } { { "/home/arfel/.local/share/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/arfel/.local/share/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { HEX4[3] } } } { "/home/arfel/.local/share/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/arfel/.local/share/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX4\[3\]" } } } } { "relogiofofao.vhd" "" { Text "/home/arfel/descomp/Projeto/relogiofofao.vhd" 17 0 0 } } { "temporary_test_loc" "" { Generic "/home/arfel/descomp/Projeto/" { { 0 { 0 ""} 0 68 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1602811969859 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX4\[4\] GND " "Pin HEX4\[4\] has GND driving its datain port" {  } { { "/home/arfel/.local/share/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/arfel/.local/share/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { HEX4[4] } } } { "/home/arfel/.local/share/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/arfel/.local/share/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX4\[4\]" } } } } { "relogiofofao.vhd" "" { Text "/home/arfel/descomp/Projeto/relogiofofao.vhd" 17 0 0 } } { "temporary_test_loc" "" { Generic "/home/arfel/descomp/Projeto/" { { 0 { 0 ""} 0 69 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1602811969859 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX4\[5\] GND " "Pin HEX4\[5\] has GND driving its datain port" {  } { { "/home/arfel/.local/share/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/arfel/.local/share/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { HEX4[5] } } } { "/home/arfel/.local/share/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/arfel/.local/share/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX4\[5\]" } } } } { "relogiofofao.vhd" "" { Text "/home/arfel/descomp/Projeto/relogiofofao.vhd" 17 0 0 } } { "temporary_test_loc" "" { Generic "/home/arfel/descomp/Projeto/" { { 0 { 0 ""} 0 70 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1602811969859 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX4\[6\] GND " "Pin HEX4\[6\] has GND driving its datain port" {  } { { "/home/arfel/.local/share/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/arfel/.local/share/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { HEX4[6] } } } { "/home/arfel/.local/share/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/arfel/.local/share/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX4\[6\]" } } } } { "relogiofofao.vhd" "" { Text "/home/arfel/descomp/Projeto/relogiofofao.vhd" 17 0 0 } } { "temporary_test_loc" "" { Generic "/home/arfel/descomp/Projeto/" { { 0 { 0 ""} 0 71 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1602811969859 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX5\[0\] GND " "Pin HEX5\[0\] has GND driving its datain port" {  } { { "/home/arfel/.local/share/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/arfel/.local/share/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { HEX5[0] } } } { "/home/arfel/.local/share/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/arfel/.local/share/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX5\[0\]" } } } } { "relogiofofao.vhd" "" { Text "/home/arfel/descomp/Projeto/relogiofofao.vhd" 17 0 0 } } { "temporary_test_loc" "" { Generic "/home/arfel/descomp/Projeto/" { { 0 { 0 ""} 0 72 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1602811969859 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX5\[1\] GND " "Pin HEX5\[1\] has GND driving its datain port" {  } { { "/home/arfel/.local/share/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/arfel/.local/share/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { HEX5[1] } } } { "/home/arfel/.local/share/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/arfel/.local/share/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX5\[1\]" } } } } { "relogiofofao.vhd" "" { Text "/home/arfel/descomp/Projeto/relogiofofao.vhd" 17 0 0 } } { "temporary_test_loc" "" { Generic "/home/arfel/descomp/Projeto/" { { 0 { 0 ""} 0 73 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1602811969859 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX5\[2\] GND " "Pin HEX5\[2\] has GND driving its datain port" {  } { { "/home/arfel/.local/share/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/arfel/.local/share/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { HEX5[2] } } } { "/home/arfel/.local/share/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/arfel/.local/share/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX5\[2\]" } } } } { "relogiofofao.vhd" "" { Text "/home/arfel/descomp/Projeto/relogiofofao.vhd" 17 0 0 } } { "temporary_test_loc" "" { Generic "/home/arfel/descomp/Projeto/" { { 0 { 0 ""} 0 74 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1602811969859 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX5\[3\] GND " "Pin HEX5\[3\] has GND driving its datain port" {  } { { "/home/arfel/.local/share/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/arfel/.local/share/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { HEX5[3] } } } { "/home/arfel/.local/share/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/arfel/.local/share/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX5\[3\]" } } } } { "relogiofofao.vhd" "" { Text "/home/arfel/descomp/Projeto/relogiofofao.vhd" 17 0 0 } } { "temporary_test_loc" "" { Generic "/home/arfel/descomp/Projeto/" { { 0 { 0 ""} 0 75 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1602811969859 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX5\[4\] GND " "Pin HEX5\[4\] has GND driving its datain port" {  } { { "/home/arfel/.local/share/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/arfel/.local/share/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { HEX5[4] } } } { "/home/arfel/.local/share/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/arfel/.local/share/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX5\[4\]" } } } } { "relogiofofao.vhd" "" { Text "/home/arfel/descomp/Projeto/relogiofofao.vhd" 17 0 0 } } { "temporary_test_loc" "" { Generic "/home/arfel/descomp/Projeto/" { { 0 { 0 ""} 0 76 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1602811969859 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX5\[5\] GND " "Pin HEX5\[5\] has GND driving its datain port" {  } { { "/home/arfel/.local/share/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/arfel/.local/share/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { HEX5[5] } } } { "/home/arfel/.local/share/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/arfel/.local/share/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX5\[5\]" } } } } { "relogiofofao.vhd" "" { Text "/home/arfel/descomp/Projeto/relogiofofao.vhd" 17 0 0 } } { "temporary_test_loc" "" { Generic "/home/arfel/descomp/Projeto/" { { 0 { 0 ""} 0 77 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1602811969859 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX5\[6\] GND " "Pin HEX5\[6\] has GND driving its datain port" {  } { { "/home/arfel/.local/share/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/arfel/.local/share/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { HEX5[6] } } } { "/home/arfel/.local/share/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/arfel/.local/share/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX5\[6\]" } } } } { "relogiofofao.vhd" "" { Text "/home/arfel/descomp/Projeto/relogiofofao.vhd" 17 0 0 } } { "temporary_test_loc" "" { Generic "/home/arfel/descomp/Projeto/" { { 0 { 0 ""} 0 78 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1602811969859 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LED\[0\] GND " "Pin LED\[0\] has GND driving its datain port" {  } { { "/home/arfel/.local/share/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/arfel/.local/share/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { LED[0] } } } { "relogiofofao.vhd" "" { Text "/home/arfel/descomp/Projeto/relogiofofao.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "/home/arfel/descomp/Projeto/" { { 0 { 0 ""} 0 79 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1602811969859 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LED\[1\] GND " "Pin LED\[1\] has GND driving its datain port" {  } { { "/home/arfel/.local/share/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/arfel/.local/share/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { LED[1] } } } { "relogiofofao.vhd" "" { Text "/home/arfel/descomp/Projeto/relogiofofao.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "/home/arfel/descomp/Projeto/" { { 0 { 0 ""} 0 80 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1602811969859 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LED\[2\] GND " "Pin LED\[2\] has GND driving its datain port" {  } { { "/home/arfel/.local/share/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/arfel/.local/share/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { LED[2] } } } { "relogiofofao.vhd" "" { Text "/home/arfel/descomp/Projeto/relogiofofao.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "/home/arfel/descomp/Projeto/" { { 0 { 0 ""} 0 81 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1602811969859 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LED\[3\] GND " "Pin LED\[3\] has GND driving its datain port" {  } { { "/home/arfel/.local/share/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/arfel/.local/share/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { LED[3] } } } { "relogiofofao.vhd" "" { Text "/home/arfel/descomp/Projeto/relogiofofao.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "/home/arfel/descomp/Projeto/" { { 0 { 0 ""} 0 82 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1602811969859 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LED\[4\] GND " "Pin LED\[4\] has GND driving its datain port" {  } { { "/home/arfel/.local/share/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/arfel/.local/share/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { LED[4] } } } { "relogiofofao.vhd" "" { Text "/home/arfel/descomp/Projeto/relogiofofao.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "/home/arfel/descomp/Projeto/" { { 0 { 0 ""} 0 83 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1602811969859 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LED\[5\] GND " "Pin LED\[5\] has GND driving its datain port" {  } { { "/home/arfel/.local/share/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/arfel/.local/share/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { LED[5] } } } { "relogiofofao.vhd" "" { Text "/home/arfel/descomp/Projeto/relogiofofao.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "/home/arfel/descomp/Projeto/" { { 0 { 0 ""} 0 84 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1602811969859 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LED\[6\] GND " "Pin LED\[6\] has GND driving its datain port" {  } { { "/home/arfel/.local/share/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/arfel/.local/share/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { LED[6] } } } { "relogiofofao.vhd" "" { Text "/home/arfel/descomp/Projeto/relogiofofao.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "/home/arfel/descomp/Projeto/" { { 0 { 0 ""} 0 85 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1602811969859 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LED\[7\] GND " "Pin LED\[7\] has GND driving its datain port" {  } { { "/home/arfel/.local/share/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/arfel/.local/share/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { LED[7] } } } { "relogiofofao.vhd" "" { Text "/home/arfel/descomp/Projeto/relogiofofao.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "/home/arfel/descomp/Projeto/" { { 0 { 0 ""} 0 86 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1602811969859 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LED\[8\] GND " "Pin LED\[8\] has GND driving its datain port" {  } { { "/home/arfel/.local/share/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/arfel/.local/share/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { LED[8] } } } { "relogiofofao.vhd" "" { Text "/home/arfel/descomp/Projeto/relogiofofao.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "/home/arfel/descomp/Projeto/" { { 0 { 0 ""} 0 87 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1602811969859 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LED\[9\] GND " "Pin LED\[9\] has GND driving its datain port" {  } { { "/home/arfel/.local/share/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/arfel/.local/share/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { LED[9] } } } { "relogiofofao.vhd" "" { Text "/home/arfel/descomp/Projeto/relogiofofao.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "/home/arfel/descomp/Projeto/" { { 0 { 0 ""} 0 88 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1602811969859 ""}  } {  } 0 169069 "Following %1!d! pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1602811969859 ""}
{ "Error" "EFSV_FITCC_FAIL" "" "Can't fit design in device. Modify your design to reduce resources, or choose a larger device. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 11802 "Can't fit design in device. Modify your design to reduce resources, or choose a larger device. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Fitter" 0 -1 1602811969862 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Fitter 3 s 6 s Quartus Prime " "Quartus Prime Fitter was unsuccessful. 3 errors, 6 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "553 " "Peak virtual memory: 553 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1602811969947 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Oct 15 22:32:49 2020 " "Processing ended: Thu Oct 15 22:32:49 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1602811969947 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1602811969947 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1602811969947 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1602811969947 ""}
