
---------- Begin Simulation Statistics ----------
final_tick                               3000000000000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                1075883                       # Simulator instruction rate (inst/s)
host_mem_usage                              134380192                       # Number of bytes of host memory used
host_op_rate                                  1211060                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  3323.40                       # Real time elapsed on the host
host_tick_rate                              619982511                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  3575592502                       # Number of instructions simulated
sim_ops                                    4024839974                       # Number of ops (including micro ops) simulated
sim_seconds                                  2.060452                       # Number of seconds simulated
sim_ticks                                2060451723876                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                   118                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      2471730                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       4943461                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.Branches                 258070693                       # Number of branches fetched
system.switch_cpus.committedInsts          1575592501                       # Number of instructions committed
system.switch_cpus.committedOps            1773827176                       # Number of ops (including micro ops) committed
system.switch_cpus.dtb.accesses                     0                       # DTB accesses
system.switch_cpus.dtb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.hits                         0                       # DTB hits
system.switch_cpus.dtb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.dtb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.dtb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.dtb.misses                       0                       # DTB misses
system.switch_cpus.dtb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.read_accesses                0                       # DTB read accesses
system.switch_cpus.dtb.read_hits                    0                       # DTB read hits
system.switch_cpus.dtb.read_misses                  0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.dtb.write_accesses               0                       # DTB write accesses
system.switch_cpus.dtb.write_hits                   0                       # DTB write hits
system.switch_cpus.dtb.write_misses                 0                       # DTB write misses
system.switch_cpus.idle_fraction                    0                       # Percentage of idle cycles
system.switch_cpus.itb.accesses                     0                       # DTB accesses
system.switch_cpus.itb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.hits                         0                       # DTB hits
system.switch_cpus.itb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.itb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.itb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.itb.misses                       0                       # DTB misses
system.switch_cpus.itb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.not_idle_fraction                1                       # Percentage of non-idle cycles
system.switch_cpus.numCycles               4941131109                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.num_busy_cycles         4941131109                       # Number of busy cycles
system.switch_cpus.num_cc_register_reads    414934677                       # number of times the CC registers were read
system.switch_cpus.num_cc_register_writes    379957119                       # number of times the CC registers were written
system.switch_cpus.num_conditional_control_insts    220733147                       # number of instructions that are conditional controls
system.switch_cpus.num_fp_alu_accesses              0                       # Number of float alu accesses
system.switch_cpus.num_fp_insts                     0                       # number of float instructions
system.switch_cpus.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus.num_func_calls            19561161                       # number of times a function call or return occured
system.switch_cpus.num_idle_cycles                  0                       # Number of idle cycles
system.switch_cpus.num_int_alu_accesses    1633286514                       # Number of integer alu accesses
system.switch_cpus.num_int_insts           1633286514                       # number of integer instructions
system.switch_cpus.num_int_register_reads   2363262404                       # number of times the integer registers were read
system.switch_cpus.num_int_register_writes   1383662135                       # number of times the integer registers were written
system.switch_cpus.num_load_insts           397006180                       # Number of load instructions
system.switch_cpus.num_mem_refs             626638440                       # number of memory refs
system.switch_cpus.num_store_insts          229632260                       # Number of store instructions
system.switch_cpus.num_vec_alu_accesses      30062351                       # Number of vector alu accesses
system.switch_cpus.num_vec_insts             30062351                       # number of vector instructions
system.switch_cpus.num_vec_register_reads     20041528                       # number of times the vector registers were read
system.switch_cpus.num_vec_register_writes     10020823                       # number of times the vector registers were written
system.switch_cpus.op_class::No_OpClass             0      0.00%      0.00% # Class of executed instruction
system.switch_cpus.op_class::IntAlu        1046145144     58.98%     58.98% # Class of executed instruction
system.switch_cpus.op_class::IntMult         99100575      5.59%     64.56% # Class of executed instruction
system.switch_cpus.op_class::IntDiv           1943135      0.11%     64.67% # Class of executed instruction
system.switch_cpus.op_class::FloatAdd               0      0.00%     64.67% # Class of executed instruction
system.switch_cpus.op_class::FloatCmp               0      0.00%     64.67% # Class of executed instruction
system.switch_cpus.op_class::FloatCvt               0      0.00%     64.67% # Class of executed instruction
system.switch_cpus.op_class::FloatMult              0      0.00%     64.67% # Class of executed instruction
system.switch_cpus.op_class::FloatMultAcc            0      0.00%     64.67% # Class of executed instruction
system.switch_cpus.op_class::FloatDiv               0      0.00%     64.67% # Class of executed instruction
system.switch_cpus.op_class::FloatMisc              0      0.00%     64.67% # Class of executed instruction
system.switch_cpus.op_class::FloatSqrt              0      0.00%     64.67% # Class of executed instruction
system.switch_cpus.op_class::SimdAdd                0      0.00%     64.67% # Class of executed instruction
system.switch_cpus.op_class::SimdAddAcc             0      0.00%     64.67% # Class of executed instruction
system.switch_cpus.op_class::SimdAlu                0      0.00%     64.67% # Class of executed instruction
system.switch_cpus.op_class::SimdCmp                0      0.00%     64.67% # Class of executed instruction
system.switch_cpus.op_class::SimdCvt                0      0.00%     64.67% # Class of executed instruction
system.switch_cpus.op_class::SimdMisc               0      0.00%     64.67% # Class of executed instruction
system.switch_cpus.op_class::SimdMult               0      0.00%     64.67% # Class of executed instruction
system.switch_cpus.op_class::SimdMultAcc            0      0.00%     64.67% # Class of executed instruction
system.switch_cpus.op_class::SimdShift              0      0.00%     64.67% # Class of executed instruction
system.switch_cpus.op_class::SimdShiftAcc            0      0.00%     64.67% # Class of executed instruction
system.switch_cpus.op_class::SimdDiv                0      0.00%     64.67% # Class of executed instruction
system.switch_cpus.op_class::SimdSqrt               0      0.00%     64.67% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAdd            0      0.00%     64.67% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAlu            0      0.00%     64.67% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCmp            0      0.00%     64.67% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCvt            0      0.00%     64.67% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatDiv            0      0.00%     64.67% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMisc            0      0.00%     64.67% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMult            0      0.00%     64.67% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMultAcc            0      0.00%     64.67% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatSqrt            0      0.00%     64.67% # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAdd            0      0.00%     64.67% # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAlu            0      0.00%     64.67% # Class of executed instruction
system.switch_cpus.op_class::SimdReduceCmp            0      0.00%     64.67% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceAdd            0      0.00%     64.67% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceCmp            0      0.00%     64.67% # Class of executed instruction
system.switch_cpus.op_class::SimdAes                0      0.00%     64.67% # Class of executed instruction
system.switch_cpus.op_class::SimdAesMix             0      0.00%     64.67% # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash            0      0.00%     64.67% # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash2            0      0.00%     64.67% # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash            0      0.00%     64.67% # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash2            0      0.00%     64.67% # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma2            0      0.00%     64.67% # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma3            0      0.00%     64.67% # Class of executed instruction
system.switch_cpus.op_class::SimdPredAlu            0      0.00%     64.67% # Class of executed instruction
system.switch_cpus.op_class::MemRead        397006180     22.38%     87.05% # Class of executed instruction
system.switch_cpus.op_class::MemWrite       229632260     12.95%    100.00% # Class of executed instruction
system.switch_cpus.op_class::FloatMemRead            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::FloatMemWrite            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::IprAccess              0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::total         1773827294                       # Class of executed instruction
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      3635865                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      7271731                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            2302471                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      1437622                       # Transaction distribution
system.membus.trans_dist::CleanEvict          1034108                       # Transaction distribution
system.membus.trans_dist::ReadExReq            169259                       # Transaction distribution
system.membus.trans_dist::ReadExResp           169259                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       2302472                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls0.port      3753482                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls1.port      3661709                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      7415191                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                7415191                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls0.port    252342272                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls1.port    248054784                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    500397056                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               500397056                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           2471731                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 2471731    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             2471731                       # Request fanout histogram
system.membus.reqLayer0.occupancy          9474766319                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.5                       # Layer utilization (%)
system.membus.reqLayer1.occupancy          9379055588                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.5                       # Layer utilization (%)
system.membus.respLayer1.occupancy        23193846577                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.1                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.switch_cpus.numPwrStateTransitions            1                       # Number of power state transitions
system.switch_cpus.pwrStateResidencyTicks::OFF 3000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           3466606                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      2879417                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         3228178                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           169259                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          169259                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      3466607                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     10907596                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              10907596                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    649940480                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              649940480                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         2471730                       # Total snoops (count)
system.tol2bus.snoopTraffic                 184015616                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          6107596                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean                   0                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev                  0                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                6107596    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            6107596                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         5437225887                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.3                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        7580778525                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.4                       # Layer utilization (%)
system.mem_ctrls0.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls0.bytes_read::.switch_cpus.data    160148736                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::total         160148736                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_written::.writebacks     92193536                       # Number of bytes written to this memory
system.mem_ctrls0.bytes_written::total       92193536                       # Number of bytes written to this memory
system.mem_ctrls0.num_reads::.switch_cpus.data      1251162                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::total            1251162                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_writes::.writebacks       720262                       # Number of write requests responded to by this memory
system.mem_ctrls0.num_writes::total            720262                       # Number of write requests responded to by this memory
system.mem_ctrls0.bw_read::.switch_cpus.data     77725061                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::total             77725061                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::.writebacks      44744332                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::total            44744332                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_total::.writebacks      44744332                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus.data     77725061                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::total           122469393                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.avgPriority_.writebacks::samples   1440524.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus.data::samples   2501956.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls0.priorityMaxLatency     0.000279005496                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls0.numReadWriteTurnArounds        80332                       # Number of turnarounds from READ to WRITE
system.mem_ctrls0.numWriteReadTurnArounds        80332                       # Number of turnarounds from WRITE to READ
system.mem_ctrls0.numStayReadState            4997661                       # Number of times bus staying in READ state
system.mem_ctrls0.numStayWriteState           1360942                       # Number of times bus staying in WRITE state
system.mem_ctrls0.readReqs                    1251162                       # Number of read requests accepted
system.mem_ctrls0.writeReqs                    720262                       # Number of write requests accepted
system.mem_ctrls0.readBursts                  2502324                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls0.writeBursts                 1440524                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls0.servicedByWrQ                   368                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls0.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls0.perBankRdBursts::0           518232                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::1           416642                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::2           184968                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::3            35424                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::4           261280                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::5           287926                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::6            18978                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::7            42382                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::8            42380                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::9            38824                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::10           48704                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::11           27426                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::12           63334                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::13           48702                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::14          197432                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::15          269322                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::0           240968                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::1           242444                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::2           144178                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::3                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::4           220108                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::5           242938                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::9              236                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::13            7592                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::14           99154                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::15          242883                       # Per bank write bursts
system.mem_ctrls0.avgRdQLen                      2.00                       # Average read queue length when enqueuing
system.mem_ctrls0.avgWrQLen                     24.98                       # Average write queue length when enqueuing
system.mem_ctrls0.totQLat                 36720059416                       # Total ticks spent queuing
system.mem_ctrls0.totBusLat               12509780000                       # Total ticks spent in databus transfers
system.mem_ctrls0.totMemAccLat            83631734416                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls0.avgQLat                    14676.54                       # Average queueing delay per DRAM burst
system.mem_ctrls0.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls0.avgMemAccLat               33426.54                       # Average memory access latency per DRAM burst
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls0.readRowHits                 1872437                       # Number of row buffer hits during reads
system.mem_ctrls0.writeRowHits                1255260                       # Number of row buffer hits during writes
system.mem_ctrls0.readRowHitRate                74.84                       # Row buffer hit rate for reads
system.mem_ctrls0.writeRowHitRate               87.14                       # Row buffer hit rate for writes
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::6              2502324                       # Read request sizes (log2)
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::6             1440524                       # Write request sizes (log2)
system.mem_ctrls0.rdQLenPdf::0                1250978                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::1                1250978                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::2                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::3                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::15                 77476                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::16                 77476                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::17                 80449                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::18                 80452                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::19                 80336                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::20                 80333                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::21                 80333                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::22                 80333                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::23                 80332                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::24                 80332                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::25                 80332                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::26                 80332                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::27                 80332                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::28                 80332                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::29                 80332                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::30                 80332                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::31                 80332                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::32                 80332                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::33                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.bytesPerActivate::samples       814757                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::mean   309.682951                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::gmean   233.971756                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::stdev   252.873078                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::0-127        10045      1.23%      1.23% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::128-255       410018     50.32%     51.56% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::256-383       139078     17.07%     68.63% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::384-511        60946      7.48%     76.11% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::512-639        57930      7.11%     83.22% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::640-767        49166      6.03%     89.25% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::768-895        45737      5.61%     94.87% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::896-1023        16074      1.97%     96.84% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::1024-1151        25763      3.16%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::total       814757                       # Bytes accessed per row activation
system.mem_ctrls0.rdPerTurnAround::samples        80332                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::mean     31.144998                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::gmean    30.270310                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::stdev     7.520342                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::16-19          680      0.85%      0.85% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::20-23        10896     13.56%     14.41% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::24-27        15689     19.53%     33.94% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::28-31        15753     19.61%     53.55% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::32-35        14742     18.35%     71.90% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::36-39         9653     12.02%     83.92% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::40-43         7033      8.75%     92.67% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::44-47         3224      4.01%     96.69% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::48-51         2024      2.52%     99.21% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::52-55          551      0.69%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::56-59           49      0.06%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::60-63           37      0.05%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::76-79            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::total        80332                       # Reads before turning the bus around for writes
system.mem_ctrls0.wrPerTurnAround::samples        80332                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::mean     17.931845                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::gmean    17.927567                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::stdev     0.378885                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::16            2857      3.56%      3.56% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::18           77355     96.29%     99.85% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::19               1      0.00%     99.85% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::20             119      0.15%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::total        80332                       # Writes before turning the bus around for reads
system.mem_ctrls0.bytesReadDRAM             160125184                       # Total number of bytes read from DRAM
system.mem_ctrls0.bytesReadWrQ                  23552                       # Total number of bytes read from write queue
system.mem_ctrls0.bytesWritten               92192064                       # Total number of bytes written to DRAM
system.mem_ctrls0.bytesReadSys              160148736                       # Total read bytes from the system interface side
system.mem_ctrls0.bytesWrittenSys            92193536                       # Total written bytes from the system interface side
system.mem_ctrls0.avgRdBW                       77.71                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBW                       44.74                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls0.avgRdBWSys                    77.73                       # Average system read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBWSys                    44.74                       # Average system write bandwidth in MiByte/s
system.mem_ctrls0.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls0.busUtil                        0.96                       # Data bus utilization in percentage
system.mem_ctrls0.busUtilRead                    0.61                       # Data bus utilization in percentage for reads
system.mem_ctrls0.busUtilWrite                   0.35                       # Data bus utilization in percentage for writes
system.mem_ctrls0.totGap                 2060448834351                       # Total gap between requests
system.mem_ctrls0.avgGap                   1045157.63                       # Average gap between requests
system.mem_ctrls0.masterReadBytes::.switch_cpus.data    160125184                       # Per-master bytes read from memory
system.mem_ctrls0.masterWriteBytes::.writebacks     92192064                       # Per-master bytes write to memory
system.mem_ctrls0.masterReadRate::.switch_cpus.data 77713630.532814413309                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterWriteRate::.writebacks 44743617.592055849731                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls0.masterReadAccesses::.switch_cpus.data      2502324                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterWriteAccesses::.writebacks      1440524                       # Per-master write serviced memory accesses
system.mem_ctrls0.masterReadTotalLat::.switch_cpus.data  83631734416                       # Per-master read total memory access latency
system.mem_ctrls0.masterWriteTotalLat::.writebacks 47266854196521                       # Per-master write total memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus.data     33421.63                       # Per-master read average memory access latency
system.mem_ctrls0.masterWriteAvgLat::.writebacks  32812264.28                       # Per-master write average memory access latency
system.mem_ctrls0.pageHitRate                   79.33                       # Row buffer hit rate, read and write combined
system.mem_ctrls0.rank1.actEnergy          1786527960                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank1.preEnergy           949558335                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank1.readEnergy         5255925360                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank1.writeEnergy        1826295300                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank1.refreshEnergy    162649724640.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank1.actBackEnergy    324179786760                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank1.preBackEnergy    518216967360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank1.totalEnergy      1014864785715                       # Total energy per rank (pJ)
system.mem_ctrls0.rank1.averagePower       492.544802                       # Core power per rank (mW)
system.mem_ctrls0.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank1.memoryStateTime::IDLE 1344008944326                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::REF  68802760000                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT 647640019550                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.actEnergy          4030858440                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank0.preEnergy          2142444480                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank0.readEnergy        12608040480                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank0.writeEnergy        5693119920                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank0.refreshEnergy    162649724640.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank0.actBackEnergy    747234604140                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank0.preBackEnergy    161962536480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank0.totalEnergy      1096321328580                       # Total energy per rank (pJ)
system.mem_ctrls0.rank0.averagePower       532.078144                       # Core power per rank (mW)
system.mem_ctrls0.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank0.memoryStateTime::IDLE 414272148830                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::REF  68802760000                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT 1577376815046                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls1.bytes_read::.switch_cpus.data    156232832                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::total         156232832                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_written::.writebacks     91822080                       # Number of bytes written to this memory
system.mem_ctrls1.bytes_written::total       91822080                       # Number of bytes written to this memory
system.mem_ctrls1.num_reads::.switch_cpus.data      1220569                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::total            1220569                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_writes::.writebacks       717360                       # Number of write requests responded to by this memory
system.mem_ctrls1.num_writes::total            717360                       # Number of write requests responded to by this memory
system.mem_ctrls1.bw_read::.switch_cpus.data     75824554                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::total             75824554                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::.writebacks      44564053                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::total            44564053                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_total::.writebacks      44564053                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus.data     75824554                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::total           120388607                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.avgPriority_.writebacks::samples   1434720.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus.data::samples   2441134.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls1.priorityMaxLatency     0.000312924280                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls1.numReadWriteTurnArounds        80050                       # Number of turnarounds from READ to WRITE
system.mem_ctrls1.numWriteReadTurnArounds        80050                       # Number of turnarounds from WRITE to READ
system.mem_ctrls1.numStayReadState            4903062                       # Number of times bus staying in READ state
system.mem_ctrls1.numStayWriteState           1356178                       # Number of times bus staying in WRITE state
system.mem_ctrls1.readReqs                    1220569                       # Number of read requests accepted
system.mem_ctrls1.writeReqs                    717360                       # Number of write requests accepted
system.mem_ctrls1.readBursts                  2441138                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls1.writeBursts                 1434720                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls1.servicedByWrQ                     4                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls1.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls1.perBankRdBursts::0           525254                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::1           392220                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::2           187260                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::3            39526                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::4           263184                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::5           273850                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::6            29808                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::7            38584                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::8            24032                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::9            38984                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::10           38694                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::11           34152                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::12           49340                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::13           29168                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::14          220344                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::15          256734                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::0           242846                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::1           242828                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::2           144173                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::3                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::4           223890                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::5           242936                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::9              236                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::14           94898                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::15          242886                       # Per bank write bursts
system.mem_ctrls1.avgRdQLen                      2.00                       # Average read queue length when enqueuing
system.mem_ctrls1.avgWrQLen                     24.92                       # Average write queue length when enqueuing
system.mem_ctrls1.totQLat                 35829055180                       # Total ticks spent queuing
system.mem_ctrls1.totBusLat               12205670000                       # Total ticks spent in databus transfers
system.mem_ctrls1.totMemAccLat            81600317680                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls1.avgQLat                    14677.22                       # Average queueing delay per DRAM burst
system.mem_ctrls1.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls1.avgMemAccLat               33427.22                       # Average memory access latency per DRAM burst
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls1.readRowHits                 1833739                       # Number of row buffer hits during reads
system.mem_ctrls1.writeRowHits                1258435                       # Number of row buffer hits during writes
system.mem_ctrls1.readRowHitRate                75.12                       # Row buffer hit rate for reads
system.mem_ctrls1.writeRowHitRate               87.71                       # Row buffer hit rate for writes
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::6              2441138                       # Read request sizes (log2)
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::6             1434720                       # Write request sizes (log2)
system.mem_ctrls1.rdQLenPdf::0                1220567                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::1                1220567                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::2                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::3                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::15                 76946                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::16                 76946                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::17                 80052                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::18                 80052                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::19                 80051                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::20                 80051                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::21                 80051                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::22                 80051                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::23                 80051                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::24                 80051                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::25                 80051                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::26                 80051                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::27                 80050                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::28                 80050                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::29                 80050                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::30                 80050                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::31                 80050                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::32                 80050                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::33                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.bytesPerActivate::samples       783652                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::mean   316.533890                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::gmean   237.216115                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::stdev   261.722499                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::0-127         6601      0.84%      0.84% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::128-255       398346     50.83%     51.67% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::256-383       124060     15.83%     67.51% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::384-511        59913      7.65%     75.15% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::512-639        56157      7.17%     82.32% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::640-767        50847      6.49%     88.81% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::768-895        38211      4.88%     93.68% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::896-1023        16039      2.05%     95.73% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::1024-1151        33478      4.27%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::total       783652                       # Bytes accessed per row activation
system.mem_ctrls1.rdPerTurnAround::samples        80050                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::mean     30.494866                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::gmean    29.599500                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::stdev     7.686411                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::16-19         1825      2.28%      2.28% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::20-23         9811     12.26%     14.54% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::24-27        16945     21.17%     35.70% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::28-31        18903     23.61%     59.32% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::32-35        12990     16.23%     75.55% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::36-39         8377     10.46%     86.01% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::40-43         5978      7.47%     93.48% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::44-47         2681      3.35%     96.83% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::48-51         1507      1.88%     98.71% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::52-55          364      0.45%     99.16% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::56-59          312      0.39%     99.55% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::60-63           97      0.12%     99.68% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::68-71          260      0.32%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::total        80050                       # Reads before turning the bus around for writes
system.mem_ctrls1.wrPerTurnAround::samples        80050                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::mean     17.922461                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::gmean    17.917988                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::stdev     0.386271                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::16            3105      3.88%      3.88% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::18           76943     96.12%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::19               1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::20               1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::total        80050                       # Writes before turning the bus around for reads
system.mem_ctrls1.bytesReadDRAM             156232576                       # Total number of bytes read from DRAM
system.mem_ctrls1.bytesReadWrQ                    256                       # Total number of bytes read from write queue
system.mem_ctrls1.bytesWritten               91820352                       # Total number of bytes written to DRAM
system.mem_ctrls1.bytesReadSys              156232832                       # Total read bytes from the system interface side
system.mem_ctrls1.bytesWrittenSys            91822080                       # Total written bytes from the system interface side
system.mem_ctrls1.avgRdBW                       75.82                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBW                       44.56                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls1.avgRdBWSys                    75.82                       # Average system read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBWSys                    44.56                       # Average system write bandwidth in MiByte/s
system.mem_ctrls1.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls1.busUtil                        0.94                       # Data bus utilization in percentage
system.mem_ctrls1.busUtilRead                    0.59                       # Data bus utilization in percentage for reads
system.mem_ctrls1.busUtilWrite                   0.35                       # Data bus utilization in percentage for writes
system.mem_ctrls1.totGap                 2060451421836                       # Total gap between requests
system.mem_ctrls1.avgGap                   1063223.38                       # Average gap between requests
system.mem_ctrls1.masterReadBytes::.switch_cpus.data    156232576                       # Per-master bytes read from memory
system.mem_ctrls1.masterWriteBytes::.writebacks     91820352                       # Per-master bytes write to memory
system.mem_ctrls1.masterReadRate::.switch_cpus.data 75824429.269376188517                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterWriteRate::.writebacks 44563214.433033637702                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls1.masterReadAccesses::.switch_cpus.data      2441138                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterWriteAccesses::.writebacks      1434720                       # Per-master write serviced memory accesses
system.mem_ctrls1.masterReadTotalLat::.switch_cpus.data  81600317680                       # Per-master read total memory access latency
system.mem_ctrls1.masterWriteTotalLat::.writebacks 47354672576320                       # Per-master write total memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus.data     33427.16                       # Per-master read average memory access latency
system.mem_ctrls1.masterWriteAvgLat::.writebacks  33006212.07                       # Per-master write average memory access latency
system.mem_ctrls1.pageHitRate                   79.78                       # Row buffer hit rate, read and write combined
system.mem_ctrls1.rank1.actEnergy          1627470180                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank1.preEnergy           865020915                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank1.readEnergy         4936938720                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank1.writeEnergy        1764464400                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank1.refreshEnergy    162649724640.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank1.actBackEnergy    312772981530                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank1.preBackEnergy    527822797440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank1.totalEnergy      1012439397825                       # Total energy per rank (pJ)
system.mem_ctrls1.rank1.averagePower       491.367687                       # Core power per rank (mW)
system.mem_ctrls1.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank1.memoryStateTime::IDLE 1369063844186                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::REF  68802760000                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT 622585119690                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.actEnergy          3967812240                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank0.preEnergy          2108938425                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank0.readEnergy        12492758040                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank0.writeEnergy        5724633060                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank0.refreshEnergy    162649724640.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank0.actBackEnergy    711334434360                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank0.preBackEnergy    192194890560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank0.totalEnergy      1090473191325                       # Total energy per rank (pJ)
system.mem_ctrls1.rank0.averagePower       529.239865                       # Core power per rank (mW)
system.mem_ctrls1.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank0.memoryStateTime::IDLE 493064680138                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::REF  68802760000                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT 1498584283738                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.data      1164135                       # number of demand (read+write) hits
system.l2.demand_hits::total                  1164135                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.data      1164135                       # number of overall hits
system.l2.overall_hits::total                 1164135                       # number of overall hits
system.l2.demand_misses::.switch_cpus.data      2471731                       # number of demand (read+write) misses
system.l2.demand_misses::total                2471731                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.data      2471731                       # number of overall misses
system.l2.overall_misses::total               2471731                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.data 207952619529                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     207952619529                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.data 207952619529                       # number of overall miss cycles
system.l2.overall_miss_latency::total    207952619529                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.data      3635866                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              3635866                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data      3635866                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             3635866                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.679819                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.679819                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.679819                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.679819                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.data 84132.383147                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 84132.383147                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 84132.383147                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 84132.383147                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks             1437622                       # number of writebacks
system.l2.writebacks::total                   1437622                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.data      2471731                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           2471731                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data      2471731                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          2471731                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.data 186830220107                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 186830220107                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data 186830220107                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 186830220107                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.679819                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.679819                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.679819                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.679819                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 75586.793266                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 75586.793266                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 75586.793266                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 75586.793266                       # average overall mshr miss latency
system.l2.replacements                        2471730                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      1441795                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          1441795                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      1441795                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      1441795                       # number of WritebackDirty accesses(hits+misses)
system.l2.ReadExReq_misses::.switch_cpus.data       169259                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              169259                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data  13999318002                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   13999318002                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data       169259                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            169259                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 82709.445300                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 82709.445300                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data       169259                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         169259                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data  12555123179                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  12555123179                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 74176.990169                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 74176.990169                       # average ReadExReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data      1164135                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           1164135                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data      2302472                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         2302472                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data 193953301527                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 193953301527                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data      3466607                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       3466607                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.664186                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.664186                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 84236.985956                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 84236.985956                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data      2302472                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      2302472                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data 174275096928                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 174275096928                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.664186                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.664186                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 75690.430515                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 75690.430515                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                         1024                       # Cycle average of tags in use
system.l2.tags.total_refs                     8208040                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   2472754                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      3.319392                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.cpu.data        93.333298                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data   930.666702                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.cpu.data        0.091146                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.908854                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          1024                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           14                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           83                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          773                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3           54                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          100                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 118819426                       # Number of tag accesses
system.l2.tags.data_accesses                118819426                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       417                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::ON    939548276124                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF   2060451723876                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst   2002099786                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst   1575592620                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total       3577692406                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst   2002099786                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst   1575592620                       # number of overall hits
system.cpu.icache.overall_hits::total      3577692406                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          790                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            790                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          790                       # number of overall misses
system.cpu.icache.overall_misses::total           790                       # number of overall misses
system.cpu.icache.demand_accesses::.cpu.inst   2002100576                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst   1575592620                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total   3577693196                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst   2002100576                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst   1575592620                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total   3577693196                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000000                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000000                       # miss rate for overall accesses
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          166                       # number of writebacks
system.cpu.icache.writebacks::total               166                       # number of writebacks
system.cpu.icache.replacements                    166                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst   2002099786                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst   1575592620                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total      3577692406                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          790                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           790                       # number of ReadReq misses
system.cpu.icache.ReadReq_accesses::.cpu.inst   2002100576                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst   1575592620                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total   3577693196                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           623.751346                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          3577693196                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               790                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          4528725.564557                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   623.751346                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.999602                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999602                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          624                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          624                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses      139530035434                       # Number of tag accesses
system.cpu.icache.tags.data_accesses     139530035434                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    721695481                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data    590652133                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total       1312347614                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    721695481                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data    590652133                       # number of overall hits
system.cpu.dcache.overall_hits::total      1312347614                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      7510298                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data      3635748                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       11146046                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      7510298                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data      3635748                       # number of overall misses
system.cpu.dcache.overall_misses::total      11146046                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data 225715775361                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 225715775361                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data 225715775361                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 225715775361                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    729205779                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data    594287881                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total   1323493660                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    729205779                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data    594287881                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total   1323493660                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.010299                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.006118                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.008422                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.010299                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.006118                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.008422                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 62082.348766                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 20250.748594                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 62082.348766                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 20250.748594                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      6545407                       # number of writebacks
system.cpu.dcache.writebacks::total           6545407                       # number of writebacks
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data      3635748                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      3635748                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data      3635748                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      3635748                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data 222683562363                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 222683562363                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data 222683562363                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 222683562363                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.006118                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002747                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.006118                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002747                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 61248.348995                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 61248.348995                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 61248.348995                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 61248.348995                       # average overall mshr miss latency
system.cpu.dcache.replacements               11146045                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data    442203824                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data    378450200                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       820654024                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data      3795043                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data      3466489                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       7261532                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data 211363552344                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 211363552344                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data    445998867                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data    381916689                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    827915556                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.008509                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.009077                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.008771                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 60973.380370                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 29107.294761                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data      3466489                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      3466489                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data 208472501352                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 208472501352                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.009077                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.004187                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 60139.380610                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 60139.380610                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data    279491657                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data    212201933                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      491693590                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data      3715255                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data       169259                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      3884514                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data  14352223017                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  14352223017                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data    283206912                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data    212371192                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    495578104                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.013119                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.000797                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.007838                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 84794.445300                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total  3694.728096                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data       169259                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       169259                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data  14211061011                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  14211061011                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.000797                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000342                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 83960.445300                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 83960.445300                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data     20099621                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::.switch_cpus.data     17488683                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total     37588304                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data          138                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::.switch_cpus.data          118                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          256                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.switch_cpus.data     12027531                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     12027531                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data     20099759                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::.switch_cpus.data     17488801                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total     37588560                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.000007                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::.switch_cpus.data     0.000007                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.000007                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus.data 101928.228814                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 46982.542969                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.switch_cpus.data          118                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          118                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus.data     11929119                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     11929119                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus.data     0.000007                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus.data 101094.228814                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 101094.228814                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data     20099759                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::.switch_cpus.data     17488801                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total     37588560                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data     20099759                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::.switch_cpus.data     17488801                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total     37588560                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           255.999532                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs          1398670779                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs          11146301                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            125.482954                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle              1668                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   114.519406                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data   141.480126                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.447341                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.552657                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999998                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           25                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          151                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           30                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           50                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses       44768611261                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses      44768611261                       # Number of data accesses

---------- End Simulation Statistics   ----------
