// Seed: 2928539989
module module_0 (
    output reg id_0,
    input id_1,
    input id_2,
    input id_3
);
  always #1 id_0 <= #id_3 1 || 1;
  logic id_4;
  integer id_5 (
      .id_0(((id_1) == 1'b0)),
      .id_1(id_4),
      .id_2(id_0 == ~id_4),
      .id_3(1 == 1)
  );
  assign id_0 = id_3;
endmodule
