{"Source Block": ["hdl/library/common/ad_tdd_control.v@180:190@HdlStmAssign", "  wire   [23:0]   tdd_tx_dp_off_2_s;\n  wire            tdd_endof_frame;\n  wire            tdd_endof_burst;\n  wire            tdd_txrx_only_en_s;\n\n  assign  tdd_counter_status = tdd_counter;\n\n  // ***************************************************************************\n  // tdd counter (state machine)\n  // ***************************************************************************\n\n"], "Clone Blocks": [], "Diff Content": {"Delete": [], "Add": [[185, "  always @(posedge clk) begin\n"], [185, "    if (rst == 1'b1) begin\n"], [185, "      tdd_sync_en <= 1'b0;\n"], [185, "      tdd_sync_d1 <= 1'b0;\n"], [185, "      tdd_sync_d2 <= 1'b0;\n"], [185, "      tdd_sync_d3 <= 1'b0;\n"], [185, "    end else begin\n"], [185, "      tdd_sync_en <= tdd_enable;\n"], [185, "      tdd_sync_d1 <= tdd_sync;\n"], [185, "      tdd_sync_d2 <= tdd_sync_d1;\n"], [185, "      tdd_sync_d3 <= tdd_sync_d2;\n"], [185, "    end\n"], [185, "  end\n"], [185, "  always @(posedge clk) begin\n"], [185, "    if (rst == 1'b1) begin\n"], [185, "      tdd_enable_synced <= 1'b0;\n"], [185, "    end else begin\n"], [185, "      tdd_enable_synced <= ((~tdd_sync_d3 & tdd_sync_d2) == 1'b1) ? tdd_enable : tdd_enable_synced;\n"], [185, "    end\n"], [185, "  end\n"]]}}