// Seed: 1249797780
module module_0 (
    id_1,
    id_2,
    id_3
);
  output tri1 id_3;
  input wire id_2;
  output wire id_1;
  supply1 id_4[1 : 1];
  assign id_3 = -1;
  logic [7:0][1 : "" ==  -1] id_5;
  assign id_4 = 1 ? id_2 * ((1 * "" * id_4 - -1)) : id_5;
  assign id_5[1] = id_2;
  wire [-1 'd0 : 1  +  1] id_6;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  inout reg id_3;
  inout wire id_2;
  module_0 modCall_1 (
      id_2,
      id_2,
      id_2
  );
  inout reg id_1;
  always @(id_2) begin : LABEL_0
    if (1) id_1 <= id_2;
    else begin : LABEL_1
      id_3 = 1'b0 == id_3;
      id_1 = id_3;
      assign id_3 = id_3;
    end
  end
endmodule
