SRCS=tb.v tb_master.v $(HDL)/mem $(HDL)/busfabric/ahbl_arbiter.v $(HDL)/busfabric/bitmap_mux.v $(HDL)/busfabric/ahbl_splitter.v $(HDL)/busfabric/ahbl_crossbar.v

include $(SCRIPTS)/sim.mk

test: sim