$date
	Mon May 29 16:59:08 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module halfAdderTB $end
$var wire 1 ! sum $end
$var wire 1 " cout $end
$var reg 1 # X $end
$var reg 1 $ Y $end
$scope module halfAdderTB $end
$var wire 1 # X $end
$var wire 1 $ Y $end
$var wire 1 " cout $end
$var wire 1 ! sum $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0$
0#
0"
0!
$end
#10
1!
1#
#20
1$
0#
#30
0!
1"
1#
#40
