\doxysection{tlm\+::tlm\+\_\+base\+\_\+target\+\_\+socket\+\_\+b\texorpdfstring{$<$}{<} BUSWIDTH, FW\+\_\+\+IF, BW\+\_\+\+IF \texorpdfstring{$>$}{>} Class Template Reference}
\hypertarget{classtlm_1_1tlm__base__target__socket__b}{}\label{classtlm_1_1tlm__base__target__socket__b}\index{tlm::tlm\_base\_target\_socket\_b$<$ BUSWIDTH, FW\_IF, BW\_IF $>$@{tlm::tlm\_base\_target\_socket\_b$<$ BUSWIDTH, FW\_IF, BW\_IF $>$}}


{\ttfamily \#include $<$tlm\+\_\+target\+\_\+socket.\+h$>$}



Inheritance diagram for tlm\+::tlm\+\_\+base\+\_\+target\+\_\+socket\+\_\+b\texorpdfstring{$<$}{<} BUSWIDTH, FW\+\_\+\+IF, BW\+\_\+\+IF \texorpdfstring{$>$}{>}\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classtlm_1_1tlm__base__target__socket__b__inherit__graph}
\end{center}
\end{figure}
\doxysubsubsection*{Public Member Functions}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{class_sysc_add__pv}{virtual}} \mbox{\hyperlink{classtlm_1_1tlm__base__target__socket__b_a02917ae899a58c6700d0fb51168dae14}{\texorpdfstring{$\sim$}{\string~}tlm\+\_\+base\+\_\+target\+\_\+socket\+\_\+b}} ()
\item 
\mbox{\hyperlink{class_sysc_add__pv}{virtual}} \mbox{\hyperlink{classsc__core_1_1sc__port__b}{sc\+\_\+core\+::sc\+\_\+port\+\_\+b}}$<$ \mbox{\hyperlink{class_sysc_add__pv}{BW\+\_\+\+IF}} $>$ \& \mbox{\hyperlink{classtlm_1_1tlm__base__target__socket__b_a533dd46eda81f779f671562c5629677a}{get\+\_\+base\+\_\+port}} ()=0
\item 
\mbox{\hyperlink{class_sysc_add__pv}{virtual}} \mbox{\hyperlink{classsc__core_1_1sc__export}{sc\+\_\+core\+::sc\+\_\+export}}$<$ \mbox{\hyperlink{class_sysc_add__pv}{FW\+\_\+\+IF}} $>$ \& \mbox{\hyperlink{classtlm_1_1tlm__base__target__socket__b_a86b6ef09fd6ee8db7399d03e117097a3}{get\+\_\+base\+\_\+export}} ()=0
\item 
\mbox{\hyperlink{class_sysc_add__pv}{virtual}} \mbox{\hyperlink{class_sysc_add__pv}{FW\+\_\+\+IF}} \& \mbox{\hyperlink{classtlm_1_1tlm__base__target__socket__b_a0c29e6c5569683753abe02bccbe87d5f}{get\+\_\+base\+\_\+interface}} ()=0
\end{DoxyCompactItemize}


\doxysubsection{Constructor \& Destructor Documentation}
\Hypertarget{classtlm_1_1tlm__base__target__socket__b_a02917ae899a58c6700d0fb51168dae14}\label{classtlm_1_1tlm__base__target__socket__b_a02917ae899a58c6700d0fb51168dae14} 
\index{tlm::tlm\_base\_target\_socket\_b$<$ BUSWIDTH, FW\_IF, BW\_IF $>$@{tlm::tlm\_base\_target\_socket\_b$<$ BUSWIDTH, FW\_IF, BW\_IF $>$}!````~tlm\_base\_target\_socket\_b@{\texorpdfstring{$\sim$}{\string~}tlm\_base\_target\_socket\_b}}
\index{````~tlm\_base\_target\_socket\_b@{\texorpdfstring{$\sim$}{\string~}tlm\_base\_target\_socket\_b}!tlm::tlm\_base\_target\_socket\_b$<$ BUSWIDTH, FW\_IF, BW\_IF $>$@{tlm::tlm\_base\_target\_socket\_b$<$ BUSWIDTH, FW\_IF, BW\_IF $>$}}
\doxysubsubsection{\texorpdfstring{\texorpdfstring{$\sim$}{\string~}tlm\_base\_target\_socket\_b()}{\string~tlm\_base\_target\_socket\_b()}}
{\footnotesize\ttfamily template$<$\mbox{\hyperlink{class_sysc_add__pv}{unsigned}} int BUSWIDTH = 32, \mbox{\hyperlink{class_sysc_add__pv}{typename}} \mbox{\hyperlink{class_sysc_add__pv}{FW\+\_\+\+IF}}  = tlm\+\_\+fw\+\_\+transport\+\_\+if$<$$>$, \mbox{\hyperlink{class_sysc_add__pv}{typename}} \mbox{\hyperlink{class_sysc_add__pv}{BW\+\_\+\+IF}}  = tlm\+\_\+bw\+\_\+transport\+\_\+if$<$$>$$>$ \\
\mbox{\hyperlink{class_sysc_add__pv}{virtual}} \mbox{\hyperlink{classtlm_1_1tlm__base__target__socket__b}{tlm\+::tlm\+\_\+base\+\_\+target\+\_\+socket\+\_\+b}}$<$ \mbox{\hyperlink{class_sysc_add__pv}{BUSWIDTH}}, \mbox{\hyperlink{class_sysc_add__pv}{FW\+\_\+\+IF}}, \mbox{\hyperlink{class_sysc_add__pv}{BW\+\_\+\+IF}} $>$\+::\texorpdfstring{$\sim$}{\string~}\mbox{\hyperlink{classtlm_1_1tlm__base__target__socket__b}{tlm\+\_\+base\+\_\+target\+\_\+socket\+\_\+b}} (\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [inline]}, {\ttfamily [virtual]}}



\doxysubsection{Member Function Documentation}
\Hypertarget{classtlm_1_1tlm__base__target__socket__b_a86b6ef09fd6ee8db7399d03e117097a3}\label{classtlm_1_1tlm__base__target__socket__b_a86b6ef09fd6ee8db7399d03e117097a3} 
\index{tlm::tlm\_base\_target\_socket\_b$<$ BUSWIDTH, FW\_IF, BW\_IF $>$@{tlm::tlm\_base\_target\_socket\_b$<$ BUSWIDTH, FW\_IF, BW\_IF $>$}!get\_base\_export@{get\_base\_export}}
\index{get\_base\_export@{get\_base\_export}!tlm::tlm\_base\_target\_socket\_b$<$ BUSWIDTH, FW\_IF, BW\_IF $>$@{tlm::tlm\_base\_target\_socket\_b$<$ BUSWIDTH, FW\_IF, BW\_IF $>$}}
\doxysubsubsection{\texorpdfstring{get\_base\_export()}{get\_base\_export()}}
{\footnotesize\ttfamily template$<$\mbox{\hyperlink{class_sysc_add__pv}{unsigned}} int BUSWIDTH = 32, \mbox{\hyperlink{class_sysc_add__pv}{typename}} \mbox{\hyperlink{class_sysc_add__pv}{FW\+\_\+\+IF}}  = tlm\+\_\+fw\+\_\+transport\+\_\+if$<$$>$, \mbox{\hyperlink{class_sysc_add__pv}{typename}} \mbox{\hyperlink{class_sysc_add__pv}{BW\+\_\+\+IF}}  = tlm\+\_\+bw\+\_\+transport\+\_\+if$<$$>$$>$ \\
\mbox{\hyperlink{class_sysc_add__pv}{virtual}} \mbox{\hyperlink{classsc__core_1_1sc__export}{sc\+\_\+core\+::sc\+\_\+export}}$<$ \mbox{\hyperlink{class_sysc_add__pv}{FW\+\_\+\+IF}} $>$ \& \mbox{\hyperlink{classtlm_1_1tlm__base__target__socket__b}{tlm\+::tlm\+\_\+base\+\_\+target\+\_\+socket\+\_\+b}}$<$ \mbox{\hyperlink{class_sysc_add__pv}{BUSWIDTH}}, \mbox{\hyperlink{class_sysc_add__pv}{FW\+\_\+\+IF}}, \mbox{\hyperlink{class_sysc_add__pv}{BW\+\_\+\+IF}} $>$\+::get\+\_\+base\+\_\+export (\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [pure virtual]}}



Implemented in \mbox{\hyperlink{classtlm_1_1tlm__base__target__socket_a91dbd0265d1408520822b6c5d9c3a57c}{tlm\+::tlm\+\_\+base\+\_\+target\+\_\+socket$<$ BUSWIDTH, FW\+\_\+\+IF, BW\+\_\+\+IF, N, POL $>$}}, \mbox{\hyperlink{classtlm_1_1tlm__base__target__socket_a91dbd0265d1408520822b6c5d9c3a57c}{tlm\+::tlm\+\_\+base\+\_\+target\+\_\+socket$<$ 32, tlm\+\_\+fw\+\_\+transport\+\_\+if$<$ tlm\+\_\+base\+\_\+protocol\+\_\+types $>$, tlm\+\_\+bw\+\_\+transport\+\_\+if$<$ tlm\+\_\+base\+\_\+protocol\+\_\+types $>$, 1, sc\+\_\+core\+::\+SC\+\_\+\+ONE\+\_\+\+OR\+\_\+\+MORE\+\_\+\+BOUND $>$}}, \mbox{\hyperlink{classtlm_1_1tlm__base__target__socket_a91dbd0265d1408520822b6c5d9c3a57c}{tlm\+::tlm\+\_\+base\+\_\+target\+\_\+socket$<$ BUSWIDTH, tlm\+\_\+fw\+\_\+transport\+\_\+if$<$ tlm\+::tlm\+\_\+base\+\_\+protocol\+\_\+types $>$, tlm\+\_\+bw\+\_\+transport\+\_\+if$<$ tlm\+::tlm\+\_\+base\+\_\+protocol\+\_\+types $>$, N, POL $>$}}, \mbox{\hyperlink{classtlm_1_1tlm__base__target__socket_a91dbd0265d1408520822b6c5d9c3a57c}{tlm\+::tlm\+\_\+base\+\_\+target\+\_\+socket$<$ BUSWIDTH, tlm\+\_\+fw\+\_\+transport\+\_\+if$<$ TYPES $>$, tlm\+\_\+bw\+\_\+transport\+\_\+if$<$ TYPES $>$, N, POL $>$}}, \mbox{\hyperlink{classtlm__utils_1_1multi__passthrough__target__socket_ac24e02104caa2fbde9926d132839d601}{tlm\+\_\+utils\+::multi\+\_\+passthrough\+\_\+target\+\_\+socket$<$ MODULE, BUSWIDTH, TYPES, N, POL $>$}}, and \mbox{\hyperlink{classtlm__utils_1_1multi__passthrough__target__socket_ac24e02104caa2fbde9926d132839d601}{tlm\+\_\+utils\+::multi\+\_\+passthrough\+\_\+target\+\_\+socket$<$ MODULE, 32, tlm\+::tlm\+\_\+base\+\_\+protocol\+\_\+types, 0, sc\+\_\+core\+::\+SC\+\_\+\+ZERO\+\_\+\+OR\+\_\+\+MORE\+\_\+\+BOUND $>$}}.

Here is the caller graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classtlm_1_1tlm__base__target__socket__b_a86b6ef09fd6ee8db7399d03e117097a3_icgraph}
\end{center}
\end{figure}
\Hypertarget{classtlm_1_1tlm__base__target__socket__b_a0c29e6c5569683753abe02bccbe87d5f}\label{classtlm_1_1tlm__base__target__socket__b_a0c29e6c5569683753abe02bccbe87d5f} 
\index{tlm::tlm\_base\_target\_socket\_b$<$ BUSWIDTH, FW\_IF, BW\_IF $>$@{tlm::tlm\_base\_target\_socket\_b$<$ BUSWIDTH, FW\_IF, BW\_IF $>$}!get\_base\_interface@{get\_base\_interface}}
\index{get\_base\_interface@{get\_base\_interface}!tlm::tlm\_base\_target\_socket\_b$<$ BUSWIDTH, FW\_IF, BW\_IF $>$@{tlm::tlm\_base\_target\_socket\_b$<$ BUSWIDTH, FW\_IF, BW\_IF $>$}}
\doxysubsubsection{\texorpdfstring{get\_base\_interface()}{get\_base\_interface()}}
{\footnotesize\ttfamily template$<$\mbox{\hyperlink{class_sysc_add__pv}{unsigned}} int BUSWIDTH = 32, \mbox{\hyperlink{class_sysc_add__pv}{typename}} \mbox{\hyperlink{class_sysc_add__pv}{FW\+\_\+\+IF}}  = tlm\+\_\+fw\+\_\+transport\+\_\+if$<$$>$, \mbox{\hyperlink{class_sysc_add__pv}{typename}} \mbox{\hyperlink{class_sysc_add__pv}{BW\+\_\+\+IF}}  = tlm\+\_\+bw\+\_\+transport\+\_\+if$<$$>$$>$ \\
\mbox{\hyperlink{class_sysc_add__pv}{virtual}} \mbox{\hyperlink{class_sysc_add__pv}{FW\+\_\+\+IF}} \& \mbox{\hyperlink{classtlm_1_1tlm__base__target__socket__b}{tlm\+::tlm\+\_\+base\+\_\+target\+\_\+socket\+\_\+b}}$<$ \mbox{\hyperlink{class_sysc_add__pv}{BUSWIDTH}}, \mbox{\hyperlink{class_sysc_add__pv}{FW\+\_\+\+IF}}, \mbox{\hyperlink{class_sysc_add__pv}{BW\+\_\+\+IF}} $>$\+::get\+\_\+base\+\_\+interface (\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [pure virtual]}}



Implemented in \mbox{\hyperlink{classtlm_1_1tlm__base__target__socket_a43c74186609c7142ce68c3de4bc6b8f4}{tlm\+::tlm\+\_\+base\+\_\+target\+\_\+socket$<$ BUSWIDTH, FW\+\_\+\+IF, BW\+\_\+\+IF, N, POL $>$}}, \mbox{\hyperlink{classtlm_1_1tlm__base__target__socket_a43c74186609c7142ce68c3de4bc6b8f4}{tlm\+::tlm\+\_\+base\+\_\+target\+\_\+socket$<$ 32, tlm\+\_\+fw\+\_\+transport\+\_\+if$<$ tlm\+\_\+base\+\_\+protocol\+\_\+types $>$, tlm\+\_\+bw\+\_\+transport\+\_\+if$<$ tlm\+\_\+base\+\_\+protocol\+\_\+types $>$, 1, sc\+\_\+core\+::\+SC\+\_\+\+ONE\+\_\+\+OR\+\_\+\+MORE\+\_\+\+BOUND $>$}}, \mbox{\hyperlink{classtlm_1_1tlm__base__target__socket_a43c74186609c7142ce68c3de4bc6b8f4}{tlm\+::tlm\+\_\+base\+\_\+target\+\_\+socket$<$ BUSWIDTH, tlm\+\_\+fw\+\_\+transport\+\_\+if$<$ tlm\+::tlm\+\_\+base\+\_\+protocol\+\_\+types $>$, tlm\+\_\+bw\+\_\+transport\+\_\+if$<$ tlm\+::tlm\+\_\+base\+\_\+protocol\+\_\+types $>$, N, POL $>$}}, \mbox{\hyperlink{classtlm_1_1tlm__base__target__socket_a43c74186609c7142ce68c3de4bc6b8f4}{tlm\+::tlm\+\_\+base\+\_\+target\+\_\+socket$<$ BUSWIDTH, tlm\+\_\+fw\+\_\+transport\+\_\+if$<$ TYPES $>$, tlm\+\_\+bw\+\_\+transport\+\_\+if$<$ TYPES $>$, N, POL $>$}}, \mbox{\hyperlink{classtlm__utils_1_1multi__passthrough__target__socket_ae7cb013c5970e9f3195d94d67786b641}{tlm\+\_\+utils\+::multi\+\_\+passthrough\+\_\+target\+\_\+socket$<$ MODULE, BUSWIDTH, TYPES, N, POL $>$}}, and \mbox{\hyperlink{classtlm__utils_1_1multi__passthrough__target__socket_ae7cb013c5970e9f3195d94d67786b641}{tlm\+\_\+utils\+::multi\+\_\+passthrough\+\_\+target\+\_\+socket$<$ MODULE, 32, tlm\+::tlm\+\_\+base\+\_\+protocol\+\_\+types, 0, sc\+\_\+core\+::\+SC\+\_\+\+ZERO\+\_\+\+OR\+\_\+\+MORE\+\_\+\+BOUND $>$}}.

Here is the caller graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classtlm_1_1tlm__base__target__socket__b_a0c29e6c5569683753abe02bccbe87d5f_icgraph}
\end{center}
\end{figure}
\Hypertarget{classtlm_1_1tlm__base__target__socket__b_a533dd46eda81f779f671562c5629677a}\label{classtlm_1_1tlm__base__target__socket__b_a533dd46eda81f779f671562c5629677a} 
\index{tlm::tlm\_base\_target\_socket\_b$<$ BUSWIDTH, FW\_IF, BW\_IF $>$@{tlm::tlm\_base\_target\_socket\_b$<$ BUSWIDTH, FW\_IF, BW\_IF $>$}!get\_base\_port@{get\_base\_port}}
\index{get\_base\_port@{get\_base\_port}!tlm::tlm\_base\_target\_socket\_b$<$ BUSWIDTH, FW\_IF, BW\_IF $>$@{tlm::tlm\_base\_target\_socket\_b$<$ BUSWIDTH, FW\_IF, BW\_IF $>$}}
\doxysubsubsection{\texorpdfstring{get\_base\_port()}{get\_base\_port()}}
{\footnotesize\ttfamily template$<$\mbox{\hyperlink{class_sysc_add__pv}{unsigned}} int BUSWIDTH = 32, \mbox{\hyperlink{class_sysc_add__pv}{typename}} \mbox{\hyperlink{class_sysc_add__pv}{FW\+\_\+\+IF}}  = tlm\+\_\+fw\+\_\+transport\+\_\+if$<$$>$, \mbox{\hyperlink{class_sysc_add__pv}{typename}} \mbox{\hyperlink{class_sysc_add__pv}{BW\+\_\+\+IF}}  = tlm\+\_\+bw\+\_\+transport\+\_\+if$<$$>$$>$ \\
\mbox{\hyperlink{class_sysc_add__pv}{virtual}} \mbox{\hyperlink{classsc__core_1_1sc__port__b}{sc\+\_\+core\+::sc\+\_\+port\+\_\+b}}$<$ \mbox{\hyperlink{class_sysc_add__pv}{BW\+\_\+\+IF}} $>$ \& \mbox{\hyperlink{classtlm_1_1tlm__base__target__socket__b}{tlm\+::tlm\+\_\+base\+\_\+target\+\_\+socket\+\_\+b}}$<$ \mbox{\hyperlink{class_sysc_add__pv}{BUSWIDTH}}, \mbox{\hyperlink{class_sysc_add__pv}{FW\+\_\+\+IF}}, \mbox{\hyperlink{class_sysc_add__pv}{BW\+\_\+\+IF}} $>$\+::get\+\_\+base\+\_\+port (\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [pure virtual]}}



Implemented in \mbox{\hyperlink{classtlm_1_1tlm__base__target__socket_a953d909df4774141dd564b24d5922132}{tlm\+::tlm\+\_\+base\+\_\+target\+\_\+socket$<$ BUSWIDTH, FW\+\_\+\+IF, BW\+\_\+\+IF, N, POL $>$}}, \mbox{\hyperlink{classtlm_1_1tlm__base__target__socket_a953d909df4774141dd564b24d5922132}{tlm\+::tlm\+\_\+base\+\_\+target\+\_\+socket$<$ 32, tlm\+\_\+fw\+\_\+transport\+\_\+if$<$ tlm\+\_\+base\+\_\+protocol\+\_\+types $>$, tlm\+\_\+bw\+\_\+transport\+\_\+if$<$ tlm\+\_\+base\+\_\+protocol\+\_\+types $>$, 1, sc\+\_\+core\+::\+SC\+\_\+\+ONE\+\_\+\+OR\+\_\+\+MORE\+\_\+\+BOUND $>$}}, \mbox{\hyperlink{classtlm_1_1tlm__base__target__socket_a953d909df4774141dd564b24d5922132}{tlm\+::tlm\+\_\+base\+\_\+target\+\_\+socket$<$ BUSWIDTH, tlm\+\_\+fw\+\_\+transport\+\_\+if$<$ tlm\+::tlm\+\_\+base\+\_\+protocol\+\_\+types $>$, tlm\+\_\+bw\+\_\+transport\+\_\+if$<$ tlm\+::tlm\+\_\+base\+\_\+protocol\+\_\+types $>$, N, POL $>$}}, and \mbox{\hyperlink{classtlm_1_1tlm__base__target__socket_a953d909df4774141dd564b24d5922132}{tlm\+::tlm\+\_\+base\+\_\+target\+\_\+socket$<$ BUSWIDTH, tlm\+\_\+fw\+\_\+transport\+\_\+if$<$ TYPES $>$, tlm\+\_\+bw\+\_\+transport\+\_\+if$<$ TYPES $>$, N, POL $>$}}.

Here is the caller graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classtlm_1_1tlm__base__target__socket__b_a533dd46eda81f779f671562c5629677a_icgraph}
\end{center}
\end{figure}


The documentation for this class was generated from the following files\+:\begin{DoxyCompactItemize}
\item 
C\+:/\+Users/\+BJRODIER/\+Documents/\+QT\+\_\+\+REPO/\+QT\+\_\+\+VHDL\+\_\+simulator/code/\+Ressources/\+System\+C/include/tlm\+\_\+core/tlm\+\_\+2/tlm\+\_\+sockets/\mbox{\hyperlink{tlm__initiator__socket_8h}{tlm\+\_\+initiator\+\_\+socket.\+h}}\item 
C\+:/\+Users/\+BJRODIER/\+Documents/\+QT\+\_\+\+REPO/\+QT\+\_\+\+VHDL\+\_\+simulator/code/\+Ressources/\+System\+C/include/tlm\+\_\+core/tlm\+\_\+2/tlm\+\_\+sockets/\mbox{\hyperlink{tlm__target__socket_8h}{tlm\+\_\+target\+\_\+socket.\+h}}\end{DoxyCompactItemize}
