#-----------------------------------------------------------
# Vivado v2016.4 (64-bit)
# SW Build 1756540 on Mon Jan 23 19:11:19 MST 2017
# IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
# Start of session at: Tue Oct 17 15:26:31 2017
# Process ID: 6341
# Current directory: /home/tansei/Desktop/cpu/2017
# Command line: vivado
# Log file: /home/tansei/Desktop/cpu/2017/vivado.log
# Journal file: /home/tansei/Desktop/cpu/2017/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /home/tansei/Desktop/cpu/2017/1stcore/cpu1/cpu1.xpr
close_project
open_project /home/tansei/Desktop/cpu/2017/1stcore/cpu_sim/cpu_sim.xpr
open_bd_design {/home/tansei/Desktop/cpu/2017/1stcore/cpu_sim/cpu_sim.srcs/sources_1/bd/design_1/design_1.bd}
update_compile_order -fileset sources_1
make_wrapper -files [get_files /home/tansei/Desktop/cpu/2017/1stcore/cpu_sim/cpu_sim.srcs/sources_1/bd/design_1/design_1.bd] -fileset [get_filesets sources_1] -inst_template
make_wrapper -files [get_files /home/tansei/Desktop/cpu/2017/1stcore/cpu_sim/cpu_sim.srcs/sources_1/bd/design_1/design_1.bd] -top
add_files -norecurse /home/tansei/Desktop/cpu/2017/1stcore/cpu_sim/cpu_sim.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top design_1_wrapper [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
set_property top design_1_wrapper [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
launch_simulation
remove_files  -fileset constrs_1 /home/tansei/Desktop/cpu/2017/1stcore/example.xdc
launch_simulation
close_bd_design [get_bd_designs design_1]
close_project
create_project cpu_sim /home/tansei/Desktop/cpu/2017/cpu_sim -part xcku040-ffva1156-2-e
set_property board_part xilinx.com:kcu105:part0:1.1 [current_project]
create_bd_design "design_1"
add_files -norecurse {/home/tansei/Desktop/cpu/2017/1stcore/top.sv /home/tansei/Desktop/cpu/2017/1stcore/top_wrapper.v}
create_bd_cell -type module -reference top_wrapper top_wrapper_0
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
delete_bd_objs [get_bd_cells top_wrapper_0]
update_module_reference design_1_top_wrapper_0_0
create_bd_cell -type module -reference top_wrapper top_wrapper_0
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:sim_clk_gen:1.0 sim_clk_gen_0
endgroup
connect_bd_net [get_bd_pins sim_clk_gen_0/clk] [get_bd_pins top_wrapper_0/clk]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:blk_mem_gen:8.3 blk_mem_gen_0
endgroup
set_property location {2.5 553 -44} [get_bd_cells blk_mem_gen_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:blk_mem_gen:8.3 blk_mem_gen_1
endgroup
set_property location {3.5 593 64} [get_bd_cells blk_mem_gen_1]
set_property location {3 390 -37} [get_bd_cells blk_mem_gen_0]
set_property location {4 528 -28} [get_bd_cells blk_mem_gen_0]
startgroup
set_property -dict [list CONFIG.Write_Depth_A {1024} CONFIG.Enable_A {Always_Enabled} CONFIG.Register_PortA_Output_of_Memory_Primitives {false} CONFIG.use_bram_block {Stand_Alone} CONFIG.Enable_32bit_Address {false} CONFIG.Use_Byte_Write_Enable {false} CONFIG.Byte_Size {9} CONFIG.Use_RSTA_Pin {false}] [get_bd_cells blk_mem_gen_0]
endgroup
connect_bd_net [get_bd_pins top_wrapper_0/wea] [get_bd_pins blk_mem_gen_0/wea]
connect_bd_net [get_bd_pins blk_mem_gen_0/douta] [get_bd_pins top_wrapper_0/rdata]
connect_bd_net [get_bd_pins blk_mem_gen_0/dina] [get_bd_pins top_wrapper_0/wdata]
connect_bd_net [get_bd_pins blk_mem_gen_0/clka] [get_bd_pins sim_clk_gen_0/clk]
connect_bd_net [get_bd_pins blk_mem_gen_0/addra] [get_bd_pins top_wrapper_0/d_addr]
startgroup
set_property -dict [list CONFIG.Write_Depth_A {1024} CONFIG.Enable_A {Always_Enabled} CONFIG.Load_Init_File {true} CONFIG.Coe_File {/home/tansei/Desktop/cpu/2017/1stcore/fib.coe} CONFIG.use_bram_block {Stand_Alone} CONFIG.Enable_32bit_Address {false} CONFIG.Use_Byte_Write_Enable {false} CONFIG.Byte_Size {9} CONFIG.Register_PortA_Output_of_Memory_Primitives {true} CONFIG.Use_RSTA_Pin {false}] [get_bd_cells blk_mem_gen_1]
endgroup
set_property -dict [list CONFIG.Register_PortA_Output_of_Memory_Primitives {false}] [get_bd_cells blk_mem_gen_1]
connect_bd_net [get_bd_pins blk_mem_gen_1/addra] [get_bd_pins top_wrapper_0/o_addr]
connect_bd_net [get_bd_pins blk_mem_gen_1/douta] [get_bd_pins top_wrapper_0/odata]
connect_bd_net [get_bd_pins blk_mem_gen_1/clka] [get_bd_pins sim_clk_gen_0/clk]
make_wrapper -files [get_files /home/tansei/Desktop/cpu/2017/cpu_sim/cpu_sim.srcs/sources_1/bd/design_1/design_1.bd] -top
add_files -norecurse /home/tansei/Desktop/cpu/2017/cpu_sim/cpu_sim.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top design_1_wrapper [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
set_property top design_1_wrapper [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
generate_target Simulation [get_files /home/tansei/Desktop/cpu/2017/cpu_sim/cpu_sim.srcs/sources_1/bd/design_1/design_1.bd]
export_ip_user_files -of_objects [get_files /home/tansei/Desktop/cpu/2017/cpu_sim/cpu_sim.srcs/sources_1/bd/design_1/design_1.bd] -no_script -force -quiet
launch_simulation
source design_1_wrapper.tcl
add_wave {{/design_1_wrapper/design_1_i/blk_mem_gen_0}} 
add_wave {{/design_1_wrapper/design_1_i/blk_mem_gen_1}} 
add_wave {{/design_1_wrapper/design_1_i/top_wrapper_0/inst/t1}} 
run 10 us
close_sim
update_module_reference design_1_top_wrapper_0_1
generate_target Simulation [get_files /home/tansei/Desktop/cpu/2017/cpu_sim/cpu_sim.srcs/sources_1/bd/design_1/design_1.bd]
export_ip_user_files -of_objects [get_files /home/tansei/Desktop/cpu/2017/cpu_sim/cpu_sim.srcs/sources_1/bd/design_1/design_1.bd] -no_script -force -quiet
launch_simulation
source design_1_wrapper.tcl
add_wave {{/design_1_wrapper/design_1_i/blk_mem_gen_0}} 
add_wave {{/design_1_wrapper/design_1_i/blk_mem_gen_1}} 
add_wave {{/design_1_wrapper/design_1_i/top_wrapper_0/inst/t1}} 
run 10 us
close_sim
launch_simulation
source design_1_wrapper.tcl
add_wave {{/design_1_wrapper/design_1_i/blk_mem_gen_0}} 
add_wave {{/design_1_wrapper/design_1_i/blk_mem_gen_1}} 
add_wave {{/design_1_wrapper/design_1_i/top_wrapper_0/inst/t1}} 
add_wave {{/design_1_wrapper/design_1_i/top_wrapper_0/inst/t1/w1}} 
add_wave {{/design_1_wrapper/design_1_i/top_wrapper_0/inst/t1/l1}} 
run 10 us
close_sim
update_module_reference design_1_top_wrapper_0_1
generate_target Simulation [get_files /home/tansei/Desktop/cpu/2017/cpu_sim/cpu_sim.srcs/sources_1/bd/design_1/design_1.bd]
export_ip_user_files -of_objects [get_files /home/tansei/Desktop/cpu/2017/cpu_sim/cpu_sim.srcs/sources_1/bd/design_1/design_1.bd] -no_script -force -quiet
launch_simulation
source design_1_wrapper.tcl
add_wave {{/design_1_wrapper/design_1_i/blk_mem_gen_0}} 
add_wave {{/design_1_wrapper/design_1_i/blk_mem_gen_1}} 
add_wave {{/design_1_wrapper/design_1_i/top_wrapper_0/inst/t1}} 
run 10 us
close_sim
update_module_reference design_1_top_wrapper_0_1
generate_target Simulation [get_files /home/tansei/Desktop/cpu/2017/cpu_sim/cpu_sim.srcs/sources_1/bd/design_1/design_1.bd]
export_ip_user_files -of_objects [get_files /home/tansei/Desktop/cpu/2017/cpu_sim/cpu_sim.srcs/sources_1/bd/design_1/design_1.bd] -no_script -force -quiet
launch_simulation
update_module_reference design_1_top_wrapper_0_1
update_module_reference design_1_top_wrapper_0_1
generate_target Simulation [get_files /home/tansei/Desktop/cpu/2017/cpu_sim/cpu_sim.srcs/sources_1/bd/design_1/design_1.bd]
export_ip_user_files -of_objects [get_files /home/tansei/Desktop/cpu/2017/cpu_sim/cpu_sim.srcs/sources_1/bd/design_1/design_1.bd] -no_script -force -quiet
launch_simulation
source design_1_wrapper.tcl
add_wave {{/design_1_wrapper/design_1_i/blk_mem_gen_0}} 
add_wave {{/design_1_wrapper/design_1_i/blk_mem_gen_1}} 
add_wave {{/design_1_wrapper/design_1_i/top_wrapper_0}} 
add_wave {{/design_1_wrapper/design_1_i/top_wrapper_0/inst/t1}} 
run 10 us
close_sim
open_bd_design {/home/tansei/Desktop/cpu/2017/cpu_sim/cpu_sim.srcs/sources_1/bd/design_1/design_1.bd}
startgroup
set_property -dict [list CONFIG.FREQ_HZ {10000}] [get_bd_cells sim_clk_gen_0]
endgroup
generate_target Simulation [get_files /home/tansei/Desktop/cpu/2017/cpu_sim/cpu_sim.srcs/sources_1/bd/design_1/design_1.bd]
export_ip_user_files -of_objects [get_files /home/tansei/Desktop/cpu/2017/cpu_sim/cpu_sim.srcs/sources_1/bd/design_1/design_1.bd] -no_script -force -quiet
launch_simulation
source design_1_wrapper.tcl
add_wave {{/design_1_wrapper/design_1_i/blk_mem_gen_0_douta}} 
add_wave {{/design_1_wrapper/design_1_i/blk_mem_gen_0}} 
add_wave {{/design_1_wrapper/design_1_i/blk_mem_gen_1}} 
add_wave {{/design_1_wrapper/design_1_i/top_wrapper_0/inst/t1}} 
run 10 us
close_sim
update_module_reference design_1_top_wrapper_0_1
generate_target Simulation [get_files /home/tansei/Desktop/cpu/2017/cpu_sim/cpu_sim.srcs/sources_1/bd/design_1/design_1.bd]
export_ip_user_files -of_objects [get_files /home/tansei/Desktop/cpu/2017/cpu_sim/cpu_sim.srcs/sources_1/bd/design_1/design_1.bd] -no_script -force -quiet
launch_simulation
source design_1_wrapper.tcl
add_wave {{/design_1_wrapper/design_1_i/blk_mem_gen_0}} 
add_wave {{/design_1_wrapper/design_1_i/blk_mem_gen_1}} 
add_wave {{/design_1_wrapper/design_1_i/top_wrapper_0/inst/t1}} 
run 10 us
close_sim
update_module_reference design_1_top_wrapper_0_1
generate_target Simulation [get_files /home/tansei/Desktop/cpu/2017/cpu_sim/cpu_sim.srcs/sources_1/bd/design_1/design_1.bd]
export_ip_user_files -of_objects [get_files /home/tansei/Desktop/cpu/2017/cpu_sim/cpu_sim.srcs/sources_1/bd/design_1/design_1.bd] -no_script -force -quiet
launch_simulation
update_module_reference design_1_top_wrapper_0_1
generate_target Simulation [get_files /home/tansei/Desktop/cpu/2017/cpu_sim/cpu_sim.srcs/sources_1/bd/design_1/design_1.bd]
export_ip_user_files -of_objects [get_files /home/tansei/Desktop/cpu/2017/cpu_sim/cpu_sim.srcs/sources_1/bd/design_1/design_1.bd] -no_script -force -quiet
launch_simulation
source design_1_wrapper.tcl
run 10 us
close_sim
update_module_reference design_1_top_wrapper_0_1
generate_target Simulation [get_files /home/tansei/Desktop/cpu/2017/cpu_sim/cpu_sim.srcs/sources_1/bd/design_1/design_1.bd]
export_ip_user_files -of_objects [get_files /home/tansei/Desktop/cpu/2017/cpu_sim/cpu_sim.srcs/sources_1/bd/design_1/design_1.bd] -no_script -force -quiet
launch_simulation
source design_1_wrapper.tcl
add_wave {{/design_1_wrapper/design_1_i/blk_mem_gen_0}} 
add_wave {{/design_1_wrapper/design_1_i/blk_mem_gen_1}} 
add_wave {{/design_1_wrapper/design_1_i/top_wrapper_0/inst/t1}} 
run 10 us
run 10 us
restart
run 10 us
close_sim
update_module_reference design_1_top_wrapper_0_1
generate_target Simulation [get_files /home/tansei/Desktop/cpu/2017/cpu_sim/cpu_sim.srcs/sources_1/bd/design_1/design_1.bd]
export_ip_user_files -of_objects [get_files /home/tansei/Desktop/cpu/2017/cpu_sim/cpu_sim.srcs/sources_1/bd/design_1/design_1.bd] -no_script -force -quiet
launch_simulation
update_module_reference design_1_top_wrapper_0_1
generate_target Simulation [get_files /home/tansei/Desktop/cpu/2017/cpu_sim/cpu_sim.srcs/sources_1/bd/design_1/design_1.bd]
export_ip_user_files -of_objects [get_files /home/tansei/Desktop/cpu/2017/cpu_sim/cpu_sim.srcs/sources_1/bd/design_1/design_1.bd] -no_script -force -quiet
launch_simulation
source design_1_wrapper.tcl
add_wave {{/design_1_wrapper/design_1_i/blk_mem_gen_0}} 
add_wave {{/design_1_wrapper/design_1_i/blk_mem_gen_1}} 
add_wave {{/design_1_wrapper/design_1_i/top_wrapper_0/inst/t1}} 
restart
run 10 us
run 10 us
close_sim
open_bd_design {/home/tansei/Desktop/cpu/2017/cpu_sim/cpu_sim.srcs/sources_1/bd/design_1/design_1.bd}
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:floating_point:7.1 floating_point_0
endgroup
startgroup
set_property -dict [list CONFIG.Add_Sub_Value {Add} CONFIG.Maximum_Latency {false} CONFIG.C_Latency {1}] [get_bd_cells floating_point_0]
endgroup
update_module_reference design_1_top_wrapper_0_1
