# DDproj
1x3 Router Project.  
There is 1 top level module and 4 sub modules required to run this file
The 4 sub modules are the FIFO, the register, the synchronizer and the FSM
They are included in the top module files

language used is system verilog
