{|
| '''Warning'''
* This is a '''readonly''' and '''text-based''' archive of a deprecated wiki.
* '''Images''' and '''attachments''' have been removed to conserve space.
* '''Links''' may not work and there may be formatting issues.
* A '''compressed''' version with images and the original syntax is in the repo '''Releases'''.
|}

__TOC__

This page lists UER documentation.

=== Completed Docs ===

{| class="wikitable"
|-
| Title
| Description
|-
| VHDL using gHDL
| 
|-
| Verilog with Icarus Verilog
| 
|}

=== Docs that are being worked on ===

{| class="wikitable"
|-
| Title
| Description
| Assigned to
| LP Milestone
| Comment
|-
| 
| 
| 
| 
| 
|}

=== Suggested Docs ===

If you have a document you would like to see in UER. Please add it to this table.

{| class="wikitable"
|-
| Title
| Description
| Suggest by (please include email)
| Comment
|-
| Version Control with Bazaar
| Brief introduction to Bzr
| 
| 
|-
| Schematic Captures using gEDA
| 
| 
| 
| 
|-
| PCB layout  with PCB
| Continue from gEDA doc
| 
| 
| 
|-
| Synthesis and post placement simulation with ISE
| 
| 
| 
| 
|}
