# ******************************************************************************

# iCEcube Static Timer

# Version:            2020.12.27943

# Build Date:         Dec  9 2020 17:33:20

# File Generated:     Nov 26 2023 20:45:17

# Purpose:            Timing Report with critical paths info

# Copyright (C) 2006-2010 by Lattice Semiconductor Corp. All rights reserved.

# ******************************************************************************

Device: iCE40HX1K
Derating factors (Best:Typical:Worst) :-  ( 0.563724 : 0.623363 : 0.701346 )
Derating factor used to generate this timing report:  Worst
Based on the following operating conditions 
Junction Temperature(degree Celsius): 85
Core Voltage(V): 1.14
Process Corner:  Worst
NOTE:
Please check both worst-case and best-case scenarios for "Setup Times" 
and "Hold Times" checks
 #####################################################################
                    Table of Contents
 =====================================================================
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup Times
		3.2::Clock to Out
		3.3::Pad to Pad
		3.4::Hold Times
		3.5::Minimum Clock to Out
		3.6::Minimum Pad To Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for PWM_Generator_Verilog|clk
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (PWM_Generator_Verilog|clk:R vs. PWM_Generator_Verilog|clk:R)
	6::Path Details for DataSheet
		6.1::Setup Times Path Details
			6.1.1::Path details for port: decrease_duty0
			6.1.2::Path details for port: decrease_duty1
			6.1.3::Path details for port: increase_duty0
			6.1.4::Path details for port: increase_duty1
		6.2::Clock to Out Path Details
			6.2.1::Path details for port: PWM_OUT0
			6.2.2::Path details for port: PWM_OUT1
		6.3::PI to PO Path Details
		6.4::Hold Times Path Details
			6.4.1::Path details for port: decrease_duty0
			6.4.2::Path details for port: decrease_duty1
			6.4.3::Path details for port: increase_duty0
			6.4.4::Path details for port: increase_duty1
		6.5::Minimum Clock to Out Path Details
			6.5.1::Path details for port: PWM_OUT0
			6.5.2::Path details for port: PWM_OUT1
		6.6::Minimum Pad To Pad Path Details
 =====================================================================
                    End of Table of Contents
 #####################################################################

 #####################################################################
                    1::Clock Frequency Summary
 =====================================================================
Number of clocks: 1
Clock: PWM_Generator_Verilog|clk  | Frequency: 123.77 MHz  | Target: 89.61 MHz  | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock               Capture Clock              Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
-------------------------  -------------------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
PWM_Generator_Verilog|clk  PWM_Generator_Verilog|clk  11160            3080        N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

                        3.1::Setup Times
                        ----------------

Data Port       Clock Port  Setup Times  Clock Reference:Phase        
--------------  ----------  -----------  ---------------------------  
decrease_duty0  clk         261          PWM_Generator_Verilog|clk:R  
decrease_duty1  clk         261          PWM_Generator_Verilog|clk:R  
increase_duty0  clk         261          PWM_Generator_Verilog|clk:R  
increase_duty1  clk         458          PWM_Generator_Verilog|clk:R  


                       3.2::Clock to Out
                       -----------------

Data Port  Clock Port  Clock to Out  Clock Reference:Phase        
---------  ----------  ------------  ---------------------------  
PWM_OUT0   clk         14514         PWM_Generator_Verilog|clk:R  
PWM_OUT1   clk         12950         PWM_Generator_Verilog|clk:R  


                         3.3::Pad to Pad
                         ---------------

Port Name (Input)  Port Name (Output)  Pad to Pad  
-----------------  ------------------  ----------  


                         3.4::Hold Times
                         ---------------

Data Port       Clock Port  Hold Times  Clock Reference:Phase        
--------------  ----------  ----------  ---------------------------  
decrease_duty0  clk         245         PWM_Generator_Verilog|clk:R  
decrease_duty1  clk         245         PWM_Generator_Verilog|clk:R  
increase_duty0  clk         245         PWM_Generator_Verilog|clk:R  
increase_duty1  clk         245         PWM_Generator_Verilog|clk:R  


               3.5::Minimum Clock to Out
               -------------------------

Data Port  Clock Port  Minimum Clock to Out  Clock Reference:Phase        
---------  ----------  --------------------  ---------------------------  
PWM_OUT0   clk         11409                 PWM_Generator_Verilog|clk:R  
PWM_OUT1   clk         10343                 PWM_Generator_Verilog|clk:R  


                 3.6::Minimum Pad To Pad
                 -----------------------

Port Name (Input)  Port Name (Output)  Minimum Pad To Pad  
-----------------  ------------------  ------------------  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for PWM_Generator_Verilog|clk
*******************************************************
Clock: PWM_Generator_Verilog|clk
Frequency: 123.77 MHz | Target: 89.61 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : DUTY_CYCLE1_10_LC_4_3_6/lcout
Path End         : DUTY_CYCLE1_16_LC_4_4_4/in3
Capture Clock    : DUTY_CYCLE1_16_LC_4_4_4/clk
Setup Constraint : 11160p
Path slack       : 3081p

Capture Clock Arrival Time (PWM_Generator_Verilog|clk:R#2)   11160
+ Capture Clock Source Latency                                   0
+ Capture Clock Path Delay                                    2461
- Setup Time                                                  -274
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               13348

Launch Clock Arrival Time (PWM_Generator_Verilog|clk:R#1)       0
+ Launch Clock Source Latency                                   0
+ Launch Clock Path Delay                                    2461
+ Clock To Q                                                  540
+ Data Path Delay                                            7266
---------------------------------------------------------   ----- 
End-of-path arrival time (ps)                               10267
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1092/I                                         ClkMux                         0              2153  RISE       1
I__1092/O                                         ClkMux                       309              2461  RISE       1
DUTY_CYCLE1_10_LC_4_3_6/clk                       LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
DUTY_CYCLE1_10_LC_4_3_6/lcout                 LogicCell40_SEQ_MODE_1000    540              3001   3080  RISE       7
I__590/I                                      Odrv12                         0              3001   3080  RISE       1
I__590/O                                      Odrv12                       491              3492   3080  RISE       1
I__595/I                                      LocalMux                       0              3492   3080  RISE       1
I__595/O                                      LocalMux                     330              3822   3080  RISE       1
I__602/I                                      InMux                          0              3822   3080  RISE       1
I__602/O                                      InMux                        259              4081   3080  RISE       1
DUTY_CYCLE1_RNIMK6B1_9_LC_2_3_2/in0           LogicCell40_SEQ_MODE_0000      0              4081   3080  RISE       1
DUTY_CYCLE1_RNIMK6B1_9_LC_2_3_2/lcout         LogicCell40_SEQ_MODE_0000    449              4530   3080  RISE       1
I__361/I                                      Odrv4                          0              4530   3080  RISE       1
I__361/O                                      Odrv4                        351              4881   3080  RISE       1
I__362/I                                      LocalMux                       0              4881   3080  RISE       1
I__362/O                                      LocalMux                     330              5211   3080  RISE       1
I__363/I                                      InMux                          0              5211   3080  RISE       1
I__363/O                                      InMux                        259              5470   3080  RISE       1
DUTY_CYCLE1_RNI3HOP4_8_LC_2_4_2/in0           LogicCell40_SEQ_MODE_0000      0              5470   3080  RISE       1
DUTY_CYCLE1_RNI3HOP4_8_LC_2_4_2/ltout         LogicCell40_SEQ_MODE_0000    386              5856   3080  FALL       1
I__357/I                                      CascadeMux                     0              5856   3080  FALL       1
I__357/O                                      CascadeMux                     0              5856   3080  FALL       1
DUTY_CYCLE1_RNICBOM8_11_LC_2_4_3/in2          LogicCell40_SEQ_MODE_0000      0              5856   3080  FALL       1
DUTY_CYCLE1_RNICBOM8_11_LC_2_4_3/lcout        LogicCell40_SEQ_MODE_0000    379              6235   3080  RISE       8
I__753/I                                      Odrv4                          0              6235   3080  RISE       1
I__753/O                                      Odrv4                        351              6585   3080  RISE       1
I__755/I                                      LocalMux                       0              6585   3080  RISE       1
I__755/O                                      LocalMux                     330              6915   3080  RISE       1
I__759/I                                      InMux                          0              6915   3080  RISE       1
I__759/O                                      InMux                        259              7174   3080  RISE       1
un1_DUTY_CYCLE1_2_cry_4_c_RNO_LC_4_4_5/in1    LogicCell40_SEQ_MODE_0000      0              7174   3080  RISE       1
un1_DUTY_CYCLE1_2_cry_4_c_RNO_LC_4_4_5/lcout  LogicCell40_SEQ_MODE_0000    400              7574   3080  RISE       1
I__518/I                                      LocalMux                       0              7574   3080  RISE       1
I__518/O                                      LocalMux                     330              7904   3080  RISE       1
I__519/I                                      InMux                          0              7904   3080  RISE       1
I__519/O                                      InMux                        259              8163   3080  RISE       1
un1_DUTY_CYCLE1_2_cry_4_c_LC_4_3_0/in1        LogicCell40_SEQ_MODE_0000      0              8163   3080  RISE       1
un1_DUTY_CYCLE1_2_cry_4_c_LC_4_3_0/carryout   LogicCell40_SEQ_MODE_0000    259              8423   3080  RISE       2
DUTY_CYCLE1_5_LC_4_3_1/carryin                LogicCell40_SEQ_MODE_1000      0              8423   3080  RISE       1
DUTY_CYCLE1_5_LC_4_3_1/carryout               LogicCell40_SEQ_MODE_1000    126              8549   3080  RISE       2
DUTY_CYCLE1_6_LC_4_3_2/carryin                LogicCell40_SEQ_MODE_1000      0              8549   3080  RISE       1
DUTY_CYCLE1_6_LC_4_3_2/carryout               LogicCell40_SEQ_MODE_1000    126              8675   3080  RISE       2
DUTY_CYCLE1_7_LC_4_3_3/carryin                LogicCell40_SEQ_MODE_1000      0              8675   3080  RISE       1
DUTY_CYCLE1_7_LC_4_3_3/carryout               LogicCell40_SEQ_MODE_1000    126              8801   3080  RISE       2
DUTY_CYCLE1_8_LC_4_3_4/carryin                LogicCell40_SEQ_MODE_1000      0              8801   3080  RISE       1
DUTY_CYCLE1_8_LC_4_3_4/carryout               LogicCell40_SEQ_MODE_1000    126              8928   3080  RISE       2
DUTY_CYCLE1_9_LC_4_3_5/carryin                LogicCell40_SEQ_MODE_1000      0              8928   3080  RISE       1
DUTY_CYCLE1_9_LC_4_3_5/carryout               LogicCell40_SEQ_MODE_1000    126              9054   3080  RISE       2
DUTY_CYCLE1_10_LC_4_3_6/carryin               LogicCell40_SEQ_MODE_1000      0              9054   3080  RISE       1
DUTY_CYCLE1_10_LC_4_3_6/carryout              LogicCell40_SEQ_MODE_1000    126              9180   3080  RISE       2
DUTY_CYCLE1_11_LC_4_3_7/carryin               LogicCell40_SEQ_MODE_1000      0              9180   3080  RISE       1
DUTY_CYCLE1_11_LC_4_3_7/carryout              LogicCell40_SEQ_MODE_1000    126              9306   3080  RISE       1
IN_MUX_bfv_4_4_0_/carryinitin                 ICE_CARRY_IN_MUX               0              9306   3080  RISE       1
IN_MUX_bfv_4_4_0_/carryinitout                ICE_CARRY_IN_MUX             196              9503   3080  RISE       2
DUTY_CYCLE1_12_LC_4_4_0/carryin               LogicCell40_SEQ_MODE_1000      0              9503   3080  RISE       1
DUTY_CYCLE1_12_LC_4_4_0/carryout              LogicCell40_SEQ_MODE_1000    126              9629   3080  RISE       2
DUTY_CYCLE1_13_LC_4_4_1/carryin               LogicCell40_SEQ_MODE_1000      0              9629   3080  RISE       1
DUTY_CYCLE1_13_LC_4_4_1/carryout              LogicCell40_SEQ_MODE_1000    126              9755   3080  RISE       2
DUTY_CYCLE1_14_LC_4_4_2/carryin               LogicCell40_SEQ_MODE_1000      0              9755   3080  RISE       1
DUTY_CYCLE1_14_LC_4_4_2/carryout              LogicCell40_SEQ_MODE_1000    126              9882   3080  RISE       2
DUTY_CYCLE1_15_LC_4_4_3/carryin               LogicCell40_SEQ_MODE_1000      0              9882   3080  RISE       1
DUTY_CYCLE1_15_LC_4_4_3/carryout              LogicCell40_SEQ_MODE_1000    126             10008   3080  RISE       1
I__520/I                                      InMux                          0             10008   3080  RISE       1
I__520/O                                      InMux                        259             10267   3080  RISE       1
DUTY_CYCLE1_16_LC_4_4_4/in3                   LogicCell40_SEQ_MODE_1000      0             10267   3080  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1090/I                                         ClkMux                         0              2153  RISE       1
I__1090/O                                         ClkMux                       309              2461  RISE       1
DUTY_CYCLE1_16_LC_4_4_4/clk                       LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (PWM_Generator_Verilog|clk:R vs. PWM_Generator_Verilog|clk:R)
*******************************************************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : DUTY_CYCLE1_10_LC_4_3_6/lcout
Path End         : DUTY_CYCLE1_16_LC_4_4_4/in3
Capture Clock    : DUTY_CYCLE1_16_LC_4_4_4/clk
Setup Constraint : 11160p
Path slack       : 3081p

Capture Clock Arrival Time (PWM_Generator_Verilog|clk:R#2)   11160
+ Capture Clock Source Latency                                   0
+ Capture Clock Path Delay                                    2461
- Setup Time                                                  -274
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               13348

Launch Clock Arrival Time (PWM_Generator_Verilog|clk:R#1)       0
+ Launch Clock Source Latency                                   0
+ Launch Clock Path Delay                                    2461
+ Clock To Q                                                  540
+ Data Path Delay                                            7266
---------------------------------------------------------   ----- 
End-of-path arrival time (ps)                               10267
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1092/I                                         ClkMux                         0              2153  RISE       1
I__1092/O                                         ClkMux                       309              2461  RISE       1
DUTY_CYCLE1_10_LC_4_3_6/clk                       LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
DUTY_CYCLE1_10_LC_4_3_6/lcout                 LogicCell40_SEQ_MODE_1000    540              3001   3080  RISE       7
I__590/I                                      Odrv12                         0              3001   3080  RISE       1
I__590/O                                      Odrv12                       491              3492   3080  RISE       1
I__595/I                                      LocalMux                       0              3492   3080  RISE       1
I__595/O                                      LocalMux                     330              3822   3080  RISE       1
I__602/I                                      InMux                          0              3822   3080  RISE       1
I__602/O                                      InMux                        259              4081   3080  RISE       1
DUTY_CYCLE1_RNIMK6B1_9_LC_2_3_2/in0           LogicCell40_SEQ_MODE_0000      0              4081   3080  RISE       1
DUTY_CYCLE1_RNIMK6B1_9_LC_2_3_2/lcout         LogicCell40_SEQ_MODE_0000    449              4530   3080  RISE       1
I__361/I                                      Odrv4                          0              4530   3080  RISE       1
I__361/O                                      Odrv4                        351              4881   3080  RISE       1
I__362/I                                      LocalMux                       0              4881   3080  RISE       1
I__362/O                                      LocalMux                     330              5211   3080  RISE       1
I__363/I                                      InMux                          0              5211   3080  RISE       1
I__363/O                                      InMux                        259              5470   3080  RISE       1
DUTY_CYCLE1_RNI3HOP4_8_LC_2_4_2/in0           LogicCell40_SEQ_MODE_0000      0              5470   3080  RISE       1
DUTY_CYCLE1_RNI3HOP4_8_LC_2_4_2/ltout         LogicCell40_SEQ_MODE_0000    386              5856   3080  FALL       1
I__357/I                                      CascadeMux                     0              5856   3080  FALL       1
I__357/O                                      CascadeMux                     0              5856   3080  FALL       1
DUTY_CYCLE1_RNICBOM8_11_LC_2_4_3/in2          LogicCell40_SEQ_MODE_0000      0              5856   3080  FALL       1
DUTY_CYCLE1_RNICBOM8_11_LC_2_4_3/lcout        LogicCell40_SEQ_MODE_0000    379              6235   3080  RISE       8
I__753/I                                      Odrv4                          0              6235   3080  RISE       1
I__753/O                                      Odrv4                        351              6585   3080  RISE       1
I__755/I                                      LocalMux                       0              6585   3080  RISE       1
I__755/O                                      LocalMux                     330              6915   3080  RISE       1
I__759/I                                      InMux                          0              6915   3080  RISE       1
I__759/O                                      InMux                        259              7174   3080  RISE       1
un1_DUTY_CYCLE1_2_cry_4_c_RNO_LC_4_4_5/in1    LogicCell40_SEQ_MODE_0000      0              7174   3080  RISE       1
un1_DUTY_CYCLE1_2_cry_4_c_RNO_LC_4_4_5/lcout  LogicCell40_SEQ_MODE_0000    400              7574   3080  RISE       1
I__518/I                                      LocalMux                       0              7574   3080  RISE       1
I__518/O                                      LocalMux                     330              7904   3080  RISE       1
I__519/I                                      InMux                          0              7904   3080  RISE       1
I__519/O                                      InMux                        259              8163   3080  RISE       1
un1_DUTY_CYCLE1_2_cry_4_c_LC_4_3_0/in1        LogicCell40_SEQ_MODE_0000      0              8163   3080  RISE       1
un1_DUTY_CYCLE1_2_cry_4_c_LC_4_3_0/carryout   LogicCell40_SEQ_MODE_0000    259              8423   3080  RISE       2
DUTY_CYCLE1_5_LC_4_3_1/carryin                LogicCell40_SEQ_MODE_1000      0              8423   3080  RISE       1
DUTY_CYCLE1_5_LC_4_3_1/carryout               LogicCell40_SEQ_MODE_1000    126              8549   3080  RISE       2
DUTY_CYCLE1_6_LC_4_3_2/carryin                LogicCell40_SEQ_MODE_1000      0              8549   3080  RISE       1
DUTY_CYCLE1_6_LC_4_3_2/carryout               LogicCell40_SEQ_MODE_1000    126              8675   3080  RISE       2
DUTY_CYCLE1_7_LC_4_3_3/carryin                LogicCell40_SEQ_MODE_1000      0              8675   3080  RISE       1
DUTY_CYCLE1_7_LC_4_3_3/carryout               LogicCell40_SEQ_MODE_1000    126              8801   3080  RISE       2
DUTY_CYCLE1_8_LC_4_3_4/carryin                LogicCell40_SEQ_MODE_1000      0              8801   3080  RISE       1
DUTY_CYCLE1_8_LC_4_3_4/carryout               LogicCell40_SEQ_MODE_1000    126              8928   3080  RISE       2
DUTY_CYCLE1_9_LC_4_3_5/carryin                LogicCell40_SEQ_MODE_1000      0              8928   3080  RISE       1
DUTY_CYCLE1_9_LC_4_3_5/carryout               LogicCell40_SEQ_MODE_1000    126              9054   3080  RISE       2
DUTY_CYCLE1_10_LC_4_3_6/carryin               LogicCell40_SEQ_MODE_1000      0              9054   3080  RISE       1
DUTY_CYCLE1_10_LC_4_3_6/carryout              LogicCell40_SEQ_MODE_1000    126              9180   3080  RISE       2
DUTY_CYCLE1_11_LC_4_3_7/carryin               LogicCell40_SEQ_MODE_1000      0              9180   3080  RISE       1
DUTY_CYCLE1_11_LC_4_3_7/carryout              LogicCell40_SEQ_MODE_1000    126              9306   3080  RISE       1
IN_MUX_bfv_4_4_0_/carryinitin                 ICE_CARRY_IN_MUX               0              9306   3080  RISE       1
IN_MUX_bfv_4_4_0_/carryinitout                ICE_CARRY_IN_MUX             196              9503   3080  RISE       2
DUTY_CYCLE1_12_LC_4_4_0/carryin               LogicCell40_SEQ_MODE_1000      0              9503   3080  RISE       1
DUTY_CYCLE1_12_LC_4_4_0/carryout              LogicCell40_SEQ_MODE_1000    126              9629   3080  RISE       2
DUTY_CYCLE1_13_LC_4_4_1/carryin               LogicCell40_SEQ_MODE_1000      0              9629   3080  RISE       1
DUTY_CYCLE1_13_LC_4_4_1/carryout              LogicCell40_SEQ_MODE_1000    126              9755   3080  RISE       2
DUTY_CYCLE1_14_LC_4_4_2/carryin               LogicCell40_SEQ_MODE_1000      0              9755   3080  RISE       1
DUTY_CYCLE1_14_LC_4_4_2/carryout              LogicCell40_SEQ_MODE_1000    126              9882   3080  RISE       2
DUTY_CYCLE1_15_LC_4_4_3/carryin               LogicCell40_SEQ_MODE_1000      0              9882   3080  RISE       1
DUTY_CYCLE1_15_LC_4_4_3/carryout              LogicCell40_SEQ_MODE_1000    126             10008   3080  RISE       1
I__520/I                                      InMux                          0             10008   3080  RISE       1
I__520/O                                      InMux                        259             10267   3080  RISE       1
DUTY_CYCLE1_16_LC_4_4_4/in3                   LogicCell40_SEQ_MODE_1000      0             10267   3080  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1090/I                                         ClkMux                         0              2153  RISE       1
I__1090/O                                         ClkMux                       309              2461  RISE       1
DUTY_CYCLE1_16_LC_4_4_4/clk                       LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 


##################################################################### 
                    6::Path Details for DataSheet
===================================================================== 


6.1::Setup Times Path Details           
--------------------------------------------------

6.1.1::Path details for port: decrease_duty0
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : decrease_duty0
Clock Port        : clk
Clock Reference   : PWM_Generator_Verilog|clk:R
Setup Time        : 261


Data Path Delay                2449
+ Setup Time                    274
- Capture Clock Path Delay    -2461
---------------------------- ------
Setup to Clock                  261

Data Path
pin name                                 model name                 delay  cummulative delay  edge  Fanout  
---------------------------------------  -------------------------  -----  -----------------  ----  ------  
decrease_duty0                           PWM_Generator_Verilog      0      0                  RISE  1       
decrease_duty0_ibuf_iopad/PACKAGEPIN:in  IO_PAD                     0      0                  RISE  1       
decrease_duty0_ibuf_iopad/DOUT           IO_PAD                     590    590                RISE  1       
decrease_duty0_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001     0      590                RISE  1       
decrease_duty0_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001     617    1207               RISE  1       
I__1102/I                                Odrv4                      0      1207               RISE  1       
I__1102/O                                Odrv4                      351    1558               RISE  1       
I__1103/I                                Span4Mux_h                 0      1558               RISE  1       
I__1103/O                                Span4Mux_h                 302    1859               RISE  1       
I__1104/I                                LocalMux                   0      1859               RISE  1       
I__1104/O                                LocalMux                   330    2189               RISE  1       
I__1105/I                                InMux                      0      2189               RISE  1       
I__1105/O                                InMux                      259    2449               RISE  1       
PWM_DFF3.Q_LC_7_4_7/in3                  LogicCell40_SEQ_MODE_1000  0      2449               RISE  1       

Capture Clock Path
pin name                                          model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk                                               PWM_Generator_Verilog      0      0                  RISE  1       
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     590    590                RISE  1       
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      590                RISE  1       
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1998               RISE  1       
I__1079/I                                         gio2CtrlBuf                0      1998               RISE  1       
I__1079/O                                         gio2CtrlBuf                0      1998               RISE  1       
I__1080/I                                         GlobalMux                  0      1998               RISE  1       
I__1080/O                                         GlobalMux                  154    2153               RISE  1       
I__1097/I                                         ClkMux                     0      2153               RISE  1       
I__1097/O                                         ClkMux                     309    2461               RISE  1       
PWM_DFF3.Q_LC_7_4_7/clk                           LogicCell40_SEQ_MODE_1000  0      2461               RISE  1       

6.1.2::Path details for port: decrease_duty1
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : decrease_duty1
Clock Port        : clk
Clock Reference   : PWM_Generator_Verilog|clk:R
Setup Time        : 261


Data Path Delay                2449
+ Setup Time                    274
- Capture Clock Path Delay    -2461
---------------------------- ------
Setup to Clock                  261

Data Path
pin name                                 model name                 delay  cummulative delay  edge  Fanout  
---------------------------------------  -------------------------  -----  -----------------  ----  ------  
decrease_duty1                           PWM_Generator_Verilog      0      0                  RISE  1       
decrease_duty1_ibuf_iopad/PACKAGEPIN:in  IO_PAD                     0      0                  RISE  1       
decrease_duty1_ibuf_iopad/DOUT           IO_PAD                     590    590                RISE  1       
decrease_duty1_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001     0      590                RISE  1       
decrease_duty1_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001     617    1207               RISE  1       
I__889/I                                 Odrv4                      0      1207               RISE  1       
I__889/O                                 Odrv4                      351    1558               RISE  1       
I__890/I                                 Span4Mux_h                 0      1558               RISE  1       
I__890/O                                 Span4Mux_h                 302    1859               RISE  1       
I__891/I                                 LocalMux                   0      1859               RISE  1       
I__891/O                                 LocalMux                   330    2189               RISE  1       
I__892/I                                 InMux                      0      2189               RISE  1       
I__892/O                                 InMux                      259    2449               RISE  1       
PWM_DFF7.Q_LC_6_3_1/in3                  LogicCell40_SEQ_MODE_1000  0      2449               RISE  1       

Capture Clock Path
pin name                                          model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk                                               PWM_Generator_Verilog      0      0                  RISE  1       
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     590    590                RISE  1       
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      590                RISE  1       
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1998               RISE  1       
I__1079/I                                         gio2CtrlBuf                0      1998               RISE  1       
I__1079/O                                         gio2CtrlBuf                0      1998               RISE  1       
I__1080/I                                         GlobalMux                  0      1998               RISE  1       
I__1080/O                                         GlobalMux                  154    2153               RISE  1       
I__1096/I                                         ClkMux                     0      2153               RISE  1       
I__1096/O                                         ClkMux                     309    2461               RISE  1       
PWM_DFF7.Q_LC_6_3_1/clk                           LogicCell40_SEQ_MODE_1000  0      2461               RISE  1       

6.1.3::Path details for port: increase_duty0
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : increase_duty0
Clock Port        : clk
Clock Reference   : PWM_Generator_Verilog|clk:R
Setup Time        : 261


Data Path Delay                2449
+ Setup Time                    274
- Capture Clock Path Delay    -2461
---------------------------- ------
Setup to Clock                  261

Data Path
pin name                                 model name                 delay  cummulative delay  edge  Fanout  
---------------------------------------  -------------------------  -----  -----------------  ----  ------  
increase_duty0                           PWM_Generator_Verilog      0      0                  RISE  1       
increase_duty0_ibuf_iopad/PACKAGEPIN:in  IO_PAD                     0      0                  RISE  1       
increase_duty0_ibuf_iopad/DOUT           IO_PAD                     590    590                RISE  1       
increase_duty0_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001     0      590                RISE  1       
increase_duty0_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001     617    1207               RISE  1       
I__885/I                                 Odrv4                      0      1207               RISE  1       
I__885/O                                 Odrv4                      351    1558               RISE  1       
I__886/I                                 Span4Mux_h                 0      1558               RISE  1       
I__886/O                                 Span4Mux_h                 302    1859               RISE  1       
I__887/I                                 LocalMux                   0      1859               RISE  1       
I__887/O                                 LocalMux                   330    2189               RISE  1       
I__888/I                                 InMux                      0      2189               RISE  1       
I__888/O                                 InMux                      259    2449               RISE  1       
PWM_DFF1.Q_LC_6_3_2/in3                  LogicCell40_SEQ_MODE_1000  0      2449               RISE  1       

Capture Clock Path
pin name                                          model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk                                               PWM_Generator_Verilog      0      0                  RISE  1       
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     590    590                RISE  1       
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      590                RISE  1       
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1998               RISE  1       
I__1079/I                                         gio2CtrlBuf                0      1998               RISE  1       
I__1079/O                                         gio2CtrlBuf                0      1998               RISE  1       
I__1080/I                                         GlobalMux                  0      1998               RISE  1       
I__1080/O                                         GlobalMux                  154    2153               RISE  1       
I__1096/I                                         ClkMux                     0      2153               RISE  1       
I__1096/O                                         ClkMux                     309    2461               RISE  1       
PWM_DFF1.Q_LC_6_3_2/clk                           LogicCell40_SEQ_MODE_1000  0      2461               RISE  1       

6.1.4::Path details for port: increase_duty1
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : increase_duty1
Clock Port        : clk
Clock Reference   : PWM_Generator_Verilog|clk:R
Setup Time        : 458


Data Path Delay                2449
+ Setup Time                    470
- Capture Clock Path Delay    -2461
---------------------------- ------
Setup to Clock                  458

Data Path
pin name                                 model name                 delay  cummulative delay  edge  Fanout  
---------------------------------------  -------------------------  -----  -----------------  ----  ------  
increase_duty1                           PWM_Generator_Verilog      0      0                  RISE  1       
increase_duty1_ibuf_iopad/PACKAGEPIN:in  IO_PAD                     0      0                  RISE  1       
increase_duty1_ibuf_iopad/DOUT           IO_PAD                     590    590                RISE  1       
increase_duty1_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001     0      590                RISE  1       
increase_duty1_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001     617    1207               RISE  1       
I__732/I                                 Odrv4                      0      1207               RISE  1       
I__732/O                                 Odrv4                      351    1558               RISE  1       
I__733/I                                 Span4Mux_h                 0      1558               RISE  1       
I__733/O                                 Span4Mux_h                 302    1859               RISE  1       
I__734/I                                 LocalMux                   0      1859               RISE  1       
I__734/O                                 LocalMux                   330    2189               RISE  1       
I__735/I                                 InMux                      0      2189               RISE  1       
I__735/O                                 InMux                      259    2449               RISE  1       
PWM_DFF5.Q_LC_5_2_2/in0                  LogicCell40_SEQ_MODE_1000  0      2449               RISE  1       

Capture Clock Path
pin name                                          model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk                                               PWM_Generator_Verilog      0      0                  RISE  1       
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     590    590                RISE  1       
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      590                RISE  1       
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1998               RISE  1       
I__1079/I                                         gio2CtrlBuf                0      1998               RISE  1       
I__1079/O                                         gio2CtrlBuf                0      1998               RISE  1       
I__1080/I                                         GlobalMux                  0      1998               RISE  1       
I__1080/O                                         GlobalMux                  154    2153               RISE  1       
I__1095/I                                         ClkMux                     0      2153               RISE  1       
I__1095/O                                         ClkMux                     309    2461               RISE  1       
PWM_DFF5.Q_LC_5_2_2/clk                           LogicCell40_SEQ_MODE_1000  0      2461               RISE  1       

6.2::Clock to Out Path Details          
--------------------------------------------------

6.2.1::Path details for port: PWM_OUT0  
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : PWM_OUT0
Clock Port         : clk
Clock Reference    : PWM_Generator_Verilog|clk:R
Clock to Out Delay : 14514


Launch Clock Path Delay        2461
+ Clock To Q Delay              540
+ Data Path Delay             11513
---------------------------- ------
Clock To Out Delay            14514

Launch Clock Path
pin name                                          model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk                                               PWM_Generator_Verilog      0      0                  RISE  1       
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     590    590                RISE  1       
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      590                RISE  1       
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1998               RISE  1       
I__1079/I                                         gio2CtrlBuf                0      1998               RISE  1       
I__1079/O                                         gio2CtrlBuf                0      1998               RISE  1       
I__1080/I                                         GlobalMux                  0      1998               RISE  1       
I__1080/O                                         GlobalMux                  154    2153               RISE  1       
I__1082/I                                         ClkMux                     0      2153               RISE  1       
I__1082/O                                         ClkMux                     309    2461               RISE  1       
counter_PWM0_4_LC_1_7_3/clk                       LogicCell40_SEQ_MODE_1000  0      2461               RISE  1       

Data Path
pin name                                  model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------  -------------------------  -----  -----------------  ----  ------  
counter_PWM0_4_LC_1_7_3/lcout             LogicCell40_SEQ_MODE_1000  540    3001               RISE  2       
I__400/I                                  Odrv4                      0      3001               RISE  1       
I__400/O                                  Odrv4                      351    3352               RISE  1       
I__402/I                                  LocalMux                   0      3352               RISE  1       
I__402/O                                  LocalMux                   330    3682               RISE  1       
I__403/I                                  InMux                      0      3682               RISE  1       
I__403/O                                  InMux                      259    3941               RISE  1       
PWM_OUT0_cry_4_c_inv_LC_2_9_0/in0         LogicCell40_SEQ_MODE_0000  0      3941               RISE  1       
PWM_OUT0_cry_4_c_inv_LC_2_9_0/lcout       LogicCell40_SEQ_MODE_0000  449    4390               RISE  1       
I__397/I                                  LocalMux                   0      4390               RISE  1       
I__397/O                                  LocalMux                   330    4720               RISE  1       
I__398/I                                  InMux                      0      4720               RISE  1       
I__398/O                                  InMux                      259    4979               RISE  1       
PWM_OUT0_cry_4_c_inv_LC_2_9_0/in1         LogicCell40_SEQ_MODE_0000  0      4979               RISE  1       
PWM_OUT0_cry_4_c_inv_LC_2_9_0/carryout    LogicCell40_SEQ_MODE_0000  259    5239               RISE  1       
PWM_OUT0_cry_5_c_inv_LC_2_9_1/carryin     LogicCell40_SEQ_MODE_0000  0      5239               RISE  1       
PWM_OUT0_cry_5_c_inv_LC_2_9_1/carryout    LogicCell40_SEQ_MODE_0000  126    5365               RISE  1       
PWM_OUT0_cry_6_c_inv_LC_2_9_2/carryin     LogicCell40_SEQ_MODE_0000  0      5365               RISE  1       
PWM_OUT0_cry_6_c_inv_LC_2_9_2/carryout    LogicCell40_SEQ_MODE_0000  126    5491               RISE  1       
PWM_OUT0_cry_7_c_inv_LC_2_9_3/carryin     LogicCell40_SEQ_MODE_0000  0      5491               RISE  1       
PWM_OUT0_cry_7_c_inv_LC_2_9_3/carryout    LogicCell40_SEQ_MODE_0000  126    5617               RISE  1       
PWM_OUT0_cry_8_c_inv_LC_2_9_4/carryin     LogicCell40_SEQ_MODE_0000  0      5617               RISE  1       
PWM_OUT0_cry_8_c_inv_LC_2_9_4/carryout    LogicCell40_SEQ_MODE_0000  126    5744               RISE  1       
PWM_OUT0_cry_9_c_inv_LC_2_9_5/carryin     LogicCell40_SEQ_MODE_0000  0      5744               RISE  1       
PWM_OUT0_cry_9_c_inv_LC_2_9_5/carryout    LogicCell40_SEQ_MODE_0000  126    5870               RISE  1       
PWM_OUT0_cry_10_c_inv_LC_2_9_6/carryin    LogicCell40_SEQ_MODE_0000  0      5870               RISE  1       
PWM_OUT0_cry_10_c_inv_LC_2_9_6/carryout   LogicCell40_SEQ_MODE_0000  126    5996               RISE  1       
PWM_OUT0_cry_11_c_inv_LC_2_9_7/carryin    LogicCell40_SEQ_MODE_0000  0      5996               RISE  1       
PWM_OUT0_cry_11_c_inv_LC_2_9_7/carryout   LogicCell40_SEQ_MODE_0000  126    6122               RISE  1       
IN_MUX_bfv_2_10_0_/carryinitin            ICE_CARRY_IN_MUX           0      6122               RISE  1       
IN_MUX_bfv_2_10_0_/carryinitout           ICE_CARRY_IN_MUX           196    6319               RISE  1       
PWM_OUT0_cry_12_c_inv_LC_2_10_0/carryin   LogicCell40_SEQ_MODE_0000  0      6319               RISE  1       
PWM_OUT0_cry_12_c_inv_LC_2_10_0/carryout  LogicCell40_SEQ_MODE_0000  126    6445               RISE  1       
PWM_OUT0_cry_13_c_inv_LC_2_10_1/carryin   LogicCell40_SEQ_MODE_0000  0      6445               RISE  1       
PWM_OUT0_cry_13_c_inv_LC_2_10_1/carryout  LogicCell40_SEQ_MODE_0000  126    6571               RISE  1       
PWM_OUT0_cry_14_c_inv_LC_2_10_2/carryin   LogicCell40_SEQ_MODE_0000  0      6571               RISE  1       
PWM_OUT0_cry_14_c_inv_LC_2_10_2/carryout  LogicCell40_SEQ_MODE_0000  126    6697               RISE  1       
PWM_OUT0_cry_15_c_inv_LC_2_10_3/carryin   LogicCell40_SEQ_MODE_0000  0      6697               RISE  1       
PWM_OUT0_cry_15_c_inv_LC_2_10_3/carryout  LogicCell40_SEQ_MODE_0000  126    6824               RISE  1       
PWM_OUT0_cry_16_c_inv_LC_2_10_4/carryin   LogicCell40_SEQ_MODE_0000  0      6824               RISE  1       
PWM_OUT0_cry_16_c_inv_LC_2_10_4/carryout  LogicCell40_SEQ_MODE_0000  126    6950               RISE  1       
PWM_OUT0_cry_17_c_inv_LC_2_10_5/carryin   LogicCell40_SEQ_MODE_0000  0      6950               RISE  1       
PWM_OUT0_cry_17_c_inv_LC_2_10_5/carryout  LogicCell40_SEQ_MODE_0000  126    7076               RISE  1       
PWM_OUT0_cry_18_c_LC_2_10_6/carryin       LogicCell40_SEQ_MODE_0000  0      7076               RISE  1       
PWM_OUT0_cry_18_c_LC_2_10_6/carryout      LogicCell40_SEQ_MODE_0000  126    7202               RISE  1       
I__506/I                                  InMux                      0      7202               RISE  1       
I__506/O                                  InMux                      259    7462               RISE  1       
PWM_OUT0_c_THRU_LUT4_0_LC_2_10_7/in3      LogicCell40_SEQ_MODE_0000  0      7462               RISE  1       
PWM_OUT0_c_THRU_LUT4_0_LC_2_10_7/lcout    LogicCell40_SEQ_MODE_0000  316    7778               RISE  1       
I__499/I                                  Odrv4                      0      7778               RISE  1       
I__499/O                                  Odrv4                      351    8128               RISE  1       
I__500/I                                  Span4Mux_h                 0      8128               RISE  1       
I__500/O                                  Span4Mux_h                 302    8430               RISE  1       
I__501/I                                  Span4Mux_v                 0      8430               RISE  1       
I__501/O                                  Span4Mux_v                 351    8780               RISE  1       
I__502/I                                  Span4Mux_v                 0      8780               RISE  1       
I__502/O                                  Span4Mux_v                 351    9131               RISE  1       
I__503/I                                  Span4Mux_s1_v              0      9131               RISE  1       
I__503/O                                  Span4Mux_s1_v              203    9335               RISE  1       
I__504/I                                  LocalMux                   0      9335               RISE  1       
I__504/O                                  LocalMux                   330    9664               RISE  1       
I__505/I                                  IoInMux                    0      9664               RISE  1       
I__505/O                                  IoInMux                    259    9924               RISE  1       
PWM_OUT0_obuf_preio/DOUT0                 PRE_IO_PIN_TYPE_011001     0      9924               RISE  1       
PWM_OUT0_obuf_preio/PADOUT                PRE_IO_PIN_TYPE_011001     2237   12161              FALL  1       
PWM_OUT0_obuf_iopad/DIN                   IO_PAD                     0      12161              FALL  1       
PWM_OUT0_obuf_iopad/PACKAGEPIN:out        IO_PAD                     2353   14514              FALL  1       
PWM_OUT0                                  PWM_Generator_Verilog      0      14514              FALL  1       

6.2.2::Path details for port: PWM_OUT1  
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : PWM_OUT1
Clock Port         : clk
Clock Reference    : PWM_Generator_Verilog|clk:R
Clock to Out Delay : 12950


Launch Clock Path Delay        2461
+ Clock To Q Delay              540
+ Data Path Delay              9949
---------------------------- ------
Clock To Out Delay            12950

Launch Clock Path
pin name                                          model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk                                               PWM_Generator_Verilog      0      0                  RISE  1       
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     590    590                RISE  1       
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      590                RISE  1       
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1998               RISE  1       
I__1079/I                                         gio2CtrlBuf                0      1998               RISE  1       
I__1079/O                                         gio2CtrlBuf                0      1998               RISE  1       
I__1080/I                                         GlobalMux                  0      1998               RISE  1       
I__1080/O                                         GlobalMux                  154    2153               RISE  1       
I__1089/I                                         ClkMux                     0      2153               RISE  1       
I__1089/O                                         ClkMux                     309    2461               RISE  1       
counter_PWM1_4_LC_1_1_4/clk                       LogicCell40_SEQ_MODE_1000  0      2461               RISE  1       

Data Path
pin name                                 model name                 delay  cummulative delay  edge  Fanout  
---------------------------------------  -------------------------  -----  -----------------  ----  ------  
counter_PWM1_4_LC_1_1_4/lcout            LogicCell40_SEQ_MODE_1000  540    3001               RISE  2       
I__250/I                                 LocalMux                   0      3001               RISE  1       
I__250/O                                 LocalMux                   330    3331               RISE  1       
I__252/I                                 InMux                      0      3331               RISE  1       
I__252/O                                 InMux                      259    3590               RISE  1       
PWM_OUT1_cry_4_c_inv_LC_2_1_0/in0        LogicCell40_SEQ_MODE_0000  0      3590               RISE  1       
PWM_OUT1_cry_4_c_inv_LC_2_1_0/lcout      LogicCell40_SEQ_MODE_0000  449    4039               RISE  1       
I__247/I                                 LocalMux                   0      4039               RISE  1       
I__247/O                                 LocalMux                   330    4369               RISE  1       
I__248/I                                 InMux                      0      4369               RISE  1       
I__248/O                                 InMux                      259    4628               RISE  1       
PWM_OUT1_cry_4_c_inv_LC_2_1_0/in1        LogicCell40_SEQ_MODE_0000  0      4628               RISE  1       
PWM_OUT1_cry_4_c_inv_LC_2_1_0/carryout   LogicCell40_SEQ_MODE_0000  259    4888               RISE  1       
PWM_OUT1_cry_5_c_inv_LC_2_1_1/carryin    LogicCell40_SEQ_MODE_0000  0      4888               RISE  1       
PWM_OUT1_cry_5_c_inv_LC_2_1_1/carryout   LogicCell40_SEQ_MODE_0000  126    5014               RISE  1       
PWM_OUT1_cry_6_c_inv_LC_2_1_2/carryin    LogicCell40_SEQ_MODE_0000  0      5014               RISE  1       
PWM_OUT1_cry_6_c_inv_LC_2_1_2/carryout   LogicCell40_SEQ_MODE_0000  126    5140               RISE  1       
PWM_OUT1_cry_7_c_inv_LC_2_1_3/carryin    LogicCell40_SEQ_MODE_0000  0      5140               RISE  1       
PWM_OUT1_cry_7_c_inv_LC_2_1_3/carryout   LogicCell40_SEQ_MODE_0000  126    5267               RISE  1       
PWM_OUT1_cry_8_c_inv_LC_2_1_4/carryin    LogicCell40_SEQ_MODE_0000  0      5267               RISE  1       
PWM_OUT1_cry_8_c_inv_LC_2_1_4/carryout   LogicCell40_SEQ_MODE_0000  126    5393               RISE  1       
PWM_OUT1_cry_9_c_inv_LC_2_1_5/carryin    LogicCell40_SEQ_MODE_0000  0      5393               RISE  1       
PWM_OUT1_cry_9_c_inv_LC_2_1_5/carryout   LogicCell40_SEQ_MODE_0000  126    5519               RISE  1       
PWM_OUT1_cry_10_c_inv_LC_2_1_6/carryin   LogicCell40_SEQ_MODE_0000  0      5519               RISE  1       
PWM_OUT1_cry_10_c_inv_LC_2_1_6/carryout  LogicCell40_SEQ_MODE_0000  126    5645               RISE  1       
PWM_OUT1_cry_11_c_inv_LC_2_1_7/carryin   LogicCell40_SEQ_MODE_0000  0      5645               RISE  1       
PWM_OUT1_cry_11_c_inv_LC_2_1_7/carryout  LogicCell40_SEQ_MODE_0000  126    5772               RISE  1       
IN_MUX_bfv_2_2_0_/carryinitin            ICE_CARRY_IN_MUX           0      5772               RISE  1       
IN_MUX_bfv_2_2_0_/carryinitout           ICE_CARRY_IN_MUX           196    5968               RISE  1       
PWM_OUT1_cry_12_c_inv_LC_2_2_0/carryin   LogicCell40_SEQ_MODE_0000  0      5968               RISE  1       
PWM_OUT1_cry_12_c_inv_LC_2_2_0/carryout  LogicCell40_SEQ_MODE_0000  126    6094               RISE  1       
PWM_OUT1_cry_13_c_inv_LC_2_2_1/carryin   LogicCell40_SEQ_MODE_0000  0      6094               RISE  1       
PWM_OUT1_cry_13_c_inv_LC_2_2_1/carryout  LogicCell40_SEQ_MODE_0000  126    6221               RISE  1       
PWM_OUT1_cry_14_c_inv_LC_2_2_2/carryin   LogicCell40_SEQ_MODE_0000  0      6221               RISE  1       
PWM_OUT1_cry_14_c_inv_LC_2_2_2/carryout  LogicCell40_SEQ_MODE_0000  126    6347               RISE  1       
PWM_OUT1_cry_15_c_inv_LC_2_2_3/carryin   LogicCell40_SEQ_MODE_0000  0      6347               RISE  1       
PWM_OUT1_cry_15_c_inv_LC_2_2_3/carryout  LogicCell40_SEQ_MODE_0000  126    6473               RISE  1       
PWM_OUT1_cry_16_c_inv_LC_2_2_4/carryin   LogicCell40_SEQ_MODE_0000  0      6473               RISE  1       
PWM_OUT1_cry_16_c_inv_LC_2_2_4/carryout  LogicCell40_SEQ_MODE_0000  126    6599               RISE  1       
I__319/I                                 InMux                      0      6599               RISE  1       
I__319/O                                 InMux                      259    6859               RISE  1       
PWM_OUT1_c_THRU_LUT4_0_LC_2_2_5/in3      LogicCell40_SEQ_MODE_0000  0      6859               RISE  1       
PWM_OUT1_c_THRU_LUT4_0_LC_2_2_5/lcout    LogicCell40_SEQ_MODE_0000  316    7174               RISE  1       
I__315/I                                 Odrv12                     0      7174               RISE  1       
I__315/O                                 Odrv12                     491    7665               RISE  1       
I__316/I                                 Span12Mux_s1_v             0      7665               RISE  1       
I__316/O                                 Span12Mux_s1_v             105    7771               RISE  1       
I__317/I                                 LocalMux                   0      7771               RISE  1       
I__317/O                                 LocalMux                   330    8100               RISE  1       
I__318/I                                 IoInMux                    0      8100               RISE  1       
I__318/O                                 IoInMux                    259    8360               RISE  1       
PWM_OUT1_obuf_preio/DOUT0                PRE_IO_PIN_TYPE_011001     0      8360               RISE  1       
PWM_OUT1_obuf_preio/PADOUT               PRE_IO_PIN_TYPE_011001     2237   10597              FALL  1       
PWM_OUT1_obuf_iopad/DIN                  IO_PAD                     0      10597              FALL  1       
PWM_OUT1_obuf_iopad/PACKAGEPIN:out       IO_PAD                     2353   12950              FALL  1       
PWM_OUT1                                 PWM_Generator_Verilog      0      12950              FALL  1       

6.4::Hold Times Path Details            
--------------------------------------------------

6.4.1::Path details for port: decrease_duty0
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : decrease_duty0
Clock Port        : clk
Clock Reference   : PWM_Generator_Verilog|clk:R
Hold Time         : 245


Capture Clock Path Delay       2461
+ Hold  Time                      0
- Data Path Delay             -2216
---------------------------- ------
Hold Time                       245

Data Path
pin name                                 model name                 delay  cummulative delay  edge  Fanout  
---------------------------------------  -------------------------  -----  -----------------  ----  ------  
decrease_duty0                           PWM_Generator_Verilog      0      0                  FALL  1       
decrease_duty0_ibuf_iopad/PACKAGEPIN:in  IO_PAD                     0      0                  FALL  1       
decrease_duty0_ibuf_iopad/DOUT           IO_PAD                     540    540                FALL  1       
decrease_duty0_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001     0      540                FALL  1       
decrease_duty0_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001     463    1003               FALL  1       
I__1102/I                                Odrv4                      0      1003               FALL  1       
I__1102/O                                Odrv4                      372    1375               FALL  1       
I__1103/I                                Span4Mux_h                 0      1375               FALL  1       
I__1103/O                                Span4Mux_h                 316    1690               FALL  1       
I__1104/I                                LocalMux                   0      1690               FALL  1       
I__1104/O                                LocalMux                   309    1999               FALL  1       
I__1105/I                                InMux                      0      1999               FALL  1       
I__1105/O                                InMux                      217    2216               FALL  1       
PWM_DFF3.Q_LC_7_4_7/in3                  LogicCell40_SEQ_MODE_1000  0      2216               FALL  1       

Capture Clock Path
pin name                                          model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk                                               PWM_Generator_Verilog      0      0                  RISE  1       
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     590    590                RISE  1       
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      590                RISE  1       
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1998               RISE  1       
I__1079/I                                         gio2CtrlBuf                0      1998               RISE  1       
I__1079/O                                         gio2CtrlBuf                0      1998               RISE  1       
I__1080/I                                         GlobalMux                  0      1998               RISE  1       
I__1080/O                                         GlobalMux                  154    2153               RISE  1       
I__1097/I                                         ClkMux                     0      2153               RISE  1       
I__1097/O                                         ClkMux                     309    2461               RISE  1       
PWM_DFF3.Q_LC_7_4_7/clk                           LogicCell40_SEQ_MODE_1000  0      2461               RISE  1       

6.4.2::Path details for port: decrease_duty1
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : decrease_duty1
Clock Port        : clk
Clock Reference   : PWM_Generator_Verilog|clk:R
Hold Time         : 245


Capture Clock Path Delay       2461
+ Hold  Time                      0
- Data Path Delay             -2216
---------------------------- ------
Hold Time                       245

Data Path
pin name                                 model name                 delay  cummulative delay  edge  Fanout  
---------------------------------------  -------------------------  -----  -----------------  ----  ------  
decrease_duty1                           PWM_Generator_Verilog      0      0                  FALL  1       
decrease_duty1_ibuf_iopad/PACKAGEPIN:in  IO_PAD                     0      0                  FALL  1       
decrease_duty1_ibuf_iopad/DOUT           IO_PAD                     540    540                FALL  1       
decrease_duty1_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001     0      540                FALL  1       
decrease_duty1_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001     463    1003               FALL  1       
I__889/I                                 Odrv4                      0      1003               FALL  1       
I__889/O                                 Odrv4                      372    1375               FALL  1       
I__890/I                                 Span4Mux_h                 0      1375               FALL  1       
I__890/O                                 Span4Mux_h                 316    1690               FALL  1       
I__891/I                                 LocalMux                   0      1690               FALL  1       
I__891/O                                 LocalMux                   309    1999               FALL  1       
I__892/I                                 InMux                      0      1999               FALL  1       
I__892/O                                 InMux                      217    2216               FALL  1       
PWM_DFF7.Q_LC_6_3_1/in3                  LogicCell40_SEQ_MODE_1000  0      2216               FALL  1       

Capture Clock Path
pin name                                          model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk                                               PWM_Generator_Verilog      0      0                  RISE  1       
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     590    590                RISE  1       
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      590                RISE  1       
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1998               RISE  1       
I__1079/I                                         gio2CtrlBuf                0      1998               RISE  1       
I__1079/O                                         gio2CtrlBuf                0      1998               RISE  1       
I__1080/I                                         GlobalMux                  0      1998               RISE  1       
I__1080/O                                         GlobalMux                  154    2153               RISE  1       
I__1096/I                                         ClkMux                     0      2153               RISE  1       
I__1096/O                                         ClkMux                     309    2461               RISE  1       
PWM_DFF7.Q_LC_6_3_1/clk                           LogicCell40_SEQ_MODE_1000  0      2461               RISE  1       

6.4.3::Path details for port: increase_duty0
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : increase_duty0
Clock Port        : clk
Clock Reference   : PWM_Generator_Verilog|clk:R
Hold Time         : 245


Capture Clock Path Delay       2461
+ Hold  Time                      0
- Data Path Delay             -2216
---------------------------- ------
Hold Time                       245

Data Path
pin name                                 model name                 delay  cummulative delay  edge  Fanout  
---------------------------------------  -------------------------  -----  -----------------  ----  ------  
increase_duty0                           PWM_Generator_Verilog      0      0                  FALL  1       
increase_duty0_ibuf_iopad/PACKAGEPIN:in  IO_PAD                     0      0                  FALL  1       
increase_duty0_ibuf_iopad/DOUT           IO_PAD                     540    540                FALL  1       
increase_duty0_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001     0      540                FALL  1       
increase_duty0_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001     463    1003               FALL  1       
I__885/I                                 Odrv4                      0      1003               FALL  1       
I__885/O                                 Odrv4                      372    1375               FALL  1       
I__886/I                                 Span4Mux_h                 0      1375               FALL  1       
I__886/O                                 Span4Mux_h                 316    1690               FALL  1       
I__887/I                                 LocalMux                   0      1690               FALL  1       
I__887/O                                 LocalMux                   309    1999               FALL  1       
I__888/I                                 InMux                      0      1999               FALL  1       
I__888/O                                 InMux                      217    2216               FALL  1       
PWM_DFF1.Q_LC_6_3_2/in3                  LogicCell40_SEQ_MODE_1000  0      2216               FALL  1       

Capture Clock Path
pin name                                          model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk                                               PWM_Generator_Verilog      0      0                  RISE  1       
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     590    590                RISE  1       
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      590                RISE  1       
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1998               RISE  1       
I__1079/I                                         gio2CtrlBuf                0      1998               RISE  1       
I__1079/O                                         gio2CtrlBuf                0      1998               RISE  1       
I__1080/I                                         GlobalMux                  0      1998               RISE  1       
I__1080/O                                         GlobalMux                  154    2153               RISE  1       
I__1096/I                                         ClkMux                     0      2153               RISE  1       
I__1096/O                                         ClkMux                     309    2461               RISE  1       
PWM_DFF1.Q_LC_6_3_2/clk                           LogicCell40_SEQ_MODE_1000  0      2461               RISE  1       

6.4.4::Path details for port: increase_duty1
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : increase_duty1
Clock Port        : clk
Clock Reference   : PWM_Generator_Verilog|clk:R
Hold Time         : 245


Capture Clock Path Delay       2461
+ Hold  Time                      0
- Data Path Delay             -2216
---------------------------- ------
Hold Time                       245

Data Path
pin name                                 model name                 delay  cummulative delay  edge  Fanout  
---------------------------------------  -------------------------  -----  -----------------  ----  ------  
increase_duty1                           PWM_Generator_Verilog      0      0                  FALL  1       
increase_duty1_ibuf_iopad/PACKAGEPIN:in  IO_PAD                     0      0                  FALL  1       
increase_duty1_ibuf_iopad/DOUT           IO_PAD                     540    540                FALL  1       
increase_duty1_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001     0      540                FALL  1       
increase_duty1_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001     463    1003               FALL  1       
I__732/I                                 Odrv4                      0      1003               FALL  1       
I__732/O                                 Odrv4                      372    1375               FALL  1       
I__733/I                                 Span4Mux_h                 0      1375               FALL  1       
I__733/O                                 Span4Mux_h                 316    1690               FALL  1       
I__734/I                                 LocalMux                   0      1690               FALL  1       
I__734/O                                 LocalMux                   309    1999               FALL  1       
I__735/I                                 InMux                      0      1999               FALL  1       
I__735/O                                 InMux                      217    2216               FALL  1       
PWM_DFF5.Q_LC_5_2_2/in0                  LogicCell40_SEQ_MODE_1000  0      2216               FALL  1       

Capture Clock Path
pin name                                          model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk                                               PWM_Generator_Verilog      0      0                  RISE  1       
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     590    590                RISE  1       
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      590                RISE  1       
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1998               RISE  1       
I__1079/I                                         gio2CtrlBuf                0      1998               RISE  1       
I__1079/O                                         gio2CtrlBuf                0      1998               RISE  1       
I__1080/I                                         GlobalMux                  0      1998               RISE  1       
I__1080/O                                         GlobalMux                  154    2153               RISE  1       
I__1095/I                                         ClkMux                     0      2153               RISE  1       
I__1095/O                                         ClkMux                     309    2461               RISE  1       
PWM_DFF5.Q_LC_5_2_2/clk                           LogicCell40_SEQ_MODE_1000  0      2461               RISE  1       

6.5::Min Clock to Out Path Details      
--------------------------------------------------

6.5.1::Path details for port: PWM_OUT0  
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : PWM_OUT0
Clock Port         : clk
Clock Reference    : PWM_Generator_Verilog|clk:R
Clock to Out Delay : 11409


Launch Clock Path Delay        2461
+ Clock To Q Delay              540
+ Data Path Delay              8408
---------------------------- ------
Clock To Out Delay            11409

Launch Clock Path
pin name                                          model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk                                               PWM_Generator_Verilog      0      0                  RISE  1       
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     590    590                RISE  1       
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      590                RISE  1       
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1998               RISE  1       
I__1079/I                                         gio2CtrlBuf                0      1998               RISE  1       
I__1079/O                                         gio2CtrlBuf                0      1998               RISE  1       
I__1080/I                                         GlobalMux                  0      1998               RISE  1       
I__1080/O                                         GlobalMux                  154    2153               RISE  1       
I__1086/I                                         ClkMux                     0      2153               RISE  1       
I__1086/O                                         ClkMux                     309    2461               RISE  1       
DUTY_CYCLE0_17_LC_5_7_5/clk                       LogicCell40_SEQ_MODE_1000  0      2461               RISE  1       

Data Path
pin name                                  model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------  -------------------------  -----  -----------------  ----  ------  
DUTY_CYCLE0_17_LC_5_7_5/lcout             LogicCell40_SEQ_MODE_1000  540    3001               FALL  4       
I__1177/I                                 Odrv4                      0      3001               FALL  1       
I__1177/O                                 Odrv4                      372    3373               FALL  1       
I__1181/I                                 Span4Mux_h                 0      3373               FALL  1       
I__1181/O                                 Span4Mux_h                 316    3689               FALL  1       
I__1184/I                                 LocalMux                   0      3689               FALL  1       
I__1184/O                                 LocalMux                   309    3997               FALL  1       
I__1185/I                                 InMux                      0      3997               FALL  1       
I__1185/O                                 InMux                      217    4215               FALL  1       
I__1186/I                                 CascadeMux                 0      4215               FALL  1       
I__1186/O                                 CascadeMux                 0      4215               FALL  1       
PWM_OUT0_cry_17_c_inv_LC_2_10_5/in2       LogicCell40_SEQ_MODE_0000  0      4215               FALL  1       
PWM_OUT0_cry_17_c_inv_LC_2_10_5/carryout  LogicCell40_SEQ_MODE_0000  133    4348               FALL  1       
PWM_OUT0_cry_18_c_LC_2_10_6/carryin       LogicCell40_SEQ_MODE_0000  0      4348               FALL  1       
PWM_OUT0_cry_18_c_LC_2_10_6/carryout      LogicCell40_SEQ_MODE_0000  105    4453               FALL  1       
I__506/I                                  InMux                      0      4453               FALL  1       
I__506/O                                  InMux                      217    4671               FALL  1       
PWM_OUT0_c_THRU_LUT4_0_LC_2_10_7/in3      LogicCell40_SEQ_MODE_0000  0      4671               FALL  1       
PWM_OUT0_c_THRU_LUT4_0_LC_2_10_7/lcout    LogicCell40_SEQ_MODE_0000  288    4958               FALL  1       
I__499/I                                  Odrv4                      0      4958               FALL  1       
I__499/O                                  Odrv4                      372    5330               FALL  1       
I__500/I                                  Span4Mux_h                 0      5330               FALL  1       
I__500/O                                  Span4Mux_h                 316    5645               FALL  1       
I__501/I                                  Span4Mux_v                 0      5645               FALL  1       
I__501/O                                  Span4Mux_v                 372    6017               FALL  1       
I__502/I                                  Span4Mux_v                 0      6017               FALL  1       
I__502/O                                  Span4Mux_v                 372    6389               FALL  1       
I__503/I                                  Span4Mux_s1_v              0      6389               FALL  1       
I__503/O                                  Span4Mux_s1_v              196    6585               FALL  1       
I__504/I                                  LocalMux                   0      6585               FALL  1       
I__504/O                                  LocalMux                   309    6894               FALL  1       
I__505/I                                  IoInMux                    0      6894               FALL  1       
I__505/O                                  IoInMux                    217    7111               FALL  1       
PWM_OUT0_obuf_preio/DOUT0                 PRE_IO_PIN_TYPE_011001     0      7111               FALL  1       
PWM_OUT0_obuf_preio/PADOUT                PRE_IO_PIN_TYPE_011001     2006   9117               RISE  1       
PWM_OUT0_obuf_iopad/DIN                   IO_PAD                     0      9117               RISE  1       
PWM_OUT0_obuf_iopad/PACKAGEPIN:out        IO_PAD                     2292   11409              RISE  1       
PWM_OUT0                                  PWM_Generator_Verilog      0      11409              RISE  1       

6.5.2::Path details for port: PWM_OUT1  
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : PWM_OUT1
Clock Port         : clk
Clock Reference    : PWM_Generator_Verilog|clk:R
Clock to Out Delay : 10343


Launch Clock Path Delay        2461
+ Clock To Q Delay              540
+ Data Path Delay              7342
---------------------------- ------
Clock To Out Delay            10343

Launch Clock Path
pin name                                          model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk                                               PWM_Generator_Verilog      0      0                  RISE  1       
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     590    590                RISE  1       
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      590                RISE  1       
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1998               RISE  1       
I__1079/I                                         gio2CtrlBuf                0      1998               RISE  1       
I__1079/O                                         gio2CtrlBuf                0      1998               RISE  1       
I__1080/I                                         GlobalMux                  0      1998               RISE  1       
I__1080/O                                         GlobalMux                  154    2153               RISE  1       
I__1090/I                                         ClkMux                     0      2153               RISE  1       
I__1090/O                                         ClkMux                     309    2461               RISE  1       
DUTY_CYCLE1_16_LC_4_4_4/clk                       LogicCell40_SEQ_MODE_1000  0      2461               RISE  1       

Data Path
pin name                                 model name                 delay  cummulative delay  edge  Fanout  
---------------------------------------  -------------------------  -----  -----------------  ----  ------  
DUTY_CYCLE1_16_LC_4_4_4/lcout            LogicCell40_SEQ_MODE_1000  540    3001               FALL  4       
I__791/I                                 Odrv4                      0      3001               FALL  1       
I__791/O                                 Odrv4                      372    3373               FALL  1       
I__795/I                                 Span4Mux_s3_v              0      3373               FALL  1       
I__795/O                                 Span4Mux_s3_v              337    3710               FALL  1       
I__797/I                                 LocalMux                   0      3710               FALL  1       
I__797/O                                 LocalMux                   309    4018               FALL  1       
I__798/I                                 InMux                      0      4018               FALL  1       
I__798/O                                 InMux                      217    4236               FALL  1       
I__799/I                                 CascadeMux                 0      4236               FALL  1       
I__799/O                                 CascadeMux                 0      4236               FALL  1       
PWM_OUT1_cry_16_c_inv_LC_2_2_4/in2       LogicCell40_SEQ_MODE_0000  0      4236               FALL  1       
PWM_OUT1_cry_16_c_inv_LC_2_2_4/carryout  LogicCell40_SEQ_MODE_0000  133    4369               FALL  1       
I__319/I                                 InMux                      0      4369               FALL  1       
I__319/O                                 InMux                      217    4586               FALL  1       
PWM_OUT1_c_THRU_LUT4_0_LC_2_2_5/in3      LogicCell40_SEQ_MODE_0000  0      4586               FALL  1       
PWM_OUT1_c_THRU_LUT4_0_LC_2_2_5/lcout    LogicCell40_SEQ_MODE_0000  288    4874               FALL  1       
I__315/I                                 Odrv12                     0      4874               FALL  1       
I__315/O                                 Odrv12                     540    5414               FALL  1       
I__316/I                                 Span12Mux_s1_v             0      5414               FALL  1       
I__316/O                                 Span12Mux_s1_v             105    5519               FALL  1       
I__317/I                                 LocalMux                   0      5519               FALL  1       
I__317/O                                 LocalMux                   309    5828               FALL  1       
I__318/I                                 IoInMux                    0      5828               FALL  1       
I__318/O                                 IoInMux                    217    6045               FALL  1       
PWM_OUT1_obuf_preio/DOUT0                PRE_IO_PIN_TYPE_011001     0      6045               FALL  1       
PWM_OUT1_obuf_preio/PADOUT               PRE_IO_PIN_TYPE_011001     2006   8051               RISE  1       
PWM_OUT1_obuf_iopad/DIN                  IO_PAD                     0      8051               RISE  1       
PWM_OUT1_obuf_iopad/PACKAGEPIN:out       IO_PAD                     2292   10343              RISE  1       
PWM_OUT1                                 PWM_Generator_Verilog      0      10343              RISE  1       


 =====================================================================
                    End of Path Details for Datasheet
 #####################################################################

##################################################################### 
                    Detailed Setup Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : DUTY_CYCLE1_10_LC_4_3_6/lcout
Path End         : DUTY_CYCLE1_16_LC_4_4_4/in3
Capture Clock    : DUTY_CYCLE1_16_LC_4_4_4/clk
Setup Constraint : 11160p
Path slack       : 3081p

Capture Clock Arrival Time (PWM_Generator_Verilog|clk:R#2)   11160
+ Capture Clock Source Latency                                   0
+ Capture Clock Path Delay                                    2461
- Setup Time                                                  -274
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               13348

Launch Clock Arrival Time (PWM_Generator_Verilog|clk:R#1)       0
+ Launch Clock Source Latency                                   0
+ Launch Clock Path Delay                                    2461
+ Clock To Q                                                  540
+ Data Path Delay                                            7266
---------------------------------------------------------   ----- 
End-of-path arrival time (ps)                               10267
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1092/I                                         ClkMux                         0              2153  RISE       1
I__1092/O                                         ClkMux                       309              2461  RISE       1
DUTY_CYCLE1_10_LC_4_3_6/clk                       LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
DUTY_CYCLE1_10_LC_4_3_6/lcout                 LogicCell40_SEQ_MODE_1000    540              3001   3080  RISE       7
I__590/I                                      Odrv12                         0              3001   3080  RISE       1
I__590/O                                      Odrv12                       491              3492   3080  RISE       1
I__595/I                                      LocalMux                       0              3492   3080  RISE       1
I__595/O                                      LocalMux                     330              3822   3080  RISE       1
I__602/I                                      InMux                          0              3822   3080  RISE       1
I__602/O                                      InMux                        259              4081   3080  RISE       1
DUTY_CYCLE1_RNIMK6B1_9_LC_2_3_2/in0           LogicCell40_SEQ_MODE_0000      0              4081   3080  RISE       1
DUTY_CYCLE1_RNIMK6B1_9_LC_2_3_2/lcout         LogicCell40_SEQ_MODE_0000    449              4530   3080  RISE       1
I__361/I                                      Odrv4                          0              4530   3080  RISE       1
I__361/O                                      Odrv4                        351              4881   3080  RISE       1
I__362/I                                      LocalMux                       0              4881   3080  RISE       1
I__362/O                                      LocalMux                     330              5211   3080  RISE       1
I__363/I                                      InMux                          0              5211   3080  RISE       1
I__363/O                                      InMux                        259              5470   3080  RISE       1
DUTY_CYCLE1_RNI3HOP4_8_LC_2_4_2/in0           LogicCell40_SEQ_MODE_0000      0              5470   3080  RISE       1
DUTY_CYCLE1_RNI3HOP4_8_LC_2_4_2/ltout         LogicCell40_SEQ_MODE_0000    386              5856   3080  FALL       1
I__357/I                                      CascadeMux                     0              5856   3080  FALL       1
I__357/O                                      CascadeMux                     0              5856   3080  FALL       1
DUTY_CYCLE1_RNICBOM8_11_LC_2_4_3/in2          LogicCell40_SEQ_MODE_0000      0              5856   3080  FALL       1
DUTY_CYCLE1_RNICBOM8_11_LC_2_4_3/lcout        LogicCell40_SEQ_MODE_0000    379              6235   3080  RISE       8
I__753/I                                      Odrv4                          0              6235   3080  RISE       1
I__753/O                                      Odrv4                        351              6585   3080  RISE       1
I__755/I                                      LocalMux                       0              6585   3080  RISE       1
I__755/O                                      LocalMux                     330              6915   3080  RISE       1
I__759/I                                      InMux                          0              6915   3080  RISE       1
I__759/O                                      InMux                        259              7174   3080  RISE       1
un1_DUTY_CYCLE1_2_cry_4_c_RNO_LC_4_4_5/in1    LogicCell40_SEQ_MODE_0000      0              7174   3080  RISE       1
un1_DUTY_CYCLE1_2_cry_4_c_RNO_LC_4_4_5/lcout  LogicCell40_SEQ_MODE_0000    400              7574   3080  RISE       1
I__518/I                                      LocalMux                       0              7574   3080  RISE       1
I__518/O                                      LocalMux                     330              7904   3080  RISE       1
I__519/I                                      InMux                          0              7904   3080  RISE       1
I__519/O                                      InMux                        259              8163   3080  RISE       1
un1_DUTY_CYCLE1_2_cry_4_c_LC_4_3_0/in1        LogicCell40_SEQ_MODE_0000      0              8163   3080  RISE       1
un1_DUTY_CYCLE1_2_cry_4_c_LC_4_3_0/carryout   LogicCell40_SEQ_MODE_0000    259              8423   3080  RISE       2
DUTY_CYCLE1_5_LC_4_3_1/carryin                LogicCell40_SEQ_MODE_1000      0              8423   3080  RISE       1
DUTY_CYCLE1_5_LC_4_3_1/carryout               LogicCell40_SEQ_MODE_1000    126              8549   3080  RISE       2
DUTY_CYCLE1_6_LC_4_3_2/carryin                LogicCell40_SEQ_MODE_1000      0              8549   3080  RISE       1
DUTY_CYCLE1_6_LC_4_3_2/carryout               LogicCell40_SEQ_MODE_1000    126              8675   3080  RISE       2
DUTY_CYCLE1_7_LC_4_3_3/carryin                LogicCell40_SEQ_MODE_1000      0              8675   3080  RISE       1
DUTY_CYCLE1_7_LC_4_3_3/carryout               LogicCell40_SEQ_MODE_1000    126              8801   3080  RISE       2
DUTY_CYCLE1_8_LC_4_3_4/carryin                LogicCell40_SEQ_MODE_1000      0              8801   3080  RISE       1
DUTY_CYCLE1_8_LC_4_3_4/carryout               LogicCell40_SEQ_MODE_1000    126              8928   3080  RISE       2
DUTY_CYCLE1_9_LC_4_3_5/carryin                LogicCell40_SEQ_MODE_1000      0              8928   3080  RISE       1
DUTY_CYCLE1_9_LC_4_3_5/carryout               LogicCell40_SEQ_MODE_1000    126              9054   3080  RISE       2
DUTY_CYCLE1_10_LC_4_3_6/carryin               LogicCell40_SEQ_MODE_1000      0              9054   3080  RISE       1
DUTY_CYCLE1_10_LC_4_3_6/carryout              LogicCell40_SEQ_MODE_1000    126              9180   3080  RISE       2
DUTY_CYCLE1_11_LC_4_3_7/carryin               LogicCell40_SEQ_MODE_1000      0              9180   3080  RISE       1
DUTY_CYCLE1_11_LC_4_3_7/carryout              LogicCell40_SEQ_MODE_1000    126              9306   3080  RISE       1
IN_MUX_bfv_4_4_0_/carryinitin                 ICE_CARRY_IN_MUX               0              9306   3080  RISE       1
IN_MUX_bfv_4_4_0_/carryinitout                ICE_CARRY_IN_MUX             196              9503   3080  RISE       2
DUTY_CYCLE1_12_LC_4_4_0/carryin               LogicCell40_SEQ_MODE_1000      0              9503   3080  RISE       1
DUTY_CYCLE1_12_LC_4_4_0/carryout              LogicCell40_SEQ_MODE_1000    126              9629   3080  RISE       2
DUTY_CYCLE1_13_LC_4_4_1/carryin               LogicCell40_SEQ_MODE_1000      0              9629   3080  RISE       1
DUTY_CYCLE1_13_LC_4_4_1/carryout              LogicCell40_SEQ_MODE_1000    126              9755   3080  RISE       2
DUTY_CYCLE1_14_LC_4_4_2/carryin               LogicCell40_SEQ_MODE_1000      0              9755   3080  RISE       1
DUTY_CYCLE1_14_LC_4_4_2/carryout              LogicCell40_SEQ_MODE_1000    126              9882   3080  RISE       2
DUTY_CYCLE1_15_LC_4_4_3/carryin               LogicCell40_SEQ_MODE_1000      0              9882   3080  RISE       1
DUTY_CYCLE1_15_LC_4_4_3/carryout              LogicCell40_SEQ_MODE_1000    126             10008   3080  RISE       1
I__520/I                                      InMux                          0             10008   3080  RISE       1
I__520/O                                      InMux                        259             10267   3080  RISE       1
DUTY_CYCLE1_16_LC_4_4_4/in3                   LogicCell40_SEQ_MODE_1000      0             10267   3080  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1090/I                                         ClkMux                         0              2153  RISE       1
I__1090/O                                         ClkMux                       309              2461  RISE       1
DUTY_CYCLE1_16_LC_4_4_4/clk                       LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : DUTY_CYCLE1_10_LC_4_3_6/lcout
Path End         : DUTY_CYCLE1_15_LC_4_4_3/in3
Capture Clock    : DUTY_CYCLE1_15_LC_4_4_3/clk
Setup Constraint : 11160p
Path slack       : 3207p

Capture Clock Arrival Time (PWM_Generator_Verilog|clk:R#2)   11160
+ Capture Clock Source Latency                                   0
+ Capture Clock Path Delay                                    2461
- Setup Time                                                  -274
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               13348

Launch Clock Arrival Time (PWM_Generator_Verilog|clk:R#1)       0
+ Launch Clock Source Latency                                   0
+ Launch Clock Path Delay                                    2461
+ Clock To Q                                                  540
+ Data Path Delay                                            7140
---------------------------------------------------------   ----- 
End-of-path arrival time (ps)                               10141
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1092/I                                         ClkMux                         0              2153  RISE       1
I__1092/O                                         ClkMux                       309              2461  RISE       1
DUTY_CYCLE1_10_LC_4_3_6/clk                       LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
DUTY_CYCLE1_10_LC_4_3_6/lcout                 LogicCell40_SEQ_MODE_1000    540              3001   3080  RISE       7
I__590/I                                      Odrv12                         0              3001   3080  RISE       1
I__590/O                                      Odrv12                       491              3492   3080  RISE       1
I__595/I                                      LocalMux                       0              3492   3080  RISE       1
I__595/O                                      LocalMux                     330              3822   3080  RISE       1
I__602/I                                      InMux                          0              3822   3080  RISE       1
I__602/O                                      InMux                        259              4081   3080  RISE       1
DUTY_CYCLE1_RNIMK6B1_9_LC_2_3_2/in0           LogicCell40_SEQ_MODE_0000      0              4081   3080  RISE       1
DUTY_CYCLE1_RNIMK6B1_9_LC_2_3_2/lcout         LogicCell40_SEQ_MODE_0000    449              4530   3080  RISE       1
I__361/I                                      Odrv4                          0              4530   3080  RISE       1
I__361/O                                      Odrv4                        351              4881   3080  RISE       1
I__362/I                                      LocalMux                       0              4881   3080  RISE       1
I__362/O                                      LocalMux                     330              5211   3080  RISE       1
I__363/I                                      InMux                          0              5211   3080  RISE       1
I__363/O                                      InMux                        259              5470   3080  RISE       1
DUTY_CYCLE1_RNI3HOP4_8_LC_2_4_2/in0           LogicCell40_SEQ_MODE_0000      0              5470   3080  RISE       1
DUTY_CYCLE1_RNI3HOP4_8_LC_2_4_2/ltout         LogicCell40_SEQ_MODE_0000    386              5856   3080  FALL       1
I__357/I                                      CascadeMux                     0              5856   3080  FALL       1
I__357/O                                      CascadeMux                     0              5856   3080  FALL       1
DUTY_CYCLE1_RNICBOM8_11_LC_2_4_3/in2          LogicCell40_SEQ_MODE_0000      0              5856   3080  FALL       1
DUTY_CYCLE1_RNICBOM8_11_LC_2_4_3/lcout        LogicCell40_SEQ_MODE_0000    379              6235   3080  RISE       8
I__753/I                                      Odrv4                          0              6235   3080  RISE       1
I__753/O                                      Odrv4                        351              6585   3080  RISE       1
I__755/I                                      LocalMux                       0              6585   3080  RISE       1
I__755/O                                      LocalMux                     330              6915   3080  RISE       1
I__759/I                                      InMux                          0              6915   3080  RISE       1
I__759/O                                      InMux                        259              7174   3080  RISE       1
un1_DUTY_CYCLE1_2_cry_4_c_RNO_LC_4_4_5/in1    LogicCell40_SEQ_MODE_0000      0              7174   3080  RISE       1
un1_DUTY_CYCLE1_2_cry_4_c_RNO_LC_4_4_5/lcout  LogicCell40_SEQ_MODE_0000    400              7574   3080  RISE       1
I__518/I                                      LocalMux                       0              7574   3080  RISE       1
I__518/O                                      LocalMux                     330              7904   3080  RISE       1
I__519/I                                      InMux                          0              7904   3080  RISE       1
I__519/O                                      InMux                        259              8163   3080  RISE       1
un1_DUTY_CYCLE1_2_cry_4_c_LC_4_3_0/in1        LogicCell40_SEQ_MODE_0000      0              8163   3080  RISE       1
un1_DUTY_CYCLE1_2_cry_4_c_LC_4_3_0/carryout   LogicCell40_SEQ_MODE_0000    259              8423   3080  RISE       2
DUTY_CYCLE1_5_LC_4_3_1/carryin                LogicCell40_SEQ_MODE_1000      0              8423   3080  RISE       1
DUTY_CYCLE1_5_LC_4_3_1/carryout               LogicCell40_SEQ_MODE_1000    126              8549   3080  RISE       2
DUTY_CYCLE1_6_LC_4_3_2/carryin                LogicCell40_SEQ_MODE_1000      0              8549   3080  RISE       1
DUTY_CYCLE1_6_LC_4_3_2/carryout               LogicCell40_SEQ_MODE_1000    126              8675   3080  RISE       2
DUTY_CYCLE1_7_LC_4_3_3/carryin                LogicCell40_SEQ_MODE_1000      0              8675   3080  RISE       1
DUTY_CYCLE1_7_LC_4_3_3/carryout               LogicCell40_SEQ_MODE_1000    126              8801   3080  RISE       2
DUTY_CYCLE1_8_LC_4_3_4/carryin                LogicCell40_SEQ_MODE_1000      0              8801   3080  RISE       1
DUTY_CYCLE1_8_LC_4_3_4/carryout               LogicCell40_SEQ_MODE_1000    126              8928   3080  RISE       2
DUTY_CYCLE1_9_LC_4_3_5/carryin                LogicCell40_SEQ_MODE_1000      0              8928   3080  RISE       1
DUTY_CYCLE1_9_LC_4_3_5/carryout               LogicCell40_SEQ_MODE_1000    126              9054   3080  RISE       2
DUTY_CYCLE1_10_LC_4_3_6/carryin               LogicCell40_SEQ_MODE_1000      0              9054   3080  RISE       1
DUTY_CYCLE1_10_LC_4_3_6/carryout              LogicCell40_SEQ_MODE_1000    126              9180   3080  RISE       2
DUTY_CYCLE1_11_LC_4_3_7/carryin               LogicCell40_SEQ_MODE_1000      0              9180   3080  RISE       1
DUTY_CYCLE1_11_LC_4_3_7/carryout              LogicCell40_SEQ_MODE_1000    126              9306   3080  RISE       1
IN_MUX_bfv_4_4_0_/carryinitin                 ICE_CARRY_IN_MUX               0              9306   3080  RISE       1
IN_MUX_bfv_4_4_0_/carryinitout                ICE_CARRY_IN_MUX             196              9503   3080  RISE       2
DUTY_CYCLE1_12_LC_4_4_0/carryin               LogicCell40_SEQ_MODE_1000      0              9503   3080  RISE       1
DUTY_CYCLE1_12_LC_4_4_0/carryout              LogicCell40_SEQ_MODE_1000    126              9629   3080  RISE       2
DUTY_CYCLE1_13_LC_4_4_1/carryin               LogicCell40_SEQ_MODE_1000      0              9629   3080  RISE       1
DUTY_CYCLE1_13_LC_4_4_1/carryout              LogicCell40_SEQ_MODE_1000    126              9755   3080  RISE       2
DUTY_CYCLE1_14_LC_4_4_2/carryin               LogicCell40_SEQ_MODE_1000      0              9755   3080  RISE       1
DUTY_CYCLE1_14_LC_4_4_2/carryout              LogicCell40_SEQ_MODE_1000    126              9882   3080  RISE       2
I__521/I                                      InMux                          0              9882   3207  RISE       1
I__521/O                                      InMux                        259             10141   3207  RISE       1
DUTY_CYCLE1_15_LC_4_4_3/in3                   LogicCell40_SEQ_MODE_1000      0             10141   3207  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1090/I                                         ClkMux                         0              2153  RISE       1
I__1090/O                                         ClkMux                       309              2461  RISE       1
DUTY_CYCLE1_15_LC_4_4_3/clk                       LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : DUTY_CYCLE1_10_LC_4_3_6/lcout
Path End         : DUTY_CYCLE1_14_LC_4_4_2/in3
Capture Clock    : DUTY_CYCLE1_14_LC_4_4_2/clk
Setup Constraint : 11160p
Path slack       : 3333p

Capture Clock Arrival Time (PWM_Generator_Verilog|clk:R#2)   11160
+ Capture Clock Source Latency                                   0
+ Capture Clock Path Delay                                    2461
- Setup Time                                                  -274
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               13348

Launch Clock Arrival Time (PWM_Generator_Verilog|clk:R#1)       0
+ Launch Clock Source Latency                                   0
+ Launch Clock Path Delay                                    2461
+ Clock To Q                                                  540
+ Data Path Delay                                            7014
---------------------------------------------------------   ----- 
End-of-path arrival time (ps)                               10015
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1092/I                                         ClkMux                         0              2153  RISE       1
I__1092/O                                         ClkMux                       309              2461  RISE       1
DUTY_CYCLE1_10_LC_4_3_6/clk                       LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
DUTY_CYCLE1_10_LC_4_3_6/lcout                 LogicCell40_SEQ_MODE_1000    540              3001   3080  RISE       7
I__590/I                                      Odrv12                         0              3001   3080  RISE       1
I__590/O                                      Odrv12                       491              3492   3080  RISE       1
I__595/I                                      LocalMux                       0              3492   3080  RISE       1
I__595/O                                      LocalMux                     330              3822   3080  RISE       1
I__602/I                                      InMux                          0              3822   3080  RISE       1
I__602/O                                      InMux                        259              4081   3080  RISE       1
DUTY_CYCLE1_RNIMK6B1_9_LC_2_3_2/in0           LogicCell40_SEQ_MODE_0000      0              4081   3080  RISE       1
DUTY_CYCLE1_RNIMK6B1_9_LC_2_3_2/lcout         LogicCell40_SEQ_MODE_0000    449              4530   3080  RISE       1
I__361/I                                      Odrv4                          0              4530   3080  RISE       1
I__361/O                                      Odrv4                        351              4881   3080  RISE       1
I__362/I                                      LocalMux                       0              4881   3080  RISE       1
I__362/O                                      LocalMux                     330              5211   3080  RISE       1
I__363/I                                      InMux                          0              5211   3080  RISE       1
I__363/O                                      InMux                        259              5470   3080  RISE       1
DUTY_CYCLE1_RNI3HOP4_8_LC_2_4_2/in0           LogicCell40_SEQ_MODE_0000      0              5470   3080  RISE       1
DUTY_CYCLE1_RNI3HOP4_8_LC_2_4_2/ltout         LogicCell40_SEQ_MODE_0000    386              5856   3080  FALL       1
I__357/I                                      CascadeMux                     0              5856   3080  FALL       1
I__357/O                                      CascadeMux                     0              5856   3080  FALL       1
DUTY_CYCLE1_RNICBOM8_11_LC_2_4_3/in2          LogicCell40_SEQ_MODE_0000      0              5856   3080  FALL       1
DUTY_CYCLE1_RNICBOM8_11_LC_2_4_3/lcout        LogicCell40_SEQ_MODE_0000    379              6235   3080  RISE       8
I__753/I                                      Odrv4                          0              6235   3080  RISE       1
I__753/O                                      Odrv4                        351              6585   3080  RISE       1
I__755/I                                      LocalMux                       0              6585   3080  RISE       1
I__755/O                                      LocalMux                     330              6915   3080  RISE       1
I__759/I                                      InMux                          0              6915   3080  RISE       1
I__759/O                                      InMux                        259              7174   3080  RISE       1
un1_DUTY_CYCLE1_2_cry_4_c_RNO_LC_4_4_5/in1    LogicCell40_SEQ_MODE_0000      0              7174   3080  RISE       1
un1_DUTY_CYCLE1_2_cry_4_c_RNO_LC_4_4_5/lcout  LogicCell40_SEQ_MODE_0000    400              7574   3080  RISE       1
I__518/I                                      LocalMux                       0              7574   3080  RISE       1
I__518/O                                      LocalMux                     330              7904   3080  RISE       1
I__519/I                                      InMux                          0              7904   3080  RISE       1
I__519/O                                      InMux                        259              8163   3080  RISE       1
un1_DUTY_CYCLE1_2_cry_4_c_LC_4_3_0/in1        LogicCell40_SEQ_MODE_0000      0              8163   3080  RISE       1
un1_DUTY_CYCLE1_2_cry_4_c_LC_4_3_0/carryout   LogicCell40_SEQ_MODE_0000    259              8423   3080  RISE       2
DUTY_CYCLE1_5_LC_4_3_1/carryin                LogicCell40_SEQ_MODE_1000      0              8423   3080  RISE       1
DUTY_CYCLE1_5_LC_4_3_1/carryout               LogicCell40_SEQ_MODE_1000    126              8549   3080  RISE       2
DUTY_CYCLE1_6_LC_4_3_2/carryin                LogicCell40_SEQ_MODE_1000      0              8549   3080  RISE       1
DUTY_CYCLE1_6_LC_4_3_2/carryout               LogicCell40_SEQ_MODE_1000    126              8675   3080  RISE       2
DUTY_CYCLE1_7_LC_4_3_3/carryin                LogicCell40_SEQ_MODE_1000      0              8675   3080  RISE       1
DUTY_CYCLE1_7_LC_4_3_3/carryout               LogicCell40_SEQ_MODE_1000    126              8801   3080  RISE       2
DUTY_CYCLE1_8_LC_4_3_4/carryin                LogicCell40_SEQ_MODE_1000      0              8801   3080  RISE       1
DUTY_CYCLE1_8_LC_4_3_4/carryout               LogicCell40_SEQ_MODE_1000    126              8928   3080  RISE       2
DUTY_CYCLE1_9_LC_4_3_5/carryin                LogicCell40_SEQ_MODE_1000      0              8928   3080  RISE       1
DUTY_CYCLE1_9_LC_4_3_5/carryout               LogicCell40_SEQ_MODE_1000    126              9054   3080  RISE       2
DUTY_CYCLE1_10_LC_4_3_6/carryin               LogicCell40_SEQ_MODE_1000      0              9054   3080  RISE       1
DUTY_CYCLE1_10_LC_4_3_6/carryout              LogicCell40_SEQ_MODE_1000    126              9180   3080  RISE       2
DUTY_CYCLE1_11_LC_4_3_7/carryin               LogicCell40_SEQ_MODE_1000      0              9180   3080  RISE       1
DUTY_CYCLE1_11_LC_4_3_7/carryout              LogicCell40_SEQ_MODE_1000    126              9306   3080  RISE       1
IN_MUX_bfv_4_4_0_/carryinitin                 ICE_CARRY_IN_MUX               0              9306   3080  RISE       1
IN_MUX_bfv_4_4_0_/carryinitout                ICE_CARRY_IN_MUX             196              9503   3080  RISE       2
DUTY_CYCLE1_12_LC_4_4_0/carryin               LogicCell40_SEQ_MODE_1000      0              9503   3080  RISE       1
DUTY_CYCLE1_12_LC_4_4_0/carryout              LogicCell40_SEQ_MODE_1000    126              9629   3080  RISE       2
DUTY_CYCLE1_13_LC_4_4_1/carryin               LogicCell40_SEQ_MODE_1000      0              9629   3080  RISE       1
DUTY_CYCLE1_13_LC_4_4_1/carryout              LogicCell40_SEQ_MODE_1000    126              9755   3080  RISE       2
I__522/I                                      InMux                          0              9755   3333  RISE       1
I__522/O                                      InMux                        259             10015   3333  RISE       1
DUTY_CYCLE1_14_LC_4_4_2/in3                   LogicCell40_SEQ_MODE_1000      0             10015   3333  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1090/I                                         ClkMux                         0              2153  RISE       1
I__1090/O                                         ClkMux                       309              2461  RISE       1
DUTY_CYCLE1_14_LC_4_4_2/clk                       LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : DUTY_CYCLE1_10_LC_4_3_6/lcout
Path End         : DUTY_CYCLE1_13_LC_4_4_1/in3
Capture Clock    : DUTY_CYCLE1_13_LC_4_4_1/clk
Setup Constraint : 11160p
Path slack       : 3459p

Capture Clock Arrival Time (PWM_Generator_Verilog|clk:R#2)   11160
+ Capture Clock Source Latency                                   0
+ Capture Clock Path Delay                                    2461
- Setup Time                                                  -274
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               13348

Launch Clock Arrival Time (PWM_Generator_Verilog|clk:R#1)      0
+ Launch Clock Source Latency                                  0
+ Launch Clock Path Delay                                   2461
+ Clock To Q                                                 540
+ Data Path Delay                                           6888
---------------------------------------------------------   ---- 
End-of-path arrival time (ps)                               9889
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1092/I                                         ClkMux                         0              2153  RISE       1
I__1092/O                                         ClkMux                       309              2461  RISE       1
DUTY_CYCLE1_10_LC_4_3_6/clk                       LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
DUTY_CYCLE1_10_LC_4_3_6/lcout                 LogicCell40_SEQ_MODE_1000    540              3001   3080  RISE       7
I__590/I                                      Odrv12                         0              3001   3080  RISE       1
I__590/O                                      Odrv12                       491              3492   3080  RISE       1
I__595/I                                      LocalMux                       0              3492   3080  RISE       1
I__595/O                                      LocalMux                     330              3822   3080  RISE       1
I__602/I                                      InMux                          0              3822   3080  RISE       1
I__602/O                                      InMux                        259              4081   3080  RISE       1
DUTY_CYCLE1_RNIMK6B1_9_LC_2_3_2/in0           LogicCell40_SEQ_MODE_0000      0              4081   3080  RISE       1
DUTY_CYCLE1_RNIMK6B1_9_LC_2_3_2/lcout         LogicCell40_SEQ_MODE_0000    449              4530   3080  RISE       1
I__361/I                                      Odrv4                          0              4530   3080  RISE       1
I__361/O                                      Odrv4                        351              4881   3080  RISE       1
I__362/I                                      LocalMux                       0              4881   3080  RISE       1
I__362/O                                      LocalMux                     330              5211   3080  RISE       1
I__363/I                                      InMux                          0              5211   3080  RISE       1
I__363/O                                      InMux                        259              5470   3080  RISE       1
DUTY_CYCLE1_RNI3HOP4_8_LC_2_4_2/in0           LogicCell40_SEQ_MODE_0000      0              5470   3080  RISE       1
DUTY_CYCLE1_RNI3HOP4_8_LC_2_4_2/ltout         LogicCell40_SEQ_MODE_0000    386              5856   3080  FALL       1
I__357/I                                      CascadeMux                     0              5856   3080  FALL       1
I__357/O                                      CascadeMux                     0              5856   3080  FALL       1
DUTY_CYCLE1_RNICBOM8_11_LC_2_4_3/in2          LogicCell40_SEQ_MODE_0000      0              5856   3080  FALL       1
DUTY_CYCLE1_RNICBOM8_11_LC_2_4_3/lcout        LogicCell40_SEQ_MODE_0000    379              6235   3080  RISE       8
I__753/I                                      Odrv4                          0              6235   3080  RISE       1
I__753/O                                      Odrv4                        351              6585   3080  RISE       1
I__755/I                                      LocalMux                       0              6585   3080  RISE       1
I__755/O                                      LocalMux                     330              6915   3080  RISE       1
I__759/I                                      InMux                          0              6915   3080  RISE       1
I__759/O                                      InMux                        259              7174   3080  RISE       1
un1_DUTY_CYCLE1_2_cry_4_c_RNO_LC_4_4_5/in1    LogicCell40_SEQ_MODE_0000      0              7174   3080  RISE       1
un1_DUTY_CYCLE1_2_cry_4_c_RNO_LC_4_4_5/lcout  LogicCell40_SEQ_MODE_0000    400              7574   3080  RISE       1
I__518/I                                      LocalMux                       0              7574   3080  RISE       1
I__518/O                                      LocalMux                     330              7904   3080  RISE       1
I__519/I                                      InMux                          0              7904   3080  RISE       1
I__519/O                                      InMux                        259              8163   3080  RISE       1
un1_DUTY_CYCLE1_2_cry_4_c_LC_4_3_0/in1        LogicCell40_SEQ_MODE_0000      0              8163   3080  RISE       1
un1_DUTY_CYCLE1_2_cry_4_c_LC_4_3_0/carryout   LogicCell40_SEQ_MODE_0000    259              8423   3080  RISE       2
DUTY_CYCLE1_5_LC_4_3_1/carryin                LogicCell40_SEQ_MODE_1000      0              8423   3080  RISE       1
DUTY_CYCLE1_5_LC_4_3_1/carryout               LogicCell40_SEQ_MODE_1000    126              8549   3080  RISE       2
DUTY_CYCLE1_6_LC_4_3_2/carryin                LogicCell40_SEQ_MODE_1000      0              8549   3080  RISE       1
DUTY_CYCLE1_6_LC_4_3_2/carryout               LogicCell40_SEQ_MODE_1000    126              8675   3080  RISE       2
DUTY_CYCLE1_7_LC_4_3_3/carryin                LogicCell40_SEQ_MODE_1000      0              8675   3080  RISE       1
DUTY_CYCLE1_7_LC_4_3_3/carryout               LogicCell40_SEQ_MODE_1000    126              8801   3080  RISE       2
DUTY_CYCLE1_8_LC_4_3_4/carryin                LogicCell40_SEQ_MODE_1000      0              8801   3080  RISE       1
DUTY_CYCLE1_8_LC_4_3_4/carryout               LogicCell40_SEQ_MODE_1000    126              8928   3080  RISE       2
DUTY_CYCLE1_9_LC_4_3_5/carryin                LogicCell40_SEQ_MODE_1000      0              8928   3080  RISE       1
DUTY_CYCLE1_9_LC_4_3_5/carryout               LogicCell40_SEQ_MODE_1000    126              9054   3080  RISE       2
DUTY_CYCLE1_10_LC_4_3_6/carryin               LogicCell40_SEQ_MODE_1000      0              9054   3080  RISE       1
DUTY_CYCLE1_10_LC_4_3_6/carryout              LogicCell40_SEQ_MODE_1000    126              9180   3080  RISE       2
DUTY_CYCLE1_11_LC_4_3_7/carryin               LogicCell40_SEQ_MODE_1000      0              9180   3080  RISE       1
DUTY_CYCLE1_11_LC_4_3_7/carryout              LogicCell40_SEQ_MODE_1000    126              9306   3080  RISE       1
IN_MUX_bfv_4_4_0_/carryinitin                 ICE_CARRY_IN_MUX               0              9306   3080  RISE       1
IN_MUX_bfv_4_4_0_/carryinitout                ICE_CARRY_IN_MUX             196              9503   3080  RISE       2
DUTY_CYCLE1_12_LC_4_4_0/carryin               LogicCell40_SEQ_MODE_1000      0              9503   3080  RISE       1
DUTY_CYCLE1_12_LC_4_4_0/carryout              LogicCell40_SEQ_MODE_1000    126              9629   3080  RISE       2
I__523/I                                      InMux                          0              9629   3459  RISE       1
I__523/O                                      InMux                        259              9889   3459  RISE       1
DUTY_CYCLE1_13_LC_4_4_1/in3                   LogicCell40_SEQ_MODE_1000      0              9889   3459  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1090/I                                         ClkMux                         0              2153  RISE       1
I__1090/O                                         ClkMux                       309              2461  RISE       1
DUTY_CYCLE1_13_LC_4_4_1/clk                       LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : DUTY_CYCLE1_10_LC_4_3_6/lcout
Path End         : DUTY_CYCLE1_12_LC_4_4_0/in3
Capture Clock    : DUTY_CYCLE1_12_LC_4_4_0/clk
Setup Constraint : 11160p
Path slack       : 3586p

Capture Clock Arrival Time (PWM_Generator_Verilog|clk:R#2)   11160
+ Capture Clock Source Latency                                   0
+ Capture Clock Path Delay                                    2461
- Setup Time                                                  -274
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               13348

Launch Clock Arrival Time (PWM_Generator_Verilog|clk:R#1)      0
+ Launch Clock Source Latency                                  0
+ Launch Clock Path Delay                                   2461
+ Clock To Q                                                 540
+ Data Path Delay                                           6761
---------------------------------------------------------   ---- 
End-of-path arrival time (ps)                               9762
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1092/I                                         ClkMux                         0              2153  RISE       1
I__1092/O                                         ClkMux                       309              2461  RISE       1
DUTY_CYCLE1_10_LC_4_3_6/clk                       LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
DUTY_CYCLE1_10_LC_4_3_6/lcout                 LogicCell40_SEQ_MODE_1000    540              3001   3080  RISE       7
I__590/I                                      Odrv12                         0              3001   3080  RISE       1
I__590/O                                      Odrv12                       491              3492   3080  RISE       1
I__595/I                                      LocalMux                       0              3492   3080  RISE       1
I__595/O                                      LocalMux                     330              3822   3080  RISE       1
I__602/I                                      InMux                          0              3822   3080  RISE       1
I__602/O                                      InMux                        259              4081   3080  RISE       1
DUTY_CYCLE1_RNIMK6B1_9_LC_2_3_2/in0           LogicCell40_SEQ_MODE_0000      0              4081   3080  RISE       1
DUTY_CYCLE1_RNIMK6B1_9_LC_2_3_2/lcout         LogicCell40_SEQ_MODE_0000    449              4530   3080  RISE       1
I__361/I                                      Odrv4                          0              4530   3080  RISE       1
I__361/O                                      Odrv4                        351              4881   3080  RISE       1
I__362/I                                      LocalMux                       0              4881   3080  RISE       1
I__362/O                                      LocalMux                     330              5211   3080  RISE       1
I__363/I                                      InMux                          0              5211   3080  RISE       1
I__363/O                                      InMux                        259              5470   3080  RISE       1
DUTY_CYCLE1_RNI3HOP4_8_LC_2_4_2/in0           LogicCell40_SEQ_MODE_0000      0              5470   3080  RISE       1
DUTY_CYCLE1_RNI3HOP4_8_LC_2_4_2/ltout         LogicCell40_SEQ_MODE_0000    386              5856   3080  FALL       1
I__357/I                                      CascadeMux                     0              5856   3080  FALL       1
I__357/O                                      CascadeMux                     0              5856   3080  FALL       1
DUTY_CYCLE1_RNICBOM8_11_LC_2_4_3/in2          LogicCell40_SEQ_MODE_0000      0              5856   3080  FALL       1
DUTY_CYCLE1_RNICBOM8_11_LC_2_4_3/lcout        LogicCell40_SEQ_MODE_0000    379              6235   3080  RISE       8
I__753/I                                      Odrv4                          0              6235   3080  RISE       1
I__753/O                                      Odrv4                        351              6585   3080  RISE       1
I__755/I                                      LocalMux                       0              6585   3080  RISE       1
I__755/O                                      LocalMux                     330              6915   3080  RISE       1
I__759/I                                      InMux                          0              6915   3080  RISE       1
I__759/O                                      InMux                        259              7174   3080  RISE       1
un1_DUTY_CYCLE1_2_cry_4_c_RNO_LC_4_4_5/in1    LogicCell40_SEQ_MODE_0000      0              7174   3080  RISE       1
un1_DUTY_CYCLE1_2_cry_4_c_RNO_LC_4_4_5/lcout  LogicCell40_SEQ_MODE_0000    400              7574   3080  RISE       1
I__518/I                                      LocalMux                       0              7574   3080  RISE       1
I__518/O                                      LocalMux                     330              7904   3080  RISE       1
I__519/I                                      InMux                          0              7904   3080  RISE       1
I__519/O                                      InMux                        259              8163   3080  RISE       1
un1_DUTY_CYCLE1_2_cry_4_c_LC_4_3_0/in1        LogicCell40_SEQ_MODE_0000      0              8163   3080  RISE       1
un1_DUTY_CYCLE1_2_cry_4_c_LC_4_3_0/carryout   LogicCell40_SEQ_MODE_0000    259              8423   3080  RISE       2
DUTY_CYCLE1_5_LC_4_3_1/carryin                LogicCell40_SEQ_MODE_1000      0              8423   3080  RISE       1
DUTY_CYCLE1_5_LC_4_3_1/carryout               LogicCell40_SEQ_MODE_1000    126              8549   3080  RISE       2
DUTY_CYCLE1_6_LC_4_3_2/carryin                LogicCell40_SEQ_MODE_1000      0              8549   3080  RISE       1
DUTY_CYCLE1_6_LC_4_3_2/carryout               LogicCell40_SEQ_MODE_1000    126              8675   3080  RISE       2
DUTY_CYCLE1_7_LC_4_3_3/carryin                LogicCell40_SEQ_MODE_1000      0              8675   3080  RISE       1
DUTY_CYCLE1_7_LC_4_3_3/carryout               LogicCell40_SEQ_MODE_1000    126              8801   3080  RISE       2
DUTY_CYCLE1_8_LC_4_3_4/carryin                LogicCell40_SEQ_MODE_1000      0              8801   3080  RISE       1
DUTY_CYCLE1_8_LC_4_3_4/carryout               LogicCell40_SEQ_MODE_1000    126              8928   3080  RISE       2
DUTY_CYCLE1_9_LC_4_3_5/carryin                LogicCell40_SEQ_MODE_1000      0              8928   3080  RISE       1
DUTY_CYCLE1_9_LC_4_3_5/carryout               LogicCell40_SEQ_MODE_1000    126              9054   3080  RISE       2
DUTY_CYCLE1_10_LC_4_3_6/carryin               LogicCell40_SEQ_MODE_1000      0              9054   3080  RISE       1
DUTY_CYCLE1_10_LC_4_3_6/carryout              LogicCell40_SEQ_MODE_1000    126              9180   3080  RISE       2
DUTY_CYCLE1_11_LC_4_3_7/carryin               LogicCell40_SEQ_MODE_1000      0              9180   3080  RISE       1
DUTY_CYCLE1_11_LC_4_3_7/carryout              LogicCell40_SEQ_MODE_1000    126              9306   3080  RISE       1
IN_MUX_bfv_4_4_0_/carryinitin                 ICE_CARRY_IN_MUX               0              9306   3080  RISE       1
IN_MUX_bfv_4_4_0_/carryinitout                ICE_CARRY_IN_MUX             196              9503   3080  RISE       2
I__524/I                                      InMux                          0              9503   3585  RISE       1
I__524/O                                      InMux                        259              9762   3585  RISE       1
DUTY_CYCLE1_12_LC_4_4_0/in3                   LogicCell40_SEQ_MODE_1000      0              9762   3585  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1090/I                                         ClkMux                         0              2153  RISE       1
I__1090/O                                         ClkMux                       309              2461  RISE       1
DUTY_CYCLE1_12_LC_4_4_0/clk                       LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : DUTY_CYCLE0_17_LC_5_7_5/lcout
Path End         : DUTY_CYCLE0_18_LC_5_7_6/in3
Capture Clock    : DUTY_CYCLE0_18_LC_5_7_6/clk
Setup Constraint : 11160p
Path slack       : 3789p

Capture Clock Arrival Time (PWM_Generator_Verilog|clk:R#2)   11160
+ Capture Clock Source Latency                                   0
+ Capture Clock Path Delay                                    2461
- Setup Time                                                  -274
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               13348

Launch Clock Arrival Time (PWM_Generator_Verilog|clk:R#1)      0
+ Launch Clock Source Latency                                  0
+ Launch Clock Path Delay                                   2461
+ Clock To Q                                                 540
+ Data Path Delay                                           6558
---------------------------------------------------------   ---- 
End-of-path arrival time (ps)                               9559
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1086/I                                         ClkMux                         0              2153  RISE       1
I__1086/O                                         ClkMux                       309              2461  RISE       1
DUTY_CYCLE0_17_LC_5_7_5/clk                       LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
DUTY_CYCLE0_17_LC_5_7_5/lcout                 LogicCell40_SEQ_MODE_1000    540              3001   3789  RISE       4
I__1174/I                                     Odrv4                          0              3001   3789  RISE       1
I__1174/O                                     Odrv4                        351              3352   3789  RISE       1
I__1178/I                                     LocalMux                       0              3352   3789  RISE       1
I__1178/O                                     LocalMux                     330              3682   3789  RISE       1
I__1182/I                                     InMux                          0              3682   3789  RISE       1
I__1182/O                                     InMux                        259              3941   3789  RISE       1
DUTY_CYCLE0_RNIFOK01_18_LC_6_6_4/in0          LogicCell40_SEQ_MODE_0000      0              3941   3789  RISE       1
DUTY_CYCLE0_RNIFOK01_18_LC_6_6_4/lcout        LogicCell40_SEQ_MODE_0000    449              4390   3789  RISE       2
I__1147/I                                     LocalMux                       0              4390   3789  RISE       1
I__1147/O                                     LocalMux                     330              4720   3789  RISE       1
I__1149/I                                     InMux                          0              4720   3789  RISE       1
I__1149/O                                     InMux                        259              4979   3789  RISE       1
DUTY_CYCLE0_RNI76O95_10_LC_6_5_3/in1          LogicCell40_SEQ_MODE_0000      0              4979   3789  RISE       1
DUTY_CYCLE0_RNI76O95_10_LC_6_5_3/ltout        LogicCell40_SEQ_MODE_0000    379              5358   3789  FALL       1
I__973/I                                      CascadeMux                     0              5358   3789  FALL       1
I__973/O                                      CascadeMux                     0              5358   3789  FALL       1
PWM_DFF4.Q_RNIUV3T5_LC_6_5_4/in2              LogicCell40_SEQ_MODE_0000      0              5358   3789  FALL       1
PWM_DFF4.Q_RNIUV3T5_LC_6_5_4/lcout            LogicCell40_SEQ_MODE_0000    379              5737   3789  RISE       9
I__1111/I                                     LocalMux                       0              5737   3789  RISE       1
I__1111/O                                     LocalMux                     330              6066   3789  RISE       1
I__1115/I                                     InMux                          0              6066   3789  RISE       1
I__1115/O                                     InMux                        259              6326   3789  RISE       1
un1_DUTY_CYCLE0_2_cry_4_c_RNO_LC_5_5_6/in3    LogicCell40_SEQ_MODE_0000      0              6326   3789  RISE       1
un1_DUTY_CYCLE0_2_cry_4_c_RNO_LC_5_5_6/lcout  LogicCell40_SEQ_MODE_0000    316              6641   3789  RISE       1
I__833/I                                      LocalMux                       0              6641   3789  RISE       1
I__833/O                                      LocalMux                     330              6971   3789  RISE       1
I__834/I                                      InMux                          0              6971   3789  RISE       1
I__834/O                                      InMux                        259              7230   3789  RISE       1
I__835/I                                      CascadeMux                     0              7230   3789  RISE       1
I__835/O                                      CascadeMux                     0              7230   3789  RISE       1
un1_DUTY_CYCLE0_2_cry_4_c_LC_5_6_0/in2        LogicCell40_SEQ_MODE_0000      0              7230   3789  RISE       1
un1_DUTY_CYCLE0_2_cry_4_c_LC_5_6_0/carryout   LogicCell40_SEQ_MODE_0000    231              7462   3789  RISE       2
DUTY_CYCLE0_5_LC_5_6_1/carryin                LogicCell40_SEQ_MODE_1000      0              7462   3789  RISE       1
DUTY_CYCLE0_5_LC_5_6_1/carryout               LogicCell40_SEQ_MODE_1000    126              7588   3789  RISE       2
DUTY_CYCLE0_6_LC_5_6_2/carryin                LogicCell40_SEQ_MODE_1000      0              7588   3789  RISE       1
DUTY_CYCLE0_6_LC_5_6_2/carryout               LogicCell40_SEQ_MODE_1000    126              7714   3789  RISE       2
DUTY_CYCLE0_7_LC_5_6_3/carryin                LogicCell40_SEQ_MODE_1000      0              7714   3789  RISE       1
DUTY_CYCLE0_7_LC_5_6_3/carryout               LogicCell40_SEQ_MODE_1000    126              7841   3789  RISE       2
DUTY_CYCLE0_8_LC_5_6_4/carryin                LogicCell40_SEQ_MODE_1000      0              7841   3789  RISE       1
DUTY_CYCLE0_8_LC_5_6_4/carryout               LogicCell40_SEQ_MODE_1000    126              7967   3789  RISE       2
DUTY_CYCLE0_9_LC_5_6_5/carryin                LogicCell40_SEQ_MODE_1000      0              7967   3789  RISE       1
DUTY_CYCLE0_9_LC_5_6_5/carryout               LogicCell40_SEQ_MODE_1000    126              8093   3789  RISE       2
DUTY_CYCLE0_10_LC_5_6_6/carryin               LogicCell40_SEQ_MODE_1000      0              8093   3789  RISE       1
DUTY_CYCLE0_10_LC_5_6_6/carryout              LogicCell40_SEQ_MODE_1000    126              8219   3789  RISE       2
DUTY_CYCLE0_11_LC_5_6_7/carryin               LogicCell40_SEQ_MODE_1000      0              8219   3789  RISE       1
DUTY_CYCLE0_11_LC_5_6_7/carryout              LogicCell40_SEQ_MODE_1000    126              8346   3789  RISE       1
IN_MUX_bfv_5_7_0_/carryinitin                 ICE_CARRY_IN_MUX               0              8346   3789  RISE       1
IN_MUX_bfv_5_7_0_/carryinitout                ICE_CARRY_IN_MUX             196              8542   3789  RISE       2
DUTY_CYCLE0_12_LC_5_7_0/carryin               LogicCell40_SEQ_MODE_1000      0              8542   3789  RISE       1
DUTY_CYCLE0_12_LC_5_7_0/carryout              LogicCell40_SEQ_MODE_1000    126              8668   3789  RISE       2
DUTY_CYCLE0_13_LC_5_7_1/carryin               LogicCell40_SEQ_MODE_1000      0              8668   3789  RISE       1
DUTY_CYCLE0_13_LC_5_7_1/carryout              LogicCell40_SEQ_MODE_1000    126              8794   3789  RISE       2
DUTY_CYCLE0_14_LC_5_7_2/carryin               LogicCell40_SEQ_MODE_1000      0              8794   3789  RISE       1
DUTY_CYCLE0_14_LC_5_7_2/carryout              LogicCell40_SEQ_MODE_1000    126              8921   3789  RISE       2
DUTY_CYCLE0_15_LC_5_7_3/carryin               LogicCell40_SEQ_MODE_1000      0              8921   3789  RISE       1
DUTY_CYCLE0_15_LC_5_7_3/carryout              LogicCell40_SEQ_MODE_1000    126              9047   3789  RISE       2
DUTY_CYCLE0_16_LC_5_7_4/carryin               LogicCell40_SEQ_MODE_1000      0              9047   3789  RISE       1
DUTY_CYCLE0_16_LC_5_7_4/carryout              LogicCell40_SEQ_MODE_1000    126              9173   3789  RISE       2
DUTY_CYCLE0_17_LC_5_7_5/carryin               LogicCell40_SEQ_MODE_1000      0              9173   3789  RISE       1
DUTY_CYCLE0_17_LC_5_7_5/carryout              LogicCell40_SEQ_MODE_1000    126              9299   3789  RISE       1
I__896/I                                      InMux                          0              9299   3789  RISE       1
I__896/O                                      InMux                        259              9559   3789  RISE       1
DUTY_CYCLE0_18_LC_5_7_6/in3                   LogicCell40_SEQ_MODE_1000      0              9559   3789  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1086/I                                         ClkMux                         0              2153  RISE       1
I__1086/O                                         ClkMux                       309              2461  RISE       1
DUTY_CYCLE0_18_LC_5_7_6/clk                       LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : DUTY_CYCLE1_10_LC_4_3_6/lcout
Path End         : DUTY_CYCLE1_11_LC_4_3_7/in3
Capture Clock    : DUTY_CYCLE1_11_LC_4_3_7/clk
Setup Constraint : 11160p
Path slack       : 3908p

Capture Clock Arrival Time (PWM_Generator_Verilog|clk:R#2)   11160
+ Capture Clock Source Latency                                   0
+ Capture Clock Path Delay                                    2461
- Setup Time                                                  -274
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               13348

Launch Clock Arrival Time (PWM_Generator_Verilog|clk:R#1)      0
+ Launch Clock Source Latency                                  0
+ Launch Clock Path Delay                                   2461
+ Clock To Q                                                 540
+ Data Path Delay                                           6439
---------------------------------------------------------   ---- 
End-of-path arrival time (ps)                               9440
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1092/I                                         ClkMux                         0              2153  RISE       1
I__1092/O                                         ClkMux                       309              2461  RISE       1
DUTY_CYCLE1_10_LC_4_3_6/clk                       LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
DUTY_CYCLE1_10_LC_4_3_6/lcout                 LogicCell40_SEQ_MODE_1000    540              3001   3080  RISE       7
I__590/I                                      Odrv12                         0              3001   3080  RISE       1
I__590/O                                      Odrv12                       491              3492   3080  RISE       1
I__595/I                                      LocalMux                       0              3492   3080  RISE       1
I__595/O                                      LocalMux                     330              3822   3080  RISE       1
I__602/I                                      InMux                          0              3822   3080  RISE       1
I__602/O                                      InMux                        259              4081   3080  RISE       1
DUTY_CYCLE1_RNIMK6B1_9_LC_2_3_2/in0           LogicCell40_SEQ_MODE_0000      0              4081   3080  RISE       1
DUTY_CYCLE1_RNIMK6B1_9_LC_2_3_2/lcout         LogicCell40_SEQ_MODE_0000    449              4530   3080  RISE       1
I__361/I                                      Odrv4                          0              4530   3080  RISE       1
I__361/O                                      Odrv4                        351              4881   3080  RISE       1
I__362/I                                      LocalMux                       0              4881   3080  RISE       1
I__362/O                                      LocalMux                     330              5211   3080  RISE       1
I__363/I                                      InMux                          0              5211   3080  RISE       1
I__363/O                                      InMux                        259              5470   3080  RISE       1
DUTY_CYCLE1_RNI3HOP4_8_LC_2_4_2/in0           LogicCell40_SEQ_MODE_0000      0              5470   3080  RISE       1
DUTY_CYCLE1_RNI3HOP4_8_LC_2_4_2/ltout         LogicCell40_SEQ_MODE_0000    386              5856   3080  FALL       1
I__357/I                                      CascadeMux                     0              5856   3080  FALL       1
I__357/O                                      CascadeMux                     0              5856   3080  FALL       1
DUTY_CYCLE1_RNICBOM8_11_LC_2_4_3/in2          LogicCell40_SEQ_MODE_0000      0              5856   3080  FALL       1
DUTY_CYCLE1_RNICBOM8_11_LC_2_4_3/lcout        LogicCell40_SEQ_MODE_0000    379              6235   3080  RISE       8
I__753/I                                      Odrv4                          0              6235   3080  RISE       1
I__753/O                                      Odrv4                        351              6585   3080  RISE       1
I__755/I                                      LocalMux                       0              6585   3080  RISE       1
I__755/O                                      LocalMux                     330              6915   3080  RISE       1
I__759/I                                      InMux                          0              6915   3080  RISE       1
I__759/O                                      InMux                        259              7174   3080  RISE       1
un1_DUTY_CYCLE1_2_cry_4_c_RNO_LC_4_4_5/in1    LogicCell40_SEQ_MODE_0000      0              7174   3080  RISE       1
un1_DUTY_CYCLE1_2_cry_4_c_RNO_LC_4_4_5/lcout  LogicCell40_SEQ_MODE_0000    400              7574   3080  RISE       1
I__518/I                                      LocalMux                       0              7574   3080  RISE       1
I__518/O                                      LocalMux                     330              7904   3080  RISE       1
I__519/I                                      InMux                          0              7904   3080  RISE       1
I__519/O                                      InMux                        259              8163   3080  RISE       1
un1_DUTY_CYCLE1_2_cry_4_c_LC_4_3_0/in1        LogicCell40_SEQ_MODE_0000      0              8163   3080  RISE       1
un1_DUTY_CYCLE1_2_cry_4_c_LC_4_3_0/carryout   LogicCell40_SEQ_MODE_0000    259              8423   3080  RISE       2
DUTY_CYCLE1_5_LC_4_3_1/carryin                LogicCell40_SEQ_MODE_1000      0              8423   3080  RISE       1
DUTY_CYCLE1_5_LC_4_3_1/carryout               LogicCell40_SEQ_MODE_1000    126              8549   3080  RISE       2
DUTY_CYCLE1_6_LC_4_3_2/carryin                LogicCell40_SEQ_MODE_1000      0              8549   3080  RISE       1
DUTY_CYCLE1_6_LC_4_3_2/carryout               LogicCell40_SEQ_MODE_1000    126              8675   3080  RISE       2
DUTY_CYCLE1_7_LC_4_3_3/carryin                LogicCell40_SEQ_MODE_1000      0              8675   3080  RISE       1
DUTY_CYCLE1_7_LC_4_3_3/carryout               LogicCell40_SEQ_MODE_1000    126              8801   3080  RISE       2
DUTY_CYCLE1_8_LC_4_3_4/carryin                LogicCell40_SEQ_MODE_1000      0              8801   3080  RISE       1
DUTY_CYCLE1_8_LC_4_3_4/carryout               LogicCell40_SEQ_MODE_1000    126              8928   3080  RISE       2
DUTY_CYCLE1_9_LC_4_3_5/carryin                LogicCell40_SEQ_MODE_1000      0              8928   3080  RISE       1
DUTY_CYCLE1_9_LC_4_3_5/carryout               LogicCell40_SEQ_MODE_1000    126              9054   3080  RISE       2
DUTY_CYCLE1_10_LC_4_3_6/carryin               LogicCell40_SEQ_MODE_1000      0              9054   3080  RISE       1
DUTY_CYCLE1_10_LC_4_3_6/carryout              LogicCell40_SEQ_MODE_1000    126              9180   3080  RISE       2
I__529/I                                      InMux                          0              9180   3908  RISE       1
I__529/O                                      InMux                        259              9440   3908  RISE       1
DUTY_CYCLE1_11_LC_4_3_7/in3                   LogicCell40_SEQ_MODE_1000      0              9440   3908  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1092/I                                         ClkMux                         0              2153  RISE       1
I__1092/O                                         ClkMux                       309              2461  RISE       1
DUTY_CYCLE1_11_LC_4_3_7/clk                       LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : DUTY_CYCLE0_17_LC_5_7_5/lcout
Path End         : DUTY_CYCLE0_17_LC_5_7_5/in3
Capture Clock    : DUTY_CYCLE0_17_LC_5_7_5/clk
Setup Constraint : 11160p
Path slack       : 3915p

Capture Clock Arrival Time (PWM_Generator_Verilog|clk:R#2)   11160
+ Capture Clock Source Latency                                   0
+ Capture Clock Path Delay                                    2461
- Setup Time                                                  -274
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               13348

Launch Clock Arrival Time (PWM_Generator_Verilog|clk:R#1)      0
+ Launch Clock Source Latency                                  0
+ Launch Clock Path Delay                                   2461
+ Clock To Q                                                 540
+ Data Path Delay                                           6432
---------------------------------------------------------   ---- 
End-of-path arrival time (ps)                               9433
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1086/I                                         ClkMux                         0              2153  RISE       1
I__1086/O                                         ClkMux                       309              2461  RISE       1
DUTY_CYCLE0_17_LC_5_7_5/clk                       LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
DUTY_CYCLE0_17_LC_5_7_5/lcout                 LogicCell40_SEQ_MODE_1000    540              3001   3789  RISE       4
I__1174/I                                     Odrv4                          0              3001   3789  RISE       1
I__1174/O                                     Odrv4                        351              3352   3789  RISE       1
I__1178/I                                     LocalMux                       0              3352   3789  RISE       1
I__1178/O                                     LocalMux                     330              3682   3789  RISE       1
I__1182/I                                     InMux                          0              3682   3789  RISE       1
I__1182/O                                     InMux                        259              3941   3789  RISE       1
DUTY_CYCLE0_RNIFOK01_18_LC_6_6_4/in0          LogicCell40_SEQ_MODE_0000      0              3941   3789  RISE       1
DUTY_CYCLE0_RNIFOK01_18_LC_6_6_4/lcout        LogicCell40_SEQ_MODE_0000    449              4390   3789  RISE       2
I__1147/I                                     LocalMux                       0              4390   3789  RISE       1
I__1147/O                                     LocalMux                     330              4720   3789  RISE       1
I__1149/I                                     InMux                          0              4720   3789  RISE       1
I__1149/O                                     InMux                        259              4979   3789  RISE       1
DUTY_CYCLE0_RNI76O95_10_LC_6_5_3/in1          LogicCell40_SEQ_MODE_0000      0              4979   3789  RISE       1
DUTY_CYCLE0_RNI76O95_10_LC_6_5_3/ltout        LogicCell40_SEQ_MODE_0000    379              5358   3789  FALL       1
I__973/I                                      CascadeMux                     0              5358   3789  FALL       1
I__973/O                                      CascadeMux                     0              5358   3789  FALL       1
PWM_DFF4.Q_RNIUV3T5_LC_6_5_4/in2              LogicCell40_SEQ_MODE_0000      0              5358   3789  FALL       1
PWM_DFF4.Q_RNIUV3T5_LC_6_5_4/lcout            LogicCell40_SEQ_MODE_0000    379              5737   3789  RISE       9
I__1111/I                                     LocalMux                       0              5737   3789  RISE       1
I__1111/O                                     LocalMux                     330              6066   3789  RISE       1
I__1115/I                                     InMux                          0              6066   3789  RISE       1
I__1115/O                                     InMux                        259              6326   3789  RISE       1
un1_DUTY_CYCLE0_2_cry_4_c_RNO_LC_5_5_6/in3    LogicCell40_SEQ_MODE_0000      0              6326   3789  RISE       1
un1_DUTY_CYCLE0_2_cry_4_c_RNO_LC_5_5_6/lcout  LogicCell40_SEQ_MODE_0000    316              6641   3789  RISE       1
I__833/I                                      LocalMux                       0              6641   3789  RISE       1
I__833/O                                      LocalMux                     330              6971   3789  RISE       1
I__834/I                                      InMux                          0              6971   3789  RISE       1
I__834/O                                      InMux                        259              7230   3789  RISE       1
I__835/I                                      CascadeMux                     0              7230   3789  RISE       1
I__835/O                                      CascadeMux                     0              7230   3789  RISE       1
un1_DUTY_CYCLE0_2_cry_4_c_LC_5_6_0/in2        LogicCell40_SEQ_MODE_0000      0              7230   3789  RISE       1
un1_DUTY_CYCLE0_2_cry_4_c_LC_5_6_0/carryout   LogicCell40_SEQ_MODE_0000    231              7462   3789  RISE       2
DUTY_CYCLE0_5_LC_5_6_1/carryin                LogicCell40_SEQ_MODE_1000      0              7462   3789  RISE       1
DUTY_CYCLE0_5_LC_5_6_1/carryout               LogicCell40_SEQ_MODE_1000    126              7588   3789  RISE       2
DUTY_CYCLE0_6_LC_5_6_2/carryin                LogicCell40_SEQ_MODE_1000      0              7588   3789  RISE       1
DUTY_CYCLE0_6_LC_5_6_2/carryout               LogicCell40_SEQ_MODE_1000    126              7714   3789  RISE       2
DUTY_CYCLE0_7_LC_5_6_3/carryin                LogicCell40_SEQ_MODE_1000      0              7714   3789  RISE       1
DUTY_CYCLE0_7_LC_5_6_3/carryout               LogicCell40_SEQ_MODE_1000    126              7841   3789  RISE       2
DUTY_CYCLE0_8_LC_5_6_4/carryin                LogicCell40_SEQ_MODE_1000      0              7841   3789  RISE       1
DUTY_CYCLE0_8_LC_5_6_4/carryout               LogicCell40_SEQ_MODE_1000    126              7967   3789  RISE       2
DUTY_CYCLE0_9_LC_5_6_5/carryin                LogicCell40_SEQ_MODE_1000      0              7967   3789  RISE       1
DUTY_CYCLE0_9_LC_5_6_5/carryout               LogicCell40_SEQ_MODE_1000    126              8093   3789  RISE       2
DUTY_CYCLE0_10_LC_5_6_6/carryin               LogicCell40_SEQ_MODE_1000      0              8093   3789  RISE       1
DUTY_CYCLE0_10_LC_5_6_6/carryout              LogicCell40_SEQ_MODE_1000    126              8219   3789  RISE       2
DUTY_CYCLE0_11_LC_5_6_7/carryin               LogicCell40_SEQ_MODE_1000      0              8219   3789  RISE       1
DUTY_CYCLE0_11_LC_5_6_7/carryout              LogicCell40_SEQ_MODE_1000    126              8346   3789  RISE       1
IN_MUX_bfv_5_7_0_/carryinitin                 ICE_CARRY_IN_MUX               0              8346   3789  RISE       1
IN_MUX_bfv_5_7_0_/carryinitout                ICE_CARRY_IN_MUX             196              8542   3789  RISE       2
DUTY_CYCLE0_12_LC_5_7_0/carryin               LogicCell40_SEQ_MODE_1000      0              8542   3789  RISE       1
DUTY_CYCLE0_12_LC_5_7_0/carryout              LogicCell40_SEQ_MODE_1000    126              8668   3789  RISE       2
DUTY_CYCLE0_13_LC_5_7_1/carryin               LogicCell40_SEQ_MODE_1000      0              8668   3789  RISE       1
DUTY_CYCLE0_13_LC_5_7_1/carryout              LogicCell40_SEQ_MODE_1000    126              8794   3789  RISE       2
DUTY_CYCLE0_14_LC_5_7_2/carryin               LogicCell40_SEQ_MODE_1000      0              8794   3789  RISE       1
DUTY_CYCLE0_14_LC_5_7_2/carryout              LogicCell40_SEQ_MODE_1000    126              8921   3789  RISE       2
DUTY_CYCLE0_15_LC_5_7_3/carryin               LogicCell40_SEQ_MODE_1000      0              8921   3789  RISE       1
DUTY_CYCLE0_15_LC_5_7_3/carryout              LogicCell40_SEQ_MODE_1000    126              9047   3789  RISE       2
DUTY_CYCLE0_16_LC_5_7_4/carryin               LogicCell40_SEQ_MODE_1000      0              9047   3789  RISE       1
DUTY_CYCLE0_16_LC_5_7_4/carryout              LogicCell40_SEQ_MODE_1000    126              9173   3789  RISE       2
I__897/I                                      InMux                          0              9173   3915  RISE       1
I__897/O                                      InMux                        259              9433   3915  RISE       1
DUTY_CYCLE0_17_LC_5_7_5/in3                   LogicCell40_SEQ_MODE_1000      0              9433   3915  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1086/I                                         ClkMux                         0              2153  RISE       1
I__1086/O                                         ClkMux                       309              2461  RISE       1
DUTY_CYCLE0_17_LC_5_7_5/clk                       LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : DUTY_CYCLE1_10_LC_4_3_6/lcout
Path End         : DUTY_CYCLE1_10_LC_4_3_6/in3
Capture Clock    : DUTY_CYCLE1_10_LC_4_3_6/clk
Setup Constraint : 11160p
Path slack       : 4035p

Capture Clock Arrival Time (PWM_Generator_Verilog|clk:R#2)   11160
+ Capture Clock Source Latency                                   0
+ Capture Clock Path Delay                                    2461
- Setup Time                                                  -274
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               13348

Launch Clock Arrival Time (PWM_Generator_Verilog|clk:R#1)      0
+ Launch Clock Source Latency                                  0
+ Launch Clock Path Delay                                   2461
+ Clock To Q                                                 540
+ Data Path Delay                                           6312
---------------------------------------------------------   ---- 
End-of-path arrival time (ps)                               9313
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1092/I                                         ClkMux                         0              2153  RISE       1
I__1092/O                                         ClkMux                       309              2461  RISE       1
DUTY_CYCLE1_10_LC_4_3_6/clk                       LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
DUTY_CYCLE1_10_LC_4_3_6/lcout                 LogicCell40_SEQ_MODE_1000    540              3001   3080  RISE       7
I__590/I                                      Odrv12                         0              3001   3080  RISE       1
I__590/O                                      Odrv12                       491              3492   3080  RISE       1
I__595/I                                      LocalMux                       0              3492   3080  RISE       1
I__595/O                                      LocalMux                     330              3822   3080  RISE       1
I__602/I                                      InMux                          0              3822   3080  RISE       1
I__602/O                                      InMux                        259              4081   3080  RISE       1
DUTY_CYCLE1_RNIMK6B1_9_LC_2_3_2/in0           LogicCell40_SEQ_MODE_0000      0              4081   3080  RISE       1
DUTY_CYCLE1_RNIMK6B1_9_LC_2_3_2/lcout         LogicCell40_SEQ_MODE_0000    449              4530   3080  RISE       1
I__361/I                                      Odrv4                          0              4530   3080  RISE       1
I__361/O                                      Odrv4                        351              4881   3080  RISE       1
I__362/I                                      LocalMux                       0              4881   3080  RISE       1
I__362/O                                      LocalMux                     330              5211   3080  RISE       1
I__363/I                                      InMux                          0              5211   3080  RISE       1
I__363/O                                      InMux                        259              5470   3080  RISE       1
DUTY_CYCLE1_RNI3HOP4_8_LC_2_4_2/in0           LogicCell40_SEQ_MODE_0000      0              5470   3080  RISE       1
DUTY_CYCLE1_RNI3HOP4_8_LC_2_4_2/ltout         LogicCell40_SEQ_MODE_0000    386              5856   3080  FALL       1
I__357/I                                      CascadeMux                     0              5856   3080  FALL       1
I__357/O                                      CascadeMux                     0              5856   3080  FALL       1
DUTY_CYCLE1_RNICBOM8_11_LC_2_4_3/in2          LogicCell40_SEQ_MODE_0000      0              5856   3080  FALL       1
DUTY_CYCLE1_RNICBOM8_11_LC_2_4_3/lcout        LogicCell40_SEQ_MODE_0000    379              6235   3080  RISE       8
I__753/I                                      Odrv4                          0              6235   3080  RISE       1
I__753/O                                      Odrv4                        351              6585   3080  RISE       1
I__755/I                                      LocalMux                       0              6585   3080  RISE       1
I__755/O                                      LocalMux                     330              6915   3080  RISE       1
I__759/I                                      InMux                          0              6915   3080  RISE       1
I__759/O                                      InMux                        259              7174   3080  RISE       1
un1_DUTY_CYCLE1_2_cry_4_c_RNO_LC_4_4_5/in1    LogicCell40_SEQ_MODE_0000      0              7174   3080  RISE       1
un1_DUTY_CYCLE1_2_cry_4_c_RNO_LC_4_4_5/lcout  LogicCell40_SEQ_MODE_0000    400              7574   3080  RISE       1
I__518/I                                      LocalMux                       0              7574   3080  RISE       1
I__518/O                                      LocalMux                     330              7904   3080  RISE       1
I__519/I                                      InMux                          0              7904   3080  RISE       1
I__519/O                                      InMux                        259              8163   3080  RISE       1
un1_DUTY_CYCLE1_2_cry_4_c_LC_4_3_0/in1        LogicCell40_SEQ_MODE_0000      0              8163   3080  RISE       1
un1_DUTY_CYCLE1_2_cry_4_c_LC_4_3_0/carryout   LogicCell40_SEQ_MODE_0000    259              8423   3080  RISE       2
DUTY_CYCLE1_5_LC_4_3_1/carryin                LogicCell40_SEQ_MODE_1000      0              8423   3080  RISE       1
DUTY_CYCLE1_5_LC_4_3_1/carryout               LogicCell40_SEQ_MODE_1000    126              8549   3080  RISE       2
DUTY_CYCLE1_6_LC_4_3_2/carryin                LogicCell40_SEQ_MODE_1000      0              8549   3080  RISE       1
DUTY_CYCLE1_6_LC_4_3_2/carryout               LogicCell40_SEQ_MODE_1000    126              8675   3080  RISE       2
DUTY_CYCLE1_7_LC_4_3_3/carryin                LogicCell40_SEQ_MODE_1000      0              8675   3080  RISE       1
DUTY_CYCLE1_7_LC_4_3_3/carryout               LogicCell40_SEQ_MODE_1000    126              8801   3080  RISE       2
DUTY_CYCLE1_8_LC_4_3_4/carryin                LogicCell40_SEQ_MODE_1000      0              8801   3080  RISE       1
DUTY_CYCLE1_8_LC_4_3_4/carryout               LogicCell40_SEQ_MODE_1000    126              8928   3080  RISE       2
DUTY_CYCLE1_9_LC_4_3_5/carryin                LogicCell40_SEQ_MODE_1000      0              8928   3080  RISE       1
DUTY_CYCLE1_9_LC_4_3_5/carryout               LogicCell40_SEQ_MODE_1000    126              9054   3080  RISE       2
I__534/I                                      InMux                          0              9054   4034  RISE       1
I__534/O                                      InMux                        259              9313   4034  RISE       1
DUTY_CYCLE1_10_LC_4_3_6/in3                   LogicCell40_SEQ_MODE_1000      0              9313   4034  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1092/I                                         ClkMux                         0              2153  RISE       1
I__1092/O                                         ClkMux                       309              2461  RISE       1
DUTY_CYCLE1_10_LC_4_3_6/clk                       LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : DUTY_CYCLE0_17_LC_5_7_5/lcout
Path End         : DUTY_CYCLE0_16_LC_5_7_4/in3
Capture Clock    : DUTY_CYCLE0_16_LC_5_7_4/clk
Setup Constraint : 11160p
Path slack       : 4042p

Capture Clock Arrival Time (PWM_Generator_Verilog|clk:R#2)   11160
+ Capture Clock Source Latency                                   0
+ Capture Clock Path Delay                                    2461
- Setup Time                                                  -274
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               13348

Launch Clock Arrival Time (PWM_Generator_Verilog|clk:R#1)      0
+ Launch Clock Source Latency                                  0
+ Launch Clock Path Delay                                   2461
+ Clock To Q                                                 540
+ Data Path Delay                                           6305
---------------------------------------------------------   ---- 
End-of-path arrival time (ps)                               9306
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1086/I                                         ClkMux                         0              2153  RISE       1
I__1086/O                                         ClkMux                       309              2461  RISE       1
DUTY_CYCLE0_17_LC_5_7_5/clk                       LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
DUTY_CYCLE0_17_LC_5_7_5/lcout                 LogicCell40_SEQ_MODE_1000    540              3001   3789  RISE       4
I__1174/I                                     Odrv4                          0              3001   3789  RISE       1
I__1174/O                                     Odrv4                        351              3352   3789  RISE       1
I__1178/I                                     LocalMux                       0              3352   3789  RISE       1
I__1178/O                                     LocalMux                     330              3682   3789  RISE       1
I__1182/I                                     InMux                          0              3682   3789  RISE       1
I__1182/O                                     InMux                        259              3941   3789  RISE       1
DUTY_CYCLE0_RNIFOK01_18_LC_6_6_4/in0          LogicCell40_SEQ_MODE_0000      0              3941   3789  RISE       1
DUTY_CYCLE0_RNIFOK01_18_LC_6_6_4/lcout        LogicCell40_SEQ_MODE_0000    449              4390   3789  RISE       2
I__1147/I                                     LocalMux                       0              4390   3789  RISE       1
I__1147/O                                     LocalMux                     330              4720   3789  RISE       1
I__1149/I                                     InMux                          0              4720   3789  RISE       1
I__1149/O                                     InMux                        259              4979   3789  RISE       1
DUTY_CYCLE0_RNI76O95_10_LC_6_5_3/in1          LogicCell40_SEQ_MODE_0000      0              4979   3789  RISE       1
DUTY_CYCLE0_RNI76O95_10_LC_6_5_3/ltout        LogicCell40_SEQ_MODE_0000    379              5358   3789  FALL       1
I__973/I                                      CascadeMux                     0              5358   3789  FALL       1
I__973/O                                      CascadeMux                     0              5358   3789  FALL       1
PWM_DFF4.Q_RNIUV3T5_LC_6_5_4/in2              LogicCell40_SEQ_MODE_0000      0              5358   3789  FALL       1
PWM_DFF4.Q_RNIUV3T5_LC_6_5_4/lcout            LogicCell40_SEQ_MODE_0000    379              5737   3789  RISE       9
I__1111/I                                     LocalMux                       0              5737   3789  RISE       1
I__1111/O                                     LocalMux                     330              6066   3789  RISE       1
I__1115/I                                     InMux                          0              6066   3789  RISE       1
I__1115/O                                     InMux                        259              6326   3789  RISE       1
un1_DUTY_CYCLE0_2_cry_4_c_RNO_LC_5_5_6/in3    LogicCell40_SEQ_MODE_0000      0              6326   3789  RISE       1
un1_DUTY_CYCLE0_2_cry_4_c_RNO_LC_5_5_6/lcout  LogicCell40_SEQ_MODE_0000    316              6641   3789  RISE       1
I__833/I                                      LocalMux                       0              6641   3789  RISE       1
I__833/O                                      LocalMux                     330              6971   3789  RISE       1
I__834/I                                      InMux                          0              6971   3789  RISE       1
I__834/O                                      InMux                        259              7230   3789  RISE       1
I__835/I                                      CascadeMux                     0              7230   3789  RISE       1
I__835/O                                      CascadeMux                     0              7230   3789  RISE       1
un1_DUTY_CYCLE0_2_cry_4_c_LC_5_6_0/in2        LogicCell40_SEQ_MODE_0000      0              7230   3789  RISE       1
un1_DUTY_CYCLE0_2_cry_4_c_LC_5_6_0/carryout   LogicCell40_SEQ_MODE_0000    231              7462   3789  RISE       2
DUTY_CYCLE0_5_LC_5_6_1/carryin                LogicCell40_SEQ_MODE_1000      0              7462   3789  RISE       1
DUTY_CYCLE0_5_LC_5_6_1/carryout               LogicCell40_SEQ_MODE_1000    126              7588   3789  RISE       2
DUTY_CYCLE0_6_LC_5_6_2/carryin                LogicCell40_SEQ_MODE_1000      0              7588   3789  RISE       1
DUTY_CYCLE0_6_LC_5_6_2/carryout               LogicCell40_SEQ_MODE_1000    126              7714   3789  RISE       2
DUTY_CYCLE0_7_LC_5_6_3/carryin                LogicCell40_SEQ_MODE_1000      0              7714   3789  RISE       1
DUTY_CYCLE0_7_LC_5_6_3/carryout               LogicCell40_SEQ_MODE_1000    126              7841   3789  RISE       2
DUTY_CYCLE0_8_LC_5_6_4/carryin                LogicCell40_SEQ_MODE_1000      0              7841   3789  RISE       1
DUTY_CYCLE0_8_LC_5_6_4/carryout               LogicCell40_SEQ_MODE_1000    126              7967   3789  RISE       2
DUTY_CYCLE0_9_LC_5_6_5/carryin                LogicCell40_SEQ_MODE_1000      0              7967   3789  RISE       1
DUTY_CYCLE0_9_LC_5_6_5/carryout               LogicCell40_SEQ_MODE_1000    126              8093   3789  RISE       2
DUTY_CYCLE0_10_LC_5_6_6/carryin               LogicCell40_SEQ_MODE_1000      0              8093   3789  RISE       1
DUTY_CYCLE0_10_LC_5_6_6/carryout              LogicCell40_SEQ_MODE_1000    126              8219   3789  RISE       2
DUTY_CYCLE0_11_LC_5_6_7/carryin               LogicCell40_SEQ_MODE_1000      0              8219   3789  RISE       1
DUTY_CYCLE0_11_LC_5_6_7/carryout              LogicCell40_SEQ_MODE_1000    126              8346   3789  RISE       1
IN_MUX_bfv_5_7_0_/carryinitin                 ICE_CARRY_IN_MUX               0              8346   3789  RISE       1
IN_MUX_bfv_5_7_0_/carryinitout                ICE_CARRY_IN_MUX             196              8542   3789  RISE       2
DUTY_CYCLE0_12_LC_5_7_0/carryin               LogicCell40_SEQ_MODE_1000      0              8542   3789  RISE       1
DUTY_CYCLE0_12_LC_5_7_0/carryout              LogicCell40_SEQ_MODE_1000    126              8668   3789  RISE       2
DUTY_CYCLE0_13_LC_5_7_1/carryin               LogicCell40_SEQ_MODE_1000      0              8668   3789  RISE       1
DUTY_CYCLE0_13_LC_5_7_1/carryout              LogicCell40_SEQ_MODE_1000    126              8794   3789  RISE       2
DUTY_CYCLE0_14_LC_5_7_2/carryin               LogicCell40_SEQ_MODE_1000      0              8794   3789  RISE       1
DUTY_CYCLE0_14_LC_5_7_2/carryout              LogicCell40_SEQ_MODE_1000    126              8921   3789  RISE       2
DUTY_CYCLE0_15_LC_5_7_3/carryin               LogicCell40_SEQ_MODE_1000      0              8921   3789  RISE       1
DUTY_CYCLE0_15_LC_5_7_3/carryout              LogicCell40_SEQ_MODE_1000    126              9047   3789  RISE       2
I__902/I                                      InMux                          0              9047   4041  RISE       1
I__902/O                                      InMux                        259              9306   4041  RISE       1
DUTY_CYCLE0_16_LC_5_7_4/in3                   LogicCell40_SEQ_MODE_1000      0              9306   4041  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1086/I                                         ClkMux                         0              2153  RISE       1
I__1086/O                                         ClkMux                       309              2461  RISE       1
DUTY_CYCLE0_16_LC_5_7_4/clk                       LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : DUTY_CYCLE1_10_LC_4_3_6/lcout
Path End         : DUTY_CYCLE1_9_LC_4_3_5/in3
Capture Clock    : DUTY_CYCLE1_9_LC_4_3_5/clk
Setup Constraint : 11160p
Path slack       : 4161p

Capture Clock Arrival Time (PWM_Generator_Verilog|clk:R#2)   11160
+ Capture Clock Source Latency                                   0
+ Capture Clock Path Delay                                    2461
- Setup Time                                                  -274
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               13348

Launch Clock Arrival Time (PWM_Generator_Verilog|clk:R#1)      0
+ Launch Clock Source Latency                                  0
+ Launch Clock Path Delay                                   2461
+ Clock To Q                                                 540
+ Data Path Delay                                           6186
---------------------------------------------------------   ---- 
End-of-path arrival time (ps)                               9187
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1092/I                                         ClkMux                         0              2153  RISE       1
I__1092/O                                         ClkMux                       309              2461  RISE       1
DUTY_CYCLE1_10_LC_4_3_6/clk                       LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
DUTY_CYCLE1_10_LC_4_3_6/lcout                 LogicCell40_SEQ_MODE_1000    540              3001   3080  RISE       7
I__590/I                                      Odrv12                         0              3001   3080  RISE       1
I__590/O                                      Odrv12                       491              3492   3080  RISE       1
I__595/I                                      LocalMux                       0              3492   3080  RISE       1
I__595/O                                      LocalMux                     330              3822   3080  RISE       1
I__602/I                                      InMux                          0              3822   3080  RISE       1
I__602/O                                      InMux                        259              4081   3080  RISE       1
DUTY_CYCLE1_RNIMK6B1_9_LC_2_3_2/in0           LogicCell40_SEQ_MODE_0000      0              4081   3080  RISE       1
DUTY_CYCLE1_RNIMK6B1_9_LC_2_3_2/lcout         LogicCell40_SEQ_MODE_0000    449              4530   3080  RISE       1
I__361/I                                      Odrv4                          0              4530   3080  RISE       1
I__361/O                                      Odrv4                        351              4881   3080  RISE       1
I__362/I                                      LocalMux                       0              4881   3080  RISE       1
I__362/O                                      LocalMux                     330              5211   3080  RISE       1
I__363/I                                      InMux                          0              5211   3080  RISE       1
I__363/O                                      InMux                        259              5470   3080  RISE       1
DUTY_CYCLE1_RNI3HOP4_8_LC_2_4_2/in0           LogicCell40_SEQ_MODE_0000      0              5470   3080  RISE       1
DUTY_CYCLE1_RNI3HOP4_8_LC_2_4_2/ltout         LogicCell40_SEQ_MODE_0000    386              5856   3080  FALL       1
I__357/I                                      CascadeMux                     0              5856   3080  FALL       1
I__357/O                                      CascadeMux                     0              5856   3080  FALL       1
DUTY_CYCLE1_RNICBOM8_11_LC_2_4_3/in2          LogicCell40_SEQ_MODE_0000      0              5856   3080  FALL       1
DUTY_CYCLE1_RNICBOM8_11_LC_2_4_3/lcout        LogicCell40_SEQ_MODE_0000    379              6235   3080  RISE       8
I__753/I                                      Odrv4                          0              6235   3080  RISE       1
I__753/O                                      Odrv4                        351              6585   3080  RISE       1
I__755/I                                      LocalMux                       0              6585   3080  RISE       1
I__755/O                                      LocalMux                     330              6915   3080  RISE       1
I__759/I                                      InMux                          0              6915   3080  RISE       1
I__759/O                                      InMux                        259              7174   3080  RISE       1
un1_DUTY_CYCLE1_2_cry_4_c_RNO_LC_4_4_5/in1    LogicCell40_SEQ_MODE_0000      0              7174   3080  RISE       1
un1_DUTY_CYCLE1_2_cry_4_c_RNO_LC_4_4_5/lcout  LogicCell40_SEQ_MODE_0000    400              7574   3080  RISE       1
I__518/I                                      LocalMux                       0              7574   3080  RISE       1
I__518/O                                      LocalMux                     330              7904   3080  RISE       1
I__519/I                                      InMux                          0              7904   3080  RISE       1
I__519/O                                      InMux                        259              8163   3080  RISE       1
un1_DUTY_CYCLE1_2_cry_4_c_LC_4_3_0/in1        LogicCell40_SEQ_MODE_0000      0              8163   3080  RISE       1
un1_DUTY_CYCLE1_2_cry_4_c_LC_4_3_0/carryout   LogicCell40_SEQ_MODE_0000    259              8423   3080  RISE       2
DUTY_CYCLE1_5_LC_4_3_1/carryin                LogicCell40_SEQ_MODE_1000      0              8423   3080  RISE       1
DUTY_CYCLE1_5_LC_4_3_1/carryout               LogicCell40_SEQ_MODE_1000    126              8549   3080  RISE       2
DUTY_CYCLE1_6_LC_4_3_2/carryin                LogicCell40_SEQ_MODE_1000      0              8549   3080  RISE       1
DUTY_CYCLE1_6_LC_4_3_2/carryout               LogicCell40_SEQ_MODE_1000    126              8675   3080  RISE       2
DUTY_CYCLE1_7_LC_4_3_3/carryin                LogicCell40_SEQ_MODE_1000      0              8675   3080  RISE       1
DUTY_CYCLE1_7_LC_4_3_3/carryout               LogicCell40_SEQ_MODE_1000    126              8801   3080  RISE       2
DUTY_CYCLE1_8_LC_4_3_4/carryin                LogicCell40_SEQ_MODE_1000      0              8801   3080  RISE       1
DUTY_CYCLE1_8_LC_4_3_4/carryout               LogicCell40_SEQ_MODE_1000    126              8928   3080  RISE       2
I__539/I                                      InMux                          0              8928   4161  RISE       1
I__539/O                                      InMux                        259              9187   4161  RISE       1
DUTY_CYCLE1_9_LC_4_3_5/in3                    LogicCell40_SEQ_MODE_1000      0              9187   4161  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1092/I                                         ClkMux                         0              2153  RISE       1
I__1092/O                                         ClkMux                       309              2461  RISE       1
DUTY_CYCLE1_9_LC_4_3_5/clk                        LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : DUTY_CYCLE0_17_LC_5_7_5/lcout
Path End         : DUTY_CYCLE0_15_LC_5_7_3/in3
Capture Clock    : DUTY_CYCLE0_15_LC_5_7_3/clk
Setup Constraint : 11160p
Path slack       : 4168p

Capture Clock Arrival Time (PWM_Generator_Verilog|clk:R#2)   11160
+ Capture Clock Source Latency                                   0
+ Capture Clock Path Delay                                    2461
- Setup Time                                                  -274
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               13348

Launch Clock Arrival Time (PWM_Generator_Verilog|clk:R#1)      0
+ Launch Clock Source Latency                                  0
+ Launch Clock Path Delay                                   2461
+ Clock To Q                                                 540
+ Data Path Delay                                           6179
---------------------------------------------------------   ---- 
End-of-path arrival time (ps)                               9180
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1086/I                                         ClkMux                         0              2153  RISE       1
I__1086/O                                         ClkMux                       309              2461  RISE       1
DUTY_CYCLE0_17_LC_5_7_5/clk                       LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
DUTY_CYCLE0_17_LC_5_7_5/lcout                 LogicCell40_SEQ_MODE_1000    540              3001   3789  RISE       4
I__1174/I                                     Odrv4                          0              3001   3789  RISE       1
I__1174/O                                     Odrv4                        351              3352   3789  RISE       1
I__1178/I                                     LocalMux                       0              3352   3789  RISE       1
I__1178/O                                     LocalMux                     330              3682   3789  RISE       1
I__1182/I                                     InMux                          0              3682   3789  RISE       1
I__1182/O                                     InMux                        259              3941   3789  RISE       1
DUTY_CYCLE0_RNIFOK01_18_LC_6_6_4/in0          LogicCell40_SEQ_MODE_0000      0              3941   3789  RISE       1
DUTY_CYCLE0_RNIFOK01_18_LC_6_6_4/lcout        LogicCell40_SEQ_MODE_0000    449              4390   3789  RISE       2
I__1147/I                                     LocalMux                       0              4390   3789  RISE       1
I__1147/O                                     LocalMux                     330              4720   3789  RISE       1
I__1149/I                                     InMux                          0              4720   3789  RISE       1
I__1149/O                                     InMux                        259              4979   3789  RISE       1
DUTY_CYCLE0_RNI76O95_10_LC_6_5_3/in1          LogicCell40_SEQ_MODE_0000      0              4979   3789  RISE       1
DUTY_CYCLE0_RNI76O95_10_LC_6_5_3/ltout        LogicCell40_SEQ_MODE_0000    379              5358   3789  FALL       1
I__973/I                                      CascadeMux                     0              5358   3789  FALL       1
I__973/O                                      CascadeMux                     0              5358   3789  FALL       1
PWM_DFF4.Q_RNIUV3T5_LC_6_5_4/in2              LogicCell40_SEQ_MODE_0000      0              5358   3789  FALL       1
PWM_DFF4.Q_RNIUV3T5_LC_6_5_4/lcout            LogicCell40_SEQ_MODE_0000    379              5737   3789  RISE       9
I__1111/I                                     LocalMux                       0              5737   3789  RISE       1
I__1111/O                                     LocalMux                     330              6066   3789  RISE       1
I__1115/I                                     InMux                          0              6066   3789  RISE       1
I__1115/O                                     InMux                        259              6326   3789  RISE       1
un1_DUTY_CYCLE0_2_cry_4_c_RNO_LC_5_5_6/in3    LogicCell40_SEQ_MODE_0000      0              6326   3789  RISE       1
un1_DUTY_CYCLE0_2_cry_4_c_RNO_LC_5_5_6/lcout  LogicCell40_SEQ_MODE_0000    316              6641   3789  RISE       1
I__833/I                                      LocalMux                       0              6641   3789  RISE       1
I__833/O                                      LocalMux                     330              6971   3789  RISE       1
I__834/I                                      InMux                          0              6971   3789  RISE       1
I__834/O                                      InMux                        259              7230   3789  RISE       1
I__835/I                                      CascadeMux                     0              7230   3789  RISE       1
I__835/O                                      CascadeMux                     0              7230   3789  RISE       1
un1_DUTY_CYCLE0_2_cry_4_c_LC_5_6_0/in2        LogicCell40_SEQ_MODE_0000      0              7230   3789  RISE       1
un1_DUTY_CYCLE0_2_cry_4_c_LC_5_6_0/carryout   LogicCell40_SEQ_MODE_0000    231              7462   3789  RISE       2
DUTY_CYCLE0_5_LC_5_6_1/carryin                LogicCell40_SEQ_MODE_1000      0              7462   3789  RISE       1
DUTY_CYCLE0_5_LC_5_6_1/carryout               LogicCell40_SEQ_MODE_1000    126              7588   3789  RISE       2
DUTY_CYCLE0_6_LC_5_6_2/carryin                LogicCell40_SEQ_MODE_1000      0              7588   3789  RISE       1
DUTY_CYCLE0_6_LC_5_6_2/carryout               LogicCell40_SEQ_MODE_1000    126              7714   3789  RISE       2
DUTY_CYCLE0_7_LC_5_6_3/carryin                LogicCell40_SEQ_MODE_1000      0              7714   3789  RISE       1
DUTY_CYCLE0_7_LC_5_6_3/carryout               LogicCell40_SEQ_MODE_1000    126              7841   3789  RISE       2
DUTY_CYCLE0_8_LC_5_6_4/carryin                LogicCell40_SEQ_MODE_1000      0              7841   3789  RISE       1
DUTY_CYCLE0_8_LC_5_6_4/carryout               LogicCell40_SEQ_MODE_1000    126              7967   3789  RISE       2
DUTY_CYCLE0_9_LC_5_6_5/carryin                LogicCell40_SEQ_MODE_1000      0              7967   3789  RISE       1
DUTY_CYCLE0_9_LC_5_6_5/carryout               LogicCell40_SEQ_MODE_1000    126              8093   3789  RISE       2
DUTY_CYCLE0_10_LC_5_6_6/carryin               LogicCell40_SEQ_MODE_1000      0              8093   3789  RISE       1
DUTY_CYCLE0_10_LC_5_6_6/carryout              LogicCell40_SEQ_MODE_1000    126              8219   3789  RISE       2
DUTY_CYCLE0_11_LC_5_6_7/carryin               LogicCell40_SEQ_MODE_1000      0              8219   3789  RISE       1
DUTY_CYCLE0_11_LC_5_6_7/carryout              LogicCell40_SEQ_MODE_1000    126              8346   3789  RISE       1
IN_MUX_bfv_5_7_0_/carryinitin                 ICE_CARRY_IN_MUX               0              8346   3789  RISE       1
IN_MUX_bfv_5_7_0_/carryinitout                ICE_CARRY_IN_MUX             196              8542   3789  RISE       2
DUTY_CYCLE0_12_LC_5_7_0/carryin               LogicCell40_SEQ_MODE_1000      0              8542   3789  RISE       1
DUTY_CYCLE0_12_LC_5_7_0/carryout              LogicCell40_SEQ_MODE_1000    126              8668   3789  RISE       2
DUTY_CYCLE0_13_LC_5_7_1/carryin               LogicCell40_SEQ_MODE_1000      0              8668   3789  RISE       1
DUTY_CYCLE0_13_LC_5_7_1/carryout              LogicCell40_SEQ_MODE_1000    126              8794   3789  RISE       2
DUTY_CYCLE0_14_LC_5_7_2/carryin               LogicCell40_SEQ_MODE_1000      0              8794   3789  RISE       1
DUTY_CYCLE0_14_LC_5_7_2/carryout              LogicCell40_SEQ_MODE_1000    126              8921   3789  RISE       2
I__907/I                                      InMux                          0              8921   4168  RISE       1
I__907/O                                      InMux                        259              9180   4168  RISE       1
DUTY_CYCLE0_15_LC_5_7_3/in3                   LogicCell40_SEQ_MODE_1000      0              9180   4168  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1086/I                                         ClkMux                         0              2153  RISE       1
I__1086/O                                         ClkMux                       309              2461  RISE       1
DUTY_CYCLE0_15_LC_5_7_3/clk                       LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : DUTY_CYCLE1_10_LC_4_3_6/lcout
Path End         : DUTY_CYCLE1_8_LC_4_3_4/in3
Capture Clock    : DUTY_CYCLE1_8_LC_4_3_4/clk
Setup Constraint : 11160p
Path slack       : 4287p

Capture Clock Arrival Time (PWM_Generator_Verilog|clk:R#2)   11160
+ Capture Clock Source Latency                                   0
+ Capture Clock Path Delay                                    2461
- Setup Time                                                  -274
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               13348

Launch Clock Arrival Time (PWM_Generator_Verilog|clk:R#1)      0
+ Launch Clock Source Latency                                  0
+ Launch Clock Path Delay                                   2461
+ Clock To Q                                                 540
+ Data Path Delay                                           6060
---------------------------------------------------------   ---- 
End-of-path arrival time (ps)                               9061
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1092/I                                         ClkMux                         0              2153  RISE       1
I__1092/O                                         ClkMux                       309              2461  RISE       1
DUTY_CYCLE1_10_LC_4_3_6/clk                       LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
DUTY_CYCLE1_10_LC_4_3_6/lcout                 LogicCell40_SEQ_MODE_1000    540              3001   3080  RISE       7
I__590/I                                      Odrv12                         0              3001   3080  RISE       1
I__590/O                                      Odrv12                       491              3492   3080  RISE       1
I__595/I                                      LocalMux                       0              3492   3080  RISE       1
I__595/O                                      LocalMux                     330              3822   3080  RISE       1
I__602/I                                      InMux                          0              3822   3080  RISE       1
I__602/O                                      InMux                        259              4081   3080  RISE       1
DUTY_CYCLE1_RNIMK6B1_9_LC_2_3_2/in0           LogicCell40_SEQ_MODE_0000      0              4081   3080  RISE       1
DUTY_CYCLE1_RNIMK6B1_9_LC_2_3_2/lcout         LogicCell40_SEQ_MODE_0000    449              4530   3080  RISE       1
I__361/I                                      Odrv4                          0              4530   3080  RISE       1
I__361/O                                      Odrv4                        351              4881   3080  RISE       1
I__362/I                                      LocalMux                       0              4881   3080  RISE       1
I__362/O                                      LocalMux                     330              5211   3080  RISE       1
I__363/I                                      InMux                          0              5211   3080  RISE       1
I__363/O                                      InMux                        259              5470   3080  RISE       1
DUTY_CYCLE1_RNI3HOP4_8_LC_2_4_2/in0           LogicCell40_SEQ_MODE_0000      0              5470   3080  RISE       1
DUTY_CYCLE1_RNI3HOP4_8_LC_2_4_2/ltout         LogicCell40_SEQ_MODE_0000    386              5856   3080  FALL       1
I__357/I                                      CascadeMux                     0              5856   3080  FALL       1
I__357/O                                      CascadeMux                     0              5856   3080  FALL       1
DUTY_CYCLE1_RNICBOM8_11_LC_2_4_3/in2          LogicCell40_SEQ_MODE_0000      0              5856   3080  FALL       1
DUTY_CYCLE1_RNICBOM8_11_LC_2_4_3/lcout        LogicCell40_SEQ_MODE_0000    379              6235   3080  RISE       8
I__753/I                                      Odrv4                          0              6235   3080  RISE       1
I__753/O                                      Odrv4                        351              6585   3080  RISE       1
I__755/I                                      LocalMux                       0              6585   3080  RISE       1
I__755/O                                      LocalMux                     330              6915   3080  RISE       1
I__759/I                                      InMux                          0              6915   3080  RISE       1
I__759/O                                      InMux                        259              7174   3080  RISE       1
un1_DUTY_CYCLE1_2_cry_4_c_RNO_LC_4_4_5/in1    LogicCell40_SEQ_MODE_0000      0              7174   3080  RISE       1
un1_DUTY_CYCLE1_2_cry_4_c_RNO_LC_4_4_5/lcout  LogicCell40_SEQ_MODE_0000    400              7574   3080  RISE       1
I__518/I                                      LocalMux                       0              7574   3080  RISE       1
I__518/O                                      LocalMux                     330              7904   3080  RISE       1
I__519/I                                      InMux                          0              7904   3080  RISE       1
I__519/O                                      InMux                        259              8163   3080  RISE       1
un1_DUTY_CYCLE1_2_cry_4_c_LC_4_3_0/in1        LogicCell40_SEQ_MODE_0000      0              8163   3080  RISE       1
un1_DUTY_CYCLE1_2_cry_4_c_LC_4_3_0/carryout   LogicCell40_SEQ_MODE_0000    259              8423   3080  RISE       2
DUTY_CYCLE1_5_LC_4_3_1/carryin                LogicCell40_SEQ_MODE_1000      0              8423   3080  RISE       1
DUTY_CYCLE1_5_LC_4_3_1/carryout               LogicCell40_SEQ_MODE_1000    126              8549   3080  RISE       2
DUTY_CYCLE1_6_LC_4_3_2/carryin                LogicCell40_SEQ_MODE_1000      0              8549   3080  RISE       1
DUTY_CYCLE1_6_LC_4_3_2/carryout               LogicCell40_SEQ_MODE_1000    126              8675   3080  RISE       2
DUTY_CYCLE1_7_LC_4_3_3/carryin                LogicCell40_SEQ_MODE_1000      0              8675   3080  RISE       1
DUTY_CYCLE1_7_LC_4_3_3/carryout               LogicCell40_SEQ_MODE_1000    126              8801   3080  RISE       2
I__483/I                                      InMux                          0              8801   4287  RISE       1
I__483/O                                      InMux                        259              9061   4287  RISE       1
DUTY_CYCLE1_8_LC_4_3_4/in3                    LogicCell40_SEQ_MODE_1000      0              9061   4287  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1092/I                                         ClkMux                         0              2153  RISE       1
I__1092/O                                         ClkMux                       309              2461  RISE       1
DUTY_CYCLE1_8_LC_4_3_4/clk                        LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : DUTY_CYCLE0_17_LC_5_7_5/lcout
Path End         : DUTY_CYCLE0_14_LC_5_7_2/in3
Capture Clock    : DUTY_CYCLE0_14_LC_5_7_2/clk
Setup Constraint : 11160p
Path slack       : 4294p

Capture Clock Arrival Time (PWM_Generator_Verilog|clk:R#2)   11160
+ Capture Clock Source Latency                                   0
+ Capture Clock Path Delay                                    2461
- Setup Time                                                  -274
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               13348

Launch Clock Arrival Time (PWM_Generator_Verilog|clk:R#1)      0
+ Launch Clock Source Latency                                  0
+ Launch Clock Path Delay                                   2461
+ Clock To Q                                                 540
+ Data Path Delay                                           6053
---------------------------------------------------------   ---- 
End-of-path arrival time (ps)                               9054
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1086/I                                         ClkMux                         0              2153  RISE       1
I__1086/O                                         ClkMux                       309              2461  RISE       1
DUTY_CYCLE0_17_LC_5_7_5/clk                       LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
DUTY_CYCLE0_17_LC_5_7_5/lcout                 LogicCell40_SEQ_MODE_1000    540              3001   3789  RISE       4
I__1174/I                                     Odrv4                          0              3001   3789  RISE       1
I__1174/O                                     Odrv4                        351              3352   3789  RISE       1
I__1178/I                                     LocalMux                       0              3352   3789  RISE       1
I__1178/O                                     LocalMux                     330              3682   3789  RISE       1
I__1182/I                                     InMux                          0              3682   3789  RISE       1
I__1182/O                                     InMux                        259              3941   3789  RISE       1
DUTY_CYCLE0_RNIFOK01_18_LC_6_6_4/in0          LogicCell40_SEQ_MODE_0000      0              3941   3789  RISE       1
DUTY_CYCLE0_RNIFOK01_18_LC_6_6_4/lcout        LogicCell40_SEQ_MODE_0000    449              4390   3789  RISE       2
I__1147/I                                     LocalMux                       0              4390   3789  RISE       1
I__1147/O                                     LocalMux                     330              4720   3789  RISE       1
I__1149/I                                     InMux                          0              4720   3789  RISE       1
I__1149/O                                     InMux                        259              4979   3789  RISE       1
DUTY_CYCLE0_RNI76O95_10_LC_6_5_3/in1          LogicCell40_SEQ_MODE_0000      0              4979   3789  RISE       1
DUTY_CYCLE0_RNI76O95_10_LC_6_5_3/ltout        LogicCell40_SEQ_MODE_0000    379              5358   3789  FALL       1
I__973/I                                      CascadeMux                     0              5358   3789  FALL       1
I__973/O                                      CascadeMux                     0              5358   3789  FALL       1
PWM_DFF4.Q_RNIUV3T5_LC_6_5_4/in2              LogicCell40_SEQ_MODE_0000      0              5358   3789  FALL       1
PWM_DFF4.Q_RNIUV3T5_LC_6_5_4/lcout            LogicCell40_SEQ_MODE_0000    379              5737   3789  RISE       9
I__1111/I                                     LocalMux                       0              5737   3789  RISE       1
I__1111/O                                     LocalMux                     330              6066   3789  RISE       1
I__1115/I                                     InMux                          0              6066   3789  RISE       1
I__1115/O                                     InMux                        259              6326   3789  RISE       1
un1_DUTY_CYCLE0_2_cry_4_c_RNO_LC_5_5_6/in3    LogicCell40_SEQ_MODE_0000      0              6326   3789  RISE       1
un1_DUTY_CYCLE0_2_cry_4_c_RNO_LC_5_5_6/lcout  LogicCell40_SEQ_MODE_0000    316              6641   3789  RISE       1
I__833/I                                      LocalMux                       0              6641   3789  RISE       1
I__833/O                                      LocalMux                     330              6971   3789  RISE       1
I__834/I                                      InMux                          0              6971   3789  RISE       1
I__834/O                                      InMux                        259              7230   3789  RISE       1
I__835/I                                      CascadeMux                     0              7230   3789  RISE       1
I__835/O                                      CascadeMux                     0              7230   3789  RISE       1
un1_DUTY_CYCLE0_2_cry_4_c_LC_5_6_0/in2        LogicCell40_SEQ_MODE_0000      0              7230   3789  RISE       1
un1_DUTY_CYCLE0_2_cry_4_c_LC_5_6_0/carryout   LogicCell40_SEQ_MODE_0000    231              7462   3789  RISE       2
DUTY_CYCLE0_5_LC_5_6_1/carryin                LogicCell40_SEQ_MODE_1000      0              7462   3789  RISE       1
DUTY_CYCLE0_5_LC_5_6_1/carryout               LogicCell40_SEQ_MODE_1000    126              7588   3789  RISE       2
DUTY_CYCLE0_6_LC_5_6_2/carryin                LogicCell40_SEQ_MODE_1000      0              7588   3789  RISE       1
DUTY_CYCLE0_6_LC_5_6_2/carryout               LogicCell40_SEQ_MODE_1000    126              7714   3789  RISE       2
DUTY_CYCLE0_7_LC_5_6_3/carryin                LogicCell40_SEQ_MODE_1000      0              7714   3789  RISE       1
DUTY_CYCLE0_7_LC_5_6_3/carryout               LogicCell40_SEQ_MODE_1000    126              7841   3789  RISE       2
DUTY_CYCLE0_8_LC_5_6_4/carryin                LogicCell40_SEQ_MODE_1000      0              7841   3789  RISE       1
DUTY_CYCLE0_8_LC_5_6_4/carryout               LogicCell40_SEQ_MODE_1000    126              7967   3789  RISE       2
DUTY_CYCLE0_9_LC_5_6_5/carryin                LogicCell40_SEQ_MODE_1000      0              7967   3789  RISE       1
DUTY_CYCLE0_9_LC_5_6_5/carryout               LogicCell40_SEQ_MODE_1000    126              8093   3789  RISE       2
DUTY_CYCLE0_10_LC_5_6_6/carryin               LogicCell40_SEQ_MODE_1000      0              8093   3789  RISE       1
DUTY_CYCLE0_10_LC_5_6_6/carryout              LogicCell40_SEQ_MODE_1000    126              8219   3789  RISE       2
DUTY_CYCLE0_11_LC_5_6_7/carryin               LogicCell40_SEQ_MODE_1000      0              8219   3789  RISE       1
DUTY_CYCLE0_11_LC_5_6_7/carryout              LogicCell40_SEQ_MODE_1000    126              8346   3789  RISE       1
IN_MUX_bfv_5_7_0_/carryinitin                 ICE_CARRY_IN_MUX               0              8346   3789  RISE       1
IN_MUX_bfv_5_7_0_/carryinitout                ICE_CARRY_IN_MUX             196              8542   3789  RISE       2
DUTY_CYCLE0_12_LC_5_7_0/carryin               LogicCell40_SEQ_MODE_1000      0              8542   3789  RISE       1
DUTY_CYCLE0_12_LC_5_7_0/carryout              LogicCell40_SEQ_MODE_1000    126              8668   3789  RISE       2
DUTY_CYCLE0_13_LC_5_7_1/carryin               LogicCell40_SEQ_MODE_1000      0              8668   3789  RISE       1
DUTY_CYCLE0_13_LC_5_7_1/carryout              LogicCell40_SEQ_MODE_1000    126              8794   3789  RISE       2
I__908/I                                      InMux                          0              8794   4294  RISE       1
I__908/O                                      InMux                        259              9054   4294  RISE       1
DUTY_CYCLE0_14_LC_5_7_2/in3                   LogicCell40_SEQ_MODE_1000      0              9054   4294  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1086/I                                         ClkMux                         0              2153  RISE       1
I__1086/O                                         ClkMux                       309              2461  RISE       1
DUTY_CYCLE0_14_LC_5_7_2/clk                       LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : DUTY_CYCLE1_10_LC_4_3_6/lcout
Path End         : DUTY_CYCLE1_7_LC_4_3_3/in3
Capture Clock    : DUTY_CYCLE1_7_LC_4_3_3/clk
Setup Constraint : 11160p
Path slack       : 4413p

Capture Clock Arrival Time (PWM_Generator_Verilog|clk:R#2)   11160
+ Capture Clock Source Latency                                   0
+ Capture Clock Path Delay                                    2461
- Setup Time                                                  -274
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               13348

Launch Clock Arrival Time (PWM_Generator_Verilog|clk:R#1)      0
+ Launch Clock Source Latency                                  0
+ Launch Clock Path Delay                                   2461
+ Clock To Q                                                 540
+ Data Path Delay                                           5934
---------------------------------------------------------   ---- 
End-of-path arrival time (ps)                               8935
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1092/I                                         ClkMux                         0              2153  RISE       1
I__1092/O                                         ClkMux                       309              2461  RISE       1
DUTY_CYCLE1_10_LC_4_3_6/clk                       LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
DUTY_CYCLE1_10_LC_4_3_6/lcout                 LogicCell40_SEQ_MODE_1000    540              3001   3080  RISE       7
I__590/I                                      Odrv12                         0              3001   3080  RISE       1
I__590/O                                      Odrv12                       491              3492   3080  RISE       1
I__595/I                                      LocalMux                       0              3492   3080  RISE       1
I__595/O                                      LocalMux                     330              3822   3080  RISE       1
I__602/I                                      InMux                          0              3822   3080  RISE       1
I__602/O                                      InMux                        259              4081   3080  RISE       1
DUTY_CYCLE1_RNIMK6B1_9_LC_2_3_2/in0           LogicCell40_SEQ_MODE_0000      0              4081   3080  RISE       1
DUTY_CYCLE1_RNIMK6B1_9_LC_2_3_2/lcout         LogicCell40_SEQ_MODE_0000    449              4530   3080  RISE       1
I__361/I                                      Odrv4                          0              4530   3080  RISE       1
I__361/O                                      Odrv4                        351              4881   3080  RISE       1
I__362/I                                      LocalMux                       0              4881   3080  RISE       1
I__362/O                                      LocalMux                     330              5211   3080  RISE       1
I__363/I                                      InMux                          0              5211   3080  RISE       1
I__363/O                                      InMux                        259              5470   3080  RISE       1
DUTY_CYCLE1_RNI3HOP4_8_LC_2_4_2/in0           LogicCell40_SEQ_MODE_0000      0              5470   3080  RISE       1
DUTY_CYCLE1_RNI3HOP4_8_LC_2_4_2/ltout         LogicCell40_SEQ_MODE_0000    386              5856   3080  FALL       1
I__357/I                                      CascadeMux                     0              5856   3080  FALL       1
I__357/O                                      CascadeMux                     0              5856   3080  FALL       1
DUTY_CYCLE1_RNICBOM8_11_LC_2_4_3/in2          LogicCell40_SEQ_MODE_0000      0              5856   3080  FALL       1
DUTY_CYCLE1_RNICBOM8_11_LC_2_4_3/lcout        LogicCell40_SEQ_MODE_0000    379              6235   3080  RISE       8
I__753/I                                      Odrv4                          0              6235   3080  RISE       1
I__753/O                                      Odrv4                        351              6585   3080  RISE       1
I__755/I                                      LocalMux                       0              6585   3080  RISE       1
I__755/O                                      LocalMux                     330              6915   3080  RISE       1
I__759/I                                      InMux                          0              6915   3080  RISE       1
I__759/O                                      InMux                        259              7174   3080  RISE       1
un1_DUTY_CYCLE1_2_cry_4_c_RNO_LC_4_4_5/in1    LogicCell40_SEQ_MODE_0000      0              7174   3080  RISE       1
un1_DUTY_CYCLE1_2_cry_4_c_RNO_LC_4_4_5/lcout  LogicCell40_SEQ_MODE_0000    400              7574   3080  RISE       1
I__518/I                                      LocalMux                       0              7574   3080  RISE       1
I__518/O                                      LocalMux                     330              7904   3080  RISE       1
I__519/I                                      InMux                          0              7904   3080  RISE       1
I__519/O                                      InMux                        259              8163   3080  RISE       1
un1_DUTY_CYCLE1_2_cry_4_c_LC_4_3_0/in1        LogicCell40_SEQ_MODE_0000      0              8163   3080  RISE       1
un1_DUTY_CYCLE1_2_cry_4_c_LC_4_3_0/carryout   LogicCell40_SEQ_MODE_0000    259              8423   3080  RISE       2
DUTY_CYCLE1_5_LC_4_3_1/carryin                LogicCell40_SEQ_MODE_1000      0              8423   3080  RISE       1
DUTY_CYCLE1_5_LC_4_3_1/carryout               LogicCell40_SEQ_MODE_1000    126              8549   3080  RISE       2
DUTY_CYCLE1_6_LC_4_3_2/carryin                LogicCell40_SEQ_MODE_1000      0              8549   3080  RISE       1
DUTY_CYCLE1_6_LC_4_3_2/carryout               LogicCell40_SEQ_MODE_1000    126              8675   3080  RISE       2
I__488/I                                      InMux                          0              8675   4413  RISE       1
I__488/O                                      InMux                        259              8935   4413  RISE       1
DUTY_CYCLE1_7_LC_4_3_3/in3                    LogicCell40_SEQ_MODE_1000      0              8935   4413  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1092/I                                         ClkMux                         0              2153  RISE       1
I__1092/O                                         ClkMux                       309              2461  RISE       1
DUTY_CYCLE1_7_LC_4_3_3/clk                        LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : DUTY_CYCLE0_17_LC_5_7_5/lcout
Path End         : DUTY_CYCLE0_13_LC_5_7_1/in3
Capture Clock    : DUTY_CYCLE0_13_LC_5_7_1/clk
Setup Constraint : 11160p
Path slack       : 4420p

Capture Clock Arrival Time (PWM_Generator_Verilog|clk:R#2)   11160
+ Capture Clock Source Latency                                   0
+ Capture Clock Path Delay                                    2461
- Setup Time                                                  -274
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               13348

Launch Clock Arrival Time (PWM_Generator_Verilog|clk:R#1)      0
+ Launch Clock Source Latency                                  0
+ Launch Clock Path Delay                                   2461
+ Clock To Q                                                 540
+ Data Path Delay                                           5927
---------------------------------------------------------   ---- 
End-of-path arrival time (ps)                               8928
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1086/I                                         ClkMux                         0              2153  RISE       1
I__1086/O                                         ClkMux                       309              2461  RISE       1
DUTY_CYCLE0_17_LC_5_7_5/clk                       LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
DUTY_CYCLE0_17_LC_5_7_5/lcout                 LogicCell40_SEQ_MODE_1000    540              3001   3789  RISE       4
I__1174/I                                     Odrv4                          0              3001   3789  RISE       1
I__1174/O                                     Odrv4                        351              3352   3789  RISE       1
I__1178/I                                     LocalMux                       0              3352   3789  RISE       1
I__1178/O                                     LocalMux                     330              3682   3789  RISE       1
I__1182/I                                     InMux                          0              3682   3789  RISE       1
I__1182/O                                     InMux                        259              3941   3789  RISE       1
DUTY_CYCLE0_RNIFOK01_18_LC_6_6_4/in0          LogicCell40_SEQ_MODE_0000      0              3941   3789  RISE       1
DUTY_CYCLE0_RNIFOK01_18_LC_6_6_4/lcout        LogicCell40_SEQ_MODE_0000    449              4390   3789  RISE       2
I__1147/I                                     LocalMux                       0              4390   3789  RISE       1
I__1147/O                                     LocalMux                     330              4720   3789  RISE       1
I__1149/I                                     InMux                          0              4720   3789  RISE       1
I__1149/O                                     InMux                        259              4979   3789  RISE       1
DUTY_CYCLE0_RNI76O95_10_LC_6_5_3/in1          LogicCell40_SEQ_MODE_0000      0              4979   3789  RISE       1
DUTY_CYCLE0_RNI76O95_10_LC_6_5_3/ltout        LogicCell40_SEQ_MODE_0000    379              5358   3789  FALL       1
I__973/I                                      CascadeMux                     0              5358   3789  FALL       1
I__973/O                                      CascadeMux                     0              5358   3789  FALL       1
PWM_DFF4.Q_RNIUV3T5_LC_6_5_4/in2              LogicCell40_SEQ_MODE_0000      0              5358   3789  FALL       1
PWM_DFF4.Q_RNIUV3T5_LC_6_5_4/lcout            LogicCell40_SEQ_MODE_0000    379              5737   3789  RISE       9
I__1111/I                                     LocalMux                       0              5737   3789  RISE       1
I__1111/O                                     LocalMux                     330              6066   3789  RISE       1
I__1115/I                                     InMux                          0              6066   3789  RISE       1
I__1115/O                                     InMux                        259              6326   3789  RISE       1
un1_DUTY_CYCLE0_2_cry_4_c_RNO_LC_5_5_6/in3    LogicCell40_SEQ_MODE_0000      0              6326   3789  RISE       1
un1_DUTY_CYCLE0_2_cry_4_c_RNO_LC_5_5_6/lcout  LogicCell40_SEQ_MODE_0000    316              6641   3789  RISE       1
I__833/I                                      LocalMux                       0              6641   3789  RISE       1
I__833/O                                      LocalMux                     330              6971   3789  RISE       1
I__834/I                                      InMux                          0              6971   3789  RISE       1
I__834/O                                      InMux                        259              7230   3789  RISE       1
I__835/I                                      CascadeMux                     0              7230   3789  RISE       1
I__835/O                                      CascadeMux                     0              7230   3789  RISE       1
un1_DUTY_CYCLE0_2_cry_4_c_LC_5_6_0/in2        LogicCell40_SEQ_MODE_0000      0              7230   3789  RISE       1
un1_DUTY_CYCLE0_2_cry_4_c_LC_5_6_0/carryout   LogicCell40_SEQ_MODE_0000    231              7462   3789  RISE       2
DUTY_CYCLE0_5_LC_5_6_1/carryin                LogicCell40_SEQ_MODE_1000      0              7462   3789  RISE       1
DUTY_CYCLE0_5_LC_5_6_1/carryout               LogicCell40_SEQ_MODE_1000    126              7588   3789  RISE       2
DUTY_CYCLE0_6_LC_5_6_2/carryin                LogicCell40_SEQ_MODE_1000      0              7588   3789  RISE       1
DUTY_CYCLE0_6_LC_5_6_2/carryout               LogicCell40_SEQ_MODE_1000    126              7714   3789  RISE       2
DUTY_CYCLE0_7_LC_5_6_3/carryin                LogicCell40_SEQ_MODE_1000      0              7714   3789  RISE       1
DUTY_CYCLE0_7_LC_5_6_3/carryout               LogicCell40_SEQ_MODE_1000    126              7841   3789  RISE       2
DUTY_CYCLE0_8_LC_5_6_4/carryin                LogicCell40_SEQ_MODE_1000      0              7841   3789  RISE       1
DUTY_CYCLE0_8_LC_5_6_4/carryout               LogicCell40_SEQ_MODE_1000    126              7967   3789  RISE       2
DUTY_CYCLE0_9_LC_5_6_5/carryin                LogicCell40_SEQ_MODE_1000      0              7967   3789  RISE       1
DUTY_CYCLE0_9_LC_5_6_5/carryout               LogicCell40_SEQ_MODE_1000    126              8093   3789  RISE       2
DUTY_CYCLE0_10_LC_5_6_6/carryin               LogicCell40_SEQ_MODE_1000      0              8093   3789  RISE       1
DUTY_CYCLE0_10_LC_5_6_6/carryout              LogicCell40_SEQ_MODE_1000    126              8219   3789  RISE       2
DUTY_CYCLE0_11_LC_5_6_7/carryin               LogicCell40_SEQ_MODE_1000      0              8219   3789  RISE       1
DUTY_CYCLE0_11_LC_5_6_7/carryout              LogicCell40_SEQ_MODE_1000    126              8346   3789  RISE       1
IN_MUX_bfv_5_7_0_/carryinitin                 ICE_CARRY_IN_MUX               0              8346   3789  RISE       1
IN_MUX_bfv_5_7_0_/carryinitout                ICE_CARRY_IN_MUX             196              8542   3789  RISE       2
DUTY_CYCLE0_12_LC_5_7_0/carryin               LogicCell40_SEQ_MODE_1000      0              8542   3789  RISE       1
DUTY_CYCLE0_12_LC_5_7_0/carryout              LogicCell40_SEQ_MODE_1000    126              8668   3789  RISE       2
I__856/I                                      InMux                          0              8668   4420  RISE       1
I__856/O                                      InMux                        259              8928   4420  RISE       1
DUTY_CYCLE0_13_LC_5_7_1/in3                   LogicCell40_SEQ_MODE_1000      0              8928   4420  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1086/I                                         ClkMux                         0              2153  RISE       1
I__1086/O                                         ClkMux                       309              2461  RISE       1
DUTY_CYCLE0_13_LC_5_7_1/clk                       LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : DUTY_CYCLE1_10_LC_4_3_6/lcout
Path End         : DUTY_CYCLE1_6_LC_4_3_2/in3
Capture Clock    : DUTY_CYCLE1_6_LC_4_3_2/clk
Setup Constraint : 11160p
Path slack       : 4539p

Capture Clock Arrival Time (PWM_Generator_Verilog|clk:R#2)   11160
+ Capture Clock Source Latency                                   0
+ Capture Clock Path Delay                                    2461
- Setup Time                                                  -274
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               13348

Launch Clock Arrival Time (PWM_Generator_Verilog|clk:R#1)      0
+ Launch Clock Source Latency                                  0
+ Launch Clock Path Delay                                   2461
+ Clock To Q                                                 540
+ Data Path Delay                                           5808
---------------------------------------------------------   ---- 
End-of-path arrival time (ps)                               8809
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1092/I                                         ClkMux                         0              2153  RISE       1
I__1092/O                                         ClkMux                       309              2461  RISE       1
DUTY_CYCLE1_10_LC_4_3_6/clk                       LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
DUTY_CYCLE1_10_LC_4_3_6/lcout                 LogicCell40_SEQ_MODE_1000    540              3001   3080  RISE       7
I__590/I                                      Odrv12                         0              3001   3080  RISE       1
I__590/O                                      Odrv12                       491              3492   3080  RISE       1
I__595/I                                      LocalMux                       0              3492   3080  RISE       1
I__595/O                                      LocalMux                     330              3822   3080  RISE       1
I__602/I                                      InMux                          0              3822   3080  RISE       1
I__602/O                                      InMux                        259              4081   3080  RISE       1
DUTY_CYCLE1_RNIMK6B1_9_LC_2_3_2/in0           LogicCell40_SEQ_MODE_0000      0              4081   3080  RISE       1
DUTY_CYCLE1_RNIMK6B1_9_LC_2_3_2/lcout         LogicCell40_SEQ_MODE_0000    449              4530   3080  RISE       1
I__361/I                                      Odrv4                          0              4530   3080  RISE       1
I__361/O                                      Odrv4                        351              4881   3080  RISE       1
I__362/I                                      LocalMux                       0              4881   3080  RISE       1
I__362/O                                      LocalMux                     330              5211   3080  RISE       1
I__363/I                                      InMux                          0              5211   3080  RISE       1
I__363/O                                      InMux                        259              5470   3080  RISE       1
DUTY_CYCLE1_RNI3HOP4_8_LC_2_4_2/in0           LogicCell40_SEQ_MODE_0000      0              5470   3080  RISE       1
DUTY_CYCLE1_RNI3HOP4_8_LC_2_4_2/ltout         LogicCell40_SEQ_MODE_0000    386              5856   3080  FALL       1
I__357/I                                      CascadeMux                     0              5856   3080  FALL       1
I__357/O                                      CascadeMux                     0              5856   3080  FALL       1
DUTY_CYCLE1_RNICBOM8_11_LC_2_4_3/in2          LogicCell40_SEQ_MODE_0000      0              5856   3080  FALL       1
DUTY_CYCLE1_RNICBOM8_11_LC_2_4_3/lcout        LogicCell40_SEQ_MODE_0000    379              6235   3080  RISE       8
I__753/I                                      Odrv4                          0              6235   3080  RISE       1
I__753/O                                      Odrv4                        351              6585   3080  RISE       1
I__755/I                                      LocalMux                       0              6585   3080  RISE       1
I__755/O                                      LocalMux                     330              6915   3080  RISE       1
I__759/I                                      InMux                          0              6915   3080  RISE       1
I__759/O                                      InMux                        259              7174   3080  RISE       1
un1_DUTY_CYCLE1_2_cry_4_c_RNO_LC_4_4_5/in1    LogicCell40_SEQ_MODE_0000      0              7174   3080  RISE       1
un1_DUTY_CYCLE1_2_cry_4_c_RNO_LC_4_4_5/lcout  LogicCell40_SEQ_MODE_0000    400              7574   3080  RISE       1
I__518/I                                      LocalMux                       0              7574   3080  RISE       1
I__518/O                                      LocalMux                     330              7904   3080  RISE       1
I__519/I                                      InMux                          0              7904   3080  RISE       1
I__519/O                                      InMux                        259              8163   3080  RISE       1
un1_DUTY_CYCLE1_2_cry_4_c_LC_4_3_0/in1        LogicCell40_SEQ_MODE_0000      0              8163   3080  RISE       1
un1_DUTY_CYCLE1_2_cry_4_c_LC_4_3_0/carryout   LogicCell40_SEQ_MODE_0000    259              8423   3080  RISE       2
DUTY_CYCLE1_5_LC_4_3_1/carryin                LogicCell40_SEQ_MODE_1000      0              8423   3080  RISE       1
DUTY_CYCLE1_5_LC_4_3_1/carryout               LogicCell40_SEQ_MODE_1000    126              8549   3080  RISE       2
I__489/I                                      InMux                          0              8549   4539  RISE       1
I__489/O                                      InMux                        259              8809   4539  RISE       1
DUTY_CYCLE1_6_LC_4_3_2/in3                    LogicCell40_SEQ_MODE_1000      0              8809   4539  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1092/I                                         ClkMux                         0              2153  RISE       1
I__1092/O                                         ClkMux                       309              2461  RISE       1
DUTY_CYCLE1_6_LC_4_3_2/clk                        LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : DUTY_CYCLE0_17_LC_5_7_5/lcout
Path End         : DUTY_CYCLE0_12_LC_5_7_0/in3
Capture Clock    : DUTY_CYCLE0_12_LC_5_7_0/clk
Setup Constraint : 11160p
Path slack       : 4547p

Capture Clock Arrival Time (PWM_Generator_Verilog|clk:R#2)   11160
+ Capture Clock Source Latency                                   0
+ Capture Clock Path Delay                                    2461
- Setup Time                                                  -274
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               13348

Launch Clock Arrival Time (PWM_Generator_Verilog|clk:R#1)      0
+ Launch Clock Source Latency                                  0
+ Launch Clock Path Delay                                   2461
+ Clock To Q                                                 540
+ Data Path Delay                                           5800
---------------------------------------------------------   ---- 
End-of-path arrival time (ps)                               8801
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1086/I                                         ClkMux                         0              2153  RISE       1
I__1086/O                                         ClkMux                       309              2461  RISE       1
DUTY_CYCLE0_17_LC_5_7_5/clk                       LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
DUTY_CYCLE0_17_LC_5_7_5/lcout                 LogicCell40_SEQ_MODE_1000    540              3001   3789  RISE       4
I__1174/I                                     Odrv4                          0              3001   3789  RISE       1
I__1174/O                                     Odrv4                        351              3352   3789  RISE       1
I__1178/I                                     LocalMux                       0              3352   3789  RISE       1
I__1178/O                                     LocalMux                     330              3682   3789  RISE       1
I__1182/I                                     InMux                          0              3682   3789  RISE       1
I__1182/O                                     InMux                        259              3941   3789  RISE       1
DUTY_CYCLE0_RNIFOK01_18_LC_6_6_4/in0          LogicCell40_SEQ_MODE_0000      0              3941   3789  RISE       1
DUTY_CYCLE0_RNIFOK01_18_LC_6_6_4/lcout        LogicCell40_SEQ_MODE_0000    449              4390   3789  RISE       2
I__1147/I                                     LocalMux                       0              4390   3789  RISE       1
I__1147/O                                     LocalMux                     330              4720   3789  RISE       1
I__1149/I                                     InMux                          0              4720   3789  RISE       1
I__1149/O                                     InMux                        259              4979   3789  RISE       1
DUTY_CYCLE0_RNI76O95_10_LC_6_5_3/in1          LogicCell40_SEQ_MODE_0000      0              4979   3789  RISE       1
DUTY_CYCLE0_RNI76O95_10_LC_6_5_3/ltout        LogicCell40_SEQ_MODE_0000    379              5358   3789  FALL       1
I__973/I                                      CascadeMux                     0              5358   3789  FALL       1
I__973/O                                      CascadeMux                     0              5358   3789  FALL       1
PWM_DFF4.Q_RNIUV3T5_LC_6_5_4/in2              LogicCell40_SEQ_MODE_0000      0              5358   3789  FALL       1
PWM_DFF4.Q_RNIUV3T5_LC_6_5_4/lcout            LogicCell40_SEQ_MODE_0000    379              5737   3789  RISE       9
I__1111/I                                     LocalMux                       0              5737   3789  RISE       1
I__1111/O                                     LocalMux                     330              6066   3789  RISE       1
I__1115/I                                     InMux                          0              6066   3789  RISE       1
I__1115/O                                     InMux                        259              6326   3789  RISE       1
un1_DUTY_CYCLE0_2_cry_4_c_RNO_LC_5_5_6/in3    LogicCell40_SEQ_MODE_0000      0              6326   3789  RISE       1
un1_DUTY_CYCLE0_2_cry_4_c_RNO_LC_5_5_6/lcout  LogicCell40_SEQ_MODE_0000    316              6641   3789  RISE       1
I__833/I                                      LocalMux                       0              6641   3789  RISE       1
I__833/O                                      LocalMux                     330              6971   3789  RISE       1
I__834/I                                      InMux                          0              6971   3789  RISE       1
I__834/O                                      InMux                        259              7230   3789  RISE       1
I__835/I                                      CascadeMux                     0              7230   3789  RISE       1
I__835/O                                      CascadeMux                     0              7230   3789  RISE       1
un1_DUTY_CYCLE0_2_cry_4_c_LC_5_6_0/in2        LogicCell40_SEQ_MODE_0000      0              7230   3789  RISE       1
un1_DUTY_CYCLE0_2_cry_4_c_LC_5_6_0/carryout   LogicCell40_SEQ_MODE_0000    231              7462   3789  RISE       2
DUTY_CYCLE0_5_LC_5_6_1/carryin                LogicCell40_SEQ_MODE_1000      0              7462   3789  RISE       1
DUTY_CYCLE0_5_LC_5_6_1/carryout               LogicCell40_SEQ_MODE_1000    126              7588   3789  RISE       2
DUTY_CYCLE0_6_LC_5_6_2/carryin                LogicCell40_SEQ_MODE_1000      0              7588   3789  RISE       1
DUTY_CYCLE0_6_LC_5_6_2/carryout               LogicCell40_SEQ_MODE_1000    126              7714   3789  RISE       2
DUTY_CYCLE0_7_LC_5_6_3/carryin                LogicCell40_SEQ_MODE_1000      0              7714   3789  RISE       1
DUTY_CYCLE0_7_LC_5_6_3/carryout               LogicCell40_SEQ_MODE_1000    126              7841   3789  RISE       2
DUTY_CYCLE0_8_LC_5_6_4/carryin                LogicCell40_SEQ_MODE_1000      0              7841   3789  RISE       1
DUTY_CYCLE0_8_LC_5_6_4/carryout               LogicCell40_SEQ_MODE_1000    126              7967   3789  RISE       2
DUTY_CYCLE0_9_LC_5_6_5/carryin                LogicCell40_SEQ_MODE_1000      0              7967   3789  RISE       1
DUTY_CYCLE0_9_LC_5_6_5/carryout               LogicCell40_SEQ_MODE_1000    126              8093   3789  RISE       2
DUTY_CYCLE0_10_LC_5_6_6/carryin               LogicCell40_SEQ_MODE_1000      0              8093   3789  RISE       1
DUTY_CYCLE0_10_LC_5_6_6/carryout              LogicCell40_SEQ_MODE_1000    126              8219   3789  RISE       2
DUTY_CYCLE0_11_LC_5_6_7/carryin               LogicCell40_SEQ_MODE_1000      0              8219   3789  RISE       1
DUTY_CYCLE0_11_LC_5_6_7/carryout              LogicCell40_SEQ_MODE_1000    126              8346   3789  RISE       1
IN_MUX_bfv_5_7_0_/carryinitin                 ICE_CARRY_IN_MUX               0              8346   3789  RISE       1
IN_MUX_bfv_5_7_0_/carryinitout                ICE_CARRY_IN_MUX             196              8542   3789  RISE       2
I__857/I                                      InMux                          0              8542   4546  RISE       1
I__857/O                                      InMux                        259              8801   4546  RISE       1
DUTY_CYCLE0_12_LC_5_7_0/in3                   LogicCell40_SEQ_MODE_1000      0              8801   4546  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1086/I                                         ClkMux                         0              2153  RISE       1
I__1086/O                                         ClkMux                       309              2461  RISE       1
DUTY_CYCLE0_12_LC_5_7_0/clk                       LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : DUTY_CYCLE1_10_LC_4_3_6/lcout
Path End         : DUTY_CYCLE1_5_LC_4_3_1/in3
Capture Clock    : DUTY_CYCLE1_5_LC_4_3_1/clk
Setup Constraint : 11160p
Path slack       : 4666p

Capture Clock Arrival Time (PWM_Generator_Verilog|clk:R#2)   11160
+ Capture Clock Source Latency                                   0
+ Capture Clock Path Delay                                    2461
- Setup Time                                                  -274
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               13348

Launch Clock Arrival Time (PWM_Generator_Verilog|clk:R#1)      0
+ Launch Clock Source Latency                                  0
+ Launch Clock Path Delay                                   2461
+ Clock To Q                                                 540
+ Data Path Delay                                           5681
---------------------------------------------------------   ---- 
End-of-path arrival time (ps)                               8682
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1092/I                                         ClkMux                         0              2153  RISE       1
I__1092/O                                         ClkMux                       309              2461  RISE       1
DUTY_CYCLE1_10_LC_4_3_6/clk                       LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
DUTY_CYCLE1_10_LC_4_3_6/lcout                 LogicCell40_SEQ_MODE_1000    540              3001   3080  RISE       7
I__590/I                                      Odrv12                         0              3001   3080  RISE       1
I__590/O                                      Odrv12                       491              3492   3080  RISE       1
I__595/I                                      LocalMux                       0              3492   3080  RISE       1
I__595/O                                      LocalMux                     330              3822   3080  RISE       1
I__602/I                                      InMux                          0              3822   3080  RISE       1
I__602/O                                      InMux                        259              4081   3080  RISE       1
DUTY_CYCLE1_RNIMK6B1_9_LC_2_3_2/in0           LogicCell40_SEQ_MODE_0000      0              4081   3080  RISE       1
DUTY_CYCLE1_RNIMK6B1_9_LC_2_3_2/lcout         LogicCell40_SEQ_MODE_0000    449              4530   3080  RISE       1
I__361/I                                      Odrv4                          0              4530   3080  RISE       1
I__361/O                                      Odrv4                        351              4881   3080  RISE       1
I__362/I                                      LocalMux                       0              4881   3080  RISE       1
I__362/O                                      LocalMux                     330              5211   3080  RISE       1
I__363/I                                      InMux                          0              5211   3080  RISE       1
I__363/O                                      InMux                        259              5470   3080  RISE       1
DUTY_CYCLE1_RNI3HOP4_8_LC_2_4_2/in0           LogicCell40_SEQ_MODE_0000      0              5470   3080  RISE       1
DUTY_CYCLE1_RNI3HOP4_8_LC_2_4_2/ltout         LogicCell40_SEQ_MODE_0000    386              5856   3080  FALL       1
I__357/I                                      CascadeMux                     0              5856   3080  FALL       1
I__357/O                                      CascadeMux                     0              5856   3080  FALL       1
DUTY_CYCLE1_RNICBOM8_11_LC_2_4_3/in2          LogicCell40_SEQ_MODE_0000      0              5856   3080  FALL       1
DUTY_CYCLE1_RNICBOM8_11_LC_2_4_3/lcout        LogicCell40_SEQ_MODE_0000    379              6235   3080  RISE       8
I__753/I                                      Odrv4                          0              6235   3080  RISE       1
I__753/O                                      Odrv4                        351              6585   3080  RISE       1
I__755/I                                      LocalMux                       0              6585   3080  RISE       1
I__755/O                                      LocalMux                     330              6915   3080  RISE       1
I__759/I                                      InMux                          0              6915   3080  RISE       1
I__759/O                                      InMux                        259              7174   3080  RISE       1
un1_DUTY_CYCLE1_2_cry_4_c_RNO_LC_4_4_5/in1    LogicCell40_SEQ_MODE_0000      0              7174   3080  RISE       1
un1_DUTY_CYCLE1_2_cry_4_c_RNO_LC_4_4_5/lcout  LogicCell40_SEQ_MODE_0000    400              7574   3080  RISE       1
I__518/I                                      LocalMux                       0              7574   3080  RISE       1
I__518/O                                      LocalMux                     330              7904   3080  RISE       1
I__519/I                                      InMux                          0              7904   3080  RISE       1
I__519/O                                      InMux                        259              8163   3080  RISE       1
un1_DUTY_CYCLE1_2_cry_4_c_LC_4_3_0/in1        LogicCell40_SEQ_MODE_0000      0              8163   3080  RISE       1
un1_DUTY_CYCLE1_2_cry_4_c_LC_4_3_0/carryout   LogicCell40_SEQ_MODE_0000    259              8423   3080  RISE       2
I__494/I                                      InMux                          0              8423   4666  RISE       1
I__494/O                                      InMux                        259              8682   4666  RISE       1
DUTY_CYCLE1_5_LC_4_3_1/in3                    LogicCell40_SEQ_MODE_1000      0              8682   4666  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1092/I                                         ClkMux                         0              2153  RISE       1
I__1092/O                                         ClkMux                       309              2461  RISE       1
DUTY_CYCLE1_5_LC_4_3_1/clk                        LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : DUTY_CYCLE1_10_LC_4_3_6/lcout
Path End         : DUTY_CYCLE1_14_LC_4_4_2/in2
Capture Clock    : DUTY_CYCLE1_14_LC_4_4_2/clk
Setup Constraint : 11160p
Path slack       : 4736p

Capture Clock Arrival Time (PWM_Generator_Verilog|clk:R#2)   11160
+ Capture Clock Source Latency                                   0
+ Capture Clock Path Delay                                    2461
- Setup Time                                                  -372
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               13250

Launch Clock Arrival Time (PWM_Generator_Verilog|clk:R#1)      0
+ Launch Clock Source Latency                                  0
+ Launch Clock Path Delay                                   2461
+ Clock To Q                                                 540
+ Data Path Delay                                           5513
---------------------------------------------------------   ---- 
End-of-path arrival time (ps)                               8514
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1092/I                                         ClkMux                         0              2153  RISE       1
I__1092/O                                         ClkMux                       309              2461  RISE       1
DUTY_CYCLE1_10_LC_4_3_6/clk                       LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
DUTY_CYCLE1_10_LC_4_3_6/lcout           LogicCell40_SEQ_MODE_1000    540              3001   3080  RISE       7
I__590/I                                Odrv12                         0              3001   3080  RISE       1
I__590/O                                Odrv12                       491              3492   3080  RISE       1
I__595/I                                LocalMux                       0              3492   3080  RISE       1
I__595/O                                LocalMux                     330              3822   3080  RISE       1
I__602/I                                InMux                          0              3822   3080  RISE       1
I__602/O                                InMux                        259              4081   3080  RISE       1
DUTY_CYCLE1_RNIMK6B1_9_LC_2_3_2/in0     LogicCell40_SEQ_MODE_0000      0              4081   3080  RISE       1
DUTY_CYCLE1_RNIMK6B1_9_LC_2_3_2/lcout   LogicCell40_SEQ_MODE_0000    449              4530   3080  RISE       1
I__361/I                                Odrv4                          0              4530   3080  RISE       1
I__361/O                                Odrv4                        351              4881   3080  RISE       1
I__362/I                                LocalMux                       0              4881   3080  RISE       1
I__362/O                                LocalMux                     330              5211   3080  RISE       1
I__363/I                                InMux                          0              5211   3080  RISE       1
I__363/O                                InMux                        259              5470   3080  RISE       1
DUTY_CYCLE1_RNI3HOP4_8_LC_2_4_2/in0     LogicCell40_SEQ_MODE_0000      0              5470   3080  RISE       1
DUTY_CYCLE1_RNI3HOP4_8_LC_2_4_2/ltout   LogicCell40_SEQ_MODE_0000    386              5856   3080  FALL       1
I__357/I                                CascadeMux                     0              5856   3080  FALL       1
I__357/O                                CascadeMux                     0              5856   3080  FALL       1
DUTY_CYCLE1_RNICBOM8_11_LC_2_4_3/in2    LogicCell40_SEQ_MODE_0000      0              5856   3080  FALL       1
DUTY_CYCLE1_RNICBOM8_11_LC_2_4_3/lcout  LogicCell40_SEQ_MODE_0000    379              6235   3080  RISE       8
I__753/I                                Odrv4                          0              6235   3080  RISE       1
I__753/O                                Odrv4                        351              6585   3080  RISE       1
I__756/I                                Span4Mux_h                     0              6585   3186  RISE       1
I__756/O                                Span4Mux_h                   302              6887   3186  RISE       1
I__761/I                                LocalMux                       0              6887   3186  RISE       1
I__761/O                                LocalMux                     330              7216   3186  RISE       1
I__765/I                                InMux                          0              7216   4217  RISE       1
I__765/O                                InMux                        259              7476   4217  RISE       1
PWM_DFF8.Q_RNIKO92F_LC_5_4_7/in0        LogicCell40_SEQ_MODE_0000      0              7476   4217  RISE       1
PWM_DFF8.Q_RNIKO92F_LC_5_4_7/lcout      LogicCell40_SEQ_MODE_0000    449              7925   4217  RISE       1
I__736/I                                LocalMux                       0              7925   4217  RISE       1
I__736/O                                LocalMux                     330              8254   4217  RISE       1
I__737/I                                InMux                          0              8254   4217  RISE       1
I__737/O                                InMux                        259              8514   4217  RISE       1
I__738/I                                CascadeMux                     0              8514   4217  RISE       1
I__738/O                                CascadeMux                     0              8514   4217  RISE       1
DUTY_CYCLE1_14_LC_4_4_2/in2             LogicCell40_SEQ_MODE_1000      0              8514   4736  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1090/I                                         ClkMux                         0              2153  RISE       1
I__1090/O                                         ClkMux                       309              2461  RISE       1
DUTY_CYCLE1_14_LC_4_4_2/clk                       LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : DUTY_CYCLE1_10_LC_4_3_6/lcout
Path End         : DUTY_CYCLE1_15_LC_4_4_3/in2
Capture Clock    : DUTY_CYCLE1_15_LC_4_4_3/clk
Setup Constraint : 11160p
Path slack       : 4736p

Capture Clock Arrival Time (PWM_Generator_Verilog|clk:R#2)   11160
+ Capture Clock Source Latency                                   0
+ Capture Clock Path Delay                                    2461
- Setup Time                                                  -372
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               13250

Launch Clock Arrival Time (PWM_Generator_Verilog|clk:R#1)      0
+ Launch Clock Source Latency                                  0
+ Launch Clock Path Delay                                   2461
+ Clock To Q                                                 540
+ Data Path Delay                                           5513
---------------------------------------------------------   ---- 
End-of-path arrival time (ps)                               8514
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1092/I                                         ClkMux                         0              2153  RISE       1
I__1092/O                                         ClkMux                       309              2461  RISE       1
DUTY_CYCLE1_10_LC_4_3_6/clk                       LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
DUTY_CYCLE1_10_LC_4_3_6/lcout           LogicCell40_SEQ_MODE_1000    540              3001   3080  RISE       7
I__590/I                                Odrv12                         0              3001   3080  RISE       1
I__590/O                                Odrv12                       491              3492   3080  RISE       1
I__595/I                                LocalMux                       0              3492   3080  RISE       1
I__595/O                                LocalMux                     330              3822   3080  RISE       1
I__602/I                                InMux                          0              3822   3080  RISE       1
I__602/O                                InMux                        259              4081   3080  RISE       1
DUTY_CYCLE1_RNIMK6B1_9_LC_2_3_2/in0     LogicCell40_SEQ_MODE_0000      0              4081   3080  RISE       1
DUTY_CYCLE1_RNIMK6B1_9_LC_2_3_2/lcout   LogicCell40_SEQ_MODE_0000    449              4530   3080  RISE       1
I__361/I                                Odrv4                          0              4530   3080  RISE       1
I__361/O                                Odrv4                        351              4881   3080  RISE       1
I__362/I                                LocalMux                       0              4881   3080  RISE       1
I__362/O                                LocalMux                     330              5211   3080  RISE       1
I__363/I                                InMux                          0              5211   3080  RISE       1
I__363/O                                InMux                        259              5470   3080  RISE       1
DUTY_CYCLE1_RNI3HOP4_8_LC_2_4_2/in0     LogicCell40_SEQ_MODE_0000      0              5470   3080  RISE       1
DUTY_CYCLE1_RNI3HOP4_8_LC_2_4_2/ltout   LogicCell40_SEQ_MODE_0000    386              5856   3080  FALL       1
I__357/I                                CascadeMux                     0              5856   3080  FALL       1
I__357/O                                CascadeMux                     0              5856   3080  FALL       1
DUTY_CYCLE1_RNICBOM8_11_LC_2_4_3/in2    LogicCell40_SEQ_MODE_0000      0              5856   3080  FALL       1
DUTY_CYCLE1_RNICBOM8_11_LC_2_4_3/lcout  LogicCell40_SEQ_MODE_0000    379              6235   3080  RISE       8
I__753/I                                Odrv4                          0              6235   3080  RISE       1
I__753/O                                Odrv4                        351              6585   3080  RISE       1
I__756/I                                Span4Mux_h                     0              6585   3186  RISE       1
I__756/O                                Span4Mux_h                   302              6887   3186  RISE       1
I__761/I                                LocalMux                       0              6887   3186  RISE       1
I__761/O                                LocalMux                     330              7216   3186  RISE       1
I__766/I                                InMux                          0              7216   4343  RISE       1
I__766/O                                InMux                        259              7476   4343  RISE       1
PWM_DFF8.Q_RNIKO92F_3_LC_5_4_5/in0      LogicCell40_SEQ_MODE_0000      0              7476   4343  RISE       1
PWM_DFF8.Q_RNIKO92F_3_LC_5_4_5/lcout    LogicCell40_SEQ_MODE_0000    449              7925   4343  RISE       1
I__768/I                                LocalMux                       0              7925   4343  RISE       1
I__768/O                                LocalMux                     330              8254   4343  RISE       1
I__769/I                                InMux                          0              8254   4343  RISE       1
I__769/O                                InMux                        259              8514   4343  RISE       1
I__770/I                                CascadeMux                     0              8514   4343  RISE       1
I__770/O                                CascadeMux                     0              8514   4343  RISE       1
DUTY_CYCLE1_15_LC_4_4_3/in2             LogicCell40_SEQ_MODE_1000      0              8514   4736  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1090/I                                         ClkMux                         0              2153  RISE       1
I__1090/O                                         ClkMux                       309              2461  RISE       1
DUTY_CYCLE1_15_LC_4_4_3/clk                       LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : DUTY_CYCLE1_10_LC_4_3_6/lcout
Path End         : DUTY_CYCLE1_7_LC_4_3_3/in2
Capture Clock    : DUTY_CYCLE1_7_LC_4_3_3/clk
Setup Constraint : 11160p
Path slack       : 4785p

Capture Clock Arrival Time (PWM_Generator_Verilog|clk:R#2)   11160
+ Capture Clock Source Latency                                   0
+ Capture Clock Path Delay                                    2461
- Setup Time                                                  -372
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               13250

Launch Clock Arrival Time (PWM_Generator_Verilog|clk:R#1)      0
+ Launch Clock Source Latency                                  0
+ Launch Clock Path Delay                                   2461
+ Clock To Q                                                 540
+ Data Path Delay                                           5464
---------------------------------------------------------   ---- 
End-of-path arrival time (ps)                               8465
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1092/I                                         ClkMux                         0              2153  RISE       1
I__1092/O                                         ClkMux                       309              2461  RISE       1
DUTY_CYCLE1_10_LC_4_3_6/clk                       LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
DUTY_CYCLE1_10_LC_4_3_6/lcout           LogicCell40_SEQ_MODE_1000    540              3001   3080  RISE       7
I__590/I                                Odrv12                         0              3001   3080  RISE       1
I__590/O                                Odrv12                       491              3492   3080  RISE       1
I__595/I                                LocalMux                       0              3492   3080  RISE       1
I__595/O                                LocalMux                     330              3822   3080  RISE       1
I__602/I                                InMux                          0              3822   3080  RISE       1
I__602/O                                InMux                        259              4081   3080  RISE       1
DUTY_CYCLE1_RNIMK6B1_9_LC_2_3_2/in0     LogicCell40_SEQ_MODE_0000      0              4081   3080  RISE       1
DUTY_CYCLE1_RNIMK6B1_9_LC_2_3_2/lcout   LogicCell40_SEQ_MODE_0000    449              4530   3080  RISE       1
I__361/I                                Odrv4                          0              4530   3080  RISE       1
I__361/O                                Odrv4                        351              4881   3080  RISE       1
I__362/I                                LocalMux                       0              4881   3080  RISE       1
I__362/O                                LocalMux                     330              5211   3080  RISE       1
I__363/I                                InMux                          0              5211   3080  RISE       1
I__363/O                                InMux                        259              5470   3080  RISE       1
DUTY_CYCLE1_RNI3HOP4_8_LC_2_4_2/in0     LogicCell40_SEQ_MODE_0000      0              5470   3080  RISE       1
DUTY_CYCLE1_RNI3HOP4_8_LC_2_4_2/ltout   LogicCell40_SEQ_MODE_0000    386              5856   3080  FALL       1
I__357/I                                CascadeMux                     0              5856   3080  FALL       1
I__357/O                                CascadeMux                     0              5856   3080  FALL       1
DUTY_CYCLE1_RNICBOM8_11_LC_2_4_3/in2    LogicCell40_SEQ_MODE_0000      0              5856   3080  FALL       1
DUTY_CYCLE1_RNICBOM8_11_LC_2_4_3/lcout  LogicCell40_SEQ_MODE_0000    379              6235   3080  RISE       8
I__753/I                                Odrv4                          0              6235   3080  RISE       1
I__753/O                                Odrv4                        351              6585   3080  RISE       1
I__756/I                                Span4Mux_h                     0              6585   3186  RISE       1
I__756/O                                Span4Mux_h                   302              6887   3186  RISE       1
I__761/I                                LocalMux                       0              6887   3186  RISE       1
I__761/O                                LocalMux                     330              7216   3186  RISE       1
I__763/I                                InMux                          0              7216   3186  RISE       1
I__763/O                                InMux                        259              7476   3186  RISE       1
PWM_DFF8.Q_RNIKO92F_0_LC_5_4_0/in1      LogicCell40_SEQ_MODE_0000      0              7476   3186  RISE       1
PWM_DFF8.Q_RNIKO92F_0_LC_5_4_0/lcout    LogicCell40_SEQ_MODE_0000    400              7876   3186  RISE       1
I__828/I                                LocalMux                       0              7876   3186  RISE       1
I__828/O                                LocalMux                     330              8205   3186  RISE       1
I__829/I                                InMux                          0              8205   3186  RISE       1
I__829/O                                InMux                        259              8465   3186  RISE       1
I__830/I                                CascadeMux                     0              8465   3186  RISE       1
I__830/O                                CascadeMux                     0              8465   3186  RISE       1
DUTY_CYCLE1_7_LC_4_3_3/in2              LogicCell40_SEQ_MODE_1000      0              8465   4785  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1092/I                                         ClkMux                         0              2153  RISE       1
I__1092/O                                         ClkMux                       309              2461  RISE       1
DUTY_CYCLE1_7_LC_4_3_3/clk                        LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : DUTY_CYCLE1_10_LC_4_3_6/lcout
Path End         : DUTY_CYCLE1_13_LC_4_4_1/in2
Capture Clock    : DUTY_CYCLE1_13_LC_4_4_1/clk
Setup Constraint : 11160p
Path slack       : 4785p

Capture Clock Arrival Time (PWM_Generator_Verilog|clk:R#2)   11160
+ Capture Clock Source Latency                                   0
+ Capture Clock Path Delay                                    2461
- Setup Time                                                  -372
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               13250

Launch Clock Arrival Time (PWM_Generator_Verilog|clk:R#1)      0
+ Launch Clock Source Latency                                  0
+ Launch Clock Path Delay                                   2461
+ Clock To Q                                                 540
+ Data Path Delay                                           5464
---------------------------------------------------------   ---- 
End-of-path arrival time (ps)                               8465
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1092/I                                         ClkMux                         0              2153  RISE       1
I__1092/O                                         ClkMux                       309              2461  RISE       1
DUTY_CYCLE1_10_LC_4_3_6/clk                       LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
DUTY_CYCLE1_10_LC_4_3_6/lcout           LogicCell40_SEQ_MODE_1000    540              3001   3080  RISE       7
I__590/I                                Odrv12                         0              3001   3080  RISE       1
I__590/O                                Odrv12                       491              3492   3080  RISE       1
I__595/I                                LocalMux                       0              3492   3080  RISE       1
I__595/O                                LocalMux                     330              3822   3080  RISE       1
I__602/I                                InMux                          0              3822   3080  RISE       1
I__602/O                                InMux                        259              4081   3080  RISE       1
DUTY_CYCLE1_RNIMK6B1_9_LC_2_3_2/in0     LogicCell40_SEQ_MODE_0000      0              4081   3080  RISE       1
DUTY_CYCLE1_RNIMK6B1_9_LC_2_3_2/lcout   LogicCell40_SEQ_MODE_0000    449              4530   3080  RISE       1
I__361/I                                Odrv4                          0              4530   3080  RISE       1
I__361/O                                Odrv4                        351              4881   3080  RISE       1
I__362/I                                LocalMux                       0              4881   3080  RISE       1
I__362/O                                LocalMux                     330              5211   3080  RISE       1
I__363/I                                InMux                          0              5211   3080  RISE       1
I__363/O                                InMux                        259              5470   3080  RISE       1
DUTY_CYCLE1_RNI3HOP4_8_LC_2_4_2/in0     LogicCell40_SEQ_MODE_0000      0              5470   3080  RISE       1
DUTY_CYCLE1_RNI3HOP4_8_LC_2_4_2/ltout   LogicCell40_SEQ_MODE_0000    386              5856   3080  FALL       1
I__357/I                                CascadeMux                     0              5856   3080  FALL       1
I__357/O                                CascadeMux                     0              5856   3080  FALL       1
DUTY_CYCLE1_RNICBOM8_11_LC_2_4_3/in2    LogicCell40_SEQ_MODE_0000      0              5856   3080  FALL       1
DUTY_CYCLE1_RNICBOM8_11_LC_2_4_3/lcout  LogicCell40_SEQ_MODE_0000    379              6235   3080  RISE       8
I__753/I                                Odrv4                          0              6235   3080  RISE       1
I__753/O                                Odrv4                        351              6585   3080  RISE       1
I__756/I                                Span4Mux_h                     0              6585   3186  RISE       1
I__756/O                                Span4Mux_h                   302              6887   3186  RISE       1
I__761/I                                LocalMux                       0              6887   3186  RISE       1
I__761/O                                LocalMux                     330              7216   3186  RISE       1
I__764/I                                InMux                          0              7216   4140  RISE       1
I__764/O                                InMux                        259              7476   4140  RISE       1
PWM_DFF8.Q_RNIKO92F_1_LC_5_4_2/in1      LogicCell40_SEQ_MODE_0000      0              7476   4140  RISE       1
PWM_DFF8.Q_RNIKO92F_1_LC_5_4_2/lcout    LogicCell40_SEQ_MODE_0000    400              7876   4140  RISE       1
I__771/I                                LocalMux                       0              7876   4140  RISE       1
I__771/O                                LocalMux                     330              8205   4140  RISE       1
I__772/I                                InMux                          0              8205   4140  RISE       1
I__772/O                                InMux                        259              8465   4140  RISE       1
I__773/I                                CascadeMux                     0              8465   4140  RISE       1
I__773/O                                CascadeMux                     0              8465   4140  RISE       1
DUTY_CYCLE1_13_LC_4_4_1/in2             LogicCell40_SEQ_MODE_1000      0              8465   4785  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1090/I                                         ClkMux                         0              2153  RISE       1
I__1090/O                                         ClkMux                       309              2461  RISE       1
DUTY_CYCLE1_13_LC_4_4_1/clk                       LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : DUTY_CYCLE0_17_LC_5_7_5/lcout
Path End         : DUTY_CYCLE0_11_LC_5_6_7/in3
Capture Clock    : DUTY_CYCLE0_11_LC_5_6_7/clk
Setup Constraint : 11160p
Path slack       : 4869p

Capture Clock Arrival Time (PWM_Generator_Verilog|clk:R#2)   11160
+ Capture Clock Source Latency                                   0
+ Capture Clock Path Delay                                    2461
- Setup Time                                                  -274
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               13348

Launch Clock Arrival Time (PWM_Generator_Verilog|clk:R#1)      0
+ Launch Clock Source Latency                                  0
+ Launch Clock Path Delay                                   2461
+ Clock To Q                                                 540
+ Data Path Delay                                           5478
---------------------------------------------------------   ---- 
End-of-path arrival time (ps)                               8479
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1086/I                                         ClkMux                         0              2153  RISE       1
I__1086/O                                         ClkMux                       309              2461  RISE       1
DUTY_CYCLE0_17_LC_5_7_5/clk                       LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
DUTY_CYCLE0_17_LC_5_7_5/lcout                 LogicCell40_SEQ_MODE_1000    540              3001   3789  RISE       4
I__1174/I                                     Odrv4                          0              3001   3789  RISE       1
I__1174/O                                     Odrv4                        351              3352   3789  RISE       1
I__1178/I                                     LocalMux                       0              3352   3789  RISE       1
I__1178/O                                     LocalMux                     330              3682   3789  RISE       1
I__1182/I                                     InMux                          0              3682   3789  RISE       1
I__1182/O                                     InMux                        259              3941   3789  RISE       1
DUTY_CYCLE0_RNIFOK01_18_LC_6_6_4/in0          LogicCell40_SEQ_MODE_0000      0              3941   3789  RISE       1
DUTY_CYCLE0_RNIFOK01_18_LC_6_6_4/lcout        LogicCell40_SEQ_MODE_0000    449              4390   3789  RISE       2
I__1147/I                                     LocalMux                       0              4390   3789  RISE       1
I__1147/O                                     LocalMux                     330              4720   3789  RISE       1
I__1149/I                                     InMux                          0              4720   3789  RISE       1
I__1149/O                                     InMux                        259              4979   3789  RISE       1
DUTY_CYCLE0_RNI76O95_10_LC_6_5_3/in1          LogicCell40_SEQ_MODE_0000      0              4979   3789  RISE       1
DUTY_CYCLE0_RNI76O95_10_LC_6_5_3/ltout        LogicCell40_SEQ_MODE_0000    379              5358   3789  FALL       1
I__973/I                                      CascadeMux                     0              5358   3789  FALL       1
I__973/O                                      CascadeMux                     0              5358   3789  FALL       1
PWM_DFF4.Q_RNIUV3T5_LC_6_5_4/in2              LogicCell40_SEQ_MODE_0000      0              5358   3789  FALL       1
PWM_DFF4.Q_RNIUV3T5_LC_6_5_4/lcout            LogicCell40_SEQ_MODE_0000    379              5737   3789  RISE       9
I__1111/I                                     LocalMux                       0              5737   3789  RISE       1
I__1111/O                                     LocalMux                     330              6066   3789  RISE       1
I__1115/I                                     InMux                          0              6066   3789  RISE       1
I__1115/O                                     InMux                        259              6326   3789  RISE       1
un1_DUTY_CYCLE0_2_cry_4_c_RNO_LC_5_5_6/in3    LogicCell40_SEQ_MODE_0000      0              6326   3789  RISE       1
un1_DUTY_CYCLE0_2_cry_4_c_RNO_LC_5_5_6/lcout  LogicCell40_SEQ_MODE_0000    316              6641   3789  RISE       1
I__833/I                                      LocalMux                       0              6641   3789  RISE       1
I__833/O                                      LocalMux                     330              6971   3789  RISE       1
I__834/I                                      InMux                          0              6971   3789  RISE       1
I__834/O                                      InMux                        259              7230   3789  RISE       1
I__835/I                                      CascadeMux                     0              7230   3789  RISE       1
I__835/O                                      CascadeMux                     0              7230   3789  RISE       1
un1_DUTY_CYCLE0_2_cry_4_c_LC_5_6_0/in2        LogicCell40_SEQ_MODE_0000      0              7230   3789  RISE       1
un1_DUTY_CYCLE0_2_cry_4_c_LC_5_6_0/carryout   LogicCell40_SEQ_MODE_0000    231              7462   3789  RISE       2
DUTY_CYCLE0_5_LC_5_6_1/carryin                LogicCell40_SEQ_MODE_1000      0              7462   3789  RISE       1
DUTY_CYCLE0_5_LC_5_6_1/carryout               LogicCell40_SEQ_MODE_1000    126              7588   3789  RISE       2
DUTY_CYCLE0_6_LC_5_6_2/carryin                LogicCell40_SEQ_MODE_1000      0              7588   3789  RISE       1
DUTY_CYCLE0_6_LC_5_6_2/carryout               LogicCell40_SEQ_MODE_1000    126              7714   3789  RISE       2
DUTY_CYCLE0_7_LC_5_6_3/carryin                LogicCell40_SEQ_MODE_1000      0              7714   3789  RISE       1
DUTY_CYCLE0_7_LC_5_6_3/carryout               LogicCell40_SEQ_MODE_1000    126              7841   3789  RISE       2
DUTY_CYCLE0_8_LC_5_6_4/carryin                LogicCell40_SEQ_MODE_1000      0              7841   3789  RISE       1
DUTY_CYCLE0_8_LC_5_6_4/carryout               LogicCell40_SEQ_MODE_1000    126              7967   3789  RISE       2
DUTY_CYCLE0_9_LC_5_6_5/carryin                LogicCell40_SEQ_MODE_1000      0              7967   3789  RISE       1
DUTY_CYCLE0_9_LC_5_6_5/carryout               LogicCell40_SEQ_MODE_1000    126              8093   3789  RISE       2
DUTY_CYCLE0_10_LC_5_6_6/carryin               LogicCell40_SEQ_MODE_1000      0              8093   3789  RISE       1
DUTY_CYCLE0_10_LC_5_6_6/carryout              LogicCell40_SEQ_MODE_1000    126              8219   3789  RISE       2
I__861/I                                      InMux                          0              8219   4869  RISE       1
I__861/O                                      InMux                        259              8479   4869  RISE       1
DUTY_CYCLE0_11_LC_5_6_7/in3                   LogicCell40_SEQ_MODE_1000      0              8479   4869  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1088/I                                         ClkMux                         0              2153  RISE       1
I__1088/O                                         ClkMux                       309              2461  RISE       1
DUTY_CYCLE0_11_LC_5_6_7/clk                       LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : DUTY_CYCLE0_17_LC_5_7_5/lcout
Path End         : DUTY_CYCLE0_10_LC_5_6_6/in3
Capture Clock    : DUTY_CYCLE0_10_LC_5_6_6/clk
Setup Constraint : 11160p
Path slack       : 4995p

Capture Clock Arrival Time (PWM_Generator_Verilog|clk:R#2)   11160
+ Capture Clock Source Latency                                   0
+ Capture Clock Path Delay                                    2461
- Setup Time                                                  -274
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               13348

Launch Clock Arrival Time (PWM_Generator_Verilog|clk:R#1)      0
+ Launch Clock Source Latency                                  0
+ Launch Clock Path Delay                                   2461
+ Clock To Q                                                 540
+ Data Path Delay                                           5352
---------------------------------------------------------   ---- 
End-of-path arrival time (ps)                               8353
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1086/I                                         ClkMux                         0              2153  RISE       1
I__1086/O                                         ClkMux                       309              2461  RISE       1
DUTY_CYCLE0_17_LC_5_7_5/clk                       LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
DUTY_CYCLE0_17_LC_5_7_5/lcout                 LogicCell40_SEQ_MODE_1000    540              3001   3789  RISE       4
I__1174/I                                     Odrv4                          0              3001   3789  RISE       1
I__1174/O                                     Odrv4                        351              3352   3789  RISE       1
I__1178/I                                     LocalMux                       0              3352   3789  RISE       1
I__1178/O                                     LocalMux                     330              3682   3789  RISE       1
I__1182/I                                     InMux                          0              3682   3789  RISE       1
I__1182/O                                     InMux                        259              3941   3789  RISE       1
DUTY_CYCLE0_RNIFOK01_18_LC_6_6_4/in0          LogicCell40_SEQ_MODE_0000      0              3941   3789  RISE       1
DUTY_CYCLE0_RNIFOK01_18_LC_6_6_4/lcout        LogicCell40_SEQ_MODE_0000    449              4390   3789  RISE       2
I__1147/I                                     LocalMux                       0              4390   3789  RISE       1
I__1147/O                                     LocalMux                     330              4720   3789  RISE       1
I__1149/I                                     InMux                          0              4720   3789  RISE       1
I__1149/O                                     InMux                        259              4979   3789  RISE       1
DUTY_CYCLE0_RNI76O95_10_LC_6_5_3/in1          LogicCell40_SEQ_MODE_0000      0              4979   3789  RISE       1
DUTY_CYCLE0_RNI76O95_10_LC_6_5_3/ltout        LogicCell40_SEQ_MODE_0000    379              5358   3789  FALL       1
I__973/I                                      CascadeMux                     0              5358   3789  FALL       1
I__973/O                                      CascadeMux                     0              5358   3789  FALL       1
PWM_DFF4.Q_RNIUV3T5_LC_6_5_4/in2              LogicCell40_SEQ_MODE_0000      0              5358   3789  FALL       1
PWM_DFF4.Q_RNIUV3T5_LC_6_5_4/lcout            LogicCell40_SEQ_MODE_0000    379              5737   3789  RISE       9
I__1111/I                                     LocalMux                       0              5737   3789  RISE       1
I__1111/O                                     LocalMux                     330              6066   3789  RISE       1
I__1115/I                                     InMux                          0              6066   3789  RISE       1
I__1115/O                                     InMux                        259              6326   3789  RISE       1
un1_DUTY_CYCLE0_2_cry_4_c_RNO_LC_5_5_6/in3    LogicCell40_SEQ_MODE_0000      0              6326   3789  RISE       1
un1_DUTY_CYCLE0_2_cry_4_c_RNO_LC_5_5_6/lcout  LogicCell40_SEQ_MODE_0000    316              6641   3789  RISE       1
I__833/I                                      LocalMux                       0              6641   3789  RISE       1
I__833/O                                      LocalMux                     330              6971   3789  RISE       1
I__834/I                                      InMux                          0              6971   3789  RISE       1
I__834/O                                      InMux                        259              7230   3789  RISE       1
I__835/I                                      CascadeMux                     0              7230   3789  RISE       1
I__835/O                                      CascadeMux                     0              7230   3789  RISE       1
un1_DUTY_CYCLE0_2_cry_4_c_LC_5_6_0/in2        LogicCell40_SEQ_MODE_0000      0              7230   3789  RISE       1
un1_DUTY_CYCLE0_2_cry_4_c_LC_5_6_0/carryout   LogicCell40_SEQ_MODE_0000    231              7462   3789  RISE       2
DUTY_CYCLE0_5_LC_5_6_1/carryin                LogicCell40_SEQ_MODE_1000      0              7462   3789  RISE       1
DUTY_CYCLE0_5_LC_5_6_1/carryout               LogicCell40_SEQ_MODE_1000    126              7588   3789  RISE       2
DUTY_CYCLE0_6_LC_5_6_2/carryin                LogicCell40_SEQ_MODE_1000      0              7588   3789  RISE       1
DUTY_CYCLE0_6_LC_5_6_2/carryout               LogicCell40_SEQ_MODE_1000    126              7714   3789  RISE       2
DUTY_CYCLE0_7_LC_5_6_3/carryin                LogicCell40_SEQ_MODE_1000      0              7714   3789  RISE       1
DUTY_CYCLE0_7_LC_5_6_3/carryout               LogicCell40_SEQ_MODE_1000    126              7841   3789  RISE       2
DUTY_CYCLE0_8_LC_5_6_4/carryin                LogicCell40_SEQ_MODE_1000      0              7841   3789  RISE       1
DUTY_CYCLE0_8_LC_5_6_4/carryout               LogicCell40_SEQ_MODE_1000    126              7967   3789  RISE       2
DUTY_CYCLE0_9_LC_5_6_5/carryin                LogicCell40_SEQ_MODE_1000      0              7967   3789  RISE       1
DUTY_CYCLE0_9_LC_5_6_5/carryout               LogicCell40_SEQ_MODE_1000    126              8093   3789  RISE       2
I__865/I                                      InMux                          0              8093   4995  RISE       1
I__865/O                                      InMux                        259              8353   4995  RISE       1
DUTY_CYCLE0_10_LC_5_6_6/in3                   LogicCell40_SEQ_MODE_1000      0              8353   4995  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1088/I                                         ClkMux                         0              2153  RISE       1
I__1088/O                                         ClkMux                       309              2461  RISE       1
DUTY_CYCLE0_10_LC_5_6_6/clk                       LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : DUTY_CYCLE1_10_LC_4_3_6/lcout
Path End         : DUTY_CYCLE1_11_LC_4_3_7/in2
Capture Clock    : DUTY_CYCLE1_11_LC_4_3_7/clk
Setup Constraint : 11160p
Path slack       : 5087p

Capture Clock Arrival Time (PWM_Generator_Verilog|clk:R#2)   11160
+ Capture Clock Source Latency                                   0
+ Capture Clock Path Delay                                    2461
- Setup Time                                                  -372
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               13250

Launch Clock Arrival Time (PWM_Generator_Verilog|clk:R#1)      0
+ Launch Clock Source Latency                                  0
+ Launch Clock Path Delay                                   2461
+ Clock To Q                                                 540
+ Data Path Delay                                           5162
---------------------------------------------------------   ---- 
End-of-path arrival time (ps)                               8163
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1092/I                                         ClkMux                         0              2153  RISE       1
I__1092/O                                         ClkMux                       309              2461  RISE       1
DUTY_CYCLE1_10_LC_4_3_6/clk                       LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
DUTY_CYCLE1_10_LC_4_3_6/lcout           LogicCell40_SEQ_MODE_1000    540              3001   3080  RISE       7
I__590/I                                Odrv12                         0              3001   3080  RISE       1
I__590/O                                Odrv12                       491              3492   3080  RISE       1
I__595/I                                LocalMux                       0              3492   3080  RISE       1
I__595/O                                LocalMux                     330              3822   3080  RISE       1
I__602/I                                InMux                          0              3822   3080  RISE       1
I__602/O                                InMux                        259              4081   3080  RISE       1
DUTY_CYCLE1_RNIMK6B1_9_LC_2_3_2/in0     LogicCell40_SEQ_MODE_0000      0              4081   3080  RISE       1
DUTY_CYCLE1_RNIMK6B1_9_LC_2_3_2/lcout   LogicCell40_SEQ_MODE_0000    449              4530   3080  RISE       1
I__361/I                                Odrv4                          0              4530   3080  RISE       1
I__361/O                                Odrv4                        351              4881   3080  RISE       1
I__362/I                                LocalMux                       0              4881   3080  RISE       1
I__362/O                                LocalMux                     330              5211   3080  RISE       1
I__363/I                                InMux                          0              5211   3080  RISE       1
I__363/O                                InMux                        259              5470   3080  RISE       1
DUTY_CYCLE1_RNI3HOP4_8_LC_2_4_2/in0     LogicCell40_SEQ_MODE_0000      0              5470   3080  RISE       1
DUTY_CYCLE1_RNI3HOP4_8_LC_2_4_2/ltout   LogicCell40_SEQ_MODE_0000    386              5856   3080  FALL       1
I__357/I                                CascadeMux                     0              5856   3080  FALL       1
I__357/O                                CascadeMux                     0              5856   3080  FALL       1
DUTY_CYCLE1_RNICBOM8_11_LC_2_4_3/in2    LogicCell40_SEQ_MODE_0000      0              5856   3080  FALL       1
DUTY_CYCLE1_RNICBOM8_11_LC_2_4_3/lcout  LogicCell40_SEQ_MODE_0000    379              6235   3080  RISE       8
I__754/I                                LocalMux                       0              6235   3992  RISE       1
I__754/O                                LocalMux                     330              6564   3992  RISE       1
I__758/I                                InMux                          0              6564   3992  RISE       1
I__758/O                                InMux                        259              6824   3992  RISE       1
PWM_DFF8.Q_RNIKO92F_2_LC_2_3_5/in1      LogicCell40_SEQ_MODE_0000      0              6824   3992  RISE       1
PWM_DFF8.Q_RNIKO92F_2_LC_2_3_5/lcout    LogicCell40_SEQ_MODE_0000    400              7223   3992  RISE       1
I__530/I                                Odrv4                          0              7223   3992  RISE       1
I__530/O                                Odrv4                        351              7574   3992  RISE       1
I__531/I                                LocalMux                       0              7574   3992  RISE       1
I__531/O                                LocalMux                     330              7904   3992  RISE       1
I__532/I                                InMux                          0              7904   3992  RISE       1
I__532/O                                InMux                        259              8163   3992  RISE       1
I__533/I                                CascadeMux                     0              8163   3992  RISE       1
I__533/O                                CascadeMux                     0              8163   3992  RISE       1
DUTY_CYCLE1_11_LC_4_3_7/in2             LogicCell40_SEQ_MODE_1000      0              8163   5086  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1092/I                                         ClkMux                         0              2153  RISE       1
I__1092/O                                         ClkMux                       309              2461  RISE       1
DUTY_CYCLE1_11_LC_4_3_7/clk                       LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : DUTY_CYCLE0_17_LC_5_7_5/lcout
Path End         : DUTY_CYCLE0_9_LC_5_6_5/in3
Capture Clock    : DUTY_CYCLE0_9_LC_5_6_5/clk
Setup Constraint : 11160p
Path slack       : 5122p

Capture Clock Arrival Time (PWM_Generator_Verilog|clk:R#2)   11160
+ Capture Clock Source Latency                                   0
+ Capture Clock Path Delay                                    2461
- Setup Time                                                  -274
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               13348

Launch Clock Arrival Time (PWM_Generator_Verilog|clk:R#1)      0
+ Launch Clock Source Latency                                  0
+ Launch Clock Path Delay                                   2461
+ Clock To Q                                                 540
+ Data Path Delay                                           5225
---------------------------------------------------------   ---- 
End-of-path arrival time (ps)                               8226
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1086/I                                         ClkMux                         0              2153  RISE       1
I__1086/O                                         ClkMux                       309              2461  RISE       1
DUTY_CYCLE0_17_LC_5_7_5/clk                       LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
DUTY_CYCLE0_17_LC_5_7_5/lcout                 LogicCell40_SEQ_MODE_1000    540              3001   3789  RISE       4
I__1174/I                                     Odrv4                          0              3001   3789  RISE       1
I__1174/O                                     Odrv4                        351              3352   3789  RISE       1
I__1178/I                                     LocalMux                       0              3352   3789  RISE       1
I__1178/O                                     LocalMux                     330              3682   3789  RISE       1
I__1182/I                                     InMux                          0              3682   3789  RISE       1
I__1182/O                                     InMux                        259              3941   3789  RISE       1
DUTY_CYCLE0_RNIFOK01_18_LC_6_6_4/in0          LogicCell40_SEQ_MODE_0000      0              3941   3789  RISE       1
DUTY_CYCLE0_RNIFOK01_18_LC_6_6_4/lcout        LogicCell40_SEQ_MODE_0000    449              4390   3789  RISE       2
I__1147/I                                     LocalMux                       0              4390   3789  RISE       1
I__1147/O                                     LocalMux                     330              4720   3789  RISE       1
I__1149/I                                     InMux                          0              4720   3789  RISE       1
I__1149/O                                     InMux                        259              4979   3789  RISE       1
DUTY_CYCLE0_RNI76O95_10_LC_6_5_3/in1          LogicCell40_SEQ_MODE_0000      0              4979   3789  RISE       1
DUTY_CYCLE0_RNI76O95_10_LC_6_5_3/ltout        LogicCell40_SEQ_MODE_0000    379              5358   3789  FALL       1
I__973/I                                      CascadeMux                     0              5358   3789  FALL       1
I__973/O                                      CascadeMux                     0              5358   3789  FALL       1
PWM_DFF4.Q_RNIUV3T5_LC_6_5_4/in2              LogicCell40_SEQ_MODE_0000      0              5358   3789  FALL       1
PWM_DFF4.Q_RNIUV3T5_LC_6_5_4/lcout            LogicCell40_SEQ_MODE_0000    379              5737   3789  RISE       9
I__1111/I                                     LocalMux                       0              5737   3789  RISE       1
I__1111/O                                     LocalMux                     330              6066   3789  RISE       1
I__1115/I                                     InMux                          0              6066   3789  RISE       1
I__1115/O                                     InMux                        259              6326   3789  RISE       1
un1_DUTY_CYCLE0_2_cry_4_c_RNO_LC_5_5_6/in3    LogicCell40_SEQ_MODE_0000      0              6326   3789  RISE       1
un1_DUTY_CYCLE0_2_cry_4_c_RNO_LC_5_5_6/lcout  LogicCell40_SEQ_MODE_0000    316              6641   3789  RISE       1
I__833/I                                      LocalMux                       0              6641   3789  RISE       1
I__833/O                                      LocalMux                     330              6971   3789  RISE       1
I__834/I                                      InMux                          0              6971   3789  RISE       1
I__834/O                                      InMux                        259              7230   3789  RISE       1
I__835/I                                      CascadeMux                     0              7230   3789  RISE       1
I__835/O                                      CascadeMux                     0              7230   3789  RISE       1
un1_DUTY_CYCLE0_2_cry_4_c_LC_5_6_0/in2        LogicCell40_SEQ_MODE_0000      0              7230   3789  RISE       1
un1_DUTY_CYCLE0_2_cry_4_c_LC_5_6_0/carryout   LogicCell40_SEQ_MODE_0000    231              7462   3789  RISE       2
DUTY_CYCLE0_5_LC_5_6_1/carryin                LogicCell40_SEQ_MODE_1000      0              7462   3789  RISE       1
DUTY_CYCLE0_5_LC_5_6_1/carryout               LogicCell40_SEQ_MODE_1000    126              7588   3789  RISE       2
DUTY_CYCLE0_6_LC_5_6_2/carryin                LogicCell40_SEQ_MODE_1000      0              7588   3789  RISE       1
DUTY_CYCLE0_6_LC_5_6_2/carryout               LogicCell40_SEQ_MODE_1000    126              7714   3789  RISE       2
DUTY_CYCLE0_7_LC_5_6_3/carryin                LogicCell40_SEQ_MODE_1000      0              7714   3789  RISE       1
DUTY_CYCLE0_7_LC_5_6_3/carryout               LogicCell40_SEQ_MODE_1000    126              7841   3789  RISE       2
DUTY_CYCLE0_8_LC_5_6_4/carryin                LogicCell40_SEQ_MODE_1000      0              7841   3789  RISE       1
DUTY_CYCLE0_8_LC_5_6_4/carryout               LogicCell40_SEQ_MODE_1000    126              7967   3789  RISE       2
I__868/I                                      InMux                          0              7967   5121  RISE       1
I__868/O                                      InMux                        259              8226   5121  RISE       1
DUTY_CYCLE0_9_LC_5_6_5/in3                    LogicCell40_SEQ_MODE_1000      0              8226   5121  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1088/I                                         ClkMux                         0              2153  RISE       1
I__1088/O                                         ClkMux                       309              2461  RISE       1
DUTY_CYCLE0_9_LC_5_6_5/clk                        LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : DUTY_CYCLE1_10_LC_4_3_6/lcout
Path End         : DUTY_CYCLE1_9_LC_4_3_5/in2
Capture Clock    : DUTY_CYCLE1_9_LC_4_3_5/clk
Setup Constraint : 11160p
Path slack       : 5213p

Capture Clock Arrival Time (PWM_Generator_Verilog|clk:R#2)   11160
+ Capture Clock Source Latency                                   0
+ Capture Clock Path Delay                                    2461
- Setup Time                                                  -372
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               13250

Launch Clock Arrival Time (PWM_Generator_Verilog|clk:R#1)      0
+ Launch Clock Source Latency                                  0
+ Launch Clock Path Delay                                   2461
+ Clock To Q                                                 540
+ Data Path Delay                                           5036
---------------------------------------------------------   ---- 
End-of-path arrival time (ps)                               8037
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1092/I                                         ClkMux                         0              2153  RISE       1
I__1092/O                                         ClkMux                       309              2461  RISE       1
DUTY_CYCLE1_10_LC_4_3_6/clk                       LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
DUTY_CYCLE1_10_LC_4_3_6/lcout          LogicCell40_SEQ_MODE_1000    540              3001   3080  RISE       7
I__590/I                               Odrv12                         0              3001   3080  RISE       1
I__590/O                               Odrv12                       491              3492   3080  RISE       1
I__595/I                               LocalMux                       0              3492   3080  RISE       1
I__595/O                               LocalMux                     330              3822   3080  RISE       1
I__602/I                               InMux                          0              3822   3080  RISE       1
I__602/O                               InMux                        259              4081   3080  RISE       1
DUTY_CYCLE1_RNIMK6B1_9_LC_2_3_2/in0    LogicCell40_SEQ_MODE_0000      0              4081   3080  RISE       1
DUTY_CYCLE1_RNIMK6B1_9_LC_2_3_2/lcout  LogicCell40_SEQ_MODE_0000    449              4530   3080  RISE       1
I__361/I                               Odrv4                          0              4530   3080  RISE       1
I__361/O                               Odrv4                        351              4881   3080  RISE       1
I__362/I                               LocalMux                       0              4881   3080  RISE       1
I__362/O                               LocalMux                     330              5211   3080  RISE       1
I__363/I                               InMux                          0              5211   3080  RISE       1
I__363/O                               InMux                        259              5470   3080  RISE       1
DUTY_CYCLE1_RNI3HOP4_8_LC_2_4_2/in0    LogicCell40_SEQ_MODE_0000      0              5470   3080  RISE       1
DUTY_CYCLE1_RNI3HOP4_8_LC_2_4_2/lcout  LogicCell40_SEQ_MODE_0000    449              5919   3431  RISE       6
I__338/I                               LocalMux                       0              5919   3431  RISE       1
I__338/O                               LocalMux                     330              6249   3431  RISE       1
I__343/I                               InMux                          0              6249   3866  RISE       1
I__343/O                               InMux                        259              6508   3866  RISE       1
DUTY_CYCLE1_RNI3LQ39_9_LC_2_3_6/in0    LogicCell40_SEQ_MODE_0000      0              6508   3866  RISE       1
DUTY_CYCLE1_RNI3LQ39_9_LC_2_3_6/lcout  LogicCell40_SEQ_MODE_0000    449              6957   3866  RISE       1
I__540/I                               Odrv12                         0              6957   3866  RISE       1
I__540/O                               Odrv12                       491              7448   3866  RISE       1
I__541/I                               LocalMux                       0              7448   3866  RISE       1
I__541/O                               LocalMux                     330              7778   3866  RISE       1
I__542/I                               InMux                          0              7778   3866  RISE       1
I__542/O                               InMux                        259              8037   3866  RISE       1
I__543/I                               CascadeMux                     0              8037   3866  RISE       1
I__543/O                               CascadeMux                     0              8037   3866  RISE       1
DUTY_CYCLE1_9_LC_4_3_5/in2             LogicCell40_SEQ_MODE_1000      0              8037   5213  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1092/I                                         ClkMux                         0              2153  RISE       1
I__1092/O                                         ClkMux                       309              2461  RISE       1
DUTY_CYCLE1_9_LC_4_3_5/clk                        LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : DUTY_CYCLE0_17_LC_5_7_5/lcout
Path End         : DUTY_CYCLE0_8_LC_5_6_4/in3
Capture Clock    : DUTY_CYCLE0_8_LC_5_6_4/clk
Setup Constraint : 11160p
Path slack       : 5248p

Capture Clock Arrival Time (PWM_Generator_Verilog|clk:R#2)   11160
+ Capture Clock Source Latency                                   0
+ Capture Clock Path Delay                                    2461
- Setup Time                                                  -274
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               13348

Launch Clock Arrival Time (PWM_Generator_Verilog|clk:R#1)      0
+ Launch Clock Source Latency                                  0
+ Launch Clock Path Delay                                   2461
+ Clock To Q                                                 540
+ Data Path Delay                                           5099
---------------------------------------------------------   ---- 
End-of-path arrival time (ps)                               8100
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1086/I                                         ClkMux                         0              2153  RISE       1
I__1086/O                                         ClkMux                       309              2461  RISE       1
DUTY_CYCLE0_17_LC_5_7_5/clk                       LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
DUTY_CYCLE0_17_LC_5_7_5/lcout                 LogicCell40_SEQ_MODE_1000    540              3001   3789  RISE       4
I__1174/I                                     Odrv4                          0              3001   3789  RISE       1
I__1174/O                                     Odrv4                        351              3352   3789  RISE       1
I__1178/I                                     LocalMux                       0              3352   3789  RISE       1
I__1178/O                                     LocalMux                     330              3682   3789  RISE       1
I__1182/I                                     InMux                          0              3682   3789  RISE       1
I__1182/O                                     InMux                        259              3941   3789  RISE       1
DUTY_CYCLE0_RNIFOK01_18_LC_6_6_4/in0          LogicCell40_SEQ_MODE_0000      0              3941   3789  RISE       1
DUTY_CYCLE0_RNIFOK01_18_LC_6_6_4/lcout        LogicCell40_SEQ_MODE_0000    449              4390   3789  RISE       2
I__1147/I                                     LocalMux                       0              4390   3789  RISE       1
I__1147/O                                     LocalMux                     330              4720   3789  RISE       1
I__1149/I                                     InMux                          0              4720   3789  RISE       1
I__1149/O                                     InMux                        259              4979   3789  RISE       1
DUTY_CYCLE0_RNI76O95_10_LC_6_5_3/in1          LogicCell40_SEQ_MODE_0000      0              4979   3789  RISE       1
DUTY_CYCLE0_RNI76O95_10_LC_6_5_3/ltout        LogicCell40_SEQ_MODE_0000    379              5358   3789  FALL       1
I__973/I                                      CascadeMux                     0              5358   3789  FALL       1
I__973/O                                      CascadeMux                     0              5358   3789  FALL       1
PWM_DFF4.Q_RNIUV3T5_LC_6_5_4/in2              LogicCell40_SEQ_MODE_0000      0              5358   3789  FALL       1
PWM_DFF4.Q_RNIUV3T5_LC_6_5_4/lcout            LogicCell40_SEQ_MODE_0000    379              5737   3789  RISE       9
I__1111/I                                     LocalMux                       0              5737   3789  RISE       1
I__1111/O                                     LocalMux                     330              6066   3789  RISE       1
I__1115/I                                     InMux                          0              6066   3789  RISE       1
I__1115/O                                     InMux                        259              6326   3789  RISE       1
un1_DUTY_CYCLE0_2_cry_4_c_RNO_LC_5_5_6/in3    LogicCell40_SEQ_MODE_0000      0              6326   3789  RISE       1
un1_DUTY_CYCLE0_2_cry_4_c_RNO_LC_5_5_6/lcout  LogicCell40_SEQ_MODE_0000    316              6641   3789  RISE       1
I__833/I                                      LocalMux                       0              6641   3789  RISE       1
I__833/O                                      LocalMux                     330              6971   3789  RISE       1
I__834/I                                      InMux                          0              6971   3789  RISE       1
I__834/O                                      InMux                        259              7230   3789  RISE       1
I__835/I                                      CascadeMux                     0              7230   3789  RISE       1
I__835/O                                      CascadeMux                     0              7230   3789  RISE       1
un1_DUTY_CYCLE0_2_cry_4_c_LC_5_6_0/in2        LogicCell40_SEQ_MODE_0000      0              7230   3789  RISE       1
un1_DUTY_CYCLE0_2_cry_4_c_LC_5_6_0/carryout   LogicCell40_SEQ_MODE_0000    231              7462   3789  RISE       2
DUTY_CYCLE0_5_LC_5_6_1/carryin                LogicCell40_SEQ_MODE_1000      0              7462   3789  RISE       1
DUTY_CYCLE0_5_LC_5_6_1/carryout               LogicCell40_SEQ_MODE_1000    126              7588   3789  RISE       2
DUTY_CYCLE0_6_LC_5_6_2/carryin                LogicCell40_SEQ_MODE_1000      0              7588   3789  RISE       1
DUTY_CYCLE0_6_LC_5_6_2/carryout               LogicCell40_SEQ_MODE_1000    126              7714   3789  RISE       2
DUTY_CYCLE0_7_LC_5_6_3/carryin                LogicCell40_SEQ_MODE_1000      0              7714   3789  RISE       1
DUTY_CYCLE0_7_LC_5_6_3/carryout               LogicCell40_SEQ_MODE_1000    126              7841   3789  RISE       2
I__872/I                                      InMux                          0              7841   5248  RISE       1
I__872/O                                      InMux                        259              8100   5248  RISE       1
DUTY_CYCLE0_8_LC_5_6_4/in3                    LogicCell40_SEQ_MODE_1000      0              8100   5248  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1088/I                                         ClkMux                         0              2153  RISE       1
I__1088/O                                         ClkMux                       309              2461  RISE       1
DUTY_CYCLE0_8_LC_5_6_4/clk                        LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : DUTY_CYCLE1_10_LC_4_3_6/lcout
Path End         : DUTY_CYCLE1_5_LC_4_3_1/in2
Capture Clock    : DUTY_CYCLE1_5_LC_4_3_1/clk
Setup Constraint : 11160p
Path slack       : 5283p

Capture Clock Arrival Time (PWM_Generator_Verilog|clk:R#2)   11160
+ Capture Clock Source Latency                                   0
+ Capture Clock Path Delay                                    2461
- Setup Time                                                  -372
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               13250

Launch Clock Arrival Time (PWM_Generator_Verilog|clk:R#1)      0
+ Launch Clock Source Latency                                  0
+ Launch Clock Path Delay                                   2461
+ Clock To Q                                                 540
+ Data Path Delay                                           4966
---------------------------------------------------------   ---- 
End-of-path arrival time (ps)                               7967
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1092/I                                         ClkMux                         0              2153  RISE       1
I__1092/O                                         ClkMux                       309              2461  RISE       1
DUTY_CYCLE1_10_LC_4_3_6/clk                       LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
DUTY_CYCLE1_10_LC_4_3_6/lcout          LogicCell40_SEQ_MODE_1000    540              3001   3080  RISE       7
I__590/I                               Odrv12                         0              3001   3080  RISE       1
I__590/O                               Odrv12                       491              3492   3080  RISE       1
I__595/I                               LocalMux                       0              3492   3080  RISE       1
I__595/O                               LocalMux                     330              3822   3080  RISE       1
I__602/I                               InMux                          0              3822   3080  RISE       1
I__602/O                               InMux                        259              4081   3080  RISE       1
DUTY_CYCLE1_RNIMK6B1_9_LC_2_3_2/in0    LogicCell40_SEQ_MODE_0000      0              4081   3080  RISE       1
DUTY_CYCLE1_RNIMK6B1_9_LC_2_3_2/lcout  LogicCell40_SEQ_MODE_0000    449              4530   3080  RISE       1
I__361/I                               Odrv4                          0              4530   3080  RISE       1
I__361/O                               Odrv4                        351              4881   3080  RISE       1
I__362/I                               LocalMux                       0              4881   3080  RISE       1
I__362/O                               LocalMux                     330              5211   3080  RISE       1
I__363/I                               InMux                          0              5211   3080  RISE       1
I__363/O                               InMux                        259              5470   3080  RISE       1
DUTY_CYCLE1_RNI3HOP4_8_LC_2_4_2/in0    LogicCell40_SEQ_MODE_0000      0              5470   3080  RISE       1
DUTY_CYCLE1_RNI3HOP4_8_LC_2_4_2/lcout  LogicCell40_SEQ_MODE_0000    449              5919   3431  RISE       6
I__338/I                               LocalMux                       0              5919   3431  RISE       1
I__338/O                               LocalMux                     330              6249   3431  RISE       1
I__340/I                               InMux                          0              6249   3431  RISE       1
I__340/O                               InMux                        259              6508   3431  RISE       1
I__346/I                               CascadeMux                     0              6508   3431  RISE       1
I__346/O                               CascadeMux                     0              6508   3431  RISE       1
DUTY_CYCLE1_RNIVGQ39_5_LC_2_3_0/in2    LogicCell40_SEQ_MODE_0000      0              6508   3431  RISE       1
DUTY_CYCLE1_RNIVGQ39_5_LC_2_3_0/lcout  LogicCell40_SEQ_MODE_0000    379              6887   3431  RISE       1
I__495/I                               Odrv12                         0              6887   3431  RISE       1
I__495/O                               Odrv12                       491              7378   3431  RISE       1
I__496/I                               LocalMux                       0              7378   3431  RISE       1
I__496/O                               LocalMux                     330              7707   3431  RISE       1
I__497/I                               InMux                          0              7707   3431  RISE       1
I__497/O                               InMux                        259              7967   3431  RISE       1
I__498/I                               CascadeMux                     0              7967   3431  RISE       1
I__498/O                               CascadeMux                     0              7967   3431  RISE       1
DUTY_CYCLE1_5_LC_4_3_1/in2             LogicCell40_SEQ_MODE_1000      0              7967   5283  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1092/I                                         ClkMux                         0              2153  RISE       1
I__1092/O                                         ClkMux                       309              2461  RISE       1
DUTY_CYCLE1_5_LC_4_3_1/clk                        LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : DUTY_CYCLE1_10_LC_4_3_6/lcout
Path End         : DUTY_CYCLE1_12_LC_4_4_0/in2
Capture Clock    : DUTY_CYCLE1_12_LC_4_4_0/clk
Setup Constraint : 11160p
Path slack       : 5346p

Capture Clock Arrival Time (PWM_Generator_Verilog|clk:R#2)   11160
+ Capture Clock Source Latency                                   0
+ Capture Clock Path Delay                                    2461
- Setup Time                                                  -372
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               13250

Launch Clock Arrival Time (PWM_Generator_Verilog|clk:R#1)      0
+ Launch Clock Source Latency                                  0
+ Launch Clock Path Delay                                   2461
+ Clock To Q                                                 540
+ Data Path Delay                                           4903
---------------------------------------------------------   ---- 
End-of-path arrival time (ps)                               7904
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1092/I                                         ClkMux                         0              2153  RISE       1
I__1092/O                                         ClkMux                       309              2461  RISE       1
DUTY_CYCLE1_10_LC_4_3_6/clk                       LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
DUTY_CYCLE1_10_LC_4_3_6/lcout           LogicCell40_SEQ_MODE_1000    540              3001   3080  RISE       7
I__590/I                                Odrv12                         0              3001   3080  RISE       1
I__590/O                                Odrv12                       491              3492   3080  RISE       1
I__595/I                                LocalMux                       0              3492   3080  RISE       1
I__595/O                                LocalMux                     330              3822   3080  RISE       1
I__602/I                                InMux                          0              3822   3080  RISE       1
I__602/O                                InMux                        259              4081   3080  RISE       1
DUTY_CYCLE1_RNIMK6B1_9_LC_2_3_2/in0     LogicCell40_SEQ_MODE_0000      0              4081   3080  RISE       1
DUTY_CYCLE1_RNIMK6B1_9_LC_2_3_2/lcout   LogicCell40_SEQ_MODE_0000    449              4530   3080  RISE       1
I__361/I                                Odrv4                          0              4530   3080  RISE       1
I__361/O                                Odrv4                        351              4881   3080  RISE       1
I__362/I                                LocalMux                       0              4881   3080  RISE       1
I__362/O                                LocalMux                     330              5211   3080  RISE       1
I__363/I                                InMux                          0              5211   3080  RISE       1
I__363/O                                InMux                        259              5470   3080  RISE       1
DUTY_CYCLE1_RNI3HOP4_8_LC_2_4_2/in0     LogicCell40_SEQ_MODE_0000      0              5470   3080  RISE       1
DUTY_CYCLE1_RNI3HOP4_8_LC_2_4_2/lcout   LogicCell40_SEQ_MODE_0000    449              5919   3431  RISE       6
I__339/I                                LocalMux                       0              5919   4574  RISE       1
I__339/O                                LocalMux                     330              6249   4574  RISE       1
I__345/I                                InMux                          0              6249   4574  RISE       1
I__345/O                                InMux                        259              6508   4574  RISE       1
DUTY_CYCLE1_RNIDIQ59_12_LC_2_4_7/in3    LogicCell40_SEQ_MODE_0000      0              6508   4574  RISE       1
DUTY_CYCLE1_RNIDIQ59_12_LC_2_4_7/lcout  LogicCell40_SEQ_MODE_0000    316              6824   4574  RISE       1
I__525/I                                Odrv12                         0              6824   4574  RISE       1
I__525/O                                Odrv12                       491              7315   4574  RISE       1
I__526/I                                LocalMux                       0              7315   4574  RISE       1
I__526/O                                LocalMux                     330              7644   4574  RISE       1
I__527/I                                InMux                          0              7644   4574  RISE       1
I__527/O                                InMux                        259              7904   4574  RISE       1
I__528/I                                CascadeMux                     0              7904   4574  RISE       1
I__528/O                                CascadeMux                     0              7904   4574  RISE       1
DUTY_CYCLE1_12_LC_4_4_0/in2             LogicCell40_SEQ_MODE_1000      0              7904   5346  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1090/I                                         ClkMux                         0              2153  RISE       1
I__1090/O                                         ClkMux                       309              2461  RISE       1
DUTY_CYCLE1_12_LC_4_4_0/clk                       LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : DUTY_CYCLE1_10_LC_4_3_6/lcout
Path End         : DUTY_CYCLE1_8_LC_4_3_4/in2
Capture Clock    : DUTY_CYCLE1_8_LC_4_3_4/clk
Setup Constraint : 11160p
Path slack       : 5353p

Capture Clock Arrival Time (PWM_Generator_Verilog|clk:R#2)   11160
+ Capture Clock Source Latency                                   0
+ Capture Clock Path Delay                                    2461
- Setup Time                                                  -372
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               13250

Launch Clock Arrival Time (PWM_Generator_Verilog|clk:R#1)      0
+ Launch Clock Source Latency                                  0
+ Launch Clock Path Delay                                   2461
+ Clock To Q                                                 540
+ Data Path Delay                                           4896
---------------------------------------------------------   ---- 
End-of-path arrival time (ps)                               7897
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1092/I                                         ClkMux                         0              2153  RISE       1
I__1092/O                                         ClkMux                       309              2461  RISE       1
DUTY_CYCLE1_10_LC_4_3_6/clk                       LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
DUTY_CYCLE1_10_LC_4_3_6/lcout          LogicCell40_SEQ_MODE_1000    540              3001   3080  RISE       7
I__590/I                               Odrv12                         0              3001   3080  RISE       1
I__590/O                               Odrv12                       491              3492   3080  RISE       1
I__595/I                               LocalMux                       0              3492   3080  RISE       1
I__595/O                               LocalMux                     330              3822   3080  RISE       1
I__602/I                               InMux                          0              3822   3080  RISE       1
I__602/O                               InMux                        259              4081   3080  RISE       1
DUTY_CYCLE1_RNIMK6B1_9_LC_2_3_2/in0    LogicCell40_SEQ_MODE_0000      0              4081   3080  RISE       1
DUTY_CYCLE1_RNIMK6B1_9_LC_2_3_2/lcout  LogicCell40_SEQ_MODE_0000    449              4530   3080  RISE       1
I__361/I                               Odrv4                          0              4530   3080  RISE       1
I__361/O                               Odrv4                        351              4881   3080  RISE       1
I__362/I                               LocalMux                       0              4881   3080  RISE       1
I__362/O                               LocalMux                     330              5211   3080  RISE       1
I__363/I                               InMux                          0              5211   3080  RISE       1
I__363/O                               InMux                        259              5470   3080  RISE       1
DUTY_CYCLE1_RNI3HOP4_8_LC_2_4_2/in0    LogicCell40_SEQ_MODE_0000      0              5470   3080  RISE       1
DUTY_CYCLE1_RNI3HOP4_8_LC_2_4_2/lcout  LogicCell40_SEQ_MODE_0000    449              5919   3431  RISE       6
I__338/I                               LocalMux                       0              5919   3431  RISE       1
I__338/O                               LocalMux                     330              6249   3431  RISE       1
I__342/I                               InMux                          0              6249   3880  RISE       1
I__342/O                               InMux                        259              6508   3880  RISE       1
DUTY_CYCLE1_RNI2KQ39_8_LC_2_3_4/in0    LogicCell40_SEQ_MODE_0000      0              6508   3880  RISE       1
DUTY_CYCLE1_RNI2KQ39_8_LC_2_3_4/lcout  LogicCell40_SEQ_MODE_0000    449              6957   3880  RISE       1
I__484/I                               Odrv4                          0              6957   3880  RISE       1
I__484/O                               Odrv4                        351              7308   3880  RISE       1
I__485/I                               LocalMux                       0              7308   3880  RISE       1
I__485/O                               LocalMux                     330              7637   3880  RISE       1
I__486/I                               InMux                          0              7637   3880  RISE       1
I__486/O                               InMux                        259              7897   3880  RISE       1
I__487/I                               CascadeMux                     0              7897   3880  RISE       1
I__487/O                               CascadeMux                     0              7897   3880  RISE       1
DUTY_CYCLE1_8_LC_4_3_4/in2             LogicCell40_SEQ_MODE_1000      0              7897   5353  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1092/I                                         ClkMux                         0              2153  RISE       1
I__1092/O                                         ClkMux                       309              2461  RISE       1
DUTY_CYCLE1_8_LC_4_3_4/clk                        LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : DUTY_CYCLE0_17_LC_5_7_5/lcout
Path End         : DUTY_CYCLE0_7_LC_5_6_3/in3
Capture Clock    : DUTY_CYCLE0_7_LC_5_6_3/clk
Setup Constraint : 11160p
Path slack       : 5374p

Capture Clock Arrival Time (PWM_Generator_Verilog|clk:R#2)   11160
+ Capture Clock Source Latency                                   0
+ Capture Clock Path Delay                                    2461
- Setup Time                                                  -274
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               13348

Launch Clock Arrival Time (PWM_Generator_Verilog|clk:R#1)      0
+ Launch Clock Source Latency                                  0
+ Launch Clock Path Delay                                   2461
+ Clock To Q                                                 540
+ Data Path Delay                                           4973
---------------------------------------------------------   ---- 
End-of-path arrival time (ps)                               7974
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1086/I                                         ClkMux                         0              2153  RISE       1
I__1086/O                                         ClkMux                       309              2461  RISE       1
DUTY_CYCLE0_17_LC_5_7_5/clk                       LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
DUTY_CYCLE0_17_LC_5_7_5/lcout                 LogicCell40_SEQ_MODE_1000    540              3001   3789  RISE       4
I__1174/I                                     Odrv4                          0              3001   3789  RISE       1
I__1174/O                                     Odrv4                        351              3352   3789  RISE       1
I__1178/I                                     LocalMux                       0              3352   3789  RISE       1
I__1178/O                                     LocalMux                     330              3682   3789  RISE       1
I__1182/I                                     InMux                          0              3682   3789  RISE       1
I__1182/O                                     InMux                        259              3941   3789  RISE       1
DUTY_CYCLE0_RNIFOK01_18_LC_6_6_4/in0          LogicCell40_SEQ_MODE_0000      0              3941   3789  RISE       1
DUTY_CYCLE0_RNIFOK01_18_LC_6_6_4/lcout        LogicCell40_SEQ_MODE_0000    449              4390   3789  RISE       2
I__1147/I                                     LocalMux                       0              4390   3789  RISE       1
I__1147/O                                     LocalMux                     330              4720   3789  RISE       1
I__1149/I                                     InMux                          0              4720   3789  RISE       1
I__1149/O                                     InMux                        259              4979   3789  RISE       1
DUTY_CYCLE0_RNI76O95_10_LC_6_5_3/in1          LogicCell40_SEQ_MODE_0000      0              4979   3789  RISE       1
DUTY_CYCLE0_RNI76O95_10_LC_6_5_3/ltout        LogicCell40_SEQ_MODE_0000    379              5358   3789  FALL       1
I__973/I                                      CascadeMux                     0              5358   3789  FALL       1
I__973/O                                      CascadeMux                     0              5358   3789  FALL       1
PWM_DFF4.Q_RNIUV3T5_LC_6_5_4/in2              LogicCell40_SEQ_MODE_0000      0              5358   3789  FALL       1
PWM_DFF4.Q_RNIUV3T5_LC_6_5_4/lcout            LogicCell40_SEQ_MODE_0000    379              5737   3789  RISE       9
I__1111/I                                     LocalMux                       0              5737   3789  RISE       1
I__1111/O                                     LocalMux                     330              6066   3789  RISE       1
I__1115/I                                     InMux                          0              6066   3789  RISE       1
I__1115/O                                     InMux                        259              6326   3789  RISE       1
un1_DUTY_CYCLE0_2_cry_4_c_RNO_LC_5_5_6/in3    LogicCell40_SEQ_MODE_0000      0              6326   3789  RISE       1
un1_DUTY_CYCLE0_2_cry_4_c_RNO_LC_5_5_6/lcout  LogicCell40_SEQ_MODE_0000    316              6641   3789  RISE       1
I__833/I                                      LocalMux                       0              6641   3789  RISE       1
I__833/O                                      LocalMux                     330              6971   3789  RISE       1
I__834/I                                      InMux                          0              6971   3789  RISE       1
I__834/O                                      InMux                        259              7230   3789  RISE       1
I__835/I                                      CascadeMux                     0              7230   3789  RISE       1
I__835/O                                      CascadeMux                     0              7230   3789  RISE       1
un1_DUTY_CYCLE0_2_cry_4_c_LC_5_6_0/in2        LogicCell40_SEQ_MODE_0000      0              7230   3789  RISE       1
un1_DUTY_CYCLE0_2_cry_4_c_LC_5_6_0/carryout   LogicCell40_SEQ_MODE_0000    231              7462   3789  RISE       2
DUTY_CYCLE0_5_LC_5_6_1/carryin                LogicCell40_SEQ_MODE_1000      0              7462   3789  RISE       1
DUTY_CYCLE0_5_LC_5_6_1/carryout               LogicCell40_SEQ_MODE_1000    126              7588   3789  RISE       2
DUTY_CYCLE0_6_LC_5_6_2/carryin                LogicCell40_SEQ_MODE_1000      0              7588   3789  RISE       1
DUTY_CYCLE0_6_LC_5_6_2/carryout               LogicCell40_SEQ_MODE_1000    126              7714   3789  RISE       2
I__877/I                                      InMux                          0              7714   5374  RISE       1
I__877/O                                      InMux                        259              7974   5374  RISE       1
DUTY_CYCLE0_7_LC_5_6_3/in3                    LogicCell40_SEQ_MODE_1000      0              7974   5374  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1088/I                                         ClkMux                         0              2153  RISE       1
I__1088/O                                         ClkMux                       309              2461  RISE       1
DUTY_CYCLE0_7_LC_5_6_3/clk                        LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : DUTY_CYCLE1_10_LC_4_3_6/lcout
Path End         : DUTY_CYCLE1_6_LC_4_3_2/in2
Capture Clock    : DUTY_CYCLE1_6_LC_4_3_2/clk
Setup Constraint : 11160p
Path slack       : 5402p

Capture Clock Arrival Time (PWM_Generator_Verilog|clk:R#2)   11160
+ Capture Clock Source Latency                                   0
+ Capture Clock Path Delay                                    2461
- Setup Time                                                  -372
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               13250

Launch Clock Arrival Time (PWM_Generator_Verilog|clk:R#1)      0
+ Launch Clock Source Latency                                  0
+ Launch Clock Path Delay                                   2461
+ Clock To Q                                                 540
+ Data Path Delay                                           4847
---------------------------------------------------------   ---- 
End-of-path arrival time (ps)                               7848
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1092/I                                         ClkMux                         0              2153  RISE       1
I__1092/O                                         ClkMux                       309              2461  RISE       1
DUTY_CYCLE1_10_LC_4_3_6/clk                       LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
DUTY_CYCLE1_10_LC_4_3_6/lcout          LogicCell40_SEQ_MODE_1000    540              3001   3080  RISE       7
I__590/I                               Odrv12                         0              3001   3080  RISE       1
I__590/O                               Odrv12                       491              3492   3080  RISE       1
I__595/I                               LocalMux                       0              3492   3080  RISE       1
I__595/O                               LocalMux                     330              3822   3080  RISE       1
I__602/I                               InMux                          0              3822   3080  RISE       1
I__602/O                               InMux                        259              4081   3080  RISE       1
DUTY_CYCLE1_RNIMK6B1_9_LC_2_3_2/in0    LogicCell40_SEQ_MODE_0000      0              4081   3080  RISE       1
DUTY_CYCLE1_RNIMK6B1_9_LC_2_3_2/lcout  LogicCell40_SEQ_MODE_0000    449              4530   3080  RISE       1
I__361/I                               Odrv4                          0              4530   3080  RISE       1
I__361/O                               Odrv4                        351              4881   3080  RISE       1
I__362/I                               LocalMux                       0              4881   3080  RISE       1
I__362/O                               LocalMux                     330              5211   3080  RISE       1
I__363/I                               InMux                          0              5211   3080  RISE       1
I__363/O                               InMux                        259              5470   3080  RISE       1
DUTY_CYCLE1_RNI3HOP4_8_LC_2_4_2/in0    LogicCell40_SEQ_MODE_0000      0              5470   3080  RISE       1
DUTY_CYCLE1_RNI3HOP4_8_LC_2_4_2/lcout  LogicCell40_SEQ_MODE_0000    449              5919   3431  RISE       6
I__338/I                               LocalMux                       0              5919   3431  RISE       1
I__338/O                               LocalMux                     330              6249   3431  RISE       1
I__341/I                               InMux                          0              6249   3677  RISE       1
I__341/O                               InMux                        259              6508   3677  RISE       1
DUTY_CYCLE1_RNI0IQ39_6_LC_2_3_1/in1    LogicCell40_SEQ_MODE_0000      0              6508   3677  RISE       1
DUTY_CYCLE1_RNI0IQ39_6_LC_2_3_1/lcout  LogicCell40_SEQ_MODE_0000    400              6908   3677  RISE       1
I__490/I                               Odrv4                          0              6908   3677  RISE       1
I__490/O                               Odrv4                        351              7259   3677  RISE       1
I__491/I                               LocalMux                       0              7259   3677  RISE       1
I__491/O                               LocalMux                     330              7588   3677  RISE       1
I__492/I                               InMux                          0              7588   3677  RISE       1
I__492/O                               InMux                        259              7848   3677  RISE       1
I__493/I                               CascadeMux                     0              7848   3677  RISE       1
I__493/O                               CascadeMux                     0              7848   3677  RISE       1
DUTY_CYCLE1_6_LC_4_3_2/in2             LogicCell40_SEQ_MODE_1000      0              7848   5402  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1092/I                                         ClkMux                         0              2153  RISE       1
I__1092/O                                         ClkMux                       309              2461  RISE       1
DUTY_CYCLE1_6_LC_4_3_2/clk                        LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : DUTY_CYCLE1_10_LC_4_3_6/lcout
Path End         : DUTY_CYCLE1_10_LC_4_3_6/in2
Capture Clock    : DUTY_CYCLE1_10_LC_4_3_6/clk
Setup Constraint : 11160p
Path slack       : 5486p

Capture Clock Arrival Time (PWM_Generator_Verilog|clk:R#2)   11160
+ Capture Clock Source Latency                                   0
+ Capture Clock Path Delay                                    2461
- Setup Time                                                  -372
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               13250

Launch Clock Arrival Time (PWM_Generator_Verilog|clk:R#1)      0
+ Launch Clock Source Latency                                  0
+ Launch Clock Path Delay                                   2461
+ Clock To Q                                                 540
+ Data Path Delay                                           4763
---------------------------------------------------------   ---- 
End-of-path arrival time (ps)                               7764
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1092/I                                         ClkMux                         0              2153  RISE       1
I__1092/O                                         ClkMux                       309              2461  RISE       1
DUTY_CYCLE1_10_LC_4_3_6/clk                       LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
DUTY_CYCLE1_10_LC_4_3_6/lcout           LogicCell40_SEQ_MODE_1000    540              3001   3080  RISE       7
I__590/I                                Odrv12                         0              3001   3080  RISE       1
I__590/O                                Odrv12                       491              3492   3080  RISE       1
I__595/I                                LocalMux                       0              3492   3080  RISE       1
I__595/O                                LocalMux                     330              3822   3080  RISE       1
I__602/I                                InMux                          0              3822   3080  RISE       1
I__602/O                                InMux                        259              4081   3080  RISE       1
DUTY_CYCLE1_RNIMK6B1_9_LC_2_3_2/in0     LogicCell40_SEQ_MODE_0000      0              4081   3080  RISE       1
DUTY_CYCLE1_RNIMK6B1_9_LC_2_3_2/lcout   LogicCell40_SEQ_MODE_0000    449              4530   3080  RISE       1
I__361/I                                Odrv4                          0              4530   3080  RISE       1
I__361/O                                Odrv4                        351              4881   3080  RISE       1
I__362/I                                LocalMux                       0              4881   3080  RISE       1
I__362/O                                LocalMux                     330              5211   3080  RISE       1
I__363/I                                InMux                          0              5211   3080  RISE       1
I__363/O                                InMux                        259              5470   3080  RISE       1
DUTY_CYCLE1_RNI3HOP4_8_LC_2_4_2/in0     LogicCell40_SEQ_MODE_0000      0              5470   3080  RISE       1
DUTY_CYCLE1_RNI3HOP4_8_LC_2_4_2/lcout   LogicCell40_SEQ_MODE_0000    449              5919   3431  RISE       6
I__338/I                                LocalMux                       0              5919   3431  RISE       1
I__338/O                                LocalMux                     330              6249   3431  RISE       1
I__344/I                                InMux                          0              6249   4266  RISE       1
I__344/O                                InMux                        259              6508   4266  RISE       1
DUTY_CYCLE1_RNIBGQ59_10_LC_2_3_3/in3    LogicCell40_SEQ_MODE_0000      0              6508   4266  RISE       1
DUTY_CYCLE1_RNIBGQ59_10_LC_2_3_3/lcout  LogicCell40_SEQ_MODE_0000    316              6824   4266  RISE       1
I__535/I                                Odrv4                          0              6824   4266  RISE       1
I__535/O                                Odrv4                        351              7174   4266  RISE       1
I__536/I                                LocalMux                       0              7174   4266  RISE       1
I__536/O                                LocalMux                     330              7504   4266  RISE       1
I__537/I                                InMux                          0              7504   4266  RISE       1
I__537/O                                InMux                        259              7764   4266  RISE       1
I__538/I                                CascadeMux                     0              7764   4266  RISE       1
I__538/O                                CascadeMux                     0              7764   4266  RISE       1
DUTY_CYCLE1_10_LC_4_3_6/in2             LogicCell40_SEQ_MODE_1000      0              7764   5486  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1092/I                                         ClkMux                         0              2153  RISE       1
I__1092/O                                         ClkMux                       309              2461  RISE       1
DUTY_CYCLE1_10_LC_4_3_6/clk                       LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : DUTY_CYCLE0_17_LC_5_7_5/lcout
Path End         : DUTY_CYCLE0_6_LC_5_6_2/in3
Capture Clock    : DUTY_CYCLE0_6_LC_5_6_2/clk
Setup Constraint : 11160p
Path slack       : 5500p

Capture Clock Arrival Time (PWM_Generator_Verilog|clk:R#2)   11160
+ Capture Clock Source Latency                                   0
+ Capture Clock Path Delay                                    2461
- Setup Time                                                  -274
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               13348

Launch Clock Arrival Time (PWM_Generator_Verilog|clk:R#1)      0
+ Launch Clock Source Latency                                  0
+ Launch Clock Path Delay                                   2461
+ Clock To Q                                                 540
+ Data Path Delay                                           4847
---------------------------------------------------------   ---- 
End-of-path arrival time (ps)                               7848
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1086/I                                         ClkMux                         0              2153  RISE       1
I__1086/O                                         ClkMux                       309              2461  RISE       1
DUTY_CYCLE0_17_LC_5_7_5/clk                       LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
DUTY_CYCLE0_17_LC_5_7_5/lcout                 LogicCell40_SEQ_MODE_1000    540              3001   3789  RISE       4
I__1174/I                                     Odrv4                          0              3001   3789  RISE       1
I__1174/O                                     Odrv4                        351              3352   3789  RISE       1
I__1178/I                                     LocalMux                       0              3352   3789  RISE       1
I__1178/O                                     LocalMux                     330              3682   3789  RISE       1
I__1182/I                                     InMux                          0              3682   3789  RISE       1
I__1182/O                                     InMux                        259              3941   3789  RISE       1
DUTY_CYCLE0_RNIFOK01_18_LC_6_6_4/in0          LogicCell40_SEQ_MODE_0000      0              3941   3789  RISE       1
DUTY_CYCLE0_RNIFOK01_18_LC_6_6_4/lcout        LogicCell40_SEQ_MODE_0000    449              4390   3789  RISE       2
I__1147/I                                     LocalMux                       0              4390   3789  RISE       1
I__1147/O                                     LocalMux                     330              4720   3789  RISE       1
I__1149/I                                     InMux                          0              4720   3789  RISE       1
I__1149/O                                     InMux                        259              4979   3789  RISE       1
DUTY_CYCLE0_RNI76O95_10_LC_6_5_3/in1          LogicCell40_SEQ_MODE_0000      0              4979   3789  RISE       1
DUTY_CYCLE0_RNI76O95_10_LC_6_5_3/ltout        LogicCell40_SEQ_MODE_0000    379              5358   3789  FALL       1
I__973/I                                      CascadeMux                     0              5358   3789  FALL       1
I__973/O                                      CascadeMux                     0              5358   3789  FALL       1
PWM_DFF4.Q_RNIUV3T5_LC_6_5_4/in2              LogicCell40_SEQ_MODE_0000      0              5358   3789  FALL       1
PWM_DFF4.Q_RNIUV3T5_LC_6_5_4/lcout            LogicCell40_SEQ_MODE_0000    379              5737   3789  RISE       9
I__1111/I                                     LocalMux                       0              5737   3789  RISE       1
I__1111/O                                     LocalMux                     330              6066   3789  RISE       1
I__1115/I                                     InMux                          0              6066   3789  RISE       1
I__1115/O                                     InMux                        259              6326   3789  RISE       1
un1_DUTY_CYCLE0_2_cry_4_c_RNO_LC_5_5_6/in3    LogicCell40_SEQ_MODE_0000      0              6326   3789  RISE       1
un1_DUTY_CYCLE0_2_cry_4_c_RNO_LC_5_5_6/lcout  LogicCell40_SEQ_MODE_0000    316              6641   3789  RISE       1
I__833/I                                      LocalMux                       0              6641   3789  RISE       1
I__833/O                                      LocalMux                     330              6971   3789  RISE       1
I__834/I                                      InMux                          0              6971   3789  RISE       1
I__834/O                                      InMux                        259              7230   3789  RISE       1
I__835/I                                      CascadeMux                     0              7230   3789  RISE       1
I__835/O                                      CascadeMux                     0              7230   3789  RISE       1
un1_DUTY_CYCLE0_2_cry_4_c_LC_5_6_0/in2        LogicCell40_SEQ_MODE_0000      0              7230   3789  RISE       1
un1_DUTY_CYCLE0_2_cry_4_c_LC_5_6_0/carryout   LogicCell40_SEQ_MODE_0000    231              7462   3789  RISE       2
DUTY_CYCLE0_5_LC_5_6_1/carryin                LogicCell40_SEQ_MODE_1000      0              7462   3789  RISE       1
DUTY_CYCLE0_5_LC_5_6_1/carryout               LogicCell40_SEQ_MODE_1000    126              7588   3789  RISE       2
I__878/I                                      InMux                          0              7588   5500  RISE       1
I__878/O                                      InMux                        259              7848   5500  RISE       1
DUTY_CYCLE0_6_LC_5_6_2/in3                    LogicCell40_SEQ_MODE_1000      0              7848   5500  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1088/I                                         ClkMux                         0              2153  RISE       1
I__1088/O                                         ClkMux                       309              2461  RISE       1
DUTY_CYCLE0_6_LC_5_6_2/clk                        LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : DUTY_CYCLE0_17_LC_5_7_5/lcout
Path End         : DUTY_CYCLE0_14_LC_5_7_2/in2
Capture Clock    : DUTY_CYCLE0_14_LC_5_7_2/clk
Setup Constraint : 11160p
Path slack       : 5536p

Capture Clock Arrival Time (PWM_Generator_Verilog|clk:R#2)   11160
+ Capture Clock Source Latency                                   0
+ Capture Clock Path Delay                                    2461
- Setup Time                                                  -372
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               13250

Launch Clock Arrival Time (PWM_Generator_Verilog|clk:R#1)      0
+ Launch Clock Source Latency                                  0
+ Launch Clock Path Delay                                   2461
+ Clock To Q                                                 540
+ Data Path Delay                                           4713
---------------------------------------------------------   ---- 
End-of-path arrival time (ps)                               7714
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1086/I                                         ClkMux                         0              2153  RISE       1
I__1086/O                                         ClkMux                       309              2461  RISE       1
DUTY_CYCLE0_17_LC_5_7_5/clk                       LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
DUTY_CYCLE0_17_LC_5_7_5/lcout           LogicCell40_SEQ_MODE_1000    540              3001   3789  RISE       4
I__1174/I                               Odrv4                          0              3001   3789  RISE       1
I__1174/O                               Odrv4                        351              3352   3789  RISE       1
I__1178/I                               LocalMux                       0              3352   3789  RISE       1
I__1178/O                               LocalMux                     330              3682   3789  RISE       1
I__1182/I                               InMux                          0              3682   3789  RISE       1
I__1182/O                               InMux                        259              3941   3789  RISE       1
DUTY_CYCLE0_RNIFOK01_18_LC_6_6_4/in0    LogicCell40_SEQ_MODE_0000      0              3941   3789  RISE       1
DUTY_CYCLE0_RNIFOK01_18_LC_6_6_4/lcout  LogicCell40_SEQ_MODE_0000    449              4390   3789  RISE       2
I__1147/I                               LocalMux                       0              4390   3789  RISE       1
I__1147/O                               LocalMux                     330              4720   3789  RISE       1
I__1149/I                               InMux                          0              4720   3789  RISE       1
I__1149/O                               InMux                        259              4979   3789  RISE       1
DUTY_CYCLE0_RNI76O95_10_LC_6_5_3/in1    LogicCell40_SEQ_MODE_0000      0              4979   3789  RISE       1
DUTY_CYCLE0_RNI76O95_10_LC_6_5_3/ltout  LogicCell40_SEQ_MODE_0000    379              5358   3789  FALL       1
I__973/I                                CascadeMux                     0              5358   3789  FALL       1
I__973/O                                CascadeMux                     0              5358   3789  FALL       1
PWM_DFF4.Q_RNIUV3T5_LC_6_5_4/in2        LogicCell40_SEQ_MODE_0000      0              5358   3789  FALL       1
PWM_DFF4.Q_RNIUV3T5_LC_6_5_4/lcout      LogicCell40_SEQ_MODE_0000    379              5737   3789  RISE       9
I__1112/I                               Odrv4                          0              5737   4764  RISE       1
I__1112/O                               Odrv4                        351              6087   4764  RISE       1
I__1117/I                               LocalMux                       0              6087   4764  RISE       1
I__1117/O                               LocalMux                     330              6417   4764  RISE       1
I__1123/I                               InMux                          0              6417   4764  RISE       1
I__1123/O                               InMux                        259              6676   4764  RISE       1
PWM_DFF4.Q_RNIEU26C_1_LC_5_7_7/in0      LogicCell40_SEQ_MODE_0000      0              6676   4764  RISE       1
PWM_DFF4.Q_RNIEU26C_1_LC_5_7_7/lcout    LogicCell40_SEQ_MODE_0000    449              7125   4764  RISE       1
I__893/I                                LocalMux                       0              7125   4764  RISE       1
I__893/O                                LocalMux                     330              7455   4764  RISE       1
I__894/I                                InMux                          0              7455   4764  RISE       1
I__894/O                                InMux                        259              7714   4764  RISE       1
I__895/I                                CascadeMux                     0              7714   4764  RISE       1
I__895/O                                CascadeMux                     0              7714   4764  RISE       1
DUTY_CYCLE0_14_LC_5_7_2/in2             LogicCell40_SEQ_MODE_1000      0              7714   5535  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1086/I                                         ClkMux                         0              2153  RISE       1
I__1086/O                                         ClkMux                       309              2461  RISE       1
DUTY_CYCLE0_14_LC_5_7_2/clk                       LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : DUTY_CYCLE0_17_LC_5_7_5/lcout
Path End         : DUTY_CYCLE0_16_LC_5_7_4/in2
Capture Clock    : DUTY_CYCLE0_16_LC_5_7_4/clk
Setup Constraint : 11160p
Path slack       : 5585p

Capture Clock Arrival Time (PWM_Generator_Verilog|clk:R#2)   11160
+ Capture Clock Source Latency                                   0
+ Capture Clock Path Delay                                    2461
- Setup Time                                                  -372
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               13250

Launch Clock Arrival Time (PWM_Generator_Verilog|clk:R#1)      0
+ Launch Clock Source Latency                                  0
+ Launch Clock Path Delay                                   2461
+ Clock To Q                                                 540
+ Data Path Delay                                           4664
---------------------------------------------------------   ---- 
End-of-path arrival time (ps)                               7665
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1086/I                                         ClkMux                         0              2153  RISE       1
I__1086/O                                         ClkMux                       309              2461  RISE       1
DUTY_CYCLE0_17_LC_5_7_5/clk                       LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
DUTY_CYCLE0_17_LC_5_7_5/lcout           LogicCell40_SEQ_MODE_1000    540              3001   3789  RISE       4
I__1174/I                               Odrv4                          0              3001   3789  RISE       1
I__1174/O                               Odrv4                        351              3352   3789  RISE       1
I__1178/I                               LocalMux                       0              3352   3789  RISE       1
I__1178/O                               LocalMux                     330              3682   3789  RISE       1
I__1182/I                               InMux                          0              3682   3789  RISE       1
I__1182/O                               InMux                        259              3941   3789  RISE       1
DUTY_CYCLE0_RNIFOK01_18_LC_6_6_4/in0    LogicCell40_SEQ_MODE_0000      0              3941   3789  RISE       1
DUTY_CYCLE0_RNIFOK01_18_LC_6_6_4/lcout  LogicCell40_SEQ_MODE_0000    449              4390   3789  RISE       2
I__1147/I                               LocalMux                       0              4390   3789  RISE       1
I__1147/O                               LocalMux                     330              4720   3789  RISE       1
I__1149/I                               InMux                          0              4720   3789  RISE       1
I__1149/O                               InMux                        259              4979   3789  RISE       1
DUTY_CYCLE0_RNI76O95_10_LC_6_5_3/in1    LogicCell40_SEQ_MODE_0000      0              4979   3789  RISE       1
DUTY_CYCLE0_RNI76O95_10_LC_6_5_3/ltout  LogicCell40_SEQ_MODE_0000    379              5358   3789  FALL       1
I__973/I                                CascadeMux                     0              5358   3789  FALL       1
I__973/O                                CascadeMux                     0              5358   3789  FALL       1
PWM_DFF4.Q_RNIUV3T5_LC_6_5_4/in2        LogicCell40_SEQ_MODE_0000      0              5358   3789  FALL       1
PWM_DFF4.Q_RNIUV3T5_LC_6_5_4/lcout      LogicCell40_SEQ_MODE_0000    379              5737   3789  RISE       9
I__1114/I                               LocalMux                       0              5737   5065  RISE       1
I__1114/O                               LocalMux                     330              6066   5065  RISE       1
I__1121/I                               InMux                          0              6066   5065  RISE       1
I__1121/O                               InMux                        259              6326   5065  RISE       1
PWM_DFF4.Q_RNIEU26C_4_LC_5_4_4/in1      LogicCell40_SEQ_MODE_0000      0              6326   5065  RISE       1
PWM_DFF4.Q_RNIEU26C_4_LC_5_4_4/lcout    LogicCell40_SEQ_MODE_0000    400              6726   5065  RISE       1
I__903/I                                Odrv4                          0              6726   5065  RISE       1
I__903/O                                Odrv4                        351              7076   5065  RISE       1
I__904/I                                LocalMux                       0              7076   5065  RISE       1
I__904/O                                LocalMux                     330              7406   5065  RISE       1
I__905/I                                InMux                          0              7406   5065  RISE       1
I__905/O                                InMux                        259              7665   5065  RISE       1
I__906/I                                CascadeMux                     0              7665   5065  RISE       1
I__906/O                                CascadeMux                     0              7665   5065  RISE       1
DUTY_CYCLE0_16_LC_5_7_4/in2             LogicCell40_SEQ_MODE_1000      0              7665   5584  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1086/I                                         ClkMux                         0              2153  RISE       1
I__1086/O                                         ClkMux                       309              2461  RISE       1
DUTY_CYCLE0_16_LC_5_7_4/clk                       LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : DUTY_CYCLE0_17_LC_5_7_5/lcout
Path End         : DUTY_CYCLE0_15_LC_5_7_3/in2
Capture Clock    : DUTY_CYCLE0_15_LC_5_7_3/clk
Setup Constraint : 11160p
Path slack       : 5585p

Capture Clock Arrival Time (PWM_Generator_Verilog|clk:R#2)   11160
+ Capture Clock Source Latency                                   0
+ Capture Clock Path Delay                                    2461
- Setup Time                                                  -372
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               13250

Launch Clock Arrival Time (PWM_Generator_Verilog|clk:R#1)      0
+ Launch Clock Source Latency                                  0
+ Launch Clock Path Delay                                   2461
+ Clock To Q                                                 540
+ Data Path Delay                                           4664
---------------------------------------------------------   ---- 
End-of-path arrival time (ps)                               7665
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1086/I                                         ClkMux                         0              2153  RISE       1
I__1086/O                                         ClkMux                       309              2461  RISE       1
DUTY_CYCLE0_17_LC_5_7_5/clk                       LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
DUTY_CYCLE0_17_LC_5_7_5/lcout           LogicCell40_SEQ_MODE_1000    540              3001   3789  RISE       4
I__1174/I                               Odrv4                          0              3001   3789  RISE       1
I__1174/O                               Odrv4                        351              3352   3789  RISE       1
I__1178/I                               LocalMux                       0              3352   3789  RISE       1
I__1178/O                               LocalMux                     330              3682   3789  RISE       1
I__1182/I                               InMux                          0              3682   3789  RISE       1
I__1182/O                               InMux                        259              3941   3789  RISE       1
DUTY_CYCLE0_RNIFOK01_18_LC_6_6_4/in0    LogicCell40_SEQ_MODE_0000      0              3941   3789  RISE       1
DUTY_CYCLE0_RNIFOK01_18_LC_6_6_4/lcout  LogicCell40_SEQ_MODE_0000    449              4390   3789  RISE       2
I__1147/I                               LocalMux                       0              4390   3789  RISE       1
I__1147/O                               LocalMux                     330              4720   3789  RISE       1
I__1149/I                               InMux                          0              4720   3789  RISE       1
I__1149/O                               InMux                        259              4979   3789  RISE       1
DUTY_CYCLE0_RNI76O95_10_LC_6_5_3/in1    LogicCell40_SEQ_MODE_0000      0              4979   3789  RISE       1
DUTY_CYCLE0_RNI76O95_10_LC_6_5_3/ltout  LogicCell40_SEQ_MODE_0000    379              5358   3789  FALL       1
I__973/I                                CascadeMux                     0              5358   3789  FALL       1
I__973/O                                CascadeMux                     0              5358   3789  FALL       1
PWM_DFF4.Q_RNIUV3T5_LC_6_5_4/in2        LogicCell40_SEQ_MODE_0000      0              5358   3789  FALL       1
PWM_DFF4.Q_RNIUV3T5_LC_6_5_4/lcout      LogicCell40_SEQ_MODE_0000    379              5737   3789  RISE       9
I__1112/I                               Odrv4                          0              5737   4764  RISE       1
I__1112/O                               Odrv4                        351              6087   4764  RISE       1
I__1118/I                               LocalMux                       0              6087   4939  RISE       1
I__1118/O                               LocalMux                     330              6417   4939  RISE       1
I__1125/I                               InMux                          0              6417   4939  RISE       1
I__1125/O                               InMux                        259              6676   4939  RISE       1
PWM_DFF4.Q_RNIEU26C_2_LC_6_7_6/in1      LogicCell40_SEQ_MODE_0000      0              6676   4939  RISE       1
PWM_DFF4.Q_RNIEU26C_2_LC_6_7_6/lcout    LogicCell40_SEQ_MODE_0000    400              7076   4939  RISE       1
I__1108/I                               LocalMux                       0              7076   4939  RISE       1
I__1108/O                               LocalMux                     330              7406   4939  RISE       1
I__1109/I                               InMux                          0              7406   4939  RISE       1
I__1109/O                               InMux                        259              7665   4939  RISE       1
I__1110/I                               CascadeMux                     0              7665   4939  RISE       1
I__1110/O                               CascadeMux                     0              7665   4939  RISE       1
DUTY_CYCLE0_15_LC_5_7_3/in2             LogicCell40_SEQ_MODE_1000      0              7665   5584  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1086/I                                         ClkMux                         0              2153  RISE       1
I__1086/O                                         ClkMux                       309              2461  RISE       1
DUTY_CYCLE0_15_LC_5_7_3/clk                       LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : DUTY_CYCLE0_17_LC_5_7_5/lcout
Path End         : DUTY_CYCLE0_17_LC_5_7_5/in2
Capture Clock    : DUTY_CYCLE0_17_LC_5_7_5/clk
Setup Constraint : 11160p
Path slack       : 5585p

Capture Clock Arrival Time (PWM_Generator_Verilog|clk:R#2)   11160
+ Capture Clock Source Latency                                   0
+ Capture Clock Path Delay                                    2461
- Setup Time                                                  -372
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               13250

Launch Clock Arrival Time (PWM_Generator_Verilog|clk:R#1)      0
+ Launch Clock Source Latency                                  0
+ Launch Clock Path Delay                                   2461
+ Clock To Q                                                 540
+ Data Path Delay                                           4664
---------------------------------------------------------   ---- 
End-of-path arrival time (ps)                               7665
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1086/I                                         ClkMux                         0              2153  RISE       1
I__1086/O                                         ClkMux                       309              2461  RISE       1
DUTY_CYCLE0_17_LC_5_7_5/clk                       LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
DUTY_CYCLE0_17_LC_5_7_5/lcout           LogicCell40_SEQ_MODE_1000    540              3001   3789  RISE       4
I__1174/I                               Odrv4                          0              3001   3789  RISE       1
I__1174/O                               Odrv4                        351              3352   3789  RISE       1
I__1178/I                               LocalMux                       0              3352   3789  RISE       1
I__1178/O                               LocalMux                     330              3682   3789  RISE       1
I__1182/I                               InMux                          0              3682   3789  RISE       1
I__1182/O                               InMux                        259              3941   3789  RISE       1
DUTY_CYCLE0_RNIFOK01_18_LC_6_6_4/in0    LogicCell40_SEQ_MODE_0000      0              3941   3789  RISE       1
DUTY_CYCLE0_RNIFOK01_18_LC_6_6_4/lcout  LogicCell40_SEQ_MODE_0000    449              4390   3789  RISE       2
I__1147/I                               LocalMux                       0              4390   3789  RISE       1
I__1147/O                               LocalMux                     330              4720   3789  RISE       1
I__1149/I                               InMux                          0              4720   3789  RISE       1
I__1149/O                               InMux                        259              4979   3789  RISE       1
DUTY_CYCLE0_RNI76O95_10_LC_6_5_3/in1    LogicCell40_SEQ_MODE_0000      0              4979   3789  RISE       1
DUTY_CYCLE0_RNI76O95_10_LC_6_5_3/ltout  LogicCell40_SEQ_MODE_0000    379              5358   3789  FALL       1
I__973/I                                CascadeMux                     0              5358   3789  FALL       1
I__973/O                                CascadeMux                     0              5358   3789  FALL       1
PWM_DFF4.Q_RNIUV3T5_LC_6_5_4/in2        LogicCell40_SEQ_MODE_0000      0              5358   3789  FALL       1
PWM_DFF4.Q_RNIUV3T5_LC_6_5_4/lcout      LogicCell40_SEQ_MODE_0000    379              5737   3789  RISE       9
I__1114/I                               LocalMux                       0              5737   5065  RISE       1
I__1114/O                               LocalMux                     330              6066   5065  RISE       1
I__1122/I                               InMux                          0              6066   5192  RISE       1
I__1122/O                               InMux                        259              6326   5192  RISE       1
PWM_DFF4.Q_RNIEU26C_5_LC_5_4_6/in1      LogicCell40_SEQ_MODE_0000      0              6326   5192  RISE       1
PWM_DFF4.Q_RNIEU26C_5_LC_5_4_6/lcout    LogicCell40_SEQ_MODE_0000    400              6726   5192  RISE       1
I__898/I                                Odrv4                          0              6726   5192  RISE       1
I__898/O                                Odrv4                        351              7076   5192  RISE       1
I__899/I                                LocalMux                       0              7076   5192  RISE       1
I__899/O                                LocalMux                     330              7406   5192  RISE       1
I__900/I                                InMux                          0              7406   5192  RISE       1
I__900/O                                InMux                        259              7665   5192  RISE       1
I__901/I                                CascadeMux                     0              7665   5192  RISE       1
I__901/O                                CascadeMux                     0              7665   5192  RISE       1
DUTY_CYCLE0_17_LC_5_7_5/in2             LogicCell40_SEQ_MODE_1000      0              7665   5584  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1086/I                                         ClkMux                         0              2153  RISE       1
I__1086/O                                         ClkMux                       309              2461  RISE       1
DUTY_CYCLE0_17_LC_5_7_5/clk                       LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : DUTY_CYCLE0_17_LC_5_7_5/lcout
Path End         : DUTY_CYCLE0_5_LC_5_6_1/in3
Capture Clock    : DUTY_CYCLE0_5_LC_5_6_1/clk
Setup Constraint : 11160p
Path slack       : 5627p

Capture Clock Arrival Time (PWM_Generator_Verilog|clk:R#2)   11160
+ Capture Clock Source Latency                                   0
+ Capture Clock Path Delay                                    2461
- Setup Time                                                  -274
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               13348

Launch Clock Arrival Time (PWM_Generator_Verilog|clk:R#1)      0
+ Launch Clock Source Latency                                  0
+ Launch Clock Path Delay                                   2461
+ Clock To Q                                                 540
+ Data Path Delay                                           4720
---------------------------------------------------------   ---- 
End-of-path arrival time (ps)                               7721
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1086/I                                         ClkMux                         0              2153  RISE       1
I__1086/O                                         ClkMux                       309              2461  RISE       1
DUTY_CYCLE0_17_LC_5_7_5/clk                       LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
DUTY_CYCLE0_17_LC_5_7_5/lcout                 LogicCell40_SEQ_MODE_1000    540              3001   3789  RISE       4
I__1174/I                                     Odrv4                          0              3001   3789  RISE       1
I__1174/O                                     Odrv4                        351              3352   3789  RISE       1
I__1178/I                                     LocalMux                       0              3352   3789  RISE       1
I__1178/O                                     LocalMux                     330              3682   3789  RISE       1
I__1182/I                                     InMux                          0              3682   3789  RISE       1
I__1182/O                                     InMux                        259              3941   3789  RISE       1
DUTY_CYCLE0_RNIFOK01_18_LC_6_6_4/in0          LogicCell40_SEQ_MODE_0000      0              3941   3789  RISE       1
DUTY_CYCLE0_RNIFOK01_18_LC_6_6_4/lcout        LogicCell40_SEQ_MODE_0000    449              4390   3789  RISE       2
I__1147/I                                     LocalMux                       0              4390   3789  RISE       1
I__1147/O                                     LocalMux                     330              4720   3789  RISE       1
I__1149/I                                     InMux                          0              4720   3789  RISE       1
I__1149/O                                     InMux                        259              4979   3789  RISE       1
DUTY_CYCLE0_RNI76O95_10_LC_6_5_3/in1          LogicCell40_SEQ_MODE_0000      0              4979   3789  RISE       1
DUTY_CYCLE0_RNI76O95_10_LC_6_5_3/ltout        LogicCell40_SEQ_MODE_0000    379              5358   3789  FALL       1
I__973/I                                      CascadeMux                     0              5358   3789  FALL       1
I__973/O                                      CascadeMux                     0              5358   3789  FALL       1
PWM_DFF4.Q_RNIUV3T5_LC_6_5_4/in2              LogicCell40_SEQ_MODE_0000      0              5358   3789  FALL       1
PWM_DFF4.Q_RNIUV3T5_LC_6_5_4/lcout            LogicCell40_SEQ_MODE_0000    379              5737   3789  RISE       9
I__1111/I                                     LocalMux                       0              5737   3789  RISE       1
I__1111/O                                     LocalMux                     330              6066   3789  RISE       1
I__1115/I                                     InMux                          0              6066   3789  RISE       1
I__1115/O                                     InMux                        259              6326   3789  RISE       1
un1_DUTY_CYCLE0_2_cry_4_c_RNO_LC_5_5_6/in3    LogicCell40_SEQ_MODE_0000      0              6326   3789  RISE       1
un1_DUTY_CYCLE0_2_cry_4_c_RNO_LC_5_5_6/lcout  LogicCell40_SEQ_MODE_0000    316              6641   3789  RISE       1
I__833/I                                      LocalMux                       0              6641   3789  RISE       1
I__833/O                                      LocalMux                     330              6971   3789  RISE       1
I__834/I                                      InMux                          0              6971   3789  RISE       1
I__834/O                                      InMux                        259              7230   3789  RISE       1
I__835/I                                      CascadeMux                     0              7230   3789  RISE       1
I__835/O                                      CascadeMux                     0              7230   3789  RISE       1
un1_DUTY_CYCLE0_2_cry_4_c_LC_5_6_0/in2        LogicCell40_SEQ_MODE_0000      0              7230   3789  RISE       1
un1_DUTY_CYCLE0_2_cry_4_c_LC_5_6_0/carryout   LogicCell40_SEQ_MODE_0000    231              7462   3789  RISE       2
I__881/I                                      InMux                          0              7462   5626  RISE       1
I__881/O                                      InMux                        259              7721   5626  RISE       1
DUTY_CYCLE0_5_LC_5_6_1/in3                    LogicCell40_SEQ_MODE_1000      0              7721   5626  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1088/I                                         ClkMux                         0              2153  RISE       1
I__1088/O                                         ClkMux                       309              2461  RISE       1
DUTY_CYCLE0_5_LC_5_6_1/clk                        LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : DUTY_CYCLE1_10_LC_4_3_6/lcout
Path End         : DUTY_CYCLE1_4_LC_5_3_6/in3
Capture Clock    : DUTY_CYCLE1_4_LC_5_3_6/clk
Setup Constraint : 11160p
Path slack       : 5858p

Capture Clock Arrival Time (PWM_Generator_Verilog|clk:R#2)   11160
+ Capture Clock Source Latency                                   0
+ Capture Clock Path Delay                                    2461
- Setup Time                                                  -274
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               13348

Launch Clock Arrival Time (PWM_Generator_Verilog|clk:R#1)      0
+ Launch Clock Source Latency                                  0
+ Launch Clock Path Delay                                   2461
+ Clock To Q                                                 540
+ Data Path Delay                                           4489
---------------------------------------------------------   ---- 
End-of-path arrival time (ps)                               7490
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1092/I                                         ClkMux                         0              2153  RISE       1
I__1092/O                                         ClkMux                       309              2461  RISE       1
DUTY_CYCLE1_10_LC_4_3_6/clk                       LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
DUTY_CYCLE1_10_LC_4_3_6/lcout           LogicCell40_SEQ_MODE_1000    540              3001   3080  RISE       7
I__590/I                                Odrv12                         0              3001   3080  RISE       1
I__590/O                                Odrv12                       491              3492   3080  RISE       1
I__595/I                                LocalMux                       0              3492   3080  RISE       1
I__595/O                                LocalMux                     330              3822   3080  RISE       1
I__602/I                                InMux                          0              3822   3080  RISE       1
I__602/O                                InMux                        259              4081   3080  RISE       1
DUTY_CYCLE1_RNIMK6B1_9_LC_2_3_2/in0     LogicCell40_SEQ_MODE_0000      0              4081   3080  RISE       1
DUTY_CYCLE1_RNIMK6B1_9_LC_2_3_2/lcout   LogicCell40_SEQ_MODE_0000    449              4530   3080  RISE       1
I__361/I                                Odrv4                          0              4530   3080  RISE       1
I__361/O                                Odrv4                        351              4881   3080  RISE       1
I__362/I                                LocalMux                       0              4881   3080  RISE       1
I__362/O                                LocalMux                     330              5211   3080  RISE       1
I__363/I                                InMux                          0              5211   3080  RISE       1
I__363/O                                InMux                        259              5470   3080  RISE       1
DUTY_CYCLE1_RNI3HOP4_8_LC_2_4_2/in0     LogicCell40_SEQ_MODE_0000      0              5470   3080  RISE       1
DUTY_CYCLE1_RNI3HOP4_8_LC_2_4_2/ltout   LogicCell40_SEQ_MODE_0000    386              5856   3080  FALL       1
I__357/I                                CascadeMux                     0              5856   3080  FALL       1
I__357/O                                CascadeMux                     0              5856   3080  FALL       1
DUTY_CYCLE1_RNICBOM8_11_LC_2_4_3/in2    LogicCell40_SEQ_MODE_0000      0              5856   3080  FALL       1
DUTY_CYCLE1_RNICBOM8_11_LC_2_4_3/lcout  LogicCell40_SEQ_MODE_0000    379              6235   3080  RISE       8
I__753/I                                Odrv4                          0              6235   3080  RISE       1
I__753/O                                Odrv4                        351              6585   3080  RISE       1
I__757/I                                Span4Mux_s3_v                  0              6585   5858  RISE       1
I__757/O                                Span4Mux_s3_v                316              6901   5858  RISE       1
I__762/I                                LocalMux                       0              6901   5858  RISE       1
I__762/O                                LocalMux                     330              7230   5858  RISE       1
I__767/I                                InMux                          0              7230   5858  RISE       1
I__767/O                                InMux                        259              7490   5858  RISE       1
DUTY_CYCLE1_4_LC_5_3_6/in3              LogicCell40_SEQ_MODE_1000      0              7490   5858  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1094/I                                         ClkMux                         0              2153  RISE       1
I__1094/O                                         ClkMux                       309              2461  RISE       1
DUTY_CYCLE1_4_LC_5_3_6/clk                        LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : DUTY_CYCLE0_17_LC_5_7_5/lcout
Path End         : DUTY_CYCLE0_11_LC_5_6_7/in2
Capture Clock    : DUTY_CYCLE0_11_LC_5_6_7/clk
Setup Constraint : 11160p
Path slack       : 5886p

Capture Clock Arrival Time (PWM_Generator_Verilog|clk:R#2)   11160
+ Capture Clock Source Latency                                   0
+ Capture Clock Path Delay                                    2461
- Setup Time                                                  -372
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               13250

Launch Clock Arrival Time (PWM_Generator_Verilog|clk:R#1)      0
+ Launch Clock Source Latency                                  0
+ Launch Clock Path Delay                                   2461
+ Clock To Q                                                 540
+ Data Path Delay                                           4363
---------------------------------------------------------   ---- 
End-of-path arrival time (ps)                               7364
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1086/I                                         ClkMux                         0              2153  RISE       1
I__1086/O                                         ClkMux                       309              2461  RISE       1
DUTY_CYCLE0_17_LC_5_7_5/clk                       LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
DUTY_CYCLE0_17_LC_5_7_5/lcout           LogicCell40_SEQ_MODE_1000    540              3001   3789  RISE       4
I__1174/I                               Odrv4                          0              3001   3789  RISE       1
I__1174/O                               Odrv4                        351              3352   3789  RISE       1
I__1178/I                               LocalMux                       0              3352   3789  RISE       1
I__1178/O                               LocalMux                     330              3682   3789  RISE       1
I__1182/I                               InMux                          0              3682   3789  RISE       1
I__1182/O                               InMux                        259              3941   3789  RISE       1
DUTY_CYCLE0_RNIFOK01_18_LC_6_6_4/in0    LogicCell40_SEQ_MODE_0000      0              3941   3789  RISE       1
DUTY_CYCLE0_RNIFOK01_18_LC_6_6_4/lcout  LogicCell40_SEQ_MODE_0000    449              4390   3789  RISE       2
I__1147/I                               LocalMux                       0              4390   3789  RISE       1
I__1147/O                               LocalMux                     330              4720   3789  RISE       1
I__1149/I                               InMux                          0              4720   3789  RISE       1
I__1149/O                               InMux                        259              4979   3789  RISE       1
DUTY_CYCLE0_RNI76O95_10_LC_6_5_3/in1    LogicCell40_SEQ_MODE_0000      0              4979   3789  RISE       1
DUTY_CYCLE0_RNI76O95_10_LC_6_5_3/ltout  LogicCell40_SEQ_MODE_0000    379              5358   3789  FALL       1
I__973/I                                CascadeMux                     0              5358   3789  FALL       1
I__973/O                                CascadeMux                     0              5358   3789  FALL       1
PWM_DFF4.Q_RNIUV3T5_LC_6_5_4/in2        LogicCell40_SEQ_MODE_0000      0              5358   3789  FALL       1
PWM_DFF4.Q_RNIUV3T5_LC_6_5_4/lcout      LogicCell40_SEQ_MODE_0000    379              5737   3789  RISE       9
I__1111/I                               LocalMux                       0              5737   3789  RISE       1
I__1111/O                               LocalMux                     330              6066   3789  RISE       1
I__1116/I                               InMux                          0              6066   4539  RISE       1
I__1116/O                               InMux                        259              6326   4539  RISE       1
PWM_DFF4.Q_RNIEU26C_3_LC_5_5_7/in0      LogicCell40_SEQ_MODE_0000      0              6326   4539  RISE       1
PWM_DFF4.Q_RNIEU26C_3_LC_5_5_7/lcout    LogicCell40_SEQ_MODE_0000    449              6775   4539  RISE       1
I__862/I                                LocalMux                       0              6775   4539  RISE       1
I__862/O                                LocalMux                     330              7104   4539  RISE       1
I__863/I                                InMux                          0              7104   4539  RISE       1
I__863/O                                InMux                        259              7364   4539  RISE       1
I__864/I                                CascadeMux                     0              7364   4539  RISE       1
I__864/O                                CascadeMux                     0              7364   4539  RISE       1
DUTY_CYCLE0_11_LC_5_6_7/in2             LogicCell40_SEQ_MODE_1000      0              7364   5886  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1088/I                                         ClkMux                         0              2153  RISE       1
I__1088/O                                         ClkMux                       309              2461  RISE       1
DUTY_CYCLE0_11_LC_5_6_7/clk                       LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : DUTY_CYCLE0_17_LC_5_7_5/lcout
Path End         : DUTY_CYCLE0_13_LC_5_7_1/in2
Capture Clock    : DUTY_CYCLE0_13_LC_5_7_1/clk
Setup Constraint : 11160p
Path slack       : 5935p

Capture Clock Arrival Time (PWM_Generator_Verilog|clk:R#2)   11160
+ Capture Clock Source Latency                                   0
+ Capture Clock Path Delay                                    2461
- Setup Time                                                  -372
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               13250

Launch Clock Arrival Time (PWM_Generator_Verilog|clk:R#1)      0
+ Launch Clock Source Latency                                  0
+ Launch Clock Path Delay                                   2461
+ Clock To Q                                                 540
+ Data Path Delay                                           4314
---------------------------------------------------------   ---- 
End-of-path arrival time (ps)                               7315
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1086/I                                         ClkMux                         0              2153  RISE       1
I__1086/O                                         ClkMux                       309              2461  RISE       1
DUTY_CYCLE0_17_LC_5_7_5/clk                       LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
DUTY_CYCLE0_17_LC_5_7_5/lcout           LogicCell40_SEQ_MODE_1000    540              3001   3789  RISE       4
I__1174/I                               Odrv4                          0              3001   3789  RISE       1
I__1174/O                               Odrv4                        351              3352   3789  RISE       1
I__1178/I                               LocalMux                       0              3352   3789  RISE       1
I__1178/O                               LocalMux                     330              3682   3789  RISE       1
I__1182/I                               InMux                          0              3682   3789  RISE       1
I__1182/O                               InMux                        259              3941   3789  RISE       1
DUTY_CYCLE0_RNIFOK01_18_LC_6_6_4/in0    LogicCell40_SEQ_MODE_0000      0              3941   3789  RISE       1
DUTY_CYCLE0_RNIFOK01_18_LC_6_6_4/lcout  LogicCell40_SEQ_MODE_0000    449              4390   3789  RISE       2
I__1147/I                               LocalMux                       0              4390   3789  RISE       1
I__1147/O                               LocalMux                     330              4720   3789  RISE       1
I__1149/I                               InMux                          0              4720   3789  RISE       1
I__1149/O                               InMux                        259              4979   3789  RISE       1
DUTY_CYCLE0_RNI76O95_10_LC_6_5_3/in1    LogicCell40_SEQ_MODE_0000      0              4979   3789  RISE       1
DUTY_CYCLE0_RNI76O95_10_LC_6_5_3/ltout  LogicCell40_SEQ_MODE_0000    379              5358   3789  FALL       1
I__973/I                                CascadeMux                     0              5358   3789  FALL       1
I__973/O                                CascadeMux                     0              5358   3789  FALL       1
PWM_DFF4.Q_RNIUV3T5_LC_6_5_4/in2        LogicCell40_SEQ_MODE_0000      0              5358   3789  FALL       1
PWM_DFF4.Q_RNIUV3T5_LC_6_5_4/lcout      LogicCell40_SEQ_MODE_0000    379              5737   3789  RISE       9
I__1113/I                               LocalMux                       0              5737   5037  RISE       1
I__1113/O                               LocalMux                     330              6066   5037  RISE       1
I__1119/I                               InMux                          0              6066   5037  RISE       1
I__1119/O                               InMux                        259              6326   5037  RISE       1
PWM_DFF4.Q_RNIEU26C_0_LC_6_6_7/in1      LogicCell40_SEQ_MODE_0000      0              6326   5037  RISE       1
PWM_DFF4.Q_RNIEU26C_0_LC_6_6_7/lcout    LogicCell40_SEQ_MODE_0000    400              6726   5037  RISE       1
I__1144/I                               LocalMux                       0              6726   5037  RISE       1
I__1144/O                               LocalMux                     330              7055   5037  RISE       1
I__1145/I                               InMux                          0              7055   5037  RISE       1
I__1145/O                               InMux                        259              7315   5037  RISE       1
I__1146/I                               CascadeMux                     0              7315   5037  RISE       1
I__1146/O                               CascadeMux                     0              7315   5037  RISE       1
DUTY_CYCLE0_13_LC_5_7_1/in2             LogicCell40_SEQ_MODE_1000      0              7315   5935  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1086/I                                         ClkMux                         0              2153  RISE       1
I__1086/O                                         ClkMux                       309              2461  RISE       1
DUTY_CYCLE0_13_LC_5_7_1/clk                       LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : DUTY_CYCLE0_17_LC_5_7_5/lcout
Path End         : DUTY_CYCLE0_8_LC_5_6_4/in2
Capture Clock    : DUTY_CYCLE0_8_LC_5_6_4/clk
Setup Constraint : 11160p
Path slack       : 5977p

Capture Clock Arrival Time (PWM_Generator_Verilog|clk:R#2)   11160
+ Capture Clock Source Latency                                   0
+ Capture Clock Path Delay                                    2461
- Setup Time                                                  -372
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               13250

Launch Clock Arrival Time (PWM_Generator_Verilog|clk:R#1)      0
+ Launch Clock Source Latency                                  0
+ Launch Clock Path Delay                                   2461
+ Clock To Q                                                 540
+ Data Path Delay                                           4272
---------------------------------------------------------   ---- 
End-of-path arrival time (ps)                               7273
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1086/I                                         ClkMux                         0              2153  RISE       1
I__1086/O                                         ClkMux                       309              2461  RISE       1
DUTY_CYCLE0_17_LC_5_7_5/clk                       LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
DUTY_CYCLE0_17_LC_5_7_5/lcout           LogicCell40_SEQ_MODE_1000    540              3001   3789  RISE       4
I__1174/I                               Odrv4                          0              3001   3789  RISE       1
I__1174/O                               Odrv4                        351              3352   3789  RISE       1
I__1178/I                               LocalMux                       0              3352   3789  RISE       1
I__1178/O                               LocalMux                     330              3682   3789  RISE       1
I__1182/I                               InMux                          0              3682   3789  RISE       1
I__1182/O                               InMux                        259              3941   3789  RISE       1
DUTY_CYCLE0_RNIFOK01_18_LC_6_6_4/in0    LogicCell40_SEQ_MODE_0000      0              3941   3789  RISE       1
DUTY_CYCLE0_RNIFOK01_18_LC_6_6_4/lcout  LogicCell40_SEQ_MODE_0000    449              4390   3789  RISE       2
I__1148/I                               LocalMux                       0              4390   4252  RISE       1
I__1148/O                               LocalMux                     330              4720   4252  RISE       1
I__1150/I                               InMux                          0              4720   4252  RISE       1
I__1150/O                               InMux                        259              4979   4252  RISE       1
PWM_DFF2.Q_RNI2ASJ1_LC_5_5_1/in3        LogicCell40_SEQ_MODE_0000      0              4979   4252  RISE       1
PWM_DFF2.Q_RNI2ASJ1_LC_5_5_1/lcout      LogicCell40_SEQ_MODE_0000    316              5295   4252  RISE       6
I__848/I                                LocalMux                       0              5295   4252  RISE       1
I__848/O                                LocalMux                     330              5624   4252  RISE       1
I__851/I                                InMux                          0              5624   4252  RISE       1
I__851/O                                InMux                        259              5884   4252  RISE       1
DUTY_CYCLE0_RNI54UK6_8_LC_4_6_6/in0     LogicCell40_SEQ_MODE_0000      0              5884   4252  RISE       1
DUTY_CYCLE0_RNI54UK6_8_LC_4_6_6/lcout   LogicCell40_SEQ_MODE_0000    449              6333   4252  RISE       1
I__873/I                                Odrv4                          0              6333   4252  RISE       1
I__873/O                                Odrv4                        351              6683   4252  RISE       1
I__874/I                                LocalMux                       0              6683   4252  RISE       1
I__874/O                                LocalMux                     330              7013   4252  RISE       1
I__875/I                                InMux                          0              7013   4252  RISE       1
I__875/O                                InMux                        259              7273   4252  RISE       1
I__876/I                                CascadeMux                     0              7273   4252  RISE       1
I__876/O                                CascadeMux                     0              7273   4252  RISE       1
DUTY_CYCLE0_8_LC_5_6_4/in2              LogicCell40_SEQ_MODE_1000      0              7273   5977  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1088/I                                         ClkMux                         0              2153  RISE       1
I__1088/O                                         ClkMux                       309              2461  RISE       1
DUTY_CYCLE0_8_LC_5_6_4/clk                        LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : DUTY_CYCLE1_10_LC_4_3_6/lcout
Path End         : DUTY_CYCLE1_16_LC_4_4_4/in0
Capture Clock    : DUTY_CYCLE1_16_LC_4_4_4/clk
Setup Constraint : 11160p
Path slack       : 5977p

Capture Clock Arrival Time (PWM_Generator_Verilog|clk:R#2)   11160
+ Capture Clock Source Latency                                   0
+ Capture Clock Path Delay                                    2461
- Setup Time                                                  -470
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               13151

Launch Clock Arrival Time (PWM_Generator_Verilog|clk:R#1)      0
+ Launch Clock Source Latency                                  0
+ Launch Clock Path Delay                                   2461
+ Clock To Q                                                 540
+ Data Path Delay                                           4173
---------------------------------------------------------   ---- 
End-of-path arrival time (ps)                               7174
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1092/I                                         ClkMux                         0              2153  RISE       1
I__1092/O                                         ClkMux                       309              2461  RISE       1
DUTY_CYCLE1_10_LC_4_3_6/clk                       LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
DUTY_CYCLE1_10_LC_4_3_6/lcout           LogicCell40_SEQ_MODE_1000    540              3001   3080  RISE       7
I__590/I                                Odrv12                         0              3001   3080  RISE       1
I__590/O                                Odrv12                       491              3492   3080  RISE       1
I__595/I                                LocalMux                       0              3492   3080  RISE       1
I__595/O                                LocalMux                     330              3822   3080  RISE       1
I__602/I                                InMux                          0              3822   3080  RISE       1
I__602/O                                InMux                        259              4081   3080  RISE       1
DUTY_CYCLE1_RNIMK6B1_9_LC_2_3_2/in0     LogicCell40_SEQ_MODE_0000      0              4081   3080  RISE       1
DUTY_CYCLE1_RNIMK6B1_9_LC_2_3_2/lcout   LogicCell40_SEQ_MODE_0000    449              4530   3080  RISE       1
I__361/I                                Odrv4                          0              4530   3080  RISE       1
I__361/O                                Odrv4                        351              4881   3080  RISE       1
I__362/I                                LocalMux                       0              4881   3080  RISE       1
I__362/O                                LocalMux                     330              5211   3080  RISE       1
I__363/I                                InMux                          0              5211   3080  RISE       1
I__363/O                                InMux                        259              5470   3080  RISE       1
DUTY_CYCLE1_RNI3HOP4_8_LC_2_4_2/in0     LogicCell40_SEQ_MODE_0000      0              5470   3080  RISE       1
DUTY_CYCLE1_RNI3HOP4_8_LC_2_4_2/ltout   LogicCell40_SEQ_MODE_0000    386              5856   3080  FALL       1
I__357/I                                CascadeMux                     0              5856   3080  FALL       1
I__357/O                                CascadeMux                     0              5856   3080  FALL       1
DUTY_CYCLE1_RNICBOM8_11_LC_2_4_3/in2    LogicCell40_SEQ_MODE_0000      0              5856   3080  FALL       1
DUTY_CYCLE1_RNICBOM8_11_LC_2_4_3/lcout  LogicCell40_SEQ_MODE_0000    379              6235   3080  RISE       8
I__753/I                                Odrv4                          0              6235   3080  RISE       1
I__753/O                                Odrv4                        351              6585   3080  RISE       1
I__755/I                                LocalMux                       0              6585   3080  RISE       1
I__755/O                                LocalMux                     330              6915   3080  RISE       1
I__760/I                                InMux                          0              6915   5977  RISE       1
I__760/O                                InMux                        259              7174   5977  RISE       1
DUTY_CYCLE1_16_LC_4_4_4/in0             LogicCell40_SEQ_MODE_1000      0              7174   5977  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1090/I                                         ClkMux                         0              2153  RISE       1
I__1090/O                                         ClkMux                       309              2461  RISE       1
DUTY_CYCLE1_16_LC_4_4_4/clk                       LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : DUTY_CYCLE0_17_LC_5_7_5/lcout
Path End         : DUTY_CYCLE0_9_LC_5_6_5/in2
Capture Clock    : DUTY_CYCLE0_9_LC_5_6_5/clk
Setup Constraint : 11160p
Path slack       : 6328p

Capture Clock Arrival Time (PWM_Generator_Verilog|clk:R#2)   11160
+ Capture Clock Source Latency                                   0
+ Capture Clock Path Delay                                    2461
- Setup Time                                                  -372
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               13250

Launch Clock Arrival Time (PWM_Generator_Verilog|clk:R#1)      0
+ Launch Clock Source Latency                                  0
+ Launch Clock Path Delay                                   2461
+ Clock To Q                                                 540
+ Data Path Delay                                           3921
---------------------------------------------------------   ---- 
End-of-path arrival time (ps)                               6922
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1086/I                                         ClkMux                         0              2153  RISE       1
I__1086/O                                         ClkMux                       309              2461  RISE       1
DUTY_CYCLE0_17_LC_5_7_5/clk                       LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
DUTY_CYCLE0_17_LC_5_7_5/lcout           LogicCell40_SEQ_MODE_1000    540              3001   3789  RISE       4
I__1174/I                               Odrv4                          0              3001   3789  RISE       1
I__1174/O                               Odrv4                        351              3352   3789  RISE       1
I__1178/I                               LocalMux                       0              3352   3789  RISE       1
I__1178/O                               LocalMux                     330              3682   3789  RISE       1
I__1182/I                               InMux                          0              3682   3789  RISE       1
I__1182/O                               InMux                        259              3941   3789  RISE       1
DUTY_CYCLE0_RNIFOK01_18_LC_6_6_4/in0    LogicCell40_SEQ_MODE_0000      0              3941   3789  RISE       1
DUTY_CYCLE0_RNIFOK01_18_LC_6_6_4/lcout  LogicCell40_SEQ_MODE_0000    449              4390   3789  RISE       2
I__1148/I                               LocalMux                       0              4390   4252  RISE       1
I__1148/O                               LocalMux                     330              4720   4252  RISE       1
I__1150/I                               InMux                          0              4720   4252  RISE       1
I__1150/O                               InMux                        259              4979   4252  RISE       1
PWM_DFF2.Q_RNI2ASJ1_LC_5_5_1/in3        LogicCell40_SEQ_MODE_0000      0              4979   4252  RISE       1
PWM_DFF2.Q_RNI2ASJ1_LC_5_5_1/lcout      LogicCell40_SEQ_MODE_0000    316              5295   4252  RISE       6
I__848/I                                LocalMux                       0              5295   4252  RISE       1
I__848/O                                LocalMux                     330              5624   4252  RISE       1
I__852/I                                InMux                          0              5624   4729  RISE       1
I__852/O                                InMux                        259              5884   4729  RISE       1
DUTY_CYCLE0_RNI65UK6_9_LC_4_6_4/in0     LogicCell40_SEQ_MODE_0000      0              5884   4729  RISE       1
DUTY_CYCLE0_RNI65UK6_9_LC_4_6_4/lcout   LogicCell40_SEQ_MODE_0000    449              6333   4729  RISE       1
I__869/I                                LocalMux                       0              6333   4729  RISE       1
I__869/O                                LocalMux                     330              6662   4729  RISE       1
I__870/I                                InMux                          0              6662   4729  RISE       1
I__870/O                                InMux                        259              6922   4729  RISE       1
I__871/I                                CascadeMux                     0              6922   4729  RISE       1
I__871/O                                CascadeMux                     0              6922   4729  RISE       1
DUTY_CYCLE0_9_LC_5_6_5/in2              LogicCell40_SEQ_MODE_1000      0              6922   6328  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1088/I                                         ClkMux                         0              2153  RISE       1
I__1088/O                                         ClkMux                       309              2461  RISE       1
DUTY_CYCLE0_9_LC_5_6_5/clk                        LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_PWM0_16_LC_1_8_7/lcout
Path End         : counter_PWM0_16_LC_1_8_7/sr
Capture Clock    : counter_PWM0_16_LC_1_8_7/clk
Setup Constraint : 11160p
Path slack       : 6349p

Capture Clock Arrival Time (PWM_Generator_Verilog|clk:R#2)   11160
+ Capture Clock Source Latency                                   0
+ Capture Clock Path Delay                                    2461
- Setup Time                                                  -203
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               13418

Launch Clock Arrival Time (PWM_Generator_Verilog|clk:R#1)      0
+ Launch Clock Source Latency                                  0
+ Launch Clock Path Delay                                   2461
+ Clock To Q                                                 540
+ Data Path Delay                                           4068
---------------------------------------------------------   ---- 
End-of-path arrival time (ps)                               7069
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1081/I                                         ClkMux                         0              2153  RISE       1
I__1081/O                                         ClkMux                       309              2461  RISE       1
counter_PWM0_16_LC_1_8_7/clk                      LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                                             model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_PWM0_16_LC_1_8_7/lcout                       LogicCell40_SEQ_MODE_1000    540              3001   6349  RISE       3
I__413/I                                             LocalMux                       0              3001   6349  RISE       1
I__413/O                                             LocalMux                     330              3331   6349  RISE       1
I__416/I                                             InMux                          0              3331   6349  RISE       1
I__416/O                                             InMux                        259              3590   6349  RISE       1
counter_PWM0_RNI313J_15_LC_2_8_1/in1                 LogicCell40_SEQ_MODE_0000      0              3590   6349  RISE       1
counter_PWM0_RNI313J_15_LC_2_8_1/lcout               LogicCell40_SEQ_MODE_0000    400              3990   6349  RISE       1
I__407/I                                             LocalMux                       0              3990   6349  RISE       1
I__407/O                                             LocalMux                     330              4320   6349  RISE       1
I__408/I                                             InMux                          0              4320   6349  RISE       1
I__408/O                                             InMux                        259              4579   6349  RISE       1
counter_PWM0_RNIL85G2_17_LC_2_8_7/in3                LogicCell40_SEQ_MODE_0000      0              4579   6349  RISE       1
counter_PWM0_RNIL85G2_17_LC_2_8_7/lcout              LogicCell40_SEQ_MODE_0000    316              4895   6349  RISE       1
I__404/I                                             Odrv4                          0              4895   6349  RISE       1
I__404/O                                             Odrv4                        351              5246   6349  RISE       1
I__405/I                                             LocalMux                       0              5246   6349  RISE       1
I__405/O                                             LocalMux                     330              5575   6349  RISE       1
I__406/I                                             IoInMux                        0              5575   6349  RISE       1
I__406/O                                             IoInMux                      259              5835   6349  RISE       1
counter_PWM0_RNIL85G2_0_17/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5835   6349  RISE       1
counter_PWM0_RNIL85G2_0_17/GLOBALBUFFEROUTPUT        ICE_GB                       617              6452   6349  RISE      18
I__253/I                                             gio2CtrlBuf                    0              6452   6349  RISE       1
I__253/O                                             gio2CtrlBuf                    0              6452   6349  RISE       1
I__254/I                                             GlobalMux                      0              6452   6349  RISE       1
I__254/O                                             GlobalMux                    154              6606   6349  RISE       1
I__255/I                                             SRMux                          0              6606   6349  RISE       1
I__255/O                                             SRMux                        463              7069   6349  RISE       1
counter_PWM0_16_LC_1_8_7/sr                          LogicCell40_SEQ_MODE_1000      0              7069   6349  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1081/I                                         ClkMux                         0              2153  RISE       1
I__1081/O                                         ClkMux                       309              2461  RISE       1
counter_PWM0_16_LC_1_8_7/clk                      LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_PWM0_16_LC_1_8_7/lcout
Path End         : counter_PWM0_15_LC_1_8_6/sr
Capture Clock    : counter_PWM0_15_LC_1_8_6/clk
Setup Constraint : 11160p
Path slack       : 6349p

Capture Clock Arrival Time (PWM_Generator_Verilog|clk:R#2)   11160
+ Capture Clock Source Latency                                   0
+ Capture Clock Path Delay                                    2461
- Setup Time                                                  -203
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               13418

Launch Clock Arrival Time (PWM_Generator_Verilog|clk:R#1)      0
+ Launch Clock Source Latency                                  0
+ Launch Clock Path Delay                                   2461
+ Clock To Q                                                 540
+ Data Path Delay                                           4068
---------------------------------------------------------   ---- 
End-of-path arrival time (ps)                               7069
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1081/I                                         ClkMux                         0              2153  RISE       1
I__1081/O                                         ClkMux                       309              2461  RISE       1
counter_PWM0_16_LC_1_8_7/clk                      LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                                             model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_PWM0_16_LC_1_8_7/lcout                       LogicCell40_SEQ_MODE_1000    540              3001   6349  RISE       3
I__413/I                                             LocalMux                       0              3001   6349  RISE       1
I__413/O                                             LocalMux                     330              3331   6349  RISE       1
I__416/I                                             InMux                          0              3331   6349  RISE       1
I__416/O                                             InMux                        259              3590   6349  RISE       1
counter_PWM0_RNI313J_15_LC_2_8_1/in1                 LogicCell40_SEQ_MODE_0000      0              3590   6349  RISE       1
counter_PWM0_RNI313J_15_LC_2_8_1/lcout               LogicCell40_SEQ_MODE_0000    400              3990   6349  RISE       1
I__407/I                                             LocalMux                       0              3990   6349  RISE       1
I__407/O                                             LocalMux                     330              4320   6349  RISE       1
I__408/I                                             InMux                          0              4320   6349  RISE       1
I__408/O                                             InMux                        259              4579   6349  RISE       1
counter_PWM0_RNIL85G2_17_LC_2_8_7/in3                LogicCell40_SEQ_MODE_0000      0              4579   6349  RISE       1
counter_PWM0_RNIL85G2_17_LC_2_8_7/lcout              LogicCell40_SEQ_MODE_0000    316              4895   6349  RISE       1
I__404/I                                             Odrv4                          0              4895   6349  RISE       1
I__404/O                                             Odrv4                        351              5246   6349  RISE       1
I__405/I                                             LocalMux                       0              5246   6349  RISE       1
I__405/O                                             LocalMux                     330              5575   6349  RISE       1
I__406/I                                             IoInMux                        0              5575   6349  RISE       1
I__406/O                                             IoInMux                      259              5835   6349  RISE       1
counter_PWM0_RNIL85G2_0_17/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5835   6349  RISE       1
counter_PWM0_RNIL85G2_0_17/GLOBALBUFFEROUTPUT        ICE_GB                       617              6452   6349  RISE      18
I__253/I                                             gio2CtrlBuf                    0              6452   6349  RISE       1
I__253/O                                             gio2CtrlBuf                    0              6452   6349  RISE       1
I__254/I                                             GlobalMux                      0              6452   6349  RISE       1
I__254/O                                             GlobalMux                    154              6606   6349  RISE       1
I__255/I                                             SRMux                          0              6606   6349  RISE       1
I__255/O                                             SRMux                        463              7069   6349  RISE       1
counter_PWM0_15_LC_1_8_6/sr                          LogicCell40_SEQ_MODE_1000      0              7069   6349  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1081/I                                         ClkMux                         0              2153  RISE       1
I__1081/O                                         ClkMux                       309              2461  RISE       1
counter_PWM0_15_LC_1_8_6/clk                      LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_PWM0_16_LC_1_8_7/lcout
Path End         : counter_PWM0_14_LC_1_8_5/sr
Capture Clock    : counter_PWM0_14_LC_1_8_5/clk
Setup Constraint : 11160p
Path slack       : 6349p

Capture Clock Arrival Time (PWM_Generator_Verilog|clk:R#2)   11160
+ Capture Clock Source Latency                                   0
+ Capture Clock Path Delay                                    2461
- Setup Time                                                  -203
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               13418

Launch Clock Arrival Time (PWM_Generator_Verilog|clk:R#1)      0
+ Launch Clock Source Latency                                  0
+ Launch Clock Path Delay                                   2461
+ Clock To Q                                                 540
+ Data Path Delay                                           4068
---------------------------------------------------------   ---- 
End-of-path arrival time (ps)                               7069
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1081/I                                         ClkMux                         0              2153  RISE       1
I__1081/O                                         ClkMux                       309              2461  RISE       1
counter_PWM0_16_LC_1_8_7/clk                      LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                                             model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_PWM0_16_LC_1_8_7/lcout                       LogicCell40_SEQ_MODE_1000    540              3001   6349  RISE       3
I__413/I                                             LocalMux                       0              3001   6349  RISE       1
I__413/O                                             LocalMux                     330              3331   6349  RISE       1
I__416/I                                             InMux                          0              3331   6349  RISE       1
I__416/O                                             InMux                        259              3590   6349  RISE       1
counter_PWM0_RNI313J_15_LC_2_8_1/in1                 LogicCell40_SEQ_MODE_0000      0              3590   6349  RISE       1
counter_PWM0_RNI313J_15_LC_2_8_1/lcout               LogicCell40_SEQ_MODE_0000    400              3990   6349  RISE       1
I__407/I                                             LocalMux                       0              3990   6349  RISE       1
I__407/O                                             LocalMux                     330              4320   6349  RISE       1
I__408/I                                             InMux                          0              4320   6349  RISE       1
I__408/O                                             InMux                        259              4579   6349  RISE       1
counter_PWM0_RNIL85G2_17_LC_2_8_7/in3                LogicCell40_SEQ_MODE_0000      0              4579   6349  RISE       1
counter_PWM0_RNIL85G2_17_LC_2_8_7/lcout              LogicCell40_SEQ_MODE_0000    316              4895   6349  RISE       1
I__404/I                                             Odrv4                          0              4895   6349  RISE       1
I__404/O                                             Odrv4                        351              5246   6349  RISE       1
I__405/I                                             LocalMux                       0              5246   6349  RISE       1
I__405/O                                             LocalMux                     330              5575   6349  RISE       1
I__406/I                                             IoInMux                        0              5575   6349  RISE       1
I__406/O                                             IoInMux                      259              5835   6349  RISE       1
counter_PWM0_RNIL85G2_0_17/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5835   6349  RISE       1
counter_PWM0_RNIL85G2_0_17/GLOBALBUFFEROUTPUT        ICE_GB                       617              6452   6349  RISE      18
I__253/I                                             gio2CtrlBuf                    0              6452   6349  RISE       1
I__253/O                                             gio2CtrlBuf                    0              6452   6349  RISE       1
I__254/I                                             GlobalMux                      0              6452   6349  RISE       1
I__254/O                                             GlobalMux                    154              6606   6349  RISE       1
I__255/I                                             SRMux                          0              6606   6349  RISE       1
I__255/O                                             SRMux                        463              7069   6349  RISE       1
counter_PWM0_14_LC_1_8_5/sr                          LogicCell40_SEQ_MODE_1000      0              7069   6349  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1081/I                                         ClkMux                         0              2153  RISE       1
I__1081/O                                         ClkMux                       309              2461  RISE       1
counter_PWM0_14_LC_1_8_5/clk                      LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_PWM0_16_LC_1_8_7/lcout
Path End         : counter_PWM0_13_LC_1_8_4/sr
Capture Clock    : counter_PWM0_13_LC_1_8_4/clk
Setup Constraint : 11160p
Path slack       : 6349p

Capture Clock Arrival Time (PWM_Generator_Verilog|clk:R#2)   11160
+ Capture Clock Source Latency                                   0
+ Capture Clock Path Delay                                    2461
- Setup Time                                                  -203
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               13418

Launch Clock Arrival Time (PWM_Generator_Verilog|clk:R#1)      0
+ Launch Clock Source Latency                                  0
+ Launch Clock Path Delay                                   2461
+ Clock To Q                                                 540
+ Data Path Delay                                           4068
---------------------------------------------------------   ---- 
End-of-path arrival time (ps)                               7069
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1081/I                                         ClkMux                         0              2153  RISE       1
I__1081/O                                         ClkMux                       309              2461  RISE       1
counter_PWM0_16_LC_1_8_7/clk                      LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                                             model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_PWM0_16_LC_1_8_7/lcout                       LogicCell40_SEQ_MODE_1000    540              3001   6349  RISE       3
I__413/I                                             LocalMux                       0              3001   6349  RISE       1
I__413/O                                             LocalMux                     330              3331   6349  RISE       1
I__416/I                                             InMux                          0              3331   6349  RISE       1
I__416/O                                             InMux                        259              3590   6349  RISE       1
counter_PWM0_RNI313J_15_LC_2_8_1/in1                 LogicCell40_SEQ_MODE_0000      0              3590   6349  RISE       1
counter_PWM0_RNI313J_15_LC_2_8_1/lcout               LogicCell40_SEQ_MODE_0000    400              3990   6349  RISE       1
I__407/I                                             LocalMux                       0              3990   6349  RISE       1
I__407/O                                             LocalMux                     330              4320   6349  RISE       1
I__408/I                                             InMux                          0              4320   6349  RISE       1
I__408/O                                             InMux                        259              4579   6349  RISE       1
counter_PWM0_RNIL85G2_17_LC_2_8_7/in3                LogicCell40_SEQ_MODE_0000      0              4579   6349  RISE       1
counter_PWM0_RNIL85G2_17_LC_2_8_7/lcout              LogicCell40_SEQ_MODE_0000    316              4895   6349  RISE       1
I__404/I                                             Odrv4                          0              4895   6349  RISE       1
I__404/O                                             Odrv4                        351              5246   6349  RISE       1
I__405/I                                             LocalMux                       0              5246   6349  RISE       1
I__405/O                                             LocalMux                     330              5575   6349  RISE       1
I__406/I                                             IoInMux                        0              5575   6349  RISE       1
I__406/O                                             IoInMux                      259              5835   6349  RISE       1
counter_PWM0_RNIL85G2_0_17/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5835   6349  RISE       1
counter_PWM0_RNIL85G2_0_17/GLOBALBUFFEROUTPUT        ICE_GB                       617              6452   6349  RISE      18
I__253/I                                             gio2CtrlBuf                    0              6452   6349  RISE       1
I__253/O                                             gio2CtrlBuf                    0              6452   6349  RISE       1
I__254/I                                             GlobalMux                      0              6452   6349  RISE       1
I__254/O                                             GlobalMux                    154              6606   6349  RISE       1
I__255/I                                             SRMux                          0              6606   6349  RISE       1
I__255/O                                             SRMux                        463              7069   6349  RISE       1
counter_PWM0_13_LC_1_8_4/sr                          LogicCell40_SEQ_MODE_1000      0              7069   6349  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1081/I                                         ClkMux                         0              2153  RISE       1
I__1081/O                                         ClkMux                       309              2461  RISE       1
counter_PWM0_13_LC_1_8_4/clk                      LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_PWM0_16_LC_1_8_7/lcout
Path End         : counter_PWM0_12_LC_1_8_3/sr
Capture Clock    : counter_PWM0_12_LC_1_8_3/clk
Setup Constraint : 11160p
Path slack       : 6349p

Capture Clock Arrival Time (PWM_Generator_Verilog|clk:R#2)   11160
+ Capture Clock Source Latency                                   0
+ Capture Clock Path Delay                                    2461
- Setup Time                                                  -203
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               13418

Launch Clock Arrival Time (PWM_Generator_Verilog|clk:R#1)      0
+ Launch Clock Source Latency                                  0
+ Launch Clock Path Delay                                   2461
+ Clock To Q                                                 540
+ Data Path Delay                                           4068
---------------------------------------------------------   ---- 
End-of-path arrival time (ps)                               7069
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1081/I                                         ClkMux                         0              2153  RISE       1
I__1081/O                                         ClkMux                       309              2461  RISE       1
counter_PWM0_16_LC_1_8_7/clk                      LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                                             model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_PWM0_16_LC_1_8_7/lcout                       LogicCell40_SEQ_MODE_1000    540              3001   6349  RISE       3
I__413/I                                             LocalMux                       0              3001   6349  RISE       1
I__413/O                                             LocalMux                     330              3331   6349  RISE       1
I__416/I                                             InMux                          0              3331   6349  RISE       1
I__416/O                                             InMux                        259              3590   6349  RISE       1
counter_PWM0_RNI313J_15_LC_2_8_1/in1                 LogicCell40_SEQ_MODE_0000      0              3590   6349  RISE       1
counter_PWM0_RNI313J_15_LC_2_8_1/lcout               LogicCell40_SEQ_MODE_0000    400              3990   6349  RISE       1
I__407/I                                             LocalMux                       0              3990   6349  RISE       1
I__407/O                                             LocalMux                     330              4320   6349  RISE       1
I__408/I                                             InMux                          0              4320   6349  RISE       1
I__408/O                                             InMux                        259              4579   6349  RISE       1
counter_PWM0_RNIL85G2_17_LC_2_8_7/in3                LogicCell40_SEQ_MODE_0000      0              4579   6349  RISE       1
counter_PWM0_RNIL85G2_17_LC_2_8_7/lcout              LogicCell40_SEQ_MODE_0000    316              4895   6349  RISE       1
I__404/I                                             Odrv4                          0              4895   6349  RISE       1
I__404/O                                             Odrv4                        351              5246   6349  RISE       1
I__405/I                                             LocalMux                       0              5246   6349  RISE       1
I__405/O                                             LocalMux                     330              5575   6349  RISE       1
I__406/I                                             IoInMux                        0              5575   6349  RISE       1
I__406/O                                             IoInMux                      259              5835   6349  RISE       1
counter_PWM0_RNIL85G2_0_17/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5835   6349  RISE       1
counter_PWM0_RNIL85G2_0_17/GLOBALBUFFEROUTPUT        ICE_GB                       617              6452   6349  RISE      18
I__253/I                                             gio2CtrlBuf                    0              6452   6349  RISE       1
I__253/O                                             gio2CtrlBuf                    0              6452   6349  RISE       1
I__254/I                                             GlobalMux                      0              6452   6349  RISE       1
I__254/O                                             GlobalMux                    154              6606   6349  RISE       1
I__255/I                                             SRMux                          0              6606   6349  RISE       1
I__255/O                                             SRMux                        463              7069   6349  RISE       1
counter_PWM0_12_LC_1_8_3/sr                          LogicCell40_SEQ_MODE_1000      0              7069   6349  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1081/I                                         ClkMux                         0              2153  RISE       1
I__1081/O                                         ClkMux                       309              2461  RISE       1
counter_PWM0_12_LC_1_8_3/clk                      LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_PWM0_16_LC_1_8_7/lcout
Path End         : counter_PWM0_11_LC_1_8_2/sr
Capture Clock    : counter_PWM0_11_LC_1_8_2/clk
Setup Constraint : 11160p
Path slack       : 6349p

Capture Clock Arrival Time (PWM_Generator_Verilog|clk:R#2)   11160
+ Capture Clock Source Latency                                   0
+ Capture Clock Path Delay                                    2461
- Setup Time                                                  -203
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               13418

Launch Clock Arrival Time (PWM_Generator_Verilog|clk:R#1)      0
+ Launch Clock Source Latency                                  0
+ Launch Clock Path Delay                                   2461
+ Clock To Q                                                 540
+ Data Path Delay                                           4068
---------------------------------------------------------   ---- 
End-of-path arrival time (ps)                               7069
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1081/I                                         ClkMux                         0              2153  RISE       1
I__1081/O                                         ClkMux                       309              2461  RISE       1
counter_PWM0_16_LC_1_8_7/clk                      LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                                             model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_PWM0_16_LC_1_8_7/lcout                       LogicCell40_SEQ_MODE_1000    540              3001   6349  RISE       3
I__413/I                                             LocalMux                       0              3001   6349  RISE       1
I__413/O                                             LocalMux                     330              3331   6349  RISE       1
I__416/I                                             InMux                          0              3331   6349  RISE       1
I__416/O                                             InMux                        259              3590   6349  RISE       1
counter_PWM0_RNI313J_15_LC_2_8_1/in1                 LogicCell40_SEQ_MODE_0000      0              3590   6349  RISE       1
counter_PWM0_RNI313J_15_LC_2_8_1/lcout               LogicCell40_SEQ_MODE_0000    400              3990   6349  RISE       1
I__407/I                                             LocalMux                       0              3990   6349  RISE       1
I__407/O                                             LocalMux                     330              4320   6349  RISE       1
I__408/I                                             InMux                          0              4320   6349  RISE       1
I__408/O                                             InMux                        259              4579   6349  RISE       1
counter_PWM0_RNIL85G2_17_LC_2_8_7/in3                LogicCell40_SEQ_MODE_0000      0              4579   6349  RISE       1
counter_PWM0_RNIL85G2_17_LC_2_8_7/lcout              LogicCell40_SEQ_MODE_0000    316              4895   6349  RISE       1
I__404/I                                             Odrv4                          0              4895   6349  RISE       1
I__404/O                                             Odrv4                        351              5246   6349  RISE       1
I__405/I                                             LocalMux                       0              5246   6349  RISE       1
I__405/O                                             LocalMux                     330              5575   6349  RISE       1
I__406/I                                             IoInMux                        0              5575   6349  RISE       1
I__406/O                                             IoInMux                      259              5835   6349  RISE       1
counter_PWM0_RNIL85G2_0_17/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5835   6349  RISE       1
counter_PWM0_RNIL85G2_0_17/GLOBALBUFFEROUTPUT        ICE_GB                       617              6452   6349  RISE      18
I__253/I                                             gio2CtrlBuf                    0              6452   6349  RISE       1
I__253/O                                             gio2CtrlBuf                    0              6452   6349  RISE       1
I__254/I                                             GlobalMux                      0              6452   6349  RISE       1
I__254/O                                             GlobalMux                    154              6606   6349  RISE       1
I__255/I                                             SRMux                          0              6606   6349  RISE       1
I__255/O                                             SRMux                        463              7069   6349  RISE       1
counter_PWM0_11_LC_1_8_2/sr                          LogicCell40_SEQ_MODE_1000      0              7069   6349  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1081/I                                         ClkMux                         0              2153  RISE       1
I__1081/O                                         ClkMux                       309              2461  RISE       1
counter_PWM0_11_LC_1_8_2/clk                      LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_PWM0_16_LC_1_8_7/lcout
Path End         : counter_PWM0_10_LC_1_8_1/sr
Capture Clock    : counter_PWM0_10_LC_1_8_1/clk
Setup Constraint : 11160p
Path slack       : 6349p

Capture Clock Arrival Time (PWM_Generator_Verilog|clk:R#2)   11160
+ Capture Clock Source Latency                                   0
+ Capture Clock Path Delay                                    2461
- Setup Time                                                  -203
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               13418

Launch Clock Arrival Time (PWM_Generator_Verilog|clk:R#1)      0
+ Launch Clock Source Latency                                  0
+ Launch Clock Path Delay                                   2461
+ Clock To Q                                                 540
+ Data Path Delay                                           4068
---------------------------------------------------------   ---- 
End-of-path arrival time (ps)                               7069
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1081/I                                         ClkMux                         0              2153  RISE       1
I__1081/O                                         ClkMux                       309              2461  RISE       1
counter_PWM0_16_LC_1_8_7/clk                      LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                                             model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_PWM0_16_LC_1_8_7/lcout                       LogicCell40_SEQ_MODE_1000    540              3001   6349  RISE       3
I__413/I                                             LocalMux                       0              3001   6349  RISE       1
I__413/O                                             LocalMux                     330              3331   6349  RISE       1
I__416/I                                             InMux                          0              3331   6349  RISE       1
I__416/O                                             InMux                        259              3590   6349  RISE       1
counter_PWM0_RNI313J_15_LC_2_8_1/in1                 LogicCell40_SEQ_MODE_0000      0              3590   6349  RISE       1
counter_PWM0_RNI313J_15_LC_2_8_1/lcout               LogicCell40_SEQ_MODE_0000    400              3990   6349  RISE       1
I__407/I                                             LocalMux                       0              3990   6349  RISE       1
I__407/O                                             LocalMux                     330              4320   6349  RISE       1
I__408/I                                             InMux                          0              4320   6349  RISE       1
I__408/O                                             InMux                        259              4579   6349  RISE       1
counter_PWM0_RNIL85G2_17_LC_2_8_7/in3                LogicCell40_SEQ_MODE_0000      0              4579   6349  RISE       1
counter_PWM0_RNIL85G2_17_LC_2_8_7/lcout              LogicCell40_SEQ_MODE_0000    316              4895   6349  RISE       1
I__404/I                                             Odrv4                          0              4895   6349  RISE       1
I__404/O                                             Odrv4                        351              5246   6349  RISE       1
I__405/I                                             LocalMux                       0              5246   6349  RISE       1
I__405/O                                             LocalMux                     330              5575   6349  RISE       1
I__406/I                                             IoInMux                        0              5575   6349  RISE       1
I__406/O                                             IoInMux                      259              5835   6349  RISE       1
counter_PWM0_RNIL85G2_0_17/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5835   6349  RISE       1
counter_PWM0_RNIL85G2_0_17/GLOBALBUFFEROUTPUT        ICE_GB                       617              6452   6349  RISE      18
I__253/I                                             gio2CtrlBuf                    0              6452   6349  RISE       1
I__253/O                                             gio2CtrlBuf                    0              6452   6349  RISE       1
I__254/I                                             GlobalMux                      0              6452   6349  RISE       1
I__254/O                                             GlobalMux                    154              6606   6349  RISE       1
I__255/I                                             SRMux                          0              6606   6349  RISE       1
I__255/O                                             SRMux                        463              7069   6349  RISE       1
counter_PWM0_10_LC_1_8_1/sr                          LogicCell40_SEQ_MODE_1000      0              7069   6349  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1081/I                                         ClkMux                         0              2153  RISE       1
I__1081/O                                         ClkMux                       309              2461  RISE       1
counter_PWM0_10_LC_1_8_1/clk                      LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_PWM0_16_LC_1_8_7/lcout
Path End         : counter_PWM0_9_LC_1_8_0/sr
Capture Clock    : counter_PWM0_9_LC_1_8_0/clk
Setup Constraint : 11160p
Path slack       : 6349p

Capture Clock Arrival Time (PWM_Generator_Verilog|clk:R#2)   11160
+ Capture Clock Source Latency                                   0
+ Capture Clock Path Delay                                    2461
- Setup Time                                                  -203
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               13418

Launch Clock Arrival Time (PWM_Generator_Verilog|clk:R#1)      0
+ Launch Clock Source Latency                                  0
+ Launch Clock Path Delay                                   2461
+ Clock To Q                                                 540
+ Data Path Delay                                           4068
---------------------------------------------------------   ---- 
End-of-path arrival time (ps)                               7069
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1081/I                                         ClkMux                         0              2153  RISE       1
I__1081/O                                         ClkMux                       309              2461  RISE       1
counter_PWM0_16_LC_1_8_7/clk                      LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                                             model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_PWM0_16_LC_1_8_7/lcout                       LogicCell40_SEQ_MODE_1000    540              3001   6349  RISE       3
I__413/I                                             LocalMux                       0              3001   6349  RISE       1
I__413/O                                             LocalMux                     330              3331   6349  RISE       1
I__416/I                                             InMux                          0              3331   6349  RISE       1
I__416/O                                             InMux                        259              3590   6349  RISE       1
counter_PWM0_RNI313J_15_LC_2_8_1/in1                 LogicCell40_SEQ_MODE_0000      0              3590   6349  RISE       1
counter_PWM0_RNI313J_15_LC_2_8_1/lcout               LogicCell40_SEQ_MODE_0000    400              3990   6349  RISE       1
I__407/I                                             LocalMux                       0              3990   6349  RISE       1
I__407/O                                             LocalMux                     330              4320   6349  RISE       1
I__408/I                                             InMux                          0              4320   6349  RISE       1
I__408/O                                             InMux                        259              4579   6349  RISE       1
counter_PWM0_RNIL85G2_17_LC_2_8_7/in3                LogicCell40_SEQ_MODE_0000      0              4579   6349  RISE       1
counter_PWM0_RNIL85G2_17_LC_2_8_7/lcout              LogicCell40_SEQ_MODE_0000    316              4895   6349  RISE       1
I__404/I                                             Odrv4                          0              4895   6349  RISE       1
I__404/O                                             Odrv4                        351              5246   6349  RISE       1
I__405/I                                             LocalMux                       0              5246   6349  RISE       1
I__405/O                                             LocalMux                     330              5575   6349  RISE       1
I__406/I                                             IoInMux                        0              5575   6349  RISE       1
I__406/O                                             IoInMux                      259              5835   6349  RISE       1
counter_PWM0_RNIL85G2_0_17/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5835   6349  RISE       1
counter_PWM0_RNIL85G2_0_17/GLOBALBUFFEROUTPUT        ICE_GB                       617              6452   6349  RISE      18
I__253/I                                             gio2CtrlBuf                    0              6452   6349  RISE       1
I__253/O                                             gio2CtrlBuf                    0              6452   6349  RISE       1
I__254/I                                             GlobalMux                      0              6452   6349  RISE       1
I__254/O                                             GlobalMux                    154              6606   6349  RISE       1
I__255/I                                             SRMux                          0              6606   6349  RISE       1
I__255/O                                             SRMux                        463              7069   6349  RISE       1
counter_PWM0_9_LC_1_8_0/sr                           LogicCell40_SEQ_MODE_1000      0              7069   6349  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1081/I                                         ClkMux                         0              2153  RISE       1
I__1081/O                                         ClkMux                       309              2461  RISE       1
counter_PWM0_9_LC_1_8_0/clk                       LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_PWM0_16_LC_1_8_7/lcout
Path End         : counter_PWM0_8_LC_1_7_7/sr
Capture Clock    : counter_PWM0_8_LC_1_7_7/clk
Setup Constraint : 11160p
Path slack       : 6349p

Capture Clock Arrival Time (PWM_Generator_Verilog|clk:R#2)   11160
+ Capture Clock Source Latency                                   0
+ Capture Clock Path Delay                                    2461
- Setup Time                                                  -203
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               13418

Launch Clock Arrival Time (PWM_Generator_Verilog|clk:R#1)      0
+ Launch Clock Source Latency                                  0
+ Launch Clock Path Delay                                   2461
+ Clock To Q                                                 540
+ Data Path Delay                                           4068
---------------------------------------------------------   ---- 
End-of-path arrival time (ps)                               7069
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1081/I                                         ClkMux                         0              2153  RISE       1
I__1081/O                                         ClkMux                       309              2461  RISE       1
counter_PWM0_16_LC_1_8_7/clk                      LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                                             model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_PWM0_16_LC_1_8_7/lcout                       LogicCell40_SEQ_MODE_1000    540              3001   6349  RISE       3
I__413/I                                             LocalMux                       0              3001   6349  RISE       1
I__413/O                                             LocalMux                     330              3331   6349  RISE       1
I__416/I                                             InMux                          0              3331   6349  RISE       1
I__416/O                                             InMux                        259              3590   6349  RISE       1
counter_PWM0_RNI313J_15_LC_2_8_1/in1                 LogicCell40_SEQ_MODE_0000      0              3590   6349  RISE       1
counter_PWM0_RNI313J_15_LC_2_8_1/lcout               LogicCell40_SEQ_MODE_0000    400              3990   6349  RISE       1
I__407/I                                             LocalMux                       0              3990   6349  RISE       1
I__407/O                                             LocalMux                     330              4320   6349  RISE       1
I__408/I                                             InMux                          0              4320   6349  RISE       1
I__408/O                                             InMux                        259              4579   6349  RISE       1
counter_PWM0_RNIL85G2_17_LC_2_8_7/in3                LogicCell40_SEQ_MODE_0000      0              4579   6349  RISE       1
counter_PWM0_RNIL85G2_17_LC_2_8_7/lcout              LogicCell40_SEQ_MODE_0000    316              4895   6349  RISE       1
I__404/I                                             Odrv4                          0              4895   6349  RISE       1
I__404/O                                             Odrv4                        351              5246   6349  RISE       1
I__405/I                                             LocalMux                       0              5246   6349  RISE       1
I__405/O                                             LocalMux                     330              5575   6349  RISE       1
I__406/I                                             IoInMux                        0              5575   6349  RISE       1
I__406/O                                             IoInMux                      259              5835   6349  RISE       1
counter_PWM0_RNIL85G2_0_17/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5835   6349  RISE       1
counter_PWM0_RNIL85G2_0_17/GLOBALBUFFEROUTPUT        ICE_GB                       617              6452   6349  RISE      18
I__253/I                                             gio2CtrlBuf                    0              6452   6349  RISE       1
I__253/O                                             gio2CtrlBuf                    0              6452   6349  RISE       1
I__254/I                                             GlobalMux                      0              6452   6349  RISE       1
I__254/O                                             GlobalMux                    154              6606   6349  RISE       1
I__256/I                                             SRMux                          0              6606   6349  RISE       1
I__256/O                                             SRMux                        463              7069   6349  RISE       1
counter_PWM0_8_LC_1_7_7/sr                           LogicCell40_SEQ_MODE_1000      0              7069   6349  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1082/I                                         ClkMux                         0              2153  RISE       1
I__1082/O                                         ClkMux                       309              2461  RISE       1
counter_PWM0_8_LC_1_7_7/clk                       LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_PWM0_16_LC_1_8_7/lcout
Path End         : counter_PWM0_7_LC_1_7_6/sr
Capture Clock    : counter_PWM0_7_LC_1_7_6/clk
Setup Constraint : 11160p
Path slack       : 6349p

Capture Clock Arrival Time (PWM_Generator_Verilog|clk:R#2)   11160
+ Capture Clock Source Latency                                   0
+ Capture Clock Path Delay                                    2461
- Setup Time                                                  -203
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               13418

Launch Clock Arrival Time (PWM_Generator_Verilog|clk:R#1)      0
+ Launch Clock Source Latency                                  0
+ Launch Clock Path Delay                                   2461
+ Clock To Q                                                 540
+ Data Path Delay                                           4068
---------------------------------------------------------   ---- 
End-of-path arrival time (ps)                               7069
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1081/I                                         ClkMux                         0              2153  RISE       1
I__1081/O                                         ClkMux                       309              2461  RISE       1
counter_PWM0_16_LC_1_8_7/clk                      LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                                             model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_PWM0_16_LC_1_8_7/lcout                       LogicCell40_SEQ_MODE_1000    540              3001   6349  RISE       3
I__413/I                                             LocalMux                       0              3001   6349  RISE       1
I__413/O                                             LocalMux                     330              3331   6349  RISE       1
I__416/I                                             InMux                          0              3331   6349  RISE       1
I__416/O                                             InMux                        259              3590   6349  RISE       1
counter_PWM0_RNI313J_15_LC_2_8_1/in1                 LogicCell40_SEQ_MODE_0000      0              3590   6349  RISE       1
counter_PWM0_RNI313J_15_LC_2_8_1/lcout               LogicCell40_SEQ_MODE_0000    400              3990   6349  RISE       1
I__407/I                                             LocalMux                       0              3990   6349  RISE       1
I__407/O                                             LocalMux                     330              4320   6349  RISE       1
I__408/I                                             InMux                          0              4320   6349  RISE       1
I__408/O                                             InMux                        259              4579   6349  RISE       1
counter_PWM0_RNIL85G2_17_LC_2_8_7/in3                LogicCell40_SEQ_MODE_0000      0              4579   6349  RISE       1
counter_PWM0_RNIL85G2_17_LC_2_8_7/lcout              LogicCell40_SEQ_MODE_0000    316              4895   6349  RISE       1
I__404/I                                             Odrv4                          0              4895   6349  RISE       1
I__404/O                                             Odrv4                        351              5246   6349  RISE       1
I__405/I                                             LocalMux                       0              5246   6349  RISE       1
I__405/O                                             LocalMux                     330              5575   6349  RISE       1
I__406/I                                             IoInMux                        0              5575   6349  RISE       1
I__406/O                                             IoInMux                      259              5835   6349  RISE       1
counter_PWM0_RNIL85G2_0_17/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5835   6349  RISE       1
counter_PWM0_RNIL85G2_0_17/GLOBALBUFFEROUTPUT        ICE_GB                       617              6452   6349  RISE      18
I__253/I                                             gio2CtrlBuf                    0              6452   6349  RISE       1
I__253/O                                             gio2CtrlBuf                    0              6452   6349  RISE       1
I__254/I                                             GlobalMux                      0              6452   6349  RISE       1
I__254/O                                             GlobalMux                    154              6606   6349  RISE       1
I__256/I                                             SRMux                          0              6606   6349  RISE       1
I__256/O                                             SRMux                        463              7069   6349  RISE       1
counter_PWM0_7_LC_1_7_6/sr                           LogicCell40_SEQ_MODE_1000      0              7069   6349  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1082/I                                         ClkMux                         0              2153  RISE       1
I__1082/O                                         ClkMux                       309              2461  RISE       1
counter_PWM0_7_LC_1_7_6/clk                       LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_PWM0_16_LC_1_8_7/lcout
Path End         : counter_PWM0_6_LC_1_7_5/sr
Capture Clock    : counter_PWM0_6_LC_1_7_5/clk
Setup Constraint : 11160p
Path slack       : 6349p

Capture Clock Arrival Time (PWM_Generator_Verilog|clk:R#2)   11160
+ Capture Clock Source Latency                                   0
+ Capture Clock Path Delay                                    2461
- Setup Time                                                  -203
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               13418

Launch Clock Arrival Time (PWM_Generator_Verilog|clk:R#1)      0
+ Launch Clock Source Latency                                  0
+ Launch Clock Path Delay                                   2461
+ Clock To Q                                                 540
+ Data Path Delay                                           4068
---------------------------------------------------------   ---- 
End-of-path arrival time (ps)                               7069
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1081/I                                         ClkMux                         0              2153  RISE       1
I__1081/O                                         ClkMux                       309              2461  RISE       1
counter_PWM0_16_LC_1_8_7/clk                      LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                                             model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_PWM0_16_LC_1_8_7/lcout                       LogicCell40_SEQ_MODE_1000    540              3001   6349  RISE       3
I__413/I                                             LocalMux                       0              3001   6349  RISE       1
I__413/O                                             LocalMux                     330              3331   6349  RISE       1
I__416/I                                             InMux                          0              3331   6349  RISE       1
I__416/O                                             InMux                        259              3590   6349  RISE       1
counter_PWM0_RNI313J_15_LC_2_8_1/in1                 LogicCell40_SEQ_MODE_0000      0              3590   6349  RISE       1
counter_PWM0_RNI313J_15_LC_2_8_1/lcout               LogicCell40_SEQ_MODE_0000    400              3990   6349  RISE       1
I__407/I                                             LocalMux                       0              3990   6349  RISE       1
I__407/O                                             LocalMux                     330              4320   6349  RISE       1
I__408/I                                             InMux                          0              4320   6349  RISE       1
I__408/O                                             InMux                        259              4579   6349  RISE       1
counter_PWM0_RNIL85G2_17_LC_2_8_7/in3                LogicCell40_SEQ_MODE_0000      0              4579   6349  RISE       1
counter_PWM0_RNIL85G2_17_LC_2_8_7/lcout              LogicCell40_SEQ_MODE_0000    316              4895   6349  RISE       1
I__404/I                                             Odrv4                          0              4895   6349  RISE       1
I__404/O                                             Odrv4                        351              5246   6349  RISE       1
I__405/I                                             LocalMux                       0              5246   6349  RISE       1
I__405/O                                             LocalMux                     330              5575   6349  RISE       1
I__406/I                                             IoInMux                        0              5575   6349  RISE       1
I__406/O                                             IoInMux                      259              5835   6349  RISE       1
counter_PWM0_RNIL85G2_0_17/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5835   6349  RISE       1
counter_PWM0_RNIL85G2_0_17/GLOBALBUFFEROUTPUT        ICE_GB                       617              6452   6349  RISE      18
I__253/I                                             gio2CtrlBuf                    0              6452   6349  RISE       1
I__253/O                                             gio2CtrlBuf                    0              6452   6349  RISE       1
I__254/I                                             GlobalMux                      0              6452   6349  RISE       1
I__254/O                                             GlobalMux                    154              6606   6349  RISE       1
I__256/I                                             SRMux                          0              6606   6349  RISE       1
I__256/O                                             SRMux                        463              7069   6349  RISE       1
counter_PWM0_6_LC_1_7_5/sr                           LogicCell40_SEQ_MODE_1000      0              7069   6349  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1082/I                                         ClkMux                         0              2153  RISE       1
I__1082/O                                         ClkMux                       309              2461  RISE       1
counter_PWM0_6_LC_1_7_5/clk                       LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_PWM0_16_LC_1_8_7/lcout
Path End         : counter_PWM0_5_LC_1_7_4/sr
Capture Clock    : counter_PWM0_5_LC_1_7_4/clk
Setup Constraint : 11160p
Path slack       : 6349p

Capture Clock Arrival Time (PWM_Generator_Verilog|clk:R#2)   11160
+ Capture Clock Source Latency                                   0
+ Capture Clock Path Delay                                    2461
- Setup Time                                                  -203
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               13418

Launch Clock Arrival Time (PWM_Generator_Verilog|clk:R#1)      0
+ Launch Clock Source Latency                                  0
+ Launch Clock Path Delay                                   2461
+ Clock To Q                                                 540
+ Data Path Delay                                           4068
---------------------------------------------------------   ---- 
End-of-path arrival time (ps)                               7069
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1081/I                                         ClkMux                         0              2153  RISE       1
I__1081/O                                         ClkMux                       309              2461  RISE       1
counter_PWM0_16_LC_1_8_7/clk                      LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                                             model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_PWM0_16_LC_1_8_7/lcout                       LogicCell40_SEQ_MODE_1000    540              3001   6349  RISE       3
I__413/I                                             LocalMux                       0              3001   6349  RISE       1
I__413/O                                             LocalMux                     330              3331   6349  RISE       1
I__416/I                                             InMux                          0              3331   6349  RISE       1
I__416/O                                             InMux                        259              3590   6349  RISE       1
counter_PWM0_RNI313J_15_LC_2_8_1/in1                 LogicCell40_SEQ_MODE_0000      0              3590   6349  RISE       1
counter_PWM0_RNI313J_15_LC_2_8_1/lcout               LogicCell40_SEQ_MODE_0000    400              3990   6349  RISE       1
I__407/I                                             LocalMux                       0              3990   6349  RISE       1
I__407/O                                             LocalMux                     330              4320   6349  RISE       1
I__408/I                                             InMux                          0              4320   6349  RISE       1
I__408/O                                             InMux                        259              4579   6349  RISE       1
counter_PWM0_RNIL85G2_17_LC_2_8_7/in3                LogicCell40_SEQ_MODE_0000      0              4579   6349  RISE       1
counter_PWM0_RNIL85G2_17_LC_2_8_7/lcout              LogicCell40_SEQ_MODE_0000    316              4895   6349  RISE       1
I__404/I                                             Odrv4                          0              4895   6349  RISE       1
I__404/O                                             Odrv4                        351              5246   6349  RISE       1
I__405/I                                             LocalMux                       0              5246   6349  RISE       1
I__405/O                                             LocalMux                     330              5575   6349  RISE       1
I__406/I                                             IoInMux                        0              5575   6349  RISE       1
I__406/O                                             IoInMux                      259              5835   6349  RISE       1
counter_PWM0_RNIL85G2_0_17/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5835   6349  RISE       1
counter_PWM0_RNIL85G2_0_17/GLOBALBUFFEROUTPUT        ICE_GB                       617              6452   6349  RISE      18
I__253/I                                             gio2CtrlBuf                    0              6452   6349  RISE       1
I__253/O                                             gio2CtrlBuf                    0              6452   6349  RISE       1
I__254/I                                             GlobalMux                      0              6452   6349  RISE       1
I__254/O                                             GlobalMux                    154              6606   6349  RISE       1
I__256/I                                             SRMux                          0              6606   6349  RISE       1
I__256/O                                             SRMux                        463              7069   6349  RISE       1
counter_PWM0_5_LC_1_7_4/sr                           LogicCell40_SEQ_MODE_1000      0              7069   6349  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1082/I                                         ClkMux                         0              2153  RISE       1
I__1082/O                                         ClkMux                       309              2461  RISE       1
counter_PWM0_5_LC_1_7_4/clk                       LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_PWM0_16_LC_1_8_7/lcout
Path End         : counter_PWM0_4_LC_1_7_3/sr
Capture Clock    : counter_PWM0_4_LC_1_7_3/clk
Setup Constraint : 11160p
Path slack       : 6349p

Capture Clock Arrival Time (PWM_Generator_Verilog|clk:R#2)   11160
+ Capture Clock Source Latency                                   0
+ Capture Clock Path Delay                                    2461
- Setup Time                                                  -203
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               13418

Launch Clock Arrival Time (PWM_Generator_Verilog|clk:R#1)      0
+ Launch Clock Source Latency                                  0
+ Launch Clock Path Delay                                   2461
+ Clock To Q                                                 540
+ Data Path Delay                                           4068
---------------------------------------------------------   ---- 
End-of-path arrival time (ps)                               7069
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1081/I                                         ClkMux                         0              2153  RISE       1
I__1081/O                                         ClkMux                       309              2461  RISE       1
counter_PWM0_16_LC_1_8_7/clk                      LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                                             model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_PWM0_16_LC_1_8_7/lcout                       LogicCell40_SEQ_MODE_1000    540              3001   6349  RISE       3
I__413/I                                             LocalMux                       0              3001   6349  RISE       1
I__413/O                                             LocalMux                     330              3331   6349  RISE       1
I__416/I                                             InMux                          0              3331   6349  RISE       1
I__416/O                                             InMux                        259              3590   6349  RISE       1
counter_PWM0_RNI313J_15_LC_2_8_1/in1                 LogicCell40_SEQ_MODE_0000      0              3590   6349  RISE       1
counter_PWM0_RNI313J_15_LC_2_8_1/lcout               LogicCell40_SEQ_MODE_0000    400              3990   6349  RISE       1
I__407/I                                             LocalMux                       0              3990   6349  RISE       1
I__407/O                                             LocalMux                     330              4320   6349  RISE       1
I__408/I                                             InMux                          0              4320   6349  RISE       1
I__408/O                                             InMux                        259              4579   6349  RISE       1
counter_PWM0_RNIL85G2_17_LC_2_8_7/in3                LogicCell40_SEQ_MODE_0000      0              4579   6349  RISE       1
counter_PWM0_RNIL85G2_17_LC_2_8_7/lcout              LogicCell40_SEQ_MODE_0000    316              4895   6349  RISE       1
I__404/I                                             Odrv4                          0              4895   6349  RISE       1
I__404/O                                             Odrv4                        351              5246   6349  RISE       1
I__405/I                                             LocalMux                       0              5246   6349  RISE       1
I__405/O                                             LocalMux                     330              5575   6349  RISE       1
I__406/I                                             IoInMux                        0              5575   6349  RISE       1
I__406/O                                             IoInMux                      259              5835   6349  RISE       1
counter_PWM0_RNIL85G2_0_17/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5835   6349  RISE       1
counter_PWM0_RNIL85G2_0_17/GLOBALBUFFEROUTPUT        ICE_GB                       617              6452   6349  RISE      18
I__253/I                                             gio2CtrlBuf                    0              6452   6349  RISE       1
I__253/O                                             gio2CtrlBuf                    0              6452   6349  RISE       1
I__254/I                                             GlobalMux                      0              6452   6349  RISE       1
I__254/O                                             GlobalMux                    154              6606   6349  RISE       1
I__256/I                                             SRMux                          0              6606   6349  RISE       1
I__256/O                                             SRMux                        463              7069   6349  RISE       1
counter_PWM0_4_LC_1_7_3/sr                           LogicCell40_SEQ_MODE_1000      0              7069   6349  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1082/I                                         ClkMux                         0              2153  RISE       1
I__1082/O                                         ClkMux                       309              2461  RISE       1
counter_PWM0_4_LC_1_7_3/clk                       LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_PWM0_16_LC_1_8_7/lcout
Path End         : counter_PWM0_3_LC_1_7_2/sr
Capture Clock    : counter_PWM0_3_LC_1_7_2/clk
Setup Constraint : 11160p
Path slack       : 6349p

Capture Clock Arrival Time (PWM_Generator_Verilog|clk:R#2)   11160
+ Capture Clock Source Latency                                   0
+ Capture Clock Path Delay                                    2461
- Setup Time                                                  -203
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               13418

Launch Clock Arrival Time (PWM_Generator_Verilog|clk:R#1)      0
+ Launch Clock Source Latency                                  0
+ Launch Clock Path Delay                                   2461
+ Clock To Q                                                 540
+ Data Path Delay                                           4068
---------------------------------------------------------   ---- 
End-of-path arrival time (ps)                               7069
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1081/I                                         ClkMux                         0              2153  RISE       1
I__1081/O                                         ClkMux                       309              2461  RISE       1
counter_PWM0_16_LC_1_8_7/clk                      LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                                             model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_PWM0_16_LC_1_8_7/lcout                       LogicCell40_SEQ_MODE_1000    540              3001   6349  RISE       3
I__413/I                                             LocalMux                       0              3001   6349  RISE       1
I__413/O                                             LocalMux                     330              3331   6349  RISE       1
I__416/I                                             InMux                          0              3331   6349  RISE       1
I__416/O                                             InMux                        259              3590   6349  RISE       1
counter_PWM0_RNI313J_15_LC_2_8_1/in1                 LogicCell40_SEQ_MODE_0000      0              3590   6349  RISE       1
counter_PWM0_RNI313J_15_LC_2_8_1/lcout               LogicCell40_SEQ_MODE_0000    400              3990   6349  RISE       1
I__407/I                                             LocalMux                       0              3990   6349  RISE       1
I__407/O                                             LocalMux                     330              4320   6349  RISE       1
I__408/I                                             InMux                          0              4320   6349  RISE       1
I__408/O                                             InMux                        259              4579   6349  RISE       1
counter_PWM0_RNIL85G2_17_LC_2_8_7/in3                LogicCell40_SEQ_MODE_0000      0              4579   6349  RISE       1
counter_PWM0_RNIL85G2_17_LC_2_8_7/lcout              LogicCell40_SEQ_MODE_0000    316              4895   6349  RISE       1
I__404/I                                             Odrv4                          0              4895   6349  RISE       1
I__404/O                                             Odrv4                        351              5246   6349  RISE       1
I__405/I                                             LocalMux                       0              5246   6349  RISE       1
I__405/O                                             LocalMux                     330              5575   6349  RISE       1
I__406/I                                             IoInMux                        0              5575   6349  RISE       1
I__406/O                                             IoInMux                      259              5835   6349  RISE       1
counter_PWM0_RNIL85G2_0_17/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5835   6349  RISE       1
counter_PWM0_RNIL85G2_0_17/GLOBALBUFFEROUTPUT        ICE_GB                       617              6452   6349  RISE      18
I__253/I                                             gio2CtrlBuf                    0              6452   6349  RISE       1
I__253/O                                             gio2CtrlBuf                    0              6452   6349  RISE       1
I__254/I                                             GlobalMux                      0              6452   6349  RISE       1
I__254/O                                             GlobalMux                    154              6606   6349  RISE       1
I__256/I                                             SRMux                          0              6606   6349  RISE       1
I__256/O                                             SRMux                        463              7069   6349  RISE       1
counter_PWM0_3_LC_1_7_2/sr                           LogicCell40_SEQ_MODE_1000      0              7069   6349  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1082/I                                         ClkMux                         0              2153  RISE       1
I__1082/O                                         ClkMux                       309              2461  RISE       1
counter_PWM0_3_LC_1_7_2/clk                       LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_PWM0_16_LC_1_8_7/lcout
Path End         : counter_PWM0_2_LC_1_7_1/sr
Capture Clock    : counter_PWM0_2_LC_1_7_1/clk
Setup Constraint : 11160p
Path slack       : 6349p

Capture Clock Arrival Time (PWM_Generator_Verilog|clk:R#2)   11160
+ Capture Clock Source Latency                                   0
+ Capture Clock Path Delay                                    2461
- Setup Time                                                  -203
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               13418

Launch Clock Arrival Time (PWM_Generator_Verilog|clk:R#1)      0
+ Launch Clock Source Latency                                  0
+ Launch Clock Path Delay                                   2461
+ Clock To Q                                                 540
+ Data Path Delay                                           4068
---------------------------------------------------------   ---- 
End-of-path arrival time (ps)                               7069
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1081/I                                         ClkMux                         0              2153  RISE       1
I__1081/O                                         ClkMux                       309              2461  RISE       1
counter_PWM0_16_LC_1_8_7/clk                      LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                                             model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_PWM0_16_LC_1_8_7/lcout                       LogicCell40_SEQ_MODE_1000    540              3001   6349  RISE       3
I__413/I                                             LocalMux                       0              3001   6349  RISE       1
I__413/O                                             LocalMux                     330              3331   6349  RISE       1
I__416/I                                             InMux                          0              3331   6349  RISE       1
I__416/O                                             InMux                        259              3590   6349  RISE       1
counter_PWM0_RNI313J_15_LC_2_8_1/in1                 LogicCell40_SEQ_MODE_0000      0              3590   6349  RISE       1
counter_PWM0_RNI313J_15_LC_2_8_1/lcout               LogicCell40_SEQ_MODE_0000    400              3990   6349  RISE       1
I__407/I                                             LocalMux                       0              3990   6349  RISE       1
I__407/O                                             LocalMux                     330              4320   6349  RISE       1
I__408/I                                             InMux                          0              4320   6349  RISE       1
I__408/O                                             InMux                        259              4579   6349  RISE       1
counter_PWM0_RNIL85G2_17_LC_2_8_7/in3                LogicCell40_SEQ_MODE_0000      0              4579   6349  RISE       1
counter_PWM0_RNIL85G2_17_LC_2_8_7/lcout              LogicCell40_SEQ_MODE_0000    316              4895   6349  RISE       1
I__404/I                                             Odrv4                          0              4895   6349  RISE       1
I__404/O                                             Odrv4                        351              5246   6349  RISE       1
I__405/I                                             LocalMux                       0              5246   6349  RISE       1
I__405/O                                             LocalMux                     330              5575   6349  RISE       1
I__406/I                                             IoInMux                        0              5575   6349  RISE       1
I__406/O                                             IoInMux                      259              5835   6349  RISE       1
counter_PWM0_RNIL85G2_0_17/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5835   6349  RISE       1
counter_PWM0_RNIL85G2_0_17/GLOBALBUFFEROUTPUT        ICE_GB                       617              6452   6349  RISE      18
I__253/I                                             gio2CtrlBuf                    0              6452   6349  RISE       1
I__253/O                                             gio2CtrlBuf                    0              6452   6349  RISE       1
I__254/I                                             GlobalMux                      0              6452   6349  RISE       1
I__254/O                                             GlobalMux                    154              6606   6349  RISE       1
I__256/I                                             SRMux                          0              6606   6349  RISE       1
I__256/O                                             SRMux                        463              7069   6349  RISE       1
counter_PWM0_2_LC_1_7_1/sr                           LogicCell40_SEQ_MODE_1000      0              7069   6349  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1082/I                                         ClkMux                         0              2153  RISE       1
I__1082/O                                         ClkMux                       309              2461  RISE       1
counter_PWM0_2_LC_1_7_1/clk                       LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_PWM0_16_LC_1_8_7/lcout
Path End         : counter_PWM0_17_LC_1_9_0/sr
Capture Clock    : counter_PWM0_17_LC_1_9_0/clk
Setup Constraint : 11160p
Path slack       : 6349p

Capture Clock Arrival Time (PWM_Generator_Verilog|clk:R#2)   11160
+ Capture Clock Source Latency                                   0
+ Capture Clock Path Delay                                    2461
- Setup Time                                                  -203
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               13418

Launch Clock Arrival Time (PWM_Generator_Verilog|clk:R#1)      0
+ Launch Clock Source Latency                                  0
+ Launch Clock Path Delay                                   2461
+ Clock To Q                                                 540
+ Data Path Delay                                           4068
---------------------------------------------------------   ---- 
End-of-path arrival time (ps)                               7069
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1081/I                                         ClkMux                         0              2153  RISE       1
I__1081/O                                         ClkMux                       309              2461  RISE       1
counter_PWM0_16_LC_1_8_7/clk                      LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                                             model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_PWM0_16_LC_1_8_7/lcout                       LogicCell40_SEQ_MODE_1000    540              3001   6349  RISE       3
I__413/I                                             LocalMux                       0              3001   6349  RISE       1
I__413/O                                             LocalMux                     330              3331   6349  RISE       1
I__416/I                                             InMux                          0              3331   6349  RISE       1
I__416/O                                             InMux                        259              3590   6349  RISE       1
counter_PWM0_RNI313J_15_LC_2_8_1/in1                 LogicCell40_SEQ_MODE_0000      0              3590   6349  RISE       1
counter_PWM0_RNI313J_15_LC_2_8_1/lcout               LogicCell40_SEQ_MODE_0000    400              3990   6349  RISE       1
I__407/I                                             LocalMux                       0              3990   6349  RISE       1
I__407/O                                             LocalMux                     330              4320   6349  RISE       1
I__408/I                                             InMux                          0              4320   6349  RISE       1
I__408/O                                             InMux                        259              4579   6349  RISE       1
counter_PWM0_RNIL85G2_17_LC_2_8_7/in3                LogicCell40_SEQ_MODE_0000      0              4579   6349  RISE       1
counter_PWM0_RNIL85G2_17_LC_2_8_7/lcout              LogicCell40_SEQ_MODE_0000    316              4895   6349  RISE       1
I__404/I                                             Odrv4                          0              4895   6349  RISE       1
I__404/O                                             Odrv4                        351              5246   6349  RISE       1
I__405/I                                             LocalMux                       0              5246   6349  RISE       1
I__405/O                                             LocalMux                     330              5575   6349  RISE       1
I__406/I                                             IoInMux                        0              5575   6349  RISE       1
I__406/O                                             IoInMux                      259              5835   6349  RISE       1
counter_PWM0_RNIL85G2_0_17/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5835   6349  RISE       1
counter_PWM0_RNIL85G2_0_17/GLOBALBUFFEROUTPUT        ICE_GB                       617              6452   6349  RISE      18
I__253/I                                             gio2CtrlBuf                    0              6452   6349  RISE       1
I__253/O                                             gio2CtrlBuf                    0              6452   6349  RISE       1
I__254/I                                             GlobalMux                      0              6452   6349  RISE       1
I__254/O                                             GlobalMux                    154              6606   6349  RISE       1
I__257/I                                             SRMux                          0              6606   6349  RISE       1
I__257/O                                             SRMux                        463              7069   6349  RISE       1
counter_PWM0_17_LC_1_9_0/sr                          LogicCell40_SEQ_MODE_1000      0              7069   6349  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1083/I                                         ClkMux                         0              2153  RISE       1
I__1083/O                                         ClkMux                       309              2461  RISE       1
counter_PWM0_17_LC_1_9_0/clk                      LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_PWM0_16_LC_1_8_7/lcout
Path End         : counter_PWM0_0_LC_1_6_6/sr
Capture Clock    : counter_PWM0_0_LC_1_6_6/clk
Setup Constraint : 11160p
Path slack       : 6349p

Capture Clock Arrival Time (PWM_Generator_Verilog|clk:R#2)   11160
+ Capture Clock Source Latency                                   0
+ Capture Clock Path Delay                                    2461
- Setup Time                                                  -203
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               13418

Launch Clock Arrival Time (PWM_Generator_Verilog|clk:R#1)      0
+ Launch Clock Source Latency                                  0
+ Launch Clock Path Delay                                   2461
+ Clock To Q                                                 540
+ Data Path Delay                                           4068
---------------------------------------------------------   ---- 
End-of-path arrival time (ps)                               7069
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1081/I                                         ClkMux                         0              2153  RISE       1
I__1081/O                                         ClkMux                       309              2461  RISE       1
counter_PWM0_16_LC_1_8_7/clk                      LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                                             model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_PWM0_16_LC_1_8_7/lcout                       LogicCell40_SEQ_MODE_1000    540              3001   6349  RISE       3
I__413/I                                             LocalMux                       0              3001   6349  RISE       1
I__413/O                                             LocalMux                     330              3331   6349  RISE       1
I__416/I                                             InMux                          0              3331   6349  RISE       1
I__416/O                                             InMux                        259              3590   6349  RISE       1
counter_PWM0_RNI313J_15_LC_2_8_1/in1                 LogicCell40_SEQ_MODE_0000      0              3590   6349  RISE       1
counter_PWM0_RNI313J_15_LC_2_8_1/lcout               LogicCell40_SEQ_MODE_0000    400              3990   6349  RISE       1
I__407/I                                             LocalMux                       0              3990   6349  RISE       1
I__407/O                                             LocalMux                     330              4320   6349  RISE       1
I__408/I                                             InMux                          0              4320   6349  RISE       1
I__408/O                                             InMux                        259              4579   6349  RISE       1
counter_PWM0_RNIL85G2_17_LC_2_8_7/in3                LogicCell40_SEQ_MODE_0000      0              4579   6349  RISE       1
counter_PWM0_RNIL85G2_17_LC_2_8_7/lcout              LogicCell40_SEQ_MODE_0000    316              4895   6349  RISE       1
I__404/I                                             Odrv4                          0              4895   6349  RISE       1
I__404/O                                             Odrv4                        351              5246   6349  RISE       1
I__405/I                                             LocalMux                       0              5246   6349  RISE       1
I__405/O                                             LocalMux                     330              5575   6349  RISE       1
I__406/I                                             IoInMux                        0              5575   6349  RISE       1
I__406/O                                             IoInMux                      259              5835   6349  RISE       1
counter_PWM0_RNIL85G2_0_17/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5835   6349  RISE       1
counter_PWM0_RNIL85G2_0_17/GLOBALBUFFEROUTPUT        ICE_GB                       617              6452   6349  RISE      18
I__253/I                                             gio2CtrlBuf                    0              6452   6349  RISE       1
I__253/O                                             gio2CtrlBuf                    0              6452   6349  RISE       1
I__254/I                                             GlobalMux                      0              6452   6349  RISE       1
I__254/O                                             GlobalMux                    154              6606   6349  RISE       1
I__258/I                                             SRMux                          0              6606   6349  RISE       1
I__258/O                                             SRMux                        463              7069   6349  RISE       1
counter_PWM0_0_LC_1_6_6/sr                           LogicCell40_SEQ_MODE_1000      0              7069   6349  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1084/I                                         ClkMux                         0              2153  RISE       1
I__1084/O                                         ClkMux                       309              2461  RISE       1
counter_PWM0_0_LC_1_6_6/clk                       LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_PWM0_16_LC_1_8_7/lcout
Path End         : counter_PWM0_1_LC_1_6_4/sr
Capture Clock    : counter_PWM0_1_LC_1_6_4/clk
Setup Constraint : 11160p
Path slack       : 6349p

Capture Clock Arrival Time (PWM_Generator_Verilog|clk:R#2)   11160
+ Capture Clock Source Latency                                   0
+ Capture Clock Path Delay                                    2461
- Setup Time                                                  -203
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               13418

Launch Clock Arrival Time (PWM_Generator_Verilog|clk:R#1)      0
+ Launch Clock Source Latency                                  0
+ Launch Clock Path Delay                                   2461
+ Clock To Q                                                 540
+ Data Path Delay                                           4068
---------------------------------------------------------   ---- 
End-of-path arrival time (ps)                               7069
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1081/I                                         ClkMux                         0              2153  RISE       1
I__1081/O                                         ClkMux                       309              2461  RISE       1
counter_PWM0_16_LC_1_8_7/clk                      LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                                             model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_PWM0_16_LC_1_8_7/lcout                       LogicCell40_SEQ_MODE_1000    540              3001   6349  RISE       3
I__413/I                                             LocalMux                       0              3001   6349  RISE       1
I__413/O                                             LocalMux                     330              3331   6349  RISE       1
I__416/I                                             InMux                          0              3331   6349  RISE       1
I__416/O                                             InMux                        259              3590   6349  RISE       1
counter_PWM0_RNI313J_15_LC_2_8_1/in1                 LogicCell40_SEQ_MODE_0000      0              3590   6349  RISE       1
counter_PWM0_RNI313J_15_LC_2_8_1/lcout               LogicCell40_SEQ_MODE_0000    400              3990   6349  RISE       1
I__407/I                                             LocalMux                       0              3990   6349  RISE       1
I__407/O                                             LocalMux                     330              4320   6349  RISE       1
I__408/I                                             InMux                          0              4320   6349  RISE       1
I__408/O                                             InMux                        259              4579   6349  RISE       1
counter_PWM0_RNIL85G2_17_LC_2_8_7/in3                LogicCell40_SEQ_MODE_0000      0              4579   6349  RISE       1
counter_PWM0_RNIL85G2_17_LC_2_8_7/lcout              LogicCell40_SEQ_MODE_0000    316              4895   6349  RISE       1
I__404/I                                             Odrv4                          0              4895   6349  RISE       1
I__404/O                                             Odrv4                        351              5246   6349  RISE       1
I__405/I                                             LocalMux                       0              5246   6349  RISE       1
I__405/O                                             LocalMux                     330              5575   6349  RISE       1
I__406/I                                             IoInMux                        0              5575   6349  RISE       1
I__406/O                                             IoInMux                      259              5835   6349  RISE       1
counter_PWM0_RNIL85G2_0_17/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5835   6349  RISE       1
counter_PWM0_RNIL85G2_0_17/GLOBALBUFFEROUTPUT        ICE_GB                       617              6452   6349  RISE      18
I__253/I                                             gio2CtrlBuf                    0              6452   6349  RISE       1
I__253/O                                             gio2CtrlBuf                    0              6452   6349  RISE       1
I__254/I                                             GlobalMux                      0              6452   6349  RISE       1
I__254/O                                             GlobalMux                    154              6606   6349  RISE       1
I__258/I                                             SRMux                          0              6606   6349  RISE       1
I__258/O                                             SRMux                        463              7069   6349  RISE       1
counter_PWM0_1_LC_1_6_4/sr                           LogicCell40_SEQ_MODE_1000      0              7069   6349  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1084/I                                         ClkMux                         0              2153  RISE       1
I__1084/O                                         ClkMux                       309              2461  RISE       1
counter_PWM0_1_LC_1_6_4/clk                       LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : DUTY_CYCLE0_17_LC_5_7_5/lcout
Path End         : DUTY_CYCLE0_6_LC_5_6_2/in1
Capture Clock    : DUTY_CYCLE0_6_LC_5_6_2/clk
Setup Constraint : 11160p
Path slack       : 6349p

Capture Clock Arrival Time (PWM_Generator_Verilog|clk:R#2)   11160
+ Capture Clock Source Latency                                   0
+ Capture Clock Path Delay                                    2461
- Setup Time                                                  -400
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               13222

Launch Clock Arrival Time (PWM_Generator_Verilog|clk:R#1)      0
+ Launch Clock Source Latency                                  0
+ Launch Clock Path Delay                                   2461
+ Clock To Q                                                 540
+ Data Path Delay                                           3872
---------------------------------------------------------   ---- 
End-of-path arrival time (ps)                               6873
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1086/I                                         ClkMux                         0              2153  RISE       1
I__1086/O                                         ClkMux                       309              2461  RISE       1
DUTY_CYCLE0_17_LC_5_7_5/clk                       LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
DUTY_CYCLE0_17_LC_5_7_5/lcout           LogicCell40_SEQ_MODE_1000    540              3001   3789  RISE       4
I__1174/I                               Odrv4                          0              3001   3789  RISE       1
I__1174/O                               Odrv4                        351              3352   3789  RISE       1
I__1178/I                               LocalMux                       0              3352   3789  RISE       1
I__1178/O                               LocalMux                     330              3682   3789  RISE       1
I__1182/I                               InMux                          0              3682   3789  RISE       1
I__1182/O                               InMux                        259              3941   3789  RISE       1
DUTY_CYCLE0_RNIFOK01_18_LC_6_6_4/in0    LogicCell40_SEQ_MODE_0000      0              3941   3789  RISE       1
DUTY_CYCLE0_RNIFOK01_18_LC_6_6_4/lcout  LogicCell40_SEQ_MODE_0000    449              4390   3789  RISE       2
I__1148/I                               LocalMux                       0              4390   4252  RISE       1
I__1148/O                               LocalMux                     330              4720   4252  RISE       1
I__1150/I                               InMux                          0              4720   4252  RISE       1
I__1150/O                               InMux                        259              4979   4252  RISE       1
PWM_DFF2.Q_RNI2ASJ1_LC_5_5_1/in3        LogicCell40_SEQ_MODE_0000      0              4979   4252  RISE       1
PWM_DFF2.Q_RNI2ASJ1_LC_5_5_1/lcout      LogicCell40_SEQ_MODE_0000    316              5295   4252  RISE       6
I__849/I                                LocalMux                       0              5295   4371  RISE       1
I__849/O                                LocalMux                     330              5624   4371  RISE       1
I__854/I                                InMux                          0              5624   4371  RISE       1
I__854/O                                InMux                        259              5884   4371  RISE       1
DUTY_CYCLE0_RNI32UK6_6_LC_4_5_7/in1     LogicCell40_SEQ_MODE_0000      0              5884   4371  RISE       1
DUTY_CYCLE0_RNI32UK6_6_LC_4_5_7/lcout   LogicCell40_SEQ_MODE_0000    400              6284   4371  RISE       1
I__879/I                                LocalMux                       0              6284   4371  RISE       1
I__879/O                                LocalMux                     330              6613   4371  RISE       1
I__880/I                                InMux                          0              6613   4371  RISE       1
I__880/O                                InMux                        259              6873   4371  RISE       1
DUTY_CYCLE0_6_LC_5_6_2/in1              LogicCell40_SEQ_MODE_1000      0              6873   6349  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1088/I                                         ClkMux                         0              2153  RISE       1
I__1088/O                                         ClkMux                       309              2461  RISE       1
DUTY_CYCLE0_6_LC_5_6_2/clk                        LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : DUTY_CYCLE0_17_LC_5_7_5/lcout
Path End         : DUTY_CYCLE0_10_LC_5_6_6/in1
Capture Clock    : DUTY_CYCLE0_10_LC_5_6_6/clk
Setup Constraint : 11160p
Path slack       : 6349p

Capture Clock Arrival Time (PWM_Generator_Verilog|clk:R#2)   11160
+ Capture Clock Source Latency                                   0
+ Capture Clock Path Delay                                    2461
- Setup Time                                                  -400
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               13222

Launch Clock Arrival Time (PWM_Generator_Verilog|clk:R#1)      0
+ Launch Clock Source Latency                                  0
+ Launch Clock Path Delay                                   2461
+ Clock To Q                                                 540
+ Data Path Delay                                           3872
---------------------------------------------------------   ---- 
End-of-path arrival time (ps)                               6873
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1086/I                                         ClkMux                         0              2153  RISE       1
I__1086/O                                         ClkMux                       309              2461  RISE       1
DUTY_CYCLE0_17_LC_5_7_5/clk                       LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
DUTY_CYCLE0_17_LC_5_7_5/lcout           LogicCell40_SEQ_MODE_1000    540              3001   3789  RISE       4
I__1174/I                               Odrv4                          0              3001   3789  RISE       1
I__1174/O                               Odrv4                        351              3352   3789  RISE       1
I__1178/I                               LocalMux                       0              3352   3789  RISE       1
I__1178/O                               LocalMux                     330              3682   3789  RISE       1
I__1182/I                               InMux                          0              3682   3789  RISE       1
I__1182/O                               InMux                        259              3941   3789  RISE       1
DUTY_CYCLE0_RNIFOK01_18_LC_6_6_4/in0    LogicCell40_SEQ_MODE_0000      0              3941   3789  RISE       1
DUTY_CYCLE0_RNIFOK01_18_LC_6_6_4/lcout  LogicCell40_SEQ_MODE_0000    449              4390   3789  RISE       2
I__1148/I                               LocalMux                       0              4390   4252  RISE       1
I__1148/O                               LocalMux                     330              4720   4252  RISE       1
I__1150/I                               InMux                          0              4720   4252  RISE       1
I__1150/O                               InMux                        259              4979   4252  RISE       1
PWM_DFF2.Q_RNI2ASJ1_LC_5_5_1/in3        LogicCell40_SEQ_MODE_0000      0              4979   4252  RISE       1
PWM_DFF2.Q_RNI2ASJ1_LC_5_5_1/lcout      LogicCell40_SEQ_MODE_0000    316              5295   4252  RISE       6
I__849/I                                LocalMux                       0              5295   4371  RISE       1
I__849/O                                LocalMux                     330              5624   4371  RISE       1
I__855/I                                InMux                          0              5624   4876  RISE       1
I__855/O                                InMux                        259              5884   4876  RISE       1
DUTY_CYCLE0_RNIEVQJ6_10_LC_4_5_1/in1    LogicCell40_SEQ_MODE_0000      0              5884   4876  RISE       1
DUTY_CYCLE0_RNIEVQJ6_10_LC_4_5_1/lcout  LogicCell40_SEQ_MODE_0000    400              6284   4876  RISE       1
I__866/I                                LocalMux                       0              6284   4876  RISE       1
I__866/O                                LocalMux                     330              6613   4876  RISE       1
I__867/I                                InMux                          0              6613   4876  RISE       1
I__867/O                                InMux                        259              6873   4876  RISE       1
DUTY_CYCLE0_10_LC_5_6_6/in1             LogicCell40_SEQ_MODE_1000      0              6873   6349  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1088/I                                         ClkMux                         0              2153  RISE       1
I__1088/O                                         ClkMux                       309              2461  RISE       1
DUTY_CYCLE0_10_LC_5_6_6/clk                       LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : DUTY_CYCLE0_17_LC_5_7_5/lcout
Path End         : DUTY_CYCLE0_7_LC_5_6_3/in2
Capture Clock    : DUTY_CYCLE0_7_LC_5_6_3/clk
Setup Constraint : 11160p
Path slack       : 6426p

Capture Clock Arrival Time (PWM_Generator_Verilog|clk:R#2)   11160
+ Capture Clock Source Latency                                   0
+ Capture Clock Path Delay                                    2461
- Setup Time                                                  -372
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               13250

Launch Clock Arrival Time (PWM_Generator_Verilog|clk:R#1)      0
+ Launch Clock Source Latency                                  0
+ Launch Clock Path Delay                                   2461
+ Clock To Q                                                 540
+ Data Path Delay                                           3823
---------------------------------------------------------   ---- 
End-of-path arrival time (ps)                               6824
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1086/I                                         ClkMux                         0              2153  RISE       1
I__1086/O                                         ClkMux                       309              2461  RISE       1
DUTY_CYCLE0_17_LC_5_7_5/clk                       LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
DUTY_CYCLE0_17_LC_5_7_5/lcout       LogicCell40_SEQ_MODE_1000    540              3001   3789  RISE       4
I__1175/I                           Odrv4                          0              3001   4574  RISE       1
I__1175/O                           Odrv4                        351              3352   4574  RISE       1
I__1179/I                           LocalMux                       0              3352   4574  RISE       1
I__1179/O                           LocalMux                     330              3682   4574  RISE       1
I__1183/I                           InMux                          0              3682   4574  RISE       1
I__1183/O                           InMux                        259              3941   4574  RISE       1
PWM_DFF2.Q_RNIGKVT_LC_6_4_0/in1     LogicCell40_SEQ_MODE_0000      0              3941   4574  RISE       1
PWM_DFF2.Q_RNIGKVT_LC_6_4_0/lcout   LogicCell40_SEQ_MODE_0000    400              4341   4574  RISE       1
I__1036/I                           LocalMux                       0              4341   4574  RISE       1
I__1036/O                           LocalMux                     330              4671   4574  RISE       1
I__1037/I                           InMux                          0              4671   4574  RISE       1
I__1037/O                           InMux                        259              4930   4574  RISE       1
PWM_DFF2.Q_RNIGUU86_LC_5_5_5/in1    LogicCell40_SEQ_MODE_0000      0              4930   4574  RISE       1
PWM_DFF2.Q_RNIGUU86_LC_5_5_5/lcout  LogicCell40_SEQ_MODE_0000    400              5330   4574  RISE       9
I__1126/I                           LocalMux                       0              5330   4574  RISE       1
I__1126/O                           LocalMux                     330              5659   4574  RISE       1
I__1132/I                           InMux                          0              5659   4574  RISE       1
I__1132/O                           InMux                        259              5919   4574  RISE       1
PWM_DFF4.Q_RNIEU26C_LC_6_5_5/in3    LogicCell40_SEQ_MODE_0000      0              5919   4574  RISE       1
PWM_DFF4.Q_RNIEU26C_LC_6_5_5/lcout  LogicCell40_SEQ_MODE_0000    316              6235   4574  RISE       1
I__969/I                            LocalMux                       0              6235   4574  RISE       1
I__969/O                            LocalMux                     330              6564   4574  RISE       1
I__970/I                            InMux                          0              6564   4574  RISE       1
I__970/O                            InMux                        259              6824   4574  RISE       1
I__971/I                            CascadeMux                     0              6824   4574  RISE       1
I__971/O                            CascadeMux                     0              6824   4574  RISE       1
DUTY_CYCLE0_7_LC_5_6_3/in2          LogicCell40_SEQ_MODE_1000      0              6824   6426  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1088/I                                         ClkMux                         0              2153  RISE       1
I__1088/O                                         ClkMux                       309              2461  RISE       1
DUTY_CYCLE0_7_LC_5_6_3/clk                        LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : DUTY_CYCLE0_17_LC_5_7_5/lcout
Path End         : DUTY_CYCLE0_5_LC_5_6_1/in2
Capture Clock    : DUTY_CYCLE0_5_LC_5_6_1/clk
Setup Constraint : 11160p
Path slack       : 6461p

Capture Clock Arrival Time (PWM_Generator_Verilog|clk:R#2)   11160
+ Capture Clock Source Latency                                   0
+ Capture Clock Path Delay                                    2461
- Setup Time                                                  -372
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               13250

Launch Clock Arrival Time (PWM_Generator_Verilog|clk:R#1)      0
+ Launch Clock Source Latency                                  0
+ Launch Clock Path Delay                                   2461
+ Clock To Q                                                 540
+ Data Path Delay                                           3788
---------------------------------------------------------   ---- 
End-of-path arrival time (ps)                               6789
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1086/I                                         ClkMux                         0              2153  RISE       1
I__1086/O                                         ClkMux                       309              2461  RISE       1
DUTY_CYCLE0_17_LC_5_7_5/clk                       LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
DUTY_CYCLE0_17_LC_5_7_5/lcout           LogicCell40_SEQ_MODE_1000    540              3001   3789  RISE       4
I__1174/I                               Odrv4                          0              3001   3789  RISE       1
I__1174/O                               Odrv4                        351              3352   3789  RISE       1
I__1178/I                               LocalMux                       0              3352   3789  RISE       1
I__1178/O                               LocalMux                     330              3682   3789  RISE       1
I__1182/I                               InMux                          0              3682   3789  RISE       1
I__1182/O                               InMux                        259              3941   3789  RISE       1
DUTY_CYCLE0_RNIFOK01_18_LC_6_6_4/in0    LogicCell40_SEQ_MODE_0000      0              3941   3789  RISE       1
DUTY_CYCLE0_RNIFOK01_18_LC_6_6_4/lcout  LogicCell40_SEQ_MODE_0000    449              4390   3789  RISE       2
I__1148/I                               LocalMux                       0              4390   4252  RISE       1
I__1148/O                               LocalMux                     330              4720   4252  RISE       1
I__1150/I                               InMux                          0              4720   4252  RISE       1
I__1150/O                               InMux                        259              4979   4252  RISE       1
PWM_DFF2.Q_RNI2ASJ1_LC_5_5_1/in3        LogicCell40_SEQ_MODE_0000      0              4979   4252  RISE       1
PWM_DFF2.Q_RNI2ASJ1_LC_5_5_1/lcout      LogicCell40_SEQ_MODE_0000    316              5295   4252  RISE       6
I__848/I                                LocalMux                       0              5295   4252  RISE       1
I__848/O                                LocalMux                     330              5624   4252  RISE       1
I__850/I                                InMux                          0              5624   4357  RISE       1
I__850/O                                InMux                        259              5884   4357  RISE       1
DUTY_CYCLE0_RNI21UK6_5_LC_4_6_1/in3     LogicCell40_SEQ_MODE_0000      0              5884   4357  RISE       1
DUTY_CYCLE0_RNI21UK6_5_LC_4_6_1/lcout   LogicCell40_SEQ_MODE_0000    316              6200   4357  RISE       1
I__882/I                                LocalMux                       0              6200   4357  RISE       1
I__882/O                                LocalMux                     330              6529   4357  RISE       1
I__883/I                                InMux                          0              6529   4357  RISE       1
I__883/O                                InMux                        259              6789   4357  RISE       1
I__884/I                                CascadeMux                     0              6789   4357  RISE       1
I__884/O                                CascadeMux                     0              6789   4357  RISE       1
DUTY_CYCLE0_5_LC_5_6_1/in2              LogicCell40_SEQ_MODE_1000      0              6789   6461  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1088/I                                         ClkMux                         0              2153  RISE       1
I__1088/O                                         ClkMux                       309              2461  RISE       1
DUTY_CYCLE0_5_LC_5_6_1/clk                        LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : DUTY_CYCLE0_17_LC_5_7_5/lcout
Path End         : DUTY_CYCLE0_12_LC_5_7_0/in2
Capture Clock    : DUTY_CYCLE0_12_LC_5_7_0/clk
Setup Constraint : 11160p
Path slack       : 6461p

Capture Clock Arrival Time (PWM_Generator_Verilog|clk:R#2)   11160
+ Capture Clock Source Latency                                   0
+ Capture Clock Path Delay                                    2461
- Setup Time                                                  -372
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               13250

Launch Clock Arrival Time (PWM_Generator_Verilog|clk:R#1)      0
+ Launch Clock Source Latency                                  0
+ Launch Clock Path Delay                                   2461
+ Clock To Q                                                 540
+ Data Path Delay                                           3788
---------------------------------------------------------   ---- 
End-of-path arrival time (ps)                               6789
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1086/I                                         ClkMux                         0              2153  RISE       1
I__1086/O                                         ClkMux                       309              2461  RISE       1
DUTY_CYCLE0_17_LC_5_7_5/clk                       LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
DUTY_CYCLE0_17_LC_5_7_5/lcout           LogicCell40_SEQ_MODE_1000    540              3001   3789  RISE       4
I__1174/I                               Odrv4                          0              3001   3789  RISE       1
I__1174/O                               Odrv4                        351              3352   3789  RISE       1
I__1178/I                               LocalMux                       0              3352   3789  RISE       1
I__1178/O                               LocalMux                     330              3682   3789  RISE       1
I__1182/I                               InMux                          0              3682   3789  RISE       1
I__1182/O                               InMux                        259              3941   3789  RISE       1
DUTY_CYCLE0_RNIFOK01_18_LC_6_6_4/in0    LogicCell40_SEQ_MODE_0000      0              3941   3789  RISE       1
DUTY_CYCLE0_RNIFOK01_18_LC_6_6_4/lcout  LogicCell40_SEQ_MODE_0000    449              4390   3789  RISE       2
I__1148/I                               LocalMux                       0              4390   4252  RISE       1
I__1148/O                               LocalMux                     330              4720   4252  RISE       1
I__1150/I                               InMux                          0              4720   4252  RISE       1
I__1150/O                               InMux                        259              4979   4252  RISE       1
PWM_DFF2.Q_RNI2ASJ1_LC_5_5_1/in3        LogicCell40_SEQ_MODE_0000      0              4979   4252  RISE       1
PWM_DFF2.Q_RNI2ASJ1_LC_5_5_1/lcout      LogicCell40_SEQ_MODE_0000    316              5295   4252  RISE       6
I__848/I                                LocalMux                       0              5295   4252  RISE       1
I__848/O                                LocalMux                     330              5624   4252  RISE       1
I__853/I                                InMux                          0              5624   5437  RISE       1
I__853/O                                InMux                        259              5884   5437  RISE       1
DUTY_CYCLE0_RNIG1RJ6_12_LC_4_6_7/in3    LogicCell40_SEQ_MODE_0000      0              5884   5437  RISE       1
DUTY_CYCLE0_RNIG1RJ6_12_LC_4_6_7/lcout  LogicCell40_SEQ_MODE_0000    316              6200   5437  RISE       1
I__858/I                                LocalMux                       0              6200   5437  RISE       1
I__858/O                                LocalMux                     330              6529   5437  RISE       1
I__859/I                                InMux                          0              6529   5437  RISE       1
I__859/O                                InMux                        259              6789   5437  RISE       1
I__860/I                                CascadeMux                     0              6789   5437  RISE       1
I__860/O                                CascadeMux                     0              6789   5437  RISE       1
DUTY_CYCLE0_12_LC_5_7_0/in2             LogicCell40_SEQ_MODE_1000      0              6789   6461  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1086/I                                         ClkMux                         0              2153  RISE       1
I__1086/O                                         ClkMux                       309              2461  RISE       1
DUTY_CYCLE0_12_LC_5_7_0/clk                       LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : DUTY_CYCLE0_17_LC_5_7_5/lcout
Path End         : DUTY_CYCLE0_18_LC_5_7_6/in1
Capture Clock    : DUTY_CYCLE0_18_LC_5_7_6/clk
Setup Constraint : 11160p
Path slack       : 6546p

Capture Clock Arrival Time (PWM_Generator_Verilog|clk:R#2)   11160
+ Capture Clock Source Latency                                   0
+ Capture Clock Path Delay                                    2461
- Setup Time                                                  -400
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               13222

Launch Clock Arrival Time (PWM_Generator_Verilog|clk:R#1)      0
+ Launch Clock Source Latency                                  0
+ Launch Clock Path Delay                                   2461
+ Clock To Q                                                 540
+ Data Path Delay                                           3675
---------------------------------------------------------   ---- 
End-of-path arrival time (ps)                               6676
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1086/I                                         ClkMux                         0              2153  RISE       1
I__1086/O                                         ClkMux                       309              2461  RISE       1
DUTY_CYCLE0_17_LC_5_7_5/clk                       LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
DUTY_CYCLE0_17_LC_5_7_5/lcout           LogicCell40_SEQ_MODE_1000    540              3001   3789  RISE       4
I__1174/I                               Odrv4                          0              3001   3789  RISE       1
I__1174/O                               Odrv4                        351              3352   3789  RISE       1
I__1178/I                               LocalMux                       0              3352   3789  RISE       1
I__1178/O                               LocalMux                     330              3682   3789  RISE       1
I__1182/I                               InMux                          0              3682   3789  RISE       1
I__1182/O                               InMux                        259              3941   3789  RISE       1
DUTY_CYCLE0_RNIFOK01_18_LC_6_6_4/in0    LogicCell40_SEQ_MODE_0000      0              3941   3789  RISE       1
DUTY_CYCLE0_RNIFOK01_18_LC_6_6_4/lcout  LogicCell40_SEQ_MODE_0000    449              4390   3789  RISE       2
I__1147/I                               LocalMux                       0              4390   3789  RISE       1
I__1147/O                               LocalMux                     330              4720   3789  RISE       1
I__1149/I                               InMux                          0              4720   3789  RISE       1
I__1149/O                               InMux                        259              4979   3789  RISE       1
DUTY_CYCLE0_RNI76O95_10_LC_6_5_3/in1    LogicCell40_SEQ_MODE_0000      0              4979   3789  RISE       1
DUTY_CYCLE0_RNI76O95_10_LC_6_5_3/ltout  LogicCell40_SEQ_MODE_0000    379              5358   3789  FALL       1
I__973/I                                CascadeMux                     0              5358   3789  FALL       1
I__973/O                                CascadeMux                     0              5358   3789  FALL       1
PWM_DFF4.Q_RNIUV3T5_LC_6_5_4/in2        LogicCell40_SEQ_MODE_0000      0              5358   3789  FALL       1
PWM_DFF4.Q_RNIUV3T5_LC_6_5_4/lcout      LogicCell40_SEQ_MODE_0000    379              5737   3789  RISE       9
I__1112/I                               Odrv4                          0              5737   4764  RISE       1
I__1112/O                               Odrv4                        351              6087   4764  RISE       1
I__1117/I                               LocalMux                       0              6087   4764  RISE       1
I__1117/O                               LocalMux                     330              6417   4764  RISE       1
I__1124/I                               InMux                          0              6417   6545  RISE       1
I__1124/O                               InMux                        259              6676   6545  RISE       1
DUTY_CYCLE0_18_LC_5_7_6/in1             LogicCell40_SEQ_MODE_1000      0              6676   6545  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1086/I                                         ClkMux                         0              2153  RISE       1
I__1086/O                                         ClkMux                       309              2461  RISE       1
DUTY_CYCLE0_18_LC_5_7_6/clk                       LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : DUTY_CYCLE0_17_LC_5_7_5/lcout
Path End         : DUTY_CYCLE0_4_LC_6_6_2/in0
Capture Clock    : DUTY_CYCLE0_4_LC_6_6_2/clk
Setup Constraint : 11160p
Path slack       : 6825p

Capture Clock Arrival Time (PWM_Generator_Verilog|clk:R#2)   11160
+ Capture Clock Source Latency                                   0
+ Capture Clock Path Delay                                    2461
- Setup Time                                                  -470
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               13151

Launch Clock Arrival Time (PWM_Generator_Verilog|clk:R#1)      0
+ Launch Clock Source Latency                                  0
+ Launch Clock Path Delay                                   2461
+ Clock To Q                                                 540
+ Data Path Delay                                           3325
---------------------------------------------------------   ---- 
End-of-path arrival time (ps)                               6326
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1086/I                                         ClkMux                         0              2153  RISE       1
I__1086/O                                         ClkMux                       309              2461  RISE       1
DUTY_CYCLE0_17_LC_5_7_5/clk                       LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
DUTY_CYCLE0_17_LC_5_7_5/lcout           LogicCell40_SEQ_MODE_1000    540              3001   3789  RISE       4
I__1174/I                               Odrv4                          0              3001   3789  RISE       1
I__1174/O                               Odrv4                        351              3352   3789  RISE       1
I__1178/I                               LocalMux                       0              3352   3789  RISE       1
I__1178/O                               LocalMux                     330              3682   3789  RISE       1
I__1182/I                               InMux                          0              3682   3789  RISE       1
I__1182/O                               InMux                        259              3941   3789  RISE       1
DUTY_CYCLE0_RNIFOK01_18_LC_6_6_4/in0    LogicCell40_SEQ_MODE_0000      0              3941   3789  RISE       1
DUTY_CYCLE0_RNIFOK01_18_LC_6_6_4/lcout  LogicCell40_SEQ_MODE_0000    449              4390   3789  RISE       2
I__1147/I                               LocalMux                       0              4390   3789  RISE       1
I__1147/O                               LocalMux                     330              4720   3789  RISE       1
I__1149/I                               InMux                          0              4720   3789  RISE       1
I__1149/O                               InMux                        259              4979   3789  RISE       1
DUTY_CYCLE0_RNI76O95_10_LC_6_5_3/in1    LogicCell40_SEQ_MODE_0000      0              4979   3789  RISE       1
DUTY_CYCLE0_RNI76O95_10_LC_6_5_3/ltout  LogicCell40_SEQ_MODE_0000    379              5358   3789  FALL       1
I__973/I                                CascadeMux                     0              5358   3789  FALL       1
I__973/O                                CascadeMux                     0              5358   3789  FALL       1
PWM_DFF4.Q_RNIUV3T5_LC_6_5_4/in2        LogicCell40_SEQ_MODE_0000      0              5358   3789  FALL       1
PWM_DFF4.Q_RNIUV3T5_LC_6_5_4/lcout      LogicCell40_SEQ_MODE_0000    379              5737   3789  RISE       9
I__1113/I                               LocalMux                       0              5737   5037  RISE       1
I__1113/O                               LocalMux                     330              6066   5037  RISE       1
I__1120/I                               InMux                          0              6066   6826  RISE       1
I__1120/O                               InMux                        259              6326   6826  RISE       1
DUTY_CYCLE0_4_LC_6_6_2/in0              LogicCell40_SEQ_MODE_1000      0              6326   6826  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1091/I                                         ClkMux                         0              2153  RISE       1
I__1091/O                                         ClkMux                       309              2461  RISE       1
DUTY_CYCLE0_4_LC_6_6_2/clk                        LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_PWM0_1_LC_1_6_4/lcout
Path End         : counter_PWM0_17_LC_1_9_0/in3
Capture Clock    : counter_PWM0_17_LC_1_9_0/clk
Setup Constraint : 11160p
Path slack       : 6952p

Capture Clock Arrival Time (PWM_Generator_Verilog|clk:R#2)   11160
+ Capture Clock Source Latency                                   0
+ Capture Clock Path Delay                                    2461
- Setup Time                                                  -274
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               13348

Launch Clock Arrival Time (PWM_Generator_Verilog|clk:R#1)      0
+ Launch Clock Source Latency                                  0
+ Launch Clock Path Delay                                   2461
+ Clock To Q                                                 540
+ Data Path Delay                                           3395
---------------------------------------------------------   ---- 
End-of-path arrival time (ps)                               6396
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1084/I                                         ClkMux                         0              2153  RISE       1
I__1084/O                                         ClkMux                       309              2461  RISE       1
counter_PWM0_1_LC_1_6_4/clk                       LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_PWM0_1_LC_1_6_4/lcout             LogicCell40_SEQ_MODE_1000    540              3001   6952  RISE       2
I__221/I                                  LocalMux                       0              3001   6952  RISE       1
I__221/O                                  LocalMux                     330              3331   6952  RISE       1
I__223/I                                  InMux                          0              3331   6952  RISE       1
I__223/O                                  InMux                        259              3590   6952  RISE       1
counter_PWM0_1_cry_1_c_LC_1_7_0/in1       LogicCell40_SEQ_MODE_0000      0              3590   6952  RISE       1
counter_PWM0_1_cry_1_c_LC_1_7_0/carryout  LogicCell40_SEQ_MODE_0000    259              3850   6952  RISE       2
counter_PWM0_2_LC_1_7_1/carryin           LogicCell40_SEQ_MODE_1000      0              3850   6952  RISE       1
counter_PWM0_2_LC_1_7_1/carryout          LogicCell40_SEQ_MODE_1000    126              3976   6952  RISE       2
counter_PWM0_3_LC_1_7_2/carryin           LogicCell40_SEQ_MODE_1000      0              3976   6952  RISE       1
counter_PWM0_3_LC_1_7_2/carryout          LogicCell40_SEQ_MODE_1000    126              4102   6952  RISE       2
counter_PWM0_4_LC_1_7_3/carryin           LogicCell40_SEQ_MODE_1000      0              4102   6952  RISE       1
counter_PWM0_4_LC_1_7_3/carryout          LogicCell40_SEQ_MODE_1000    126              4229   6952  RISE       2
counter_PWM0_5_LC_1_7_4/carryin           LogicCell40_SEQ_MODE_1000      0              4229   6952  RISE       1
counter_PWM0_5_LC_1_7_4/carryout          LogicCell40_SEQ_MODE_1000    126              4355   6952  RISE       2
counter_PWM0_6_LC_1_7_5/carryin           LogicCell40_SEQ_MODE_1000      0              4355   6952  RISE       1
counter_PWM0_6_LC_1_7_5/carryout          LogicCell40_SEQ_MODE_1000    126              4481   6952  RISE       2
counter_PWM0_7_LC_1_7_6/carryin           LogicCell40_SEQ_MODE_1000      0              4481   6952  RISE       1
counter_PWM0_7_LC_1_7_6/carryout          LogicCell40_SEQ_MODE_1000    126              4607   6952  RISE       2
counter_PWM0_8_LC_1_7_7/carryin           LogicCell40_SEQ_MODE_1000      0              4607   6952  RISE       1
counter_PWM0_8_LC_1_7_7/carryout          LogicCell40_SEQ_MODE_1000    126              4734   6952  RISE       1
IN_MUX_bfv_1_8_0_/carryinitin             ICE_CARRY_IN_MUX               0              4734   6952  RISE       1
IN_MUX_bfv_1_8_0_/carryinitout            ICE_CARRY_IN_MUX             196              4930   6952  RISE       2
counter_PWM0_9_LC_1_8_0/carryin           LogicCell40_SEQ_MODE_1000      0              4930   6952  RISE       1
counter_PWM0_9_LC_1_8_0/carryout          LogicCell40_SEQ_MODE_1000    126              5056   6952  RISE       2
counter_PWM0_10_LC_1_8_1/carryin          LogicCell40_SEQ_MODE_1000      0              5056   6952  RISE       1
counter_PWM0_10_LC_1_8_1/carryout         LogicCell40_SEQ_MODE_1000    126              5183   6952  RISE       2
counter_PWM0_11_LC_1_8_2/carryin          LogicCell40_SEQ_MODE_1000      0              5183   6952  RISE       1
counter_PWM0_11_LC_1_8_2/carryout         LogicCell40_SEQ_MODE_1000    126              5309   6952  RISE       2
counter_PWM0_12_LC_1_8_3/carryin          LogicCell40_SEQ_MODE_1000      0              5309   6952  RISE       1
counter_PWM0_12_LC_1_8_3/carryout         LogicCell40_SEQ_MODE_1000    126              5435   6952  RISE       2
counter_PWM0_13_LC_1_8_4/carryin          LogicCell40_SEQ_MODE_1000      0              5435   6952  RISE       1
counter_PWM0_13_LC_1_8_4/carryout         LogicCell40_SEQ_MODE_1000    126              5561   6952  RISE       2
counter_PWM0_14_LC_1_8_5/carryin          LogicCell40_SEQ_MODE_1000      0              5561   6952  RISE       1
counter_PWM0_14_LC_1_8_5/carryout         LogicCell40_SEQ_MODE_1000    126              5688   6952  RISE       2
counter_PWM0_15_LC_1_8_6/carryin          LogicCell40_SEQ_MODE_1000      0              5688   6952  RISE       1
counter_PWM0_15_LC_1_8_6/carryout         LogicCell40_SEQ_MODE_1000    126              5814   6952  RISE       2
counter_PWM0_16_LC_1_8_7/carryin          LogicCell40_SEQ_MODE_1000      0              5814   6952  RISE       1
counter_PWM0_16_LC_1_8_7/carryout         LogicCell40_SEQ_MODE_1000    126              5940   6952  RISE       1
IN_MUX_bfv_1_9_0_/carryinitin             ICE_CARRY_IN_MUX               0              5940   6952  RISE       1
IN_MUX_bfv_1_9_0_/carryinitout            ICE_CARRY_IN_MUX             196              6136   6952  RISE       1
I__259/I                                  InMux                          0              6136   6952  RISE       1
I__259/O                                  InMux                        259              6396   6952  RISE       1
counter_PWM0_17_LC_1_9_0/in3              LogicCell40_SEQ_MODE_1000      0              6396   6952  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1083/I                                         ClkMux                         0              2153  RISE       1
I__1083/O                                         ClkMux                       309              2461  RISE       1
counter_PWM0_17_LC_1_9_0/clk                      LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_PWM1_0_LC_1_1_0/lcout
Path End         : counter_PWM1_16_LC_1_3_0/in3
Capture Clock    : counter_PWM1_16_LC_1_3_0/clk
Setup Constraint : 11160p
Path slack       : 6952p

Capture Clock Arrival Time (PWM_Generator_Verilog|clk:R#2)   11160
+ Capture Clock Source Latency                                   0
+ Capture Clock Path Delay                                    2461
- Setup Time                                                  -274
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               13348

Launch Clock Arrival Time (PWM_Generator_Verilog|clk:R#1)      0
+ Launch Clock Source Latency                                  0
+ Launch Clock Path Delay                                   2461
+ Clock To Q                                                 540
+ Data Path Delay                                           3395
---------------------------------------------------------   ---- 
End-of-path arrival time (ps)                               6396
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1089/I                                         ClkMux                         0              2153  RISE       1
I__1089/O                                         ClkMux                       309              2461  RISE       1
counter_PWM1_0_LC_1_1_0/clk                       LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_PWM1_0_LC_1_1_0/lcout      LogicCell40_SEQ_MODE_1000    540              3001   6952  RISE       1
I__199/I                           LocalMux                       0              3001   6952  RISE       1
I__199/O                           LocalMux                     330              3331   6952  RISE       1
I__200/I                           InMux                          0              3331   6952  RISE       1
I__200/O                           InMux                        259              3590   6952  RISE       1
counter_PWM1_0_LC_1_1_0/in1        LogicCell40_SEQ_MODE_1000      0              3590   6952  RISE       1
counter_PWM1_0_LC_1_1_0/carryout   LogicCell40_SEQ_MODE_1000    259              3850   6952  RISE       2
counter_PWM1_1_LC_1_1_1/carryin    LogicCell40_SEQ_MODE_1000      0              3850   6952  RISE       1
counter_PWM1_1_LC_1_1_1/carryout   LogicCell40_SEQ_MODE_1000    126              3976   6952  RISE       2
counter_PWM1_2_LC_1_1_2/carryin    LogicCell40_SEQ_MODE_1000      0              3976   6952  RISE       1
counter_PWM1_2_LC_1_1_2/carryout   LogicCell40_SEQ_MODE_1000    126              4102   6952  RISE       2
counter_PWM1_3_LC_1_1_3/carryin    LogicCell40_SEQ_MODE_1000      0              4102   6952  RISE       1
counter_PWM1_3_LC_1_1_3/carryout   LogicCell40_SEQ_MODE_1000    126              4229   6952  RISE       2
counter_PWM1_4_LC_1_1_4/carryin    LogicCell40_SEQ_MODE_1000      0              4229   6952  RISE       1
counter_PWM1_4_LC_1_1_4/carryout   LogicCell40_SEQ_MODE_1000    126              4355   6952  RISE       2
counter_PWM1_5_LC_1_1_5/carryin    LogicCell40_SEQ_MODE_1000      0              4355   6952  RISE       1
counter_PWM1_5_LC_1_1_5/carryout   LogicCell40_SEQ_MODE_1000    126              4481   6952  RISE       2
counter_PWM1_6_LC_1_1_6/carryin    LogicCell40_SEQ_MODE_1000      0              4481   6952  RISE       1
counter_PWM1_6_LC_1_1_6/carryout   LogicCell40_SEQ_MODE_1000    126              4607   6952  RISE       2
counter_PWM1_7_LC_1_1_7/carryin    LogicCell40_SEQ_MODE_1000      0              4607   6952  RISE       1
counter_PWM1_7_LC_1_1_7/carryout   LogicCell40_SEQ_MODE_1000    126              4734   6952  RISE       1
IN_MUX_bfv_1_2_0_/carryinitin      ICE_CARRY_IN_MUX               0              4734   6952  RISE       1
IN_MUX_bfv_1_2_0_/carryinitout     ICE_CARRY_IN_MUX             196              4930   6952  RISE       2
counter_PWM1_8_LC_1_2_0/carryin    LogicCell40_SEQ_MODE_1000      0              4930   6952  RISE       1
counter_PWM1_8_LC_1_2_0/carryout   LogicCell40_SEQ_MODE_1000    126              5056   6952  RISE       2
counter_PWM1_9_LC_1_2_1/carryin    LogicCell40_SEQ_MODE_1000      0              5056   6952  RISE       1
counter_PWM1_9_LC_1_2_1/carryout   LogicCell40_SEQ_MODE_1000    126              5183   6952  RISE       2
counter_PWM1_10_LC_1_2_2/carryin   LogicCell40_SEQ_MODE_1000      0              5183   6952  RISE       1
counter_PWM1_10_LC_1_2_2/carryout  LogicCell40_SEQ_MODE_1000    126              5309   6952  RISE       2
counter_PWM1_11_LC_1_2_3/carryin   LogicCell40_SEQ_MODE_1000      0              5309   6952  RISE       1
counter_PWM1_11_LC_1_2_3/carryout  LogicCell40_SEQ_MODE_1000    126              5435   6952  RISE       2
counter_PWM1_12_LC_1_2_4/carryin   LogicCell40_SEQ_MODE_1000      0              5435   6952  RISE       1
counter_PWM1_12_LC_1_2_4/carryout  LogicCell40_SEQ_MODE_1000    126              5561   6952  RISE       2
counter_PWM1_13_LC_1_2_5/carryin   LogicCell40_SEQ_MODE_1000      0              5561   6952  RISE       1
counter_PWM1_13_LC_1_2_5/carryout  LogicCell40_SEQ_MODE_1000    126              5688   6952  RISE       2
counter_PWM1_14_LC_1_2_6/carryin   LogicCell40_SEQ_MODE_1000      0              5688   6952  RISE       1
counter_PWM1_14_LC_1_2_6/carryout  LogicCell40_SEQ_MODE_1000    126              5814   6952  RISE       2
counter_PWM1_15_LC_1_2_7/carryin   LogicCell40_SEQ_MODE_1000      0              5814   6952  RISE       1
counter_PWM1_15_LC_1_2_7/carryout  LogicCell40_SEQ_MODE_1000    126              5940   6952  RISE       1
IN_MUX_bfv_1_3_0_/carryinitin      ICE_CARRY_IN_MUX               0              5940   6952  RISE       1
IN_MUX_bfv_1_3_0_/carryinitout     ICE_CARRY_IN_MUX             196              6136   6952  RISE       1
I__225/I                           InMux                          0              6136   6952  RISE       1
I__225/O                           InMux                        259              6396   6952  RISE       1
counter_PWM1_16_LC_1_3_0/in3       LogicCell40_SEQ_MODE_1000      0              6396   6952  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1085/I                                         ClkMux                         0              2153  RISE       1
I__1085/O                                         ClkMux                       309              2461  RISE       1
counter_PWM1_16_LC_1_3_0/clk                      LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : DUTY_CYCLE0_17_LC_5_7_5/lcout
Path End         : DUTY_CYCLE0_18_LC_5_7_6/in2
Capture Clock    : DUTY_CYCLE0_18_LC_5_7_6/clk
Setup Constraint : 11160p
Path slack       : 6980p

Capture Clock Arrival Time (PWM_Generator_Verilog|clk:R#2)   11160
+ Capture Clock Source Latency                                   0
+ Capture Clock Path Delay                                    2461
- Setup Time                                                  -372
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               13250

Launch Clock Arrival Time (PWM_Generator_Verilog|clk:R#1)      0
+ Launch Clock Source Latency                                  0
+ Launch Clock Path Delay                                   2461
+ Clock To Q                                                 540
+ Data Path Delay                                           3269
---------------------------------------------------------   ---- 
End-of-path arrival time (ps)                               6270
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1086/I                                         ClkMux                         0              2153  RISE       1
I__1086/O                                         ClkMux                       309              2461  RISE       1
DUTY_CYCLE0_17_LC_5_7_5/clk                       LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
DUTY_CYCLE0_17_LC_5_7_5/lcout       LogicCell40_SEQ_MODE_1000    540              3001   3789  RISE       4
I__1175/I                           Odrv4                          0              3001   4574  RISE       1
I__1175/O                           Odrv4                        351              3352   4574  RISE       1
I__1179/I                           LocalMux                       0              3352   4574  RISE       1
I__1179/O                           LocalMux                     330              3682   4574  RISE       1
I__1183/I                           InMux                          0              3682   4574  RISE       1
I__1183/O                           InMux                        259              3941   4574  RISE       1
PWM_DFF2.Q_RNIGKVT_LC_6_4_0/in1     LogicCell40_SEQ_MODE_0000      0              3941   4574  RISE       1
PWM_DFF2.Q_RNIGKVT_LC_6_4_0/lcout   LogicCell40_SEQ_MODE_0000    400              4341   4574  RISE       1
I__1036/I                           LocalMux                       0              4341   4574  RISE       1
I__1036/O                           LocalMux                     330              4671   4574  RISE       1
I__1037/I                           InMux                          0              4671   4574  RISE       1
I__1037/O                           InMux                        259              4930   4574  RISE       1
PWM_DFF2.Q_RNIGUU86_LC_5_5_5/in1    LogicCell40_SEQ_MODE_0000      0              4930   4574  RISE       1
PWM_DFF2.Q_RNIGUU86_LC_5_5_5/lcout  LogicCell40_SEQ_MODE_0000    400              5330   4574  RISE       9
I__1128/I                           Odrv4                          0              5330   5304  RISE       1
I__1128/O                           Odrv4                        351              5681   5304  RISE       1
I__1134/I                           LocalMux                       0              5681   5304  RISE       1
I__1134/O                           LocalMux                     330              6010   5304  RISE       1
I__1141/I                           InMux                          0              6010   6980  RISE       1
I__1141/O                           InMux                        259              6270   6980  RISE       1
I__1143/I                           CascadeMux                     0              6270   6980  RISE       1
I__1143/O                           CascadeMux                     0              6270   6980  RISE       1
DUTY_CYCLE0_18_LC_5_7_6/in2         LogicCell40_SEQ_MODE_1000      0              6270   6980  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1086/I                                         ClkMux                         0              2153  RISE       1
I__1086/O                                         ClkMux                       309              2461  RISE       1
DUTY_CYCLE0_18_LC_5_7_6/clk                       LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : DUTY_CYCLE1_7_LC_4_3_3/lcout
Path End         : DUTY_CYCLE1_16_LC_4_4_4/in2
Capture Clock    : DUTY_CYCLE1_16_LC_4_4_4/clk
Setup Constraint : 11160p
Path slack       : 7093p

Capture Clock Arrival Time (PWM_Generator_Verilog|clk:R#2)   11160
+ Capture Clock Source Latency                                   0
+ Capture Clock Path Delay                                    2461
- Setup Time                                                  -372
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               13250

Launch Clock Arrival Time (PWM_Generator_Verilog|clk:R#1)      0
+ Launch Clock Source Latency                                  0
+ Launch Clock Path Delay                                   2461
+ Clock To Q                                                 540
+ Data Path Delay                                           3156
---------------------------------------------------------   ---- 
End-of-path arrival time (ps)                               6157
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1092/I                                         ClkMux                         0              2153  RISE       1
I__1092/O                                         ClkMux                       309              2461  RISE       1
DUTY_CYCLE1_7_LC_4_3_3/clk                        LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
DUTY_CYCLE1_7_LC_4_3_3/lcout           LogicCell40_SEQ_MODE_1000    540              3001   3403  RISE       4
I__691/I                               Odrv4                          0              3001   4182  RISE       1
I__691/O                               Odrv4                        351              3352   4182  RISE       1
I__694/I                               LocalMux                       0              3352   4182  RISE       1
I__694/O                               LocalMux                     330              3682   4182  RISE       1
I__698/I                               InMux                          0              3682   4182  RISE       1
I__698/O                               InMux                        259              3941   4182  RISE       1
I__701/I                               CascadeMux                     0              3941   4182  RISE       1
I__701/O                               CascadeMux                     0              3941   4182  RISE       1
DUTY_CYCLE1_RNIDU8O1_7_LC_5_3_1/in2    LogicCell40_SEQ_MODE_0000      0              3941   4182  RISE       1
DUTY_CYCLE1_RNIDU8O1_7_LC_5_3_1/ltout  LogicCell40_SEQ_MODE_0000    344              4285   4182  FALL       1
I__675/I                               CascadeMux                     0              4285   4182  FALL       1
I__675/O                               CascadeMux                     0              4285   4182  FALL       1
DUTY_CYCLE1_RNIV2B52_4_LC_5_3_2/in2    LogicCell40_SEQ_MODE_0000      0              4285   4182  FALL       1
DUTY_CYCLE1_RNIV2B52_4_LC_5_3_2/lcout  LogicCell40_SEQ_MODE_0000    379              4664   4182  RISE       1
I__587/I                               LocalMux                       0              4664   4182  RISE       1
I__587/O                               LocalMux                     330              4993   4182  RISE       1
I__588/I                               InMux                          0              4993   4182  RISE       1
I__588/O                               InMux                        259              5253   4182  RISE       1
PWM_DFF8.Q_RNI8DHB6_LC_5_3_5/in3       LogicCell40_SEQ_MODE_0000      0              5253   4182  RISE       1
PWM_DFF8.Q_RNI8DHB6_LC_5_3_5/lcout     LogicCell40_SEQ_MODE_0000    316              5568   4182  RISE       7
I__739/I                               LocalMux                       0              5568   4182  RISE       1
I__739/O                               LocalMux                     330              5898   4182  RISE       1
I__743/I                               InMux                          0              5898   7092  RISE       1
I__743/O                               InMux                        259              6157   7092  RISE       1
I__749/I                               CascadeMux                     0              6157   7092  RISE       1
I__749/O                               CascadeMux                     0              6157   7092  RISE       1
DUTY_CYCLE1_16_LC_4_4_4/in2            LogicCell40_SEQ_MODE_1000      0              6157   7092  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1090/I                                         ClkMux                         0              2153  RISE       1
I__1090/O                                         ClkMux                       309              2461  RISE       1
DUTY_CYCLE1_16_LC_4_4_4/clk                       LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_PWM1_0_LC_1_1_0/lcout
Path End         : counter_PWM1_15_LC_1_2_7/in3
Capture Clock    : counter_PWM1_15_LC_1_2_7/clk
Setup Constraint : 11160p
Path slack       : 7275p

Capture Clock Arrival Time (PWM_Generator_Verilog|clk:R#2)   11160
+ Capture Clock Source Latency                                   0
+ Capture Clock Path Delay                                    2461
- Setup Time                                                  -274
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               13348

Launch Clock Arrival Time (PWM_Generator_Verilog|clk:R#1)      0
+ Launch Clock Source Latency                                  0
+ Launch Clock Path Delay                                   2461
+ Clock To Q                                                 540
+ Data Path Delay                                           3072
---------------------------------------------------------   ---- 
End-of-path arrival time (ps)                               6073
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1089/I                                         ClkMux                         0              2153  RISE       1
I__1089/O                                         ClkMux                       309              2461  RISE       1
counter_PWM1_0_LC_1_1_0/clk                       LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_PWM1_0_LC_1_1_0/lcout      LogicCell40_SEQ_MODE_1000    540              3001   6952  RISE       1
I__199/I                           LocalMux                       0              3001   6952  RISE       1
I__199/O                           LocalMux                     330              3331   6952  RISE       1
I__200/I                           InMux                          0              3331   6952  RISE       1
I__200/O                           InMux                        259              3590   6952  RISE       1
counter_PWM1_0_LC_1_1_0/in1        LogicCell40_SEQ_MODE_1000      0              3590   6952  RISE       1
counter_PWM1_0_LC_1_1_0/carryout   LogicCell40_SEQ_MODE_1000    259              3850   6952  RISE       2
counter_PWM1_1_LC_1_1_1/carryin    LogicCell40_SEQ_MODE_1000      0              3850   6952  RISE       1
counter_PWM1_1_LC_1_1_1/carryout   LogicCell40_SEQ_MODE_1000    126              3976   6952  RISE       2
counter_PWM1_2_LC_1_1_2/carryin    LogicCell40_SEQ_MODE_1000      0              3976   6952  RISE       1
counter_PWM1_2_LC_1_1_2/carryout   LogicCell40_SEQ_MODE_1000    126              4102   6952  RISE       2
counter_PWM1_3_LC_1_1_3/carryin    LogicCell40_SEQ_MODE_1000      0              4102   6952  RISE       1
counter_PWM1_3_LC_1_1_3/carryout   LogicCell40_SEQ_MODE_1000    126              4229   6952  RISE       2
counter_PWM1_4_LC_1_1_4/carryin    LogicCell40_SEQ_MODE_1000      0              4229   6952  RISE       1
counter_PWM1_4_LC_1_1_4/carryout   LogicCell40_SEQ_MODE_1000    126              4355   6952  RISE       2
counter_PWM1_5_LC_1_1_5/carryin    LogicCell40_SEQ_MODE_1000      0              4355   6952  RISE       1
counter_PWM1_5_LC_1_1_5/carryout   LogicCell40_SEQ_MODE_1000    126              4481   6952  RISE       2
counter_PWM1_6_LC_1_1_6/carryin    LogicCell40_SEQ_MODE_1000      0              4481   6952  RISE       1
counter_PWM1_6_LC_1_1_6/carryout   LogicCell40_SEQ_MODE_1000    126              4607   6952  RISE       2
counter_PWM1_7_LC_1_1_7/carryin    LogicCell40_SEQ_MODE_1000      0              4607   6952  RISE       1
counter_PWM1_7_LC_1_1_7/carryout   LogicCell40_SEQ_MODE_1000    126              4734   6952  RISE       1
IN_MUX_bfv_1_2_0_/carryinitin      ICE_CARRY_IN_MUX               0              4734   6952  RISE       1
IN_MUX_bfv_1_2_0_/carryinitout     ICE_CARRY_IN_MUX             196              4930   6952  RISE       2
counter_PWM1_8_LC_1_2_0/carryin    LogicCell40_SEQ_MODE_1000      0              4930   6952  RISE       1
counter_PWM1_8_LC_1_2_0/carryout   LogicCell40_SEQ_MODE_1000    126              5056   6952  RISE       2
counter_PWM1_9_LC_1_2_1/carryin    LogicCell40_SEQ_MODE_1000      0              5056   6952  RISE       1
counter_PWM1_9_LC_1_2_1/carryout   LogicCell40_SEQ_MODE_1000    126              5183   6952  RISE       2
counter_PWM1_10_LC_1_2_2/carryin   LogicCell40_SEQ_MODE_1000      0              5183   6952  RISE       1
counter_PWM1_10_LC_1_2_2/carryout  LogicCell40_SEQ_MODE_1000    126              5309   6952  RISE       2
counter_PWM1_11_LC_1_2_3/carryin   LogicCell40_SEQ_MODE_1000      0              5309   6952  RISE       1
counter_PWM1_11_LC_1_2_3/carryout  LogicCell40_SEQ_MODE_1000    126              5435   6952  RISE       2
counter_PWM1_12_LC_1_2_4/carryin   LogicCell40_SEQ_MODE_1000      0              5435   6952  RISE       1
counter_PWM1_12_LC_1_2_4/carryout  LogicCell40_SEQ_MODE_1000    126              5561   6952  RISE       2
counter_PWM1_13_LC_1_2_5/carryin   LogicCell40_SEQ_MODE_1000      0              5561   6952  RISE       1
counter_PWM1_13_LC_1_2_5/carryout  LogicCell40_SEQ_MODE_1000    126              5688   6952  RISE       2
counter_PWM1_14_LC_1_2_6/carryin   LogicCell40_SEQ_MODE_1000      0              5688   6952  RISE       1
counter_PWM1_14_LC_1_2_6/carryout  LogicCell40_SEQ_MODE_1000    126              5814   6952  RISE       2
I__226/I                           InMux                          0              5814   7275  RISE       1
I__226/O                           InMux                        259              6073   7275  RISE       1
counter_PWM1_15_LC_1_2_7/in3       LogicCell40_SEQ_MODE_1000      0              6073   7275  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1087/I                                         ClkMux                         0              2153  RISE       1
I__1087/O                                         ClkMux                       309              2461  RISE       1
counter_PWM1_15_LC_1_2_7/clk                      LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_PWM0_1_LC_1_6_4/lcout
Path End         : counter_PWM0_16_LC_1_8_7/in3
Capture Clock    : counter_PWM0_16_LC_1_8_7/clk
Setup Constraint : 11160p
Path slack       : 7275p

Capture Clock Arrival Time (PWM_Generator_Verilog|clk:R#2)   11160
+ Capture Clock Source Latency                                   0
+ Capture Clock Path Delay                                    2461
- Setup Time                                                  -274
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               13348

Launch Clock Arrival Time (PWM_Generator_Verilog|clk:R#1)      0
+ Launch Clock Source Latency                                  0
+ Launch Clock Path Delay                                   2461
+ Clock To Q                                                 540
+ Data Path Delay                                           3072
---------------------------------------------------------   ---- 
End-of-path arrival time (ps)                               6073
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1084/I                                         ClkMux                         0              2153  RISE       1
I__1084/O                                         ClkMux                       309              2461  RISE       1
counter_PWM0_1_LC_1_6_4/clk                       LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_PWM0_1_LC_1_6_4/lcout             LogicCell40_SEQ_MODE_1000    540              3001   6952  RISE       2
I__221/I                                  LocalMux                       0              3001   6952  RISE       1
I__221/O                                  LocalMux                     330              3331   6952  RISE       1
I__223/I                                  InMux                          0              3331   6952  RISE       1
I__223/O                                  InMux                        259              3590   6952  RISE       1
counter_PWM0_1_cry_1_c_LC_1_7_0/in1       LogicCell40_SEQ_MODE_0000      0              3590   6952  RISE       1
counter_PWM0_1_cry_1_c_LC_1_7_0/carryout  LogicCell40_SEQ_MODE_0000    259              3850   6952  RISE       2
counter_PWM0_2_LC_1_7_1/carryin           LogicCell40_SEQ_MODE_1000      0              3850   6952  RISE       1
counter_PWM0_2_LC_1_7_1/carryout          LogicCell40_SEQ_MODE_1000    126              3976   6952  RISE       2
counter_PWM0_3_LC_1_7_2/carryin           LogicCell40_SEQ_MODE_1000      0              3976   6952  RISE       1
counter_PWM0_3_LC_1_7_2/carryout          LogicCell40_SEQ_MODE_1000    126              4102   6952  RISE       2
counter_PWM0_4_LC_1_7_3/carryin           LogicCell40_SEQ_MODE_1000      0              4102   6952  RISE       1
counter_PWM0_4_LC_1_7_3/carryout          LogicCell40_SEQ_MODE_1000    126              4229   6952  RISE       2
counter_PWM0_5_LC_1_7_4/carryin           LogicCell40_SEQ_MODE_1000      0              4229   6952  RISE       1
counter_PWM0_5_LC_1_7_4/carryout          LogicCell40_SEQ_MODE_1000    126              4355   6952  RISE       2
counter_PWM0_6_LC_1_7_5/carryin           LogicCell40_SEQ_MODE_1000      0              4355   6952  RISE       1
counter_PWM0_6_LC_1_7_5/carryout          LogicCell40_SEQ_MODE_1000    126              4481   6952  RISE       2
counter_PWM0_7_LC_1_7_6/carryin           LogicCell40_SEQ_MODE_1000      0              4481   6952  RISE       1
counter_PWM0_7_LC_1_7_6/carryout          LogicCell40_SEQ_MODE_1000    126              4607   6952  RISE       2
counter_PWM0_8_LC_1_7_7/carryin           LogicCell40_SEQ_MODE_1000      0              4607   6952  RISE       1
counter_PWM0_8_LC_1_7_7/carryout          LogicCell40_SEQ_MODE_1000    126              4734   6952  RISE       1
IN_MUX_bfv_1_8_0_/carryinitin             ICE_CARRY_IN_MUX               0              4734   6952  RISE       1
IN_MUX_bfv_1_8_0_/carryinitout            ICE_CARRY_IN_MUX             196              4930   6952  RISE       2
counter_PWM0_9_LC_1_8_0/carryin           LogicCell40_SEQ_MODE_1000      0              4930   6952  RISE       1
counter_PWM0_9_LC_1_8_0/carryout          LogicCell40_SEQ_MODE_1000    126              5056   6952  RISE       2
counter_PWM0_10_LC_1_8_1/carryin          LogicCell40_SEQ_MODE_1000      0              5056   6952  RISE       1
counter_PWM0_10_LC_1_8_1/carryout         LogicCell40_SEQ_MODE_1000    126              5183   6952  RISE       2
counter_PWM0_11_LC_1_8_2/carryin          LogicCell40_SEQ_MODE_1000      0              5183   6952  RISE       1
counter_PWM0_11_LC_1_8_2/carryout         LogicCell40_SEQ_MODE_1000    126              5309   6952  RISE       2
counter_PWM0_12_LC_1_8_3/carryin          LogicCell40_SEQ_MODE_1000      0              5309   6952  RISE       1
counter_PWM0_12_LC_1_8_3/carryout         LogicCell40_SEQ_MODE_1000    126              5435   6952  RISE       2
counter_PWM0_13_LC_1_8_4/carryin          LogicCell40_SEQ_MODE_1000      0              5435   6952  RISE       1
counter_PWM0_13_LC_1_8_4/carryout         LogicCell40_SEQ_MODE_1000    126              5561   6952  RISE       2
counter_PWM0_14_LC_1_8_5/carryin          LogicCell40_SEQ_MODE_1000      0              5561   6952  RISE       1
counter_PWM0_14_LC_1_8_5/carryout         LogicCell40_SEQ_MODE_1000    126              5688   6952  RISE       2
counter_PWM0_15_LC_1_8_6/carryin          LogicCell40_SEQ_MODE_1000      0              5688   6952  RISE       1
counter_PWM0_15_LC_1_8_6/carryout         LogicCell40_SEQ_MODE_1000    126              5814   6952  RISE       2
I__260/I                                  InMux                          0              5814   7275  RISE       1
I__260/O                                  InMux                        259              6073   7275  RISE       1
counter_PWM0_16_LC_1_8_7/in3              LogicCell40_SEQ_MODE_1000      0              6073   7275  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1081/I                                         ClkMux                         0              2153  RISE       1
I__1081/O                                         ClkMux                       309              2461  RISE       1
counter_PWM0_16_LC_1_8_7/clk                      LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : DUTY_CYCLE0_17_LC_5_7_5/lcout
Path End         : DUTY_CYCLE0_4_LC_6_6_2/in1
Capture Clock    : DUTY_CYCLE0_4_LC_6_6_2/clk
Setup Constraint : 11160p
Path slack       : 7303p

Capture Clock Arrival Time (PWM_Generator_Verilog|clk:R#2)   11160
+ Capture Clock Source Latency                                   0
+ Capture Clock Path Delay                                    2461
- Setup Time                                                  -400
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               13222

Launch Clock Arrival Time (PWM_Generator_Verilog|clk:R#1)      0
+ Launch Clock Source Latency                                  0
+ Launch Clock Path Delay                                   2461
+ Clock To Q                                                 540
+ Data Path Delay                                           2918
---------------------------------------------------------   ---- 
End-of-path arrival time (ps)                               5919
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1086/I                                         ClkMux                         0              2153  RISE       1
I__1086/O                                         ClkMux                       309              2461  RISE       1
DUTY_CYCLE0_17_LC_5_7_5/clk                       LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
DUTY_CYCLE0_17_LC_5_7_5/lcout       LogicCell40_SEQ_MODE_1000    540              3001   3789  RISE       4
I__1175/I                           Odrv4                          0              3001   4574  RISE       1
I__1175/O                           Odrv4                        351              3352   4574  RISE       1
I__1179/I                           LocalMux                       0              3352   4574  RISE       1
I__1179/O                           LocalMux                     330              3682   4574  RISE       1
I__1183/I                           InMux                          0              3682   4574  RISE       1
I__1183/O                           InMux                        259              3941   4574  RISE       1
PWM_DFF2.Q_RNIGKVT_LC_6_4_0/in1     LogicCell40_SEQ_MODE_0000      0              3941   4574  RISE       1
PWM_DFF2.Q_RNIGKVT_LC_6_4_0/lcout   LogicCell40_SEQ_MODE_0000    400              4341   4574  RISE       1
I__1036/I                           LocalMux                       0              4341   4574  RISE       1
I__1036/O                           LocalMux                     330              4671   4574  RISE       1
I__1037/I                           InMux                          0              4671   4574  RISE       1
I__1037/O                           InMux                        259              4930   4574  RISE       1
PWM_DFF2.Q_RNIGUU86_LC_5_5_5/in1    LogicCell40_SEQ_MODE_0000      0              4930   4574  RISE       1
PWM_DFF2.Q_RNIGUU86_LC_5_5_5/lcout  LogicCell40_SEQ_MODE_0000    400              5330   4574  RISE       9
I__1130/I                           LocalMux                       0              5330   5395  RISE       1
I__1130/O                           LocalMux                     330              5659   5395  RISE       1
I__1137/I                           InMux                          0              5659   7303  RISE       1
I__1137/O                           InMux                        259              5919   7303  RISE       1
DUTY_CYCLE0_4_LC_6_6_2/in1          LogicCell40_SEQ_MODE_1000      0              5919   7303  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1091/I                                         ClkMux                         0              2153  RISE       1
I__1091/O                                         ClkMux                       309              2461  RISE       1
DUTY_CYCLE0_4_LC_6_6_2/clk                        LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_PWM1_0_LC_1_1_0/lcout
Path End         : counter_PWM1_14_LC_1_2_6/in3
Capture Clock    : counter_PWM1_14_LC_1_2_6/clk
Setup Constraint : 11160p
Path slack       : 7401p

Capture Clock Arrival Time (PWM_Generator_Verilog|clk:R#2)   11160
+ Capture Clock Source Latency                                   0
+ Capture Clock Path Delay                                    2461
- Setup Time                                                  -274
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               13348

Launch Clock Arrival Time (PWM_Generator_Verilog|clk:R#1)      0
+ Launch Clock Source Latency                                  0
+ Launch Clock Path Delay                                   2461
+ Clock To Q                                                 540
+ Data Path Delay                                           2946
---------------------------------------------------------   ---- 
End-of-path arrival time (ps)                               5947
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1089/I                                         ClkMux                         0              2153  RISE       1
I__1089/O                                         ClkMux                       309              2461  RISE       1
counter_PWM1_0_LC_1_1_0/clk                       LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_PWM1_0_LC_1_1_0/lcout      LogicCell40_SEQ_MODE_1000    540              3001   6952  RISE       1
I__199/I                           LocalMux                       0              3001   6952  RISE       1
I__199/O                           LocalMux                     330              3331   6952  RISE       1
I__200/I                           InMux                          0              3331   6952  RISE       1
I__200/O                           InMux                        259              3590   6952  RISE       1
counter_PWM1_0_LC_1_1_0/in1        LogicCell40_SEQ_MODE_1000      0              3590   6952  RISE       1
counter_PWM1_0_LC_1_1_0/carryout   LogicCell40_SEQ_MODE_1000    259              3850   6952  RISE       2
counter_PWM1_1_LC_1_1_1/carryin    LogicCell40_SEQ_MODE_1000      0              3850   6952  RISE       1
counter_PWM1_1_LC_1_1_1/carryout   LogicCell40_SEQ_MODE_1000    126              3976   6952  RISE       2
counter_PWM1_2_LC_1_1_2/carryin    LogicCell40_SEQ_MODE_1000      0              3976   6952  RISE       1
counter_PWM1_2_LC_1_1_2/carryout   LogicCell40_SEQ_MODE_1000    126              4102   6952  RISE       2
counter_PWM1_3_LC_1_1_3/carryin    LogicCell40_SEQ_MODE_1000      0              4102   6952  RISE       1
counter_PWM1_3_LC_1_1_3/carryout   LogicCell40_SEQ_MODE_1000    126              4229   6952  RISE       2
counter_PWM1_4_LC_1_1_4/carryin    LogicCell40_SEQ_MODE_1000      0              4229   6952  RISE       1
counter_PWM1_4_LC_1_1_4/carryout   LogicCell40_SEQ_MODE_1000    126              4355   6952  RISE       2
counter_PWM1_5_LC_1_1_5/carryin    LogicCell40_SEQ_MODE_1000      0              4355   6952  RISE       1
counter_PWM1_5_LC_1_1_5/carryout   LogicCell40_SEQ_MODE_1000    126              4481   6952  RISE       2
counter_PWM1_6_LC_1_1_6/carryin    LogicCell40_SEQ_MODE_1000      0              4481   6952  RISE       1
counter_PWM1_6_LC_1_1_6/carryout   LogicCell40_SEQ_MODE_1000    126              4607   6952  RISE       2
counter_PWM1_7_LC_1_1_7/carryin    LogicCell40_SEQ_MODE_1000      0              4607   6952  RISE       1
counter_PWM1_7_LC_1_1_7/carryout   LogicCell40_SEQ_MODE_1000    126              4734   6952  RISE       1
IN_MUX_bfv_1_2_0_/carryinitin      ICE_CARRY_IN_MUX               0              4734   6952  RISE       1
IN_MUX_bfv_1_2_0_/carryinitout     ICE_CARRY_IN_MUX             196              4930   6952  RISE       2
counter_PWM1_8_LC_1_2_0/carryin    LogicCell40_SEQ_MODE_1000      0              4930   6952  RISE       1
counter_PWM1_8_LC_1_2_0/carryout   LogicCell40_SEQ_MODE_1000    126              5056   6952  RISE       2
counter_PWM1_9_LC_1_2_1/carryin    LogicCell40_SEQ_MODE_1000      0              5056   6952  RISE       1
counter_PWM1_9_LC_1_2_1/carryout   LogicCell40_SEQ_MODE_1000    126              5183   6952  RISE       2
counter_PWM1_10_LC_1_2_2/carryin   LogicCell40_SEQ_MODE_1000      0              5183   6952  RISE       1
counter_PWM1_10_LC_1_2_2/carryout  LogicCell40_SEQ_MODE_1000    126              5309   6952  RISE       2
counter_PWM1_11_LC_1_2_3/carryin   LogicCell40_SEQ_MODE_1000      0              5309   6952  RISE       1
counter_PWM1_11_LC_1_2_3/carryout  LogicCell40_SEQ_MODE_1000    126              5435   6952  RISE       2
counter_PWM1_12_LC_1_2_4/carryin   LogicCell40_SEQ_MODE_1000      0              5435   6952  RISE       1
counter_PWM1_12_LC_1_2_4/carryout  LogicCell40_SEQ_MODE_1000    126              5561   6952  RISE       2
counter_PWM1_13_LC_1_2_5/carryin   LogicCell40_SEQ_MODE_1000      0              5561   6952  RISE       1
counter_PWM1_13_LC_1_2_5/carryout  LogicCell40_SEQ_MODE_1000    126              5688   6952  RISE       2
I__227/I                           InMux                          0              5688   7401  RISE       1
I__227/O                           InMux                        259              5947   7401  RISE       1
counter_PWM1_14_LC_1_2_6/in3       LogicCell40_SEQ_MODE_1000      0              5947   7401  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1087/I                                         ClkMux                         0              2153  RISE       1
I__1087/O                                         ClkMux                       309              2461  RISE       1
counter_PWM1_14_LC_1_2_6/clk                      LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_PWM0_1_LC_1_6_4/lcout
Path End         : counter_PWM0_15_LC_1_8_6/in3
Capture Clock    : counter_PWM0_15_LC_1_8_6/clk
Setup Constraint : 11160p
Path slack       : 7401p

Capture Clock Arrival Time (PWM_Generator_Verilog|clk:R#2)   11160
+ Capture Clock Source Latency                                   0
+ Capture Clock Path Delay                                    2461
- Setup Time                                                  -274
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               13348

Launch Clock Arrival Time (PWM_Generator_Verilog|clk:R#1)      0
+ Launch Clock Source Latency                                  0
+ Launch Clock Path Delay                                   2461
+ Clock To Q                                                 540
+ Data Path Delay                                           2946
---------------------------------------------------------   ---- 
End-of-path arrival time (ps)                               5947
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1084/I                                         ClkMux                         0              2153  RISE       1
I__1084/O                                         ClkMux                       309              2461  RISE       1
counter_PWM0_1_LC_1_6_4/clk                       LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_PWM0_1_LC_1_6_4/lcout             LogicCell40_SEQ_MODE_1000    540              3001   6952  RISE       2
I__221/I                                  LocalMux                       0              3001   6952  RISE       1
I__221/O                                  LocalMux                     330              3331   6952  RISE       1
I__223/I                                  InMux                          0              3331   6952  RISE       1
I__223/O                                  InMux                        259              3590   6952  RISE       1
counter_PWM0_1_cry_1_c_LC_1_7_0/in1       LogicCell40_SEQ_MODE_0000      0              3590   6952  RISE       1
counter_PWM0_1_cry_1_c_LC_1_7_0/carryout  LogicCell40_SEQ_MODE_0000    259              3850   6952  RISE       2
counter_PWM0_2_LC_1_7_1/carryin           LogicCell40_SEQ_MODE_1000      0              3850   6952  RISE       1
counter_PWM0_2_LC_1_7_1/carryout          LogicCell40_SEQ_MODE_1000    126              3976   6952  RISE       2
counter_PWM0_3_LC_1_7_2/carryin           LogicCell40_SEQ_MODE_1000      0              3976   6952  RISE       1
counter_PWM0_3_LC_1_7_2/carryout          LogicCell40_SEQ_MODE_1000    126              4102   6952  RISE       2
counter_PWM0_4_LC_1_7_3/carryin           LogicCell40_SEQ_MODE_1000      0              4102   6952  RISE       1
counter_PWM0_4_LC_1_7_3/carryout          LogicCell40_SEQ_MODE_1000    126              4229   6952  RISE       2
counter_PWM0_5_LC_1_7_4/carryin           LogicCell40_SEQ_MODE_1000      0              4229   6952  RISE       1
counter_PWM0_5_LC_1_7_4/carryout          LogicCell40_SEQ_MODE_1000    126              4355   6952  RISE       2
counter_PWM0_6_LC_1_7_5/carryin           LogicCell40_SEQ_MODE_1000      0              4355   6952  RISE       1
counter_PWM0_6_LC_1_7_5/carryout          LogicCell40_SEQ_MODE_1000    126              4481   6952  RISE       2
counter_PWM0_7_LC_1_7_6/carryin           LogicCell40_SEQ_MODE_1000      0              4481   6952  RISE       1
counter_PWM0_7_LC_1_7_6/carryout          LogicCell40_SEQ_MODE_1000    126              4607   6952  RISE       2
counter_PWM0_8_LC_1_7_7/carryin           LogicCell40_SEQ_MODE_1000      0              4607   6952  RISE       1
counter_PWM0_8_LC_1_7_7/carryout          LogicCell40_SEQ_MODE_1000    126              4734   6952  RISE       1
IN_MUX_bfv_1_8_0_/carryinitin             ICE_CARRY_IN_MUX               0              4734   6952  RISE       1
IN_MUX_bfv_1_8_0_/carryinitout            ICE_CARRY_IN_MUX             196              4930   6952  RISE       2
counter_PWM0_9_LC_1_8_0/carryin           LogicCell40_SEQ_MODE_1000      0              4930   6952  RISE       1
counter_PWM0_9_LC_1_8_0/carryout          LogicCell40_SEQ_MODE_1000    126              5056   6952  RISE       2
counter_PWM0_10_LC_1_8_1/carryin          LogicCell40_SEQ_MODE_1000      0              5056   6952  RISE       1
counter_PWM0_10_LC_1_8_1/carryout         LogicCell40_SEQ_MODE_1000    126              5183   6952  RISE       2
counter_PWM0_11_LC_1_8_2/carryin          LogicCell40_SEQ_MODE_1000      0              5183   6952  RISE       1
counter_PWM0_11_LC_1_8_2/carryout         LogicCell40_SEQ_MODE_1000    126              5309   6952  RISE       2
counter_PWM0_12_LC_1_8_3/carryin          LogicCell40_SEQ_MODE_1000      0              5309   6952  RISE       1
counter_PWM0_12_LC_1_8_3/carryout         LogicCell40_SEQ_MODE_1000    126              5435   6952  RISE       2
counter_PWM0_13_LC_1_8_4/carryin          LogicCell40_SEQ_MODE_1000      0              5435   6952  RISE       1
counter_PWM0_13_LC_1_8_4/carryout         LogicCell40_SEQ_MODE_1000    126              5561   6952  RISE       2
counter_PWM0_14_LC_1_8_5/carryin          LogicCell40_SEQ_MODE_1000      0              5561   6952  RISE       1
counter_PWM0_14_LC_1_8_5/carryout         LogicCell40_SEQ_MODE_1000    126              5688   6952  RISE       2
I__261/I                                  InMux                          0              5688   7401  RISE       1
I__261/O                                  InMux                        259              5947   7401  RISE       1
counter_PWM0_15_LC_1_8_6/in3              LogicCell40_SEQ_MODE_1000      0              5947   7401  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1081/I                                         ClkMux                         0              2153  RISE       1
I__1081/O                                         ClkMux                       309              2461  RISE       1
counter_PWM0_15_LC_1_8_6/clk                      LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_PWM1_0_LC_1_1_0/lcout
Path End         : counter_PWM1_13_LC_1_2_5/in3
Capture Clock    : counter_PWM1_13_LC_1_2_5/clk
Setup Constraint : 11160p
Path slack       : 7527p

Capture Clock Arrival Time (PWM_Generator_Verilog|clk:R#2)   11160
+ Capture Clock Source Latency                                   0
+ Capture Clock Path Delay                                    2461
- Setup Time                                                  -274
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               13348

Launch Clock Arrival Time (PWM_Generator_Verilog|clk:R#1)      0
+ Launch Clock Source Latency                                  0
+ Launch Clock Path Delay                                   2461
+ Clock To Q                                                 540
+ Data Path Delay                                           2820
---------------------------------------------------------   ---- 
End-of-path arrival time (ps)                               5821
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1089/I                                         ClkMux                         0              2153  RISE       1
I__1089/O                                         ClkMux                       309              2461  RISE       1
counter_PWM1_0_LC_1_1_0/clk                       LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_PWM1_0_LC_1_1_0/lcout      LogicCell40_SEQ_MODE_1000    540              3001   6952  RISE       1
I__199/I                           LocalMux                       0              3001   6952  RISE       1
I__199/O                           LocalMux                     330              3331   6952  RISE       1
I__200/I                           InMux                          0              3331   6952  RISE       1
I__200/O                           InMux                        259              3590   6952  RISE       1
counter_PWM1_0_LC_1_1_0/in1        LogicCell40_SEQ_MODE_1000      0              3590   6952  RISE       1
counter_PWM1_0_LC_1_1_0/carryout   LogicCell40_SEQ_MODE_1000    259              3850   6952  RISE       2
counter_PWM1_1_LC_1_1_1/carryin    LogicCell40_SEQ_MODE_1000      0              3850   6952  RISE       1
counter_PWM1_1_LC_1_1_1/carryout   LogicCell40_SEQ_MODE_1000    126              3976   6952  RISE       2
counter_PWM1_2_LC_1_1_2/carryin    LogicCell40_SEQ_MODE_1000      0              3976   6952  RISE       1
counter_PWM1_2_LC_1_1_2/carryout   LogicCell40_SEQ_MODE_1000    126              4102   6952  RISE       2
counter_PWM1_3_LC_1_1_3/carryin    LogicCell40_SEQ_MODE_1000      0              4102   6952  RISE       1
counter_PWM1_3_LC_1_1_3/carryout   LogicCell40_SEQ_MODE_1000    126              4229   6952  RISE       2
counter_PWM1_4_LC_1_1_4/carryin    LogicCell40_SEQ_MODE_1000      0              4229   6952  RISE       1
counter_PWM1_4_LC_1_1_4/carryout   LogicCell40_SEQ_MODE_1000    126              4355   6952  RISE       2
counter_PWM1_5_LC_1_1_5/carryin    LogicCell40_SEQ_MODE_1000      0              4355   6952  RISE       1
counter_PWM1_5_LC_1_1_5/carryout   LogicCell40_SEQ_MODE_1000    126              4481   6952  RISE       2
counter_PWM1_6_LC_1_1_6/carryin    LogicCell40_SEQ_MODE_1000      0              4481   6952  RISE       1
counter_PWM1_6_LC_1_1_6/carryout   LogicCell40_SEQ_MODE_1000    126              4607   6952  RISE       2
counter_PWM1_7_LC_1_1_7/carryin    LogicCell40_SEQ_MODE_1000      0              4607   6952  RISE       1
counter_PWM1_7_LC_1_1_7/carryout   LogicCell40_SEQ_MODE_1000    126              4734   6952  RISE       1
IN_MUX_bfv_1_2_0_/carryinitin      ICE_CARRY_IN_MUX               0              4734   6952  RISE       1
IN_MUX_bfv_1_2_0_/carryinitout     ICE_CARRY_IN_MUX             196              4930   6952  RISE       2
counter_PWM1_8_LC_1_2_0/carryin    LogicCell40_SEQ_MODE_1000      0              4930   6952  RISE       1
counter_PWM1_8_LC_1_2_0/carryout   LogicCell40_SEQ_MODE_1000    126              5056   6952  RISE       2
counter_PWM1_9_LC_1_2_1/carryin    LogicCell40_SEQ_MODE_1000      0              5056   6952  RISE       1
counter_PWM1_9_LC_1_2_1/carryout   LogicCell40_SEQ_MODE_1000    126              5183   6952  RISE       2
counter_PWM1_10_LC_1_2_2/carryin   LogicCell40_SEQ_MODE_1000      0              5183   6952  RISE       1
counter_PWM1_10_LC_1_2_2/carryout  LogicCell40_SEQ_MODE_1000    126              5309   6952  RISE       2
counter_PWM1_11_LC_1_2_3/carryin   LogicCell40_SEQ_MODE_1000      0              5309   6952  RISE       1
counter_PWM1_11_LC_1_2_3/carryout  LogicCell40_SEQ_MODE_1000    126              5435   6952  RISE       2
counter_PWM1_12_LC_1_2_4/carryin   LogicCell40_SEQ_MODE_1000      0              5435   6952  RISE       1
counter_PWM1_12_LC_1_2_4/carryout  LogicCell40_SEQ_MODE_1000    126              5561   6952  RISE       2
I__228/I                           InMux                          0              5561   7527  RISE       1
I__228/O                           InMux                        259              5821   7527  RISE       1
counter_PWM1_13_LC_1_2_5/in3       LogicCell40_SEQ_MODE_1000      0              5821   7527  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1087/I                                         ClkMux                         0              2153  RISE       1
I__1087/O                                         ClkMux                       309              2461  RISE       1
counter_PWM1_13_LC_1_2_5/clk                      LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_PWM0_1_LC_1_6_4/lcout
Path End         : counter_PWM0_14_LC_1_8_5/in3
Capture Clock    : counter_PWM0_14_LC_1_8_5/clk
Setup Constraint : 11160p
Path slack       : 7527p

Capture Clock Arrival Time (PWM_Generator_Verilog|clk:R#2)   11160
+ Capture Clock Source Latency                                   0
+ Capture Clock Path Delay                                    2461
- Setup Time                                                  -274
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               13348

Launch Clock Arrival Time (PWM_Generator_Verilog|clk:R#1)      0
+ Launch Clock Source Latency                                  0
+ Launch Clock Path Delay                                   2461
+ Clock To Q                                                 540
+ Data Path Delay                                           2820
---------------------------------------------------------   ---- 
End-of-path arrival time (ps)                               5821
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1084/I                                         ClkMux                         0              2153  RISE       1
I__1084/O                                         ClkMux                       309              2461  RISE       1
counter_PWM0_1_LC_1_6_4/clk                       LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_PWM0_1_LC_1_6_4/lcout             LogicCell40_SEQ_MODE_1000    540              3001   6952  RISE       2
I__221/I                                  LocalMux                       0              3001   6952  RISE       1
I__221/O                                  LocalMux                     330              3331   6952  RISE       1
I__223/I                                  InMux                          0              3331   6952  RISE       1
I__223/O                                  InMux                        259              3590   6952  RISE       1
counter_PWM0_1_cry_1_c_LC_1_7_0/in1       LogicCell40_SEQ_MODE_0000      0              3590   6952  RISE       1
counter_PWM0_1_cry_1_c_LC_1_7_0/carryout  LogicCell40_SEQ_MODE_0000    259              3850   6952  RISE       2
counter_PWM0_2_LC_1_7_1/carryin           LogicCell40_SEQ_MODE_1000      0              3850   6952  RISE       1
counter_PWM0_2_LC_1_7_1/carryout          LogicCell40_SEQ_MODE_1000    126              3976   6952  RISE       2
counter_PWM0_3_LC_1_7_2/carryin           LogicCell40_SEQ_MODE_1000      0              3976   6952  RISE       1
counter_PWM0_3_LC_1_7_2/carryout          LogicCell40_SEQ_MODE_1000    126              4102   6952  RISE       2
counter_PWM0_4_LC_1_7_3/carryin           LogicCell40_SEQ_MODE_1000      0              4102   6952  RISE       1
counter_PWM0_4_LC_1_7_3/carryout          LogicCell40_SEQ_MODE_1000    126              4229   6952  RISE       2
counter_PWM0_5_LC_1_7_4/carryin           LogicCell40_SEQ_MODE_1000      0              4229   6952  RISE       1
counter_PWM0_5_LC_1_7_4/carryout          LogicCell40_SEQ_MODE_1000    126              4355   6952  RISE       2
counter_PWM0_6_LC_1_7_5/carryin           LogicCell40_SEQ_MODE_1000      0              4355   6952  RISE       1
counter_PWM0_6_LC_1_7_5/carryout          LogicCell40_SEQ_MODE_1000    126              4481   6952  RISE       2
counter_PWM0_7_LC_1_7_6/carryin           LogicCell40_SEQ_MODE_1000      0              4481   6952  RISE       1
counter_PWM0_7_LC_1_7_6/carryout          LogicCell40_SEQ_MODE_1000    126              4607   6952  RISE       2
counter_PWM0_8_LC_1_7_7/carryin           LogicCell40_SEQ_MODE_1000      0              4607   6952  RISE       1
counter_PWM0_8_LC_1_7_7/carryout          LogicCell40_SEQ_MODE_1000    126              4734   6952  RISE       1
IN_MUX_bfv_1_8_0_/carryinitin             ICE_CARRY_IN_MUX               0              4734   6952  RISE       1
IN_MUX_bfv_1_8_0_/carryinitout            ICE_CARRY_IN_MUX             196              4930   6952  RISE       2
counter_PWM0_9_LC_1_8_0/carryin           LogicCell40_SEQ_MODE_1000      0              4930   6952  RISE       1
counter_PWM0_9_LC_1_8_0/carryout          LogicCell40_SEQ_MODE_1000    126              5056   6952  RISE       2
counter_PWM0_10_LC_1_8_1/carryin          LogicCell40_SEQ_MODE_1000      0              5056   6952  RISE       1
counter_PWM0_10_LC_1_8_1/carryout         LogicCell40_SEQ_MODE_1000    126              5183   6952  RISE       2
counter_PWM0_11_LC_1_8_2/carryin          LogicCell40_SEQ_MODE_1000      0              5183   6952  RISE       1
counter_PWM0_11_LC_1_8_2/carryout         LogicCell40_SEQ_MODE_1000    126              5309   6952  RISE       2
counter_PWM0_12_LC_1_8_3/carryin          LogicCell40_SEQ_MODE_1000      0              5309   6952  RISE       1
counter_PWM0_12_LC_1_8_3/carryout         LogicCell40_SEQ_MODE_1000    126              5435   6952  RISE       2
counter_PWM0_13_LC_1_8_4/carryin          LogicCell40_SEQ_MODE_1000      0              5435   6952  RISE       1
counter_PWM0_13_LC_1_8_4/carryout         LogicCell40_SEQ_MODE_1000    126              5561   6952  RISE       2
I__262/I                                  InMux                          0              5561   7527  RISE       1
I__262/O                                  InMux                        259              5821   7527  RISE       1
counter_PWM0_14_LC_1_8_5/in3              LogicCell40_SEQ_MODE_1000      0              5821   7527  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1081/I                                         ClkMux                         0              2153  RISE       1
I__1081/O                                         ClkMux                       309              2461  RISE       1
counter_PWM0_14_LC_1_8_5/clk                      LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_PWM1_0_LC_1_1_0/lcout
Path End         : counter_PWM1_12_LC_1_2_4/in3
Capture Clock    : counter_PWM1_12_LC_1_2_4/clk
Setup Constraint : 11160p
Path slack       : 7653p

Capture Clock Arrival Time (PWM_Generator_Verilog|clk:R#2)   11160
+ Capture Clock Source Latency                                   0
+ Capture Clock Path Delay                                    2461
- Setup Time                                                  -274
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               13348

Launch Clock Arrival Time (PWM_Generator_Verilog|clk:R#1)      0
+ Launch Clock Source Latency                                  0
+ Launch Clock Path Delay                                   2461
+ Clock To Q                                                 540
+ Data Path Delay                                           2694
---------------------------------------------------------   ---- 
End-of-path arrival time (ps)                               5695
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1089/I                                         ClkMux                         0              2153  RISE       1
I__1089/O                                         ClkMux                       309              2461  RISE       1
counter_PWM1_0_LC_1_1_0/clk                       LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_PWM1_0_LC_1_1_0/lcout      LogicCell40_SEQ_MODE_1000    540              3001   6952  RISE       1
I__199/I                           LocalMux                       0              3001   6952  RISE       1
I__199/O                           LocalMux                     330              3331   6952  RISE       1
I__200/I                           InMux                          0              3331   6952  RISE       1
I__200/O                           InMux                        259              3590   6952  RISE       1
counter_PWM1_0_LC_1_1_0/in1        LogicCell40_SEQ_MODE_1000      0              3590   6952  RISE       1
counter_PWM1_0_LC_1_1_0/carryout   LogicCell40_SEQ_MODE_1000    259              3850   6952  RISE       2
counter_PWM1_1_LC_1_1_1/carryin    LogicCell40_SEQ_MODE_1000      0              3850   6952  RISE       1
counter_PWM1_1_LC_1_1_1/carryout   LogicCell40_SEQ_MODE_1000    126              3976   6952  RISE       2
counter_PWM1_2_LC_1_1_2/carryin    LogicCell40_SEQ_MODE_1000      0              3976   6952  RISE       1
counter_PWM1_2_LC_1_1_2/carryout   LogicCell40_SEQ_MODE_1000    126              4102   6952  RISE       2
counter_PWM1_3_LC_1_1_3/carryin    LogicCell40_SEQ_MODE_1000      0              4102   6952  RISE       1
counter_PWM1_3_LC_1_1_3/carryout   LogicCell40_SEQ_MODE_1000    126              4229   6952  RISE       2
counter_PWM1_4_LC_1_1_4/carryin    LogicCell40_SEQ_MODE_1000      0              4229   6952  RISE       1
counter_PWM1_4_LC_1_1_4/carryout   LogicCell40_SEQ_MODE_1000    126              4355   6952  RISE       2
counter_PWM1_5_LC_1_1_5/carryin    LogicCell40_SEQ_MODE_1000      0              4355   6952  RISE       1
counter_PWM1_5_LC_1_1_5/carryout   LogicCell40_SEQ_MODE_1000    126              4481   6952  RISE       2
counter_PWM1_6_LC_1_1_6/carryin    LogicCell40_SEQ_MODE_1000      0              4481   6952  RISE       1
counter_PWM1_6_LC_1_1_6/carryout   LogicCell40_SEQ_MODE_1000    126              4607   6952  RISE       2
counter_PWM1_7_LC_1_1_7/carryin    LogicCell40_SEQ_MODE_1000      0              4607   6952  RISE       1
counter_PWM1_7_LC_1_1_7/carryout   LogicCell40_SEQ_MODE_1000    126              4734   6952  RISE       1
IN_MUX_bfv_1_2_0_/carryinitin      ICE_CARRY_IN_MUX               0              4734   6952  RISE       1
IN_MUX_bfv_1_2_0_/carryinitout     ICE_CARRY_IN_MUX             196              4930   6952  RISE       2
counter_PWM1_8_LC_1_2_0/carryin    LogicCell40_SEQ_MODE_1000      0              4930   6952  RISE       1
counter_PWM1_8_LC_1_2_0/carryout   LogicCell40_SEQ_MODE_1000    126              5056   6952  RISE       2
counter_PWM1_9_LC_1_2_1/carryin    LogicCell40_SEQ_MODE_1000      0              5056   6952  RISE       1
counter_PWM1_9_LC_1_2_1/carryout   LogicCell40_SEQ_MODE_1000    126              5183   6952  RISE       2
counter_PWM1_10_LC_1_2_2/carryin   LogicCell40_SEQ_MODE_1000      0              5183   6952  RISE       1
counter_PWM1_10_LC_1_2_2/carryout  LogicCell40_SEQ_MODE_1000    126              5309   6952  RISE       2
counter_PWM1_11_LC_1_2_3/carryin   LogicCell40_SEQ_MODE_1000      0              5309   6952  RISE       1
counter_PWM1_11_LC_1_2_3/carryout  LogicCell40_SEQ_MODE_1000    126              5435   6952  RISE       2
I__229/I                           InMux                          0              5435   7653  RISE       1
I__229/O                           InMux                        259              5695   7653  RISE       1
counter_PWM1_12_LC_1_2_4/in3       LogicCell40_SEQ_MODE_1000      0              5695   7653  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1087/I                                         ClkMux                         0              2153  RISE       1
I__1087/O                                         ClkMux                       309              2461  RISE       1
counter_PWM1_12_LC_1_2_4/clk                      LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_PWM0_1_LC_1_6_4/lcout
Path End         : counter_PWM0_13_LC_1_8_4/in3
Capture Clock    : counter_PWM0_13_LC_1_8_4/clk
Setup Constraint : 11160p
Path slack       : 7653p

Capture Clock Arrival Time (PWM_Generator_Verilog|clk:R#2)   11160
+ Capture Clock Source Latency                                   0
+ Capture Clock Path Delay                                    2461
- Setup Time                                                  -274
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               13348

Launch Clock Arrival Time (PWM_Generator_Verilog|clk:R#1)      0
+ Launch Clock Source Latency                                  0
+ Launch Clock Path Delay                                   2461
+ Clock To Q                                                 540
+ Data Path Delay                                           2694
---------------------------------------------------------   ---- 
End-of-path arrival time (ps)                               5695
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1084/I                                         ClkMux                         0              2153  RISE       1
I__1084/O                                         ClkMux                       309              2461  RISE       1
counter_PWM0_1_LC_1_6_4/clk                       LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_PWM0_1_LC_1_6_4/lcout             LogicCell40_SEQ_MODE_1000    540              3001   6952  RISE       2
I__221/I                                  LocalMux                       0              3001   6952  RISE       1
I__221/O                                  LocalMux                     330              3331   6952  RISE       1
I__223/I                                  InMux                          0              3331   6952  RISE       1
I__223/O                                  InMux                        259              3590   6952  RISE       1
counter_PWM0_1_cry_1_c_LC_1_7_0/in1       LogicCell40_SEQ_MODE_0000      0              3590   6952  RISE       1
counter_PWM0_1_cry_1_c_LC_1_7_0/carryout  LogicCell40_SEQ_MODE_0000    259              3850   6952  RISE       2
counter_PWM0_2_LC_1_7_1/carryin           LogicCell40_SEQ_MODE_1000      0              3850   6952  RISE       1
counter_PWM0_2_LC_1_7_1/carryout          LogicCell40_SEQ_MODE_1000    126              3976   6952  RISE       2
counter_PWM0_3_LC_1_7_2/carryin           LogicCell40_SEQ_MODE_1000      0              3976   6952  RISE       1
counter_PWM0_3_LC_1_7_2/carryout          LogicCell40_SEQ_MODE_1000    126              4102   6952  RISE       2
counter_PWM0_4_LC_1_7_3/carryin           LogicCell40_SEQ_MODE_1000      0              4102   6952  RISE       1
counter_PWM0_4_LC_1_7_3/carryout          LogicCell40_SEQ_MODE_1000    126              4229   6952  RISE       2
counter_PWM0_5_LC_1_7_4/carryin           LogicCell40_SEQ_MODE_1000      0              4229   6952  RISE       1
counter_PWM0_5_LC_1_7_4/carryout          LogicCell40_SEQ_MODE_1000    126              4355   6952  RISE       2
counter_PWM0_6_LC_1_7_5/carryin           LogicCell40_SEQ_MODE_1000      0              4355   6952  RISE       1
counter_PWM0_6_LC_1_7_5/carryout          LogicCell40_SEQ_MODE_1000    126              4481   6952  RISE       2
counter_PWM0_7_LC_1_7_6/carryin           LogicCell40_SEQ_MODE_1000      0              4481   6952  RISE       1
counter_PWM0_7_LC_1_7_6/carryout          LogicCell40_SEQ_MODE_1000    126              4607   6952  RISE       2
counter_PWM0_8_LC_1_7_7/carryin           LogicCell40_SEQ_MODE_1000      0              4607   6952  RISE       1
counter_PWM0_8_LC_1_7_7/carryout          LogicCell40_SEQ_MODE_1000    126              4734   6952  RISE       1
IN_MUX_bfv_1_8_0_/carryinitin             ICE_CARRY_IN_MUX               0              4734   6952  RISE       1
IN_MUX_bfv_1_8_0_/carryinitout            ICE_CARRY_IN_MUX             196              4930   6952  RISE       2
counter_PWM0_9_LC_1_8_0/carryin           LogicCell40_SEQ_MODE_1000      0              4930   6952  RISE       1
counter_PWM0_9_LC_1_8_0/carryout          LogicCell40_SEQ_MODE_1000    126              5056   6952  RISE       2
counter_PWM0_10_LC_1_8_1/carryin          LogicCell40_SEQ_MODE_1000      0              5056   6952  RISE       1
counter_PWM0_10_LC_1_8_1/carryout         LogicCell40_SEQ_MODE_1000    126              5183   6952  RISE       2
counter_PWM0_11_LC_1_8_2/carryin          LogicCell40_SEQ_MODE_1000      0              5183   6952  RISE       1
counter_PWM0_11_LC_1_8_2/carryout         LogicCell40_SEQ_MODE_1000    126              5309   6952  RISE       2
counter_PWM0_12_LC_1_8_3/carryin          LogicCell40_SEQ_MODE_1000      0              5309   6952  RISE       1
counter_PWM0_12_LC_1_8_3/carryout         LogicCell40_SEQ_MODE_1000    126              5435   6952  RISE       2
I__263/I                                  InMux                          0              5435   7653  RISE       1
I__263/O                                  InMux                        259              5695   7653  RISE       1
counter_PWM0_13_LC_1_8_4/in3              LogicCell40_SEQ_MODE_1000      0              5695   7653  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1081/I                                         ClkMux                         0              2153  RISE       1
I__1081/O                                         ClkMux                       309              2461  RISE       1
counter_PWM0_13_LC_1_8_4/clk                      LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : DUTY_CYCLE1_7_LC_4_3_3/lcout
Path End         : DUTY_CYCLE1_4_LC_5_3_6/in2
Capture Clock    : DUTY_CYCLE1_4_LC_5_3_6/clk
Setup Constraint : 11160p
Path slack       : 7731p

Capture Clock Arrival Time (PWM_Generator_Verilog|clk:R#2)   11160
+ Capture Clock Source Latency                                   0
+ Capture Clock Path Delay                                    2461
- Setup Time                                                  -372
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               13250

Launch Clock Arrival Time (PWM_Generator_Verilog|clk:R#1)      0
+ Launch Clock Source Latency                                  0
+ Launch Clock Path Delay                                   2461
+ Clock To Q                                                 540
+ Data Path Delay                                           2518
---------------------------------------------------------   ---- 
End-of-path arrival time (ps)                               5519
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1092/I                                         ClkMux                         0              2153  RISE       1
I__1092/O                                         ClkMux                       309              2461  RISE       1
DUTY_CYCLE1_7_LC_4_3_3/clk                        LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
DUTY_CYCLE1_7_LC_4_3_3/lcout           LogicCell40_SEQ_MODE_1000    540              3001   3403  RISE       4
I__691/I                               Odrv4                          0              3001   4182  RISE       1
I__691/O                               Odrv4                        351              3352   4182  RISE       1
I__694/I                               LocalMux                       0              3352   4182  RISE       1
I__694/O                               LocalMux                     330              3682   4182  RISE       1
I__698/I                               InMux                          0              3682   4182  RISE       1
I__698/O                               InMux                        259              3941   4182  RISE       1
I__701/I                               CascadeMux                     0              3941   4182  RISE       1
I__701/O                               CascadeMux                     0              3941   4182  RISE       1
DUTY_CYCLE1_RNIDU8O1_7_LC_5_3_1/in2    LogicCell40_SEQ_MODE_0000      0              3941   4182  RISE       1
DUTY_CYCLE1_RNIDU8O1_7_LC_5_3_1/ltout  LogicCell40_SEQ_MODE_0000    344              4285   4182  FALL       1
I__675/I                               CascadeMux                     0              4285   4182  FALL       1
I__675/O                               CascadeMux                     0              4285   4182  FALL       1
DUTY_CYCLE1_RNIV2B52_4_LC_5_3_2/in2    LogicCell40_SEQ_MODE_0000      0              4285   4182  FALL       1
DUTY_CYCLE1_RNIV2B52_4_LC_5_3_2/lcout  LogicCell40_SEQ_MODE_0000    379              4664   4182  RISE       1
I__587/I                               LocalMux                       0              4664   4182  RISE       1
I__587/O                               LocalMux                     330              4993   4182  RISE       1
I__588/I                               InMux                          0              4993   4182  RISE       1
I__588/O                               InMux                        259              5253   4182  RISE       1
PWM_DFF8.Q_RNI8DHB6_LC_5_3_5/in3       LogicCell40_SEQ_MODE_0000      0              5253   4182  RISE       1
PWM_DFF8.Q_RNI8DHB6_LC_5_3_5/ltout     LogicCell40_SEQ_MODE_0000    267              5519   7730  RISE       1
I__586/I                               CascadeMux                     0              5519   7730  RISE       1
I__586/O                               CascadeMux                     0              5519   7730  RISE       1
DUTY_CYCLE1_4_LC_5_3_6/in2             LogicCell40_SEQ_MODE_1000      0              5519   7730  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1094/I                                         ClkMux                         0              2153  RISE       1
I__1094/O                                         ClkMux                       309              2461  RISE       1
DUTY_CYCLE1_4_LC_5_3_6/clk                        LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_PWM1_0_LC_1_1_0/lcout
Path End         : counter_PWM1_11_LC_1_2_3/in3
Capture Clock    : counter_PWM1_11_LC_1_2_3/clk
Setup Constraint : 11160p
Path slack       : 7780p

Capture Clock Arrival Time (PWM_Generator_Verilog|clk:R#2)   11160
+ Capture Clock Source Latency                                   0
+ Capture Clock Path Delay                                    2461
- Setup Time                                                  -274
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               13348

Launch Clock Arrival Time (PWM_Generator_Verilog|clk:R#1)      0
+ Launch Clock Source Latency                                  0
+ Launch Clock Path Delay                                   2461
+ Clock To Q                                                 540
+ Data Path Delay                                           2567
---------------------------------------------------------   ---- 
End-of-path arrival time (ps)                               5568
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1089/I                                         ClkMux                         0              2153  RISE       1
I__1089/O                                         ClkMux                       309              2461  RISE       1
counter_PWM1_0_LC_1_1_0/clk                       LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_PWM1_0_LC_1_1_0/lcout      LogicCell40_SEQ_MODE_1000    540              3001   6952  RISE       1
I__199/I                           LocalMux                       0              3001   6952  RISE       1
I__199/O                           LocalMux                     330              3331   6952  RISE       1
I__200/I                           InMux                          0              3331   6952  RISE       1
I__200/O                           InMux                        259              3590   6952  RISE       1
counter_PWM1_0_LC_1_1_0/in1        LogicCell40_SEQ_MODE_1000      0              3590   6952  RISE       1
counter_PWM1_0_LC_1_1_0/carryout   LogicCell40_SEQ_MODE_1000    259              3850   6952  RISE       2
counter_PWM1_1_LC_1_1_1/carryin    LogicCell40_SEQ_MODE_1000      0              3850   6952  RISE       1
counter_PWM1_1_LC_1_1_1/carryout   LogicCell40_SEQ_MODE_1000    126              3976   6952  RISE       2
counter_PWM1_2_LC_1_1_2/carryin    LogicCell40_SEQ_MODE_1000      0              3976   6952  RISE       1
counter_PWM1_2_LC_1_1_2/carryout   LogicCell40_SEQ_MODE_1000    126              4102   6952  RISE       2
counter_PWM1_3_LC_1_1_3/carryin    LogicCell40_SEQ_MODE_1000      0              4102   6952  RISE       1
counter_PWM1_3_LC_1_1_3/carryout   LogicCell40_SEQ_MODE_1000    126              4229   6952  RISE       2
counter_PWM1_4_LC_1_1_4/carryin    LogicCell40_SEQ_MODE_1000      0              4229   6952  RISE       1
counter_PWM1_4_LC_1_1_4/carryout   LogicCell40_SEQ_MODE_1000    126              4355   6952  RISE       2
counter_PWM1_5_LC_1_1_5/carryin    LogicCell40_SEQ_MODE_1000      0              4355   6952  RISE       1
counter_PWM1_5_LC_1_1_5/carryout   LogicCell40_SEQ_MODE_1000    126              4481   6952  RISE       2
counter_PWM1_6_LC_1_1_6/carryin    LogicCell40_SEQ_MODE_1000      0              4481   6952  RISE       1
counter_PWM1_6_LC_1_1_6/carryout   LogicCell40_SEQ_MODE_1000    126              4607   6952  RISE       2
counter_PWM1_7_LC_1_1_7/carryin    LogicCell40_SEQ_MODE_1000      0              4607   6952  RISE       1
counter_PWM1_7_LC_1_1_7/carryout   LogicCell40_SEQ_MODE_1000    126              4734   6952  RISE       1
IN_MUX_bfv_1_2_0_/carryinitin      ICE_CARRY_IN_MUX               0              4734   6952  RISE       1
IN_MUX_bfv_1_2_0_/carryinitout     ICE_CARRY_IN_MUX             196              4930   6952  RISE       2
counter_PWM1_8_LC_1_2_0/carryin    LogicCell40_SEQ_MODE_1000      0              4930   6952  RISE       1
counter_PWM1_8_LC_1_2_0/carryout   LogicCell40_SEQ_MODE_1000    126              5056   6952  RISE       2
counter_PWM1_9_LC_1_2_1/carryin    LogicCell40_SEQ_MODE_1000      0              5056   6952  RISE       1
counter_PWM1_9_LC_1_2_1/carryout   LogicCell40_SEQ_MODE_1000    126              5183   6952  RISE       2
counter_PWM1_10_LC_1_2_2/carryin   LogicCell40_SEQ_MODE_1000      0              5183   6952  RISE       1
counter_PWM1_10_LC_1_2_2/carryout  LogicCell40_SEQ_MODE_1000    126              5309   6952  RISE       2
I__201/I                           InMux                          0              5309   7780  RISE       1
I__201/O                           InMux                        259              5568   7780  RISE       1
counter_PWM1_11_LC_1_2_3/in3       LogicCell40_SEQ_MODE_1000      0              5568   7780  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1087/I                                         ClkMux                         0              2153  RISE       1
I__1087/O                                         ClkMux                       309              2461  RISE       1
counter_PWM1_11_LC_1_2_3/clk                      LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_PWM0_1_LC_1_6_4/lcout
Path End         : counter_PWM0_12_LC_1_8_3/in3
Capture Clock    : counter_PWM0_12_LC_1_8_3/clk
Setup Constraint : 11160p
Path slack       : 7780p

Capture Clock Arrival Time (PWM_Generator_Verilog|clk:R#2)   11160
+ Capture Clock Source Latency                                   0
+ Capture Clock Path Delay                                    2461
- Setup Time                                                  -274
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               13348

Launch Clock Arrival Time (PWM_Generator_Verilog|clk:R#1)      0
+ Launch Clock Source Latency                                  0
+ Launch Clock Path Delay                                   2461
+ Clock To Q                                                 540
+ Data Path Delay                                           2567
---------------------------------------------------------   ---- 
End-of-path arrival time (ps)                               5568
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1084/I                                         ClkMux                         0              2153  RISE       1
I__1084/O                                         ClkMux                       309              2461  RISE       1
counter_PWM0_1_LC_1_6_4/clk                       LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_PWM0_1_LC_1_6_4/lcout             LogicCell40_SEQ_MODE_1000    540              3001   6952  RISE       2
I__221/I                                  LocalMux                       0              3001   6952  RISE       1
I__221/O                                  LocalMux                     330              3331   6952  RISE       1
I__223/I                                  InMux                          0              3331   6952  RISE       1
I__223/O                                  InMux                        259              3590   6952  RISE       1
counter_PWM0_1_cry_1_c_LC_1_7_0/in1       LogicCell40_SEQ_MODE_0000      0              3590   6952  RISE       1
counter_PWM0_1_cry_1_c_LC_1_7_0/carryout  LogicCell40_SEQ_MODE_0000    259              3850   6952  RISE       2
counter_PWM0_2_LC_1_7_1/carryin           LogicCell40_SEQ_MODE_1000      0              3850   6952  RISE       1
counter_PWM0_2_LC_1_7_1/carryout          LogicCell40_SEQ_MODE_1000    126              3976   6952  RISE       2
counter_PWM0_3_LC_1_7_2/carryin           LogicCell40_SEQ_MODE_1000      0              3976   6952  RISE       1
counter_PWM0_3_LC_1_7_2/carryout          LogicCell40_SEQ_MODE_1000    126              4102   6952  RISE       2
counter_PWM0_4_LC_1_7_3/carryin           LogicCell40_SEQ_MODE_1000      0              4102   6952  RISE       1
counter_PWM0_4_LC_1_7_3/carryout          LogicCell40_SEQ_MODE_1000    126              4229   6952  RISE       2
counter_PWM0_5_LC_1_7_4/carryin           LogicCell40_SEQ_MODE_1000      0              4229   6952  RISE       1
counter_PWM0_5_LC_1_7_4/carryout          LogicCell40_SEQ_MODE_1000    126              4355   6952  RISE       2
counter_PWM0_6_LC_1_7_5/carryin           LogicCell40_SEQ_MODE_1000      0              4355   6952  RISE       1
counter_PWM0_6_LC_1_7_5/carryout          LogicCell40_SEQ_MODE_1000    126              4481   6952  RISE       2
counter_PWM0_7_LC_1_7_6/carryin           LogicCell40_SEQ_MODE_1000      0              4481   6952  RISE       1
counter_PWM0_7_LC_1_7_6/carryout          LogicCell40_SEQ_MODE_1000    126              4607   6952  RISE       2
counter_PWM0_8_LC_1_7_7/carryin           LogicCell40_SEQ_MODE_1000      0              4607   6952  RISE       1
counter_PWM0_8_LC_1_7_7/carryout          LogicCell40_SEQ_MODE_1000    126              4734   6952  RISE       1
IN_MUX_bfv_1_8_0_/carryinitin             ICE_CARRY_IN_MUX               0              4734   6952  RISE       1
IN_MUX_bfv_1_8_0_/carryinitout            ICE_CARRY_IN_MUX             196              4930   6952  RISE       2
counter_PWM0_9_LC_1_8_0/carryin           LogicCell40_SEQ_MODE_1000      0              4930   6952  RISE       1
counter_PWM0_9_LC_1_8_0/carryout          LogicCell40_SEQ_MODE_1000    126              5056   6952  RISE       2
counter_PWM0_10_LC_1_8_1/carryin          LogicCell40_SEQ_MODE_1000      0              5056   6952  RISE       1
counter_PWM0_10_LC_1_8_1/carryout         LogicCell40_SEQ_MODE_1000    126              5183   6952  RISE       2
counter_PWM0_11_LC_1_8_2/carryin          LogicCell40_SEQ_MODE_1000      0              5183   6952  RISE       1
counter_PWM0_11_LC_1_8_2/carryout         LogicCell40_SEQ_MODE_1000    126              5309   6952  RISE       2
I__264/I                                  InMux                          0              5309   7780  RISE       1
I__264/O                                  InMux                        259              5568   7780  RISE       1
counter_PWM0_12_LC_1_8_3/in3              LogicCell40_SEQ_MODE_1000      0              5568   7780  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1081/I                                         ClkMux                         0              2153  RISE       1
I__1081/O                                         ClkMux                       309              2461  RISE       1
counter_PWM0_12_LC_1_8_3/clk                      LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_PWM1_0_LC_1_1_0/lcout
Path End         : counter_PWM1_10_LC_1_2_2/in3
Capture Clock    : counter_PWM1_10_LC_1_2_2/clk
Setup Constraint : 11160p
Path slack       : 7906p

Capture Clock Arrival Time (PWM_Generator_Verilog|clk:R#2)   11160
+ Capture Clock Source Latency                                   0
+ Capture Clock Path Delay                                    2461
- Setup Time                                                  -274
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               13348

Launch Clock Arrival Time (PWM_Generator_Verilog|clk:R#1)      0
+ Launch Clock Source Latency                                  0
+ Launch Clock Path Delay                                   2461
+ Clock To Q                                                 540
+ Data Path Delay                                           2441
---------------------------------------------------------   ---- 
End-of-path arrival time (ps)                               5442
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1089/I                                         ClkMux                         0              2153  RISE       1
I__1089/O                                         ClkMux                       309              2461  RISE       1
counter_PWM1_0_LC_1_1_0/clk                       LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_PWM1_0_LC_1_1_0/lcout     LogicCell40_SEQ_MODE_1000    540              3001   6952  RISE       1
I__199/I                          LocalMux                       0              3001   6952  RISE       1
I__199/O                          LocalMux                     330              3331   6952  RISE       1
I__200/I                          InMux                          0              3331   6952  RISE       1
I__200/O                          InMux                        259              3590   6952  RISE       1
counter_PWM1_0_LC_1_1_0/in1       LogicCell40_SEQ_MODE_1000      0              3590   6952  RISE       1
counter_PWM1_0_LC_1_1_0/carryout  LogicCell40_SEQ_MODE_1000    259              3850   6952  RISE       2
counter_PWM1_1_LC_1_1_1/carryin   LogicCell40_SEQ_MODE_1000      0              3850   6952  RISE       1
counter_PWM1_1_LC_1_1_1/carryout  LogicCell40_SEQ_MODE_1000    126              3976   6952  RISE       2
counter_PWM1_2_LC_1_1_2/carryin   LogicCell40_SEQ_MODE_1000      0              3976   6952  RISE       1
counter_PWM1_2_LC_1_1_2/carryout  LogicCell40_SEQ_MODE_1000    126              4102   6952  RISE       2
counter_PWM1_3_LC_1_1_3/carryin   LogicCell40_SEQ_MODE_1000      0              4102   6952  RISE       1
counter_PWM1_3_LC_1_1_3/carryout  LogicCell40_SEQ_MODE_1000    126              4229   6952  RISE       2
counter_PWM1_4_LC_1_1_4/carryin   LogicCell40_SEQ_MODE_1000      0              4229   6952  RISE       1
counter_PWM1_4_LC_1_1_4/carryout  LogicCell40_SEQ_MODE_1000    126              4355   6952  RISE       2
counter_PWM1_5_LC_1_1_5/carryin   LogicCell40_SEQ_MODE_1000      0              4355   6952  RISE       1
counter_PWM1_5_LC_1_1_5/carryout  LogicCell40_SEQ_MODE_1000    126              4481   6952  RISE       2
counter_PWM1_6_LC_1_1_6/carryin   LogicCell40_SEQ_MODE_1000      0              4481   6952  RISE       1
counter_PWM1_6_LC_1_1_6/carryout  LogicCell40_SEQ_MODE_1000    126              4607   6952  RISE       2
counter_PWM1_7_LC_1_1_7/carryin   LogicCell40_SEQ_MODE_1000      0              4607   6952  RISE       1
counter_PWM1_7_LC_1_1_7/carryout  LogicCell40_SEQ_MODE_1000    126              4734   6952  RISE       1
IN_MUX_bfv_1_2_0_/carryinitin     ICE_CARRY_IN_MUX               0              4734   6952  RISE       1
IN_MUX_bfv_1_2_0_/carryinitout    ICE_CARRY_IN_MUX             196              4930   6952  RISE       2
counter_PWM1_8_LC_1_2_0/carryin   LogicCell40_SEQ_MODE_1000      0              4930   6952  RISE       1
counter_PWM1_8_LC_1_2_0/carryout  LogicCell40_SEQ_MODE_1000    126              5056   6952  RISE       2
counter_PWM1_9_LC_1_2_1/carryin   LogicCell40_SEQ_MODE_1000      0              5056   6952  RISE       1
counter_PWM1_9_LC_1_2_1/carryout  LogicCell40_SEQ_MODE_1000    126              5183   6952  RISE       2
I__202/I                          InMux                          0              5183   7906  RISE       1
I__202/O                          InMux                        259              5442   7906  RISE       1
counter_PWM1_10_LC_1_2_2/in3      LogicCell40_SEQ_MODE_1000      0              5442   7906  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1087/I                                         ClkMux                         0              2153  RISE       1
I__1087/O                                         ClkMux                       309              2461  RISE       1
counter_PWM1_10_LC_1_2_2/clk                      LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_PWM0_1_LC_1_6_4/lcout
Path End         : counter_PWM0_11_LC_1_8_2/in3
Capture Clock    : counter_PWM0_11_LC_1_8_2/clk
Setup Constraint : 11160p
Path slack       : 7906p

Capture Clock Arrival Time (PWM_Generator_Verilog|clk:R#2)   11160
+ Capture Clock Source Latency                                   0
+ Capture Clock Path Delay                                    2461
- Setup Time                                                  -274
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               13348

Launch Clock Arrival Time (PWM_Generator_Verilog|clk:R#1)      0
+ Launch Clock Source Latency                                  0
+ Launch Clock Path Delay                                   2461
+ Clock To Q                                                 540
+ Data Path Delay                                           2441
---------------------------------------------------------   ---- 
End-of-path arrival time (ps)                               5442
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1084/I                                         ClkMux                         0              2153  RISE       1
I__1084/O                                         ClkMux                       309              2461  RISE       1
counter_PWM0_1_LC_1_6_4/clk                       LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_PWM0_1_LC_1_6_4/lcout             LogicCell40_SEQ_MODE_1000    540              3001   6952  RISE       2
I__221/I                                  LocalMux                       0              3001   6952  RISE       1
I__221/O                                  LocalMux                     330              3331   6952  RISE       1
I__223/I                                  InMux                          0              3331   6952  RISE       1
I__223/O                                  InMux                        259              3590   6952  RISE       1
counter_PWM0_1_cry_1_c_LC_1_7_0/in1       LogicCell40_SEQ_MODE_0000      0              3590   6952  RISE       1
counter_PWM0_1_cry_1_c_LC_1_7_0/carryout  LogicCell40_SEQ_MODE_0000    259              3850   6952  RISE       2
counter_PWM0_2_LC_1_7_1/carryin           LogicCell40_SEQ_MODE_1000      0              3850   6952  RISE       1
counter_PWM0_2_LC_1_7_1/carryout          LogicCell40_SEQ_MODE_1000    126              3976   6952  RISE       2
counter_PWM0_3_LC_1_7_2/carryin           LogicCell40_SEQ_MODE_1000      0              3976   6952  RISE       1
counter_PWM0_3_LC_1_7_2/carryout          LogicCell40_SEQ_MODE_1000    126              4102   6952  RISE       2
counter_PWM0_4_LC_1_7_3/carryin           LogicCell40_SEQ_MODE_1000      0              4102   6952  RISE       1
counter_PWM0_4_LC_1_7_3/carryout          LogicCell40_SEQ_MODE_1000    126              4229   6952  RISE       2
counter_PWM0_5_LC_1_7_4/carryin           LogicCell40_SEQ_MODE_1000      0              4229   6952  RISE       1
counter_PWM0_5_LC_1_7_4/carryout          LogicCell40_SEQ_MODE_1000    126              4355   6952  RISE       2
counter_PWM0_6_LC_1_7_5/carryin           LogicCell40_SEQ_MODE_1000      0              4355   6952  RISE       1
counter_PWM0_6_LC_1_7_5/carryout          LogicCell40_SEQ_MODE_1000    126              4481   6952  RISE       2
counter_PWM0_7_LC_1_7_6/carryin           LogicCell40_SEQ_MODE_1000      0              4481   6952  RISE       1
counter_PWM0_7_LC_1_7_6/carryout          LogicCell40_SEQ_MODE_1000    126              4607   6952  RISE       2
counter_PWM0_8_LC_1_7_7/carryin           LogicCell40_SEQ_MODE_1000      0              4607   6952  RISE       1
counter_PWM0_8_LC_1_7_7/carryout          LogicCell40_SEQ_MODE_1000    126              4734   6952  RISE       1
IN_MUX_bfv_1_8_0_/carryinitin             ICE_CARRY_IN_MUX               0              4734   6952  RISE       1
IN_MUX_bfv_1_8_0_/carryinitout            ICE_CARRY_IN_MUX             196              4930   6952  RISE       2
counter_PWM0_9_LC_1_8_0/carryin           LogicCell40_SEQ_MODE_1000      0              4930   6952  RISE       1
counter_PWM0_9_LC_1_8_0/carryout          LogicCell40_SEQ_MODE_1000    126              5056   6952  RISE       2
counter_PWM0_10_LC_1_8_1/carryin          LogicCell40_SEQ_MODE_1000      0              5056   6952  RISE       1
counter_PWM0_10_LC_1_8_1/carryout         LogicCell40_SEQ_MODE_1000    126              5183   6952  RISE       2
I__230/I                                  InMux                          0              5183   7906  RISE       1
I__230/O                                  InMux                        259              5442   7906  RISE       1
counter_PWM0_11_LC_1_8_2/in3              LogicCell40_SEQ_MODE_1000      0              5442   7906  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1081/I                                         ClkMux                         0              2153  RISE       1
I__1081/O                                         ClkMux                       309              2461  RISE       1
counter_PWM0_11_LC_1_8_2/clk                      LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_PWM1_0_LC_1_1_0/lcout
Path End         : counter_PWM1_9_LC_1_2_1/in3
Capture Clock    : counter_PWM1_9_LC_1_2_1/clk
Setup Constraint : 11160p
Path slack       : 8032p

Capture Clock Arrival Time (PWM_Generator_Verilog|clk:R#2)   11160
+ Capture Clock Source Latency                                   0
+ Capture Clock Path Delay                                    2461
- Setup Time                                                  -274
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               13348

Launch Clock Arrival Time (PWM_Generator_Verilog|clk:R#1)      0
+ Launch Clock Source Latency                                  0
+ Launch Clock Path Delay                                   2461
+ Clock To Q                                                 540
+ Data Path Delay                                           2315
---------------------------------------------------------   ---- 
End-of-path arrival time (ps)                               5316
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1089/I                                         ClkMux                         0              2153  RISE       1
I__1089/O                                         ClkMux                       309              2461  RISE       1
counter_PWM1_0_LC_1_1_0/clk                       LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_PWM1_0_LC_1_1_0/lcout     LogicCell40_SEQ_MODE_1000    540              3001   6952  RISE       1
I__199/I                          LocalMux                       0              3001   6952  RISE       1
I__199/O                          LocalMux                     330              3331   6952  RISE       1
I__200/I                          InMux                          0              3331   6952  RISE       1
I__200/O                          InMux                        259              3590   6952  RISE       1
counter_PWM1_0_LC_1_1_0/in1       LogicCell40_SEQ_MODE_1000      0              3590   6952  RISE       1
counter_PWM1_0_LC_1_1_0/carryout  LogicCell40_SEQ_MODE_1000    259              3850   6952  RISE       2
counter_PWM1_1_LC_1_1_1/carryin   LogicCell40_SEQ_MODE_1000      0              3850   6952  RISE       1
counter_PWM1_1_LC_1_1_1/carryout  LogicCell40_SEQ_MODE_1000    126              3976   6952  RISE       2
counter_PWM1_2_LC_1_1_2/carryin   LogicCell40_SEQ_MODE_1000      0              3976   6952  RISE       1
counter_PWM1_2_LC_1_1_2/carryout  LogicCell40_SEQ_MODE_1000    126              4102   6952  RISE       2
counter_PWM1_3_LC_1_1_3/carryin   LogicCell40_SEQ_MODE_1000      0              4102   6952  RISE       1
counter_PWM1_3_LC_1_1_3/carryout  LogicCell40_SEQ_MODE_1000    126              4229   6952  RISE       2
counter_PWM1_4_LC_1_1_4/carryin   LogicCell40_SEQ_MODE_1000      0              4229   6952  RISE       1
counter_PWM1_4_LC_1_1_4/carryout  LogicCell40_SEQ_MODE_1000    126              4355   6952  RISE       2
counter_PWM1_5_LC_1_1_5/carryin   LogicCell40_SEQ_MODE_1000      0              4355   6952  RISE       1
counter_PWM1_5_LC_1_1_5/carryout  LogicCell40_SEQ_MODE_1000    126              4481   6952  RISE       2
counter_PWM1_6_LC_1_1_6/carryin   LogicCell40_SEQ_MODE_1000      0              4481   6952  RISE       1
counter_PWM1_6_LC_1_1_6/carryout  LogicCell40_SEQ_MODE_1000    126              4607   6952  RISE       2
counter_PWM1_7_LC_1_1_7/carryin   LogicCell40_SEQ_MODE_1000      0              4607   6952  RISE       1
counter_PWM1_7_LC_1_1_7/carryout  LogicCell40_SEQ_MODE_1000    126              4734   6952  RISE       1
IN_MUX_bfv_1_2_0_/carryinitin     ICE_CARRY_IN_MUX               0              4734   6952  RISE       1
IN_MUX_bfv_1_2_0_/carryinitout    ICE_CARRY_IN_MUX             196              4930   6952  RISE       2
counter_PWM1_8_LC_1_2_0/carryin   LogicCell40_SEQ_MODE_1000      0              4930   6952  RISE       1
counter_PWM1_8_LC_1_2_0/carryout  LogicCell40_SEQ_MODE_1000    126              5056   6952  RISE       2
I__203/I                          InMux                          0              5056   8032  RISE       1
I__203/O                          InMux                        259              5316   8032  RISE       1
counter_PWM1_9_LC_1_2_1/in3       LogicCell40_SEQ_MODE_1000      0              5316   8032  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1087/I                                         ClkMux                         0              2153  RISE       1
I__1087/O                                         ClkMux                       309              2461  RISE       1
counter_PWM1_9_LC_1_2_1/clk                       LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_PWM0_1_LC_1_6_4/lcout
Path End         : counter_PWM0_10_LC_1_8_1/in3
Capture Clock    : counter_PWM0_10_LC_1_8_1/clk
Setup Constraint : 11160p
Path slack       : 8032p

Capture Clock Arrival Time (PWM_Generator_Verilog|clk:R#2)   11160
+ Capture Clock Source Latency                                   0
+ Capture Clock Path Delay                                    2461
- Setup Time                                                  -274
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               13348

Launch Clock Arrival Time (PWM_Generator_Verilog|clk:R#1)      0
+ Launch Clock Source Latency                                  0
+ Launch Clock Path Delay                                   2461
+ Clock To Q                                                 540
+ Data Path Delay                                           2315
---------------------------------------------------------   ---- 
End-of-path arrival time (ps)                               5316
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1084/I                                         ClkMux                         0              2153  RISE       1
I__1084/O                                         ClkMux                       309              2461  RISE       1
counter_PWM0_1_LC_1_6_4/clk                       LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_PWM0_1_LC_1_6_4/lcout             LogicCell40_SEQ_MODE_1000    540              3001   6952  RISE       2
I__221/I                                  LocalMux                       0              3001   6952  RISE       1
I__221/O                                  LocalMux                     330              3331   6952  RISE       1
I__223/I                                  InMux                          0              3331   6952  RISE       1
I__223/O                                  InMux                        259              3590   6952  RISE       1
counter_PWM0_1_cry_1_c_LC_1_7_0/in1       LogicCell40_SEQ_MODE_0000      0              3590   6952  RISE       1
counter_PWM0_1_cry_1_c_LC_1_7_0/carryout  LogicCell40_SEQ_MODE_0000    259              3850   6952  RISE       2
counter_PWM0_2_LC_1_7_1/carryin           LogicCell40_SEQ_MODE_1000      0              3850   6952  RISE       1
counter_PWM0_2_LC_1_7_1/carryout          LogicCell40_SEQ_MODE_1000    126              3976   6952  RISE       2
counter_PWM0_3_LC_1_7_2/carryin           LogicCell40_SEQ_MODE_1000      0              3976   6952  RISE       1
counter_PWM0_3_LC_1_7_2/carryout          LogicCell40_SEQ_MODE_1000    126              4102   6952  RISE       2
counter_PWM0_4_LC_1_7_3/carryin           LogicCell40_SEQ_MODE_1000      0              4102   6952  RISE       1
counter_PWM0_4_LC_1_7_3/carryout          LogicCell40_SEQ_MODE_1000    126              4229   6952  RISE       2
counter_PWM0_5_LC_1_7_4/carryin           LogicCell40_SEQ_MODE_1000      0              4229   6952  RISE       1
counter_PWM0_5_LC_1_7_4/carryout          LogicCell40_SEQ_MODE_1000    126              4355   6952  RISE       2
counter_PWM0_6_LC_1_7_5/carryin           LogicCell40_SEQ_MODE_1000      0              4355   6952  RISE       1
counter_PWM0_6_LC_1_7_5/carryout          LogicCell40_SEQ_MODE_1000    126              4481   6952  RISE       2
counter_PWM0_7_LC_1_7_6/carryin           LogicCell40_SEQ_MODE_1000      0              4481   6952  RISE       1
counter_PWM0_7_LC_1_7_6/carryout          LogicCell40_SEQ_MODE_1000    126              4607   6952  RISE       2
counter_PWM0_8_LC_1_7_7/carryin           LogicCell40_SEQ_MODE_1000      0              4607   6952  RISE       1
counter_PWM0_8_LC_1_7_7/carryout          LogicCell40_SEQ_MODE_1000    126              4734   6952  RISE       1
IN_MUX_bfv_1_8_0_/carryinitin             ICE_CARRY_IN_MUX               0              4734   6952  RISE       1
IN_MUX_bfv_1_8_0_/carryinitout            ICE_CARRY_IN_MUX             196              4930   6952  RISE       2
counter_PWM0_9_LC_1_8_0/carryin           LogicCell40_SEQ_MODE_1000      0              4930   6952  RISE       1
counter_PWM0_9_LC_1_8_0/carryout          LogicCell40_SEQ_MODE_1000    126              5056   6952  RISE       2
I__231/I                                  InMux                          0              5056   8032  RISE       1
I__231/O                                  InMux                        259              5316   8032  RISE       1
counter_PWM0_10_LC_1_8_1/in3              LogicCell40_SEQ_MODE_1000      0              5316   8032  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1081/I                                         ClkMux                         0              2153  RISE       1
I__1081/O                                         ClkMux                       309              2461  RISE       1
counter_PWM0_10_LC_1_8_1/clk                      LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_PWM1_0_LC_1_1_0/lcout
Path End         : counter_PWM1_8_LC_1_2_0/in3
Capture Clock    : counter_PWM1_8_LC_1_2_0/clk
Setup Constraint : 11160p
Path slack       : 8158p

Capture Clock Arrival Time (PWM_Generator_Verilog|clk:R#2)   11160
+ Capture Clock Source Latency                                   0
+ Capture Clock Path Delay                                    2461
- Setup Time                                                  -274
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               13348

Launch Clock Arrival Time (PWM_Generator_Verilog|clk:R#1)      0
+ Launch Clock Source Latency                                  0
+ Launch Clock Path Delay                                   2461
+ Clock To Q                                                 540
+ Data Path Delay                                           2189
---------------------------------------------------------   ---- 
End-of-path arrival time (ps)                               5190
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1089/I                                         ClkMux                         0              2153  RISE       1
I__1089/O                                         ClkMux                       309              2461  RISE       1
counter_PWM1_0_LC_1_1_0/clk                       LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_PWM1_0_LC_1_1_0/lcout     LogicCell40_SEQ_MODE_1000    540              3001   6952  RISE       1
I__199/I                          LocalMux                       0              3001   6952  RISE       1
I__199/O                          LocalMux                     330              3331   6952  RISE       1
I__200/I                          InMux                          0              3331   6952  RISE       1
I__200/O                          InMux                        259              3590   6952  RISE       1
counter_PWM1_0_LC_1_1_0/in1       LogicCell40_SEQ_MODE_1000      0              3590   6952  RISE       1
counter_PWM1_0_LC_1_1_0/carryout  LogicCell40_SEQ_MODE_1000    259              3850   6952  RISE       2
counter_PWM1_1_LC_1_1_1/carryin   LogicCell40_SEQ_MODE_1000      0              3850   6952  RISE       1
counter_PWM1_1_LC_1_1_1/carryout  LogicCell40_SEQ_MODE_1000    126              3976   6952  RISE       2
counter_PWM1_2_LC_1_1_2/carryin   LogicCell40_SEQ_MODE_1000      0              3976   6952  RISE       1
counter_PWM1_2_LC_1_1_2/carryout  LogicCell40_SEQ_MODE_1000    126              4102   6952  RISE       2
counter_PWM1_3_LC_1_1_3/carryin   LogicCell40_SEQ_MODE_1000      0              4102   6952  RISE       1
counter_PWM1_3_LC_1_1_3/carryout  LogicCell40_SEQ_MODE_1000    126              4229   6952  RISE       2
counter_PWM1_4_LC_1_1_4/carryin   LogicCell40_SEQ_MODE_1000      0              4229   6952  RISE       1
counter_PWM1_4_LC_1_1_4/carryout  LogicCell40_SEQ_MODE_1000    126              4355   6952  RISE       2
counter_PWM1_5_LC_1_1_5/carryin   LogicCell40_SEQ_MODE_1000      0              4355   6952  RISE       1
counter_PWM1_5_LC_1_1_5/carryout  LogicCell40_SEQ_MODE_1000    126              4481   6952  RISE       2
counter_PWM1_6_LC_1_1_6/carryin   LogicCell40_SEQ_MODE_1000      0              4481   6952  RISE       1
counter_PWM1_6_LC_1_1_6/carryout  LogicCell40_SEQ_MODE_1000    126              4607   6952  RISE       2
counter_PWM1_7_LC_1_1_7/carryin   LogicCell40_SEQ_MODE_1000      0              4607   6952  RISE       1
counter_PWM1_7_LC_1_1_7/carryout  LogicCell40_SEQ_MODE_1000    126              4734   6952  RISE       1
IN_MUX_bfv_1_2_0_/carryinitin     ICE_CARRY_IN_MUX               0              4734   6952  RISE       1
IN_MUX_bfv_1_2_0_/carryinitout    ICE_CARRY_IN_MUX             196              4930   6952  RISE       2
I__204/I                          InMux                          0              4930   8158  RISE       1
I__204/O                          InMux                        259              5190   8158  RISE       1
counter_PWM1_8_LC_1_2_0/in3       LogicCell40_SEQ_MODE_1000      0              5190   8158  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1087/I                                         ClkMux                         0              2153  RISE       1
I__1087/O                                         ClkMux                       309              2461  RISE       1
counter_PWM1_8_LC_1_2_0/clk                       LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_PWM0_1_LC_1_6_4/lcout
Path End         : counter_PWM0_9_LC_1_8_0/in3
Capture Clock    : counter_PWM0_9_LC_1_8_0/clk
Setup Constraint : 11160p
Path slack       : 8158p

Capture Clock Arrival Time (PWM_Generator_Verilog|clk:R#2)   11160
+ Capture Clock Source Latency                                   0
+ Capture Clock Path Delay                                    2461
- Setup Time                                                  -274
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               13348

Launch Clock Arrival Time (PWM_Generator_Verilog|clk:R#1)      0
+ Launch Clock Source Latency                                  0
+ Launch Clock Path Delay                                   2461
+ Clock To Q                                                 540
+ Data Path Delay                                           2189
---------------------------------------------------------   ---- 
End-of-path arrival time (ps)                               5190
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1084/I                                         ClkMux                         0              2153  RISE       1
I__1084/O                                         ClkMux                       309              2461  RISE       1
counter_PWM0_1_LC_1_6_4/clk                       LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_PWM0_1_LC_1_6_4/lcout             LogicCell40_SEQ_MODE_1000    540              3001   6952  RISE       2
I__221/I                                  LocalMux                       0              3001   6952  RISE       1
I__221/O                                  LocalMux                     330              3331   6952  RISE       1
I__223/I                                  InMux                          0              3331   6952  RISE       1
I__223/O                                  InMux                        259              3590   6952  RISE       1
counter_PWM0_1_cry_1_c_LC_1_7_0/in1       LogicCell40_SEQ_MODE_0000      0              3590   6952  RISE       1
counter_PWM0_1_cry_1_c_LC_1_7_0/carryout  LogicCell40_SEQ_MODE_0000    259              3850   6952  RISE       2
counter_PWM0_2_LC_1_7_1/carryin           LogicCell40_SEQ_MODE_1000      0              3850   6952  RISE       1
counter_PWM0_2_LC_1_7_1/carryout          LogicCell40_SEQ_MODE_1000    126              3976   6952  RISE       2
counter_PWM0_3_LC_1_7_2/carryin           LogicCell40_SEQ_MODE_1000      0              3976   6952  RISE       1
counter_PWM0_3_LC_1_7_2/carryout          LogicCell40_SEQ_MODE_1000    126              4102   6952  RISE       2
counter_PWM0_4_LC_1_7_3/carryin           LogicCell40_SEQ_MODE_1000      0              4102   6952  RISE       1
counter_PWM0_4_LC_1_7_3/carryout          LogicCell40_SEQ_MODE_1000    126              4229   6952  RISE       2
counter_PWM0_5_LC_1_7_4/carryin           LogicCell40_SEQ_MODE_1000      0              4229   6952  RISE       1
counter_PWM0_5_LC_1_7_4/carryout          LogicCell40_SEQ_MODE_1000    126              4355   6952  RISE       2
counter_PWM0_6_LC_1_7_5/carryin           LogicCell40_SEQ_MODE_1000      0              4355   6952  RISE       1
counter_PWM0_6_LC_1_7_5/carryout          LogicCell40_SEQ_MODE_1000    126              4481   6952  RISE       2
counter_PWM0_7_LC_1_7_6/carryin           LogicCell40_SEQ_MODE_1000      0              4481   6952  RISE       1
counter_PWM0_7_LC_1_7_6/carryout          LogicCell40_SEQ_MODE_1000    126              4607   6952  RISE       2
counter_PWM0_8_LC_1_7_7/carryin           LogicCell40_SEQ_MODE_1000      0              4607   6952  RISE       1
counter_PWM0_8_LC_1_7_7/carryout          LogicCell40_SEQ_MODE_1000    126              4734   6952  RISE       1
IN_MUX_bfv_1_8_0_/carryinitin             ICE_CARRY_IN_MUX               0              4734   6952  RISE       1
IN_MUX_bfv_1_8_0_/carryinitout            ICE_CARRY_IN_MUX             196              4930   6952  RISE       2
I__232/I                                  InMux                          0              4930   8158  RISE       1
I__232/O                                  InMux                        259              5190   8158  RISE       1
counter_PWM0_9_LC_1_8_0/in3               LogicCell40_SEQ_MODE_1000      0              5190   8158  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1081/I                                         ClkMux                         0              2153  RISE       1
I__1081/O                                         ClkMux                       309              2461  RISE       1
counter_PWM0_9_LC_1_8_0/clk                       LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_PWM1_0_LC_1_1_0/lcout
Path End         : counter_PWM1_7_LC_1_1_7/in3
Capture Clock    : counter_PWM1_7_LC_1_1_7/clk
Setup Constraint : 11160p
Path slack       : 8481p

Capture Clock Arrival Time (PWM_Generator_Verilog|clk:R#2)   11160
+ Capture Clock Source Latency                                   0
+ Capture Clock Path Delay                                    2461
- Setup Time                                                  -274
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               13348

Launch Clock Arrival Time (PWM_Generator_Verilog|clk:R#1)      0
+ Launch Clock Source Latency                                  0
+ Launch Clock Path Delay                                   2461
+ Clock To Q                                                 540
+ Data Path Delay                                           1866
---------------------------------------------------------   ---- 
End-of-path arrival time (ps)                               4867
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1089/I                                         ClkMux                         0              2153  RISE       1
I__1089/O                                         ClkMux                       309              2461  RISE       1
counter_PWM1_0_LC_1_1_0/clk                       LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_PWM1_0_LC_1_1_0/lcout     LogicCell40_SEQ_MODE_1000    540              3001   6952  RISE       1
I__199/I                          LocalMux                       0              3001   6952  RISE       1
I__199/O                          LocalMux                     330              3331   6952  RISE       1
I__200/I                          InMux                          0              3331   6952  RISE       1
I__200/O                          InMux                        259              3590   6952  RISE       1
counter_PWM1_0_LC_1_1_0/in1       LogicCell40_SEQ_MODE_1000      0              3590   6952  RISE       1
counter_PWM1_0_LC_1_1_0/carryout  LogicCell40_SEQ_MODE_1000    259              3850   6952  RISE       2
counter_PWM1_1_LC_1_1_1/carryin   LogicCell40_SEQ_MODE_1000      0              3850   6952  RISE       1
counter_PWM1_1_LC_1_1_1/carryout  LogicCell40_SEQ_MODE_1000    126              3976   6952  RISE       2
counter_PWM1_2_LC_1_1_2/carryin   LogicCell40_SEQ_MODE_1000      0              3976   6952  RISE       1
counter_PWM1_2_LC_1_1_2/carryout  LogicCell40_SEQ_MODE_1000    126              4102   6952  RISE       2
counter_PWM1_3_LC_1_1_3/carryin   LogicCell40_SEQ_MODE_1000      0              4102   6952  RISE       1
counter_PWM1_3_LC_1_1_3/carryout  LogicCell40_SEQ_MODE_1000    126              4229   6952  RISE       2
counter_PWM1_4_LC_1_1_4/carryin   LogicCell40_SEQ_MODE_1000      0              4229   6952  RISE       1
counter_PWM1_4_LC_1_1_4/carryout  LogicCell40_SEQ_MODE_1000    126              4355   6952  RISE       2
counter_PWM1_5_LC_1_1_5/carryin   LogicCell40_SEQ_MODE_1000      0              4355   6952  RISE       1
counter_PWM1_5_LC_1_1_5/carryout  LogicCell40_SEQ_MODE_1000    126              4481   6952  RISE       2
counter_PWM1_6_LC_1_1_6/carryin   LogicCell40_SEQ_MODE_1000      0              4481   6952  RISE       1
counter_PWM1_6_LC_1_1_6/carryout  LogicCell40_SEQ_MODE_1000    126              4607   6952  RISE       2
I__205/I                          InMux                          0              4607   8481  RISE       1
I__205/O                          InMux                        259              4867   8481  RISE       1
counter_PWM1_7_LC_1_1_7/in3       LogicCell40_SEQ_MODE_1000      0              4867   8481  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1089/I                                         ClkMux                         0              2153  RISE       1
I__1089/O                                         ClkMux                       309              2461  RISE       1
counter_PWM1_7_LC_1_1_7/clk                       LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_PWM0_1_LC_1_6_4/lcout
Path End         : counter_PWM0_8_LC_1_7_7/in3
Capture Clock    : counter_PWM0_8_LC_1_7_7/clk
Setup Constraint : 11160p
Path slack       : 8481p

Capture Clock Arrival Time (PWM_Generator_Verilog|clk:R#2)   11160
+ Capture Clock Source Latency                                   0
+ Capture Clock Path Delay                                    2461
- Setup Time                                                  -274
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               13348

Launch Clock Arrival Time (PWM_Generator_Verilog|clk:R#1)      0
+ Launch Clock Source Latency                                  0
+ Launch Clock Path Delay                                   2461
+ Clock To Q                                                 540
+ Data Path Delay                                           1866
---------------------------------------------------------   ---- 
End-of-path arrival time (ps)                               4867
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1084/I                                         ClkMux                         0              2153  RISE       1
I__1084/O                                         ClkMux                       309              2461  RISE       1
counter_PWM0_1_LC_1_6_4/clk                       LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_PWM0_1_LC_1_6_4/lcout             LogicCell40_SEQ_MODE_1000    540              3001   6952  RISE       2
I__221/I                                  LocalMux                       0              3001   6952  RISE       1
I__221/O                                  LocalMux                     330              3331   6952  RISE       1
I__223/I                                  InMux                          0              3331   6952  RISE       1
I__223/O                                  InMux                        259              3590   6952  RISE       1
counter_PWM0_1_cry_1_c_LC_1_7_0/in1       LogicCell40_SEQ_MODE_0000      0              3590   6952  RISE       1
counter_PWM0_1_cry_1_c_LC_1_7_0/carryout  LogicCell40_SEQ_MODE_0000    259              3850   6952  RISE       2
counter_PWM0_2_LC_1_7_1/carryin           LogicCell40_SEQ_MODE_1000      0              3850   6952  RISE       1
counter_PWM0_2_LC_1_7_1/carryout          LogicCell40_SEQ_MODE_1000    126              3976   6952  RISE       2
counter_PWM0_3_LC_1_7_2/carryin           LogicCell40_SEQ_MODE_1000      0              3976   6952  RISE       1
counter_PWM0_3_LC_1_7_2/carryout          LogicCell40_SEQ_MODE_1000    126              4102   6952  RISE       2
counter_PWM0_4_LC_1_7_3/carryin           LogicCell40_SEQ_MODE_1000      0              4102   6952  RISE       1
counter_PWM0_4_LC_1_7_3/carryout          LogicCell40_SEQ_MODE_1000    126              4229   6952  RISE       2
counter_PWM0_5_LC_1_7_4/carryin           LogicCell40_SEQ_MODE_1000      0              4229   6952  RISE       1
counter_PWM0_5_LC_1_7_4/carryout          LogicCell40_SEQ_MODE_1000    126              4355   6952  RISE       2
counter_PWM0_6_LC_1_7_5/carryin           LogicCell40_SEQ_MODE_1000      0              4355   6952  RISE       1
counter_PWM0_6_LC_1_7_5/carryout          LogicCell40_SEQ_MODE_1000    126              4481   6952  RISE       2
counter_PWM0_7_LC_1_7_6/carryin           LogicCell40_SEQ_MODE_1000      0              4481   6952  RISE       1
counter_PWM0_7_LC_1_7_6/carryout          LogicCell40_SEQ_MODE_1000    126              4607   6952  RISE       2
I__233/I                                  InMux                          0              4607   8481  RISE       1
I__233/O                                  InMux                        259              4867   8481  RISE       1
counter_PWM0_8_LC_1_7_7/in3               LogicCell40_SEQ_MODE_1000      0              4867   8481  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1082/I                                         ClkMux                         0              2153  RISE       1
I__1082/O                                         ClkMux                       309              2461  RISE       1
counter_PWM0_8_LC_1_7_7/clk                       LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_PWM1_0_LC_1_1_0/lcout
Path End         : counter_PWM1_6_LC_1_1_6/in3
Capture Clock    : counter_PWM1_6_LC_1_1_6/clk
Setup Constraint : 11160p
Path slack       : 8607p

Capture Clock Arrival Time (PWM_Generator_Verilog|clk:R#2)   11160
+ Capture Clock Source Latency                                   0
+ Capture Clock Path Delay                                    2461
- Setup Time                                                  -274
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               13348

Launch Clock Arrival Time (PWM_Generator_Verilog|clk:R#1)      0
+ Launch Clock Source Latency                                  0
+ Launch Clock Path Delay                                   2461
+ Clock To Q                                                 540
+ Data Path Delay                                           1740
---------------------------------------------------------   ---- 
End-of-path arrival time (ps)                               4741
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1089/I                                         ClkMux                         0              2153  RISE       1
I__1089/O                                         ClkMux                       309              2461  RISE       1
counter_PWM1_0_LC_1_1_0/clk                       LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_PWM1_0_LC_1_1_0/lcout     LogicCell40_SEQ_MODE_1000    540              3001   6952  RISE       1
I__199/I                          LocalMux                       0              3001   6952  RISE       1
I__199/O                          LocalMux                     330              3331   6952  RISE       1
I__200/I                          InMux                          0              3331   6952  RISE       1
I__200/O                          InMux                        259              3590   6952  RISE       1
counter_PWM1_0_LC_1_1_0/in1       LogicCell40_SEQ_MODE_1000      0              3590   6952  RISE       1
counter_PWM1_0_LC_1_1_0/carryout  LogicCell40_SEQ_MODE_1000    259              3850   6952  RISE       2
counter_PWM1_1_LC_1_1_1/carryin   LogicCell40_SEQ_MODE_1000      0              3850   6952  RISE       1
counter_PWM1_1_LC_1_1_1/carryout  LogicCell40_SEQ_MODE_1000    126              3976   6952  RISE       2
counter_PWM1_2_LC_1_1_2/carryin   LogicCell40_SEQ_MODE_1000      0              3976   6952  RISE       1
counter_PWM1_2_LC_1_1_2/carryout  LogicCell40_SEQ_MODE_1000    126              4102   6952  RISE       2
counter_PWM1_3_LC_1_1_3/carryin   LogicCell40_SEQ_MODE_1000      0              4102   6952  RISE       1
counter_PWM1_3_LC_1_1_3/carryout  LogicCell40_SEQ_MODE_1000    126              4229   6952  RISE       2
counter_PWM1_4_LC_1_1_4/carryin   LogicCell40_SEQ_MODE_1000      0              4229   6952  RISE       1
counter_PWM1_4_LC_1_1_4/carryout  LogicCell40_SEQ_MODE_1000    126              4355   6952  RISE       2
counter_PWM1_5_LC_1_1_5/carryin   LogicCell40_SEQ_MODE_1000      0              4355   6952  RISE       1
counter_PWM1_5_LC_1_1_5/carryout  LogicCell40_SEQ_MODE_1000    126              4481   6952  RISE       2
I__206/I                          InMux                          0              4481   8607  RISE       1
I__206/O                          InMux                        259              4741   8607  RISE       1
counter_PWM1_6_LC_1_1_6/in3       LogicCell40_SEQ_MODE_1000      0              4741   8607  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1089/I                                         ClkMux                         0              2153  RISE       1
I__1089/O                                         ClkMux                       309              2461  RISE       1
counter_PWM1_6_LC_1_1_6/clk                       LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_PWM0_1_LC_1_6_4/lcout
Path End         : counter_PWM0_7_LC_1_7_6/in3
Capture Clock    : counter_PWM0_7_LC_1_7_6/clk
Setup Constraint : 11160p
Path slack       : 8607p

Capture Clock Arrival Time (PWM_Generator_Verilog|clk:R#2)   11160
+ Capture Clock Source Latency                                   0
+ Capture Clock Path Delay                                    2461
- Setup Time                                                  -274
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               13348

Launch Clock Arrival Time (PWM_Generator_Verilog|clk:R#1)      0
+ Launch Clock Source Latency                                  0
+ Launch Clock Path Delay                                   2461
+ Clock To Q                                                 540
+ Data Path Delay                                           1740
---------------------------------------------------------   ---- 
End-of-path arrival time (ps)                               4741
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1084/I                                         ClkMux                         0              2153  RISE       1
I__1084/O                                         ClkMux                       309              2461  RISE       1
counter_PWM0_1_LC_1_6_4/clk                       LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_PWM0_1_LC_1_6_4/lcout             LogicCell40_SEQ_MODE_1000    540              3001   6952  RISE       2
I__221/I                                  LocalMux                       0              3001   6952  RISE       1
I__221/O                                  LocalMux                     330              3331   6952  RISE       1
I__223/I                                  InMux                          0              3331   6952  RISE       1
I__223/O                                  InMux                        259              3590   6952  RISE       1
counter_PWM0_1_cry_1_c_LC_1_7_0/in1       LogicCell40_SEQ_MODE_0000      0              3590   6952  RISE       1
counter_PWM0_1_cry_1_c_LC_1_7_0/carryout  LogicCell40_SEQ_MODE_0000    259              3850   6952  RISE       2
counter_PWM0_2_LC_1_7_1/carryin           LogicCell40_SEQ_MODE_1000      0              3850   6952  RISE       1
counter_PWM0_2_LC_1_7_1/carryout          LogicCell40_SEQ_MODE_1000    126              3976   6952  RISE       2
counter_PWM0_3_LC_1_7_2/carryin           LogicCell40_SEQ_MODE_1000      0              3976   6952  RISE       1
counter_PWM0_3_LC_1_7_2/carryout          LogicCell40_SEQ_MODE_1000    126              4102   6952  RISE       2
counter_PWM0_4_LC_1_7_3/carryin           LogicCell40_SEQ_MODE_1000      0              4102   6952  RISE       1
counter_PWM0_4_LC_1_7_3/carryout          LogicCell40_SEQ_MODE_1000    126              4229   6952  RISE       2
counter_PWM0_5_LC_1_7_4/carryin           LogicCell40_SEQ_MODE_1000      0              4229   6952  RISE       1
counter_PWM0_5_LC_1_7_4/carryout          LogicCell40_SEQ_MODE_1000    126              4355   6952  RISE       2
counter_PWM0_6_LC_1_7_5/carryin           LogicCell40_SEQ_MODE_1000      0              4355   6952  RISE       1
counter_PWM0_6_LC_1_7_5/carryout          LogicCell40_SEQ_MODE_1000    126              4481   6952  RISE       2
I__234/I                                  InMux                          0              4481   8607  RISE       1
I__234/O                                  InMux                        259              4741   8607  RISE       1
counter_PWM0_7_LC_1_7_6/in3               LogicCell40_SEQ_MODE_1000      0              4741   8607  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1082/I                                         ClkMux                         0              2153  RISE       1
I__1082/O                                         ClkMux                       309              2461  RISE       1
counter_PWM0_7_LC_1_7_6/clk                       LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_PWM1_0_LC_1_1_0/lcout
Path End         : counter_PWM1_5_LC_1_1_5/in3
Capture Clock    : counter_PWM1_5_LC_1_1_5/clk
Setup Constraint : 11160p
Path slack       : 8734p

Capture Clock Arrival Time (PWM_Generator_Verilog|clk:R#2)   11160
+ Capture Clock Source Latency                                   0
+ Capture Clock Path Delay                                    2461
- Setup Time                                                  -274
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               13348

Launch Clock Arrival Time (PWM_Generator_Verilog|clk:R#1)      0
+ Launch Clock Source Latency                                  0
+ Launch Clock Path Delay                                   2461
+ Clock To Q                                                 540
+ Data Path Delay                                           1613
---------------------------------------------------------   ---- 
End-of-path arrival time (ps)                               4614
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1089/I                                         ClkMux                         0              2153  RISE       1
I__1089/O                                         ClkMux                       309              2461  RISE       1
counter_PWM1_0_LC_1_1_0/clk                       LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_PWM1_0_LC_1_1_0/lcout     LogicCell40_SEQ_MODE_1000    540              3001   6952  RISE       1
I__199/I                          LocalMux                       0              3001   6952  RISE       1
I__199/O                          LocalMux                     330              3331   6952  RISE       1
I__200/I                          InMux                          0              3331   6952  RISE       1
I__200/O                          InMux                        259              3590   6952  RISE       1
counter_PWM1_0_LC_1_1_0/in1       LogicCell40_SEQ_MODE_1000      0              3590   6952  RISE       1
counter_PWM1_0_LC_1_1_0/carryout  LogicCell40_SEQ_MODE_1000    259              3850   6952  RISE       2
counter_PWM1_1_LC_1_1_1/carryin   LogicCell40_SEQ_MODE_1000      0              3850   6952  RISE       1
counter_PWM1_1_LC_1_1_1/carryout  LogicCell40_SEQ_MODE_1000    126              3976   6952  RISE       2
counter_PWM1_2_LC_1_1_2/carryin   LogicCell40_SEQ_MODE_1000      0              3976   6952  RISE       1
counter_PWM1_2_LC_1_1_2/carryout  LogicCell40_SEQ_MODE_1000    126              4102   6952  RISE       2
counter_PWM1_3_LC_1_1_3/carryin   LogicCell40_SEQ_MODE_1000      0              4102   6952  RISE       1
counter_PWM1_3_LC_1_1_3/carryout  LogicCell40_SEQ_MODE_1000    126              4229   6952  RISE       2
counter_PWM1_4_LC_1_1_4/carryin   LogicCell40_SEQ_MODE_1000      0              4229   6952  RISE       1
counter_PWM1_4_LC_1_1_4/carryout  LogicCell40_SEQ_MODE_1000    126              4355   6952  RISE       2
I__207/I                          InMux                          0              4355   8733  RISE       1
I__207/O                          InMux                        259              4614   8733  RISE       1
counter_PWM1_5_LC_1_1_5/in3       LogicCell40_SEQ_MODE_1000      0              4614   8733  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1089/I                                         ClkMux                         0              2153  RISE       1
I__1089/O                                         ClkMux                       309              2461  RISE       1
counter_PWM1_5_LC_1_1_5/clk                       LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_PWM0_1_LC_1_6_4/lcout
Path End         : counter_PWM0_6_LC_1_7_5/in3
Capture Clock    : counter_PWM0_6_LC_1_7_5/clk
Setup Constraint : 11160p
Path slack       : 8734p

Capture Clock Arrival Time (PWM_Generator_Verilog|clk:R#2)   11160
+ Capture Clock Source Latency                                   0
+ Capture Clock Path Delay                                    2461
- Setup Time                                                  -274
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               13348

Launch Clock Arrival Time (PWM_Generator_Verilog|clk:R#1)      0
+ Launch Clock Source Latency                                  0
+ Launch Clock Path Delay                                   2461
+ Clock To Q                                                 540
+ Data Path Delay                                           1613
---------------------------------------------------------   ---- 
End-of-path arrival time (ps)                               4614
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1084/I                                         ClkMux                         0              2153  RISE       1
I__1084/O                                         ClkMux                       309              2461  RISE       1
counter_PWM0_1_LC_1_6_4/clk                       LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_PWM0_1_LC_1_6_4/lcout             LogicCell40_SEQ_MODE_1000    540              3001   6952  RISE       2
I__221/I                                  LocalMux                       0              3001   6952  RISE       1
I__221/O                                  LocalMux                     330              3331   6952  RISE       1
I__223/I                                  InMux                          0              3331   6952  RISE       1
I__223/O                                  InMux                        259              3590   6952  RISE       1
counter_PWM0_1_cry_1_c_LC_1_7_0/in1       LogicCell40_SEQ_MODE_0000      0              3590   6952  RISE       1
counter_PWM0_1_cry_1_c_LC_1_7_0/carryout  LogicCell40_SEQ_MODE_0000    259              3850   6952  RISE       2
counter_PWM0_2_LC_1_7_1/carryin           LogicCell40_SEQ_MODE_1000      0              3850   6952  RISE       1
counter_PWM0_2_LC_1_7_1/carryout          LogicCell40_SEQ_MODE_1000    126              3976   6952  RISE       2
counter_PWM0_3_LC_1_7_2/carryin           LogicCell40_SEQ_MODE_1000      0              3976   6952  RISE       1
counter_PWM0_3_LC_1_7_2/carryout          LogicCell40_SEQ_MODE_1000    126              4102   6952  RISE       2
counter_PWM0_4_LC_1_7_3/carryin           LogicCell40_SEQ_MODE_1000      0              4102   6952  RISE       1
counter_PWM0_4_LC_1_7_3/carryout          LogicCell40_SEQ_MODE_1000    126              4229   6952  RISE       2
counter_PWM0_5_LC_1_7_4/carryin           LogicCell40_SEQ_MODE_1000      0              4229   6952  RISE       1
counter_PWM0_5_LC_1_7_4/carryout          LogicCell40_SEQ_MODE_1000    126              4355   6952  RISE       2
I__235/I                                  InMux                          0              4355   8733  RISE       1
I__235/O                                  InMux                        259              4614   8733  RISE       1
counter_PWM0_6_LC_1_7_5/in3               LogicCell40_SEQ_MODE_1000      0              4614   8733  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1082/I                                         ClkMux                         0              2153  RISE       1
I__1082/O                                         ClkMux                       309              2461  RISE       1
counter_PWM0_6_LC_1_7_5/clk                       LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_PWM1_0_LC_1_1_0/lcout
Path End         : counter_PWM1_4_LC_1_1_4/in3
Capture Clock    : counter_PWM1_4_LC_1_1_4/clk
Setup Constraint : 11160p
Path slack       : 8860p

Capture Clock Arrival Time (PWM_Generator_Verilog|clk:R#2)   11160
+ Capture Clock Source Latency                                   0
+ Capture Clock Path Delay                                    2461
- Setup Time                                                  -274
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               13348

Launch Clock Arrival Time (PWM_Generator_Verilog|clk:R#1)      0
+ Launch Clock Source Latency                                  0
+ Launch Clock Path Delay                                   2461
+ Clock To Q                                                 540
+ Data Path Delay                                           1487
---------------------------------------------------------   ---- 
End-of-path arrival time (ps)                               4488
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1089/I                                         ClkMux                         0              2153  RISE       1
I__1089/O                                         ClkMux                       309              2461  RISE       1
counter_PWM1_0_LC_1_1_0/clk                       LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_PWM1_0_LC_1_1_0/lcout     LogicCell40_SEQ_MODE_1000    540              3001   6952  RISE       1
I__199/I                          LocalMux                       0              3001   6952  RISE       1
I__199/O                          LocalMux                     330              3331   6952  RISE       1
I__200/I                          InMux                          0              3331   6952  RISE       1
I__200/O                          InMux                        259              3590   6952  RISE       1
counter_PWM1_0_LC_1_1_0/in1       LogicCell40_SEQ_MODE_1000      0              3590   6952  RISE       1
counter_PWM1_0_LC_1_1_0/carryout  LogicCell40_SEQ_MODE_1000    259              3850   6952  RISE       2
counter_PWM1_1_LC_1_1_1/carryin   LogicCell40_SEQ_MODE_1000      0              3850   6952  RISE       1
counter_PWM1_1_LC_1_1_1/carryout  LogicCell40_SEQ_MODE_1000    126              3976   6952  RISE       2
counter_PWM1_2_LC_1_1_2/carryin   LogicCell40_SEQ_MODE_1000      0              3976   6952  RISE       1
counter_PWM1_2_LC_1_1_2/carryout  LogicCell40_SEQ_MODE_1000    126              4102   6952  RISE       2
counter_PWM1_3_LC_1_1_3/carryin   LogicCell40_SEQ_MODE_1000      0              4102   6952  RISE       1
counter_PWM1_3_LC_1_1_3/carryout  LogicCell40_SEQ_MODE_1000    126              4229   6952  RISE       2
I__208/I                          InMux                          0              4229   8860  RISE       1
I__208/O                          InMux                        259              4488   8860  RISE       1
counter_PWM1_4_LC_1_1_4/in3       LogicCell40_SEQ_MODE_1000      0              4488   8860  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1089/I                                         ClkMux                         0              2153  RISE       1
I__1089/O                                         ClkMux                       309              2461  RISE       1
counter_PWM1_4_LC_1_1_4/clk                       LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_PWM0_1_LC_1_6_4/lcout
Path End         : counter_PWM0_5_LC_1_7_4/in3
Capture Clock    : counter_PWM0_5_LC_1_7_4/clk
Setup Constraint : 11160p
Path slack       : 8860p

Capture Clock Arrival Time (PWM_Generator_Verilog|clk:R#2)   11160
+ Capture Clock Source Latency                                   0
+ Capture Clock Path Delay                                    2461
- Setup Time                                                  -274
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               13348

Launch Clock Arrival Time (PWM_Generator_Verilog|clk:R#1)      0
+ Launch Clock Source Latency                                  0
+ Launch Clock Path Delay                                   2461
+ Clock To Q                                                 540
+ Data Path Delay                                           1487
---------------------------------------------------------   ---- 
End-of-path arrival time (ps)                               4488
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1084/I                                         ClkMux                         0              2153  RISE       1
I__1084/O                                         ClkMux                       309              2461  RISE       1
counter_PWM0_1_LC_1_6_4/clk                       LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_PWM0_1_LC_1_6_4/lcout             LogicCell40_SEQ_MODE_1000    540              3001   6952  RISE       2
I__221/I                                  LocalMux                       0              3001   6952  RISE       1
I__221/O                                  LocalMux                     330              3331   6952  RISE       1
I__223/I                                  InMux                          0              3331   6952  RISE       1
I__223/O                                  InMux                        259              3590   6952  RISE       1
counter_PWM0_1_cry_1_c_LC_1_7_0/in1       LogicCell40_SEQ_MODE_0000      0              3590   6952  RISE       1
counter_PWM0_1_cry_1_c_LC_1_7_0/carryout  LogicCell40_SEQ_MODE_0000    259              3850   6952  RISE       2
counter_PWM0_2_LC_1_7_1/carryin           LogicCell40_SEQ_MODE_1000      0              3850   6952  RISE       1
counter_PWM0_2_LC_1_7_1/carryout          LogicCell40_SEQ_MODE_1000    126              3976   6952  RISE       2
counter_PWM0_3_LC_1_7_2/carryin           LogicCell40_SEQ_MODE_1000      0              3976   6952  RISE       1
counter_PWM0_3_LC_1_7_2/carryout          LogicCell40_SEQ_MODE_1000    126              4102   6952  RISE       2
counter_PWM0_4_LC_1_7_3/carryin           LogicCell40_SEQ_MODE_1000      0              4102   6952  RISE       1
counter_PWM0_4_LC_1_7_3/carryout          LogicCell40_SEQ_MODE_1000    126              4229   6952  RISE       2
I__236/I                                  InMux                          0              4229   8860  RISE       1
I__236/O                                  InMux                        259              4488   8860  RISE       1
counter_PWM0_5_LC_1_7_4/in3               LogicCell40_SEQ_MODE_1000      0              4488   8860  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1082/I                                         ClkMux                         0              2153  RISE       1
I__1082/O                                         ClkMux                       309              2461  RISE       1
counter_PWM0_5_LC_1_7_4/clk                       LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_PWM1_0_LC_1_1_0/lcout
Path End         : counter_PWM1_3_LC_1_1_3/in3
Capture Clock    : counter_PWM1_3_LC_1_1_3/clk
Setup Constraint : 11160p
Path slack       : 8986p

Capture Clock Arrival Time (PWM_Generator_Verilog|clk:R#2)   11160
+ Capture Clock Source Latency                                   0
+ Capture Clock Path Delay                                    2461
- Setup Time                                                  -274
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               13348

Launch Clock Arrival Time (PWM_Generator_Verilog|clk:R#1)      0
+ Launch Clock Source Latency                                  0
+ Launch Clock Path Delay                                   2461
+ Clock To Q                                                 540
+ Data Path Delay                                           1361
---------------------------------------------------------   ---- 
End-of-path arrival time (ps)                               4362
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1089/I                                         ClkMux                         0              2153  RISE       1
I__1089/O                                         ClkMux                       309              2461  RISE       1
counter_PWM1_0_LC_1_1_0/clk                       LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_PWM1_0_LC_1_1_0/lcout     LogicCell40_SEQ_MODE_1000    540              3001   6952  RISE       1
I__199/I                          LocalMux                       0              3001   6952  RISE       1
I__199/O                          LocalMux                     330              3331   6952  RISE       1
I__200/I                          InMux                          0              3331   6952  RISE       1
I__200/O                          InMux                        259              3590   6952  RISE       1
counter_PWM1_0_LC_1_1_0/in1       LogicCell40_SEQ_MODE_1000      0              3590   6952  RISE       1
counter_PWM1_0_LC_1_1_0/carryout  LogicCell40_SEQ_MODE_1000    259              3850   6952  RISE       2
counter_PWM1_1_LC_1_1_1/carryin   LogicCell40_SEQ_MODE_1000      0              3850   6952  RISE       1
counter_PWM1_1_LC_1_1_1/carryout  LogicCell40_SEQ_MODE_1000    126              3976   6952  RISE       2
counter_PWM1_2_LC_1_1_2/carryin   LogicCell40_SEQ_MODE_1000      0              3976   6952  RISE       1
counter_PWM1_2_LC_1_1_2/carryout  LogicCell40_SEQ_MODE_1000    126              4102   6952  RISE       2
I__209/I                          InMux                          0              4102   8986  RISE       1
I__209/O                          InMux                        259              4362   8986  RISE       1
counter_PWM1_3_LC_1_1_3/in3       LogicCell40_SEQ_MODE_1000      0              4362   8986  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1089/I                                         ClkMux                         0              2153  RISE       1
I__1089/O                                         ClkMux                       309              2461  RISE       1
counter_PWM1_3_LC_1_1_3/clk                       LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_PWM0_1_LC_1_6_4/lcout
Path End         : counter_PWM0_4_LC_1_7_3/in3
Capture Clock    : counter_PWM0_4_LC_1_7_3/clk
Setup Constraint : 11160p
Path slack       : 8986p

Capture Clock Arrival Time (PWM_Generator_Verilog|clk:R#2)   11160
+ Capture Clock Source Latency                                   0
+ Capture Clock Path Delay                                    2461
- Setup Time                                                  -274
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               13348

Launch Clock Arrival Time (PWM_Generator_Verilog|clk:R#1)      0
+ Launch Clock Source Latency                                  0
+ Launch Clock Path Delay                                   2461
+ Clock To Q                                                 540
+ Data Path Delay                                           1361
---------------------------------------------------------   ---- 
End-of-path arrival time (ps)                               4362
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1084/I                                         ClkMux                         0              2153  RISE       1
I__1084/O                                         ClkMux                       309              2461  RISE       1
counter_PWM0_1_LC_1_6_4/clk                       LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_PWM0_1_LC_1_6_4/lcout             LogicCell40_SEQ_MODE_1000    540              3001   6952  RISE       2
I__221/I                                  LocalMux                       0              3001   6952  RISE       1
I__221/O                                  LocalMux                     330              3331   6952  RISE       1
I__223/I                                  InMux                          0              3331   6952  RISE       1
I__223/O                                  InMux                        259              3590   6952  RISE       1
counter_PWM0_1_cry_1_c_LC_1_7_0/in1       LogicCell40_SEQ_MODE_0000      0              3590   6952  RISE       1
counter_PWM0_1_cry_1_c_LC_1_7_0/carryout  LogicCell40_SEQ_MODE_0000    259              3850   6952  RISE       2
counter_PWM0_2_LC_1_7_1/carryin           LogicCell40_SEQ_MODE_1000      0              3850   6952  RISE       1
counter_PWM0_2_LC_1_7_1/carryout          LogicCell40_SEQ_MODE_1000    126              3976   6952  RISE       2
counter_PWM0_3_LC_1_7_2/carryin           LogicCell40_SEQ_MODE_1000      0              3976   6952  RISE       1
counter_PWM0_3_LC_1_7_2/carryout          LogicCell40_SEQ_MODE_1000    126              4102   6952  RISE       2
I__237/I                                  InMux                          0              4102   8986  RISE       1
I__237/O                                  InMux                        259              4362   8986  RISE       1
counter_PWM0_4_LC_1_7_3/in3               LogicCell40_SEQ_MODE_1000      0              4362   8986  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1082/I                                         ClkMux                         0              2153  RISE       1
I__1082/O                                         ClkMux                       309              2461  RISE       1
counter_PWM0_4_LC_1_7_3/clk                       LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 105 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_PWM1_0_LC_1_1_0/lcout
Path End         : counter_PWM1_2_LC_1_1_2/in3
Capture Clock    : counter_PWM1_2_LC_1_1_2/clk
Setup Constraint : 11160p
Path slack       : 9112p

Capture Clock Arrival Time (PWM_Generator_Verilog|clk:R#2)   11160
+ Capture Clock Source Latency                                   0
+ Capture Clock Path Delay                                    2461
- Setup Time                                                  -274
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               13348

Launch Clock Arrival Time (PWM_Generator_Verilog|clk:R#1)      0
+ Launch Clock Source Latency                                  0
+ Launch Clock Path Delay                                   2461
+ Clock To Q                                                 540
+ Data Path Delay                                           1235
---------------------------------------------------------   ---- 
End-of-path arrival time (ps)                               4236
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1089/I                                         ClkMux                         0              2153  RISE       1
I__1089/O                                         ClkMux                       309              2461  RISE       1
counter_PWM1_0_LC_1_1_0/clk                       LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_PWM1_0_LC_1_1_0/lcout     LogicCell40_SEQ_MODE_1000    540              3001   6952  RISE       1
I__199/I                          LocalMux                       0              3001   6952  RISE       1
I__199/O                          LocalMux                     330              3331   6952  RISE       1
I__200/I                          InMux                          0              3331   6952  RISE       1
I__200/O                          InMux                        259              3590   6952  RISE       1
counter_PWM1_0_LC_1_1_0/in1       LogicCell40_SEQ_MODE_1000      0              3590   6952  RISE       1
counter_PWM1_0_LC_1_1_0/carryout  LogicCell40_SEQ_MODE_1000    259              3850   6952  RISE       2
counter_PWM1_1_LC_1_1_1/carryin   LogicCell40_SEQ_MODE_1000      0              3850   6952  RISE       1
counter_PWM1_1_LC_1_1_1/carryout  LogicCell40_SEQ_MODE_1000    126              3976   6952  RISE       2
I__192/I                          InMux                          0              3976   9112  RISE       1
I__192/O                          InMux                        259              4236   9112  RISE       1
counter_PWM1_2_LC_1_1_2/in3       LogicCell40_SEQ_MODE_1000      0              4236   9112  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1089/I                                         ClkMux                         0              2153  RISE       1
I__1089/O                                         ClkMux                       309              2461  RISE       1
counter_PWM1_2_LC_1_1_2/clk                       LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 106 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_PWM0_1_LC_1_6_4/lcout
Path End         : counter_PWM0_3_LC_1_7_2/in3
Capture Clock    : counter_PWM0_3_LC_1_7_2/clk
Setup Constraint : 11160p
Path slack       : 9112p

Capture Clock Arrival Time (PWM_Generator_Verilog|clk:R#2)   11160
+ Capture Clock Source Latency                                   0
+ Capture Clock Path Delay                                    2461
- Setup Time                                                  -274
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               13348

Launch Clock Arrival Time (PWM_Generator_Verilog|clk:R#1)      0
+ Launch Clock Source Latency                                  0
+ Launch Clock Path Delay                                   2461
+ Clock To Q                                                 540
+ Data Path Delay                                           1235
---------------------------------------------------------   ---- 
End-of-path arrival time (ps)                               4236
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1084/I                                         ClkMux                         0              2153  RISE       1
I__1084/O                                         ClkMux                       309              2461  RISE       1
counter_PWM0_1_LC_1_6_4/clk                       LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_PWM0_1_LC_1_6_4/lcout             LogicCell40_SEQ_MODE_1000    540              3001   6952  RISE       2
I__221/I                                  LocalMux                       0              3001   6952  RISE       1
I__221/O                                  LocalMux                     330              3331   6952  RISE       1
I__223/I                                  InMux                          0              3331   6952  RISE       1
I__223/O                                  InMux                        259              3590   6952  RISE       1
counter_PWM0_1_cry_1_c_LC_1_7_0/in1       LogicCell40_SEQ_MODE_0000      0              3590   6952  RISE       1
counter_PWM0_1_cry_1_c_LC_1_7_0/carryout  LogicCell40_SEQ_MODE_0000    259              3850   6952  RISE       2
counter_PWM0_2_LC_1_7_1/carryin           LogicCell40_SEQ_MODE_1000      0              3850   6952  RISE       1
counter_PWM0_2_LC_1_7_1/carryout          LogicCell40_SEQ_MODE_1000    126              3976   6952  RISE       2
I__238/I                                  InMux                          0              3976   9112  RISE       1
I__238/O                                  InMux                        259              4236   9112  RISE       1
counter_PWM0_3_LC_1_7_2/in3               LogicCell40_SEQ_MODE_1000      0              4236   9112  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1082/I                                         ClkMux                         0              2153  RISE       1
I__1082/O                                         ClkMux                       309              2461  RISE       1
counter_PWM0_3_LC_1_7_2/clk                       LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 107 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : DUTY_CYCLE1_14_LC_4_4_2/lcout
Path End         : DUTY_CYCLE1_14_LC_4_4_2/in1
Capture Clock    : DUTY_CYCLE1_14_LC_4_4_2/clk
Setup Constraint : 11160p
Path slack       : 9141p

Capture Clock Arrival Time (PWM_Generator_Verilog|clk:R#2)   11160
+ Capture Clock Source Latency                                   0
+ Capture Clock Path Delay                                    2461
- Setup Time                                                  -400
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               13222

Launch Clock Arrival Time (PWM_Generator_Verilog|clk:R#1)      0
+ Launch Clock Source Latency                                  0
+ Launch Clock Path Delay                                   2461
+ Clock To Q                                                 540
+ Data Path Delay                                           1080
---------------------------------------------------------   ---- 
End-of-path arrival time (ps)                               4081
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1090/I                                         ClkMux                         0              2153  RISE       1
I__1090/O                                         ClkMux                       309              2461  RISE       1
DUTY_CYCLE1_14_LC_4_4_2/clk                       LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
DUTY_CYCLE1_14_LC_4_4_2/lcout  LogicCell40_SEQ_MODE_1000    540              3001   3796  RISE       5
I__800/I                       Odrv12                         0              3001   3796  RISE       1
I__800/O                       Odrv12                       491              3492   3796  RISE       1
I__804/I                       LocalMux                       0              3492   8621  RISE       1
I__804/O                       LocalMux                     330              3822   8621  RISE       1
I__809/I                       InMux                          0              3822   8621  RISE       1
I__809/O                       InMux                        259              4081   8621  RISE       1
DUTY_CYCLE1_14_LC_4_4_2/in1    LogicCell40_SEQ_MODE_1000      0              4081   9140  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1090/I                                         ClkMux                         0              2153  RISE       1
I__1090/O                                         ClkMux                       309              2461  RISE       1
DUTY_CYCLE1_14_LC_4_4_2/clk                       LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 108 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_debounce_0_LC_5_4_3/lcout
Path End         : PWM_DFF5.Q_LC_5_2_2/ce
Capture Clock    : PWM_DFF5.Q_LC_5_2_2/clk
Setup Constraint : 11160p
Path slack       : 9196p

Capture Clock Arrival Time (PWM_Generator_Verilog|clk:R#2)   11160
+ Capture Clock Source Latency                                   0
+ Capture Clock Path Delay                                    2461
- Setup Time                                                     0
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               13621

Launch Clock Arrival Time (PWM_Generator_Verilog|clk:R#1)      0
+ Launch Clock Source Latency                                  0
+ Launch Clock Path Delay                                   2461
+ Clock To Q                                                 540
+ Data Path Delay                                           1424
---------------------------------------------------------   ---- 
End-of-path arrival time (ps)                               4425
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1093/I                                         ClkMux                         0              2153  RISE       1
I__1093/O                                         ClkMux                       309              2461  RISE       1
counter_debounce_0_LC_5_4_3/clk                   LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_debounce_0_LC_5_4_3/lcout  LogicCell40_SEQ_MODE_1000    540              3001   3585  RISE      14
I__1065/I                          Odrv12                         0              3001   9196  RISE       1
I__1065/O                          Odrv12                       491              3492   9196  RISE       1
I__1074/I                          LocalMux                       0              3492   9196  RISE       1
I__1074/O                          LocalMux                     330              3822   9196  RISE       1
I__1077/I                          CEMux                          0              3822   9196  RISE       1
I__1077/O                          CEMux                        603              4425   9196  RISE       1
PWM_DFF5.Q_LC_5_2_2/ce             LogicCell40_SEQ_MODE_1000      0              4425   9196  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1095/I                                         ClkMux                         0              2153  RISE       1
I__1095/O                                         ClkMux                       309              2461  RISE       1
PWM_DFF5.Q_LC_5_2_2/clk                           LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 109 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_debounce_0_LC_5_4_3/lcout
Path End         : PWM_DFF6.Q_LC_5_2_1/ce
Capture Clock    : PWM_DFF6.Q_LC_5_2_1/clk
Setup Constraint : 11160p
Path slack       : 9196p

Capture Clock Arrival Time (PWM_Generator_Verilog|clk:R#2)   11160
+ Capture Clock Source Latency                                   0
+ Capture Clock Path Delay                                    2461
- Setup Time                                                     0
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               13621

Launch Clock Arrival Time (PWM_Generator_Verilog|clk:R#1)      0
+ Launch Clock Source Latency                                  0
+ Launch Clock Path Delay                                   2461
+ Clock To Q                                                 540
+ Data Path Delay                                           1424
---------------------------------------------------------   ---- 
End-of-path arrival time (ps)                               4425
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1093/I                                         ClkMux                         0              2153  RISE       1
I__1093/O                                         ClkMux                       309              2461  RISE       1
counter_debounce_0_LC_5_4_3/clk                   LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_debounce_0_LC_5_4_3/lcout  LogicCell40_SEQ_MODE_1000    540              3001   3585  RISE      14
I__1065/I                          Odrv12                         0              3001   9196  RISE       1
I__1065/O                          Odrv12                       491              3492   9196  RISE       1
I__1074/I                          LocalMux                       0              3492   9196  RISE       1
I__1074/O                          LocalMux                     330              3822   9196  RISE       1
I__1077/I                          CEMux                          0              3822   9196  RISE       1
I__1077/O                          CEMux                        603              4425   9196  RISE       1
PWM_DFF6.Q_LC_5_2_1/ce             LogicCell40_SEQ_MODE_1000      0              4425   9196  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1095/I                                         ClkMux                         0              2153  RISE       1
I__1095/O                                         ClkMux                       309              2461  RISE       1
PWM_DFF6.Q_LC_5_2_1/clk                           LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 110 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_debounce_0_LC_5_4_3/lcout
Path End         : PWM_DFF3.Q_LC_7_4_7/ce
Capture Clock    : PWM_DFF3.Q_LC_7_4_7/clk
Setup Constraint : 11160p
Path slack       : 9196p

Capture Clock Arrival Time (PWM_Generator_Verilog|clk:R#2)   11160
+ Capture Clock Source Latency                                   0
+ Capture Clock Path Delay                                    2461
- Setup Time                                                     0
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               13621

Launch Clock Arrival Time (PWM_Generator_Verilog|clk:R#1)      0
+ Launch Clock Source Latency                                  0
+ Launch Clock Path Delay                                   2461
+ Clock To Q                                                 540
+ Data Path Delay                                           1424
---------------------------------------------------------   ---- 
End-of-path arrival time (ps)                               4425
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1093/I                                         ClkMux                         0              2153  RISE       1
I__1093/O                                         ClkMux                       309              2461  RISE       1
counter_debounce_0_LC_5_4_3/clk                   LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_debounce_0_LC_5_4_3/lcout  LogicCell40_SEQ_MODE_1000    540              3001   3585  RISE      14
I__1066/I                          Odrv12                         0              3001   9196  RISE       1
I__1066/O                          Odrv12                       491              3492   9196  RISE       1
I__1075/I                          LocalMux                       0              3492   9196  RISE       1
I__1075/O                          LocalMux                     330              3822   9196  RISE       1
I__1078/I                          CEMux                          0              3822   9196  RISE       1
I__1078/O                          CEMux                        603              4425   9196  RISE       1
PWM_DFF3.Q_LC_7_4_7/ce             LogicCell40_SEQ_MODE_1000      0              4425   9196  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1097/I                                         ClkMux                         0              2153  RISE       1
I__1097/O                                         ClkMux                       309              2461  RISE       1
PWM_DFF3.Q_LC_7_4_7/clk                           LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 111 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_debounce_0_LC_5_4_3/lcout
Path End         : PWM_DFF4.Q_LC_7_4_2/ce
Capture Clock    : PWM_DFF4.Q_LC_7_4_2/clk
Setup Constraint : 11160p
Path slack       : 9196p

Capture Clock Arrival Time (PWM_Generator_Verilog|clk:R#2)   11160
+ Capture Clock Source Latency                                   0
+ Capture Clock Path Delay                                    2461
- Setup Time                                                     0
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               13621

Launch Clock Arrival Time (PWM_Generator_Verilog|clk:R#1)      0
+ Launch Clock Source Latency                                  0
+ Launch Clock Path Delay                                   2461
+ Clock To Q                                                 540
+ Data Path Delay                                           1424
---------------------------------------------------------   ---- 
End-of-path arrival time (ps)                               4425
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1093/I                                         ClkMux                         0              2153  RISE       1
I__1093/O                                         ClkMux                       309              2461  RISE       1
counter_debounce_0_LC_5_4_3/clk                   LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_debounce_0_LC_5_4_3/lcout  LogicCell40_SEQ_MODE_1000    540              3001   3585  RISE      14
I__1066/I                          Odrv12                         0              3001   9196  RISE       1
I__1066/O                          Odrv12                       491              3492   9196  RISE       1
I__1075/I                          LocalMux                       0              3492   9196  RISE       1
I__1075/O                          LocalMux                     330              3822   9196  RISE       1
I__1078/I                          CEMux                          0              3822   9196  RISE       1
I__1078/O                          CEMux                        603              4425   9196  RISE       1
PWM_DFF4.Q_LC_7_4_2/ce             LogicCell40_SEQ_MODE_1000      0              4425   9196  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1097/I                                         ClkMux                         0              2153  RISE       1
I__1097/O                                         ClkMux                       309              2461  RISE       1
PWM_DFF4.Q_LC_7_4_2/clk                           LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 112 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_PWM1_0_LC_1_1_0/lcout
Path End         : counter_PWM1_1_LC_1_1_1/in3
Capture Clock    : counter_PWM1_1_LC_1_1_1/clk
Setup Constraint : 11160p
Path slack       : 9239p

Capture Clock Arrival Time (PWM_Generator_Verilog|clk:R#2)   11160
+ Capture Clock Source Latency                                   0
+ Capture Clock Path Delay                                    2461
- Setup Time                                                  -274
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               13348

Launch Clock Arrival Time (PWM_Generator_Verilog|clk:R#1)      0
+ Launch Clock Source Latency                                  0
+ Launch Clock Path Delay                                   2461
+ Clock To Q                                                 540
+ Data Path Delay                                           1108
---------------------------------------------------------   ---- 
End-of-path arrival time (ps)                               4109
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1089/I                                         ClkMux                         0              2153  RISE       1
I__1089/O                                         ClkMux                       309              2461  RISE       1
counter_PWM1_0_LC_1_1_0/clk                       LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_PWM1_0_LC_1_1_0/lcout     LogicCell40_SEQ_MODE_1000    540              3001   6952  RISE       1
I__199/I                          LocalMux                       0              3001   6952  RISE       1
I__199/O                          LocalMux                     330              3331   6952  RISE       1
I__200/I                          InMux                          0              3331   6952  RISE       1
I__200/O                          InMux                        259              3590   6952  RISE       1
counter_PWM1_0_LC_1_1_0/in1       LogicCell40_SEQ_MODE_1000      0              3590   6952  RISE       1
counter_PWM1_0_LC_1_1_0/carryout  LogicCell40_SEQ_MODE_1000    259              3850   6952  RISE       2
I__195/I                          InMux                          0              3850   9238  RISE       1
I__195/O                          InMux                        259              4109   9238  RISE       1
counter_PWM1_1_LC_1_1_1/in3       LogicCell40_SEQ_MODE_1000      0              4109   9238  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1089/I                                         ClkMux                         0              2153  RISE       1
I__1089/O                                         ClkMux                       309              2461  RISE       1
counter_PWM1_1_LC_1_1_1/clk                       LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 113 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_PWM0_1_LC_1_6_4/lcout
Path End         : counter_PWM0_2_LC_1_7_1/in3
Capture Clock    : counter_PWM0_2_LC_1_7_1/clk
Setup Constraint : 11160p
Path slack       : 9239p

Capture Clock Arrival Time (PWM_Generator_Verilog|clk:R#2)   11160
+ Capture Clock Source Latency                                   0
+ Capture Clock Path Delay                                    2461
- Setup Time                                                  -274
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               13348

Launch Clock Arrival Time (PWM_Generator_Verilog|clk:R#1)      0
+ Launch Clock Source Latency                                  0
+ Launch Clock Path Delay                                   2461
+ Clock To Q                                                 540
+ Data Path Delay                                           1108
---------------------------------------------------------   ---- 
End-of-path arrival time (ps)                               4109
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1084/I                                         ClkMux                         0              2153  RISE       1
I__1084/O                                         ClkMux                       309              2461  RISE       1
counter_PWM0_1_LC_1_6_4/clk                       LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_PWM0_1_LC_1_6_4/lcout             LogicCell40_SEQ_MODE_1000    540              3001   6952  RISE       2
I__221/I                                  LocalMux                       0              3001   6952  RISE       1
I__221/O                                  LocalMux                     330              3331   6952  RISE       1
I__223/I                                  InMux                          0              3331   6952  RISE       1
I__223/O                                  InMux                        259              3590   6952  RISE       1
counter_PWM0_1_cry_1_c_LC_1_7_0/in1       LogicCell40_SEQ_MODE_0000      0              3590   6952  RISE       1
counter_PWM0_1_cry_1_c_LC_1_7_0/carryout  LogicCell40_SEQ_MODE_0000    259              3850   6952  RISE       2
I__212/I                                  InMux                          0              3850   9238  RISE       1
I__212/O                                  InMux                        259              4109   9238  RISE       1
counter_PWM0_2_LC_1_7_1/in3               LogicCell40_SEQ_MODE_1000      0              4109   9238  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1082/I                                         ClkMux                         0              2153  RISE       1
I__1082/O                                         ClkMux                       309              2461  RISE       1
counter_PWM0_2_LC_1_7_1/clk                       LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 114 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : PWM_DFF1.Q_LC_6_3_2/lcout
Path End         : PWM_DFF2.Q_LC_6_3_0/in3
Capture Clock    : PWM_DFF2.Q_LC_6_3_0/clk
Setup Constraint : 11160p
Path slack       : 9407p

Capture Clock Arrival Time (PWM_Generator_Verilog|clk:R#2)   11160
+ Capture Clock Source Latency                                   0
+ Capture Clock Path Delay                                    2461
- Setup Time                                                  -274
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               13348

Launch Clock Arrival Time (PWM_Generator_Verilog|clk:R#1)      0
+ Launch Clock Source Latency                                  0
+ Launch Clock Path Delay                                   2461
+ Clock To Q                                                 540
+ Data Path Delay                                            940
---------------------------------------------------------   ---- 
End-of-path arrival time (ps)                               3941
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1096/I                                         ClkMux                         0              2153  RISE       1
I__1096/O                                         ClkMux                       309              2461  RISE       1
PWM_DFF1.Q_LC_6_3_2/clk                           LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------  -------------------------  -----  ----------------  -----  ----  ------
PWM_DFF1.Q_LC_6_3_2/lcout  LogicCell40_SEQ_MODE_1000    540              3001   4855  RISE       3
I__1047/I                  Odrv4                          0              3001   4855  RISE       1
I__1047/O                  Odrv4                        351              3352   4855  RISE       1
I__1050/I                  LocalMux                       0              3352   9407  RISE       1
I__1050/O                  LocalMux                     330              3682   9407  RISE       1
I__1052/I                  InMux                          0              3682   9407  RISE       1
I__1052/O                  InMux                        259              3941   9407  RISE       1
PWM_DFF2.Q_LC_6_3_0/in3    LogicCell40_SEQ_MODE_1000      0              3941   9407  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1096/I                                         ClkMux                         0              2153  RISE       1
I__1096/O                                         ClkMux                       309              2461  RISE       1
PWM_DFF2.Q_LC_6_3_0/clk                           LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 115 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : DUTY_CYCLE0_18_LC_5_7_6/lcout
Path End         : DUTY_CYCLE0_18_LC_5_7_6/in0
Capture Clock    : DUTY_CYCLE0_18_LC_5_7_6/clk
Setup Constraint : 11160p
Path slack       : 9561p

Capture Clock Arrival Time (PWM_Generator_Verilog|clk:R#2)   11160
+ Capture Clock Source Latency                                   0
+ Capture Clock Path Delay                                    2461
- Setup Time                                                  -470
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               13151

Launch Clock Arrival Time (PWM_Generator_Verilog|clk:R#1)      0
+ Launch Clock Source Latency                                  0
+ Launch Clock Path Delay                                   2461
+ Clock To Q                                                 540
+ Data Path Delay                                            589
---------------------------------------------------------   ---- 
End-of-path arrival time (ps)                               3590
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1086/I                                         ClkMux                         0              2153  RISE       1
I__1086/O                                         ClkMux                       309              2461  RISE       1
DUTY_CYCLE0_18_LC_5_7_6/clk                       LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
DUTY_CYCLE0_18_LC_5_7_6/lcout  LogicCell40_SEQ_MODE_1000    540              3001   4273  RISE       4
I__1153/I                      LocalMux                       0              3001   9561  RISE       1
I__1153/O                      LocalMux                     330              3331   9561  RISE       1
I__1157/I                      InMux                          0              3331   9561  RISE       1
I__1157/O                      InMux                        259              3590   9561  RISE       1
DUTY_CYCLE0_18_LC_5_7_6/in0    LogicCell40_SEQ_MODE_1000      0              3590   9561  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1086/I                                         ClkMux                         0              2153  RISE       1
I__1086/O                                         ClkMux                       309              2461  RISE       1
DUTY_CYCLE0_18_LC_5_7_6/clk                       LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 116 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : DUTY_CYCLE0_16_LC_5_7_4/lcout
Path End         : DUTY_CYCLE0_16_LC_5_7_4/in1
Capture Clock    : DUTY_CYCLE0_16_LC_5_7_4/clk
Setup Constraint : 11160p
Path slack       : 9632p

Capture Clock Arrival Time (PWM_Generator_Verilog|clk:R#2)   11160
+ Capture Clock Source Latency                                   0
+ Capture Clock Path Delay                                    2461
- Setup Time                                                  -400
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               13222

Launch Clock Arrival Time (PWM_Generator_Verilog|clk:R#1)      0
+ Launch Clock Source Latency                                  0
+ Launch Clock Path Delay                                   2461
+ Clock To Q                                                 540
+ Data Path Delay                                            589
---------------------------------------------------------   ---- 
End-of-path arrival time (ps)                               3590
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1086/I                                         ClkMux                         0              2153  RISE       1
I__1086/O                                         ClkMux                       309              2461  RISE       1
DUTY_CYCLE0_16_LC_5_7_4/clk                       LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
DUTY_CYCLE0_16_LC_5_7_4/lcout  LogicCell40_SEQ_MODE_1000    540              3001   4189  RISE       4
I__1164/I                      LocalMux                       0              3001   9112  RISE       1
I__1164/O                      LocalMux                     330              3331   9112  RISE       1
I__1168/I                      InMux                          0              3331   9112  RISE       1
I__1168/O                      InMux                        259              3590   9112  RISE       1
DUTY_CYCLE0_16_LC_5_7_4/in1    LogicCell40_SEQ_MODE_1000      0              3590   9631  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1086/I                                         ClkMux                         0              2153  RISE       1
I__1086/O                                         ClkMux                       309              2461  RISE       1
DUTY_CYCLE0_16_LC_5_7_4/clk                       LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 117 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : DUTY_CYCLE0_15_LC_5_7_3/lcout
Path End         : DUTY_CYCLE0_15_LC_5_7_3/in1
Capture Clock    : DUTY_CYCLE0_15_LC_5_7_3/clk
Setup Constraint : 11160p
Path slack       : 9632p

Capture Clock Arrival Time (PWM_Generator_Verilog|clk:R#2)   11160
+ Capture Clock Source Latency                                   0
+ Capture Clock Path Delay                                    2461
- Setup Time                                                  -400
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               13222

Launch Clock Arrival Time (PWM_Generator_Verilog|clk:R#1)      0
+ Launch Clock Source Latency                                  0
+ Launch Clock Path Delay                                   2461
+ Clock To Q                                                 540
+ Data Path Delay                                            589
---------------------------------------------------------   ---- 
End-of-path arrival time (ps)                               3590
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1086/I                                         ClkMux                         0              2153  RISE       1
I__1086/O                                         ClkMux                       309              2461  RISE       1
DUTY_CYCLE0_15_LC_5_7_3/clk                       LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
DUTY_CYCLE0_15_LC_5_7_3/lcout  LogicCell40_SEQ_MODE_1000    540              3001   4378  RISE       5
I__1205/I                      LocalMux                       0              3001   8986  RISE       1
I__1205/O                      LocalMux                     330              3331   8986  RISE       1
I__1210/I                      InMux                          0              3331   8986  RISE       1
I__1210/O                      InMux                        259              3590   8986  RISE       1
DUTY_CYCLE0_15_LC_5_7_3/in1    LogicCell40_SEQ_MODE_1000      0              3590   9631  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1086/I                                         ClkMux                         0              2153  RISE       1
I__1086/O                                         ClkMux                       309              2461  RISE       1
DUTY_CYCLE0_15_LC_5_7_3/clk                       LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 118 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : DUTY_CYCLE0_14_LC_5_7_2/lcout
Path End         : DUTY_CYCLE0_14_LC_5_7_2/in1
Capture Clock    : DUTY_CYCLE0_14_LC_5_7_2/clk
Setup Constraint : 11160p
Path slack       : 9632p

Capture Clock Arrival Time (PWM_Generator_Verilog|clk:R#2)   11160
+ Capture Clock Source Latency                                   0
+ Capture Clock Path Delay                                    2461
- Setup Time                                                  -400
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               13222

Launch Clock Arrival Time (PWM_Generator_Verilog|clk:R#1)      0
+ Launch Clock Source Latency                                  0
+ Launch Clock Path Delay                                   2461
+ Clock To Q                                                 540
+ Data Path Delay                                            589
---------------------------------------------------------   ---- 
End-of-path arrival time (ps)                               3590
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1086/I                                         ClkMux                         0              2153  RISE       1
I__1086/O                                         ClkMux                       309              2461  RISE       1
DUTY_CYCLE0_14_LC_5_7_2/clk                       LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
DUTY_CYCLE0_14_LC_5_7_2/lcout  LogicCell40_SEQ_MODE_1000    540              3001   3894  RISE       5
I__1192/I                      LocalMux                       0              3001   8860  RISE       1
I__1192/O                      LocalMux                     330              3331   8860  RISE       1
I__1197/I                      InMux                          0              3331   8860  RISE       1
I__1197/O                      InMux                        259              3590   8860  RISE       1
DUTY_CYCLE0_14_LC_5_7_2/in1    LogicCell40_SEQ_MODE_1000      0              3590   9631  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1086/I                                         ClkMux                         0              2153  RISE       1
I__1086/O                                         ClkMux                       309              2461  RISE       1
DUTY_CYCLE0_14_LC_5_7_2/clk                       LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 119 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : DUTY_CYCLE0_13_LC_5_7_1/lcout
Path End         : DUTY_CYCLE0_13_LC_5_7_1/in1
Capture Clock    : DUTY_CYCLE0_13_LC_5_7_1/clk
Setup Constraint : 11160p
Path slack       : 9632p

Capture Clock Arrival Time (PWM_Generator_Verilog|clk:R#2)   11160
+ Capture Clock Source Latency                                   0
+ Capture Clock Path Delay                                    2461
- Setup Time                                                  -400
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               13222

Launch Clock Arrival Time (PWM_Generator_Verilog|clk:R#1)      0
+ Launch Clock Source Latency                                  0
+ Launch Clock Path Delay                                   2461
+ Clock To Q                                                 540
+ Data Path Delay                                            589
---------------------------------------------------------   ---- 
End-of-path arrival time (ps)                               3590
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1086/I                                         ClkMux                         0              2153  RISE       1
I__1086/O                                         ClkMux                       309              2461  RISE       1
DUTY_CYCLE0_13_LC_5_7_1/clk                       LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
DUTY_CYCLE0_13_LC_5_7_1/lcout  LogicCell40_SEQ_MODE_1000    540              3001   4182  RISE       5
I__1217/I                      LocalMux                       0              3001   8733  RISE       1
I__1217/O                      LocalMux                     330              3331   8733  RISE       1
I__1222/I                      InMux                          0              3331   8733  RISE       1
I__1222/O                      InMux                        259              3590   8733  RISE       1
DUTY_CYCLE0_13_LC_5_7_1/in1    LogicCell40_SEQ_MODE_1000      0              3590   9631  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1086/I                                         ClkMux                         0              2153  RISE       1
I__1086/O                                         ClkMux                       309              2461  RISE       1
DUTY_CYCLE0_13_LC_5_7_1/clk                       LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 120 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : DUTY_CYCLE0_12_LC_5_7_0/lcout
Path End         : DUTY_CYCLE0_12_LC_5_7_0/in1
Capture Clock    : DUTY_CYCLE0_12_LC_5_7_0/clk
Setup Constraint : 11160p
Path slack       : 9632p

Capture Clock Arrival Time (PWM_Generator_Verilog|clk:R#2)   11160
+ Capture Clock Source Latency                                   0
+ Capture Clock Path Delay                                    2461
- Setup Time                                                  -400
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               13222

Launch Clock Arrival Time (PWM_Generator_Verilog|clk:R#1)      0
+ Launch Clock Source Latency                                  0
+ Launch Clock Path Delay                                   2461
+ Clock To Q                                                 540
+ Data Path Delay                                            589
---------------------------------------------------------   ---- 
End-of-path arrival time (ps)                               3590
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1086/I                                         ClkMux                         0              2153  RISE       1
I__1086/O                                         ClkMux                       309              2461  RISE       1
DUTY_CYCLE0_12_LC_5_7_0/clk                       LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
DUTY_CYCLE0_12_LC_5_7_0/lcout  LogicCell40_SEQ_MODE_1000    540              3001   4483  RISE       6
I__1006/I                      LocalMux                       0              3001   8607  RISE       1
I__1006/O                      LocalMux                     330              3331   8607  RISE       1
I__1012/I                      InMux                          0              3331   8607  RISE       1
I__1012/O                      InMux                        259              3590   8607  RISE       1
DUTY_CYCLE0_12_LC_5_7_0/in1    LogicCell40_SEQ_MODE_1000      0              3590   9631  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1086/I                                         ClkMux                         0              2153  RISE       1
I__1086/O                                         ClkMux                       309              2461  RISE       1
DUTY_CYCLE0_12_LC_5_7_0/clk                       LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 121 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : DUTY_CYCLE0_11_LC_5_6_7/lcout
Path End         : DUTY_CYCLE0_11_LC_5_6_7/in1
Capture Clock    : DUTY_CYCLE0_11_LC_5_6_7/clk
Setup Constraint : 11160p
Path slack       : 9632p

Capture Clock Arrival Time (PWM_Generator_Verilog|clk:R#2)   11160
+ Capture Clock Source Latency                                   0
+ Capture Clock Path Delay                                    2461
- Setup Time                                                  -400
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               13222

Launch Clock Arrival Time (PWM_Generator_Verilog|clk:R#1)      0
+ Launch Clock Source Latency                                  0
+ Launch Clock Path Delay                                   2461
+ Clock To Q                                                 540
+ Data Path Delay                                            589
---------------------------------------------------------   ---- 
End-of-path arrival time (ps)                               3590
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1088/I                                         ClkMux                         0              2153  RISE       1
I__1088/O                                         ClkMux                       309              2461  RISE       1
DUTY_CYCLE0_11_LC_5_6_7/clk                       LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
DUTY_CYCLE0_11_LC_5_6_7/lcout  LogicCell40_SEQ_MODE_1000    540              3001   4203  RISE       5
I__959/I                       LocalMux                       0              3001   8284  RISE       1
I__959/O                       LocalMux                     330              3331   8284  RISE       1
I__964/I                       InMux                          0              3331   8284  RISE       1
I__964/O                       InMux                        259              3590   8284  RISE       1
DUTY_CYCLE0_11_LC_5_6_7/in1    LogicCell40_SEQ_MODE_1000      0              3590   9631  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1088/I                                         ClkMux                         0              2153  RISE       1
I__1088/O                                         ClkMux                       309              2461  RISE       1
DUTY_CYCLE0_11_LC_5_6_7/clk                       LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 122 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : DUTY_CYCLE0_9_LC_5_6_5/lcout
Path End         : DUTY_CYCLE0_9_LC_5_6_5/in1
Capture Clock    : DUTY_CYCLE0_9_LC_5_6_5/clk
Setup Constraint : 11160p
Path slack       : 9632p

Capture Clock Arrival Time (PWM_Generator_Verilog|clk:R#2)   11160
+ Capture Clock Source Latency                                   0
+ Capture Clock Path Delay                                    2461
- Setup Time                                                  -400
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               13222

Launch Clock Arrival Time (PWM_Generator_Verilog|clk:R#1)      0
+ Launch Clock Source Latency                                  0
+ Launch Clock Path Delay                                   2461
+ Clock To Q                                                 540
+ Data Path Delay                                            589
---------------------------------------------------------   ---- 
End-of-path arrival time (ps)                               3590
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1088/I                                         ClkMux                         0              2153  RISE       1
I__1088/O                                         ClkMux                       309              2461  RISE       1
DUTY_CYCLE0_9_LC_5_6_5/clk                        LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
DUTY_CYCLE0_9_LC_5_6_5/lcout  LogicCell40_SEQ_MODE_1000    540              3001   4315  RISE       6
I__914/I                      LocalMux                       0              3001   8032  RISE       1
I__914/O                      LocalMux                     330              3331   8032  RISE       1
I__920/I                      InMux                          0              3331   8032  RISE       1
I__920/O                      InMux                        259              3590   8032  RISE       1
DUTY_CYCLE0_9_LC_5_6_5/in1    LogicCell40_SEQ_MODE_1000      0              3590   9631  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1088/I                                         ClkMux                         0              2153  RISE       1
I__1088/O                                         ClkMux                       309              2461  RISE       1
DUTY_CYCLE0_9_LC_5_6_5/clk                        LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 123 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : DUTY_CYCLE0_8_LC_5_6_4/lcout
Path End         : DUTY_CYCLE0_8_LC_5_6_4/in1
Capture Clock    : DUTY_CYCLE0_8_LC_5_6_4/clk
Setup Constraint : 11160p
Path slack       : 9632p

Capture Clock Arrival Time (PWM_Generator_Verilog|clk:R#2)   11160
+ Capture Clock Source Latency                                   0
+ Capture Clock Path Delay                                    2461
- Setup Time                                                  -400
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               13222

Launch Clock Arrival Time (PWM_Generator_Verilog|clk:R#1)      0
+ Launch Clock Source Latency                                  0
+ Launch Clock Path Delay                                   2461
+ Clock To Q                                                 540
+ Data Path Delay                                            589
---------------------------------------------------------   ---- 
End-of-path arrival time (ps)                               3590
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1088/I                                         ClkMux                         0              2153  RISE       1
I__1088/O                                         ClkMux                       309              2461  RISE       1
DUTY_CYCLE0_8_LC_5_6_4/clk                        LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
DUTY_CYCLE0_8_LC_5_6_4/lcout  LogicCell40_SEQ_MODE_1000    540              3001   4630  RISE       5
I__991/I                      LocalMux                       0              3001   7906  RISE       1
I__991/O                      LocalMux                     330              3331   7906  RISE       1
I__996/I                      InMux                          0              3331   7906  RISE       1
I__996/O                      InMux                        259              3590   7906  RISE       1
DUTY_CYCLE0_8_LC_5_6_4/in1    LogicCell40_SEQ_MODE_1000      0              3590   9631  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1088/I                                         ClkMux                         0              2153  RISE       1
I__1088/O                                         ClkMux                       309              2461  RISE       1
DUTY_CYCLE0_8_LC_5_6_4/clk                        LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 124 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : DUTY_CYCLE0_7_LC_5_6_3/lcout
Path End         : DUTY_CYCLE0_7_LC_5_6_3/in1
Capture Clock    : DUTY_CYCLE0_7_LC_5_6_3/clk
Setup Constraint : 11160p
Path slack       : 9632p

Capture Clock Arrival Time (PWM_Generator_Verilog|clk:R#2)   11160
+ Capture Clock Source Latency                                   0
+ Capture Clock Path Delay                                    2461
- Setup Time                                                  -400
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               13222

Launch Clock Arrival Time (PWM_Generator_Verilog|clk:R#1)      0
+ Launch Clock Source Latency                                  0
+ Launch Clock Path Delay                                   2461
+ Clock To Q                                                 540
+ Data Path Delay                                            589
---------------------------------------------------------   ---- 
End-of-path arrival time (ps)                               3590
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1088/I                                         ClkMux                         0              2153  RISE       1
I__1088/O                                         ClkMux                       309              2461  RISE       1
DUTY_CYCLE0_7_LC_5_6_3/clk                        LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
DUTY_CYCLE0_7_LC_5_6_3/lcout  LogicCell40_SEQ_MODE_1000    540              3001   4266  RISE       4
I__948/I                      LocalMux                       0              3001   7780  RISE       1
I__948/O                      LocalMux                     330              3331   7780  RISE       1
I__952/I                      InMux                          0              3331   7780  RISE       1
I__952/O                      InMux                        259              3590   7780  RISE       1
DUTY_CYCLE0_7_LC_5_6_3/in1    LogicCell40_SEQ_MODE_1000      0              3590   9631  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1088/I                                         ClkMux                         0              2153  RISE       1
I__1088/O                                         ClkMux                       309              2461  RISE       1
DUTY_CYCLE0_7_LC_5_6_3/clk                        LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 125 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : DUTY_CYCLE0_5_LC_5_6_1/lcout
Path End         : DUTY_CYCLE0_5_LC_5_6_1/in1
Capture Clock    : DUTY_CYCLE0_5_LC_5_6_1/clk
Setup Constraint : 11160p
Path slack       : 9632p

Capture Clock Arrival Time (PWM_Generator_Verilog|clk:R#2)   11160
+ Capture Clock Source Latency                                   0
+ Capture Clock Path Delay                                    2461
- Setup Time                                                  -400
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               13222

Launch Clock Arrival Time (PWM_Generator_Verilog|clk:R#1)      0
+ Launch Clock Source Latency                                  0
+ Launch Clock Path Delay                                   2461
+ Clock To Q                                                 540
+ Data Path Delay                                            589
---------------------------------------------------------   ---- 
End-of-path arrival time (ps)                               3590
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1088/I                                         ClkMux                         0              2153  RISE       1
I__1088/O                                         ClkMux                       309              2461  RISE       1
DUTY_CYCLE0_5_LC_5_6_1/clk                        LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
DUTY_CYCLE0_5_LC_5_6_1/lcout  LogicCell40_SEQ_MODE_1000    540              3001   4294  RISE       5
I__931/I                      LocalMux                       0              3001   7527  RISE       1
I__931/O                      LocalMux                     330              3331   7527  RISE       1
I__936/I                      InMux                          0              3331   7527  RISE       1
I__936/O                      InMux                        259              3590   7527  RISE       1
DUTY_CYCLE0_5_LC_5_6_1/in1    LogicCell40_SEQ_MODE_1000      0              3590   9631  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1088/I                                         ClkMux                         0              2153  RISE       1
I__1088/O                                         ClkMux                       309              2461  RISE       1
DUTY_CYCLE0_5_LC_5_6_1/clk                        LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 126 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : DUTY_CYCLE1_4_LC_5_3_6/lcout
Path End         : DUTY_CYCLE1_4_LC_5_3_6/in1
Capture Clock    : DUTY_CYCLE1_4_LC_5_3_6/clk
Setup Constraint : 11160p
Path slack       : 9632p

Capture Clock Arrival Time (PWM_Generator_Verilog|clk:R#2)   11160
+ Capture Clock Source Latency                                   0
+ Capture Clock Path Delay                                    2461
- Setup Time                                                  -400
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               13222

Launch Clock Arrival Time (PWM_Generator_Verilog|clk:R#1)      0
+ Launch Clock Source Latency                                  0
+ Launch Clock Path Delay                                   2461
+ Clock To Q                                                 540
+ Data Path Delay                                            589
---------------------------------------------------------   ---- 
End-of-path arrival time (ps)                               3590
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1094/I                                         ClkMux                         0              2153  RISE       1
I__1094/O                                         ClkMux                       309              2461  RISE       1
DUTY_CYCLE1_4_LC_5_3_6/clk                        LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
DUTY_CYCLE1_4_LC_5_3_6/lcout  LogicCell40_SEQ_MODE_1000    540              3001   3333  RISE       6
I__571/I                      LocalMux                       0              3001   4939  RISE       1
I__571/O                      LocalMux                     330              3331   4939  RISE       1
I__577/I                      InMux                          0              3331   9631  RISE       1
I__577/O                      InMux                        259              3590   9631  RISE       1
DUTY_CYCLE1_4_LC_5_3_6/in1    LogicCell40_SEQ_MODE_1000      0              3590   9631  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1094/I                                         ClkMux                         0              2153  RISE       1
I__1094/O                                         ClkMux                       309              2461  RISE       1
DUTY_CYCLE1_4_LC_5_3_6/clk                        LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 127 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : DUTY_CYCLE1_16_LC_4_4_4/lcout
Path End         : DUTY_CYCLE1_16_LC_4_4_4/in1
Capture Clock    : DUTY_CYCLE1_16_LC_4_4_4/clk
Setup Constraint : 11160p
Path slack       : 9632p

Capture Clock Arrival Time (PWM_Generator_Verilog|clk:R#2)   11160
+ Capture Clock Source Latency                                   0
+ Capture Clock Path Delay                                    2461
- Setup Time                                                  -400
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               13222

Launch Clock Arrival Time (PWM_Generator_Verilog|clk:R#1)      0
+ Launch Clock Source Latency                                  0
+ Launch Clock Path Delay                                   2461
+ Clock To Q                                                 540
+ Data Path Delay                                            589
---------------------------------------------------------   ---- 
End-of-path arrival time (ps)                               3590
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1090/I                                         ClkMux                         0              2153  RISE       1
I__1090/O                                         ClkMux                       309              2461  RISE       1
DUTY_CYCLE1_16_LC_4_4_4/clk                       LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
DUTY_CYCLE1_16_LC_4_4_4/lcout  LogicCell40_SEQ_MODE_1000    540              3001   3635  RISE       4
I__790/I                       LocalMux                       0              3001   9631  RISE       1
I__790/O                       LocalMux                     330              3331   9631  RISE       1
I__794/I                       InMux                          0              3331   9631  RISE       1
I__794/O                       InMux                        259              3590   9631  RISE       1
DUTY_CYCLE1_16_LC_4_4_4/in1    LogicCell40_SEQ_MODE_1000      0              3590   9631  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1090/I                                         ClkMux                         0              2153  RISE       1
I__1090/O                                         ClkMux                       309              2461  RISE       1
DUTY_CYCLE1_16_LC_4_4_4/clk                       LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 128 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : DUTY_CYCLE1_15_LC_4_4_3/lcout
Path End         : DUTY_CYCLE1_15_LC_4_4_3/in1
Capture Clock    : DUTY_CYCLE1_15_LC_4_4_3/clk
Setup Constraint : 11160p
Path slack       : 9632p

Capture Clock Arrival Time (PWM_Generator_Verilog|clk:R#2)   11160
+ Capture Clock Source Latency                                   0
+ Capture Clock Path Delay                                    2461
- Setup Time                                                  -400
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               13222

Launch Clock Arrival Time (PWM_Generator_Verilog|clk:R#1)      0
+ Launch Clock Source Latency                                  0
+ Launch Clock Path Delay                                   2461
+ Clock To Q                                                 540
+ Data Path Delay                                            589
---------------------------------------------------------   ---- 
End-of-path arrival time (ps)                               3590
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1090/I                                         ClkMux                         0              2153  RISE       1
I__1090/O                                         ClkMux                       309              2461  RISE       1
DUTY_CYCLE1_15_LC_4_4_3/clk                       LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
DUTY_CYCLE1_15_LC_4_4_3/lcout  LogicCell40_SEQ_MODE_1000    540              3001   4006  RISE       5
I__816/I                       LocalMux                       0              3001   9238  RISE       1
I__816/O                       LocalMux                     330              3331   9238  RISE       1
I__820/I                       InMux                          0              3331   9238  RISE       1
I__820/O                       InMux                        259              3590   9238  RISE       1
DUTY_CYCLE1_15_LC_4_4_3/in1    LogicCell40_SEQ_MODE_1000      0              3590   9631  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1090/I                                         ClkMux                         0              2153  RISE       1
I__1090/O                                         ClkMux                       309              2461  RISE       1
DUTY_CYCLE1_15_LC_4_4_3/clk                       LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 129 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : DUTY_CYCLE1_13_LC_4_4_1/lcout
Path End         : DUTY_CYCLE1_13_LC_4_4_1/in1
Capture Clock    : DUTY_CYCLE1_13_LC_4_4_1/clk
Setup Constraint : 11160p
Path slack       : 9632p

Capture Clock Arrival Time (PWM_Generator_Verilog|clk:R#2)   11160
+ Capture Clock Source Latency                                   0
+ Capture Clock Path Delay                                    2461
- Setup Time                                                  -400
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               13222

Launch Clock Arrival Time (PWM_Generator_Verilog|clk:R#1)      0
+ Launch Clock Source Latency                                  0
+ Launch Clock Path Delay                                   2461
+ Clock To Q                                                 540
+ Data Path Delay                                            589
---------------------------------------------------------   ---- 
End-of-path arrival time (ps)                               3590
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1090/I                                         ClkMux                         0              2153  RISE       1
I__1090/O                                         ClkMux                       309              2461  RISE       1
DUTY_CYCLE1_13_LC_4_4_1/clk                       LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
DUTY_CYCLE1_13_LC_4_4_1/lcout  LogicCell40_SEQ_MODE_1000    540              3001   3985  RISE       5
I__778/I                       LocalMux                       0              3001   8986  RISE       1
I__778/O                       LocalMux                     330              3331   8986  RISE       1
I__782/I                       InMux                          0              3331   8986  RISE       1
I__782/O                       InMux                        259              3590   8986  RISE       1
DUTY_CYCLE1_13_LC_4_4_1/in1    LogicCell40_SEQ_MODE_1000      0              3590   9631  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1090/I                                         ClkMux                         0              2153  RISE       1
I__1090/O                                         ClkMux                       309              2461  RISE       1
DUTY_CYCLE1_13_LC_4_4_1/clk                       LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 130 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : DUTY_CYCLE1_12_LC_4_4_0/lcout
Path End         : DUTY_CYCLE1_12_LC_4_4_0/in1
Capture Clock    : DUTY_CYCLE1_12_LC_4_4_0/clk
Setup Constraint : 11160p
Path slack       : 9632p

Capture Clock Arrival Time (PWM_Generator_Verilog|clk:R#2)   11160
+ Capture Clock Source Latency                                   0
+ Capture Clock Path Delay                                    2461
- Setup Time                                                  -400
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               13222

Launch Clock Arrival Time (PWM_Generator_Verilog|clk:R#1)      0
+ Launch Clock Source Latency                                  0
+ Launch Clock Path Delay                                   2461
+ Clock To Q                                                 540
+ Data Path Delay                                            589
---------------------------------------------------------   ---- 
End-of-path arrival time (ps)                               3590
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1090/I                                         ClkMux                         0              2153  RISE       1
I__1090/O                                         ClkMux                       309              2461  RISE       1
DUTY_CYCLE1_12_LC_4_4_0/clk                       LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
DUTY_CYCLE1_12_LC_4_4_0/lcout  LogicCell40_SEQ_MODE_1000    540              3001   3817  RISE       6
I__676/I                       LocalMux                       0              3001   3817  RISE       1
I__676/O                       LocalMux                     330              3331   3817  RISE       1
I__681/I                       InMux                          0              3331   8860  RISE       1
I__681/O                       InMux                        259              3590   8860  RISE       1
DUTY_CYCLE1_12_LC_4_4_0/in1    LogicCell40_SEQ_MODE_1000      0              3590   9631  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1090/I                                         ClkMux                         0              2153  RISE       1
I__1090/O                                         ClkMux                       309              2461  RISE       1
DUTY_CYCLE1_12_LC_4_4_0/clk                       LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 131 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : DUTY_CYCLE1_11_LC_4_3_7/lcout
Path End         : DUTY_CYCLE1_11_LC_4_3_7/in1
Capture Clock    : DUTY_CYCLE1_11_LC_4_3_7/clk
Setup Constraint : 11160p
Path slack       : 9632p

Capture Clock Arrival Time (PWM_Generator_Verilog|clk:R#2)   11160
+ Capture Clock Source Latency                                   0
+ Capture Clock Path Delay                                    2461
- Setup Time                                                  -400
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               13222

Launch Clock Arrival Time (PWM_Generator_Verilog|clk:R#1)      0
+ Launch Clock Source Latency                                  0
+ Launch Clock Path Delay                                   2461
+ Clock To Q                                                 540
+ Data Path Delay                                            589
---------------------------------------------------------   ---- 
End-of-path arrival time (ps)                               3590
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1092/I                                         ClkMux                         0              2153  RISE       1
I__1092/O                                         ClkMux                       309              2461  RISE       1
DUTY_CYCLE1_11_LC_4_3_7/clk                       LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
DUTY_CYCLE1_11_LC_4_3_7/lcout  LogicCell40_SEQ_MODE_1000    540              3001   3354  RISE       6
I__720/I                       LocalMux                       0              3001   8537  RISE       1
I__720/O                       LocalMux                     330              3331   8537  RISE       1
I__726/I                       InMux                          0              3331   8537  RISE       1
I__726/O                       InMux                        259              3590   8537  RISE       1
DUTY_CYCLE1_11_LC_4_3_7/in1    LogicCell40_SEQ_MODE_1000      0              3590   9631  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1092/I                                         ClkMux                         0              2153  RISE       1
I__1092/O                                         ClkMux                       309              2461  RISE       1
DUTY_CYCLE1_11_LC_4_3_7/clk                       LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 132 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : DUTY_CYCLE1_9_LC_4_3_5/lcout
Path End         : DUTY_CYCLE1_9_LC_4_3_5/in1
Capture Clock    : DUTY_CYCLE1_9_LC_4_3_5/clk
Setup Constraint : 11160p
Path slack       : 9632p

Capture Clock Arrival Time (PWM_Generator_Verilog|clk:R#2)   11160
+ Capture Clock Source Latency                                   0
+ Capture Clock Path Delay                                    2461
- Setup Time                                                  -400
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               13222

Launch Clock Arrival Time (PWM_Generator_Verilog|clk:R#1)      0
+ Launch Clock Source Latency                                  0
+ Launch Clock Path Delay                                   2461
+ Clock To Q                                                 540
+ Data Path Delay                                            589
---------------------------------------------------------   ---- 
End-of-path arrival time (ps)                               3590
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1092/I                                         ClkMux                         0              2153  RISE       1
I__1092/O                                         ClkMux                       309              2461  RISE       1
DUTY_CYCLE1_9_LC_4_3_5/clk                        LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
DUTY_CYCLE1_9_LC_4_3_5/lcout  LogicCell40_SEQ_MODE_1000    540              3001   3270  RISE       5
I__706/I                      LocalMux                       0              3001   8284  RISE       1
I__706/O                      LocalMux                     330              3331   8284  RISE       1
I__710/I                      InMux                          0              3331   8284  RISE       1
I__710/O                      InMux                        259              3590   8284  RISE       1
DUTY_CYCLE1_9_LC_4_3_5/in1    LogicCell40_SEQ_MODE_1000      0              3590   9631  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1092/I                                         ClkMux                         0              2153  RISE       1
I__1092/O                                         ClkMux                       309              2461  RISE       1
DUTY_CYCLE1_9_LC_4_3_5/clk                        LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 133 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : DUTY_CYCLE1_8_LC_4_3_4/lcout
Path End         : DUTY_CYCLE1_8_LC_4_3_4/in1
Capture Clock    : DUTY_CYCLE1_8_LC_4_3_4/clk
Setup Constraint : 11160p
Path slack       : 9632p

Capture Clock Arrival Time (PWM_Generator_Verilog|clk:R#2)   11160
+ Capture Clock Source Latency                                   0
+ Capture Clock Path Delay                                    2461
- Setup Time                                                  -400
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               13222

Launch Clock Arrival Time (PWM_Generator_Verilog|clk:R#1)      0
+ Launch Clock Source Latency                                  0
+ Launch Clock Path Delay                                   2461
+ Clock To Q                                                 540
+ Data Path Delay                                            589
---------------------------------------------------------   ---- 
End-of-path arrival time (ps)                               3590
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1092/I                                         ClkMux                         0              2153  RISE       1
I__1092/O                                         ClkMux                       309              2461  RISE       1
DUTY_CYCLE1_8_LC_4_3_4/clk                        LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
DUTY_CYCLE1_8_LC_4_3_4/lcout  LogicCell40_SEQ_MODE_1000    540              3001   4266  RISE       5
I__611/I                      LocalMux                       0              3001   8158  RISE       1
I__611/O                      LocalMux                     330              3331   8158  RISE       1
I__616/I                      InMux                          0              3331   8158  RISE       1
I__616/O                      InMux                        259              3590   8158  RISE       1
DUTY_CYCLE1_8_LC_4_3_4/in1    LogicCell40_SEQ_MODE_1000      0              3590   9631  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1092/I                                         ClkMux                         0              2153  RISE       1
I__1092/O                                         ClkMux                       309              2461  RISE       1
DUTY_CYCLE1_8_LC_4_3_4/clk                        LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 134 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : DUTY_CYCLE1_6_LC_4_3_2/lcout
Path End         : DUTY_CYCLE1_6_LC_4_3_2/in1
Capture Clock    : DUTY_CYCLE1_6_LC_4_3_2/clk
Setup Constraint : 11160p
Path slack       : 9632p

Capture Clock Arrival Time (PWM_Generator_Verilog|clk:R#2)   11160
+ Capture Clock Source Latency                                   0
+ Capture Clock Path Delay                                    2461
- Setup Time                                                  -400
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               13222

Launch Clock Arrival Time (PWM_Generator_Verilog|clk:R#1)      0
+ Launch Clock Source Latency                                  0
+ Launch Clock Path Delay                                   2461
+ Clock To Q                                                 540
+ Data Path Delay                                            589
---------------------------------------------------------   ---- 
End-of-path arrival time (ps)                               3590
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1092/I                                         ClkMux                         0              2153  RISE       1
I__1092/O                                         ClkMux                       309              2461  RISE       1
DUTY_CYCLE1_6_LC_4_3_2/clk                        LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
DUTY_CYCLE1_6_LC_4_3_2/lcout  LogicCell40_SEQ_MODE_1000    540              3001   3466  RISE       5
I__641/I                      LocalMux                       0              3001   7906  RISE       1
I__641/O                      LocalMux                     330              3331   7906  RISE       1
I__645/I                      InMux                          0              3331   7906  RISE       1
I__645/O                      InMux                        259              3590   7906  RISE       1
DUTY_CYCLE1_6_LC_4_3_2/in1    LogicCell40_SEQ_MODE_1000      0              3590   9631  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1092/I                                         ClkMux                         0              2153  RISE       1
I__1092/O                                         ClkMux                       309              2461  RISE       1
DUTY_CYCLE1_6_LC_4_3_2/clk                        LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 135 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : DUTY_CYCLE1_5_LC_4_3_1/lcout
Path End         : DUTY_CYCLE1_5_LC_4_3_1/in1
Capture Clock    : DUTY_CYCLE1_5_LC_4_3_1/clk
Setup Constraint : 11160p
Path slack       : 9632p

Capture Clock Arrival Time (PWM_Generator_Verilog|clk:R#2)   11160
+ Capture Clock Source Latency                                   0
+ Capture Clock Path Delay                                    2461
- Setup Time                                                  -400
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               13222

Launch Clock Arrival Time (PWM_Generator_Verilog|clk:R#1)      0
+ Launch Clock Source Latency                                  0
+ Launch Clock Path Delay                                   2461
+ Clock To Q                                                 540
+ Data Path Delay                                            589
---------------------------------------------------------   ---- 
End-of-path arrival time (ps)                               3590
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1092/I                                         ClkMux                         0              2153  RISE       1
I__1092/O                                         ClkMux                       309              2461  RISE       1
DUTY_CYCLE1_5_LC_4_3_1/clk                        LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
DUTY_CYCLE1_5_LC_4_3_1/lcout  LogicCell40_SEQ_MODE_1000    540              3001   3733  RISE       5
I__627/I                      LocalMux                       0              3001   7780  RISE       1
I__627/O                      LocalMux                     330              3331   7780  RISE       1
I__631/I                      InMux                          0              3331   7780  RISE       1
I__631/O                      InMux                        259              3590   7780  RISE       1
DUTY_CYCLE1_5_LC_4_3_1/in1    LogicCell40_SEQ_MODE_1000      0              3590   9631  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1092/I                                         ClkMux                         0              2153  RISE       1
I__1092/O                                         ClkMux                       309              2461  RISE       1
DUTY_CYCLE1_5_LC_4_3_1/clk                        LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 136 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_PWM0_17_LC_1_9_0/lcout
Path End         : counter_PWM0_17_LC_1_9_0/in1
Capture Clock    : counter_PWM0_17_LC_1_9_0/clk
Setup Constraint : 11160p
Path slack       : 9632p

Capture Clock Arrival Time (PWM_Generator_Verilog|clk:R#2)   11160
+ Capture Clock Source Latency                                   0
+ Capture Clock Path Delay                                    2461
- Setup Time                                                  -400
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               13222

Launch Clock Arrival Time (PWM_Generator_Verilog|clk:R#1)      0
+ Launch Clock Source Latency                                  0
+ Launch Clock Path Delay                                   2461
+ Clock To Q                                                 540
+ Data Path Delay                                            589
---------------------------------------------------------   ---- 
End-of-path arrival time (ps)                               3590
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1083/I                                         ClkMux                         0              2153  RISE       1
I__1083/O                                         ClkMux                       309              2461  RISE       1
counter_PWM0_17_LC_1_9_0/clk                      LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_PWM0_17_LC_1_9_0/lcout  LogicCell40_SEQ_MODE_1000    540              3001   7204  RISE       3
I__513/I                        LocalMux                       0              3001   9631  RISE       1
I__513/O                        LocalMux                     330              3331   9631  RISE       1
I__516/I                        InMux                          0              3331   9631  RISE       1
I__516/O                        InMux                        259              3590   9631  RISE       1
counter_PWM0_17_LC_1_9_0/in1    LogicCell40_SEQ_MODE_1000      0              3590   9631  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1083/I                                         ClkMux                         0              2153  RISE       1
I__1083/O                                         ClkMux                       309              2461  RISE       1
counter_PWM0_17_LC_1_9_0/clk                      LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 137 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_PWM0_15_LC_1_8_6/lcout
Path End         : counter_PWM0_15_LC_1_8_6/in1
Capture Clock    : counter_PWM0_15_LC_1_8_6/clk
Setup Constraint : 11160p
Path slack       : 9632p

Capture Clock Arrival Time (PWM_Generator_Verilog|clk:R#2)   11160
+ Capture Clock Source Latency                                   0
+ Capture Clock Path Delay                                    2461
- Setup Time                                                  -400
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               13222

Launch Clock Arrival Time (PWM_Generator_Verilog|clk:R#1)      0
+ Launch Clock Source Latency                                  0
+ Launch Clock Path Delay                                   2461
+ Clock To Q                                                 540
+ Data Path Delay                                            589
---------------------------------------------------------   ---- 
End-of-path arrival time (ps)                               3590
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1081/I                                         ClkMux                         0              2153  RISE       1
I__1081/O                                         ClkMux                       309              2461  RISE       1
counter_PWM0_15_LC_1_8_6/clk                      LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_PWM0_15_LC_1_8_6/lcout  LogicCell40_SEQ_MODE_1000    540              3001   6433  RISE       3
I__424/I                        LocalMux                       0              3001   8916  RISE       1
I__424/O                        LocalMux                     330              3331   8916  RISE       1
I__427/I                        InMux                          0              3331   8916  RISE       1
I__427/O                        InMux                        259              3590   8916  RISE       1
counter_PWM0_15_LC_1_8_6/in1    LogicCell40_SEQ_MODE_1000      0              3590   9631  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1081/I                                         ClkMux                         0              2153  RISE       1
I__1081/O                                         ClkMux                       309              2461  RISE       1
counter_PWM0_15_LC_1_8_6/clk                      LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 138 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_PWM0_14_LC_1_8_5/lcout
Path End         : counter_PWM0_14_LC_1_8_5/in1
Capture Clock    : counter_PWM0_14_LC_1_8_5/clk
Setup Constraint : 11160p
Path slack       : 9632p

Capture Clock Arrival Time (PWM_Generator_Verilog|clk:R#2)   11160
+ Capture Clock Source Latency                                   0
+ Capture Clock Path Delay                                    2461
- Setup Time                                                  -400
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               13222

Launch Clock Arrival Time (PWM_Generator_Verilog|clk:R#1)      0
+ Launch Clock Source Latency                                  0
+ Launch Clock Path Delay                                   2461
+ Clock To Q                                                 540
+ Data Path Delay                                            589
---------------------------------------------------------   ---- 
End-of-path arrival time (ps)                               3590
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1081/I                                         ClkMux                         0              2153  RISE       1
I__1081/O                                         ClkMux                       309              2461  RISE       1
counter_PWM0_14_LC_1_8_5/clk                      LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_PWM0_14_LC_1_8_5/lcout  LogicCell40_SEQ_MODE_1000    540              3001   7254  RISE       3
I__433/I                        LocalMux                       0              3001   8789  RISE       1
I__433/O                        LocalMux                     330              3331   8789  RISE       1
I__436/I                        InMux                          0              3331   8789  RISE       1
I__436/O                        InMux                        259              3590   8789  RISE       1
counter_PWM0_14_LC_1_8_5/in1    LogicCell40_SEQ_MODE_1000      0              3590   9631  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1081/I                                         ClkMux                         0              2153  RISE       1
I__1081/O                                         ClkMux                       309              2461  RISE       1
counter_PWM0_14_LC_1_8_5/clk                      LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 139 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_PWM0_13_LC_1_8_4/lcout
Path End         : counter_PWM0_13_LC_1_8_4/in1
Capture Clock    : counter_PWM0_13_LC_1_8_4/clk
Setup Constraint : 11160p
Path slack       : 9632p

Capture Clock Arrival Time (PWM_Generator_Verilog|clk:R#2)   11160
+ Capture Clock Source Latency                                   0
+ Capture Clock Path Delay                                    2461
- Setup Time                                                  -400
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               13222

Launch Clock Arrival Time (PWM_Generator_Verilog|clk:R#1)      0
+ Launch Clock Source Latency                                  0
+ Launch Clock Path Delay                                   2461
+ Clock To Q                                                 540
+ Data Path Delay                                            589
---------------------------------------------------------   ---- 
End-of-path arrival time (ps)                               3590
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1081/I                                         ClkMux                         0              2153  RISE       1
I__1081/O                                         ClkMux                       309              2461  RISE       1
counter_PWM0_13_LC_1_8_4/clk                      LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_PWM0_13_LC_1_8_4/lcout  LogicCell40_SEQ_MODE_1000    540              3001   6889  RISE       3
I__442/I                        LocalMux                       0              3001   8663  RISE       1
I__442/O                        LocalMux                     330              3331   8663  RISE       1
I__445/I                        InMux                          0              3331   8663  RISE       1
I__445/O                        InMux                        259              3590   8663  RISE       1
counter_PWM0_13_LC_1_8_4/in1    LogicCell40_SEQ_MODE_1000      0              3590   9631  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1081/I                                         ClkMux                         0              2153  RISE       1
I__1081/O                                         ClkMux                       309              2461  RISE       1
counter_PWM0_13_LC_1_8_4/clk                      LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 140 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_PWM0_12_LC_1_8_3/lcout
Path End         : counter_PWM0_12_LC_1_8_3/in1
Capture Clock    : counter_PWM0_12_LC_1_8_3/clk
Setup Constraint : 11160p
Path slack       : 9632p

Capture Clock Arrival Time (PWM_Generator_Verilog|clk:R#2)   11160
+ Capture Clock Source Latency                                   0
+ Capture Clock Path Delay                                    2461
- Setup Time                                                  -400
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               13222

Launch Clock Arrival Time (PWM_Generator_Verilog|clk:R#1)      0
+ Launch Clock Source Latency                                  0
+ Launch Clock Path Delay                                   2461
+ Clock To Q                                                 540
+ Data Path Delay                                            589
---------------------------------------------------------   ---- 
End-of-path arrival time (ps)                               3590
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1081/I                                         ClkMux                         0              2153  RISE       1
I__1081/O                                         ClkMux                       309              2461  RISE       1
counter_PWM0_12_LC_1_8_3/clk                      LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_PWM0_12_LC_1_8_3/lcout  LogicCell40_SEQ_MODE_1000    540              3001   6896  RISE       3
I__451/I                        LocalMux                       0              3001   8537  RISE       1
I__451/O                        LocalMux                     330              3331   8537  RISE       1
I__454/I                        InMux                          0              3331   8537  RISE       1
I__454/O                        InMux                        259              3590   8537  RISE       1
counter_PWM0_12_LC_1_8_3/in1    LogicCell40_SEQ_MODE_1000      0              3590   9631  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1081/I                                         ClkMux                         0              2153  RISE       1
I__1081/O                                         ClkMux                       309              2461  RISE       1
counter_PWM0_12_LC_1_8_3/clk                      LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 141 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_PWM0_11_LC_1_8_2/lcout
Path End         : counter_PWM0_11_LC_1_8_2/in1
Capture Clock    : counter_PWM0_11_LC_1_8_2/clk
Setup Constraint : 11160p
Path slack       : 9632p

Capture Clock Arrival Time (PWM_Generator_Verilog|clk:R#2)   11160
+ Capture Clock Source Latency                                   0
+ Capture Clock Path Delay                                    2461
- Setup Time                                                  -400
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               13222

Launch Clock Arrival Time (PWM_Generator_Verilog|clk:R#1)      0
+ Launch Clock Source Latency                                  0
+ Launch Clock Path Delay                                   2461
+ Clock To Q                                                 540
+ Data Path Delay                                            589
---------------------------------------------------------   ---- 
End-of-path arrival time (ps)                               3590
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1081/I                                         ClkMux                         0              2153  RISE       1
I__1081/O                                         ClkMux                       309              2461  RISE       1
counter_PWM0_11_LC_1_8_2/clk                      LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_PWM0_11_LC_1_8_2/lcout  LogicCell40_SEQ_MODE_1000    540              3001   7001  RISE       3
I__461/I                        LocalMux                       0              3001   8411  RISE       1
I__461/O                        LocalMux                     330              3331   8411  RISE       1
I__464/I                        InMux                          0              3331   8411  RISE       1
I__464/O                        InMux                        259              3590   8411  RISE       1
counter_PWM0_11_LC_1_8_2/in1    LogicCell40_SEQ_MODE_1000      0              3590   9631  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1081/I                                         ClkMux                         0              2153  RISE       1
I__1081/O                                         ClkMux                       309              2461  RISE       1
counter_PWM0_11_LC_1_8_2/clk                      LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 142 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_PWM0_10_LC_1_8_1/lcout
Path End         : counter_PWM0_10_LC_1_8_1/in1
Capture Clock    : counter_PWM0_10_LC_1_8_1/clk
Setup Constraint : 11160p
Path slack       : 9632p

Capture Clock Arrival Time (PWM_Generator_Verilog|clk:R#2)   11160
+ Capture Clock Source Latency                                   0
+ Capture Clock Path Delay                                    2461
- Setup Time                                                  -400
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               13222

Launch Clock Arrival Time (PWM_Generator_Verilog|clk:R#1)      0
+ Launch Clock Source Latency                                  0
+ Launch Clock Path Delay                                   2461
+ Clock To Q                                                 540
+ Data Path Delay                                            589
---------------------------------------------------------   ---- 
End-of-path arrival time (ps)                               3590
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1081/I                                         ClkMux                         0              2153  RISE       1
I__1081/O                                         ClkMux                       309              2461  RISE       1
counter_PWM0_10_LC_1_8_1/clk                      LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_PWM0_10_LC_1_8_1/lcout  LogicCell40_SEQ_MODE_1000    540              3001   6587  RISE       3
I__469/I                        LocalMux                       0              3001   8284  RISE       1
I__469/O                        LocalMux                     330              3331   8284  RISE       1
I__472/I                        InMux                          0              3331   8284  RISE       1
I__472/O                        InMux                        259              3590   8284  RISE       1
counter_PWM0_10_LC_1_8_1/in1    LogicCell40_SEQ_MODE_1000      0              3590   9631  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1081/I                                         ClkMux                         0              2153  RISE       1
I__1081/O                                         ClkMux                       309              2461  RISE       1
counter_PWM0_10_LC_1_8_1/clk                      LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 143 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_PWM0_9_LC_1_8_0/lcout
Path End         : counter_PWM0_9_LC_1_8_0/in1
Capture Clock    : counter_PWM0_9_LC_1_8_0/clk
Setup Constraint : 11160p
Path slack       : 9632p

Capture Clock Arrival Time (PWM_Generator_Verilog|clk:R#2)   11160
+ Capture Clock Source Latency                                   0
+ Capture Clock Path Delay                                    2461
- Setup Time                                                  -400
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               13222

Launch Clock Arrival Time (PWM_Generator_Verilog|clk:R#1)      0
+ Launch Clock Source Latency                                  0
+ Launch Clock Path Delay                                   2461
+ Clock To Q                                                 540
+ Data Path Delay                                            589
---------------------------------------------------------   ---- 
End-of-path arrival time (ps)                               3590
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1081/I                                         ClkMux                         0              2153  RISE       1
I__1081/O                                         ClkMux                       309              2461  RISE       1
counter_PWM0_9_LC_1_8_0/clk                       LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_PWM0_9_LC_1_8_0/lcout  LogicCell40_SEQ_MODE_1000    540              3001   6545  RISE       3
I__478/I                       LocalMux                       0              3001   8158  RISE       1
I__478/O                       LocalMux                     330              3331   8158  RISE       1
I__481/I                       InMux                          0              3331   8158  RISE       1
I__481/O                       InMux                        259              3590   8158  RISE       1
counter_PWM0_9_LC_1_8_0/in1    LogicCell40_SEQ_MODE_1000      0              3590   9631  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1081/I                                         ClkMux                         0              2153  RISE       1
I__1081/O                                         ClkMux                       309              2461  RISE       1
counter_PWM0_9_LC_1_8_0/clk                       LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 144 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_PWM0_8_LC_1_7_7/lcout
Path End         : counter_PWM0_8_LC_1_7_7/in1
Capture Clock    : counter_PWM0_8_LC_1_7_7/clk
Setup Constraint : 11160p
Path slack       : 9632p

Capture Clock Arrival Time (PWM_Generator_Verilog|clk:R#2)   11160
+ Capture Clock Source Latency                                   0
+ Capture Clock Path Delay                                    2461
- Setup Time                                                  -400
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               13222

Launch Clock Arrival Time (PWM_Generator_Verilog|clk:R#1)      0
+ Launch Clock Source Latency                                  0
+ Launch Clock Path Delay                                   2461
+ Clock To Q                                                 540
+ Data Path Delay                                            589
---------------------------------------------------------   ---- 
End-of-path arrival time (ps)                               3590
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1082/I                                         ClkMux                         0              2153  RISE       1
I__1082/O                                         ClkMux                       309              2461  RISE       1
counter_PWM0_8_LC_1_7_7/clk                       LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_PWM0_8_LC_1_7_7/lcout  LogicCell40_SEQ_MODE_1000    540              3001   6552  RISE       3
I__367/I                       LocalMux                       0              3001   7836  RISE       1
I__367/O                       LocalMux                     330              3331   7836  RISE       1
I__370/I                       InMux                          0              3331   7836  RISE       1
I__370/O                       InMux                        259              3590   7836  RISE       1
counter_PWM0_8_LC_1_7_7/in1    LogicCell40_SEQ_MODE_1000      0              3590   9631  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1082/I                                         ClkMux                         0              2153  RISE       1
I__1082/O                                         ClkMux                       309              2461  RISE       1
counter_PWM0_8_LC_1_7_7/clk                       LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 145 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_PWM0_7_LC_1_7_6/lcout
Path End         : counter_PWM0_7_LC_1_7_6/in1
Capture Clock    : counter_PWM0_7_LC_1_7_6/clk
Setup Constraint : 11160p
Path slack       : 9632p

Capture Clock Arrival Time (PWM_Generator_Verilog|clk:R#2)   11160
+ Capture Clock Source Latency                                   0
+ Capture Clock Path Delay                                    2461
- Setup Time                                                  -400
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               13222

Launch Clock Arrival Time (PWM_Generator_Verilog|clk:R#1)      0
+ Launch Clock Source Latency                                  0
+ Launch Clock Path Delay                                   2461
+ Clock To Q                                                 540
+ Data Path Delay                                            589
---------------------------------------------------------   ---- 
End-of-path arrival time (ps)                               3590
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1082/I                                         ClkMux                         0              2153  RISE       1
I__1082/O                                         ClkMux                       309              2461  RISE       1
counter_PWM0_7_LC_1_7_6/clk                       LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_PWM0_7_LC_1_7_6/lcout  LogicCell40_SEQ_MODE_1000    540              3001   6657  RISE       3
I__377/I                       LocalMux                       0              3001   7709  RISE       1
I__377/O                       LocalMux                     330              3331   7709  RISE       1
I__380/I                       InMux                          0              3331   7709  RISE       1
I__380/O                       InMux                        259              3590   7709  RISE       1
counter_PWM0_7_LC_1_7_6/in1    LogicCell40_SEQ_MODE_1000      0              3590   9631  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1082/I                                         ClkMux                         0              2153  RISE       1
I__1082/O                                         ClkMux                       309              2461  RISE       1
counter_PWM0_7_LC_1_7_6/clk                       LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 146 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_PWM0_6_LC_1_7_5/lcout
Path End         : counter_PWM0_6_LC_1_7_5/in1
Capture Clock    : counter_PWM0_6_LC_1_7_5/clk
Setup Constraint : 11160p
Path slack       : 9632p

Capture Clock Arrival Time (PWM_Generator_Verilog|clk:R#2)   11160
+ Capture Clock Source Latency                                   0
+ Capture Clock Path Delay                                    2461
- Setup Time                                                  -400
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               13222

Launch Clock Arrival Time (PWM_Generator_Verilog|clk:R#1)      0
+ Launch Clock Source Latency                                  0
+ Launch Clock Path Delay                                   2461
+ Clock To Q                                                 540
+ Data Path Delay                                            589
---------------------------------------------------------   ---- 
End-of-path arrival time (ps)                               3590
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1082/I                                         ClkMux                         0              2153  RISE       1
I__1082/O                                         ClkMux                       309              2461  RISE       1
counter_PWM0_6_LC_1_7_5/clk                       LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_PWM0_6_LC_1_7_5/lcout  LogicCell40_SEQ_MODE_1000    540              3001   7583  RISE       2
I__385/I                       LocalMux                       0              3001   7583  RISE       1
I__385/O                       LocalMux                     330              3331   7583  RISE       1
I__387/I                       InMux                          0              3331   7583  RISE       1
I__387/O                       InMux                        259              3590   7583  RISE       1
counter_PWM0_6_LC_1_7_5/in1    LogicCell40_SEQ_MODE_1000      0              3590   9631  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1082/I                                         ClkMux                         0              2153  RISE       1
I__1082/O                                         ClkMux                       309              2461  RISE       1
counter_PWM0_6_LC_1_7_5/clk                       LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 147 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_PWM0_5_LC_1_7_4/lcout
Path End         : counter_PWM0_5_LC_1_7_4/in1
Capture Clock    : counter_PWM0_5_LC_1_7_4/clk
Setup Constraint : 11160p
Path slack       : 9632p

Capture Clock Arrival Time (PWM_Generator_Verilog|clk:R#2)   11160
+ Capture Clock Source Latency                                   0
+ Capture Clock Path Delay                                    2461
- Setup Time                                                  -400
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               13222

Launch Clock Arrival Time (PWM_Generator_Verilog|clk:R#1)      0
+ Launch Clock Source Latency                                  0
+ Launch Clock Path Delay                                   2461
+ Clock To Q                                                 540
+ Data Path Delay                                            589
---------------------------------------------------------   ---- 
End-of-path arrival time (ps)                               3590
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1082/I                                         ClkMux                         0              2153  RISE       1
I__1082/O                                         ClkMux                       309              2461  RISE       1
counter_PWM0_5_LC_1_7_4/clk                       LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_PWM0_5_LC_1_7_4/lcout  LogicCell40_SEQ_MODE_1000    540              3001   7457  RISE       2
I__392/I                       LocalMux                       0              3001   7457  RISE       1
I__392/O                       LocalMux                     330              3331   7457  RISE       1
I__394/I                       InMux                          0              3331   7457  RISE       1
I__394/O                       InMux                        259              3590   7457  RISE       1
counter_PWM0_5_LC_1_7_4/in1    LogicCell40_SEQ_MODE_1000      0              3590   9631  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1082/I                                         ClkMux                         0              2153  RISE       1
I__1082/O                                         ClkMux                       309              2461  RISE       1
counter_PWM0_5_LC_1_7_4/clk                       LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 148 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_PWM0_4_LC_1_7_3/lcout
Path End         : counter_PWM0_4_LC_1_7_3/in1
Capture Clock    : counter_PWM0_4_LC_1_7_3/clk
Setup Constraint : 11160p
Path slack       : 9632p

Capture Clock Arrival Time (PWM_Generator_Verilog|clk:R#2)   11160
+ Capture Clock Source Latency                                   0
+ Capture Clock Path Delay                                    2461
- Setup Time                                                  -400
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               13222

Launch Clock Arrival Time (PWM_Generator_Verilog|clk:R#1)      0
+ Launch Clock Source Latency                                  0
+ Launch Clock Path Delay                                   2461
+ Clock To Q                                                 540
+ Data Path Delay                                            589
---------------------------------------------------------   ---- 
End-of-path arrival time (ps)                               3590
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1082/I                                         ClkMux                         0              2153  RISE       1
I__1082/O                                         ClkMux                       309              2461  RISE       1
counter_PWM0_4_LC_1_7_3/clk                       LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_PWM0_4_LC_1_7_3/lcout  LogicCell40_SEQ_MODE_1000    540              3001   7331  RISE       2
I__399/I                       LocalMux                       0              3001   7331  RISE       1
I__399/O                       LocalMux                     330              3331   7331  RISE       1
I__401/I                       InMux                          0              3331   7331  RISE       1
I__401/O                       InMux                        259              3590   7331  RISE       1
counter_PWM0_4_LC_1_7_3/in1    LogicCell40_SEQ_MODE_1000      0              3590   9631  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1082/I                                         ClkMux                         0              2153  RISE       1
I__1082/O                                         ClkMux                       309              2461  RISE       1
counter_PWM0_4_LC_1_7_3/clk                       LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 149 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_PWM0_3_LC_1_7_2/lcout
Path End         : counter_PWM0_3_LC_1_7_2/in1
Capture Clock    : counter_PWM0_3_LC_1_7_2/clk
Setup Constraint : 11160p
Path slack       : 9632p

Capture Clock Arrival Time (PWM_Generator_Verilog|clk:R#2)   11160
+ Capture Clock Source Latency                                   0
+ Capture Clock Path Delay                                    2461
- Setup Time                                                  -400
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               13222

Launch Clock Arrival Time (PWM_Generator_Verilog|clk:R#1)      0
+ Launch Clock Source Latency                                  0
+ Launch Clock Path Delay                                   2461
+ Clock To Q                                                 540
+ Data Path Delay                                            589
---------------------------------------------------------   ---- 
End-of-path arrival time (ps)                               3590
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1082/I                                         ClkMux                         0              2153  RISE       1
I__1082/O                                         ClkMux                       309              2461  RISE       1
counter_PWM0_3_LC_1_7_2/clk                       LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_PWM0_3_LC_1_7_2/lcout  LogicCell40_SEQ_MODE_1000    540              3001   7204  RISE       1
I__239/I                       LocalMux                       0              3001   7204  RISE       1
I__239/O                       LocalMux                     330              3331   7204  RISE       1
I__240/I                       InMux                          0              3331   7204  RISE       1
I__240/O                       InMux                        259              3590   7204  RISE       1
counter_PWM0_3_LC_1_7_2/in1    LogicCell40_SEQ_MODE_1000      0              3590   9631  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1082/I                                         ClkMux                         0              2153  RISE       1
I__1082/O                                         ClkMux                       309              2461  RISE       1
counter_PWM0_3_LC_1_7_2/clk                       LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 150 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_PWM0_2_LC_1_7_1/lcout
Path End         : counter_PWM0_2_LC_1_7_1/in1
Capture Clock    : counter_PWM0_2_LC_1_7_1/clk
Setup Constraint : 11160p
Path slack       : 9632p

Capture Clock Arrival Time (PWM_Generator_Verilog|clk:R#2)   11160
+ Capture Clock Source Latency                                   0
+ Capture Clock Path Delay                                    2461
- Setup Time                                                  -400
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               13222

Launch Clock Arrival Time (PWM_Generator_Verilog|clk:R#1)      0
+ Launch Clock Source Latency                                  0
+ Launch Clock Path Delay                                   2461
+ Clock To Q                                                 540
+ Data Path Delay                                            589
---------------------------------------------------------   ---- 
End-of-path arrival time (ps)                               3590
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1082/I                                         ClkMux                         0              2153  RISE       1
I__1082/O                                         ClkMux                       309              2461  RISE       1
counter_PWM0_2_LC_1_7_1/clk                       LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_PWM0_2_LC_1_7_1/lcout  LogicCell40_SEQ_MODE_1000    540              3001   7078  RISE       1
I__213/I                       LocalMux                       0              3001   7078  RISE       1
I__213/O                       LocalMux                     330              3331   7078  RISE       1
I__214/I                       InMux                          0              3331   7078  RISE       1
I__214/O                       InMux                        259              3590   7078  RISE       1
counter_PWM0_2_LC_1_7_1/in1    LogicCell40_SEQ_MODE_1000      0              3590   9631  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1082/I                                         ClkMux                         0              2153  RISE       1
I__1082/O                                         ClkMux                       309              2461  RISE       1
counter_PWM0_2_LC_1_7_1/clk                       LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 151 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_PWM0_0_LC_1_6_6/lcout
Path End         : counter_PWM0_1_LC_1_6_4/in1
Capture Clock    : counter_PWM0_1_LC_1_6_4/clk
Setup Constraint : 11160p
Path slack       : 9632p

Capture Clock Arrival Time (PWM_Generator_Verilog|clk:R#2)   11160
+ Capture Clock Source Latency                                   0
+ Capture Clock Path Delay                                    2461
- Setup Time                                                  -400
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               13222

Launch Clock Arrival Time (PWM_Generator_Verilog|clk:R#1)      0
+ Launch Clock Source Latency                                  0
+ Launch Clock Path Delay                                   2461
+ Clock To Q                                                 540
+ Data Path Delay                                            589
---------------------------------------------------------   ---- 
End-of-path arrival time (ps)                               3590
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1084/I                                         ClkMux                         0              2153  RISE       1
I__1084/O                                         ClkMux                       309              2461  RISE       1
counter_PWM0_0_LC_1_6_6/clk                       LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_PWM0_0_LC_1_6_6/lcout  LogicCell40_SEQ_MODE_1000    540              3001   6980  RISE       3
I__216/I                       LocalMux                       0              3001   9631  RISE       1
I__216/O                       LocalMux                     330              3331   9631  RISE       1
I__219/I                       InMux                          0              3331   9631  RISE       1
I__219/O                       InMux                        259              3590   9631  RISE       1
counter_PWM0_1_LC_1_6_4/in1    LogicCell40_SEQ_MODE_1000      0              3590   9631  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1084/I                                         ClkMux                         0              2153  RISE       1
I__1084/O                                         ClkMux                       309              2461  RISE       1
counter_PWM0_1_LC_1_6_4/clk                       LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 152 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_PWM1_16_LC_1_3_0/lcout
Path End         : counter_PWM1_16_LC_1_3_0/in1
Capture Clock    : counter_PWM1_16_LC_1_3_0/clk
Setup Constraint : 11160p
Path slack       : 9632p

Capture Clock Arrival Time (PWM_Generator_Verilog|clk:R#2)   11160
+ Capture Clock Source Latency                                   0
+ Capture Clock Path Delay                                    2461
- Setup Time                                                  -400
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               13222

Launch Clock Arrival Time (PWM_Generator_Verilog|clk:R#1)      0
+ Launch Clock Source Latency                                  0
+ Launch Clock Path Delay                                   2461
+ Clock To Q                                                 540
+ Data Path Delay                                            589
---------------------------------------------------------   ---- 
End-of-path arrival time (ps)                               3590
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1085/I                                         ClkMux                         0              2153  RISE       1
I__1085/O                                         ClkMux                       309              2461  RISE       1
counter_PWM1_16_LC_1_3_0/clk                      LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_PWM1_16_LC_1_3_0/lcout  LogicCell40_SEQ_MODE_1000    540              3001   9631  RISE       2
I__322/I                        LocalMux                       0              3001   9631  RISE       1
I__322/O                        LocalMux                     330              3331   9631  RISE       1
I__324/I                        InMux                          0              3331   9631  RISE       1
I__324/O                        InMux                        259              3590   9631  RISE       1
counter_PWM1_16_LC_1_3_0/in1    LogicCell40_SEQ_MODE_1000      0              3590   9631  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1085/I                                         ClkMux                         0              2153  RISE       1
I__1085/O                                         ClkMux                       309              2461  RISE       1
counter_PWM1_16_LC_1_3_0/clk                      LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 153 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_PWM1_15_LC_1_2_7/lcout
Path End         : counter_PWM1_15_LC_1_2_7/in1
Capture Clock    : counter_PWM1_15_LC_1_2_7/clk
Setup Constraint : 11160p
Path slack       : 9632p

Capture Clock Arrival Time (PWM_Generator_Verilog|clk:R#2)   11160
+ Capture Clock Source Latency                                   0
+ Capture Clock Path Delay                                    2461
- Setup Time                                                  -400
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               13222

Launch Clock Arrival Time (PWM_Generator_Verilog|clk:R#1)      0
+ Launch Clock Source Latency                                  0
+ Launch Clock Path Delay                                   2461
+ Clock To Q                                                 540
+ Data Path Delay                                            589
---------------------------------------------------------   ---- 
End-of-path arrival time (ps)                               3590
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1087/I                                         ClkMux                         0              2153  RISE       1
I__1087/O                                         ClkMux                       309              2461  RISE       1
counter_PWM1_15_LC_1_2_7/clk                      LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_PWM1_15_LC_1_2_7/lcout  LogicCell40_SEQ_MODE_1000    540              3001   9042  RISE       2
I__328/I                        LocalMux                       0              3001   9042  RISE       1
I__328/O                        LocalMux                     330              3331   9042  RISE       1
I__330/I                        InMux                          0              3331   9042  RISE       1
I__330/O                        InMux                        259              3590   9042  RISE       1
counter_PWM1_15_LC_1_2_7/in1    LogicCell40_SEQ_MODE_1000      0              3590   9631  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1087/I                                         ClkMux                         0              2153  RISE       1
I__1087/O                                         ClkMux                       309              2461  RISE       1
counter_PWM1_15_LC_1_2_7/clk                      LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 154 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_PWM1_14_LC_1_2_6/lcout
Path End         : counter_PWM1_14_LC_1_2_6/in1
Capture Clock    : counter_PWM1_14_LC_1_2_6/clk
Setup Constraint : 11160p
Path slack       : 9632p

Capture Clock Arrival Time (PWM_Generator_Verilog|clk:R#2)   11160
+ Capture Clock Source Latency                                   0
+ Capture Clock Path Delay                                    2461
- Setup Time                                                  -400
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               13222

Launch Clock Arrival Time (PWM_Generator_Verilog|clk:R#1)      0
+ Launch Clock Source Latency                                  0
+ Launch Clock Path Delay                                   2461
+ Clock To Q                                                 540
+ Data Path Delay                                            589
---------------------------------------------------------   ---- 
End-of-path arrival time (ps)                               3590
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1087/I                                         ClkMux                         0              2153  RISE       1
I__1087/O                                         ClkMux                       309              2461  RISE       1
counter_PWM1_14_LC_1_2_6/clk                      LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_PWM1_14_LC_1_2_6/lcout  LogicCell40_SEQ_MODE_1000    540              3001   8916  RISE       2
I__334/I                        LocalMux                       0              3001   8916  RISE       1
I__334/O                        LocalMux                     330              3331   8916  RISE       1
I__336/I                        InMux                          0              3331   8916  RISE       1
I__336/O                        InMux                        259              3590   8916  RISE       1
counter_PWM1_14_LC_1_2_6/in1    LogicCell40_SEQ_MODE_1000      0              3590   9631  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1087/I                                         ClkMux                         0              2153  RISE       1
I__1087/O                                         ClkMux                       309              2461  RISE       1
counter_PWM1_14_LC_1_2_6/clk                      LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 155 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_PWM1_13_LC_1_2_5/lcout
Path End         : counter_PWM1_13_LC_1_2_5/in1
Capture Clock    : counter_PWM1_13_LC_1_2_5/clk
Setup Constraint : 11160p
Path slack       : 9632p

Capture Clock Arrival Time (PWM_Generator_Verilog|clk:R#2)   11160
+ Capture Clock Source Latency                                   0
+ Capture Clock Path Delay                                    2461
- Setup Time                                                  -400
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               13222

Launch Clock Arrival Time (PWM_Generator_Verilog|clk:R#1)      0
+ Launch Clock Source Latency                                  0
+ Launch Clock Path Delay                                   2461
+ Clock To Q                                                 540
+ Data Path Delay                                            589
---------------------------------------------------------   ---- 
End-of-path arrival time (ps)                               3590
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1087/I                                         ClkMux                         0              2153  RISE       1
I__1087/O                                         ClkMux                       309              2461  RISE       1
counter_PWM1_13_LC_1_2_5/clk                      LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_PWM1_13_LC_1_2_5/lcout  LogicCell40_SEQ_MODE_1000    540              3001   8789  RISE       2
I__267/I                        LocalMux                       0              3001   8789  RISE       1
I__267/O                        LocalMux                     330              3331   8789  RISE       1
I__269/I                        InMux                          0              3331   8789  RISE       1
I__269/O                        InMux                        259              3590   8789  RISE       1
counter_PWM1_13_LC_1_2_5/in1    LogicCell40_SEQ_MODE_1000      0              3590   9631  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1087/I                                         ClkMux                         0              2153  RISE       1
I__1087/O                                         ClkMux                       309              2461  RISE       1
counter_PWM1_13_LC_1_2_5/clk                      LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 156 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_PWM1_12_LC_1_2_4/lcout
Path End         : counter_PWM1_12_LC_1_2_4/in1
Capture Clock    : counter_PWM1_12_LC_1_2_4/clk
Setup Constraint : 11160p
Path slack       : 9632p

Capture Clock Arrival Time (PWM_Generator_Verilog|clk:R#2)   11160
+ Capture Clock Source Latency                                   0
+ Capture Clock Path Delay                                    2461
- Setup Time                                                  -400
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               13222

Launch Clock Arrival Time (PWM_Generator_Verilog|clk:R#1)      0
+ Launch Clock Source Latency                                  0
+ Launch Clock Path Delay                                   2461
+ Clock To Q                                                 540
+ Data Path Delay                                            589
---------------------------------------------------------   ---- 
End-of-path arrival time (ps)                               3590
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1087/I                                         ClkMux                         0              2153  RISE       1
I__1087/O                                         ClkMux                       309              2461  RISE       1
counter_PWM1_12_LC_1_2_4/clk                      LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_PWM1_12_LC_1_2_4/lcout  LogicCell40_SEQ_MODE_1000    540              3001   8663  RISE       2
I__273/I                        LocalMux                       0              3001   8663  RISE       1
I__273/O                        LocalMux                     330              3331   8663  RISE       1
I__275/I                        InMux                          0              3331   8663  RISE       1
I__275/O                        InMux                        259              3590   8663  RISE       1
counter_PWM1_12_LC_1_2_4/in1    LogicCell40_SEQ_MODE_1000      0              3590   9631  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1087/I                                         ClkMux                         0              2153  RISE       1
I__1087/O                                         ClkMux                       309              2461  RISE       1
counter_PWM1_12_LC_1_2_4/clk                      LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 157 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_PWM1_11_LC_1_2_3/lcout
Path End         : counter_PWM1_11_LC_1_2_3/in1
Capture Clock    : counter_PWM1_11_LC_1_2_3/clk
Setup Constraint : 11160p
Path slack       : 9632p

Capture Clock Arrival Time (PWM_Generator_Verilog|clk:R#2)   11160
+ Capture Clock Source Latency                                   0
+ Capture Clock Path Delay                                    2461
- Setup Time                                                  -400
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               13222

Launch Clock Arrival Time (PWM_Generator_Verilog|clk:R#1)      0
+ Launch Clock Source Latency                                  0
+ Launch Clock Path Delay                                   2461
+ Clock To Q                                                 540
+ Data Path Delay                                            589
---------------------------------------------------------   ---- 
End-of-path arrival time (ps)                               3590
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1087/I                                         ClkMux                         0              2153  RISE       1
I__1087/O                                         ClkMux                       309              2461  RISE       1
counter_PWM1_11_LC_1_2_3/clk                      LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_PWM1_11_LC_1_2_3/lcout  LogicCell40_SEQ_MODE_1000    540              3001   8537  RISE       2
I__280/I                        LocalMux                       0              3001   8537  RISE       1
I__280/O                        LocalMux                     330              3331   8537  RISE       1
I__282/I                        InMux                          0              3331   8537  RISE       1
I__282/O                        InMux                        259              3590   8537  RISE       1
counter_PWM1_11_LC_1_2_3/in1    LogicCell40_SEQ_MODE_1000      0              3590   9631  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1087/I                                         ClkMux                         0              2153  RISE       1
I__1087/O                                         ClkMux                       309              2461  RISE       1
counter_PWM1_11_LC_1_2_3/clk                      LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 158 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_PWM1_10_LC_1_2_2/lcout
Path End         : counter_PWM1_10_LC_1_2_2/in1
Capture Clock    : counter_PWM1_10_LC_1_2_2/clk
Setup Constraint : 11160p
Path slack       : 9632p

Capture Clock Arrival Time (PWM_Generator_Verilog|clk:R#2)   11160
+ Capture Clock Source Latency                                   0
+ Capture Clock Path Delay                                    2461
- Setup Time                                                  -400
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               13222

Launch Clock Arrival Time (PWM_Generator_Verilog|clk:R#1)      0
+ Launch Clock Source Latency                                  0
+ Launch Clock Path Delay                                   2461
+ Clock To Q                                                 540
+ Data Path Delay                                            589
---------------------------------------------------------   ---- 
End-of-path arrival time (ps)                               3590
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1087/I                                         ClkMux                         0              2153  RISE       1
I__1087/O                                         ClkMux                       309              2461  RISE       1
counter_PWM1_10_LC_1_2_2/clk                      LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_PWM1_10_LC_1_2_2/lcout  LogicCell40_SEQ_MODE_1000    540              3001   8411  RISE       2
I__286/I                        LocalMux                       0              3001   8411  RISE       1
I__286/O                        LocalMux                     330              3331   8411  RISE       1
I__288/I                        InMux                          0              3331   8411  RISE       1
I__288/O                        InMux                        259              3590   8411  RISE       1
counter_PWM1_10_LC_1_2_2/in1    LogicCell40_SEQ_MODE_1000      0              3590   9631  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1087/I                                         ClkMux                         0              2153  RISE       1
I__1087/O                                         ClkMux                       309              2461  RISE       1
counter_PWM1_10_LC_1_2_2/clk                      LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 159 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_PWM1_9_LC_1_2_1/lcout
Path End         : counter_PWM1_9_LC_1_2_1/in1
Capture Clock    : counter_PWM1_9_LC_1_2_1/clk
Setup Constraint : 11160p
Path slack       : 9632p

Capture Clock Arrival Time (PWM_Generator_Verilog|clk:R#2)   11160
+ Capture Clock Source Latency                                   0
+ Capture Clock Path Delay                                    2461
- Setup Time                                                  -400
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               13222

Launch Clock Arrival Time (PWM_Generator_Verilog|clk:R#1)      0
+ Launch Clock Source Latency                                  0
+ Launch Clock Path Delay                                   2461
+ Clock To Q                                                 540
+ Data Path Delay                                            589
---------------------------------------------------------   ---- 
End-of-path arrival time (ps)                               3590
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1087/I                                         ClkMux                         0              2153  RISE       1
I__1087/O                                         ClkMux                       309              2461  RISE       1
counter_PWM1_9_LC_1_2_1/clk                       LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_PWM1_9_LC_1_2_1/lcout  LogicCell40_SEQ_MODE_1000    540              3001   8284  RISE       2
I__292/I                       LocalMux                       0              3001   8284  RISE       1
I__292/O                       LocalMux                     330              3331   8284  RISE       1
I__294/I                       InMux                          0              3331   8284  RISE       1
I__294/O                       InMux                        259              3590   8284  RISE       1
counter_PWM1_9_LC_1_2_1/in1    LogicCell40_SEQ_MODE_1000      0              3590   9631  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1087/I                                         ClkMux                         0              2153  RISE       1
I__1087/O                                         ClkMux                       309              2461  RISE       1
counter_PWM1_9_LC_1_2_1/clk                       LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 160 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_PWM1_8_LC_1_2_0/lcout
Path End         : counter_PWM1_8_LC_1_2_0/in1
Capture Clock    : counter_PWM1_8_LC_1_2_0/clk
Setup Constraint : 11160p
Path slack       : 9632p

Capture Clock Arrival Time (PWM_Generator_Verilog|clk:R#2)   11160
+ Capture Clock Source Latency                                   0
+ Capture Clock Path Delay                                    2461
- Setup Time                                                  -400
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               13222

Launch Clock Arrival Time (PWM_Generator_Verilog|clk:R#1)      0
+ Launch Clock Source Latency                                  0
+ Launch Clock Path Delay                                   2461
+ Clock To Q                                                 540
+ Data Path Delay                                            589
---------------------------------------------------------   ---- 
End-of-path arrival time (ps)                               3590
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1087/I                                         ClkMux                         0              2153  RISE       1
I__1087/O                                         ClkMux                       309              2461  RISE       1
counter_PWM1_8_LC_1_2_0/clk                       LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_PWM1_8_LC_1_2_0/lcout  LogicCell40_SEQ_MODE_1000    540              3001   8158  RISE       2
I__298/I                       LocalMux                       0              3001   8158  RISE       1
I__298/O                       LocalMux                     330              3331   8158  RISE       1
I__300/I                       InMux                          0              3331   8158  RISE       1
I__300/O                       InMux                        259              3590   8158  RISE       1
counter_PWM1_8_LC_1_2_0/in1    LogicCell40_SEQ_MODE_1000      0              3590   9631  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1087/I                                         ClkMux                         0              2153  RISE       1
I__1087/O                                         ClkMux                       309              2461  RISE       1
counter_PWM1_8_LC_1_2_0/clk                       LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 161 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_PWM1_7_LC_1_1_7/lcout
Path End         : counter_PWM1_7_LC_1_1_7/in1
Capture Clock    : counter_PWM1_7_LC_1_1_7/clk
Setup Constraint : 11160p
Path slack       : 9632p

Capture Clock Arrival Time (PWM_Generator_Verilog|clk:R#2)   11160
+ Capture Clock Source Latency                                   0
+ Capture Clock Path Delay                                    2461
- Setup Time                                                  -400
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               13222

Launch Clock Arrival Time (PWM_Generator_Verilog|clk:R#1)      0
+ Launch Clock Source Latency                                  0
+ Launch Clock Path Delay                                   2461
+ Clock To Q                                                 540
+ Data Path Delay                                            589
---------------------------------------------------------   ---- 
End-of-path arrival time (ps)                               3590
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1089/I                                         ClkMux                         0              2153  RISE       1
I__1089/O                                         ClkMux                       309              2461  RISE       1
counter_PWM1_7_LC_1_1_7/clk                       LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_PWM1_7_LC_1_1_7/lcout  LogicCell40_SEQ_MODE_1000    540              3001   7836  RISE       2
I__304/I                       LocalMux                       0              3001   7836  RISE       1
I__304/O                       LocalMux                     330              3331   7836  RISE       1
I__306/I                       InMux                          0              3331   7836  RISE       1
I__306/O                       InMux                        259              3590   7836  RISE       1
counter_PWM1_7_LC_1_1_7/in1    LogicCell40_SEQ_MODE_1000      0              3590   9631  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1089/I                                         ClkMux                         0              2153  RISE       1
I__1089/O                                         ClkMux                       309              2461  RISE       1
counter_PWM1_7_LC_1_1_7/clk                       LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 162 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_PWM1_6_LC_1_1_6/lcout
Path End         : counter_PWM1_6_LC_1_1_6/in1
Capture Clock    : counter_PWM1_6_LC_1_1_6/clk
Setup Constraint : 11160p
Path slack       : 9632p

Capture Clock Arrival Time (PWM_Generator_Verilog|clk:R#2)   11160
+ Capture Clock Source Latency                                   0
+ Capture Clock Path Delay                                    2461
- Setup Time                                                  -400
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               13222

Launch Clock Arrival Time (PWM_Generator_Verilog|clk:R#1)      0
+ Launch Clock Source Latency                                  0
+ Launch Clock Path Delay                                   2461
+ Clock To Q                                                 540
+ Data Path Delay                                            589
---------------------------------------------------------   ---- 
End-of-path arrival time (ps)                               3590
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1089/I                                         ClkMux                         0              2153  RISE       1
I__1089/O                                         ClkMux                       309              2461  RISE       1
counter_PWM1_6_LC_1_1_6/clk                       LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_PWM1_6_LC_1_1_6/lcout  LogicCell40_SEQ_MODE_1000    540              3001   7709  RISE       2
I__311/I                       LocalMux                       0              3001   7709  RISE       1
I__311/O                       LocalMux                     330              3331   7709  RISE       1
I__313/I                       InMux                          0              3331   7709  RISE       1
I__313/O                       InMux                        259              3590   7709  RISE       1
counter_PWM1_6_LC_1_1_6/in1    LogicCell40_SEQ_MODE_1000      0              3590   9631  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1089/I                                         ClkMux                         0              2153  RISE       1
I__1089/O                                         ClkMux                       309              2461  RISE       1
counter_PWM1_6_LC_1_1_6/clk                       LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 163 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_PWM1_5_LC_1_1_5/lcout
Path End         : counter_PWM1_5_LC_1_1_5/in1
Capture Clock    : counter_PWM1_5_LC_1_1_5/clk
Setup Constraint : 11160p
Path slack       : 9632p

Capture Clock Arrival Time (PWM_Generator_Verilog|clk:R#2)   11160
+ Capture Clock Source Latency                                   0
+ Capture Clock Path Delay                                    2461
- Setup Time                                                  -400
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               13222

Launch Clock Arrival Time (PWM_Generator_Verilog|clk:R#1)      0
+ Launch Clock Source Latency                                  0
+ Launch Clock Path Delay                                   2461
+ Clock To Q                                                 540
+ Data Path Delay                                            589
---------------------------------------------------------   ---- 
End-of-path arrival time (ps)                               3590
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1089/I                                         ClkMux                         0              2153  RISE       1
I__1089/O                                         ClkMux                       309              2461  RISE       1
counter_PWM1_5_LC_1_1_5/clk                       LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_PWM1_5_LC_1_1_5/lcout  LogicCell40_SEQ_MODE_1000    540              3001   7583  RISE       2
I__243/I                       LocalMux                       0              3001   7583  RISE       1
I__243/O                       LocalMux                     330              3331   7583  RISE       1
I__245/I                       InMux                          0              3331   7583  RISE       1
I__245/O                       InMux                        259              3590   7583  RISE       1
counter_PWM1_5_LC_1_1_5/in1    LogicCell40_SEQ_MODE_1000      0              3590   9631  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1089/I                                         ClkMux                         0              2153  RISE       1
I__1089/O                                         ClkMux                       309              2461  RISE       1
counter_PWM1_5_LC_1_1_5/clk                       LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 164 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_PWM1_4_LC_1_1_4/lcout
Path End         : counter_PWM1_4_LC_1_1_4/in1
Capture Clock    : counter_PWM1_4_LC_1_1_4/clk
Setup Constraint : 11160p
Path slack       : 9632p

Capture Clock Arrival Time (PWM_Generator_Verilog|clk:R#2)   11160
+ Capture Clock Source Latency                                   0
+ Capture Clock Path Delay                                    2461
- Setup Time                                                  -400
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               13222

Launch Clock Arrival Time (PWM_Generator_Verilog|clk:R#1)      0
+ Launch Clock Source Latency                                  0
+ Launch Clock Path Delay                                   2461
+ Clock To Q                                                 540
+ Data Path Delay                                            589
---------------------------------------------------------   ---- 
End-of-path arrival time (ps)                               3590
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1089/I                                         ClkMux                         0              2153  RISE       1
I__1089/O                                         ClkMux                       309              2461  RISE       1
counter_PWM1_4_LC_1_1_4/clk                       LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_PWM1_4_LC_1_1_4/lcout  LogicCell40_SEQ_MODE_1000    540              3001   7457  RISE       2
I__249/I                       LocalMux                       0              3001   7457  RISE       1
I__249/O                       LocalMux                     330              3331   7457  RISE       1
I__251/I                       InMux                          0              3331   7457  RISE       1
I__251/O                       InMux                        259              3590   7457  RISE       1
counter_PWM1_4_LC_1_1_4/in1    LogicCell40_SEQ_MODE_1000      0              3590   9631  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1089/I                                         ClkMux                         0              2153  RISE       1
I__1089/O                                         ClkMux                       309              2461  RISE       1
counter_PWM1_4_LC_1_1_4/clk                       LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 165 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_PWM1_3_LC_1_1_3/lcout
Path End         : counter_PWM1_3_LC_1_1_3/in1
Capture Clock    : counter_PWM1_3_LC_1_1_3/clk
Setup Constraint : 11160p
Path slack       : 9632p

Capture Clock Arrival Time (PWM_Generator_Verilog|clk:R#2)   11160
+ Capture Clock Source Latency                                   0
+ Capture Clock Path Delay                                    2461
- Setup Time                                                  -400
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               13222

Launch Clock Arrival Time (PWM_Generator_Verilog|clk:R#1)      0
+ Launch Clock Source Latency                                  0
+ Launch Clock Path Delay                                   2461
+ Clock To Q                                                 540
+ Data Path Delay                                            589
---------------------------------------------------------   ---- 
End-of-path arrival time (ps)                               3590
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1089/I                                         ClkMux                         0              2153  RISE       1
I__1089/O                                         ClkMux                       309              2461  RISE       1
counter_PWM1_3_LC_1_1_3/clk                       LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_PWM1_3_LC_1_1_3/lcout  LogicCell40_SEQ_MODE_1000    540              3001   7331  RISE       1
I__210/I                       LocalMux                       0              3001   7331  RISE       1
I__210/O                       LocalMux                     330              3331   7331  RISE       1
I__211/I                       InMux                          0              3331   7331  RISE       1
I__211/O                       InMux                        259              3590   7331  RISE       1
counter_PWM1_3_LC_1_1_3/in1    LogicCell40_SEQ_MODE_1000      0              3590   9631  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1089/I                                         ClkMux                         0              2153  RISE       1
I__1089/O                                         ClkMux                       309              2461  RISE       1
counter_PWM1_3_LC_1_1_3/clk                       LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 166 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_PWM1_2_LC_1_1_2/lcout
Path End         : counter_PWM1_2_LC_1_1_2/in1
Capture Clock    : counter_PWM1_2_LC_1_1_2/clk
Setup Constraint : 11160p
Path slack       : 9632p

Capture Clock Arrival Time (PWM_Generator_Verilog|clk:R#2)   11160
+ Capture Clock Source Latency                                   0
+ Capture Clock Path Delay                                    2461
- Setup Time                                                  -400
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               13222

Launch Clock Arrival Time (PWM_Generator_Verilog|clk:R#1)      0
+ Launch Clock Source Latency                                  0
+ Launch Clock Path Delay                                   2461
+ Clock To Q                                                 540
+ Data Path Delay                                            589
---------------------------------------------------------   ---- 
End-of-path arrival time (ps)                               3590
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1089/I                                         ClkMux                         0              2153  RISE       1
I__1089/O                                         ClkMux                       309              2461  RISE       1
counter_PWM1_2_LC_1_1_2/clk                       LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_PWM1_2_LC_1_1_2/lcout  LogicCell40_SEQ_MODE_1000    540              3001   7204  RISE       1
I__193/I                       LocalMux                       0              3001   7204  RISE       1
I__193/O                       LocalMux                     330              3331   7204  RISE       1
I__194/I                       InMux                          0              3331   7204  RISE       1
I__194/O                       InMux                        259              3590   7204  RISE       1
counter_PWM1_2_LC_1_1_2/in1    LogicCell40_SEQ_MODE_1000      0              3590   9631  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1089/I                                         ClkMux                         0              2153  RISE       1
I__1089/O                                         ClkMux                       309              2461  RISE       1
counter_PWM1_2_LC_1_1_2/clk                       LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 167 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_PWM1_1_LC_1_1_1/lcout
Path End         : counter_PWM1_1_LC_1_1_1/in1
Capture Clock    : counter_PWM1_1_LC_1_1_1/clk
Setup Constraint : 11160p
Path slack       : 9632p

Capture Clock Arrival Time (PWM_Generator_Verilog|clk:R#2)   11160
+ Capture Clock Source Latency                                   0
+ Capture Clock Path Delay                                    2461
- Setup Time                                                  -400
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               13222

Launch Clock Arrival Time (PWM_Generator_Verilog|clk:R#1)      0
+ Launch Clock Source Latency                                  0
+ Launch Clock Path Delay                                   2461
+ Clock To Q                                                 540
+ Data Path Delay                                            589
---------------------------------------------------------   ---- 
End-of-path arrival time (ps)                               3590
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1089/I                                         ClkMux                         0              2153  RISE       1
I__1089/O                                         ClkMux                       309              2461  RISE       1
counter_PWM1_1_LC_1_1_1/clk                       LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_PWM1_1_LC_1_1_1/lcout  LogicCell40_SEQ_MODE_1000    540              3001   7078  RISE       1
I__196/I                       LocalMux                       0              3001   7078  RISE       1
I__196/O                       LocalMux                     330              3331   7078  RISE       1
I__197/I                       InMux                          0              3331   7078  RISE       1
I__197/O                       InMux                        259              3590   7078  RISE       1
counter_PWM1_1_LC_1_1_1/in1    LogicCell40_SEQ_MODE_1000      0              3590   9631  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1089/I                                         ClkMux                         0              2153  RISE       1
I__1089/O                                         ClkMux                       309              2461  RISE       1
counter_PWM1_1_LC_1_1_1/clk                       LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 168 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_PWM0_16_LC_1_8_7/lcout
Path End         : counter_PWM0_16_LC_1_8_7/in1
Capture Clock    : counter_PWM0_16_LC_1_8_7/clk
Setup Constraint : 11160p
Path slack       : 9632p

Capture Clock Arrival Time (PWM_Generator_Verilog|clk:R#2)   11160
+ Capture Clock Source Latency                                   0
+ Capture Clock Path Delay                                    2461
- Setup Time                                                  -400
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               13222

Launch Clock Arrival Time (PWM_Generator_Verilog|clk:R#1)      0
+ Launch Clock Source Latency                                  0
+ Launch Clock Path Delay                                   2461
+ Clock To Q                                                 540
+ Data Path Delay                                            589
---------------------------------------------------------   ---- 
End-of-path arrival time (ps)                               3590
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1081/I                                         ClkMux                         0              2153  RISE       1
I__1081/O                                         ClkMux                       309              2461  RISE       1
counter_PWM0_16_LC_1_8_7/clk                      LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_PWM0_16_LC_1_8_7/lcout  LogicCell40_SEQ_MODE_1000    540              3001   6349  RISE       3
I__414/I                        LocalMux                       0              3001   9042  RISE       1
I__414/O                        LocalMux                     330              3331   9042  RISE       1
I__417/I                        InMux                          0              3331   9042  RISE       1
I__417/O                        InMux                        259              3590   9042  RISE       1
counter_PWM0_16_LC_1_8_7/in1    LogicCell40_SEQ_MODE_1000      0              3590   9631  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1081/I                                         ClkMux                         0              2153  RISE       1
I__1081/O                                         ClkMux                       309              2461  RISE       1
counter_PWM0_16_LC_1_8_7/clk                      LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 169 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : DUTY_CYCLE1_10_LC_4_3_6/lcout
Path End         : DUTY_CYCLE1_10_LC_4_3_6/in1
Capture Clock    : DUTY_CYCLE1_10_LC_4_3_6/clk
Setup Constraint : 11160p
Path slack       : 9632p

Capture Clock Arrival Time (PWM_Generator_Verilog|clk:R#2)   11160
+ Capture Clock Source Latency                                   0
+ Capture Clock Path Delay                                    2461
- Setup Time                                                  -400
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               13222

Launch Clock Arrival Time (PWM_Generator_Verilog|clk:R#1)      0
+ Launch Clock Source Latency                                  0
+ Launch Clock Path Delay                                   2461
+ Clock To Q                                                 540
+ Data Path Delay                                            589
---------------------------------------------------------   ---- 
End-of-path arrival time (ps)                               3590
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1092/I                                         ClkMux                         0              2153  RISE       1
I__1092/O                                         ClkMux                       309              2461  RISE       1
DUTY_CYCLE1_10_LC_4_3_6/clk                       LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
DUTY_CYCLE1_10_LC_4_3_6/lcout  LogicCell40_SEQ_MODE_1000    540              3001   3080  RISE       7
I__593/I                       LocalMux                       0              3001   8411  RISE       1
I__593/O                       LocalMux                     330              3331   8411  RISE       1
I__599/I                       InMux                          0              3331   8411  RISE       1
I__599/O                       InMux                        259              3590   8411  RISE       1
DUTY_CYCLE1_10_LC_4_3_6/in1    LogicCell40_SEQ_MODE_1000      0              3590   9631  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1092/I                                         ClkMux                         0              2153  RISE       1
I__1092/O                                         ClkMux                       309              2461  RISE       1
DUTY_CYCLE1_10_LC_4_3_6/clk                       LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 170 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : DUTY_CYCLE1_7_LC_4_3_3/lcout
Path End         : DUTY_CYCLE1_7_LC_4_3_3/in1
Capture Clock    : DUTY_CYCLE1_7_LC_4_3_3/clk
Setup Constraint : 11160p
Path slack       : 9632p

Capture Clock Arrival Time (PWM_Generator_Verilog|clk:R#2)   11160
+ Capture Clock Source Latency                                   0
+ Capture Clock Path Delay                                    2461
- Setup Time                                                  -400
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               13222

Launch Clock Arrival Time (PWM_Generator_Verilog|clk:R#1)      0
+ Launch Clock Source Latency                                  0
+ Launch Clock Path Delay                                   2461
+ Clock To Q                                                 540
+ Data Path Delay                                            589
---------------------------------------------------------   ---- 
End-of-path arrival time (ps)                               3590
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1092/I                                         ClkMux                         0              2153  RISE       1
I__1092/O                                         ClkMux                       309              2461  RISE       1
DUTY_CYCLE1_7_LC_4_3_3/clk                        LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
DUTY_CYCLE1_7_LC_4_3_3/lcout  LogicCell40_SEQ_MODE_1000    540              3001   3403  RISE       4
I__692/I                      LocalMux                       0              3001   8032  RISE       1
I__692/O                      LocalMux                     330              3331   8032  RISE       1
I__696/I                      InMux                          0              3331   8032  RISE       1
I__696/O                      InMux                        259              3590   8032  RISE       1
DUTY_CYCLE1_7_LC_4_3_3/in1    LogicCell40_SEQ_MODE_1000      0              3590   9631  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1092/I                                         ClkMux                         0              2153  RISE       1
I__1092/O                                         ClkMux                       309              2461  RISE       1
DUTY_CYCLE1_7_LC_4_3_3/clk                        LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 171 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : DUTY_CYCLE0_17_LC_5_7_5/lcout
Path End         : DUTY_CYCLE0_17_LC_5_7_5/in1
Capture Clock    : DUTY_CYCLE0_17_LC_5_7_5/clk
Setup Constraint : 11160p
Path slack       : 9632p

Capture Clock Arrival Time (PWM_Generator_Verilog|clk:R#2)   11160
+ Capture Clock Source Latency                                   0
+ Capture Clock Path Delay                                    2461
- Setup Time                                                  -400
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               13222

Launch Clock Arrival Time (PWM_Generator_Verilog|clk:R#1)      0
+ Launch Clock Source Latency                                  0
+ Launch Clock Path Delay                                   2461
+ Clock To Q                                                 540
+ Data Path Delay                                            589
---------------------------------------------------------   ---- 
End-of-path arrival time (ps)                               3590
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1086/I                                         ClkMux                         0              2153  RISE       1
I__1086/O                                         ClkMux                       309              2461  RISE       1
DUTY_CYCLE0_17_LC_5_7_5/clk                       LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
DUTY_CYCLE0_17_LC_5_7_5/lcout  LogicCell40_SEQ_MODE_1000    540              3001   3789  RISE       4
I__1176/I                      LocalMux                       0              3001   9238  RISE       1
I__1176/O                      LocalMux                     330              3331   9238  RISE       1
I__1180/I                      InMux                          0              3331   9238  RISE       1
I__1180/O                      InMux                        259              3590   9238  RISE       1
DUTY_CYCLE0_17_LC_5_7_5/in1    LogicCell40_SEQ_MODE_1000      0              3590   9631  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1086/I                                         ClkMux                         0              2153  RISE       1
I__1086/O                                         ClkMux                       309              2461  RISE       1
DUTY_CYCLE0_17_LC_5_7_5/clk                       LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 172 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_PWM1_0_LC_1_1_0/lcout
Path End         : counter_PWM1_0_LC_1_1_0/in1
Capture Clock    : counter_PWM1_0_LC_1_1_0/clk
Setup Constraint : 11160p
Path slack       : 9632p

Capture Clock Arrival Time (PWM_Generator_Verilog|clk:R#2)   11160
+ Capture Clock Source Latency                                   0
+ Capture Clock Path Delay                                    2461
- Setup Time                                                  -400
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               13222

Launch Clock Arrival Time (PWM_Generator_Verilog|clk:R#1)      0
+ Launch Clock Source Latency                                  0
+ Launch Clock Path Delay                                   2461
+ Clock To Q                                                 540
+ Data Path Delay                                            589
---------------------------------------------------------   ---- 
End-of-path arrival time (ps)                               3590
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1089/I                                         ClkMux                         0              2153  RISE       1
I__1089/O                                         ClkMux                       309              2461  RISE       1
counter_PWM1_0_LC_1_1_0/clk                       LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_PWM1_0_LC_1_1_0/lcout  LogicCell40_SEQ_MODE_1000    540              3001   6952  RISE       1
I__199/I                       LocalMux                       0              3001   6952  RISE       1
I__199/O                       LocalMux                     330              3331   6952  RISE       1
I__200/I                       InMux                          0              3331   6952  RISE       1
I__200/O                       InMux                        259              3590   6952  RISE       1
counter_PWM1_0_LC_1_1_0/in1    LogicCell40_SEQ_MODE_1000      0              3590   9631  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1089/I                                         ClkMux                         0              2153  RISE       1
I__1089/O                                         ClkMux                       309              2461  RISE       1
counter_PWM1_0_LC_1_1_0/clk                       LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 173 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : DUTY_CYCLE0_10_LC_5_6_6/lcout
Path End         : DUTY_CYCLE0_10_LC_5_6_6/in2
Capture Clock    : DUTY_CYCLE0_10_LC_5_6_6/clk
Setup Constraint : 11160p
Path slack       : 9660p

Capture Clock Arrival Time (PWM_Generator_Verilog|clk:R#2)   11160
+ Capture Clock Source Latency                                   0
+ Capture Clock Path Delay                                    2461
- Setup Time                                                  -372
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               13250

Launch Clock Arrival Time (PWM_Generator_Verilog|clk:R#1)      0
+ Launch Clock Source Latency                                  0
+ Launch Clock Path Delay                                   2461
+ Clock To Q                                                 540
+ Data Path Delay                                            589
---------------------------------------------------------   ---- 
End-of-path arrival time (ps)                               3590
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1088/I                                         ClkMux                         0              2153  RISE       1
I__1088/O                                         ClkMux                       309              2461  RISE       1
DUTY_CYCLE0_10_LC_5_6_6/clk                       LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
DUTY_CYCLE0_10_LC_5_6_6/lcout  LogicCell40_SEQ_MODE_1000    540              3001   4694  RISE       5
I__977/I                       LocalMux                       0              3001   8186  RISE       1
I__977/O                       LocalMux                     330              3331   8186  RISE       1
I__982/I                       InMux                          0              3331   8186  RISE       1
I__982/O                       InMux                        259              3590   8186  RISE       1
I__985/I                       CascadeMux                     0              3590   8186  RISE       1
I__985/O                       CascadeMux                     0              3590   8186  RISE       1
DUTY_CYCLE0_10_LC_5_6_6/in2    LogicCell40_SEQ_MODE_1000      0              3590   9659  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1088/I                                         ClkMux                         0              2153  RISE       1
I__1088/O                                         ClkMux                       309              2461  RISE       1
DUTY_CYCLE0_10_LC_5_6_6/clk                       LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 174 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : DUTY_CYCLE0_6_LC_5_6_2/lcout
Path End         : DUTY_CYCLE0_6_LC_5_6_2/in2
Capture Clock    : DUTY_CYCLE0_6_LC_5_6_2/clk
Setup Constraint : 11160p
Path slack       : 9660p

Capture Clock Arrival Time (PWM_Generator_Verilog|clk:R#2)   11160
+ Capture Clock Source Latency                                   0
+ Capture Clock Path Delay                                    2461
- Setup Time                                                  -372
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               13250

Launch Clock Arrival Time (PWM_Generator_Verilog|clk:R#1)      0
+ Launch Clock Source Latency                                  0
+ Launch Clock Path Delay                                   2461
+ Clock To Q                                                 540
+ Data Path Delay                                            589
---------------------------------------------------------   ---- 
End-of-path arrival time (ps)                               3590
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1088/I                                         ClkMux                         0              2153  RISE       1
I__1088/O                                         ClkMux                       309              2461  RISE       1
DUTY_CYCLE0_6_LC_5_6_2/clk                        LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
DUTY_CYCLE0_6_LC_5_6_2/lcout  LogicCell40_SEQ_MODE_1000    540              3001   4757  RISE       5
I__1024/I                     LocalMux                       0              3001   7681  RISE       1
I__1024/O                     LocalMux                     330              3331   7681  RISE       1
I__1029/I                     InMux                          0              3331   7681  RISE       1
I__1029/O                     InMux                        259              3590   7681  RISE       1
I__1032/I                     CascadeMux                     0              3590   7681  RISE       1
I__1032/O                     CascadeMux                     0              3590   7681  RISE       1
DUTY_CYCLE0_6_LC_5_6_2/in2    LogicCell40_SEQ_MODE_1000      0              3590   9659  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1088/I                                         ClkMux                         0              2153  RISE       1
I__1088/O                                         ClkMux                       309              2461  RISE       1
DUTY_CYCLE0_6_LC_5_6_2/clk                        LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 175 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_debounce_0_LC_5_4_3/lcout
Path End         : PWM_DFF8.Q_LC_6_3_3/ce
Capture Clock    : PWM_DFF8.Q_LC_6_3_3/clk
Setup Constraint : 11160p
Path slack       : 9687p

Capture Clock Arrival Time (PWM_Generator_Verilog|clk:R#2)   11160
+ Capture Clock Source Latency                                   0
+ Capture Clock Path Delay                                    2461
- Setup Time                                                     0
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               13621

Launch Clock Arrival Time (PWM_Generator_Verilog|clk:R#1)      0
+ Launch Clock Source Latency                                  0
+ Launch Clock Path Delay                                   2461
+ Clock To Q                                                 540
+ Data Path Delay                                            933
---------------------------------------------------------   ---- 
End-of-path arrival time (ps)                               3934
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1093/I                                         ClkMux                         0              2153  RISE       1
I__1093/O                                         ClkMux                       309              2461  RISE       1
counter_debounce_0_LC_5_4_3/clk                   LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_debounce_0_LC_5_4_3/lcout  LogicCell40_SEQ_MODE_1000    540              3001   3585  RISE      14
I__1067/I                          LocalMux                       0              3001   9687  RISE       1
I__1067/O                          LocalMux                     330              3331   9687  RISE       1
I__1076/I                          CEMux                          0              3331   9687  RISE       1
I__1076/O                          CEMux                        603              3934   9687  RISE       1
PWM_DFF8.Q_LC_6_3_3/ce             LogicCell40_SEQ_MODE_1000      0              3934   9687  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1096/I                                         ClkMux                         0              2153  RISE       1
I__1096/O                                         ClkMux                       309              2461  RISE       1
PWM_DFF8.Q_LC_6_3_3/clk                           LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 176 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_debounce_0_LC_5_4_3/lcout
Path End         : PWM_DFF1.Q_LC_6_3_2/ce
Capture Clock    : PWM_DFF1.Q_LC_6_3_2/clk
Setup Constraint : 11160p
Path slack       : 9687p

Capture Clock Arrival Time (PWM_Generator_Verilog|clk:R#2)   11160
+ Capture Clock Source Latency                                   0
+ Capture Clock Path Delay                                    2461
- Setup Time                                                     0
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               13621

Launch Clock Arrival Time (PWM_Generator_Verilog|clk:R#1)      0
+ Launch Clock Source Latency                                  0
+ Launch Clock Path Delay                                   2461
+ Clock To Q                                                 540
+ Data Path Delay                                            933
---------------------------------------------------------   ---- 
End-of-path arrival time (ps)                               3934
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1093/I                                         ClkMux                         0              2153  RISE       1
I__1093/O                                         ClkMux                       309              2461  RISE       1
counter_debounce_0_LC_5_4_3/clk                   LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_debounce_0_LC_5_4_3/lcout  LogicCell40_SEQ_MODE_1000    540              3001   3585  RISE      14
I__1067/I                          LocalMux                       0              3001   9687  RISE       1
I__1067/O                          LocalMux                     330              3331   9687  RISE       1
I__1076/I                          CEMux                          0              3331   9687  RISE       1
I__1076/O                          CEMux                        603              3934   9687  RISE       1
PWM_DFF1.Q_LC_6_3_2/ce             LogicCell40_SEQ_MODE_1000      0              3934   9687  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1096/I                                         ClkMux                         0              2153  RISE       1
I__1096/O                                         ClkMux                       309              2461  RISE       1
PWM_DFF1.Q_LC_6_3_2/clk                           LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 177 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_debounce_0_LC_5_4_3/lcout
Path End         : PWM_DFF7.Q_LC_6_3_1/ce
Capture Clock    : PWM_DFF7.Q_LC_6_3_1/clk
Setup Constraint : 11160p
Path slack       : 9687p

Capture Clock Arrival Time (PWM_Generator_Verilog|clk:R#2)   11160
+ Capture Clock Source Latency                                   0
+ Capture Clock Path Delay                                    2461
- Setup Time                                                     0
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               13621

Launch Clock Arrival Time (PWM_Generator_Verilog|clk:R#1)      0
+ Launch Clock Source Latency                                  0
+ Launch Clock Path Delay                                   2461
+ Clock To Q                                                 540
+ Data Path Delay                                            933
---------------------------------------------------------   ---- 
End-of-path arrival time (ps)                               3934
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1093/I                                         ClkMux                         0              2153  RISE       1
I__1093/O                                         ClkMux                       309              2461  RISE       1
counter_debounce_0_LC_5_4_3/clk                   LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_debounce_0_LC_5_4_3/lcout  LogicCell40_SEQ_MODE_1000    540              3001   3585  RISE      14
I__1067/I                          LocalMux                       0              3001   9687  RISE       1
I__1067/O                          LocalMux                     330              3331   9687  RISE       1
I__1076/I                          CEMux                          0              3331   9687  RISE       1
I__1076/O                          CEMux                        603              3934   9687  RISE       1
PWM_DFF7.Q_LC_6_3_1/ce             LogicCell40_SEQ_MODE_1000      0              3934   9687  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1096/I                                         ClkMux                         0              2153  RISE       1
I__1096/O                                         ClkMux                       309              2461  RISE       1
PWM_DFF7.Q_LC_6_3_1/clk                           LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 178 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_debounce_0_LC_5_4_3/lcout
Path End         : PWM_DFF2.Q_LC_6_3_0/ce
Capture Clock    : PWM_DFF2.Q_LC_6_3_0/clk
Setup Constraint : 11160p
Path slack       : 9687p

Capture Clock Arrival Time (PWM_Generator_Verilog|clk:R#2)   11160
+ Capture Clock Source Latency                                   0
+ Capture Clock Path Delay                                    2461
- Setup Time                                                     0
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               13621

Launch Clock Arrival Time (PWM_Generator_Verilog|clk:R#1)      0
+ Launch Clock Source Latency                                  0
+ Launch Clock Path Delay                                   2461
+ Clock To Q                                                 540
+ Data Path Delay                                            933
---------------------------------------------------------   ---- 
End-of-path arrival time (ps)                               3934
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1093/I                                         ClkMux                         0              2153  RISE       1
I__1093/O                                         ClkMux                       309              2461  RISE       1
counter_debounce_0_LC_5_4_3/clk                   LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_debounce_0_LC_5_4_3/lcout  LogicCell40_SEQ_MODE_1000    540              3001   3585  RISE      14
I__1067/I                          LocalMux                       0              3001   9687  RISE       1
I__1067/O                          LocalMux                     330              3331   9687  RISE       1
I__1076/I                          CEMux                          0              3331   9687  RISE       1
I__1076/O                          CEMux                        603              3934   9687  RISE       1
PWM_DFF2.Q_LC_6_3_0/ce             LogicCell40_SEQ_MODE_1000      0              3934   9687  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1096/I                                         ClkMux                         0              2153  RISE       1
I__1096/O                                         ClkMux                       309              2461  RISE       1
PWM_DFF2.Q_LC_6_3_0/clk                           LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 179 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : PWM_DFF3.Q_LC_7_4_7/lcout
Path End         : PWM_DFF4.Q_LC_7_4_2/in3
Capture Clock    : PWM_DFF4.Q_LC_7_4_2/clk
Setup Constraint : 11160p
Path slack       : 9758p

Capture Clock Arrival Time (PWM_Generator_Verilog|clk:R#2)   11160
+ Capture Clock Source Latency                                   0
+ Capture Clock Path Delay                                    2461
- Setup Time                                                  -274
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               13348

Launch Clock Arrival Time (PWM_Generator_Verilog|clk:R#1)      0
+ Launch Clock Source Latency                                  0
+ Launch Clock Path Delay                                   2461
+ Clock To Q                                                 540
+ Data Path Delay                                            589
---------------------------------------------------------   ---- 
End-of-path arrival time (ps)                               3590
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1097/I                                         ClkMux                         0              2153  RISE       1
I__1097/O                                         ClkMux                       309              2461  RISE       1
PWM_DFF3.Q_LC_7_4_7/clk                           LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------  -------------------------  -----  ----------------  -----  ----  ------
PWM_DFF3.Q_LC_7_4_7/lcout  LogicCell40_SEQ_MODE_1000    540              3001   5535  RISE       2
I__1099/I                  LocalMux                       0              3001   9757  RISE       1
I__1099/O                  LocalMux                     330              3331   9757  RISE       1
I__1101/I                  InMux                          0              3331   9757  RISE       1
I__1101/O                  InMux                        259              3590   9757  RISE       1
PWM_DFF4.Q_LC_7_4_2/in3    LogicCell40_SEQ_MODE_1000      0              3590   9757  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1097/I                                         ClkMux                         0              2153  RISE       1
I__1097/O                                         ClkMux                       309              2461  RISE       1
PWM_DFF4.Q_LC_7_4_2/clk                           LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 180 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : DUTY_CYCLE0_4_LC_6_6_2/lcout
Path End         : DUTY_CYCLE0_4_LC_6_6_2/in3
Capture Clock    : DUTY_CYCLE0_4_LC_6_6_2/clk
Setup Constraint : 11160p
Path slack       : 9758p

Capture Clock Arrival Time (PWM_Generator_Verilog|clk:R#2)   11160
+ Capture Clock Source Latency                                   0
+ Capture Clock Path Delay                                    2461
- Setup Time                                                  -274
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               13348

Launch Clock Arrival Time (PWM_Generator_Verilog|clk:R#1)      0
+ Launch Clock Source Latency                                  0
+ Launch Clock Path Delay                                   2461
+ Clock To Q                                                 540
+ Data Path Delay                                            589
---------------------------------------------------------   ---- 
End-of-path arrival time (ps)                               3590
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1091/I                                         ClkMux                         0              2153  RISE       1
I__1091/O                                         ClkMux                       309              2461  RISE       1
DUTY_CYCLE0_4_LC_6_6_2/clk                        LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
DUTY_CYCLE0_4_LC_6_6_2/lcout  LogicCell40_SEQ_MODE_1000    540              3001   4133  RISE       6
I__1232/I                     LocalMux                       0              3001   9757  RISE       1
I__1232/O                     LocalMux                     330              3331   9757  RISE       1
I__1238/I                     InMux                          0              3331   9757  RISE       1
I__1238/O                     InMux                        259              3590   9757  RISE       1
DUTY_CYCLE0_4_LC_6_6_2/in3    LogicCell40_SEQ_MODE_1000      0              3590   9757  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1091/I                                         ClkMux                         0              2153  RISE       1
I__1091/O                                         ClkMux                       309              2461  RISE       1
DUTY_CYCLE0_4_LC_6_6_2/clk                        LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 181 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : PWM_DFF7.Q_LC_6_3_1/lcout
Path End         : PWM_DFF8.Q_LC_6_3_3/in3
Capture Clock    : PWM_DFF8.Q_LC_6_3_3/clk
Setup Constraint : 11160p
Path slack       : 9758p

Capture Clock Arrival Time (PWM_Generator_Verilog|clk:R#2)   11160
+ Capture Clock Source Latency                                   0
+ Capture Clock Path Delay                                    2461
- Setup Time                                                  -274
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               13348

Launch Clock Arrival Time (PWM_Generator_Verilog|clk:R#1)      0
+ Launch Clock Source Latency                                  0
+ Launch Clock Path Delay                                   2461
+ Clock To Q                                                 540
+ Data Path Delay                                            589
---------------------------------------------------------   ---- 
End-of-path arrival time (ps)                               3590
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1096/I                                         ClkMux                         0              2153  RISE       1
I__1096/O                                         ClkMux                       309              2461  RISE       1
PWM_DFF7.Q_LC_6_3_1/clk                           LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------  -------------------------  -----  ----------------  -----  ----  ------
PWM_DFF7.Q_LC_6_3_1/lcout  LogicCell40_SEQ_MODE_1000    540              3001   4743  RISE       2
I__1057/I                  LocalMux                       0              3001   9757  RISE       1
I__1057/O                  LocalMux                     330              3331   9757  RISE       1
I__1059/I                  InMux                          0              3331   9757  RISE       1
I__1059/O                  InMux                        259              3590   9757  RISE       1
PWM_DFF8.Q_LC_6_3_3/in3    LogicCell40_SEQ_MODE_1000      0              3590   9757  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1096/I                                         ClkMux                         0              2153  RISE       1
I__1096/O                                         ClkMux                       309              2461  RISE       1
PWM_DFF8.Q_LC_6_3_3/clk                           LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 182 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : PWM_DFF5.Q_LC_5_2_2/lcout
Path End         : PWM_DFF6.Q_LC_5_2_1/in3
Capture Clock    : PWM_DFF6.Q_LC_5_2_1/clk
Setup Constraint : 11160p
Path slack       : 9758p

Capture Clock Arrival Time (PWM_Generator_Verilog|clk:R#2)   11160
+ Capture Clock Source Latency                                   0
+ Capture Clock Path Delay                                    2461
- Setup Time                                                  -274
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               13348

Launch Clock Arrival Time (PWM_Generator_Verilog|clk:R#1)      0
+ Launch Clock Source Latency                                  0
+ Launch Clock Path Delay                                   2461
+ Clock To Q                                                 540
+ Data Path Delay                                            589
---------------------------------------------------------   ---- 
End-of-path arrival time (ps)                               3590
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1095/I                                         ClkMux                         0              2153  RISE       1
I__1095/O                                         ClkMux                       309              2461  RISE       1
PWM_DFF5.Q_LC_5_2_2/clk                           LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------  -------------------------  -----  ----------------  -----  ----  ------
PWM_DFF5.Q_LC_5_2_2/lcout  LogicCell40_SEQ_MODE_1000    540              3001   3656  RISE       2
I__671/I                   LocalMux                       0              3001   9757  RISE       1
I__671/O                   LocalMux                     330              3331   9757  RISE       1
I__673/I                   InMux                          0              3331   9757  RISE       1
I__673/O                   InMux                        259              3590   9757  RISE       1
PWM_DFF6.Q_LC_5_2_1/in3    LogicCell40_SEQ_MODE_1000      0              3590   9757  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1095/I                                         ClkMux                         0              2153  RISE       1
I__1095/O                                         ClkMux                       309              2461  RISE       1
PWM_DFF6.Q_LC_5_2_1/clk                           LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 183 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_PWM0_0_LC_1_6_6/lcout
Path End         : counter_PWM0_0_LC_1_6_6/in3
Capture Clock    : counter_PWM0_0_LC_1_6_6/clk
Setup Constraint : 11160p
Path slack       : 9758p

Capture Clock Arrival Time (PWM_Generator_Verilog|clk:R#2)   11160
+ Capture Clock Source Latency                                   0
+ Capture Clock Path Delay                                    2461
- Setup Time                                                  -274
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               13348

Launch Clock Arrival Time (PWM_Generator_Verilog|clk:R#1)      0
+ Launch Clock Source Latency                                  0
+ Launch Clock Path Delay                                   2461
+ Clock To Q                                                 540
+ Data Path Delay                                            589
---------------------------------------------------------   ---- 
End-of-path arrival time (ps)                               3590
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1084/I                                         ClkMux                         0              2153  RISE       1
I__1084/O                                         ClkMux                       309              2461  RISE       1
counter_PWM0_0_LC_1_6_6/clk                       LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_PWM0_0_LC_1_6_6/lcout  LogicCell40_SEQ_MODE_1000    540              3001   6980  RISE       3
I__216/I                       LocalMux                       0              3001   9631  RISE       1
I__216/O                       LocalMux                     330              3331   9631  RISE       1
I__218/I                       InMux                          0              3331   9757  RISE       1
I__218/O                       InMux                        259              3590   9757  RISE       1
counter_PWM0_0_LC_1_6_6/in3    LogicCell40_SEQ_MODE_1000      0              3590   9757  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1084/I                                         ClkMux                         0              2153  RISE       1
I__1084/O                                         ClkMux                       309              2461  RISE       1
counter_PWM0_0_LC_1_6_6/clk                       LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 184 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_PWM0_1_LC_1_6_4/lcout
Path End         : counter_PWM0_1_LC_1_6_4/in3
Capture Clock    : counter_PWM0_1_LC_1_6_4/clk
Setup Constraint : 11160p
Path slack       : 9758p

Capture Clock Arrival Time (PWM_Generator_Verilog|clk:R#2)   11160
+ Capture Clock Source Latency                                   0
+ Capture Clock Path Delay                                    2461
- Setup Time                                                  -274
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               13348

Launch Clock Arrival Time (PWM_Generator_Verilog|clk:R#1)      0
+ Launch Clock Source Latency                                  0
+ Launch Clock Path Delay                                   2461
+ Clock To Q                                                 540
+ Data Path Delay                                            589
---------------------------------------------------------   ---- 
End-of-path arrival time (ps)                               3590
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1084/I                                         ClkMux                         0              2153  RISE       1
I__1084/O                                         ClkMux                       309              2461  RISE       1
counter_PWM0_1_LC_1_6_4/clk                       LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_PWM0_1_LC_1_6_4/lcout  LogicCell40_SEQ_MODE_1000    540              3001   6952  RISE       2
I__222/I                       LocalMux                       0              3001   9757  RISE       1
I__222/O                       LocalMux                     330              3331   9757  RISE       1
I__224/I                       InMux                          0              3331   9757  RISE       1
I__224/O                       InMux                        259              3590   9757  RISE       1
counter_PWM0_1_LC_1_6_4/in3    LogicCell40_SEQ_MODE_1000      0              3590   9757  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1084/I                                         ClkMux                         0              2153  RISE       1
I__1084/O                                         ClkMux                       309              2461  RISE       1
counter_PWM0_1_LC_1_6_4/clk                       LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 185 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_debounce_0_LC_5_4_3/lcout
Path End         : counter_debounce_0_LC_5_4_3/in3
Capture Clock    : counter_debounce_0_LC_5_4_3/clk
Setup Constraint : 11160p
Path slack       : 9758p

Capture Clock Arrival Time (PWM_Generator_Verilog|clk:R#2)   11160
+ Capture Clock Source Latency                                   0
+ Capture Clock Path Delay                                    2461
- Setup Time                                                  -274
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               13348

Launch Clock Arrival Time (PWM_Generator_Verilog|clk:R#1)      0
+ Launch Clock Source Latency                                  0
+ Launch Clock Path Delay                                   2461
+ Clock To Q                                                 540
+ Data Path Delay                                            589
---------------------------------------------------------   ---- 
End-of-path arrival time (ps)                               3590
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1093/I                                         ClkMux                         0              2153  RISE       1
I__1093/O                                         ClkMux                       309              2461  RISE       1
counter_debounce_0_LC_5_4_3/clk                   LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_debounce_0_LC_5_4_3/lcout  LogicCell40_SEQ_MODE_1000    540              3001   3585  RISE      14
I__1064/I                          LocalMux                       0              3001   9757  RISE       1
I__1064/O                          LocalMux                     330              3331   9757  RISE       1
I__1073/I                          InMux                          0              3331   9757  RISE       1
I__1073/O                          InMux                        259              3590   9757  RISE       1
counter_debounce_0_LC_5_4_3/in3    LogicCell40_SEQ_MODE_1000      0              3590   9757  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1093/I                                         ClkMux                         0              2153  RISE       1
I__1093/O                                         ClkMux                       309              2461  RISE       1
counter_debounce_0_LC_5_4_3/clk                   LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 186 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : decrease_duty0
Path End         : PWM_DFF3.Q_LC_7_4_7/in3
Capture Clock    : PWM_DFF3.Q_LC_7_4_7/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (PWM_Generator_Verilog|clk:R#1)    +INF
+ Capture Clock Source Latency                                   0
+ Capture Clock Path Delay                                    2461
- Setup Time                                                  -217
----------------------------------------------------------   ----- 
End-of-path required time (ps)                                +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         2266
---------------------------------------   ---- 
End-of-path arrival time (ps)             2266
 
Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
decrease_duty0                           PWM_Generator_Verilog          0                 0   +INF  RISE       1
decrease_duty0_ibuf_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  RISE       1
decrease_duty0_ibuf_iopad/DOUT           IO_PAD                       590               590   +INF  RISE       1
decrease_duty0_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               590   +INF  RISE       1
decrease_duty0_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001       463              1053   +INF  FALL       1
I__1102/I                                Odrv4                          0              1053   +INF  FALL       1
I__1102/O                                Odrv4                        372              1425   +INF  FALL       1
I__1103/I                                Span4Mux_h                     0              1425   +INF  FALL       1
I__1103/O                                Span4Mux_h                   316              1740   +INF  FALL       1
I__1104/I                                LocalMux                       0              1740   +INF  FALL       1
I__1104/O                                LocalMux                     309              2049   +INF  FALL       1
I__1105/I                                InMux                          0              2049   +INF  FALL       1
I__1105/O                                InMux                        217              2266   +INF  FALL       1
PWM_DFF3.Q_LC_7_4_7/in3                  LogicCell40_SEQ_MODE_1000      0              2266   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1097/I                                         ClkMux                         0              2153  RISE       1
I__1097/O                                         ClkMux                       309              2461  RISE       1
PWM_DFF3.Q_LC_7_4_7/clk                           LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 187 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : increase_duty1
Path End         : PWM_DFF5.Q_LC_5_2_2/in0
Capture Clock    : PWM_DFF5.Q_LC_5_2_2/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (PWM_Generator_Verilog|clk:R#1)    +INF
+ Capture Clock Source Latency                                   0
+ Capture Clock Path Delay                                    2461
- Setup Time                                                  -400
----------------------------------------------------------   ----- 
End-of-path required time (ps)                                +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         2266
---------------------------------------   ---- 
End-of-path arrival time (ps)             2266
 
Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
increase_duty1                           PWM_Generator_Verilog          0                 0   +INF  RISE       1
increase_duty1_ibuf_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  RISE       1
increase_duty1_ibuf_iopad/DOUT           IO_PAD                       590               590   +INF  RISE       1
increase_duty1_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               590   +INF  RISE       1
increase_duty1_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001       463              1053   +INF  FALL       1
I__732/I                                 Odrv4                          0              1053   +INF  FALL       1
I__732/O                                 Odrv4                        372              1425   +INF  FALL       1
I__733/I                                 Span4Mux_h                     0              1425   +INF  FALL       1
I__733/O                                 Span4Mux_h                   316              1740   +INF  FALL       1
I__734/I                                 LocalMux                       0              1740   +INF  FALL       1
I__734/O                                 LocalMux                     309              2049   +INF  FALL       1
I__735/I                                 InMux                          0              2049   +INF  FALL       1
I__735/O                                 InMux                        217              2266   +INF  FALL       1
PWM_DFF5.Q_LC_5_2_2/in0                  LogicCell40_SEQ_MODE_1000      0              2266   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1095/I                                         ClkMux                         0              2153  RISE       1
I__1095/O                                         ClkMux                       309              2461  RISE       1
PWM_DFF5.Q_LC_5_2_2/clk                           LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 188 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : decrease_duty1
Path End         : PWM_DFF7.Q_LC_6_3_1/in3
Capture Clock    : PWM_DFF7.Q_LC_6_3_1/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (PWM_Generator_Verilog|clk:R#1)    +INF
+ Capture Clock Source Latency                                   0
+ Capture Clock Path Delay                                    2461
- Setup Time                                                  -217
----------------------------------------------------------   ----- 
End-of-path required time (ps)                                +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         2266
---------------------------------------   ---- 
End-of-path arrival time (ps)             2266
 
Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
decrease_duty1                           PWM_Generator_Verilog          0                 0   +INF  RISE       1
decrease_duty1_ibuf_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  RISE       1
decrease_duty1_ibuf_iopad/DOUT           IO_PAD                       590               590   +INF  RISE       1
decrease_duty1_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               590   +INF  RISE       1
decrease_duty1_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001       463              1053   +INF  FALL       1
I__889/I                                 Odrv4                          0              1053   +INF  FALL       1
I__889/O                                 Odrv4                        372              1425   +INF  FALL       1
I__890/I                                 Span4Mux_h                     0              1425   +INF  FALL       1
I__890/O                                 Span4Mux_h                   316              1740   +INF  FALL       1
I__891/I                                 LocalMux                       0              1740   +INF  FALL       1
I__891/O                                 LocalMux                     309              2049   +INF  FALL       1
I__892/I                                 InMux                          0              2049   +INF  FALL       1
I__892/O                                 InMux                        217              2266   +INF  FALL       1
PWM_DFF7.Q_LC_6_3_1/in3                  LogicCell40_SEQ_MODE_1000      0              2266   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1096/I                                         ClkMux                         0              2153  RISE       1
I__1096/O                                         ClkMux                       309              2461  RISE       1
PWM_DFF7.Q_LC_6_3_1/clk                           LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 189 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : increase_duty0
Path End         : PWM_DFF1.Q_LC_6_3_2/in3
Capture Clock    : PWM_DFF1.Q_LC_6_3_2/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (PWM_Generator_Verilog|clk:R#1)    +INF
+ Capture Clock Source Latency                                   0
+ Capture Clock Path Delay                                    2461
- Setup Time                                                  -217
----------------------------------------------------------   ----- 
End-of-path required time (ps)                                +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         2266
---------------------------------------   ---- 
End-of-path arrival time (ps)             2266
 
Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
increase_duty0                           PWM_Generator_Verilog          0                 0   +INF  RISE       1
increase_duty0_ibuf_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  RISE       1
increase_duty0_ibuf_iopad/DOUT           IO_PAD                       590               590   +INF  RISE       1
increase_duty0_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               590   +INF  RISE       1
increase_duty0_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001       463              1053   +INF  FALL       1
I__885/I                                 Odrv4                          0              1053   +INF  FALL       1
I__885/O                                 Odrv4                        372              1425   +INF  FALL       1
I__886/I                                 Span4Mux_h                     0              1425   +INF  FALL       1
I__886/O                                 Span4Mux_h                   316              1740   +INF  FALL       1
I__887/I                                 LocalMux                       0              1740   +INF  FALL       1
I__887/O                                 LocalMux                     309              2049   +INF  FALL       1
I__888/I                                 InMux                          0              2049   +INF  FALL       1
I__888/O                                 InMux                        217              2266   +INF  FALL       1
PWM_DFF1.Q_LC_6_3_2/in3                  LogicCell40_SEQ_MODE_1000      0              2266   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1096/I                                         ClkMux                         0              2153  RISE       1
I__1096/O                                         ClkMux                       309              2461  RISE       1
PWM_DFF1.Q_LC_6_3_2/clk                           LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 190 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : DUTY_CYCLE0_4_LC_6_6_2/lcout
Path End         : PWM_OUT0
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (PWM_Generator_Verilog|clk:R#1)       0
+ Launch Clock Source Latency                                   0
+ Launch Clock Path Delay                                    2461
+ Clock To Q                                                  540
+ Data Path Delay                                           10777
---------------------------------------------------------   ----- 
End-of-path arrival time (ps)                               13778
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1091/I                                         ClkMux                         0              2153  RISE       1
I__1091/O                                         ClkMux                       309              2461  RISE       1
DUTY_CYCLE0_4_LC_6_6_2/clk                        LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
DUTY_CYCLE0_4_LC_6_6_2/lcout              LogicCell40_SEQ_MODE_1000    540              3001   +INF  RISE       6
I__1233/I                                 Odrv4                          0              3001   +INF  RISE       1
I__1233/O                                 Odrv4                        351              3352   +INF  RISE       1
I__1239/I                                 Span4Mux_v                     0              3352   +INF  RISE       1
I__1239/O                                 Span4Mux_v                   351              3703   +INF  RISE       1
I__1240/I                                 LocalMux                       0              3703   +INF  RISE       1
I__1240/O                                 LocalMux                     330              4032   +INF  RISE       1
I__1241/I                                 InMux                          0              4032   +INF  RISE       1
I__1241/O                                 InMux                        259              4292   +INF  RISE       1
I__1242/I                                 CascadeMux                     0              4292   +INF  RISE       1
I__1242/O                                 CascadeMux                     0              4292   +INF  RISE       1
PWM_OUT0_cry_4_c_inv_LC_2_9_0/in2         LogicCell40_SEQ_MODE_0000      0              4292   +INF  RISE       1
PWM_OUT0_cry_4_c_inv_LC_2_9_0/carryout    LogicCell40_SEQ_MODE_0000    231              4523   +INF  RISE       1
PWM_OUT0_cry_5_c_inv_LC_2_9_1/carryin     LogicCell40_SEQ_MODE_0000      0              4523   +INF  RISE       1
PWM_OUT0_cry_5_c_inv_LC_2_9_1/carryout    LogicCell40_SEQ_MODE_0000    126              4650   +INF  RISE       1
PWM_OUT0_cry_6_c_inv_LC_2_9_2/carryin     LogicCell40_SEQ_MODE_0000      0              4650   +INF  RISE       1
PWM_OUT0_cry_6_c_inv_LC_2_9_2/carryout    LogicCell40_SEQ_MODE_0000    126              4776   +INF  RISE       1
PWM_OUT0_cry_7_c_inv_LC_2_9_3/carryin     LogicCell40_SEQ_MODE_0000      0              4776   +INF  RISE       1
PWM_OUT0_cry_7_c_inv_LC_2_9_3/carryout    LogicCell40_SEQ_MODE_0000    126              4902   +INF  RISE       1
PWM_OUT0_cry_8_c_inv_LC_2_9_4/carryin     LogicCell40_SEQ_MODE_0000      0              4902   +INF  RISE       1
PWM_OUT0_cry_8_c_inv_LC_2_9_4/carryout    LogicCell40_SEQ_MODE_0000    126              5028   +INF  RISE       1
PWM_OUT0_cry_9_c_inv_LC_2_9_5/carryin     LogicCell40_SEQ_MODE_0000      0              5028   +INF  RISE       1
PWM_OUT0_cry_9_c_inv_LC_2_9_5/carryout    LogicCell40_SEQ_MODE_0000    126              5154   +INF  RISE       1
PWM_OUT0_cry_10_c_inv_LC_2_9_6/carryin    LogicCell40_SEQ_MODE_0000      0              5154   +INF  RISE       1
PWM_OUT0_cry_10_c_inv_LC_2_9_6/carryout   LogicCell40_SEQ_MODE_0000    126              5281   +INF  RISE       1
PWM_OUT0_cry_11_c_inv_LC_2_9_7/carryin    LogicCell40_SEQ_MODE_0000      0              5281   +INF  RISE       1
PWM_OUT0_cry_11_c_inv_LC_2_9_7/carryout   LogicCell40_SEQ_MODE_0000    126              5407   +INF  RISE       1
IN_MUX_bfv_2_10_0_/carryinitin            ICE_CARRY_IN_MUX               0              5407   +INF  RISE       1
IN_MUX_bfv_2_10_0_/carryinitout           ICE_CARRY_IN_MUX             196              5603   +INF  RISE       1
PWM_OUT0_cry_12_c_inv_LC_2_10_0/carryin   LogicCell40_SEQ_MODE_0000      0              5603   +INF  RISE       1
PWM_OUT0_cry_12_c_inv_LC_2_10_0/carryout  LogicCell40_SEQ_MODE_0000    126              5730   +INF  RISE       1
PWM_OUT0_cry_13_c_inv_LC_2_10_1/carryin   LogicCell40_SEQ_MODE_0000      0              5730   +INF  RISE       1
PWM_OUT0_cry_13_c_inv_LC_2_10_1/carryout  LogicCell40_SEQ_MODE_0000    126              5856   +INF  RISE       1
PWM_OUT0_cry_14_c_inv_LC_2_10_2/carryin   LogicCell40_SEQ_MODE_0000      0              5856   +INF  RISE       1
PWM_OUT0_cry_14_c_inv_LC_2_10_2/carryout  LogicCell40_SEQ_MODE_0000    126              5982   +INF  RISE       1
PWM_OUT0_cry_15_c_inv_LC_2_10_3/carryin   LogicCell40_SEQ_MODE_0000      0              5982   +INF  RISE       1
PWM_OUT0_cry_15_c_inv_LC_2_10_3/carryout  LogicCell40_SEQ_MODE_0000    126              6108   +INF  RISE       1
PWM_OUT0_cry_16_c_inv_LC_2_10_4/carryin   LogicCell40_SEQ_MODE_0000      0              6108   +INF  RISE       1
PWM_OUT0_cry_16_c_inv_LC_2_10_4/carryout  LogicCell40_SEQ_MODE_0000    126              6235   +INF  RISE       1
PWM_OUT0_cry_17_c_inv_LC_2_10_5/carryin   LogicCell40_SEQ_MODE_0000      0              6235   +INF  RISE       1
PWM_OUT0_cry_17_c_inv_LC_2_10_5/carryout  LogicCell40_SEQ_MODE_0000    126              6361   +INF  RISE       1
PWM_OUT0_cry_18_c_LC_2_10_6/carryin       LogicCell40_SEQ_MODE_0000      0              6361   +INF  RISE       1
PWM_OUT0_cry_18_c_LC_2_10_6/carryout      LogicCell40_SEQ_MODE_0000    126              6487   +INF  RISE       1
I__506/I                                  InMux                          0              6487   +INF  RISE       1
I__506/O                                  InMux                        259              6747   +INF  RISE       1
PWM_OUT0_c_THRU_LUT4_0_LC_2_10_7/in3      LogicCell40_SEQ_MODE_0000      0              6747   +INF  RISE       1
PWM_OUT0_c_THRU_LUT4_0_LC_2_10_7/lcout    LogicCell40_SEQ_MODE_0000    288              7034   +INF  FALL       1
I__499/I                                  Odrv4                          0              7034   +INF  FALL       1
I__499/O                                  Odrv4                        372              7406   +INF  FALL       1
I__500/I                                  Span4Mux_h                     0              7406   +INF  FALL       1
I__500/O                                  Span4Mux_h                   316              7721   +INF  FALL       1
I__501/I                                  Span4Mux_v                     0              7721   +INF  FALL       1
I__501/O                                  Span4Mux_v                   372              8093   +INF  FALL       1
I__502/I                                  Span4Mux_v                     0              8093   +INF  FALL       1
I__502/O                                  Span4Mux_v                   372              8465   +INF  FALL       1
I__503/I                                  Span4Mux_s1_v                  0              8465   +INF  FALL       1
I__503/O                                  Span4Mux_s1_v                196              8661   +INF  FALL       1
I__504/I                                  LocalMux                       0              8661   +INF  FALL       1
I__504/O                                  LocalMux                     309              8970   +INF  FALL       1
I__505/I                                  IoInMux                        0              8970   +INF  FALL       1
I__505/O                                  IoInMux                      217              9187   +INF  FALL       1
PWM_OUT0_obuf_preio/DOUT0                 PRE_IO_PIN_TYPE_011001         0              9187   +INF  FALL       1
PWM_OUT0_obuf_preio/PADOUT                PRE_IO_PIN_TYPE_011001      2237             11425   +INF  FALL       1
PWM_OUT0_obuf_iopad/DIN                   IO_PAD                         0             11425   +INF  FALL       1
PWM_OUT0_obuf_iopad/PACKAGEPIN:out        IO_PAD                      2353             13778   +INF  FALL       1
PWM_OUT0                                  PWM_Generator_Verilog          0             13778   +INF  FALL       1


++++ Path 191 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : DUTY_CYCLE1_4_LC_5_3_6/lcout
Path End         : PWM_OUT1
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (PWM_Generator_Verilog|clk:R#1)       0
+ Launch Clock Source Latency                                   0
+ Launch Clock Path Delay                                    2461
+ Clock To Q                                                  540
+ Data Path Delay                                            9444
---------------------------------------------------------   ----- 
End-of-path arrival time (ps)                               12445
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1094/I                                         ClkMux                         0              2153  RISE       1
I__1094/O                                         ClkMux                       309              2461  RISE       1
DUTY_CYCLE1_4_LC_5_3_6/clk                        LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
DUTY_CYCLE1_4_LC_5_3_6/lcout             LogicCell40_SEQ_MODE_1000    540              3001   +INF  RISE       6
I__573/I                                 Odrv4                          0              3001   +INF  RISE       1
I__573/O                                 Odrv4                        351              3352   +INF  RISE       1
I__579/I                                 Span4Mux_s2_v                  0              3352   +INF  RISE       1
I__579/O                                 Span4Mux_s2_v                252              3605   +INF  RISE       1
I__582/I                                 LocalMux                       0              3605   +INF  RISE       1
I__582/O                                 LocalMux                     330              3934   +INF  RISE       1
I__584/I                                 InMux                          0              3934   +INF  RISE       1
I__584/O                                 InMux                        259              4194   +INF  RISE       1
I__585/I                                 CascadeMux                     0              4194   +INF  RISE       1
I__585/O                                 CascadeMux                     0              4194   +INF  RISE       1
PWM_OUT1_cry_4_c_inv_LC_2_1_0/in2        LogicCell40_SEQ_MODE_0000      0              4194   +INF  RISE       1
PWM_OUT1_cry_4_c_inv_LC_2_1_0/carryout   LogicCell40_SEQ_MODE_0000    231              4425   +INF  RISE       1
PWM_OUT1_cry_5_c_inv_LC_2_1_1/carryin    LogicCell40_SEQ_MODE_0000      0              4425   +INF  RISE       1
PWM_OUT1_cry_5_c_inv_LC_2_1_1/carryout   LogicCell40_SEQ_MODE_0000    126              4551   +INF  RISE       1
PWM_OUT1_cry_6_c_inv_LC_2_1_2/carryin    LogicCell40_SEQ_MODE_0000      0              4551   +INF  RISE       1
PWM_OUT1_cry_6_c_inv_LC_2_1_2/carryout   LogicCell40_SEQ_MODE_0000    126              4678   +INF  RISE       1
PWM_OUT1_cry_7_c_inv_LC_2_1_3/carryin    LogicCell40_SEQ_MODE_0000      0              4678   +INF  RISE       1
PWM_OUT1_cry_7_c_inv_LC_2_1_3/carryout   LogicCell40_SEQ_MODE_0000    126              4804   +INF  RISE       1
PWM_OUT1_cry_8_c_inv_LC_2_1_4/carryin    LogicCell40_SEQ_MODE_0000      0              4804   +INF  RISE       1
PWM_OUT1_cry_8_c_inv_LC_2_1_4/carryout   LogicCell40_SEQ_MODE_0000    126              4930   +INF  RISE       1
PWM_OUT1_cry_9_c_inv_LC_2_1_5/carryin    LogicCell40_SEQ_MODE_0000      0              4930   +INF  RISE       1
PWM_OUT1_cry_9_c_inv_LC_2_1_5/carryout   LogicCell40_SEQ_MODE_0000    126              5056   +INF  RISE       1
PWM_OUT1_cry_10_c_inv_LC_2_1_6/carryin   LogicCell40_SEQ_MODE_0000      0              5056   +INF  RISE       1
PWM_OUT1_cry_10_c_inv_LC_2_1_6/carryout  LogicCell40_SEQ_MODE_0000    126              5183   +INF  RISE       1
PWM_OUT1_cry_11_c_inv_LC_2_1_7/carryin   LogicCell40_SEQ_MODE_0000      0              5183   +INF  RISE       1
PWM_OUT1_cry_11_c_inv_LC_2_1_7/carryout  LogicCell40_SEQ_MODE_0000    126              5309   +INF  RISE       1
IN_MUX_bfv_2_2_0_/carryinitin            ICE_CARRY_IN_MUX               0              5309   +INF  RISE       1
IN_MUX_bfv_2_2_0_/carryinitout           ICE_CARRY_IN_MUX             196              5505   +INF  RISE       1
PWM_OUT1_cry_12_c_inv_LC_2_2_0/carryin   LogicCell40_SEQ_MODE_0000      0              5505   +INF  RISE       1
PWM_OUT1_cry_12_c_inv_LC_2_2_0/carryout  LogicCell40_SEQ_MODE_0000    126              5631   +INF  RISE       1
PWM_OUT1_cry_13_c_inv_LC_2_2_1/carryin   LogicCell40_SEQ_MODE_0000      0              5631   +INF  RISE       1
PWM_OUT1_cry_13_c_inv_LC_2_2_1/carryout  LogicCell40_SEQ_MODE_0000    126              5758   +INF  RISE       1
PWM_OUT1_cry_14_c_inv_LC_2_2_2/carryin   LogicCell40_SEQ_MODE_0000      0              5758   +INF  RISE       1
PWM_OUT1_cry_14_c_inv_LC_2_2_2/carryout  LogicCell40_SEQ_MODE_0000    126              5884   +INF  RISE       1
PWM_OUT1_cry_15_c_inv_LC_2_2_3/carryin   LogicCell40_SEQ_MODE_0000      0              5884   +INF  RISE       1
PWM_OUT1_cry_15_c_inv_LC_2_2_3/carryout  LogicCell40_SEQ_MODE_0000    126              6010   +INF  RISE       1
PWM_OUT1_cry_16_c_inv_LC_2_2_4/carryin   LogicCell40_SEQ_MODE_0000      0              6010   +INF  RISE       1
PWM_OUT1_cry_16_c_inv_LC_2_2_4/carryout  LogicCell40_SEQ_MODE_0000    126              6136   +INF  RISE       1
I__319/I                                 InMux                          0              6136   +INF  RISE       1
I__319/O                                 InMux                        259              6396   +INF  RISE       1
PWM_OUT1_c_THRU_LUT4_0_LC_2_2_5/in3      LogicCell40_SEQ_MODE_0000      0              6396   +INF  RISE       1
PWM_OUT1_c_THRU_LUT4_0_LC_2_2_5/lcout    LogicCell40_SEQ_MODE_0000    288              6683   +INF  FALL       1
I__315/I                                 Odrv12                         0              6683   +INF  FALL       1
I__315/O                                 Odrv12                       540              7223   +INF  FALL       1
I__316/I                                 Span12Mux_s1_v                 0              7223   +INF  FALL       1
I__316/O                                 Span12Mux_s1_v               105              7329   +INF  FALL       1
I__317/I                                 LocalMux                       0              7329   +INF  FALL       1
I__317/O                                 LocalMux                     309              7637   +INF  FALL       1
I__318/I                                 IoInMux                        0              7637   +INF  FALL       1
I__318/O                                 IoInMux                      217              7855   +INF  FALL       1
PWM_OUT1_obuf_preio/DOUT0                PRE_IO_PIN_TYPE_011001         0              7855   +INF  FALL       1
PWM_OUT1_obuf_preio/PADOUT               PRE_IO_PIN_TYPE_011001      2237             10092   +INF  FALL       1
PWM_OUT1_obuf_iopad/DIN                  IO_PAD                         0             10092   +INF  FALL       1
PWM_OUT1_obuf_iopad/PACKAGEPIN:out       IO_PAD                      2353             12445   +INF  FALL       1
PWM_OUT1                                 PWM_Generator_Verilog          0             12445   +INF  FALL       1

===================================================================== 
                    End of Detailed Setup Report for all timing paths 
##################################################################### 

##################################################################### 
                    Detailed Hold Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : PWM_DFF3.Q_LC_7_4_7/lcout
Path End         : PWM_DFF4.Q_LC_7_4_2/in3
Capture Clock    : PWM_DFF4.Q_LC_7_4_2/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (PWM_Generator_Verilog|clk:R#1)      0
+ Capture Clock Source Latency                                  0
+ Capture Clock Path Delay                                   2461
- Setup Time                                                    0
----------------------------------------------------------   ---- 
End-of-path required time (ps)                               2461

Launch Clock Arrival Time (PWM_Generator_Verilog|clk:R#1)      0
+ Launch Clock Source Latency                                  0
+ Launch Clock Path Delay                                   2461
+ Clock To Q                                                 540
+ Data Path Delay                                            526
---------------------------------------------------------   ---- 
End-of-path arrival time (ps)                               3527
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1097/I                                         ClkMux                         0              2153  RISE       1
I__1097/O                                         ClkMux                       309              2461  RISE       1
PWM_DFF3.Q_LC_7_4_7/clk                           LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------  -------------------------  -----  ----------------  -----  ----  ------
PWM_DFF3.Q_LC_7_4_7/lcout  LogicCell40_SEQ_MODE_1000    540              3001   1066  FALL       2
I__1099/I                  LocalMux                       0              3001   1066  FALL       1
I__1099/O                  LocalMux                     309              3310   1066  FALL       1
I__1101/I                  InMux                          0              3310   1066  FALL       1
I__1101/O                  InMux                        217              3527   1066  FALL       1
PWM_DFF4.Q_LC_7_4_2/in3    LogicCell40_SEQ_MODE_1000      0              3527   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1097/I                                         ClkMux                         0              2153  RISE       1
I__1097/O                                         ClkMux                       309              2461  RISE       1
PWM_DFF4.Q_LC_7_4_2/clk                           LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : DUTY_CYCLE0_4_LC_6_6_2/lcout
Path End         : DUTY_CYCLE0_4_LC_6_6_2/in3
Capture Clock    : DUTY_CYCLE0_4_LC_6_6_2/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (PWM_Generator_Verilog|clk:R#1)      0
+ Capture Clock Source Latency                                  0
+ Capture Clock Path Delay                                   2461
- Setup Time                                                    0
----------------------------------------------------------   ---- 
End-of-path required time (ps)                               2461

Launch Clock Arrival Time (PWM_Generator_Verilog|clk:R#1)      0
+ Launch Clock Source Latency                                  0
+ Launch Clock Path Delay                                   2461
+ Clock To Q                                                 540
+ Data Path Delay                                            526
---------------------------------------------------------   ---- 
End-of-path arrival time (ps)                               3527
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1091/I                                         ClkMux                         0              2153  RISE       1
I__1091/O                                         ClkMux                       309              2461  RISE       1
DUTY_CYCLE0_4_LC_6_6_2/clk                        LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
DUTY_CYCLE0_4_LC_6_6_2/lcout  LogicCell40_SEQ_MODE_1000    540              3001   1066  FALL       6
I__1232/I                     LocalMux                       0              3001   1066  FALL       1
I__1232/O                     LocalMux                     309              3310   1066  FALL       1
I__1238/I                     InMux                          0              3310   1066  FALL       1
I__1238/O                     InMux                        217              3527   1066  FALL       1
DUTY_CYCLE0_4_LC_6_6_2/in3    LogicCell40_SEQ_MODE_1000      0              3527   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1091/I                                         ClkMux                         0              2153  RISE       1
I__1091/O                                         ClkMux                       309              2461  RISE       1
DUTY_CYCLE0_4_LC_6_6_2/clk                        LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : PWM_DFF7.Q_LC_6_3_1/lcout
Path End         : PWM_DFF8.Q_LC_6_3_3/in3
Capture Clock    : PWM_DFF8.Q_LC_6_3_3/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (PWM_Generator_Verilog|clk:R#1)      0
+ Capture Clock Source Latency                                  0
+ Capture Clock Path Delay                                   2461
- Setup Time                                                    0
----------------------------------------------------------   ---- 
End-of-path required time (ps)                               2461

Launch Clock Arrival Time (PWM_Generator_Verilog|clk:R#1)      0
+ Launch Clock Source Latency                                  0
+ Launch Clock Path Delay                                   2461
+ Clock To Q                                                 540
+ Data Path Delay                                            526
---------------------------------------------------------   ---- 
End-of-path arrival time (ps)                               3527
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1096/I                                         ClkMux                         0              2153  RISE       1
I__1096/O                                         ClkMux                       309              2461  RISE       1
PWM_DFF7.Q_LC_6_3_1/clk                           LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------  -------------------------  -----  ----------------  -----  ----  ------
PWM_DFF7.Q_LC_6_3_1/lcout  LogicCell40_SEQ_MODE_1000    540              3001   1066  FALL       2
I__1057/I                  LocalMux                       0              3001   1066  FALL       1
I__1057/O                  LocalMux                     309              3310   1066  FALL       1
I__1059/I                  InMux                          0              3310   1066  FALL       1
I__1059/O                  InMux                        217              3527   1066  FALL       1
PWM_DFF8.Q_LC_6_3_3/in3    LogicCell40_SEQ_MODE_1000      0              3527   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1096/I                                         ClkMux                         0              2153  RISE       1
I__1096/O                                         ClkMux                       309              2461  RISE       1
PWM_DFF8.Q_LC_6_3_3/clk                           LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : DUTY_CYCLE0_18_LC_5_7_6/lcout
Path End         : DUTY_CYCLE0_18_LC_5_7_6/in0
Capture Clock    : DUTY_CYCLE0_18_LC_5_7_6/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (PWM_Generator_Verilog|clk:R#1)      0
+ Capture Clock Source Latency                                  0
+ Capture Clock Path Delay                                   2461
- Setup Time                                                    0
----------------------------------------------------------   ---- 
End-of-path required time (ps)                               2461

Launch Clock Arrival Time (PWM_Generator_Verilog|clk:R#1)      0
+ Launch Clock Source Latency                                  0
+ Launch Clock Path Delay                                   2461
+ Clock To Q                                                 540
+ Data Path Delay                                            526
---------------------------------------------------------   ---- 
End-of-path arrival time (ps)                               3527
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1086/I                                         ClkMux                         0              2153  RISE       1
I__1086/O                                         ClkMux                       309              2461  RISE       1
DUTY_CYCLE0_18_LC_5_7_6/clk                       LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
DUTY_CYCLE0_18_LC_5_7_6/lcout  LogicCell40_SEQ_MODE_1000    540              3001   1066  FALL       4
I__1153/I                      LocalMux                       0              3001   1066  FALL       1
I__1153/O                      LocalMux                     309              3310   1066  FALL       1
I__1157/I                      InMux                          0              3310   1066  FALL       1
I__1157/O                      InMux                        217              3527   1066  FALL       1
DUTY_CYCLE0_18_LC_5_7_6/in0    LogicCell40_SEQ_MODE_1000      0              3527   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1086/I                                         ClkMux                         0              2153  RISE       1
I__1086/O                                         ClkMux                       309              2461  RISE       1
DUTY_CYCLE0_18_LC_5_7_6/clk                       LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : DUTY_CYCLE0_17_LC_5_7_5/lcout
Path End         : DUTY_CYCLE0_17_LC_5_7_5/in1
Capture Clock    : DUTY_CYCLE0_17_LC_5_7_5/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (PWM_Generator_Verilog|clk:R#1)      0
+ Capture Clock Source Latency                                  0
+ Capture Clock Path Delay                                   2461
- Setup Time                                                    0
----------------------------------------------------------   ---- 
End-of-path required time (ps)                               2461

Launch Clock Arrival Time (PWM_Generator_Verilog|clk:R#1)      0
+ Launch Clock Source Latency                                  0
+ Launch Clock Path Delay                                   2461
+ Clock To Q                                                 540
+ Data Path Delay                                            526
---------------------------------------------------------   ---- 
End-of-path arrival time (ps)                               3527
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1086/I                                         ClkMux                         0              2153  RISE       1
I__1086/O                                         ClkMux                       309              2461  RISE       1
DUTY_CYCLE0_17_LC_5_7_5/clk                       LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
DUTY_CYCLE0_17_LC_5_7_5/lcout  LogicCell40_SEQ_MODE_1000    540              3001   1066  FALL       4
I__1176/I                      LocalMux                       0              3001   1066  FALL       1
I__1176/O                      LocalMux                     309              3310   1066  FALL       1
I__1180/I                      InMux                          0              3310   1066  FALL       1
I__1180/O                      InMux                        217              3527   1066  FALL       1
DUTY_CYCLE0_17_LC_5_7_5/in1    LogicCell40_SEQ_MODE_1000      0              3527   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1086/I                                         ClkMux                         0              2153  RISE       1
I__1086/O                                         ClkMux                       309              2461  RISE       1
DUTY_CYCLE0_17_LC_5_7_5/clk                       LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : DUTY_CYCLE0_16_LC_5_7_4/lcout
Path End         : DUTY_CYCLE0_16_LC_5_7_4/in1
Capture Clock    : DUTY_CYCLE0_16_LC_5_7_4/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (PWM_Generator_Verilog|clk:R#1)      0
+ Capture Clock Source Latency                                  0
+ Capture Clock Path Delay                                   2461
- Setup Time                                                    0
----------------------------------------------------------   ---- 
End-of-path required time (ps)                               2461

Launch Clock Arrival Time (PWM_Generator_Verilog|clk:R#1)      0
+ Launch Clock Source Latency                                  0
+ Launch Clock Path Delay                                   2461
+ Clock To Q                                                 540
+ Data Path Delay                                            526
---------------------------------------------------------   ---- 
End-of-path arrival time (ps)                               3527
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1086/I                                         ClkMux                         0              2153  RISE       1
I__1086/O                                         ClkMux                       309              2461  RISE       1
DUTY_CYCLE0_16_LC_5_7_4/clk                       LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
DUTY_CYCLE0_16_LC_5_7_4/lcout  LogicCell40_SEQ_MODE_1000    540              3001   1066  FALL       4
I__1164/I                      LocalMux                       0              3001   1066  FALL       1
I__1164/O                      LocalMux                     309              3310   1066  FALL       1
I__1168/I                      InMux                          0              3310   1066  FALL       1
I__1168/O                      InMux                        217              3527   1066  FALL       1
DUTY_CYCLE0_16_LC_5_7_4/in1    LogicCell40_SEQ_MODE_1000      0              3527   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1086/I                                         ClkMux                         0              2153  RISE       1
I__1086/O                                         ClkMux                       309              2461  RISE       1
DUTY_CYCLE0_16_LC_5_7_4/clk                       LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : DUTY_CYCLE0_15_LC_5_7_3/lcout
Path End         : DUTY_CYCLE0_15_LC_5_7_3/in1
Capture Clock    : DUTY_CYCLE0_15_LC_5_7_3/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (PWM_Generator_Verilog|clk:R#1)      0
+ Capture Clock Source Latency                                  0
+ Capture Clock Path Delay                                   2461
- Setup Time                                                    0
----------------------------------------------------------   ---- 
End-of-path required time (ps)                               2461

Launch Clock Arrival Time (PWM_Generator_Verilog|clk:R#1)      0
+ Launch Clock Source Latency                                  0
+ Launch Clock Path Delay                                   2461
+ Clock To Q                                                 540
+ Data Path Delay                                            526
---------------------------------------------------------   ---- 
End-of-path arrival time (ps)                               3527
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1086/I                                         ClkMux                         0              2153  RISE       1
I__1086/O                                         ClkMux                       309              2461  RISE       1
DUTY_CYCLE0_15_LC_5_7_3/clk                       LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
DUTY_CYCLE0_15_LC_5_7_3/lcout  LogicCell40_SEQ_MODE_1000    540              3001   1066  FALL       5
I__1205/I                      LocalMux                       0              3001   1066  FALL       1
I__1205/O                      LocalMux                     309              3310   1066  FALL       1
I__1210/I                      InMux                          0              3310   1066  FALL       1
I__1210/O                      InMux                        217              3527   1066  FALL       1
DUTY_CYCLE0_15_LC_5_7_3/in1    LogicCell40_SEQ_MODE_1000      0              3527   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1086/I                                         ClkMux                         0              2153  RISE       1
I__1086/O                                         ClkMux                       309              2461  RISE       1
DUTY_CYCLE0_15_LC_5_7_3/clk                       LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : DUTY_CYCLE0_14_LC_5_7_2/lcout
Path End         : DUTY_CYCLE0_14_LC_5_7_2/in1
Capture Clock    : DUTY_CYCLE0_14_LC_5_7_2/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (PWM_Generator_Verilog|clk:R#1)      0
+ Capture Clock Source Latency                                  0
+ Capture Clock Path Delay                                   2461
- Setup Time                                                    0
----------------------------------------------------------   ---- 
End-of-path required time (ps)                               2461

Launch Clock Arrival Time (PWM_Generator_Verilog|clk:R#1)      0
+ Launch Clock Source Latency                                  0
+ Launch Clock Path Delay                                   2461
+ Clock To Q                                                 540
+ Data Path Delay                                            526
---------------------------------------------------------   ---- 
End-of-path arrival time (ps)                               3527
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1086/I                                         ClkMux                         0              2153  RISE       1
I__1086/O                                         ClkMux                       309              2461  RISE       1
DUTY_CYCLE0_14_LC_5_7_2/clk                       LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
DUTY_CYCLE0_14_LC_5_7_2/lcout  LogicCell40_SEQ_MODE_1000    540              3001   1066  FALL       5
I__1192/I                      LocalMux                       0              3001   1066  FALL       1
I__1192/O                      LocalMux                     309              3310   1066  FALL       1
I__1197/I                      InMux                          0              3310   1066  FALL       1
I__1197/O                      InMux                        217              3527   1066  FALL       1
DUTY_CYCLE0_14_LC_5_7_2/in1    LogicCell40_SEQ_MODE_1000      0              3527   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1086/I                                         ClkMux                         0              2153  RISE       1
I__1086/O                                         ClkMux                       309              2461  RISE       1
DUTY_CYCLE0_14_LC_5_7_2/clk                       LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : DUTY_CYCLE0_13_LC_5_7_1/lcout
Path End         : DUTY_CYCLE0_13_LC_5_7_1/in1
Capture Clock    : DUTY_CYCLE0_13_LC_5_7_1/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (PWM_Generator_Verilog|clk:R#1)      0
+ Capture Clock Source Latency                                  0
+ Capture Clock Path Delay                                   2461
- Setup Time                                                    0
----------------------------------------------------------   ---- 
End-of-path required time (ps)                               2461

Launch Clock Arrival Time (PWM_Generator_Verilog|clk:R#1)      0
+ Launch Clock Source Latency                                  0
+ Launch Clock Path Delay                                   2461
+ Clock To Q                                                 540
+ Data Path Delay                                            526
---------------------------------------------------------   ---- 
End-of-path arrival time (ps)                               3527
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1086/I                                         ClkMux                         0              2153  RISE       1
I__1086/O                                         ClkMux                       309              2461  RISE       1
DUTY_CYCLE0_13_LC_5_7_1/clk                       LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
DUTY_CYCLE0_13_LC_5_7_1/lcout  LogicCell40_SEQ_MODE_1000    540              3001   1066  FALL       5
I__1217/I                      LocalMux                       0              3001   1066  FALL       1
I__1217/O                      LocalMux                     309              3310   1066  FALL       1
I__1222/I                      InMux                          0              3310   1066  FALL       1
I__1222/O                      InMux                        217              3527   1066  FALL       1
DUTY_CYCLE0_13_LC_5_7_1/in1    LogicCell40_SEQ_MODE_1000      0              3527   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1086/I                                         ClkMux                         0              2153  RISE       1
I__1086/O                                         ClkMux                       309              2461  RISE       1
DUTY_CYCLE0_13_LC_5_7_1/clk                       LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : DUTY_CYCLE0_12_LC_5_7_0/lcout
Path End         : DUTY_CYCLE0_12_LC_5_7_0/in1
Capture Clock    : DUTY_CYCLE0_12_LC_5_7_0/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (PWM_Generator_Verilog|clk:R#1)      0
+ Capture Clock Source Latency                                  0
+ Capture Clock Path Delay                                   2461
- Setup Time                                                    0
----------------------------------------------------------   ---- 
End-of-path required time (ps)                               2461

Launch Clock Arrival Time (PWM_Generator_Verilog|clk:R#1)      0
+ Launch Clock Source Latency                                  0
+ Launch Clock Path Delay                                   2461
+ Clock To Q                                                 540
+ Data Path Delay                                            526
---------------------------------------------------------   ---- 
End-of-path arrival time (ps)                               3527
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1086/I                                         ClkMux                         0              2153  RISE       1
I__1086/O                                         ClkMux                       309              2461  RISE       1
DUTY_CYCLE0_12_LC_5_7_0/clk                       LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
DUTY_CYCLE0_12_LC_5_7_0/lcout  LogicCell40_SEQ_MODE_1000    540              3001   1066  FALL       6
I__1006/I                      LocalMux                       0              3001   1066  FALL       1
I__1006/O                      LocalMux                     309              3310   1066  FALL       1
I__1012/I                      InMux                          0              3310   1066  FALL       1
I__1012/O                      InMux                        217              3527   1066  FALL       1
DUTY_CYCLE0_12_LC_5_7_0/in1    LogicCell40_SEQ_MODE_1000      0              3527   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1086/I                                         ClkMux                         0              2153  RISE       1
I__1086/O                                         ClkMux                       309              2461  RISE       1
DUTY_CYCLE0_12_LC_5_7_0/clk                       LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : DUTY_CYCLE0_11_LC_5_6_7/lcout
Path End         : DUTY_CYCLE0_11_LC_5_6_7/in1
Capture Clock    : DUTY_CYCLE0_11_LC_5_6_7/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (PWM_Generator_Verilog|clk:R#1)      0
+ Capture Clock Source Latency                                  0
+ Capture Clock Path Delay                                   2461
- Setup Time                                                    0
----------------------------------------------------------   ---- 
End-of-path required time (ps)                               2461

Launch Clock Arrival Time (PWM_Generator_Verilog|clk:R#1)      0
+ Launch Clock Source Latency                                  0
+ Launch Clock Path Delay                                   2461
+ Clock To Q                                                 540
+ Data Path Delay                                            526
---------------------------------------------------------   ---- 
End-of-path arrival time (ps)                               3527
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1088/I                                         ClkMux                         0              2153  RISE       1
I__1088/O                                         ClkMux                       309              2461  RISE       1
DUTY_CYCLE0_11_LC_5_6_7/clk                       LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
DUTY_CYCLE0_11_LC_5_6_7/lcout  LogicCell40_SEQ_MODE_1000    540              3001   1066  FALL       5
I__959/I                       LocalMux                       0              3001   1066  FALL       1
I__959/O                       LocalMux                     309              3310   1066  FALL       1
I__964/I                       InMux                          0              3310   1066  FALL       1
I__964/O                       InMux                        217              3527   1066  FALL       1
DUTY_CYCLE0_11_LC_5_6_7/in1    LogicCell40_SEQ_MODE_1000      0              3527   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1088/I                                         ClkMux                         0              2153  RISE       1
I__1088/O                                         ClkMux                       309              2461  RISE       1
DUTY_CYCLE0_11_LC_5_6_7/clk                       LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : DUTY_CYCLE0_10_LC_5_6_6/lcout
Path End         : DUTY_CYCLE0_10_LC_5_6_6/in2
Capture Clock    : DUTY_CYCLE0_10_LC_5_6_6/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (PWM_Generator_Verilog|clk:R#1)      0
+ Capture Clock Source Latency                                  0
+ Capture Clock Path Delay                                   2461
- Setup Time                                                    0
----------------------------------------------------------   ---- 
End-of-path required time (ps)                               2461

Launch Clock Arrival Time (PWM_Generator_Verilog|clk:R#1)      0
+ Launch Clock Source Latency                                  0
+ Launch Clock Path Delay                                   2461
+ Clock To Q                                                 540
+ Data Path Delay                                            526
---------------------------------------------------------   ---- 
End-of-path arrival time (ps)                               3527
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1088/I                                         ClkMux                         0              2153  RISE       1
I__1088/O                                         ClkMux                       309              2461  RISE       1
DUTY_CYCLE0_10_LC_5_6_6/clk                       LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
DUTY_CYCLE0_10_LC_5_6_6/lcout  LogicCell40_SEQ_MODE_1000    540              3001   1066  FALL       5
I__977/I                       LocalMux                       0              3001   1066  FALL       1
I__977/O                       LocalMux                     309              3310   1066  FALL       1
I__982/I                       InMux                          0              3310   1066  FALL       1
I__982/O                       InMux                        217              3527   1066  FALL       1
I__985/I                       CascadeMux                     0              3527   1066  FALL       1
I__985/O                       CascadeMux                     0              3527   1066  FALL       1
DUTY_CYCLE0_10_LC_5_6_6/in2    LogicCell40_SEQ_MODE_1000      0              3527   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1088/I                                         ClkMux                         0              2153  RISE       1
I__1088/O                                         ClkMux                       309              2461  RISE       1
DUTY_CYCLE0_10_LC_5_6_6/clk                       LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : DUTY_CYCLE0_9_LC_5_6_5/lcout
Path End         : DUTY_CYCLE0_9_LC_5_6_5/in1
Capture Clock    : DUTY_CYCLE0_9_LC_5_6_5/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (PWM_Generator_Verilog|clk:R#1)      0
+ Capture Clock Source Latency                                  0
+ Capture Clock Path Delay                                   2461
- Setup Time                                                    0
----------------------------------------------------------   ---- 
End-of-path required time (ps)                               2461

Launch Clock Arrival Time (PWM_Generator_Verilog|clk:R#1)      0
+ Launch Clock Source Latency                                  0
+ Launch Clock Path Delay                                   2461
+ Clock To Q                                                 540
+ Data Path Delay                                            526
---------------------------------------------------------   ---- 
End-of-path arrival time (ps)                               3527
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1088/I                                         ClkMux                         0              2153  RISE       1
I__1088/O                                         ClkMux                       309              2461  RISE       1
DUTY_CYCLE0_9_LC_5_6_5/clk                        LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
DUTY_CYCLE0_9_LC_5_6_5/lcout  LogicCell40_SEQ_MODE_1000    540              3001   1066  FALL       6
I__914/I                      LocalMux                       0              3001   1066  FALL       1
I__914/O                      LocalMux                     309              3310   1066  FALL       1
I__920/I                      InMux                          0              3310   1066  FALL       1
I__920/O                      InMux                        217              3527   1066  FALL       1
DUTY_CYCLE0_9_LC_5_6_5/in1    LogicCell40_SEQ_MODE_1000      0              3527   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1088/I                                         ClkMux                         0              2153  RISE       1
I__1088/O                                         ClkMux                       309              2461  RISE       1
DUTY_CYCLE0_9_LC_5_6_5/clk                        LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : DUTY_CYCLE0_8_LC_5_6_4/lcout
Path End         : DUTY_CYCLE0_8_LC_5_6_4/in1
Capture Clock    : DUTY_CYCLE0_8_LC_5_6_4/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (PWM_Generator_Verilog|clk:R#1)      0
+ Capture Clock Source Latency                                  0
+ Capture Clock Path Delay                                   2461
- Setup Time                                                    0
----------------------------------------------------------   ---- 
End-of-path required time (ps)                               2461

Launch Clock Arrival Time (PWM_Generator_Verilog|clk:R#1)      0
+ Launch Clock Source Latency                                  0
+ Launch Clock Path Delay                                   2461
+ Clock To Q                                                 540
+ Data Path Delay                                            526
---------------------------------------------------------   ---- 
End-of-path arrival time (ps)                               3527
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1088/I                                         ClkMux                         0              2153  RISE       1
I__1088/O                                         ClkMux                       309              2461  RISE       1
DUTY_CYCLE0_8_LC_5_6_4/clk                        LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
DUTY_CYCLE0_8_LC_5_6_4/lcout  LogicCell40_SEQ_MODE_1000    540              3001   1066  FALL       5
I__991/I                      LocalMux                       0              3001   1066  FALL       1
I__991/O                      LocalMux                     309              3310   1066  FALL       1
I__996/I                      InMux                          0              3310   1066  FALL       1
I__996/O                      InMux                        217              3527   1066  FALL       1
DUTY_CYCLE0_8_LC_5_6_4/in1    LogicCell40_SEQ_MODE_1000      0              3527   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1088/I                                         ClkMux                         0              2153  RISE       1
I__1088/O                                         ClkMux                       309              2461  RISE       1
DUTY_CYCLE0_8_LC_5_6_4/clk                        LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : DUTY_CYCLE0_7_LC_5_6_3/lcout
Path End         : DUTY_CYCLE0_7_LC_5_6_3/in1
Capture Clock    : DUTY_CYCLE0_7_LC_5_6_3/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (PWM_Generator_Verilog|clk:R#1)      0
+ Capture Clock Source Latency                                  0
+ Capture Clock Path Delay                                   2461
- Setup Time                                                    0
----------------------------------------------------------   ---- 
End-of-path required time (ps)                               2461

Launch Clock Arrival Time (PWM_Generator_Verilog|clk:R#1)      0
+ Launch Clock Source Latency                                  0
+ Launch Clock Path Delay                                   2461
+ Clock To Q                                                 540
+ Data Path Delay                                            526
---------------------------------------------------------   ---- 
End-of-path arrival time (ps)                               3527
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1088/I                                         ClkMux                         0              2153  RISE       1
I__1088/O                                         ClkMux                       309              2461  RISE       1
DUTY_CYCLE0_7_LC_5_6_3/clk                        LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
DUTY_CYCLE0_7_LC_5_6_3/lcout  LogicCell40_SEQ_MODE_1000    540              3001   1066  FALL       4
I__948/I                      LocalMux                       0              3001   1066  FALL       1
I__948/O                      LocalMux                     309              3310   1066  FALL       1
I__952/I                      InMux                          0              3310   1066  FALL       1
I__952/O                      InMux                        217              3527   1066  FALL       1
DUTY_CYCLE0_7_LC_5_6_3/in1    LogicCell40_SEQ_MODE_1000      0              3527   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1088/I                                         ClkMux                         0              2153  RISE       1
I__1088/O                                         ClkMux                       309              2461  RISE       1
DUTY_CYCLE0_7_LC_5_6_3/clk                        LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : DUTY_CYCLE0_6_LC_5_6_2/lcout
Path End         : DUTY_CYCLE0_6_LC_5_6_2/in2
Capture Clock    : DUTY_CYCLE0_6_LC_5_6_2/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (PWM_Generator_Verilog|clk:R#1)      0
+ Capture Clock Source Latency                                  0
+ Capture Clock Path Delay                                   2461
- Setup Time                                                    0
----------------------------------------------------------   ---- 
End-of-path required time (ps)                               2461

Launch Clock Arrival Time (PWM_Generator_Verilog|clk:R#1)      0
+ Launch Clock Source Latency                                  0
+ Launch Clock Path Delay                                   2461
+ Clock To Q                                                 540
+ Data Path Delay                                            526
---------------------------------------------------------   ---- 
End-of-path arrival time (ps)                               3527
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1088/I                                         ClkMux                         0              2153  RISE       1
I__1088/O                                         ClkMux                       309              2461  RISE       1
DUTY_CYCLE0_6_LC_5_6_2/clk                        LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
DUTY_CYCLE0_6_LC_5_6_2/lcout  LogicCell40_SEQ_MODE_1000    540              3001   1066  FALL       5
I__1024/I                     LocalMux                       0              3001   1066  FALL       1
I__1024/O                     LocalMux                     309              3310   1066  FALL       1
I__1029/I                     InMux                          0              3310   1066  FALL       1
I__1029/O                     InMux                        217              3527   1066  FALL       1
I__1032/I                     CascadeMux                     0              3527   1066  FALL       1
I__1032/O                     CascadeMux                     0              3527   1066  FALL       1
DUTY_CYCLE0_6_LC_5_6_2/in2    LogicCell40_SEQ_MODE_1000      0              3527   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1088/I                                         ClkMux                         0              2153  RISE       1
I__1088/O                                         ClkMux                       309              2461  RISE       1
DUTY_CYCLE0_6_LC_5_6_2/clk                        LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : DUTY_CYCLE0_5_LC_5_6_1/lcout
Path End         : DUTY_CYCLE0_5_LC_5_6_1/in1
Capture Clock    : DUTY_CYCLE0_5_LC_5_6_1/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (PWM_Generator_Verilog|clk:R#1)      0
+ Capture Clock Source Latency                                  0
+ Capture Clock Path Delay                                   2461
- Setup Time                                                    0
----------------------------------------------------------   ---- 
End-of-path required time (ps)                               2461

Launch Clock Arrival Time (PWM_Generator_Verilog|clk:R#1)      0
+ Launch Clock Source Latency                                  0
+ Launch Clock Path Delay                                   2461
+ Clock To Q                                                 540
+ Data Path Delay                                            526
---------------------------------------------------------   ---- 
End-of-path arrival time (ps)                               3527
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1088/I                                         ClkMux                         0              2153  RISE       1
I__1088/O                                         ClkMux                       309              2461  RISE       1
DUTY_CYCLE0_5_LC_5_6_1/clk                        LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
DUTY_CYCLE0_5_LC_5_6_1/lcout  LogicCell40_SEQ_MODE_1000    540              3001   1066  FALL       5
I__931/I                      LocalMux                       0              3001   1066  FALL       1
I__931/O                      LocalMux                     309              3310   1066  FALL       1
I__936/I                      InMux                          0              3310   1066  FALL       1
I__936/O                      InMux                        217              3527   1066  FALL       1
DUTY_CYCLE0_5_LC_5_6_1/in1    LogicCell40_SEQ_MODE_1000      0              3527   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1088/I                                         ClkMux                         0              2153  RISE       1
I__1088/O                                         ClkMux                       309              2461  RISE       1
DUTY_CYCLE0_5_LC_5_6_1/clk                        LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_debounce_0_LC_5_4_3/lcout
Path End         : counter_debounce_0_LC_5_4_3/in3
Capture Clock    : counter_debounce_0_LC_5_4_3/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (PWM_Generator_Verilog|clk:R#1)      0
+ Capture Clock Source Latency                                  0
+ Capture Clock Path Delay                                   2461
- Setup Time                                                    0
----------------------------------------------------------   ---- 
End-of-path required time (ps)                               2461

Launch Clock Arrival Time (PWM_Generator_Verilog|clk:R#1)      0
+ Launch Clock Source Latency                                  0
+ Launch Clock Path Delay                                   2461
+ Clock To Q                                                 540
+ Data Path Delay                                            526
---------------------------------------------------------   ---- 
End-of-path arrival time (ps)                               3527
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1093/I                                         ClkMux                         0              2153  RISE       1
I__1093/O                                         ClkMux                       309              2461  RISE       1
counter_debounce_0_LC_5_4_3/clk                   LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_debounce_0_LC_5_4_3/lcout  LogicCell40_SEQ_MODE_1000    540              3001   1066  FALL      14
I__1064/I                          LocalMux                       0              3001   1066  FALL       1
I__1064/O                          LocalMux                     309              3310   1066  FALL       1
I__1073/I                          InMux                          0              3310   1066  FALL       1
I__1073/O                          InMux                        217              3527   1066  FALL       1
counter_debounce_0_LC_5_4_3/in3    LogicCell40_SEQ_MODE_1000      0              3527   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1093/I                                         ClkMux                         0              2153  RISE       1
I__1093/O                                         ClkMux                       309              2461  RISE       1
counter_debounce_0_LC_5_4_3/clk                   LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : DUTY_CYCLE1_4_LC_5_3_6/lcout
Path End         : DUTY_CYCLE1_4_LC_5_3_6/in1
Capture Clock    : DUTY_CYCLE1_4_LC_5_3_6/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (PWM_Generator_Verilog|clk:R#1)      0
+ Capture Clock Source Latency                                  0
+ Capture Clock Path Delay                                   2461
- Setup Time                                                    0
----------------------------------------------------------   ---- 
End-of-path required time (ps)                               2461

Launch Clock Arrival Time (PWM_Generator_Verilog|clk:R#1)      0
+ Launch Clock Source Latency                                  0
+ Launch Clock Path Delay                                   2461
+ Clock To Q                                                 540
+ Data Path Delay                                            526
---------------------------------------------------------   ---- 
End-of-path arrival time (ps)                               3527
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1094/I                                         ClkMux                         0              2153  RISE       1
I__1094/O                                         ClkMux                       309              2461  RISE       1
DUTY_CYCLE1_4_LC_5_3_6/clk                        LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
DUTY_CYCLE1_4_LC_5_3_6/lcout  LogicCell40_SEQ_MODE_1000    540              3001   1066  FALL       6
I__571/I                      LocalMux                       0              3001   1066  FALL       1
I__571/O                      LocalMux                     309              3310   1066  FALL       1
I__577/I                      InMux                          0              3310   1066  FALL       1
I__577/O                      InMux                        217              3527   1066  FALL       1
DUTY_CYCLE1_4_LC_5_3_6/in1    LogicCell40_SEQ_MODE_1000      0              3527   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1094/I                                         ClkMux                         0              2153  RISE       1
I__1094/O                                         ClkMux                       309              2461  RISE       1
DUTY_CYCLE1_4_LC_5_3_6/clk                        LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : PWM_DFF5.Q_LC_5_2_2/lcout
Path End         : PWM_DFF6.Q_LC_5_2_1/in3
Capture Clock    : PWM_DFF6.Q_LC_5_2_1/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (PWM_Generator_Verilog|clk:R#1)      0
+ Capture Clock Source Latency                                  0
+ Capture Clock Path Delay                                   2461
- Setup Time                                                    0
----------------------------------------------------------   ---- 
End-of-path required time (ps)                               2461

Launch Clock Arrival Time (PWM_Generator_Verilog|clk:R#1)      0
+ Launch Clock Source Latency                                  0
+ Launch Clock Path Delay                                   2461
+ Clock To Q                                                 540
+ Data Path Delay                                            526
---------------------------------------------------------   ---- 
End-of-path arrival time (ps)                               3527
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1095/I                                         ClkMux                         0              2153  RISE       1
I__1095/O                                         ClkMux                       309              2461  RISE       1
PWM_DFF5.Q_LC_5_2_2/clk                           LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------  -------------------------  -----  ----------------  -----  ----  ------
PWM_DFF5.Q_LC_5_2_2/lcout  LogicCell40_SEQ_MODE_1000    540              3001   1066  FALL       2
I__671/I                   LocalMux                       0              3001   1066  FALL       1
I__671/O                   LocalMux                     309              3310   1066  FALL       1
I__673/I                   InMux                          0              3310   1066  FALL       1
I__673/O                   InMux                        217              3527   1066  FALL       1
PWM_DFF6.Q_LC_5_2_1/in3    LogicCell40_SEQ_MODE_1000      0              3527   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1095/I                                         ClkMux                         0              2153  RISE       1
I__1095/O                                         ClkMux                       309              2461  RISE       1
PWM_DFF6.Q_LC_5_2_1/clk                           LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : DUTY_CYCLE1_16_LC_4_4_4/lcout
Path End         : DUTY_CYCLE1_16_LC_4_4_4/in1
Capture Clock    : DUTY_CYCLE1_16_LC_4_4_4/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (PWM_Generator_Verilog|clk:R#1)      0
+ Capture Clock Source Latency                                  0
+ Capture Clock Path Delay                                   2461
- Setup Time                                                    0
----------------------------------------------------------   ---- 
End-of-path required time (ps)                               2461

Launch Clock Arrival Time (PWM_Generator_Verilog|clk:R#1)      0
+ Launch Clock Source Latency                                  0
+ Launch Clock Path Delay                                   2461
+ Clock To Q                                                 540
+ Data Path Delay                                            526
---------------------------------------------------------   ---- 
End-of-path arrival time (ps)                               3527
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1090/I                                         ClkMux                         0              2153  RISE       1
I__1090/O                                         ClkMux                       309              2461  RISE       1
DUTY_CYCLE1_16_LC_4_4_4/clk                       LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
DUTY_CYCLE1_16_LC_4_4_4/lcout  LogicCell40_SEQ_MODE_1000    540              3001   1066  FALL       4
I__790/I                       LocalMux                       0              3001   1066  FALL       1
I__790/O                       LocalMux                     309              3310   1066  FALL       1
I__794/I                       InMux                          0              3310   1066  FALL       1
I__794/O                       InMux                        217              3527   1066  FALL       1
DUTY_CYCLE1_16_LC_4_4_4/in1    LogicCell40_SEQ_MODE_1000      0              3527   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1090/I                                         ClkMux                         0              2153  RISE       1
I__1090/O                                         ClkMux                       309              2461  RISE       1
DUTY_CYCLE1_16_LC_4_4_4/clk                       LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : DUTY_CYCLE1_15_LC_4_4_3/lcout
Path End         : DUTY_CYCLE1_15_LC_4_4_3/in1
Capture Clock    : DUTY_CYCLE1_15_LC_4_4_3/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (PWM_Generator_Verilog|clk:R#1)      0
+ Capture Clock Source Latency                                  0
+ Capture Clock Path Delay                                   2461
- Setup Time                                                    0
----------------------------------------------------------   ---- 
End-of-path required time (ps)                               2461

Launch Clock Arrival Time (PWM_Generator_Verilog|clk:R#1)      0
+ Launch Clock Source Latency                                  0
+ Launch Clock Path Delay                                   2461
+ Clock To Q                                                 540
+ Data Path Delay                                            526
---------------------------------------------------------   ---- 
End-of-path arrival time (ps)                               3527
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1090/I                                         ClkMux                         0              2153  RISE       1
I__1090/O                                         ClkMux                       309              2461  RISE       1
DUTY_CYCLE1_15_LC_4_4_3/clk                       LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
DUTY_CYCLE1_15_LC_4_4_3/lcout  LogicCell40_SEQ_MODE_1000    540              3001   1066  FALL       5
I__816/I                       LocalMux                       0              3001   1066  FALL       1
I__816/O                       LocalMux                     309              3310   1066  FALL       1
I__820/I                       InMux                          0              3310   1066  FALL       1
I__820/O                       InMux                        217              3527   1066  FALL       1
DUTY_CYCLE1_15_LC_4_4_3/in1    LogicCell40_SEQ_MODE_1000      0              3527   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1090/I                                         ClkMux                         0              2153  RISE       1
I__1090/O                                         ClkMux                       309              2461  RISE       1
DUTY_CYCLE1_15_LC_4_4_3/clk                       LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : DUTY_CYCLE1_13_LC_4_4_1/lcout
Path End         : DUTY_CYCLE1_13_LC_4_4_1/in1
Capture Clock    : DUTY_CYCLE1_13_LC_4_4_1/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (PWM_Generator_Verilog|clk:R#1)      0
+ Capture Clock Source Latency                                  0
+ Capture Clock Path Delay                                   2461
- Setup Time                                                    0
----------------------------------------------------------   ---- 
End-of-path required time (ps)                               2461

Launch Clock Arrival Time (PWM_Generator_Verilog|clk:R#1)      0
+ Launch Clock Source Latency                                  0
+ Launch Clock Path Delay                                   2461
+ Clock To Q                                                 540
+ Data Path Delay                                            526
---------------------------------------------------------   ---- 
End-of-path arrival time (ps)                               3527
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1090/I                                         ClkMux                         0              2153  RISE       1
I__1090/O                                         ClkMux                       309              2461  RISE       1
DUTY_CYCLE1_13_LC_4_4_1/clk                       LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
DUTY_CYCLE1_13_LC_4_4_1/lcout  LogicCell40_SEQ_MODE_1000    540              3001   1066  FALL       5
I__778/I                       LocalMux                       0              3001   1066  FALL       1
I__778/O                       LocalMux                     309              3310   1066  FALL       1
I__782/I                       InMux                          0              3310   1066  FALL       1
I__782/O                       InMux                        217              3527   1066  FALL       1
DUTY_CYCLE1_13_LC_4_4_1/in1    LogicCell40_SEQ_MODE_1000      0              3527   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1090/I                                         ClkMux                         0              2153  RISE       1
I__1090/O                                         ClkMux                       309              2461  RISE       1
DUTY_CYCLE1_13_LC_4_4_1/clk                       LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : DUTY_CYCLE1_12_LC_4_4_0/lcout
Path End         : DUTY_CYCLE1_12_LC_4_4_0/in1
Capture Clock    : DUTY_CYCLE1_12_LC_4_4_0/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (PWM_Generator_Verilog|clk:R#1)      0
+ Capture Clock Source Latency                                  0
+ Capture Clock Path Delay                                   2461
- Setup Time                                                    0
----------------------------------------------------------   ---- 
End-of-path required time (ps)                               2461

Launch Clock Arrival Time (PWM_Generator_Verilog|clk:R#1)      0
+ Launch Clock Source Latency                                  0
+ Launch Clock Path Delay                                   2461
+ Clock To Q                                                 540
+ Data Path Delay                                            526
---------------------------------------------------------   ---- 
End-of-path arrival time (ps)                               3527
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1090/I                                         ClkMux                         0              2153  RISE       1
I__1090/O                                         ClkMux                       309              2461  RISE       1
DUTY_CYCLE1_12_LC_4_4_0/clk                       LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
DUTY_CYCLE1_12_LC_4_4_0/lcout  LogicCell40_SEQ_MODE_1000    540              3001   1066  FALL       6
I__676/I                       LocalMux                       0              3001   1066  FALL       1
I__676/O                       LocalMux                     309              3310   1066  FALL       1
I__681/I                       InMux                          0              3310   1066  FALL       1
I__681/O                       InMux                        217              3527   1066  FALL       1
DUTY_CYCLE1_12_LC_4_4_0/in1    LogicCell40_SEQ_MODE_1000      0              3527   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1090/I                                         ClkMux                         0              2153  RISE       1
I__1090/O                                         ClkMux                       309              2461  RISE       1
DUTY_CYCLE1_12_LC_4_4_0/clk                       LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : DUTY_CYCLE1_11_LC_4_3_7/lcout
Path End         : DUTY_CYCLE1_11_LC_4_3_7/in1
Capture Clock    : DUTY_CYCLE1_11_LC_4_3_7/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (PWM_Generator_Verilog|clk:R#1)      0
+ Capture Clock Source Latency                                  0
+ Capture Clock Path Delay                                   2461
- Setup Time                                                    0
----------------------------------------------------------   ---- 
End-of-path required time (ps)                               2461

Launch Clock Arrival Time (PWM_Generator_Verilog|clk:R#1)      0
+ Launch Clock Source Latency                                  0
+ Launch Clock Path Delay                                   2461
+ Clock To Q                                                 540
+ Data Path Delay                                            526
---------------------------------------------------------   ---- 
End-of-path arrival time (ps)                               3527
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1092/I                                         ClkMux                         0              2153  RISE       1
I__1092/O                                         ClkMux                       309              2461  RISE       1
DUTY_CYCLE1_11_LC_4_3_7/clk                       LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
DUTY_CYCLE1_11_LC_4_3_7/lcout  LogicCell40_SEQ_MODE_1000    540              3001   1066  FALL       6
I__720/I                       LocalMux                       0              3001   1066  FALL       1
I__720/O                       LocalMux                     309              3310   1066  FALL       1
I__726/I                       InMux                          0              3310   1066  FALL       1
I__726/O                       InMux                        217              3527   1066  FALL       1
DUTY_CYCLE1_11_LC_4_3_7/in1    LogicCell40_SEQ_MODE_1000      0              3527   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1092/I                                         ClkMux                         0              2153  RISE       1
I__1092/O                                         ClkMux                       309              2461  RISE       1
DUTY_CYCLE1_11_LC_4_3_7/clk                       LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : DUTY_CYCLE1_10_LC_4_3_6/lcout
Path End         : DUTY_CYCLE1_10_LC_4_3_6/in1
Capture Clock    : DUTY_CYCLE1_10_LC_4_3_6/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (PWM_Generator_Verilog|clk:R#1)      0
+ Capture Clock Source Latency                                  0
+ Capture Clock Path Delay                                   2461
- Setup Time                                                    0
----------------------------------------------------------   ---- 
End-of-path required time (ps)                               2461

Launch Clock Arrival Time (PWM_Generator_Verilog|clk:R#1)      0
+ Launch Clock Source Latency                                  0
+ Launch Clock Path Delay                                   2461
+ Clock To Q                                                 540
+ Data Path Delay                                            526
---------------------------------------------------------   ---- 
End-of-path arrival time (ps)                               3527
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1092/I                                         ClkMux                         0              2153  RISE       1
I__1092/O                                         ClkMux                       309              2461  RISE       1
DUTY_CYCLE1_10_LC_4_3_6/clk                       LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
DUTY_CYCLE1_10_LC_4_3_6/lcout  LogicCell40_SEQ_MODE_1000    540              3001   1066  FALL       7
I__593/I                       LocalMux                       0              3001   1066  FALL       1
I__593/O                       LocalMux                     309              3310   1066  FALL       1
I__599/I                       InMux                          0              3310   1066  FALL       1
I__599/O                       InMux                        217              3527   1066  FALL       1
DUTY_CYCLE1_10_LC_4_3_6/in1    LogicCell40_SEQ_MODE_1000      0              3527   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1092/I                                         ClkMux                         0              2153  RISE       1
I__1092/O                                         ClkMux                       309              2461  RISE       1
DUTY_CYCLE1_10_LC_4_3_6/clk                       LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : DUTY_CYCLE1_9_LC_4_3_5/lcout
Path End         : DUTY_CYCLE1_9_LC_4_3_5/in1
Capture Clock    : DUTY_CYCLE1_9_LC_4_3_5/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (PWM_Generator_Verilog|clk:R#1)      0
+ Capture Clock Source Latency                                  0
+ Capture Clock Path Delay                                   2461
- Setup Time                                                    0
----------------------------------------------------------   ---- 
End-of-path required time (ps)                               2461

Launch Clock Arrival Time (PWM_Generator_Verilog|clk:R#1)      0
+ Launch Clock Source Latency                                  0
+ Launch Clock Path Delay                                   2461
+ Clock To Q                                                 540
+ Data Path Delay                                            526
---------------------------------------------------------   ---- 
End-of-path arrival time (ps)                               3527
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1092/I                                         ClkMux                         0              2153  RISE       1
I__1092/O                                         ClkMux                       309              2461  RISE       1
DUTY_CYCLE1_9_LC_4_3_5/clk                        LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
DUTY_CYCLE1_9_LC_4_3_5/lcout  LogicCell40_SEQ_MODE_1000    540              3001   1066  FALL       5
I__706/I                      LocalMux                       0              3001   1066  FALL       1
I__706/O                      LocalMux                     309              3310   1066  FALL       1
I__710/I                      InMux                          0              3310   1066  FALL       1
I__710/O                      InMux                        217              3527   1066  FALL       1
DUTY_CYCLE1_9_LC_4_3_5/in1    LogicCell40_SEQ_MODE_1000      0              3527   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1092/I                                         ClkMux                         0              2153  RISE       1
I__1092/O                                         ClkMux                       309              2461  RISE       1
DUTY_CYCLE1_9_LC_4_3_5/clk                        LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : DUTY_CYCLE1_8_LC_4_3_4/lcout
Path End         : DUTY_CYCLE1_8_LC_4_3_4/in1
Capture Clock    : DUTY_CYCLE1_8_LC_4_3_4/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (PWM_Generator_Verilog|clk:R#1)      0
+ Capture Clock Source Latency                                  0
+ Capture Clock Path Delay                                   2461
- Setup Time                                                    0
----------------------------------------------------------   ---- 
End-of-path required time (ps)                               2461

Launch Clock Arrival Time (PWM_Generator_Verilog|clk:R#1)      0
+ Launch Clock Source Latency                                  0
+ Launch Clock Path Delay                                   2461
+ Clock To Q                                                 540
+ Data Path Delay                                            526
---------------------------------------------------------   ---- 
End-of-path arrival time (ps)                               3527
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1092/I                                         ClkMux                         0              2153  RISE       1
I__1092/O                                         ClkMux                       309              2461  RISE       1
DUTY_CYCLE1_8_LC_4_3_4/clk                        LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
DUTY_CYCLE1_8_LC_4_3_4/lcout  LogicCell40_SEQ_MODE_1000    540              3001   1066  FALL       5
I__611/I                      LocalMux                       0              3001   1066  FALL       1
I__611/O                      LocalMux                     309              3310   1066  FALL       1
I__616/I                      InMux                          0              3310   1066  FALL       1
I__616/O                      InMux                        217              3527   1066  FALL       1
DUTY_CYCLE1_8_LC_4_3_4/in1    LogicCell40_SEQ_MODE_1000      0              3527   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1092/I                                         ClkMux                         0              2153  RISE       1
I__1092/O                                         ClkMux                       309              2461  RISE       1
DUTY_CYCLE1_8_LC_4_3_4/clk                        LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : DUTY_CYCLE1_7_LC_4_3_3/lcout
Path End         : DUTY_CYCLE1_7_LC_4_3_3/in1
Capture Clock    : DUTY_CYCLE1_7_LC_4_3_3/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (PWM_Generator_Verilog|clk:R#1)      0
+ Capture Clock Source Latency                                  0
+ Capture Clock Path Delay                                   2461
- Setup Time                                                    0
----------------------------------------------------------   ---- 
End-of-path required time (ps)                               2461

Launch Clock Arrival Time (PWM_Generator_Verilog|clk:R#1)      0
+ Launch Clock Source Latency                                  0
+ Launch Clock Path Delay                                   2461
+ Clock To Q                                                 540
+ Data Path Delay                                            526
---------------------------------------------------------   ---- 
End-of-path arrival time (ps)                               3527
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1092/I                                         ClkMux                         0              2153  RISE       1
I__1092/O                                         ClkMux                       309              2461  RISE       1
DUTY_CYCLE1_7_LC_4_3_3/clk                        LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
DUTY_CYCLE1_7_LC_4_3_3/lcout  LogicCell40_SEQ_MODE_1000    540              3001   1066  FALL       4
I__692/I                      LocalMux                       0              3001   1066  FALL       1
I__692/O                      LocalMux                     309              3310   1066  FALL       1
I__696/I                      InMux                          0              3310   1066  FALL       1
I__696/O                      InMux                        217              3527   1066  FALL       1
DUTY_CYCLE1_7_LC_4_3_3/in1    LogicCell40_SEQ_MODE_1000      0              3527   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1092/I                                         ClkMux                         0              2153  RISE       1
I__1092/O                                         ClkMux                       309              2461  RISE       1
DUTY_CYCLE1_7_LC_4_3_3/clk                        LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : DUTY_CYCLE1_6_LC_4_3_2/lcout
Path End         : DUTY_CYCLE1_6_LC_4_3_2/in1
Capture Clock    : DUTY_CYCLE1_6_LC_4_3_2/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (PWM_Generator_Verilog|clk:R#1)      0
+ Capture Clock Source Latency                                  0
+ Capture Clock Path Delay                                   2461
- Setup Time                                                    0
----------------------------------------------------------   ---- 
End-of-path required time (ps)                               2461

Launch Clock Arrival Time (PWM_Generator_Verilog|clk:R#1)      0
+ Launch Clock Source Latency                                  0
+ Launch Clock Path Delay                                   2461
+ Clock To Q                                                 540
+ Data Path Delay                                            526
---------------------------------------------------------   ---- 
End-of-path arrival time (ps)                               3527
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1092/I                                         ClkMux                         0              2153  RISE       1
I__1092/O                                         ClkMux                       309              2461  RISE       1
DUTY_CYCLE1_6_LC_4_3_2/clk                        LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
DUTY_CYCLE1_6_LC_4_3_2/lcout  LogicCell40_SEQ_MODE_1000    540              3001   1066  FALL       5
I__641/I                      LocalMux                       0              3001   1066  FALL       1
I__641/O                      LocalMux                     309              3310   1066  FALL       1
I__645/I                      InMux                          0              3310   1066  FALL       1
I__645/O                      InMux                        217              3527   1066  FALL       1
DUTY_CYCLE1_6_LC_4_3_2/in1    LogicCell40_SEQ_MODE_1000      0              3527   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1092/I                                         ClkMux                         0              2153  RISE       1
I__1092/O                                         ClkMux                       309              2461  RISE       1
DUTY_CYCLE1_6_LC_4_3_2/clk                        LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : DUTY_CYCLE1_5_LC_4_3_1/lcout
Path End         : DUTY_CYCLE1_5_LC_4_3_1/in1
Capture Clock    : DUTY_CYCLE1_5_LC_4_3_1/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (PWM_Generator_Verilog|clk:R#1)      0
+ Capture Clock Source Latency                                  0
+ Capture Clock Path Delay                                   2461
- Setup Time                                                    0
----------------------------------------------------------   ---- 
End-of-path required time (ps)                               2461

Launch Clock Arrival Time (PWM_Generator_Verilog|clk:R#1)      0
+ Launch Clock Source Latency                                  0
+ Launch Clock Path Delay                                   2461
+ Clock To Q                                                 540
+ Data Path Delay                                            526
---------------------------------------------------------   ---- 
End-of-path arrival time (ps)                               3527
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1092/I                                         ClkMux                         0              2153  RISE       1
I__1092/O                                         ClkMux                       309              2461  RISE       1
DUTY_CYCLE1_5_LC_4_3_1/clk                        LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
DUTY_CYCLE1_5_LC_4_3_1/lcout  LogicCell40_SEQ_MODE_1000    540              3001   1066  FALL       5
I__627/I                      LocalMux                       0              3001   1066  FALL       1
I__627/O                      LocalMux                     309              3310   1066  FALL       1
I__631/I                      InMux                          0              3310   1066  FALL       1
I__631/O                      InMux                        217              3527   1066  FALL       1
DUTY_CYCLE1_5_LC_4_3_1/in1    LogicCell40_SEQ_MODE_1000      0              3527   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1092/I                                         ClkMux                         0              2153  RISE       1
I__1092/O                                         ClkMux                       309              2461  RISE       1
DUTY_CYCLE1_5_LC_4_3_1/clk                        LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_PWM0_17_LC_1_9_0/lcout
Path End         : counter_PWM0_17_LC_1_9_0/in1
Capture Clock    : counter_PWM0_17_LC_1_9_0/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (PWM_Generator_Verilog|clk:R#1)      0
+ Capture Clock Source Latency                                  0
+ Capture Clock Path Delay                                   2461
- Setup Time                                                    0
----------------------------------------------------------   ---- 
End-of-path required time (ps)                               2461

Launch Clock Arrival Time (PWM_Generator_Verilog|clk:R#1)      0
+ Launch Clock Source Latency                                  0
+ Launch Clock Path Delay                                   2461
+ Clock To Q                                                 540
+ Data Path Delay                                            526
---------------------------------------------------------   ---- 
End-of-path arrival time (ps)                               3527
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1083/I                                         ClkMux                         0              2153  RISE       1
I__1083/O                                         ClkMux                       309              2461  RISE       1
counter_PWM0_17_LC_1_9_0/clk                      LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_PWM0_17_LC_1_9_0/lcout  LogicCell40_SEQ_MODE_1000    540              3001   1066  FALL       3
I__513/I                        LocalMux                       0              3001   1066  FALL       1
I__513/O                        LocalMux                     309              3310   1066  FALL       1
I__516/I                        InMux                          0              3310   1066  FALL       1
I__516/O                        InMux                        217              3527   1066  FALL       1
counter_PWM0_17_LC_1_9_0/in1    LogicCell40_SEQ_MODE_1000      0              3527   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1083/I                                         ClkMux                         0              2153  RISE       1
I__1083/O                                         ClkMux                       309              2461  RISE       1
counter_PWM0_17_LC_1_9_0/clk                      LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_PWM0_16_LC_1_8_7/lcout
Path End         : counter_PWM0_16_LC_1_8_7/in1
Capture Clock    : counter_PWM0_16_LC_1_8_7/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (PWM_Generator_Verilog|clk:R#1)      0
+ Capture Clock Source Latency                                  0
+ Capture Clock Path Delay                                   2461
- Setup Time                                                    0
----------------------------------------------------------   ---- 
End-of-path required time (ps)                               2461

Launch Clock Arrival Time (PWM_Generator_Verilog|clk:R#1)      0
+ Launch Clock Source Latency                                  0
+ Launch Clock Path Delay                                   2461
+ Clock To Q                                                 540
+ Data Path Delay                                            526
---------------------------------------------------------   ---- 
End-of-path arrival time (ps)                               3527
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1081/I                                         ClkMux                         0              2153  RISE       1
I__1081/O                                         ClkMux                       309              2461  RISE       1
counter_PWM0_16_LC_1_8_7/clk                      LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_PWM0_16_LC_1_8_7/lcout  LogicCell40_SEQ_MODE_1000    540              3001   1066  FALL       3
I__414/I                        LocalMux                       0              3001   1066  FALL       1
I__414/O                        LocalMux                     309              3310   1066  FALL       1
I__417/I                        InMux                          0              3310   1066  FALL       1
I__417/O                        InMux                        217              3527   1066  FALL       1
counter_PWM0_16_LC_1_8_7/in1    LogicCell40_SEQ_MODE_1000      0              3527   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1081/I                                         ClkMux                         0              2153  RISE       1
I__1081/O                                         ClkMux                       309              2461  RISE       1
counter_PWM0_16_LC_1_8_7/clk                      LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_PWM0_15_LC_1_8_6/lcout
Path End         : counter_PWM0_15_LC_1_8_6/in1
Capture Clock    : counter_PWM0_15_LC_1_8_6/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (PWM_Generator_Verilog|clk:R#1)      0
+ Capture Clock Source Latency                                  0
+ Capture Clock Path Delay                                   2461
- Setup Time                                                    0
----------------------------------------------------------   ---- 
End-of-path required time (ps)                               2461

Launch Clock Arrival Time (PWM_Generator_Verilog|clk:R#1)      0
+ Launch Clock Source Latency                                  0
+ Launch Clock Path Delay                                   2461
+ Clock To Q                                                 540
+ Data Path Delay                                            526
---------------------------------------------------------   ---- 
End-of-path arrival time (ps)                               3527
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1081/I                                         ClkMux                         0              2153  RISE       1
I__1081/O                                         ClkMux                       309              2461  RISE       1
counter_PWM0_15_LC_1_8_6/clk                      LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_PWM0_15_LC_1_8_6/lcout  LogicCell40_SEQ_MODE_1000    540              3001   1066  FALL       3
I__424/I                        LocalMux                       0              3001   1066  FALL       1
I__424/O                        LocalMux                     309              3310   1066  FALL       1
I__427/I                        InMux                          0              3310   1066  FALL       1
I__427/O                        InMux                        217              3527   1066  FALL       1
counter_PWM0_15_LC_1_8_6/in1    LogicCell40_SEQ_MODE_1000      0              3527   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1081/I                                         ClkMux                         0              2153  RISE       1
I__1081/O                                         ClkMux                       309              2461  RISE       1
counter_PWM0_15_LC_1_8_6/clk                      LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_PWM0_14_LC_1_8_5/lcout
Path End         : counter_PWM0_14_LC_1_8_5/in1
Capture Clock    : counter_PWM0_14_LC_1_8_5/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (PWM_Generator_Verilog|clk:R#1)      0
+ Capture Clock Source Latency                                  0
+ Capture Clock Path Delay                                   2461
- Setup Time                                                    0
----------------------------------------------------------   ---- 
End-of-path required time (ps)                               2461

Launch Clock Arrival Time (PWM_Generator_Verilog|clk:R#1)      0
+ Launch Clock Source Latency                                  0
+ Launch Clock Path Delay                                   2461
+ Clock To Q                                                 540
+ Data Path Delay                                            526
---------------------------------------------------------   ---- 
End-of-path arrival time (ps)                               3527
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1081/I                                         ClkMux                         0              2153  RISE       1
I__1081/O                                         ClkMux                       309              2461  RISE       1
counter_PWM0_14_LC_1_8_5/clk                      LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_PWM0_14_LC_1_8_5/lcout  LogicCell40_SEQ_MODE_1000    540              3001   1066  FALL       3
I__433/I                        LocalMux                       0              3001   1066  FALL       1
I__433/O                        LocalMux                     309              3310   1066  FALL       1
I__436/I                        InMux                          0              3310   1066  FALL       1
I__436/O                        InMux                        217              3527   1066  FALL       1
counter_PWM0_14_LC_1_8_5/in1    LogicCell40_SEQ_MODE_1000      0              3527   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1081/I                                         ClkMux                         0              2153  RISE       1
I__1081/O                                         ClkMux                       309              2461  RISE       1
counter_PWM0_14_LC_1_8_5/clk                      LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_PWM0_13_LC_1_8_4/lcout
Path End         : counter_PWM0_13_LC_1_8_4/in1
Capture Clock    : counter_PWM0_13_LC_1_8_4/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (PWM_Generator_Verilog|clk:R#1)      0
+ Capture Clock Source Latency                                  0
+ Capture Clock Path Delay                                   2461
- Setup Time                                                    0
----------------------------------------------------------   ---- 
End-of-path required time (ps)                               2461

Launch Clock Arrival Time (PWM_Generator_Verilog|clk:R#1)      0
+ Launch Clock Source Latency                                  0
+ Launch Clock Path Delay                                   2461
+ Clock To Q                                                 540
+ Data Path Delay                                            526
---------------------------------------------------------   ---- 
End-of-path arrival time (ps)                               3527
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1081/I                                         ClkMux                         0              2153  RISE       1
I__1081/O                                         ClkMux                       309              2461  RISE       1
counter_PWM0_13_LC_1_8_4/clk                      LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_PWM0_13_LC_1_8_4/lcout  LogicCell40_SEQ_MODE_1000    540              3001   1066  FALL       3
I__442/I                        LocalMux                       0              3001   1066  FALL       1
I__442/O                        LocalMux                     309              3310   1066  FALL       1
I__445/I                        InMux                          0              3310   1066  FALL       1
I__445/O                        InMux                        217              3527   1066  FALL       1
counter_PWM0_13_LC_1_8_4/in1    LogicCell40_SEQ_MODE_1000      0              3527   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1081/I                                         ClkMux                         0              2153  RISE       1
I__1081/O                                         ClkMux                       309              2461  RISE       1
counter_PWM0_13_LC_1_8_4/clk                      LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_PWM0_12_LC_1_8_3/lcout
Path End         : counter_PWM0_12_LC_1_8_3/in1
Capture Clock    : counter_PWM0_12_LC_1_8_3/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (PWM_Generator_Verilog|clk:R#1)      0
+ Capture Clock Source Latency                                  0
+ Capture Clock Path Delay                                   2461
- Setup Time                                                    0
----------------------------------------------------------   ---- 
End-of-path required time (ps)                               2461

Launch Clock Arrival Time (PWM_Generator_Verilog|clk:R#1)      0
+ Launch Clock Source Latency                                  0
+ Launch Clock Path Delay                                   2461
+ Clock To Q                                                 540
+ Data Path Delay                                            526
---------------------------------------------------------   ---- 
End-of-path arrival time (ps)                               3527
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1081/I                                         ClkMux                         0              2153  RISE       1
I__1081/O                                         ClkMux                       309              2461  RISE       1
counter_PWM0_12_LC_1_8_3/clk                      LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_PWM0_12_LC_1_8_3/lcout  LogicCell40_SEQ_MODE_1000    540              3001   1066  FALL       3
I__451/I                        LocalMux                       0              3001   1066  FALL       1
I__451/O                        LocalMux                     309              3310   1066  FALL       1
I__454/I                        InMux                          0              3310   1066  FALL       1
I__454/O                        InMux                        217              3527   1066  FALL       1
counter_PWM0_12_LC_1_8_3/in1    LogicCell40_SEQ_MODE_1000      0              3527   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1081/I                                         ClkMux                         0              2153  RISE       1
I__1081/O                                         ClkMux                       309              2461  RISE       1
counter_PWM0_12_LC_1_8_3/clk                      LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_PWM0_11_LC_1_8_2/lcout
Path End         : counter_PWM0_11_LC_1_8_2/in1
Capture Clock    : counter_PWM0_11_LC_1_8_2/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (PWM_Generator_Verilog|clk:R#1)      0
+ Capture Clock Source Latency                                  0
+ Capture Clock Path Delay                                   2461
- Setup Time                                                    0
----------------------------------------------------------   ---- 
End-of-path required time (ps)                               2461

Launch Clock Arrival Time (PWM_Generator_Verilog|clk:R#1)      0
+ Launch Clock Source Latency                                  0
+ Launch Clock Path Delay                                   2461
+ Clock To Q                                                 540
+ Data Path Delay                                            526
---------------------------------------------------------   ---- 
End-of-path arrival time (ps)                               3527
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1081/I                                         ClkMux                         0              2153  RISE       1
I__1081/O                                         ClkMux                       309              2461  RISE       1
counter_PWM0_11_LC_1_8_2/clk                      LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_PWM0_11_LC_1_8_2/lcout  LogicCell40_SEQ_MODE_1000    540              3001   1066  FALL       3
I__461/I                        LocalMux                       0              3001   1066  FALL       1
I__461/O                        LocalMux                     309              3310   1066  FALL       1
I__464/I                        InMux                          0              3310   1066  FALL       1
I__464/O                        InMux                        217              3527   1066  FALL       1
counter_PWM0_11_LC_1_8_2/in1    LogicCell40_SEQ_MODE_1000      0              3527   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1081/I                                         ClkMux                         0              2153  RISE       1
I__1081/O                                         ClkMux                       309              2461  RISE       1
counter_PWM0_11_LC_1_8_2/clk                      LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_PWM0_10_LC_1_8_1/lcout
Path End         : counter_PWM0_10_LC_1_8_1/in1
Capture Clock    : counter_PWM0_10_LC_1_8_1/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (PWM_Generator_Verilog|clk:R#1)      0
+ Capture Clock Source Latency                                  0
+ Capture Clock Path Delay                                   2461
- Setup Time                                                    0
----------------------------------------------------------   ---- 
End-of-path required time (ps)                               2461

Launch Clock Arrival Time (PWM_Generator_Verilog|clk:R#1)      0
+ Launch Clock Source Latency                                  0
+ Launch Clock Path Delay                                   2461
+ Clock To Q                                                 540
+ Data Path Delay                                            526
---------------------------------------------------------   ---- 
End-of-path arrival time (ps)                               3527
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1081/I                                         ClkMux                         0              2153  RISE       1
I__1081/O                                         ClkMux                       309              2461  RISE       1
counter_PWM0_10_LC_1_8_1/clk                      LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_PWM0_10_LC_1_8_1/lcout  LogicCell40_SEQ_MODE_1000    540              3001   1066  FALL       3
I__469/I                        LocalMux                       0              3001   1066  FALL       1
I__469/O                        LocalMux                     309              3310   1066  FALL       1
I__472/I                        InMux                          0              3310   1066  FALL       1
I__472/O                        InMux                        217              3527   1066  FALL       1
counter_PWM0_10_LC_1_8_1/in1    LogicCell40_SEQ_MODE_1000      0              3527   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1081/I                                         ClkMux                         0              2153  RISE       1
I__1081/O                                         ClkMux                       309              2461  RISE       1
counter_PWM0_10_LC_1_8_1/clk                      LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_PWM0_9_LC_1_8_0/lcout
Path End         : counter_PWM0_9_LC_1_8_0/in1
Capture Clock    : counter_PWM0_9_LC_1_8_0/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (PWM_Generator_Verilog|clk:R#1)      0
+ Capture Clock Source Latency                                  0
+ Capture Clock Path Delay                                   2461
- Setup Time                                                    0
----------------------------------------------------------   ---- 
End-of-path required time (ps)                               2461

Launch Clock Arrival Time (PWM_Generator_Verilog|clk:R#1)      0
+ Launch Clock Source Latency                                  0
+ Launch Clock Path Delay                                   2461
+ Clock To Q                                                 540
+ Data Path Delay                                            526
---------------------------------------------------------   ---- 
End-of-path arrival time (ps)                               3527
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1081/I                                         ClkMux                         0              2153  RISE       1
I__1081/O                                         ClkMux                       309              2461  RISE       1
counter_PWM0_9_LC_1_8_0/clk                       LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_PWM0_9_LC_1_8_0/lcout  LogicCell40_SEQ_MODE_1000    540              3001   1066  FALL       3
I__478/I                       LocalMux                       0              3001   1066  FALL       1
I__478/O                       LocalMux                     309              3310   1066  FALL       1
I__481/I                       InMux                          0              3310   1066  FALL       1
I__481/O                       InMux                        217              3527   1066  FALL       1
counter_PWM0_9_LC_1_8_0/in1    LogicCell40_SEQ_MODE_1000      0              3527   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1081/I                                         ClkMux                         0              2153  RISE       1
I__1081/O                                         ClkMux                       309              2461  RISE       1
counter_PWM0_9_LC_1_8_0/clk                       LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_PWM0_8_LC_1_7_7/lcout
Path End         : counter_PWM0_8_LC_1_7_7/in1
Capture Clock    : counter_PWM0_8_LC_1_7_7/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (PWM_Generator_Verilog|clk:R#1)      0
+ Capture Clock Source Latency                                  0
+ Capture Clock Path Delay                                   2461
- Setup Time                                                    0
----------------------------------------------------------   ---- 
End-of-path required time (ps)                               2461

Launch Clock Arrival Time (PWM_Generator_Verilog|clk:R#1)      0
+ Launch Clock Source Latency                                  0
+ Launch Clock Path Delay                                   2461
+ Clock To Q                                                 540
+ Data Path Delay                                            526
---------------------------------------------------------   ---- 
End-of-path arrival time (ps)                               3527
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1082/I                                         ClkMux                         0              2153  RISE       1
I__1082/O                                         ClkMux                       309              2461  RISE       1
counter_PWM0_8_LC_1_7_7/clk                       LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_PWM0_8_LC_1_7_7/lcout  LogicCell40_SEQ_MODE_1000    540              3001   1066  FALL       3
I__367/I                       LocalMux                       0              3001   1066  FALL       1
I__367/O                       LocalMux                     309              3310   1066  FALL       1
I__370/I                       InMux                          0              3310   1066  FALL       1
I__370/O                       InMux                        217              3527   1066  FALL       1
counter_PWM0_8_LC_1_7_7/in1    LogicCell40_SEQ_MODE_1000      0              3527   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1082/I                                         ClkMux                         0              2153  RISE       1
I__1082/O                                         ClkMux                       309              2461  RISE       1
counter_PWM0_8_LC_1_7_7/clk                       LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_PWM0_7_LC_1_7_6/lcout
Path End         : counter_PWM0_7_LC_1_7_6/in1
Capture Clock    : counter_PWM0_7_LC_1_7_6/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (PWM_Generator_Verilog|clk:R#1)      0
+ Capture Clock Source Latency                                  0
+ Capture Clock Path Delay                                   2461
- Setup Time                                                    0
----------------------------------------------------------   ---- 
End-of-path required time (ps)                               2461

Launch Clock Arrival Time (PWM_Generator_Verilog|clk:R#1)      0
+ Launch Clock Source Latency                                  0
+ Launch Clock Path Delay                                   2461
+ Clock To Q                                                 540
+ Data Path Delay                                            526
---------------------------------------------------------   ---- 
End-of-path arrival time (ps)                               3527
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1082/I                                         ClkMux                         0              2153  RISE       1
I__1082/O                                         ClkMux                       309              2461  RISE       1
counter_PWM0_7_LC_1_7_6/clk                       LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_PWM0_7_LC_1_7_6/lcout  LogicCell40_SEQ_MODE_1000    540              3001   1066  FALL       3
I__377/I                       LocalMux                       0              3001   1066  FALL       1
I__377/O                       LocalMux                     309              3310   1066  FALL       1
I__380/I                       InMux                          0              3310   1066  FALL       1
I__380/O                       InMux                        217              3527   1066  FALL       1
counter_PWM0_7_LC_1_7_6/in1    LogicCell40_SEQ_MODE_1000      0              3527   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1082/I                                         ClkMux                         0              2153  RISE       1
I__1082/O                                         ClkMux                       309              2461  RISE       1
counter_PWM0_7_LC_1_7_6/clk                       LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_PWM0_6_LC_1_7_5/lcout
Path End         : counter_PWM0_6_LC_1_7_5/in1
Capture Clock    : counter_PWM0_6_LC_1_7_5/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (PWM_Generator_Verilog|clk:R#1)      0
+ Capture Clock Source Latency                                  0
+ Capture Clock Path Delay                                   2461
- Setup Time                                                    0
----------------------------------------------------------   ---- 
End-of-path required time (ps)                               2461

Launch Clock Arrival Time (PWM_Generator_Verilog|clk:R#1)      0
+ Launch Clock Source Latency                                  0
+ Launch Clock Path Delay                                   2461
+ Clock To Q                                                 540
+ Data Path Delay                                            526
---------------------------------------------------------   ---- 
End-of-path arrival time (ps)                               3527
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1082/I                                         ClkMux                         0              2153  RISE       1
I__1082/O                                         ClkMux                       309              2461  RISE       1
counter_PWM0_6_LC_1_7_5/clk                       LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_PWM0_6_LC_1_7_5/lcout  LogicCell40_SEQ_MODE_1000    540              3001   1066  FALL       2
I__385/I                       LocalMux                       0              3001   1066  FALL       1
I__385/O                       LocalMux                     309              3310   1066  FALL       1
I__387/I                       InMux                          0              3310   1066  FALL       1
I__387/O                       InMux                        217              3527   1066  FALL       1
counter_PWM0_6_LC_1_7_5/in1    LogicCell40_SEQ_MODE_1000      0              3527   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1082/I                                         ClkMux                         0              2153  RISE       1
I__1082/O                                         ClkMux                       309              2461  RISE       1
counter_PWM0_6_LC_1_7_5/clk                       LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_PWM0_5_LC_1_7_4/lcout
Path End         : counter_PWM0_5_LC_1_7_4/in1
Capture Clock    : counter_PWM0_5_LC_1_7_4/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (PWM_Generator_Verilog|clk:R#1)      0
+ Capture Clock Source Latency                                  0
+ Capture Clock Path Delay                                   2461
- Setup Time                                                    0
----------------------------------------------------------   ---- 
End-of-path required time (ps)                               2461

Launch Clock Arrival Time (PWM_Generator_Verilog|clk:R#1)      0
+ Launch Clock Source Latency                                  0
+ Launch Clock Path Delay                                   2461
+ Clock To Q                                                 540
+ Data Path Delay                                            526
---------------------------------------------------------   ---- 
End-of-path arrival time (ps)                               3527
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1082/I                                         ClkMux                         0              2153  RISE       1
I__1082/O                                         ClkMux                       309              2461  RISE       1
counter_PWM0_5_LC_1_7_4/clk                       LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_PWM0_5_LC_1_7_4/lcout  LogicCell40_SEQ_MODE_1000    540              3001   1066  FALL       2
I__392/I                       LocalMux                       0              3001   1066  FALL       1
I__392/O                       LocalMux                     309              3310   1066  FALL       1
I__394/I                       InMux                          0              3310   1066  FALL       1
I__394/O                       InMux                        217              3527   1066  FALL       1
counter_PWM0_5_LC_1_7_4/in1    LogicCell40_SEQ_MODE_1000      0              3527   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1082/I                                         ClkMux                         0              2153  RISE       1
I__1082/O                                         ClkMux                       309              2461  RISE       1
counter_PWM0_5_LC_1_7_4/clk                       LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_PWM0_4_LC_1_7_3/lcout
Path End         : counter_PWM0_4_LC_1_7_3/in1
Capture Clock    : counter_PWM0_4_LC_1_7_3/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (PWM_Generator_Verilog|clk:R#1)      0
+ Capture Clock Source Latency                                  0
+ Capture Clock Path Delay                                   2461
- Setup Time                                                    0
----------------------------------------------------------   ---- 
End-of-path required time (ps)                               2461

Launch Clock Arrival Time (PWM_Generator_Verilog|clk:R#1)      0
+ Launch Clock Source Latency                                  0
+ Launch Clock Path Delay                                   2461
+ Clock To Q                                                 540
+ Data Path Delay                                            526
---------------------------------------------------------   ---- 
End-of-path arrival time (ps)                               3527
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1082/I                                         ClkMux                         0              2153  RISE       1
I__1082/O                                         ClkMux                       309              2461  RISE       1
counter_PWM0_4_LC_1_7_3/clk                       LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_PWM0_4_LC_1_7_3/lcout  LogicCell40_SEQ_MODE_1000    540              3001   1066  FALL       2
I__399/I                       LocalMux                       0              3001   1066  FALL       1
I__399/O                       LocalMux                     309              3310   1066  FALL       1
I__401/I                       InMux                          0              3310   1066  FALL       1
I__401/O                       InMux                        217              3527   1066  FALL       1
counter_PWM0_4_LC_1_7_3/in1    LogicCell40_SEQ_MODE_1000      0              3527   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1082/I                                         ClkMux                         0              2153  RISE       1
I__1082/O                                         ClkMux                       309              2461  RISE       1
counter_PWM0_4_LC_1_7_3/clk                       LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_PWM0_3_LC_1_7_2/lcout
Path End         : counter_PWM0_3_LC_1_7_2/in1
Capture Clock    : counter_PWM0_3_LC_1_7_2/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (PWM_Generator_Verilog|clk:R#1)      0
+ Capture Clock Source Latency                                  0
+ Capture Clock Path Delay                                   2461
- Setup Time                                                    0
----------------------------------------------------------   ---- 
End-of-path required time (ps)                               2461

Launch Clock Arrival Time (PWM_Generator_Verilog|clk:R#1)      0
+ Launch Clock Source Latency                                  0
+ Launch Clock Path Delay                                   2461
+ Clock To Q                                                 540
+ Data Path Delay                                            526
---------------------------------------------------------   ---- 
End-of-path arrival time (ps)                               3527
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1082/I                                         ClkMux                         0              2153  RISE       1
I__1082/O                                         ClkMux                       309              2461  RISE       1
counter_PWM0_3_LC_1_7_2/clk                       LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_PWM0_3_LC_1_7_2/lcout  LogicCell40_SEQ_MODE_1000    540              3001   1066  FALL       1
I__239/I                       LocalMux                       0              3001   1066  FALL       1
I__239/O                       LocalMux                     309              3310   1066  FALL       1
I__240/I                       InMux                          0              3310   1066  FALL       1
I__240/O                       InMux                        217              3527   1066  FALL       1
counter_PWM0_3_LC_1_7_2/in1    LogicCell40_SEQ_MODE_1000      0              3527   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1082/I                                         ClkMux                         0              2153  RISE       1
I__1082/O                                         ClkMux                       309              2461  RISE       1
counter_PWM0_3_LC_1_7_2/clk                       LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_PWM0_2_LC_1_7_1/lcout
Path End         : counter_PWM0_2_LC_1_7_1/in1
Capture Clock    : counter_PWM0_2_LC_1_7_1/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (PWM_Generator_Verilog|clk:R#1)      0
+ Capture Clock Source Latency                                  0
+ Capture Clock Path Delay                                   2461
- Setup Time                                                    0
----------------------------------------------------------   ---- 
End-of-path required time (ps)                               2461

Launch Clock Arrival Time (PWM_Generator_Verilog|clk:R#1)      0
+ Launch Clock Source Latency                                  0
+ Launch Clock Path Delay                                   2461
+ Clock To Q                                                 540
+ Data Path Delay                                            526
---------------------------------------------------------   ---- 
End-of-path arrival time (ps)                               3527
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1082/I                                         ClkMux                         0              2153  RISE       1
I__1082/O                                         ClkMux                       309              2461  RISE       1
counter_PWM0_2_LC_1_7_1/clk                       LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_PWM0_2_LC_1_7_1/lcout  LogicCell40_SEQ_MODE_1000    540              3001   1066  FALL       1
I__213/I                       LocalMux                       0              3001   1066  FALL       1
I__213/O                       LocalMux                     309              3310   1066  FALL       1
I__214/I                       InMux                          0              3310   1066  FALL       1
I__214/O                       InMux                        217              3527   1066  FALL       1
counter_PWM0_2_LC_1_7_1/in1    LogicCell40_SEQ_MODE_1000      0              3527   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1082/I                                         ClkMux                         0              2153  RISE       1
I__1082/O                                         ClkMux                       309              2461  RISE       1
counter_PWM0_2_LC_1_7_1/clk                       LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_PWM0_0_LC_1_6_6/lcout
Path End         : counter_PWM0_0_LC_1_6_6/in3
Capture Clock    : counter_PWM0_0_LC_1_6_6/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (PWM_Generator_Verilog|clk:R#1)      0
+ Capture Clock Source Latency                                  0
+ Capture Clock Path Delay                                   2461
- Setup Time                                                    0
----------------------------------------------------------   ---- 
End-of-path required time (ps)                               2461

Launch Clock Arrival Time (PWM_Generator_Verilog|clk:R#1)      0
+ Launch Clock Source Latency                                  0
+ Launch Clock Path Delay                                   2461
+ Clock To Q                                                 540
+ Data Path Delay                                            526
---------------------------------------------------------   ---- 
End-of-path arrival time (ps)                               3527
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1084/I                                         ClkMux                         0              2153  RISE       1
I__1084/O                                         ClkMux                       309              2461  RISE       1
counter_PWM0_0_LC_1_6_6/clk                       LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_PWM0_0_LC_1_6_6/lcout  LogicCell40_SEQ_MODE_1000    540              3001   1066  FALL       3
I__216/I                       LocalMux                       0              3001   1066  FALL       1
I__216/O                       LocalMux                     309              3310   1066  FALL       1
I__218/I                       InMux                          0              3310   1066  FALL       1
I__218/O                       InMux                        217              3527   1066  FALL       1
counter_PWM0_0_LC_1_6_6/in3    LogicCell40_SEQ_MODE_1000      0              3527   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1084/I                                         ClkMux                         0              2153  RISE       1
I__1084/O                                         ClkMux                       309              2461  RISE       1
counter_PWM0_0_LC_1_6_6/clk                       LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_PWM0_1_LC_1_6_4/lcout
Path End         : counter_PWM0_1_LC_1_6_4/in3
Capture Clock    : counter_PWM0_1_LC_1_6_4/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (PWM_Generator_Verilog|clk:R#1)      0
+ Capture Clock Source Latency                                  0
+ Capture Clock Path Delay                                   2461
- Setup Time                                                    0
----------------------------------------------------------   ---- 
End-of-path required time (ps)                               2461

Launch Clock Arrival Time (PWM_Generator_Verilog|clk:R#1)      0
+ Launch Clock Source Latency                                  0
+ Launch Clock Path Delay                                   2461
+ Clock To Q                                                 540
+ Data Path Delay                                            526
---------------------------------------------------------   ---- 
End-of-path arrival time (ps)                               3527
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1084/I                                         ClkMux                         0              2153  RISE       1
I__1084/O                                         ClkMux                       309              2461  RISE       1
counter_PWM0_1_LC_1_6_4/clk                       LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_PWM0_1_LC_1_6_4/lcout  LogicCell40_SEQ_MODE_1000    540              3001   1066  FALL       2
I__222/I                       LocalMux                       0              3001   1066  FALL       1
I__222/O                       LocalMux                     309              3310   1066  FALL       1
I__224/I                       InMux                          0              3310   1066  FALL       1
I__224/O                       InMux                        217              3527   1066  FALL       1
counter_PWM0_1_LC_1_6_4/in3    LogicCell40_SEQ_MODE_1000      0              3527   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1084/I                                         ClkMux                         0              2153  RISE       1
I__1084/O                                         ClkMux                       309              2461  RISE       1
counter_PWM0_1_LC_1_6_4/clk                       LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_PWM1_16_LC_1_3_0/lcout
Path End         : counter_PWM1_16_LC_1_3_0/in1
Capture Clock    : counter_PWM1_16_LC_1_3_0/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (PWM_Generator_Verilog|clk:R#1)      0
+ Capture Clock Source Latency                                  0
+ Capture Clock Path Delay                                   2461
- Setup Time                                                    0
----------------------------------------------------------   ---- 
End-of-path required time (ps)                               2461

Launch Clock Arrival Time (PWM_Generator_Verilog|clk:R#1)      0
+ Launch Clock Source Latency                                  0
+ Launch Clock Path Delay                                   2461
+ Clock To Q                                                 540
+ Data Path Delay                                            526
---------------------------------------------------------   ---- 
End-of-path arrival time (ps)                               3527
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1085/I                                         ClkMux                         0              2153  RISE       1
I__1085/O                                         ClkMux                       309              2461  RISE       1
counter_PWM1_16_LC_1_3_0/clk                      LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_PWM1_16_LC_1_3_0/lcout  LogicCell40_SEQ_MODE_1000    540              3001   1066  FALL       2
I__322/I                        LocalMux                       0              3001   1066  FALL       1
I__322/O                        LocalMux                     309              3310   1066  FALL       1
I__324/I                        InMux                          0              3310   1066  FALL       1
I__324/O                        InMux                        217              3527   1066  FALL       1
counter_PWM1_16_LC_1_3_0/in1    LogicCell40_SEQ_MODE_1000      0              3527   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1085/I                                         ClkMux                         0              2153  RISE       1
I__1085/O                                         ClkMux                       309              2461  RISE       1
counter_PWM1_16_LC_1_3_0/clk                      LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_PWM1_15_LC_1_2_7/lcout
Path End         : counter_PWM1_15_LC_1_2_7/in1
Capture Clock    : counter_PWM1_15_LC_1_2_7/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (PWM_Generator_Verilog|clk:R#1)      0
+ Capture Clock Source Latency                                  0
+ Capture Clock Path Delay                                   2461
- Setup Time                                                    0
----------------------------------------------------------   ---- 
End-of-path required time (ps)                               2461

Launch Clock Arrival Time (PWM_Generator_Verilog|clk:R#1)      0
+ Launch Clock Source Latency                                  0
+ Launch Clock Path Delay                                   2461
+ Clock To Q                                                 540
+ Data Path Delay                                            526
---------------------------------------------------------   ---- 
End-of-path arrival time (ps)                               3527
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1087/I                                         ClkMux                         0              2153  RISE       1
I__1087/O                                         ClkMux                       309              2461  RISE       1
counter_PWM1_15_LC_1_2_7/clk                      LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_PWM1_15_LC_1_2_7/lcout  LogicCell40_SEQ_MODE_1000    540              3001   1066  FALL       2
I__328/I                        LocalMux                       0              3001   1066  FALL       1
I__328/O                        LocalMux                     309              3310   1066  FALL       1
I__330/I                        InMux                          0              3310   1066  FALL       1
I__330/O                        InMux                        217              3527   1066  FALL       1
counter_PWM1_15_LC_1_2_7/in1    LogicCell40_SEQ_MODE_1000      0              3527   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1087/I                                         ClkMux                         0              2153  RISE       1
I__1087/O                                         ClkMux                       309              2461  RISE       1
counter_PWM1_15_LC_1_2_7/clk                      LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_PWM1_14_LC_1_2_6/lcout
Path End         : counter_PWM1_14_LC_1_2_6/in1
Capture Clock    : counter_PWM1_14_LC_1_2_6/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (PWM_Generator_Verilog|clk:R#1)      0
+ Capture Clock Source Latency                                  0
+ Capture Clock Path Delay                                   2461
- Setup Time                                                    0
----------------------------------------------------------   ---- 
End-of-path required time (ps)                               2461

Launch Clock Arrival Time (PWM_Generator_Verilog|clk:R#1)      0
+ Launch Clock Source Latency                                  0
+ Launch Clock Path Delay                                   2461
+ Clock To Q                                                 540
+ Data Path Delay                                            526
---------------------------------------------------------   ---- 
End-of-path arrival time (ps)                               3527
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1087/I                                         ClkMux                         0              2153  RISE       1
I__1087/O                                         ClkMux                       309              2461  RISE       1
counter_PWM1_14_LC_1_2_6/clk                      LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_PWM1_14_LC_1_2_6/lcout  LogicCell40_SEQ_MODE_1000    540              3001   1066  FALL       2
I__334/I                        LocalMux                       0              3001   1066  FALL       1
I__334/O                        LocalMux                     309              3310   1066  FALL       1
I__336/I                        InMux                          0              3310   1066  FALL       1
I__336/O                        InMux                        217              3527   1066  FALL       1
counter_PWM1_14_LC_1_2_6/in1    LogicCell40_SEQ_MODE_1000      0              3527   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1087/I                                         ClkMux                         0              2153  RISE       1
I__1087/O                                         ClkMux                       309              2461  RISE       1
counter_PWM1_14_LC_1_2_6/clk                      LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_PWM1_13_LC_1_2_5/lcout
Path End         : counter_PWM1_13_LC_1_2_5/in1
Capture Clock    : counter_PWM1_13_LC_1_2_5/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (PWM_Generator_Verilog|clk:R#1)      0
+ Capture Clock Source Latency                                  0
+ Capture Clock Path Delay                                   2461
- Setup Time                                                    0
----------------------------------------------------------   ---- 
End-of-path required time (ps)                               2461

Launch Clock Arrival Time (PWM_Generator_Verilog|clk:R#1)      0
+ Launch Clock Source Latency                                  0
+ Launch Clock Path Delay                                   2461
+ Clock To Q                                                 540
+ Data Path Delay                                            526
---------------------------------------------------------   ---- 
End-of-path arrival time (ps)                               3527
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1087/I                                         ClkMux                         0              2153  RISE       1
I__1087/O                                         ClkMux                       309              2461  RISE       1
counter_PWM1_13_LC_1_2_5/clk                      LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_PWM1_13_LC_1_2_5/lcout  LogicCell40_SEQ_MODE_1000    540              3001   1066  FALL       2
I__267/I                        LocalMux                       0              3001   1066  FALL       1
I__267/O                        LocalMux                     309              3310   1066  FALL       1
I__269/I                        InMux                          0              3310   1066  FALL       1
I__269/O                        InMux                        217              3527   1066  FALL       1
counter_PWM1_13_LC_1_2_5/in1    LogicCell40_SEQ_MODE_1000      0              3527   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1087/I                                         ClkMux                         0              2153  RISE       1
I__1087/O                                         ClkMux                       309              2461  RISE       1
counter_PWM1_13_LC_1_2_5/clk                      LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_PWM1_12_LC_1_2_4/lcout
Path End         : counter_PWM1_12_LC_1_2_4/in1
Capture Clock    : counter_PWM1_12_LC_1_2_4/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (PWM_Generator_Verilog|clk:R#1)      0
+ Capture Clock Source Latency                                  0
+ Capture Clock Path Delay                                   2461
- Setup Time                                                    0
----------------------------------------------------------   ---- 
End-of-path required time (ps)                               2461

Launch Clock Arrival Time (PWM_Generator_Verilog|clk:R#1)      0
+ Launch Clock Source Latency                                  0
+ Launch Clock Path Delay                                   2461
+ Clock To Q                                                 540
+ Data Path Delay                                            526
---------------------------------------------------------   ---- 
End-of-path arrival time (ps)                               3527
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1087/I                                         ClkMux                         0              2153  RISE       1
I__1087/O                                         ClkMux                       309              2461  RISE       1
counter_PWM1_12_LC_1_2_4/clk                      LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_PWM1_12_LC_1_2_4/lcout  LogicCell40_SEQ_MODE_1000    540              3001   1066  FALL       2
I__273/I                        LocalMux                       0              3001   1066  FALL       1
I__273/O                        LocalMux                     309              3310   1066  FALL       1
I__275/I                        InMux                          0              3310   1066  FALL       1
I__275/O                        InMux                        217              3527   1066  FALL       1
counter_PWM1_12_LC_1_2_4/in1    LogicCell40_SEQ_MODE_1000      0              3527   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1087/I                                         ClkMux                         0              2153  RISE       1
I__1087/O                                         ClkMux                       309              2461  RISE       1
counter_PWM1_12_LC_1_2_4/clk                      LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_PWM1_11_LC_1_2_3/lcout
Path End         : counter_PWM1_11_LC_1_2_3/in1
Capture Clock    : counter_PWM1_11_LC_1_2_3/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (PWM_Generator_Verilog|clk:R#1)      0
+ Capture Clock Source Latency                                  0
+ Capture Clock Path Delay                                   2461
- Setup Time                                                    0
----------------------------------------------------------   ---- 
End-of-path required time (ps)                               2461

Launch Clock Arrival Time (PWM_Generator_Verilog|clk:R#1)      0
+ Launch Clock Source Latency                                  0
+ Launch Clock Path Delay                                   2461
+ Clock To Q                                                 540
+ Data Path Delay                                            526
---------------------------------------------------------   ---- 
End-of-path arrival time (ps)                               3527
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1087/I                                         ClkMux                         0              2153  RISE       1
I__1087/O                                         ClkMux                       309              2461  RISE       1
counter_PWM1_11_LC_1_2_3/clk                      LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_PWM1_11_LC_1_2_3/lcout  LogicCell40_SEQ_MODE_1000    540              3001   1066  FALL       2
I__280/I                        LocalMux                       0              3001   1066  FALL       1
I__280/O                        LocalMux                     309              3310   1066  FALL       1
I__282/I                        InMux                          0              3310   1066  FALL       1
I__282/O                        InMux                        217              3527   1066  FALL       1
counter_PWM1_11_LC_1_2_3/in1    LogicCell40_SEQ_MODE_1000      0              3527   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1087/I                                         ClkMux                         0              2153  RISE       1
I__1087/O                                         ClkMux                       309              2461  RISE       1
counter_PWM1_11_LC_1_2_3/clk                      LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_PWM1_10_LC_1_2_2/lcout
Path End         : counter_PWM1_10_LC_1_2_2/in1
Capture Clock    : counter_PWM1_10_LC_1_2_2/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (PWM_Generator_Verilog|clk:R#1)      0
+ Capture Clock Source Latency                                  0
+ Capture Clock Path Delay                                   2461
- Setup Time                                                    0
----------------------------------------------------------   ---- 
End-of-path required time (ps)                               2461

Launch Clock Arrival Time (PWM_Generator_Verilog|clk:R#1)      0
+ Launch Clock Source Latency                                  0
+ Launch Clock Path Delay                                   2461
+ Clock To Q                                                 540
+ Data Path Delay                                            526
---------------------------------------------------------   ---- 
End-of-path arrival time (ps)                               3527
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1087/I                                         ClkMux                         0              2153  RISE       1
I__1087/O                                         ClkMux                       309              2461  RISE       1
counter_PWM1_10_LC_1_2_2/clk                      LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_PWM1_10_LC_1_2_2/lcout  LogicCell40_SEQ_MODE_1000    540              3001   1066  FALL       2
I__286/I                        LocalMux                       0              3001   1066  FALL       1
I__286/O                        LocalMux                     309              3310   1066  FALL       1
I__288/I                        InMux                          0              3310   1066  FALL       1
I__288/O                        InMux                        217              3527   1066  FALL       1
counter_PWM1_10_LC_1_2_2/in1    LogicCell40_SEQ_MODE_1000      0              3527   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1087/I                                         ClkMux                         0              2153  RISE       1
I__1087/O                                         ClkMux                       309              2461  RISE       1
counter_PWM1_10_LC_1_2_2/clk                      LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_PWM1_9_LC_1_2_1/lcout
Path End         : counter_PWM1_9_LC_1_2_1/in1
Capture Clock    : counter_PWM1_9_LC_1_2_1/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (PWM_Generator_Verilog|clk:R#1)      0
+ Capture Clock Source Latency                                  0
+ Capture Clock Path Delay                                   2461
- Setup Time                                                    0
----------------------------------------------------------   ---- 
End-of-path required time (ps)                               2461

Launch Clock Arrival Time (PWM_Generator_Verilog|clk:R#1)      0
+ Launch Clock Source Latency                                  0
+ Launch Clock Path Delay                                   2461
+ Clock To Q                                                 540
+ Data Path Delay                                            526
---------------------------------------------------------   ---- 
End-of-path arrival time (ps)                               3527
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1087/I                                         ClkMux                         0              2153  RISE       1
I__1087/O                                         ClkMux                       309              2461  RISE       1
counter_PWM1_9_LC_1_2_1/clk                       LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_PWM1_9_LC_1_2_1/lcout  LogicCell40_SEQ_MODE_1000    540              3001   1066  FALL       2
I__292/I                       LocalMux                       0              3001   1066  FALL       1
I__292/O                       LocalMux                     309              3310   1066  FALL       1
I__294/I                       InMux                          0              3310   1066  FALL       1
I__294/O                       InMux                        217              3527   1066  FALL       1
counter_PWM1_9_LC_1_2_1/in1    LogicCell40_SEQ_MODE_1000      0              3527   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1087/I                                         ClkMux                         0              2153  RISE       1
I__1087/O                                         ClkMux                       309              2461  RISE       1
counter_PWM1_9_LC_1_2_1/clk                       LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_PWM1_8_LC_1_2_0/lcout
Path End         : counter_PWM1_8_LC_1_2_0/in1
Capture Clock    : counter_PWM1_8_LC_1_2_0/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (PWM_Generator_Verilog|clk:R#1)      0
+ Capture Clock Source Latency                                  0
+ Capture Clock Path Delay                                   2461
- Setup Time                                                    0
----------------------------------------------------------   ---- 
End-of-path required time (ps)                               2461

Launch Clock Arrival Time (PWM_Generator_Verilog|clk:R#1)      0
+ Launch Clock Source Latency                                  0
+ Launch Clock Path Delay                                   2461
+ Clock To Q                                                 540
+ Data Path Delay                                            526
---------------------------------------------------------   ---- 
End-of-path arrival time (ps)                               3527
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1087/I                                         ClkMux                         0              2153  RISE       1
I__1087/O                                         ClkMux                       309              2461  RISE       1
counter_PWM1_8_LC_1_2_0/clk                       LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_PWM1_8_LC_1_2_0/lcout  LogicCell40_SEQ_MODE_1000    540              3001   1066  FALL       2
I__298/I                       LocalMux                       0              3001   1066  FALL       1
I__298/O                       LocalMux                     309              3310   1066  FALL       1
I__300/I                       InMux                          0              3310   1066  FALL       1
I__300/O                       InMux                        217              3527   1066  FALL       1
counter_PWM1_8_LC_1_2_0/in1    LogicCell40_SEQ_MODE_1000      0              3527   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1087/I                                         ClkMux                         0              2153  RISE       1
I__1087/O                                         ClkMux                       309              2461  RISE       1
counter_PWM1_8_LC_1_2_0/clk                       LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_PWM1_7_LC_1_1_7/lcout
Path End         : counter_PWM1_7_LC_1_1_7/in1
Capture Clock    : counter_PWM1_7_LC_1_1_7/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (PWM_Generator_Verilog|clk:R#1)      0
+ Capture Clock Source Latency                                  0
+ Capture Clock Path Delay                                   2461
- Setup Time                                                    0
----------------------------------------------------------   ---- 
End-of-path required time (ps)                               2461

Launch Clock Arrival Time (PWM_Generator_Verilog|clk:R#1)      0
+ Launch Clock Source Latency                                  0
+ Launch Clock Path Delay                                   2461
+ Clock To Q                                                 540
+ Data Path Delay                                            526
---------------------------------------------------------   ---- 
End-of-path arrival time (ps)                               3527
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1089/I                                         ClkMux                         0              2153  RISE       1
I__1089/O                                         ClkMux                       309              2461  RISE       1
counter_PWM1_7_LC_1_1_7/clk                       LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_PWM1_7_LC_1_1_7/lcout  LogicCell40_SEQ_MODE_1000    540              3001   1066  FALL       2
I__304/I                       LocalMux                       0              3001   1066  FALL       1
I__304/O                       LocalMux                     309              3310   1066  FALL       1
I__306/I                       InMux                          0              3310   1066  FALL       1
I__306/O                       InMux                        217              3527   1066  FALL       1
counter_PWM1_7_LC_1_1_7/in1    LogicCell40_SEQ_MODE_1000      0              3527   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1089/I                                         ClkMux                         0              2153  RISE       1
I__1089/O                                         ClkMux                       309              2461  RISE       1
counter_PWM1_7_LC_1_1_7/clk                       LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_PWM1_6_LC_1_1_6/lcout
Path End         : counter_PWM1_6_LC_1_1_6/in1
Capture Clock    : counter_PWM1_6_LC_1_1_6/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (PWM_Generator_Verilog|clk:R#1)      0
+ Capture Clock Source Latency                                  0
+ Capture Clock Path Delay                                   2461
- Setup Time                                                    0
----------------------------------------------------------   ---- 
End-of-path required time (ps)                               2461

Launch Clock Arrival Time (PWM_Generator_Verilog|clk:R#1)      0
+ Launch Clock Source Latency                                  0
+ Launch Clock Path Delay                                   2461
+ Clock To Q                                                 540
+ Data Path Delay                                            526
---------------------------------------------------------   ---- 
End-of-path arrival time (ps)                               3527
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1089/I                                         ClkMux                         0              2153  RISE       1
I__1089/O                                         ClkMux                       309              2461  RISE       1
counter_PWM1_6_LC_1_1_6/clk                       LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_PWM1_6_LC_1_1_6/lcout  LogicCell40_SEQ_MODE_1000    540              3001   1066  FALL       2
I__311/I                       LocalMux                       0              3001   1066  FALL       1
I__311/O                       LocalMux                     309              3310   1066  FALL       1
I__313/I                       InMux                          0              3310   1066  FALL       1
I__313/O                       InMux                        217              3527   1066  FALL       1
counter_PWM1_6_LC_1_1_6/in1    LogicCell40_SEQ_MODE_1000      0              3527   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1089/I                                         ClkMux                         0              2153  RISE       1
I__1089/O                                         ClkMux                       309              2461  RISE       1
counter_PWM1_6_LC_1_1_6/clk                       LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_PWM1_5_LC_1_1_5/lcout
Path End         : counter_PWM1_5_LC_1_1_5/in1
Capture Clock    : counter_PWM1_5_LC_1_1_5/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (PWM_Generator_Verilog|clk:R#1)      0
+ Capture Clock Source Latency                                  0
+ Capture Clock Path Delay                                   2461
- Setup Time                                                    0
----------------------------------------------------------   ---- 
End-of-path required time (ps)                               2461

Launch Clock Arrival Time (PWM_Generator_Verilog|clk:R#1)      0
+ Launch Clock Source Latency                                  0
+ Launch Clock Path Delay                                   2461
+ Clock To Q                                                 540
+ Data Path Delay                                            526
---------------------------------------------------------   ---- 
End-of-path arrival time (ps)                               3527
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1089/I                                         ClkMux                         0              2153  RISE       1
I__1089/O                                         ClkMux                       309              2461  RISE       1
counter_PWM1_5_LC_1_1_5/clk                       LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_PWM1_5_LC_1_1_5/lcout  LogicCell40_SEQ_MODE_1000    540              3001   1066  FALL       2
I__243/I                       LocalMux                       0              3001   1066  FALL       1
I__243/O                       LocalMux                     309              3310   1066  FALL       1
I__245/I                       InMux                          0              3310   1066  FALL       1
I__245/O                       InMux                        217              3527   1066  FALL       1
counter_PWM1_5_LC_1_1_5/in1    LogicCell40_SEQ_MODE_1000      0              3527   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1089/I                                         ClkMux                         0              2153  RISE       1
I__1089/O                                         ClkMux                       309              2461  RISE       1
counter_PWM1_5_LC_1_1_5/clk                       LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_PWM1_4_LC_1_1_4/lcout
Path End         : counter_PWM1_4_LC_1_1_4/in1
Capture Clock    : counter_PWM1_4_LC_1_1_4/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (PWM_Generator_Verilog|clk:R#1)      0
+ Capture Clock Source Latency                                  0
+ Capture Clock Path Delay                                   2461
- Setup Time                                                    0
----------------------------------------------------------   ---- 
End-of-path required time (ps)                               2461

Launch Clock Arrival Time (PWM_Generator_Verilog|clk:R#1)      0
+ Launch Clock Source Latency                                  0
+ Launch Clock Path Delay                                   2461
+ Clock To Q                                                 540
+ Data Path Delay                                            526
---------------------------------------------------------   ---- 
End-of-path arrival time (ps)                               3527
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1089/I                                         ClkMux                         0              2153  RISE       1
I__1089/O                                         ClkMux                       309              2461  RISE       1
counter_PWM1_4_LC_1_1_4/clk                       LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_PWM1_4_LC_1_1_4/lcout  LogicCell40_SEQ_MODE_1000    540              3001   1066  FALL       2
I__249/I                       LocalMux                       0              3001   1066  FALL       1
I__249/O                       LocalMux                     309              3310   1066  FALL       1
I__251/I                       InMux                          0              3310   1066  FALL       1
I__251/O                       InMux                        217              3527   1066  FALL       1
counter_PWM1_4_LC_1_1_4/in1    LogicCell40_SEQ_MODE_1000      0              3527   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1089/I                                         ClkMux                         0              2153  RISE       1
I__1089/O                                         ClkMux                       309              2461  RISE       1
counter_PWM1_4_LC_1_1_4/clk                       LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_PWM1_3_LC_1_1_3/lcout
Path End         : counter_PWM1_3_LC_1_1_3/in1
Capture Clock    : counter_PWM1_3_LC_1_1_3/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (PWM_Generator_Verilog|clk:R#1)      0
+ Capture Clock Source Latency                                  0
+ Capture Clock Path Delay                                   2461
- Setup Time                                                    0
----------------------------------------------------------   ---- 
End-of-path required time (ps)                               2461

Launch Clock Arrival Time (PWM_Generator_Verilog|clk:R#1)      0
+ Launch Clock Source Latency                                  0
+ Launch Clock Path Delay                                   2461
+ Clock To Q                                                 540
+ Data Path Delay                                            526
---------------------------------------------------------   ---- 
End-of-path arrival time (ps)                               3527
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1089/I                                         ClkMux                         0              2153  RISE       1
I__1089/O                                         ClkMux                       309              2461  RISE       1
counter_PWM1_3_LC_1_1_3/clk                       LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_PWM1_3_LC_1_1_3/lcout  LogicCell40_SEQ_MODE_1000    540              3001   1066  FALL       1
I__210/I                       LocalMux                       0              3001   1066  FALL       1
I__210/O                       LocalMux                     309              3310   1066  FALL       1
I__211/I                       InMux                          0              3310   1066  FALL       1
I__211/O                       InMux                        217              3527   1066  FALL       1
counter_PWM1_3_LC_1_1_3/in1    LogicCell40_SEQ_MODE_1000      0              3527   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1089/I                                         ClkMux                         0              2153  RISE       1
I__1089/O                                         ClkMux                       309              2461  RISE       1
counter_PWM1_3_LC_1_1_3/clk                       LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_PWM1_2_LC_1_1_2/lcout
Path End         : counter_PWM1_2_LC_1_1_2/in1
Capture Clock    : counter_PWM1_2_LC_1_1_2/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (PWM_Generator_Verilog|clk:R#1)      0
+ Capture Clock Source Latency                                  0
+ Capture Clock Path Delay                                   2461
- Setup Time                                                    0
----------------------------------------------------------   ---- 
End-of-path required time (ps)                               2461

Launch Clock Arrival Time (PWM_Generator_Verilog|clk:R#1)      0
+ Launch Clock Source Latency                                  0
+ Launch Clock Path Delay                                   2461
+ Clock To Q                                                 540
+ Data Path Delay                                            526
---------------------------------------------------------   ---- 
End-of-path arrival time (ps)                               3527
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1089/I                                         ClkMux                         0              2153  RISE       1
I__1089/O                                         ClkMux                       309              2461  RISE       1
counter_PWM1_2_LC_1_1_2/clk                       LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_PWM1_2_LC_1_1_2/lcout  LogicCell40_SEQ_MODE_1000    540              3001   1066  FALL       1
I__193/I                       LocalMux                       0              3001   1066  FALL       1
I__193/O                       LocalMux                     309              3310   1066  FALL       1
I__194/I                       InMux                          0              3310   1066  FALL       1
I__194/O                       InMux                        217              3527   1066  FALL       1
counter_PWM1_2_LC_1_1_2/in1    LogicCell40_SEQ_MODE_1000      0              3527   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1089/I                                         ClkMux                         0              2153  RISE       1
I__1089/O                                         ClkMux                       309              2461  RISE       1
counter_PWM1_2_LC_1_1_2/clk                       LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_PWM1_1_LC_1_1_1/lcout
Path End         : counter_PWM1_1_LC_1_1_1/in1
Capture Clock    : counter_PWM1_1_LC_1_1_1/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (PWM_Generator_Verilog|clk:R#1)      0
+ Capture Clock Source Latency                                  0
+ Capture Clock Path Delay                                   2461
- Setup Time                                                    0
----------------------------------------------------------   ---- 
End-of-path required time (ps)                               2461

Launch Clock Arrival Time (PWM_Generator_Verilog|clk:R#1)      0
+ Launch Clock Source Latency                                  0
+ Launch Clock Path Delay                                   2461
+ Clock To Q                                                 540
+ Data Path Delay                                            526
---------------------------------------------------------   ---- 
End-of-path arrival time (ps)                               3527
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1089/I                                         ClkMux                         0              2153  RISE       1
I__1089/O                                         ClkMux                       309              2461  RISE       1
counter_PWM1_1_LC_1_1_1/clk                       LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_PWM1_1_LC_1_1_1/lcout  LogicCell40_SEQ_MODE_1000    540              3001   1066  FALL       1
I__196/I                       LocalMux                       0              3001   1066  FALL       1
I__196/O                       LocalMux                     309              3310   1066  FALL       1
I__197/I                       InMux                          0              3310   1066  FALL       1
I__197/O                       InMux                        217              3527   1066  FALL       1
counter_PWM1_1_LC_1_1_1/in1    LogicCell40_SEQ_MODE_1000      0              3527   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1089/I                                         ClkMux                         0              2153  RISE       1
I__1089/O                                         ClkMux                       309              2461  RISE       1
counter_PWM1_1_LC_1_1_1/clk                       LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_PWM1_0_LC_1_1_0/lcout
Path End         : counter_PWM1_0_LC_1_1_0/in1
Capture Clock    : counter_PWM1_0_LC_1_1_0/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (PWM_Generator_Verilog|clk:R#1)      0
+ Capture Clock Source Latency                                  0
+ Capture Clock Path Delay                                   2461
- Setup Time                                                    0
----------------------------------------------------------   ---- 
End-of-path required time (ps)                               2461

Launch Clock Arrival Time (PWM_Generator_Verilog|clk:R#1)      0
+ Launch Clock Source Latency                                  0
+ Launch Clock Path Delay                                   2461
+ Clock To Q                                                 540
+ Data Path Delay                                            526
---------------------------------------------------------   ---- 
End-of-path arrival time (ps)                               3527
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1089/I                                         ClkMux                         0              2153  RISE       1
I__1089/O                                         ClkMux                       309              2461  RISE       1
counter_PWM1_0_LC_1_1_0/clk                       LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_PWM1_0_LC_1_1_0/lcout  LogicCell40_SEQ_MODE_1000    540              3001   1066  FALL       1
I__199/I                       LocalMux                       0              3001   1066  FALL       1
I__199/O                       LocalMux                     309              3310   1066  FALL       1
I__200/I                       InMux                          0              3310   1066  FALL       1
I__200/O                       InMux                        217              3527   1066  FALL       1
counter_PWM1_0_LC_1_1_0/in1    LogicCell40_SEQ_MODE_1000      0              3527   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1089/I                                         ClkMux                         0              2153  RISE       1
I__1089/O                                         ClkMux                       309              2461  RISE       1
counter_PWM1_0_LC_1_1_0/clk                       LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_PWM0_0_LC_1_6_6/lcout
Path End         : counter_PWM0_1_LC_1_6_4/in1
Capture Clock    : counter_PWM0_1_LC_1_6_4/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (PWM_Generator_Verilog|clk:R#1)      0
+ Capture Clock Source Latency                                  0
+ Capture Clock Path Delay                                   2461
- Setup Time                                                    0
----------------------------------------------------------   ---- 
End-of-path required time (ps)                               2461

Launch Clock Arrival Time (PWM_Generator_Verilog|clk:R#1)      0
+ Launch Clock Source Latency                                  0
+ Launch Clock Path Delay                                   2461
+ Clock To Q                                                 540
+ Data Path Delay                                            526
---------------------------------------------------------   ---- 
End-of-path arrival time (ps)                               3527
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1084/I                                         ClkMux                         0              2153  RISE       1
I__1084/O                                         ClkMux                       309              2461  RISE       1
counter_PWM0_0_LC_1_6_6/clk                       LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_PWM0_0_LC_1_6_6/lcout  LogicCell40_SEQ_MODE_1000    540              3001   1066  FALL       3
I__216/I                       LocalMux                       0              3001   1066  FALL       1
I__216/O                       LocalMux                     309              3310   1066  FALL       1
I__219/I                       InMux                          0              3310   1066  FALL       1
I__219/O                       InMux                        217              3527   1066  FALL       1
counter_PWM0_1_LC_1_6_4/in1    LogicCell40_SEQ_MODE_1000      0              3527   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1084/I                                         ClkMux                         0              2153  RISE       1
I__1084/O                                         ClkMux                       309              2461  RISE       1
counter_PWM0_1_LC_1_6_4/clk                       LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_debounce_0_LC_5_4_3/lcout
Path End         : PWM_DFF8.Q_LC_6_3_3/ce
Capture Clock    : PWM_DFF8.Q_LC_6_3_3/clk
Hold Constraint  : 0p
Path slack       : 1403p

Capture Clock Arrival Time (PWM_Generator_Verilog|clk:R#1)      0
+ Capture Clock Source Latency                                  0
+ Capture Clock Path Delay                                   2461
- Setup Time                                                    0
----------------------------------------------------------   ---- 
End-of-path required time (ps)                               2461

Launch Clock Arrival Time (PWM_Generator_Verilog|clk:R#1)      0
+ Launch Clock Source Latency                                  0
+ Launch Clock Path Delay                                   2461
+ Clock To Q                                                 540
+ Data Path Delay                                            863
---------------------------------------------------------   ---- 
End-of-path arrival time (ps)                               3864
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1093/I                                         ClkMux                         0              2153  RISE       1
I__1093/O                                         ClkMux                       309              2461  RISE       1
counter_debounce_0_LC_5_4_3/clk                   LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_debounce_0_LC_5_4_3/lcout  LogicCell40_SEQ_MODE_1000    540              3001   1066  FALL      14
I__1067/I                          LocalMux                       0              3001   1403  FALL       1
I__1067/O                          LocalMux                     309              3310   1403  FALL       1
I__1076/I                          CEMux                          0              3310   1403  FALL       1
I__1076/O                          CEMux                        554              3864   1403  FALL       1
PWM_DFF8.Q_LC_6_3_3/ce             LogicCell40_SEQ_MODE_1000      0              3864   1403  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1096/I                                         ClkMux                         0              2153  RISE       1
I__1096/O                                         ClkMux                       309              2461  RISE       1
PWM_DFF8.Q_LC_6_3_3/clk                           LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_debounce_0_LC_5_4_3/lcout
Path End         : PWM_DFF1.Q_LC_6_3_2/ce
Capture Clock    : PWM_DFF1.Q_LC_6_3_2/clk
Hold Constraint  : 0p
Path slack       : 1403p

Capture Clock Arrival Time (PWM_Generator_Verilog|clk:R#1)      0
+ Capture Clock Source Latency                                  0
+ Capture Clock Path Delay                                   2461
- Setup Time                                                    0
----------------------------------------------------------   ---- 
End-of-path required time (ps)                               2461

Launch Clock Arrival Time (PWM_Generator_Verilog|clk:R#1)      0
+ Launch Clock Source Latency                                  0
+ Launch Clock Path Delay                                   2461
+ Clock To Q                                                 540
+ Data Path Delay                                            863
---------------------------------------------------------   ---- 
End-of-path arrival time (ps)                               3864
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1093/I                                         ClkMux                         0              2153  RISE       1
I__1093/O                                         ClkMux                       309              2461  RISE       1
counter_debounce_0_LC_5_4_3/clk                   LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_debounce_0_LC_5_4_3/lcout  LogicCell40_SEQ_MODE_1000    540              3001   1066  FALL      14
I__1067/I                          LocalMux                       0              3001   1403  FALL       1
I__1067/O                          LocalMux                     309              3310   1403  FALL       1
I__1076/I                          CEMux                          0              3310   1403  FALL       1
I__1076/O                          CEMux                        554              3864   1403  FALL       1
PWM_DFF1.Q_LC_6_3_2/ce             LogicCell40_SEQ_MODE_1000      0              3864   1403  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1096/I                                         ClkMux                         0              2153  RISE       1
I__1096/O                                         ClkMux                       309              2461  RISE       1
PWM_DFF1.Q_LC_6_3_2/clk                           LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_debounce_0_LC_5_4_3/lcout
Path End         : PWM_DFF7.Q_LC_6_3_1/ce
Capture Clock    : PWM_DFF7.Q_LC_6_3_1/clk
Hold Constraint  : 0p
Path slack       : 1403p

Capture Clock Arrival Time (PWM_Generator_Verilog|clk:R#1)      0
+ Capture Clock Source Latency                                  0
+ Capture Clock Path Delay                                   2461
- Setup Time                                                    0
----------------------------------------------------------   ---- 
End-of-path required time (ps)                               2461

Launch Clock Arrival Time (PWM_Generator_Verilog|clk:R#1)      0
+ Launch Clock Source Latency                                  0
+ Launch Clock Path Delay                                   2461
+ Clock To Q                                                 540
+ Data Path Delay                                            863
---------------------------------------------------------   ---- 
End-of-path arrival time (ps)                               3864
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1093/I                                         ClkMux                         0              2153  RISE       1
I__1093/O                                         ClkMux                       309              2461  RISE       1
counter_debounce_0_LC_5_4_3/clk                   LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_debounce_0_LC_5_4_3/lcout  LogicCell40_SEQ_MODE_1000    540              3001   1066  FALL      14
I__1067/I                          LocalMux                       0              3001   1403  FALL       1
I__1067/O                          LocalMux                     309              3310   1403  FALL       1
I__1076/I                          CEMux                          0              3310   1403  FALL       1
I__1076/O                          CEMux                        554              3864   1403  FALL       1
PWM_DFF7.Q_LC_6_3_1/ce             LogicCell40_SEQ_MODE_1000      0              3864   1403  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1096/I                                         ClkMux                         0              2153  RISE       1
I__1096/O                                         ClkMux                       309              2461  RISE       1
PWM_DFF7.Q_LC_6_3_1/clk                           LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_debounce_0_LC_5_4_3/lcout
Path End         : PWM_DFF2.Q_LC_6_3_0/ce
Capture Clock    : PWM_DFF2.Q_LC_6_3_0/clk
Hold Constraint  : 0p
Path slack       : 1403p

Capture Clock Arrival Time (PWM_Generator_Verilog|clk:R#1)      0
+ Capture Clock Source Latency                                  0
+ Capture Clock Path Delay                                   2461
- Setup Time                                                    0
----------------------------------------------------------   ---- 
End-of-path required time (ps)                               2461

Launch Clock Arrival Time (PWM_Generator_Verilog|clk:R#1)      0
+ Launch Clock Source Latency                                  0
+ Launch Clock Path Delay                                   2461
+ Clock To Q                                                 540
+ Data Path Delay                                            863
---------------------------------------------------------   ---- 
End-of-path arrival time (ps)                               3864
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1093/I                                         ClkMux                         0              2153  RISE       1
I__1093/O                                         ClkMux                       309              2461  RISE       1
counter_debounce_0_LC_5_4_3/clk                   LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_debounce_0_LC_5_4_3/lcout  LogicCell40_SEQ_MODE_1000    540              3001   1066  FALL      14
I__1067/I                          LocalMux                       0              3001   1403  FALL       1
I__1067/O                          LocalMux                     309              3310   1403  FALL       1
I__1076/I                          CEMux                          0              3310   1403  FALL       1
I__1076/O                          CEMux                        554              3864   1403  FALL       1
PWM_DFF2.Q_LC_6_3_0/ce             LogicCell40_SEQ_MODE_1000      0              3864   1403  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1096/I                                         ClkMux                         0              2153  RISE       1
I__1096/O                                         ClkMux                       309              2461  RISE       1
PWM_DFF2.Q_LC_6_3_0/clk                           LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_PWM0_0_LC_1_6_6/lcout
Path End         : counter_PWM0_2_LC_1_7_1/in3
Capture Clock    : counter_PWM0_2_LC_1_7_1/clk
Hold Constraint  : 0p
Path slack       : 1417p

Capture Clock Arrival Time (PWM_Generator_Verilog|clk:R#1)      0
+ Capture Clock Source Latency                                  0
+ Capture Clock Path Delay                                   2461
- Setup Time                                                    0
----------------------------------------------------------   ---- 
End-of-path required time (ps)                               2461

Launch Clock Arrival Time (PWM_Generator_Verilog|clk:R#1)      0
+ Launch Clock Source Latency                                  0
+ Launch Clock Path Delay                                   2461
+ Clock To Q                                                 540
+ Data Path Delay                                            877
---------------------------------------------------------   ---- 
End-of-path arrival time (ps)                               3878
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1084/I                                         ClkMux                         0              2153  RISE       1
I__1084/O                                         ClkMux                       309              2461  RISE       1
counter_PWM0_0_LC_1_6_6/clk                       LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_PWM0_0_LC_1_6_6/lcout             LogicCell40_SEQ_MODE_1000    540              3001   1066  FALL       3
I__215/I                                  LocalMux                       0              3001   1417  FALL       1
I__215/O                                  LocalMux                     309              3310   1417  FALL       1
I__217/I                                  InMux                          0              3310   1417  FALL       1
I__217/O                                  InMux                        217              3527   1417  FALL       1
I__220/I                                  CascadeMux                     0              3527   1417  FALL       1
I__220/O                                  CascadeMux                     0              3527   1417  FALL       1
counter_PWM0_1_cry_1_c_LC_1_7_0/in2       LogicCell40_SEQ_MODE_0000      0              3527   1417  FALL       1
counter_PWM0_1_cry_1_c_LC_1_7_0/carryout  LogicCell40_SEQ_MODE_0000    133              3661   1417  FALL       2
I__212/I                                  InMux                          0              3661   1417  FALL       1
I__212/O                                  InMux                        217              3878   1417  FALL       1
counter_PWM0_2_LC_1_7_1/in3               LogicCell40_SEQ_MODE_1000      0              3878   1417  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1082/I                                         ClkMux                         0              2153  RISE       1
I__1082/O                                         ClkMux                       309              2461  RISE       1
counter_PWM0_2_LC_1_7_1/clk                       LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : DUTY_CYCLE0_10_LC_5_6_6/lcout
Path End         : DUTY_CYCLE0_11_LC_5_6_7/in3
Capture Clock    : DUTY_CYCLE0_11_LC_5_6_7/clk
Hold Constraint  : 0p
Path slack       : 1417p

Capture Clock Arrival Time (PWM_Generator_Verilog|clk:R#1)      0
+ Capture Clock Source Latency                                  0
+ Capture Clock Path Delay                                   2461
- Setup Time                                                    0
----------------------------------------------------------   ---- 
End-of-path required time (ps)                               2461

Launch Clock Arrival Time (PWM_Generator_Verilog|clk:R#1)      0
+ Launch Clock Source Latency                                  0
+ Launch Clock Path Delay                                   2461
+ Clock To Q                                                 540
+ Data Path Delay                                            877
---------------------------------------------------------   ---- 
End-of-path arrival time (ps)                               3878
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1088/I                                         ClkMux                         0              2153  RISE       1
I__1088/O                                         ClkMux                       309              2461  RISE       1
DUTY_CYCLE0_10_LC_5_6_6/clk                       LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
DUTY_CYCLE0_10_LC_5_6_6/lcout     LogicCell40_SEQ_MODE_1000    540              3001   1066  FALL       5
I__977/I                          LocalMux                       0              3001   1066  FALL       1
I__977/O                          LocalMux                     309              3310   1066  FALL       1
I__982/I                          InMux                          0              3310   1066  FALL       1
I__982/O                          InMux                        217              3527   1066  FALL       1
I__985/I                          CascadeMux                     0              3527   1066  FALL       1
I__985/O                          CascadeMux                     0              3527   1066  FALL       1
DUTY_CYCLE0_10_LC_5_6_6/in2       LogicCell40_SEQ_MODE_1000      0              3527   1417  FALL       1
DUTY_CYCLE0_10_LC_5_6_6/carryout  LogicCell40_SEQ_MODE_1000    133              3661   1417  FALL       2
I__861/I                          InMux                          0              3661   1417  FALL       1
I__861/O                          InMux                        217              3878   1417  FALL       1
DUTY_CYCLE0_11_LC_5_6_7/in3       LogicCell40_SEQ_MODE_1000      0              3878   1417  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1088/I                                         ClkMux                         0              2153  RISE       1
I__1088/O                                         ClkMux                       309              2461  RISE       1
DUTY_CYCLE0_11_LC_5_6_7/clk                       LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : DUTY_CYCLE0_6_LC_5_6_2/lcout
Path End         : DUTY_CYCLE0_7_LC_5_6_3/in3
Capture Clock    : DUTY_CYCLE0_7_LC_5_6_3/clk
Hold Constraint  : 0p
Path slack       : 1417p

Capture Clock Arrival Time (PWM_Generator_Verilog|clk:R#1)      0
+ Capture Clock Source Latency                                  0
+ Capture Clock Path Delay                                   2461
- Setup Time                                                    0
----------------------------------------------------------   ---- 
End-of-path required time (ps)                               2461

Launch Clock Arrival Time (PWM_Generator_Verilog|clk:R#1)      0
+ Launch Clock Source Latency                                  0
+ Launch Clock Path Delay                                   2461
+ Clock To Q                                                 540
+ Data Path Delay                                            877
---------------------------------------------------------   ---- 
End-of-path arrival time (ps)                               3878
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1088/I                                         ClkMux                         0              2153  RISE       1
I__1088/O                                         ClkMux                       309              2461  RISE       1
DUTY_CYCLE0_6_LC_5_6_2/clk                        LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
DUTY_CYCLE0_6_LC_5_6_2/lcout     LogicCell40_SEQ_MODE_1000    540              3001   1066  FALL       5
I__1024/I                        LocalMux                       0              3001   1066  FALL       1
I__1024/O                        LocalMux                     309              3310   1066  FALL       1
I__1029/I                        InMux                          0              3310   1066  FALL       1
I__1029/O                        InMux                        217              3527   1066  FALL       1
I__1032/I                        CascadeMux                     0              3527   1066  FALL       1
I__1032/O                        CascadeMux                     0              3527   1066  FALL       1
DUTY_CYCLE0_6_LC_5_6_2/in2       LogicCell40_SEQ_MODE_1000      0              3527   1417  FALL       1
DUTY_CYCLE0_6_LC_5_6_2/carryout  LogicCell40_SEQ_MODE_1000    133              3661   1417  FALL       2
I__877/I                         InMux                          0              3661   1417  FALL       1
I__877/O                         InMux                        217              3878   1417  FALL       1
DUTY_CYCLE0_7_LC_5_6_3/in3       LogicCell40_SEQ_MODE_1000      0              3878   1417  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1088/I                                         ClkMux                         0              2153  RISE       1
I__1088/O                                         ClkMux                       309              2461  RISE       1
DUTY_CYCLE0_7_LC_5_6_3/clk                        LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : PWM_DFF1.Q_LC_6_3_2/lcout
Path End         : PWM_DFF2.Q_LC_6_3_0/in3
Capture Clock    : PWM_DFF2.Q_LC_6_3_0/clk
Hold Constraint  : 0p
Path slack       : 1438p

Capture Clock Arrival Time (PWM_Generator_Verilog|clk:R#1)      0
+ Capture Clock Source Latency                                  0
+ Capture Clock Path Delay                                   2461
- Setup Time                                                    0
----------------------------------------------------------   ---- 
End-of-path required time (ps)                               2461

Launch Clock Arrival Time (PWM_Generator_Verilog|clk:R#1)      0
+ Launch Clock Source Latency                                  0
+ Launch Clock Path Delay                                   2461
+ Clock To Q                                                 540
+ Data Path Delay                                            898
---------------------------------------------------------   ---- 
End-of-path arrival time (ps)                               3899
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1096/I                                         ClkMux                         0              2153  RISE       1
I__1096/O                                         ClkMux                       309              2461  RISE       1
PWM_DFF1.Q_LC_6_3_2/clk                           LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------  -------------------------  -----  ----------------  -----  ----  ------
PWM_DFF1.Q_LC_6_3_2/lcout  LogicCell40_SEQ_MODE_1000    540              3001   1438  FALL       3
I__1047/I                  Odrv4                          0              3001   1438  FALL       1
I__1047/O                  Odrv4                        372              3373   1438  FALL       1
I__1050/I                  LocalMux                       0              3373   1438  FALL       1
I__1050/O                  LocalMux                     309              3682   1438  FALL       1
I__1052/I                  InMux                          0              3682   1438  FALL       1
I__1052/O                  InMux                        217              3899   1438  FALL       1
PWM_DFF2.Q_LC_6_3_0/in3    LogicCell40_SEQ_MODE_1000      0              3899   1438  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1096/I                                         ClkMux                         0              2153  RISE       1
I__1096/O                                         ClkMux                       309              2461  RISE       1
PWM_DFF2.Q_LC_6_3_0/clk                           LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : DUTY_CYCLE0_6_LC_5_6_2/lcout
Path End         : DUTY_CYCLE0_8_LC_5_6_4/in3
Capture Clock    : DUTY_CYCLE0_8_LC_5_6_4/clk
Hold Constraint  : 0p
Path slack       : 1522p

Capture Clock Arrival Time (PWM_Generator_Verilog|clk:R#1)      0
+ Capture Clock Source Latency                                  0
+ Capture Clock Path Delay                                   2461
- Setup Time                                                    0
----------------------------------------------------------   ---- 
End-of-path required time (ps)                               2461

Launch Clock Arrival Time (PWM_Generator_Verilog|clk:R#1)      0
+ Launch Clock Source Latency                                  0
+ Launch Clock Path Delay                                   2461
+ Clock To Q                                                 540
+ Data Path Delay                                            982
---------------------------------------------------------   ---- 
End-of-path arrival time (ps)                               3983
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1088/I                                         ClkMux                         0              2153  RISE       1
I__1088/O                                         ClkMux                       309              2461  RISE       1
DUTY_CYCLE0_6_LC_5_6_2/clk                        LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
DUTY_CYCLE0_6_LC_5_6_2/lcout     LogicCell40_SEQ_MODE_1000    540              3001   1066  FALL       5
I__1024/I                        LocalMux                       0              3001   1066  FALL       1
I__1024/O                        LocalMux                     309              3310   1066  FALL       1
I__1029/I                        InMux                          0              3310   1066  FALL       1
I__1029/O                        InMux                        217              3527   1066  FALL       1
I__1032/I                        CascadeMux                     0              3527   1066  FALL       1
I__1032/O                        CascadeMux                     0              3527   1066  FALL       1
DUTY_CYCLE0_6_LC_5_6_2/in2       LogicCell40_SEQ_MODE_1000      0              3527   1417  FALL       1
DUTY_CYCLE0_6_LC_5_6_2/carryout  LogicCell40_SEQ_MODE_1000    133              3661   1417  FALL       2
DUTY_CYCLE0_7_LC_5_6_3/carryin   LogicCell40_SEQ_MODE_1000      0              3661   1522  FALL       1
DUTY_CYCLE0_7_LC_5_6_3/carryout  LogicCell40_SEQ_MODE_1000    105              3766   1522  FALL       2
I__872/I                         InMux                          0              3766   1522  FALL       1
I__872/O                         InMux                        217              3983   1522  FALL       1
DUTY_CYCLE0_8_LC_5_6_4/in3       LogicCell40_SEQ_MODE_1000      0              3983   1522  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1088/I                                         ClkMux                         0              2153  RISE       1
I__1088/O                                         ClkMux                       309              2461  RISE       1
DUTY_CYCLE0_8_LC_5_6_4/clk                        LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_PWM0_0_LC_1_6_6/lcout
Path End         : counter_PWM0_3_LC_1_7_2/in3
Capture Clock    : counter_PWM0_3_LC_1_7_2/clk
Hold Constraint  : 0p
Path slack       : 1522p

Capture Clock Arrival Time (PWM_Generator_Verilog|clk:R#1)      0
+ Capture Clock Source Latency                                  0
+ Capture Clock Path Delay                                   2461
- Setup Time                                                    0
----------------------------------------------------------   ---- 
End-of-path required time (ps)                               2461

Launch Clock Arrival Time (PWM_Generator_Verilog|clk:R#1)      0
+ Launch Clock Source Latency                                  0
+ Launch Clock Path Delay                                   2461
+ Clock To Q                                                 540
+ Data Path Delay                                            982
---------------------------------------------------------   ---- 
End-of-path arrival time (ps)                               3983
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1084/I                                         ClkMux                         0              2153  RISE       1
I__1084/O                                         ClkMux                       309              2461  RISE       1
counter_PWM0_0_LC_1_6_6/clk                       LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_PWM0_0_LC_1_6_6/lcout             LogicCell40_SEQ_MODE_1000    540              3001   1066  FALL       3
I__215/I                                  LocalMux                       0              3001   1417  FALL       1
I__215/O                                  LocalMux                     309              3310   1417  FALL       1
I__217/I                                  InMux                          0              3310   1417  FALL       1
I__217/O                                  InMux                        217              3527   1417  FALL       1
I__220/I                                  CascadeMux                     0              3527   1417  FALL       1
I__220/O                                  CascadeMux                     0              3527   1417  FALL       1
counter_PWM0_1_cry_1_c_LC_1_7_0/in2       LogicCell40_SEQ_MODE_0000      0              3527   1417  FALL       1
counter_PWM0_1_cry_1_c_LC_1_7_0/carryout  LogicCell40_SEQ_MODE_0000    133              3661   1417  FALL       2
counter_PWM0_2_LC_1_7_1/carryin           LogicCell40_SEQ_MODE_1000      0              3661   1522  FALL       1
counter_PWM0_2_LC_1_7_1/carryout          LogicCell40_SEQ_MODE_1000    105              3766   1522  FALL       2
I__238/I                                  InMux                          0              3766   1522  FALL       1
I__238/O                                  InMux                        217              3983   1522  FALL       1
counter_PWM0_3_LC_1_7_2/in3               LogicCell40_SEQ_MODE_1000      0              3983   1522  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1082/I                                         ClkMux                         0              2153  RISE       1
I__1082/O                                         ClkMux                       309              2461  RISE       1
counter_PWM0_3_LC_1_7_2/clk                       LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : DUTY_CYCLE0_4_LC_6_6_2/lcout
Path End         : DUTY_CYCLE0_5_LC_5_6_1/in3
Capture Clock    : DUTY_CYCLE0_5_LC_5_6_1/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (PWM_Generator_Verilog|clk:R#1)      0
+ Capture Clock Source Latency                                  0
+ Capture Clock Path Delay                                   2461
- Setup Time                                                    0
----------------------------------------------------------   ---- 
End-of-path required time (ps)                               2461

Launch Clock Arrival Time (PWM_Generator_Verilog|clk:R#1)      0
+ Launch Clock Source Latency                                  0
+ Launch Clock Path Delay                                   2461
+ Clock To Q                                                 540
+ Data Path Delay                                            989
---------------------------------------------------------   ---- 
End-of-path arrival time (ps)                               3990
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1091/I                                         ClkMux                         0              2153  RISE       1
I__1091/O                                         ClkMux                       309              2461  RISE       1
DUTY_CYCLE0_4_LC_6_6_2/clk                        LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
DUTY_CYCLE0_4_LC_6_6_2/lcout                 LogicCell40_SEQ_MODE_1000    540              3001   1066  FALL       6
I__1231/I                                    LocalMux                       0              3001   1529  FALL       1
I__1231/O                                    LocalMux                     309              3310   1529  FALL       1
I__1237/I                                    InMux                          0              3310   1529  FALL       1
I__1237/O                                    InMux                        217              3527   1529  FALL       1
un1_DUTY_CYCLE0_2_cry_4_c_LC_5_6_0/in1       LogicCell40_SEQ_MODE_0000      0              3527   1529  FALL       1
un1_DUTY_CYCLE0_2_cry_4_c_LC_5_6_0/carryout  LogicCell40_SEQ_MODE_0000    245              3773   1529  FALL       2
I__881/I                                     InMux                          0              3773   1529  FALL       1
I__881/O                                     InMux                        217              3990   1529  FALL       1
DUTY_CYCLE0_5_LC_5_6_1/in3                   LogicCell40_SEQ_MODE_1000      0              3990   1529  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1088/I                                         ClkMux                         0              2153  RISE       1
I__1088/O                                         ClkMux                       309              2461  RISE       1
DUTY_CYCLE0_5_LC_5_6_1/clk                        LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : DUTY_CYCLE0_17_LC_5_7_5/lcout
Path End         : DUTY_CYCLE0_18_LC_5_7_6/in3
Capture Clock    : DUTY_CYCLE0_18_LC_5_7_6/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (PWM_Generator_Verilog|clk:R#1)      0
+ Capture Clock Source Latency                                  0
+ Capture Clock Path Delay                                   2461
- Setup Time                                                    0
----------------------------------------------------------   ---- 
End-of-path required time (ps)                               2461

Launch Clock Arrival Time (PWM_Generator_Verilog|clk:R#1)      0
+ Launch Clock Source Latency                                  0
+ Launch Clock Path Delay                                   2461
+ Clock To Q                                                 540
+ Data Path Delay                                            989
---------------------------------------------------------   ---- 
End-of-path arrival time (ps)                               3990
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1086/I                                         ClkMux                         0              2153  RISE       1
I__1086/O                                         ClkMux                       309              2461  RISE       1
DUTY_CYCLE0_17_LC_5_7_5/clk                       LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
DUTY_CYCLE0_17_LC_5_7_5/lcout     LogicCell40_SEQ_MODE_1000    540              3001   1066  FALL       4
I__1176/I                         LocalMux                       0              3001   1066  FALL       1
I__1176/O                         LocalMux                     309              3310   1066  FALL       1
I__1180/I                         InMux                          0              3310   1066  FALL       1
I__1180/O                         InMux                        217              3527   1066  FALL       1
DUTY_CYCLE0_17_LC_5_7_5/in1       LogicCell40_SEQ_MODE_1000      0              3527   1529  FALL       1
DUTY_CYCLE0_17_LC_5_7_5/carryout  LogicCell40_SEQ_MODE_1000    245              3773   1529  FALL       1
I__896/I                          InMux                          0              3773   1529  FALL       1
I__896/O                          InMux                        217              3990   1529  FALL       1
DUTY_CYCLE0_18_LC_5_7_6/in3       LogicCell40_SEQ_MODE_1000      0              3990   1529  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1086/I                                         ClkMux                         0              2153  RISE       1
I__1086/O                                         ClkMux                       309              2461  RISE       1
DUTY_CYCLE0_18_LC_5_7_6/clk                       LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : DUTY_CYCLE0_16_LC_5_7_4/lcout
Path End         : DUTY_CYCLE0_17_LC_5_7_5/in3
Capture Clock    : DUTY_CYCLE0_17_LC_5_7_5/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (PWM_Generator_Verilog|clk:R#1)      0
+ Capture Clock Source Latency                                  0
+ Capture Clock Path Delay                                   2461
- Setup Time                                                    0
----------------------------------------------------------   ---- 
End-of-path required time (ps)                               2461

Launch Clock Arrival Time (PWM_Generator_Verilog|clk:R#1)      0
+ Launch Clock Source Latency                                  0
+ Launch Clock Path Delay                                   2461
+ Clock To Q                                                 540
+ Data Path Delay                                            989
---------------------------------------------------------   ---- 
End-of-path arrival time (ps)                               3990
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1086/I                                         ClkMux                         0              2153  RISE       1
I__1086/O                                         ClkMux                       309              2461  RISE       1
DUTY_CYCLE0_16_LC_5_7_4/clk                       LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
DUTY_CYCLE0_16_LC_5_7_4/lcout     LogicCell40_SEQ_MODE_1000    540              3001   1066  FALL       4
I__1164/I                         LocalMux                       0              3001   1066  FALL       1
I__1164/O                         LocalMux                     309              3310   1066  FALL       1
I__1168/I                         InMux                          0              3310   1066  FALL       1
I__1168/O                         InMux                        217              3527   1066  FALL       1
DUTY_CYCLE0_16_LC_5_7_4/in1       LogicCell40_SEQ_MODE_1000      0              3527   1529  FALL       1
DUTY_CYCLE0_16_LC_5_7_4/carryout  LogicCell40_SEQ_MODE_1000    245              3773   1529  FALL       2
I__897/I                          InMux                          0              3773   1529  FALL       1
I__897/O                          InMux                        217              3990   1529  FALL       1
DUTY_CYCLE0_17_LC_5_7_5/in3       LogicCell40_SEQ_MODE_1000      0              3990   1529  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1086/I                                         ClkMux                         0              2153  RISE       1
I__1086/O                                         ClkMux                       309              2461  RISE       1
DUTY_CYCLE0_17_LC_5_7_5/clk                       LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : DUTY_CYCLE0_15_LC_5_7_3/lcout
Path End         : DUTY_CYCLE0_16_LC_5_7_4/in3
Capture Clock    : DUTY_CYCLE0_16_LC_5_7_4/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (PWM_Generator_Verilog|clk:R#1)      0
+ Capture Clock Source Latency                                  0
+ Capture Clock Path Delay                                   2461
- Setup Time                                                    0
----------------------------------------------------------   ---- 
End-of-path required time (ps)                               2461

Launch Clock Arrival Time (PWM_Generator_Verilog|clk:R#1)      0
+ Launch Clock Source Latency                                  0
+ Launch Clock Path Delay                                   2461
+ Clock To Q                                                 540
+ Data Path Delay                                            989
---------------------------------------------------------   ---- 
End-of-path arrival time (ps)                               3990
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1086/I                                         ClkMux                         0              2153  RISE       1
I__1086/O                                         ClkMux                       309              2461  RISE       1
DUTY_CYCLE0_15_LC_5_7_3/clk                       LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
DUTY_CYCLE0_15_LC_5_7_3/lcout     LogicCell40_SEQ_MODE_1000    540              3001   1066  FALL       5
I__1205/I                         LocalMux                       0              3001   1066  FALL       1
I__1205/O                         LocalMux                     309              3310   1066  FALL       1
I__1210/I                         InMux                          0              3310   1066  FALL       1
I__1210/O                         InMux                        217              3527   1066  FALL       1
DUTY_CYCLE0_15_LC_5_7_3/in1       LogicCell40_SEQ_MODE_1000      0              3527   1529  FALL       1
DUTY_CYCLE0_15_LC_5_7_3/carryout  LogicCell40_SEQ_MODE_1000    245              3773   1529  FALL       2
I__902/I                          InMux                          0              3773   1529  FALL       1
I__902/O                          InMux                        217              3990   1529  FALL       1
DUTY_CYCLE0_16_LC_5_7_4/in3       LogicCell40_SEQ_MODE_1000      0              3990   1529  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1086/I                                         ClkMux                         0              2153  RISE       1
I__1086/O                                         ClkMux                       309              2461  RISE       1
DUTY_CYCLE0_16_LC_5_7_4/clk                       LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : DUTY_CYCLE0_14_LC_5_7_2/lcout
Path End         : DUTY_CYCLE0_15_LC_5_7_3/in3
Capture Clock    : DUTY_CYCLE0_15_LC_5_7_3/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (PWM_Generator_Verilog|clk:R#1)      0
+ Capture Clock Source Latency                                  0
+ Capture Clock Path Delay                                   2461
- Setup Time                                                    0
----------------------------------------------------------   ---- 
End-of-path required time (ps)                               2461

Launch Clock Arrival Time (PWM_Generator_Verilog|clk:R#1)      0
+ Launch Clock Source Latency                                  0
+ Launch Clock Path Delay                                   2461
+ Clock To Q                                                 540
+ Data Path Delay                                            989
---------------------------------------------------------   ---- 
End-of-path arrival time (ps)                               3990
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1086/I                                         ClkMux                         0              2153  RISE       1
I__1086/O                                         ClkMux                       309              2461  RISE       1
DUTY_CYCLE0_14_LC_5_7_2/clk                       LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
DUTY_CYCLE0_14_LC_5_7_2/lcout     LogicCell40_SEQ_MODE_1000    540              3001   1066  FALL       5
I__1192/I                         LocalMux                       0              3001   1066  FALL       1
I__1192/O                         LocalMux                     309              3310   1066  FALL       1
I__1197/I                         InMux                          0              3310   1066  FALL       1
I__1197/O                         InMux                        217              3527   1066  FALL       1
DUTY_CYCLE0_14_LC_5_7_2/in1       LogicCell40_SEQ_MODE_1000      0              3527   1529  FALL       1
DUTY_CYCLE0_14_LC_5_7_2/carryout  LogicCell40_SEQ_MODE_1000    245              3773   1529  FALL       2
I__907/I                          InMux                          0              3773   1529  FALL       1
I__907/O                          InMux                        217              3990   1529  FALL       1
DUTY_CYCLE0_15_LC_5_7_3/in3       LogicCell40_SEQ_MODE_1000      0              3990   1529  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1086/I                                         ClkMux                         0              2153  RISE       1
I__1086/O                                         ClkMux                       309              2461  RISE       1
DUTY_CYCLE0_15_LC_5_7_3/clk                       LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : DUTY_CYCLE0_13_LC_5_7_1/lcout
Path End         : DUTY_CYCLE0_14_LC_5_7_2/in3
Capture Clock    : DUTY_CYCLE0_14_LC_5_7_2/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (PWM_Generator_Verilog|clk:R#1)      0
+ Capture Clock Source Latency                                  0
+ Capture Clock Path Delay                                   2461
- Setup Time                                                    0
----------------------------------------------------------   ---- 
End-of-path required time (ps)                               2461

Launch Clock Arrival Time (PWM_Generator_Verilog|clk:R#1)      0
+ Launch Clock Source Latency                                  0
+ Launch Clock Path Delay                                   2461
+ Clock To Q                                                 540
+ Data Path Delay                                            989
---------------------------------------------------------   ---- 
End-of-path arrival time (ps)                               3990
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1086/I                                         ClkMux                         0              2153  RISE       1
I__1086/O                                         ClkMux                       309              2461  RISE       1
DUTY_CYCLE0_13_LC_5_7_1/clk                       LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
DUTY_CYCLE0_13_LC_5_7_1/lcout     LogicCell40_SEQ_MODE_1000    540              3001   1066  FALL       5
I__1217/I                         LocalMux                       0              3001   1066  FALL       1
I__1217/O                         LocalMux                     309              3310   1066  FALL       1
I__1222/I                         InMux                          0              3310   1066  FALL       1
I__1222/O                         InMux                        217              3527   1066  FALL       1
DUTY_CYCLE0_13_LC_5_7_1/in1       LogicCell40_SEQ_MODE_1000      0              3527   1529  FALL       1
DUTY_CYCLE0_13_LC_5_7_1/carryout  LogicCell40_SEQ_MODE_1000    245              3773   1529  FALL       2
I__908/I                          InMux                          0              3773   1529  FALL       1
I__908/O                          InMux                        217              3990   1529  FALL       1
DUTY_CYCLE0_14_LC_5_7_2/in3       LogicCell40_SEQ_MODE_1000      0              3990   1529  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1086/I                                         ClkMux                         0              2153  RISE       1
I__1086/O                                         ClkMux                       309              2461  RISE       1
DUTY_CYCLE0_14_LC_5_7_2/clk                       LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : DUTY_CYCLE0_12_LC_5_7_0/lcout
Path End         : DUTY_CYCLE0_13_LC_5_7_1/in3
Capture Clock    : DUTY_CYCLE0_13_LC_5_7_1/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (PWM_Generator_Verilog|clk:R#1)      0
+ Capture Clock Source Latency                                  0
+ Capture Clock Path Delay                                   2461
- Setup Time                                                    0
----------------------------------------------------------   ---- 
End-of-path required time (ps)                               2461

Launch Clock Arrival Time (PWM_Generator_Verilog|clk:R#1)      0
+ Launch Clock Source Latency                                  0
+ Launch Clock Path Delay                                   2461
+ Clock To Q                                                 540
+ Data Path Delay                                            989
---------------------------------------------------------   ---- 
End-of-path arrival time (ps)                               3990
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1086/I                                         ClkMux                         0              2153  RISE       1
I__1086/O                                         ClkMux                       309              2461  RISE       1
DUTY_CYCLE0_12_LC_5_7_0/clk                       LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
DUTY_CYCLE0_12_LC_5_7_0/lcout     LogicCell40_SEQ_MODE_1000    540              3001   1066  FALL       6
I__1006/I                         LocalMux                       0              3001   1066  FALL       1
I__1006/O                         LocalMux                     309              3310   1066  FALL       1
I__1012/I                         InMux                          0              3310   1066  FALL       1
I__1012/O                         InMux                        217              3527   1066  FALL       1
DUTY_CYCLE0_12_LC_5_7_0/in1       LogicCell40_SEQ_MODE_1000      0              3527   1529  FALL       1
DUTY_CYCLE0_12_LC_5_7_0/carryout  LogicCell40_SEQ_MODE_1000    245              3773   1529  FALL       2
I__856/I                          InMux                          0              3773   1529  FALL       1
I__856/O                          InMux                        217              3990   1529  FALL       1
DUTY_CYCLE0_13_LC_5_7_1/in3       LogicCell40_SEQ_MODE_1000      0              3990   1529  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1086/I                                         ClkMux                         0              2153  RISE       1
I__1086/O                                         ClkMux                       309              2461  RISE       1
DUTY_CYCLE0_13_LC_5_7_1/clk                       LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : DUTY_CYCLE0_9_LC_5_6_5/lcout
Path End         : DUTY_CYCLE0_10_LC_5_6_6/in3
Capture Clock    : DUTY_CYCLE0_10_LC_5_6_6/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (PWM_Generator_Verilog|clk:R#1)      0
+ Capture Clock Source Latency                                  0
+ Capture Clock Path Delay                                   2461
- Setup Time                                                    0
----------------------------------------------------------   ---- 
End-of-path required time (ps)                               2461

Launch Clock Arrival Time (PWM_Generator_Verilog|clk:R#1)      0
+ Launch Clock Source Latency                                  0
+ Launch Clock Path Delay                                   2461
+ Clock To Q                                                 540
+ Data Path Delay                                            989
---------------------------------------------------------   ---- 
End-of-path arrival time (ps)                               3990
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1088/I                                         ClkMux                         0              2153  RISE       1
I__1088/O                                         ClkMux                       309              2461  RISE       1
DUTY_CYCLE0_9_LC_5_6_5/clk                        LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
DUTY_CYCLE0_9_LC_5_6_5/lcout     LogicCell40_SEQ_MODE_1000    540              3001   1066  FALL       6
I__914/I                         LocalMux                       0              3001   1066  FALL       1
I__914/O                         LocalMux                     309              3310   1066  FALL       1
I__920/I                         InMux                          0              3310   1066  FALL       1
I__920/O                         InMux                        217              3527   1066  FALL       1
DUTY_CYCLE0_9_LC_5_6_5/in1       LogicCell40_SEQ_MODE_1000      0              3527   1529  FALL       1
DUTY_CYCLE0_9_LC_5_6_5/carryout  LogicCell40_SEQ_MODE_1000    245              3773   1529  FALL       2
I__865/I                         InMux                          0              3773   1529  FALL       1
I__865/O                         InMux                        217              3990   1529  FALL       1
DUTY_CYCLE0_10_LC_5_6_6/in3      LogicCell40_SEQ_MODE_1000      0              3990   1529  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1088/I                                         ClkMux                         0              2153  RISE       1
I__1088/O                                         ClkMux                       309              2461  RISE       1
DUTY_CYCLE0_10_LC_5_6_6/clk                       LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : DUTY_CYCLE0_8_LC_5_6_4/lcout
Path End         : DUTY_CYCLE0_9_LC_5_6_5/in3
Capture Clock    : DUTY_CYCLE0_9_LC_5_6_5/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (PWM_Generator_Verilog|clk:R#1)      0
+ Capture Clock Source Latency                                  0
+ Capture Clock Path Delay                                   2461
- Setup Time                                                    0
----------------------------------------------------------   ---- 
End-of-path required time (ps)                               2461

Launch Clock Arrival Time (PWM_Generator_Verilog|clk:R#1)      0
+ Launch Clock Source Latency                                  0
+ Launch Clock Path Delay                                   2461
+ Clock To Q                                                 540
+ Data Path Delay                                            989
---------------------------------------------------------   ---- 
End-of-path arrival time (ps)                               3990
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1088/I                                         ClkMux                         0              2153  RISE       1
I__1088/O                                         ClkMux                       309              2461  RISE       1
DUTY_CYCLE0_8_LC_5_6_4/clk                        LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
DUTY_CYCLE0_8_LC_5_6_4/lcout     LogicCell40_SEQ_MODE_1000    540              3001   1066  FALL       5
I__991/I                         LocalMux                       0              3001   1066  FALL       1
I__991/O                         LocalMux                     309              3310   1066  FALL       1
I__996/I                         InMux                          0              3310   1066  FALL       1
I__996/O                         InMux                        217              3527   1066  FALL       1
DUTY_CYCLE0_8_LC_5_6_4/in1       LogicCell40_SEQ_MODE_1000      0              3527   1529  FALL       1
DUTY_CYCLE0_8_LC_5_6_4/carryout  LogicCell40_SEQ_MODE_1000    245              3773   1529  FALL       2
I__868/I                         InMux                          0              3773   1529  FALL       1
I__868/O                         InMux                        217              3990   1529  FALL       1
DUTY_CYCLE0_9_LC_5_6_5/in3       LogicCell40_SEQ_MODE_1000      0              3990   1529  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1088/I                                         ClkMux                         0              2153  RISE       1
I__1088/O                                         ClkMux                       309              2461  RISE       1
DUTY_CYCLE0_9_LC_5_6_5/clk                        LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : DUTY_CYCLE0_5_LC_5_6_1/lcout
Path End         : DUTY_CYCLE0_6_LC_5_6_2/in3
Capture Clock    : DUTY_CYCLE0_6_LC_5_6_2/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (PWM_Generator_Verilog|clk:R#1)      0
+ Capture Clock Source Latency                                  0
+ Capture Clock Path Delay                                   2461
- Setup Time                                                    0
----------------------------------------------------------   ---- 
End-of-path required time (ps)                               2461

Launch Clock Arrival Time (PWM_Generator_Verilog|clk:R#1)      0
+ Launch Clock Source Latency                                  0
+ Launch Clock Path Delay                                   2461
+ Clock To Q                                                 540
+ Data Path Delay                                            989
---------------------------------------------------------   ---- 
End-of-path arrival time (ps)                               3990
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1088/I                                         ClkMux                         0              2153  RISE       1
I__1088/O                                         ClkMux                       309              2461  RISE       1
DUTY_CYCLE0_5_LC_5_6_1/clk                        LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
DUTY_CYCLE0_5_LC_5_6_1/lcout     LogicCell40_SEQ_MODE_1000    540              3001   1066  FALL       5
I__931/I                         LocalMux                       0              3001   1066  FALL       1
I__931/O                         LocalMux                     309              3310   1066  FALL       1
I__936/I                         InMux                          0              3310   1066  FALL       1
I__936/O                         InMux                        217              3527   1066  FALL       1
DUTY_CYCLE0_5_LC_5_6_1/in1       LogicCell40_SEQ_MODE_1000      0              3527   1529  FALL       1
DUTY_CYCLE0_5_LC_5_6_1/carryout  LogicCell40_SEQ_MODE_1000    245              3773   1529  FALL       2
I__878/I                         InMux                          0              3773   1529  FALL       1
I__878/O                         InMux                        217              3990   1529  FALL       1
DUTY_CYCLE0_6_LC_5_6_2/in3       LogicCell40_SEQ_MODE_1000      0              3990   1529  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1088/I                                         ClkMux                         0              2153  RISE       1
I__1088/O                                         ClkMux                       309              2461  RISE       1
DUTY_CYCLE0_6_LC_5_6_2/clk                        LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : DUTY_CYCLE1_15_LC_4_4_3/lcout
Path End         : DUTY_CYCLE1_16_LC_4_4_4/in3
Capture Clock    : DUTY_CYCLE1_16_LC_4_4_4/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (PWM_Generator_Verilog|clk:R#1)      0
+ Capture Clock Source Latency                                  0
+ Capture Clock Path Delay                                   2461
- Setup Time                                                    0
----------------------------------------------------------   ---- 
End-of-path required time (ps)                               2461

Launch Clock Arrival Time (PWM_Generator_Verilog|clk:R#1)      0
+ Launch Clock Source Latency                                  0
+ Launch Clock Path Delay                                   2461
+ Clock To Q                                                 540
+ Data Path Delay                                            989
---------------------------------------------------------   ---- 
End-of-path arrival time (ps)                               3990
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1090/I                                         ClkMux                         0              2153  RISE       1
I__1090/O                                         ClkMux                       309              2461  RISE       1
DUTY_CYCLE1_15_LC_4_4_3/clk                       LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
DUTY_CYCLE1_15_LC_4_4_3/lcout     LogicCell40_SEQ_MODE_1000    540              3001   1066  FALL       5
I__816/I                          LocalMux                       0              3001   1066  FALL       1
I__816/O                          LocalMux                     309              3310   1066  FALL       1
I__820/I                          InMux                          0              3310   1066  FALL       1
I__820/O                          InMux                        217              3527   1066  FALL       1
DUTY_CYCLE1_15_LC_4_4_3/in1       LogicCell40_SEQ_MODE_1000      0              3527   1529  FALL       1
DUTY_CYCLE1_15_LC_4_4_3/carryout  LogicCell40_SEQ_MODE_1000    245              3773   1529  FALL       1
I__520/I                          InMux                          0              3773   1529  FALL       1
I__520/O                          InMux                        217              3990   1529  FALL       1
DUTY_CYCLE1_16_LC_4_4_4/in3       LogicCell40_SEQ_MODE_1000      0              3990   1529  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1090/I                                         ClkMux                         0              2153  RISE       1
I__1090/O                                         ClkMux                       309              2461  RISE       1
DUTY_CYCLE1_16_LC_4_4_4/clk                       LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : DUTY_CYCLE1_13_LC_4_4_1/lcout
Path End         : DUTY_CYCLE1_14_LC_4_4_2/in3
Capture Clock    : DUTY_CYCLE1_14_LC_4_4_2/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (PWM_Generator_Verilog|clk:R#1)      0
+ Capture Clock Source Latency                                  0
+ Capture Clock Path Delay                                   2461
- Setup Time                                                    0
----------------------------------------------------------   ---- 
End-of-path required time (ps)                               2461

Launch Clock Arrival Time (PWM_Generator_Verilog|clk:R#1)      0
+ Launch Clock Source Latency                                  0
+ Launch Clock Path Delay                                   2461
+ Clock To Q                                                 540
+ Data Path Delay                                            989
---------------------------------------------------------   ---- 
End-of-path arrival time (ps)                               3990
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1090/I                                         ClkMux                         0              2153  RISE       1
I__1090/O                                         ClkMux                       309              2461  RISE       1
DUTY_CYCLE1_13_LC_4_4_1/clk                       LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
DUTY_CYCLE1_13_LC_4_4_1/lcout     LogicCell40_SEQ_MODE_1000    540              3001   1066  FALL       5
I__778/I                          LocalMux                       0              3001   1066  FALL       1
I__778/O                          LocalMux                     309              3310   1066  FALL       1
I__782/I                          InMux                          0              3310   1066  FALL       1
I__782/O                          InMux                        217              3527   1066  FALL       1
DUTY_CYCLE1_13_LC_4_4_1/in1       LogicCell40_SEQ_MODE_1000      0              3527   1529  FALL       1
DUTY_CYCLE1_13_LC_4_4_1/carryout  LogicCell40_SEQ_MODE_1000    245              3773   1529  FALL       2
I__522/I                          InMux                          0              3773   1529  FALL       1
I__522/O                          InMux                        217              3990   1529  FALL       1
DUTY_CYCLE1_14_LC_4_4_2/in3       LogicCell40_SEQ_MODE_1000      0              3990   1529  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1090/I                                         ClkMux                         0              2153  RISE       1
I__1090/O                                         ClkMux                       309              2461  RISE       1
DUTY_CYCLE1_14_LC_4_4_2/clk                       LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : DUTY_CYCLE1_12_LC_4_4_0/lcout
Path End         : DUTY_CYCLE1_13_LC_4_4_1/in3
Capture Clock    : DUTY_CYCLE1_13_LC_4_4_1/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (PWM_Generator_Verilog|clk:R#1)      0
+ Capture Clock Source Latency                                  0
+ Capture Clock Path Delay                                   2461
- Setup Time                                                    0
----------------------------------------------------------   ---- 
End-of-path required time (ps)                               2461

Launch Clock Arrival Time (PWM_Generator_Verilog|clk:R#1)      0
+ Launch Clock Source Latency                                  0
+ Launch Clock Path Delay                                   2461
+ Clock To Q                                                 540
+ Data Path Delay                                            989
---------------------------------------------------------   ---- 
End-of-path arrival time (ps)                               3990
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1090/I                                         ClkMux                         0              2153  RISE       1
I__1090/O                                         ClkMux                       309              2461  RISE       1
DUTY_CYCLE1_12_LC_4_4_0/clk                       LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
DUTY_CYCLE1_12_LC_4_4_0/lcout     LogicCell40_SEQ_MODE_1000    540              3001   1066  FALL       6
I__676/I                          LocalMux                       0              3001   1066  FALL       1
I__676/O                          LocalMux                     309              3310   1066  FALL       1
I__681/I                          InMux                          0              3310   1066  FALL       1
I__681/O                          InMux                        217              3527   1066  FALL       1
DUTY_CYCLE1_12_LC_4_4_0/in1       LogicCell40_SEQ_MODE_1000      0              3527   1529  FALL       1
DUTY_CYCLE1_12_LC_4_4_0/carryout  LogicCell40_SEQ_MODE_1000    245              3773   1529  FALL       2
I__523/I                          InMux                          0              3773   1529  FALL       1
I__523/O                          InMux                        217              3990   1529  FALL       1
DUTY_CYCLE1_13_LC_4_4_1/in3       LogicCell40_SEQ_MODE_1000      0              3990   1529  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1090/I                                         ClkMux                         0              2153  RISE       1
I__1090/O                                         ClkMux                       309              2461  RISE       1
DUTY_CYCLE1_13_LC_4_4_1/clk                       LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : DUTY_CYCLE1_10_LC_4_3_6/lcout
Path End         : DUTY_CYCLE1_11_LC_4_3_7/in3
Capture Clock    : DUTY_CYCLE1_11_LC_4_3_7/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (PWM_Generator_Verilog|clk:R#1)      0
+ Capture Clock Source Latency                                  0
+ Capture Clock Path Delay                                   2461
- Setup Time                                                    0
----------------------------------------------------------   ---- 
End-of-path required time (ps)                               2461

Launch Clock Arrival Time (PWM_Generator_Verilog|clk:R#1)      0
+ Launch Clock Source Latency                                  0
+ Launch Clock Path Delay                                   2461
+ Clock To Q                                                 540
+ Data Path Delay                                            989
---------------------------------------------------------   ---- 
End-of-path arrival time (ps)                               3990
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1092/I                                         ClkMux                         0              2153  RISE       1
I__1092/O                                         ClkMux                       309              2461  RISE       1
DUTY_CYCLE1_10_LC_4_3_6/clk                       LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
DUTY_CYCLE1_10_LC_4_3_6/lcout     LogicCell40_SEQ_MODE_1000    540              3001   1066  FALL       7
I__593/I                          LocalMux                       0              3001   1066  FALL       1
I__593/O                          LocalMux                     309              3310   1066  FALL       1
I__599/I                          InMux                          0              3310   1066  FALL       1
I__599/O                          InMux                        217              3527   1066  FALL       1
DUTY_CYCLE1_10_LC_4_3_6/in1       LogicCell40_SEQ_MODE_1000      0              3527   1529  FALL       1
DUTY_CYCLE1_10_LC_4_3_6/carryout  LogicCell40_SEQ_MODE_1000    245              3773   1529  FALL       2
I__529/I                          InMux                          0              3773   1529  FALL       1
I__529/O                          InMux                        217              3990   1529  FALL       1
DUTY_CYCLE1_11_LC_4_3_7/in3       LogicCell40_SEQ_MODE_1000      0              3990   1529  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1092/I                                         ClkMux                         0              2153  RISE       1
I__1092/O                                         ClkMux                       309              2461  RISE       1
DUTY_CYCLE1_11_LC_4_3_7/clk                       LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : DUTY_CYCLE1_9_LC_4_3_5/lcout
Path End         : DUTY_CYCLE1_10_LC_4_3_6/in3
Capture Clock    : DUTY_CYCLE1_10_LC_4_3_6/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (PWM_Generator_Verilog|clk:R#1)      0
+ Capture Clock Source Latency                                  0
+ Capture Clock Path Delay                                   2461
- Setup Time                                                    0
----------------------------------------------------------   ---- 
End-of-path required time (ps)                               2461

Launch Clock Arrival Time (PWM_Generator_Verilog|clk:R#1)      0
+ Launch Clock Source Latency                                  0
+ Launch Clock Path Delay                                   2461
+ Clock To Q                                                 540
+ Data Path Delay                                            989
---------------------------------------------------------   ---- 
End-of-path arrival time (ps)                               3990
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1092/I                                         ClkMux                         0              2153  RISE       1
I__1092/O                                         ClkMux                       309              2461  RISE       1
DUTY_CYCLE1_9_LC_4_3_5/clk                        LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
DUTY_CYCLE1_9_LC_4_3_5/lcout     LogicCell40_SEQ_MODE_1000    540              3001   1066  FALL       5
I__706/I                         LocalMux                       0              3001   1066  FALL       1
I__706/O                         LocalMux                     309              3310   1066  FALL       1
I__710/I                         InMux                          0              3310   1066  FALL       1
I__710/O                         InMux                        217              3527   1066  FALL       1
DUTY_CYCLE1_9_LC_4_3_5/in1       LogicCell40_SEQ_MODE_1000      0              3527   1529  FALL       1
DUTY_CYCLE1_9_LC_4_3_5/carryout  LogicCell40_SEQ_MODE_1000    245              3773   1529  FALL       2
I__534/I                         InMux                          0              3773   1529  FALL       1
I__534/O                         InMux                        217              3990   1529  FALL       1
DUTY_CYCLE1_10_LC_4_3_6/in3      LogicCell40_SEQ_MODE_1000      0              3990   1529  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1092/I                                         ClkMux                         0              2153  RISE       1
I__1092/O                                         ClkMux                       309              2461  RISE       1
DUTY_CYCLE1_10_LC_4_3_6/clk                       LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : DUTY_CYCLE1_8_LC_4_3_4/lcout
Path End         : DUTY_CYCLE1_9_LC_4_3_5/in3
Capture Clock    : DUTY_CYCLE1_9_LC_4_3_5/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (PWM_Generator_Verilog|clk:R#1)      0
+ Capture Clock Source Latency                                  0
+ Capture Clock Path Delay                                   2461
- Setup Time                                                    0
----------------------------------------------------------   ---- 
End-of-path required time (ps)                               2461

Launch Clock Arrival Time (PWM_Generator_Verilog|clk:R#1)      0
+ Launch Clock Source Latency                                  0
+ Launch Clock Path Delay                                   2461
+ Clock To Q                                                 540
+ Data Path Delay                                            989
---------------------------------------------------------   ---- 
End-of-path arrival time (ps)                               3990
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1092/I                                         ClkMux                         0              2153  RISE       1
I__1092/O                                         ClkMux                       309              2461  RISE       1
DUTY_CYCLE1_8_LC_4_3_4/clk                        LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
DUTY_CYCLE1_8_LC_4_3_4/lcout     LogicCell40_SEQ_MODE_1000    540              3001   1066  FALL       5
I__611/I                         LocalMux                       0              3001   1066  FALL       1
I__611/O                         LocalMux                     309              3310   1066  FALL       1
I__616/I                         InMux                          0              3310   1066  FALL       1
I__616/O                         InMux                        217              3527   1066  FALL       1
DUTY_CYCLE1_8_LC_4_3_4/in1       LogicCell40_SEQ_MODE_1000      0              3527   1529  FALL       1
DUTY_CYCLE1_8_LC_4_3_4/carryout  LogicCell40_SEQ_MODE_1000    245              3773   1529  FALL       2
I__539/I                         InMux                          0              3773   1529  FALL       1
I__539/O                         InMux                        217              3990   1529  FALL       1
DUTY_CYCLE1_9_LC_4_3_5/in3       LogicCell40_SEQ_MODE_1000      0              3990   1529  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1092/I                                         ClkMux                         0              2153  RISE       1
I__1092/O                                         ClkMux                       309              2461  RISE       1
DUTY_CYCLE1_9_LC_4_3_5/clk                        LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : DUTY_CYCLE1_7_LC_4_3_3/lcout
Path End         : DUTY_CYCLE1_8_LC_4_3_4/in3
Capture Clock    : DUTY_CYCLE1_8_LC_4_3_4/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (PWM_Generator_Verilog|clk:R#1)      0
+ Capture Clock Source Latency                                  0
+ Capture Clock Path Delay                                   2461
- Setup Time                                                    0
----------------------------------------------------------   ---- 
End-of-path required time (ps)                               2461

Launch Clock Arrival Time (PWM_Generator_Verilog|clk:R#1)      0
+ Launch Clock Source Latency                                  0
+ Launch Clock Path Delay                                   2461
+ Clock To Q                                                 540
+ Data Path Delay                                            989
---------------------------------------------------------   ---- 
End-of-path arrival time (ps)                               3990
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1092/I                                         ClkMux                         0              2153  RISE       1
I__1092/O                                         ClkMux                       309              2461  RISE       1
DUTY_CYCLE1_7_LC_4_3_3/clk                        LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
DUTY_CYCLE1_7_LC_4_3_3/lcout     LogicCell40_SEQ_MODE_1000    540              3001   1066  FALL       4
I__692/I                         LocalMux                       0              3001   1066  FALL       1
I__692/O                         LocalMux                     309              3310   1066  FALL       1
I__696/I                         InMux                          0              3310   1066  FALL       1
I__696/O                         InMux                        217              3527   1066  FALL       1
DUTY_CYCLE1_7_LC_4_3_3/in1       LogicCell40_SEQ_MODE_1000      0              3527   1529  FALL       1
DUTY_CYCLE1_7_LC_4_3_3/carryout  LogicCell40_SEQ_MODE_1000    245              3773   1529  FALL       2
I__483/I                         InMux                          0              3773   1529  FALL       1
I__483/O                         InMux                        217              3990   1529  FALL       1
DUTY_CYCLE1_8_LC_4_3_4/in3       LogicCell40_SEQ_MODE_1000      0              3990   1529  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1092/I                                         ClkMux                         0              2153  RISE       1
I__1092/O                                         ClkMux                       309              2461  RISE       1
DUTY_CYCLE1_8_LC_4_3_4/clk                        LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : DUTY_CYCLE1_6_LC_4_3_2/lcout
Path End         : DUTY_CYCLE1_7_LC_4_3_3/in3
Capture Clock    : DUTY_CYCLE1_7_LC_4_3_3/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (PWM_Generator_Verilog|clk:R#1)      0
+ Capture Clock Source Latency                                  0
+ Capture Clock Path Delay                                   2461
- Setup Time                                                    0
----------------------------------------------------------   ---- 
End-of-path required time (ps)                               2461

Launch Clock Arrival Time (PWM_Generator_Verilog|clk:R#1)      0
+ Launch Clock Source Latency                                  0
+ Launch Clock Path Delay                                   2461
+ Clock To Q                                                 540
+ Data Path Delay                                            989
---------------------------------------------------------   ---- 
End-of-path arrival time (ps)                               3990
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1092/I                                         ClkMux                         0              2153  RISE       1
I__1092/O                                         ClkMux                       309              2461  RISE       1
DUTY_CYCLE1_6_LC_4_3_2/clk                        LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
DUTY_CYCLE1_6_LC_4_3_2/lcout     LogicCell40_SEQ_MODE_1000    540              3001   1066  FALL       5
I__641/I                         LocalMux                       0              3001   1066  FALL       1
I__641/O                         LocalMux                     309              3310   1066  FALL       1
I__645/I                         InMux                          0              3310   1066  FALL       1
I__645/O                         InMux                        217              3527   1066  FALL       1
DUTY_CYCLE1_6_LC_4_3_2/in1       LogicCell40_SEQ_MODE_1000      0              3527   1529  FALL       1
DUTY_CYCLE1_6_LC_4_3_2/carryout  LogicCell40_SEQ_MODE_1000    245              3773   1529  FALL       2
I__488/I                         InMux                          0              3773   1529  FALL       1
I__488/O                         InMux                        217              3990   1529  FALL       1
DUTY_CYCLE1_7_LC_4_3_3/in3       LogicCell40_SEQ_MODE_1000      0              3990   1529  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1092/I                                         ClkMux                         0              2153  RISE       1
I__1092/O                                         ClkMux                       309              2461  RISE       1
DUTY_CYCLE1_7_LC_4_3_3/clk                        LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : DUTY_CYCLE1_5_LC_4_3_1/lcout
Path End         : DUTY_CYCLE1_6_LC_4_3_2/in3
Capture Clock    : DUTY_CYCLE1_6_LC_4_3_2/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (PWM_Generator_Verilog|clk:R#1)      0
+ Capture Clock Source Latency                                  0
+ Capture Clock Path Delay                                   2461
- Setup Time                                                    0
----------------------------------------------------------   ---- 
End-of-path required time (ps)                               2461

Launch Clock Arrival Time (PWM_Generator_Verilog|clk:R#1)      0
+ Launch Clock Source Latency                                  0
+ Launch Clock Path Delay                                   2461
+ Clock To Q                                                 540
+ Data Path Delay                                            989
---------------------------------------------------------   ---- 
End-of-path arrival time (ps)                               3990
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1092/I                                         ClkMux                         0              2153  RISE       1
I__1092/O                                         ClkMux                       309              2461  RISE       1
DUTY_CYCLE1_5_LC_4_3_1/clk                        LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
DUTY_CYCLE1_5_LC_4_3_1/lcout     LogicCell40_SEQ_MODE_1000    540              3001   1066  FALL       5
I__627/I                         LocalMux                       0              3001   1066  FALL       1
I__627/O                         LocalMux                     309              3310   1066  FALL       1
I__631/I                         InMux                          0              3310   1066  FALL       1
I__631/O                         InMux                        217              3527   1066  FALL       1
DUTY_CYCLE1_5_LC_4_3_1/in1       LogicCell40_SEQ_MODE_1000      0              3527   1529  FALL       1
DUTY_CYCLE1_5_LC_4_3_1/carryout  LogicCell40_SEQ_MODE_1000    245              3773   1529  FALL       2
I__489/I                         InMux                          0              3773   1529  FALL       1
I__489/O                         InMux                        217              3990   1529  FALL       1
DUTY_CYCLE1_6_LC_4_3_2/in3       LogicCell40_SEQ_MODE_1000      0              3990   1529  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1092/I                                         ClkMux                         0              2153  RISE       1
I__1092/O                                         ClkMux                       309              2461  RISE       1
DUTY_CYCLE1_6_LC_4_3_2/clk                        LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_PWM0_15_LC_1_8_6/lcout
Path End         : counter_PWM0_16_LC_1_8_7/in3
Capture Clock    : counter_PWM0_16_LC_1_8_7/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (PWM_Generator_Verilog|clk:R#1)      0
+ Capture Clock Source Latency                                  0
+ Capture Clock Path Delay                                   2461
- Setup Time                                                    0
----------------------------------------------------------   ---- 
End-of-path required time (ps)                               2461

Launch Clock Arrival Time (PWM_Generator_Verilog|clk:R#1)      0
+ Launch Clock Source Latency                                  0
+ Launch Clock Path Delay                                   2461
+ Clock To Q                                                 540
+ Data Path Delay                                            989
---------------------------------------------------------   ---- 
End-of-path arrival time (ps)                               3990
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1081/I                                         ClkMux                         0              2153  RISE       1
I__1081/O                                         ClkMux                       309              2461  RISE       1
counter_PWM0_15_LC_1_8_6/clk                      LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_PWM0_15_LC_1_8_6/lcout     LogicCell40_SEQ_MODE_1000    540              3001   1066  FALL       3
I__424/I                           LocalMux                       0              3001   1066  FALL       1
I__424/O                           LocalMux                     309              3310   1066  FALL       1
I__427/I                           InMux                          0              3310   1066  FALL       1
I__427/O                           InMux                        217              3527   1066  FALL       1
counter_PWM0_15_LC_1_8_6/in1       LogicCell40_SEQ_MODE_1000      0              3527   1529  FALL       1
counter_PWM0_15_LC_1_8_6/carryout  LogicCell40_SEQ_MODE_1000    245              3773   1529  FALL       2
I__260/I                           InMux                          0              3773   1529  FALL       1
I__260/O                           InMux                        217              3990   1529  FALL       1
counter_PWM0_16_LC_1_8_7/in3       LogicCell40_SEQ_MODE_1000      0              3990   1529  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1081/I                                         ClkMux                         0              2153  RISE       1
I__1081/O                                         ClkMux                       309              2461  RISE       1
counter_PWM0_16_LC_1_8_7/clk                      LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_PWM0_14_LC_1_8_5/lcout
Path End         : counter_PWM0_15_LC_1_8_6/in3
Capture Clock    : counter_PWM0_15_LC_1_8_6/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (PWM_Generator_Verilog|clk:R#1)      0
+ Capture Clock Source Latency                                  0
+ Capture Clock Path Delay                                   2461
- Setup Time                                                    0
----------------------------------------------------------   ---- 
End-of-path required time (ps)                               2461

Launch Clock Arrival Time (PWM_Generator_Verilog|clk:R#1)      0
+ Launch Clock Source Latency                                  0
+ Launch Clock Path Delay                                   2461
+ Clock To Q                                                 540
+ Data Path Delay                                            989
---------------------------------------------------------   ---- 
End-of-path arrival time (ps)                               3990
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1081/I                                         ClkMux                         0              2153  RISE       1
I__1081/O                                         ClkMux                       309              2461  RISE       1
counter_PWM0_14_LC_1_8_5/clk                      LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_PWM0_14_LC_1_8_5/lcout     LogicCell40_SEQ_MODE_1000    540              3001   1066  FALL       3
I__433/I                           LocalMux                       0              3001   1066  FALL       1
I__433/O                           LocalMux                     309              3310   1066  FALL       1
I__436/I                           InMux                          0              3310   1066  FALL       1
I__436/O                           InMux                        217              3527   1066  FALL       1
counter_PWM0_14_LC_1_8_5/in1       LogicCell40_SEQ_MODE_1000      0              3527   1529  FALL       1
counter_PWM0_14_LC_1_8_5/carryout  LogicCell40_SEQ_MODE_1000    245              3773   1529  FALL       2
I__261/I                           InMux                          0              3773   1529  FALL       1
I__261/O                           InMux                        217              3990   1529  FALL       1
counter_PWM0_15_LC_1_8_6/in3       LogicCell40_SEQ_MODE_1000      0              3990   1529  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1081/I                                         ClkMux                         0              2153  RISE       1
I__1081/O                                         ClkMux                       309              2461  RISE       1
counter_PWM0_15_LC_1_8_6/clk                      LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_PWM0_13_LC_1_8_4/lcout
Path End         : counter_PWM0_14_LC_1_8_5/in3
Capture Clock    : counter_PWM0_14_LC_1_8_5/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (PWM_Generator_Verilog|clk:R#1)      0
+ Capture Clock Source Latency                                  0
+ Capture Clock Path Delay                                   2461
- Setup Time                                                    0
----------------------------------------------------------   ---- 
End-of-path required time (ps)                               2461

Launch Clock Arrival Time (PWM_Generator_Verilog|clk:R#1)      0
+ Launch Clock Source Latency                                  0
+ Launch Clock Path Delay                                   2461
+ Clock To Q                                                 540
+ Data Path Delay                                            989
---------------------------------------------------------   ---- 
End-of-path arrival time (ps)                               3990
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1081/I                                         ClkMux                         0              2153  RISE       1
I__1081/O                                         ClkMux                       309              2461  RISE       1
counter_PWM0_13_LC_1_8_4/clk                      LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_PWM0_13_LC_1_8_4/lcout     LogicCell40_SEQ_MODE_1000    540              3001   1066  FALL       3
I__442/I                           LocalMux                       0              3001   1066  FALL       1
I__442/O                           LocalMux                     309              3310   1066  FALL       1
I__445/I                           InMux                          0              3310   1066  FALL       1
I__445/O                           InMux                        217              3527   1066  FALL       1
counter_PWM0_13_LC_1_8_4/in1       LogicCell40_SEQ_MODE_1000      0              3527   1529  FALL       1
counter_PWM0_13_LC_1_8_4/carryout  LogicCell40_SEQ_MODE_1000    245              3773   1529  FALL       2
I__262/I                           InMux                          0              3773   1529  FALL       1
I__262/O                           InMux                        217              3990   1529  FALL       1
counter_PWM0_14_LC_1_8_5/in3       LogicCell40_SEQ_MODE_1000      0              3990   1529  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1081/I                                         ClkMux                         0              2153  RISE       1
I__1081/O                                         ClkMux                       309              2461  RISE       1
counter_PWM0_14_LC_1_8_5/clk                      LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_PWM0_12_LC_1_8_3/lcout
Path End         : counter_PWM0_13_LC_1_8_4/in3
Capture Clock    : counter_PWM0_13_LC_1_8_4/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (PWM_Generator_Verilog|clk:R#1)      0
+ Capture Clock Source Latency                                  0
+ Capture Clock Path Delay                                   2461
- Setup Time                                                    0
----------------------------------------------------------   ---- 
End-of-path required time (ps)                               2461

Launch Clock Arrival Time (PWM_Generator_Verilog|clk:R#1)      0
+ Launch Clock Source Latency                                  0
+ Launch Clock Path Delay                                   2461
+ Clock To Q                                                 540
+ Data Path Delay                                            989
---------------------------------------------------------   ---- 
End-of-path arrival time (ps)                               3990
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1081/I                                         ClkMux                         0              2153  RISE       1
I__1081/O                                         ClkMux                       309              2461  RISE       1
counter_PWM0_12_LC_1_8_3/clk                      LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_PWM0_12_LC_1_8_3/lcout     LogicCell40_SEQ_MODE_1000    540              3001   1066  FALL       3
I__451/I                           LocalMux                       0              3001   1066  FALL       1
I__451/O                           LocalMux                     309              3310   1066  FALL       1
I__454/I                           InMux                          0              3310   1066  FALL       1
I__454/O                           InMux                        217              3527   1066  FALL       1
counter_PWM0_12_LC_1_8_3/in1       LogicCell40_SEQ_MODE_1000      0              3527   1529  FALL       1
counter_PWM0_12_LC_1_8_3/carryout  LogicCell40_SEQ_MODE_1000    245              3773   1529  FALL       2
I__263/I                           InMux                          0              3773   1529  FALL       1
I__263/O                           InMux                        217              3990   1529  FALL       1
counter_PWM0_13_LC_1_8_4/in3       LogicCell40_SEQ_MODE_1000      0              3990   1529  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1081/I                                         ClkMux                         0              2153  RISE       1
I__1081/O                                         ClkMux                       309              2461  RISE       1
counter_PWM0_13_LC_1_8_4/clk                      LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_PWM0_11_LC_1_8_2/lcout
Path End         : counter_PWM0_12_LC_1_8_3/in3
Capture Clock    : counter_PWM0_12_LC_1_8_3/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (PWM_Generator_Verilog|clk:R#1)      0
+ Capture Clock Source Latency                                  0
+ Capture Clock Path Delay                                   2461
- Setup Time                                                    0
----------------------------------------------------------   ---- 
End-of-path required time (ps)                               2461

Launch Clock Arrival Time (PWM_Generator_Verilog|clk:R#1)      0
+ Launch Clock Source Latency                                  0
+ Launch Clock Path Delay                                   2461
+ Clock To Q                                                 540
+ Data Path Delay                                            989
---------------------------------------------------------   ---- 
End-of-path arrival time (ps)                               3990
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1081/I                                         ClkMux                         0              2153  RISE       1
I__1081/O                                         ClkMux                       309              2461  RISE       1
counter_PWM0_11_LC_1_8_2/clk                      LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_PWM0_11_LC_1_8_2/lcout     LogicCell40_SEQ_MODE_1000    540              3001   1066  FALL       3
I__461/I                           LocalMux                       0              3001   1066  FALL       1
I__461/O                           LocalMux                     309              3310   1066  FALL       1
I__464/I                           InMux                          0              3310   1066  FALL       1
I__464/O                           InMux                        217              3527   1066  FALL       1
counter_PWM0_11_LC_1_8_2/in1       LogicCell40_SEQ_MODE_1000      0              3527   1529  FALL       1
counter_PWM0_11_LC_1_8_2/carryout  LogicCell40_SEQ_MODE_1000    245              3773   1529  FALL       2
I__264/I                           InMux                          0              3773   1529  FALL       1
I__264/O                           InMux                        217              3990   1529  FALL       1
counter_PWM0_12_LC_1_8_3/in3       LogicCell40_SEQ_MODE_1000      0              3990   1529  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1081/I                                         ClkMux                         0              2153  RISE       1
I__1081/O                                         ClkMux                       309              2461  RISE       1
counter_PWM0_12_LC_1_8_3/clk                      LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_PWM0_10_LC_1_8_1/lcout
Path End         : counter_PWM0_11_LC_1_8_2/in3
Capture Clock    : counter_PWM0_11_LC_1_8_2/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (PWM_Generator_Verilog|clk:R#1)      0
+ Capture Clock Source Latency                                  0
+ Capture Clock Path Delay                                   2461
- Setup Time                                                    0
----------------------------------------------------------   ---- 
End-of-path required time (ps)                               2461

Launch Clock Arrival Time (PWM_Generator_Verilog|clk:R#1)      0
+ Launch Clock Source Latency                                  0
+ Launch Clock Path Delay                                   2461
+ Clock To Q                                                 540
+ Data Path Delay                                            989
---------------------------------------------------------   ---- 
End-of-path arrival time (ps)                               3990
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1081/I                                         ClkMux                         0              2153  RISE       1
I__1081/O                                         ClkMux                       309              2461  RISE       1
counter_PWM0_10_LC_1_8_1/clk                      LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_PWM0_10_LC_1_8_1/lcout     LogicCell40_SEQ_MODE_1000    540              3001   1066  FALL       3
I__469/I                           LocalMux                       0              3001   1066  FALL       1
I__469/O                           LocalMux                     309              3310   1066  FALL       1
I__472/I                           InMux                          0              3310   1066  FALL       1
I__472/O                           InMux                        217              3527   1066  FALL       1
counter_PWM0_10_LC_1_8_1/in1       LogicCell40_SEQ_MODE_1000      0              3527   1529  FALL       1
counter_PWM0_10_LC_1_8_1/carryout  LogicCell40_SEQ_MODE_1000    245              3773   1529  FALL       2
I__230/I                           InMux                          0              3773   1529  FALL       1
I__230/O                           InMux                        217              3990   1529  FALL       1
counter_PWM0_11_LC_1_8_2/in3       LogicCell40_SEQ_MODE_1000      0              3990   1529  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1081/I                                         ClkMux                         0              2153  RISE       1
I__1081/O                                         ClkMux                       309              2461  RISE       1
counter_PWM0_11_LC_1_8_2/clk                      LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_PWM0_9_LC_1_8_0/lcout
Path End         : counter_PWM0_10_LC_1_8_1/in3
Capture Clock    : counter_PWM0_10_LC_1_8_1/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (PWM_Generator_Verilog|clk:R#1)      0
+ Capture Clock Source Latency                                  0
+ Capture Clock Path Delay                                   2461
- Setup Time                                                    0
----------------------------------------------------------   ---- 
End-of-path required time (ps)                               2461

Launch Clock Arrival Time (PWM_Generator_Verilog|clk:R#1)      0
+ Launch Clock Source Latency                                  0
+ Launch Clock Path Delay                                   2461
+ Clock To Q                                                 540
+ Data Path Delay                                            989
---------------------------------------------------------   ---- 
End-of-path arrival time (ps)                               3990
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1081/I                                         ClkMux                         0              2153  RISE       1
I__1081/O                                         ClkMux                       309              2461  RISE       1
counter_PWM0_9_LC_1_8_0/clk                       LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_PWM0_9_LC_1_8_0/lcout     LogicCell40_SEQ_MODE_1000    540              3001   1066  FALL       3
I__478/I                          LocalMux                       0              3001   1066  FALL       1
I__478/O                          LocalMux                     309              3310   1066  FALL       1
I__481/I                          InMux                          0              3310   1066  FALL       1
I__481/O                          InMux                        217              3527   1066  FALL       1
counter_PWM0_9_LC_1_8_0/in1       LogicCell40_SEQ_MODE_1000      0              3527   1529  FALL       1
counter_PWM0_9_LC_1_8_0/carryout  LogicCell40_SEQ_MODE_1000    245              3773   1529  FALL       2
I__231/I                          InMux                          0              3773   1529  FALL       1
I__231/O                          InMux                        217              3990   1529  FALL       1
counter_PWM0_10_LC_1_8_1/in3      LogicCell40_SEQ_MODE_1000      0              3990   1529  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1081/I                                         ClkMux                         0              2153  RISE       1
I__1081/O                                         ClkMux                       309              2461  RISE       1
counter_PWM0_10_LC_1_8_1/clk                      LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_PWM0_7_LC_1_7_6/lcout
Path End         : counter_PWM0_8_LC_1_7_7/in3
Capture Clock    : counter_PWM0_8_LC_1_7_7/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (PWM_Generator_Verilog|clk:R#1)      0
+ Capture Clock Source Latency                                  0
+ Capture Clock Path Delay                                   2461
- Setup Time                                                    0
----------------------------------------------------------   ---- 
End-of-path required time (ps)                               2461

Launch Clock Arrival Time (PWM_Generator_Verilog|clk:R#1)      0
+ Launch Clock Source Latency                                  0
+ Launch Clock Path Delay                                   2461
+ Clock To Q                                                 540
+ Data Path Delay                                            989
---------------------------------------------------------   ---- 
End-of-path arrival time (ps)                               3990
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1082/I                                         ClkMux                         0              2153  RISE       1
I__1082/O                                         ClkMux                       309              2461  RISE       1
counter_PWM0_7_LC_1_7_6/clk                       LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_PWM0_7_LC_1_7_6/lcout     LogicCell40_SEQ_MODE_1000    540              3001   1066  FALL       3
I__377/I                          LocalMux                       0              3001   1066  FALL       1
I__377/O                          LocalMux                     309              3310   1066  FALL       1
I__380/I                          InMux                          0              3310   1066  FALL       1
I__380/O                          InMux                        217              3527   1066  FALL       1
counter_PWM0_7_LC_1_7_6/in1       LogicCell40_SEQ_MODE_1000      0              3527   1529  FALL       1
counter_PWM0_7_LC_1_7_6/carryout  LogicCell40_SEQ_MODE_1000    245              3773   1529  FALL       2
I__233/I                          InMux                          0              3773   1529  FALL       1
I__233/O                          InMux                        217              3990   1529  FALL       1
counter_PWM0_8_LC_1_7_7/in3       LogicCell40_SEQ_MODE_1000      0              3990   1529  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1082/I                                         ClkMux                         0              2153  RISE       1
I__1082/O                                         ClkMux                       309              2461  RISE       1
counter_PWM0_8_LC_1_7_7/clk                       LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 105 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_PWM0_6_LC_1_7_5/lcout
Path End         : counter_PWM0_7_LC_1_7_6/in3
Capture Clock    : counter_PWM0_7_LC_1_7_6/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (PWM_Generator_Verilog|clk:R#1)      0
+ Capture Clock Source Latency                                  0
+ Capture Clock Path Delay                                   2461
- Setup Time                                                    0
----------------------------------------------------------   ---- 
End-of-path required time (ps)                               2461

Launch Clock Arrival Time (PWM_Generator_Verilog|clk:R#1)      0
+ Launch Clock Source Latency                                  0
+ Launch Clock Path Delay                                   2461
+ Clock To Q                                                 540
+ Data Path Delay                                            989
---------------------------------------------------------   ---- 
End-of-path arrival time (ps)                               3990
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1082/I                                         ClkMux                         0              2153  RISE       1
I__1082/O                                         ClkMux                       309              2461  RISE       1
counter_PWM0_6_LC_1_7_5/clk                       LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_PWM0_6_LC_1_7_5/lcout     LogicCell40_SEQ_MODE_1000    540              3001   1066  FALL       2
I__385/I                          LocalMux                       0              3001   1066  FALL       1
I__385/O                          LocalMux                     309              3310   1066  FALL       1
I__387/I                          InMux                          0              3310   1066  FALL       1
I__387/O                          InMux                        217              3527   1066  FALL       1
counter_PWM0_6_LC_1_7_5/in1       LogicCell40_SEQ_MODE_1000      0              3527   1529  FALL       1
counter_PWM0_6_LC_1_7_5/carryout  LogicCell40_SEQ_MODE_1000    245              3773   1529  FALL       2
I__234/I                          InMux                          0              3773   1529  FALL       1
I__234/O                          InMux                        217              3990   1529  FALL       1
counter_PWM0_7_LC_1_7_6/in3       LogicCell40_SEQ_MODE_1000      0              3990   1529  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1082/I                                         ClkMux                         0              2153  RISE       1
I__1082/O                                         ClkMux                       309              2461  RISE       1
counter_PWM0_7_LC_1_7_6/clk                       LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 106 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_PWM0_5_LC_1_7_4/lcout
Path End         : counter_PWM0_6_LC_1_7_5/in3
Capture Clock    : counter_PWM0_6_LC_1_7_5/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (PWM_Generator_Verilog|clk:R#1)      0
+ Capture Clock Source Latency                                  0
+ Capture Clock Path Delay                                   2461
- Setup Time                                                    0
----------------------------------------------------------   ---- 
End-of-path required time (ps)                               2461

Launch Clock Arrival Time (PWM_Generator_Verilog|clk:R#1)      0
+ Launch Clock Source Latency                                  0
+ Launch Clock Path Delay                                   2461
+ Clock To Q                                                 540
+ Data Path Delay                                            989
---------------------------------------------------------   ---- 
End-of-path arrival time (ps)                               3990
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1082/I                                         ClkMux                         0              2153  RISE       1
I__1082/O                                         ClkMux                       309              2461  RISE       1
counter_PWM0_5_LC_1_7_4/clk                       LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_PWM0_5_LC_1_7_4/lcout     LogicCell40_SEQ_MODE_1000    540              3001   1066  FALL       2
I__392/I                          LocalMux                       0              3001   1066  FALL       1
I__392/O                          LocalMux                     309              3310   1066  FALL       1
I__394/I                          InMux                          0              3310   1066  FALL       1
I__394/O                          InMux                        217              3527   1066  FALL       1
counter_PWM0_5_LC_1_7_4/in1       LogicCell40_SEQ_MODE_1000      0              3527   1529  FALL       1
counter_PWM0_5_LC_1_7_4/carryout  LogicCell40_SEQ_MODE_1000    245              3773   1529  FALL       2
I__235/I                          InMux                          0              3773   1529  FALL       1
I__235/O                          InMux                        217              3990   1529  FALL       1
counter_PWM0_6_LC_1_7_5/in3       LogicCell40_SEQ_MODE_1000      0              3990   1529  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1082/I                                         ClkMux                         0              2153  RISE       1
I__1082/O                                         ClkMux                       309              2461  RISE       1
counter_PWM0_6_LC_1_7_5/clk                       LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 107 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_PWM0_4_LC_1_7_3/lcout
Path End         : counter_PWM0_5_LC_1_7_4/in3
Capture Clock    : counter_PWM0_5_LC_1_7_4/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (PWM_Generator_Verilog|clk:R#1)      0
+ Capture Clock Source Latency                                  0
+ Capture Clock Path Delay                                   2461
- Setup Time                                                    0
----------------------------------------------------------   ---- 
End-of-path required time (ps)                               2461

Launch Clock Arrival Time (PWM_Generator_Verilog|clk:R#1)      0
+ Launch Clock Source Latency                                  0
+ Launch Clock Path Delay                                   2461
+ Clock To Q                                                 540
+ Data Path Delay                                            989
---------------------------------------------------------   ---- 
End-of-path arrival time (ps)                               3990
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1082/I                                         ClkMux                         0              2153  RISE       1
I__1082/O                                         ClkMux                       309              2461  RISE       1
counter_PWM0_4_LC_1_7_3/clk                       LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_PWM0_4_LC_1_7_3/lcout     LogicCell40_SEQ_MODE_1000    540              3001   1066  FALL       2
I__399/I                          LocalMux                       0              3001   1066  FALL       1
I__399/O                          LocalMux                     309              3310   1066  FALL       1
I__401/I                          InMux                          0              3310   1066  FALL       1
I__401/O                          InMux                        217              3527   1066  FALL       1
counter_PWM0_4_LC_1_7_3/in1       LogicCell40_SEQ_MODE_1000      0              3527   1529  FALL       1
counter_PWM0_4_LC_1_7_3/carryout  LogicCell40_SEQ_MODE_1000    245              3773   1529  FALL       2
I__236/I                          InMux                          0              3773   1529  FALL       1
I__236/O                          InMux                        217              3990   1529  FALL       1
counter_PWM0_5_LC_1_7_4/in3       LogicCell40_SEQ_MODE_1000      0              3990   1529  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1082/I                                         ClkMux                         0              2153  RISE       1
I__1082/O                                         ClkMux                       309              2461  RISE       1
counter_PWM0_5_LC_1_7_4/clk                       LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 108 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_PWM0_3_LC_1_7_2/lcout
Path End         : counter_PWM0_4_LC_1_7_3/in3
Capture Clock    : counter_PWM0_4_LC_1_7_3/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (PWM_Generator_Verilog|clk:R#1)      0
+ Capture Clock Source Latency                                  0
+ Capture Clock Path Delay                                   2461
- Setup Time                                                    0
----------------------------------------------------------   ---- 
End-of-path required time (ps)                               2461

Launch Clock Arrival Time (PWM_Generator_Verilog|clk:R#1)      0
+ Launch Clock Source Latency                                  0
+ Launch Clock Path Delay                                   2461
+ Clock To Q                                                 540
+ Data Path Delay                                            989
---------------------------------------------------------   ---- 
End-of-path arrival time (ps)                               3990
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1082/I                                         ClkMux                         0              2153  RISE       1
I__1082/O                                         ClkMux                       309              2461  RISE       1
counter_PWM0_3_LC_1_7_2/clk                       LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_PWM0_3_LC_1_7_2/lcout     LogicCell40_SEQ_MODE_1000    540              3001   1066  FALL       1
I__239/I                          LocalMux                       0              3001   1066  FALL       1
I__239/O                          LocalMux                     309              3310   1066  FALL       1
I__240/I                          InMux                          0              3310   1066  FALL       1
I__240/O                          InMux                        217              3527   1066  FALL       1
counter_PWM0_3_LC_1_7_2/in1       LogicCell40_SEQ_MODE_1000      0              3527   1529  FALL       1
counter_PWM0_3_LC_1_7_2/carryout  LogicCell40_SEQ_MODE_1000    245              3773   1529  FALL       2
I__237/I                          InMux                          0              3773   1529  FALL       1
I__237/O                          InMux                        217              3990   1529  FALL       1
counter_PWM0_4_LC_1_7_3/in3       LogicCell40_SEQ_MODE_1000      0              3990   1529  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1082/I                                         ClkMux                         0              2153  RISE       1
I__1082/O                                         ClkMux                       309              2461  RISE       1
counter_PWM0_4_LC_1_7_3/clk                       LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 109 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_PWM1_14_LC_1_2_6/lcout
Path End         : counter_PWM1_15_LC_1_2_7/in3
Capture Clock    : counter_PWM1_15_LC_1_2_7/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (PWM_Generator_Verilog|clk:R#1)      0
+ Capture Clock Source Latency                                  0
+ Capture Clock Path Delay                                   2461
- Setup Time                                                    0
----------------------------------------------------------   ---- 
End-of-path required time (ps)                               2461

Launch Clock Arrival Time (PWM_Generator_Verilog|clk:R#1)      0
+ Launch Clock Source Latency                                  0
+ Launch Clock Path Delay                                   2461
+ Clock To Q                                                 540
+ Data Path Delay                                            989
---------------------------------------------------------   ---- 
End-of-path arrival time (ps)                               3990
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1087/I                                         ClkMux                         0              2153  RISE       1
I__1087/O                                         ClkMux                       309              2461  RISE       1
counter_PWM1_14_LC_1_2_6/clk                      LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_PWM1_14_LC_1_2_6/lcout     LogicCell40_SEQ_MODE_1000    540              3001   1066  FALL       2
I__334/I                           LocalMux                       0              3001   1066  FALL       1
I__334/O                           LocalMux                     309              3310   1066  FALL       1
I__336/I                           InMux                          0              3310   1066  FALL       1
I__336/O                           InMux                        217              3527   1066  FALL       1
counter_PWM1_14_LC_1_2_6/in1       LogicCell40_SEQ_MODE_1000      0              3527   1529  FALL       1
counter_PWM1_14_LC_1_2_6/carryout  LogicCell40_SEQ_MODE_1000    245              3773   1529  FALL       2
I__226/I                           InMux                          0              3773   1529  FALL       1
I__226/O                           InMux                        217              3990   1529  FALL       1
counter_PWM1_15_LC_1_2_7/in3       LogicCell40_SEQ_MODE_1000      0              3990   1529  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1087/I                                         ClkMux                         0              2153  RISE       1
I__1087/O                                         ClkMux                       309              2461  RISE       1
counter_PWM1_15_LC_1_2_7/clk                      LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 110 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_PWM1_13_LC_1_2_5/lcout
Path End         : counter_PWM1_14_LC_1_2_6/in3
Capture Clock    : counter_PWM1_14_LC_1_2_6/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (PWM_Generator_Verilog|clk:R#1)      0
+ Capture Clock Source Latency                                  0
+ Capture Clock Path Delay                                   2461
- Setup Time                                                    0
----------------------------------------------------------   ---- 
End-of-path required time (ps)                               2461

Launch Clock Arrival Time (PWM_Generator_Verilog|clk:R#1)      0
+ Launch Clock Source Latency                                  0
+ Launch Clock Path Delay                                   2461
+ Clock To Q                                                 540
+ Data Path Delay                                            989
---------------------------------------------------------   ---- 
End-of-path arrival time (ps)                               3990
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1087/I                                         ClkMux                         0              2153  RISE       1
I__1087/O                                         ClkMux                       309              2461  RISE       1
counter_PWM1_13_LC_1_2_5/clk                      LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_PWM1_13_LC_1_2_5/lcout     LogicCell40_SEQ_MODE_1000    540              3001   1066  FALL       2
I__267/I                           LocalMux                       0              3001   1066  FALL       1
I__267/O                           LocalMux                     309              3310   1066  FALL       1
I__269/I                           InMux                          0              3310   1066  FALL       1
I__269/O                           InMux                        217              3527   1066  FALL       1
counter_PWM1_13_LC_1_2_5/in1       LogicCell40_SEQ_MODE_1000      0              3527   1529  FALL       1
counter_PWM1_13_LC_1_2_5/carryout  LogicCell40_SEQ_MODE_1000    245              3773   1529  FALL       2
I__227/I                           InMux                          0              3773   1529  FALL       1
I__227/O                           InMux                        217              3990   1529  FALL       1
counter_PWM1_14_LC_1_2_6/in3       LogicCell40_SEQ_MODE_1000      0              3990   1529  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1087/I                                         ClkMux                         0              2153  RISE       1
I__1087/O                                         ClkMux                       309              2461  RISE       1
counter_PWM1_14_LC_1_2_6/clk                      LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 111 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_PWM1_12_LC_1_2_4/lcout
Path End         : counter_PWM1_13_LC_1_2_5/in3
Capture Clock    : counter_PWM1_13_LC_1_2_5/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (PWM_Generator_Verilog|clk:R#1)      0
+ Capture Clock Source Latency                                  0
+ Capture Clock Path Delay                                   2461
- Setup Time                                                    0
----------------------------------------------------------   ---- 
End-of-path required time (ps)                               2461

Launch Clock Arrival Time (PWM_Generator_Verilog|clk:R#1)      0
+ Launch Clock Source Latency                                  0
+ Launch Clock Path Delay                                   2461
+ Clock To Q                                                 540
+ Data Path Delay                                            989
---------------------------------------------------------   ---- 
End-of-path arrival time (ps)                               3990
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1087/I                                         ClkMux                         0              2153  RISE       1
I__1087/O                                         ClkMux                       309              2461  RISE       1
counter_PWM1_12_LC_1_2_4/clk                      LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_PWM1_12_LC_1_2_4/lcout     LogicCell40_SEQ_MODE_1000    540              3001   1066  FALL       2
I__273/I                           LocalMux                       0              3001   1066  FALL       1
I__273/O                           LocalMux                     309              3310   1066  FALL       1
I__275/I                           InMux                          0              3310   1066  FALL       1
I__275/O                           InMux                        217              3527   1066  FALL       1
counter_PWM1_12_LC_1_2_4/in1       LogicCell40_SEQ_MODE_1000      0              3527   1529  FALL       1
counter_PWM1_12_LC_1_2_4/carryout  LogicCell40_SEQ_MODE_1000    245              3773   1529  FALL       2
I__228/I                           InMux                          0              3773   1529  FALL       1
I__228/O                           InMux                        217              3990   1529  FALL       1
counter_PWM1_13_LC_1_2_5/in3       LogicCell40_SEQ_MODE_1000      0              3990   1529  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1087/I                                         ClkMux                         0              2153  RISE       1
I__1087/O                                         ClkMux                       309              2461  RISE       1
counter_PWM1_13_LC_1_2_5/clk                      LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 112 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_PWM1_11_LC_1_2_3/lcout
Path End         : counter_PWM1_12_LC_1_2_4/in3
Capture Clock    : counter_PWM1_12_LC_1_2_4/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (PWM_Generator_Verilog|clk:R#1)      0
+ Capture Clock Source Latency                                  0
+ Capture Clock Path Delay                                   2461
- Setup Time                                                    0
----------------------------------------------------------   ---- 
End-of-path required time (ps)                               2461

Launch Clock Arrival Time (PWM_Generator_Verilog|clk:R#1)      0
+ Launch Clock Source Latency                                  0
+ Launch Clock Path Delay                                   2461
+ Clock To Q                                                 540
+ Data Path Delay                                            989
---------------------------------------------------------   ---- 
End-of-path arrival time (ps)                               3990
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1087/I                                         ClkMux                         0              2153  RISE       1
I__1087/O                                         ClkMux                       309              2461  RISE       1
counter_PWM1_11_LC_1_2_3/clk                      LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_PWM1_11_LC_1_2_3/lcout     LogicCell40_SEQ_MODE_1000    540              3001   1066  FALL       2
I__280/I                           LocalMux                       0              3001   1066  FALL       1
I__280/O                           LocalMux                     309              3310   1066  FALL       1
I__282/I                           InMux                          0              3310   1066  FALL       1
I__282/O                           InMux                        217              3527   1066  FALL       1
counter_PWM1_11_LC_1_2_3/in1       LogicCell40_SEQ_MODE_1000      0              3527   1529  FALL       1
counter_PWM1_11_LC_1_2_3/carryout  LogicCell40_SEQ_MODE_1000    245              3773   1529  FALL       2
I__229/I                           InMux                          0              3773   1529  FALL       1
I__229/O                           InMux                        217              3990   1529  FALL       1
counter_PWM1_12_LC_1_2_4/in3       LogicCell40_SEQ_MODE_1000      0              3990   1529  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1087/I                                         ClkMux                         0              2153  RISE       1
I__1087/O                                         ClkMux                       309              2461  RISE       1
counter_PWM1_12_LC_1_2_4/clk                      LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 113 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_PWM1_10_LC_1_2_2/lcout
Path End         : counter_PWM1_11_LC_1_2_3/in3
Capture Clock    : counter_PWM1_11_LC_1_2_3/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (PWM_Generator_Verilog|clk:R#1)      0
+ Capture Clock Source Latency                                  0
+ Capture Clock Path Delay                                   2461
- Setup Time                                                    0
----------------------------------------------------------   ---- 
End-of-path required time (ps)                               2461

Launch Clock Arrival Time (PWM_Generator_Verilog|clk:R#1)      0
+ Launch Clock Source Latency                                  0
+ Launch Clock Path Delay                                   2461
+ Clock To Q                                                 540
+ Data Path Delay                                            989
---------------------------------------------------------   ---- 
End-of-path arrival time (ps)                               3990
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1087/I                                         ClkMux                         0              2153  RISE       1
I__1087/O                                         ClkMux                       309              2461  RISE       1
counter_PWM1_10_LC_1_2_2/clk                      LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_PWM1_10_LC_1_2_2/lcout     LogicCell40_SEQ_MODE_1000    540              3001   1066  FALL       2
I__286/I                           LocalMux                       0              3001   1066  FALL       1
I__286/O                           LocalMux                     309              3310   1066  FALL       1
I__288/I                           InMux                          0              3310   1066  FALL       1
I__288/O                           InMux                        217              3527   1066  FALL       1
counter_PWM1_10_LC_1_2_2/in1       LogicCell40_SEQ_MODE_1000      0              3527   1529  FALL       1
counter_PWM1_10_LC_1_2_2/carryout  LogicCell40_SEQ_MODE_1000    245              3773   1529  FALL       2
I__201/I                           InMux                          0              3773   1529  FALL       1
I__201/O                           InMux                        217              3990   1529  FALL       1
counter_PWM1_11_LC_1_2_3/in3       LogicCell40_SEQ_MODE_1000      0              3990   1529  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1087/I                                         ClkMux                         0              2153  RISE       1
I__1087/O                                         ClkMux                       309              2461  RISE       1
counter_PWM1_11_LC_1_2_3/clk                      LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 114 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_PWM1_9_LC_1_2_1/lcout
Path End         : counter_PWM1_10_LC_1_2_2/in3
Capture Clock    : counter_PWM1_10_LC_1_2_2/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (PWM_Generator_Verilog|clk:R#1)      0
+ Capture Clock Source Latency                                  0
+ Capture Clock Path Delay                                   2461
- Setup Time                                                    0
----------------------------------------------------------   ---- 
End-of-path required time (ps)                               2461

Launch Clock Arrival Time (PWM_Generator_Verilog|clk:R#1)      0
+ Launch Clock Source Latency                                  0
+ Launch Clock Path Delay                                   2461
+ Clock To Q                                                 540
+ Data Path Delay                                            989
---------------------------------------------------------   ---- 
End-of-path arrival time (ps)                               3990
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1087/I                                         ClkMux                         0              2153  RISE       1
I__1087/O                                         ClkMux                       309              2461  RISE       1
counter_PWM1_9_LC_1_2_1/clk                       LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_PWM1_9_LC_1_2_1/lcout     LogicCell40_SEQ_MODE_1000    540              3001   1066  FALL       2
I__292/I                          LocalMux                       0              3001   1066  FALL       1
I__292/O                          LocalMux                     309              3310   1066  FALL       1
I__294/I                          InMux                          0              3310   1066  FALL       1
I__294/O                          InMux                        217              3527   1066  FALL       1
counter_PWM1_9_LC_1_2_1/in1       LogicCell40_SEQ_MODE_1000      0              3527   1529  FALL       1
counter_PWM1_9_LC_1_2_1/carryout  LogicCell40_SEQ_MODE_1000    245              3773   1529  FALL       2
I__202/I                          InMux                          0              3773   1529  FALL       1
I__202/O                          InMux                        217              3990   1529  FALL       1
counter_PWM1_10_LC_1_2_2/in3      LogicCell40_SEQ_MODE_1000      0              3990   1529  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1087/I                                         ClkMux                         0              2153  RISE       1
I__1087/O                                         ClkMux                       309              2461  RISE       1
counter_PWM1_10_LC_1_2_2/clk                      LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 115 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_PWM1_8_LC_1_2_0/lcout
Path End         : counter_PWM1_9_LC_1_2_1/in3
Capture Clock    : counter_PWM1_9_LC_1_2_1/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (PWM_Generator_Verilog|clk:R#1)      0
+ Capture Clock Source Latency                                  0
+ Capture Clock Path Delay                                   2461
- Setup Time                                                    0
----------------------------------------------------------   ---- 
End-of-path required time (ps)                               2461

Launch Clock Arrival Time (PWM_Generator_Verilog|clk:R#1)      0
+ Launch Clock Source Latency                                  0
+ Launch Clock Path Delay                                   2461
+ Clock To Q                                                 540
+ Data Path Delay                                            989
---------------------------------------------------------   ---- 
End-of-path arrival time (ps)                               3990
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1087/I                                         ClkMux                         0              2153  RISE       1
I__1087/O                                         ClkMux                       309              2461  RISE       1
counter_PWM1_8_LC_1_2_0/clk                       LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_PWM1_8_LC_1_2_0/lcout     LogicCell40_SEQ_MODE_1000    540              3001   1066  FALL       2
I__298/I                          LocalMux                       0              3001   1066  FALL       1
I__298/O                          LocalMux                     309              3310   1066  FALL       1
I__300/I                          InMux                          0              3310   1066  FALL       1
I__300/O                          InMux                        217              3527   1066  FALL       1
counter_PWM1_8_LC_1_2_0/in1       LogicCell40_SEQ_MODE_1000      0              3527   1529  FALL       1
counter_PWM1_8_LC_1_2_0/carryout  LogicCell40_SEQ_MODE_1000    245              3773   1529  FALL       2
I__203/I                          InMux                          0              3773   1529  FALL       1
I__203/O                          InMux                        217              3990   1529  FALL       1
counter_PWM1_9_LC_1_2_1/in3       LogicCell40_SEQ_MODE_1000      0              3990   1529  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1087/I                                         ClkMux                         0              2153  RISE       1
I__1087/O                                         ClkMux                       309              2461  RISE       1
counter_PWM1_9_LC_1_2_1/clk                       LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 116 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_PWM1_6_LC_1_1_6/lcout
Path End         : counter_PWM1_7_LC_1_1_7/in3
Capture Clock    : counter_PWM1_7_LC_1_1_7/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (PWM_Generator_Verilog|clk:R#1)      0
+ Capture Clock Source Latency                                  0
+ Capture Clock Path Delay                                   2461
- Setup Time                                                    0
----------------------------------------------------------   ---- 
End-of-path required time (ps)                               2461

Launch Clock Arrival Time (PWM_Generator_Verilog|clk:R#1)      0
+ Launch Clock Source Latency                                  0
+ Launch Clock Path Delay                                   2461
+ Clock To Q                                                 540
+ Data Path Delay                                            989
---------------------------------------------------------   ---- 
End-of-path arrival time (ps)                               3990
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1089/I                                         ClkMux                         0              2153  RISE       1
I__1089/O                                         ClkMux                       309              2461  RISE       1
counter_PWM1_6_LC_1_1_6/clk                       LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_PWM1_6_LC_1_1_6/lcout     LogicCell40_SEQ_MODE_1000    540              3001   1066  FALL       2
I__311/I                          LocalMux                       0              3001   1066  FALL       1
I__311/O                          LocalMux                     309              3310   1066  FALL       1
I__313/I                          InMux                          0              3310   1066  FALL       1
I__313/O                          InMux                        217              3527   1066  FALL       1
counter_PWM1_6_LC_1_1_6/in1       LogicCell40_SEQ_MODE_1000      0              3527   1529  FALL       1
counter_PWM1_6_LC_1_1_6/carryout  LogicCell40_SEQ_MODE_1000    245              3773   1529  FALL       2
I__205/I                          InMux                          0              3773   1529  FALL       1
I__205/O                          InMux                        217              3990   1529  FALL       1
counter_PWM1_7_LC_1_1_7/in3       LogicCell40_SEQ_MODE_1000      0              3990   1529  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1089/I                                         ClkMux                         0              2153  RISE       1
I__1089/O                                         ClkMux                       309              2461  RISE       1
counter_PWM1_7_LC_1_1_7/clk                       LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 117 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_PWM1_5_LC_1_1_5/lcout
Path End         : counter_PWM1_6_LC_1_1_6/in3
Capture Clock    : counter_PWM1_6_LC_1_1_6/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (PWM_Generator_Verilog|clk:R#1)      0
+ Capture Clock Source Latency                                  0
+ Capture Clock Path Delay                                   2461
- Setup Time                                                    0
----------------------------------------------------------   ---- 
End-of-path required time (ps)                               2461

Launch Clock Arrival Time (PWM_Generator_Verilog|clk:R#1)      0
+ Launch Clock Source Latency                                  0
+ Launch Clock Path Delay                                   2461
+ Clock To Q                                                 540
+ Data Path Delay                                            989
---------------------------------------------------------   ---- 
End-of-path arrival time (ps)                               3990
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1089/I                                         ClkMux                         0              2153  RISE       1
I__1089/O                                         ClkMux                       309              2461  RISE       1
counter_PWM1_5_LC_1_1_5/clk                       LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_PWM1_5_LC_1_1_5/lcout     LogicCell40_SEQ_MODE_1000    540              3001   1066  FALL       2
I__243/I                          LocalMux                       0              3001   1066  FALL       1
I__243/O                          LocalMux                     309              3310   1066  FALL       1
I__245/I                          InMux                          0              3310   1066  FALL       1
I__245/O                          InMux                        217              3527   1066  FALL       1
counter_PWM1_5_LC_1_1_5/in1       LogicCell40_SEQ_MODE_1000      0              3527   1529  FALL       1
counter_PWM1_5_LC_1_1_5/carryout  LogicCell40_SEQ_MODE_1000    245              3773   1529  FALL       2
I__206/I                          InMux                          0              3773   1529  FALL       1
I__206/O                          InMux                        217              3990   1529  FALL       1
counter_PWM1_6_LC_1_1_6/in3       LogicCell40_SEQ_MODE_1000      0              3990   1529  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1089/I                                         ClkMux                         0              2153  RISE       1
I__1089/O                                         ClkMux                       309              2461  RISE       1
counter_PWM1_6_LC_1_1_6/clk                       LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 118 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_PWM1_4_LC_1_1_4/lcout
Path End         : counter_PWM1_5_LC_1_1_5/in3
Capture Clock    : counter_PWM1_5_LC_1_1_5/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (PWM_Generator_Verilog|clk:R#1)      0
+ Capture Clock Source Latency                                  0
+ Capture Clock Path Delay                                   2461
- Setup Time                                                    0
----------------------------------------------------------   ---- 
End-of-path required time (ps)                               2461

Launch Clock Arrival Time (PWM_Generator_Verilog|clk:R#1)      0
+ Launch Clock Source Latency                                  0
+ Launch Clock Path Delay                                   2461
+ Clock To Q                                                 540
+ Data Path Delay                                            989
---------------------------------------------------------   ---- 
End-of-path arrival time (ps)                               3990
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1089/I                                         ClkMux                         0              2153  RISE       1
I__1089/O                                         ClkMux                       309              2461  RISE       1
counter_PWM1_4_LC_1_1_4/clk                       LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_PWM1_4_LC_1_1_4/lcout     LogicCell40_SEQ_MODE_1000    540              3001   1066  FALL       2
I__249/I                          LocalMux                       0              3001   1066  FALL       1
I__249/O                          LocalMux                     309              3310   1066  FALL       1
I__251/I                          InMux                          0              3310   1066  FALL       1
I__251/O                          InMux                        217              3527   1066  FALL       1
counter_PWM1_4_LC_1_1_4/in1       LogicCell40_SEQ_MODE_1000      0              3527   1529  FALL       1
counter_PWM1_4_LC_1_1_4/carryout  LogicCell40_SEQ_MODE_1000    245              3773   1529  FALL       2
I__207/I                          InMux                          0              3773   1529  FALL       1
I__207/O                          InMux                        217              3990   1529  FALL       1
counter_PWM1_5_LC_1_1_5/in3       LogicCell40_SEQ_MODE_1000      0              3990   1529  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1089/I                                         ClkMux                         0              2153  RISE       1
I__1089/O                                         ClkMux                       309              2461  RISE       1
counter_PWM1_5_LC_1_1_5/clk                       LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 119 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_PWM1_3_LC_1_1_3/lcout
Path End         : counter_PWM1_4_LC_1_1_4/in3
Capture Clock    : counter_PWM1_4_LC_1_1_4/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (PWM_Generator_Verilog|clk:R#1)      0
+ Capture Clock Source Latency                                  0
+ Capture Clock Path Delay                                   2461
- Setup Time                                                    0
----------------------------------------------------------   ---- 
End-of-path required time (ps)                               2461

Launch Clock Arrival Time (PWM_Generator_Verilog|clk:R#1)      0
+ Launch Clock Source Latency                                  0
+ Launch Clock Path Delay                                   2461
+ Clock To Q                                                 540
+ Data Path Delay                                            989
---------------------------------------------------------   ---- 
End-of-path arrival time (ps)                               3990
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1089/I                                         ClkMux                         0              2153  RISE       1
I__1089/O                                         ClkMux                       309              2461  RISE       1
counter_PWM1_3_LC_1_1_3/clk                       LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_PWM1_3_LC_1_1_3/lcout     LogicCell40_SEQ_MODE_1000    540              3001   1066  FALL       1
I__210/I                          LocalMux                       0              3001   1066  FALL       1
I__210/O                          LocalMux                     309              3310   1066  FALL       1
I__211/I                          InMux                          0              3310   1066  FALL       1
I__211/O                          InMux                        217              3527   1066  FALL       1
counter_PWM1_3_LC_1_1_3/in1       LogicCell40_SEQ_MODE_1000      0              3527   1529  FALL       1
counter_PWM1_3_LC_1_1_3/carryout  LogicCell40_SEQ_MODE_1000    245              3773   1529  FALL       2
I__208/I                          InMux                          0              3773   1529  FALL       1
I__208/O                          InMux                        217              3990   1529  FALL       1
counter_PWM1_4_LC_1_1_4/in3       LogicCell40_SEQ_MODE_1000      0              3990   1529  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1089/I                                         ClkMux                         0              2153  RISE       1
I__1089/O                                         ClkMux                       309              2461  RISE       1
counter_PWM1_4_LC_1_1_4/clk                       LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 120 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_PWM1_2_LC_1_1_2/lcout
Path End         : counter_PWM1_3_LC_1_1_3/in3
Capture Clock    : counter_PWM1_3_LC_1_1_3/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (PWM_Generator_Verilog|clk:R#1)      0
+ Capture Clock Source Latency                                  0
+ Capture Clock Path Delay                                   2461
- Setup Time                                                    0
----------------------------------------------------------   ---- 
End-of-path required time (ps)                               2461

Launch Clock Arrival Time (PWM_Generator_Verilog|clk:R#1)      0
+ Launch Clock Source Latency                                  0
+ Launch Clock Path Delay                                   2461
+ Clock To Q                                                 540
+ Data Path Delay                                            989
---------------------------------------------------------   ---- 
End-of-path arrival time (ps)                               3990
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1089/I                                         ClkMux                         0              2153  RISE       1
I__1089/O                                         ClkMux                       309              2461  RISE       1
counter_PWM1_2_LC_1_1_2/clk                       LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_PWM1_2_LC_1_1_2/lcout     LogicCell40_SEQ_MODE_1000    540              3001   1066  FALL       1
I__193/I                          LocalMux                       0              3001   1066  FALL       1
I__193/O                          LocalMux                     309              3310   1066  FALL       1
I__194/I                          InMux                          0              3310   1066  FALL       1
I__194/O                          InMux                        217              3527   1066  FALL       1
counter_PWM1_2_LC_1_1_2/in1       LogicCell40_SEQ_MODE_1000      0              3527   1529  FALL       1
counter_PWM1_2_LC_1_1_2/carryout  LogicCell40_SEQ_MODE_1000    245              3773   1529  FALL       2
I__209/I                          InMux                          0              3773   1529  FALL       1
I__209/O                          InMux                        217              3990   1529  FALL       1
counter_PWM1_3_LC_1_1_3/in3       LogicCell40_SEQ_MODE_1000      0              3990   1529  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1089/I                                         ClkMux                         0              2153  RISE       1
I__1089/O                                         ClkMux                       309              2461  RISE       1
counter_PWM1_3_LC_1_1_3/clk                       LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 121 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_PWM1_1_LC_1_1_1/lcout
Path End         : counter_PWM1_2_LC_1_1_2/in3
Capture Clock    : counter_PWM1_2_LC_1_1_2/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (PWM_Generator_Verilog|clk:R#1)      0
+ Capture Clock Source Latency                                  0
+ Capture Clock Path Delay                                   2461
- Setup Time                                                    0
----------------------------------------------------------   ---- 
End-of-path required time (ps)                               2461

Launch Clock Arrival Time (PWM_Generator_Verilog|clk:R#1)      0
+ Launch Clock Source Latency                                  0
+ Launch Clock Path Delay                                   2461
+ Clock To Q                                                 540
+ Data Path Delay                                            989
---------------------------------------------------------   ---- 
End-of-path arrival time (ps)                               3990
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1089/I                                         ClkMux                         0              2153  RISE       1
I__1089/O                                         ClkMux                       309              2461  RISE       1
counter_PWM1_1_LC_1_1_1/clk                       LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_PWM1_1_LC_1_1_1/lcout     LogicCell40_SEQ_MODE_1000    540              3001   1066  FALL       1
I__196/I                          LocalMux                       0              3001   1066  FALL       1
I__196/O                          LocalMux                     309              3310   1066  FALL       1
I__197/I                          InMux                          0              3310   1066  FALL       1
I__197/O                          InMux                        217              3527   1066  FALL       1
counter_PWM1_1_LC_1_1_1/in1       LogicCell40_SEQ_MODE_1000      0              3527   1529  FALL       1
counter_PWM1_1_LC_1_1_1/carryout  LogicCell40_SEQ_MODE_1000    245              3773   1529  FALL       2
I__192/I                          InMux                          0              3773   1529  FALL       1
I__192/O                          InMux                        217              3990   1529  FALL       1
counter_PWM1_2_LC_1_1_2/in3       LogicCell40_SEQ_MODE_1000      0              3990   1529  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1089/I                                         ClkMux                         0              2153  RISE       1
I__1089/O                                         ClkMux                       309              2461  RISE       1
counter_PWM1_2_LC_1_1_2/clk                       LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 122 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_PWM1_0_LC_1_1_0/lcout
Path End         : counter_PWM1_1_LC_1_1_1/in3
Capture Clock    : counter_PWM1_1_LC_1_1_1/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (PWM_Generator_Verilog|clk:R#1)      0
+ Capture Clock Source Latency                                  0
+ Capture Clock Path Delay                                   2461
- Setup Time                                                    0
----------------------------------------------------------   ---- 
End-of-path required time (ps)                               2461

Launch Clock Arrival Time (PWM_Generator_Verilog|clk:R#1)      0
+ Launch Clock Source Latency                                  0
+ Launch Clock Path Delay                                   2461
+ Clock To Q                                                 540
+ Data Path Delay                                            989
---------------------------------------------------------   ---- 
End-of-path arrival time (ps)                               3990
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1089/I                                         ClkMux                         0              2153  RISE       1
I__1089/O                                         ClkMux                       309              2461  RISE       1
counter_PWM1_0_LC_1_1_0/clk                       LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_PWM1_0_LC_1_1_0/lcout     LogicCell40_SEQ_MODE_1000    540              3001   1066  FALL       1
I__199/I                          LocalMux                       0              3001   1066  FALL       1
I__199/O                          LocalMux                     309              3310   1066  FALL       1
I__200/I                          InMux                          0              3310   1066  FALL       1
I__200/O                          InMux                        217              3527   1066  FALL       1
counter_PWM1_0_LC_1_1_0/in1       LogicCell40_SEQ_MODE_1000      0              3527   1529  FALL       1
counter_PWM1_0_LC_1_1_0/carryout  LogicCell40_SEQ_MODE_1000    245              3773   1529  FALL       2
I__195/I                          InMux                          0              3773   1529  FALL       1
I__195/O                          InMux                        217              3990   1529  FALL       1
counter_PWM1_1_LC_1_1_1/in3       LogicCell40_SEQ_MODE_1000      0              3990   1529  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1089/I                                         ClkMux                         0              2153  RISE       1
I__1089/O                                         ClkMux                       309              2461  RISE       1
counter_PWM1_1_LC_1_1_1/clk                       LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 123 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : DUTY_CYCLE1_14_LC_4_4_2/lcout
Path End         : DUTY_CYCLE1_14_LC_4_4_2/in1
Capture Clock    : DUTY_CYCLE1_14_LC_4_4_2/clk
Hold Constraint  : 0p
Path slack       : 1606p

Capture Clock Arrival Time (PWM_Generator_Verilog|clk:R#1)      0
+ Capture Clock Source Latency                                  0
+ Capture Clock Path Delay                                   2461
- Setup Time                                                    0
----------------------------------------------------------   ---- 
End-of-path required time (ps)                               2461

Launch Clock Arrival Time (PWM_Generator_Verilog|clk:R#1)      0
+ Launch Clock Source Latency                                  0
+ Launch Clock Path Delay                                   2461
+ Clock To Q                                                 540
+ Data Path Delay                                           1066
---------------------------------------------------------   ---- 
End-of-path arrival time (ps)                               4067
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1090/I                                         ClkMux                         0              2153  RISE       1
I__1090/O                                         ClkMux                       309              2461  RISE       1
DUTY_CYCLE1_14_LC_4_4_2/clk                       LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
DUTY_CYCLE1_14_LC_4_4_2/lcout  LogicCell40_SEQ_MODE_1000    540              3001   1606  FALL       5
I__800/I                       Odrv12                         0              3001   1606  FALL       1
I__800/O                       Odrv12                       540              3541   1606  FALL       1
I__804/I                       LocalMux                       0              3541   1606  FALL       1
I__804/O                       LocalMux                     309              3850   1606  FALL       1
I__809/I                       InMux                          0              3850   1606  FALL       1
I__809/O                       InMux                        217              4067   1606  FALL       1
DUTY_CYCLE1_14_LC_4_4_2/in1    LogicCell40_SEQ_MODE_1000      0              4067   1606  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1090/I                                         ClkMux                         0              2153  RISE       1
I__1090/O                                         ClkMux                       309              2461  RISE       1
DUTY_CYCLE1_14_LC_4_4_2/clk                       LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 124 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : DUTY_CYCLE1_13_LC_4_4_1/lcout
Path End         : DUTY_CYCLE1_15_LC_4_4_3/in3
Capture Clock    : DUTY_CYCLE1_15_LC_4_4_3/clk
Hold Constraint  : 0p
Path slack       : 1634p

Capture Clock Arrival Time (PWM_Generator_Verilog|clk:R#1)      0
+ Capture Clock Source Latency                                  0
+ Capture Clock Path Delay                                   2461
- Setup Time                                                    0
----------------------------------------------------------   ---- 
End-of-path required time (ps)                               2461

Launch Clock Arrival Time (PWM_Generator_Verilog|clk:R#1)      0
+ Launch Clock Source Latency                                  0
+ Launch Clock Path Delay                                   2461
+ Clock To Q                                                 540
+ Data Path Delay                                           1094
---------------------------------------------------------   ---- 
End-of-path arrival time (ps)                               4095
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1090/I                                         ClkMux                         0              2153  RISE       1
I__1090/O                                         ClkMux                       309              2461  RISE       1
DUTY_CYCLE1_13_LC_4_4_1/clk                       LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
DUTY_CYCLE1_13_LC_4_4_1/lcout     LogicCell40_SEQ_MODE_1000    540              3001   1066  FALL       5
I__778/I                          LocalMux                       0              3001   1066  FALL       1
I__778/O                          LocalMux                     309              3310   1066  FALL       1
I__782/I                          InMux                          0              3310   1066  FALL       1
I__782/O                          InMux                        217              3527   1066  FALL       1
DUTY_CYCLE1_13_LC_4_4_1/in1       LogicCell40_SEQ_MODE_1000      0              3527   1529  FALL       1
DUTY_CYCLE1_13_LC_4_4_1/carryout  LogicCell40_SEQ_MODE_1000    245              3773   1529  FALL       2
DUTY_CYCLE1_14_LC_4_4_2/carryin   LogicCell40_SEQ_MODE_1000      0              3773   1634  FALL       1
DUTY_CYCLE1_14_LC_4_4_2/carryout  LogicCell40_SEQ_MODE_1000    105              3878   1634  FALL       2
I__521/I                          InMux                          0              3878   1634  FALL       1
I__521/O                          InMux                        217              4095   1634  FALL       1
DUTY_CYCLE1_15_LC_4_4_3/in3       LogicCell40_SEQ_MODE_1000      0              4095   1634  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1090/I                                         ClkMux                         0              2153  RISE       1
I__1090/O                                         ClkMux                       309              2461  RISE       1
DUTY_CYCLE1_15_LC_4_4_3/clk                       LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 125 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : DUTY_CYCLE1_10_LC_4_3_6/lcout
Path End         : DUTY_CYCLE1_4_LC_5_3_6/in2
Capture Clock    : DUTY_CYCLE1_4_LC_5_3_6/clk
Hold Constraint  : 0p
Path slack       : 1641p

Capture Clock Arrival Time (PWM_Generator_Verilog|clk:R#1)      0
+ Capture Clock Source Latency                                  0
+ Capture Clock Path Delay                                   2461
- Setup Time                                                    0
----------------------------------------------------------   ---- 
End-of-path required time (ps)                               2461

Launch Clock Arrival Time (PWM_Generator_Verilog|clk:R#1)      0
+ Launch Clock Source Latency                                  0
+ Launch Clock Path Delay                                   2461
+ Clock To Q                                                 540
+ Data Path Delay                                           1101
---------------------------------------------------------   ---- 
End-of-path arrival time (ps)                               4102
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1092/I                                         ClkMux                         0              2153  RISE       1
I__1092/O                                         ClkMux                       309              2461  RISE       1
DUTY_CYCLE1_10_LC_4_3_6/clk                       LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
DUTY_CYCLE1_10_LC_4_3_6/lcout          LogicCell40_SEQ_MODE_1000    540              3001   1066  FALL       7
I__592/I                               LocalMux                       0              3001   1641  FALL       1
I__592/O                               LocalMux                     309              3310   1641  FALL       1
I__598/I                               InMux                          0              3310   1641  FALL       1
I__598/O                               InMux                        217              3527   1641  FALL       1
DUTY_CYCLE1_RNISP8M1_5_LC_5_3_4/in3    LogicCell40_SEQ_MODE_0000      0              3527   1641  FALL       1
DUTY_CYCLE1_RNISP8M1_5_LC_5_3_4/ltout  LogicCell40_SEQ_MODE_0000    267              3794   1641  RISE       1
I__589/I                               CascadeMux                     0              3794   1641  RISE       1
I__589/O                               CascadeMux                     0              3794   1641  RISE       1
PWM_DFF8.Q_RNI8DHB6_LC_5_3_5/in2       LogicCell40_SEQ_MODE_0000      0              3794   1641  RISE       1
PWM_DFF8.Q_RNI8DHB6_LC_5_3_5/ltout     LogicCell40_SEQ_MODE_0000    309              4102   1641  RISE       1
I__586/I                               CascadeMux                     0              4102   1641  RISE       1
I__586/O                               CascadeMux                     0              4102   1641  RISE       1
DUTY_CYCLE1_4_LC_5_3_6/in2             LogicCell40_SEQ_MODE_1000      0              4102   1641  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1094/I                                         ClkMux                         0              2153  RISE       1
I__1094/O                                         ClkMux                       309              2461  RISE       1
DUTY_CYCLE1_4_LC_5_3_6/clk                        LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 126 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : DUTY_CYCLE0_10_LC_5_6_6/lcout
Path End         : DUTY_CYCLE0_12_LC_5_7_0/in3
Capture Clock    : DUTY_CYCLE0_12_LC_5_7_0/clk
Hold Constraint  : 0p
Path slack       : 1698p

Capture Clock Arrival Time (PWM_Generator_Verilog|clk:R#1)      0
+ Capture Clock Source Latency                                  0
+ Capture Clock Path Delay                                   2461
- Setup Time                                                    0
----------------------------------------------------------   ---- 
End-of-path required time (ps)                               2461

Launch Clock Arrival Time (PWM_Generator_Verilog|clk:R#1)      0
+ Launch Clock Source Latency                                  0
+ Launch Clock Path Delay                                   2461
+ Clock To Q                                                 540
+ Data Path Delay                                           1158
---------------------------------------------------------   ---- 
End-of-path arrival time (ps)                               4159
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1088/I                                         ClkMux                         0              2153  RISE       1
I__1088/O                                         ClkMux                       309              2461  RISE       1
DUTY_CYCLE0_10_LC_5_6_6/clk                       LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
DUTY_CYCLE0_10_LC_5_6_6/lcout     LogicCell40_SEQ_MODE_1000    540              3001   1066  FALL       5
I__977/I                          LocalMux                       0              3001   1066  FALL       1
I__977/O                          LocalMux                     309              3310   1066  FALL       1
I__982/I                          InMux                          0              3310   1066  FALL       1
I__982/O                          InMux                        217              3527   1066  FALL       1
I__985/I                          CascadeMux                     0              3527   1066  FALL       1
I__985/O                          CascadeMux                     0              3527   1066  FALL       1
DUTY_CYCLE0_10_LC_5_6_6/in2       LogicCell40_SEQ_MODE_1000      0              3527   1417  FALL       1
DUTY_CYCLE0_10_LC_5_6_6/carryout  LogicCell40_SEQ_MODE_1000    133              3661   1417  FALL       2
DUTY_CYCLE0_11_LC_5_6_7/carryin   LogicCell40_SEQ_MODE_1000      0              3661   1697  FALL       1
DUTY_CYCLE0_11_LC_5_6_7/carryout  LogicCell40_SEQ_MODE_1000    105              3766   1697  FALL       1
IN_MUX_bfv_5_7_0_/carryinitin     ICE_CARRY_IN_MUX               0              3766   1697  FALL       1
IN_MUX_bfv_5_7_0_/carryinitout    ICE_CARRY_IN_MUX             175              3941   1697  FALL       2
I__857/I                          InMux                          0              3941   1697  FALL       1
I__857/O                          InMux                        217              4159   1697  FALL       1
DUTY_CYCLE0_12_LC_5_7_0/in3       LogicCell40_SEQ_MODE_1000      0              4159   1697  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1086/I                                         ClkMux                         0              2153  RISE       1
I__1086/O                                         ClkMux                       309              2461  RISE       1
DUTY_CYCLE0_12_LC_5_7_0/clk                       LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 127 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : DUTY_CYCLE1_11_LC_4_3_7/lcout
Path End         : DUTY_CYCLE1_12_LC_4_4_0/in3
Capture Clock    : DUTY_CYCLE1_12_LC_4_4_0/clk
Hold Constraint  : 0p
Path slack       : 1705p

Capture Clock Arrival Time (PWM_Generator_Verilog|clk:R#1)      0
+ Capture Clock Source Latency                                  0
+ Capture Clock Path Delay                                   2461
- Setup Time                                                    0
----------------------------------------------------------   ---- 
End-of-path required time (ps)                               2461

Launch Clock Arrival Time (PWM_Generator_Verilog|clk:R#1)      0
+ Launch Clock Source Latency                                  0
+ Launch Clock Path Delay                                   2461
+ Clock To Q                                                 540
+ Data Path Delay                                           1165
---------------------------------------------------------   ---- 
End-of-path arrival time (ps)                               4166
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1092/I                                         ClkMux                         0              2153  RISE       1
I__1092/O                                         ClkMux                       309              2461  RISE       1
DUTY_CYCLE1_11_LC_4_3_7/clk                       LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
DUTY_CYCLE1_11_LC_4_3_7/lcout     LogicCell40_SEQ_MODE_1000    540              3001   1066  FALL       6
I__720/I                          LocalMux                       0              3001   1066  FALL       1
I__720/O                          LocalMux                     309              3310   1066  FALL       1
I__726/I                          InMux                          0              3310   1066  FALL       1
I__726/O                          InMux                        217              3527   1066  FALL       1
DUTY_CYCLE1_11_LC_4_3_7/in1       LogicCell40_SEQ_MODE_1000      0              3527   1704  FALL       1
DUTY_CYCLE1_11_LC_4_3_7/carryout  LogicCell40_SEQ_MODE_1000    245              3773   1704  FALL       1
IN_MUX_bfv_4_4_0_/carryinitin     ICE_CARRY_IN_MUX               0              3773   1704  FALL       1
IN_MUX_bfv_4_4_0_/carryinitout    ICE_CARRY_IN_MUX             175              3948   1704  FALL       2
I__524/I                          InMux                          0              3948   1704  FALL       1
I__524/O                          InMux                        217              4166   1704  FALL       1
DUTY_CYCLE1_12_LC_4_4_0/in3       LogicCell40_SEQ_MODE_1000      0              4166   1704  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1090/I                                         ClkMux                         0              2153  RISE       1
I__1090/O                                         ClkMux                       309              2461  RISE       1
DUTY_CYCLE1_12_LC_4_4_0/clk                       LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 128 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_PWM0_16_LC_1_8_7/lcout
Path End         : counter_PWM0_17_LC_1_9_0/in3
Capture Clock    : counter_PWM0_17_LC_1_9_0/clk
Hold Constraint  : 0p
Path slack       : 1705p

Capture Clock Arrival Time (PWM_Generator_Verilog|clk:R#1)      0
+ Capture Clock Source Latency                                  0
+ Capture Clock Path Delay                                   2461
- Setup Time                                                    0
----------------------------------------------------------   ---- 
End-of-path required time (ps)                               2461

Launch Clock Arrival Time (PWM_Generator_Verilog|clk:R#1)      0
+ Launch Clock Source Latency                                  0
+ Launch Clock Path Delay                                   2461
+ Clock To Q                                                 540
+ Data Path Delay                                           1165
---------------------------------------------------------   ---- 
End-of-path arrival time (ps)                               4166
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1081/I                                         ClkMux                         0              2153  RISE       1
I__1081/O                                         ClkMux                       309              2461  RISE       1
counter_PWM0_16_LC_1_8_7/clk                      LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_PWM0_16_LC_1_8_7/lcout     LogicCell40_SEQ_MODE_1000    540              3001   1066  FALL       3
I__414/I                           LocalMux                       0              3001   1066  FALL       1
I__414/O                           LocalMux                     309              3310   1066  FALL       1
I__417/I                           InMux                          0              3310   1066  FALL       1
I__417/O                           InMux                        217              3527   1066  FALL       1
counter_PWM0_16_LC_1_8_7/in1       LogicCell40_SEQ_MODE_1000      0              3527   1704  FALL       1
counter_PWM0_16_LC_1_8_7/carryout  LogicCell40_SEQ_MODE_1000    245              3773   1704  FALL       1
IN_MUX_bfv_1_9_0_/carryinitin      ICE_CARRY_IN_MUX               0              3773   1704  FALL       1
IN_MUX_bfv_1_9_0_/carryinitout     ICE_CARRY_IN_MUX             175              3948   1704  FALL       1
I__259/I                           InMux                          0              3948   1704  FALL       1
I__259/O                           InMux                        217              4166   1704  FALL       1
counter_PWM0_17_LC_1_9_0/in3       LogicCell40_SEQ_MODE_1000      0              4166   1704  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1083/I                                         ClkMux                         0              2153  RISE       1
I__1083/O                                         ClkMux                       309              2461  RISE       1
counter_PWM0_17_LC_1_9_0/clk                      LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 129 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_PWM0_8_LC_1_7_7/lcout
Path End         : counter_PWM0_9_LC_1_8_0/in3
Capture Clock    : counter_PWM0_9_LC_1_8_0/clk
Hold Constraint  : 0p
Path slack       : 1705p

Capture Clock Arrival Time (PWM_Generator_Verilog|clk:R#1)      0
+ Capture Clock Source Latency                                  0
+ Capture Clock Path Delay                                   2461
- Setup Time                                                    0
----------------------------------------------------------   ---- 
End-of-path required time (ps)                               2461

Launch Clock Arrival Time (PWM_Generator_Verilog|clk:R#1)      0
+ Launch Clock Source Latency                                  0
+ Launch Clock Path Delay                                   2461
+ Clock To Q                                                 540
+ Data Path Delay                                           1165
---------------------------------------------------------   ---- 
End-of-path arrival time (ps)                               4166
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1082/I                                         ClkMux                         0              2153  RISE       1
I__1082/O                                         ClkMux                       309              2461  RISE       1
counter_PWM0_8_LC_1_7_7/clk                       LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_PWM0_8_LC_1_7_7/lcout     LogicCell40_SEQ_MODE_1000    540              3001   1066  FALL       3
I__367/I                          LocalMux                       0              3001   1066  FALL       1
I__367/O                          LocalMux                     309              3310   1066  FALL       1
I__370/I                          InMux                          0              3310   1066  FALL       1
I__370/O                          InMux                        217              3527   1066  FALL       1
counter_PWM0_8_LC_1_7_7/in1       LogicCell40_SEQ_MODE_1000      0              3527   1704  FALL       1
counter_PWM0_8_LC_1_7_7/carryout  LogicCell40_SEQ_MODE_1000    245              3773   1704  FALL       1
IN_MUX_bfv_1_8_0_/carryinitin     ICE_CARRY_IN_MUX               0              3773   1704  FALL       1
IN_MUX_bfv_1_8_0_/carryinitout    ICE_CARRY_IN_MUX             175              3948   1704  FALL       2
I__232/I                          InMux                          0              3948   1704  FALL       1
I__232/O                          InMux                        217              4166   1704  FALL       1
counter_PWM0_9_LC_1_8_0/in3       LogicCell40_SEQ_MODE_1000      0              4166   1704  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1081/I                                         ClkMux                         0              2153  RISE       1
I__1081/O                                         ClkMux                       309              2461  RISE       1
counter_PWM0_9_LC_1_8_0/clk                       LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 130 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_PWM1_15_LC_1_2_7/lcout
Path End         : counter_PWM1_16_LC_1_3_0/in3
Capture Clock    : counter_PWM1_16_LC_1_3_0/clk
Hold Constraint  : 0p
Path slack       : 1705p

Capture Clock Arrival Time (PWM_Generator_Verilog|clk:R#1)      0
+ Capture Clock Source Latency                                  0
+ Capture Clock Path Delay                                   2461
- Setup Time                                                    0
----------------------------------------------------------   ---- 
End-of-path required time (ps)                               2461

Launch Clock Arrival Time (PWM_Generator_Verilog|clk:R#1)      0
+ Launch Clock Source Latency                                  0
+ Launch Clock Path Delay                                   2461
+ Clock To Q                                                 540
+ Data Path Delay                                           1165
---------------------------------------------------------   ---- 
End-of-path arrival time (ps)                               4166
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1087/I                                         ClkMux                         0              2153  RISE       1
I__1087/O                                         ClkMux                       309              2461  RISE       1
counter_PWM1_15_LC_1_2_7/clk                      LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_PWM1_15_LC_1_2_7/lcout     LogicCell40_SEQ_MODE_1000    540              3001   1066  FALL       2
I__328/I                           LocalMux                       0              3001   1066  FALL       1
I__328/O                           LocalMux                     309              3310   1066  FALL       1
I__330/I                           InMux                          0              3310   1066  FALL       1
I__330/O                           InMux                        217              3527   1066  FALL       1
counter_PWM1_15_LC_1_2_7/in1       LogicCell40_SEQ_MODE_1000      0              3527   1704  FALL       1
counter_PWM1_15_LC_1_2_7/carryout  LogicCell40_SEQ_MODE_1000    245              3773   1704  FALL       1
IN_MUX_bfv_1_3_0_/carryinitin      ICE_CARRY_IN_MUX               0              3773   1704  FALL       1
IN_MUX_bfv_1_3_0_/carryinitout     ICE_CARRY_IN_MUX             175              3948   1704  FALL       1
I__225/I                           InMux                          0              3948   1704  FALL       1
I__225/O                           InMux                        217              4166   1704  FALL       1
counter_PWM1_16_LC_1_3_0/in3       LogicCell40_SEQ_MODE_1000      0              4166   1704  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1085/I                                         ClkMux                         0              2153  RISE       1
I__1085/O                                         ClkMux                       309              2461  RISE       1
counter_PWM1_16_LC_1_3_0/clk                      LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 131 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_PWM1_7_LC_1_1_7/lcout
Path End         : counter_PWM1_8_LC_1_2_0/in3
Capture Clock    : counter_PWM1_8_LC_1_2_0/clk
Hold Constraint  : 0p
Path slack       : 1705p

Capture Clock Arrival Time (PWM_Generator_Verilog|clk:R#1)      0
+ Capture Clock Source Latency                                  0
+ Capture Clock Path Delay                                   2461
- Setup Time                                                    0
----------------------------------------------------------   ---- 
End-of-path required time (ps)                               2461

Launch Clock Arrival Time (PWM_Generator_Verilog|clk:R#1)      0
+ Launch Clock Source Latency                                  0
+ Launch Clock Path Delay                                   2461
+ Clock To Q                                                 540
+ Data Path Delay                                           1165
---------------------------------------------------------   ---- 
End-of-path arrival time (ps)                               4166
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1089/I                                         ClkMux                         0              2153  RISE       1
I__1089/O                                         ClkMux                       309              2461  RISE       1
counter_PWM1_7_LC_1_1_7/clk                       LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_PWM1_7_LC_1_1_7/lcout     LogicCell40_SEQ_MODE_1000    540              3001   1066  FALL       2
I__304/I                          LocalMux                       0              3001   1066  FALL       1
I__304/O                          LocalMux                     309              3310   1066  FALL       1
I__306/I                          InMux                          0              3310   1066  FALL       1
I__306/O                          InMux                        217              3527   1066  FALL       1
counter_PWM1_7_LC_1_1_7/in1       LogicCell40_SEQ_MODE_1000      0              3527   1704  FALL       1
counter_PWM1_7_LC_1_1_7/carryout  LogicCell40_SEQ_MODE_1000    245              3773   1704  FALL       1
IN_MUX_bfv_1_2_0_/carryinitin     ICE_CARRY_IN_MUX               0              3773   1704  FALL       1
IN_MUX_bfv_1_2_0_/carryinitout    ICE_CARRY_IN_MUX             175              3948   1704  FALL       2
I__204/I                          InMux                          0              3948   1704  FALL       1
I__204/O                          InMux                        217              4166   1704  FALL       1
counter_PWM1_8_LC_1_2_0/in3       LogicCell40_SEQ_MODE_1000      0              4166   1704  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1087/I                                         ClkMux                         0              2153  RISE       1
I__1087/O                                         ClkMux                       309              2461  RISE       1
counter_PWM1_8_LC_1_2_0/clk                       LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 132 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : DUTY_CYCLE1_4_LC_5_3_6/lcout
Path End         : DUTY_CYCLE1_5_LC_4_3_1/in3
Capture Clock    : DUTY_CYCLE1_5_LC_4_3_1/clk
Hold Constraint  : 0p
Path slack       : 1789p

Capture Clock Arrival Time (PWM_Generator_Verilog|clk:R#1)      0
+ Capture Clock Source Latency                                  0
+ Capture Clock Path Delay                                   2461
- Setup Time                                                    0
----------------------------------------------------------   ---- 
End-of-path required time (ps)                               2461

Launch Clock Arrival Time (PWM_Generator_Verilog|clk:R#1)      0
+ Launch Clock Source Latency                                  0
+ Launch Clock Path Delay                                   2461
+ Clock To Q                                                 540
+ Data Path Delay                                           1249
---------------------------------------------------------   ---- 
End-of-path arrival time (ps)                               4250
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1094/I                                         ClkMux                         0              2153  RISE       1
I__1094/O                                         ClkMux                       309              2461  RISE       1
DUTY_CYCLE1_4_LC_5_3_6/clk                        LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
DUTY_CYCLE1_4_LC_5_3_6/lcout                 LogicCell40_SEQ_MODE_1000    540              3001   1066  FALL       6
I__570/I                                     Odrv4                          0              3001   1788  FALL       1
I__570/O                                     Odrv4                        372              3373   1788  FALL       1
I__575/I                                     LocalMux                       0              3373   1788  FALL       1
I__575/O                                     LocalMux                     309              3682   1788  FALL       1
I__581/I                                     InMux                          0              3682   1788  FALL       1
I__581/O                                     InMux                        217              3899   1788  FALL       1
I__583/I                                     CascadeMux                     0              3899   1788  FALL       1
I__583/O                                     CascadeMux                     0              3899   1788  FALL       1
un1_DUTY_CYCLE1_2_cry_4_c_LC_4_3_0/in2       LogicCell40_SEQ_MODE_0000      0              3899   1788  FALL       1
un1_DUTY_CYCLE1_2_cry_4_c_LC_4_3_0/carryout  LogicCell40_SEQ_MODE_0000    133              4032   1788  FALL       2
I__494/I                                     InMux                          0              4032   1788  FALL       1
I__494/O                                     InMux                        217              4250   1788  FALL       1
DUTY_CYCLE1_5_LC_4_3_1/in3                   LogicCell40_SEQ_MODE_1000      0              4250   1788  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1092/I                                         ClkMux                         0              2153  RISE       1
I__1092/O                                         ClkMux                       309              2461  RISE       1
DUTY_CYCLE1_5_LC_4_3_1/clk                        LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 133 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_debounce_0_LC_5_4_3/lcout
Path End         : DUTY_CYCLE0_4_LC_6_6_2/in0
Capture Clock    : DUTY_CYCLE0_4_LC_6_6_2/clk
Hold Constraint  : 0p
Path slack       : 1880p

Capture Clock Arrival Time (PWM_Generator_Verilog|clk:R#1)      0
+ Capture Clock Source Latency                                  0
+ Capture Clock Path Delay                                   2461
- Setup Time                                                    0
----------------------------------------------------------   ---- 
End-of-path required time (ps)                               2461

Launch Clock Arrival Time (PWM_Generator_Verilog|clk:R#1)      0
+ Launch Clock Source Latency                                  0
+ Launch Clock Path Delay                                   2461
+ Clock To Q                                                 540
+ Data Path Delay                                           1340
---------------------------------------------------------   ---- 
End-of-path arrival time (ps)                               4341
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1093/I                                         ClkMux                         0              2153  RISE       1
I__1093/O                                         ClkMux                       309              2461  RISE       1
counter_debounce_0_LC_5_4_3/clk                   LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_debounce_0_LC_5_4_3/lcout   LogicCell40_SEQ_MODE_1000    540              3001   1066  FALL      14
I__1063/I                           LocalMux                       0              3001   1880  FALL       1
I__1063/O                           LocalMux                     309              3310   1880  FALL       1
I__1072/I                           InMux                          0              3310   1880  FALL       1
I__1072/O                           InMux                        217              3527   1880  FALL       1
PWM_DFF4.Q_RNIUV3T5_LC_6_5_4/in3    LogicCell40_SEQ_MODE_0000      0              3527   1880  FALL       1
PWM_DFF4.Q_RNIUV3T5_LC_6_5_4/lcout  LogicCell40_SEQ_MODE_0000    288              3815   1880  FALL       9
I__1113/I                           LocalMux                       0              3815   1880  FALL       1
I__1113/O                           LocalMux                     309              4124   1880  FALL       1
I__1120/I                           InMux                          0              4124   1880  FALL       1
I__1120/O                           InMux                        217              4341   1880  FALL       1
DUTY_CYCLE0_4_LC_6_6_2/in0          LogicCell40_SEQ_MODE_1000      0              4341   1880  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1091/I                                         ClkMux                         0              2153  RISE       1
I__1091/O                                         ClkMux                       309              2461  RISE       1
DUTY_CYCLE0_4_LC_6_6_2/clk                        LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 134 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_debounce_0_LC_5_4_3/lcout
Path End         : PWM_DFF5.Q_LC_5_2_2/ce
Capture Clock    : PWM_DFF5.Q_LC_5_2_2/clk
Hold Constraint  : 0p
Path slack       : 1943p

Capture Clock Arrival Time (PWM_Generator_Verilog|clk:R#1)      0
+ Capture Clock Source Latency                                  0
+ Capture Clock Path Delay                                   2461
- Setup Time                                                    0
----------------------------------------------------------   ---- 
End-of-path required time (ps)                               2461

Launch Clock Arrival Time (PWM_Generator_Verilog|clk:R#1)      0
+ Launch Clock Source Latency                                  0
+ Launch Clock Path Delay                                   2461
+ Clock To Q                                                 540
+ Data Path Delay                                           1403
---------------------------------------------------------   ---- 
End-of-path arrival time (ps)                               4404
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1093/I                                         ClkMux                         0              2153  RISE       1
I__1093/O                                         ClkMux                       309              2461  RISE       1
counter_debounce_0_LC_5_4_3/clk                   LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_debounce_0_LC_5_4_3/lcout  LogicCell40_SEQ_MODE_1000    540              3001   1066  FALL      14
I__1065/I                          Odrv12                         0              3001   1943  FALL       1
I__1065/O                          Odrv12                       540              3541   1943  FALL       1
I__1074/I                          LocalMux                       0              3541   1943  FALL       1
I__1074/O                          LocalMux                     309              3850   1943  FALL       1
I__1077/I                          CEMux                          0              3850   1943  FALL       1
I__1077/O                          CEMux                        554              4404   1943  FALL       1
PWM_DFF5.Q_LC_5_2_2/ce             LogicCell40_SEQ_MODE_1000      0              4404   1943  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1095/I                                         ClkMux                         0              2153  RISE       1
I__1095/O                                         ClkMux                       309              2461  RISE       1
PWM_DFF5.Q_LC_5_2_2/clk                           LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 135 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_debounce_0_LC_5_4_3/lcout
Path End         : PWM_DFF3.Q_LC_7_4_7/ce
Capture Clock    : PWM_DFF3.Q_LC_7_4_7/clk
Hold Constraint  : 0p
Path slack       : 1943p

Capture Clock Arrival Time (PWM_Generator_Verilog|clk:R#1)      0
+ Capture Clock Source Latency                                  0
+ Capture Clock Path Delay                                   2461
- Setup Time                                                    0
----------------------------------------------------------   ---- 
End-of-path required time (ps)                               2461

Launch Clock Arrival Time (PWM_Generator_Verilog|clk:R#1)      0
+ Launch Clock Source Latency                                  0
+ Launch Clock Path Delay                                   2461
+ Clock To Q                                                 540
+ Data Path Delay                                           1403
---------------------------------------------------------   ---- 
End-of-path arrival time (ps)                               4404
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1093/I                                         ClkMux                         0              2153  RISE       1
I__1093/O                                         ClkMux                       309              2461  RISE       1
counter_debounce_0_LC_5_4_3/clk                   LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_debounce_0_LC_5_4_3/lcout  LogicCell40_SEQ_MODE_1000    540              3001   1066  FALL      14
I__1066/I                          Odrv12                         0              3001   1943  FALL       1
I__1066/O                          Odrv12                       540              3541   1943  FALL       1
I__1075/I                          LocalMux                       0              3541   1943  FALL       1
I__1075/O                          LocalMux                     309              3850   1943  FALL       1
I__1078/I                          CEMux                          0              3850   1943  FALL       1
I__1078/O                          CEMux                        554              4404   1943  FALL       1
PWM_DFF3.Q_LC_7_4_7/ce             LogicCell40_SEQ_MODE_1000      0              4404   1943  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1097/I                                         ClkMux                         0              2153  RISE       1
I__1097/O                                         ClkMux                       309              2461  RISE       1
PWM_DFF3.Q_LC_7_4_7/clk                           LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 136 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_debounce_0_LC_5_4_3/lcout
Path End         : PWM_DFF4.Q_LC_7_4_2/ce
Capture Clock    : PWM_DFF4.Q_LC_7_4_2/clk
Hold Constraint  : 0p
Path slack       : 1943p

Capture Clock Arrival Time (PWM_Generator_Verilog|clk:R#1)      0
+ Capture Clock Source Latency                                  0
+ Capture Clock Path Delay                                   2461
- Setup Time                                                    0
----------------------------------------------------------   ---- 
End-of-path required time (ps)                               2461

Launch Clock Arrival Time (PWM_Generator_Verilog|clk:R#1)      0
+ Launch Clock Source Latency                                  0
+ Launch Clock Path Delay                                   2461
+ Clock To Q                                                 540
+ Data Path Delay                                           1403
---------------------------------------------------------   ---- 
End-of-path arrival time (ps)                               4404
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1093/I                                         ClkMux                         0              2153  RISE       1
I__1093/O                                         ClkMux                       309              2461  RISE       1
counter_debounce_0_LC_5_4_3/clk                   LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_debounce_0_LC_5_4_3/lcout  LogicCell40_SEQ_MODE_1000    540              3001   1066  FALL      14
I__1066/I                          Odrv12                         0              3001   1943  FALL       1
I__1066/O                          Odrv12                       540              3541   1943  FALL       1
I__1075/I                          LocalMux                       0              3541   1943  FALL       1
I__1075/O                          LocalMux                     309              3850   1943  FALL       1
I__1078/I                          CEMux                          0              3850   1943  FALL       1
I__1078/O                          CEMux                        554              4404   1943  FALL       1
PWM_DFF4.Q_LC_7_4_2/ce             LogicCell40_SEQ_MODE_1000      0              4404   1943  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1097/I                                         ClkMux                         0              2153  RISE       1
I__1097/O                                         ClkMux                       309              2461  RISE       1
PWM_DFF4.Q_LC_7_4_2/clk                           LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 137 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_debounce_0_LC_5_4_3/lcout
Path End         : PWM_DFF6.Q_LC_5_2_1/ce
Capture Clock    : PWM_DFF6.Q_LC_5_2_1/clk
Hold Constraint  : 0p
Path slack       : 1943p

Capture Clock Arrival Time (PWM_Generator_Verilog|clk:R#1)      0
+ Capture Clock Source Latency                                  0
+ Capture Clock Path Delay                                   2461
- Setup Time                                                    0
----------------------------------------------------------   ---- 
End-of-path required time (ps)                               2461

Launch Clock Arrival Time (PWM_Generator_Verilog|clk:R#1)      0
+ Launch Clock Source Latency                                  0
+ Launch Clock Path Delay                                   2461
+ Clock To Q                                                 540
+ Data Path Delay                                           1403
---------------------------------------------------------   ---- 
End-of-path arrival time (ps)                               4404
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1093/I                                         ClkMux                         0              2153  RISE       1
I__1093/O                                         ClkMux                       309              2461  RISE       1
counter_debounce_0_LC_5_4_3/clk                   LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_debounce_0_LC_5_4_3/lcout  LogicCell40_SEQ_MODE_1000    540              3001   1066  FALL      14
I__1065/I                          Odrv12                         0              3001   1943  FALL       1
I__1065/O                          Odrv12                       540              3541   1943  FALL       1
I__1074/I                          LocalMux                       0              3541   1943  FALL       1
I__1074/O                          LocalMux                     309              3850   1943  FALL       1
I__1077/I                          CEMux                          0              3850   1943  FALL       1
I__1077/O                          CEMux                        554              4404   1943  FALL       1
PWM_DFF6.Q_LC_5_2_1/ce             LogicCell40_SEQ_MODE_1000      0              4404   1943  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1095/I                                         ClkMux                         0              2153  RISE       1
I__1095/O                                         ClkMux                       309              2461  RISE       1
PWM_DFF6.Q_LC_5_2_1/clk                           LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 138 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_debounce_0_LC_5_4_3/lcout
Path End         : DUTY_CYCLE0_7_LC_5_6_3/in2
Capture Clock    : DUTY_CYCLE0_7_LC_5_6_3/clk
Hold Constraint  : 0p
Path slack       : 2210p

Capture Clock Arrival Time (PWM_Generator_Verilog|clk:R#1)      0
+ Capture Clock Source Latency                                  0
+ Capture Clock Path Delay                                   2461
- Setup Time                                                    0
----------------------------------------------------------   ---- 
End-of-path required time (ps)                               2461

Launch Clock Arrival Time (PWM_Generator_Verilog|clk:R#1)      0
+ Launch Clock Source Latency                                  0
+ Launch Clock Path Delay                                   2461
+ Clock To Q                                                 540
+ Data Path Delay                                           1670
---------------------------------------------------------   ---- 
End-of-path arrival time (ps)                               4671
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1093/I                                         ClkMux                         0              2153  RISE       1
I__1093/O                                         ClkMux                       309              2461  RISE       1
counter_debounce_0_LC_5_4_3/clk                   LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_debounce_0_LC_5_4_3/lcout   LogicCell40_SEQ_MODE_1000    540              3001   1066  FALL      14
I__1063/I                           LocalMux                       0              3001   1880  FALL       1
I__1063/O                           LocalMux                     309              3310   1880  FALL       1
I__1072/I                           InMux                          0              3310   1880  FALL       1
I__1072/O                           InMux                        217              3527   1880  FALL       1
PWM_DFF4.Q_RNIUV3T5_LC_6_5_4/in3    LogicCell40_SEQ_MODE_0000      0              3527   1880  FALL       1
PWM_DFF4.Q_RNIUV3T5_LC_6_5_4/ltout  LogicCell40_SEQ_MODE_0000    267              3794   2209  RISE       1
I__972/I                            CascadeMux                     0              3794   2209  RISE       1
I__972/O                            CascadeMux                     0              3794   2209  RISE       1
PWM_DFF4.Q_RNIEU26C_LC_6_5_5/in2    LogicCell40_SEQ_MODE_0000      0              3794   2209  RISE       1
PWM_DFF4.Q_RNIEU26C_LC_6_5_5/lcout  LogicCell40_SEQ_MODE_0000    351              4145   2209  FALL       1
I__969/I                            LocalMux                       0              4145   2209  FALL       1
I__969/O                            LocalMux                     309              4453   2209  FALL       1
I__970/I                            InMux                          0              4453   2209  FALL       1
I__970/O                            InMux                        217              4671   2209  FALL       1
I__971/I                            CascadeMux                     0              4671   2209  FALL       1
I__971/O                            CascadeMux                     0              4671   2209  FALL       1
DUTY_CYCLE0_7_LC_5_6_3/in2          LogicCell40_SEQ_MODE_1000      0              4671   2209  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1088/I                                         ClkMux                         0              2153  RISE       1
I__1088/O                                         ClkMux                       309              2461  RISE       1
DUTY_CYCLE0_7_LC_5_6_3/clk                        LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 139 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : DUTY_CYCLE1_10_LC_4_3_6/lcout
Path End         : DUTY_CYCLE1_16_LC_4_4_4/in2
Capture Clock    : DUTY_CYCLE1_16_LC_4_4_4/clk
Hold Constraint  : 0p
Path slack       : 2210p

Capture Clock Arrival Time (PWM_Generator_Verilog|clk:R#1)      0
+ Capture Clock Source Latency                                  0
+ Capture Clock Path Delay                                   2461
- Setup Time                                                    0
----------------------------------------------------------   ---- 
End-of-path required time (ps)                               2461

Launch Clock Arrival Time (PWM_Generator_Verilog|clk:R#1)      0
+ Launch Clock Source Latency                                  0
+ Launch Clock Path Delay                                   2461
+ Clock To Q                                                 540
+ Data Path Delay                                           1670
---------------------------------------------------------   ---- 
End-of-path arrival time (ps)                               4671
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1092/I                                         ClkMux                         0              2153  RISE       1
I__1092/O                                         ClkMux                       309              2461  RISE       1
DUTY_CYCLE1_10_LC_4_3_6/clk                       LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
DUTY_CYCLE1_10_LC_4_3_6/lcout          LogicCell40_SEQ_MODE_1000    540              3001   1066  FALL       7
I__592/I                               LocalMux                       0              3001   1641  FALL       1
I__592/O                               LocalMux                     309              3310   1641  FALL       1
I__598/I                               InMux                          0              3310   1641  FALL       1
I__598/O                               InMux                        217              3527   1641  FALL       1
DUTY_CYCLE1_RNISP8M1_5_LC_5_3_4/in3    LogicCell40_SEQ_MODE_0000      0              3527   1641  FALL       1
DUTY_CYCLE1_RNISP8M1_5_LC_5_3_4/ltout  LogicCell40_SEQ_MODE_0000    267              3794   1641  RISE       1
I__589/I                               CascadeMux                     0              3794   1641  RISE       1
I__589/O                               CascadeMux                     0              3794   1641  RISE       1
PWM_DFF8.Q_RNI8DHB6_LC_5_3_5/in2       LogicCell40_SEQ_MODE_0000      0              3794   1641  RISE       1
PWM_DFF8.Q_RNI8DHB6_LC_5_3_5/lcout     LogicCell40_SEQ_MODE_0000    351              4145   2209  FALL       7
I__739/I                               LocalMux                       0              4145   2209  FALL       1
I__739/O                               LocalMux                     309              4453   2209  FALL       1
I__743/I                               InMux                          0              4453   2209  FALL       1
I__743/O                               InMux                        217              4671   2209  FALL       1
I__749/I                               CascadeMux                     0              4671   2209  FALL       1
I__749/O                               CascadeMux                     0              4671   2209  FALL       1
DUTY_CYCLE1_16_LC_4_4_4/in2            LogicCell40_SEQ_MODE_1000      0              4671   2209  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1090/I                                         ClkMux                         0              2153  RISE       1
I__1090/O                                         ClkMux                       309              2461  RISE       1
DUTY_CYCLE1_16_LC_4_4_4/clk                       LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 140 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_debounce_0_LC_5_4_3/lcout
Path End         : DUTY_CYCLE0_18_LC_5_7_6/in1
Capture Clock    : DUTY_CYCLE0_18_LC_5_7_6/clk
Hold Constraint  : 0p
Path slack       : 2252p

Capture Clock Arrival Time (PWM_Generator_Verilog|clk:R#1)      0
+ Capture Clock Source Latency                                  0
+ Capture Clock Path Delay                                   2461
- Setup Time                                                    0
----------------------------------------------------------   ---- 
End-of-path required time (ps)                               2461

Launch Clock Arrival Time (PWM_Generator_Verilog|clk:R#1)      0
+ Launch Clock Source Latency                                  0
+ Launch Clock Path Delay                                   2461
+ Clock To Q                                                 540
+ Data Path Delay                                           1712
---------------------------------------------------------   ---- 
End-of-path arrival time (ps)                               4713
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1093/I                                         ClkMux                         0              2153  RISE       1
I__1093/O                                         ClkMux                       309              2461  RISE       1
counter_debounce_0_LC_5_4_3/clk                   LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_debounce_0_LC_5_4_3/lcout   LogicCell40_SEQ_MODE_1000    540              3001   1066  FALL      14
I__1063/I                           LocalMux                       0              3001   1880  FALL       1
I__1063/O                           LocalMux                     309              3310   1880  FALL       1
I__1072/I                           InMux                          0              3310   1880  FALL       1
I__1072/O                           InMux                        217              3527   1880  FALL       1
PWM_DFF4.Q_RNIUV3T5_LC_6_5_4/in3    LogicCell40_SEQ_MODE_0000      0              3527   1880  FALL       1
PWM_DFF4.Q_RNIUV3T5_LC_6_5_4/lcout  LogicCell40_SEQ_MODE_0000    288              3815   1880  FALL       9
I__1112/I                           Odrv4                          0              3815   2251  FALL       1
I__1112/O                           Odrv4                        372              4187   2251  FALL       1
I__1117/I                           LocalMux                       0              4187   2251  FALL       1
I__1117/O                           LocalMux                     309              4495   2251  FALL       1
I__1124/I                           InMux                          0              4495   2251  FALL       1
I__1124/O                           InMux                        217              4713   2251  FALL       1
DUTY_CYCLE0_18_LC_5_7_6/in1         LogicCell40_SEQ_MODE_1000      0              4713   2251  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1086/I                                         ClkMux                         0              2153  RISE       1
I__1086/O                                         ClkMux                       309              2461  RISE       1
DUTY_CYCLE0_18_LC_5_7_6/clk                       LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 141 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : DUTY_CYCLE0_11_LC_5_6_7/lcout
Path End         : DUTY_CYCLE0_4_LC_6_6_2/in1
Capture Clock    : DUTY_CYCLE0_4_LC_6_6_2/clk
Hold Constraint  : 0p
Path slack       : 2266p

Capture Clock Arrival Time (PWM_Generator_Verilog|clk:R#1)      0
+ Capture Clock Source Latency                                  0
+ Capture Clock Path Delay                                   2461
- Setup Time                                                    0
----------------------------------------------------------   ---- 
End-of-path required time (ps)                               2461

Launch Clock Arrival Time (PWM_Generator_Verilog|clk:R#1)      0
+ Launch Clock Source Latency                                  0
+ Launch Clock Path Delay                                   2461
+ Clock To Q                                                 540
+ Data Path Delay                                           1726
---------------------------------------------------------   ---- 
End-of-path arrival time (ps)                               4727
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1088/I                                         ClkMux                         0              2153  RISE       1
I__1088/O                                         ClkMux                       309              2461  RISE       1
DUTY_CYCLE0_11_LC_5_6_7/clk                       LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
DUTY_CYCLE0_11_LC_5_6_7/lcout             LogicCell40_SEQ_MODE_1000    540              3001   1066  FALL       5
I__957/I                                  LocalMux                       0              3001   2265  FALL       1
I__957/O                                  LocalMux                     309              3310   2265  FALL       1
I__962/I                                  InMux                          0              3310   2265  FALL       1
I__962/O                                  InMux                        217              3527   2265  FALL       1
DUTY_CYCLE0_RNI85EK3_0_11_LC_5_5_4/in1    LogicCell40_SEQ_MODE_0000      0              3527   2265  FALL       1
DUTY_CYCLE0_RNI85EK3_0_11_LC_5_5_4/ltout  LogicCell40_SEQ_MODE_0000    323              3850   2265  RISE       1
I__839/I                                  CascadeMux                     0              3850   2265  RISE       1
I__839/O                                  CascadeMux                     0              3850   2265  RISE       1
PWM_DFF2.Q_RNIGUU86_LC_5_5_5/in2          LogicCell40_SEQ_MODE_0000      0              3850   2265  RISE       1
PWM_DFF2.Q_RNIGUU86_LC_5_5_5/lcout        LogicCell40_SEQ_MODE_0000    351              4201   2265  FALL       9
I__1130/I                                 LocalMux                       0              4201   2265  FALL       1
I__1130/O                                 LocalMux                     309              4509   2265  FALL       1
I__1137/I                                 InMux                          0              4509   2265  FALL       1
I__1137/O                                 InMux                        217              4727   2265  FALL       1
DUTY_CYCLE0_4_LC_6_6_2/in1                LogicCell40_SEQ_MODE_1000      0              4727   2265  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1091/I                                         ClkMux                         0              2153  RISE       1
I__1091/O                                         ClkMux                       309              2461  RISE       1
DUTY_CYCLE0_4_LC_6_6_2/clk                        LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 142 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : DUTY_CYCLE0_11_LC_5_6_7/lcout
Path End         : DUTY_CYCLE0_6_LC_5_6_2/in1
Capture Clock    : DUTY_CYCLE0_6_LC_5_6_2/clk
Hold Constraint  : 0p
Path slack       : 2308p

Capture Clock Arrival Time (PWM_Generator_Verilog|clk:R#1)      0
+ Capture Clock Source Latency                                  0
+ Capture Clock Path Delay                                   2461
- Setup Time                                                    0
----------------------------------------------------------   ---- 
End-of-path required time (ps)                               2461

Launch Clock Arrival Time (PWM_Generator_Verilog|clk:R#1)      0
+ Launch Clock Source Latency                                  0
+ Launch Clock Path Delay                                   2461
+ Clock To Q                                                 540
+ Data Path Delay                                           1768
---------------------------------------------------------   ---- 
End-of-path arrival time (ps)                               4769
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1088/I                                         ClkMux                         0              2153  RISE       1
I__1088/O                                         ClkMux                       309              2461  RISE       1
DUTY_CYCLE0_11_LC_5_6_7/clk                       LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
DUTY_CYCLE0_11_LC_5_6_7/lcout           LogicCell40_SEQ_MODE_1000    540              3001   1066  FALL       5
I__958/I                                LocalMux                       0              3001   2307  FALL       1
I__958/O                                LocalMux                     309              3310   2307  FALL       1
I__963/I                                InMux                          0              3310   2307  FALL       1
I__963/O                                InMux                        217              3527   2307  FALL       1
DUTY_CYCLE0_RNI85EK3_11_LC_4_5_6/in0    LogicCell40_SEQ_MODE_0000      0              3527   2307  FALL       1
DUTY_CYCLE0_RNI85EK3_11_LC_4_5_6/ltout  LogicCell40_SEQ_MODE_0000    365              3892   2307  RISE       1
I__562/I                                CascadeMux                     0              3892   2307  RISE       1
I__562/O                                CascadeMux                     0              3892   2307  RISE       1
DUTY_CYCLE0_RNI32UK6_6_LC_4_5_7/in2     LogicCell40_SEQ_MODE_0000      0              3892   2307  RISE       1
DUTY_CYCLE0_RNI32UK6_6_LC_4_5_7/lcout   LogicCell40_SEQ_MODE_0000    351              4243   2307  FALL       1
I__879/I                                LocalMux                       0              4243   2307  FALL       1
I__879/O                                LocalMux                     309              4551   2307  FALL       1
I__880/I                                InMux                          0              4551   2307  FALL       1
I__880/O                                InMux                        217              4769   2307  FALL       1
DUTY_CYCLE0_6_LC_5_6_2/in1              LogicCell40_SEQ_MODE_1000      0              4769   2307  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1088/I                                         ClkMux                         0              2153  RISE       1
I__1088/O                                         ClkMux                       309              2461  RISE       1
DUTY_CYCLE0_6_LC_5_6_2/clk                        LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 143 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : DUTY_CYCLE0_14_LC_5_7_2/lcout
Path End         : DUTY_CYCLE0_8_LC_5_6_4/in2
Capture Clock    : DUTY_CYCLE0_8_LC_5_6_4/clk
Hold Constraint  : 0p
Path slack       : 2581p

Capture Clock Arrival Time (PWM_Generator_Verilog|clk:R#1)      0
+ Capture Clock Source Latency                                  0
+ Capture Clock Path Delay                                   2461
- Setup Time                                                    0
----------------------------------------------------------   ---- 
End-of-path required time (ps)                               2461

Launch Clock Arrival Time (PWM_Generator_Verilog|clk:R#1)      0
+ Launch Clock Source Latency                                  0
+ Launch Clock Path Delay                                   2461
+ Clock To Q                                                 540
+ Data Path Delay                                           2041
---------------------------------------------------------   ---- 
End-of-path arrival time (ps)                               5042
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1086/I                                         ClkMux                         0              2153  RISE       1
I__1086/O                                         ClkMux                       309              2461  RISE       1
DUTY_CYCLE0_14_LC_5_7_2/clk                       LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
DUTY_CYCLE0_14_LC_5_7_2/lcout           LogicCell40_SEQ_MODE_1000    540              3001   1066  FALL       5
I__1191/I                               LocalMux                       0              3001   2581  FALL       1
I__1191/O                               LocalMux                     309              3310   2581  FALL       1
I__1196/I                               InMux                          0              3310   2581  FALL       1
I__1196/O                               InMux                        217              3527   2581  FALL       1
DUTY_CYCLE0_RNI6FK01_13_LC_4_6_5/in3    LogicCell40_SEQ_MODE_0000      0              3527   2581  FALL       1
DUTY_CYCLE0_RNI6FK01_13_LC_4_6_5/ltout  LogicCell40_SEQ_MODE_0000    267              3794   2581  RISE       1
I__561/I                                CascadeMux                     0              3794   2581  RISE       1
I__561/O                                CascadeMux                     0              3794   2581  RISE       1
DUTY_CYCLE0_RNI54UK6_8_LC_4_6_6/in2     LogicCell40_SEQ_MODE_0000      0              3794   2581  RISE       1
DUTY_CYCLE0_RNI54UK6_8_LC_4_6_6/lcout   LogicCell40_SEQ_MODE_0000    351              4145   2581  FALL       1
I__873/I                                Odrv4                          0              4145   2581  FALL       1
I__873/O                                Odrv4                        372              4516   2581  FALL       1
I__874/I                                LocalMux                       0              4516   2581  FALL       1
I__874/O                                LocalMux                     309              4825   2581  FALL       1
I__875/I                                InMux                          0              4825   2581  FALL       1
I__875/O                                InMux                        217              5042   2581  FALL       1
I__876/I                                CascadeMux                     0              5042   2581  FALL       1
I__876/O                                CascadeMux                     0              5042   2581  FALL       1
DUTY_CYCLE0_8_LC_5_6_4/in2              LogicCell40_SEQ_MODE_1000      0              5042   2581  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1088/I                                         ClkMux                         0              2153  RISE       1
I__1088/O                                         ClkMux                       309              2461  RISE       1
DUTY_CYCLE0_8_LC_5_6_4/clk                        LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 144 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : DUTY_CYCLE0_11_LC_5_6_7/lcout
Path End         : DUTY_CYCLE0_18_LC_5_7_6/in2
Capture Clock    : DUTY_CYCLE0_18_LC_5_7_6/clk
Hold Constraint  : 0p
Path slack       : 2637p

Capture Clock Arrival Time (PWM_Generator_Verilog|clk:R#1)      0
+ Capture Clock Source Latency                                  0
+ Capture Clock Path Delay                                   2461
- Setup Time                                                    0
----------------------------------------------------------   ---- 
End-of-path required time (ps)                               2461

Launch Clock Arrival Time (PWM_Generator_Verilog|clk:R#1)      0
+ Launch Clock Source Latency                                  0
+ Launch Clock Path Delay                                   2461
+ Clock To Q                                                 540
+ Data Path Delay                                           2097
---------------------------------------------------------   ---- 
End-of-path arrival time (ps)                               5098
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1088/I                                         ClkMux                         0              2153  RISE       1
I__1088/O                                         ClkMux                       309              2461  RISE       1
DUTY_CYCLE0_11_LC_5_6_7/clk                       LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
DUTY_CYCLE0_11_LC_5_6_7/lcout             LogicCell40_SEQ_MODE_1000    540              3001   1066  FALL       5
I__957/I                                  LocalMux                       0              3001   2265  FALL       1
I__957/O                                  LocalMux                     309              3310   2265  FALL       1
I__962/I                                  InMux                          0              3310   2265  FALL       1
I__962/O                                  InMux                        217              3527   2265  FALL       1
DUTY_CYCLE0_RNI85EK3_0_11_LC_5_5_4/in1    LogicCell40_SEQ_MODE_0000      0              3527   2265  FALL       1
DUTY_CYCLE0_RNI85EK3_0_11_LC_5_5_4/ltout  LogicCell40_SEQ_MODE_0000    323              3850   2265  RISE       1
I__839/I                                  CascadeMux                     0              3850   2265  RISE       1
I__839/O                                  CascadeMux                     0              3850   2265  RISE       1
PWM_DFF2.Q_RNIGUU86_LC_5_5_5/in2          LogicCell40_SEQ_MODE_0000      0              3850   2265  RISE       1
PWM_DFF2.Q_RNIGUU86_LC_5_5_5/lcout        LogicCell40_SEQ_MODE_0000    351              4201   2265  FALL       9
I__1128/I                                 Odrv4                          0              4201   2637  FALL       1
I__1128/O                                 Odrv4                        372              4572   2637  FALL       1
I__1134/I                                 LocalMux                       0              4572   2637  FALL       1
I__1134/O                                 LocalMux                     309              4881   2637  FALL       1
I__1141/I                                 InMux                          0              4881   2637  FALL       1
I__1141/O                                 InMux                        217              5098   2637  FALL       1
I__1143/I                                 CascadeMux                     0              5098   2637  FALL       1
I__1143/O                                 CascadeMux                     0              5098   2637  FALL       1
DUTY_CYCLE0_18_LC_5_7_6/in2               LogicCell40_SEQ_MODE_1000      0              5098   2637  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1086/I                                         ClkMux                         0              2153  RISE       1
I__1086/O                                         ClkMux                       309              2461  RISE       1
DUTY_CYCLE0_18_LC_5_7_6/clk                       LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 145 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : DUTY_CYCLE0_14_LC_5_7_2/lcout
Path End         : DUTY_CYCLE0_10_LC_5_6_6/in1
Capture Clock    : DUTY_CYCLE0_10_LC_5_6_6/clk
Hold Constraint  : 0p
Path slack       : 2757p

Capture Clock Arrival Time (PWM_Generator_Verilog|clk:R#1)      0
+ Capture Clock Source Latency                                  0
+ Capture Clock Path Delay                                   2461
- Setup Time                                                    0
----------------------------------------------------------   ---- 
End-of-path required time (ps)                               2461

Launch Clock Arrival Time (PWM_Generator_Verilog|clk:R#1)      0
+ Launch Clock Source Latency                                  0
+ Launch Clock Path Delay                                   2461
+ Clock To Q                                                 540
+ Data Path Delay                                           2217
---------------------------------------------------------   ---- 
End-of-path arrival time (ps)                               5218
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1086/I                                         ClkMux                         0              2153  RISE       1
I__1086/O                                         ClkMux                       309              2461  RISE       1
DUTY_CYCLE0_14_LC_5_7_2/clk                       LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
DUTY_CYCLE0_14_LC_5_7_2/lcout           LogicCell40_SEQ_MODE_1000    540              3001   1066  FALL       5
I__1191/I                               LocalMux                       0              3001   2581  FALL       1
I__1191/O                               LocalMux                     309              3310   2581  FALL       1
I__1196/I                               InMux                          0              3310   2581  FALL       1
I__1196/O                               InMux                        217              3527   2581  FALL       1
DUTY_CYCLE0_RNI6FK01_13_LC_4_6_5/in3    LogicCell40_SEQ_MODE_0000      0              3527   2581  FALL       1
DUTY_CYCLE0_RNI6FK01_13_LC_4_6_5/lcout  LogicCell40_SEQ_MODE_0000    288              3815   2756  FALL       5
I__554/I                                LocalMux                       0              3815   2756  FALL       1
I__554/O                                LocalMux                     309              4124   2756  FALL       1
I__559/I                                InMux                          0              4124   2756  FALL       1
I__559/O                                InMux                        217              4341   2756  FALL       1
I__560/I                                CascadeMux                     0              4341   2756  FALL       1
I__560/O                                CascadeMux                     0              4341   2756  FALL       1
DUTY_CYCLE0_RNIEVQJ6_10_LC_4_5_1/in2    LogicCell40_SEQ_MODE_0000      0              4341   2756  FALL       1
DUTY_CYCLE0_RNIEVQJ6_10_LC_4_5_1/lcout  LogicCell40_SEQ_MODE_0000    351              4692   2756  FALL       1
I__866/I                                LocalMux                       0              4692   2756  FALL       1
I__866/O                                LocalMux                     309              5000   2756  FALL       1
I__867/I                                InMux                          0              5000   2756  FALL       1
I__867/O                                InMux                        217              5218   2756  FALL       1
DUTY_CYCLE0_10_LC_5_6_6/in1             LogicCell40_SEQ_MODE_1000      0              5218   2756  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1088/I                                         ClkMux                         0              2153  RISE       1
I__1088/O                                         ClkMux                       309              2461  RISE       1
DUTY_CYCLE0_10_LC_5_6_6/clk                       LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 146 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : DUTY_CYCLE0_14_LC_5_7_2/lcout
Path End         : DUTY_CYCLE0_9_LC_5_6_5/in2
Capture Clock    : DUTY_CYCLE0_9_LC_5_6_5/clk
Hold Constraint  : 0p
Path slack       : 2785p

Capture Clock Arrival Time (PWM_Generator_Verilog|clk:R#1)      0
+ Capture Clock Source Latency                                  0
+ Capture Clock Path Delay                                   2461
- Setup Time                                                    0
----------------------------------------------------------   ---- 
End-of-path required time (ps)                               2461

Launch Clock Arrival Time (PWM_Generator_Verilog|clk:R#1)      0
+ Launch Clock Source Latency                                  0
+ Launch Clock Path Delay                                   2461
+ Clock To Q                                                 540
+ Data Path Delay                                           2245
---------------------------------------------------------   ---- 
End-of-path arrival time (ps)                               5246
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1086/I                                         ClkMux                         0              2153  RISE       1
I__1086/O                                         ClkMux                       309              2461  RISE       1
DUTY_CYCLE0_14_LC_5_7_2/clk                       LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
DUTY_CYCLE0_14_LC_5_7_2/lcout           LogicCell40_SEQ_MODE_1000    540              3001   1066  FALL       5
I__1191/I                               LocalMux                       0              3001   2581  FALL       1
I__1191/O                               LocalMux                     309              3310   2581  FALL       1
I__1196/I                               InMux                          0              3310   2581  FALL       1
I__1196/O                               InMux                        217              3527   2581  FALL       1
DUTY_CYCLE0_RNI6FK01_13_LC_4_6_5/in3    LogicCell40_SEQ_MODE_0000      0              3527   2581  FALL       1
DUTY_CYCLE0_RNI6FK01_13_LC_4_6_5/lcout  LogicCell40_SEQ_MODE_0000    288              3815   2756  FALL       5
I__553/I                                LocalMux                       0              3815   2784  FALL       1
I__553/O                                LocalMux                     309              4124   2784  FALL       1
I__556/I                                InMux                          0              4124   2784  FALL       1
I__556/O                                InMux                        217              4341   2784  FALL       1
DUTY_CYCLE0_RNI65UK6_9_LC_4_6_4/in1     LogicCell40_SEQ_MODE_0000      0              4341   2784  FALL       1
DUTY_CYCLE0_RNI65UK6_9_LC_4_6_4/lcout   LogicCell40_SEQ_MODE_0000    379              4720   2784  FALL       1
I__869/I                                LocalMux                       0              4720   2784  FALL       1
I__869/O                                LocalMux                     309              5028   2784  FALL       1
I__870/I                                InMux                          0              5028   2784  FALL       1
I__870/O                                InMux                        217              5246   2784  FALL       1
I__871/I                                CascadeMux                     0              5246   2784  FALL       1
I__871/O                                CascadeMux                     0              5246   2784  FALL       1
DUTY_CYCLE0_9_LC_5_6_5/in2              LogicCell40_SEQ_MODE_1000      0              5246   2784  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1088/I                                         ClkMux                         0              2153  RISE       1
I__1088/O                                         ClkMux                       309              2461  RISE       1
DUTY_CYCLE0_9_LC_5_6_5/clk                        LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 147 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_debounce_0_LC_5_4_3/lcout
Path End         : DUTY_CYCLE0_13_LC_5_7_1/in2
Capture Clock    : DUTY_CYCLE0_13_LC_5_7_1/clk
Hold Constraint  : 0p
Path slack       : 2785p

Capture Clock Arrival Time (PWM_Generator_Verilog|clk:R#1)      0
+ Capture Clock Source Latency                                  0
+ Capture Clock Path Delay                                   2461
- Setup Time                                                    0
----------------------------------------------------------   ---- 
End-of-path required time (ps)                               2461

Launch Clock Arrival Time (PWM_Generator_Verilog|clk:R#1)      0
+ Launch Clock Source Latency                                  0
+ Launch Clock Path Delay                                   2461
+ Clock To Q                                                 540
+ Data Path Delay                                           2245
---------------------------------------------------------   ---- 
End-of-path arrival time (ps)                               5246
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1093/I                                         ClkMux                         0              2153  RISE       1
I__1093/O                                         ClkMux                       309              2461  RISE       1
counter_debounce_0_LC_5_4_3/clk                   LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_debounce_0_LC_5_4_3/lcout     LogicCell40_SEQ_MODE_1000    540              3001   1066  FALL      14
I__1063/I                             LocalMux                       0              3001   1880  FALL       1
I__1063/O                             LocalMux                     309              3310   1880  FALL       1
I__1072/I                             InMux                          0              3310   1880  FALL       1
I__1072/O                             InMux                        217              3527   1880  FALL       1
PWM_DFF4.Q_RNIUV3T5_LC_6_5_4/in3      LogicCell40_SEQ_MODE_0000      0              3527   1880  FALL       1
PWM_DFF4.Q_RNIUV3T5_LC_6_5_4/lcout    LogicCell40_SEQ_MODE_0000    288              3815   1880  FALL       9
I__1113/I                             LocalMux                       0              3815   1880  FALL       1
I__1113/O                             LocalMux                     309              4124   1880  FALL       1
I__1119/I                             InMux                          0              4124   2784  FALL       1
I__1119/O                             InMux                        217              4341   2784  FALL       1
PWM_DFF4.Q_RNIEU26C_0_LC_6_6_7/in1    LogicCell40_SEQ_MODE_0000      0              4341   2784  FALL       1
PWM_DFF4.Q_RNIEU26C_0_LC_6_6_7/lcout  LogicCell40_SEQ_MODE_0000    379              4720   2784  FALL       1
I__1144/I                             LocalMux                       0              4720   2784  FALL       1
I__1144/O                             LocalMux                     309              5028   2784  FALL       1
I__1145/I                             InMux                          0              5028   2784  FALL       1
I__1145/O                             InMux                        217              5246   2784  FALL       1
I__1146/I                             CascadeMux                     0              5246   2784  FALL       1
I__1146/O                             CascadeMux                     0              5246   2784  FALL       1
DUTY_CYCLE0_13_LC_5_7_1/in2           LogicCell40_SEQ_MODE_1000      0              5246   2784  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1086/I                                         ClkMux                         0              2153  RISE       1
I__1086/O                                         ClkMux                       309              2461  RISE       1
DUTY_CYCLE0_13_LC_5_7_1/clk                       LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 148 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : DUTY_CYCLE0_14_LC_5_7_2/lcout
Path End         : DUTY_CYCLE0_5_LC_5_6_1/in2
Capture Clock    : DUTY_CYCLE0_5_LC_5_6_1/clk
Hold Constraint  : 0p
Path slack       : 2792p

Capture Clock Arrival Time (PWM_Generator_Verilog|clk:R#1)      0
+ Capture Clock Source Latency                                  0
+ Capture Clock Path Delay                                   2461
- Setup Time                                                    0
----------------------------------------------------------   ---- 
End-of-path required time (ps)                               2461

Launch Clock Arrival Time (PWM_Generator_Verilog|clk:R#1)      0
+ Launch Clock Source Latency                                  0
+ Launch Clock Path Delay                                   2461
+ Clock To Q                                                 540
+ Data Path Delay                                           2252
---------------------------------------------------------   ---- 
End-of-path arrival time (ps)                               5253
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1086/I                                         ClkMux                         0              2153  RISE       1
I__1086/O                                         ClkMux                       309              2461  RISE       1
DUTY_CYCLE0_14_LC_5_7_2/clk                       LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
DUTY_CYCLE0_14_LC_5_7_2/lcout           LogicCell40_SEQ_MODE_1000    540              3001   1066  FALL       5
I__1191/I                               LocalMux                       0              3001   2581  FALL       1
I__1191/O                               LocalMux                     309              3310   2581  FALL       1
I__1196/I                               InMux                          0              3310   2581  FALL       1
I__1196/O                               InMux                        217              3527   2581  FALL       1
DUTY_CYCLE0_RNI6FK01_13_LC_4_6_5/in3    LogicCell40_SEQ_MODE_0000      0              3527   2581  FALL       1
DUTY_CYCLE0_RNI6FK01_13_LC_4_6_5/lcout  LogicCell40_SEQ_MODE_0000    288              3815   2756  FALL       5
I__553/I                                LocalMux                       0              3815   2784  FALL       1
I__553/O                                LocalMux                     309              4124   2784  FALL       1
I__555/I                                InMux                          0              4124   2791  FALL       1
I__555/O                                InMux                        217              4341   2791  FALL       1
DUTY_CYCLE0_RNI21UK6_5_LC_4_6_1/in0     LogicCell40_SEQ_MODE_0000      0              4341   2791  FALL       1
DUTY_CYCLE0_RNI21UK6_5_LC_4_6_1/lcout   LogicCell40_SEQ_MODE_0000    386              4727   2791  FALL       1
I__882/I                                LocalMux                       0              4727   2791  FALL       1
I__882/O                                LocalMux                     309              5035   2791  FALL       1
I__883/I                                InMux                          0              5035   2791  FALL       1
I__883/O                                InMux                        217              5253   2791  FALL       1
I__884/I                                CascadeMux                     0              5253   2791  FALL       1
I__884/O                                CascadeMux                     0              5253   2791  FALL       1
DUTY_CYCLE0_5_LC_5_6_1/in2              LogicCell40_SEQ_MODE_1000      0              5253   2791  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1088/I                                         ClkMux                         0              2153  RISE       1
I__1088/O                                         ClkMux                       309              2461  RISE       1
DUTY_CYCLE0_5_LC_5_6_1/clk                        LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 149 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : DUTY_CYCLE0_14_LC_5_7_2/lcout
Path End         : DUTY_CYCLE0_12_LC_5_7_0/in2
Capture Clock    : DUTY_CYCLE0_12_LC_5_7_0/clk
Hold Constraint  : 0p
Path slack       : 2792p

Capture Clock Arrival Time (PWM_Generator_Verilog|clk:R#1)      0
+ Capture Clock Source Latency                                  0
+ Capture Clock Path Delay                                   2461
- Setup Time                                                    0
----------------------------------------------------------   ---- 
End-of-path required time (ps)                               2461

Launch Clock Arrival Time (PWM_Generator_Verilog|clk:R#1)      0
+ Launch Clock Source Latency                                  0
+ Launch Clock Path Delay                                   2461
+ Clock To Q                                                 540
+ Data Path Delay                                           2252
---------------------------------------------------------   ---- 
End-of-path arrival time (ps)                               5253
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1086/I                                         ClkMux                         0              2153  RISE       1
I__1086/O                                         ClkMux                       309              2461  RISE       1
DUTY_CYCLE0_14_LC_5_7_2/clk                       LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
DUTY_CYCLE0_14_LC_5_7_2/lcout           LogicCell40_SEQ_MODE_1000    540              3001   1066  FALL       5
I__1191/I                               LocalMux                       0              3001   2581  FALL       1
I__1191/O                               LocalMux                     309              3310   2581  FALL       1
I__1196/I                               InMux                          0              3310   2581  FALL       1
I__1196/O                               InMux                        217              3527   2581  FALL       1
DUTY_CYCLE0_RNI6FK01_13_LC_4_6_5/in3    LogicCell40_SEQ_MODE_0000      0              3527   2581  FALL       1
DUTY_CYCLE0_RNI6FK01_13_LC_4_6_5/lcout  LogicCell40_SEQ_MODE_0000    288              3815   2756  FALL       5
I__553/I                                LocalMux                       0              3815   2784  FALL       1
I__553/O                                LocalMux                     309              4124   2784  FALL       1
I__557/I                                InMux                          0              4124   2791  FALL       1
I__557/O                                InMux                        217              4341   2791  FALL       1
DUTY_CYCLE0_RNIG1RJ6_12_LC_4_6_7/in0    LogicCell40_SEQ_MODE_0000      0              4341   2791  FALL       1
DUTY_CYCLE0_RNIG1RJ6_12_LC_4_6_7/lcout  LogicCell40_SEQ_MODE_0000    386              4727   2791  FALL       1
I__858/I                                LocalMux                       0              4727   2791  FALL       1
I__858/O                                LocalMux                     309              5035   2791  FALL       1
I__859/I                                InMux                          0              5035   2791  FALL       1
I__859/O                                InMux                        217              5253   2791  FALL       1
I__860/I                                CascadeMux                     0              5253   2791  FALL       1
I__860/O                                CascadeMux                     0              5253   2791  FALL       1
DUTY_CYCLE0_12_LC_5_7_0/in2             LogicCell40_SEQ_MODE_1000      0              5253   2791  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1086/I                                         ClkMux                         0              2153  RISE       1
I__1086/O                                         ClkMux                       309              2461  RISE       1
DUTY_CYCLE0_12_LC_5_7_0/clk                       LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 150 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_debounce_0_LC_5_4_3/lcout
Path End         : DUTY_CYCLE0_11_LC_5_6_7/in2
Capture Clock    : DUTY_CYCLE0_11_LC_5_6_7/clk
Hold Constraint  : 0p
Path slack       : 2792p

Capture Clock Arrival Time (PWM_Generator_Verilog|clk:R#1)      0
+ Capture Clock Source Latency                                  0
+ Capture Clock Path Delay                                   2461
- Setup Time                                                    0
----------------------------------------------------------   ---- 
End-of-path required time (ps)                               2461

Launch Clock Arrival Time (PWM_Generator_Verilog|clk:R#1)      0
+ Launch Clock Source Latency                                  0
+ Launch Clock Path Delay                                   2461
+ Clock To Q                                                 540
+ Data Path Delay                                           2252
---------------------------------------------------------   ---- 
End-of-path arrival time (ps)                               5253
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1093/I                                         ClkMux                         0              2153  RISE       1
I__1093/O                                         ClkMux                       309              2461  RISE       1
counter_debounce_0_LC_5_4_3/clk                   LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_debounce_0_LC_5_4_3/lcout     LogicCell40_SEQ_MODE_1000    540              3001   1066  FALL      14
I__1063/I                             LocalMux                       0              3001   1880  FALL       1
I__1063/O                             LocalMux                     309              3310   1880  FALL       1
I__1072/I                             InMux                          0              3310   1880  FALL       1
I__1072/O                             InMux                        217              3527   1880  FALL       1
PWM_DFF4.Q_RNIUV3T5_LC_6_5_4/in3      LogicCell40_SEQ_MODE_0000      0              3527   1880  FALL       1
PWM_DFF4.Q_RNIUV3T5_LC_6_5_4/lcout    LogicCell40_SEQ_MODE_0000    288              3815   1880  FALL       9
I__1111/I                             LocalMux                       0              3815   2791  FALL       1
I__1111/O                             LocalMux                     309              4124   2791  FALL       1
I__1116/I                             InMux                          0              4124   2791  FALL       1
I__1116/O                             InMux                        217              4341   2791  FALL       1
PWM_DFF4.Q_RNIEU26C_3_LC_5_5_7/in0    LogicCell40_SEQ_MODE_0000      0              4341   2791  FALL       1
PWM_DFF4.Q_RNIEU26C_3_LC_5_5_7/lcout  LogicCell40_SEQ_MODE_0000    386              4727   2791  FALL       1
I__862/I                              LocalMux                       0              4727   2791  FALL       1
I__862/O                              LocalMux                     309              5035   2791  FALL       1
I__863/I                              InMux                          0              5035   2791  FALL       1
I__863/O                              InMux                        217              5253   2791  FALL       1
I__864/I                              CascadeMux                     0              5253   2791  FALL       1
I__864/O                              CascadeMux                     0              5253   2791  FALL       1
DUTY_CYCLE0_11_LC_5_6_7/in2           LogicCell40_SEQ_MODE_1000      0              5253   2791  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1088/I                                         ClkMux                         0              2153  RISE       1
I__1088/O                                         ClkMux                       309              2461  RISE       1
DUTY_CYCLE0_11_LC_5_6_7/clk                       LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 151 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : DUTY_CYCLE1_10_LC_4_3_6/lcout
Path End         : DUTY_CYCLE1_7_LC_4_3_3/in2
Capture Clock    : DUTY_CYCLE1_7_LC_4_3_3/clk
Hold Constraint  : 0p
Path slack       : 3023p

Capture Clock Arrival Time (PWM_Generator_Verilog|clk:R#1)      0
+ Capture Clock Source Latency                                  0
+ Capture Clock Path Delay                                   2461
- Setup Time                                                    0
----------------------------------------------------------   ---- 
End-of-path required time (ps)                               2461

Launch Clock Arrival Time (PWM_Generator_Verilog|clk:R#1)      0
+ Launch Clock Source Latency                                  0
+ Launch Clock Path Delay                                   2461
+ Clock To Q                                                 540
+ Data Path Delay                                           2483
---------------------------------------------------------   ---- 
End-of-path arrival time (ps)                               5484
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1092/I                                         ClkMux                         0              2153  RISE       1
I__1092/O                                         ClkMux                       309              2461  RISE       1
DUTY_CYCLE1_10_LC_4_3_6/clk                       LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
DUTY_CYCLE1_10_LC_4_3_6/lcout          LogicCell40_SEQ_MODE_1000    540              3001   1066  FALL       7
I__592/I                               LocalMux                       0              3001   1641  FALL       1
I__592/O                               LocalMux                     309              3310   1641  FALL       1
I__598/I                               InMux                          0              3310   1641  FALL       1
I__598/O                               InMux                        217              3527   1641  FALL       1
DUTY_CYCLE1_RNISP8M1_5_LC_5_3_4/in3    LogicCell40_SEQ_MODE_0000      0              3527   1641  FALL       1
DUTY_CYCLE1_RNISP8M1_5_LC_5_3_4/ltout  LogicCell40_SEQ_MODE_0000    267              3794   1641  RISE       1
I__589/I                               CascadeMux                     0              3794   1641  RISE       1
I__589/O                               CascadeMux                     0              3794   1641  RISE       1
PWM_DFF8.Q_RNI8DHB6_LC_5_3_5/in2       LogicCell40_SEQ_MODE_0000      0              3794   1641  RISE       1
PWM_DFF8.Q_RNI8DHB6_LC_5_3_5/lcout     LogicCell40_SEQ_MODE_0000    351              4145   2209  FALL       7
I__740/I                               LocalMux                       0              4145   3023  FALL       1
I__740/O                               LocalMux                     309              4453   3023  FALL       1
I__744/I                               InMux                          0              4453   3023  FALL       1
I__744/O                               InMux                        217              4671   3023  FALL       1
PWM_DFF8.Q_RNIKO92F_0_LC_5_4_0/in3     LogicCell40_SEQ_MODE_0000      0              4671   3023  FALL       1
PWM_DFF8.Q_RNIKO92F_0_LC_5_4_0/lcout   LogicCell40_SEQ_MODE_0000    288              4958   3023  FALL       1
I__828/I                               LocalMux                       0              4958   3023  FALL       1
I__828/O                               LocalMux                     309              5267   3023  FALL       1
I__829/I                               InMux                          0              5267   3023  FALL       1
I__829/O                               InMux                        217              5484   3023  FALL       1
I__830/I                               CascadeMux                     0              5484   3023  FALL       1
I__830/O                               CascadeMux                     0              5484   3023  FALL       1
DUTY_CYCLE1_7_LC_4_3_3/in2             LogicCell40_SEQ_MODE_1000      0              5484   3023  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1092/I                                         ClkMux                         0              2153  RISE       1
I__1092/O                                         ClkMux                       309              2461  RISE       1
DUTY_CYCLE1_7_LC_4_3_3/clk                        LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 152 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : DUTY_CYCLE1_10_LC_4_3_6/lcout
Path End         : DUTY_CYCLE1_13_LC_4_4_1/in2
Capture Clock    : DUTY_CYCLE1_13_LC_4_4_1/clk
Hold Constraint  : 0p
Path slack       : 3023p

Capture Clock Arrival Time (PWM_Generator_Verilog|clk:R#1)      0
+ Capture Clock Source Latency                                  0
+ Capture Clock Path Delay                                   2461
- Setup Time                                                    0
----------------------------------------------------------   ---- 
End-of-path required time (ps)                               2461

Launch Clock Arrival Time (PWM_Generator_Verilog|clk:R#1)      0
+ Launch Clock Source Latency                                  0
+ Launch Clock Path Delay                                   2461
+ Clock To Q                                                 540
+ Data Path Delay                                           2483
---------------------------------------------------------   ---- 
End-of-path arrival time (ps)                               5484
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1092/I                                         ClkMux                         0              2153  RISE       1
I__1092/O                                         ClkMux                       309              2461  RISE       1
DUTY_CYCLE1_10_LC_4_3_6/clk                       LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
DUTY_CYCLE1_10_LC_4_3_6/lcout          LogicCell40_SEQ_MODE_1000    540              3001   1066  FALL       7
I__592/I                               LocalMux                       0              3001   1641  FALL       1
I__592/O                               LocalMux                     309              3310   1641  FALL       1
I__598/I                               InMux                          0              3310   1641  FALL       1
I__598/O                               InMux                        217              3527   1641  FALL       1
DUTY_CYCLE1_RNISP8M1_5_LC_5_3_4/in3    LogicCell40_SEQ_MODE_0000      0              3527   1641  FALL       1
DUTY_CYCLE1_RNISP8M1_5_LC_5_3_4/ltout  LogicCell40_SEQ_MODE_0000    267              3794   1641  RISE       1
I__589/I                               CascadeMux                     0              3794   1641  RISE       1
I__589/O                               CascadeMux                     0              3794   1641  RISE       1
PWM_DFF8.Q_RNI8DHB6_LC_5_3_5/in2       LogicCell40_SEQ_MODE_0000      0              3794   1641  RISE       1
PWM_DFF8.Q_RNI8DHB6_LC_5_3_5/lcout     LogicCell40_SEQ_MODE_0000    351              4145   2209  FALL       7
I__740/I                               LocalMux                       0              4145   3023  FALL       1
I__740/O                               LocalMux                     309              4453   3023  FALL       1
I__745/I                               InMux                          0              4453   3023  FALL       1
I__745/O                               InMux                        217              4671   3023  FALL       1
PWM_DFF8.Q_RNIKO92F_1_LC_5_4_2/in3     LogicCell40_SEQ_MODE_0000      0              4671   3023  FALL       1
PWM_DFF8.Q_RNIKO92F_1_LC_5_4_2/lcout   LogicCell40_SEQ_MODE_0000    288              4958   3023  FALL       1
I__771/I                               LocalMux                       0              4958   3023  FALL       1
I__771/O                               LocalMux                     309              5267   3023  FALL       1
I__772/I                               InMux                          0              5267   3023  FALL       1
I__772/O                               InMux                        217              5484   3023  FALL       1
I__773/I                               CascadeMux                     0              5484   3023  FALL       1
I__773/O                               CascadeMux                     0              5484   3023  FALL       1
DUTY_CYCLE1_13_LC_4_4_1/in2            LogicCell40_SEQ_MODE_1000      0              5484   3023  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1090/I                                         ClkMux                         0              2153  RISE       1
I__1090/O                                         ClkMux                       309              2461  RISE       1
DUTY_CYCLE1_13_LC_4_4_1/clk                       LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 153 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : DUTY_CYCLE1_10_LC_4_3_6/lcout
Path End         : DUTY_CYCLE1_14_LC_4_4_2/in2
Capture Clock    : DUTY_CYCLE1_14_LC_4_4_2/clk
Hold Constraint  : 0p
Path slack       : 3086p

Capture Clock Arrival Time (PWM_Generator_Verilog|clk:R#1)      0
+ Capture Clock Source Latency                                  0
+ Capture Clock Path Delay                                   2461
- Setup Time                                                    0
----------------------------------------------------------   ---- 
End-of-path required time (ps)                               2461

Launch Clock Arrival Time (PWM_Generator_Verilog|clk:R#1)      0
+ Launch Clock Source Latency                                  0
+ Launch Clock Path Delay                                   2461
+ Clock To Q                                                 540
+ Data Path Delay                                           2546
---------------------------------------------------------   ---- 
End-of-path arrival time (ps)                               5547
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1092/I                                         ClkMux                         0              2153  RISE       1
I__1092/O                                         ClkMux                       309              2461  RISE       1
DUTY_CYCLE1_10_LC_4_3_6/clk                       LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
DUTY_CYCLE1_10_LC_4_3_6/lcout          LogicCell40_SEQ_MODE_1000    540              3001   1066  FALL       7
I__592/I                               LocalMux                       0              3001   1641  FALL       1
I__592/O                               LocalMux                     309              3310   1641  FALL       1
I__598/I                               InMux                          0              3310   1641  FALL       1
I__598/O                               InMux                        217              3527   1641  FALL       1
DUTY_CYCLE1_RNISP8M1_5_LC_5_3_4/in3    LogicCell40_SEQ_MODE_0000      0              3527   1641  FALL       1
DUTY_CYCLE1_RNISP8M1_5_LC_5_3_4/ltout  LogicCell40_SEQ_MODE_0000    267              3794   1641  RISE       1
I__589/I                               CascadeMux                     0              3794   1641  RISE       1
I__589/O                               CascadeMux                     0              3794   1641  RISE       1
PWM_DFF8.Q_RNI8DHB6_LC_5_3_5/in2       LogicCell40_SEQ_MODE_0000      0              3794   1641  RISE       1
PWM_DFF8.Q_RNI8DHB6_LC_5_3_5/lcout     LogicCell40_SEQ_MODE_0000    351              4145   2209  FALL       7
I__740/I                               LocalMux                       0              4145   3023  FALL       1
I__740/O                               LocalMux                     309              4453   3023  FALL       1
I__746/I                               InMux                          0              4453   3086  FALL       1
I__746/O                               InMux                        217              4671   3086  FALL       1
I__750/I                               CascadeMux                     0              4671   3086  FALL       1
I__750/O                               CascadeMux                     0              4671   3086  FALL       1
PWM_DFF8.Q_RNIKO92F_LC_5_4_7/in2       LogicCell40_SEQ_MODE_0000      0              4671   3086  FALL       1
PWM_DFF8.Q_RNIKO92F_LC_5_4_7/lcout     LogicCell40_SEQ_MODE_0000    351              5021   3086  FALL       1
I__736/I                               LocalMux                       0              5021   3086  FALL       1
I__736/O                               LocalMux                     309              5330   3086  FALL       1
I__737/I                               InMux                          0              5330   3086  FALL       1
I__737/O                               InMux                        217              5547   3086  FALL       1
I__738/I                               CascadeMux                     0              5547   3086  FALL       1
I__738/O                               CascadeMux                     0              5547   3086  FALL       1
DUTY_CYCLE1_14_LC_4_4_2/in2            LogicCell40_SEQ_MODE_1000      0              5547   3086  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1090/I                                         ClkMux                         0              2153  RISE       1
I__1090/O                                         ClkMux                       309              2461  RISE       1
DUTY_CYCLE1_14_LC_4_4_2/clk                       LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 154 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : DUTY_CYCLE1_10_LC_4_3_6/lcout
Path End         : DUTY_CYCLE1_15_LC_4_4_3/in2
Capture Clock    : DUTY_CYCLE1_15_LC_4_4_3/clk
Hold Constraint  : 0p
Path slack       : 3086p

Capture Clock Arrival Time (PWM_Generator_Verilog|clk:R#1)      0
+ Capture Clock Source Latency                                  0
+ Capture Clock Path Delay                                   2461
- Setup Time                                                    0
----------------------------------------------------------   ---- 
End-of-path required time (ps)                               2461

Launch Clock Arrival Time (PWM_Generator_Verilog|clk:R#1)      0
+ Launch Clock Source Latency                                  0
+ Launch Clock Path Delay                                   2461
+ Clock To Q                                                 540
+ Data Path Delay                                           2546
---------------------------------------------------------   ---- 
End-of-path arrival time (ps)                               5547
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1092/I                                         ClkMux                         0              2153  RISE       1
I__1092/O                                         ClkMux                       309              2461  RISE       1
DUTY_CYCLE1_10_LC_4_3_6/clk                       LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
DUTY_CYCLE1_10_LC_4_3_6/lcout          LogicCell40_SEQ_MODE_1000    540              3001   1066  FALL       7
I__592/I                               LocalMux                       0              3001   1641  FALL       1
I__592/O                               LocalMux                     309              3310   1641  FALL       1
I__598/I                               InMux                          0              3310   1641  FALL       1
I__598/O                               InMux                        217              3527   1641  FALL       1
DUTY_CYCLE1_RNISP8M1_5_LC_5_3_4/in3    LogicCell40_SEQ_MODE_0000      0              3527   1641  FALL       1
DUTY_CYCLE1_RNISP8M1_5_LC_5_3_4/ltout  LogicCell40_SEQ_MODE_0000    267              3794   1641  RISE       1
I__589/I                               CascadeMux                     0              3794   1641  RISE       1
I__589/O                               CascadeMux                     0              3794   1641  RISE       1
PWM_DFF8.Q_RNI8DHB6_LC_5_3_5/in2       LogicCell40_SEQ_MODE_0000      0              3794   1641  RISE       1
PWM_DFF8.Q_RNI8DHB6_LC_5_3_5/lcout     LogicCell40_SEQ_MODE_0000    351              4145   2209  FALL       7
I__740/I                               LocalMux                       0              4145   3023  FALL       1
I__740/O                               LocalMux                     309              4453   3023  FALL       1
I__747/I                               InMux                          0              4453   3086  FALL       1
I__747/O                               InMux                        217              4671   3086  FALL       1
I__751/I                               CascadeMux                     0              4671   3086  FALL       1
I__751/O                               CascadeMux                     0              4671   3086  FALL       1
PWM_DFF8.Q_RNIKO92F_3_LC_5_4_5/in2     LogicCell40_SEQ_MODE_0000      0              4671   3086  FALL       1
PWM_DFF8.Q_RNIKO92F_3_LC_5_4_5/lcout   LogicCell40_SEQ_MODE_0000    351              5021   3086  FALL       1
I__768/I                               LocalMux                       0              5021   3086  FALL       1
I__768/O                               LocalMux                     309              5330   3086  FALL       1
I__769/I                               InMux                          0              5330   3086  FALL       1
I__769/O                               InMux                        217              5547   3086  FALL       1
I__770/I                               CascadeMux                     0              5547   3086  FALL       1
I__770/O                               CascadeMux                     0              5547   3086  FALL       1
DUTY_CYCLE1_15_LC_4_4_3/in2            LogicCell40_SEQ_MODE_1000      0              5547   3086  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1090/I                                         ClkMux                         0              2153  RISE       1
I__1090/O                                         ClkMux                       309              2461  RISE       1
DUTY_CYCLE1_15_LC_4_4_3/clk                       LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 155 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_debounce_0_LC_5_4_3/lcout
Path End         : DUTY_CYCLE0_16_LC_5_7_4/in2
Capture Clock    : DUTY_CYCLE0_16_LC_5_7_4/clk
Hold Constraint  : 0p
Path slack       : 3156p

Capture Clock Arrival Time (PWM_Generator_Verilog|clk:R#1)      0
+ Capture Clock Source Latency                                  0
+ Capture Clock Path Delay                                   2461
- Setup Time                                                    0
----------------------------------------------------------   ---- 
End-of-path required time (ps)                               2461

Launch Clock Arrival Time (PWM_Generator_Verilog|clk:R#1)      0
+ Launch Clock Source Latency                                  0
+ Launch Clock Path Delay                                   2461
+ Clock To Q                                                 540
+ Data Path Delay                                           2616
---------------------------------------------------------   ---- 
End-of-path arrival time (ps)                               5617
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1093/I                                         ClkMux                         0              2153  RISE       1
I__1093/O                                         ClkMux                       309              2461  RISE       1
counter_debounce_0_LC_5_4_3/clk                   LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_debounce_0_LC_5_4_3/lcout     LogicCell40_SEQ_MODE_1000    540              3001   1066  FALL      14
I__1063/I                             LocalMux                       0              3001   1880  FALL       1
I__1063/O                             LocalMux                     309              3310   1880  FALL       1
I__1072/I                             InMux                          0              3310   1880  FALL       1
I__1072/O                             InMux                        217              3527   1880  FALL       1
PWM_DFF4.Q_RNIUV3T5_LC_6_5_4/in3      LogicCell40_SEQ_MODE_0000      0              3527   1880  FALL       1
PWM_DFF4.Q_RNIUV3T5_LC_6_5_4/lcout    LogicCell40_SEQ_MODE_0000    288              3815   1880  FALL       9
I__1114/I                             LocalMux                       0              3815   3156  FALL       1
I__1114/O                             LocalMux                     309              4124   3156  FALL       1
I__1121/I                             InMux                          0              4124   3156  FALL       1
I__1121/O                             InMux                        217              4341   3156  FALL       1
PWM_DFF4.Q_RNIEU26C_4_LC_5_4_4/in1    LogicCell40_SEQ_MODE_0000      0              4341   3156  FALL       1
PWM_DFF4.Q_RNIEU26C_4_LC_5_4_4/lcout  LogicCell40_SEQ_MODE_0000    379              4720   3156  FALL       1
I__903/I                              Odrv4                          0              4720   3156  FALL       1
I__903/O                              Odrv4                        372              5091   3156  FALL       1
I__904/I                              LocalMux                       0              5091   3156  FALL       1
I__904/O                              LocalMux                     309              5400   3156  FALL       1
I__905/I                              InMux                          0              5400   3156  FALL       1
I__905/O                              InMux                        217              5617   3156  FALL       1
I__906/I                              CascadeMux                     0              5617   3156  FALL       1
I__906/O                              CascadeMux                     0              5617   3156  FALL       1
DUTY_CYCLE0_16_LC_5_7_4/in2           LogicCell40_SEQ_MODE_1000      0              5617   3156  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1086/I                                         ClkMux                         0              2153  RISE       1
I__1086/O                                         ClkMux                       309              2461  RISE       1
DUTY_CYCLE0_16_LC_5_7_4/clk                       LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 156 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_debounce_0_LC_5_4_3/lcout
Path End         : DUTY_CYCLE0_15_LC_5_7_3/in2
Capture Clock    : DUTY_CYCLE0_15_LC_5_7_3/clk
Hold Constraint  : 0p
Path slack       : 3156p

Capture Clock Arrival Time (PWM_Generator_Verilog|clk:R#1)      0
+ Capture Clock Source Latency                                  0
+ Capture Clock Path Delay                                   2461
- Setup Time                                                    0
----------------------------------------------------------   ---- 
End-of-path required time (ps)                               2461

Launch Clock Arrival Time (PWM_Generator_Verilog|clk:R#1)      0
+ Launch Clock Source Latency                                  0
+ Launch Clock Path Delay                                   2461
+ Clock To Q                                                 540
+ Data Path Delay                                           2616
---------------------------------------------------------   ---- 
End-of-path arrival time (ps)                               5617
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1093/I                                         ClkMux                         0              2153  RISE       1
I__1093/O                                         ClkMux                       309              2461  RISE       1
counter_debounce_0_LC_5_4_3/clk                   LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_debounce_0_LC_5_4_3/lcout     LogicCell40_SEQ_MODE_1000    540              3001   1066  FALL      14
I__1063/I                             LocalMux                       0              3001   1880  FALL       1
I__1063/O                             LocalMux                     309              3310   1880  FALL       1
I__1072/I                             InMux                          0              3310   1880  FALL       1
I__1072/O                             InMux                        217              3527   1880  FALL       1
PWM_DFF4.Q_RNIUV3T5_LC_6_5_4/in3      LogicCell40_SEQ_MODE_0000      0              3527   1880  FALL       1
PWM_DFF4.Q_RNIUV3T5_LC_6_5_4/lcout    LogicCell40_SEQ_MODE_0000    288              3815   1880  FALL       9
I__1112/I                             Odrv4                          0              3815   2251  FALL       1
I__1112/O                             Odrv4                        372              4187   2251  FALL       1
I__1118/I                             LocalMux                       0              4187   3156  FALL       1
I__1118/O                             LocalMux                     309              4495   3156  FALL       1
I__1125/I                             InMux                          0              4495   3156  FALL       1
I__1125/O                             InMux                        217              4713   3156  FALL       1
PWM_DFF4.Q_RNIEU26C_2_LC_6_7_6/in1    LogicCell40_SEQ_MODE_0000      0              4713   3156  FALL       1
PWM_DFF4.Q_RNIEU26C_2_LC_6_7_6/lcout  LogicCell40_SEQ_MODE_0000    379              5091   3156  FALL       1
I__1108/I                             LocalMux                       0              5091   3156  FALL       1
I__1108/O                             LocalMux                     309              5400   3156  FALL       1
I__1109/I                             InMux                          0              5400   3156  FALL       1
I__1109/O                             InMux                        217              5617   3156  FALL       1
I__1110/I                             CascadeMux                     0              5617   3156  FALL       1
I__1110/O                             CascadeMux                     0              5617   3156  FALL       1
DUTY_CYCLE0_15_LC_5_7_3/in2           LogicCell40_SEQ_MODE_1000      0              5617   3156  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1086/I                                         ClkMux                         0              2153  RISE       1
I__1086/O                                         ClkMux                       309              2461  RISE       1
DUTY_CYCLE0_15_LC_5_7_3/clk                       LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 157 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_debounce_0_LC_5_4_3/lcout
Path End         : DUTY_CYCLE0_17_LC_5_7_5/in2
Capture Clock    : DUTY_CYCLE0_17_LC_5_7_5/clk
Hold Constraint  : 0p
Path slack       : 3156p

Capture Clock Arrival Time (PWM_Generator_Verilog|clk:R#1)      0
+ Capture Clock Source Latency                                  0
+ Capture Clock Path Delay                                   2461
- Setup Time                                                    0
----------------------------------------------------------   ---- 
End-of-path required time (ps)                               2461

Launch Clock Arrival Time (PWM_Generator_Verilog|clk:R#1)      0
+ Launch Clock Source Latency                                  0
+ Launch Clock Path Delay                                   2461
+ Clock To Q                                                 540
+ Data Path Delay                                           2616
---------------------------------------------------------   ---- 
End-of-path arrival time (ps)                               5617
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1093/I                                         ClkMux                         0              2153  RISE       1
I__1093/O                                         ClkMux                       309              2461  RISE       1
counter_debounce_0_LC_5_4_3/clk                   LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_debounce_0_LC_5_4_3/lcout     LogicCell40_SEQ_MODE_1000    540              3001   1066  FALL      14
I__1063/I                             LocalMux                       0              3001   1880  FALL       1
I__1063/O                             LocalMux                     309              3310   1880  FALL       1
I__1072/I                             InMux                          0              3310   1880  FALL       1
I__1072/O                             InMux                        217              3527   1880  FALL       1
PWM_DFF4.Q_RNIUV3T5_LC_6_5_4/in3      LogicCell40_SEQ_MODE_0000      0              3527   1880  FALL       1
PWM_DFF4.Q_RNIUV3T5_LC_6_5_4/lcout    LogicCell40_SEQ_MODE_0000    288              3815   1880  FALL       9
I__1114/I                             LocalMux                       0              3815   3156  FALL       1
I__1114/O                             LocalMux                     309              4124   3156  FALL       1
I__1122/I                             InMux                          0              4124   3156  FALL       1
I__1122/O                             InMux                        217              4341   3156  FALL       1
PWM_DFF4.Q_RNIEU26C_5_LC_5_4_6/in1    LogicCell40_SEQ_MODE_0000      0              4341   3156  FALL       1
PWM_DFF4.Q_RNIEU26C_5_LC_5_4_6/lcout  LogicCell40_SEQ_MODE_0000    379              4720   3156  FALL       1
I__898/I                              Odrv4                          0              4720   3156  FALL       1
I__898/O                              Odrv4                        372              5091   3156  FALL       1
I__899/I                              LocalMux                       0              5091   3156  FALL       1
I__899/O                              LocalMux                     309              5400   3156  FALL       1
I__900/I                              InMux                          0              5400   3156  FALL       1
I__900/O                              InMux                        217              5617   3156  FALL       1
I__901/I                              CascadeMux                     0              5617   3156  FALL       1
I__901/O                              CascadeMux                     0              5617   3156  FALL       1
DUTY_CYCLE0_17_LC_5_7_5/in2           LogicCell40_SEQ_MODE_1000      0              5617   3156  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1086/I                                         ClkMux                         0              2153  RISE       1
I__1086/O                                         ClkMux                       309              2461  RISE       1
DUTY_CYCLE0_17_LC_5_7_5/clk                       LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 158 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_debounce_0_LC_5_4_3/lcout
Path End         : DUTY_CYCLE0_14_LC_5_7_2/in2
Capture Clock    : DUTY_CYCLE0_14_LC_5_7_2/clk
Hold Constraint  : 0p
Path slack       : 3163p

Capture Clock Arrival Time (PWM_Generator_Verilog|clk:R#1)      0
+ Capture Clock Source Latency                                  0
+ Capture Clock Path Delay                                   2461
- Setup Time                                                    0
----------------------------------------------------------   ---- 
End-of-path required time (ps)                               2461

Launch Clock Arrival Time (PWM_Generator_Verilog|clk:R#1)      0
+ Launch Clock Source Latency                                  0
+ Launch Clock Path Delay                                   2461
+ Clock To Q                                                 540
+ Data Path Delay                                           2623
---------------------------------------------------------   ---- 
End-of-path arrival time (ps)                               5624
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1093/I                                         ClkMux                         0              2153  RISE       1
I__1093/O                                         ClkMux                       309              2461  RISE       1
counter_debounce_0_LC_5_4_3/clk                   LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_debounce_0_LC_5_4_3/lcout     LogicCell40_SEQ_MODE_1000    540              3001   1066  FALL      14
I__1063/I                             LocalMux                       0              3001   1880  FALL       1
I__1063/O                             LocalMux                     309              3310   1880  FALL       1
I__1072/I                             InMux                          0              3310   1880  FALL       1
I__1072/O                             InMux                        217              3527   1880  FALL       1
PWM_DFF4.Q_RNIUV3T5_LC_6_5_4/in3      LogicCell40_SEQ_MODE_0000      0              3527   1880  FALL       1
PWM_DFF4.Q_RNIUV3T5_LC_6_5_4/lcout    LogicCell40_SEQ_MODE_0000    288              3815   1880  FALL       9
I__1112/I                             Odrv4                          0              3815   2251  FALL       1
I__1112/O                             Odrv4                        372              4187   2251  FALL       1
I__1117/I                             LocalMux                       0              4187   2251  FALL       1
I__1117/O                             LocalMux                     309              4495   2251  FALL       1
I__1123/I                             InMux                          0              4495   3163  FALL       1
I__1123/O                             InMux                        217              4713   3163  FALL       1
PWM_DFF4.Q_RNIEU26C_1_LC_5_7_7/in0    LogicCell40_SEQ_MODE_0000      0              4713   3163  FALL       1
PWM_DFF4.Q_RNIEU26C_1_LC_5_7_7/lcout  LogicCell40_SEQ_MODE_0000    386              5098   3163  FALL       1
I__893/I                              LocalMux                       0              5098   3163  FALL       1
I__893/O                              LocalMux                     309              5407   3163  FALL       1
I__894/I                              InMux                          0              5407   3163  FALL       1
I__894/O                              InMux                        217              5624   3163  FALL       1
I__895/I                              CascadeMux                     0              5624   3163  FALL       1
I__895/O                              CascadeMux                     0              5624   3163  FALL       1
DUTY_CYCLE0_14_LC_5_7_2/in2           LogicCell40_SEQ_MODE_1000      0              5624   3163  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1086/I                                         ClkMux                         0              2153  RISE       1
I__1086/O                                         ClkMux                       309              2461  RISE       1
DUTY_CYCLE0_14_LC_5_7_2/clk                       LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 159 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : DUTY_CYCLE1_12_LC_4_4_0/lcout
Path End         : DUTY_CYCLE1_12_LC_4_4_0/in2
Capture Clock    : DUTY_CYCLE1_12_LC_4_4_0/clk
Hold Constraint  : 0p
Path slack       : 3220p

Capture Clock Arrival Time (PWM_Generator_Verilog|clk:R#1)      0
+ Capture Clock Source Latency                                  0
+ Capture Clock Path Delay                                   2461
- Setup Time                                                    0
----------------------------------------------------------   ---- 
End-of-path required time (ps)                               2461

Launch Clock Arrival Time (PWM_Generator_Verilog|clk:R#1)      0
+ Launch Clock Source Latency                                  0
+ Launch Clock Path Delay                                   2461
+ Clock To Q                                                 540
+ Data Path Delay                                           2680
---------------------------------------------------------   ---- 
End-of-path arrival time (ps)                               5681
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1090/I                                         ClkMux                         0              2153  RISE       1
I__1090/O                                         ClkMux                       309              2461  RISE       1
DUTY_CYCLE1_12_LC_4_4_0/clk                       LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
DUTY_CYCLE1_12_LC_4_4_0/lcout           LogicCell40_SEQ_MODE_1000    540              3001   1066  FALL       6
I__678/I                                Odrv4                          0              3001   3219  FALL       1
I__678/O                                Odrv4                        372              3373   3219  FALL       1
I__683/I                                LocalMux                       0              3373   3219  FALL       1
I__683/O                                LocalMux                     309              3682   3219  FALL       1
I__685/I                                InMux                          0              3682   3219  FALL       1
I__685/O                                InMux                        217              3899   3219  FALL       1
DUTY_CYCLE1_RNI9DDQ2_11_LC_2_4_6/in0    LogicCell40_SEQ_MODE_0000      0              3899   3219  FALL       1
DUTY_CYCLE1_RNI9DDQ2_11_LC_2_4_6/ltout  LogicCell40_SEQ_MODE_0000    365              4264   3219  RISE       1
I__347/I                                CascadeMux                     0              4264   3219  RISE       1
I__347/O                                CascadeMux                     0              4264   3219  RISE       1
DUTY_CYCLE1_RNIDIQ59_12_LC_2_4_7/in2    LogicCell40_SEQ_MODE_0000      0              4264   3219  RISE       1
DUTY_CYCLE1_RNIDIQ59_12_LC_2_4_7/lcout  LogicCell40_SEQ_MODE_0000    351              4614   3219  FALL       1
I__525/I                                Odrv12                         0              4614   3219  FALL       1
I__525/O                                Odrv12                       540              5154   3219  FALL       1
I__526/I                                LocalMux                       0              5154   3219  FALL       1
I__526/O                                LocalMux                     309              5463   3219  FALL       1
I__527/I                                InMux                          0              5463   3219  FALL       1
I__527/O                                InMux                        217              5681   3219  FALL       1
I__528/I                                CascadeMux                     0              5681   3219  FALL       1
I__528/O                                CascadeMux                     0              5681   3219  FALL       1
DUTY_CYCLE1_12_LC_4_4_0/in2             LogicCell40_SEQ_MODE_1000      0              5681   3219  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1090/I                                         ClkMux                         0              2153  RISE       1
I__1090/O                                         ClkMux                       309              2461  RISE       1
DUTY_CYCLE1_12_LC_4_4_0/clk                       LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 160 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : DUTY_CYCLE1_15_LC_4_4_3/lcout
Path End         : DUTY_CYCLE1_16_LC_4_4_4/in0
Capture Clock    : DUTY_CYCLE1_16_LC_4_4_4/clk
Hold Constraint  : 0p
Path slack       : 3304p

Capture Clock Arrival Time (PWM_Generator_Verilog|clk:R#1)      0
+ Capture Clock Source Latency                                  0
+ Capture Clock Path Delay                                   2461
- Setup Time                                                    0
----------------------------------------------------------   ---- 
End-of-path required time (ps)                               2461

Launch Clock Arrival Time (PWM_Generator_Verilog|clk:R#1)      0
+ Launch Clock Source Latency                                  0
+ Launch Clock Path Delay                                   2461
+ Clock To Q                                                 540
+ Data Path Delay                                           2764
---------------------------------------------------------   ---- 
End-of-path arrival time (ps)                               5765
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1090/I                                         ClkMux                         0              2153  RISE       1
I__1090/O                                         ClkMux                       309              2461  RISE       1
DUTY_CYCLE1_15_LC_4_4_3/clk                       LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
DUTY_CYCLE1_15_LC_4_4_3/lcout           LogicCell40_SEQ_MODE_1000    540              3001   1066  FALL       5
I__814/I                                Odrv4                          0              3001   3303  FALL       1
I__814/O                                Odrv4                        372              3373   3303  FALL       1
I__818/I                                LocalMux                       0              3373   3303  FALL       1
I__818/O                                LocalMux                     309              3682   3303  FALL       1
I__822/I                                InMux                          0              3682   3303  FALL       1
I__822/O                                InMux                        217              3899   3303  FALL       1
I__825/I                                CascadeMux                     0              3899   3303  FALL       1
I__825/O                                CascadeMux                     0              3899   3303  FALL       1
DUTY_CYCLE1_RNI9R6D1_13_LC_2_4_1/in2    LogicCell40_SEQ_MODE_0000      0              3899   3303  FALL       1
DUTY_CYCLE1_RNI9R6D1_13_LC_2_4_1/ltout  LogicCell40_SEQ_MODE_0000    309              4208   3303  RISE       1
I__360/I                                CascadeMux                     0              4208   3303  RISE       1
I__360/O                                CascadeMux                     0              4208   3303  RISE       1
DUTY_CYCLE1_RNI3HOP4_8_LC_2_4_2/in2     LogicCell40_SEQ_MODE_0000      0              4208   3303  RISE       1
DUTY_CYCLE1_RNI3HOP4_8_LC_2_4_2/ltout   LogicCell40_SEQ_MODE_0000    309              4516   3303  RISE       1
I__357/I                                CascadeMux                     0              4516   3303  RISE       1
I__357/O                                CascadeMux                     0              4516   3303  RISE       1
DUTY_CYCLE1_RNICBOM8_11_LC_2_4_3/in2    LogicCell40_SEQ_MODE_0000      0              4516   3303  RISE       1
DUTY_CYCLE1_RNICBOM8_11_LC_2_4_3/lcout  LogicCell40_SEQ_MODE_0000    351              4867   3303  FALL       8
I__753/I                                Odrv4                          0              4867   3303  FALL       1
I__753/O                                Odrv4                        372              5239   3303  FALL       1
I__755/I                                LocalMux                       0              5239   3303  FALL       1
I__755/O                                LocalMux                     309              5547   3303  FALL       1
I__760/I                                InMux                          0              5547   3303  FALL       1
I__760/O                                InMux                        217              5765   3303  FALL       1
DUTY_CYCLE1_16_LC_4_4_4/in0             LogicCell40_SEQ_MODE_1000      0              5765   3303  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1090/I                                         ClkMux                         0              2153  RISE       1
I__1090/O                                         ClkMux                       309              2461  RISE       1
DUTY_CYCLE1_16_LC_4_4_4/clk                       LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 161 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : PWM_DFF5.Q_LC_5_2_2/lcout
Path End         : DUTY_CYCLE1_8_LC_4_3_4/in2
Capture Clock    : DUTY_CYCLE1_8_LC_4_3_4/clk
Hold Constraint  : 0p
Path slack       : 3500p

Capture Clock Arrival Time (PWM_Generator_Verilog|clk:R#1)      0
+ Capture Clock Source Latency                                  0
+ Capture Clock Path Delay                                   2461
- Setup Time                                                    0
----------------------------------------------------------   ---- 
End-of-path required time (ps)                               2461

Launch Clock Arrival Time (PWM_Generator_Verilog|clk:R#1)      0
+ Launch Clock Source Latency                                  0
+ Launch Clock Path Delay                                   2461
+ Clock To Q                                                 540
+ Data Path Delay                                           2960
---------------------------------------------------------   ---- 
End-of-path arrival time (ps)                               5961
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1095/I                                         ClkMux                         0              2153  RISE       1
I__1095/O                                         ClkMux                       309              2461  RISE       1
PWM_DFF5.Q_LC_5_2_2/clk                           LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
PWM_DFF5.Q_LC_5_2_2/lcout              LogicCell40_SEQ_MODE_1000    540              3001   1066  FALL       2
I__670/I                               LocalMux                       0              3001   3500  FALL       1
I__670/O                               LocalMux                     309              3310   3500  FALL       1
I__672/I                               InMux                          0              3310   3500  FALL       1
I__672/O                               InMux                        217              3527   3500  FALL       1
I__674/I                               CascadeMux                     0              3527   3500  FALL       1
I__674/O                               CascadeMux                     0              3527   3500  FALL       1
PWM_DFF6.Q_RNI0DI21_LC_5_3_3/in2       LogicCell40_SEQ_MODE_0000      0              3527   3500  FALL       1
PWM_DFF6.Q_RNI0DI21_LC_5_3_3/lcout     LogicCell40_SEQ_MODE_0000    351              3878   3500  FALL       7
I__655/I                               Odrv4                          0              3878   3500  FALL       1
I__655/O                               Odrv4                        372              4250   3500  FALL       1
I__657/I                               LocalMux                       0              4250   3500  FALL       1
I__657/O                               LocalMux                     309              4558   3500  FALL       1
I__662/I                               InMux                          0              4558   3500  FALL       1
I__662/O                               InMux                        217              4776   3500  FALL       1
DUTY_CYCLE1_RNI2KQ39_8_LC_2_3_4/in3    LogicCell40_SEQ_MODE_0000      0              4776   3500  FALL       1
DUTY_CYCLE1_RNI2KQ39_8_LC_2_3_4/lcout  LogicCell40_SEQ_MODE_0000    288              5063   3500  FALL       1
I__484/I                               Odrv4                          0              5063   3500  FALL       1
I__484/O                               Odrv4                        372              5435   3500  FALL       1
I__485/I                               LocalMux                       0              5435   3500  FALL       1
I__485/O                               LocalMux                     309              5744   3500  FALL       1
I__486/I                               InMux                          0              5744   3500  FALL       1
I__486/O                               InMux                        217              5961   3500  FALL       1
I__487/I                               CascadeMux                     0              5961   3500  FALL       1
I__487/O                               CascadeMux                     0              5961   3500  FALL       1
DUTY_CYCLE1_8_LC_4_3_4/in2             LogicCell40_SEQ_MODE_1000      0              5961   3500  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1092/I                                         ClkMux                         0              2153  RISE       1
I__1092/O                                         ClkMux                       309              2461  RISE       1
DUTY_CYCLE1_8_LC_4_3_4/clk                        LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 162 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : DUTY_CYCLE1_12_LC_4_4_0/lcout
Path End         : DUTY_CYCLE1_6_LC_4_3_2/in2
Capture Clock    : DUTY_CYCLE1_6_LC_4_3_2/clk
Hold Constraint  : 0p
Path slack       : 3535p

Capture Clock Arrival Time (PWM_Generator_Verilog|clk:R#1)      0
+ Capture Clock Source Latency                                  0
+ Capture Clock Path Delay                                   2461
- Setup Time                                                    0
----------------------------------------------------------   ---- 
End-of-path required time (ps)                               2461

Launch Clock Arrival Time (PWM_Generator_Verilog|clk:R#1)      0
+ Launch Clock Source Latency                                  0
+ Launch Clock Path Delay                                   2461
+ Clock To Q                                                 540
+ Data Path Delay                                           2995
---------------------------------------------------------   ---- 
End-of-path arrival time (ps)                               5996
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1090/I                                         ClkMux                         0              2153  RISE       1
I__1090/O                                         ClkMux                       309              2461  RISE       1
DUTY_CYCLE1_12_LC_4_4_0/clk                       LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
DUTY_CYCLE1_12_LC_4_4_0/lcout           LogicCell40_SEQ_MODE_1000    540              3001   1066  FALL       6
I__678/I                                Odrv4                          0              3001   3219  FALL       1
I__678/O                                Odrv4                        372              3373   3219  FALL       1
I__683/I                                LocalMux                       0              3373   3219  FALL       1
I__683/O                                LocalMux                     309              3682   3219  FALL       1
I__685/I                                InMux                          0              3682   3219  FALL       1
I__685/O                                InMux                        217              3899   3219  FALL       1
DUTY_CYCLE1_RNI9DDQ2_11_LC_2_4_6/in0    LogicCell40_SEQ_MODE_0000      0              3899   3219  FALL       1
DUTY_CYCLE1_RNI9DDQ2_11_LC_2_4_6/lcout  LogicCell40_SEQ_MODE_0000    386              4285   3535  FALL       5
I__348/I                                LocalMux                       0              4285   3535  FALL       1
I__348/O                                LocalMux                     309              4593   3535  FALL       1
I__350/I                                InMux                          0              4593   3535  FALL       1
I__350/O                                InMux                        217              4811   3535  FALL       1
DUTY_CYCLE1_RNI0IQ39_6_LC_2_3_1/in3     LogicCell40_SEQ_MODE_0000      0              4811   3535  FALL       1
DUTY_CYCLE1_RNI0IQ39_6_LC_2_3_1/lcout   LogicCell40_SEQ_MODE_0000    288              5098   3535  FALL       1
I__490/I                                Odrv4                          0              5098   3535  FALL       1
I__490/O                                Odrv4                        372              5470   3535  FALL       1
I__491/I                                LocalMux                       0              5470   3535  FALL       1
I__491/O                                LocalMux                     309              5779   3535  FALL       1
I__492/I                                InMux                          0              5779   3535  FALL       1
I__492/O                                InMux                        217              5996   3535  FALL       1
I__493/I                                CascadeMux                     0              5996   3535  FALL       1
I__493/O                                CascadeMux                     0              5996   3535  FALL       1
DUTY_CYCLE1_6_LC_4_3_2/in2              LogicCell40_SEQ_MODE_1000      0              5996   3535  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1092/I                                         ClkMux                         0              2153  RISE       1
I__1092/O                                         ClkMux                       309              2461  RISE       1
DUTY_CYCLE1_6_LC_4_3_2/clk                        LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 163 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_PWM0_14_LC_1_8_5/lcout
Path End         : counter_PWM0_16_LC_1_8_7/sr
Capture Clock    : counter_PWM0_16_LC_1_8_7/clk
Hold Constraint  : 0p
Path slack       : 3536p

Capture Clock Arrival Time (PWM_Generator_Verilog|clk:R#1)      0
+ Capture Clock Source Latency                                  0
+ Capture Clock Path Delay                                   2461
- Setup Time                                                 -197
----------------------------------------------------------   ---- 
End-of-path required time (ps)                               2264

Launch Clock Arrival Time (PWM_Generator_Verilog|clk:R#1)      0
+ Launch Clock Source Latency                                  0
+ Launch Clock Path Delay                                   2461
+ Clock To Q                                                 540
+ Data Path Delay                                           2799
---------------------------------------------------------   ---- 
End-of-path arrival time (ps)                               5800
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1081/I                                         ClkMux                         0              2153  RISE       1
I__1081/O                                         ClkMux                       309              2461  RISE       1
counter_PWM0_14_LC_1_8_5/clk                      LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                                             model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_PWM0_14_LC_1_8_5/lcout                       LogicCell40_SEQ_MODE_1000    540              3001   1066  FALL       3
I__432/I                                             LocalMux                       0              3001   3536  FALL       1
I__432/O                                             LocalMux                     309              3310   3536  FALL       1
I__435/I                                             InMux                          0              3310   3536  FALL       1
I__435/O                                             InMux                        217              3527   3536  FALL       1
counter_PWM0_RNIL85G2_17_LC_2_8_7/in1                LogicCell40_SEQ_MODE_0000      0              3527   3536  FALL       1
counter_PWM0_RNIL85G2_17_LC_2_8_7/lcout              LogicCell40_SEQ_MODE_0000    379              3906   3536  FALL       1
I__404/I                                             Odrv4                          0              3906   3536  FALL       1
I__404/O                                             Odrv4                        372              4278   3536  FALL       1
I__405/I                                             LocalMux                       0              4278   3536  FALL       1
I__405/O                                             LocalMux                     309              4586   3536  FALL       1
I__406/I                                             IoInMux                        0              4586   3536  FALL       1
I__406/O                                             IoInMux                      217              4804   3536  FALL       1
counter_PWM0_RNIL85G2_0_17/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4804   3536  FALL       1
counter_PWM0_RNIL85G2_0_17/GLOBALBUFFEROUTPUT        ICE_GB                       561              5365   3536  FALL      18
I__253/I                                             gio2CtrlBuf                    0              5365   3536  FALL       1
I__253/O                                             gio2CtrlBuf                    0              5365   3536  FALL       1
I__254/I                                             GlobalMux                      0              5365   3536  FALL       1
I__254/O                                             GlobalMux                     77              5442   3536  FALL       1
I__255/I                                             SRMux                          0              5442   3536  FALL       1
I__255/O                                             SRMux                        358              5800   3536  FALL       1
counter_PWM0_16_LC_1_8_7/sr                          LogicCell40_SEQ_MODE_1000      0              5800   3536  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1081/I                                         ClkMux                         0              2153  RISE       1
I__1081/O                                         ClkMux                       309              2461  RISE       1
counter_PWM0_16_LC_1_8_7/clk                      LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 164 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_PWM0_14_LC_1_8_5/lcout
Path End         : counter_PWM0_15_LC_1_8_6/sr
Capture Clock    : counter_PWM0_15_LC_1_8_6/clk
Hold Constraint  : 0p
Path slack       : 3536p

Capture Clock Arrival Time (PWM_Generator_Verilog|clk:R#1)      0
+ Capture Clock Source Latency                                  0
+ Capture Clock Path Delay                                   2461
- Setup Time                                                 -197
----------------------------------------------------------   ---- 
End-of-path required time (ps)                               2264

Launch Clock Arrival Time (PWM_Generator_Verilog|clk:R#1)      0
+ Launch Clock Source Latency                                  0
+ Launch Clock Path Delay                                   2461
+ Clock To Q                                                 540
+ Data Path Delay                                           2799
---------------------------------------------------------   ---- 
End-of-path arrival time (ps)                               5800
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1081/I                                         ClkMux                         0              2153  RISE       1
I__1081/O                                         ClkMux                       309              2461  RISE       1
counter_PWM0_14_LC_1_8_5/clk                      LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                                             model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_PWM0_14_LC_1_8_5/lcout                       LogicCell40_SEQ_MODE_1000    540              3001   1066  FALL       3
I__432/I                                             LocalMux                       0              3001   3536  FALL       1
I__432/O                                             LocalMux                     309              3310   3536  FALL       1
I__435/I                                             InMux                          0              3310   3536  FALL       1
I__435/O                                             InMux                        217              3527   3536  FALL       1
counter_PWM0_RNIL85G2_17_LC_2_8_7/in1                LogicCell40_SEQ_MODE_0000      0              3527   3536  FALL       1
counter_PWM0_RNIL85G2_17_LC_2_8_7/lcout              LogicCell40_SEQ_MODE_0000    379              3906   3536  FALL       1
I__404/I                                             Odrv4                          0              3906   3536  FALL       1
I__404/O                                             Odrv4                        372              4278   3536  FALL       1
I__405/I                                             LocalMux                       0              4278   3536  FALL       1
I__405/O                                             LocalMux                     309              4586   3536  FALL       1
I__406/I                                             IoInMux                        0              4586   3536  FALL       1
I__406/O                                             IoInMux                      217              4804   3536  FALL       1
counter_PWM0_RNIL85G2_0_17/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4804   3536  FALL       1
counter_PWM0_RNIL85G2_0_17/GLOBALBUFFEROUTPUT        ICE_GB                       561              5365   3536  FALL      18
I__253/I                                             gio2CtrlBuf                    0              5365   3536  FALL       1
I__253/O                                             gio2CtrlBuf                    0              5365   3536  FALL       1
I__254/I                                             GlobalMux                      0              5365   3536  FALL       1
I__254/O                                             GlobalMux                     77              5442   3536  FALL       1
I__255/I                                             SRMux                          0              5442   3536  FALL       1
I__255/O                                             SRMux                        358              5800   3536  FALL       1
counter_PWM0_15_LC_1_8_6/sr                          LogicCell40_SEQ_MODE_1000      0              5800   3536  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1081/I                                         ClkMux                         0              2153  RISE       1
I__1081/O                                         ClkMux                       309              2461  RISE       1
counter_PWM0_15_LC_1_8_6/clk                      LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 165 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_PWM0_14_LC_1_8_5/lcout
Path End         : counter_PWM0_14_LC_1_8_5/sr
Capture Clock    : counter_PWM0_14_LC_1_8_5/clk
Hold Constraint  : 0p
Path slack       : 3536p

Capture Clock Arrival Time (PWM_Generator_Verilog|clk:R#1)      0
+ Capture Clock Source Latency                                  0
+ Capture Clock Path Delay                                   2461
- Setup Time                                                 -197
----------------------------------------------------------   ---- 
End-of-path required time (ps)                               2264

Launch Clock Arrival Time (PWM_Generator_Verilog|clk:R#1)      0
+ Launch Clock Source Latency                                  0
+ Launch Clock Path Delay                                   2461
+ Clock To Q                                                 540
+ Data Path Delay                                           2799
---------------------------------------------------------   ---- 
End-of-path arrival time (ps)                               5800
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1081/I                                         ClkMux                         0              2153  RISE       1
I__1081/O                                         ClkMux                       309              2461  RISE       1
counter_PWM0_14_LC_1_8_5/clk                      LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                                             model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_PWM0_14_LC_1_8_5/lcout                       LogicCell40_SEQ_MODE_1000    540              3001   1066  FALL       3
I__432/I                                             LocalMux                       0              3001   3536  FALL       1
I__432/O                                             LocalMux                     309              3310   3536  FALL       1
I__435/I                                             InMux                          0              3310   3536  FALL       1
I__435/O                                             InMux                        217              3527   3536  FALL       1
counter_PWM0_RNIL85G2_17_LC_2_8_7/in1                LogicCell40_SEQ_MODE_0000      0              3527   3536  FALL       1
counter_PWM0_RNIL85G2_17_LC_2_8_7/lcout              LogicCell40_SEQ_MODE_0000    379              3906   3536  FALL       1
I__404/I                                             Odrv4                          0              3906   3536  FALL       1
I__404/O                                             Odrv4                        372              4278   3536  FALL       1
I__405/I                                             LocalMux                       0              4278   3536  FALL       1
I__405/O                                             LocalMux                     309              4586   3536  FALL       1
I__406/I                                             IoInMux                        0              4586   3536  FALL       1
I__406/O                                             IoInMux                      217              4804   3536  FALL       1
counter_PWM0_RNIL85G2_0_17/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4804   3536  FALL       1
counter_PWM0_RNIL85G2_0_17/GLOBALBUFFEROUTPUT        ICE_GB                       561              5365   3536  FALL      18
I__253/I                                             gio2CtrlBuf                    0              5365   3536  FALL       1
I__253/O                                             gio2CtrlBuf                    0              5365   3536  FALL       1
I__254/I                                             GlobalMux                      0              5365   3536  FALL       1
I__254/O                                             GlobalMux                     77              5442   3536  FALL       1
I__255/I                                             SRMux                          0              5442   3536  FALL       1
I__255/O                                             SRMux                        358              5800   3536  FALL       1
counter_PWM0_14_LC_1_8_5/sr                          LogicCell40_SEQ_MODE_1000      0              5800   3536  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1081/I                                         ClkMux                         0              2153  RISE       1
I__1081/O                                         ClkMux                       309              2461  RISE       1
counter_PWM0_14_LC_1_8_5/clk                      LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 166 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_PWM0_14_LC_1_8_5/lcout
Path End         : counter_PWM0_13_LC_1_8_4/sr
Capture Clock    : counter_PWM0_13_LC_1_8_4/clk
Hold Constraint  : 0p
Path slack       : 3536p

Capture Clock Arrival Time (PWM_Generator_Verilog|clk:R#1)      0
+ Capture Clock Source Latency                                  0
+ Capture Clock Path Delay                                   2461
- Setup Time                                                 -197
----------------------------------------------------------   ---- 
End-of-path required time (ps)                               2264

Launch Clock Arrival Time (PWM_Generator_Verilog|clk:R#1)      0
+ Launch Clock Source Latency                                  0
+ Launch Clock Path Delay                                   2461
+ Clock To Q                                                 540
+ Data Path Delay                                           2799
---------------------------------------------------------   ---- 
End-of-path arrival time (ps)                               5800
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1081/I                                         ClkMux                         0              2153  RISE       1
I__1081/O                                         ClkMux                       309              2461  RISE       1
counter_PWM0_14_LC_1_8_5/clk                      LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                                             model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_PWM0_14_LC_1_8_5/lcout                       LogicCell40_SEQ_MODE_1000    540              3001   1066  FALL       3
I__432/I                                             LocalMux                       0              3001   3536  FALL       1
I__432/O                                             LocalMux                     309              3310   3536  FALL       1
I__435/I                                             InMux                          0              3310   3536  FALL       1
I__435/O                                             InMux                        217              3527   3536  FALL       1
counter_PWM0_RNIL85G2_17_LC_2_8_7/in1                LogicCell40_SEQ_MODE_0000      0              3527   3536  FALL       1
counter_PWM0_RNIL85G2_17_LC_2_8_7/lcout              LogicCell40_SEQ_MODE_0000    379              3906   3536  FALL       1
I__404/I                                             Odrv4                          0              3906   3536  FALL       1
I__404/O                                             Odrv4                        372              4278   3536  FALL       1
I__405/I                                             LocalMux                       0              4278   3536  FALL       1
I__405/O                                             LocalMux                     309              4586   3536  FALL       1
I__406/I                                             IoInMux                        0              4586   3536  FALL       1
I__406/O                                             IoInMux                      217              4804   3536  FALL       1
counter_PWM0_RNIL85G2_0_17/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4804   3536  FALL       1
counter_PWM0_RNIL85G2_0_17/GLOBALBUFFEROUTPUT        ICE_GB                       561              5365   3536  FALL      18
I__253/I                                             gio2CtrlBuf                    0              5365   3536  FALL       1
I__253/O                                             gio2CtrlBuf                    0              5365   3536  FALL       1
I__254/I                                             GlobalMux                      0              5365   3536  FALL       1
I__254/O                                             GlobalMux                     77              5442   3536  FALL       1
I__255/I                                             SRMux                          0              5442   3536  FALL       1
I__255/O                                             SRMux                        358              5800   3536  FALL       1
counter_PWM0_13_LC_1_8_4/sr                          LogicCell40_SEQ_MODE_1000      0              5800   3536  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1081/I                                         ClkMux                         0              2153  RISE       1
I__1081/O                                         ClkMux                       309              2461  RISE       1
counter_PWM0_13_LC_1_8_4/clk                      LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 167 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_PWM0_14_LC_1_8_5/lcout
Path End         : counter_PWM0_12_LC_1_8_3/sr
Capture Clock    : counter_PWM0_12_LC_1_8_3/clk
Hold Constraint  : 0p
Path slack       : 3536p

Capture Clock Arrival Time (PWM_Generator_Verilog|clk:R#1)      0
+ Capture Clock Source Latency                                  0
+ Capture Clock Path Delay                                   2461
- Setup Time                                                 -197
----------------------------------------------------------   ---- 
End-of-path required time (ps)                               2264

Launch Clock Arrival Time (PWM_Generator_Verilog|clk:R#1)      0
+ Launch Clock Source Latency                                  0
+ Launch Clock Path Delay                                   2461
+ Clock To Q                                                 540
+ Data Path Delay                                           2799
---------------------------------------------------------   ---- 
End-of-path arrival time (ps)                               5800
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1081/I                                         ClkMux                         0              2153  RISE       1
I__1081/O                                         ClkMux                       309              2461  RISE       1
counter_PWM0_14_LC_1_8_5/clk                      LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                                             model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_PWM0_14_LC_1_8_5/lcout                       LogicCell40_SEQ_MODE_1000    540              3001   1066  FALL       3
I__432/I                                             LocalMux                       0              3001   3536  FALL       1
I__432/O                                             LocalMux                     309              3310   3536  FALL       1
I__435/I                                             InMux                          0              3310   3536  FALL       1
I__435/O                                             InMux                        217              3527   3536  FALL       1
counter_PWM0_RNIL85G2_17_LC_2_8_7/in1                LogicCell40_SEQ_MODE_0000      0              3527   3536  FALL       1
counter_PWM0_RNIL85G2_17_LC_2_8_7/lcout              LogicCell40_SEQ_MODE_0000    379              3906   3536  FALL       1
I__404/I                                             Odrv4                          0              3906   3536  FALL       1
I__404/O                                             Odrv4                        372              4278   3536  FALL       1
I__405/I                                             LocalMux                       0              4278   3536  FALL       1
I__405/O                                             LocalMux                     309              4586   3536  FALL       1
I__406/I                                             IoInMux                        0              4586   3536  FALL       1
I__406/O                                             IoInMux                      217              4804   3536  FALL       1
counter_PWM0_RNIL85G2_0_17/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4804   3536  FALL       1
counter_PWM0_RNIL85G2_0_17/GLOBALBUFFEROUTPUT        ICE_GB                       561              5365   3536  FALL      18
I__253/I                                             gio2CtrlBuf                    0              5365   3536  FALL       1
I__253/O                                             gio2CtrlBuf                    0              5365   3536  FALL       1
I__254/I                                             GlobalMux                      0              5365   3536  FALL       1
I__254/O                                             GlobalMux                     77              5442   3536  FALL       1
I__255/I                                             SRMux                          0              5442   3536  FALL       1
I__255/O                                             SRMux                        358              5800   3536  FALL       1
counter_PWM0_12_LC_1_8_3/sr                          LogicCell40_SEQ_MODE_1000      0              5800   3536  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1081/I                                         ClkMux                         0              2153  RISE       1
I__1081/O                                         ClkMux                       309              2461  RISE       1
counter_PWM0_12_LC_1_8_3/clk                      LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 168 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_PWM0_14_LC_1_8_5/lcout
Path End         : counter_PWM0_11_LC_1_8_2/sr
Capture Clock    : counter_PWM0_11_LC_1_8_2/clk
Hold Constraint  : 0p
Path slack       : 3536p

Capture Clock Arrival Time (PWM_Generator_Verilog|clk:R#1)      0
+ Capture Clock Source Latency                                  0
+ Capture Clock Path Delay                                   2461
- Setup Time                                                 -197
----------------------------------------------------------   ---- 
End-of-path required time (ps)                               2264

Launch Clock Arrival Time (PWM_Generator_Verilog|clk:R#1)      0
+ Launch Clock Source Latency                                  0
+ Launch Clock Path Delay                                   2461
+ Clock To Q                                                 540
+ Data Path Delay                                           2799
---------------------------------------------------------   ---- 
End-of-path arrival time (ps)                               5800
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1081/I                                         ClkMux                         0              2153  RISE       1
I__1081/O                                         ClkMux                       309              2461  RISE       1
counter_PWM0_14_LC_1_8_5/clk                      LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                                             model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_PWM0_14_LC_1_8_5/lcout                       LogicCell40_SEQ_MODE_1000    540              3001   1066  FALL       3
I__432/I                                             LocalMux                       0              3001   3536  FALL       1
I__432/O                                             LocalMux                     309              3310   3536  FALL       1
I__435/I                                             InMux                          0              3310   3536  FALL       1
I__435/O                                             InMux                        217              3527   3536  FALL       1
counter_PWM0_RNIL85G2_17_LC_2_8_7/in1                LogicCell40_SEQ_MODE_0000      0              3527   3536  FALL       1
counter_PWM0_RNIL85G2_17_LC_2_8_7/lcout              LogicCell40_SEQ_MODE_0000    379              3906   3536  FALL       1
I__404/I                                             Odrv4                          0              3906   3536  FALL       1
I__404/O                                             Odrv4                        372              4278   3536  FALL       1
I__405/I                                             LocalMux                       0              4278   3536  FALL       1
I__405/O                                             LocalMux                     309              4586   3536  FALL       1
I__406/I                                             IoInMux                        0              4586   3536  FALL       1
I__406/O                                             IoInMux                      217              4804   3536  FALL       1
counter_PWM0_RNIL85G2_0_17/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4804   3536  FALL       1
counter_PWM0_RNIL85G2_0_17/GLOBALBUFFEROUTPUT        ICE_GB                       561              5365   3536  FALL      18
I__253/I                                             gio2CtrlBuf                    0              5365   3536  FALL       1
I__253/O                                             gio2CtrlBuf                    0              5365   3536  FALL       1
I__254/I                                             GlobalMux                      0              5365   3536  FALL       1
I__254/O                                             GlobalMux                     77              5442   3536  FALL       1
I__255/I                                             SRMux                          0              5442   3536  FALL       1
I__255/O                                             SRMux                        358              5800   3536  FALL       1
counter_PWM0_11_LC_1_8_2/sr                          LogicCell40_SEQ_MODE_1000      0              5800   3536  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1081/I                                         ClkMux                         0              2153  RISE       1
I__1081/O                                         ClkMux                       309              2461  RISE       1
counter_PWM0_11_LC_1_8_2/clk                      LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 169 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_PWM0_14_LC_1_8_5/lcout
Path End         : counter_PWM0_10_LC_1_8_1/sr
Capture Clock    : counter_PWM0_10_LC_1_8_1/clk
Hold Constraint  : 0p
Path slack       : 3536p

Capture Clock Arrival Time (PWM_Generator_Verilog|clk:R#1)      0
+ Capture Clock Source Latency                                  0
+ Capture Clock Path Delay                                   2461
- Setup Time                                                 -197
----------------------------------------------------------   ---- 
End-of-path required time (ps)                               2264

Launch Clock Arrival Time (PWM_Generator_Verilog|clk:R#1)      0
+ Launch Clock Source Latency                                  0
+ Launch Clock Path Delay                                   2461
+ Clock To Q                                                 540
+ Data Path Delay                                           2799
---------------------------------------------------------   ---- 
End-of-path arrival time (ps)                               5800
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1081/I                                         ClkMux                         0              2153  RISE       1
I__1081/O                                         ClkMux                       309              2461  RISE       1
counter_PWM0_14_LC_1_8_5/clk                      LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                                             model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_PWM0_14_LC_1_8_5/lcout                       LogicCell40_SEQ_MODE_1000    540              3001   1066  FALL       3
I__432/I                                             LocalMux                       0              3001   3536  FALL       1
I__432/O                                             LocalMux                     309              3310   3536  FALL       1
I__435/I                                             InMux                          0              3310   3536  FALL       1
I__435/O                                             InMux                        217              3527   3536  FALL       1
counter_PWM0_RNIL85G2_17_LC_2_8_7/in1                LogicCell40_SEQ_MODE_0000      0              3527   3536  FALL       1
counter_PWM0_RNIL85G2_17_LC_2_8_7/lcout              LogicCell40_SEQ_MODE_0000    379              3906   3536  FALL       1
I__404/I                                             Odrv4                          0              3906   3536  FALL       1
I__404/O                                             Odrv4                        372              4278   3536  FALL       1
I__405/I                                             LocalMux                       0              4278   3536  FALL       1
I__405/O                                             LocalMux                     309              4586   3536  FALL       1
I__406/I                                             IoInMux                        0              4586   3536  FALL       1
I__406/O                                             IoInMux                      217              4804   3536  FALL       1
counter_PWM0_RNIL85G2_0_17/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4804   3536  FALL       1
counter_PWM0_RNIL85G2_0_17/GLOBALBUFFEROUTPUT        ICE_GB                       561              5365   3536  FALL      18
I__253/I                                             gio2CtrlBuf                    0              5365   3536  FALL       1
I__253/O                                             gio2CtrlBuf                    0              5365   3536  FALL       1
I__254/I                                             GlobalMux                      0              5365   3536  FALL       1
I__254/O                                             GlobalMux                     77              5442   3536  FALL       1
I__255/I                                             SRMux                          0              5442   3536  FALL       1
I__255/O                                             SRMux                        358              5800   3536  FALL       1
counter_PWM0_10_LC_1_8_1/sr                          LogicCell40_SEQ_MODE_1000      0              5800   3536  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1081/I                                         ClkMux                         0              2153  RISE       1
I__1081/O                                         ClkMux                       309              2461  RISE       1
counter_PWM0_10_LC_1_8_1/clk                      LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 170 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_PWM0_14_LC_1_8_5/lcout
Path End         : counter_PWM0_9_LC_1_8_0/sr
Capture Clock    : counter_PWM0_9_LC_1_8_0/clk
Hold Constraint  : 0p
Path slack       : 3536p

Capture Clock Arrival Time (PWM_Generator_Verilog|clk:R#1)      0
+ Capture Clock Source Latency                                  0
+ Capture Clock Path Delay                                   2461
- Setup Time                                                 -197
----------------------------------------------------------   ---- 
End-of-path required time (ps)                               2264

Launch Clock Arrival Time (PWM_Generator_Verilog|clk:R#1)      0
+ Launch Clock Source Latency                                  0
+ Launch Clock Path Delay                                   2461
+ Clock To Q                                                 540
+ Data Path Delay                                           2799
---------------------------------------------------------   ---- 
End-of-path arrival time (ps)                               5800
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1081/I                                         ClkMux                         0              2153  RISE       1
I__1081/O                                         ClkMux                       309              2461  RISE       1
counter_PWM0_14_LC_1_8_5/clk                      LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                                             model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_PWM0_14_LC_1_8_5/lcout                       LogicCell40_SEQ_MODE_1000    540              3001   1066  FALL       3
I__432/I                                             LocalMux                       0              3001   3536  FALL       1
I__432/O                                             LocalMux                     309              3310   3536  FALL       1
I__435/I                                             InMux                          0              3310   3536  FALL       1
I__435/O                                             InMux                        217              3527   3536  FALL       1
counter_PWM0_RNIL85G2_17_LC_2_8_7/in1                LogicCell40_SEQ_MODE_0000      0              3527   3536  FALL       1
counter_PWM0_RNIL85G2_17_LC_2_8_7/lcout              LogicCell40_SEQ_MODE_0000    379              3906   3536  FALL       1
I__404/I                                             Odrv4                          0              3906   3536  FALL       1
I__404/O                                             Odrv4                        372              4278   3536  FALL       1
I__405/I                                             LocalMux                       0              4278   3536  FALL       1
I__405/O                                             LocalMux                     309              4586   3536  FALL       1
I__406/I                                             IoInMux                        0              4586   3536  FALL       1
I__406/O                                             IoInMux                      217              4804   3536  FALL       1
counter_PWM0_RNIL85G2_0_17/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4804   3536  FALL       1
counter_PWM0_RNIL85G2_0_17/GLOBALBUFFEROUTPUT        ICE_GB                       561              5365   3536  FALL      18
I__253/I                                             gio2CtrlBuf                    0              5365   3536  FALL       1
I__253/O                                             gio2CtrlBuf                    0              5365   3536  FALL       1
I__254/I                                             GlobalMux                      0              5365   3536  FALL       1
I__254/O                                             GlobalMux                     77              5442   3536  FALL       1
I__255/I                                             SRMux                          0              5442   3536  FALL       1
I__255/O                                             SRMux                        358              5800   3536  FALL       1
counter_PWM0_9_LC_1_8_0/sr                           LogicCell40_SEQ_MODE_1000      0              5800   3536  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1081/I                                         ClkMux                         0              2153  RISE       1
I__1081/O                                         ClkMux                       309              2461  RISE       1
counter_PWM0_9_LC_1_8_0/clk                       LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 171 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_PWM0_14_LC_1_8_5/lcout
Path End         : counter_PWM0_8_LC_1_7_7/sr
Capture Clock    : counter_PWM0_8_LC_1_7_7/clk
Hold Constraint  : 0p
Path slack       : 3536p

Capture Clock Arrival Time (PWM_Generator_Verilog|clk:R#1)      0
+ Capture Clock Source Latency                                  0
+ Capture Clock Path Delay                                   2461
- Setup Time                                                 -197
----------------------------------------------------------   ---- 
End-of-path required time (ps)                               2264

Launch Clock Arrival Time (PWM_Generator_Verilog|clk:R#1)      0
+ Launch Clock Source Latency                                  0
+ Launch Clock Path Delay                                   2461
+ Clock To Q                                                 540
+ Data Path Delay                                           2799
---------------------------------------------------------   ---- 
End-of-path arrival time (ps)                               5800
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1081/I                                         ClkMux                         0              2153  RISE       1
I__1081/O                                         ClkMux                       309              2461  RISE       1
counter_PWM0_14_LC_1_8_5/clk                      LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                                             model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_PWM0_14_LC_1_8_5/lcout                       LogicCell40_SEQ_MODE_1000    540              3001   1066  FALL       3
I__432/I                                             LocalMux                       0              3001   3536  FALL       1
I__432/O                                             LocalMux                     309              3310   3536  FALL       1
I__435/I                                             InMux                          0              3310   3536  FALL       1
I__435/O                                             InMux                        217              3527   3536  FALL       1
counter_PWM0_RNIL85G2_17_LC_2_8_7/in1                LogicCell40_SEQ_MODE_0000      0              3527   3536  FALL       1
counter_PWM0_RNIL85G2_17_LC_2_8_7/lcout              LogicCell40_SEQ_MODE_0000    379              3906   3536  FALL       1
I__404/I                                             Odrv4                          0              3906   3536  FALL       1
I__404/O                                             Odrv4                        372              4278   3536  FALL       1
I__405/I                                             LocalMux                       0              4278   3536  FALL       1
I__405/O                                             LocalMux                     309              4586   3536  FALL       1
I__406/I                                             IoInMux                        0              4586   3536  FALL       1
I__406/O                                             IoInMux                      217              4804   3536  FALL       1
counter_PWM0_RNIL85G2_0_17/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4804   3536  FALL       1
counter_PWM0_RNIL85G2_0_17/GLOBALBUFFEROUTPUT        ICE_GB                       561              5365   3536  FALL      18
I__253/I                                             gio2CtrlBuf                    0              5365   3536  FALL       1
I__253/O                                             gio2CtrlBuf                    0              5365   3536  FALL       1
I__254/I                                             GlobalMux                      0              5365   3536  FALL       1
I__254/O                                             GlobalMux                     77              5442   3536  FALL       1
I__256/I                                             SRMux                          0              5442   3536  FALL       1
I__256/O                                             SRMux                        358              5800   3536  FALL       1
counter_PWM0_8_LC_1_7_7/sr                           LogicCell40_SEQ_MODE_1000      0              5800   3536  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1082/I                                         ClkMux                         0              2153  RISE       1
I__1082/O                                         ClkMux                       309              2461  RISE       1
counter_PWM0_8_LC_1_7_7/clk                       LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 172 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_PWM0_14_LC_1_8_5/lcout
Path End         : counter_PWM0_7_LC_1_7_6/sr
Capture Clock    : counter_PWM0_7_LC_1_7_6/clk
Hold Constraint  : 0p
Path slack       : 3536p

Capture Clock Arrival Time (PWM_Generator_Verilog|clk:R#1)      0
+ Capture Clock Source Latency                                  0
+ Capture Clock Path Delay                                   2461
- Setup Time                                                 -197
----------------------------------------------------------   ---- 
End-of-path required time (ps)                               2264

Launch Clock Arrival Time (PWM_Generator_Verilog|clk:R#1)      0
+ Launch Clock Source Latency                                  0
+ Launch Clock Path Delay                                   2461
+ Clock To Q                                                 540
+ Data Path Delay                                           2799
---------------------------------------------------------   ---- 
End-of-path arrival time (ps)                               5800
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1081/I                                         ClkMux                         0              2153  RISE       1
I__1081/O                                         ClkMux                       309              2461  RISE       1
counter_PWM0_14_LC_1_8_5/clk                      LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                                             model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_PWM0_14_LC_1_8_5/lcout                       LogicCell40_SEQ_MODE_1000    540              3001   1066  FALL       3
I__432/I                                             LocalMux                       0              3001   3536  FALL       1
I__432/O                                             LocalMux                     309              3310   3536  FALL       1
I__435/I                                             InMux                          0              3310   3536  FALL       1
I__435/O                                             InMux                        217              3527   3536  FALL       1
counter_PWM0_RNIL85G2_17_LC_2_8_7/in1                LogicCell40_SEQ_MODE_0000      0              3527   3536  FALL       1
counter_PWM0_RNIL85G2_17_LC_2_8_7/lcout              LogicCell40_SEQ_MODE_0000    379              3906   3536  FALL       1
I__404/I                                             Odrv4                          0              3906   3536  FALL       1
I__404/O                                             Odrv4                        372              4278   3536  FALL       1
I__405/I                                             LocalMux                       0              4278   3536  FALL       1
I__405/O                                             LocalMux                     309              4586   3536  FALL       1
I__406/I                                             IoInMux                        0              4586   3536  FALL       1
I__406/O                                             IoInMux                      217              4804   3536  FALL       1
counter_PWM0_RNIL85G2_0_17/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4804   3536  FALL       1
counter_PWM0_RNIL85G2_0_17/GLOBALBUFFEROUTPUT        ICE_GB                       561              5365   3536  FALL      18
I__253/I                                             gio2CtrlBuf                    0              5365   3536  FALL       1
I__253/O                                             gio2CtrlBuf                    0              5365   3536  FALL       1
I__254/I                                             GlobalMux                      0              5365   3536  FALL       1
I__254/O                                             GlobalMux                     77              5442   3536  FALL       1
I__256/I                                             SRMux                          0              5442   3536  FALL       1
I__256/O                                             SRMux                        358              5800   3536  FALL       1
counter_PWM0_7_LC_1_7_6/sr                           LogicCell40_SEQ_MODE_1000      0              5800   3536  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1082/I                                         ClkMux                         0              2153  RISE       1
I__1082/O                                         ClkMux                       309              2461  RISE       1
counter_PWM0_7_LC_1_7_6/clk                       LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 173 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_PWM0_14_LC_1_8_5/lcout
Path End         : counter_PWM0_6_LC_1_7_5/sr
Capture Clock    : counter_PWM0_6_LC_1_7_5/clk
Hold Constraint  : 0p
Path slack       : 3536p

Capture Clock Arrival Time (PWM_Generator_Verilog|clk:R#1)      0
+ Capture Clock Source Latency                                  0
+ Capture Clock Path Delay                                   2461
- Setup Time                                                 -197
----------------------------------------------------------   ---- 
End-of-path required time (ps)                               2264

Launch Clock Arrival Time (PWM_Generator_Verilog|clk:R#1)      0
+ Launch Clock Source Latency                                  0
+ Launch Clock Path Delay                                   2461
+ Clock To Q                                                 540
+ Data Path Delay                                           2799
---------------------------------------------------------   ---- 
End-of-path arrival time (ps)                               5800
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1081/I                                         ClkMux                         0              2153  RISE       1
I__1081/O                                         ClkMux                       309              2461  RISE       1
counter_PWM0_14_LC_1_8_5/clk                      LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                                             model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_PWM0_14_LC_1_8_5/lcout                       LogicCell40_SEQ_MODE_1000    540              3001   1066  FALL       3
I__432/I                                             LocalMux                       0              3001   3536  FALL       1
I__432/O                                             LocalMux                     309              3310   3536  FALL       1
I__435/I                                             InMux                          0              3310   3536  FALL       1
I__435/O                                             InMux                        217              3527   3536  FALL       1
counter_PWM0_RNIL85G2_17_LC_2_8_7/in1                LogicCell40_SEQ_MODE_0000      0              3527   3536  FALL       1
counter_PWM0_RNIL85G2_17_LC_2_8_7/lcout              LogicCell40_SEQ_MODE_0000    379              3906   3536  FALL       1
I__404/I                                             Odrv4                          0              3906   3536  FALL       1
I__404/O                                             Odrv4                        372              4278   3536  FALL       1
I__405/I                                             LocalMux                       0              4278   3536  FALL       1
I__405/O                                             LocalMux                     309              4586   3536  FALL       1
I__406/I                                             IoInMux                        0              4586   3536  FALL       1
I__406/O                                             IoInMux                      217              4804   3536  FALL       1
counter_PWM0_RNIL85G2_0_17/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4804   3536  FALL       1
counter_PWM0_RNIL85G2_0_17/GLOBALBUFFEROUTPUT        ICE_GB                       561              5365   3536  FALL      18
I__253/I                                             gio2CtrlBuf                    0              5365   3536  FALL       1
I__253/O                                             gio2CtrlBuf                    0              5365   3536  FALL       1
I__254/I                                             GlobalMux                      0              5365   3536  FALL       1
I__254/O                                             GlobalMux                     77              5442   3536  FALL       1
I__256/I                                             SRMux                          0              5442   3536  FALL       1
I__256/O                                             SRMux                        358              5800   3536  FALL       1
counter_PWM0_6_LC_1_7_5/sr                           LogicCell40_SEQ_MODE_1000      0              5800   3536  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1082/I                                         ClkMux                         0              2153  RISE       1
I__1082/O                                         ClkMux                       309              2461  RISE       1
counter_PWM0_6_LC_1_7_5/clk                       LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 174 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_PWM0_14_LC_1_8_5/lcout
Path End         : counter_PWM0_5_LC_1_7_4/sr
Capture Clock    : counter_PWM0_5_LC_1_7_4/clk
Hold Constraint  : 0p
Path slack       : 3536p

Capture Clock Arrival Time (PWM_Generator_Verilog|clk:R#1)      0
+ Capture Clock Source Latency                                  0
+ Capture Clock Path Delay                                   2461
- Setup Time                                                 -197
----------------------------------------------------------   ---- 
End-of-path required time (ps)                               2264

Launch Clock Arrival Time (PWM_Generator_Verilog|clk:R#1)      0
+ Launch Clock Source Latency                                  0
+ Launch Clock Path Delay                                   2461
+ Clock To Q                                                 540
+ Data Path Delay                                           2799
---------------------------------------------------------   ---- 
End-of-path arrival time (ps)                               5800
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1081/I                                         ClkMux                         0              2153  RISE       1
I__1081/O                                         ClkMux                       309              2461  RISE       1
counter_PWM0_14_LC_1_8_5/clk                      LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                                             model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_PWM0_14_LC_1_8_5/lcout                       LogicCell40_SEQ_MODE_1000    540              3001   1066  FALL       3
I__432/I                                             LocalMux                       0              3001   3536  FALL       1
I__432/O                                             LocalMux                     309              3310   3536  FALL       1
I__435/I                                             InMux                          0              3310   3536  FALL       1
I__435/O                                             InMux                        217              3527   3536  FALL       1
counter_PWM0_RNIL85G2_17_LC_2_8_7/in1                LogicCell40_SEQ_MODE_0000      0              3527   3536  FALL       1
counter_PWM0_RNIL85G2_17_LC_2_8_7/lcout              LogicCell40_SEQ_MODE_0000    379              3906   3536  FALL       1
I__404/I                                             Odrv4                          0              3906   3536  FALL       1
I__404/O                                             Odrv4                        372              4278   3536  FALL       1
I__405/I                                             LocalMux                       0              4278   3536  FALL       1
I__405/O                                             LocalMux                     309              4586   3536  FALL       1
I__406/I                                             IoInMux                        0              4586   3536  FALL       1
I__406/O                                             IoInMux                      217              4804   3536  FALL       1
counter_PWM0_RNIL85G2_0_17/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4804   3536  FALL       1
counter_PWM0_RNIL85G2_0_17/GLOBALBUFFEROUTPUT        ICE_GB                       561              5365   3536  FALL      18
I__253/I                                             gio2CtrlBuf                    0              5365   3536  FALL       1
I__253/O                                             gio2CtrlBuf                    0              5365   3536  FALL       1
I__254/I                                             GlobalMux                      0              5365   3536  FALL       1
I__254/O                                             GlobalMux                     77              5442   3536  FALL       1
I__256/I                                             SRMux                          0              5442   3536  FALL       1
I__256/O                                             SRMux                        358              5800   3536  FALL       1
counter_PWM0_5_LC_1_7_4/sr                           LogicCell40_SEQ_MODE_1000      0              5800   3536  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1082/I                                         ClkMux                         0              2153  RISE       1
I__1082/O                                         ClkMux                       309              2461  RISE       1
counter_PWM0_5_LC_1_7_4/clk                       LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 175 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_PWM0_14_LC_1_8_5/lcout
Path End         : counter_PWM0_4_LC_1_7_3/sr
Capture Clock    : counter_PWM0_4_LC_1_7_3/clk
Hold Constraint  : 0p
Path slack       : 3536p

Capture Clock Arrival Time (PWM_Generator_Verilog|clk:R#1)      0
+ Capture Clock Source Latency                                  0
+ Capture Clock Path Delay                                   2461
- Setup Time                                                 -197
----------------------------------------------------------   ---- 
End-of-path required time (ps)                               2264

Launch Clock Arrival Time (PWM_Generator_Verilog|clk:R#1)      0
+ Launch Clock Source Latency                                  0
+ Launch Clock Path Delay                                   2461
+ Clock To Q                                                 540
+ Data Path Delay                                           2799
---------------------------------------------------------   ---- 
End-of-path arrival time (ps)                               5800
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1081/I                                         ClkMux                         0              2153  RISE       1
I__1081/O                                         ClkMux                       309              2461  RISE       1
counter_PWM0_14_LC_1_8_5/clk                      LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                                             model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_PWM0_14_LC_1_8_5/lcout                       LogicCell40_SEQ_MODE_1000    540              3001   1066  FALL       3
I__432/I                                             LocalMux                       0              3001   3536  FALL       1
I__432/O                                             LocalMux                     309              3310   3536  FALL       1
I__435/I                                             InMux                          0              3310   3536  FALL       1
I__435/O                                             InMux                        217              3527   3536  FALL       1
counter_PWM0_RNIL85G2_17_LC_2_8_7/in1                LogicCell40_SEQ_MODE_0000      0              3527   3536  FALL       1
counter_PWM0_RNIL85G2_17_LC_2_8_7/lcout              LogicCell40_SEQ_MODE_0000    379              3906   3536  FALL       1
I__404/I                                             Odrv4                          0              3906   3536  FALL       1
I__404/O                                             Odrv4                        372              4278   3536  FALL       1
I__405/I                                             LocalMux                       0              4278   3536  FALL       1
I__405/O                                             LocalMux                     309              4586   3536  FALL       1
I__406/I                                             IoInMux                        0              4586   3536  FALL       1
I__406/O                                             IoInMux                      217              4804   3536  FALL       1
counter_PWM0_RNIL85G2_0_17/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4804   3536  FALL       1
counter_PWM0_RNIL85G2_0_17/GLOBALBUFFEROUTPUT        ICE_GB                       561              5365   3536  FALL      18
I__253/I                                             gio2CtrlBuf                    0              5365   3536  FALL       1
I__253/O                                             gio2CtrlBuf                    0              5365   3536  FALL       1
I__254/I                                             GlobalMux                      0              5365   3536  FALL       1
I__254/O                                             GlobalMux                     77              5442   3536  FALL       1
I__256/I                                             SRMux                          0              5442   3536  FALL       1
I__256/O                                             SRMux                        358              5800   3536  FALL       1
counter_PWM0_4_LC_1_7_3/sr                           LogicCell40_SEQ_MODE_1000      0              5800   3536  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1082/I                                         ClkMux                         0              2153  RISE       1
I__1082/O                                         ClkMux                       309              2461  RISE       1
counter_PWM0_4_LC_1_7_3/clk                       LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 176 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_PWM0_14_LC_1_8_5/lcout
Path End         : counter_PWM0_3_LC_1_7_2/sr
Capture Clock    : counter_PWM0_3_LC_1_7_2/clk
Hold Constraint  : 0p
Path slack       : 3536p

Capture Clock Arrival Time (PWM_Generator_Verilog|clk:R#1)      0
+ Capture Clock Source Latency                                  0
+ Capture Clock Path Delay                                   2461
- Setup Time                                                 -197
----------------------------------------------------------   ---- 
End-of-path required time (ps)                               2264

Launch Clock Arrival Time (PWM_Generator_Verilog|clk:R#1)      0
+ Launch Clock Source Latency                                  0
+ Launch Clock Path Delay                                   2461
+ Clock To Q                                                 540
+ Data Path Delay                                           2799
---------------------------------------------------------   ---- 
End-of-path arrival time (ps)                               5800
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1081/I                                         ClkMux                         0              2153  RISE       1
I__1081/O                                         ClkMux                       309              2461  RISE       1
counter_PWM0_14_LC_1_8_5/clk                      LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                                             model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_PWM0_14_LC_1_8_5/lcout                       LogicCell40_SEQ_MODE_1000    540              3001   1066  FALL       3
I__432/I                                             LocalMux                       0              3001   3536  FALL       1
I__432/O                                             LocalMux                     309              3310   3536  FALL       1
I__435/I                                             InMux                          0              3310   3536  FALL       1
I__435/O                                             InMux                        217              3527   3536  FALL       1
counter_PWM0_RNIL85G2_17_LC_2_8_7/in1                LogicCell40_SEQ_MODE_0000      0              3527   3536  FALL       1
counter_PWM0_RNIL85G2_17_LC_2_8_7/lcout              LogicCell40_SEQ_MODE_0000    379              3906   3536  FALL       1
I__404/I                                             Odrv4                          0              3906   3536  FALL       1
I__404/O                                             Odrv4                        372              4278   3536  FALL       1
I__405/I                                             LocalMux                       0              4278   3536  FALL       1
I__405/O                                             LocalMux                     309              4586   3536  FALL       1
I__406/I                                             IoInMux                        0              4586   3536  FALL       1
I__406/O                                             IoInMux                      217              4804   3536  FALL       1
counter_PWM0_RNIL85G2_0_17/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4804   3536  FALL       1
counter_PWM0_RNIL85G2_0_17/GLOBALBUFFEROUTPUT        ICE_GB                       561              5365   3536  FALL      18
I__253/I                                             gio2CtrlBuf                    0              5365   3536  FALL       1
I__253/O                                             gio2CtrlBuf                    0              5365   3536  FALL       1
I__254/I                                             GlobalMux                      0              5365   3536  FALL       1
I__254/O                                             GlobalMux                     77              5442   3536  FALL       1
I__256/I                                             SRMux                          0              5442   3536  FALL       1
I__256/O                                             SRMux                        358              5800   3536  FALL       1
counter_PWM0_3_LC_1_7_2/sr                           LogicCell40_SEQ_MODE_1000      0              5800   3536  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1082/I                                         ClkMux                         0              2153  RISE       1
I__1082/O                                         ClkMux                       309              2461  RISE       1
counter_PWM0_3_LC_1_7_2/clk                       LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 177 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_PWM0_14_LC_1_8_5/lcout
Path End         : counter_PWM0_2_LC_1_7_1/sr
Capture Clock    : counter_PWM0_2_LC_1_7_1/clk
Hold Constraint  : 0p
Path slack       : 3536p

Capture Clock Arrival Time (PWM_Generator_Verilog|clk:R#1)      0
+ Capture Clock Source Latency                                  0
+ Capture Clock Path Delay                                   2461
- Setup Time                                                 -197
----------------------------------------------------------   ---- 
End-of-path required time (ps)                               2264

Launch Clock Arrival Time (PWM_Generator_Verilog|clk:R#1)      0
+ Launch Clock Source Latency                                  0
+ Launch Clock Path Delay                                   2461
+ Clock To Q                                                 540
+ Data Path Delay                                           2799
---------------------------------------------------------   ---- 
End-of-path arrival time (ps)                               5800
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1081/I                                         ClkMux                         0              2153  RISE       1
I__1081/O                                         ClkMux                       309              2461  RISE       1
counter_PWM0_14_LC_1_8_5/clk                      LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                                             model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_PWM0_14_LC_1_8_5/lcout                       LogicCell40_SEQ_MODE_1000    540              3001   1066  FALL       3
I__432/I                                             LocalMux                       0              3001   3536  FALL       1
I__432/O                                             LocalMux                     309              3310   3536  FALL       1
I__435/I                                             InMux                          0              3310   3536  FALL       1
I__435/O                                             InMux                        217              3527   3536  FALL       1
counter_PWM0_RNIL85G2_17_LC_2_8_7/in1                LogicCell40_SEQ_MODE_0000      0              3527   3536  FALL       1
counter_PWM0_RNIL85G2_17_LC_2_8_7/lcout              LogicCell40_SEQ_MODE_0000    379              3906   3536  FALL       1
I__404/I                                             Odrv4                          0              3906   3536  FALL       1
I__404/O                                             Odrv4                        372              4278   3536  FALL       1
I__405/I                                             LocalMux                       0              4278   3536  FALL       1
I__405/O                                             LocalMux                     309              4586   3536  FALL       1
I__406/I                                             IoInMux                        0              4586   3536  FALL       1
I__406/O                                             IoInMux                      217              4804   3536  FALL       1
counter_PWM0_RNIL85G2_0_17/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4804   3536  FALL       1
counter_PWM0_RNIL85G2_0_17/GLOBALBUFFEROUTPUT        ICE_GB                       561              5365   3536  FALL      18
I__253/I                                             gio2CtrlBuf                    0              5365   3536  FALL       1
I__253/O                                             gio2CtrlBuf                    0              5365   3536  FALL       1
I__254/I                                             GlobalMux                      0              5365   3536  FALL       1
I__254/O                                             GlobalMux                     77              5442   3536  FALL       1
I__256/I                                             SRMux                          0              5442   3536  FALL       1
I__256/O                                             SRMux                        358              5800   3536  FALL       1
counter_PWM0_2_LC_1_7_1/sr                           LogicCell40_SEQ_MODE_1000      0              5800   3536  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1082/I                                         ClkMux                         0              2153  RISE       1
I__1082/O                                         ClkMux                       309              2461  RISE       1
counter_PWM0_2_LC_1_7_1/clk                       LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 178 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_PWM0_14_LC_1_8_5/lcout
Path End         : counter_PWM0_17_LC_1_9_0/sr
Capture Clock    : counter_PWM0_17_LC_1_9_0/clk
Hold Constraint  : 0p
Path slack       : 3536p

Capture Clock Arrival Time (PWM_Generator_Verilog|clk:R#1)      0
+ Capture Clock Source Latency                                  0
+ Capture Clock Path Delay                                   2461
- Setup Time                                                 -197
----------------------------------------------------------   ---- 
End-of-path required time (ps)                               2264

Launch Clock Arrival Time (PWM_Generator_Verilog|clk:R#1)      0
+ Launch Clock Source Latency                                  0
+ Launch Clock Path Delay                                   2461
+ Clock To Q                                                 540
+ Data Path Delay                                           2799
---------------------------------------------------------   ---- 
End-of-path arrival time (ps)                               5800
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1081/I                                         ClkMux                         0              2153  RISE       1
I__1081/O                                         ClkMux                       309              2461  RISE       1
counter_PWM0_14_LC_1_8_5/clk                      LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                                             model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_PWM0_14_LC_1_8_5/lcout                       LogicCell40_SEQ_MODE_1000    540              3001   1066  FALL       3
I__432/I                                             LocalMux                       0              3001   3536  FALL       1
I__432/O                                             LocalMux                     309              3310   3536  FALL       1
I__435/I                                             InMux                          0              3310   3536  FALL       1
I__435/O                                             InMux                        217              3527   3536  FALL       1
counter_PWM0_RNIL85G2_17_LC_2_8_7/in1                LogicCell40_SEQ_MODE_0000      0              3527   3536  FALL       1
counter_PWM0_RNIL85G2_17_LC_2_8_7/lcout              LogicCell40_SEQ_MODE_0000    379              3906   3536  FALL       1
I__404/I                                             Odrv4                          0              3906   3536  FALL       1
I__404/O                                             Odrv4                        372              4278   3536  FALL       1
I__405/I                                             LocalMux                       0              4278   3536  FALL       1
I__405/O                                             LocalMux                     309              4586   3536  FALL       1
I__406/I                                             IoInMux                        0              4586   3536  FALL       1
I__406/O                                             IoInMux                      217              4804   3536  FALL       1
counter_PWM0_RNIL85G2_0_17/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4804   3536  FALL       1
counter_PWM0_RNIL85G2_0_17/GLOBALBUFFEROUTPUT        ICE_GB                       561              5365   3536  FALL      18
I__253/I                                             gio2CtrlBuf                    0              5365   3536  FALL       1
I__253/O                                             gio2CtrlBuf                    0              5365   3536  FALL       1
I__254/I                                             GlobalMux                      0              5365   3536  FALL       1
I__254/O                                             GlobalMux                     77              5442   3536  FALL       1
I__257/I                                             SRMux                          0              5442   3536  FALL       1
I__257/O                                             SRMux                        358              5800   3536  FALL       1
counter_PWM0_17_LC_1_9_0/sr                          LogicCell40_SEQ_MODE_1000      0              5800   3536  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1083/I                                         ClkMux                         0              2153  RISE       1
I__1083/O                                         ClkMux                       309              2461  RISE       1
counter_PWM0_17_LC_1_9_0/clk                      LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 179 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_PWM0_14_LC_1_8_5/lcout
Path End         : counter_PWM0_0_LC_1_6_6/sr
Capture Clock    : counter_PWM0_0_LC_1_6_6/clk
Hold Constraint  : 0p
Path slack       : 3536p

Capture Clock Arrival Time (PWM_Generator_Verilog|clk:R#1)      0
+ Capture Clock Source Latency                                  0
+ Capture Clock Path Delay                                   2461
- Setup Time                                                 -197
----------------------------------------------------------   ---- 
End-of-path required time (ps)                               2264

Launch Clock Arrival Time (PWM_Generator_Verilog|clk:R#1)      0
+ Launch Clock Source Latency                                  0
+ Launch Clock Path Delay                                   2461
+ Clock To Q                                                 540
+ Data Path Delay                                           2799
---------------------------------------------------------   ---- 
End-of-path arrival time (ps)                               5800
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1081/I                                         ClkMux                         0              2153  RISE       1
I__1081/O                                         ClkMux                       309              2461  RISE       1
counter_PWM0_14_LC_1_8_5/clk                      LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                                             model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_PWM0_14_LC_1_8_5/lcout                       LogicCell40_SEQ_MODE_1000    540              3001   1066  FALL       3
I__432/I                                             LocalMux                       0              3001   3536  FALL       1
I__432/O                                             LocalMux                     309              3310   3536  FALL       1
I__435/I                                             InMux                          0              3310   3536  FALL       1
I__435/O                                             InMux                        217              3527   3536  FALL       1
counter_PWM0_RNIL85G2_17_LC_2_8_7/in1                LogicCell40_SEQ_MODE_0000      0              3527   3536  FALL       1
counter_PWM0_RNIL85G2_17_LC_2_8_7/lcout              LogicCell40_SEQ_MODE_0000    379              3906   3536  FALL       1
I__404/I                                             Odrv4                          0              3906   3536  FALL       1
I__404/O                                             Odrv4                        372              4278   3536  FALL       1
I__405/I                                             LocalMux                       0              4278   3536  FALL       1
I__405/O                                             LocalMux                     309              4586   3536  FALL       1
I__406/I                                             IoInMux                        0              4586   3536  FALL       1
I__406/O                                             IoInMux                      217              4804   3536  FALL       1
counter_PWM0_RNIL85G2_0_17/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4804   3536  FALL       1
counter_PWM0_RNIL85G2_0_17/GLOBALBUFFEROUTPUT        ICE_GB                       561              5365   3536  FALL      18
I__253/I                                             gio2CtrlBuf                    0              5365   3536  FALL       1
I__253/O                                             gio2CtrlBuf                    0              5365   3536  FALL       1
I__254/I                                             GlobalMux                      0              5365   3536  FALL       1
I__254/O                                             GlobalMux                     77              5442   3536  FALL       1
I__258/I                                             SRMux                          0              5442   3536  FALL       1
I__258/O                                             SRMux                        358              5800   3536  FALL       1
counter_PWM0_0_LC_1_6_6/sr                           LogicCell40_SEQ_MODE_1000      0              5800   3536  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1084/I                                         ClkMux                         0              2153  RISE       1
I__1084/O                                         ClkMux                       309              2461  RISE       1
counter_PWM0_0_LC_1_6_6/clk                       LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 180 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_PWM0_14_LC_1_8_5/lcout
Path End         : counter_PWM0_1_LC_1_6_4/sr
Capture Clock    : counter_PWM0_1_LC_1_6_4/clk
Hold Constraint  : 0p
Path slack       : 3536p

Capture Clock Arrival Time (PWM_Generator_Verilog|clk:R#1)      0
+ Capture Clock Source Latency                                  0
+ Capture Clock Path Delay                                   2461
- Setup Time                                                 -197
----------------------------------------------------------   ---- 
End-of-path required time (ps)                               2264

Launch Clock Arrival Time (PWM_Generator_Verilog|clk:R#1)      0
+ Launch Clock Source Latency                                  0
+ Launch Clock Path Delay                                   2461
+ Clock To Q                                                 540
+ Data Path Delay                                           2799
---------------------------------------------------------   ---- 
End-of-path arrival time (ps)                               5800
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1081/I                                         ClkMux                         0              2153  RISE       1
I__1081/O                                         ClkMux                       309              2461  RISE       1
counter_PWM0_14_LC_1_8_5/clk                      LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                                             model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_PWM0_14_LC_1_8_5/lcout                       LogicCell40_SEQ_MODE_1000    540              3001   1066  FALL       3
I__432/I                                             LocalMux                       0              3001   3536  FALL       1
I__432/O                                             LocalMux                     309              3310   3536  FALL       1
I__435/I                                             InMux                          0              3310   3536  FALL       1
I__435/O                                             InMux                        217              3527   3536  FALL       1
counter_PWM0_RNIL85G2_17_LC_2_8_7/in1                LogicCell40_SEQ_MODE_0000      0              3527   3536  FALL       1
counter_PWM0_RNIL85G2_17_LC_2_8_7/lcout              LogicCell40_SEQ_MODE_0000    379              3906   3536  FALL       1
I__404/I                                             Odrv4                          0              3906   3536  FALL       1
I__404/O                                             Odrv4                        372              4278   3536  FALL       1
I__405/I                                             LocalMux                       0              4278   3536  FALL       1
I__405/O                                             LocalMux                     309              4586   3536  FALL       1
I__406/I                                             IoInMux                        0              4586   3536  FALL       1
I__406/O                                             IoInMux                      217              4804   3536  FALL       1
counter_PWM0_RNIL85G2_0_17/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4804   3536  FALL       1
counter_PWM0_RNIL85G2_0_17/GLOBALBUFFEROUTPUT        ICE_GB                       561              5365   3536  FALL      18
I__253/I                                             gio2CtrlBuf                    0              5365   3536  FALL       1
I__253/O                                             gio2CtrlBuf                    0              5365   3536  FALL       1
I__254/I                                             GlobalMux                      0              5365   3536  FALL       1
I__254/O                                             GlobalMux                     77              5442   3536  FALL       1
I__258/I                                             SRMux                          0              5442   3536  FALL       1
I__258/O                                             SRMux                        358              5800   3536  FALL       1
counter_PWM0_1_LC_1_6_4/sr                           LogicCell40_SEQ_MODE_1000      0              5800   3536  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1084/I                                         ClkMux                         0              2153  RISE       1
I__1084/O                                         ClkMux                       309              2461  RISE       1
counter_PWM0_1_LC_1_6_4/clk                       LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 181 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : PWM_DFF5.Q_LC_5_2_2/lcout
Path End         : DUTY_CYCLE1_10_LC_4_3_6/in2
Capture Clock    : DUTY_CYCLE1_10_LC_4_3_6/clk
Hold Constraint  : 0p
Path slack       : 3563p

Capture Clock Arrival Time (PWM_Generator_Verilog|clk:R#1)      0
+ Capture Clock Source Latency                                  0
+ Capture Clock Path Delay                                   2461
- Setup Time                                                    0
----------------------------------------------------------   ---- 
End-of-path required time (ps)                               2461

Launch Clock Arrival Time (PWM_Generator_Verilog|clk:R#1)      0
+ Launch Clock Source Latency                                  0
+ Launch Clock Path Delay                                   2461
+ Clock To Q                                                 540
+ Data Path Delay                                           3023
---------------------------------------------------------   ---- 
End-of-path arrival time (ps)                               6024
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1095/I                                         ClkMux                         0              2153  RISE       1
I__1095/O                                         ClkMux                       309              2461  RISE       1
PWM_DFF5.Q_LC_5_2_2/clk                           LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
PWM_DFF5.Q_LC_5_2_2/lcout               LogicCell40_SEQ_MODE_1000    540              3001   1066  FALL       2
I__670/I                                LocalMux                       0              3001   3500  FALL       1
I__670/O                                LocalMux                     309              3310   3500  FALL       1
I__672/I                                InMux                          0              3310   3500  FALL       1
I__672/O                                InMux                        217              3527   3500  FALL       1
I__674/I                                CascadeMux                     0              3527   3500  FALL       1
I__674/O                                CascadeMux                     0              3527   3500  FALL       1
PWM_DFF6.Q_RNI0DI21_LC_5_3_3/in2        LogicCell40_SEQ_MODE_0000      0              3527   3500  FALL       1
PWM_DFF6.Q_RNI0DI21_LC_5_3_3/lcout      LogicCell40_SEQ_MODE_0000    351              3878   3500  FALL       7
I__655/I                                Odrv4                          0              3878   3500  FALL       1
I__655/O                                Odrv4                        372              4250   3500  FALL       1
I__657/I                                LocalMux                       0              4250   3500  FALL       1
I__657/O                                LocalMux                     309              4558   3500  FALL       1
I__663/I                                InMux                          0              4558   3563  FALL       1
I__663/O                                InMux                        217              4776   3563  FALL       1
I__666/I                                CascadeMux                     0              4776   3563  FALL       1
I__666/O                                CascadeMux                     0              4776   3563  FALL       1
DUTY_CYCLE1_RNIBGQ59_10_LC_2_3_3/in2    LogicCell40_SEQ_MODE_0000      0              4776   3563  FALL       1
DUTY_CYCLE1_RNIBGQ59_10_LC_2_3_3/lcout  LogicCell40_SEQ_MODE_0000    351              5126   3563  FALL       1
I__535/I                                Odrv4                          0              5126   3563  FALL       1
I__535/O                                Odrv4                        372              5498   3563  FALL       1
I__536/I                                LocalMux                       0              5498   3563  FALL       1
I__536/O                                LocalMux                     309              5807   3563  FALL       1
I__537/I                                InMux                          0              5807   3563  FALL       1
I__537/O                                InMux                        217              6024   3563  FALL       1
I__538/I                                CascadeMux                     0              6024   3563  FALL       1
I__538/O                                CascadeMux                     0              6024   3563  FALL       1
DUTY_CYCLE1_10_LC_4_3_6/in2             LogicCell40_SEQ_MODE_1000      0              6024   3563  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1092/I                                         ClkMux                         0              2153  RISE       1
I__1092/O                                         ClkMux                       309              2461  RISE       1
DUTY_CYCLE1_10_LC_4_3_6/clk                       LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 182 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : DUTY_CYCLE1_15_LC_4_4_3/lcout
Path End         : DUTY_CYCLE1_4_LC_5_3_6/in3
Capture Clock    : DUTY_CYCLE1_4_LC_5_3_6/clk
Hold Constraint  : 0p
Path slack       : 3640p

Capture Clock Arrival Time (PWM_Generator_Verilog|clk:R#1)      0
+ Capture Clock Source Latency                                  0
+ Capture Clock Path Delay                                   2461
- Setup Time                                                    0
----------------------------------------------------------   ---- 
End-of-path required time (ps)                               2461

Launch Clock Arrival Time (PWM_Generator_Verilog|clk:R#1)      0
+ Launch Clock Source Latency                                  0
+ Launch Clock Path Delay                                   2461
+ Clock To Q                                                 540
+ Data Path Delay                                           3100
---------------------------------------------------------   ---- 
End-of-path arrival time (ps)                               6101
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1090/I                                         ClkMux                         0              2153  RISE       1
I__1090/O                                         ClkMux                       309              2461  RISE       1
DUTY_CYCLE1_15_LC_4_4_3/clk                       LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
DUTY_CYCLE1_15_LC_4_4_3/lcout           LogicCell40_SEQ_MODE_1000    540              3001   1066  FALL       5
I__814/I                                Odrv4                          0              3001   3303  FALL       1
I__814/O                                Odrv4                        372              3373   3303  FALL       1
I__818/I                                LocalMux                       0              3373   3303  FALL       1
I__818/O                                LocalMux                     309              3682   3303  FALL       1
I__822/I                                InMux                          0              3682   3303  FALL       1
I__822/O                                InMux                        217              3899   3303  FALL       1
I__825/I                                CascadeMux                     0              3899   3303  FALL       1
I__825/O                                CascadeMux                     0              3899   3303  FALL       1
DUTY_CYCLE1_RNI9R6D1_13_LC_2_4_1/in2    LogicCell40_SEQ_MODE_0000      0              3899   3303  FALL       1
DUTY_CYCLE1_RNI9R6D1_13_LC_2_4_1/ltout  LogicCell40_SEQ_MODE_0000    309              4208   3303  RISE       1
I__360/I                                CascadeMux                     0              4208   3303  RISE       1
I__360/O                                CascadeMux                     0              4208   3303  RISE       1
DUTY_CYCLE1_RNI3HOP4_8_LC_2_4_2/in2     LogicCell40_SEQ_MODE_0000      0              4208   3303  RISE       1
DUTY_CYCLE1_RNI3HOP4_8_LC_2_4_2/ltout   LogicCell40_SEQ_MODE_0000    309              4516   3303  RISE       1
I__357/I                                CascadeMux                     0              4516   3303  RISE       1
I__357/O                                CascadeMux                     0              4516   3303  RISE       1
DUTY_CYCLE1_RNICBOM8_11_LC_2_4_3/in2    LogicCell40_SEQ_MODE_0000      0              4516   3303  RISE       1
DUTY_CYCLE1_RNICBOM8_11_LC_2_4_3/lcout  LogicCell40_SEQ_MODE_0000    351              4867   3303  FALL       8
I__753/I                                Odrv4                          0              4867   3303  FALL       1
I__753/O                                Odrv4                        372              5239   3303  FALL       1
I__757/I                                Span4Mux_s3_v                  0              5239   3640  FALL       1
I__757/O                                Span4Mux_s3_v                337              5575   3640  FALL       1
I__762/I                                LocalMux                       0              5575   3640  FALL       1
I__762/O                                LocalMux                     309              5884   3640  FALL       1
I__767/I                                InMux                          0              5884   3640  FALL       1
I__767/O                                InMux                        217              6101   3640  FALL       1
DUTY_CYCLE1_4_LC_5_3_6/in3              LogicCell40_SEQ_MODE_1000      0              6101   3640  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1094/I                                         ClkMux                         0              2153  RISE       1
I__1094/O                                         ClkMux                       309              2461  RISE       1
DUTY_CYCLE1_4_LC_5_3_6/clk                        LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 183 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : PWM_DFF5.Q_LC_5_2_2/lcout
Path End         : DUTY_CYCLE1_5_LC_4_3_1/in2
Capture Clock    : DUTY_CYCLE1_5_LC_4_3_1/clk
Hold Constraint  : 0p
Path slack       : 3668p

Capture Clock Arrival Time (PWM_Generator_Verilog|clk:R#1)      0
+ Capture Clock Source Latency                                  0
+ Capture Clock Path Delay                                   2461
- Setup Time                                                    0
----------------------------------------------------------   ---- 
End-of-path required time (ps)                               2461

Launch Clock Arrival Time (PWM_Generator_Verilog|clk:R#1)      0
+ Launch Clock Source Latency                                  0
+ Launch Clock Path Delay                                   2461
+ Clock To Q                                                 540
+ Data Path Delay                                           3128
---------------------------------------------------------   ---- 
End-of-path arrival time (ps)                               6129
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1095/I                                         ClkMux                         0              2153  RISE       1
I__1095/O                                         ClkMux                       309              2461  RISE       1
PWM_DFF5.Q_LC_5_2_2/clk                           LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
PWM_DFF5.Q_LC_5_2_2/lcout              LogicCell40_SEQ_MODE_1000    540              3001   1066  FALL       2
I__670/I                               LocalMux                       0              3001   3500  FALL       1
I__670/O                               LocalMux                     309              3310   3500  FALL       1
I__672/I                               InMux                          0              3310   3500  FALL       1
I__672/O                               InMux                        217              3527   3500  FALL       1
I__674/I                               CascadeMux                     0              3527   3500  FALL       1
I__674/O                               CascadeMux                     0              3527   3500  FALL       1
PWM_DFF6.Q_RNI0DI21_LC_5_3_3/in2       LogicCell40_SEQ_MODE_0000      0              3527   3500  FALL       1
PWM_DFF6.Q_RNI0DI21_LC_5_3_3/lcout     LogicCell40_SEQ_MODE_0000    351              3878   3500  FALL       7
I__655/I                               Odrv4                          0              3878   3500  FALL       1
I__655/O                               Odrv4                        372              4250   3500  FALL       1
I__657/I                               LocalMux                       0              4250   3500  FALL       1
I__657/O                               LocalMux                     309              4558   3500  FALL       1
I__659/I                               InMux                          0              4558   3668  FALL       1
I__659/O                               InMux                        217              4776   3668  FALL       1
DUTY_CYCLE1_RNIVGQ39_5_LC_2_3_0/in3    LogicCell40_SEQ_MODE_0000      0              4776   3668  FALL       1
DUTY_CYCLE1_RNIVGQ39_5_LC_2_3_0/lcout  LogicCell40_SEQ_MODE_0000    288              5063   3668  FALL       1
I__495/I                               Odrv12                         0              5063   3668  FALL       1
I__495/O                               Odrv12                       540              5603   3668  FALL       1
I__496/I                               LocalMux                       0              5603   3668  FALL       1
I__496/O                               LocalMux                     309              5912   3668  FALL       1
I__497/I                               InMux                          0              5912   3668  FALL       1
I__497/O                               InMux                        217              6129   3668  FALL       1
I__498/I                               CascadeMux                     0              6129   3668  FALL       1
I__498/O                               CascadeMux                     0              6129   3668  FALL       1
DUTY_CYCLE1_5_LC_4_3_1/in2             LogicCell40_SEQ_MODE_1000      0              6129   3668  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1092/I                                         ClkMux                         0              2153  RISE       1
I__1092/O                                         ClkMux                       309              2461  RISE       1
DUTY_CYCLE1_5_LC_4_3_1/clk                        LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 184 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : PWM_DFF5.Q_LC_5_2_2/lcout
Path End         : DUTY_CYCLE1_9_LC_4_3_5/in2
Capture Clock    : DUTY_CYCLE1_9_LC_4_3_5/clk
Hold Constraint  : 0p
Path slack       : 3760p

Capture Clock Arrival Time (PWM_Generator_Verilog|clk:R#1)      0
+ Capture Clock Source Latency                                  0
+ Capture Clock Path Delay                                   2461
- Setup Time                                                    0
----------------------------------------------------------   ---- 
End-of-path required time (ps)                               2461

Launch Clock Arrival Time (PWM_Generator_Verilog|clk:R#1)      0
+ Launch Clock Source Latency                                  0
+ Launch Clock Path Delay                                   2461
+ Clock To Q                                                 540
+ Data Path Delay                                           3220
---------------------------------------------------------   ---- 
End-of-path arrival time (ps)                               6221
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1095/I                                         ClkMux                         0              2153  RISE       1
I__1095/O                                         ClkMux                       309              2461  RISE       1
PWM_DFF5.Q_LC_5_2_2/clk                           LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
PWM_DFF5.Q_LC_5_2_2/lcout              LogicCell40_SEQ_MODE_1000    540              3001   1066  FALL       2
I__670/I                               LocalMux                       0              3001   3500  FALL       1
I__670/O                               LocalMux                     309              3310   3500  FALL       1
I__672/I                               InMux                          0              3310   3500  FALL       1
I__672/O                               InMux                        217              3527   3500  FALL       1
I__674/I                               CascadeMux                     0              3527   3500  FALL       1
I__674/O                               CascadeMux                     0              3527   3500  FALL       1
PWM_DFF6.Q_RNI0DI21_LC_5_3_3/in2       LogicCell40_SEQ_MODE_0000      0              3527   3500  FALL       1
PWM_DFF6.Q_RNI0DI21_LC_5_3_3/lcout     LogicCell40_SEQ_MODE_0000    351              3878   3500  FALL       7
I__655/I                               Odrv4                          0              3878   3500  FALL       1
I__655/O                               Odrv4                        372              4250   3500  FALL       1
I__657/I                               LocalMux                       0              4250   3500  FALL       1
I__657/O                               LocalMux                     309              4558   3500  FALL       1
I__661/I                               InMux                          0              4558   3759  FALL       1
I__661/O                               InMux                        217              4776   3759  FALL       1
DUTY_CYCLE1_RNI3LQ39_9_LC_2_3_6/in1    LogicCell40_SEQ_MODE_0000      0              4776   3759  FALL       1
DUTY_CYCLE1_RNI3LQ39_9_LC_2_3_6/lcout  LogicCell40_SEQ_MODE_0000    379              5154   3759  FALL       1
I__540/I                               Odrv12                         0              5154   3759  FALL       1
I__540/O                               Odrv12                       540              5695   3759  FALL       1
I__541/I                               LocalMux                       0              5695   3759  FALL       1
I__541/O                               LocalMux                     309              6003   3759  FALL       1
I__542/I                               InMux                          0              6003   3759  FALL       1
I__542/O                               InMux                        217              6221   3759  FALL       1
I__543/I                               CascadeMux                     0              6221   3759  FALL       1
I__543/O                               CascadeMux                     0              6221   3759  FALL       1
DUTY_CYCLE1_9_LC_4_3_5/in2             LogicCell40_SEQ_MODE_1000      0              6221   3759  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1092/I                                         ClkMux                         0              2153  RISE       1
I__1092/O                                         ClkMux                       309              2461  RISE       1
DUTY_CYCLE1_9_LC_4_3_5/clk                        LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 185 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : DUTY_CYCLE1_10_LC_4_3_6/lcout
Path End         : DUTY_CYCLE1_11_LC_4_3_7/in2
Capture Clock    : DUTY_CYCLE1_11_LC_4_3_7/clk
Hold Constraint  : 0p
Path slack       : 3767p

Capture Clock Arrival Time (PWM_Generator_Verilog|clk:R#1)      0
+ Capture Clock Source Latency                                  0
+ Capture Clock Path Delay                                   2461
- Setup Time                                                    0
----------------------------------------------------------   ---- 
End-of-path required time (ps)                               2461

Launch Clock Arrival Time (PWM_Generator_Verilog|clk:R#1)      0
+ Launch Clock Source Latency                                  0
+ Launch Clock Path Delay                                   2461
+ Clock To Q                                                 540
+ Data Path Delay                                           3227
---------------------------------------------------------   ---- 
End-of-path arrival time (ps)                               6228
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1092/I                                         ClkMux                         0              2153  RISE       1
I__1092/O                                         ClkMux                       309              2461  RISE       1
DUTY_CYCLE1_10_LC_4_3_6/clk                       LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
DUTY_CYCLE1_10_LC_4_3_6/lcout          LogicCell40_SEQ_MODE_1000    540              3001   1066  FALL       7
I__592/I                               LocalMux                       0              3001   1641  FALL       1
I__592/O                               LocalMux                     309              3310   1641  FALL       1
I__598/I                               InMux                          0              3310   1641  FALL       1
I__598/O                               InMux                        217              3527   1641  FALL       1
DUTY_CYCLE1_RNISP8M1_5_LC_5_3_4/in3    LogicCell40_SEQ_MODE_0000      0              3527   1641  FALL       1
DUTY_CYCLE1_RNISP8M1_5_LC_5_3_4/ltout  LogicCell40_SEQ_MODE_0000    267              3794   1641  RISE       1
I__589/I                               CascadeMux                     0              3794   1641  RISE       1
I__589/O                               CascadeMux                     0              3794   1641  RISE       1
PWM_DFF8.Q_RNI8DHB6_LC_5_3_5/in2       LogicCell40_SEQ_MODE_0000      0              3794   1641  RISE       1
PWM_DFF8.Q_RNI8DHB6_LC_5_3_5/lcout     LogicCell40_SEQ_MODE_0000    351              4145   2209  FALL       7
I__741/I                               Odrv4                          0              4145   3766  FALL       1
I__741/O                               Odrv4                        372              4516   3766  FALL       1
I__748/I                               LocalMux                       0              4516   3766  FALL       1
I__748/O                               LocalMux                     309              4825   3766  FALL       1
I__752/I                               InMux                          0              4825   3766  FALL       1
I__752/O                               InMux                        217              5042   3766  FALL       1
PWM_DFF8.Q_RNIKO92F_2_LC_2_3_5/in3     LogicCell40_SEQ_MODE_0000      0              5042   3766  FALL       1
PWM_DFF8.Q_RNIKO92F_2_LC_2_3_5/lcout   LogicCell40_SEQ_MODE_0000    288              5330   3766  FALL       1
I__530/I                               Odrv4                          0              5330   3766  FALL       1
I__530/O                               Odrv4                        372              5702   3766  FALL       1
I__531/I                               LocalMux                       0              5702   3766  FALL       1
I__531/O                               LocalMux                     309              6010   3766  FALL       1
I__532/I                               InMux                          0              6010   3766  FALL       1
I__532/O                               InMux                        217              6228   3766  FALL       1
I__533/I                               CascadeMux                     0              6228   3766  FALL       1
I__533/O                               CascadeMux                     0              6228   3766  FALL       1
DUTY_CYCLE1_11_LC_4_3_7/in2            LogicCell40_SEQ_MODE_1000      0              6228   3766  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1092/I                                         ClkMux                         0              2153  RISE       1
I__1092/O                                         ClkMux                       309              2461  RISE       1
DUTY_CYCLE1_11_LC_4_3_7/clk                       LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 186 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : decrease_duty0
Path End         : PWM_DFF3.Q_LC_7_4_7/in3
Capture Clock    : PWM_DFF3.Q_LC_7_4_7/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (PWM_Generator_Verilog|clk:R#1)    -INF
+ Capture Clock Source Latency                                   0
+ Capture Clock Path Delay                                    2461
- Setup Time                                                     0
----------------------------------------------------------   ----- 
End-of-path required time (ps)                                -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         2266
---------------------------------------   ---- 
End-of-path arrival time (ps)             2266
 
Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
decrease_duty0                           PWM_Generator_Verilog          0                 0   +INF  RISE       1
decrease_duty0_ibuf_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  RISE       1
decrease_duty0_ibuf_iopad/DOUT           IO_PAD                       590               590   +INF  RISE       1
decrease_duty0_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               590   +INF  RISE       1
decrease_duty0_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001       463              1053   +INF  FALL       1
I__1102/I                                Odrv4                          0              1053   +INF  FALL       1
I__1102/O                                Odrv4                        372              1425   +INF  FALL       1
I__1103/I                                Span4Mux_h                     0              1425   +INF  FALL       1
I__1103/O                                Span4Mux_h                   316              1740   +INF  FALL       1
I__1104/I                                LocalMux                       0              1740   +INF  FALL       1
I__1104/O                                LocalMux                     309              2049   +INF  FALL       1
I__1105/I                                InMux                          0              2049   +INF  FALL       1
I__1105/O                                InMux                        217              2266   +INF  FALL       1
PWM_DFF3.Q_LC_7_4_7/in3                  LogicCell40_SEQ_MODE_1000      0              2266   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1097/I                                         ClkMux                         0              2153  RISE       1
I__1097/O                                         ClkMux                       309              2461  RISE       1
PWM_DFF3.Q_LC_7_4_7/clk                           LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 187 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : increase_duty1
Path End         : PWM_DFF5.Q_LC_5_2_2/in0
Capture Clock    : PWM_DFF5.Q_LC_5_2_2/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (PWM_Generator_Verilog|clk:R#1)    -INF
+ Capture Clock Source Latency                                   0
+ Capture Clock Path Delay                                    2461
- Setup Time                                                     0
----------------------------------------------------------   ----- 
End-of-path required time (ps)                                -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         2266
---------------------------------------   ---- 
End-of-path arrival time (ps)             2266
 
Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
increase_duty1                           PWM_Generator_Verilog          0                 0   +INF  RISE       1
increase_duty1_ibuf_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  RISE       1
increase_duty1_ibuf_iopad/DOUT           IO_PAD                       590               590   +INF  RISE       1
increase_duty1_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               590   +INF  RISE       1
increase_duty1_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001       463              1053   +INF  FALL       1
I__732/I                                 Odrv4                          0              1053   +INF  FALL       1
I__732/O                                 Odrv4                        372              1425   +INF  FALL       1
I__733/I                                 Span4Mux_h                     0              1425   +INF  FALL       1
I__733/O                                 Span4Mux_h                   316              1740   +INF  FALL       1
I__734/I                                 LocalMux                       0              1740   +INF  FALL       1
I__734/O                                 LocalMux                     309              2049   +INF  FALL       1
I__735/I                                 InMux                          0              2049   +INF  FALL       1
I__735/O                                 InMux                        217              2266   +INF  FALL       1
PWM_DFF5.Q_LC_5_2_2/in0                  LogicCell40_SEQ_MODE_1000      0              2266   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1095/I                                         ClkMux                         0              2153  RISE       1
I__1095/O                                         ClkMux                       309              2461  RISE       1
PWM_DFF5.Q_LC_5_2_2/clk                           LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 188 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : decrease_duty1
Path End         : PWM_DFF7.Q_LC_6_3_1/in3
Capture Clock    : PWM_DFF7.Q_LC_6_3_1/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (PWM_Generator_Verilog|clk:R#1)    -INF
+ Capture Clock Source Latency                                   0
+ Capture Clock Path Delay                                    2461
- Setup Time                                                     0
----------------------------------------------------------   ----- 
End-of-path required time (ps)                                -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         2266
---------------------------------------   ---- 
End-of-path arrival time (ps)             2266
 
Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
decrease_duty1                           PWM_Generator_Verilog          0                 0   +INF  RISE       1
decrease_duty1_ibuf_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  RISE       1
decrease_duty1_ibuf_iopad/DOUT           IO_PAD                       590               590   +INF  RISE       1
decrease_duty1_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               590   +INF  RISE       1
decrease_duty1_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001       463              1053   +INF  FALL       1
I__889/I                                 Odrv4                          0              1053   +INF  FALL       1
I__889/O                                 Odrv4                        372              1425   +INF  FALL       1
I__890/I                                 Span4Mux_h                     0              1425   +INF  FALL       1
I__890/O                                 Span4Mux_h                   316              1740   +INF  FALL       1
I__891/I                                 LocalMux                       0              1740   +INF  FALL       1
I__891/O                                 LocalMux                     309              2049   +INF  FALL       1
I__892/I                                 InMux                          0              2049   +INF  FALL       1
I__892/O                                 InMux                        217              2266   +INF  FALL       1
PWM_DFF7.Q_LC_6_3_1/in3                  LogicCell40_SEQ_MODE_1000      0              2266   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1096/I                                         ClkMux                         0              2153  RISE       1
I__1096/O                                         ClkMux                       309              2461  RISE       1
PWM_DFF7.Q_LC_6_3_1/clk                           LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 189 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : increase_duty0
Path End         : PWM_DFF1.Q_LC_6_3_2/in3
Capture Clock    : PWM_DFF1.Q_LC_6_3_2/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (PWM_Generator_Verilog|clk:R#1)    -INF
+ Capture Clock Source Latency                                   0
+ Capture Clock Path Delay                                    2461
- Setup Time                                                     0
----------------------------------------------------------   ----- 
End-of-path required time (ps)                                -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         2266
---------------------------------------   ---- 
End-of-path arrival time (ps)             2266
 
Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
increase_duty0                           PWM_Generator_Verilog          0                 0   +INF  RISE       1
increase_duty0_ibuf_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  RISE       1
increase_duty0_ibuf_iopad/DOUT           IO_PAD                       590               590   +INF  RISE       1
increase_duty0_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               590   +INF  RISE       1
increase_duty0_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001       463              1053   +INF  FALL       1
I__885/I                                 Odrv4                          0              1053   +INF  FALL       1
I__885/O                                 Odrv4                        372              1425   +INF  FALL       1
I__886/I                                 Span4Mux_h                     0              1425   +INF  FALL       1
I__886/O                                 Span4Mux_h                   316              1740   +INF  FALL       1
I__887/I                                 LocalMux                       0              1740   +INF  FALL       1
I__887/O                                 LocalMux                     309              2049   +INF  FALL       1
I__888/I                                 InMux                          0              2049   +INF  FALL       1
I__888/O                                 InMux                        217              2266   +INF  FALL       1
PWM_DFF1.Q_LC_6_3_2/in3                  LogicCell40_SEQ_MODE_1000      0              2266   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1096/I                                         ClkMux                         0              2153  RISE       1
I__1096/O                                         ClkMux                       309              2461  RISE       1
PWM_DFF1.Q_LC_6_3_2/clk                           LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 190 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : DUTY_CYCLE0_4_LC_6_6_2/lcout
Path End         : PWM_OUT0
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (PWM_Generator_Verilog|clk:R#1)       0
+ Launch Clock Source Latency                                   0
+ Launch Clock Path Delay                                    2461
+ Clock To Q                                                  540
+ Data Path Delay                                           10777
---------------------------------------------------------   ----- 
End-of-path arrival time (ps)                               13778
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1091/I                                         ClkMux                         0              2153  RISE       1
I__1091/O                                         ClkMux                       309              2461  RISE       1
DUTY_CYCLE0_4_LC_6_6_2/clk                        LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
DUTY_CYCLE0_4_LC_6_6_2/lcout              LogicCell40_SEQ_MODE_1000    540              3001   +INF  RISE       6
I__1233/I                                 Odrv4                          0              3001   +INF  RISE       1
I__1233/O                                 Odrv4                        351              3352   +INF  RISE       1
I__1239/I                                 Span4Mux_v                     0              3352   +INF  RISE       1
I__1239/O                                 Span4Mux_v                   351              3703   +INF  RISE       1
I__1240/I                                 LocalMux                       0              3703   +INF  RISE       1
I__1240/O                                 LocalMux                     330              4032   +INF  RISE       1
I__1241/I                                 InMux                          0              4032   +INF  RISE       1
I__1241/O                                 InMux                        259              4292   +INF  RISE       1
I__1242/I                                 CascadeMux                     0              4292   +INF  RISE       1
I__1242/O                                 CascadeMux                     0              4292   +INF  RISE       1
PWM_OUT0_cry_4_c_inv_LC_2_9_0/in2         LogicCell40_SEQ_MODE_0000      0              4292   +INF  RISE       1
PWM_OUT0_cry_4_c_inv_LC_2_9_0/carryout    LogicCell40_SEQ_MODE_0000    231              4523   +INF  RISE       1
PWM_OUT0_cry_5_c_inv_LC_2_9_1/carryin     LogicCell40_SEQ_MODE_0000      0              4523   +INF  RISE       1
PWM_OUT0_cry_5_c_inv_LC_2_9_1/carryout    LogicCell40_SEQ_MODE_0000    126              4650   +INF  RISE       1
PWM_OUT0_cry_6_c_inv_LC_2_9_2/carryin     LogicCell40_SEQ_MODE_0000      0              4650   +INF  RISE       1
PWM_OUT0_cry_6_c_inv_LC_2_9_2/carryout    LogicCell40_SEQ_MODE_0000    126              4776   +INF  RISE       1
PWM_OUT0_cry_7_c_inv_LC_2_9_3/carryin     LogicCell40_SEQ_MODE_0000      0              4776   +INF  RISE       1
PWM_OUT0_cry_7_c_inv_LC_2_9_3/carryout    LogicCell40_SEQ_MODE_0000    126              4902   +INF  RISE       1
PWM_OUT0_cry_8_c_inv_LC_2_9_4/carryin     LogicCell40_SEQ_MODE_0000      0              4902   +INF  RISE       1
PWM_OUT0_cry_8_c_inv_LC_2_9_4/carryout    LogicCell40_SEQ_MODE_0000    126              5028   +INF  RISE       1
PWM_OUT0_cry_9_c_inv_LC_2_9_5/carryin     LogicCell40_SEQ_MODE_0000      0              5028   +INF  RISE       1
PWM_OUT0_cry_9_c_inv_LC_2_9_5/carryout    LogicCell40_SEQ_MODE_0000    126              5154   +INF  RISE       1
PWM_OUT0_cry_10_c_inv_LC_2_9_6/carryin    LogicCell40_SEQ_MODE_0000      0              5154   +INF  RISE       1
PWM_OUT0_cry_10_c_inv_LC_2_9_6/carryout   LogicCell40_SEQ_MODE_0000    126              5281   +INF  RISE       1
PWM_OUT0_cry_11_c_inv_LC_2_9_7/carryin    LogicCell40_SEQ_MODE_0000      0              5281   +INF  RISE       1
PWM_OUT0_cry_11_c_inv_LC_2_9_7/carryout   LogicCell40_SEQ_MODE_0000    126              5407   +INF  RISE       1
IN_MUX_bfv_2_10_0_/carryinitin            ICE_CARRY_IN_MUX               0              5407   +INF  RISE       1
IN_MUX_bfv_2_10_0_/carryinitout           ICE_CARRY_IN_MUX             196              5603   +INF  RISE       1
PWM_OUT0_cry_12_c_inv_LC_2_10_0/carryin   LogicCell40_SEQ_MODE_0000      0              5603   +INF  RISE       1
PWM_OUT0_cry_12_c_inv_LC_2_10_0/carryout  LogicCell40_SEQ_MODE_0000    126              5730   +INF  RISE       1
PWM_OUT0_cry_13_c_inv_LC_2_10_1/carryin   LogicCell40_SEQ_MODE_0000      0              5730   +INF  RISE       1
PWM_OUT0_cry_13_c_inv_LC_2_10_1/carryout  LogicCell40_SEQ_MODE_0000    126              5856   +INF  RISE       1
PWM_OUT0_cry_14_c_inv_LC_2_10_2/carryin   LogicCell40_SEQ_MODE_0000      0              5856   +INF  RISE       1
PWM_OUT0_cry_14_c_inv_LC_2_10_2/carryout  LogicCell40_SEQ_MODE_0000    126              5982   +INF  RISE       1
PWM_OUT0_cry_15_c_inv_LC_2_10_3/carryin   LogicCell40_SEQ_MODE_0000      0              5982   +INF  RISE       1
PWM_OUT0_cry_15_c_inv_LC_2_10_3/carryout  LogicCell40_SEQ_MODE_0000    126              6108   +INF  RISE       1
PWM_OUT0_cry_16_c_inv_LC_2_10_4/carryin   LogicCell40_SEQ_MODE_0000      0              6108   +INF  RISE       1
PWM_OUT0_cry_16_c_inv_LC_2_10_4/carryout  LogicCell40_SEQ_MODE_0000    126              6235   +INF  RISE       1
PWM_OUT0_cry_17_c_inv_LC_2_10_5/carryin   LogicCell40_SEQ_MODE_0000      0              6235   +INF  RISE       1
PWM_OUT0_cry_17_c_inv_LC_2_10_5/carryout  LogicCell40_SEQ_MODE_0000    126              6361   +INF  RISE       1
PWM_OUT0_cry_18_c_LC_2_10_6/carryin       LogicCell40_SEQ_MODE_0000      0              6361   +INF  RISE       1
PWM_OUT0_cry_18_c_LC_2_10_6/carryout      LogicCell40_SEQ_MODE_0000    126              6487   +INF  RISE       1
I__506/I                                  InMux                          0              6487   +INF  RISE       1
I__506/O                                  InMux                        259              6747   +INF  RISE       1
PWM_OUT0_c_THRU_LUT4_0_LC_2_10_7/in3      LogicCell40_SEQ_MODE_0000      0              6747   +INF  RISE       1
PWM_OUT0_c_THRU_LUT4_0_LC_2_10_7/lcout    LogicCell40_SEQ_MODE_0000    288              7034   +INF  FALL       1
I__499/I                                  Odrv4                          0              7034   +INF  FALL       1
I__499/O                                  Odrv4                        372              7406   +INF  FALL       1
I__500/I                                  Span4Mux_h                     0              7406   +INF  FALL       1
I__500/O                                  Span4Mux_h                   316              7721   +INF  FALL       1
I__501/I                                  Span4Mux_v                     0              7721   +INF  FALL       1
I__501/O                                  Span4Mux_v                   372              8093   +INF  FALL       1
I__502/I                                  Span4Mux_v                     0              8093   +INF  FALL       1
I__502/O                                  Span4Mux_v                   372              8465   +INF  FALL       1
I__503/I                                  Span4Mux_s1_v                  0              8465   +INF  FALL       1
I__503/O                                  Span4Mux_s1_v                196              8661   +INF  FALL       1
I__504/I                                  LocalMux                       0              8661   +INF  FALL       1
I__504/O                                  LocalMux                     309              8970   +INF  FALL       1
I__505/I                                  IoInMux                        0              8970   +INF  FALL       1
I__505/O                                  IoInMux                      217              9187   +INF  FALL       1
PWM_OUT0_obuf_preio/DOUT0                 PRE_IO_PIN_TYPE_011001         0              9187   +INF  FALL       1
PWM_OUT0_obuf_preio/PADOUT                PRE_IO_PIN_TYPE_011001      2237             11425   +INF  FALL       1
PWM_OUT0_obuf_iopad/DIN                   IO_PAD                         0             11425   +INF  FALL       1
PWM_OUT0_obuf_iopad/PACKAGEPIN:out        IO_PAD                      2353             13778   +INF  FALL       1
PWM_OUT0                                  PWM_Generator_Verilog          0             13778   +INF  FALL       1


++++ Path 191 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : DUTY_CYCLE1_4_LC_5_3_6/lcout
Path End         : PWM_OUT1
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (PWM_Generator_Verilog|clk:R#1)       0
+ Launch Clock Source Latency                                   0
+ Launch Clock Path Delay                                    2461
+ Clock To Q                                                  540
+ Data Path Delay                                            9444
---------------------------------------------------------   ----- 
End-of-path arrival time (ps)                               12445
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               PWM_Generator_Verilog          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1079/I                                         gio2CtrlBuf                    0              1998  RISE       1
I__1079/O                                         gio2CtrlBuf                    0              1998  RISE       1
I__1080/I                                         GlobalMux                      0              1998  RISE       1
I__1080/O                                         GlobalMux                    154              2153  RISE       1
I__1094/I                                         ClkMux                         0              2153  RISE       1
I__1094/O                                         ClkMux                       309              2461  RISE       1
DUTY_CYCLE1_4_LC_5_3_6/clk                        LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
DUTY_CYCLE1_4_LC_5_3_6/lcout             LogicCell40_SEQ_MODE_1000    540              3001   +INF  RISE       6
I__573/I                                 Odrv4                          0              3001   +INF  RISE       1
I__573/O                                 Odrv4                        351              3352   +INF  RISE       1
I__579/I                                 Span4Mux_s2_v                  0              3352   +INF  RISE       1
I__579/O                                 Span4Mux_s2_v                252              3605   +INF  RISE       1
I__582/I                                 LocalMux                       0              3605   +INF  RISE       1
I__582/O                                 LocalMux                     330              3934   +INF  RISE       1
I__584/I                                 InMux                          0              3934   +INF  RISE       1
I__584/O                                 InMux                        259              4194   +INF  RISE       1
I__585/I                                 CascadeMux                     0              4194   +INF  RISE       1
I__585/O                                 CascadeMux                     0              4194   +INF  RISE       1
PWM_OUT1_cry_4_c_inv_LC_2_1_0/in2        LogicCell40_SEQ_MODE_0000      0              4194   +INF  RISE       1
PWM_OUT1_cry_4_c_inv_LC_2_1_0/carryout   LogicCell40_SEQ_MODE_0000    231              4425   +INF  RISE       1
PWM_OUT1_cry_5_c_inv_LC_2_1_1/carryin    LogicCell40_SEQ_MODE_0000      0              4425   +INF  RISE       1
PWM_OUT1_cry_5_c_inv_LC_2_1_1/carryout   LogicCell40_SEQ_MODE_0000    126              4551   +INF  RISE       1
PWM_OUT1_cry_6_c_inv_LC_2_1_2/carryin    LogicCell40_SEQ_MODE_0000      0              4551   +INF  RISE       1
PWM_OUT1_cry_6_c_inv_LC_2_1_2/carryout   LogicCell40_SEQ_MODE_0000    126              4678   +INF  RISE       1
PWM_OUT1_cry_7_c_inv_LC_2_1_3/carryin    LogicCell40_SEQ_MODE_0000      0              4678   +INF  RISE       1
PWM_OUT1_cry_7_c_inv_LC_2_1_3/carryout   LogicCell40_SEQ_MODE_0000    126              4804   +INF  RISE       1
PWM_OUT1_cry_8_c_inv_LC_2_1_4/carryin    LogicCell40_SEQ_MODE_0000      0              4804   +INF  RISE       1
PWM_OUT1_cry_8_c_inv_LC_2_1_4/carryout   LogicCell40_SEQ_MODE_0000    126              4930   +INF  RISE       1
PWM_OUT1_cry_9_c_inv_LC_2_1_5/carryin    LogicCell40_SEQ_MODE_0000      0              4930   +INF  RISE       1
PWM_OUT1_cry_9_c_inv_LC_2_1_5/carryout   LogicCell40_SEQ_MODE_0000    126              5056   +INF  RISE       1
PWM_OUT1_cry_10_c_inv_LC_2_1_6/carryin   LogicCell40_SEQ_MODE_0000      0              5056   +INF  RISE       1
PWM_OUT1_cry_10_c_inv_LC_2_1_6/carryout  LogicCell40_SEQ_MODE_0000    126              5183   +INF  RISE       1
PWM_OUT1_cry_11_c_inv_LC_2_1_7/carryin   LogicCell40_SEQ_MODE_0000      0              5183   +INF  RISE       1
PWM_OUT1_cry_11_c_inv_LC_2_1_7/carryout  LogicCell40_SEQ_MODE_0000    126              5309   +INF  RISE       1
IN_MUX_bfv_2_2_0_/carryinitin            ICE_CARRY_IN_MUX               0              5309   +INF  RISE       1
IN_MUX_bfv_2_2_0_/carryinitout           ICE_CARRY_IN_MUX             196              5505   +INF  RISE       1
PWM_OUT1_cry_12_c_inv_LC_2_2_0/carryin   LogicCell40_SEQ_MODE_0000      0              5505   +INF  RISE       1
PWM_OUT1_cry_12_c_inv_LC_2_2_0/carryout  LogicCell40_SEQ_MODE_0000    126              5631   +INF  RISE       1
PWM_OUT1_cry_13_c_inv_LC_2_2_1/carryin   LogicCell40_SEQ_MODE_0000      0              5631   +INF  RISE       1
PWM_OUT1_cry_13_c_inv_LC_2_2_1/carryout  LogicCell40_SEQ_MODE_0000    126              5758   +INF  RISE       1
PWM_OUT1_cry_14_c_inv_LC_2_2_2/carryin   LogicCell40_SEQ_MODE_0000      0              5758   +INF  RISE       1
PWM_OUT1_cry_14_c_inv_LC_2_2_2/carryout  LogicCell40_SEQ_MODE_0000    126              5884   +INF  RISE       1
PWM_OUT1_cry_15_c_inv_LC_2_2_3/carryin   LogicCell40_SEQ_MODE_0000      0              5884   +INF  RISE       1
PWM_OUT1_cry_15_c_inv_LC_2_2_3/carryout  LogicCell40_SEQ_MODE_0000    126              6010   +INF  RISE       1
PWM_OUT1_cry_16_c_inv_LC_2_2_4/carryin   LogicCell40_SEQ_MODE_0000      0              6010   +INF  RISE       1
PWM_OUT1_cry_16_c_inv_LC_2_2_4/carryout  LogicCell40_SEQ_MODE_0000    126              6136   +INF  RISE       1
I__319/I                                 InMux                          0              6136   +INF  RISE       1
I__319/O                                 InMux                        259              6396   +INF  RISE       1
PWM_OUT1_c_THRU_LUT4_0_LC_2_2_5/in3      LogicCell40_SEQ_MODE_0000      0              6396   +INF  RISE       1
PWM_OUT1_c_THRU_LUT4_0_LC_2_2_5/lcout    LogicCell40_SEQ_MODE_0000    288              6683   +INF  FALL       1
I__315/I                                 Odrv12                         0              6683   +INF  FALL       1
I__315/O                                 Odrv12                       540              7223   +INF  FALL       1
I__316/I                                 Span12Mux_s1_v                 0              7223   +INF  FALL       1
I__316/O                                 Span12Mux_s1_v               105              7329   +INF  FALL       1
I__317/I                                 LocalMux                       0              7329   +INF  FALL       1
I__317/O                                 LocalMux                     309              7637   +INF  FALL       1
I__318/I                                 IoInMux                        0              7637   +INF  FALL       1
I__318/O                                 IoInMux                      217              7855   +INF  FALL       1
PWM_OUT1_obuf_preio/DOUT0                PRE_IO_PIN_TYPE_011001         0              7855   +INF  FALL       1
PWM_OUT1_obuf_preio/PADOUT               PRE_IO_PIN_TYPE_011001      2237             10092   +INF  FALL       1
PWM_OUT1_obuf_iopad/DIN                  IO_PAD                         0             10092   +INF  FALL       1
PWM_OUT1_obuf_iopad/PACKAGEPIN:out       IO_PAD                      2353             12445   +INF  FALL       1
PWM_OUT1                                 PWM_Generator_Verilog          0             12445   +INF  FALL       1

===================================================================== 
                    End of Detailed Hold Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

