{
  "comments": [
    {
      "unresolved": false,
      "key": {
        "uuid": "ddb7a639_1bc29985",
        "filename": "/PATCHSET_LEVEL",
        "patchSetId": 21
      },
      "lineNbr": 0,
      "author": {
        "id": 1002762
      },
      "writtenOn": "2025-12-22T04:38:14Z",
      "side": 1,
      "message": "@ed@tanous.net, could you check this once,\nI referred to another example in the repository and updated the sensor type accordingly.",
      "revId": "7cc897a475a50fd89f94633b3bcde6d8894aeaaa",
      "serverId": "adbd0a64-1f21-4d83-b585-671fe73cb6e4"
    },
    {
      "unresolved": true,
      "key": {
        "uuid": "6a6a7023_e92b741e",
        "filename": "docs/sensor_mux.md",
        "patchSetId": 21
      },
      "lineNbr": 15,
      "author": {
        "id": 1000008
      },
      "writtenOn": "2026-01-02T19:51:29Z",
      "side": 1,
      "message": "I thought usually for PCIe cards one would have a mux channel for each slot, which is what the sentence on lines 8-9 says, as well as on line 53, but then in this example and in the diagram on lines 23-27 it\u0027s a different channel per device instead?\n\nOr are there multiple muxes, one on the motherboard to get you to the slot and also one on each card?",
      "range": {
        "startLine": 8,
        "startChar": 51,
        "endLine": 15,
        "endChar": 80
      },
      "revId": "7cc897a475a50fd89f94633b3bcde6d8894aeaaa",
      "serverId": "adbd0a64-1f21-4d83-b585-671fe73cb6e4"
    },
    {
      "unresolved": true,
      "key": {
        "uuid": "284af88d_2e51e713",
        "filename": "docs/sensor_mux.md",
        "patchSetId": 21
      },
      "lineNbr": 15,
      "author": {
        "id": 1002762
      },
      "writtenOn": "2026-01-05T07:34:33Z",
      "side": 1,
      "message": "@spinler@us.ibm.com\n\nThanks for the comment.\n\nIn this example, each device on the PCIe card is intentionally connected to a separate channel of the PCA9548 MUX. This reflects the hardware topology shown in the diagram and configuration, not a slot-level MUX design.\n\nThere is only a single MUX in this example; no additional MUX is assumed on the card. I’ve updated the document to clarify this, as other platforms may instead use one MUX channel per PCIe slot.",
      "parentUuid": "6a6a7023_e92b741e",
      "range": {
        "startLine": 8,
        "startChar": 51,
        "endLine": 15,
        "endChar": 80
      },
      "revId": "7cc897a475a50fd89f94633b3bcde6d8894aeaaa",
      "serverId": "adbd0a64-1f21-4d83-b585-671fe73cb6e4"
    },
    {
      "unresolved": true,
      "key": {
        "uuid": "a4c8e6ad_84d5ee6f",
        "filename": "docs/sensor_mux.md",
        "patchSetId": 21
      },
      "lineNbr": 15,
      "author": {
        "id": 1001712
      },
      "writtenOn": "2026-01-05T09:39:41Z",
      "side": 1,
      "message": "To make it crystal clear, i would suggest to draw the plug-in card with a box.\n\nIt will avoid any guessing as to which chips are on the mainboard and which are on the card itself.\n\nSomething like\n\n```\n                                                                                        \n  i2c1 (Master)                                                                         \n                                                                                        \n       │                                                                                \n       ▼                                                                                \n ┌─────────────┐                                         PCIe card                      \n │             │                                   ┌──────────────────────────────────┬ \n │Mux (PCA9548)│                                   │                                  │ \n │             │ ──► channel 0 ──►Connector (J1)───┼┬─\u003e channel-0 (24c02)    at 0x50  │ \n │             │ ──► channel 1                     │├─\u003e channel-1 (tmp441)   at 0x4c  │ \n │             │ ...                               │└─\u003e channel-2 (max31725) at 0x2a  │ \n │             │ ──► channel 7                     │                                  │ \n │             │                                   │                                  │ \n │             │                                   └──────────────────────────────────┴ \n │             │                                                                        \n └─────────────┘                                                                        \n                                                                                        \n                                                                                        \n```\n\ni find ascii diagrams like this easier to look at than text descriptions when it comes to how things are connected to each other.",
      "parentUuid": "284af88d_2e51e713",
      "range": {
        "startLine": 8,
        "startChar": 51,
        "endLine": 15,
        "endChar": 80
      },
      "revId": "7cc897a475a50fd89f94633b3bcde6d8894aeaaa",
      "serverId": "adbd0a64-1f21-4d83-b585-671fe73cb6e4"
    },
    {
      "unresolved": true,
      "key": {
        "uuid": "888cba03_9bd120a3",
        "filename": "docs/sensor_mux.md",
        "patchSetId": 21
      },
      "lineNbr": 15,
      "author": {
        "id": 1002762
      },
      "writtenOn": "2026-01-05T11:02:26Z",
      "side": 1,
      "message": "Thanks for the suggestions. I’ve removed all references to other boards/examples to focus on a single I2C → MUX → device topology.\nFor clarity, I’ve kept a single ASCII diagram showing the master, MUX, and downstream devices, but I’ve intentionally avoided adding PCIe/plug-in card distinctions to keep the example simple and generic.",
      "parentUuid": "a4c8e6ad_84d5ee6f",
      "range": {
        "startLine": 8,
        "startChar": 51,
        "endLine": 15,
        "endChar": 80
      },
      "revId": "7cc897a475a50fd89f94633b3bcde6d8894aeaaa",
      "serverId": "adbd0a64-1f21-4d83-b585-671fe73cb6e4"
    }
  ]
}