-- pcdb file, Rev:1.0 written by Allegro Design Entry HDL 17.4-2019 S033 (4064022) 10/8/2022 on Mon Mar  6 16:32:14 2023
#ISCELL
  bris_cds_standard a3-2000 *
  *
#CELL
  mtca_interface_board_reocc 02_#20power *
  page2_1p
#CELL
  mtca_interface_board_reocc 08_#20timing *
  page2_2p
#CELL
  mtca_interface_board_reocc 03_#20sfp *
  page2_3p
#CELL
  mtca_interface_board_reocc 05#20trenz#20te0712#20fpga#20module *
  page2_4p
#CELL
  mtca_interface_board_reocc 01_#20module#20management#20ctrl *
  page2_5p
#CELL
  mtca_interface_board_reocc 07_#20backplane#20interface *
  page2_6p
#ISCELL
  bris_cds_standard a3-2000 *
  page2_7p
