## This code took from [HDLBits-Solutions](https://github.com/Adrofier/HDLBits-Verilog-Solutions/blob/main/2.%20Circuits/2.%20Sequential%20Logic/5.%20Finite%20State%20Machines/23_Q5bSerialTwoComplementer(Mealy).v)
module top_module (
    input clk,
    input areset,
    input x,
    output z
); 
    parameter A = 0, B = 1;
    reg state, next_state;
    always @* begin
        case(state)
            A: begin
    			next_state = x ? B : A;
    			if (x)
        			z = 1;
    			else
        			z = 0;
			end
			B: begin
    			next_state = B;
    			if (x)
        			z = 0;
    			else
        			z = 1;
				end
        endcase
    end
    
    always @(posedge clk, posedge areset) begin
        if(areset) begin
            state <= A;
        end
        else state <= next_state;
    end
endmodule
