git clone --depth 1 --no-tags https://github.com/bwitherspoon/bandit.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/218991697
git clone --depth 1 --no-tags https://github.com/onesmallskipforman/KeyScan.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/212873909
git clone --depth 1 --no-tags https://github.com/SamuelRiedel/accelerator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/214421960
git clone --depth 1 --no-tags https://github.com/saurabhgplus/AXI-4.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/218690194
git clone --depth 1 --no-tags https://github.com/tejakunchavenkata/sverilogOOPS.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/218699916
git clone --depth 1 --no-tags https://github.com/KelvinVale/Codigo_Base_UVM_Somador_8_bits.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/218372980
git clone --depth 1 --no-tags https://github.com/Stirgamight/AES_decipher.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/218240057
git clone --depth 1 --no-tags https://github.com/abdulmannan1998/CS223-TermProject.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/231118046
git clone --depth 1 --no-tags https://github.com/JoseIuri/adder_multiple_comp.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/232548014
git clone --depth 1 --no-tags https://github.com/milesdai/FPGA-RFID.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/221553110
git clone --depth 1 --no-tags https://github.com/linussp/HighSpeed.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/224059994
git clone --depth 1 --no-tags https://github.com/KelvinVale/uvm_mais_c_py_wrapper.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/220074662
git clone --depth 1 --no-tags https://github.com/resfzdfdz/FileTrans.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/219987806
git clone --depth 1 --no-tags https://github.com/chadthom7/lab_jtype.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/225723042
git clone --depth 1 --no-tags https://github.com/sdonchez/ECE8448.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/235244009
git clone --depth 1 --no-tags https://github.com/chris-chu-7/computer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/220869018
git clone --depth 1 --no-tags https://github.com/arkhadem/ESL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/223427780
git clone --depth 1 --no-tags https://github.com/Jragon/sv_cpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/222997586
git clone --depth 1 --no-tags https://github.com/abhijiths94/Ebike.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/239219500
git clone --depth 1 --no-tags https://github.com/TheAsianCow/ece3829_lab3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/240130374
git clone --depth 1 --no-tags https://github.com/AustinFPGA/EducationalResources.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/239929174
git clone --depth 1 --no-tags https://github.com/evasilly/jtagBIST.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/240325771
git clone --depth 1 --no-tags https://github.com/hlpierce27/OTTERComplete.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/224535300
git clone --depth 1 --no-tags https://github.com/jerry-jho/ariane_local.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/237568273
git clone --depth 1 --no-tags https://github.com/AleksandarKomazec/Final-Thesis.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/222242814
git clone --depth 1 --no-tags https://github.com/GeraGalindo/pipelineMicroProcessor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/222565429
git clone --depth 1 --no-tags https://github.com/luckyganesh/hd_bootcamp.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/227295079
git clone --depth 1 --no-tags https://github.com/jayaramanrp/system-verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/235363508
git clone --depth 1 --no-tags https://github.com/adeemadil/CellularAutomata.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/230797239
git clone --depth 1 --no-tags https://github.com/tejakunchavenkata/utils.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/214451269
git clone --depth 1 --no-tags https://github.com/newsatit/ECE551.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/221804952
git clone --depth 1 --no-tags https://github.com/0806gcx/FPGAgame.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/223945867
git clone --depth 1 --no-tags https://github.com/qiweiii-git/qwi03_qwic51.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/238686985
git clone --depth 1 --no-tags https://github.com/jerry-jho/ariane_simenv.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/237606233
git clone --depth 1 --no-tags https://github.com/TylerMaxwell0713/ELC2137Haygood.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/233928644
git clone --depth 1 --no-tags https://github.com/pavankrissh/Ripple-Carry-Adder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/214474997
git clone --depth 1 --no-tags https://github.com/jeanpaultarot/swerv.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/215273869
git clone --depth 1 --no-tags https://github.com/seban90/uvm.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/234695681
git clone --depth 1 --no-tags https://github.com/artme-uni/Tasks.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/237143915
git clone --depth 1 --no-tags https://github.com/loctran107/Tug-of-War-FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/225090112
git clone --depth 1 --no-tags https://github.com/ameer117/RISCV-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/224952204
git clone --depth 1 --no-tags https://github.com/laoleee/Learn_SystemVerilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/219288537
git clone --depth 1 --no-tags https://github.com/domazetov/UVM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/213056188
git clone --depth 1 --no-tags https://github.com/SenaKorkut/Digital-Design-Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/227429879
git clone --depth 1 --no-tags https://github.com/JohnMushatt/FPGA-based-VGA-Controller.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/227216071
git clone --depth 1 --no-tags https://github.com/jaywonger/cme435_project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/227230775
git clone --depth 1 --no-tags https://github.com/atsmith3/ece411.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/225989635
git clone --depth 1 --no-tags https://github.com/Chlorophytus/vi-exo.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/233413142
git clone --depth 1 --no-tags https://github.com/ghr12345/bianyiqi.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/233385478
git clone --depth 1 --no-tags https://github.com/zfling/uvm_test.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/222202326
git clone --depth 1 --no-tags https://github.com/usmolars/rv_ooo.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/222774645
git clone --depth 1 --no-tags https://github.com/AyanaMussabayeva/FPGA-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/216526021
git clone --depth 1 --no-tags https://github.com/vtorkalo/VerilogTestProject.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/231583016
git clone --depth 1 --no-tags https://github.com/CPUEX2019-GROUP4/core.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/221145276
git clone --depth 1 --no-tags https://github.com/adhammamdouh/MIPS_Micro-Architecture.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/229656320
git clone --depth 1 --no-tags https://github.com/BobinShihJosh/ECE-469-Computer-Architecture.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/216926517
git clone --depth 1 --no-tags https://github.com/rag1404/Magic-Square-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/219433421
git clone --depth 1 --no-tags https://github.com/endroca/arm-processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/224291509
git clone --depth 1 --no-tags https://github.com/utkukalkanli/MIPS.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/237805895
git clone --depth 1 --no-tags https://github.com/muaadh-hasan/Computer-Architecture-and-Organization.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/238334937
git clone --depth 1 --no-tags https://github.com/HaogeL/MIPSCPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/236445212
git clone --depth 1 --no-tags https://github.com/dudublad/ECE342.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/235212112
git clone --depth 1 --no-tags https://github.com/yxccxxx/NRM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/237346570
git clone --depth 1 --no-tags https://github.com/ignalauret/ARMv8.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/219446546
git clone --depth 1 --no-tags https://github.com/mertepsileli/System-Verilog-Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/217095695
git clone --depth 1 --no-tags https://github.com/tonmoy18/tamarisc.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/225283513
git clone --depth 1 --no-tags https://github.com/Jeffrey-Keyser/AudioEqualizer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/225515737
git clone --depth 1 --no-tags https://github.com/nishantingole92/RISC-V-RTPG.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/215209481
git clone --depth 1 --no-tags https://github.com/sterrettm/ECE-271-Design-Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/224084618
git clone --depth 1 --no-tags https://github.com/wangyipengw1p/Verilog-SystemVerilog-Xamples.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/230057377
git clone --depth 1 --no-tags https://github.com/eschul07/EricSchulte-JustForFun.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/231158980
git clone --depth 1 --no-tags https://github.com/qzshi97/Ethernet_10g.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/230445486
git clone --depth 1 --no-tags https://github.com/EngineerNV/FPGA_Projects.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/230565534
git clone --depth 1 --no-tags https://github.com/antushengcui/interlaken.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/232052685
git clone --depth 1 --no-tags https://github.com/zarnitsaa/bit_population_counter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/219876933
git clone --depth 1 --no-tags https://github.com/Aimini/maips.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/220224449
git clone --depth 1 --no-tags https://github.com/Aye10032/PCDemo.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/220407966
git clone --depth 1 --no-tags https://github.com/chadthom7/lab_ri.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/220333284
git clone --depth 1 --no-tags https://github.com/snyderth/LED_FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/222787515
git clone --depth 1 --no-tags https://github.com/arq19/pipelined-processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/218541465
git clone --depth 1 --no-tags https://github.com/freddyD77/Pipelined-SIMD-Unit.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/233667626
git clone --depth 1 --no-tags https://github.com/LeoStaglia/FSQRT_BFLOAT16.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/235974440
git clone --depth 1 --no-tags https://github.com/chinnikrishna/conveng1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/240379134
git clone --depth 1 --no-tags https://github.com/TL-X-org/tlv_lib.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/238786823
git clone --depth 1 --no-tags https://github.com/pearlswan/Five-Stage-Pipelined-CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/238331816
git clone --depth 1 --no-tags https://github.com/GrantGsell/FPGA_Puzzle_Alarm_Clock.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/238268681
git clone --depth 1 --no-tags https://github.com/KelvinVale/wrapper_systemc_2_sv.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/239831932
git clone --depth 1 --no-tags https://github.com/mdlemay/candy-dispenser-c10lp.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/214761302
git clone --depth 1 --no-tags https://github.com/srikumar25/yapp.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/215093329
git clone --depth 1 --no-tags https://github.com/nguyenquanicd/Aes128.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/212606373
git clone --depth 1 --no-tags https://github.com/CPUEX2019-GROUP4/fpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/213589894
git clone --depth 1 --no-tags https://github.com/SirMaximilian/Systolic-Array-Matrix-Multipler.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/213229532
git clone --depth 1 --no-tags https://github.com/AzianEquation/Embedded-Systems.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/218331489
git clone --depth 1 --no-tags https://github.com/nogigen/EvacuationElevatorSystem.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/217877517
git clone --depth 1 --no-tags https://github.com/nimish15shah/DDIS_2019.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/218961923
git clone --depth 1 --no-tags https://github.com/vvan7/extra-credit-project-cpu-design-in-SystemVerilog-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/238057667
git clone --depth 1 --no-tags https://github.com/rsgc-bagga-p/ECE342-Lab.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/239058009
git clone --depth 1 --no-tags https://github.com/HelenShu/CSE141L.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/217365906
git clone --depth 1 --no-tags https://github.com/wangyipengw1p/diff_NN_demo.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/224457659
