# Info: [9569]: Logging project transcript to file D:/CAD/cad_lib/ps/Test_bench_regfile_Testbench/Test_bench_regfile_Testbench_impl_1/precision.log
# Info: [9569]: Logging suppressed messages transcript to file D:/CAD/cad_lib/ps/Test_bench_regfile_Testbench/Test_bench_regfile_Testbench_impl_1/precision.log.suppressed
# Info: [9552]: Activated implementation Test_bench_regfile_Testbench_impl_1 in project D:/CAD/cad_lib/ps/Test_bench_regfile_Testbench/Test_bench_regfile_Testbench.psp.
new_impl -name Test_bench_regfile_Testbench_impl_1
# Info: [15300]: Setting up the design to use synthesis library "xis6.syn"
# Info: [580]: The global max fanout is currently set to 10000 for Xilinx - SPARTAN6.
# Info: [15326]: Setting Part to: "6SLX16CSG324".
# Info: [15327]: Setting Process to: "3".
# Info: [7512]: The place and route tool for current technology is ISE.
# Info: [3022]: Reading file: C:/MentorGraphics/PS2018.1_64-bit/Mgc_home/pkgs/psr/techlibs/xis6.syn.
# Info: [639]: Loading library initialization file C:/MentorGraphics/PS2018.1_64-bit/Mgc_home/pkgs/psr/userware/xilinx_rename.tcl
# Info: XILINX
# Info: [40000]: vhdlorder, Release 2018a.17
# Info: [40000]: Files sorted successfully.
# Info: [40000]: hdl-analyze, Release RTLC-Precision 2018a.17
# Info: [42502]: Analyzing input file "D:/CAD/cad_lib/hdl/RV32I_pkg.vhd" ...
# Info: [42502]: Analyzing input file "D:/CAD/cad_lib/hdl/Reg_dec_entity.vhd" ...
# Info: [42502]: Analyzing input file "D:/CAD/cad_lib/hdl/Mux32_entity.vhd" ...
# Info: [42502]: Analyzing input file "D:/CAD/cad_lib/hdl/Mux2_entity.vhd" ...
# Info: [42502]: Analyzing input file "D:/CAD/cad_lib/hdl/Reg_entity.vhd" ...
# Info: [42502]: Analyzing input file "D:/CAD/cad_lib/hdl/RegisterFile_entity.vhd" ...
# Info: [42502]: Analyzing input file "D:/CAD/cad_lib/hdl/Test_bench_regfile_entity.vhd" ...
# Warning: [43535]: "D:/CAD/cad_lib/hdl/Test_bench_regfile_entity.vhd", line 30: Timeout expression in wait statement is not supported
# Warning: [43535]: "D:/CAD/cad_lib/hdl/Test_bench_regfile_entity.vhd", line 52: Timeout expression in wait statement is not supported
# Warning: [43535]: "D:/CAD/cad_lib/hdl/Test_bench_regfile_entity.vhd", line 54: Timeout expression in wait statement is not supported
# Warning: [43535]: "D:/CAD/cad_lib/hdl/Test_bench_regfile_entity.vhd", line 56: Timeout expression in wait statement is not supported
# Info: [662]: Current working directory: D:/CAD/cad_lib/ps/Test_bench_regfile_Testbench/Test_bench_regfile_Testbench_impl_1.
# Info: [40000]: RTLC-Driver, Release RTLC-Precision 2018a.17
# Info: [40000]: Last compiled on Jun 28 2018 15:32:49
# Info: [44512]: Initializing...
# Info: [44504]: Partitioning design ....
# Info: [40000]: RTLCompiler, Release RTLC-Precision 2018a.17
# Info: [40000]: Last compiled on Jun 28 2018 15:52:40
# Info: [44512]: Initializing...
# Error: [46292]: Module work.Test_bench_regfile(Testbench) cannot be compiled because it contains non-rtl constructs. Please check the log for warnings or errors about non-synthesizable constructs in this module.
# Info: [44506]: Module work.RegisterFile(Structure): Pre-processing...
# Info: [44506]: Module work.Reg_dec(Behavior): Pre-processing...
# Info: [44506]: Module work.Reg(Behavior){generic map (width => 32)}: Pre-processing...
# Info: [44506]: Module work.Mux32(Behavior): Pre-processing...
# Info: [44506]: Module work.Mux2(Behavior){generic map (width => 32)}: Pre-processing...
# Warning: [45729]: "D:/CAD/cad_lib/hdl/RegisterFile_entity.vhd", line 22: signal WriteDC[0] has never been used.
# Info: [44508]: Module work.Reg_dec(Behavior): Compiling...
# Info: [44508]: Module work.Reg(Behavior){generic map (width => 32)}: Compiling...
# Info: [44508]: Module work.Mux32(Behavior): Compiling...
# Info: [44508]: Module work.Mux2(Behavior){generic map (width => 32)}: Compiling...
# Info: [44508]: Module work.RegisterFile(Structure): Compiling...
# Info: [45205]: "D:/CAD/cad_lib/hdl/Mux32_entity.vhd", line 24: Module work.Mux32(Behavior), Net(s) Q[31:0]: Latch inferred.
# Info: [44513]: Overall running time for compilation: 4.0 secs.
# Error: [46259]: Design compilation failed, unsupported or non-rtl constructs detected in the following modules :
# Info: [40000]: work.Test_bench_regfile(Testbench)
# Info: [40000]: Please check the log for details pertaining to unsupported or non-rtl construct(s)
# Error: [679]: Unable to elaborate design work.Test_bench_regfile(Testbench) in vhdl.
# Info: HDL Designer Synthesis run finished
source D:/CAD/cad_lib/ps/Test_bench_regfile_Testbench/hds/precision.tcl
# COMMAND: exit -force
# Warning: [9526]: Discarded unsaved work in implementation Test_bench_regfile_Testbench_impl_1.
