library verilog;
use verilog.vl_types.all;
entity projQuartus_vlg_vec_tst is
end projQuartus_vlg_vec_tst;
