{
    "code": "module TopModule (\n    input logic [2:0] vec,\n    output logic [2:0] outv,\n    output logic o0,\n    output logic o1,\n    output logic o2\n);\n\n    // Assign the output vector directly to the input vector\n    assign outv = vec;\n\n    // Assign the individual bits of the input vector to the respective output signals\n    assign o0 = vec[0];\n    assign o1 = vec[1];\n    assign o2 = vec[2];\n\nendmodule",
    "test_results": {
        "num_mismatch": 0,
        "passfail": "."
    }
}