# Verilog demos:
<ul>
  <li>Introduction and familiarisation:</li>
  
  <p><a href = "https://github.com/Flash500x/verilog_coding/blob/main/cask.v">
  Basic and universal gates</a></p>
  
</ul>
