// Seed: 2469561200
module module_0 (
    output tri1 id_0,
    input  tri0 id_1,
    input  wand id_2,
    input  tri1 id_3,
    input  tri0 id_4,
    output tri  id_5,
    input  tri  id_6,
    input  wire id_7
);
  assign module_1.id_16 = 0;
  wire id_9;
endmodule
module module_1 (
    output wor id_0,
    input wor id_1,
    output tri1 id_2,
    input wand id_3,
    input wire id_4,
    input uwire id_5,
    input wand id_6,
    input wire id_7,
    output wire id_8,
    input uwire id_9,
    input tri1 id_10,
    input wire id_11,
    input supply1 id_12,
    output tri1 id_13,
    input wire id_14,
    input supply1 id_15,
    input wor id_16
);
  id_18(
      .id_0(1),
      .id_1(1),
      .id_2(1),
      .id_3(id_10 === 1 == 1'h0),
      .id_4(1'd0),
      .id_5(~id_3),
      .id_6(""),
      .id_7(1),
      .id_8(1),
      .id_9(1),
      .id_10(1)
  );
  module_0 modCall_1 (
      id_0,
      id_16,
      id_6,
      id_4,
      id_4,
      id_13,
      id_4,
      id_10
  );
endmodule
