// DE2_115_SOPC_mm_interconnect_1.v

// This file was auto-generated from altera_mm_interconnect_hw.tcl.  If you edit it your changes
// will probably be lost.
// 
// Generated using ACDS version 17.1 590

`timescale 1 ps / 1 ps
module DE2_115_SOPC_mm_interconnect_1 (
		input  wire        pll_c0_clk,                                             //                                           pll_c0.clk
		input  wire        pll_c2_clk,                                             //                                           pll_c2.clk
		input  wire        clock_crossing_io_m0_reset_reset_bridge_in_reset_reset, // clock_crossing_io_m0_reset_reset_bridge_in_reset.reset
		input  wire        Coproc_Top_0_reset_reset_bridge_in_reset_reset,         //         Coproc_Top_0_reset_reset_bridge_in_reset.reset
		input  wire        vpg_s1_clock_reset_reset_bridge_in_reset_reset,         //         vpg_s1_clock_reset_reset_bridge_in_reset.reset
		input  wire [21:0] clock_crossing_io_m0_address,                           //                             clock_crossing_io_m0.address
		output wire        clock_crossing_io_m0_waitrequest,                       //                                                 .waitrequest
		input  wire [0:0]  clock_crossing_io_m0_burstcount,                        //                                                 .burstcount
		input  wire [3:0]  clock_crossing_io_m0_byteenable,                        //                                                 .byteenable
		input  wire        clock_crossing_io_m0_read,                              //                                                 .read
		output wire [31:0] clock_crossing_io_m0_readdata,                          //                                                 .readdata
		output wire        clock_crossing_io_m0_readdatavalid,                     //                                                 .readdatavalid
		input  wire        clock_crossing_io_m0_write,                             //                                                 .write
		input  wire [31:0] clock_crossing_io_m0_writedata,                         //                                                 .writedata
		input  wire        clock_crossing_io_m0_debugaccess,                       //                                                 .debugaccess
		output wire [8:0]  Coproc_Top_0_s1_address,                                //                                  Coproc_Top_0_s1.address
		output wire        Coproc_Top_0_s1_read,                                   //                                                 .read
		input  wire [31:0] Coproc_Top_0_s1_readdata,                               //                                                 .readdata
		output wire        Coproc_Top_0_s1_chipselect,                             //                                                 .chipselect
		output wire [1:0]  lcd_control_slave_address,                              //                                lcd_control_slave.address
		output wire        lcd_control_slave_write,                                //                                                 .write
		output wire        lcd_control_slave_read,                                 //                                                 .read
		input  wire [7:0]  lcd_control_slave_readdata,                             //                                                 .readdata
		output wire [7:0]  lcd_control_slave_writedata,                            //                                                 .writedata
		output wire        lcd_control_slave_begintransfer,                        //                                                 .begintransfer
		output wire [0:0]  sysid_control_slave_address,                            //                              sysid_control_slave.address
		input  wire [31:0] sysid_control_slave_readdata,                           //                                                 .readdata
		output wire [18:0] vpg_s1_address,                                         //                                           vpg_s1.address
		output wire        vpg_s1_write,                                           //                                                 .write
		output wire        vpg_s1_read,                                            //                                                 .read
		input  wire [15:0] vpg_s1_readdata,                                        //                                                 .readdata
		output wire [15:0] vpg_s1_writedata,                                       //                                                 .writedata
		output wire        vpg_s1_chipselect                                       //                                                 .chipselect
	);

	wire         clock_crossing_io_m0_translator_avalon_universal_master_0_waitrequest;   // clock_crossing_io_m0_agent:av_waitrequest -> clock_crossing_io_m0_translator:uav_waitrequest
	wire  [31:0] clock_crossing_io_m0_translator_avalon_universal_master_0_readdata;      // clock_crossing_io_m0_agent:av_readdata -> clock_crossing_io_m0_translator:uav_readdata
	wire         clock_crossing_io_m0_translator_avalon_universal_master_0_debugaccess;   // clock_crossing_io_m0_translator:uav_debugaccess -> clock_crossing_io_m0_agent:av_debugaccess
	wire  [21:0] clock_crossing_io_m0_translator_avalon_universal_master_0_address;       // clock_crossing_io_m0_translator:uav_address -> clock_crossing_io_m0_agent:av_address
	wire         clock_crossing_io_m0_translator_avalon_universal_master_0_read;          // clock_crossing_io_m0_translator:uav_read -> clock_crossing_io_m0_agent:av_read
	wire   [3:0] clock_crossing_io_m0_translator_avalon_universal_master_0_byteenable;    // clock_crossing_io_m0_translator:uav_byteenable -> clock_crossing_io_m0_agent:av_byteenable
	wire         clock_crossing_io_m0_translator_avalon_universal_master_0_readdatavalid; // clock_crossing_io_m0_agent:av_readdatavalid -> clock_crossing_io_m0_translator:uav_readdatavalid
	wire         clock_crossing_io_m0_translator_avalon_universal_master_0_lock;          // clock_crossing_io_m0_translator:uav_lock -> clock_crossing_io_m0_agent:av_lock
	wire         clock_crossing_io_m0_translator_avalon_universal_master_0_write;         // clock_crossing_io_m0_translator:uav_write -> clock_crossing_io_m0_agent:av_write
	wire  [31:0] clock_crossing_io_m0_translator_avalon_universal_master_0_writedata;     // clock_crossing_io_m0_translator:uav_writedata -> clock_crossing_io_m0_agent:av_writedata
	wire   [2:0] clock_crossing_io_m0_translator_avalon_universal_master_0_burstcount;    // clock_crossing_io_m0_translator:uav_burstcount -> clock_crossing_io_m0_agent:av_burstcount
	wire  [31:0] sysid_control_slave_agent_m0_readdata;                                   // sysid_control_slave_translator:uav_readdata -> sysid_control_slave_agent:m0_readdata
	wire         sysid_control_slave_agent_m0_waitrequest;                                // sysid_control_slave_translator:uav_waitrequest -> sysid_control_slave_agent:m0_waitrequest
	wire         sysid_control_slave_agent_m0_debugaccess;                                // sysid_control_slave_agent:m0_debugaccess -> sysid_control_slave_translator:uav_debugaccess
	wire  [21:0] sysid_control_slave_agent_m0_address;                                    // sysid_control_slave_agent:m0_address -> sysid_control_slave_translator:uav_address
	wire   [3:0] sysid_control_slave_agent_m0_byteenable;                                 // sysid_control_slave_agent:m0_byteenable -> sysid_control_slave_translator:uav_byteenable
	wire         sysid_control_slave_agent_m0_read;                                       // sysid_control_slave_agent:m0_read -> sysid_control_slave_translator:uav_read
	wire         sysid_control_slave_agent_m0_readdatavalid;                              // sysid_control_slave_translator:uav_readdatavalid -> sysid_control_slave_agent:m0_readdatavalid
	wire         sysid_control_slave_agent_m0_lock;                                       // sysid_control_slave_agent:m0_lock -> sysid_control_slave_translator:uav_lock
	wire  [31:0] sysid_control_slave_agent_m0_writedata;                                  // sysid_control_slave_agent:m0_writedata -> sysid_control_slave_translator:uav_writedata
	wire         sysid_control_slave_agent_m0_write;                                      // sysid_control_slave_agent:m0_write -> sysid_control_slave_translator:uav_write
	wire   [2:0] sysid_control_slave_agent_m0_burstcount;                                 // sysid_control_slave_agent:m0_burstcount -> sysid_control_slave_translator:uav_burstcount
	wire         sysid_control_slave_agent_rf_source_valid;                               // sysid_control_slave_agent:rf_source_valid -> sysid_control_slave_agent_rsp_fifo:in_valid
	wire  [94:0] sysid_control_slave_agent_rf_source_data;                                // sysid_control_slave_agent:rf_source_data -> sysid_control_slave_agent_rsp_fifo:in_data
	wire         sysid_control_slave_agent_rf_source_ready;                               // sysid_control_slave_agent_rsp_fifo:in_ready -> sysid_control_slave_agent:rf_source_ready
	wire         sysid_control_slave_agent_rf_source_startofpacket;                       // sysid_control_slave_agent:rf_source_startofpacket -> sysid_control_slave_agent_rsp_fifo:in_startofpacket
	wire         sysid_control_slave_agent_rf_source_endofpacket;                         // sysid_control_slave_agent:rf_source_endofpacket -> sysid_control_slave_agent_rsp_fifo:in_endofpacket
	wire         sysid_control_slave_agent_rsp_fifo_out_valid;                            // sysid_control_slave_agent_rsp_fifo:out_valid -> sysid_control_slave_agent:rf_sink_valid
	wire  [94:0] sysid_control_slave_agent_rsp_fifo_out_data;                             // sysid_control_slave_agent_rsp_fifo:out_data -> sysid_control_slave_agent:rf_sink_data
	wire         sysid_control_slave_agent_rsp_fifo_out_ready;                            // sysid_control_slave_agent:rf_sink_ready -> sysid_control_slave_agent_rsp_fifo:out_ready
	wire         sysid_control_slave_agent_rsp_fifo_out_startofpacket;                    // sysid_control_slave_agent_rsp_fifo:out_startofpacket -> sysid_control_slave_agent:rf_sink_startofpacket
	wire         sysid_control_slave_agent_rsp_fifo_out_endofpacket;                      // sysid_control_slave_agent_rsp_fifo:out_endofpacket -> sysid_control_slave_agent:rf_sink_endofpacket
	wire         cmd_mux_src_valid;                                                       // cmd_mux:src_valid -> sysid_control_slave_agent:cp_valid
	wire  [93:0] cmd_mux_src_data;                                                        // cmd_mux:src_data -> sysid_control_slave_agent:cp_data
	wire         cmd_mux_src_ready;                                                       // sysid_control_slave_agent:cp_ready -> cmd_mux:src_ready
	wire   [3:0] cmd_mux_src_channel;                                                     // cmd_mux:src_channel -> sysid_control_slave_agent:cp_channel
	wire         cmd_mux_src_startofpacket;                                               // cmd_mux:src_startofpacket -> sysid_control_slave_agent:cp_startofpacket
	wire         cmd_mux_src_endofpacket;                                                 // cmd_mux:src_endofpacket -> sysid_control_slave_agent:cp_endofpacket
	wire  [31:0] lcd_control_slave_agent_m0_readdata;                                     // lcd_control_slave_translator:uav_readdata -> lcd_control_slave_agent:m0_readdata
	wire         lcd_control_slave_agent_m0_waitrequest;                                  // lcd_control_slave_translator:uav_waitrequest -> lcd_control_slave_agent:m0_waitrequest
	wire         lcd_control_slave_agent_m0_debugaccess;                                  // lcd_control_slave_agent:m0_debugaccess -> lcd_control_slave_translator:uav_debugaccess
	wire  [21:0] lcd_control_slave_agent_m0_address;                                      // lcd_control_slave_agent:m0_address -> lcd_control_slave_translator:uav_address
	wire   [3:0] lcd_control_slave_agent_m0_byteenable;                                   // lcd_control_slave_agent:m0_byteenable -> lcd_control_slave_translator:uav_byteenable
	wire         lcd_control_slave_agent_m0_read;                                         // lcd_control_slave_agent:m0_read -> lcd_control_slave_translator:uav_read
	wire         lcd_control_slave_agent_m0_readdatavalid;                                // lcd_control_slave_translator:uav_readdatavalid -> lcd_control_slave_agent:m0_readdatavalid
	wire         lcd_control_slave_agent_m0_lock;                                         // lcd_control_slave_agent:m0_lock -> lcd_control_slave_translator:uav_lock
	wire  [31:0] lcd_control_slave_agent_m0_writedata;                                    // lcd_control_slave_agent:m0_writedata -> lcd_control_slave_translator:uav_writedata
	wire         lcd_control_slave_agent_m0_write;                                        // lcd_control_slave_agent:m0_write -> lcd_control_slave_translator:uav_write
	wire   [2:0] lcd_control_slave_agent_m0_burstcount;                                   // lcd_control_slave_agent:m0_burstcount -> lcd_control_slave_translator:uav_burstcount
	wire         lcd_control_slave_agent_rf_source_valid;                                 // lcd_control_slave_agent:rf_source_valid -> lcd_control_slave_agent_rsp_fifo:in_valid
	wire  [94:0] lcd_control_slave_agent_rf_source_data;                                  // lcd_control_slave_agent:rf_source_data -> lcd_control_slave_agent_rsp_fifo:in_data
	wire         lcd_control_slave_agent_rf_source_ready;                                 // lcd_control_slave_agent_rsp_fifo:in_ready -> lcd_control_slave_agent:rf_source_ready
	wire         lcd_control_slave_agent_rf_source_startofpacket;                         // lcd_control_slave_agent:rf_source_startofpacket -> lcd_control_slave_agent_rsp_fifo:in_startofpacket
	wire         lcd_control_slave_agent_rf_source_endofpacket;                           // lcd_control_slave_agent:rf_source_endofpacket -> lcd_control_slave_agent_rsp_fifo:in_endofpacket
	wire         lcd_control_slave_agent_rsp_fifo_out_valid;                              // lcd_control_slave_agent_rsp_fifo:out_valid -> lcd_control_slave_agent:rf_sink_valid
	wire  [94:0] lcd_control_slave_agent_rsp_fifo_out_data;                               // lcd_control_slave_agent_rsp_fifo:out_data -> lcd_control_slave_agent:rf_sink_data
	wire         lcd_control_slave_agent_rsp_fifo_out_ready;                              // lcd_control_slave_agent:rf_sink_ready -> lcd_control_slave_agent_rsp_fifo:out_ready
	wire         lcd_control_slave_agent_rsp_fifo_out_startofpacket;                      // lcd_control_slave_agent_rsp_fifo:out_startofpacket -> lcd_control_slave_agent:rf_sink_startofpacket
	wire         lcd_control_slave_agent_rsp_fifo_out_endofpacket;                        // lcd_control_slave_agent_rsp_fifo:out_endofpacket -> lcd_control_slave_agent:rf_sink_endofpacket
	wire         cmd_mux_001_src_valid;                                                   // cmd_mux_001:src_valid -> lcd_control_slave_agent:cp_valid
	wire  [93:0] cmd_mux_001_src_data;                                                    // cmd_mux_001:src_data -> lcd_control_slave_agent:cp_data
	wire         cmd_mux_001_src_ready;                                                   // lcd_control_slave_agent:cp_ready -> cmd_mux_001:src_ready
	wire   [3:0] cmd_mux_001_src_channel;                                                 // cmd_mux_001:src_channel -> lcd_control_slave_agent:cp_channel
	wire         cmd_mux_001_src_startofpacket;                                           // cmd_mux_001:src_startofpacket -> lcd_control_slave_agent:cp_startofpacket
	wire         cmd_mux_001_src_endofpacket;                                             // cmd_mux_001:src_endofpacket -> lcd_control_slave_agent:cp_endofpacket
	wire  [31:0] vpg_s1_agent_m0_readdata;                                                // vpg_s1_translator:uav_readdata -> vpg_s1_agent:m0_readdata
	wire         vpg_s1_agent_m0_waitrequest;                                             // vpg_s1_translator:uav_waitrequest -> vpg_s1_agent:m0_waitrequest
	wire         vpg_s1_agent_m0_debugaccess;                                             // vpg_s1_agent:m0_debugaccess -> vpg_s1_translator:uav_debugaccess
	wire  [21:0] vpg_s1_agent_m0_address;                                                 // vpg_s1_agent:m0_address -> vpg_s1_translator:uav_address
	wire   [3:0] vpg_s1_agent_m0_byteenable;                                              // vpg_s1_agent:m0_byteenable -> vpg_s1_translator:uav_byteenable
	wire         vpg_s1_agent_m0_read;                                                    // vpg_s1_agent:m0_read -> vpg_s1_translator:uav_read
	wire         vpg_s1_agent_m0_readdatavalid;                                           // vpg_s1_translator:uav_readdatavalid -> vpg_s1_agent:m0_readdatavalid
	wire         vpg_s1_agent_m0_lock;                                                    // vpg_s1_agent:m0_lock -> vpg_s1_translator:uav_lock
	wire  [31:0] vpg_s1_agent_m0_writedata;                                               // vpg_s1_agent:m0_writedata -> vpg_s1_translator:uav_writedata
	wire         vpg_s1_agent_m0_write;                                                   // vpg_s1_agent:m0_write -> vpg_s1_translator:uav_write
	wire   [2:0] vpg_s1_agent_m0_burstcount;                                              // vpg_s1_agent:m0_burstcount -> vpg_s1_translator:uav_burstcount
	wire         vpg_s1_agent_rf_source_valid;                                            // vpg_s1_agent:rf_source_valid -> vpg_s1_agent_rsp_fifo:in_valid
	wire  [94:0] vpg_s1_agent_rf_source_data;                                             // vpg_s1_agent:rf_source_data -> vpg_s1_agent_rsp_fifo:in_data
	wire         vpg_s1_agent_rf_source_ready;                                            // vpg_s1_agent_rsp_fifo:in_ready -> vpg_s1_agent:rf_source_ready
	wire         vpg_s1_agent_rf_source_startofpacket;                                    // vpg_s1_agent:rf_source_startofpacket -> vpg_s1_agent_rsp_fifo:in_startofpacket
	wire         vpg_s1_agent_rf_source_endofpacket;                                      // vpg_s1_agent:rf_source_endofpacket -> vpg_s1_agent_rsp_fifo:in_endofpacket
	wire         vpg_s1_agent_rsp_fifo_out_valid;                                         // vpg_s1_agent_rsp_fifo:out_valid -> vpg_s1_agent:rf_sink_valid
	wire  [94:0] vpg_s1_agent_rsp_fifo_out_data;                                          // vpg_s1_agent_rsp_fifo:out_data -> vpg_s1_agent:rf_sink_data
	wire         vpg_s1_agent_rsp_fifo_out_ready;                                         // vpg_s1_agent:rf_sink_ready -> vpg_s1_agent_rsp_fifo:out_ready
	wire         vpg_s1_agent_rsp_fifo_out_startofpacket;                                 // vpg_s1_agent_rsp_fifo:out_startofpacket -> vpg_s1_agent:rf_sink_startofpacket
	wire         vpg_s1_agent_rsp_fifo_out_endofpacket;                                   // vpg_s1_agent_rsp_fifo:out_endofpacket -> vpg_s1_agent:rf_sink_endofpacket
	wire         vpg_s1_agent_rdata_fifo_src_valid;                                       // vpg_s1_agent:rdata_fifo_src_valid -> vpg_s1_agent_rdata_fifo:in_valid
	wire  [33:0] vpg_s1_agent_rdata_fifo_src_data;                                        // vpg_s1_agent:rdata_fifo_src_data -> vpg_s1_agent_rdata_fifo:in_data
	wire         vpg_s1_agent_rdata_fifo_src_ready;                                       // vpg_s1_agent_rdata_fifo:in_ready -> vpg_s1_agent:rdata_fifo_src_ready
	wire         cmd_mux_002_src_valid;                                                   // cmd_mux_002:src_valid -> vpg_s1_agent:cp_valid
	wire  [93:0] cmd_mux_002_src_data;                                                    // cmd_mux_002:src_data -> vpg_s1_agent:cp_data
	wire         cmd_mux_002_src_ready;                                                   // vpg_s1_agent:cp_ready -> cmd_mux_002:src_ready
	wire   [3:0] cmd_mux_002_src_channel;                                                 // cmd_mux_002:src_channel -> vpg_s1_agent:cp_channel
	wire         cmd_mux_002_src_startofpacket;                                           // cmd_mux_002:src_startofpacket -> vpg_s1_agent:cp_startofpacket
	wire         cmd_mux_002_src_endofpacket;                                             // cmd_mux_002:src_endofpacket -> vpg_s1_agent:cp_endofpacket
	wire  [31:0] coproc_top_0_s1_agent_m0_readdata;                                       // Coproc_Top_0_s1_translator:uav_readdata -> Coproc_Top_0_s1_agent:m0_readdata
	wire         coproc_top_0_s1_agent_m0_waitrequest;                                    // Coproc_Top_0_s1_translator:uav_waitrequest -> Coproc_Top_0_s1_agent:m0_waitrequest
	wire         coproc_top_0_s1_agent_m0_debugaccess;                                    // Coproc_Top_0_s1_agent:m0_debugaccess -> Coproc_Top_0_s1_translator:uav_debugaccess
	wire  [21:0] coproc_top_0_s1_agent_m0_address;                                        // Coproc_Top_0_s1_agent:m0_address -> Coproc_Top_0_s1_translator:uav_address
	wire   [3:0] coproc_top_0_s1_agent_m0_byteenable;                                     // Coproc_Top_0_s1_agent:m0_byteenable -> Coproc_Top_0_s1_translator:uav_byteenable
	wire         coproc_top_0_s1_agent_m0_read;                                           // Coproc_Top_0_s1_agent:m0_read -> Coproc_Top_0_s1_translator:uav_read
	wire         coproc_top_0_s1_agent_m0_readdatavalid;                                  // Coproc_Top_0_s1_translator:uav_readdatavalid -> Coproc_Top_0_s1_agent:m0_readdatavalid
	wire         coproc_top_0_s1_agent_m0_lock;                                           // Coproc_Top_0_s1_agent:m0_lock -> Coproc_Top_0_s1_translator:uav_lock
	wire  [31:0] coproc_top_0_s1_agent_m0_writedata;                                      // Coproc_Top_0_s1_agent:m0_writedata -> Coproc_Top_0_s1_translator:uav_writedata
	wire         coproc_top_0_s1_agent_m0_write;                                          // Coproc_Top_0_s1_agent:m0_write -> Coproc_Top_0_s1_translator:uav_write
	wire   [2:0] coproc_top_0_s1_agent_m0_burstcount;                                     // Coproc_Top_0_s1_agent:m0_burstcount -> Coproc_Top_0_s1_translator:uav_burstcount
	wire         coproc_top_0_s1_agent_rf_source_valid;                                   // Coproc_Top_0_s1_agent:rf_source_valid -> Coproc_Top_0_s1_agent_rsp_fifo:in_valid
	wire  [94:0] coproc_top_0_s1_agent_rf_source_data;                                    // Coproc_Top_0_s1_agent:rf_source_data -> Coproc_Top_0_s1_agent_rsp_fifo:in_data
	wire         coproc_top_0_s1_agent_rf_source_ready;                                   // Coproc_Top_0_s1_agent_rsp_fifo:in_ready -> Coproc_Top_0_s1_agent:rf_source_ready
	wire         coproc_top_0_s1_agent_rf_source_startofpacket;                           // Coproc_Top_0_s1_agent:rf_source_startofpacket -> Coproc_Top_0_s1_agent_rsp_fifo:in_startofpacket
	wire         coproc_top_0_s1_agent_rf_source_endofpacket;                             // Coproc_Top_0_s1_agent:rf_source_endofpacket -> Coproc_Top_0_s1_agent_rsp_fifo:in_endofpacket
	wire         coproc_top_0_s1_agent_rsp_fifo_out_valid;                                // Coproc_Top_0_s1_agent_rsp_fifo:out_valid -> Coproc_Top_0_s1_agent:rf_sink_valid
	wire  [94:0] coproc_top_0_s1_agent_rsp_fifo_out_data;                                 // Coproc_Top_0_s1_agent_rsp_fifo:out_data -> Coproc_Top_0_s1_agent:rf_sink_data
	wire         coproc_top_0_s1_agent_rsp_fifo_out_ready;                                // Coproc_Top_0_s1_agent:rf_sink_ready -> Coproc_Top_0_s1_agent_rsp_fifo:out_ready
	wire         coproc_top_0_s1_agent_rsp_fifo_out_startofpacket;                        // Coproc_Top_0_s1_agent_rsp_fifo:out_startofpacket -> Coproc_Top_0_s1_agent:rf_sink_startofpacket
	wire         coproc_top_0_s1_agent_rsp_fifo_out_endofpacket;                          // Coproc_Top_0_s1_agent_rsp_fifo:out_endofpacket -> Coproc_Top_0_s1_agent:rf_sink_endofpacket
	wire         coproc_top_0_s1_agent_rdata_fifo_src_valid;                              // Coproc_Top_0_s1_agent:rdata_fifo_src_valid -> Coproc_Top_0_s1_agent_rdata_fifo:in_valid
	wire  [33:0] coproc_top_0_s1_agent_rdata_fifo_src_data;                               // Coproc_Top_0_s1_agent:rdata_fifo_src_data -> Coproc_Top_0_s1_agent_rdata_fifo:in_data
	wire         coproc_top_0_s1_agent_rdata_fifo_src_ready;                              // Coproc_Top_0_s1_agent_rdata_fifo:in_ready -> Coproc_Top_0_s1_agent:rdata_fifo_src_ready
	wire         cmd_mux_003_src_valid;                                                   // cmd_mux_003:src_valid -> Coproc_Top_0_s1_agent:cp_valid
	wire  [93:0] cmd_mux_003_src_data;                                                    // cmd_mux_003:src_data -> Coproc_Top_0_s1_agent:cp_data
	wire         cmd_mux_003_src_ready;                                                   // Coproc_Top_0_s1_agent:cp_ready -> cmd_mux_003:src_ready
	wire   [3:0] cmd_mux_003_src_channel;                                                 // cmd_mux_003:src_channel -> Coproc_Top_0_s1_agent:cp_channel
	wire         cmd_mux_003_src_startofpacket;                                           // cmd_mux_003:src_startofpacket -> Coproc_Top_0_s1_agent:cp_startofpacket
	wire         cmd_mux_003_src_endofpacket;                                             // cmd_mux_003:src_endofpacket -> Coproc_Top_0_s1_agent:cp_endofpacket
	wire         clock_crossing_io_m0_agent_cp_valid;                                     // clock_crossing_io_m0_agent:cp_valid -> router:sink_valid
	wire  [93:0] clock_crossing_io_m0_agent_cp_data;                                      // clock_crossing_io_m0_agent:cp_data -> router:sink_data
	wire         clock_crossing_io_m0_agent_cp_ready;                                     // router:sink_ready -> clock_crossing_io_m0_agent:cp_ready
	wire         clock_crossing_io_m0_agent_cp_startofpacket;                             // clock_crossing_io_m0_agent:cp_startofpacket -> router:sink_startofpacket
	wire         clock_crossing_io_m0_agent_cp_endofpacket;                               // clock_crossing_io_m0_agent:cp_endofpacket -> router:sink_endofpacket
	wire         sysid_control_slave_agent_rp_valid;                                      // sysid_control_slave_agent:rp_valid -> router_001:sink_valid
	wire  [93:0] sysid_control_slave_agent_rp_data;                                       // sysid_control_slave_agent:rp_data -> router_001:sink_data
	wire         sysid_control_slave_agent_rp_ready;                                      // router_001:sink_ready -> sysid_control_slave_agent:rp_ready
	wire         sysid_control_slave_agent_rp_startofpacket;                              // sysid_control_slave_agent:rp_startofpacket -> router_001:sink_startofpacket
	wire         sysid_control_slave_agent_rp_endofpacket;                                // sysid_control_slave_agent:rp_endofpacket -> router_001:sink_endofpacket
	wire         router_001_src_valid;                                                    // router_001:src_valid -> rsp_demux:sink_valid
	wire  [93:0] router_001_src_data;                                                     // router_001:src_data -> rsp_demux:sink_data
	wire         router_001_src_ready;                                                    // rsp_demux:sink_ready -> router_001:src_ready
	wire   [3:0] router_001_src_channel;                                                  // router_001:src_channel -> rsp_demux:sink_channel
	wire         router_001_src_startofpacket;                                            // router_001:src_startofpacket -> rsp_demux:sink_startofpacket
	wire         router_001_src_endofpacket;                                              // router_001:src_endofpacket -> rsp_demux:sink_endofpacket
	wire         lcd_control_slave_agent_rp_valid;                                        // lcd_control_slave_agent:rp_valid -> router_002:sink_valid
	wire  [93:0] lcd_control_slave_agent_rp_data;                                         // lcd_control_slave_agent:rp_data -> router_002:sink_data
	wire         lcd_control_slave_agent_rp_ready;                                        // router_002:sink_ready -> lcd_control_slave_agent:rp_ready
	wire         lcd_control_slave_agent_rp_startofpacket;                                // lcd_control_slave_agent:rp_startofpacket -> router_002:sink_startofpacket
	wire         lcd_control_slave_agent_rp_endofpacket;                                  // lcd_control_slave_agent:rp_endofpacket -> router_002:sink_endofpacket
	wire         router_002_src_valid;                                                    // router_002:src_valid -> rsp_demux_001:sink_valid
	wire  [93:0] router_002_src_data;                                                     // router_002:src_data -> rsp_demux_001:sink_data
	wire         router_002_src_ready;                                                    // rsp_demux_001:sink_ready -> router_002:src_ready
	wire   [3:0] router_002_src_channel;                                                  // router_002:src_channel -> rsp_demux_001:sink_channel
	wire         router_002_src_startofpacket;                                            // router_002:src_startofpacket -> rsp_demux_001:sink_startofpacket
	wire         router_002_src_endofpacket;                                              // router_002:src_endofpacket -> rsp_demux_001:sink_endofpacket
	wire         vpg_s1_agent_rp_valid;                                                   // vpg_s1_agent:rp_valid -> router_003:sink_valid
	wire  [93:0] vpg_s1_agent_rp_data;                                                    // vpg_s1_agent:rp_data -> router_003:sink_data
	wire         vpg_s1_agent_rp_ready;                                                   // router_003:sink_ready -> vpg_s1_agent:rp_ready
	wire         vpg_s1_agent_rp_startofpacket;                                           // vpg_s1_agent:rp_startofpacket -> router_003:sink_startofpacket
	wire         vpg_s1_agent_rp_endofpacket;                                             // vpg_s1_agent:rp_endofpacket -> router_003:sink_endofpacket
	wire         router_003_src_valid;                                                    // router_003:src_valid -> rsp_demux_002:sink_valid
	wire  [93:0] router_003_src_data;                                                     // router_003:src_data -> rsp_demux_002:sink_data
	wire         router_003_src_ready;                                                    // rsp_demux_002:sink_ready -> router_003:src_ready
	wire   [3:0] router_003_src_channel;                                                  // router_003:src_channel -> rsp_demux_002:sink_channel
	wire         router_003_src_startofpacket;                                            // router_003:src_startofpacket -> rsp_demux_002:sink_startofpacket
	wire         router_003_src_endofpacket;                                              // router_003:src_endofpacket -> rsp_demux_002:sink_endofpacket
	wire         coproc_top_0_s1_agent_rp_valid;                                          // Coproc_Top_0_s1_agent:rp_valid -> router_004:sink_valid
	wire  [93:0] coproc_top_0_s1_agent_rp_data;                                           // Coproc_Top_0_s1_agent:rp_data -> router_004:sink_data
	wire         coproc_top_0_s1_agent_rp_ready;                                          // router_004:sink_ready -> Coproc_Top_0_s1_agent:rp_ready
	wire         coproc_top_0_s1_agent_rp_startofpacket;                                  // Coproc_Top_0_s1_agent:rp_startofpacket -> router_004:sink_startofpacket
	wire         coproc_top_0_s1_agent_rp_endofpacket;                                    // Coproc_Top_0_s1_agent:rp_endofpacket -> router_004:sink_endofpacket
	wire         router_004_src_valid;                                                    // router_004:src_valid -> rsp_demux_003:sink_valid
	wire  [93:0] router_004_src_data;                                                     // router_004:src_data -> rsp_demux_003:sink_data
	wire         router_004_src_ready;                                                    // rsp_demux_003:sink_ready -> router_004:src_ready
	wire   [3:0] router_004_src_channel;                                                  // router_004:src_channel -> rsp_demux_003:sink_channel
	wire         router_004_src_startofpacket;                                            // router_004:src_startofpacket -> rsp_demux_003:sink_startofpacket
	wire         router_004_src_endofpacket;                                              // router_004:src_endofpacket -> rsp_demux_003:sink_endofpacket
	wire         router_src_valid;                                                        // router:src_valid -> clock_crossing_io_m0_limiter:cmd_sink_valid
	wire  [93:0] router_src_data;                                                         // router:src_data -> clock_crossing_io_m0_limiter:cmd_sink_data
	wire         router_src_ready;                                                        // clock_crossing_io_m0_limiter:cmd_sink_ready -> router:src_ready
	wire   [3:0] router_src_channel;                                                      // router:src_channel -> clock_crossing_io_m0_limiter:cmd_sink_channel
	wire         router_src_startofpacket;                                                // router:src_startofpacket -> clock_crossing_io_m0_limiter:cmd_sink_startofpacket
	wire         router_src_endofpacket;                                                  // router:src_endofpacket -> clock_crossing_io_m0_limiter:cmd_sink_endofpacket
	wire  [93:0] clock_crossing_io_m0_limiter_cmd_src_data;                               // clock_crossing_io_m0_limiter:cmd_src_data -> cmd_demux:sink_data
	wire         clock_crossing_io_m0_limiter_cmd_src_ready;                              // cmd_demux:sink_ready -> clock_crossing_io_m0_limiter:cmd_src_ready
	wire   [3:0] clock_crossing_io_m0_limiter_cmd_src_channel;                            // clock_crossing_io_m0_limiter:cmd_src_channel -> cmd_demux:sink_channel
	wire         clock_crossing_io_m0_limiter_cmd_src_startofpacket;                      // clock_crossing_io_m0_limiter:cmd_src_startofpacket -> cmd_demux:sink_startofpacket
	wire         clock_crossing_io_m0_limiter_cmd_src_endofpacket;                        // clock_crossing_io_m0_limiter:cmd_src_endofpacket -> cmd_demux:sink_endofpacket
	wire         rsp_mux_src_valid;                                                       // rsp_mux:src_valid -> clock_crossing_io_m0_limiter:rsp_sink_valid
	wire  [93:0] rsp_mux_src_data;                                                        // rsp_mux:src_data -> clock_crossing_io_m0_limiter:rsp_sink_data
	wire         rsp_mux_src_ready;                                                       // clock_crossing_io_m0_limiter:rsp_sink_ready -> rsp_mux:src_ready
	wire   [3:0] rsp_mux_src_channel;                                                     // rsp_mux:src_channel -> clock_crossing_io_m0_limiter:rsp_sink_channel
	wire         rsp_mux_src_startofpacket;                                               // rsp_mux:src_startofpacket -> clock_crossing_io_m0_limiter:rsp_sink_startofpacket
	wire         rsp_mux_src_endofpacket;                                                 // rsp_mux:src_endofpacket -> clock_crossing_io_m0_limiter:rsp_sink_endofpacket
	wire         clock_crossing_io_m0_limiter_rsp_src_valid;                              // clock_crossing_io_m0_limiter:rsp_src_valid -> clock_crossing_io_m0_agent:rp_valid
	wire  [93:0] clock_crossing_io_m0_limiter_rsp_src_data;                               // clock_crossing_io_m0_limiter:rsp_src_data -> clock_crossing_io_m0_agent:rp_data
	wire         clock_crossing_io_m0_limiter_rsp_src_ready;                              // clock_crossing_io_m0_agent:rp_ready -> clock_crossing_io_m0_limiter:rsp_src_ready
	wire   [3:0] clock_crossing_io_m0_limiter_rsp_src_channel;                            // clock_crossing_io_m0_limiter:rsp_src_channel -> clock_crossing_io_m0_agent:rp_channel
	wire         clock_crossing_io_m0_limiter_rsp_src_startofpacket;                      // clock_crossing_io_m0_limiter:rsp_src_startofpacket -> clock_crossing_io_m0_agent:rp_startofpacket
	wire         clock_crossing_io_m0_limiter_rsp_src_endofpacket;                        // clock_crossing_io_m0_limiter:rsp_src_endofpacket -> clock_crossing_io_m0_agent:rp_endofpacket
	wire         cmd_demux_src0_valid;                                                    // cmd_demux:src0_valid -> cmd_mux:sink0_valid
	wire  [93:0] cmd_demux_src0_data;                                                     // cmd_demux:src0_data -> cmd_mux:sink0_data
	wire         cmd_demux_src0_ready;                                                    // cmd_mux:sink0_ready -> cmd_demux:src0_ready
	wire   [3:0] cmd_demux_src0_channel;                                                  // cmd_demux:src0_channel -> cmd_mux:sink0_channel
	wire         cmd_demux_src0_startofpacket;                                            // cmd_demux:src0_startofpacket -> cmd_mux:sink0_startofpacket
	wire         cmd_demux_src0_endofpacket;                                              // cmd_demux:src0_endofpacket -> cmd_mux:sink0_endofpacket
	wire         cmd_demux_src1_valid;                                                    // cmd_demux:src1_valid -> cmd_mux_001:sink0_valid
	wire  [93:0] cmd_demux_src1_data;                                                     // cmd_demux:src1_data -> cmd_mux_001:sink0_data
	wire         cmd_demux_src1_ready;                                                    // cmd_mux_001:sink0_ready -> cmd_demux:src1_ready
	wire   [3:0] cmd_demux_src1_channel;                                                  // cmd_demux:src1_channel -> cmd_mux_001:sink0_channel
	wire         cmd_demux_src1_startofpacket;                                            // cmd_demux:src1_startofpacket -> cmd_mux_001:sink0_startofpacket
	wire         cmd_demux_src1_endofpacket;                                              // cmd_demux:src1_endofpacket -> cmd_mux_001:sink0_endofpacket
	wire         rsp_demux_src0_valid;                                                    // rsp_demux:src0_valid -> rsp_mux:sink0_valid
	wire  [93:0] rsp_demux_src0_data;                                                     // rsp_demux:src0_data -> rsp_mux:sink0_data
	wire         rsp_demux_src0_ready;                                                    // rsp_mux:sink0_ready -> rsp_demux:src0_ready
	wire   [3:0] rsp_demux_src0_channel;                                                  // rsp_demux:src0_channel -> rsp_mux:sink0_channel
	wire         rsp_demux_src0_startofpacket;                                            // rsp_demux:src0_startofpacket -> rsp_mux:sink0_startofpacket
	wire         rsp_demux_src0_endofpacket;                                              // rsp_demux:src0_endofpacket -> rsp_mux:sink0_endofpacket
	wire         rsp_demux_001_src0_valid;                                                // rsp_demux_001:src0_valid -> rsp_mux:sink1_valid
	wire  [93:0] rsp_demux_001_src0_data;                                                 // rsp_demux_001:src0_data -> rsp_mux:sink1_data
	wire         rsp_demux_001_src0_ready;                                                // rsp_mux:sink1_ready -> rsp_demux_001:src0_ready
	wire   [3:0] rsp_demux_001_src0_channel;                                              // rsp_demux_001:src0_channel -> rsp_mux:sink1_channel
	wire         rsp_demux_001_src0_startofpacket;                                        // rsp_demux_001:src0_startofpacket -> rsp_mux:sink1_startofpacket
	wire         rsp_demux_001_src0_endofpacket;                                          // rsp_demux_001:src0_endofpacket -> rsp_mux:sink1_endofpacket
	wire         cmd_demux_src2_valid;                                                    // cmd_demux:src2_valid -> crosser:in_valid
	wire  [93:0] cmd_demux_src2_data;                                                     // cmd_demux:src2_data -> crosser:in_data
	wire         cmd_demux_src2_ready;                                                    // crosser:in_ready -> cmd_demux:src2_ready
	wire   [3:0] cmd_demux_src2_channel;                                                  // cmd_demux:src2_channel -> crosser:in_channel
	wire         cmd_demux_src2_startofpacket;                                            // cmd_demux:src2_startofpacket -> crosser:in_startofpacket
	wire         cmd_demux_src2_endofpacket;                                              // cmd_demux:src2_endofpacket -> crosser:in_endofpacket
	wire         crosser_out_valid;                                                       // crosser:out_valid -> cmd_mux_002:sink0_valid
	wire  [93:0] crosser_out_data;                                                        // crosser:out_data -> cmd_mux_002:sink0_data
	wire         crosser_out_ready;                                                       // cmd_mux_002:sink0_ready -> crosser:out_ready
	wire   [3:0] crosser_out_channel;                                                     // crosser:out_channel -> cmd_mux_002:sink0_channel
	wire         crosser_out_startofpacket;                                               // crosser:out_startofpacket -> cmd_mux_002:sink0_startofpacket
	wire         crosser_out_endofpacket;                                                 // crosser:out_endofpacket -> cmd_mux_002:sink0_endofpacket
	wire         cmd_demux_src3_valid;                                                    // cmd_demux:src3_valid -> crosser_001:in_valid
	wire  [93:0] cmd_demux_src3_data;                                                     // cmd_demux:src3_data -> crosser_001:in_data
	wire         cmd_demux_src3_ready;                                                    // crosser_001:in_ready -> cmd_demux:src3_ready
	wire   [3:0] cmd_demux_src3_channel;                                                  // cmd_demux:src3_channel -> crosser_001:in_channel
	wire         cmd_demux_src3_startofpacket;                                            // cmd_demux:src3_startofpacket -> crosser_001:in_startofpacket
	wire         cmd_demux_src3_endofpacket;                                              // cmd_demux:src3_endofpacket -> crosser_001:in_endofpacket
	wire         crosser_001_out_valid;                                                   // crosser_001:out_valid -> cmd_mux_003:sink0_valid
	wire  [93:0] crosser_001_out_data;                                                    // crosser_001:out_data -> cmd_mux_003:sink0_data
	wire         crosser_001_out_ready;                                                   // cmd_mux_003:sink0_ready -> crosser_001:out_ready
	wire   [3:0] crosser_001_out_channel;                                                 // crosser_001:out_channel -> cmd_mux_003:sink0_channel
	wire         crosser_001_out_startofpacket;                                           // crosser_001:out_startofpacket -> cmd_mux_003:sink0_startofpacket
	wire         crosser_001_out_endofpacket;                                             // crosser_001:out_endofpacket -> cmd_mux_003:sink0_endofpacket
	wire         rsp_demux_002_src0_valid;                                                // rsp_demux_002:src0_valid -> crosser_002:in_valid
	wire  [93:0] rsp_demux_002_src0_data;                                                 // rsp_demux_002:src0_data -> crosser_002:in_data
	wire         rsp_demux_002_src0_ready;                                                // crosser_002:in_ready -> rsp_demux_002:src0_ready
	wire   [3:0] rsp_demux_002_src0_channel;                                              // rsp_demux_002:src0_channel -> crosser_002:in_channel
	wire         rsp_demux_002_src0_startofpacket;                                        // rsp_demux_002:src0_startofpacket -> crosser_002:in_startofpacket
	wire         rsp_demux_002_src0_endofpacket;                                          // rsp_demux_002:src0_endofpacket -> crosser_002:in_endofpacket
	wire         crosser_002_out_valid;                                                   // crosser_002:out_valid -> rsp_mux:sink2_valid
	wire  [93:0] crosser_002_out_data;                                                    // crosser_002:out_data -> rsp_mux:sink2_data
	wire         crosser_002_out_ready;                                                   // rsp_mux:sink2_ready -> crosser_002:out_ready
	wire   [3:0] crosser_002_out_channel;                                                 // crosser_002:out_channel -> rsp_mux:sink2_channel
	wire         crosser_002_out_startofpacket;                                           // crosser_002:out_startofpacket -> rsp_mux:sink2_startofpacket
	wire         crosser_002_out_endofpacket;                                             // crosser_002:out_endofpacket -> rsp_mux:sink2_endofpacket
	wire         rsp_demux_003_src0_valid;                                                // rsp_demux_003:src0_valid -> crosser_003:in_valid
	wire  [93:0] rsp_demux_003_src0_data;                                                 // rsp_demux_003:src0_data -> crosser_003:in_data
	wire         rsp_demux_003_src0_ready;                                                // crosser_003:in_ready -> rsp_demux_003:src0_ready
	wire   [3:0] rsp_demux_003_src0_channel;                                              // rsp_demux_003:src0_channel -> crosser_003:in_channel
	wire         rsp_demux_003_src0_startofpacket;                                        // rsp_demux_003:src0_startofpacket -> crosser_003:in_startofpacket
	wire         rsp_demux_003_src0_endofpacket;                                          // rsp_demux_003:src0_endofpacket -> crosser_003:in_endofpacket
	wire         crosser_003_out_valid;                                                   // crosser_003:out_valid -> rsp_mux:sink3_valid
	wire  [93:0] crosser_003_out_data;                                                    // crosser_003:out_data -> rsp_mux:sink3_data
	wire         crosser_003_out_ready;                                                   // rsp_mux:sink3_ready -> crosser_003:out_ready
	wire   [3:0] crosser_003_out_channel;                                                 // crosser_003:out_channel -> rsp_mux:sink3_channel
	wire         crosser_003_out_startofpacket;                                           // crosser_003:out_startofpacket -> rsp_mux:sink3_startofpacket
	wire         crosser_003_out_endofpacket;                                             // crosser_003:out_endofpacket -> rsp_mux:sink3_endofpacket
	wire   [3:0] clock_crossing_io_m0_limiter_cmd_valid_data;                             // clock_crossing_io_m0_limiter:cmd_src_valid -> cmd_demux:sink_valid
	wire         sysid_control_slave_agent_rdata_fifo_src_valid;                          // sysid_control_slave_agent:rdata_fifo_src_valid -> avalon_st_adapter:in_0_valid
	wire  [33:0] sysid_control_slave_agent_rdata_fifo_src_data;                           // sysid_control_slave_agent:rdata_fifo_src_data -> avalon_st_adapter:in_0_data
	wire         sysid_control_slave_agent_rdata_fifo_src_ready;                          // avalon_st_adapter:in_0_ready -> sysid_control_slave_agent:rdata_fifo_src_ready
	wire         avalon_st_adapter_out_0_valid;                                           // avalon_st_adapter:out_0_valid -> sysid_control_slave_agent:rdata_fifo_sink_valid
	wire  [33:0] avalon_st_adapter_out_0_data;                                            // avalon_st_adapter:out_0_data -> sysid_control_slave_agent:rdata_fifo_sink_data
	wire         avalon_st_adapter_out_0_ready;                                           // sysid_control_slave_agent:rdata_fifo_sink_ready -> avalon_st_adapter:out_0_ready
	wire   [0:0] avalon_st_adapter_out_0_error;                                           // avalon_st_adapter:out_0_error -> sysid_control_slave_agent:rdata_fifo_sink_error
	wire         lcd_control_slave_agent_rdata_fifo_src_valid;                            // lcd_control_slave_agent:rdata_fifo_src_valid -> avalon_st_adapter_001:in_0_valid
	wire  [33:0] lcd_control_slave_agent_rdata_fifo_src_data;                             // lcd_control_slave_agent:rdata_fifo_src_data -> avalon_st_adapter_001:in_0_data
	wire         lcd_control_slave_agent_rdata_fifo_src_ready;                            // avalon_st_adapter_001:in_0_ready -> lcd_control_slave_agent:rdata_fifo_src_ready
	wire         avalon_st_adapter_001_out_0_valid;                                       // avalon_st_adapter_001:out_0_valid -> lcd_control_slave_agent:rdata_fifo_sink_valid
	wire  [33:0] avalon_st_adapter_001_out_0_data;                                        // avalon_st_adapter_001:out_0_data -> lcd_control_slave_agent:rdata_fifo_sink_data
	wire         avalon_st_adapter_001_out_0_ready;                                       // lcd_control_slave_agent:rdata_fifo_sink_ready -> avalon_st_adapter_001:out_0_ready
	wire   [0:0] avalon_st_adapter_001_out_0_error;                                       // avalon_st_adapter_001:out_0_error -> lcd_control_slave_agent:rdata_fifo_sink_error
	wire         vpg_s1_agent_rdata_fifo_out_valid;                                       // vpg_s1_agent_rdata_fifo:out_valid -> avalon_st_adapter_002:in_0_valid
	wire  [33:0] vpg_s1_agent_rdata_fifo_out_data;                                        // vpg_s1_agent_rdata_fifo:out_data -> avalon_st_adapter_002:in_0_data
	wire         vpg_s1_agent_rdata_fifo_out_ready;                                       // avalon_st_adapter_002:in_0_ready -> vpg_s1_agent_rdata_fifo:out_ready
	wire         avalon_st_adapter_002_out_0_valid;                                       // avalon_st_adapter_002:out_0_valid -> vpg_s1_agent:rdata_fifo_sink_valid
	wire  [33:0] avalon_st_adapter_002_out_0_data;                                        // avalon_st_adapter_002:out_0_data -> vpg_s1_agent:rdata_fifo_sink_data
	wire         avalon_st_adapter_002_out_0_ready;                                       // vpg_s1_agent:rdata_fifo_sink_ready -> avalon_st_adapter_002:out_0_ready
	wire   [0:0] avalon_st_adapter_002_out_0_error;                                       // avalon_st_adapter_002:out_0_error -> vpg_s1_agent:rdata_fifo_sink_error
	wire         coproc_top_0_s1_agent_rdata_fifo_out_valid;                              // Coproc_Top_0_s1_agent_rdata_fifo:out_valid -> avalon_st_adapter_003:in_0_valid
	wire  [33:0] coproc_top_0_s1_agent_rdata_fifo_out_data;                               // Coproc_Top_0_s1_agent_rdata_fifo:out_data -> avalon_st_adapter_003:in_0_data
	wire         coproc_top_0_s1_agent_rdata_fifo_out_ready;                              // avalon_st_adapter_003:in_0_ready -> Coproc_Top_0_s1_agent_rdata_fifo:out_ready
	wire         avalon_st_adapter_003_out_0_valid;                                       // avalon_st_adapter_003:out_0_valid -> Coproc_Top_0_s1_agent:rdata_fifo_sink_valid
	wire  [33:0] avalon_st_adapter_003_out_0_data;                                        // avalon_st_adapter_003:out_0_data -> Coproc_Top_0_s1_agent:rdata_fifo_sink_data
	wire         avalon_st_adapter_003_out_0_ready;                                       // Coproc_Top_0_s1_agent:rdata_fifo_sink_ready -> avalon_st_adapter_003:out_0_ready
	wire   [0:0] avalon_st_adapter_003_out_0_error;                                       // avalon_st_adapter_003:out_0_error -> Coproc_Top_0_s1_agent:rdata_fifo_sink_error

	altera_merlin_master_translator #(
		.AV_ADDRESS_W                (22),
		.AV_DATA_W                   (32),
		.AV_BURSTCOUNT_W             (1),
		.AV_BYTEENABLE_W             (4),
		.UAV_ADDRESS_W               (22),
		.UAV_BURSTCOUNT_W            (3),
		.USE_READ                    (1),
		.USE_WRITE                   (1),
		.USE_BEGINBURSTTRANSFER      (0),
		.USE_BEGINTRANSFER           (0),
		.USE_CHIPSELECT              (0),
		.USE_BURSTCOUNT              (1),
		.USE_READDATAVALID           (1),
		.USE_WAITREQUEST             (1),
		.USE_READRESPONSE            (0),
		.USE_WRITERESPONSE           (0),
		.AV_SYMBOLS_PER_WORD         (4),
		.AV_ADDRESS_SYMBOLS          (1),
		.AV_BURSTCOUNT_SYMBOLS       (0),
		.AV_CONSTANT_BURST_BEHAVIOR  (0),
		.UAV_CONSTANT_BURST_BEHAVIOR (0),
		.AV_LINEWRAPBURSTS           (0),
		.AV_REGISTERINCOMINGSIGNALS  (0)
	) clock_crossing_io_m0_translator (
		.clk                    (pll_c2_clk),                                                              //                       clk.clk
		.reset                  (clock_crossing_io_m0_reset_reset_bridge_in_reset_reset),                  //                     reset.reset
		.uav_address            (clock_crossing_io_m0_translator_avalon_universal_master_0_address),       // avalon_universal_master_0.address
		.uav_burstcount         (clock_crossing_io_m0_translator_avalon_universal_master_0_burstcount),    //                          .burstcount
		.uav_read               (clock_crossing_io_m0_translator_avalon_universal_master_0_read),          //                          .read
		.uav_write              (clock_crossing_io_m0_translator_avalon_universal_master_0_write),         //                          .write
		.uav_waitrequest        (clock_crossing_io_m0_translator_avalon_universal_master_0_waitrequest),   //                          .waitrequest
		.uav_readdatavalid      (clock_crossing_io_m0_translator_avalon_universal_master_0_readdatavalid), //                          .readdatavalid
		.uav_byteenable         (clock_crossing_io_m0_translator_avalon_universal_master_0_byteenable),    //                          .byteenable
		.uav_readdata           (clock_crossing_io_m0_translator_avalon_universal_master_0_readdata),      //                          .readdata
		.uav_writedata          (clock_crossing_io_m0_translator_avalon_universal_master_0_writedata),     //                          .writedata
		.uav_lock               (clock_crossing_io_m0_translator_avalon_universal_master_0_lock),          //                          .lock
		.uav_debugaccess        (clock_crossing_io_m0_translator_avalon_universal_master_0_debugaccess),   //                          .debugaccess
		.av_address             (clock_crossing_io_m0_address),                                            //      avalon_anti_master_0.address
		.av_waitrequest         (clock_crossing_io_m0_waitrequest),                                        //                          .waitrequest
		.av_burstcount          (clock_crossing_io_m0_burstcount),                                         //                          .burstcount
		.av_byteenable          (clock_crossing_io_m0_byteenable),                                         //                          .byteenable
		.av_read                (clock_crossing_io_m0_read),                                               //                          .read
		.av_readdata            (clock_crossing_io_m0_readdata),                                           //                          .readdata
		.av_readdatavalid       (clock_crossing_io_m0_readdatavalid),                                      //                          .readdatavalid
		.av_write               (clock_crossing_io_m0_write),                                              //                          .write
		.av_writedata           (clock_crossing_io_m0_writedata),                                          //                          .writedata
		.av_debugaccess         (clock_crossing_io_m0_debugaccess),                                        //                          .debugaccess
		.av_beginbursttransfer  (1'b0),                                                                    //               (terminated)
		.av_begintransfer       (1'b0),                                                                    //               (terminated)
		.av_chipselect          (1'b0),                                                                    //               (terminated)
		.av_lock                (1'b0),                                                                    //               (terminated)
		.uav_clken              (),                                                                        //               (terminated)
		.av_clken               (1'b1),                                                                    //               (terminated)
		.uav_response           (2'b00),                                                                   //               (terminated)
		.av_response            (),                                                                        //               (terminated)
		.uav_writeresponsevalid (1'b0),                                                                    //               (terminated)
		.av_writeresponsevalid  ()                                                                         //               (terminated)
	);

	altera_merlin_slave_translator #(
		.AV_ADDRESS_W                   (1),
		.AV_DATA_W                      (32),
		.UAV_DATA_W                     (32),
		.AV_BURSTCOUNT_W                (1),
		.AV_BYTEENABLE_W                (4),
		.UAV_BYTEENABLE_W               (4),
		.UAV_ADDRESS_W                  (22),
		.UAV_BURSTCOUNT_W               (3),
		.AV_READLATENCY                 (0),
		.USE_READDATAVALID              (0),
		.USE_WAITREQUEST                (0),
		.USE_UAV_CLKEN                  (0),
		.USE_READRESPONSE               (0),
		.USE_WRITERESPONSE              (0),
		.AV_SYMBOLS_PER_WORD            (4),
		.AV_ADDRESS_SYMBOLS             (0),
		.AV_BURSTCOUNT_SYMBOLS          (0),
		.AV_CONSTANT_BURST_BEHAVIOR     (0),
		.UAV_CONSTANT_BURST_BEHAVIOR    (0),
		.AV_REQUIRE_UNALIGNED_ADDRESSES (0),
		.CHIPSELECT_THROUGH_READLATENCY (0),
		.AV_READ_WAIT_CYCLES            (1),
		.AV_WRITE_WAIT_CYCLES           (0),
		.AV_SETUP_WAIT_CYCLES           (0),
		.AV_DATA_HOLD_CYCLES            (0)
	) sysid_control_slave_translator (
		.clk                    (pll_c2_clk),                                             //                      clk.clk
		.reset                  (clock_crossing_io_m0_reset_reset_bridge_in_reset_reset), //                    reset.reset
		.uav_address            (sysid_control_slave_agent_m0_address),                   // avalon_universal_slave_0.address
		.uav_burstcount         (sysid_control_slave_agent_m0_burstcount),                //                         .burstcount
		.uav_read               (sysid_control_slave_agent_m0_read),                      //                         .read
		.uav_write              (sysid_control_slave_agent_m0_write),                     //                         .write
		.uav_waitrequest        (sysid_control_slave_agent_m0_waitrequest),               //                         .waitrequest
		.uav_readdatavalid      (sysid_control_slave_agent_m0_readdatavalid),             //                         .readdatavalid
		.uav_byteenable         (sysid_control_slave_agent_m0_byteenable),                //                         .byteenable
		.uav_readdata           (sysid_control_slave_agent_m0_readdata),                  //                         .readdata
		.uav_writedata          (sysid_control_slave_agent_m0_writedata),                 //                         .writedata
		.uav_lock               (sysid_control_slave_agent_m0_lock),                      //                         .lock
		.uav_debugaccess        (sysid_control_slave_agent_m0_debugaccess),               //                         .debugaccess
		.av_address             (sysid_control_slave_address),                            //      avalon_anti_slave_0.address
		.av_readdata            (sysid_control_slave_readdata),                           //                         .readdata
		.av_write               (),                                                       //              (terminated)
		.av_read                (),                                                       //              (terminated)
		.av_writedata           (),                                                       //              (terminated)
		.av_begintransfer       (),                                                       //              (terminated)
		.av_beginbursttransfer  (),                                                       //              (terminated)
		.av_burstcount          (),                                                       //              (terminated)
		.av_byteenable          (),                                                       //              (terminated)
		.av_readdatavalid       (1'b0),                                                   //              (terminated)
		.av_waitrequest         (1'b0),                                                   //              (terminated)
		.av_writebyteenable     (),                                                       //              (terminated)
		.av_lock                (),                                                       //              (terminated)
		.av_chipselect          (),                                                       //              (terminated)
		.av_clken               (),                                                       //              (terminated)
		.uav_clken              (1'b0),                                                   //              (terminated)
		.av_debugaccess         (),                                                       //              (terminated)
		.av_outputenable        (),                                                       //              (terminated)
		.uav_response           (),                                                       //              (terminated)
		.av_response            (2'b00),                                                  //              (terminated)
		.uav_writeresponsevalid (),                                                       //              (terminated)
		.av_writeresponsevalid  (1'b0)                                                    //              (terminated)
	);

	altera_merlin_slave_translator #(
		.AV_ADDRESS_W                   (2),
		.AV_DATA_W                      (8),
		.UAV_DATA_W                     (32),
		.AV_BURSTCOUNT_W                (1),
		.AV_BYTEENABLE_W                (1),
		.UAV_BYTEENABLE_W               (4),
		.UAV_ADDRESS_W                  (22),
		.UAV_BURSTCOUNT_W               (3),
		.AV_READLATENCY                 (0),
		.USE_READDATAVALID              (0),
		.USE_WAITREQUEST                (0),
		.USE_UAV_CLKEN                  (0),
		.USE_READRESPONSE               (0),
		.USE_WRITERESPONSE              (0),
		.AV_SYMBOLS_PER_WORD            (4),
		.AV_ADDRESS_SYMBOLS             (0),
		.AV_BURSTCOUNT_SYMBOLS          (0),
		.AV_CONSTANT_BURST_BEHAVIOR     (0),
		.UAV_CONSTANT_BURST_BEHAVIOR    (0),
		.AV_REQUIRE_UNALIGNED_ADDRESSES (0),
		.CHIPSELECT_THROUGH_READLATENCY (0),
		.AV_READ_WAIT_CYCLES            (3),
		.AV_WRITE_WAIT_CYCLES           (3),
		.AV_SETUP_WAIT_CYCLES           (3),
		.AV_DATA_HOLD_CYCLES            (3)
	) lcd_control_slave_translator (
		.clk                    (pll_c2_clk),                                             //                      clk.clk
		.reset                  (clock_crossing_io_m0_reset_reset_bridge_in_reset_reset), //                    reset.reset
		.uav_address            (lcd_control_slave_agent_m0_address),                     // avalon_universal_slave_0.address
		.uav_burstcount         (lcd_control_slave_agent_m0_burstcount),                  //                         .burstcount
		.uav_read               (lcd_control_slave_agent_m0_read),                        //                         .read
		.uav_write              (lcd_control_slave_agent_m0_write),                       //                         .write
		.uav_waitrequest        (lcd_control_slave_agent_m0_waitrequest),                 //                         .waitrequest
		.uav_readdatavalid      (lcd_control_slave_agent_m0_readdatavalid),               //                         .readdatavalid
		.uav_byteenable         (lcd_control_slave_agent_m0_byteenable),                  //                         .byteenable
		.uav_readdata           (lcd_control_slave_agent_m0_readdata),                    //                         .readdata
		.uav_writedata          (lcd_control_slave_agent_m0_writedata),                   //                         .writedata
		.uav_lock               (lcd_control_slave_agent_m0_lock),                        //                         .lock
		.uav_debugaccess        (lcd_control_slave_agent_m0_debugaccess),                 //                         .debugaccess
		.av_address             (lcd_control_slave_address),                              //      avalon_anti_slave_0.address
		.av_write               (lcd_control_slave_write),                                //                         .write
		.av_read                (lcd_control_slave_read),                                 //                         .read
		.av_readdata            (lcd_control_slave_readdata),                             //                         .readdata
		.av_writedata           (lcd_control_slave_writedata),                            //                         .writedata
		.av_begintransfer       (lcd_control_slave_begintransfer),                        //                         .begintransfer
		.av_beginbursttransfer  (),                                                       //              (terminated)
		.av_burstcount          (),                                                       //              (terminated)
		.av_byteenable          (),                                                       //              (terminated)
		.av_readdatavalid       (1'b0),                                                   //              (terminated)
		.av_waitrequest         (1'b0),                                                   //              (terminated)
		.av_writebyteenable     (),                                                       //              (terminated)
		.av_lock                (),                                                       //              (terminated)
		.av_chipselect          (),                                                       //              (terminated)
		.av_clken               (),                                                       //              (terminated)
		.uav_clken              (1'b0),                                                   //              (terminated)
		.av_debugaccess         (),                                                       //              (terminated)
		.av_outputenable        (),                                                       //              (terminated)
		.uav_response           (),                                                       //              (terminated)
		.av_response            (2'b00),                                                  //              (terminated)
		.uav_writeresponsevalid (),                                                       //              (terminated)
		.av_writeresponsevalid  (1'b0)                                                    //              (terminated)
	);

	altera_merlin_slave_translator #(
		.AV_ADDRESS_W                   (19),
		.AV_DATA_W                      (16),
		.UAV_DATA_W                     (32),
		.AV_BURSTCOUNT_W                (1),
		.AV_BYTEENABLE_W                (1),
		.UAV_BYTEENABLE_W               (4),
		.UAV_ADDRESS_W                  (22),
		.UAV_BURSTCOUNT_W               (3),
		.AV_READLATENCY                 (0),
		.USE_READDATAVALID              (0),
		.USE_WAITREQUEST                (0),
		.USE_UAV_CLKEN                  (0),
		.USE_READRESPONSE               (0),
		.USE_WRITERESPONSE              (0),
		.AV_SYMBOLS_PER_WORD            (4),
		.AV_ADDRESS_SYMBOLS             (0),
		.AV_BURSTCOUNT_SYMBOLS          (0),
		.AV_CONSTANT_BURST_BEHAVIOR     (0),
		.UAV_CONSTANT_BURST_BEHAVIOR    (0),
		.AV_REQUIRE_UNALIGNED_ADDRESSES (0),
		.CHIPSELECT_THROUGH_READLATENCY (0),
		.AV_READ_WAIT_CYCLES            (0),
		.AV_WRITE_WAIT_CYCLES           (0),
		.AV_SETUP_WAIT_CYCLES           (0),
		.AV_DATA_HOLD_CYCLES            (0)
	) vpg_s1_translator (
		.clk                    (pll_c0_clk),                                     //                      clk.clk
		.reset                  (vpg_s1_clock_reset_reset_bridge_in_reset_reset), //                    reset.reset
		.uav_address            (vpg_s1_agent_m0_address),                        // avalon_universal_slave_0.address
		.uav_burstcount         (vpg_s1_agent_m0_burstcount),                     //                         .burstcount
		.uav_read               (vpg_s1_agent_m0_read),                           //                         .read
		.uav_write              (vpg_s1_agent_m0_write),                          //                         .write
		.uav_waitrequest        (vpg_s1_agent_m0_waitrequest),                    //                         .waitrequest
		.uav_readdatavalid      (vpg_s1_agent_m0_readdatavalid),                  //                         .readdatavalid
		.uav_byteenable         (vpg_s1_agent_m0_byteenable),                     //                         .byteenable
		.uav_readdata           (vpg_s1_agent_m0_readdata),                       //                         .readdata
		.uav_writedata          (vpg_s1_agent_m0_writedata),                      //                         .writedata
		.uav_lock               (vpg_s1_agent_m0_lock),                           //                         .lock
		.uav_debugaccess        (vpg_s1_agent_m0_debugaccess),                    //                         .debugaccess
		.av_address             (vpg_s1_address),                                 //      avalon_anti_slave_0.address
		.av_write               (vpg_s1_write),                                   //                         .write
		.av_read                (vpg_s1_read),                                    //                         .read
		.av_readdata            (vpg_s1_readdata),                                //                         .readdata
		.av_writedata           (vpg_s1_writedata),                               //                         .writedata
		.av_chipselect          (vpg_s1_chipselect),                              //                         .chipselect
		.av_begintransfer       (),                                               //              (terminated)
		.av_beginbursttransfer  (),                                               //              (terminated)
		.av_burstcount          (),                                               //              (terminated)
		.av_byteenable          (),                                               //              (terminated)
		.av_readdatavalid       (1'b0),                                           //              (terminated)
		.av_waitrequest         (1'b0),                                           //              (terminated)
		.av_writebyteenable     (),                                               //              (terminated)
		.av_lock                (),                                               //              (terminated)
		.av_clken               (),                                               //              (terminated)
		.uav_clken              (1'b0),                                           //              (terminated)
		.av_debugaccess         (),                                               //              (terminated)
		.av_outputenable        (),                                               //              (terminated)
		.uav_response           (),                                               //              (terminated)
		.av_response            (2'b00),                                          //              (terminated)
		.uav_writeresponsevalid (),                                               //              (terminated)
		.av_writeresponsevalid  (1'b0)                                            //              (terminated)
	);

	altera_merlin_slave_translator #(
		.AV_ADDRESS_W                   (9),
		.AV_DATA_W                      (32),
		.UAV_DATA_W                     (32),
		.AV_BURSTCOUNT_W                (1),
		.AV_BYTEENABLE_W                (4),
		.UAV_BYTEENABLE_W               (4),
		.UAV_ADDRESS_W                  (22),
		.UAV_BURSTCOUNT_W               (3),
		.AV_READLATENCY                 (0),
		.USE_READDATAVALID              (0),
		.USE_WAITREQUEST                (0),
		.USE_UAV_CLKEN                  (0),
		.USE_READRESPONSE               (0),
		.USE_WRITERESPONSE              (0),
		.AV_SYMBOLS_PER_WORD            (4),
		.AV_ADDRESS_SYMBOLS             (0),
		.AV_BURSTCOUNT_SYMBOLS          (0),
		.AV_CONSTANT_BURST_BEHAVIOR     (0),
		.UAV_CONSTANT_BURST_BEHAVIOR    (0),
		.AV_REQUIRE_UNALIGNED_ADDRESSES (0),
		.CHIPSELECT_THROUGH_READLATENCY (0),
		.AV_READ_WAIT_CYCLES            (1),
		.AV_WRITE_WAIT_CYCLES           (0),
		.AV_SETUP_WAIT_CYCLES           (0),
		.AV_DATA_HOLD_CYCLES            (0)
	) coproc_top_0_s1_translator (
		.clk                    (pll_c0_clk),                                     //                      clk.clk
		.reset                  (Coproc_Top_0_reset_reset_bridge_in_reset_reset), //                    reset.reset
		.uav_address            (coproc_top_0_s1_agent_m0_address),               // avalon_universal_slave_0.address
		.uav_burstcount         (coproc_top_0_s1_agent_m0_burstcount),            //                         .burstcount
		.uav_read               (coproc_top_0_s1_agent_m0_read),                  //                         .read
		.uav_write              (coproc_top_0_s1_agent_m0_write),                 //                         .write
		.uav_waitrequest        (coproc_top_0_s1_agent_m0_waitrequest),           //                         .waitrequest
		.uav_readdatavalid      (coproc_top_0_s1_agent_m0_readdatavalid),         //                         .readdatavalid
		.uav_byteenable         (coproc_top_0_s1_agent_m0_byteenable),            //                         .byteenable
		.uav_readdata           (coproc_top_0_s1_agent_m0_readdata),              //                         .readdata
		.uav_writedata          (coproc_top_0_s1_agent_m0_writedata),             //                         .writedata
		.uav_lock               (coproc_top_0_s1_agent_m0_lock),                  //                         .lock
		.uav_debugaccess        (coproc_top_0_s1_agent_m0_debugaccess),           //                         .debugaccess
		.av_address             (Coproc_Top_0_s1_address),                        //      avalon_anti_slave_0.address
		.av_read                (Coproc_Top_0_s1_read),                           //                         .read
		.av_readdata            (Coproc_Top_0_s1_readdata),                       //                         .readdata
		.av_chipselect          (Coproc_Top_0_s1_chipselect),                     //                         .chipselect
		.av_write               (),                                               //              (terminated)
		.av_writedata           (),                                               //              (terminated)
		.av_begintransfer       (),                                               //              (terminated)
		.av_beginbursttransfer  (),                                               //              (terminated)
		.av_burstcount          (),                                               //              (terminated)
		.av_byteenable          (),                                               //              (terminated)
		.av_readdatavalid       (1'b0),                                           //              (terminated)
		.av_waitrequest         (1'b0),                                           //              (terminated)
		.av_writebyteenable     (),                                               //              (terminated)
		.av_lock                (),                                               //              (terminated)
		.av_clken               (),                                               //              (terminated)
		.uav_clken              (1'b0),                                           //              (terminated)
		.av_debugaccess         (),                                               //              (terminated)
		.av_outputenable        (),                                               //              (terminated)
		.uav_response           (),                                               //              (terminated)
		.av_response            (2'b00),                                          //              (terminated)
		.uav_writeresponsevalid (),                                               //              (terminated)
		.av_writeresponsevalid  (1'b0)                                            //              (terminated)
	);

	altera_merlin_master_agent #(
		.PKT_ORI_BURST_SIZE_H      (93),
		.PKT_ORI_BURST_SIZE_L      (91),
		.PKT_RESPONSE_STATUS_H     (90),
		.PKT_RESPONSE_STATUS_L     (89),
		.PKT_QOS_H                 (76),
		.PKT_QOS_L                 (76),
		.PKT_DATA_SIDEBAND_H       (74),
		.PKT_DATA_SIDEBAND_L       (74),
		.PKT_ADDR_SIDEBAND_H       (73),
		.PKT_ADDR_SIDEBAND_L       (73),
		.PKT_BURST_TYPE_H          (72),
		.PKT_BURST_TYPE_L          (71),
		.PKT_CACHE_H               (88),
		.PKT_CACHE_L               (85),
		.PKT_THREAD_ID_H           (81),
		.PKT_THREAD_ID_L           (81),
		.PKT_BURST_SIZE_H          (70),
		.PKT_BURST_SIZE_L          (68),
		.PKT_TRANS_EXCLUSIVE       (63),
		.PKT_TRANS_LOCK            (62),
		.PKT_BEGIN_BURST           (75),
		.PKT_PROTECTION_H          (84),
		.PKT_PROTECTION_L          (82),
		.PKT_BURSTWRAP_H           (67),
		.PKT_BURSTWRAP_L           (67),
		.PKT_BYTE_CNT_H            (66),
		.PKT_BYTE_CNT_L            (64),
		.PKT_ADDR_H                (57),
		.PKT_ADDR_L                (36),
		.PKT_TRANS_COMPRESSED_READ (58),
		.PKT_TRANS_POSTED          (59),
		.PKT_TRANS_WRITE           (60),
		.PKT_TRANS_READ            (61),
		.PKT_DATA_H                (31),
		.PKT_DATA_L                (0),
		.PKT_BYTEEN_H              (35),
		.PKT_BYTEEN_L              (32),
		.PKT_SRC_ID_H              (78),
		.PKT_SRC_ID_L              (77),
		.PKT_DEST_ID_H             (80),
		.PKT_DEST_ID_L             (79),
		.ST_DATA_W                 (94),
		.ST_CHANNEL_W              (4),
		.AV_BURSTCOUNT_W           (3),
		.SUPPRESS_0_BYTEEN_RSP     (0),
		.ID                        (0),
		.BURSTWRAP_VALUE           (1),
		.CACHE_VALUE               (0),
		.SECURE_ACCESS_BIT         (1),
		.USE_READRESPONSE          (0),
		.USE_WRITERESPONSE         (0)
	) clock_crossing_io_m0_agent (
		.clk                   (pll_c2_clk),                                                              //       clk.clk
		.reset                 (clock_crossing_io_m0_reset_reset_bridge_in_reset_reset),                  // clk_reset.reset
		.av_address            (clock_crossing_io_m0_translator_avalon_universal_master_0_address),       //        av.address
		.av_write              (clock_crossing_io_m0_translator_avalon_universal_master_0_write),         //          .write
		.av_read               (clock_crossing_io_m0_translator_avalon_universal_master_0_read),          //          .read
		.av_writedata          (clock_crossing_io_m0_translator_avalon_universal_master_0_writedata),     //          .writedata
		.av_readdata           (clock_crossing_io_m0_translator_avalon_universal_master_0_readdata),      //          .readdata
		.av_waitrequest        (clock_crossing_io_m0_translator_avalon_universal_master_0_waitrequest),   //          .waitrequest
		.av_readdatavalid      (clock_crossing_io_m0_translator_avalon_universal_master_0_readdatavalid), //          .readdatavalid
		.av_byteenable         (clock_crossing_io_m0_translator_avalon_universal_master_0_byteenable),    //          .byteenable
		.av_burstcount         (clock_crossing_io_m0_translator_avalon_universal_master_0_burstcount),    //          .burstcount
		.av_debugaccess        (clock_crossing_io_m0_translator_avalon_universal_master_0_debugaccess),   //          .debugaccess
		.av_lock               (clock_crossing_io_m0_translator_avalon_universal_master_0_lock),          //          .lock
		.cp_valid              (clock_crossing_io_m0_agent_cp_valid),                                     //        cp.valid
		.cp_data               (clock_crossing_io_m0_agent_cp_data),                                      //          .data
		.cp_startofpacket      (clock_crossing_io_m0_agent_cp_startofpacket),                             //          .startofpacket
		.cp_endofpacket        (clock_crossing_io_m0_agent_cp_endofpacket),                               //          .endofpacket
		.cp_ready              (clock_crossing_io_m0_agent_cp_ready),                                     //          .ready
		.rp_valid              (clock_crossing_io_m0_limiter_rsp_src_valid),                              //        rp.valid
		.rp_data               (clock_crossing_io_m0_limiter_rsp_src_data),                               //          .data
		.rp_channel            (clock_crossing_io_m0_limiter_rsp_src_channel),                            //          .channel
		.rp_startofpacket      (clock_crossing_io_m0_limiter_rsp_src_startofpacket),                      //          .startofpacket
		.rp_endofpacket        (clock_crossing_io_m0_limiter_rsp_src_endofpacket),                        //          .endofpacket
		.rp_ready              (clock_crossing_io_m0_limiter_rsp_src_ready),                              //          .ready
		.av_response           (),                                                                        // (terminated)
		.av_writeresponsevalid ()                                                                         // (terminated)
	);

	altera_merlin_slave_agent #(
		.PKT_ORI_BURST_SIZE_H      (93),
		.PKT_ORI_BURST_SIZE_L      (91),
		.PKT_RESPONSE_STATUS_H     (90),
		.PKT_RESPONSE_STATUS_L     (89),
		.PKT_BURST_SIZE_H          (70),
		.PKT_BURST_SIZE_L          (68),
		.PKT_TRANS_LOCK            (62),
		.PKT_BEGIN_BURST           (75),
		.PKT_PROTECTION_H          (84),
		.PKT_PROTECTION_L          (82),
		.PKT_BURSTWRAP_H           (67),
		.PKT_BURSTWRAP_L           (67),
		.PKT_BYTE_CNT_H            (66),
		.PKT_BYTE_CNT_L            (64),
		.PKT_ADDR_H                (57),
		.PKT_ADDR_L                (36),
		.PKT_TRANS_COMPRESSED_READ (58),
		.PKT_TRANS_POSTED          (59),
		.PKT_TRANS_WRITE           (60),
		.PKT_TRANS_READ            (61),
		.PKT_DATA_H                (31),
		.PKT_DATA_L                (0),
		.PKT_BYTEEN_H              (35),
		.PKT_BYTEEN_L              (32),
		.PKT_SRC_ID_H              (78),
		.PKT_SRC_ID_L              (77),
		.PKT_DEST_ID_H             (80),
		.PKT_DEST_ID_L             (79),
		.PKT_SYMBOL_W              (8),
		.ST_CHANNEL_W              (4),
		.ST_DATA_W                 (94),
		.AVS_BURSTCOUNT_W          (3),
		.SUPPRESS_0_BYTEEN_CMD     (0),
		.PREVENT_FIFO_OVERFLOW     (1),
		.USE_READRESPONSE          (0),
		.USE_WRITERESPONSE         (0),
		.ECC_ENABLE                (0)
	) sysid_control_slave_agent (
		.clk                     (pll_c2_clk),                                             //             clk.clk
		.reset                   (clock_crossing_io_m0_reset_reset_bridge_in_reset_reset), //       clk_reset.reset
		.m0_address              (sysid_control_slave_agent_m0_address),                   //              m0.address
		.m0_burstcount           (sysid_control_slave_agent_m0_burstcount),                //                .burstcount
		.m0_byteenable           (sysid_control_slave_agent_m0_byteenable),                //                .byteenable
		.m0_debugaccess          (sysid_control_slave_agent_m0_debugaccess),               //                .debugaccess
		.m0_lock                 (sysid_control_slave_agent_m0_lock),                      //                .lock
		.m0_readdata             (sysid_control_slave_agent_m0_readdata),                  //                .readdata
		.m0_readdatavalid        (sysid_control_slave_agent_m0_readdatavalid),             //                .readdatavalid
		.m0_read                 (sysid_control_slave_agent_m0_read),                      //                .read
		.m0_waitrequest          (sysid_control_slave_agent_m0_waitrequest),               //                .waitrequest
		.m0_writedata            (sysid_control_slave_agent_m0_writedata),                 //                .writedata
		.m0_write                (sysid_control_slave_agent_m0_write),                     //                .write
		.rp_endofpacket          (sysid_control_slave_agent_rp_endofpacket),               //              rp.endofpacket
		.rp_ready                (sysid_control_slave_agent_rp_ready),                     //                .ready
		.rp_valid                (sysid_control_slave_agent_rp_valid),                     //                .valid
		.rp_data                 (sysid_control_slave_agent_rp_data),                      //                .data
		.rp_startofpacket        (sysid_control_slave_agent_rp_startofpacket),             //                .startofpacket
		.cp_ready                (cmd_mux_src_ready),                                      //              cp.ready
		.cp_valid                (cmd_mux_src_valid),                                      //                .valid
		.cp_data                 (cmd_mux_src_data),                                       //                .data
		.cp_startofpacket        (cmd_mux_src_startofpacket),                              //                .startofpacket
		.cp_endofpacket          (cmd_mux_src_endofpacket),                                //                .endofpacket
		.cp_channel              (cmd_mux_src_channel),                                    //                .channel
		.rf_sink_ready           (sysid_control_slave_agent_rsp_fifo_out_ready),           //         rf_sink.ready
		.rf_sink_valid           (sysid_control_slave_agent_rsp_fifo_out_valid),           //                .valid
		.rf_sink_startofpacket   (sysid_control_slave_agent_rsp_fifo_out_startofpacket),   //                .startofpacket
		.rf_sink_endofpacket     (sysid_control_slave_agent_rsp_fifo_out_endofpacket),     //                .endofpacket
		.rf_sink_data            (sysid_control_slave_agent_rsp_fifo_out_data),            //                .data
		.rf_source_ready         (sysid_control_slave_agent_rf_source_ready),              //       rf_source.ready
		.rf_source_valid         (sysid_control_slave_agent_rf_source_valid),              //                .valid
		.rf_source_startofpacket (sysid_control_slave_agent_rf_source_startofpacket),      //                .startofpacket
		.rf_source_endofpacket   (sysid_control_slave_agent_rf_source_endofpacket),        //                .endofpacket
		.rf_source_data          (sysid_control_slave_agent_rf_source_data),               //                .data
		.rdata_fifo_sink_ready   (avalon_st_adapter_out_0_ready),                          // rdata_fifo_sink.ready
		.rdata_fifo_sink_valid   (avalon_st_adapter_out_0_valid),                          //                .valid
		.rdata_fifo_sink_data    (avalon_st_adapter_out_0_data),                           //                .data
		.rdata_fifo_sink_error   (avalon_st_adapter_out_0_error),                          //                .error
		.rdata_fifo_src_ready    (sysid_control_slave_agent_rdata_fifo_src_ready),         //  rdata_fifo_src.ready
		.rdata_fifo_src_valid    (sysid_control_slave_agent_rdata_fifo_src_valid),         //                .valid
		.rdata_fifo_src_data     (sysid_control_slave_agent_rdata_fifo_src_data),          //                .data
		.m0_response             (2'b00),                                                  //     (terminated)
		.m0_writeresponsevalid   (1'b0)                                                    //     (terminated)
	);

	altera_avalon_sc_fifo #(
		.SYMBOLS_PER_BEAT    (1),
		.BITS_PER_SYMBOL     (95),
		.FIFO_DEPTH          (2),
		.CHANNEL_WIDTH       (0),
		.ERROR_WIDTH         (0),
		.USE_PACKETS         (1),
		.USE_FILL_LEVEL      (0),
		.EMPTY_LATENCY       (1),
		.USE_MEMORY_BLOCKS   (0),
		.USE_STORE_FORWARD   (0),
		.USE_ALMOST_FULL_IF  (0),
		.USE_ALMOST_EMPTY_IF (0)
	) sysid_control_slave_agent_rsp_fifo (
		.clk               (pll_c2_clk),                                             //       clk.clk
		.reset             (clock_crossing_io_m0_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.in_data           (sysid_control_slave_agent_rf_source_data),               //        in.data
		.in_valid          (sysid_control_slave_agent_rf_source_valid),              //          .valid
		.in_ready          (sysid_control_slave_agent_rf_source_ready),              //          .ready
		.in_startofpacket  (sysid_control_slave_agent_rf_source_startofpacket),      //          .startofpacket
		.in_endofpacket    (sysid_control_slave_agent_rf_source_endofpacket),        //          .endofpacket
		.out_data          (sysid_control_slave_agent_rsp_fifo_out_data),            //       out.data
		.out_valid         (sysid_control_slave_agent_rsp_fifo_out_valid),           //          .valid
		.out_ready         (sysid_control_slave_agent_rsp_fifo_out_ready),           //          .ready
		.out_startofpacket (sysid_control_slave_agent_rsp_fifo_out_startofpacket),   //          .startofpacket
		.out_endofpacket   (sysid_control_slave_agent_rsp_fifo_out_endofpacket),     //          .endofpacket
		.csr_address       (2'b00),                                                  // (terminated)
		.csr_read          (1'b0),                                                   // (terminated)
		.csr_write         (1'b0),                                                   // (terminated)
		.csr_readdata      (),                                                       // (terminated)
		.csr_writedata     (32'b00000000000000000000000000000000),                   // (terminated)
		.almost_full_data  (),                                                       // (terminated)
		.almost_empty_data (),                                                       // (terminated)
		.in_empty          (1'b0),                                                   // (terminated)
		.out_empty         (),                                                       // (terminated)
		.in_error          (1'b0),                                                   // (terminated)
		.out_error         (),                                                       // (terminated)
		.in_channel        (1'b0),                                                   // (terminated)
		.out_channel       ()                                                        // (terminated)
	);

	altera_merlin_slave_agent #(
		.PKT_ORI_BURST_SIZE_H      (93),
		.PKT_ORI_BURST_SIZE_L      (91),
		.PKT_RESPONSE_STATUS_H     (90),
		.PKT_RESPONSE_STATUS_L     (89),
		.PKT_BURST_SIZE_H          (70),
		.PKT_BURST_SIZE_L          (68),
		.PKT_TRANS_LOCK            (62),
		.PKT_BEGIN_BURST           (75),
		.PKT_PROTECTION_H          (84),
		.PKT_PROTECTION_L          (82),
		.PKT_BURSTWRAP_H           (67),
		.PKT_BURSTWRAP_L           (67),
		.PKT_BYTE_CNT_H            (66),
		.PKT_BYTE_CNT_L            (64),
		.PKT_ADDR_H                (57),
		.PKT_ADDR_L                (36),
		.PKT_TRANS_COMPRESSED_READ (58),
		.PKT_TRANS_POSTED          (59),
		.PKT_TRANS_WRITE           (60),
		.PKT_TRANS_READ            (61),
		.PKT_DATA_H                (31),
		.PKT_DATA_L                (0),
		.PKT_BYTEEN_H              (35),
		.PKT_BYTEEN_L              (32),
		.PKT_SRC_ID_H              (78),
		.PKT_SRC_ID_L              (77),
		.PKT_DEST_ID_H             (80),
		.PKT_DEST_ID_L             (79),
		.PKT_SYMBOL_W              (8),
		.ST_CHANNEL_W              (4),
		.ST_DATA_W                 (94),
		.AVS_BURSTCOUNT_W          (3),
		.SUPPRESS_0_BYTEEN_CMD     (0),
		.PREVENT_FIFO_OVERFLOW     (1),
		.USE_READRESPONSE          (0),
		.USE_WRITERESPONSE         (0),
		.ECC_ENABLE                (0)
	) lcd_control_slave_agent (
		.clk                     (pll_c2_clk),                                             //             clk.clk
		.reset                   (clock_crossing_io_m0_reset_reset_bridge_in_reset_reset), //       clk_reset.reset
		.m0_address              (lcd_control_slave_agent_m0_address),                     //              m0.address
		.m0_burstcount           (lcd_control_slave_agent_m0_burstcount),                  //                .burstcount
		.m0_byteenable           (lcd_control_slave_agent_m0_byteenable),                  //                .byteenable
		.m0_debugaccess          (lcd_control_slave_agent_m0_debugaccess),                 //                .debugaccess
		.m0_lock                 (lcd_control_slave_agent_m0_lock),                        //                .lock
		.m0_readdata             (lcd_control_slave_agent_m0_readdata),                    //                .readdata
		.m0_readdatavalid        (lcd_control_slave_agent_m0_readdatavalid),               //                .readdatavalid
		.m0_read                 (lcd_control_slave_agent_m0_read),                        //                .read
		.m0_waitrequest          (lcd_control_slave_agent_m0_waitrequest),                 //                .waitrequest
		.m0_writedata            (lcd_control_slave_agent_m0_writedata),                   //                .writedata
		.m0_write                (lcd_control_slave_agent_m0_write),                       //                .write
		.rp_endofpacket          (lcd_control_slave_agent_rp_endofpacket),                 //              rp.endofpacket
		.rp_ready                (lcd_control_slave_agent_rp_ready),                       //                .ready
		.rp_valid                (lcd_control_slave_agent_rp_valid),                       //                .valid
		.rp_data                 (lcd_control_slave_agent_rp_data),                        //                .data
		.rp_startofpacket        (lcd_control_slave_agent_rp_startofpacket),               //                .startofpacket
		.cp_ready                (cmd_mux_001_src_ready),                                  //              cp.ready
		.cp_valid                (cmd_mux_001_src_valid),                                  //                .valid
		.cp_data                 (cmd_mux_001_src_data),                                   //                .data
		.cp_startofpacket        (cmd_mux_001_src_startofpacket),                          //                .startofpacket
		.cp_endofpacket          (cmd_mux_001_src_endofpacket),                            //                .endofpacket
		.cp_channel              (cmd_mux_001_src_channel),                                //                .channel
		.rf_sink_ready           (lcd_control_slave_agent_rsp_fifo_out_ready),             //         rf_sink.ready
		.rf_sink_valid           (lcd_control_slave_agent_rsp_fifo_out_valid),             //                .valid
		.rf_sink_startofpacket   (lcd_control_slave_agent_rsp_fifo_out_startofpacket),     //                .startofpacket
		.rf_sink_endofpacket     (lcd_control_slave_agent_rsp_fifo_out_endofpacket),       //                .endofpacket
		.rf_sink_data            (lcd_control_slave_agent_rsp_fifo_out_data),              //                .data
		.rf_source_ready         (lcd_control_slave_agent_rf_source_ready),                //       rf_source.ready
		.rf_source_valid         (lcd_control_slave_agent_rf_source_valid),                //                .valid
		.rf_source_startofpacket (lcd_control_slave_agent_rf_source_startofpacket),        //                .startofpacket
		.rf_source_endofpacket   (lcd_control_slave_agent_rf_source_endofpacket),          //                .endofpacket
		.rf_source_data          (lcd_control_slave_agent_rf_source_data),                 //                .data
		.rdata_fifo_sink_ready   (avalon_st_adapter_001_out_0_ready),                      // rdata_fifo_sink.ready
		.rdata_fifo_sink_valid   (avalon_st_adapter_001_out_0_valid),                      //                .valid
		.rdata_fifo_sink_data    (avalon_st_adapter_001_out_0_data),                       //                .data
		.rdata_fifo_sink_error   (avalon_st_adapter_001_out_0_error),                      //                .error
		.rdata_fifo_src_ready    (lcd_control_slave_agent_rdata_fifo_src_ready),           //  rdata_fifo_src.ready
		.rdata_fifo_src_valid    (lcd_control_slave_agent_rdata_fifo_src_valid),           //                .valid
		.rdata_fifo_src_data     (lcd_control_slave_agent_rdata_fifo_src_data),            //                .data
		.m0_response             (2'b00),                                                  //     (terminated)
		.m0_writeresponsevalid   (1'b0)                                                    //     (terminated)
	);

	altera_avalon_sc_fifo #(
		.SYMBOLS_PER_BEAT    (1),
		.BITS_PER_SYMBOL     (95),
		.FIFO_DEPTH          (2),
		.CHANNEL_WIDTH       (0),
		.ERROR_WIDTH         (0),
		.USE_PACKETS         (1),
		.USE_FILL_LEVEL      (0),
		.EMPTY_LATENCY       (1),
		.USE_MEMORY_BLOCKS   (0),
		.USE_STORE_FORWARD   (0),
		.USE_ALMOST_FULL_IF  (0),
		.USE_ALMOST_EMPTY_IF (0)
	) lcd_control_slave_agent_rsp_fifo (
		.clk               (pll_c2_clk),                                             //       clk.clk
		.reset             (clock_crossing_io_m0_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.in_data           (lcd_control_slave_agent_rf_source_data),                 //        in.data
		.in_valid          (lcd_control_slave_agent_rf_source_valid),                //          .valid
		.in_ready          (lcd_control_slave_agent_rf_source_ready),                //          .ready
		.in_startofpacket  (lcd_control_slave_agent_rf_source_startofpacket),        //          .startofpacket
		.in_endofpacket    (lcd_control_slave_agent_rf_source_endofpacket),          //          .endofpacket
		.out_data          (lcd_control_slave_agent_rsp_fifo_out_data),              //       out.data
		.out_valid         (lcd_control_slave_agent_rsp_fifo_out_valid),             //          .valid
		.out_ready         (lcd_control_slave_agent_rsp_fifo_out_ready),             //          .ready
		.out_startofpacket (lcd_control_slave_agent_rsp_fifo_out_startofpacket),     //          .startofpacket
		.out_endofpacket   (lcd_control_slave_agent_rsp_fifo_out_endofpacket),       //          .endofpacket
		.csr_address       (2'b00),                                                  // (terminated)
		.csr_read          (1'b0),                                                   // (terminated)
		.csr_write         (1'b0),                                                   // (terminated)
		.csr_readdata      (),                                                       // (terminated)
		.csr_writedata     (32'b00000000000000000000000000000000),                   // (terminated)
		.almost_full_data  (),                                                       // (terminated)
		.almost_empty_data (),                                                       // (terminated)
		.in_empty          (1'b0),                                                   // (terminated)
		.out_empty         (),                                                       // (terminated)
		.in_error          (1'b0),                                                   // (terminated)
		.out_error         (),                                                       // (terminated)
		.in_channel        (1'b0),                                                   // (terminated)
		.out_channel       ()                                                        // (terminated)
	);

	altera_merlin_slave_agent #(
		.PKT_ORI_BURST_SIZE_H      (93),
		.PKT_ORI_BURST_SIZE_L      (91),
		.PKT_RESPONSE_STATUS_H     (90),
		.PKT_RESPONSE_STATUS_L     (89),
		.PKT_BURST_SIZE_H          (70),
		.PKT_BURST_SIZE_L          (68),
		.PKT_TRANS_LOCK            (62),
		.PKT_BEGIN_BURST           (75),
		.PKT_PROTECTION_H          (84),
		.PKT_PROTECTION_L          (82),
		.PKT_BURSTWRAP_H           (67),
		.PKT_BURSTWRAP_L           (67),
		.PKT_BYTE_CNT_H            (66),
		.PKT_BYTE_CNT_L            (64),
		.PKT_ADDR_H                (57),
		.PKT_ADDR_L                (36),
		.PKT_TRANS_COMPRESSED_READ (58),
		.PKT_TRANS_POSTED          (59),
		.PKT_TRANS_WRITE           (60),
		.PKT_TRANS_READ            (61),
		.PKT_DATA_H                (31),
		.PKT_DATA_L                (0),
		.PKT_BYTEEN_H              (35),
		.PKT_BYTEEN_L              (32),
		.PKT_SRC_ID_H              (78),
		.PKT_SRC_ID_L              (77),
		.PKT_DEST_ID_H             (80),
		.PKT_DEST_ID_L             (79),
		.PKT_SYMBOL_W              (8),
		.ST_CHANNEL_W              (4),
		.ST_DATA_W                 (94),
		.AVS_BURSTCOUNT_W          (3),
		.SUPPRESS_0_BYTEEN_CMD     (0),
		.PREVENT_FIFO_OVERFLOW     (1),
		.USE_READRESPONSE          (0),
		.USE_WRITERESPONSE         (0),
		.ECC_ENABLE                (0)
	) vpg_s1_agent (
		.clk                     (pll_c0_clk),                                     //             clk.clk
		.reset                   (vpg_s1_clock_reset_reset_bridge_in_reset_reset), //       clk_reset.reset
		.m0_address              (vpg_s1_agent_m0_address),                        //              m0.address
		.m0_burstcount           (vpg_s1_agent_m0_burstcount),                     //                .burstcount
		.m0_byteenable           (vpg_s1_agent_m0_byteenable),                     //                .byteenable
		.m0_debugaccess          (vpg_s1_agent_m0_debugaccess),                    //                .debugaccess
		.m0_lock                 (vpg_s1_agent_m0_lock),                           //                .lock
		.m0_readdata             (vpg_s1_agent_m0_readdata),                       //                .readdata
		.m0_readdatavalid        (vpg_s1_agent_m0_readdatavalid),                  //                .readdatavalid
		.m0_read                 (vpg_s1_agent_m0_read),                           //                .read
		.m0_waitrequest          (vpg_s1_agent_m0_waitrequest),                    //                .waitrequest
		.m0_writedata            (vpg_s1_agent_m0_writedata),                      //                .writedata
		.m0_write                (vpg_s1_agent_m0_write),                          //                .write
		.rp_endofpacket          (vpg_s1_agent_rp_endofpacket),                    //              rp.endofpacket
		.rp_ready                (vpg_s1_agent_rp_ready),                          //                .ready
		.rp_valid                (vpg_s1_agent_rp_valid),                          //                .valid
		.rp_data                 (vpg_s1_agent_rp_data),                           //                .data
		.rp_startofpacket        (vpg_s1_agent_rp_startofpacket),                  //                .startofpacket
		.cp_ready                (cmd_mux_002_src_ready),                          //              cp.ready
		.cp_valid                (cmd_mux_002_src_valid),                          //                .valid
		.cp_data                 (cmd_mux_002_src_data),                           //                .data
		.cp_startofpacket        (cmd_mux_002_src_startofpacket),                  //                .startofpacket
		.cp_endofpacket          (cmd_mux_002_src_endofpacket),                    //                .endofpacket
		.cp_channel              (cmd_mux_002_src_channel),                        //                .channel
		.rf_sink_ready           (vpg_s1_agent_rsp_fifo_out_ready),                //         rf_sink.ready
		.rf_sink_valid           (vpg_s1_agent_rsp_fifo_out_valid),                //                .valid
		.rf_sink_startofpacket   (vpg_s1_agent_rsp_fifo_out_startofpacket),        //                .startofpacket
		.rf_sink_endofpacket     (vpg_s1_agent_rsp_fifo_out_endofpacket),          //                .endofpacket
		.rf_sink_data            (vpg_s1_agent_rsp_fifo_out_data),                 //                .data
		.rf_source_ready         (vpg_s1_agent_rf_source_ready),                   //       rf_source.ready
		.rf_source_valid         (vpg_s1_agent_rf_source_valid),                   //                .valid
		.rf_source_startofpacket (vpg_s1_agent_rf_source_startofpacket),           //                .startofpacket
		.rf_source_endofpacket   (vpg_s1_agent_rf_source_endofpacket),             //                .endofpacket
		.rf_source_data          (vpg_s1_agent_rf_source_data),                    //                .data
		.rdata_fifo_sink_ready   (avalon_st_adapter_002_out_0_ready),              // rdata_fifo_sink.ready
		.rdata_fifo_sink_valid   (avalon_st_adapter_002_out_0_valid),              //                .valid
		.rdata_fifo_sink_data    (avalon_st_adapter_002_out_0_data),               //                .data
		.rdata_fifo_sink_error   (avalon_st_adapter_002_out_0_error),              //                .error
		.rdata_fifo_src_ready    (vpg_s1_agent_rdata_fifo_src_ready),              //  rdata_fifo_src.ready
		.rdata_fifo_src_valid    (vpg_s1_agent_rdata_fifo_src_valid),              //                .valid
		.rdata_fifo_src_data     (vpg_s1_agent_rdata_fifo_src_data),               //                .data
		.m0_response             (2'b00),                                          //     (terminated)
		.m0_writeresponsevalid   (1'b0)                                            //     (terminated)
	);

	altera_avalon_sc_fifo #(
		.SYMBOLS_PER_BEAT    (1),
		.BITS_PER_SYMBOL     (95),
		.FIFO_DEPTH          (2),
		.CHANNEL_WIDTH       (0),
		.ERROR_WIDTH         (0),
		.USE_PACKETS         (1),
		.USE_FILL_LEVEL      (0),
		.EMPTY_LATENCY       (1),
		.USE_MEMORY_BLOCKS   (0),
		.USE_STORE_FORWARD   (0),
		.USE_ALMOST_FULL_IF  (0),
		.USE_ALMOST_EMPTY_IF (0)
	) vpg_s1_agent_rsp_fifo (
		.clk               (pll_c0_clk),                                     //       clk.clk
		.reset             (vpg_s1_clock_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.in_data           (vpg_s1_agent_rf_source_data),                    //        in.data
		.in_valid          (vpg_s1_agent_rf_source_valid),                   //          .valid
		.in_ready          (vpg_s1_agent_rf_source_ready),                   //          .ready
		.in_startofpacket  (vpg_s1_agent_rf_source_startofpacket),           //          .startofpacket
		.in_endofpacket    (vpg_s1_agent_rf_source_endofpacket),             //          .endofpacket
		.out_data          (vpg_s1_agent_rsp_fifo_out_data),                 //       out.data
		.out_valid         (vpg_s1_agent_rsp_fifo_out_valid),                //          .valid
		.out_ready         (vpg_s1_agent_rsp_fifo_out_ready),                //          .ready
		.out_startofpacket (vpg_s1_agent_rsp_fifo_out_startofpacket),        //          .startofpacket
		.out_endofpacket   (vpg_s1_agent_rsp_fifo_out_endofpacket),          //          .endofpacket
		.csr_address       (2'b00),                                          // (terminated)
		.csr_read          (1'b0),                                           // (terminated)
		.csr_write         (1'b0),                                           // (terminated)
		.csr_readdata      (),                                               // (terminated)
		.csr_writedata     (32'b00000000000000000000000000000000),           // (terminated)
		.almost_full_data  (),                                               // (terminated)
		.almost_empty_data (),                                               // (terminated)
		.in_empty          (1'b0),                                           // (terminated)
		.out_empty         (),                                               // (terminated)
		.in_error          (1'b0),                                           // (terminated)
		.out_error         (),                                               // (terminated)
		.in_channel        (1'b0),                                           // (terminated)
		.out_channel       ()                                                // (terminated)
	);

	altera_avalon_sc_fifo #(
		.SYMBOLS_PER_BEAT    (1),
		.BITS_PER_SYMBOL     (34),
		.FIFO_DEPTH          (2),
		.CHANNEL_WIDTH       (0),
		.ERROR_WIDTH         (0),
		.USE_PACKETS         (0),
		.USE_FILL_LEVEL      (0),
		.EMPTY_LATENCY       (0),
		.USE_MEMORY_BLOCKS   (0),
		.USE_STORE_FORWARD   (0),
		.USE_ALMOST_FULL_IF  (0),
		.USE_ALMOST_EMPTY_IF (0)
	) vpg_s1_agent_rdata_fifo (
		.clk               (pll_c0_clk),                                     //       clk.clk
		.reset             (vpg_s1_clock_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.in_data           (vpg_s1_agent_rdata_fifo_src_data),               //        in.data
		.in_valid          (vpg_s1_agent_rdata_fifo_src_valid),              //          .valid
		.in_ready          (vpg_s1_agent_rdata_fifo_src_ready),              //          .ready
		.out_data          (vpg_s1_agent_rdata_fifo_out_data),               //       out.data
		.out_valid         (vpg_s1_agent_rdata_fifo_out_valid),              //          .valid
		.out_ready         (vpg_s1_agent_rdata_fifo_out_ready),              //          .ready
		.csr_address       (2'b00),                                          // (terminated)
		.csr_read          (1'b0),                                           // (terminated)
		.csr_write         (1'b0),                                           // (terminated)
		.csr_readdata      (),                                               // (terminated)
		.csr_writedata     (32'b00000000000000000000000000000000),           // (terminated)
		.almost_full_data  (),                                               // (terminated)
		.almost_empty_data (),                                               // (terminated)
		.in_startofpacket  (1'b0),                                           // (terminated)
		.in_endofpacket    (1'b0),                                           // (terminated)
		.out_startofpacket (),                                               // (terminated)
		.out_endofpacket   (),                                               // (terminated)
		.in_empty          (1'b0),                                           // (terminated)
		.out_empty         (),                                               // (terminated)
		.in_error          (1'b0),                                           // (terminated)
		.out_error         (),                                               // (terminated)
		.in_channel        (1'b0),                                           // (terminated)
		.out_channel       ()                                                // (terminated)
	);

	altera_merlin_slave_agent #(
		.PKT_ORI_BURST_SIZE_H      (93),
		.PKT_ORI_BURST_SIZE_L      (91),
		.PKT_RESPONSE_STATUS_H     (90),
		.PKT_RESPONSE_STATUS_L     (89),
		.PKT_BURST_SIZE_H          (70),
		.PKT_BURST_SIZE_L          (68),
		.PKT_TRANS_LOCK            (62),
		.PKT_BEGIN_BURST           (75),
		.PKT_PROTECTION_H          (84),
		.PKT_PROTECTION_L          (82),
		.PKT_BURSTWRAP_H           (67),
		.PKT_BURSTWRAP_L           (67),
		.PKT_BYTE_CNT_H            (66),
		.PKT_BYTE_CNT_L            (64),
		.PKT_ADDR_H                (57),
		.PKT_ADDR_L                (36),
		.PKT_TRANS_COMPRESSED_READ (58),
		.PKT_TRANS_POSTED          (59),
		.PKT_TRANS_WRITE           (60),
		.PKT_TRANS_READ            (61),
		.PKT_DATA_H                (31),
		.PKT_DATA_L                (0),
		.PKT_BYTEEN_H              (35),
		.PKT_BYTEEN_L              (32),
		.PKT_SRC_ID_H              (78),
		.PKT_SRC_ID_L              (77),
		.PKT_DEST_ID_H             (80),
		.PKT_DEST_ID_L             (79),
		.PKT_SYMBOL_W              (8),
		.ST_CHANNEL_W              (4),
		.ST_DATA_W                 (94),
		.AVS_BURSTCOUNT_W          (3),
		.SUPPRESS_0_BYTEEN_CMD     (0),
		.PREVENT_FIFO_OVERFLOW     (1),
		.USE_READRESPONSE          (0),
		.USE_WRITERESPONSE         (0),
		.ECC_ENABLE                (0)
	) coproc_top_0_s1_agent (
		.clk                     (pll_c0_clk),                                       //             clk.clk
		.reset                   (Coproc_Top_0_reset_reset_bridge_in_reset_reset),   //       clk_reset.reset
		.m0_address              (coproc_top_0_s1_agent_m0_address),                 //              m0.address
		.m0_burstcount           (coproc_top_0_s1_agent_m0_burstcount),              //                .burstcount
		.m0_byteenable           (coproc_top_0_s1_agent_m0_byteenable),              //                .byteenable
		.m0_debugaccess          (coproc_top_0_s1_agent_m0_debugaccess),             //                .debugaccess
		.m0_lock                 (coproc_top_0_s1_agent_m0_lock),                    //                .lock
		.m0_readdata             (coproc_top_0_s1_agent_m0_readdata),                //                .readdata
		.m0_readdatavalid        (coproc_top_0_s1_agent_m0_readdatavalid),           //                .readdatavalid
		.m0_read                 (coproc_top_0_s1_agent_m0_read),                    //                .read
		.m0_waitrequest          (coproc_top_0_s1_agent_m0_waitrequest),             //                .waitrequest
		.m0_writedata            (coproc_top_0_s1_agent_m0_writedata),               //                .writedata
		.m0_write                (coproc_top_0_s1_agent_m0_write),                   //                .write
		.rp_endofpacket          (coproc_top_0_s1_agent_rp_endofpacket),             //              rp.endofpacket
		.rp_ready                (coproc_top_0_s1_agent_rp_ready),                   //                .ready
		.rp_valid                (coproc_top_0_s1_agent_rp_valid),                   //                .valid
		.rp_data                 (coproc_top_0_s1_agent_rp_data),                    //                .data
		.rp_startofpacket        (coproc_top_0_s1_agent_rp_startofpacket),           //                .startofpacket
		.cp_ready                (cmd_mux_003_src_ready),                            //              cp.ready
		.cp_valid                (cmd_mux_003_src_valid),                            //                .valid
		.cp_data                 (cmd_mux_003_src_data),                             //                .data
		.cp_startofpacket        (cmd_mux_003_src_startofpacket),                    //                .startofpacket
		.cp_endofpacket          (cmd_mux_003_src_endofpacket),                      //                .endofpacket
		.cp_channel              (cmd_mux_003_src_channel),                          //                .channel
		.rf_sink_ready           (coproc_top_0_s1_agent_rsp_fifo_out_ready),         //         rf_sink.ready
		.rf_sink_valid           (coproc_top_0_s1_agent_rsp_fifo_out_valid),         //                .valid
		.rf_sink_startofpacket   (coproc_top_0_s1_agent_rsp_fifo_out_startofpacket), //                .startofpacket
		.rf_sink_endofpacket     (coproc_top_0_s1_agent_rsp_fifo_out_endofpacket),   //                .endofpacket
		.rf_sink_data            (coproc_top_0_s1_agent_rsp_fifo_out_data),          //                .data
		.rf_source_ready         (coproc_top_0_s1_agent_rf_source_ready),            //       rf_source.ready
		.rf_source_valid         (coproc_top_0_s1_agent_rf_source_valid),            //                .valid
		.rf_source_startofpacket (coproc_top_0_s1_agent_rf_source_startofpacket),    //                .startofpacket
		.rf_source_endofpacket   (coproc_top_0_s1_agent_rf_source_endofpacket),      //                .endofpacket
		.rf_source_data          (coproc_top_0_s1_agent_rf_source_data),             //                .data
		.rdata_fifo_sink_ready   (avalon_st_adapter_003_out_0_ready),                // rdata_fifo_sink.ready
		.rdata_fifo_sink_valid   (avalon_st_adapter_003_out_0_valid),                //                .valid
		.rdata_fifo_sink_data    (avalon_st_adapter_003_out_0_data),                 //                .data
		.rdata_fifo_sink_error   (avalon_st_adapter_003_out_0_error),                //                .error
		.rdata_fifo_src_ready    (coproc_top_0_s1_agent_rdata_fifo_src_ready),       //  rdata_fifo_src.ready
		.rdata_fifo_src_valid    (coproc_top_0_s1_agent_rdata_fifo_src_valid),       //                .valid
		.rdata_fifo_src_data     (coproc_top_0_s1_agent_rdata_fifo_src_data),        //                .data
		.m0_response             (2'b00),                                            //     (terminated)
		.m0_writeresponsevalid   (1'b0)                                              //     (terminated)
	);

	altera_avalon_sc_fifo #(
		.SYMBOLS_PER_BEAT    (1),
		.BITS_PER_SYMBOL     (95),
		.FIFO_DEPTH          (2),
		.CHANNEL_WIDTH       (0),
		.ERROR_WIDTH         (0),
		.USE_PACKETS         (1),
		.USE_FILL_LEVEL      (0),
		.EMPTY_LATENCY       (1),
		.USE_MEMORY_BLOCKS   (0),
		.USE_STORE_FORWARD   (0),
		.USE_ALMOST_FULL_IF  (0),
		.USE_ALMOST_EMPTY_IF (0)
	) coproc_top_0_s1_agent_rsp_fifo (
		.clk               (pll_c0_clk),                                       //       clk.clk
		.reset             (Coproc_Top_0_reset_reset_bridge_in_reset_reset),   // clk_reset.reset
		.in_data           (coproc_top_0_s1_agent_rf_source_data),             //        in.data
		.in_valid          (coproc_top_0_s1_agent_rf_source_valid),            //          .valid
		.in_ready          (coproc_top_0_s1_agent_rf_source_ready),            //          .ready
		.in_startofpacket  (coproc_top_0_s1_agent_rf_source_startofpacket),    //          .startofpacket
		.in_endofpacket    (coproc_top_0_s1_agent_rf_source_endofpacket),      //          .endofpacket
		.out_data          (coproc_top_0_s1_agent_rsp_fifo_out_data),          //       out.data
		.out_valid         (coproc_top_0_s1_agent_rsp_fifo_out_valid),         //          .valid
		.out_ready         (coproc_top_0_s1_agent_rsp_fifo_out_ready),         //          .ready
		.out_startofpacket (coproc_top_0_s1_agent_rsp_fifo_out_startofpacket), //          .startofpacket
		.out_endofpacket   (coproc_top_0_s1_agent_rsp_fifo_out_endofpacket),   //          .endofpacket
		.csr_address       (2'b00),                                            // (terminated)
		.csr_read          (1'b0),                                             // (terminated)
		.csr_write         (1'b0),                                             // (terminated)
		.csr_readdata      (),                                                 // (terminated)
		.csr_writedata     (32'b00000000000000000000000000000000),             // (terminated)
		.almost_full_data  (),                                                 // (terminated)
		.almost_empty_data (),                                                 // (terminated)
		.in_empty          (1'b0),                                             // (terminated)
		.out_empty         (),                                                 // (terminated)
		.in_error          (1'b0),                                             // (terminated)
		.out_error         (),                                                 // (terminated)
		.in_channel        (1'b0),                                             // (terminated)
		.out_channel       ()                                                  // (terminated)
	);

	altera_avalon_sc_fifo #(
		.SYMBOLS_PER_BEAT    (1),
		.BITS_PER_SYMBOL     (34),
		.FIFO_DEPTH          (2),
		.CHANNEL_WIDTH       (0),
		.ERROR_WIDTH         (0),
		.USE_PACKETS         (0),
		.USE_FILL_LEVEL      (0),
		.EMPTY_LATENCY       (0),
		.USE_MEMORY_BLOCKS   (0),
		.USE_STORE_FORWARD   (0),
		.USE_ALMOST_FULL_IF  (0),
		.USE_ALMOST_EMPTY_IF (0)
	) coproc_top_0_s1_agent_rdata_fifo (
		.clk               (pll_c0_clk),                                     //       clk.clk
		.reset             (Coproc_Top_0_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.in_data           (coproc_top_0_s1_agent_rdata_fifo_src_data),      //        in.data
		.in_valid          (coproc_top_0_s1_agent_rdata_fifo_src_valid),     //          .valid
		.in_ready          (coproc_top_0_s1_agent_rdata_fifo_src_ready),     //          .ready
		.out_data          (coproc_top_0_s1_agent_rdata_fifo_out_data),      //       out.data
		.out_valid         (coproc_top_0_s1_agent_rdata_fifo_out_valid),     //          .valid
		.out_ready         (coproc_top_0_s1_agent_rdata_fifo_out_ready),     //          .ready
		.csr_address       (2'b00),                                          // (terminated)
		.csr_read          (1'b0),                                           // (terminated)
		.csr_write         (1'b0),                                           // (terminated)
		.csr_readdata      (),                                               // (terminated)
		.csr_writedata     (32'b00000000000000000000000000000000),           // (terminated)
		.almost_full_data  (),                                               // (terminated)
		.almost_empty_data (),                                               // (terminated)
		.in_startofpacket  (1'b0),                                           // (terminated)
		.in_endofpacket    (1'b0),                                           // (terminated)
		.out_startofpacket (),                                               // (terminated)
		.out_endofpacket   (),                                               // (terminated)
		.in_empty          (1'b0),                                           // (terminated)
		.out_empty         (),                                               // (terminated)
		.in_error          (1'b0),                                           // (terminated)
		.out_error         (),                                               // (terminated)
		.in_channel        (1'b0),                                           // (terminated)
		.out_channel       ()                                                // (terminated)
	);

	DE2_115_SOPC_mm_interconnect_1_router router (
		.sink_ready         (clock_crossing_io_m0_agent_cp_ready),                    //      sink.ready
		.sink_valid         (clock_crossing_io_m0_agent_cp_valid),                    //          .valid
		.sink_data          (clock_crossing_io_m0_agent_cp_data),                     //          .data
		.sink_startofpacket (clock_crossing_io_m0_agent_cp_startofpacket),            //          .startofpacket
		.sink_endofpacket   (clock_crossing_io_m0_agent_cp_endofpacket),              //          .endofpacket
		.clk                (pll_c2_clk),                                             //       clk.clk
		.reset              (clock_crossing_io_m0_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.src_ready          (router_src_ready),                                       //       src.ready
		.src_valid          (router_src_valid),                                       //          .valid
		.src_data           (router_src_data),                                        //          .data
		.src_channel        (router_src_channel),                                     //          .channel
		.src_startofpacket  (router_src_startofpacket),                               //          .startofpacket
		.src_endofpacket    (router_src_endofpacket)                                  //          .endofpacket
	);

	DE2_115_SOPC_mm_interconnect_1_router_001 router_001 (
		.sink_ready         (sysid_control_slave_agent_rp_ready),                     //      sink.ready
		.sink_valid         (sysid_control_slave_agent_rp_valid),                     //          .valid
		.sink_data          (sysid_control_slave_agent_rp_data),                      //          .data
		.sink_startofpacket (sysid_control_slave_agent_rp_startofpacket),             //          .startofpacket
		.sink_endofpacket   (sysid_control_slave_agent_rp_endofpacket),               //          .endofpacket
		.clk                (pll_c2_clk),                                             //       clk.clk
		.reset              (clock_crossing_io_m0_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.src_ready          (router_001_src_ready),                                   //       src.ready
		.src_valid          (router_001_src_valid),                                   //          .valid
		.src_data           (router_001_src_data),                                    //          .data
		.src_channel        (router_001_src_channel),                                 //          .channel
		.src_startofpacket  (router_001_src_startofpacket),                           //          .startofpacket
		.src_endofpacket    (router_001_src_endofpacket)                              //          .endofpacket
	);

	DE2_115_SOPC_mm_interconnect_1_router_001 router_002 (
		.sink_ready         (lcd_control_slave_agent_rp_ready),                       //      sink.ready
		.sink_valid         (lcd_control_slave_agent_rp_valid),                       //          .valid
		.sink_data          (lcd_control_slave_agent_rp_data),                        //          .data
		.sink_startofpacket (lcd_control_slave_agent_rp_startofpacket),               //          .startofpacket
		.sink_endofpacket   (lcd_control_slave_agent_rp_endofpacket),                 //          .endofpacket
		.clk                (pll_c2_clk),                                             //       clk.clk
		.reset              (clock_crossing_io_m0_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.src_ready          (router_002_src_ready),                                   //       src.ready
		.src_valid          (router_002_src_valid),                                   //          .valid
		.src_data           (router_002_src_data),                                    //          .data
		.src_channel        (router_002_src_channel),                                 //          .channel
		.src_startofpacket  (router_002_src_startofpacket),                           //          .startofpacket
		.src_endofpacket    (router_002_src_endofpacket)                              //          .endofpacket
	);

	DE2_115_SOPC_mm_interconnect_1_router_001 router_003 (
		.sink_ready         (vpg_s1_agent_rp_ready),                          //      sink.ready
		.sink_valid         (vpg_s1_agent_rp_valid),                          //          .valid
		.sink_data          (vpg_s1_agent_rp_data),                           //          .data
		.sink_startofpacket (vpg_s1_agent_rp_startofpacket),                  //          .startofpacket
		.sink_endofpacket   (vpg_s1_agent_rp_endofpacket),                    //          .endofpacket
		.clk                (pll_c0_clk),                                     //       clk.clk
		.reset              (vpg_s1_clock_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.src_ready          (router_003_src_ready),                           //       src.ready
		.src_valid          (router_003_src_valid),                           //          .valid
		.src_data           (router_003_src_data),                            //          .data
		.src_channel        (router_003_src_channel),                         //          .channel
		.src_startofpacket  (router_003_src_startofpacket),                   //          .startofpacket
		.src_endofpacket    (router_003_src_endofpacket)                      //          .endofpacket
	);

	DE2_115_SOPC_mm_interconnect_1_router_001 router_004 (
		.sink_ready         (coproc_top_0_s1_agent_rp_ready),                 //      sink.ready
		.sink_valid         (coproc_top_0_s1_agent_rp_valid),                 //          .valid
		.sink_data          (coproc_top_0_s1_agent_rp_data),                  //          .data
		.sink_startofpacket (coproc_top_0_s1_agent_rp_startofpacket),         //          .startofpacket
		.sink_endofpacket   (coproc_top_0_s1_agent_rp_endofpacket),           //          .endofpacket
		.clk                (pll_c0_clk),                                     //       clk.clk
		.reset              (Coproc_Top_0_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.src_ready          (router_004_src_ready),                           //       src.ready
		.src_valid          (router_004_src_valid),                           //          .valid
		.src_data           (router_004_src_data),                            //          .data
		.src_channel        (router_004_src_channel),                         //          .channel
		.src_startofpacket  (router_004_src_startofpacket),                   //          .startofpacket
		.src_endofpacket    (router_004_src_endofpacket)                      //          .endofpacket
	);

	altera_merlin_traffic_limiter #(
		.PKT_DEST_ID_H             (80),
		.PKT_DEST_ID_L             (79),
		.PKT_SRC_ID_H              (78),
		.PKT_SRC_ID_L              (77),
		.PKT_BYTE_CNT_H            (66),
		.PKT_BYTE_CNT_L            (64),
		.PKT_BYTEEN_H              (35),
		.PKT_BYTEEN_L              (32),
		.PKT_TRANS_POSTED          (59),
		.PKT_TRANS_WRITE           (60),
		.MAX_OUTSTANDING_RESPONSES (5),
		.PIPELINED                 (0),
		.ST_DATA_W                 (94),
		.ST_CHANNEL_W              (4),
		.VALID_WIDTH               (4),
		.ENFORCE_ORDER             (1),
		.PREVENT_HAZARDS           (0),
		.SUPPORTS_POSTED_WRITES    (1),
		.SUPPORTS_NONPOSTED_WRITES (0),
		.REORDER                   (0)
	) clock_crossing_io_m0_limiter (
		.clk                    (pll_c2_clk),                                             //       clk.clk
		.reset                  (clock_crossing_io_m0_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.cmd_sink_ready         (router_src_ready),                                       //  cmd_sink.ready
		.cmd_sink_valid         (router_src_valid),                                       //          .valid
		.cmd_sink_data          (router_src_data),                                        //          .data
		.cmd_sink_channel       (router_src_channel),                                     //          .channel
		.cmd_sink_startofpacket (router_src_startofpacket),                               //          .startofpacket
		.cmd_sink_endofpacket   (router_src_endofpacket),                                 //          .endofpacket
		.cmd_src_ready          (clock_crossing_io_m0_limiter_cmd_src_ready),             //   cmd_src.ready
		.cmd_src_data           (clock_crossing_io_m0_limiter_cmd_src_data),              //          .data
		.cmd_src_channel        (clock_crossing_io_m0_limiter_cmd_src_channel),           //          .channel
		.cmd_src_startofpacket  (clock_crossing_io_m0_limiter_cmd_src_startofpacket),     //          .startofpacket
		.cmd_src_endofpacket    (clock_crossing_io_m0_limiter_cmd_src_endofpacket),       //          .endofpacket
		.rsp_sink_ready         (rsp_mux_src_ready),                                      //  rsp_sink.ready
		.rsp_sink_valid         (rsp_mux_src_valid),                                      //          .valid
		.rsp_sink_channel       (rsp_mux_src_channel),                                    //          .channel
		.rsp_sink_data          (rsp_mux_src_data),                                       //          .data
		.rsp_sink_startofpacket (rsp_mux_src_startofpacket),                              //          .startofpacket
		.rsp_sink_endofpacket   (rsp_mux_src_endofpacket),                                //          .endofpacket
		.rsp_src_ready          (clock_crossing_io_m0_limiter_rsp_src_ready),             //   rsp_src.ready
		.rsp_src_valid          (clock_crossing_io_m0_limiter_rsp_src_valid),             //          .valid
		.rsp_src_data           (clock_crossing_io_m0_limiter_rsp_src_data),              //          .data
		.rsp_src_channel        (clock_crossing_io_m0_limiter_rsp_src_channel),           //          .channel
		.rsp_src_startofpacket  (clock_crossing_io_m0_limiter_rsp_src_startofpacket),     //          .startofpacket
		.rsp_src_endofpacket    (clock_crossing_io_m0_limiter_rsp_src_endofpacket),       //          .endofpacket
		.cmd_src_valid          (clock_crossing_io_m0_limiter_cmd_valid_data)             // cmd_valid.data
	);

	DE2_115_SOPC_mm_interconnect_1_cmd_demux cmd_demux (
		.clk                (pll_c2_clk),                                             //        clk.clk
		.reset              (clock_crossing_io_m0_reset_reset_bridge_in_reset_reset), //  clk_reset.reset
		.sink_ready         (clock_crossing_io_m0_limiter_cmd_src_ready),             //       sink.ready
		.sink_channel       (clock_crossing_io_m0_limiter_cmd_src_channel),           //           .channel
		.sink_data          (clock_crossing_io_m0_limiter_cmd_src_data),              //           .data
		.sink_startofpacket (clock_crossing_io_m0_limiter_cmd_src_startofpacket),     //           .startofpacket
		.sink_endofpacket   (clock_crossing_io_m0_limiter_cmd_src_endofpacket),       //           .endofpacket
		.sink_valid         (clock_crossing_io_m0_limiter_cmd_valid_data),            // sink_valid.data
		.src0_ready         (cmd_demux_src0_ready),                                   //       src0.ready
		.src0_valid         (cmd_demux_src0_valid),                                   //           .valid
		.src0_data          (cmd_demux_src0_data),                                    //           .data
		.src0_channel       (cmd_demux_src0_channel),                                 //           .channel
		.src0_startofpacket (cmd_demux_src0_startofpacket),                           //           .startofpacket
		.src0_endofpacket   (cmd_demux_src0_endofpacket),                             //           .endofpacket
		.src1_ready         (cmd_demux_src1_ready),                                   //       src1.ready
		.src1_valid         (cmd_demux_src1_valid),                                   //           .valid
		.src1_data          (cmd_demux_src1_data),                                    //           .data
		.src1_channel       (cmd_demux_src1_channel),                                 //           .channel
		.src1_startofpacket (cmd_demux_src1_startofpacket),                           //           .startofpacket
		.src1_endofpacket   (cmd_demux_src1_endofpacket),                             //           .endofpacket
		.src2_ready         (cmd_demux_src2_ready),                                   //       src2.ready
		.src2_valid         (cmd_demux_src2_valid),                                   //           .valid
		.src2_data          (cmd_demux_src2_data),                                    //           .data
		.src2_channel       (cmd_demux_src2_channel),                                 //           .channel
		.src2_startofpacket (cmd_demux_src2_startofpacket),                           //           .startofpacket
		.src2_endofpacket   (cmd_demux_src2_endofpacket),                             //           .endofpacket
		.src3_ready         (cmd_demux_src3_ready),                                   //       src3.ready
		.src3_valid         (cmd_demux_src3_valid),                                   //           .valid
		.src3_data          (cmd_demux_src3_data),                                    //           .data
		.src3_channel       (cmd_demux_src3_channel),                                 //           .channel
		.src3_startofpacket (cmd_demux_src3_startofpacket),                           //           .startofpacket
		.src3_endofpacket   (cmd_demux_src3_endofpacket)                              //           .endofpacket
	);

	DE2_115_SOPC_mm_interconnect_1_cmd_mux cmd_mux (
		.clk                 (pll_c2_clk),                                             //       clk.clk
		.reset               (clock_crossing_io_m0_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.src_ready           (cmd_mux_src_ready),                                      //       src.ready
		.src_valid           (cmd_mux_src_valid),                                      //          .valid
		.src_data            (cmd_mux_src_data),                                       //          .data
		.src_channel         (cmd_mux_src_channel),                                    //          .channel
		.src_startofpacket   (cmd_mux_src_startofpacket),                              //          .startofpacket
		.src_endofpacket     (cmd_mux_src_endofpacket),                                //          .endofpacket
		.sink0_ready         (cmd_demux_src0_ready),                                   //     sink0.ready
		.sink0_valid         (cmd_demux_src0_valid),                                   //          .valid
		.sink0_channel       (cmd_demux_src0_channel),                                 //          .channel
		.sink0_data          (cmd_demux_src0_data),                                    //          .data
		.sink0_startofpacket (cmd_demux_src0_startofpacket),                           //          .startofpacket
		.sink0_endofpacket   (cmd_demux_src0_endofpacket)                              //          .endofpacket
	);

	DE2_115_SOPC_mm_interconnect_1_cmd_mux cmd_mux_001 (
		.clk                 (pll_c2_clk),                                             //       clk.clk
		.reset               (clock_crossing_io_m0_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.src_ready           (cmd_mux_001_src_ready),                                  //       src.ready
		.src_valid           (cmd_mux_001_src_valid),                                  //          .valid
		.src_data            (cmd_mux_001_src_data),                                   //          .data
		.src_channel         (cmd_mux_001_src_channel),                                //          .channel
		.src_startofpacket   (cmd_mux_001_src_startofpacket),                          //          .startofpacket
		.src_endofpacket     (cmd_mux_001_src_endofpacket),                            //          .endofpacket
		.sink0_ready         (cmd_demux_src1_ready),                                   //     sink0.ready
		.sink0_valid         (cmd_demux_src1_valid),                                   //          .valid
		.sink0_channel       (cmd_demux_src1_channel),                                 //          .channel
		.sink0_data          (cmd_demux_src1_data),                                    //          .data
		.sink0_startofpacket (cmd_demux_src1_startofpacket),                           //          .startofpacket
		.sink0_endofpacket   (cmd_demux_src1_endofpacket)                              //          .endofpacket
	);

	DE2_115_SOPC_mm_interconnect_1_cmd_mux cmd_mux_002 (
		.clk                 (pll_c0_clk),                                     //       clk.clk
		.reset               (vpg_s1_clock_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.src_ready           (cmd_mux_002_src_ready),                          //       src.ready
		.src_valid           (cmd_mux_002_src_valid),                          //          .valid
		.src_data            (cmd_mux_002_src_data),                           //          .data
		.src_channel         (cmd_mux_002_src_channel),                        //          .channel
		.src_startofpacket   (cmd_mux_002_src_startofpacket),                  //          .startofpacket
		.src_endofpacket     (cmd_mux_002_src_endofpacket),                    //          .endofpacket
		.sink0_ready         (crosser_out_ready),                              //     sink0.ready
		.sink0_valid         (crosser_out_valid),                              //          .valid
		.sink0_channel       (crosser_out_channel),                            //          .channel
		.sink0_data          (crosser_out_data),                               //          .data
		.sink0_startofpacket (crosser_out_startofpacket),                      //          .startofpacket
		.sink0_endofpacket   (crosser_out_endofpacket)                         //          .endofpacket
	);

	DE2_115_SOPC_mm_interconnect_1_cmd_mux cmd_mux_003 (
		.clk                 (pll_c0_clk),                                     //       clk.clk
		.reset               (Coproc_Top_0_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.src_ready           (cmd_mux_003_src_ready),                          //       src.ready
		.src_valid           (cmd_mux_003_src_valid),                          //          .valid
		.src_data            (cmd_mux_003_src_data),                           //          .data
		.src_channel         (cmd_mux_003_src_channel),                        //          .channel
		.src_startofpacket   (cmd_mux_003_src_startofpacket),                  //          .startofpacket
		.src_endofpacket     (cmd_mux_003_src_endofpacket),                    //          .endofpacket
		.sink0_ready         (crosser_001_out_ready),                          //     sink0.ready
		.sink0_valid         (crosser_001_out_valid),                          //          .valid
		.sink0_channel       (crosser_001_out_channel),                        //          .channel
		.sink0_data          (crosser_001_out_data),                           //          .data
		.sink0_startofpacket (crosser_001_out_startofpacket),                  //          .startofpacket
		.sink0_endofpacket   (crosser_001_out_endofpacket)                     //          .endofpacket
	);

	DE2_115_SOPC_mm_interconnect_1_rsp_demux rsp_demux (
		.clk                (pll_c2_clk),                                             //       clk.clk
		.reset              (clock_crossing_io_m0_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.sink_ready         (router_001_src_ready),                                   //      sink.ready
		.sink_channel       (router_001_src_channel),                                 //          .channel
		.sink_data          (router_001_src_data),                                    //          .data
		.sink_startofpacket (router_001_src_startofpacket),                           //          .startofpacket
		.sink_endofpacket   (router_001_src_endofpacket),                             //          .endofpacket
		.sink_valid         (router_001_src_valid),                                   //          .valid
		.src0_ready         (rsp_demux_src0_ready),                                   //      src0.ready
		.src0_valid         (rsp_demux_src0_valid),                                   //          .valid
		.src0_data          (rsp_demux_src0_data),                                    //          .data
		.src0_channel       (rsp_demux_src0_channel),                                 //          .channel
		.src0_startofpacket (rsp_demux_src0_startofpacket),                           //          .startofpacket
		.src0_endofpacket   (rsp_demux_src0_endofpacket)                              //          .endofpacket
	);

	DE2_115_SOPC_mm_interconnect_1_rsp_demux rsp_demux_001 (
		.clk                (pll_c2_clk),                                             //       clk.clk
		.reset              (clock_crossing_io_m0_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.sink_ready         (router_002_src_ready),                                   //      sink.ready
		.sink_channel       (router_002_src_channel),                                 //          .channel
		.sink_data          (router_002_src_data),                                    //          .data
		.sink_startofpacket (router_002_src_startofpacket),                           //          .startofpacket
		.sink_endofpacket   (router_002_src_endofpacket),                             //          .endofpacket
		.sink_valid         (router_002_src_valid),                                   //          .valid
		.src0_ready         (rsp_demux_001_src0_ready),                               //      src0.ready
		.src0_valid         (rsp_demux_001_src0_valid),                               //          .valid
		.src0_data          (rsp_demux_001_src0_data),                                //          .data
		.src0_channel       (rsp_demux_001_src0_channel),                             //          .channel
		.src0_startofpacket (rsp_demux_001_src0_startofpacket),                       //          .startofpacket
		.src0_endofpacket   (rsp_demux_001_src0_endofpacket)                          //          .endofpacket
	);

	DE2_115_SOPC_mm_interconnect_1_rsp_demux_002 rsp_demux_002 (
		.clk                (pll_c0_clk),                                     //       clk.clk
		.reset              (vpg_s1_clock_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.sink_ready         (router_003_src_ready),                           //      sink.ready
		.sink_channel       (router_003_src_channel),                         //          .channel
		.sink_data          (router_003_src_data),                            //          .data
		.sink_startofpacket (router_003_src_startofpacket),                   //          .startofpacket
		.sink_endofpacket   (router_003_src_endofpacket),                     //          .endofpacket
		.sink_valid         (router_003_src_valid),                           //          .valid
		.src0_ready         (rsp_demux_002_src0_ready),                       //      src0.ready
		.src0_valid         (rsp_demux_002_src0_valid),                       //          .valid
		.src0_data          (rsp_demux_002_src0_data),                        //          .data
		.src0_channel       (rsp_demux_002_src0_channel),                     //          .channel
		.src0_startofpacket (rsp_demux_002_src0_startofpacket),               //          .startofpacket
		.src0_endofpacket   (rsp_demux_002_src0_endofpacket)                  //          .endofpacket
	);

	DE2_115_SOPC_mm_interconnect_1_rsp_demux_002 rsp_demux_003 (
		.clk                (pll_c0_clk),                                     //       clk.clk
		.reset              (Coproc_Top_0_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.sink_ready         (router_004_src_ready),                           //      sink.ready
		.sink_channel       (router_004_src_channel),                         //          .channel
		.sink_data          (router_004_src_data),                            //          .data
		.sink_startofpacket (router_004_src_startofpacket),                   //          .startofpacket
		.sink_endofpacket   (router_004_src_endofpacket),                     //          .endofpacket
		.sink_valid         (router_004_src_valid),                           //          .valid
		.src0_ready         (rsp_demux_003_src0_ready),                       //      src0.ready
		.src0_valid         (rsp_demux_003_src0_valid),                       //          .valid
		.src0_data          (rsp_demux_003_src0_data),                        //          .data
		.src0_channel       (rsp_demux_003_src0_channel),                     //          .channel
		.src0_startofpacket (rsp_demux_003_src0_startofpacket),               //          .startofpacket
		.src0_endofpacket   (rsp_demux_003_src0_endofpacket)                  //          .endofpacket
	);

	DE2_115_SOPC_mm_interconnect_1_rsp_mux rsp_mux (
		.clk                 (pll_c2_clk),                                             //       clk.clk
		.reset               (clock_crossing_io_m0_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.src_ready           (rsp_mux_src_ready),                                      //       src.ready
		.src_valid           (rsp_mux_src_valid),                                      //          .valid
		.src_data            (rsp_mux_src_data),                                       //          .data
		.src_channel         (rsp_mux_src_channel),                                    //          .channel
		.src_startofpacket   (rsp_mux_src_startofpacket),                              //          .startofpacket
		.src_endofpacket     (rsp_mux_src_endofpacket),                                //          .endofpacket
		.sink0_ready         (rsp_demux_src0_ready),                                   //     sink0.ready
		.sink0_valid         (rsp_demux_src0_valid),                                   //          .valid
		.sink0_channel       (rsp_demux_src0_channel),                                 //          .channel
		.sink0_data          (rsp_demux_src0_data),                                    //          .data
		.sink0_startofpacket (rsp_demux_src0_startofpacket),                           //          .startofpacket
		.sink0_endofpacket   (rsp_demux_src0_endofpacket),                             //          .endofpacket
		.sink1_ready         (rsp_demux_001_src0_ready),                               //     sink1.ready
		.sink1_valid         (rsp_demux_001_src0_valid),                               //          .valid
		.sink1_channel       (rsp_demux_001_src0_channel),                             //          .channel
		.sink1_data          (rsp_demux_001_src0_data),                                //          .data
		.sink1_startofpacket (rsp_demux_001_src0_startofpacket),                       //          .startofpacket
		.sink1_endofpacket   (rsp_demux_001_src0_endofpacket),                         //          .endofpacket
		.sink2_ready         (crosser_002_out_ready),                                  //     sink2.ready
		.sink2_valid         (crosser_002_out_valid),                                  //          .valid
		.sink2_channel       (crosser_002_out_channel),                                //          .channel
		.sink2_data          (crosser_002_out_data),                                   //          .data
		.sink2_startofpacket (crosser_002_out_startofpacket),                          //          .startofpacket
		.sink2_endofpacket   (crosser_002_out_endofpacket),                            //          .endofpacket
		.sink3_ready         (crosser_003_out_ready),                                  //     sink3.ready
		.sink3_valid         (crosser_003_out_valid),                                  //          .valid
		.sink3_channel       (crosser_003_out_channel),                                //          .channel
		.sink3_data          (crosser_003_out_data),                                   //          .data
		.sink3_startofpacket (crosser_003_out_startofpacket),                          //          .startofpacket
		.sink3_endofpacket   (crosser_003_out_endofpacket)                             //          .endofpacket
	);

	altera_avalon_st_handshake_clock_crosser #(
		.DATA_WIDTH          (94),
		.BITS_PER_SYMBOL     (94),
		.USE_PACKETS         (1),
		.USE_CHANNEL         (1),
		.CHANNEL_WIDTH       (4),
		.USE_ERROR           (0),
		.ERROR_WIDTH         (1),
		.VALID_SYNC_DEPTH    (2),
		.READY_SYNC_DEPTH    (2),
		.USE_OUTPUT_PIPELINE (0)
	) crosser (
		.in_clk            (pll_c2_clk),                                             //        in_clk.clk
		.in_reset          (clock_crossing_io_m0_reset_reset_bridge_in_reset_reset), //  in_clk_reset.reset
		.out_clk           (pll_c0_clk),                                             //       out_clk.clk
		.out_reset         (vpg_s1_clock_reset_reset_bridge_in_reset_reset),         // out_clk_reset.reset
		.in_ready          (cmd_demux_src2_ready),                                   //            in.ready
		.in_valid          (cmd_demux_src2_valid),                                   //              .valid
		.in_startofpacket  (cmd_demux_src2_startofpacket),                           //              .startofpacket
		.in_endofpacket    (cmd_demux_src2_endofpacket),                             //              .endofpacket
		.in_channel        (cmd_demux_src2_channel),                                 //              .channel
		.in_data           (cmd_demux_src2_data),                                    //              .data
		.out_ready         (crosser_out_ready),                                      //           out.ready
		.out_valid         (crosser_out_valid),                                      //              .valid
		.out_startofpacket (crosser_out_startofpacket),                              //              .startofpacket
		.out_endofpacket   (crosser_out_endofpacket),                                //              .endofpacket
		.out_channel       (crosser_out_channel),                                    //              .channel
		.out_data          (crosser_out_data),                                       //              .data
		.in_empty          (1'b0),                                                   //   (terminated)
		.in_error          (1'b0),                                                   //   (terminated)
		.out_empty         (),                                                       //   (terminated)
		.out_error         ()                                                        //   (terminated)
	);

	altera_avalon_st_handshake_clock_crosser #(
		.DATA_WIDTH          (94),
		.BITS_PER_SYMBOL     (94),
		.USE_PACKETS         (1),
		.USE_CHANNEL         (1),
		.CHANNEL_WIDTH       (4),
		.USE_ERROR           (0),
		.ERROR_WIDTH         (1),
		.VALID_SYNC_DEPTH    (2),
		.READY_SYNC_DEPTH    (2),
		.USE_OUTPUT_PIPELINE (0)
	) crosser_001 (
		.in_clk            (pll_c2_clk),                                             //        in_clk.clk
		.in_reset          (clock_crossing_io_m0_reset_reset_bridge_in_reset_reset), //  in_clk_reset.reset
		.out_clk           (pll_c0_clk),                                             //       out_clk.clk
		.out_reset         (Coproc_Top_0_reset_reset_bridge_in_reset_reset),         // out_clk_reset.reset
		.in_ready          (cmd_demux_src3_ready),                                   //            in.ready
		.in_valid          (cmd_demux_src3_valid),                                   //              .valid
		.in_startofpacket  (cmd_demux_src3_startofpacket),                           //              .startofpacket
		.in_endofpacket    (cmd_demux_src3_endofpacket),                             //              .endofpacket
		.in_channel        (cmd_demux_src3_channel),                                 //              .channel
		.in_data           (cmd_demux_src3_data),                                    //              .data
		.out_ready         (crosser_001_out_ready),                                  //           out.ready
		.out_valid         (crosser_001_out_valid),                                  //              .valid
		.out_startofpacket (crosser_001_out_startofpacket),                          //              .startofpacket
		.out_endofpacket   (crosser_001_out_endofpacket),                            //              .endofpacket
		.out_channel       (crosser_001_out_channel),                                //              .channel
		.out_data          (crosser_001_out_data),                                   //              .data
		.in_empty          (1'b0),                                                   //   (terminated)
		.in_error          (1'b0),                                                   //   (terminated)
		.out_empty         (),                                                       //   (terminated)
		.out_error         ()                                                        //   (terminated)
	);

	altera_avalon_st_handshake_clock_crosser #(
		.DATA_WIDTH          (94),
		.BITS_PER_SYMBOL     (94),
		.USE_PACKETS         (1),
		.USE_CHANNEL         (1),
		.CHANNEL_WIDTH       (4),
		.USE_ERROR           (0),
		.ERROR_WIDTH         (1),
		.VALID_SYNC_DEPTH    (2),
		.READY_SYNC_DEPTH    (2),
		.USE_OUTPUT_PIPELINE (0)
	) crosser_002 (
		.in_clk            (pll_c0_clk),                                             //        in_clk.clk
		.in_reset          (vpg_s1_clock_reset_reset_bridge_in_reset_reset),         //  in_clk_reset.reset
		.out_clk           (pll_c2_clk),                                             //       out_clk.clk
		.out_reset         (clock_crossing_io_m0_reset_reset_bridge_in_reset_reset), // out_clk_reset.reset
		.in_ready          (rsp_demux_002_src0_ready),                               //            in.ready
		.in_valid          (rsp_demux_002_src0_valid),                               //              .valid
		.in_startofpacket  (rsp_demux_002_src0_startofpacket),                       //              .startofpacket
		.in_endofpacket    (rsp_demux_002_src0_endofpacket),                         //              .endofpacket
		.in_channel        (rsp_demux_002_src0_channel),                             //              .channel
		.in_data           (rsp_demux_002_src0_data),                                //              .data
		.out_ready         (crosser_002_out_ready),                                  //           out.ready
		.out_valid         (crosser_002_out_valid),                                  //              .valid
		.out_startofpacket (crosser_002_out_startofpacket),                          //              .startofpacket
		.out_endofpacket   (crosser_002_out_endofpacket),                            //              .endofpacket
		.out_channel       (crosser_002_out_channel),                                //              .channel
		.out_data          (crosser_002_out_data),                                   //              .data
		.in_empty          (1'b0),                                                   //   (terminated)
		.in_error          (1'b0),                                                   //   (terminated)
		.out_empty         (),                                                       //   (terminated)
		.out_error         ()                                                        //   (terminated)
	);

	altera_avalon_st_handshake_clock_crosser #(
		.DATA_WIDTH          (94),
		.BITS_PER_SYMBOL     (94),
		.USE_PACKETS         (1),
		.USE_CHANNEL         (1),
		.CHANNEL_WIDTH       (4),
		.USE_ERROR           (0),
		.ERROR_WIDTH         (1),
		.VALID_SYNC_DEPTH    (2),
		.READY_SYNC_DEPTH    (2),
		.USE_OUTPUT_PIPELINE (0)
	) crosser_003 (
		.in_clk            (pll_c0_clk),                                             //        in_clk.clk
		.in_reset          (Coproc_Top_0_reset_reset_bridge_in_reset_reset),         //  in_clk_reset.reset
		.out_clk           (pll_c2_clk),                                             //       out_clk.clk
		.out_reset         (clock_crossing_io_m0_reset_reset_bridge_in_reset_reset), // out_clk_reset.reset
		.in_ready          (rsp_demux_003_src0_ready),                               //            in.ready
		.in_valid          (rsp_demux_003_src0_valid),                               //              .valid
		.in_startofpacket  (rsp_demux_003_src0_startofpacket),                       //              .startofpacket
		.in_endofpacket    (rsp_demux_003_src0_endofpacket),                         //              .endofpacket
		.in_channel        (rsp_demux_003_src0_channel),                             //              .channel
		.in_data           (rsp_demux_003_src0_data),                                //              .data
		.out_ready         (crosser_003_out_ready),                                  //           out.ready
		.out_valid         (crosser_003_out_valid),                                  //              .valid
		.out_startofpacket (crosser_003_out_startofpacket),                          //              .startofpacket
		.out_endofpacket   (crosser_003_out_endofpacket),                            //              .endofpacket
		.out_channel       (crosser_003_out_channel),                                //              .channel
		.out_data          (crosser_003_out_data),                                   //              .data
		.in_empty          (1'b0),                                                   //   (terminated)
		.in_error          (1'b0),                                                   //   (terminated)
		.out_empty         (),                                                       //   (terminated)
		.out_error         ()                                                        //   (terminated)
	);

	DE2_115_SOPC_mm_interconnect_0_avalon_st_adapter #(
		.inBitsPerSymbol (34),
		.inUsePackets    (0),
		.inDataWidth     (34),
		.inChannelWidth  (0),
		.inErrorWidth    (0),
		.inUseEmptyPort  (0),
		.inUseValid      (1),
		.inUseReady      (1),
		.inReadyLatency  (0),
		.outDataWidth    (34),
		.outChannelWidth (0),
		.outErrorWidth   (1),
		.outUseEmptyPort (0),
		.outUseValid     (1),
		.outUseReady     (1),
		.outReadyLatency (0)
	) avalon_st_adapter (
		.in_clk_0_clk   (pll_c2_clk),                                             // in_clk_0.clk
		.in_rst_0_reset (clock_crossing_io_m0_reset_reset_bridge_in_reset_reset), // in_rst_0.reset
		.in_0_data      (sysid_control_slave_agent_rdata_fifo_src_data),          //     in_0.data
		.in_0_valid     (sysid_control_slave_agent_rdata_fifo_src_valid),         //         .valid
		.in_0_ready     (sysid_control_slave_agent_rdata_fifo_src_ready),         //         .ready
		.out_0_data     (avalon_st_adapter_out_0_data),                           //    out_0.data
		.out_0_valid    (avalon_st_adapter_out_0_valid),                          //         .valid
		.out_0_ready    (avalon_st_adapter_out_0_ready),                          //         .ready
		.out_0_error    (avalon_st_adapter_out_0_error)                           //         .error
	);

	DE2_115_SOPC_mm_interconnect_0_avalon_st_adapter #(
		.inBitsPerSymbol (34),
		.inUsePackets    (0),
		.inDataWidth     (34),
		.inChannelWidth  (0),
		.inErrorWidth    (0),
		.inUseEmptyPort  (0),
		.inUseValid      (1),
		.inUseReady      (1),
		.inReadyLatency  (0),
		.outDataWidth    (34),
		.outChannelWidth (0),
		.outErrorWidth   (1),
		.outUseEmptyPort (0),
		.outUseValid     (1),
		.outUseReady     (1),
		.outReadyLatency (0)
	) avalon_st_adapter_001 (
		.in_clk_0_clk   (pll_c2_clk),                                             // in_clk_0.clk
		.in_rst_0_reset (clock_crossing_io_m0_reset_reset_bridge_in_reset_reset), // in_rst_0.reset
		.in_0_data      (lcd_control_slave_agent_rdata_fifo_src_data),            //     in_0.data
		.in_0_valid     (lcd_control_slave_agent_rdata_fifo_src_valid),           //         .valid
		.in_0_ready     (lcd_control_slave_agent_rdata_fifo_src_ready),           //         .ready
		.out_0_data     (avalon_st_adapter_001_out_0_data),                       //    out_0.data
		.out_0_valid    (avalon_st_adapter_001_out_0_valid),                      //         .valid
		.out_0_ready    (avalon_st_adapter_001_out_0_ready),                      //         .ready
		.out_0_error    (avalon_st_adapter_001_out_0_error)                       //         .error
	);

	DE2_115_SOPC_mm_interconnect_0_avalon_st_adapter #(
		.inBitsPerSymbol (34),
		.inUsePackets    (0),
		.inDataWidth     (34),
		.inChannelWidth  (0),
		.inErrorWidth    (0),
		.inUseEmptyPort  (0),
		.inUseValid      (1),
		.inUseReady      (1),
		.inReadyLatency  (0),
		.outDataWidth    (34),
		.outChannelWidth (0),
		.outErrorWidth   (1),
		.outUseEmptyPort (0),
		.outUseValid     (1),
		.outUseReady     (1),
		.outReadyLatency (0)
	) avalon_st_adapter_002 (
		.in_clk_0_clk   (pll_c0_clk),                                     // in_clk_0.clk
		.in_rst_0_reset (vpg_s1_clock_reset_reset_bridge_in_reset_reset), // in_rst_0.reset
		.in_0_data      (vpg_s1_agent_rdata_fifo_out_data),               //     in_0.data
		.in_0_valid     (vpg_s1_agent_rdata_fifo_out_valid),              //         .valid
		.in_0_ready     (vpg_s1_agent_rdata_fifo_out_ready),              //         .ready
		.out_0_data     (avalon_st_adapter_002_out_0_data),               //    out_0.data
		.out_0_valid    (avalon_st_adapter_002_out_0_valid),              //         .valid
		.out_0_ready    (avalon_st_adapter_002_out_0_ready),              //         .ready
		.out_0_error    (avalon_st_adapter_002_out_0_error)               //         .error
	);

	DE2_115_SOPC_mm_interconnect_0_avalon_st_adapter #(
		.inBitsPerSymbol (34),
		.inUsePackets    (0),
		.inDataWidth     (34),
		.inChannelWidth  (0),
		.inErrorWidth    (0),
		.inUseEmptyPort  (0),
		.inUseValid      (1),
		.inUseReady      (1),
		.inReadyLatency  (0),
		.outDataWidth    (34),
		.outChannelWidth (0),
		.outErrorWidth   (1),
		.outUseEmptyPort (0),
		.outUseValid     (1),
		.outUseReady     (1),
		.outReadyLatency (0)
	) avalon_st_adapter_003 (
		.in_clk_0_clk   (pll_c0_clk),                                     // in_clk_0.clk
		.in_rst_0_reset (Coproc_Top_0_reset_reset_bridge_in_reset_reset), // in_rst_0.reset
		.in_0_data      (coproc_top_0_s1_agent_rdata_fifo_out_data),      //     in_0.data
		.in_0_valid     (coproc_top_0_s1_agent_rdata_fifo_out_valid),     //         .valid
		.in_0_ready     (coproc_top_0_s1_agent_rdata_fifo_out_ready),     //         .ready
		.out_0_data     (avalon_st_adapter_003_out_0_data),               //    out_0.data
		.out_0_valid    (avalon_st_adapter_003_out_0_valid),              //         .valid
		.out_0_ready    (avalon_st_adapter_003_out_0_ready),              //         .ready
		.out_0_error    (avalon_st_adapter_003_out_0_error)               //         .error
	);

endmodule
