// Seed: 3005809649
module module_0 #(
    parameter id_6 = 32'd37
) (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  input wire id_3;
  input tri id_2;
  output wire id_1;
  wire id_5;
  wire _id_6;
  ;
  final $unsigned(24);
  ;
  always @id_7;
  wire [id_6 : {  -1  {  1  }  }] id_8;
  static logic id_9;
endmodule
module module_1 #(
    parameter id_4 = 32'd56
) (
    id_1,
    id_2,
    id_3,
    _id_4,
    id_5
);
  output wire id_5;
  inout wire _id_4;
  input wire id_3;
  output wire id_2;
  input wire id_1;
  wire [-1 : id_4] id_6, id_7;
  module_0 modCall_1 (
      id_5,
      id_1,
      id_3,
      id_2
  );
endmodule
