// Seed: 1259728888
module module_0 ();
  wire id_1;
endmodule
module module_1 #(
    parameter id_7 = 32'd21,
    parameter id_8 = 32'd55
) (
    output supply1 id_0,
    output uwire id_1,
    output tri id_2,
    output supply0 id_3,
    output supply0 id_4,
    output wor id_5,
    output tri id_6,
    input supply1 _id_7,
    input uwire _id_8,
    input wand id_9,
    input tri0 id_10
);
  wire [id_7 : -1] id_12;
  logic [7:0][1 : id_8] id_13;
  module_0 modCall_1 ();
  wire [-1 : 1] id_14;
  assign id_13[-1 : 1] = (-1);
endmodule
