Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o C:/Users/sa/Desktop/dsde8/dsde8-98170668/dsde8/controltest_isim_beh.exe -prj C:/Users/sa/Desktop/dsde8/dsde8-98170668/dsde8/controltest_beh.prj work.controltest work.glbl 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 12
Turning on mult-threading, number of parallel sub-compilation jobs: 24 
Determining compilation order of HDL files
Analyzing Verilog file "C:/Users/sa/Desktop/dsde8/dsde8-98170668/dsde8/mult.v" into library work
Analyzing Verilog file "C:/Users/sa/Desktop/dsde8/dsde8-98170668/dsde8/add-sub.v" into library work
Analyzing Verilog file "C:/Users/sa/Desktop/dsde8/dsde8-98170668/dsde8/mem.v" into library work
Analyzing Verilog file "C:/Users/sa/Desktop/dsde8/dsde8-98170668/dsde8/alu.v" into library work
Analyzing Verilog file "C:/Users/sa/Desktop/dsde8/dsde8-98170668/dsde8/control.v" into library work
Analyzing Verilog file "C:/Users/sa/Desktop/dsde8/dsde8-98170668/dsde8/controltest.v" into library work
Analyzing Verilog file "C:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
WARNING:HDLCompiler:189 - "C:/Users/sa/Desktop/dsde8/dsde8-98170668/dsde8/control.v" Line 44: Size mismatch in connection of port <addr>. Formal port size is 5-bit while actual signal size is 6-bit.
WARNING:HDLCompiler:189 - "C:/Users/sa/Desktop/dsde8/dsde8-98170668/dsde8/alu.v" Line 17: Size mismatch in connection of port <addsub>. Formal port size is 1-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "C:/Users/sa/Desktop/dsde8/dsde8-98170668/dsde8/alu.v" Line 18: Size mismatch in connection of port <addsub>. Formal port size is 1-bit while actual signal size is 32-bit.
Completed static elaboration
Compiling module mem
Compiling module add_sub
Compiling module mult
Compiling module alu
Compiling module control
Compiling module controltest
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
WARNING:Simulator - Unable to copy libPortabilityNOSH.dll to the simulation executable directory: boost::filesystem::copy_file: The system cannot find the path specified, "isim\controltest_isim_beh.exe.sim\libPortability.dll".
Compiled 7 Verilog Units
Built simulation executable C:/Users/sa/Desktop/dsde8/dsde8-98170668/dsde8/controltest_isim_beh.exe
Fuse Memory Usage: 27668 KB
Fuse CPU Usage: 359 ms
