// Seed: 1962671752
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  assign module_1.id_5 = 0;
  output wire id_4;
  input wire id_3;
  inout wire id_2;
  inout wire id_1;
  parameter id_6 = 1;
  assign id_5 = id_3;
endmodule
module module_1 #(
    parameter id_9 = 32'd88
) (
    input  uwire id_0,
    output wire  id_1,
    input  tri   id_2#(.id_7(-1), .id_8(-1), ._id_9(-1), .id_10(1), .id_11(1), .id_12(1)),
    input  tri   id_3,
    input  wire  id_4,
    input  tri1  id_5
);
  parameter id_13 = 1;
  module_0 modCall_1 (
      id_13,
      id_13,
      id_13,
      id_13,
      id_13
  );
  assign id_12[1<<id_9] = -1;
endmodule
