; ModuleID = '../../third_party/webrtc/rtc_base/async_resolver_interface.cc'
source_filename = "../../third_party/webrtc/rtc_base/async_resolver_interface.cc"
target datalayout = "e-m:e-i64:64-f80:128-n8:16:32:64-S128"
target triple = "x86_64-unknown-linux-gnu"

%"class.rtc::AsyncResolverInterface" = type { i32 (...)**, %"class.sigslot::signal_with_thread_policy" }
%"class.sigslot::signal_with_thread_policy" = type { %"class.sigslot::_signal_base.base", [7 x i8] }
%"class.sigslot::_signal_base.base" = type <{ %"class.sigslot::_signal_base_interface", %"class.std::__1::list", %"class.std::__1::__list_iterator", i8 }>
%"class.sigslot::_signal_base_interface" = type { void (%"class.sigslot::_signal_base_interface"*, %"class.sigslot::has_slots_interface"*)*, void (%"class.sigslot::_signal_base_interface"*, %"class.sigslot::has_slots_interface"*, %"class.sigslot::has_slots_interface"*)* }
%"class.sigslot::has_slots_interface" = type { i32 (...)**, void (%"class.sigslot::has_slots_interface"*, %"class.sigslot::_signal_base_interface"*)*, void (%"class.sigslot::has_slots_interface"*, %"class.sigslot::_signal_base_interface"*)*, void (%"class.sigslot::has_slots_interface"*)* }
%"class.std::__1::list" = type { %"class.std::__1::__list_imp" }
%"class.std::__1::__list_imp" = type { %"struct.std::__1::__list_node_base", %"class.std::__1::__compressed_pair" }
%"struct.std::__1::__list_node_base" = type { %"struct.std::__1::__list_node_base"*, %"struct.std::__1::__list_node_base"* }
%"class.std::__1::__compressed_pair" = type { %"struct.std::__1::__compressed_pair_elem" }
%"struct.std::__1::__compressed_pair_elem" = type { i64 }
%"class.std::__1::__list_iterator" = type { %"struct.std::__1::__list_node_base"* }
%"struct.std::__1::__list_node" = type { %"struct.std::__1::__list_node_base", %"class.sigslot::_opaque_connection" }
%"class.sigslot::_opaque_connection" = type { void (%"class.sigslot::_opaque_connection"*)*, %"class.sigslot::has_slots_interface"*, [16 x i8] }

$_ZN7sigslot12_signal_baseINS_15single_threadedEE18do_slot_disconnectEPNS_22_signal_base_interfaceEPNS_19has_slots_interfaceE = comdat any

$_ZN7sigslot12_signal_baseINS_15single_threadedEE17do_slot_duplicateEPNS_22_signal_base_interfaceEPKNS_19has_slots_interfaceEPS5_ = comdat any

@_ZTVN3rtc22AsyncResolverInterfaceE = hidden unnamed_addr constant { [8 x i8*] } { [8 x i8*] [i8* null, i8* null, i8* bitcast (void (%"class.rtc::AsyncResolverInterface"*)* @_ZN3rtc22AsyncResolverInterfaceD2Ev to i8*), i8* bitcast (void (%"class.rtc::AsyncResolverInterface"*)* @_ZN3rtc22AsyncResolverInterfaceD0Ev to i8*), i8* bitcast (void ()* @__cxa_pure_virtual to i8*), i8* bitcast (void ()* @__cxa_pure_virtual to i8*), i8* bitcast (void ()* @__cxa_pure_virtual to i8*), i8* bitcast (void ()* @__cxa_pure_virtual to i8*)] }, align 8

@_ZN3rtc22AsyncResolverInterfaceD1Ev = hidden unnamed_addr alias void (%"class.rtc::AsyncResolverInterface"*), void (%"class.rtc::AsyncResolverInterface"*)* @_ZN3rtc22AsyncResolverInterfaceD2Ev

; Function Attrs: nofree norecurse nounwind ssp uwtable writeonly
define hidden void @_ZN3rtc22AsyncResolverInterfaceC2Ev(%"class.rtc::AsyncResolverInterface"*) unnamed_addr #0 align 2 {
  %2 = getelementptr inbounds %"class.rtc::AsyncResolverInterface", %"class.rtc::AsyncResolverInterface"* %0, i64 0, i32 0
  store i32 (...)** bitcast (i8** getelementptr inbounds ({ [8 x i8*] }, { [8 x i8*] }* @_ZTVN3rtc22AsyncResolverInterfaceE, i64 0, inrange i32 0, i64 2) to i32 (...)**), i32 (...)*** %2, align 8
  %3 = getelementptr inbounds %"class.rtc::AsyncResolverInterface", %"class.rtc::AsyncResolverInterface"* %0, i64 0, i32 1, i32 0, i32 0, i32 0
  store void (%"class.sigslot::_signal_base_interface"*, %"class.sigslot::has_slots_interface"*)* @_ZN7sigslot12_signal_baseINS_15single_threadedEE18do_slot_disconnectEPNS_22_signal_base_interfaceEPNS_19has_slots_interfaceE, void (%"class.sigslot::_signal_base_interface"*, %"class.sigslot::has_slots_interface"*)** %3, align 8
  %4 = getelementptr inbounds %"class.rtc::AsyncResolverInterface", %"class.rtc::AsyncResolverInterface"* %0, i64 0, i32 1, i32 0, i32 0, i32 1
  store void (%"class.sigslot::_signal_base_interface"*, %"class.sigslot::has_slots_interface"*, %"class.sigslot::has_slots_interface"*)* @_ZN7sigslot12_signal_baseINS_15single_threadedEE17do_slot_duplicateEPNS_22_signal_base_interfaceEPKNS_19has_slots_interfaceEPS5_, void (%"class.sigslot::_signal_base_interface"*, %"class.sigslot::has_slots_interface"*, %"class.sigslot::has_slots_interface"*)** %4, align 8
  %5 = getelementptr inbounds %"class.rtc::AsyncResolverInterface", %"class.rtc::AsyncResolverInterface"* %0, i64 0, i32 1, i32 0, i32 1
  %6 = getelementptr inbounds %"class.std::__1::list", %"class.std::__1::list"* %5, i64 0, i32 0, i32 0
  %7 = getelementptr inbounds %"class.std::__1::list", %"class.std::__1::list"* %5, i64 0, i32 0, i32 0, i32 0
  store %"struct.std::__1::__list_node_base"* %6, %"struct.std::__1::__list_node_base"** %7, align 8
  %8 = getelementptr inbounds %"class.rtc::AsyncResolverInterface", %"class.rtc::AsyncResolverInterface"* %0, i64 0, i32 1, i32 0, i32 1, i32 0, i32 0, i32 1
  store %"struct.std::__1::__list_node_base"* %6, %"struct.std::__1::__list_node_base"** %8, align 8
  %9 = getelementptr inbounds %"class.rtc::AsyncResolverInterface", %"class.rtc::AsyncResolverInterface"* %0, i64 0, i32 1, i32 0, i32 1, i32 0, i32 1, i32 0, i32 0
  store i64 0, i64* %9, align 8
  %10 = getelementptr inbounds %"class.rtc::AsyncResolverInterface", %"class.rtc::AsyncResolverInterface"* %0, i64 0, i32 1, i32 0, i32 2, i32 0
  store %"struct.std::__1::__list_node_base"* %6, %"struct.std::__1::__list_node_base"** %10, align 8
  %11 = getelementptr inbounds %"class.rtc::AsyncResolverInterface", %"class.rtc::AsyncResolverInterface"* %0, i64 0, i32 1, i32 0, i32 3
  store i8 0, i8* %11, align 8
  ret void
}

; Function Attrs: nounwind ssp uwtable
define hidden void @_ZN3rtc22AsyncResolverInterfaceD2Ev(%"class.rtc::AsyncResolverInterface"*) unnamed_addr #1 align 2 {
  %2 = getelementptr inbounds %"class.rtc::AsyncResolverInterface", %"class.rtc::AsyncResolverInterface"* %0, i64 0, i32 0
  store i32 (...)** bitcast (i8** getelementptr inbounds ({ [8 x i8*] }, { [8 x i8*] }* @_ZTVN3rtc22AsyncResolverInterfaceE, i64 0, inrange i32 0, i64 2) to i32 (...)**), i32 (...)*** %2, align 8
  %3 = getelementptr inbounds %"class.rtc::AsyncResolverInterface", %"class.rtc::AsyncResolverInterface"* %0, i64 0, i32 1, i32 0, i32 1, i32 0, i32 1, i32 0, i32 0
  %4 = load i64, i64* %3, align 8
  %5 = icmp eq i64 %4, 0
  br i1 %5, label %32, label %6

6:                                                ; preds = %1
  %7 = getelementptr inbounds %"class.rtc::AsyncResolverInterface", %"class.rtc::AsyncResolverInterface"* %0, i64 0, i32 1, i32 0, i32 1, i32 0, i32 0, i32 1
  %8 = bitcast %"struct.std::__1::__list_node_base"** %7 to %"struct.std::__1::__list_node"**
  %9 = getelementptr inbounds %"class.rtc::AsyncResolverInterface", %"class.rtc::AsyncResolverInterface"* %0, i64 0, i32 1, i32 0, i32 0
  br label %10

10:                                               ; preds = %10, %6
  %11 = load %"struct.std::__1::__list_node"*, %"struct.std::__1::__list_node"** %8, align 8
  %12 = getelementptr inbounds %"struct.std::__1::__list_node", %"struct.std::__1::__list_node"* %11, i64 0, i32 1, i32 1
  %13 = load %"class.sigslot::has_slots_interface"*, %"class.sigslot::has_slots_interface"** %12, align 8
  %14 = getelementptr inbounds %"struct.std::__1::__list_node", %"struct.std::__1::__list_node"* %11, i64 0, i32 0, i32 1
  %15 = bitcast %"struct.std::__1::__list_node_base"** %14 to i64*
  %16 = load i64, i64* %15, align 8
  %17 = getelementptr inbounds %"struct.std::__1::__list_node", %"struct.std::__1::__list_node"* %11, i64 0, i32 0, i32 0
  %18 = load %"struct.std::__1::__list_node_base"*, %"struct.std::__1::__list_node_base"** %17, align 8
  %19 = getelementptr inbounds %"struct.std::__1::__list_node_base", %"struct.std::__1::__list_node_base"* %18, i64 0, i32 1
  %20 = bitcast %"struct.std::__1::__list_node_base"** %19 to i64*
  store i64 %16, i64* %20, align 8
  %21 = bitcast %"struct.std::__1::__list_node"* %11 to i64*
  %22 = load i64, i64* %21, align 8
  %23 = bitcast %"struct.std::__1::__list_node_base"** %14 to i64**
  %24 = load i64*, i64** %23, align 8
  store i64 %22, i64* %24, align 8
  %25 = load i64, i64* %3, align 8
  %26 = add i64 %25, -1
  store i64 %26, i64* %3, align 8
  %27 = bitcast %"struct.std::__1::__list_node"* %11 to i8*
  tail call void @_ZdlPv(i8* %27) #7
  %28 = getelementptr inbounds %"class.sigslot::has_slots_interface", %"class.sigslot::has_slots_interface"* %13, i64 0, i32 2
  %29 = load void (%"class.sigslot::has_slots_interface"*, %"class.sigslot::_signal_base_interface"*)*, void (%"class.sigslot::has_slots_interface"*, %"class.sigslot::_signal_base_interface"*)** %28, align 8
  tail call void %29(%"class.sigslot::has_slots_interface"* %13, %"class.sigslot::_signal_base_interface"* %9) #8
  %30 = load i64, i64* %3, align 8
  %31 = icmp eq i64 %30, 0
  br i1 %31, label %32, label %10

32:                                               ; preds = %10, %1
  %33 = getelementptr inbounds %"class.rtc::AsyncResolverInterface", %"class.rtc::AsyncResolverInterface"* %0, i64 0, i32 1, i32 0, i32 1, i32 0, i32 0
  %34 = getelementptr inbounds %"class.rtc::AsyncResolverInterface", %"class.rtc::AsyncResolverInterface"* %0, i64 0, i32 1, i32 0, i32 2, i32 0
  store %"struct.std::__1::__list_node_base"* %33, %"struct.std::__1::__list_node_base"** %34, align 8
  ret void
}

; Function Attrs: noreturn nounwind ssp uwtable
define hidden void @_ZN3rtc22AsyncResolverInterfaceD0Ev(%"class.rtc::AsyncResolverInterface"* nocapture readnone) unnamed_addr #2 align 2 {
  tail call void @llvm.trap() #9
  unreachable
}

; Function Attrs: cold noreturn nounwind
declare void @llvm.trap() #3

declare void @__cxa_pure_virtual() unnamed_addr

; Function Attrs: argmemonly nounwind
declare void @llvm.lifetime.start.p0i8(i64 immarg, i8* nocapture) #4

; Function Attrs: argmemonly nounwind
declare void @llvm.lifetime.end.p0i8(i64 immarg, i8* nocapture) #4

; Function Attrs: argmemonly nounwind
declare void @llvm.memcpy.p0i8.p0i8.i64(i8* nocapture writeonly, i8* nocapture readonly, i64, i1 immarg) #4

; Function Attrs: nobuiltin nounwind
declare void @_ZdlPv(i8*) local_unnamed_addr #5

; Function Attrs: nounwind ssp uwtable
define linkonce_odr hidden void @_ZN7sigslot12_signal_baseINS_15single_threadedEE18do_slot_disconnectEPNS_22_signal_base_interfaceEPNS_19has_slots_interfaceE(%"class.sigslot::_signal_base_interface"*, %"class.sigslot::has_slots_interface"*) #1 comdat align 2 {
  %3 = getelementptr inbounds %"class.sigslot::_signal_base_interface", %"class.sigslot::_signal_base_interface"* %0, i64 1
  %4 = getelementptr inbounds %"class.sigslot::_signal_base_interface", %"class.sigslot::_signal_base_interface"* %0, i64 1, i32 1
  %5 = bitcast void (%"class.sigslot::_signal_base_interface"*, %"class.sigslot::has_slots_interface"*, %"class.sigslot::has_slots_interface"*)** %4 to i64*
  %6 = load i64, i64* %5, align 8
  %7 = bitcast %"class.sigslot::_signal_base_interface"* %3 to %"struct.std::__1::__list_node_base"*
  %8 = inttoptr i64 %6 to %"struct.std::__1::__list_node_base"*
  %9 = icmp eq %"struct.std::__1::__list_node_base"* %8, %7
  br i1 %9, label %43, label %10

10:                                               ; preds = %2
  %11 = getelementptr inbounds %"class.sigslot::_signal_base_interface", %"class.sigslot::_signal_base_interface"* %0, i64 2, i32 1
  %12 = bitcast void (%"class.sigslot::_signal_base_interface"*, %"class.sigslot::has_slots_interface"*, %"class.sigslot::has_slots_interface"*)** %11 to %"struct.std::__1::__list_node_base"**
  %13 = getelementptr inbounds %"class.sigslot::_signal_base_interface", %"class.sigslot::_signal_base_interface"* %0, i64 2
  %14 = bitcast %"class.sigslot::_signal_base_interface"* %13 to i64*
  br label %15

15:                                               ; preds = %10, %41
  %16 = phi %"struct.std::__1::__list_node_base"* [ %8, %10 ], [ %25, %41 ]
  %17 = phi i64 [ %6, %10 ], [ %20, %41 ]
  %18 = getelementptr inbounds %"struct.std::__1::__list_node_base", %"struct.std::__1::__list_node_base"* %16, i64 0, i32 1
  %19 = bitcast %"struct.std::__1::__list_node_base"** %18 to i64*
  %20 = load i64, i64* %19, align 8
  %21 = inttoptr i64 %17 to %"struct.std::__1::__list_node"*
  %22 = getelementptr inbounds %"struct.std::__1::__list_node", %"struct.std::__1::__list_node"* %21, i64 0, i32 1, i32 1
  %23 = load %"class.sigslot::has_slots_interface"*, %"class.sigslot::has_slots_interface"** %22, align 8
  %24 = icmp eq %"class.sigslot::has_slots_interface"* %23, %1
  %25 = inttoptr i64 %20 to %"struct.std::__1::__list_node_base"*
  br i1 %24, label %26, label %41

26:                                               ; preds = %15
  %27 = load %"struct.std::__1::__list_node_base"*, %"struct.std::__1::__list_node_base"** %12, align 8
  %28 = icmp eq %"struct.std::__1::__list_node_base"* %27, %16
  %29 = getelementptr inbounds %"struct.std::__1::__list_node_base", %"struct.std::__1::__list_node_base"* %16, i64 0, i32 0
  %30 = load %"struct.std::__1::__list_node_base"*, %"struct.std::__1::__list_node_base"** %29, align 8
  %31 = getelementptr inbounds %"struct.std::__1::__list_node_base", %"struct.std::__1::__list_node_base"* %30, i64 0, i32 1
  %32 = bitcast %"struct.std::__1::__list_node_base"** %31 to i64*
  store i64 %20, i64* %32, align 8
  %33 = inttoptr i64 %17 to i64*
  %34 = load i64, i64* %33, align 8
  %35 = bitcast %"struct.std::__1::__list_node_base"** %18 to i64**
  %36 = load i64*, i64** %35, align 8
  store i64 %34, i64* %36, align 8
  %37 = load i64, i64* %14, align 8
  %38 = add i64 %37, -1
  store i64 %38, i64* %14, align 8
  %39 = inttoptr i64 %17 to i8*
  tail call void @_ZdlPv(i8* %39) #7
  br i1 %28, label %40, label %41

40:                                               ; preds = %26
  store %"struct.std::__1::__list_node_base"* %25, %"struct.std::__1::__list_node_base"** %12, align 8
  br label %41

41:                                               ; preds = %26, %40, %15
  %42 = icmp eq %"struct.std::__1::__list_node_base"* %25, %7
  br i1 %42, label %43, label %15

43:                                               ; preds = %41, %2
  ret void
}

; Function Attrs: nounwind ssp uwtable
define linkonce_odr hidden void @_ZN7sigslot12_signal_baseINS_15single_threadedEE17do_slot_duplicateEPNS_22_signal_base_interfaceEPKNS_19has_slots_interfaceEPS5_(%"class.sigslot::_signal_base_interface"*, %"class.sigslot::has_slots_interface"*, %"class.sigslot::has_slots_interface"*) #1 comdat align 2 {
  %4 = alloca [16 x i8], align 8
  %5 = getelementptr inbounds %"class.sigslot::_signal_base_interface", %"class.sigslot::_signal_base_interface"* %0, i64 1
  %6 = getelementptr inbounds %"class.sigslot::_signal_base_interface", %"class.sigslot::_signal_base_interface"* %0, i64 1, i32 1
  %7 = bitcast void (%"class.sigslot::_signal_base_interface"*, %"class.sigslot::has_slots_interface"*, %"class.sigslot::has_slots_interface"*)** %6 to i64*
  %8 = bitcast %"class.sigslot::_signal_base_interface"* %5 to %"struct.std::__1::__list_node_base"*
  %9 = load i64, i64* %7, align 8
  %10 = inttoptr i64 %9 to %"struct.std::__1::__list_node_base"*
  %11 = icmp eq %"struct.std::__1::__list_node_base"* %10, %8
  br i1 %11, label %50, label %12

12:                                               ; preds = %3
  %13 = getelementptr inbounds [16 x i8], [16 x i8]* %4, i64 0, i64 0
  %14 = bitcast %"class.sigslot::_signal_base_interface"* %5 to %"struct.std::__1::__list_node_base"**
  %15 = bitcast %"class.sigslot::_signal_base_interface"* %5 to i8**
  %16 = getelementptr inbounds %"class.sigslot::_signal_base_interface", %"class.sigslot::_signal_base_interface"* %0, i64 2
  %17 = bitcast %"class.sigslot::_signal_base_interface"* %16 to i64*
  br label %18

18:                                               ; preds = %12, %44
  %19 = phi %"struct.std::__1::__list_node_base"* [ %10, %12 ], [ %48, %44 ]
  %20 = phi i64 [ %9, %12 ], [ %47, %44 ]
  %21 = inttoptr i64 %20 to %"struct.std::__1::__list_node"*
  %22 = getelementptr inbounds %"struct.std::__1::__list_node", %"struct.std::__1::__list_node"* %21, i64 0, i32 1, i32 1
  %23 = load %"class.sigslot::has_slots_interface"*, %"class.sigslot::has_slots_interface"** %22, align 8
  %24 = icmp eq %"class.sigslot::has_slots_interface"* %23, %1
  br i1 %24, label %25, label %44

25:                                               ; preds = %18
  call void @llvm.lifetime.start.p0i8(i64 16, i8* nonnull %13)
  %26 = getelementptr inbounds %"struct.std::__1::__list_node", %"struct.std::__1::__list_node"* %21, i64 0, i32 1, i32 0
  %27 = bitcast void (%"class.sigslot::_opaque_connection"*)** %26 to i64*
  %28 = load i64, i64* %27, align 8
  %29 = getelementptr inbounds %"struct.std::__1::__list_node", %"struct.std::__1::__list_node"* %21, i64 0, i32 1, i32 2, i64 0
  call void @llvm.memcpy.p0i8.p0i8.i64(i8* nonnull align 8 %13, i8* align 8 %29, i64 16, i1 false)
  %30 = tail call i8* @_Znwm(i64 48) #7, !noalias !2
  %31 = bitcast i8* %30 to %"struct.std::__1::__list_node_base"**
  %32 = getelementptr inbounds i8, i8* %30, i64 16
  %33 = bitcast i8* %32 to i64*
  store i64 %28, i64* %33, align 8
  %34 = getelementptr inbounds i8, i8* %30, i64 24
  %35 = bitcast i8* %34 to %"class.sigslot::has_slots_interface"**
  store %"class.sigslot::has_slots_interface"* %2, %"class.sigslot::has_slots_interface"** %35, align 8
  %36 = getelementptr inbounds i8, i8* %30, i64 32
  call void @llvm.memcpy.p0i8.p0i8.i64(i8* align 8 %36, i8* nonnull align 8 %13, i64 16, i1 false)
  %37 = getelementptr inbounds i8, i8* %30, i64 8
  %38 = bitcast i8* %37 to %"class.sigslot::_signal_base_interface"**
  store %"class.sigslot::_signal_base_interface"* %5, %"class.sigslot::_signal_base_interface"** %38, align 8
  %39 = load %"struct.std::__1::__list_node_base"*, %"struct.std::__1::__list_node_base"** %14, align 8
  store %"struct.std::__1::__list_node_base"* %39, %"struct.std::__1::__list_node_base"** %31, align 8
  %40 = getelementptr inbounds %"struct.std::__1::__list_node_base", %"struct.std::__1::__list_node_base"* %39, i64 0, i32 1
  %41 = bitcast %"struct.std::__1::__list_node_base"** %40 to i8**
  store i8* %30, i8** %41, align 8
  store i8* %30, i8** %15, align 8
  %42 = load i64, i64* %17, align 8
  %43 = add i64 %42, 1
  store i64 %43, i64* %17, align 8
  call void @llvm.lifetime.end.p0i8(i64 16, i8* nonnull %13)
  br label %44

44:                                               ; preds = %25, %18
  %45 = getelementptr inbounds %"struct.std::__1::__list_node_base", %"struct.std::__1::__list_node_base"* %19, i64 0, i32 1
  %46 = bitcast %"struct.std::__1::__list_node_base"** %45 to i64*
  %47 = load i64, i64* %46, align 8
  %48 = inttoptr i64 %47 to %"struct.std::__1::__list_node_base"*
  %49 = icmp eq %"struct.std::__1::__list_node_base"* %48, %8
  br i1 %49, label %50, label %18

50:                                               ; preds = %44, %3
  ret void
}

; Function Attrs: nobuiltin nofree
declare noalias nonnull i8* @_Znwm(i64) local_unnamed_addr #6

attributes #0 = { nofree norecurse nounwind ssp uwtable writeonly "correctly-rounded-divide-sqrt-fp-math"="false" "disable-tail-calls"="false" "less-precise-fpmad"="false" "min-legal-vector-width"="0" "no-frame-pointer-elim"="false" "no-frame-pointer-elim-non-leaf" "no-infs-fp-math"="false" "no-jump-tables"="false" "no-nans-fp-math"="false" "no-signed-zeros-fp-math"="false" "no-trapping-math"="false" "null-pointer-is-valid"="true" "stack-protector-buffer-size"="4" "target-cpu"="x86-64" "target-features"="+cx8,+fxsr,+mmx,+sse,+sse2,+sse3,+x87" "unsafe-fp-math"="false" "use-soft-float"="false" }
attributes #1 = { nounwind ssp uwtable "correctly-rounded-divide-sqrt-fp-math"="false" "disable-tail-calls"="false" "less-precise-fpmad"="false" "min-legal-vector-width"="0" "no-frame-pointer-elim"="false" "no-frame-pointer-elim-non-leaf" "no-infs-fp-math"="false" "no-jump-tables"="false" "no-nans-fp-math"="false" "no-signed-zeros-fp-math"="false" "no-trapping-math"="false" "null-pointer-is-valid"="true" "stack-protector-buffer-size"="4" "target-cpu"="x86-64" "target-features"="+cx8,+fxsr,+mmx,+sse,+sse2,+sse3,+x87" "unsafe-fp-math"="false" "use-soft-float"="false" }
attributes #2 = { noreturn nounwind ssp uwtable "correctly-rounded-divide-sqrt-fp-math"="false" "disable-tail-calls"="false" "less-precise-fpmad"="false" "min-legal-vector-width"="0" "no-frame-pointer-elim"="false" "no-frame-pointer-elim-non-leaf" "no-infs-fp-math"="false" "no-jump-tables"="false" "no-nans-fp-math"="false" "no-signed-zeros-fp-math"="false" "no-trapping-math"="false" "null-pointer-is-valid"="true" "stack-protector-buffer-size"="4" "target-cpu"="x86-64" "target-features"="+cx8,+fxsr,+mmx,+sse,+sse2,+sse3,+x87" "unsafe-fp-math"="false" "use-soft-float"="false" }
attributes #3 = { cold noreturn nounwind }
attributes #4 = { argmemonly nounwind }
attributes #5 = { nobuiltin nounwind "correctly-rounded-divide-sqrt-fp-math"="false" "disable-tail-calls"="false" "less-precise-fpmad"="false" "no-frame-pointer-elim"="false" "no-frame-pointer-elim-non-leaf" "no-infs-fp-math"="false" "no-nans-fp-math"="false" "no-signed-zeros-fp-math"="false" "no-trapping-math"="false" "null-pointer-is-valid"="true" "stack-protector-buffer-size"="4" "target-cpu"="x86-64" "target-features"="+cx8,+fxsr,+mmx,+sse,+sse2,+sse3,+x87" "unsafe-fp-math"="false" "use-soft-float"="false" }
attributes #6 = { nobuiltin nofree "correctly-rounded-divide-sqrt-fp-math"="false" "disable-tail-calls"="false" "less-precise-fpmad"="false" "no-frame-pointer-elim"="false" "no-frame-pointer-elim-non-leaf" "no-infs-fp-math"="false" "no-nans-fp-math"="false" "no-signed-zeros-fp-math"="false" "no-trapping-math"="false" "null-pointer-is-valid"="true" "stack-protector-buffer-size"="4" "target-cpu"="x86-64" "target-features"="+cx8,+fxsr,+mmx,+sse,+sse2,+sse3,+x87" "unsafe-fp-math"="false" "use-soft-float"="false" }
attributes #7 = { builtin nounwind }
attributes #8 = { nounwind }
attributes #9 = { noreturn nounwind }

!llvm.module.flags = !{!0, !1}

!0 = !{i32 1, !"wchar_size", i32 4}
!1 = !{i32 7, !"PIC Level", i32 2}
!2 = !{!3}
!3 = distinct !{!3, !4, !"_ZNSt3__14listIN7sigslot18_opaque_connectionENS_9allocatorIS2_EEE15__allocate_nodeERNS3_INS_11__list_nodeIS2_PvEEEE: argument 0"}
!4 = distinct !{!4, !"_ZNSt3__14listIN7sigslot18_opaque_connectionENS_9allocatorIS2_EEE15__allocate_nodeERNS3_INS_11__list_nodeIS2_PvEEEE"}
